#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_0000026c8c73c9c0 .scope module, "I2C_Masert_tb" "I2C_Masert_tb" 2 20;
 .timescale 0 0;
v0000026c8c7437d0_0 .net "SCL", 0 0, v0000026c8c73b060_0;  1 drivers
v0000026c8c7a57d0_0 .net "SDA_out", 0 0, v0000026c8c89ae20_0;  1 drivers
v0000026c8c7a52d0_0 .var "clk", 0 0;
v0000026c8c7a5690_0 .var "nrst", 0 0;
v0000026c8c7a55f0_0 .var "s_bit", 0 0;
v0000026c8c7a5a50_0 .net "state", 3 0, v0000026c8c743730_0;  1 drivers
S_0000026c8c89ac90 .scope module, "u0" "I2C_Master" 2 26, 3 1 0, S_0000026c8c73c9c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "nrst";
    .port_info 2 /INPUT 1 "s_bit";
    .port_info 3 /OUTPUT 1 "SCL";
    .port_info 4 /OUTPUT 1 "SDA_out";
    .port_info 5 /OUTPUT 4 "state";
P_0000026c8c74f9a0 .param/l "ACK" 0 3 37, C4<0101>;
P_0000026c8c74f9d8 .param/l "DATA" 0 3 39, C4<0111>;
P_0000026c8c74fa10 .param/l "DEV_SEL" 0 3 34, C4<0010>;
P_0000026c8c74fa48 .param/l "IDLE" 0 3 32, C4<0000>;
P_0000026c8c74fa80 .param/l "NACK" 0 3 40, C4<1000>;
P_0000026c8c74fab8 .param/l "READ" 0 3 35, C4<0011>;
P_0000026c8c74faf0 .param/l "REG_SEL" 0 3 38, C4<0110>;
P_0000026c8c74fb28 .param/l "START" 0 3 33, C4<0001>;
P_0000026c8c74fb60 .param/l "STOP" 0 3 41, C4<1001>;
P_0000026c8c74fb98 .param/l "WRITE" 0 3 36, C4<0100>;
v0000026c8c73cb50_0 .var "Data_reg", 7 0;
v0000026c8c89b840_0 .var "Device_Addr_reg", 7 0;
v0000026c8c73b060_0 .var "SCL", 0 0;
v0000026c8c89ae20_0 .var "SDA_out", 0 0;
v0000026c8c7128d0_0 .net "clk", 0 0, v0000026c8c7a52d0_0;  1 drivers
v0000026c8c89a000_0 .var "clr", 0 0;
v0000026c8c89bce0_0 .var "count", 7 0;
v0000026c8c74fbe0_0 .var "counter", 1 0;
v0000026c8c74fc80_0 .var "next_state", 3 0;
v0000026c8c74fd20_0 .net "nrst", 0 0, v0000026c8c7a5690_0;  1 drivers
v0000026c8c743690_0 .net "s_bit", 0 0, v0000026c8c7a55f0_0;  1 drivers
v0000026c8c743730_0 .var "state", 3 0;
E_0000026c8c73a960 .event posedge, v0000026c8c7128d0_0;
E_0000026c8c73ad20 .event anyedge, v0000026c8c743730_0, v0000026c8c743690_0, v0000026c8c89bce0_0;
E_0000026c8c73a7a0/0 .event negedge, v0000026c8c74fd20_0;
E_0000026c8c73a7a0/1 .event posedge, v0000026c8c7128d0_0;
E_0000026c8c73a7a0 .event/or E_0000026c8c73a7a0/0, E_0000026c8c73a7a0/1;
    .scope S_0000026c8c89ac90;
T_0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000026c8c89a000_0, 0, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0000026c8c73cb50_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0000026c8c89b840_0, 0, 8;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0000026c8c74fc80_0, 0, 4;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000026c8c74fbe0_0, 0, 2;
    %end;
    .thread T_0;
    .scope S_0000026c8c89ac90;
T_1 ;
    %wait E_0000026c8c73a7a0;
    %load/vec4 v0000026c8c74fd20_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000026c8c743730_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0000026c8c74fc80_0;
    %assign/vec4 v0000026c8c743730_0, 0;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0000026c8c89ac90;
T_2 ;
    %wait E_0000026c8c73ad20;
    %load/vec4 v0000026c8c743730_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_2.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_2.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_2.2, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_2.3, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_2.4, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_2.5, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_2.6, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_2.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_2.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_2.9, 6;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0000026c8c74fc80_0, 0, 4;
    %jmp T_2.11;
T_2.0 ;
    %load/vec4 v0000026c8c743690_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.12, 8;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0000026c8c74fc80_0, 0, 4;
    %jmp T_2.13;
T_2.12 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0000026c8c74fc80_0, 0, 4;
T_2.13 ;
    %jmp T_2.11;
T_2.1 ;
    %load/vec4 v0000026c8c89bce0_0;
    %cmpi/u 29, 0, 8;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_2.14, 5;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0000026c8c74fc80_0, 0, 4;
T_2.14 ;
    %jmp T_2.11;
T_2.2 ;
    %load/vec4 v0000026c8c89bce0_0;
    %cmpi/e 22, 0, 8;
    %jmp/0xz  T_2.16, 4;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v0000026c8c74fc80_0, 0, 4;
    %jmp T_2.17;
T_2.16 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0000026c8c74fc80_0, 0, 4;
T_2.17 ;
    %jmp T_2.11;
T_2.3 ;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0000026c8c74fc80_0, 0, 4;
    %jmp T_2.11;
T_2.4 ;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0000026c8c74fc80_0, 0, 4;
    %jmp T_2.11;
T_2.5 ;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v0000026c8c74fc80_0, 0, 4;
    %jmp T_2.11;
T_2.6 ;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v0000026c8c74fc80_0, 0, 4;
    %jmp T_2.11;
T_2.7 ;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v0000026c8c74fc80_0, 0, 4;
    %jmp T_2.11;
T_2.8 ;
    %pushi/vec4 9, 0, 4;
    %store/vec4 v0000026c8c74fc80_0, 0, 4;
    %jmp T_2.11;
T_2.9 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0000026c8c74fc80_0, 0, 4;
    %jmp T_2.11;
T_2.11 ;
    %pop/vec4 1;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0000026c8c89ac90;
T_3 ;
    %wait E_0000026c8c73a960;
    %load/vec4 v0000026c8c743730_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_3.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_3.1, 6;
    %jmp T_3.2;
T_3.0 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000026c8c89ae20_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000026c8c73b060_0, 0;
    %jmp T_3.2;
T_3.1 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000026c8c89ae20_0, 0;
    %jmp T_3.2;
T_3.2 ;
    %pop/vec4 1;
    %jmp T_3;
    .thread T_3;
    .scope S_0000026c8c89ac90;
T_4 ;
    %wait E_0000026c8c73a960;
    %load/vec4 v0000026c8c74fbe0_0;
    %pad/u 32;
    %cmpi/e 3, 0, 32;
    %jmp/0xz  T_4.0, 4;
    %load/vec4 v0000026c8c89a000_0;
    %inv;
    %assign/vec4 v0000026c8c89a000_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0000026c8c89bce0_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0000026c8c74fbe0_0;
    %addi 1, 0, 2;
    %assign/vec4 v0000026c8c74fbe0_0, 0;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0000026c8c89ac90;
T_5 ;
    %wait E_0000026c8c73a960;
    %load/vec4 v0000026c8c743730_0;
    %cmpi/e 0, 0, 4;
    %jmp/0xz  T_5.0, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000026c8c73b060_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0000026c8c89a000_0;
    %assign/vec4 v0000026c8c73b060_0, 0;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0000026c8c89ac90;
T_6 ;
    %wait E_0000026c8c73a960;
    %load/vec4 v0000026c8c74fd20_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 31, 0, 8;
    %assign/vec4 v0000026c8c89bce0_0, 0;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0000026c8c89bce0_0;
    %cmpi/u 0, 0, 8;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_6.2, 5;
    %load/vec4 v0000026c8c89bce0_0;
    %subi 1, 0, 8;
    %assign/vec4 v0000026c8c89bce0_0, 0;
    %jmp T_6.3;
T_6.2 ;
    %pushi/vec4 31, 0, 8;
    %assign/vec4 v0000026c8c89bce0_0, 0;
T_6.3 ;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0000026c8c73c9c0;
T_7 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000026c8c7a52d0_0, 0, 1;
T_7.0 ;
    %delay 5, 0;
    %load/vec4 v0000026c8c7a52d0_0;
    %inv;
    %store/vec4 v0000026c8c7a52d0_0, 0, 1;
    %jmp T_7.0;
    %end;
    .thread T_7;
    .scope S_0000026c8c73c9c0;
T_8 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000026c8c7a5690_0, 0, 1;
    %delay 2, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000026c8c7a5690_0, 0, 1;
    %delay 500, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000026c8c7a5690_0, 0, 1;
    %end;
    .thread T_8;
    .scope S_0000026c8c73c9c0;
T_9 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000026c8c7a55f0_0, 0, 1;
    %delay 30, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000026c8c7a55f0_0, 0, 1;
    %end;
    .thread T_9;
    .scope S_0000026c8c73c9c0;
T_10 ;
    %vpi_call 2 48 "$dumpfile", "I2C_Master_tb.vcd" {0 0 0};
    %vpi_call 2 49 "$dumpvars" {0 0 0};
    %delay 500, 0;
    %vpi_call 2 51 "$finish" {0 0 0};
    %end;
    .thread T_10;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "Joo_week2_TB.v";
    "Joo_week2.v";
