# æŒ‡ä»¤å‰ç«¯æ¶æ„

## ç›®å½•

- [æŒ‡ä»¤å‰ç«¯æ¦‚è¿°](#æŒ‡ä»¤å‰ç«¯æ¦‚è¿°)
- [å¤šæ¶æ„æ”¯æŒ](#å¤šæ¶æ„æ”¯æŒ)
- [RISC-Vå‰ç«¯](#risc-vå‰ç«¯)
- [ARM64å‰ç«¯](#arm64å‰ç«¯)
- [è§£ç å™¨æ¥å£](#è§£ç å™¨æ¥å£)
- [æ‰©å±•æ€§è®¾è®¡](#æ‰©å±•æ€§è®¾è®¡)

---

## æŒ‡ä»¤å‰ç«¯æ¦‚è¿°

### èŒè´£

æŒ‡ä»¤å‰ç«¯è´Ÿè´£å°†GuestäºŒè¿›åˆ¶æŒ‡ä»¤è§£ç ä¸ºä¸æ¶æ„æ— å…³çš„ä¸­é—´è¡¨ç¤ºï¼ˆIRï¼‰ï¼Œä¾›æ‰§è¡Œå¼•æ“ä½¿ç”¨ã€‚

### æ¶æ„è®¾è®¡

```
â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚                   vm-frontend                           â”‚
â”‚                                                         â”‚
â”‚  â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”  â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”  â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”     â”‚
â”‚  â”‚ RISC-V     â”‚  â”‚   ARM64    â”‚  â”‚   x86-64    â”‚     â”‚
â”‚  â”‚ Decoder    â”‚  â”‚  Decoder   â”‚  â”‚  Decoder    â”‚     â”‚
â”‚  â””â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”˜  â””â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”˜  â””â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”€â”˜     â”‚
â”‚        â”‚               â”‚               â”‚             â”‚
â”‚        â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”´â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜             â”‚
â”‚                        â†“                             â”‚
â”‚              ç»Ÿä¸€çš„Decoder trait                     â”‚
â”‚                        â†“                             â”‚
â”‚                 IRæŒ‡ä»¤å’ŒåŸºæœ¬å—                        â”‚
â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
```

---

## å¤šæ¶æ„æ”¯æŒ

### æ¶æ„åˆ—è¡¨

| æ¶æ„ | çŠ¶æ€ | æ”¯æŒæŒ‡ä»¤é›† | æ‰©å±•æ”¯æŒ |
|------|------|-----------|---------|
| RISC-V 64 | âœ… å®Œæ•´ | RV64I | M/A/F/D/C |
| ARM64 | âœ… åŸºç¡€ | AArch64 | SIMD/Crypto |
| x86-64 | ğŸš§ å¼€å‘ä¸­ | x86-64 | MMX/SSE/AVX |

### è§£ç å™¨ç‰¹æ€§

```rust
pub trait Decoder {
    type Instruction;
    type Block;

    /// è§£ç å•æ¡æŒ‡ä»¤
    fn decode_insn(&mut self, mmu: &dyn MMU, pc: GuestAddr)
        -> VmResult<Self::Instruction>;

    /// è§£ç åŸºæœ¬å—
    fn decode(&mut self, mmu: &dyn MMU, pc: GuestAddr)
        -> VmResult<Self::Block>;
}
```

---

## RISC-Vå‰ç«¯

### RISC-VæŒ‡ä»¤æ ¼å¼

```
R-type:    â”Œâ”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”
           â”‚funct7â”‚ rs2  â”‚ rs1  â”‚funct3â”‚ rd  â”‚opcodeâ”‚
           â”‚  7b  â”‚  5b  â”‚  5b  â”‚ 3b  â”‚ 5b  â”‚  7b  â”‚
           â””â”€â”€â”€â”€â”€â”´â”€â”€â”€â”€â”€â”€â”´â”€â”€â”€â”€â”€â”€â”´â”€â”€â”€â”€â”€â”´â”€â”€â”€â”€â”€â”´â”€â”€â”€â”€â”€â”€â”˜

I-type:    â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”
           â”‚    imm[11:0]  â”‚ rs1  â”‚funct3â”‚ rd  â”‚opcodeâ”‚
           â”‚      12b       â”‚  5b  â”‚ 3b  â”‚ 5b  â”‚  7b  â”‚
           â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”´â”€â”€â”€â”€â”€â”€â”´â”€â”€â”€â”€â”€â”´â”€â”€â”€â”€â”€â”€â”˜

S-type:    â”Œâ”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”
           â”‚imm[4:0]â”‚ rs2  â”‚ rs1  â”‚funct3â”‚imm[11:5]â”‚opcodeâ”‚
           â”‚  5b  â”‚  5b  â”‚  5b  â”‚ 3b  â”‚   7b  â”‚  7b  â”‚
           â””â”€â”€â”€â”€â”€â”´â”€â”€â”€â”€â”€â”€â”´â”€â”€â”€â”€â”€â”€â”´â”€â”€â”€â”€â”€â”´â”€â”€â”€â”€â”€â”€â”´â”€â”€â”€â”€â”€â”€â”˜

B-type:    â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”
           â”‚imm[12â”‚10:5]â”‚ rs2  â”‚ rs1  â”‚funct3â”‚imm[4:1â”‚11]â”‚opcodeâ”‚
           â”‚  1bâ”‚6b  â”‚  5b  â”‚  5b  â”‚ 3b  â”‚  4bâ”‚1bâ”‚  7b  â”‚
           â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”´â”€â”€â”€â”€â”€â”€â”´â”€â”€â”€â”€â”€â”€â”´â”€â”€â”€â”€â”€â”´â”€â”€â”€â”€â”€â”€â”´â”€â”€â”€â”€â”€â”€â”˜

U-type:    â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”
           â”‚       imm[31:12]       â”‚ rd  â”‚opcodeâ”‚
           â”‚          20b           â”‚ 5b  â”‚  7b  â”‚
           â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”´â”€â”€â”€â”€â”€â”´â”€â”€â”€â”€â”€â”€â”˜
```

### RISC-Vè§£ç å™¨å®ç°

```rust
pub struct RiscvDecoder {
    insn_cache: LruCache<GuestAddr, RiscvInstruction>,
}

impl Decoder for RiscvDecoder {
    type Instruction = RiscvInstruction;
    type Block = IRBlock;

    fn decode_insn(&mut self, mmu: &dyn MMU, pc: GuestAddr)
        -> VmResult<Self::Instruction>
    {
        // 1. è¯»å–æŒ‡ä»¤å­—
        let insn_word = mmu.fetch_insn(pc)? as u32;

        // 2. æå–å­—æ®µ
        let opcode = (insn_word & 0x7F) as u8;
        let rd = ((insn_word >> 7) & 0x1F) as usize;
        let rs1 = ((insn_word >> 15) & 0x1F) as usize;
        let rs2 = ((insn_word >> 20) & 0x1F) as usize;
        let funct3 = ((insn_word >> 12) & 0x7) as u8;
        let funct7 = ((insn_word >> 25) & 0x7F) as u8;

        // 3. æ ¹æ®opcodeè§£ç 
        let insn = match opcode {
            0x33 => {
                // R-type
                match (funct3, funct7) {
                    (0b000, 0b0000000) => RiscvInstruction::ADD { rd, rs1, rs2 },
                    (0b000, 0b0100000) => RiscvInstruction::SUB { rd, rs1, rs2 },
                    (0b001, 0b0000000) => RiscvInstruction::SLL { rd, rs1, rs2 },
                    (0b101, 0b0000000) => RiscvInstruction::SRL { rd, rs1, rs2 },
                    (0b101, 0b0100000) => RiscvInstruction::SRA { rd, rs1, rs2 },
                    // ...
                    _ => return Err(VmError::Execution(
                        ExecutionError::Fault(Fault::InvalidOpcode {
                            pc, opcode: insn_word
                        })
                    )),
                }
            }
            0x13 => {
                // I-type
                let imm = ((insn_word >> 20) as i32) as i64;
                match funct3 {
                    0b000 => RiscvInstruction::ADDI { rd, rs1, imm },
                    0b001 => RiscvInstruction::SLLI { rd, rs1, shamt: (rs2 & 0x1F) as u8 },
                    0b101 => RiscvInstruction::SRLI { rd, rs1, shamt: (rs2 & 0x1F) as u8 },
                    0b110 => RiscvInstruction::ANDI { rd, rs1, imm },
                    0b111 => RiscvInstruction::ORI { rd, rs1, imm },
                    // ...
                    _ => return Err(VmError::Execution(
                        ExecutionError::Fault(Fault::InvalidOpcode {
                            pc, opcode: insn_word
                        })
                    )),
                }
            }
            0x03 => {
                // Load
                let imm = ((insn_word >> 20) as i32) as i64;
                match funct3 {
                    0b000 => RiscvInstruction::LB { rd, rs1, imm },
                    0b001 => RiscvInstruction::LH { rd, rs1, imm },
                    0b010 => RiscvInstruction::LW { rd, rs1, imm },
                    0b011 => RiscvInstruction::LD { rd, rs1, imm },
                    0b100 => RiscvInstruction::LBU { rd, rs1, imm },
                    0b101 => RiscvInstruction::LHU { rd, rs1, imm },
                    0b110 => RiscvInstruction::LWU { rd, rs1, imm },
                    _ => return Err(VmError::Execution(
                        ExecutionError::Fault(Fault::InvalidOpcode {
                            pc, opcode: insn_word
                        })
                    )),
                }
            }
            0x23 => {
                // Store
                let imm = ((insn_word >> 25) & 0x7F) as i64
                        | (((insn_word >> 7) & 0x1F) as i64) << 5;
                match funct3 {
                    0b000 => RiscvInstruction::SB { rs1, rs2, imm },
                    0b001 => RiscvInstruction::SH { rs1, rs2, imm },
                    0b010 => RiscvInstruction::SW { rs1, rs2, imm },
                    0b011 => RiscvInstruction::SD { rs1, rs2, imm },
                    _ => return Err(VmError::Execution(
                        ExecutionError::Fault(Fault::InvalidOpcode {
                            pc, opcode: insn_word
                        })
                    )),
                }
            }
            0x63 => {
                // Branch
                let imm = ((insn_word >> 31) & 1) as i64 << 12
                        | ((insn_word >> 25) & 0x3F) as i64 << 5
                        | ((insn_word >> 8) & 0xF) as i64 << 1
                        | (((insn_word >> 7) & 1) as i64) << 11;
                let imm = (imm << 51) >> 51;  // ç¬¦å·æ‰©å±•
                match funct3 {
                    0b000 => RiscvInstruction::BEQ { rs1, rs2, imm },
                    0b001 => RiscvInstruction::BNE { rs1, rs2, imm },
                    0b100 => RiscvInstruction::BLT { rs1, rs2, imm },
                    0b101 => RiscvInstruction::BGE { rs1, rs2, imm },
                    0b110 => RiscvInstruction::BLTU { rs1, rs2, imm },
                    0b111 => RiscvInstruction::BGEU { rs1, rs2, imm },
                    _ => return Err(VmError::Execution(
                        ExecutionError::Fault(Fault::InvalidOpcode {
                            pc, opcode: insn_word
                        })
                    )),
                }
            }
            0x6F => {
                // JAL
                let imm = ((insn_word >> 31) & 1) as i64 << 20
                        | ((insn_word >> 21) & 0x3FF) as i64 << 1
                        | ((insn_word >> 20) & 1) as i64 << 11
                        | (((insn_word >> 12) & 0xFF) as i64) << 12;
                let imm = (imm << 43) >> 43;  // ç¬¦å·æ‰©å±•
                RiscvInstruction::JAL { rd, imm }
            }
            0x67 => {
                // JALR
                let imm = ((insn_word >> 20) as i32) as i64;
                RiscvInstruction::JALR { rd, rs1, imm }
            }
            0x73 => {
                // System
                match (funct3, funct7) {
                    (0b000, 0b0000000) => RiscvInstruction::ECALL,
                    (0b001, 0b0000000) => RiscvInstruction::EBREAK,
                    (0b000, 0b0011000) => RiscvInstruction::SRET,
                    (0b000, 0b0001000) => RiscvInstruction::MRET,
                    _ => return Err(VmError::Execution(
                        ExecutionError::Fault(Fault::InvalidOpcode {
                            pc, opcode: insn_word
                        })
                    )),
                }
            }
            _ => return Err(VmError::Execution(
                ExecutionError::Fault(Fault::InvalidOpcode {
                    pc, opcode: insn_word
                })
            )),
        };

        Ok(insn)
    }

    fn decode(&mut self, mmu: &dyn MMU, pc: GuestAddr)
        -> VmResult<Self::Block>
    {
        let mut block = IRBlock::new(pc);

        loop {
            let insn = self.decode_insn(mmu, pc)?;

            // è½¬æ¢ä¸ºIR
            let ir_insn = self.riscv_to_ir(&insn)?;
            block.push(ir_insn);

            // æ›´æ–°PC
            pc = pc + 4;

            // æ£€æŸ¥æ˜¯å¦æ˜¯ç»ˆæ­¢æŒ‡ä»¤
            if self.is_terminator(&insn) {
                break;
            }
        }

        Ok(block)
    }
}

impl RiscvDecoder {
    fn riscv_to_ir(&self, insn: &RiscvInstruction)
        -> Result<IRInstruction, VmError>
    {
        match insn {
            RiscvInstruction::ADD { rd, rs1, rs2 } => {
                Ok(IRInstruction::Add {
                    dst: Reg::X(*rd),
                    src1: Reg::X(*rs1),
                    src2: Operand::Reg(Reg::X(*rs2)),
                })
            }
            RiscvInstruction::LW { rd, rs1, imm } => {
                Ok(IRInstruction::Load {
                    dst: Reg::X(*rd),
                    addr: MemOperand::BaseDisp {
                        base: Reg::X(*rs1),
                        disp: *imm,
                    },
                    size: 4,
                })
            }
            // ...
            _ => todo\!(),
        }
    }
}
```

---

## ARM64å‰ç«¯

### ARM64æŒ‡ä»¤æ ¼å¼

```
Base instruction: 32 bits
â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚           31:25              24:21    20:16  15:0   â”‚
â”‚            â”‚                  â”‚        â”‚      â”‚     â”‚
â”‚           op                 Rm       Rn    Rd/imm â”‚
â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
```

### ARM64è§£ç å™¨

```rust
pub struct Arm64Decoder {
    insn_cache: LruCache<GuestAddr, Arm64Instruction>,
}

impl Decoder for Arm64Decoder {
    type Instruction = Arm64Instruction;
    type Block = IRBlock;

    fn decode_insn(&mut self, mmu: &dyn MMU, pc: GuestAddr)
        -> VmResult<Self::Instruction>
    {
        let insn_word = mmu.fetch_insn(pc)? as u32;

        // æå–ä¸»è¦opcodeå­—æ®µ
        let op0 = (insn_word >> 25) & 0xF;
        let op1 = (insn_word >> 20) & 0x1F;
        let op2 = (insn_word >> 16) & 0xF;

        match (op0, op1, op2) {
            // æ•°æ®å¤„ç† - ç«‹å³æ•°
            (0b1 << 3, _, _) => {
                let rd = (insn_word & 0x1F) as usize;
                let rn = ((insn_word >> 5) & 0x1F) as usize;
                
                match (insn_word >> 23) & 0x3 {
                    0b00 => Ok(Arm64Instruction::ADDImm { rd, rn, imm12 }),
                    0b10 => Ok(Arm64Instruction::SUBImm { rd, rn, imm12 }),
                    // ...
                    _ => todo\!(),
                }
            }
            // åˆ†æ”¯æ¡ä»¶
            (0b0101010, _, _) => {
                let condition = ((insn_word >> 0) & 0xF) as u8;
                let offset = ((insn_word >> 5) & 0x7FFFF) as i64;
                Ok(Arm64Instruction::BCond { condition, offset })
            }
            // æ— æ¡ä»¶åˆ†æ”¯
            (0b000101, _, _) => {
                let offset = ((insn_word >> 0) & 0x3FFFFFF) as i64;
                Ok(Arm64Instruction::B { offset })
            }
            // ...
            _ => Err(VmError::Execution(
                ExecutionError::Fault(Fault::InvalidOpcode {
                    pc, opcode: insn_word
                })
            )),
        }
    }
}
```

---

## è§£ç å™¨æ¥å£

### ç»Ÿä¸€çš„Decoder trait

```rust
pub trait Decoder {
    type Instruction;
    type Block;

    /// è§£ç å•æ¡æŒ‡ä»¤
    fn decode_insn(&mut self, mmu: &dyn MMU, pc: GuestAddr)
        -> VmResult<Self::Instruction>;

    /// è§£ç åŸºæœ¬å—
    fn decode(&mut self, mmu: &dyn MMU, pc: GuestAddr)
        -> VmResult<Self::Block>;
}
```

### è§£ç å™¨å·¥å‚

```rust
pub trait DecoderFactory {
    fn create_riscv() -> Box<dyn Decoder<Instruction = RiscvInstruction, Block = IRBlock>>;
    fn create_arm64() -> Box<dyn Decoder<Instruction = Arm64Instruction, Block = IRBlock>>;
    fn create_x86() -> Box<dyn Decoder<Instruction = X86Instruction, Block = IRBlock>>;
}
```

---

## æ‰©å±•æ€§è®¾è®¡

### æ·»åŠ æ–°æ¶æ„

```rust
// 1. å®šä¹‰æŒ‡ä»¤ç±»å‹
pub struct PowerPCInstruction {
    opcode: u8,
    fields: PowerPCFields,
}

// 2. å®ç°Decoder
impl Decoder for PowerPCDecoder {
    type Instruction = PowerPCInstruction;
    type Block = IRBlock;

    fn decode_insn(&mut self, mmu: &dyn MMU, pc: GuestAddr)
        -> VmResult<Self::Instruction>
    {
        // å®ç°PowerPCè§£ç é€»è¾‘
    }
}

// 3. æ³¨å†Œåˆ°å·¥å‚
impl DecoderFactory for PowerPCFactory {
    fn create_powerpc() -> Box<dyn Decoder> {
        Box::new(PowerPCDecoder::new())
    }
}
```

### æ·»åŠ æŒ‡ä»¤æ‰©å±•

```rust
// RISC-V Mæ‰©å±•ï¼ˆä¹˜é™¤æ³•ï¼‰
impl RiscvDecoder {
    fn decode_m_extension(&self, insn_word: u32) -> Option<RiscvInstruction> {
        let rd = ((insn_word >> 7) & 0x1F) as usize;
        let rs1 = ((insn_word >> 15) & 0x1F) as usize;
        let rs2 = ((insn_word >> 20) & 0x1F) as usize;
        let funct3 = ((insn_word >> 12) & 0x7) as u8;

        match funct3 {
            0b000 => Some(RiscvInstruction::MUL { rd, rs1, rs2 }),
            0b001 => Some(RiscvInstruction::MULH { rd, rs1, rs2 }),
            0b100 => Some(RiscvInstruction::DIV { rd, rs1, rs2 }),
            0b101 => Some(RiscvInstruction::DIVU { rd, rs1, rs2 }),
            0b110 => Some(RiscvInstruction::REM { rd, rs1, rs2 }),
            0b111 => Some(RiscvInstruction::REMU { rd, rs1, rs2 }),
            _ => None,
        }
    }
}
```

---

**æ–‡æ¡£ç‰ˆæœ¬**: 1.0
**æœ€åæ›´æ–°**: 2025-12-31
**ä½œè€…**: VMå¼€å‘å›¢é˜Ÿ
