# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"controller_tb_time_impl.v" \
"../../../../../cordic.srcs/sources_1/new/controller.v" \
"../../../../../cordic.srcs/sim_1/new/controller_tb.v" \

# Do not sort compile order
nosort
