Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Sun Mar  3 01:17:32 2019
| Host         : DESKTOP-3VDLSPS running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file Bounce_Timer_wrapper_timing_summary_routed.rpt -pb Bounce_Timer_wrapper_timing_summary_routed.pb -rpx Bounce_Timer_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : Bounce_Timer_wrapper
| Device       : 7z007s-clg400
| Speed File   : -1  PRODUCTION 1.11 2016-07-27
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 54 register/latch pins with no clock driven by root clock pin: Bounce_Timer_i/HZ_Counter_0/inst/o_Out_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 94 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 11 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.014        0.000                      0                  141        0.131        0.000                      0                  141        9.520        0.000                       0                    83  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
i_CLK  {0.000 10.500}     21.000          47.619          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
i_CLK               1.014        0.000                      0                  108        0.131        0.000                      0                  108        9.520        0.000                       0                    83  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  i_CLK              i_CLK                   18.691        0.000                      0                   33        0.411        0.000                      0                   33  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  i_CLK
  To Clock:  i_CLK

Setup :            0  Failing Endpoints,  Worst Slack        1.014ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.131ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.520ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.014ns  (required time - arrival time)
  Source:                 i_Signal
                            (input port clocked by i_CLK  {rise@0.000ns fall@10.500ns period=21.000ns})
  Destination:            Bounce_Timer_i/Bounce_Counter_FSM_0/inst/r_COUNTER_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by i_CLK  {rise@0.000ns fall@10.500ns period=21.000ns})
  Path Group:             i_CLK
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            21.000ns  (i_CLK rise@21.000ns - i_CLK rise@0.000ns)
  Data Path Delay:        1.356ns  (logic 0.595ns (43.842%)  route 0.762ns (56.158%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Input Delay:            20.000ns
  Clock Path Skew:        1.463ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.463ns = ( 22.463 - 21.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_CLK rise edge)      0.000     0.000 r  
                         input delay                 20.000    20.000    
    W14                                               0.000    20.000 r  i_Signal (IN)
                         net (fo=0)                   0.000    20.000    i_Signal
    W14                  IBUF (Prop_ibuf_I_O)         0.539    20.539 r  i_Signal_IBUF_inst/O
                         net (fo=4, routed)           0.490    21.028    Bounce_Timer_i/Bounce_Counter_FSM_0/inst/i_Signal
    SLICE_X40Y32         LUT3 (Prop_lut3_I0_O)        0.056    21.084 r  Bounce_Timer_i/Bounce_Counter_FSM_0/inst/r_COUNTER[13]_i_2/O
                         net (fo=14, routed)          0.272    21.356    Bounce_Timer_i/Bounce_Counter_FSM_0/inst/r_COUNTER[13]_i_2_n_0
    SLICE_X41Y29         FDRE                                         r  Bounce_Timer_i/Bounce_Counter_FSM_0/inst/r_COUNTER_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock i_CLK rise edge)     21.000    21.000 r  
    H16                                               0.000    21.000 r  i_CLK (IN)
                         net (fo=0)                   0.000    21.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.225    21.225 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.627    21.852    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    21.878 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=82, routed)          0.585    22.463    Bounce_Timer_i/Bounce_Counter_FSM_0/inst/i_100MHZCLK
    SLICE_X41Y29         FDRE                                         r  Bounce_Timer_i/Bounce_Counter_FSM_0/inst/r_COUNTER_reg[0]/C
                         clock pessimism              0.000    22.463    
                         clock uncertainty           -0.035    22.428    
    SLICE_X41Y29         FDRE (Setup_fdre_C_CE)      -0.058    22.370    Bounce_Timer_i/Bounce_Counter_FSM_0/inst/r_COUNTER_reg[0]
  -------------------------------------------------------------------
                         required time                         22.370    
                         arrival time                         -21.356    
  -------------------------------------------------------------------
                         slack                                  1.014    

Slack (MET) :             1.014ns  (required time - arrival time)
  Source:                 i_Signal
                            (input port clocked by i_CLK  {rise@0.000ns fall@10.500ns period=21.000ns})
  Destination:            Bounce_Timer_i/Bounce_Counter_FSM_0/inst/r_COUNTER_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by i_CLK  {rise@0.000ns fall@10.500ns period=21.000ns})
  Path Group:             i_CLK
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            21.000ns  (i_CLK rise@21.000ns - i_CLK rise@0.000ns)
  Data Path Delay:        1.356ns  (logic 0.595ns (43.842%)  route 0.762ns (56.158%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Input Delay:            20.000ns
  Clock Path Skew:        1.463ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.463ns = ( 22.463 - 21.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_CLK rise edge)      0.000     0.000 r  
                         input delay                 20.000    20.000    
    W14                                               0.000    20.000 r  i_Signal (IN)
                         net (fo=0)                   0.000    20.000    i_Signal
    W14                  IBUF (Prop_ibuf_I_O)         0.539    20.539 r  i_Signal_IBUF_inst/O
                         net (fo=4, routed)           0.490    21.028    Bounce_Timer_i/Bounce_Counter_FSM_0/inst/i_Signal
    SLICE_X40Y32         LUT3 (Prop_lut3_I0_O)        0.056    21.084 r  Bounce_Timer_i/Bounce_Counter_FSM_0/inst/r_COUNTER[13]_i_2/O
                         net (fo=14, routed)          0.272    21.356    Bounce_Timer_i/Bounce_Counter_FSM_0/inst/r_COUNTER[13]_i_2_n_0
    SLICE_X41Y29         FDRE                                         r  Bounce_Timer_i/Bounce_Counter_FSM_0/inst/r_COUNTER_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock i_CLK rise edge)     21.000    21.000 r  
    H16                                               0.000    21.000 r  i_CLK (IN)
                         net (fo=0)                   0.000    21.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.225    21.225 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.627    21.852    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    21.878 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=82, routed)          0.585    22.463    Bounce_Timer_i/Bounce_Counter_FSM_0/inst/i_100MHZCLK
    SLICE_X41Y29         FDRE                                         r  Bounce_Timer_i/Bounce_Counter_FSM_0/inst/r_COUNTER_reg[1]/C
                         clock pessimism              0.000    22.463    
                         clock uncertainty           -0.035    22.428    
    SLICE_X41Y29         FDRE (Setup_fdre_C_CE)      -0.058    22.370    Bounce_Timer_i/Bounce_Counter_FSM_0/inst/r_COUNTER_reg[1]
  -------------------------------------------------------------------
                         required time                         22.370    
                         arrival time                         -21.356    
  -------------------------------------------------------------------
                         slack                                  1.014    

Slack (MET) :             1.014ns  (required time - arrival time)
  Source:                 i_Signal
                            (input port clocked by i_CLK  {rise@0.000ns fall@10.500ns period=21.000ns})
  Destination:            Bounce_Timer_i/Bounce_Counter_FSM_0/inst/r_COUNTER_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by i_CLK  {rise@0.000ns fall@10.500ns period=21.000ns})
  Path Group:             i_CLK
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            21.000ns  (i_CLK rise@21.000ns - i_CLK rise@0.000ns)
  Data Path Delay:        1.356ns  (logic 0.595ns (43.842%)  route 0.762ns (56.158%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Input Delay:            20.000ns
  Clock Path Skew:        1.463ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.463ns = ( 22.463 - 21.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_CLK rise edge)      0.000     0.000 r  
                         input delay                 20.000    20.000    
    W14                                               0.000    20.000 r  i_Signal (IN)
                         net (fo=0)                   0.000    20.000    i_Signal
    W14                  IBUF (Prop_ibuf_I_O)         0.539    20.539 r  i_Signal_IBUF_inst/O
                         net (fo=4, routed)           0.490    21.028    Bounce_Timer_i/Bounce_Counter_FSM_0/inst/i_Signal
    SLICE_X40Y32         LUT3 (Prop_lut3_I0_O)        0.056    21.084 r  Bounce_Timer_i/Bounce_Counter_FSM_0/inst/r_COUNTER[13]_i_2/O
                         net (fo=14, routed)          0.272    21.356    Bounce_Timer_i/Bounce_Counter_FSM_0/inst/r_COUNTER[13]_i_2_n_0
    SLICE_X41Y29         FDRE                                         r  Bounce_Timer_i/Bounce_Counter_FSM_0/inst/r_COUNTER_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock i_CLK rise edge)     21.000    21.000 r  
    H16                                               0.000    21.000 r  i_CLK (IN)
                         net (fo=0)                   0.000    21.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.225    21.225 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.627    21.852    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    21.878 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=82, routed)          0.585    22.463    Bounce_Timer_i/Bounce_Counter_FSM_0/inst/i_100MHZCLK
    SLICE_X41Y29         FDRE                                         r  Bounce_Timer_i/Bounce_Counter_FSM_0/inst/r_COUNTER_reg[2]/C
                         clock pessimism              0.000    22.463    
                         clock uncertainty           -0.035    22.428    
    SLICE_X41Y29         FDRE (Setup_fdre_C_CE)      -0.058    22.370    Bounce_Timer_i/Bounce_Counter_FSM_0/inst/r_COUNTER_reg[2]
  -------------------------------------------------------------------
                         required time                         22.370    
                         arrival time                         -21.356    
  -------------------------------------------------------------------
                         slack                                  1.014    

Slack (MET) :             1.014ns  (required time - arrival time)
  Source:                 i_Signal
                            (input port clocked by i_CLK  {rise@0.000ns fall@10.500ns period=21.000ns})
  Destination:            Bounce_Timer_i/Bounce_Counter_FSM_0/inst/r_COUNTER_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by i_CLK  {rise@0.000ns fall@10.500ns period=21.000ns})
  Path Group:             i_CLK
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            21.000ns  (i_CLK rise@21.000ns - i_CLK rise@0.000ns)
  Data Path Delay:        1.356ns  (logic 0.595ns (43.842%)  route 0.762ns (56.158%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Input Delay:            20.000ns
  Clock Path Skew:        1.463ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.463ns = ( 22.463 - 21.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_CLK rise edge)      0.000     0.000 r  
                         input delay                 20.000    20.000    
    W14                                               0.000    20.000 r  i_Signal (IN)
                         net (fo=0)                   0.000    20.000    i_Signal
    W14                  IBUF (Prop_ibuf_I_O)         0.539    20.539 r  i_Signal_IBUF_inst/O
                         net (fo=4, routed)           0.490    21.028    Bounce_Timer_i/Bounce_Counter_FSM_0/inst/i_Signal
    SLICE_X40Y32         LUT3 (Prop_lut3_I0_O)        0.056    21.084 r  Bounce_Timer_i/Bounce_Counter_FSM_0/inst/r_COUNTER[13]_i_2/O
                         net (fo=14, routed)          0.272    21.356    Bounce_Timer_i/Bounce_Counter_FSM_0/inst/r_COUNTER[13]_i_2_n_0
    SLICE_X41Y29         FDRE                                         r  Bounce_Timer_i/Bounce_Counter_FSM_0/inst/r_COUNTER_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock i_CLK rise edge)     21.000    21.000 r  
    H16                                               0.000    21.000 r  i_CLK (IN)
                         net (fo=0)                   0.000    21.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.225    21.225 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.627    21.852    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    21.878 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=82, routed)          0.585    22.463    Bounce_Timer_i/Bounce_Counter_FSM_0/inst/i_100MHZCLK
    SLICE_X41Y29         FDRE                                         r  Bounce_Timer_i/Bounce_Counter_FSM_0/inst/r_COUNTER_reg[3]/C
                         clock pessimism              0.000    22.463    
                         clock uncertainty           -0.035    22.428    
    SLICE_X41Y29         FDRE (Setup_fdre_C_CE)      -0.058    22.370    Bounce_Timer_i/Bounce_Counter_FSM_0/inst/r_COUNTER_reg[3]
  -------------------------------------------------------------------
                         required time                         22.370    
                         arrival time                         -21.356    
  -------------------------------------------------------------------
                         slack                                  1.014    

Slack (MET) :             1.047ns  (required time - arrival time)
  Source:                 i_Signal
                            (input port clocked by i_CLK  {rise@0.000ns fall@10.500ns period=21.000ns})
  Destination:            Bounce_Timer_i/Bounce_Counter_FSM_0/inst/r_COUNTER_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by i_CLK  {rise@0.000ns fall@10.500ns period=21.000ns})
  Path Group:             i_CLK
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            21.000ns  (i_CLK rise@21.000ns - i_CLK rise@0.000ns)
  Data Path Delay:        1.323ns  (logic 0.595ns (44.924%)  route 0.729ns (55.076%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Input Delay:            20.000ns
  Clock Path Skew:        1.464ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.464ns = ( 22.464 - 21.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_CLK rise edge)      0.000     0.000 r  
                         input delay                 20.000    20.000    
    W14                                               0.000    20.000 r  i_Signal (IN)
                         net (fo=0)                   0.000    20.000    i_Signal
    W14                  IBUF (Prop_ibuf_I_O)         0.539    20.539 r  i_Signal_IBUF_inst/O
                         net (fo=4, routed)           0.490    21.028    Bounce_Timer_i/Bounce_Counter_FSM_0/inst/i_Signal
    SLICE_X40Y32         LUT3 (Prop_lut3_I0_O)        0.056    21.084 r  Bounce_Timer_i/Bounce_Counter_FSM_0/inst/r_COUNTER[13]_i_2/O
                         net (fo=14, routed)          0.239    21.323    Bounce_Timer_i/Bounce_Counter_FSM_0/inst/r_COUNTER[13]_i_2_n_0
    SLICE_X41Y30         FDRE                                         r  Bounce_Timer_i/Bounce_Counter_FSM_0/inst/r_COUNTER_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock i_CLK rise edge)     21.000    21.000 r  
    H16                                               0.000    21.000 r  i_CLK (IN)
                         net (fo=0)                   0.000    21.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.225    21.225 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.627    21.852    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    21.878 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=82, routed)          0.586    22.464    Bounce_Timer_i/Bounce_Counter_FSM_0/inst/i_100MHZCLK
    SLICE_X41Y30         FDRE                                         r  Bounce_Timer_i/Bounce_Counter_FSM_0/inst/r_COUNTER_reg[4]/C
                         clock pessimism              0.000    22.464    
                         clock uncertainty           -0.035    22.429    
    SLICE_X41Y30         FDRE (Setup_fdre_C_CE)      -0.058    22.371    Bounce_Timer_i/Bounce_Counter_FSM_0/inst/r_COUNTER_reg[4]
  -------------------------------------------------------------------
                         required time                         22.371    
                         arrival time                         -21.323    
  -------------------------------------------------------------------
                         slack                                  1.047    

Slack (MET) :             1.047ns  (required time - arrival time)
  Source:                 i_Signal
                            (input port clocked by i_CLK  {rise@0.000ns fall@10.500ns period=21.000ns})
  Destination:            Bounce_Timer_i/Bounce_Counter_FSM_0/inst/r_COUNTER_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by i_CLK  {rise@0.000ns fall@10.500ns period=21.000ns})
  Path Group:             i_CLK
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            21.000ns  (i_CLK rise@21.000ns - i_CLK rise@0.000ns)
  Data Path Delay:        1.323ns  (logic 0.595ns (44.924%)  route 0.729ns (55.076%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Input Delay:            20.000ns
  Clock Path Skew:        1.464ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.464ns = ( 22.464 - 21.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_CLK rise edge)      0.000     0.000 r  
                         input delay                 20.000    20.000    
    W14                                               0.000    20.000 r  i_Signal (IN)
                         net (fo=0)                   0.000    20.000    i_Signal
    W14                  IBUF (Prop_ibuf_I_O)         0.539    20.539 r  i_Signal_IBUF_inst/O
                         net (fo=4, routed)           0.490    21.028    Bounce_Timer_i/Bounce_Counter_FSM_0/inst/i_Signal
    SLICE_X40Y32         LUT3 (Prop_lut3_I0_O)        0.056    21.084 r  Bounce_Timer_i/Bounce_Counter_FSM_0/inst/r_COUNTER[13]_i_2/O
                         net (fo=14, routed)          0.239    21.323    Bounce_Timer_i/Bounce_Counter_FSM_0/inst/r_COUNTER[13]_i_2_n_0
    SLICE_X41Y30         FDRE                                         r  Bounce_Timer_i/Bounce_Counter_FSM_0/inst/r_COUNTER_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock i_CLK rise edge)     21.000    21.000 r  
    H16                                               0.000    21.000 r  i_CLK (IN)
                         net (fo=0)                   0.000    21.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.225    21.225 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.627    21.852    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    21.878 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=82, routed)          0.586    22.464    Bounce_Timer_i/Bounce_Counter_FSM_0/inst/i_100MHZCLK
    SLICE_X41Y30         FDRE                                         r  Bounce_Timer_i/Bounce_Counter_FSM_0/inst/r_COUNTER_reg[5]/C
                         clock pessimism              0.000    22.464    
                         clock uncertainty           -0.035    22.429    
    SLICE_X41Y30         FDRE (Setup_fdre_C_CE)      -0.058    22.371    Bounce_Timer_i/Bounce_Counter_FSM_0/inst/r_COUNTER_reg[5]
  -------------------------------------------------------------------
                         required time                         22.371    
                         arrival time                         -21.323    
  -------------------------------------------------------------------
                         slack                                  1.047    

Slack (MET) :             1.047ns  (required time - arrival time)
  Source:                 i_Signal
                            (input port clocked by i_CLK  {rise@0.000ns fall@10.500ns period=21.000ns})
  Destination:            Bounce_Timer_i/Bounce_Counter_FSM_0/inst/r_COUNTER_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by i_CLK  {rise@0.000ns fall@10.500ns period=21.000ns})
  Path Group:             i_CLK
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            21.000ns  (i_CLK rise@21.000ns - i_CLK rise@0.000ns)
  Data Path Delay:        1.323ns  (logic 0.595ns (44.924%)  route 0.729ns (55.076%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Input Delay:            20.000ns
  Clock Path Skew:        1.464ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.464ns = ( 22.464 - 21.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_CLK rise edge)      0.000     0.000 r  
                         input delay                 20.000    20.000    
    W14                                               0.000    20.000 r  i_Signal (IN)
                         net (fo=0)                   0.000    20.000    i_Signal
    W14                  IBUF (Prop_ibuf_I_O)         0.539    20.539 r  i_Signal_IBUF_inst/O
                         net (fo=4, routed)           0.490    21.028    Bounce_Timer_i/Bounce_Counter_FSM_0/inst/i_Signal
    SLICE_X40Y32         LUT3 (Prop_lut3_I0_O)        0.056    21.084 r  Bounce_Timer_i/Bounce_Counter_FSM_0/inst/r_COUNTER[13]_i_2/O
                         net (fo=14, routed)          0.239    21.323    Bounce_Timer_i/Bounce_Counter_FSM_0/inst/r_COUNTER[13]_i_2_n_0
    SLICE_X41Y30         FDRE                                         r  Bounce_Timer_i/Bounce_Counter_FSM_0/inst/r_COUNTER_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock i_CLK rise edge)     21.000    21.000 r  
    H16                                               0.000    21.000 r  i_CLK (IN)
                         net (fo=0)                   0.000    21.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.225    21.225 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.627    21.852    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    21.878 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=82, routed)          0.586    22.464    Bounce_Timer_i/Bounce_Counter_FSM_0/inst/i_100MHZCLK
    SLICE_X41Y30         FDRE                                         r  Bounce_Timer_i/Bounce_Counter_FSM_0/inst/r_COUNTER_reg[6]/C
                         clock pessimism              0.000    22.464    
                         clock uncertainty           -0.035    22.429    
    SLICE_X41Y30         FDRE (Setup_fdre_C_CE)      -0.058    22.371    Bounce_Timer_i/Bounce_Counter_FSM_0/inst/r_COUNTER_reg[6]
  -------------------------------------------------------------------
                         required time                         22.371    
                         arrival time                         -21.323    
  -------------------------------------------------------------------
                         slack                                  1.047    

Slack (MET) :             1.047ns  (required time - arrival time)
  Source:                 i_Signal
                            (input port clocked by i_CLK  {rise@0.000ns fall@10.500ns period=21.000ns})
  Destination:            Bounce_Timer_i/Bounce_Counter_FSM_0/inst/r_COUNTER_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by i_CLK  {rise@0.000ns fall@10.500ns period=21.000ns})
  Path Group:             i_CLK
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            21.000ns  (i_CLK rise@21.000ns - i_CLK rise@0.000ns)
  Data Path Delay:        1.323ns  (logic 0.595ns (44.924%)  route 0.729ns (55.076%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Input Delay:            20.000ns
  Clock Path Skew:        1.464ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.464ns = ( 22.464 - 21.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_CLK rise edge)      0.000     0.000 r  
                         input delay                 20.000    20.000    
    W14                                               0.000    20.000 r  i_Signal (IN)
                         net (fo=0)                   0.000    20.000    i_Signal
    W14                  IBUF (Prop_ibuf_I_O)         0.539    20.539 r  i_Signal_IBUF_inst/O
                         net (fo=4, routed)           0.490    21.028    Bounce_Timer_i/Bounce_Counter_FSM_0/inst/i_Signal
    SLICE_X40Y32         LUT3 (Prop_lut3_I0_O)        0.056    21.084 r  Bounce_Timer_i/Bounce_Counter_FSM_0/inst/r_COUNTER[13]_i_2/O
                         net (fo=14, routed)          0.239    21.323    Bounce_Timer_i/Bounce_Counter_FSM_0/inst/r_COUNTER[13]_i_2_n_0
    SLICE_X41Y30         FDRE                                         r  Bounce_Timer_i/Bounce_Counter_FSM_0/inst/r_COUNTER_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock i_CLK rise edge)     21.000    21.000 r  
    H16                                               0.000    21.000 r  i_CLK (IN)
                         net (fo=0)                   0.000    21.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.225    21.225 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.627    21.852    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    21.878 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=82, routed)          0.586    22.464    Bounce_Timer_i/Bounce_Counter_FSM_0/inst/i_100MHZCLK
    SLICE_X41Y30         FDRE                                         r  Bounce_Timer_i/Bounce_Counter_FSM_0/inst/r_COUNTER_reg[7]/C
                         clock pessimism              0.000    22.464    
                         clock uncertainty           -0.035    22.429    
    SLICE_X41Y30         FDRE (Setup_fdre_C_CE)      -0.058    22.371    Bounce_Timer_i/Bounce_Counter_FSM_0/inst/r_COUNTER_reg[7]
  -------------------------------------------------------------------
                         required time                         22.371    
                         arrival time                         -21.323    
  -------------------------------------------------------------------
                         slack                                  1.047    

Slack (MET) :             1.094ns  (required time - arrival time)
  Source:                 i_Signal
                            (input port clocked by i_CLK  {rise@0.000ns fall@10.500ns period=21.000ns})
  Destination:            Bounce_Timer_i/Bounce_Counter_FSM_0/inst/r_COUNTER_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by i_CLK  {rise@0.000ns fall@10.500ns period=21.000ns})
  Path Group:             i_CLK
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            21.000ns  (i_CLK rise@21.000ns - i_CLK rise@0.000ns)
  Data Path Delay:        1.278ns  (logic 0.595ns (46.523%)  route 0.683ns (53.477%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Input Delay:            20.000ns
  Clock Path Skew:        1.465ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.465ns = ( 22.465 - 21.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_CLK rise edge)      0.000     0.000 r  
                         input delay                 20.000    20.000    
    W14                                               0.000    20.000 r  i_Signal (IN)
                         net (fo=0)                   0.000    20.000    i_Signal
    W14                  IBUF (Prop_ibuf_I_O)         0.539    20.539 r  i_Signal_IBUF_inst/O
                         net (fo=4, routed)           0.490    21.028    Bounce_Timer_i/Bounce_Counter_FSM_0/inst/i_Signal
    SLICE_X40Y32         LUT3 (Prop_lut3_I0_O)        0.056    21.084 r  Bounce_Timer_i/Bounce_Counter_FSM_0/inst/r_COUNTER[13]_i_2/O
                         net (fo=14, routed)          0.194    21.278    Bounce_Timer_i/Bounce_Counter_FSM_0/inst/r_COUNTER[13]_i_2_n_0
    SLICE_X41Y31         FDRE                                         r  Bounce_Timer_i/Bounce_Counter_FSM_0/inst/r_COUNTER_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock i_CLK rise edge)     21.000    21.000 r  
    H16                                               0.000    21.000 r  i_CLK (IN)
                         net (fo=0)                   0.000    21.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.225    21.225 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.627    21.852    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    21.878 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=82, routed)          0.587    22.465    Bounce_Timer_i/Bounce_Counter_FSM_0/inst/i_100MHZCLK
    SLICE_X41Y31         FDRE                                         r  Bounce_Timer_i/Bounce_Counter_FSM_0/inst/r_COUNTER_reg[10]/C
                         clock pessimism              0.000    22.465    
                         clock uncertainty           -0.035    22.430    
    SLICE_X41Y31         FDRE (Setup_fdre_C_CE)      -0.058    22.372    Bounce_Timer_i/Bounce_Counter_FSM_0/inst/r_COUNTER_reg[10]
  -------------------------------------------------------------------
                         required time                         22.372    
                         arrival time                         -21.278    
  -------------------------------------------------------------------
                         slack                                  1.094    

Slack (MET) :             1.094ns  (required time - arrival time)
  Source:                 i_Signal
                            (input port clocked by i_CLK  {rise@0.000ns fall@10.500ns period=21.000ns})
  Destination:            Bounce_Timer_i/Bounce_Counter_FSM_0/inst/r_COUNTER_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by i_CLK  {rise@0.000ns fall@10.500ns period=21.000ns})
  Path Group:             i_CLK
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            21.000ns  (i_CLK rise@21.000ns - i_CLK rise@0.000ns)
  Data Path Delay:        1.278ns  (logic 0.595ns (46.523%)  route 0.683ns (53.477%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Input Delay:            20.000ns
  Clock Path Skew:        1.465ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.465ns = ( 22.465 - 21.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_CLK rise edge)      0.000     0.000 r  
                         input delay                 20.000    20.000    
    W14                                               0.000    20.000 r  i_Signal (IN)
                         net (fo=0)                   0.000    20.000    i_Signal
    W14                  IBUF (Prop_ibuf_I_O)         0.539    20.539 r  i_Signal_IBUF_inst/O
                         net (fo=4, routed)           0.490    21.028    Bounce_Timer_i/Bounce_Counter_FSM_0/inst/i_Signal
    SLICE_X40Y32         LUT3 (Prop_lut3_I0_O)        0.056    21.084 r  Bounce_Timer_i/Bounce_Counter_FSM_0/inst/r_COUNTER[13]_i_2/O
                         net (fo=14, routed)          0.194    21.278    Bounce_Timer_i/Bounce_Counter_FSM_0/inst/r_COUNTER[13]_i_2_n_0
    SLICE_X41Y31         FDRE                                         r  Bounce_Timer_i/Bounce_Counter_FSM_0/inst/r_COUNTER_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock i_CLK rise edge)     21.000    21.000 r  
    H16                                               0.000    21.000 r  i_CLK (IN)
                         net (fo=0)                   0.000    21.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.225    21.225 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.627    21.852    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    21.878 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=82, routed)          0.587    22.465    Bounce_Timer_i/Bounce_Counter_FSM_0/inst/i_100MHZCLK
    SLICE_X41Y31         FDRE                                         r  Bounce_Timer_i/Bounce_Counter_FSM_0/inst/r_COUNTER_reg[11]/C
                         clock pessimism              0.000    22.465    
                         clock uncertainty           -0.035    22.430    
    SLICE_X41Y31         FDRE (Setup_fdre_C_CE)      -0.058    22.372    Bounce_Timer_i/Bounce_Counter_FSM_0/inst/r_COUNTER_reg[11]
  -------------------------------------------------------------------
                         required time                         22.372    
                         arrival time                         -21.278    
  -------------------------------------------------------------------
                         slack                                  1.094    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 Bounce_Timer_i/rst_clk_100MHz_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
                            (rising edge-triggered cell FDRE clocked by i_CLK  {rise@0.000ns fall@10.500ns period=21.000ns})
  Destination:            Bounce_Timer_i/rst_clk_100MHz_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
                            (rising edge-triggered cell FDRE clocked by i_CLK  {rise@0.000ns fall@10.500ns period=21.000ns})
  Path Group:             i_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (i_CLK rise@0.000ns - i_CLK rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.141ns (68.336%)  route 0.065ns (31.664%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_CLK rise edge)      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=82, routed)          0.592     1.470    Bounce_Timer_i/rst_clk_100MHz_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X40Y39         FDRE                                         r  Bounce_Timer_i/rst_clk_100MHz_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y39         FDRE (Prop_fdre_C_Q)         0.141     1.611 r  Bounce_Timer_i/rst_clk_100MHz_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/Q
                         net (fo=1, routed)           0.065     1.676    Bounce_Timer_i/rst_clk_100MHz_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/s_level_out_d1_cdc_to
    SLICE_X40Y39         FDRE                                         r  Bounce_Timer_i/rst_clk_100MHz_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
  -------------------------------------------------------------------    -------------------

                         (clock i_CLK rise edge)      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=82, routed)          0.861     1.986    Bounce_Timer_i/rst_clk_100MHz_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X40Y39         FDRE                                         r  Bounce_Timer_i/rst_clk_100MHz_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
                         clock pessimism             -0.516     1.470    
    SLICE_X40Y39         FDRE (Hold_fdre_C_D)         0.075     1.545    Bounce_Timer_i/rst_clk_100MHz_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2
  -------------------------------------------------------------------
                         required time                         -1.545    
                         arrival time                           1.676    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 Bounce_Timer_i/rst_clk_100MHz_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4/C
                            (rising edge-triggered cell FDRE clocked by i_CLK  {rise@0.000ns fall@10.500ns period=21.000ns})
  Destination:            Bounce_Timer_i/rst_clk_100MHz_100M/U0/EXT_LPF/EXT_LPF[1].exr_lpf_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by i_CLK  {rise@0.000ns fall@10.500ns period=21.000ns})
  Path Group:             i_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (i_CLK rise@0.000ns - i_CLK rise@0.000ns)
  Data Path Delay:        0.268ns  (logic 0.141ns (52.634%)  route 0.127ns (47.366%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_CLK rise edge)      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=82, routed)          0.592     1.470    Bounce_Timer_i/rst_clk_100MHz_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X40Y39         FDRE                                         r  Bounce_Timer_i/rst_clk_100MHz_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y39         FDRE (Prop_fdre_C_Q)         0.141     1.611 r  Bounce_Timer_i/rst_clk_100MHz_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4/Q
                         net (fo=2, routed)           0.127     1.738    Bounce_Timer_i/rst_clk_100MHz_100M/U0/EXT_LPF/p_3_out[3]
    SLICE_X39Y39         FDRE                                         r  Bounce_Timer_i/rst_clk_100MHz_100M/U0/EXT_LPF/EXT_LPF[1].exr_lpf_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock i_CLK rise edge)      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=82, routed)          0.859     1.984    Bounce_Timer_i/rst_clk_100MHz_100M/U0/EXT_LPF/slowest_sync_clk
    SLICE_X39Y39         FDRE                                         r  Bounce_Timer_i/rst_clk_100MHz_100M/U0/EXT_LPF/EXT_LPF[1].exr_lpf_reg[1]/C
                         clock pessimism             -0.480     1.504    
    SLICE_X39Y39         FDRE (Hold_fdre_C_D)         0.075     1.579    Bounce_Timer_i/rst_clk_100MHz_100M/U0/EXT_LPF/EXT_LPF[1].exr_lpf_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.738    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 Bounce_Timer_i/rst_clk_100MHz_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
                            (rising edge-triggered cell FDRE clocked by i_CLK  {rise@0.000ns fall@10.500ns period=21.000ns})
  Destination:            Bounce_Timer_i/rst_clk_100MHz_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
                            (rising edge-triggered cell FDRE clocked by i_CLK  {rise@0.000ns fall@10.500ns period=21.000ns})
  Path Group:             i_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (i_CLK rise@0.000ns - i_CLK rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.467ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_CLK rise edge)      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=82, routed)          0.589     1.467    Bounce_Timer_i/rst_clk_100MHz_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/slowest_sync_clk
    SLICE_X38Y37         FDRE                                         r  Bounce_Timer_i/rst_clk_100MHz_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y37         FDRE (Prop_fdre_C_Q)         0.164     1.631 r  Bounce_Timer_i/rst_clk_100MHz_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/Q
                         net (fo=1, routed)           0.056     1.687    Bounce_Timer_i/rst_clk_100MHz_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/s_level_out_d1_cdc_to
    SLICE_X38Y37         FDRE                                         r  Bounce_Timer_i/rst_clk_100MHz_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
  -------------------------------------------------------------------    -------------------

                         (clock i_CLK rise edge)      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=82, routed)          0.857     1.982    Bounce_Timer_i/rst_clk_100MHz_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/slowest_sync_clk
    SLICE_X38Y37         FDRE                                         r  Bounce_Timer_i/rst_clk_100MHz_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
                         clock pessimism             -0.515     1.467    
    SLICE_X38Y37         FDRE (Hold_fdre_C_D)         0.060     1.527    Bounce_Timer_i/rst_clk_100MHz_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2
  -------------------------------------------------------------------
                         required time                         -1.527    
                         arrival time                           1.687    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 Bounce_Timer_i/rst_clk_100MHz_100M/U0/EXT_LPF/AUX_LPF[2].asr_lpf_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by i_CLK  {rise@0.000ns fall@10.500ns period=21.000ns})
  Destination:            Bounce_Timer_i/rst_clk_100MHz_100M/U0/EXT_LPF/AUX_LPF[3].asr_lpf_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by i_CLK  {rise@0.000ns fall@10.500ns period=21.000ns})
  Path Group:             i_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (i_CLK rise@0.000ns - i_CLK rise@0.000ns)
  Data Path Delay:        0.231ns  (logic 0.164ns (70.995%)  route 0.067ns (29.005%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.467ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_CLK rise edge)      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=82, routed)          0.589     1.467    Bounce_Timer_i/rst_clk_100MHz_100M/U0/EXT_LPF/slowest_sync_clk
    SLICE_X38Y37         FDRE                                         r  Bounce_Timer_i/rst_clk_100MHz_100M/U0/EXT_LPF/AUX_LPF[2].asr_lpf_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y37         FDRE (Prop_fdre_C_Q)         0.164     1.631 r  Bounce_Timer_i/rst_clk_100MHz_100M/U0/EXT_LPF/AUX_LPF[2].asr_lpf_reg[2]/Q
                         net (fo=2, routed)           0.067     1.698    Bounce_Timer_i/rst_clk_100MHz_100M/U0/EXT_LPF/p_1_in
    SLICE_X38Y37         FDRE                                         r  Bounce_Timer_i/rst_clk_100MHz_100M/U0/EXT_LPF/AUX_LPF[3].asr_lpf_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock i_CLK rise edge)      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=82, routed)          0.857     1.982    Bounce_Timer_i/rst_clk_100MHz_100M/U0/EXT_LPF/slowest_sync_clk
    SLICE_X38Y37         FDRE                                         r  Bounce_Timer_i/rst_clk_100MHz_100M/U0/EXT_LPF/AUX_LPF[3].asr_lpf_reg[3]/C
                         clock pessimism             -0.515     1.467    
    SLICE_X38Y37         FDRE (Hold_fdre_C_D)         0.064     1.531    Bounce_Timer_i/rst_clk_100MHz_100M/U0/EXT_LPF/AUX_LPF[3].asr_lpf_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.531    
                         arrival time                           1.698    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 Bounce_Timer_i/rst_clk_100MHz_100M/U0/EXT_LPF/AUX_LPF[3].asr_lpf_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by i_CLK  {rise@0.000ns fall@10.500ns period=21.000ns})
  Destination:            Bounce_Timer_i/rst_clk_100MHz_100M/U0/EXT_LPF/lpf_asr_reg/D
                            (rising edge-triggered cell FDRE clocked by i_CLK  {rise@0.000ns fall@10.500ns period=21.000ns})
  Path Group:             i_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (i_CLK rise@0.000ns - i_CLK rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.246ns (81.065%)  route 0.057ns (18.935%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.467ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_CLK rise edge)      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=82, routed)          0.589     1.467    Bounce_Timer_i/rst_clk_100MHz_100M/U0/EXT_LPF/slowest_sync_clk
    SLICE_X38Y37         FDRE                                         r  Bounce_Timer_i/rst_clk_100MHz_100M/U0/EXT_LPF/AUX_LPF[3].asr_lpf_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y37         FDRE (Prop_fdre_C_Q)         0.148     1.615 r  Bounce_Timer_i/rst_clk_100MHz_100M/U0/EXT_LPF/AUX_LPF[3].asr_lpf_reg[3]/Q
                         net (fo=1, routed)           0.057     1.672    Bounce_Timer_i/rst_clk_100MHz_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/asr_lpf[0]
    SLICE_X38Y37         LUT5 (Prop_lut5_I4_O)        0.098     1.770 r  Bounce_Timer_i/rst_clk_100MHz_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/lpf_asr_i_1/O
                         net (fo=1, routed)           0.000     1.770    Bounce_Timer_i/rst_clk_100MHz_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX_n_0
    SLICE_X38Y37         FDRE                                         r  Bounce_Timer_i/rst_clk_100MHz_100M/U0/EXT_LPF/lpf_asr_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock i_CLK rise edge)      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=82, routed)          0.857     1.982    Bounce_Timer_i/rst_clk_100MHz_100M/U0/EXT_LPF/slowest_sync_clk
    SLICE_X38Y37         FDRE                                         r  Bounce_Timer_i/rst_clk_100MHz_100M/U0/EXT_LPF/lpf_asr_reg/C
                         clock pessimism             -0.515     1.467    
    SLICE_X38Y37         FDRE (Hold_fdre_C_D)         0.121     1.588    Bounce_Timer_i/rst_clk_100MHz_100M/U0/EXT_LPF/lpf_asr_reg
  -------------------------------------------------------------------
                         required time                         -1.588    
                         arrival time                           1.770    
  -------------------------------------------------------------------
                         slack                                  0.182    

Slack (MET) :             0.205ns  (arrival time - required time)
  Source:                 Bounce_Timer_i/rst_clk_100MHz_100M/U0/EXT_LPF/EXT_LPF[1].exr_lpf_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by i_CLK  {rise@0.000ns fall@10.500ns period=21.000ns})
  Destination:            Bounce_Timer_i/rst_clk_100MHz_100M/U0/EXT_LPF/lpf_exr_reg/D
                            (rising edge-triggered cell FDRE clocked by i_CLK  {rise@0.000ns fall@10.500ns period=21.000ns})
  Path Group:             i_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (i_CLK rise@0.000ns - i_CLK rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.227ns (76.806%)  route 0.069ns (23.194%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_CLK rise edge)      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=82, routed)          0.590     1.468    Bounce_Timer_i/rst_clk_100MHz_100M/U0/EXT_LPF/slowest_sync_clk
    SLICE_X39Y39         FDRE                                         r  Bounce_Timer_i/rst_clk_100MHz_100M/U0/EXT_LPF/EXT_LPF[1].exr_lpf_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y39         FDRE (Prop_fdre_C_Q)         0.128     1.596 r  Bounce_Timer_i/rst_clk_100MHz_100M/U0/EXT_LPF/EXT_LPF[1].exr_lpf_reg[1]/Q
                         net (fo=2, routed)           0.069     1.665    Bounce_Timer_i/rst_clk_100MHz_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/p_3_out[2]
    SLICE_X39Y39         LUT5 (Prop_lut5_I2_O)        0.099     1.764 r  Bounce_Timer_i/rst_clk_100MHz_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/lpf_exr_i_1/O
                         net (fo=1, routed)           0.000     1.764    Bounce_Timer_i/rst_clk_100MHz_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT_n_0
    SLICE_X39Y39         FDRE                                         r  Bounce_Timer_i/rst_clk_100MHz_100M/U0/EXT_LPF/lpf_exr_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock i_CLK rise edge)      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=82, routed)          0.859     1.984    Bounce_Timer_i/rst_clk_100MHz_100M/U0/EXT_LPF/slowest_sync_clk
    SLICE_X39Y39         FDRE                                         r  Bounce_Timer_i/rst_clk_100MHz_100M/U0/EXT_LPF/lpf_exr_reg/C
                         clock pessimism             -0.516     1.468    
    SLICE_X39Y39         FDRE (Hold_fdre_C_D)         0.091     1.559    Bounce_Timer_i/rst_clk_100MHz_100M/U0/EXT_LPF/lpf_exr_reg
  -------------------------------------------------------------------
                         required time                         -1.559    
                         arrival time                           1.764    
  -------------------------------------------------------------------
                         slack                                  0.205    

Slack (MET) :             0.222ns  (arrival time - required time)
  Source:                 Bounce_Timer_i/rst_clk_100MHz_100M/U0/EXT_LPF/lpf_asr_reg/C
                            (rising edge-triggered cell FDRE clocked by i_CLK  {rise@0.000ns fall@10.500ns period=21.000ns})
  Destination:            Bounce_Timer_i/rst_clk_100MHz_100M/U0/EXT_LPF/lpf_int_reg/D
                            (rising edge-triggered cell FDRE clocked by i_CLK  {rise@0.000ns fall@10.500ns period=21.000ns})
  Path Group:             i_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (i_CLK rise@0.000ns - i_CLK rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.209ns (63.234%)  route 0.122ns (36.766%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.467ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_CLK rise edge)      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=82, routed)          0.589     1.467    Bounce_Timer_i/rst_clk_100MHz_100M/U0/EXT_LPF/slowest_sync_clk
    SLICE_X38Y37         FDRE                                         r  Bounce_Timer_i/rst_clk_100MHz_100M/U0/EXT_LPF/lpf_asr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y37         FDRE (Prop_fdre_C_Q)         0.164     1.631 r  Bounce_Timer_i/rst_clk_100MHz_100M/U0/EXT_LPF/lpf_asr_reg/Q
                         net (fo=2, routed)           0.122     1.752    Bounce_Timer_i/rst_clk_100MHz_100M/U0/EXT_LPF/lpf_asr
    SLICE_X39Y39         LUT3 (Prop_lut3_I1_O)        0.045     1.797 r  Bounce_Timer_i/rst_clk_100MHz_100M/U0/EXT_LPF/lpf_int0/O
                         net (fo=1, routed)           0.000     1.797    Bounce_Timer_i/rst_clk_100MHz_100M/U0/EXT_LPF/lpf_int0__0
    SLICE_X39Y39         FDRE                                         r  Bounce_Timer_i/rst_clk_100MHz_100M/U0/EXT_LPF/lpf_int_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock i_CLK rise edge)      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=82, routed)          0.859     1.984    Bounce_Timer_i/rst_clk_100MHz_100M/U0/EXT_LPF/slowest_sync_clk
    SLICE_X39Y39         FDRE                                         r  Bounce_Timer_i/rst_clk_100MHz_100M/U0/EXT_LPF/lpf_int_reg/C
                         clock pessimism             -0.500     1.484    
    SLICE_X39Y39         FDRE (Hold_fdre_C_D)         0.092     1.576    Bounce_Timer_i/rst_clk_100MHz_100M/U0/EXT_LPF/lpf_int_reg
  -------------------------------------------------------------------
                         required time                         -1.576    
                         arrival time                           1.797    
  -------------------------------------------------------------------
                         slack                                  0.222    

Slack (MET) :             0.224ns  (arrival time - required time)
  Source:                 Bounce_Timer_i/rst_clk_100MHz_100M/U0/SEQ/SEQ_COUNTER/q_int_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by i_CLK  {rise@0.000ns fall@10.500ns period=21.000ns})
  Destination:            Bounce_Timer_i/rst_clk_100MHz_100M/U0/SEQ/SEQ_COUNTER/q_int_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by i_CLK  {rise@0.000ns fall@10.500ns period=21.000ns})
  Path Group:             i_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (i_CLK rise@0.000ns - i_CLK rise@0.000ns)
  Data Path Delay:        0.345ns  (logic 0.209ns (60.580%)  route 0.136ns (39.420%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_CLK rise edge)      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=82, routed)          0.591     1.469    Bounce_Timer_i/rst_clk_100MHz_100M/U0/SEQ/SEQ_COUNTER/slowest_sync_clk
    SLICE_X42Y37         FDRE                                         r  Bounce_Timer_i/rst_clk_100MHz_100M/U0/SEQ/SEQ_COUNTER/q_int_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y37         FDRE (Prop_fdre_C_Q)         0.164     1.633 r  Bounce_Timer_i/rst_clk_100MHz_100M/U0/SEQ/SEQ_COUNTER/q_int_reg[1]/Q
                         net (fo=6, routed)           0.136     1.769    Bounce_Timer_i/rst_clk_100MHz_100M/U0/SEQ/SEQ_COUNTER/Q[1]
    SLICE_X42Y37         LUT6 (Prop_lut6_I1_O)        0.045     1.814 r  Bounce_Timer_i/rst_clk_100MHz_100M/U0/SEQ/SEQ_COUNTER/q_int[5]_i_2/O
                         net (fo=1, routed)           0.000     1.814    Bounce_Timer_i/rst_clk_100MHz_100M/U0/SEQ/SEQ_COUNTER/q_int0[5]
    SLICE_X42Y37         FDRE                                         r  Bounce_Timer_i/rst_clk_100MHz_100M/U0/SEQ/SEQ_COUNTER/q_int_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock i_CLK rise edge)      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=82, routed)          0.859     1.984    Bounce_Timer_i/rst_clk_100MHz_100M/U0/SEQ/SEQ_COUNTER/slowest_sync_clk
    SLICE_X42Y37         FDRE                                         r  Bounce_Timer_i/rst_clk_100MHz_100M/U0/SEQ/SEQ_COUNTER/q_int_reg[5]/C
                         clock pessimism             -0.515     1.469    
    SLICE_X42Y37         FDRE (Hold_fdre_C_D)         0.121     1.590    Bounce_Timer_i/rst_clk_100MHz_100M/U0/SEQ/SEQ_COUNTER/q_int_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.590    
                         arrival time                           1.814    
  -------------------------------------------------------------------
                         slack                                  0.224    

Slack (MET) :             0.230ns  (arrival time - required time)
  Source:                 Bounce_Timer_i/rst_clk_100MHz_100M/U0/SEQ/core_dec_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by i_CLK  {rise@0.000ns fall@10.500ns period=21.000ns})
  Destination:            Bounce_Timer_i/rst_clk_100MHz_100M/U0/SEQ/core_dec_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by i_CLK  {rise@0.000ns fall@10.500ns period=21.000ns})
  Path Group:             i_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (i_CLK rise@0.000ns - i_CLK rise@0.000ns)
  Data Path Delay:        0.322ns  (logic 0.186ns (57.733%)  route 0.136ns (42.267%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_CLK rise edge)      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=82, routed)          0.591     1.469    Bounce_Timer_i/rst_clk_100MHz_100M/U0/SEQ/slowest_sync_clk
    SLICE_X41Y37         FDRE                                         r  Bounce_Timer_i/rst_clk_100MHz_100M/U0/SEQ/core_dec_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y37         FDRE (Prop_fdre_C_Q)         0.141     1.610 r  Bounce_Timer_i/rst_clk_100MHz_100M/U0/SEQ/core_dec_reg[0]/Q
                         net (fo=1, routed)           0.136     1.746    Bounce_Timer_i/rst_clk_100MHz_100M/U0/SEQ/core_dec_reg_n_0_[0]
    SLICE_X41Y37         LUT2 (Prop_lut2_I1_O)        0.045     1.791 r  Bounce_Timer_i/rst_clk_100MHz_100M/U0/SEQ/core_dec[2]_i_1/O
                         net (fo=1, routed)           0.000     1.791    Bounce_Timer_i/rst_clk_100MHz_100M/U0/SEQ/core_dec[2]_i_1_n_0
    SLICE_X41Y37         FDRE                                         r  Bounce_Timer_i/rst_clk_100MHz_100M/U0/SEQ/core_dec_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock i_CLK rise edge)      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=82, routed)          0.859     1.984    Bounce_Timer_i/rst_clk_100MHz_100M/U0/SEQ/slowest_sync_clk
    SLICE_X41Y37         FDRE                                         r  Bounce_Timer_i/rst_clk_100MHz_100M/U0/SEQ/core_dec_reg[2]/C
                         clock pessimism             -0.515     1.469    
    SLICE_X41Y37         FDRE (Hold_fdre_C_D)         0.092     1.561    Bounce_Timer_i/rst_clk_100MHz_100M/U0/SEQ/core_dec_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.561    
                         arrival time                           1.791    
  -------------------------------------------------------------------
                         slack                                  0.230    

Slack (MET) :             0.230ns  (arrival time - required time)
  Source:                 Bounce_Timer_i/rst_clk_100MHz_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
                            (rising edge-triggered cell FDRE clocked by i_CLK  {rise@0.000ns fall@10.500ns period=21.000ns})
  Destination:            Bounce_Timer_i/rst_clk_100MHz_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3/D
                            (rising edge-triggered cell FDRE clocked by i_CLK  {rise@0.000ns fall@10.500ns period=21.000ns})
  Path Group:             i_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (i_CLK rise@0.000ns - i_CLK rise@0.000ns)
  Data Path Delay:        0.247ns  (logic 0.128ns (51.736%)  route 0.119ns (48.264%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_CLK rise edge)      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=82, routed)          0.592     1.470    Bounce_Timer_i/rst_clk_100MHz_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X40Y39         FDRE                                         r  Bounce_Timer_i/rst_clk_100MHz_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y39         FDRE (Prop_fdre_C_Q)         0.128     1.598 r  Bounce_Timer_i/rst_clk_100MHz_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/Q
                         net (fo=1, routed)           0.119     1.717    Bounce_Timer_i/rst_clk_100MHz_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/s_level_out_d2
    SLICE_X40Y39         FDRE                                         r  Bounce_Timer_i/rst_clk_100MHz_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3/D
  -------------------------------------------------------------------    -------------------

                         (clock i_CLK rise edge)      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=82, routed)          0.861     1.986    Bounce_Timer_i/rst_clk_100MHz_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X40Y39         FDRE                                         r  Bounce_Timer_i/rst_clk_100MHz_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3/C
                         clock pessimism             -0.516     1.470    
    SLICE_X40Y39         FDRE (Hold_fdre_C_D)         0.017     1.487    Bounce_Timer_i/rst_clk_100MHz_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3
  -------------------------------------------------------------------
                         required time                         -1.487    
                         arrival time                           1.717    
  -------------------------------------------------------------------
                         slack                                  0.230    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         i_CLK
Waveform(ns):       { 0.000 10.500 }
Period(ns):         21.000
Sources:            { i_CLK }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I      n/a            2.155         21.000      18.845     BUFGCTRL_X0Y16  i_CLK_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C      n/a            1.000         21.000      20.000     SLICE_X43Y32    Bounce_Timer_i/Bounce_Counter_FSM_0/inst/r_CEN_reg/C
Min Period        n/a     FDRE/C      n/a            1.000         21.000      20.000     SLICE_X41Y29    Bounce_Timer_i/Bounce_Counter_FSM_0/inst/r_COUNTER_reg[0]/C
Min Period        n/a     FDRE/C      n/a            1.000         21.000      20.000     SLICE_X41Y31    Bounce_Timer_i/Bounce_Counter_FSM_0/inst/r_COUNTER_reg[10]/C
Min Period        n/a     FDRE/C      n/a            1.000         21.000      20.000     SLICE_X41Y31    Bounce_Timer_i/Bounce_Counter_FSM_0/inst/r_COUNTER_reg[11]/C
Min Period        n/a     FDRE/C      n/a            1.000         21.000      20.000     SLICE_X41Y32    Bounce_Timer_i/Bounce_Counter_FSM_0/inst/r_COUNTER_reg[12]/C
Min Period        n/a     FDRE/C      n/a            1.000         21.000      20.000     SLICE_X41Y32    Bounce_Timer_i/Bounce_Counter_FSM_0/inst/r_COUNTER_reg[13]/C
Min Period        n/a     FDRE/C      n/a            1.000         21.000      20.000     SLICE_X41Y29    Bounce_Timer_i/Bounce_Counter_FSM_0/inst/r_COUNTER_reg[1]/C
Min Period        n/a     FDRE/C      n/a            1.000         21.000      20.000     SLICE_X41Y29    Bounce_Timer_i/Bounce_Counter_FSM_0/inst/r_COUNTER_reg[2]/C
Min Period        n/a     FDRE/C      n/a            1.000         21.000      20.000     SLICE_X41Y29    Bounce_Timer_i/Bounce_Counter_FSM_0/inst/r_COUNTER_reg[3]/C
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         10.500      9.520      SLICE_X38Y39    Bounce_Timer_i/rst_clk_100MHz_100M/U0/EXT_LPF/POR_SRL_I/CLK
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.980         10.500      9.520      SLICE_X38Y39    Bounce_Timer_i/rst_clk_100MHz_100M/U0/EXT_LPF/POR_SRL_I/CLK
Low Pulse Width   Slow    FDCE/C      n/a            0.500         10.500      10.000     SLICE_X37Y33    Bounce_Timer_i/HZ_Counter_0/inst/r_Count_reg[13]/C
Low Pulse Width   Slow    FDCE/C      n/a            0.500         10.500      10.000     SLICE_X37Y33    Bounce_Timer_i/HZ_Counter_0/inst/r_Count_reg[15]/C
Low Pulse Width   Slow    FDCE/C      n/a            0.500         10.500      10.000     SLICE_X37Y33    Bounce_Timer_i/HZ_Counter_0/inst/r_Count_reg[16]/C
Low Pulse Width   Slow    FDCE/C      n/a            0.500         10.500      10.000     SLICE_X37Y33    Bounce_Timer_i/HZ_Counter_0/inst/r_Count_reg[19]/C
Low Pulse Width   Slow    FDRE/C      n/a            0.500         10.500      10.000     SLICE_X43Y32    Bounce_Timer_i/Bounce_Counter_FSM_0/inst/r_CEN_reg/C
Low Pulse Width   Slow    FDRE/C      n/a            0.500         10.500      10.000     SLICE_X41Y29    Bounce_Timer_i/Bounce_Counter_FSM_0/inst/r_COUNTER_reg[0]/C
Low Pulse Width   Slow    FDRE/C      n/a            0.500         10.500      10.000     SLICE_X41Y31    Bounce_Timer_i/Bounce_Counter_FSM_0/inst/r_COUNTER_reg[10]/C
Low Pulse Width   Fast    FDRE/C      n/a            0.500         10.500      10.000     SLICE_X41Y31    Bounce_Timer_i/Bounce_Counter_FSM_0/inst/r_COUNTER_reg[10]/C
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         10.500      9.520      SLICE_X38Y39    Bounce_Timer_i/rst_clk_100MHz_100M/U0/EXT_LPF/POR_SRL_I/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.980         10.500      9.520      SLICE_X38Y39    Bounce_Timer_i/rst_clk_100MHz_100M/U0/EXT_LPF/POR_SRL_I/CLK
High Pulse Width  Fast    FDRE/C      n/a            0.500         10.500      10.000     SLICE_X43Y32    Bounce_Timer_i/Bounce_Counter_FSM_0/inst/r_CEN_reg/C
High Pulse Width  Fast    FDRE/C      n/a            0.500         10.500      10.000     SLICE_X41Y32    Bounce_Timer_i/Bounce_Counter_FSM_0/inst/r_COUNTER_reg[12]/C
High Pulse Width  Fast    FDRE/C      n/a            0.500         10.500      10.000     SLICE_X41Y32    Bounce_Timer_i/Bounce_Counter_FSM_0/inst/r_COUNTER_reg[13]/C
High Pulse Width  Fast    FDCE/C      n/a            0.500         10.500      10.000     SLICE_X37Y33    Bounce_Timer_i/HZ_Counter_0/inst/r_Count_reg[13]/C
High Pulse Width  Fast    FDCE/C      n/a            0.500         10.500      10.000     SLICE_X37Y33    Bounce_Timer_i/HZ_Counter_0/inst/r_Count_reg[15]/C
High Pulse Width  Fast    FDCE/C      n/a            0.500         10.500      10.000     SLICE_X37Y33    Bounce_Timer_i/HZ_Counter_0/inst/r_Count_reg[16]/C
High Pulse Width  Fast    FDCE/C      n/a            0.500         10.500      10.000     SLICE_X37Y34    Bounce_Timer_i/HZ_Counter_0/inst/r_Count_reg[17]/C
High Pulse Width  Fast    FDCE/C      n/a            0.500         10.500      10.000     SLICE_X39Y34    Bounce_Timer_i/HZ_Counter_0/inst/r_Count_reg[18]/C



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  i_CLK
  To Clock:  i_CLK

Setup :            0  Failing Endpoints,  Worst Slack       18.691ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.411ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             18.691ns  (required time - arrival time)
  Source:                 Bounce_Timer_i/rst_clk_100MHz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by i_CLK  {rise@0.000ns fall@10.500ns period=21.000ns})
  Destination:            Bounce_Timer_i/HZ_Counter_0/inst/r_Count_reg[0]/CLR
                            (recovery check against rising-edge clock i_CLK  {rise@0.000ns fall@10.500ns period=21.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            21.000ns  (i_CLK rise@21.000ns - i_CLK rise@0.000ns)
  Data Path Delay:        1.799ns  (logic 0.456ns (25.352%)  route 1.343ns (74.648%))
  Logic Levels:           0  
  Clock Path Skew:        -0.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.925ns = ( 25.925 - 21.000 ) 
    Source Clock Delay      (SCD):    5.386ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_CLK rise edge)      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=82, routed)          1.752     5.386    Bounce_Timer_i/rst_clk_100MHz_100M/U0/slowest_sync_clk
    SLICE_X40Y36         FDRE                                         r  Bounce_Timer_i/rst_clk_100MHz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y36         FDRE (Prop_fdre_C_Q)         0.456     5.842 f  Bounce_Timer_i/rst_clk_100MHz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=35, routed)          1.343     7.185    Bounce_Timer_i/HZ_Counter_0/inst/i_RST
    SLICE_X37Y29         FDCE                                         f  Bounce_Timer_i/HZ_Counter_0/inst/r_Count_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock i_CLK rise edge)     21.000    21.000 r  
    H16                                               0.000    21.000 r  i_CLK (IN)
                         net (fo=0)                   0.000    21.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.387    22.387 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.880    24.267    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    24.358 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=82, routed)          1.567    25.925    Bounce_Timer_i/HZ_Counter_0/inst/i_CLK
    SLICE_X37Y29         FDCE                                         r  Bounce_Timer_i/HZ_Counter_0/inst/r_Count_reg[0]/C
                         clock pessimism              0.391    26.316    
                         clock uncertainty           -0.035    26.281    
    SLICE_X37Y29         FDCE (Recov_fdce_C_CLR)     -0.405    25.876    Bounce_Timer_i/HZ_Counter_0/inst/r_Count_reg[0]
  -------------------------------------------------------------------
                         required time                         25.876    
                         arrival time                          -7.185    
  -------------------------------------------------------------------
                         slack                                 18.691    

Slack (MET) :             18.691ns  (required time - arrival time)
  Source:                 Bounce_Timer_i/rst_clk_100MHz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by i_CLK  {rise@0.000ns fall@10.500ns period=21.000ns})
  Destination:            Bounce_Timer_i/HZ_Counter_0/inst/r_Count_reg[3]/CLR
                            (recovery check against rising-edge clock i_CLK  {rise@0.000ns fall@10.500ns period=21.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            21.000ns  (i_CLK rise@21.000ns - i_CLK rise@0.000ns)
  Data Path Delay:        1.799ns  (logic 0.456ns (25.352%)  route 1.343ns (74.648%))
  Logic Levels:           0  
  Clock Path Skew:        -0.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.925ns = ( 25.925 - 21.000 ) 
    Source Clock Delay      (SCD):    5.386ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_CLK rise edge)      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=82, routed)          1.752     5.386    Bounce_Timer_i/rst_clk_100MHz_100M/U0/slowest_sync_clk
    SLICE_X40Y36         FDRE                                         r  Bounce_Timer_i/rst_clk_100MHz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y36         FDRE (Prop_fdre_C_Q)         0.456     5.842 f  Bounce_Timer_i/rst_clk_100MHz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=35, routed)          1.343     7.185    Bounce_Timer_i/HZ_Counter_0/inst/i_RST
    SLICE_X37Y29         FDCE                                         f  Bounce_Timer_i/HZ_Counter_0/inst/r_Count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock i_CLK rise edge)     21.000    21.000 r  
    H16                                               0.000    21.000 r  i_CLK (IN)
                         net (fo=0)                   0.000    21.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.387    22.387 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.880    24.267    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    24.358 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=82, routed)          1.567    25.925    Bounce_Timer_i/HZ_Counter_0/inst/i_CLK
    SLICE_X37Y29         FDCE                                         r  Bounce_Timer_i/HZ_Counter_0/inst/r_Count_reg[3]/C
                         clock pessimism              0.391    26.316    
                         clock uncertainty           -0.035    26.281    
    SLICE_X37Y29         FDCE (Recov_fdce_C_CLR)     -0.405    25.876    Bounce_Timer_i/HZ_Counter_0/inst/r_Count_reg[3]
  -------------------------------------------------------------------
                         required time                         25.876    
                         arrival time                          -7.185    
  -------------------------------------------------------------------
                         slack                                 18.691    

Slack (MET) :             18.740ns  (required time - arrival time)
  Source:                 Bounce_Timer_i/rst_clk_100MHz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by i_CLK  {rise@0.000ns fall@10.500ns period=21.000ns})
  Destination:            Bounce_Timer_i/HZ_Counter_0/inst/r_Count_reg[4]/CLR
                            (recovery check against rising-edge clock i_CLK  {rise@0.000ns fall@10.500ns period=21.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            21.000ns  (i_CLK rise@21.000ns - i_CLK rise@0.000ns)
  Data Path Delay:        1.750ns  (logic 0.456ns (26.062%)  route 1.294ns (73.938%))
  Logic Levels:           0  
  Clock Path Skew:        -0.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.925ns = ( 25.925 - 21.000 ) 
    Source Clock Delay      (SCD):    5.386ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_CLK rise edge)      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=82, routed)          1.752     5.386    Bounce_Timer_i/rst_clk_100MHz_100M/U0/slowest_sync_clk
    SLICE_X40Y36         FDRE                                         r  Bounce_Timer_i/rst_clk_100MHz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y36         FDRE (Prop_fdre_C_Q)         0.456     5.842 f  Bounce_Timer_i/rst_clk_100MHz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=35, routed)          1.294     7.136    Bounce_Timer_i/HZ_Counter_0/inst/i_RST
    SLICE_X37Y30         FDCE                                         f  Bounce_Timer_i/HZ_Counter_0/inst/r_Count_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock i_CLK rise edge)     21.000    21.000 r  
    H16                                               0.000    21.000 r  i_CLK (IN)
                         net (fo=0)                   0.000    21.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.387    22.387 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.880    24.267    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    24.358 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=82, routed)          1.567    25.925    Bounce_Timer_i/HZ_Counter_0/inst/i_CLK
    SLICE_X37Y30         FDCE                                         r  Bounce_Timer_i/HZ_Counter_0/inst/r_Count_reg[4]/C
                         clock pessimism              0.391    26.316    
                         clock uncertainty           -0.035    26.281    
    SLICE_X37Y30         FDCE (Recov_fdce_C_CLR)     -0.405    25.876    Bounce_Timer_i/HZ_Counter_0/inst/r_Count_reg[4]
  -------------------------------------------------------------------
                         required time                         25.876    
                         arrival time                          -7.136    
  -------------------------------------------------------------------
                         slack                                 18.740    

Slack (MET) :             18.740ns  (required time - arrival time)
  Source:                 Bounce_Timer_i/rst_clk_100MHz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by i_CLK  {rise@0.000ns fall@10.500ns period=21.000ns})
  Destination:            Bounce_Timer_i/HZ_Counter_0/inst/r_Count_reg[6]/CLR
                            (recovery check against rising-edge clock i_CLK  {rise@0.000ns fall@10.500ns period=21.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            21.000ns  (i_CLK rise@21.000ns - i_CLK rise@0.000ns)
  Data Path Delay:        1.750ns  (logic 0.456ns (26.062%)  route 1.294ns (73.938%))
  Logic Levels:           0  
  Clock Path Skew:        -0.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.925ns = ( 25.925 - 21.000 ) 
    Source Clock Delay      (SCD):    5.386ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_CLK rise edge)      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=82, routed)          1.752     5.386    Bounce_Timer_i/rst_clk_100MHz_100M/U0/slowest_sync_clk
    SLICE_X40Y36         FDRE                                         r  Bounce_Timer_i/rst_clk_100MHz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y36         FDRE (Prop_fdre_C_Q)         0.456     5.842 f  Bounce_Timer_i/rst_clk_100MHz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=35, routed)          1.294     7.136    Bounce_Timer_i/HZ_Counter_0/inst/i_RST
    SLICE_X37Y30         FDCE                                         f  Bounce_Timer_i/HZ_Counter_0/inst/r_Count_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock i_CLK rise edge)     21.000    21.000 r  
    H16                                               0.000    21.000 r  i_CLK (IN)
                         net (fo=0)                   0.000    21.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.387    22.387 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.880    24.267    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    24.358 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=82, routed)          1.567    25.925    Bounce_Timer_i/HZ_Counter_0/inst/i_CLK
    SLICE_X37Y30         FDCE                                         r  Bounce_Timer_i/HZ_Counter_0/inst/r_Count_reg[6]/C
                         clock pessimism              0.391    26.316    
                         clock uncertainty           -0.035    26.281    
    SLICE_X37Y30         FDCE (Recov_fdce_C_CLR)     -0.405    25.876    Bounce_Timer_i/HZ_Counter_0/inst/r_Count_reg[6]
  -------------------------------------------------------------------
                         required time                         25.876    
                         arrival time                          -7.136    
  -------------------------------------------------------------------
                         slack                                 18.740    

Slack (MET) :             18.740ns  (required time - arrival time)
  Source:                 Bounce_Timer_i/rst_clk_100MHz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by i_CLK  {rise@0.000ns fall@10.500ns period=21.000ns})
  Destination:            Bounce_Timer_i/HZ_Counter_0/inst/r_Count_reg[7]/CLR
                            (recovery check against rising-edge clock i_CLK  {rise@0.000ns fall@10.500ns period=21.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            21.000ns  (i_CLK rise@21.000ns - i_CLK rise@0.000ns)
  Data Path Delay:        1.750ns  (logic 0.456ns (26.062%)  route 1.294ns (73.938%))
  Logic Levels:           0  
  Clock Path Skew:        -0.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.925ns = ( 25.925 - 21.000 ) 
    Source Clock Delay      (SCD):    5.386ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_CLK rise edge)      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=82, routed)          1.752     5.386    Bounce_Timer_i/rst_clk_100MHz_100M/U0/slowest_sync_clk
    SLICE_X40Y36         FDRE                                         r  Bounce_Timer_i/rst_clk_100MHz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y36         FDRE (Prop_fdre_C_Q)         0.456     5.842 f  Bounce_Timer_i/rst_clk_100MHz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=35, routed)          1.294     7.136    Bounce_Timer_i/HZ_Counter_0/inst/i_RST
    SLICE_X37Y30         FDCE                                         f  Bounce_Timer_i/HZ_Counter_0/inst/r_Count_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock i_CLK rise edge)     21.000    21.000 r  
    H16                                               0.000    21.000 r  i_CLK (IN)
                         net (fo=0)                   0.000    21.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.387    22.387 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.880    24.267    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    24.358 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=82, routed)          1.567    25.925    Bounce_Timer_i/HZ_Counter_0/inst/i_CLK
    SLICE_X37Y30         FDCE                                         r  Bounce_Timer_i/HZ_Counter_0/inst/r_Count_reg[7]/C
                         clock pessimism              0.391    26.316    
                         clock uncertainty           -0.035    26.281    
    SLICE_X37Y30         FDCE (Recov_fdce_C_CLR)     -0.405    25.876    Bounce_Timer_i/HZ_Counter_0/inst/r_Count_reg[7]
  -------------------------------------------------------------------
                         required time                         25.876    
                         arrival time                          -7.136    
  -------------------------------------------------------------------
                         slack                                 18.740    

Slack (MET) :             18.842ns  (required time - arrival time)
  Source:                 Bounce_Timer_i/rst_clk_100MHz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by i_CLK  {rise@0.000ns fall@10.500ns period=21.000ns})
  Destination:            Bounce_Timer_i/HZ_Counter_0/inst/r_Count_reg[11]/CLR
                            (recovery check against rising-edge clock i_CLK  {rise@0.000ns fall@10.500ns period=21.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            21.000ns  (i_CLK rise@21.000ns - i_CLK rise@0.000ns)
  Data Path Delay:        1.649ns  (logic 0.456ns (27.661%)  route 1.193ns (72.339%))
  Logic Levels:           0  
  Clock Path Skew:        -0.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.926ns = ( 25.926 - 21.000 ) 
    Source Clock Delay      (SCD):    5.386ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_CLK rise edge)      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=82, routed)          1.752     5.386    Bounce_Timer_i/rst_clk_100MHz_100M/U0/slowest_sync_clk
    SLICE_X40Y36         FDRE                                         r  Bounce_Timer_i/rst_clk_100MHz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y36         FDRE (Prop_fdre_C_Q)         0.456     5.842 f  Bounce_Timer_i/rst_clk_100MHz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=35, routed)          1.193     7.035    Bounce_Timer_i/HZ_Counter_0/inst/i_RST
    SLICE_X37Y31         FDCE                                         f  Bounce_Timer_i/HZ_Counter_0/inst/r_Count_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock i_CLK rise edge)     21.000    21.000 r  
    H16                                               0.000    21.000 r  i_CLK (IN)
                         net (fo=0)                   0.000    21.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.387    22.387 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.880    24.267    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    24.358 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=82, routed)          1.568    25.926    Bounce_Timer_i/HZ_Counter_0/inst/i_CLK
    SLICE_X37Y31         FDCE                                         r  Bounce_Timer_i/HZ_Counter_0/inst/r_Count_reg[11]/C
                         clock pessimism              0.391    26.317    
                         clock uncertainty           -0.035    26.282    
    SLICE_X37Y31         FDCE (Recov_fdce_C_CLR)     -0.405    25.877    Bounce_Timer_i/HZ_Counter_0/inst/r_Count_reg[11]
  -------------------------------------------------------------------
                         required time                         25.877    
                         arrival time                          -7.035    
  -------------------------------------------------------------------
                         slack                                 18.842    

Slack (MET) :             18.842ns  (required time - arrival time)
  Source:                 Bounce_Timer_i/rst_clk_100MHz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by i_CLK  {rise@0.000ns fall@10.500ns period=21.000ns})
  Destination:            Bounce_Timer_i/HZ_Counter_0/inst/r_Count_reg[5]/CLR
                            (recovery check against rising-edge clock i_CLK  {rise@0.000ns fall@10.500ns period=21.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            21.000ns  (i_CLK rise@21.000ns - i_CLK rise@0.000ns)
  Data Path Delay:        1.649ns  (logic 0.456ns (27.661%)  route 1.193ns (72.339%))
  Logic Levels:           0  
  Clock Path Skew:        -0.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.926ns = ( 25.926 - 21.000 ) 
    Source Clock Delay      (SCD):    5.386ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_CLK rise edge)      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=82, routed)          1.752     5.386    Bounce_Timer_i/rst_clk_100MHz_100M/U0/slowest_sync_clk
    SLICE_X40Y36         FDRE                                         r  Bounce_Timer_i/rst_clk_100MHz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y36         FDRE (Prop_fdre_C_Q)         0.456     5.842 f  Bounce_Timer_i/rst_clk_100MHz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=35, routed)          1.193     7.035    Bounce_Timer_i/HZ_Counter_0/inst/i_RST
    SLICE_X37Y31         FDCE                                         f  Bounce_Timer_i/HZ_Counter_0/inst/r_Count_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock i_CLK rise edge)     21.000    21.000 r  
    H16                                               0.000    21.000 r  i_CLK (IN)
                         net (fo=0)                   0.000    21.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.387    22.387 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.880    24.267    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    24.358 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=82, routed)          1.568    25.926    Bounce_Timer_i/HZ_Counter_0/inst/i_CLK
    SLICE_X37Y31         FDCE                                         r  Bounce_Timer_i/HZ_Counter_0/inst/r_Count_reg[5]/C
                         clock pessimism              0.391    26.317    
                         clock uncertainty           -0.035    26.282    
    SLICE_X37Y31         FDCE (Recov_fdce_C_CLR)     -0.405    25.877    Bounce_Timer_i/HZ_Counter_0/inst/r_Count_reg[5]
  -------------------------------------------------------------------
                         required time                         25.877    
                         arrival time                          -7.035    
  -------------------------------------------------------------------
                         slack                                 18.842    

Slack (MET) :             18.842ns  (required time - arrival time)
  Source:                 Bounce_Timer_i/rst_clk_100MHz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by i_CLK  {rise@0.000ns fall@10.500ns period=21.000ns})
  Destination:            Bounce_Timer_i/HZ_Counter_0/inst/r_Count_reg[8]/CLR
                            (recovery check against rising-edge clock i_CLK  {rise@0.000ns fall@10.500ns period=21.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            21.000ns  (i_CLK rise@21.000ns - i_CLK rise@0.000ns)
  Data Path Delay:        1.649ns  (logic 0.456ns (27.661%)  route 1.193ns (72.339%))
  Logic Levels:           0  
  Clock Path Skew:        -0.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.926ns = ( 25.926 - 21.000 ) 
    Source Clock Delay      (SCD):    5.386ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_CLK rise edge)      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=82, routed)          1.752     5.386    Bounce_Timer_i/rst_clk_100MHz_100M/U0/slowest_sync_clk
    SLICE_X40Y36         FDRE                                         r  Bounce_Timer_i/rst_clk_100MHz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y36         FDRE (Prop_fdre_C_Q)         0.456     5.842 f  Bounce_Timer_i/rst_clk_100MHz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=35, routed)          1.193     7.035    Bounce_Timer_i/HZ_Counter_0/inst/i_RST
    SLICE_X37Y31         FDCE                                         f  Bounce_Timer_i/HZ_Counter_0/inst/r_Count_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock i_CLK rise edge)     21.000    21.000 r  
    H16                                               0.000    21.000 r  i_CLK (IN)
                         net (fo=0)                   0.000    21.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.387    22.387 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.880    24.267    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    24.358 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=82, routed)          1.568    25.926    Bounce_Timer_i/HZ_Counter_0/inst/i_CLK
    SLICE_X37Y31         FDCE                                         r  Bounce_Timer_i/HZ_Counter_0/inst/r_Count_reg[8]/C
                         clock pessimism              0.391    26.317    
                         clock uncertainty           -0.035    26.282    
    SLICE_X37Y31         FDCE (Recov_fdce_C_CLR)     -0.405    25.877    Bounce_Timer_i/HZ_Counter_0/inst/r_Count_reg[8]
  -------------------------------------------------------------------
                         required time                         25.877    
                         arrival time                          -7.035    
  -------------------------------------------------------------------
                         slack                                 18.842    

Slack (MET) :             18.842ns  (required time - arrival time)
  Source:                 Bounce_Timer_i/rst_clk_100MHz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by i_CLK  {rise@0.000ns fall@10.500ns period=21.000ns})
  Destination:            Bounce_Timer_i/HZ_Counter_0/inst/r_Count_reg[9]/CLR
                            (recovery check against rising-edge clock i_CLK  {rise@0.000ns fall@10.500ns period=21.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            21.000ns  (i_CLK rise@21.000ns - i_CLK rise@0.000ns)
  Data Path Delay:        1.649ns  (logic 0.456ns (27.661%)  route 1.193ns (72.339%))
  Logic Levels:           0  
  Clock Path Skew:        -0.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.926ns = ( 25.926 - 21.000 ) 
    Source Clock Delay      (SCD):    5.386ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_CLK rise edge)      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=82, routed)          1.752     5.386    Bounce_Timer_i/rst_clk_100MHz_100M/U0/slowest_sync_clk
    SLICE_X40Y36         FDRE                                         r  Bounce_Timer_i/rst_clk_100MHz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y36         FDRE (Prop_fdre_C_Q)         0.456     5.842 f  Bounce_Timer_i/rst_clk_100MHz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=35, routed)          1.193     7.035    Bounce_Timer_i/HZ_Counter_0/inst/i_RST
    SLICE_X37Y31         FDCE                                         f  Bounce_Timer_i/HZ_Counter_0/inst/r_Count_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock i_CLK rise edge)     21.000    21.000 r  
    H16                                               0.000    21.000 r  i_CLK (IN)
                         net (fo=0)                   0.000    21.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.387    22.387 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.880    24.267    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    24.358 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=82, routed)          1.568    25.926    Bounce_Timer_i/HZ_Counter_0/inst/i_CLK
    SLICE_X37Y31         FDCE                                         r  Bounce_Timer_i/HZ_Counter_0/inst/r_Count_reg[9]/C
                         clock pessimism              0.391    26.317    
                         clock uncertainty           -0.035    26.282    
    SLICE_X37Y31         FDCE (Recov_fdce_C_CLR)     -0.405    25.877    Bounce_Timer_i/HZ_Counter_0/inst/r_Count_reg[9]
  -------------------------------------------------------------------
                         required time                         25.877    
                         arrival time                          -7.035    
  -------------------------------------------------------------------
                         slack                                 18.842    

Slack (MET) :             18.893ns  (required time - arrival time)
  Source:                 Bounce_Timer_i/rst_clk_100MHz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by i_CLK  {rise@0.000ns fall@10.500ns period=21.000ns})
  Destination:            Bounce_Timer_i/HZ_Counter_0/inst/r_Count_reg[10]/CLR
                            (recovery check against rising-edge clock i_CLK  {rise@0.000ns fall@10.500ns period=21.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            21.000ns  (i_CLK rise@21.000ns - i_CLK rise@0.000ns)
  Data Path Delay:        1.600ns  (logic 0.456ns (28.508%)  route 1.144ns (71.492%))
  Logic Levels:           0  
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.928ns = ( 25.928 - 21.000 ) 
    Source Clock Delay      (SCD):    5.386ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_CLK rise edge)      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=82, routed)          1.752     5.386    Bounce_Timer_i/rst_clk_100MHz_100M/U0/slowest_sync_clk
    SLICE_X40Y36         FDRE                                         r  Bounce_Timer_i/rst_clk_100MHz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y36         FDRE (Prop_fdre_C_Q)         0.456     5.842 f  Bounce_Timer_i/rst_clk_100MHz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=35, routed)          1.144     6.986    Bounce_Timer_i/HZ_Counter_0/inst/i_RST
    SLICE_X37Y32         FDCE                                         f  Bounce_Timer_i/HZ_Counter_0/inst/r_Count_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock i_CLK rise edge)     21.000    21.000 r  
    H16                                               0.000    21.000 r  i_CLK (IN)
                         net (fo=0)                   0.000    21.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.387    22.387 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.880    24.267    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    24.358 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=82, routed)          1.570    25.928    Bounce_Timer_i/HZ_Counter_0/inst/i_CLK
    SLICE_X37Y32         FDCE                                         r  Bounce_Timer_i/HZ_Counter_0/inst/r_Count_reg[10]/C
                         clock pessimism              0.391    26.319    
                         clock uncertainty           -0.035    26.284    
    SLICE_X37Y32         FDCE (Recov_fdce_C_CLR)     -0.405    25.879    Bounce_Timer_i/HZ_Counter_0/inst/r_Count_reg[10]
  -------------------------------------------------------------------
                         required time                         25.879    
                         arrival time                          -6.986    
  -------------------------------------------------------------------
                         slack                                 18.893    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.411ns  (arrival time - required time)
  Source:                 Bounce_Timer_i/rst_clk_100MHz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by i_CLK  {rise@0.000ns fall@10.500ns period=21.000ns})
  Destination:            Bounce_Timer_i/HZ_Counter_0/inst/r_Count_reg[27]/CLR
                            (removal check against rising-edge clock i_CLK  {rise@0.000ns fall@10.500ns period=21.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (i_CLK rise@0.000ns - i_CLK rise@0.000ns)
  Data Path Delay:        0.352ns  (logic 0.141ns (40.021%)  route 0.211ns (59.979%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_CLK rise edge)      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=82, routed)          0.590     1.468    Bounce_Timer_i/rst_clk_100MHz_100M/U0/slowest_sync_clk
    SLICE_X40Y36         FDRE                                         r  Bounce_Timer_i/rst_clk_100MHz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y36         FDRE (Prop_fdre_C_Q)         0.141     1.609 f  Bounce_Timer_i/rst_clk_100MHz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=35, routed)          0.211     1.820    Bounce_Timer_i/HZ_Counter_0/inst/i_RST
    SLICE_X37Y36         FDCE                                         f  Bounce_Timer_i/HZ_Counter_0/inst/r_Count_reg[27]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock i_CLK rise edge)      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=82, routed)          0.856     1.981    Bounce_Timer_i/HZ_Counter_0/inst/i_CLK
    SLICE_X37Y36         FDCE                                         r  Bounce_Timer_i/HZ_Counter_0/inst/r_Count_reg[27]/C
                         clock pessimism             -0.480     1.501    
    SLICE_X37Y36         FDCE (Remov_fdce_C_CLR)     -0.092     1.409    Bounce_Timer_i/HZ_Counter_0/inst/r_Count_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.409    
                         arrival time                           1.820    
  -------------------------------------------------------------------
                         slack                                  0.411    

Slack (MET) :             0.411ns  (arrival time - required time)
  Source:                 Bounce_Timer_i/rst_clk_100MHz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by i_CLK  {rise@0.000ns fall@10.500ns period=21.000ns})
  Destination:            Bounce_Timer_i/HZ_Counter_0/inst/r_Count_reg[31]/CLR
                            (removal check against rising-edge clock i_CLK  {rise@0.000ns fall@10.500ns period=21.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (i_CLK rise@0.000ns - i_CLK rise@0.000ns)
  Data Path Delay:        0.352ns  (logic 0.141ns (40.021%)  route 0.211ns (59.979%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_CLK rise edge)      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=82, routed)          0.590     1.468    Bounce_Timer_i/rst_clk_100MHz_100M/U0/slowest_sync_clk
    SLICE_X40Y36         FDRE                                         r  Bounce_Timer_i/rst_clk_100MHz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y36         FDRE (Prop_fdre_C_Q)         0.141     1.609 f  Bounce_Timer_i/rst_clk_100MHz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=35, routed)          0.211     1.820    Bounce_Timer_i/HZ_Counter_0/inst/i_RST
    SLICE_X37Y36         FDCE                                         f  Bounce_Timer_i/HZ_Counter_0/inst/r_Count_reg[31]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock i_CLK rise edge)      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=82, routed)          0.856     1.981    Bounce_Timer_i/HZ_Counter_0/inst/i_CLK
    SLICE_X37Y36         FDCE                                         r  Bounce_Timer_i/HZ_Counter_0/inst/r_Count_reg[31]/C
                         clock pessimism             -0.480     1.501    
    SLICE_X37Y36         FDCE (Remov_fdce_C_CLR)     -0.092     1.409    Bounce_Timer_i/HZ_Counter_0/inst/r_Count_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.409    
                         arrival time                           1.820    
  -------------------------------------------------------------------
                         slack                                  0.411    

Slack (MET) :             0.417ns  (arrival time - required time)
  Source:                 Bounce_Timer_i/rst_clk_100MHz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by i_CLK  {rise@0.000ns fall@10.500ns period=21.000ns})
  Destination:            Bounce_Timer_i/HZ_Counter_0/inst/r_Count_reg[28]/CLR
                            (removal check against rising-edge clock i_CLK  {rise@0.000ns fall@10.500ns period=21.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (i_CLK rise@0.000ns - i_CLK rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.141ns (39.337%)  route 0.217ns (60.663%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_CLK rise edge)      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=82, routed)          0.590     1.468    Bounce_Timer_i/rst_clk_100MHz_100M/U0/slowest_sync_clk
    SLICE_X40Y36         FDRE                                         r  Bounce_Timer_i/rst_clk_100MHz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y36         FDRE (Prop_fdre_C_Q)         0.141     1.609 f  Bounce_Timer_i/rst_clk_100MHz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=35, routed)          0.217     1.826    Bounce_Timer_i/HZ_Counter_0/inst/i_RST
    SLICE_X39Y36         FDCE                                         f  Bounce_Timer_i/HZ_Counter_0/inst/r_Count_reg[28]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock i_CLK rise edge)      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=82, routed)          0.856     1.981    Bounce_Timer_i/HZ_Counter_0/inst/i_CLK
    SLICE_X39Y36         FDCE                                         r  Bounce_Timer_i/HZ_Counter_0/inst/r_Count_reg[28]/C
                         clock pessimism             -0.480     1.501    
    SLICE_X39Y36         FDCE (Remov_fdce_C_CLR)     -0.092     1.409    Bounce_Timer_i/HZ_Counter_0/inst/r_Count_reg[28]
  -------------------------------------------------------------------
                         required time                         -1.409    
                         arrival time                           1.826    
  -------------------------------------------------------------------
                         slack                                  0.417    

Slack (MET) :             0.417ns  (arrival time - required time)
  Source:                 Bounce_Timer_i/rst_clk_100MHz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by i_CLK  {rise@0.000ns fall@10.500ns period=21.000ns})
  Destination:            Bounce_Timer_i/HZ_Counter_0/inst/r_Count_reg[29]/CLR
                            (removal check against rising-edge clock i_CLK  {rise@0.000ns fall@10.500ns period=21.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (i_CLK rise@0.000ns - i_CLK rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.141ns (39.337%)  route 0.217ns (60.663%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_CLK rise edge)      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=82, routed)          0.590     1.468    Bounce_Timer_i/rst_clk_100MHz_100M/U0/slowest_sync_clk
    SLICE_X40Y36         FDRE                                         r  Bounce_Timer_i/rst_clk_100MHz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y36         FDRE (Prop_fdre_C_Q)         0.141     1.609 f  Bounce_Timer_i/rst_clk_100MHz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=35, routed)          0.217     1.826    Bounce_Timer_i/HZ_Counter_0/inst/i_RST
    SLICE_X39Y36         FDCE                                         f  Bounce_Timer_i/HZ_Counter_0/inst/r_Count_reg[29]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock i_CLK rise edge)      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=82, routed)          0.856     1.981    Bounce_Timer_i/HZ_Counter_0/inst/i_CLK
    SLICE_X39Y36         FDCE                                         r  Bounce_Timer_i/HZ_Counter_0/inst/r_Count_reg[29]/C
                         clock pessimism             -0.480     1.501    
    SLICE_X39Y36         FDCE (Remov_fdce_C_CLR)     -0.092     1.409    Bounce_Timer_i/HZ_Counter_0/inst/r_Count_reg[29]
  -------------------------------------------------------------------
                         required time                         -1.409    
                         arrival time                           1.826    
  -------------------------------------------------------------------
                         slack                                  0.417    

Slack (MET) :             0.417ns  (arrival time - required time)
  Source:                 Bounce_Timer_i/rst_clk_100MHz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by i_CLK  {rise@0.000ns fall@10.500ns period=21.000ns})
  Destination:            Bounce_Timer_i/HZ_Counter_0/inst/r_Count_reg[30]/CLR
                            (removal check against rising-edge clock i_CLK  {rise@0.000ns fall@10.500ns period=21.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (i_CLK rise@0.000ns - i_CLK rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.141ns (39.337%)  route 0.217ns (60.663%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_CLK rise edge)      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=82, routed)          0.590     1.468    Bounce_Timer_i/rst_clk_100MHz_100M/U0/slowest_sync_clk
    SLICE_X40Y36         FDRE                                         r  Bounce_Timer_i/rst_clk_100MHz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y36         FDRE (Prop_fdre_C_Q)         0.141     1.609 f  Bounce_Timer_i/rst_clk_100MHz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=35, routed)          0.217     1.826    Bounce_Timer_i/HZ_Counter_0/inst/i_RST
    SLICE_X39Y36         FDCE                                         f  Bounce_Timer_i/HZ_Counter_0/inst/r_Count_reg[30]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock i_CLK rise edge)      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=82, routed)          0.856     1.981    Bounce_Timer_i/HZ_Counter_0/inst/i_CLK
    SLICE_X39Y36         FDCE                                         r  Bounce_Timer_i/HZ_Counter_0/inst/r_Count_reg[30]/C
                         clock pessimism             -0.480     1.501    
    SLICE_X39Y36         FDCE (Remov_fdce_C_CLR)     -0.092     1.409    Bounce_Timer_i/HZ_Counter_0/inst/r_Count_reg[30]
  -------------------------------------------------------------------
                         required time                         -1.409    
                         arrival time                           1.826    
  -------------------------------------------------------------------
                         slack                                  0.417    

Slack (MET) :             0.476ns  (arrival time - required time)
  Source:                 Bounce_Timer_i/rst_clk_100MHz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by i_CLK  {rise@0.000ns fall@10.500ns period=21.000ns})
  Destination:            Bounce_Timer_i/HZ_Counter_0/inst/r_Count_reg[21]/CLR
                            (removal check against rising-edge clock i_CLK  {rise@0.000ns fall@10.500ns period=21.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (i_CLK rise@0.000ns - i_CLK rise@0.000ns)
  Data Path Delay:        0.417ns  (logic 0.141ns (33.841%)  route 0.276ns (66.159%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_CLK rise edge)      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=82, routed)          0.590     1.468    Bounce_Timer_i/rst_clk_100MHz_100M/U0/slowest_sync_clk
    SLICE_X40Y36         FDRE                                         r  Bounce_Timer_i/rst_clk_100MHz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y36         FDRE (Prop_fdre_C_Q)         0.141     1.609 f  Bounce_Timer_i/rst_clk_100MHz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=35, routed)          0.276     1.885    Bounce_Timer_i/HZ_Counter_0/inst/i_RST
    SLICE_X37Y35         FDCE                                         f  Bounce_Timer_i/HZ_Counter_0/inst/r_Count_reg[21]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock i_CLK rise edge)      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=82, routed)          0.856     1.981    Bounce_Timer_i/HZ_Counter_0/inst/i_CLK
    SLICE_X37Y35         FDCE                                         r  Bounce_Timer_i/HZ_Counter_0/inst/r_Count_reg[21]/C
                         clock pessimism             -0.480     1.501    
    SLICE_X37Y35         FDCE (Remov_fdce_C_CLR)     -0.092     1.409    Bounce_Timer_i/HZ_Counter_0/inst/r_Count_reg[21]
  -------------------------------------------------------------------
                         required time                         -1.409    
                         arrival time                           1.885    
  -------------------------------------------------------------------
                         slack                                  0.476    

Slack (MET) :             0.476ns  (arrival time - required time)
  Source:                 Bounce_Timer_i/rst_clk_100MHz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by i_CLK  {rise@0.000ns fall@10.500ns period=21.000ns})
  Destination:            Bounce_Timer_i/HZ_Counter_0/inst/r_Count_reg[24]/CLR
                            (removal check against rising-edge clock i_CLK  {rise@0.000ns fall@10.500ns period=21.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (i_CLK rise@0.000ns - i_CLK rise@0.000ns)
  Data Path Delay:        0.417ns  (logic 0.141ns (33.841%)  route 0.276ns (66.159%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_CLK rise edge)      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=82, routed)          0.590     1.468    Bounce_Timer_i/rst_clk_100MHz_100M/U0/slowest_sync_clk
    SLICE_X40Y36         FDRE                                         r  Bounce_Timer_i/rst_clk_100MHz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y36         FDRE (Prop_fdre_C_Q)         0.141     1.609 f  Bounce_Timer_i/rst_clk_100MHz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=35, routed)          0.276     1.885    Bounce_Timer_i/HZ_Counter_0/inst/i_RST
    SLICE_X37Y35         FDCE                                         f  Bounce_Timer_i/HZ_Counter_0/inst/r_Count_reg[24]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock i_CLK rise edge)      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=82, routed)          0.856     1.981    Bounce_Timer_i/HZ_Counter_0/inst/i_CLK
    SLICE_X37Y35         FDCE                                         r  Bounce_Timer_i/HZ_Counter_0/inst/r_Count_reg[24]/C
                         clock pessimism             -0.480     1.501    
    SLICE_X37Y35         FDCE (Remov_fdce_C_CLR)     -0.092     1.409    Bounce_Timer_i/HZ_Counter_0/inst/r_Count_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.409    
                         arrival time                           1.885    
  -------------------------------------------------------------------
                         slack                                  0.476    

Slack (MET) :             0.476ns  (arrival time - required time)
  Source:                 Bounce_Timer_i/rst_clk_100MHz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by i_CLK  {rise@0.000ns fall@10.500ns period=21.000ns})
  Destination:            Bounce_Timer_i/HZ_Counter_0/inst/r_Count_reg[25]/CLR
                            (removal check against rising-edge clock i_CLK  {rise@0.000ns fall@10.500ns period=21.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (i_CLK rise@0.000ns - i_CLK rise@0.000ns)
  Data Path Delay:        0.417ns  (logic 0.141ns (33.841%)  route 0.276ns (66.159%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_CLK rise edge)      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=82, routed)          0.590     1.468    Bounce_Timer_i/rst_clk_100MHz_100M/U0/slowest_sync_clk
    SLICE_X40Y36         FDRE                                         r  Bounce_Timer_i/rst_clk_100MHz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y36         FDRE (Prop_fdre_C_Q)         0.141     1.609 f  Bounce_Timer_i/rst_clk_100MHz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=35, routed)          0.276     1.885    Bounce_Timer_i/HZ_Counter_0/inst/i_RST
    SLICE_X37Y35         FDCE                                         f  Bounce_Timer_i/HZ_Counter_0/inst/r_Count_reg[25]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock i_CLK rise edge)      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=82, routed)          0.856     1.981    Bounce_Timer_i/HZ_Counter_0/inst/i_CLK
    SLICE_X37Y35         FDCE                                         r  Bounce_Timer_i/HZ_Counter_0/inst/r_Count_reg[25]/C
                         clock pessimism             -0.480     1.501    
    SLICE_X37Y35         FDCE (Remov_fdce_C_CLR)     -0.092     1.409    Bounce_Timer_i/HZ_Counter_0/inst/r_Count_reg[25]
  -------------------------------------------------------------------
                         required time                         -1.409    
                         arrival time                           1.885    
  -------------------------------------------------------------------
                         slack                                  0.476    

Slack (MET) :             0.476ns  (arrival time - required time)
  Source:                 Bounce_Timer_i/rst_clk_100MHz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by i_CLK  {rise@0.000ns fall@10.500ns period=21.000ns})
  Destination:            Bounce_Timer_i/HZ_Counter_0/inst/r_Count_reg[26]/CLR
                            (removal check against rising-edge clock i_CLK  {rise@0.000ns fall@10.500ns period=21.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (i_CLK rise@0.000ns - i_CLK rise@0.000ns)
  Data Path Delay:        0.417ns  (logic 0.141ns (33.841%)  route 0.276ns (66.159%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_CLK rise edge)      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=82, routed)          0.590     1.468    Bounce_Timer_i/rst_clk_100MHz_100M/U0/slowest_sync_clk
    SLICE_X40Y36         FDRE                                         r  Bounce_Timer_i/rst_clk_100MHz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y36         FDRE (Prop_fdre_C_Q)         0.141     1.609 f  Bounce_Timer_i/rst_clk_100MHz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=35, routed)          0.276     1.885    Bounce_Timer_i/HZ_Counter_0/inst/i_RST
    SLICE_X37Y35         FDCE                                         f  Bounce_Timer_i/HZ_Counter_0/inst/r_Count_reg[26]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock i_CLK rise edge)      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=82, routed)          0.856     1.981    Bounce_Timer_i/HZ_Counter_0/inst/i_CLK
    SLICE_X37Y35         FDCE                                         r  Bounce_Timer_i/HZ_Counter_0/inst/r_Count_reg[26]/C
                         clock pessimism             -0.480     1.501    
    SLICE_X37Y35         FDCE (Remov_fdce_C_CLR)     -0.092     1.409    Bounce_Timer_i/HZ_Counter_0/inst/r_Count_reg[26]
  -------------------------------------------------------------------
                         required time                         -1.409    
                         arrival time                           1.885    
  -------------------------------------------------------------------
                         slack                                  0.476    

Slack (MET) :             0.495ns  (arrival time - required time)
  Source:                 Bounce_Timer_i/rst_clk_100MHz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by i_CLK  {rise@0.000ns fall@10.500ns period=21.000ns})
  Destination:            Bounce_Timer_i/HZ_Counter_0/inst/r_Count_reg[22]/CLR
                            (removal check against rising-edge clock i_CLK  {rise@0.000ns fall@10.500ns period=21.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (i_CLK rise@0.000ns - i_CLK rise@0.000ns)
  Data Path Delay:        0.460ns  (logic 0.141ns (30.671%)  route 0.319ns (69.329%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_CLK rise edge)      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=82, routed)          0.590     1.468    Bounce_Timer_i/rst_clk_100MHz_100M/U0/slowest_sync_clk
    SLICE_X40Y36         FDRE                                         r  Bounce_Timer_i/rst_clk_100MHz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y36         FDRE (Prop_fdre_C_Q)         0.141     1.609 f  Bounce_Timer_i/rst_clk_100MHz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=35, routed)          0.319     1.928    Bounce_Timer_i/HZ_Counter_0/inst/i_RST
    SLICE_X38Y34         FDCE                                         f  Bounce_Timer_i/HZ_Counter_0/inst/r_Count_reg[22]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock i_CLK rise edge)      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=82, routed)          0.855     1.980    Bounce_Timer_i/HZ_Counter_0/inst/i_CLK
    SLICE_X38Y34         FDCE                                         r  Bounce_Timer_i/HZ_Counter_0/inst/r_Count_reg[22]/C
                         clock pessimism             -0.480     1.500    
    SLICE_X38Y34         FDCE (Remov_fdce_C_CLR)     -0.067     1.433    Bounce_Timer_i/HZ_Counter_0/inst/r_Count_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.433    
                         arrival time                           1.928    
  -------------------------------------------------------------------
                         slack                                  0.495    





