;redcode
;assert 1
	SPL 0, <402
	CMP -207, <-126
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	SUB <89, 17
	CMP <107, @2
	SLT #-110, 5
	SUB 100, -200
	ADD 210, 30
	SUB @0, @2
	CMP @0, @2
	SUB 100, 600
	SUB 100, 600
	MOV #9, <270
	CMP 100, -601
	SUB 0, -0
	SLT 12, @10
	SUB -100, -300
	JMN @12, #201
	SUB #0, -39
	CMP #72, @261
	JMP <-127, 100
	SUB -207, <-126
	SPL 0, <501
	SUB 0, -0
	SLT -30, 9
	SLT @-0, @2
	SPL 12, #10
	SLT 210, 561
	SUB 100, 600
	MOV @-127, 100
	DAT <0, #-50
	SUB -207, <-126
	ADD 30, 9
	SPL 100, -601
	SUB -30, 9
	ADD -207, <-126
	SUB @12, @10
	ADD 210, 60
	CMP @0, @2
	CMP @0, @2
	CMP @0, @2
	SUB 100, -200
	SLT 210, 60
	JMN 0, <-501
	SPL 0, <501
	CMP @0, @2
	SPL 0, <402
	DAT <300, #-90
	SPL 0, <501
