/opt/MentorGraphics/modeltech/bin/vlib /home/dmonk/Firmware/DTC-firmware/DTC-front/DTC-front.cache/compile_simlib/modelsim/stm_v1_0
/opt/MentorGraphics/modeltech/bin/vmap stm_v1_0 /home/dmonk/Firmware/DTC-firmware/DTC-front/DTC-front.cache/compile_simlib/modelsim/stm_v1_0
/opt/MentorGraphics/modeltech/bin/vlog  -64 -L stm_v1_0 +incdir+/home/dmonk/.cxl.ip/incl -sv -work stm_v1_0 -f /home/dmonk/Firmware/DTC-firmware/DTC-front/DTC-front.cache/compile_simlib/modelsim/stm_v1_0/.cxl.systemverilog.stm_v1_0.stm_v1_0.lin64.cmf
