<?xml version="1.0" encoding="UTF-8" standalone="no" ?><Component xmlns="http://actel.com/sweng/afi"><name>RTG4FCCC</name><vendor>Actel</vendor><library>SgCore</library><version>1.1.216</version><fileSets><fileSet fileSetId="SYNPLIFY_SYNTHESIS_FILESET"><file fileid="0"><name>ccc_comps.v</name><userFileType>Verilog</userFileType></file></fileSet></fileSets><hwModel><views><view><fileSetRef>SYNPLIFY_SYNTHESIS_FILESET</fileSetRef><name>SYNTHESIS</name></view></views></hwModel></Component>