

================================================================
== Vitis HLS Report for 'merlin_memcpy_1_1_Pipeline_merlinL1'
================================================================
* Date:           Thu Dec 12 19:29:19 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        kernel_gemver
* Solution:       solution (Vitis Kernel Flow Target)
* Product family: virtexuplus
* Target device:  xcu200-fsgd2104-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  4.00 ns|  2.920 ns|     1.08 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      403|      403|  1.612 us|  1.612 us|  403|  403|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------+---------+---------+----------+-----------+-----------+------+----------+
        |            |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +------------+---------+---------+----------+-----------+-----------+------+----------+
        |- merlinL1  |      401|      401|         3|          1|          1|   400|       yes|
        +------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|      119|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     -|        -|        -|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|       95|    -|
|Register             |        -|     -|     1044|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|     0|     1044|      214|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1440|  2280|   788160|   394080|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4320|  6840|  2364480|  1182240|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |add_ln51_fu_245_p2                |         +|   0|  0|  16|           9|           1|
    |add_ln60_fu_315_p2                |         +|   0|  0|  26|          19|          10|
    |i_7_fu_225_p2                     |         +|   0|  0|  16|           9|           1|
    |ap_block_pp0_stage0_11001         |       and|   0|  0|   2|           1|           1|
    |ap_block_state2_pp0_stage0_iter1  |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op33_read_state2     |       and|   0|  0|   2|           1|           1|
    |icmp_ln51_fu_251_p2               |      icmp|   0|  0|  16|           9|           3|
    |icmp_ln55_fu_219_p2               |      icmp|   0|  0|  16|           9|           8|
    |icmp_ln60_fu_235_p2               |      icmp|   0|  0|  12|           4|           1|
    |select_ln51_fu_257_p3             |    select|   0|  0|   9|           1|           9|
    |ap_enable_pp0                     |       xor|   0|  0|   2|           1|           2|
    +----------------------------------+----------+----+---+----+------------+------------+
    |Total                             |          |   0|  0| 119|          64|          38|
    +----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------------+----+-----------+-----+-----------+
    |                  Name                  | LUT| Input Size| Bits| Total Bits|
    +----------------------------------------+----+-----------+-----+-----------+
    |ap_done_int                             |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1                 |   9|          2|    1|          2|
    |ap_phi_mux_empty_phi_fu_183_p4          |  14|          3|  512|       1536|
    |ap_sig_allocacmp_i                      |   9|          2|    9|         18|
    |ap_sig_allocacmp_phi_urem_load          |   9|          2|    9|         18|
    |i_02_fu_100                             |   9|          2|    9|         18|
    |merlin_gmem_kernel_gemver_32_1_blk_n_R  |   9|          2|    1|          2|
    |phi_mul_fu_92                           |   9|          2|   19|         38|
    |phi_urem_fu_88                          |   9|          2|    9|         18|
    |shiftreg_fu_96                          |   9|          2|  480|        960|
    +----------------------------------------+----+-----------+-----+-----------+
    |Total                                   |  95|         21| 1050|       2612|
    +----------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------------------------------+-----+----+-----+-----------+
    |                       Name                       |  FF | LUT| Bits| Const Bits|
    +--------------------------------------------------+-----+----+-----+-----------+
    |ap_CS_fsm                                         |    1|   0|    1|          0|
    |ap_done_reg                                       |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                           |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2                           |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg                  |    1|   0|    1|          0|
    |i_02_fu_100                                       |    9|   0|    9|          0|
    |icmp_ln55_reg_383                                 |    1|   0|    1|          0|
    |icmp_ln55_reg_383_pp0_iter1_reg                   |    1|   0|    1|          0|
    |icmp_ln60_reg_387                                 |    1|   0|    1|          0|
    |icmp_ln60_reg_387_pp0_iter1_reg                   |    1|   0|    1|          0|
    |merlin_gmem_kernel_gemver_32_1_addr_read_reg_395  |  512|   0|  512|          0|
    |phi_mul_fu_92                                     |   19|   0|   19|          0|
    |phi_urem_fu_88                                    |    9|   0|    9|          0|
    |shiftreg_fu_96                                    |  480|   0|  480|          0|
    |trunc_ln60_2_reg_391                              |    3|   0|    3|          0|
    |trunc_ln60_2_reg_391_pp0_iter1_reg                |    3|   0|    3|          0|
    +--------------------------------------------------+-----+----+-----+-----------+
    |Total                                             | 1044|   0| 1044|          0|
    +--------------------------------------------------+-----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------------------------------+-----+-----+------------+-------------------------------------+--------------+
|                   RTL Ports                   | Dir | Bits|  Protocol  |            Source Object            |    C Type    |
+-----------------------------------------------+-----+-----+------------+-------------------------------------+--------------+
|ap_clk                                         |   in|    1|  ap_ctrl_hs|  merlin_memcpy_1.1_Pipeline_merlinL1|  return value|
|ap_rst                                         |   in|    1|  ap_ctrl_hs|  merlin_memcpy_1.1_Pipeline_merlinL1|  return value|
|ap_start                                       |   in|    1|  ap_ctrl_hs|  merlin_memcpy_1.1_Pipeline_merlinL1|  return value|
|ap_done                                        |  out|    1|  ap_ctrl_hs|  merlin_memcpy_1.1_Pipeline_merlinL1|  return value|
|ap_idle                                        |  out|    1|  ap_ctrl_hs|  merlin_memcpy_1.1_Pipeline_merlinL1|  return value|
|ap_ready                                       |  out|    1|  ap_ctrl_hs|  merlin_memcpy_1.1_Pipeline_merlinL1|  return value|
|m_axi_merlin_gmem_kernel_gemver_32_1_AWVALID   |  out|    1|       m_axi|       merlin_gmem_kernel_gemver_32_1|       pointer|
|m_axi_merlin_gmem_kernel_gemver_32_1_AWREADY   |   in|    1|       m_axi|       merlin_gmem_kernel_gemver_32_1|       pointer|
|m_axi_merlin_gmem_kernel_gemver_32_1_AWADDR    |  out|   64|       m_axi|       merlin_gmem_kernel_gemver_32_1|       pointer|
|m_axi_merlin_gmem_kernel_gemver_32_1_AWID      |  out|    1|       m_axi|       merlin_gmem_kernel_gemver_32_1|       pointer|
|m_axi_merlin_gmem_kernel_gemver_32_1_AWLEN     |  out|   32|       m_axi|       merlin_gmem_kernel_gemver_32_1|       pointer|
|m_axi_merlin_gmem_kernel_gemver_32_1_AWSIZE    |  out|    3|       m_axi|       merlin_gmem_kernel_gemver_32_1|       pointer|
|m_axi_merlin_gmem_kernel_gemver_32_1_AWBURST   |  out|    2|       m_axi|       merlin_gmem_kernel_gemver_32_1|       pointer|
|m_axi_merlin_gmem_kernel_gemver_32_1_AWLOCK    |  out|    2|       m_axi|       merlin_gmem_kernel_gemver_32_1|       pointer|
|m_axi_merlin_gmem_kernel_gemver_32_1_AWCACHE   |  out|    4|       m_axi|       merlin_gmem_kernel_gemver_32_1|       pointer|
|m_axi_merlin_gmem_kernel_gemver_32_1_AWPROT    |  out|    3|       m_axi|       merlin_gmem_kernel_gemver_32_1|       pointer|
|m_axi_merlin_gmem_kernel_gemver_32_1_AWQOS     |  out|    4|       m_axi|       merlin_gmem_kernel_gemver_32_1|       pointer|
|m_axi_merlin_gmem_kernel_gemver_32_1_AWREGION  |  out|    4|       m_axi|       merlin_gmem_kernel_gemver_32_1|       pointer|
|m_axi_merlin_gmem_kernel_gemver_32_1_AWUSER    |  out|    1|       m_axi|       merlin_gmem_kernel_gemver_32_1|       pointer|
|m_axi_merlin_gmem_kernel_gemver_32_1_WVALID    |  out|    1|       m_axi|       merlin_gmem_kernel_gemver_32_1|       pointer|
|m_axi_merlin_gmem_kernel_gemver_32_1_WREADY    |   in|    1|       m_axi|       merlin_gmem_kernel_gemver_32_1|       pointer|
|m_axi_merlin_gmem_kernel_gemver_32_1_WDATA     |  out|  512|       m_axi|       merlin_gmem_kernel_gemver_32_1|       pointer|
|m_axi_merlin_gmem_kernel_gemver_32_1_WSTRB     |  out|   64|       m_axi|       merlin_gmem_kernel_gemver_32_1|       pointer|
|m_axi_merlin_gmem_kernel_gemver_32_1_WLAST     |  out|    1|       m_axi|       merlin_gmem_kernel_gemver_32_1|       pointer|
|m_axi_merlin_gmem_kernel_gemver_32_1_WID       |  out|    1|       m_axi|       merlin_gmem_kernel_gemver_32_1|       pointer|
|m_axi_merlin_gmem_kernel_gemver_32_1_WUSER     |  out|    1|       m_axi|       merlin_gmem_kernel_gemver_32_1|       pointer|
|m_axi_merlin_gmem_kernel_gemver_32_1_ARVALID   |  out|    1|       m_axi|       merlin_gmem_kernel_gemver_32_1|       pointer|
|m_axi_merlin_gmem_kernel_gemver_32_1_ARREADY   |   in|    1|       m_axi|       merlin_gmem_kernel_gemver_32_1|       pointer|
|m_axi_merlin_gmem_kernel_gemver_32_1_ARADDR    |  out|   64|       m_axi|       merlin_gmem_kernel_gemver_32_1|       pointer|
|m_axi_merlin_gmem_kernel_gemver_32_1_ARID      |  out|    1|       m_axi|       merlin_gmem_kernel_gemver_32_1|       pointer|
|m_axi_merlin_gmem_kernel_gemver_32_1_ARLEN     |  out|   32|       m_axi|       merlin_gmem_kernel_gemver_32_1|       pointer|
|m_axi_merlin_gmem_kernel_gemver_32_1_ARSIZE    |  out|    3|       m_axi|       merlin_gmem_kernel_gemver_32_1|       pointer|
|m_axi_merlin_gmem_kernel_gemver_32_1_ARBURST   |  out|    2|       m_axi|       merlin_gmem_kernel_gemver_32_1|       pointer|
|m_axi_merlin_gmem_kernel_gemver_32_1_ARLOCK    |  out|    2|       m_axi|       merlin_gmem_kernel_gemver_32_1|       pointer|
|m_axi_merlin_gmem_kernel_gemver_32_1_ARCACHE   |  out|    4|       m_axi|       merlin_gmem_kernel_gemver_32_1|       pointer|
|m_axi_merlin_gmem_kernel_gemver_32_1_ARPROT    |  out|    3|       m_axi|       merlin_gmem_kernel_gemver_32_1|       pointer|
|m_axi_merlin_gmem_kernel_gemver_32_1_ARQOS     |  out|    4|       m_axi|       merlin_gmem_kernel_gemver_32_1|       pointer|
|m_axi_merlin_gmem_kernel_gemver_32_1_ARREGION  |  out|    4|       m_axi|       merlin_gmem_kernel_gemver_32_1|       pointer|
|m_axi_merlin_gmem_kernel_gemver_32_1_ARUSER    |  out|    1|       m_axi|       merlin_gmem_kernel_gemver_32_1|       pointer|
|m_axi_merlin_gmem_kernel_gemver_32_1_RVALID    |   in|    1|       m_axi|       merlin_gmem_kernel_gemver_32_1|       pointer|
|m_axi_merlin_gmem_kernel_gemver_32_1_RREADY    |  out|    1|       m_axi|       merlin_gmem_kernel_gemver_32_1|       pointer|
|m_axi_merlin_gmem_kernel_gemver_32_1_RDATA     |   in|  512|       m_axi|       merlin_gmem_kernel_gemver_32_1|       pointer|
|m_axi_merlin_gmem_kernel_gemver_32_1_RLAST     |   in|    1|       m_axi|       merlin_gmem_kernel_gemver_32_1|       pointer|
|m_axi_merlin_gmem_kernel_gemver_32_1_RID       |   in|    1|       m_axi|       merlin_gmem_kernel_gemver_32_1|       pointer|
|m_axi_merlin_gmem_kernel_gemver_32_1_RFIFONUM  |   in|    9|       m_axi|       merlin_gmem_kernel_gemver_32_1|       pointer|
|m_axi_merlin_gmem_kernel_gemver_32_1_RUSER     |   in|    1|       m_axi|       merlin_gmem_kernel_gemver_32_1|       pointer|
|m_axi_merlin_gmem_kernel_gemver_32_1_RRESP     |   in|    2|       m_axi|       merlin_gmem_kernel_gemver_32_1|       pointer|
|m_axi_merlin_gmem_kernel_gemver_32_1_BVALID    |   in|    1|       m_axi|       merlin_gmem_kernel_gemver_32_1|       pointer|
|m_axi_merlin_gmem_kernel_gemver_32_1_BREADY    |  out|    1|       m_axi|       merlin_gmem_kernel_gemver_32_1|       pointer|
|m_axi_merlin_gmem_kernel_gemver_32_1_BRESP     |   in|    2|       m_axi|       merlin_gmem_kernel_gemver_32_1|       pointer|
|m_axi_merlin_gmem_kernel_gemver_32_1_BID       |   in|    1|       m_axi|       merlin_gmem_kernel_gemver_32_1|       pointer|
|m_axi_merlin_gmem_kernel_gemver_32_1_BUSER     |   in|    1|       m_axi|       merlin_gmem_kernel_gemver_32_1|       pointer|
|dst_0_address0                                 |  out|    7|   ap_memory|                                dst_0|         array|
|dst_0_ce0                                      |  out|    1|   ap_memory|                                dst_0|         array|
|dst_0_we0                                      |  out|    1|   ap_memory|                                dst_0|         array|
|dst_0_d0                                       |  out|   32|   ap_memory|                                dst_0|         array|
|dst_1_address0                                 |  out|    7|   ap_memory|                                dst_1|         array|
|dst_1_ce0                                      |  out|    1|   ap_memory|                                dst_1|         array|
|dst_1_we0                                      |  out|    1|   ap_memory|                                dst_1|         array|
|dst_1_d0                                       |  out|   32|   ap_memory|                                dst_1|         array|
|dst_2_address0                                 |  out|    7|   ap_memory|                                dst_2|         array|
|dst_2_ce0                                      |  out|    1|   ap_memory|                                dst_2|         array|
|dst_2_we0                                      |  out|    1|   ap_memory|                                dst_2|         array|
|dst_2_d0                                       |  out|   32|   ap_memory|                                dst_2|         array|
|dst_3_address0                                 |  out|    7|   ap_memory|                                dst_3|         array|
|dst_3_ce0                                      |  out|    1|   ap_memory|                                dst_3|         array|
|dst_3_we0                                      |  out|    1|   ap_memory|                                dst_3|         array|
|dst_3_d0                                       |  out|   32|   ap_memory|                                dst_3|         array|
|dst_4_address0                                 |  out|    7|   ap_memory|                                dst_4|         array|
|dst_4_ce0                                      |  out|    1|   ap_memory|                                dst_4|         array|
|dst_4_we0                                      |  out|    1|   ap_memory|                                dst_4|         array|
|dst_4_d0                                       |  out|   32|   ap_memory|                                dst_4|         array|
|sext_ln55                                      |   in|   58|     ap_none|                            sext_ln55|        scalar|
+-----------------------------------------------+-----+-----+------------+-------------------------------------+--------------+

