$date
	Mon Oct 15 16:08:49 2018
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module tb2_enc $end
$var wire 4 ! binary_out [3:0] $end
$var reg 1 " enable $end
$var reg 16 # encoder_in [15:0] $end
$scope module A $end
$var wire 1 $ enable $end
$var wire 16 % encoder_in [15:0] $end
$var reg 4 & binary_out [3:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b1 &
b10 %
1$
b10 #
1"
b1 !
$end
#1
b10 &
b10 !
b100 #
b100 %
#3
b11 &
b11 !
b1000 #
b1000 %
#6
b100 &
b100 !
b10000 #
b10000 %
#10
b101 &
b101 !
b100000 #
b100000 %
#15
b110 &
b110 !
b1000000 #
b1000000 %
#21
b111 &
b111 !
b10000000 #
b10000000 %
#28
b1000 &
b1000 !
b100000000 #
b100000000 %
#36
b1001 &
b1001 !
b1000000000 #
b1000000000 %
#45
b1010 &
b1010 !
b10000000000 #
b10000000000 %
#55
b1011 &
b1011 !
b100000000000 #
b100000000000 %
#66
b1100 &
b1100 !
b1000000000000 #
b1000000000000 %
#78
b1101 &
b1101 !
b10000000000000 #
b10000000000000 %
#91
b1110 &
b1110 !
b100000000000000 #
b100000000000000 %
#105
b1111 &
b1111 !
b1000000000000000 #
b1000000000000000 %
#120
b0 &
b0 !
b0 #
b0 %
#136
