--------------------------------------------------------------------------------
Release 13.2 Trace  (nt64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.

C:\Xilinx\13.2\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 1
-n 3 -fastpaths -xml system.twx system.ncd -o system.twr system.pcf -ucf
ML605.ucf

Design file:              system.ncd
Physical constraint file: system.pcf
Device,package,speed:     xc6vlx240t,ff1156,C,-1 (PRODUCTION 1.15 2011-06-20, STEPPING level 0)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

WARNING:Timing:3223 - Timing constraint TS_tx_fifo_rd_to_wr = MAXDELAY FROM 
   TIMEGRP "tx_fifo_rd_to_wr" TO TIMEGRP        "emac_single_clk_ref_gtx" 8 ns 
   DATAPATHONLY; ignored during timing analysis.
WARNING:Timing:3223 - Timing constraint TS_tx_fifo_wr_to_rd = MAXDELAY FROM 
   TIMEGRP "tx_fifo_wr_to_rd" TO TIMEGRP        "emac_single_clk_ref_gtx" 8 ns 
   DATAPATHONLY; ignored during timing analysis.
WARNING:Timing:3223 - Timing constraint TS_rx_fifo_wr_to_rd = MAXDELAY FROM 
   TIMEGRP "rx_fifo_wr_to_rd" TO TIMEGRP        "emac_single_clk_ref_gtx" 8 ns 
   DATAPATHONLY; ignored during timing analysis.
INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more 
   information, see the TSI report.  Please consult the Xilinx Command Line 
   Tools User Guide for information on generating a TSI report.
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_CLK_125 = PERIOD TIMEGRP "clk_125_eth" 7.9 ns HIGH 50%;

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   2.500ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_CLK_125 = PERIOD TIMEGRP "clk_125_eth" 7.9 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 5.400ns (period - min period limit)
  Period: 7.900ns
  Min period limit: 2.500ns (400.000MHz) (Trper_CLKA)
  Physical resource: E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/v6_noinit.ram/SDP.CASCADED_PRIM36.ram_B/CLKARDCLKL
  Logical resource: E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/v6_noinit.ram/SDP.CASCADED_PRIM36.ram_B/CLKARDCLKL
  Location pin: RAMB36_X3Y14.CLKARDCLKL
  Clock network: clk_125_eth
--------------------------------------------------------------------------------
Slack: 5.400ns (period - min period limit)
  Period: 7.900ns
  Min period limit: 2.500ns (400.000MHz) (Trper_CLKA)
  Physical resource: E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/v6_noinit.ram/SDP.CASCADED_PRIM36.ram_B/CLKARDCLKL
  Logical resource: E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/v6_noinit.ram/SDP.CASCADED_PRIM36.ram_B/CLKARDCLKL
  Location pin: RAMB36_X2Y18.CLKARDCLKL
  Clock network: clk_125_eth
--------------------------------------------------------------------------------
Slack: 5.400ns (period - min period limit)
  Period: 7.900ns
  Min period limit: 2.500ns (400.000MHz) (Trper_CLKA)
  Physical resource: E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/v6_noinit.ram/SDP.CASCADED_PRIM36.ram_B/CLKARDCLKL
  Logical resource: E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/v6_noinit.ram/SDP.CASCADED_PRIM36.ram_B/CLKARDCLKL
  Location pin: RAMB36_X4Y15.CLKARDCLKL
  Clock network: clk_125_eth
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_CLK_200 = PERIOD TIMEGRP "clk_200" 5 ns HIGH 50%;

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   5.000ns.
--------------------------------------------------------------------------------

Paths for end point E2M/delayCtrl0Reset_1 (SLICE_X88Y76.BX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     4.199ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/delayCtrl0Reset_0 (FF)
  Destination:          E2M/delayCtrl0Reset_1 (FF)
  Requirement:          5.000ns
  Data Path Delay:      0.766ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_200 rising at 0.000ns
  Destination Clock:    clk_200 rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: E2M/delayCtrl0Reset_0 to E2M/delayCtrl0Reset_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X88Y76.AQ      Tcko                  0.381   E2M/delayCtrl0Reset<3>
                                                       E2M/delayCtrl0Reset_0
    SLICE_X88Y76.BX      net (fanout=1)        0.370   E2M/delayCtrl0Reset<0>
    SLICE_X88Y76.CLK     Tdick                 0.015   E2M/delayCtrl0Reset<3>
                                                       E2M/delayCtrl0Reset_1
    -------------------------------------------------  ---------------------------
    Total                                      0.766ns (0.396ns logic, 0.370ns route)
                                                       (51.7% logic, 48.3% route)

--------------------------------------------------------------------------------

Hold Paths: TS_CLK_200 = PERIOD TIMEGRP "clk_200" 5 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point E2M/delayCtrl0Reset_1 (SLICE_X88Y76.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.168ns (requirement - (clock path skew + uncertainty - data path))
  Source:               E2M/delayCtrl0Reset_0 (FF)
  Destination:          E2M/delayCtrl0Reset_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.168ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_200 rising at 5.000ns
  Destination Clock:    clk_200 rising at 5.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: E2M/delayCtrl0Reset_0 to E2M/delayCtrl0Reset_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X88Y76.AQ      Tcko                  0.115   E2M/delayCtrl0Reset<3>
                                                       E2M/delayCtrl0Reset_0
    SLICE_X88Y76.BX      net (fanout=1)        0.142   E2M/delayCtrl0Reset<0>
    SLICE_X88Y76.CLK     Tckdi       (-Th)     0.089   E2M/delayCtrl0Reset<3>
                                                       E2M/delayCtrl0Reset_1
    -------------------------------------------------  ---------------------------
    Total                                      0.168ns (0.026ns logic, 0.142ns route)
                                                       (15.5% logic, 84.5% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_CLK_200 = PERIOD TIMEGRP "clk_200" 5 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 0.000ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 5.000ns (200.000MHz) (Tdlycper_REFCLK)
  Physical resource: E2M/delayCtrl0_MapLib_replicate6/REFCLK
  Logical resource: E2M/delayCtrl0_MapLib_replicate6/REFCLK
  Location pin: IDELAYCTRL_X2Y1.REFCLK
  Clock network: clk_200
--------------------------------------------------------------------------------
Slack: 2.200ns (period - (min low pulse limit / (low pulse / period)))
  Period: 5.000ns
  Low pulse: 2.500ns
  Low pulse limit: 1.400ns (Tdcmpw_CLKIN_200_250)
  Physical resource: clkBPLL/CLKIN1
  Logical resource: clkBPLL/CLKIN1
  Location pin: MMCM_ADV_X0Y0.CLKIN1
  Clock network: clk_200
--------------------------------------------------------------------------------
Slack: 2.200ns (period - (min high pulse limit / (high pulse / period)))
  Period: 5.000ns
  High pulse: 2.500ns
  High pulse limit: 1.400ns (Tdcmpw_CLKIN_200_250)
  Physical resource: clkBPLL/CLKIN1
  Logical resource: clkBPLL/CLKIN1
  Location pin: MMCM_ADV_X0Y0.CLKIN1
  Clock network: clk_200
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_CLK_USER_INTERFACE = PERIOD TIMEGRP "clk_user_interface" 
5.888 ns HIGH 50%;

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   2.500ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_CLK_USER_INTERFACE = PERIOD TIMEGRP "clk_user_interface" 5.888 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 3.388ns (period - min period limit)
  Period: 5.888ns
  Min period limit: 2.500ns (400.000MHz) (Trper_CLKB)
  Physical resource: E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/v6_noinit.ram/SDP.CASCADED_PRIM36.ram_B/CLKBWRCLKL
  Logical resource: E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/v6_noinit.ram/SDP.CASCADED_PRIM36.ram_B/CLKBWRCLKL
  Location pin: RAMB36_X3Y14.CLKBWRCLKL
  Clock network: clk_user_interface
--------------------------------------------------------------------------------
Slack: 3.388ns (period - min period limit)
  Period: 5.888ns
  Min period limit: 2.500ns (400.000MHz) (Trper_CLKB)
  Physical resource: E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/v6_noinit.ram/SDP.CASCADED_PRIM36.ram_B/CLKBWRCLKL
  Logical resource: E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/v6_noinit.ram/SDP.CASCADED_PRIM36.ram_B/CLKBWRCLKL
  Location pin: RAMB36_X2Y18.CLKBWRCLKL
  Clock network: clk_user_interface
--------------------------------------------------------------------------------
Slack: 3.388ns (period - min period limit)
  Period: 5.888ns
  Min period limit: 2.500ns (400.000MHz) (Trper_CLKB)
  Physical resource: E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/v6_noinit.ram/SDP.CASCADED_PRIM36.ram_B/CLKBWRCLKL
  Logical resource: E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/v6_noinit.ram/SDP.CASCADED_PRIM36.ram_B/CLKBWRCLKL
  Location pin: RAMB36_X4Y15.CLKBWRCLKL
  Clock network: clk_user_interface
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_sysACE_clk_o = PERIOD TIMEGRP "sysACE_clk_o" 30.2 ns HIGH 
50%;

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   2.222ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_sysACE_clk_o = PERIOD TIMEGRP "sysACE_clk_o" 30.2 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 27.978ns (period - min period limit)
  Period: 30.200ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKB)
  Physical resource: E2M/EC/EthToSysACEFifo/FIFO18_inst/FIFO18E1/RDCLK
  Logical resource: E2M/EC/EthToSysACEFifo/FIFO18_inst/FIFO18E1/RDCLK
  Location pin: RAMB18_X3Y12.RDCLK
  Clock network: E2M/EC/sysACE_clk_o
--------------------------------------------------------------------------------
Slack: 27.978ns (period - min period limit)
  Period: 30.200ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKB)
  Physical resource: E2M/EC/SysACEToEthFifo/FIFO18_inst/FIFO18E1/WRCLK
  Logical resource: E2M/EC/SysACEToEthFifo/FIFO18_inst/FIFO18E1/WRCLK
  Location pin: RAMB18_X4Y12.WRCLK
  Clock network: E2M/EC/sysACE_clk_o
--------------------------------------------------------------------------------
Slack: 29.368ns (period - (min high pulse limit / (high pulse / period)))
  Period: 30.200ns
  High pulse: 15.100ns
  High pulse limit: 0.416ns (Trpw)
  Physical resource: E2M/EC/sysACE_MPADD<5>/SR
  Logical resource: E2M/EC/sysACE_MPADD_2/SR
  Location pin: SLICE_X62Y30.SR
  Clock network: E2M/EC/sysACEreset
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_sysACE_WE = MAXDELAY FROM TIMEGRP "sysACE_clk_o" TO 
TIMEGRP "sysACE_MPWE"         23.44 ns DATAPATHONLY;

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   4.505ns.
--------------------------------------------------------------------------------

Paths for end point sysACE_MPWE (AL14.PAD), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  18.935ns (requirement - data path)
  Source:               E2M/EC/sysACE_MPWE (FF)
  Destination:          sysACE_MPWE (PAD)
  Requirement:          23.440ns
  Data Path Delay:      4.505ns (Levels of Logic = 1)
  Source Clock:         E2M/EC/sysACE_clk_o rising at 0.000ns

  Maximum Data Path at Slow Process Corner: E2M/EC/sysACE_MPWE to sysACE_MPWE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X74Y37.CQ      Tcko                  0.337   E2M/EC/sysACE_MPWE
                                                       E2M/EC/sysACE_MPWE
    AL14.O               net (fanout=2)        1.928   E2M/EC/sysACE_MPWE
    AL14.PAD             Tioop                 2.240   sysACE_MPWE
                                                       sysACE_MPWE_OBUF
                                                       sysACE_MPWE
    -------------------------------------------------  ---------------------------
    Total                                      4.505ns (2.577ns logic, 1.928ns route)
                                                       (57.2% logic, 42.8% route)

--------------------------------------------------------------------------------
Hold Paths: TS_sysACE_WE = MAXDELAY FROM TIMEGRP "sysACE_clk_o" TO TIMEGRP "sysACE_MPWE"         23.44 ns DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point sysACE_MPWE (AL14.PAD), 1 path
--------------------------------------------------------------------------------
Delay (fastest path):   2.012ns (data path)
  Source:               E2M/EC/sysACE_MPWE (FF)
  Destination:          sysACE_MPWE (PAD)
  Data Path Delay:      2.012ns (Levels of Logic = 1)
  Source Clock:         E2M/EC/sysACE_clk_o rising at 0.000ns

  Minimum Data Path at Fast Process Corner: E2M/EC/sysACE_MPWE to sysACE_MPWE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X74Y37.CQ      Tcko                  0.098   E2M/EC/sysACE_MPWE
                                                       E2M/EC/sysACE_MPWE
    AL14.O               net (fanout=2)        0.753   E2M/EC/sysACE_MPWE
    AL14.PAD             Tioop                 1.161   sysACE_MPWE
                                                       sysACE_MPWE_OBUF
                                                       sysACE_MPWE
    -------------------------------------------------  ---------------------------
    Total                                      2.012ns (1.259ns logic, 0.753ns route)
                                                       (62.6% logic, 37.4% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_sysACE_OE = MAXDELAY FROM TIMEGRP "sysACE_clk_o" TO 
TIMEGRP "sysACE_MPOE"         23.44 ns DATAPATHONLY;

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   4.724ns.
--------------------------------------------------------------------------------

Paths for end point sysACE_MPOE (AL15.PAD), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  18.716ns (requirement - data path)
  Source:               E2M/EC/sysACE_MPOE (FF)
  Destination:          sysACE_MPOE (PAD)
  Requirement:          23.440ns
  Data Path Delay:      4.724ns (Levels of Logic = 1)
  Source Clock:         E2M/EC/sysACE_clk_o rising at 0.000ns

  Maximum Data Path at Slow Process Corner: E2M/EC/sysACE_MPOE to sysACE_MPOE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X75Y37.AQ      Tcko                  0.337   E2M/EC/sysACE_MPOE
                                                       E2M/EC/sysACE_MPOE
    AL15.O               net (fanout=3)        2.145   E2M/EC/sysACE_MPOE
    AL15.PAD             Tioop                 2.242   sysACE_MPOE
                                                       sysACE_MPOE_OBUF
                                                       sysACE_MPOE
    -------------------------------------------------  ---------------------------
    Total                                      4.724ns (2.579ns logic, 2.145ns route)
                                                       (54.6% logic, 45.4% route)

--------------------------------------------------------------------------------
Hold Paths: TS_sysACE_OE = MAXDELAY FROM TIMEGRP "sysACE_clk_o" TO TIMEGRP "sysACE_MPOE"         23.44 ns DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point sysACE_MPOE (AL15.PAD), 1 path
--------------------------------------------------------------------------------
Delay (fastest path):   2.090ns (data path)
  Source:               E2M/EC/sysACE_MPOE (FF)
  Destination:          sysACE_MPOE (PAD)
  Data Path Delay:      2.090ns (Levels of Logic = 1)
  Source Clock:         E2M/EC/sysACE_clk_o rising at 0.000ns

  Minimum Data Path at Fast Process Corner: E2M/EC/sysACE_MPOE to sysACE_MPOE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X75Y37.AQ      Tcko                  0.098   E2M/EC/sysACE_MPOE
                                                       E2M/EC/sysACE_MPOE
    AL15.O               net (fanout=3)        0.829   E2M/EC/sysACE_MPOE
    AL15.PAD             Tioop                 1.163   sysACE_MPOE
                                                       sysACE_MPOE_OBUF
                                                       sysACE_MPOE
    -------------------------------------------------  ---------------------------
    Total                                      2.090ns (1.261ns logic, 0.829ns route)
                                                       (60.3% logic, 39.7% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_sysACE_MPDATAIN = MAXDELAY FROM TIMEGRP "sysACE_MPDATA" 
TO TIMEGRP         "sysACE_clk_o" 3.16 ns DATAPATHONLY;

 18 paths analyzed, 18 endpoints analyzed, 4 failing endpoints
 4 timing errors detected. (4 setup errors, 0 hold errors)
 Maximum delay is   3.202ns.
--------------------------------------------------------------------------------

Paths for end point E2M/EC/SysACEToEthFifo/FIFO18_inst/FIFO18E1 (RAMB18_X4Y12.DIADI13), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  -0.042ns (requirement - data path)
  Source:               sysACE_MPDATA<13> (PAD)
  Destination:          E2M/EC/SysACEToEthFifo/FIFO18_inst/FIFO18E1 (RAM)
  Requirement:          3.160ns
  Data Path Delay:      3.202ns (Levels of Logic = 1)
  Destination Clock:    E2M/EC/sysACE_clk_o rising at 0.000ns

  Maximum Data Path at Slow Process Corner: sysACE_MPDATA<13> to E2M/EC/SysACEToEthFifo/FIFO18_inst/FIFO18E1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AN18.I               Tiopi                 0.790   sysACE_MPDATA<13>
                                                       sysACE_MPDATA<13>
                                                       E2M/EC/sysACEIO/IOBUF_B13/IBUF
    RAMB18_X4Y12.DIADI13 net (fanout=1)        1.705   E2M/EC/sysACE_MPDATA_Out<13>
    RAMB18_X4Y12.WRCLK   Trdck_DIA             0.707   E2M/EC/SysACEToEthFifo/FIFO18_inst/FIFO18E1
                                                       E2M/EC/SysACEToEthFifo/FIFO18_inst/FIFO18E1
    -------------------------------------------------  ---------------------------
    Total                                      3.202ns (1.497ns logic, 1.705ns route)
                                                       (46.8% logic, 53.2% route)

--------------------------------------------------------------------------------

Paths for end point E2M/EC/SysACEToEthFifo/FIFO18_inst/FIFO18E1 (RAMB18_X4Y12.DIADI8), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  -0.029ns (requirement - data path)
  Source:               sysACE_MPDATA<8> (PAD)
  Destination:          E2M/EC/SysACEToEthFifo/FIFO18_inst/FIFO18E1 (RAM)
  Requirement:          3.160ns
  Data Path Delay:      3.189ns (Levels of Logic = 1)
  Destination Clock:    E2M/EC/sysACE_clk_o rising at 0.000ns

  Maximum Data Path at Slow Process Corner: sysACE_MPDATA<8> to E2M/EC/SysACEToEthFifo/FIFO18_inst/FIFO18E1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AN19.I               Tiopi                 0.784   sysACE_MPDATA<8>
                                                       sysACE_MPDATA<8>
                                                       E2M/EC/sysACEIO/IOBUF_B8/IBUF
    RAMB18_X4Y12.DIADI8  net (fanout=1)        1.698   E2M/EC/sysACE_MPDATA_Out<8>
    RAMB18_X4Y12.WRCLK   Trdck_DIA             0.707   E2M/EC/SysACEToEthFifo/FIFO18_inst/FIFO18E1
                                                       E2M/EC/SysACEToEthFifo/FIFO18_inst/FIFO18E1
    -------------------------------------------------  ---------------------------
    Total                                      3.189ns (1.491ns logic, 1.698ns route)
                                                       (46.8% logic, 53.2% route)

--------------------------------------------------------------------------------

Paths for end point E2M/EC/SysACEToEthFifo/FIFO18_inst/FIFO18E1 (RAMB18_X4Y12.DIADI14), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  -0.028ns (requirement - data path)
  Source:               sysACE_MPDATA<14> (PAD)
  Destination:          E2M/EC/SysACEToEthFifo/FIFO18_inst/FIFO18E1 (RAM)
  Requirement:          3.160ns
  Data Path Delay:      3.188ns (Levels of Logic = 1)
  Destination Clock:    E2M/EC/sysACE_clk_o rising at 0.000ns

  Maximum Data Path at Slow Process Corner: sysACE_MPDATA<14> to E2M/EC/SysACEToEthFifo/FIFO18_inst/FIFO18E1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AN20.I               Tiopi                 0.777   sysACE_MPDATA<14>
                                                       sysACE_MPDATA<14>
                                                       E2M/EC/sysACEIO/IOBUF_B14/IBUF
    RAMB18_X4Y12.DIADI14 net (fanout=1)        1.704   E2M/EC/sysACE_MPDATA_Out<14>
    RAMB18_X4Y12.WRCLK   Trdck_DIA             0.707   E2M/EC/SysACEToEthFifo/FIFO18_inst/FIFO18E1
                                                       E2M/EC/SysACEToEthFifo/FIFO18_inst/FIFO18E1
    -------------------------------------------------  ---------------------------
    Total                                      3.188ns (1.484ns logic, 1.704ns route)
                                                       (46.5% logic, 53.5% route)

--------------------------------------------------------------------------------
Hold Paths: TS_sysACE_MPDATAIN = MAXDELAY FROM TIMEGRP "sysACE_MPDATA" TO TIMEGRP         "sysACE_clk_o" 3.16 ns DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point E2M/EC/SysACEToEthFifo/FIFO18_inst/FIFO18E1 (RAMB18_X4Y12.DIADI6), 1 path
--------------------------------------------------------------------------------
Delay (fastest path):   0.592ns (data path)
  Source:               sysACE_MPDATA<6> (PAD)
  Destination:          E2M/EC/SysACEToEthFifo/FIFO18_inst/FIFO18E1 (RAM)
  Data Path Delay:      0.592ns (Levels of Logic = 1)
  Destination Clock:    E2M/EC/sysACE_clk_o rising at 0.000ns

  Minimum Data Path at Fast Process Corner: sysACE_MPDATA<6> to E2M/EC/SysACEToEthFifo/FIFO18_inst/FIFO18E1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AF16.I               Tiopi                 0.312   sysACE_MPDATA<6>
                                                       sysACE_MPDATA<6>
                                                       E2M/EC/sysACEIO/IOBUF_B6/IBUF
    RAMB18_X4Y12.DIADI6  net (fanout=1)        0.478   E2M/EC/sysACE_MPDATA_Out<6>
    RAMB18_X4Y12.WRCLK   Trckd_DIA   (-Th)     0.198   E2M/EC/SysACEToEthFifo/FIFO18_inst/FIFO18E1
                                                       E2M/EC/SysACEToEthFifo/FIFO18_inst/FIFO18E1
    -------------------------------------------------  ---------------------------
    Total                                      0.592ns (0.114ns logic, 0.478ns route)
                                                       (19.3% logic, 80.7% route)
--------------------------------------------------------------------------------

Paths for end point E2M/EC/SysACEToEthFifo/FIFO18_inst/FIFO18E1 (RAMB18_X4Y12.DIADI4), 1 path
--------------------------------------------------------------------------------
Delay (fastest path):   0.600ns (data path)
  Source:               sysACE_MPDATA<4> (PAD)
  Destination:          E2M/EC/SysACEToEthFifo/FIFO18_inst/FIFO18E1 (RAM)
  Data Path Delay:      0.600ns (Levels of Logic = 1)
  Destination Clock:    E2M/EC/sysACE_clk_o rising at 0.000ns

  Minimum Data Path at Fast Process Corner: sysACE_MPDATA<4> to E2M/EC/SysACEToEthFifo/FIFO18_inst/FIFO18E1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AG16.I               Tiopi                 0.319   sysACE_MPDATA<4>
                                                       sysACE_MPDATA<4>
                                                       E2M/EC/sysACEIO/IOBUF_B4/IBUF
    RAMB18_X4Y12.DIADI4  net (fanout=1)        0.479   E2M/EC/sysACE_MPDATA_Out<4>
    RAMB18_X4Y12.WRCLK   Trckd_DIA   (-Th)     0.198   E2M/EC/SysACEToEthFifo/FIFO18_inst/FIFO18E1
                                                       E2M/EC/SysACEToEthFifo/FIFO18_inst/FIFO18E1
    -------------------------------------------------  ---------------------------
    Total                                      0.600ns (0.121ns logic, 0.479ns route)
                                                       (20.2% logic, 79.8% route)
--------------------------------------------------------------------------------

Paths for end point E2M/EC/SysACEToEthFifo/FIFO18_inst/FIFO18E1 (RAMB18_X4Y12.DIADI7), 1 path
--------------------------------------------------------------------------------
Delay (fastest path):   0.690ns (data path)
  Source:               sysACE_MPDATA<7> (PAD)
  Destination:          E2M/EC/SysACEToEthFifo/FIFO18_inst/FIFO18E1 (RAM)
  Data Path Delay:      0.690ns (Levels of Logic = 1)
  Destination Clock:    E2M/EC/sysACE_clk_o rising at 0.000ns

  Minimum Data Path at Fast Process Corner: sysACE_MPDATA<7> to E2M/EC/SysACEToEthFifo/FIFO18_inst/FIFO18E1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AN15.I               Tiopi                 0.354   sysACE_MPDATA<7>
                                                       sysACE_MPDATA<7>
                                                       E2M/EC/sysACEIO/IOBUF_B7/IBUF
    RAMB18_X4Y12.DIADI7  net (fanout=1)        0.534   E2M/EC/sysACE_MPDATA_Out<7>
    RAMB18_X4Y12.WRCLK   Trckd_DIA   (-Th)     0.198   E2M/EC/SysACEToEthFifo/FIFO18_inst/FIFO18E1
                                                       E2M/EC/SysACEToEthFifo/FIFO18_inst/FIFO18E1
    -------------------------------------------------  ---------------------------
    Total                                      0.690ns (0.156ns logic, 0.534ns route)
                                                       (22.6% logic, 77.4% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_emac_single_clk_ref_gtx = PERIOD TIMEGRP 
"emac_single_clk_ref_gtx" 8 ns         HIGH 50%;

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_emac_single_clk_phy_rx = PERIOD TIMEGRP 
"emac_single_clk_phy_rx" 7.5 ns         HIGH 50%;

 1833 paths analyzed, 380 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   2.631ns.
--------------------------------------------------------------------------------

Paths for end point E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_addr_diff_11 (SLICE_X116Y82.CIN), 144 paths
--------------------------------------------------------------------------------
Slack (setup path):     4.869ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray_7 (FF)
  Destination:          E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_addr_diff_11 (FF)
  Requirement:          7.500ns
  Data Path Delay:      2.575ns (Levels of Logic = 5)
  Clock Path Skew:      -0.021ns (0.094 - 0.115)
  Source Clock:         GMII_RX_CLK_0_BUFGP rising at 0.000ns
  Destination Clock:    GMII_RX_CLK_0_BUFGP rising at 7.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray_7 to E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_addr_diff_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X116Y83.DMUX   Tshcko                0.465   E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray<11>
                                                       E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray_7
    SLICE_X117Y81.A1     net (fanout=3)        0.595   E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray<7>
    SLICE_X117Y81.A      Tilo                  0.068   E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr<7>
                                                       E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr<0>61
    SLICE_X117Y81.B3     net (fanout=9)        0.361   E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr<0>_bdd10
    SLICE_X117Y81.B      Tilo                  0.068   E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr<7>
                                                       E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr<1>1
    SLICE_X116Y80.B4     net (fanout=2)        0.394   E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr<1>
    SLICE_X116Y80.COUT   Topcyb                0.406   E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_addr_diff<3>
                                                       E2M/emac_ll/client_side_FIFO/rx_fifo_i/Msub_wr_addr_diff[11]_wr_rd_addr[11]_mux_169_OUT_lut<1>
                                                       E2M/emac_ll/client_side_FIFO/rx_fifo_i/Msub_wr_addr_diff[11]_wr_rd_addr[11]_mux_169_OUT_cy<3>
    SLICE_X116Y81.CIN    net (fanout=1)        0.000   E2M/emac_ll/client_side_FIFO/rx_fifo_i/Msub_wr_addr_diff[11]_wr_rd_addr[11]_mux_169_OUT_cy<3>
    SLICE_X116Y81.COUT   Tbyp                  0.078   E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_addr_diff<7>
                                                       E2M/emac_ll/client_side_FIFO/rx_fifo_i/Msub_wr_addr_diff[11]_wr_rd_addr[11]_mux_169_OUT_cy<7>
    SLICE_X116Y82.CIN    net (fanout=1)        0.000   E2M/emac_ll/client_side_FIFO/rx_fifo_i/Msub_wr_addr_diff[11]_wr_rd_addr[11]_mux_169_OUT_cy<7>
    SLICE_X116Y82.CLK    Tcinck                0.140   E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_addr_diff<11>
                                                       E2M/emac_ll/client_side_FIFO/rx_fifo_i/Msub_wr_addr_diff[11]_wr_rd_addr[11]_mux_169_OUT_xor<11>
                                                       E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_addr_diff_11
    -------------------------------------------------  ---------------------------
    Total                                      2.575ns (1.225ns logic, 1.350ns route)
                                                       (47.6% logic, 52.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.871ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray_6 (FF)
  Destination:          E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_addr_diff_11 (FF)
  Requirement:          7.500ns
  Data Path Delay:      2.573ns (Levels of Logic = 5)
  Clock Path Skew:      -0.021ns (0.094 - 0.115)
  Source Clock:         GMII_RX_CLK_0_BUFGP rising at 0.000ns
  Destination Clock:    GMII_RX_CLK_0_BUFGP rising at 7.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray_6 to E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_addr_diff_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X116Y83.CMUX   Tshcko                0.467   E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray<11>
                                                       E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray_6
    SLICE_X117Y81.A2     net (fanout=1)        0.591   E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray<6>
    SLICE_X117Y81.A      Tilo                  0.068   E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr<7>
                                                       E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr<0>61
    SLICE_X117Y81.B3     net (fanout=9)        0.361   E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr<0>_bdd10
    SLICE_X117Y81.B      Tilo                  0.068   E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr<7>
                                                       E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr<1>1
    SLICE_X116Y80.B4     net (fanout=2)        0.394   E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr<1>
    SLICE_X116Y80.COUT   Topcyb                0.406   E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_addr_diff<3>
                                                       E2M/emac_ll/client_side_FIFO/rx_fifo_i/Msub_wr_addr_diff[11]_wr_rd_addr[11]_mux_169_OUT_lut<1>
                                                       E2M/emac_ll/client_side_FIFO/rx_fifo_i/Msub_wr_addr_diff[11]_wr_rd_addr[11]_mux_169_OUT_cy<3>
    SLICE_X116Y81.CIN    net (fanout=1)        0.000   E2M/emac_ll/client_side_FIFO/rx_fifo_i/Msub_wr_addr_diff[11]_wr_rd_addr[11]_mux_169_OUT_cy<3>
    SLICE_X116Y81.COUT   Tbyp                  0.078   E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_addr_diff<7>
                                                       E2M/emac_ll/client_side_FIFO/rx_fifo_i/Msub_wr_addr_diff[11]_wr_rd_addr[11]_mux_169_OUT_cy<7>
    SLICE_X116Y82.CIN    net (fanout=1)        0.000   E2M/emac_ll/client_side_FIFO/rx_fifo_i/Msub_wr_addr_diff[11]_wr_rd_addr[11]_mux_169_OUT_cy<7>
    SLICE_X116Y82.CLK    Tcinck                0.140   E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_addr_diff<11>
                                                       E2M/emac_ll/client_side_FIFO/rx_fifo_i/Msub_wr_addr_diff[11]_wr_rd_addr[11]_mux_169_OUT_xor<11>
                                                       E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_addr_diff_11
    -------------------------------------------------  ---------------------------
    Total                                      2.573ns (1.227ns logic, 1.346ns route)
                                                       (47.7% logic, 52.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.960ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray_9 (FF)
  Destination:          E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_addr_diff_11 (FF)
  Requirement:          7.500ns
  Data Path Delay:      2.484ns (Levels of Logic = 5)
  Clock Path Skew:      -0.021ns (0.094 - 0.115)
  Source Clock:         GMII_RX_CLK_0_BUFGP rising at 0.000ns
  Destination Clock:    GMII_RX_CLK_0_BUFGP rising at 7.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray_9 to E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_addr_diff_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X116Y83.BQ     Tcko                  0.381   E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray<11>
                                                       E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray_9
    SLICE_X117Y81.A3     net (fanout=5)        0.588   E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray<9>
    SLICE_X117Y81.A      Tilo                  0.068   E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr<7>
                                                       E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr<0>61
    SLICE_X117Y81.B3     net (fanout=9)        0.361   E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr<0>_bdd10
    SLICE_X117Y81.B      Tilo                  0.068   E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr<7>
                                                       E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr<1>1
    SLICE_X116Y80.B4     net (fanout=2)        0.394   E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr<1>
    SLICE_X116Y80.COUT   Topcyb                0.406   E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_addr_diff<3>
                                                       E2M/emac_ll/client_side_FIFO/rx_fifo_i/Msub_wr_addr_diff[11]_wr_rd_addr[11]_mux_169_OUT_lut<1>
                                                       E2M/emac_ll/client_side_FIFO/rx_fifo_i/Msub_wr_addr_diff[11]_wr_rd_addr[11]_mux_169_OUT_cy<3>
    SLICE_X116Y81.CIN    net (fanout=1)        0.000   E2M/emac_ll/client_side_FIFO/rx_fifo_i/Msub_wr_addr_diff[11]_wr_rd_addr[11]_mux_169_OUT_cy<3>
    SLICE_X116Y81.COUT   Tbyp                  0.078   E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_addr_diff<7>
                                                       E2M/emac_ll/client_side_FIFO/rx_fifo_i/Msub_wr_addr_diff[11]_wr_rd_addr[11]_mux_169_OUT_cy<7>
    SLICE_X116Y82.CIN    net (fanout=1)        0.000   E2M/emac_ll/client_side_FIFO/rx_fifo_i/Msub_wr_addr_diff[11]_wr_rd_addr[11]_mux_169_OUT_cy<7>
    SLICE_X116Y82.CLK    Tcinck                0.140   E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_addr_diff<11>
                                                       E2M/emac_ll/client_side_FIFO/rx_fifo_i/Msub_wr_addr_diff[11]_wr_rd_addr[11]_mux_169_OUT_xor<11>
                                                       E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_addr_diff_11
    -------------------------------------------------  ---------------------------
    Total                                      2.484ns (1.141ns logic, 1.343ns route)
                                                       (45.9% logic, 54.1% route)

--------------------------------------------------------------------------------

Paths for end point E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_addr_diff_9 (SLICE_X116Y82.CIN), 144 paths
--------------------------------------------------------------------------------
Slack (setup path):     4.909ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray_7 (FF)
  Destination:          E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_addr_diff_9 (FF)
  Requirement:          7.500ns
  Data Path Delay:      2.535ns (Levels of Logic = 5)
  Clock Path Skew:      -0.021ns (0.094 - 0.115)
  Source Clock:         GMII_RX_CLK_0_BUFGP rising at 0.000ns
  Destination Clock:    GMII_RX_CLK_0_BUFGP rising at 7.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray_7 to E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_addr_diff_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X116Y83.DMUX   Tshcko                0.465   E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray<11>
                                                       E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray_7
    SLICE_X117Y81.A1     net (fanout=3)        0.595   E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray<7>
    SLICE_X117Y81.A      Tilo                  0.068   E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr<7>
                                                       E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr<0>61
    SLICE_X117Y81.B3     net (fanout=9)        0.361   E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr<0>_bdd10
    SLICE_X117Y81.B      Tilo                  0.068   E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr<7>
                                                       E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr<1>1
    SLICE_X116Y80.B4     net (fanout=2)        0.394   E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr<1>
    SLICE_X116Y80.COUT   Topcyb                0.406   E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_addr_diff<3>
                                                       E2M/emac_ll/client_side_FIFO/rx_fifo_i/Msub_wr_addr_diff[11]_wr_rd_addr[11]_mux_169_OUT_lut<1>
                                                       E2M/emac_ll/client_side_FIFO/rx_fifo_i/Msub_wr_addr_diff[11]_wr_rd_addr[11]_mux_169_OUT_cy<3>
    SLICE_X116Y81.CIN    net (fanout=1)        0.000   E2M/emac_ll/client_side_FIFO/rx_fifo_i/Msub_wr_addr_diff[11]_wr_rd_addr[11]_mux_169_OUT_cy<3>
    SLICE_X116Y81.COUT   Tbyp                  0.078   E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_addr_diff<7>
                                                       E2M/emac_ll/client_side_FIFO/rx_fifo_i/Msub_wr_addr_diff[11]_wr_rd_addr[11]_mux_169_OUT_cy<7>
    SLICE_X116Y82.CIN    net (fanout=1)        0.000   E2M/emac_ll/client_side_FIFO/rx_fifo_i/Msub_wr_addr_diff[11]_wr_rd_addr[11]_mux_169_OUT_cy<7>
    SLICE_X116Y82.CLK    Tcinck                0.100   E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_addr_diff<11>
                                                       E2M/emac_ll/client_side_FIFO/rx_fifo_i/Msub_wr_addr_diff[11]_wr_rd_addr[11]_mux_169_OUT_xor<11>
                                                       E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_addr_diff_9
    -------------------------------------------------  ---------------------------
    Total                                      2.535ns (1.185ns logic, 1.350ns route)
                                                       (46.7% logic, 53.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.911ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray_6 (FF)
  Destination:          E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_addr_diff_9 (FF)
  Requirement:          7.500ns
  Data Path Delay:      2.533ns (Levels of Logic = 5)
  Clock Path Skew:      -0.021ns (0.094 - 0.115)
  Source Clock:         GMII_RX_CLK_0_BUFGP rising at 0.000ns
  Destination Clock:    GMII_RX_CLK_0_BUFGP rising at 7.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray_6 to E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_addr_diff_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X116Y83.CMUX   Tshcko                0.467   E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray<11>
                                                       E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray_6
    SLICE_X117Y81.A2     net (fanout=1)        0.591   E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray<6>
    SLICE_X117Y81.A      Tilo                  0.068   E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr<7>
                                                       E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr<0>61
    SLICE_X117Y81.B3     net (fanout=9)        0.361   E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr<0>_bdd10
    SLICE_X117Y81.B      Tilo                  0.068   E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr<7>
                                                       E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr<1>1
    SLICE_X116Y80.B4     net (fanout=2)        0.394   E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr<1>
    SLICE_X116Y80.COUT   Topcyb                0.406   E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_addr_diff<3>
                                                       E2M/emac_ll/client_side_FIFO/rx_fifo_i/Msub_wr_addr_diff[11]_wr_rd_addr[11]_mux_169_OUT_lut<1>
                                                       E2M/emac_ll/client_side_FIFO/rx_fifo_i/Msub_wr_addr_diff[11]_wr_rd_addr[11]_mux_169_OUT_cy<3>
    SLICE_X116Y81.CIN    net (fanout=1)        0.000   E2M/emac_ll/client_side_FIFO/rx_fifo_i/Msub_wr_addr_diff[11]_wr_rd_addr[11]_mux_169_OUT_cy<3>
    SLICE_X116Y81.COUT   Tbyp                  0.078   E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_addr_diff<7>
                                                       E2M/emac_ll/client_side_FIFO/rx_fifo_i/Msub_wr_addr_diff[11]_wr_rd_addr[11]_mux_169_OUT_cy<7>
    SLICE_X116Y82.CIN    net (fanout=1)        0.000   E2M/emac_ll/client_side_FIFO/rx_fifo_i/Msub_wr_addr_diff[11]_wr_rd_addr[11]_mux_169_OUT_cy<7>
    SLICE_X116Y82.CLK    Tcinck                0.100   E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_addr_diff<11>
                                                       E2M/emac_ll/client_side_FIFO/rx_fifo_i/Msub_wr_addr_diff[11]_wr_rd_addr[11]_mux_169_OUT_xor<11>
                                                       E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_addr_diff_9
    -------------------------------------------------  ---------------------------
    Total                                      2.533ns (1.187ns logic, 1.346ns route)
                                                       (46.9% logic, 53.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.000ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray_9 (FF)
  Destination:          E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_addr_diff_9 (FF)
  Requirement:          7.500ns
  Data Path Delay:      2.444ns (Levels of Logic = 5)
  Clock Path Skew:      -0.021ns (0.094 - 0.115)
  Source Clock:         GMII_RX_CLK_0_BUFGP rising at 0.000ns
  Destination Clock:    GMII_RX_CLK_0_BUFGP rising at 7.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray_9 to E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_addr_diff_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X116Y83.BQ     Tcko                  0.381   E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray<11>
                                                       E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray_9
    SLICE_X117Y81.A3     net (fanout=5)        0.588   E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray<9>
    SLICE_X117Y81.A      Tilo                  0.068   E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr<7>
                                                       E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr<0>61
    SLICE_X117Y81.B3     net (fanout=9)        0.361   E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr<0>_bdd10
    SLICE_X117Y81.B      Tilo                  0.068   E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr<7>
                                                       E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr<1>1
    SLICE_X116Y80.B4     net (fanout=2)        0.394   E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr<1>
    SLICE_X116Y80.COUT   Topcyb                0.406   E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_addr_diff<3>
                                                       E2M/emac_ll/client_side_FIFO/rx_fifo_i/Msub_wr_addr_diff[11]_wr_rd_addr[11]_mux_169_OUT_lut<1>
                                                       E2M/emac_ll/client_side_FIFO/rx_fifo_i/Msub_wr_addr_diff[11]_wr_rd_addr[11]_mux_169_OUT_cy<3>
    SLICE_X116Y81.CIN    net (fanout=1)        0.000   E2M/emac_ll/client_side_FIFO/rx_fifo_i/Msub_wr_addr_diff[11]_wr_rd_addr[11]_mux_169_OUT_cy<3>
    SLICE_X116Y81.COUT   Tbyp                  0.078   E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_addr_diff<7>
                                                       E2M/emac_ll/client_side_FIFO/rx_fifo_i/Msub_wr_addr_diff[11]_wr_rd_addr[11]_mux_169_OUT_cy<7>
    SLICE_X116Y82.CIN    net (fanout=1)        0.000   E2M/emac_ll/client_side_FIFO/rx_fifo_i/Msub_wr_addr_diff[11]_wr_rd_addr[11]_mux_169_OUT_cy<7>
    SLICE_X116Y82.CLK    Tcinck                0.100   E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_addr_diff<11>
                                                       E2M/emac_ll/client_side_FIFO/rx_fifo_i/Msub_wr_addr_diff[11]_wr_rd_addr[11]_mux_169_OUT_xor<11>
                                                       E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_addr_diff_9
    -------------------------------------------------  ---------------------------
    Total                                      2.444ns (1.101ns logic, 1.343ns route)
                                                       (45.0% logic, 55.0% route)

--------------------------------------------------------------------------------

Paths for end point E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_addr_diff_10 (SLICE_X116Y82.CIN), 144 paths
--------------------------------------------------------------------------------
Slack (setup path):     4.934ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray_7 (FF)
  Destination:          E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_addr_diff_10 (FF)
  Requirement:          7.500ns
  Data Path Delay:      2.510ns (Levels of Logic = 5)
  Clock Path Skew:      -0.021ns (0.094 - 0.115)
  Source Clock:         GMII_RX_CLK_0_BUFGP rising at 0.000ns
  Destination Clock:    GMII_RX_CLK_0_BUFGP rising at 7.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray_7 to E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_addr_diff_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X116Y83.DMUX   Tshcko                0.465   E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray<11>
                                                       E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray_7
    SLICE_X117Y81.A1     net (fanout=3)        0.595   E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray<7>
    SLICE_X117Y81.A      Tilo                  0.068   E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr<7>
                                                       E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr<0>61
    SLICE_X117Y81.B3     net (fanout=9)        0.361   E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr<0>_bdd10
    SLICE_X117Y81.B      Tilo                  0.068   E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr<7>
                                                       E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr<1>1
    SLICE_X116Y80.B4     net (fanout=2)        0.394   E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr<1>
    SLICE_X116Y80.COUT   Topcyb                0.406   E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_addr_diff<3>
                                                       E2M/emac_ll/client_side_FIFO/rx_fifo_i/Msub_wr_addr_diff[11]_wr_rd_addr[11]_mux_169_OUT_lut<1>
                                                       E2M/emac_ll/client_side_FIFO/rx_fifo_i/Msub_wr_addr_diff[11]_wr_rd_addr[11]_mux_169_OUT_cy<3>
    SLICE_X116Y81.CIN    net (fanout=1)        0.000   E2M/emac_ll/client_side_FIFO/rx_fifo_i/Msub_wr_addr_diff[11]_wr_rd_addr[11]_mux_169_OUT_cy<3>
    SLICE_X116Y81.COUT   Tbyp                  0.078   E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_addr_diff<7>
                                                       E2M/emac_ll/client_side_FIFO/rx_fifo_i/Msub_wr_addr_diff[11]_wr_rd_addr[11]_mux_169_OUT_cy<7>
    SLICE_X116Y82.CIN    net (fanout=1)        0.000   E2M/emac_ll/client_side_FIFO/rx_fifo_i/Msub_wr_addr_diff[11]_wr_rd_addr[11]_mux_169_OUT_cy<7>
    SLICE_X116Y82.CLK    Tcinck                0.075   E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_addr_diff<11>
                                                       E2M/emac_ll/client_side_FIFO/rx_fifo_i/Msub_wr_addr_diff[11]_wr_rd_addr[11]_mux_169_OUT_xor<11>
                                                       E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_addr_diff_10
    -------------------------------------------------  ---------------------------
    Total                                      2.510ns (1.160ns logic, 1.350ns route)
                                                       (46.2% logic, 53.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.936ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray_6 (FF)
  Destination:          E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_addr_diff_10 (FF)
  Requirement:          7.500ns
  Data Path Delay:      2.508ns (Levels of Logic = 5)
  Clock Path Skew:      -0.021ns (0.094 - 0.115)
  Source Clock:         GMII_RX_CLK_0_BUFGP rising at 0.000ns
  Destination Clock:    GMII_RX_CLK_0_BUFGP rising at 7.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray_6 to E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_addr_diff_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X116Y83.CMUX   Tshcko                0.467   E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray<11>
                                                       E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray_6
    SLICE_X117Y81.A2     net (fanout=1)        0.591   E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray<6>
    SLICE_X117Y81.A      Tilo                  0.068   E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr<7>
                                                       E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr<0>61
    SLICE_X117Y81.B3     net (fanout=9)        0.361   E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr<0>_bdd10
    SLICE_X117Y81.B      Tilo                  0.068   E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr<7>
                                                       E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr<1>1
    SLICE_X116Y80.B4     net (fanout=2)        0.394   E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr<1>
    SLICE_X116Y80.COUT   Topcyb                0.406   E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_addr_diff<3>
                                                       E2M/emac_ll/client_side_FIFO/rx_fifo_i/Msub_wr_addr_diff[11]_wr_rd_addr[11]_mux_169_OUT_lut<1>
                                                       E2M/emac_ll/client_side_FIFO/rx_fifo_i/Msub_wr_addr_diff[11]_wr_rd_addr[11]_mux_169_OUT_cy<3>
    SLICE_X116Y81.CIN    net (fanout=1)        0.000   E2M/emac_ll/client_side_FIFO/rx_fifo_i/Msub_wr_addr_diff[11]_wr_rd_addr[11]_mux_169_OUT_cy<3>
    SLICE_X116Y81.COUT   Tbyp                  0.078   E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_addr_diff<7>
                                                       E2M/emac_ll/client_side_FIFO/rx_fifo_i/Msub_wr_addr_diff[11]_wr_rd_addr[11]_mux_169_OUT_cy<7>
    SLICE_X116Y82.CIN    net (fanout=1)        0.000   E2M/emac_ll/client_side_FIFO/rx_fifo_i/Msub_wr_addr_diff[11]_wr_rd_addr[11]_mux_169_OUT_cy<7>
    SLICE_X116Y82.CLK    Tcinck                0.075   E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_addr_diff<11>
                                                       E2M/emac_ll/client_side_FIFO/rx_fifo_i/Msub_wr_addr_diff[11]_wr_rd_addr[11]_mux_169_OUT_xor<11>
                                                       E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_addr_diff_10
    -------------------------------------------------  ---------------------------
    Total                                      2.508ns (1.162ns logic, 1.346ns route)
                                                       (46.3% logic, 53.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.025ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray_9 (FF)
  Destination:          E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_addr_diff_10 (FF)
  Requirement:          7.500ns
  Data Path Delay:      2.419ns (Levels of Logic = 5)
  Clock Path Skew:      -0.021ns (0.094 - 0.115)
  Source Clock:         GMII_RX_CLK_0_BUFGP rising at 0.000ns
  Destination Clock:    GMII_RX_CLK_0_BUFGP rising at 7.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray_9 to E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_addr_diff_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X116Y83.BQ     Tcko                  0.381   E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray<11>
                                                       E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray_9
    SLICE_X117Y81.A3     net (fanout=5)        0.588   E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray<9>
    SLICE_X117Y81.A      Tilo                  0.068   E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr<7>
                                                       E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr<0>61
    SLICE_X117Y81.B3     net (fanout=9)        0.361   E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr<0>_bdd10
    SLICE_X117Y81.B      Tilo                  0.068   E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr<7>
                                                       E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr<1>1
    SLICE_X116Y80.B4     net (fanout=2)        0.394   E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr<1>
    SLICE_X116Y80.COUT   Topcyb                0.406   E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_addr_diff<3>
                                                       E2M/emac_ll/client_side_FIFO/rx_fifo_i/Msub_wr_addr_diff[11]_wr_rd_addr[11]_mux_169_OUT_lut<1>
                                                       E2M/emac_ll/client_side_FIFO/rx_fifo_i/Msub_wr_addr_diff[11]_wr_rd_addr[11]_mux_169_OUT_cy<3>
    SLICE_X116Y81.CIN    net (fanout=1)        0.000   E2M/emac_ll/client_side_FIFO/rx_fifo_i/Msub_wr_addr_diff[11]_wr_rd_addr[11]_mux_169_OUT_cy<3>
    SLICE_X116Y81.COUT   Tbyp                  0.078   E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_addr_diff<7>
                                                       E2M/emac_ll/client_side_FIFO/rx_fifo_i/Msub_wr_addr_diff[11]_wr_rd_addr[11]_mux_169_OUT_cy<7>
    SLICE_X116Y82.CIN    net (fanout=1)        0.000   E2M/emac_ll/client_side_FIFO/rx_fifo_i/Msub_wr_addr_diff[11]_wr_rd_addr[11]_mux_169_OUT_cy<7>
    SLICE_X116Y82.CLK    Tcinck                0.075   E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_addr_diff<11>
                                                       E2M/emac_ll/client_side_FIFO/rx_fifo_i/Msub_wr_addr_diff[11]_wr_rd_addr[11]_mux_169_OUT_xor<11>
                                                       E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_addr_diff_10
    -------------------------------------------------  ---------------------------
    Total                                      2.419ns (1.076ns logic, 1.343ns route)
                                                       (44.5% logic, 55.5% route)

--------------------------------------------------------------------------------

Hold Paths: TS_emac_single_clk_phy_rx = PERIOD TIMEGRP "emac_single_clk_phy_rx" 7.5 ns
        HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point E2M/emac_ll/client_side_FIFO/rx_fifo_i/ramgen (RAMB36_X5Y15.ADDRARDADDRL12), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.056ns (requirement - (clock path skew + uncertainty - data path))
  Source:               E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_addr_9 (FF)
  Destination:          E2M/emac_ll/client_side_FIFO/rx_fifo_i/ramgen (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.217ns (Levels of Logic = 0)
  Clock Path Skew:      0.161ns (0.598 - 0.437)
  Source Clock:         GMII_RX_CLK_0_BUFGP rising at 7.500ns
  Destination Clock:    GMII_RX_CLK_0_BUFGP rising at 7.500ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_addr_9 to E2M/emac_ll/client_side_FIFO/rx_fifo_i/ramgen
    Location                    Delay type         Delay(ns)  Physical Resource
                                                              Logical Resource(s)
    --------------------------------------------------------  -------------------
    SLICE_X116Y78.BQ            Tcko                  0.115   E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_addr<11>
                                                              E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_addr_9
    RAMB36_X5Y15.ADDRARDADDRL12 net (fanout=5)        0.199   E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_addr<9>
    RAMB36_X5Y15.CLKARDCLKL     Trckc_ADDRA (-Th)     0.097   E2M/emac_ll/client_side_FIFO/rx_fifo_i/ramgen
                                                              E2M/emac_ll/client_side_FIFO/rx_fifo_i/ramgen
    --------------------------------------------------------  ---------------------------
    Total                                             0.217ns (0.018ns logic, 0.199ns route)
                                                              (8.3% logic, 91.7% route)

--------------------------------------------------------------------------------

Paths for end point E2M/emac_ll/client_side_FIFO/rx_fifo_i/ramgen (RAMB36_X5Y15.ADDRARDADDRU12), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.056ns (requirement - (clock path skew + uncertainty - data path))
  Source:               E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_addr_9 (FF)
  Destination:          E2M/emac_ll/client_side_FIFO/rx_fifo_i/ramgen (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.217ns (Levels of Logic = 0)
  Clock Path Skew:      0.161ns (0.598 - 0.437)
  Source Clock:         GMII_RX_CLK_0_BUFGP rising at 7.500ns
  Destination Clock:    GMII_RX_CLK_0_BUFGP rising at 7.500ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_addr_9 to E2M/emac_ll/client_side_FIFO/rx_fifo_i/ramgen
    Location                    Delay type         Delay(ns)  Physical Resource
                                                              Logical Resource(s)
    --------------------------------------------------------  -------------------
    SLICE_X116Y78.BQ            Tcko                  0.115   E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_addr<11>
                                                              E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_addr_9
    RAMB36_X5Y15.ADDRARDADDRU12 net (fanout=5)        0.199   E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_addr<9>
    RAMB36_X5Y15.CLKARDCLKU     Trckc_ADDRA (-Th)     0.097   E2M/emac_ll/client_side_FIFO/rx_fifo_i/ramgen
                                                              E2M/emac_ll/client_side_FIFO/rx_fifo_i/ramgen
    --------------------------------------------------------  ---------------------------
    Total                                             0.217ns (0.018ns logic, 0.199ns route)
                                                              (8.3% logic, 91.7% route)

--------------------------------------------------------------------------------

Paths for end point E2M/emac_ll/client_side_FIFO/rx_fifo_i/ramgen (RAMB36_X5Y15.ADDRARDADDRL4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.061ns (requirement - (clock path skew + uncertainty - data path))
  Source:               E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_addr_1 (FF)
  Destination:          E2M/emac_ll/client_side_FIFO/rx_fifo_i/ramgen (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.222ns (Levels of Logic = 0)
  Clock Path Skew:      0.161ns (0.598 - 0.437)
  Source Clock:         GMII_RX_CLK_0_BUFGP rising at 7.500ns
  Destination Clock:    GMII_RX_CLK_0_BUFGP rising at 7.500ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_addr_1 to E2M/emac_ll/client_side_FIFO/rx_fifo_i/ramgen
    Location                   Delay type         Delay(ns)  Physical Resource
                                                             Logical Resource(s)
    -------------------------------------------------------  -------------------
    SLICE_X116Y76.BQ           Tcko                  0.115   E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_addr<3>
                                                             E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_addr_1
    RAMB36_X5Y15.ADDRARDADDRL4 net (fanout=5)        0.204   E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_addr<1>
    RAMB36_X5Y15.CLKARDCLKL    Trckc_ADDRA (-Th)     0.097   E2M/emac_ll/client_side_FIFO/rx_fifo_i/ramgen
                                                             E2M/emac_ll/client_side_FIFO/rx_fifo_i/ramgen
    -------------------------------------------------------  ---------------------------
    Total                                            0.222ns (0.018ns logic, 0.204ns route)
                                                             (8.1% logic, 91.9% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_emac_single_clk_phy_rx = PERIOD TIMEGRP "emac_single_clk_phy_rx" 7.5 ns
        HIGH 50%;
--------------------------------------------------------------------------------
Slack: 5.278ns (period - min period limit)
  Period: 7.500ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKA)
  Physical resource: E2M/emac_ll/client_side_FIFO/rx_fifo_i/ramgen/CLKARDCLKL
  Logical resource: E2M/emac_ll/client_side_FIFO/rx_fifo_i/ramgen/CLKARDCLKL
  Location pin: RAMB36_X5Y15.CLKARDCLKL
  Clock network: GMII_RX_CLK_0_BUFGP
--------------------------------------------------------------------------------
Slack: 5.800ns (period - (min low pulse limit / (low pulse / period)))
  Period: 7.500ns
  Low pulse: 3.750ns
  Low pulse limit: 0.850ns (Tmpw)
  Physical resource: E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_bf_pipe<1>/CLK
  Logical resource: E2M/emac_ll/client_side_FIFO/rx_fifo_i/Mshreg_wr_bf_pipe_1/CLK
  Location pin: SLICE_X130Y79.CLK
  Clock network: GMII_RX_CLK_0_BUFGP
--------------------------------------------------------------------------------
Slack: 5.800ns (period - (min high pulse limit / (high pulse / period)))
  Period: 7.500ns
  High pulse: 3.750ns
  High pulse limit: 0.850ns (Tmpw)
  Physical resource: E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_bf_pipe<1>/CLK
  Logical resource: E2M/emac_ll/client_side_FIFO/rx_fifo_i/Mshreg_wr_bf_pipe_1/CLK
  Location pin: SLICE_X130Y79.CLK
  Clock network: GMII_RX_CLK_0_BUFGP
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_tx_fifo_rd_to_wr = MAXDELAY FROM TIMEGRP 
"tx_fifo_rd_to_wr" TO TIMEGRP         "emac_single_clk_ref_gtx" 8 ns 
DATAPATHONLY;

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_tx_fifo_wr_to_rd = MAXDELAY FROM TIMEGRP 
"tx_fifo_wr_to_rd" TO TIMEGRP         "emac_single_clk_ref_gtx" 8 ns 
DATAPATHONLY;

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_tx_meta_protect = MAXDELAY FROM TIMEGRP "tx_metastable" 5 
ns DATAPATHONLY;

 146 paths analyzed, 58 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   1.962ns.
--------------------------------------------------------------------------------

Paths for end point E2M/emac_ll/client_side_FIFO/tx_fifo_i/rd_state_FSM_FFd9 (SLICE_X144Y77.A5), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    3.038ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/emac_ll/client_side_FIFO/tx_fifo_i/frame_in_fifo (FF)
  Destination:          E2M/emac_ll/client_side_FIFO/tx_fifo_i/rd_state_FSM_FFd9 (FF)
  Requirement:          5.000ns
  Data Path Delay:      1.962ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_125_eth rising at 0.000ns
  Destination Clock:    clk_125_eth rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: E2M/emac_ll/client_side_FIFO/tx_fifo_i/frame_in_fifo to E2M/emac_ll/client_side_FIFO/tx_fifo_i/rd_state_FSM_FFd9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X133Y73.AQ     Tcko                  0.337   E2M/emac_ll/client_side_FIFO/tx_fifo_i/frame_in_fifo
                                                       E2M/emac_ll/client_side_FIFO/tx_fifo_i/frame_in_fifo
    SLICE_X144Y77.B1     net (fanout=1)        1.082   E2M/emac_ll/client_side_FIFO/tx_fifo_i/frame_in_fifo
    SLICE_X144Y77.BMUX   Tilo                  0.205   E2M/emac_ll/client_side_FIFO/tx_fifo_i/rd_state_FSM_FFd8
                                                       E2M/emac_ll/client_side_FIFO/tx_fifo_i/rd_state_FSM_FFd9-In_SW0
    SLICE_X144Y77.A5     net (fanout=1)        0.308   N2
    SLICE_X144Y77.CLK    Tas                   0.030   E2M/emac_ll/client_side_FIFO/tx_fifo_i/rd_state_FSM_FFd8
                                                       E2M/emac_ll/client_side_FIFO/tx_fifo_i/rd_state_FSM_FFd9-In
                                                       E2M/emac_ll/client_side_FIFO/tx_fifo_i/rd_state_FSM_FFd9
    -------------------------------------------------  ---------------------------
    Total                                      1.962ns (0.572ns logic, 1.390ns route)
                                                       (29.2% logic, 70.8% route)

--------------------------------------------------------------------------------

Paths for end point E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_addr_diff_11 (SLICE_X131Y68.CIN), 16 paths
--------------------------------------------------------------------------------
Slack (setup paths):    3.552ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_rd_addr_1 (FF)
  Destination:          E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_addr_diff_11 (FF)
  Requirement:          5.000ns
  Data Path Delay:      1.448ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_125_eth rising at 0.000ns
  Destination Clock:    clk_125_eth rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_rd_addr_1 to E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_addr_diff_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X130Y67.BQ     Tcko                  0.381   E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_rd_addr<3>
                                                       E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_rd_addr_1
    SLICE_X131Y66.B4     net (fanout=2)        0.392   E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_rd_addr<1>
    SLICE_X131Y66.COUT   Topcyb                0.404   E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_addr_diff<3>
                                                       E2M/emac_ll/client_side_FIFO/tx_fifo_i/Msub_wr_rd_addr[11]_wr_addr[11]_sub_269_OUT_lut<1>
                                                       E2M/emac_ll/client_side_FIFO/tx_fifo_i/Msub_wr_rd_addr[11]_wr_addr[11]_sub_269_OUT_cy<3>
    SLICE_X131Y67.CIN    net (fanout=1)        0.000   E2M/emac_ll/client_side_FIFO/tx_fifo_i/Msub_wr_rd_addr[11]_wr_addr[11]_sub_269_OUT_cy<3>
    SLICE_X131Y67.COUT   Tbyp                  0.078   E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_addr_diff<7>
                                                       E2M/emac_ll/client_side_FIFO/tx_fifo_i/Msub_wr_rd_addr[11]_wr_addr[11]_sub_269_OUT_cy<7>
    SLICE_X131Y68.CIN    net (fanout=1)        0.000   E2M/emac_ll/client_side_FIFO/tx_fifo_i/Msub_wr_rd_addr[11]_wr_addr[11]_sub_269_OUT_cy<7>
    SLICE_X131Y68.CLK    Tcinck                0.193   E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_addr_diff<11>
                                                       E2M/emac_ll/client_side_FIFO/tx_fifo_i/Msub_wr_rd_addr[11]_wr_addr[11]_sub_269_OUT_xor<11>
                                                       E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_addr_diff_11
    -------------------------------------------------  ---------------------------
    Total                                      1.448ns (1.056ns logic, 0.392ns route)
                                                       (72.9% logic, 27.1% route)

--------------------------------------------------------------------------------
Slack (setup paths):    3.630ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_rd_addr_5 (FF)
  Destination:          E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_addr_diff_11 (FF)
  Requirement:          5.000ns
  Data Path Delay:      1.370ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_125_eth rising at 0.000ns
  Destination Clock:    clk_125_eth rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_rd_addr_5 to E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_addr_diff_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X130Y68.BQ     Tcko                  0.381   E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_rd_addr<7>
                                                       E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_rd_addr_5
    SLICE_X131Y67.B4     net (fanout=2)        0.392   E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_rd_addr<5>
    SLICE_X131Y67.COUT   Topcyb                0.404   E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_addr_diff<7>
                                                       E2M/emac_ll/client_side_FIFO/tx_fifo_i/Msub_wr_rd_addr[11]_wr_addr[11]_sub_269_OUT_lut<5>
                                                       E2M/emac_ll/client_side_FIFO/tx_fifo_i/Msub_wr_rd_addr[11]_wr_addr[11]_sub_269_OUT_cy<7>
    SLICE_X131Y68.CIN    net (fanout=1)        0.000   E2M/emac_ll/client_side_FIFO/tx_fifo_i/Msub_wr_rd_addr[11]_wr_addr[11]_sub_269_OUT_cy<7>
    SLICE_X131Y68.CLK    Tcinck                0.193   E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_addr_diff<11>
                                                       E2M/emac_ll/client_side_FIFO/tx_fifo_i/Msub_wr_rd_addr[11]_wr_addr[11]_sub_269_OUT_xor<11>
                                                       E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_addr_diff_11
    -------------------------------------------------  ---------------------------
    Total                                      1.370ns (0.978ns logic, 0.392ns route)
                                                       (71.4% logic, 28.6% route)

--------------------------------------------------------------------------------
Slack (setup paths):    3.639ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_rd_addr_3 (FF)
  Destination:          E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_addr_diff_11 (FF)
  Requirement:          5.000ns
  Data Path Delay:      1.361ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_125_eth rising at 0.000ns
  Destination Clock:    clk_125_eth rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_rd_addr_3 to E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_addr_diff_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X130Y67.DQ     Tcko                  0.381   E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_rd_addr<3>
                                                       E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_rd_addr_3
    SLICE_X131Y66.D4     net (fanout=2)        0.390   E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_rd_addr<3>
    SLICE_X131Y66.COUT   Topcyd                0.319   E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_addr_diff<3>
                                                       E2M/emac_ll/client_side_FIFO/tx_fifo_i/Msub_wr_rd_addr[11]_wr_addr[11]_sub_269_OUT_lut<3>
                                                       E2M/emac_ll/client_side_FIFO/tx_fifo_i/Msub_wr_rd_addr[11]_wr_addr[11]_sub_269_OUT_cy<3>
    SLICE_X131Y67.CIN    net (fanout=1)        0.000   E2M/emac_ll/client_side_FIFO/tx_fifo_i/Msub_wr_rd_addr[11]_wr_addr[11]_sub_269_OUT_cy<3>
    SLICE_X131Y67.COUT   Tbyp                  0.078   E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_addr_diff<7>
                                                       E2M/emac_ll/client_side_FIFO/tx_fifo_i/Msub_wr_rd_addr[11]_wr_addr[11]_sub_269_OUT_cy<7>
    SLICE_X131Y68.CIN    net (fanout=1)        0.000   E2M/emac_ll/client_side_FIFO/tx_fifo_i/Msub_wr_rd_addr[11]_wr_addr[11]_sub_269_OUT_cy<7>
    SLICE_X131Y68.CLK    Tcinck                0.193   E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_addr_diff<11>
                                                       E2M/emac_ll/client_side_FIFO/tx_fifo_i/Msub_wr_rd_addr[11]_wr_addr[11]_sub_269_OUT_xor<11>
                                                       E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_addr_diff_11
    -------------------------------------------------  ---------------------------
    Total                                      1.361ns (0.971ns logic, 0.390ns route)
                                                       (71.3% logic, 28.7% route)

--------------------------------------------------------------------------------

Paths for end point E2M/emac_ll/client_side_FIFO/tx_fifo_i/rd_state_FSM_FFd8 (SLICE_X144Y77.B1), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    3.553ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/emac_ll/client_side_FIFO/tx_fifo_i/frame_in_fifo (FF)
  Destination:          E2M/emac_ll/client_side_FIFO/tx_fifo_i/rd_state_FSM_FFd8 (FF)
  Requirement:          5.000ns
  Data Path Delay:      1.447ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_125_eth rising at 0.000ns
  Destination Clock:    clk_125_eth rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: E2M/emac_ll/client_side_FIFO/tx_fifo_i/frame_in_fifo to E2M/emac_ll/client_side_FIFO/tx_fifo_i/rd_state_FSM_FFd8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X133Y73.AQ     Tcko                  0.337   E2M/emac_ll/client_side_FIFO/tx_fifo_i/frame_in_fifo
                                                       E2M/emac_ll/client_side_FIFO/tx_fifo_i/frame_in_fifo
    SLICE_X144Y77.B1     net (fanout=1)        1.082   E2M/emac_ll/client_side_FIFO/tx_fifo_i/frame_in_fifo
    SLICE_X144Y77.CLK    Tas                   0.028   E2M/emac_ll/client_side_FIFO/tx_fifo_i/rd_state_FSM_FFd8
                                                       E2M/emac_ll/client_side_FIFO/tx_fifo_i/rd_state_FSM_FFd8-In1
                                                       E2M/emac_ll/client_side_FIFO/tx_fifo_i/rd_state_FSM_FFd8
    -------------------------------------------------  ---------------------------
    Total                                      1.447ns (0.365ns logic, 1.082ns route)
                                                       (25.2% logic, 74.8% route)

--------------------------------------------------------------------------------
Hold Paths: TS_tx_meta_protect = MAXDELAY FROM TIMEGRP "tx_metastable" 5 ns DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_txfer_tog_sync (SLICE_X131Y70.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.116ns (requirement - (clock path skew + uncertainty - data path))
  Source:               E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_txfer_tog (FF)
  Destination:          E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_txfer_tog_sync (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.116ns (Levels of Logic = 0)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_125_eth rising at 8.000ns
  Destination Clock:    clk_125_eth rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_txfer_tog to E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_txfer_tog_sync
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X131Y70.DQ     Tcko                  0.098   E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_txfer_tog
                                                       E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_txfer_tog
    SLICE_X131Y70.AX     net (fanout=1)        0.094   E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_txfer_tog
    SLICE_X131Y70.CLK    Tckdi       (-Th)     0.076   E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_txfer_tog
                                                       E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_txfer_tog_sync
    -------------------------------------------------  ---------------------------
    Total                                      0.116ns (0.022ns logic, 0.094ns route)
                                                       (19.0% logic, 81.0% route)
--------------------------------------------------------------------------------

Paths for end point E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_retran_frame_sync (SLICE_X118Y63.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.154ns (requirement - (clock path skew + uncertainty - data path))
  Source:               E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_retran_frame_tog (FF)
  Destination:          E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_retran_frame_sync (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.154ns (Levels of Logic = 0)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_125_eth rising at 8.000ns
  Destination Clock:    clk_125_eth rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_retran_frame_tog to E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_retran_frame_sync
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X123Y64.AQ     Tcko                  0.098   E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_transmit_frame
                                                       E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_retran_frame_tog
    SLICE_X118Y63.AX     net (fanout=1)        0.145   E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_retran_frame_tog
    SLICE_X118Y63.CLK    Tckdi       (-Th)     0.089   E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_retran_frame_sync
                                                       E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_retran_frame_sync
    -------------------------------------------------  ---------------------------
    Total                                      0.154ns (0.009ns logic, 0.145ns route)
                                                       (5.8% logic, 94.2% route)
--------------------------------------------------------------------------------

Paths for end point E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_addr_diff_5 (SLICE_X131Y67.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.179ns (requirement - (clock path skew + uncertainty - data path))
  Source:               E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_rd_addr_4 (FF)
  Destination:          E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_addr_diff_5 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.179ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_125_eth rising at 8.000ns
  Destination Clock:    clk_125_eth rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_rd_addr_4 to E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_addr_diff_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X130Y68.AQ     Tcko                  0.115   E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_rd_addr<7>
                                                       E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_rd_addr_4
    SLICE_X131Y67.AX     net (fanout=2)        0.097   E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_rd_addr<4>
    SLICE_X131Y67.CLK    Tckdi       (-Th)     0.033   E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_addr_diff<7>
                                                       E2M/emac_ll/client_side_FIFO/tx_fifo_i/Msub_wr_rd_addr[11]_wr_addr[11]_sub_269_OUT_cy<7>
                                                       E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_addr_diff_5
    -------------------------------------------------  ---------------------------
    Total                                      0.179ns (0.082ns logic, 0.097ns route)
                                                       (45.8% logic, 54.2% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_tx_fifo_addr = MAXDELAY FROM TIMEGRP "tx_addr_rd" TO 
TIMEGRP "tx_addr_wr"         10 ns;

 12 paths analyzed, 12 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   0.968ns.
--------------------------------------------------------------------------------

Paths for end point E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_rd_addr_4 (SLICE_X130Y68.AX), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    9.032ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/emac_ll/client_side_FIFO/tx_fifo_i/rd_addr_txfer_4 (FF)
  Destination:          E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_rd_addr_4 (FF)
  Requirement:          10.000ns
  Data Path Delay:      0.822ns (Levels of Logic = 0)
  Clock Path Skew:      -0.082ns (0.933 - 1.015)
  Source Clock:         clk_125_eth rising at 0.000ns
  Destination Clock:    clk_125_eth rising at 8.000ns
  Clock Uncertainty:    0.064ns

  Clock Uncertainty:          0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.107ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: E2M/emac_ll/client_side_FIFO/tx_fifo_i/rd_addr_txfer_4 to E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_rd_addr_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X134Y69.AQ     Tcko                  0.381   E2M/emac_ll/client_side_FIFO/tx_fifo_i/rd_addr_txfer<7>
                                                       E2M/emac_ll/client_side_FIFO/tx_fifo_i/rd_addr_txfer_4
    SLICE_X130Y68.AX     net (fanout=1)        0.426   E2M/emac_ll/client_side_FIFO/tx_fifo_i/rd_addr_txfer<4>
    SLICE_X130Y68.CLK    Tdick                 0.015   E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_rd_addr<7>
                                                       E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_rd_addr_4
    -------------------------------------------------  ---------------------------
    Total                                      0.822ns (0.396ns logic, 0.426ns route)
                                                       (48.2% logic, 51.8% route)

--------------------------------------------------------------------------------

Paths for end point E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_rd_addr_6 (SLICE_X130Y68.CX), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    9.032ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/emac_ll/client_side_FIFO/tx_fifo_i/rd_addr_txfer_6 (FF)
  Destination:          E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_rd_addr_6 (FF)
  Requirement:          10.000ns
  Data Path Delay:      0.822ns (Levels of Logic = 0)
  Clock Path Skew:      -0.082ns (0.933 - 1.015)
  Source Clock:         clk_125_eth rising at 0.000ns
  Destination Clock:    clk_125_eth rising at 8.000ns
  Clock Uncertainty:    0.064ns

  Clock Uncertainty:          0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.107ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: E2M/emac_ll/client_side_FIFO/tx_fifo_i/rd_addr_txfer_6 to E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_rd_addr_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X134Y69.CQ     Tcko                  0.381   E2M/emac_ll/client_side_FIFO/tx_fifo_i/rd_addr_txfer<7>
                                                       E2M/emac_ll/client_side_FIFO/tx_fifo_i/rd_addr_txfer_6
    SLICE_X130Y68.CX     net (fanout=1)        0.426   E2M/emac_ll/client_side_FIFO/tx_fifo_i/rd_addr_txfer<6>
    SLICE_X130Y68.CLK    Tdick                 0.015   E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_rd_addr<7>
                                                       E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_rd_addr_6
    -------------------------------------------------  ---------------------------
    Total                                      0.822ns (0.396ns logic, 0.426ns route)
                                                       (48.2% logic, 51.8% route)

--------------------------------------------------------------------------------

Paths for end point E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_rd_addr_8 (SLICE_X130Y70.AX), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    9.032ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/emac_ll/client_side_FIFO/tx_fifo_i/rd_addr_txfer_8 (FF)
  Destination:          E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_rd_addr_8 (FF)
  Requirement:          10.000ns
  Data Path Delay:      0.822ns (Levels of Logic = 0)
  Clock Path Skew:      -0.082ns (0.935 - 1.017)
  Source Clock:         clk_125_eth rising at 0.000ns
  Destination Clock:    clk_125_eth rising at 8.000ns
  Clock Uncertainty:    0.064ns

  Clock Uncertainty:          0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.107ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: E2M/emac_ll/client_side_FIFO/tx_fifo_i/rd_addr_txfer_8 to E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_rd_addr_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X134Y71.AQ     Tcko                  0.381   E2M/emac_ll/client_side_FIFO/tx_fifo_i/rd_addr_txfer<11>
                                                       E2M/emac_ll/client_side_FIFO/tx_fifo_i/rd_addr_txfer_8
    SLICE_X130Y70.AX     net (fanout=1)        0.426   E2M/emac_ll/client_side_FIFO/tx_fifo_i/rd_addr_txfer<8>
    SLICE_X130Y70.CLK    Tdick                 0.015   E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_rd_addr<11>
                                                       E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_rd_addr_8
    -------------------------------------------------  ---------------------------
    Total                                      0.822ns (0.396ns logic, 0.426ns route)
                                                       (48.2% logic, 51.8% route)

--------------------------------------------------------------------------------
Hold Paths: TS_tx_fifo_addr = MAXDELAY FROM TIMEGRP "tx_addr_rd" TO TIMEGRP "tx_addr_wr"         10 ns;
--------------------------------------------------------------------------------

Paths for end point E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_rd_addr_3 (SLICE_X130Y67.DX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.185ns (requirement - (clock path skew + uncertainty - data path))
  Source:               E2M/emac_ll/client_side_FIFO/tx_fifo_i/rd_addr_txfer_3 (FF)
  Destination:          E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_rd_addr_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.211ns (Levels of Logic = 0)
  Positive Clock Path Skew: 0.026ns (0.458 - 0.432)
  Source Clock:         clk_125_eth rising at 8.000ns
  Destination Clock:    clk_125_eth rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: E2M/emac_ll/client_side_FIFO/tx_fifo_i/rd_addr_txfer_3 to E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_rd_addr_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X134Y68.DQ     Tcko                  0.115   E2M/emac_ll/client_side_FIFO/tx_fifo_i/rd_addr_txfer<3>
                                                       E2M/emac_ll/client_side_FIFO/tx_fifo_i/rd_addr_txfer_3
    SLICE_X130Y67.DX     net (fanout=1)        0.185   E2M/emac_ll/client_side_FIFO/tx_fifo_i/rd_addr_txfer<3>
    SLICE_X130Y67.CLK    Tckdi       (-Th)     0.089   E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_rd_addr<3>
                                                       E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_rd_addr_3
    -------------------------------------------------  ---------------------------
    Total                                      0.211ns (0.026ns logic, 0.185ns route)
                                                       (12.3% logic, 87.7% route)
--------------------------------------------------------------------------------

Paths for end point E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_rd_addr_7 (SLICE_X130Y68.DX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.185ns (requirement - (clock path skew + uncertainty - data path))
  Source:               E2M/emac_ll/client_side_FIFO/tx_fifo_i/rd_addr_txfer_7 (FF)
  Destination:          E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_rd_addr_7 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.211ns (Levels of Logic = 0)
  Positive Clock Path Skew: 0.026ns (0.459 - 0.433)
  Source Clock:         clk_125_eth rising at 8.000ns
  Destination Clock:    clk_125_eth rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: E2M/emac_ll/client_side_FIFO/tx_fifo_i/rd_addr_txfer_7 to E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_rd_addr_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X134Y69.DQ     Tcko                  0.115   E2M/emac_ll/client_side_FIFO/tx_fifo_i/rd_addr_txfer<7>
                                                       E2M/emac_ll/client_side_FIFO/tx_fifo_i/rd_addr_txfer_7
    SLICE_X130Y68.DX     net (fanout=1)        0.185   E2M/emac_ll/client_side_FIFO/tx_fifo_i/rd_addr_txfer<7>
    SLICE_X130Y68.CLK    Tckdi       (-Th)     0.089   E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_rd_addr<7>
                                                       E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_rd_addr_7
    -------------------------------------------------  ---------------------------
    Total                                      0.211ns (0.026ns logic, 0.185ns route)
                                                       (12.3% logic, 87.7% route)
--------------------------------------------------------------------------------

Paths for end point E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_rd_addr_11 (SLICE_X130Y70.DX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.185ns (requirement - (clock path skew + uncertainty - data path))
  Source:               E2M/emac_ll/client_side_FIFO/tx_fifo_i/rd_addr_txfer_11 (FF)
  Destination:          E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_rd_addr_11 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.211ns (Levels of Logic = 0)
  Positive Clock Path Skew: 0.026ns (0.461 - 0.435)
  Source Clock:         clk_125_eth rising at 8.000ns
  Destination Clock:    clk_125_eth rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: E2M/emac_ll/client_side_FIFO/tx_fifo_i/rd_addr_txfer_11 to E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_rd_addr_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X134Y71.DQ     Tcko                  0.115   E2M/emac_ll/client_side_FIFO/tx_fifo_i/rd_addr_txfer<11>
                                                       E2M/emac_ll/client_side_FIFO/tx_fifo_i/rd_addr_txfer_11
    SLICE_X130Y70.DX     net (fanout=1)        0.185   E2M/emac_ll/client_side_FIFO/tx_fifo_i/rd_addr_txfer<11>
    SLICE_X130Y70.CLK    Tckdi       (-Th)     0.089   E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_rd_addr<11>
                                                       E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_rd_addr_11
    -------------------------------------------------  ---------------------------
    Total                                      0.211ns (0.026ns logic, 0.185ns route)
                                                       (12.3% logic, 87.7% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_rx_fifo_wr_to_rd = MAXDELAY FROM TIMEGRP 
"rx_fifo_wr_to_rd" TO TIMEGRP         "emac_single_clk_ref_gtx" 8 ns 
DATAPATHONLY;

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_rx_fifo_rd_to_wr = MAXDELAY FROM TIMEGRP 
"rx_fifo_rd_to_wr" TO TIMEGRP         "emac_single_clk_phy_rx" 8 ns 
DATAPATHONLY;

 12 paths analyzed, 12 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   0.992ns.
--------------------------------------------------------------------------------

Paths for end point E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray_sync_10 (SLICE_X115Y81.CX), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    7.008ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/emac_ll/client_side_FIFO/rx_fifo_i/rd_addr_gray_10 (FF)
  Destination:          E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray_sync_10 (FF)
  Requirement:          8.000ns
  Data Path Delay:      0.992ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_125_eth rising
  Destination Clock:    GMII_RX_CLK_0_BUFGP rising
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: E2M/emac_ll/client_side_FIFO/rx_fifo_i/rd_addr_gray_10 to E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray_sync_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X112Y78.BMUX   Tshcko                0.468   E2M/emac_ll/client_side_FIFO/rx_fifo_i/rd_addr_gray<11>
                                                       E2M/emac_ll/client_side_FIFO/rx_fifo_i/rd_addr_gray_10
    SLICE_X115Y81.CX     net (fanout=1)        0.490   E2M/emac_ll/client_side_FIFO/rx_fifo_i/rd_addr_gray<10>
    SLICE_X115Y81.CLK    Tdick                 0.034   E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray_sync<11>
                                                       E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray_sync_10
    -------------------------------------------------  ---------------------------
    Total                                      0.992ns (0.502ns logic, 0.490ns route)
                                                       (50.6% logic, 49.4% route)

--------------------------------------------------------------------------------

Paths for end point E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray_sync_8 (SLICE_X115Y81.AX), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    7.010ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/emac_ll/client_side_FIFO/rx_fifo_i/rd_addr_gray_8 (FF)
  Destination:          E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray_sync_8 (FF)
  Requirement:          8.000ns
  Data Path Delay:      0.990ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_125_eth rising
  Destination Clock:    GMII_RX_CLK_0_BUFGP rising
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: E2M/emac_ll/client_side_FIFO/rx_fifo_i/rd_addr_gray_8 to E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray_sync_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X112Y78.AMUX   Tshcko                0.465   E2M/emac_ll/client_side_FIFO/rx_fifo_i/rd_addr_gray<11>
                                                       E2M/emac_ll/client_side_FIFO/rx_fifo_i/rd_addr_gray_8
    SLICE_X115Y81.AX     net (fanout=1)        0.491   E2M/emac_ll/client_side_FIFO/rx_fifo_i/rd_addr_gray<8>
    SLICE_X115Y81.CLK    Tdick                 0.034   E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray_sync<11>
                                                       E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray_sync_8
    -------------------------------------------------  ---------------------------
    Total                                      0.990ns (0.499ns logic, 0.491ns route)
                                                       (50.4% logic, 49.6% route)

--------------------------------------------------------------------------------

Paths for end point E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray_sync_6 (SLICE_X115Y82.CX), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    7.011ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/emac_ll/client_side_FIFO/rx_fifo_i/rd_addr_gray_6 (FF)
  Destination:          E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray_sync_6 (FF)
  Requirement:          8.000ns
  Data Path Delay:      0.989ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_125_eth rising
  Destination Clock:    GMII_RX_CLK_0_BUFGP rising
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: E2M/emac_ll/client_side_FIFO/rx_fifo_i/rd_addr_gray_6 to E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray_sync_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X113Y78.DMUX   Tshcko                0.422   E2M/emac_ll/client_side_FIFO/rx_fifo_i/rd_addr_gray<5>
                                                       E2M/emac_ll/client_side_FIFO/rx_fifo_i/rd_addr_gray_6
    SLICE_X115Y82.CX     net (fanout=1)        0.533   E2M/emac_ll/client_side_FIFO/rx_fifo_i/rd_addr_gray<6>
    SLICE_X115Y82.CLK    Tdick                 0.034   E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray_sync<7>
                                                       E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray_sync_6
    -------------------------------------------------  ---------------------------
    Total                                      0.989ns (0.456ns logic, 0.533ns route)
                                                       (46.1% logic, 53.9% route)

--------------------------------------------------------------------------------
Hold Paths: TS_rx_fifo_rd_to_wr = MAXDELAY FROM TIMEGRP "rx_fifo_rd_to_wr" TO TIMEGRP         "emac_single_clk_phy_rx" 8 ns DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray_sync_0 (SLICE_X115Y79.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.122ns (requirement - (clock path skew + uncertainty - data path))
  Source:               E2M/emac_ll/client_side_FIFO/rx_fifo_i/rd_addr_gray_0 (FF)
  Destination:          E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray_sync_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.122ns (Levels of Logic = 0)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_125_eth rising
  Destination Clock:    GMII_RX_CLK_0_BUFGP rising
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: E2M/emac_ll/client_side_FIFO/rx_fifo_i/rd_addr_gray_0 to E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray_sync_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X113Y78.AQ     Tcko                  0.098   E2M/emac_ll/client_side_FIFO/rx_fifo_i/rd_addr_gray<5>
                                                       E2M/emac_ll/client_side_FIFO/rx_fifo_i/rd_addr_gray_0
    SLICE_X115Y79.AX     net (fanout=1)        0.100   E2M/emac_ll/client_side_FIFO/rx_fifo_i/rd_addr_gray<0>
    SLICE_X115Y79.CLK    Tckdi       (-Th)     0.076   E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray_sync<3>
                                                       E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray_sync_0
    -------------------------------------------------  ---------------------------
    Total                                      0.122ns (0.022ns logic, 0.100ns route)
                                                       (18.0% logic, 82.0% route)
--------------------------------------------------------------------------------

Paths for end point E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray_sync_1 (SLICE_X115Y79.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.155ns (requirement - (clock path skew + uncertainty - data path))
  Source:               E2M/emac_ll/client_side_FIFO/rx_fifo_i/rd_addr_gray_1 (FF)
  Destination:          E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray_sync_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.155ns (Levels of Logic = 0)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_125_eth rising
  Destination Clock:    GMII_RX_CLK_0_BUFGP rising
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: E2M/emac_ll/client_side_FIFO/rx_fifo_i/rd_addr_gray_1 to E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray_sync_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X113Y78.AMUX   Tshcko                0.130   E2M/emac_ll/client_side_FIFO/rx_fifo_i/rd_addr_gray<5>
                                                       E2M/emac_ll/client_side_FIFO/rx_fifo_i/rd_addr_gray_1
    SLICE_X115Y79.BX     net (fanout=1)        0.101   E2M/emac_ll/client_side_FIFO/rx_fifo_i/rd_addr_gray<1>
    SLICE_X115Y79.CLK    Tckdi       (-Th)     0.076   E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray_sync<3>
                                                       E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray_sync_1
    -------------------------------------------------  ---------------------------
    Total                                      0.155ns (0.054ns logic, 0.101ns route)
                                                       (34.8% logic, 65.2% route)
--------------------------------------------------------------------------------

Paths for end point E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray_sync_3 (SLICE_X115Y79.DX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.163ns (requirement - (clock path skew + uncertainty - data path))
  Source:               E2M/emac_ll/client_side_FIFO/rx_fifo_i/rd_addr_gray_3 (FF)
  Destination:          E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray_sync_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.163ns (Levels of Logic = 0)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_125_eth rising
  Destination Clock:    GMII_RX_CLK_0_BUFGP rising
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: E2M/emac_ll/client_side_FIFO/rx_fifo_i/rd_addr_gray_3 to E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray_sync_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X113Y78.CQ     Tcko                  0.098   E2M/emac_ll/client_side_FIFO/rx_fifo_i/rd_addr_gray<5>
                                                       E2M/emac_ll/client_side_FIFO/rx_fifo_i/rd_addr_gray_3
    SLICE_X115Y79.DX     net (fanout=1)        0.141   E2M/emac_ll/client_side_FIFO/rx_fifo_i/rd_addr_gray<3>
    SLICE_X115Y79.CLK    Tckdi       (-Th)     0.076   E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray_sync<3>
                                                       E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray_sync_3
    -------------------------------------------------  ---------------------------
    Total                                      0.163ns (0.022ns logic, 0.141ns route)
                                                       (13.5% logic, 86.5% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_rx_meta_protect = MAXDELAY FROM TIMEGRP "rx_metastable" 5 
ns;

 13 paths analyzed, 13 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   1.100ns.
--------------------------------------------------------------------------------

Paths for end point E2M/emac_ll/client_side_FIFO/rx_fifo_i/rd_store_frame_sync (SLICE_X113Y65.AX), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    3.900ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/emac_ll/client_side_FIFO/rx_fifo_i/rd_store_frame_tog (FF)
  Destination:          E2M/emac_ll/client_side_FIFO/rx_fifo_i/rd_store_frame_sync (FF)
  Requirement:          5.000ns
  Data Path Delay:      0.991ns (Levels of Logic = 0)
  Clock Path Skew:      -0.045ns (0.975 - 1.020)
  Source Clock:         clk_125_eth rising at 0.000ns
  Destination Clock:    clk_125_eth rising at 8.000ns
  Clock Uncertainty:    0.064ns

  Clock Uncertainty:          0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.107ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: E2M/emac_ll/client_side_FIFO/rx_fifo_i/rd_store_frame_tog to E2M/emac_ll/client_side_FIFO/rx_fifo_i/rd_store_frame_sync
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X116Y70.AQ     Tcko                  0.381   E2M/emac_ll/client_side_FIFO/rx_fifo_i/rd_store_frame_tog
                                                       E2M/emac_ll/client_side_FIFO/rx_fifo_i/rd_store_frame_tog
    SLICE_X113Y65.AX     net (fanout=1)        0.576   E2M/emac_ll/client_side_FIFO/rx_fifo_i/rd_store_frame_tog
    SLICE_X113Y65.CLK    Tdick                 0.034   E2M/emac_ll/client_side_FIFO/rx_fifo_i/rd_store_frame_sync
                                                       E2M/emac_ll/client_side_FIFO/rx_fifo_i/rd_store_frame_sync
    -------------------------------------------------  ---------------------------
    Total                                      0.991ns (0.415ns logic, 0.576ns route)
                                                       (41.9% logic, 58.1% route)

--------------------------------------------------------------------------------

Paths for end point E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray_5 (SLICE_X116Y83.B4), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    3.975ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray_sync_5 (FF)
  Destination:          E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray_5 (FF)
  Requirement:          5.000ns
  Data Path Delay:      0.906ns (Levels of Logic = 1)
  Clock Path Skew:      -0.084ns (0.960 - 1.044)
  Source Clock:         GMII_RX_CLK_0_BUFGP rising at 0.000ns
  Destination Clock:    GMII_RX_CLK_0_BUFGP rising at 7.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray_sync_5 to E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X115Y82.BQ     Tcko                  0.337   E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray_sync<7>
                                                       E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray_sync_5
    SLICE_X116Y83.B4     net (fanout=1)        0.562   E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray_sync<5>
    SLICE_X116Y83.CLK    Tas                   0.007   E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray<11>
                                                       E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray_sync<5>_rt
                                                       E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray_5
    -------------------------------------------------  ---------------------------
    Total                                      0.906ns (0.344ns logic, 0.562ns route)
                                                       (38.0% logic, 62.0% route)

--------------------------------------------------------------------------------

Paths for end point E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray_7 (SLICE_X116Y83.D4), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    3.975ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray_sync_7 (FF)
  Destination:          E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray_7 (FF)
  Requirement:          5.000ns
  Data Path Delay:      0.906ns (Levels of Logic = 1)
  Clock Path Skew:      -0.084ns (0.960 - 1.044)
  Source Clock:         GMII_RX_CLK_0_BUFGP rising at 0.000ns
  Destination Clock:    GMII_RX_CLK_0_BUFGP rising at 7.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray_sync_7 to E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X115Y82.DQ     Tcko                  0.337   E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray_sync<7>
                                                       E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray_sync_7
    SLICE_X116Y83.D4     net (fanout=1)        0.567   E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray_sync<7>
    SLICE_X116Y83.CLK    Tas                   0.002   E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray<11>
                                                       E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray_sync<7>_rt
                                                       E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray_7
    -------------------------------------------------  ---------------------------
    Total                                      0.906ns (0.339ns logic, 0.567ns route)
                                                       (37.4% logic, 62.6% route)

--------------------------------------------------------------------------------
Hold Paths: TS_rx_meta_protect = MAXDELAY FROM TIMEGRP "rx_metastable" 5 ns;
--------------------------------------------------------------------------------

Paths for end point E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray_0 (SLICE_X115Y80.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.118ns (requirement - (clock path skew + uncertainty - data path))
  Source:               E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray_sync_0 (FF)
  Destination:          E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.115ns (Levels of Logic = 0)
  Positive Clock Path Skew: -0.003ns (0.714 - 0.717)
  Source Clock:         GMII_RX_CLK_0_BUFGP rising at 7.500ns
  Destination Clock:    GMII_RX_CLK_0_BUFGP rising at 7.500ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray_sync_0 to E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X115Y79.AQ     Tcko                  0.098   E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray_sync<3>
                                                       E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray_sync_0
    SLICE_X115Y80.AX     net (fanout=1)        0.093   E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray_sync<0>
    SLICE_X115Y80.CLK    Tckdi       (-Th)     0.076   E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray<3>
                                                       E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray_0
    -------------------------------------------------  ---------------------------
    Total                                      0.115ns (0.022ns logic, 0.093ns route)
                                                       (19.1% logic, 80.9% route)
--------------------------------------------------------------------------------

Paths for end point E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray_3 (SLICE_X115Y80.DX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.118ns (requirement - (clock path skew + uncertainty - data path))
  Source:               E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray_sync_3 (FF)
  Destination:          E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.115ns (Levels of Logic = 0)
  Positive Clock Path Skew: -0.003ns (0.714 - 0.717)
  Source Clock:         GMII_RX_CLK_0_BUFGP rising at 7.500ns
  Destination Clock:    GMII_RX_CLK_0_BUFGP rising at 7.500ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray_sync_3 to E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X115Y79.DQ     Tcko                  0.098   E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray_sync<3>
                                                       E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray_sync_3
    SLICE_X115Y80.DX     net (fanout=1)        0.093   E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray_sync<3>
    SLICE_X115Y80.CLK    Tckdi       (-Th)     0.076   E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray<3>
                                                       E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray_3
    -------------------------------------------------  ---------------------------
    Total                                      0.115ns (0.022ns logic, 0.093ns route)
                                                       (19.1% logic, 80.9% route)
--------------------------------------------------------------------------------

Paths for end point E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray_1 (SLICE_X115Y80.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.120ns (requirement - (clock path skew + uncertainty - data path))
  Source:               E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray_sync_1 (FF)
  Destination:          E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.117ns (Levels of Logic = 0)
  Positive Clock Path Skew: -0.003ns (0.714 - 0.717)
  Source Clock:         GMII_RX_CLK_0_BUFGP rising at 7.500ns
  Destination Clock:    GMII_RX_CLK_0_BUFGP rising at 7.500ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray_sync_1 to E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X115Y79.BQ     Tcko                  0.098   E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray_sync<3>
                                                       E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray_sync_1
    SLICE_X115Y80.BX     net (fanout=1)        0.095   E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray_sync<1>
    SLICE_X115Y80.CLK    Tckdi       (-Th)     0.076   E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray<3>
                                                       E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray_1
    -------------------------------------------------  ---------------------------
    Total                                      0.117ns (0.022ns logic, 0.095ns route)
                                                       (18.8% logic, 81.2% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_tx_max_output_1 = MAXDELAY FROM TIMEGRP "tx_max_output" 
TO TIMEGRP         "tx_max_output_target" 8 ns DATAPATHONLY;

 42500 paths analyzed, 569 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   7.083ns.
--------------------------------------------------------------------------------

Paths for end point E2M/EC/tx_header_buffer_src_add_43 (SLICE_X92Y34.B2), 25 paths
--------------------------------------------------------------------------------
Slack (setup paths):    0.917ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/EC/tx_read_len_7 (FF)
  Destination:          E2M/EC/tx_header_buffer_src_add_43 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.083ns (Levels of Logic = 5)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_125_eth rising at 0.000ns
  Destination Clock:    clk_125_eth rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: E2M/EC/tx_read_len_7 to E2M/EC/tx_header_buffer_src_add_43
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X108Y77.CQ     Tcko                  0.381   E2M/EC/tx_read_len<7>
                                                       E2M/EC/tx_read_len_7
    SLICE_X107Y78.A3     net (fanout=4)        0.728   E2M/EC/tx_read_len<7>
    SLICE_X107Y78.A      Tilo                  0.068   E2M/EC/_n3280<15>
                                                       E2M/EC/_n3280<15>1
    SLICE_X104Y77.A4     net (fanout=1)        0.410   E2M/EC/_n3280<15>
    SLICE_X104Y77.A      Tilo                  0.068   E2M/EC/_n3280<15>1
                                                       E2M/EC/_n3280<15>3
    SLICE_X96Y67.D4      net (fanout=7)        1.174   E2M/EC/_n3280
    SLICE_X96Y67.D       Tilo                  0.068   E2M/EC/Mmux_rx_state[4]_rx_state[4]_mux_637_OUT31
                                                       E2M/EC/Mmux_rx_state[4]_rx_state[4]_mux_637_OUT311
    SLICE_X84Y58.B1      net (fanout=75)       1.558   E2M/EC/Mmux_rx_state[4]_rx_state[4]_mux_637_OUT31
    SLICE_X84Y58.BMUX    Tilo                  0.205   E2M/EC/Mmux_tx_state[2]_rx_state[4]_wide_mux_666_OUT[10]12
                                                       E2M/EC/Mmux_tx_state[2]_rx_state[4]_wide_mux_666_OUT[65]121
    SLICE_X92Y34.B2      net (fanout=70)       2.395   E2M/EC/Mmux_tx_state[2]_rx_state[4]_wide_mux_666_OUT[32]121
    SLICE_X92Y34.CLK     Tas                   0.028   E2M/EC/tx_header_buffer_src_add<45>
                                                       E2M/EC/Mmux_tx_state[2]_rx_state[4]_wide_mux_669_OUT5
                                                       E2M/EC/tx_header_buffer_src_add_43
    -------------------------------------------------  ---------------------------
    Total                                      7.083ns (0.818ns logic, 6.265ns route)
                                                       (11.5% logic, 88.5% route)

--------------------------------------------------------------------------------
Slack (setup paths):    0.939ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/EC/tx_read_len_6 (FF)
  Destination:          E2M/EC/tx_header_buffer_src_add_43 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.061ns (Levels of Logic = 5)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_125_eth rising at 0.000ns
  Destination Clock:    clk_125_eth rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: E2M/EC/tx_read_len_6 to E2M/EC/tx_header_buffer_src_add_43
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X108Y77.AQ     Tcko                  0.381   E2M/EC/tx_read_len<7>
                                                       E2M/EC/tx_read_len_6
    SLICE_X107Y78.A2     net (fanout=4)        0.706   E2M/EC/tx_read_len<6>
    SLICE_X107Y78.A      Tilo                  0.068   E2M/EC/_n3280<15>
                                                       E2M/EC/_n3280<15>1
    SLICE_X104Y77.A4     net (fanout=1)        0.410   E2M/EC/_n3280<15>
    SLICE_X104Y77.A      Tilo                  0.068   E2M/EC/_n3280<15>1
                                                       E2M/EC/_n3280<15>3
    SLICE_X96Y67.D4      net (fanout=7)        1.174   E2M/EC/_n3280
    SLICE_X96Y67.D       Tilo                  0.068   E2M/EC/Mmux_rx_state[4]_rx_state[4]_mux_637_OUT31
                                                       E2M/EC/Mmux_rx_state[4]_rx_state[4]_mux_637_OUT311
    SLICE_X84Y58.B1      net (fanout=75)       1.558   E2M/EC/Mmux_rx_state[4]_rx_state[4]_mux_637_OUT31
    SLICE_X84Y58.BMUX    Tilo                  0.205   E2M/EC/Mmux_tx_state[2]_rx_state[4]_wide_mux_666_OUT[10]12
                                                       E2M/EC/Mmux_tx_state[2]_rx_state[4]_wide_mux_666_OUT[65]121
    SLICE_X92Y34.B2      net (fanout=70)       2.395   E2M/EC/Mmux_tx_state[2]_rx_state[4]_wide_mux_666_OUT[32]121
    SLICE_X92Y34.CLK     Tas                   0.028   E2M/EC/tx_header_buffer_src_add<45>
                                                       E2M/EC/Mmux_tx_state[2]_rx_state[4]_wide_mux_669_OUT5
                                                       E2M/EC/tx_header_buffer_src_add_43
    -------------------------------------------------  ---------------------------
    Total                                      7.061ns (0.818ns logic, 6.243ns route)
                                                       (11.6% logic, 88.4% route)

--------------------------------------------------------------------------------
Slack (setup paths):    0.988ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/EC/tx_read_len_8 (FF)
  Destination:          E2M/EC/tx_header_buffer_src_add_43 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.012ns (Levels of Logic = 5)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_125_eth rising at 0.000ns
  Destination Clock:    clk_125_eth rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: E2M/EC/tx_read_len_8 to E2M/EC/tx_header_buffer_src_add_43
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X107Y77.AQ     Tcko                  0.337   E2M/EC/tx_read_len<9>
                                                       E2M/EC/tx_read_len_8
    SLICE_X107Y78.A1     net (fanout=4)        0.701   E2M/EC/tx_read_len<8>
    SLICE_X107Y78.A      Tilo                  0.068   E2M/EC/_n3280<15>
                                                       E2M/EC/_n3280<15>1
    SLICE_X104Y77.A4     net (fanout=1)        0.410   E2M/EC/_n3280<15>
    SLICE_X104Y77.A      Tilo                  0.068   E2M/EC/_n3280<15>1
                                                       E2M/EC/_n3280<15>3
    SLICE_X96Y67.D4      net (fanout=7)        1.174   E2M/EC/_n3280
    SLICE_X96Y67.D       Tilo                  0.068   E2M/EC/Mmux_rx_state[4]_rx_state[4]_mux_637_OUT31
                                                       E2M/EC/Mmux_rx_state[4]_rx_state[4]_mux_637_OUT311
    SLICE_X84Y58.B1      net (fanout=75)       1.558   E2M/EC/Mmux_rx_state[4]_rx_state[4]_mux_637_OUT31
    SLICE_X84Y58.BMUX    Tilo                  0.205   E2M/EC/Mmux_tx_state[2]_rx_state[4]_wide_mux_666_OUT[10]12
                                                       E2M/EC/Mmux_tx_state[2]_rx_state[4]_wide_mux_666_OUT[65]121
    SLICE_X92Y34.B2      net (fanout=70)       2.395   E2M/EC/Mmux_tx_state[2]_rx_state[4]_wide_mux_666_OUT[32]121
    SLICE_X92Y34.CLK     Tas                   0.028   E2M/EC/tx_header_buffer_src_add<45>
                                                       E2M/EC/Mmux_tx_state[2]_rx_state[4]_wide_mux_669_OUT5
                                                       E2M/EC/tx_header_buffer_src_add_43
    -------------------------------------------------  ---------------------------
    Total                                      7.012ns (0.774ns logic, 6.238ns route)
                                                       (11.0% logic, 89.0% route)

--------------------------------------------------------------------------------

Paths for end point E2M/EC/tx_header_buffer_src_add_47 (SLICE_X92Y35.B2), 25 paths
--------------------------------------------------------------------------------
Slack (setup paths):    1.036ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/EC/tx_read_len_7 (FF)
  Destination:          E2M/EC/tx_header_buffer_src_add_47 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.964ns (Levels of Logic = 5)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_125_eth rising at 0.000ns
  Destination Clock:    clk_125_eth rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: E2M/EC/tx_read_len_7 to E2M/EC/tx_header_buffer_src_add_47
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X108Y77.CQ     Tcko                  0.381   E2M/EC/tx_read_len<7>
                                                       E2M/EC/tx_read_len_7
    SLICE_X107Y78.A3     net (fanout=4)        0.728   E2M/EC/tx_read_len<7>
    SLICE_X107Y78.A      Tilo                  0.068   E2M/EC/_n3280<15>
                                                       E2M/EC/_n3280<15>1
    SLICE_X104Y77.A4     net (fanout=1)        0.410   E2M/EC/_n3280<15>
    SLICE_X104Y77.A      Tilo                  0.068   E2M/EC/_n3280<15>1
                                                       E2M/EC/_n3280<15>3
    SLICE_X96Y67.D4      net (fanout=7)        1.174   E2M/EC/_n3280
    SLICE_X96Y67.D       Tilo                  0.068   E2M/EC/Mmux_rx_state[4]_rx_state[4]_mux_637_OUT31
                                                       E2M/EC/Mmux_rx_state[4]_rx_state[4]_mux_637_OUT311
    SLICE_X84Y58.B1      net (fanout=75)       1.558   E2M/EC/Mmux_rx_state[4]_rx_state[4]_mux_637_OUT31
    SLICE_X84Y58.BMUX    Tilo                  0.205   E2M/EC/Mmux_tx_state[2]_rx_state[4]_wide_mux_666_OUT[10]12
                                                       E2M/EC/Mmux_tx_state[2]_rx_state[4]_wide_mux_666_OUT[65]121
    SLICE_X92Y35.B2      net (fanout=70)       2.276   E2M/EC/Mmux_tx_state[2]_rx_state[4]_wide_mux_666_OUT[32]121
    SLICE_X92Y35.CLK     Tas                   0.028   E2M/EC/tx_header_buffer_src_add<47>
                                                       E2M/EC/Mmux_tx_state[2]_rx_state[4]_wide_mux_669_OUT1
                                                       E2M/EC/tx_header_buffer_src_add_47
    -------------------------------------------------  ---------------------------
    Total                                      6.964ns (0.818ns logic, 6.146ns route)
                                                       (11.7% logic, 88.3% route)

--------------------------------------------------------------------------------
Slack (setup paths):    1.058ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/EC/tx_read_len_6 (FF)
  Destination:          E2M/EC/tx_header_buffer_src_add_47 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.942ns (Levels of Logic = 5)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_125_eth rising at 0.000ns
  Destination Clock:    clk_125_eth rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: E2M/EC/tx_read_len_6 to E2M/EC/tx_header_buffer_src_add_47
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X108Y77.AQ     Tcko                  0.381   E2M/EC/tx_read_len<7>
                                                       E2M/EC/tx_read_len_6
    SLICE_X107Y78.A2     net (fanout=4)        0.706   E2M/EC/tx_read_len<6>
    SLICE_X107Y78.A      Tilo                  0.068   E2M/EC/_n3280<15>
                                                       E2M/EC/_n3280<15>1
    SLICE_X104Y77.A4     net (fanout=1)        0.410   E2M/EC/_n3280<15>
    SLICE_X104Y77.A      Tilo                  0.068   E2M/EC/_n3280<15>1
                                                       E2M/EC/_n3280<15>3
    SLICE_X96Y67.D4      net (fanout=7)        1.174   E2M/EC/_n3280
    SLICE_X96Y67.D       Tilo                  0.068   E2M/EC/Mmux_rx_state[4]_rx_state[4]_mux_637_OUT31
                                                       E2M/EC/Mmux_rx_state[4]_rx_state[4]_mux_637_OUT311
    SLICE_X84Y58.B1      net (fanout=75)       1.558   E2M/EC/Mmux_rx_state[4]_rx_state[4]_mux_637_OUT31
    SLICE_X84Y58.BMUX    Tilo                  0.205   E2M/EC/Mmux_tx_state[2]_rx_state[4]_wide_mux_666_OUT[10]12
                                                       E2M/EC/Mmux_tx_state[2]_rx_state[4]_wide_mux_666_OUT[65]121
    SLICE_X92Y35.B2      net (fanout=70)       2.276   E2M/EC/Mmux_tx_state[2]_rx_state[4]_wide_mux_666_OUT[32]121
    SLICE_X92Y35.CLK     Tas                   0.028   E2M/EC/tx_header_buffer_src_add<47>
                                                       E2M/EC/Mmux_tx_state[2]_rx_state[4]_wide_mux_669_OUT1
                                                       E2M/EC/tx_header_buffer_src_add_47
    -------------------------------------------------  ---------------------------
    Total                                      6.942ns (0.818ns logic, 6.124ns route)
                                                       (11.8% logic, 88.2% route)

--------------------------------------------------------------------------------
Slack (setup paths):    1.107ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/EC/tx_read_len_8 (FF)
  Destination:          E2M/EC/tx_header_buffer_src_add_47 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.893ns (Levels of Logic = 5)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_125_eth rising at 0.000ns
  Destination Clock:    clk_125_eth rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: E2M/EC/tx_read_len_8 to E2M/EC/tx_header_buffer_src_add_47
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X107Y77.AQ     Tcko                  0.337   E2M/EC/tx_read_len<9>
                                                       E2M/EC/tx_read_len_8
    SLICE_X107Y78.A1     net (fanout=4)        0.701   E2M/EC/tx_read_len<8>
    SLICE_X107Y78.A      Tilo                  0.068   E2M/EC/_n3280<15>
                                                       E2M/EC/_n3280<15>1
    SLICE_X104Y77.A4     net (fanout=1)        0.410   E2M/EC/_n3280<15>
    SLICE_X104Y77.A      Tilo                  0.068   E2M/EC/_n3280<15>1
                                                       E2M/EC/_n3280<15>3
    SLICE_X96Y67.D4      net (fanout=7)        1.174   E2M/EC/_n3280
    SLICE_X96Y67.D       Tilo                  0.068   E2M/EC/Mmux_rx_state[4]_rx_state[4]_mux_637_OUT31
                                                       E2M/EC/Mmux_rx_state[4]_rx_state[4]_mux_637_OUT311
    SLICE_X84Y58.B1      net (fanout=75)       1.558   E2M/EC/Mmux_rx_state[4]_rx_state[4]_mux_637_OUT31
    SLICE_X84Y58.BMUX    Tilo                  0.205   E2M/EC/Mmux_tx_state[2]_rx_state[4]_wide_mux_666_OUT[10]12
                                                       E2M/EC/Mmux_tx_state[2]_rx_state[4]_wide_mux_666_OUT[65]121
    SLICE_X92Y35.B2      net (fanout=70)       2.276   E2M/EC/Mmux_tx_state[2]_rx_state[4]_wide_mux_666_OUT[32]121
    SLICE_X92Y35.CLK     Tas                   0.028   E2M/EC/tx_header_buffer_src_add<47>
                                                       E2M/EC/Mmux_tx_state[2]_rx_state[4]_wide_mux_669_OUT1
                                                       E2M/EC/tx_header_buffer_src_add_47
    -------------------------------------------------  ---------------------------
    Total                                      6.893ns (0.774ns logic, 6.119ns route)
                                                       (11.2% logic, 88.8% route)

--------------------------------------------------------------------------------

Paths for end point E2M/EC/tx_packet_payload_6 (SLICE_X97Y72.C2), 58 paths
--------------------------------------------------------------------------------
Slack (setup paths):    1.047ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/EC/tx_read_len_7 (FF)
  Destination:          E2M/EC/tx_packet_payload_6 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.953ns (Levels of Logic = 6)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_125_eth rising at 0.000ns
  Destination Clock:    clk_125_eth rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: E2M/EC/tx_read_len_7 to E2M/EC/tx_packet_payload_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X108Y77.CQ     Tcko                  0.381   E2M/EC/tx_read_len<7>
                                                       E2M/EC/tx_read_len_7
    SLICE_X107Y78.A3     net (fanout=4)        0.728   E2M/EC/tx_read_len<7>
    SLICE_X107Y78.A      Tilo                  0.068   E2M/EC/_n3280<15>
                                                       E2M/EC/_n3280<15>1
    SLICE_X104Y77.A4     net (fanout=1)        0.410   E2M/EC/_n3280<15>
    SLICE_X104Y77.A      Tilo                  0.068   E2M/EC/_n3280<15>1
                                                       E2M/EC/_n3280<15>3
    SLICE_X96Y67.D4      net (fanout=7)        1.174   E2M/EC/_n3280
    SLICE_X96Y67.D       Tilo                  0.068   E2M/EC/Mmux_rx_state[4]_rx_state[4]_mux_637_OUT31
                                                       E2M/EC/Mmux_rx_state[4]_rx_state[4]_mux_637_OUT311
    SLICE_X84Y58.B1      net (fanout=75)       1.558   E2M/EC/Mmux_rx_state[4]_rx_state[4]_mux_637_OUT31
    SLICE_X84Y58.BMUX    Tilo                  0.205   E2M/EC/Mmux_tx_state[2]_rx_state[4]_wide_mux_666_OUT[10]12
                                                       E2M/EC/Mmux_tx_state[2]_rx_state[4]_wide_mux_666_OUT[65]121
    SLICE_X97Y72.D1      net (fanout=70)       1.689   E2M/EC/Mmux_tx_state[2]_rx_state[4]_wide_mux_666_OUT[32]121
    SLICE_X97Y72.D       Tilo                  0.068   E2M/EC/tx_packet_payload_6
                                                       E2M/EC/Mmux_tx_state[2]_rx_state[4]_wide_mux_666_OUT[6]12
    SLICE_X97Y72.C2      net (fanout=1)        0.463   E2M/EC/Mmux_tx_state[2]_rx_state[4]_wide_mux_666_OUT[6]11
    SLICE_X97Y72.CLK     Tas                   0.073   E2M/EC/tx_packet_payload_6
                                                       E2M/EC/Mmux_tx_state[2]_rx_state[4]_wide_mux_666_OUT[6]13
                                                       E2M/EC/tx_packet_payload_6
    -------------------------------------------------  ---------------------------
    Total                                      6.953ns (0.931ns logic, 6.022ns route)
                                                       (13.4% logic, 86.6% route)

--------------------------------------------------------------------------------
Slack (setup paths):    1.069ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/EC/tx_read_len_6 (FF)
  Destination:          E2M/EC/tx_packet_payload_6 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.931ns (Levels of Logic = 6)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_125_eth rising at 0.000ns
  Destination Clock:    clk_125_eth rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: E2M/EC/tx_read_len_6 to E2M/EC/tx_packet_payload_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X108Y77.AQ     Tcko                  0.381   E2M/EC/tx_read_len<7>
                                                       E2M/EC/tx_read_len_6
    SLICE_X107Y78.A2     net (fanout=4)        0.706   E2M/EC/tx_read_len<6>
    SLICE_X107Y78.A      Tilo                  0.068   E2M/EC/_n3280<15>
                                                       E2M/EC/_n3280<15>1
    SLICE_X104Y77.A4     net (fanout=1)        0.410   E2M/EC/_n3280<15>
    SLICE_X104Y77.A      Tilo                  0.068   E2M/EC/_n3280<15>1
                                                       E2M/EC/_n3280<15>3
    SLICE_X96Y67.D4      net (fanout=7)        1.174   E2M/EC/_n3280
    SLICE_X96Y67.D       Tilo                  0.068   E2M/EC/Mmux_rx_state[4]_rx_state[4]_mux_637_OUT31
                                                       E2M/EC/Mmux_rx_state[4]_rx_state[4]_mux_637_OUT311
    SLICE_X84Y58.B1      net (fanout=75)       1.558   E2M/EC/Mmux_rx_state[4]_rx_state[4]_mux_637_OUT31
    SLICE_X84Y58.BMUX    Tilo                  0.205   E2M/EC/Mmux_tx_state[2]_rx_state[4]_wide_mux_666_OUT[10]12
                                                       E2M/EC/Mmux_tx_state[2]_rx_state[4]_wide_mux_666_OUT[65]121
    SLICE_X97Y72.D1      net (fanout=70)       1.689   E2M/EC/Mmux_tx_state[2]_rx_state[4]_wide_mux_666_OUT[32]121
    SLICE_X97Y72.D       Tilo                  0.068   E2M/EC/tx_packet_payload_6
                                                       E2M/EC/Mmux_tx_state[2]_rx_state[4]_wide_mux_666_OUT[6]12
    SLICE_X97Y72.C2      net (fanout=1)        0.463   E2M/EC/Mmux_tx_state[2]_rx_state[4]_wide_mux_666_OUT[6]11
    SLICE_X97Y72.CLK     Tas                   0.073   E2M/EC/tx_packet_payload_6
                                                       E2M/EC/Mmux_tx_state[2]_rx_state[4]_wide_mux_666_OUT[6]13
                                                       E2M/EC/tx_packet_payload_6
    -------------------------------------------------  ---------------------------
    Total                                      6.931ns (0.931ns logic, 6.000ns route)
                                                       (13.4% logic, 86.6% route)

--------------------------------------------------------------------------------
Slack (setup paths):    1.118ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/EC/tx_read_len_8 (FF)
  Destination:          E2M/EC/tx_packet_payload_6 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.882ns (Levels of Logic = 6)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_125_eth rising at 0.000ns
  Destination Clock:    clk_125_eth rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: E2M/EC/tx_read_len_8 to E2M/EC/tx_packet_payload_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X107Y77.AQ     Tcko                  0.337   E2M/EC/tx_read_len<9>
                                                       E2M/EC/tx_read_len_8
    SLICE_X107Y78.A1     net (fanout=4)        0.701   E2M/EC/tx_read_len<8>
    SLICE_X107Y78.A      Tilo                  0.068   E2M/EC/_n3280<15>
                                                       E2M/EC/_n3280<15>1
    SLICE_X104Y77.A4     net (fanout=1)        0.410   E2M/EC/_n3280<15>
    SLICE_X104Y77.A      Tilo                  0.068   E2M/EC/_n3280<15>1
                                                       E2M/EC/_n3280<15>3
    SLICE_X96Y67.D4      net (fanout=7)        1.174   E2M/EC/_n3280
    SLICE_X96Y67.D       Tilo                  0.068   E2M/EC/Mmux_rx_state[4]_rx_state[4]_mux_637_OUT31
                                                       E2M/EC/Mmux_rx_state[4]_rx_state[4]_mux_637_OUT311
    SLICE_X84Y58.B1      net (fanout=75)       1.558   E2M/EC/Mmux_rx_state[4]_rx_state[4]_mux_637_OUT31
    SLICE_X84Y58.BMUX    Tilo                  0.205   E2M/EC/Mmux_tx_state[2]_rx_state[4]_wide_mux_666_OUT[10]12
                                                       E2M/EC/Mmux_tx_state[2]_rx_state[4]_wide_mux_666_OUT[65]121
    SLICE_X97Y72.D1      net (fanout=70)       1.689   E2M/EC/Mmux_tx_state[2]_rx_state[4]_wide_mux_666_OUT[32]121
    SLICE_X97Y72.D       Tilo                  0.068   E2M/EC/tx_packet_payload_6
                                                       E2M/EC/Mmux_tx_state[2]_rx_state[4]_wide_mux_666_OUT[6]12
    SLICE_X97Y72.C2      net (fanout=1)        0.463   E2M/EC/Mmux_tx_state[2]_rx_state[4]_wide_mux_666_OUT[6]11
    SLICE_X97Y72.CLK     Tas                   0.073   E2M/EC/tx_packet_payload_6
                                                       E2M/EC/Mmux_tx_state[2]_rx_state[4]_wide_mux_666_OUT[6]13
                                                       E2M/EC/tx_packet_payload_6
    -------------------------------------------------  ---------------------------
    Total                                      6.882ns (0.887ns logic, 5.995ns route)
                                                       (12.9% logic, 87.1% route)

--------------------------------------------------------------------------------
Hold Paths: TS_tx_max_output_1 = MAXDELAY FROM TIMEGRP "tx_max_output" TO TIMEGRP         "tx_max_output_target" 8 ns DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point E2M/EC/tx_header_buffer_len_12 (SLICE_X90Y58.C5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.120ns (requirement - (clock path skew + uncertainty - data path))
  Source:               E2M/EC/tx_header_buffer_len_12 (FF)
  Destination:          E2M/EC/tx_header_buffer_len_12 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.120ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_125_eth rising at 8.000ns
  Destination Clock:    clk_125_eth rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: E2M/EC/tx_header_buffer_len_12 to E2M/EC/tx_header_buffer_len_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X90Y58.CQ      Tcko                  0.098   E2M/EC/tx_header_buffer_len<13>
                                                       E2M/EC/tx_header_buffer_len_12
    SLICE_X90Y58.C5      net (fanout=2)        0.078   E2M/EC/tx_header_buffer_len<12>
    SLICE_X90Y58.CLK     Tah         (-Th)     0.056   E2M/EC/tx_header_buffer_len<13>
                                                       E2M/EC/Mmux_tx_state[2]_rx_state[4]_wide_mux_664_OUT45
                                                       E2M/EC/tx_header_buffer_len_12
    -------------------------------------------------  ---------------------------
    Total                                      0.120ns (0.042ns logic, 0.078ns route)
                                                       (35.0% logic, 65.0% route)
--------------------------------------------------------------------------------

Paths for end point E2M/EC/tx_header_buffer_len_0 (SLICE_X93Y59.B4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.138ns (requirement - (clock path skew + uncertainty - data path))
  Source:               E2M/EC/tx_header_buffer_len_0 (FF)
  Destination:          E2M/EC/tx_header_buffer_len_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.138ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_125_eth rising at 8.000ns
  Destination Clock:    clk_125_eth rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: E2M/EC/tx_header_buffer_len_0 to E2M/EC/tx_header_buffer_len_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X93Y59.BQ      Tcko                  0.098   E2M/EC/tx_header_buffer_len<1>
                                                       E2M/EC/tx_header_buffer_len_0
    SLICE_X93Y59.B4      net (fanout=2)        0.097   E2M/EC/tx_header_buffer_len<0>
    SLICE_X93Y59.CLK     Tah         (-Th)     0.057   E2M/EC/tx_header_buffer_len<1>
                                                       E2M/EC/Mmux_tx_state[2]_rx_state[4]_wide_mux_664_OUT111
                                                       E2M/EC/tx_header_buffer_len_0
    -------------------------------------------------  ---------------------------
    Total                                      0.138ns (0.041ns logic, 0.097ns route)
                                                       (29.7% logic, 70.3% route)
--------------------------------------------------------------------------------

Paths for end point E2M/EC/tx_header_buffer_len_11 (SLICE_X90Y58.B4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.145ns (requirement - (clock path skew + uncertainty - data path))
  Source:               E2M/EC/tx_header_buffer_len_11 (FF)
  Destination:          E2M/EC/tx_header_buffer_len_11 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.145ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_125_eth rising at 8.000ns
  Destination Clock:    clk_125_eth rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: E2M/EC/tx_header_buffer_len_11 to E2M/EC/tx_header_buffer_len_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X90Y58.BQ      Tcko                  0.098   E2M/EC/tx_header_buffer_len<13>
                                                       E2M/EC/tx_header_buffer_len_11
    SLICE_X90Y58.B4      net (fanout=2)        0.104   E2M/EC/tx_header_buffer_len<11>
    SLICE_X90Y58.CLK     Tah         (-Th)     0.057   E2M/EC/tx_header_buffer_len<13>
                                                       E2M/EC/Mmux_tx_state[2]_rx_state[4]_wide_mux_664_OUT35
                                                       E2M/EC/tx_header_buffer_len_11
    -------------------------------------------------  ---------------------------
    Total                                      0.145ns (0.041ns logic, 0.104ns route)
                                                       (28.3% logic, 71.7% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_userRunClearToggle = MAXDELAY FROM TIMEGRP 
"userRunSetTogCS" TO TIMEGRP         "userRunSetTogUS" 8 ns DATAPATHONLY;

 2 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   1.225ns.
--------------------------------------------------------------------------------

Paths for end point E2M/EC/userLogicReset (SLICE_X84Y84.C1), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    6.775ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/EC/userRunRegisterSetToggleUserSide_0 (FF)
  Destination:          E2M/EC/userLogicReset (FF)
  Requirement:          8.000ns
  Data Path Delay:      1.225ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_user_interface rising at 0.000ns
  Destination Clock:    clk_user_interface rising at 6.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: E2M/EC/userRunRegisterSetToggleUserSide_0 to E2M/EC/userLogicReset
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X71Y83.BQ      Tcko                  0.337   E2M/EC/userRunRegisterSetToggleUserSide<1>
                                                       E2M/EC/userRunRegisterSetToggleUserSide_0
    SLICE_X84Y84.C1      net (fanout=3)        0.858   E2M/EC/userRunRegisterSetToggleUserSide<0>
    SLICE_X84Y84.CLK     Tas                   0.030   E2M/EC/userLogicReset
                                                       E2M/EC/userLogicReset_glue_rst
                                                       E2M/EC/userLogicReset
    -------------------------------------------------  ---------------------------
    Total                                      1.225ns (0.367ns logic, 0.858ns route)
                                                       (30.0% logic, 70.0% route)

--------------------------------------------------------------------------------

Paths for end point E2M/EC/userRunRegisterUserSide (SLICE_X71Y84.D5), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    7.277ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/EC/userRunRegisterSetToggleUserSide_0 (FF)
  Destination:          E2M/EC/userRunRegisterUserSide (FF)
  Requirement:          8.000ns
  Data Path Delay:      0.723ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_user_interface rising at 0.000ns
  Destination Clock:    clk_user_interface rising at 6.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: E2M/EC/userRunRegisterSetToggleUserSide_0 to E2M/EC/userRunRegisterUserSide
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X71Y83.BQ      Tcko                  0.337   E2M/EC/userRunRegisterSetToggleUserSide<1>
                                                       E2M/EC/userRunRegisterSetToggleUserSide_0
    SLICE_X71Y84.D5      net (fanout=3)        0.316   E2M/EC/userRunRegisterSetToggleUserSide<0>
    SLICE_X71Y84.CLK     Tas                   0.070   E2M/EC/userRunRegisterUserSide
                                                       E2M/EC/userRunRegisterUserSide_glue_set
                                                       E2M/EC/userRunRegisterUserSide
    -------------------------------------------------  ---------------------------
    Total                                      0.723ns (0.407ns logic, 0.316ns route)
                                                       (56.3% logic, 43.7% route)

--------------------------------------------------------------------------------
Hold Paths: TS_userRunClearToggle = MAXDELAY FROM TIMEGRP "userRunSetTogCS" TO TIMEGRP         "userRunSetTogUS" 8 ns DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point E2M/EC/userRunRegisterUserSide (SLICE_X71Y84.D5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.160ns (requirement - (clock path skew + uncertainty - data path))
  Source:               E2M/EC/userRunRegisterSetToggleUserSide_0 (FF)
  Destination:          E2M/EC/userRunRegisterUserSide (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.160ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_user_interface rising at 0.000ns
  Destination Clock:    clk_user_interface rising at 6.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: E2M/EC/userRunRegisterSetToggleUserSide_0 to E2M/EC/userRunRegisterUserSide
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X71Y83.BQ      Tcko                  0.098   E2M/EC/userRunRegisterSetToggleUserSide<1>
                                                       E2M/EC/userRunRegisterSetToggleUserSide_0
    SLICE_X71Y84.D5      net (fanout=3)        0.119   E2M/EC/userRunRegisterSetToggleUserSide<0>
    SLICE_X71Y84.CLK     Tah         (-Th)     0.057   E2M/EC/userRunRegisterUserSide
                                                       E2M/EC/userRunRegisterUserSide_glue_set
                                                       E2M/EC/userRunRegisterUserSide
    -------------------------------------------------  ---------------------------
    Total                                      0.160ns (0.041ns logic, 0.119ns route)
                                                       (25.6% logic, 74.4% route)
--------------------------------------------------------------------------------

Paths for end point E2M/EC/userLogicReset (SLICE_X84Y84.C1), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.408ns (requirement - (clock path skew + uncertainty - data path))
  Source:               E2M/EC/userRunRegisterSetToggleUserSide_0 (FF)
  Destination:          E2M/EC/userLogicReset (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.408ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_user_interface rising at 0.000ns
  Destination Clock:    clk_user_interface rising at 6.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: E2M/EC/userRunRegisterSetToggleUserSide_0 to E2M/EC/userLogicReset
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X71Y83.BQ      Tcko                  0.098   E2M/EC/userRunRegisterSetToggleUserSide<1>
                                                       E2M/EC/userRunRegisterSetToggleUserSide_0
    SLICE_X84Y84.C1      net (fanout=3)        0.386   E2M/EC/userRunRegisterSetToggleUserSide<0>
    SLICE_X84Y84.CLK     Tah         (-Th)     0.076   E2M/EC/userLogicReset
                                                       E2M/EC/userLogicReset_glue_rst
                                                       E2M/EC/userLogicReset
    -------------------------------------------------  ---------------------------
    Total                                      0.408ns (0.022ns logic, 0.386ns route)
                                                       (5.4% logic, 94.6% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_hard_reset_IG = MAXDELAY FROM TIMEGRP "hard_reset" TO 
TIMEGRP "FFS" 8 ns         DATAPATHONLY;

 8975 paths analyzed, 3065 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   7.626ns.
--------------------------------------------------------------------------------

Paths for end point E2M/EC/tx_header_buffer_dest_add_4 (SLICE_X102Y31.A1), 5 paths
--------------------------------------------------------------------------------
Slack (setup paths):    0.374ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/EC/SysACEToEthFifo/FIFO18_inst/FIFO18E1 (RAM)
  Destination:          E2M/EC/tx_header_buffer_dest_add_4 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.626ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_125_eth rising at 0.000ns
  Destination Clock:    clk_125_eth rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: E2M/EC/SysACEToEthFifo/FIFO18_inst/FIFO18E1 to E2M/EC/tx_header_buffer_dest_add_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB18_X4Y12.EMPTY   Trcko_EMPTY           0.833   E2M/EC/SysACEToEthFifo/FIFO18_inst/FIFO18E1
                                                       E2M/EC/SysACEToEthFifo/FIFO18_inst/FIFO18E1
    SLICE_X93Y59.D3      net (fanout=16)       3.082   E2M/EC/fromSysACEFifoEmpty
    SLICE_X93Y59.D       Tilo                  0.068   E2M/EC/tx_header_buffer_len<1>
                                                       E2M/EC/rx_state_rx_state[4]_tx_packet_payload[71]_wide_mux_528_OUT<40>211
    SLICE_X104Y42.C2     net (fanout=5)        2.333   E2M/EC/rx_state_rx_state[4]_tx_packet_payload[71]_wide_mux_528_OUT<40>21
    SLICE_X104Y42.C      Tilo                  0.068   E2M/EC/tx_header_buffer_dest_add<39>
                                                       E2M/EC/rx_state_rx_state[4]_tx_header_buffer_dest_add[47]_wide_mux_525_OUT<0>2
    SLICE_X102Y31.A1     net (fanout=17)       1.212   E2M/EC/rx_state_rx_state[4]_tx_header_buffer_dest_add[47]_wide_mux_525_OUT<0>2
    SLICE_X102Y31.CLK    Tas                   0.030   E2M/EC/tx_header_buffer_dest_add<7>
                                                       E2M/EC/Mmux_tx_state[2]_rx_state[4]_wide_mux_668_OUT446
                                                       E2M/EC/tx_header_buffer_dest_add_4
    -------------------------------------------------  ---------------------------
    Total                                      7.626ns (0.999ns logic, 6.627ns route)
                                                       (13.1% logic, 86.9% route)

--------------------------------------------------------------------------------
Slack (setup paths):    2.504ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/emac_ll/client_side_FIFO/rx_fifo_i/rd_src_rdy_n_int (FF)
  Destination:          E2M/EC/tx_header_buffer_dest_add_4 (FF)
  Requirement:          8.000ns
  Data Path Delay:      5.496ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_125_eth rising at 0.000ns
  Destination Clock:    clk_125_eth rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: E2M/emac_ll/client_side_FIFO/rx_fifo_i/rd_src_rdy_n_int to E2M/EC/tx_header_buffer_dest_add_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X67Y50.BQ      Tcko                  0.337   E2M/emac_ll/client_side_FIFO/rx_fifo_i/rd_src_rdy_n_int
                                                       E2M/emac_ll/client_side_FIFO/rx_fifo_i/rd_src_rdy_n_int
    SLICE_X87Y52.B1      net (fanout=79)       1.661   E2M/emac_ll/client_side_FIFO/rx_fifo_i/rd_src_rdy_n_int
    SLICE_X87Y52.B       Tilo                  0.068   E2M/EC/Mmux_tx_state[2]_PWR_21_o_Mux_659_o1122
                                                       E2M/EC/Mmux_tx_state[2]_PWR_21_o_Mux_659_o11221
    SLICE_X104Y42.C1     net (fanout=9)        2.120   E2M/EC/Mmux_tx_state[2]_PWR_21_o_Mux_659_o1122
    SLICE_X104Y42.C      Tilo                  0.068   E2M/EC/tx_header_buffer_dest_add<39>
                                                       E2M/EC/rx_state_rx_state[4]_tx_header_buffer_dest_add[47]_wide_mux_525_OUT<0>2
    SLICE_X102Y31.A1     net (fanout=17)       1.212   E2M/EC/rx_state_rx_state[4]_tx_header_buffer_dest_add[47]_wide_mux_525_OUT<0>2
    SLICE_X102Y31.CLK    Tas                   0.030   E2M/EC/tx_header_buffer_dest_add<7>
                                                       E2M/EC/Mmux_tx_state[2]_rx_state[4]_wide_mux_668_OUT446
                                                       E2M/EC/tx_header_buffer_dest_add_4
    -------------------------------------------------  ---------------------------
    Total                                      5.496ns (0.503ns logic, 4.993ns route)
                                                       (9.2% logic, 90.8% route)

--------------------------------------------------------------------------------
Slack (setup paths):    2.953ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/emac_ll/client_side_FIFO/rx_fifo_i/rd_src_rdy_n_int (FF)
  Destination:          E2M/EC/tx_header_buffer_dest_add_4 (FF)
  Requirement:          8.000ns
  Data Path Delay:      5.047ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_125_eth rising at 0.000ns
  Destination Clock:    clk_125_eth rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: E2M/emac_ll/client_side_FIFO/rx_fifo_i/rd_src_rdy_n_int to E2M/EC/tx_header_buffer_dest_add_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X67Y50.BQ      Tcko                  0.337   E2M/emac_ll/client_side_FIFO/rx_fifo_i/rd_src_rdy_n_int
                                                       E2M/emac_ll/client_side_FIFO/rx_fifo_i/rd_src_rdy_n_int
    SLICE_X88Y60.A2      net (fanout=79)       1.569   E2M/emac_ll/client_side_FIFO/rx_fifo_i/rd_src_rdy_n_int
    SLICE_X88Y60.AMUX    Tilo                  0.196   E2M/EC/rx_state_rx_state[4]_tx_header_buffer_dest_add[47]_wide_mux_525_OUT<0>31
                                                       E2M/EC/rx_state_rx_state[4]_tx_packet_payload[71]_wide_mux_528_OUT<56>2111
    SLICE_X104Y42.C6     net (fanout=6)        1.635   E2M/EC/rx_state_rx_state[4]_tx_packet_payload[71]_wide_mux_528_OUT<56>211
    SLICE_X104Y42.C      Tilo                  0.068   E2M/EC/tx_header_buffer_dest_add<39>
                                                       E2M/EC/rx_state_rx_state[4]_tx_header_buffer_dest_add[47]_wide_mux_525_OUT<0>2
    SLICE_X102Y31.A1     net (fanout=17)       1.212   E2M/EC/rx_state_rx_state[4]_tx_header_buffer_dest_add[47]_wide_mux_525_OUT<0>2
    SLICE_X102Y31.CLK    Tas                   0.030   E2M/EC/tx_header_buffer_dest_add<7>
                                                       E2M/EC/Mmux_tx_state[2]_rx_state[4]_wide_mux_668_OUT446
                                                       E2M/EC/tx_header_buffer_dest_add_4
    -------------------------------------------------  ---------------------------
    Total                                      5.047ns (0.631ns logic, 4.416ns route)
                                                       (12.5% logic, 87.5% route)

--------------------------------------------------------------------------------

Paths for end point E2M/EC/tx_header_buffer_dest_add_7 (SLICE_X102Y31.D3), 5 paths
--------------------------------------------------------------------------------
Slack (setup paths):    0.524ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/EC/SysACEToEthFifo/FIFO18_inst/FIFO18E1 (RAM)
  Destination:          E2M/EC/tx_header_buffer_dest_add_7 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.476ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_125_eth rising at 0.000ns
  Destination Clock:    clk_125_eth rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: E2M/EC/SysACEToEthFifo/FIFO18_inst/FIFO18E1 to E2M/EC/tx_header_buffer_dest_add_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB18_X4Y12.EMPTY   Trcko_EMPTY           0.833   E2M/EC/SysACEToEthFifo/FIFO18_inst/FIFO18E1
                                                       E2M/EC/SysACEToEthFifo/FIFO18_inst/FIFO18E1
    SLICE_X93Y59.D3      net (fanout=16)       3.082   E2M/EC/fromSysACEFifoEmpty
    SLICE_X93Y59.D       Tilo                  0.068   E2M/EC/tx_header_buffer_len<1>
                                                       E2M/EC/rx_state_rx_state[4]_tx_packet_payload[71]_wide_mux_528_OUT<40>211
    SLICE_X104Y42.C2     net (fanout=5)        2.333   E2M/EC/rx_state_rx_state[4]_tx_packet_payload[71]_wide_mux_528_OUT<40>21
    SLICE_X104Y42.C      Tilo                  0.068   E2M/EC/tx_header_buffer_dest_add<39>
                                                       E2M/EC/rx_state_rx_state[4]_tx_header_buffer_dest_add[47]_wide_mux_525_OUT<0>2
    SLICE_X102Y31.D3     net (fanout=17)       1.064   E2M/EC/rx_state_rx_state[4]_tx_header_buffer_dest_add[47]_wide_mux_525_OUT<0>2
    SLICE_X102Y31.CLK    Tas                   0.028   E2M/EC/tx_header_buffer_dest_add<7>
                                                       E2M/EC/Mmux_tx_state[2]_rx_state[4]_wide_mux_668_OUT416
                                                       E2M/EC/tx_header_buffer_dest_add_7
    -------------------------------------------------  ---------------------------
    Total                                      7.476ns (0.997ns logic, 6.479ns route)
                                                       (13.3% logic, 86.7% route)

--------------------------------------------------------------------------------
Slack (setup paths):    2.654ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/emac_ll/client_side_FIFO/rx_fifo_i/rd_src_rdy_n_int (FF)
  Destination:          E2M/EC/tx_header_buffer_dest_add_7 (FF)
  Requirement:          8.000ns
  Data Path Delay:      5.346ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_125_eth rising at 0.000ns
  Destination Clock:    clk_125_eth rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: E2M/emac_ll/client_side_FIFO/rx_fifo_i/rd_src_rdy_n_int to E2M/EC/tx_header_buffer_dest_add_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X67Y50.BQ      Tcko                  0.337   E2M/emac_ll/client_side_FIFO/rx_fifo_i/rd_src_rdy_n_int
                                                       E2M/emac_ll/client_side_FIFO/rx_fifo_i/rd_src_rdy_n_int
    SLICE_X87Y52.B1      net (fanout=79)       1.661   E2M/emac_ll/client_side_FIFO/rx_fifo_i/rd_src_rdy_n_int
    SLICE_X87Y52.B       Tilo                  0.068   E2M/EC/Mmux_tx_state[2]_PWR_21_o_Mux_659_o1122
                                                       E2M/EC/Mmux_tx_state[2]_PWR_21_o_Mux_659_o11221
    SLICE_X104Y42.C1     net (fanout=9)        2.120   E2M/EC/Mmux_tx_state[2]_PWR_21_o_Mux_659_o1122
    SLICE_X104Y42.C      Tilo                  0.068   E2M/EC/tx_header_buffer_dest_add<39>
                                                       E2M/EC/rx_state_rx_state[4]_tx_header_buffer_dest_add[47]_wide_mux_525_OUT<0>2
    SLICE_X102Y31.D3     net (fanout=17)       1.064   E2M/EC/rx_state_rx_state[4]_tx_header_buffer_dest_add[47]_wide_mux_525_OUT<0>2
    SLICE_X102Y31.CLK    Tas                   0.028   E2M/EC/tx_header_buffer_dest_add<7>
                                                       E2M/EC/Mmux_tx_state[2]_rx_state[4]_wide_mux_668_OUT416
                                                       E2M/EC/tx_header_buffer_dest_add_7
    -------------------------------------------------  ---------------------------
    Total                                      5.346ns (0.501ns logic, 4.845ns route)
                                                       (9.4% logic, 90.6% route)

--------------------------------------------------------------------------------
Slack (setup paths):    3.103ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/emac_ll/client_side_FIFO/rx_fifo_i/rd_src_rdy_n_int (FF)
  Destination:          E2M/EC/tx_header_buffer_dest_add_7 (FF)
  Requirement:          8.000ns
  Data Path Delay:      4.897ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_125_eth rising at 0.000ns
  Destination Clock:    clk_125_eth rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: E2M/emac_ll/client_side_FIFO/rx_fifo_i/rd_src_rdy_n_int to E2M/EC/tx_header_buffer_dest_add_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X67Y50.BQ      Tcko                  0.337   E2M/emac_ll/client_side_FIFO/rx_fifo_i/rd_src_rdy_n_int
                                                       E2M/emac_ll/client_side_FIFO/rx_fifo_i/rd_src_rdy_n_int
    SLICE_X88Y60.A2      net (fanout=79)       1.569   E2M/emac_ll/client_side_FIFO/rx_fifo_i/rd_src_rdy_n_int
    SLICE_X88Y60.AMUX    Tilo                  0.196   E2M/EC/rx_state_rx_state[4]_tx_header_buffer_dest_add[47]_wide_mux_525_OUT<0>31
                                                       E2M/EC/rx_state_rx_state[4]_tx_packet_payload[71]_wide_mux_528_OUT<56>2111
    SLICE_X104Y42.C6     net (fanout=6)        1.635   E2M/EC/rx_state_rx_state[4]_tx_packet_payload[71]_wide_mux_528_OUT<56>211
    SLICE_X104Y42.C      Tilo                  0.068   E2M/EC/tx_header_buffer_dest_add<39>
                                                       E2M/EC/rx_state_rx_state[4]_tx_header_buffer_dest_add[47]_wide_mux_525_OUT<0>2
    SLICE_X102Y31.D3     net (fanout=17)       1.064   E2M/EC/rx_state_rx_state[4]_tx_header_buffer_dest_add[47]_wide_mux_525_OUT<0>2
    SLICE_X102Y31.CLK    Tas                   0.028   E2M/EC/tx_header_buffer_dest_add<7>
                                                       E2M/EC/Mmux_tx_state[2]_rx_state[4]_wide_mux_668_OUT416
                                                       E2M/EC/tx_header_buffer_dest_add_7
    -------------------------------------------------  ---------------------------
    Total                                      4.897ns (0.629ns logic, 4.268ns route)
                                                       (12.8% logic, 87.2% route)

--------------------------------------------------------------------------------

Paths for end point E2M/EC/tx_header_buffer_dest_add_8 (SLICE_X106Y34.A3), 5 paths
--------------------------------------------------------------------------------
Slack (setup paths):    0.647ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/EC/SysACEToEthFifo/FIFO18_inst/FIFO18E1 (RAM)
  Destination:          E2M/EC/tx_header_buffer_dest_add_8 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.353ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_125_eth rising at 0.000ns
  Destination Clock:    clk_125_eth rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: E2M/EC/SysACEToEthFifo/FIFO18_inst/FIFO18E1 to E2M/EC/tx_header_buffer_dest_add_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB18_X4Y12.EMPTY   Trcko_EMPTY           0.833   E2M/EC/SysACEToEthFifo/FIFO18_inst/FIFO18E1
                                                       E2M/EC/SysACEToEthFifo/FIFO18_inst/FIFO18E1
    SLICE_X93Y59.D3      net (fanout=16)       3.082   E2M/EC/fromSysACEFifoEmpty
    SLICE_X93Y59.D       Tilo                  0.068   E2M/EC/tx_header_buffer_len<1>
                                                       E2M/EC/rx_state_rx_state[4]_tx_packet_payload[71]_wide_mux_528_OUT<40>211
    SLICE_X104Y42.C2     net (fanout=5)        2.333   E2M/EC/rx_state_rx_state[4]_tx_packet_payload[71]_wide_mux_528_OUT<40>21
    SLICE_X104Y42.C      Tilo                  0.068   E2M/EC/tx_header_buffer_dest_add<39>
                                                       E2M/EC/rx_state_rx_state[4]_tx_header_buffer_dest_add[47]_wide_mux_525_OUT<0>2
    SLICE_X106Y34.A3     net (fanout=17)       0.939   E2M/EC/rx_state_rx_state[4]_tx_header_buffer_dest_add[47]_wide_mux_525_OUT<0>2
    SLICE_X106Y34.CLK    Tas                   0.030   E2M/EC/tx_header_buffer_dest_add<10>
                                                       E2M/EC/Mmux_tx_state[2]_rx_state[4]_wide_mux_668_OUT406
                                                       E2M/EC/tx_header_buffer_dest_add_8
    -------------------------------------------------  ---------------------------
    Total                                      7.353ns (0.999ns logic, 6.354ns route)
                                                       (13.6% logic, 86.4% route)

--------------------------------------------------------------------------------
Slack (setup paths):    2.777ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/emac_ll/client_side_FIFO/rx_fifo_i/rd_src_rdy_n_int (FF)
  Destination:          E2M/EC/tx_header_buffer_dest_add_8 (FF)
  Requirement:          8.000ns
  Data Path Delay:      5.223ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_125_eth rising at 0.000ns
  Destination Clock:    clk_125_eth rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: E2M/emac_ll/client_side_FIFO/rx_fifo_i/rd_src_rdy_n_int to E2M/EC/tx_header_buffer_dest_add_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X67Y50.BQ      Tcko                  0.337   E2M/emac_ll/client_side_FIFO/rx_fifo_i/rd_src_rdy_n_int
                                                       E2M/emac_ll/client_side_FIFO/rx_fifo_i/rd_src_rdy_n_int
    SLICE_X87Y52.B1      net (fanout=79)       1.661   E2M/emac_ll/client_side_FIFO/rx_fifo_i/rd_src_rdy_n_int
    SLICE_X87Y52.B       Tilo                  0.068   E2M/EC/Mmux_tx_state[2]_PWR_21_o_Mux_659_o1122
                                                       E2M/EC/Mmux_tx_state[2]_PWR_21_o_Mux_659_o11221
    SLICE_X104Y42.C1     net (fanout=9)        2.120   E2M/EC/Mmux_tx_state[2]_PWR_21_o_Mux_659_o1122
    SLICE_X104Y42.C      Tilo                  0.068   E2M/EC/tx_header_buffer_dest_add<39>
                                                       E2M/EC/rx_state_rx_state[4]_tx_header_buffer_dest_add[47]_wide_mux_525_OUT<0>2
    SLICE_X106Y34.A3     net (fanout=17)       0.939   E2M/EC/rx_state_rx_state[4]_tx_header_buffer_dest_add[47]_wide_mux_525_OUT<0>2
    SLICE_X106Y34.CLK    Tas                   0.030   E2M/EC/tx_header_buffer_dest_add<10>
                                                       E2M/EC/Mmux_tx_state[2]_rx_state[4]_wide_mux_668_OUT406
                                                       E2M/EC/tx_header_buffer_dest_add_8
    -------------------------------------------------  ---------------------------
    Total                                      5.223ns (0.503ns logic, 4.720ns route)
                                                       (9.6% logic, 90.4% route)

--------------------------------------------------------------------------------
Slack (setup paths):    3.226ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/emac_ll/client_side_FIFO/rx_fifo_i/rd_src_rdy_n_int (FF)
  Destination:          E2M/EC/tx_header_buffer_dest_add_8 (FF)
  Requirement:          8.000ns
  Data Path Delay:      4.774ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_125_eth rising at 0.000ns
  Destination Clock:    clk_125_eth rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: E2M/emac_ll/client_side_FIFO/rx_fifo_i/rd_src_rdy_n_int to E2M/EC/tx_header_buffer_dest_add_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X67Y50.BQ      Tcko                  0.337   E2M/emac_ll/client_side_FIFO/rx_fifo_i/rd_src_rdy_n_int
                                                       E2M/emac_ll/client_side_FIFO/rx_fifo_i/rd_src_rdy_n_int
    SLICE_X88Y60.A2      net (fanout=79)       1.569   E2M/emac_ll/client_side_FIFO/rx_fifo_i/rd_src_rdy_n_int
    SLICE_X88Y60.AMUX    Tilo                  0.196   E2M/EC/rx_state_rx_state[4]_tx_header_buffer_dest_add[47]_wide_mux_525_OUT<0>31
                                                       E2M/EC/rx_state_rx_state[4]_tx_packet_payload[71]_wide_mux_528_OUT<56>2111
    SLICE_X104Y42.C6     net (fanout=6)        1.635   E2M/EC/rx_state_rx_state[4]_tx_packet_payload[71]_wide_mux_528_OUT<56>211
    SLICE_X104Y42.C      Tilo                  0.068   E2M/EC/tx_header_buffer_dest_add<39>
                                                       E2M/EC/rx_state_rx_state[4]_tx_header_buffer_dest_add[47]_wide_mux_525_OUT<0>2
    SLICE_X106Y34.A3     net (fanout=17)       0.939   E2M/EC/rx_state_rx_state[4]_tx_header_buffer_dest_add[47]_wide_mux_525_OUT<0>2
    SLICE_X106Y34.CLK    Tas                   0.030   E2M/EC/tx_header_buffer_dest_add<10>
                                                       E2M/EC/Mmux_tx_state[2]_rx_state[4]_wide_mux_668_OUT406
                                                       E2M/EC/tx_header_buffer_dest_add_8
    -------------------------------------------------  ---------------------------
    Total                                      4.774ns (0.631ns logic, 4.143ns route)
                                                       (13.2% logic, 86.8% route)

--------------------------------------------------------------------------------
Hold Paths: TS_hard_reset_IG = MAXDELAY FROM TIMEGRP "hard_reset" TO TIMEGRP "FFS" 8 ns         DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point E2M/EC/fifoToSysACERead (SLICE_X67Y37.A5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.109ns (requirement - (clock path skew + uncertainty - data path))
  Source:               E2M/EC/fifoToSysACERead (FF)
  Destination:          E2M/EC/fifoToSysACERead (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.109ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         E2M/EC/sysACE_clk_o rising at 30.200ns
  Destination Clock:    E2M/EC/sysACE_clk_o rising at 30.200ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: E2M/EC/fifoToSysACERead to E2M/EC/fifoToSysACERead
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X67Y37.AQ      Tcko                  0.098   E2M/EC/fifoToSysACERead
                                                       E2M/EC/fifoToSysACERead
    SLICE_X67Y37.A5      net (fanout=2)        0.067   E2M/EC/fifoToSysACERead
    SLICE_X67Y37.CLK     Tah         (-Th)     0.056   E2M/EC/fifoToSysACERead
                                                       E2M/EC/sysACE_state[2]_fifoToSysACERead_Select_820_o1
                                                       E2M/EC/fifoToSysACERead
    -------------------------------------------------  ---------------------------
    Total                                      0.109ns (0.042ns logic, 0.067ns route)
                                                       (38.5% logic, 61.5% route)
--------------------------------------------------------------------------------

Paths for end point E2M/emac_ll/client_side_FIFO/rx_fifo_i/rd_sof_n_int (SLICE_X97Y58.A5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.110ns (requirement - (clock path skew + uncertainty - data path))
  Source:               E2M/emac_ll/client_side_FIFO/rx_fifo_i/rd_sof_n_int (FF)
  Destination:          E2M/emac_ll/client_side_FIFO/rx_fifo_i/rd_sof_n_int (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.110ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_125_eth rising at 8.000ns
  Destination Clock:    clk_125_eth rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: E2M/emac_ll/client_side_FIFO/rx_fifo_i/rd_sof_n_int to E2M/emac_ll/client_side_FIFO/rx_fifo_i/rd_sof_n_int
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X97Y58.AQ      Tcko                  0.098   E2M/emac_ll/client_side_FIFO/rx_fifo_i/rd_sof_n_int
                                                       E2M/emac_ll/client_side_FIFO/rx_fifo_i/rd_sof_n_int
    SLICE_X97Y58.A5      net (fanout=4)        0.067   E2M/emac_ll/client_side_FIFO/rx_fifo_i/rd_sof_n_int
    SLICE_X97Y58.CLK     Tah         (-Th)     0.055   E2M/emac_ll/client_side_FIFO/rx_fifo_i/rd_sof_n_int
                                                       E2M/emac_ll/client_side_FIFO/rx_fifo_i/rd_state[2]_GND_18_o_Select_29_o1
                                                       E2M/emac_ll/client_side_FIFO/rx_fifo_i/rd_sof_n_int
    -------------------------------------------------  ---------------------------
    Total                                      0.110ns (0.043ns logic, 0.067ns route)
                                                       (39.1% logic, 60.9% route)
--------------------------------------------------------------------------------

Paths for end point E2M/emac_ll/client_side_FIFO/rx_fifo_i/rd_addr_9 (SLICE_X111Y77.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.118ns (requirement - (clock path skew + uncertainty - data path))
  Source:               E2M/emac_ll/client_side_FIFO/rx_fifo_i/rd_addr_8 (FF)
  Destination:          E2M/emac_ll/client_side_FIFO/rx_fifo_i/rd_addr_9 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.118ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_125_eth rising at 8.000ns
  Destination Clock:    clk_125_eth rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: E2M/emac_ll/client_side_FIFO/rx_fifo_i/rd_addr_8 to E2M/emac_ll/client_side_FIFO/rx_fifo_i/rd_addr_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X111Y77.AQ     Tcko                  0.098   E2M/emac_ll/client_side_FIFO/rx_fifo_i/rd_addr<11>
                                                       E2M/emac_ll/client_side_FIFO/rx_fifo_i/rd_addr_8
    SLICE_X111Y77.AX     net (fanout=5)        0.053   E2M/emac_ll/client_side_FIFO/rx_fifo_i/rd_addr<8>
    SLICE_X111Y77.CLK    Tckdi       (-Th)     0.033   E2M/emac_ll/client_side_FIFO/rx_fifo_i/rd_addr<11>
                                                       E2M/emac_ll/client_side_FIFO/rx_fifo_i/Maccum_rd_addr_xor<11>
                                                       E2M/emac_ll/client_side_FIFO/rx_fifo_i/rd_addr_9
    -------------------------------------------------  ---------------------------
    Total                                      0.118ns (0.065ns logic, 0.053ns route)
                                                       (55.1% logic, 44.9% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_hard_reset_IG2 = MAXDELAY FROM TIMEGRP "hard_reset" TO 
TIMEGRP "RAMS" 8 ns         DATAPATHONLY;

 577 paths analyzed, 395 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   6.831ns.
--------------------------------------------------------------------------------

Paths for end point E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/v6_noinit.ram/SDP.CASCADED_PRIM36.ram_T (RAMB36_X3Y26.WEAU0), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    1.169ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/emac_ll/client_side_FIFO/rx_fifo_i/rd_src_rdy_n_int (FF)
  Destination:          E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/v6_noinit.ram/SDP.CASCADED_PRIM36.ram_T (RAM)
  Requirement:          8.000ns
  Data Path Delay:      6.831ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_125_eth rising at 0.000ns
  Destination Clock:    clk_125_eth rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: E2M/emac_ll/client_side_FIFO/rx_fifo_i/rd_src_rdy_n_int to E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/v6_noinit.ram/SDP.CASCADED_PRIM36.ram_T
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X67Y50.BQ         Tcko                  0.337   E2M/emac_ll/client_side_FIFO/rx_fifo_i/rd_src_rdy_n_int
                                                          E2M/emac_ll/client_side_FIFO/rx_fifo_i/rd_src_rdy_n_int
    SLICE_X89Y86.A4         net (fanout=79)       2.445   E2M/emac_ll/client_side_FIFO/rx_fifo_i/rd_src_rdy_n_int
    SLICE_X89Y86.AMUX       Tilo                  0.186   E2M/EC/Mmux_rx_state[4]_tx_curr_mem_address[31]_wide_mux_540_OUT1013
                                                          E2M/EC/rx_state_GND_20_o_GND_20_o_AND_58_o1
    RAMB36_X3Y26.WEAU0      net (fanout=256)      3.348   E2M/EC/GND_20_o_GND_20_o_AND_58_o
    RAMB36_X3Y26.CLKARDCLKU Trcck_WEA             0.515   E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/v6_noinit.ram/SDP.CASCADED_PRIM36.ram_T
                                                          E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/v6_noinit.ram/SDP.CASCADED_PRIM36.ram_T
    ----------------------------------------------------  ---------------------------
    Total                                         6.831ns (1.038ns logic, 5.793ns route)
                                                          (15.2% logic, 84.8% route)

--------------------------------------------------------------------------------

Paths for end point E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/v6_noinit.ram/SDP.CASCADED_PRIM36.ram_T (RAMB36_X3Y26.WEAU1), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    1.169ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/emac_ll/client_side_FIFO/rx_fifo_i/rd_src_rdy_n_int (FF)
  Destination:          E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/v6_noinit.ram/SDP.CASCADED_PRIM36.ram_T (RAM)
  Requirement:          8.000ns
  Data Path Delay:      6.831ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_125_eth rising at 0.000ns
  Destination Clock:    clk_125_eth rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: E2M/emac_ll/client_side_FIFO/rx_fifo_i/rd_src_rdy_n_int to E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/v6_noinit.ram/SDP.CASCADED_PRIM36.ram_T
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X67Y50.BQ         Tcko                  0.337   E2M/emac_ll/client_side_FIFO/rx_fifo_i/rd_src_rdy_n_int
                                                          E2M/emac_ll/client_side_FIFO/rx_fifo_i/rd_src_rdy_n_int
    SLICE_X89Y86.A4         net (fanout=79)       2.445   E2M/emac_ll/client_side_FIFO/rx_fifo_i/rd_src_rdy_n_int
    SLICE_X89Y86.AMUX       Tilo                  0.186   E2M/EC/Mmux_rx_state[4]_tx_curr_mem_address[31]_wide_mux_540_OUT1013
                                                          E2M/EC/rx_state_GND_20_o_GND_20_o_AND_58_o1
    RAMB36_X3Y26.WEAU1      net (fanout=256)      3.348   E2M/EC/GND_20_o_GND_20_o_AND_58_o
    RAMB36_X3Y26.CLKARDCLKU Trcck_WEA             0.515   E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/v6_noinit.ram/SDP.CASCADED_PRIM36.ram_T
                                                          E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/v6_noinit.ram/SDP.CASCADED_PRIM36.ram_T
    ----------------------------------------------------  ---------------------------
    Total                                         6.831ns (1.038ns logic, 5.793ns route)
                                                          (15.2% logic, 84.8% route)

--------------------------------------------------------------------------------

Paths for end point E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/v6_noinit.ram/SDP.CASCADED_PRIM36.ram_T (RAMB36_X3Y26.WEAL0), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    1.173ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/emac_ll/client_side_FIFO/rx_fifo_i/rd_src_rdy_n_int (FF)
  Destination:          E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/v6_noinit.ram/SDP.CASCADED_PRIM36.ram_T (RAM)
  Requirement:          8.000ns
  Data Path Delay:      6.827ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_125_eth rising at 0.000ns
  Destination Clock:    clk_125_eth rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: E2M/emac_ll/client_side_FIFO/rx_fifo_i/rd_src_rdy_n_int to E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/v6_noinit.ram/SDP.CASCADED_PRIM36.ram_T
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X67Y50.BQ         Tcko                  0.337   E2M/emac_ll/client_side_FIFO/rx_fifo_i/rd_src_rdy_n_int
                                                          E2M/emac_ll/client_side_FIFO/rx_fifo_i/rd_src_rdy_n_int
    SLICE_X89Y86.A4         net (fanout=79)       2.445   E2M/emac_ll/client_side_FIFO/rx_fifo_i/rd_src_rdy_n_int
    SLICE_X89Y86.AMUX       Tilo                  0.186   E2M/EC/Mmux_rx_state[4]_tx_curr_mem_address[31]_wide_mux_540_OUT1013
                                                          E2M/EC/rx_state_GND_20_o_GND_20_o_AND_58_o1
    RAMB36_X3Y26.WEAL0      net (fanout=256)      3.344   E2M/EC/GND_20_o_GND_20_o_AND_58_o
    RAMB36_X3Y26.CLKARDCLKL Trcck_WEA             0.515   E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/v6_noinit.ram/SDP.CASCADED_PRIM36.ram_T
                                                          E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/v6_noinit.ram/SDP.CASCADED_PRIM36.ram_T
    ----------------------------------------------------  ---------------------------
    Total                                         6.827ns (1.038ns logic, 5.789ns route)
                                                          (15.2% logic, 84.8% route)

--------------------------------------------------------------------------------
Hold Paths: TS_hard_reset_IG2 = MAXDELAY FROM TIMEGRP "hard_reset" TO TIMEGRP "RAMS" 8 ns         DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point E2M/emac_ll/client_side_FIFO/rx_fifo_i/ramgen (RAMB36_X5Y15.ADDRBWRADDRL14), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.241ns (requirement - (clock path skew + uncertainty - data path))
  Source:               E2M/emac_ll/client_side_FIFO/rx_fifo_i/rd_addr_11 (FF)
  Destination:          E2M/emac_ll/client_side_FIFO/rx_fifo_i/ramgen (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.241ns (Levels of Logic = 0)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_125_eth rising at 8.000ns
  Destination Clock:    clk_125_eth rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: E2M/emac_ll/client_side_FIFO/rx_fifo_i/rd_addr_11 to E2M/emac_ll/client_side_FIFO/rx_fifo_i/ramgen
    Location                    Delay type         Delay(ns)  Physical Resource
                                                              Logical Resource(s)
    --------------------------------------------------------  -------------------
    SLICE_X111Y77.DQ            Tcko                  0.098   E2M/emac_ll/client_side_FIFO/rx_fifo_i/rd_addr<11>
                                                              E2M/emac_ll/client_side_FIFO/rx_fifo_i/rd_addr_11
    RAMB36_X5Y15.ADDRBWRADDRL14 net (fanout=5)        0.240   E2M/emac_ll/client_side_FIFO/rx_fifo_i/rd_addr<11>
    RAMB36_X5Y15.CLKBWRCLKL     Trckc_ADDRB (-Th)     0.097   E2M/emac_ll/client_side_FIFO/rx_fifo_i/ramgen
                                                              E2M/emac_ll/client_side_FIFO/rx_fifo_i/ramgen
    --------------------------------------------------------  ---------------------------
    Total                                             0.241ns (0.001ns logic, 0.240ns route)
                                                              (0.4% logic, 99.6% route)
--------------------------------------------------------------------------------

Paths for end point E2M/emac_ll/client_side_FIFO/rx_fifo_i/ramgen (RAMB36_X5Y15.ADDRBWRADDRU14), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.242ns (requirement - (clock path skew + uncertainty - data path))
  Source:               E2M/emac_ll/client_side_FIFO/rx_fifo_i/rd_addr_11 (FF)
  Destination:          E2M/emac_ll/client_side_FIFO/rx_fifo_i/ramgen (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.242ns (Levels of Logic = 0)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_125_eth rising at 8.000ns
  Destination Clock:    clk_125_eth rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: E2M/emac_ll/client_side_FIFO/rx_fifo_i/rd_addr_11 to E2M/emac_ll/client_side_FIFO/rx_fifo_i/ramgen
    Location                    Delay type         Delay(ns)  Physical Resource
                                                              Logical Resource(s)
    --------------------------------------------------------  -------------------
    SLICE_X111Y77.DQ            Tcko                  0.098   E2M/emac_ll/client_side_FIFO/rx_fifo_i/rd_addr<11>
                                                              E2M/emac_ll/client_side_FIFO/rx_fifo_i/rd_addr_11
    RAMB36_X5Y15.ADDRBWRADDRU14 net (fanout=5)        0.241   E2M/emac_ll/client_side_FIFO/rx_fifo_i/rd_addr<11>
    RAMB36_X5Y15.CLKBWRCLKU     Trckc_ADDRB (-Th)     0.097   E2M/emac_ll/client_side_FIFO/rx_fifo_i/ramgen
                                                              E2M/emac_ll/client_side_FIFO/rx_fifo_i/ramgen
    --------------------------------------------------------  ---------------------------
    Total                                             0.242ns (0.001ns logic, 0.241ns route)
                                                              (0.4% logic, 99.6% route)
--------------------------------------------------------------------------------

Paths for end point E2M/emac_ll/client_side_FIFO/rx_fifo_i/ramgen (RAMB36_X5Y15.ADDRBWRADDRU10), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.271ns (requirement - (clock path skew + uncertainty - data path))
  Source:               E2M/emac_ll/client_side_FIFO/rx_fifo_i/rd_addr_7 (FF)
  Destination:          E2M/emac_ll/client_side_FIFO/rx_fifo_i/ramgen (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.271ns (Levels of Logic = 0)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_125_eth rising at 8.000ns
  Destination Clock:    clk_125_eth rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: E2M/emac_ll/client_side_FIFO/rx_fifo_i/rd_addr_7 to E2M/emac_ll/client_side_FIFO/rx_fifo_i/ramgen
    Location                    Delay type         Delay(ns)  Physical Resource
                                                              Logical Resource(s)
    --------------------------------------------------------  -------------------
    SLICE_X111Y76.DQ            Tcko                  0.098   E2M/emac_ll/client_side_FIFO/rx_fifo_i/rd_addr<7>
                                                              E2M/emac_ll/client_side_FIFO/rx_fifo_i/rd_addr_7
    RAMB36_X5Y15.ADDRBWRADDRU10 net (fanout=6)        0.270   E2M/emac_ll/client_side_FIFO/rx_fifo_i/rd_addr<7>
    RAMB36_X5Y15.CLKBWRCLKU     Trckc_ADDRB (-Th)     0.097   E2M/emac_ll/client_side_FIFO/rx_fifo_i/ramgen
                                                              E2M/emac_ll/client_side_FIFO/rx_fifo_i/ramgen
    --------------------------------------------------------  ---------------------------
    Total                                             0.271ns (0.001ns logic, 0.270ns route)
                                                              (0.4% logic, 99.6% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_hard_reset_IG3 = MAXDELAY FROM TIMEGRP "hard_reset" TO 
TIMEGRP "CPUS" 8 ns         DATAPATHONLY;

 12 paths analyzed, 11 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   5.067ns.
--------------------------------------------------------------------------------

Paths for end point E2M/emac_ll/emac_single_block_inst/emac_single_inst/v6_emac (TEMAC_X0Y0.RESET), 2 paths
--------------------------------------------------------------------------------
Slack (setup paths):    2.933ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/delayCtrl0Reset_12 (FF)
  Destination:          E2M/emac_ll/emac_single_block_inst/emac_single_inst/v6_emac (CPU)
  Requirement:          8.000ns
  Data Path Delay:      5.067ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_200 rising at 15.000ns
  Destination Clock:    clk_125_eth rising at 16.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: E2M/delayCtrl0Reset_12 to E2M/emac_ll/emac_single_block_inst/emac_single_inst/v6_emac
    Location                 Delay type         Delay(ns)  Physical Resource
                                                           Logical Resource(s)
    -----------------------------------------------------  -------------------
    SLICE_X97Y62.DQ          Tcko                  0.337   E2M/delayCtrl0Reset<12>
                                                           E2M/delayCtrl0Reset_12
    TEMAC_X0Y0.RESET         net (fanout=90)       3.690   E2M/delayCtrl0Reset<12>
    TEMAC_X0Y0.PHYEMACGTXCLK Tmacrec_RESET         1.040   E2M/emac_ll/emac_single_block_inst/emac_single_inst/v6_emac
                                                           E2M/emac_ll/emac_single_block_inst/emac_single_inst/v6_emac
    -----------------------------------------------------  ---------------------------
    Total                                          5.067ns (1.377ns logic, 3.690ns route)
                                                           (27.2% logic, 72.8% route)

--------------------------------------------------------------------------------
Slack (setup paths):    2.933ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/delayCtrl0Reset_12 (FF)
  Destination:          E2M/emac_ll/emac_single_block_inst/emac_single_inst/v6_emac (CPU)
  Requirement:          8.000ns
  Data Path Delay:      5.067ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_200 rising at 15.000ns
  Destination Clock:    clk_125_eth rising at 16.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: E2M/delayCtrl0Reset_12 to E2M/emac_ll/emac_single_block_inst/emac_single_inst/v6_emac
    Location                           Delay type         Delay(ns)  Physical Resource
                                                                     Logical Resource(s)
    ---------------------------------------------------------------  -------------------
    SLICE_X97Y62.DQ                    Tcko                  0.337   E2M/delayCtrl0Reset<12>
                                                                     E2M/delayCtrl0Reset_12
    TEMAC_X0Y0.RESET                   net (fanout=90)       3.690   E2M/delayCtrl0Reset<12>
    TEMAC_X0Y0.CLIENTEMACTXCLIENTCLKIN Tmacrec_RESET         1.040   E2M/emac_ll/emac_single_block_inst/emac_single_inst/v6_emac
                                                                     E2M/emac_ll/emac_single_block_inst/emac_single_inst/v6_emac
    ---------------------------------------------------------------  ---------------------------
    Total                                                    5.067ns (1.377ns logic, 3.690ns route)
                                                                     (27.2% logic, 72.8% route)

--------------------------------------------------------------------------------

Paths for end point E2M/emac_ll/emac_single_block_inst/emac_single_inst/v6_emac (TEMAC_X0Y0.PHYEMACRXDV), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    3.115ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/emac_ll/emac_single_block_inst/gmii/RX_DV_TO_MAC (FF)
  Destination:          E2M/emac_ll/emac_single_block_inst/emac_single_inst/v6_emac (CPU)
  Requirement:          8.000ns
  Data Path Delay:      4.885ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         GMII_RX_CLK_0_BUFGP rising at 0.000ns
  Destination Clock:    GMII_RX_CLK_0_BUFGP rising at 7.500ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: E2M/emac_ll/emac_single_block_inst/gmii/RX_DV_TO_MAC to E2M/emac_ll/emac_single_block_inst/emac_single_inst/v6_emac
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    ILOGIC_X2Y48.Q1         Tickq                 0.678   E2M/emac_ll/emac_single_block_inst/gmii/RX_DV_TO_MAC
                                                          E2M/emac_ll/emac_single_block_inst/gmii/RX_DV_TO_MAC
    TEMAC_X0Y0.PHYEMACRXDV  net (fanout=1)        4.051   E2M/emac_ll/emac_single_block_inst/gmii/RX_DV_TO_MAC
    TEMAC_X0Y0.PHYEMACRXCLK Tmacdck_VALID         0.156   E2M/emac_ll/emac_single_block_inst/emac_single_inst/v6_emac
                                                          E2M/emac_ll/emac_single_block_inst/emac_single_inst/v6_emac
    ----------------------------------------------------  ---------------------------
    Total                                         4.885ns (0.834ns logic, 4.051ns route)
                                                          (17.1% logic, 82.9% route)

--------------------------------------------------------------------------------

Paths for end point E2M/emac_ll/emac_single_block_inst/emac_single_inst/v6_emac (TEMAC_X0Y0.PHYEMACRXD1), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    3.169ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/emac_ll/emac_single_block_inst/gmii/RXD_TO_MAC_1 (FF)
  Destination:          E2M/emac_ll/emac_single_block_inst/emac_single_inst/v6_emac (CPU)
  Requirement:          8.000ns
  Data Path Delay:      4.831ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         GMII_RX_CLK_0_BUFGP rising at 0.000ns
  Destination Clock:    GMII_RX_CLK_0_BUFGP rising at 7.500ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: E2M/emac_ll/emac_single_block_inst/gmii/RXD_TO_MAC_1 to E2M/emac_ll/emac_single_block_inst/emac_single_inst/v6_emac
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    ILOGIC_X2Y50.Q1         Tickq                 0.678   E2M/emac_ll/emac_single_block_inst/gmii/RXD_TO_MAC<1>
                                                          E2M/emac_ll/emac_single_block_inst/gmii/RXD_TO_MAC_1
    TEMAC_X0Y0.PHYEMACRXD1  net (fanout=1)        3.321   E2M/emac_ll/emac_single_block_inst/gmii/RXD_TO_MAC<1>
    TEMAC_X0Y0.PHYEMACRXCLK Tmacdck_RXD           0.832   E2M/emac_ll/emac_single_block_inst/emac_single_inst/v6_emac
                                                          E2M/emac_ll/emac_single_block_inst/emac_single_inst/v6_emac
    ----------------------------------------------------  ---------------------------
    Total                                         4.831ns (1.510ns logic, 3.321ns route)
                                                          (31.3% logic, 68.7% route)

--------------------------------------------------------------------------------
Hold Paths: TS_hard_reset_IG3 = MAXDELAY FROM TIMEGRP "hard_reset" TO TIMEGRP "CPUS" 8 ns         DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point E2M/emac_ll/emac_single_block_inst/emac_single_inst/v6_emac (TEMAC_X0Y0.RESET), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.465ns (requirement - (clock path skew + uncertainty - data path))
  Source:               E2M/delayCtrl0Reset_12 (FF)
  Destination:          E2M/emac_ll/emac_single_block_inst/emac_single_inst/v6_emac (CPU)
  Requirement:          0.000ns
  Data Path Delay:      1.465ns (Levels of Logic = 0)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_200 rising at 15.000ns
  Destination Clock:    clk_125_eth rising at 16.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: E2M/delayCtrl0Reset_12 to E2M/emac_ll/emac_single_block_inst/emac_single_inst/v6_emac
    Location                 Delay type         Delay(ns)  Physical Resource
                                                           Logical Resource(s)
    -----------------------------------------------------  -------------------
    SLICE_X97Y62.DQ          Tcko                  0.098   E2M/delayCtrl0Reset<12>
                                                           E2M/delayCtrl0Reset_12
    TEMAC_X0Y0.RESET         net (fanout=90)       1.679   E2M/delayCtrl0Reset<12>
    TEMAC_X0Y0.PHYEMACGTXCLK Tmacrem_RESET(-Th)     0.312   E2M/emac_ll/emac_single_block_inst/emac_single_inst/v6_emac
                                                           E2M/emac_ll/emac_single_block_inst/emac_single_inst/v6_emac
    -----------------------------------------------------  ---------------------------
    Total                                          1.465ns (-0.214ns logic, 1.679ns route)
                                                           (-14.6% logic, 114.6% route)
--------------------------------------------------------------------------------
Slack (hold path):      1.465ns (requirement - (clock path skew + uncertainty - data path))
  Source:               E2M/delayCtrl0Reset_12 (FF)
  Destination:          E2M/emac_ll/emac_single_block_inst/emac_single_inst/v6_emac (CPU)
  Requirement:          0.000ns
  Data Path Delay:      1.465ns (Levels of Logic = 0)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_200 rising at 15.000ns
  Destination Clock:    clk_125_eth rising at 16.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: E2M/delayCtrl0Reset_12 to E2M/emac_ll/emac_single_block_inst/emac_single_inst/v6_emac
    Location                           Delay type         Delay(ns)  Physical Resource
                                                                     Logical Resource(s)
    ---------------------------------------------------------------  -------------------
    SLICE_X97Y62.DQ                    Tcko                  0.098   E2M/delayCtrl0Reset<12>
                                                                     E2M/delayCtrl0Reset_12
    TEMAC_X0Y0.RESET                   net (fanout=90)       1.679   E2M/delayCtrl0Reset<12>
    TEMAC_X0Y0.CLIENTEMACTXCLIENTCLKIN Tmacrem_RESET(-Th)     0.312   E2M/emac_ll/emac_single_block_inst/emac_single_inst/v6_emac
                                                                     E2M/emac_ll/emac_single_block_inst/emac_single_inst/v6_emac
    ---------------------------------------------------------------  ---------------------------
    Total                                                    1.465ns (-0.214ns logic, 1.679ns route)
                                                                     (-14.6% logic, 114.6% route)
--------------------------------------------------------------------------------

Paths for end point E2M/emac_ll/emac_single_block_inst/emac_single_inst/v6_emac (TEMAC_X0Y0.PHYEMACRXD6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.584ns (requirement - (clock path skew + uncertainty - data path))
  Source:               E2M/emac_ll/emac_single_block_inst/gmii/RXD_TO_MAC_6 (FF)
  Destination:          E2M/emac_ll/emac_single_block_inst/emac_single_inst/v6_emac (CPU)
  Requirement:          0.000ns
  Data Path Delay:      1.584ns (Levels of Logic = 0)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         GMII_RX_CLK_0_BUFGP rising at 7.500ns
  Destination Clock:    GMII_RX_CLK_0_BUFGP rising at 7.500ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: E2M/emac_ll/emac_single_block_inst/gmii/RXD_TO_MAC_6 to E2M/emac_ll/emac_single_block_inst/emac_single_inst/v6_emac
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    ILOGIC_X2Y60.Q1         Tickq                 0.208   E2M/emac_ll/emac_single_block_inst/gmii/RXD_TO_MAC<6>
                                                          E2M/emac_ll/emac_single_block_inst/gmii/RXD_TO_MAC_6
    TEMAC_X0Y0.PHYEMACRXD6  net (fanout=1)        1.626   E2M/emac_ll/emac_single_block_inst/gmii/RXD_TO_MAC<6>
    TEMAC_X0Y0.PHYEMACRXCLK Tmacckd_RXD (-Th)     0.250   E2M/emac_ll/emac_single_block_inst/emac_single_inst/v6_emac
                                                          E2M/emac_ll/emac_single_block_inst/emac_single_inst/v6_emac
    ----------------------------------------------------  ---------------------------
    Total                                         1.584ns (-0.042ns logic, 1.626ns route)
                                                          (-2.7% logic, 102.7% route)
--------------------------------------------------------------------------------

Paths for end point E2M/emac_ll/emac_single_block_inst/emac_single_inst/v6_emac (TEMAC_X0Y0.PHYEMACRXD7), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.586ns (requirement - (clock path skew + uncertainty - data path))
  Source:               E2M/emac_ll/emac_single_block_inst/gmii/RXD_TO_MAC_7 (FF)
  Destination:          E2M/emac_ll/emac_single_block_inst/emac_single_inst/v6_emac (CPU)
  Requirement:          0.000ns
  Data Path Delay:      1.586ns (Levels of Logic = 0)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         GMII_RX_CLK_0_BUFGP rising at 7.500ns
  Destination Clock:    GMII_RX_CLK_0_BUFGP rising at 7.500ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: E2M/emac_ll/emac_single_block_inst/gmii/RXD_TO_MAC_7 to E2M/emac_ll/emac_single_block_inst/emac_single_inst/v6_emac
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    ILOGIC_X2Y61.Q1         Tickq                 0.208   E2M/emac_ll/emac_single_block_inst/gmii/RXD_TO_MAC<7>
                                                          E2M/emac_ll/emac_single_block_inst/gmii/RXD_TO_MAC_7
    TEMAC_X0Y0.PHYEMACRXD7  net (fanout=1)        1.628   E2M/emac_ll/emac_single_block_inst/gmii/RXD_TO_MAC<7>
    TEMAC_X0Y0.PHYEMACRXCLK Tmacckd_RXD (-Th)     0.250   E2M/emac_ll/emac_single_block_inst/emac_single_inst/v6_emac
                                                          E2M/emac_ll/emac_single_block_inst/emac_single_inst/v6_emac
    ----------------------------------------------------  ---------------------------
    Total                                         1.586ns (-0.042ns logic, 1.628ns route)
                                                          (-2.6% logic, 102.6% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_clk_125_eth_i = PERIOD TIMEGRP "clk_125_eth_i" TS_CLK_200 
/ 0.625 HIGH 50%;

 93192 paths analyzed, 5159 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   7.662ns.
--------------------------------------------------------------------------------

Paths for end point E2M/EC/tx_read_len_9 (SLICE_X107Y77.C2), 502 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.338ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/EC/tx_state_FSM_FFd2 (FF)
  Destination:          E2M/EC/tx_read_len_9 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.522ns (Levels of Logic = 6)
  Clock Path Skew:      -0.076ns (1.000 - 1.076)
  Source Clock:         clk_125_eth rising at 0.000ns
  Destination Clock:    clk_125_eth rising at 8.000ns
  Clock Uncertainty:    0.064ns

  Clock Uncertainty:          0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.107ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: E2M/EC/tx_state_FSM_FFd2 to E2M/EC/tx_read_len_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X95Y64.CQ      Tcko                  0.337   E2M/EC/tx_state_FSM_FFd2
                                                       E2M/EC/tx_state_FSM_FFd2
    SLICE_X77Y51.D1      net (fanout=234)      2.014   E2M/EC/tx_state_FSM_FFd2
    SLICE_X77Y51.DMUX    Tilo                  0.192   E2M/EC/tx_state<1>
                                                       E2M/EC/tx_state_FSM_FFd3-In41
    SLICE_X103Y76.C4     net (fanout=242)      2.551   E2M/EC/Mmux_tx_state[2]_rx_state[4]_wide_mux_666_OUT[65]13
    SLICE_X103Y76.C      Tilo                  0.068   E2M/EC/tx_readback_after_execute
                                                       E2M/EC/Mmux_rx_state[4]_tx_read_len[15]_wide_mux_549_OUT11111
    SLICE_X107Y76.C4     net (fanout=48)       0.569   E2M/EC/Mmux_rx_state[4]_tx_read_len[15]_wide_mux_549_OUT1111
    SLICE_X107Y76.C      Tilo                  0.068   E2M/EC/Mmux_tx_state[2]_rx_state[4]_wide_mux_665_OUT16
                                                       E2M/EC/Mmux_tx_state[2]_rx_state[4]_wide_mux_665_OUT161
    SLICE_X107Y76.B3     net (fanout=1)        0.456   E2M/EC/Mmux_tx_state[2]_rx_state[4]_wide_mux_665_OUT16
    SLICE_X107Y76.B      Tilo                  0.068   E2M/EC/Mmux_tx_state[2]_rx_state[4]_wide_mux_665_OUT16
                                                       E2M/EC/Mmux_tx_state[2]_rx_state[4]_wide_mux_665_OUT162
    SLICE_X107Y77.D2     net (fanout=1)        0.595   E2M/EC/Mmux_tx_state[2]_rx_state[4]_wide_mux_665_OUT161
    SLICE_X107Y77.D      Tilo                  0.068   E2M/EC/tx_read_len<9>
                                                       E2M/EC/Mmux_tx_state[2]_rx_state[4]_wide_mux_665_OUT163
    SLICE_X107Y77.C2     net (fanout=1)        0.463   E2M/EC/Mmux_tx_state[2]_rx_state[4]_wide_mux_665_OUT162
    SLICE_X107Y77.CLK    Tas                   0.073   E2M/EC/tx_read_len<9>
                                                       E2M/EC/Mmux_tx_state[2]_rx_state[4]_wide_mux_665_OUT164
                                                       E2M/EC/tx_read_len_9
    -------------------------------------------------  ---------------------------
    Total                                      7.522ns (0.874ns logic, 6.648ns route)
                                                       (11.6% logic, 88.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.607ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/EC/tx_state_FSM_FFd1 (FF)
  Destination:          E2M/EC/tx_read_len_9 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.250ns (Levels of Logic = 6)
  Clock Path Skew:      -0.079ns (1.000 - 1.079)
  Source Clock:         clk_125_eth rising at 0.000ns
  Destination Clock:    clk_125_eth rising at 8.000ns
  Clock Uncertainty:    0.064ns

  Clock Uncertainty:          0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.107ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: E2M/EC/tx_state_FSM_FFd1 to E2M/EC/tx_read_len_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X92Y65.AQ      Tcko                  0.381   E2M/EC/tx_state_FSM_FFd1
                                                       E2M/EC/tx_state_FSM_FFd1
    SLICE_X77Y51.D4      net (fanout=268)      1.704   E2M/EC/tx_state_FSM_FFd1
    SLICE_X77Y51.DMUX    Tilo                  0.186   E2M/EC/tx_state<1>
                                                       E2M/EC/tx_state_FSM_FFd3-In41
    SLICE_X103Y76.C4     net (fanout=242)      2.551   E2M/EC/Mmux_tx_state[2]_rx_state[4]_wide_mux_666_OUT[65]13
    SLICE_X103Y76.C      Tilo                  0.068   E2M/EC/tx_readback_after_execute
                                                       E2M/EC/Mmux_rx_state[4]_tx_read_len[15]_wide_mux_549_OUT11111
    SLICE_X107Y76.C4     net (fanout=48)       0.569   E2M/EC/Mmux_rx_state[4]_tx_read_len[15]_wide_mux_549_OUT1111
    SLICE_X107Y76.C      Tilo                  0.068   E2M/EC/Mmux_tx_state[2]_rx_state[4]_wide_mux_665_OUT16
                                                       E2M/EC/Mmux_tx_state[2]_rx_state[4]_wide_mux_665_OUT161
    SLICE_X107Y76.B3     net (fanout=1)        0.456   E2M/EC/Mmux_tx_state[2]_rx_state[4]_wide_mux_665_OUT16
    SLICE_X107Y76.B      Tilo                  0.068   E2M/EC/Mmux_tx_state[2]_rx_state[4]_wide_mux_665_OUT16
                                                       E2M/EC/Mmux_tx_state[2]_rx_state[4]_wide_mux_665_OUT162
    SLICE_X107Y77.D2     net (fanout=1)        0.595   E2M/EC/Mmux_tx_state[2]_rx_state[4]_wide_mux_665_OUT161
    SLICE_X107Y77.D      Tilo                  0.068   E2M/EC/tx_read_len<9>
                                                       E2M/EC/Mmux_tx_state[2]_rx_state[4]_wide_mux_665_OUT163
    SLICE_X107Y77.C2     net (fanout=1)        0.463   E2M/EC/Mmux_tx_state[2]_rx_state[4]_wide_mux_665_OUT162
    SLICE_X107Y77.CLK    Tas                   0.073   E2M/EC/tx_read_len<9>
                                                       E2M/EC/Mmux_tx_state[2]_rx_state[4]_wide_mux_665_OUT164
                                                       E2M/EC/tx_read_len_9
    -------------------------------------------------  ---------------------------
    Total                                      7.250ns (0.912ns logic, 6.338ns route)
                                                       (12.6% logic, 87.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.992ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/EC/rx_command_counter_1 (FF)
  Destination:          E2M/EC/tx_read_len_9 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.814ns (Levels of Logic = 5)
  Clock Path Skew:      -0.130ns (1.513 - 1.643)
  Source Clock:         clk_125_eth rising at 0.000ns
  Destination Clock:    clk_125_eth rising at 8.000ns
  Clock Uncertainty:    0.064ns

  Clock Uncertainty:          0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.107ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: E2M/EC/rx_command_counter_1 to E2M/EC/tx_read_len_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X82Y44.CQ      Tcko                  0.337   E2M/EC/rx_command_counter<2>
                                                       E2M/EC/rx_command_counter_1
    SLICE_X84Y44.D3      net (fanout=17)       0.534   E2M/EC/rx_command_counter<1>
    SLICE_X84Y44.D       Tilo                  0.068   E2M/EC/rx_header_counter<3>
                                                       E2M/EC/rx_state__n3930<2>121
    SLICE_X82Y60.A3      net (fanout=38)       1.823   E2M/EC/rx_state__n3930<2>12
    SLICE_X82Y60.A       Tilo                  0.068   E2M/EC/Mmux_tx_state[2]_rx_state[4]_wide_mux_664_OUT115
                                                       E2M/EC/rx_state__n4278_inv111
    SLICE_X107Y76.B1     net (fanout=66)       2.717   E2M/EC/Mmux_tx_header_buffer_len[15]_tx_header_buffer_len[15]_mux_211_OUT17
    SLICE_X107Y76.B      Tilo                  0.068   E2M/EC/Mmux_tx_state[2]_rx_state[4]_wide_mux_665_OUT16
                                                       E2M/EC/Mmux_tx_state[2]_rx_state[4]_wide_mux_665_OUT162
    SLICE_X107Y77.D2     net (fanout=1)        0.595   E2M/EC/Mmux_tx_state[2]_rx_state[4]_wide_mux_665_OUT161
    SLICE_X107Y77.D      Tilo                  0.068   E2M/EC/tx_read_len<9>
                                                       E2M/EC/Mmux_tx_state[2]_rx_state[4]_wide_mux_665_OUT163
    SLICE_X107Y77.C2     net (fanout=1)        0.463   E2M/EC/Mmux_tx_state[2]_rx_state[4]_wide_mux_665_OUT162
    SLICE_X107Y77.CLK    Tas                   0.073   E2M/EC/tx_read_len<9>
                                                       E2M/EC/Mmux_tx_state[2]_rx_state[4]_wide_mux_665_OUT164
                                                       E2M/EC/tx_read_len_9
    -------------------------------------------------  ---------------------------
    Total                                      6.814ns (0.682ns logic, 6.132ns route)
                                                       (10.0% logic, 90.0% route)

--------------------------------------------------------------------------------

Paths for end point E2M/EC/rx_ll_dst_rdy_out (SLICE_X85Y43.A2), 511 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.402ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/emac_ll/client_side_FIFO/rx_fifo_i/rd_data_out_4 (FF)
  Destination:          E2M/EC/rx_ll_dst_rdy_out (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.486ns (Levels of Logic = 5)
  Clock Path Skew:      -0.048ns (1.037 - 1.085)
  Source Clock:         clk_125_eth rising at 0.000ns
  Destination Clock:    clk_125_eth rising at 8.000ns
  Clock Uncertainty:    0.064ns

  Clock Uncertainty:          0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.107ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: E2M/emac_ll/client_side_FIFO/rx_fifo_i/rd_data_out_4 to E2M/EC/rx_ll_dst_rdy_out
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X92Y70.AQ      Tcko                  0.381   E2M/emac_ll/client_side_FIFO/rx_fifo_i/rd_data_out<7>
                                                       E2M/emac_ll/client_side_FIFO/rx_fifo_i/rd_data_out_4
    SLICE_X91Y27.B1      net (fanout=52)       3.513   E2M/emac_ll/client_side_FIFO/rx_fifo_i/rd_data_out<4>
    SLICE_X91Y27.COUT    Topcyb                0.404   E2M/EC/Mcompar_n0511_cy<3>
                                                       E2M/EC/Mcompar_n0511_lut<1>
                                                       E2M/EC/Mcompar_n0511_cy<3>
    SLICE_X91Y28.CIN     net (fanout=1)        0.000   E2M/EC/Mcompar_n0511_cy<3>
    SLICE_X91Y28.BMUX    Tcinb                 0.215   E2M/EC/n0511
                                                       E2M/EC/Mcompar_n0511_cy<5>
    SLICE_X83Y43.A4      net (fanout=4)        1.414   E2M/EC/n0511
    SLICE_X83Y43.A       Tilo                  0.068   E2M/EC/_n3736
                                                       E2M/EC/rx_state__n4868_inv7
    SLICE_X84Y44.B1      net (fanout=1)        0.770   E2M/EC/rx_state__n4868_inv9
    SLICE_X84Y44.B       Tilo                  0.068   E2M/EC/rx_header_counter<3>
                                                       E2M/EC/rx_state__n4868_inv9_SW0
    SLICE_X85Y43.A2      net (fanout=1)        0.580   N319
    SLICE_X85Y43.CLK     Tas                   0.073   E2M/EC/rx_ll_dst_rdy_out
                                                       E2M/EC/rx_ll_dst_rdy_out_rstpot
                                                       E2M/EC/rx_ll_dst_rdy_out
    -------------------------------------------------  ---------------------------
    Total                                      7.486ns (1.209ns logic, 6.277ns route)
                                                       (16.2% logic, 83.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.722ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/emac_ll/client_side_FIFO/rx_fifo_i/rd_data_out_7 (FF)
  Destination:          E2M/EC/rx_ll_dst_rdy_out (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.166ns (Levels of Logic = 5)
  Clock Path Skew:      -0.048ns (1.037 - 1.085)
  Source Clock:         clk_125_eth rising at 0.000ns
  Destination Clock:    clk_125_eth rising at 8.000ns
  Clock Uncertainty:    0.064ns

  Clock Uncertainty:          0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.107ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: E2M/emac_ll/client_side_FIFO/rx_fifo_i/rd_data_out_7 to E2M/EC/rx_ll_dst_rdy_out
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X92Y70.DQ      Tcko                  0.381   E2M/emac_ll/client_side_FIFO/rx_fifo_i/rd_data_out<7>
                                                       E2M/emac_ll/client_side_FIFO/rx_fifo_i/rd_data_out_7
    SLICE_X91Y27.C6      net (fanout=40)       3.259   E2M/emac_ll/client_side_FIFO/rx_fifo_i/rd_data_out<7>
    SLICE_X91Y27.COUT    Topcyc                0.338   E2M/EC/Mcompar_n0511_cy<3>
                                                       E2M/EC/Mcompar_n0511_lut<2>
                                                       E2M/EC/Mcompar_n0511_cy<3>
    SLICE_X91Y28.CIN     net (fanout=1)        0.000   E2M/EC/Mcompar_n0511_cy<3>
    SLICE_X91Y28.BMUX    Tcinb                 0.215   E2M/EC/n0511
                                                       E2M/EC/Mcompar_n0511_cy<5>
    SLICE_X83Y43.A4      net (fanout=4)        1.414   E2M/EC/n0511
    SLICE_X83Y43.A       Tilo                  0.068   E2M/EC/_n3736
                                                       E2M/EC/rx_state__n4868_inv7
    SLICE_X84Y44.B1      net (fanout=1)        0.770   E2M/EC/rx_state__n4868_inv9
    SLICE_X84Y44.B       Tilo                  0.068   E2M/EC/rx_header_counter<3>
                                                       E2M/EC/rx_state__n4868_inv9_SW0
    SLICE_X85Y43.A2      net (fanout=1)        0.580   N319
    SLICE_X85Y43.CLK     Tas                   0.073   E2M/EC/rx_ll_dst_rdy_out
                                                       E2M/EC/rx_ll_dst_rdy_out_rstpot
                                                       E2M/EC/rx_ll_dst_rdy_out
    -------------------------------------------------  ---------------------------
    Total                                      7.166ns (1.143ns logic, 6.023ns route)
                                                       (16.0% logic, 84.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.772ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/emac_ll/client_side_FIFO/rx_fifo_i/rd_data_out_6 (FF)
  Destination:          E2M/EC/rx_ll_dst_rdy_out (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.116ns (Levels of Logic = 5)
  Clock Path Skew:      -0.048ns (1.037 - 1.085)
  Source Clock:         clk_125_eth rising at 0.000ns
  Destination Clock:    clk_125_eth rising at 8.000ns
  Clock Uncertainty:    0.064ns

  Clock Uncertainty:          0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.107ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: E2M/emac_ll/client_side_FIFO/rx_fifo_i/rd_data_out_6 to E2M/EC/rx_ll_dst_rdy_out
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X92Y70.CQ      Tcko                  0.381   E2M/emac_ll/client_side_FIFO/rx_fifo_i/rd_data_out<7>
                                                       E2M/emac_ll/client_side_FIFO/rx_fifo_i/rd_data_out_6
    SLICE_X91Y27.C5      net (fanout=36)       3.209   E2M/emac_ll/client_side_FIFO/rx_fifo_i/rd_data_out<6>
    SLICE_X91Y27.COUT    Topcyc                0.338   E2M/EC/Mcompar_n0511_cy<3>
                                                       E2M/EC/Mcompar_n0511_lut<2>
                                                       E2M/EC/Mcompar_n0511_cy<3>
    SLICE_X91Y28.CIN     net (fanout=1)        0.000   E2M/EC/Mcompar_n0511_cy<3>
    SLICE_X91Y28.BMUX    Tcinb                 0.215   E2M/EC/n0511
                                                       E2M/EC/Mcompar_n0511_cy<5>
    SLICE_X83Y43.A4      net (fanout=4)        1.414   E2M/EC/n0511
    SLICE_X83Y43.A       Tilo                  0.068   E2M/EC/_n3736
                                                       E2M/EC/rx_state__n4868_inv7
    SLICE_X84Y44.B1      net (fanout=1)        0.770   E2M/EC/rx_state__n4868_inv9
    SLICE_X84Y44.B       Tilo                  0.068   E2M/EC/rx_header_counter<3>
                                                       E2M/EC/rx_state__n4868_inv9_SW0
    SLICE_X85Y43.A2      net (fanout=1)        0.580   N319
    SLICE_X85Y43.CLK     Tas                   0.073   E2M/EC/rx_ll_dst_rdy_out
                                                       E2M/EC/rx_ll_dst_rdy_out_rstpot
                                                       E2M/EC/rx_ll_dst_rdy_out
    -------------------------------------------------  ---------------------------
    Total                                      7.116ns (1.143ns logic, 5.973ns route)
                                                       (16.1% logic, 83.9% route)

--------------------------------------------------------------------------------

Paths for end point E2M/EC/tx_packet_payload_12 (SLICE_X93Y75.C2), 164 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.501ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/EC/tx_state_FSM_FFd2 (FF)
  Destination:          E2M/EC/tx_packet_payload_12 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.384ns (Levels of Logic = 6)
  Clock Path Skew:      -0.051ns (1.025 - 1.076)
  Source Clock:         clk_125_eth rising at 0.000ns
  Destination Clock:    clk_125_eth rising at 8.000ns
  Clock Uncertainty:    0.064ns

  Clock Uncertainty:          0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.107ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: E2M/EC/tx_state_FSM_FFd2 to E2M/EC/tx_packet_payload_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X95Y64.CQ      Tcko                  0.337   E2M/EC/tx_state_FSM_FFd2
                                                       E2M/EC/tx_state_FSM_FFd2
    SLICE_X77Y51.D1      net (fanout=234)      2.014   E2M/EC/tx_state_FSM_FFd2
    SLICE_X77Y51.D       Tilo                  0.068   E2M/EC/tx_state<1>
                                                       E2M/EC/tx_state_tx_state<1>1
    SLICE_X97Y66.A3      net (fanout=6)        1.828   E2M/EC/tx_state<1>
    SLICE_X97Y66.A       Tilo                  0.068   E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_accept_pipe<0>
                                                       E2M/EC/Mmux_tx_state[2]_rx_state[4]_wide_mux_664_OUT711
    SLICE_X92Y66.D5      net (fanout=5)        0.341   E2M/EC/Mmux_tx_state[2]_rx_state[4]_wide_mux_664_OUT1011
    SLICE_X92Y66.D       Tilo                  0.068   E2M/EC/Mmux_tx_state[2]_rx_state[4]_wide_mux_666_OUT[10]1
                                                       E2M/EC/Mmux_tx_state[2]_rx_state[4]_wide_mux_666_OUT[8]11
    SLICE_X88Y74.D4      net (fanout=24)       1.323   E2M/EC/Mmux_tx_state[2]_rx_state[4]_wide_mux_666_OUT[10]1
    SLICE_X88Y74.D       Tilo                  0.068   E2M/delayCtrl0Reset<11>
                                                       E2M/EC/Mmux_tx_state[2]_rx_state[4]_wide_mux_666_OUT[12]13
    SLICE_X93Y75.D4      net (fanout=1)        0.665   E2M/EC/Mmux_tx_state[2]_rx_state[4]_wide_mux_666_OUT[12]12
    SLICE_X93Y75.D       Tilo                  0.068   E2M/EC/tx_packet_payload_12
                                                       E2M/EC/Mmux_tx_state[2]_rx_state[4]_wide_mux_666_OUT[12]14
    SLICE_X93Y75.C2      net (fanout=1)        0.463   E2M/EC/Mmux_tx_state[2]_rx_state[4]_wide_mux_666_OUT[12]13
    SLICE_X93Y75.CLK     Tas                   0.073   E2M/EC/tx_packet_payload_12
                                                       E2M/EC/Mmux_tx_state[2]_rx_state[4]_wide_mux_666_OUT[12]15
                                                       E2M/EC/tx_packet_payload_12
    -------------------------------------------------  ---------------------------
    Total                                      7.384ns (0.750ns logic, 6.634ns route)
                                                       (10.2% logic, 89.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.806ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/EC/tx_state_FSM_FFd1 (FF)
  Destination:          E2M/EC/tx_packet_payload_12 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.118ns (Levels of Logic = 6)
  Clock Path Skew:      -0.012ns (0.094 - 0.106)
  Source Clock:         clk_125_eth rising at 0.000ns
  Destination Clock:    clk_125_eth rising at 8.000ns
  Clock Uncertainty:    0.064ns

  Clock Uncertainty:          0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.107ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: E2M/EC/tx_state_FSM_FFd1 to E2M/EC/tx_packet_payload_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X92Y65.AQ      Tcko                  0.381   E2M/EC/tx_state_FSM_FFd1
                                                       E2M/EC/tx_state_FSM_FFd1
    SLICE_X77Y51.D4      net (fanout=268)      1.704   E2M/EC/tx_state_FSM_FFd1
    SLICE_X77Y51.D       Tilo                  0.068   E2M/EC/tx_state<1>
                                                       E2M/EC/tx_state_tx_state<1>1
    SLICE_X97Y66.A3      net (fanout=6)        1.828   E2M/EC/tx_state<1>
    SLICE_X97Y66.A       Tilo                  0.068   E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_accept_pipe<0>
                                                       E2M/EC/Mmux_tx_state[2]_rx_state[4]_wide_mux_664_OUT711
    SLICE_X92Y66.D5      net (fanout=5)        0.341   E2M/EC/Mmux_tx_state[2]_rx_state[4]_wide_mux_664_OUT1011
    SLICE_X92Y66.D       Tilo                  0.068   E2M/EC/Mmux_tx_state[2]_rx_state[4]_wide_mux_666_OUT[10]1
                                                       E2M/EC/Mmux_tx_state[2]_rx_state[4]_wide_mux_666_OUT[8]11
    SLICE_X88Y74.D4      net (fanout=24)       1.323   E2M/EC/Mmux_tx_state[2]_rx_state[4]_wide_mux_666_OUT[10]1
    SLICE_X88Y74.D       Tilo                  0.068   E2M/delayCtrl0Reset<11>
                                                       E2M/EC/Mmux_tx_state[2]_rx_state[4]_wide_mux_666_OUT[12]13
    SLICE_X93Y75.D4      net (fanout=1)        0.665   E2M/EC/Mmux_tx_state[2]_rx_state[4]_wide_mux_666_OUT[12]12
    SLICE_X93Y75.D       Tilo                  0.068   E2M/EC/tx_packet_payload_12
                                                       E2M/EC/Mmux_tx_state[2]_rx_state[4]_wide_mux_666_OUT[12]14
    SLICE_X93Y75.C2      net (fanout=1)        0.463   E2M/EC/Mmux_tx_state[2]_rx_state[4]_wide_mux_666_OUT[12]13
    SLICE_X93Y75.CLK     Tas                   0.073   E2M/EC/tx_packet_payload_12
                                                       E2M/EC/Mmux_tx_state[2]_rx_state[4]_wide_mux_666_OUT[12]15
                                                       E2M/EC/tx_packet_payload_12
    -------------------------------------------------  ---------------------------
    Total                                      7.118ns (0.794ns logic, 6.324ns route)
                                                       (11.2% logic, 88.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.996ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/EC/tx_curr_bytes_left_18 (FF)
  Destination:          E2M/EC/tx_packet_payload_12 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.955ns (Levels of Logic = 6)
  Clock Path Skew:      0.015ns (1.647 - 1.632)
  Source Clock:         clk_125_eth rising at 0.000ns
  Destination Clock:    clk_125_eth rising at 8.000ns
  Clock Uncertainty:    0.064ns

  Clock Uncertainty:          0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.107ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: E2M/EC/tx_curr_bytes_left_18 to E2M/EC/tx_packet_payload_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X92Y83.AQ      Tcko                  0.381   E2M/EC/tx_curr_bytes_left<19>
                                                       E2M/EC/tx_curr_bytes_left_18
    SLICE_X93Y80.D2      net (fanout=3)        0.857   E2M/EC/tx_curr_bytes_left<18>
    SLICE_X93Y80.D       Tilo                  0.068   E2M/EC/tx_curr_bytes_left[31]_GND_20_o_equal_594_o<31>3
                                                       E2M/EC/tx_curr_bytes_left[31]_GND_20_o_equal_594_o<31>4
    SLICE_X93Y77.A3      net (fanout=1)        0.721   E2M/EC/tx_curr_bytes_left[31]_GND_20_o_equal_594_o<31>3
    SLICE_X93Y77.A       Tilo                  0.068   E2M/EC/tx_curr_bytes_left[31]_GND_20_o_equal_594_o<31>5
                                                       E2M/EC/tx_curr_bytes_left[31]_GND_20_o_equal_594_o<31>7
    SLICE_X96Y67.D5      net (fanout=6)        0.778   E2M/EC/tx_curr_bytes_left[31]_GND_20_o_equal_594_o
    SLICE_X96Y67.D       Tilo                  0.068   E2M/EC/Mmux_rx_state[4]_rx_state[4]_mux_637_OUT31
                                                       E2M/EC/Mmux_rx_state[4]_rx_state[4]_mux_637_OUT311
    SLICE_X84Y58.B1      net (fanout=75)       1.558   E2M/EC/Mmux_rx_state[4]_rx_state[4]_mux_637_OUT31
    SLICE_X84Y58.B       Tilo                  0.068   E2M/EC/Mmux_tx_state[2]_rx_state[4]_wide_mux_666_OUT[10]12
                                                       E2M/EC/Mmux_tx_state[2]_rx_state[4]_wide_mux_666_OUT[10]121
    SLICE_X93Y75.D2      net (fanout=17)       1.784   E2M/EC/Mmux_tx_state[2]_rx_state[4]_wide_mux_666_OUT[10]12
    SLICE_X93Y75.D       Tilo                  0.068   E2M/EC/tx_packet_payload_12
                                                       E2M/EC/Mmux_tx_state[2]_rx_state[4]_wide_mux_666_OUT[12]14
    SLICE_X93Y75.C2      net (fanout=1)        0.463   E2M/EC/Mmux_tx_state[2]_rx_state[4]_wide_mux_666_OUT[12]13
    SLICE_X93Y75.CLK     Tas                   0.073   E2M/EC/tx_packet_payload_12
                                                       E2M/EC/Mmux_tx_state[2]_rx_state[4]_wide_mux_666_OUT[12]15
                                                       E2M/EC/tx_packet_payload_12
    -------------------------------------------------  ---------------------------
    Total                                      6.955ns (0.794ns logic, 6.161ns route)
                                                       (11.4% logic, 88.6% route)

--------------------------------------------------------------------------------

Hold Paths: TS_clk_125_eth_i = PERIOD TIMEGRP "clk_125_eth_i" TS_CLK_200 / 0.625 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point E2M/emac_ll/emac_single_block_inst/emac_single_inst/v6_emac (TEMAC_X0Y0.CLIENTEMACTXD1), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.027ns (requirement - (clock path skew + uncertainty - data path))
  Source:               E2M/emac_ll/client_side_FIFO/tx_fifo_i/tx_data_1 (FF)
  Destination:          E2M/emac_ll/emac_single_block_inst/emac_single_inst/v6_emac (CPU)
  Requirement:          0.000ns
  Data Path Delay:      0.021ns (Levels of Logic = 0)
  Clock Path Skew:      -0.006ns (1.594 - 1.600)
  Source Clock:         clk_125_eth rising at 8.000ns
  Destination Clock:    clk_125_eth rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Slow Process Corner: E2M/emac_ll/client_side_FIFO/tx_fifo_i/tx_data_1 to E2M/emac_ll/emac_single_block_inst/emac_single_inst/v6_emac
    Location                           Delay type         Delay(ns)  Physical Resource
                                                                     Logical Resource(s)
    ---------------------------------------------------------------  -------------------
    SLICE_X147Y78.AQ                   Tcko                  0.270   E2M/emac_ll/tx_data_i<5>
                                                                     E2M/emac_ll/client_side_FIFO/tx_fifo_i/tx_data_1
    TEMAC_X0Y0.CLIENTEMACTXD1          net (fanout=1)        0.739   E2M/emac_ll/tx_data_i<1>
    TEMAC_X0Y0.CLIENTEMACTXCLIENTCLKIN Tmacckd_TXD (-Th)     0.988   E2M/emac_ll/emac_single_block_inst/emac_single_inst/v6_emac
                                                                     E2M/emac_ll/emac_single_block_inst/emac_single_inst/v6_emac
    ---------------------------------------------------------------  ---------------------------
    Total                                                    0.021ns (-0.718ns logic, 0.739ns route)
                                                                     (-3419.0% logic, 3519.0% route)

--------------------------------------------------------------------------------

Paths for end point E2M/EC/register32File/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/TRUE_DP.SIMPLE_PRIM36.ram (RAMB36_X3Y9.DIADI13), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.049ns (requirement - (clock path skew + uncertainty - data path))
  Source:               E2M/EC/rx_reg_value_13 (FF)
  Destination:          E2M/EC/register32File/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/TRUE_DP.SIMPLE_PRIM36.ram (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.201ns (Levels of Logic = 0)
  Clock Path Skew:      0.152ns (0.619 - 0.467)
  Source Clock:         clk_125_eth rising at 8.000ns
  Destination Clock:    clk_125_eth rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: E2M/EC/rx_reg_value_13 to E2M/EC/register32File/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/TRUE_DP.SIMPLE_PRIM36.ram
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    SLICE_X54Y44.BQ        Tcko                  0.115   E2M/EC/rx_reg_value<15>
                                                         E2M/EC/rx_reg_value_13
    RAMB36_X3Y9.DIADI13    net (fanout=2)        0.284   E2M/EC/rx_reg_value<13>
    RAMB36_X3Y9.CLKARDCLKL Trckd_DIA   (-Th)     0.198   E2M/EC/register32File/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/TRUE_DP.SIMPLE_PRIM36.ram
                                                         E2M/EC/register32File/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/TRUE_DP.SIMPLE_PRIM36.ram
    ---------------------------------------------------  ---------------------------
    Total                                        0.201ns (-0.083ns logic, 0.284ns route)
                                                         (-41.3% logic, 141.3% route)

--------------------------------------------------------------------------------

Paths for end point E2M/EC/register32File/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/TRUE_DP.SIMPLE_PRIM36.ram (RAMB36_X3Y9.DIADI27), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.049ns (requirement - (clock path skew + uncertainty - data path))
  Source:               E2M/EC/rx_reg_value_27 (FF)
  Destination:          E2M/EC/register32File/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/TRUE_DP.SIMPLE_PRIM36.ram (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.204ns (Levels of Logic = 0)
  Clock Path Skew:      0.155ns (0.619 - 0.464)
  Source Clock:         clk_125_eth rising at 8.000ns
  Destination Clock:    clk_125_eth rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: E2M/EC/rx_reg_value_27 to E2M/EC/register32File/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/TRUE_DP.SIMPLE_PRIM36.ram
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    SLICE_X53Y45.DQ        Tcko                  0.098   E2M/EC/rx_reg_value<27>
                                                         E2M/EC/rx_reg_value_27
    RAMB36_X3Y9.DIADI27    net (fanout=2)        0.304   E2M/EC/rx_reg_value<27>
    RAMB36_X3Y9.CLKARDCLKL Trckd_DIA   (-Th)     0.198   E2M/EC/register32File/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/TRUE_DP.SIMPLE_PRIM36.ram
                                                         E2M/EC/register32File/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/TRUE_DP.SIMPLE_PRIM36.ram
    ---------------------------------------------------  ---------------------------
    Total                                        0.204ns (-0.100ns logic, 0.304ns route)
                                                         (-49.0% logic, 149.0% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk_125_eth_i = PERIOD TIMEGRP "clk_125_eth_i" TS_CLK_200 / 0.625 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 5.500ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 2.500ns (400.000MHz) (Trper_CLKA)
  Physical resource: E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/v6_noinit.ram/SDP.CASCADED_PRIM36.ram_B/CLKARDCLKL
  Logical resource: E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/v6_noinit.ram/SDP.CASCADED_PRIM36.ram_B/CLKARDCLKL
  Location pin: RAMB36_X3Y14.CLKARDCLKL
  Clock network: clk_125_eth
--------------------------------------------------------------------------------
Slack: 5.500ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 2.500ns (400.000MHz) (Trper_CLKA)
  Physical resource: E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/v6_noinit.ram/SDP.CASCADED_PRIM36.ram_B/CLKARDCLKL
  Logical resource: E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/v6_noinit.ram/SDP.CASCADED_PRIM36.ram_B/CLKARDCLKL
  Location pin: RAMB36_X2Y18.CLKARDCLKL
  Clock network: clk_125_eth
--------------------------------------------------------------------------------
Slack: 5.500ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 2.500ns (400.000MHz) (Trper_CLKA)
  Physical resource: E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/v6_noinit.ram/SDP.CASCADED_PRIM36.ram_B/CLKARDCLKL
  Logical resource: E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/v6_noinit.ram/SDP.CASCADED_PRIM36.ram_B/CLKARDCLKL
  Location pin: RAMB36_X4Y15.CLKARDCLKL
  Clock network: clk_125_eth
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_clk_user_interface_i = PERIOD TIMEGRP 
"clk_user_interface_i" TS_CLK_200 /         0.833333333 HIGH 50%;

 11780 paths analyzed, 3290 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   5.919ns.
--------------------------------------------------------------------------------

Paths for end point E2M/EC/tx_max_output_address_12 (SLICE_X101Y77.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.027ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/EC/resetMaxOutputAddress (FF)
  Destination:          E2M/EC/tx_max_output_address_12 (FF)
  Requirement:          2.000ns
  Data Path Delay:      1.586ns (Levels of Logic = 0)
  Clock Path Skew:      -0.203ns (3.185 - 3.388)
  Source Clock:         clk_125_eth rising at 16.000ns
  Destination Clock:    clk_user_interface rising at 18.000ns
  Clock Uncertainty:    0.184ns

  Clock Uncertainty:          0.184ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.107ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: E2M/EC/resetMaxOutputAddress to E2M/EC/tx_max_output_address_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X94Y68.AQ      Tcko                  0.337   E2M/EC/resetMaxOutputAddress
                                                       E2M/EC/resetMaxOutputAddress
    SLICE_X101Y77.SR     net (fanout=5)        0.954   E2M/EC/resetMaxOutputAddress
    SLICE_X101Y77.CLK    Trck                  0.295   E2M/EC/tx_max_output_address<12>
                                                       E2M/EC/tx_max_output_address_12
    -------------------------------------------------  ---------------------------
    Total                                      1.586ns (0.632ns logic, 0.954ns route)
                                                       (39.8% logic, 60.2% route)

--------------------------------------------------------------------------------

Paths for end point E2M/EC/tx_max_output_address_0 (SLICE_X100Y77.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.074ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/EC/resetMaxOutputAddress (FF)
  Destination:          E2M/EC/tx_max_output_address_0 (FF)
  Requirement:          2.000ns
  Data Path Delay:      1.539ns (Levels of Logic = 0)
  Clock Path Skew:      -0.203ns (3.185 - 3.388)
  Source Clock:         clk_125_eth rising at 16.000ns
  Destination Clock:    clk_user_interface rising at 18.000ns
  Clock Uncertainty:    0.184ns

  Clock Uncertainty:          0.184ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.107ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: E2M/EC/resetMaxOutputAddress to E2M/EC/tx_max_output_address_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X94Y68.AQ      Tcko                  0.337   E2M/EC/resetMaxOutputAddress
                                                       E2M/EC/resetMaxOutputAddress
    SLICE_X100Y77.SR     net (fanout=5)        0.954   E2M/EC/resetMaxOutputAddress
    SLICE_X100Y77.CLK    Trck                  0.248   E2M/EC/tx_max_output_address<3>
                                                       E2M/EC/tx_max_output_address_0
    -------------------------------------------------  ---------------------------
    Total                                      1.539ns (0.585ns logic, 0.954ns route)
                                                       (38.0% logic, 62.0% route)

--------------------------------------------------------------------------------

Paths for end point E2M/EC/tx_max_output_address_1 (SLICE_X100Y77.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.074ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/EC/resetMaxOutputAddress (FF)
  Destination:          E2M/EC/tx_max_output_address_1 (FF)
  Requirement:          2.000ns
  Data Path Delay:      1.539ns (Levels of Logic = 0)
  Clock Path Skew:      -0.203ns (3.185 - 3.388)
  Source Clock:         clk_125_eth rising at 16.000ns
  Destination Clock:    clk_user_interface rising at 18.000ns
  Clock Uncertainty:    0.184ns

  Clock Uncertainty:          0.184ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.107ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: E2M/EC/resetMaxOutputAddress to E2M/EC/tx_max_output_address_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X94Y68.AQ      Tcko                  0.337   E2M/EC/resetMaxOutputAddress
                                                       E2M/EC/resetMaxOutputAddress
    SLICE_X100Y77.SR     net (fanout=5)        0.954   E2M/EC/resetMaxOutputAddress
    SLICE_X100Y77.CLK    Trck                  0.248   E2M/EC/tx_max_output_address<3>
                                                       E2M/EC/tx_max_output_address_1
    -------------------------------------------------  ---------------------------
    Total                                      1.539ns (0.585ns logic, 0.954ns route)
                                                       (38.0% logic, 62.0% route)

--------------------------------------------------------------------------------

Hold Paths: TS_clk_user_interface_i = PERIOD TIMEGRP "clk_user_interface_i" TS_CLK_200 /
        0.833333333 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point tm/str/PH1 (SLICE_X71Y135.A5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.078ns (requirement - (clock path skew + uncertainty - data path))
  Source:               tm/str/clkCount_1 (FF)
  Destination:          tm/str/PH1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.078ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_user_interface rising at 0.000ns
  Destination Clock:    clk_user_interface rising at 6.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: tm/str/clkCount_1 to tm/str/PH1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X71Y135.AQ     Tcko                  0.098   tm/str/clkCount<0>
                                                       tm/str/clkCount_1
    SLICE_X71Y135.A5     net (fanout=1)        0.062   tm/str/clkCount<1>
    SLICE_X71Y135.CLK    Tah         (-Th)     0.082   tm/str/clkCount<0>
                                                       tm/str/Mram__n0882111
                                                       tm/str/PH1
    -------------------------------------------------  ---------------------------
    Total                                      0.078ns (0.016ns logic, 0.062ns route)
                                                       (20.5% logic, 79.5% route)

--------------------------------------------------------------------------------

Paths for end point E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/v6_noinit.ram/SDP.CASCADED_PRIM36.ram_B (RAMB36_X4Y21.ADDRBWRADDRU10), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.079ns (requirement - (clock path skew + uncertainty - data path))
  Source:               tm/inputMemoryReadAdd_10 (FF)
  Destination:          E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/v6_noinit.ram/SDP.CASCADED_PRIM36.ram_B (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.227ns (Levels of Logic = 0)
  Clock Path Skew:      0.148ns (0.617 - 0.469)
  Source Clock:         clk_user_interface rising at 0.000ns
  Destination Clock:    clk_user_interface rising at 6.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: tm/inputMemoryReadAdd_10 to E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/v6_noinit.ram/SDP.CASCADED_PRIM36.ram_B
    Location                    Delay type         Delay(ns)  Physical Resource
                                                              Logical Resource(s)
    --------------------------------------------------------  -------------------
    SLICE_X94Y106.CQ            Tcko                  0.098   tm/inputMemoryReadAdd<11>
                                                              tm/inputMemoryReadAdd_10
    RAMB36_X4Y21.ADDRBWRADDRU10 net (fanout=66)       0.226   tm/inputMemoryReadAdd<10>
    RAMB36_X4Y21.CLKBWRCLKU     Trckc_ADDRB (-Th)     0.097   E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/v6_noinit.ram/SDP.CASCADED_PRIM36.ram_B
                                                              E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/v6_noinit.ram/SDP.CASCADED_PRIM36.ram_B
    --------------------------------------------------------  ---------------------------
    Total                                             0.227ns (0.001ns logic, 0.226ns route)
                                                              (0.4% logic, 99.6% route)

--------------------------------------------------------------------------------

Paths for end point E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/v6_noinit.ram/SDP.CASCADED_PRIM36.ram_B (RAMB36_X4Y21.ADDRBWRADDRL10), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.081ns (requirement - (clock path skew + uncertainty - data path))
  Source:               tm/inputMemoryReadAdd_10 (FF)
  Destination:          E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/v6_noinit.ram/SDP.CASCADED_PRIM36.ram_B (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.229ns (Levels of Logic = 0)
  Clock Path Skew:      0.148ns (0.617 - 0.469)
  Source Clock:         clk_user_interface rising at 0.000ns
  Destination Clock:    clk_user_interface rising at 6.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: tm/inputMemoryReadAdd_10 to E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/v6_noinit.ram/SDP.CASCADED_PRIM36.ram_B
    Location                    Delay type         Delay(ns)  Physical Resource
                                                              Logical Resource(s)
    --------------------------------------------------------  -------------------
    SLICE_X94Y106.CQ            Tcko                  0.098   tm/inputMemoryReadAdd<11>
                                                              tm/inputMemoryReadAdd_10
    RAMB36_X4Y21.ADDRBWRADDRL10 net (fanout=66)       0.228   tm/inputMemoryReadAdd<10>
    RAMB36_X4Y21.CLKBWRCLKL     Trckc_ADDRB (-Th)     0.097   E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/v6_noinit.ram/SDP.CASCADED_PRIM36.ram_B
                                                              E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/v6_noinit.ram/SDP.CASCADED_PRIM36.ram_B
    --------------------------------------------------------  ---------------------------
    Total                                             0.229ns (0.001ns logic, 0.228ns route)
                                                              (0.4% logic, 99.6% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk_user_interface_i = PERIOD TIMEGRP "clk_user_interface_i" TS_CLK_200 /
        0.833333333 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 3.500ns (period - min period limit)
  Period: 6.000ns
  Min period limit: 2.500ns (400.000MHz) (Trper_CLKB)
  Physical resource: E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/v6_noinit.ram/SDP.CASCADED_PRIM36.ram_B/CLKBWRCLKL
  Logical resource: E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/v6_noinit.ram/SDP.CASCADED_PRIM36.ram_B/CLKBWRCLKL
  Location pin: RAMB36_X3Y14.CLKBWRCLKL
  Clock network: clk_user_interface
--------------------------------------------------------------------------------
Slack: 3.500ns (period - min period limit)
  Period: 6.000ns
  Min period limit: 2.500ns (400.000MHz) (Trper_CLKB)
  Physical resource: E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/v6_noinit.ram/SDP.CASCADED_PRIM36.ram_B/CLKBWRCLKL
  Logical resource: E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/v6_noinit.ram/SDP.CASCADED_PRIM36.ram_B/CLKBWRCLKL
  Location pin: RAMB36_X2Y18.CLKBWRCLKL
  Clock network: clk_user_interface
--------------------------------------------------------------------------------
Slack: 3.500ns (period - min period limit)
  Period: 6.000ns
  Min period limit: 2.500ns (400.000MHz) (Trper_CLKB)
  Physical resource: E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/v6_noinit.ram/SDP.CASCADED_PRIM36.ram_B/CLKBWRCLKL
  Logical resource: E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/v6_noinit.ram/SDP.CASCADED_PRIM36.ram_B/CLKBWRCLKL
  Location pin: RAMB36_X4Y15.CLKBWRCLKL
  Clock network: clk_user_interface
--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for TS_CLK_200
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_CLK_200                     |      5.000ns|      5.000ns|      4.932ns|            0|            0|            1|       104972|
| TS_clk_125_eth_i              |      8.000ns|      7.662ns|          N/A|            0|            0|        93192|            0|
| TS_clk_user_interface_i       |      6.000ns|      5.919ns|          N/A|            0|            0|        11780|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

1 constraint not met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock sysACE_CLK
-----------------+------------+------------+------------+------------+-------------------+--------+
                 |Max Setup to|  Process   |Max Hold to |  Process   |                   | Clock  |
Source           | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s)  | Phase  |
-----------------+------------+------------+------------+------------+-------------------+--------+
sysACE_MPDATA<0> |   -0.806(R)|      FAST  |    3.896(R)|      SLOW  |E2M/EC/sysACE_clk_o|   0.000|
sysACE_MPDATA<1> |   -0.786(R)|      FAST  |    3.839(R)|      SLOW  |E2M/EC/sysACE_clk_o|   0.000|
sysACE_MPDATA<2> |   -0.777(R)|      FAST  |    3.828(R)|      SLOW  |E2M/EC/sysACE_clk_o|   0.000|
sysACE_MPDATA<3> |   -0.728(R)|      FAST  |    3.782(R)|      SLOW  |E2M/EC/sysACE_clk_o|   0.000|
sysACE_MPDATA<4> |   -0.906(R)|      FAST  |    3.994(R)|      SLOW  |E2M/EC/sysACE_clk_o|   0.000|
sysACE_MPDATA<5> |   -0.794(R)|      FAST  |    3.848(R)|      SLOW  |E2M/EC/sysACE_clk_o|   0.000|
sysACE_MPDATA<6> |   -0.914(R)|      FAST  |    4.002(R)|      SLOW  |E2M/EC/sysACE_clk_o|   0.000|
sysACE_MPDATA<7> |   -0.810(R)|      FAST  |    3.901(R)|      SLOW  |E2M/EC/sysACE_clk_o|   0.000|
sysACE_MPDATA<8> |   -0.423(R)|      FAST  |    3.338(R)|      SLOW  |E2M/EC/sysACE_clk_o|   0.000|
sysACE_MPDATA<9> |   -0.440(R)|      FAST  |    3.335(R)|      SLOW  |E2M/EC/sysACE_clk_o|   0.000|
sysACE_MPDATA<10>|   -0.481(R)|      FAST  |    3.370(R)|      SLOW  |E2M/EC/sysACE_clk_o|   0.000|
sysACE_MPDATA<11>|   -0.467(R)|      FAST  |    3.397(R)|      SLOW  |E2M/EC/sysACE_clk_o|   0.000|
sysACE_MPDATA<12>|   -0.488(R)|      FAST  |    3.397(R)|      SLOW  |E2M/EC/sysACE_clk_o|   0.000|
sysACE_MPDATA<13>|   -0.376(R)|      FAST  |    3.273(R)|      SLOW  |E2M/EC/sysACE_clk_o|   0.000|
sysACE_MPDATA<14>|   -0.389(R)|      FAST  |    3.293(R)|      SLOW  |E2M/EC/sysACE_clk_o|   0.000|
sysACE_MPDATA<15>|   -0.408(R)|      FAST  |    3.357(R)|      SLOW  |E2M/EC/sysACE_clk_o|   0.000|
-----------------+------------+------------+------------+------------+-------------------+--------+

Clock sysACE_CLK to Pad
------------+-----------------+------------+-----------------+------------+-------------------+--------+
            |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                   | Clock  |
Destination |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s)  | Phase  |
------------+-----------------+------------+-----------------+------------+-------------------+--------+
sysACE_MPOE |         9.769(R)|      SLOW  |         4.200(R)|      FAST  |E2M/EC/sysACE_clk_o|   0.000|
sysACE_MPWE |         9.550(R)|      SLOW  |         4.122(R)|      FAST  |E2M/EC/sysACE_clk_o|   0.000|
------------+-----------------+------------+-----------------+------------+-------------------+--------+

Clock to Setup on destination clock CLK_200N
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK_200N       |    7.662|         |    2.522|         |
CLK_200P       |    7.662|         |    2.522|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock CLK_200P
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK_200N       |    7.662|         |    2.522|         |
CLK_200P       |    7.662|         |    2.522|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock GMII_RX_CLK_0
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK_200N       |    4.379|         |         |         |
CLK_200P       |    4.379|         |         |         |
GMII_RX_CLK_0  |    4.885|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock sysACE_CLK
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK_200N       |    4.521|         |         |         |
CLK_200P       |    4.521|         |         |         |
sysACE_CLK     |    4.235|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 4  Score: 126  (Setup/Max: 126, Hold: 0)

Constraints cover 159075 paths, 0 nets, and 16266 connections

Design statistics:
   Minimum period:   7.662ns{1}   (Maximum frequency: 130.514MHz)
   Maximum path delay from/to any node:   7.626ns


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Sun Jun 16 20:43:35 2013 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 682 MB



