Netlist file: ../quick_test/vpr_test.net   Architecture file: sample_arch.xml
Array size: 5 x 5 logic blocks

#block name	x	y	subblk	block number
#----------	--	--	------	------------
out:z0		6	3	7	#0
z0		3	3	0	#1
out:p0		6	4	1	#2
p0		5	4	0	#3
[48]		4	4	0	#4
out:c1		6	3	2	#5
out:d1		4	6	4	#6
c1		4	3	0	#7
out:w0		2	0	1	#8
w0		2	1	0	#9
[23]		2	4	0	#10
[253]		5	5	0	#11
[49]		3	4	0	#12
n0		6	5	0	#13
o0		6	5	4	#14
b0		6	4	5	#15
j0		3	6	1	#16
c0		3	6	7	#17
[63]		1	3	0	#18
k0		0	4	2	#19
[40]		3	1	0	#20
[243]		5	3	0	#21
[242]		4	5	0	#22
e		6	5	5	#23
[237]		1	4	0	#24
n		6	5	6	#25
h0		0	3	4	#26
g0		0	4	3	#27
f0		0	3	1	#28
f		4	6	1	#29
e0		0	4	1	#30
r		0	3	6	#31
m0		3	0	5	#32
l0		6	3	0	#33
a		3	0	2	#34
z		3	0	7	#35
h		6	3	5	#36
p		0	3	3	#37
na1		3	5	0	#38
out:h1		2	6	6	#39
out:i1		3	6	4	#40
out:a1		3	6	5	#41
h1		2	5	0	#42
out:j1		2	6	1	#43
out:b1		6	4	7	#44
i		3	6	0	#45
out:r0		0	3	5	#46
[34]		3	2	0	#47
d0		3	6	6	#48
out:s0		0	2	2	#49
out:q0		0	4	6	#50
out:t0		3	0	1	#51
s0		2	2	0	#52
[258]		2	3	0	#53
[249]		4	1	0	#54
j		0	4	4	#55
[70]		1	5	0	#56
[55]		5	2	0	#57
u		4	0	4	#58
t		4	0	2	#59
s		4	0	0	#60
o		2	0	7	#61
g		6	2	1	#62
c		0	5	7	#63
k		6	4	4	#64
out:g1		0	1	2	#65
out:e1		6	2	0	#66
out:y0		6	1	4	#67
g1		1	1	0	#68
y0		5	1	0	#69
out:f1		0	1	7	#70
out:v0		4	0	1	#71
out:u0		3	0	6	#72
out:x0		0	3	0	#73
w		1	0	3	#74
v		0	2	4	#75
a0		6	1	3	#76
x		0	1	0	#77
i0		5	0	7	#78
b		1	0	1	#79
m		6	2	5	#80
l		6	1	5	#81
y		0	1	3	#82
q		6	4	6	#83
d		2	0	2	#84
