
HeatMaster.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001f8  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000075ec  08000200  08000200  00001200  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000003f8  080077f0  080077f0  000087f0  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08007be8  08007be8  000091d4  2**0
                  CONTENTS
  4 .ARM          00000008  08007be8  08007be8  00008be8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08007bf0  08007bf0  000091d4  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000008  08007bf0  08007bf0  00008bf0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08007bf8  08007bf8  00008bf8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000001d4  20000000  08007bfc  00009000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000350  200001d4  08007dd0  000091d4  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20000524  08007dd0  00009524  2**0
                  ALLOC
 11 .ARM.attributes 0000002e  00000000  00000000  000091d4  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000f666  00000000  00000000  00009202  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000020a2  00000000  00000000  00018868  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000df0  00000000  00000000  0001a910  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000adf  00000000  00000000  0001b700  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0002b035  00000000  00000000  0001c1df  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   000119f3  00000000  00000000  00047214  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000fe47b  00000000  00000000  00058c07  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  00157082  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000049b8  00000000  00000000  001570c8  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000006b  00000000  00000000  0015ba80  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000200 <__do_global_dtors_aux>:
 8000200:	b510      	push	{r4, lr}
 8000202:	4c05      	ldr	r4, [pc, #20]	@ (8000218 <__do_global_dtors_aux+0x18>)
 8000204:	7823      	ldrb	r3, [r4, #0]
 8000206:	b933      	cbnz	r3, 8000216 <__do_global_dtors_aux+0x16>
 8000208:	4b04      	ldr	r3, [pc, #16]	@ (800021c <__do_global_dtors_aux+0x1c>)
 800020a:	b113      	cbz	r3, 8000212 <__do_global_dtors_aux+0x12>
 800020c:	4804      	ldr	r0, [pc, #16]	@ (8000220 <__do_global_dtors_aux+0x20>)
 800020e:	f3af 8000 	nop.w
 8000212:	2301      	movs	r3, #1
 8000214:	7023      	strb	r3, [r4, #0]
 8000216:	bd10      	pop	{r4, pc}
 8000218:	200001d4 	.word	0x200001d4
 800021c:	00000000 	.word	0x00000000
 8000220:	080077d4 	.word	0x080077d4

08000224 <frame_dummy>:
 8000224:	b508      	push	{r3, lr}
 8000226:	4b03      	ldr	r3, [pc, #12]	@ (8000234 <frame_dummy+0x10>)
 8000228:	b11b      	cbz	r3, 8000232 <frame_dummy+0xe>
 800022a:	4903      	ldr	r1, [pc, #12]	@ (8000238 <frame_dummy+0x14>)
 800022c:	4803      	ldr	r0, [pc, #12]	@ (800023c <frame_dummy+0x18>)
 800022e:	f3af 8000 	nop.w
 8000232:	bd08      	pop	{r3, pc}
 8000234:	00000000 	.word	0x00000000
 8000238:	200001d8 	.word	0x200001d8
 800023c:	080077d4 	.word	0x080077d4

08000240 <memchr>:
 8000240:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000244:	2a10      	cmp	r2, #16
 8000246:	db2b      	blt.n	80002a0 <memchr+0x60>
 8000248:	f010 0f07 	tst.w	r0, #7
 800024c:	d008      	beq.n	8000260 <memchr+0x20>
 800024e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000252:	3a01      	subs	r2, #1
 8000254:	428b      	cmp	r3, r1
 8000256:	d02d      	beq.n	80002b4 <memchr+0x74>
 8000258:	f010 0f07 	tst.w	r0, #7
 800025c:	b342      	cbz	r2, 80002b0 <memchr+0x70>
 800025e:	d1f6      	bne.n	800024e <memchr+0xe>
 8000260:	b4f0      	push	{r4, r5, r6, r7}
 8000262:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000266:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800026a:	f022 0407 	bic.w	r4, r2, #7
 800026e:	f07f 0700 	mvns.w	r7, #0
 8000272:	2300      	movs	r3, #0
 8000274:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000278:	3c08      	subs	r4, #8
 800027a:	ea85 0501 	eor.w	r5, r5, r1
 800027e:	ea86 0601 	eor.w	r6, r6, r1
 8000282:	fa85 f547 	uadd8	r5, r5, r7
 8000286:	faa3 f587 	sel	r5, r3, r7
 800028a:	fa86 f647 	uadd8	r6, r6, r7
 800028e:	faa5 f687 	sel	r6, r5, r7
 8000292:	b98e      	cbnz	r6, 80002b8 <memchr+0x78>
 8000294:	d1ee      	bne.n	8000274 <memchr+0x34>
 8000296:	bcf0      	pop	{r4, r5, r6, r7}
 8000298:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800029c:	f002 0207 	and.w	r2, r2, #7
 80002a0:	b132      	cbz	r2, 80002b0 <memchr+0x70>
 80002a2:	f810 3b01 	ldrb.w	r3, [r0], #1
 80002a6:	3a01      	subs	r2, #1
 80002a8:	ea83 0301 	eor.w	r3, r3, r1
 80002ac:	b113      	cbz	r3, 80002b4 <memchr+0x74>
 80002ae:	d1f8      	bne.n	80002a2 <memchr+0x62>
 80002b0:	2000      	movs	r0, #0
 80002b2:	4770      	bx	lr
 80002b4:	3801      	subs	r0, #1
 80002b6:	4770      	bx	lr
 80002b8:	2d00      	cmp	r5, #0
 80002ba:	bf06      	itte	eq
 80002bc:	4635      	moveq	r5, r6
 80002be:	3803      	subeq	r0, #3
 80002c0:	3807      	subne	r0, #7
 80002c2:	f015 0f01 	tst.w	r5, #1
 80002c6:	d107      	bne.n	80002d8 <memchr+0x98>
 80002c8:	3001      	adds	r0, #1
 80002ca:	f415 7f80 	tst.w	r5, #256	@ 0x100
 80002ce:	bf02      	ittt	eq
 80002d0:	3001      	addeq	r0, #1
 80002d2:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 80002d6:	3001      	addeq	r0, #1
 80002d8:	bcf0      	pop	{r4, r5, r6, r7}
 80002da:	3801      	subs	r0, #1
 80002dc:	4770      	bx	lr
 80002de:	bf00      	nop

080002e0 <strlen>:
 80002e0:	4603      	mov	r3, r0
 80002e2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80002e6:	2a00      	cmp	r2, #0
 80002e8:	d1fb      	bne.n	80002e2 <strlen+0x2>
 80002ea:	1a18      	subs	r0, r3, r0
 80002ec:	3801      	subs	r0, #1
 80002ee:	4770      	bx	lr

080002f0 <__aeabi_uldivmod>:
 80002f0:	b953      	cbnz	r3, 8000308 <__aeabi_uldivmod+0x18>
 80002f2:	b94a      	cbnz	r2, 8000308 <__aeabi_uldivmod+0x18>
 80002f4:	2900      	cmp	r1, #0
 80002f6:	bf08      	it	eq
 80002f8:	2800      	cmpeq	r0, #0
 80002fa:	bf1c      	itt	ne
 80002fc:	f04f 31ff 	movne.w	r1, #4294967295
 8000300:	f04f 30ff 	movne.w	r0, #4294967295
 8000304:	f000 b96a 	b.w	80005dc <__aeabi_idiv0>
 8000308:	f1ad 0c08 	sub.w	ip, sp, #8
 800030c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000310:	f000 f806 	bl	8000320 <__udivmoddi4>
 8000314:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000318:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800031c:	b004      	add	sp, #16
 800031e:	4770      	bx	lr

08000320 <__udivmoddi4>:
 8000320:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000324:	9d08      	ldr	r5, [sp, #32]
 8000326:	460c      	mov	r4, r1
 8000328:	2b00      	cmp	r3, #0
 800032a:	d14e      	bne.n	80003ca <__udivmoddi4+0xaa>
 800032c:	4694      	mov	ip, r2
 800032e:	458c      	cmp	ip, r1
 8000330:	4686      	mov	lr, r0
 8000332:	fab2 f282 	clz	r2, r2
 8000336:	d962      	bls.n	80003fe <__udivmoddi4+0xde>
 8000338:	b14a      	cbz	r2, 800034e <__udivmoddi4+0x2e>
 800033a:	f1c2 0320 	rsb	r3, r2, #32
 800033e:	4091      	lsls	r1, r2
 8000340:	fa20 f303 	lsr.w	r3, r0, r3
 8000344:	fa0c fc02 	lsl.w	ip, ip, r2
 8000348:	4319      	orrs	r1, r3
 800034a:	fa00 fe02 	lsl.w	lr, r0, r2
 800034e:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000352:	fa1f f68c 	uxth.w	r6, ip
 8000356:	fbb1 f4f7 	udiv	r4, r1, r7
 800035a:	ea4f 431e 	mov.w	r3, lr, lsr #16
 800035e:	fb07 1114 	mls	r1, r7, r4, r1
 8000362:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000366:	fb04 f106 	mul.w	r1, r4, r6
 800036a:	4299      	cmp	r1, r3
 800036c:	d90a      	bls.n	8000384 <__udivmoddi4+0x64>
 800036e:	eb1c 0303 	adds.w	r3, ip, r3
 8000372:	f104 30ff 	add.w	r0, r4, #4294967295
 8000376:	f080 8112 	bcs.w	800059e <__udivmoddi4+0x27e>
 800037a:	4299      	cmp	r1, r3
 800037c:	f240 810f 	bls.w	800059e <__udivmoddi4+0x27e>
 8000380:	3c02      	subs	r4, #2
 8000382:	4463      	add	r3, ip
 8000384:	1a59      	subs	r1, r3, r1
 8000386:	fa1f f38e 	uxth.w	r3, lr
 800038a:	fbb1 f0f7 	udiv	r0, r1, r7
 800038e:	fb07 1110 	mls	r1, r7, r0, r1
 8000392:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000396:	fb00 f606 	mul.w	r6, r0, r6
 800039a:	429e      	cmp	r6, r3
 800039c:	d90a      	bls.n	80003b4 <__udivmoddi4+0x94>
 800039e:	eb1c 0303 	adds.w	r3, ip, r3
 80003a2:	f100 31ff 	add.w	r1, r0, #4294967295
 80003a6:	f080 80fc 	bcs.w	80005a2 <__udivmoddi4+0x282>
 80003aa:	429e      	cmp	r6, r3
 80003ac:	f240 80f9 	bls.w	80005a2 <__udivmoddi4+0x282>
 80003b0:	4463      	add	r3, ip
 80003b2:	3802      	subs	r0, #2
 80003b4:	1b9b      	subs	r3, r3, r6
 80003b6:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 80003ba:	2100      	movs	r1, #0
 80003bc:	b11d      	cbz	r5, 80003c6 <__udivmoddi4+0xa6>
 80003be:	40d3      	lsrs	r3, r2
 80003c0:	2200      	movs	r2, #0
 80003c2:	e9c5 3200 	strd	r3, r2, [r5]
 80003c6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80003ca:	428b      	cmp	r3, r1
 80003cc:	d905      	bls.n	80003da <__udivmoddi4+0xba>
 80003ce:	b10d      	cbz	r5, 80003d4 <__udivmoddi4+0xb4>
 80003d0:	e9c5 0100 	strd	r0, r1, [r5]
 80003d4:	2100      	movs	r1, #0
 80003d6:	4608      	mov	r0, r1
 80003d8:	e7f5      	b.n	80003c6 <__udivmoddi4+0xa6>
 80003da:	fab3 f183 	clz	r1, r3
 80003de:	2900      	cmp	r1, #0
 80003e0:	d146      	bne.n	8000470 <__udivmoddi4+0x150>
 80003e2:	42a3      	cmp	r3, r4
 80003e4:	d302      	bcc.n	80003ec <__udivmoddi4+0xcc>
 80003e6:	4290      	cmp	r0, r2
 80003e8:	f0c0 80f0 	bcc.w	80005cc <__udivmoddi4+0x2ac>
 80003ec:	1a86      	subs	r6, r0, r2
 80003ee:	eb64 0303 	sbc.w	r3, r4, r3
 80003f2:	2001      	movs	r0, #1
 80003f4:	2d00      	cmp	r5, #0
 80003f6:	d0e6      	beq.n	80003c6 <__udivmoddi4+0xa6>
 80003f8:	e9c5 6300 	strd	r6, r3, [r5]
 80003fc:	e7e3      	b.n	80003c6 <__udivmoddi4+0xa6>
 80003fe:	2a00      	cmp	r2, #0
 8000400:	f040 8090 	bne.w	8000524 <__udivmoddi4+0x204>
 8000404:	eba1 040c 	sub.w	r4, r1, ip
 8000408:	ea4f 481c 	mov.w	r8, ip, lsr #16
 800040c:	fa1f f78c 	uxth.w	r7, ip
 8000410:	2101      	movs	r1, #1
 8000412:	fbb4 f6f8 	udiv	r6, r4, r8
 8000416:	ea4f 431e 	mov.w	r3, lr, lsr #16
 800041a:	fb08 4416 	mls	r4, r8, r6, r4
 800041e:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000422:	fb07 f006 	mul.w	r0, r7, r6
 8000426:	4298      	cmp	r0, r3
 8000428:	d908      	bls.n	800043c <__udivmoddi4+0x11c>
 800042a:	eb1c 0303 	adds.w	r3, ip, r3
 800042e:	f106 34ff 	add.w	r4, r6, #4294967295
 8000432:	d202      	bcs.n	800043a <__udivmoddi4+0x11a>
 8000434:	4298      	cmp	r0, r3
 8000436:	f200 80cd 	bhi.w	80005d4 <__udivmoddi4+0x2b4>
 800043a:	4626      	mov	r6, r4
 800043c:	1a1c      	subs	r4, r3, r0
 800043e:	fa1f f38e 	uxth.w	r3, lr
 8000442:	fbb4 f0f8 	udiv	r0, r4, r8
 8000446:	fb08 4410 	mls	r4, r8, r0, r4
 800044a:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 800044e:	fb00 f707 	mul.w	r7, r0, r7
 8000452:	429f      	cmp	r7, r3
 8000454:	d908      	bls.n	8000468 <__udivmoddi4+0x148>
 8000456:	eb1c 0303 	adds.w	r3, ip, r3
 800045a:	f100 34ff 	add.w	r4, r0, #4294967295
 800045e:	d202      	bcs.n	8000466 <__udivmoddi4+0x146>
 8000460:	429f      	cmp	r7, r3
 8000462:	f200 80b0 	bhi.w	80005c6 <__udivmoddi4+0x2a6>
 8000466:	4620      	mov	r0, r4
 8000468:	1bdb      	subs	r3, r3, r7
 800046a:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 800046e:	e7a5      	b.n	80003bc <__udivmoddi4+0x9c>
 8000470:	f1c1 0620 	rsb	r6, r1, #32
 8000474:	408b      	lsls	r3, r1
 8000476:	fa22 f706 	lsr.w	r7, r2, r6
 800047a:	431f      	orrs	r7, r3
 800047c:	fa20 fc06 	lsr.w	ip, r0, r6
 8000480:	fa04 f301 	lsl.w	r3, r4, r1
 8000484:	ea43 030c 	orr.w	r3, r3, ip
 8000488:	40f4      	lsrs	r4, r6
 800048a:	fa00 f801 	lsl.w	r8, r0, r1
 800048e:	0c38      	lsrs	r0, r7, #16
 8000490:	ea4f 4913 	mov.w	r9, r3, lsr #16
 8000494:	fbb4 fef0 	udiv	lr, r4, r0
 8000498:	fa1f fc87 	uxth.w	ip, r7
 800049c:	fb00 441e 	mls	r4, r0, lr, r4
 80004a0:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 80004a4:	fb0e f90c 	mul.w	r9, lr, ip
 80004a8:	45a1      	cmp	r9, r4
 80004aa:	fa02 f201 	lsl.w	r2, r2, r1
 80004ae:	d90a      	bls.n	80004c6 <__udivmoddi4+0x1a6>
 80004b0:	193c      	adds	r4, r7, r4
 80004b2:	f10e 3aff 	add.w	sl, lr, #4294967295
 80004b6:	f080 8084 	bcs.w	80005c2 <__udivmoddi4+0x2a2>
 80004ba:	45a1      	cmp	r9, r4
 80004bc:	f240 8081 	bls.w	80005c2 <__udivmoddi4+0x2a2>
 80004c0:	f1ae 0e02 	sub.w	lr, lr, #2
 80004c4:	443c      	add	r4, r7
 80004c6:	eba4 0409 	sub.w	r4, r4, r9
 80004ca:	fa1f f983 	uxth.w	r9, r3
 80004ce:	fbb4 f3f0 	udiv	r3, r4, r0
 80004d2:	fb00 4413 	mls	r4, r0, r3, r4
 80004d6:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 80004da:	fb03 fc0c 	mul.w	ip, r3, ip
 80004de:	45a4      	cmp	ip, r4
 80004e0:	d907      	bls.n	80004f2 <__udivmoddi4+0x1d2>
 80004e2:	193c      	adds	r4, r7, r4
 80004e4:	f103 30ff 	add.w	r0, r3, #4294967295
 80004e8:	d267      	bcs.n	80005ba <__udivmoddi4+0x29a>
 80004ea:	45a4      	cmp	ip, r4
 80004ec:	d965      	bls.n	80005ba <__udivmoddi4+0x29a>
 80004ee:	3b02      	subs	r3, #2
 80004f0:	443c      	add	r4, r7
 80004f2:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 80004f6:	fba0 9302 	umull	r9, r3, r0, r2
 80004fa:	eba4 040c 	sub.w	r4, r4, ip
 80004fe:	429c      	cmp	r4, r3
 8000500:	46ce      	mov	lr, r9
 8000502:	469c      	mov	ip, r3
 8000504:	d351      	bcc.n	80005aa <__udivmoddi4+0x28a>
 8000506:	d04e      	beq.n	80005a6 <__udivmoddi4+0x286>
 8000508:	b155      	cbz	r5, 8000520 <__udivmoddi4+0x200>
 800050a:	ebb8 030e 	subs.w	r3, r8, lr
 800050e:	eb64 040c 	sbc.w	r4, r4, ip
 8000512:	fa04 f606 	lsl.w	r6, r4, r6
 8000516:	40cb      	lsrs	r3, r1
 8000518:	431e      	orrs	r6, r3
 800051a:	40cc      	lsrs	r4, r1
 800051c:	e9c5 6400 	strd	r6, r4, [r5]
 8000520:	2100      	movs	r1, #0
 8000522:	e750      	b.n	80003c6 <__udivmoddi4+0xa6>
 8000524:	f1c2 0320 	rsb	r3, r2, #32
 8000528:	fa20 f103 	lsr.w	r1, r0, r3
 800052c:	fa0c fc02 	lsl.w	ip, ip, r2
 8000530:	fa24 f303 	lsr.w	r3, r4, r3
 8000534:	4094      	lsls	r4, r2
 8000536:	430c      	orrs	r4, r1
 8000538:	ea4f 481c 	mov.w	r8, ip, lsr #16
 800053c:	fa00 fe02 	lsl.w	lr, r0, r2
 8000540:	fa1f f78c 	uxth.w	r7, ip
 8000544:	fbb3 f0f8 	udiv	r0, r3, r8
 8000548:	fb08 3110 	mls	r1, r8, r0, r3
 800054c:	0c23      	lsrs	r3, r4, #16
 800054e:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000552:	fb00 f107 	mul.w	r1, r0, r7
 8000556:	4299      	cmp	r1, r3
 8000558:	d908      	bls.n	800056c <__udivmoddi4+0x24c>
 800055a:	eb1c 0303 	adds.w	r3, ip, r3
 800055e:	f100 36ff 	add.w	r6, r0, #4294967295
 8000562:	d22c      	bcs.n	80005be <__udivmoddi4+0x29e>
 8000564:	4299      	cmp	r1, r3
 8000566:	d92a      	bls.n	80005be <__udivmoddi4+0x29e>
 8000568:	3802      	subs	r0, #2
 800056a:	4463      	add	r3, ip
 800056c:	1a5b      	subs	r3, r3, r1
 800056e:	b2a4      	uxth	r4, r4
 8000570:	fbb3 f1f8 	udiv	r1, r3, r8
 8000574:	fb08 3311 	mls	r3, r8, r1, r3
 8000578:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 800057c:	fb01 f307 	mul.w	r3, r1, r7
 8000580:	42a3      	cmp	r3, r4
 8000582:	d908      	bls.n	8000596 <__udivmoddi4+0x276>
 8000584:	eb1c 0404 	adds.w	r4, ip, r4
 8000588:	f101 36ff 	add.w	r6, r1, #4294967295
 800058c:	d213      	bcs.n	80005b6 <__udivmoddi4+0x296>
 800058e:	42a3      	cmp	r3, r4
 8000590:	d911      	bls.n	80005b6 <__udivmoddi4+0x296>
 8000592:	3902      	subs	r1, #2
 8000594:	4464      	add	r4, ip
 8000596:	1ae4      	subs	r4, r4, r3
 8000598:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 800059c:	e739      	b.n	8000412 <__udivmoddi4+0xf2>
 800059e:	4604      	mov	r4, r0
 80005a0:	e6f0      	b.n	8000384 <__udivmoddi4+0x64>
 80005a2:	4608      	mov	r0, r1
 80005a4:	e706      	b.n	80003b4 <__udivmoddi4+0x94>
 80005a6:	45c8      	cmp	r8, r9
 80005a8:	d2ae      	bcs.n	8000508 <__udivmoddi4+0x1e8>
 80005aa:	ebb9 0e02 	subs.w	lr, r9, r2
 80005ae:	eb63 0c07 	sbc.w	ip, r3, r7
 80005b2:	3801      	subs	r0, #1
 80005b4:	e7a8      	b.n	8000508 <__udivmoddi4+0x1e8>
 80005b6:	4631      	mov	r1, r6
 80005b8:	e7ed      	b.n	8000596 <__udivmoddi4+0x276>
 80005ba:	4603      	mov	r3, r0
 80005bc:	e799      	b.n	80004f2 <__udivmoddi4+0x1d2>
 80005be:	4630      	mov	r0, r6
 80005c0:	e7d4      	b.n	800056c <__udivmoddi4+0x24c>
 80005c2:	46d6      	mov	lr, sl
 80005c4:	e77f      	b.n	80004c6 <__udivmoddi4+0x1a6>
 80005c6:	4463      	add	r3, ip
 80005c8:	3802      	subs	r0, #2
 80005ca:	e74d      	b.n	8000468 <__udivmoddi4+0x148>
 80005cc:	4606      	mov	r6, r0
 80005ce:	4623      	mov	r3, r4
 80005d0:	4608      	mov	r0, r1
 80005d2:	e70f      	b.n	80003f4 <__udivmoddi4+0xd4>
 80005d4:	3e02      	subs	r6, #2
 80005d6:	4463      	add	r3, ip
 80005d8:	e730      	b.n	800043c <__udivmoddi4+0x11c>
 80005da:	bf00      	nop

080005dc <__aeabi_idiv0>:
 80005dc:	4770      	bx	lr
 80005de:	bf00      	nop

080005e0 <_ZN7DS18B20C1EP17TIM_HandleTypeDefP12GPIO_TypeDeft>:
Constructor for temperature sensor object
@param tim Pointer to hardware timer handle. The timer has to tick every microsecond!
@param port GPIO port of the sensor pin, e.g. GPIOB
@param pin GPIO pin number of the sensor pin
*/
DS18B20::DS18B20(TIM_HandleTypeDef *tim, GPIO_TypeDef *port, uint16_t pin) : _tim(tim), _port(port), _pin(pin)
 80005e0:	b580      	push	{r7, lr}
 80005e2:	b084      	sub	sp, #16
 80005e4:	af00      	add	r7, sp, #0
 80005e6:	60f8      	str	r0, [r7, #12]
 80005e8:	60b9      	str	r1, [r7, #8]
 80005ea:	607a      	str	r2, [r7, #4]
 80005ec:	807b      	strh	r3, [r7, #2]
 80005ee:	68fb      	ldr	r3, [r7, #12]
 80005f0:	68ba      	ldr	r2, [r7, #8]
 80005f2:	601a      	str	r2, [r3, #0]
 80005f4:	68fb      	ldr	r3, [r7, #12]
 80005f6:	687a      	ldr	r2, [r7, #4]
 80005f8:	605a      	str	r2, [r3, #4]
 80005fa:	68fb      	ldr	r3, [r7, #12]
 80005fc:	887a      	ldrh	r2, [r7, #2]
 80005fe:	811a      	strh	r2, [r3, #8]
{
	HAL_TIM_Base_Start(_tim);
 8000600:	68fb      	ldr	r3, [r7, #12]
 8000602:	681b      	ldr	r3, [r3, #0]
 8000604:	4618      	mov	r0, r3
 8000606:	f002 fd53 	bl	80030b0 <HAL_TIM_Base_Start>
}
 800060a:	68fb      	ldr	r3, [r7, #12]
 800060c:	4618      	mov	r0, r3
 800060e:	3710      	adds	r7, #16
 8000610:	46bd      	mov	sp, r7
 8000612:	bd80      	pop	{r7, pc}

08000614 <_ZN7DS18B208delay_usEt>:

/*
Block for given time in microseconds by waiting for the htim ticks
*/
void DS18B20::delay_us(uint16_t us)
{
 8000614:	b480      	push	{r7}
 8000616:	b083      	sub	sp, #12
 8000618:	af00      	add	r7, sp, #0
 800061a:	6078      	str	r0, [r7, #4]
 800061c:	460b      	mov	r3, r1
 800061e:	807b      	strh	r3, [r7, #2]
	_tim->Instance->CNT = 0;
 8000620:	687b      	ldr	r3, [r7, #4]
 8000622:	681b      	ldr	r3, [r3, #0]
 8000624:	681b      	ldr	r3, [r3, #0]
 8000626:	2200      	movs	r2, #0
 8000628:	625a      	str	r2, [r3, #36]	@ 0x24
	while (_tim->Instance->CNT < us);
 800062a:	bf00      	nop
 800062c:	687b      	ldr	r3, [r7, #4]
 800062e:	681b      	ldr	r3, [r3, #0]
 8000630:	681b      	ldr	r3, [r3, #0]
 8000632:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8000634:	887b      	ldrh	r3, [r7, #2]
 8000636:	429a      	cmp	r2, r3
 8000638:	bf34      	ite	cc
 800063a:	2301      	movcc	r3, #1
 800063c:	2300      	movcs	r3, #0
 800063e:	b2db      	uxtb	r3, r3
 8000640:	2b00      	cmp	r3, #0
 8000642:	d1f3      	bne.n	800062c <_ZN7DS18B208delay_usEt+0x18>
}
 8000644:	bf00      	nop
 8000646:	bf00      	nop
 8000648:	370c      	adds	r7, #12
 800064a:	46bd      	mov	sp, r7
 800064c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000650:	4770      	bx	lr

08000652 <_ZN7DS18B2012set_data_pinEb>:

void DS18B20::set_data_pin(bool on)
{
 8000652:	b580      	push	{r7, lr}
 8000654:	b082      	sub	sp, #8
 8000656:	af00      	add	r7, sp, #0
 8000658:	6078      	str	r0, [r7, #4]
 800065a:	460b      	mov	r3, r1
 800065c:	70fb      	strb	r3, [r7, #3]
	return HAL_GPIO_WritePin(_port, _pin, on ? GPIO_PIN_SET : GPIO_PIN_RESET);
 800065e:	687b      	ldr	r3, [r7, #4]
 8000660:	6858      	ldr	r0, [r3, #4]
 8000662:	687b      	ldr	r3, [r7, #4]
 8000664:	8919      	ldrh	r1, [r3, #8]
 8000666:	78fb      	ldrb	r3, [r7, #3]
 8000668:	2b00      	cmp	r3, #0
 800066a:	d001      	beq.n	8000670 <_ZN7DS18B2012set_data_pinEb+0x1e>
 800066c:	2301      	movs	r3, #1
 800066e:	e000      	b.n	8000672 <_ZN7DS18B2012set_data_pinEb+0x20>
 8000670:	2300      	movs	r3, #0
 8000672:	461a      	mov	r2, r3
 8000674:	f001 fbb0 	bl	8001dd8 <HAL_GPIO_WritePin>
 8000678:	bf00      	nop
}
 800067a:	3708      	adds	r7, #8
 800067c:	46bd      	mov	sp, r7
 800067e:	bd80      	pop	{r7, pc}

08000680 <_ZN7DS18B2013read_data_pinEv>:
{
	return HAL_GPIO_TogglePin(_port, _pin);
}

GPIO_PinState DS18B20::read_data_pin()
{
 8000680:	b580      	push	{r7, lr}
 8000682:	b082      	sub	sp, #8
 8000684:	af00      	add	r7, sp, #0
 8000686:	6078      	str	r0, [r7, #4]
	return HAL_GPIO_ReadPin(_port, _pin);
 8000688:	687b      	ldr	r3, [r7, #4]
 800068a:	685a      	ldr	r2, [r3, #4]
 800068c:	687b      	ldr	r3, [r7, #4]
 800068e:	891b      	ldrh	r3, [r3, #8]
 8000690:	4619      	mov	r1, r3
 8000692:	4610      	mov	r0, r2
 8000694:	f001 fb88 	bl	8001da8 <HAL_GPIO_ReadPin>
 8000698:	4603      	mov	r3, r0
}
 800069a:	4618      	mov	r0, r3
 800069c:	3708      	adds	r7, #8
 800069e:	46bd      	mov	sp, r7
 80006a0:	bd80      	pop	{r7, pc}

080006a2 <_ZN7DS18B2014set_pin_outputEv>:

void DS18B20::set_pin_output()
{
 80006a2:	b580      	push	{r7, lr}
 80006a4:	b088      	sub	sp, #32
 80006a6:	af00      	add	r7, sp, #0
 80006a8:	6078      	str	r0, [r7, #4]
	GPIO_InitTypeDef GPIO_InitStruct = {0};
 80006aa:	f107 030c 	add.w	r3, r7, #12
 80006ae:	2200      	movs	r2, #0
 80006b0:	601a      	str	r2, [r3, #0]
 80006b2:	605a      	str	r2, [r3, #4]
 80006b4:	609a      	str	r2, [r3, #8]
 80006b6:	60da      	str	r2, [r3, #12]
 80006b8:	611a      	str	r2, [r3, #16]
	GPIO_InitStruct.Pin = _pin;
 80006ba:	687b      	ldr	r3, [r7, #4]
 80006bc:	891b      	ldrh	r3, [r3, #8]
 80006be:	60fb      	str	r3, [r7, #12]
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80006c0:	2301      	movs	r3, #1
 80006c2:	613b      	str	r3, [r7, #16]
	GPIO_InitStruct.Speed = GPIO_SPEED_HIGH;
 80006c4:	2303      	movs	r3, #3
 80006c6:	61bb      	str	r3, [r7, #24]
	return HAL_GPIO_Init(_port, &GPIO_InitStruct);
 80006c8:	687b      	ldr	r3, [r7, #4]
 80006ca:	685b      	ldr	r3, [r3, #4]
 80006cc:	f107 020c 	add.w	r2, r7, #12
 80006d0:	4611      	mov	r1, r2
 80006d2:	4618      	mov	r0, r3
 80006d4:	f001 f9bc 	bl	8001a50 <HAL_GPIO_Init>
 80006d8:	bf00      	nop
}
 80006da:	3720      	adds	r7, #32
 80006dc:	46bd      	mov	sp, r7
 80006de:	bd80      	pop	{r7, pc}

080006e0 <_ZN7DS18B2013set_pin_inputEv>:

void DS18B20::set_pin_input()
{
 80006e0:	b580      	push	{r7, lr}
 80006e2:	b088      	sub	sp, #32
 80006e4:	af00      	add	r7, sp, #0
 80006e6:	6078      	str	r0, [r7, #4]
	GPIO_InitTypeDef GPIO_InitStruct = {0};
 80006e8:	f107 030c 	add.w	r3, r7, #12
 80006ec:	2200      	movs	r2, #0
 80006ee:	601a      	str	r2, [r3, #0]
 80006f0:	605a      	str	r2, [r3, #4]
 80006f2:	609a      	str	r2, [r3, #8]
 80006f4:	60da      	str	r2, [r3, #12]
 80006f6:	611a      	str	r2, [r3, #16]
	GPIO_InitStruct.Pin = _pin;
 80006f8:	687b      	ldr	r3, [r7, #4]
 80006fa:	891b      	ldrh	r3, [r3, #8]
 80006fc:	60fb      	str	r3, [r7, #12]
	GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80006fe:	2300      	movs	r3, #0
 8000700:	613b      	str	r3, [r7, #16]
	GPIO_InitStruct.Speed = GPIO_SPEED_HIGH;
 8000702:	2303      	movs	r3, #3
 8000704:	61bb      	str	r3, [r7, #24]
	GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000706:	2301      	movs	r3, #1
 8000708:	617b      	str	r3, [r7, #20]
	return HAL_GPIO_Init(_port, &GPIO_InitStruct);
 800070a:	687b      	ldr	r3, [r7, #4]
 800070c:	685b      	ldr	r3, [r3, #4]
 800070e:	f107 020c 	add.w	r2, r7, #12
 8000712:	4611      	mov	r1, r2
 8000714:	4618      	mov	r0, r3
 8000716:	f001 f99b 	bl	8001a50 <HAL_GPIO_Init>
 800071a:	bf00      	nop
}
 800071c:	3720      	adds	r7, #32
 800071e:	46bd      	mov	sp, r7
 8000720:	bd80      	pop	{r7, pc}

08000722 <_ZN7DS18B2012start_sensorEv>:

void DS18B20::start_sensor()
{
 8000722:	b580      	push	{r7, lr}
 8000724:	b082      	sub	sp, #8
 8000726:	af00      	add	r7, sp, #0
 8000728:	6078      	str	r0, [r7, #4]
	set_pin_output();
 800072a:	6878      	ldr	r0, [r7, #4]
 800072c:	f7ff ffb9 	bl	80006a2 <_ZN7DS18B2014set_pin_outputEv>
	set_data_pin(false);
 8000730:	2100      	movs	r1, #0
 8000732:	6878      	ldr	r0, [r7, #4]
 8000734:	f7ff ff8d 	bl	8000652 <_ZN7DS18B2012set_data_pinEb>

	delay_us(480);
 8000738:	f44f 71f0 	mov.w	r1, #480	@ 0x1e0
 800073c:	6878      	ldr	r0, [r7, #4]
 800073e:	f7ff ff69 	bl	8000614 <_ZN7DS18B208delay_usEt>
	set_pin_input();
 8000742:	6878      	ldr	r0, [r7, #4]
 8000744:	f7ff ffcc 	bl	80006e0 <_ZN7DS18B2013set_pin_inputEv>
	delay_us(80);
 8000748:	2150      	movs	r1, #80	@ 0x50
 800074a:	6878      	ldr	r0, [r7, #4]
 800074c:	f7ff ff62 	bl	8000614 <_ZN7DS18B208delay_usEt>
	read_data_pin();
 8000750:	6878      	ldr	r0, [r7, #4]
 8000752:	f7ff ff95 	bl	8000680 <_ZN7DS18B2013read_data_pinEv>
	delay_us(400);
 8000756:	f44f 71c8 	mov.w	r1, #400	@ 0x190
 800075a:	6878      	ldr	r0, [r7, #4]
 800075c:	f7ff ff5a 	bl	8000614 <_ZN7DS18B208delay_usEt>
}
 8000760:	bf00      	nop
 8000762:	3708      	adds	r7, #8
 8000764:	46bd      	mov	sp, r7
 8000766:	bd80      	pop	{r7, pc}

08000768 <_ZN7DS18B209writeDataEh>:

void DS18B20::writeData(uint8_t data)
{
 8000768:	b580      	push	{r7, lr}
 800076a:	b084      	sub	sp, #16
 800076c:	af00      	add	r7, sp, #0
 800076e:	6078      	str	r0, [r7, #4]
 8000770:	460b      	mov	r3, r1
 8000772:	70fb      	strb	r3, [r7, #3]
	set_pin_output();
 8000774:	6878      	ldr	r0, [r7, #4]
 8000776:	f7ff ff94 	bl	80006a2 <_ZN7DS18B2014set_pin_outputEv>

	for (uint8_t i = 0; i < 8; i++)
 800077a:	2300      	movs	r3, #0
 800077c:	73fb      	strb	r3, [r7, #15]
 800077e:	e02b      	b.n	80007d8 <_ZN7DS18B209writeDataEh+0x70>
	{

		if (data & (1 << i))
 8000780:	78fa      	ldrb	r2, [r7, #3]
 8000782:	7bfb      	ldrb	r3, [r7, #15]
 8000784:	fa42 f303 	asr.w	r3, r2, r3
 8000788:	f003 0301 	and.w	r3, r3, #1
 800078c:	2b00      	cmp	r3, #0
 800078e:	d012      	beq.n	80007b6 <_ZN7DS18B209writeDataEh+0x4e>
		{
			set_pin_output();
 8000790:	6878      	ldr	r0, [r7, #4]
 8000792:	f7ff ff86 	bl	80006a2 <_ZN7DS18B2014set_pin_outputEv>
			set_data_pin(false);
 8000796:	2100      	movs	r1, #0
 8000798:	6878      	ldr	r0, [r7, #4]
 800079a:	f7ff ff5a 	bl	8000652 <_ZN7DS18B2012set_data_pinEb>
			delay_us(1);
 800079e:	2101      	movs	r1, #1
 80007a0:	6878      	ldr	r0, [r7, #4]
 80007a2:	f7ff ff37 	bl	8000614 <_ZN7DS18B208delay_usEt>

			set_pin_input();
 80007a6:	6878      	ldr	r0, [r7, #4]
 80007a8:	f7ff ff9a 	bl	80006e0 <_ZN7DS18B2013set_pin_inputEv>
			delay_us(60);
 80007ac:	213c      	movs	r1, #60	@ 0x3c
 80007ae:	6878      	ldr	r0, [r7, #4]
 80007b0:	f7ff ff30 	bl	8000614 <_ZN7DS18B208delay_usEt>
			continue;
 80007b4:	e00d      	b.n	80007d2 <_ZN7DS18B209writeDataEh+0x6a>
		}

		set_pin_output();
 80007b6:	6878      	ldr	r0, [r7, #4]
 80007b8:	f7ff ff73 	bl	80006a2 <_ZN7DS18B2014set_pin_outputEv>
		set_data_pin(false);
 80007bc:	2100      	movs	r1, #0
 80007be:	6878      	ldr	r0, [r7, #4]
 80007c0:	f7ff ff47 	bl	8000652 <_ZN7DS18B2012set_data_pinEb>
		delay_us(60);
 80007c4:	213c      	movs	r1, #60	@ 0x3c
 80007c6:	6878      	ldr	r0, [r7, #4]
 80007c8:	f7ff ff24 	bl	8000614 <_ZN7DS18B208delay_usEt>

		set_pin_input();
 80007cc:	6878      	ldr	r0, [r7, #4]
 80007ce:	f7ff ff87 	bl	80006e0 <_ZN7DS18B2013set_pin_inputEv>
	for (uint8_t i = 0; i < 8; i++)
 80007d2:	7bfb      	ldrb	r3, [r7, #15]
 80007d4:	3301      	adds	r3, #1
 80007d6:	73fb      	strb	r3, [r7, #15]
 80007d8:	7bfb      	ldrb	r3, [r7, #15]
 80007da:	2b07      	cmp	r3, #7
 80007dc:	d9d0      	bls.n	8000780 <_ZN7DS18B209writeDataEh+0x18>
	}
}
 80007de:	bf00      	nop
 80007e0:	bf00      	nop
 80007e2:	3710      	adds	r7, #16
 80007e4:	46bd      	mov	sp, r7
 80007e6:	bd80      	pop	{r7, pc}

080007e8 <_ZN7DS18B209read_dataEv>:

uint8_t DS18B20::read_data()
{
 80007e8:	b580      	push	{r7, lr}
 80007ea:	b084      	sub	sp, #16
 80007ec:	af00      	add	r7, sp, #0
 80007ee:	6078      	str	r0, [r7, #4]
	uint8_t value = 0;
 80007f0:	2300      	movs	r3, #0
 80007f2:	73fb      	strb	r3, [r7, #15]
	set_pin_input();
 80007f4:	6878      	ldr	r0, [r7, #4]
 80007f6:	f7ff ff73 	bl	80006e0 <_ZN7DS18B2013set_pin_inputEv>

	for (uint8_t i = 0; i < 8; i++)
 80007fa:	2300      	movs	r3, #0
 80007fc:	73bb      	strb	r3, [r7, #14]
 80007fe:	e029      	b.n	8000854 <_ZN7DS18B209read_dataEv+0x6c>
	{
		set_pin_output();
 8000800:	6878      	ldr	r0, [r7, #4]
 8000802:	f7ff ff4e 	bl	80006a2 <_ZN7DS18B2014set_pin_outputEv>

		set_data_pin(false);
 8000806:	2100      	movs	r1, #0
 8000808:	6878      	ldr	r0, [r7, #4]
 800080a:	f7ff ff22 	bl	8000652 <_ZN7DS18B2012set_data_pinEb>
		delay_us(2);
 800080e:	2102      	movs	r1, #2
 8000810:	6878      	ldr	r0, [r7, #4]
 8000812:	f7ff feff 	bl	8000614 <_ZN7DS18B208delay_usEt>
		set_pin_input();
 8000816:	6878      	ldr	r0, [r7, #4]
 8000818:	f7ff ff62 	bl	80006e0 <_ZN7DS18B2013set_pin_inputEv>

		if (read_data_pin())
 800081c:	6878      	ldr	r0, [r7, #4]
 800081e:	f7ff ff2f 	bl	8000680 <_ZN7DS18B2013read_data_pinEv>
 8000822:	4603      	mov	r3, r0
 8000824:	2b00      	cmp	r3, #0
 8000826:	bf14      	ite	ne
 8000828:	2301      	movne	r3, #1
 800082a:	2300      	moveq	r3, #0
 800082c:	b2db      	uxtb	r3, r3
 800082e:	2b00      	cmp	r3, #0
 8000830:	d009      	beq.n	8000846 <_ZN7DS18B209read_dataEv+0x5e>
		{
			value |= 1 << i;
 8000832:	7bbb      	ldrb	r3, [r7, #14]
 8000834:	2201      	movs	r2, #1
 8000836:	fa02 f303 	lsl.w	r3, r2, r3
 800083a:	b25a      	sxtb	r2, r3
 800083c:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000840:	4313      	orrs	r3, r2
 8000842:	b25b      	sxtb	r3, r3
 8000844:	73fb      	strb	r3, [r7, #15]
		}

		delay_us(60);
 8000846:	213c      	movs	r1, #60	@ 0x3c
 8000848:	6878      	ldr	r0, [r7, #4]
 800084a:	f7ff fee3 	bl	8000614 <_ZN7DS18B208delay_usEt>
	for (uint8_t i = 0; i < 8; i++)
 800084e:	7bbb      	ldrb	r3, [r7, #14]
 8000850:	3301      	adds	r3, #1
 8000852:	73bb      	strb	r3, [r7, #14]
 8000854:	7bbb      	ldrb	r3, [r7, #14]
 8000856:	2b07      	cmp	r3, #7
 8000858:	d9d2      	bls.n	8000800 <_ZN7DS18B209read_dataEv+0x18>
	}
	return value;
 800085a:	7bfb      	ldrb	r3, [r7, #15]
}
 800085c:	4618      	mov	r0, r3
 800085e:	3710      	adds	r7, #16
 8000860:	46bd      	mov	sp, r7
 8000862:	bd80      	pop	{r7, pc}

08000864 <_ZN7DS18B2017read_temp_celsiusEv>:
Read the current temperature from the sensor.
This functions blocks for around 800ms as it waits for the conversion time!
@return Temperature in degrees Celsius
*/
float DS18B20::read_temp_celsius()
{
 8000864:	b580      	push	{r7, lr}
 8000866:	b084      	sub	sp, #16
 8000868:	af00      	add	r7, sp, #0
 800086a:	6078      	str	r0, [r7, #4]
	start_sensor();
 800086c:	6878      	ldr	r0, [r7, #4]
 800086e:	f7ff ff58 	bl	8000722 <_ZN7DS18B2012start_sensorEv>
	HAL_Delay(1);
 8000872:	2001      	movs	r0, #1
 8000874:	f000 ffe2 	bl	800183c <HAL_Delay>
	writeData(0xCC);
 8000878:	21cc      	movs	r1, #204	@ 0xcc
 800087a:	6878      	ldr	r0, [r7, #4]
 800087c:	f7ff ff74 	bl	8000768 <_ZN7DS18B209writeDataEh>
	writeData(0x44);
 8000880:	2144      	movs	r1, #68	@ 0x44
 8000882:	6878      	ldr	r0, [r7, #4]
 8000884:	f7ff ff70 	bl	8000768 <_ZN7DS18B209writeDataEh>
	HAL_Delay(800);
 8000888:	f44f 7048 	mov.w	r0, #800	@ 0x320
 800088c:	f000 ffd6 	bl	800183c <HAL_Delay>
	start_sensor();
 8000890:	6878      	ldr	r0, [r7, #4]
 8000892:	f7ff ff46 	bl	8000722 <_ZN7DS18B2012start_sensorEv>
	writeData(0xCC);
 8000896:	21cc      	movs	r1, #204	@ 0xcc
 8000898:	6878      	ldr	r0, [r7, #4]
 800089a:	f7ff ff65 	bl	8000768 <_ZN7DS18B209writeDataEh>
	writeData(0xBE);
 800089e:	21be      	movs	r1, #190	@ 0xbe
 80008a0:	6878      	ldr	r0, [r7, #4]
 80008a2:	f7ff ff61 	bl	8000768 <_ZN7DS18B209writeDataEh>

	uint8_t temp1 = read_data();
 80008a6:	6878      	ldr	r0, [r7, #4]
 80008a8:	f7ff ff9e 	bl	80007e8 <_ZN7DS18B209read_dataEv>
 80008ac:	4603      	mov	r3, r0
 80008ae:	73fb      	strb	r3, [r7, #15]
	uint8_t temp2 = read_data();
 80008b0:	6878      	ldr	r0, [r7, #4]
 80008b2:	f7ff ff99 	bl	80007e8 <_ZN7DS18B209read_dataEv>
 80008b6:	4603      	mov	r3, r0
 80008b8:	73bb      	strb	r3, [r7, #14]

	uint16_t temp_com = (temp2 << 8) | temp1;
 80008ba:	7bbb      	ldrb	r3, [r7, #14]
 80008bc:	021b      	lsls	r3, r3, #8
 80008be:	b21a      	sxth	r2, r3
 80008c0:	7bfb      	ldrb	r3, [r7, #15]
 80008c2:	b21b      	sxth	r3, r3
 80008c4:	4313      	orrs	r3, r2
 80008c6:	b21b      	sxth	r3, r3
 80008c8:	81bb      	strh	r3, [r7, #12]

	return (float)(temp_com / 16.0);
 80008ca:	89bb      	ldrh	r3, [r7, #12]
 80008cc:	ee07 3a90 	vmov	s15, r3
 80008d0:	eeb8 6be7 	vcvt.f64.s32	d6, s15
 80008d4:	eeb3 5b00 	vmov.f64	d5, #48	@ 0x41800000  16.0
 80008d8:	ee86 7b05 	vdiv.f64	d7, d6, d5
 80008dc:	eef7 7bc7 	vcvt.f32.f64	s15, d7
}
 80008e0:	eeb0 0a67 	vmov.f32	s0, s15
 80008e4:	3710      	adds	r7, #16
 80008e6:	46bd      	mov	sp, r7
 80008e8:	bd80      	pop	{r7, pc}
 80008ea:	0000      	movs	r0, r0
 80008ec:	0000      	movs	r0, r0
	...

080008f0 <_ZN7DS18B2020read_temp_fahrenheitEv>:
Read the current temperature from the sensor.
This functions blocks for around 800ms as it waits for the conversion time!
@return Temperature in degrees Fahrenheit
*/
float DS18B20::read_temp_fahrenheit()
{
 80008f0:	b580      	push	{r7, lr}
 80008f2:	b082      	sub	sp, #8
 80008f4:	af00      	add	r7, sp, #0
 80008f6:	6078      	str	r0, [r7, #4]
	return read_temp_celsius() * 1.8 + 32.0;
 80008f8:	6878      	ldr	r0, [r7, #4]
 80008fa:	f7ff ffb3 	bl	8000864 <_ZN7DS18B2017read_temp_celsiusEv>
 80008fe:	eef0 7a40 	vmov.f32	s15, s0
 8000902:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 8000906:	ed9f 6b08 	vldr	d6, [pc, #32]	@ 8000928 <_ZN7DS18B2020read_temp_fahrenheitEv+0x38>
 800090a:	ee27 7b06 	vmul.f64	d7, d7, d6
 800090e:	ed9f 6b08 	vldr	d6, [pc, #32]	@ 8000930 <_ZN7DS18B2020read_temp_fahrenheitEv+0x40>
 8000912:	ee37 7b06 	vadd.f64	d7, d7, d6
 8000916:	eef7 7bc7 	vcvt.f32.f64	s15, d7
}
 800091a:	eeb0 0a67 	vmov.f32	s0, s15
 800091e:	3708      	adds	r7, #8
 8000920:	46bd      	mov	sp, r7
 8000922:	bd80      	pop	{r7, pc}
 8000924:	f3af 8000 	nop.w
 8000928:	cccccccd 	.word	0xcccccccd
 800092c:	3ffccccc 	.word	0x3ffccccc
 8000930:	00000000 	.word	0x00000000
 8000934:	40400000 	.word	0x40400000

08000938 <_Z8getTempsv>:
	Cool_State,
	Range_State,
	Off_State
} FSM_State;

void getTemps(void){
 8000938:	b580      	push	{r7, lr}
 800093a:	af00      	add	r7, sp, #0
	temps.cur_meat = meat_temp_sensor.read_temp_fahrenheit();
 800093c:	480c      	ldr	r0, [pc, #48]	@ (8000970 <_Z8getTempsv+0x38>)
 800093e:	f7ff ffd7 	bl	80008f0 <_ZN7DS18B2020read_temp_fahrenheitEv>
 8000942:	eef0 7a40 	vmov.f32	s15, s0
 8000946:	4b0b      	ldr	r3, [pc, #44]	@ (8000974 <_Z8getTempsv+0x3c>)
 8000948:	edc3 7a00 	vstr	s15, [r3]
	temps.cur_grill = grill_temp_sensor.read_temp_fahrenheit();
 800094c:	480a      	ldr	r0, [pc, #40]	@ (8000978 <_Z8getTempsv+0x40>)
 800094e:	f7ff ffcf 	bl	80008f0 <_ZN7DS18B2020read_temp_fahrenheitEv>
 8000952:	eef0 7a40 	vmov.f32	s15, s0
 8000956:	4b07      	ldr	r3, [pc, #28]	@ (8000974 <_Z8getTempsv+0x3c>)
 8000958:	edc3 7a01 	vstr	s15, [r3, #4]
	temps.cur_flame = flame_temp_sensor.read_temp_fahrenheit();
 800095c:	4807      	ldr	r0, [pc, #28]	@ (800097c <_Z8getTempsv+0x44>)
 800095e:	f7ff ffc7 	bl	80008f0 <_ZN7DS18B2020read_temp_fahrenheitEv>
 8000962:	eef0 7a40 	vmov.f32	s15, s0
 8000966:	4b03      	ldr	r3, [pc, #12]	@ (8000974 <_Z8getTempsv+0x3c>)
 8000968:	edc3 7a02 	vstr	s15, [r3, #8]
}
 800096c:	bf00      	nop
 800096e:	bd80      	pop	{r7, pc}
 8000970:	20000310 	.word	0x20000310
 8000974:	20000334 	.word	0x20000334
 8000978:	2000031c 	.word	0x2000031c
 800097c:	20000328 	.word	0x20000328

08000980 <_Z8ignitionv>:

bool ignition(){
 8000980:	b580      	push	{r7, lr}
 8000982:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(IGNITION_PORT, IGNITION_PIN, GPIO_PIN_SET);
 8000984:	2201      	movs	r2, #1
 8000986:	2110      	movs	r1, #16
 8000988:	480e      	ldr	r0, [pc, #56]	@ (80009c4 <_Z8ignitionv+0x44>)
 800098a:	f001 fa25 	bl	8001dd8 <HAL_GPIO_WritePin>
	HAL_Delay(1000);
 800098e:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8000992:	f000 ff53 	bl	800183c <HAL_Delay>
	HAL_GPIO_WritePin(IGNITION_PORT, IGNITION_PIN, GPIO_PIN_RESET);
 8000996:	2200      	movs	r2, #0
 8000998:	2110      	movs	r1, #16
 800099a:	480a      	ldr	r0, [pc, #40]	@ (80009c4 <_Z8ignitionv+0x44>)
 800099c:	f001 fa1c 	bl	8001dd8 <HAL_GPIO_WritePin>
	getTemps();
 80009a0:	f7ff ffca 	bl	8000938 <_Z8getTempsv>
	if(temps.cur_flame > temps.cur_grill){
 80009a4:	4b08      	ldr	r3, [pc, #32]	@ (80009c8 <_Z8ignitionv+0x48>)
 80009a6:	ed93 7a02 	vldr	s14, [r3, #8]
 80009aa:	4b07      	ldr	r3, [pc, #28]	@ (80009c8 <_Z8ignitionv+0x48>)
 80009ac:	edd3 7a01 	vldr	s15, [r3, #4]
 80009b0:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80009b4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80009b8:	dd01      	ble.n	80009be <_Z8ignitionv+0x3e>
		return true;
 80009ba:	2301      	movs	r3, #1
 80009bc:	e000      	b.n	80009c0 <_Z8ignitionv+0x40>
	} else {
		return false;
 80009be:	2300      	movs	r3, #0
	}
}
 80009c0:	4618      	mov	r0, r3
 80009c2:	bd80      	pop	{r7, pc}
 80009c4:	40020c00 	.word	0x40020c00
 80009c8:	20000334 	.word	0x20000334

080009cc <_Z11turnGrillOnv>:

void turnGrillOn(){
 80009cc:	b580      	push	{r7, lr}
 80009ce:	af00      	add	r7, sp, #0
	// turn servo on
	TIM1->CCR1 = PWM_MAX;
 80009d0:	4b0b      	ldr	r3, [pc, #44]	@ (8000a00 <_Z11turnGrillOnv+0x34>)
 80009d2:	f641 1264 	movw	r2, #6500	@ 0x1964
 80009d6:	635a      	str	r2, [r3, #52]	@ 0x34
	HAL_GPIO_WritePin(SOLENOID_PORT, SOLENOID_PIN, GPIO_PIN_SET); // open solenoid
 80009d8:	2201      	movs	r2, #1
 80009da:	2108      	movs	r1, #8
 80009dc:	4809      	ldr	r0, [pc, #36]	@ (8000a04 <_Z11turnGrillOnv+0x38>)
 80009de:	f001 f9fb 	bl	8001dd8 <HAL_GPIO_WritePin>
	while(ignition()){  // loop ignite flame until flame
 80009e2:	e003      	b.n	80009ec <_Z11turnGrillOnv+0x20>
		HAL_Delay(500);
 80009e4:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 80009e8:	f000 ff28 	bl	800183c <HAL_Delay>
	while(ignition()){  // loop ignite flame until flame
 80009ec:	f7ff ffc8 	bl	8000980 <_Z8ignitionv>
 80009f0:	4603      	mov	r3, r0
 80009f2:	2b00      	cmp	r3, #0
 80009f4:	d1f6      	bne.n	80009e4 <_Z11turnGrillOnv+0x18>
	}
	isGrillOn = true;
 80009f6:	4b04      	ldr	r3, [pc, #16]	@ (8000a08 <_Z11turnGrillOnv+0x3c>)
 80009f8:	2201      	movs	r2, #1
 80009fa:	701a      	strb	r2, [r3, #0]
}
 80009fc:	bf00      	nop
 80009fe:	bd80      	pop	{r7, pc}
 8000a00:	40010000 	.word	0x40010000
 8000a04:	40020c00 	.word	0x40020c00
 8000a08:	200003cd 	.word	0x200003cd

08000a0c <_Z12turnGrillOffv>:

void turnGrillOff(){
 8000a0c:	b580      	push	{r7, lr}
 8000a0e:	af00      	add	r7, sp, #0
	// turn servo off
	TIM1->CCR1 = PWM_MIN;
 8000a10:	4b06      	ldr	r3, [pc, #24]	@ (8000a2c <_Z12turnGrillOffv+0x20>)
 8000a12:	f640 42b2 	movw	r2, #3250	@ 0xcb2
 8000a16:	635a      	str	r2, [r3, #52]	@ 0x34
	HAL_GPIO_WritePin(SOLENOID_PORT, SOLENOID_PIN, GPIO_PIN_RESET); // close solenoid
 8000a18:	2200      	movs	r2, #0
 8000a1a:	2108      	movs	r1, #8
 8000a1c:	4804      	ldr	r0, [pc, #16]	@ (8000a30 <_Z12turnGrillOffv+0x24>)
 8000a1e:	f001 f9db 	bl	8001dd8 <HAL_GPIO_WritePin>
	isGrillOn = false;
 8000a22:	4b04      	ldr	r3, [pc, #16]	@ (8000a34 <_Z12turnGrillOffv+0x28>)
 8000a24:	2200      	movs	r2, #0
 8000a26:	701a      	strb	r2, [r3, #0]
}
 8000a28:	bf00      	nop
 8000a2a:	bd80      	pop	{r7, pc}
 8000a2c:	40010000 	.word	0x40010000
 8000a30:	40020c00 	.word	0x40020c00
 8000a34:	200003cd 	.word	0x200003cd

08000a38 <_Z12getUserTempsv>:

void getUserTemps(){
 8000a38:	b480      	push	{r7}
 8000a3a:	af00      	add	r7, sp, #0
	temps.set_grill = 300.00;
 8000a3c:	4b05      	ldr	r3, [pc, #20]	@ (8000a54 <_Z12getUserTempsv+0x1c>)
 8000a3e:	4a06      	ldr	r2, [pc, #24]	@ (8000a58 <_Z12getUserTempsv+0x20>)
 8000a40:	611a      	str	r2, [r3, #16]
	temps.set_meat = 165.00;
 8000a42:	4b04      	ldr	r3, [pc, #16]	@ (8000a54 <_Z12getUserTempsv+0x1c>)
 8000a44:	4a05      	ldr	r2, [pc, #20]	@ (8000a5c <_Z12getUserTempsv+0x24>)
 8000a46:	60da      	str	r2, [r3, #12]
	HAL_UART_Transmit(&huart3, (uint8_t*) msg, strlen(msg), HAL_MAX_DELAY);
	HAL_UART_Receive(&huart3, data, 10, 1000);
	sprintf(msg, "Ret Meat Temp: %c\r\n", data[0]);
	HAL_UART_Transmit(&huart3, (uint8_t*) msg, strlen(msg), HAL_MAX_DELAY);
	*/
}
 8000a48:	bf00      	nop
 8000a4a:	46bd      	mov	sp, r7
 8000a4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a50:	4770      	bx	lr
 8000a52:	bf00      	nop
 8000a54:	20000334 	.word	0x20000334
 8000a58:	43960000 	.word	0x43960000
 8000a5c:	43250000 	.word	0x43250000

08000a60 <_Z13displayStatusv>:

void displayStatus(){
 8000a60:	b580      	push	{r7, lr}
 8000a62:	b082      	sub	sp, #8
 8000a64:	af02      	add	r7, sp, #8
	  sprintf(msg, "HeatMaster Status:\r\n");
 8000a66:	4928      	ldr	r1, [pc, #160]	@ (8000b08 <_Z13displayStatusv+0xa8>)
 8000a68:	4828      	ldr	r0, [pc, #160]	@ (8000b0c <_Z13displayStatusv+0xac>)
 8000a6a:	f004 fdf3 	bl	8005654 <siprintf>
	  HAL_UART_Transmit(&huart3, (uint8_t*) msg, strlen(msg), HAL_MAX_DELAY);
 8000a6e:	4827      	ldr	r0, [pc, #156]	@ (8000b0c <_Z13displayStatusv+0xac>)
 8000a70:	f7ff fc36 	bl	80002e0 <strlen>
 8000a74:	4603      	mov	r3, r0
 8000a76:	b29a      	uxth	r2, r3
 8000a78:	f04f 33ff 	mov.w	r3, #4294967295
 8000a7c:	4923      	ldr	r1, [pc, #140]	@ (8000b0c <_Z13displayStatusv+0xac>)
 8000a7e:	4824      	ldr	r0, [pc, #144]	@ (8000b10 <_Z13displayStatusv+0xb0>)
 8000a80:	f003 fbe4 	bl	800424c <HAL_UART_Transmit>
	  sprintf(msg, "Meat Set:  %.2f\tCur: %.2f\r\n", temps.set_meat, temps.cur_meat);
 8000a84:	4b23      	ldr	r3, [pc, #140]	@ (8000b14 <_Z13displayStatusv+0xb4>)
 8000a86:	edd3 7a03 	vldr	s15, [r3, #12]
 8000a8a:	eeb7 6ae7 	vcvt.f64.f32	d6, s15
 8000a8e:	4b21      	ldr	r3, [pc, #132]	@ (8000b14 <_Z13displayStatusv+0xb4>)
 8000a90:	edd3 7a00 	vldr	s15, [r3]
 8000a94:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 8000a98:	ed8d 7b00 	vstr	d7, [sp]
 8000a9c:	ec53 2b16 	vmov	r2, r3, d6
 8000aa0:	491d      	ldr	r1, [pc, #116]	@ (8000b18 <_Z13displayStatusv+0xb8>)
 8000aa2:	481a      	ldr	r0, [pc, #104]	@ (8000b0c <_Z13displayStatusv+0xac>)
 8000aa4:	f004 fdd6 	bl	8005654 <siprintf>
	  HAL_UART_Transmit(&huart3, (uint8_t*) msg, strlen(msg), HAL_MAX_DELAY);
 8000aa8:	4818      	ldr	r0, [pc, #96]	@ (8000b0c <_Z13displayStatusv+0xac>)
 8000aaa:	f7ff fc19 	bl	80002e0 <strlen>
 8000aae:	4603      	mov	r3, r0
 8000ab0:	b29a      	uxth	r2, r3
 8000ab2:	f04f 33ff 	mov.w	r3, #4294967295
 8000ab6:	4915      	ldr	r1, [pc, #84]	@ (8000b0c <_Z13displayStatusv+0xac>)
 8000ab8:	4815      	ldr	r0, [pc, #84]	@ (8000b10 <_Z13displayStatusv+0xb0>)
 8000aba:	f003 fbc7 	bl	800424c <HAL_UART_Transmit>
	  sprintf(msg, "Grill Set: %.2f\tCur: %.2f\r\n\n", temps.set_grill, temps.cur_grill);
 8000abe:	4b15      	ldr	r3, [pc, #84]	@ (8000b14 <_Z13displayStatusv+0xb4>)
 8000ac0:	edd3 7a04 	vldr	s15, [r3, #16]
 8000ac4:	eeb7 6ae7 	vcvt.f64.f32	d6, s15
 8000ac8:	4b12      	ldr	r3, [pc, #72]	@ (8000b14 <_Z13displayStatusv+0xb4>)
 8000aca:	edd3 7a01 	vldr	s15, [r3, #4]
 8000ace:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 8000ad2:	ed8d 7b00 	vstr	d7, [sp]
 8000ad6:	ec53 2b16 	vmov	r2, r3, d6
 8000ada:	4910      	ldr	r1, [pc, #64]	@ (8000b1c <_Z13displayStatusv+0xbc>)
 8000adc:	480b      	ldr	r0, [pc, #44]	@ (8000b0c <_Z13displayStatusv+0xac>)
 8000ade:	f004 fdb9 	bl	8005654 <siprintf>
	  HAL_UART_Transmit(&huart3, (uint8_t*) msg, strlen(msg), HAL_MAX_DELAY);
 8000ae2:	480a      	ldr	r0, [pc, #40]	@ (8000b0c <_Z13displayStatusv+0xac>)
 8000ae4:	f7ff fbfc 	bl	80002e0 <strlen>
 8000ae8:	4603      	mov	r3, r0
 8000aea:	b29a      	uxth	r2, r3
 8000aec:	f04f 33ff 	mov.w	r3, #4294967295
 8000af0:	4906      	ldr	r1, [pc, #24]	@ (8000b0c <_Z13displayStatusv+0xac>)
 8000af2:	4807      	ldr	r0, [pc, #28]	@ (8000b10 <_Z13displayStatusv+0xb0>)
 8000af4:	f003 fbaa 	bl	800424c <HAL_UART_Transmit>
	  HAL_Delay(500); // 500ms delay before we send next message.
 8000af8:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 8000afc:	f000 fe9e 	bl	800183c <HAL_Delay>
}
 8000b00:	bf00      	nop
 8000b02:	46bd      	mov	sp, r7
 8000b04:	bd80      	pop	{r7, pc}
 8000b06:	bf00      	nop
 8000b08:	080077f0 	.word	0x080077f0
 8000b0c:	2000034c 	.word	0x2000034c
 8000b10:	20000288 	.word	0x20000288
 8000b14:	20000334 	.word	0x20000334
 8000b18:	08007808 	.word	0x08007808
 8000b1c:	08007824 	.word	0x08007824

08000b20 <_Z18displayFinishedMSGv>:

void displayFinishedMSG(){
 8000b20:	b580      	push	{r7, lr}
 8000b22:	af00      	add	r7, sp, #0
	sprintf(msg, "HeatMaster Finished!\r\n");
 8000b24:	4908      	ldr	r1, [pc, #32]	@ (8000b48 <_Z18displayFinishedMSGv+0x28>)
 8000b26:	4809      	ldr	r0, [pc, #36]	@ (8000b4c <_Z18displayFinishedMSGv+0x2c>)
 8000b28:	f004 fd94 	bl	8005654 <siprintf>
	HAL_UART_Transmit(&huart3, (uint8_t*) msg, strlen(msg), HAL_MAX_DELAY);
 8000b2c:	4807      	ldr	r0, [pc, #28]	@ (8000b4c <_Z18displayFinishedMSGv+0x2c>)
 8000b2e:	f7ff fbd7 	bl	80002e0 <strlen>
 8000b32:	4603      	mov	r3, r0
 8000b34:	b29a      	uxth	r2, r3
 8000b36:	f04f 33ff 	mov.w	r3, #4294967295
 8000b3a:	4904      	ldr	r1, [pc, #16]	@ (8000b4c <_Z18displayFinishedMSGv+0x2c>)
 8000b3c:	4804      	ldr	r0, [pc, #16]	@ (8000b50 <_Z18displayFinishedMSGv+0x30>)
 8000b3e:	f003 fb85 	bl	800424c <HAL_UART_Transmit>
}
 8000b42:	bf00      	nop
 8000b44:	bd80      	pop	{r7, pc}
 8000b46:	bf00      	nop
 8000b48:	08007844 	.word	0x08007844
 8000b4c:	2000034c 	.word	0x2000034c
 8000b50:	20000288 	.word	0x20000288

08000b54 <_Z10SetHandlerv>:

FSM_State SetHandler(void){
 8000b54:	b480      	push	{r7}
 8000b56:	af00      	add	r7, sp, #0
	if(temps.set_meat > temps.cur_meat){ // needs more cooking
 8000b58:	4b09      	ldr	r3, [pc, #36]	@ (8000b80 <_Z10SetHandlerv+0x2c>)
 8000b5a:	ed93 7a03 	vldr	s14, [r3, #12]
 8000b5e:	4b08      	ldr	r3, [pc, #32]	@ (8000b80 <_Z10SetHandlerv+0x2c>)
 8000b60:	edd3 7a00 	vldr	s15, [r3]
 8000b64:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8000b68:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000b6c:	dd01      	ble.n	8000b72 <_Z10SetHandlerv+0x1e>
		return Range_State;
 8000b6e:	2304      	movs	r3, #4
 8000b70:	e000      	b.n	8000b74 <_Z10SetHandlerv+0x20>
	} else {
		return Off_State; // done cooking
 8000b72:	2305      	movs	r3, #5
	}
}
 8000b74:	4618      	mov	r0, r3
 8000b76:	46bd      	mov	sp, r7
 8000b78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b7c:	4770      	bx	lr
 8000b7e:	bf00      	nop
 8000b80:	20000334 	.word	0x20000334

08000b84 <_Z11IdleHandlerv>:

FSM_State IdleHandler(void){
 8000b84:	b580      	push	{r7, lr}
 8000b86:	af00      	add	r7, sp, #0
	// Insert code to handle the Idle state.
	displayStatus(); // there is also a delay in this function
 8000b88:	f7ff ff6a 	bl	8000a60 <_Z13displayStatusv>
	HAL_Delay(500);
 8000b8c:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 8000b90:	f000 fe54 	bl	800183c <HAL_Delay>
	return Set_State;
 8000b94:	2300      	movs	r3, #0
}
 8000b96:	4618      	mov	r0, r3
 8000b98:	bd80      	pop	{r7, pc}
	...

08000b9c <_Z11HeatHandlerv>:

FSM_State HeatHandler(void){
 8000b9c:	b580      	push	{r7, lr}
 8000b9e:	af00      	add	r7, sp, #0
	// Insert code to handle the Heat state.
	// bump up the heat a little
	// if the servo is maxed out then stay maxed out
	// if the grill is off then turn the grill on
	if(isGrillOn){
 8000ba0:	4b0c      	ldr	r3, [pc, #48]	@ (8000bd4 <_Z11HeatHandlerv+0x38>)
 8000ba2:	781b      	ldrb	r3, [r3, #0]
 8000ba4:	2b00      	cmp	r3, #0
 8000ba6:	d010      	beq.n	8000bca <_Z11HeatHandlerv+0x2e>
		if(TIM1->CCR1 < PWM_MAX){
 8000ba8:	4b0b      	ldr	r3, [pc, #44]	@ (8000bd8 <_Z11HeatHandlerv+0x3c>)
 8000baa:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8000bac:	f641 1263 	movw	r2, #6499	@ 0x1963
 8000bb0:	4293      	cmp	r3, r2
 8000bb2:	bf94      	ite	ls
 8000bb4:	2301      	movls	r3, #1
 8000bb6:	2300      	movhi	r3, #0
 8000bb8:	b2db      	uxtb	r3, r3
 8000bba:	2b00      	cmp	r3, #0
 8000bbc:	d007      	beq.n	8000bce <_Z11HeatHandlerv+0x32>
			TIM1->CCR1 += 10;
 8000bbe:	4b06      	ldr	r3, [pc, #24]	@ (8000bd8 <_Z11HeatHandlerv+0x3c>)
 8000bc0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8000bc2:	4a05      	ldr	r2, [pc, #20]	@ (8000bd8 <_Z11HeatHandlerv+0x3c>)
 8000bc4:	330a      	adds	r3, #10
 8000bc6:	6353      	str	r3, [r2, #52]	@ 0x34
 8000bc8:	e001      	b.n	8000bce <_Z11HeatHandlerv+0x32>
		}
	} else {
		turnGrillOn();
 8000bca:	f7ff feff 	bl	80009cc <_Z11turnGrillOnv>
	}
	return Idle_State;
 8000bce:	2301      	movs	r3, #1
}
 8000bd0:	4618      	mov	r0, r3
 8000bd2:	bd80      	pop	{r7, pc}
 8000bd4:	200003cd 	.word	0x200003cd
 8000bd8:	40010000 	.word	0x40010000

08000bdc <_Z11CoolHandlerv>:

FSM_State CoolHandler(void){
 8000bdc:	b580      	push	{r7, lr}
 8000bde:	af00      	add	r7, sp, #0
	// Insert code to handle the Cool state.
	// turn the heat down a little
	// if the servo is maxed out then turn the grill off.
	if(isGrillOn){
 8000be0:	4b0c      	ldr	r3, [pc, #48]	@ (8000c14 <_Z11CoolHandlerv+0x38>)
 8000be2:	781b      	ldrb	r3, [r3, #0]
 8000be4:	2b00      	cmp	r3, #0
 8000be6:	d010      	beq.n	8000c0a <_Z11CoolHandlerv+0x2e>
		if(TIM1->CCR1 > PWM_MIN){
 8000be8:	4b0b      	ldr	r3, [pc, #44]	@ (8000c18 <_Z11CoolHandlerv+0x3c>)
 8000bea:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8000bec:	f640 42b2 	movw	r2, #3250	@ 0xcb2
 8000bf0:	4293      	cmp	r3, r2
 8000bf2:	bf8c      	ite	hi
 8000bf4:	2301      	movhi	r3, #1
 8000bf6:	2300      	movls	r3, #0
 8000bf8:	b2db      	uxtb	r3, r3
 8000bfa:	2b00      	cmp	r3, #0
 8000bfc:	d007      	beq.n	8000c0e <_Z11CoolHandlerv+0x32>
			TIM1->CCR1 -= 10;
 8000bfe:	4b06      	ldr	r3, [pc, #24]	@ (8000c18 <_Z11CoolHandlerv+0x3c>)
 8000c00:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8000c02:	4a05      	ldr	r2, [pc, #20]	@ (8000c18 <_Z11CoolHandlerv+0x3c>)
 8000c04:	3b0a      	subs	r3, #10
 8000c06:	6353      	str	r3, [r2, #52]	@ 0x34
 8000c08:	e001      	b.n	8000c0e <_Z11CoolHandlerv+0x32>
		}
	} else {
		turnGrillOff();
 8000c0a:	f7ff feff 	bl	8000a0c <_Z12turnGrillOffv>
	}
	return Idle_State;
 8000c0e:	2301      	movs	r3, #1
}
 8000c10:	4618      	mov	r0, r3
 8000c12:	bd80      	pop	{r7, pc}
 8000c14:	200003cd 	.word	0x200003cd
 8000c18:	40010000 	.word	0x40010000

08000c1c <_Z12RangeHandlerv>:

FSM_State RangeHandler(void){
 8000c1c:	b580      	push	{r7, lr}
 8000c1e:	af00      	add	r7, sp, #0
	// Insert code to handle the Range state.
	getTemps();
 8000c20:	f7ff fe8a 	bl	8000938 <_Z8getTempsv>
	if(temps.set_grill > temps.cur_grill){ // needs to heat
 8000c24:	4b07      	ldr	r3, [pc, #28]	@ (8000c44 <_Z12RangeHandlerv+0x28>)
 8000c26:	ed93 7a04 	vldr	s14, [r3, #16]
 8000c2a:	4b06      	ldr	r3, [pc, #24]	@ (8000c44 <_Z12RangeHandlerv+0x28>)
 8000c2c:	edd3 7a01 	vldr	s15, [r3, #4]
 8000c30:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8000c34:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000c38:	dd01      	ble.n	8000c3e <_Z12RangeHandlerv+0x22>
		return Heat_State;
 8000c3a:	2302      	movs	r3, #2
 8000c3c:	e000      	b.n	8000c40 <_Z12RangeHandlerv+0x24>
	} else { // needs to cool
		return Cool_State;
 8000c3e:	2303      	movs	r3, #3
	}
}
 8000c40:	4618      	mov	r0, r3
 8000c42:	bd80      	pop	{r7, pc}
 8000c44:	20000334 	.word	0x20000334

08000c48 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000c48:	b580      	push	{r7, lr}
 8000c4a:	b082      	sub	sp, #8
 8000c4c:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000c4e:	f000 fd98 	bl	8001782 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000c52:	f000 f853 	bl	8000cfc <_Z18SystemClock_Configv>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000c56:	f000 fa13 	bl	8001080 <_ZL12MX_GPIO_Initv>
  MX_TIM1_Init();
 8000c5a:	f000 f8b5 	bl	8000dc8 <_ZL12MX_TIM1_Initv>
  MX_USART3_UART_Init();
 8000c5e:	f000 f9db 	bl	8001018 <_ZL19MX_USART3_UART_Initv>
  MX_TIM3_Init();
 8000c62:	f000 f97b 	bl	8000f5c <_ZL12MX_TIM3_Initv>
  /* USER CODE BEGIN 2 */
  HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_1);
 8000c66:	2100      	movs	r1, #0
 8000c68:	4822      	ldr	r0, [pc, #136]	@ (8000cf4 <main+0xac>)
 8000c6a:	f002 faf3 	bl	8003254 <HAL_TIM_PWM_Start>
  FSM_State NextState = Set_State;
 8000c6e:	2300      	movs	r3, #0
 8000c70:	71fb      	strb	r3, [r7, #7]
  /* USER CODE BEGIN WHILE */
  while (1) {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
	  displayFinishedMSG();
 8000c72:	f7ff ff55 	bl	8000b20 <_Z18displayFinishedMSGv>
	  getUserTemps();
 8000c76:	f7ff fedf 	bl	8000a38 <_Z12getUserTempsv>
	  turnGrillOn();
 8000c7a:	f7ff fea7 	bl	80009cc <_Z11turnGrillOnv>
	  // Here is our FSM that will continue to loop while the food is not cooked.
	  while(!food_cooked){
 8000c7e:	e02f      	b.n	8000ce0 <main+0x98>
		  switch(NextState){
 8000c80:	79fb      	ldrb	r3, [r7, #7]
 8000c82:	2b05      	cmp	r3, #5
 8000c84:	d82b      	bhi.n	8000cde <main+0x96>
 8000c86:	a201      	add	r2, pc, #4	@ (adr r2, 8000c8c <main+0x44>)
 8000c88:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000c8c:	08000ca5 	.word	0x08000ca5
 8000c90:	08000caf 	.word	0x08000caf
 8000c94:	08000cb9 	.word	0x08000cb9
 8000c98:	08000cc3 	.word	0x08000cc3
 8000c9c:	08000ccd 	.word	0x08000ccd
 8000ca0:	08000cd7 	.word	0x08000cd7
		  case Set_State:
			  NextState = SetHandler();
 8000ca4:	f7ff ff56 	bl	8000b54 <_Z10SetHandlerv>
 8000ca8:	4603      	mov	r3, r0
 8000caa:	71fb      	strb	r3, [r7, #7]
			  break;
 8000cac:	e018      	b.n	8000ce0 <main+0x98>
		  case Idle_State:
			  NextState = IdleHandler();
 8000cae:	f7ff ff69 	bl	8000b84 <_Z11IdleHandlerv>
 8000cb2:	4603      	mov	r3, r0
 8000cb4:	71fb      	strb	r3, [r7, #7]
			  break;
 8000cb6:	e013      	b.n	8000ce0 <main+0x98>
		  case Heat_State:
			  NextState = HeatHandler();
 8000cb8:	f7ff ff70 	bl	8000b9c <_Z11HeatHandlerv>
 8000cbc:	4603      	mov	r3, r0
 8000cbe:	71fb      	strb	r3, [r7, #7]
			  break;
 8000cc0:	e00e      	b.n	8000ce0 <main+0x98>
		  case Cool_State:
			  NextState = CoolHandler();
 8000cc2:	f7ff ff8b 	bl	8000bdc <_Z11CoolHandlerv>
 8000cc6:	4603      	mov	r3, r0
 8000cc8:	71fb      	strb	r3, [r7, #7]
			  break;
 8000cca:	e009      	b.n	8000ce0 <main+0x98>
		  case Range_State:
			  NextState = RangeHandler();
 8000ccc:	f7ff ffa6 	bl	8000c1c <_Z12RangeHandlerv>
 8000cd0:	4603      	mov	r3, r0
 8000cd2:	71fb      	strb	r3, [r7, #7]
			  break;
 8000cd4:	e004      	b.n	8000ce0 <main+0x98>
		  case Off_State:
			  food_cooked = true;
 8000cd6:	4b08      	ldr	r3, [pc, #32]	@ (8000cf8 <main+0xb0>)
 8000cd8:	2201      	movs	r2, #1
 8000cda:	701a      	strb	r2, [r3, #0]
			  break;
 8000cdc:	e000      	b.n	8000ce0 <main+0x98>
		  default:
			  break;
 8000cde:	bf00      	nop
	  while(!food_cooked){
 8000ce0:	4b05      	ldr	r3, [pc, #20]	@ (8000cf8 <main+0xb0>)
 8000ce2:	781b      	ldrb	r3, [r3, #0]
 8000ce4:	f083 0301 	eor.w	r3, r3, #1
 8000ce8:	b2db      	uxtb	r3, r3
 8000cea:	2b00      	cmp	r3, #0
 8000cec:	d1c8      	bne.n	8000c80 <main+0x38>
		  }
	  }
	  displayFinishedMSG();
 8000cee:	f7ff ff17 	bl	8000b20 <_Z18displayFinishedMSGv>
	  displayFinishedMSG();
 8000cf2:	e7be      	b.n	8000c72 <main+0x2a>
 8000cf4:	200001f0 	.word	0x200001f0
 8000cf8:	200003cc 	.word	0x200003cc

08000cfc <_Z18SystemClock_Configv>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000cfc:	b580      	push	{r7, lr}
 8000cfe:	b094      	sub	sp, #80	@ 0x50
 8000d00:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000d02:	f107 031c 	add.w	r3, r7, #28
 8000d06:	2234      	movs	r2, #52	@ 0x34
 8000d08:	2100      	movs	r1, #0
 8000d0a:	4618      	mov	r0, r3
 8000d0c:	f004 fd05 	bl	800571a <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000d10:	f107 0308 	add.w	r3, r7, #8
 8000d14:	2200      	movs	r2, #0
 8000d16:	601a      	str	r2, [r3, #0]
 8000d18:	605a      	str	r2, [r3, #4]
 8000d1a:	609a      	str	r2, [r3, #8]
 8000d1c:	60da      	str	r2, [r3, #12]
 8000d1e:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8000d20:	4b27      	ldr	r3, [pc, #156]	@ (8000dc0 <_Z18SystemClock_Configv+0xc4>)
 8000d22:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000d24:	4a26      	ldr	r2, [pc, #152]	@ (8000dc0 <_Z18SystemClock_Configv+0xc4>)
 8000d26:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000d2a:	6413      	str	r3, [r2, #64]	@ 0x40
 8000d2c:	4b24      	ldr	r3, [pc, #144]	@ (8000dc0 <_Z18SystemClock_Configv+0xc4>)
 8000d2e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000d30:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000d34:	607b      	str	r3, [r7, #4]
 8000d36:	687b      	ldr	r3, [r7, #4]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 8000d38:	4b22      	ldr	r3, [pc, #136]	@ (8000dc4 <_Z18SystemClock_Configv+0xc8>)
 8000d3a:	681b      	ldr	r3, [r3, #0]
 8000d3c:	f423 4340 	bic.w	r3, r3, #49152	@ 0xc000
 8000d40:	4a20      	ldr	r2, [pc, #128]	@ (8000dc4 <_Z18SystemClock_Configv+0xc8>)
 8000d42:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8000d46:	6013      	str	r3, [r2, #0]
 8000d48:	4b1e      	ldr	r3, [pc, #120]	@ (8000dc4 <_Z18SystemClock_Configv+0xc8>)
 8000d4a:	681b      	ldr	r3, [r3, #0]
 8000d4c:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8000d50:	603b      	str	r3, [r7, #0]
 8000d52:	683b      	ldr	r3, [r7, #0]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000d54:	2302      	movs	r3, #2
 8000d56:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000d58:	2301      	movs	r3, #1
 8000d5a:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000d5c:	2310      	movs	r3, #16
 8000d5e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8000d60:	2300      	movs	r3, #0
 8000d62:	637b      	str	r3, [r7, #52]	@ 0x34
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000d64:	f107 031c 	add.w	r3, r7, #28
 8000d68:	4618      	mov	r0, r3
 8000d6a:	f001 f84f 	bl	8001e0c <HAL_RCC_OscConfig>
 8000d6e:	4603      	mov	r3, r0
 8000d70:	2b00      	cmp	r3, #0
 8000d72:	bf14      	ite	ne
 8000d74:	2301      	movne	r3, #1
 8000d76:	2300      	moveq	r3, #0
 8000d78:	b2db      	uxtb	r3, r3
 8000d7a:	2b00      	cmp	r3, #0
 8000d7c:	d001      	beq.n	8000d82 <_Z18SystemClock_Configv+0x86>
  {
    Error_Handler();
 8000d7e:	f000 faa3 	bl	80012c8 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000d82:	230f      	movs	r3, #15
 8000d84:	60bb      	str	r3, [r7, #8]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 8000d86:	2300      	movs	r3, #0
 8000d88:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000d8a:	2300      	movs	r3, #0
 8000d8c:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8000d8e:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000d92:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000d94:	2300      	movs	r3, #0
 8000d96:	61bb      	str	r3, [r7, #24]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8000d98:	f107 0308 	add.w	r3, r7, #8
 8000d9c:	2100      	movs	r1, #0
 8000d9e:	4618      	mov	r0, r3
 8000da0:	f001 fae2 	bl	8002368 <HAL_RCC_ClockConfig>
 8000da4:	4603      	mov	r3, r0
 8000da6:	2b00      	cmp	r3, #0
 8000da8:	bf14      	ite	ne
 8000daa:	2301      	movne	r3, #1
 8000dac:	2300      	moveq	r3, #0
 8000dae:	b2db      	uxtb	r3, r3
 8000db0:	2b00      	cmp	r3, #0
 8000db2:	d001      	beq.n	8000db8 <_Z18SystemClock_Configv+0xbc>
  {
    Error_Handler();
 8000db4:	f000 fa88 	bl	80012c8 <Error_Handler>
  }
}
 8000db8:	bf00      	nop
 8000dba:	3750      	adds	r7, #80	@ 0x50
 8000dbc:	46bd      	mov	sp, r7
 8000dbe:	bd80      	pop	{r7, pc}
 8000dc0:	40023800 	.word	0x40023800
 8000dc4:	40007000 	.word	0x40007000

08000dc8 <_ZL12MX_TIM1_Initv>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 8000dc8:	b580      	push	{r7, lr}
 8000dca:	b09a      	sub	sp, #104	@ 0x68
 8000dcc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8000dce:	f107 0358 	add.w	r3, r7, #88	@ 0x58
 8000dd2:	2200      	movs	r2, #0
 8000dd4:	601a      	str	r2, [r3, #0]
 8000dd6:	605a      	str	r2, [r3, #4]
 8000dd8:	609a      	str	r2, [r3, #8]
 8000dda:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000ddc:	f107 034c 	add.w	r3, r7, #76	@ 0x4c
 8000de0:	2200      	movs	r2, #0
 8000de2:	601a      	str	r2, [r3, #0]
 8000de4:	605a      	str	r2, [r3, #4]
 8000de6:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8000de8:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 8000dec:	2200      	movs	r2, #0
 8000dee:	601a      	str	r2, [r3, #0]
 8000df0:	605a      	str	r2, [r3, #4]
 8000df2:	609a      	str	r2, [r3, #8]
 8000df4:	60da      	str	r2, [r3, #12]
 8000df6:	611a      	str	r2, [r3, #16]
 8000df8:	615a      	str	r2, [r3, #20]
 8000dfa:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8000dfc:	1d3b      	adds	r3, r7, #4
 8000dfe:	222c      	movs	r2, #44	@ 0x2c
 8000e00:	2100      	movs	r1, #0
 8000e02:	4618      	mov	r0, r3
 8000e04:	f004 fc89 	bl	800571a <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8000e08:	4b52      	ldr	r3, [pc, #328]	@ (8000f54 <_ZL12MX_TIM1_Initv+0x18c>)
 8000e0a:	4a53      	ldr	r2, [pc, #332]	@ (8000f58 <_ZL12MX_TIM1_Initv+0x190>)
 8000e0c:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 4;
 8000e0e:	4b51      	ldr	r3, [pc, #324]	@ (8000f54 <_ZL12MX_TIM1_Initv+0x18c>)
 8000e10:	2204      	movs	r2, #4
 8000e12:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000e14:	4b4f      	ldr	r3, [pc, #316]	@ (8000f54 <_ZL12MX_TIM1_Initv+0x18c>)
 8000e16:	2200      	movs	r2, #0
 8000e18:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 65535;
 8000e1a:	4b4e      	ldr	r3, [pc, #312]	@ (8000f54 <_ZL12MX_TIM1_Initv+0x18c>)
 8000e1c:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8000e20:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000e22:	4b4c      	ldr	r3, [pc, #304]	@ (8000f54 <_ZL12MX_TIM1_Initv+0x18c>)
 8000e24:	2200      	movs	r2, #0
 8000e26:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8000e28:	4b4a      	ldr	r3, [pc, #296]	@ (8000f54 <_ZL12MX_TIM1_Initv+0x18c>)
 8000e2a:	2200      	movs	r2, #0
 8000e2c:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8000e2e:	4b49      	ldr	r3, [pc, #292]	@ (8000f54 <_ZL12MX_TIM1_Initv+0x18c>)
 8000e30:	2280      	movs	r2, #128	@ 0x80
 8000e32:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 8000e34:	4847      	ldr	r0, [pc, #284]	@ (8000f54 <_ZL12MX_TIM1_Initv+0x18c>)
 8000e36:	f002 f8e3 	bl	8003000 <HAL_TIM_Base_Init>
 8000e3a:	4603      	mov	r3, r0
 8000e3c:	2b00      	cmp	r3, #0
 8000e3e:	bf14      	ite	ne
 8000e40:	2301      	movne	r3, #1
 8000e42:	2300      	moveq	r3, #0
 8000e44:	b2db      	uxtb	r3, r3
 8000e46:	2b00      	cmp	r3, #0
 8000e48:	d001      	beq.n	8000e4e <_ZL12MX_TIM1_Initv+0x86>
  {
    Error_Handler();
 8000e4a:	f000 fa3d 	bl	80012c8 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8000e4e:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000e52:	65bb      	str	r3, [r7, #88]	@ 0x58
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 8000e54:	f107 0358 	add.w	r3, r7, #88	@ 0x58
 8000e58:	4619      	mov	r1, r3
 8000e5a:	483e      	ldr	r0, [pc, #248]	@ (8000f54 <_ZL12MX_TIM1_Initv+0x18c>)
 8000e5c:	f002 fc08 	bl	8003670 <HAL_TIM_ConfigClockSource>
 8000e60:	4603      	mov	r3, r0
 8000e62:	2b00      	cmp	r3, #0
 8000e64:	bf14      	ite	ne
 8000e66:	2301      	movne	r3, #1
 8000e68:	2300      	moveq	r3, #0
 8000e6a:	b2db      	uxtb	r3, r3
 8000e6c:	2b00      	cmp	r3, #0
 8000e6e:	d001      	beq.n	8000e74 <_ZL12MX_TIM1_Initv+0xac>
  {
    Error_Handler();
 8000e70:	f000 fa2a 	bl	80012c8 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 8000e74:	4837      	ldr	r0, [pc, #220]	@ (8000f54 <_ZL12MX_TIM1_Initv+0x18c>)
 8000e76:	f002 f98b 	bl	8003190 <HAL_TIM_PWM_Init>
 8000e7a:	4603      	mov	r3, r0
 8000e7c:	2b00      	cmp	r3, #0
 8000e7e:	bf14      	ite	ne
 8000e80:	2301      	movne	r3, #1
 8000e82:	2300      	moveq	r3, #0
 8000e84:	b2db      	uxtb	r3, r3
 8000e86:	2b00      	cmp	r3, #0
 8000e88:	d001      	beq.n	8000e8e <_ZL12MX_TIM1_Initv+0xc6>
  {
    Error_Handler();
 8000e8a:	f000 fa1d 	bl	80012c8 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000e8e:	2300      	movs	r3, #0
 8000e90:	64fb      	str	r3, [r7, #76]	@ 0x4c
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 8000e92:	2300      	movs	r3, #0
 8000e94:	653b      	str	r3, [r7, #80]	@ 0x50
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000e96:	2300      	movs	r3, #0
 8000e98:	657b      	str	r3, [r7, #84]	@ 0x54
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8000e9a:	f107 034c 	add.w	r3, r7, #76	@ 0x4c
 8000e9e:	4619      	mov	r1, r3
 8000ea0:	482c      	ldr	r0, [pc, #176]	@ (8000f54 <_ZL12MX_TIM1_Initv+0x18c>)
 8000ea2:	f003 f879 	bl	8003f98 <HAL_TIMEx_MasterConfigSynchronization>
 8000ea6:	4603      	mov	r3, r0
 8000ea8:	2b00      	cmp	r3, #0
 8000eaa:	bf14      	ite	ne
 8000eac:	2301      	movne	r3, #1
 8000eae:	2300      	moveq	r3, #0
 8000eb0:	b2db      	uxtb	r3, r3
 8000eb2:	2b00      	cmp	r3, #0
 8000eb4:	d001      	beq.n	8000eba <_ZL12MX_TIM1_Initv+0xf2>
  {
    Error_Handler();
 8000eb6:	f000 fa07 	bl	80012c8 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8000eba:	2360      	movs	r3, #96	@ 0x60
 8000ebc:	633b      	str	r3, [r7, #48]	@ 0x30
  sConfigOC.Pulse = 0;
 8000ebe:	2300      	movs	r3, #0
 8000ec0:	637b      	str	r3, [r7, #52]	@ 0x34
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8000ec2:	2300      	movs	r3, #0
 8000ec4:	63bb      	str	r3, [r7, #56]	@ 0x38
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8000ec6:	2300      	movs	r3, #0
 8000ec8:	63fb      	str	r3, [r7, #60]	@ 0x3c
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8000eca:	2300      	movs	r3, #0
 8000ecc:	643b      	str	r3, [r7, #64]	@ 0x40
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8000ece:	2300      	movs	r3, #0
 8000ed0:	647b      	str	r3, [r7, #68]	@ 0x44
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8000ed2:	2300      	movs	r3, #0
 8000ed4:	64bb      	str	r3, [r7, #72]	@ 0x48
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8000ed6:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 8000eda:	2200      	movs	r2, #0
 8000edc:	4619      	mov	r1, r3
 8000ede:	481d      	ldr	r0, [pc, #116]	@ (8000f54 <_ZL12MX_TIM1_Initv+0x18c>)
 8000ee0:	f002 fab2 	bl	8003448 <HAL_TIM_PWM_ConfigChannel>
 8000ee4:	4603      	mov	r3, r0
 8000ee6:	2b00      	cmp	r3, #0
 8000ee8:	bf14      	ite	ne
 8000eea:	2301      	movne	r3, #1
 8000eec:	2300      	moveq	r3, #0
 8000eee:	b2db      	uxtb	r3, r3
 8000ef0:	2b00      	cmp	r3, #0
 8000ef2:	d001      	beq.n	8000ef8 <_ZL12MX_TIM1_Initv+0x130>
  {
    Error_Handler();
 8000ef4:	f000 f9e8 	bl	80012c8 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8000ef8:	2300      	movs	r3, #0
 8000efa:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8000efc:	2300      	movs	r3, #0
 8000efe:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8000f00:	2300      	movs	r3, #0
 8000f02:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 8000f04:	2300      	movs	r3, #0
 8000f06:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8000f08:	2300      	movs	r3, #0
 8000f0a:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8000f0c:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8000f10:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.BreakFilter = 0;
 8000f12:	2300      	movs	r3, #0
 8000f14:	61fb      	str	r3, [r7, #28]
  sBreakDeadTimeConfig.Break2State = TIM_BREAK2_DISABLE;
 8000f16:	2300      	movs	r3, #0
 8000f18:	623b      	str	r3, [r7, #32]
  sBreakDeadTimeConfig.Break2Polarity = TIM_BREAK2POLARITY_HIGH;
 8000f1a:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8000f1e:	627b      	str	r3, [r7, #36]	@ 0x24
  sBreakDeadTimeConfig.Break2Filter = 0;
 8000f20:	2300      	movs	r3, #0
 8000f22:	62bb      	str	r3, [r7, #40]	@ 0x28
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8000f24:	2300      	movs	r3, #0
 8000f26:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 8000f28:	1d3b      	adds	r3, r7, #4
 8000f2a:	4619      	mov	r1, r3
 8000f2c:	4809      	ldr	r0, [pc, #36]	@ (8000f54 <_ZL12MX_TIM1_Initv+0x18c>)
 8000f2e:	f003 f8c1 	bl	80040b4 <HAL_TIMEx_ConfigBreakDeadTime>
 8000f32:	4603      	mov	r3, r0
 8000f34:	2b00      	cmp	r3, #0
 8000f36:	bf14      	ite	ne
 8000f38:	2301      	movne	r3, #1
 8000f3a:	2300      	moveq	r3, #0
 8000f3c:	b2db      	uxtb	r3, r3
 8000f3e:	2b00      	cmp	r3, #0
 8000f40:	d001      	beq.n	8000f46 <_ZL12MX_TIM1_Initv+0x17e>
  {
    Error_Handler();
 8000f42:	f000 f9c1 	bl	80012c8 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */
  HAL_TIM_MspPostInit(&htim1);
 8000f46:	4803      	ldr	r0, [pc, #12]	@ (8000f54 <_ZL12MX_TIM1_Initv+0x18c>)
 8000f48:	f000 fa52 	bl	80013f0 <HAL_TIM_MspPostInit>

}
 8000f4c:	bf00      	nop
 8000f4e:	3768      	adds	r7, #104	@ 0x68
 8000f50:	46bd      	mov	sp, r7
 8000f52:	bd80      	pop	{r7, pc}
 8000f54:	200001f0 	.word	0x200001f0
 8000f58:	40010000 	.word	0x40010000

08000f5c <_ZL12MX_TIM3_Initv>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 8000f5c:	b580      	push	{r7, lr}
 8000f5e:	b088      	sub	sp, #32
 8000f60:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8000f62:	f107 0310 	add.w	r3, r7, #16
 8000f66:	2200      	movs	r2, #0
 8000f68:	601a      	str	r2, [r3, #0]
 8000f6a:	605a      	str	r2, [r3, #4]
 8000f6c:	609a      	str	r2, [r3, #8]
 8000f6e:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000f70:	1d3b      	adds	r3, r7, #4
 8000f72:	2200      	movs	r2, #0
 8000f74:	601a      	str	r2, [r3, #0]
 8000f76:	605a      	str	r2, [r3, #4]
 8000f78:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8000f7a:	4b25      	ldr	r3, [pc, #148]	@ (8001010 <_ZL12MX_TIM3_Initv+0xb4>)
 8000f7c:	4a25      	ldr	r2, [pc, #148]	@ (8001014 <_ZL12MX_TIM3_Initv+0xb8>)
 8000f7e:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 0;
 8000f80:	4b23      	ldr	r3, [pc, #140]	@ (8001010 <_ZL12MX_TIM3_Initv+0xb4>)
 8000f82:	2200      	movs	r2, #0
 8000f84:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000f86:	4b22      	ldr	r3, [pc, #136]	@ (8001010 <_ZL12MX_TIM3_Initv+0xb4>)
 8000f88:	2200      	movs	r2, #0
 8000f8a:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 65535;
 8000f8c:	4b20      	ldr	r3, [pc, #128]	@ (8001010 <_ZL12MX_TIM3_Initv+0xb4>)
 8000f8e:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8000f92:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000f94:	4b1e      	ldr	r3, [pc, #120]	@ (8001010 <_ZL12MX_TIM3_Initv+0xb4>)
 8000f96:	2200      	movs	r2, #0
 8000f98:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000f9a:	4b1d      	ldr	r3, [pc, #116]	@ (8001010 <_ZL12MX_TIM3_Initv+0xb4>)
 8000f9c:	2200      	movs	r2, #0
 8000f9e:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 8000fa0:	481b      	ldr	r0, [pc, #108]	@ (8001010 <_ZL12MX_TIM3_Initv+0xb4>)
 8000fa2:	f002 f82d 	bl	8003000 <HAL_TIM_Base_Init>
 8000fa6:	4603      	mov	r3, r0
 8000fa8:	2b00      	cmp	r3, #0
 8000faa:	bf14      	ite	ne
 8000fac:	2301      	movne	r3, #1
 8000fae:	2300      	moveq	r3, #0
 8000fb0:	b2db      	uxtb	r3, r3
 8000fb2:	2b00      	cmp	r3, #0
 8000fb4:	d001      	beq.n	8000fba <_ZL12MX_TIM3_Initv+0x5e>
  {
    Error_Handler();
 8000fb6:	f000 f987 	bl	80012c8 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8000fba:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000fbe:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 8000fc0:	f107 0310 	add.w	r3, r7, #16
 8000fc4:	4619      	mov	r1, r3
 8000fc6:	4812      	ldr	r0, [pc, #72]	@ (8001010 <_ZL12MX_TIM3_Initv+0xb4>)
 8000fc8:	f002 fb52 	bl	8003670 <HAL_TIM_ConfigClockSource>
 8000fcc:	4603      	mov	r3, r0
 8000fce:	2b00      	cmp	r3, #0
 8000fd0:	bf14      	ite	ne
 8000fd2:	2301      	movne	r3, #1
 8000fd4:	2300      	moveq	r3, #0
 8000fd6:	b2db      	uxtb	r3, r3
 8000fd8:	2b00      	cmp	r3, #0
 8000fda:	d001      	beq.n	8000fe0 <_ZL12MX_TIM3_Initv+0x84>
  {
    Error_Handler();
 8000fdc:	f000 f974 	bl	80012c8 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000fe0:	2300      	movs	r3, #0
 8000fe2:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000fe4:	2300      	movs	r3, #0
 8000fe6:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8000fe8:	1d3b      	adds	r3, r7, #4
 8000fea:	4619      	mov	r1, r3
 8000fec:	4808      	ldr	r0, [pc, #32]	@ (8001010 <_ZL12MX_TIM3_Initv+0xb4>)
 8000fee:	f002 ffd3 	bl	8003f98 <HAL_TIMEx_MasterConfigSynchronization>
 8000ff2:	4603      	mov	r3, r0
 8000ff4:	2b00      	cmp	r3, #0
 8000ff6:	bf14      	ite	ne
 8000ff8:	2301      	movne	r3, #1
 8000ffa:	2300      	moveq	r3, #0
 8000ffc:	b2db      	uxtb	r3, r3
 8000ffe:	2b00      	cmp	r3, #0
 8001000:	d001      	beq.n	8001006 <_ZL12MX_TIM3_Initv+0xaa>
  {
    Error_Handler();
 8001002:	f000 f961 	bl	80012c8 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 8001006:	bf00      	nop
 8001008:	3720      	adds	r7, #32
 800100a:	46bd      	mov	sp, r7
 800100c:	bd80      	pop	{r7, pc}
 800100e:	bf00      	nop
 8001010:	2000023c 	.word	0x2000023c
 8001014:	40000400 	.word	0x40000400

08001018 <_ZL19MX_USART3_UART_Initv>:
  * @brief USART3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART3_UART_Init(void)
{
 8001018:	b580      	push	{r7, lr}
 800101a:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 800101c:	4b16      	ldr	r3, [pc, #88]	@ (8001078 <_ZL19MX_USART3_UART_Initv+0x60>)
 800101e:	4a17      	ldr	r2, [pc, #92]	@ (800107c <_ZL19MX_USART3_UART_Initv+0x64>)
 8001020:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 8001022:	4b15      	ldr	r3, [pc, #84]	@ (8001078 <_ZL19MX_USART3_UART_Initv+0x60>)
 8001024:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8001028:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 800102a:	4b13      	ldr	r3, [pc, #76]	@ (8001078 <_ZL19MX_USART3_UART_Initv+0x60>)
 800102c:	2200      	movs	r2, #0
 800102e:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 8001030:	4b11      	ldr	r3, [pc, #68]	@ (8001078 <_ZL19MX_USART3_UART_Initv+0x60>)
 8001032:	2200      	movs	r2, #0
 8001034:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 8001036:	4b10      	ldr	r3, [pc, #64]	@ (8001078 <_ZL19MX_USART3_UART_Initv+0x60>)
 8001038:	2200      	movs	r2, #0
 800103a:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 800103c:	4b0e      	ldr	r3, [pc, #56]	@ (8001078 <_ZL19MX_USART3_UART_Initv+0x60>)
 800103e:	220c      	movs	r2, #12
 8001040:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001042:	4b0d      	ldr	r3, [pc, #52]	@ (8001078 <_ZL19MX_USART3_UART_Initv+0x60>)
 8001044:	2200      	movs	r2, #0
 8001046:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8001048:	4b0b      	ldr	r3, [pc, #44]	@ (8001078 <_ZL19MX_USART3_UART_Initv+0x60>)
 800104a:	2200      	movs	r2, #0
 800104c:	61da      	str	r2, [r3, #28]
  huart3.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 800104e:	4b0a      	ldr	r3, [pc, #40]	@ (8001078 <_ZL19MX_USART3_UART_Initv+0x60>)
 8001050:	2200      	movs	r2, #0
 8001052:	621a      	str	r2, [r3, #32]
  huart3.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8001054:	4b08      	ldr	r3, [pc, #32]	@ (8001078 <_ZL19MX_USART3_UART_Initv+0x60>)
 8001056:	2200      	movs	r2, #0
 8001058:	625a      	str	r2, [r3, #36]	@ 0x24
  if (HAL_UART_Init(&huart3) != HAL_OK)
 800105a:	4807      	ldr	r0, [pc, #28]	@ (8001078 <_ZL19MX_USART3_UART_Initv+0x60>)
 800105c:	f003 f8a8 	bl	80041b0 <HAL_UART_Init>
 8001060:	4603      	mov	r3, r0
 8001062:	2b00      	cmp	r3, #0
 8001064:	bf14      	ite	ne
 8001066:	2301      	movne	r3, #1
 8001068:	2300      	moveq	r3, #0
 800106a:	b2db      	uxtb	r3, r3
 800106c:	2b00      	cmp	r3, #0
 800106e:	d001      	beq.n	8001074 <_ZL19MX_USART3_UART_Initv+0x5c>
  {
    Error_Handler();
 8001070:	f000 f92a 	bl	80012c8 <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 8001074:	bf00      	nop
 8001076:	bd80      	pop	{r7, pc}
 8001078:	20000288 	.word	0x20000288
 800107c:	40004800 	.word	0x40004800

08001080 <_ZL12MX_GPIO_Initv>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001080:	b580      	push	{r7, lr}
 8001082:	b08c      	sub	sp, #48	@ 0x30
 8001084:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001086:	f107 031c 	add.w	r3, r7, #28
 800108a:	2200      	movs	r2, #0
 800108c:	601a      	str	r2, [r3, #0]
 800108e:	605a      	str	r2, [r3, #4]
 8001090:	609a      	str	r2, [r3, #8]
 8001092:	60da      	str	r2, [r3, #12]
 8001094:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001096:	4b86      	ldr	r3, [pc, #536]	@ (80012b0 <_ZL12MX_GPIO_Initv+0x230>)
 8001098:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800109a:	4a85      	ldr	r2, [pc, #532]	@ (80012b0 <_ZL12MX_GPIO_Initv+0x230>)
 800109c:	f043 0304 	orr.w	r3, r3, #4
 80010a0:	6313      	str	r3, [r2, #48]	@ 0x30
 80010a2:	4b83      	ldr	r3, [pc, #524]	@ (80012b0 <_ZL12MX_GPIO_Initv+0x230>)
 80010a4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80010a6:	f003 0304 	and.w	r3, r3, #4
 80010aa:	61bb      	str	r3, [r7, #24]
 80010ac:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 80010ae:	4b80      	ldr	r3, [pc, #512]	@ (80012b0 <_ZL12MX_GPIO_Initv+0x230>)
 80010b0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80010b2:	4a7f      	ldr	r2, [pc, #508]	@ (80012b0 <_ZL12MX_GPIO_Initv+0x230>)
 80010b4:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80010b8:	6313      	str	r3, [r2, #48]	@ 0x30
 80010ba:	4b7d      	ldr	r3, [pc, #500]	@ (80012b0 <_ZL12MX_GPIO_Initv+0x230>)
 80010bc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80010be:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80010c2:	617b      	str	r3, [r7, #20]
 80010c4:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80010c6:	4b7a      	ldr	r3, [pc, #488]	@ (80012b0 <_ZL12MX_GPIO_Initv+0x230>)
 80010c8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80010ca:	4a79      	ldr	r2, [pc, #484]	@ (80012b0 <_ZL12MX_GPIO_Initv+0x230>)
 80010cc:	f043 0301 	orr.w	r3, r3, #1
 80010d0:	6313      	str	r3, [r2, #48]	@ 0x30
 80010d2:	4b77      	ldr	r3, [pc, #476]	@ (80012b0 <_ZL12MX_GPIO_Initv+0x230>)
 80010d4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80010d6:	f003 0301 	and.w	r3, r3, #1
 80010da:	613b      	str	r3, [r7, #16]
 80010dc:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80010de:	4b74      	ldr	r3, [pc, #464]	@ (80012b0 <_ZL12MX_GPIO_Initv+0x230>)
 80010e0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80010e2:	4a73      	ldr	r2, [pc, #460]	@ (80012b0 <_ZL12MX_GPIO_Initv+0x230>)
 80010e4:	f043 0302 	orr.w	r3, r3, #2
 80010e8:	6313      	str	r3, [r2, #48]	@ 0x30
 80010ea:	4b71      	ldr	r3, [pc, #452]	@ (80012b0 <_ZL12MX_GPIO_Initv+0x230>)
 80010ec:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80010ee:	f003 0302 	and.w	r3, r3, #2
 80010f2:	60fb      	str	r3, [r7, #12]
 80010f4:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOE_CLK_ENABLE();
 80010f6:	4b6e      	ldr	r3, [pc, #440]	@ (80012b0 <_ZL12MX_GPIO_Initv+0x230>)
 80010f8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80010fa:	4a6d      	ldr	r2, [pc, #436]	@ (80012b0 <_ZL12MX_GPIO_Initv+0x230>)
 80010fc:	f043 0310 	orr.w	r3, r3, #16
 8001100:	6313      	str	r3, [r2, #48]	@ 0x30
 8001102:	4b6b      	ldr	r3, [pc, #428]	@ (80012b0 <_ZL12MX_GPIO_Initv+0x230>)
 8001104:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001106:	f003 0310 	and.w	r3, r3, #16
 800110a:	60bb      	str	r3, [r7, #8]
 800110c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 800110e:	4b68      	ldr	r3, [pc, #416]	@ (80012b0 <_ZL12MX_GPIO_Initv+0x230>)
 8001110:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001112:	4a67      	ldr	r2, [pc, #412]	@ (80012b0 <_ZL12MX_GPIO_Initv+0x230>)
 8001114:	f043 0308 	orr.w	r3, r3, #8
 8001118:	6313      	str	r3, [r2, #48]	@ 0x30
 800111a:	4b65      	ldr	r3, [pc, #404]	@ (80012b0 <_ZL12MX_GPIO_Initv+0x230>)
 800111c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800111e:	f003 0308 	and.w	r3, r3, #8
 8001122:	607b      	str	r3, [r7, #4]
 8001124:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 8001126:	4b62      	ldr	r3, [pc, #392]	@ (80012b0 <_ZL12MX_GPIO_Initv+0x230>)
 8001128:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800112a:	4a61      	ldr	r2, [pc, #388]	@ (80012b0 <_ZL12MX_GPIO_Initv+0x230>)
 800112c:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8001130:	6313      	str	r3, [r2, #48]	@ 0x30
 8001132:	4b5f      	ldr	r3, [pc, #380]	@ (80012b0 <_ZL12MX_GPIO_Initv+0x230>)
 8001134:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001136:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800113a:	603b      	str	r3, [r7, #0]
 800113c:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, LD1_Pin|LD3_Pin|LD2_Pin, GPIO_PIN_RESET);
 800113e:	2200      	movs	r2, #0
 8001140:	f244 0181 	movw	r1, #16513	@ 0x4081
 8001144:	485b      	ldr	r0, [pc, #364]	@ (80012b4 <_ZL12MX_GPIO_Initv+0x234>)
 8001146:	f000 fe47 	bl	8001dd8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(USB_PowerSwitchOn_GPIO_Port, USB_PowerSwitchOn_Pin, GPIO_PIN_RESET);
 800114a:	2200      	movs	r2, #0
 800114c:	2140      	movs	r1, #64	@ 0x40
 800114e:	485a      	ldr	r0, [pc, #360]	@ (80012b8 <_ZL12MX_GPIO_Initv+0x238>)
 8001150:	f000 fe42 	bl	8001dd8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, GPIO_PIN_3|GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_6
 8001154:	2200      	movs	r2, #0
 8001156:	21f8      	movs	r1, #248	@ 0xf8
 8001158:	4858      	ldr	r0, [pc, #352]	@ (80012bc <_ZL12MX_GPIO_Initv+0x23c>)
 800115a:	f000 fe3d 	bl	8001dd8 <HAL_GPIO_WritePin>
                          |GPIO_PIN_7, GPIO_PIN_RESET);

  /*Configure GPIO pin : USER_Btn_Pin */
  GPIO_InitStruct.Pin = USER_Btn_Pin;
 800115e:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8001162:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8001164:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 8001168:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800116a:	2300      	movs	r3, #0
 800116c:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(USER_Btn_GPIO_Port, &GPIO_InitStruct);
 800116e:	f107 031c 	add.w	r3, r7, #28
 8001172:	4619      	mov	r1, r3
 8001174:	4852      	ldr	r0, [pc, #328]	@ (80012c0 <_ZL12MX_GPIO_Initv+0x240>)
 8001176:	f000 fc6b 	bl	8001a50 <HAL_GPIO_Init>

  /*Configure GPIO pins : RMII_MDC_Pin RMII_RXD0_Pin RMII_RXD1_Pin */
  GPIO_InitStruct.Pin = RMII_MDC_Pin|RMII_RXD0_Pin|RMII_RXD1_Pin;
 800117a:	2332      	movs	r3, #50	@ 0x32
 800117c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800117e:	2302      	movs	r3, #2
 8001180:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001182:	2300      	movs	r3, #0
 8001184:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001186:	2303      	movs	r3, #3
 8001188:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 800118a:	230b      	movs	r3, #11
 800118c:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800118e:	f107 031c 	add.w	r3, r7, #28
 8001192:	4619      	mov	r1, r3
 8001194:	484a      	ldr	r0, [pc, #296]	@ (80012c0 <_ZL12MX_GPIO_Initv+0x240>)
 8001196:	f000 fc5b 	bl	8001a50 <HAL_GPIO_Init>

  /*Configure GPIO pins : RMII_REF_CLK_Pin RMII_MDIO_Pin RMII_CRS_DV_Pin */
  GPIO_InitStruct.Pin = RMII_REF_CLK_Pin|RMII_MDIO_Pin|RMII_CRS_DV_Pin;
 800119a:	2386      	movs	r3, #134	@ 0x86
 800119c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800119e:	2302      	movs	r3, #2
 80011a0:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80011a2:	2300      	movs	r3, #0
 80011a4:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80011a6:	2303      	movs	r3, #3
 80011a8:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 80011aa:	230b      	movs	r3, #11
 80011ac:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80011ae:	f107 031c 	add.w	r3, r7, #28
 80011b2:	4619      	mov	r1, r3
 80011b4:	4843      	ldr	r0, [pc, #268]	@ (80012c4 <_ZL12MX_GPIO_Initv+0x244>)
 80011b6:	f000 fc4b 	bl	8001a50 <HAL_GPIO_Init>

  /*Configure GPIO pins : LD1_Pin LD3_Pin LD2_Pin */
  GPIO_InitStruct.Pin = LD1_Pin|LD3_Pin|LD2_Pin;
 80011ba:	f244 0381 	movw	r3, #16513	@ 0x4081
 80011be:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80011c0:	2301      	movs	r3, #1
 80011c2:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80011c4:	2300      	movs	r3, #0
 80011c6:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80011c8:	2300      	movs	r3, #0
 80011ca:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80011cc:	f107 031c 	add.w	r3, r7, #28
 80011d0:	4619      	mov	r1, r3
 80011d2:	4838      	ldr	r0, [pc, #224]	@ (80012b4 <_ZL12MX_GPIO_Initv+0x234>)
 80011d4:	f000 fc3c 	bl	8001a50 <HAL_GPIO_Init>

  /*Configure GPIO pin : RMII_TXD1_Pin */
  GPIO_InitStruct.Pin = RMII_TXD1_Pin;
 80011d8:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 80011dc:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80011de:	2302      	movs	r3, #2
 80011e0:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80011e2:	2300      	movs	r3, #0
 80011e4:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80011e6:	2303      	movs	r3, #3
 80011e8:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 80011ea:	230b      	movs	r3, #11
 80011ec:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(RMII_TXD1_GPIO_Port, &GPIO_InitStruct);
 80011ee:	f107 031c 	add.w	r3, r7, #28
 80011f2:	4619      	mov	r1, r3
 80011f4:	482f      	ldr	r0, [pc, #188]	@ (80012b4 <_ZL12MX_GPIO_Initv+0x234>)
 80011f6:	f000 fc2b 	bl	8001a50 <HAL_GPIO_Init>

  /*Configure GPIO pin : USB_PowerSwitchOn_Pin */
  GPIO_InitStruct.Pin = USB_PowerSwitchOn_Pin;
 80011fa:	2340      	movs	r3, #64	@ 0x40
 80011fc:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80011fe:	2301      	movs	r3, #1
 8001200:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001202:	2300      	movs	r3, #0
 8001204:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001206:	2300      	movs	r3, #0
 8001208:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(USB_PowerSwitchOn_GPIO_Port, &GPIO_InitStruct);
 800120a:	f107 031c 	add.w	r3, r7, #28
 800120e:	4619      	mov	r1, r3
 8001210:	4829      	ldr	r0, [pc, #164]	@ (80012b8 <_ZL12MX_GPIO_Initv+0x238>)
 8001212:	f000 fc1d 	bl	8001a50 <HAL_GPIO_Init>

  /*Configure GPIO pin : USB_OverCurrent_Pin */
  GPIO_InitStruct.Pin = USB_OverCurrent_Pin;
 8001216:	2380      	movs	r3, #128	@ 0x80
 8001218:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800121a:	2300      	movs	r3, #0
 800121c:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800121e:	2300      	movs	r3, #0
 8001220:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(USB_OverCurrent_GPIO_Port, &GPIO_InitStruct);
 8001222:	f107 031c 	add.w	r3, r7, #28
 8001226:	4619      	mov	r1, r3
 8001228:	4823      	ldr	r0, [pc, #140]	@ (80012b8 <_ZL12MX_GPIO_Initv+0x238>)
 800122a:	f000 fc11 	bl	8001a50 <HAL_GPIO_Init>

  /*Configure GPIO pins : USB_SOF_Pin USB_ID_Pin USB_DM_Pin USB_DP_Pin */
  GPIO_InitStruct.Pin = USB_SOF_Pin|USB_ID_Pin|USB_DM_Pin|USB_DP_Pin;
 800122e:	f44f 53e8 	mov.w	r3, #7424	@ 0x1d00
 8001232:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001234:	2302      	movs	r3, #2
 8001236:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001238:	2300      	movs	r3, #0
 800123a:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800123c:	2303      	movs	r3, #3
 800123e:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 8001240:	230a      	movs	r3, #10
 8001242:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001244:	f107 031c 	add.w	r3, r7, #28
 8001248:	4619      	mov	r1, r3
 800124a:	481e      	ldr	r0, [pc, #120]	@ (80012c4 <_ZL12MX_GPIO_Initv+0x244>)
 800124c:	f000 fc00 	bl	8001a50 <HAL_GPIO_Init>

  /*Configure GPIO pin : USB_VBUS_Pin */
  GPIO_InitStruct.Pin = USB_VBUS_Pin;
 8001250:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8001254:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001256:	2300      	movs	r3, #0
 8001258:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800125a:	2300      	movs	r3, #0
 800125c:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(USB_VBUS_GPIO_Port, &GPIO_InitStruct);
 800125e:	f107 031c 	add.w	r3, r7, #28
 8001262:	4619      	mov	r1, r3
 8001264:	4817      	ldr	r0, [pc, #92]	@ (80012c4 <_ZL12MX_GPIO_Initv+0x244>)
 8001266:	f000 fbf3 	bl	8001a50 <HAL_GPIO_Init>

  /*Configure GPIO pins : PD3 PD4 PD5 PD6
                           PD7 */
  GPIO_InitStruct.Pin = GPIO_PIN_3|GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_6
 800126a:	23f8      	movs	r3, #248	@ 0xf8
 800126c:	61fb      	str	r3, [r7, #28]
                          |GPIO_PIN_7;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800126e:	2301      	movs	r3, #1
 8001270:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001272:	2300      	movs	r3, #0
 8001274:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001276:	2300      	movs	r3, #0
 8001278:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 800127a:	f107 031c 	add.w	r3, r7, #28
 800127e:	4619      	mov	r1, r3
 8001280:	480e      	ldr	r0, [pc, #56]	@ (80012bc <_ZL12MX_GPIO_Initv+0x23c>)
 8001282:	f000 fbe5 	bl	8001a50 <HAL_GPIO_Init>

  /*Configure GPIO pins : RMII_TX_EN_Pin RMII_TXD0_Pin */
  GPIO_InitStruct.Pin = RMII_TX_EN_Pin|RMII_TXD0_Pin;
 8001286:	f44f 5320 	mov.w	r3, #10240	@ 0x2800
 800128a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800128c:	2302      	movs	r3, #2
 800128e:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001290:	2300      	movs	r3, #0
 8001292:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001294:	2303      	movs	r3, #3
 8001296:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8001298:	230b      	movs	r3, #11
 800129a:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 800129c:	f107 031c 	add.w	r3, r7, #28
 80012a0:	4619      	mov	r1, r3
 80012a2:	4805      	ldr	r0, [pc, #20]	@ (80012b8 <_ZL12MX_GPIO_Initv+0x238>)
 80012a4:	f000 fbd4 	bl	8001a50 <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 80012a8:	bf00      	nop
 80012aa:	3730      	adds	r7, #48	@ 0x30
 80012ac:	46bd      	mov	sp, r7
 80012ae:	bd80      	pop	{r7, pc}
 80012b0:	40023800 	.word	0x40023800
 80012b4:	40020400 	.word	0x40020400
 80012b8:	40021800 	.word	0x40021800
 80012bc:	40020c00 	.word	0x40020c00
 80012c0:	40020800 	.word	0x40020800
 80012c4:	40020000 	.word	0x40020000

080012c8 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80012c8:	b480      	push	{r7}
 80012ca:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80012cc:	b672      	cpsid	i
}
 80012ce:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80012d0:	bf00      	nop
 80012d2:	e7fd      	b.n	80012d0 <Error_Handler+0x8>

080012d4 <_Z41__static_initialization_and_destruction_0ii>:
  {
  }
  /* USER CODE END Error_Handler_Debug */
}
 80012d4:	b580      	push	{r7, lr}
 80012d6:	b082      	sub	sp, #8
 80012d8:	af00      	add	r7, sp, #0
 80012da:	6078      	str	r0, [r7, #4]
 80012dc:	6039      	str	r1, [r7, #0]
 80012de:	687b      	ldr	r3, [r7, #4]
 80012e0:	2b01      	cmp	r3, #1
 80012e2:	d116      	bne.n	8001312 <_Z41__static_initialization_and_destruction_0ii+0x3e>
 80012e4:	683b      	ldr	r3, [r7, #0]
 80012e6:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 80012ea:	4293      	cmp	r3, r2
 80012ec:	d111      	bne.n	8001312 <_Z41__static_initialization_and_destruction_0ii+0x3e>
DS18B20 meat_temp_sensor = DS18B20(&htim3, MEAT_PORT, MEAT_PIN);
 80012ee:	2340      	movs	r3, #64	@ 0x40
 80012f0:	4a0a      	ldr	r2, [pc, #40]	@ (800131c <_Z41__static_initialization_and_destruction_0ii+0x48>)
 80012f2:	490b      	ldr	r1, [pc, #44]	@ (8001320 <_Z41__static_initialization_and_destruction_0ii+0x4c>)
 80012f4:	480b      	ldr	r0, [pc, #44]	@ (8001324 <_Z41__static_initialization_and_destruction_0ii+0x50>)
 80012f6:	f7ff f973 	bl	80005e0 <_ZN7DS18B20C1EP17TIM_HandleTypeDefP12GPIO_TypeDeft>
DS18B20 grill_temp_sensor = DS18B20(&htim3, GRILL_PORT, GRILL_PIN);
 80012fa:	2380      	movs	r3, #128	@ 0x80
 80012fc:	4a07      	ldr	r2, [pc, #28]	@ (800131c <_Z41__static_initialization_and_destruction_0ii+0x48>)
 80012fe:	4908      	ldr	r1, [pc, #32]	@ (8001320 <_Z41__static_initialization_and_destruction_0ii+0x4c>)
 8001300:	4809      	ldr	r0, [pc, #36]	@ (8001328 <_Z41__static_initialization_and_destruction_0ii+0x54>)
 8001302:	f7ff f96d 	bl	80005e0 <_ZN7DS18B20C1EP17TIM_HandleTypeDefP12GPIO_TypeDeft>
DS18B20 flame_temp_sensor = DS18B20(&htim3, FLAME_PORT, FLAME_PIN);
 8001306:	2320      	movs	r3, #32
 8001308:	4a04      	ldr	r2, [pc, #16]	@ (800131c <_Z41__static_initialization_and_destruction_0ii+0x48>)
 800130a:	4905      	ldr	r1, [pc, #20]	@ (8001320 <_Z41__static_initialization_and_destruction_0ii+0x4c>)
 800130c:	4807      	ldr	r0, [pc, #28]	@ (800132c <_Z41__static_initialization_and_destruction_0ii+0x58>)
 800130e:	f7ff f967 	bl	80005e0 <_ZN7DS18B20C1EP17TIM_HandleTypeDefP12GPIO_TypeDeft>
}
 8001312:	bf00      	nop
 8001314:	3708      	adds	r7, #8
 8001316:	46bd      	mov	sp, r7
 8001318:	bd80      	pop	{r7, pc}
 800131a:	bf00      	nop
 800131c:	40020c00 	.word	0x40020c00
 8001320:	2000023c 	.word	0x2000023c
 8001324:	20000310 	.word	0x20000310
 8001328:	2000031c 	.word	0x2000031c
 800132c:	20000328 	.word	0x20000328

08001330 <_GLOBAL__sub_I_htim1>:
 8001330:	b580      	push	{r7, lr}
 8001332:	af00      	add	r7, sp, #0
 8001334:	f64f 71ff 	movw	r1, #65535	@ 0xffff
 8001338:	2001      	movs	r0, #1
 800133a:	f7ff ffcb 	bl	80012d4 <_Z41__static_initialization_and_destruction_0ii>
 800133e:	bd80      	pop	{r7, pc}

08001340 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001340:	b480      	push	{r7}
 8001342:	b083      	sub	sp, #12
 8001344:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_PWR_CLK_ENABLE();
 8001346:	4b0f      	ldr	r3, [pc, #60]	@ (8001384 <HAL_MspInit+0x44>)
 8001348:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800134a:	4a0e      	ldr	r2, [pc, #56]	@ (8001384 <HAL_MspInit+0x44>)
 800134c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001350:	6413      	str	r3, [r2, #64]	@ 0x40
 8001352:	4b0c      	ldr	r3, [pc, #48]	@ (8001384 <HAL_MspInit+0x44>)
 8001354:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001356:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800135a:	607b      	str	r3, [r7, #4]
 800135c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800135e:	4b09      	ldr	r3, [pc, #36]	@ (8001384 <HAL_MspInit+0x44>)
 8001360:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001362:	4a08      	ldr	r2, [pc, #32]	@ (8001384 <HAL_MspInit+0x44>)
 8001364:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001368:	6453      	str	r3, [r2, #68]	@ 0x44
 800136a:	4b06      	ldr	r3, [pc, #24]	@ (8001384 <HAL_MspInit+0x44>)
 800136c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800136e:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001372:	603b      	str	r3, [r7, #0]
 8001374:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001376:	bf00      	nop
 8001378:	370c      	adds	r7, #12
 800137a:	46bd      	mov	sp, r7
 800137c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001380:	4770      	bx	lr
 8001382:	bf00      	nop
 8001384:	40023800 	.word	0x40023800

08001388 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8001388:	b480      	push	{r7}
 800138a:	b085      	sub	sp, #20
 800138c:	af00      	add	r7, sp, #0
 800138e:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM1)
 8001390:	687b      	ldr	r3, [r7, #4]
 8001392:	681b      	ldr	r3, [r3, #0]
 8001394:	4a13      	ldr	r2, [pc, #76]	@ (80013e4 <HAL_TIM_Base_MspInit+0x5c>)
 8001396:	4293      	cmp	r3, r2
 8001398:	d10c      	bne.n	80013b4 <HAL_TIM_Base_MspInit+0x2c>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 800139a:	4b13      	ldr	r3, [pc, #76]	@ (80013e8 <HAL_TIM_Base_MspInit+0x60>)
 800139c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800139e:	4a12      	ldr	r2, [pc, #72]	@ (80013e8 <HAL_TIM_Base_MspInit+0x60>)
 80013a0:	f043 0301 	orr.w	r3, r3, #1
 80013a4:	6453      	str	r3, [r2, #68]	@ 0x44
 80013a6:	4b10      	ldr	r3, [pc, #64]	@ (80013e8 <HAL_TIM_Base_MspInit+0x60>)
 80013a8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80013aa:	f003 0301 	and.w	r3, r3, #1
 80013ae:	60fb      	str	r3, [r7, #12]
 80013b0:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM3_MspInit 1 */

  /* USER CODE END TIM3_MspInit 1 */
  }

}
 80013b2:	e010      	b.n	80013d6 <HAL_TIM_Base_MspInit+0x4e>
  else if(htim_base->Instance==TIM3)
 80013b4:	687b      	ldr	r3, [r7, #4]
 80013b6:	681b      	ldr	r3, [r3, #0]
 80013b8:	4a0c      	ldr	r2, [pc, #48]	@ (80013ec <HAL_TIM_Base_MspInit+0x64>)
 80013ba:	4293      	cmp	r3, r2
 80013bc:	d10b      	bne.n	80013d6 <HAL_TIM_Base_MspInit+0x4e>
    __HAL_RCC_TIM3_CLK_ENABLE();
 80013be:	4b0a      	ldr	r3, [pc, #40]	@ (80013e8 <HAL_TIM_Base_MspInit+0x60>)
 80013c0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80013c2:	4a09      	ldr	r2, [pc, #36]	@ (80013e8 <HAL_TIM_Base_MspInit+0x60>)
 80013c4:	f043 0302 	orr.w	r3, r3, #2
 80013c8:	6413      	str	r3, [r2, #64]	@ 0x40
 80013ca:	4b07      	ldr	r3, [pc, #28]	@ (80013e8 <HAL_TIM_Base_MspInit+0x60>)
 80013cc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80013ce:	f003 0302 	and.w	r3, r3, #2
 80013d2:	60bb      	str	r3, [r7, #8]
 80013d4:	68bb      	ldr	r3, [r7, #8]
}
 80013d6:	bf00      	nop
 80013d8:	3714      	adds	r7, #20
 80013da:	46bd      	mov	sp, r7
 80013dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013e0:	4770      	bx	lr
 80013e2:	bf00      	nop
 80013e4:	40010000 	.word	0x40010000
 80013e8:	40023800 	.word	0x40023800
 80013ec:	40000400 	.word	0x40000400

080013f0 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 80013f0:	b580      	push	{r7, lr}
 80013f2:	b088      	sub	sp, #32
 80013f4:	af00      	add	r7, sp, #0
 80013f6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80013f8:	f107 030c 	add.w	r3, r7, #12
 80013fc:	2200      	movs	r2, #0
 80013fe:	601a      	str	r2, [r3, #0]
 8001400:	605a      	str	r2, [r3, #4]
 8001402:	609a      	str	r2, [r3, #8]
 8001404:	60da      	str	r2, [r3, #12]
 8001406:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM1)
 8001408:	687b      	ldr	r3, [r7, #4]
 800140a:	681b      	ldr	r3, [r3, #0]
 800140c:	4a11      	ldr	r2, [pc, #68]	@ (8001454 <HAL_TIM_MspPostInit+0x64>)
 800140e:	4293      	cmp	r3, r2
 8001410:	d11c      	bne.n	800144c <HAL_TIM_MspPostInit+0x5c>
  {
  /* USER CODE BEGIN TIM1_MspPostInit 0 */

  /* USER CODE END TIM1_MspPostInit 0 */

    __HAL_RCC_GPIOE_CLK_ENABLE();
 8001412:	4b11      	ldr	r3, [pc, #68]	@ (8001458 <HAL_TIM_MspPostInit+0x68>)
 8001414:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001416:	4a10      	ldr	r2, [pc, #64]	@ (8001458 <HAL_TIM_MspPostInit+0x68>)
 8001418:	f043 0310 	orr.w	r3, r3, #16
 800141c:	6313      	str	r3, [r2, #48]	@ 0x30
 800141e:	4b0e      	ldr	r3, [pc, #56]	@ (8001458 <HAL_TIM_MspPostInit+0x68>)
 8001420:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001422:	f003 0310 	and.w	r3, r3, #16
 8001426:	60bb      	str	r3, [r7, #8]
 8001428:	68bb      	ldr	r3, [r7, #8]
    /**TIM1 GPIO Configuration
    PE9     ------> TIM1_CH1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 800142a:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800142e:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001430:	2302      	movs	r3, #2
 8001432:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001434:	2300      	movs	r3, #0
 8001436:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001438:	2300      	movs	r3, #0
 800143a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 800143c:	2301      	movs	r3, #1
 800143e:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8001440:	f107 030c 	add.w	r3, r7, #12
 8001444:	4619      	mov	r1, r3
 8001446:	4805      	ldr	r0, [pc, #20]	@ (800145c <HAL_TIM_MspPostInit+0x6c>)
 8001448:	f000 fb02 	bl	8001a50 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM1_MspPostInit 1 */

  /* USER CODE END TIM1_MspPostInit 1 */
  }

}
 800144c:	bf00      	nop
 800144e:	3720      	adds	r7, #32
 8001450:	46bd      	mov	sp, r7
 8001452:	bd80      	pop	{r7, pc}
 8001454:	40010000 	.word	0x40010000
 8001458:	40023800 	.word	0x40023800
 800145c:	40021000 	.word	0x40021000

08001460 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001460:	b580      	push	{r7, lr}
 8001462:	b0ae      	sub	sp, #184	@ 0xb8
 8001464:	af00      	add	r7, sp, #0
 8001466:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001468:	f107 03a4 	add.w	r3, r7, #164	@ 0xa4
 800146c:	2200      	movs	r2, #0
 800146e:	601a      	str	r2, [r3, #0]
 8001470:	605a      	str	r2, [r3, #4]
 8001472:	609a      	str	r2, [r3, #8]
 8001474:	60da      	str	r2, [r3, #12]
 8001476:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8001478:	f107 0314 	add.w	r3, r7, #20
 800147c:	2290      	movs	r2, #144	@ 0x90
 800147e:	2100      	movs	r1, #0
 8001480:	4618      	mov	r0, r3
 8001482:	f004 f94a 	bl	800571a <memset>
  if(huart->Instance==USART3)
 8001486:	687b      	ldr	r3, [r7, #4]
 8001488:	681b      	ldr	r3, [r3, #0]
 800148a:	4a22      	ldr	r2, [pc, #136]	@ (8001514 <HAL_UART_MspInit+0xb4>)
 800148c:	4293      	cmp	r3, r2
 800148e:	d13c      	bne.n	800150a <HAL_UART_MspInit+0xaa>

  /* USER CODE END USART3_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART3;
 8001490:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8001494:	617b      	str	r3, [r7, #20]
    PeriphClkInitStruct.Usart3ClockSelection = RCC_USART3CLKSOURCE_PCLK1;
 8001496:	2300      	movs	r3, #0
 8001498:	663b      	str	r3, [r7, #96]	@ 0x60
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 800149a:	f107 0314 	add.w	r3, r7, #20
 800149e:	4618      	mov	r0, r3
 80014a0:	f001 f986 	bl	80027b0 <HAL_RCCEx_PeriphCLKConfig>
 80014a4:	4603      	mov	r3, r0
 80014a6:	2b00      	cmp	r3, #0
 80014a8:	d001      	beq.n	80014ae <HAL_UART_MspInit+0x4e>
    {
      Error_Handler();
 80014aa:	f7ff ff0d 	bl	80012c8 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART3_CLK_ENABLE();
 80014ae:	4b1a      	ldr	r3, [pc, #104]	@ (8001518 <HAL_UART_MspInit+0xb8>)
 80014b0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80014b2:	4a19      	ldr	r2, [pc, #100]	@ (8001518 <HAL_UART_MspInit+0xb8>)
 80014b4:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80014b8:	6413      	str	r3, [r2, #64]	@ 0x40
 80014ba:	4b17      	ldr	r3, [pc, #92]	@ (8001518 <HAL_UART_MspInit+0xb8>)
 80014bc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80014be:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80014c2:	613b      	str	r3, [r7, #16]
 80014c4:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOD_CLK_ENABLE();
 80014c6:	4b14      	ldr	r3, [pc, #80]	@ (8001518 <HAL_UART_MspInit+0xb8>)
 80014c8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80014ca:	4a13      	ldr	r2, [pc, #76]	@ (8001518 <HAL_UART_MspInit+0xb8>)
 80014cc:	f043 0308 	orr.w	r3, r3, #8
 80014d0:	6313      	str	r3, [r2, #48]	@ 0x30
 80014d2:	4b11      	ldr	r3, [pc, #68]	@ (8001518 <HAL_UART_MspInit+0xb8>)
 80014d4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80014d6:	f003 0308 	and.w	r3, r3, #8
 80014da:	60fb      	str	r3, [r7, #12]
 80014dc:	68fb      	ldr	r3, [r7, #12]
    /**USART3 GPIO Configuration
    PD8     ------> USART3_TX
    PD9     ------> USART3_RX
    */
    GPIO_InitStruct.Pin = STLK_RX_Pin|STLK_TX_Pin;
 80014de:	f44f 7340 	mov.w	r3, #768	@ 0x300
 80014e2:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80014e6:	2302      	movs	r3, #2
 80014e8:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80014ec:	2300      	movs	r3, #0
 80014ee:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80014f2:	2303      	movs	r3, #3
 80014f4:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 80014f8:	2307      	movs	r3, #7
 80014fa:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80014fe:	f107 03a4 	add.w	r3, r7, #164	@ 0xa4
 8001502:	4619      	mov	r1, r3
 8001504:	4805      	ldr	r0, [pc, #20]	@ (800151c <HAL_UART_MspInit+0xbc>)
 8001506:	f000 faa3 	bl	8001a50 <HAL_GPIO_Init>

  /* USER CODE END USART3_MspInit 1 */

  }

}
 800150a:	bf00      	nop
 800150c:	37b8      	adds	r7, #184	@ 0xb8
 800150e:	46bd      	mov	sp, r7
 8001510:	bd80      	pop	{r7, pc}
 8001512:	bf00      	nop
 8001514:	40004800 	.word	0x40004800
 8001518:	40023800 	.word	0x40023800
 800151c:	40020c00 	.word	0x40020c00

08001520 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001520:	b480      	push	{r7}
 8001522:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001524:	bf00      	nop
 8001526:	e7fd      	b.n	8001524 <NMI_Handler+0x4>

08001528 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001528:	b480      	push	{r7}
 800152a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800152c:	bf00      	nop
 800152e:	e7fd      	b.n	800152c <HardFault_Handler+0x4>

08001530 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001530:	b480      	push	{r7}
 8001532:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001534:	bf00      	nop
 8001536:	e7fd      	b.n	8001534 <MemManage_Handler+0x4>

08001538 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001538:	b480      	push	{r7}
 800153a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800153c:	bf00      	nop
 800153e:	e7fd      	b.n	800153c <BusFault_Handler+0x4>

08001540 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001540:	b480      	push	{r7}
 8001542:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001544:	bf00      	nop
 8001546:	e7fd      	b.n	8001544 <UsageFault_Handler+0x4>

08001548 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001548:	b480      	push	{r7}
 800154a:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 800154c:	bf00      	nop
 800154e:	46bd      	mov	sp, r7
 8001550:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001554:	4770      	bx	lr

08001556 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001556:	b480      	push	{r7}
 8001558:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800155a:	bf00      	nop
 800155c:	46bd      	mov	sp, r7
 800155e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001562:	4770      	bx	lr

08001564 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001564:	b480      	push	{r7}
 8001566:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001568:	bf00      	nop
 800156a:	46bd      	mov	sp, r7
 800156c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001570:	4770      	bx	lr

08001572 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001572:	b580      	push	{r7, lr}
 8001574:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001576:	f000 f941 	bl	80017fc <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800157a:	bf00      	nop
 800157c:	bd80      	pop	{r7, pc}

0800157e <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 800157e:	b480      	push	{r7}
 8001580:	af00      	add	r7, sp, #0
  return 1;
 8001582:	2301      	movs	r3, #1
}
 8001584:	4618      	mov	r0, r3
 8001586:	46bd      	mov	sp, r7
 8001588:	f85d 7b04 	ldr.w	r7, [sp], #4
 800158c:	4770      	bx	lr

0800158e <_kill>:

int _kill(int pid, int sig)
{
 800158e:	b580      	push	{r7, lr}
 8001590:	b082      	sub	sp, #8
 8001592:	af00      	add	r7, sp, #0
 8001594:	6078      	str	r0, [r7, #4]
 8001596:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8001598:	f004 f912 	bl	80057c0 <__errno>
 800159c:	4603      	mov	r3, r0
 800159e:	2216      	movs	r2, #22
 80015a0:	601a      	str	r2, [r3, #0]
  return -1;
 80015a2:	f04f 33ff 	mov.w	r3, #4294967295
}
 80015a6:	4618      	mov	r0, r3
 80015a8:	3708      	adds	r7, #8
 80015aa:	46bd      	mov	sp, r7
 80015ac:	bd80      	pop	{r7, pc}

080015ae <_exit>:

void _exit (int status)
{
 80015ae:	b580      	push	{r7, lr}
 80015b0:	b082      	sub	sp, #8
 80015b2:	af00      	add	r7, sp, #0
 80015b4:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 80015b6:	f04f 31ff 	mov.w	r1, #4294967295
 80015ba:	6878      	ldr	r0, [r7, #4]
 80015bc:	f7ff ffe7 	bl	800158e <_kill>
  while (1) {}    /* Make sure we hang here */
 80015c0:	bf00      	nop
 80015c2:	e7fd      	b.n	80015c0 <_exit+0x12>

080015c4 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 80015c4:	b580      	push	{r7, lr}
 80015c6:	b086      	sub	sp, #24
 80015c8:	af00      	add	r7, sp, #0
 80015ca:	60f8      	str	r0, [r7, #12]
 80015cc:	60b9      	str	r1, [r7, #8]
 80015ce:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80015d0:	2300      	movs	r3, #0
 80015d2:	617b      	str	r3, [r7, #20]
 80015d4:	e00a      	b.n	80015ec <_read+0x28>
  {
    *ptr++ = __io_getchar();
 80015d6:	f3af 8000 	nop.w
 80015da:	4601      	mov	r1, r0
 80015dc:	68bb      	ldr	r3, [r7, #8]
 80015de:	1c5a      	adds	r2, r3, #1
 80015e0:	60ba      	str	r2, [r7, #8]
 80015e2:	b2ca      	uxtb	r2, r1
 80015e4:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80015e6:	697b      	ldr	r3, [r7, #20]
 80015e8:	3301      	adds	r3, #1
 80015ea:	617b      	str	r3, [r7, #20]
 80015ec:	697a      	ldr	r2, [r7, #20]
 80015ee:	687b      	ldr	r3, [r7, #4]
 80015f0:	429a      	cmp	r2, r3
 80015f2:	dbf0      	blt.n	80015d6 <_read+0x12>
  }

  return len;
 80015f4:	687b      	ldr	r3, [r7, #4]
}
 80015f6:	4618      	mov	r0, r3
 80015f8:	3718      	adds	r7, #24
 80015fa:	46bd      	mov	sp, r7
 80015fc:	bd80      	pop	{r7, pc}

080015fe <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 80015fe:	b580      	push	{r7, lr}
 8001600:	b086      	sub	sp, #24
 8001602:	af00      	add	r7, sp, #0
 8001604:	60f8      	str	r0, [r7, #12]
 8001606:	60b9      	str	r1, [r7, #8]
 8001608:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800160a:	2300      	movs	r3, #0
 800160c:	617b      	str	r3, [r7, #20]
 800160e:	e009      	b.n	8001624 <_write+0x26>
  {
    __io_putchar(*ptr++);
 8001610:	68bb      	ldr	r3, [r7, #8]
 8001612:	1c5a      	adds	r2, r3, #1
 8001614:	60ba      	str	r2, [r7, #8]
 8001616:	781b      	ldrb	r3, [r3, #0]
 8001618:	4618      	mov	r0, r3
 800161a:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800161e:	697b      	ldr	r3, [r7, #20]
 8001620:	3301      	adds	r3, #1
 8001622:	617b      	str	r3, [r7, #20]
 8001624:	697a      	ldr	r2, [r7, #20]
 8001626:	687b      	ldr	r3, [r7, #4]
 8001628:	429a      	cmp	r2, r3
 800162a:	dbf1      	blt.n	8001610 <_write+0x12>
  }
  return len;
 800162c:	687b      	ldr	r3, [r7, #4]
}
 800162e:	4618      	mov	r0, r3
 8001630:	3718      	adds	r7, #24
 8001632:	46bd      	mov	sp, r7
 8001634:	bd80      	pop	{r7, pc}

08001636 <_close>:

int _close(int file)
{
 8001636:	b480      	push	{r7}
 8001638:	b083      	sub	sp, #12
 800163a:	af00      	add	r7, sp, #0
 800163c:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 800163e:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001642:	4618      	mov	r0, r3
 8001644:	370c      	adds	r7, #12
 8001646:	46bd      	mov	sp, r7
 8001648:	f85d 7b04 	ldr.w	r7, [sp], #4
 800164c:	4770      	bx	lr

0800164e <_fstat>:


int _fstat(int file, struct stat *st)
{
 800164e:	b480      	push	{r7}
 8001650:	b083      	sub	sp, #12
 8001652:	af00      	add	r7, sp, #0
 8001654:	6078      	str	r0, [r7, #4]
 8001656:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8001658:	683b      	ldr	r3, [r7, #0]
 800165a:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 800165e:	605a      	str	r2, [r3, #4]
  return 0;
 8001660:	2300      	movs	r3, #0
}
 8001662:	4618      	mov	r0, r3
 8001664:	370c      	adds	r7, #12
 8001666:	46bd      	mov	sp, r7
 8001668:	f85d 7b04 	ldr.w	r7, [sp], #4
 800166c:	4770      	bx	lr

0800166e <_isatty>:

int _isatty(int file)
{
 800166e:	b480      	push	{r7}
 8001670:	b083      	sub	sp, #12
 8001672:	af00      	add	r7, sp, #0
 8001674:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8001676:	2301      	movs	r3, #1
}
 8001678:	4618      	mov	r0, r3
 800167a:	370c      	adds	r7, #12
 800167c:	46bd      	mov	sp, r7
 800167e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001682:	4770      	bx	lr

08001684 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8001684:	b480      	push	{r7}
 8001686:	b085      	sub	sp, #20
 8001688:	af00      	add	r7, sp, #0
 800168a:	60f8      	str	r0, [r7, #12]
 800168c:	60b9      	str	r1, [r7, #8]
 800168e:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8001690:	2300      	movs	r3, #0
}
 8001692:	4618      	mov	r0, r3
 8001694:	3714      	adds	r7, #20
 8001696:	46bd      	mov	sp, r7
 8001698:	f85d 7b04 	ldr.w	r7, [sp], #4
 800169c:	4770      	bx	lr
	...

080016a0 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80016a0:	b580      	push	{r7, lr}
 80016a2:	b086      	sub	sp, #24
 80016a4:	af00      	add	r7, sp, #0
 80016a6:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80016a8:	4a14      	ldr	r2, [pc, #80]	@ (80016fc <_sbrk+0x5c>)
 80016aa:	4b15      	ldr	r3, [pc, #84]	@ (8001700 <_sbrk+0x60>)
 80016ac:	1ad3      	subs	r3, r2, r3
 80016ae:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80016b0:	697b      	ldr	r3, [r7, #20]
 80016b2:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80016b4:	4b13      	ldr	r3, [pc, #76]	@ (8001704 <_sbrk+0x64>)
 80016b6:	681b      	ldr	r3, [r3, #0]
 80016b8:	2b00      	cmp	r3, #0
 80016ba:	d102      	bne.n	80016c2 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80016bc:	4b11      	ldr	r3, [pc, #68]	@ (8001704 <_sbrk+0x64>)
 80016be:	4a12      	ldr	r2, [pc, #72]	@ (8001708 <_sbrk+0x68>)
 80016c0:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80016c2:	4b10      	ldr	r3, [pc, #64]	@ (8001704 <_sbrk+0x64>)
 80016c4:	681a      	ldr	r2, [r3, #0]
 80016c6:	687b      	ldr	r3, [r7, #4]
 80016c8:	4413      	add	r3, r2
 80016ca:	693a      	ldr	r2, [r7, #16]
 80016cc:	429a      	cmp	r2, r3
 80016ce:	d207      	bcs.n	80016e0 <_sbrk+0x40>
  {
    errno = ENOMEM;
 80016d0:	f004 f876 	bl	80057c0 <__errno>
 80016d4:	4603      	mov	r3, r0
 80016d6:	220c      	movs	r2, #12
 80016d8:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80016da:	f04f 33ff 	mov.w	r3, #4294967295
 80016de:	e009      	b.n	80016f4 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80016e0:	4b08      	ldr	r3, [pc, #32]	@ (8001704 <_sbrk+0x64>)
 80016e2:	681b      	ldr	r3, [r3, #0]
 80016e4:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80016e6:	4b07      	ldr	r3, [pc, #28]	@ (8001704 <_sbrk+0x64>)
 80016e8:	681a      	ldr	r2, [r3, #0]
 80016ea:	687b      	ldr	r3, [r7, #4]
 80016ec:	4413      	add	r3, r2
 80016ee:	4a05      	ldr	r2, [pc, #20]	@ (8001704 <_sbrk+0x64>)
 80016f0:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80016f2:	68fb      	ldr	r3, [r7, #12]
}
 80016f4:	4618      	mov	r0, r3
 80016f6:	3718      	adds	r7, #24
 80016f8:	46bd      	mov	sp, r7
 80016fa:	bd80      	pop	{r7, pc}
 80016fc:	20080000 	.word	0x20080000
 8001700:	00000400 	.word	0x00000400
 8001704:	200003d0 	.word	0x200003d0
 8001708:	20000528 	.word	0x20000528

0800170c <SystemInit>:
  *         SystemFrequency variable.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 800170c:	b480      	push	{r7}
 800170e:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001710:	4b06      	ldr	r3, [pc, #24]	@ (800172c <SystemInit+0x20>)
 8001712:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8001716:	4a05      	ldr	r2, [pc, #20]	@ (800172c <SystemInit+0x20>)
 8001718:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 800171c:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001720:	bf00      	nop
 8001722:	46bd      	mov	sp, r7
 8001724:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001728:	4770      	bx	lr
 800172a:	bf00      	nop
 800172c:	e000ed00 	.word	0xe000ed00

08001730 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 8001730:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8001768 <LoopFillZerobss+0xe>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 8001734:	f7ff ffea 	bl	800170c <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8001738:	480c      	ldr	r0, [pc, #48]	@ (800176c <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 800173a:	490d      	ldr	r1, [pc, #52]	@ (8001770 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 800173c:	4a0d      	ldr	r2, [pc, #52]	@ (8001774 <LoopFillZerobss+0x1a>)
  movs r3, #0
 800173e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001740:	e002      	b.n	8001748 <LoopCopyDataInit>

08001742 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001742:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001744:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001746:	3304      	adds	r3, #4

08001748 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001748:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800174a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 800174c:	d3f9      	bcc.n	8001742 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800174e:	4a0a      	ldr	r2, [pc, #40]	@ (8001778 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8001750:	4c0a      	ldr	r4, [pc, #40]	@ (800177c <LoopFillZerobss+0x22>)
  movs r3, #0
 8001752:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001754:	e001      	b.n	800175a <LoopFillZerobss>

08001756 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001756:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001758:	3204      	adds	r2, #4

0800175a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800175a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 800175c:	d3fb      	bcc.n	8001756 <FillZerobss>
  
/* Call static constructors */
    bl __libc_init_array
 800175e:	f004 f835 	bl	80057cc <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8001762:	f7ff fa71 	bl	8000c48 <main>
  bx  lr    
 8001766:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8001768:	20080000 	.word	0x20080000
  ldr r0, =_sdata
 800176c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001770:	200001d4 	.word	0x200001d4
  ldr r2, =_sidata
 8001774:	08007bfc 	.word	0x08007bfc
  ldr r2, =_sbss
 8001778:	200001d4 	.word	0x200001d4
  ldr r4, =_ebss
 800177c:	20000524 	.word	0x20000524

08001780 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8001780:	e7fe      	b.n	8001780 <ADC_IRQHandler>

08001782 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001782:	b580      	push	{r7, lr}
 8001784:	af00      	add	r7, sp, #0
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001786:	2003      	movs	r0, #3
 8001788:	f000 f92e 	bl	80019e8 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800178c:	2000      	movs	r0, #0
 800178e:	f000 f805 	bl	800179c <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001792:	f7ff fdd5 	bl	8001340 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001796:	2300      	movs	r3, #0
}
 8001798:	4618      	mov	r0, r3
 800179a:	bd80      	pop	{r7, pc}

0800179c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800179c:	b580      	push	{r7, lr}
 800179e:	b082      	sub	sp, #8
 80017a0:	af00      	add	r7, sp, #0
 80017a2:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80017a4:	4b12      	ldr	r3, [pc, #72]	@ (80017f0 <HAL_InitTick+0x54>)
 80017a6:	681a      	ldr	r2, [r3, #0]
 80017a8:	4b12      	ldr	r3, [pc, #72]	@ (80017f4 <HAL_InitTick+0x58>)
 80017aa:	781b      	ldrb	r3, [r3, #0]
 80017ac:	4619      	mov	r1, r3
 80017ae:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80017b2:	fbb3 f3f1 	udiv	r3, r3, r1
 80017b6:	fbb2 f3f3 	udiv	r3, r2, r3
 80017ba:	4618      	mov	r0, r3
 80017bc:	f000 f93b 	bl	8001a36 <HAL_SYSTICK_Config>
 80017c0:	4603      	mov	r3, r0
 80017c2:	2b00      	cmp	r3, #0
 80017c4:	d001      	beq.n	80017ca <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80017c6:	2301      	movs	r3, #1
 80017c8:	e00e      	b.n	80017e8 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80017ca:	687b      	ldr	r3, [r7, #4]
 80017cc:	2b0f      	cmp	r3, #15
 80017ce:	d80a      	bhi.n	80017e6 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80017d0:	2200      	movs	r2, #0
 80017d2:	6879      	ldr	r1, [r7, #4]
 80017d4:	f04f 30ff 	mov.w	r0, #4294967295
 80017d8:	f000 f911 	bl	80019fe <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80017dc:	4a06      	ldr	r2, [pc, #24]	@ (80017f8 <HAL_InitTick+0x5c>)
 80017de:	687b      	ldr	r3, [r7, #4]
 80017e0:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80017e2:	2300      	movs	r3, #0
 80017e4:	e000      	b.n	80017e8 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80017e6:	2301      	movs	r3, #1
}
 80017e8:	4618      	mov	r0, r3
 80017ea:	3708      	adds	r7, #8
 80017ec:	46bd      	mov	sp, r7
 80017ee:	bd80      	pop	{r7, pc}
 80017f0:	20000000 	.word	0x20000000
 80017f4:	20000008 	.word	0x20000008
 80017f8:	20000004 	.word	0x20000004

080017fc <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80017fc:	b480      	push	{r7}
 80017fe:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001800:	4b06      	ldr	r3, [pc, #24]	@ (800181c <HAL_IncTick+0x20>)
 8001802:	781b      	ldrb	r3, [r3, #0]
 8001804:	461a      	mov	r2, r3
 8001806:	4b06      	ldr	r3, [pc, #24]	@ (8001820 <HAL_IncTick+0x24>)
 8001808:	681b      	ldr	r3, [r3, #0]
 800180a:	4413      	add	r3, r2
 800180c:	4a04      	ldr	r2, [pc, #16]	@ (8001820 <HAL_IncTick+0x24>)
 800180e:	6013      	str	r3, [r2, #0]
}
 8001810:	bf00      	nop
 8001812:	46bd      	mov	sp, r7
 8001814:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001818:	4770      	bx	lr
 800181a:	bf00      	nop
 800181c:	20000008 	.word	0x20000008
 8001820:	200003d4 	.word	0x200003d4

08001824 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001824:	b480      	push	{r7}
 8001826:	af00      	add	r7, sp, #0
  return uwTick;
 8001828:	4b03      	ldr	r3, [pc, #12]	@ (8001838 <HAL_GetTick+0x14>)
 800182a:	681b      	ldr	r3, [r3, #0]
}
 800182c:	4618      	mov	r0, r3
 800182e:	46bd      	mov	sp, r7
 8001830:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001834:	4770      	bx	lr
 8001836:	bf00      	nop
 8001838:	200003d4 	.word	0x200003d4

0800183c <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 800183c:	b580      	push	{r7, lr}
 800183e:	b084      	sub	sp, #16
 8001840:	af00      	add	r7, sp, #0
 8001842:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001844:	f7ff ffee 	bl	8001824 <HAL_GetTick>
 8001848:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800184a:	687b      	ldr	r3, [r7, #4]
 800184c:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800184e:	68fb      	ldr	r3, [r7, #12]
 8001850:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001854:	d005      	beq.n	8001862 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8001856:	4b0a      	ldr	r3, [pc, #40]	@ (8001880 <HAL_Delay+0x44>)
 8001858:	781b      	ldrb	r3, [r3, #0]
 800185a:	461a      	mov	r2, r3
 800185c:	68fb      	ldr	r3, [r7, #12]
 800185e:	4413      	add	r3, r2
 8001860:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8001862:	bf00      	nop
 8001864:	f7ff ffde 	bl	8001824 <HAL_GetTick>
 8001868:	4602      	mov	r2, r0
 800186a:	68bb      	ldr	r3, [r7, #8]
 800186c:	1ad3      	subs	r3, r2, r3
 800186e:	68fa      	ldr	r2, [r7, #12]
 8001870:	429a      	cmp	r2, r3
 8001872:	d8f7      	bhi.n	8001864 <HAL_Delay+0x28>
  {
  }
}
 8001874:	bf00      	nop
 8001876:	bf00      	nop
 8001878:	3710      	adds	r7, #16
 800187a:	46bd      	mov	sp, r7
 800187c:	bd80      	pop	{r7, pc}
 800187e:	bf00      	nop
 8001880:	20000008 	.word	0x20000008

08001884 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001884:	b480      	push	{r7}
 8001886:	b085      	sub	sp, #20
 8001888:	af00      	add	r7, sp, #0
 800188a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 800188c:	687b      	ldr	r3, [r7, #4]
 800188e:	f003 0307 	and.w	r3, r3, #7
 8001892:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001894:	4b0b      	ldr	r3, [pc, #44]	@ (80018c4 <__NVIC_SetPriorityGrouping+0x40>)
 8001896:	68db      	ldr	r3, [r3, #12]
 8001898:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800189a:	68ba      	ldr	r2, [r7, #8]
 800189c:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 80018a0:	4013      	ands	r3, r2
 80018a2:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80018a4:	68fb      	ldr	r3, [r7, #12]
 80018a6:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80018a8:	68bb      	ldr	r3, [r7, #8]
 80018aa:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 80018ac:	4b06      	ldr	r3, [pc, #24]	@ (80018c8 <__NVIC_SetPriorityGrouping+0x44>)
 80018ae:	4313      	orrs	r3, r2
 80018b0:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80018b2:	4a04      	ldr	r2, [pc, #16]	@ (80018c4 <__NVIC_SetPriorityGrouping+0x40>)
 80018b4:	68bb      	ldr	r3, [r7, #8]
 80018b6:	60d3      	str	r3, [r2, #12]
}
 80018b8:	bf00      	nop
 80018ba:	3714      	adds	r7, #20
 80018bc:	46bd      	mov	sp, r7
 80018be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018c2:	4770      	bx	lr
 80018c4:	e000ed00 	.word	0xe000ed00
 80018c8:	05fa0000 	.word	0x05fa0000

080018cc <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80018cc:	b480      	push	{r7}
 80018ce:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80018d0:	4b04      	ldr	r3, [pc, #16]	@ (80018e4 <__NVIC_GetPriorityGrouping+0x18>)
 80018d2:	68db      	ldr	r3, [r3, #12]
 80018d4:	0a1b      	lsrs	r3, r3, #8
 80018d6:	f003 0307 	and.w	r3, r3, #7
}
 80018da:	4618      	mov	r0, r3
 80018dc:	46bd      	mov	sp, r7
 80018de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018e2:	4770      	bx	lr
 80018e4:	e000ed00 	.word	0xe000ed00

080018e8 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80018e8:	b480      	push	{r7}
 80018ea:	b083      	sub	sp, #12
 80018ec:	af00      	add	r7, sp, #0
 80018ee:	4603      	mov	r3, r0
 80018f0:	6039      	str	r1, [r7, #0]
 80018f2:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80018f4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80018f8:	2b00      	cmp	r3, #0
 80018fa:	db0a      	blt.n	8001912 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80018fc:	683b      	ldr	r3, [r7, #0]
 80018fe:	b2da      	uxtb	r2, r3
 8001900:	490c      	ldr	r1, [pc, #48]	@ (8001934 <__NVIC_SetPriority+0x4c>)
 8001902:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001906:	0112      	lsls	r2, r2, #4
 8001908:	b2d2      	uxtb	r2, r2
 800190a:	440b      	add	r3, r1
 800190c:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001910:	e00a      	b.n	8001928 <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001912:	683b      	ldr	r3, [r7, #0]
 8001914:	b2da      	uxtb	r2, r3
 8001916:	4908      	ldr	r1, [pc, #32]	@ (8001938 <__NVIC_SetPriority+0x50>)
 8001918:	79fb      	ldrb	r3, [r7, #7]
 800191a:	f003 030f 	and.w	r3, r3, #15
 800191e:	3b04      	subs	r3, #4
 8001920:	0112      	lsls	r2, r2, #4
 8001922:	b2d2      	uxtb	r2, r2
 8001924:	440b      	add	r3, r1
 8001926:	761a      	strb	r2, [r3, #24]
}
 8001928:	bf00      	nop
 800192a:	370c      	adds	r7, #12
 800192c:	46bd      	mov	sp, r7
 800192e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001932:	4770      	bx	lr
 8001934:	e000e100 	.word	0xe000e100
 8001938:	e000ed00 	.word	0xe000ed00

0800193c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800193c:	b480      	push	{r7}
 800193e:	b089      	sub	sp, #36	@ 0x24
 8001940:	af00      	add	r7, sp, #0
 8001942:	60f8      	str	r0, [r7, #12]
 8001944:	60b9      	str	r1, [r7, #8]
 8001946:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001948:	68fb      	ldr	r3, [r7, #12]
 800194a:	f003 0307 	and.w	r3, r3, #7
 800194e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001950:	69fb      	ldr	r3, [r7, #28]
 8001952:	f1c3 0307 	rsb	r3, r3, #7
 8001956:	2b04      	cmp	r3, #4
 8001958:	bf28      	it	cs
 800195a:	2304      	movcs	r3, #4
 800195c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800195e:	69fb      	ldr	r3, [r7, #28]
 8001960:	3304      	adds	r3, #4
 8001962:	2b06      	cmp	r3, #6
 8001964:	d902      	bls.n	800196c <NVIC_EncodePriority+0x30>
 8001966:	69fb      	ldr	r3, [r7, #28]
 8001968:	3b03      	subs	r3, #3
 800196a:	e000      	b.n	800196e <NVIC_EncodePriority+0x32>
 800196c:	2300      	movs	r3, #0
 800196e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001970:	f04f 32ff 	mov.w	r2, #4294967295
 8001974:	69bb      	ldr	r3, [r7, #24]
 8001976:	fa02 f303 	lsl.w	r3, r2, r3
 800197a:	43da      	mvns	r2, r3
 800197c:	68bb      	ldr	r3, [r7, #8]
 800197e:	401a      	ands	r2, r3
 8001980:	697b      	ldr	r3, [r7, #20]
 8001982:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001984:	f04f 31ff 	mov.w	r1, #4294967295
 8001988:	697b      	ldr	r3, [r7, #20]
 800198a:	fa01 f303 	lsl.w	r3, r1, r3
 800198e:	43d9      	mvns	r1, r3
 8001990:	687b      	ldr	r3, [r7, #4]
 8001992:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001994:	4313      	orrs	r3, r2
         );
}
 8001996:	4618      	mov	r0, r3
 8001998:	3724      	adds	r7, #36	@ 0x24
 800199a:	46bd      	mov	sp, r7
 800199c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019a0:	4770      	bx	lr
	...

080019a4 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80019a4:	b580      	push	{r7, lr}
 80019a6:	b082      	sub	sp, #8
 80019a8:	af00      	add	r7, sp, #0
 80019aa:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80019ac:	687b      	ldr	r3, [r7, #4]
 80019ae:	3b01      	subs	r3, #1
 80019b0:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80019b4:	d301      	bcc.n	80019ba <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80019b6:	2301      	movs	r3, #1
 80019b8:	e00f      	b.n	80019da <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80019ba:	4a0a      	ldr	r2, [pc, #40]	@ (80019e4 <SysTick_Config+0x40>)
 80019bc:	687b      	ldr	r3, [r7, #4]
 80019be:	3b01      	subs	r3, #1
 80019c0:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80019c2:	210f      	movs	r1, #15
 80019c4:	f04f 30ff 	mov.w	r0, #4294967295
 80019c8:	f7ff ff8e 	bl	80018e8 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80019cc:	4b05      	ldr	r3, [pc, #20]	@ (80019e4 <SysTick_Config+0x40>)
 80019ce:	2200      	movs	r2, #0
 80019d0:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80019d2:	4b04      	ldr	r3, [pc, #16]	@ (80019e4 <SysTick_Config+0x40>)
 80019d4:	2207      	movs	r2, #7
 80019d6:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80019d8:	2300      	movs	r3, #0
}
 80019da:	4618      	mov	r0, r3
 80019dc:	3708      	adds	r7, #8
 80019de:	46bd      	mov	sp, r7
 80019e0:	bd80      	pop	{r7, pc}
 80019e2:	bf00      	nop
 80019e4:	e000e010 	.word	0xe000e010

080019e8 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80019e8:	b580      	push	{r7, lr}
 80019ea:	b082      	sub	sp, #8
 80019ec:	af00      	add	r7, sp, #0
 80019ee:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80019f0:	6878      	ldr	r0, [r7, #4]
 80019f2:	f7ff ff47 	bl	8001884 <__NVIC_SetPriorityGrouping>
}
 80019f6:	bf00      	nop
 80019f8:	3708      	adds	r7, #8
 80019fa:	46bd      	mov	sp, r7
 80019fc:	bd80      	pop	{r7, pc}

080019fe <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80019fe:	b580      	push	{r7, lr}
 8001a00:	b086      	sub	sp, #24
 8001a02:	af00      	add	r7, sp, #0
 8001a04:	4603      	mov	r3, r0
 8001a06:	60b9      	str	r1, [r7, #8]
 8001a08:	607a      	str	r2, [r7, #4]
 8001a0a:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 8001a0c:	2300      	movs	r3, #0
 8001a0e:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001a10:	f7ff ff5c 	bl	80018cc <__NVIC_GetPriorityGrouping>
 8001a14:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001a16:	687a      	ldr	r2, [r7, #4]
 8001a18:	68b9      	ldr	r1, [r7, #8]
 8001a1a:	6978      	ldr	r0, [r7, #20]
 8001a1c:	f7ff ff8e 	bl	800193c <NVIC_EncodePriority>
 8001a20:	4602      	mov	r2, r0
 8001a22:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001a26:	4611      	mov	r1, r2
 8001a28:	4618      	mov	r0, r3
 8001a2a:	f7ff ff5d 	bl	80018e8 <__NVIC_SetPriority>
}
 8001a2e:	bf00      	nop
 8001a30:	3718      	adds	r7, #24
 8001a32:	46bd      	mov	sp, r7
 8001a34:	bd80      	pop	{r7, pc}

08001a36 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001a36:	b580      	push	{r7, lr}
 8001a38:	b082      	sub	sp, #8
 8001a3a:	af00      	add	r7, sp, #0
 8001a3c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001a3e:	6878      	ldr	r0, [r7, #4]
 8001a40:	f7ff ffb0 	bl	80019a4 <SysTick_Config>
 8001a44:	4603      	mov	r3, r0
}
 8001a46:	4618      	mov	r0, r3
 8001a48:	3708      	adds	r7, #8
 8001a4a:	46bd      	mov	sp, r7
 8001a4c:	bd80      	pop	{r7, pc}
	...

08001a50 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001a50:	b480      	push	{r7}
 8001a52:	b089      	sub	sp, #36	@ 0x24
 8001a54:	af00      	add	r7, sp, #0
 8001a56:	6078      	str	r0, [r7, #4]
 8001a58:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00;
 8001a5a:	2300      	movs	r3, #0
 8001a5c:	61fb      	str	r3, [r7, #28]
  uint32_t ioposition = 0x00;
 8001a5e:	2300      	movs	r3, #0
 8001a60:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00;
 8001a62:	2300      	movs	r3, #0
 8001a64:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00;
 8001a66:	2300      	movs	r3, #0
 8001a68:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for (position = 0; position < GPIO_NUMBER; position++)
 8001a6a:	2300      	movs	r3, #0
 8001a6c:	61fb      	str	r3, [r7, #28]
 8001a6e:	e175      	b.n	8001d5c <HAL_GPIO_Init+0x30c>
  {
    /* Get the IO position */
    ioposition = ((uint32_t)0x01) << position;
 8001a70:	2201      	movs	r2, #1
 8001a72:	69fb      	ldr	r3, [r7, #28]
 8001a74:	fa02 f303 	lsl.w	r3, r2, r3
 8001a78:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8001a7a:	683b      	ldr	r3, [r7, #0]
 8001a7c:	681b      	ldr	r3, [r3, #0]
 8001a7e:	697a      	ldr	r2, [r7, #20]
 8001a80:	4013      	ands	r3, r2
 8001a82:	613b      	str	r3, [r7, #16]

    if (iocurrent == ioposition)
 8001a84:	693a      	ldr	r2, [r7, #16]
 8001a86:	697b      	ldr	r3, [r7, #20]
 8001a88:	429a      	cmp	r2, r3
 8001a8a:	f040 8164 	bne.w	8001d56 <HAL_GPIO_Init+0x306>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8001a8e:	683b      	ldr	r3, [r7, #0]
 8001a90:	685b      	ldr	r3, [r3, #4]
 8001a92:	f003 0303 	and.w	r3, r3, #3
 8001a96:	2b01      	cmp	r3, #1
 8001a98:	d005      	beq.n	8001aa6 <HAL_GPIO_Init+0x56>
 8001a9a:	683b      	ldr	r3, [r7, #0]
 8001a9c:	685b      	ldr	r3, [r3, #4]
 8001a9e:	f003 0303 	and.w	r3, r3, #3
 8001aa2:	2b02      	cmp	r3, #2
 8001aa4:	d130      	bne.n	8001b08 <HAL_GPIO_Init+0xb8>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8001aa6:	687b      	ldr	r3, [r7, #4]
 8001aa8:	689b      	ldr	r3, [r3, #8]
 8001aaa:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2));
 8001aac:	69fb      	ldr	r3, [r7, #28]
 8001aae:	005b      	lsls	r3, r3, #1
 8001ab0:	2203      	movs	r2, #3
 8001ab2:	fa02 f303 	lsl.w	r3, r2, r3
 8001ab6:	43db      	mvns	r3, r3
 8001ab8:	69ba      	ldr	r2, [r7, #24]
 8001aba:	4013      	ands	r3, r2
 8001abc:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2));
 8001abe:	683b      	ldr	r3, [r7, #0]
 8001ac0:	68da      	ldr	r2, [r3, #12]
 8001ac2:	69fb      	ldr	r3, [r7, #28]
 8001ac4:	005b      	lsls	r3, r3, #1
 8001ac6:	fa02 f303 	lsl.w	r3, r2, r3
 8001aca:	69ba      	ldr	r2, [r7, #24]
 8001acc:	4313      	orrs	r3, r2
 8001ace:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8001ad0:	687b      	ldr	r3, [r7, #4]
 8001ad2:	69ba      	ldr	r2, [r7, #24]
 8001ad4:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001ad6:	687b      	ldr	r3, [r7, #4]
 8001ad8:	685b      	ldr	r3, [r3, #4]
 8001ada:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8001adc:	2201      	movs	r2, #1
 8001ade:	69fb      	ldr	r3, [r7, #28]
 8001ae0:	fa02 f303 	lsl.w	r3, r2, r3
 8001ae4:	43db      	mvns	r3, r3
 8001ae6:	69ba      	ldr	r2, [r7, #24]
 8001ae8:	4013      	ands	r3, r2
 8001aea:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8001aec:	683b      	ldr	r3, [r7, #0]
 8001aee:	685b      	ldr	r3, [r3, #4]
 8001af0:	091b      	lsrs	r3, r3, #4
 8001af2:	f003 0201 	and.w	r2, r3, #1
 8001af6:	69fb      	ldr	r3, [r7, #28]
 8001af8:	fa02 f303 	lsl.w	r3, r2, r3
 8001afc:	69ba      	ldr	r2, [r7, #24]
 8001afe:	4313      	orrs	r3, r2
 8001b00:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8001b02:	687b      	ldr	r3, [r7, #4]
 8001b04:	69ba      	ldr	r2, [r7, #24]
 8001b06:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8001b08:	683b      	ldr	r3, [r7, #0]
 8001b0a:	685b      	ldr	r3, [r3, #4]
 8001b0c:	f003 0303 	and.w	r3, r3, #3
 8001b10:	2b03      	cmp	r3, #3
 8001b12:	d017      	beq.n	8001b44 <HAL_GPIO_Init+0xf4>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8001b14:	687b      	ldr	r3, [r7, #4]
 8001b16:	68db      	ldr	r3, [r3, #12]
 8001b18:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2));
 8001b1a:	69fb      	ldr	r3, [r7, #28]
 8001b1c:	005b      	lsls	r3, r3, #1
 8001b1e:	2203      	movs	r2, #3
 8001b20:	fa02 f303 	lsl.w	r3, r2, r3
 8001b24:	43db      	mvns	r3, r3
 8001b26:	69ba      	ldr	r2, [r7, #24]
 8001b28:	4013      	ands	r3, r2
 8001b2a:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2));
 8001b2c:	683b      	ldr	r3, [r7, #0]
 8001b2e:	689a      	ldr	r2, [r3, #8]
 8001b30:	69fb      	ldr	r3, [r7, #28]
 8001b32:	005b      	lsls	r3, r3, #1
 8001b34:	fa02 f303 	lsl.w	r3, r2, r3
 8001b38:	69ba      	ldr	r2, [r7, #24]
 8001b3a:	4313      	orrs	r3, r2
 8001b3c:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8001b3e:	687b      	ldr	r3, [r7, #4]
 8001b40:	69ba      	ldr	r2, [r7, #24]
 8001b42:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001b44:	683b      	ldr	r3, [r7, #0]
 8001b46:	685b      	ldr	r3, [r3, #4]
 8001b48:	f003 0303 	and.w	r3, r3, #3
 8001b4c:	2b02      	cmp	r3, #2
 8001b4e:	d123      	bne.n	8001b98 <HAL_GPIO_Init+0x148>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3];
 8001b50:	69fb      	ldr	r3, [r7, #28]
 8001b52:	08da      	lsrs	r2, r3, #3
 8001b54:	687b      	ldr	r3, [r7, #4]
 8001b56:	3208      	adds	r2, #8
 8001b58:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001b5c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)0xF << ((uint32_t)(position & (uint32_t)0x07) * 4)) ;
 8001b5e:	69fb      	ldr	r3, [r7, #28]
 8001b60:	f003 0307 	and.w	r3, r3, #7
 8001b64:	009b      	lsls	r3, r3, #2
 8001b66:	220f      	movs	r2, #15
 8001b68:	fa02 f303 	lsl.w	r3, r2, r3
 8001b6c:	43db      	mvns	r3, r3
 8001b6e:	69ba      	ldr	r2, [r7, #24]
 8001b70:	4013      	ands	r3, r2
 8001b72:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & (uint32_t)0x07) * 4));
 8001b74:	683b      	ldr	r3, [r7, #0]
 8001b76:	691a      	ldr	r2, [r3, #16]
 8001b78:	69fb      	ldr	r3, [r7, #28]
 8001b7a:	f003 0307 	and.w	r3, r3, #7
 8001b7e:	009b      	lsls	r3, r3, #2
 8001b80:	fa02 f303 	lsl.w	r3, r2, r3
 8001b84:	69ba      	ldr	r2, [r7, #24]
 8001b86:	4313      	orrs	r3, r2
 8001b88:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3] = temp;
 8001b8a:	69fb      	ldr	r3, [r7, #28]
 8001b8c:	08da      	lsrs	r2, r3, #3
 8001b8e:	687b      	ldr	r3, [r7, #4]
 8001b90:	3208      	adds	r2, #8
 8001b92:	69b9      	ldr	r1, [r7, #24]
 8001b94:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001b98:	687b      	ldr	r3, [r7, #4]
 8001b9a:	681b      	ldr	r3, [r3, #0]
 8001b9c:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2));
 8001b9e:	69fb      	ldr	r3, [r7, #28]
 8001ba0:	005b      	lsls	r3, r3, #1
 8001ba2:	2203      	movs	r2, #3
 8001ba4:	fa02 f303 	lsl.w	r3, r2, r3
 8001ba8:	43db      	mvns	r3, r3
 8001baa:	69ba      	ldr	r2, [r7, #24]
 8001bac:	4013      	ands	r3, r2
 8001bae:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2));
 8001bb0:	683b      	ldr	r3, [r7, #0]
 8001bb2:	685b      	ldr	r3, [r3, #4]
 8001bb4:	f003 0203 	and.w	r2, r3, #3
 8001bb8:	69fb      	ldr	r3, [r7, #28]
 8001bba:	005b      	lsls	r3, r3, #1
 8001bbc:	fa02 f303 	lsl.w	r3, r2, r3
 8001bc0:	69ba      	ldr	r2, [r7, #24]
 8001bc2:	4313      	orrs	r3, r2
 8001bc4:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8001bc6:	687b      	ldr	r3, [r7, #4]
 8001bc8:	69ba      	ldr	r2, [r7, #24]
 8001bca:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8001bcc:	683b      	ldr	r3, [r7, #0]
 8001bce:	685b      	ldr	r3, [r3, #4]
 8001bd0:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8001bd4:	2b00      	cmp	r3, #0
 8001bd6:	f000 80be 	beq.w	8001d56 <HAL_GPIO_Init+0x306>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001bda:	4b66      	ldr	r3, [pc, #408]	@ (8001d74 <HAL_GPIO_Init+0x324>)
 8001bdc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001bde:	4a65      	ldr	r2, [pc, #404]	@ (8001d74 <HAL_GPIO_Init+0x324>)
 8001be0:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001be4:	6453      	str	r3, [r2, #68]	@ 0x44
 8001be6:	4b63      	ldr	r3, [pc, #396]	@ (8001d74 <HAL_GPIO_Init+0x324>)
 8001be8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001bea:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001bee:	60fb      	str	r3, [r7, #12]
 8001bf0:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2];
 8001bf2:	4a61      	ldr	r2, [pc, #388]	@ (8001d78 <HAL_GPIO_Init+0x328>)
 8001bf4:	69fb      	ldr	r3, [r7, #28]
 8001bf6:	089b      	lsrs	r3, r3, #2
 8001bf8:	3302      	adds	r3, #2
 8001bfa:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001bfe:	61bb      	str	r3, [r7, #24]
        temp &= ~(((uint32_t)0x0F) << (4 * (position & 0x03)));
 8001c00:	69fb      	ldr	r3, [r7, #28]
 8001c02:	f003 0303 	and.w	r3, r3, #3
 8001c06:	009b      	lsls	r3, r3, #2
 8001c08:	220f      	movs	r2, #15
 8001c0a:	fa02 f303 	lsl.w	r3, r2, r3
 8001c0e:	43db      	mvns	r3, r3
 8001c10:	69ba      	ldr	r2, [r7, #24]
 8001c12:	4013      	ands	r3, r2
 8001c14:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03)));
 8001c16:	687b      	ldr	r3, [r7, #4]
 8001c18:	4a58      	ldr	r2, [pc, #352]	@ (8001d7c <HAL_GPIO_Init+0x32c>)
 8001c1a:	4293      	cmp	r3, r2
 8001c1c:	d037      	beq.n	8001c8e <HAL_GPIO_Init+0x23e>
 8001c1e:	687b      	ldr	r3, [r7, #4]
 8001c20:	4a57      	ldr	r2, [pc, #348]	@ (8001d80 <HAL_GPIO_Init+0x330>)
 8001c22:	4293      	cmp	r3, r2
 8001c24:	d031      	beq.n	8001c8a <HAL_GPIO_Init+0x23a>
 8001c26:	687b      	ldr	r3, [r7, #4]
 8001c28:	4a56      	ldr	r2, [pc, #344]	@ (8001d84 <HAL_GPIO_Init+0x334>)
 8001c2a:	4293      	cmp	r3, r2
 8001c2c:	d02b      	beq.n	8001c86 <HAL_GPIO_Init+0x236>
 8001c2e:	687b      	ldr	r3, [r7, #4]
 8001c30:	4a55      	ldr	r2, [pc, #340]	@ (8001d88 <HAL_GPIO_Init+0x338>)
 8001c32:	4293      	cmp	r3, r2
 8001c34:	d025      	beq.n	8001c82 <HAL_GPIO_Init+0x232>
 8001c36:	687b      	ldr	r3, [r7, #4]
 8001c38:	4a54      	ldr	r2, [pc, #336]	@ (8001d8c <HAL_GPIO_Init+0x33c>)
 8001c3a:	4293      	cmp	r3, r2
 8001c3c:	d01f      	beq.n	8001c7e <HAL_GPIO_Init+0x22e>
 8001c3e:	687b      	ldr	r3, [r7, #4]
 8001c40:	4a53      	ldr	r2, [pc, #332]	@ (8001d90 <HAL_GPIO_Init+0x340>)
 8001c42:	4293      	cmp	r3, r2
 8001c44:	d019      	beq.n	8001c7a <HAL_GPIO_Init+0x22a>
 8001c46:	687b      	ldr	r3, [r7, #4]
 8001c48:	4a52      	ldr	r2, [pc, #328]	@ (8001d94 <HAL_GPIO_Init+0x344>)
 8001c4a:	4293      	cmp	r3, r2
 8001c4c:	d013      	beq.n	8001c76 <HAL_GPIO_Init+0x226>
 8001c4e:	687b      	ldr	r3, [r7, #4]
 8001c50:	4a51      	ldr	r2, [pc, #324]	@ (8001d98 <HAL_GPIO_Init+0x348>)
 8001c52:	4293      	cmp	r3, r2
 8001c54:	d00d      	beq.n	8001c72 <HAL_GPIO_Init+0x222>
 8001c56:	687b      	ldr	r3, [r7, #4]
 8001c58:	4a50      	ldr	r2, [pc, #320]	@ (8001d9c <HAL_GPIO_Init+0x34c>)
 8001c5a:	4293      	cmp	r3, r2
 8001c5c:	d007      	beq.n	8001c6e <HAL_GPIO_Init+0x21e>
 8001c5e:	687b      	ldr	r3, [r7, #4]
 8001c60:	4a4f      	ldr	r2, [pc, #316]	@ (8001da0 <HAL_GPIO_Init+0x350>)
 8001c62:	4293      	cmp	r3, r2
 8001c64:	d101      	bne.n	8001c6a <HAL_GPIO_Init+0x21a>
 8001c66:	2309      	movs	r3, #9
 8001c68:	e012      	b.n	8001c90 <HAL_GPIO_Init+0x240>
 8001c6a:	230a      	movs	r3, #10
 8001c6c:	e010      	b.n	8001c90 <HAL_GPIO_Init+0x240>
 8001c6e:	2308      	movs	r3, #8
 8001c70:	e00e      	b.n	8001c90 <HAL_GPIO_Init+0x240>
 8001c72:	2307      	movs	r3, #7
 8001c74:	e00c      	b.n	8001c90 <HAL_GPIO_Init+0x240>
 8001c76:	2306      	movs	r3, #6
 8001c78:	e00a      	b.n	8001c90 <HAL_GPIO_Init+0x240>
 8001c7a:	2305      	movs	r3, #5
 8001c7c:	e008      	b.n	8001c90 <HAL_GPIO_Init+0x240>
 8001c7e:	2304      	movs	r3, #4
 8001c80:	e006      	b.n	8001c90 <HAL_GPIO_Init+0x240>
 8001c82:	2303      	movs	r3, #3
 8001c84:	e004      	b.n	8001c90 <HAL_GPIO_Init+0x240>
 8001c86:	2302      	movs	r3, #2
 8001c88:	e002      	b.n	8001c90 <HAL_GPIO_Init+0x240>
 8001c8a:	2301      	movs	r3, #1
 8001c8c:	e000      	b.n	8001c90 <HAL_GPIO_Init+0x240>
 8001c8e:	2300      	movs	r3, #0
 8001c90:	69fa      	ldr	r2, [r7, #28]
 8001c92:	f002 0203 	and.w	r2, r2, #3
 8001c96:	0092      	lsls	r2, r2, #2
 8001c98:	4093      	lsls	r3, r2
 8001c9a:	69ba      	ldr	r2, [r7, #24]
 8001c9c:	4313      	orrs	r3, r2
 8001c9e:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2] = temp;
 8001ca0:	4935      	ldr	r1, [pc, #212]	@ (8001d78 <HAL_GPIO_Init+0x328>)
 8001ca2:	69fb      	ldr	r3, [r7, #28]
 8001ca4:	089b      	lsrs	r3, r3, #2
 8001ca6:	3302      	adds	r3, #2
 8001ca8:	69ba      	ldr	r2, [r7, #24]
 8001caa:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8001cae:	4b3d      	ldr	r3, [pc, #244]	@ (8001da4 <HAL_GPIO_Init+0x354>)
 8001cb0:	689b      	ldr	r3, [r3, #8]
 8001cb2:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001cb4:	693b      	ldr	r3, [r7, #16]
 8001cb6:	43db      	mvns	r3, r3
 8001cb8:	69ba      	ldr	r2, [r7, #24]
 8001cba:	4013      	ands	r3, r2
 8001cbc:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8001cbe:	683b      	ldr	r3, [r7, #0]
 8001cc0:	685b      	ldr	r3, [r3, #4]
 8001cc2:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8001cc6:	2b00      	cmp	r3, #0
 8001cc8:	d003      	beq.n	8001cd2 <HAL_GPIO_Init+0x282>
        {
          temp |= iocurrent;
 8001cca:	69ba      	ldr	r2, [r7, #24]
 8001ccc:	693b      	ldr	r3, [r7, #16]
 8001cce:	4313      	orrs	r3, r2
 8001cd0:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8001cd2:	4a34      	ldr	r2, [pc, #208]	@ (8001da4 <HAL_GPIO_Init+0x354>)
 8001cd4:	69bb      	ldr	r3, [r7, #24]
 8001cd6:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8001cd8:	4b32      	ldr	r3, [pc, #200]	@ (8001da4 <HAL_GPIO_Init+0x354>)
 8001cda:	68db      	ldr	r3, [r3, #12]
 8001cdc:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001cde:	693b      	ldr	r3, [r7, #16]
 8001ce0:	43db      	mvns	r3, r3
 8001ce2:	69ba      	ldr	r2, [r7, #24]
 8001ce4:	4013      	ands	r3, r2
 8001ce6:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8001ce8:	683b      	ldr	r3, [r7, #0]
 8001cea:	685b      	ldr	r3, [r3, #4]
 8001cec:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001cf0:	2b00      	cmp	r3, #0
 8001cf2:	d003      	beq.n	8001cfc <HAL_GPIO_Init+0x2ac>
        {
          temp |= iocurrent;
 8001cf4:	69ba      	ldr	r2, [r7, #24]
 8001cf6:	693b      	ldr	r3, [r7, #16]
 8001cf8:	4313      	orrs	r3, r2
 8001cfa:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8001cfc:	4a29      	ldr	r2, [pc, #164]	@ (8001da4 <HAL_GPIO_Init+0x354>)
 8001cfe:	69bb      	ldr	r3, [r7, #24]
 8001d00:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8001d02:	4b28      	ldr	r3, [pc, #160]	@ (8001da4 <HAL_GPIO_Init+0x354>)
 8001d04:	685b      	ldr	r3, [r3, #4]
 8001d06:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001d08:	693b      	ldr	r3, [r7, #16]
 8001d0a:	43db      	mvns	r3, r3
 8001d0c:	69ba      	ldr	r2, [r7, #24]
 8001d0e:	4013      	ands	r3, r2
 8001d10:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8001d12:	683b      	ldr	r3, [r7, #0]
 8001d14:	685b      	ldr	r3, [r3, #4]
 8001d16:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001d1a:	2b00      	cmp	r3, #0
 8001d1c:	d003      	beq.n	8001d26 <HAL_GPIO_Init+0x2d6>
        {
          temp |= iocurrent;
 8001d1e:	69ba      	ldr	r2, [r7, #24]
 8001d20:	693b      	ldr	r3, [r7, #16]
 8001d22:	4313      	orrs	r3, r2
 8001d24:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8001d26:	4a1f      	ldr	r2, [pc, #124]	@ (8001da4 <HAL_GPIO_Init+0x354>)
 8001d28:	69bb      	ldr	r3, [r7, #24]
 8001d2a:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8001d2c:	4b1d      	ldr	r3, [pc, #116]	@ (8001da4 <HAL_GPIO_Init+0x354>)
 8001d2e:	681b      	ldr	r3, [r3, #0]
 8001d30:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001d32:	693b      	ldr	r3, [r7, #16]
 8001d34:	43db      	mvns	r3, r3
 8001d36:	69ba      	ldr	r2, [r7, #24]
 8001d38:	4013      	ands	r3, r2
 8001d3a:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8001d3c:	683b      	ldr	r3, [r7, #0]
 8001d3e:	685b      	ldr	r3, [r3, #4]
 8001d40:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001d44:	2b00      	cmp	r3, #0
 8001d46:	d003      	beq.n	8001d50 <HAL_GPIO_Init+0x300>
        {
          temp |= iocurrent;
 8001d48:	69ba      	ldr	r2, [r7, #24]
 8001d4a:	693b      	ldr	r3, [r7, #16]
 8001d4c:	4313      	orrs	r3, r2
 8001d4e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8001d50:	4a14      	ldr	r2, [pc, #80]	@ (8001da4 <HAL_GPIO_Init+0x354>)
 8001d52:	69bb      	ldr	r3, [r7, #24]
 8001d54:	6013      	str	r3, [r2, #0]
  for (position = 0; position < GPIO_NUMBER; position++)
 8001d56:	69fb      	ldr	r3, [r7, #28]
 8001d58:	3301      	adds	r3, #1
 8001d5a:	61fb      	str	r3, [r7, #28]
 8001d5c:	69fb      	ldr	r3, [r7, #28]
 8001d5e:	2b0f      	cmp	r3, #15
 8001d60:	f67f ae86 	bls.w	8001a70 <HAL_GPIO_Init+0x20>
      }
    }
  }
}
 8001d64:	bf00      	nop
 8001d66:	bf00      	nop
 8001d68:	3724      	adds	r7, #36	@ 0x24
 8001d6a:	46bd      	mov	sp, r7
 8001d6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d70:	4770      	bx	lr
 8001d72:	bf00      	nop
 8001d74:	40023800 	.word	0x40023800
 8001d78:	40013800 	.word	0x40013800
 8001d7c:	40020000 	.word	0x40020000
 8001d80:	40020400 	.word	0x40020400
 8001d84:	40020800 	.word	0x40020800
 8001d88:	40020c00 	.word	0x40020c00
 8001d8c:	40021000 	.word	0x40021000
 8001d90:	40021400 	.word	0x40021400
 8001d94:	40021800 	.word	0x40021800
 8001d98:	40021c00 	.word	0x40021c00
 8001d9c:	40022000 	.word	0x40022000
 8001da0:	40022400 	.word	0x40022400
 8001da4:	40013c00 	.word	0x40013c00

08001da8 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be any combination of GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8001da8:	b480      	push	{r7}
 8001daa:	b085      	sub	sp, #20
 8001dac:	af00      	add	r7, sp, #0
 8001dae:	6078      	str	r0, [r7, #4]
 8001db0:	460b      	mov	r3, r1
 8001db2:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8001db4:	687b      	ldr	r3, [r7, #4]
 8001db6:	691a      	ldr	r2, [r3, #16]
 8001db8:	887b      	ldrh	r3, [r7, #2]
 8001dba:	4013      	ands	r3, r2
 8001dbc:	2b00      	cmp	r3, #0
 8001dbe:	d002      	beq.n	8001dc6 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8001dc0:	2301      	movs	r3, #1
 8001dc2:	73fb      	strb	r3, [r7, #15]
 8001dc4:	e001      	b.n	8001dca <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8001dc6:	2300      	movs	r3, #0
 8001dc8:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8001dca:	7bfb      	ldrb	r3, [r7, #15]
}
 8001dcc:	4618      	mov	r0, r3
 8001dce:	3714      	adds	r7, #20
 8001dd0:	46bd      	mov	sp, r7
 8001dd2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001dd6:	4770      	bx	lr

08001dd8 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001dd8:	b480      	push	{r7}
 8001dda:	b083      	sub	sp, #12
 8001ddc:	af00      	add	r7, sp, #0
 8001dde:	6078      	str	r0, [r7, #4]
 8001de0:	460b      	mov	r3, r1
 8001de2:	807b      	strh	r3, [r7, #2]
 8001de4:	4613      	mov	r3, r2
 8001de6:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8001de8:	787b      	ldrb	r3, [r7, #1]
 8001dea:	2b00      	cmp	r3, #0
 8001dec:	d003      	beq.n	8001df6 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8001dee:	887a      	ldrh	r2, [r7, #2]
 8001df0:	687b      	ldr	r3, [r7, #4]
 8001df2:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16;
  }
}
 8001df4:	e003      	b.n	8001dfe <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16;
 8001df6:	887b      	ldrh	r3, [r7, #2]
 8001df8:	041a      	lsls	r2, r3, #16
 8001dfa:	687b      	ldr	r3, [r7, #4]
 8001dfc:	619a      	str	r2, [r3, #24]
}
 8001dfe:	bf00      	nop
 8001e00:	370c      	adds	r7, #12
 8001e02:	46bd      	mov	sp, r7
 8001e04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e08:	4770      	bx	lr
	...

08001e0c <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001e0c:	b580      	push	{r7, lr}
 8001e0e:	b086      	sub	sp, #24
 8001e10:	af00      	add	r7, sp, #0
 8001e12:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  FlagStatus pwrclkchanged = RESET;
 8001e14:	2300      	movs	r3, #0
 8001e16:	75fb      	strb	r3, [r7, #23]

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8001e18:	687b      	ldr	r3, [r7, #4]
 8001e1a:	2b00      	cmp	r3, #0
 8001e1c:	d101      	bne.n	8001e22 <HAL_RCC_OscConfig+0x16>
  {
    return HAL_ERROR;
 8001e1e:	2301      	movs	r3, #1
 8001e20:	e29b      	b.n	800235a <HAL_RCC_OscConfig+0x54e>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001e22:	687b      	ldr	r3, [r7, #4]
 8001e24:	681b      	ldr	r3, [r3, #0]
 8001e26:	f003 0301 	and.w	r3, r3, #1
 8001e2a:	2b00      	cmp	r3, #0
 8001e2c:	f000 8087 	beq.w	8001f3e <HAL_RCC_OscConfig+0x132>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL, It can not be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8001e30:	4b96      	ldr	r3, [pc, #600]	@ (800208c <HAL_RCC_OscConfig+0x280>)
 8001e32:	689b      	ldr	r3, [r3, #8]
 8001e34:	f003 030c 	and.w	r3, r3, #12
 8001e38:	2b04      	cmp	r3, #4
 8001e3a:	d00c      	beq.n	8001e56 <HAL_RCC_OscConfig+0x4a>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8001e3c:	4b93      	ldr	r3, [pc, #588]	@ (800208c <HAL_RCC_OscConfig+0x280>)
 8001e3e:	689b      	ldr	r3, [r3, #8]
 8001e40:	f003 030c 	and.w	r3, r3, #12
 8001e44:	2b08      	cmp	r3, #8
 8001e46:	d112      	bne.n	8001e6e <HAL_RCC_OscConfig+0x62>
 8001e48:	4b90      	ldr	r3, [pc, #576]	@ (800208c <HAL_RCC_OscConfig+0x280>)
 8001e4a:	685b      	ldr	r3, [r3, #4]
 8001e4c:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8001e50:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8001e54:	d10b      	bne.n	8001e6e <HAL_RCC_OscConfig+0x62>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001e56:	4b8d      	ldr	r3, [pc, #564]	@ (800208c <HAL_RCC_OscConfig+0x280>)
 8001e58:	681b      	ldr	r3, [r3, #0]
 8001e5a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001e5e:	2b00      	cmp	r3, #0
 8001e60:	d06c      	beq.n	8001f3c <HAL_RCC_OscConfig+0x130>
 8001e62:	687b      	ldr	r3, [r7, #4]
 8001e64:	685b      	ldr	r3, [r3, #4]
 8001e66:	2b00      	cmp	r3, #0
 8001e68:	d168      	bne.n	8001f3c <HAL_RCC_OscConfig+0x130>
      {
        return HAL_ERROR;
 8001e6a:	2301      	movs	r3, #1
 8001e6c:	e275      	b.n	800235a <HAL_RCC_OscConfig+0x54e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001e6e:	687b      	ldr	r3, [r7, #4]
 8001e70:	685b      	ldr	r3, [r3, #4]
 8001e72:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8001e76:	d106      	bne.n	8001e86 <HAL_RCC_OscConfig+0x7a>
 8001e78:	4b84      	ldr	r3, [pc, #528]	@ (800208c <HAL_RCC_OscConfig+0x280>)
 8001e7a:	681b      	ldr	r3, [r3, #0]
 8001e7c:	4a83      	ldr	r2, [pc, #524]	@ (800208c <HAL_RCC_OscConfig+0x280>)
 8001e7e:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001e82:	6013      	str	r3, [r2, #0]
 8001e84:	e02e      	b.n	8001ee4 <HAL_RCC_OscConfig+0xd8>
 8001e86:	687b      	ldr	r3, [r7, #4]
 8001e88:	685b      	ldr	r3, [r3, #4]
 8001e8a:	2b00      	cmp	r3, #0
 8001e8c:	d10c      	bne.n	8001ea8 <HAL_RCC_OscConfig+0x9c>
 8001e8e:	4b7f      	ldr	r3, [pc, #508]	@ (800208c <HAL_RCC_OscConfig+0x280>)
 8001e90:	681b      	ldr	r3, [r3, #0]
 8001e92:	4a7e      	ldr	r2, [pc, #504]	@ (800208c <HAL_RCC_OscConfig+0x280>)
 8001e94:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8001e98:	6013      	str	r3, [r2, #0]
 8001e9a:	4b7c      	ldr	r3, [pc, #496]	@ (800208c <HAL_RCC_OscConfig+0x280>)
 8001e9c:	681b      	ldr	r3, [r3, #0]
 8001e9e:	4a7b      	ldr	r2, [pc, #492]	@ (800208c <HAL_RCC_OscConfig+0x280>)
 8001ea0:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8001ea4:	6013      	str	r3, [r2, #0]
 8001ea6:	e01d      	b.n	8001ee4 <HAL_RCC_OscConfig+0xd8>
 8001ea8:	687b      	ldr	r3, [r7, #4]
 8001eaa:	685b      	ldr	r3, [r3, #4]
 8001eac:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8001eb0:	d10c      	bne.n	8001ecc <HAL_RCC_OscConfig+0xc0>
 8001eb2:	4b76      	ldr	r3, [pc, #472]	@ (800208c <HAL_RCC_OscConfig+0x280>)
 8001eb4:	681b      	ldr	r3, [r3, #0]
 8001eb6:	4a75      	ldr	r2, [pc, #468]	@ (800208c <HAL_RCC_OscConfig+0x280>)
 8001eb8:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8001ebc:	6013      	str	r3, [r2, #0]
 8001ebe:	4b73      	ldr	r3, [pc, #460]	@ (800208c <HAL_RCC_OscConfig+0x280>)
 8001ec0:	681b      	ldr	r3, [r3, #0]
 8001ec2:	4a72      	ldr	r2, [pc, #456]	@ (800208c <HAL_RCC_OscConfig+0x280>)
 8001ec4:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001ec8:	6013      	str	r3, [r2, #0]
 8001eca:	e00b      	b.n	8001ee4 <HAL_RCC_OscConfig+0xd8>
 8001ecc:	4b6f      	ldr	r3, [pc, #444]	@ (800208c <HAL_RCC_OscConfig+0x280>)
 8001ece:	681b      	ldr	r3, [r3, #0]
 8001ed0:	4a6e      	ldr	r2, [pc, #440]	@ (800208c <HAL_RCC_OscConfig+0x280>)
 8001ed2:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8001ed6:	6013      	str	r3, [r2, #0]
 8001ed8:	4b6c      	ldr	r3, [pc, #432]	@ (800208c <HAL_RCC_OscConfig+0x280>)
 8001eda:	681b      	ldr	r3, [r3, #0]
 8001edc:	4a6b      	ldr	r2, [pc, #428]	@ (800208c <HAL_RCC_OscConfig+0x280>)
 8001ede:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8001ee2:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8001ee4:	687b      	ldr	r3, [r7, #4]
 8001ee6:	685b      	ldr	r3, [r3, #4]
 8001ee8:	2b00      	cmp	r3, #0
 8001eea:	d013      	beq.n	8001f14 <HAL_RCC_OscConfig+0x108>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001eec:	f7ff fc9a 	bl	8001824 <HAL_GetTick>
 8001ef0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001ef2:	e008      	b.n	8001f06 <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001ef4:	f7ff fc96 	bl	8001824 <HAL_GetTick>
 8001ef8:	4602      	mov	r2, r0
 8001efa:	693b      	ldr	r3, [r7, #16]
 8001efc:	1ad3      	subs	r3, r2, r3
 8001efe:	2b64      	cmp	r3, #100	@ 0x64
 8001f00:	d901      	bls.n	8001f06 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8001f02:	2303      	movs	r3, #3
 8001f04:	e229      	b.n	800235a <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001f06:	4b61      	ldr	r3, [pc, #388]	@ (800208c <HAL_RCC_OscConfig+0x280>)
 8001f08:	681b      	ldr	r3, [r3, #0]
 8001f0a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001f0e:	2b00      	cmp	r3, #0
 8001f10:	d0f0      	beq.n	8001ef4 <HAL_RCC_OscConfig+0xe8>
 8001f12:	e014      	b.n	8001f3e <HAL_RCC_OscConfig+0x132>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001f14:	f7ff fc86 	bl	8001824 <HAL_GetTick>
 8001f18:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001f1a:	e008      	b.n	8001f2e <HAL_RCC_OscConfig+0x122>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001f1c:	f7ff fc82 	bl	8001824 <HAL_GetTick>
 8001f20:	4602      	mov	r2, r0
 8001f22:	693b      	ldr	r3, [r7, #16]
 8001f24:	1ad3      	subs	r3, r2, r3
 8001f26:	2b64      	cmp	r3, #100	@ 0x64
 8001f28:	d901      	bls.n	8001f2e <HAL_RCC_OscConfig+0x122>
          {
            return HAL_TIMEOUT;
 8001f2a:	2303      	movs	r3, #3
 8001f2c:	e215      	b.n	800235a <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001f2e:	4b57      	ldr	r3, [pc, #348]	@ (800208c <HAL_RCC_OscConfig+0x280>)
 8001f30:	681b      	ldr	r3, [r3, #0]
 8001f32:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001f36:	2b00      	cmp	r3, #0
 8001f38:	d1f0      	bne.n	8001f1c <HAL_RCC_OscConfig+0x110>
 8001f3a:	e000      	b.n	8001f3e <HAL_RCC_OscConfig+0x132>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001f3c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001f3e:	687b      	ldr	r3, [r7, #4]
 8001f40:	681b      	ldr	r3, [r3, #0]
 8001f42:	f003 0302 	and.w	r3, r3, #2
 8001f46:	2b00      	cmp	r3, #0
 8001f48:	d069      	beq.n	800201e <HAL_RCC_OscConfig+0x212>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8001f4a:	4b50      	ldr	r3, [pc, #320]	@ (800208c <HAL_RCC_OscConfig+0x280>)
 8001f4c:	689b      	ldr	r3, [r3, #8]
 8001f4e:	f003 030c 	and.w	r3, r3, #12
 8001f52:	2b00      	cmp	r3, #0
 8001f54:	d00b      	beq.n	8001f6e <HAL_RCC_OscConfig+0x162>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8001f56:	4b4d      	ldr	r3, [pc, #308]	@ (800208c <HAL_RCC_OscConfig+0x280>)
 8001f58:	689b      	ldr	r3, [r3, #8]
 8001f5a:	f003 030c 	and.w	r3, r3, #12
 8001f5e:	2b08      	cmp	r3, #8
 8001f60:	d11c      	bne.n	8001f9c <HAL_RCC_OscConfig+0x190>
 8001f62:	4b4a      	ldr	r3, [pc, #296]	@ (800208c <HAL_RCC_OscConfig+0x280>)
 8001f64:	685b      	ldr	r3, [r3, #4]
 8001f66:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8001f6a:	2b00      	cmp	r3, #0
 8001f6c:	d116      	bne.n	8001f9c <HAL_RCC_OscConfig+0x190>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001f6e:	4b47      	ldr	r3, [pc, #284]	@ (800208c <HAL_RCC_OscConfig+0x280>)
 8001f70:	681b      	ldr	r3, [r3, #0]
 8001f72:	f003 0302 	and.w	r3, r3, #2
 8001f76:	2b00      	cmp	r3, #0
 8001f78:	d005      	beq.n	8001f86 <HAL_RCC_OscConfig+0x17a>
 8001f7a:	687b      	ldr	r3, [r7, #4]
 8001f7c:	68db      	ldr	r3, [r3, #12]
 8001f7e:	2b01      	cmp	r3, #1
 8001f80:	d001      	beq.n	8001f86 <HAL_RCC_OscConfig+0x17a>
      {
        return HAL_ERROR;
 8001f82:	2301      	movs	r3, #1
 8001f84:	e1e9      	b.n	800235a <HAL_RCC_OscConfig+0x54e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001f86:	4b41      	ldr	r3, [pc, #260]	@ (800208c <HAL_RCC_OscConfig+0x280>)
 8001f88:	681b      	ldr	r3, [r3, #0]
 8001f8a:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8001f8e:	687b      	ldr	r3, [r7, #4]
 8001f90:	691b      	ldr	r3, [r3, #16]
 8001f92:	00db      	lsls	r3, r3, #3
 8001f94:	493d      	ldr	r1, [pc, #244]	@ (800208c <HAL_RCC_OscConfig+0x280>)
 8001f96:	4313      	orrs	r3, r2
 8001f98:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001f9a:	e040      	b.n	800201e <HAL_RCC_OscConfig+0x212>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8001f9c:	687b      	ldr	r3, [r7, #4]
 8001f9e:	68db      	ldr	r3, [r3, #12]
 8001fa0:	2b00      	cmp	r3, #0
 8001fa2:	d023      	beq.n	8001fec <HAL_RCC_OscConfig+0x1e0>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8001fa4:	4b39      	ldr	r3, [pc, #228]	@ (800208c <HAL_RCC_OscConfig+0x280>)
 8001fa6:	681b      	ldr	r3, [r3, #0]
 8001fa8:	4a38      	ldr	r2, [pc, #224]	@ (800208c <HAL_RCC_OscConfig+0x280>)
 8001faa:	f043 0301 	orr.w	r3, r3, #1
 8001fae:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001fb0:	f7ff fc38 	bl	8001824 <HAL_GetTick>
 8001fb4:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001fb6:	e008      	b.n	8001fca <HAL_RCC_OscConfig+0x1be>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001fb8:	f7ff fc34 	bl	8001824 <HAL_GetTick>
 8001fbc:	4602      	mov	r2, r0
 8001fbe:	693b      	ldr	r3, [r7, #16]
 8001fc0:	1ad3      	subs	r3, r2, r3
 8001fc2:	2b02      	cmp	r3, #2
 8001fc4:	d901      	bls.n	8001fca <HAL_RCC_OscConfig+0x1be>
          {
            return HAL_TIMEOUT;
 8001fc6:	2303      	movs	r3, #3
 8001fc8:	e1c7      	b.n	800235a <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001fca:	4b30      	ldr	r3, [pc, #192]	@ (800208c <HAL_RCC_OscConfig+0x280>)
 8001fcc:	681b      	ldr	r3, [r3, #0]
 8001fce:	f003 0302 	and.w	r3, r3, #2
 8001fd2:	2b00      	cmp	r3, #0
 8001fd4:	d0f0      	beq.n	8001fb8 <HAL_RCC_OscConfig+0x1ac>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001fd6:	4b2d      	ldr	r3, [pc, #180]	@ (800208c <HAL_RCC_OscConfig+0x280>)
 8001fd8:	681b      	ldr	r3, [r3, #0]
 8001fda:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8001fde:	687b      	ldr	r3, [r7, #4]
 8001fe0:	691b      	ldr	r3, [r3, #16]
 8001fe2:	00db      	lsls	r3, r3, #3
 8001fe4:	4929      	ldr	r1, [pc, #164]	@ (800208c <HAL_RCC_OscConfig+0x280>)
 8001fe6:	4313      	orrs	r3, r2
 8001fe8:	600b      	str	r3, [r1, #0]
 8001fea:	e018      	b.n	800201e <HAL_RCC_OscConfig+0x212>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8001fec:	4b27      	ldr	r3, [pc, #156]	@ (800208c <HAL_RCC_OscConfig+0x280>)
 8001fee:	681b      	ldr	r3, [r3, #0]
 8001ff0:	4a26      	ldr	r2, [pc, #152]	@ (800208c <HAL_RCC_OscConfig+0x280>)
 8001ff2:	f023 0301 	bic.w	r3, r3, #1
 8001ff6:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001ff8:	f7ff fc14 	bl	8001824 <HAL_GetTick>
 8001ffc:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001ffe:	e008      	b.n	8002012 <HAL_RCC_OscConfig+0x206>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002000:	f7ff fc10 	bl	8001824 <HAL_GetTick>
 8002004:	4602      	mov	r2, r0
 8002006:	693b      	ldr	r3, [r7, #16]
 8002008:	1ad3      	subs	r3, r2, r3
 800200a:	2b02      	cmp	r3, #2
 800200c:	d901      	bls.n	8002012 <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 800200e:	2303      	movs	r3, #3
 8002010:	e1a3      	b.n	800235a <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002012:	4b1e      	ldr	r3, [pc, #120]	@ (800208c <HAL_RCC_OscConfig+0x280>)
 8002014:	681b      	ldr	r3, [r3, #0]
 8002016:	f003 0302 	and.w	r3, r3, #2
 800201a:	2b00      	cmp	r3, #0
 800201c:	d1f0      	bne.n	8002000 <HAL_RCC_OscConfig+0x1f4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800201e:	687b      	ldr	r3, [r7, #4]
 8002020:	681b      	ldr	r3, [r3, #0]
 8002022:	f003 0308 	and.w	r3, r3, #8
 8002026:	2b00      	cmp	r3, #0
 8002028:	d038      	beq.n	800209c <HAL_RCC_OscConfig+0x290>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 800202a:	687b      	ldr	r3, [r7, #4]
 800202c:	695b      	ldr	r3, [r3, #20]
 800202e:	2b00      	cmp	r3, #0
 8002030:	d019      	beq.n	8002066 <HAL_RCC_OscConfig+0x25a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8002032:	4b16      	ldr	r3, [pc, #88]	@ (800208c <HAL_RCC_OscConfig+0x280>)
 8002034:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8002036:	4a15      	ldr	r2, [pc, #84]	@ (800208c <HAL_RCC_OscConfig+0x280>)
 8002038:	f043 0301 	orr.w	r3, r3, #1
 800203c:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800203e:	f7ff fbf1 	bl	8001824 <HAL_GetTick>
 8002042:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002044:	e008      	b.n	8002058 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002046:	f7ff fbed 	bl	8001824 <HAL_GetTick>
 800204a:	4602      	mov	r2, r0
 800204c:	693b      	ldr	r3, [r7, #16]
 800204e:	1ad3      	subs	r3, r2, r3
 8002050:	2b02      	cmp	r3, #2
 8002052:	d901      	bls.n	8002058 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8002054:	2303      	movs	r3, #3
 8002056:	e180      	b.n	800235a <HAL_RCC_OscConfig+0x54e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002058:	4b0c      	ldr	r3, [pc, #48]	@ (800208c <HAL_RCC_OscConfig+0x280>)
 800205a:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800205c:	f003 0302 	and.w	r3, r3, #2
 8002060:	2b00      	cmp	r3, #0
 8002062:	d0f0      	beq.n	8002046 <HAL_RCC_OscConfig+0x23a>
 8002064:	e01a      	b.n	800209c <HAL_RCC_OscConfig+0x290>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002066:	4b09      	ldr	r3, [pc, #36]	@ (800208c <HAL_RCC_OscConfig+0x280>)
 8002068:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800206a:	4a08      	ldr	r2, [pc, #32]	@ (800208c <HAL_RCC_OscConfig+0x280>)
 800206c:	f023 0301 	bic.w	r3, r3, #1
 8002070:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002072:	f7ff fbd7 	bl	8001824 <HAL_GetTick>
 8002076:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002078:	e00a      	b.n	8002090 <HAL_RCC_OscConfig+0x284>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800207a:	f7ff fbd3 	bl	8001824 <HAL_GetTick>
 800207e:	4602      	mov	r2, r0
 8002080:	693b      	ldr	r3, [r7, #16]
 8002082:	1ad3      	subs	r3, r2, r3
 8002084:	2b02      	cmp	r3, #2
 8002086:	d903      	bls.n	8002090 <HAL_RCC_OscConfig+0x284>
        {
          return HAL_TIMEOUT;
 8002088:	2303      	movs	r3, #3
 800208a:	e166      	b.n	800235a <HAL_RCC_OscConfig+0x54e>
 800208c:	40023800 	.word	0x40023800
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002090:	4b92      	ldr	r3, [pc, #584]	@ (80022dc <HAL_RCC_OscConfig+0x4d0>)
 8002092:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8002094:	f003 0302 	and.w	r3, r3, #2
 8002098:	2b00      	cmp	r3, #0
 800209a:	d1ee      	bne.n	800207a <HAL_RCC_OscConfig+0x26e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800209c:	687b      	ldr	r3, [r7, #4]
 800209e:	681b      	ldr	r3, [r3, #0]
 80020a0:	f003 0304 	and.w	r3, r3, #4
 80020a4:	2b00      	cmp	r3, #0
 80020a6:	f000 80a4 	beq.w	80021f2 <HAL_RCC_OscConfig+0x3e6>
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80020aa:	4b8c      	ldr	r3, [pc, #560]	@ (80022dc <HAL_RCC_OscConfig+0x4d0>)
 80020ac:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80020ae:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80020b2:	2b00      	cmp	r3, #0
 80020b4:	d10d      	bne.n	80020d2 <HAL_RCC_OscConfig+0x2c6>
    {
      /* Enable Power Clock*/
      __HAL_RCC_PWR_CLK_ENABLE();
 80020b6:	4b89      	ldr	r3, [pc, #548]	@ (80022dc <HAL_RCC_OscConfig+0x4d0>)
 80020b8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80020ba:	4a88      	ldr	r2, [pc, #544]	@ (80022dc <HAL_RCC_OscConfig+0x4d0>)
 80020bc:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80020c0:	6413      	str	r3, [r2, #64]	@ 0x40
 80020c2:	4b86      	ldr	r3, [pc, #536]	@ (80022dc <HAL_RCC_OscConfig+0x4d0>)
 80020c4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80020c6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80020ca:	60bb      	str	r3, [r7, #8]
 80020cc:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80020ce:	2301      	movs	r3, #1
 80020d0:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80020d2:	4b83      	ldr	r3, [pc, #524]	@ (80022e0 <HAL_RCC_OscConfig+0x4d4>)
 80020d4:	681b      	ldr	r3, [r3, #0]
 80020d6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80020da:	2b00      	cmp	r3, #0
 80020dc:	d118      	bne.n	8002110 <HAL_RCC_OscConfig+0x304>
    {
      /* Enable write access to Backup domain */
      PWR->CR1 |= PWR_CR1_DBP;
 80020de:	4b80      	ldr	r3, [pc, #512]	@ (80022e0 <HAL_RCC_OscConfig+0x4d4>)
 80020e0:	681b      	ldr	r3, [r3, #0]
 80020e2:	4a7f      	ldr	r2, [pc, #508]	@ (80022e0 <HAL_RCC_OscConfig+0x4d4>)
 80020e4:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80020e8:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80020ea:	f7ff fb9b 	bl	8001824 <HAL_GetTick>
 80020ee:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80020f0:	e008      	b.n	8002104 <HAL_RCC_OscConfig+0x2f8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80020f2:	f7ff fb97 	bl	8001824 <HAL_GetTick>
 80020f6:	4602      	mov	r2, r0
 80020f8:	693b      	ldr	r3, [r7, #16]
 80020fa:	1ad3      	subs	r3, r2, r3
 80020fc:	2b64      	cmp	r3, #100	@ 0x64
 80020fe:	d901      	bls.n	8002104 <HAL_RCC_OscConfig+0x2f8>
        {
          return HAL_TIMEOUT;
 8002100:	2303      	movs	r3, #3
 8002102:	e12a      	b.n	800235a <HAL_RCC_OscConfig+0x54e>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002104:	4b76      	ldr	r3, [pc, #472]	@ (80022e0 <HAL_RCC_OscConfig+0x4d4>)
 8002106:	681b      	ldr	r3, [r3, #0]
 8002108:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800210c:	2b00      	cmp	r3, #0
 800210e:	d0f0      	beq.n	80020f2 <HAL_RCC_OscConfig+0x2e6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002110:	687b      	ldr	r3, [r7, #4]
 8002112:	689b      	ldr	r3, [r3, #8]
 8002114:	2b01      	cmp	r3, #1
 8002116:	d106      	bne.n	8002126 <HAL_RCC_OscConfig+0x31a>
 8002118:	4b70      	ldr	r3, [pc, #448]	@ (80022dc <HAL_RCC_OscConfig+0x4d0>)
 800211a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800211c:	4a6f      	ldr	r2, [pc, #444]	@ (80022dc <HAL_RCC_OscConfig+0x4d0>)
 800211e:	f043 0301 	orr.w	r3, r3, #1
 8002122:	6713      	str	r3, [r2, #112]	@ 0x70
 8002124:	e02d      	b.n	8002182 <HAL_RCC_OscConfig+0x376>
 8002126:	687b      	ldr	r3, [r7, #4]
 8002128:	689b      	ldr	r3, [r3, #8]
 800212a:	2b00      	cmp	r3, #0
 800212c:	d10c      	bne.n	8002148 <HAL_RCC_OscConfig+0x33c>
 800212e:	4b6b      	ldr	r3, [pc, #428]	@ (80022dc <HAL_RCC_OscConfig+0x4d0>)
 8002130:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002132:	4a6a      	ldr	r2, [pc, #424]	@ (80022dc <HAL_RCC_OscConfig+0x4d0>)
 8002134:	f023 0301 	bic.w	r3, r3, #1
 8002138:	6713      	str	r3, [r2, #112]	@ 0x70
 800213a:	4b68      	ldr	r3, [pc, #416]	@ (80022dc <HAL_RCC_OscConfig+0x4d0>)
 800213c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800213e:	4a67      	ldr	r2, [pc, #412]	@ (80022dc <HAL_RCC_OscConfig+0x4d0>)
 8002140:	f023 0304 	bic.w	r3, r3, #4
 8002144:	6713      	str	r3, [r2, #112]	@ 0x70
 8002146:	e01c      	b.n	8002182 <HAL_RCC_OscConfig+0x376>
 8002148:	687b      	ldr	r3, [r7, #4]
 800214a:	689b      	ldr	r3, [r3, #8]
 800214c:	2b05      	cmp	r3, #5
 800214e:	d10c      	bne.n	800216a <HAL_RCC_OscConfig+0x35e>
 8002150:	4b62      	ldr	r3, [pc, #392]	@ (80022dc <HAL_RCC_OscConfig+0x4d0>)
 8002152:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002154:	4a61      	ldr	r2, [pc, #388]	@ (80022dc <HAL_RCC_OscConfig+0x4d0>)
 8002156:	f043 0304 	orr.w	r3, r3, #4
 800215a:	6713      	str	r3, [r2, #112]	@ 0x70
 800215c:	4b5f      	ldr	r3, [pc, #380]	@ (80022dc <HAL_RCC_OscConfig+0x4d0>)
 800215e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002160:	4a5e      	ldr	r2, [pc, #376]	@ (80022dc <HAL_RCC_OscConfig+0x4d0>)
 8002162:	f043 0301 	orr.w	r3, r3, #1
 8002166:	6713      	str	r3, [r2, #112]	@ 0x70
 8002168:	e00b      	b.n	8002182 <HAL_RCC_OscConfig+0x376>
 800216a:	4b5c      	ldr	r3, [pc, #368]	@ (80022dc <HAL_RCC_OscConfig+0x4d0>)
 800216c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800216e:	4a5b      	ldr	r2, [pc, #364]	@ (80022dc <HAL_RCC_OscConfig+0x4d0>)
 8002170:	f023 0301 	bic.w	r3, r3, #1
 8002174:	6713      	str	r3, [r2, #112]	@ 0x70
 8002176:	4b59      	ldr	r3, [pc, #356]	@ (80022dc <HAL_RCC_OscConfig+0x4d0>)
 8002178:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800217a:	4a58      	ldr	r2, [pc, #352]	@ (80022dc <HAL_RCC_OscConfig+0x4d0>)
 800217c:	f023 0304 	bic.w	r3, r3, #4
 8002180:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8002182:	687b      	ldr	r3, [r7, #4]
 8002184:	689b      	ldr	r3, [r3, #8]
 8002186:	2b00      	cmp	r3, #0
 8002188:	d015      	beq.n	80021b6 <HAL_RCC_OscConfig+0x3aa>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800218a:	f7ff fb4b 	bl	8001824 <HAL_GetTick>
 800218e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002190:	e00a      	b.n	80021a8 <HAL_RCC_OscConfig+0x39c>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002192:	f7ff fb47 	bl	8001824 <HAL_GetTick>
 8002196:	4602      	mov	r2, r0
 8002198:	693b      	ldr	r3, [r7, #16]
 800219a:	1ad3      	subs	r3, r2, r3
 800219c:	f241 3288 	movw	r2, #5000	@ 0x1388
 80021a0:	4293      	cmp	r3, r2
 80021a2:	d901      	bls.n	80021a8 <HAL_RCC_OscConfig+0x39c>
        {
          return HAL_TIMEOUT;
 80021a4:	2303      	movs	r3, #3
 80021a6:	e0d8      	b.n	800235a <HAL_RCC_OscConfig+0x54e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80021a8:	4b4c      	ldr	r3, [pc, #304]	@ (80022dc <HAL_RCC_OscConfig+0x4d0>)
 80021aa:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80021ac:	f003 0302 	and.w	r3, r3, #2
 80021b0:	2b00      	cmp	r3, #0
 80021b2:	d0ee      	beq.n	8002192 <HAL_RCC_OscConfig+0x386>
 80021b4:	e014      	b.n	80021e0 <HAL_RCC_OscConfig+0x3d4>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80021b6:	f7ff fb35 	bl	8001824 <HAL_GetTick>
 80021ba:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80021bc:	e00a      	b.n	80021d4 <HAL_RCC_OscConfig+0x3c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80021be:	f7ff fb31 	bl	8001824 <HAL_GetTick>
 80021c2:	4602      	mov	r2, r0
 80021c4:	693b      	ldr	r3, [r7, #16]
 80021c6:	1ad3      	subs	r3, r2, r3
 80021c8:	f241 3288 	movw	r2, #5000	@ 0x1388
 80021cc:	4293      	cmp	r3, r2
 80021ce:	d901      	bls.n	80021d4 <HAL_RCC_OscConfig+0x3c8>
        {
          return HAL_TIMEOUT;
 80021d0:	2303      	movs	r3, #3
 80021d2:	e0c2      	b.n	800235a <HAL_RCC_OscConfig+0x54e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80021d4:	4b41      	ldr	r3, [pc, #260]	@ (80022dc <HAL_RCC_OscConfig+0x4d0>)
 80021d6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80021d8:	f003 0302 	and.w	r3, r3, #2
 80021dc:	2b00      	cmp	r3, #0
 80021de:	d1ee      	bne.n	80021be <HAL_RCC_OscConfig+0x3b2>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 80021e0:	7dfb      	ldrb	r3, [r7, #23]
 80021e2:	2b01      	cmp	r3, #1
 80021e4:	d105      	bne.n	80021f2 <HAL_RCC_OscConfig+0x3e6>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80021e6:	4b3d      	ldr	r3, [pc, #244]	@ (80022dc <HAL_RCC_OscConfig+0x4d0>)
 80021e8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80021ea:	4a3c      	ldr	r2, [pc, #240]	@ (80022dc <HAL_RCC_OscConfig+0x4d0>)
 80021ec:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80021f0:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80021f2:	687b      	ldr	r3, [r7, #4]
 80021f4:	699b      	ldr	r3, [r3, #24]
 80021f6:	2b00      	cmp	r3, #0
 80021f8:	f000 80ae 	beq.w	8002358 <HAL_RCC_OscConfig+0x54c>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80021fc:	4b37      	ldr	r3, [pc, #220]	@ (80022dc <HAL_RCC_OscConfig+0x4d0>)
 80021fe:	689b      	ldr	r3, [r3, #8]
 8002200:	f003 030c 	and.w	r3, r3, #12
 8002204:	2b08      	cmp	r3, #8
 8002206:	d06d      	beq.n	80022e4 <HAL_RCC_OscConfig+0x4d8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8002208:	687b      	ldr	r3, [r7, #4]
 800220a:	699b      	ldr	r3, [r3, #24]
 800220c:	2b02      	cmp	r3, #2
 800220e:	d14b      	bne.n	80022a8 <HAL_RCC_OscConfig+0x49c>
#if defined (RCC_PLLCFGR_PLLR)
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
#endif

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002210:	4b32      	ldr	r3, [pc, #200]	@ (80022dc <HAL_RCC_OscConfig+0x4d0>)
 8002212:	681b      	ldr	r3, [r3, #0]
 8002214:	4a31      	ldr	r2, [pc, #196]	@ (80022dc <HAL_RCC_OscConfig+0x4d0>)
 8002216:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800221a:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800221c:	f7ff fb02 	bl	8001824 <HAL_GetTick>
 8002220:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002222:	e008      	b.n	8002236 <HAL_RCC_OscConfig+0x42a>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002224:	f7ff fafe 	bl	8001824 <HAL_GetTick>
 8002228:	4602      	mov	r2, r0
 800222a:	693b      	ldr	r3, [r7, #16]
 800222c:	1ad3      	subs	r3, r2, r3
 800222e:	2b02      	cmp	r3, #2
 8002230:	d901      	bls.n	8002236 <HAL_RCC_OscConfig+0x42a>
          {
            return HAL_TIMEOUT;
 8002232:	2303      	movs	r3, #3
 8002234:	e091      	b.n	800235a <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002236:	4b29      	ldr	r3, [pc, #164]	@ (80022dc <HAL_RCC_OscConfig+0x4d0>)
 8002238:	681b      	ldr	r3, [r3, #0]
 800223a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800223e:	2b00      	cmp	r3, #0
 8002240:	d1f0      	bne.n	8002224 <HAL_RCC_OscConfig+0x418>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
#if defined (RCC_PLLCFGR_PLLR)
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8002242:	687b      	ldr	r3, [r7, #4]
 8002244:	69da      	ldr	r2, [r3, #28]
 8002246:	687b      	ldr	r3, [r7, #4]
 8002248:	6a1b      	ldr	r3, [r3, #32]
 800224a:	431a      	orrs	r2, r3
 800224c:	687b      	ldr	r3, [r7, #4]
 800224e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002250:	019b      	lsls	r3, r3, #6
 8002252:	431a      	orrs	r2, r3
 8002254:	687b      	ldr	r3, [r7, #4]
 8002256:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002258:	085b      	lsrs	r3, r3, #1
 800225a:	3b01      	subs	r3, #1
 800225c:	041b      	lsls	r3, r3, #16
 800225e:	431a      	orrs	r2, r3
 8002260:	687b      	ldr	r3, [r7, #4]
 8002262:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002264:	061b      	lsls	r3, r3, #24
 8002266:	431a      	orrs	r2, r3
 8002268:	687b      	ldr	r3, [r7, #4]
 800226a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800226c:	071b      	lsls	r3, r3, #28
 800226e:	491b      	ldr	r1, [pc, #108]	@ (80022dc <HAL_RCC_OscConfig+0x4d0>)
 8002270:	4313      	orrs	r3, r2
 8002272:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ);
#endif

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8002274:	4b19      	ldr	r3, [pc, #100]	@ (80022dc <HAL_RCC_OscConfig+0x4d0>)
 8002276:	681b      	ldr	r3, [r3, #0]
 8002278:	4a18      	ldr	r2, [pc, #96]	@ (80022dc <HAL_RCC_OscConfig+0x4d0>)
 800227a:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800227e:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002280:	f7ff fad0 	bl	8001824 <HAL_GetTick>
 8002284:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002286:	e008      	b.n	800229a <HAL_RCC_OscConfig+0x48e>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002288:	f7ff facc 	bl	8001824 <HAL_GetTick>
 800228c:	4602      	mov	r2, r0
 800228e:	693b      	ldr	r3, [r7, #16]
 8002290:	1ad3      	subs	r3, r2, r3
 8002292:	2b02      	cmp	r3, #2
 8002294:	d901      	bls.n	800229a <HAL_RCC_OscConfig+0x48e>
          {
            return HAL_TIMEOUT;
 8002296:	2303      	movs	r3, #3
 8002298:	e05f      	b.n	800235a <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800229a:	4b10      	ldr	r3, [pc, #64]	@ (80022dc <HAL_RCC_OscConfig+0x4d0>)
 800229c:	681b      	ldr	r3, [r3, #0]
 800229e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80022a2:	2b00      	cmp	r3, #0
 80022a4:	d0f0      	beq.n	8002288 <HAL_RCC_OscConfig+0x47c>
 80022a6:	e057      	b.n	8002358 <HAL_RCC_OscConfig+0x54c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80022a8:	4b0c      	ldr	r3, [pc, #48]	@ (80022dc <HAL_RCC_OscConfig+0x4d0>)
 80022aa:	681b      	ldr	r3, [r3, #0]
 80022ac:	4a0b      	ldr	r2, [pc, #44]	@ (80022dc <HAL_RCC_OscConfig+0x4d0>)
 80022ae:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80022b2:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80022b4:	f7ff fab6 	bl	8001824 <HAL_GetTick>
 80022b8:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80022ba:	e008      	b.n	80022ce <HAL_RCC_OscConfig+0x4c2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80022bc:	f7ff fab2 	bl	8001824 <HAL_GetTick>
 80022c0:	4602      	mov	r2, r0
 80022c2:	693b      	ldr	r3, [r7, #16]
 80022c4:	1ad3      	subs	r3, r2, r3
 80022c6:	2b02      	cmp	r3, #2
 80022c8:	d901      	bls.n	80022ce <HAL_RCC_OscConfig+0x4c2>
          {
            return HAL_TIMEOUT;
 80022ca:	2303      	movs	r3, #3
 80022cc:	e045      	b.n	800235a <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80022ce:	4b03      	ldr	r3, [pc, #12]	@ (80022dc <HAL_RCC_OscConfig+0x4d0>)
 80022d0:	681b      	ldr	r3, [r3, #0]
 80022d2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80022d6:	2b00      	cmp	r3, #0
 80022d8:	d1f0      	bne.n	80022bc <HAL_RCC_OscConfig+0x4b0>
 80022da:	e03d      	b.n	8002358 <HAL_RCC_OscConfig+0x54c>
 80022dc:	40023800 	.word	0x40023800
 80022e0:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      pll_config = RCC->PLLCFGR;
 80022e4:	4b1f      	ldr	r3, [pc, #124]	@ (8002364 <HAL_RCC_OscConfig+0x558>)
 80022e6:	685b      	ldr	r3, [r3, #4]
 80022e8:	60fb      	str	r3, [r7, #12]
#if defined (RCC_PLLCFGR_PLLR)
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80022ea:	687b      	ldr	r3, [r7, #4]
 80022ec:	699b      	ldr	r3, [r3, #24]
 80022ee:	2b01      	cmp	r3, #1
 80022f0:	d030      	beq.n	8002354 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80022f2:	68fb      	ldr	r3, [r7, #12]
 80022f4:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 80022f8:	687b      	ldr	r3, [r7, #4]
 80022fa:	69db      	ldr	r3, [r3, #28]
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80022fc:	429a      	cmp	r2, r3
 80022fe:	d129      	bne.n	8002354 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8002300:	68fb      	ldr	r3, [r7, #12]
 8002302:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8002306:	687b      	ldr	r3, [r7, #4]
 8002308:	6a1b      	ldr	r3, [r3, #32]
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800230a:	429a      	cmp	r2, r3
 800230c:	d122      	bne.n	8002354 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 800230e:	68fa      	ldr	r2, [r7, #12]
 8002310:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8002314:	4013      	ands	r3, r2
 8002316:	687a      	ldr	r2, [r7, #4]
 8002318:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 800231a:	0192      	lsls	r2, r2, #6
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 800231c:	4293      	cmp	r3, r2
 800231e:	d119      	bne.n	8002354 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
 8002320:	68fb      	ldr	r3, [r7, #12]
 8002322:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 8002326:	687b      	ldr	r3, [r7, #4]
 8002328:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800232a:	085b      	lsrs	r3, r3, #1
 800232c:	3b01      	subs	r3, #1
 800232e:	041b      	lsls	r3, r3, #16
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8002330:	429a      	cmp	r2, r3
 8002332:	d10f      	bne.n	8002354 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8002334:	68fb      	ldr	r3, [r7, #12]
 8002336:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 800233a:	687b      	ldr	r3, [r7, #4]
 800233c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800233e:	061b      	lsls	r3, r3, #24
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
 8002340:	429a      	cmp	r2, r3
 8002342:	d107      	bne.n	8002354 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
 8002344:	68fb      	ldr	r3, [r7, #12]
 8002346:	f003 42e0 	and.w	r2, r3, #1879048192	@ 0x70000000
 800234a:	687b      	ldr	r3, [r7, #4]
 800234c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800234e:	071b      	lsls	r3, r3, #28
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8002350:	429a      	cmp	r2, r3
 8002352:	d001      	beq.n	8002358 <HAL_RCC_OscConfig+0x54c>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
#endif
      {
        return HAL_ERROR;
 8002354:	2301      	movs	r3, #1
 8002356:	e000      	b.n	800235a <HAL_RCC_OscConfig+0x54e>
      }
    }
  }
  return HAL_OK;
 8002358:	2300      	movs	r3, #0
}
 800235a:	4618      	mov	r0, r3
 800235c:	3718      	adds	r7, #24
 800235e:	46bd      	mov	sp, r7
 8002360:	bd80      	pop	{r7, pc}
 8002362:	bf00      	nop
 8002364:	40023800 	.word	0x40023800

08002368 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002368:	b580      	push	{r7, lr}
 800236a:	b084      	sub	sp, #16
 800236c:	af00      	add	r7, sp, #0
 800236e:	6078      	str	r0, [r7, #4]
 8002370:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0;
 8002372:	2300      	movs	r3, #0
 8002374:	60fb      	str	r3, [r7, #12]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8002376:	687b      	ldr	r3, [r7, #4]
 8002378:	2b00      	cmp	r3, #0
 800237a:	d101      	bne.n	8002380 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 800237c:	2301      	movs	r3, #1
 800237e:	e0d0      	b.n	8002522 <HAL_RCC_ClockConfig+0x1ba>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
     must be correctly programmed according to the frequency of the CPU clock
     (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8002380:	4b6a      	ldr	r3, [pc, #424]	@ (800252c <HAL_RCC_ClockConfig+0x1c4>)
 8002382:	681b      	ldr	r3, [r3, #0]
 8002384:	f003 030f 	and.w	r3, r3, #15
 8002388:	683a      	ldr	r2, [r7, #0]
 800238a:	429a      	cmp	r2, r3
 800238c:	d910      	bls.n	80023b0 <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800238e:	4b67      	ldr	r3, [pc, #412]	@ (800252c <HAL_RCC_ClockConfig+0x1c4>)
 8002390:	681b      	ldr	r3, [r3, #0]
 8002392:	f023 020f 	bic.w	r2, r3, #15
 8002396:	4965      	ldr	r1, [pc, #404]	@ (800252c <HAL_RCC_ClockConfig+0x1c4>)
 8002398:	683b      	ldr	r3, [r7, #0]
 800239a:	4313      	orrs	r3, r2
 800239c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800239e:	4b63      	ldr	r3, [pc, #396]	@ (800252c <HAL_RCC_ClockConfig+0x1c4>)
 80023a0:	681b      	ldr	r3, [r3, #0]
 80023a2:	f003 030f 	and.w	r3, r3, #15
 80023a6:	683a      	ldr	r2, [r7, #0]
 80023a8:	429a      	cmp	r2, r3
 80023aa:	d001      	beq.n	80023b0 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 80023ac:	2301      	movs	r3, #1
 80023ae:	e0b8      	b.n	8002522 <HAL_RCC_ClockConfig+0x1ba>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80023b0:	687b      	ldr	r3, [r7, #4]
 80023b2:	681b      	ldr	r3, [r3, #0]
 80023b4:	f003 0302 	and.w	r3, r3, #2
 80023b8:	2b00      	cmp	r3, #0
 80023ba:	d020      	beq.n	80023fe <HAL_RCC_ClockConfig+0x96>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80023bc:	687b      	ldr	r3, [r7, #4]
 80023be:	681b      	ldr	r3, [r3, #0]
 80023c0:	f003 0304 	and.w	r3, r3, #4
 80023c4:	2b00      	cmp	r3, #0
 80023c6:	d005      	beq.n	80023d4 <HAL_RCC_ClockConfig+0x6c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80023c8:	4b59      	ldr	r3, [pc, #356]	@ (8002530 <HAL_RCC_ClockConfig+0x1c8>)
 80023ca:	689b      	ldr	r3, [r3, #8]
 80023cc:	4a58      	ldr	r2, [pc, #352]	@ (8002530 <HAL_RCC_ClockConfig+0x1c8>)
 80023ce:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 80023d2:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80023d4:	687b      	ldr	r3, [r7, #4]
 80023d6:	681b      	ldr	r3, [r3, #0]
 80023d8:	f003 0308 	and.w	r3, r3, #8
 80023dc:	2b00      	cmp	r3, #0
 80023de:	d005      	beq.n	80023ec <HAL_RCC_ClockConfig+0x84>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80023e0:	4b53      	ldr	r3, [pc, #332]	@ (8002530 <HAL_RCC_ClockConfig+0x1c8>)
 80023e2:	689b      	ldr	r3, [r3, #8]
 80023e4:	4a52      	ldr	r2, [pc, #328]	@ (8002530 <HAL_RCC_ClockConfig+0x1c8>)
 80023e6:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 80023ea:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80023ec:	4b50      	ldr	r3, [pc, #320]	@ (8002530 <HAL_RCC_ClockConfig+0x1c8>)
 80023ee:	689b      	ldr	r3, [r3, #8]
 80023f0:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80023f4:	687b      	ldr	r3, [r7, #4]
 80023f6:	689b      	ldr	r3, [r3, #8]
 80023f8:	494d      	ldr	r1, [pc, #308]	@ (8002530 <HAL_RCC_ClockConfig+0x1c8>)
 80023fa:	4313      	orrs	r3, r2
 80023fc:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80023fe:	687b      	ldr	r3, [r7, #4]
 8002400:	681b      	ldr	r3, [r3, #0]
 8002402:	f003 0301 	and.w	r3, r3, #1
 8002406:	2b00      	cmp	r3, #0
 8002408:	d040      	beq.n	800248c <HAL_RCC_ClockConfig+0x124>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800240a:	687b      	ldr	r3, [r7, #4]
 800240c:	685b      	ldr	r3, [r3, #4]
 800240e:	2b01      	cmp	r3, #1
 8002410:	d107      	bne.n	8002422 <HAL_RCC_ClockConfig+0xba>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002412:	4b47      	ldr	r3, [pc, #284]	@ (8002530 <HAL_RCC_ClockConfig+0x1c8>)
 8002414:	681b      	ldr	r3, [r3, #0]
 8002416:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800241a:	2b00      	cmp	r3, #0
 800241c:	d115      	bne.n	800244a <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 800241e:	2301      	movs	r3, #1
 8002420:	e07f      	b.n	8002522 <HAL_RCC_ClockConfig+0x1ba>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8002422:	687b      	ldr	r3, [r7, #4]
 8002424:	685b      	ldr	r3, [r3, #4]
 8002426:	2b02      	cmp	r3, #2
 8002428:	d107      	bne.n	800243a <HAL_RCC_ClockConfig+0xd2>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800242a:	4b41      	ldr	r3, [pc, #260]	@ (8002530 <HAL_RCC_ClockConfig+0x1c8>)
 800242c:	681b      	ldr	r3, [r3, #0]
 800242e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002432:	2b00      	cmp	r3, #0
 8002434:	d109      	bne.n	800244a <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 8002436:	2301      	movs	r3, #1
 8002438:	e073      	b.n	8002522 <HAL_RCC_ClockConfig+0x1ba>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800243a:	4b3d      	ldr	r3, [pc, #244]	@ (8002530 <HAL_RCC_ClockConfig+0x1c8>)
 800243c:	681b      	ldr	r3, [r3, #0]
 800243e:	f003 0302 	and.w	r3, r3, #2
 8002442:	2b00      	cmp	r3, #0
 8002444:	d101      	bne.n	800244a <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 8002446:	2301      	movs	r3, #1
 8002448:	e06b      	b.n	8002522 <HAL_RCC_ClockConfig+0x1ba>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800244a:	4b39      	ldr	r3, [pc, #228]	@ (8002530 <HAL_RCC_ClockConfig+0x1c8>)
 800244c:	689b      	ldr	r3, [r3, #8]
 800244e:	f023 0203 	bic.w	r2, r3, #3
 8002452:	687b      	ldr	r3, [r7, #4]
 8002454:	685b      	ldr	r3, [r3, #4]
 8002456:	4936      	ldr	r1, [pc, #216]	@ (8002530 <HAL_RCC_ClockConfig+0x1c8>)
 8002458:	4313      	orrs	r3, r2
 800245a:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800245c:	f7ff f9e2 	bl	8001824 <HAL_GetTick>
 8002460:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002462:	e00a      	b.n	800247a <HAL_RCC_ClockConfig+0x112>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002464:	f7ff f9de 	bl	8001824 <HAL_GetTick>
 8002468:	4602      	mov	r2, r0
 800246a:	68fb      	ldr	r3, [r7, #12]
 800246c:	1ad3      	subs	r3, r2, r3
 800246e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002472:	4293      	cmp	r3, r2
 8002474:	d901      	bls.n	800247a <HAL_RCC_ClockConfig+0x112>
      {
        return HAL_TIMEOUT;
 8002476:	2303      	movs	r3, #3
 8002478:	e053      	b.n	8002522 <HAL_RCC_ClockConfig+0x1ba>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800247a:	4b2d      	ldr	r3, [pc, #180]	@ (8002530 <HAL_RCC_ClockConfig+0x1c8>)
 800247c:	689b      	ldr	r3, [r3, #8]
 800247e:	f003 020c 	and.w	r2, r3, #12
 8002482:	687b      	ldr	r3, [r7, #4]
 8002484:	685b      	ldr	r3, [r3, #4]
 8002486:	009b      	lsls	r3, r3, #2
 8002488:	429a      	cmp	r2, r3
 800248a:	d1eb      	bne.n	8002464 <HAL_RCC_ClockConfig+0xfc>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 800248c:	4b27      	ldr	r3, [pc, #156]	@ (800252c <HAL_RCC_ClockConfig+0x1c4>)
 800248e:	681b      	ldr	r3, [r3, #0]
 8002490:	f003 030f 	and.w	r3, r3, #15
 8002494:	683a      	ldr	r2, [r7, #0]
 8002496:	429a      	cmp	r2, r3
 8002498:	d210      	bcs.n	80024bc <HAL_RCC_ClockConfig+0x154>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800249a:	4b24      	ldr	r3, [pc, #144]	@ (800252c <HAL_RCC_ClockConfig+0x1c4>)
 800249c:	681b      	ldr	r3, [r3, #0]
 800249e:	f023 020f 	bic.w	r2, r3, #15
 80024a2:	4922      	ldr	r1, [pc, #136]	@ (800252c <HAL_RCC_ClockConfig+0x1c4>)
 80024a4:	683b      	ldr	r3, [r7, #0]
 80024a6:	4313      	orrs	r3, r2
 80024a8:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80024aa:	4b20      	ldr	r3, [pc, #128]	@ (800252c <HAL_RCC_ClockConfig+0x1c4>)
 80024ac:	681b      	ldr	r3, [r3, #0]
 80024ae:	f003 030f 	and.w	r3, r3, #15
 80024b2:	683a      	ldr	r2, [r7, #0]
 80024b4:	429a      	cmp	r2, r3
 80024b6:	d001      	beq.n	80024bc <HAL_RCC_ClockConfig+0x154>
    {
      return HAL_ERROR;
 80024b8:	2301      	movs	r3, #1
 80024ba:	e032      	b.n	8002522 <HAL_RCC_ClockConfig+0x1ba>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80024bc:	687b      	ldr	r3, [r7, #4]
 80024be:	681b      	ldr	r3, [r3, #0]
 80024c0:	f003 0304 	and.w	r3, r3, #4
 80024c4:	2b00      	cmp	r3, #0
 80024c6:	d008      	beq.n	80024da <HAL_RCC_ClockConfig+0x172>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80024c8:	4b19      	ldr	r3, [pc, #100]	@ (8002530 <HAL_RCC_ClockConfig+0x1c8>)
 80024ca:	689b      	ldr	r3, [r3, #8]
 80024cc:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 80024d0:	687b      	ldr	r3, [r7, #4]
 80024d2:	68db      	ldr	r3, [r3, #12]
 80024d4:	4916      	ldr	r1, [pc, #88]	@ (8002530 <HAL_RCC_ClockConfig+0x1c8>)
 80024d6:	4313      	orrs	r3, r2
 80024d8:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80024da:	687b      	ldr	r3, [r7, #4]
 80024dc:	681b      	ldr	r3, [r3, #0]
 80024de:	f003 0308 	and.w	r3, r3, #8
 80024e2:	2b00      	cmp	r3, #0
 80024e4:	d009      	beq.n	80024fa <HAL_RCC_ClockConfig+0x192>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 80024e6:	4b12      	ldr	r3, [pc, #72]	@ (8002530 <HAL_RCC_ClockConfig+0x1c8>)
 80024e8:	689b      	ldr	r3, [r3, #8]
 80024ea:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 80024ee:	687b      	ldr	r3, [r7, #4]
 80024f0:	691b      	ldr	r3, [r3, #16]
 80024f2:	00db      	lsls	r3, r3, #3
 80024f4:	490e      	ldr	r1, [pc, #56]	@ (8002530 <HAL_RCC_ClockConfig+0x1c8>)
 80024f6:	4313      	orrs	r3, r2
 80024f8:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 80024fa:	f000 f821 	bl	8002540 <HAL_RCC_GetSysClockFreq>
 80024fe:	4602      	mov	r2, r0
 8002500:	4b0b      	ldr	r3, [pc, #44]	@ (8002530 <HAL_RCC_ClockConfig+0x1c8>)
 8002502:	689b      	ldr	r3, [r3, #8]
 8002504:	091b      	lsrs	r3, r3, #4
 8002506:	f003 030f 	and.w	r3, r3, #15
 800250a:	490a      	ldr	r1, [pc, #40]	@ (8002534 <HAL_RCC_ClockConfig+0x1cc>)
 800250c:	5ccb      	ldrb	r3, [r1, r3]
 800250e:	fa22 f303 	lsr.w	r3, r2, r3
 8002512:	4a09      	ldr	r2, [pc, #36]	@ (8002538 <HAL_RCC_ClockConfig+0x1d0>)
 8002514:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8002516:	4b09      	ldr	r3, [pc, #36]	@ (800253c <HAL_RCC_ClockConfig+0x1d4>)
 8002518:	681b      	ldr	r3, [r3, #0]
 800251a:	4618      	mov	r0, r3
 800251c:	f7ff f93e 	bl	800179c <HAL_InitTick>

  return HAL_OK;
 8002520:	2300      	movs	r3, #0
}
 8002522:	4618      	mov	r0, r3
 8002524:	3710      	adds	r7, #16
 8002526:	46bd      	mov	sp, r7
 8002528:	bd80      	pop	{r7, pc}
 800252a:	bf00      	nop
 800252c:	40023c00 	.word	0x40023c00
 8002530:	40023800 	.word	0x40023800
 8002534:	0800785c 	.word	0x0800785c
 8002538:	20000000 	.word	0x20000000
 800253c:	20000004 	.word	0x20000004

08002540 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002540:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8002544:	b094      	sub	sp, #80	@ 0x50
 8002546:	af00      	add	r7, sp, #0
  uint32_t pllm = 0, pllvco = 0, pllp = 0;
 8002548:	2300      	movs	r3, #0
 800254a:	647b      	str	r3, [r7, #68]	@ 0x44
 800254c:	2300      	movs	r3, #0
 800254e:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8002550:	2300      	movs	r3, #0
 8002552:	643b      	str	r3, [r7, #64]	@ 0x40
  uint32_t sysclockfreq = 0;
 8002554:	2300      	movs	r3, #0
 8002556:	64bb      	str	r3, [r7, #72]	@ 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8002558:	4b79      	ldr	r3, [pc, #484]	@ (8002740 <HAL_RCC_GetSysClockFreq+0x200>)
 800255a:	689b      	ldr	r3, [r3, #8]
 800255c:	f003 030c 	and.w	r3, r3, #12
 8002560:	2b08      	cmp	r3, #8
 8002562:	d00d      	beq.n	8002580 <HAL_RCC_GetSysClockFreq+0x40>
 8002564:	2b08      	cmp	r3, #8
 8002566:	f200 80e1 	bhi.w	800272c <HAL_RCC_GetSysClockFreq+0x1ec>
 800256a:	2b00      	cmp	r3, #0
 800256c:	d002      	beq.n	8002574 <HAL_RCC_GetSysClockFreq+0x34>
 800256e:	2b04      	cmp	r3, #4
 8002570:	d003      	beq.n	800257a <HAL_RCC_GetSysClockFreq+0x3a>
 8002572:	e0db      	b.n	800272c <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8002574:	4b73      	ldr	r3, [pc, #460]	@ (8002744 <HAL_RCC_GetSysClockFreq+0x204>)
 8002576:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8002578:	e0db      	b.n	8002732 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 800257a:	4b72      	ldr	r3, [pc, #456]	@ (8002744 <HAL_RCC_GetSysClockFreq+0x204>)
 800257c:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 800257e:	e0d8      	b.n	8002732 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8002580:	4b6f      	ldr	r3, [pc, #444]	@ (8002740 <HAL_RCC_GetSysClockFreq+0x200>)
 8002582:	685b      	ldr	r3, [r3, #4]
 8002584:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8002588:	647b      	str	r3, [r7, #68]	@ 0x44
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLCFGR_PLLSRC_HSI)
 800258a:	4b6d      	ldr	r3, [pc, #436]	@ (8002740 <HAL_RCC_GetSysClockFreq+0x200>)
 800258c:	685b      	ldr	r3, [r3, #4]
 800258e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8002592:	2b00      	cmp	r3, #0
 8002594:	d063      	beq.n	800265e <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8002596:	4b6a      	ldr	r3, [pc, #424]	@ (8002740 <HAL_RCC_GetSysClockFreq+0x200>)
 8002598:	685b      	ldr	r3, [r3, #4]
 800259a:	099b      	lsrs	r3, r3, #6
 800259c:	2200      	movs	r2, #0
 800259e:	63bb      	str	r3, [r7, #56]	@ 0x38
 80025a0:	63fa      	str	r2, [r7, #60]	@ 0x3c
 80025a2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80025a4:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80025a8:	633b      	str	r3, [r7, #48]	@ 0x30
 80025aa:	2300      	movs	r3, #0
 80025ac:	637b      	str	r3, [r7, #52]	@ 0x34
 80025ae:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 80025b2:	4622      	mov	r2, r4
 80025b4:	462b      	mov	r3, r5
 80025b6:	f04f 0000 	mov.w	r0, #0
 80025ba:	f04f 0100 	mov.w	r1, #0
 80025be:	0159      	lsls	r1, r3, #5
 80025c0:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80025c4:	0150      	lsls	r0, r2, #5
 80025c6:	4602      	mov	r2, r0
 80025c8:	460b      	mov	r3, r1
 80025ca:	4621      	mov	r1, r4
 80025cc:	1a51      	subs	r1, r2, r1
 80025ce:	6139      	str	r1, [r7, #16]
 80025d0:	4629      	mov	r1, r5
 80025d2:	eb63 0301 	sbc.w	r3, r3, r1
 80025d6:	617b      	str	r3, [r7, #20]
 80025d8:	f04f 0200 	mov.w	r2, #0
 80025dc:	f04f 0300 	mov.w	r3, #0
 80025e0:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 80025e4:	4659      	mov	r1, fp
 80025e6:	018b      	lsls	r3, r1, #6
 80025e8:	4651      	mov	r1, sl
 80025ea:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 80025ee:	4651      	mov	r1, sl
 80025f0:	018a      	lsls	r2, r1, #6
 80025f2:	4651      	mov	r1, sl
 80025f4:	ebb2 0801 	subs.w	r8, r2, r1
 80025f8:	4659      	mov	r1, fp
 80025fa:	eb63 0901 	sbc.w	r9, r3, r1
 80025fe:	f04f 0200 	mov.w	r2, #0
 8002602:	f04f 0300 	mov.w	r3, #0
 8002606:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 800260a:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 800260e:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8002612:	4690      	mov	r8, r2
 8002614:	4699      	mov	r9, r3
 8002616:	4623      	mov	r3, r4
 8002618:	eb18 0303 	adds.w	r3, r8, r3
 800261c:	60bb      	str	r3, [r7, #8]
 800261e:	462b      	mov	r3, r5
 8002620:	eb49 0303 	adc.w	r3, r9, r3
 8002624:	60fb      	str	r3, [r7, #12]
 8002626:	f04f 0200 	mov.w	r2, #0
 800262a:	f04f 0300 	mov.w	r3, #0
 800262e:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 8002632:	4629      	mov	r1, r5
 8002634:	028b      	lsls	r3, r1, #10
 8002636:	4621      	mov	r1, r4
 8002638:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 800263c:	4621      	mov	r1, r4
 800263e:	028a      	lsls	r2, r1, #10
 8002640:	4610      	mov	r0, r2
 8002642:	4619      	mov	r1, r3
 8002644:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8002646:	2200      	movs	r2, #0
 8002648:	62bb      	str	r3, [r7, #40]	@ 0x28
 800264a:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800264c:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8002650:	f7fd fe4e 	bl	80002f0 <__aeabi_uldivmod>
 8002654:	4602      	mov	r2, r0
 8002656:	460b      	mov	r3, r1
 8002658:	4613      	mov	r3, r2
 800265a:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800265c:	e058      	b.n	8002710 <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800265e:	4b38      	ldr	r3, [pc, #224]	@ (8002740 <HAL_RCC_GetSysClockFreq+0x200>)
 8002660:	685b      	ldr	r3, [r3, #4]
 8002662:	099b      	lsrs	r3, r3, #6
 8002664:	2200      	movs	r2, #0
 8002666:	4618      	mov	r0, r3
 8002668:	4611      	mov	r1, r2
 800266a:	f3c0 0308 	ubfx	r3, r0, #0, #9
 800266e:	623b      	str	r3, [r7, #32]
 8002670:	2300      	movs	r3, #0
 8002672:	627b      	str	r3, [r7, #36]	@ 0x24
 8002674:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 8002678:	4642      	mov	r2, r8
 800267a:	464b      	mov	r3, r9
 800267c:	f04f 0000 	mov.w	r0, #0
 8002680:	f04f 0100 	mov.w	r1, #0
 8002684:	0159      	lsls	r1, r3, #5
 8002686:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 800268a:	0150      	lsls	r0, r2, #5
 800268c:	4602      	mov	r2, r0
 800268e:	460b      	mov	r3, r1
 8002690:	4641      	mov	r1, r8
 8002692:	ebb2 0a01 	subs.w	sl, r2, r1
 8002696:	4649      	mov	r1, r9
 8002698:	eb63 0b01 	sbc.w	fp, r3, r1
 800269c:	f04f 0200 	mov.w	r2, #0
 80026a0:	f04f 0300 	mov.w	r3, #0
 80026a4:	ea4f 138b 	mov.w	r3, fp, lsl #6
 80026a8:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 80026ac:	ea4f 128a 	mov.w	r2, sl, lsl #6
 80026b0:	ebb2 040a 	subs.w	r4, r2, sl
 80026b4:	eb63 050b 	sbc.w	r5, r3, fp
 80026b8:	f04f 0200 	mov.w	r2, #0
 80026bc:	f04f 0300 	mov.w	r3, #0
 80026c0:	00eb      	lsls	r3, r5, #3
 80026c2:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80026c6:	00e2      	lsls	r2, r4, #3
 80026c8:	4614      	mov	r4, r2
 80026ca:	461d      	mov	r5, r3
 80026cc:	4643      	mov	r3, r8
 80026ce:	18e3      	adds	r3, r4, r3
 80026d0:	603b      	str	r3, [r7, #0]
 80026d2:	464b      	mov	r3, r9
 80026d4:	eb45 0303 	adc.w	r3, r5, r3
 80026d8:	607b      	str	r3, [r7, #4]
 80026da:	f04f 0200 	mov.w	r2, #0
 80026de:	f04f 0300 	mov.w	r3, #0
 80026e2:	e9d7 4500 	ldrd	r4, r5, [r7]
 80026e6:	4629      	mov	r1, r5
 80026e8:	028b      	lsls	r3, r1, #10
 80026ea:	4621      	mov	r1, r4
 80026ec:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 80026f0:	4621      	mov	r1, r4
 80026f2:	028a      	lsls	r2, r1, #10
 80026f4:	4610      	mov	r0, r2
 80026f6:	4619      	mov	r1, r3
 80026f8:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80026fa:	2200      	movs	r2, #0
 80026fc:	61bb      	str	r3, [r7, #24]
 80026fe:	61fa      	str	r2, [r7, #28]
 8002700:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8002704:	f7fd fdf4 	bl	80002f0 <__aeabi_uldivmod>
 8002708:	4602      	mov	r2, r0
 800270a:	460b      	mov	r3, r1
 800270c:	4613      	mov	r3, r2
 800270e:	64fb      	str	r3, [r7, #76]	@ 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1) * 2);
 8002710:	4b0b      	ldr	r3, [pc, #44]	@ (8002740 <HAL_RCC_GetSysClockFreq+0x200>)
 8002712:	685b      	ldr	r3, [r3, #4]
 8002714:	0c1b      	lsrs	r3, r3, #16
 8002716:	f003 0303 	and.w	r3, r3, #3
 800271a:	3301      	adds	r3, #1
 800271c:	005b      	lsls	r3, r3, #1
 800271e:	643b      	str	r3, [r7, #64]	@ 0x40

      sysclockfreq = pllvco / pllp;
 8002720:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8002722:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8002724:	fbb2 f3f3 	udiv	r3, r2, r3
 8002728:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 800272a:	e002      	b.n	8002732 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 800272c:	4b05      	ldr	r3, [pc, #20]	@ (8002744 <HAL_RCC_GetSysClockFreq+0x204>)
 800272e:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8002730:	bf00      	nop
    }
  }
  return sysclockfreq;
 8002732:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
}
 8002734:	4618      	mov	r0, r3
 8002736:	3750      	adds	r7, #80	@ 0x50
 8002738:	46bd      	mov	sp, r7
 800273a:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800273e:	bf00      	nop
 8002740:	40023800 	.word	0x40023800
 8002744:	00f42400 	.word	0x00f42400

08002748 <HAL_RCC_GetHCLKFreq>:
  *         right HCLK value. Otherwise, any configuration based on this function will be incorrect.
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8002748:	b480      	push	{r7}
 800274a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 800274c:	4b03      	ldr	r3, [pc, #12]	@ (800275c <HAL_RCC_GetHCLKFreq+0x14>)
 800274e:	681b      	ldr	r3, [r3, #0]
}
 8002750:	4618      	mov	r0, r3
 8002752:	46bd      	mov	sp, r7
 8002754:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002758:	4770      	bx	lr
 800275a:	bf00      	nop
 800275c:	20000000 	.word	0x20000000

08002760 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8002760:	b580      	push	{r7, lr}
 8002762:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8002764:	f7ff fff0 	bl	8002748 <HAL_RCC_GetHCLKFreq>
 8002768:	4602      	mov	r2, r0
 800276a:	4b05      	ldr	r3, [pc, #20]	@ (8002780 <HAL_RCC_GetPCLK1Freq+0x20>)
 800276c:	689b      	ldr	r3, [r3, #8]
 800276e:	0a9b      	lsrs	r3, r3, #10
 8002770:	f003 0307 	and.w	r3, r3, #7
 8002774:	4903      	ldr	r1, [pc, #12]	@ (8002784 <HAL_RCC_GetPCLK1Freq+0x24>)
 8002776:	5ccb      	ldrb	r3, [r1, r3]
 8002778:	fa22 f303 	lsr.w	r3, r2, r3
}
 800277c:	4618      	mov	r0, r3
 800277e:	bd80      	pop	{r7, pc}
 8002780:	40023800 	.word	0x40023800
 8002784:	0800786c 	.word	0x0800786c

08002788 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8002788:	b580      	push	{r7, lr}
 800278a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 800278c:	f7ff ffdc 	bl	8002748 <HAL_RCC_GetHCLKFreq>
 8002790:	4602      	mov	r2, r0
 8002792:	4b05      	ldr	r3, [pc, #20]	@ (80027a8 <HAL_RCC_GetPCLK2Freq+0x20>)
 8002794:	689b      	ldr	r3, [r3, #8]
 8002796:	0b5b      	lsrs	r3, r3, #13
 8002798:	f003 0307 	and.w	r3, r3, #7
 800279c:	4903      	ldr	r1, [pc, #12]	@ (80027ac <HAL_RCC_GetPCLK2Freq+0x24>)
 800279e:	5ccb      	ldrb	r3, [r1, r3]
 80027a0:	fa22 f303 	lsr.w	r3, r2, r3
}
 80027a4:	4618      	mov	r0, r3
 80027a6:	bd80      	pop	{r7, pc}
 80027a8:	40023800 	.word	0x40023800
 80027ac:	0800786c 	.word	0x0800786c

080027b0 <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80027b0:	b580      	push	{r7, lr}
 80027b2:	b088      	sub	sp, #32
 80027b4:	af00      	add	r7, sp, #0
 80027b6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0;
 80027b8:	2300      	movs	r3, #0
 80027ba:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg0 = 0;
 80027bc:	2300      	movs	r3, #0
 80027be:	613b      	str	r3, [r7, #16]
  uint32_t tmpreg1 = 0;
 80027c0:	2300      	movs	r3, #0
 80027c2:	60fb      	str	r3, [r7, #12]
  uint32_t plli2sused = 0;
 80027c4:	2300      	movs	r3, #0
 80027c6:	61fb      	str	r3, [r7, #28]
  uint32_t pllsaiused = 0;
 80027c8:	2300      	movs	r3, #0
 80027ca:	61bb      	str	r3, [r7, #24]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*----------------------------------- I2S configuration ----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == (RCC_PERIPHCLK_I2S))
 80027cc:	687b      	ldr	r3, [r7, #4]
 80027ce:	681b      	ldr	r3, [r3, #0]
 80027d0:	f003 0301 	and.w	r3, r3, #1
 80027d4:	2b00      	cmp	r3, #0
 80027d6:	d012      	beq.n	80027fe <HAL_RCCEx_PeriphCLKConfig+0x4e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure I2S Clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 80027d8:	4b69      	ldr	r3, [pc, #420]	@ (8002980 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80027da:	689b      	ldr	r3, [r3, #8]
 80027dc:	4a68      	ldr	r2, [pc, #416]	@ (8002980 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80027de:	f423 0300 	bic.w	r3, r3, #8388608	@ 0x800000
 80027e2:	6093      	str	r3, [r2, #8]
 80027e4:	4b66      	ldr	r3, [pc, #408]	@ (8002980 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80027e6:	689a      	ldr	r2, [r3, #8]
 80027e8:	687b      	ldr	r3, [r7, #4]
 80027ea:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80027ec:	4964      	ldr	r1, [pc, #400]	@ (8002980 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80027ee:	4313      	orrs	r3, r2
 80027f0:	608b      	str	r3, [r1, #8]

    /* Enable the PLLI2S when it's used as clock source for I2S */
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)
 80027f2:	687b      	ldr	r3, [r7, #4]
 80027f4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80027f6:	2b00      	cmp	r3, #0
 80027f8:	d101      	bne.n	80027fe <HAL_RCCEx_PeriphCLKConfig+0x4e>
    {
      plli2sused = 1;
 80027fa:	2301      	movs	r3, #1
 80027fc:	61fb      	str	r3, [r7, #28]
    }
  }

  /*------------------------------------ SAI1 configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == (RCC_PERIPHCLK_SAI1))
 80027fe:	687b      	ldr	r3, [r7, #4]
 8002800:	681b      	ldr	r3, [r3, #0]
 8002802:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8002806:	2b00      	cmp	r3, #0
 8002808:	d017      	beq.n	800283a <HAL_RCCEx_PeriphCLKConfig+0x8a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure SAI1 Clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 800280a:	4b5d      	ldr	r3, [pc, #372]	@ (8002980 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800280c:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8002810:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8002814:	687b      	ldr	r3, [r7, #4]
 8002816:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002818:	4959      	ldr	r1, [pc, #356]	@ (8002980 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800281a:	4313      	orrs	r3, r2
 800281c:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)
 8002820:	687b      	ldr	r3, [r7, #4]
 8002822:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002824:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8002828:	d101      	bne.n	800282e <HAL_RCCEx_PeriphCLKConfig+0x7e>
    {
      plli2sused = 1;
 800282a:	2301      	movs	r3, #1
 800282c:	61fb      	str	r3, [r7, #28]
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)
 800282e:	687b      	ldr	r3, [r7, #4]
 8002830:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002832:	2b00      	cmp	r3, #0
 8002834:	d101      	bne.n	800283a <HAL_RCCEx_PeriphCLKConfig+0x8a>
    {
      pllsaiused = 1;
 8002836:	2301      	movs	r3, #1
 8002838:	61bb      	str	r3, [r7, #24]
    }
  }

  /*------------------------------------ SAI2 configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == (RCC_PERIPHCLK_SAI2))
 800283a:	687b      	ldr	r3, [r7, #4]
 800283c:	681b      	ldr	r3, [r3, #0]
 800283e:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8002842:	2b00      	cmp	r3, #0
 8002844:	d017      	beq.n	8002876 <HAL_RCCEx_PeriphCLKConfig+0xc6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLKSOURCE(PeriphClkInit->Sai2ClockSelection));

    /* Configure SAI2 Clock source */
    __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 8002846:	4b4e      	ldr	r3, [pc, #312]	@ (8002980 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002848:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800284c:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 8002850:	687b      	ldr	r3, [r7, #4]
 8002852:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002854:	494a      	ldr	r1, [pc, #296]	@ (8002980 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002856:	4313      	orrs	r3, r2
 8002858:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c

    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)
 800285c:	687b      	ldr	r3, [r7, #4]
 800285e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002860:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8002864:	d101      	bne.n	800286a <HAL_RCCEx_PeriphCLKConfig+0xba>
    {
      plli2sused = 1;
 8002866:	2301      	movs	r3, #1
 8002868:	61fb      	str	r3, [r7, #28]
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)
 800286a:	687b      	ldr	r3, [r7, #4]
 800286c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800286e:	2b00      	cmp	r3, #0
 8002870:	d101      	bne.n	8002876 <HAL_RCCEx_PeriphCLKConfig+0xc6>
    {
      pllsaiused = 1;
 8002872:	2301      	movs	r3, #1
 8002874:	61bb      	str	r3, [r7, #24]
    }
  }

  /*-------------------------------------- SPDIF-RX Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 8002876:	687b      	ldr	r3, [r7, #4]
 8002878:	681b      	ldr	r3, [r3, #0]
 800287a:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 800287e:	2b00      	cmp	r3, #0
 8002880:	d001      	beq.n	8002886 <HAL_RCCEx_PeriphCLKConfig+0xd6>
  {
      plli2sused = 1;
 8002882:	2301      	movs	r3, #1
 8002884:	61fb      	str	r3, [r7, #28]
  }

  /*------------------------------------ RTC configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8002886:	687b      	ldr	r3, [r7, #4]
 8002888:	681b      	ldr	r3, [r3, #0]
 800288a:	f003 0320 	and.w	r3, r3, #32
 800288e:	2b00      	cmp	r3, #0
 8002890:	f000 808b 	beq.w	80029aa <HAL_RCCEx_PeriphCLKConfig+0x1fa>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 8002894:	4b3a      	ldr	r3, [pc, #232]	@ (8002980 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002896:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002898:	4a39      	ldr	r2, [pc, #228]	@ (8002980 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800289a:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800289e:	6413      	str	r3, [r2, #64]	@ 0x40
 80028a0:	4b37      	ldr	r3, [pc, #220]	@ (8002980 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80028a2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80028a4:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80028a8:	60bb      	str	r3, [r7, #8]
 80028aa:	68bb      	ldr	r3, [r7, #8]

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 80028ac:	4b35      	ldr	r3, [pc, #212]	@ (8002984 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 80028ae:	681b      	ldr	r3, [r3, #0]
 80028b0:	4a34      	ldr	r2, [pc, #208]	@ (8002984 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 80028b2:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80028b6:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80028b8:	f7fe ffb4 	bl	8001824 <HAL_GetTick>
 80028bc:	6178      	str	r0, [r7, #20]

    /* Wait for Backup domain Write protection disable */
    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 80028be:	e008      	b.n	80028d2 <HAL_RCCEx_PeriphCLKConfig+0x122>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80028c0:	f7fe ffb0 	bl	8001824 <HAL_GetTick>
 80028c4:	4602      	mov	r2, r0
 80028c6:	697b      	ldr	r3, [r7, #20]
 80028c8:	1ad3      	subs	r3, r2, r3
 80028ca:	2b64      	cmp	r3, #100	@ 0x64
 80028cc:	d901      	bls.n	80028d2 <HAL_RCCEx_PeriphCLKConfig+0x122>
      {
        return HAL_TIMEOUT;
 80028ce:	2303      	movs	r3, #3
 80028d0:	e38f      	b.n	8002ff2 <HAL_RCCEx_PeriphCLKConfig+0x842>
    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 80028d2:	4b2c      	ldr	r3, [pc, #176]	@ (8002984 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 80028d4:	681b      	ldr	r3, [r3, #0]
 80028d6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80028da:	2b00      	cmp	r3, #0
 80028dc:	d0f0      	beq.n	80028c0 <HAL_RCCEx_PeriphCLKConfig+0x110>
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified */
    tmpreg0 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 80028de:	4b28      	ldr	r3, [pc, #160]	@ (8002980 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80028e0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80028e2:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80028e6:	613b      	str	r3, [r7, #16]

    if((tmpreg0 != 0x00000000U) && (tmpreg0 != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 80028e8:	693b      	ldr	r3, [r7, #16]
 80028ea:	2b00      	cmp	r3, #0
 80028ec:	d035      	beq.n	800295a <HAL_RCCEx_PeriphCLKConfig+0x1aa>
 80028ee:	687b      	ldr	r3, [r7, #4]
 80028f0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80028f2:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80028f6:	693a      	ldr	r2, [r7, #16]
 80028f8:	429a      	cmp	r2, r3
 80028fa:	d02e      	beq.n	800295a <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg0 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 80028fc:	4b20      	ldr	r3, [pc, #128]	@ (8002980 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80028fe:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002900:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8002904:	613b      	str	r3, [r7, #16]

      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8002906:	4b1e      	ldr	r3, [pc, #120]	@ (8002980 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002908:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800290a:	4a1d      	ldr	r2, [pc, #116]	@ (8002980 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800290c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002910:	6713      	str	r3, [r2, #112]	@ 0x70
      __HAL_RCC_BACKUPRESET_RELEASE();
 8002912:	4b1b      	ldr	r3, [pc, #108]	@ (8002980 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002914:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002916:	4a1a      	ldr	r2, [pc, #104]	@ (8002980 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002918:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800291c:	6713      	str	r3, [r2, #112]	@ 0x70

      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg0;
 800291e:	4a18      	ldr	r2, [pc, #96]	@ (8002980 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002920:	693b      	ldr	r3, [r7, #16]
 8002922:	6713      	str	r3, [r2, #112]	@ 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 8002924:	4b16      	ldr	r3, [pc, #88]	@ (8002980 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002926:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002928:	f003 0301 	and.w	r3, r3, #1
 800292c:	2b01      	cmp	r3, #1
 800292e:	d114      	bne.n	800295a <HAL_RCCEx_PeriphCLKConfig+0x1aa>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002930:	f7fe ff78 	bl	8001824 <HAL_GetTick>
 8002934:	6178      	str	r0, [r7, #20]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002936:	e00a      	b.n	800294e <HAL_RCCEx_PeriphCLKConfig+0x19e>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8002938:	f7fe ff74 	bl	8001824 <HAL_GetTick>
 800293c:	4602      	mov	r2, r0
 800293e:	697b      	ldr	r3, [r7, #20]
 8002940:	1ad3      	subs	r3, r2, r3
 8002942:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002946:	4293      	cmp	r3, r2
 8002948:	d901      	bls.n	800294e <HAL_RCCEx_PeriphCLKConfig+0x19e>
          {
            return HAL_TIMEOUT;
 800294a:	2303      	movs	r3, #3
 800294c:	e351      	b.n	8002ff2 <HAL_RCCEx_PeriphCLKConfig+0x842>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800294e:	4b0c      	ldr	r3, [pc, #48]	@ (8002980 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002950:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002952:	f003 0302 	and.w	r3, r3, #2
 8002956:	2b00      	cmp	r3, #0
 8002958:	d0ee      	beq.n	8002938 <HAL_RCCEx_PeriphCLKConfig+0x188>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800295a:	687b      	ldr	r3, [r7, #4]
 800295c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800295e:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8002962:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8002966:	d111      	bne.n	800298c <HAL_RCCEx_PeriphCLKConfig+0x1dc>
 8002968:	4b05      	ldr	r3, [pc, #20]	@ (8002980 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800296a:	689b      	ldr	r3, [r3, #8]
 800296c:	f423 12f8 	bic.w	r2, r3, #2031616	@ 0x1f0000
 8002970:	687b      	ldr	r3, [r7, #4]
 8002972:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 8002974:	4b04      	ldr	r3, [pc, #16]	@ (8002988 <HAL_RCCEx_PeriphCLKConfig+0x1d8>)
 8002976:	400b      	ands	r3, r1
 8002978:	4901      	ldr	r1, [pc, #4]	@ (8002980 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800297a:	4313      	orrs	r3, r2
 800297c:	608b      	str	r3, [r1, #8]
 800297e:	e00b      	b.n	8002998 <HAL_RCCEx_PeriphCLKConfig+0x1e8>
 8002980:	40023800 	.word	0x40023800
 8002984:	40007000 	.word	0x40007000
 8002988:	0ffffcff 	.word	0x0ffffcff
 800298c:	4bac      	ldr	r3, [pc, #688]	@ (8002c40 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 800298e:	689b      	ldr	r3, [r3, #8]
 8002990:	4aab      	ldr	r2, [pc, #684]	@ (8002c40 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8002992:	f423 13f8 	bic.w	r3, r3, #2031616	@ 0x1f0000
 8002996:	6093      	str	r3, [r2, #8]
 8002998:	4ba9      	ldr	r3, [pc, #676]	@ (8002c40 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 800299a:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 800299c:	687b      	ldr	r3, [r7, #4]
 800299e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80029a0:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80029a4:	49a6      	ldr	r1, [pc, #664]	@ (8002c40 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80029a6:	4313      	orrs	r3, r2
 80029a8:	670b      	str	r3, [r1, #112]	@ 0x70
  }

  /*------------------------------------ TIM configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
 80029aa:	687b      	ldr	r3, [r7, #4]
 80029ac:	681b      	ldr	r3, [r3, #0]
 80029ae:	f003 0310 	and.w	r3, r3, #16
 80029b2:	2b00      	cmp	r3, #0
 80029b4:	d010      	beq.n	80029d8 <HAL_RCCEx_PeriphCLKConfig+0x228>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 80029b6:	4ba2      	ldr	r3, [pc, #648]	@ (8002c40 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80029b8:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80029bc:	4aa0      	ldr	r2, [pc, #640]	@ (8002c40 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80029be:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80029c2:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 80029c6:	4b9e      	ldr	r3, [pc, #632]	@ (8002c40 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80029c8:	f8d3 208c 	ldr.w	r2, [r3, #140]	@ 0x8c
 80029cc:	687b      	ldr	r3, [r7, #4]
 80029ce:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80029d0:	499b      	ldr	r1, [pc, #620]	@ (8002c40 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80029d2:	4313      	orrs	r3, r2
 80029d4:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
  }

  /*-------------------------------------- I2C1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 80029d8:	687b      	ldr	r3, [r7, #4]
 80029da:	681b      	ldr	r3, [r3, #0]
 80029dc:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80029e0:	2b00      	cmp	r3, #0
 80029e2:	d00a      	beq.n	80029fa <HAL_RCCEx_PeriphCLKConfig+0x24a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 80029e4:	4b96      	ldr	r3, [pc, #600]	@ (8002c40 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80029e6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80029ea:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 80029ee:	687b      	ldr	r3, [r7, #4]
 80029f0:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80029f2:	4993      	ldr	r1, [pc, #588]	@ (8002c40 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80029f4:	4313      	orrs	r3, r2
 80029f6:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- I2C2 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 80029fa:	687b      	ldr	r3, [r7, #4]
 80029fc:	681b      	ldr	r3, [r3, #0]
 80029fe:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8002a02:	2b00      	cmp	r3, #0
 8002a04:	d00a      	beq.n	8002a1c <HAL_RCCEx_PeriphCLKConfig+0x26c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8002a06:	4b8e      	ldr	r3, [pc, #568]	@ (8002c40 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8002a08:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002a0c:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 8002a10:	687b      	ldr	r3, [r7, #4]
 8002a12:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8002a14:	498a      	ldr	r1, [pc, #552]	@ (8002c40 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8002a16:	4313      	orrs	r3, r2
 8002a18:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- I2C3 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8002a1c:	687b      	ldr	r3, [r7, #4]
 8002a1e:	681b      	ldr	r3, [r3, #0]
 8002a20:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002a24:	2b00      	cmp	r3, #0
 8002a26:	d00a      	beq.n	8002a3e <HAL_RCCEx_PeriphCLKConfig+0x28e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8002a28:	4b85      	ldr	r3, [pc, #532]	@ (8002c40 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8002a2a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002a2e:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8002a32:	687b      	ldr	r3, [r7, #4]
 8002a34:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8002a36:	4982      	ldr	r1, [pc, #520]	@ (8002c40 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8002a38:	4313      	orrs	r3, r2
 8002a3a:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- I2C4 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 8002a3e:	687b      	ldr	r3, [r7, #4]
 8002a40:	681b      	ldr	r3, [r3, #0]
 8002a42:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002a46:	2b00      	cmp	r3, #0
 8002a48:	d00a      	beq.n	8002a60 <HAL_RCCEx_PeriphCLKConfig+0x2b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 8002a4a:	4b7d      	ldr	r3, [pc, #500]	@ (8002c40 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8002a4c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002a50:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 8002a54:	687b      	ldr	r3, [r7, #4]
 8002a56:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002a58:	4979      	ldr	r1, [pc, #484]	@ (8002c40 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8002a5a:	4313      	orrs	r3, r2
 8002a5c:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- USART1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8002a60:	687b      	ldr	r3, [r7, #4]
 8002a62:	681b      	ldr	r3, [r3, #0]
 8002a64:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002a68:	2b00      	cmp	r3, #0
 8002a6a:	d00a      	beq.n	8002a82 <HAL_RCCEx_PeriphCLKConfig+0x2d2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8002a6c:	4b74      	ldr	r3, [pc, #464]	@ (8002c40 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8002a6e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002a72:	f023 0203 	bic.w	r2, r3, #3
 8002a76:	687b      	ldr	r3, [r7, #4]
 8002a78:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002a7a:	4971      	ldr	r1, [pc, #452]	@ (8002c40 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8002a7c:	4313      	orrs	r3, r2
 8002a7e:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- USART2 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8002a82:	687b      	ldr	r3, [r7, #4]
 8002a84:	681b      	ldr	r3, [r3, #0]
 8002a86:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002a8a:	2b00      	cmp	r3, #0
 8002a8c:	d00a      	beq.n	8002aa4 <HAL_RCCEx_PeriphCLKConfig+0x2f4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8002a8e:	4b6c      	ldr	r3, [pc, #432]	@ (8002c40 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8002a90:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002a94:	f023 020c 	bic.w	r2, r3, #12
 8002a98:	687b      	ldr	r3, [r7, #4]
 8002a9a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002a9c:	4968      	ldr	r1, [pc, #416]	@ (8002c40 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8002a9e:	4313      	orrs	r3, r2
 8002aa0:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- USART3 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8002aa4:	687b      	ldr	r3, [r7, #4]
 8002aa6:	681b      	ldr	r3, [r3, #0]
 8002aa8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002aac:	2b00      	cmp	r3, #0
 8002aae:	d00a      	beq.n	8002ac6 <HAL_RCCEx_PeriphCLKConfig+0x316>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8002ab0:	4b63      	ldr	r3, [pc, #396]	@ (8002c40 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8002ab2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002ab6:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 8002aba:	687b      	ldr	r3, [r7, #4]
 8002abc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002abe:	4960      	ldr	r1, [pc, #384]	@ (8002c40 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8002ac0:	4313      	orrs	r3, r2
 8002ac2:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- UART4 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8002ac6:	687b      	ldr	r3, [r7, #4]
 8002ac8:	681b      	ldr	r3, [r3, #0]
 8002aca:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8002ace:	2b00      	cmp	r3, #0
 8002ad0:	d00a      	beq.n	8002ae8 <HAL_RCCEx_PeriphCLKConfig+0x338>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8002ad2:	4b5b      	ldr	r3, [pc, #364]	@ (8002c40 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8002ad4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002ad8:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 8002adc:	687b      	ldr	r3, [r7, #4]
 8002ade:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8002ae0:	4957      	ldr	r1, [pc, #348]	@ (8002c40 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8002ae2:	4313      	orrs	r3, r2
 8002ae4:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- UART5 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8002ae8:	687b      	ldr	r3, [r7, #4]
 8002aea:	681b      	ldr	r3, [r3, #0]
 8002aec:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002af0:	2b00      	cmp	r3, #0
 8002af2:	d00a      	beq.n	8002b0a <HAL_RCCEx_PeriphCLKConfig+0x35a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8002af4:	4b52      	ldr	r3, [pc, #328]	@ (8002c40 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8002af6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002afa:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8002afe:	687b      	ldr	r3, [r7, #4]
 8002b00:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002b02:	494f      	ldr	r1, [pc, #316]	@ (8002c40 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8002b04:	4313      	orrs	r3, r2
 8002b06:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- USART6 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART6) == RCC_PERIPHCLK_USART6)
 8002b0a:	687b      	ldr	r3, [r7, #4]
 8002b0c:	681b      	ldr	r3, [r3, #0]
 8002b0e:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8002b12:	2b00      	cmp	r3, #0
 8002b14:	d00a      	beq.n	8002b2c <HAL_RCCEx_PeriphCLKConfig+0x37c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART6CLKSOURCE(PeriphClkInit->Usart6ClockSelection));

    /* Configure the USART6 clock source */
    __HAL_RCC_USART6_CONFIG(PeriphClkInit->Usart6ClockSelection);
 8002b16:	4b4a      	ldr	r3, [pc, #296]	@ (8002c40 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8002b18:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002b1c:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 8002b20:	687b      	ldr	r3, [r7, #4]
 8002b22:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002b24:	4946      	ldr	r1, [pc, #280]	@ (8002c40 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8002b26:	4313      	orrs	r3, r2
 8002b28:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- UART7 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART7) == RCC_PERIPHCLK_UART7)
 8002b2c:	687b      	ldr	r3, [r7, #4]
 8002b2e:	681b      	ldr	r3, [r3, #0]
 8002b30:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8002b34:	2b00      	cmp	r3, #0
 8002b36:	d00a      	beq.n	8002b4e <HAL_RCCEx_PeriphCLKConfig+0x39e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART7CLKSOURCE(PeriphClkInit->Uart7ClockSelection));

    /* Configure the UART7 clock source */
    __HAL_RCC_UART7_CONFIG(PeriphClkInit->Uart7ClockSelection);
 8002b38:	4b41      	ldr	r3, [pc, #260]	@ (8002c40 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8002b3a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002b3e:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 8002b42:	687b      	ldr	r3, [r7, #4]
 8002b44:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002b46:	493e      	ldr	r1, [pc, #248]	@ (8002c40 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8002b48:	4313      	orrs	r3, r2
 8002b4a:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- UART8 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART8) == RCC_PERIPHCLK_UART8)
 8002b4e:	687b      	ldr	r3, [r7, #4]
 8002b50:	681b      	ldr	r3, [r3, #0]
 8002b52:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8002b56:	2b00      	cmp	r3, #0
 8002b58:	d00a      	beq.n	8002b70 <HAL_RCCEx_PeriphCLKConfig+0x3c0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART8CLKSOURCE(PeriphClkInit->Uart8ClockSelection));

    /* Configure the UART8 clock source */
    __HAL_RCC_UART8_CONFIG(PeriphClkInit->Uart8ClockSelection);
 8002b5a:	4b39      	ldr	r3, [pc, #228]	@ (8002c40 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8002b5c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002b60:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 8002b64:	687b      	ldr	r3, [r7, #4]
 8002b66:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002b68:	4935      	ldr	r1, [pc, #212]	@ (8002c40 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8002b6a:	4313      	orrs	r3, r2
 8002b6c:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*--------------------------------------- CEC Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 8002b70:	687b      	ldr	r3, [r7, #4]
 8002b72:	681b      	ldr	r3, [r3, #0]
 8002b74:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8002b78:	2b00      	cmp	r3, #0
 8002b7a:	d00a      	beq.n	8002b92 <HAL_RCCEx_PeriphCLKConfig+0x3e2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 8002b7c:	4b30      	ldr	r3, [pc, #192]	@ (8002c40 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8002b7e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002b82:	f023 6280 	bic.w	r2, r3, #67108864	@ 0x4000000
 8002b86:	687b      	ldr	r3, [r7, #4]
 8002b88:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8002b8a:	492d      	ldr	r1, [pc, #180]	@ (8002c40 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8002b8c:	4313      	orrs	r3, r2
 8002b8e:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- CK48 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48)
 8002b92:	687b      	ldr	r3, [r7, #4]
 8002b94:	681b      	ldr	r3, [r3, #0]
 8002b96:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8002b9a:	2b00      	cmp	r3, #0
 8002b9c:	d011      	beq.n	8002bc2 <HAL_RCCEx_PeriphCLKConfig+0x412>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLK48SOURCE(PeriphClkInit->Clk48ClockSelection));

    /* Configure the CLK48 source */
    __HAL_RCC_CLK48_CONFIG(PeriphClkInit->Clk48ClockSelection);
 8002b9e:	4b28      	ldr	r3, [pc, #160]	@ (8002c40 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8002ba0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002ba4:	f023 6200 	bic.w	r2, r3, #134217728	@ 0x8000000
 8002ba8:	687b      	ldr	r3, [r7, #4]
 8002baa:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8002bac:	4924      	ldr	r1, [pc, #144]	@ (8002c40 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8002bae:	4313      	orrs	r3, r2
 8002bb0:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90

    /* Enable the PLLSAI when it's used as clock source for CK48 */
    if(PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP)
 8002bb4:	687b      	ldr	r3, [r7, #4]
 8002bb6:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8002bb8:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8002bbc:	d101      	bne.n	8002bc2 <HAL_RCCEx_PeriphCLKConfig+0x412>
    {
      pllsaiused = 1;
 8002bbe:	2301      	movs	r3, #1
 8002bc0:	61bb      	str	r3, [r7, #24]
    }
  }

  /*-------------------------------------- LTDC Configuration -----------------------------------*/
#if defined(STM32F746xx) || defined(STM32F756xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx) || defined (STM32F750xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 8002bc2:	687b      	ldr	r3, [r7, #4]
 8002bc4:	681b      	ldr	r3, [r3, #0]
 8002bc6:	f003 0308 	and.w	r3, r3, #8
 8002bca:	2b00      	cmp	r3, #0
 8002bcc:	d001      	beq.n	8002bd2 <HAL_RCCEx_PeriphCLKConfig+0x422>
  {
    pllsaiused = 1;
 8002bce:	2301      	movs	r3, #1
 8002bd0:	61bb      	str	r3, [r7, #24]
  }
#endif /* STM32F746xx || STM32F756xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx || STM32F750xx */

  /*-------------------------------------- LPTIM1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 8002bd2:	687b      	ldr	r3, [r7, #4]
 8002bd4:	681b      	ldr	r3, [r3, #0]
 8002bd6:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8002bda:	2b00      	cmp	r3, #0
 8002bdc:	d00a      	beq.n	8002bf4 <HAL_RCCEx_PeriphCLKConfig+0x444>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LTPIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8002bde:	4b18      	ldr	r3, [pc, #96]	@ (8002c40 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8002be0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002be4:	f023 7240 	bic.w	r2, r3, #50331648	@ 0x3000000
 8002be8:	687b      	ldr	r3, [r7, #4]
 8002bea:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8002bec:	4914      	ldr	r1, [pc, #80]	@ (8002c40 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8002bee:	4313      	orrs	r3, r2
 8002bf0:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
   }

  /*------------------------------------- SDMMC1 Configuration ------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == RCC_PERIPHCLK_SDMMC1)
 8002bf4:	687b      	ldr	r3, [r7, #4]
 8002bf6:	681b      	ldr	r3, [r3, #0]
 8002bf8:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8002bfc:	2b00      	cmp	r3, #0
 8002bfe:	d00b      	beq.n	8002c18 <HAL_RCCEx_PeriphCLKConfig+0x468>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));

    /* Configure the SDMMC1 clock source */
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 8002c00:	4b0f      	ldr	r3, [pc, #60]	@ (8002c40 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8002c02:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002c06:	f023 5280 	bic.w	r2, r3, #268435456	@ 0x10000000
 8002c0a:	687b      	ldr	r3, [r7, #4]
 8002c0c:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8002c10:	490b      	ldr	r1, [pc, #44]	@ (8002c40 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8002c12:	4313      	orrs	r3, r2
 8002c14:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

#if defined (STM32F765xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx)
  /*------------------------------------- SDMMC2 Configuration ------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC2) == RCC_PERIPHCLK_SDMMC2)
 8002c18:	687b      	ldr	r3, [r7, #4]
 8002c1a:	681b      	ldr	r3, [r3, #0]
 8002c1c:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8002c20:	2b00      	cmp	r3, #0
 8002c22:	d00f      	beq.n	8002c44 <HAL_RCCEx_PeriphCLKConfig+0x494>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC2CLKSOURCE(PeriphClkInit->Sdmmc2ClockSelection));

    /* Configure the SDMMC2 clock source */
    __HAL_RCC_SDMMC2_CONFIG(PeriphClkInit->Sdmmc2ClockSelection);
 8002c24:	4b06      	ldr	r3, [pc, #24]	@ (8002c40 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8002c26:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002c2a:	f023 5200 	bic.w	r2, r3, #536870912	@ 0x20000000
 8002c2e:	687b      	ldr	r3, [r7, #4]
 8002c30:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8002c34:	4902      	ldr	r1, [pc, #8]	@ (8002c40 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8002c36:	4313      	orrs	r3, r2
 8002c38:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
 8002c3c:	e002      	b.n	8002c44 <HAL_RCCEx_PeriphCLKConfig+0x494>
 8002c3e:	bf00      	nop
 8002c40:	40023800 	.word	0x40023800
  }

  /*------------------------------------- DFSDM1 Configuration -------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 8002c44:	687b      	ldr	r3, [r7, #4]
 8002c46:	681b      	ldr	r3, [r3, #0]
 8002c48:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8002c4c:	2b00      	cmp	r3, #0
 8002c4e:	d00b      	beq.n	8002c68 <HAL_RCCEx_PeriphCLKConfig+0x4b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 8002c50:	4b8a      	ldr	r3, [pc, #552]	@ (8002e7c <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8002c52:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8002c56:	f023 7200 	bic.w	r2, r3, #33554432	@ 0x2000000
 8002c5a:	687b      	ldr	r3, [r7, #4]
 8002c5c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002c60:	4986      	ldr	r1, [pc, #536]	@ (8002e7c <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8002c62:	4313      	orrs	r3, r2
 8002c64:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
  }

  /*------------------------------------- DFSDM AUDIO Configuration -------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1_AUDIO) == RCC_PERIPHCLK_DFSDM1_AUDIO)
 8002c68:	687b      	ldr	r3, [r7, #4]
 8002c6a:	681b      	ldr	r3, [r3, #0]
 8002c6c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002c70:	2b00      	cmp	r3, #0
 8002c72:	d00b      	beq.n	8002c8c <HAL_RCCEx_PeriphCLKConfig+0x4dc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1AUDIOCLKSOURCE(PeriphClkInit->Dfsdm1AudioClockSelection));

    /* Configure the DFSDM interface clock source */
    __HAL_RCC_DFSDM1AUDIO_CONFIG(PeriphClkInit->Dfsdm1AudioClockSelection);
 8002c74:	4b81      	ldr	r3, [pc, #516]	@ (8002e7c <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8002c76:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8002c7a:	f023 6280 	bic.w	r2, r3, #67108864	@ 0x4000000
 8002c7e:	687b      	ldr	r3, [r7, #4]
 8002c80:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8002c84:	497d      	ldr	r1, [pc, #500]	@ (8002e7c <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8002c86:	4313      	orrs	r3, r2
 8002c88:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
  }
#endif /* STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx */

  /*-------------------------------------- PLLI2S Configuration ---------------------------------*/
  /* PLLI2S is configured when a peripheral will use it as source clock : SAI1, SAI2, I2S or SPDIF-RX */
  if((plli2sused == 1) || ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S))
 8002c8c:	69fb      	ldr	r3, [r7, #28]
 8002c8e:	2b01      	cmp	r3, #1
 8002c90:	d006      	beq.n	8002ca0 <HAL_RCCEx_PeriphCLKConfig+0x4f0>
 8002c92:	687b      	ldr	r3, [r7, #4]
 8002c94:	681b      	ldr	r3, [r3, #0]
 8002c96:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002c9a:	2b00      	cmp	r3, #0
 8002c9c:	f000 80d6 	beq.w	8002e4c <HAL_RCCEx_PeriphCLKConfig+0x69c>
  {
    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 8002ca0:	4b76      	ldr	r3, [pc, #472]	@ (8002e7c <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8002ca2:	681b      	ldr	r3, [r3, #0]
 8002ca4:	4a75      	ldr	r2, [pc, #468]	@ (8002e7c <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8002ca6:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8002caa:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8002cac:	f7fe fdba 	bl	8001824 <HAL_GetTick>
 8002cb0:	6178      	str	r0, [r7, #20]

    /* Wait till PLLI2S is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8002cb2:	e008      	b.n	8002cc6 <HAL_RCCEx_PeriphCLKConfig+0x516>
    {
      if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 8002cb4:	f7fe fdb6 	bl	8001824 <HAL_GetTick>
 8002cb8:	4602      	mov	r2, r0
 8002cba:	697b      	ldr	r3, [r7, #20]
 8002cbc:	1ad3      	subs	r3, r2, r3
 8002cbe:	2b64      	cmp	r3, #100	@ 0x64
 8002cc0:	d901      	bls.n	8002cc6 <HAL_RCCEx_PeriphCLKConfig+0x516>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8002cc2:	2303      	movs	r3, #3
 8002cc4:	e195      	b.n	8002ff2 <HAL_RCCEx_PeriphCLKConfig+0x842>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8002cc6:	4b6d      	ldr	r3, [pc, #436]	@ (8002e7c <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8002cc8:	681b      	ldr	r3, [r3, #0]
 8002cca:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8002cce:	2b00      	cmp	r3, #0
 8002cd0:	d1f0      	bne.n	8002cb4 <HAL_RCCEx_PeriphCLKConfig+0x504>

    /* check for common PLLI2S Parameters */
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));

    /*----------------- In Case of PLLI2S is selected as source clock for I2S -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) && (PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)))
 8002cd2:	687b      	ldr	r3, [r7, #4]
 8002cd4:	681b      	ldr	r3, [r3, #0]
 8002cd6:	f003 0301 	and.w	r3, r3, #1
 8002cda:	2b00      	cmp	r3, #0
 8002cdc:	d021      	beq.n	8002d22 <HAL_RCCEx_PeriphCLKConfig+0x572>
 8002cde:	687b      	ldr	r3, [r7, #4]
 8002ce0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002ce2:	2b00      	cmp	r3, #0
 8002ce4:	d11d      	bne.n	8002d22 <HAL_RCCEx_PeriphCLKConfig+0x572>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));

      /* Read PLLI2SP and PLLI2SQ value from PLLI2SCFGR register (this value is not needed for I2S configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos);
 8002ce6:	4b65      	ldr	r3, [pc, #404]	@ (8002e7c <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8002ce8:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8002cec:	0c1b      	lsrs	r3, r3, #16
 8002cee:	f003 0303 	and.w	r3, r3, #3
 8002cf2:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 8002cf4:	4b61      	ldr	r3, [pc, #388]	@ (8002e7c <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8002cf6:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8002cfa:	0e1b      	lsrs	r3, r3, #24
 8002cfc:	f003 030f 	and.w	r3, r3, #15
 8002d00:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLM) */
      /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , tmpreg0, tmpreg1, PeriphClkInit->PLLI2S.PLLI2SR);
 8002d02:	687b      	ldr	r3, [r7, #4]
 8002d04:	685b      	ldr	r3, [r3, #4]
 8002d06:	019a      	lsls	r2, r3, #6
 8002d08:	693b      	ldr	r3, [r7, #16]
 8002d0a:	041b      	lsls	r3, r3, #16
 8002d0c:	431a      	orrs	r2, r3
 8002d0e:	68fb      	ldr	r3, [r7, #12]
 8002d10:	061b      	lsls	r3, r3, #24
 8002d12:	431a      	orrs	r2, r3
 8002d14:	687b      	ldr	r3, [r7, #4]
 8002d16:	689b      	ldr	r3, [r3, #8]
 8002d18:	071b      	lsls	r3, r3, #28
 8002d1a:	4958      	ldr	r1, [pc, #352]	@ (8002e7c <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8002d1c:	4313      	orrs	r3, r2
 8002d1e:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
    }

    /*----------------- In Case of PLLI2S is selected as source clock for SAI -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 8002d22:	687b      	ldr	r3, [r7, #4]
 8002d24:	681b      	ldr	r3, [r3, #0]
 8002d26:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8002d2a:	2b00      	cmp	r3, #0
 8002d2c:	d004      	beq.n	8002d38 <HAL_RCCEx_PeriphCLKConfig+0x588>
 8002d2e:	687b      	ldr	r3, [r7, #4]
 8002d30:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002d32:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8002d36:	d00a      	beq.n	8002d4e <HAL_RCCEx_PeriphCLKConfig+0x59e>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 8002d38:	687b      	ldr	r3, [r7, #4]
 8002d3a:	681b      	ldr	r3, [r3, #0]
 8002d3c:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 8002d40:	2b00      	cmp	r3, #0
 8002d42:	d02e      	beq.n	8002da2 <HAL_RCCEx_PeriphCLKConfig+0x5f2>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 8002d44:	687b      	ldr	r3, [r7, #4]
 8002d46:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002d48:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8002d4c:	d129      	bne.n	8002da2 <HAL_RCCEx_PeriphCLKConfig+0x5f2>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));
      /* Check for PLLI2S/DIVQ parameters */
      assert_param(IS_RCC_PLLI2S_DIVQ_VALUE(PeriphClkInit->PLLI2SDivQ));

      /* Read PLLI2SP and PLLI2SR values from PLLI2SCFGR register (this value is not needed for SAI configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos);
 8002d4e:	4b4b      	ldr	r3, [pc, #300]	@ (8002e7c <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8002d50:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8002d54:	0c1b      	lsrs	r3, r3, #16
 8002d56:	f003 0303 	and.w	r3, r3, #3
 8002d5a:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 8002d5c:	4b47      	ldr	r3, [pc, #284]	@ (8002e7c <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8002d5e:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8002d62:	0f1b      	lsrs	r3, r3, #28
 8002d64:	f003 0307 	and.w	r3, r3, #7
 8002d68:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
      /* SAI_CLK(first level) = PLLI2S_VCO Output/PLLI2SQ */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN, tmpreg0, PeriphClkInit->PLLI2S.PLLI2SQ, tmpreg1);
 8002d6a:	687b      	ldr	r3, [r7, #4]
 8002d6c:	685b      	ldr	r3, [r3, #4]
 8002d6e:	019a      	lsls	r2, r3, #6
 8002d70:	693b      	ldr	r3, [r7, #16]
 8002d72:	041b      	lsls	r3, r3, #16
 8002d74:	431a      	orrs	r2, r3
 8002d76:	687b      	ldr	r3, [r7, #4]
 8002d78:	68db      	ldr	r3, [r3, #12]
 8002d7a:	061b      	lsls	r3, r3, #24
 8002d7c:	431a      	orrs	r2, r3
 8002d7e:	68fb      	ldr	r3, [r7, #12]
 8002d80:	071b      	lsls	r3, r3, #28
 8002d82:	493e      	ldr	r1, [pc, #248]	@ (8002e7c <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8002d84:	4313      	orrs	r3, r2
 8002d86:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84

      /* SAI_CLK_x = SAI_CLK(first level)/PLLI2SDIVQ */
      __HAL_RCC_PLLI2S_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLI2SDivQ);
 8002d8a:	4b3c      	ldr	r3, [pc, #240]	@ (8002e7c <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8002d8c:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8002d90:	f023 021f 	bic.w	r2, r3, #31
 8002d94:	687b      	ldr	r3, [r7, #4]
 8002d96:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002d98:	3b01      	subs	r3, #1
 8002d9a:	4938      	ldr	r1, [pc, #224]	@ (8002e7c <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8002d9c:	4313      	orrs	r3, r2
 8002d9e:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    }

    /*----------------- In Case of PLLI2S is selected as source clock for SPDIF-RX -------------------*/
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 8002da2:	687b      	ldr	r3, [r7, #4]
 8002da4:	681b      	ldr	r3, [r3, #0]
 8002da6:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8002daa:	2b00      	cmp	r3, #0
 8002dac:	d01d      	beq.n	8002dea <HAL_RCCEx_PeriphCLKConfig+0x63a>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SP_VALUE(PeriphClkInit->PLLI2S.PLLI2SP));

     /* Read PLLI2SR value from PLLI2SCFGR register (this value is not needed for SPDIF-RX configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 8002dae:	4b33      	ldr	r3, [pc, #204]	@ (8002e7c <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8002db0:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8002db4:	0e1b      	lsrs	r3, r3, #24
 8002db6:	f003 030f 	and.w	r3, r3, #15
 8002dba:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 8002dbc:	4b2f      	ldr	r3, [pc, #188]	@ (8002e7c <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8002dbe:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8002dc2:	0f1b      	lsrs	r3, r3, #28
 8002dc4:	f003 0307 	and.w	r3, r3, #7
 8002dc8:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLM) */
      /* SPDIFCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, tmpreg0, tmpreg1);
 8002dca:	687b      	ldr	r3, [r7, #4]
 8002dcc:	685b      	ldr	r3, [r3, #4]
 8002dce:	019a      	lsls	r2, r3, #6
 8002dd0:	687b      	ldr	r3, [r7, #4]
 8002dd2:	691b      	ldr	r3, [r3, #16]
 8002dd4:	041b      	lsls	r3, r3, #16
 8002dd6:	431a      	orrs	r2, r3
 8002dd8:	693b      	ldr	r3, [r7, #16]
 8002dda:	061b      	lsls	r3, r3, #24
 8002ddc:	431a      	orrs	r2, r3
 8002dde:	68fb      	ldr	r3, [r7, #12]
 8002de0:	071b      	lsls	r3, r3, #28
 8002de2:	4926      	ldr	r1, [pc, #152]	@ (8002e7c <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8002de4:	4313      	orrs	r3, r2
 8002de6:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
    }

    /*----------------- In Case of PLLI2S is just selected  -----------------*/
    if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S)
 8002dea:	687b      	ldr	r3, [r7, #4]
 8002dec:	681b      	ldr	r3, [r3, #0]
 8002dee:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002df2:	2b00      	cmp	r3, #0
 8002df4:	d011      	beq.n	8002e1a <HAL_RCCEx_PeriphCLKConfig+0x66a>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));

      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLI2SM) */
      /* SPDIFRXCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, PeriphClkInit->PLLI2S.PLLI2SQ, PeriphClkInit->PLLI2S.PLLI2SR);
 8002df6:	687b      	ldr	r3, [r7, #4]
 8002df8:	685b      	ldr	r3, [r3, #4]
 8002dfa:	019a      	lsls	r2, r3, #6
 8002dfc:	687b      	ldr	r3, [r7, #4]
 8002dfe:	691b      	ldr	r3, [r3, #16]
 8002e00:	041b      	lsls	r3, r3, #16
 8002e02:	431a      	orrs	r2, r3
 8002e04:	687b      	ldr	r3, [r7, #4]
 8002e06:	68db      	ldr	r3, [r3, #12]
 8002e08:	061b      	lsls	r3, r3, #24
 8002e0a:	431a      	orrs	r2, r3
 8002e0c:	687b      	ldr	r3, [r7, #4]
 8002e0e:	689b      	ldr	r3, [r3, #8]
 8002e10:	071b      	lsls	r3, r3, #28
 8002e12:	491a      	ldr	r1, [pc, #104]	@ (8002e7c <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8002e14:	4313      	orrs	r3, r2
 8002e16:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
    }

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 8002e1a:	4b18      	ldr	r3, [pc, #96]	@ (8002e7c <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8002e1c:	681b      	ldr	r3, [r3, #0]
 8002e1e:	4a17      	ldr	r2, [pc, #92]	@ (8002e7c <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8002e20:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8002e24:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8002e26:	f7fe fcfd 	bl	8001824 <HAL_GetTick>
 8002e2a:	6178      	str	r0, [r7, #20]

    /* Wait till PLLI2S is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8002e2c:	e008      	b.n	8002e40 <HAL_RCCEx_PeriphCLKConfig+0x690>
    {
      if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 8002e2e:	f7fe fcf9 	bl	8001824 <HAL_GetTick>
 8002e32:	4602      	mov	r2, r0
 8002e34:	697b      	ldr	r3, [r7, #20]
 8002e36:	1ad3      	subs	r3, r2, r3
 8002e38:	2b64      	cmp	r3, #100	@ 0x64
 8002e3a:	d901      	bls.n	8002e40 <HAL_RCCEx_PeriphCLKConfig+0x690>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8002e3c:	2303      	movs	r3, #3
 8002e3e:	e0d8      	b.n	8002ff2 <HAL_RCCEx_PeriphCLKConfig+0x842>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8002e40:	4b0e      	ldr	r3, [pc, #56]	@ (8002e7c <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8002e42:	681b      	ldr	r3, [r3, #0]
 8002e44:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8002e48:	2b00      	cmp	r3, #0
 8002e4a:	d0f0      	beq.n	8002e2e <HAL_RCCEx_PeriphCLKConfig+0x67e>
    }
  }

  /*-------------------------------------- PLLSAI Configuration ---------------------------------*/
  /* PLLSAI is configured when a peripheral will use it as source clock : SAI1, SAI2, LTDC or CK48 */
  if(pllsaiused == 1)
 8002e4c:	69bb      	ldr	r3, [r7, #24]
 8002e4e:	2b01      	cmp	r3, #1
 8002e50:	f040 80ce 	bne.w	8002ff0 <HAL_RCCEx_PeriphCLKConfig+0x840>
  {
    /* Disable PLLSAI Clock */
    __HAL_RCC_PLLSAI_DISABLE();
 8002e54:	4b09      	ldr	r3, [pc, #36]	@ (8002e7c <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8002e56:	681b      	ldr	r3, [r3, #0]
 8002e58:	4a08      	ldr	r2, [pc, #32]	@ (8002e7c <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8002e5a:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8002e5e:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8002e60:	f7fe fce0 	bl	8001824 <HAL_GetTick>
 8002e64:	6178      	str	r0, [r7, #20]

    /* Wait till PLLSAI is disabled */
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 8002e66:	e00b      	b.n	8002e80 <HAL_RCCEx_PeriphCLKConfig+0x6d0>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 8002e68:	f7fe fcdc 	bl	8001824 <HAL_GetTick>
 8002e6c:	4602      	mov	r2, r0
 8002e6e:	697b      	ldr	r3, [r7, #20]
 8002e70:	1ad3      	subs	r3, r2, r3
 8002e72:	2b64      	cmp	r3, #100	@ 0x64
 8002e74:	d904      	bls.n	8002e80 <HAL_RCCEx_PeriphCLKConfig+0x6d0>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8002e76:	2303      	movs	r3, #3
 8002e78:	e0bb      	b.n	8002ff2 <HAL_RCCEx_PeriphCLKConfig+0x842>
 8002e7a:	bf00      	nop
 8002e7c:	40023800 	.word	0x40023800
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 8002e80:	4b5e      	ldr	r3, [pc, #376]	@ (8002ffc <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8002e82:	681b      	ldr	r3, [r3, #0]
 8002e84:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8002e88:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8002e8c:	d0ec      	beq.n	8002e68 <HAL_RCCEx_PeriphCLKConfig+0x6b8>

    /* Check the PLLSAI division factors */
    assert_param(IS_RCC_PLLSAIN_VALUE(PeriphClkInit->PLLSAI.PLLSAIN));

    /*----------------- In Case of PLLSAI is selected as source clock for SAI -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||\
 8002e8e:	687b      	ldr	r3, [r7, #4]
 8002e90:	681b      	ldr	r3, [r3, #0]
 8002e92:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8002e96:	2b00      	cmp	r3, #0
 8002e98:	d003      	beq.n	8002ea2 <HAL_RCCEx_PeriphCLKConfig+0x6f2>
 8002e9a:	687b      	ldr	r3, [r7, #4]
 8002e9c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002e9e:	2b00      	cmp	r3, #0
 8002ea0:	d009      	beq.n	8002eb6 <HAL_RCCEx_PeriphCLKConfig+0x706>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 8002ea2:	687b      	ldr	r3, [r7, #4]
 8002ea4:	681b      	ldr	r3, [r3, #0]
 8002ea6:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||\
 8002eaa:	2b00      	cmp	r3, #0
 8002eac:	d02e      	beq.n	8002f0c <HAL_RCCEx_PeriphCLKConfig+0x75c>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 8002eae:	687b      	ldr	r3, [r7, #4]
 8002eb0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002eb2:	2b00      	cmp	r3, #0
 8002eb4:	d12a      	bne.n	8002f0c <HAL_RCCEx_PeriphCLKConfig+0x75c>
      assert_param(IS_RCC_PLLSAIQ_VALUE(PeriphClkInit->PLLSAI.PLLSAIQ));
      /* check for PLLSAI/DIVQ Parameter */
      assert_param(IS_RCC_PLLSAI_DIVQ_VALUE(PeriphClkInit->PLLSAIDivQ));

      /* Read PLLSAIP value from PLLSAICFGR register (this value is not needed for SAI configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos);
 8002eb6:	4b51      	ldr	r3, [pc, #324]	@ (8002ffc <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8002eb8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002ebc:	0c1b      	lsrs	r3, r3, #16
 8002ebe:	f003 0303 	and.w	r3, r3, #3
 8002ec2:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 8002ec4:	4b4d      	ldr	r3, [pc, #308]	@ (8002ffc <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8002ec6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002eca:	0f1b      	lsrs	r3, r3, #28
 8002ecc:	f003 0307 	and.w	r3, r3, #7
 8002ed0:	60fb      	str	r3, [r7, #12]
      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* SAI_CLK(first level) = PLLSAI_VCO Output/PLLSAIQ */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg0, PeriphClkInit->PLLSAI.PLLSAIQ, tmpreg1);
 8002ed2:	687b      	ldr	r3, [r7, #4]
 8002ed4:	695b      	ldr	r3, [r3, #20]
 8002ed6:	019a      	lsls	r2, r3, #6
 8002ed8:	693b      	ldr	r3, [r7, #16]
 8002eda:	041b      	lsls	r3, r3, #16
 8002edc:	431a      	orrs	r2, r3
 8002ede:	687b      	ldr	r3, [r7, #4]
 8002ee0:	699b      	ldr	r3, [r3, #24]
 8002ee2:	061b      	lsls	r3, r3, #24
 8002ee4:	431a      	orrs	r2, r3
 8002ee6:	68fb      	ldr	r3, [r7, #12]
 8002ee8:	071b      	lsls	r3, r3, #28
 8002eea:	4944      	ldr	r1, [pc, #272]	@ (8002ffc <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8002eec:	4313      	orrs	r3, r2
 8002eee:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

      /* SAI_CLK_x = SAI_CLK(first level)/PLLSAIDIVQ */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLSAIDivQ);
 8002ef2:	4b42      	ldr	r3, [pc, #264]	@ (8002ffc <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8002ef4:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8002ef8:	f423 52f8 	bic.w	r2, r3, #7936	@ 0x1f00
 8002efc:	687b      	ldr	r3, [r7, #4]
 8002efe:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002f00:	3b01      	subs	r3, #1
 8002f02:	021b      	lsls	r3, r3, #8
 8002f04:	493d      	ldr	r1, [pc, #244]	@ (8002ffc <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8002f06:	4313      	orrs	r3, r2
 8002f08:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    }

    /*----------------- In Case of PLLSAI is selected as source clock for CLK48 -------------------*/
    /* In Case of PLLI2S is selected as source clock for CK48 */
    if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48) && (PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP))
 8002f0c:	687b      	ldr	r3, [r7, #4]
 8002f0e:	681b      	ldr	r3, [r3, #0]
 8002f10:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8002f14:	2b00      	cmp	r3, #0
 8002f16:	d022      	beq.n	8002f5e <HAL_RCCEx_PeriphCLKConfig+0x7ae>
 8002f18:	687b      	ldr	r3, [r7, #4]
 8002f1a:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8002f1c:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8002f20:	d11d      	bne.n	8002f5e <HAL_RCCEx_PeriphCLKConfig+0x7ae>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLSAIP_VALUE(PeriphClkInit->PLLSAI.PLLSAIP));
      /* Read PLLSAIQ and PLLSAIR value from PLLSAICFGR register (this value is not needed for CK48 configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 8002f22:	4b36      	ldr	r3, [pc, #216]	@ (8002ffc <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8002f24:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002f28:	0e1b      	lsrs	r3, r3, #24
 8002f2a:	f003 030f 	and.w	r3, r3, #15
 8002f2e:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 8002f30:	4b32      	ldr	r3, [pc, #200]	@ (8002ffc <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8002f32:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002f36:	0f1b      	lsrs	r3, r3, #28
 8002f38:	f003 0307 	and.w	r3, r3, #7
 8002f3c:	60fb      	str	r3, [r7, #12]

      /* Configure the PLLSAI division factors */
      /* PLLSAI_VCO = f(VCO clock) = f(PLLSAI clock input) x (PLLI2SN/PLLM) */
      /* 48CLK = f(PLLSAI clock output) = f(VCO clock) / PLLSAIP */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , PeriphClkInit->PLLSAI.PLLSAIP, tmpreg0, tmpreg1);
 8002f3e:	687b      	ldr	r3, [r7, #4]
 8002f40:	695b      	ldr	r3, [r3, #20]
 8002f42:	019a      	lsls	r2, r3, #6
 8002f44:	687b      	ldr	r3, [r7, #4]
 8002f46:	6a1b      	ldr	r3, [r3, #32]
 8002f48:	041b      	lsls	r3, r3, #16
 8002f4a:	431a      	orrs	r2, r3
 8002f4c:	693b      	ldr	r3, [r7, #16]
 8002f4e:	061b      	lsls	r3, r3, #24
 8002f50:	431a      	orrs	r2, r3
 8002f52:	68fb      	ldr	r3, [r7, #12]
 8002f54:	071b      	lsls	r3, r3, #28
 8002f56:	4929      	ldr	r1, [pc, #164]	@ (8002ffc <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8002f58:	4313      	orrs	r3, r2
 8002f5a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    }

#if defined(STM32F746xx) || defined(STM32F756xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx) || defined (STM32F750xx)
    /*---------------------------- LTDC configuration -------------------------------*/
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == (RCC_PERIPHCLK_LTDC))
 8002f5e:	687b      	ldr	r3, [r7, #4]
 8002f60:	681b      	ldr	r3, [r3, #0]
 8002f62:	f003 0308 	and.w	r3, r3, #8
 8002f66:	2b00      	cmp	r3, #0
 8002f68:	d028      	beq.n	8002fbc <HAL_RCCEx_PeriphCLKConfig+0x80c>
    {
      assert_param(IS_RCC_PLLSAIR_VALUE(PeriphClkInit->PLLSAI.PLLSAIR));
      assert_param(IS_RCC_PLLSAI_DIVR_VALUE(PeriphClkInit->PLLSAIDivR));

      /* Read PLLSAIP and PLLSAIQ value from PLLSAICFGR register (these value are not needed for LTDC configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 8002f6a:	4b24      	ldr	r3, [pc, #144]	@ (8002ffc <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8002f6c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002f70:	0e1b      	lsrs	r3, r3, #24
 8002f72:	f003 030f 	and.w	r3, r3, #15
 8002f76:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos);
 8002f78:	4b20      	ldr	r3, [pc, #128]	@ (8002ffc <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8002f7a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002f7e:	0c1b      	lsrs	r3, r3, #16
 8002f80:	f003 0303 	and.w	r3, r3, #3
 8002f84:	60fb      	str	r3, [r7, #12]

      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* LTDC_CLK(first level) = PLLSAI_VCO Output/PLLSAIR */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg1, tmpreg0, PeriphClkInit->PLLSAI.PLLSAIR);
 8002f86:	687b      	ldr	r3, [r7, #4]
 8002f88:	695b      	ldr	r3, [r3, #20]
 8002f8a:	019a      	lsls	r2, r3, #6
 8002f8c:	68fb      	ldr	r3, [r7, #12]
 8002f8e:	041b      	lsls	r3, r3, #16
 8002f90:	431a      	orrs	r2, r3
 8002f92:	693b      	ldr	r3, [r7, #16]
 8002f94:	061b      	lsls	r3, r3, #24
 8002f96:	431a      	orrs	r2, r3
 8002f98:	687b      	ldr	r3, [r7, #4]
 8002f9a:	69db      	ldr	r3, [r3, #28]
 8002f9c:	071b      	lsls	r3, r3, #28
 8002f9e:	4917      	ldr	r1, [pc, #92]	@ (8002ffc <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8002fa0:	4313      	orrs	r3, r2
 8002fa2:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

      /* LTDC_CLK = LTDC_CLK(first level)/PLLSAIDIVR */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVR_CONFIG(PeriphClkInit->PLLSAIDivR);
 8002fa6:	4b15      	ldr	r3, [pc, #84]	@ (8002ffc <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8002fa8:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8002fac:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8002fb0:	687b      	ldr	r3, [r7, #4]
 8002fb2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002fb4:	4911      	ldr	r1, [pc, #68]	@ (8002ffc <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8002fb6:	4313      	orrs	r3, r2
 8002fb8:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    }
#endif /* STM32F746xx || STM32F756xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx || STM32F750xx  */

    /* Enable PLLSAI Clock */
    __HAL_RCC_PLLSAI_ENABLE();
 8002fbc:	4b0f      	ldr	r3, [pc, #60]	@ (8002ffc <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8002fbe:	681b      	ldr	r3, [r3, #0]
 8002fc0:	4a0e      	ldr	r2, [pc, #56]	@ (8002ffc <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8002fc2:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002fc6:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8002fc8:	f7fe fc2c 	bl	8001824 <HAL_GetTick>
 8002fcc:	6178      	str	r0, [r7, #20]

    /* Wait till PLLSAI is ready */
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 8002fce:	e008      	b.n	8002fe2 <HAL_RCCEx_PeriphCLKConfig+0x832>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 8002fd0:	f7fe fc28 	bl	8001824 <HAL_GetTick>
 8002fd4:	4602      	mov	r2, r0
 8002fd6:	697b      	ldr	r3, [r7, #20]
 8002fd8:	1ad3      	subs	r3, r2, r3
 8002fda:	2b64      	cmp	r3, #100	@ 0x64
 8002fdc:	d901      	bls.n	8002fe2 <HAL_RCCEx_PeriphCLKConfig+0x832>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8002fde:	2303      	movs	r3, #3
 8002fe0:	e007      	b.n	8002ff2 <HAL_RCCEx_PeriphCLKConfig+0x842>
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 8002fe2:	4b06      	ldr	r3, [pc, #24]	@ (8002ffc <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8002fe4:	681b      	ldr	r3, [r3, #0]
 8002fe6:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8002fea:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8002fee:	d1ef      	bne.n	8002fd0 <HAL_RCCEx_PeriphCLKConfig+0x820>
      }
    }
  }
  return HAL_OK;
 8002ff0:	2300      	movs	r3, #0
}
 8002ff2:	4618      	mov	r0, r3
 8002ff4:	3720      	adds	r7, #32
 8002ff6:	46bd      	mov	sp, r7
 8002ff8:	bd80      	pop	{r7, pc}
 8002ffa:	bf00      	nop
 8002ffc:	40023800 	.word	0x40023800

08003000 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8003000:	b580      	push	{r7, lr}
 8003002:	b082      	sub	sp, #8
 8003004:	af00      	add	r7, sp, #0
 8003006:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8003008:	687b      	ldr	r3, [r7, #4]
 800300a:	2b00      	cmp	r3, #0
 800300c:	d101      	bne.n	8003012 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800300e:	2301      	movs	r3, #1
 8003010:	e049      	b.n	80030a6 <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8003012:	687b      	ldr	r3, [r7, #4]
 8003014:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003018:	b2db      	uxtb	r3, r3
 800301a:	2b00      	cmp	r3, #0
 800301c:	d106      	bne.n	800302c <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800301e:	687b      	ldr	r3, [r7, #4]
 8003020:	2200      	movs	r2, #0
 8003022:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8003026:	6878      	ldr	r0, [r7, #4]
 8003028:	f7fe f9ae 	bl	8001388 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800302c:	687b      	ldr	r3, [r7, #4]
 800302e:	2202      	movs	r2, #2
 8003030:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8003034:	687b      	ldr	r3, [r7, #4]
 8003036:	681a      	ldr	r2, [r3, #0]
 8003038:	687b      	ldr	r3, [r7, #4]
 800303a:	3304      	adds	r3, #4
 800303c:	4619      	mov	r1, r3
 800303e:	4610      	mov	r0, r2
 8003040:	f000 fbe0 	bl	8003804 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8003044:	687b      	ldr	r3, [r7, #4]
 8003046:	2201      	movs	r2, #1
 8003048:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800304c:	687b      	ldr	r3, [r7, #4]
 800304e:	2201      	movs	r2, #1
 8003050:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8003054:	687b      	ldr	r3, [r7, #4]
 8003056:	2201      	movs	r2, #1
 8003058:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800305c:	687b      	ldr	r3, [r7, #4]
 800305e:	2201      	movs	r2, #1
 8003060:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8003064:	687b      	ldr	r3, [r7, #4]
 8003066:	2201      	movs	r2, #1
 8003068:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 800306c:	687b      	ldr	r3, [r7, #4]
 800306e:	2201      	movs	r2, #1
 8003070:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8003074:	687b      	ldr	r3, [r7, #4]
 8003076:	2201      	movs	r2, #1
 8003078:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800307c:	687b      	ldr	r3, [r7, #4]
 800307e:	2201      	movs	r2, #1
 8003080:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8003084:	687b      	ldr	r3, [r7, #4]
 8003086:	2201      	movs	r2, #1
 8003088:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800308c:	687b      	ldr	r3, [r7, #4]
 800308e:	2201      	movs	r2, #1
 8003090:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8003094:	687b      	ldr	r3, [r7, #4]
 8003096:	2201      	movs	r2, #1
 8003098:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800309c:	687b      	ldr	r3, [r7, #4]
 800309e:	2201      	movs	r2, #1
 80030a0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 80030a4:	2300      	movs	r3, #0
}
 80030a6:	4618      	mov	r0, r3
 80030a8:	3708      	adds	r7, #8
 80030aa:	46bd      	mov	sp, r7
 80030ac:	bd80      	pop	{r7, pc}
	...

080030b0 <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 80030b0:	b480      	push	{r7}
 80030b2:	b085      	sub	sp, #20
 80030b4:	af00      	add	r7, sp, #0
 80030b6:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 80030b8:	687b      	ldr	r3, [r7, #4]
 80030ba:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80030be:	b2db      	uxtb	r3, r3
 80030c0:	2b01      	cmp	r3, #1
 80030c2:	d001      	beq.n	80030c8 <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 80030c4:	2301      	movs	r3, #1
 80030c6:	e04c      	b.n	8003162 <HAL_TIM_Base_Start+0xb2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80030c8:	687b      	ldr	r3, [r7, #4]
 80030ca:	2202      	movs	r2, #2
 80030cc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80030d0:	687b      	ldr	r3, [r7, #4]
 80030d2:	681b      	ldr	r3, [r3, #0]
 80030d4:	4a26      	ldr	r2, [pc, #152]	@ (8003170 <HAL_TIM_Base_Start+0xc0>)
 80030d6:	4293      	cmp	r3, r2
 80030d8:	d022      	beq.n	8003120 <HAL_TIM_Base_Start+0x70>
 80030da:	687b      	ldr	r3, [r7, #4]
 80030dc:	681b      	ldr	r3, [r3, #0]
 80030de:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80030e2:	d01d      	beq.n	8003120 <HAL_TIM_Base_Start+0x70>
 80030e4:	687b      	ldr	r3, [r7, #4]
 80030e6:	681b      	ldr	r3, [r3, #0]
 80030e8:	4a22      	ldr	r2, [pc, #136]	@ (8003174 <HAL_TIM_Base_Start+0xc4>)
 80030ea:	4293      	cmp	r3, r2
 80030ec:	d018      	beq.n	8003120 <HAL_TIM_Base_Start+0x70>
 80030ee:	687b      	ldr	r3, [r7, #4]
 80030f0:	681b      	ldr	r3, [r3, #0]
 80030f2:	4a21      	ldr	r2, [pc, #132]	@ (8003178 <HAL_TIM_Base_Start+0xc8>)
 80030f4:	4293      	cmp	r3, r2
 80030f6:	d013      	beq.n	8003120 <HAL_TIM_Base_Start+0x70>
 80030f8:	687b      	ldr	r3, [r7, #4]
 80030fa:	681b      	ldr	r3, [r3, #0]
 80030fc:	4a1f      	ldr	r2, [pc, #124]	@ (800317c <HAL_TIM_Base_Start+0xcc>)
 80030fe:	4293      	cmp	r3, r2
 8003100:	d00e      	beq.n	8003120 <HAL_TIM_Base_Start+0x70>
 8003102:	687b      	ldr	r3, [r7, #4]
 8003104:	681b      	ldr	r3, [r3, #0]
 8003106:	4a1e      	ldr	r2, [pc, #120]	@ (8003180 <HAL_TIM_Base_Start+0xd0>)
 8003108:	4293      	cmp	r3, r2
 800310a:	d009      	beq.n	8003120 <HAL_TIM_Base_Start+0x70>
 800310c:	687b      	ldr	r3, [r7, #4]
 800310e:	681b      	ldr	r3, [r3, #0]
 8003110:	4a1c      	ldr	r2, [pc, #112]	@ (8003184 <HAL_TIM_Base_Start+0xd4>)
 8003112:	4293      	cmp	r3, r2
 8003114:	d004      	beq.n	8003120 <HAL_TIM_Base_Start+0x70>
 8003116:	687b      	ldr	r3, [r7, #4]
 8003118:	681b      	ldr	r3, [r3, #0]
 800311a:	4a1b      	ldr	r2, [pc, #108]	@ (8003188 <HAL_TIM_Base_Start+0xd8>)
 800311c:	4293      	cmp	r3, r2
 800311e:	d115      	bne.n	800314c <HAL_TIM_Base_Start+0x9c>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8003120:	687b      	ldr	r3, [r7, #4]
 8003122:	681b      	ldr	r3, [r3, #0]
 8003124:	689a      	ldr	r2, [r3, #8]
 8003126:	4b19      	ldr	r3, [pc, #100]	@ (800318c <HAL_TIM_Base_Start+0xdc>)
 8003128:	4013      	ands	r3, r2
 800312a:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800312c:	68fb      	ldr	r3, [r7, #12]
 800312e:	2b06      	cmp	r3, #6
 8003130:	d015      	beq.n	800315e <HAL_TIM_Base_Start+0xae>
 8003132:	68fb      	ldr	r3, [r7, #12]
 8003134:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003138:	d011      	beq.n	800315e <HAL_TIM_Base_Start+0xae>
    {
      __HAL_TIM_ENABLE(htim);
 800313a:	687b      	ldr	r3, [r7, #4]
 800313c:	681b      	ldr	r3, [r3, #0]
 800313e:	681a      	ldr	r2, [r3, #0]
 8003140:	687b      	ldr	r3, [r7, #4]
 8003142:	681b      	ldr	r3, [r3, #0]
 8003144:	f042 0201 	orr.w	r2, r2, #1
 8003148:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800314a:	e008      	b.n	800315e <HAL_TIM_Base_Start+0xae>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800314c:	687b      	ldr	r3, [r7, #4]
 800314e:	681b      	ldr	r3, [r3, #0]
 8003150:	681a      	ldr	r2, [r3, #0]
 8003152:	687b      	ldr	r3, [r7, #4]
 8003154:	681b      	ldr	r3, [r3, #0]
 8003156:	f042 0201 	orr.w	r2, r2, #1
 800315a:	601a      	str	r2, [r3, #0]
 800315c:	e000      	b.n	8003160 <HAL_TIM_Base_Start+0xb0>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800315e:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8003160:	2300      	movs	r3, #0
}
 8003162:	4618      	mov	r0, r3
 8003164:	3714      	adds	r7, #20
 8003166:	46bd      	mov	sp, r7
 8003168:	f85d 7b04 	ldr.w	r7, [sp], #4
 800316c:	4770      	bx	lr
 800316e:	bf00      	nop
 8003170:	40010000 	.word	0x40010000
 8003174:	40000400 	.word	0x40000400
 8003178:	40000800 	.word	0x40000800
 800317c:	40000c00 	.word	0x40000c00
 8003180:	40010400 	.word	0x40010400
 8003184:	40014000 	.word	0x40014000
 8003188:	40001800 	.word	0x40001800
 800318c:	00010007 	.word	0x00010007

08003190 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8003190:	b580      	push	{r7, lr}
 8003192:	b082      	sub	sp, #8
 8003194:	af00      	add	r7, sp, #0
 8003196:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8003198:	687b      	ldr	r3, [r7, #4]
 800319a:	2b00      	cmp	r3, #0
 800319c:	d101      	bne.n	80031a2 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 800319e:	2301      	movs	r3, #1
 80031a0:	e049      	b.n	8003236 <HAL_TIM_PWM_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80031a2:	687b      	ldr	r3, [r7, #4]
 80031a4:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80031a8:	b2db      	uxtb	r3, r3
 80031aa:	2b00      	cmp	r3, #0
 80031ac:	d106      	bne.n	80031bc <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80031ae:	687b      	ldr	r3, [r7, #4]
 80031b0:	2200      	movs	r2, #0
 80031b2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 80031b6:	6878      	ldr	r0, [r7, #4]
 80031b8:	f000 f841 	bl	800323e <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80031bc:	687b      	ldr	r3, [r7, #4]
 80031be:	2202      	movs	r2, #2
 80031c0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80031c4:	687b      	ldr	r3, [r7, #4]
 80031c6:	681a      	ldr	r2, [r3, #0]
 80031c8:	687b      	ldr	r3, [r7, #4]
 80031ca:	3304      	adds	r3, #4
 80031cc:	4619      	mov	r1, r3
 80031ce:	4610      	mov	r0, r2
 80031d0:	f000 fb18 	bl	8003804 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80031d4:	687b      	ldr	r3, [r7, #4]
 80031d6:	2201      	movs	r2, #1
 80031d8:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80031dc:	687b      	ldr	r3, [r7, #4]
 80031de:	2201      	movs	r2, #1
 80031e0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80031e4:	687b      	ldr	r3, [r7, #4]
 80031e6:	2201      	movs	r2, #1
 80031e8:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80031ec:	687b      	ldr	r3, [r7, #4]
 80031ee:	2201      	movs	r2, #1
 80031f0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80031f4:	687b      	ldr	r3, [r7, #4]
 80031f6:	2201      	movs	r2, #1
 80031f8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 80031fc:	687b      	ldr	r3, [r7, #4]
 80031fe:	2201      	movs	r2, #1
 8003200:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8003204:	687b      	ldr	r3, [r7, #4]
 8003206:	2201      	movs	r2, #1
 8003208:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800320c:	687b      	ldr	r3, [r7, #4]
 800320e:	2201      	movs	r2, #1
 8003210:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8003214:	687b      	ldr	r3, [r7, #4]
 8003216:	2201      	movs	r2, #1
 8003218:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800321c:	687b      	ldr	r3, [r7, #4]
 800321e:	2201      	movs	r2, #1
 8003220:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8003224:	687b      	ldr	r3, [r7, #4]
 8003226:	2201      	movs	r2, #1
 8003228:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800322c:	687b      	ldr	r3, [r7, #4]
 800322e:	2201      	movs	r2, #1
 8003230:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8003234:	2300      	movs	r3, #0
}
 8003236:	4618      	mov	r0, r3
 8003238:	3708      	adds	r7, #8
 800323a:	46bd      	mov	sp, r7
 800323c:	bd80      	pop	{r7, pc}

0800323e <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 800323e:	b480      	push	{r7}
 8003240:	b083      	sub	sp, #12
 8003242:	af00      	add	r7, sp, #0
 8003244:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 8003246:	bf00      	nop
 8003248:	370c      	adds	r7, #12
 800324a:	46bd      	mov	sp, r7
 800324c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003250:	4770      	bx	lr
	...

08003254 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_5: TIM Channel 5 selected
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8003254:	b580      	push	{r7, lr}
 8003256:	b084      	sub	sp, #16
 8003258:	af00      	add	r7, sp, #0
 800325a:	6078      	str	r0, [r7, #4]
 800325c:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 800325e:	683b      	ldr	r3, [r7, #0]
 8003260:	2b00      	cmp	r3, #0
 8003262:	d109      	bne.n	8003278 <HAL_TIM_PWM_Start+0x24>
 8003264:	687b      	ldr	r3, [r7, #4]
 8003266:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 800326a:	b2db      	uxtb	r3, r3
 800326c:	2b01      	cmp	r3, #1
 800326e:	bf14      	ite	ne
 8003270:	2301      	movne	r3, #1
 8003272:	2300      	moveq	r3, #0
 8003274:	b2db      	uxtb	r3, r3
 8003276:	e03c      	b.n	80032f2 <HAL_TIM_PWM_Start+0x9e>
 8003278:	683b      	ldr	r3, [r7, #0]
 800327a:	2b04      	cmp	r3, #4
 800327c:	d109      	bne.n	8003292 <HAL_TIM_PWM_Start+0x3e>
 800327e:	687b      	ldr	r3, [r7, #4]
 8003280:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 8003284:	b2db      	uxtb	r3, r3
 8003286:	2b01      	cmp	r3, #1
 8003288:	bf14      	ite	ne
 800328a:	2301      	movne	r3, #1
 800328c:	2300      	moveq	r3, #0
 800328e:	b2db      	uxtb	r3, r3
 8003290:	e02f      	b.n	80032f2 <HAL_TIM_PWM_Start+0x9e>
 8003292:	683b      	ldr	r3, [r7, #0]
 8003294:	2b08      	cmp	r3, #8
 8003296:	d109      	bne.n	80032ac <HAL_TIM_PWM_Start+0x58>
 8003298:	687b      	ldr	r3, [r7, #4]
 800329a:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800329e:	b2db      	uxtb	r3, r3
 80032a0:	2b01      	cmp	r3, #1
 80032a2:	bf14      	ite	ne
 80032a4:	2301      	movne	r3, #1
 80032a6:	2300      	moveq	r3, #0
 80032a8:	b2db      	uxtb	r3, r3
 80032aa:	e022      	b.n	80032f2 <HAL_TIM_PWM_Start+0x9e>
 80032ac:	683b      	ldr	r3, [r7, #0]
 80032ae:	2b0c      	cmp	r3, #12
 80032b0:	d109      	bne.n	80032c6 <HAL_TIM_PWM_Start+0x72>
 80032b2:	687b      	ldr	r3, [r7, #4]
 80032b4:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80032b8:	b2db      	uxtb	r3, r3
 80032ba:	2b01      	cmp	r3, #1
 80032bc:	bf14      	ite	ne
 80032be:	2301      	movne	r3, #1
 80032c0:	2300      	moveq	r3, #0
 80032c2:	b2db      	uxtb	r3, r3
 80032c4:	e015      	b.n	80032f2 <HAL_TIM_PWM_Start+0x9e>
 80032c6:	683b      	ldr	r3, [r7, #0]
 80032c8:	2b10      	cmp	r3, #16
 80032ca:	d109      	bne.n	80032e0 <HAL_TIM_PWM_Start+0x8c>
 80032cc:	687b      	ldr	r3, [r7, #4]
 80032ce:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 80032d2:	b2db      	uxtb	r3, r3
 80032d4:	2b01      	cmp	r3, #1
 80032d6:	bf14      	ite	ne
 80032d8:	2301      	movne	r3, #1
 80032da:	2300      	moveq	r3, #0
 80032dc:	b2db      	uxtb	r3, r3
 80032de:	e008      	b.n	80032f2 <HAL_TIM_PWM_Start+0x9e>
 80032e0:	687b      	ldr	r3, [r7, #4]
 80032e2:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 80032e6:	b2db      	uxtb	r3, r3
 80032e8:	2b01      	cmp	r3, #1
 80032ea:	bf14      	ite	ne
 80032ec:	2301      	movne	r3, #1
 80032ee:	2300      	moveq	r3, #0
 80032f0:	b2db      	uxtb	r3, r3
 80032f2:	2b00      	cmp	r3, #0
 80032f4:	d001      	beq.n	80032fa <HAL_TIM_PWM_Start+0xa6>
  {
    return HAL_ERROR;
 80032f6:	2301      	movs	r3, #1
 80032f8:	e092      	b.n	8003420 <HAL_TIM_PWM_Start+0x1cc>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 80032fa:	683b      	ldr	r3, [r7, #0]
 80032fc:	2b00      	cmp	r3, #0
 80032fe:	d104      	bne.n	800330a <HAL_TIM_PWM_Start+0xb6>
 8003300:	687b      	ldr	r3, [r7, #4]
 8003302:	2202      	movs	r2, #2
 8003304:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8003308:	e023      	b.n	8003352 <HAL_TIM_PWM_Start+0xfe>
 800330a:	683b      	ldr	r3, [r7, #0]
 800330c:	2b04      	cmp	r3, #4
 800330e:	d104      	bne.n	800331a <HAL_TIM_PWM_Start+0xc6>
 8003310:	687b      	ldr	r3, [r7, #4]
 8003312:	2202      	movs	r2, #2
 8003314:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8003318:	e01b      	b.n	8003352 <HAL_TIM_PWM_Start+0xfe>
 800331a:	683b      	ldr	r3, [r7, #0]
 800331c:	2b08      	cmp	r3, #8
 800331e:	d104      	bne.n	800332a <HAL_TIM_PWM_Start+0xd6>
 8003320:	687b      	ldr	r3, [r7, #4]
 8003322:	2202      	movs	r2, #2
 8003324:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8003328:	e013      	b.n	8003352 <HAL_TIM_PWM_Start+0xfe>
 800332a:	683b      	ldr	r3, [r7, #0]
 800332c:	2b0c      	cmp	r3, #12
 800332e:	d104      	bne.n	800333a <HAL_TIM_PWM_Start+0xe6>
 8003330:	687b      	ldr	r3, [r7, #4]
 8003332:	2202      	movs	r2, #2
 8003334:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8003338:	e00b      	b.n	8003352 <HAL_TIM_PWM_Start+0xfe>
 800333a:	683b      	ldr	r3, [r7, #0]
 800333c:	2b10      	cmp	r3, #16
 800333e:	d104      	bne.n	800334a <HAL_TIM_PWM_Start+0xf6>
 8003340:	687b      	ldr	r3, [r7, #4]
 8003342:	2202      	movs	r2, #2
 8003344:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8003348:	e003      	b.n	8003352 <HAL_TIM_PWM_Start+0xfe>
 800334a:	687b      	ldr	r3, [r7, #4]
 800334c:	2202      	movs	r2, #2
 800334e:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8003352:	687b      	ldr	r3, [r7, #4]
 8003354:	681b      	ldr	r3, [r3, #0]
 8003356:	2201      	movs	r2, #1
 8003358:	6839      	ldr	r1, [r7, #0]
 800335a:	4618      	mov	r0, r3
 800335c:	f000 fdf6 	bl	8003f4c <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8003360:	687b      	ldr	r3, [r7, #4]
 8003362:	681b      	ldr	r3, [r3, #0]
 8003364:	4a30      	ldr	r2, [pc, #192]	@ (8003428 <HAL_TIM_PWM_Start+0x1d4>)
 8003366:	4293      	cmp	r3, r2
 8003368:	d004      	beq.n	8003374 <HAL_TIM_PWM_Start+0x120>
 800336a:	687b      	ldr	r3, [r7, #4]
 800336c:	681b      	ldr	r3, [r3, #0]
 800336e:	4a2f      	ldr	r2, [pc, #188]	@ (800342c <HAL_TIM_PWM_Start+0x1d8>)
 8003370:	4293      	cmp	r3, r2
 8003372:	d101      	bne.n	8003378 <HAL_TIM_PWM_Start+0x124>
 8003374:	2301      	movs	r3, #1
 8003376:	e000      	b.n	800337a <HAL_TIM_PWM_Start+0x126>
 8003378:	2300      	movs	r3, #0
 800337a:	2b00      	cmp	r3, #0
 800337c:	d007      	beq.n	800338e <HAL_TIM_PWM_Start+0x13a>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 800337e:	687b      	ldr	r3, [r7, #4]
 8003380:	681b      	ldr	r3, [r3, #0]
 8003382:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8003384:	687b      	ldr	r3, [r7, #4]
 8003386:	681b      	ldr	r3, [r3, #0]
 8003388:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 800338c:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800338e:	687b      	ldr	r3, [r7, #4]
 8003390:	681b      	ldr	r3, [r3, #0]
 8003392:	4a25      	ldr	r2, [pc, #148]	@ (8003428 <HAL_TIM_PWM_Start+0x1d4>)
 8003394:	4293      	cmp	r3, r2
 8003396:	d022      	beq.n	80033de <HAL_TIM_PWM_Start+0x18a>
 8003398:	687b      	ldr	r3, [r7, #4]
 800339a:	681b      	ldr	r3, [r3, #0]
 800339c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80033a0:	d01d      	beq.n	80033de <HAL_TIM_PWM_Start+0x18a>
 80033a2:	687b      	ldr	r3, [r7, #4]
 80033a4:	681b      	ldr	r3, [r3, #0]
 80033a6:	4a22      	ldr	r2, [pc, #136]	@ (8003430 <HAL_TIM_PWM_Start+0x1dc>)
 80033a8:	4293      	cmp	r3, r2
 80033aa:	d018      	beq.n	80033de <HAL_TIM_PWM_Start+0x18a>
 80033ac:	687b      	ldr	r3, [r7, #4]
 80033ae:	681b      	ldr	r3, [r3, #0]
 80033b0:	4a20      	ldr	r2, [pc, #128]	@ (8003434 <HAL_TIM_PWM_Start+0x1e0>)
 80033b2:	4293      	cmp	r3, r2
 80033b4:	d013      	beq.n	80033de <HAL_TIM_PWM_Start+0x18a>
 80033b6:	687b      	ldr	r3, [r7, #4]
 80033b8:	681b      	ldr	r3, [r3, #0]
 80033ba:	4a1f      	ldr	r2, [pc, #124]	@ (8003438 <HAL_TIM_PWM_Start+0x1e4>)
 80033bc:	4293      	cmp	r3, r2
 80033be:	d00e      	beq.n	80033de <HAL_TIM_PWM_Start+0x18a>
 80033c0:	687b      	ldr	r3, [r7, #4]
 80033c2:	681b      	ldr	r3, [r3, #0]
 80033c4:	4a19      	ldr	r2, [pc, #100]	@ (800342c <HAL_TIM_PWM_Start+0x1d8>)
 80033c6:	4293      	cmp	r3, r2
 80033c8:	d009      	beq.n	80033de <HAL_TIM_PWM_Start+0x18a>
 80033ca:	687b      	ldr	r3, [r7, #4]
 80033cc:	681b      	ldr	r3, [r3, #0]
 80033ce:	4a1b      	ldr	r2, [pc, #108]	@ (800343c <HAL_TIM_PWM_Start+0x1e8>)
 80033d0:	4293      	cmp	r3, r2
 80033d2:	d004      	beq.n	80033de <HAL_TIM_PWM_Start+0x18a>
 80033d4:	687b      	ldr	r3, [r7, #4]
 80033d6:	681b      	ldr	r3, [r3, #0]
 80033d8:	4a19      	ldr	r2, [pc, #100]	@ (8003440 <HAL_TIM_PWM_Start+0x1ec>)
 80033da:	4293      	cmp	r3, r2
 80033dc:	d115      	bne.n	800340a <HAL_TIM_PWM_Start+0x1b6>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80033de:	687b      	ldr	r3, [r7, #4]
 80033e0:	681b      	ldr	r3, [r3, #0]
 80033e2:	689a      	ldr	r2, [r3, #8]
 80033e4:	4b17      	ldr	r3, [pc, #92]	@ (8003444 <HAL_TIM_PWM_Start+0x1f0>)
 80033e6:	4013      	ands	r3, r2
 80033e8:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80033ea:	68fb      	ldr	r3, [r7, #12]
 80033ec:	2b06      	cmp	r3, #6
 80033ee:	d015      	beq.n	800341c <HAL_TIM_PWM_Start+0x1c8>
 80033f0:	68fb      	ldr	r3, [r7, #12]
 80033f2:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80033f6:	d011      	beq.n	800341c <HAL_TIM_PWM_Start+0x1c8>
    {
      __HAL_TIM_ENABLE(htim);
 80033f8:	687b      	ldr	r3, [r7, #4]
 80033fa:	681b      	ldr	r3, [r3, #0]
 80033fc:	681a      	ldr	r2, [r3, #0]
 80033fe:	687b      	ldr	r3, [r7, #4]
 8003400:	681b      	ldr	r3, [r3, #0]
 8003402:	f042 0201 	orr.w	r2, r2, #1
 8003406:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003408:	e008      	b.n	800341c <HAL_TIM_PWM_Start+0x1c8>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800340a:	687b      	ldr	r3, [r7, #4]
 800340c:	681b      	ldr	r3, [r3, #0]
 800340e:	681a      	ldr	r2, [r3, #0]
 8003410:	687b      	ldr	r3, [r7, #4]
 8003412:	681b      	ldr	r3, [r3, #0]
 8003414:	f042 0201 	orr.w	r2, r2, #1
 8003418:	601a      	str	r2, [r3, #0]
 800341a:	e000      	b.n	800341e <HAL_TIM_PWM_Start+0x1ca>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800341c:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 800341e:	2300      	movs	r3, #0
}
 8003420:	4618      	mov	r0, r3
 8003422:	3710      	adds	r7, #16
 8003424:	46bd      	mov	sp, r7
 8003426:	bd80      	pop	{r7, pc}
 8003428:	40010000 	.word	0x40010000
 800342c:	40010400 	.word	0x40010400
 8003430:	40000400 	.word	0x40000400
 8003434:	40000800 	.word	0x40000800
 8003438:	40000c00 	.word	0x40000c00
 800343c:	40014000 	.word	0x40014000
 8003440:	40001800 	.word	0x40001800
 8003444:	00010007 	.word	0x00010007

08003448 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8003448:	b580      	push	{r7, lr}
 800344a:	b086      	sub	sp, #24
 800344c:	af00      	add	r7, sp, #0
 800344e:	60f8      	str	r0, [r7, #12]
 8003450:	60b9      	str	r1, [r7, #8]
 8003452:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8003454:	2300      	movs	r3, #0
 8003456:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8003458:	68fb      	ldr	r3, [r7, #12]
 800345a:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800345e:	2b01      	cmp	r3, #1
 8003460:	d101      	bne.n	8003466 <HAL_TIM_PWM_ConfigChannel+0x1e>
 8003462:	2302      	movs	r3, #2
 8003464:	e0ff      	b.n	8003666 <HAL_TIM_PWM_ConfigChannel+0x21e>
 8003466:	68fb      	ldr	r3, [r7, #12]
 8003468:	2201      	movs	r2, #1
 800346a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 800346e:	687b      	ldr	r3, [r7, #4]
 8003470:	2b14      	cmp	r3, #20
 8003472:	f200 80f0 	bhi.w	8003656 <HAL_TIM_PWM_ConfigChannel+0x20e>
 8003476:	a201      	add	r2, pc, #4	@ (adr r2, 800347c <HAL_TIM_PWM_ConfigChannel+0x34>)
 8003478:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800347c:	080034d1 	.word	0x080034d1
 8003480:	08003657 	.word	0x08003657
 8003484:	08003657 	.word	0x08003657
 8003488:	08003657 	.word	0x08003657
 800348c:	08003511 	.word	0x08003511
 8003490:	08003657 	.word	0x08003657
 8003494:	08003657 	.word	0x08003657
 8003498:	08003657 	.word	0x08003657
 800349c:	08003553 	.word	0x08003553
 80034a0:	08003657 	.word	0x08003657
 80034a4:	08003657 	.word	0x08003657
 80034a8:	08003657 	.word	0x08003657
 80034ac:	08003593 	.word	0x08003593
 80034b0:	08003657 	.word	0x08003657
 80034b4:	08003657 	.word	0x08003657
 80034b8:	08003657 	.word	0x08003657
 80034bc:	080035d5 	.word	0x080035d5
 80034c0:	08003657 	.word	0x08003657
 80034c4:	08003657 	.word	0x08003657
 80034c8:	08003657 	.word	0x08003657
 80034cc:	08003615 	.word	0x08003615
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 80034d0:	68fb      	ldr	r3, [r7, #12]
 80034d2:	681b      	ldr	r3, [r3, #0]
 80034d4:	68b9      	ldr	r1, [r7, #8]
 80034d6:	4618      	mov	r0, r3
 80034d8:	f000 fa40 	bl	800395c <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 80034dc:	68fb      	ldr	r3, [r7, #12]
 80034de:	681b      	ldr	r3, [r3, #0]
 80034e0:	699a      	ldr	r2, [r3, #24]
 80034e2:	68fb      	ldr	r3, [r7, #12]
 80034e4:	681b      	ldr	r3, [r3, #0]
 80034e6:	f042 0208 	orr.w	r2, r2, #8
 80034ea:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 80034ec:	68fb      	ldr	r3, [r7, #12]
 80034ee:	681b      	ldr	r3, [r3, #0]
 80034f0:	699a      	ldr	r2, [r3, #24]
 80034f2:	68fb      	ldr	r3, [r7, #12]
 80034f4:	681b      	ldr	r3, [r3, #0]
 80034f6:	f022 0204 	bic.w	r2, r2, #4
 80034fa:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 80034fc:	68fb      	ldr	r3, [r7, #12]
 80034fe:	681b      	ldr	r3, [r3, #0]
 8003500:	6999      	ldr	r1, [r3, #24]
 8003502:	68bb      	ldr	r3, [r7, #8]
 8003504:	691a      	ldr	r2, [r3, #16]
 8003506:	68fb      	ldr	r3, [r7, #12]
 8003508:	681b      	ldr	r3, [r3, #0]
 800350a:	430a      	orrs	r2, r1
 800350c:	619a      	str	r2, [r3, #24]
      break;
 800350e:	e0a5      	b.n	800365c <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8003510:	68fb      	ldr	r3, [r7, #12]
 8003512:	681b      	ldr	r3, [r3, #0]
 8003514:	68b9      	ldr	r1, [r7, #8]
 8003516:	4618      	mov	r0, r3
 8003518:	f000 fa92 	bl	8003a40 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 800351c:	68fb      	ldr	r3, [r7, #12]
 800351e:	681b      	ldr	r3, [r3, #0]
 8003520:	699a      	ldr	r2, [r3, #24]
 8003522:	68fb      	ldr	r3, [r7, #12]
 8003524:	681b      	ldr	r3, [r3, #0]
 8003526:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800352a:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 800352c:	68fb      	ldr	r3, [r7, #12]
 800352e:	681b      	ldr	r3, [r3, #0]
 8003530:	699a      	ldr	r2, [r3, #24]
 8003532:	68fb      	ldr	r3, [r7, #12]
 8003534:	681b      	ldr	r3, [r3, #0]
 8003536:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800353a:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 800353c:	68fb      	ldr	r3, [r7, #12]
 800353e:	681b      	ldr	r3, [r3, #0]
 8003540:	6999      	ldr	r1, [r3, #24]
 8003542:	68bb      	ldr	r3, [r7, #8]
 8003544:	691b      	ldr	r3, [r3, #16]
 8003546:	021a      	lsls	r2, r3, #8
 8003548:	68fb      	ldr	r3, [r7, #12]
 800354a:	681b      	ldr	r3, [r3, #0]
 800354c:	430a      	orrs	r2, r1
 800354e:	619a      	str	r2, [r3, #24]
      break;
 8003550:	e084      	b.n	800365c <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8003552:	68fb      	ldr	r3, [r7, #12]
 8003554:	681b      	ldr	r3, [r3, #0]
 8003556:	68b9      	ldr	r1, [r7, #8]
 8003558:	4618      	mov	r0, r3
 800355a:	f000 fae9 	bl	8003b30 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 800355e:	68fb      	ldr	r3, [r7, #12]
 8003560:	681b      	ldr	r3, [r3, #0]
 8003562:	69da      	ldr	r2, [r3, #28]
 8003564:	68fb      	ldr	r3, [r7, #12]
 8003566:	681b      	ldr	r3, [r3, #0]
 8003568:	f042 0208 	orr.w	r2, r2, #8
 800356c:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 800356e:	68fb      	ldr	r3, [r7, #12]
 8003570:	681b      	ldr	r3, [r3, #0]
 8003572:	69da      	ldr	r2, [r3, #28]
 8003574:	68fb      	ldr	r3, [r7, #12]
 8003576:	681b      	ldr	r3, [r3, #0]
 8003578:	f022 0204 	bic.w	r2, r2, #4
 800357c:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 800357e:	68fb      	ldr	r3, [r7, #12]
 8003580:	681b      	ldr	r3, [r3, #0]
 8003582:	69d9      	ldr	r1, [r3, #28]
 8003584:	68bb      	ldr	r3, [r7, #8]
 8003586:	691a      	ldr	r2, [r3, #16]
 8003588:	68fb      	ldr	r3, [r7, #12]
 800358a:	681b      	ldr	r3, [r3, #0]
 800358c:	430a      	orrs	r2, r1
 800358e:	61da      	str	r2, [r3, #28]
      break;
 8003590:	e064      	b.n	800365c <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8003592:	68fb      	ldr	r3, [r7, #12]
 8003594:	681b      	ldr	r3, [r3, #0]
 8003596:	68b9      	ldr	r1, [r7, #8]
 8003598:	4618      	mov	r0, r3
 800359a:	f000 fb3f 	bl	8003c1c <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 800359e:	68fb      	ldr	r3, [r7, #12]
 80035a0:	681b      	ldr	r3, [r3, #0]
 80035a2:	69da      	ldr	r2, [r3, #28]
 80035a4:	68fb      	ldr	r3, [r7, #12]
 80035a6:	681b      	ldr	r3, [r3, #0]
 80035a8:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80035ac:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 80035ae:	68fb      	ldr	r3, [r7, #12]
 80035b0:	681b      	ldr	r3, [r3, #0]
 80035b2:	69da      	ldr	r2, [r3, #28]
 80035b4:	68fb      	ldr	r3, [r7, #12]
 80035b6:	681b      	ldr	r3, [r3, #0]
 80035b8:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80035bc:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 80035be:	68fb      	ldr	r3, [r7, #12]
 80035c0:	681b      	ldr	r3, [r3, #0]
 80035c2:	69d9      	ldr	r1, [r3, #28]
 80035c4:	68bb      	ldr	r3, [r7, #8]
 80035c6:	691b      	ldr	r3, [r3, #16]
 80035c8:	021a      	lsls	r2, r3, #8
 80035ca:	68fb      	ldr	r3, [r7, #12]
 80035cc:	681b      	ldr	r3, [r3, #0]
 80035ce:	430a      	orrs	r2, r1
 80035d0:	61da      	str	r2, [r3, #28]
      break;
 80035d2:	e043      	b.n	800365c <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 80035d4:	68fb      	ldr	r3, [r7, #12]
 80035d6:	681b      	ldr	r3, [r3, #0]
 80035d8:	68b9      	ldr	r1, [r7, #8]
 80035da:	4618      	mov	r0, r3
 80035dc:	f000 fb76 	bl	8003ccc <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 80035e0:	68fb      	ldr	r3, [r7, #12]
 80035e2:	681b      	ldr	r3, [r3, #0]
 80035e4:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 80035e6:	68fb      	ldr	r3, [r7, #12]
 80035e8:	681b      	ldr	r3, [r3, #0]
 80035ea:	f042 0208 	orr.w	r2, r2, #8
 80035ee:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 80035f0:	68fb      	ldr	r3, [r7, #12]
 80035f2:	681b      	ldr	r3, [r3, #0]
 80035f4:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 80035f6:	68fb      	ldr	r3, [r7, #12]
 80035f8:	681b      	ldr	r3, [r3, #0]
 80035fa:	f022 0204 	bic.w	r2, r2, #4
 80035fe:	655a      	str	r2, [r3, #84]	@ 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 8003600:	68fb      	ldr	r3, [r7, #12]
 8003602:	681b      	ldr	r3, [r3, #0]
 8003604:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 8003606:	68bb      	ldr	r3, [r7, #8]
 8003608:	691a      	ldr	r2, [r3, #16]
 800360a:	68fb      	ldr	r3, [r7, #12]
 800360c:	681b      	ldr	r3, [r3, #0]
 800360e:	430a      	orrs	r2, r1
 8003610:	655a      	str	r2, [r3, #84]	@ 0x54
      break;
 8003612:	e023      	b.n	800365c <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 8003614:	68fb      	ldr	r3, [r7, #12]
 8003616:	681b      	ldr	r3, [r3, #0]
 8003618:	68b9      	ldr	r1, [r7, #8]
 800361a:	4618      	mov	r0, r3
 800361c:	f000 fba8 	bl	8003d70 <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 8003620:	68fb      	ldr	r3, [r7, #12]
 8003622:	681b      	ldr	r3, [r3, #0]
 8003624:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8003626:	68fb      	ldr	r3, [r7, #12]
 8003628:	681b      	ldr	r3, [r3, #0]
 800362a:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800362e:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 8003630:	68fb      	ldr	r3, [r7, #12]
 8003632:	681b      	ldr	r3, [r3, #0]
 8003634:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8003636:	68fb      	ldr	r3, [r7, #12]
 8003638:	681b      	ldr	r3, [r3, #0]
 800363a:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800363e:	655a      	str	r2, [r3, #84]	@ 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 8003640:	68fb      	ldr	r3, [r7, #12]
 8003642:	681b      	ldr	r3, [r3, #0]
 8003644:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 8003646:	68bb      	ldr	r3, [r7, #8]
 8003648:	691b      	ldr	r3, [r3, #16]
 800364a:	021a      	lsls	r2, r3, #8
 800364c:	68fb      	ldr	r3, [r7, #12]
 800364e:	681b      	ldr	r3, [r3, #0]
 8003650:	430a      	orrs	r2, r1
 8003652:	655a      	str	r2, [r3, #84]	@ 0x54
      break;
 8003654:	e002      	b.n	800365c <HAL_TIM_PWM_ConfigChannel+0x214>
    }

    default:
      status = HAL_ERROR;
 8003656:	2301      	movs	r3, #1
 8003658:	75fb      	strb	r3, [r7, #23]
      break;
 800365a:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 800365c:	68fb      	ldr	r3, [r7, #12]
 800365e:	2200      	movs	r2, #0
 8003660:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8003664:	7dfb      	ldrb	r3, [r7, #23]
}
 8003666:	4618      	mov	r0, r3
 8003668:	3718      	adds	r7, #24
 800366a:	46bd      	mov	sp, r7
 800366c:	bd80      	pop	{r7, pc}
 800366e:	bf00      	nop

08003670 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8003670:	b580      	push	{r7, lr}
 8003672:	b084      	sub	sp, #16
 8003674:	af00      	add	r7, sp, #0
 8003676:	6078      	str	r0, [r7, #4]
 8003678:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800367a:	2300      	movs	r3, #0
 800367c:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800367e:	687b      	ldr	r3, [r7, #4]
 8003680:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8003684:	2b01      	cmp	r3, #1
 8003686:	d101      	bne.n	800368c <HAL_TIM_ConfigClockSource+0x1c>
 8003688:	2302      	movs	r3, #2
 800368a:	e0b4      	b.n	80037f6 <HAL_TIM_ConfigClockSource+0x186>
 800368c:	687b      	ldr	r3, [r7, #4]
 800368e:	2201      	movs	r2, #1
 8003690:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8003694:	687b      	ldr	r3, [r7, #4]
 8003696:	2202      	movs	r2, #2
 8003698:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 800369c:	687b      	ldr	r3, [r7, #4]
 800369e:	681b      	ldr	r3, [r3, #0]
 80036a0:	689b      	ldr	r3, [r3, #8]
 80036a2:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 80036a4:	68ba      	ldr	r2, [r7, #8]
 80036a6:	4b56      	ldr	r3, [pc, #344]	@ (8003800 <HAL_TIM_ConfigClockSource+0x190>)
 80036a8:	4013      	ands	r3, r2
 80036aa:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80036ac:	68bb      	ldr	r3, [r7, #8]
 80036ae:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 80036b2:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 80036b4:	687b      	ldr	r3, [r7, #4]
 80036b6:	681b      	ldr	r3, [r3, #0]
 80036b8:	68ba      	ldr	r2, [r7, #8]
 80036ba:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 80036bc:	683b      	ldr	r3, [r7, #0]
 80036be:	681b      	ldr	r3, [r3, #0]
 80036c0:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80036c4:	d03e      	beq.n	8003744 <HAL_TIM_ConfigClockSource+0xd4>
 80036c6:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80036ca:	f200 8087 	bhi.w	80037dc <HAL_TIM_ConfigClockSource+0x16c>
 80036ce:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80036d2:	f000 8086 	beq.w	80037e2 <HAL_TIM_ConfigClockSource+0x172>
 80036d6:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80036da:	d87f      	bhi.n	80037dc <HAL_TIM_ConfigClockSource+0x16c>
 80036dc:	2b70      	cmp	r3, #112	@ 0x70
 80036de:	d01a      	beq.n	8003716 <HAL_TIM_ConfigClockSource+0xa6>
 80036e0:	2b70      	cmp	r3, #112	@ 0x70
 80036e2:	d87b      	bhi.n	80037dc <HAL_TIM_ConfigClockSource+0x16c>
 80036e4:	2b60      	cmp	r3, #96	@ 0x60
 80036e6:	d050      	beq.n	800378a <HAL_TIM_ConfigClockSource+0x11a>
 80036e8:	2b60      	cmp	r3, #96	@ 0x60
 80036ea:	d877      	bhi.n	80037dc <HAL_TIM_ConfigClockSource+0x16c>
 80036ec:	2b50      	cmp	r3, #80	@ 0x50
 80036ee:	d03c      	beq.n	800376a <HAL_TIM_ConfigClockSource+0xfa>
 80036f0:	2b50      	cmp	r3, #80	@ 0x50
 80036f2:	d873      	bhi.n	80037dc <HAL_TIM_ConfigClockSource+0x16c>
 80036f4:	2b40      	cmp	r3, #64	@ 0x40
 80036f6:	d058      	beq.n	80037aa <HAL_TIM_ConfigClockSource+0x13a>
 80036f8:	2b40      	cmp	r3, #64	@ 0x40
 80036fa:	d86f      	bhi.n	80037dc <HAL_TIM_ConfigClockSource+0x16c>
 80036fc:	2b30      	cmp	r3, #48	@ 0x30
 80036fe:	d064      	beq.n	80037ca <HAL_TIM_ConfigClockSource+0x15a>
 8003700:	2b30      	cmp	r3, #48	@ 0x30
 8003702:	d86b      	bhi.n	80037dc <HAL_TIM_ConfigClockSource+0x16c>
 8003704:	2b20      	cmp	r3, #32
 8003706:	d060      	beq.n	80037ca <HAL_TIM_ConfigClockSource+0x15a>
 8003708:	2b20      	cmp	r3, #32
 800370a:	d867      	bhi.n	80037dc <HAL_TIM_ConfigClockSource+0x16c>
 800370c:	2b00      	cmp	r3, #0
 800370e:	d05c      	beq.n	80037ca <HAL_TIM_ConfigClockSource+0x15a>
 8003710:	2b10      	cmp	r3, #16
 8003712:	d05a      	beq.n	80037ca <HAL_TIM_ConfigClockSource+0x15a>
 8003714:	e062      	b.n	80037dc <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8003716:	687b      	ldr	r3, [r7, #4]
 8003718:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 800371a:	683b      	ldr	r3, [r7, #0]
 800371c:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 800371e:	683b      	ldr	r3, [r7, #0]
 8003720:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8003722:	683b      	ldr	r3, [r7, #0]
 8003724:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8003726:	f000 fbf1 	bl	8003f0c <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 800372a:	687b      	ldr	r3, [r7, #4]
 800372c:	681b      	ldr	r3, [r3, #0]
 800372e:	689b      	ldr	r3, [r3, #8]
 8003730:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8003732:	68bb      	ldr	r3, [r7, #8]
 8003734:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 8003738:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 800373a:	687b      	ldr	r3, [r7, #4]
 800373c:	681b      	ldr	r3, [r3, #0]
 800373e:	68ba      	ldr	r2, [r7, #8]
 8003740:	609a      	str	r2, [r3, #8]
      break;
 8003742:	e04f      	b.n	80037e4 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8003744:	687b      	ldr	r3, [r7, #4]
 8003746:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8003748:	683b      	ldr	r3, [r7, #0]
 800374a:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 800374c:	683b      	ldr	r3, [r7, #0]
 800374e:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8003750:	683b      	ldr	r3, [r7, #0]
 8003752:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8003754:	f000 fbda 	bl	8003f0c <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8003758:	687b      	ldr	r3, [r7, #4]
 800375a:	681b      	ldr	r3, [r3, #0]
 800375c:	689a      	ldr	r2, [r3, #8]
 800375e:	687b      	ldr	r3, [r7, #4]
 8003760:	681b      	ldr	r3, [r3, #0]
 8003762:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8003766:	609a      	str	r2, [r3, #8]
      break;
 8003768:	e03c      	b.n	80037e4 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800376a:	687b      	ldr	r3, [r7, #4]
 800376c:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800376e:	683b      	ldr	r3, [r7, #0]
 8003770:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8003772:	683b      	ldr	r3, [r7, #0]
 8003774:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8003776:	461a      	mov	r2, r3
 8003778:	f000 fb4e 	bl	8003e18 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 800377c:	687b      	ldr	r3, [r7, #4]
 800377e:	681b      	ldr	r3, [r3, #0]
 8003780:	2150      	movs	r1, #80	@ 0x50
 8003782:	4618      	mov	r0, r3
 8003784:	f000 fba7 	bl	8003ed6 <TIM_ITRx_SetConfig>
      break;
 8003788:	e02c      	b.n	80037e4 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 800378a:	687b      	ldr	r3, [r7, #4]
 800378c:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800378e:	683b      	ldr	r3, [r7, #0]
 8003790:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8003792:	683b      	ldr	r3, [r7, #0]
 8003794:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8003796:	461a      	mov	r2, r3
 8003798:	f000 fb6d 	bl	8003e76 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 800379c:	687b      	ldr	r3, [r7, #4]
 800379e:	681b      	ldr	r3, [r3, #0]
 80037a0:	2160      	movs	r1, #96	@ 0x60
 80037a2:	4618      	mov	r0, r3
 80037a4:	f000 fb97 	bl	8003ed6 <TIM_ITRx_SetConfig>
      break;
 80037a8:	e01c      	b.n	80037e4 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80037aa:	687b      	ldr	r3, [r7, #4]
 80037ac:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80037ae:	683b      	ldr	r3, [r7, #0]
 80037b0:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80037b2:	683b      	ldr	r3, [r7, #0]
 80037b4:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 80037b6:	461a      	mov	r2, r3
 80037b8:	f000 fb2e 	bl	8003e18 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 80037bc:	687b      	ldr	r3, [r7, #4]
 80037be:	681b      	ldr	r3, [r3, #0]
 80037c0:	2140      	movs	r1, #64	@ 0x40
 80037c2:	4618      	mov	r0, r3
 80037c4:	f000 fb87 	bl	8003ed6 <TIM_ITRx_SetConfig>
      break;
 80037c8:	e00c      	b.n	80037e4 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 80037ca:	687b      	ldr	r3, [r7, #4]
 80037cc:	681a      	ldr	r2, [r3, #0]
 80037ce:	683b      	ldr	r3, [r7, #0]
 80037d0:	681b      	ldr	r3, [r3, #0]
 80037d2:	4619      	mov	r1, r3
 80037d4:	4610      	mov	r0, r2
 80037d6:	f000 fb7e 	bl	8003ed6 <TIM_ITRx_SetConfig>
      break;
 80037da:	e003      	b.n	80037e4 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 80037dc:	2301      	movs	r3, #1
 80037de:	73fb      	strb	r3, [r7, #15]
      break;
 80037e0:	e000      	b.n	80037e4 <HAL_TIM_ConfigClockSource+0x174>
      break;
 80037e2:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 80037e4:	687b      	ldr	r3, [r7, #4]
 80037e6:	2201      	movs	r2, #1
 80037e8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 80037ec:	687b      	ldr	r3, [r7, #4]
 80037ee:	2200      	movs	r2, #0
 80037f0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 80037f4:	7bfb      	ldrb	r3, [r7, #15]
}
 80037f6:	4618      	mov	r0, r3
 80037f8:	3710      	adds	r7, #16
 80037fa:	46bd      	mov	sp, r7
 80037fc:	bd80      	pop	{r7, pc}
 80037fe:	bf00      	nop
 8003800:	fffeff88 	.word	0xfffeff88

08003804 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8003804:	b480      	push	{r7}
 8003806:	b085      	sub	sp, #20
 8003808:	af00      	add	r7, sp, #0
 800380a:	6078      	str	r0, [r7, #4]
 800380c:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800380e:	687b      	ldr	r3, [r7, #4]
 8003810:	681b      	ldr	r3, [r3, #0]
 8003812:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8003814:	687b      	ldr	r3, [r7, #4]
 8003816:	4a46      	ldr	r2, [pc, #280]	@ (8003930 <TIM_Base_SetConfig+0x12c>)
 8003818:	4293      	cmp	r3, r2
 800381a:	d013      	beq.n	8003844 <TIM_Base_SetConfig+0x40>
 800381c:	687b      	ldr	r3, [r7, #4]
 800381e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003822:	d00f      	beq.n	8003844 <TIM_Base_SetConfig+0x40>
 8003824:	687b      	ldr	r3, [r7, #4]
 8003826:	4a43      	ldr	r2, [pc, #268]	@ (8003934 <TIM_Base_SetConfig+0x130>)
 8003828:	4293      	cmp	r3, r2
 800382a:	d00b      	beq.n	8003844 <TIM_Base_SetConfig+0x40>
 800382c:	687b      	ldr	r3, [r7, #4]
 800382e:	4a42      	ldr	r2, [pc, #264]	@ (8003938 <TIM_Base_SetConfig+0x134>)
 8003830:	4293      	cmp	r3, r2
 8003832:	d007      	beq.n	8003844 <TIM_Base_SetConfig+0x40>
 8003834:	687b      	ldr	r3, [r7, #4]
 8003836:	4a41      	ldr	r2, [pc, #260]	@ (800393c <TIM_Base_SetConfig+0x138>)
 8003838:	4293      	cmp	r3, r2
 800383a:	d003      	beq.n	8003844 <TIM_Base_SetConfig+0x40>
 800383c:	687b      	ldr	r3, [r7, #4]
 800383e:	4a40      	ldr	r2, [pc, #256]	@ (8003940 <TIM_Base_SetConfig+0x13c>)
 8003840:	4293      	cmp	r3, r2
 8003842:	d108      	bne.n	8003856 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8003844:	68fb      	ldr	r3, [r7, #12]
 8003846:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800384a:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800384c:	683b      	ldr	r3, [r7, #0]
 800384e:	685b      	ldr	r3, [r3, #4]
 8003850:	68fa      	ldr	r2, [r7, #12]
 8003852:	4313      	orrs	r3, r2
 8003854:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8003856:	687b      	ldr	r3, [r7, #4]
 8003858:	4a35      	ldr	r2, [pc, #212]	@ (8003930 <TIM_Base_SetConfig+0x12c>)
 800385a:	4293      	cmp	r3, r2
 800385c:	d02b      	beq.n	80038b6 <TIM_Base_SetConfig+0xb2>
 800385e:	687b      	ldr	r3, [r7, #4]
 8003860:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003864:	d027      	beq.n	80038b6 <TIM_Base_SetConfig+0xb2>
 8003866:	687b      	ldr	r3, [r7, #4]
 8003868:	4a32      	ldr	r2, [pc, #200]	@ (8003934 <TIM_Base_SetConfig+0x130>)
 800386a:	4293      	cmp	r3, r2
 800386c:	d023      	beq.n	80038b6 <TIM_Base_SetConfig+0xb2>
 800386e:	687b      	ldr	r3, [r7, #4]
 8003870:	4a31      	ldr	r2, [pc, #196]	@ (8003938 <TIM_Base_SetConfig+0x134>)
 8003872:	4293      	cmp	r3, r2
 8003874:	d01f      	beq.n	80038b6 <TIM_Base_SetConfig+0xb2>
 8003876:	687b      	ldr	r3, [r7, #4]
 8003878:	4a30      	ldr	r2, [pc, #192]	@ (800393c <TIM_Base_SetConfig+0x138>)
 800387a:	4293      	cmp	r3, r2
 800387c:	d01b      	beq.n	80038b6 <TIM_Base_SetConfig+0xb2>
 800387e:	687b      	ldr	r3, [r7, #4]
 8003880:	4a2f      	ldr	r2, [pc, #188]	@ (8003940 <TIM_Base_SetConfig+0x13c>)
 8003882:	4293      	cmp	r3, r2
 8003884:	d017      	beq.n	80038b6 <TIM_Base_SetConfig+0xb2>
 8003886:	687b      	ldr	r3, [r7, #4]
 8003888:	4a2e      	ldr	r2, [pc, #184]	@ (8003944 <TIM_Base_SetConfig+0x140>)
 800388a:	4293      	cmp	r3, r2
 800388c:	d013      	beq.n	80038b6 <TIM_Base_SetConfig+0xb2>
 800388e:	687b      	ldr	r3, [r7, #4]
 8003890:	4a2d      	ldr	r2, [pc, #180]	@ (8003948 <TIM_Base_SetConfig+0x144>)
 8003892:	4293      	cmp	r3, r2
 8003894:	d00f      	beq.n	80038b6 <TIM_Base_SetConfig+0xb2>
 8003896:	687b      	ldr	r3, [r7, #4]
 8003898:	4a2c      	ldr	r2, [pc, #176]	@ (800394c <TIM_Base_SetConfig+0x148>)
 800389a:	4293      	cmp	r3, r2
 800389c:	d00b      	beq.n	80038b6 <TIM_Base_SetConfig+0xb2>
 800389e:	687b      	ldr	r3, [r7, #4]
 80038a0:	4a2b      	ldr	r2, [pc, #172]	@ (8003950 <TIM_Base_SetConfig+0x14c>)
 80038a2:	4293      	cmp	r3, r2
 80038a4:	d007      	beq.n	80038b6 <TIM_Base_SetConfig+0xb2>
 80038a6:	687b      	ldr	r3, [r7, #4]
 80038a8:	4a2a      	ldr	r2, [pc, #168]	@ (8003954 <TIM_Base_SetConfig+0x150>)
 80038aa:	4293      	cmp	r3, r2
 80038ac:	d003      	beq.n	80038b6 <TIM_Base_SetConfig+0xb2>
 80038ae:	687b      	ldr	r3, [r7, #4]
 80038b0:	4a29      	ldr	r2, [pc, #164]	@ (8003958 <TIM_Base_SetConfig+0x154>)
 80038b2:	4293      	cmp	r3, r2
 80038b4:	d108      	bne.n	80038c8 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80038b6:	68fb      	ldr	r3, [r7, #12]
 80038b8:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80038bc:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80038be:	683b      	ldr	r3, [r7, #0]
 80038c0:	68db      	ldr	r3, [r3, #12]
 80038c2:	68fa      	ldr	r2, [r7, #12]
 80038c4:	4313      	orrs	r3, r2
 80038c6:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80038c8:	68fb      	ldr	r3, [r7, #12]
 80038ca:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 80038ce:	683b      	ldr	r3, [r7, #0]
 80038d0:	695b      	ldr	r3, [r3, #20]
 80038d2:	4313      	orrs	r3, r2
 80038d4:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80038d6:	687b      	ldr	r3, [r7, #4]
 80038d8:	68fa      	ldr	r2, [r7, #12]
 80038da:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80038dc:	683b      	ldr	r3, [r7, #0]
 80038de:	689a      	ldr	r2, [r3, #8]
 80038e0:	687b      	ldr	r3, [r7, #4]
 80038e2:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80038e4:	683b      	ldr	r3, [r7, #0]
 80038e6:	681a      	ldr	r2, [r3, #0]
 80038e8:	687b      	ldr	r3, [r7, #4]
 80038ea:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80038ec:	687b      	ldr	r3, [r7, #4]
 80038ee:	4a10      	ldr	r2, [pc, #64]	@ (8003930 <TIM_Base_SetConfig+0x12c>)
 80038f0:	4293      	cmp	r3, r2
 80038f2:	d003      	beq.n	80038fc <TIM_Base_SetConfig+0xf8>
 80038f4:	687b      	ldr	r3, [r7, #4]
 80038f6:	4a12      	ldr	r2, [pc, #72]	@ (8003940 <TIM_Base_SetConfig+0x13c>)
 80038f8:	4293      	cmp	r3, r2
 80038fa:	d103      	bne.n	8003904 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80038fc:	683b      	ldr	r3, [r7, #0]
 80038fe:	691a      	ldr	r2, [r3, #16]
 8003900:	687b      	ldr	r3, [r7, #4]
 8003902:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8003904:	687b      	ldr	r3, [r7, #4]
 8003906:	2201      	movs	r2, #1
 8003908:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 800390a:	687b      	ldr	r3, [r7, #4]
 800390c:	691b      	ldr	r3, [r3, #16]
 800390e:	f003 0301 	and.w	r3, r3, #1
 8003912:	2b01      	cmp	r3, #1
 8003914:	d105      	bne.n	8003922 <TIM_Base_SetConfig+0x11e>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8003916:	687b      	ldr	r3, [r7, #4]
 8003918:	691b      	ldr	r3, [r3, #16]
 800391a:	f023 0201 	bic.w	r2, r3, #1
 800391e:	687b      	ldr	r3, [r7, #4]
 8003920:	611a      	str	r2, [r3, #16]
  }
}
 8003922:	bf00      	nop
 8003924:	3714      	adds	r7, #20
 8003926:	46bd      	mov	sp, r7
 8003928:	f85d 7b04 	ldr.w	r7, [sp], #4
 800392c:	4770      	bx	lr
 800392e:	bf00      	nop
 8003930:	40010000 	.word	0x40010000
 8003934:	40000400 	.word	0x40000400
 8003938:	40000800 	.word	0x40000800
 800393c:	40000c00 	.word	0x40000c00
 8003940:	40010400 	.word	0x40010400
 8003944:	40014000 	.word	0x40014000
 8003948:	40014400 	.word	0x40014400
 800394c:	40014800 	.word	0x40014800
 8003950:	40001800 	.word	0x40001800
 8003954:	40001c00 	.word	0x40001c00
 8003958:	40002000 	.word	0x40002000

0800395c <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800395c:	b480      	push	{r7}
 800395e:	b087      	sub	sp, #28
 8003960:	af00      	add	r7, sp, #0
 8003962:	6078      	str	r0, [r7, #4]
 8003964:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8003966:	687b      	ldr	r3, [r7, #4]
 8003968:	6a1b      	ldr	r3, [r3, #32]
 800396a:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800396c:	687b      	ldr	r3, [r7, #4]
 800396e:	6a1b      	ldr	r3, [r3, #32]
 8003970:	f023 0201 	bic.w	r2, r3, #1
 8003974:	687b      	ldr	r3, [r7, #4]
 8003976:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003978:	687b      	ldr	r3, [r7, #4]
 800397a:	685b      	ldr	r3, [r3, #4]
 800397c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800397e:	687b      	ldr	r3, [r7, #4]
 8003980:	699b      	ldr	r3, [r3, #24]
 8003982:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8003984:	68fa      	ldr	r2, [r7, #12]
 8003986:	4b2b      	ldr	r3, [pc, #172]	@ (8003a34 <TIM_OC1_SetConfig+0xd8>)
 8003988:	4013      	ands	r3, r2
 800398a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 800398c:	68fb      	ldr	r3, [r7, #12]
 800398e:	f023 0303 	bic.w	r3, r3, #3
 8003992:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8003994:	683b      	ldr	r3, [r7, #0]
 8003996:	681b      	ldr	r3, [r3, #0]
 8003998:	68fa      	ldr	r2, [r7, #12]
 800399a:	4313      	orrs	r3, r2
 800399c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 800399e:	697b      	ldr	r3, [r7, #20]
 80039a0:	f023 0302 	bic.w	r3, r3, #2
 80039a4:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 80039a6:	683b      	ldr	r3, [r7, #0]
 80039a8:	689b      	ldr	r3, [r3, #8]
 80039aa:	697a      	ldr	r2, [r7, #20]
 80039ac:	4313      	orrs	r3, r2
 80039ae:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 80039b0:	687b      	ldr	r3, [r7, #4]
 80039b2:	4a21      	ldr	r2, [pc, #132]	@ (8003a38 <TIM_OC1_SetConfig+0xdc>)
 80039b4:	4293      	cmp	r3, r2
 80039b6:	d003      	beq.n	80039c0 <TIM_OC1_SetConfig+0x64>
 80039b8:	687b      	ldr	r3, [r7, #4]
 80039ba:	4a20      	ldr	r2, [pc, #128]	@ (8003a3c <TIM_OC1_SetConfig+0xe0>)
 80039bc:	4293      	cmp	r3, r2
 80039be:	d10c      	bne.n	80039da <TIM_OC1_SetConfig+0x7e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 80039c0:	697b      	ldr	r3, [r7, #20]
 80039c2:	f023 0308 	bic.w	r3, r3, #8
 80039c6:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 80039c8:	683b      	ldr	r3, [r7, #0]
 80039ca:	68db      	ldr	r3, [r3, #12]
 80039cc:	697a      	ldr	r2, [r7, #20]
 80039ce:	4313      	orrs	r3, r2
 80039d0:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 80039d2:	697b      	ldr	r3, [r7, #20]
 80039d4:	f023 0304 	bic.w	r3, r3, #4
 80039d8:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80039da:	687b      	ldr	r3, [r7, #4]
 80039dc:	4a16      	ldr	r2, [pc, #88]	@ (8003a38 <TIM_OC1_SetConfig+0xdc>)
 80039de:	4293      	cmp	r3, r2
 80039e0:	d003      	beq.n	80039ea <TIM_OC1_SetConfig+0x8e>
 80039e2:	687b      	ldr	r3, [r7, #4]
 80039e4:	4a15      	ldr	r2, [pc, #84]	@ (8003a3c <TIM_OC1_SetConfig+0xe0>)
 80039e6:	4293      	cmp	r3, r2
 80039e8:	d111      	bne.n	8003a0e <TIM_OC1_SetConfig+0xb2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 80039ea:	693b      	ldr	r3, [r7, #16]
 80039ec:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80039f0:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 80039f2:	693b      	ldr	r3, [r7, #16]
 80039f4:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 80039f8:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 80039fa:	683b      	ldr	r3, [r7, #0]
 80039fc:	695b      	ldr	r3, [r3, #20]
 80039fe:	693a      	ldr	r2, [r7, #16]
 8003a00:	4313      	orrs	r3, r2
 8003a02:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8003a04:	683b      	ldr	r3, [r7, #0]
 8003a06:	699b      	ldr	r3, [r3, #24]
 8003a08:	693a      	ldr	r2, [r7, #16]
 8003a0a:	4313      	orrs	r3, r2
 8003a0c:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8003a0e:	687b      	ldr	r3, [r7, #4]
 8003a10:	693a      	ldr	r2, [r7, #16]
 8003a12:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8003a14:	687b      	ldr	r3, [r7, #4]
 8003a16:	68fa      	ldr	r2, [r7, #12]
 8003a18:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8003a1a:	683b      	ldr	r3, [r7, #0]
 8003a1c:	685a      	ldr	r2, [r3, #4]
 8003a1e:	687b      	ldr	r3, [r7, #4]
 8003a20:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003a22:	687b      	ldr	r3, [r7, #4]
 8003a24:	697a      	ldr	r2, [r7, #20]
 8003a26:	621a      	str	r2, [r3, #32]
}
 8003a28:	bf00      	nop
 8003a2a:	371c      	adds	r7, #28
 8003a2c:	46bd      	mov	sp, r7
 8003a2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a32:	4770      	bx	lr
 8003a34:	fffeff8f 	.word	0xfffeff8f
 8003a38:	40010000 	.word	0x40010000
 8003a3c:	40010400 	.word	0x40010400

08003a40 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8003a40:	b480      	push	{r7}
 8003a42:	b087      	sub	sp, #28
 8003a44:	af00      	add	r7, sp, #0
 8003a46:	6078      	str	r0, [r7, #4]
 8003a48:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8003a4a:	687b      	ldr	r3, [r7, #4]
 8003a4c:	6a1b      	ldr	r3, [r3, #32]
 8003a4e:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8003a50:	687b      	ldr	r3, [r7, #4]
 8003a52:	6a1b      	ldr	r3, [r3, #32]
 8003a54:	f023 0210 	bic.w	r2, r3, #16
 8003a58:	687b      	ldr	r3, [r7, #4]
 8003a5a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003a5c:	687b      	ldr	r3, [r7, #4]
 8003a5e:	685b      	ldr	r3, [r3, #4]
 8003a60:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8003a62:	687b      	ldr	r3, [r7, #4]
 8003a64:	699b      	ldr	r3, [r3, #24]
 8003a66:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8003a68:	68fa      	ldr	r2, [r7, #12]
 8003a6a:	4b2e      	ldr	r3, [pc, #184]	@ (8003b24 <TIM_OC2_SetConfig+0xe4>)
 8003a6c:	4013      	ands	r3, r2
 8003a6e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8003a70:	68fb      	ldr	r3, [r7, #12]
 8003a72:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8003a76:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8003a78:	683b      	ldr	r3, [r7, #0]
 8003a7a:	681b      	ldr	r3, [r3, #0]
 8003a7c:	021b      	lsls	r3, r3, #8
 8003a7e:	68fa      	ldr	r2, [r7, #12]
 8003a80:	4313      	orrs	r3, r2
 8003a82:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8003a84:	697b      	ldr	r3, [r7, #20]
 8003a86:	f023 0320 	bic.w	r3, r3, #32
 8003a8a:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8003a8c:	683b      	ldr	r3, [r7, #0]
 8003a8e:	689b      	ldr	r3, [r3, #8]
 8003a90:	011b      	lsls	r3, r3, #4
 8003a92:	697a      	ldr	r2, [r7, #20]
 8003a94:	4313      	orrs	r3, r2
 8003a96:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8003a98:	687b      	ldr	r3, [r7, #4]
 8003a9a:	4a23      	ldr	r2, [pc, #140]	@ (8003b28 <TIM_OC2_SetConfig+0xe8>)
 8003a9c:	4293      	cmp	r3, r2
 8003a9e:	d003      	beq.n	8003aa8 <TIM_OC2_SetConfig+0x68>
 8003aa0:	687b      	ldr	r3, [r7, #4]
 8003aa2:	4a22      	ldr	r2, [pc, #136]	@ (8003b2c <TIM_OC2_SetConfig+0xec>)
 8003aa4:	4293      	cmp	r3, r2
 8003aa6:	d10d      	bne.n	8003ac4 <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8003aa8:	697b      	ldr	r3, [r7, #20]
 8003aaa:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8003aae:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8003ab0:	683b      	ldr	r3, [r7, #0]
 8003ab2:	68db      	ldr	r3, [r3, #12]
 8003ab4:	011b      	lsls	r3, r3, #4
 8003ab6:	697a      	ldr	r2, [r7, #20]
 8003ab8:	4313      	orrs	r3, r2
 8003aba:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8003abc:	697b      	ldr	r3, [r7, #20]
 8003abe:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8003ac2:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8003ac4:	687b      	ldr	r3, [r7, #4]
 8003ac6:	4a18      	ldr	r2, [pc, #96]	@ (8003b28 <TIM_OC2_SetConfig+0xe8>)
 8003ac8:	4293      	cmp	r3, r2
 8003aca:	d003      	beq.n	8003ad4 <TIM_OC2_SetConfig+0x94>
 8003acc:	687b      	ldr	r3, [r7, #4]
 8003ace:	4a17      	ldr	r2, [pc, #92]	@ (8003b2c <TIM_OC2_SetConfig+0xec>)
 8003ad0:	4293      	cmp	r3, r2
 8003ad2:	d113      	bne.n	8003afc <TIM_OC2_SetConfig+0xbc>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8003ad4:	693b      	ldr	r3, [r7, #16]
 8003ad6:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8003ada:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8003adc:	693b      	ldr	r3, [r7, #16]
 8003ade:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8003ae2:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8003ae4:	683b      	ldr	r3, [r7, #0]
 8003ae6:	695b      	ldr	r3, [r3, #20]
 8003ae8:	009b      	lsls	r3, r3, #2
 8003aea:	693a      	ldr	r2, [r7, #16]
 8003aec:	4313      	orrs	r3, r2
 8003aee:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8003af0:	683b      	ldr	r3, [r7, #0]
 8003af2:	699b      	ldr	r3, [r3, #24]
 8003af4:	009b      	lsls	r3, r3, #2
 8003af6:	693a      	ldr	r2, [r7, #16]
 8003af8:	4313      	orrs	r3, r2
 8003afa:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8003afc:	687b      	ldr	r3, [r7, #4]
 8003afe:	693a      	ldr	r2, [r7, #16]
 8003b00:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8003b02:	687b      	ldr	r3, [r7, #4]
 8003b04:	68fa      	ldr	r2, [r7, #12]
 8003b06:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8003b08:	683b      	ldr	r3, [r7, #0]
 8003b0a:	685a      	ldr	r2, [r3, #4]
 8003b0c:	687b      	ldr	r3, [r7, #4]
 8003b0e:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003b10:	687b      	ldr	r3, [r7, #4]
 8003b12:	697a      	ldr	r2, [r7, #20]
 8003b14:	621a      	str	r2, [r3, #32]
}
 8003b16:	bf00      	nop
 8003b18:	371c      	adds	r7, #28
 8003b1a:	46bd      	mov	sp, r7
 8003b1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b20:	4770      	bx	lr
 8003b22:	bf00      	nop
 8003b24:	feff8fff 	.word	0xfeff8fff
 8003b28:	40010000 	.word	0x40010000
 8003b2c:	40010400 	.word	0x40010400

08003b30 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8003b30:	b480      	push	{r7}
 8003b32:	b087      	sub	sp, #28
 8003b34:	af00      	add	r7, sp, #0
 8003b36:	6078      	str	r0, [r7, #4]
 8003b38:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8003b3a:	687b      	ldr	r3, [r7, #4]
 8003b3c:	6a1b      	ldr	r3, [r3, #32]
 8003b3e:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8003b40:	687b      	ldr	r3, [r7, #4]
 8003b42:	6a1b      	ldr	r3, [r3, #32]
 8003b44:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8003b48:	687b      	ldr	r3, [r7, #4]
 8003b4a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003b4c:	687b      	ldr	r3, [r7, #4]
 8003b4e:	685b      	ldr	r3, [r3, #4]
 8003b50:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8003b52:	687b      	ldr	r3, [r7, #4]
 8003b54:	69db      	ldr	r3, [r3, #28]
 8003b56:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8003b58:	68fa      	ldr	r2, [r7, #12]
 8003b5a:	4b2d      	ldr	r3, [pc, #180]	@ (8003c10 <TIM_OC3_SetConfig+0xe0>)
 8003b5c:	4013      	ands	r3, r2
 8003b5e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8003b60:	68fb      	ldr	r3, [r7, #12]
 8003b62:	f023 0303 	bic.w	r3, r3, #3
 8003b66:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8003b68:	683b      	ldr	r3, [r7, #0]
 8003b6a:	681b      	ldr	r3, [r3, #0]
 8003b6c:	68fa      	ldr	r2, [r7, #12]
 8003b6e:	4313      	orrs	r3, r2
 8003b70:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8003b72:	697b      	ldr	r3, [r7, #20]
 8003b74:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8003b78:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8003b7a:	683b      	ldr	r3, [r7, #0]
 8003b7c:	689b      	ldr	r3, [r3, #8]
 8003b7e:	021b      	lsls	r3, r3, #8
 8003b80:	697a      	ldr	r2, [r7, #20]
 8003b82:	4313      	orrs	r3, r2
 8003b84:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8003b86:	687b      	ldr	r3, [r7, #4]
 8003b88:	4a22      	ldr	r2, [pc, #136]	@ (8003c14 <TIM_OC3_SetConfig+0xe4>)
 8003b8a:	4293      	cmp	r3, r2
 8003b8c:	d003      	beq.n	8003b96 <TIM_OC3_SetConfig+0x66>
 8003b8e:	687b      	ldr	r3, [r7, #4]
 8003b90:	4a21      	ldr	r2, [pc, #132]	@ (8003c18 <TIM_OC3_SetConfig+0xe8>)
 8003b92:	4293      	cmp	r3, r2
 8003b94:	d10d      	bne.n	8003bb2 <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8003b96:	697b      	ldr	r3, [r7, #20]
 8003b98:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8003b9c:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8003b9e:	683b      	ldr	r3, [r7, #0]
 8003ba0:	68db      	ldr	r3, [r3, #12]
 8003ba2:	021b      	lsls	r3, r3, #8
 8003ba4:	697a      	ldr	r2, [r7, #20]
 8003ba6:	4313      	orrs	r3, r2
 8003ba8:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8003baa:	697b      	ldr	r3, [r7, #20]
 8003bac:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8003bb0:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8003bb2:	687b      	ldr	r3, [r7, #4]
 8003bb4:	4a17      	ldr	r2, [pc, #92]	@ (8003c14 <TIM_OC3_SetConfig+0xe4>)
 8003bb6:	4293      	cmp	r3, r2
 8003bb8:	d003      	beq.n	8003bc2 <TIM_OC3_SetConfig+0x92>
 8003bba:	687b      	ldr	r3, [r7, #4]
 8003bbc:	4a16      	ldr	r2, [pc, #88]	@ (8003c18 <TIM_OC3_SetConfig+0xe8>)
 8003bbe:	4293      	cmp	r3, r2
 8003bc0:	d113      	bne.n	8003bea <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8003bc2:	693b      	ldr	r3, [r7, #16]
 8003bc4:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8003bc8:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8003bca:	693b      	ldr	r3, [r7, #16]
 8003bcc:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8003bd0:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8003bd2:	683b      	ldr	r3, [r7, #0]
 8003bd4:	695b      	ldr	r3, [r3, #20]
 8003bd6:	011b      	lsls	r3, r3, #4
 8003bd8:	693a      	ldr	r2, [r7, #16]
 8003bda:	4313      	orrs	r3, r2
 8003bdc:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8003bde:	683b      	ldr	r3, [r7, #0]
 8003be0:	699b      	ldr	r3, [r3, #24]
 8003be2:	011b      	lsls	r3, r3, #4
 8003be4:	693a      	ldr	r2, [r7, #16]
 8003be6:	4313      	orrs	r3, r2
 8003be8:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8003bea:	687b      	ldr	r3, [r7, #4]
 8003bec:	693a      	ldr	r2, [r7, #16]
 8003bee:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8003bf0:	687b      	ldr	r3, [r7, #4]
 8003bf2:	68fa      	ldr	r2, [r7, #12]
 8003bf4:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8003bf6:	683b      	ldr	r3, [r7, #0]
 8003bf8:	685a      	ldr	r2, [r3, #4]
 8003bfa:	687b      	ldr	r3, [r7, #4]
 8003bfc:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003bfe:	687b      	ldr	r3, [r7, #4]
 8003c00:	697a      	ldr	r2, [r7, #20]
 8003c02:	621a      	str	r2, [r3, #32]
}
 8003c04:	bf00      	nop
 8003c06:	371c      	adds	r7, #28
 8003c08:	46bd      	mov	sp, r7
 8003c0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c0e:	4770      	bx	lr
 8003c10:	fffeff8f 	.word	0xfffeff8f
 8003c14:	40010000 	.word	0x40010000
 8003c18:	40010400 	.word	0x40010400

08003c1c <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8003c1c:	b480      	push	{r7}
 8003c1e:	b087      	sub	sp, #28
 8003c20:	af00      	add	r7, sp, #0
 8003c22:	6078      	str	r0, [r7, #4]
 8003c24:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8003c26:	687b      	ldr	r3, [r7, #4]
 8003c28:	6a1b      	ldr	r3, [r3, #32]
 8003c2a:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8003c2c:	687b      	ldr	r3, [r7, #4]
 8003c2e:	6a1b      	ldr	r3, [r3, #32]
 8003c30:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8003c34:	687b      	ldr	r3, [r7, #4]
 8003c36:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003c38:	687b      	ldr	r3, [r7, #4]
 8003c3a:	685b      	ldr	r3, [r3, #4]
 8003c3c:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8003c3e:	687b      	ldr	r3, [r7, #4]
 8003c40:	69db      	ldr	r3, [r3, #28]
 8003c42:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8003c44:	68fa      	ldr	r2, [r7, #12]
 8003c46:	4b1e      	ldr	r3, [pc, #120]	@ (8003cc0 <TIM_OC4_SetConfig+0xa4>)
 8003c48:	4013      	ands	r3, r2
 8003c4a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8003c4c:	68fb      	ldr	r3, [r7, #12]
 8003c4e:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8003c52:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8003c54:	683b      	ldr	r3, [r7, #0]
 8003c56:	681b      	ldr	r3, [r3, #0]
 8003c58:	021b      	lsls	r3, r3, #8
 8003c5a:	68fa      	ldr	r2, [r7, #12]
 8003c5c:	4313      	orrs	r3, r2
 8003c5e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8003c60:	693b      	ldr	r3, [r7, #16]
 8003c62:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8003c66:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8003c68:	683b      	ldr	r3, [r7, #0]
 8003c6a:	689b      	ldr	r3, [r3, #8]
 8003c6c:	031b      	lsls	r3, r3, #12
 8003c6e:	693a      	ldr	r2, [r7, #16]
 8003c70:	4313      	orrs	r3, r2
 8003c72:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8003c74:	687b      	ldr	r3, [r7, #4]
 8003c76:	4a13      	ldr	r2, [pc, #76]	@ (8003cc4 <TIM_OC4_SetConfig+0xa8>)
 8003c78:	4293      	cmp	r3, r2
 8003c7a:	d003      	beq.n	8003c84 <TIM_OC4_SetConfig+0x68>
 8003c7c:	687b      	ldr	r3, [r7, #4]
 8003c7e:	4a12      	ldr	r2, [pc, #72]	@ (8003cc8 <TIM_OC4_SetConfig+0xac>)
 8003c80:	4293      	cmp	r3, r2
 8003c82:	d109      	bne.n	8003c98 <TIM_OC4_SetConfig+0x7c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8003c84:	697b      	ldr	r3, [r7, #20]
 8003c86:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8003c8a:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8003c8c:	683b      	ldr	r3, [r7, #0]
 8003c8e:	695b      	ldr	r3, [r3, #20]
 8003c90:	019b      	lsls	r3, r3, #6
 8003c92:	697a      	ldr	r2, [r7, #20]
 8003c94:	4313      	orrs	r3, r2
 8003c96:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8003c98:	687b      	ldr	r3, [r7, #4]
 8003c9a:	697a      	ldr	r2, [r7, #20]
 8003c9c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8003c9e:	687b      	ldr	r3, [r7, #4]
 8003ca0:	68fa      	ldr	r2, [r7, #12]
 8003ca2:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8003ca4:	683b      	ldr	r3, [r7, #0]
 8003ca6:	685a      	ldr	r2, [r3, #4]
 8003ca8:	687b      	ldr	r3, [r7, #4]
 8003caa:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003cac:	687b      	ldr	r3, [r7, #4]
 8003cae:	693a      	ldr	r2, [r7, #16]
 8003cb0:	621a      	str	r2, [r3, #32]
}
 8003cb2:	bf00      	nop
 8003cb4:	371c      	adds	r7, #28
 8003cb6:	46bd      	mov	sp, r7
 8003cb8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003cbc:	4770      	bx	lr
 8003cbe:	bf00      	nop
 8003cc0:	feff8fff 	.word	0xfeff8fff
 8003cc4:	40010000 	.word	0x40010000
 8003cc8:	40010400 	.word	0x40010400

08003ccc <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 8003ccc:	b480      	push	{r7}
 8003cce:	b087      	sub	sp, #28
 8003cd0:	af00      	add	r7, sp, #0
 8003cd2:	6078      	str	r0, [r7, #4]
 8003cd4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8003cd6:	687b      	ldr	r3, [r7, #4]
 8003cd8:	6a1b      	ldr	r3, [r3, #32]
 8003cda:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 8003cdc:	687b      	ldr	r3, [r7, #4]
 8003cde:	6a1b      	ldr	r3, [r3, #32]
 8003ce0:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 8003ce4:	687b      	ldr	r3, [r7, #4]
 8003ce6:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003ce8:	687b      	ldr	r3, [r7, #4]
 8003cea:	685b      	ldr	r3, [r3, #4]
 8003cec:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8003cee:	687b      	ldr	r3, [r7, #4]
 8003cf0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003cf2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 8003cf4:	68fa      	ldr	r2, [r7, #12]
 8003cf6:	4b1b      	ldr	r3, [pc, #108]	@ (8003d64 <TIM_OC5_SetConfig+0x98>)
 8003cf8:	4013      	ands	r3, r2
 8003cfa:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8003cfc:	683b      	ldr	r3, [r7, #0]
 8003cfe:	681b      	ldr	r3, [r3, #0]
 8003d00:	68fa      	ldr	r2, [r7, #12]
 8003d02:	4313      	orrs	r3, r2
 8003d04:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 8003d06:	693b      	ldr	r3, [r7, #16]
 8003d08:	f423 3300 	bic.w	r3, r3, #131072	@ 0x20000
 8003d0c:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 8003d0e:	683b      	ldr	r3, [r7, #0]
 8003d10:	689b      	ldr	r3, [r3, #8]
 8003d12:	041b      	lsls	r3, r3, #16
 8003d14:	693a      	ldr	r2, [r7, #16]
 8003d16:	4313      	orrs	r3, r2
 8003d18:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8003d1a:	687b      	ldr	r3, [r7, #4]
 8003d1c:	4a12      	ldr	r2, [pc, #72]	@ (8003d68 <TIM_OC5_SetConfig+0x9c>)
 8003d1e:	4293      	cmp	r3, r2
 8003d20:	d003      	beq.n	8003d2a <TIM_OC5_SetConfig+0x5e>
 8003d22:	687b      	ldr	r3, [r7, #4]
 8003d24:	4a11      	ldr	r2, [pc, #68]	@ (8003d6c <TIM_OC5_SetConfig+0xa0>)
 8003d26:	4293      	cmp	r3, r2
 8003d28:	d109      	bne.n	8003d3e <TIM_OC5_SetConfig+0x72>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 8003d2a:	697b      	ldr	r3, [r7, #20]
 8003d2c:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003d30:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 8003d32:	683b      	ldr	r3, [r7, #0]
 8003d34:	695b      	ldr	r3, [r3, #20]
 8003d36:	021b      	lsls	r3, r3, #8
 8003d38:	697a      	ldr	r2, [r7, #20]
 8003d3a:	4313      	orrs	r3, r2
 8003d3c:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8003d3e:	687b      	ldr	r3, [r7, #4]
 8003d40:	697a      	ldr	r2, [r7, #20]
 8003d42:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8003d44:	687b      	ldr	r3, [r7, #4]
 8003d46:	68fa      	ldr	r2, [r7, #12]
 8003d48:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 8003d4a:	683b      	ldr	r3, [r7, #0]
 8003d4c:	685a      	ldr	r2, [r3, #4]
 8003d4e:	687b      	ldr	r3, [r7, #4]
 8003d50:	659a      	str	r2, [r3, #88]	@ 0x58

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003d52:	687b      	ldr	r3, [r7, #4]
 8003d54:	693a      	ldr	r2, [r7, #16]
 8003d56:	621a      	str	r2, [r3, #32]
}
 8003d58:	bf00      	nop
 8003d5a:	371c      	adds	r7, #28
 8003d5c:	46bd      	mov	sp, r7
 8003d5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d62:	4770      	bx	lr
 8003d64:	fffeff8f 	.word	0xfffeff8f
 8003d68:	40010000 	.word	0x40010000
 8003d6c:	40010400 	.word	0x40010400

08003d70 <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 8003d70:	b480      	push	{r7}
 8003d72:	b087      	sub	sp, #28
 8003d74:	af00      	add	r7, sp, #0
 8003d76:	6078      	str	r0, [r7, #4]
 8003d78:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8003d7a:	687b      	ldr	r3, [r7, #4]
 8003d7c:	6a1b      	ldr	r3, [r3, #32]
 8003d7e:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 8003d80:	687b      	ldr	r3, [r7, #4]
 8003d82:	6a1b      	ldr	r3, [r3, #32]
 8003d84:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 8003d88:	687b      	ldr	r3, [r7, #4]
 8003d8a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003d8c:	687b      	ldr	r3, [r7, #4]
 8003d8e:	685b      	ldr	r3, [r3, #4]
 8003d90:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8003d92:	687b      	ldr	r3, [r7, #4]
 8003d94:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003d96:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 8003d98:	68fa      	ldr	r2, [r7, #12]
 8003d9a:	4b1c      	ldr	r3, [pc, #112]	@ (8003e0c <TIM_OC6_SetConfig+0x9c>)
 8003d9c:	4013      	ands	r3, r2
 8003d9e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8003da0:	683b      	ldr	r3, [r7, #0]
 8003da2:	681b      	ldr	r3, [r3, #0]
 8003da4:	021b      	lsls	r3, r3, #8
 8003da6:	68fa      	ldr	r2, [r7, #12]
 8003da8:	4313      	orrs	r3, r2
 8003daa:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 8003dac:	693b      	ldr	r3, [r7, #16]
 8003dae:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 8003db2:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 8003db4:	683b      	ldr	r3, [r7, #0]
 8003db6:	689b      	ldr	r3, [r3, #8]
 8003db8:	051b      	lsls	r3, r3, #20
 8003dba:	693a      	ldr	r2, [r7, #16]
 8003dbc:	4313      	orrs	r3, r2
 8003dbe:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8003dc0:	687b      	ldr	r3, [r7, #4]
 8003dc2:	4a13      	ldr	r2, [pc, #76]	@ (8003e10 <TIM_OC6_SetConfig+0xa0>)
 8003dc4:	4293      	cmp	r3, r2
 8003dc6:	d003      	beq.n	8003dd0 <TIM_OC6_SetConfig+0x60>
 8003dc8:	687b      	ldr	r3, [r7, #4]
 8003dca:	4a12      	ldr	r2, [pc, #72]	@ (8003e14 <TIM_OC6_SetConfig+0xa4>)
 8003dcc:	4293      	cmp	r3, r2
 8003dce:	d109      	bne.n	8003de4 <TIM_OC6_SetConfig+0x74>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 8003dd0:	697b      	ldr	r3, [r7, #20]
 8003dd2:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8003dd6:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 8003dd8:	683b      	ldr	r3, [r7, #0]
 8003dda:	695b      	ldr	r3, [r3, #20]
 8003ddc:	029b      	lsls	r3, r3, #10
 8003dde:	697a      	ldr	r2, [r7, #20]
 8003de0:	4313      	orrs	r3, r2
 8003de2:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8003de4:	687b      	ldr	r3, [r7, #4]
 8003de6:	697a      	ldr	r2, [r7, #20]
 8003de8:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8003dea:	687b      	ldr	r3, [r7, #4]
 8003dec:	68fa      	ldr	r2, [r7, #12]
 8003dee:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 8003df0:	683b      	ldr	r3, [r7, #0]
 8003df2:	685a      	ldr	r2, [r3, #4]
 8003df4:	687b      	ldr	r3, [r7, #4]
 8003df6:	65da      	str	r2, [r3, #92]	@ 0x5c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003df8:	687b      	ldr	r3, [r7, #4]
 8003dfa:	693a      	ldr	r2, [r7, #16]
 8003dfc:	621a      	str	r2, [r3, #32]
}
 8003dfe:	bf00      	nop
 8003e00:	371c      	adds	r7, #28
 8003e02:	46bd      	mov	sp, r7
 8003e04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e08:	4770      	bx	lr
 8003e0a:	bf00      	nop
 8003e0c:	feff8fff 	.word	0xfeff8fff
 8003e10:	40010000 	.word	0x40010000
 8003e14:	40010400 	.word	0x40010400

08003e18 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8003e18:	b480      	push	{r7}
 8003e1a:	b087      	sub	sp, #28
 8003e1c:	af00      	add	r7, sp, #0
 8003e1e:	60f8      	str	r0, [r7, #12]
 8003e20:	60b9      	str	r1, [r7, #8]
 8003e22:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8003e24:	68fb      	ldr	r3, [r7, #12]
 8003e26:	6a1b      	ldr	r3, [r3, #32]
 8003e28:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8003e2a:	68fb      	ldr	r3, [r7, #12]
 8003e2c:	6a1b      	ldr	r3, [r3, #32]
 8003e2e:	f023 0201 	bic.w	r2, r3, #1
 8003e32:	68fb      	ldr	r3, [r7, #12]
 8003e34:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8003e36:	68fb      	ldr	r3, [r7, #12]
 8003e38:	699b      	ldr	r3, [r3, #24]
 8003e3a:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8003e3c:	693b      	ldr	r3, [r7, #16]
 8003e3e:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8003e42:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8003e44:	687b      	ldr	r3, [r7, #4]
 8003e46:	011b      	lsls	r3, r3, #4
 8003e48:	693a      	ldr	r2, [r7, #16]
 8003e4a:	4313      	orrs	r3, r2
 8003e4c:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8003e4e:	697b      	ldr	r3, [r7, #20]
 8003e50:	f023 030a 	bic.w	r3, r3, #10
 8003e54:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8003e56:	697a      	ldr	r2, [r7, #20]
 8003e58:	68bb      	ldr	r3, [r7, #8]
 8003e5a:	4313      	orrs	r3, r2
 8003e5c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8003e5e:	68fb      	ldr	r3, [r7, #12]
 8003e60:	693a      	ldr	r2, [r7, #16]
 8003e62:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8003e64:	68fb      	ldr	r3, [r7, #12]
 8003e66:	697a      	ldr	r2, [r7, #20]
 8003e68:	621a      	str	r2, [r3, #32]
}
 8003e6a:	bf00      	nop
 8003e6c:	371c      	adds	r7, #28
 8003e6e:	46bd      	mov	sp, r7
 8003e70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e74:	4770      	bx	lr

08003e76 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8003e76:	b480      	push	{r7}
 8003e78:	b087      	sub	sp, #28
 8003e7a:	af00      	add	r7, sp, #0
 8003e7c:	60f8      	str	r0, [r7, #12]
 8003e7e:	60b9      	str	r1, [r7, #8]
 8003e80:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8003e82:	68fb      	ldr	r3, [r7, #12]
 8003e84:	6a1b      	ldr	r3, [r3, #32]
 8003e86:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8003e88:	68fb      	ldr	r3, [r7, #12]
 8003e8a:	6a1b      	ldr	r3, [r3, #32]
 8003e8c:	f023 0210 	bic.w	r2, r3, #16
 8003e90:	68fb      	ldr	r3, [r7, #12]
 8003e92:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8003e94:	68fb      	ldr	r3, [r7, #12]
 8003e96:	699b      	ldr	r3, [r3, #24]
 8003e98:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8003e9a:	693b      	ldr	r3, [r7, #16]
 8003e9c:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8003ea0:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8003ea2:	687b      	ldr	r3, [r7, #4]
 8003ea4:	031b      	lsls	r3, r3, #12
 8003ea6:	693a      	ldr	r2, [r7, #16]
 8003ea8:	4313      	orrs	r3, r2
 8003eaa:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8003eac:	697b      	ldr	r3, [r7, #20]
 8003eae:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8003eb2:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8003eb4:	68bb      	ldr	r3, [r7, #8]
 8003eb6:	011b      	lsls	r3, r3, #4
 8003eb8:	697a      	ldr	r2, [r7, #20]
 8003eba:	4313      	orrs	r3, r2
 8003ebc:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8003ebe:	68fb      	ldr	r3, [r7, #12]
 8003ec0:	693a      	ldr	r2, [r7, #16]
 8003ec2:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8003ec4:	68fb      	ldr	r3, [r7, #12]
 8003ec6:	697a      	ldr	r2, [r7, #20]
 8003ec8:	621a      	str	r2, [r3, #32]
}
 8003eca:	bf00      	nop
 8003ecc:	371c      	adds	r7, #28
 8003ece:	46bd      	mov	sp, r7
 8003ed0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ed4:	4770      	bx	lr

08003ed6 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8003ed6:	b480      	push	{r7}
 8003ed8:	b085      	sub	sp, #20
 8003eda:	af00      	add	r7, sp, #0
 8003edc:	6078      	str	r0, [r7, #4]
 8003ede:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8003ee0:	687b      	ldr	r3, [r7, #4]
 8003ee2:	689b      	ldr	r3, [r3, #8]
 8003ee4:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8003ee6:	68fb      	ldr	r3, [r7, #12]
 8003ee8:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8003eec:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8003eee:	683a      	ldr	r2, [r7, #0]
 8003ef0:	68fb      	ldr	r3, [r7, #12]
 8003ef2:	4313      	orrs	r3, r2
 8003ef4:	f043 0307 	orr.w	r3, r3, #7
 8003ef8:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8003efa:	687b      	ldr	r3, [r7, #4]
 8003efc:	68fa      	ldr	r2, [r7, #12]
 8003efe:	609a      	str	r2, [r3, #8]
}
 8003f00:	bf00      	nop
 8003f02:	3714      	adds	r7, #20
 8003f04:	46bd      	mov	sp, r7
 8003f06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f0a:	4770      	bx	lr

08003f0c <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8003f0c:	b480      	push	{r7}
 8003f0e:	b087      	sub	sp, #28
 8003f10:	af00      	add	r7, sp, #0
 8003f12:	60f8      	str	r0, [r7, #12]
 8003f14:	60b9      	str	r1, [r7, #8]
 8003f16:	607a      	str	r2, [r7, #4]
 8003f18:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8003f1a:	68fb      	ldr	r3, [r7, #12]
 8003f1c:	689b      	ldr	r3, [r3, #8]
 8003f1e:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8003f20:	697b      	ldr	r3, [r7, #20]
 8003f22:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8003f26:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8003f28:	683b      	ldr	r3, [r7, #0]
 8003f2a:	021a      	lsls	r2, r3, #8
 8003f2c:	687b      	ldr	r3, [r7, #4]
 8003f2e:	431a      	orrs	r2, r3
 8003f30:	68bb      	ldr	r3, [r7, #8]
 8003f32:	4313      	orrs	r3, r2
 8003f34:	697a      	ldr	r2, [r7, #20]
 8003f36:	4313      	orrs	r3, r2
 8003f38:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8003f3a:	68fb      	ldr	r3, [r7, #12]
 8003f3c:	697a      	ldr	r2, [r7, #20]
 8003f3e:	609a      	str	r2, [r3, #8]
}
 8003f40:	bf00      	nop
 8003f42:	371c      	adds	r7, #28
 8003f44:	46bd      	mov	sp, r7
 8003f46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f4a:	4770      	bx	lr

08003f4c <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8003f4c:	b480      	push	{r7}
 8003f4e:	b087      	sub	sp, #28
 8003f50:	af00      	add	r7, sp, #0
 8003f52:	60f8      	str	r0, [r7, #12]
 8003f54:	60b9      	str	r1, [r7, #8]
 8003f56:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8003f58:	68bb      	ldr	r3, [r7, #8]
 8003f5a:	f003 031f 	and.w	r3, r3, #31
 8003f5e:	2201      	movs	r2, #1
 8003f60:	fa02 f303 	lsl.w	r3, r2, r3
 8003f64:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8003f66:	68fb      	ldr	r3, [r7, #12]
 8003f68:	6a1a      	ldr	r2, [r3, #32]
 8003f6a:	697b      	ldr	r3, [r7, #20]
 8003f6c:	43db      	mvns	r3, r3
 8003f6e:	401a      	ands	r2, r3
 8003f70:	68fb      	ldr	r3, [r7, #12]
 8003f72:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8003f74:	68fb      	ldr	r3, [r7, #12]
 8003f76:	6a1a      	ldr	r2, [r3, #32]
 8003f78:	68bb      	ldr	r3, [r7, #8]
 8003f7a:	f003 031f 	and.w	r3, r3, #31
 8003f7e:	6879      	ldr	r1, [r7, #4]
 8003f80:	fa01 f303 	lsl.w	r3, r1, r3
 8003f84:	431a      	orrs	r2, r3
 8003f86:	68fb      	ldr	r3, [r7, #12]
 8003f88:	621a      	str	r2, [r3, #32]
}
 8003f8a:	bf00      	nop
 8003f8c:	371c      	adds	r7, #28
 8003f8e:	46bd      	mov	sp, r7
 8003f90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f94:	4770      	bx	lr
	...

08003f98 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8003f98:	b480      	push	{r7}
 8003f9a:	b085      	sub	sp, #20
 8003f9c:	af00      	add	r7, sp, #0
 8003f9e:	6078      	str	r0, [r7, #4]
 8003fa0:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8003fa2:	687b      	ldr	r3, [r7, #4]
 8003fa4:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8003fa8:	2b01      	cmp	r3, #1
 8003faa:	d101      	bne.n	8003fb0 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8003fac:	2302      	movs	r3, #2
 8003fae:	e06d      	b.n	800408c <HAL_TIMEx_MasterConfigSynchronization+0xf4>
 8003fb0:	687b      	ldr	r3, [r7, #4]
 8003fb2:	2201      	movs	r2, #1
 8003fb4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003fb8:	687b      	ldr	r3, [r7, #4]
 8003fba:	2202      	movs	r2, #2
 8003fbc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8003fc0:	687b      	ldr	r3, [r7, #4]
 8003fc2:	681b      	ldr	r3, [r3, #0]
 8003fc4:	685b      	ldr	r3, [r3, #4]
 8003fc6:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8003fc8:	687b      	ldr	r3, [r7, #4]
 8003fca:	681b      	ldr	r3, [r3, #0]
 8003fcc:	689b      	ldr	r3, [r3, #8]
 8003fce:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8003fd0:	687b      	ldr	r3, [r7, #4]
 8003fd2:	681b      	ldr	r3, [r3, #0]
 8003fd4:	4a30      	ldr	r2, [pc, #192]	@ (8004098 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 8003fd6:	4293      	cmp	r3, r2
 8003fd8:	d004      	beq.n	8003fe4 <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 8003fda:	687b      	ldr	r3, [r7, #4]
 8003fdc:	681b      	ldr	r3, [r3, #0]
 8003fde:	4a2f      	ldr	r2, [pc, #188]	@ (800409c <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 8003fe0:	4293      	cmp	r3, r2
 8003fe2:	d108      	bne.n	8003ff6 <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 8003fe4:	68fb      	ldr	r3, [r7, #12]
 8003fe6:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
 8003fea:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8003fec:	683b      	ldr	r3, [r7, #0]
 8003fee:	685b      	ldr	r3, [r3, #4]
 8003ff0:	68fa      	ldr	r2, [r7, #12]
 8003ff2:	4313      	orrs	r3, r2
 8003ff4:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8003ff6:	68fb      	ldr	r3, [r7, #12]
 8003ff8:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8003ffc:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8003ffe:	683b      	ldr	r3, [r7, #0]
 8004000:	681b      	ldr	r3, [r3, #0]
 8004002:	68fa      	ldr	r2, [r7, #12]
 8004004:	4313      	orrs	r3, r2
 8004006:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8004008:	687b      	ldr	r3, [r7, #4]
 800400a:	681b      	ldr	r3, [r3, #0]
 800400c:	68fa      	ldr	r2, [r7, #12]
 800400e:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004010:	687b      	ldr	r3, [r7, #4]
 8004012:	681b      	ldr	r3, [r3, #0]
 8004014:	4a20      	ldr	r2, [pc, #128]	@ (8004098 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 8004016:	4293      	cmp	r3, r2
 8004018:	d022      	beq.n	8004060 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800401a:	687b      	ldr	r3, [r7, #4]
 800401c:	681b      	ldr	r3, [r3, #0]
 800401e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004022:	d01d      	beq.n	8004060 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8004024:	687b      	ldr	r3, [r7, #4]
 8004026:	681b      	ldr	r3, [r3, #0]
 8004028:	4a1d      	ldr	r2, [pc, #116]	@ (80040a0 <HAL_TIMEx_MasterConfigSynchronization+0x108>)
 800402a:	4293      	cmp	r3, r2
 800402c:	d018      	beq.n	8004060 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800402e:	687b      	ldr	r3, [r7, #4]
 8004030:	681b      	ldr	r3, [r3, #0]
 8004032:	4a1c      	ldr	r2, [pc, #112]	@ (80040a4 <HAL_TIMEx_MasterConfigSynchronization+0x10c>)
 8004034:	4293      	cmp	r3, r2
 8004036:	d013      	beq.n	8004060 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8004038:	687b      	ldr	r3, [r7, #4]
 800403a:	681b      	ldr	r3, [r3, #0]
 800403c:	4a1a      	ldr	r2, [pc, #104]	@ (80040a8 <HAL_TIMEx_MasterConfigSynchronization+0x110>)
 800403e:	4293      	cmp	r3, r2
 8004040:	d00e      	beq.n	8004060 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8004042:	687b      	ldr	r3, [r7, #4]
 8004044:	681b      	ldr	r3, [r3, #0]
 8004046:	4a15      	ldr	r2, [pc, #84]	@ (800409c <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 8004048:	4293      	cmp	r3, r2
 800404a:	d009      	beq.n	8004060 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800404c:	687b      	ldr	r3, [r7, #4]
 800404e:	681b      	ldr	r3, [r3, #0]
 8004050:	4a16      	ldr	r2, [pc, #88]	@ (80040ac <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 8004052:	4293      	cmp	r3, r2
 8004054:	d004      	beq.n	8004060 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8004056:	687b      	ldr	r3, [r7, #4]
 8004058:	681b      	ldr	r3, [r3, #0]
 800405a:	4a15      	ldr	r2, [pc, #84]	@ (80040b0 <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 800405c:	4293      	cmp	r3, r2
 800405e:	d10c      	bne.n	800407a <HAL_TIMEx_MasterConfigSynchronization+0xe2>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8004060:	68bb      	ldr	r3, [r7, #8]
 8004062:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8004066:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8004068:	683b      	ldr	r3, [r7, #0]
 800406a:	689b      	ldr	r3, [r3, #8]
 800406c:	68ba      	ldr	r2, [r7, #8]
 800406e:	4313      	orrs	r3, r2
 8004070:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8004072:	687b      	ldr	r3, [r7, #4]
 8004074:	681b      	ldr	r3, [r3, #0]
 8004076:	68ba      	ldr	r2, [r7, #8]
 8004078:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800407a:	687b      	ldr	r3, [r7, #4]
 800407c:	2201      	movs	r2, #1
 800407e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8004082:	687b      	ldr	r3, [r7, #4]
 8004084:	2200      	movs	r2, #0
 8004086:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 800408a:	2300      	movs	r3, #0
}
 800408c:	4618      	mov	r0, r3
 800408e:	3714      	adds	r7, #20
 8004090:	46bd      	mov	sp, r7
 8004092:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004096:	4770      	bx	lr
 8004098:	40010000 	.word	0x40010000
 800409c:	40010400 	.word	0x40010400
 80040a0:	40000400 	.word	0x40000400
 80040a4:	40000800 	.word	0x40000800
 80040a8:	40000c00 	.word	0x40000c00
 80040ac:	40014000 	.word	0x40014000
 80040b0:	40001800 	.word	0x40001800

080040b4 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                const TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 80040b4:	b480      	push	{r7}
 80040b6:	b085      	sub	sp, #20
 80040b8:	af00      	add	r7, sp, #0
 80040ba:	6078      	str	r0, [r7, #4]
 80040bc:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 80040be:	2300      	movs	r3, #0
 80040c0:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->BreakFilter));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 80040c2:	687b      	ldr	r3, [r7, #4]
 80040c4:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80040c8:	2b01      	cmp	r3, #1
 80040ca:	d101      	bne.n	80040d0 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 80040cc:	2302      	movs	r3, #2
 80040ce:	e065      	b.n	800419c <HAL_TIMEx_ConfigBreakDeadTime+0xe8>
 80040d0:	687b      	ldr	r3, [r7, #4]
 80040d2:	2201      	movs	r2, #1
 80040d4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 80040d8:	68fb      	ldr	r3, [r7, #12]
 80040da:	f023 02ff 	bic.w	r2, r3, #255	@ 0xff
 80040de:	683b      	ldr	r3, [r7, #0]
 80040e0:	68db      	ldr	r3, [r3, #12]
 80040e2:	4313      	orrs	r3, r2
 80040e4:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 80040e6:	68fb      	ldr	r3, [r7, #12]
 80040e8:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 80040ec:	683b      	ldr	r3, [r7, #0]
 80040ee:	689b      	ldr	r3, [r3, #8]
 80040f0:	4313      	orrs	r3, r2
 80040f2:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 80040f4:	68fb      	ldr	r3, [r7, #12]
 80040f6:	f423 6280 	bic.w	r2, r3, #1024	@ 0x400
 80040fa:	683b      	ldr	r3, [r7, #0]
 80040fc:	685b      	ldr	r3, [r3, #4]
 80040fe:	4313      	orrs	r3, r2
 8004100:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 8004102:	68fb      	ldr	r3, [r7, #12]
 8004104:	f423 6200 	bic.w	r2, r3, #2048	@ 0x800
 8004108:	683b      	ldr	r3, [r7, #0]
 800410a:	681b      	ldr	r3, [r3, #0]
 800410c:	4313      	orrs	r3, r2
 800410e:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 8004110:	68fb      	ldr	r3, [r7, #12]
 8004112:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8004116:	683b      	ldr	r3, [r7, #0]
 8004118:	691b      	ldr	r3, [r3, #16]
 800411a:	4313      	orrs	r3, r2
 800411c:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 800411e:	68fb      	ldr	r3, [r7, #12]
 8004120:	f423 5200 	bic.w	r2, r3, #8192	@ 0x2000
 8004124:	683b      	ldr	r3, [r7, #0]
 8004126:	695b      	ldr	r3, [r3, #20]
 8004128:	4313      	orrs	r3, r2
 800412a:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 800412c:	68fb      	ldr	r3, [r7, #12]
 800412e:	f423 4280 	bic.w	r2, r3, #16384	@ 0x4000
 8004132:	683b      	ldr	r3, [r7, #0]
 8004134:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004136:	4313      	orrs	r3, r2
 8004138:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKF, (sBreakDeadTimeConfig->BreakFilter << TIM_BDTR_BKF_Pos));
 800413a:	68fb      	ldr	r3, [r7, #12]
 800413c:	f423 2270 	bic.w	r2, r3, #983040	@ 0xf0000
 8004140:	683b      	ldr	r3, [r7, #0]
 8004142:	699b      	ldr	r3, [r3, #24]
 8004144:	041b      	lsls	r3, r3, #16
 8004146:	4313      	orrs	r3, r2
 8004148:	60fb      	str	r3, [r7, #12]

  if (IS_TIM_BKIN2_INSTANCE(htim->Instance))
 800414a:	687b      	ldr	r3, [r7, #4]
 800414c:	681b      	ldr	r3, [r3, #0]
 800414e:	4a16      	ldr	r2, [pc, #88]	@ (80041a8 <HAL_TIMEx_ConfigBreakDeadTime+0xf4>)
 8004150:	4293      	cmp	r3, r2
 8004152:	d004      	beq.n	800415e <HAL_TIMEx_ConfigBreakDeadTime+0xaa>
 8004154:	687b      	ldr	r3, [r7, #4]
 8004156:	681b      	ldr	r3, [r3, #0]
 8004158:	4a14      	ldr	r2, [pc, #80]	@ (80041ac <HAL_TIMEx_ConfigBreakDeadTime+0xf8>)
 800415a:	4293      	cmp	r3, r2
 800415c:	d115      	bne.n	800418a <HAL_TIMEx_ConfigBreakDeadTime+0xd6>
    assert_param(IS_TIM_BREAK2_STATE(sBreakDeadTimeConfig->Break2State));
    assert_param(IS_TIM_BREAK2_POLARITY(sBreakDeadTimeConfig->Break2Polarity));
    assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->Break2Filter));

    /* Set the BREAK2 input related BDTR bits */
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2F, (sBreakDeadTimeConfig->Break2Filter << TIM_BDTR_BK2F_Pos));
 800415e:	68fb      	ldr	r3, [r7, #12]
 8004160:	f423 0270 	bic.w	r2, r3, #15728640	@ 0xf00000
 8004164:	683b      	ldr	r3, [r7, #0]
 8004166:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004168:	051b      	lsls	r3, r3, #20
 800416a:	4313      	orrs	r3, r2
 800416c:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2E, sBreakDeadTimeConfig->Break2State);
 800416e:	68fb      	ldr	r3, [r7, #12]
 8004170:	f023 7280 	bic.w	r2, r3, #16777216	@ 0x1000000
 8004174:	683b      	ldr	r3, [r7, #0]
 8004176:	69db      	ldr	r3, [r3, #28]
 8004178:	4313      	orrs	r3, r2
 800417a:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2P, sBreakDeadTimeConfig->Break2Polarity);
 800417c:	68fb      	ldr	r3, [r7, #12]
 800417e:	f023 7200 	bic.w	r2, r3, #33554432	@ 0x2000000
 8004182:	683b      	ldr	r3, [r7, #0]
 8004184:	6a1b      	ldr	r3, [r3, #32]
 8004186:	4313      	orrs	r3, r2
 8004188:	60fb      	str	r3, [r7, #12]
  }

  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 800418a:	687b      	ldr	r3, [r7, #4]
 800418c:	681b      	ldr	r3, [r3, #0]
 800418e:	68fa      	ldr	r2, [r7, #12]
 8004190:	645a      	str	r2, [r3, #68]	@ 0x44

  __HAL_UNLOCK(htim);
 8004192:	687b      	ldr	r3, [r7, #4]
 8004194:	2200      	movs	r2, #0
 8004196:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 800419a:	2300      	movs	r3, #0
}
 800419c:	4618      	mov	r0, r3
 800419e:	3714      	adds	r7, #20
 80041a0:	46bd      	mov	sp, r7
 80041a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80041a6:	4770      	bx	lr
 80041a8:	40010000 	.word	0x40010000
 80041ac:	40010400 	.word	0x40010400

080041b0 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80041b0:	b580      	push	{r7, lr}
 80041b2:	b082      	sub	sp, #8
 80041b4:	af00      	add	r7, sp, #0
 80041b6:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80041b8:	687b      	ldr	r3, [r7, #4]
 80041ba:	2b00      	cmp	r3, #0
 80041bc:	d101      	bne.n	80041c2 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80041be:	2301      	movs	r3, #1
 80041c0:	e040      	b.n	8004244 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 80041c2:	687b      	ldr	r3, [r7, #4]
 80041c4:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80041c6:	2b00      	cmp	r3, #0
 80041c8:	d106      	bne.n	80041d8 <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80041ca:	687b      	ldr	r3, [r7, #4]
 80041cc:	2200      	movs	r2, #0
 80041ce:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80041d2:	6878      	ldr	r0, [r7, #4]
 80041d4:	f7fd f944 	bl	8001460 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80041d8:	687b      	ldr	r3, [r7, #4]
 80041da:	2224      	movs	r2, #36	@ 0x24
 80041dc:	67da      	str	r2, [r3, #124]	@ 0x7c

  __HAL_UART_DISABLE(huart);
 80041de:	687b      	ldr	r3, [r7, #4]
 80041e0:	681b      	ldr	r3, [r3, #0]
 80041e2:	681a      	ldr	r2, [r3, #0]
 80041e4:	687b      	ldr	r3, [r7, #4]
 80041e6:	681b      	ldr	r3, [r3, #0]
 80041e8:	f022 0201 	bic.w	r2, r2, #1
 80041ec:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 80041ee:	687b      	ldr	r3, [r7, #4]
 80041f0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80041f2:	2b00      	cmp	r3, #0
 80041f4:	d002      	beq.n	80041fc <HAL_UART_Init+0x4c>
  {
    UART_AdvFeatureConfig(huart);
 80041f6:	6878      	ldr	r0, [r7, #4]
 80041f8:	f000 fb16 	bl	8004828 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 80041fc:	6878      	ldr	r0, [r7, #4]
 80041fe:	f000 f8af 	bl	8004360 <UART_SetConfig>
 8004202:	4603      	mov	r3, r0
 8004204:	2b01      	cmp	r3, #1
 8004206:	d101      	bne.n	800420c <HAL_UART_Init+0x5c>
  {
    return HAL_ERROR;
 8004208:	2301      	movs	r3, #1
 800420a:	e01b      	b.n	8004244 <HAL_UART_Init+0x94>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800420c:	687b      	ldr	r3, [r7, #4]
 800420e:	681b      	ldr	r3, [r3, #0]
 8004210:	685a      	ldr	r2, [r3, #4]
 8004212:	687b      	ldr	r3, [r7, #4]
 8004214:	681b      	ldr	r3, [r3, #0]
 8004216:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 800421a:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800421c:	687b      	ldr	r3, [r7, #4]
 800421e:	681b      	ldr	r3, [r3, #0]
 8004220:	689a      	ldr	r2, [r3, #8]
 8004222:	687b      	ldr	r3, [r7, #4]
 8004224:	681b      	ldr	r3, [r3, #0]
 8004226:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 800422a:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 800422c:	687b      	ldr	r3, [r7, #4]
 800422e:	681b      	ldr	r3, [r3, #0]
 8004230:	681a      	ldr	r2, [r3, #0]
 8004232:	687b      	ldr	r3, [r7, #4]
 8004234:	681b      	ldr	r3, [r3, #0]
 8004236:	f042 0201 	orr.w	r2, r2, #1
 800423a:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 800423c:	6878      	ldr	r0, [r7, #4]
 800423e:	f000 fb95 	bl	800496c <UART_CheckIdleState>
 8004242:	4603      	mov	r3, r0
}
 8004244:	4618      	mov	r0, r3
 8004246:	3708      	adds	r7, #8
 8004248:	46bd      	mov	sp, r7
 800424a:	bd80      	pop	{r7, pc}

0800424c <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800424c:	b580      	push	{r7, lr}
 800424e:	b08a      	sub	sp, #40	@ 0x28
 8004250:	af02      	add	r7, sp, #8
 8004252:	60f8      	str	r0, [r7, #12]
 8004254:	60b9      	str	r1, [r7, #8]
 8004256:	603b      	str	r3, [r7, #0]
 8004258:	4613      	mov	r3, r2
 800425a:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800425c:	68fb      	ldr	r3, [r7, #12]
 800425e:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8004260:	2b20      	cmp	r3, #32
 8004262:	d177      	bne.n	8004354 <HAL_UART_Transmit+0x108>
  {
    if ((pData == NULL) || (Size == 0U))
 8004264:	68bb      	ldr	r3, [r7, #8]
 8004266:	2b00      	cmp	r3, #0
 8004268:	d002      	beq.n	8004270 <HAL_UART_Transmit+0x24>
 800426a:	88fb      	ldrh	r3, [r7, #6]
 800426c:	2b00      	cmp	r3, #0
 800426e:	d101      	bne.n	8004274 <HAL_UART_Transmit+0x28>
    {
      return  HAL_ERROR;
 8004270:	2301      	movs	r3, #1
 8004272:	e070      	b.n	8004356 <HAL_UART_Transmit+0x10a>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004274:	68fb      	ldr	r3, [r7, #12]
 8004276:	2200      	movs	r2, #0
 8004278:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800427c:	68fb      	ldr	r3, [r7, #12]
 800427e:	2221      	movs	r2, #33	@ 0x21
 8004280:	67da      	str	r2, [r3, #124]	@ 0x7c

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8004282:	f7fd facf 	bl	8001824 <HAL_GetTick>
 8004286:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 8004288:	68fb      	ldr	r3, [r7, #12]
 800428a:	88fa      	ldrh	r2, [r7, #6]
 800428c:	f8a3 2050 	strh.w	r2, [r3, #80]	@ 0x50
    huart->TxXferCount = Size;
 8004290:	68fb      	ldr	r3, [r7, #12]
 8004292:	88fa      	ldrh	r2, [r7, #6]
 8004294:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8004298:	68fb      	ldr	r3, [r7, #12]
 800429a:	689b      	ldr	r3, [r3, #8]
 800429c:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80042a0:	d108      	bne.n	80042b4 <HAL_UART_Transmit+0x68>
 80042a2:	68fb      	ldr	r3, [r7, #12]
 80042a4:	691b      	ldr	r3, [r3, #16]
 80042a6:	2b00      	cmp	r3, #0
 80042a8:	d104      	bne.n	80042b4 <HAL_UART_Transmit+0x68>
    {
      pdata8bits  = NULL;
 80042aa:	2300      	movs	r3, #0
 80042ac:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 80042ae:	68bb      	ldr	r3, [r7, #8]
 80042b0:	61bb      	str	r3, [r7, #24]
 80042b2:	e003      	b.n	80042bc <HAL_UART_Transmit+0x70>
    }
    else
    {
      pdata8bits  = pData;
 80042b4:	68bb      	ldr	r3, [r7, #8]
 80042b6:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 80042b8:	2300      	movs	r3, #0
 80042ba:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 80042bc:	e02f      	b.n	800431e <HAL_UART_Transmit+0xd2>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80042be:	683b      	ldr	r3, [r7, #0]
 80042c0:	9300      	str	r3, [sp, #0]
 80042c2:	697b      	ldr	r3, [r7, #20]
 80042c4:	2200      	movs	r2, #0
 80042c6:	2180      	movs	r1, #128	@ 0x80
 80042c8:	68f8      	ldr	r0, [r7, #12]
 80042ca:	f000 fbf7 	bl	8004abc <UART_WaitOnFlagUntilTimeout>
 80042ce:	4603      	mov	r3, r0
 80042d0:	2b00      	cmp	r3, #0
 80042d2:	d004      	beq.n	80042de <HAL_UART_Transmit+0x92>
      {

        huart->gState = HAL_UART_STATE_READY;
 80042d4:	68fb      	ldr	r3, [r7, #12]
 80042d6:	2220      	movs	r2, #32
 80042d8:	67da      	str	r2, [r3, #124]	@ 0x7c

        return HAL_TIMEOUT;
 80042da:	2303      	movs	r3, #3
 80042dc:	e03b      	b.n	8004356 <HAL_UART_Transmit+0x10a>
      }
      if (pdata8bits == NULL)
 80042de:	69fb      	ldr	r3, [r7, #28]
 80042e0:	2b00      	cmp	r3, #0
 80042e2:	d10b      	bne.n	80042fc <HAL_UART_Transmit+0xb0>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 80042e4:	69bb      	ldr	r3, [r7, #24]
 80042e6:	881b      	ldrh	r3, [r3, #0]
 80042e8:	461a      	mov	r2, r3
 80042ea:	68fb      	ldr	r3, [r7, #12]
 80042ec:	681b      	ldr	r3, [r3, #0]
 80042ee:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80042f2:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 80042f4:	69bb      	ldr	r3, [r7, #24]
 80042f6:	3302      	adds	r3, #2
 80042f8:	61bb      	str	r3, [r7, #24]
 80042fa:	e007      	b.n	800430c <HAL_UART_Transmit+0xc0>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 80042fc:	69fb      	ldr	r3, [r7, #28]
 80042fe:	781a      	ldrb	r2, [r3, #0]
 8004300:	68fb      	ldr	r3, [r7, #12]
 8004302:	681b      	ldr	r3, [r3, #0]
 8004304:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 8004306:	69fb      	ldr	r3, [r7, #28]
 8004308:	3301      	adds	r3, #1
 800430a:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 800430c:	68fb      	ldr	r3, [r7, #12]
 800430e:	f8b3 3052 	ldrh.w	r3, [r3, #82]	@ 0x52
 8004312:	b29b      	uxth	r3, r3
 8004314:	3b01      	subs	r3, #1
 8004316:	b29a      	uxth	r2, r3
 8004318:	68fb      	ldr	r3, [r7, #12]
 800431a:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52
    while (huart->TxXferCount > 0U)
 800431e:	68fb      	ldr	r3, [r7, #12]
 8004320:	f8b3 3052 	ldrh.w	r3, [r3, #82]	@ 0x52
 8004324:	b29b      	uxth	r3, r3
 8004326:	2b00      	cmp	r3, #0
 8004328:	d1c9      	bne.n	80042be <HAL_UART_Transmit+0x72>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800432a:	683b      	ldr	r3, [r7, #0]
 800432c:	9300      	str	r3, [sp, #0]
 800432e:	697b      	ldr	r3, [r7, #20]
 8004330:	2200      	movs	r2, #0
 8004332:	2140      	movs	r1, #64	@ 0x40
 8004334:	68f8      	ldr	r0, [r7, #12]
 8004336:	f000 fbc1 	bl	8004abc <UART_WaitOnFlagUntilTimeout>
 800433a:	4603      	mov	r3, r0
 800433c:	2b00      	cmp	r3, #0
 800433e:	d004      	beq.n	800434a <HAL_UART_Transmit+0xfe>
    {
      huart->gState = HAL_UART_STATE_READY;
 8004340:	68fb      	ldr	r3, [r7, #12]
 8004342:	2220      	movs	r2, #32
 8004344:	67da      	str	r2, [r3, #124]	@ 0x7c

      return HAL_TIMEOUT;
 8004346:	2303      	movs	r3, #3
 8004348:	e005      	b.n	8004356 <HAL_UART_Transmit+0x10a>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 800434a:	68fb      	ldr	r3, [r7, #12]
 800434c:	2220      	movs	r2, #32
 800434e:	67da      	str	r2, [r3, #124]	@ 0x7c

    return HAL_OK;
 8004350:	2300      	movs	r3, #0
 8004352:	e000      	b.n	8004356 <HAL_UART_Transmit+0x10a>
  }
  else
  {
    return HAL_BUSY;
 8004354:	2302      	movs	r3, #2
  }
}
 8004356:	4618      	mov	r0, r3
 8004358:	3720      	adds	r7, #32
 800435a:	46bd      	mov	sp, r7
 800435c:	bd80      	pop	{r7, pc}
	...

08004360 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8004360:	b580      	push	{r7, lr}
 8004362:	b088      	sub	sp, #32
 8004364:	af00      	add	r7, sp, #0
 8004366:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8004368:	2300      	movs	r3, #0
 800436a:	77bb      	strb	r3, [r7, #30]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 800436c:	687b      	ldr	r3, [r7, #4]
 800436e:	689a      	ldr	r2, [r3, #8]
 8004370:	687b      	ldr	r3, [r7, #4]
 8004372:	691b      	ldr	r3, [r3, #16]
 8004374:	431a      	orrs	r2, r3
 8004376:	687b      	ldr	r3, [r7, #4]
 8004378:	695b      	ldr	r3, [r3, #20]
 800437a:	431a      	orrs	r2, r3
 800437c:	687b      	ldr	r3, [r7, #4]
 800437e:	69db      	ldr	r3, [r3, #28]
 8004380:	4313      	orrs	r3, r2
 8004382:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8004384:	687b      	ldr	r3, [r7, #4]
 8004386:	681b      	ldr	r3, [r3, #0]
 8004388:	681a      	ldr	r2, [r3, #0]
 800438a:	4ba6      	ldr	r3, [pc, #664]	@ (8004624 <UART_SetConfig+0x2c4>)
 800438c:	4013      	ands	r3, r2
 800438e:	687a      	ldr	r2, [r7, #4]
 8004390:	6812      	ldr	r2, [r2, #0]
 8004392:	6979      	ldr	r1, [r7, #20]
 8004394:	430b      	orrs	r3, r1
 8004396:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8004398:	687b      	ldr	r3, [r7, #4]
 800439a:	681b      	ldr	r3, [r3, #0]
 800439c:	685b      	ldr	r3, [r3, #4]
 800439e:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 80043a2:	687b      	ldr	r3, [r7, #4]
 80043a4:	68da      	ldr	r2, [r3, #12]
 80043a6:	687b      	ldr	r3, [r7, #4]
 80043a8:	681b      	ldr	r3, [r3, #0]
 80043aa:	430a      	orrs	r2, r1
 80043ac:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 80043ae:	687b      	ldr	r3, [r7, #4]
 80043b0:	699b      	ldr	r3, [r3, #24]
 80043b2:	617b      	str	r3, [r7, #20]

  tmpreg |= huart->Init.OneBitSampling;
 80043b4:	687b      	ldr	r3, [r7, #4]
 80043b6:	6a1b      	ldr	r3, [r3, #32]
 80043b8:	697a      	ldr	r2, [r7, #20]
 80043ba:	4313      	orrs	r3, r2
 80043bc:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 80043be:	687b      	ldr	r3, [r7, #4]
 80043c0:	681b      	ldr	r3, [r3, #0]
 80043c2:	689b      	ldr	r3, [r3, #8]
 80043c4:	f423 6130 	bic.w	r1, r3, #2816	@ 0xb00
 80043c8:	687b      	ldr	r3, [r7, #4]
 80043ca:	681b      	ldr	r3, [r3, #0]
 80043cc:	697a      	ldr	r2, [r7, #20]
 80043ce:	430a      	orrs	r2, r1
 80043d0:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 80043d2:	687b      	ldr	r3, [r7, #4]
 80043d4:	681b      	ldr	r3, [r3, #0]
 80043d6:	4a94      	ldr	r2, [pc, #592]	@ (8004628 <UART_SetConfig+0x2c8>)
 80043d8:	4293      	cmp	r3, r2
 80043da:	d120      	bne.n	800441e <UART_SetConfig+0xbe>
 80043dc:	4b93      	ldr	r3, [pc, #588]	@ (800462c <UART_SetConfig+0x2cc>)
 80043de:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80043e2:	f003 0303 	and.w	r3, r3, #3
 80043e6:	2b03      	cmp	r3, #3
 80043e8:	d816      	bhi.n	8004418 <UART_SetConfig+0xb8>
 80043ea:	a201      	add	r2, pc, #4	@ (adr r2, 80043f0 <UART_SetConfig+0x90>)
 80043ec:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80043f0:	08004401 	.word	0x08004401
 80043f4:	0800440d 	.word	0x0800440d
 80043f8:	08004407 	.word	0x08004407
 80043fc:	08004413 	.word	0x08004413
 8004400:	2301      	movs	r3, #1
 8004402:	77fb      	strb	r3, [r7, #31]
 8004404:	e150      	b.n	80046a8 <UART_SetConfig+0x348>
 8004406:	2302      	movs	r3, #2
 8004408:	77fb      	strb	r3, [r7, #31]
 800440a:	e14d      	b.n	80046a8 <UART_SetConfig+0x348>
 800440c:	2304      	movs	r3, #4
 800440e:	77fb      	strb	r3, [r7, #31]
 8004410:	e14a      	b.n	80046a8 <UART_SetConfig+0x348>
 8004412:	2308      	movs	r3, #8
 8004414:	77fb      	strb	r3, [r7, #31]
 8004416:	e147      	b.n	80046a8 <UART_SetConfig+0x348>
 8004418:	2310      	movs	r3, #16
 800441a:	77fb      	strb	r3, [r7, #31]
 800441c:	e144      	b.n	80046a8 <UART_SetConfig+0x348>
 800441e:	687b      	ldr	r3, [r7, #4]
 8004420:	681b      	ldr	r3, [r3, #0]
 8004422:	4a83      	ldr	r2, [pc, #524]	@ (8004630 <UART_SetConfig+0x2d0>)
 8004424:	4293      	cmp	r3, r2
 8004426:	d132      	bne.n	800448e <UART_SetConfig+0x12e>
 8004428:	4b80      	ldr	r3, [pc, #512]	@ (800462c <UART_SetConfig+0x2cc>)
 800442a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800442e:	f003 030c 	and.w	r3, r3, #12
 8004432:	2b0c      	cmp	r3, #12
 8004434:	d828      	bhi.n	8004488 <UART_SetConfig+0x128>
 8004436:	a201      	add	r2, pc, #4	@ (adr r2, 800443c <UART_SetConfig+0xdc>)
 8004438:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800443c:	08004471 	.word	0x08004471
 8004440:	08004489 	.word	0x08004489
 8004444:	08004489 	.word	0x08004489
 8004448:	08004489 	.word	0x08004489
 800444c:	0800447d 	.word	0x0800447d
 8004450:	08004489 	.word	0x08004489
 8004454:	08004489 	.word	0x08004489
 8004458:	08004489 	.word	0x08004489
 800445c:	08004477 	.word	0x08004477
 8004460:	08004489 	.word	0x08004489
 8004464:	08004489 	.word	0x08004489
 8004468:	08004489 	.word	0x08004489
 800446c:	08004483 	.word	0x08004483
 8004470:	2300      	movs	r3, #0
 8004472:	77fb      	strb	r3, [r7, #31]
 8004474:	e118      	b.n	80046a8 <UART_SetConfig+0x348>
 8004476:	2302      	movs	r3, #2
 8004478:	77fb      	strb	r3, [r7, #31]
 800447a:	e115      	b.n	80046a8 <UART_SetConfig+0x348>
 800447c:	2304      	movs	r3, #4
 800447e:	77fb      	strb	r3, [r7, #31]
 8004480:	e112      	b.n	80046a8 <UART_SetConfig+0x348>
 8004482:	2308      	movs	r3, #8
 8004484:	77fb      	strb	r3, [r7, #31]
 8004486:	e10f      	b.n	80046a8 <UART_SetConfig+0x348>
 8004488:	2310      	movs	r3, #16
 800448a:	77fb      	strb	r3, [r7, #31]
 800448c:	e10c      	b.n	80046a8 <UART_SetConfig+0x348>
 800448e:	687b      	ldr	r3, [r7, #4]
 8004490:	681b      	ldr	r3, [r3, #0]
 8004492:	4a68      	ldr	r2, [pc, #416]	@ (8004634 <UART_SetConfig+0x2d4>)
 8004494:	4293      	cmp	r3, r2
 8004496:	d120      	bne.n	80044da <UART_SetConfig+0x17a>
 8004498:	4b64      	ldr	r3, [pc, #400]	@ (800462c <UART_SetConfig+0x2cc>)
 800449a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800449e:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 80044a2:	2b30      	cmp	r3, #48	@ 0x30
 80044a4:	d013      	beq.n	80044ce <UART_SetConfig+0x16e>
 80044a6:	2b30      	cmp	r3, #48	@ 0x30
 80044a8:	d814      	bhi.n	80044d4 <UART_SetConfig+0x174>
 80044aa:	2b20      	cmp	r3, #32
 80044ac:	d009      	beq.n	80044c2 <UART_SetConfig+0x162>
 80044ae:	2b20      	cmp	r3, #32
 80044b0:	d810      	bhi.n	80044d4 <UART_SetConfig+0x174>
 80044b2:	2b00      	cmp	r3, #0
 80044b4:	d002      	beq.n	80044bc <UART_SetConfig+0x15c>
 80044b6:	2b10      	cmp	r3, #16
 80044b8:	d006      	beq.n	80044c8 <UART_SetConfig+0x168>
 80044ba:	e00b      	b.n	80044d4 <UART_SetConfig+0x174>
 80044bc:	2300      	movs	r3, #0
 80044be:	77fb      	strb	r3, [r7, #31]
 80044c0:	e0f2      	b.n	80046a8 <UART_SetConfig+0x348>
 80044c2:	2302      	movs	r3, #2
 80044c4:	77fb      	strb	r3, [r7, #31]
 80044c6:	e0ef      	b.n	80046a8 <UART_SetConfig+0x348>
 80044c8:	2304      	movs	r3, #4
 80044ca:	77fb      	strb	r3, [r7, #31]
 80044cc:	e0ec      	b.n	80046a8 <UART_SetConfig+0x348>
 80044ce:	2308      	movs	r3, #8
 80044d0:	77fb      	strb	r3, [r7, #31]
 80044d2:	e0e9      	b.n	80046a8 <UART_SetConfig+0x348>
 80044d4:	2310      	movs	r3, #16
 80044d6:	77fb      	strb	r3, [r7, #31]
 80044d8:	e0e6      	b.n	80046a8 <UART_SetConfig+0x348>
 80044da:	687b      	ldr	r3, [r7, #4]
 80044dc:	681b      	ldr	r3, [r3, #0]
 80044de:	4a56      	ldr	r2, [pc, #344]	@ (8004638 <UART_SetConfig+0x2d8>)
 80044e0:	4293      	cmp	r3, r2
 80044e2:	d120      	bne.n	8004526 <UART_SetConfig+0x1c6>
 80044e4:	4b51      	ldr	r3, [pc, #324]	@ (800462c <UART_SetConfig+0x2cc>)
 80044e6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80044ea:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 80044ee:	2bc0      	cmp	r3, #192	@ 0xc0
 80044f0:	d013      	beq.n	800451a <UART_SetConfig+0x1ba>
 80044f2:	2bc0      	cmp	r3, #192	@ 0xc0
 80044f4:	d814      	bhi.n	8004520 <UART_SetConfig+0x1c0>
 80044f6:	2b80      	cmp	r3, #128	@ 0x80
 80044f8:	d009      	beq.n	800450e <UART_SetConfig+0x1ae>
 80044fa:	2b80      	cmp	r3, #128	@ 0x80
 80044fc:	d810      	bhi.n	8004520 <UART_SetConfig+0x1c0>
 80044fe:	2b00      	cmp	r3, #0
 8004500:	d002      	beq.n	8004508 <UART_SetConfig+0x1a8>
 8004502:	2b40      	cmp	r3, #64	@ 0x40
 8004504:	d006      	beq.n	8004514 <UART_SetConfig+0x1b4>
 8004506:	e00b      	b.n	8004520 <UART_SetConfig+0x1c0>
 8004508:	2300      	movs	r3, #0
 800450a:	77fb      	strb	r3, [r7, #31]
 800450c:	e0cc      	b.n	80046a8 <UART_SetConfig+0x348>
 800450e:	2302      	movs	r3, #2
 8004510:	77fb      	strb	r3, [r7, #31]
 8004512:	e0c9      	b.n	80046a8 <UART_SetConfig+0x348>
 8004514:	2304      	movs	r3, #4
 8004516:	77fb      	strb	r3, [r7, #31]
 8004518:	e0c6      	b.n	80046a8 <UART_SetConfig+0x348>
 800451a:	2308      	movs	r3, #8
 800451c:	77fb      	strb	r3, [r7, #31]
 800451e:	e0c3      	b.n	80046a8 <UART_SetConfig+0x348>
 8004520:	2310      	movs	r3, #16
 8004522:	77fb      	strb	r3, [r7, #31]
 8004524:	e0c0      	b.n	80046a8 <UART_SetConfig+0x348>
 8004526:	687b      	ldr	r3, [r7, #4]
 8004528:	681b      	ldr	r3, [r3, #0]
 800452a:	4a44      	ldr	r2, [pc, #272]	@ (800463c <UART_SetConfig+0x2dc>)
 800452c:	4293      	cmp	r3, r2
 800452e:	d125      	bne.n	800457c <UART_SetConfig+0x21c>
 8004530:	4b3e      	ldr	r3, [pc, #248]	@ (800462c <UART_SetConfig+0x2cc>)
 8004532:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004536:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800453a:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800453e:	d017      	beq.n	8004570 <UART_SetConfig+0x210>
 8004540:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8004544:	d817      	bhi.n	8004576 <UART_SetConfig+0x216>
 8004546:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800454a:	d00b      	beq.n	8004564 <UART_SetConfig+0x204>
 800454c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8004550:	d811      	bhi.n	8004576 <UART_SetConfig+0x216>
 8004552:	2b00      	cmp	r3, #0
 8004554:	d003      	beq.n	800455e <UART_SetConfig+0x1fe>
 8004556:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800455a:	d006      	beq.n	800456a <UART_SetConfig+0x20a>
 800455c:	e00b      	b.n	8004576 <UART_SetConfig+0x216>
 800455e:	2300      	movs	r3, #0
 8004560:	77fb      	strb	r3, [r7, #31]
 8004562:	e0a1      	b.n	80046a8 <UART_SetConfig+0x348>
 8004564:	2302      	movs	r3, #2
 8004566:	77fb      	strb	r3, [r7, #31]
 8004568:	e09e      	b.n	80046a8 <UART_SetConfig+0x348>
 800456a:	2304      	movs	r3, #4
 800456c:	77fb      	strb	r3, [r7, #31]
 800456e:	e09b      	b.n	80046a8 <UART_SetConfig+0x348>
 8004570:	2308      	movs	r3, #8
 8004572:	77fb      	strb	r3, [r7, #31]
 8004574:	e098      	b.n	80046a8 <UART_SetConfig+0x348>
 8004576:	2310      	movs	r3, #16
 8004578:	77fb      	strb	r3, [r7, #31]
 800457a:	e095      	b.n	80046a8 <UART_SetConfig+0x348>
 800457c:	687b      	ldr	r3, [r7, #4]
 800457e:	681b      	ldr	r3, [r3, #0]
 8004580:	4a2f      	ldr	r2, [pc, #188]	@ (8004640 <UART_SetConfig+0x2e0>)
 8004582:	4293      	cmp	r3, r2
 8004584:	d125      	bne.n	80045d2 <UART_SetConfig+0x272>
 8004586:	4b29      	ldr	r3, [pc, #164]	@ (800462c <UART_SetConfig+0x2cc>)
 8004588:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800458c:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 8004590:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8004594:	d017      	beq.n	80045c6 <UART_SetConfig+0x266>
 8004596:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 800459a:	d817      	bhi.n	80045cc <UART_SetConfig+0x26c>
 800459c:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80045a0:	d00b      	beq.n	80045ba <UART_SetConfig+0x25a>
 80045a2:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80045a6:	d811      	bhi.n	80045cc <UART_SetConfig+0x26c>
 80045a8:	2b00      	cmp	r3, #0
 80045aa:	d003      	beq.n	80045b4 <UART_SetConfig+0x254>
 80045ac:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80045b0:	d006      	beq.n	80045c0 <UART_SetConfig+0x260>
 80045b2:	e00b      	b.n	80045cc <UART_SetConfig+0x26c>
 80045b4:	2301      	movs	r3, #1
 80045b6:	77fb      	strb	r3, [r7, #31]
 80045b8:	e076      	b.n	80046a8 <UART_SetConfig+0x348>
 80045ba:	2302      	movs	r3, #2
 80045bc:	77fb      	strb	r3, [r7, #31]
 80045be:	e073      	b.n	80046a8 <UART_SetConfig+0x348>
 80045c0:	2304      	movs	r3, #4
 80045c2:	77fb      	strb	r3, [r7, #31]
 80045c4:	e070      	b.n	80046a8 <UART_SetConfig+0x348>
 80045c6:	2308      	movs	r3, #8
 80045c8:	77fb      	strb	r3, [r7, #31]
 80045ca:	e06d      	b.n	80046a8 <UART_SetConfig+0x348>
 80045cc:	2310      	movs	r3, #16
 80045ce:	77fb      	strb	r3, [r7, #31]
 80045d0:	e06a      	b.n	80046a8 <UART_SetConfig+0x348>
 80045d2:	687b      	ldr	r3, [r7, #4]
 80045d4:	681b      	ldr	r3, [r3, #0]
 80045d6:	4a1b      	ldr	r2, [pc, #108]	@ (8004644 <UART_SetConfig+0x2e4>)
 80045d8:	4293      	cmp	r3, r2
 80045da:	d138      	bne.n	800464e <UART_SetConfig+0x2ee>
 80045dc:	4b13      	ldr	r3, [pc, #76]	@ (800462c <UART_SetConfig+0x2cc>)
 80045de:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80045e2:	f403 5340 	and.w	r3, r3, #12288	@ 0x3000
 80045e6:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 80045ea:	d017      	beq.n	800461c <UART_SetConfig+0x2bc>
 80045ec:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 80045f0:	d82a      	bhi.n	8004648 <UART_SetConfig+0x2e8>
 80045f2:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80045f6:	d00b      	beq.n	8004610 <UART_SetConfig+0x2b0>
 80045f8:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80045fc:	d824      	bhi.n	8004648 <UART_SetConfig+0x2e8>
 80045fe:	2b00      	cmp	r3, #0
 8004600:	d003      	beq.n	800460a <UART_SetConfig+0x2aa>
 8004602:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004606:	d006      	beq.n	8004616 <UART_SetConfig+0x2b6>
 8004608:	e01e      	b.n	8004648 <UART_SetConfig+0x2e8>
 800460a:	2300      	movs	r3, #0
 800460c:	77fb      	strb	r3, [r7, #31]
 800460e:	e04b      	b.n	80046a8 <UART_SetConfig+0x348>
 8004610:	2302      	movs	r3, #2
 8004612:	77fb      	strb	r3, [r7, #31]
 8004614:	e048      	b.n	80046a8 <UART_SetConfig+0x348>
 8004616:	2304      	movs	r3, #4
 8004618:	77fb      	strb	r3, [r7, #31]
 800461a:	e045      	b.n	80046a8 <UART_SetConfig+0x348>
 800461c:	2308      	movs	r3, #8
 800461e:	77fb      	strb	r3, [r7, #31]
 8004620:	e042      	b.n	80046a8 <UART_SetConfig+0x348>
 8004622:	bf00      	nop
 8004624:	efff69f3 	.word	0xefff69f3
 8004628:	40011000 	.word	0x40011000
 800462c:	40023800 	.word	0x40023800
 8004630:	40004400 	.word	0x40004400
 8004634:	40004800 	.word	0x40004800
 8004638:	40004c00 	.word	0x40004c00
 800463c:	40005000 	.word	0x40005000
 8004640:	40011400 	.word	0x40011400
 8004644:	40007800 	.word	0x40007800
 8004648:	2310      	movs	r3, #16
 800464a:	77fb      	strb	r3, [r7, #31]
 800464c:	e02c      	b.n	80046a8 <UART_SetConfig+0x348>
 800464e:	687b      	ldr	r3, [r7, #4]
 8004650:	681b      	ldr	r3, [r3, #0]
 8004652:	4a72      	ldr	r2, [pc, #456]	@ (800481c <UART_SetConfig+0x4bc>)
 8004654:	4293      	cmp	r3, r2
 8004656:	d125      	bne.n	80046a4 <UART_SetConfig+0x344>
 8004658:	4b71      	ldr	r3, [pc, #452]	@ (8004820 <UART_SetConfig+0x4c0>)
 800465a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800465e:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8004662:	f5b3 4f40 	cmp.w	r3, #49152	@ 0xc000
 8004666:	d017      	beq.n	8004698 <UART_SetConfig+0x338>
 8004668:	f5b3 4f40 	cmp.w	r3, #49152	@ 0xc000
 800466c:	d817      	bhi.n	800469e <UART_SetConfig+0x33e>
 800466e:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8004672:	d00b      	beq.n	800468c <UART_SetConfig+0x32c>
 8004674:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8004678:	d811      	bhi.n	800469e <UART_SetConfig+0x33e>
 800467a:	2b00      	cmp	r3, #0
 800467c:	d003      	beq.n	8004686 <UART_SetConfig+0x326>
 800467e:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8004682:	d006      	beq.n	8004692 <UART_SetConfig+0x332>
 8004684:	e00b      	b.n	800469e <UART_SetConfig+0x33e>
 8004686:	2300      	movs	r3, #0
 8004688:	77fb      	strb	r3, [r7, #31]
 800468a:	e00d      	b.n	80046a8 <UART_SetConfig+0x348>
 800468c:	2302      	movs	r3, #2
 800468e:	77fb      	strb	r3, [r7, #31]
 8004690:	e00a      	b.n	80046a8 <UART_SetConfig+0x348>
 8004692:	2304      	movs	r3, #4
 8004694:	77fb      	strb	r3, [r7, #31]
 8004696:	e007      	b.n	80046a8 <UART_SetConfig+0x348>
 8004698:	2308      	movs	r3, #8
 800469a:	77fb      	strb	r3, [r7, #31]
 800469c:	e004      	b.n	80046a8 <UART_SetConfig+0x348>
 800469e:	2310      	movs	r3, #16
 80046a0:	77fb      	strb	r3, [r7, #31]
 80046a2:	e001      	b.n	80046a8 <UART_SetConfig+0x348>
 80046a4:	2310      	movs	r3, #16
 80046a6:	77fb      	strb	r3, [r7, #31]

  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80046a8:	687b      	ldr	r3, [r7, #4]
 80046aa:	69db      	ldr	r3, [r3, #28]
 80046ac:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80046b0:	d15b      	bne.n	800476a <UART_SetConfig+0x40a>
  {
    switch (clocksource)
 80046b2:	7ffb      	ldrb	r3, [r7, #31]
 80046b4:	2b08      	cmp	r3, #8
 80046b6:	d828      	bhi.n	800470a <UART_SetConfig+0x3aa>
 80046b8:	a201      	add	r2, pc, #4	@ (adr r2, 80046c0 <UART_SetConfig+0x360>)
 80046ba:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80046be:	bf00      	nop
 80046c0:	080046e5 	.word	0x080046e5
 80046c4:	080046ed 	.word	0x080046ed
 80046c8:	080046f5 	.word	0x080046f5
 80046cc:	0800470b 	.word	0x0800470b
 80046d0:	080046fb 	.word	0x080046fb
 80046d4:	0800470b 	.word	0x0800470b
 80046d8:	0800470b 	.word	0x0800470b
 80046dc:	0800470b 	.word	0x0800470b
 80046e0:	08004703 	.word	0x08004703
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80046e4:	f7fe f83c 	bl	8002760 <HAL_RCC_GetPCLK1Freq>
 80046e8:	61b8      	str	r0, [r7, #24]
        break;
 80046ea:	e013      	b.n	8004714 <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80046ec:	f7fe f84c 	bl	8002788 <HAL_RCC_GetPCLK2Freq>
 80046f0:	61b8      	str	r0, [r7, #24]
        break;
 80046f2:	e00f      	b.n	8004714 <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80046f4:	4b4b      	ldr	r3, [pc, #300]	@ (8004824 <UART_SetConfig+0x4c4>)
 80046f6:	61bb      	str	r3, [r7, #24]
        break;
 80046f8:	e00c      	b.n	8004714 <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80046fa:	f7fd ff21 	bl	8002540 <HAL_RCC_GetSysClockFreq>
 80046fe:	61b8      	str	r0, [r7, #24]
        break;
 8004700:	e008      	b.n	8004714 <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8004702:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8004706:	61bb      	str	r3, [r7, #24]
        break;
 8004708:	e004      	b.n	8004714 <UART_SetConfig+0x3b4>
      default:
        pclk = 0U;
 800470a:	2300      	movs	r3, #0
 800470c:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 800470e:	2301      	movs	r3, #1
 8004710:	77bb      	strb	r3, [r7, #30]
        break;
 8004712:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8004714:	69bb      	ldr	r3, [r7, #24]
 8004716:	2b00      	cmp	r3, #0
 8004718:	d074      	beq.n	8004804 <UART_SetConfig+0x4a4>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 800471a:	69bb      	ldr	r3, [r7, #24]
 800471c:	005a      	lsls	r2, r3, #1
 800471e:	687b      	ldr	r3, [r7, #4]
 8004720:	685b      	ldr	r3, [r3, #4]
 8004722:	085b      	lsrs	r3, r3, #1
 8004724:	441a      	add	r2, r3
 8004726:	687b      	ldr	r3, [r7, #4]
 8004728:	685b      	ldr	r3, [r3, #4]
 800472a:	fbb2 f3f3 	udiv	r3, r2, r3
 800472e:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8004730:	693b      	ldr	r3, [r7, #16]
 8004732:	2b0f      	cmp	r3, #15
 8004734:	d916      	bls.n	8004764 <UART_SetConfig+0x404>
 8004736:	693b      	ldr	r3, [r7, #16]
 8004738:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800473c:	d212      	bcs.n	8004764 <UART_SetConfig+0x404>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 800473e:	693b      	ldr	r3, [r7, #16]
 8004740:	b29b      	uxth	r3, r3
 8004742:	f023 030f 	bic.w	r3, r3, #15
 8004746:	81fb      	strh	r3, [r7, #14]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8004748:	693b      	ldr	r3, [r7, #16]
 800474a:	085b      	lsrs	r3, r3, #1
 800474c:	b29b      	uxth	r3, r3
 800474e:	f003 0307 	and.w	r3, r3, #7
 8004752:	b29a      	uxth	r2, r3
 8004754:	89fb      	ldrh	r3, [r7, #14]
 8004756:	4313      	orrs	r3, r2
 8004758:	81fb      	strh	r3, [r7, #14]
        huart->Instance->BRR = brrtemp;
 800475a:	687b      	ldr	r3, [r7, #4]
 800475c:	681b      	ldr	r3, [r3, #0]
 800475e:	89fa      	ldrh	r2, [r7, #14]
 8004760:	60da      	str	r2, [r3, #12]
 8004762:	e04f      	b.n	8004804 <UART_SetConfig+0x4a4>
      }
      else
      {
        ret = HAL_ERROR;
 8004764:	2301      	movs	r3, #1
 8004766:	77bb      	strb	r3, [r7, #30]
 8004768:	e04c      	b.n	8004804 <UART_SetConfig+0x4a4>
      }
    }
  }
  else
  {
    switch (clocksource)
 800476a:	7ffb      	ldrb	r3, [r7, #31]
 800476c:	2b08      	cmp	r3, #8
 800476e:	d828      	bhi.n	80047c2 <UART_SetConfig+0x462>
 8004770:	a201      	add	r2, pc, #4	@ (adr r2, 8004778 <UART_SetConfig+0x418>)
 8004772:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004776:	bf00      	nop
 8004778:	0800479d 	.word	0x0800479d
 800477c:	080047a5 	.word	0x080047a5
 8004780:	080047ad 	.word	0x080047ad
 8004784:	080047c3 	.word	0x080047c3
 8004788:	080047b3 	.word	0x080047b3
 800478c:	080047c3 	.word	0x080047c3
 8004790:	080047c3 	.word	0x080047c3
 8004794:	080047c3 	.word	0x080047c3
 8004798:	080047bb 	.word	0x080047bb
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800479c:	f7fd ffe0 	bl	8002760 <HAL_RCC_GetPCLK1Freq>
 80047a0:	61b8      	str	r0, [r7, #24]
        break;
 80047a2:	e013      	b.n	80047cc <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80047a4:	f7fd fff0 	bl	8002788 <HAL_RCC_GetPCLK2Freq>
 80047a8:	61b8      	str	r0, [r7, #24]
        break;
 80047aa:	e00f      	b.n	80047cc <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80047ac:	4b1d      	ldr	r3, [pc, #116]	@ (8004824 <UART_SetConfig+0x4c4>)
 80047ae:	61bb      	str	r3, [r7, #24]
        break;
 80047b0:	e00c      	b.n	80047cc <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80047b2:	f7fd fec5 	bl	8002540 <HAL_RCC_GetSysClockFreq>
 80047b6:	61b8      	str	r0, [r7, #24]
        break;
 80047b8:	e008      	b.n	80047cc <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80047ba:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80047be:	61bb      	str	r3, [r7, #24]
        break;
 80047c0:	e004      	b.n	80047cc <UART_SetConfig+0x46c>
      default:
        pclk = 0U;
 80047c2:	2300      	movs	r3, #0
 80047c4:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 80047c6:	2301      	movs	r3, #1
 80047c8:	77bb      	strb	r3, [r7, #30]
        break;
 80047ca:	bf00      	nop
    }

    if (pclk != 0U)
 80047cc:	69bb      	ldr	r3, [r7, #24]
 80047ce:	2b00      	cmp	r3, #0
 80047d0:	d018      	beq.n	8004804 <UART_SetConfig+0x4a4>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 80047d2:	687b      	ldr	r3, [r7, #4]
 80047d4:	685b      	ldr	r3, [r3, #4]
 80047d6:	085a      	lsrs	r2, r3, #1
 80047d8:	69bb      	ldr	r3, [r7, #24]
 80047da:	441a      	add	r2, r3
 80047dc:	687b      	ldr	r3, [r7, #4]
 80047de:	685b      	ldr	r3, [r3, #4]
 80047e0:	fbb2 f3f3 	udiv	r3, r2, r3
 80047e4:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80047e6:	693b      	ldr	r3, [r7, #16]
 80047e8:	2b0f      	cmp	r3, #15
 80047ea:	d909      	bls.n	8004800 <UART_SetConfig+0x4a0>
 80047ec:	693b      	ldr	r3, [r7, #16]
 80047ee:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80047f2:	d205      	bcs.n	8004800 <UART_SetConfig+0x4a0>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 80047f4:	693b      	ldr	r3, [r7, #16]
 80047f6:	b29a      	uxth	r2, r3
 80047f8:	687b      	ldr	r3, [r7, #4]
 80047fa:	681b      	ldr	r3, [r3, #0]
 80047fc:	60da      	str	r2, [r3, #12]
 80047fe:	e001      	b.n	8004804 <UART_SetConfig+0x4a4>
      }
      else
      {
        ret = HAL_ERROR;
 8004800:	2301      	movs	r3, #1
 8004802:	77bb      	strb	r3, [r7, #30]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8004804:	687b      	ldr	r3, [r7, #4]
 8004806:	2200      	movs	r2, #0
 8004808:	669a      	str	r2, [r3, #104]	@ 0x68
  huart->TxISR = NULL;
 800480a:	687b      	ldr	r3, [r7, #4]
 800480c:	2200      	movs	r2, #0
 800480e:	66da      	str	r2, [r3, #108]	@ 0x6c

  return ret;
 8004810:	7fbb      	ldrb	r3, [r7, #30]
}
 8004812:	4618      	mov	r0, r3
 8004814:	3720      	adds	r7, #32
 8004816:	46bd      	mov	sp, r7
 8004818:	bd80      	pop	{r7, pc}
 800481a:	bf00      	nop
 800481c:	40007c00 	.word	0x40007c00
 8004820:	40023800 	.word	0x40023800
 8004824:	00f42400 	.word	0x00f42400

08004828 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8004828:	b480      	push	{r7}
 800482a:	b083      	sub	sp, #12
 800482c:	af00      	add	r7, sp, #0
 800482e:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8004830:	687b      	ldr	r3, [r7, #4]
 8004832:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004834:	f003 0308 	and.w	r3, r3, #8
 8004838:	2b00      	cmp	r3, #0
 800483a:	d00a      	beq.n	8004852 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 800483c:	687b      	ldr	r3, [r7, #4]
 800483e:	681b      	ldr	r3, [r3, #0]
 8004840:	685b      	ldr	r3, [r3, #4]
 8004842:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 8004846:	687b      	ldr	r3, [r7, #4]
 8004848:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800484a:	687b      	ldr	r3, [r7, #4]
 800484c:	681b      	ldr	r3, [r3, #0]
 800484e:	430a      	orrs	r2, r1
 8004850:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8004852:	687b      	ldr	r3, [r7, #4]
 8004854:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004856:	f003 0301 	and.w	r3, r3, #1
 800485a:	2b00      	cmp	r3, #0
 800485c:	d00a      	beq.n	8004874 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 800485e:	687b      	ldr	r3, [r7, #4]
 8004860:	681b      	ldr	r3, [r3, #0]
 8004862:	685b      	ldr	r3, [r3, #4]
 8004864:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 8004868:	687b      	ldr	r3, [r7, #4]
 800486a:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 800486c:	687b      	ldr	r3, [r7, #4]
 800486e:	681b      	ldr	r3, [r3, #0]
 8004870:	430a      	orrs	r2, r1
 8004872:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8004874:	687b      	ldr	r3, [r7, #4]
 8004876:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004878:	f003 0302 	and.w	r3, r3, #2
 800487c:	2b00      	cmp	r3, #0
 800487e:	d00a      	beq.n	8004896 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8004880:	687b      	ldr	r3, [r7, #4]
 8004882:	681b      	ldr	r3, [r3, #0]
 8004884:	685b      	ldr	r3, [r3, #4]
 8004886:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 800488a:	687b      	ldr	r3, [r7, #4]
 800488c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800488e:	687b      	ldr	r3, [r7, #4]
 8004890:	681b      	ldr	r3, [r3, #0]
 8004892:	430a      	orrs	r2, r1
 8004894:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8004896:	687b      	ldr	r3, [r7, #4]
 8004898:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800489a:	f003 0304 	and.w	r3, r3, #4
 800489e:	2b00      	cmp	r3, #0
 80048a0:	d00a      	beq.n	80048b8 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 80048a2:	687b      	ldr	r3, [r7, #4]
 80048a4:	681b      	ldr	r3, [r3, #0]
 80048a6:	685b      	ldr	r3, [r3, #4]
 80048a8:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 80048ac:	687b      	ldr	r3, [r7, #4]
 80048ae:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80048b0:	687b      	ldr	r3, [r7, #4]
 80048b2:	681b      	ldr	r3, [r3, #0]
 80048b4:	430a      	orrs	r2, r1
 80048b6:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 80048b8:	687b      	ldr	r3, [r7, #4]
 80048ba:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80048bc:	f003 0310 	and.w	r3, r3, #16
 80048c0:	2b00      	cmp	r3, #0
 80048c2:	d00a      	beq.n	80048da <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 80048c4:	687b      	ldr	r3, [r7, #4]
 80048c6:	681b      	ldr	r3, [r3, #0]
 80048c8:	689b      	ldr	r3, [r3, #8]
 80048ca:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 80048ce:	687b      	ldr	r3, [r7, #4]
 80048d0:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80048d2:	687b      	ldr	r3, [r7, #4]
 80048d4:	681b      	ldr	r3, [r3, #0]
 80048d6:	430a      	orrs	r2, r1
 80048d8:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 80048da:	687b      	ldr	r3, [r7, #4]
 80048dc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80048de:	f003 0320 	and.w	r3, r3, #32
 80048e2:	2b00      	cmp	r3, #0
 80048e4:	d00a      	beq.n	80048fc <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 80048e6:	687b      	ldr	r3, [r7, #4]
 80048e8:	681b      	ldr	r3, [r3, #0]
 80048ea:	689b      	ldr	r3, [r3, #8]
 80048ec:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 80048f0:	687b      	ldr	r3, [r7, #4]
 80048f2:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80048f4:	687b      	ldr	r3, [r7, #4]
 80048f6:	681b      	ldr	r3, [r3, #0]
 80048f8:	430a      	orrs	r2, r1
 80048fa:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 80048fc:	687b      	ldr	r3, [r7, #4]
 80048fe:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004900:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004904:	2b00      	cmp	r3, #0
 8004906:	d01a      	beq.n	800493e <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8004908:	687b      	ldr	r3, [r7, #4]
 800490a:	681b      	ldr	r3, [r3, #0]
 800490c:	685b      	ldr	r3, [r3, #4]
 800490e:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 8004912:	687b      	ldr	r3, [r7, #4]
 8004914:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8004916:	687b      	ldr	r3, [r7, #4]
 8004918:	681b      	ldr	r3, [r3, #0]
 800491a:	430a      	orrs	r2, r1
 800491c:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800491e:	687b      	ldr	r3, [r7, #4]
 8004920:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004922:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8004926:	d10a      	bne.n	800493e <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8004928:	687b      	ldr	r3, [r7, #4]
 800492a:	681b      	ldr	r3, [r3, #0]
 800492c:	685b      	ldr	r3, [r3, #4]
 800492e:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 8004932:	687b      	ldr	r3, [r7, #4]
 8004934:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8004936:	687b      	ldr	r3, [r7, #4]
 8004938:	681b      	ldr	r3, [r3, #0]
 800493a:	430a      	orrs	r2, r1
 800493c:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800493e:	687b      	ldr	r3, [r7, #4]
 8004940:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004942:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004946:	2b00      	cmp	r3, #0
 8004948:	d00a      	beq.n	8004960 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 800494a:	687b      	ldr	r3, [r7, #4]
 800494c:	681b      	ldr	r3, [r3, #0]
 800494e:	685b      	ldr	r3, [r3, #4]
 8004950:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 8004954:	687b      	ldr	r3, [r7, #4]
 8004956:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8004958:	687b      	ldr	r3, [r7, #4]
 800495a:	681b      	ldr	r3, [r3, #0]
 800495c:	430a      	orrs	r2, r1
 800495e:	605a      	str	r2, [r3, #4]
  }
}
 8004960:	bf00      	nop
 8004962:	370c      	adds	r7, #12
 8004964:	46bd      	mov	sp, r7
 8004966:	f85d 7b04 	ldr.w	r7, [sp], #4
 800496a:	4770      	bx	lr

0800496c <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 800496c:	b580      	push	{r7, lr}
 800496e:	b098      	sub	sp, #96	@ 0x60
 8004970:	af02      	add	r7, sp, #8
 8004972:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004974:	687b      	ldr	r3, [r7, #4]
 8004976:	2200      	movs	r2, #0
 8004978:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 800497c:	f7fc ff52 	bl	8001824 <HAL_GetTick>
 8004980:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8004982:	687b      	ldr	r3, [r7, #4]
 8004984:	681b      	ldr	r3, [r3, #0]
 8004986:	681b      	ldr	r3, [r3, #0]
 8004988:	f003 0308 	and.w	r3, r3, #8
 800498c:	2b08      	cmp	r3, #8
 800498e:	d12e      	bne.n	80049ee <UART_CheckIdleState+0x82>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8004990:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8004994:	9300      	str	r3, [sp, #0]
 8004996:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8004998:	2200      	movs	r2, #0
 800499a:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 800499e:	6878      	ldr	r0, [r7, #4]
 80049a0:	f000 f88c 	bl	8004abc <UART_WaitOnFlagUntilTimeout>
 80049a4:	4603      	mov	r3, r0
 80049a6:	2b00      	cmp	r3, #0
 80049a8:	d021      	beq.n	80049ee <UART_CheckIdleState+0x82>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
 80049aa:	687b      	ldr	r3, [r7, #4]
 80049ac:	681b      	ldr	r3, [r3, #0]
 80049ae:	63bb      	str	r3, [r7, #56]	@ 0x38
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80049b0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80049b2:	e853 3f00 	ldrex	r3, [r3]
 80049b6:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 80049b8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80049ba:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80049be:	653b      	str	r3, [r7, #80]	@ 0x50
 80049c0:	687b      	ldr	r3, [r7, #4]
 80049c2:	681b      	ldr	r3, [r3, #0]
 80049c4:	461a      	mov	r2, r3
 80049c6:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80049c8:	647b      	str	r3, [r7, #68]	@ 0x44
 80049ca:	643a      	str	r2, [r7, #64]	@ 0x40
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80049cc:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 80049ce:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80049d0:	e841 2300 	strex	r3, r2, [r1]
 80049d4:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 80049d6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80049d8:	2b00      	cmp	r3, #0
 80049da:	d1e6      	bne.n	80049aa <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 80049dc:	687b      	ldr	r3, [r7, #4]
 80049de:	2220      	movs	r2, #32
 80049e0:	67da      	str	r2, [r3, #124]	@ 0x7c

      __HAL_UNLOCK(huart);
 80049e2:	687b      	ldr	r3, [r7, #4]
 80049e4:	2200      	movs	r2, #0
 80049e6:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 80049ea:	2303      	movs	r3, #3
 80049ec:	e062      	b.n	8004ab4 <UART_CheckIdleState+0x148>
    }
  }
#if defined(USART_ISR_REACK)

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 80049ee:	687b      	ldr	r3, [r7, #4]
 80049f0:	681b      	ldr	r3, [r3, #0]
 80049f2:	681b      	ldr	r3, [r3, #0]
 80049f4:	f003 0304 	and.w	r3, r3, #4
 80049f8:	2b04      	cmp	r3, #4
 80049fa:	d149      	bne.n	8004a90 <UART_CheckIdleState+0x124>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80049fc:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8004a00:	9300      	str	r3, [sp, #0]
 8004a02:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8004a04:	2200      	movs	r2, #0
 8004a06:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 8004a0a:	6878      	ldr	r0, [r7, #4]
 8004a0c:	f000 f856 	bl	8004abc <UART_WaitOnFlagUntilTimeout>
 8004a10:	4603      	mov	r3, r0
 8004a12:	2b00      	cmp	r3, #0
 8004a14:	d03c      	beq.n	8004a90 <UART_CheckIdleState+0x124>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8004a16:	687b      	ldr	r3, [r7, #4]
 8004a18:	681b      	ldr	r3, [r3, #0]
 8004a1a:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004a1c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004a1e:	e853 3f00 	ldrex	r3, [r3]
 8004a22:	623b      	str	r3, [r7, #32]
   return(result);
 8004a24:	6a3b      	ldr	r3, [r7, #32]
 8004a26:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8004a2a:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8004a2c:	687b      	ldr	r3, [r7, #4]
 8004a2e:	681b      	ldr	r3, [r3, #0]
 8004a30:	461a      	mov	r2, r3
 8004a32:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8004a34:	633b      	str	r3, [r7, #48]	@ 0x30
 8004a36:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004a38:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8004a3a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8004a3c:	e841 2300 	strex	r3, r2, [r1]
 8004a40:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8004a42:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004a44:	2b00      	cmp	r3, #0
 8004a46:	d1e6      	bne.n	8004a16 <UART_CheckIdleState+0xaa>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004a48:	687b      	ldr	r3, [r7, #4]
 8004a4a:	681b      	ldr	r3, [r3, #0]
 8004a4c:	3308      	adds	r3, #8
 8004a4e:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004a50:	693b      	ldr	r3, [r7, #16]
 8004a52:	e853 3f00 	ldrex	r3, [r3]
 8004a56:	60fb      	str	r3, [r7, #12]
   return(result);
 8004a58:	68fb      	ldr	r3, [r7, #12]
 8004a5a:	f023 0301 	bic.w	r3, r3, #1
 8004a5e:	64bb      	str	r3, [r7, #72]	@ 0x48
 8004a60:	687b      	ldr	r3, [r7, #4]
 8004a62:	681b      	ldr	r3, [r3, #0]
 8004a64:	3308      	adds	r3, #8
 8004a66:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8004a68:	61fa      	str	r2, [r7, #28]
 8004a6a:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004a6c:	69b9      	ldr	r1, [r7, #24]
 8004a6e:	69fa      	ldr	r2, [r7, #28]
 8004a70:	e841 2300 	strex	r3, r2, [r1]
 8004a74:	617b      	str	r3, [r7, #20]
   return(result);
 8004a76:	697b      	ldr	r3, [r7, #20]
 8004a78:	2b00      	cmp	r3, #0
 8004a7a:	d1e5      	bne.n	8004a48 <UART_CheckIdleState+0xdc>

      huart->RxState = HAL_UART_STATE_READY;
 8004a7c:	687b      	ldr	r3, [r7, #4]
 8004a7e:	2220      	movs	r2, #32
 8004a80:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

      __HAL_UNLOCK(huart);
 8004a84:	687b      	ldr	r3, [r7, #4]
 8004a86:	2200      	movs	r2, #0
 8004a88:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8004a8c:	2303      	movs	r3, #3
 8004a8e:	e011      	b.n	8004ab4 <UART_CheckIdleState+0x148>
    }
  }
#endif /* USART_ISR_REACK */

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8004a90:	687b      	ldr	r3, [r7, #4]
 8004a92:	2220      	movs	r2, #32
 8004a94:	67da      	str	r2, [r3, #124]	@ 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 8004a96:	687b      	ldr	r3, [r7, #4]
 8004a98:	2220      	movs	r2, #32
 8004a9a:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004a9e:	687b      	ldr	r3, [r7, #4]
 8004aa0:	2200      	movs	r2, #0
 8004aa2:	661a      	str	r2, [r3, #96]	@ 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8004aa4:	687b      	ldr	r3, [r7, #4]
 8004aa6:	2200      	movs	r2, #0
 8004aa8:	665a      	str	r2, [r3, #100]	@ 0x64

  __HAL_UNLOCK(huart);
 8004aaa:	687b      	ldr	r3, [r7, #4]
 8004aac:	2200      	movs	r2, #0
 8004aae:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

  return HAL_OK;
 8004ab2:	2300      	movs	r3, #0
}
 8004ab4:	4618      	mov	r0, r3
 8004ab6:	3758      	adds	r7, #88	@ 0x58
 8004ab8:	46bd      	mov	sp, r7
 8004aba:	bd80      	pop	{r7, pc}

08004abc <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8004abc:	b580      	push	{r7, lr}
 8004abe:	b084      	sub	sp, #16
 8004ac0:	af00      	add	r7, sp, #0
 8004ac2:	60f8      	str	r0, [r7, #12]
 8004ac4:	60b9      	str	r1, [r7, #8]
 8004ac6:	603b      	str	r3, [r7, #0]
 8004ac8:	4613      	mov	r3, r2
 8004aca:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004acc:	e04f      	b.n	8004b6e <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004ace:	69bb      	ldr	r3, [r7, #24]
 8004ad0:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004ad4:	d04b      	beq.n	8004b6e <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004ad6:	f7fc fea5 	bl	8001824 <HAL_GetTick>
 8004ada:	4602      	mov	r2, r0
 8004adc:	683b      	ldr	r3, [r7, #0]
 8004ade:	1ad3      	subs	r3, r2, r3
 8004ae0:	69ba      	ldr	r2, [r7, #24]
 8004ae2:	429a      	cmp	r2, r3
 8004ae4:	d302      	bcc.n	8004aec <UART_WaitOnFlagUntilTimeout+0x30>
 8004ae6:	69bb      	ldr	r3, [r7, #24]
 8004ae8:	2b00      	cmp	r3, #0
 8004aea:	d101      	bne.n	8004af0 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8004aec:	2303      	movs	r3, #3
 8004aee:	e04e      	b.n	8004b8e <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8004af0:	68fb      	ldr	r3, [r7, #12]
 8004af2:	681b      	ldr	r3, [r3, #0]
 8004af4:	681b      	ldr	r3, [r3, #0]
 8004af6:	f003 0304 	and.w	r3, r3, #4
 8004afa:	2b00      	cmp	r3, #0
 8004afc:	d037      	beq.n	8004b6e <UART_WaitOnFlagUntilTimeout+0xb2>
 8004afe:	68bb      	ldr	r3, [r7, #8]
 8004b00:	2b80      	cmp	r3, #128	@ 0x80
 8004b02:	d034      	beq.n	8004b6e <UART_WaitOnFlagUntilTimeout+0xb2>
 8004b04:	68bb      	ldr	r3, [r7, #8]
 8004b06:	2b40      	cmp	r3, #64	@ 0x40
 8004b08:	d031      	beq.n	8004b6e <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8004b0a:	68fb      	ldr	r3, [r7, #12]
 8004b0c:	681b      	ldr	r3, [r3, #0]
 8004b0e:	69db      	ldr	r3, [r3, #28]
 8004b10:	f003 0308 	and.w	r3, r3, #8
 8004b14:	2b08      	cmp	r3, #8
 8004b16:	d110      	bne.n	8004b3a <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8004b18:	68fb      	ldr	r3, [r7, #12]
 8004b1a:	681b      	ldr	r3, [r3, #0]
 8004b1c:	2208      	movs	r2, #8
 8004b1e:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8004b20:	68f8      	ldr	r0, [r7, #12]
 8004b22:	f000 f838 	bl	8004b96 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8004b26:	68fb      	ldr	r3, [r7, #12]
 8004b28:	2208      	movs	r2, #8
 8004b2a:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8004b2e:	68fb      	ldr	r3, [r7, #12]
 8004b30:	2200      	movs	r2, #0
 8004b32:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_ERROR;
 8004b36:	2301      	movs	r3, #1
 8004b38:	e029      	b.n	8004b8e <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8004b3a:	68fb      	ldr	r3, [r7, #12]
 8004b3c:	681b      	ldr	r3, [r3, #0]
 8004b3e:	69db      	ldr	r3, [r3, #28]
 8004b40:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8004b44:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8004b48:	d111      	bne.n	8004b6e <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8004b4a:	68fb      	ldr	r3, [r7, #12]
 8004b4c:	681b      	ldr	r3, [r3, #0]
 8004b4e:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8004b52:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8004b54:	68f8      	ldr	r0, [r7, #12]
 8004b56:	f000 f81e 	bl	8004b96 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8004b5a:	68fb      	ldr	r3, [r7, #12]
 8004b5c:	2220      	movs	r2, #32
 8004b5e:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8004b62:	68fb      	ldr	r3, [r7, #12]
 8004b64:	2200      	movs	r2, #0
 8004b66:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_TIMEOUT;
 8004b6a:	2303      	movs	r3, #3
 8004b6c:	e00f      	b.n	8004b8e <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004b6e:	68fb      	ldr	r3, [r7, #12]
 8004b70:	681b      	ldr	r3, [r3, #0]
 8004b72:	69da      	ldr	r2, [r3, #28]
 8004b74:	68bb      	ldr	r3, [r7, #8]
 8004b76:	4013      	ands	r3, r2
 8004b78:	68ba      	ldr	r2, [r7, #8]
 8004b7a:	429a      	cmp	r2, r3
 8004b7c:	bf0c      	ite	eq
 8004b7e:	2301      	moveq	r3, #1
 8004b80:	2300      	movne	r3, #0
 8004b82:	b2db      	uxtb	r3, r3
 8004b84:	461a      	mov	r2, r3
 8004b86:	79fb      	ldrb	r3, [r7, #7]
 8004b88:	429a      	cmp	r2, r3
 8004b8a:	d0a0      	beq.n	8004ace <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8004b8c:	2300      	movs	r3, #0
}
 8004b8e:	4618      	mov	r0, r3
 8004b90:	3710      	adds	r7, #16
 8004b92:	46bd      	mov	sp, r7
 8004b94:	bd80      	pop	{r7, pc}

08004b96 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8004b96:	b480      	push	{r7}
 8004b98:	b095      	sub	sp, #84	@ 0x54
 8004b9a:	af00      	add	r7, sp, #0
 8004b9c:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8004b9e:	687b      	ldr	r3, [r7, #4]
 8004ba0:	681b      	ldr	r3, [r3, #0]
 8004ba2:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004ba4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004ba6:	e853 3f00 	ldrex	r3, [r3]
 8004baa:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8004bac:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004bae:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8004bb2:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8004bb4:	687b      	ldr	r3, [r7, #4]
 8004bb6:	681b      	ldr	r3, [r3, #0]
 8004bb8:	461a      	mov	r2, r3
 8004bba:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8004bbc:	643b      	str	r3, [r7, #64]	@ 0x40
 8004bbe:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004bc0:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8004bc2:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8004bc4:	e841 2300 	strex	r3, r2, [r1]
 8004bc8:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8004bca:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004bcc:	2b00      	cmp	r3, #0
 8004bce:	d1e6      	bne.n	8004b9e <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004bd0:	687b      	ldr	r3, [r7, #4]
 8004bd2:	681b      	ldr	r3, [r3, #0]
 8004bd4:	3308      	adds	r3, #8
 8004bd6:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004bd8:	6a3b      	ldr	r3, [r7, #32]
 8004bda:	e853 3f00 	ldrex	r3, [r3]
 8004bde:	61fb      	str	r3, [r7, #28]
   return(result);
 8004be0:	69fb      	ldr	r3, [r7, #28]
 8004be2:	f023 0301 	bic.w	r3, r3, #1
 8004be6:	64bb      	str	r3, [r7, #72]	@ 0x48
 8004be8:	687b      	ldr	r3, [r7, #4]
 8004bea:	681b      	ldr	r3, [r3, #0]
 8004bec:	3308      	adds	r3, #8
 8004bee:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8004bf0:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8004bf2:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004bf4:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8004bf6:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8004bf8:	e841 2300 	strex	r3, r2, [r1]
 8004bfc:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8004bfe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004c00:	2b00      	cmp	r3, #0
 8004c02:	d1e5      	bne.n	8004bd0 <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004c04:	687b      	ldr	r3, [r7, #4]
 8004c06:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004c08:	2b01      	cmp	r3, #1
 8004c0a:	d118      	bne.n	8004c3e <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004c0c:	687b      	ldr	r3, [r7, #4]
 8004c0e:	681b      	ldr	r3, [r3, #0]
 8004c10:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004c12:	68fb      	ldr	r3, [r7, #12]
 8004c14:	e853 3f00 	ldrex	r3, [r3]
 8004c18:	60bb      	str	r3, [r7, #8]
   return(result);
 8004c1a:	68bb      	ldr	r3, [r7, #8]
 8004c1c:	f023 0310 	bic.w	r3, r3, #16
 8004c20:	647b      	str	r3, [r7, #68]	@ 0x44
 8004c22:	687b      	ldr	r3, [r7, #4]
 8004c24:	681b      	ldr	r3, [r3, #0]
 8004c26:	461a      	mov	r2, r3
 8004c28:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8004c2a:	61bb      	str	r3, [r7, #24]
 8004c2c:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004c2e:	6979      	ldr	r1, [r7, #20]
 8004c30:	69ba      	ldr	r2, [r7, #24]
 8004c32:	e841 2300 	strex	r3, r2, [r1]
 8004c36:	613b      	str	r3, [r7, #16]
   return(result);
 8004c38:	693b      	ldr	r3, [r7, #16]
 8004c3a:	2b00      	cmp	r3, #0
 8004c3c:	d1e6      	bne.n	8004c0c <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8004c3e:	687b      	ldr	r3, [r7, #4]
 8004c40:	2220      	movs	r2, #32
 8004c42:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004c46:	687b      	ldr	r3, [r7, #4]
 8004c48:	2200      	movs	r2, #0
 8004c4a:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8004c4c:	687b      	ldr	r3, [r7, #4]
 8004c4e:	2200      	movs	r2, #0
 8004c50:	669a      	str	r2, [r3, #104]	@ 0x68
}
 8004c52:	bf00      	nop
 8004c54:	3754      	adds	r7, #84	@ 0x54
 8004c56:	46bd      	mov	sp, r7
 8004c58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c5c:	4770      	bx	lr

08004c5e <__cvt>:
 8004c5e:	b5f0      	push	{r4, r5, r6, r7, lr}
 8004c60:	ed2d 8b02 	vpush	{d8}
 8004c64:	eeb0 8b40 	vmov.f64	d8, d0
 8004c68:	b085      	sub	sp, #20
 8004c6a:	4617      	mov	r7, r2
 8004c6c:	9d0d      	ldr	r5, [sp, #52]	@ 0x34
 8004c6e:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8004c70:	ee18 2a90 	vmov	r2, s17
 8004c74:	f025 0520 	bic.w	r5, r5, #32
 8004c78:	2a00      	cmp	r2, #0
 8004c7a:	bfb6      	itet	lt
 8004c7c:	222d      	movlt	r2, #45	@ 0x2d
 8004c7e:	2200      	movge	r2, #0
 8004c80:	eeb1 8b40 	vneglt.f64	d8, d0
 8004c84:	2d46      	cmp	r5, #70	@ 0x46
 8004c86:	460c      	mov	r4, r1
 8004c88:	701a      	strb	r2, [r3, #0]
 8004c8a:	d004      	beq.n	8004c96 <__cvt+0x38>
 8004c8c:	2d45      	cmp	r5, #69	@ 0x45
 8004c8e:	d100      	bne.n	8004c92 <__cvt+0x34>
 8004c90:	3401      	adds	r4, #1
 8004c92:	2102      	movs	r1, #2
 8004c94:	e000      	b.n	8004c98 <__cvt+0x3a>
 8004c96:	2103      	movs	r1, #3
 8004c98:	ab03      	add	r3, sp, #12
 8004c9a:	9301      	str	r3, [sp, #4]
 8004c9c:	ab02      	add	r3, sp, #8
 8004c9e:	9300      	str	r3, [sp, #0]
 8004ca0:	4622      	mov	r2, r4
 8004ca2:	4633      	mov	r3, r6
 8004ca4:	eeb0 0b48 	vmov.f64	d0, d8
 8004ca8:	f000 fe42 	bl	8005930 <_dtoa_r>
 8004cac:	2d47      	cmp	r5, #71	@ 0x47
 8004cae:	d114      	bne.n	8004cda <__cvt+0x7c>
 8004cb0:	07fb      	lsls	r3, r7, #31
 8004cb2:	d50a      	bpl.n	8004cca <__cvt+0x6c>
 8004cb4:	1902      	adds	r2, r0, r4
 8004cb6:	eeb5 8b40 	vcmp.f64	d8, #0.0
 8004cba:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004cbe:	bf08      	it	eq
 8004cc0:	9203      	streq	r2, [sp, #12]
 8004cc2:	2130      	movs	r1, #48	@ 0x30
 8004cc4:	9b03      	ldr	r3, [sp, #12]
 8004cc6:	4293      	cmp	r3, r2
 8004cc8:	d319      	bcc.n	8004cfe <__cvt+0xa0>
 8004cca:	9b03      	ldr	r3, [sp, #12]
 8004ccc:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8004cce:	1a1b      	subs	r3, r3, r0
 8004cd0:	6013      	str	r3, [r2, #0]
 8004cd2:	b005      	add	sp, #20
 8004cd4:	ecbd 8b02 	vpop	{d8}
 8004cd8:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8004cda:	2d46      	cmp	r5, #70	@ 0x46
 8004cdc:	eb00 0204 	add.w	r2, r0, r4
 8004ce0:	d1e9      	bne.n	8004cb6 <__cvt+0x58>
 8004ce2:	7803      	ldrb	r3, [r0, #0]
 8004ce4:	2b30      	cmp	r3, #48	@ 0x30
 8004ce6:	d107      	bne.n	8004cf8 <__cvt+0x9a>
 8004ce8:	eeb5 8b40 	vcmp.f64	d8, #0.0
 8004cec:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004cf0:	bf1c      	itt	ne
 8004cf2:	f1c4 0401 	rsbne	r4, r4, #1
 8004cf6:	6034      	strne	r4, [r6, #0]
 8004cf8:	6833      	ldr	r3, [r6, #0]
 8004cfa:	441a      	add	r2, r3
 8004cfc:	e7db      	b.n	8004cb6 <__cvt+0x58>
 8004cfe:	1c5c      	adds	r4, r3, #1
 8004d00:	9403      	str	r4, [sp, #12]
 8004d02:	7019      	strb	r1, [r3, #0]
 8004d04:	e7de      	b.n	8004cc4 <__cvt+0x66>

08004d06 <__exponent>:
 8004d06:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8004d08:	2900      	cmp	r1, #0
 8004d0a:	bfba      	itte	lt
 8004d0c:	4249      	neglt	r1, r1
 8004d0e:	232d      	movlt	r3, #45	@ 0x2d
 8004d10:	232b      	movge	r3, #43	@ 0x2b
 8004d12:	2909      	cmp	r1, #9
 8004d14:	7002      	strb	r2, [r0, #0]
 8004d16:	7043      	strb	r3, [r0, #1]
 8004d18:	dd29      	ble.n	8004d6e <__exponent+0x68>
 8004d1a:	f10d 0307 	add.w	r3, sp, #7
 8004d1e:	461d      	mov	r5, r3
 8004d20:	270a      	movs	r7, #10
 8004d22:	461a      	mov	r2, r3
 8004d24:	fbb1 f6f7 	udiv	r6, r1, r7
 8004d28:	fb07 1416 	mls	r4, r7, r6, r1
 8004d2c:	3430      	adds	r4, #48	@ 0x30
 8004d2e:	f802 4c01 	strb.w	r4, [r2, #-1]
 8004d32:	460c      	mov	r4, r1
 8004d34:	2c63      	cmp	r4, #99	@ 0x63
 8004d36:	f103 33ff 	add.w	r3, r3, #4294967295
 8004d3a:	4631      	mov	r1, r6
 8004d3c:	dcf1      	bgt.n	8004d22 <__exponent+0x1c>
 8004d3e:	3130      	adds	r1, #48	@ 0x30
 8004d40:	1e94      	subs	r4, r2, #2
 8004d42:	f803 1c01 	strb.w	r1, [r3, #-1]
 8004d46:	1c41      	adds	r1, r0, #1
 8004d48:	4623      	mov	r3, r4
 8004d4a:	42ab      	cmp	r3, r5
 8004d4c:	d30a      	bcc.n	8004d64 <__exponent+0x5e>
 8004d4e:	f10d 0309 	add.w	r3, sp, #9
 8004d52:	1a9b      	subs	r3, r3, r2
 8004d54:	42ac      	cmp	r4, r5
 8004d56:	bf88      	it	hi
 8004d58:	2300      	movhi	r3, #0
 8004d5a:	3302      	adds	r3, #2
 8004d5c:	4403      	add	r3, r0
 8004d5e:	1a18      	subs	r0, r3, r0
 8004d60:	b003      	add	sp, #12
 8004d62:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8004d64:	f813 6b01 	ldrb.w	r6, [r3], #1
 8004d68:	f801 6f01 	strb.w	r6, [r1, #1]!
 8004d6c:	e7ed      	b.n	8004d4a <__exponent+0x44>
 8004d6e:	2330      	movs	r3, #48	@ 0x30
 8004d70:	3130      	adds	r1, #48	@ 0x30
 8004d72:	7083      	strb	r3, [r0, #2]
 8004d74:	70c1      	strb	r1, [r0, #3]
 8004d76:	1d03      	adds	r3, r0, #4
 8004d78:	e7f1      	b.n	8004d5e <__exponent+0x58>
 8004d7a:	0000      	movs	r0, r0
 8004d7c:	0000      	movs	r0, r0
	...

08004d80 <_printf_float>:
 8004d80:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004d84:	b08d      	sub	sp, #52	@ 0x34
 8004d86:	460c      	mov	r4, r1
 8004d88:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 8004d8c:	4616      	mov	r6, r2
 8004d8e:	461f      	mov	r7, r3
 8004d90:	4605      	mov	r5, r0
 8004d92:	f000 fccb 	bl	800572c <_localeconv_r>
 8004d96:	f8d0 b000 	ldr.w	fp, [r0]
 8004d9a:	4658      	mov	r0, fp
 8004d9c:	f7fb faa0 	bl	80002e0 <strlen>
 8004da0:	2300      	movs	r3, #0
 8004da2:	930a      	str	r3, [sp, #40]	@ 0x28
 8004da4:	f8d8 3000 	ldr.w	r3, [r8]
 8004da8:	f894 9018 	ldrb.w	r9, [r4, #24]
 8004dac:	6822      	ldr	r2, [r4, #0]
 8004dae:	9005      	str	r0, [sp, #20]
 8004db0:	3307      	adds	r3, #7
 8004db2:	f023 0307 	bic.w	r3, r3, #7
 8004db6:	f103 0108 	add.w	r1, r3, #8
 8004dba:	f8c8 1000 	str.w	r1, [r8]
 8004dbe:	ed93 0b00 	vldr	d0, [r3]
 8004dc2:	ed9f 6b97 	vldr	d6, [pc, #604]	@ 8005020 <_printf_float+0x2a0>
 8004dc6:	eeb0 7bc0 	vabs.f64	d7, d0
 8004dca:	eeb4 7b46 	vcmp.f64	d7, d6
 8004dce:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004dd2:	ed84 0b12 	vstr	d0, [r4, #72]	@ 0x48
 8004dd6:	dd24      	ble.n	8004e22 <_printf_float+0xa2>
 8004dd8:	eeb5 0bc0 	vcmpe.f64	d0, #0.0
 8004ddc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004de0:	d502      	bpl.n	8004de8 <_printf_float+0x68>
 8004de2:	232d      	movs	r3, #45	@ 0x2d
 8004de4:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8004de8:	498f      	ldr	r1, [pc, #572]	@ (8005028 <_printf_float+0x2a8>)
 8004dea:	4b90      	ldr	r3, [pc, #576]	@ (800502c <_printf_float+0x2ac>)
 8004dec:	f1b9 0f47 	cmp.w	r9, #71	@ 0x47
 8004df0:	bf94      	ite	ls
 8004df2:	4688      	movls	r8, r1
 8004df4:	4698      	movhi	r8, r3
 8004df6:	f022 0204 	bic.w	r2, r2, #4
 8004dfa:	2303      	movs	r3, #3
 8004dfc:	6123      	str	r3, [r4, #16]
 8004dfe:	6022      	str	r2, [r4, #0]
 8004e00:	f04f 0a00 	mov.w	sl, #0
 8004e04:	9700      	str	r7, [sp, #0]
 8004e06:	4633      	mov	r3, r6
 8004e08:	aa0b      	add	r2, sp, #44	@ 0x2c
 8004e0a:	4621      	mov	r1, r4
 8004e0c:	4628      	mov	r0, r5
 8004e0e:	f000 f9d1 	bl	80051b4 <_printf_common>
 8004e12:	3001      	adds	r0, #1
 8004e14:	f040 8089 	bne.w	8004f2a <_printf_float+0x1aa>
 8004e18:	f04f 30ff 	mov.w	r0, #4294967295
 8004e1c:	b00d      	add	sp, #52	@ 0x34
 8004e1e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004e22:	eeb4 0b40 	vcmp.f64	d0, d0
 8004e26:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004e2a:	d709      	bvc.n	8004e40 <_printf_float+0xc0>
 8004e2c:	ee10 3a90 	vmov	r3, s1
 8004e30:	2b00      	cmp	r3, #0
 8004e32:	bfbc      	itt	lt
 8004e34:	232d      	movlt	r3, #45	@ 0x2d
 8004e36:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 8004e3a:	497d      	ldr	r1, [pc, #500]	@ (8005030 <_printf_float+0x2b0>)
 8004e3c:	4b7d      	ldr	r3, [pc, #500]	@ (8005034 <_printf_float+0x2b4>)
 8004e3e:	e7d5      	b.n	8004dec <_printf_float+0x6c>
 8004e40:	6863      	ldr	r3, [r4, #4]
 8004e42:	1c59      	adds	r1, r3, #1
 8004e44:	f009 0adf 	and.w	sl, r9, #223	@ 0xdf
 8004e48:	d139      	bne.n	8004ebe <_printf_float+0x13e>
 8004e4a:	2306      	movs	r3, #6
 8004e4c:	6063      	str	r3, [r4, #4]
 8004e4e:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8004e52:	2300      	movs	r3, #0
 8004e54:	6022      	str	r2, [r4, #0]
 8004e56:	9303      	str	r3, [sp, #12]
 8004e58:	ab0a      	add	r3, sp, #40	@ 0x28
 8004e5a:	e9cd 9301 	strd	r9, r3, [sp, #4]
 8004e5e:	ab09      	add	r3, sp, #36	@ 0x24
 8004e60:	9300      	str	r3, [sp, #0]
 8004e62:	6861      	ldr	r1, [r4, #4]
 8004e64:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 8004e68:	4628      	mov	r0, r5
 8004e6a:	f7ff fef8 	bl	8004c5e <__cvt>
 8004e6e:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 8004e72:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8004e74:	4680      	mov	r8, r0
 8004e76:	d129      	bne.n	8004ecc <_printf_float+0x14c>
 8004e78:	1cc8      	adds	r0, r1, #3
 8004e7a:	db02      	blt.n	8004e82 <_printf_float+0x102>
 8004e7c:	6863      	ldr	r3, [r4, #4]
 8004e7e:	4299      	cmp	r1, r3
 8004e80:	dd41      	ble.n	8004f06 <_printf_float+0x186>
 8004e82:	f1a9 0902 	sub.w	r9, r9, #2
 8004e86:	fa5f f989 	uxtb.w	r9, r9
 8004e8a:	3901      	subs	r1, #1
 8004e8c:	464a      	mov	r2, r9
 8004e8e:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 8004e92:	9109      	str	r1, [sp, #36]	@ 0x24
 8004e94:	f7ff ff37 	bl	8004d06 <__exponent>
 8004e98:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8004e9a:	1813      	adds	r3, r2, r0
 8004e9c:	2a01      	cmp	r2, #1
 8004e9e:	4682      	mov	sl, r0
 8004ea0:	6123      	str	r3, [r4, #16]
 8004ea2:	dc02      	bgt.n	8004eaa <_printf_float+0x12a>
 8004ea4:	6822      	ldr	r2, [r4, #0]
 8004ea6:	07d2      	lsls	r2, r2, #31
 8004ea8:	d501      	bpl.n	8004eae <_printf_float+0x12e>
 8004eaa:	3301      	adds	r3, #1
 8004eac:	6123      	str	r3, [r4, #16]
 8004eae:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 8004eb2:	2b00      	cmp	r3, #0
 8004eb4:	d0a6      	beq.n	8004e04 <_printf_float+0x84>
 8004eb6:	232d      	movs	r3, #45	@ 0x2d
 8004eb8:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8004ebc:	e7a2      	b.n	8004e04 <_printf_float+0x84>
 8004ebe:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 8004ec2:	d1c4      	bne.n	8004e4e <_printf_float+0xce>
 8004ec4:	2b00      	cmp	r3, #0
 8004ec6:	d1c2      	bne.n	8004e4e <_printf_float+0xce>
 8004ec8:	2301      	movs	r3, #1
 8004eca:	e7bf      	b.n	8004e4c <_printf_float+0xcc>
 8004ecc:	f1b9 0f65 	cmp.w	r9, #101	@ 0x65
 8004ed0:	d9db      	bls.n	8004e8a <_printf_float+0x10a>
 8004ed2:	f1b9 0f66 	cmp.w	r9, #102	@ 0x66
 8004ed6:	d118      	bne.n	8004f0a <_printf_float+0x18a>
 8004ed8:	2900      	cmp	r1, #0
 8004eda:	6863      	ldr	r3, [r4, #4]
 8004edc:	dd0b      	ble.n	8004ef6 <_printf_float+0x176>
 8004ede:	6121      	str	r1, [r4, #16]
 8004ee0:	b913      	cbnz	r3, 8004ee8 <_printf_float+0x168>
 8004ee2:	6822      	ldr	r2, [r4, #0]
 8004ee4:	07d0      	lsls	r0, r2, #31
 8004ee6:	d502      	bpl.n	8004eee <_printf_float+0x16e>
 8004ee8:	3301      	adds	r3, #1
 8004eea:	440b      	add	r3, r1
 8004eec:	6123      	str	r3, [r4, #16]
 8004eee:	65a1      	str	r1, [r4, #88]	@ 0x58
 8004ef0:	f04f 0a00 	mov.w	sl, #0
 8004ef4:	e7db      	b.n	8004eae <_printf_float+0x12e>
 8004ef6:	b913      	cbnz	r3, 8004efe <_printf_float+0x17e>
 8004ef8:	6822      	ldr	r2, [r4, #0]
 8004efa:	07d2      	lsls	r2, r2, #31
 8004efc:	d501      	bpl.n	8004f02 <_printf_float+0x182>
 8004efe:	3302      	adds	r3, #2
 8004f00:	e7f4      	b.n	8004eec <_printf_float+0x16c>
 8004f02:	2301      	movs	r3, #1
 8004f04:	e7f2      	b.n	8004eec <_printf_float+0x16c>
 8004f06:	f04f 0967 	mov.w	r9, #103	@ 0x67
 8004f0a:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8004f0c:	4299      	cmp	r1, r3
 8004f0e:	db05      	blt.n	8004f1c <_printf_float+0x19c>
 8004f10:	6823      	ldr	r3, [r4, #0]
 8004f12:	6121      	str	r1, [r4, #16]
 8004f14:	07d8      	lsls	r0, r3, #31
 8004f16:	d5ea      	bpl.n	8004eee <_printf_float+0x16e>
 8004f18:	1c4b      	adds	r3, r1, #1
 8004f1a:	e7e7      	b.n	8004eec <_printf_float+0x16c>
 8004f1c:	2900      	cmp	r1, #0
 8004f1e:	bfd4      	ite	le
 8004f20:	f1c1 0202 	rsble	r2, r1, #2
 8004f24:	2201      	movgt	r2, #1
 8004f26:	4413      	add	r3, r2
 8004f28:	e7e0      	b.n	8004eec <_printf_float+0x16c>
 8004f2a:	6823      	ldr	r3, [r4, #0]
 8004f2c:	055a      	lsls	r2, r3, #21
 8004f2e:	d407      	bmi.n	8004f40 <_printf_float+0x1c0>
 8004f30:	6923      	ldr	r3, [r4, #16]
 8004f32:	4642      	mov	r2, r8
 8004f34:	4631      	mov	r1, r6
 8004f36:	4628      	mov	r0, r5
 8004f38:	47b8      	blx	r7
 8004f3a:	3001      	adds	r0, #1
 8004f3c:	d12a      	bne.n	8004f94 <_printf_float+0x214>
 8004f3e:	e76b      	b.n	8004e18 <_printf_float+0x98>
 8004f40:	f1b9 0f65 	cmp.w	r9, #101	@ 0x65
 8004f44:	f240 80e0 	bls.w	8005108 <_printf_float+0x388>
 8004f48:	ed94 7b12 	vldr	d7, [r4, #72]	@ 0x48
 8004f4c:	eeb5 7b40 	vcmp.f64	d7, #0.0
 8004f50:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004f54:	d133      	bne.n	8004fbe <_printf_float+0x23e>
 8004f56:	4a38      	ldr	r2, [pc, #224]	@ (8005038 <_printf_float+0x2b8>)
 8004f58:	2301      	movs	r3, #1
 8004f5a:	4631      	mov	r1, r6
 8004f5c:	4628      	mov	r0, r5
 8004f5e:	47b8      	blx	r7
 8004f60:	3001      	adds	r0, #1
 8004f62:	f43f af59 	beq.w	8004e18 <_printf_float+0x98>
 8004f66:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 8004f6a:	4543      	cmp	r3, r8
 8004f6c:	db02      	blt.n	8004f74 <_printf_float+0x1f4>
 8004f6e:	6823      	ldr	r3, [r4, #0]
 8004f70:	07d8      	lsls	r0, r3, #31
 8004f72:	d50f      	bpl.n	8004f94 <_printf_float+0x214>
 8004f74:	9b05      	ldr	r3, [sp, #20]
 8004f76:	465a      	mov	r2, fp
 8004f78:	4631      	mov	r1, r6
 8004f7a:	4628      	mov	r0, r5
 8004f7c:	47b8      	blx	r7
 8004f7e:	3001      	adds	r0, #1
 8004f80:	f43f af4a 	beq.w	8004e18 <_printf_float+0x98>
 8004f84:	f04f 0900 	mov.w	r9, #0
 8004f88:	f108 38ff 	add.w	r8, r8, #4294967295
 8004f8c:	f104 0a1a 	add.w	sl, r4, #26
 8004f90:	45c8      	cmp	r8, r9
 8004f92:	dc09      	bgt.n	8004fa8 <_printf_float+0x228>
 8004f94:	6823      	ldr	r3, [r4, #0]
 8004f96:	079b      	lsls	r3, r3, #30
 8004f98:	f100 8107 	bmi.w	80051aa <_printf_float+0x42a>
 8004f9c:	68e0      	ldr	r0, [r4, #12]
 8004f9e:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8004fa0:	4298      	cmp	r0, r3
 8004fa2:	bfb8      	it	lt
 8004fa4:	4618      	movlt	r0, r3
 8004fa6:	e739      	b.n	8004e1c <_printf_float+0x9c>
 8004fa8:	2301      	movs	r3, #1
 8004faa:	4652      	mov	r2, sl
 8004fac:	4631      	mov	r1, r6
 8004fae:	4628      	mov	r0, r5
 8004fb0:	47b8      	blx	r7
 8004fb2:	3001      	adds	r0, #1
 8004fb4:	f43f af30 	beq.w	8004e18 <_printf_float+0x98>
 8004fb8:	f109 0901 	add.w	r9, r9, #1
 8004fbc:	e7e8      	b.n	8004f90 <_printf_float+0x210>
 8004fbe:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8004fc0:	2b00      	cmp	r3, #0
 8004fc2:	dc3b      	bgt.n	800503c <_printf_float+0x2bc>
 8004fc4:	4a1c      	ldr	r2, [pc, #112]	@ (8005038 <_printf_float+0x2b8>)
 8004fc6:	2301      	movs	r3, #1
 8004fc8:	4631      	mov	r1, r6
 8004fca:	4628      	mov	r0, r5
 8004fcc:	47b8      	blx	r7
 8004fce:	3001      	adds	r0, #1
 8004fd0:	f43f af22 	beq.w	8004e18 <_printf_float+0x98>
 8004fd4:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 8004fd8:	ea59 0303 	orrs.w	r3, r9, r3
 8004fdc:	d102      	bne.n	8004fe4 <_printf_float+0x264>
 8004fde:	6823      	ldr	r3, [r4, #0]
 8004fe0:	07d9      	lsls	r1, r3, #31
 8004fe2:	d5d7      	bpl.n	8004f94 <_printf_float+0x214>
 8004fe4:	9b05      	ldr	r3, [sp, #20]
 8004fe6:	465a      	mov	r2, fp
 8004fe8:	4631      	mov	r1, r6
 8004fea:	4628      	mov	r0, r5
 8004fec:	47b8      	blx	r7
 8004fee:	3001      	adds	r0, #1
 8004ff0:	f43f af12 	beq.w	8004e18 <_printf_float+0x98>
 8004ff4:	f04f 0a00 	mov.w	sl, #0
 8004ff8:	f104 0b1a 	add.w	fp, r4, #26
 8004ffc:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8004ffe:	425b      	negs	r3, r3
 8005000:	4553      	cmp	r3, sl
 8005002:	dc01      	bgt.n	8005008 <_printf_float+0x288>
 8005004:	464b      	mov	r3, r9
 8005006:	e794      	b.n	8004f32 <_printf_float+0x1b2>
 8005008:	2301      	movs	r3, #1
 800500a:	465a      	mov	r2, fp
 800500c:	4631      	mov	r1, r6
 800500e:	4628      	mov	r0, r5
 8005010:	47b8      	blx	r7
 8005012:	3001      	adds	r0, #1
 8005014:	f43f af00 	beq.w	8004e18 <_printf_float+0x98>
 8005018:	f10a 0a01 	add.w	sl, sl, #1
 800501c:	e7ee      	b.n	8004ffc <_printf_float+0x27c>
 800501e:	bf00      	nop
 8005020:	ffffffff 	.word	0xffffffff
 8005024:	7fefffff 	.word	0x7fefffff
 8005028:	08007874 	.word	0x08007874
 800502c:	08007878 	.word	0x08007878
 8005030:	0800787c 	.word	0x0800787c
 8005034:	08007880 	.word	0x08007880
 8005038:	08007884 	.word	0x08007884
 800503c:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 800503e:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 8005042:	4553      	cmp	r3, sl
 8005044:	bfa8      	it	ge
 8005046:	4653      	movge	r3, sl
 8005048:	2b00      	cmp	r3, #0
 800504a:	4699      	mov	r9, r3
 800504c:	dc37      	bgt.n	80050be <_printf_float+0x33e>
 800504e:	2300      	movs	r3, #0
 8005050:	9307      	str	r3, [sp, #28]
 8005052:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8005056:	f104 021a 	add.w	r2, r4, #26
 800505a:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 800505c:	9907      	ldr	r1, [sp, #28]
 800505e:	9306      	str	r3, [sp, #24]
 8005060:	eba3 0309 	sub.w	r3, r3, r9
 8005064:	428b      	cmp	r3, r1
 8005066:	dc31      	bgt.n	80050cc <_printf_float+0x34c>
 8005068:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800506a:	459a      	cmp	sl, r3
 800506c:	dc3b      	bgt.n	80050e6 <_printf_float+0x366>
 800506e:	6823      	ldr	r3, [r4, #0]
 8005070:	07da      	lsls	r2, r3, #31
 8005072:	d438      	bmi.n	80050e6 <_printf_float+0x366>
 8005074:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005076:	ebaa 0903 	sub.w	r9, sl, r3
 800507a:	9b06      	ldr	r3, [sp, #24]
 800507c:	ebaa 0303 	sub.w	r3, sl, r3
 8005080:	4599      	cmp	r9, r3
 8005082:	bfa8      	it	ge
 8005084:	4699      	movge	r9, r3
 8005086:	f1b9 0f00 	cmp.w	r9, #0
 800508a:	dc34      	bgt.n	80050f6 <_printf_float+0x376>
 800508c:	f04f 0800 	mov.w	r8, #0
 8005090:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8005094:	f104 0b1a 	add.w	fp, r4, #26
 8005098:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800509a:	ebaa 0303 	sub.w	r3, sl, r3
 800509e:	eba3 0309 	sub.w	r3, r3, r9
 80050a2:	4543      	cmp	r3, r8
 80050a4:	f77f af76 	ble.w	8004f94 <_printf_float+0x214>
 80050a8:	2301      	movs	r3, #1
 80050aa:	465a      	mov	r2, fp
 80050ac:	4631      	mov	r1, r6
 80050ae:	4628      	mov	r0, r5
 80050b0:	47b8      	blx	r7
 80050b2:	3001      	adds	r0, #1
 80050b4:	f43f aeb0 	beq.w	8004e18 <_printf_float+0x98>
 80050b8:	f108 0801 	add.w	r8, r8, #1
 80050bc:	e7ec      	b.n	8005098 <_printf_float+0x318>
 80050be:	4642      	mov	r2, r8
 80050c0:	4631      	mov	r1, r6
 80050c2:	4628      	mov	r0, r5
 80050c4:	47b8      	blx	r7
 80050c6:	3001      	adds	r0, #1
 80050c8:	d1c1      	bne.n	800504e <_printf_float+0x2ce>
 80050ca:	e6a5      	b.n	8004e18 <_printf_float+0x98>
 80050cc:	2301      	movs	r3, #1
 80050ce:	4631      	mov	r1, r6
 80050d0:	4628      	mov	r0, r5
 80050d2:	9206      	str	r2, [sp, #24]
 80050d4:	47b8      	blx	r7
 80050d6:	3001      	adds	r0, #1
 80050d8:	f43f ae9e 	beq.w	8004e18 <_printf_float+0x98>
 80050dc:	9b07      	ldr	r3, [sp, #28]
 80050de:	9a06      	ldr	r2, [sp, #24]
 80050e0:	3301      	adds	r3, #1
 80050e2:	9307      	str	r3, [sp, #28]
 80050e4:	e7b9      	b.n	800505a <_printf_float+0x2da>
 80050e6:	9b05      	ldr	r3, [sp, #20]
 80050e8:	465a      	mov	r2, fp
 80050ea:	4631      	mov	r1, r6
 80050ec:	4628      	mov	r0, r5
 80050ee:	47b8      	blx	r7
 80050f0:	3001      	adds	r0, #1
 80050f2:	d1bf      	bne.n	8005074 <_printf_float+0x2f4>
 80050f4:	e690      	b.n	8004e18 <_printf_float+0x98>
 80050f6:	9a06      	ldr	r2, [sp, #24]
 80050f8:	464b      	mov	r3, r9
 80050fa:	4442      	add	r2, r8
 80050fc:	4631      	mov	r1, r6
 80050fe:	4628      	mov	r0, r5
 8005100:	47b8      	blx	r7
 8005102:	3001      	adds	r0, #1
 8005104:	d1c2      	bne.n	800508c <_printf_float+0x30c>
 8005106:	e687      	b.n	8004e18 <_printf_float+0x98>
 8005108:	f8dd 9028 	ldr.w	r9, [sp, #40]	@ 0x28
 800510c:	f1b9 0f01 	cmp.w	r9, #1
 8005110:	dc01      	bgt.n	8005116 <_printf_float+0x396>
 8005112:	07db      	lsls	r3, r3, #31
 8005114:	d536      	bpl.n	8005184 <_printf_float+0x404>
 8005116:	2301      	movs	r3, #1
 8005118:	4642      	mov	r2, r8
 800511a:	4631      	mov	r1, r6
 800511c:	4628      	mov	r0, r5
 800511e:	47b8      	blx	r7
 8005120:	3001      	adds	r0, #1
 8005122:	f43f ae79 	beq.w	8004e18 <_printf_float+0x98>
 8005126:	9b05      	ldr	r3, [sp, #20]
 8005128:	465a      	mov	r2, fp
 800512a:	4631      	mov	r1, r6
 800512c:	4628      	mov	r0, r5
 800512e:	47b8      	blx	r7
 8005130:	3001      	adds	r0, #1
 8005132:	f43f ae71 	beq.w	8004e18 <_printf_float+0x98>
 8005136:	ed94 7b12 	vldr	d7, [r4, #72]	@ 0x48
 800513a:	eeb5 7b40 	vcmp.f64	d7, #0.0
 800513e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005142:	f109 39ff 	add.w	r9, r9, #4294967295
 8005146:	d018      	beq.n	800517a <_printf_float+0x3fa>
 8005148:	464b      	mov	r3, r9
 800514a:	f108 0201 	add.w	r2, r8, #1
 800514e:	4631      	mov	r1, r6
 8005150:	4628      	mov	r0, r5
 8005152:	47b8      	blx	r7
 8005154:	3001      	adds	r0, #1
 8005156:	d10c      	bne.n	8005172 <_printf_float+0x3f2>
 8005158:	e65e      	b.n	8004e18 <_printf_float+0x98>
 800515a:	2301      	movs	r3, #1
 800515c:	465a      	mov	r2, fp
 800515e:	4631      	mov	r1, r6
 8005160:	4628      	mov	r0, r5
 8005162:	47b8      	blx	r7
 8005164:	3001      	adds	r0, #1
 8005166:	f43f ae57 	beq.w	8004e18 <_printf_float+0x98>
 800516a:	f108 0801 	add.w	r8, r8, #1
 800516e:	45c8      	cmp	r8, r9
 8005170:	dbf3      	blt.n	800515a <_printf_float+0x3da>
 8005172:	4653      	mov	r3, sl
 8005174:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 8005178:	e6dc      	b.n	8004f34 <_printf_float+0x1b4>
 800517a:	f04f 0800 	mov.w	r8, #0
 800517e:	f104 0b1a 	add.w	fp, r4, #26
 8005182:	e7f4      	b.n	800516e <_printf_float+0x3ee>
 8005184:	2301      	movs	r3, #1
 8005186:	4642      	mov	r2, r8
 8005188:	e7e1      	b.n	800514e <_printf_float+0x3ce>
 800518a:	2301      	movs	r3, #1
 800518c:	464a      	mov	r2, r9
 800518e:	4631      	mov	r1, r6
 8005190:	4628      	mov	r0, r5
 8005192:	47b8      	blx	r7
 8005194:	3001      	adds	r0, #1
 8005196:	f43f ae3f 	beq.w	8004e18 <_printf_float+0x98>
 800519a:	f108 0801 	add.w	r8, r8, #1
 800519e:	68e3      	ldr	r3, [r4, #12]
 80051a0:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 80051a2:	1a5b      	subs	r3, r3, r1
 80051a4:	4543      	cmp	r3, r8
 80051a6:	dcf0      	bgt.n	800518a <_printf_float+0x40a>
 80051a8:	e6f8      	b.n	8004f9c <_printf_float+0x21c>
 80051aa:	f04f 0800 	mov.w	r8, #0
 80051ae:	f104 0919 	add.w	r9, r4, #25
 80051b2:	e7f4      	b.n	800519e <_printf_float+0x41e>

080051b4 <_printf_common>:
 80051b4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80051b8:	4616      	mov	r6, r2
 80051ba:	4698      	mov	r8, r3
 80051bc:	688a      	ldr	r2, [r1, #8]
 80051be:	690b      	ldr	r3, [r1, #16]
 80051c0:	f8dd 9020 	ldr.w	r9, [sp, #32]
 80051c4:	4293      	cmp	r3, r2
 80051c6:	bfb8      	it	lt
 80051c8:	4613      	movlt	r3, r2
 80051ca:	6033      	str	r3, [r6, #0]
 80051cc:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 80051d0:	4607      	mov	r7, r0
 80051d2:	460c      	mov	r4, r1
 80051d4:	b10a      	cbz	r2, 80051da <_printf_common+0x26>
 80051d6:	3301      	adds	r3, #1
 80051d8:	6033      	str	r3, [r6, #0]
 80051da:	6823      	ldr	r3, [r4, #0]
 80051dc:	0699      	lsls	r1, r3, #26
 80051de:	bf42      	ittt	mi
 80051e0:	6833      	ldrmi	r3, [r6, #0]
 80051e2:	3302      	addmi	r3, #2
 80051e4:	6033      	strmi	r3, [r6, #0]
 80051e6:	6825      	ldr	r5, [r4, #0]
 80051e8:	f015 0506 	ands.w	r5, r5, #6
 80051ec:	d106      	bne.n	80051fc <_printf_common+0x48>
 80051ee:	f104 0a19 	add.w	sl, r4, #25
 80051f2:	68e3      	ldr	r3, [r4, #12]
 80051f4:	6832      	ldr	r2, [r6, #0]
 80051f6:	1a9b      	subs	r3, r3, r2
 80051f8:	42ab      	cmp	r3, r5
 80051fa:	dc26      	bgt.n	800524a <_printf_common+0x96>
 80051fc:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8005200:	6822      	ldr	r2, [r4, #0]
 8005202:	3b00      	subs	r3, #0
 8005204:	bf18      	it	ne
 8005206:	2301      	movne	r3, #1
 8005208:	0692      	lsls	r2, r2, #26
 800520a:	d42b      	bmi.n	8005264 <_printf_common+0xb0>
 800520c:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8005210:	4641      	mov	r1, r8
 8005212:	4638      	mov	r0, r7
 8005214:	47c8      	blx	r9
 8005216:	3001      	adds	r0, #1
 8005218:	d01e      	beq.n	8005258 <_printf_common+0xa4>
 800521a:	6823      	ldr	r3, [r4, #0]
 800521c:	6922      	ldr	r2, [r4, #16]
 800521e:	f003 0306 	and.w	r3, r3, #6
 8005222:	2b04      	cmp	r3, #4
 8005224:	bf02      	ittt	eq
 8005226:	68e5      	ldreq	r5, [r4, #12]
 8005228:	6833      	ldreq	r3, [r6, #0]
 800522a:	1aed      	subeq	r5, r5, r3
 800522c:	68a3      	ldr	r3, [r4, #8]
 800522e:	bf0c      	ite	eq
 8005230:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8005234:	2500      	movne	r5, #0
 8005236:	4293      	cmp	r3, r2
 8005238:	bfc4      	itt	gt
 800523a:	1a9b      	subgt	r3, r3, r2
 800523c:	18ed      	addgt	r5, r5, r3
 800523e:	2600      	movs	r6, #0
 8005240:	341a      	adds	r4, #26
 8005242:	42b5      	cmp	r5, r6
 8005244:	d11a      	bne.n	800527c <_printf_common+0xc8>
 8005246:	2000      	movs	r0, #0
 8005248:	e008      	b.n	800525c <_printf_common+0xa8>
 800524a:	2301      	movs	r3, #1
 800524c:	4652      	mov	r2, sl
 800524e:	4641      	mov	r1, r8
 8005250:	4638      	mov	r0, r7
 8005252:	47c8      	blx	r9
 8005254:	3001      	adds	r0, #1
 8005256:	d103      	bne.n	8005260 <_printf_common+0xac>
 8005258:	f04f 30ff 	mov.w	r0, #4294967295
 800525c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005260:	3501      	adds	r5, #1
 8005262:	e7c6      	b.n	80051f2 <_printf_common+0x3e>
 8005264:	18e1      	adds	r1, r4, r3
 8005266:	1c5a      	adds	r2, r3, #1
 8005268:	2030      	movs	r0, #48	@ 0x30
 800526a:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 800526e:	4422      	add	r2, r4
 8005270:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8005274:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8005278:	3302      	adds	r3, #2
 800527a:	e7c7      	b.n	800520c <_printf_common+0x58>
 800527c:	2301      	movs	r3, #1
 800527e:	4622      	mov	r2, r4
 8005280:	4641      	mov	r1, r8
 8005282:	4638      	mov	r0, r7
 8005284:	47c8      	blx	r9
 8005286:	3001      	adds	r0, #1
 8005288:	d0e6      	beq.n	8005258 <_printf_common+0xa4>
 800528a:	3601      	adds	r6, #1
 800528c:	e7d9      	b.n	8005242 <_printf_common+0x8e>
	...

08005290 <_printf_i>:
 8005290:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8005294:	7e0f      	ldrb	r7, [r1, #24]
 8005296:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8005298:	2f78      	cmp	r7, #120	@ 0x78
 800529a:	4691      	mov	r9, r2
 800529c:	4680      	mov	r8, r0
 800529e:	460c      	mov	r4, r1
 80052a0:	469a      	mov	sl, r3
 80052a2:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 80052a6:	d807      	bhi.n	80052b8 <_printf_i+0x28>
 80052a8:	2f62      	cmp	r7, #98	@ 0x62
 80052aa:	d80a      	bhi.n	80052c2 <_printf_i+0x32>
 80052ac:	2f00      	cmp	r7, #0
 80052ae:	f000 80d2 	beq.w	8005456 <_printf_i+0x1c6>
 80052b2:	2f58      	cmp	r7, #88	@ 0x58
 80052b4:	f000 80b9 	beq.w	800542a <_printf_i+0x19a>
 80052b8:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 80052bc:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 80052c0:	e03a      	b.n	8005338 <_printf_i+0xa8>
 80052c2:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 80052c6:	2b15      	cmp	r3, #21
 80052c8:	d8f6      	bhi.n	80052b8 <_printf_i+0x28>
 80052ca:	a101      	add	r1, pc, #4	@ (adr r1, 80052d0 <_printf_i+0x40>)
 80052cc:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 80052d0:	08005329 	.word	0x08005329
 80052d4:	0800533d 	.word	0x0800533d
 80052d8:	080052b9 	.word	0x080052b9
 80052dc:	080052b9 	.word	0x080052b9
 80052e0:	080052b9 	.word	0x080052b9
 80052e4:	080052b9 	.word	0x080052b9
 80052e8:	0800533d 	.word	0x0800533d
 80052ec:	080052b9 	.word	0x080052b9
 80052f0:	080052b9 	.word	0x080052b9
 80052f4:	080052b9 	.word	0x080052b9
 80052f8:	080052b9 	.word	0x080052b9
 80052fc:	0800543d 	.word	0x0800543d
 8005300:	08005367 	.word	0x08005367
 8005304:	080053f7 	.word	0x080053f7
 8005308:	080052b9 	.word	0x080052b9
 800530c:	080052b9 	.word	0x080052b9
 8005310:	0800545f 	.word	0x0800545f
 8005314:	080052b9 	.word	0x080052b9
 8005318:	08005367 	.word	0x08005367
 800531c:	080052b9 	.word	0x080052b9
 8005320:	080052b9 	.word	0x080052b9
 8005324:	080053ff 	.word	0x080053ff
 8005328:	6833      	ldr	r3, [r6, #0]
 800532a:	1d1a      	adds	r2, r3, #4
 800532c:	681b      	ldr	r3, [r3, #0]
 800532e:	6032      	str	r2, [r6, #0]
 8005330:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8005334:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8005338:	2301      	movs	r3, #1
 800533a:	e09d      	b.n	8005478 <_printf_i+0x1e8>
 800533c:	6833      	ldr	r3, [r6, #0]
 800533e:	6820      	ldr	r0, [r4, #0]
 8005340:	1d19      	adds	r1, r3, #4
 8005342:	6031      	str	r1, [r6, #0]
 8005344:	0606      	lsls	r6, r0, #24
 8005346:	d501      	bpl.n	800534c <_printf_i+0xbc>
 8005348:	681d      	ldr	r5, [r3, #0]
 800534a:	e003      	b.n	8005354 <_printf_i+0xc4>
 800534c:	0645      	lsls	r5, r0, #25
 800534e:	d5fb      	bpl.n	8005348 <_printf_i+0xb8>
 8005350:	f9b3 5000 	ldrsh.w	r5, [r3]
 8005354:	2d00      	cmp	r5, #0
 8005356:	da03      	bge.n	8005360 <_printf_i+0xd0>
 8005358:	232d      	movs	r3, #45	@ 0x2d
 800535a:	426d      	negs	r5, r5
 800535c:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8005360:	4859      	ldr	r0, [pc, #356]	@ (80054c8 <_printf_i+0x238>)
 8005362:	230a      	movs	r3, #10
 8005364:	e011      	b.n	800538a <_printf_i+0xfa>
 8005366:	6821      	ldr	r1, [r4, #0]
 8005368:	6833      	ldr	r3, [r6, #0]
 800536a:	0608      	lsls	r0, r1, #24
 800536c:	f853 5b04 	ldr.w	r5, [r3], #4
 8005370:	d402      	bmi.n	8005378 <_printf_i+0xe8>
 8005372:	0649      	lsls	r1, r1, #25
 8005374:	bf48      	it	mi
 8005376:	b2ad      	uxthmi	r5, r5
 8005378:	2f6f      	cmp	r7, #111	@ 0x6f
 800537a:	4853      	ldr	r0, [pc, #332]	@ (80054c8 <_printf_i+0x238>)
 800537c:	6033      	str	r3, [r6, #0]
 800537e:	bf14      	ite	ne
 8005380:	230a      	movne	r3, #10
 8005382:	2308      	moveq	r3, #8
 8005384:	2100      	movs	r1, #0
 8005386:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 800538a:	6866      	ldr	r6, [r4, #4]
 800538c:	60a6      	str	r6, [r4, #8]
 800538e:	2e00      	cmp	r6, #0
 8005390:	bfa2      	ittt	ge
 8005392:	6821      	ldrge	r1, [r4, #0]
 8005394:	f021 0104 	bicge.w	r1, r1, #4
 8005398:	6021      	strge	r1, [r4, #0]
 800539a:	b90d      	cbnz	r5, 80053a0 <_printf_i+0x110>
 800539c:	2e00      	cmp	r6, #0
 800539e:	d04b      	beq.n	8005438 <_printf_i+0x1a8>
 80053a0:	4616      	mov	r6, r2
 80053a2:	fbb5 f1f3 	udiv	r1, r5, r3
 80053a6:	fb03 5711 	mls	r7, r3, r1, r5
 80053aa:	5dc7      	ldrb	r7, [r0, r7]
 80053ac:	f806 7d01 	strb.w	r7, [r6, #-1]!
 80053b0:	462f      	mov	r7, r5
 80053b2:	42bb      	cmp	r3, r7
 80053b4:	460d      	mov	r5, r1
 80053b6:	d9f4      	bls.n	80053a2 <_printf_i+0x112>
 80053b8:	2b08      	cmp	r3, #8
 80053ba:	d10b      	bne.n	80053d4 <_printf_i+0x144>
 80053bc:	6823      	ldr	r3, [r4, #0]
 80053be:	07df      	lsls	r7, r3, #31
 80053c0:	d508      	bpl.n	80053d4 <_printf_i+0x144>
 80053c2:	6923      	ldr	r3, [r4, #16]
 80053c4:	6861      	ldr	r1, [r4, #4]
 80053c6:	4299      	cmp	r1, r3
 80053c8:	bfde      	ittt	le
 80053ca:	2330      	movle	r3, #48	@ 0x30
 80053cc:	f806 3c01 	strble.w	r3, [r6, #-1]
 80053d0:	f106 36ff 	addle.w	r6, r6, #4294967295
 80053d4:	1b92      	subs	r2, r2, r6
 80053d6:	6122      	str	r2, [r4, #16]
 80053d8:	f8cd a000 	str.w	sl, [sp]
 80053dc:	464b      	mov	r3, r9
 80053de:	aa03      	add	r2, sp, #12
 80053e0:	4621      	mov	r1, r4
 80053e2:	4640      	mov	r0, r8
 80053e4:	f7ff fee6 	bl	80051b4 <_printf_common>
 80053e8:	3001      	adds	r0, #1
 80053ea:	d14a      	bne.n	8005482 <_printf_i+0x1f2>
 80053ec:	f04f 30ff 	mov.w	r0, #4294967295
 80053f0:	b004      	add	sp, #16
 80053f2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80053f6:	6823      	ldr	r3, [r4, #0]
 80053f8:	f043 0320 	orr.w	r3, r3, #32
 80053fc:	6023      	str	r3, [r4, #0]
 80053fe:	4833      	ldr	r0, [pc, #204]	@ (80054cc <_printf_i+0x23c>)
 8005400:	2778      	movs	r7, #120	@ 0x78
 8005402:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8005406:	6823      	ldr	r3, [r4, #0]
 8005408:	6831      	ldr	r1, [r6, #0]
 800540a:	061f      	lsls	r7, r3, #24
 800540c:	f851 5b04 	ldr.w	r5, [r1], #4
 8005410:	d402      	bmi.n	8005418 <_printf_i+0x188>
 8005412:	065f      	lsls	r7, r3, #25
 8005414:	bf48      	it	mi
 8005416:	b2ad      	uxthmi	r5, r5
 8005418:	6031      	str	r1, [r6, #0]
 800541a:	07d9      	lsls	r1, r3, #31
 800541c:	bf44      	itt	mi
 800541e:	f043 0320 	orrmi.w	r3, r3, #32
 8005422:	6023      	strmi	r3, [r4, #0]
 8005424:	b11d      	cbz	r5, 800542e <_printf_i+0x19e>
 8005426:	2310      	movs	r3, #16
 8005428:	e7ac      	b.n	8005384 <_printf_i+0xf4>
 800542a:	4827      	ldr	r0, [pc, #156]	@ (80054c8 <_printf_i+0x238>)
 800542c:	e7e9      	b.n	8005402 <_printf_i+0x172>
 800542e:	6823      	ldr	r3, [r4, #0]
 8005430:	f023 0320 	bic.w	r3, r3, #32
 8005434:	6023      	str	r3, [r4, #0]
 8005436:	e7f6      	b.n	8005426 <_printf_i+0x196>
 8005438:	4616      	mov	r6, r2
 800543a:	e7bd      	b.n	80053b8 <_printf_i+0x128>
 800543c:	6833      	ldr	r3, [r6, #0]
 800543e:	6825      	ldr	r5, [r4, #0]
 8005440:	6961      	ldr	r1, [r4, #20]
 8005442:	1d18      	adds	r0, r3, #4
 8005444:	6030      	str	r0, [r6, #0]
 8005446:	062e      	lsls	r6, r5, #24
 8005448:	681b      	ldr	r3, [r3, #0]
 800544a:	d501      	bpl.n	8005450 <_printf_i+0x1c0>
 800544c:	6019      	str	r1, [r3, #0]
 800544e:	e002      	b.n	8005456 <_printf_i+0x1c6>
 8005450:	0668      	lsls	r0, r5, #25
 8005452:	d5fb      	bpl.n	800544c <_printf_i+0x1bc>
 8005454:	8019      	strh	r1, [r3, #0]
 8005456:	2300      	movs	r3, #0
 8005458:	6123      	str	r3, [r4, #16]
 800545a:	4616      	mov	r6, r2
 800545c:	e7bc      	b.n	80053d8 <_printf_i+0x148>
 800545e:	6833      	ldr	r3, [r6, #0]
 8005460:	1d1a      	adds	r2, r3, #4
 8005462:	6032      	str	r2, [r6, #0]
 8005464:	681e      	ldr	r6, [r3, #0]
 8005466:	6862      	ldr	r2, [r4, #4]
 8005468:	2100      	movs	r1, #0
 800546a:	4630      	mov	r0, r6
 800546c:	f7fa fee8 	bl	8000240 <memchr>
 8005470:	b108      	cbz	r0, 8005476 <_printf_i+0x1e6>
 8005472:	1b80      	subs	r0, r0, r6
 8005474:	6060      	str	r0, [r4, #4]
 8005476:	6863      	ldr	r3, [r4, #4]
 8005478:	6123      	str	r3, [r4, #16]
 800547a:	2300      	movs	r3, #0
 800547c:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8005480:	e7aa      	b.n	80053d8 <_printf_i+0x148>
 8005482:	6923      	ldr	r3, [r4, #16]
 8005484:	4632      	mov	r2, r6
 8005486:	4649      	mov	r1, r9
 8005488:	4640      	mov	r0, r8
 800548a:	47d0      	blx	sl
 800548c:	3001      	adds	r0, #1
 800548e:	d0ad      	beq.n	80053ec <_printf_i+0x15c>
 8005490:	6823      	ldr	r3, [r4, #0]
 8005492:	079b      	lsls	r3, r3, #30
 8005494:	d413      	bmi.n	80054be <_printf_i+0x22e>
 8005496:	68e0      	ldr	r0, [r4, #12]
 8005498:	9b03      	ldr	r3, [sp, #12]
 800549a:	4298      	cmp	r0, r3
 800549c:	bfb8      	it	lt
 800549e:	4618      	movlt	r0, r3
 80054a0:	e7a6      	b.n	80053f0 <_printf_i+0x160>
 80054a2:	2301      	movs	r3, #1
 80054a4:	4632      	mov	r2, r6
 80054a6:	4649      	mov	r1, r9
 80054a8:	4640      	mov	r0, r8
 80054aa:	47d0      	blx	sl
 80054ac:	3001      	adds	r0, #1
 80054ae:	d09d      	beq.n	80053ec <_printf_i+0x15c>
 80054b0:	3501      	adds	r5, #1
 80054b2:	68e3      	ldr	r3, [r4, #12]
 80054b4:	9903      	ldr	r1, [sp, #12]
 80054b6:	1a5b      	subs	r3, r3, r1
 80054b8:	42ab      	cmp	r3, r5
 80054ba:	dcf2      	bgt.n	80054a2 <_printf_i+0x212>
 80054bc:	e7eb      	b.n	8005496 <_printf_i+0x206>
 80054be:	2500      	movs	r5, #0
 80054c0:	f104 0619 	add.w	r6, r4, #25
 80054c4:	e7f5      	b.n	80054b2 <_printf_i+0x222>
 80054c6:	bf00      	nop
 80054c8:	08007886 	.word	0x08007886
 80054cc:	08007897 	.word	0x08007897

080054d0 <std>:
 80054d0:	2300      	movs	r3, #0
 80054d2:	b510      	push	{r4, lr}
 80054d4:	4604      	mov	r4, r0
 80054d6:	e9c0 3300 	strd	r3, r3, [r0]
 80054da:	e9c0 3304 	strd	r3, r3, [r0, #16]
 80054de:	6083      	str	r3, [r0, #8]
 80054e0:	8181      	strh	r1, [r0, #12]
 80054e2:	6643      	str	r3, [r0, #100]	@ 0x64
 80054e4:	81c2      	strh	r2, [r0, #14]
 80054e6:	6183      	str	r3, [r0, #24]
 80054e8:	4619      	mov	r1, r3
 80054ea:	2208      	movs	r2, #8
 80054ec:	305c      	adds	r0, #92	@ 0x5c
 80054ee:	f000 f914 	bl	800571a <memset>
 80054f2:	4b0d      	ldr	r3, [pc, #52]	@ (8005528 <std+0x58>)
 80054f4:	6263      	str	r3, [r4, #36]	@ 0x24
 80054f6:	4b0d      	ldr	r3, [pc, #52]	@ (800552c <std+0x5c>)
 80054f8:	62a3      	str	r3, [r4, #40]	@ 0x28
 80054fa:	4b0d      	ldr	r3, [pc, #52]	@ (8005530 <std+0x60>)
 80054fc:	62e3      	str	r3, [r4, #44]	@ 0x2c
 80054fe:	4b0d      	ldr	r3, [pc, #52]	@ (8005534 <std+0x64>)
 8005500:	6323      	str	r3, [r4, #48]	@ 0x30
 8005502:	4b0d      	ldr	r3, [pc, #52]	@ (8005538 <std+0x68>)
 8005504:	6224      	str	r4, [r4, #32]
 8005506:	429c      	cmp	r4, r3
 8005508:	d006      	beq.n	8005518 <std+0x48>
 800550a:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 800550e:	4294      	cmp	r4, r2
 8005510:	d002      	beq.n	8005518 <std+0x48>
 8005512:	33d0      	adds	r3, #208	@ 0xd0
 8005514:	429c      	cmp	r4, r3
 8005516:	d105      	bne.n	8005524 <std+0x54>
 8005518:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 800551c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8005520:	f000 b978 	b.w	8005814 <__retarget_lock_init_recursive>
 8005524:	bd10      	pop	{r4, pc}
 8005526:	bf00      	nop
 8005528:	08005695 	.word	0x08005695
 800552c:	080056b7 	.word	0x080056b7
 8005530:	080056ef 	.word	0x080056ef
 8005534:	08005713 	.word	0x08005713
 8005538:	200003d8 	.word	0x200003d8

0800553c <stdio_exit_handler>:
 800553c:	4a02      	ldr	r2, [pc, #8]	@ (8005548 <stdio_exit_handler+0xc>)
 800553e:	4903      	ldr	r1, [pc, #12]	@ (800554c <stdio_exit_handler+0x10>)
 8005540:	4803      	ldr	r0, [pc, #12]	@ (8005550 <stdio_exit_handler+0x14>)
 8005542:	f000 b869 	b.w	8005618 <_fwalk_sglue>
 8005546:	bf00      	nop
 8005548:	2000000c 	.word	0x2000000c
 800554c:	08007099 	.word	0x08007099
 8005550:	2000001c 	.word	0x2000001c

08005554 <cleanup_stdio>:
 8005554:	6841      	ldr	r1, [r0, #4]
 8005556:	4b0c      	ldr	r3, [pc, #48]	@ (8005588 <cleanup_stdio+0x34>)
 8005558:	4299      	cmp	r1, r3
 800555a:	b510      	push	{r4, lr}
 800555c:	4604      	mov	r4, r0
 800555e:	d001      	beq.n	8005564 <cleanup_stdio+0x10>
 8005560:	f001 fd9a 	bl	8007098 <_fflush_r>
 8005564:	68a1      	ldr	r1, [r4, #8]
 8005566:	4b09      	ldr	r3, [pc, #36]	@ (800558c <cleanup_stdio+0x38>)
 8005568:	4299      	cmp	r1, r3
 800556a:	d002      	beq.n	8005572 <cleanup_stdio+0x1e>
 800556c:	4620      	mov	r0, r4
 800556e:	f001 fd93 	bl	8007098 <_fflush_r>
 8005572:	68e1      	ldr	r1, [r4, #12]
 8005574:	4b06      	ldr	r3, [pc, #24]	@ (8005590 <cleanup_stdio+0x3c>)
 8005576:	4299      	cmp	r1, r3
 8005578:	d004      	beq.n	8005584 <cleanup_stdio+0x30>
 800557a:	4620      	mov	r0, r4
 800557c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8005580:	f001 bd8a 	b.w	8007098 <_fflush_r>
 8005584:	bd10      	pop	{r4, pc}
 8005586:	bf00      	nop
 8005588:	200003d8 	.word	0x200003d8
 800558c:	20000440 	.word	0x20000440
 8005590:	200004a8 	.word	0x200004a8

08005594 <global_stdio_init.part.0>:
 8005594:	b510      	push	{r4, lr}
 8005596:	4b0b      	ldr	r3, [pc, #44]	@ (80055c4 <global_stdio_init.part.0+0x30>)
 8005598:	4c0b      	ldr	r4, [pc, #44]	@ (80055c8 <global_stdio_init.part.0+0x34>)
 800559a:	4a0c      	ldr	r2, [pc, #48]	@ (80055cc <global_stdio_init.part.0+0x38>)
 800559c:	601a      	str	r2, [r3, #0]
 800559e:	4620      	mov	r0, r4
 80055a0:	2200      	movs	r2, #0
 80055a2:	2104      	movs	r1, #4
 80055a4:	f7ff ff94 	bl	80054d0 <std>
 80055a8:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 80055ac:	2201      	movs	r2, #1
 80055ae:	2109      	movs	r1, #9
 80055b0:	f7ff ff8e 	bl	80054d0 <std>
 80055b4:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 80055b8:	2202      	movs	r2, #2
 80055ba:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80055be:	2112      	movs	r1, #18
 80055c0:	f7ff bf86 	b.w	80054d0 <std>
 80055c4:	20000510 	.word	0x20000510
 80055c8:	200003d8 	.word	0x200003d8
 80055cc:	0800553d 	.word	0x0800553d

080055d0 <__sfp_lock_acquire>:
 80055d0:	4801      	ldr	r0, [pc, #4]	@ (80055d8 <__sfp_lock_acquire+0x8>)
 80055d2:	f000 b920 	b.w	8005816 <__retarget_lock_acquire_recursive>
 80055d6:	bf00      	nop
 80055d8:	20000519 	.word	0x20000519

080055dc <__sfp_lock_release>:
 80055dc:	4801      	ldr	r0, [pc, #4]	@ (80055e4 <__sfp_lock_release+0x8>)
 80055de:	f000 b91b 	b.w	8005818 <__retarget_lock_release_recursive>
 80055e2:	bf00      	nop
 80055e4:	20000519 	.word	0x20000519

080055e8 <__sinit>:
 80055e8:	b510      	push	{r4, lr}
 80055ea:	4604      	mov	r4, r0
 80055ec:	f7ff fff0 	bl	80055d0 <__sfp_lock_acquire>
 80055f0:	6a23      	ldr	r3, [r4, #32]
 80055f2:	b11b      	cbz	r3, 80055fc <__sinit+0x14>
 80055f4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80055f8:	f7ff bff0 	b.w	80055dc <__sfp_lock_release>
 80055fc:	4b04      	ldr	r3, [pc, #16]	@ (8005610 <__sinit+0x28>)
 80055fe:	6223      	str	r3, [r4, #32]
 8005600:	4b04      	ldr	r3, [pc, #16]	@ (8005614 <__sinit+0x2c>)
 8005602:	681b      	ldr	r3, [r3, #0]
 8005604:	2b00      	cmp	r3, #0
 8005606:	d1f5      	bne.n	80055f4 <__sinit+0xc>
 8005608:	f7ff ffc4 	bl	8005594 <global_stdio_init.part.0>
 800560c:	e7f2      	b.n	80055f4 <__sinit+0xc>
 800560e:	bf00      	nop
 8005610:	08005555 	.word	0x08005555
 8005614:	20000510 	.word	0x20000510

08005618 <_fwalk_sglue>:
 8005618:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800561c:	4607      	mov	r7, r0
 800561e:	4688      	mov	r8, r1
 8005620:	4614      	mov	r4, r2
 8005622:	2600      	movs	r6, #0
 8005624:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8005628:	f1b9 0901 	subs.w	r9, r9, #1
 800562c:	d505      	bpl.n	800563a <_fwalk_sglue+0x22>
 800562e:	6824      	ldr	r4, [r4, #0]
 8005630:	2c00      	cmp	r4, #0
 8005632:	d1f7      	bne.n	8005624 <_fwalk_sglue+0xc>
 8005634:	4630      	mov	r0, r6
 8005636:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800563a:	89ab      	ldrh	r3, [r5, #12]
 800563c:	2b01      	cmp	r3, #1
 800563e:	d907      	bls.n	8005650 <_fwalk_sglue+0x38>
 8005640:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8005644:	3301      	adds	r3, #1
 8005646:	d003      	beq.n	8005650 <_fwalk_sglue+0x38>
 8005648:	4629      	mov	r1, r5
 800564a:	4638      	mov	r0, r7
 800564c:	47c0      	blx	r8
 800564e:	4306      	orrs	r6, r0
 8005650:	3568      	adds	r5, #104	@ 0x68
 8005652:	e7e9      	b.n	8005628 <_fwalk_sglue+0x10>

08005654 <siprintf>:
 8005654:	b40e      	push	{r1, r2, r3}
 8005656:	b500      	push	{lr}
 8005658:	b09c      	sub	sp, #112	@ 0x70
 800565a:	ab1d      	add	r3, sp, #116	@ 0x74
 800565c:	9002      	str	r0, [sp, #8]
 800565e:	9006      	str	r0, [sp, #24]
 8005660:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 8005664:	4809      	ldr	r0, [pc, #36]	@ (800568c <siprintf+0x38>)
 8005666:	9107      	str	r1, [sp, #28]
 8005668:	9104      	str	r1, [sp, #16]
 800566a:	4909      	ldr	r1, [pc, #36]	@ (8005690 <siprintf+0x3c>)
 800566c:	f853 2b04 	ldr.w	r2, [r3], #4
 8005670:	9105      	str	r1, [sp, #20]
 8005672:	6800      	ldr	r0, [r0, #0]
 8005674:	9301      	str	r3, [sp, #4]
 8005676:	a902      	add	r1, sp, #8
 8005678:	f001 fb8e 	bl	8006d98 <_svfiprintf_r>
 800567c:	9b02      	ldr	r3, [sp, #8]
 800567e:	2200      	movs	r2, #0
 8005680:	701a      	strb	r2, [r3, #0]
 8005682:	b01c      	add	sp, #112	@ 0x70
 8005684:	f85d eb04 	ldr.w	lr, [sp], #4
 8005688:	b003      	add	sp, #12
 800568a:	4770      	bx	lr
 800568c:	20000018 	.word	0x20000018
 8005690:	ffff0208 	.word	0xffff0208

08005694 <__sread>:
 8005694:	b510      	push	{r4, lr}
 8005696:	460c      	mov	r4, r1
 8005698:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800569c:	f000 f86c 	bl	8005778 <_read_r>
 80056a0:	2800      	cmp	r0, #0
 80056a2:	bfab      	itete	ge
 80056a4:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 80056a6:	89a3      	ldrhlt	r3, [r4, #12]
 80056a8:	181b      	addge	r3, r3, r0
 80056aa:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 80056ae:	bfac      	ite	ge
 80056b0:	6563      	strge	r3, [r4, #84]	@ 0x54
 80056b2:	81a3      	strhlt	r3, [r4, #12]
 80056b4:	bd10      	pop	{r4, pc}

080056b6 <__swrite>:
 80056b6:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80056ba:	461f      	mov	r7, r3
 80056bc:	898b      	ldrh	r3, [r1, #12]
 80056be:	05db      	lsls	r3, r3, #23
 80056c0:	4605      	mov	r5, r0
 80056c2:	460c      	mov	r4, r1
 80056c4:	4616      	mov	r6, r2
 80056c6:	d505      	bpl.n	80056d4 <__swrite+0x1e>
 80056c8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80056cc:	2302      	movs	r3, #2
 80056ce:	2200      	movs	r2, #0
 80056d0:	f000 f840 	bl	8005754 <_lseek_r>
 80056d4:	89a3      	ldrh	r3, [r4, #12]
 80056d6:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80056da:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 80056de:	81a3      	strh	r3, [r4, #12]
 80056e0:	4632      	mov	r2, r6
 80056e2:	463b      	mov	r3, r7
 80056e4:	4628      	mov	r0, r5
 80056e6:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80056ea:	f000 b857 	b.w	800579c <_write_r>

080056ee <__sseek>:
 80056ee:	b510      	push	{r4, lr}
 80056f0:	460c      	mov	r4, r1
 80056f2:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80056f6:	f000 f82d 	bl	8005754 <_lseek_r>
 80056fa:	1c43      	adds	r3, r0, #1
 80056fc:	89a3      	ldrh	r3, [r4, #12]
 80056fe:	bf15      	itete	ne
 8005700:	6560      	strne	r0, [r4, #84]	@ 0x54
 8005702:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 8005706:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 800570a:	81a3      	strheq	r3, [r4, #12]
 800570c:	bf18      	it	ne
 800570e:	81a3      	strhne	r3, [r4, #12]
 8005710:	bd10      	pop	{r4, pc}

08005712 <__sclose>:
 8005712:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005716:	f000 b80d 	b.w	8005734 <_close_r>

0800571a <memset>:
 800571a:	4402      	add	r2, r0
 800571c:	4603      	mov	r3, r0
 800571e:	4293      	cmp	r3, r2
 8005720:	d100      	bne.n	8005724 <memset+0xa>
 8005722:	4770      	bx	lr
 8005724:	f803 1b01 	strb.w	r1, [r3], #1
 8005728:	e7f9      	b.n	800571e <memset+0x4>
	...

0800572c <_localeconv_r>:
 800572c:	4800      	ldr	r0, [pc, #0]	@ (8005730 <_localeconv_r+0x4>)
 800572e:	4770      	bx	lr
 8005730:	20000158 	.word	0x20000158

08005734 <_close_r>:
 8005734:	b538      	push	{r3, r4, r5, lr}
 8005736:	4d06      	ldr	r5, [pc, #24]	@ (8005750 <_close_r+0x1c>)
 8005738:	2300      	movs	r3, #0
 800573a:	4604      	mov	r4, r0
 800573c:	4608      	mov	r0, r1
 800573e:	602b      	str	r3, [r5, #0]
 8005740:	f7fb ff79 	bl	8001636 <_close>
 8005744:	1c43      	adds	r3, r0, #1
 8005746:	d102      	bne.n	800574e <_close_r+0x1a>
 8005748:	682b      	ldr	r3, [r5, #0]
 800574a:	b103      	cbz	r3, 800574e <_close_r+0x1a>
 800574c:	6023      	str	r3, [r4, #0]
 800574e:	bd38      	pop	{r3, r4, r5, pc}
 8005750:	20000514 	.word	0x20000514

08005754 <_lseek_r>:
 8005754:	b538      	push	{r3, r4, r5, lr}
 8005756:	4d07      	ldr	r5, [pc, #28]	@ (8005774 <_lseek_r+0x20>)
 8005758:	4604      	mov	r4, r0
 800575a:	4608      	mov	r0, r1
 800575c:	4611      	mov	r1, r2
 800575e:	2200      	movs	r2, #0
 8005760:	602a      	str	r2, [r5, #0]
 8005762:	461a      	mov	r2, r3
 8005764:	f7fb ff8e 	bl	8001684 <_lseek>
 8005768:	1c43      	adds	r3, r0, #1
 800576a:	d102      	bne.n	8005772 <_lseek_r+0x1e>
 800576c:	682b      	ldr	r3, [r5, #0]
 800576e:	b103      	cbz	r3, 8005772 <_lseek_r+0x1e>
 8005770:	6023      	str	r3, [r4, #0]
 8005772:	bd38      	pop	{r3, r4, r5, pc}
 8005774:	20000514 	.word	0x20000514

08005778 <_read_r>:
 8005778:	b538      	push	{r3, r4, r5, lr}
 800577a:	4d07      	ldr	r5, [pc, #28]	@ (8005798 <_read_r+0x20>)
 800577c:	4604      	mov	r4, r0
 800577e:	4608      	mov	r0, r1
 8005780:	4611      	mov	r1, r2
 8005782:	2200      	movs	r2, #0
 8005784:	602a      	str	r2, [r5, #0]
 8005786:	461a      	mov	r2, r3
 8005788:	f7fb ff1c 	bl	80015c4 <_read>
 800578c:	1c43      	adds	r3, r0, #1
 800578e:	d102      	bne.n	8005796 <_read_r+0x1e>
 8005790:	682b      	ldr	r3, [r5, #0]
 8005792:	b103      	cbz	r3, 8005796 <_read_r+0x1e>
 8005794:	6023      	str	r3, [r4, #0]
 8005796:	bd38      	pop	{r3, r4, r5, pc}
 8005798:	20000514 	.word	0x20000514

0800579c <_write_r>:
 800579c:	b538      	push	{r3, r4, r5, lr}
 800579e:	4d07      	ldr	r5, [pc, #28]	@ (80057bc <_write_r+0x20>)
 80057a0:	4604      	mov	r4, r0
 80057a2:	4608      	mov	r0, r1
 80057a4:	4611      	mov	r1, r2
 80057a6:	2200      	movs	r2, #0
 80057a8:	602a      	str	r2, [r5, #0]
 80057aa:	461a      	mov	r2, r3
 80057ac:	f7fb ff27 	bl	80015fe <_write>
 80057b0:	1c43      	adds	r3, r0, #1
 80057b2:	d102      	bne.n	80057ba <_write_r+0x1e>
 80057b4:	682b      	ldr	r3, [r5, #0]
 80057b6:	b103      	cbz	r3, 80057ba <_write_r+0x1e>
 80057b8:	6023      	str	r3, [r4, #0]
 80057ba:	bd38      	pop	{r3, r4, r5, pc}
 80057bc:	20000514 	.word	0x20000514

080057c0 <__errno>:
 80057c0:	4b01      	ldr	r3, [pc, #4]	@ (80057c8 <__errno+0x8>)
 80057c2:	6818      	ldr	r0, [r3, #0]
 80057c4:	4770      	bx	lr
 80057c6:	bf00      	nop
 80057c8:	20000018 	.word	0x20000018

080057cc <__libc_init_array>:
 80057cc:	b570      	push	{r4, r5, r6, lr}
 80057ce:	4d0d      	ldr	r5, [pc, #52]	@ (8005804 <__libc_init_array+0x38>)
 80057d0:	4c0d      	ldr	r4, [pc, #52]	@ (8005808 <__libc_init_array+0x3c>)
 80057d2:	1b64      	subs	r4, r4, r5
 80057d4:	10a4      	asrs	r4, r4, #2
 80057d6:	2600      	movs	r6, #0
 80057d8:	42a6      	cmp	r6, r4
 80057da:	d109      	bne.n	80057f0 <__libc_init_array+0x24>
 80057dc:	4d0b      	ldr	r5, [pc, #44]	@ (800580c <__libc_init_array+0x40>)
 80057de:	4c0c      	ldr	r4, [pc, #48]	@ (8005810 <__libc_init_array+0x44>)
 80057e0:	f001 fff8 	bl	80077d4 <_init>
 80057e4:	1b64      	subs	r4, r4, r5
 80057e6:	10a4      	asrs	r4, r4, #2
 80057e8:	2600      	movs	r6, #0
 80057ea:	42a6      	cmp	r6, r4
 80057ec:	d105      	bne.n	80057fa <__libc_init_array+0x2e>
 80057ee:	bd70      	pop	{r4, r5, r6, pc}
 80057f0:	f855 3b04 	ldr.w	r3, [r5], #4
 80057f4:	4798      	blx	r3
 80057f6:	3601      	adds	r6, #1
 80057f8:	e7ee      	b.n	80057d8 <__libc_init_array+0xc>
 80057fa:	f855 3b04 	ldr.w	r3, [r5], #4
 80057fe:	4798      	blx	r3
 8005800:	3601      	adds	r6, #1
 8005802:	e7f2      	b.n	80057ea <__libc_init_array+0x1e>
 8005804:	08007bf0 	.word	0x08007bf0
 8005808:	08007bf0 	.word	0x08007bf0
 800580c:	08007bf0 	.word	0x08007bf0
 8005810:	08007bf8 	.word	0x08007bf8

08005814 <__retarget_lock_init_recursive>:
 8005814:	4770      	bx	lr

08005816 <__retarget_lock_acquire_recursive>:
 8005816:	4770      	bx	lr

08005818 <__retarget_lock_release_recursive>:
 8005818:	4770      	bx	lr

0800581a <quorem>:
 800581a:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800581e:	6903      	ldr	r3, [r0, #16]
 8005820:	690c      	ldr	r4, [r1, #16]
 8005822:	42a3      	cmp	r3, r4
 8005824:	4607      	mov	r7, r0
 8005826:	db7e      	blt.n	8005926 <quorem+0x10c>
 8005828:	3c01      	subs	r4, #1
 800582a:	f101 0814 	add.w	r8, r1, #20
 800582e:	00a3      	lsls	r3, r4, #2
 8005830:	f100 0514 	add.w	r5, r0, #20
 8005834:	9300      	str	r3, [sp, #0]
 8005836:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800583a:	9301      	str	r3, [sp, #4]
 800583c:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8005840:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8005844:	3301      	adds	r3, #1
 8005846:	429a      	cmp	r2, r3
 8005848:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 800584c:	fbb2 f6f3 	udiv	r6, r2, r3
 8005850:	d32e      	bcc.n	80058b0 <quorem+0x96>
 8005852:	f04f 0a00 	mov.w	sl, #0
 8005856:	46c4      	mov	ip, r8
 8005858:	46ae      	mov	lr, r5
 800585a:	46d3      	mov	fp, sl
 800585c:	f85c 3b04 	ldr.w	r3, [ip], #4
 8005860:	b298      	uxth	r0, r3
 8005862:	fb06 a000 	mla	r0, r6, r0, sl
 8005866:	0c02      	lsrs	r2, r0, #16
 8005868:	0c1b      	lsrs	r3, r3, #16
 800586a:	fb06 2303 	mla	r3, r6, r3, r2
 800586e:	f8de 2000 	ldr.w	r2, [lr]
 8005872:	b280      	uxth	r0, r0
 8005874:	b292      	uxth	r2, r2
 8005876:	1a12      	subs	r2, r2, r0
 8005878:	445a      	add	r2, fp
 800587a:	f8de 0000 	ldr.w	r0, [lr]
 800587e:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8005882:	b29b      	uxth	r3, r3
 8005884:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 8005888:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 800588c:	b292      	uxth	r2, r2
 800588e:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 8005892:	45e1      	cmp	r9, ip
 8005894:	f84e 2b04 	str.w	r2, [lr], #4
 8005898:	ea4f 4b23 	mov.w	fp, r3, asr #16
 800589c:	d2de      	bcs.n	800585c <quorem+0x42>
 800589e:	9b00      	ldr	r3, [sp, #0]
 80058a0:	58eb      	ldr	r3, [r5, r3]
 80058a2:	b92b      	cbnz	r3, 80058b0 <quorem+0x96>
 80058a4:	9b01      	ldr	r3, [sp, #4]
 80058a6:	3b04      	subs	r3, #4
 80058a8:	429d      	cmp	r5, r3
 80058aa:	461a      	mov	r2, r3
 80058ac:	d32f      	bcc.n	800590e <quorem+0xf4>
 80058ae:	613c      	str	r4, [r7, #16]
 80058b0:	4638      	mov	r0, r7
 80058b2:	f001 f90d 	bl	8006ad0 <__mcmp>
 80058b6:	2800      	cmp	r0, #0
 80058b8:	db25      	blt.n	8005906 <quorem+0xec>
 80058ba:	4629      	mov	r1, r5
 80058bc:	2000      	movs	r0, #0
 80058be:	f858 2b04 	ldr.w	r2, [r8], #4
 80058c2:	f8d1 c000 	ldr.w	ip, [r1]
 80058c6:	fa1f fe82 	uxth.w	lr, r2
 80058ca:	fa1f f38c 	uxth.w	r3, ip
 80058ce:	eba3 030e 	sub.w	r3, r3, lr
 80058d2:	4403      	add	r3, r0
 80058d4:	0c12      	lsrs	r2, r2, #16
 80058d6:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 80058da:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 80058de:	b29b      	uxth	r3, r3
 80058e0:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80058e4:	45c1      	cmp	r9, r8
 80058e6:	f841 3b04 	str.w	r3, [r1], #4
 80058ea:	ea4f 4022 	mov.w	r0, r2, asr #16
 80058ee:	d2e6      	bcs.n	80058be <quorem+0xa4>
 80058f0:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 80058f4:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 80058f8:	b922      	cbnz	r2, 8005904 <quorem+0xea>
 80058fa:	3b04      	subs	r3, #4
 80058fc:	429d      	cmp	r5, r3
 80058fe:	461a      	mov	r2, r3
 8005900:	d30b      	bcc.n	800591a <quorem+0x100>
 8005902:	613c      	str	r4, [r7, #16]
 8005904:	3601      	adds	r6, #1
 8005906:	4630      	mov	r0, r6
 8005908:	b003      	add	sp, #12
 800590a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800590e:	6812      	ldr	r2, [r2, #0]
 8005910:	3b04      	subs	r3, #4
 8005912:	2a00      	cmp	r2, #0
 8005914:	d1cb      	bne.n	80058ae <quorem+0x94>
 8005916:	3c01      	subs	r4, #1
 8005918:	e7c6      	b.n	80058a8 <quorem+0x8e>
 800591a:	6812      	ldr	r2, [r2, #0]
 800591c:	3b04      	subs	r3, #4
 800591e:	2a00      	cmp	r2, #0
 8005920:	d1ef      	bne.n	8005902 <quorem+0xe8>
 8005922:	3c01      	subs	r4, #1
 8005924:	e7ea      	b.n	80058fc <quorem+0xe2>
 8005926:	2000      	movs	r0, #0
 8005928:	e7ee      	b.n	8005908 <quorem+0xee>
 800592a:	0000      	movs	r0, r0
 800592c:	0000      	movs	r0, r0
	...

08005930 <_dtoa_r>:
 8005930:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005934:	ed2d 8b02 	vpush	{d8}
 8005938:	69c7      	ldr	r7, [r0, #28]
 800593a:	b091      	sub	sp, #68	@ 0x44
 800593c:	ed8d 0b02 	vstr	d0, [sp, #8]
 8005940:	ec55 4b10 	vmov	r4, r5, d0
 8005944:	9e1c      	ldr	r6, [sp, #112]	@ 0x70
 8005946:	9107      	str	r1, [sp, #28]
 8005948:	4681      	mov	r9, r0
 800594a:	9209      	str	r2, [sp, #36]	@ 0x24
 800594c:	930d      	str	r3, [sp, #52]	@ 0x34
 800594e:	b97f      	cbnz	r7, 8005970 <_dtoa_r+0x40>
 8005950:	2010      	movs	r0, #16
 8005952:	f000 fd8d 	bl	8006470 <malloc>
 8005956:	4602      	mov	r2, r0
 8005958:	f8c9 001c 	str.w	r0, [r9, #28]
 800595c:	b920      	cbnz	r0, 8005968 <_dtoa_r+0x38>
 800595e:	4ba0      	ldr	r3, [pc, #640]	@ (8005be0 <_dtoa_r+0x2b0>)
 8005960:	21ef      	movs	r1, #239	@ 0xef
 8005962:	48a0      	ldr	r0, [pc, #640]	@ (8005be4 <_dtoa_r+0x2b4>)
 8005964:	f001 fbf8 	bl	8007158 <__assert_func>
 8005968:	e9c0 7701 	strd	r7, r7, [r0, #4]
 800596c:	6007      	str	r7, [r0, #0]
 800596e:	60c7      	str	r7, [r0, #12]
 8005970:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8005974:	6819      	ldr	r1, [r3, #0]
 8005976:	b159      	cbz	r1, 8005990 <_dtoa_r+0x60>
 8005978:	685a      	ldr	r2, [r3, #4]
 800597a:	604a      	str	r2, [r1, #4]
 800597c:	2301      	movs	r3, #1
 800597e:	4093      	lsls	r3, r2
 8005980:	608b      	str	r3, [r1, #8]
 8005982:	4648      	mov	r0, r9
 8005984:	f000 fe6a 	bl	800665c <_Bfree>
 8005988:	f8d9 301c 	ldr.w	r3, [r9, #28]
 800598c:	2200      	movs	r2, #0
 800598e:	601a      	str	r2, [r3, #0]
 8005990:	1e2b      	subs	r3, r5, #0
 8005992:	bfbb      	ittet	lt
 8005994:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 8005998:	9303      	strlt	r3, [sp, #12]
 800599a:	2300      	movge	r3, #0
 800599c:	2201      	movlt	r2, #1
 800599e:	bfac      	ite	ge
 80059a0:	6033      	strge	r3, [r6, #0]
 80059a2:	6032      	strlt	r2, [r6, #0]
 80059a4:	4b90      	ldr	r3, [pc, #576]	@ (8005be8 <_dtoa_r+0x2b8>)
 80059a6:	9e03      	ldr	r6, [sp, #12]
 80059a8:	43b3      	bics	r3, r6
 80059aa:	d110      	bne.n	80059ce <_dtoa_r+0x9e>
 80059ac:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 80059ae:	f242 730f 	movw	r3, #9999	@ 0x270f
 80059b2:	6013      	str	r3, [r2, #0]
 80059b4:	f3c6 0313 	ubfx	r3, r6, #0, #20
 80059b8:	4323      	orrs	r3, r4
 80059ba:	f000 84de 	beq.w	800637a <_dtoa_r+0xa4a>
 80059be:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 80059c0:	4f8a      	ldr	r7, [pc, #552]	@ (8005bec <_dtoa_r+0x2bc>)
 80059c2:	2b00      	cmp	r3, #0
 80059c4:	f000 84e0 	beq.w	8006388 <_dtoa_r+0xa58>
 80059c8:	1cfb      	adds	r3, r7, #3
 80059ca:	f000 bcdb 	b.w	8006384 <_dtoa_r+0xa54>
 80059ce:	ed9d 8b02 	vldr	d8, [sp, #8]
 80059d2:	eeb5 8b40 	vcmp.f64	d8, #0.0
 80059d6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80059da:	d10a      	bne.n	80059f2 <_dtoa_r+0xc2>
 80059dc:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 80059de:	2301      	movs	r3, #1
 80059e0:	6013      	str	r3, [r2, #0]
 80059e2:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 80059e4:	b113      	cbz	r3, 80059ec <_dtoa_r+0xbc>
 80059e6:	9a1d      	ldr	r2, [sp, #116]	@ 0x74
 80059e8:	4b81      	ldr	r3, [pc, #516]	@ (8005bf0 <_dtoa_r+0x2c0>)
 80059ea:	6013      	str	r3, [r2, #0]
 80059ec:	4f81      	ldr	r7, [pc, #516]	@ (8005bf4 <_dtoa_r+0x2c4>)
 80059ee:	f000 bccb 	b.w	8006388 <_dtoa_r+0xa58>
 80059f2:	aa0e      	add	r2, sp, #56	@ 0x38
 80059f4:	a90f      	add	r1, sp, #60	@ 0x3c
 80059f6:	4648      	mov	r0, r9
 80059f8:	eeb0 0b48 	vmov.f64	d0, d8
 80059fc:	f001 f918 	bl	8006c30 <__d2b>
 8005a00:	f3c6 530a 	ubfx	r3, r6, #20, #11
 8005a04:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8005a06:	9001      	str	r0, [sp, #4]
 8005a08:	2b00      	cmp	r3, #0
 8005a0a:	d045      	beq.n	8005a98 <_dtoa_r+0x168>
 8005a0c:	eeb0 7b48 	vmov.f64	d7, d8
 8005a10:	ee18 1a90 	vmov	r1, s17
 8005a14:	f3c1 0113 	ubfx	r1, r1, #0, #20
 8005a18:	f041 517f 	orr.w	r1, r1, #1069547520	@ 0x3fc00000
 8005a1c:	f441 1140 	orr.w	r1, r1, #3145728	@ 0x300000
 8005a20:	f2a3 33ff 	subw	r3, r3, #1023	@ 0x3ff
 8005a24:	2500      	movs	r5, #0
 8005a26:	ee07 1a90 	vmov	s15, r1
 8005a2a:	eeb7 6b08 	vmov.f64	d6, #120	@ 0x3fc00000  1.5
 8005a2e:	ed9f 5b66 	vldr	d5, [pc, #408]	@ 8005bc8 <_dtoa_r+0x298>
 8005a32:	ee37 7b46 	vsub.f64	d7, d7, d6
 8005a36:	ed9f 6b66 	vldr	d6, [pc, #408]	@ 8005bd0 <_dtoa_r+0x2a0>
 8005a3a:	eea7 6b05 	vfma.f64	d6, d7, d5
 8005a3e:	ed9f 5b66 	vldr	d5, [pc, #408]	@ 8005bd8 <_dtoa_r+0x2a8>
 8005a42:	ee07 3a90 	vmov	s15, r3
 8005a46:	eeb8 4be7 	vcvt.f64.s32	d4, s15
 8005a4a:	eeb0 7b46 	vmov.f64	d7, d6
 8005a4e:	eea4 7b05 	vfma.f64	d7, d4, d5
 8005a52:	eefd 6bc7 	vcvt.s32.f64	s13, d7
 8005a56:	eeb5 7bc0 	vcmpe.f64	d7, #0.0
 8005a5a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005a5e:	ee16 8a90 	vmov	r8, s13
 8005a62:	d508      	bpl.n	8005a76 <_dtoa_r+0x146>
 8005a64:	eeb8 6be6 	vcvt.f64.s32	d6, s13
 8005a68:	eeb4 6b47 	vcmp.f64	d6, d7
 8005a6c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005a70:	bf18      	it	ne
 8005a72:	f108 38ff 	addne.w	r8, r8, #4294967295
 8005a76:	f1b8 0f16 	cmp.w	r8, #22
 8005a7a:	d82b      	bhi.n	8005ad4 <_dtoa_r+0x1a4>
 8005a7c:	495e      	ldr	r1, [pc, #376]	@ (8005bf8 <_dtoa_r+0x2c8>)
 8005a7e:	eb01 01c8 	add.w	r1, r1, r8, lsl #3
 8005a82:	ed91 7b00 	vldr	d7, [r1]
 8005a86:	eeb4 8bc7 	vcmpe.f64	d8, d7
 8005a8a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005a8e:	d501      	bpl.n	8005a94 <_dtoa_r+0x164>
 8005a90:	f108 38ff 	add.w	r8, r8, #4294967295
 8005a94:	2100      	movs	r1, #0
 8005a96:	e01e      	b.n	8005ad6 <_dtoa_r+0x1a6>
 8005a98:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8005a9a:	4413      	add	r3, r2
 8005a9c:	f203 4132 	addw	r1, r3, #1074	@ 0x432
 8005aa0:	2920      	cmp	r1, #32
 8005aa2:	bfc1      	itttt	gt
 8005aa4:	f1c1 0140 	rsbgt	r1, r1, #64	@ 0x40
 8005aa8:	408e      	lslgt	r6, r1
 8005aaa:	f203 4112 	addwgt	r1, r3, #1042	@ 0x412
 8005aae:	fa24 f101 	lsrgt.w	r1, r4, r1
 8005ab2:	bfd6      	itet	le
 8005ab4:	f1c1 0120 	rsble	r1, r1, #32
 8005ab8:	4331      	orrgt	r1, r6
 8005aba:	fa04 f101 	lslle.w	r1, r4, r1
 8005abe:	ee07 1a90 	vmov	s15, r1
 8005ac2:	eeb8 7b67 	vcvt.f64.u32	d7, s15
 8005ac6:	3b01      	subs	r3, #1
 8005ac8:	ee17 1a90 	vmov	r1, s15
 8005acc:	2501      	movs	r5, #1
 8005ace:	f1a1 71f8 	sub.w	r1, r1, #32505856	@ 0x1f00000
 8005ad2:	e7a8      	b.n	8005a26 <_dtoa_r+0xf6>
 8005ad4:	2101      	movs	r1, #1
 8005ad6:	1ad2      	subs	r2, r2, r3
 8005ad8:	1e53      	subs	r3, r2, #1
 8005ada:	9306      	str	r3, [sp, #24]
 8005adc:	bf45      	ittet	mi
 8005ade:	f1c2 0301 	rsbmi	r3, r2, #1
 8005ae2:	9305      	strmi	r3, [sp, #20]
 8005ae4:	2300      	movpl	r3, #0
 8005ae6:	2300      	movmi	r3, #0
 8005ae8:	bf4c      	ite	mi
 8005aea:	9306      	strmi	r3, [sp, #24]
 8005aec:	9305      	strpl	r3, [sp, #20]
 8005aee:	f1b8 0f00 	cmp.w	r8, #0
 8005af2:	910c      	str	r1, [sp, #48]	@ 0x30
 8005af4:	db18      	blt.n	8005b28 <_dtoa_r+0x1f8>
 8005af6:	9b06      	ldr	r3, [sp, #24]
 8005af8:	f8cd 8028 	str.w	r8, [sp, #40]	@ 0x28
 8005afc:	4443      	add	r3, r8
 8005afe:	9306      	str	r3, [sp, #24]
 8005b00:	2300      	movs	r3, #0
 8005b02:	9a07      	ldr	r2, [sp, #28]
 8005b04:	2a09      	cmp	r2, #9
 8005b06:	d849      	bhi.n	8005b9c <_dtoa_r+0x26c>
 8005b08:	2a05      	cmp	r2, #5
 8005b0a:	bfc4      	itt	gt
 8005b0c:	3a04      	subgt	r2, #4
 8005b0e:	9207      	strgt	r2, [sp, #28]
 8005b10:	9a07      	ldr	r2, [sp, #28]
 8005b12:	f1a2 0202 	sub.w	r2, r2, #2
 8005b16:	bfcc      	ite	gt
 8005b18:	2400      	movgt	r4, #0
 8005b1a:	2401      	movle	r4, #1
 8005b1c:	2a03      	cmp	r2, #3
 8005b1e:	d848      	bhi.n	8005bb2 <_dtoa_r+0x282>
 8005b20:	e8df f002 	tbb	[pc, r2]
 8005b24:	3a2c2e0b 	.word	0x3a2c2e0b
 8005b28:	9b05      	ldr	r3, [sp, #20]
 8005b2a:	2200      	movs	r2, #0
 8005b2c:	eba3 0308 	sub.w	r3, r3, r8
 8005b30:	9305      	str	r3, [sp, #20]
 8005b32:	920a      	str	r2, [sp, #40]	@ 0x28
 8005b34:	f1c8 0300 	rsb	r3, r8, #0
 8005b38:	e7e3      	b.n	8005b02 <_dtoa_r+0x1d2>
 8005b3a:	2200      	movs	r2, #0
 8005b3c:	9208      	str	r2, [sp, #32]
 8005b3e:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8005b40:	2a00      	cmp	r2, #0
 8005b42:	dc39      	bgt.n	8005bb8 <_dtoa_r+0x288>
 8005b44:	f04f 0b01 	mov.w	fp, #1
 8005b48:	46da      	mov	sl, fp
 8005b4a:	465a      	mov	r2, fp
 8005b4c:	f8cd b024 	str.w	fp, [sp, #36]	@ 0x24
 8005b50:	f8d9 701c 	ldr.w	r7, [r9, #28]
 8005b54:	2100      	movs	r1, #0
 8005b56:	2004      	movs	r0, #4
 8005b58:	f100 0614 	add.w	r6, r0, #20
 8005b5c:	4296      	cmp	r6, r2
 8005b5e:	d930      	bls.n	8005bc2 <_dtoa_r+0x292>
 8005b60:	6079      	str	r1, [r7, #4]
 8005b62:	4648      	mov	r0, r9
 8005b64:	9304      	str	r3, [sp, #16]
 8005b66:	f000 fd39 	bl	80065dc <_Balloc>
 8005b6a:	9b04      	ldr	r3, [sp, #16]
 8005b6c:	4607      	mov	r7, r0
 8005b6e:	2800      	cmp	r0, #0
 8005b70:	d146      	bne.n	8005c00 <_dtoa_r+0x2d0>
 8005b72:	4b22      	ldr	r3, [pc, #136]	@ (8005bfc <_dtoa_r+0x2cc>)
 8005b74:	4602      	mov	r2, r0
 8005b76:	f240 11af 	movw	r1, #431	@ 0x1af
 8005b7a:	e6f2      	b.n	8005962 <_dtoa_r+0x32>
 8005b7c:	2201      	movs	r2, #1
 8005b7e:	e7dd      	b.n	8005b3c <_dtoa_r+0x20c>
 8005b80:	2200      	movs	r2, #0
 8005b82:	9208      	str	r2, [sp, #32]
 8005b84:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8005b86:	eb08 0b02 	add.w	fp, r8, r2
 8005b8a:	f10b 0a01 	add.w	sl, fp, #1
 8005b8e:	4652      	mov	r2, sl
 8005b90:	2a01      	cmp	r2, #1
 8005b92:	bfb8      	it	lt
 8005b94:	2201      	movlt	r2, #1
 8005b96:	e7db      	b.n	8005b50 <_dtoa_r+0x220>
 8005b98:	2201      	movs	r2, #1
 8005b9a:	e7f2      	b.n	8005b82 <_dtoa_r+0x252>
 8005b9c:	2401      	movs	r4, #1
 8005b9e:	2200      	movs	r2, #0
 8005ba0:	e9cd 2407 	strd	r2, r4, [sp, #28]
 8005ba4:	f04f 3bff 	mov.w	fp, #4294967295
 8005ba8:	2100      	movs	r1, #0
 8005baa:	46da      	mov	sl, fp
 8005bac:	2212      	movs	r2, #18
 8005bae:	9109      	str	r1, [sp, #36]	@ 0x24
 8005bb0:	e7ce      	b.n	8005b50 <_dtoa_r+0x220>
 8005bb2:	2201      	movs	r2, #1
 8005bb4:	9208      	str	r2, [sp, #32]
 8005bb6:	e7f5      	b.n	8005ba4 <_dtoa_r+0x274>
 8005bb8:	f8dd b024 	ldr.w	fp, [sp, #36]	@ 0x24
 8005bbc:	46da      	mov	sl, fp
 8005bbe:	465a      	mov	r2, fp
 8005bc0:	e7c6      	b.n	8005b50 <_dtoa_r+0x220>
 8005bc2:	3101      	adds	r1, #1
 8005bc4:	0040      	lsls	r0, r0, #1
 8005bc6:	e7c7      	b.n	8005b58 <_dtoa_r+0x228>
 8005bc8:	636f4361 	.word	0x636f4361
 8005bcc:	3fd287a7 	.word	0x3fd287a7
 8005bd0:	8b60c8b3 	.word	0x8b60c8b3
 8005bd4:	3fc68a28 	.word	0x3fc68a28
 8005bd8:	509f79fb 	.word	0x509f79fb
 8005bdc:	3fd34413 	.word	0x3fd34413
 8005be0:	080078b5 	.word	0x080078b5
 8005be4:	080078cc 	.word	0x080078cc
 8005be8:	7ff00000 	.word	0x7ff00000
 8005bec:	080078b1 	.word	0x080078b1
 8005bf0:	08007885 	.word	0x08007885
 8005bf4:	08007884 	.word	0x08007884
 8005bf8:	080079c8 	.word	0x080079c8
 8005bfc:	08007924 	.word	0x08007924
 8005c00:	f8d9 201c 	ldr.w	r2, [r9, #28]
 8005c04:	f1ba 0f0e 	cmp.w	sl, #14
 8005c08:	6010      	str	r0, [r2, #0]
 8005c0a:	d86f      	bhi.n	8005cec <_dtoa_r+0x3bc>
 8005c0c:	2c00      	cmp	r4, #0
 8005c0e:	d06d      	beq.n	8005cec <_dtoa_r+0x3bc>
 8005c10:	f1b8 0f00 	cmp.w	r8, #0
 8005c14:	f340 80c2 	ble.w	8005d9c <_dtoa_r+0x46c>
 8005c18:	4aca      	ldr	r2, [pc, #808]	@ (8005f44 <_dtoa_r+0x614>)
 8005c1a:	f008 010f 	and.w	r1, r8, #15
 8005c1e:	eb02 02c1 	add.w	r2, r2, r1, lsl #3
 8005c22:	f418 7f80 	tst.w	r8, #256	@ 0x100
 8005c26:	ed92 7b00 	vldr	d7, [r2]
 8005c2a:	ea4f 1128 	mov.w	r1, r8, asr #4
 8005c2e:	f000 80a9 	beq.w	8005d84 <_dtoa_r+0x454>
 8005c32:	4ac5      	ldr	r2, [pc, #788]	@ (8005f48 <_dtoa_r+0x618>)
 8005c34:	ed92 6b08 	vldr	d6, [r2, #32]
 8005c38:	ee88 6b06 	vdiv.f64	d6, d8, d6
 8005c3c:	ed8d 6b02 	vstr	d6, [sp, #8]
 8005c40:	f001 010f 	and.w	r1, r1, #15
 8005c44:	2203      	movs	r2, #3
 8005c46:	48c0      	ldr	r0, [pc, #768]	@ (8005f48 <_dtoa_r+0x618>)
 8005c48:	2900      	cmp	r1, #0
 8005c4a:	f040 809d 	bne.w	8005d88 <_dtoa_r+0x458>
 8005c4e:	ed9d 6b02 	vldr	d6, [sp, #8]
 8005c52:	ee86 7b07 	vdiv.f64	d7, d6, d7
 8005c56:	ed8d 7b02 	vstr	d7, [sp, #8]
 8005c5a:	990c      	ldr	r1, [sp, #48]	@ 0x30
 8005c5c:	ed9d 7b02 	vldr	d7, [sp, #8]
 8005c60:	2900      	cmp	r1, #0
 8005c62:	f000 80c1 	beq.w	8005de8 <_dtoa_r+0x4b8>
 8005c66:	eeb7 6b00 	vmov.f64	d6, #112	@ 0x3f800000  1.0
 8005c6a:	eeb4 7bc6 	vcmpe.f64	d7, d6
 8005c6e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005c72:	f140 80b9 	bpl.w	8005de8 <_dtoa_r+0x4b8>
 8005c76:	f1ba 0f00 	cmp.w	sl, #0
 8005c7a:	f000 80b5 	beq.w	8005de8 <_dtoa_r+0x4b8>
 8005c7e:	f1bb 0f00 	cmp.w	fp, #0
 8005c82:	dd31      	ble.n	8005ce8 <_dtoa_r+0x3b8>
 8005c84:	eeb2 6b04 	vmov.f64	d6, #36	@ 0x41200000  10.0
 8005c88:	ee27 7b06 	vmul.f64	d7, d7, d6
 8005c8c:	ed8d 7b02 	vstr	d7, [sp, #8]
 8005c90:	f108 31ff 	add.w	r1, r8, #4294967295
 8005c94:	9104      	str	r1, [sp, #16]
 8005c96:	3201      	adds	r2, #1
 8005c98:	465c      	mov	r4, fp
 8005c9a:	ed9d 6b02 	vldr	d6, [sp, #8]
 8005c9e:	eeb1 5b0c 	vmov.f64	d5, #28	@ 0x40e00000  7.0
 8005ca2:	ee07 2a90 	vmov	s15, r2
 8005ca6:	eeb8 7be7 	vcvt.f64.s32	d7, s15
 8005caa:	eea7 5b06 	vfma.f64	d5, d7, d6
 8005cae:	ee15 2a90 	vmov	r2, s11
 8005cb2:	ec51 0b15 	vmov	r0, r1, d5
 8005cb6:	f1a2 7150 	sub.w	r1, r2, #54525952	@ 0x3400000
 8005cba:	2c00      	cmp	r4, #0
 8005cbc:	f040 8098 	bne.w	8005df0 <_dtoa_r+0x4c0>
 8005cc0:	eeb1 7b04 	vmov.f64	d7, #20	@ 0x40a00000  5.0
 8005cc4:	ee36 6b47 	vsub.f64	d6, d6, d7
 8005cc8:	ec41 0b17 	vmov	d7, r0, r1
 8005ccc:	eeb4 6bc7 	vcmpe.f64	d6, d7
 8005cd0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005cd4:	f300 8261 	bgt.w	800619a <_dtoa_r+0x86a>
 8005cd8:	eeb1 7b47 	vneg.f64	d7, d7
 8005cdc:	eeb4 6bc7 	vcmpe.f64	d6, d7
 8005ce0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005ce4:	f100 80f5 	bmi.w	8005ed2 <_dtoa_r+0x5a2>
 8005ce8:	ed8d 8b02 	vstr	d8, [sp, #8]
 8005cec:	9a0f      	ldr	r2, [sp, #60]	@ 0x3c
 8005cee:	2a00      	cmp	r2, #0
 8005cf0:	f2c0 812c 	blt.w	8005f4c <_dtoa_r+0x61c>
 8005cf4:	f1b8 0f0e 	cmp.w	r8, #14
 8005cf8:	f300 8128 	bgt.w	8005f4c <_dtoa_r+0x61c>
 8005cfc:	4b91      	ldr	r3, [pc, #580]	@ (8005f44 <_dtoa_r+0x614>)
 8005cfe:	eb03 03c8 	add.w	r3, r3, r8, lsl #3
 8005d02:	ed93 6b00 	vldr	d6, [r3]
 8005d06:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005d08:	2b00      	cmp	r3, #0
 8005d0a:	da03      	bge.n	8005d14 <_dtoa_r+0x3e4>
 8005d0c:	f1ba 0f00 	cmp.w	sl, #0
 8005d10:	f340 80d2 	ble.w	8005eb8 <_dtoa_r+0x588>
 8005d14:	eeb2 4b04 	vmov.f64	d4, #36	@ 0x41200000  10.0
 8005d18:	ed9d 7b02 	vldr	d7, [sp, #8]
 8005d1c:	463e      	mov	r6, r7
 8005d1e:	ee87 5b06 	vdiv.f64	d5, d7, d6
 8005d22:	eebd 5bc5 	vcvt.s32.f64	s10, d5
 8005d26:	ee15 3a10 	vmov	r3, s10
 8005d2a:	3330      	adds	r3, #48	@ 0x30
 8005d2c:	f806 3b01 	strb.w	r3, [r6], #1
 8005d30:	1bf3      	subs	r3, r6, r7
 8005d32:	459a      	cmp	sl, r3
 8005d34:	eeb8 3bc5 	vcvt.f64.s32	d3, s10
 8005d38:	eea3 7b46 	vfms.f64	d7, d3, d6
 8005d3c:	f040 80f8 	bne.w	8005f30 <_dtoa_r+0x600>
 8005d40:	ee37 7b07 	vadd.f64	d7, d7, d7
 8005d44:	eeb4 7bc6 	vcmpe.f64	d7, d6
 8005d48:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005d4c:	f300 80dd 	bgt.w	8005f0a <_dtoa_r+0x5da>
 8005d50:	eeb4 7b46 	vcmp.f64	d7, d6
 8005d54:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005d58:	d104      	bne.n	8005d64 <_dtoa_r+0x434>
 8005d5a:	ee15 3a10 	vmov	r3, s10
 8005d5e:	07db      	lsls	r3, r3, #31
 8005d60:	f100 80d3 	bmi.w	8005f0a <_dtoa_r+0x5da>
 8005d64:	9901      	ldr	r1, [sp, #4]
 8005d66:	4648      	mov	r0, r9
 8005d68:	f000 fc78 	bl	800665c <_Bfree>
 8005d6c:	2300      	movs	r3, #0
 8005d6e:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 8005d70:	7033      	strb	r3, [r6, #0]
 8005d72:	f108 0301 	add.w	r3, r8, #1
 8005d76:	6013      	str	r3, [r2, #0]
 8005d78:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 8005d7a:	2b00      	cmp	r3, #0
 8005d7c:	f000 8304 	beq.w	8006388 <_dtoa_r+0xa58>
 8005d80:	601e      	str	r6, [r3, #0]
 8005d82:	e301      	b.n	8006388 <_dtoa_r+0xa58>
 8005d84:	2202      	movs	r2, #2
 8005d86:	e75e      	b.n	8005c46 <_dtoa_r+0x316>
 8005d88:	07cc      	lsls	r4, r1, #31
 8005d8a:	d504      	bpl.n	8005d96 <_dtoa_r+0x466>
 8005d8c:	ed90 6b00 	vldr	d6, [r0]
 8005d90:	3201      	adds	r2, #1
 8005d92:	ee27 7b06 	vmul.f64	d7, d7, d6
 8005d96:	1049      	asrs	r1, r1, #1
 8005d98:	3008      	adds	r0, #8
 8005d9a:	e755      	b.n	8005c48 <_dtoa_r+0x318>
 8005d9c:	d022      	beq.n	8005de4 <_dtoa_r+0x4b4>
 8005d9e:	f1c8 0100 	rsb	r1, r8, #0
 8005da2:	4a68      	ldr	r2, [pc, #416]	@ (8005f44 <_dtoa_r+0x614>)
 8005da4:	f001 000f 	and.w	r0, r1, #15
 8005da8:	eb02 02c0 	add.w	r2, r2, r0, lsl #3
 8005dac:	ed92 7b00 	vldr	d7, [r2]
 8005db0:	ee28 7b07 	vmul.f64	d7, d8, d7
 8005db4:	ed8d 7b02 	vstr	d7, [sp, #8]
 8005db8:	4863      	ldr	r0, [pc, #396]	@ (8005f48 <_dtoa_r+0x618>)
 8005dba:	1109      	asrs	r1, r1, #4
 8005dbc:	2400      	movs	r4, #0
 8005dbe:	2202      	movs	r2, #2
 8005dc0:	b929      	cbnz	r1, 8005dce <_dtoa_r+0x49e>
 8005dc2:	2c00      	cmp	r4, #0
 8005dc4:	f43f af49 	beq.w	8005c5a <_dtoa_r+0x32a>
 8005dc8:	ed8d 7b02 	vstr	d7, [sp, #8]
 8005dcc:	e745      	b.n	8005c5a <_dtoa_r+0x32a>
 8005dce:	07ce      	lsls	r6, r1, #31
 8005dd0:	d505      	bpl.n	8005dde <_dtoa_r+0x4ae>
 8005dd2:	ed90 6b00 	vldr	d6, [r0]
 8005dd6:	3201      	adds	r2, #1
 8005dd8:	2401      	movs	r4, #1
 8005dda:	ee27 7b06 	vmul.f64	d7, d7, d6
 8005dde:	1049      	asrs	r1, r1, #1
 8005de0:	3008      	adds	r0, #8
 8005de2:	e7ed      	b.n	8005dc0 <_dtoa_r+0x490>
 8005de4:	2202      	movs	r2, #2
 8005de6:	e738      	b.n	8005c5a <_dtoa_r+0x32a>
 8005de8:	f8cd 8010 	str.w	r8, [sp, #16]
 8005dec:	4654      	mov	r4, sl
 8005dee:	e754      	b.n	8005c9a <_dtoa_r+0x36a>
 8005df0:	4a54      	ldr	r2, [pc, #336]	@ (8005f44 <_dtoa_r+0x614>)
 8005df2:	eb02 02c4 	add.w	r2, r2, r4, lsl #3
 8005df6:	ed12 4b02 	vldr	d4, [r2, #-8]
 8005dfa:	9a08      	ldr	r2, [sp, #32]
 8005dfc:	ec41 0b17 	vmov	d7, r0, r1
 8005e00:	443c      	add	r4, r7
 8005e02:	b34a      	cbz	r2, 8005e58 <_dtoa_r+0x528>
 8005e04:	eeb6 3b00 	vmov.f64	d3, #96	@ 0x3f000000  0.5
 8005e08:	eeb7 2b00 	vmov.f64	d2, #112	@ 0x3f800000  1.0
 8005e0c:	463e      	mov	r6, r7
 8005e0e:	ee83 5b04 	vdiv.f64	d5, d3, d4
 8005e12:	eeb2 3b04 	vmov.f64	d3, #36	@ 0x41200000  10.0
 8005e16:	ee35 7b47 	vsub.f64	d7, d5, d7
 8005e1a:	eefd 4bc6 	vcvt.s32.f64	s9, d6
 8005e1e:	ee14 2a90 	vmov	r2, s9
 8005e22:	eeb8 5be4 	vcvt.f64.s32	d5, s9
 8005e26:	3230      	adds	r2, #48	@ 0x30
 8005e28:	ee36 6b45 	vsub.f64	d6, d6, d5
 8005e2c:	eeb4 6bc7 	vcmpe.f64	d6, d7
 8005e30:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005e34:	f806 2b01 	strb.w	r2, [r6], #1
 8005e38:	d438      	bmi.n	8005eac <_dtoa_r+0x57c>
 8005e3a:	ee32 5b46 	vsub.f64	d5, d2, d6
 8005e3e:	eeb4 5bc7 	vcmpe.f64	d5, d7
 8005e42:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005e46:	d462      	bmi.n	8005f0e <_dtoa_r+0x5de>
 8005e48:	42a6      	cmp	r6, r4
 8005e4a:	f43f af4d 	beq.w	8005ce8 <_dtoa_r+0x3b8>
 8005e4e:	ee27 7b03 	vmul.f64	d7, d7, d3
 8005e52:	ee26 6b03 	vmul.f64	d6, d6, d3
 8005e56:	e7e0      	b.n	8005e1a <_dtoa_r+0x4ea>
 8005e58:	4621      	mov	r1, r4
 8005e5a:	463e      	mov	r6, r7
 8005e5c:	ee27 7b04 	vmul.f64	d7, d7, d4
 8005e60:	eeb2 3b04 	vmov.f64	d3, #36	@ 0x41200000  10.0
 8005e64:	eefd 4bc6 	vcvt.s32.f64	s9, d6
 8005e68:	ee14 2a90 	vmov	r2, s9
 8005e6c:	3230      	adds	r2, #48	@ 0x30
 8005e6e:	f806 2b01 	strb.w	r2, [r6], #1
 8005e72:	42a6      	cmp	r6, r4
 8005e74:	eeb8 5be4 	vcvt.f64.s32	d5, s9
 8005e78:	ee36 6b45 	vsub.f64	d6, d6, d5
 8005e7c:	d119      	bne.n	8005eb2 <_dtoa_r+0x582>
 8005e7e:	eeb6 5b00 	vmov.f64	d5, #96	@ 0x3f000000  0.5
 8005e82:	ee37 4b05 	vadd.f64	d4, d7, d5
 8005e86:	eeb4 6bc4 	vcmpe.f64	d6, d4
 8005e8a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005e8e:	dc3e      	bgt.n	8005f0e <_dtoa_r+0x5de>
 8005e90:	ee35 5b47 	vsub.f64	d5, d5, d7
 8005e94:	eeb4 6bc5 	vcmpe.f64	d6, d5
 8005e98:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005e9c:	f57f af24 	bpl.w	8005ce8 <_dtoa_r+0x3b8>
 8005ea0:	460e      	mov	r6, r1
 8005ea2:	3901      	subs	r1, #1
 8005ea4:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 8005ea8:	2b30      	cmp	r3, #48	@ 0x30
 8005eaa:	d0f9      	beq.n	8005ea0 <_dtoa_r+0x570>
 8005eac:	f8dd 8010 	ldr.w	r8, [sp, #16]
 8005eb0:	e758      	b.n	8005d64 <_dtoa_r+0x434>
 8005eb2:	ee26 6b03 	vmul.f64	d6, d6, d3
 8005eb6:	e7d5      	b.n	8005e64 <_dtoa_r+0x534>
 8005eb8:	d10b      	bne.n	8005ed2 <_dtoa_r+0x5a2>
 8005eba:	eeb1 7b04 	vmov.f64	d7, #20	@ 0x40a00000  5.0
 8005ebe:	ee26 6b07 	vmul.f64	d6, d6, d7
 8005ec2:	ed9d 7b02 	vldr	d7, [sp, #8]
 8005ec6:	eeb4 6bc7 	vcmpe.f64	d6, d7
 8005eca:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005ece:	f2c0 8161 	blt.w	8006194 <_dtoa_r+0x864>
 8005ed2:	2400      	movs	r4, #0
 8005ed4:	4625      	mov	r5, r4
 8005ed6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005ed8:	43db      	mvns	r3, r3
 8005eda:	9304      	str	r3, [sp, #16]
 8005edc:	463e      	mov	r6, r7
 8005ede:	f04f 0800 	mov.w	r8, #0
 8005ee2:	4621      	mov	r1, r4
 8005ee4:	4648      	mov	r0, r9
 8005ee6:	f000 fbb9 	bl	800665c <_Bfree>
 8005eea:	2d00      	cmp	r5, #0
 8005eec:	d0de      	beq.n	8005eac <_dtoa_r+0x57c>
 8005eee:	f1b8 0f00 	cmp.w	r8, #0
 8005ef2:	d005      	beq.n	8005f00 <_dtoa_r+0x5d0>
 8005ef4:	45a8      	cmp	r8, r5
 8005ef6:	d003      	beq.n	8005f00 <_dtoa_r+0x5d0>
 8005ef8:	4641      	mov	r1, r8
 8005efa:	4648      	mov	r0, r9
 8005efc:	f000 fbae 	bl	800665c <_Bfree>
 8005f00:	4629      	mov	r1, r5
 8005f02:	4648      	mov	r0, r9
 8005f04:	f000 fbaa 	bl	800665c <_Bfree>
 8005f08:	e7d0      	b.n	8005eac <_dtoa_r+0x57c>
 8005f0a:	f8cd 8010 	str.w	r8, [sp, #16]
 8005f0e:	4633      	mov	r3, r6
 8005f10:	461e      	mov	r6, r3
 8005f12:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8005f16:	2a39      	cmp	r2, #57	@ 0x39
 8005f18:	d106      	bne.n	8005f28 <_dtoa_r+0x5f8>
 8005f1a:	429f      	cmp	r7, r3
 8005f1c:	d1f8      	bne.n	8005f10 <_dtoa_r+0x5e0>
 8005f1e:	9a04      	ldr	r2, [sp, #16]
 8005f20:	3201      	adds	r2, #1
 8005f22:	9204      	str	r2, [sp, #16]
 8005f24:	2230      	movs	r2, #48	@ 0x30
 8005f26:	703a      	strb	r2, [r7, #0]
 8005f28:	781a      	ldrb	r2, [r3, #0]
 8005f2a:	3201      	adds	r2, #1
 8005f2c:	701a      	strb	r2, [r3, #0]
 8005f2e:	e7bd      	b.n	8005eac <_dtoa_r+0x57c>
 8005f30:	ee27 7b04 	vmul.f64	d7, d7, d4
 8005f34:	eeb5 7b40 	vcmp.f64	d7, #0.0
 8005f38:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005f3c:	f47f aeef 	bne.w	8005d1e <_dtoa_r+0x3ee>
 8005f40:	e710      	b.n	8005d64 <_dtoa_r+0x434>
 8005f42:	bf00      	nop
 8005f44:	080079c8 	.word	0x080079c8
 8005f48:	080079a0 	.word	0x080079a0
 8005f4c:	9908      	ldr	r1, [sp, #32]
 8005f4e:	2900      	cmp	r1, #0
 8005f50:	f000 80e3 	beq.w	800611a <_dtoa_r+0x7ea>
 8005f54:	9907      	ldr	r1, [sp, #28]
 8005f56:	2901      	cmp	r1, #1
 8005f58:	f300 80c8 	bgt.w	80060ec <_dtoa_r+0x7bc>
 8005f5c:	2d00      	cmp	r5, #0
 8005f5e:	f000 80c1 	beq.w	80060e4 <_dtoa_r+0x7b4>
 8005f62:	f202 4233 	addw	r2, r2, #1075	@ 0x433
 8005f66:	9e05      	ldr	r6, [sp, #20]
 8005f68:	461c      	mov	r4, r3
 8005f6a:	9304      	str	r3, [sp, #16]
 8005f6c:	9b05      	ldr	r3, [sp, #20]
 8005f6e:	4413      	add	r3, r2
 8005f70:	9305      	str	r3, [sp, #20]
 8005f72:	9b06      	ldr	r3, [sp, #24]
 8005f74:	2101      	movs	r1, #1
 8005f76:	4413      	add	r3, r2
 8005f78:	4648      	mov	r0, r9
 8005f7a:	9306      	str	r3, [sp, #24]
 8005f7c:	f000 fc22 	bl	80067c4 <__i2b>
 8005f80:	9b04      	ldr	r3, [sp, #16]
 8005f82:	4605      	mov	r5, r0
 8005f84:	b166      	cbz	r6, 8005fa0 <_dtoa_r+0x670>
 8005f86:	9a06      	ldr	r2, [sp, #24]
 8005f88:	2a00      	cmp	r2, #0
 8005f8a:	dd09      	ble.n	8005fa0 <_dtoa_r+0x670>
 8005f8c:	42b2      	cmp	r2, r6
 8005f8e:	9905      	ldr	r1, [sp, #20]
 8005f90:	bfa8      	it	ge
 8005f92:	4632      	movge	r2, r6
 8005f94:	1a89      	subs	r1, r1, r2
 8005f96:	9105      	str	r1, [sp, #20]
 8005f98:	9906      	ldr	r1, [sp, #24]
 8005f9a:	1ab6      	subs	r6, r6, r2
 8005f9c:	1a8a      	subs	r2, r1, r2
 8005f9e:	9206      	str	r2, [sp, #24]
 8005fa0:	b1fb      	cbz	r3, 8005fe2 <_dtoa_r+0x6b2>
 8005fa2:	9a08      	ldr	r2, [sp, #32]
 8005fa4:	2a00      	cmp	r2, #0
 8005fa6:	f000 80bc 	beq.w	8006122 <_dtoa_r+0x7f2>
 8005faa:	b19c      	cbz	r4, 8005fd4 <_dtoa_r+0x6a4>
 8005fac:	4629      	mov	r1, r5
 8005fae:	4622      	mov	r2, r4
 8005fb0:	4648      	mov	r0, r9
 8005fb2:	930b      	str	r3, [sp, #44]	@ 0x2c
 8005fb4:	f000 fcc6 	bl	8006944 <__pow5mult>
 8005fb8:	9a01      	ldr	r2, [sp, #4]
 8005fba:	4601      	mov	r1, r0
 8005fbc:	4605      	mov	r5, r0
 8005fbe:	4648      	mov	r0, r9
 8005fc0:	f000 fc16 	bl	80067f0 <__multiply>
 8005fc4:	9901      	ldr	r1, [sp, #4]
 8005fc6:	9004      	str	r0, [sp, #16]
 8005fc8:	4648      	mov	r0, r9
 8005fca:	f000 fb47 	bl	800665c <_Bfree>
 8005fce:	9a04      	ldr	r2, [sp, #16]
 8005fd0:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8005fd2:	9201      	str	r2, [sp, #4]
 8005fd4:	1b1a      	subs	r2, r3, r4
 8005fd6:	d004      	beq.n	8005fe2 <_dtoa_r+0x6b2>
 8005fd8:	9901      	ldr	r1, [sp, #4]
 8005fda:	4648      	mov	r0, r9
 8005fdc:	f000 fcb2 	bl	8006944 <__pow5mult>
 8005fe0:	9001      	str	r0, [sp, #4]
 8005fe2:	2101      	movs	r1, #1
 8005fe4:	4648      	mov	r0, r9
 8005fe6:	f000 fbed 	bl	80067c4 <__i2b>
 8005fea:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8005fec:	4604      	mov	r4, r0
 8005fee:	2b00      	cmp	r3, #0
 8005ff0:	f000 81d0 	beq.w	8006394 <_dtoa_r+0xa64>
 8005ff4:	461a      	mov	r2, r3
 8005ff6:	4601      	mov	r1, r0
 8005ff8:	4648      	mov	r0, r9
 8005ffa:	f000 fca3 	bl	8006944 <__pow5mult>
 8005ffe:	9b07      	ldr	r3, [sp, #28]
 8006000:	2b01      	cmp	r3, #1
 8006002:	4604      	mov	r4, r0
 8006004:	f300 8095 	bgt.w	8006132 <_dtoa_r+0x802>
 8006008:	9b02      	ldr	r3, [sp, #8]
 800600a:	2b00      	cmp	r3, #0
 800600c:	f040 808b 	bne.w	8006126 <_dtoa_r+0x7f6>
 8006010:	9b03      	ldr	r3, [sp, #12]
 8006012:	f3c3 0213 	ubfx	r2, r3, #0, #20
 8006016:	2a00      	cmp	r2, #0
 8006018:	f040 8087 	bne.w	800612a <_dtoa_r+0x7fa>
 800601c:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 8006020:	0d12      	lsrs	r2, r2, #20
 8006022:	0512      	lsls	r2, r2, #20
 8006024:	2a00      	cmp	r2, #0
 8006026:	f000 8082 	beq.w	800612e <_dtoa_r+0x7fe>
 800602a:	9b05      	ldr	r3, [sp, #20]
 800602c:	3301      	adds	r3, #1
 800602e:	9305      	str	r3, [sp, #20]
 8006030:	9b06      	ldr	r3, [sp, #24]
 8006032:	3301      	adds	r3, #1
 8006034:	9306      	str	r3, [sp, #24]
 8006036:	2301      	movs	r3, #1
 8006038:	930b      	str	r3, [sp, #44]	@ 0x2c
 800603a:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800603c:	2b00      	cmp	r3, #0
 800603e:	f000 81af 	beq.w	80063a0 <_dtoa_r+0xa70>
 8006042:	6922      	ldr	r2, [r4, #16]
 8006044:	eb04 0282 	add.w	r2, r4, r2, lsl #2
 8006048:	6910      	ldr	r0, [r2, #16]
 800604a:	f000 fb6f 	bl	800672c <__hi0bits>
 800604e:	f1c0 0020 	rsb	r0, r0, #32
 8006052:	9b06      	ldr	r3, [sp, #24]
 8006054:	4418      	add	r0, r3
 8006056:	f010 001f 	ands.w	r0, r0, #31
 800605a:	d076      	beq.n	800614a <_dtoa_r+0x81a>
 800605c:	f1c0 0220 	rsb	r2, r0, #32
 8006060:	2a04      	cmp	r2, #4
 8006062:	dd69      	ble.n	8006138 <_dtoa_r+0x808>
 8006064:	9b05      	ldr	r3, [sp, #20]
 8006066:	f1c0 001c 	rsb	r0, r0, #28
 800606a:	4403      	add	r3, r0
 800606c:	9305      	str	r3, [sp, #20]
 800606e:	9b06      	ldr	r3, [sp, #24]
 8006070:	4406      	add	r6, r0
 8006072:	4403      	add	r3, r0
 8006074:	9306      	str	r3, [sp, #24]
 8006076:	9b05      	ldr	r3, [sp, #20]
 8006078:	2b00      	cmp	r3, #0
 800607a:	dd05      	ble.n	8006088 <_dtoa_r+0x758>
 800607c:	9901      	ldr	r1, [sp, #4]
 800607e:	461a      	mov	r2, r3
 8006080:	4648      	mov	r0, r9
 8006082:	f000 fcb9 	bl	80069f8 <__lshift>
 8006086:	9001      	str	r0, [sp, #4]
 8006088:	9b06      	ldr	r3, [sp, #24]
 800608a:	2b00      	cmp	r3, #0
 800608c:	dd05      	ble.n	800609a <_dtoa_r+0x76a>
 800608e:	4621      	mov	r1, r4
 8006090:	461a      	mov	r2, r3
 8006092:	4648      	mov	r0, r9
 8006094:	f000 fcb0 	bl	80069f8 <__lshift>
 8006098:	4604      	mov	r4, r0
 800609a:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800609c:	2b00      	cmp	r3, #0
 800609e:	d056      	beq.n	800614e <_dtoa_r+0x81e>
 80060a0:	9801      	ldr	r0, [sp, #4]
 80060a2:	4621      	mov	r1, r4
 80060a4:	f000 fd14 	bl	8006ad0 <__mcmp>
 80060a8:	2800      	cmp	r0, #0
 80060aa:	da50      	bge.n	800614e <_dtoa_r+0x81e>
 80060ac:	f108 33ff 	add.w	r3, r8, #4294967295
 80060b0:	9304      	str	r3, [sp, #16]
 80060b2:	9901      	ldr	r1, [sp, #4]
 80060b4:	2300      	movs	r3, #0
 80060b6:	220a      	movs	r2, #10
 80060b8:	4648      	mov	r0, r9
 80060ba:	f000 faf1 	bl	80066a0 <__multadd>
 80060be:	9b08      	ldr	r3, [sp, #32]
 80060c0:	9001      	str	r0, [sp, #4]
 80060c2:	2b00      	cmp	r3, #0
 80060c4:	f000 816e 	beq.w	80063a4 <_dtoa_r+0xa74>
 80060c8:	4629      	mov	r1, r5
 80060ca:	2300      	movs	r3, #0
 80060cc:	220a      	movs	r2, #10
 80060ce:	4648      	mov	r0, r9
 80060d0:	f000 fae6 	bl	80066a0 <__multadd>
 80060d4:	f1bb 0f00 	cmp.w	fp, #0
 80060d8:	4605      	mov	r5, r0
 80060da:	dc64      	bgt.n	80061a6 <_dtoa_r+0x876>
 80060dc:	9b07      	ldr	r3, [sp, #28]
 80060de:	2b02      	cmp	r3, #2
 80060e0:	dc3e      	bgt.n	8006160 <_dtoa_r+0x830>
 80060e2:	e060      	b.n	80061a6 <_dtoa_r+0x876>
 80060e4:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 80060e6:	f1c2 0236 	rsb	r2, r2, #54	@ 0x36
 80060ea:	e73c      	b.n	8005f66 <_dtoa_r+0x636>
 80060ec:	f10a 34ff 	add.w	r4, sl, #4294967295
 80060f0:	42a3      	cmp	r3, r4
 80060f2:	bfbf      	itttt	lt
 80060f4:	1ae2      	sublt	r2, r4, r3
 80060f6:	9b0a      	ldrlt	r3, [sp, #40]	@ 0x28
 80060f8:	189b      	addlt	r3, r3, r2
 80060fa:	930a      	strlt	r3, [sp, #40]	@ 0x28
 80060fc:	bfae      	itee	ge
 80060fe:	1b1c      	subge	r4, r3, r4
 8006100:	4623      	movlt	r3, r4
 8006102:	2400      	movlt	r4, #0
 8006104:	f1ba 0f00 	cmp.w	sl, #0
 8006108:	bfb5      	itete	lt
 800610a:	9a05      	ldrlt	r2, [sp, #20]
 800610c:	9e05      	ldrge	r6, [sp, #20]
 800610e:	eba2 060a 	sublt.w	r6, r2, sl
 8006112:	4652      	movge	r2, sl
 8006114:	bfb8      	it	lt
 8006116:	2200      	movlt	r2, #0
 8006118:	e727      	b.n	8005f6a <_dtoa_r+0x63a>
 800611a:	9e05      	ldr	r6, [sp, #20]
 800611c:	9d08      	ldr	r5, [sp, #32]
 800611e:	461c      	mov	r4, r3
 8006120:	e730      	b.n	8005f84 <_dtoa_r+0x654>
 8006122:	461a      	mov	r2, r3
 8006124:	e758      	b.n	8005fd8 <_dtoa_r+0x6a8>
 8006126:	2300      	movs	r3, #0
 8006128:	e786      	b.n	8006038 <_dtoa_r+0x708>
 800612a:	9b02      	ldr	r3, [sp, #8]
 800612c:	e784      	b.n	8006038 <_dtoa_r+0x708>
 800612e:	920b      	str	r2, [sp, #44]	@ 0x2c
 8006130:	e783      	b.n	800603a <_dtoa_r+0x70a>
 8006132:	2300      	movs	r3, #0
 8006134:	930b      	str	r3, [sp, #44]	@ 0x2c
 8006136:	e784      	b.n	8006042 <_dtoa_r+0x712>
 8006138:	d09d      	beq.n	8006076 <_dtoa_r+0x746>
 800613a:	9b05      	ldr	r3, [sp, #20]
 800613c:	321c      	adds	r2, #28
 800613e:	4413      	add	r3, r2
 8006140:	9305      	str	r3, [sp, #20]
 8006142:	9b06      	ldr	r3, [sp, #24]
 8006144:	4416      	add	r6, r2
 8006146:	4413      	add	r3, r2
 8006148:	e794      	b.n	8006074 <_dtoa_r+0x744>
 800614a:	4602      	mov	r2, r0
 800614c:	e7f5      	b.n	800613a <_dtoa_r+0x80a>
 800614e:	f1ba 0f00 	cmp.w	sl, #0
 8006152:	f8cd 8010 	str.w	r8, [sp, #16]
 8006156:	46d3      	mov	fp, sl
 8006158:	dc21      	bgt.n	800619e <_dtoa_r+0x86e>
 800615a:	9b07      	ldr	r3, [sp, #28]
 800615c:	2b02      	cmp	r3, #2
 800615e:	dd1e      	ble.n	800619e <_dtoa_r+0x86e>
 8006160:	f1bb 0f00 	cmp.w	fp, #0
 8006164:	f47f aeb7 	bne.w	8005ed6 <_dtoa_r+0x5a6>
 8006168:	4621      	mov	r1, r4
 800616a:	465b      	mov	r3, fp
 800616c:	2205      	movs	r2, #5
 800616e:	4648      	mov	r0, r9
 8006170:	f000 fa96 	bl	80066a0 <__multadd>
 8006174:	4601      	mov	r1, r0
 8006176:	4604      	mov	r4, r0
 8006178:	9801      	ldr	r0, [sp, #4]
 800617a:	f000 fca9 	bl	8006ad0 <__mcmp>
 800617e:	2800      	cmp	r0, #0
 8006180:	f77f aea9 	ble.w	8005ed6 <_dtoa_r+0x5a6>
 8006184:	463e      	mov	r6, r7
 8006186:	2331      	movs	r3, #49	@ 0x31
 8006188:	f806 3b01 	strb.w	r3, [r6], #1
 800618c:	9b04      	ldr	r3, [sp, #16]
 800618e:	3301      	adds	r3, #1
 8006190:	9304      	str	r3, [sp, #16]
 8006192:	e6a4      	b.n	8005ede <_dtoa_r+0x5ae>
 8006194:	f8cd 8010 	str.w	r8, [sp, #16]
 8006198:	4654      	mov	r4, sl
 800619a:	4625      	mov	r5, r4
 800619c:	e7f2      	b.n	8006184 <_dtoa_r+0x854>
 800619e:	9b08      	ldr	r3, [sp, #32]
 80061a0:	2b00      	cmp	r3, #0
 80061a2:	f000 8103 	beq.w	80063ac <_dtoa_r+0xa7c>
 80061a6:	2e00      	cmp	r6, #0
 80061a8:	dd05      	ble.n	80061b6 <_dtoa_r+0x886>
 80061aa:	4629      	mov	r1, r5
 80061ac:	4632      	mov	r2, r6
 80061ae:	4648      	mov	r0, r9
 80061b0:	f000 fc22 	bl	80069f8 <__lshift>
 80061b4:	4605      	mov	r5, r0
 80061b6:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80061b8:	2b00      	cmp	r3, #0
 80061ba:	d058      	beq.n	800626e <_dtoa_r+0x93e>
 80061bc:	6869      	ldr	r1, [r5, #4]
 80061be:	4648      	mov	r0, r9
 80061c0:	f000 fa0c 	bl	80065dc <_Balloc>
 80061c4:	4606      	mov	r6, r0
 80061c6:	b928      	cbnz	r0, 80061d4 <_dtoa_r+0x8a4>
 80061c8:	4b82      	ldr	r3, [pc, #520]	@ (80063d4 <_dtoa_r+0xaa4>)
 80061ca:	4602      	mov	r2, r0
 80061cc:	f240 21ef 	movw	r1, #751	@ 0x2ef
 80061d0:	f7ff bbc7 	b.w	8005962 <_dtoa_r+0x32>
 80061d4:	692a      	ldr	r2, [r5, #16]
 80061d6:	3202      	adds	r2, #2
 80061d8:	0092      	lsls	r2, r2, #2
 80061da:	f105 010c 	add.w	r1, r5, #12
 80061de:	300c      	adds	r0, #12
 80061e0:	f000 ffac 	bl	800713c <memcpy>
 80061e4:	2201      	movs	r2, #1
 80061e6:	4631      	mov	r1, r6
 80061e8:	4648      	mov	r0, r9
 80061ea:	f000 fc05 	bl	80069f8 <__lshift>
 80061ee:	1c7b      	adds	r3, r7, #1
 80061f0:	9305      	str	r3, [sp, #20]
 80061f2:	eb07 030b 	add.w	r3, r7, fp
 80061f6:	9309      	str	r3, [sp, #36]	@ 0x24
 80061f8:	9b02      	ldr	r3, [sp, #8]
 80061fa:	f003 0301 	and.w	r3, r3, #1
 80061fe:	46a8      	mov	r8, r5
 8006200:	9308      	str	r3, [sp, #32]
 8006202:	4605      	mov	r5, r0
 8006204:	9b05      	ldr	r3, [sp, #20]
 8006206:	9801      	ldr	r0, [sp, #4]
 8006208:	4621      	mov	r1, r4
 800620a:	f103 3bff 	add.w	fp, r3, #4294967295
 800620e:	f7ff fb04 	bl	800581a <quorem>
 8006212:	4641      	mov	r1, r8
 8006214:	9002      	str	r0, [sp, #8]
 8006216:	f100 0a30 	add.w	sl, r0, #48	@ 0x30
 800621a:	9801      	ldr	r0, [sp, #4]
 800621c:	f000 fc58 	bl	8006ad0 <__mcmp>
 8006220:	462a      	mov	r2, r5
 8006222:	9006      	str	r0, [sp, #24]
 8006224:	4621      	mov	r1, r4
 8006226:	4648      	mov	r0, r9
 8006228:	f000 fc6e 	bl	8006b08 <__mdiff>
 800622c:	68c2      	ldr	r2, [r0, #12]
 800622e:	4606      	mov	r6, r0
 8006230:	b9fa      	cbnz	r2, 8006272 <_dtoa_r+0x942>
 8006232:	4601      	mov	r1, r0
 8006234:	9801      	ldr	r0, [sp, #4]
 8006236:	f000 fc4b 	bl	8006ad0 <__mcmp>
 800623a:	4602      	mov	r2, r0
 800623c:	4631      	mov	r1, r6
 800623e:	4648      	mov	r0, r9
 8006240:	920a      	str	r2, [sp, #40]	@ 0x28
 8006242:	f000 fa0b 	bl	800665c <_Bfree>
 8006246:	9b07      	ldr	r3, [sp, #28]
 8006248:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800624a:	9e05      	ldr	r6, [sp, #20]
 800624c:	ea43 0102 	orr.w	r1, r3, r2
 8006250:	9b08      	ldr	r3, [sp, #32]
 8006252:	4319      	orrs	r1, r3
 8006254:	d10f      	bne.n	8006276 <_dtoa_r+0x946>
 8006256:	f1ba 0f39 	cmp.w	sl, #57	@ 0x39
 800625a:	d028      	beq.n	80062ae <_dtoa_r+0x97e>
 800625c:	9b06      	ldr	r3, [sp, #24]
 800625e:	2b00      	cmp	r3, #0
 8006260:	dd02      	ble.n	8006268 <_dtoa_r+0x938>
 8006262:	9b02      	ldr	r3, [sp, #8]
 8006264:	f103 0a31 	add.w	sl, r3, #49	@ 0x31
 8006268:	f88b a000 	strb.w	sl, [fp]
 800626c:	e639      	b.n	8005ee2 <_dtoa_r+0x5b2>
 800626e:	4628      	mov	r0, r5
 8006270:	e7bd      	b.n	80061ee <_dtoa_r+0x8be>
 8006272:	2201      	movs	r2, #1
 8006274:	e7e2      	b.n	800623c <_dtoa_r+0x90c>
 8006276:	9b06      	ldr	r3, [sp, #24]
 8006278:	2b00      	cmp	r3, #0
 800627a:	db04      	blt.n	8006286 <_dtoa_r+0x956>
 800627c:	9907      	ldr	r1, [sp, #28]
 800627e:	430b      	orrs	r3, r1
 8006280:	9908      	ldr	r1, [sp, #32]
 8006282:	430b      	orrs	r3, r1
 8006284:	d120      	bne.n	80062c8 <_dtoa_r+0x998>
 8006286:	2a00      	cmp	r2, #0
 8006288:	ddee      	ble.n	8006268 <_dtoa_r+0x938>
 800628a:	9901      	ldr	r1, [sp, #4]
 800628c:	2201      	movs	r2, #1
 800628e:	4648      	mov	r0, r9
 8006290:	f000 fbb2 	bl	80069f8 <__lshift>
 8006294:	4621      	mov	r1, r4
 8006296:	9001      	str	r0, [sp, #4]
 8006298:	f000 fc1a 	bl	8006ad0 <__mcmp>
 800629c:	2800      	cmp	r0, #0
 800629e:	dc03      	bgt.n	80062a8 <_dtoa_r+0x978>
 80062a0:	d1e2      	bne.n	8006268 <_dtoa_r+0x938>
 80062a2:	f01a 0f01 	tst.w	sl, #1
 80062a6:	d0df      	beq.n	8006268 <_dtoa_r+0x938>
 80062a8:	f1ba 0f39 	cmp.w	sl, #57	@ 0x39
 80062ac:	d1d9      	bne.n	8006262 <_dtoa_r+0x932>
 80062ae:	2339      	movs	r3, #57	@ 0x39
 80062b0:	f88b 3000 	strb.w	r3, [fp]
 80062b4:	4633      	mov	r3, r6
 80062b6:	461e      	mov	r6, r3
 80062b8:	3b01      	subs	r3, #1
 80062ba:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 80062be:	2a39      	cmp	r2, #57	@ 0x39
 80062c0:	d053      	beq.n	800636a <_dtoa_r+0xa3a>
 80062c2:	3201      	adds	r2, #1
 80062c4:	701a      	strb	r2, [r3, #0]
 80062c6:	e60c      	b.n	8005ee2 <_dtoa_r+0x5b2>
 80062c8:	2a00      	cmp	r2, #0
 80062ca:	dd07      	ble.n	80062dc <_dtoa_r+0x9ac>
 80062cc:	f1ba 0f39 	cmp.w	sl, #57	@ 0x39
 80062d0:	d0ed      	beq.n	80062ae <_dtoa_r+0x97e>
 80062d2:	f10a 0301 	add.w	r3, sl, #1
 80062d6:	f88b 3000 	strb.w	r3, [fp]
 80062da:	e602      	b.n	8005ee2 <_dtoa_r+0x5b2>
 80062dc:	9b05      	ldr	r3, [sp, #20]
 80062de:	9a05      	ldr	r2, [sp, #20]
 80062e0:	f803 ac01 	strb.w	sl, [r3, #-1]
 80062e4:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80062e6:	4293      	cmp	r3, r2
 80062e8:	d029      	beq.n	800633e <_dtoa_r+0xa0e>
 80062ea:	9901      	ldr	r1, [sp, #4]
 80062ec:	2300      	movs	r3, #0
 80062ee:	220a      	movs	r2, #10
 80062f0:	4648      	mov	r0, r9
 80062f2:	f000 f9d5 	bl	80066a0 <__multadd>
 80062f6:	45a8      	cmp	r8, r5
 80062f8:	9001      	str	r0, [sp, #4]
 80062fa:	f04f 0300 	mov.w	r3, #0
 80062fe:	f04f 020a 	mov.w	r2, #10
 8006302:	4641      	mov	r1, r8
 8006304:	4648      	mov	r0, r9
 8006306:	d107      	bne.n	8006318 <_dtoa_r+0x9e8>
 8006308:	f000 f9ca 	bl	80066a0 <__multadd>
 800630c:	4680      	mov	r8, r0
 800630e:	4605      	mov	r5, r0
 8006310:	9b05      	ldr	r3, [sp, #20]
 8006312:	3301      	adds	r3, #1
 8006314:	9305      	str	r3, [sp, #20]
 8006316:	e775      	b.n	8006204 <_dtoa_r+0x8d4>
 8006318:	f000 f9c2 	bl	80066a0 <__multadd>
 800631c:	4629      	mov	r1, r5
 800631e:	4680      	mov	r8, r0
 8006320:	2300      	movs	r3, #0
 8006322:	220a      	movs	r2, #10
 8006324:	4648      	mov	r0, r9
 8006326:	f000 f9bb 	bl	80066a0 <__multadd>
 800632a:	4605      	mov	r5, r0
 800632c:	e7f0      	b.n	8006310 <_dtoa_r+0x9e0>
 800632e:	f1bb 0f00 	cmp.w	fp, #0
 8006332:	bfcc      	ite	gt
 8006334:	465e      	movgt	r6, fp
 8006336:	2601      	movle	r6, #1
 8006338:	443e      	add	r6, r7
 800633a:	f04f 0800 	mov.w	r8, #0
 800633e:	9901      	ldr	r1, [sp, #4]
 8006340:	2201      	movs	r2, #1
 8006342:	4648      	mov	r0, r9
 8006344:	f000 fb58 	bl	80069f8 <__lshift>
 8006348:	4621      	mov	r1, r4
 800634a:	9001      	str	r0, [sp, #4]
 800634c:	f000 fbc0 	bl	8006ad0 <__mcmp>
 8006350:	2800      	cmp	r0, #0
 8006352:	dcaf      	bgt.n	80062b4 <_dtoa_r+0x984>
 8006354:	d102      	bne.n	800635c <_dtoa_r+0xa2c>
 8006356:	f01a 0f01 	tst.w	sl, #1
 800635a:	d1ab      	bne.n	80062b4 <_dtoa_r+0x984>
 800635c:	4633      	mov	r3, r6
 800635e:	461e      	mov	r6, r3
 8006360:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8006364:	2a30      	cmp	r2, #48	@ 0x30
 8006366:	d0fa      	beq.n	800635e <_dtoa_r+0xa2e>
 8006368:	e5bb      	b.n	8005ee2 <_dtoa_r+0x5b2>
 800636a:	429f      	cmp	r7, r3
 800636c:	d1a3      	bne.n	80062b6 <_dtoa_r+0x986>
 800636e:	9b04      	ldr	r3, [sp, #16]
 8006370:	3301      	adds	r3, #1
 8006372:	9304      	str	r3, [sp, #16]
 8006374:	2331      	movs	r3, #49	@ 0x31
 8006376:	703b      	strb	r3, [r7, #0]
 8006378:	e5b3      	b.n	8005ee2 <_dtoa_r+0x5b2>
 800637a:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 800637c:	4f16      	ldr	r7, [pc, #88]	@ (80063d8 <_dtoa_r+0xaa8>)
 800637e:	b11b      	cbz	r3, 8006388 <_dtoa_r+0xa58>
 8006380:	f107 0308 	add.w	r3, r7, #8
 8006384:	9a1d      	ldr	r2, [sp, #116]	@ 0x74
 8006386:	6013      	str	r3, [r2, #0]
 8006388:	4638      	mov	r0, r7
 800638a:	b011      	add	sp, #68	@ 0x44
 800638c:	ecbd 8b02 	vpop	{d8}
 8006390:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006394:	9b07      	ldr	r3, [sp, #28]
 8006396:	2b01      	cmp	r3, #1
 8006398:	f77f ae36 	ble.w	8006008 <_dtoa_r+0x6d8>
 800639c:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800639e:	930b      	str	r3, [sp, #44]	@ 0x2c
 80063a0:	2001      	movs	r0, #1
 80063a2:	e656      	b.n	8006052 <_dtoa_r+0x722>
 80063a4:	f1bb 0f00 	cmp.w	fp, #0
 80063a8:	f77f aed7 	ble.w	800615a <_dtoa_r+0x82a>
 80063ac:	463e      	mov	r6, r7
 80063ae:	9801      	ldr	r0, [sp, #4]
 80063b0:	4621      	mov	r1, r4
 80063b2:	f7ff fa32 	bl	800581a <quorem>
 80063b6:	f100 0a30 	add.w	sl, r0, #48	@ 0x30
 80063ba:	f806 ab01 	strb.w	sl, [r6], #1
 80063be:	1bf2      	subs	r2, r6, r7
 80063c0:	4593      	cmp	fp, r2
 80063c2:	ddb4      	ble.n	800632e <_dtoa_r+0x9fe>
 80063c4:	9901      	ldr	r1, [sp, #4]
 80063c6:	2300      	movs	r3, #0
 80063c8:	220a      	movs	r2, #10
 80063ca:	4648      	mov	r0, r9
 80063cc:	f000 f968 	bl	80066a0 <__multadd>
 80063d0:	9001      	str	r0, [sp, #4]
 80063d2:	e7ec      	b.n	80063ae <_dtoa_r+0xa7e>
 80063d4:	08007924 	.word	0x08007924
 80063d8:	080078a8 	.word	0x080078a8

080063dc <_free_r>:
 80063dc:	b538      	push	{r3, r4, r5, lr}
 80063de:	4605      	mov	r5, r0
 80063e0:	2900      	cmp	r1, #0
 80063e2:	d041      	beq.n	8006468 <_free_r+0x8c>
 80063e4:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80063e8:	1f0c      	subs	r4, r1, #4
 80063ea:	2b00      	cmp	r3, #0
 80063ec:	bfb8      	it	lt
 80063ee:	18e4      	addlt	r4, r4, r3
 80063f0:	f000 f8e8 	bl	80065c4 <__malloc_lock>
 80063f4:	4a1d      	ldr	r2, [pc, #116]	@ (800646c <_free_r+0x90>)
 80063f6:	6813      	ldr	r3, [r2, #0]
 80063f8:	b933      	cbnz	r3, 8006408 <_free_r+0x2c>
 80063fa:	6063      	str	r3, [r4, #4]
 80063fc:	6014      	str	r4, [r2, #0]
 80063fe:	4628      	mov	r0, r5
 8006400:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8006404:	f000 b8e4 	b.w	80065d0 <__malloc_unlock>
 8006408:	42a3      	cmp	r3, r4
 800640a:	d908      	bls.n	800641e <_free_r+0x42>
 800640c:	6820      	ldr	r0, [r4, #0]
 800640e:	1821      	adds	r1, r4, r0
 8006410:	428b      	cmp	r3, r1
 8006412:	bf01      	itttt	eq
 8006414:	6819      	ldreq	r1, [r3, #0]
 8006416:	685b      	ldreq	r3, [r3, #4]
 8006418:	1809      	addeq	r1, r1, r0
 800641a:	6021      	streq	r1, [r4, #0]
 800641c:	e7ed      	b.n	80063fa <_free_r+0x1e>
 800641e:	461a      	mov	r2, r3
 8006420:	685b      	ldr	r3, [r3, #4]
 8006422:	b10b      	cbz	r3, 8006428 <_free_r+0x4c>
 8006424:	42a3      	cmp	r3, r4
 8006426:	d9fa      	bls.n	800641e <_free_r+0x42>
 8006428:	6811      	ldr	r1, [r2, #0]
 800642a:	1850      	adds	r0, r2, r1
 800642c:	42a0      	cmp	r0, r4
 800642e:	d10b      	bne.n	8006448 <_free_r+0x6c>
 8006430:	6820      	ldr	r0, [r4, #0]
 8006432:	4401      	add	r1, r0
 8006434:	1850      	adds	r0, r2, r1
 8006436:	4283      	cmp	r3, r0
 8006438:	6011      	str	r1, [r2, #0]
 800643a:	d1e0      	bne.n	80063fe <_free_r+0x22>
 800643c:	6818      	ldr	r0, [r3, #0]
 800643e:	685b      	ldr	r3, [r3, #4]
 8006440:	6053      	str	r3, [r2, #4]
 8006442:	4408      	add	r0, r1
 8006444:	6010      	str	r0, [r2, #0]
 8006446:	e7da      	b.n	80063fe <_free_r+0x22>
 8006448:	d902      	bls.n	8006450 <_free_r+0x74>
 800644a:	230c      	movs	r3, #12
 800644c:	602b      	str	r3, [r5, #0]
 800644e:	e7d6      	b.n	80063fe <_free_r+0x22>
 8006450:	6820      	ldr	r0, [r4, #0]
 8006452:	1821      	adds	r1, r4, r0
 8006454:	428b      	cmp	r3, r1
 8006456:	bf04      	itt	eq
 8006458:	6819      	ldreq	r1, [r3, #0]
 800645a:	685b      	ldreq	r3, [r3, #4]
 800645c:	6063      	str	r3, [r4, #4]
 800645e:	bf04      	itt	eq
 8006460:	1809      	addeq	r1, r1, r0
 8006462:	6021      	streq	r1, [r4, #0]
 8006464:	6054      	str	r4, [r2, #4]
 8006466:	e7ca      	b.n	80063fe <_free_r+0x22>
 8006468:	bd38      	pop	{r3, r4, r5, pc}
 800646a:	bf00      	nop
 800646c:	20000520 	.word	0x20000520

08006470 <malloc>:
 8006470:	4b02      	ldr	r3, [pc, #8]	@ (800647c <malloc+0xc>)
 8006472:	4601      	mov	r1, r0
 8006474:	6818      	ldr	r0, [r3, #0]
 8006476:	f000 b825 	b.w	80064c4 <_malloc_r>
 800647a:	bf00      	nop
 800647c:	20000018 	.word	0x20000018

08006480 <sbrk_aligned>:
 8006480:	b570      	push	{r4, r5, r6, lr}
 8006482:	4e0f      	ldr	r6, [pc, #60]	@ (80064c0 <sbrk_aligned+0x40>)
 8006484:	460c      	mov	r4, r1
 8006486:	6831      	ldr	r1, [r6, #0]
 8006488:	4605      	mov	r5, r0
 800648a:	b911      	cbnz	r1, 8006492 <sbrk_aligned+0x12>
 800648c:	f000 fe46 	bl	800711c <_sbrk_r>
 8006490:	6030      	str	r0, [r6, #0]
 8006492:	4621      	mov	r1, r4
 8006494:	4628      	mov	r0, r5
 8006496:	f000 fe41 	bl	800711c <_sbrk_r>
 800649a:	1c43      	adds	r3, r0, #1
 800649c:	d103      	bne.n	80064a6 <sbrk_aligned+0x26>
 800649e:	f04f 34ff 	mov.w	r4, #4294967295
 80064a2:	4620      	mov	r0, r4
 80064a4:	bd70      	pop	{r4, r5, r6, pc}
 80064a6:	1cc4      	adds	r4, r0, #3
 80064a8:	f024 0403 	bic.w	r4, r4, #3
 80064ac:	42a0      	cmp	r0, r4
 80064ae:	d0f8      	beq.n	80064a2 <sbrk_aligned+0x22>
 80064b0:	1a21      	subs	r1, r4, r0
 80064b2:	4628      	mov	r0, r5
 80064b4:	f000 fe32 	bl	800711c <_sbrk_r>
 80064b8:	3001      	adds	r0, #1
 80064ba:	d1f2      	bne.n	80064a2 <sbrk_aligned+0x22>
 80064bc:	e7ef      	b.n	800649e <sbrk_aligned+0x1e>
 80064be:	bf00      	nop
 80064c0:	2000051c 	.word	0x2000051c

080064c4 <_malloc_r>:
 80064c4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80064c8:	1ccd      	adds	r5, r1, #3
 80064ca:	f025 0503 	bic.w	r5, r5, #3
 80064ce:	3508      	adds	r5, #8
 80064d0:	2d0c      	cmp	r5, #12
 80064d2:	bf38      	it	cc
 80064d4:	250c      	movcc	r5, #12
 80064d6:	2d00      	cmp	r5, #0
 80064d8:	4606      	mov	r6, r0
 80064da:	db01      	blt.n	80064e0 <_malloc_r+0x1c>
 80064dc:	42a9      	cmp	r1, r5
 80064de:	d904      	bls.n	80064ea <_malloc_r+0x26>
 80064e0:	230c      	movs	r3, #12
 80064e2:	6033      	str	r3, [r6, #0]
 80064e4:	2000      	movs	r0, #0
 80064e6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80064ea:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 80065c0 <_malloc_r+0xfc>
 80064ee:	f000 f869 	bl	80065c4 <__malloc_lock>
 80064f2:	f8d8 3000 	ldr.w	r3, [r8]
 80064f6:	461c      	mov	r4, r3
 80064f8:	bb44      	cbnz	r4, 800654c <_malloc_r+0x88>
 80064fa:	4629      	mov	r1, r5
 80064fc:	4630      	mov	r0, r6
 80064fe:	f7ff ffbf 	bl	8006480 <sbrk_aligned>
 8006502:	1c43      	adds	r3, r0, #1
 8006504:	4604      	mov	r4, r0
 8006506:	d158      	bne.n	80065ba <_malloc_r+0xf6>
 8006508:	f8d8 4000 	ldr.w	r4, [r8]
 800650c:	4627      	mov	r7, r4
 800650e:	2f00      	cmp	r7, #0
 8006510:	d143      	bne.n	800659a <_malloc_r+0xd6>
 8006512:	2c00      	cmp	r4, #0
 8006514:	d04b      	beq.n	80065ae <_malloc_r+0xea>
 8006516:	6823      	ldr	r3, [r4, #0]
 8006518:	4639      	mov	r1, r7
 800651a:	4630      	mov	r0, r6
 800651c:	eb04 0903 	add.w	r9, r4, r3
 8006520:	f000 fdfc 	bl	800711c <_sbrk_r>
 8006524:	4581      	cmp	r9, r0
 8006526:	d142      	bne.n	80065ae <_malloc_r+0xea>
 8006528:	6821      	ldr	r1, [r4, #0]
 800652a:	1a6d      	subs	r5, r5, r1
 800652c:	4629      	mov	r1, r5
 800652e:	4630      	mov	r0, r6
 8006530:	f7ff ffa6 	bl	8006480 <sbrk_aligned>
 8006534:	3001      	adds	r0, #1
 8006536:	d03a      	beq.n	80065ae <_malloc_r+0xea>
 8006538:	6823      	ldr	r3, [r4, #0]
 800653a:	442b      	add	r3, r5
 800653c:	6023      	str	r3, [r4, #0]
 800653e:	f8d8 3000 	ldr.w	r3, [r8]
 8006542:	685a      	ldr	r2, [r3, #4]
 8006544:	bb62      	cbnz	r2, 80065a0 <_malloc_r+0xdc>
 8006546:	f8c8 7000 	str.w	r7, [r8]
 800654a:	e00f      	b.n	800656c <_malloc_r+0xa8>
 800654c:	6822      	ldr	r2, [r4, #0]
 800654e:	1b52      	subs	r2, r2, r5
 8006550:	d420      	bmi.n	8006594 <_malloc_r+0xd0>
 8006552:	2a0b      	cmp	r2, #11
 8006554:	d917      	bls.n	8006586 <_malloc_r+0xc2>
 8006556:	1961      	adds	r1, r4, r5
 8006558:	42a3      	cmp	r3, r4
 800655a:	6025      	str	r5, [r4, #0]
 800655c:	bf18      	it	ne
 800655e:	6059      	strne	r1, [r3, #4]
 8006560:	6863      	ldr	r3, [r4, #4]
 8006562:	bf08      	it	eq
 8006564:	f8c8 1000 	streq.w	r1, [r8]
 8006568:	5162      	str	r2, [r4, r5]
 800656a:	604b      	str	r3, [r1, #4]
 800656c:	4630      	mov	r0, r6
 800656e:	f000 f82f 	bl	80065d0 <__malloc_unlock>
 8006572:	f104 000b 	add.w	r0, r4, #11
 8006576:	1d23      	adds	r3, r4, #4
 8006578:	f020 0007 	bic.w	r0, r0, #7
 800657c:	1ac2      	subs	r2, r0, r3
 800657e:	bf1c      	itt	ne
 8006580:	1a1b      	subne	r3, r3, r0
 8006582:	50a3      	strne	r3, [r4, r2]
 8006584:	e7af      	b.n	80064e6 <_malloc_r+0x22>
 8006586:	6862      	ldr	r2, [r4, #4]
 8006588:	42a3      	cmp	r3, r4
 800658a:	bf0c      	ite	eq
 800658c:	f8c8 2000 	streq.w	r2, [r8]
 8006590:	605a      	strne	r2, [r3, #4]
 8006592:	e7eb      	b.n	800656c <_malloc_r+0xa8>
 8006594:	4623      	mov	r3, r4
 8006596:	6864      	ldr	r4, [r4, #4]
 8006598:	e7ae      	b.n	80064f8 <_malloc_r+0x34>
 800659a:	463c      	mov	r4, r7
 800659c:	687f      	ldr	r7, [r7, #4]
 800659e:	e7b6      	b.n	800650e <_malloc_r+0x4a>
 80065a0:	461a      	mov	r2, r3
 80065a2:	685b      	ldr	r3, [r3, #4]
 80065a4:	42a3      	cmp	r3, r4
 80065a6:	d1fb      	bne.n	80065a0 <_malloc_r+0xdc>
 80065a8:	2300      	movs	r3, #0
 80065aa:	6053      	str	r3, [r2, #4]
 80065ac:	e7de      	b.n	800656c <_malloc_r+0xa8>
 80065ae:	230c      	movs	r3, #12
 80065b0:	6033      	str	r3, [r6, #0]
 80065b2:	4630      	mov	r0, r6
 80065b4:	f000 f80c 	bl	80065d0 <__malloc_unlock>
 80065b8:	e794      	b.n	80064e4 <_malloc_r+0x20>
 80065ba:	6005      	str	r5, [r0, #0]
 80065bc:	e7d6      	b.n	800656c <_malloc_r+0xa8>
 80065be:	bf00      	nop
 80065c0:	20000520 	.word	0x20000520

080065c4 <__malloc_lock>:
 80065c4:	4801      	ldr	r0, [pc, #4]	@ (80065cc <__malloc_lock+0x8>)
 80065c6:	f7ff b926 	b.w	8005816 <__retarget_lock_acquire_recursive>
 80065ca:	bf00      	nop
 80065cc:	20000518 	.word	0x20000518

080065d0 <__malloc_unlock>:
 80065d0:	4801      	ldr	r0, [pc, #4]	@ (80065d8 <__malloc_unlock+0x8>)
 80065d2:	f7ff b921 	b.w	8005818 <__retarget_lock_release_recursive>
 80065d6:	bf00      	nop
 80065d8:	20000518 	.word	0x20000518

080065dc <_Balloc>:
 80065dc:	b570      	push	{r4, r5, r6, lr}
 80065de:	69c6      	ldr	r6, [r0, #28]
 80065e0:	4604      	mov	r4, r0
 80065e2:	460d      	mov	r5, r1
 80065e4:	b976      	cbnz	r6, 8006604 <_Balloc+0x28>
 80065e6:	2010      	movs	r0, #16
 80065e8:	f7ff ff42 	bl	8006470 <malloc>
 80065ec:	4602      	mov	r2, r0
 80065ee:	61e0      	str	r0, [r4, #28]
 80065f0:	b920      	cbnz	r0, 80065fc <_Balloc+0x20>
 80065f2:	4b18      	ldr	r3, [pc, #96]	@ (8006654 <_Balloc+0x78>)
 80065f4:	4818      	ldr	r0, [pc, #96]	@ (8006658 <_Balloc+0x7c>)
 80065f6:	216b      	movs	r1, #107	@ 0x6b
 80065f8:	f000 fdae 	bl	8007158 <__assert_func>
 80065fc:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8006600:	6006      	str	r6, [r0, #0]
 8006602:	60c6      	str	r6, [r0, #12]
 8006604:	69e6      	ldr	r6, [r4, #28]
 8006606:	68f3      	ldr	r3, [r6, #12]
 8006608:	b183      	cbz	r3, 800662c <_Balloc+0x50>
 800660a:	69e3      	ldr	r3, [r4, #28]
 800660c:	68db      	ldr	r3, [r3, #12]
 800660e:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8006612:	b9b8      	cbnz	r0, 8006644 <_Balloc+0x68>
 8006614:	2101      	movs	r1, #1
 8006616:	fa01 f605 	lsl.w	r6, r1, r5
 800661a:	1d72      	adds	r2, r6, #5
 800661c:	0092      	lsls	r2, r2, #2
 800661e:	4620      	mov	r0, r4
 8006620:	f000 fdb8 	bl	8007194 <_calloc_r>
 8006624:	b160      	cbz	r0, 8006640 <_Balloc+0x64>
 8006626:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800662a:	e00e      	b.n	800664a <_Balloc+0x6e>
 800662c:	2221      	movs	r2, #33	@ 0x21
 800662e:	2104      	movs	r1, #4
 8006630:	4620      	mov	r0, r4
 8006632:	f000 fdaf 	bl	8007194 <_calloc_r>
 8006636:	69e3      	ldr	r3, [r4, #28]
 8006638:	60f0      	str	r0, [r6, #12]
 800663a:	68db      	ldr	r3, [r3, #12]
 800663c:	2b00      	cmp	r3, #0
 800663e:	d1e4      	bne.n	800660a <_Balloc+0x2e>
 8006640:	2000      	movs	r0, #0
 8006642:	bd70      	pop	{r4, r5, r6, pc}
 8006644:	6802      	ldr	r2, [r0, #0]
 8006646:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800664a:	2300      	movs	r3, #0
 800664c:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8006650:	e7f7      	b.n	8006642 <_Balloc+0x66>
 8006652:	bf00      	nop
 8006654:	080078b5 	.word	0x080078b5
 8006658:	08007935 	.word	0x08007935

0800665c <_Bfree>:
 800665c:	b570      	push	{r4, r5, r6, lr}
 800665e:	69c6      	ldr	r6, [r0, #28]
 8006660:	4605      	mov	r5, r0
 8006662:	460c      	mov	r4, r1
 8006664:	b976      	cbnz	r6, 8006684 <_Bfree+0x28>
 8006666:	2010      	movs	r0, #16
 8006668:	f7ff ff02 	bl	8006470 <malloc>
 800666c:	4602      	mov	r2, r0
 800666e:	61e8      	str	r0, [r5, #28]
 8006670:	b920      	cbnz	r0, 800667c <_Bfree+0x20>
 8006672:	4b09      	ldr	r3, [pc, #36]	@ (8006698 <_Bfree+0x3c>)
 8006674:	4809      	ldr	r0, [pc, #36]	@ (800669c <_Bfree+0x40>)
 8006676:	218f      	movs	r1, #143	@ 0x8f
 8006678:	f000 fd6e 	bl	8007158 <__assert_func>
 800667c:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8006680:	6006      	str	r6, [r0, #0]
 8006682:	60c6      	str	r6, [r0, #12]
 8006684:	b13c      	cbz	r4, 8006696 <_Bfree+0x3a>
 8006686:	69eb      	ldr	r3, [r5, #28]
 8006688:	6862      	ldr	r2, [r4, #4]
 800668a:	68db      	ldr	r3, [r3, #12]
 800668c:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8006690:	6021      	str	r1, [r4, #0]
 8006692:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 8006696:	bd70      	pop	{r4, r5, r6, pc}
 8006698:	080078b5 	.word	0x080078b5
 800669c:	08007935 	.word	0x08007935

080066a0 <__multadd>:
 80066a0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80066a4:	690d      	ldr	r5, [r1, #16]
 80066a6:	4607      	mov	r7, r0
 80066a8:	460c      	mov	r4, r1
 80066aa:	461e      	mov	r6, r3
 80066ac:	f101 0c14 	add.w	ip, r1, #20
 80066b0:	2000      	movs	r0, #0
 80066b2:	f8dc 3000 	ldr.w	r3, [ip]
 80066b6:	b299      	uxth	r1, r3
 80066b8:	fb02 6101 	mla	r1, r2, r1, r6
 80066bc:	0c1e      	lsrs	r6, r3, #16
 80066be:	0c0b      	lsrs	r3, r1, #16
 80066c0:	fb02 3306 	mla	r3, r2, r6, r3
 80066c4:	b289      	uxth	r1, r1
 80066c6:	3001      	adds	r0, #1
 80066c8:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 80066cc:	4285      	cmp	r5, r0
 80066ce:	f84c 1b04 	str.w	r1, [ip], #4
 80066d2:	ea4f 4613 	mov.w	r6, r3, lsr #16
 80066d6:	dcec      	bgt.n	80066b2 <__multadd+0x12>
 80066d8:	b30e      	cbz	r6, 800671e <__multadd+0x7e>
 80066da:	68a3      	ldr	r3, [r4, #8]
 80066dc:	42ab      	cmp	r3, r5
 80066de:	dc19      	bgt.n	8006714 <__multadd+0x74>
 80066e0:	6861      	ldr	r1, [r4, #4]
 80066e2:	4638      	mov	r0, r7
 80066e4:	3101      	adds	r1, #1
 80066e6:	f7ff ff79 	bl	80065dc <_Balloc>
 80066ea:	4680      	mov	r8, r0
 80066ec:	b928      	cbnz	r0, 80066fa <__multadd+0x5a>
 80066ee:	4602      	mov	r2, r0
 80066f0:	4b0c      	ldr	r3, [pc, #48]	@ (8006724 <__multadd+0x84>)
 80066f2:	480d      	ldr	r0, [pc, #52]	@ (8006728 <__multadd+0x88>)
 80066f4:	21ba      	movs	r1, #186	@ 0xba
 80066f6:	f000 fd2f 	bl	8007158 <__assert_func>
 80066fa:	6922      	ldr	r2, [r4, #16]
 80066fc:	3202      	adds	r2, #2
 80066fe:	f104 010c 	add.w	r1, r4, #12
 8006702:	0092      	lsls	r2, r2, #2
 8006704:	300c      	adds	r0, #12
 8006706:	f000 fd19 	bl	800713c <memcpy>
 800670a:	4621      	mov	r1, r4
 800670c:	4638      	mov	r0, r7
 800670e:	f7ff ffa5 	bl	800665c <_Bfree>
 8006712:	4644      	mov	r4, r8
 8006714:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8006718:	3501      	adds	r5, #1
 800671a:	615e      	str	r6, [r3, #20]
 800671c:	6125      	str	r5, [r4, #16]
 800671e:	4620      	mov	r0, r4
 8006720:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8006724:	08007924 	.word	0x08007924
 8006728:	08007935 	.word	0x08007935

0800672c <__hi0bits>:
 800672c:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 8006730:	4603      	mov	r3, r0
 8006732:	bf36      	itet	cc
 8006734:	0403      	lslcc	r3, r0, #16
 8006736:	2000      	movcs	r0, #0
 8006738:	2010      	movcc	r0, #16
 800673a:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800673e:	bf3c      	itt	cc
 8006740:	021b      	lslcc	r3, r3, #8
 8006742:	3008      	addcc	r0, #8
 8006744:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8006748:	bf3c      	itt	cc
 800674a:	011b      	lslcc	r3, r3, #4
 800674c:	3004      	addcc	r0, #4
 800674e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006752:	bf3c      	itt	cc
 8006754:	009b      	lslcc	r3, r3, #2
 8006756:	3002      	addcc	r0, #2
 8006758:	2b00      	cmp	r3, #0
 800675a:	db05      	blt.n	8006768 <__hi0bits+0x3c>
 800675c:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 8006760:	f100 0001 	add.w	r0, r0, #1
 8006764:	bf08      	it	eq
 8006766:	2020      	moveq	r0, #32
 8006768:	4770      	bx	lr

0800676a <__lo0bits>:
 800676a:	6803      	ldr	r3, [r0, #0]
 800676c:	4602      	mov	r2, r0
 800676e:	f013 0007 	ands.w	r0, r3, #7
 8006772:	d00b      	beq.n	800678c <__lo0bits+0x22>
 8006774:	07d9      	lsls	r1, r3, #31
 8006776:	d421      	bmi.n	80067bc <__lo0bits+0x52>
 8006778:	0798      	lsls	r0, r3, #30
 800677a:	bf49      	itett	mi
 800677c:	085b      	lsrmi	r3, r3, #1
 800677e:	089b      	lsrpl	r3, r3, #2
 8006780:	2001      	movmi	r0, #1
 8006782:	6013      	strmi	r3, [r2, #0]
 8006784:	bf5c      	itt	pl
 8006786:	6013      	strpl	r3, [r2, #0]
 8006788:	2002      	movpl	r0, #2
 800678a:	4770      	bx	lr
 800678c:	b299      	uxth	r1, r3
 800678e:	b909      	cbnz	r1, 8006794 <__lo0bits+0x2a>
 8006790:	0c1b      	lsrs	r3, r3, #16
 8006792:	2010      	movs	r0, #16
 8006794:	b2d9      	uxtb	r1, r3
 8006796:	b909      	cbnz	r1, 800679c <__lo0bits+0x32>
 8006798:	3008      	adds	r0, #8
 800679a:	0a1b      	lsrs	r3, r3, #8
 800679c:	0719      	lsls	r1, r3, #28
 800679e:	bf04      	itt	eq
 80067a0:	091b      	lsreq	r3, r3, #4
 80067a2:	3004      	addeq	r0, #4
 80067a4:	0799      	lsls	r1, r3, #30
 80067a6:	bf04      	itt	eq
 80067a8:	089b      	lsreq	r3, r3, #2
 80067aa:	3002      	addeq	r0, #2
 80067ac:	07d9      	lsls	r1, r3, #31
 80067ae:	d403      	bmi.n	80067b8 <__lo0bits+0x4e>
 80067b0:	085b      	lsrs	r3, r3, #1
 80067b2:	f100 0001 	add.w	r0, r0, #1
 80067b6:	d003      	beq.n	80067c0 <__lo0bits+0x56>
 80067b8:	6013      	str	r3, [r2, #0]
 80067ba:	4770      	bx	lr
 80067bc:	2000      	movs	r0, #0
 80067be:	4770      	bx	lr
 80067c0:	2020      	movs	r0, #32
 80067c2:	4770      	bx	lr

080067c4 <__i2b>:
 80067c4:	b510      	push	{r4, lr}
 80067c6:	460c      	mov	r4, r1
 80067c8:	2101      	movs	r1, #1
 80067ca:	f7ff ff07 	bl	80065dc <_Balloc>
 80067ce:	4602      	mov	r2, r0
 80067d0:	b928      	cbnz	r0, 80067de <__i2b+0x1a>
 80067d2:	4b05      	ldr	r3, [pc, #20]	@ (80067e8 <__i2b+0x24>)
 80067d4:	4805      	ldr	r0, [pc, #20]	@ (80067ec <__i2b+0x28>)
 80067d6:	f240 1145 	movw	r1, #325	@ 0x145
 80067da:	f000 fcbd 	bl	8007158 <__assert_func>
 80067de:	2301      	movs	r3, #1
 80067e0:	6144      	str	r4, [r0, #20]
 80067e2:	6103      	str	r3, [r0, #16]
 80067e4:	bd10      	pop	{r4, pc}
 80067e6:	bf00      	nop
 80067e8:	08007924 	.word	0x08007924
 80067ec:	08007935 	.word	0x08007935

080067f0 <__multiply>:
 80067f0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80067f4:	4614      	mov	r4, r2
 80067f6:	690a      	ldr	r2, [r1, #16]
 80067f8:	6923      	ldr	r3, [r4, #16]
 80067fa:	429a      	cmp	r2, r3
 80067fc:	bfa8      	it	ge
 80067fe:	4623      	movge	r3, r4
 8006800:	460f      	mov	r7, r1
 8006802:	bfa4      	itt	ge
 8006804:	460c      	movge	r4, r1
 8006806:	461f      	movge	r7, r3
 8006808:	f8d4 a010 	ldr.w	sl, [r4, #16]
 800680c:	f8d7 9010 	ldr.w	r9, [r7, #16]
 8006810:	68a3      	ldr	r3, [r4, #8]
 8006812:	6861      	ldr	r1, [r4, #4]
 8006814:	eb0a 0609 	add.w	r6, sl, r9
 8006818:	42b3      	cmp	r3, r6
 800681a:	b085      	sub	sp, #20
 800681c:	bfb8      	it	lt
 800681e:	3101      	addlt	r1, #1
 8006820:	f7ff fedc 	bl	80065dc <_Balloc>
 8006824:	b930      	cbnz	r0, 8006834 <__multiply+0x44>
 8006826:	4602      	mov	r2, r0
 8006828:	4b44      	ldr	r3, [pc, #272]	@ (800693c <__multiply+0x14c>)
 800682a:	4845      	ldr	r0, [pc, #276]	@ (8006940 <__multiply+0x150>)
 800682c:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 8006830:	f000 fc92 	bl	8007158 <__assert_func>
 8006834:	f100 0514 	add.w	r5, r0, #20
 8006838:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 800683c:	462b      	mov	r3, r5
 800683e:	2200      	movs	r2, #0
 8006840:	4543      	cmp	r3, r8
 8006842:	d321      	bcc.n	8006888 <__multiply+0x98>
 8006844:	f107 0114 	add.w	r1, r7, #20
 8006848:	f104 0214 	add.w	r2, r4, #20
 800684c:	eb02 028a 	add.w	r2, r2, sl, lsl #2
 8006850:	eb01 0389 	add.w	r3, r1, r9, lsl #2
 8006854:	9302      	str	r3, [sp, #8]
 8006856:	1b13      	subs	r3, r2, r4
 8006858:	3b15      	subs	r3, #21
 800685a:	f023 0303 	bic.w	r3, r3, #3
 800685e:	3304      	adds	r3, #4
 8006860:	f104 0715 	add.w	r7, r4, #21
 8006864:	42ba      	cmp	r2, r7
 8006866:	bf38      	it	cc
 8006868:	2304      	movcc	r3, #4
 800686a:	9301      	str	r3, [sp, #4]
 800686c:	9b02      	ldr	r3, [sp, #8]
 800686e:	9103      	str	r1, [sp, #12]
 8006870:	428b      	cmp	r3, r1
 8006872:	d80c      	bhi.n	800688e <__multiply+0x9e>
 8006874:	2e00      	cmp	r6, #0
 8006876:	dd03      	ble.n	8006880 <__multiply+0x90>
 8006878:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 800687c:	2b00      	cmp	r3, #0
 800687e:	d05b      	beq.n	8006938 <__multiply+0x148>
 8006880:	6106      	str	r6, [r0, #16]
 8006882:	b005      	add	sp, #20
 8006884:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006888:	f843 2b04 	str.w	r2, [r3], #4
 800688c:	e7d8      	b.n	8006840 <__multiply+0x50>
 800688e:	f8b1 a000 	ldrh.w	sl, [r1]
 8006892:	f1ba 0f00 	cmp.w	sl, #0
 8006896:	d024      	beq.n	80068e2 <__multiply+0xf2>
 8006898:	f104 0e14 	add.w	lr, r4, #20
 800689c:	46a9      	mov	r9, r5
 800689e:	f04f 0c00 	mov.w	ip, #0
 80068a2:	f85e 7b04 	ldr.w	r7, [lr], #4
 80068a6:	f8d9 3000 	ldr.w	r3, [r9]
 80068aa:	fa1f fb87 	uxth.w	fp, r7
 80068ae:	b29b      	uxth	r3, r3
 80068b0:	fb0a 330b 	mla	r3, sl, fp, r3
 80068b4:	ea4f 4b17 	mov.w	fp, r7, lsr #16
 80068b8:	f8d9 7000 	ldr.w	r7, [r9]
 80068bc:	4463      	add	r3, ip
 80068be:	ea4f 4c17 	mov.w	ip, r7, lsr #16
 80068c2:	fb0a c70b 	mla	r7, sl, fp, ip
 80068c6:	eb07 4713 	add.w	r7, r7, r3, lsr #16
 80068ca:	b29b      	uxth	r3, r3
 80068cc:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 80068d0:	4572      	cmp	r2, lr
 80068d2:	f849 3b04 	str.w	r3, [r9], #4
 80068d6:	ea4f 4c17 	mov.w	ip, r7, lsr #16
 80068da:	d8e2      	bhi.n	80068a2 <__multiply+0xb2>
 80068dc:	9b01      	ldr	r3, [sp, #4]
 80068de:	f845 c003 	str.w	ip, [r5, r3]
 80068e2:	9b03      	ldr	r3, [sp, #12]
 80068e4:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 80068e8:	3104      	adds	r1, #4
 80068ea:	f1b9 0f00 	cmp.w	r9, #0
 80068ee:	d021      	beq.n	8006934 <__multiply+0x144>
 80068f0:	682b      	ldr	r3, [r5, #0]
 80068f2:	f104 0c14 	add.w	ip, r4, #20
 80068f6:	46ae      	mov	lr, r5
 80068f8:	f04f 0a00 	mov.w	sl, #0
 80068fc:	f8bc b000 	ldrh.w	fp, [ip]
 8006900:	f8be 7002 	ldrh.w	r7, [lr, #2]
 8006904:	fb09 770b 	mla	r7, r9, fp, r7
 8006908:	4457      	add	r7, sl
 800690a:	b29b      	uxth	r3, r3
 800690c:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 8006910:	f84e 3b04 	str.w	r3, [lr], #4
 8006914:	f85c 3b04 	ldr.w	r3, [ip], #4
 8006918:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800691c:	f8be 3000 	ldrh.w	r3, [lr]
 8006920:	fb09 330a 	mla	r3, r9, sl, r3
 8006924:	eb03 4317 	add.w	r3, r3, r7, lsr #16
 8006928:	4562      	cmp	r2, ip
 800692a:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800692e:	d8e5      	bhi.n	80068fc <__multiply+0x10c>
 8006930:	9f01      	ldr	r7, [sp, #4]
 8006932:	51eb      	str	r3, [r5, r7]
 8006934:	3504      	adds	r5, #4
 8006936:	e799      	b.n	800686c <__multiply+0x7c>
 8006938:	3e01      	subs	r6, #1
 800693a:	e79b      	b.n	8006874 <__multiply+0x84>
 800693c:	08007924 	.word	0x08007924
 8006940:	08007935 	.word	0x08007935

08006944 <__pow5mult>:
 8006944:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8006948:	4615      	mov	r5, r2
 800694a:	f012 0203 	ands.w	r2, r2, #3
 800694e:	4607      	mov	r7, r0
 8006950:	460e      	mov	r6, r1
 8006952:	d007      	beq.n	8006964 <__pow5mult+0x20>
 8006954:	4c25      	ldr	r4, [pc, #148]	@ (80069ec <__pow5mult+0xa8>)
 8006956:	3a01      	subs	r2, #1
 8006958:	2300      	movs	r3, #0
 800695a:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800695e:	f7ff fe9f 	bl	80066a0 <__multadd>
 8006962:	4606      	mov	r6, r0
 8006964:	10ad      	asrs	r5, r5, #2
 8006966:	d03d      	beq.n	80069e4 <__pow5mult+0xa0>
 8006968:	69fc      	ldr	r4, [r7, #28]
 800696a:	b97c      	cbnz	r4, 800698c <__pow5mult+0x48>
 800696c:	2010      	movs	r0, #16
 800696e:	f7ff fd7f 	bl	8006470 <malloc>
 8006972:	4602      	mov	r2, r0
 8006974:	61f8      	str	r0, [r7, #28]
 8006976:	b928      	cbnz	r0, 8006984 <__pow5mult+0x40>
 8006978:	4b1d      	ldr	r3, [pc, #116]	@ (80069f0 <__pow5mult+0xac>)
 800697a:	481e      	ldr	r0, [pc, #120]	@ (80069f4 <__pow5mult+0xb0>)
 800697c:	f240 11b3 	movw	r1, #435	@ 0x1b3
 8006980:	f000 fbea 	bl	8007158 <__assert_func>
 8006984:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8006988:	6004      	str	r4, [r0, #0]
 800698a:	60c4      	str	r4, [r0, #12]
 800698c:	f8d7 801c 	ldr.w	r8, [r7, #28]
 8006990:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8006994:	b94c      	cbnz	r4, 80069aa <__pow5mult+0x66>
 8006996:	f240 2171 	movw	r1, #625	@ 0x271
 800699a:	4638      	mov	r0, r7
 800699c:	f7ff ff12 	bl	80067c4 <__i2b>
 80069a0:	2300      	movs	r3, #0
 80069a2:	f8c8 0008 	str.w	r0, [r8, #8]
 80069a6:	4604      	mov	r4, r0
 80069a8:	6003      	str	r3, [r0, #0]
 80069aa:	f04f 0900 	mov.w	r9, #0
 80069ae:	07eb      	lsls	r3, r5, #31
 80069b0:	d50a      	bpl.n	80069c8 <__pow5mult+0x84>
 80069b2:	4631      	mov	r1, r6
 80069b4:	4622      	mov	r2, r4
 80069b6:	4638      	mov	r0, r7
 80069b8:	f7ff ff1a 	bl	80067f0 <__multiply>
 80069bc:	4631      	mov	r1, r6
 80069be:	4680      	mov	r8, r0
 80069c0:	4638      	mov	r0, r7
 80069c2:	f7ff fe4b 	bl	800665c <_Bfree>
 80069c6:	4646      	mov	r6, r8
 80069c8:	106d      	asrs	r5, r5, #1
 80069ca:	d00b      	beq.n	80069e4 <__pow5mult+0xa0>
 80069cc:	6820      	ldr	r0, [r4, #0]
 80069ce:	b938      	cbnz	r0, 80069e0 <__pow5mult+0x9c>
 80069d0:	4622      	mov	r2, r4
 80069d2:	4621      	mov	r1, r4
 80069d4:	4638      	mov	r0, r7
 80069d6:	f7ff ff0b 	bl	80067f0 <__multiply>
 80069da:	6020      	str	r0, [r4, #0]
 80069dc:	f8c0 9000 	str.w	r9, [r0]
 80069e0:	4604      	mov	r4, r0
 80069e2:	e7e4      	b.n	80069ae <__pow5mult+0x6a>
 80069e4:	4630      	mov	r0, r6
 80069e6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80069ea:	bf00      	nop
 80069ec:	08007990 	.word	0x08007990
 80069f0:	080078b5 	.word	0x080078b5
 80069f4:	08007935 	.word	0x08007935

080069f8 <__lshift>:
 80069f8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80069fc:	460c      	mov	r4, r1
 80069fe:	6849      	ldr	r1, [r1, #4]
 8006a00:	6923      	ldr	r3, [r4, #16]
 8006a02:	eb03 1862 	add.w	r8, r3, r2, asr #5
 8006a06:	68a3      	ldr	r3, [r4, #8]
 8006a08:	4607      	mov	r7, r0
 8006a0a:	4691      	mov	r9, r2
 8006a0c:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8006a10:	f108 0601 	add.w	r6, r8, #1
 8006a14:	42b3      	cmp	r3, r6
 8006a16:	db0b      	blt.n	8006a30 <__lshift+0x38>
 8006a18:	4638      	mov	r0, r7
 8006a1a:	f7ff fddf 	bl	80065dc <_Balloc>
 8006a1e:	4605      	mov	r5, r0
 8006a20:	b948      	cbnz	r0, 8006a36 <__lshift+0x3e>
 8006a22:	4602      	mov	r2, r0
 8006a24:	4b28      	ldr	r3, [pc, #160]	@ (8006ac8 <__lshift+0xd0>)
 8006a26:	4829      	ldr	r0, [pc, #164]	@ (8006acc <__lshift+0xd4>)
 8006a28:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 8006a2c:	f000 fb94 	bl	8007158 <__assert_func>
 8006a30:	3101      	adds	r1, #1
 8006a32:	005b      	lsls	r3, r3, #1
 8006a34:	e7ee      	b.n	8006a14 <__lshift+0x1c>
 8006a36:	2300      	movs	r3, #0
 8006a38:	f100 0114 	add.w	r1, r0, #20
 8006a3c:	f100 0210 	add.w	r2, r0, #16
 8006a40:	4618      	mov	r0, r3
 8006a42:	4553      	cmp	r3, sl
 8006a44:	db33      	blt.n	8006aae <__lshift+0xb6>
 8006a46:	6920      	ldr	r0, [r4, #16]
 8006a48:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8006a4c:	f104 0314 	add.w	r3, r4, #20
 8006a50:	f019 091f 	ands.w	r9, r9, #31
 8006a54:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8006a58:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 8006a5c:	d02b      	beq.n	8006ab6 <__lshift+0xbe>
 8006a5e:	f1c9 0e20 	rsb	lr, r9, #32
 8006a62:	468a      	mov	sl, r1
 8006a64:	2200      	movs	r2, #0
 8006a66:	6818      	ldr	r0, [r3, #0]
 8006a68:	fa00 f009 	lsl.w	r0, r0, r9
 8006a6c:	4310      	orrs	r0, r2
 8006a6e:	f84a 0b04 	str.w	r0, [sl], #4
 8006a72:	f853 2b04 	ldr.w	r2, [r3], #4
 8006a76:	459c      	cmp	ip, r3
 8006a78:	fa22 f20e 	lsr.w	r2, r2, lr
 8006a7c:	d8f3      	bhi.n	8006a66 <__lshift+0x6e>
 8006a7e:	ebac 0304 	sub.w	r3, ip, r4
 8006a82:	3b15      	subs	r3, #21
 8006a84:	f023 0303 	bic.w	r3, r3, #3
 8006a88:	3304      	adds	r3, #4
 8006a8a:	f104 0015 	add.w	r0, r4, #21
 8006a8e:	4584      	cmp	ip, r0
 8006a90:	bf38      	it	cc
 8006a92:	2304      	movcc	r3, #4
 8006a94:	50ca      	str	r2, [r1, r3]
 8006a96:	b10a      	cbz	r2, 8006a9c <__lshift+0xa4>
 8006a98:	f108 0602 	add.w	r6, r8, #2
 8006a9c:	3e01      	subs	r6, #1
 8006a9e:	4638      	mov	r0, r7
 8006aa0:	612e      	str	r6, [r5, #16]
 8006aa2:	4621      	mov	r1, r4
 8006aa4:	f7ff fdda 	bl	800665c <_Bfree>
 8006aa8:	4628      	mov	r0, r5
 8006aaa:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006aae:	f842 0f04 	str.w	r0, [r2, #4]!
 8006ab2:	3301      	adds	r3, #1
 8006ab4:	e7c5      	b.n	8006a42 <__lshift+0x4a>
 8006ab6:	3904      	subs	r1, #4
 8006ab8:	f853 2b04 	ldr.w	r2, [r3], #4
 8006abc:	f841 2f04 	str.w	r2, [r1, #4]!
 8006ac0:	459c      	cmp	ip, r3
 8006ac2:	d8f9      	bhi.n	8006ab8 <__lshift+0xc0>
 8006ac4:	e7ea      	b.n	8006a9c <__lshift+0xa4>
 8006ac6:	bf00      	nop
 8006ac8:	08007924 	.word	0x08007924
 8006acc:	08007935 	.word	0x08007935

08006ad0 <__mcmp>:
 8006ad0:	690a      	ldr	r2, [r1, #16]
 8006ad2:	4603      	mov	r3, r0
 8006ad4:	6900      	ldr	r0, [r0, #16]
 8006ad6:	1a80      	subs	r0, r0, r2
 8006ad8:	b530      	push	{r4, r5, lr}
 8006ada:	d10e      	bne.n	8006afa <__mcmp+0x2a>
 8006adc:	3314      	adds	r3, #20
 8006ade:	3114      	adds	r1, #20
 8006ae0:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 8006ae4:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 8006ae8:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 8006aec:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 8006af0:	4295      	cmp	r5, r2
 8006af2:	d003      	beq.n	8006afc <__mcmp+0x2c>
 8006af4:	d205      	bcs.n	8006b02 <__mcmp+0x32>
 8006af6:	f04f 30ff 	mov.w	r0, #4294967295
 8006afa:	bd30      	pop	{r4, r5, pc}
 8006afc:	42a3      	cmp	r3, r4
 8006afe:	d3f3      	bcc.n	8006ae8 <__mcmp+0x18>
 8006b00:	e7fb      	b.n	8006afa <__mcmp+0x2a>
 8006b02:	2001      	movs	r0, #1
 8006b04:	e7f9      	b.n	8006afa <__mcmp+0x2a>
	...

08006b08 <__mdiff>:
 8006b08:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006b0c:	4689      	mov	r9, r1
 8006b0e:	4606      	mov	r6, r0
 8006b10:	4611      	mov	r1, r2
 8006b12:	4648      	mov	r0, r9
 8006b14:	4614      	mov	r4, r2
 8006b16:	f7ff ffdb 	bl	8006ad0 <__mcmp>
 8006b1a:	1e05      	subs	r5, r0, #0
 8006b1c:	d112      	bne.n	8006b44 <__mdiff+0x3c>
 8006b1e:	4629      	mov	r1, r5
 8006b20:	4630      	mov	r0, r6
 8006b22:	f7ff fd5b 	bl	80065dc <_Balloc>
 8006b26:	4602      	mov	r2, r0
 8006b28:	b928      	cbnz	r0, 8006b36 <__mdiff+0x2e>
 8006b2a:	4b3f      	ldr	r3, [pc, #252]	@ (8006c28 <__mdiff+0x120>)
 8006b2c:	f240 2137 	movw	r1, #567	@ 0x237
 8006b30:	483e      	ldr	r0, [pc, #248]	@ (8006c2c <__mdiff+0x124>)
 8006b32:	f000 fb11 	bl	8007158 <__assert_func>
 8006b36:	2301      	movs	r3, #1
 8006b38:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8006b3c:	4610      	mov	r0, r2
 8006b3e:	b003      	add	sp, #12
 8006b40:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006b44:	bfbc      	itt	lt
 8006b46:	464b      	movlt	r3, r9
 8006b48:	46a1      	movlt	r9, r4
 8006b4a:	4630      	mov	r0, r6
 8006b4c:	f8d9 1004 	ldr.w	r1, [r9, #4]
 8006b50:	bfba      	itte	lt
 8006b52:	461c      	movlt	r4, r3
 8006b54:	2501      	movlt	r5, #1
 8006b56:	2500      	movge	r5, #0
 8006b58:	f7ff fd40 	bl	80065dc <_Balloc>
 8006b5c:	4602      	mov	r2, r0
 8006b5e:	b918      	cbnz	r0, 8006b68 <__mdiff+0x60>
 8006b60:	4b31      	ldr	r3, [pc, #196]	@ (8006c28 <__mdiff+0x120>)
 8006b62:	f240 2145 	movw	r1, #581	@ 0x245
 8006b66:	e7e3      	b.n	8006b30 <__mdiff+0x28>
 8006b68:	f8d9 7010 	ldr.w	r7, [r9, #16]
 8006b6c:	6926      	ldr	r6, [r4, #16]
 8006b6e:	60c5      	str	r5, [r0, #12]
 8006b70:	f109 0310 	add.w	r3, r9, #16
 8006b74:	f109 0514 	add.w	r5, r9, #20
 8006b78:	f104 0e14 	add.w	lr, r4, #20
 8006b7c:	f100 0b14 	add.w	fp, r0, #20
 8006b80:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 8006b84:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 8006b88:	9301      	str	r3, [sp, #4]
 8006b8a:	46d9      	mov	r9, fp
 8006b8c:	f04f 0c00 	mov.w	ip, #0
 8006b90:	9b01      	ldr	r3, [sp, #4]
 8006b92:	f85e 0b04 	ldr.w	r0, [lr], #4
 8006b96:	f853 af04 	ldr.w	sl, [r3, #4]!
 8006b9a:	9301      	str	r3, [sp, #4]
 8006b9c:	fa1f f38a 	uxth.w	r3, sl
 8006ba0:	4619      	mov	r1, r3
 8006ba2:	b283      	uxth	r3, r0
 8006ba4:	1acb      	subs	r3, r1, r3
 8006ba6:	0c00      	lsrs	r0, r0, #16
 8006ba8:	4463      	add	r3, ip
 8006baa:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 8006bae:	eb00 4023 	add.w	r0, r0, r3, asr #16
 8006bb2:	b29b      	uxth	r3, r3
 8006bb4:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 8006bb8:	4576      	cmp	r6, lr
 8006bba:	f849 3b04 	str.w	r3, [r9], #4
 8006bbe:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8006bc2:	d8e5      	bhi.n	8006b90 <__mdiff+0x88>
 8006bc4:	1b33      	subs	r3, r6, r4
 8006bc6:	3b15      	subs	r3, #21
 8006bc8:	f023 0303 	bic.w	r3, r3, #3
 8006bcc:	3415      	adds	r4, #21
 8006bce:	3304      	adds	r3, #4
 8006bd0:	42a6      	cmp	r6, r4
 8006bd2:	bf38      	it	cc
 8006bd4:	2304      	movcc	r3, #4
 8006bd6:	441d      	add	r5, r3
 8006bd8:	445b      	add	r3, fp
 8006bda:	461e      	mov	r6, r3
 8006bdc:	462c      	mov	r4, r5
 8006bde:	4544      	cmp	r4, r8
 8006be0:	d30e      	bcc.n	8006c00 <__mdiff+0xf8>
 8006be2:	f108 0103 	add.w	r1, r8, #3
 8006be6:	1b49      	subs	r1, r1, r5
 8006be8:	f021 0103 	bic.w	r1, r1, #3
 8006bec:	3d03      	subs	r5, #3
 8006bee:	45a8      	cmp	r8, r5
 8006bf0:	bf38      	it	cc
 8006bf2:	2100      	movcc	r1, #0
 8006bf4:	440b      	add	r3, r1
 8006bf6:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 8006bfa:	b191      	cbz	r1, 8006c22 <__mdiff+0x11a>
 8006bfc:	6117      	str	r7, [r2, #16]
 8006bfe:	e79d      	b.n	8006b3c <__mdiff+0x34>
 8006c00:	f854 1b04 	ldr.w	r1, [r4], #4
 8006c04:	46e6      	mov	lr, ip
 8006c06:	0c08      	lsrs	r0, r1, #16
 8006c08:	fa1c fc81 	uxtah	ip, ip, r1
 8006c0c:	4471      	add	r1, lr
 8006c0e:	eb00 402c 	add.w	r0, r0, ip, asr #16
 8006c12:	b289      	uxth	r1, r1
 8006c14:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8006c18:	f846 1b04 	str.w	r1, [r6], #4
 8006c1c:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8006c20:	e7dd      	b.n	8006bde <__mdiff+0xd6>
 8006c22:	3f01      	subs	r7, #1
 8006c24:	e7e7      	b.n	8006bf6 <__mdiff+0xee>
 8006c26:	bf00      	nop
 8006c28:	08007924 	.word	0x08007924
 8006c2c:	08007935 	.word	0x08007935

08006c30 <__d2b>:
 8006c30:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8006c34:	460f      	mov	r7, r1
 8006c36:	2101      	movs	r1, #1
 8006c38:	ec59 8b10 	vmov	r8, r9, d0
 8006c3c:	4616      	mov	r6, r2
 8006c3e:	f7ff fccd 	bl	80065dc <_Balloc>
 8006c42:	4604      	mov	r4, r0
 8006c44:	b930      	cbnz	r0, 8006c54 <__d2b+0x24>
 8006c46:	4602      	mov	r2, r0
 8006c48:	4b23      	ldr	r3, [pc, #140]	@ (8006cd8 <__d2b+0xa8>)
 8006c4a:	4824      	ldr	r0, [pc, #144]	@ (8006cdc <__d2b+0xac>)
 8006c4c:	f240 310f 	movw	r1, #783	@ 0x30f
 8006c50:	f000 fa82 	bl	8007158 <__assert_func>
 8006c54:	f3c9 550a 	ubfx	r5, r9, #20, #11
 8006c58:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8006c5c:	b10d      	cbz	r5, 8006c62 <__d2b+0x32>
 8006c5e:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8006c62:	9301      	str	r3, [sp, #4]
 8006c64:	f1b8 0300 	subs.w	r3, r8, #0
 8006c68:	d023      	beq.n	8006cb2 <__d2b+0x82>
 8006c6a:	4668      	mov	r0, sp
 8006c6c:	9300      	str	r3, [sp, #0]
 8006c6e:	f7ff fd7c 	bl	800676a <__lo0bits>
 8006c72:	e9dd 1200 	ldrd	r1, r2, [sp]
 8006c76:	b1d0      	cbz	r0, 8006cae <__d2b+0x7e>
 8006c78:	f1c0 0320 	rsb	r3, r0, #32
 8006c7c:	fa02 f303 	lsl.w	r3, r2, r3
 8006c80:	430b      	orrs	r3, r1
 8006c82:	40c2      	lsrs	r2, r0
 8006c84:	6163      	str	r3, [r4, #20]
 8006c86:	9201      	str	r2, [sp, #4]
 8006c88:	9b01      	ldr	r3, [sp, #4]
 8006c8a:	61a3      	str	r3, [r4, #24]
 8006c8c:	2b00      	cmp	r3, #0
 8006c8e:	bf0c      	ite	eq
 8006c90:	2201      	moveq	r2, #1
 8006c92:	2202      	movne	r2, #2
 8006c94:	6122      	str	r2, [r4, #16]
 8006c96:	b1a5      	cbz	r5, 8006cc2 <__d2b+0x92>
 8006c98:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 8006c9c:	4405      	add	r5, r0
 8006c9e:	603d      	str	r5, [r7, #0]
 8006ca0:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 8006ca4:	6030      	str	r0, [r6, #0]
 8006ca6:	4620      	mov	r0, r4
 8006ca8:	b003      	add	sp, #12
 8006caa:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8006cae:	6161      	str	r1, [r4, #20]
 8006cb0:	e7ea      	b.n	8006c88 <__d2b+0x58>
 8006cb2:	a801      	add	r0, sp, #4
 8006cb4:	f7ff fd59 	bl	800676a <__lo0bits>
 8006cb8:	9b01      	ldr	r3, [sp, #4]
 8006cba:	6163      	str	r3, [r4, #20]
 8006cbc:	3020      	adds	r0, #32
 8006cbe:	2201      	movs	r2, #1
 8006cc0:	e7e8      	b.n	8006c94 <__d2b+0x64>
 8006cc2:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 8006cc6:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 8006cca:	6038      	str	r0, [r7, #0]
 8006ccc:	6918      	ldr	r0, [r3, #16]
 8006cce:	f7ff fd2d 	bl	800672c <__hi0bits>
 8006cd2:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 8006cd6:	e7e5      	b.n	8006ca4 <__d2b+0x74>
 8006cd8:	08007924 	.word	0x08007924
 8006cdc:	08007935 	.word	0x08007935

08006ce0 <__ssputs_r>:
 8006ce0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006ce4:	688e      	ldr	r6, [r1, #8]
 8006ce6:	461f      	mov	r7, r3
 8006ce8:	42be      	cmp	r6, r7
 8006cea:	680b      	ldr	r3, [r1, #0]
 8006cec:	4682      	mov	sl, r0
 8006cee:	460c      	mov	r4, r1
 8006cf0:	4690      	mov	r8, r2
 8006cf2:	d82d      	bhi.n	8006d50 <__ssputs_r+0x70>
 8006cf4:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8006cf8:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 8006cfc:	d026      	beq.n	8006d4c <__ssputs_r+0x6c>
 8006cfe:	6965      	ldr	r5, [r4, #20]
 8006d00:	6909      	ldr	r1, [r1, #16]
 8006d02:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8006d06:	eba3 0901 	sub.w	r9, r3, r1
 8006d0a:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8006d0e:	1c7b      	adds	r3, r7, #1
 8006d10:	444b      	add	r3, r9
 8006d12:	106d      	asrs	r5, r5, #1
 8006d14:	429d      	cmp	r5, r3
 8006d16:	bf38      	it	cc
 8006d18:	461d      	movcc	r5, r3
 8006d1a:	0553      	lsls	r3, r2, #21
 8006d1c:	d527      	bpl.n	8006d6e <__ssputs_r+0x8e>
 8006d1e:	4629      	mov	r1, r5
 8006d20:	f7ff fbd0 	bl	80064c4 <_malloc_r>
 8006d24:	4606      	mov	r6, r0
 8006d26:	b360      	cbz	r0, 8006d82 <__ssputs_r+0xa2>
 8006d28:	6921      	ldr	r1, [r4, #16]
 8006d2a:	464a      	mov	r2, r9
 8006d2c:	f000 fa06 	bl	800713c <memcpy>
 8006d30:	89a3      	ldrh	r3, [r4, #12]
 8006d32:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 8006d36:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8006d3a:	81a3      	strh	r3, [r4, #12]
 8006d3c:	6126      	str	r6, [r4, #16]
 8006d3e:	6165      	str	r5, [r4, #20]
 8006d40:	444e      	add	r6, r9
 8006d42:	eba5 0509 	sub.w	r5, r5, r9
 8006d46:	6026      	str	r6, [r4, #0]
 8006d48:	60a5      	str	r5, [r4, #8]
 8006d4a:	463e      	mov	r6, r7
 8006d4c:	42be      	cmp	r6, r7
 8006d4e:	d900      	bls.n	8006d52 <__ssputs_r+0x72>
 8006d50:	463e      	mov	r6, r7
 8006d52:	6820      	ldr	r0, [r4, #0]
 8006d54:	4632      	mov	r2, r6
 8006d56:	4641      	mov	r1, r8
 8006d58:	f000 f9c6 	bl	80070e8 <memmove>
 8006d5c:	68a3      	ldr	r3, [r4, #8]
 8006d5e:	1b9b      	subs	r3, r3, r6
 8006d60:	60a3      	str	r3, [r4, #8]
 8006d62:	6823      	ldr	r3, [r4, #0]
 8006d64:	4433      	add	r3, r6
 8006d66:	6023      	str	r3, [r4, #0]
 8006d68:	2000      	movs	r0, #0
 8006d6a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006d6e:	462a      	mov	r2, r5
 8006d70:	f000 fa36 	bl	80071e0 <_realloc_r>
 8006d74:	4606      	mov	r6, r0
 8006d76:	2800      	cmp	r0, #0
 8006d78:	d1e0      	bne.n	8006d3c <__ssputs_r+0x5c>
 8006d7a:	6921      	ldr	r1, [r4, #16]
 8006d7c:	4650      	mov	r0, sl
 8006d7e:	f7ff fb2d 	bl	80063dc <_free_r>
 8006d82:	230c      	movs	r3, #12
 8006d84:	f8ca 3000 	str.w	r3, [sl]
 8006d88:	89a3      	ldrh	r3, [r4, #12]
 8006d8a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8006d8e:	81a3      	strh	r3, [r4, #12]
 8006d90:	f04f 30ff 	mov.w	r0, #4294967295
 8006d94:	e7e9      	b.n	8006d6a <__ssputs_r+0x8a>
	...

08006d98 <_svfiprintf_r>:
 8006d98:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006d9c:	4698      	mov	r8, r3
 8006d9e:	898b      	ldrh	r3, [r1, #12]
 8006da0:	061b      	lsls	r3, r3, #24
 8006da2:	b09d      	sub	sp, #116	@ 0x74
 8006da4:	4607      	mov	r7, r0
 8006da6:	460d      	mov	r5, r1
 8006da8:	4614      	mov	r4, r2
 8006daa:	d510      	bpl.n	8006dce <_svfiprintf_r+0x36>
 8006dac:	690b      	ldr	r3, [r1, #16]
 8006dae:	b973      	cbnz	r3, 8006dce <_svfiprintf_r+0x36>
 8006db0:	2140      	movs	r1, #64	@ 0x40
 8006db2:	f7ff fb87 	bl	80064c4 <_malloc_r>
 8006db6:	6028      	str	r0, [r5, #0]
 8006db8:	6128      	str	r0, [r5, #16]
 8006dba:	b930      	cbnz	r0, 8006dca <_svfiprintf_r+0x32>
 8006dbc:	230c      	movs	r3, #12
 8006dbe:	603b      	str	r3, [r7, #0]
 8006dc0:	f04f 30ff 	mov.w	r0, #4294967295
 8006dc4:	b01d      	add	sp, #116	@ 0x74
 8006dc6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006dca:	2340      	movs	r3, #64	@ 0x40
 8006dcc:	616b      	str	r3, [r5, #20]
 8006dce:	2300      	movs	r3, #0
 8006dd0:	9309      	str	r3, [sp, #36]	@ 0x24
 8006dd2:	2320      	movs	r3, #32
 8006dd4:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8006dd8:	f8cd 800c 	str.w	r8, [sp, #12]
 8006ddc:	2330      	movs	r3, #48	@ 0x30
 8006dde:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 8006f7c <_svfiprintf_r+0x1e4>
 8006de2:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8006de6:	f04f 0901 	mov.w	r9, #1
 8006dea:	4623      	mov	r3, r4
 8006dec:	469a      	mov	sl, r3
 8006dee:	f813 2b01 	ldrb.w	r2, [r3], #1
 8006df2:	b10a      	cbz	r2, 8006df8 <_svfiprintf_r+0x60>
 8006df4:	2a25      	cmp	r2, #37	@ 0x25
 8006df6:	d1f9      	bne.n	8006dec <_svfiprintf_r+0x54>
 8006df8:	ebba 0b04 	subs.w	fp, sl, r4
 8006dfc:	d00b      	beq.n	8006e16 <_svfiprintf_r+0x7e>
 8006dfe:	465b      	mov	r3, fp
 8006e00:	4622      	mov	r2, r4
 8006e02:	4629      	mov	r1, r5
 8006e04:	4638      	mov	r0, r7
 8006e06:	f7ff ff6b 	bl	8006ce0 <__ssputs_r>
 8006e0a:	3001      	adds	r0, #1
 8006e0c:	f000 80a7 	beq.w	8006f5e <_svfiprintf_r+0x1c6>
 8006e10:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8006e12:	445a      	add	r2, fp
 8006e14:	9209      	str	r2, [sp, #36]	@ 0x24
 8006e16:	f89a 3000 	ldrb.w	r3, [sl]
 8006e1a:	2b00      	cmp	r3, #0
 8006e1c:	f000 809f 	beq.w	8006f5e <_svfiprintf_r+0x1c6>
 8006e20:	2300      	movs	r3, #0
 8006e22:	f04f 32ff 	mov.w	r2, #4294967295
 8006e26:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8006e2a:	f10a 0a01 	add.w	sl, sl, #1
 8006e2e:	9304      	str	r3, [sp, #16]
 8006e30:	9307      	str	r3, [sp, #28]
 8006e32:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8006e36:	931a      	str	r3, [sp, #104]	@ 0x68
 8006e38:	4654      	mov	r4, sl
 8006e3a:	2205      	movs	r2, #5
 8006e3c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8006e40:	484e      	ldr	r0, [pc, #312]	@ (8006f7c <_svfiprintf_r+0x1e4>)
 8006e42:	f7f9 f9fd 	bl	8000240 <memchr>
 8006e46:	9a04      	ldr	r2, [sp, #16]
 8006e48:	b9d8      	cbnz	r0, 8006e82 <_svfiprintf_r+0xea>
 8006e4a:	06d0      	lsls	r0, r2, #27
 8006e4c:	bf44      	itt	mi
 8006e4e:	2320      	movmi	r3, #32
 8006e50:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8006e54:	0711      	lsls	r1, r2, #28
 8006e56:	bf44      	itt	mi
 8006e58:	232b      	movmi	r3, #43	@ 0x2b
 8006e5a:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8006e5e:	f89a 3000 	ldrb.w	r3, [sl]
 8006e62:	2b2a      	cmp	r3, #42	@ 0x2a
 8006e64:	d015      	beq.n	8006e92 <_svfiprintf_r+0xfa>
 8006e66:	9a07      	ldr	r2, [sp, #28]
 8006e68:	4654      	mov	r4, sl
 8006e6a:	2000      	movs	r0, #0
 8006e6c:	f04f 0c0a 	mov.w	ip, #10
 8006e70:	4621      	mov	r1, r4
 8006e72:	f811 3b01 	ldrb.w	r3, [r1], #1
 8006e76:	3b30      	subs	r3, #48	@ 0x30
 8006e78:	2b09      	cmp	r3, #9
 8006e7a:	d94b      	bls.n	8006f14 <_svfiprintf_r+0x17c>
 8006e7c:	b1b0      	cbz	r0, 8006eac <_svfiprintf_r+0x114>
 8006e7e:	9207      	str	r2, [sp, #28]
 8006e80:	e014      	b.n	8006eac <_svfiprintf_r+0x114>
 8006e82:	eba0 0308 	sub.w	r3, r0, r8
 8006e86:	fa09 f303 	lsl.w	r3, r9, r3
 8006e8a:	4313      	orrs	r3, r2
 8006e8c:	9304      	str	r3, [sp, #16]
 8006e8e:	46a2      	mov	sl, r4
 8006e90:	e7d2      	b.n	8006e38 <_svfiprintf_r+0xa0>
 8006e92:	9b03      	ldr	r3, [sp, #12]
 8006e94:	1d19      	adds	r1, r3, #4
 8006e96:	681b      	ldr	r3, [r3, #0]
 8006e98:	9103      	str	r1, [sp, #12]
 8006e9a:	2b00      	cmp	r3, #0
 8006e9c:	bfbb      	ittet	lt
 8006e9e:	425b      	neglt	r3, r3
 8006ea0:	f042 0202 	orrlt.w	r2, r2, #2
 8006ea4:	9307      	strge	r3, [sp, #28]
 8006ea6:	9307      	strlt	r3, [sp, #28]
 8006ea8:	bfb8      	it	lt
 8006eaa:	9204      	strlt	r2, [sp, #16]
 8006eac:	7823      	ldrb	r3, [r4, #0]
 8006eae:	2b2e      	cmp	r3, #46	@ 0x2e
 8006eb0:	d10a      	bne.n	8006ec8 <_svfiprintf_r+0x130>
 8006eb2:	7863      	ldrb	r3, [r4, #1]
 8006eb4:	2b2a      	cmp	r3, #42	@ 0x2a
 8006eb6:	d132      	bne.n	8006f1e <_svfiprintf_r+0x186>
 8006eb8:	9b03      	ldr	r3, [sp, #12]
 8006eba:	1d1a      	adds	r2, r3, #4
 8006ebc:	681b      	ldr	r3, [r3, #0]
 8006ebe:	9203      	str	r2, [sp, #12]
 8006ec0:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8006ec4:	3402      	adds	r4, #2
 8006ec6:	9305      	str	r3, [sp, #20]
 8006ec8:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 8006f8c <_svfiprintf_r+0x1f4>
 8006ecc:	7821      	ldrb	r1, [r4, #0]
 8006ece:	2203      	movs	r2, #3
 8006ed0:	4650      	mov	r0, sl
 8006ed2:	f7f9 f9b5 	bl	8000240 <memchr>
 8006ed6:	b138      	cbz	r0, 8006ee8 <_svfiprintf_r+0x150>
 8006ed8:	9b04      	ldr	r3, [sp, #16]
 8006eda:	eba0 000a 	sub.w	r0, r0, sl
 8006ede:	2240      	movs	r2, #64	@ 0x40
 8006ee0:	4082      	lsls	r2, r0
 8006ee2:	4313      	orrs	r3, r2
 8006ee4:	3401      	adds	r4, #1
 8006ee6:	9304      	str	r3, [sp, #16]
 8006ee8:	f814 1b01 	ldrb.w	r1, [r4], #1
 8006eec:	4824      	ldr	r0, [pc, #144]	@ (8006f80 <_svfiprintf_r+0x1e8>)
 8006eee:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8006ef2:	2206      	movs	r2, #6
 8006ef4:	f7f9 f9a4 	bl	8000240 <memchr>
 8006ef8:	2800      	cmp	r0, #0
 8006efa:	d036      	beq.n	8006f6a <_svfiprintf_r+0x1d2>
 8006efc:	4b21      	ldr	r3, [pc, #132]	@ (8006f84 <_svfiprintf_r+0x1ec>)
 8006efe:	bb1b      	cbnz	r3, 8006f48 <_svfiprintf_r+0x1b0>
 8006f00:	9b03      	ldr	r3, [sp, #12]
 8006f02:	3307      	adds	r3, #7
 8006f04:	f023 0307 	bic.w	r3, r3, #7
 8006f08:	3308      	adds	r3, #8
 8006f0a:	9303      	str	r3, [sp, #12]
 8006f0c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006f0e:	4433      	add	r3, r6
 8006f10:	9309      	str	r3, [sp, #36]	@ 0x24
 8006f12:	e76a      	b.n	8006dea <_svfiprintf_r+0x52>
 8006f14:	fb0c 3202 	mla	r2, ip, r2, r3
 8006f18:	460c      	mov	r4, r1
 8006f1a:	2001      	movs	r0, #1
 8006f1c:	e7a8      	b.n	8006e70 <_svfiprintf_r+0xd8>
 8006f1e:	2300      	movs	r3, #0
 8006f20:	3401      	adds	r4, #1
 8006f22:	9305      	str	r3, [sp, #20]
 8006f24:	4619      	mov	r1, r3
 8006f26:	f04f 0c0a 	mov.w	ip, #10
 8006f2a:	4620      	mov	r0, r4
 8006f2c:	f810 2b01 	ldrb.w	r2, [r0], #1
 8006f30:	3a30      	subs	r2, #48	@ 0x30
 8006f32:	2a09      	cmp	r2, #9
 8006f34:	d903      	bls.n	8006f3e <_svfiprintf_r+0x1a6>
 8006f36:	2b00      	cmp	r3, #0
 8006f38:	d0c6      	beq.n	8006ec8 <_svfiprintf_r+0x130>
 8006f3a:	9105      	str	r1, [sp, #20]
 8006f3c:	e7c4      	b.n	8006ec8 <_svfiprintf_r+0x130>
 8006f3e:	fb0c 2101 	mla	r1, ip, r1, r2
 8006f42:	4604      	mov	r4, r0
 8006f44:	2301      	movs	r3, #1
 8006f46:	e7f0      	b.n	8006f2a <_svfiprintf_r+0x192>
 8006f48:	ab03      	add	r3, sp, #12
 8006f4a:	9300      	str	r3, [sp, #0]
 8006f4c:	462a      	mov	r2, r5
 8006f4e:	4b0e      	ldr	r3, [pc, #56]	@ (8006f88 <_svfiprintf_r+0x1f0>)
 8006f50:	a904      	add	r1, sp, #16
 8006f52:	4638      	mov	r0, r7
 8006f54:	f7fd ff14 	bl	8004d80 <_printf_float>
 8006f58:	1c42      	adds	r2, r0, #1
 8006f5a:	4606      	mov	r6, r0
 8006f5c:	d1d6      	bne.n	8006f0c <_svfiprintf_r+0x174>
 8006f5e:	89ab      	ldrh	r3, [r5, #12]
 8006f60:	065b      	lsls	r3, r3, #25
 8006f62:	f53f af2d 	bmi.w	8006dc0 <_svfiprintf_r+0x28>
 8006f66:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8006f68:	e72c      	b.n	8006dc4 <_svfiprintf_r+0x2c>
 8006f6a:	ab03      	add	r3, sp, #12
 8006f6c:	9300      	str	r3, [sp, #0]
 8006f6e:	462a      	mov	r2, r5
 8006f70:	4b05      	ldr	r3, [pc, #20]	@ (8006f88 <_svfiprintf_r+0x1f0>)
 8006f72:	a904      	add	r1, sp, #16
 8006f74:	4638      	mov	r0, r7
 8006f76:	f7fe f98b 	bl	8005290 <_printf_i>
 8006f7a:	e7ed      	b.n	8006f58 <_svfiprintf_r+0x1c0>
 8006f7c:	08007a90 	.word	0x08007a90
 8006f80:	08007a9a 	.word	0x08007a9a
 8006f84:	08004d81 	.word	0x08004d81
 8006f88:	08006ce1 	.word	0x08006ce1
 8006f8c:	08007a96 	.word	0x08007a96

08006f90 <__sflush_r>:
 8006f90:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8006f94:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006f98:	0716      	lsls	r6, r2, #28
 8006f9a:	4605      	mov	r5, r0
 8006f9c:	460c      	mov	r4, r1
 8006f9e:	d454      	bmi.n	800704a <__sflush_r+0xba>
 8006fa0:	684b      	ldr	r3, [r1, #4]
 8006fa2:	2b00      	cmp	r3, #0
 8006fa4:	dc02      	bgt.n	8006fac <__sflush_r+0x1c>
 8006fa6:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 8006fa8:	2b00      	cmp	r3, #0
 8006faa:	dd48      	ble.n	800703e <__sflush_r+0xae>
 8006fac:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8006fae:	2e00      	cmp	r6, #0
 8006fb0:	d045      	beq.n	800703e <__sflush_r+0xae>
 8006fb2:	2300      	movs	r3, #0
 8006fb4:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 8006fb8:	682f      	ldr	r7, [r5, #0]
 8006fba:	6a21      	ldr	r1, [r4, #32]
 8006fbc:	602b      	str	r3, [r5, #0]
 8006fbe:	d030      	beq.n	8007022 <__sflush_r+0x92>
 8006fc0:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8006fc2:	89a3      	ldrh	r3, [r4, #12]
 8006fc4:	0759      	lsls	r1, r3, #29
 8006fc6:	d505      	bpl.n	8006fd4 <__sflush_r+0x44>
 8006fc8:	6863      	ldr	r3, [r4, #4]
 8006fca:	1ad2      	subs	r2, r2, r3
 8006fcc:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8006fce:	b10b      	cbz	r3, 8006fd4 <__sflush_r+0x44>
 8006fd0:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8006fd2:	1ad2      	subs	r2, r2, r3
 8006fd4:	2300      	movs	r3, #0
 8006fd6:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8006fd8:	6a21      	ldr	r1, [r4, #32]
 8006fda:	4628      	mov	r0, r5
 8006fdc:	47b0      	blx	r6
 8006fde:	1c43      	adds	r3, r0, #1
 8006fe0:	89a3      	ldrh	r3, [r4, #12]
 8006fe2:	d106      	bne.n	8006ff2 <__sflush_r+0x62>
 8006fe4:	6829      	ldr	r1, [r5, #0]
 8006fe6:	291d      	cmp	r1, #29
 8006fe8:	d82b      	bhi.n	8007042 <__sflush_r+0xb2>
 8006fea:	4a2a      	ldr	r2, [pc, #168]	@ (8007094 <__sflush_r+0x104>)
 8006fec:	410a      	asrs	r2, r1
 8006fee:	07d6      	lsls	r6, r2, #31
 8006ff0:	d427      	bmi.n	8007042 <__sflush_r+0xb2>
 8006ff2:	2200      	movs	r2, #0
 8006ff4:	6062      	str	r2, [r4, #4]
 8006ff6:	04d9      	lsls	r1, r3, #19
 8006ff8:	6922      	ldr	r2, [r4, #16]
 8006ffa:	6022      	str	r2, [r4, #0]
 8006ffc:	d504      	bpl.n	8007008 <__sflush_r+0x78>
 8006ffe:	1c42      	adds	r2, r0, #1
 8007000:	d101      	bne.n	8007006 <__sflush_r+0x76>
 8007002:	682b      	ldr	r3, [r5, #0]
 8007004:	b903      	cbnz	r3, 8007008 <__sflush_r+0x78>
 8007006:	6560      	str	r0, [r4, #84]	@ 0x54
 8007008:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800700a:	602f      	str	r7, [r5, #0]
 800700c:	b1b9      	cbz	r1, 800703e <__sflush_r+0xae>
 800700e:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8007012:	4299      	cmp	r1, r3
 8007014:	d002      	beq.n	800701c <__sflush_r+0x8c>
 8007016:	4628      	mov	r0, r5
 8007018:	f7ff f9e0 	bl	80063dc <_free_r>
 800701c:	2300      	movs	r3, #0
 800701e:	6363      	str	r3, [r4, #52]	@ 0x34
 8007020:	e00d      	b.n	800703e <__sflush_r+0xae>
 8007022:	2301      	movs	r3, #1
 8007024:	4628      	mov	r0, r5
 8007026:	47b0      	blx	r6
 8007028:	4602      	mov	r2, r0
 800702a:	1c50      	adds	r0, r2, #1
 800702c:	d1c9      	bne.n	8006fc2 <__sflush_r+0x32>
 800702e:	682b      	ldr	r3, [r5, #0]
 8007030:	2b00      	cmp	r3, #0
 8007032:	d0c6      	beq.n	8006fc2 <__sflush_r+0x32>
 8007034:	2b1d      	cmp	r3, #29
 8007036:	d001      	beq.n	800703c <__sflush_r+0xac>
 8007038:	2b16      	cmp	r3, #22
 800703a:	d11e      	bne.n	800707a <__sflush_r+0xea>
 800703c:	602f      	str	r7, [r5, #0]
 800703e:	2000      	movs	r0, #0
 8007040:	e022      	b.n	8007088 <__sflush_r+0xf8>
 8007042:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8007046:	b21b      	sxth	r3, r3
 8007048:	e01b      	b.n	8007082 <__sflush_r+0xf2>
 800704a:	690f      	ldr	r7, [r1, #16]
 800704c:	2f00      	cmp	r7, #0
 800704e:	d0f6      	beq.n	800703e <__sflush_r+0xae>
 8007050:	0793      	lsls	r3, r2, #30
 8007052:	680e      	ldr	r6, [r1, #0]
 8007054:	bf08      	it	eq
 8007056:	694b      	ldreq	r3, [r1, #20]
 8007058:	600f      	str	r7, [r1, #0]
 800705a:	bf18      	it	ne
 800705c:	2300      	movne	r3, #0
 800705e:	eba6 0807 	sub.w	r8, r6, r7
 8007062:	608b      	str	r3, [r1, #8]
 8007064:	f1b8 0f00 	cmp.w	r8, #0
 8007068:	dde9      	ble.n	800703e <__sflush_r+0xae>
 800706a:	6a21      	ldr	r1, [r4, #32]
 800706c:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 800706e:	4643      	mov	r3, r8
 8007070:	463a      	mov	r2, r7
 8007072:	4628      	mov	r0, r5
 8007074:	47b0      	blx	r6
 8007076:	2800      	cmp	r0, #0
 8007078:	dc08      	bgt.n	800708c <__sflush_r+0xfc>
 800707a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800707e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8007082:	81a3      	strh	r3, [r4, #12]
 8007084:	f04f 30ff 	mov.w	r0, #4294967295
 8007088:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800708c:	4407      	add	r7, r0
 800708e:	eba8 0800 	sub.w	r8, r8, r0
 8007092:	e7e7      	b.n	8007064 <__sflush_r+0xd4>
 8007094:	dfbffffe 	.word	0xdfbffffe

08007098 <_fflush_r>:
 8007098:	b538      	push	{r3, r4, r5, lr}
 800709a:	690b      	ldr	r3, [r1, #16]
 800709c:	4605      	mov	r5, r0
 800709e:	460c      	mov	r4, r1
 80070a0:	b913      	cbnz	r3, 80070a8 <_fflush_r+0x10>
 80070a2:	2500      	movs	r5, #0
 80070a4:	4628      	mov	r0, r5
 80070a6:	bd38      	pop	{r3, r4, r5, pc}
 80070a8:	b118      	cbz	r0, 80070b2 <_fflush_r+0x1a>
 80070aa:	6a03      	ldr	r3, [r0, #32]
 80070ac:	b90b      	cbnz	r3, 80070b2 <_fflush_r+0x1a>
 80070ae:	f7fe fa9b 	bl	80055e8 <__sinit>
 80070b2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80070b6:	2b00      	cmp	r3, #0
 80070b8:	d0f3      	beq.n	80070a2 <_fflush_r+0xa>
 80070ba:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 80070bc:	07d0      	lsls	r0, r2, #31
 80070be:	d404      	bmi.n	80070ca <_fflush_r+0x32>
 80070c0:	0599      	lsls	r1, r3, #22
 80070c2:	d402      	bmi.n	80070ca <_fflush_r+0x32>
 80070c4:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80070c6:	f7fe fba6 	bl	8005816 <__retarget_lock_acquire_recursive>
 80070ca:	4628      	mov	r0, r5
 80070cc:	4621      	mov	r1, r4
 80070ce:	f7ff ff5f 	bl	8006f90 <__sflush_r>
 80070d2:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 80070d4:	07da      	lsls	r2, r3, #31
 80070d6:	4605      	mov	r5, r0
 80070d8:	d4e4      	bmi.n	80070a4 <_fflush_r+0xc>
 80070da:	89a3      	ldrh	r3, [r4, #12]
 80070dc:	059b      	lsls	r3, r3, #22
 80070de:	d4e1      	bmi.n	80070a4 <_fflush_r+0xc>
 80070e0:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80070e2:	f7fe fb99 	bl	8005818 <__retarget_lock_release_recursive>
 80070e6:	e7dd      	b.n	80070a4 <_fflush_r+0xc>

080070e8 <memmove>:
 80070e8:	4288      	cmp	r0, r1
 80070ea:	b510      	push	{r4, lr}
 80070ec:	eb01 0402 	add.w	r4, r1, r2
 80070f0:	d902      	bls.n	80070f8 <memmove+0x10>
 80070f2:	4284      	cmp	r4, r0
 80070f4:	4623      	mov	r3, r4
 80070f6:	d807      	bhi.n	8007108 <memmove+0x20>
 80070f8:	1e43      	subs	r3, r0, #1
 80070fa:	42a1      	cmp	r1, r4
 80070fc:	d008      	beq.n	8007110 <memmove+0x28>
 80070fe:	f811 2b01 	ldrb.w	r2, [r1], #1
 8007102:	f803 2f01 	strb.w	r2, [r3, #1]!
 8007106:	e7f8      	b.n	80070fa <memmove+0x12>
 8007108:	4402      	add	r2, r0
 800710a:	4601      	mov	r1, r0
 800710c:	428a      	cmp	r2, r1
 800710e:	d100      	bne.n	8007112 <memmove+0x2a>
 8007110:	bd10      	pop	{r4, pc}
 8007112:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8007116:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800711a:	e7f7      	b.n	800710c <memmove+0x24>

0800711c <_sbrk_r>:
 800711c:	b538      	push	{r3, r4, r5, lr}
 800711e:	4d06      	ldr	r5, [pc, #24]	@ (8007138 <_sbrk_r+0x1c>)
 8007120:	2300      	movs	r3, #0
 8007122:	4604      	mov	r4, r0
 8007124:	4608      	mov	r0, r1
 8007126:	602b      	str	r3, [r5, #0]
 8007128:	f7fa faba 	bl	80016a0 <_sbrk>
 800712c:	1c43      	adds	r3, r0, #1
 800712e:	d102      	bne.n	8007136 <_sbrk_r+0x1a>
 8007130:	682b      	ldr	r3, [r5, #0]
 8007132:	b103      	cbz	r3, 8007136 <_sbrk_r+0x1a>
 8007134:	6023      	str	r3, [r4, #0]
 8007136:	bd38      	pop	{r3, r4, r5, pc}
 8007138:	20000514 	.word	0x20000514

0800713c <memcpy>:
 800713c:	440a      	add	r2, r1
 800713e:	4291      	cmp	r1, r2
 8007140:	f100 33ff 	add.w	r3, r0, #4294967295
 8007144:	d100      	bne.n	8007148 <memcpy+0xc>
 8007146:	4770      	bx	lr
 8007148:	b510      	push	{r4, lr}
 800714a:	f811 4b01 	ldrb.w	r4, [r1], #1
 800714e:	f803 4f01 	strb.w	r4, [r3, #1]!
 8007152:	4291      	cmp	r1, r2
 8007154:	d1f9      	bne.n	800714a <memcpy+0xe>
 8007156:	bd10      	pop	{r4, pc}

08007158 <__assert_func>:
 8007158:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800715a:	4614      	mov	r4, r2
 800715c:	461a      	mov	r2, r3
 800715e:	4b09      	ldr	r3, [pc, #36]	@ (8007184 <__assert_func+0x2c>)
 8007160:	681b      	ldr	r3, [r3, #0]
 8007162:	4605      	mov	r5, r0
 8007164:	68d8      	ldr	r0, [r3, #12]
 8007166:	b954      	cbnz	r4, 800717e <__assert_func+0x26>
 8007168:	4b07      	ldr	r3, [pc, #28]	@ (8007188 <__assert_func+0x30>)
 800716a:	461c      	mov	r4, r3
 800716c:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8007170:	9100      	str	r1, [sp, #0]
 8007172:	462b      	mov	r3, r5
 8007174:	4905      	ldr	r1, [pc, #20]	@ (800718c <__assert_func+0x34>)
 8007176:	f000 f86f 	bl	8007258 <fiprintf>
 800717a:	f000 f87f 	bl	800727c <abort>
 800717e:	4b04      	ldr	r3, [pc, #16]	@ (8007190 <__assert_func+0x38>)
 8007180:	e7f4      	b.n	800716c <__assert_func+0x14>
 8007182:	bf00      	nop
 8007184:	20000018 	.word	0x20000018
 8007188:	08007ae6 	.word	0x08007ae6
 800718c:	08007ab8 	.word	0x08007ab8
 8007190:	08007aab 	.word	0x08007aab

08007194 <_calloc_r>:
 8007194:	b570      	push	{r4, r5, r6, lr}
 8007196:	fba1 5402 	umull	r5, r4, r1, r2
 800719a:	b93c      	cbnz	r4, 80071ac <_calloc_r+0x18>
 800719c:	4629      	mov	r1, r5
 800719e:	f7ff f991 	bl	80064c4 <_malloc_r>
 80071a2:	4606      	mov	r6, r0
 80071a4:	b928      	cbnz	r0, 80071b2 <_calloc_r+0x1e>
 80071a6:	2600      	movs	r6, #0
 80071a8:	4630      	mov	r0, r6
 80071aa:	bd70      	pop	{r4, r5, r6, pc}
 80071ac:	220c      	movs	r2, #12
 80071ae:	6002      	str	r2, [r0, #0]
 80071b0:	e7f9      	b.n	80071a6 <_calloc_r+0x12>
 80071b2:	462a      	mov	r2, r5
 80071b4:	4621      	mov	r1, r4
 80071b6:	f7fe fab0 	bl	800571a <memset>
 80071ba:	e7f5      	b.n	80071a8 <_calloc_r+0x14>

080071bc <__ascii_mbtowc>:
 80071bc:	b082      	sub	sp, #8
 80071be:	b901      	cbnz	r1, 80071c2 <__ascii_mbtowc+0x6>
 80071c0:	a901      	add	r1, sp, #4
 80071c2:	b142      	cbz	r2, 80071d6 <__ascii_mbtowc+0x1a>
 80071c4:	b14b      	cbz	r3, 80071da <__ascii_mbtowc+0x1e>
 80071c6:	7813      	ldrb	r3, [r2, #0]
 80071c8:	600b      	str	r3, [r1, #0]
 80071ca:	7812      	ldrb	r2, [r2, #0]
 80071cc:	1e10      	subs	r0, r2, #0
 80071ce:	bf18      	it	ne
 80071d0:	2001      	movne	r0, #1
 80071d2:	b002      	add	sp, #8
 80071d4:	4770      	bx	lr
 80071d6:	4610      	mov	r0, r2
 80071d8:	e7fb      	b.n	80071d2 <__ascii_mbtowc+0x16>
 80071da:	f06f 0001 	mvn.w	r0, #1
 80071de:	e7f8      	b.n	80071d2 <__ascii_mbtowc+0x16>

080071e0 <_realloc_r>:
 80071e0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80071e4:	4680      	mov	r8, r0
 80071e6:	4615      	mov	r5, r2
 80071e8:	460c      	mov	r4, r1
 80071ea:	b921      	cbnz	r1, 80071f6 <_realloc_r+0x16>
 80071ec:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80071f0:	4611      	mov	r1, r2
 80071f2:	f7ff b967 	b.w	80064c4 <_malloc_r>
 80071f6:	b92a      	cbnz	r2, 8007204 <_realloc_r+0x24>
 80071f8:	f7ff f8f0 	bl	80063dc <_free_r>
 80071fc:	2400      	movs	r4, #0
 80071fe:	4620      	mov	r0, r4
 8007200:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8007204:	f000 f841 	bl	800728a <_malloc_usable_size_r>
 8007208:	4285      	cmp	r5, r0
 800720a:	4606      	mov	r6, r0
 800720c:	d802      	bhi.n	8007214 <_realloc_r+0x34>
 800720e:	ebb5 0f50 	cmp.w	r5, r0, lsr #1
 8007212:	d8f4      	bhi.n	80071fe <_realloc_r+0x1e>
 8007214:	4629      	mov	r1, r5
 8007216:	4640      	mov	r0, r8
 8007218:	f7ff f954 	bl	80064c4 <_malloc_r>
 800721c:	4607      	mov	r7, r0
 800721e:	2800      	cmp	r0, #0
 8007220:	d0ec      	beq.n	80071fc <_realloc_r+0x1c>
 8007222:	42b5      	cmp	r5, r6
 8007224:	462a      	mov	r2, r5
 8007226:	4621      	mov	r1, r4
 8007228:	bf28      	it	cs
 800722a:	4632      	movcs	r2, r6
 800722c:	f7ff ff86 	bl	800713c <memcpy>
 8007230:	4621      	mov	r1, r4
 8007232:	4640      	mov	r0, r8
 8007234:	f7ff f8d2 	bl	80063dc <_free_r>
 8007238:	463c      	mov	r4, r7
 800723a:	e7e0      	b.n	80071fe <_realloc_r+0x1e>

0800723c <__ascii_wctomb>:
 800723c:	4603      	mov	r3, r0
 800723e:	4608      	mov	r0, r1
 8007240:	b141      	cbz	r1, 8007254 <__ascii_wctomb+0x18>
 8007242:	2aff      	cmp	r2, #255	@ 0xff
 8007244:	d904      	bls.n	8007250 <__ascii_wctomb+0x14>
 8007246:	228a      	movs	r2, #138	@ 0x8a
 8007248:	601a      	str	r2, [r3, #0]
 800724a:	f04f 30ff 	mov.w	r0, #4294967295
 800724e:	4770      	bx	lr
 8007250:	700a      	strb	r2, [r1, #0]
 8007252:	2001      	movs	r0, #1
 8007254:	4770      	bx	lr
	...

08007258 <fiprintf>:
 8007258:	b40e      	push	{r1, r2, r3}
 800725a:	b503      	push	{r0, r1, lr}
 800725c:	4601      	mov	r1, r0
 800725e:	ab03      	add	r3, sp, #12
 8007260:	4805      	ldr	r0, [pc, #20]	@ (8007278 <fiprintf+0x20>)
 8007262:	f853 2b04 	ldr.w	r2, [r3], #4
 8007266:	6800      	ldr	r0, [r0, #0]
 8007268:	9301      	str	r3, [sp, #4]
 800726a:	f000 f83f 	bl	80072ec <_vfiprintf_r>
 800726e:	b002      	add	sp, #8
 8007270:	f85d eb04 	ldr.w	lr, [sp], #4
 8007274:	b003      	add	sp, #12
 8007276:	4770      	bx	lr
 8007278:	20000018 	.word	0x20000018

0800727c <abort>:
 800727c:	b508      	push	{r3, lr}
 800727e:	2006      	movs	r0, #6
 8007280:	f000 fa08 	bl	8007694 <raise>
 8007284:	2001      	movs	r0, #1
 8007286:	f7fa f992 	bl	80015ae <_exit>

0800728a <_malloc_usable_size_r>:
 800728a:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800728e:	1f18      	subs	r0, r3, #4
 8007290:	2b00      	cmp	r3, #0
 8007292:	bfbc      	itt	lt
 8007294:	580b      	ldrlt	r3, [r1, r0]
 8007296:	18c0      	addlt	r0, r0, r3
 8007298:	4770      	bx	lr

0800729a <__sfputc_r>:
 800729a:	6893      	ldr	r3, [r2, #8]
 800729c:	3b01      	subs	r3, #1
 800729e:	2b00      	cmp	r3, #0
 80072a0:	b410      	push	{r4}
 80072a2:	6093      	str	r3, [r2, #8]
 80072a4:	da08      	bge.n	80072b8 <__sfputc_r+0x1e>
 80072a6:	6994      	ldr	r4, [r2, #24]
 80072a8:	42a3      	cmp	r3, r4
 80072aa:	db01      	blt.n	80072b0 <__sfputc_r+0x16>
 80072ac:	290a      	cmp	r1, #10
 80072ae:	d103      	bne.n	80072b8 <__sfputc_r+0x1e>
 80072b0:	f85d 4b04 	ldr.w	r4, [sp], #4
 80072b4:	f000 b932 	b.w	800751c <__swbuf_r>
 80072b8:	6813      	ldr	r3, [r2, #0]
 80072ba:	1c58      	adds	r0, r3, #1
 80072bc:	6010      	str	r0, [r2, #0]
 80072be:	7019      	strb	r1, [r3, #0]
 80072c0:	4608      	mov	r0, r1
 80072c2:	f85d 4b04 	ldr.w	r4, [sp], #4
 80072c6:	4770      	bx	lr

080072c8 <__sfputs_r>:
 80072c8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80072ca:	4606      	mov	r6, r0
 80072cc:	460f      	mov	r7, r1
 80072ce:	4614      	mov	r4, r2
 80072d0:	18d5      	adds	r5, r2, r3
 80072d2:	42ac      	cmp	r4, r5
 80072d4:	d101      	bne.n	80072da <__sfputs_r+0x12>
 80072d6:	2000      	movs	r0, #0
 80072d8:	e007      	b.n	80072ea <__sfputs_r+0x22>
 80072da:	f814 1b01 	ldrb.w	r1, [r4], #1
 80072de:	463a      	mov	r2, r7
 80072e0:	4630      	mov	r0, r6
 80072e2:	f7ff ffda 	bl	800729a <__sfputc_r>
 80072e6:	1c43      	adds	r3, r0, #1
 80072e8:	d1f3      	bne.n	80072d2 <__sfputs_r+0xa>
 80072ea:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

080072ec <_vfiprintf_r>:
 80072ec:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80072f0:	460d      	mov	r5, r1
 80072f2:	b09d      	sub	sp, #116	@ 0x74
 80072f4:	4614      	mov	r4, r2
 80072f6:	4698      	mov	r8, r3
 80072f8:	4606      	mov	r6, r0
 80072fa:	b118      	cbz	r0, 8007304 <_vfiprintf_r+0x18>
 80072fc:	6a03      	ldr	r3, [r0, #32]
 80072fe:	b90b      	cbnz	r3, 8007304 <_vfiprintf_r+0x18>
 8007300:	f7fe f972 	bl	80055e8 <__sinit>
 8007304:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8007306:	07d9      	lsls	r1, r3, #31
 8007308:	d405      	bmi.n	8007316 <_vfiprintf_r+0x2a>
 800730a:	89ab      	ldrh	r3, [r5, #12]
 800730c:	059a      	lsls	r2, r3, #22
 800730e:	d402      	bmi.n	8007316 <_vfiprintf_r+0x2a>
 8007310:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8007312:	f7fe fa80 	bl	8005816 <__retarget_lock_acquire_recursive>
 8007316:	89ab      	ldrh	r3, [r5, #12]
 8007318:	071b      	lsls	r3, r3, #28
 800731a:	d501      	bpl.n	8007320 <_vfiprintf_r+0x34>
 800731c:	692b      	ldr	r3, [r5, #16]
 800731e:	b99b      	cbnz	r3, 8007348 <_vfiprintf_r+0x5c>
 8007320:	4629      	mov	r1, r5
 8007322:	4630      	mov	r0, r6
 8007324:	f000 f938 	bl	8007598 <__swsetup_r>
 8007328:	b170      	cbz	r0, 8007348 <_vfiprintf_r+0x5c>
 800732a:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800732c:	07dc      	lsls	r4, r3, #31
 800732e:	d504      	bpl.n	800733a <_vfiprintf_r+0x4e>
 8007330:	f04f 30ff 	mov.w	r0, #4294967295
 8007334:	b01d      	add	sp, #116	@ 0x74
 8007336:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800733a:	89ab      	ldrh	r3, [r5, #12]
 800733c:	0598      	lsls	r0, r3, #22
 800733e:	d4f7      	bmi.n	8007330 <_vfiprintf_r+0x44>
 8007340:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8007342:	f7fe fa69 	bl	8005818 <__retarget_lock_release_recursive>
 8007346:	e7f3      	b.n	8007330 <_vfiprintf_r+0x44>
 8007348:	2300      	movs	r3, #0
 800734a:	9309      	str	r3, [sp, #36]	@ 0x24
 800734c:	2320      	movs	r3, #32
 800734e:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8007352:	f8cd 800c 	str.w	r8, [sp, #12]
 8007356:	2330      	movs	r3, #48	@ 0x30
 8007358:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 8007508 <_vfiprintf_r+0x21c>
 800735c:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8007360:	f04f 0901 	mov.w	r9, #1
 8007364:	4623      	mov	r3, r4
 8007366:	469a      	mov	sl, r3
 8007368:	f813 2b01 	ldrb.w	r2, [r3], #1
 800736c:	b10a      	cbz	r2, 8007372 <_vfiprintf_r+0x86>
 800736e:	2a25      	cmp	r2, #37	@ 0x25
 8007370:	d1f9      	bne.n	8007366 <_vfiprintf_r+0x7a>
 8007372:	ebba 0b04 	subs.w	fp, sl, r4
 8007376:	d00b      	beq.n	8007390 <_vfiprintf_r+0xa4>
 8007378:	465b      	mov	r3, fp
 800737a:	4622      	mov	r2, r4
 800737c:	4629      	mov	r1, r5
 800737e:	4630      	mov	r0, r6
 8007380:	f7ff ffa2 	bl	80072c8 <__sfputs_r>
 8007384:	3001      	adds	r0, #1
 8007386:	f000 80a7 	beq.w	80074d8 <_vfiprintf_r+0x1ec>
 800738a:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800738c:	445a      	add	r2, fp
 800738e:	9209      	str	r2, [sp, #36]	@ 0x24
 8007390:	f89a 3000 	ldrb.w	r3, [sl]
 8007394:	2b00      	cmp	r3, #0
 8007396:	f000 809f 	beq.w	80074d8 <_vfiprintf_r+0x1ec>
 800739a:	2300      	movs	r3, #0
 800739c:	f04f 32ff 	mov.w	r2, #4294967295
 80073a0:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80073a4:	f10a 0a01 	add.w	sl, sl, #1
 80073a8:	9304      	str	r3, [sp, #16]
 80073aa:	9307      	str	r3, [sp, #28]
 80073ac:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 80073b0:	931a      	str	r3, [sp, #104]	@ 0x68
 80073b2:	4654      	mov	r4, sl
 80073b4:	2205      	movs	r2, #5
 80073b6:	f814 1b01 	ldrb.w	r1, [r4], #1
 80073ba:	4853      	ldr	r0, [pc, #332]	@ (8007508 <_vfiprintf_r+0x21c>)
 80073bc:	f7f8 ff40 	bl	8000240 <memchr>
 80073c0:	9a04      	ldr	r2, [sp, #16]
 80073c2:	b9d8      	cbnz	r0, 80073fc <_vfiprintf_r+0x110>
 80073c4:	06d1      	lsls	r1, r2, #27
 80073c6:	bf44      	itt	mi
 80073c8:	2320      	movmi	r3, #32
 80073ca:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80073ce:	0713      	lsls	r3, r2, #28
 80073d0:	bf44      	itt	mi
 80073d2:	232b      	movmi	r3, #43	@ 0x2b
 80073d4:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80073d8:	f89a 3000 	ldrb.w	r3, [sl]
 80073dc:	2b2a      	cmp	r3, #42	@ 0x2a
 80073de:	d015      	beq.n	800740c <_vfiprintf_r+0x120>
 80073e0:	9a07      	ldr	r2, [sp, #28]
 80073e2:	4654      	mov	r4, sl
 80073e4:	2000      	movs	r0, #0
 80073e6:	f04f 0c0a 	mov.w	ip, #10
 80073ea:	4621      	mov	r1, r4
 80073ec:	f811 3b01 	ldrb.w	r3, [r1], #1
 80073f0:	3b30      	subs	r3, #48	@ 0x30
 80073f2:	2b09      	cmp	r3, #9
 80073f4:	d94b      	bls.n	800748e <_vfiprintf_r+0x1a2>
 80073f6:	b1b0      	cbz	r0, 8007426 <_vfiprintf_r+0x13a>
 80073f8:	9207      	str	r2, [sp, #28]
 80073fa:	e014      	b.n	8007426 <_vfiprintf_r+0x13a>
 80073fc:	eba0 0308 	sub.w	r3, r0, r8
 8007400:	fa09 f303 	lsl.w	r3, r9, r3
 8007404:	4313      	orrs	r3, r2
 8007406:	9304      	str	r3, [sp, #16]
 8007408:	46a2      	mov	sl, r4
 800740a:	e7d2      	b.n	80073b2 <_vfiprintf_r+0xc6>
 800740c:	9b03      	ldr	r3, [sp, #12]
 800740e:	1d19      	adds	r1, r3, #4
 8007410:	681b      	ldr	r3, [r3, #0]
 8007412:	9103      	str	r1, [sp, #12]
 8007414:	2b00      	cmp	r3, #0
 8007416:	bfbb      	ittet	lt
 8007418:	425b      	neglt	r3, r3
 800741a:	f042 0202 	orrlt.w	r2, r2, #2
 800741e:	9307      	strge	r3, [sp, #28]
 8007420:	9307      	strlt	r3, [sp, #28]
 8007422:	bfb8      	it	lt
 8007424:	9204      	strlt	r2, [sp, #16]
 8007426:	7823      	ldrb	r3, [r4, #0]
 8007428:	2b2e      	cmp	r3, #46	@ 0x2e
 800742a:	d10a      	bne.n	8007442 <_vfiprintf_r+0x156>
 800742c:	7863      	ldrb	r3, [r4, #1]
 800742e:	2b2a      	cmp	r3, #42	@ 0x2a
 8007430:	d132      	bne.n	8007498 <_vfiprintf_r+0x1ac>
 8007432:	9b03      	ldr	r3, [sp, #12]
 8007434:	1d1a      	adds	r2, r3, #4
 8007436:	681b      	ldr	r3, [r3, #0]
 8007438:	9203      	str	r2, [sp, #12]
 800743a:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800743e:	3402      	adds	r4, #2
 8007440:	9305      	str	r3, [sp, #20]
 8007442:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 8007518 <_vfiprintf_r+0x22c>
 8007446:	7821      	ldrb	r1, [r4, #0]
 8007448:	2203      	movs	r2, #3
 800744a:	4650      	mov	r0, sl
 800744c:	f7f8 fef8 	bl	8000240 <memchr>
 8007450:	b138      	cbz	r0, 8007462 <_vfiprintf_r+0x176>
 8007452:	9b04      	ldr	r3, [sp, #16]
 8007454:	eba0 000a 	sub.w	r0, r0, sl
 8007458:	2240      	movs	r2, #64	@ 0x40
 800745a:	4082      	lsls	r2, r0
 800745c:	4313      	orrs	r3, r2
 800745e:	3401      	adds	r4, #1
 8007460:	9304      	str	r3, [sp, #16]
 8007462:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007466:	4829      	ldr	r0, [pc, #164]	@ (800750c <_vfiprintf_r+0x220>)
 8007468:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800746c:	2206      	movs	r2, #6
 800746e:	f7f8 fee7 	bl	8000240 <memchr>
 8007472:	2800      	cmp	r0, #0
 8007474:	d03f      	beq.n	80074f6 <_vfiprintf_r+0x20a>
 8007476:	4b26      	ldr	r3, [pc, #152]	@ (8007510 <_vfiprintf_r+0x224>)
 8007478:	bb1b      	cbnz	r3, 80074c2 <_vfiprintf_r+0x1d6>
 800747a:	9b03      	ldr	r3, [sp, #12]
 800747c:	3307      	adds	r3, #7
 800747e:	f023 0307 	bic.w	r3, r3, #7
 8007482:	3308      	adds	r3, #8
 8007484:	9303      	str	r3, [sp, #12]
 8007486:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007488:	443b      	add	r3, r7
 800748a:	9309      	str	r3, [sp, #36]	@ 0x24
 800748c:	e76a      	b.n	8007364 <_vfiprintf_r+0x78>
 800748e:	fb0c 3202 	mla	r2, ip, r2, r3
 8007492:	460c      	mov	r4, r1
 8007494:	2001      	movs	r0, #1
 8007496:	e7a8      	b.n	80073ea <_vfiprintf_r+0xfe>
 8007498:	2300      	movs	r3, #0
 800749a:	3401      	adds	r4, #1
 800749c:	9305      	str	r3, [sp, #20]
 800749e:	4619      	mov	r1, r3
 80074a0:	f04f 0c0a 	mov.w	ip, #10
 80074a4:	4620      	mov	r0, r4
 80074a6:	f810 2b01 	ldrb.w	r2, [r0], #1
 80074aa:	3a30      	subs	r2, #48	@ 0x30
 80074ac:	2a09      	cmp	r2, #9
 80074ae:	d903      	bls.n	80074b8 <_vfiprintf_r+0x1cc>
 80074b0:	2b00      	cmp	r3, #0
 80074b2:	d0c6      	beq.n	8007442 <_vfiprintf_r+0x156>
 80074b4:	9105      	str	r1, [sp, #20]
 80074b6:	e7c4      	b.n	8007442 <_vfiprintf_r+0x156>
 80074b8:	fb0c 2101 	mla	r1, ip, r1, r2
 80074bc:	4604      	mov	r4, r0
 80074be:	2301      	movs	r3, #1
 80074c0:	e7f0      	b.n	80074a4 <_vfiprintf_r+0x1b8>
 80074c2:	ab03      	add	r3, sp, #12
 80074c4:	9300      	str	r3, [sp, #0]
 80074c6:	462a      	mov	r2, r5
 80074c8:	4b12      	ldr	r3, [pc, #72]	@ (8007514 <_vfiprintf_r+0x228>)
 80074ca:	a904      	add	r1, sp, #16
 80074cc:	4630      	mov	r0, r6
 80074ce:	f7fd fc57 	bl	8004d80 <_printf_float>
 80074d2:	4607      	mov	r7, r0
 80074d4:	1c78      	adds	r0, r7, #1
 80074d6:	d1d6      	bne.n	8007486 <_vfiprintf_r+0x19a>
 80074d8:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 80074da:	07d9      	lsls	r1, r3, #31
 80074dc:	d405      	bmi.n	80074ea <_vfiprintf_r+0x1fe>
 80074de:	89ab      	ldrh	r3, [r5, #12]
 80074e0:	059a      	lsls	r2, r3, #22
 80074e2:	d402      	bmi.n	80074ea <_vfiprintf_r+0x1fe>
 80074e4:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 80074e6:	f7fe f997 	bl	8005818 <__retarget_lock_release_recursive>
 80074ea:	89ab      	ldrh	r3, [r5, #12]
 80074ec:	065b      	lsls	r3, r3, #25
 80074ee:	f53f af1f 	bmi.w	8007330 <_vfiprintf_r+0x44>
 80074f2:	9809      	ldr	r0, [sp, #36]	@ 0x24
 80074f4:	e71e      	b.n	8007334 <_vfiprintf_r+0x48>
 80074f6:	ab03      	add	r3, sp, #12
 80074f8:	9300      	str	r3, [sp, #0]
 80074fa:	462a      	mov	r2, r5
 80074fc:	4b05      	ldr	r3, [pc, #20]	@ (8007514 <_vfiprintf_r+0x228>)
 80074fe:	a904      	add	r1, sp, #16
 8007500:	4630      	mov	r0, r6
 8007502:	f7fd fec5 	bl	8005290 <_printf_i>
 8007506:	e7e4      	b.n	80074d2 <_vfiprintf_r+0x1e6>
 8007508:	08007a90 	.word	0x08007a90
 800750c:	08007a9a 	.word	0x08007a9a
 8007510:	08004d81 	.word	0x08004d81
 8007514:	080072c9 	.word	0x080072c9
 8007518:	08007a96 	.word	0x08007a96

0800751c <__swbuf_r>:
 800751c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800751e:	460e      	mov	r6, r1
 8007520:	4614      	mov	r4, r2
 8007522:	4605      	mov	r5, r0
 8007524:	b118      	cbz	r0, 800752e <__swbuf_r+0x12>
 8007526:	6a03      	ldr	r3, [r0, #32]
 8007528:	b90b      	cbnz	r3, 800752e <__swbuf_r+0x12>
 800752a:	f7fe f85d 	bl	80055e8 <__sinit>
 800752e:	69a3      	ldr	r3, [r4, #24]
 8007530:	60a3      	str	r3, [r4, #8]
 8007532:	89a3      	ldrh	r3, [r4, #12]
 8007534:	071a      	lsls	r2, r3, #28
 8007536:	d501      	bpl.n	800753c <__swbuf_r+0x20>
 8007538:	6923      	ldr	r3, [r4, #16]
 800753a:	b943      	cbnz	r3, 800754e <__swbuf_r+0x32>
 800753c:	4621      	mov	r1, r4
 800753e:	4628      	mov	r0, r5
 8007540:	f000 f82a 	bl	8007598 <__swsetup_r>
 8007544:	b118      	cbz	r0, 800754e <__swbuf_r+0x32>
 8007546:	f04f 37ff 	mov.w	r7, #4294967295
 800754a:	4638      	mov	r0, r7
 800754c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800754e:	6823      	ldr	r3, [r4, #0]
 8007550:	6922      	ldr	r2, [r4, #16]
 8007552:	1a98      	subs	r0, r3, r2
 8007554:	6963      	ldr	r3, [r4, #20]
 8007556:	b2f6      	uxtb	r6, r6
 8007558:	4283      	cmp	r3, r0
 800755a:	4637      	mov	r7, r6
 800755c:	dc05      	bgt.n	800756a <__swbuf_r+0x4e>
 800755e:	4621      	mov	r1, r4
 8007560:	4628      	mov	r0, r5
 8007562:	f7ff fd99 	bl	8007098 <_fflush_r>
 8007566:	2800      	cmp	r0, #0
 8007568:	d1ed      	bne.n	8007546 <__swbuf_r+0x2a>
 800756a:	68a3      	ldr	r3, [r4, #8]
 800756c:	3b01      	subs	r3, #1
 800756e:	60a3      	str	r3, [r4, #8]
 8007570:	6823      	ldr	r3, [r4, #0]
 8007572:	1c5a      	adds	r2, r3, #1
 8007574:	6022      	str	r2, [r4, #0]
 8007576:	701e      	strb	r6, [r3, #0]
 8007578:	6962      	ldr	r2, [r4, #20]
 800757a:	1c43      	adds	r3, r0, #1
 800757c:	429a      	cmp	r2, r3
 800757e:	d004      	beq.n	800758a <__swbuf_r+0x6e>
 8007580:	89a3      	ldrh	r3, [r4, #12]
 8007582:	07db      	lsls	r3, r3, #31
 8007584:	d5e1      	bpl.n	800754a <__swbuf_r+0x2e>
 8007586:	2e0a      	cmp	r6, #10
 8007588:	d1df      	bne.n	800754a <__swbuf_r+0x2e>
 800758a:	4621      	mov	r1, r4
 800758c:	4628      	mov	r0, r5
 800758e:	f7ff fd83 	bl	8007098 <_fflush_r>
 8007592:	2800      	cmp	r0, #0
 8007594:	d0d9      	beq.n	800754a <__swbuf_r+0x2e>
 8007596:	e7d6      	b.n	8007546 <__swbuf_r+0x2a>

08007598 <__swsetup_r>:
 8007598:	b538      	push	{r3, r4, r5, lr}
 800759a:	4b29      	ldr	r3, [pc, #164]	@ (8007640 <__swsetup_r+0xa8>)
 800759c:	4605      	mov	r5, r0
 800759e:	6818      	ldr	r0, [r3, #0]
 80075a0:	460c      	mov	r4, r1
 80075a2:	b118      	cbz	r0, 80075ac <__swsetup_r+0x14>
 80075a4:	6a03      	ldr	r3, [r0, #32]
 80075a6:	b90b      	cbnz	r3, 80075ac <__swsetup_r+0x14>
 80075a8:	f7fe f81e 	bl	80055e8 <__sinit>
 80075ac:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80075b0:	0719      	lsls	r1, r3, #28
 80075b2:	d422      	bmi.n	80075fa <__swsetup_r+0x62>
 80075b4:	06da      	lsls	r2, r3, #27
 80075b6:	d407      	bmi.n	80075c8 <__swsetup_r+0x30>
 80075b8:	2209      	movs	r2, #9
 80075ba:	602a      	str	r2, [r5, #0]
 80075bc:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80075c0:	81a3      	strh	r3, [r4, #12]
 80075c2:	f04f 30ff 	mov.w	r0, #4294967295
 80075c6:	e033      	b.n	8007630 <__swsetup_r+0x98>
 80075c8:	0758      	lsls	r0, r3, #29
 80075ca:	d512      	bpl.n	80075f2 <__swsetup_r+0x5a>
 80075cc:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 80075ce:	b141      	cbz	r1, 80075e2 <__swsetup_r+0x4a>
 80075d0:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 80075d4:	4299      	cmp	r1, r3
 80075d6:	d002      	beq.n	80075de <__swsetup_r+0x46>
 80075d8:	4628      	mov	r0, r5
 80075da:	f7fe feff 	bl	80063dc <_free_r>
 80075de:	2300      	movs	r3, #0
 80075e0:	6363      	str	r3, [r4, #52]	@ 0x34
 80075e2:	89a3      	ldrh	r3, [r4, #12]
 80075e4:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 80075e8:	81a3      	strh	r3, [r4, #12]
 80075ea:	2300      	movs	r3, #0
 80075ec:	6063      	str	r3, [r4, #4]
 80075ee:	6923      	ldr	r3, [r4, #16]
 80075f0:	6023      	str	r3, [r4, #0]
 80075f2:	89a3      	ldrh	r3, [r4, #12]
 80075f4:	f043 0308 	orr.w	r3, r3, #8
 80075f8:	81a3      	strh	r3, [r4, #12]
 80075fa:	6923      	ldr	r3, [r4, #16]
 80075fc:	b94b      	cbnz	r3, 8007612 <__swsetup_r+0x7a>
 80075fe:	89a3      	ldrh	r3, [r4, #12]
 8007600:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 8007604:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8007608:	d003      	beq.n	8007612 <__swsetup_r+0x7a>
 800760a:	4621      	mov	r1, r4
 800760c:	4628      	mov	r0, r5
 800760e:	f000 f883 	bl	8007718 <__smakebuf_r>
 8007612:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8007616:	f013 0201 	ands.w	r2, r3, #1
 800761a:	d00a      	beq.n	8007632 <__swsetup_r+0x9a>
 800761c:	2200      	movs	r2, #0
 800761e:	60a2      	str	r2, [r4, #8]
 8007620:	6962      	ldr	r2, [r4, #20]
 8007622:	4252      	negs	r2, r2
 8007624:	61a2      	str	r2, [r4, #24]
 8007626:	6922      	ldr	r2, [r4, #16]
 8007628:	b942      	cbnz	r2, 800763c <__swsetup_r+0xa4>
 800762a:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 800762e:	d1c5      	bne.n	80075bc <__swsetup_r+0x24>
 8007630:	bd38      	pop	{r3, r4, r5, pc}
 8007632:	0799      	lsls	r1, r3, #30
 8007634:	bf58      	it	pl
 8007636:	6962      	ldrpl	r2, [r4, #20]
 8007638:	60a2      	str	r2, [r4, #8]
 800763a:	e7f4      	b.n	8007626 <__swsetup_r+0x8e>
 800763c:	2000      	movs	r0, #0
 800763e:	e7f7      	b.n	8007630 <__swsetup_r+0x98>
 8007640:	20000018 	.word	0x20000018

08007644 <_raise_r>:
 8007644:	291f      	cmp	r1, #31
 8007646:	b538      	push	{r3, r4, r5, lr}
 8007648:	4605      	mov	r5, r0
 800764a:	460c      	mov	r4, r1
 800764c:	d904      	bls.n	8007658 <_raise_r+0x14>
 800764e:	2316      	movs	r3, #22
 8007650:	6003      	str	r3, [r0, #0]
 8007652:	f04f 30ff 	mov.w	r0, #4294967295
 8007656:	bd38      	pop	{r3, r4, r5, pc}
 8007658:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 800765a:	b112      	cbz	r2, 8007662 <_raise_r+0x1e>
 800765c:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8007660:	b94b      	cbnz	r3, 8007676 <_raise_r+0x32>
 8007662:	4628      	mov	r0, r5
 8007664:	f000 f830 	bl	80076c8 <_getpid_r>
 8007668:	4622      	mov	r2, r4
 800766a:	4601      	mov	r1, r0
 800766c:	4628      	mov	r0, r5
 800766e:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8007672:	f000 b817 	b.w	80076a4 <_kill_r>
 8007676:	2b01      	cmp	r3, #1
 8007678:	d00a      	beq.n	8007690 <_raise_r+0x4c>
 800767a:	1c59      	adds	r1, r3, #1
 800767c:	d103      	bne.n	8007686 <_raise_r+0x42>
 800767e:	2316      	movs	r3, #22
 8007680:	6003      	str	r3, [r0, #0]
 8007682:	2001      	movs	r0, #1
 8007684:	e7e7      	b.n	8007656 <_raise_r+0x12>
 8007686:	2100      	movs	r1, #0
 8007688:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 800768c:	4620      	mov	r0, r4
 800768e:	4798      	blx	r3
 8007690:	2000      	movs	r0, #0
 8007692:	e7e0      	b.n	8007656 <_raise_r+0x12>

08007694 <raise>:
 8007694:	4b02      	ldr	r3, [pc, #8]	@ (80076a0 <raise+0xc>)
 8007696:	4601      	mov	r1, r0
 8007698:	6818      	ldr	r0, [r3, #0]
 800769a:	f7ff bfd3 	b.w	8007644 <_raise_r>
 800769e:	bf00      	nop
 80076a0:	20000018 	.word	0x20000018

080076a4 <_kill_r>:
 80076a4:	b538      	push	{r3, r4, r5, lr}
 80076a6:	4d07      	ldr	r5, [pc, #28]	@ (80076c4 <_kill_r+0x20>)
 80076a8:	2300      	movs	r3, #0
 80076aa:	4604      	mov	r4, r0
 80076ac:	4608      	mov	r0, r1
 80076ae:	4611      	mov	r1, r2
 80076b0:	602b      	str	r3, [r5, #0]
 80076b2:	f7f9 ff6c 	bl	800158e <_kill>
 80076b6:	1c43      	adds	r3, r0, #1
 80076b8:	d102      	bne.n	80076c0 <_kill_r+0x1c>
 80076ba:	682b      	ldr	r3, [r5, #0]
 80076bc:	b103      	cbz	r3, 80076c0 <_kill_r+0x1c>
 80076be:	6023      	str	r3, [r4, #0]
 80076c0:	bd38      	pop	{r3, r4, r5, pc}
 80076c2:	bf00      	nop
 80076c4:	20000514 	.word	0x20000514

080076c8 <_getpid_r>:
 80076c8:	f7f9 bf59 	b.w	800157e <_getpid>

080076cc <__swhatbuf_r>:
 80076cc:	b570      	push	{r4, r5, r6, lr}
 80076ce:	460c      	mov	r4, r1
 80076d0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80076d4:	2900      	cmp	r1, #0
 80076d6:	b096      	sub	sp, #88	@ 0x58
 80076d8:	4615      	mov	r5, r2
 80076da:	461e      	mov	r6, r3
 80076dc:	da0d      	bge.n	80076fa <__swhatbuf_r+0x2e>
 80076de:	89a3      	ldrh	r3, [r4, #12]
 80076e0:	f013 0f80 	tst.w	r3, #128	@ 0x80
 80076e4:	f04f 0100 	mov.w	r1, #0
 80076e8:	bf14      	ite	ne
 80076ea:	2340      	movne	r3, #64	@ 0x40
 80076ec:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 80076f0:	2000      	movs	r0, #0
 80076f2:	6031      	str	r1, [r6, #0]
 80076f4:	602b      	str	r3, [r5, #0]
 80076f6:	b016      	add	sp, #88	@ 0x58
 80076f8:	bd70      	pop	{r4, r5, r6, pc}
 80076fa:	466a      	mov	r2, sp
 80076fc:	f000 f848 	bl	8007790 <_fstat_r>
 8007700:	2800      	cmp	r0, #0
 8007702:	dbec      	blt.n	80076de <__swhatbuf_r+0x12>
 8007704:	9901      	ldr	r1, [sp, #4]
 8007706:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 800770a:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 800770e:	4259      	negs	r1, r3
 8007710:	4159      	adcs	r1, r3
 8007712:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8007716:	e7eb      	b.n	80076f0 <__swhatbuf_r+0x24>

08007718 <__smakebuf_r>:
 8007718:	898b      	ldrh	r3, [r1, #12]
 800771a:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800771c:	079d      	lsls	r5, r3, #30
 800771e:	4606      	mov	r6, r0
 8007720:	460c      	mov	r4, r1
 8007722:	d507      	bpl.n	8007734 <__smakebuf_r+0x1c>
 8007724:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 8007728:	6023      	str	r3, [r4, #0]
 800772a:	6123      	str	r3, [r4, #16]
 800772c:	2301      	movs	r3, #1
 800772e:	6163      	str	r3, [r4, #20]
 8007730:	b003      	add	sp, #12
 8007732:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8007734:	ab01      	add	r3, sp, #4
 8007736:	466a      	mov	r2, sp
 8007738:	f7ff ffc8 	bl	80076cc <__swhatbuf_r>
 800773c:	9f00      	ldr	r7, [sp, #0]
 800773e:	4605      	mov	r5, r0
 8007740:	4639      	mov	r1, r7
 8007742:	4630      	mov	r0, r6
 8007744:	f7fe febe 	bl	80064c4 <_malloc_r>
 8007748:	b948      	cbnz	r0, 800775e <__smakebuf_r+0x46>
 800774a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800774e:	059a      	lsls	r2, r3, #22
 8007750:	d4ee      	bmi.n	8007730 <__smakebuf_r+0x18>
 8007752:	f023 0303 	bic.w	r3, r3, #3
 8007756:	f043 0302 	orr.w	r3, r3, #2
 800775a:	81a3      	strh	r3, [r4, #12]
 800775c:	e7e2      	b.n	8007724 <__smakebuf_r+0xc>
 800775e:	89a3      	ldrh	r3, [r4, #12]
 8007760:	6020      	str	r0, [r4, #0]
 8007762:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8007766:	81a3      	strh	r3, [r4, #12]
 8007768:	9b01      	ldr	r3, [sp, #4]
 800776a:	e9c4 0704 	strd	r0, r7, [r4, #16]
 800776e:	b15b      	cbz	r3, 8007788 <__smakebuf_r+0x70>
 8007770:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8007774:	4630      	mov	r0, r6
 8007776:	f000 f81d 	bl	80077b4 <_isatty_r>
 800777a:	b128      	cbz	r0, 8007788 <__smakebuf_r+0x70>
 800777c:	89a3      	ldrh	r3, [r4, #12]
 800777e:	f023 0303 	bic.w	r3, r3, #3
 8007782:	f043 0301 	orr.w	r3, r3, #1
 8007786:	81a3      	strh	r3, [r4, #12]
 8007788:	89a3      	ldrh	r3, [r4, #12]
 800778a:	431d      	orrs	r5, r3
 800778c:	81a5      	strh	r5, [r4, #12]
 800778e:	e7cf      	b.n	8007730 <__smakebuf_r+0x18>

08007790 <_fstat_r>:
 8007790:	b538      	push	{r3, r4, r5, lr}
 8007792:	4d07      	ldr	r5, [pc, #28]	@ (80077b0 <_fstat_r+0x20>)
 8007794:	2300      	movs	r3, #0
 8007796:	4604      	mov	r4, r0
 8007798:	4608      	mov	r0, r1
 800779a:	4611      	mov	r1, r2
 800779c:	602b      	str	r3, [r5, #0]
 800779e:	f7f9 ff56 	bl	800164e <_fstat>
 80077a2:	1c43      	adds	r3, r0, #1
 80077a4:	d102      	bne.n	80077ac <_fstat_r+0x1c>
 80077a6:	682b      	ldr	r3, [r5, #0]
 80077a8:	b103      	cbz	r3, 80077ac <_fstat_r+0x1c>
 80077aa:	6023      	str	r3, [r4, #0]
 80077ac:	bd38      	pop	{r3, r4, r5, pc}
 80077ae:	bf00      	nop
 80077b0:	20000514 	.word	0x20000514

080077b4 <_isatty_r>:
 80077b4:	b538      	push	{r3, r4, r5, lr}
 80077b6:	4d06      	ldr	r5, [pc, #24]	@ (80077d0 <_isatty_r+0x1c>)
 80077b8:	2300      	movs	r3, #0
 80077ba:	4604      	mov	r4, r0
 80077bc:	4608      	mov	r0, r1
 80077be:	602b      	str	r3, [r5, #0]
 80077c0:	f7f9 ff55 	bl	800166e <_isatty>
 80077c4:	1c43      	adds	r3, r0, #1
 80077c6:	d102      	bne.n	80077ce <_isatty_r+0x1a>
 80077c8:	682b      	ldr	r3, [r5, #0]
 80077ca:	b103      	cbz	r3, 80077ce <_isatty_r+0x1a>
 80077cc:	6023      	str	r3, [r4, #0]
 80077ce:	bd38      	pop	{r3, r4, r5, pc}
 80077d0:	20000514 	.word	0x20000514

080077d4 <_init>:
 80077d4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80077d6:	bf00      	nop
 80077d8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80077da:	bc08      	pop	{r3}
 80077dc:	469e      	mov	lr, r3
 80077de:	4770      	bx	lr

080077e0 <_fini>:
 80077e0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80077e2:	bf00      	nop
 80077e4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80077e6:	bc08      	pop	{r3}
 80077e8:	469e      	mov	lr, r3
 80077ea:	4770      	bx	lr
