
                           Design Compiler Graphical 
                                 DC Ultra (TM)
                                  DFTMAX (TM)
                              Power Compiler (TM)
                                 DesignWare (R)
                                 DC Expert (TM)
                               Design Vision (TM)
                               HDL Compiler (TM)
                               VHDL Compiler (TM)
                                  DFT Compiler
                               Design Compiler(R)

               Version U-2022.12-SP7 for linux64 - Oct 10, 2023 

                    Copyright (c) 1988 - 2023 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
   or distribution of this software is strictly prohibited.  Licensed Products
     communicate with Synopsys servers for the purpose of providing software
    updates, detecting software piracy and verifying that customers are using
    Licensed Products in conformity with the applicable License Key for such
  Licensed Products. Synopsys will use information gathered in connection with
    this process to deliver software updates and pursue software pirates and
                                   infringers.

 Inclusivity & Diversity - Visit SolvNetPlus to read the "Synopsys Statement on
            Inclusivity and Diversity" (Refer to article 000036315 at
                        https://solvnetplus.synopsys.com)
Initializing...
Current time:       Wed Apr 16 02:29:46 2025
Hostname:           cadpc11
CPU Model:          11th Gen Intel(R) Core(TM) i9-11900 @ 2.50GHz
CPU Details:        Cores = 16 : Sockets = 1 : Cache Size = 16384 KB : Freq = 3.80 GHz
OS:                 Linux 4.18.0-553.44.1.el8_10.x86_64
RAM:                 62 GB (Free  44 GB)
Swap:                31 GB (Free  31 GB)
Work Filesystem:    /homes mounted to auto.homes
Tmp Filesystem:     /tmp mounted to tmpfs
Work Disk:          16773 GB (Free 6126 GB)
Tmp Disk:            31 GB (Free  31 GB)

CPU Load: 32%, Ram Free: 44 GB, Swap Free: 31 GB, Work Disk Free: 6126 GB, Tmp Disk Free: 31 GB
##########################
# ---- Introduction ---- #
##########################
# Welcome to the CSEE 4824 design compiler synthesis script!
# this will synthesize a module with predefined constraints using the synopsys design compiler
# and supports optional hierarchical synthesis or module parameters
# this is written in the Tool command language for Synopsys Design Compiler
# see the tcl_reference.tcl file for a general Tcl syntax reference
# it requires a number of environment variables as arguments, see below
# this script generates the following useful files: ("*" is the module name)
# *.vg       - the synthesized structural verilog module netlist
# *_svsim.sv - a simulation wrapper file if your module has parameters or SystemVerilog syntax
# *.ddc      - the internal dc_shell design representation
#              can be reused for later synthesis with 'read_ddc'
# *.chk      - the check file of warnings and errors in the design
#              many warnings are safely ignorable, don't stress about them
# *.rep      - area, timing, constraint, resource, and netlist reports
#              mainly used for checking slack: run 'grep slack *.rep' to view slack
# and these files that you can just ignore: (these are created automatically :/)
# command.log  - a list of *every* command run, but without their output
#                includes all setup commands so can be a good reference, but hides this file far below
# *.mr         - meant for use with VHDL, can ignore since we use SystemVerilog
# default.svf  - used for formal verification of the compiled functionality
# *.pvl        - generated by the analyze command, loaded by dc_shell to avoid recompiling
#                if your design doesn't seem to be updating, delete this file
# *.syn        - generated by the analyze command, you can ignore these
########################################
# ---- load environment variables ---- #
########################################
# this script requires the following environment variables:
# CLOCK_PERIOD - the clock period                                  (a float)
# SOURCES      - a list of verilog source files (no header files)  (a space-separated string)
# MODULE       - the name of the top level module from the sources (a string)
# this script supports hierarchical synthesis through these *optional* environment variables:
# CHILD_MODULES - modules that will be included as-is and not recompile (a space-separated string)
# DDC_FILES     - the ddc sources that contain these child modules      (a space-separated string)
# also this optional environment variable:
# DC_SHELL_MULTICORE - how many CPU cores to use when compiling (an integer)
# an additional environment variable for synthesizing modules with parameters:
# PARAMS - an optional list of paramters for the top level module
#          in the form: Param1=val,Param2=val,Param3=val
#          i.e. the module: "module CAM #(parameter SIZE)" might have PARAMS: "SIZE=8"
#          these change both the module name and the name of the output files
#          MODULE becomes: MODULE_Param1val_Param2_val_Param3val
#          (this script does not support passing parameters to non-top level modules)
#          (it also does not support unnamed parameters or any other parameter format)
# required variables
# these are either set by a Makefile export or on the command line
# ex: CLOCK_PERIOD=30.0 SOURCES="my_mod.sv one.sv two.sv" MODULE=my_mod dc_shell-t -f flat_synth.tcl
try {
    set clock_period [getenv CLOCK_PERIOD]
    set sources [getenv SOURCES]
    set design_name [getenv MODULE]
} on error {msg} {
    puts "ERROR: failed to load a required environment variable"
    puts "Message: $msg"
    exit 1
}
map_table
# hierarchical synthesis variables (optional)
# (this try block fails silently if either variable is missing)
try {
  set child_modules [getenv CHILD_MODULES]
  set ddc_files [getenv DDC_FILES]
} on error {} {}
# how many CPU cores to use when compiling
# (this try block fails silently if the variable is missing)
try { set_host_options -max_cores [getenv DC_SHELL_MULTICORE] } on error {} {}
# set the module parameters for elaboration
# (this try block fails silently if the variable is missing)
try {
  set module_parameters [getenv PARAMS]
  puts "using parameters: $module_parameters"
  # if we elaborate successfully, we'll add the parameter suffix to the design name
  # convert equals and spaces to blank and convert commas to underscores
  set param_suffix [string map {"=" "" " " "" "," "_"} ${module_parameters}]
} on error {} {}
##########################################
# ---- link library and search path ---- #
##########################################
# these variables are needed by analyze and elaborate and by the 'link' command further down
set ::target_library_name asap7sc7p5t_merged_RVT_FF_nldm_211120
asap7sc7p5t_merged_RVT_FF_nldm_211120
set target_library ${::target_library_name}.db
asap7sc7p5t_merged_RVT_FF_nldm_211120.db
# link_library is a variable for resolving standard cell references in designs
# the standard cell library we use is in the lec25dscc25_TT.db file
# the * will have dc_shell search its own library first, then the target
set link_library "* ${target_library}"
* asap7sc7p5t_merged_RVT_FF_nldm_211120.db
# the search path is where dc_shell will search for files to read and load
# asap7sc7p5t_merged_RVT_FF_nldm_211120.db is located in the last location
set search_path [list "./" "../" "/homes/user/fac/tk3070/tmp/synthesis/"]
./ ../ /homes/user/fac/tk3070/tmp/synthesis/
###########################################
# ---- setup miscellaneous variables ---- #
###########################################
# this script assumes your clock and reset variables will be named "clock" and "reset" everywhere
# note: these are just local variables
set clock_name clock
clock
set reset_name reset
reset
# this makes it so you don't need to add
# // synopsys sync_set_reset "reset"
# before every always_ff block
# I'm not updating every source file because of this though
set hdlin_ff_always_sync_set_reset "true"
true
# Set some flags to suppress warnings that are safe to ignore in 470
suppress_message "VER-130" ;# warns on delays in non-blocking assignment
set suppress_errors "UID-401 OPT-1206 OPT-1207 OPT-12"
UID-401 OPT-1206 OPT-1207 OPT-12
#############################################
# ---- read and elaborate source files ---- #
#############################################
# read files now so that we can fail quickly if analysis or elaboration have errors
# read ddc files directly, and give their modules the "dont_touch" parameter
# only if those modules were set above
if { [info exists child_modules] && $child_modules ne "" &&
     [info exists ddc_files    ] && $ddc_files     ne "" } {
  read_file -format ddc [list $ddc_files]
  set_dont_touch $child_modules
}
# try to elaborate and set the current design, but quit early if there are errors
# the combination of analyze and elaborate does the same thing as read_file
# analyze doesn't accept header files but does allow expanding parameters
if { ![analyze -format sverilog $sources] } {exit 1}
Running PRESTO HDLC
Compiling source file ../verilog/map_table.sv
Opening include file ..//verilog/sys_defs.svh
Presto compilation completed successfully.
Loading db file '/homes/user/fac/tk3070/tmp/synthesis/asap7sc7p5t_merged_RVT_FF_nldm_211120.db'
#read_file -format sverilog $sources -define SYNTH
# elaborate, potentially with parameters
if { [info exists module_parameters] && $module_parameters ne ""} {
  elaborate $design_name -param "$module_parameters"
  set design_name ${design_name}_${param_suffix}
} else {
  elaborate $design_name
}
Loading db file '/tools/synopsys/syn/current/libraries/syn/gtech.db'
Loading db file '/tools/synopsys/syn/current/libraries/syn/standard.sldb'
  Loading link library 'asap7sc7p5t_merged_RVT_FF_nldm_211120'
  Loading link library 'gtech'
Running PRESTO HDLC

Inferred memory devices in process
	in routine map_table line 34 in file
		'../verilog/map_table.sv'.
===========================================================================
|    Register Name    | Type  | Width | Bus | MB | AR | AS | SR | SS | ST |
===========================================================================
|     rs2_tag_reg     | Latch |   7   |  Y  | N  | N  | N  | -  | -  | -  |
|     rs1_tag_reg     | Latch |   7   |  Y  | N  | N  | N  | -  | -  | -  |
===========================================================================

Inferred memory devices in process
	in routine map_table line 50 in file
		'../verilog/map_table.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     has_tag_reg     | Flip-flop |  32   |  Y  | N  | N  | N  | N  | Y  | N  |
|      tags_reg       | Flip-flop |  192  |  Y  | N  | N  | N  | Y  | N  | N  |
|  ready_in_rob_reg   | Flip-flop |  32   |  Y  | N  | N  | N  | Y  | N  | N  |
===============================================================================
Statistics for MUX_OPs
======================================================
| block name/line  | Inputs | Outputs | # sel inputs |
======================================================
|   map_table/35   |   32   |    2    |      5       |
|   map_table/36   |   32   |    6    |      5       |
|   map_table/38   |   32   |    2    |      5       |
|   map_table/39   |   32   |    6    |      5       |
|   map_table/67   |   32   |    6    |      5       |
======================================================
Warning:  ../verilog/map_table.sv:34: Netlist for always_comb block contains a latch. (ELAB-974)
Presto compilation completed successfully. (map_table)
Elaborated 1 design.
Current design is now 'map_table'.
1
try {
  if { [current_design $design_name] == [list] } {exit 1}
} on error {msg} {
  puts "ERROR: could not find current design"
  puts "Message: $msg"
  exit 1
}
Current design is 'map_table'.
#########################################
# ---- compilation setup functions ---- #
#########################################
# I'm defining functions here to break out and *name* the separate things we do for setup
proc csee_4824_set_compilation_flags {} {
  set_app_var compile_top_all_paths "true"
  set_app_var auto_wire_load_selection "false"
  set_app_var compile_seqmap_synchronous_extraction "true" ;# seems to be unused?
}
proc csee_4824_set_wire_load {design_name} {
  set WIRE_LOAD tsmcwire
  set LOGICLIB $::target_library_name

  set_wire_load_model -name $WIRE_LOAD -lib $LOGICLIB $design_name
  set_wire_load_mode top
  set_fix_multiple_port_nets -outputs -buffer_constants
}
proc csee_4824_generate_clock {clock_name clock_period} {
  set CLK_UNCERTAINTY 0.1 ;# the latency/transition time of the clock

  create_clock -period $clock_period -name $clock_name [find port $clock_name]
  set_clock_uncertainty $CLK_UNCERTAINTY $clock_name
  set_fix_hold $clock_name
}
proc csee_4824_setup_paths {clock_name} {
  set DRIVING_CELL dffacs1 ;# the driving cell from the link_library

  # TODO: can we just remove these lines?
  group_path -from [all_inputs] -name input_grp
  group_path -to [all_outputs] -name output_grp

  set_driving_cell  -lib_cell $DRIVING_CELL [all_inputs]
  remove_driving_cell [find port $clock_name]
}
proc csee_4824_set_design_constraints {reset_name clock_name clock_period} {
  set AVG_FANOUT_LOAD 10
  set AVG_LOAD 0.1
  set AVG_INPUT_DELAY 0.1   ;# ns
  set AVG_OUTPUT_DELAY 0.1  ;# ns
  set CRIT_RANGE 1.0        ;# ns
  set MAX_FANOUT 32
  set MAX_TRANSITION 1.0    ;# percent

  # these are some unused values that I've commented out, but am leaving for reference
  # set HIGH_LOAD 1.0
  # set MID_FANOUT 8
  # set LOW_FANOUT 1
  # set HIGH_DRIVE 0
  # set FAST_TRANSITION 0.1

  # set some constraints
  set_fanout_load $AVG_FANOUT_LOAD [all_outputs]
  set_load $AVG_LOAD [all_outputs]
  set_input_delay $AVG_INPUT_DELAY -clock $clock_name [all_inputs]
  set_output_delay $AVG_OUTPUT_DELAY -clock $clock_name [all_outputs]

  # remove constraints for only the clock and reset
  # I'm not actually sure if we need these after the others or not
  remove_input_delay -clock $clock_name [find port $clock_name]
  set_dont_touch $reset_name
  set_resistance 0 $reset_name
  set_drive 0 $reset_name

  # these define specific limitations on the design and optimizer
  set_critical_range $CRIT_RANGE [current_design]
  set_max_delay $clock_period [all_outputs]
  # these are currently unused for some reason, leaving commented
  # set_max_fanout $MAX_FANOUT [current_design]
  # set_max_transition $MAX_TRANSITION [current_design]
}
####################################
# ---- synthesize the design! ---- #
####################################
csee_4824_set_compilation_flags
Error: Variable 'compile_seqmap_synchronous_extraction' is not an application variable. Using Tcl global variable. (CMD-104)
true
# link our current design against the link_library
# exit if there was an error
if { ![link] } {exit 1}

  Linking design 'map_table'
  Using the following designs and libraries:
  --------------------------------------------------------------------------
  map_table                   /homes/user/stud/spring24/db3472/CSEEW4824/FINAL_project/CS4824-Final-Project-Cache-Course/csee4824-project-4/synth/map_table.db
  asap7sc7p5t_merged_RVT_FF_nldm_211120 (library) /homes/user/fac/tk3070/tmp/synthesis/asap7sc7p5t_merged_RVT_FF_nldm_211120.db

csee_4824_set_wire_load $design_name
Error: Wire load 'tsmcwire' not found. (UID-40)
1
csee_4824_generate_clock $clock_name $clock_period
1
csee_4824_setup_paths $clock_name
Error: Cannot find the specified driving cell in memory.   (UID-993)
1
csee_4824_set_design_constraints $reset_name $clock_name $clock_period
Current design is 'map_table'.
1
# separate the subdesign instances to improve synthesis (excluding set_dont_touch designs)
# do this before writing the check file
uniquify
Warning: Dont_touch on net 'reset' may be overridden by compile because it
	is connected to generic logic. Use all_connected to see net
	connections. (OPT-461)
1
ungroup -all -flatten
Warning: Dont_touch on net 'reset' may be overridden by compile because it
	is connected to generic logic. Use all_connected to see net
	connections. (OPT-461)
Warning: Design has no hierarchy.  No cells can be ungrouped. (UID-228)
0
# write the check file before compiling
set chk_file ./${design_name}.chk
./map_table.chk
redirect $chk_file { check_design }
# where the magic happens
# map_effort can be changed to high if you're ok with time increasing for better performance
# or you can change from compile to compile_ultra for best performance, but likely increased time
compile -map_effort medium
CPU Load: 32%, Ram Free: 44 GB, Swap Free: 31 GB, Work Disk Free: 6126 GB, Tmp Disk Free: 31 GB
Information: Evaluating DesignWare library utilization. (UISN-27)

============================================================================
| DesignWare Building Block Library  |         Version         | Available |
============================================================================
| Basic DW Building Blocks           | U-2022.12-DWBB_202212.5 |     *     |
| Licensed DW Building Blocks        |                         |           |
============================================================================

Warning: Dont_touch on net 'reset' may be overridden by compile because it
	is connected to generic logic. Use all_connected to see net
	connections. (OPT-461)
====================================================================================================
| Flow Information                                                                                 |
----------------------------------------------------------------------------------------------------
| Flow         | Design Compiler                                                                   |
====================================================================================================
| Design Information                                      | Value                                  |
====================================================================================================
| Number of Scenarios                                     | 0                                      |
| Leaf Cell Count                                         | 820                                    |
| Number of User Hierarchies                              | 0                                      |
| Sequential Cell Count                                   | 270                                    |
| Macro Count                                             | 0                                      |
| Number of Power Domains                                 | 0                                      |
| Number of Path Groups                                   | 4                                      |
| Number of VT Class                                      | 0                                      |
| Number of Clocks                                        | 1                                      |
| Number of Dont Touch Cells                              | 185                                    |
| Number of Dont Touch Nets                               | 1                                      |
| Number of Size Only Cells                               | 0                                      |
| Design with UPF Data                                    | false                                  |
----------------------------------------------------------------------------------------------------
| Variables                                               | Value                                  |
----------------------------------------------------------------------------------------------------
| set_fix_multiple_port_nets                              | -outputs -buffer_constants             |
====================================================================================================

Information: There are 11 potential problems in your design. Please run 'check_design' for more information. (LINT-99)



  Beginning Pass 1 Mapping
  ------------------------
  Processing 'map_table'
Warning: Target library does not contain any 2-1 multiplexor. (OPT-853)

  Updating timing information
Information: Updating design information... (UID-85)

  Beginning Implementation Selection
  ----------------------------------
  Processing 'map_table_DW01_cmp6_0'
  Processing 'map_table_DW01_cmp6_1'
  Processing 'map_table_DW01_cmp6_2'
  Processing 'map_table_DW01_cmp6_3'
  Processing 'map_table_DW01_cmp6_4'
  Processing 'map_table_DW01_cmp6_5'
  Processing 'map_table_DW01_cmp6_6'
  Processing 'map_table_DW01_cmp6_7'
  Processing 'map_table_DW01_cmp6_8'
  Processing 'map_table_DW01_cmp6_9'
  Processing 'map_table_DW01_cmp6_10'
  Processing 'map_table_DW01_cmp6_11'
  Processing 'map_table_DW01_cmp6_12'
  Processing 'map_table_DW01_cmp6_13'
  Processing 'map_table_DW01_cmp6_14'
  Processing 'map_table_DW01_cmp6_15'
  Processing 'map_table_DW01_cmp6_16'
  Processing 'map_table_DW01_cmp6_17'
  Processing 'map_table_DW01_cmp6_18'
  Processing 'map_table_DW01_cmp6_19'
  Processing 'map_table_DW01_cmp6_20'
  Processing 'map_table_DW01_cmp6_21'
  Processing 'map_table_DW01_cmp6_22'
  Processing 'map_table_DW01_cmp6_23'
  Processing 'map_table_DW01_cmp6_24'
  Processing 'map_table_DW01_cmp6_25'
  Processing 'map_table_DW01_cmp6_26'
  Processing 'map_table_DW01_cmp6_27'
  Processing 'map_table_DW01_cmp6_28'
  Processing 'map_table_DW01_cmp6_29'
  Processing 'map_table_DW01_cmp6_30'
  Processing 'map_table_DW01_cmp6_31'
  Processing 'map_table_DW01_cmp6_32'
Information: Command 'do_operand_isolation' is obsolete and is being ignored.  Please refer to the replacement command 'set power_enable_datapath_gating true' instead. (INFO-118)

  Beginning Mapping Optimizations  (Medium effort)
  -------------------------------
LNC WARNING: Found output_to_output lib arc on HAxp5_ASAP7_75t_R.
  Mapping Optimization (Phase 1)
Information: Command 'do_operand_isolation' is obsolete and is being ignored.  Please refer to the replacement command 'set power_enable_datapath_gating true' instead. (INFO-118)

                                  TOTAL                                                  
   ELAPSED            WORST NEG   SETUP    DESIGN                              MIN DELAY 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT             COST    
  --------- --------- --------- --------- --------- ------------------------- -----------
    0:00:03     265.5      0.00       0.0       0.0                                0.00  
    0:00:03     265.5      0.00       0.0       0.0                                0.00  
    0:00:03     265.5      0.00       0.0       0.0                                0.00  
    0:00:03     265.5      0.00       0.0       0.0                                0.00  
    0:00:03     265.5      0.00       0.0       0.0                                0.00  
    0:00:03     204.0      0.00       0.0       0.0                                0.00  
    0:00:03     204.0      0.00       0.0       0.0                                0.00  
    0:00:03     204.0      0.00       0.0       0.0                                0.00  
    0:00:03     204.0      0.00       0.0       0.0                                0.00  
    0:00:03     204.0      0.00       0.0       0.0                                0.00  
    0:00:03     204.0      0.00       0.0       0.0                                0.00  
    0:00:03     204.0      0.00       0.0       0.0                                0.00  
    0:00:03     204.0      0.00       0.0       0.0                                0.00  



  Beginning Delay Optimization Phase
  ----------------------------------

                                  TOTAL                                                  
   ELAPSED            WORST NEG   SETUP    DESIGN                              MIN DELAY 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT             COST    
  --------- --------- --------- --------- --------- ------------------------- -----------
    0:00:03     204.0      0.00       0.0       0.0                                0.00  
    0:00:03     204.0      0.00       0.0       0.0                                0.00  
    0:00:03     194.5      0.00       0.0       0.0                                0.00  


  Beginning Design Rule Fixing  (min_path)
  ----------------------------

                                  TOTAL                                                  
   ELAPSED            WORST NEG   SETUP    DESIGN                              MIN DELAY 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT             COST    
  --------- --------- --------- --------- --------- ------------------------- -----------
    0:00:03     194.5      0.00       0.0       0.0                            -1194.25  


  Beginning Critical Range Optimization
  -------------------------------------

                                  TOTAL                                                  
   ELAPSED            WORST NEG   SETUP    DESIGN                              MIN DELAY 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT             COST    
  --------- --------- --------- --------- --------- ------------------------- -----------
    0:00:03     194.5      0.00       0.0       0.0                            -1194.25  


  Beginning Area-Recovery Phase  (cleanup)
  -----------------------------

                                  TOTAL                                                  
   ELAPSED            WORST NEG   SETUP    DESIGN                              MIN DELAY 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT             COST    
  --------- --------- --------- --------- --------- ------------------------- -----------
    0:00:03     194.5      0.00       0.0       0.0                            -1194.25  
    0:00:03     194.5      0.00       0.0       0.0                            -1194.25  
    0:00:04     194.0      0.00       0.0       0.0                            -1194.25  
    0:00:04     193.8      0.00       0.0       0.0                            -1194.25  
    0:00:04     193.7      0.00       0.0       0.0                            -1194.25  
    0:00:04     193.6      0.00       0.0       0.0                            -1194.25  
    0:00:04     193.5      0.00       0.0       0.0                            -1194.25  
    0:00:04     193.5      0.00       0.0       0.0                            -1194.25  
    0:00:04     193.5      0.00       0.0       0.0                            -1194.25  
    0:00:04     193.5      0.00       0.0       0.0                            -1194.25  
    0:00:04     193.5      0.00       0.0       0.0                            -1194.25  
    0:00:04     193.5      0.00       0.0       0.0                            -1194.25  
    0:00:04     193.5      0.00       0.0       0.0                            -1194.25  
    0:00:04     193.5      0.00       0.0       0.0                            -1194.25  


  Beginning Critical Range Optimization
  -------------------------------------

                                  TOTAL                                                  
   ELAPSED            WORST NEG   SETUP    DESIGN                              MIN DELAY 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT             COST    
  --------- --------- --------- --------- --------- ------------------------- -----------
    0:00:04     193.5      0.00       0.0       0.0                            -1194.25  
    0:00:04     193.6      0.00       0.0       0.0                            -1194.25  
Loading db file '/homes/user/fac/tk3070/tmp/synthesis/asap7sc7p5t_merged_RVT_FF_nldm_211120.db'


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
CPU Load: 33%, Ram Free: 44 GB, Swap Free: 31 GB, Work Disk Free: 6126 GB, Tmp Disk Free: 31 GB
Information: Total number of MV cells in the design.
----------------------------------------------------------------------------------------------------
 MV Cells                                           Total Number                                   
----------------------------------------------------------------------------------------------------
 Level Shifter:                                     0                                             
 Enable Level Shifter:                              0                                             
 Isolation Cell:                                    0                                             
 Retention Cell:                                    0                                             
 Retention Clamp Cell:                              0                                             
 Switch Cell:                                       0                                             
 Always-On Cell:                                    0                                             
 Repeater Cell:                                     0                                             

----------------------------------------------------------------------------------------------------
Unmapped MV Cells 
----------------------------------------------------------------------------------------------------
0 Isolation Cells are unmapped 
0 Retention Clamp Cells are unmapped 
----------------------------------------------------------------------------------------------------
1
# compile_ultra
################################
# ---- write output files ---- #
################################
# note the .chk file is written just before the compile command above
set netlist_file ./${design_name}.vg       ;# our .vg file! it's generated here!
./map_table.vg
set ddc_file     ./${design_name}.ddc      ;# the internal dc_shell design representation (binary data)
./map_table.ddc
set svsim_file   ./${design_name}_svsim.sv ;# a simulation instantiation wrapper
./map_table_svsim.sv
set rep_file     ./${design_name}.rep      ;# area, timing, constraint, resource, and netlist reports
./map_table.rep
# write the design into both sv and ddc formats, also the svsim wrapper
write_file -hierarchy -format verilog -output $netlist_file $design_name
Writing verilog file '/homes/user/stud/spring24/db3472/CSEEW4824/FINAL_project/CS4824-Final-Project-Cache-Course/csee4824-project-4/synth/map_table.vg'.
Warning: Verilog 'assign' or 'tran' statements are written out. (VO-4)
1
write_file -hierarchy -format ddc     -output $ddc_file     $design_name
Writing ddc file './map_table.ddc'.
1
write_file            -format svsim   -output $svsim_file   $design_name
Writing svsim file '/homes/user/stud/spring24/db3472/CSEEW4824/FINAL_project/CS4824-Final-Project-Cache-Course/csee4824-project-4/synth/map_table_svsim.sv'.
1
# the various reports (design, area, timing, constraints, resources)
redirect         $rep_file { report_design -nosplit }
redirect -append $rep_file { report_area }
redirect -append $rep_file { report_timing -max_paths 2 -input_pins -nets -transition_time -nosplit }
redirect -append $rep_file { report_constraint -max_delay -verbose -nosplit }
redirect -append $rep_file { report_resources -hier }
# also report a reference of the used modules from the final netlist
remove_design -all
Removing design 'map_table'
Removing library 'asap7sc7p5t_merged_RVT_FF_nldm_211120'
Removing library 'gtech'
Removing library 'standard.sldb'
1
read_file -format verilog $netlist_file
Loading db file '/homes/user/fac/tk3070/tmp/synthesis/asap7sc7p5t_merged_RVT_FF_nldm_211120.db'
Loading db file '/tools/synopsys/syn/current/libraries/syn/gtech.db'
Loading db file '/tools/synopsys/syn/current/libraries/syn/standard.sldb'
  Loading link library 'asap7sc7p5t_merged_RVT_FF_nldm_211120'
  Loading link library 'gtech'
Loading verilog file '/homes/user/stud/spring24/db3472/CSEEW4824/FINAL_project/CS4824-Final-Project-Cache-Course/csee4824-project-4/synth/map_table.vg'
Detecting input file type automatically (-rtl or -netlist).
Running DC verilog reader
Performing 'read' command.
Compiling source file /homes/user/stud/spring24/db3472/CSEEW4824/FINAL_project/CS4824-Final-Project-Cache-Course/csee4824-project-4/synth/map_table.vg
Reading with netlist reader (equivalent to -netlist option).
Verilog netlist reader completed successfully.
Current design is now '/homes/user/stud/spring24/db3472/CSEEW4824/FINAL_project/CS4824-Final-Project-Cache-Course/csee4824-project-4/synth/map_table.db:map_table'
Loaded 1 design.
Current design is 'map_table'.
map_table
current_design $design_name
Current design is 'map_table'.
{map_table}
redirect -append $rep_file { report_reference -nosplit }
# exit with success
exit 0

Memory usage for this session 238 Mbytes.
Memory usage for this session including child processes 238 Mbytes.
CPU usage for this session 7 seconds ( 0.00 hours ).
Elapsed time for this session 16 seconds ( 0.00 hours ).

Thank you...
