==================================================
Hyperplane VPU Testbench v0.1
  VLEN=64, NLANES=1, ELEN=32, DLEN=64
==================================================
  +seed=99999
[39000] Reset complete
=== MAC TESTS (36) ===
[39000] ISSUE: 0x00007057 (rs1=0x00000000, rs2=0x00000000)
[63000] VRF[v3] = 0x1010101010101010
[65000] VRF[v2] = 0x0202020202020202
[67000] VRF[v1] = 0x0303030303030303
[67000] ISSUE: 0xb620a1d7 (rs1=0x00000000, rs2=0x00000000)
[95000] PASS: test_vmacc_vv_sew8_000 - v3[0] = 0x0000000000000016 (SEW=8)
[95000] ISSUE: 0x00007057 (rs1=0x00000000, rs2=0x00000000)
[119000] VRF[v3] = 0x0000000000000000
[121000] VRF[v2] = 0x1010101010101010
[123000] VRF[v1] = 0x0202020202020202
[123000] ISSUE: 0xb620a1d7 (rs1=0x00000000, rs2=0x00000000)
[151000] PASS: test_vmacc_vv_sew8_001 - v3[0] = 0x0000000000000020 (SEW=8)
[151000] ISSUE: 0x00007057 (rs1=0x00000000, rs2=0x00000000)
[175000] VRF[v3] = 0x5050505050505050
[177000] VRF[v2] = 0xffffffffffffffff
[179000] VRF[v1] = 0x0101010101010101
[179000] ISSUE: 0xb620a1d7 (rs1=0x00000000, rs2=0x00000000)
[207000] PASS: test_vmacc_vv_sew8_002 - v3[0] = 0x000000000000004f (SEW=8)
[207000] ISSUE: 0x00807057 (rs1=0x00000000, rs2=0x00000000)
[231000] VRF[v3] = 0x0010001000100010
[233000] VRF[v2] = 0x0002000200020002
[235000] VRF[v1] = 0x0003000300030003
[235000] ISSUE: 0xb620a1d7 (rs1=0x00000000, rs2=0x00000000)
[263000] PASS: test_vmacc_vv_sew16_003 - v3[0] = 0x0000000000000016 (SEW=16)
[263000] ISSUE: 0x00807057 (rs1=0x00000000, rs2=0x00000000)
[287000] VRF[v3] = 0x0000000000000000
[289000] VRF[v2] = 0x0010001000100010
[291000] VRF[v1] = 0x0002000200020002
[291000] ISSUE: 0xb620a1d7 (rs1=0x00000000, rs2=0x00000000)
[319000] PASS: test_vmacc_vv_sew16_004 - v3[0] = 0x0000000000000020 (SEW=16)
[319000] ISSUE: 0x00807057 (rs1=0x00000000, rs2=0x00000000)
[343000] VRF[v3] = 0x0050005000500050
[345000] VRF[v2] = 0x00ff00ff00ff00ff
[347000] VRF[v1] = 0x0001000100010001
[347000] ISSUE: 0xb620a1d7 (rs1=0x00000000, rs2=0x00000000)
[375000] PASS: test_vmacc_vv_sew16_005 - v3[0] = 0x000000000000014f (SEW=16)
[375000] ISSUE: 0x01007057 (rs1=0x00000000, rs2=0x00000000)
[399000] VRF[v3] = 0x0000001000000010
[401000] VRF[v2] = 0x0000000200000002
[403000] VRF[v1] = 0x0000000300000003
[403000] ISSUE: 0xb620a1d7 (rs1=0x00000000, rs2=0x00000000)
[431000] PASS: test_vmacc_vv_sew32_006 - v3[0] = 0x0000000000000016 (SEW=32)
[431000] ISSUE: 0x01007057 (rs1=0x00000000, rs2=0x00000000)
[455000] VRF[v3] = 0x0000000000000000
[457000] VRF[v2] = 0x0000001000000010
[459000] VRF[v1] = 0x0000000200000002
[459000] ISSUE: 0xb620a1d7 (rs1=0x00000000, rs2=0x00000000)
[487000] PASS: test_vmacc_vv_sew32_007 - v3[0] = 0x0000000000000020 (SEW=32)
[487000] ISSUE: 0x01007057 (rs1=0x00000000, rs2=0x00000000)
[511000] VRF[v3] = 0x0000005000000050
[513000] VRF[v2] = 0x000000ff000000ff
[515000] VRF[v1] = 0x0000000100000001
[515000] ISSUE: 0xb620a1d7 (rs1=0x00000000, rs2=0x00000000)
[543000] PASS: test_vmacc_vv_sew32_008 - v3[0] = 0x000000000000014f (SEW=32)
[543000] ISSUE: 0x00007057 (rs1=0x00000000, rs2=0x00000000)
[567000] VRF[v3] = 0x1010101010101010
[569000] VRF[v2] = 0x0202020202020202
[571000] VRF[v1] = 0x0303030303030303
[571000] ISSUE: 0xbe20a1d7 (rs1=0x00000000, rs2=0x00000000)
[599000] PASS: test_vnmsac_vv_sew8_000 - v3[0] = 0x000000000000000a (SEW=8)
[599000] ISSUE: 0x00007057 (rs1=0x00000000, rs2=0x00000000)
[623000] VRF[v3] = 0x0000000000000000
[625000] VRF[v2] = 0x1010101010101010
[627000] VRF[v1] = 0x0202020202020202
[627000] ISSUE: 0xbe20a1d7 (rs1=0x00000000, rs2=0x00000000)
[655000] PASS: test_vnmsac_vv_sew8_001 - v3[0] = 0x00000000000000e0 (SEW=8)
[655000] ISSUE: 0x00007057 (rs1=0x00000000, rs2=0x00000000)
[679000] VRF[v3] = 0x5050505050505050
[681000] VRF[v2] = 0xffffffffffffffff
[683000] VRF[v1] = 0x0101010101010101
[683000] ISSUE: 0xbe20a1d7 (rs1=0x00000000, rs2=0x00000000)
[711000] PASS: test_vnmsac_vv_sew8_002 - v3[0] = 0x0000000000000051 (SEW=8)
[711000] ISSUE: 0x00807057 (rs1=0x00000000, rs2=0x00000000)
[735000] VRF[v3] = 0x0010001000100010
[737000] VRF[v2] = 0x0002000200020002
[739000] VRF[v1] = 0x0003000300030003
[739000] ISSUE: 0xbe20a1d7 (rs1=0x00000000, rs2=0x00000000)
[767000] PASS: test_vnmsac_vv_sew16_003 - v3[0] = 0x000000000000000a (SEW=16)
[767000] ISSUE: 0x00807057 (rs1=0x00000000, rs2=0x00000000)
[791000] VRF[v3] = 0x0000000000000000
[793000] VRF[v2] = 0x0010001000100010
[795000] VRF[v1] = 0x0002000200020002
[795000] ISSUE: 0xbe20a1d7 (rs1=0x00000000, rs2=0x00000000)
[823000] PASS: test_vnmsac_vv_sew16_004 - v3[0] = 0x000000000000ffe0 (SEW=16)
[823000] ISSUE: 0x00807057 (rs1=0x00000000, rs2=0x00000000)
[847000] VRF[v3] = 0x0050005000500050
[849000] VRF[v2] = 0x00ff00ff00ff00ff
[851000] VRF[v1] = 0x0001000100010001
[851000] ISSUE: 0xbe20a1d7 (rs1=0x00000000, rs2=0x00000000)
[879000] PASS: test_vnmsac_vv_sew16_005 - v3[0] = 0x000000000000ff51 (SEW=16)
[879000] ISSUE: 0x01007057 (rs1=0x00000000, rs2=0x00000000)
[903000] VRF[v3] = 0x0000001000000010
[905000] VRF[v2] = 0x0000000200000002
[907000] VRF[v1] = 0x0000000300000003
[907000] ISSUE: 0xbe20a1d7 (rs1=0x00000000, rs2=0x00000000)
[915000] OF_CAPTURE: vd=3 id=32 op=58
[917000] LANE_INPUT: vd=3 id=32 op=58
         stall_i=0 mac_stall=0 mul_stall=0 multicycle_busy=0
         is_reduction=0 is_widening=0 e1m_valid=0 e1_valid=0
[917000] E1_CAPTURE_ID_TRACE: vd=3 id=32 op=58 is_mul=1
[935000] PASS: test_vnmsac_vv_sew32_006 - v3[0] = 0x000000000000000a (SEW=32)
[935000] ISSUE: 0x01007057 (rs1=0x00000000, rs2=0x00000000)
[959000] VRF[v3] = 0x0000000000000000
[961000] VRF[v2] = 0x0000001000000010
[963000] VRF[v1] = 0x0000000200000002
[963000] ISSUE: 0xbe20a1d7 (rs1=0x00000000, rs2=0x00000000)
[991000] PASS: test_vnmsac_vv_sew32_007 - v3[0] = 0x00000000ffffffe0 (SEW=32)
[991000] ISSUE: 0x01007057 (rs1=0x00000000, rs2=0x00000000)
[1015000] VRF[v3] = 0x0000005000000050
[1017000] VRF[v2] = 0x000000ff000000ff
[1019000] VRF[v1] = 0x0000000100000001
[1019000] ISSUE: 0xbe20a1d7 (rs1=0x00000000, rs2=0x00000000)
[1047000] PASS: test_vnmsac_vv_sew32_008 - v3[0] = 0x00000000ffffff51 (SEW=32)
[1047000] ISSUE: 0x00007057 (rs1=0x00000000, rs2=0x00000000)
[1071000] VRF[v3] = 0x1010101010101010
[1073000] VRF[v2] = 0x0202020202020202
[1075000] VRF[v1] = 0x0303030303030303
[1075000] ISSUE: 0xa620a1d7 (rs1=0x00000000, rs2=0x00000000)
[1103000] PASS: test_vmadd_vv_sew8_000 - v3[0] = 0x0000000000000032 (SEW=8)
[1103000] ISSUE: 0x00007057 (rs1=0x00000000, rs2=0x00000000)
[1127000] VRF[v3] = 0x0000000000000000
[1129000] VRF[v2] = 0x1010101010101010
[1131000] VRF[v1] = 0x0202020202020202
[1131000] ISSUE: 0xa620a1d7 (rs1=0x00000000, rs2=0x00000000)
[1159000] PASS: test_vmadd_vv_sew8_001 - v3[0] = 0x0000000000000010 (SEW=8)
[1159000] ISSUE: 0x00007057 (rs1=0x00000000, rs2=0x00000000)
[1183000] VRF[v3] = 0x5050505050505050
[1185000] VRF[v2] = 0xffffffffffffffff
[1187000] VRF[v1] = 0x0101010101010101
[1187000] ISSUE: 0xa620a1d7 (rs1=0x00000000, rs2=0x00000000)
[1215000] PASS: test_vmadd_vv_sew8_002 - v3[0] = 0x000000000000004f (SEW=8)
[1215000] ISSUE: 0x00807057 (rs1=0x00000000, rs2=0x00000000)
[1239000] VRF[v3] = 0x0010001000100010
[1241000] VRF[v2] = 0x0002000200020002
[1243000] VRF[v1] = 0x0003000300030003
[1243000] ISSUE: 0xa620a1d7 (rs1=0x00000000, rs2=0x00000000)
[1271000] PASS: test_vmadd_vv_sew16_003 - v3[0] = 0x0000000000000032 (SEW=16)
[1271000] ISSUE: 0x00807057 (rs1=0x00000000, rs2=0x00000000)
[1295000] VRF[v3] = 0x0000000000000000
[1297000] VRF[v2] = 0x0010001000100010
[1299000] VRF[v1] = 0x0002000200020002
[1299000] ISSUE: 0xa620a1d7 (rs1=0x00000000, rs2=0x00000000)
[1327000] PASS: test_vmadd_vv_sew16_004 - v3[0] = 0x0000000000000010 (SEW=16)
[1327000] ISSUE: 0x00807057 (rs1=0x00000000, rs2=0x00000000)
[1351000] VRF[v3] = 0x0050005000500050
[1353000] VRF[v2] = 0x00ff00ff00ff00ff
[1355000] VRF[v1] = 0x0001000100010001
[1355000] ISSUE: 0xa620a1d7 (rs1=0x00000000, rs2=0x00000000)
[1383000] PASS: test_vmadd_vv_sew16_005 - v3[0] = 0x000000000000014f (SEW=16)
[1383000] ISSUE: 0x01007057 (rs1=0x00000000, rs2=0x00000000)
[1407000] VRF[v3] = 0x0000001000000010
[1409000] VRF[v2] = 0x0000000200000002
[1411000] VRF[v1] = 0x0000000300000003
[1411000] ISSUE: 0xa620a1d7 (rs1=0x00000000, rs2=0x00000000)
[1439000] PASS: test_vmadd_vv_sew32_006 - v3[0] = 0x0000000000000032 (SEW=32)
[1439000] ISSUE: 0x01007057 (rs1=0x00000000, rs2=0x00000000)
[1463000] VRF[v3] = 0x0000000000000000
[1465000] VRF[v2] = 0x0000001000000010
[1467000] VRF[v1] = 0x0000000200000002
[1467000] ISSUE: 0xa620a1d7 (rs1=0x00000000, rs2=0x00000000)
[1495000] PASS: test_vmadd_vv_sew32_007 - v3[0] = 0x0000000000000010 (SEW=32)
[1495000] ISSUE: 0x01007057 (rs1=0x00000000, rs2=0x00000000)
[1519000] VRF[v3] = 0x0000005000000050
[1521000] VRF[v2] = 0x000000ff000000ff
[1523000] VRF[v1] = 0x0000000100000001
[1523000] ISSUE: 0xa620a1d7 (rs1=0x00000000, rs2=0x00000000)
[1551000] PASS: test_vmadd_vv_sew32_008 - v3[0] = 0x000000000000014f (SEW=32)
[1551000] ISSUE: 0x00007057 (rs1=0x00000000, rs2=0x00000000)
[1575000] VRF[v3] = 0x1010101010101010
[1577000] VRF[v2] = 0x0202020202020202
[1579000] VRF[v1] = 0x0303030303030303
[1579000] ISSUE: 0xae20a1d7 (rs1=0x00000000, rs2=0x00000000)
[1607000] PASS: test_vnmsub_vv_sew8_000 - v3[0] = 0x00000000000000d2 (SEW=8)
[1607000] ISSUE: 0x00007057 (rs1=0x00000000, rs2=0x00000000)
[1631000] VRF[v3] = 0x0000000000000000
[1633000] VRF[v2] = 0x1010101010101010
[1635000] VRF[v1] = 0x0202020202020202
[1635000] ISSUE: 0xae20a1d7 (rs1=0x00000000, rs2=0x00000000)
[1663000] PASS: test_vnmsub_vv_sew8_001 - v3[0] = 0x0000000000000010 (SEW=8)
[1663000] ISSUE: 0x00007057 (rs1=0x00000000, rs2=0x00000000)
[1687000] VRF[v3] = 0x5050505050505050
[1689000] VRF[v2] = 0xffffffffffffffff
[1691000] VRF[v1] = 0x0101010101010101
[1691000] ISSUE: 0xae20a1d7 (rs1=0x00000000, rs2=0x00000000)
[1719000] PASS: test_vnmsub_vv_sew8_002 - v3[0] = 0x00000000000000af (SEW=8)
[1719000] ISSUE: 0x00807057 (rs1=0x00000000, rs2=0x00000000)
[1743000] VRF[v3] = 0x0010001000100010
[1745000] VRF[v2] = 0x0002000200020002
[1747000] VRF[v1] = 0x0003000300030003
[1747000] ISSUE: 0xae20a1d7 (rs1=0x00000000, rs2=0x00000000)
[1775000] PASS: test_vnmsub_vv_sew16_003 - v3[0] = 0x000000000000ffd2 (SEW=16)
[1775000] ISSUE: 0x00807057 (rs1=0x00000000, rs2=0x00000000)
[1799000] VRF[v3] = 0x0000000000000000
[1801000] VRF[v2] = 0x0010001000100010
[1803000] VRF[v1] = 0x0002000200020002
[1803000] ISSUE: 0xae20a1d7 (rs1=0x00000000, rs2=0x00000000)
[1831000] PASS: test_vnmsub_vv_sew16_004 - v3[0] = 0x0000000000000010 (SEW=16)
[1831000] ISSUE: 0x00807057 (rs1=0x00000000, rs2=0x00000000)
[1855000] VRF[v3] = 0x0050005000500050
[1857000] VRF[v2] = 0x00ff00ff00ff00ff
[1859000] VRF[v1] = 0x0001000100010001
[1859000] ISSUE: 0xae20a1d7 (rs1=0x00000000, rs2=0x00000000)
[1887000] PASS: test_vnmsub_vv_sew16_005 - v3[0] = 0x00000000000000af (SEW=16)
[1887000] ISSUE: 0x01007057 (rs1=0x00000000, rs2=0x00000000)
[1911000] VRF[v3] = 0x0000001000000010
[1913000] VRF[v2] = 0x0000000200000002
[1915000] VRF[v1] = 0x0000000300000003
[1915000] ISSUE: 0xae20a1d7 (rs1=0x00000000, rs2=0x00000000)
[1943000] PASS: test_vnmsub_vv_sew32_006 - v3[0] = 0x00000000ffffffd2 (SEW=32)
[1943000] ISSUE: 0x01007057 (rs1=0x00000000, rs2=0x00000000)
[1967000] VRF[v3] = 0x0000000000000000
[1969000] VRF[v2] = 0x0000001000000010
[1971000] VRF[v1] = 0x0000000200000002
[1971000] ISSUE: 0xae20a1d7 (rs1=0x00000000, rs2=0x00000000)
[1999000] PASS: test_vnmsub_vv_sew32_007 - v3[0] = 0x0000000000000010 (SEW=32)
[1999000] ISSUE: 0x01007057 (rs1=0x00000000, rs2=0x00000000)
[2023000] VRF[v3] = 0x0000005000000050
[2025000] VRF[v2] = 0x000000ff000000ff
[2027000] VRF[v1] = 0x0000000100000001
[2027000] ISSUE: 0xae20a1d7 (rs1=0x00000000, rs2=0x00000000)
[2055000] PASS: test_vnmsub_vv_sew32_008 - v3[0] = 0x00000000000000af (SEW=32)
MAC: 36 tests done
[2055000] Testing CSR capabilities...
[2067000] PASS: CSR capabilities read
[2067000] Testing illegal instruction rejection...
[2093000] PASS: Illegal instruction rejection

==================================================
Test Results: 38/38 passed
*** ALL TESTS PASSED ***
Performance counter: 37 operations
==================================================
tb/hp_vpu_tb.sv:5446: $finish called at 2193000 (1ps)

==================================================
STRESS TEST INSTRUMENTATION - FINAL REPORT
==================================================
Total cycles:              1081

VRF Write Contentions:     0
  - e3 && r3 contentions:  0
  - e3 && w2 contentions:  0
  - r3 && w2 contentions:  0

Pipeline Valid Cycles:
  - e3_valid cycles:       38
  - r3_valid cycles:       0
  - w2_valid cycles:       0

Stall Statistics:
  - mul_stall cycles:      0
  - mac_stall cycles:      0
  - red_busy cycles:       0
  - wide_busy cycles:      0
  - total stall cycles:    0
  - max stall streak:      0
==================================================
