Timing Analyzer report for example
Sun Aug  4 13:24:21 2019
Quartus Prime Version 18.1.1 Build 646 04/11/2019 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Parallel Compilation
  4. SDC File List
  5. Clocks
  6. Slow 1200mV 85C Model Fmax Summary
  7. Timing Closure Recommendations
  8. Slow 1200mV 85C Model Setup Summary
  9. Slow 1200mV 85C Model Hold Summary
 10. Slow 1200mV 85C Model Recovery Summary
 11. Slow 1200mV 85C Model Removal Summary
 12. Slow 1200mV 85C Model Minimum Pulse Width Summary
 13. Slow 1200mV 85C Model Setup: 'PLL12M_inst|altpll_component|auto_generated|pll1|clk[0]'
 14. Slow 1200mV 85C Model Hold: 'PLL12M_inst|altpll_component|auto_generated|pll1|clk[0]'
 15. Slow 1200mV 85C Model Recovery: 'PLL12M_inst|altpll_component|auto_generated|pll1|clk[0]'
 16. Slow 1200mV 85C Model Removal: 'PLL12M_inst|altpll_component|auto_generated|pll1|clk[0]'
 17. Slow 1200mV 85C Model Metastability Summary
 18. Slow 1200mV 0C Model Fmax Summary
 19. Slow 1200mV 0C Model Setup Summary
 20. Slow 1200mV 0C Model Hold Summary
 21. Slow 1200mV 0C Model Recovery Summary
 22. Slow 1200mV 0C Model Removal Summary
 23. Slow 1200mV 0C Model Minimum Pulse Width Summary
 24. Slow 1200mV 0C Model Setup: 'PLL12M_inst|altpll_component|auto_generated|pll1|clk[0]'
 25. Slow 1200mV 0C Model Hold: 'PLL12M_inst|altpll_component|auto_generated|pll1|clk[0]'
 26. Slow 1200mV 0C Model Recovery: 'PLL12M_inst|altpll_component|auto_generated|pll1|clk[0]'
 27. Slow 1200mV 0C Model Removal: 'PLL12M_inst|altpll_component|auto_generated|pll1|clk[0]'
 28. Slow 1200mV 0C Model Metastability Summary
 29. Fast 1200mV 0C Model Setup Summary
 30. Fast 1200mV 0C Model Hold Summary
 31. Fast 1200mV 0C Model Recovery Summary
 32. Fast 1200mV 0C Model Removal Summary
 33. Fast 1200mV 0C Model Minimum Pulse Width Summary
 34. Fast 1200mV 0C Model Setup: 'PLL12M_inst|altpll_component|auto_generated|pll1|clk[0]'
 35. Fast 1200mV 0C Model Hold: 'PLL12M_inst|altpll_component|auto_generated|pll1|clk[0]'
 36. Fast 1200mV 0C Model Recovery: 'PLL12M_inst|altpll_component|auto_generated|pll1|clk[0]'
 37. Fast 1200mV 0C Model Removal: 'PLL12M_inst|altpll_component|auto_generated|pll1|clk[0]'
 38. Fast 1200mV 0C Model Metastability Summary
 39. Multicorner Timing Analysis Summary
 40. Board Trace Model Assignments
 41. Input Transition Times
 42. Signal Integrity Metrics (Slow 1200mv 0c Model)
 43. Signal Integrity Metrics (Slow 1200mv 85c Model)
 44. Signal Integrity Metrics (Fast 1200mv 0c Model)
 45. Setup Transfers
 46. Hold Transfers
 47. Recovery Transfers
 48. Removal Transfers
 49. Report TCCS
 50. Report RSKM
 51. Unconstrained Paths Summary
 52. Clock Status Summary
 53. Unconstrained Input Ports
 54. Unconstrained Output Ports
 55. Unconstrained Input Ports
 56. Unconstrained Output Ports
 57. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2019  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+-----------------------------------------------------------------------------+
; Timing Analyzer Summary                                                     ;
+-----------------------+-----------------------------------------------------+
; Quartus Prime Version ; Version 18.1.1 Build 646 04/11/2019 SJ Lite Edition ;
; Timing Analyzer       ; Timing Analyzer                                     ;
; Revision Name         ; example                                             ;
; Device Family         ; Cyclone 10 LP                                       ;
; Device Name           ; 10CL025YU256C8G                                     ;
; Timing Models         ; Final                                               ;
; Delay Model           ; Combined                                            ;
; Rise/Fall Delays      ; Enabled                                             ;
+-----------------------+-----------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.13        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-4         ;   4.2%      ;
+----------------------------+-------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SDC File List                                                                                                                                                                 ;
+-------------------------------------------------------------------------------------------------------------------------------------------+--------+--------------------------+
; SDC File Path                                                                                                                             ; Status ; Read at                  ;
+-------------------------------------------------------------------------------------------------------------------------------------------+--------+--------------------------+
; /media/tcmichals/workingDiskHS/cyclone-10/cyc1000/github/cyc1000/example_project/db/ip/led_example/submodules/altera_reset_controller.sdc ; OK     ; Sun Aug  4 13:24:20 2019 ;
+-------------------------------------------------------------------------------------------------------------------------------------------+--------+--------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                                                                   ;
+---------------------------------------------------------+-----------+--------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+-----------------------------------------------------------+-------------------------------------------------------------+
; Clock Name                                              ; Type      ; Period ; Frequency ; Rise  ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source                                                    ; Targets                                                     ;
+---------------------------------------------------------+-----------+--------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+-----------------------------------------------------------+-------------------------------------------------------------+
; CLK12M                                                  ; Base      ; 83.333 ; 12.0 MHz  ; 0.000 ; 41.666 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;                                                           ; { CLK12M }                                                  ;
; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; Generated ; 83.333 ; 12.0 MHz  ; 0.000 ; 41.666 ; 50.00      ; 1         ; 1           ;       ;        ;           ;            ; false    ; CLK12M ; PLL12M_inst|altpll_component|auto_generated|pll1|inclk[0] ; { PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] } ;
+---------------------------------------------------------+-----------+--------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+-----------------------------------------------------------+-------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                                            ;
+------------+-----------------+---------------------------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                                              ; Note ;
+------------+-----------------+---------------------------------------------------------+------+
; 113.53 MHz ; 113.53 MHz      ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ;      ;
+------------+-----------------+---------------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+----------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup Summary                                              ;
+---------------------------------------------------------+--------+---------------+
; Clock                                                   ; Slack  ; End Point TNS ;
+---------------------------------------------------------+--------+---------------+
; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 74.525 ; 0.000         ;
+---------------------------------------------------------+--------+---------------+


+---------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold Summary                                              ;
+---------------------------------------------------------+-------+---------------+
; Clock                                                   ; Slack ; End Point TNS ;
+---------------------------------------------------------+-------+---------------+
; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.420 ; 0.000         ;
+---------------------------------------------------------+-------+---------------+


+----------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery Summary                                           ;
+---------------------------------------------------------+--------+---------------+
; Clock                                                   ; Slack  ; End Point TNS ;
+---------------------------------------------------------+--------+---------------+
; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 78.882 ; 0.000         ;
+---------------------------------------------------------+--------+---------------+


+---------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal Summary                                           ;
+---------------------------------------------------------+-------+---------------+
; Clock                                                   ; Slack ; End Point TNS ;
+---------------------------------------------------------+-------+---------------+
; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.959 ; 0.000         ;
+---------------------------------------------------------+-------+---------------+


+----------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary                                ;
+---------------------------------------------------------+--------+---------------+
; Clock                                                   ; Slack  ; End Point TNS ;
+---------------------------------------------------------+--------+---------------+
; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 41.309 ; 0.000         ;
; CLK12M                                                  ; 41.518 ; 0.000         ;
+---------------------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'PLL12M_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                         ;
+--------+---------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------+---------------------------------------------------------+---------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                             ; To Node                                                                                          ; Launch Clock                                            ; Latch Clock                                             ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------+---------------------------------------------------------+---------------------------------------------------------+--------------+------------+------------+
; 74.525 ; led_example:u0|altera_avalon_st_bytes_to_packets:bytes_to_packets|received_esc        ; led_example:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|counter[14]          ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.077     ; 8.732      ;
; 74.525 ; led_example:u0|altera_avalon_st_bytes_to_packets:bytes_to_packets|received_esc        ; led_example:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|counter[9]           ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.077     ; 8.732      ;
; 74.525 ; led_example:u0|altera_avalon_st_bytes_to_packets:bytes_to_packets|received_esc        ; led_example:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|counter[15]          ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.077     ; 8.732      ;
; 74.525 ; led_example:u0|altera_avalon_st_bytes_to_packets:bytes_to_packets|received_esc        ; led_example:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|counter[12]          ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.077     ; 8.732      ;
; 74.647 ; led_example:u0|altera_avalon_st_bytes_to_packets:bytes_to_packets|received_esc        ; led_example:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|counter[1]           ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.107     ; 8.580      ;
; 74.794 ; led_example:u0|altera_avalon_st_bytes_to_packets:bytes_to_packets|out_channel[3]      ; led_example:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|counter[14]          ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.080     ; 8.460      ;
; 74.794 ; led_example:u0|altera_avalon_st_bytes_to_packets:bytes_to_packets|out_channel[3]      ; led_example:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|counter[9]           ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.080     ; 8.460      ;
; 74.794 ; led_example:u0|altera_avalon_st_bytes_to_packets:bytes_to_packets|out_channel[3]      ; led_example:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|counter[15]          ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.080     ; 8.460      ;
; 74.794 ; led_example:u0|altera_avalon_st_bytes_to_packets:bytes_to_packets|out_channel[3]      ; led_example:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|counter[12]          ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.080     ; 8.460      ;
; 74.802 ; led_example:u0|altera_avalon_st_bytes_to_packets:bytes_to_packets|out_channel[2]      ; led_example:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|counter[14]          ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.080     ; 8.452      ;
; 74.802 ; led_example:u0|altera_avalon_st_bytes_to_packets:bytes_to_packets|out_channel[2]      ; led_example:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|counter[9]           ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.080     ; 8.452      ;
; 74.802 ; led_example:u0|altera_avalon_st_bytes_to_packets:bytes_to_packets|out_channel[2]      ; led_example:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|counter[15]          ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.080     ; 8.452      ;
; 74.802 ; led_example:u0|altera_avalon_st_bytes_to_packets:bytes_to_packets|out_channel[2]      ; led_example:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|counter[12]          ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.080     ; 8.452      ;
; 74.916 ; led_example:u0|altera_avalon_st_bytes_to_packets:bytes_to_packets|out_channel[3]      ; led_example:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|counter[1]           ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.110     ; 8.308      ;
; 74.924 ; led_example:u0|altera_avalon_st_bytes_to_packets:bytes_to_packets|out_channel[2]      ; led_example:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|counter[1]           ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.110     ; 8.300      ;
; 74.995 ; led_example:u0|altera_avalon_st_bytes_to_packets:bytes_to_packets|received_esc        ; led_example:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|out_data[1]          ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.078     ; 8.261      ;
; 74.995 ; led_example:u0|altera_avalon_st_bytes_to_packets:bytes_to_packets|received_esc        ; led_example:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|out_data[4]          ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.078     ; 8.261      ;
; 74.995 ; led_example:u0|altera_avalon_st_bytes_to_packets:bytes_to_packets|received_esc        ; led_example:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|out_data[2]          ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.078     ; 8.261      ;
; 74.995 ; led_example:u0|altera_avalon_st_bytes_to_packets:bytes_to_packets|received_esc        ; led_example:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|out_data[5]          ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.078     ; 8.261      ;
; 74.998 ; led_example:u0|altera_avalon_st_bytes_to_packets:bytes_to_packets|received_esc        ; led_example:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|counter[8]           ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.077     ; 8.259      ;
; 74.998 ; led_example:u0|altera_avalon_st_bytes_to_packets:bytes_to_packets|received_esc        ; led_example:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|counter[10]          ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.077     ; 8.259      ;
; 74.998 ; led_example:u0|altera_avalon_st_bytes_to_packets:bytes_to_packets|received_esc        ; led_example:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|counter[11]          ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.077     ; 8.259      ;
; 74.998 ; led_example:u0|altera_avalon_st_bytes_to_packets:bytes_to_packets|received_esc        ; led_example:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|counter[13]          ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.077     ; 8.259      ;
; 75.067 ; led_example:u0|altera_avalon_st_bytes_to_packets:bytes_to_packets|out_channel[7]      ; led_example:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|counter[14]          ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.080     ; 8.187      ;
; 75.067 ; led_example:u0|altera_avalon_st_bytes_to_packets:bytes_to_packets|out_channel[7]      ; led_example:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|counter[9]           ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.080     ; 8.187      ;
; 75.067 ; led_example:u0|altera_avalon_st_bytes_to_packets:bytes_to_packets|out_channel[7]      ; led_example:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|counter[15]          ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.080     ; 8.187      ;
; 75.067 ; led_example:u0|altera_avalon_st_bytes_to_packets:bytes_to_packets|out_channel[7]      ; led_example:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|counter[12]          ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.080     ; 8.187      ;
; 75.075 ; led_example:u0|altera_avalon_st_bytes_to_packets:bytes_to_packets|out_channel[6]      ; led_example:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|counter[14]          ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.080     ; 8.179      ;
; 75.075 ; led_example:u0|altera_avalon_st_bytes_to_packets:bytes_to_packets|out_channel[6]      ; led_example:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|counter[9]           ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.080     ; 8.179      ;
; 75.075 ; led_example:u0|altera_avalon_st_bytes_to_packets:bytes_to_packets|out_channel[6]      ; led_example:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|counter[15]          ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.080     ; 8.179      ;
; 75.075 ; led_example:u0|altera_avalon_st_bytes_to_packets:bytes_to_packets|out_channel[6]      ; led_example:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|counter[12]          ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.080     ; 8.179      ;
; 75.128 ; led_example:u0|altera_avalon_st_bytes_to_packets:bytes_to_packets|received_esc        ; led_example:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|counter[3]           ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.077     ; 8.129      ;
; 75.128 ; led_example:u0|altera_avalon_st_bytes_to_packets:bytes_to_packets|received_esc        ; led_example:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|counter[7]           ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.077     ; 8.129      ;
; 75.128 ; led_example:u0|altera_avalon_st_bytes_to_packets:bytes_to_packets|received_esc        ; led_example:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|counter[5]           ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.077     ; 8.129      ;
; 75.128 ; led_example:u0|altera_avalon_st_bytes_to_packets:bytes_to_packets|received_esc        ; led_example:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|counter[6]           ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.077     ; 8.129      ;
; 75.128 ; led_example:u0|altera_avalon_st_bytes_to_packets:bytes_to_packets|received_esc        ; led_example:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|counter[2]           ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.077     ; 8.129      ;
; 75.128 ; led_example:u0|altera_avalon_st_bytes_to_packets:bytes_to_packets|received_esc        ; led_example:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|counter[0]           ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.077     ; 8.129      ;
; 75.128 ; led_example:u0|altera_avalon_st_bytes_to_packets:bytes_to_packets|received_esc        ; led_example:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|counter[4]           ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.077     ; 8.129      ;
; 75.137 ; led_example:u0|altera_avalon_st_bytes_to_packets:bytes_to_packets|out_channel[4]      ; led_example:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|counter[12]          ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.080     ; 8.117      ;
; 75.137 ; led_example:u0|altera_avalon_st_bytes_to_packets:bytes_to_packets|out_channel[4]      ; led_example:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|counter[14]          ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.080     ; 8.117      ;
; 75.137 ; led_example:u0|altera_avalon_st_bytes_to_packets:bytes_to_packets|out_channel[4]      ; led_example:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|counter[15]          ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.080     ; 8.117      ;
; 75.137 ; led_example:u0|altera_avalon_st_bytes_to_packets:bytes_to_packets|out_channel[4]      ; led_example:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|counter[9]           ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.080     ; 8.117      ;
; 75.170 ; led_example:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|out_valid ; led_example:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|state.READ_CMD_WAIT  ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.081     ; 8.083      ;
; 75.174 ; rx_fastserial:rx_lite|rx_data[7]                                                      ; led_example:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|counter[12]          ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.080     ; 8.080      ;
; 75.174 ; rx_fastserial:rx_lite|rx_data[7]                                                      ; led_example:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|counter[9]           ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.080     ; 8.080      ;
; 75.174 ; rx_fastserial:rx_lite|rx_data[7]                                                      ; led_example:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|counter[15]          ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.080     ; 8.080      ;
; 75.174 ; rx_fastserial:rx_lite|rx_data[7]                                                      ; led_example:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|counter[14]          ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.080     ; 8.080      ;
; 75.189 ; led_example:u0|altera_avalon_st_bytes_to_packets:bytes_to_packets|out_channel[7]      ; led_example:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|counter[1]           ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.110     ; 8.035      ;
; 75.197 ; led_example:u0|altera_avalon_st_bytes_to_packets:bytes_to_packets|out_channel[6]      ; led_example:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|counter[1]           ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.110     ; 8.027      ;
; 75.197 ; led_example:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|out_valid ; led_example:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|out_data[5]          ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.079     ; 8.058      ;
; 75.197 ; led_example:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|out_valid ; led_example:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|out_data[2]          ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.079     ; 8.058      ;
; 75.197 ; led_example:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|out_valid ; led_example:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|out_data[4]          ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.079     ; 8.058      ;
; 75.197 ; led_example:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|out_valid ; led_example:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|out_data[1]          ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.079     ; 8.058      ;
; 75.201 ; led_example:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|out_valid ; led_example:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|state.READ_SEND_WAIT ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.081     ; 8.052      ;
; 75.212 ; led_example:u0|altera_avalon_st_bytes_to_packets:bytes_to_packets|out_channel[1]      ; led_example:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|counter[12]          ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.080     ; 8.042      ;
; 75.212 ; led_example:u0|altera_avalon_st_bytes_to_packets:bytes_to_packets|out_channel[1]      ; led_example:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|counter[15]          ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.080     ; 8.042      ;
; 75.212 ; led_example:u0|altera_avalon_st_bytes_to_packets:bytes_to_packets|out_channel[1]      ; led_example:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|counter[14]          ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.080     ; 8.042      ;
; 75.212 ; led_example:u0|altera_avalon_st_bytes_to_packets:bytes_to_packets|out_channel[1]      ; led_example:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|counter[9]           ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.080     ; 8.042      ;
; 75.224 ; led_example:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|out_valid ; led_example:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|counter[12]          ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.078     ; 8.032      ;
; 75.224 ; led_example:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|out_valid ; led_example:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|counter[15]          ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.078     ; 8.032      ;
; 75.224 ; led_example:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|out_valid ; led_example:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|counter[9]           ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.078     ; 8.032      ;
; 75.224 ; led_example:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|out_valid ; led_example:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|counter[14]          ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.078     ; 8.032      ;
; 75.259 ; led_example:u0|altera_avalon_st_bytes_to_packets:bytes_to_packets|out_channel[4]      ; led_example:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|counter[1]           ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.110     ; 7.965      ;
; 75.264 ; led_example:u0|altera_avalon_st_bytes_to_packets:bytes_to_packets|out_channel[3]      ; led_example:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|out_data[5]          ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.081     ; 7.989      ;
; 75.264 ; led_example:u0|altera_avalon_st_bytes_to_packets:bytes_to_packets|out_channel[3]      ; led_example:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|out_data[2]          ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.081     ; 7.989      ;
; 75.264 ; led_example:u0|altera_avalon_st_bytes_to_packets:bytes_to_packets|out_channel[3]      ; led_example:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|out_data[4]          ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.081     ; 7.989      ;
; 75.264 ; led_example:u0|altera_avalon_st_bytes_to_packets:bytes_to_packets|out_channel[3]      ; led_example:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|out_data[1]          ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.081     ; 7.989      ;
; 75.267 ; led_example:u0|altera_avalon_st_bytes_to_packets:bytes_to_packets|out_channel[3]      ; led_example:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|counter[11]          ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.080     ; 7.987      ;
; 75.267 ; led_example:u0|altera_avalon_st_bytes_to_packets:bytes_to_packets|out_channel[3]      ; led_example:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|counter[13]          ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.080     ; 7.987      ;
; 75.267 ; led_example:u0|altera_avalon_st_bytes_to_packets:bytes_to_packets|out_channel[3]      ; led_example:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|counter[8]           ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.080     ; 7.987      ;
; 75.267 ; led_example:u0|altera_avalon_st_bytes_to_packets:bytes_to_packets|out_channel[3]      ; led_example:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|counter[10]          ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.080     ; 7.987      ;
; 75.272 ; led_example:u0|altera_avalon_st_bytes_to_packets:bytes_to_packets|out_channel[2]      ; led_example:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|out_data[5]          ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.081     ; 7.981      ;
; 75.272 ; led_example:u0|altera_avalon_st_bytes_to_packets:bytes_to_packets|out_channel[2]      ; led_example:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|out_data[2]          ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.081     ; 7.981      ;
; 75.272 ; led_example:u0|altera_avalon_st_bytes_to_packets:bytes_to_packets|out_channel[2]      ; led_example:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|out_data[4]          ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.081     ; 7.981      ;
; 75.272 ; led_example:u0|altera_avalon_st_bytes_to_packets:bytes_to_packets|out_channel[2]      ; led_example:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|out_data[1]          ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.081     ; 7.981      ;
; 75.275 ; led_example:u0|altera_avalon_st_bytes_to_packets:bytes_to_packets|out_channel[2]      ; led_example:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|counter[11]          ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.080     ; 7.979      ;
; 75.275 ; led_example:u0|altera_avalon_st_bytes_to_packets:bytes_to_packets|out_channel[2]      ; led_example:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|counter[13]          ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.080     ; 7.979      ;
; 75.275 ; led_example:u0|altera_avalon_st_bytes_to_packets:bytes_to_packets|out_channel[2]      ; led_example:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|counter[10]          ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.080     ; 7.979      ;
; 75.275 ; led_example:u0|altera_avalon_st_bytes_to_packets:bytes_to_packets|out_channel[2]      ; led_example:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|counter[8]           ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.080     ; 7.979      ;
; 75.296 ; rx_fastserial:rx_lite|rx_data[7]                                                      ; led_example:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|counter[1]           ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.110     ; 7.928      ;
; 75.319 ; led_example:u0|altera_avalon_st_bytes_to_packets:bytes_to_packets|received_esc        ; led_example:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|out_data[6]          ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.077     ; 7.938      ;
; 75.319 ; led_example:u0|altera_avalon_st_bytes_to_packets:bytes_to_packets|received_esc        ; led_example:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|out_data[3]          ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.077     ; 7.938      ;
; 75.319 ; led_example:u0|altera_avalon_st_bytes_to_packets:bytes_to_packets|received_esc        ; led_example:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|out_data[0]          ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.077     ; 7.938      ;
; 75.334 ; led_example:u0|altera_avalon_st_bytes_to_packets:bytes_to_packets|out_channel[1]      ; led_example:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|counter[1]           ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.110     ; 7.890      ;
; 75.346 ; led_example:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|out_valid ; led_example:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|counter[1]           ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.108     ; 7.880      ;
; 75.397 ; led_example:u0|altera_avalon_st_bytes_to_packets:bytes_to_packets|out_channel[3]      ; led_example:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|counter[5]           ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.080     ; 7.857      ;
; 75.397 ; led_example:u0|altera_avalon_st_bytes_to_packets:bytes_to_packets|out_channel[3]      ; led_example:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|counter[7]           ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.080     ; 7.857      ;
; 75.397 ; led_example:u0|altera_avalon_st_bytes_to_packets:bytes_to_packets|out_channel[3]      ; led_example:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|counter[3]           ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.080     ; 7.857      ;
; 75.397 ; led_example:u0|altera_avalon_st_bytes_to_packets:bytes_to_packets|out_channel[3]      ; led_example:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|counter[2]           ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.080     ; 7.857      ;
; 75.397 ; led_example:u0|altera_avalon_st_bytes_to_packets:bytes_to_packets|out_channel[3]      ; led_example:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|counter[4]           ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.080     ; 7.857      ;
; 75.397 ; led_example:u0|altera_avalon_st_bytes_to_packets:bytes_to_packets|out_channel[3]      ; led_example:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|counter[0]           ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.080     ; 7.857      ;
; 75.397 ; led_example:u0|altera_avalon_st_bytes_to_packets:bytes_to_packets|out_channel[3]      ; led_example:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|counter[6]           ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.080     ; 7.857      ;
; 75.405 ; led_example:u0|altera_avalon_st_bytes_to_packets:bytes_to_packets|out_channel[2]      ; led_example:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|counter[5]           ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.080     ; 7.849      ;
; 75.405 ; led_example:u0|altera_avalon_st_bytes_to_packets:bytes_to_packets|out_channel[2]      ; led_example:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|counter[7]           ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.080     ; 7.849      ;
; 75.405 ; led_example:u0|altera_avalon_st_bytes_to_packets:bytes_to_packets|out_channel[2]      ; led_example:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|counter[3]           ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.080     ; 7.849      ;
; 75.405 ; led_example:u0|altera_avalon_st_bytes_to_packets:bytes_to_packets|out_channel[2]      ; led_example:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|counter[2]           ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.080     ; 7.849      ;
; 75.405 ; led_example:u0|altera_avalon_st_bytes_to_packets:bytes_to_packets|out_channel[2]      ; led_example:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|counter[4]           ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.080     ; 7.849      ;
; 75.405 ; led_example:u0|altera_avalon_st_bytes_to_packets:bytes_to_packets|out_channel[2]      ; led_example:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|counter[0]           ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.080     ; 7.849      ;
; 75.405 ; led_example:u0|altera_avalon_st_bytes_to_packets:bytes_to_packets|out_channel[2]      ; led_example:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|counter[6]           ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.080     ; 7.849      ;
; 75.409 ; led_example:u0|altera_avalon_st_bytes_to_packets:bytes_to_packets|out_channel[0]      ; led_example:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|counter[14]          ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.080     ; 7.845      ;
+--------+---------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------+---------------------------------------------------------+---------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'PLL12M_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                          ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------+---------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                           ; To Node                                                                                                                                             ; Launch Clock                                            ; Latch Clock                                             ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------+---------------------------------------------------------+--------------+------------+------------+
; 0.420 ; led_example:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|writedata[15]                                                           ; led_example:u0|apa102_led:blinkt_led_0|altsyncram:leds_rtl_0|altsyncram_5ml1:auto_generated|ram_block1a0~porta_datain_reg0                          ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.479      ; 1.153      ;
; 0.422 ; led_example:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|writedata[16]                                                           ; led_example:u0|apa102_led:blinkt_led_0|altsyncram:leds_rtl_0|altsyncram_5ml1:auto_generated|ram_block1a0~porta_datain_reg0                          ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.479      ; 1.155      ;
; 0.425 ; led_example:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|writedata[14]                                                           ; led_example:u0|apa102_led:blinkt_led_0|altsyncram:leds_rtl_0|altsyncram_5ml1:auto_generated|ram_block1a0~porta_datain_reg0                          ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.479      ; 1.158      ;
; 0.428 ; led_example:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|writedata[9]                                                            ; led_example:u0|apa102_led:blinkt_led_0|altsyncram:leds_rtl_0|altsyncram_5ml1:auto_generated|ram_block1a0~porta_datain_reg0                          ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.479      ; 1.161      ;
; 0.429 ; led_example:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|writedata[20]                                                           ; led_example:u0|apa102_led:blinkt_led_0|altsyncram:leds_rtl_0|altsyncram_5ml1:auto_generated|ram_block1a0~porta_datain_reg0                          ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.479      ; 1.162      ;
; 0.432 ; led_example:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|writedata[21]                                                           ; led_example:u0|apa102_led:blinkt_led_0|altsyncram:leds_rtl_0|altsyncram_5ml1:auto_generated|ram_block1a0~porta_datain_reg0                          ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.479      ; 1.165      ;
; 0.432 ; led_example:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|writedata[0]                                                            ; led_example:u0|apa102_led:blinkt_led_0|altsyncram:leds_rtl_0|altsyncram_5ml1:auto_generated|ram_block1a0~porta_datain_reg0                          ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.479      ; 1.165      ;
; 0.436 ; led_example:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|writedata[25]                                                           ; led_example:u0|apa102_led:blinkt_led_0|altsyncram:leds_rtl_0|altsyncram_5ml1:auto_generated|ram_block1a0~porta_datain_reg0                          ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.479      ; 1.169      ;
; 0.437 ; led_example:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|writedata[23]                                                           ; led_example:u0|apa102_led:blinkt_led_0|altsyncram:leds_rtl_0|altsyncram_5ml1:auto_generated|ram_block1a0~porta_datain_reg0                          ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.479      ; 1.170      ;
; 0.437 ; led_example:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|writedata[10]                                                           ; led_example:u0|apa102_led:blinkt_led_0|altsyncram:leds_rtl_0|altsyncram_5ml1:auto_generated|ram_block1a0~porta_datain_reg0                          ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.479      ; 1.170      ;
; 0.440 ; led_example:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|writedata[17]                                                           ; led_example:u0|apa102_led:blinkt_led_0|altsyncram:leds_rtl_0|altsyncram_5ml1:auto_generated|ram_block1a0~porta_datain_reg0                          ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.479      ; 1.173      ;
; 0.441 ; led_example:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|writedata[13]                                                           ; led_example:u0|apa102_led:blinkt_led_0|altsyncram:leds_rtl_0|altsyncram_5ml1:auto_generated|ram_block1a0~porta_datain_reg0                          ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.479      ; 1.174      ;
; 0.449 ; led_example:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|writedata[22]                                                           ; led_example:u0|apa102_led:blinkt_led_0|altsyncram:leds_rtl_0|altsyncram_5ml1:auto_generated|ram_block1a0~porta_datain_reg0                          ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.479      ; 1.182      ;
; 0.453 ; led_example:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|writedata[19]                                                           ; led_example:u0|apa102_led:blinkt_led_0|altsyncram:leds_rtl_0|altsyncram_5ml1:auto_generated|ram_block1a0~porta_datain_reg0                          ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.479      ; 1.186      ;
; 0.454 ; rx_fastserial:rx_lite|state[1]                                                                                                                      ; rx_fastserial:rx_lite|state[1]                                                                                                                      ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; rx_fastserial:rx_lite|state[2]                                                                                                                      ; rx_fastserial:rx_lite|state[2]                                                                                                                      ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; rx_fastserial:rx_lite|rx_ready                                                                                                                      ; rx_fastserial:rx_lite|rx_ready                                                                                                                      ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; led_example:u0|apa102_led:blinkt_led_0|state.INIT                                                                                                   ; led_example:u0|apa102_led:blinkt_led_0|state.INIT                                                                                                   ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; led_example:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|state.READ_CMD_WAIT                                                     ; led_example:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|state.READ_CMD_WAIT                                                     ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; led_example:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|state.READ_SEND_WAIT                                                    ; led_example:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|state.READ_SEND_WAIT                                                    ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; led_example:u0|led_example_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:simple_led_0_avs_s0_agent_rsp_fifo|mem_used[1]                 ; led_example:u0|led_example_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:simple_led_0_avs_s0_agent_rsp_fifo|mem_used[1]                 ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; led_example:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|state.0000                                                              ; led_example:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|state.0000                                                              ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; led_example:u0|led_example_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:simple_led_0_avs_s0_agent_rsp_fifo|mem[1][103]                 ; led_example:u0|led_example_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:simple_led_0_avs_s0_agent_rsp_fifo|mem[1][103]                 ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; led_example:u0|led_example_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:simple_led_0_avs_s0_agent_rsp_fifo|mem_used[0]                 ; led_example:u0|led_example_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:simple_led_0_avs_s0_agent_rsp_fifo|mem_used[0]                 ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; led_example:u0|led_example_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:simple_led_0_avs_s0_agent_rsp_fifo|mem[0][103]                 ; led_example:u0|led_example_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:simple_led_0_avs_s0_agent_rsp_fifo|mem[0][103]                 ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; led_example:u0|led_example_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:blinkt_led_0_avs_s0_agent_rsp_fifo|mem[1][103]                 ; led_example:u0|led_example_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:blinkt_led_0_avs_s0_agent_rsp_fifo|mem[1][103]                 ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; led_example:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|read                                                                    ; led_example:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|read                                                                    ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; led_example:u0|led_example_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:blinkt_led_0_avs_s0_agent_rsp_fifo|mem_used[0]                 ; led_example:u0|led_example_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:blinkt_led_0_avs_s0_agent_rsp_fifo|mem_used[0]                 ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; led_example:u0|led_example_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:blinkt_led_0_avs_s0_agent_rsp_fifo|mem_used[1]                 ; led_example:u0|led_example_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:blinkt_led_0_avs_s0_agent_rsp_fifo|mem_used[1]                 ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; led_example:u0|altera_avalon_st_packets_to_bytes:packets_to_bytes|stored_channel[0]                                                                 ; led_example:u0|altera_avalon_st_packets_to_bytes:packets_to_bytes|stored_channel[0]                                                                 ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; led_example:u0|altera_avalon_st_packets_to_bytes:packets_to_bytes|sent_channel_char                                                                 ; led_example:u0|altera_avalon_st_packets_to_bytes:packets_to_bytes|sent_channel_char                                                                 ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; led_example:u0|altera_avalon_st_packets_to_bytes:packets_to_bytes|sent_sop                                                                          ; led_example:u0|altera_avalon_st_packets_to_bytes:packets_to_bytes|sent_sop                                                                          ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; led_example:u0|altera_avalon_st_packets_to_bytes:packets_to_bytes|sent_esc                                                                          ; led_example:u0|altera_avalon_st_packets_to_bytes:packets_to_bytes|sent_esc                                                                          ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; led_example:u0|altera_avalon_st_packets_to_bytes:packets_to_bytes|sent_eop                                                                          ; led_example:u0|altera_avalon_st_packets_to_bytes:packets_to_bytes|sent_eop                                                                          ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; led_example:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|first_trans                                                             ; led_example:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|first_trans                                                             ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; tx_fastserial:tx_lite|state[2]                                                                                                                      ; tx_fastserial:tx_lite|state[2]                                                                                                                      ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; tx_fastserial:tx_lite|state[3]                                                                                                                      ; tx_fastserial:tx_lite|state[3]                                                                                                                      ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; tx_fastserial:tx_lite|state[1]                                                                                                                      ; tx_fastserial:tx_lite|state[1]                                                                                                                      ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; tx_fastserial:tx_lite|state[0]                                                                                                                      ; tx_fastserial:tx_lite|state[0]                                                                                                                      ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; led_example:u0|altera_avalon_st_packets_to_bytes:packets_to_bytes|sent_channel                                                                      ; led_example:u0|altera_avalon_st_packets_to_bytes:packets_to_bytes|sent_channel                                                                      ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; tx_fastserial:tx_lite|fsdi                                                                                                                          ; tx_fastserial:tx_lite|fsdi                                                                                                                          ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; rx_fastserial:rx_lite|state[3]                                                                                                                      ; rx_fastserial:rx_lite|state[3]                                                                                                                      ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; led_example:u0|led_example_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:blinkt_led_0_avs_s0_agent_rsp_fifo|mem[0][103]                 ; led_example:u0|led_example_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:blinkt_led_0_avs_s0_agent_rsp_fifo|mem[0][103]                 ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; led_example:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|out_data[7]                                                             ; led_example:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|out_data[7]                                                             ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.455 ; led_example:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|state.GET_ADDR3                                                         ; led_example:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|state.GET_ADDR3                                                         ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; led_example:u0|apa102_led:blinkt_led_0|serial_tx:tx|num_bits[6]                                                                                     ; led_example:u0|apa102_led:blinkt_led_0|serial_tx:tx|num_bits[6]                                                                                     ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; led_example:u0|apa102_led:blinkt_led_0|serial_tx:tx|num_bits[3]                                                                                     ; led_example:u0|apa102_led:blinkt_led_0|serial_tx:tx|num_bits[3]                                                                                     ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; led_example:u0|apa102_led:blinkt_led_0|serial_tx:tx|num_bits[0]                                                                                     ; led_example:u0|apa102_led:blinkt_led_0|serial_tx:tx|num_bits[0]                                                                                     ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; led_example:u0|apa102_led:blinkt_led_0|serial_tx:tx|num_bits[1]                                                                                     ; led_example:u0|apa102_led:blinkt_led_0|serial_tx:tx|num_bits[1]                                                                                     ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; led_example:u0|led_example_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:master_avalon_master_limiter|has_pending_responses     ; led_example:u0|led_example_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:master_avalon_master_limiter|has_pending_responses     ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; led_example:u0|apa102_led:blinkt_led_0|serial_tx:tx|num_bits[2]                                                                                     ; led_example:u0|apa102_led:blinkt_led_0|serial_tx:tx|num_bits[2]                                                                                     ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; led_example:u0|apa102_led:blinkt_led_0|serial_tx:tx|num_bits[5]                                                                                     ; led_example:u0|apa102_led:blinkt_led_0|serial_tx:tx|num_bits[5]                                                                                     ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; led_example:u0|apa102_led:blinkt_led_0|serial_tx:tx|num_bits[4]                                                                                     ; led_example:u0|apa102_led:blinkt_led_0|serial_tx:tx|num_bits[4]                                                                                     ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; led_example:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|state.GET_ADDR4                                                         ; led_example:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|state.GET_ADDR4                                                         ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; led_example:u0|apa102_led:blinkt_led_0|serial_tx:tx|state.START                                                                                     ; led_example:u0|apa102_led:blinkt_led_0|serial_tx:tx|state.START                                                                                     ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; led_example:u0|apa102_led:blinkt_led_0|serial_tx:tx|serial_clk                                                                                      ; led_example:u0|apa102_led:blinkt_led_0|serial_tx:tx|serial_clk                                                                                      ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; led_example:u0|apa102_led:blinkt_led_0|serial_tx:tx|state.IDLE                                                                                      ; led_example:u0|apa102_led:blinkt_led_0|serial_tx:tx|state.IDLE                                                                                      ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; led_example:u0|apa102_led:blinkt_led_0|led_data[28]                                                                                                 ; led_example:u0|apa102_led:blinkt_led_0|led_data[28]                                                                                                 ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; led_example:u0|apa102_led:blinkt_led_0|led_data[26]                                                                                                 ; led_example:u0|apa102_led:blinkt_led_0|led_data[26]                                                                                                 ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; led_example:u0|apa102_led:blinkt_led_0|led_data[25]                                                                                                 ; led_example:u0|apa102_led:blinkt_led_0|led_data[25]                                                                                                 ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; led_example:u0|apa102_led:blinkt_led_0|serial_tx:tx|num_bits[7]                                                                                     ; led_example:u0|apa102_led:blinkt_led_0|serial_tx:tx|num_bits[7]                                                                                     ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; led_example:u0|apa102_led:blinkt_led_0|led_data[24]                                                                                                 ; led_example:u0|apa102_led:blinkt_led_0|led_data[24]                                                                                                 ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; led_example:u0|apa102_led:blinkt_led_0|led_data[22]                                                                                                 ; led_example:u0|apa102_led:blinkt_led_0|led_data[22]                                                                                                 ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; led_example:u0|apa102_led:blinkt_led_0|serial_tx:tx|state.DONE                                                                                      ; led_example:u0|apa102_led:blinkt_led_0|serial_tx:tx|state.DONE                                                                                      ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; led_example:u0|apa102_led:blinkt_led_0|led_data[20]                                                                                                 ; led_example:u0|apa102_led:blinkt_led_0|led_data[20]                                                                                                 ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; led_example:u0|apa102_led:blinkt_led_0|led_data[18]                                                                                                 ; led_example:u0|apa102_led:blinkt_led_0|led_data[18]                                                                                                 ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; led_example:u0|apa102_led:blinkt_led_0|led_data[17]                                                                                                 ; led_example:u0|apa102_led:blinkt_led_0|led_data[17]                                                                                                 ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; led_example:u0|apa102_led:blinkt_led_0|led_data[15]                                                                                                 ; led_example:u0|apa102_led:blinkt_led_0|led_data[15]                                                                                                 ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; led_example:u0|apa102_led:blinkt_led_0|led_data[14]                                                                                                 ; led_example:u0|apa102_led:blinkt_led_0|led_data[14]                                                                                                 ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; led_example:u0|apa102_led:blinkt_led_0|led_data[12]                                                                                                 ; led_example:u0|apa102_led:blinkt_led_0|led_data[12]                                                                                                 ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; led_example:u0|apa102_led:blinkt_led_0|led_data[11]                                                                                                 ; led_example:u0|apa102_led:blinkt_led_0|led_data[11]                                                                                                 ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; led_example:u0|apa102_led:blinkt_led_0|led_data[6]                                                                                                  ; led_example:u0|apa102_led:blinkt_led_0|led_data[6]                                                                                                  ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; led_example:u0|apa102_led:blinkt_led_0|led_data[5]                                                                                                  ; led_example:u0|apa102_led:blinkt_led_0|led_data[5]                                                                                                  ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; led_example:u0|apa102_led:blinkt_led_0|led_data[2]                                                                                                  ; led_example:u0|apa102_led:blinkt_led_0|led_data[2]                                                                                                  ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; led_example:u0|apa102_led:blinkt_led_0|led_data[0]                                                                                                  ; led_example:u0|apa102_led:blinkt_led_0|led_data[0]                                                                                                  ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; led_example:u0|apa102_led:blinkt_led_0|led_data[1]                                                                                                  ; led_example:u0|apa102_led:blinkt_led_0|led_data[1]                                                                                                  ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; led_example:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|state.GET_ADDR2                                                         ; led_example:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|state.GET_ADDR2                                                         ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; led_example:u0|apa102_led:blinkt_led_0|led_data[3]                                                                                                  ; led_example:u0|apa102_led:blinkt_led_0|led_data[3]                                                                                                  ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; led_example:u0|apa102_led:blinkt_led_0|led_data[4]                                                                                                  ; led_example:u0|apa102_led:blinkt_led_0|led_data[4]                                                                                                  ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; led_example:u0|apa102_led:blinkt_led_0|serial_tx:tx|simple_divider:sclk_divider|div_clk                                                             ; led_example:u0|apa102_led:blinkt_led_0|serial_tx:tx|simple_divider:sclk_divider|div_clk                                                             ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; led_example:u0|apa102_led:blinkt_led_0|led_data[7]                                                                                                  ; led_example:u0|apa102_led:blinkt_led_0|led_data[7]                                                                                                  ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; led_example:u0|apa102_led:blinkt_led_0|led_data[8]                                                                                                  ; led_example:u0|apa102_led:blinkt_led_0|led_data[8]                                                                                                  ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; led_example:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|state.WRITE_WAIT                                                        ; led_example:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|state.WRITE_WAIT                                                        ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; led_example:u0|apa102_led:blinkt_led_0|led_data[9]                                                                                                  ; led_example:u0|apa102_led:blinkt_led_0|led_data[9]                                                                                                  ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; led_example:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|current_byte[0]                                                         ; led_example:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|current_byte[0]                                                         ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; led_example:u0|apa102_led:blinkt_led_0|led_data[10]                                                                                                 ; led_example:u0|apa102_led:blinkt_led_0|led_data[10]                                                                                                 ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; led_example:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|state.GET_EXTRA                                                         ; led_example:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|state.GET_EXTRA                                                         ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; led_example:u0|led_example_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:master_avalon_master_limiter|pending_response_count[0] ; led_example:u0|led_example_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:master_avalon_master_limiter|pending_response_count[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; led_example:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|state.GET_SIZE1                                                         ; led_example:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|state.GET_SIZE1                                                         ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; led_example:u0|apa102_led:blinkt_led_0|led_data[13]                                                                                                 ; led_example:u0|apa102_led:blinkt_led_0|led_data[13]                                                                                                 ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; led_example:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|state.GET_SIZE2                                                         ; led_example:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|state.GET_SIZE2                                                         ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; led_example:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|state.GET_ADDR1                                                         ; led_example:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|state.GET_ADDR1                                                         ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; led_example:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|last_trans                                                              ; led_example:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|last_trans                                                              ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; led_example:u0|apa102_led:blinkt_led_0|led_data[16]                                                                                                 ; led_example:u0|apa102_led:blinkt_led_0|led_data[16]                                                                                                 ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; led_example:u0|apa102_led:blinkt_led_0|led_data[19]                                                                                                 ; led_example:u0|apa102_led:blinkt_led_0|led_data[19]                                                                                                 ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; led_example:u0|apa102_led:blinkt_led_0|led_data[21]                                                                                                 ; led_example:u0|apa102_led:blinkt_led_0|led_data[21]                                                                                                 ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; led_example:u0|apa102_led:blinkt_led_0|led_data[23]                                                                                                 ; led_example:u0|apa102_led:blinkt_led_0|led_data[23]                                                                                                 ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; led_example:u0|apa102_led:blinkt_led_0|led_data[27]                                                                                                 ; led_example:u0|apa102_led:blinkt_led_0|led_data[27]                                                                                                 ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; led_example:u0|apa102_led:blinkt_led_0|led_data[29]                                                                                                 ; led_example:u0|apa102_led:blinkt_led_0|led_data[29]                                                                                                 ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; led_example:u0|apa102_led:blinkt_led_0|led_data[30]                                                                                                 ; led_example:u0|apa102_led:blinkt_led_0|led_data[30]                                                                                                 ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.746      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------+---------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'PLL12M_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                               ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------+---------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                ; To Node                                                                                                                                                ; Launch Clock                                            ; Latch Clock                                             ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------+---------------------------------------------------------+--------------+------------+------------+
; 78.882 ; led_example:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; led_example:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|out_valid                                                                  ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.090     ; 4.362      ;
; 78.882 ; led_example:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; led_example:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|out_data[7]                                                                ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.090     ; 4.362      ;
; 78.882 ; led_example:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; led_example:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|command[4]                                                                 ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.088     ; 4.364      ;
; 78.882 ; led_example:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; led_example:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|command[6]                                                                 ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.088     ; 4.364      ;
; 78.882 ; led_example:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; led_example:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|command[3]                                                                 ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.088     ; 4.364      ;
; 78.882 ; led_example:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; led_example:u0|altera_avalon_st_bytes_to_packets:bytes_to_packets|out_channel[3]                                                                       ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.088     ; 4.364      ;
; 78.882 ; led_example:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; led_example:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|command[7]                                                                 ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.088     ; 4.364      ;
; 78.882 ; led_example:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; led_example:u0|altera_avalon_st_bytes_to_packets:bytes_to_packets|out_channel[2]                                                                       ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.088     ; 4.364      ;
; 78.882 ; led_example:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; led_example:u0|altera_avalon_st_bytes_to_packets:bytes_to_packets|out_channel[1]                                                                       ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.088     ; 4.364      ;
; 78.882 ; led_example:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; led_example:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|command[5]                                                                 ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.088     ; 4.364      ;
; 78.882 ; led_example:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; led_example:u0|altera_avalon_st_bytes_to_packets:bytes_to_packets|out_channel[4]                                                                       ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.088     ; 4.364      ;
; 78.882 ; led_example:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; led_example:u0|altera_avalon_st_bytes_to_packets:bytes_to_packets|out_channel[7]                                                                       ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.088     ; 4.364      ;
; 78.882 ; led_example:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; led_example:u0|altera_avalon_st_bytes_to_packets:bytes_to_packets|out_channel[6]                                                                       ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.088     ; 4.364      ;
; 78.882 ; led_example:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; led_example:u0|altera_avalon_st_bytes_to_packets:bytes_to_packets|out_channel[5]                                                                       ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.088     ; 4.364      ;
; 78.882 ; led_example:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; led_example:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|command[0]                                                                 ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.088     ; 4.364      ;
; 78.882 ; led_example:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; led_example:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|command[1]                                                                 ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.088     ; 4.364      ;
; 78.882 ; led_example:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; led_example:u0|altera_avalon_st_bytes_to_packets:bytes_to_packets|out_channel[0]                                                                       ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.088     ; 4.364      ;
; 78.883 ; led_example:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; led_example:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|out_data[3]                                                                ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.088     ; 4.363      ;
; 78.883 ; led_example:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; led_example:u0|led_example_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:blinkt_led_0_avs_s0_translator|read_latency_shift_reg[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.092     ; 4.359      ;
; 78.883 ; led_example:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; led_example:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|state.GET_ADDR1                                                            ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.090     ; 4.361      ;
; 78.883 ; led_example:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; led_example:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|state.RETURN_PACKET                                                        ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.090     ; 4.361      ;
; 78.883 ; led_example:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; led_example:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|in_ready_0                                                                 ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.090     ; 4.361      ;
; 78.883 ; led_example:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; led_example:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|counter[5]                                                                 ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.088     ; 4.363      ;
; 78.883 ; led_example:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; led_example:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|state.GET_ADDR3                                                            ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.090     ; 4.361      ;
; 78.883 ; led_example:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; led_example:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|counter[6]                                                                 ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.088     ; 4.363      ;
; 78.883 ; led_example:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; led_example:u0|led_example_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:simple_led_0_avs_s0_translator|read_latency_shift_reg[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.092     ; 4.359      ;
; 78.883 ; led_example:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; led_example:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|out_data[6]                                                                ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.088     ; 4.363      ;
; 78.883 ; led_example:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; led_example:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|counter[7]                                                                 ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.088     ; 4.363      ;
; 78.883 ; led_example:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; led_example:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|counter[4]                                                                 ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.088     ; 4.363      ;
; 78.883 ; led_example:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; led_example:u0|led_example_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:simple_led_0_avs_s0_agent_rsp_fifo|mem_used[1]                    ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.092     ; 4.359      ;
; 78.883 ; led_example:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; led_example:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|state.READ_DATA_WAIT                                                       ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.091     ; 4.360      ;
; 78.883 ; led_example:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; led_example:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|counter[13]                                                                ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.088     ; 4.363      ;
; 78.883 ; led_example:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; led_example:u0|altera_avalon_st_packets_to_bytes:packets_to_bytes|out_valid                                                                            ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.092     ; 4.359      ;
; 78.883 ; led_example:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; led_example:u0|led_example_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:blinkt_led_0_avs_s0_agent_rsp_fifo|mem[1][103]                    ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.092     ; 4.359      ;
; 78.883 ; led_example:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; led_example:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|counter[11]                                                                ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.088     ; 4.363      ;
; 78.883 ; led_example:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; led_example:u0|altera_avalon_st_packets_to_bytes:packets_to_bytes|out_data[6]                                                                          ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.088     ; 4.363      ;
; 78.883 ; led_example:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; led_example:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|counter[9]                                                                 ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.088     ; 4.363      ;
; 78.883 ; led_example:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; led_example:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|state.READ_ASSERT                                                          ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.091     ; 4.360      ;
; 78.883 ; led_example:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; led_example:u0|led_example_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:simple_led_0_avs_s0_agent_rsp_fifo|mem[0][103]                    ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.092     ; 4.359      ;
; 78.883 ; led_example:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; led_example:u0|altera_avalon_st_packets_to_bytes:packets_to_bytes|out_data[2]                                                                          ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.088     ; 4.363      ;
; 78.883 ; led_example:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; led_example:u0|altera_avalon_st_packets_to_bytes:packets_to_bytes|out_data[1]                                                                          ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.088     ; 4.363      ;
; 78.883 ; led_example:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; led_example:u0|led_example_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:blinkt_led_0_avs_s0_agent_rsp_fifo|mem_used[0]                    ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.092     ; 4.359      ;
; 78.883 ; led_example:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; led_example:u0|altera_avalon_st_packets_to_bytes:packets_to_bytes|out_data[3]                                                                          ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.088     ; 4.363      ;
; 78.883 ; led_example:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; led_example:u0|altera_avalon_st_packets_to_bytes:packets_to_bytes|out_data[7]                                                                          ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.088     ; 4.363      ;
; 78.883 ; led_example:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; led_example:u0|altera_avalon_st_packets_to_bytes:packets_to_bytes|out_data[0]                                                                          ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.088     ; 4.363      ;
; 78.883 ; led_example:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; led_example:u0|altera_avalon_st_bytes_to_packets:bytes_to_packets|out_startofpacket                                                                    ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.090     ; 4.361      ;
; 78.883 ; led_example:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; led_example:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|counter[12]                                                                ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.088     ; 4.363      ;
; 78.883 ; led_example:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; led_example:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|out_data[4]                                                                ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.089     ; 4.362      ;
; 78.883 ; led_example:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; led_example:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|counter[10]                                                                ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.088     ; 4.363      ;
; 78.883 ; led_example:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; led_example:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|current_byte[1]                                                            ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.089     ; 4.362      ;
; 78.883 ; led_example:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; led_example:u0|altera_avalon_st_packets_to_bytes:packets_to_bytes|sent_channel                                                                         ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.088     ; 4.363      ;
; 78.883 ; led_example:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; led_example:u0|led_example_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:master_avalon_master_limiter|has_pending_responses        ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.092     ; 4.359      ;
; 78.883 ; led_example:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; led_example:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|address[5]                                                                 ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.088     ; 4.363      ;
; 78.883 ; led_example:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; led_example:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|address[4]                                                                 ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.088     ; 4.363      ;
; 78.883 ; led_example:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; led_example:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|state.WRITE_WAIT                                                           ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.090     ; 4.361      ;
; 78.883 ; led_example:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; led_example:u0|led_example_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:master_avalon_master_limiter|pending_response_count[0]    ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.092     ; 4.359      ;
; 78.883 ; led_example:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; led_example:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|last_trans                                                                 ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.090     ; 4.361      ;
; 78.883 ; led_example:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; led_example:u0|led_example_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:master_avalon_master_limiter|last_channel[1]              ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.092     ; 4.359      ;
; 78.883 ; led_example:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; led_example:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|read                                                                       ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.091     ; 4.360      ;
; 78.883 ; led_example:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; led_example:u0|altera_avalon_st_packets_to_bytes:packets_to_bytes|stored_channel[0]                                                                    ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.088     ; 4.363      ;
; 78.883 ; led_example:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; led_example:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|address[3]                                                                 ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.088     ; 4.363      ;
; 78.883 ; led_example:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; led_example:u0|altera_avalon_st_packets_to_bytes:packets_to_bytes|sent_channel_char                                                                    ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.088     ; 4.363      ;
; 78.883 ; led_example:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; led_example:u0|led_example_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:master_avalon_master_agent|hold_waitrequest                  ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.092     ; 4.359      ;
; 78.883 ; led_example:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; led_example:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|out_data[2]                                                                ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.089     ; 4.362      ;
; 78.883 ; led_example:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; led_example:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|state.GET_ADDR2                                                            ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.090     ; 4.361      ;
; 78.883 ; led_example:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; led_example:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|state.READ_CMD_WAIT                                                        ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.091     ; 4.360      ;
; 78.883 ; led_example:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; led_example:u0|led_example_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:simple_led_0_avs_s0_agent_rsp_fifo|mem_used[0]                    ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.092     ; 4.359      ;
; 78.883 ; led_example:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; led_example:u0|led_example_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:master_avalon_master_limiter|last_dest_id[0]              ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.092     ; 4.359      ;
; 78.883 ; led_example:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; led_example:u0|altera_avalon_st_packets_to_bytes:packets_to_bytes|sent_esc                                                                             ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.088     ; 4.363      ;
; 78.883 ; led_example:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; led_example:u0|altera_avalon_st_bytes_to_packets:bytes_to_packets|received_esc                                                                         ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.090     ; 4.361      ;
; 78.883 ; led_example:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; led_example:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|out_data[0]                                                                ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.088     ; 4.363      ;
; 78.883 ; led_example:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; led_example:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|state.0000                                                                 ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.091     ; 4.360      ;
; 78.883 ; led_example:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; led_example:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|state.GET_SIZE1                                                            ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.090     ; 4.361      ;
; 78.883 ; led_example:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; led_example:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|counter[15]                                                                ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.088     ; 4.363      ;
; 78.883 ; led_example:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; led_example:u0|altera_avalon_st_packets_to_bytes:packets_to_bytes|out_data[4]                                                                          ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.088     ; 4.363      ;
; 78.883 ; led_example:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; led_example:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|state.GET_SIZE2                                                            ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.090     ; 4.361      ;
; 78.883 ; led_example:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; led_example:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|counter[2]                                                                 ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.088     ; 4.363      ;
; 78.883 ; led_example:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; led_example:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|state.GET_ADDR4                                                            ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.090     ; 4.361      ;
; 78.883 ; led_example:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; led_example:u0|altera_avalon_st_packets_to_bytes:packets_to_bytes|out_data[5]                                                                          ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.088     ; 4.363      ;
; 78.883 ; led_example:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; led_example:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|current_byte[0]                                                            ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.089     ; 4.362      ;
; 78.883 ; led_example:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; led_example:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|counter[8]                                                                 ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.088     ; 4.363      ;
; 78.883 ; led_example:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; led_example:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|counter[14]                                                                ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.088     ; 4.363      ;
; 78.883 ; led_example:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; led_example:u0|led_example_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:simple_led_0_avs_s0_agent_rsp_fifo|mem[1][103]                    ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.092     ; 4.359      ;
; 78.883 ; led_example:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; led_example:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|write                                                                      ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.092     ; 4.359      ;
; 78.883 ; led_example:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; led_example:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|state.READ_SEND_ISSUE                                                      ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.091     ; 4.360      ;
; 78.883 ; led_example:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; led_example:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|counter[3]                                                                 ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.088     ; 4.363      ;
; 78.883 ; led_example:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; led_example:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|command[2]                                                                 ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.088     ; 4.363      ;
; 78.883 ; led_example:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; led_example:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|state.READ_SEND_WAIT                                                       ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.091     ; 4.360      ;
; 78.883 ; led_example:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; led_example:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|counter[0]                                                                 ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.088     ; 4.363      ;
; 78.883 ; led_example:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; led_example:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|address[2]                                                                 ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.088     ; 4.363      ;
; 78.883 ; led_example:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; led_example:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|state.GET_EXTRA                                                            ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.090     ; 4.361      ;
; 78.883 ; led_example:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; led_example:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|out_data[5]                                                                ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.089     ; 4.362      ;
; 78.883 ; led_example:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; led_example:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|state.GET_WRITE_DATA                                                       ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.089     ; 4.362      ;
; 78.883 ; led_example:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; led_example:u0|altera_avalon_st_bytes_to_packets:bytes_to_packets|out_endofpacket                                                                      ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.090     ; 4.361      ;
; 78.883 ; led_example:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; led_example:u0|led_example_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:blinkt_led_0_avs_s0_agent_rsp_fifo|mem_used[1]                    ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.092     ; 4.359      ;
; 78.883 ; led_example:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; led_example:u0|altera_avalon_st_packets_to_bytes:packets_to_bytes|sent_sop                                                                             ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.088     ; 4.363      ;
; 78.883 ; led_example:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; led_example:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|address[6]                                                                 ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.088     ; 4.363      ;
; 78.883 ; led_example:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; led_example:u0|led_example_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:blinkt_led_0_avs_s0_agent_rsp_fifo|mem[0][103]                    ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.092     ; 4.359      ;
; 78.883 ; led_example:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; led_example:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|out_data[1]                                                                ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.089     ; 4.362      ;
; 78.883 ; led_example:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; led_example:u0|altera_avalon_st_packets_to_bytes:packets_to_bytes|sent_eop                                                                             ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.088     ; 4.363      ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------+---------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'PLL12M_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                               ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------+---------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                ; To Node                                                                                                                                                ; Launch Clock                                            ; Latch Clock                                             ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------+---------------------------------------------------------+--------------+------------+------------+
; 1.959 ; led_example:u0|apa102_led:blinkt_led_0|serial_tx:tx|i_sclk_reset                                                                         ; led_example:u0|apa102_led:blinkt_led_0|serial_tx:tx|simple_divider:sclk_divider|counter[10]                                                            ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.086      ; 2.257      ;
; 1.959 ; led_example:u0|apa102_led:blinkt_led_0|serial_tx:tx|i_sclk_reset                                                                         ; led_example:u0|apa102_led:blinkt_led_0|serial_tx:tx|simple_divider:sclk_divider|counter[9]                                                             ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.086      ; 2.257      ;
; 1.959 ; led_example:u0|apa102_led:blinkt_led_0|serial_tx:tx|i_sclk_reset                                                                         ; led_example:u0|apa102_led:blinkt_led_0|serial_tx:tx|simple_divider:sclk_divider|counter[6]                                                             ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.086      ; 2.257      ;
; 1.959 ; led_example:u0|apa102_led:blinkt_led_0|serial_tx:tx|i_sclk_reset                                                                         ; led_example:u0|apa102_led:blinkt_led_0|serial_tx:tx|simple_divider:sclk_divider|counter[2]                                                             ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.086      ; 2.257      ;
; 1.959 ; led_example:u0|apa102_led:blinkt_led_0|serial_tx:tx|i_sclk_reset                                                                         ; led_example:u0|apa102_led:blinkt_led_0|serial_tx:tx|simple_divider:sclk_divider|counter[0]                                                             ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.086      ; 2.257      ;
; 1.959 ; led_example:u0|apa102_led:blinkt_led_0|serial_tx:tx|i_sclk_reset                                                                         ; led_example:u0|apa102_led:blinkt_led_0|serial_tx:tx|simple_divider:sclk_divider|counter[4]                                                             ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.086      ; 2.257      ;
; 1.959 ; led_example:u0|apa102_led:blinkt_led_0|serial_tx:tx|i_sclk_reset                                                                         ; led_example:u0|apa102_led:blinkt_led_0|serial_tx:tx|simple_divider:sclk_divider|counter[5]                                                             ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.086      ; 2.257      ;
; 1.959 ; led_example:u0|apa102_led:blinkt_led_0|serial_tx:tx|i_sclk_reset                                                                         ; led_example:u0|apa102_led:blinkt_led_0|serial_tx:tx|simple_divider:sclk_divider|counter[7]                                                             ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.086      ; 2.257      ;
; 1.959 ; led_example:u0|apa102_led:blinkt_led_0|serial_tx:tx|i_sclk_reset                                                                         ; led_example:u0|apa102_led:blinkt_led_0|serial_tx:tx|simple_divider:sclk_divider|counter[8]                                                             ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.086      ; 2.257      ;
; 1.959 ; led_example:u0|apa102_led:blinkt_led_0|serial_tx:tx|i_sclk_reset                                                                         ; led_example:u0|apa102_led:blinkt_led_0|serial_tx:tx|simple_divider:sclk_divider|counter[11]                                                            ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.086      ; 2.257      ;
; 2.000 ; led_example:u0|apa102_led:blinkt_led_0|serial_tx:tx|i_sclk_reset                                                                         ; led_example:u0|apa102_led:blinkt_led_0|serial_tx:tx|simple_divider:sclk_divider|counter[3]                                                             ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.086      ; 2.298      ;
; 2.000 ; led_example:u0|apa102_led:blinkt_led_0|serial_tx:tx|i_sclk_reset                                                                         ; led_example:u0|apa102_led:blinkt_led_0|serial_tx:tx|simple_divider:sclk_divider|counter[21]                                                            ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.086      ; 2.298      ;
; 2.000 ; led_example:u0|apa102_led:blinkt_led_0|serial_tx:tx|i_sclk_reset                                                                         ; led_example:u0|apa102_led:blinkt_led_0|serial_tx:tx|simple_divider:sclk_divider|counter[20]                                                            ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.086      ; 2.298      ;
; 2.000 ; led_example:u0|apa102_led:blinkt_led_0|serial_tx:tx|i_sclk_reset                                                                         ; led_example:u0|apa102_led:blinkt_led_0|serial_tx:tx|simple_divider:sclk_divider|counter[1]                                                             ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.086      ; 2.298      ;
; 2.000 ; led_example:u0|apa102_led:blinkt_led_0|serial_tx:tx|i_sclk_reset                                                                         ; led_example:u0|apa102_led:blinkt_led_0|serial_tx:tx|simple_divider:sclk_divider|counter[15]                                                            ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.086      ; 2.298      ;
; 2.000 ; led_example:u0|apa102_led:blinkt_led_0|serial_tx:tx|i_sclk_reset                                                                         ; led_example:u0|apa102_led:blinkt_led_0|serial_tx:tx|simple_divider:sclk_divider|div_clk                                                                ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.086      ; 2.298      ;
; 2.000 ; led_example:u0|apa102_led:blinkt_led_0|serial_tx:tx|i_sclk_reset                                                                         ; led_example:u0|apa102_led:blinkt_led_0|serial_tx:tx|simple_divider:sclk_divider|counter[22]                                                            ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.086      ; 2.298      ;
; 2.000 ; led_example:u0|apa102_led:blinkt_led_0|serial_tx:tx|i_sclk_reset                                                                         ; led_example:u0|apa102_led:blinkt_led_0|serial_tx:tx|simple_divider:sclk_divider|counter[14]                                                            ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.086      ; 2.298      ;
; 2.000 ; led_example:u0|apa102_led:blinkt_led_0|serial_tx:tx|i_sclk_reset                                                                         ; led_example:u0|apa102_led:blinkt_led_0|serial_tx:tx|simple_divider:sclk_divider|counter[17]                                                            ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.086      ; 2.298      ;
; 2.000 ; led_example:u0|apa102_led:blinkt_led_0|serial_tx:tx|i_sclk_reset                                                                         ; led_example:u0|apa102_led:blinkt_led_0|serial_tx:tx|simple_divider:sclk_divider|counter[19]                                                            ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.086      ; 2.298      ;
; 2.000 ; led_example:u0|apa102_led:blinkt_led_0|serial_tx:tx|i_sclk_reset                                                                         ; led_example:u0|apa102_led:blinkt_led_0|serial_tx:tx|simple_divider:sclk_divider|counter[18]                                                            ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.086      ; 2.298      ;
; 2.000 ; led_example:u0|apa102_led:blinkt_led_0|serial_tx:tx|i_sclk_reset                                                                         ; led_example:u0|apa102_led:blinkt_led_0|serial_tx:tx|simple_divider:sclk_divider|counter[23]                                                            ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.086      ; 2.298      ;
; 2.000 ; led_example:u0|apa102_led:blinkt_led_0|serial_tx:tx|i_sclk_reset                                                                         ; led_example:u0|apa102_led:blinkt_led_0|serial_tx:tx|simple_divider:sclk_divider|counter[13]                                                            ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.086      ; 2.298      ;
; 2.000 ; led_example:u0|apa102_led:blinkt_led_0|serial_tx:tx|i_sclk_reset                                                                         ; led_example:u0|apa102_led:blinkt_led_0|serial_tx:tx|simple_divider:sclk_divider|counter[12]                                                            ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.086      ; 2.298      ;
; 2.000 ; led_example:u0|apa102_led:blinkt_led_0|serial_tx:tx|i_sclk_reset                                                                         ; led_example:u0|apa102_led:blinkt_led_0|serial_tx:tx|simple_divider:sclk_divider|counter[16]                                                            ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.086      ; 2.298      ;
; 3.756 ; led_example:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; led_example:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|state.GET_ADDR3                                                            ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.107      ; 4.075      ;
; 3.756 ; led_example:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; led_example:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|state.GET_ADDR4                                                            ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.107      ; 4.075      ;
; 3.756 ; led_example:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; led_example:u0|led_example_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:blinkt_led_0_avs_s0_translator|read_latency_shift_reg[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.106      ; 4.074      ;
; 3.756 ; led_example:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; led_example:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|state.RETURN_PACKET                                                        ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.107      ; 4.075      ;
; 3.756 ; led_example:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; led_example:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|state.READ_DATA_WAIT                                                       ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.107      ; 4.075      ;
; 3.756 ; led_example:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; led_example:u0|led_example_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:simple_led_0_avs_s0_agent_rsp_fifo|mem_used[0]                    ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.106      ; 4.074      ;
; 3.756 ; led_example:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; led_example:u0|led_example_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:simple_led_0_avs_s0_agent_rsp_fifo|mem[0][103]                    ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.106      ; 4.074      ;
; 3.756 ; led_example:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; led_example:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|state.GET_ADDR1                                                            ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.107      ; 4.075      ;
; 3.756 ; led_example:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; led_example:u0|led_example_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:simple_led_0_avs_s0_agent_rsp_fifo|mem_used[1]                    ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.106      ; 4.074      ;
; 3.756 ; led_example:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; led_example:u0|altera_avalon_st_bytes_to_packets:bytes_to_packets|out_startofpacket                                                                    ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.107      ; 4.075      ;
; 3.756 ; led_example:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; led_example:u0|led_example_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:blinkt_led_0_avs_s0_agent_rsp_fifo|mem[1][103]                    ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.106      ; 4.074      ;
; 3.756 ; led_example:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; led_example:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|in_ready_0                                                                 ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.107      ; 4.075      ;
; 3.756 ; led_example:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; led_example:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|state.GET_ADDR2                                                            ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.107      ; 4.075      ;
; 3.756 ; led_example:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; led_example:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|state.READ_SEND_WAIT                                                       ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.107      ; 4.075      ;
; 3.756 ; led_example:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; led_example:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|write                                                                      ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.105      ; 4.073      ;
; 3.756 ; led_example:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; led_example:u0|led_example_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:master_avalon_master_limiter|pending_response_count[0]    ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.105      ; 4.073      ;
; 3.756 ; led_example:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; led_example:u0|led_example_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:simple_led_0_avs_s0_translator|read_latency_shift_reg[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.106      ; 4.074      ;
; 3.756 ; led_example:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; led_example:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|read                                                                       ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.107      ; 4.075      ;
; 3.756 ; led_example:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; led_example:u0|led_example_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:master_avalon_master_agent|hold_waitrequest                  ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.106      ; 4.074      ;
; 3.756 ; led_example:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; led_example:u0|led_example_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:blinkt_led_0_avs_s0_agent_rsp_fifo|mem[0][103]                    ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.106      ; 4.074      ;
; 3.756 ; led_example:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; led_example:u0|led_example_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:blinkt_led_0_avs_s0_agent_rsp_fifo|mem_used[0]                    ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.106      ; 4.074      ;
; 3.756 ; led_example:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; led_example:u0|led_example_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:blinkt_led_0_avs_s0_agent_rsp_fifo|mem_used[1]                    ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.106      ; 4.074      ;
; 3.756 ; led_example:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; led_example:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|state.READ_ASSERT                                                          ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.107      ; 4.075      ;
; 3.756 ; led_example:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; led_example:u0|led_example_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:simple_led_0_avs_s0_agent_rsp_fifo|mem[1][103]                    ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.106      ; 4.074      ;
; 3.756 ; led_example:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; led_example:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|state.READ_CMD_WAIT                                                        ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.107      ; 4.075      ;
; 3.756 ; led_example:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; led_example:u0|altera_avalon_st_bytes_to_packets:bytes_to_packets|out_endofpacket                                                                      ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.107      ; 4.075      ;
; 3.756 ; led_example:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; led_example:u0|led_example_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:master_avalon_master_limiter|has_pending_responses        ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.105      ; 4.073      ;
; 3.756 ; led_example:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; led_example:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|last_trans                                                                 ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.107      ; 4.075      ;
; 3.756 ; led_example:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; led_example:u0|led_example_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:master_avalon_master_limiter|last_channel[1]              ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.105      ; 4.073      ;
; 3.756 ; led_example:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; led_example:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|state.WRITE_WAIT                                                           ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.107      ; 4.075      ;
; 3.756 ; led_example:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; led_example:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|state.READ_SEND_ISSUE                                                      ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.107      ; 4.075      ;
; 3.756 ; led_example:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; led_example:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|state.0000                                                                 ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.107      ; 4.075      ;
; 3.756 ; led_example:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; led_example:u0|altera_avalon_st_bytes_to_packets:bytes_to_packets|received_esc                                                                         ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.107      ; 4.075      ;
; 3.756 ; led_example:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; led_example:u0|led_example_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:master_avalon_master_limiter|last_dest_id[0]              ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.105      ; 4.073      ;
; 3.756 ; led_example:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; led_example:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|state.GET_EXTRA                                                            ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.107      ; 4.075      ;
; 3.756 ; led_example:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; led_example:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|first_trans                                                                ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.107      ; 4.075      ;
; 3.756 ; led_example:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; led_example:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|state.GET_SIZE1                                                            ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.107      ; 4.075      ;
; 3.756 ; led_example:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; led_example:u0|altera_avalon_st_bytes_to_packets:bytes_to_packets|received_channel                                                                     ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.107      ; 4.075      ;
; 3.756 ; led_example:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; led_example:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|out_startofpacket                                                          ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.107      ; 4.075      ;
; 3.756 ; led_example:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; led_example:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|state.GET_SIZE2                                                            ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.107      ; 4.075      ;
; 3.756 ; led_example:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; led_example:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|out_endofpacket                                                            ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.107      ; 4.075      ;
; 3.758 ; led_example:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; led_example:u0|altera_avalon_st_packets_to_bytes:packets_to_bytes|out_valid                                                                            ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.105      ; 4.075      ;
; 3.759 ; led_example:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; led_example:u0|altera_avalon_st_packets_to_bytes:packets_to_bytes|sent_esc                                                                             ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.110      ; 4.081      ;
; 3.759 ; led_example:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; led_example:u0|altera_avalon_st_packets_to_bytes:packets_to_bytes|stored_channel[0]                                                                    ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.110      ; 4.081      ;
; 3.759 ; led_example:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; led_example:u0|altera_avalon_st_packets_to_bytes:packets_to_bytes|sent_channel                                                                         ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.110      ; 4.081      ;
; 3.759 ; led_example:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; led_example:u0|altera_avalon_st_packets_to_bytes:packets_to_bytes|out_data[1]                                                                          ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.110      ; 4.081      ;
; 3.759 ; led_example:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; led_example:u0|altera_avalon_st_packets_to_bytes:packets_to_bytes|out_data[3]                                                                          ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.110      ; 4.081      ;
; 3.759 ; led_example:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; led_example:u0|altera_avalon_st_packets_to_bytes:packets_to_bytes|sent_channel_char                                                                    ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.110      ; 4.081      ;
; 3.759 ; led_example:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; led_example:u0|altera_avalon_st_packets_to_bytes:packets_to_bytes|out_data[2]                                                                          ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.110      ; 4.081      ;
; 3.759 ; led_example:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; led_example:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|out_data[1]                                                                ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.109      ; 4.080      ;
; 3.759 ; led_example:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; led_example:u0|altera_avalon_st_packets_to_bytes:packets_to_bytes|out_data[0]                                                                          ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.110      ; 4.081      ;
; 3.759 ; led_example:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; led_example:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|out_data[5]                                                                ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.109      ; 4.080      ;
; 3.759 ; led_example:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; led_example:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|out_data[0]                                                                ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.110      ; 4.081      ;
; 3.759 ; led_example:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; led_example:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|out_data[4]                                                                ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.109      ; 4.080      ;
; 3.759 ; led_example:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; led_example:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|out_data[6]                                                                ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.110      ; 4.081      ;
; 3.759 ; led_example:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; led_example:u0|altera_avalon_st_packets_to_bytes:packets_to_bytes|out_data[7]                                                                          ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.110      ; 4.081      ;
; 3.759 ; led_example:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; led_example:u0|altera_avalon_st_packets_to_bytes:packets_to_bytes|out_data[6]                                                                          ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.110      ; 4.081      ;
; 3.759 ; led_example:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; led_example:u0|altera_avalon_st_packets_to_bytes:packets_to_bytes|out_data[5]                                                                          ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.110      ; 4.081      ;
; 3.759 ; led_example:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; led_example:u0|altera_avalon_st_packets_to_bytes:packets_to_bytes|sent_sop                                                                             ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.110      ; 4.081      ;
; 3.759 ; led_example:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; led_example:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|out_data[3]                                                                ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.110      ; 4.081      ;
; 3.759 ; led_example:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; led_example:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|out_data[2]                                                                ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.109      ; 4.080      ;
; 3.759 ; led_example:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; led_example:u0|altera_avalon_st_packets_to_bytes:packets_to_bytes|sent_eop                                                                             ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.110      ; 4.081      ;
; 3.759 ; led_example:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; led_example:u0|altera_avalon_st_packets_to_bytes:packets_to_bytes|out_data[4]                                                                          ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.110      ; 4.081      ;
; 3.760 ; led_example:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; led_example:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|out_valid                                                                  ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.108      ; 4.080      ;
; 3.760 ; led_example:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; led_example:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|counter[4]                                                                 ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.109      ; 4.081      ;
; 3.760 ; led_example:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; led_example:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|counter[14]                                                                ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.109      ; 4.081      ;
; 3.760 ; led_example:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; led_example:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|counter[13]                                                                ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.109      ; 4.081      ;
; 3.760 ; led_example:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; led_example:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|counter[6]                                                                 ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.109      ; 4.081      ;
; 3.760 ; led_example:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; led_example:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|counter[15]                                                                ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.109      ; 4.081      ;
; 3.760 ; led_example:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; led_example:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|command[4]                                                                 ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.110      ; 4.082      ;
; 3.760 ; led_example:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; led_example:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|counter[12]                                                                ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.109      ; 4.081      ;
; 3.760 ; led_example:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; led_example:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|address[6]                                                                 ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.109      ; 4.081      ;
; 3.760 ; led_example:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; led_example:u0|altera_avalon_st_bytes_to_packets:bytes_to_packets|out_channel[5]                                                                       ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.110      ; 4.082      ;
; 3.760 ; led_example:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; led_example:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|command[7]                                                                 ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.110      ; 4.082      ;
; 3.760 ; led_example:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; led_example:u0|altera_avalon_st_bytes_to_packets:bytes_to_packets|out_channel[3]                                                                       ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.110      ; 4.082      ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------+---------------------------------------------------------+--------------+------------+------------+


-----------------------------------------------
; Slow 1200mV 85C Model Metastability Summary ;
-----------------------------------------------
The design MTBF is not calculated because there are no specified synchronizers in the design.
Number of Synchronizer Chains Found: 1
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
Worst Case Available Settling Time: 163.912 ns




+-----------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                             ;
+------------+-----------------+---------------------------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                                              ; Note ;
+------------+-----------------+---------------------------------------------------------+------+
; 118.84 MHz ; 118.84 MHz      ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ;      ;
+------------+-----------------+---------------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+----------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup Summary                                               ;
+---------------------------------------------------------+--------+---------------+
; Clock                                                   ; Slack  ; End Point TNS ;
+---------------------------------------------------------+--------+---------------+
; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 74.918 ; 0.000         ;
+---------------------------------------------------------+--------+---------------+


+---------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold Summary                                               ;
+---------------------------------------------------------+-------+---------------+
; Clock                                                   ; Slack ; End Point TNS ;
+---------------------------------------------------------+-------+---------------+
; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.401 ; 0.000         ;
+---------------------------------------------------------+-------+---------------+


+----------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery Summary                                            ;
+---------------------------------------------------------+--------+---------------+
; Clock                                                   ; Slack  ; End Point TNS ;
+---------------------------------------------------------+--------+---------------+
; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 79.237 ; 0.000         ;
+---------------------------------------------------------+--------+---------------+


+---------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal Summary                                            ;
+---------------------------------------------------------+-------+---------------+
; Clock                                                   ; Slack ; End Point TNS ;
+---------------------------------------------------------+-------+---------------+
; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.752 ; 0.000         ;
+---------------------------------------------------------+-------+---------------+


+----------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary                                 ;
+---------------------------------------------------------+--------+---------------+
; Clock                                                   ; Slack  ; End Point TNS ;
+---------------------------------------------------------+--------+---------------+
; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 41.317 ; 0.000         ;
; CLK12M                                                  ; 41.516 ; 0.000         ;
+---------------------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'PLL12M_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                          ;
+--------+---------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------+---------------------------------------------------------+---------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                             ; To Node                                                                                          ; Launch Clock                                            ; Latch Clock                                             ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------+---------------------------------------------------------+---------------------------------------------------------+--------------+------------+------------+
; 74.918 ; led_example:u0|altera_avalon_st_bytes_to_packets:bytes_to_packets|received_esc        ; led_example:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|counter[14]          ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.069     ; 8.348      ;
; 74.918 ; led_example:u0|altera_avalon_st_bytes_to_packets:bytes_to_packets|received_esc        ; led_example:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|counter[9]           ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.069     ; 8.348      ;
; 74.918 ; led_example:u0|altera_avalon_st_bytes_to_packets:bytes_to_packets|received_esc        ; led_example:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|counter[15]          ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.069     ; 8.348      ;
; 74.918 ; led_example:u0|altera_avalon_st_bytes_to_packets:bytes_to_packets|received_esc        ; led_example:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|counter[12]          ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.069     ; 8.348      ;
; 75.033 ; led_example:u0|altera_avalon_st_bytes_to_packets:bytes_to_packets|received_esc        ; led_example:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|counter[1]           ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.097     ; 8.205      ;
; 75.230 ; led_example:u0|altera_avalon_st_bytes_to_packets:bytes_to_packets|out_channel[3]      ; led_example:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|counter[14]          ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.072     ; 8.033      ;
; 75.230 ; led_example:u0|altera_avalon_st_bytes_to_packets:bytes_to_packets|out_channel[3]      ; led_example:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|counter[9]           ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.072     ; 8.033      ;
; 75.230 ; led_example:u0|altera_avalon_st_bytes_to_packets:bytes_to_packets|out_channel[3]      ; led_example:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|counter[15]          ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.072     ; 8.033      ;
; 75.230 ; led_example:u0|altera_avalon_st_bytes_to_packets:bytes_to_packets|out_channel[3]      ; led_example:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|counter[12]          ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.072     ; 8.033      ;
; 75.234 ; led_example:u0|altera_avalon_st_bytes_to_packets:bytes_to_packets|out_channel[2]      ; led_example:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|counter[14]          ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.072     ; 8.029      ;
; 75.234 ; led_example:u0|altera_avalon_st_bytes_to_packets:bytes_to_packets|out_channel[2]      ; led_example:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|counter[9]           ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.072     ; 8.029      ;
; 75.234 ; led_example:u0|altera_avalon_st_bytes_to_packets:bytes_to_packets|out_channel[2]      ; led_example:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|counter[15]          ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.072     ; 8.029      ;
; 75.234 ; led_example:u0|altera_avalon_st_bytes_to_packets:bytes_to_packets|out_channel[2]      ; led_example:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|counter[12]          ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.072     ; 8.029      ;
; 75.345 ; led_example:u0|altera_avalon_st_bytes_to_packets:bytes_to_packets|out_channel[3]      ; led_example:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|counter[1]           ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.100     ; 7.890      ;
; 75.349 ; led_example:u0|altera_avalon_st_bytes_to_packets:bytes_to_packets|out_channel[2]      ; led_example:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|counter[1]           ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.100     ; 7.886      ;
; 75.392 ; led_example:u0|altera_avalon_st_bytes_to_packets:bytes_to_packets|received_esc        ; led_example:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|counter[8]           ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.069     ; 7.874      ;
; 75.392 ; led_example:u0|altera_avalon_st_bytes_to_packets:bytes_to_packets|received_esc        ; led_example:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|counter[10]          ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.069     ; 7.874      ;
; 75.392 ; led_example:u0|altera_avalon_st_bytes_to_packets:bytes_to_packets|received_esc        ; led_example:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|counter[11]          ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.069     ; 7.874      ;
; 75.392 ; led_example:u0|altera_avalon_st_bytes_to_packets:bytes_to_packets|received_esc        ; led_example:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|counter[13]          ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.069     ; 7.874      ;
; 75.415 ; led_example:u0|altera_avalon_st_bytes_to_packets:bytes_to_packets|received_esc        ; led_example:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|out_data[1]          ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.070     ; 7.850      ;
; 75.415 ; led_example:u0|altera_avalon_st_bytes_to_packets:bytes_to_packets|received_esc        ; led_example:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|out_data[4]          ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.070     ; 7.850      ;
; 75.415 ; led_example:u0|altera_avalon_st_bytes_to_packets:bytes_to_packets|received_esc        ; led_example:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|out_data[2]          ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.070     ; 7.850      ;
; 75.415 ; led_example:u0|altera_avalon_st_bytes_to_packets:bytes_to_packets|received_esc        ; led_example:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|out_data[5]          ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.070     ; 7.850      ;
; 75.484 ; led_example:u0|altera_avalon_st_bytes_to_packets:bytes_to_packets|out_channel[7]      ; led_example:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|counter[9]           ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.072     ; 7.779      ;
; 75.484 ; led_example:u0|altera_avalon_st_bytes_to_packets:bytes_to_packets|out_channel[7]      ; led_example:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|counter[15]          ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.072     ; 7.779      ;
; 75.484 ; led_example:u0|altera_avalon_st_bytes_to_packets:bytes_to_packets|out_channel[7]      ; led_example:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|counter[12]          ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.072     ; 7.779      ;
; 75.484 ; led_example:u0|altera_avalon_st_bytes_to_packets:bytes_to_packets|out_channel[7]      ; led_example:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|counter[14]          ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.072     ; 7.779      ;
; 75.489 ; led_example:u0|altera_avalon_st_bytes_to_packets:bytes_to_packets|out_channel[6]      ; led_example:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|counter[9]           ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.072     ; 7.774      ;
; 75.489 ; led_example:u0|altera_avalon_st_bytes_to_packets:bytes_to_packets|out_channel[6]      ; led_example:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|counter[15]          ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.072     ; 7.774      ;
; 75.489 ; led_example:u0|altera_avalon_st_bytes_to_packets:bytes_to_packets|out_channel[6]      ; led_example:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|counter[12]          ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.072     ; 7.774      ;
; 75.489 ; led_example:u0|altera_avalon_st_bytes_to_packets:bytes_to_packets|out_channel[6]      ; led_example:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|counter[14]          ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.072     ; 7.774      ;
; 75.508 ; led_example:u0|altera_avalon_st_bytes_to_packets:bytes_to_packets|received_esc        ; led_example:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|counter[6]           ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.069     ; 7.758      ;
; 75.508 ; led_example:u0|altera_avalon_st_bytes_to_packets:bytes_to_packets|received_esc        ; led_example:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|counter[3]           ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.069     ; 7.758      ;
; 75.508 ; led_example:u0|altera_avalon_st_bytes_to_packets:bytes_to_packets|received_esc        ; led_example:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|counter[7]           ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.069     ; 7.758      ;
; 75.508 ; led_example:u0|altera_avalon_st_bytes_to_packets:bytes_to_packets|received_esc        ; led_example:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|counter[5]           ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.069     ; 7.758      ;
; 75.508 ; led_example:u0|altera_avalon_st_bytes_to_packets:bytes_to_packets|received_esc        ; led_example:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|counter[2]           ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.069     ; 7.758      ;
; 75.508 ; led_example:u0|altera_avalon_st_bytes_to_packets:bytes_to_packets|received_esc        ; led_example:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|counter[0]           ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.069     ; 7.758      ;
; 75.508 ; led_example:u0|altera_avalon_st_bytes_to_packets:bytes_to_packets|received_esc        ; led_example:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|counter[4]           ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.069     ; 7.758      ;
; 75.515 ; led_example:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|out_valid ; led_example:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|state.READ_CMD_WAIT  ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.073     ; 7.747      ;
; 75.529 ; led_example:u0|altera_avalon_st_bytes_to_packets:bytes_to_packets|out_channel[4]      ; led_example:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|counter[12]          ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.072     ; 7.734      ;
; 75.529 ; led_example:u0|altera_avalon_st_bytes_to_packets:bytes_to_packets|out_channel[4]      ; led_example:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|counter[15]          ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.072     ; 7.734      ;
; 75.529 ; led_example:u0|altera_avalon_st_bytes_to_packets:bytes_to_packets|out_channel[4]      ; led_example:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|counter[9]           ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.072     ; 7.734      ;
; 75.529 ; led_example:u0|altera_avalon_st_bytes_to_packets:bytes_to_packets|out_channel[4]      ; led_example:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|counter[14]          ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.072     ; 7.734      ;
; 75.537 ; led_example:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|out_valid ; led_example:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|state.READ_SEND_WAIT ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.073     ; 7.725      ;
; 75.563 ; led_example:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|out_valid ; led_example:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|counter[12]          ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.070     ; 7.702      ;
; 75.563 ; led_example:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|out_valid ; led_example:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|counter[9]           ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.070     ; 7.702      ;
; 75.563 ; led_example:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|out_valid ; led_example:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|counter[15]          ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.070     ; 7.702      ;
; 75.563 ; led_example:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|out_valid ; led_example:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|counter[14]          ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.070     ; 7.702      ;
; 75.563 ; led_example:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|out_valid ; led_example:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|out_data[5]          ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.071     ; 7.701      ;
; 75.563 ; led_example:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|out_valid ; led_example:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|out_data[4]          ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.071     ; 7.701      ;
; 75.563 ; led_example:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|out_valid ; led_example:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|out_data[2]          ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.071     ; 7.701      ;
; 75.563 ; led_example:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|out_valid ; led_example:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|out_data[1]          ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.071     ; 7.701      ;
; 75.564 ; rx_fastserial:rx_lite|rx_data[7]                                                      ; led_example:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|counter[12]          ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.072     ; 7.699      ;
; 75.564 ; rx_fastserial:rx_lite|rx_data[7]                                                      ; led_example:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|counter[15]          ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.072     ; 7.699      ;
; 75.564 ; rx_fastserial:rx_lite|rx_data[7]                                                      ; led_example:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|counter[9]           ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.072     ; 7.699      ;
; 75.564 ; rx_fastserial:rx_lite|rx_data[7]                                                      ; led_example:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|counter[14]          ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.072     ; 7.699      ;
; 75.599 ; led_example:u0|altera_avalon_st_bytes_to_packets:bytes_to_packets|out_channel[7]      ; led_example:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|counter[1]           ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.100     ; 7.636      ;
; 75.604 ; led_example:u0|altera_avalon_st_bytes_to_packets:bytes_to_packets|out_channel[1]      ; led_example:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|counter[15]          ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.072     ; 7.659      ;
; 75.604 ; led_example:u0|altera_avalon_st_bytes_to_packets:bytes_to_packets|out_channel[6]      ; led_example:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|counter[1]           ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.100     ; 7.631      ;
; 75.604 ; led_example:u0|altera_avalon_st_bytes_to_packets:bytes_to_packets|out_channel[1]      ; led_example:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|counter[12]          ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.072     ; 7.659      ;
; 75.604 ; led_example:u0|altera_avalon_st_bytes_to_packets:bytes_to_packets|out_channel[1]      ; led_example:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|counter[9]           ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.072     ; 7.659      ;
; 75.604 ; led_example:u0|altera_avalon_st_bytes_to_packets:bytes_to_packets|out_channel[1]      ; led_example:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|counter[14]          ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.072     ; 7.659      ;
; 75.644 ; led_example:u0|altera_avalon_st_bytes_to_packets:bytes_to_packets|out_channel[4]      ; led_example:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|counter[1]           ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.100     ; 7.591      ;
; 75.678 ; led_example:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|out_valid ; led_example:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|counter[1]           ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.098     ; 7.559      ;
; 75.679 ; rx_fastserial:rx_lite|rx_data[7]                                                      ; led_example:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|counter[1]           ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.100     ; 7.556      ;
; 75.704 ; led_example:u0|altera_avalon_st_bytes_to_packets:bytes_to_packets|out_channel[3]      ; led_example:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|counter[11]          ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.072     ; 7.559      ;
; 75.704 ; led_example:u0|altera_avalon_st_bytes_to_packets:bytes_to_packets|out_channel[3]      ; led_example:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|counter[13]          ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.072     ; 7.559      ;
; 75.704 ; led_example:u0|altera_avalon_st_bytes_to_packets:bytes_to_packets|out_channel[3]      ; led_example:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|counter[10]          ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.072     ; 7.559      ;
; 75.704 ; led_example:u0|altera_avalon_st_bytes_to_packets:bytes_to_packets|out_channel[3]      ; led_example:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|counter[8]           ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.072     ; 7.559      ;
; 75.708 ; led_example:u0|altera_avalon_st_bytes_to_packets:bytes_to_packets|out_channel[2]      ; led_example:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|counter[11]          ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.072     ; 7.555      ;
; 75.708 ; led_example:u0|altera_avalon_st_bytes_to_packets:bytes_to_packets|out_channel[2]      ; led_example:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|counter[13]          ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.072     ; 7.555      ;
; 75.708 ; led_example:u0|altera_avalon_st_bytes_to_packets:bytes_to_packets|out_channel[2]      ; led_example:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|counter[10]          ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.072     ; 7.555      ;
; 75.708 ; led_example:u0|altera_avalon_st_bytes_to_packets:bytes_to_packets|out_channel[2]      ; led_example:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|counter[8]           ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.072     ; 7.555      ;
; 75.719 ; led_example:u0|altera_avalon_st_bytes_to_packets:bytes_to_packets|out_channel[1]      ; led_example:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|counter[1]           ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.100     ; 7.516      ;
; 75.720 ; led_example:u0|altera_avalon_st_bytes_to_packets:bytes_to_packets|received_esc        ; led_example:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|out_data[6]          ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.069     ; 7.546      ;
; 75.720 ; led_example:u0|altera_avalon_st_bytes_to_packets:bytes_to_packets|received_esc        ; led_example:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|out_data[3]          ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.069     ; 7.546      ;
; 75.720 ; led_example:u0|altera_avalon_st_bytes_to_packets:bytes_to_packets|received_esc        ; led_example:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|out_data[0]          ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.069     ; 7.546      ;
; 75.727 ; led_example:u0|altera_avalon_st_bytes_to_packets:bytes_to_packets|out_channel[3]      ; led_example:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|out_data[4]          ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.073     ; 7.535      ;
; 75.727 ; led_example:u0|altera_avalon_st_bytes_to_packets:bytes_to_packets|out_channel[3]      ; led_example:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|out_data[5]          ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.073     ; 7.535      ;
; 75.727 ; led_example:u0|altera_avalon_st_bytes_to_packets:bytes_to_packets|out_channel[3]      ; led_example:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|out_data[2]          ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.073     ; 7.535      ;
; 75.727 ; led_example:u0|altera_avalon_st_bytes_to_packets:bytes_to_packets|out_channel[3]      ; led_example:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|out_data[1]          ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.073     ; 7.535      ;
; 75.731 ; led_example:u0|altera_avalon_st_bytes_to_packets:bytes_to_packets|out_channel[2]      ; led_example:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|out_data[4]          ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.073     ; 7.531      ;
; 75.731 ; led_example:u0|altera_avalon_st_bytes_to_packets:bytes_to_packets|out_channel[2]      ; led_example:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|out_data[5]          ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.073     ; 7.531      ;
; 75.731 ; led_example:u0|altera_avalon_st_bytes_to_packets:bytes_to_packets|out_channel[2]      ; led_example:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|out_data[2]          ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.073     ; 7.531      ;
; 75.731 ; led_example:u0|altera_avalon_st_bytes_to_packets:bytes_to_packets|out_channel[2]      ; led_example:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|out_data[1]          ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.073     ; 7.531      ;
; 75.784 ; led_example:u0|altera_avalon_st_bytes_to_packets:bytes_to_packets|out_channel[0]      ; led_example:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|counter[15]          ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.072     ; 7.479      ;
; 75.784 ; led_example:u0|altera_avalon_st_bytes_to_packets:bytes_to_packets|out_channel[0]      ; led_example:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|counter[12]          ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.072     ; 7.479      ;
; 75.784 ; led_example:u0|altera_avalon_st_bytes_to_packets:bytes_to_packets|out_channel[0]      ; led_example:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|counter[9]           ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.072     ; 7.479      ;
; 75.784 ; led_example:u0|altera_avalon_st_bytes_to_packets:bytes_to_packets|out_channel[0]      ; led_example:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|counter[14]          ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.072     ; 7.479      ;
; 75.820 ; led_example:u0|altera_avalon_st_bytes_to_packets:bytes_to_packets|out_channel[3]      ; led_example:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|counter[4]           ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.072     ; 7.443      ;
; 75.820 ; led_example:u0|altera_avalon_st_bytes_to_packets:bytes_to_packets|out_channel[3]      ; led_example:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|counter[6]           ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.072     ; 7.443      ;
; 75.820 ; led_example:u0|altera_avalon_st_bytes_to_packets:bytes_to_packets|out_channel[3]      ; led_example:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|counter[3]           ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.072     ; 7.443      ;
; 75.820 ; led_example:u0|altera_avalon_st_bytes_to_packets:bytes_to_packets|out_channel[3]      ; led_example:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|counter[2]           ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.072     ; 7.443      ;
; 75.820 ; led_example:u0|altera_avalon_st_bytes_to_packets:bytes_to_packets|out_channel[3]      ; led_example:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|counter[5]           ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.072     ; 7.443      ;
; 75.820 ; led_example:u0|altera_avalon_st_bytes_to_packets:bytes_to_packets|out_channel[3]      ; led_example:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|counter[0]           ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.072     ; 7.443      ;
; 75.820 ; led_example:u0|altera_avalon_st_bytes_to_packets:bytes_to_packets|out_channel[3]      ; led_example:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|counter[7]           ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.072     ; 7.443      ;
; 75.824 ; led_example:u0|altera_avalon_st_bytes_to_packets:bytes_to_packets|out_channel[2]      ; led_example:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|counter[4]           ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.072     ; 7.439      ;
; 75.824 ; led_example:u0|altera_avalon_st_bytes_to_packets:bytes_to_packets|out_channel[2]      ; led_example:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|counter[6]           ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.072     ; 7.439      ;
; 75.824 ; led_example:u0|altera_avalon_st_bytes_to_packets:bytes_to_packets|out_channel[2]      ; led_example:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|counter[3]           ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.072     ; 7.439      ;
; 75.824 ; led_example:u0|altera_avalon_st_bytes_to_packets:bytes_to_packets|out_channel[2]      ; led_example:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|counter[2]           ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.072     ; 7.439      ;
+--------+---------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------+---------------------------------------------------------+---------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'PLL12M_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                           ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------+---------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                           ; To Node                                                                                                                                             ; Launch Clock                                            ; Latch Clock                                             ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------+---------------------------------------------------------+--------------+------------+------------+
; 0.401 ; led_example:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|writedata[15]                                                           ; led_example:u0|apa102_led:blinkt_led_0|altsyncram:leds_rtl_0|altsyncram_5ml1:auto_generated|ram_block1a0~porta_datain_reg0                          ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.423      ; 1.054      ;
; 0.402 ; rx_fastserial:rx_lite|state[2]                                                                                                                      ; rx_fastserial:rx_lite|state[2]                                                                                                                      ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; rx_fastserial:rx_lite|state[1]                                                                                                                      ; rx_fastserial:rx_lite|state[1]                                                                                                                      ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; led_example:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|state.GET_ADDR3                                                         ; led_example:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|state.GET_ADDR3                                                         ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; led_example:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|state.GET_ADDR4                                                         ; led_example:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|state.GET_ADDR4                                                         ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; led_example:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|writedata[16]                                                           ; led_example:u0|apa102_led:blinkt_led_0|altsyncram:leds_rtl_0|altsyncram_5ml1:auto_generated|ram_block1a0~porta_datain_reg0                          ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.423      ; 1.055      ;
; 0.402 ; led_example:u0|led_example_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:master_avalon_master_limiter|has_pending_responses     ; led_example:u0|led_example_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:master_avalon_master_limiter|has_pending_responses     ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; rx_fastserial:rx_lite|rx_ready                                                                                                                      ; rx_fastserial:rx_lite|rx_ready                                                                                                                      ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; led_example:u0|apa102_led:blinkt_led_0|state.INIT                                                                                                   ; led_example:u0|apa102_led:blinkt_led_0|state.INIT                                                                                                   ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; led_example:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|state.GET_ADDR2                                                         ; led_example:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|state.GET_ADDR2                                                         ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; led_example:u0|led_example_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:simple_led_0_avs_s0_agent_rsp_fifo|mem_used[1]                 ; led_example:u0|led_example_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:simple_led_0_avs_s0_agent_rsp_fifo|mem_used[1]                 ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; led_example:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|state.WRITE_WAIT                                                        ; led_example:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|state.WRITE_WAIT                                                        ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; led_example:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|state.GET_EXTRA                                                         ; led_example:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|state.GET_EXTRA                                                         ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; led_example:u0|led_example_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:master_avalon_master_limiter|pending_response_count[0] ; led_example:u0|led_example_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:master_avalon_master_limiter|pending_response_count[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; led_example:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|state.GET_SIZE1                                                         ; led_example:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|state.GET_SIZE1                                                         ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; led_example:u0|led_example_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:simple_led_0_avs_s0_agent_rsp_fifo|mem[1][103]                 ; led_example:u0|led_example_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:simple_led_0_avs_s0_agent_rsp_fifo|mem[1][103]                 ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; led_example:u0|led_example_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:simple_led_0_avs_s0_agent_rsp_fifo|mem_used[0]                 ; led_example:u0|led_example_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:simple_led_0_avs_s0_agent_rsp_fifo|mem_used[0]                 ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; led_example:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|state.GET_SIZE2                                                         ; led_example:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|state.GET_SIZE2                                                         ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; led_example:u0|led_example_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:simple_led_0_avs_s0_agent_rsp_fifo|mem[0][103]                 ; led_example:u0|led_example_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:simple_led_0_avs_s0_agent_rsp_fifo|mem[0][103]                 ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; led_example:u0|led_example_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:blinkt_led_0_avs_s0_agent_rsp_fifo|mem[1][103]                 ; led_example:u0|led_example_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:blinkt_led_0_avs_s0_agent_rsp_fifo|mem[1][103]                 ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; led_example:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|state.GET_ADDR1                                                         ; led_example:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|state.GET_ADDR1                                                         ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; led_example:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|last_trans                                                              ; led_example:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|last_trans                                                              ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; led_example:u0|led_example_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:blinkt_led_0_avs_s0_agent_rsp_fifo|mem_used[0]                 ; led_example:u0|led_example_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:blinkt_led_0_avs_s0_agent_rsp_fifo|mem_used[0]                 ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; led_example:u0|led_example_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:blinkt_led_0_avs_s0_agent_rsp_fifo|mem_used[1]                 ; led_example:u0|led_example_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:blinkt_led_0_avs_s0_agent_rsp_fifo|mem_used[1]                 ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; led_example:u0|altera_avalon_st_packets_to_bytes:packets_to_bytes|stored_channel[0]                                                                 ; led_example:u0|altera_avalon_st_packets_to_bytes:packets_to_bytes|stored_channel[0]                                                                 ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; led_example:u0|altera_avalon_st_packets_to_bytes:packets_to_bytes|sent_sop                                                                          ; led_example:u0|altera_avalon_st_packets_to_bytes:packets_to_bytes|sent_sop                                                                          ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; led_example:u0|altera_avalon_st_packets_to_bytes:packets_to_bytes|sent_esc                                                                          ; led_example:u0|altera_avalon_st_packets_to_bytes:packets_to_bytes|sent_esc                                                                          ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; led_example:u0|altera_avalon_st_packets_to_bytes:packets_to_bytes|sent_eop                                                                          ; led_example:u0|altera_avalon_st_packets_to_bytes:packets_to_bytes|sent_eop                                                                          ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; led_example:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|write                                                                   ; led_example:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|write                                                                   ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; led_example:u0|altera_avalon_st_bytes_to_packets:bytes_to_packets|received_esc                                                                      ; led_example:u0|altera_avalon_st_bytes_to_packets:bytes_to_packets|received_esc                                                                      ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; led_example:u0|altera_avalon_st_packets_to_bytes:packets_to_bytes|out_valid                                                                         ; led_example:u0|altera_avalon_st_packets_to_bytes:packets_to_bytes|out_valid                                                                         ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; led_example:u0|altera_avalon_st_packets_to_bytes:packets_to_bytes|sent_channel                                                                      ; led_example:u0|altera_avalon_st_packets_to_bytes:packets_to_bytes|sent_channel                                                                      ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; rx_fastserial:rx_lite|state[3]                                                                                                                      ; rx_fastserial:rx_lite|state[3]                                                                                                                      ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; led_example:u0|led_example_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:blinkt_led_0_avs_s0_agent_rsp_fifo|mem[0][103]                 ; led_example:u0|led_example_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:blinkt_led_0_avs_s0_agent_rsp_fifo|mem[0][103]                 ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; led_example:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|out_data[7]                                                             ; led_example:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|out_data[7]                                                             ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.403 ; led_example:u0|apa102_led:blinkt_led_0|serial_tx:tx|num_bits[1]                                                                                     ; led_example:u0|apa102_led:blinkt_led_0|serial_tx:tx|num_bits[1]                                                                                     ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; led_example:u0|apa102_led:blinkt_led_0|serial_tx:tx|state.START                                                                                     ; led_example:u0|apa102_led:blinkt_led_0|serial_tx:tx|state.START                                                                                     ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; led_example:u0|apa102_led:blinkt_led_0|serial_tx:tx|num_bits[3]                                                                                     ; led_example:u0|apa102_led:blinkt_led_0|serial_tx:tx|num_bits[3]                                                                                     ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; led_example:u0|apa102_led:blinkt_led_0|serial_tx:tx|num_bits[0]                                                                                     ; led_example:u0|apa102_led:blinkt_led_0|serial_tx:tx|num_bits[0]                                                                                     ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; led_example:u0|apa102_led:blinkt_led_0|serial_tx:tx|num_bits[2]                                                                                     ; led_example:u0|apa102_led:blinkt_led_0|serial_tx:tx|num_bits[2]                                                                                     ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; led_example:u0|apa102_led:blinkt_led_0|serial_tx:tx|num_bits[4]                                                                                     ; led_example:u0|apa102_led:blinkt_led_0|serial_tx:tx|num_bits[4]                                                                                     ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; led_example:u0|apa102_led:blinkt_led_0|serial_tx:tx|num_bits[5]                                                                                     ; led_example:u0|apa102_led:blinkt_led_0|serial_tx:tx|num_bits[5]                                                                                     ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; led_example:u0|apa102_led:blinkt_led_0|serial_tx:tx|num_bits[6]                                                                                     ; led_example:u0|apa102_led:blinkt_led_0|serial_tx:tx|num_bits[6]                                                                                     ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; led_example:u0|apa102_led:blinkt_led_0|serial_tx:tx|state.IDLE                                                                                      ; led_example:u0|apa102_led:blinkt_led_0|serial_tx:tx|state.IDLE                                                                                      ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; led_example:u0|apa102_led:blinkt_led_0|led_data[28]                                                                                                 ; led_example:u0|apa102_led:blinkt_led_0|led_data[28]                                                                                                 ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; led_example:u0|apa102_led:blinkt_led_0|led_data[26]                                                                                                 ; led_example:u0|apa102_led:blinkt_led_0|led_data[26]                                                                                                 ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; led_example:u0|apa102_led:blinkt_led_0|led_data[25]                                                                                                 ; led_example:u0|apa102_led:blinkt_led_0|led_data[25]                                                                                                 ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; led_example:u0|apa102_led:blinkt_led_0|serial_tx:tx|num_bits[7]                                                                                     ; led_example:u0|apa102_led:blinkt_led_0|serial_tx:tx|num_bits[7]                                                                                     ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; led_example:u0|apa102_led:blinkt_led_0|led_data[24]                                                                                                 ; led_example:u0|apa102_led:blinkt_led_0|led_data[24]                                                                                                 ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; led_example:u0|apa102_led:blinkt_led_0|led_data[22]                                                                                                 ; led_example:u0|apa102_led:blinkt_led_0|led_data[22]                                                                                                 ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; led_example:u0|apa102_led:blinkt_led_0|serial_tx:tx|state.DONE                                                                                      ; led_example:u0|apa102_led:blinkt_led_0|serial_tx:tx|state.DONE                                                                                      ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; led_example:u0|apa102_led:blinkt_led_0|led_data[20]                                                                                                 ; led_example:u0|apa102_led:blinkt_led_0|led_data[20]                                                                                                 ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; led_example:u0|apa102_led:blinkt_led_0|led_data[18]                                                                                                 ; led_example:u0|apa102_led:blinkt_led_0|led_data[18]                                                                                                 ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; led_example:u0|apa102_led:blinkt_led_0|led_data[17]                                                                                                 ; led_example:u0|apa102_led:blinkt_led_0|led_data[17]                                                                                                 ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; led_example:u0|apa102_led:blinkt_led_0|led_data[15]                                                                                                 ; led_example:u0|apa102_led:blinkt_led_0|led_data[15]                                                                                                 ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; led_example:u0|apa102_led:blinkt_led_0|led_data[14]                                                                                                 ; led_example:u0|apa102_led:blinkt_led_0|led_data[14]                                                                                                 ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; led_example:u0|apa102_led:blinkt_led_0|led_data[12]                                                                                                 ; led_example:u0|apa102_led:blinkt_led_0|led_data[12]                                                                                                 ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; led_example:u0|apa102_led:blinkt_led_0|led_data[11]                                                                                                 ; led_example:u0|apa102_led:blinkt_led_0|led_data[11]                                                                                                 ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; led_example:u0|apa102_led:blinkt_led_0|led_data[6]                                                                                                  ; led_example:u0|apa102_led:blinkt_led_0|led_data[6]                                                                                                  ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; led_example:u0|apa102_led:blinkt_led_0|serial_tx:tx|serial_clk                                                                                      ; led_example:u0|apa102_led:blinkt_led_0|serial_tx:tx|serial_clk                                                                                      ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; led_example:u0|apa102_led:blinkt_led_0|led_data[2]                                                                                                  ; led_example:u0|apa102_led:blinkt_led_0|led_data[2]                                                                                                  ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; led_example:u0|apa102_led:blinkt_led_0|led_data[1]                                                                                                  ; led_example:u0|apa102_led:blinkt_led_0|led_data[1]                                                                                                  ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; led_example:u0|apa102_led:blinkt_led_0|led_data[3]                                                                                                  ; led_example:u0|apa102_led:blinkt_led_0|led_data[3]                                                                                                  ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; led_example:u0|apa102_led:blinkt_led_0|led_data[4]                                                                                                  ; led_example:u0|apa102_led:blinkt_led_0|led_data[4]                                                                                                  ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; led_example:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|state.READ_CMD_WAIT                                                     ; led_example:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|state.READ_CMD_WAIT                                                     ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; led_example:u0|apa102_led:blinkt_led_0|led_data[7]                                                                                                  ; led_example:u0|apa102_led:blinkt_led_0|led_data[7]                                                                                                  ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; led_example:u0|apa102_led:blinkt_led_0|led_data[8]                                                                                                  ; led_example:u0|apa102_led:blinkt_led_0|led_data[8]                                                                                                  ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; led_example:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|state.READ_SEND_WAIT                                                    ; led_example:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|state.READ_SEND_WAIT                                                    ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; led_example:u0|apa102_led:blinkt_led_0|led_data[9]                                                                                                  ; led_example:u0|apa102_led:blinkt_led_0|led_data[9]                                                                                                  ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; led_example:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|current_byte[0]                                                         ; led_example:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|current_byte[0]                                                         ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; led_example:u0|apa102_led:blinkt_led_0|led_data[10]                                                                                                 ; led_example:u0|apa102_led:blinkt_led_0|led_data[10]                                                                                                 ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; led_example:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|state.0000                                                              ; led_example:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|state.0000                                                              ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; led_example:u0|apa102_led:blinkt_led_0|led_data[13]                                                                                                 ; led_example:u0|apa102_led:blinkt_led_0|led_data[13]                                                                                                 ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; led_example:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|read                                                                    ; led_example:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|read                                                                    ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; led_example:u0|apa102_led:blinkt_led_0|led_data[16]                                                                                                 ; led_example:u0|apa102_led:blinkt_led_0|led_data[16]                                                                                                 ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; led_example:u0|apa102_led:blinkt_led_0|led_data[19]                                                                                                 ; led_example:u0|apa102_led:blinkt_led_0|led_data[19]                                                                                                 ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; led_example:u0|apa102_led:blinkt_led_0|led_data[21]                                                                                                 ; led_example:u0|apa102_led:blinkt_led_0|led_data[21]                                                                                                 ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; led_example:u0|altera_avalon_st_packets_to_bytes:packets_to_bytes|sent_channel_char                                                                 ; led_example:u0|altera_avalon_st_packets_to_bytes:packets_to_bytes|sent_channel_char                                                                 ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; led_example:u0|apa102_led:blinkt_led_0|led_data[23]                                                                                                 ; led_example:u0|apa102_led:blinkt_led_0|led_data[23]                                                                                                 ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; led_example:u0|apa102_led:blinkt_led_0|led_data[27]                                                                                                 ; led_example:u0|apa102_led:blinkt_led_0|led_data[27]                                                                                                 ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; led_example:u0|apa102_led:blinkt_led_0|led_data[29]                                                                                                 ; led_example:u0|apa102_led:blinkt_led_0|led_data[29]                                                                                                 ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; led_example:u0|apa102_led:blinkt_led_0|led_data[30]                                                                                                 ; led_example:u0|apa102_led:blinkt_led_0|led_data[30]                                                                                                 ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; led_example:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|first_trans                                                             ; led_example:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|first_trans                                                             ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; tx_fastserial:tx_lite|state[2]                                                                                                                      ; tx_fastserial:tx_lite|state[2]                                                                                                                      ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; led_example:u0|apa102_led:blinkt_led_0|led_data[31]                                                                                                 ; led_example:u0|apa102_led:blinkt_led_0|led_data[31]                                                                                                 ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; tx_fastserial:tx_lite|state[3]                                                                                                                      ; tx_fastserial:tx_lite|state[3]                                                                                                                      ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; tx_fastserial:tx_lite|state[1]                                                                                                                      ; tx_fastserial:tx_lite|state[1]                                                                                                                      ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; tx_fastserial:tx_lite|state[0]                                                                                                                      ; tx_fastserial:tx_lite|state[0]                                                                                                                      ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; tx_fastserial:tx_lite|fsdi                                                                                                                          ; tx_fastserial:tx_lite|fsdi                                                                                                                          ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.404 ; led_example:u0|apa102_led:blinkt_led_0|led_data[5]                                                                                                  ; led_example:u0|apa102_led:blinkt_led_0|led_data[5]                                                                                                  ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.669      ;
; 0.404 ; led_example:u0|apa102_led:blinkt_led_0|led_data[0]                                                                                                  ; led_example:u0|apa102_led:blinkt_led_0|led_data[0]                                                                                                  ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.669      ;
; 0.404 ; led_example:u0|apa102_led:blinkt_led_0|serial_tx:tx|simple_divider:sclk_divider|div_clk                                                             ; led_example:u0|apa102_led:blinkt_led_0|serial_tx:tx|simple_divider:sclk_divider|div_clk                                                             ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.669      ;
; 0.405 ; led_example:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|writedata[14]                                                           ; led_example:u0|apa102_led:blinkt_led_0|altsyncram:leds_rtl_0|altsyncram_5ml1:auto_generated|ram_block1a0~porta_datain_reg0                          ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.423      ; 1.058      ;
; 0.408 ; led_example:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|writedata[20]                                                           ; led_example:u0|apa102_led:blinkt_led_0|altsyncram:leds_rtl_0|altsyncram_5ml1:auto_generated|ram_block1a0~porta_datain_reg0                          ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.423      ; 1.061      ;
; 0.408 ; led_example:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|writedata[9]                                                            ; led_example:u0|apa102_led:blinkt_led_0|altsyncram:leds_rtl_0|altsyncram_5ml1:auto_generated|ram_block1a0~porta_datain_reg0                          ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.423      ; 1.061      ;
; 0.411 ; led_example:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|writedata[21]                                                           ; led_example:u0|apa102_led:blinkt_led_0|altsyncram:leds_rtl_0|altsyncram_5ml1:auto_generated|ram_block1a0~porta_datain_reg0                          ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.423      ; 1.064      ;
; 0.414 ; led_example:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|writedata[25]                                                           ; led_example:u0|apa102_led:blinkt_led_0|altsyncram:leds_rtl_0|altsyncram_5ml1:auto_generated|ram_block1a0~porta_datain_reg0                          ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.423      ; 1.067      ;
; 0.415 ; led_example:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|writedata[0]                                                            ; led_example:u0|apa102_led:blinkt_led_0|altsyncram:leds_rtl_0|altsyncram_5ml1:auto_generated|ram_block1a0~porta_datain_reg0                          ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.423      ; 1.068      ;
; 0.417 ; led_example:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|writedata[23]                                                           ; led_example:u0|apa102_led:blinkt_led_0|altsyncram:leds_rtl_0|altsyncram_5ml1:auto_generated|ram_block1a0~porta_datain_reg0                          ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.423      ; 1.070      ;
; 0.417 ; led_example:u0|apa102_led:blinkt_led_0|state.START                                                                                                  ; led_example:u0|apa102_led:blinkt_led_0|state.START                                                                                                  ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.684      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------+---------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'PLL12M_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------+---------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                ; To Node                                                                                                                                                ; Launch Clock                                            ; Latch Clock                                             ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------+---------------------------------------------------------+--------------+------------+------------+
; 79.237 ; led_example:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; led_example:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|command[4]                                                                 ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.075     ; 4.023      ;
; 79.237 ; led_example:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; led_example:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|command[6]                                                                 ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.075     ; 4.023      ;
; 79.237 ; led_example:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; led_example:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|command[3]                                                                 ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.075     ; 4.023      ;
; 79.237 ; led_example:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; led_example:u0|altera_avalon_st_bytes_to_packets:bytes_to_packets|out_channel[3]                                                                       ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.075     ; 4.023      ;
; 79.237 ; led_example:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; led_example:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|command[7]                                                                 ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.075     ; 4.023      ;
; 79.237 ; led_example:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; led_example:u0|altera_avalon_st_bytes_to_packets:bytes_to_packets|out_channel[2]                                                                       ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.075     ; 4.023      ;
; 79.237 ; led_example:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; led_example:u0|altera_avalon_st_bytes_to_packets:bytes_to_packets|out_channel[1]                                                                       ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.075     ; 4.023      ;
; 79.237 ; led_example:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; led_example:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|command[5]                                                                 ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.075     ; 4.023      ;
; 79.237 ; led_example:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; led_example:u0|altera_avalon_st_bytes_to_packets:bytes_to_packets|out_channel[4]                                                                       ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.075     ; 4.023      ;
; 79.237 ; led_example:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; led_example:u0|altera_avalon_st_bytes_to_packets:bytes_to_packets|out_channel[7]                                                                       ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.075     ; 4.023      ;
; 79.237 ; led_example:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; led_example:u0|altera_avalon_st_bytes_to_packets:bytes_to_packets|out_channel[6]                                                                       ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.075     ; 4.023      ;
; 79.237 ; led_example:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; led_example:u0|altera_avalon_st_bytes_to_packets:bytes_to_packets|out_channel[5]                                                                       ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.075     ; 4.023      ;
; 79.237 ; led_example:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; led_example:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|command[0]                                                                 ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.075     ; 4.023      ;
; 79.237 ; led_example:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; led_example:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|command[1]                                                                 ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.075     ; 4.023      ;
; 79.237 ; led_example:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; led_example:u0|altera_avalon_st_bytes_to_packets:bytes_to_packets|out_channel[0]                                                                       ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.075     ; 4.023      ;
; 79.238 ; led_example:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; led_example:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|counter[14]                                                                ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.075     ; 4.022      ;
; 79.238 ; led_example:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; led_example:u0|led_example_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:blinkt_led_0_avs_s0_translator|read_latency_shift_reg[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.080     ; 4.017      ;
; 79.238 ; led_example:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; led_example:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|counter[15]                                                                ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.075     ; 4.022      ;
; 79.238 ; led_example:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; led_example:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|counter[13]                                                                ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.075     ; 4.022      ;
; 79.238 ; led_example:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; led_example:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|counter[7]                                                                 ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.075     ; 4.022      ;
; 79.238 ; led_example:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; led_example:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|counter[9]                                                                 ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.075     ; 4.022      ;
; 79.238 ; led_example:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; led_example:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|in_ready_0                                                                 ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.078     ; 4.019      ;
; 79.238 ; led_example:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; led_example:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|state.GET_ADDR1                                                            ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.078     ; 4.019      ;
; 79.238 ; led_example:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; led_example:u0|led_example_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:simple_led_0_avs_s0_agent_rsp_fifo|mem_used[1]                    ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.080     ; 4.017      ;
; 79.238 ; led_example:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; led_example:u0|altera_avalon_st_packets_to_bytes:packets_to_bytes|out_valid                                                                            ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.081     ; 4.016      ;
; 79.238 ; led_example:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; led_example:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|out_valid                                                                  ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.077     ; 4.020      ;
; 79.238 ; led_example:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; led_example:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|state.RETURN_PACKET                                                        ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.078     ; 4.019      ;
; 79.238 ; led_example:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; led_example:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|state.GET_ADDR3                                                            ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.078     ; 4.019      ;
; 79.238 ; led_example:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; led_example:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|counter[6]                                                                 ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.075     ; 4.022      ;
; 79.238 ; led_example:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; led_example:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|state.GET_ADDR4                                                            ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.078     ; 4.019      ;
; 79.238 ; led_example:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; led_example:u0|led_example_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:simple_led_0_avs_s0_agent_rsp_fifo|mem[1][103]                    ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.080     ; 4.017      ;
; 79.238 ; led_example:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; led_example:u0|led_example_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:master_avalon_master_limiter|pending_response_count[0]    ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.080     ; 4.017      ;
; 79.238 ; led_example:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; led_example:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|counter[12]                                                                ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.075     ; 4.022      ;
; 79.238 ; led_example:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; led_example:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|counter[8]                                                                 ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.075     ; 4.022      ;
; 79.238 ; led_example:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; led_example:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|counter[11]                                                                ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.075     ; 4.022      ;
; 79.238 ; led_example:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; led_example:u0|led_example_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:blinkt_led_0_avs_s0_agent_rsp_fifo|mem[0][103]                    ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.080     ; 4.017      ;
; 79.238 ; led_example:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; led_example:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|state.GET_ADDR2                                                            ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.078     ; 4.019      ;
; 79.238 ; led_example:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; led_example:u0|altera_avalon_st_packets_to_bytes:packets_to_bytes|out_data[4]                                                                          ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.075     ; 4.022      ;
; 79.238 ; led_example:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; led_example:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|read                                                                       ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.078     ; 4.019      ;
; 79.238 ; led_example:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; led_example:u0|altera_avalon_st_packets_to_bytes:packets_to_bytes|out_data[7]                                                                          ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.075     ; 4.022      ;
; 79.238 ; led_example:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; led_example:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|state.GET_WRITE_DATA                                                       ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.076     ; 4.021      ;
; 79.238 ; led_example:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; led_example:u0|led_example_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:master_avalon_master_agent|hold_waitrequest                  ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.080     ; 4.017      ;
; 79.238 ; led_example:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; led_example:u0|led_example_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:simple_led_0_avs_s0_agent_rsp_fifo|mem_used[0]                    ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.080     ; 4.017      ;
; 79.238 ; led_example:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; led_example:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|last_trans                                                                 ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.078     ; 4.019      ;
; 79.238 ; led_example:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; led_example:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|state.READ_DATA_WAIT                                                       ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.078     ; 4.019      ;
; 79.238 ; led_example:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; led_example:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|counter[10]                                                                ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.075     ; 4.022      ;
; 79.238 ; led_example:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; led_example:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|out_data[6]                                                                ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.075     ; 4.022      ;
; 79.238 ; led_example:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; led_example:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|out_data[7]                                                                ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.077     ; 4.020      ;
; 79.238 ; led_example:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; led_example:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|write                                                                      ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.080     ; 4.017      ;
; 79.238 ; led_example:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; led_example:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|current_byte[1]                                                            ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.076     ; 4.021      ;
; 79.238 ; led_example:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; led_example:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|address[6]                                                                 ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.075     ; 4.022      ;
; 79.238 ; led_example:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; led_example:u0|led_example_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:master_avalon_master_limiter|has_pending_responses        ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.080     ; 4.017      ;
; 79.238 ; led_example:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; led_example:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|address[5]                                                                 ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.075     ; 4.022      ;
; 79.238 ; led_example:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; led_example:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|address[4]                                                                 ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.075     ; 4.022      ;
; 79.238 ; led_example:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; led_example:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|state.WRITE_WAIT                                                           ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.078     ; 4.019      ;
; 79.238 ; led_example:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; led_example:u0|led_example_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:simple_led_0_avs_s0_agent_rsp_fifo|mem[0][103]                    ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.080     ; 4.017      ;
; 79.238 ; led_example:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; led_example:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|out_data[3]                                                                ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.075     ; 4.022      ;
; 79.238 ; led_example:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; led_example:u0|altera_avalon_st_packets_to_bytes:packets_to_bytes|out_data[0]                                                                          ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.075     ; 4.022      ;
; 79.238 ; led_example:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; led_example:u0|altera_avalon_st_packets_to_bytes:packets_to_bytes|out_data[1]                                                                          ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.075     ; 4.022      ;
; 79.238 ; led_example:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; led_example:u0|altera_avalon_st_packets_to_bytes:packets_to_bytes|stored_channel[0]                                                                    ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.075     ; 4.022      ;
; 79.238 ; led_example:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; led_example:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|address[3]                                                                 ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.075     ; 4.022      ;
; 79.238 ; led_example:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; led_example:u0|altera_avalon_st_packets_to_bytes:packets_to_bytes|sent_channel_char                                                                    ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.075     ; 4.022      ;
; 79.238 ; led_example:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; led_example:u0|led_example_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:master_avalon_master_limiter|last_channel[1]              ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.080     ; 4.017      ;
; 79.238 ; led_example:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; led_example:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|out_data[2]                                                                ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.076     ; 4.021      ;
; 79.238 ; led_example:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; led_example:u0|altera_avalon_st_packets_to_bytes:packets_to_bytes|out_data[5]                                                                          ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.075     ; 4.022      ;
; 79.238 ; led_example:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; led_example:u0|led_example_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:blinkt_led_0_avs_s0_agent_rsp_fifo|mem_used[0]                    ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.080     ; 4.017      ;
; 79.238 ; led_example:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; led_example:u0|altera_avalon_st_packets_to_bytes:packets_to_bytes|out_data[6]                                                                          ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.075     ; 4.022      ;
; 79.238 ; led_example:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; led_example:u0|led_example_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:master_avalon_master_limiter|last_dest_id[0]              ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.080     ; 4.017      ;
; 79.238 ; led_example:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; led_example:u0|altera_avalon_st_packets_to_bytes:packets_to_bytes|sent_esc                                                                             ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.075     ; 4.022      ;
; 79.238 ; led_example:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; led_example:u0|altera_avalon_st_bytes_to_packets:bytes_to_packets|received_esc                                                                         ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.078     ; 4.019      ;
; 79.238 ; led_example:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; led_example:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|out_data[0]                                                                ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.075     ; 4.022      ;
; 79.238 ; led_example:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; led_example:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|state.0000                                                                 ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.078     ; 4.019      ;
; 79.238 ; led_example:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; led_example:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|state.GET_SIZE1                                                            ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.078     ; 4.019      ;
; 79.238 ; led_example:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; led_example:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|counter[5]                                                                 ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.075     ; 4.022      ;
; 79.238 ; led_example:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; led_example:u0|led_example_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:simple_led_0_avs_s0_translator|read_latency_shift_reg[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.080     ; 4.017      ;
; 79.238 ; led_example:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; led_example:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|state.GET_SIZE2                                                            ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.078     ; 4.019      ;
; 79.238 ; led_example:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; led_example:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|counter[2]                                                                 ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.075     ; 4.022      ;
; 79.238 ; led_example:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; led_example:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|state.READ_SEND_WAIT                                                       ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.078     ; 4.019      ;
; 79.238 ; led_example:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; led_example:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|state.READ_CMD_WAIT                                                        ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.078     ; 4.019      ;
; 79.238 ; led_example:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; led_example:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|current_byte[0]                                                            ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.076     ; 4.021      ;
; 79.238 ; led_example:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; led_example:u0|altera_avalon_st_packets_to_bytes:packets_to_bytes|sent_channel                                                                         ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.075     ; 4.022      ;
; 79.238 ; led_example:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; led_example:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|out_data[4]                                                                ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.076     ; 4.021      ;
; 79.238 ; led_example:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; led_example:u0|led_example_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:blinkt_led_0_avs_s0_agent_rsp_fifo|mem[1][103]                    ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.080     ; 4.017      ;
; 79.238 ; led_example:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; led_example:u0|altera_avalon_st_bytes_to_packets:bytes_to_packets|out_startofpacket                                                                    ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.078     ; 4.019      ;
; 79.238 ; led_example:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; led_example:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|state.READ_SEND_ISSUE                                                      ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.078     ; 4.019      ;
; 79.238 ; led_example:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; led_example:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|counter[3]                                                                 ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.075     ; 4.022      ;
; 79.238 ; led_example:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; led_example:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|command[2]                                                                 ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.075     ; 4.022      ;
; 79.238 ; led_example:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; led_example:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|counter[0]                                                                 ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.075     ; 4.022      ;
; 79.238 ; led_example:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; led_example:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|counter[4]                                                                 ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.075     ; 4.022      ;
; 79.238 ; led_example:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; led_example:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|address[2]                                                                 ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.075     ; 4.022      ;
; 79.238 ; led_example:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; led_example:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|state.GET_EXTRA                                                            ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.078     ; 4.019      ;
; 79.238 ; led_example:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; led_example:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|out_data[5]                                                                ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.076     ; 4.021      ;
; 79.238 ; led_example:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; led_example:u0|altera_avalon_st_packets_to_bytes:packets_to_bytes|out_data[3]                                                                          ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.075     ; 4.022      ;
; 79.238 ; led_example:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; led_example:u0|altera_avalon_st_bytes_to_packets:bytes_to_packets|out_endofpacket                                                                      ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.078     ; 4.019      ;
; 79.238 ; led_example:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; led_example:u0|led_example_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:blinkt_led_0_avs_s0_agent_rsp_fifo|mem_used[1]                    ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.080     ; 4.017      ;
; 79.238 ; led_example:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; led_example:u0|altera_avalon_st_packets_to_bytes:packets_to_bytes|sent_sop                                                                             ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.075     ; 4.022      ;
; 79.238 ; led_example:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; led_example:u0|altera_avalon_st_packets_to_bytes:packets_to_bytes|out_data[2]                                                                          ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.075     ; 4.022      ;
; 79.238 ; led_example:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; led_example:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|state.READ_ASSERT                                                          ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.078     ; 4.019      ;
; 79.238 ; led_example:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; led_example:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|out_data[1]                                                                ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.076     ; 4.021      ;
; 79.238 ; led_example:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; led_example:u0|altera_avalon_st_packets_to_bytes:packets_to_bytes|sent_eop                                                                             ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.075     ; 4.022      ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------+---------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'PLL12M_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------+---------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                ; To Node                                                                                                                                                ; Launch Clock                                            ; Latch Clock                                             ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------+---------------------------------------------------------+--------------+------------+------------+
; 1.752 ; led_example:u0|apa102_led:blinkt_led_0|serial_tx:tx|i_sclk_reset                                                                         ; led_example:u0|apa102_led:blinkt_led_0|serial_tx:tx|simple_divider:sclk_divider|counter[10]                                                            ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 2.022      ;
; 1.752 ; led_example:u0|apa102_led:blinkt_led_0|serial_tx:tx|i_sclk_reset                                                                         ; led_example:u0|apa102_led:blinkt_led_0|serial_tx:tx|simple_divider:sclk_divider|counter[9]                                                             ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 2.022      ;
; 1.752 ; led_example:u0|apa102_led:blinkt_led_0|serial_tx:tx|i_sclk_reset                                                                         ; led_example:u0|apa102_led:blinkt_led_0|serial_tx:tx|simple_divider:sclk_divider|counter[6]                                                             ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 2.022      ;
; 1.752 ; led_example:u0|apa102_led:blinkt_led_0|serial_tx:tx|i_sclk_reset                                                                         ; led_example:u0|apa102_led:blinkt_led_0|serial_tx:tx|simple_divider:sclk_divider|counter[2]                                                             ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 2.022      ;
; 1.752 ; led_example:u0|apa102_led:blinkt_led_0|serial_tx:tx|i_sclk_reset                                                                         ; led_example:u0|apa102_led:blinkt_led_0|serial_tx:tx|simple_divider:sclk_divider|counter[0]                                                             ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 2.022      ;
; 1.752 ; led_example:u0|apa102_led:blinkt_led_0|serial_tx:tx|i_sclk_reset                                                                         ; led_example:u0|apa102_led:blinkt_led_0|serial_tx:tx|simple_divider:sclk_divider|counter[4]                                                             ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 2.022      ;
; 1.752 ; led_example:u0|apa102_led:blinkt_led_0|serial_tx:tx|i_sclk_reset                                                                         ; led_example:u0|apa102_led:blinkt_led_0|serial_tx:tx|simple_divider:sclk_divider|counter[5]                                                             ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 2.022      ;
; 1.752 ; led_example:u0|apa102_led:blinkt_led_0|serial_tx:tx|i_sclk_reset                                                                         ; led_example:u0|apa102_led:blinkt_led_0|serial_tx:tx|simple_divider:sclk_divider|counter[7]                                                             ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 2.022      ;
; 1.752 ; led_example:u0|apa102_led:blinkt_led_0|serial_tx:tx|i_sclk_reset                                                                         ; led_example:u0|apa102_led:blinkt_led_0|serial_tx:tx|simple_divider:sclk_divider|counter[8]                                                             ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 2.022      ;
; 1.752 ; led_example:u0|apa102_led:blinkt_led_0|serial_tx:tx|i_sclk_reset                                                                         ; led_example:u0|apa102_led:blinkt_led_0|serial_tx:tx|simple_divider:sclk_divider|counter[11]                                                            ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 2.022      ;
; 1.789 ; led_example:u0|apa102_led:blinkt_led_0|serial_tx:tx|i_sclk_reset                                                                         ; led_example:u0|apa102_led:blinkt_led_0|serial_tx:tx|simple_divider:sclk_divider|counter[3]                                                             ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 2.059      ;
; 1.789 ; led_example:u0|apa102_led:blinkt_led_0|serial_tx:tx|i_sclk_reset                                                                         ; led_example:u0|apa102_led:blinkt_led_0|serial_tx:tx|simple_divider:sclk_divider|counter[21]                                                            ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 2.059      ;
; 1.789 ; led_example:u0|apa102_led:blinkt_led_0|serial_tx:tx|i_sclk_reset                                                                         ; led_example:u0|apa102_led:blinkt_led_0|serial_tx:tx|simple_divider:sclk_divider|counter[20]                                                            ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 2.059      ;
; 1.789 ; led_example:u0|apa102_led:blinkt_led_0|serial_tx:tx|i_sclk_reset                                                                         ; led_example:u0|apa102_led:blinkt_led_0|serial_tx:tx|simple_divider:sclk_divider|counter[1]                                                             ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 2.059      ;
; 1.789 ; led_example:u0|apa102_led:blinkt_led_0|serial_tx:tx|i_sclk_reset                                                                         ; led_example:u0|apa102_led:blinkt_led_0|serial_tx:tx|simple_divider:sclk_divider|counter[15]                                                            ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 2.059      ;
; 1.789 ; led_example:u0|apa102_led:blinkt_led_0|serial_tx:tx|i_sclk_reset                                                                         ; led_example:u0|apa102_led:blinkt_led_0|serial_tx:tx|simple_divider:sclk_divider|div_clk                                                                ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 2.059      ;
; 1.789 ; led_example:u0|apa102_led:blinkt_led_0|serial_tx:tx|i_sclk_reset                                                                         ; led_example:u0|apa102_led:blinkt_led_0|serial_tx:tx|simple_divider:sclk_divider|counter[22]                                                            ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 2.059      ;
; 1.789 ; led_example:u0|apa102_led:blinkt_led_0|serial_tx:tx|i_sclk_reset                                                                         ; led_example:u0|apa102_led:blinkt_led_0|serial_tx:tx|simple_divider:sclk_divider|counter[14]                                                            ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 2.059      ;
; 1.789 ; led_example:u0|apa102_led:blinkt_led_0|serial_tx:tx|i_sclk_reset                                                                         ; led_example:u0|apa102_led:blinkt_led_0|serial_tx:tx|simple_divider:sclk_divider|counter[17]                                                            ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 2.059      ;
; 1.789 ; led_example:u0|apa102_led:blinkt_led_0|serial_tx:tx|i_sclk_reset                                                                         ; led_example:u0|apa102_led:blinkt_led_0|serial_tx:tx|simple_divider:sclk_divider|counter[19]                                                            ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 2.059      ;
; 1.789 ; led_example:u0|apa102_led:blinkt_led_0|serial_tx:tx|i_sclk_reset                                                                         ; led_example:u0|apa102_led:blinkt_led_0|serial_tx:tx|simple_divider:sclk_divider|counter[18]                                                            ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 2.059      ;
; 1.789 ; led_example:u0|apa102_led:blinkt_led_0|serial_tx:tx|i_sclk_reset                                                                         ; led_example:u0|apa102_led:blinkt_led_0|serial_tx:tx|simple_divider:sclk_divider|counter[23]                                                            ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 2.059      ;
; 1.789 ; led_example:u0|apa102_led:blinkt_led_0|serial_tx:tx|i_sclk_reset                                                                         ; led_example:u0|apa102_led:blinkt_led_0|serial_tx:tx|simple_divider:sclk_divider|counter[13]                                                            ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 2.059      ;
; 1.789 ; led_example:u0|apa102_led:blinkt_led_0|serial_tx:tx|i_sclk_reset                                                                         ; led_example:u0|apa102_led:blinkt_led_0|serial_tx:tx|simple_divider:sclk_divider|counter[12]                                                            ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 2.059      ;
; 1.789 ; led_example:u0|apa102_led:blinkt_led_0|serial_tx:tx|i_sclk_reset                                                                         ; led_example:u0|apa102_led:blinkt_led_0|serial_tx:tx|simple_divider:sclk_divider|counter[16]                                                            ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 2.059      ;
; 3.358 ; led_example:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; led_example:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|last_trans                                                                 ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.098      ; 3.651      ;
; 3.358 ; led_example:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; led_example:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|counter[4]                                                                 ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.100      ; 3.653      ;
; 3.358 ; led_example:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; led_example:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|counter[13]                                                                ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.100      ; 3.653      ;
; 3.358 ; led_example:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; led_example:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|out_data[4]                                                                ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.100      ; 3.653      ;
; 3.358 ; led_example:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; led_example:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|counter[0]                                                                 ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.100      ; 3.653      ;
; 3.358 ; led_example:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; led_example:u0|altera_avalon_st_bytes_to_packets:bytes_to_packets|out_startofpacket                                                                    ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.098      ; 3.651      ;
; 3.358 ; led_example:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; led_example:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|counter[10]                                                                ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.100      ; 3.653      ;
; 3.358 ; led_example:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; led_example:u0|led_example_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:simple_led_0_avs_s0_agent_rsp_fifo|mem_used[0]                    ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.096      ; 3.649      ;
; 3.358 ; led_example:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; led_example:u0|led_example_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:simple_led_0_avs_s0_agent_rsp_fifo|mem_used[1]                    ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.096      ; 3.649      ;
; 3.358 ; led_example:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; led_example:u0|led_example_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:master_avalon_master_limiter|pending_response_count[0]    ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.096      ; 3.649      ;
; 3.358 ; led_example:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; led_example:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|state.GET_ADDR4                                                            ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.098      ; 3.651      ;
; 3.358 ; led_example:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; led_example:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|state.GET_ADDR2                                                            ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.098      ; 3.651      ;
; 3.358 ; led_example:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; led_example:u0|led_example_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:master_avalon_master_agent|hold_waitrequest                  ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.096      ; 3.649      ;
; 3.358 ; led_example:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; led_example:u0|led_example_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:blinkt_led_0_avs_s0_agent_rsp_fifo|mem[1][103]                    ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.096      ; 3.649      ;
; 3.358 ; led_example:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; led_example:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|counter[8]                                                                 ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.100      ; 3.653      ;
; 3.358 ; led_example:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; led_example:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|write                                                                      ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.096      ; 3.649      ;
; 3.358 ; led_example:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; led_example:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|out_valid                                                                  ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.099      ; 3.652      ;
; 3.358 ; led_example:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; led_example:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|counter[7]                                                                 ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.100      ; 3.653      ;
; 3.358 ; led_example:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; led_example:u0|led_example_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:master_avalon_master_limiter|last_channel[1]              ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.096      ; 3.649      ;
; 3.358 ; led_example:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; led_example:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|in_ready_0                                                                 ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.098      ; 3.651      ;
; 3.358 ; led_example:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; led_example:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|state.GET_ADDR1                                                            ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.098      ; 3.651      ;
; 3.358 ; led_example:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; led_example:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|out_data[7]                                                                ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.099      ; 3.652      ;
; 3.358 ; led_example:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; led_example:u0|altera_avalon_st_bytes_to_packets:bytes_to_packets|out_endofpacket                                                                      ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.098      ; 3.651      ;
; 3.358 ; led_example:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; led_example:u0|led_example_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:simple_led_0_avs_s0_agent_rsp_fifo|mem[0][103]                    ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.096      ; 3.649      ;
; 3.358 ; led_example:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; led_example:u0|led_example_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:master_avalon_master_limiter|has_pending_responses        ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.096      ; 3.649      ;
; 3.358 ; led_example:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; led_example:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|counter[6]                                                                 ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.100      ; 3.653      ;
; 3.358 ; led_example:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; led_example:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|state.GET_ADDR3                                                            ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.098      ; 3.651      ;
; 3.358 ; led_example:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; led_example:u0|led_example_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:simple_led_0_avs_s0_agent_rsp_fifo|mem[1][103]                    ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.096      ; 3.649      ;
; 3.358 ; led_example:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; led_example:u0|led_example_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:blinkt_led_0_avs_s0_translator|read_latency_shift_reg[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.096      ; 3.649      ;
; 3.358 ; led_example:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; led_example:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|counter[2]                                                                 ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.100      ; 3.653      ;
; 3.358 ; led_example:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; led_example:u0|led_example_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:blinkt_led_0_avs_s0_agent_rsp_fifo|mem_used[0]                    ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.096      ; 3.649      ;
; 3.358 ; led_example:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; led_example:u0|led_example_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:simple_led_0_avs_s0_translator|read_latency_shift_reg[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.096      ; 3.649      ;
; 3.358 ; led_example:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; led_example:u0|led_example_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:blinkt_led_0_avs_s0_agent_rsp_fifo|mem_used[1]                    ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.096      ; 3.649      ;
; 3.358 ; led_example:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; led_example:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|counter[5]                                                                 ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.100      ; 3.653      ;
; 3.358 ; led_example:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; led_example:u0|led_example_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:blinkt_led_0_avs_s0_agent_rsp_fifo|mem[0][103]                    ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.096      ; 3.649      ;
; 3.358 ; led_example:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; led_example:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|counter[3]                                                                 ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.100      ; 3.653      ;
; 3.358 ; led_example:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; led_example:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|counter[11]                                                                ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.100      ; 3.653      ;
; 3.358 ; led_example:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; led_example:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|state.RETURN_PACKET                                                        ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.098      ; 3.651      ;
; 3.358 ; led_example:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; led_example:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|state.WRITE_WAIT                                                           ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.098      ; 3.651      ;
; 3.358 ; led_example:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; led_example:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|out_data[2]                                                                ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.100      ; 3.653      ;
; 3.358 ; led_example:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; led_example:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|out_data[5]                                                                ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.100      ; 3.653      ;
; 3.358 ; led_example:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; led_example:u0|altera_avalon_st_bytes_to_packets:bytes_to_packets|received_esc                                                                         ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.098      ; 3.651      ;
; 3.358 ; led_example:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; led_example:u0|led_example_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:master_avalon_master_limiter|last_dest_id[0]              ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.096      ; 3.649      ;
; 3.358 ; led_example:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; led_example:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|out_data[1]                                                                ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.100      ; 3.653      ;
; 3.358 ; led_example:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; led_example:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|state.GET_EXTRA                                                            ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.098      ; 3.651      ;
; 3.358 ; led_example:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; led_example:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|state.GET_SIZE1                                                            ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.098      ; 3.651      ;
; 3.358 ; led_example:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; led_example:u0|altera_avalon_st_bytes_to_packets:bytes_to_packets|received_channel                                                                     ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.098      ; 3.651      ;
; 3.358 ; led_example:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; led_example:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|state.GET_SIZE2                                                            ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.098      ; 3.651      ;
; 3.359 ; led_example:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; led_example:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|state.READ_DATA_WAIT                                                       ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.097      ; 3.651      ;
; 3.359 ; led_example:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; led_example:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|address[2]                                                                 ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.100      ; 3.654      ;
; 3.359 ; led_example:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; led_example:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|out_endofpacket                                                            ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.097      ; 3.651      ;
; 3.359 ; led_example:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; led_example:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|state.READ_ASSERT                                                          ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.097      ; 3.651      ;
; 3.359 ; led_example:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; led_example:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|current_byte[1]                                                            ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.099      ; 3.653      ;
; 3.359 ; led_example:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; led_example:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|address[5]                                                                 ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.100      ; 3.654      ;
; 3.359 ; led_example:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; led_example:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|counter[14]                                                                ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.100      ; 3.654      ;
; 3.359 ; led_example:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; led_example:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|state.READ_SEND_WAIT                                                       ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.097      ; 3.651      ;
; 3.359 ; led_example:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; led_example:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|read                                                                       ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.097      ; 3.651      ;
; 3.359 ; led_example:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; led_example:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|first_trans                                                                ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.097      ; 3.651      ;
; 3.359 ; led_example:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; led_example:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|state.0000                                                                 ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.097      ; 3.651      ;
; 3.359 ; led_example:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; led_example:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|state.READ_SEND_ISSUE                                                      ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.097      ; 3.651      ;
; 3.359 ; led_example:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; led_example:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|command[2]                                                                 ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.100      ; 3.654      ;
; 3.359 ; led_example:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; led_example:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|address[4]                                                                 ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.100      ; 3.654      ;
; 3.359 ; led_example:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; led_example:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|address[3]                                                                 ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.100      ; 3.654      ;
; 3.359 ; led_example:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; led_example:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|state.READ_CMD_WAIT                                                        ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.097      ; 3.651      ;
; 3.359 ; led_example:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; led_example:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|out_startofpacket                                                          ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.097      ; 3.651      ;
; 3.359 ; led_example:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; led_example:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|counter[12]                                                                ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.100      ; 3.654      ;
; 3.359 ; led_example:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; led_example:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|state.GET_WRITE_DATA                                                       ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.099      ; 3.653      ;
; 3.359 ; led_example:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; led_example:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|current_byte[0]                                                            ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.099      ; 3.653      ;
; 3.359 ; led_example:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; led_example:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|counter[9]                                                                 ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.100      ; 3.654      ;
; 3.359 ; led_example:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; led_example:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|counter[15]                                                                ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.100      ; 3.654      ;
; 3.359 ; led_example:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; led_example:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|address[6]                                                                 ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.100      ; 3.654      ;
; 3.361 ; led_example:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; led_example:u0|altera_avalon_st_packets_to_bytes:packets_to_bytes|out_valid                                                                            ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.095      ; 3.651      ;
; 3.361 ; led_example:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; led_example:u0|altera_avalon_st_bytes_to_packets:bytes_to_packets|out_channel[2]                                                                       ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.101      ; 3.657      ;
; 3.361 ; led_example:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; led_example:u0|altera_avalon_st_bytes_to_packets:bytes_to_packets|out_channel[3]                                                                       ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.101      ; 3.657      ;
; 3.361 ; led_example:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; led_example:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|out_data[6]                                                                ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.100      ; 3.656      ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------+---------------------------------------------------------+--------------+------------+------------+


----------------------------------------------
; Slow 1200mV 0C Model Metastability Summary ;
----------------------------------------------
The design MTBF is not calculated because there are no specified synchronizers in the design.
Number of Synchronizer Chains Found: 1
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
Worst Case Available Settling Time: 164.180 ns




+----------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup Summary                                               ;
+---------------------------------------------------------+--------+---------------+
; Clock                                                   ; Slack  ; End Point TNS ;
+---------------------------------------------------------+--------+---------------+
; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 79.455 ; 0.000         ;
+---------------------------------------------------------+--------+---------------+


+---------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold Summary                                               ;
+---------------------------------------------------------+-------+---------------+
; Clock                                                   ; Slack ; End Point TNS ;
+---------------------------------------------------------+-------+---------------+
; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.147 ; 0.000         ;
+---------------------------------------------------------+-------+---------------+


+----------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery Summary                                            ;
+---------------------------------------------------------+--------+---------------+
; Clock                                                   ; Slack  ; End Point TNS ;
+---------------------------------------------------------+--------+---------------+
; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 81.224 ; 0.000         ;
+---------------------------------------------------------+--------+---------------+


+---------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal Summary                                            ;
+---------------------------------------------------------+-------+---------------+
; Clock                                                   ; Slack ; End Point TNS ;
+---------------------------------------------------------+-------+---------------+
; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.828 ; 0.000         ;
+---------------------------------------------------------+-------+---------------+


+----------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary                                 ;
+---------------------------------------------------------+--------+---------------+
; Clock                                                   ; Slack  ; End Point TNS ;
+---------------------------------------------------------+--------+---------------+
; CLK12M                                                  ; 41.081 ; 0.000         ;
; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 41.392 ; 0.000         ;
+---------------------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'PLL12M_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                          ;
+--------+---------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------+---------------------------------------------------------+---------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                             ; To Node                                                                                          ; Launch Clock                                            ; Latch Clock                                             ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------+---------------------------------------------------------+---------------------------------------------------------+--------------+------------+------------+
; 79.455 ; led_example:u0|altera_avalon_st_bytes_to_packets:bytes_to_packets|received_esc        ; led_example:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|counter[14]          ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.033     ; 3.832      ;
; 79.455 ; led_example:u0|altera_avalon_st_bytes_to_packets:bytes_to_packets|received_esc        ; led_example:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|counter[9]           ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.033     ; 3.832      ;
; 79.455 ; led_example:u0|altera_avalon_st_bytes_to_packets:bytes_to_packets|received_esc        ; led_example:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|counter[15]          ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.033     ; 3.832      ;
; 79.455 ; led_example:u0|altera_avalon_st_bytes_to_packets:bytes_to_packets|received_esc        ; led_example:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|counter[12]          ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.033     ; 3.832      ;
; 79.524 ; led_example:u0|altera_avalon_st_bytes_to_packets:bytes_to_packets|received_esc        ; led_example:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|counter[1]           ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.049     ; 3.747      ;
; 79.614 ; led_example:u0|altera_avalon_st_bytes_to_packets:bytes_to_packets|out_channel[3]      ; led_example:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|counter[14]          ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.036     ; 3.670      ;
; 79.614 ; led_example:u0|altera_avalon_st_bytes_to_packets:bytes_to_packets|out_channel[3]      ; led_example:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|counter[9]           ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.036     ; 3.670      ;
; 79.614 ; led_example:u0|altera_avalon_st_bytes_to_packets:bytes_to_packets|out_channel[3]      ; led_example:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|counter[12]          ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.036     ; 3.670      ;
; 79.614 ; led_example:u0|altera_avalon_st_bytes_to_packets:bytes_to_packets|out_channel[3]      ; led_example:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|counter[15]          ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.036     ; 3.670      ;
; 79.615 ; led_example:u0|altera_avalon_st_bytes_to_packets:bytes_to_packets|out_channel[2]      ; led_example:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|counter[14]          ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.036     ; 3.669      ;
; 79.615 ; led_example:u0|altera_avalon_st_bytes_to_packets:bytes_to_packets|out_channel[2]      ; led_example:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|counter[9]           ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.036     ; 3.669      ;
; 79.615 ; led_example:u0|altera_avalon_st_bytes_to_packets:bytes_to_packets|out_channel[2]      ; led_example:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|counter[12]          ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.036     ; 3.669      ;
; 79.615 ; led_example:u0|altera_avalon_st_bytes_to_packets:bytes_to_packets|out_channel[2]      ; led_example:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|counter[15]          ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.036     ; 3.669      ;
; 79.640 ; led_example:u0|altera_avalon_st_bytes_to_packets:bytes_to_packets|received_esc        ; led_example:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|counter[10]          ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.034     ; 3.646      ;
; 79.640 ; led_example:u0|altera_avalon_st_bytes_to_packets:bytes_to_packets|received_esc        ; led_example:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|counter[8]           ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.034     ; 3.646      ;
; 79.640 ; led_example:u0|altera_avalon_st_bytes_to_packets:bytes_to_packets|received_esc        ; led_example:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|counter[11]          ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.034     ; 3.646      ;
; 79.640 ; led_example:u0|altera_avalon_st_bytes_to_packets:bytes_to_packets|received_esc        ; led_example:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|counter[13]          ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.034     ; 3.646      ;
; 79.683 ; led_example:u0|altera_avalon_st_bytes_to_packets:bytes_to_packets|out_channel[3]      ; led_example:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|counter[1]           ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.052     ; 3.585      ;
; 79.684 ; led_example:u0|altera_avalon_st_bytes_to_packets:bytes_to_packets|out_channel[2]      ; led_example:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|counter[1]           ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.052     ; 3.584      ;
; 79.688 ; led_example:u0|altera_avalon_st_bytes_to_packets:bytes_to_packets|received_esc        ; led_example:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|out_data[1]          ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.034     ; 3.598      ;
; 79.688 ; led_example:u0|altera_avalon_st_bytes_to_packets:bytes_to_packets|received_esc        ; led_example:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|out_data[5]          ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.034     ; 3.598      ;
; 79.688 ; led_example:u0|altera_avalon_st_bytes_to_packets:bytes_to_packets|received_esc        ; led_example:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|out_data[2]          ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.034     ; 3.598      ;
; 79.688 ; led_example:u0|altera_avalon_st_bytes_to_packets:bytes_to_packets|received_esc        ; led_example:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|out_data[4]          ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.034     ; 3.598      ;
; 79.709 ; led_example:u0|altera_avalon_st_bytes_to_packets:bytes_to_packets|received_esc        ; led_example:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|counter[3]           ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.034     ; 3.577      ;
; 79.709 ; led_example:u0|altera_avalon_st_bytes_to_packets:bytes_to_packets|received_esc        ; led_example:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|counter[7]           ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.034     ; 3.577      ;
; 79.709 ; led_example:u0|altera_avalon_st_bytes_to_packets:bytes_to_packets|received_esc        ; led_example:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|counter[5]           ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.034     ; 3.577      ;
; 79.709 ; led_example:u0|altera_avalon_st_bytes_to_packets:bytes_to_packets|received_esc        ; led_example:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|counter[6]           ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.034     ; 3.577      ;
; 79.709 ; led_example:u0|altera_avalon_st_bytes_to_packets:bytes_to_packets|received_esc        ; led_example:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|counter[2]           ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.034     ; 3.577      ;
; 79.709 ; led_example:u0|altera_avalon_st_bytes_to_packets:bytes_to_packets|received_esc        ; led_example:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|counter[0]           ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.034     ; 3.577      ;
; 79.709 ; led_example:u0|altera_avalon_st_bytes_to_packets:bytes_to_packets|received_esc        ; led_example:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|counter[4]           ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.034     ; 3.577      ;
; 79.718 ; rx_fastserial:rx_lite|rx_data[7]                                                      ; led_example:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|counter[12]          ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.037     ; 3.565      ;
; 79.718 ; rx_fastserial:rx_lite|rx_data[7]                                                      ; led_example:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|counter[9]           ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.037     ; 3.565      ;
; 79.718 ; rx_fastserial:rx_lite|rx_data[7]                                                      ; led_example:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|counter[15]          ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.037     ; 3.565      ;
; 79.718 ; rx_fastserial:rx_lite|rx_data[7]                                                      ; led_example:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|counter[14]          ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.037     ; 3.565      ;
; 79.721 ; led_example:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|out_valid ; led_example:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|state.READ_CMD_WAIT  ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.038     ; 3.561      ;
; 79.729 ; led_example:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|out_valid ; led_example:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|out_data[1]          ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.035     ; 3.556      ;
; 79.729 ; led_example:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|out_valid ; led_example:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|out_data[2]          ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.035     ; 3.556      ;
; 79.729 ; led_example:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|out_valid ; led_example:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|out_data[4]          ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.035     ; 3.556      ;
; 79.729 ; led_example:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|out_valid ; led_example:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|out_data[5]          ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.035     ; 3.556      ;
; 79.732 ; led_example:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|out_valid ; led_example:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|state.READ_SEND_WAIT ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.038     ; 3.550      ;
; 79.737 ; led_example:u0|altera_avalon_st_bytes_to_packets:bytes_to_packets|out_channel[1]      ; led_example:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|counter[12]          ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.036     ; 3.547      ;
; 79.737 ; led_example:u0|altera_avalon_st_bytes_to_packets:bytes_to_packets|out_channel[1]      ; led_example:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|counter[15]          ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.036     ; 3.547      ;
; 79.737 ; led_example:u0|altera_avalon_st_bytes_to_packets:bytes_to_packets|out_channel[1]      ; led_example:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|counter[9]           ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.036     ; 3.547      ;
; 79.737 ; led_example:u0|altera_avalon_st_bytes_to_packets:bytes_to_packets|out_channel[1]      ; led_example:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|counter[14]          ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.036     ; 3.547      ;
; 79.746 ; led_example:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|out_valid ; led_example:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|counter[12]          ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.034     ; 3.540      ;
; 79.746 ; led_example:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|out_valid ; led_example:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|counter[15]          ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.034     ; 3.540      ;
; 79.746 ; led_example:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|out_valid ; led_example:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|counter[9]           ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.034     ; 3.540      ;
; 79.746 ; led_example:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|out_valid ; led_example:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|counter[14]          ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.034     ; 3.540      ;
; 79.752 ; led_example:u0|altera_avalon_st_bytes_to_packets:bytes_to_packets|out_channel[6]      ; led_example:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|counter[15]          ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.036     ; 3.532      ;
; 79.752 ; led_example:u0|altera_avalon_st_bytes_to_packets:bytes_to_packets|out_channel[6]      ; led_example:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|counter[9]           ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.036     ; 3.532      ;
; 79.752 ; led_example:u0|altera_avalon_st_bytes_to_packets:bytes_to_packets|out_channel[6]      ; led_example:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|counter[12]          ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.036     ; 3.532      ;
; 79.752 ; led_example:u0|altera_avalon_st_bytes_to_packets:bytes_to_packets|out_channel[6]      ; led_example:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|counter[14]          ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.036     ; 3.532      ;
; 79.753 ; led_example:u0|altera_avalon_st_bytes_to_packets:bytes_to_packets|out_channel[7]      ; led_example:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|counter[15]          ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.036     ; 3.531      ;
; 79.753 ; led_example:u0|altera_avalon_st_bytes_to_packets:bytes_to_packets|out_channel[7]      ; led_example:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|counter[9]           ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.036     ; 3.531      ;
; 79.753 ; led_example:u0|altera_avalon_st_bytes_to_packets:bytes_to_packets|out_channel[7]      ; led_example:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|counter[12]          ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.036     ; 3.531      ;
; 79.753 ; led_example:u0|altera_avalon_st_bytes_to_packets:bytes_to_packets|out_channel[7]      ; led_example:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|counter[14]          ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.036     ; 3.531      ;
; 79.758 ; led_example:u0|altera_avalon_st_bytes_to_packets:bytes_to_packets|out_channel[4]      ; led_example:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|counter[12]          ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.036     ; 3.526      ;
; 79.758 ; led_example:u0|altera_avalon_st_bytes_to_packets:bytes_to_packets|out_channel[4]      ; led_example:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|counter[9]           ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.036     ; 3.526      ;
; 79.758 ; led_example:u0|altera_avalon_st_bytes_to_packets:bytes_to_packets|out_channel[4]      ; led_example:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|counter[14]          ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.036     ; 3.526      ;
; 79.758 ; led_example:u0|altera_avalon_st_bytes_to_packets:bytes_to_packets|out_channel[4]      ; led_example:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|counter[15]          ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.036     ; 3.526      ;
; 79.787 ; rx_fastserial:rx_lite|rx_data[7]                                                      ; led_example:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|counter[1]           ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.053     ; 3.480      ;
; 79.799 ; led_example:u0|altera_avalon_st_bytes_to_packets:bytes_to_packets|out_channel[3]      ; led_example:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|counter[13]          ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.037     ; 3.484      ;
; 79.799 ; led_example:u0|altera_avalon_st_bytes_to_packets:bytes_to_packets|out_channel[3]      ; led_example:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|counter[11]          ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.037     ; 3.484      ;
; 79.799 ; led_example:u0|altera_avalon_st_bytes_to_packets:bytes_to_packets|out_channel[3]      ; led_example:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|counter[10]          ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.037     ; 3.484      ;
; 79.799 ; led_example:u0|altera_avalon_st_bytes_to_packets:bytes_to_packets|out_channel[3]      ; led_example:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|counter[8]           ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.037     ; 3.484      ;
; 79.800 ; led_example:u0|altera_avalon_st_bytes_to_packets:bytes_to_packets|out_channel[2]      ; led_example:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|counter[13]          ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.037     ; 3.483      ;
; 79.800 ; led_example:u0|altera_avalon_st_bytes_to_packets:bytes_to_packets|out_channel[2]      ; led_example:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|counter[11]          ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.037     ; 3.483      ;
; 79.800 ; led_example:u0|altera_avalon_st_bytes_to_packets:bytes_to_packets|out_channel[2]      ; led_example:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|counter[10]          ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.037     ; 3.483      ;
; 79.800 ; led_example:u0|altera_avalon_st_bytes_to_packets:bytes_to_packets|out_channel[2]      ; led_example:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|counter[8]           ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.037     ; 3.483      ;
; 79.806 ; led_example:u0|altera_avalon_st_bytes_to_packets:bytes_to_packets|out_channel[1]      ; led_example:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|counter[1]           ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.052     ; 3.462      ;
; 79.808 ; led_example:u0|altera_avalon_st_bytes_to_packets:bytes_to_packets|received_esc        ; led_example:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|out_data[6]          ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.034     ; 3.478      ;
; 79.808 ; led_example:u0|altera_avalon_st_bytes_to_packets:bytes_to_packets|received_esc        ; led_example:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|out_data[3]          ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.034     ; 3.478      ;
; 79.808 ; led_example:u0|altera_avalon_st_bytes_to_packets:bytes_to_packets|received_esc        ; led_example:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|out_data[0]          ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.034     ; 3.478      ;
; 79.815 ; led_example:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|out_valid ; led_example:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|counter[1]           ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.050     ; 3.455      ;
; 79.821 ; led_example:u0|altera_avalon_st_bytes_to_packets:bytes_to_packets|out_channel[6]      ; led_example:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|counter[1]           ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.052     ; 3.447      ;
; 79.822 ; led_example:u0|altera_avalon_st_bytes_to_packets:bytes_to_packets|out_channel[7]      ; led_example:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|counter[1]           ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.052     ; 3.446      ;
; 79.827 ; led_example:u0|altera_avalon_st_bytes_to_packets:bytes_to_packets|out_channel[4]      ; led_example:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|counter[1]           ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.052     ; 3.441      ;
; 79.847 ; led_example:u0|altera_avalon_st_bytes_to_packets:bytes_to_packets|out_channel[3]      ; led_example:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|out_data[1]          ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.037     ; 3.436      ;
; 79.847 ; led_example:u0|altera_avalon_st_bytes_to_packets:bytes_to_packets|out_channel[3]      ; led_example:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|out_data[5]          ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.037     ; 3.436      ;
; 79.847 ; led_example:u0|altera_avalon_st_bytes_to_packets:bytes_to_packets|out_channel[3]      ; led_example:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|out_data[4]          ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.037     ; 3.436      ;
; 79.847 ; led_example:u0|altera_avalon_st_bytes_to_packets:bytes_to_packets|out_channel[3]      ; led_example:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|out_data[2]          ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.037     ; 3.436      ;
; 79.848 ; led_example:u0|altera_avalon_st_bytes_to_packets:bytes_to_packets|out_channel[2]      ; led_example:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|out_data[1]          ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.037     ; 3.435      ;
; 79.848 ; led_example:u0|altera_avalon_st_bytes_to_packets:bytes_to_packets|out_channel[2]      ; led_example:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|out_data[5]          ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.037     ; 3.435      ;
; 79.848 ; led_example:u0|altera_avalon_st_bytes_to_packets:bytes_to_packets|out_channel[2]      ; led_example:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|out_data[4]          ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.037     ; 3.435      ;
; 79.848 ; led_example:u0|altera_avalon_st_bytes_to_packets:bytes_to_packets|out_channel[2]      ; led_example:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|out_data[2]          ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.037     ; 3.435      ;
; 79.849 ; led_example:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|out_valid ; led_example:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|out_data[6]          ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.035     ; 3.436      ;
; 79.849 ; led_example:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|out_valid ; led_example:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|out_data[3]          ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.035     ; 3.436      ;
; 79.849 ; led_example:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|out_valid ; led_example:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|out_data[0]          ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.035     ; 3.436      ;
; 79.868 ; led_example:u0|altera_avalon_st_bytes_to_packets:bytes_to_packets|out_channel[3]      ; led_example:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|counter[5]           ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.037     ; 3.415      ;
; 79.868 ; led_example:u0|altera_avalon_st_bytes_to_packets:bytes_to_packets|out_channel[3]      ; led_example:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|counter[7]           ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.037     ; 3.415      ;
; 79.868 ; led_example:u0|altera_avalon_st_bytes_to_packets:bytes_to_packets|out_channel[3]      ; led_example:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|counter[0]           ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.037     ; 3.415      ;
; 79.868 ; led_example:u0|altera_avalon_st_bytes_to_packets:bytes_to_packets|out_channel[3]      ; led_example:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|counter[2]           ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.037     ; 3.415      ;
; 79.868 ; led_example:u0|altera_avalon_st_bytes_to_packets:bytes_to_packets|out_channel[3]      ; led_example:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|counter[6]           ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.037     ; 3.415      ;
; 79.868 ; led_example:u0|altera_avalon_st_bytes_to_packets:bytes_to_packets|out_channel[3]      ; led_example:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|counter[3]           ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.037     ; 3.415      ;
; 79.868 ; led_example:u0|altera_avalon_st_bytes_to_packets:bytes_to_packets|out_channel[3]      ; led_example:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|counter[4]           ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.037     ; 3.415      ;
; 79.869 ; led_example:u0|altera_avalon_st_bytes_to_packets:bytes_to_packets|out_channel[2]      ; led_example:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|counter[5]           ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.037     ; 3.414      ;
; 79.869 ; led_example:u0|altera_avalon_st_bytes_to_packets:bytes_to_packets|out_channel[2]      ; led_example:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|counter[7]           ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.037     ; 3.414      ;
; 79.869 ; led_example:u0|altera_avalon_st_bytes_to_packets:bytes_to_packets|out_channel[2]      ; led_example:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|counter[0]           ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.037     ; 3.414      ;
; 79.869 ; led_example:u0|altera_avalon_st_bytes_to_packets:bytes_to_packets|out_channel[2]      ; led_example:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|counter[2]           ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.037     ; 3.414      ;
; 79.869 ; led_example:u0|altera_avalon_st_bytes_to_packets:bytes_to_packets|out_channel[2]      ; led_example:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|counter[6]           ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.037     ; 3.414      ;
+--------+---------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------+---------------------------------------------------------+---------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'PLL12M_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                           ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------+---------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                           ; To Node                                                                                                                                             ; Launch Clock                                            ; Latch Clock                                             ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------+---------------------------------------------------------+--------------+------------+------------+
; 0.147 ; led_example:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|writedata[20]                                                           ; led_example:u0|apa102_led:blinkt_led_0|altsyncram:leds_rtl_0|altsyncram_5ml1:auto_generated|ram_block1a0~porta_datain_reg0                          ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.221      ; 0.472      ;
; 0.150 ; led_example:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|writedata[16]                                                           ; led_example:u0|apa102_led:blinkt_led_0|altsyncram:leds_rtl_0|altsyncram_5ml1:auto_generated|ram_block1a0~porta_datain_reg0                          ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.221      ; 0.475      ;
; 0.150 ; led_example:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|writedata[21]                                                           ; led_example:u0|apa102_led:blinkt_led_0|altsyncram:leds_rtl_0|altsyncram_5ml1:auto_generated|ram_block1a0~porta_datain_reg0                          ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.221      ; 0.475      ;
; 0.150 ; led_example:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|writedata[25]                                                           ; led_example:u0|apa102_led:blinkt_led_0|altsyncram:leds_rtl_0|altsyncram_5ml1:auto_generated|ram_block1a0~porta_datain_reg0                          ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.221      ; 0.475      ;
; 0.151 ; led_example:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|writedata[15]                                                           ; led_example:u0|apa102_led:blinkt_led_0|altsyncram:leds_rtl_0|altsyncram_5ml1:auto_generated|ram_block1a0~porta_datain_reg0                          ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.221      ; 0.476      ;
; 0.151 ; led_example:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|writedata[10]                                                           ; led_example:u0|apa102_led:blinkt_led_0|altsyncram:leds_rtl_0|altsyncram_5ml1:auto_generated|ram_block1a0~porta_datain_reg0                          ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.221      ; 0.476      ;
; 0.151 ; led_example:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|writedata[14]                                                           ; led_example:u0|apa102_led:blinkt_led_0|altsyncram:leds_rtl_0|altsyncram_5ml1:auto_generated|ram_block1a0~porta_datain_reg0                          ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.221      ; 0.476      ;
; 0.153 ; led_example:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|writedata[0]                                                            ; led_example:u0|apa102_led:blinkt_led_0|altsyncram:leds_rtl_0|altsyncram_5ml1:auto_generated|ram_block1a0~porta_datain_reg0                          ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.221      ; 0.478      ;
; 0.153 ; led_example:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|writedata[17]                                                           ; led_example:u0|apa102_led:blinkt_led_0|altsyncram:leds_rtl_0|altsyncram_5ml1:auto_generated|ram_block1a0~porta_datain_reg0                          ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.221      ; 0.478      ;
; 0.153 ; led_example:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|writedata[13]                                                           ; led_example:u0|apa102_led:blinkt_led_0|altsyncram:leds_rtl_0|altsyncram_5ml1:auto_generated|ram_block1a0~porta_datain_reg0                          ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.221      ; 0.478      ;
; 0.154 ; led_example:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|writedata[9]                                                            ; led_example:u0|apa102_led:blinkt_led_0|altsyncram:leds_rtl_0|altsyncram_5ml1:auto_generated|ram_block1a0~porta_datain_reg0                          ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.221      ; 0.479      ;
; 0.157 ; led_example:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|writedata[28]                                                           ; led_example:u0|apa102_led:blinkt_led_0|altsyncram:leds_rtl_0|altsyncram_5ml1:auto_generated|ram_block1a0~porta_datain_reg0                          ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.221      ; 0.482      ;
; 0.158 ; led_example:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|writedata[19]                                                           ; led_example:u0|apa102_led:blinkt_led_0|altsyncram:leds_rtl_0|altsyncram_5ml1:auto_generated|ram_block1a0~porta_datain_reg0                          ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.221      ; 0.483      ;
; 0.158 ; led_example:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|writedata[23]                                                           ; led_example:u0|apa102_led:blinkt_led_0|altsyncram:leds_rtl_0|altsyncram_5ml1:auto_generated|ram_block1a0~porta_datain_reg0                          ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.221      ; 0.483      ;
; 0.158 ; led_example:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|writedata[12]                                                           ; led_example:u0|apa102_led:blinkt_led_0|altsyncram:leds_rtl_0|altsyncram_5ml1:auto_generated|ram_block1a0~porta_datain_reg0                          ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.221      ; 0.483      ;
; 0.159 ; led_example:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|writedata[24]                                                           ; led_example:u0|apa102_led:blinkt_led_0|altsyncram:leds_rtl_0|altsyncram_5ml1:auto_generated|ram_block1a0~porta_datain_reg0                          ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.221      ; 0.484      ;
; 0.159 ; led_example:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|writedata[22]                                                           ; led_example:u0|apa102_led:blinkt_led_0|altsyncram:leds_rtl_0|altsyncram_5ml1:auto_generated|ram_block1a0~porta_datain_reg0                          ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.221      ; 0.484      ;
; 0.160 ; led_example:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|writedata[3]                                                            ; led_example:u0|apa102_led:blinkt_led_0|altsyncram:leds_rtl_0|altsyncram_5ml1:auto_generated|ram_block1a0~porta_datain_reg0                          ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.221      ; 0.485      ;
; 0.161 ; led_example:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|writedata[5]                                                            ; led_example:u0|apa102_led:blinkt_led_0|altsyncram:leds_rtl_0|altsyncram_5ml1:auto_generated|ram_block1a0~porta_datain_reg0                          ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.221      ; 0.486      ;
; 0.163 ; led_example:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|writedata[1]                                                            ; led_example:u0|apa102_led:blinkt_led_0|altsyncram:leds_rtl_0|altsyncram_5ml1:auto_generated|ram_block1a0~porta_datain_reg0                          ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.221      ; 0.488      ;
; 0.165 ; led_example:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|writedata[18]                                                           ; led_example:u0|apa102_led:blinkt_led_0|altsyncram:leds_rtl_0|altsyncram_5ml1:auto_generated|ram_block1a0~porta_datain_reg0                          ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.221      ; 0.490      ;
; 0.165 ; led_example:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|writedata[11]                                                           ; led_example:u0|apa102_led:blinkt_led_0|altsyncram:leds_rtl_0|altsyncram_5ml1:auto_generated|ram_block1a0~porta_datain_reg0                          ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.221      ; 0.490      ;
; 0.167 ; led_example:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|writedata[26]                                                           ; led_example:u0|apa102_led:blinkt_led_0|altsyncram:leds_rtl_0|altsyncram_5ml1:auto_generated|ram_block1a0~porta_datain_reg0                          ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.221      ; 0.492      ;
; 0.169 ; led_example:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|writedata[8]                                                            ; led_example:u0|apa102_led:blinkt_led_0|altsyncram:leds_rtl_0|altsyncram_5ml1:auto_generated|ram_block1a0~porta_datain_reg0                          ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.221      ; 0.494      ;
; 0.186 ; rx_fastserial:rx_lite|state[1]                                                                                                                      ; rx_fastserial:rx_lite|state[1]                                                                                                                      ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; rx_fastserial:rx_lite|state[2]                                                                                                                      ; rx_fastserial:rx_lite|state[2]                                                                                                                      ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; rx_fastserial:rx_lite|rx_ready                                                                                                                      ; rx_fastserial:rx_lite|rx_ready                                                                                                                      ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; led_example:u0|apa102_led:blinkt_led_0|led_data[17]                                                                                                 ; led_example:u0|apa102_led:blinkt_led_0|led_data[17]                                                                                                 ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; led_example:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|state.READ_CMD_WAIT                                                     ; led_example:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|state.READ_CMD_WAIT                                                     ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; led_example:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|state.READ_SEND_WAIT                                                    ; led_example:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|state.READ_SEND_WAIT                                                    ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; led_example:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|state.0000                                                              ; led_example:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|state.0000                                                              ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; led_example:u0|altera_avalon_st_packets_to_bytes:packets_to_bytes|sent_channel_char                                                                 ; led_example:u0|altera_avalon_st_packets_to_bytes:packets_to_bytes|sent_channel_char                                                                 ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; led_example:u0|apa102_led:blinkt_led_0|led_data[29]                                                                                                 ; led_example:u0|apa102_led:blinkt_led_0|led_data[29]                                                                                                 ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; led_example:u0|apa102_led:blinkt_led_0|led_data[30]                                                                                                 ; led_example:u0|apa102_led:blinkt_led_0|led_data[30]                                                                                                 ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; led_example:u0|altera_avalon_st_packets_to_bytes:packets_to_bytes|out_valid                                                                         ; led_example:u0|altera_avalon_st_packets_to_bytes:packets_to_bytes|out_valid                                                                         ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; rx_fastserial:rx_lite|state[3]                                                                                                                      ; rx_fastserial:rx_lite|state[3]                                                                                                                      ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.187 ; led_example:u0|apa102_led:blinkt_led_0|serial_tx:tx|state.IDLE                                                                                      ; led_example:u0|apa102_led:blinkt_led_0|serial_tx:tx|state.IDLE                                                                                      ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; led_example:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|state.GET_ADDR4                                                         ; led_example:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|state.GET_ADDR4                                                         ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; led_example:u0|apa102_led:blinkt_led_0|serial_tx:tx|serial_clk                                                                                      ; led_example:u0|apa102_led:blinkt_led_0|serial_tx:tx|serial_clk                                                                                      ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; led_example:u0|apa102_led:blinkt_led_0|serial_tx:tx|num_bits[3]                                                                                     ; led_example:u0|apa102_led:blinkt_led_0|serial_tx:tx|num_bits[3]                                                                                     ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; led_example:u0|apa102_led:blinkt_led_0|serial_tx:tx|num_bits[0]                                                                                     ; led_example:u0|apa102_led:blinkt_led_0|serial_tx:tx|num_bits[0]                                                                                     ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; led_example:u0|apa102_led:blinkt_led_0|serial_tx:tx|num_bits[1]                                                                                     ; led_example:u0|apa102_led:blinkt_led_0|serial_tx:tx|num_bits[1]                                                                                     ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; led_example:u0|apa102_led:blinkt_led_0|serial_tx:tx|num_bits[2]                                                                                     ; led_example:u0|apa102_led:blinkt_led_0|serial_tx:tx|num_bits[2]                                                                                     ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; led_example:u0|apa102_led:blinkt_led_0|serial_tx:tx|num_bits[4]                                                                                     ; led_example:u0|apa102_led:blinkt_led_0|serial_tx:tx|num_bits[4]                                                                                     ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; led_example:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|state.GET_ADDR3                                                         ; led_example:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|state.GET_ADDR3                                                         ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; led_example:u0|led_example_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:master_avalon_master_limiter|has_pending_responses     ; led_example:u0|led_example_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:master_avalon_master_limiter|has_pending_responses     ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; led_example:u0|apa102_led:blinkt_led_0|serial_tx:tx|num_bits[5]                                                                                     ; led_example:u0|apa102_led:blinkt_led_0|serial_tx:tx|num_bits[5]                                                                                     ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; led_example:u0|apa102_led:blinkt_led_0|serial_tx:tx|num_bits[6]                                                                                     ; led_example:u0|apa102_led:blinkt_led_0|serial_tx:tx|num_bits[6]                                                                                     ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; led_example:u0|apa102_led:blinkt_led_0|state.INIT                                                                                                   ; led_example:u0|apa102_led:blinkt_led_0|state.INIT                                                                                                   ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; led_example:u0|apa102_led:blinkt_led_0|led_data[28]                                                                                                 ; led_example:u0|apa102_led:blinkt_led_0|led_data[28]                                                                                                 ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; led_example:u0|apa102_led:blinkt_led_0|led_data[26]                                                                                                 ; led_example:u0|apa102_led:blinkt_led_0|led_data[26]                                                                                                 ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; led_example:u0|apa102_led:blinkt_led_0|led_data[25]                                                                                                 ; led_example:u0|apa102_led:blinkt_led_0|led_data[25]                                                                                                 ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; led_example:u0|apa102_led:blinkt_led_0|serial_tx:tx|num_bits[7]                                                                                     ; led_example:u0|apa102_led:blinkt_led_0|serial_tx:tx|num_bits[7]                                                                                     ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; led_example:u0|apa102_led:blinkt_led_0|led_data[24]                                                                                                 ; led_example:u0|apa102_led:blinkt_led_0|led_data[24]                                                                                                 ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; led_example:u0|apa102_led:blinkt_led_0|led_data[22]                                                                                                 ; led_example:u0|apa102_led:blinkt_led_0|led_data[22]                                                                                                 ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; led_example:u0|apa102_led:blinkt_led_0|serial_tx:tx|state.DONE                                                                                      ; led_example:u0|apa102_led:blinkt_led_0|serial_tx:tx|state.DONE                                                                                      ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; led_example:u0|apa102_led:blinkt_led_0|led_data[20]                                                                                                 ; led_example:u0|apa102_led:blinkt_led_0|led_data[20]                                                                                                 ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; led_example:u0|apa102_led:blinkt_led_0|led_data[18]                                                                                                 ; led_example:u0|apa102_led:blinkt_led_0|led_data[18]                                                                                                 ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; led_example:u0|apa102_led:blinkt_led_0|led_data[15]                                                                                                 ; led_example:u0|apa102_led:blinkt_led_0|led_data[15]                                                                                                 ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; led_example:u0|apa102_led:blinkt_led_0|led_data[14]                                                                                                 ; led_example:u0|apa102_led:blinkt_led_0|led_data[14]                                                                                                 ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; led_example:u0|apa102_led:blinkt_led_0|led_data[12]                                                                                                 ; led_example:u0|apa102_led:blinkt_led_0|led_data[12]                                                                                                 ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; led_example:u0|apa102_led:blinkt_led_0|led_data[11]                                                                                                 ; led_example:u0|apa102_led:blinkt_led_0|led_data[11]                                                                                                 ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; led_example:u0|apa102_led:blinkt_led_0|led_data[6]                                                                                                  ; led_example:u0|apa102_led:blinkt_led_0|led_data[6]                                                                                                  ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; led_example:u0|apa102_led:blinkt_led_0|led_data[2]                                                                                                  ; led_example:u0|apa102_led:blinkt_led_0|led_data[2]                                                                                                  ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; led_example:u0|apa102_led:blinkt_led_0|led_data[1]                                                                                                  ; led_example:u0|apa102_led:blinkt_led_0|led_data[1]                                                                                                  ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; led_example:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|state.GET_ADDR2                                                         ; led_example:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|state.GET_ADDR2                                                         ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; led_example:u0|apa102_led:blinkt_led_0|led_data[3]                                                                                                  ; led_example:u0|apa102_led:blinkt_led_0|led_data[3]                                                                                                  ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; led_example:u0|apa102_led:blinkt_led_0|led_data[4]                                                                                                  ; led_example:u0|apa102_led:blinkt_led_0|led_data[4]                                                                                                  ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; led_example:u0|led_example_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:simple_led_0_avs_s0_agent_rsp_fifo|mem_used[1]                 ; led_example:u0|led_example_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:simple_led_0_avs_s0_agent_rsp_fifo|mem_used[1]                 ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; led_example:u0|apa102_led:blinkt_led_0|led_data[7]                                                                                                  ; led_example:u0|apa102_led:blinkt_led_0|led_data[7]                                                                                                  ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; led_example:u0|apa102_led:blinkt_led_0|led_data[8]                                                                                                  ; led_example:u0|apa102_led:blinkt_led_0|led_data[8]                                                                                                  ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; led_example:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|state.WRITE_WAIT                                                        ; led_example:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|state.WRITE_WAIT                                                        ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; led_example:u0|apa102_led:blinkt_led_0|led_data[9]                                                                                                  ; led_example:u0|apa102_led:blinkt_led_0|led_data[9]                                                                                                  ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; led_example:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|current_byte[0]                                                         ; led_example:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|current_byte[0]                                                         ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; led_example:u0|apa102_led:blinkt_led_0|led_data[10]                                                                                                 ; led_example:u0|apa102_led:blinkt_led_0|led_data[10]                                                                                                 ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; led_example:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|state.GET_EXTRA                                                         ; led_example:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|state.GET_EXTRA                                                         ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; led_example:u0|led_example_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:master_avalon_master_limiter|pending_response_count[0] ; led_example:u0|led_example_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:master_avalon_master_limiter|pending_response_count[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; led_example:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|state.GET_SIZE1                                                         ; led_example:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|state.GET_SIZE1                                                         ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; led_example:u0|led_example_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:simple_led_0_avs_s0_agent_rsp_fifo|mem[1][103]                 ; led_example:u0|led_example_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:simple_led_0_avs_s0_agent_rsp_fifo|mem[1][103]                 ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; led_example:u0|apa102_led:blinkt_led_0|led_data[13]                                                                                                 ; led_example:u0|apa102_led:blinkt_led_0|led_data[13]                                                                                                 ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; led_example:u0|led_example_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:simple_led_0_avs_s0_agent_rsp_fifo|mem_used[0]                 ; led_example:u0|led_example_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:simple_led_0_avs_s0_agent_rsp_fifo|mem_used[0]                 ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; led_example:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|state.GET_SIZE2                                                         ; led_example:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|state.GET_SIZE2                                                         ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; led_example:u0|led_example_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:simple_led_0_avs_s0_agent_rsp_fifo|mem[0][103]                 ; led_example:u0|led_example_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:simple_led_0_avs_s0_agent_rsp_fifo|mem[0][103]                 ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; led_example:u0|led_example_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:blinkt_led_0_avs_s0_agent_rsp_fifo|mem[1][103]                 ; led_example:u0|led_example_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:blinkt_led_0_avs_s0_agent_rsp_fifo|mem[1][103]                 ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; led_example:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|state.GET_ADDR1                                                         ; led_example:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|state.GET_ADDR1                                                         ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; led_example:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|read                                                                    ; led_example:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|read                                                                    ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; led_example:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|last_trans                                                              ; led_example:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|last_trans                                                              ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; led_example:u0|led_example_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:blinkt_led_0_avs_s0_agent_rsp_fifo|mem_used[0]                 ; led_example:u0|led_example_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:blinkt_led_0_avs_s0_agent_rsp_fifo|mem_used[0]                 ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; led_example:u0|apa102_led:blinkt_led_0|led_data[16]                                                                                                 ; led_example:u0|apa102_led:blinkt_led_0|led_data[16]                                                                                                 ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; led_example:u0|led_example_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:blinkt_led_0_avs_s0_agent_rsp_fifo|mem_used[1]                 ; led_example:u0|led_example_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:blinkt_led_0_avs_s0_agent_rsp_fifo|mem_used[1]                 ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; led_example:u0|apa102_led:blinkt_led_0|led_data[19]                                                                                                 ; led_example:u0|apa102_led:blinkt_led_0|led_data[19]                                                                                                 ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; led_example:u0|apa102_led:blinkt_led_0|serial_tx:tx|state.START                                                                                     ; led_example:u0|apa102_led:blinkt_led_0|serial_tx:tx|state.START                                                                                     ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; led_example:u0|apa102_led:blinkt_led_0|led_data[21]                                                                                                 ; led_example:u0|apa102_led:blinkt_led_0|led_data[21]                                                                                                 ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; led_example:u0|altera_avalon_st_packets_to_bytes:packets_to_bytes|stored_channel[0]                                                                 ; led_example:u0|altera_avalon_st_packets_to_bytes:packets_to_bytes|stored_channel[0]                                                                 ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; led_example:u0|altera_avalon_st_packets_to_bytes:packets_to_bytes|sent_sop                                                                          ; led_example:u0|altera_avalon_st_packets_to_bytes:packets_to_bytes|sent_sop                                                                          ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; led_example:u0|apa102_led:blinkt_led_0|led_data[23]                                                                                                 ; led_example:u0|apa102_led:blinkt_led_0|led_data[23]                                                                                                 ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; led_example:u0|apa102_led:blinkt_led_0|led_data[27]                                                                                                 ; led_example:u0|apa102_led:blinkt_led_0|led_data[27]                                                                                                 ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; led_example:u0|altera_avalon_st_packets_to_bytes:packets_to_bytes|sent_esc                                                                          ; led_example:u0|altera_avalon_st_packets_to_bytes:packets_to_bytes|sent_esc                                                                          ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; led_example:u0|altera_avalon_st_packets_to_bytes:packets_to_bytes|sent_eop                                                                          ; led_example:u0|altera_avalon_st_packets_to_bytes:packets_to_bytes|sent_eop                                                                          ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; led_example:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|write                                                                   ; led_example:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|write                                                                   ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------+---------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'PLL12M_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------+---------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                ; To Node                                                                                                                                                ; Launch Clock                                            ; Latch Clock                                             ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------+---------------------------------------------------------+--------------+------------+------------+
; 81.224 ; led_example:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; led_example:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|out_valid                                                                  ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.042     ; 2.054      ;
; 81.224 ; led_example:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; led_example:u0|altera_avalon_st_packets_to_bytes:packets_to_bytes|out_valid                                                                            ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.046     ; 2.050      ;
; 81.224 ; led_example:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; led_example:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|out_data[6]                                                                ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.041     ; 2.055      ;
; 81.224 ; led_example:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; led_example:u0|altera_avalon_st_bytes_to_packets:bytes_to_packets|out_startofpacket                                                                    ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.043     ; 2.053      ;
; 81.224 ; led_example:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; led_example:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|state.READ_SEND_WAIT                                                       ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.044     ; 2.052      ;
; 81.224 ; led_example:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; led_example:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|out_data[4]                                                                ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.041     ; 2.055      ;
; 81.224 ; led_example:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; led_example:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|command[7]                                                                 ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.040     ; 2.056      ;
; 81.224 ; led_example:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; led_example:u0|led_example_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:simple_led_0_avs_s0_translator|read_latency_shift_reg[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.045     ; 2.051      ;
; 81.224 ; led_example:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; led_example:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|out_data[3]                                                                ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.041     ; 2.055      ;
; 81.224 ; led_example:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; led_example:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|counter[5]                                                                 ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.041     ; 2.055      ;
; 81.224 ; led_example:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; led_example:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|counter[11]                                                                ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.041     ; 2.055      ;
; 81.224 ; led_example:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; led_example:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|counter[8]                                                                 ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.041     ; 2.055      ;
; 81.224 ; led_example:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; led_example:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|command[6]                                                                 ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.040     ; 2.056      ;
; 81.224 ; led_example:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; led_example:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|write                                                                      ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.045     ; 2.051      ;
; 81.224 ; led_example:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; led_example:u0|led_example_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:blinkt_led_0_avs_s0_translator|read_latency_shift_reg[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.045     ; 2.051      ;
; 81.224 ; led_example:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; led_example:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|counter[10]                                                                ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.041     ; 2.055      ;
; 81.224 ; led_example:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; led_example:u0|altera_avalon_st_bytes_to_packets:bytes_to_packets|out_channel[3]                                                                       ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.040     ; 2.056      ;
; 81.224 ; led_example:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; led_example:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|command[5]                                                                 ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.040     ; 2.056      ;
; 81.224 ; led_example:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; led_example:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|command[3]                                                                 ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.040     ; 2.056      ;
; 81.224 ; led_example:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; led_example:u0|altera_avalon_st_bytes_to_packets:bytes_to_packets|out_channel[1]                                                                       ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.040     ; 2.056      ;
; 81.224 ; led_example:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; led_example:u0|altera_avalon_st_packets_to_bytes:packets_to_bytes|sent_channel                                                                         ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.040     ; 2.056      ;
; 81.224 ; led_example:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; led_example:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|out_data[7]                                                                ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.042     ; 2.054      ;
; 81.224 ; led_example:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; led_example:u0|led_example_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:simple_led_0_avs_s0_agent_rsp_fifo|mem_used[1]                    ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.045     ; 2.051      ;
; 81.224 ; led_example:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; led_example:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|state.RETURN_PACKET                                                        ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.043     ; 2.053      ;
; 81.224 ; led_example:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; led_example:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|command[0]                                                                 ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.040     ; 2.056      ;
; 81.224 ; led_example:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; led_example:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|counter[7]                                                                 ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.041     ; 2.055      ;
; 81.224 ; led_example:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; led_example:u0|altera_avalon_st_bytes_to_packets:bytes_to_packets|out_channel[4]                                                                       ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.040     ; 2.056      ;
; 81.224 ; led_example:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; led_example:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|counter[6]                                                                 ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.041     ; 2.055      ;
; 81.224 ; led_example:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; led_example:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|counter[4]                                                                 ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.041     ; 2.055      ;
; 81.224 ; led_example:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; led_example:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|counter[2]                                                                 ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.041     ; 2.055      ;
; 81.224 ; led_example:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; led_example:u0|altera_avalon_st_bytes_to_packets:bytes_to_packets|out_channel[5]                                                                       ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.040     ; 2.056      ;
; 81.224 ; led_example:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; led_example:u0|altera_avalon_st_bytes_to_packets:bytes_to_packets|out_channel[2]                                                                       ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.040     ; 2.056      ;
; 81.224 ; led_example:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; led_example:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|counter[13]                                                                ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.041     ; 2.055      ;
; 81.224 ; led_example:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; led_example:u0|altera_avalon_st_bytes_to_packets:bytes_to_packets|out_channel[6]                                                                       ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.040     ; 2.056      ;
; 81.224 ; led_example:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; led_example:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|command[4]                                                                 ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.040     ; 2.056      ;
; 81.224 ; led_example:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; led_example:u0|altera_avalon_st_packets_to_bytes:packets_to_bytes|out_data[1]                                                                          ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.041     ; 2.055      ;
; 81.224 ; led_example:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; led_example:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|counter[0]                                                                 ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.041     ; 2.055      ;
; 81.224 ; led_example:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; led_example:u0|altera_avalon_st_packets_to_bytes:packets_to_bytes|out_data[5]                                                                          ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.041     ; 2.055      ;
; 81.224 ; led_example:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; led_example:u0|altera_avalon_st_packets_to_bytes:packets_to_bytes|out_data[6]                                                                          ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.041     ; 2.055      ;
; 81.224 ; led_example:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; led_example:u0|altera_avalon_st_packets_to_bytes:packets_to_bytes|out_data[4]                                                                          ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.041     ; 2.055      ;
; 81.224 ; led_example:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; led_example:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|state.READ_ASSERT                                                          ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.044     ; 2.052      ;
; 81.224 ; led_example:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; led_example:u0|led_example_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:master_avalon_master_limiter|pending_response_count[0]    ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.045     ; 2.051      ;
; 81.224 ; led_example:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; led_example:u0|altera_avalon_st_packets_to_bytes:packets_to_bytes|out_data[2]                                                                          ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.041     ; 2.055      ;
; 81.224 ; led_example:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; led_example:u0|altera_avalon_st_packets_to_bytes:packets_to_bytes|out_data[3]                                                                          ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.041     ; 2.055      ;
; 81.224 ; led_example:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; led_example:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|state.READ_CMD_WAIT                                                        ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.044     ; 2.052      ;
; 81.224 ; led_example:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; led_example:u0|altera_avalon_st_bytes_to_packets:bytes_to_packets|out_channel[7]                                                                       ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.040     ; 2.056      ;
; 81.224 ; led_example:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; led_example:u0|led_example_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:blinkt_led_0_avs_s0_agent_rsp_fifo|mem[0][103]                    ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.045     ; 2.051      ;
; 81.224 ; led_example:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; led_example:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|current_byte[1]                                                            ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.042     ; 2.054      ;
; 81.224 ; led_example:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; led_example:u0|altera_avalon_st_packets_to_bytes:packets_to_bytes|out_data[0]                                                                          ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.041     ; 2.055      ;
; 81.224 ; led_example:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; led_example:u0|led_example_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:master_avalon_master_limiter|has_pending_responses        ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.045     ; 2.051      ;
; 81.224 ; led_example:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; led_example:u0|altera_avalon_st_packets_to_bytes:packets_to_bytes|out_data[7]                                                                          ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.041     ; 2.055      ;
; 81.224 ; led_example:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; led_example:u0|led_example_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:simple_led_0_avs_s0_agent_rsp_fifo|mem[1][103]                    ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.045     ; 2.051      ;
; 81.224 ; led_example:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; led_example:u0|led_example_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:master_avalon_master_limiter|last_channel[1]              ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.045     ; 2.051      ;
; 81.224 ; led_example:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; led_example:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|counter[3]                                                                 ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.041     ; 2.055      ;
; 81.224 ; led_example:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; led_example:u0|led_example_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:master_avalon_master_agent|hold_waitrequest                  ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.045     ; 2.051      ;
; 81.224 ; led_example:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; led_example:u0|altera_avalon_st_bytes_to_packets:bytes_to_packets|out_channel[0]                                                                       ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.040     ; 2.056      ;
; 81.224 ; led_example:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; led_example:u0|led_example_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:simple_led_0_avs_s0_agent_rsp_fifo|mem_used[0]                    ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.045     ; 2.051      ;
; 81.224 ; led_example:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; led_example:u0|led_example_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:blinkt_led_0_avs_s0_agent_rsp_fifo|mem[1][103]                    ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.045     ; 2.051      ;
; 81.224 ; led_example:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; led_example:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|state.READ_SEND_ISSUE                                                      ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.044     ; 2.052      ;
; 81.224 ; led_example:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; led_example:u0|altera_avalon_st_packets_to_bytes:packets_to_bytes|sent_channel_char                                                                    ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.041     ; 2.055      ;
; 81.224 ; led_example:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; led_example:u0|altera_avalon_st_packets_to_bytes:packets_to_bytes|sent_sop                                                                             ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.040     ; 2.056      ;
; 81.224 ; led_example:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; led_example:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|current_byte[0]                                                            ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.042     ; 2.054      ;
; 81.224 ; led_example:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; led_example:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|command[1]                                                                 ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.040     ; 2.056      ;
; 81.224 ; led_example:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; led_example:u0|led_example_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:simple_led_0_avs_s0_agent_rsp_fifo|mem[0][103]                    ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.045     ; 2.051      ;
; 81.224 ; led_example:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; led_example:u0|altera_avalon_st_packets_to_bytes:packets_to_bytes|stored_channel[0]                                                                    ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.040     ; 2.056      ;
; 81.224 ; led_example:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; led_example:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|out_data[5]                                                                ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.041     ; 2.055      ;
; 81.224 ; led_example:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; led_example:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|state.GET_WRITE_DATA                                                       ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.042     ; 2.054      ;
; 81.224 ; led_example:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; led_example:u0|altera_avalon_st_bytes_to_packets:bytes_to_packets|out_endofpacket                                                                      ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.043     ; 2.053      ;
; 81.224 ; led_example:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; led_example:u0|led_example_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:blinkt_led_0_avs_s0_agent_rsp_fifo|mem_used[1]                    ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.045     ; 2.051      ;
; 81.224 ; led_example:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; led_example:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|out_data[1]                                                                ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.041     ; 2.055      ;
; 81.224 ; led_example:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; led_example:u0|led_example_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:master_avalon_master_limiter|last_dest_id[0]              ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.045     ; 2.051      ;
; 81.224 ; led_example:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; led_example:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|out_data[2]                                                                ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.041     ; 2.055      ;
; 81.224 ; led_example:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; led_example:u0|altera_avalon_st_bytes_to_packets:bytes_to_packets|received_channel                                                                     ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.043     ; 2.053      ;
; 81.224 ; led_example:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; led_example:u0|altera_avalon_st_packets_to_bytes:packets_to_bytes|sent_esc                                                                             ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.040     ; 2.056      ;
; 81.224 ; led_example:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; led_example:u0|altera_avalon_st_packets_to_bytes:packets_to_bytes|sent_eop                                                                             ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.040     ; 2.056      ;
; 81.224 ; led_example:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; led_example:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|state.0000                                                                 ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.044     ; 2.052      ;
; 81.224 ; led_example:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; led_example:u0|altera_avalon_st_bytes_to_packets:bytes_to_packets|received_esc                                                                         ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.043     ; 2.053      ;
; 81.224 ; led_example:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; led_example:u0|led_example_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:blinkt_led_0_avs_s0_agent_rsp_fifo|mem_used[0]                    ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.045     ; 2.051      ;
; 81.224 ; led_example:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; led_example:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|out_data[0]                                                                ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.041     ; 2.055      ;
; 81.224 ; led_example:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; led_example:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|out_endofpacket                                                            ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.044     ; 2.052      ;
; 81.225 ; led_example:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; led_example:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|state.GET_ADDR1                                                            ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.043     ; 2.052      ;
; 81.225 ; led_example:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; led_example:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|state.GET_ADDR3                                                            ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.043     ; 2.052      ;
; 81.225 ; led_example:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; led_example:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|last_trans                                                                 ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.043     ; 2.052      ;
; 81.225 ; led_example:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; led_example:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|counter[14]                                                                ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.040     ; 2.055      ;
; 81.225 ; led_example:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; led_example:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|counter[15]                                                                ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.040     ; 2.055      ;
; 81.225 ; led_example:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; led_example:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|address[6]                                                                 ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.040     ; 2.055      ;
; 81.225 ; led_example:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; led_example:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|counter[9]                                                                 ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.040     ; 2.055      ;
; 81.225 ; led_example:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; led_example:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|counter[12]                                                                ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.040     ; 2.055      ;
; 81.225 ; led_example:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; led_example:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|in_ready_0                                                                 ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.043     ; 2.052      ;
; 81.225 ; led_example:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; led_example:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|state.GET_ADDR4                                                            ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.043     ; 2.052      ;
; 81.225 ; led_example:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; led_example:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|state.READ_DATA_WAIT                                                       ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.043     ; 2.052      ;
; 81.225 ; led_example:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; led_example:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|read                                                                       ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.043     ; 2.052      ;
; 81.225 ; led_example:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; led_example:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|state.GET_ADDR2                                                            ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.043     ; 2.052      ;
; 81.225 ; led_example:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; led_example:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|address[5]                                                                 ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.040     ; 2.055      ;
; 81.225 ; led_example:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; led_example:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|address[4]                                                                 ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.040     ; 2.055      ;
; 81.225 ; led_example:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; led_example:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|address[2]                                                                 ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.040     ; 2.055      ;
; 81.225 ; led_example:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; led_example:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|address[3]                                                                 ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.040     ; 2.055      ;
; 81.225 ; led_example:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; led_example:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|state.WRITE_WAIT                                                           ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.043     ; 2.052      ;
; 81.225 ; led_example:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; led_example:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|state.GET_EXTRA                                                            ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.043     ; 2.052      ;
; 81.225 ; led_example:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; led_example:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|command[2]                                                                 ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.040     ; 2.055      ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------+---------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'PLL12M_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                             ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------+---------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                ; To Node                                                                                                                                             ; Launch Clock                                            ; Latch Clock                                             ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------+---------------------------------------------------------+--------------+------------+------------+
; 0.828 ; led_example:u0|apa102_led:blinkt_led_0|serial_tx:tx|i_sclk_reset                                                                         ; led_example:u0|apa102_led:blinkt_led_0|serial_tx:tx|simple_divider:sclk_divider|counter[10]                                                         ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.950      ;
; 0.828 ; led_example:u0|apa102_led:blinkt_led_0|serial_tx:tx|i_sclk_reset                                                                         ; led_example:u0|apa102_led:blinkt_led_0|serial_tx:tx|simple_divider:sclk_divider|counter[9]                                                          ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.950      ;
; 0.828 ; led_example:u0|apa102_led:blinkt_led_0|serial_tx:tx|i_sclk_reset                                                                         ; led_example:u0|apa102_led:blinkt_led_0|serial_tx:tx|simple_divider:sclk_divider|counter[6]                                                          ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.950      ;
; 0.828 ; led_example:u0|apa102_led:blinkt_led_0|serial_tx:tx|i_sclk_reset                                                                         ; led_example:u0|apa102_led:blinkt_led_0|serial_tx:tx|simple_divider:sclk_divider|counter[2]                                                          ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.950      ;
; 0.828 ; led_example:u0|apa102_led:blinkt_led_0|serial_tx:tx|i_sclk_reset                                                                         ; led_example:u0|apa102_led:blinkt_led_0|serial_tx:tx|simple_divider:sclk_divider|counter[0]                                                          ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.950      ;
; 0.828 ; led_example:u0|apa102_led:blinkt_led_0|serial_tx:tx|i_sclk_reset                                                                         ; led_example:u0|apa102_led:blinkt_led_0|serial_tx:tx|simple_divider:sclk_divider|counter[4]                                                          ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.950      ;
; 0.828 ; led_example:u0|apa102_led:blinkt_led_0|serial_tx:tx|i_sclk_reset                                                                         ; led_example:u0|apa102_led:blinkt_led_0|serial_tx:tx|simple_divider:sclk_divider|counter[5]                                                          ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.950      ;
; 0.828 ; led_example:u0|apa102_led:blinkt_led_0|serial_tx:tx|i_sclk_reset                                                                         ; led_example:u0|apa102_led:blinkt_led_0|serial_tx:tx|simple_divider:sclk_divider|counter[7]                                                          ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.950      ;
; 0.828 ; led_example:u0|apa102_led:blinkt_led_0|serial_tx:tx|i_sclk_reset                                                                         ; led_example:u0|apa102_led:blinkt_led_0|serial_tx:tx|simple_divider:sclk_divider|counter[8]                                                          ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.950      ;
; 0.828 ; led_example:u0|apa102_led:blinkt_led_0|serial_tx:tx|i_sclk_reset                                                                         ; led_example:u0|apa102_led:blinkt_led_0|serial_tx:tx|simple_divider:sclk_divider|counter[11]                                                         ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.950      ;
; 0.846 ; led_example:u0|apa102_led:blinkt_led_0|serial_tx:tx|i_sclk_reset                                                                         ; led_example:u0|apa102_led:blinkt_led_0|serial_tx:tx|simple_divider:sclk_divider|counter[3]                                                          ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.967      ;
; 0.846 ; led_example:u0|apa102_led:blinkt_led_0|serial_tx:tx|i_sclk_reset                                                                         ; led_example:u0|apa102_led:blinkt_led_0|serial_tx:tx|simple_divider:sclk_divider|counter[21]                                                         ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.967      ;
; 0.846 ; led_example:u0|apa102_led:blinkt_led_0|serial_tx:tx|i_sclk_reset                                                                         ; led_example:u0|apa102_led:blinkt_led_0|serial_tx:tx|simple_divider:sclk_divider|counter[20]                                                         ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.967      ;
; 0.846 ; led_example:u0|apa102_led:blinkt_led_0|serial_tx:tx|i_sclk_reset                                                                         ; led_example:u0|apa102_led:blinkt_led_0|serial_tx:tx|simple_divider:sclk_divider|counter[1]                                                          ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.967      ;
; 0.846 ; led_example:u0|apa102_led:blinkt_led_0|serial_tx:tx|i_sclk_reset                                                                         ; led_example:u0|apa102_led:blinkt_led_0|serial_tx:tx|simple_divider:sclk_divider|counter[15]                                                         ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.967      ;
; 0.846 ; led_example:u0|apa102_led:blinkt_led_0|serial_tx:tx|i_sclk_reset                                                                         ; led_example:u0|apa102_led:blinkt_led_0|serial_tx:tx|simple_divider:sclk_divider|div_clk                                                             ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.967      ;
; 0.846 ; led_example:u0|apa102_led:blinkt_led_0|serial_tx:tx|i_sclk_reset                                                                         ; led_example:u0|apa102_led:blinkt_led_0|serial_tx:tx|simple_divider:sclk_divider|counter[22]                                                         ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.967      ;
; 0.846 ; led_example:u0|apa102_led:blinkt_led_0|serial_tx:tx|i_sclk_reset                                                                         ; led_example:u0|apa102_led:blinkt_led_0|serial_tx:tx|simple_divider:sclk_divider|counter[14]                                                         ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.967      ;
; 0.846 ; led_example:u0|apa102_led:blinkt_led_0|serial_tx:tx|i_sclk_reset                                                                         ; led_example:u0|apa102_led:blinkt_led_0|serial_tx:tx|simple_divider:sclk_divider|counter[17]                                                         ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.967      ;
; 0.846 ; led_example:u0|apa102_led:blinkt_led_0|serial_tx:tx|i_sclk_reset                                                                         ; led_example:u0|apa102_led:blinkt_led_0|serial_tx:tx|simple_divider:sclk_divider|counter[19]                                                         ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.967      ;
; 0.846 ; led_example:u0|apa102_led:blinkt_led_0|serial_tx:tx|i_sclk_reset                                                                         ; led_example:u0|apa102_led:blinkt_led_0|serial_tx:tx|simple_divider:sclk_divider|counter[18]                                                         ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.967      ;
; 0.846 ; led_example:u0|apa102_led:blinkt_led_0|serial_tx:tx|i_sclk_reset                                                                         ; led_example:u0|apa102_led:blinkt_led_0|serial_tx:tx|simple_divider:sclk_divider|counter[23]                                                         ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.967      ;
; 0.846 ; led_example:u0|apa102_led:blinkt_led_0|serial_tx:tx|i_sclk_reset                                                                         ; led_example:u0|apa102_led:blinkt_led_0|serial_tx:tx|simple_divider:sclk_divider|counter[13]                                                         ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.967      ;
; 0.846 ; led_example:u0|apa102_led:blinkt_led_0|serial_tx:tx|i_sclk_reset                                                                         ; led_example:u0|apa102_led:blinkt_led_0|serial_tx:tx|simple_divider:sclk_divider|counter[12]                                                         ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.967      ;
; 0.846 ; led_example:u0|apa102_led:blinkt_led_0|serial_tx:tx|i_sclk_reset                                                                         ; led_example:u0|apa102_led:blinkt_led_0|serial_tx:tx|simple_divider:sclk_divider|counter[16]                                                         ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.967      ;
; 1.709 ; led_example:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; led_example:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|out_data[3]                                                             ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.052      ; 1.845      ;
; 1.709 ; led_example:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; led_example:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|state.GET_ADDR4                                                         ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.049      ; 1.842      ;
; 1.709 ; led_example:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; led_example:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|state.READ_SEND_WAIT                                                    ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.049      ; 1.842      ;
; 1.709 ; led_example:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; led_example:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|last_trans                                                              ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.049      ; 1.842      ;
; 1.709 ; led_example:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; led_example:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|out_data[4]                                                             ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.051      ; 1.844      ;
; 1.709 ; led_example:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; led_example:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|state.GET_ADDR1                                                         ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.049      ; 1.842      ;
; 1.709 ; led_example:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; led_example:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|address[6]                                                              ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.052      ; 1.845      ;
; 1.709 ; led_example:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; led_example:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|counter[12]                                                             ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.052      ; 1.845      ;
; 1.709 ; led_example:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; led_example:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|counter[9]                                                              ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.052      ; 1.845      ;
; 1.709 ; led_example:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; led_example:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|counter[10]                                                             ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.052      ; 1.845      ;
; 1.709 ; led_example:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; led_example:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|read                                                                    ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.049      ; 1.842      ;
; 1.709 ; led_example:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; led_example:u0|altera_avalon_st_packets_to_bytes:packets_to_bytes|out_data[7]                                                                       ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.052      ; 1.845      ;
; 1.709 ; led_example:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; led_example:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|state.READ_ASSERT                                                       ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.049      ; 1.842      ;
; 1.709 ; led_example:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; led_example:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|counter[8]                                                              ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.052      ; 1.845      ;
; 1.709 ; led_example:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; led_example:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|write                                                                   ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.047      ; 1.840      ;
; 1.709 ; led_example:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; led_example:u0|altera_avalon_st_packets_to_bytes:packets_to_bytes|out_data[0]                                                                       ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.052      ; 1.845      ;
; 1.709 ; led_example:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; led_example:u0|led_example_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:master_avalon_master_limiter|pending_response_count[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.047      ; 1.840      ;
; 1.709 ; led_example:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; led_example:u0|led_example_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:master_avalon_master_limiter|last_channel[1]           ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.047      ; 1.840      ;
; 1.709 ; led_example:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; led_example:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|counter[2]                                                              ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.052      ; 1.845      ;
; 1.709 ; led_example:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; led_example:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|state.READ_CMD_WAIT                                                     ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.049      ; 1.842      ;
; 1.709 ; led_example:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; led_example:u0|altera_avalon_st_packets_to_bytes:packets_to_bytes|out_data[5]                                                                       ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.052      ; 1.845      ;
; 1.709 ; led_example:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; led_example:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|state.GET_ADDR3                                                         ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.049      ; 1.842      ;
; 1.709 ; led_example:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; led_example:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|address[5]                                                              ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.052      ; 1.845      ;
; 1.709 ; led_example:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; led_example:u0|altera_avalon_st_packets_to_bytes:packets_to_bytes|out_data[6]                                                                       ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.052      ; 1.845      ;
; 1.709 ; led_example:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; led_example:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|counter[3]                                                              ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.052      ; 1.845      ;
; 1.709 ; led_example:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; led_example:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|counter[15]                                                             ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.052      ; 1.845      ;
; 1.709 ; led_example:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; led_example:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|counter[0]                                                              ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.052      ; 1.845      ;
; 1.709 ; led_example:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; led_example:u0|altera_avalon_st_packets_to_bytes:packets_to_bytes|out_valid                                                                         ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.047      ; 1.840      ;
; 1.709 ; led_example:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; led_example:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|in_ready_0                                                              ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.049      ; 1.842      ;
; 1.709 ; led_example:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; led_example:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|counter[7]                                                              ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.052      ; 1.845      ;
; 1.709 ; led_example:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; led_example:u0|altera_avalon_st_packets_to_bytes:packets_to_bytes|sent_channel                                                                      ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.052      ; 1.845      ;
; 1.709 ; led_example:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; led_example:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|out_data[6]                                                             ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.052      ; 1.845      ;
; 1.709 ; led_example:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; led_example:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|counter[6]                                                              ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.052      ; 1.845      ;
; 1.709 ; led_example:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; led_example:u0|altera_avalon_st_packets_to_bytes:packets_to_bytes|out_data[1]                                                                       ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.052      ; 1.845      ;
; 1.709 ; led_example:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; led_example:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|state.WRITE_WAIT                                                        ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.049      ; 1.842      ;
; 1.709 ; led_example:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; led_example:u0|altera_avalon_st_packets_to_bytes:packets_to_bytes|out_data[3]                                                                       ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.052      ; 1.845      ;
; 1.709 ; led_example:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; led_example:u0|altera_avalon_st_packets_to_bytes:packets_to_bytes|stored_channel[0]                                                                 ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.052      ; 1.845      ;
; 1.709 ; led_example:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; led_example:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|counter[5]                                                              ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.052      ; 1.845      ;
; 1.709 ; led_example:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; led_example:u0|altera_avalon_st_packets_to_bytes:packets_to_bytes|out_data[4]                                                                       ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.052      ; 1.845      ;
; 1.709 ; led_example:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; led_example:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|state.GET_ADDR2                                                         ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.049      ; 1.842      ;
; 1.709 ; led_example:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; led_example:u0|altera_avalon_st_packets_to_bytes:packets_to_bytes|out_data[2]                                                                       ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.052      ; 1.845      ;
; 1.709 ; led_example:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; led_example:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|address[4]                                                              ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.052      ; 1.845      ;
; 1.709 ; led_example:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; led_example:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|state.GET_EXTRA                                                         ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.049      ; 1.842      ;
; 1.709 ; led_example:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; led_example:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|state.READ_DATA_WAIT                                                    ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.049      ; 1.842      ;
; 1.709 ; led_example:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; led_example:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|counter[13]                                                             ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.052      ; 1.845      ;
; 1.709 ; led_example:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; led_example:u0|led_example_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:master_avalon_master_limiter|has_pending_responses     ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.047      ; 1.840      ;
; 1.709 ; led_example:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; led_example:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|state.GET_SIZE1                                                         ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.049      ; 1.842      ;
; 1.709 ; led_example:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; led_example:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|address[3]                                                              ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.052      ; 1.845      ;
; 1.709 ; led_example:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; led_example:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|command[2]                                                              ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.052      ; 1.845      ;
; 1.709 ; led_example:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; led_example:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|counter[11]                                                             ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.052      ; 1.845      ;
; 1.709 ; led_example:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; led_example:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|out_startofpacket                                                       ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.049      ; 1.842      ;
; 1.709 ; led_example:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; led_example:u0|altera_avalon_st_packets_to_bytes:packets_to_bytes|sent_channel_char                                                                 ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.052      ; 1.845      ;
; 1.709 ; led_example:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; led_example:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|state.GET_SIZE2                                                         ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.049      ; 1.842      ;
; 1.709 ; led_example:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; led_example:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|out_endofpacket                                                         ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.049      ; 1.842      ;
; 1.709 ; led_example:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; led_example:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|out_data[2]                                                             ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.051      ; 1.844      ;
; 1.709 ; led_example:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; led_example:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|out_data[5]                                                             ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.051      ; 1.844      ;
; 1.709 ; led_example:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; led_example:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|counter[14]                                                             ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.052      ; 1.845      ;
; 1.709 ; led_example:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; led_example:u0|altera_avalon_st_packets_to_bytes:packets_to_bytes|sent_sop                                                                          ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.052      ; 1.845      ;
; 1.709 ; led_example:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; led_example:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|state.0000                                                              ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.049      ; 1.842      ;
; 1.709 ; led_example:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; led_example:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|out_data[1]                                                             ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.051      ; 1.844      ;
; 1.709 ; led_example:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; led_example:u0|altera_avalon_st_packets_to_bytes:packets_to_bytes|sent_esc                                                                          ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.052      ; 1.845      ;
; 1.709 ; led_example:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; led_example:u0|led_example_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:master_avalon_master_limiter|last_dest_id[0]           ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.047      ; 1.840      ;
; 1.709 ; led_example:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; led_example:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|out_data[0]                                                             ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.052      ; 1.845      ;
; 1.709 ; led_example:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; led_example:u0|altera_avalon_st_packets_to_bytes:packets_to_bytes|sent_eop                                                                          ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.052      ; 1.845      ;
; 1.709 ; led_example:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; led_example:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|first_trans                                                             ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.049      ; 1.842      ;
; 1.709 ; led_example:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; led_example:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|counter[4]                                                              ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.052      ; 1.845      ;
; 1.709 ; led_example:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; led_example:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|state.READ_SEND_ISSUE                                                   ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.049      ; 1.842      ;
; 1.709 ; led_example:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; led_example:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|address[2]                                                              ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.052      ; 1.845      ;
; 1.710 ; led_example:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; led_example:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|out_valid                                                               ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.050      ; 1.844      ;
; 1.710 ; led_example:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; led_example:u0|altera_avalon_st_bytes_to_packets:bytes_to_packets|out_startofpacket                                                                 ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.049      ; 1.843      ;
; 1.710 ; led_example:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; led_example:u0|led_example_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:blinkt_led_0_avs_s0_agent_rsp_fifo|mem_used[1]                 ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.047      ; 1.841      ;
; 1.710 ; led_example:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; led_example:u0|led_example_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:simple_led_0_avs_s0_agent_rsp_fifo|mem[0][103]                 ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.047      ; 1.841      ;
; 1.710 ; led_example:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; led_example:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|command[1]                                                              ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.052      ; 1.846      ;
; 1.710 ; led_example:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; led_example:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|state.GET_WRITE_DATA                                                    ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.050      ; 1.844      ;
; 1.710 ; led_example:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; led_example:u0|altera_avalon_packets_to_master:master|packets_to_master:p2m|command[6]                                                              ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.052      ; 1.846      ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------+---------------------------------------------------------+--------------+------------+------------+


----------------------------------------------
; Fast 1200mV 0C Model Metastability Summary ;
----------------------------------------------
The design MTBF is not calculated because there are no specified synchronizers in the design.
Number of Synchronizer Chains Found: 1
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
Worst Case Available Settling Time: 165.454 ns




+----------------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                                  ;
+----------------------------------------------------------+--------+-------+----------+---------+---------------------+
; Clock                                                    ; Setup  ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+----------------------------------------------------------+--------+-------+----------+---------+---------------------+
; Worst-case Slack                                         ; 74.525 ; 0.147 ; 78.882   ; 0.828   ; 41.081              ;
;  CLK12M                                                  ; N/A    ; N/A   ; N/A      ; N/A     ; 41.081              ;
;  PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 74.525 ; 0.147 ; 78.882   ; 0.828   ; 41.309              ;
; Design-wide TNS                                          ; 0.0    ; 0.0   ; 0.0      ; 0.0     ; 0.0                 ;
;  CLK12M                                                  ; N/A    ; N/A   ; N/A      ; N/A     ; 0.000               ;
;  PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000  ; 0.000 ; 0.000    ; 0.000   ; 0.000               ;
+----------------------------------------------------------+--------+-------+----------+---------+---------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin           ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; BDBUS0        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; BDBUS1        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; BDBUS4        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; AIN0          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; AIN1          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; AIN2          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; AIN3          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; AIN4          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; AIN5          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; AIN6          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED[0]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED[1]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED[2]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED[3]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED[4]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED[5]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED[6]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED[7]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; D0            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; D1            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; D2            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; D3            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; D4            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; D5            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~ ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; USER_BTN                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SEN_INT1                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SEN_INT2                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SEN_SDI                 ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SEN_SDO                 ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SEN_SPC                 ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SEN_CS                  ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; BDBUS5                  ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; BDBUS3                  ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; CLK12M                  ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; BDBUS2                  ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_DATA0~          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; BDBUS0        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; BDBUS1        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; BDBUS4        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; AIN0          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; AIN1          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; AIN2          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; AIN3          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; AIN4          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; AIN5          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; AIN6          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; LED[0]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; LED[1]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; LED[2]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; LED[3]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; LED[4]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; LED[5]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; LED[6]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; LED[7]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; D0            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.12 V              ; -0.0818 V           ; 0.205 V                              ; 0.244 V                              ; 8.86e-10 s                  ; 6.56e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.12 V             ; -0.0818 V          ; 0.205 V                             ; 0.244 V                             ; 8.86e-10 s                 ; 6.56e-10 s                 ; No                        ; No                        ;
; D1            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.12 V              ; -0.0818 V           ; 0.205 V                              ; 0.244 V                              ; 8.86e-10 s                  ; 6.56e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.12 V             ; -0.0818 V          ; 0.205 V                             ; 0.244 V                             ; 8.86e-10 s                 ; 6.56e-10 s                 ; No                        ; No                        ;
; D2            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.12 V              ; -0.0818 V           ; 0.205 V                              ; 0.244 V                              ; 8.86e-10 s                  ; 6.56e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.12 V             ; -0.0818 V          ; 0.205 V                             ; 0.244 V                             ; 8.86e-10 s                 ; 6.56e-10 s                 ; No                        ; No                        ;
; D3            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.12 V              ; -0.0818 V           ; 0.205 V                              ; 0.244 V                              ; 8.86e-10 s                  ; 6.56e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.12 V             ; -0.0818 V          ; 0.205 V                             ; 0.244 V                             ; 8.86e-10 s                 ; 6.56e-10 s                 ; No                        ; No                        ;
; D4            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.12 V              ; -0.0818 V           ; 0.205 V                              ; 0.244 V                              ; 8.86e-10 s                  ; 6.56e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.12 V             ; -0.0818 V          ; 0.205 V                             ; 0.244 V                             ; 8.86e-10 s                 ; 6.56e-10 s                 ; No                        ; No                        ;
; D5            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.12 V              ; -0.0818 V           ; 0.205 V                              ; 0.244 V                              ; 8.86e-10 s                  ; 6.56e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.12 V             ; -0.0818 V          ; 0.205 V                             ; 0.244 V                             ; 8.86e-10 s                 ; 6.56e-10 s                 ; No                        ; No                        ;
; ~ALTERA_DCLK~ ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.51e-09 V                   ; 3.18 V              ; -0.157 V            ; 0.147 V                              ; 0.259 V                              ; 2.81e-10 s                  ; 2.53e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.51e-09 V                  ; 3.18 V             ; -0.157 V           ; 0.147 V                             ; 0.259 V                             ; 2.81e-10 s                 ; 2.53e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.57e-09 V                   ; 2.37 V              ; -0.00683 V          ; 0.171 V                              ; 0.018 V                              ; 4.97e-10 s                  ; 6.66e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.57e-09 V                  ; 2.37 V             ; -0.00683 V         ; 0.171 V                             ; 0.018 V                             ; 4.97e-10 s                 ; 6.66e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; BDBUS0        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; BDBUS1        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; BDBUS4        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; AIN0          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; AIN1          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; AIN2          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; AIN3          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; AIN4          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; AIN5          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; AIN6          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; LED[0]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; LED[1]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; LED[2]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; LED[3]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; LED[4]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; LED[5]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; LED[6]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; LED[7]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; D0            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0469 V           ; 0.191 V                              ; 0.215 V                              ; 1.08e-09 s                  ; 8.62e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0469 V          ; 0.191 V                             ; 0.215 V                             ; 1.08e-09 s                 ; 8.62e-10 s                 ; Yes                       ; No                        ;
; D1            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0469 V           ; 0.191 V                              ; 0.215 V                              ; 1.08e-09 s                  ; 8.62e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0469 V          ; 0.191 V                             ; 0.215 V                             ; 1.08e-09 s                 ; 8.62e-10 s                 ; Yes                       ; No                        ;
; D2            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0469 V           ; 0.191 V                              ; 0.215 V                              ; 1.08e-09 s                  ; 8.62e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0469 V          ; 0.191 V                             ; 0.215 V                             ; 1.08e-09 s                 ; 8.62e-10 s                 ; Yes                       ; No                        ;
; D3            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0469 V           ; 0.191 V                              ; 0.215 V                              ; 1.08e-09 s                  ; 8.62e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0469 V          ; 0.191 V                             ; 0.215 V                             ; 1.08e-09 s                 ; 8.62e-10 s                 ; Yes                       ; No                        ;
; D4            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0469 V           ; 0.191 V                              ; 0.215 V                              ; 1.08e-09 s                  ; 8.62e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0469 V          ; 0.191 V                             ; 0.215 V                             ; 1.08e-09 s                 ; 8.62e-10 s                 ; Yes                       ; No                        ;
; D5            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0469 V           ; 0.191 V                              ; 0.215 V                              ; 1.08e-09 s                  ; 8.62e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0469 V          ; 0.191 V                             ; 0.215 V                             ; 1.08e-09 s                 ; 8.62e-10 s                 ; Yes                       ; No                        ;
; ~ALTERA_DCLK~ ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.6e-07 V                    ; 3.13 V              ; -0.103 V            ; 0.165 V                              ; 0.134 V                              ; 3.14e-10 s                  ; 4.05e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.6e-07 V                   ; 3.13 V             ; -0.103 V           ; 0.165 V                             ; 0.134 V                             ; 3.14e-10 s                 ; 4.05e-10 s                 ; Yes                       ; No                        ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.54e-07 V                   ; 2.34 V              ; -0.00774 V          ; 0.109 V                              ; 0.026 V                              ; 6.58e-10 s                  ; 8.24e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.54e-07 V                  ; 2.34 V             ; -0.00774 V         ; 0.109 V                             ; 0.026 V                             ; 6.58e-10 s                 ; 8.24e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; BDBUS0        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; BDBUS1        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; BDBUS4        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; AIN0          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; AIN1          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; AIN2          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; AIN3          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; AIN4          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; AIN5          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; AIN6          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; LED[0]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; LED[1]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; LED[2]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; LED[3]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; LED[4]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; LED[5]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; LED[6]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; LED[7]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; D0            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; D1            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; D2            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; D3            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; D4            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; D5            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; ~ALTERA_DCLK~ ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 6.54e-08 V                   ; 3.66 V              ; -0.26 V             ; 0.41 V                               ; 0.32 V                               ; 1.57e-10 s                  ; 2.15e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 6.54e-08 V                  ; 3.66 V             ; -0.26 V            ; 0.41 V                              ; 0.32 V                              ; 1.57e-10 s                 ; 2.15e-10 s                 ; No                        ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.54e-08 V                   ; 2.7 V               ; -0.00943 V          ; 0.276 V                              ; 0.035 V                              ; 3.19e-10 s                  ; 4.99e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 3.54e-08 V                  ; 2.7 V              ; -0.00943 V         ; 0.276 V                             ; 0.035 V                             ; 3.19e-10 s                 ; 4.99e-10 s                 ; No                        ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                                               ;
+---------------------------------------------------------+---------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                              ; To Clock                                                ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+---------------------------------------------------------+---------------------------------------------------------+----------+----------+----------+----------+
; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 9777     ; 0        ; 0        ; 0        ;
+---------------------------------------------------------+---------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                                                ;
+---------------------------------------------------------+---------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                              ; To Clock                                                ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+---------------------------------------------------------+---------------------------------------------------------+----------+----------+----------+----------+
; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 9777     ; 0        ; 0        ; 0        ;
+---------------------------------------------------------+---------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Recovery Transfers                                                                                                                                            ;
+---------------------------------------------------------+---------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                              ; To Clock                                                ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+---------------------------------------------------------+---------------------------------------------------------+----------+----------+----------+----------+
; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 206      ; 0        ; 0        ; 0        ;
+---------------------------------------------------------+---------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removal Transfers                                                                                                                                             ;
+---------------------------------------------------------+---------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                              ; To Clock                                                ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+---------------------------------------------------------+---------------------------------------------------------+----------+----------+----------+----------+
; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; 206      ; 0        ; 0        ; 0        ;
+---------------------------------------------------------+---------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths Summary                    ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 2     ; 2    ;
; Unconstrained Input Port Paths  ; 2     ; 2    ;
; Unconstrained Output Ports      ; 18    ; 18   ;
; Unconstrained Output Port Paths ; 20    ; 20   ;
+---------------------------------+-------+------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Status Summary                                                                                                                        ;
+---------------------------------------------------------+---------------------------------------------------------+-----------+-------------+
; Target                                                  ; Clock                                                   ; Type      ; Status      ;
+---------------------------------------------------------+---------------------------------------------------------+-----------+-------------+
; CLK12M                                                  ; CLK12M                                                  ; Base      ; Constrained ;
; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] ; Generated ; Constrained ;
+---------------------------------------------------------+---------------------------------------------------------+-----------+-------------+


+---------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                         ;
+------------+--------------------------------------------------------------------------------------+
; Input Port ; Comment                                                                              ;
+------------+--------------------------------------------------------------------------------------+
; BDBUS2     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; BDBUS3     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+------------+--------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                          ;
+-------------+---------------------------------------------------------------------------------------+
; Output Port ; Comment                                                                               ;
+-------------+---------------------------------------------------------------------------------------+
; AIN0        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; AIN1        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; AIN2        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; AIN3        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; AIN4        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; AIN5        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; AIN6        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; BDBUS0      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; BDBUS1      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; D0          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LED[0]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LED[1]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LED[2]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LED[3]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LED[4]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LED[5]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LED[6]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LED[7]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+---------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                         ;
+------------+--------------------------------------------------------------------------------------+
; Input Port ; Comment                                                                              ;
+------------+--------------------------------------------------------------------------------------+
; BDBUS2     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; BDBUS3     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+------------+--------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                          ;
+-------------+---------------------------------------------------------------------------------------+
; Output Port ; Comment                                                                               ;
+-------------+---------------------------------------------------------------------------------------+
; AIN0        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; AIN1        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; AIN2        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; AIN3        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; AIN4        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; AIN5        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; AIN6        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; BDBUS0      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; BDBUS1      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; D0          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LED[0]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LED[1]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LED[2]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LED[3]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LED[4]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LED[5]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LED[6]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LED[7]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+---------------------------------------------------------------------------------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Timing Analyzer
    Info: Version 18.1.1 Build 646 04/11/2019 SJ Lite Edition
    Info: Processing started: Sun Aug  4 13:24:20 2019
Info: Command: quartus_sta example -c example
Info: qsta_default_script.tcl version: #1
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Info (332104): Reading SDC File: '/media/tcmichals/workingDiskHS/cyclone-10/cyc1000/github/cyc1000/example_project/db/ip/led_example/submodules/altera_reset_controller.sdc'
Info (332142): No user constrained generated clocks found in the design. Calling "derive_pll_clocks -create_base_clocks"
Info (332110): Deriving PLL clocks
    Info (332110): create_clock -period 83.333 -waveform {0.000 41.666} -name CLK12M CLK12M
    Info (332110): create_generated_clock -source {PLL12M_inst|altpll_component|auto_generated|pll1|inclk[0]} -duty_cycle 50.00 -name {PLL12M_inst|altpll_component|auto_generated|pll1|clk[0]} {PLL12M_inst|altpll_component|auto_generated|pll1|clk[0]}
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332096): The command derive_clocks did not find any clocks to derive.  No clocks were created or changed.
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info: Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Info (332146): Worst-case setup slack is 74.525
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    74.525               0.000 PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case hold slack is 0.420
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.420               0.000 PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case recovery slack is 78.882
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    78.882               0.000 PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case removal slack is 1.959
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     1.959               0.000 PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case minimum pulse width slack is 41.309
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    41.309               0.000 PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    41.518               0.000 CLK12M 
Info (332114): Report Metastability: Found 1 synchronizer chains.
    Info (332114): The design MTBF is not calculated because there are no specified synchronizers in the design.
    Info (332114): Number of Synchronizer Chains Found: 1
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
    Info (332114): Worst Case Available Settling Time: 163.912 ns
    Info (332114): 
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info (332146): Worst-case setup slack is 74.918
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    74.918               0.000 PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case hold slack is 0.401
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.401               0.000 PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case recovery slack is 79.237
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    79.237               0.000 PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case removal slack is 1.752
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     1.752               0.000 PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case minimum pulse width slack is 41.317
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    41.317               0.000 PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    41.516               0.000 CLK12M 
Info (332114): Report Metastability: Found 1 synchronizer chains.
    Info (332114): The design MTBF is not calculated because there are no specified synchronizers in the design.
    Info (332114): Number of Synchronizer Chains Found: 1
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
    Info (332114): Worst Case Available Settling Time: 164.180 ns
    Info (332114): 
Info: Analyzing Fast 1200mV 0C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info (332146): Worst-case setup slack is 79.455
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    79.455               0.000 PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case hold slack is 0.147
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.147               0.000 PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case recovery slack is 81.224
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    81.224               0.000 PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case removal slack is 0.828
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.828               0.000 PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case minimum pulse width slack is 41.081
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    41.081               0.000 CLK12M 
    Info (332119):    41.392               0.000 PLL12M_inst|altpll_component|auto_generated|pll1|clk[0] 
Info (332114): Report Metastability: Found 1 synchronizer chains.
    Info (332114): The design MTBF is not calculated because there are no specified synchronizers in the design.
    Info (332114): Number of Synchronizer Chains Found: 1
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
    Info (332114): Worst Case Available Settling Time: 165.454 ns
    Info (332114): 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus Prime Timing Analyzer was successful. 0 errors, 1 warning
    Info: Peak virtual memory: 855 megabytes
    Info: Processing ended: Sun Aug  4 13:24:21 2019
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:02


