{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1740532169224 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus Prime " "Running Quartus Prime Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition " "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1740532169225 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Feb 25 19:09:29 2025 " "Processing started: Tue Feb 25 19:09:29 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1740532169225 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1740532169225 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off DecodificadorBCD -c DecodificadorBCD --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off DecodificadorBCD -c DecodificadorBCD --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1740532169225 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Software" 0 -1 1740532169511 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "10 10 " "Parallel compilation is enabled and will use 10 of the 10 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1740532169511 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decodificadorbcd.v 1 1 " "Found 1 design units, including 1 entities, in source file decodificadorbcd.v" { { "Info" "ISGN_ENTITY_NAME" "1 DecodificadorBCD " "Found entity 1: DecodificadorBCD" {  } { { "DecodificadorBCD.v" "" { Text "C:/Users/dante/Practicas_FPGAs/BCD/DecodificadorBCD.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1740532176633 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1740532176633 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decodificadorbcd_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file decodificadorbcd_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DecodificadorBCD_tb " "Found entity 1: DecodificadorBCD_tb" {  } { { "DecodificadorBCD_tb.sv" "" { Text "C:/Users/dante/Practicas_FPGAs/BCD/DecodificadorBCD_tb.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1740532176634 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1740532176634 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder.v 1 1 " "Found 1 design units, including 1 entities, in source file decoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 Decoder " "Found entity 1: Decoder" {  } { { "Decoder.v" "" { Text "C:/Users/dante/Practicas_FPGAs/BCD/Decoder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1740532176635 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1740532176635 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "DecodificadorBCD " "Elaborating entity \"DecodificadorBCD\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Design Software" 0 -1 1740532176671 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 DecodificadorBCD.v(10) " "Verilog HDL assignment warning at DecodificadorBCD.v(10): truncated value with size 32 to match size of target (4)" {  } { { "DecodificadorBCD.v" "" { Text "C:/Users/dante/Practicas_FPGAs/BCD/DecodificadorBCD.v" 10 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1740532176671 "|DecodificadorBCD"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 DecodificadorBCD.v(11) " "Verilog HDL assignment warning at DecodificadorBCD.v(11): truncated value with size 32 to match size of target (4)" {  } { { "DecodificadorBCD.v" "" { Text "C:/Users/dante/Practicas_FPGAs/BCD/DecodificadorBCD.v" 11 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1740532176672 "|DecodificadorBCD"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 DecodificadorBCD.v(12) " "Verilog HDL assignment warning at DecodificadorBCD.v(12): truncated value with size 32 to match size of target (4)" {  } { { "DecodificadorBCD.v" "" { Text "C:/Users/dante/Practicas_FPGAs/BCD/DecodificadorBCD.v" 12 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1740532176672 "|DecodificadorBCD"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 DecodificadorBCD.v(13) " "Verilog HDL assignment warning at DecodificadorBCD.v(13): truncated value with size 32 to match size of target (4)" {  } { { "DecodificadorBCD.v" "" { Text "C:/Users/dante/Practicas_FPGAs/BCD/DecodificadorBCD.v" 13 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1740532176672 "|DecodificadorBCD"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Decoder Decoder:D1_inst " "Elaborating entity \"Decoder\" for hierarchy \"Decoder:D1_inst\"" {  } { { "DecodificadorBCD.v" "D1_inst" { Text "C:/Users/dante/Practicas_FPGAs/BCD/DecodificadorBCD.v" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1740532176672 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Elaboration 0 s 5 s Quartus Prime " "Quartus Prime Analysis & Elaboration was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4717 " "Peak virtual memory: 4717 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1740532176741 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Feb 25 19:09:36 2025 " "Processing ended: Tue Feb 25 19:09:36 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1740532176741 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1740532176741 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:23 " "Total CPU time (on all processors): 00:00:23" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1740532176741 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1740532176741 ""}
