
STM32F407VET6 UART2 UART3 Atollic.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00002b9c  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000001b4  08002d2c  08002d2c  00012d2c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM          00000008  08002ee0  08002ee0  00012ee0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .init_array   00000004  08002ee8  08002ee8  00012ee8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .fini_array   00000004  08002eec  08002eec  00012eec  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .data         0000006c  20000000  08002ef0  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .ccmram       00000000  10000000  10000000  0002006c  2**0
                  CONTENTS
  8 .bss          00000290  2000006c  2000006c  0002006c  2**2
                  ALLOC
  9 ._user_heap_stack 00006000  200002fc  200002fc  0002006c  2**0
                  ALLOC
 10 .ARM.attributes 00000030  00000000  00000000  0002006c  2**0
                  CONTENTS, READONLY
 11 .debug_info   0000e425  00000000  00000000  0002009c  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_abbrev 0000231e  00000000  00000000  0002e4c1  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_loc    00006c1b  00000000  00000000  000307df  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 000009f8  00000000  00000000  00037400  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 00000d58  00000000  00000000  00037df8  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_line   00004d98  00000000  00000000  00038b50  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_str    00003f0b  00000000  00000000  0003d8e8  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .comment      0000007c  00000000  00000000  000417f3  2**0
                  CONTENTS, READONLY
 19 .debug_frame  000024e4  00000000  00000000  00041870  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	2000006c 	.word	0x2000006c
 80001ac:	00000000 	.word	0x00000000
 80001b0:	08002d14 	.word	0x08002d14

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	20000070 	.word	0x20000070
 80001cc:	08002d14 	.word	0x08002d14

080001d0 <memchr>:
 80001d0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001d4:	2a10      	cmp	r2, #16
 80001d6:	db2b      	blt.n	8000230 <memchr+0x60>
 80001d8:	f010 0f07 	tst.w	r0, #7
 80001dc:	d008      	beq.n	80001f0 <memchr+0x20>
 80001de:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001e2:	3a01      	subs	r2, #1
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d02d      	beq.n	8000244 <memchr+0x74>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	b342      	cbz	r2, 8000240 <memchr+0x70>
 80001ee:	d1f6      	bne.n	80001de <memchr+0xe>
 80001f0:	b4f0      	push	{r4, r5, r6, r7}
 80001f2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80001f6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80001fa:	f022 0407 	bic.w	r4, r2, #7
 80001fe:	f07f 0700 	mvns.w	r7, #0
 8000202:	2300      	movs	r3, #0
 8000204:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000208:	3c08      	subs	r4, #8
 800020a:	ea85 0501 	eor.w	r5, r5, r1
 800020e:	ea86 0601 	eor.w	r6, r6, r1
 8000212:	fa85 f547 	uadd8	r5, r5, r7
 8000216:	faa3 f587 	sel	r5, r3, r7
 800021a:	fa86 f647 	uadd8	r6, r6, r7
 800021e:	faa5 f687 	sel	r6, r5, r7
 8000222:	b98e      	cbnz	r6, 8000248 <memchr+0x78>
 8000224:	d1ee      	bne.n	8000204 <memchr+0x34>
 8000226:	bcf0      	pop	{r4, r5, r6, r7}
 8000228:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800022c:	f002 0207 	and.w	r2, r2, #7
 8000230:	b132      	cbz	r2, 8000240 <memchr+0x70>
 8000232:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000236:	3a01      	subs	r2, #1
 8000238:	ea83 0301 	eor.w	r3, r3, r1
 800023c:	b113      	cbz	r3, 8000244 <memchr+0x74>
 800023e:	d1f8      	bne.n	8000232 <memchr+0x62>
 8000240:	2000      	movs	r0, #0
 8000242:	4770      	bx	lr
 8000244:	3801      	subs	r0, #1
 8000246:	4770      	bx	lr
 8000248:	2d00      	cmp	r5, #0
 800024a:	bf06      	itte	eq
 800024c:	4635      	moveq	r5, r6
 800024e:	3803      	subeq	r0, #3
 8000250:	3807      	subne	r0, #7
 8000252:	f015 0f01 	tst.w	r5, #1
 8000256:	d107      	bne.n	8000268 <memchr+0x98>
 8000258:	3001      	adds	r0, #1
 800025a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800025e:	bf02      	ittt	eq
 8000260:	3001      	addeq	r0, #1
 8000262:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000266:	3001      	addeq	r0, #1
 8000268:	bcf0      	pop	{r4, r5, r6, r7}
 800026a:	3801      	subs	r0, #1
 800026c:	4770      	bx	lr
 800026e:	bf00      	nop

08000270 <__aeabi_uldivmod>:
 8000270:	b953      	cbnz	r3, 8000288 <__aeabi_uldivmod+0x18>
 8000272:	b94a      	cbnz	r2, 8000288 <__aeabi_uldivmod+0x18>
 8000274:	2900      	cmp	r1, #0
 8000276:	bf08      	it	eq
 8000278:	2800      	cmpeq	r0, #0
 800027a:	bf1c      	itt	ne
 800027c:	f04f 31ff 	movne.w	r1, #4294967295
 8000280:	f04f 30ff 	movne.w	r0, #4294967295
 8000284:	f000 b97a 	b.w	800057c <__aeabi_idiv0>
 8000288:	f1ad 0c08 	sub.w	ip, sp, #8
 800028c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000290:	f000 f806 	bl	80002a0 <__udivmoddi4>
 8000294:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000298:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800029c:	b004      	add	sp, #16
 800029e:	4770      	bx	lr

080002a0 <__udivmoddi4>:
 80002a0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002a4:	468c      	mov	ip, r1
 80002a6:	460d      	mov	r5, r1
 80002a8:	4604      	mov	r4, r0
 80002aa:	9e08      	ldr	r6, [sp, #32]
 80002ac:	2b00      	cmp	r3, #0
 80002ae:	d151      	bne.n	8000354 <__udivmoddi4+0xb4>
 80002b0:	428a      	cmp	r2, r1
 80002b2:	4617      	mov	r7, r2
 80002b4:	d96d      	bls.n	8000392 <__udivmoddi4+0xf2>
 80002b6:	fab2 fe82 	clz	lr, r2
 80002ba:	f1be 0f00 	cmp.w	lr, #0
 80002be:	d00b      	beq.n	80002d8 <__udivmoddi4+0x38>
 80002c0:	f1ce 0c20 	rsb	ip, lr, #32
 80002c4:	fa01 f50e 	lsl.w	r5, r1, lr
 80002c8:	fa20 fc0c 	lsr.w	ip, r0, ip
 80002cc:	fa02 f70e 	lsl.w	r7, r2, lr
 80002d0:	ea4c 0c05 	orr.w	ip, ip, r5
 80002d4:	fa00 f40e 	lsl.w	r4, r0, lr
 80002d8:	ea4f 4a17 	mov.w	sl, r7, lsr #16
 80002dc:	0c25      	lsrs	r5, r4, #16
 80002de:	fbbc f8fa 	udiv	r8, ip, sl
 80002e2:	fa1f f987 	uxth.w	r9, r7
 80002e6:	fb0a cc18 	mls	ip, sl, r8, ip
 80002ea:	ea45 450c 	orr.w	r5, r5, ip, lsl #16
 80002ee:	fb08 f309 	mul.w	r3, r8, r9
 80002f2:	42ab      	cmp	r3, r5
 80002f4:	d90a      	bls.n	800030c <__udivmoddi4+0x6c>
 80002f6:	19ed      	adds	r5, r5, r7
 80002f8:	f108 32ff 	add.w	r2, r8, #4294967295
 80002fc:	f080 8123 	bcs.w	8000546 <__udivmoddi4+0x2a6>
 8000300:	42ab      	cmp	r3, r5
 8000302:	f240 8120 	bls.w	8000546 <__udivmoddi4+0x2a6>
 8000306:	f1a8 0802 	sub.w	r8, r8, #2
 800030a:	443d      	add	r5, r7
 800030c:	1aed      	subs	r5, r5, r3
 800030e:	b2a4      	uxth	r4, r4
 8000310:	fbb5 f0fa 	udiv	r0, r5, sl
 8000314:	fb0a 5510 	mls	r5, sl, r0, r5
 8000318:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 800031c:	fb00 f909 	mul.w	r9, r0, r9
 8000320:	45a1      	cmp	r9, r4
 8000322:	d909      	bls.n	8000338 <__udivmoddi4+0x98>
 8000324:	19e4      	adds	r4, r4, r7
 8000326:	f100 33ff 	add.w	r3, r0, #4294967295
 800032a:	f080 810a 	bcs.w	8000542 <__udivmoddi4+0x2a2>
 800032e:	45a1      	cmp	r9, r4
 8000330:	f240 8107 	bls.w	8000542 <__udivmoddi4+0x2a2>
 8000334:	3802      	subs	r0, #2
 8000336:	443c      	add	r4, r7
 8000338:	eba4 0409 	sub.w	r4, r4, r9
 800033c:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000340:	2100      	movs	r1, #0
 8000342:	2e00      	cmp	r6, #0
 8000344:	d061      	beq.n	800040a <__udivmoddi4+0x16a>
 8000346:	fa24 f40e 	lsr.w	r4, r4, lr
 800034a:	2300      	movs	r3, #0
 800034c:	6034      	str	r4, [r6, #0]
 800034e:	6073      	str	r3, [r6, #4]
 8000350:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000354:	428b      	cmp	r3, r1
 8000356:	d907      	bls.n	8000368 <__udivmoddi4+0xc8>
 8000358:	2e00      	cmp	r6, #0
 800035a:	d054      	beq.n	8000406 <__udivmoddi4+0x166>
 800035c:	2100      	movs	r1, #0
 800035e:	e886 0021 	stmia.w	r6, {r0, r5}
 8000362:	4608      	mov	r0, r1
 8000364:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000368:	fab3 f183 	clz	r1, r3
 800036c:	2900      	cmp	r1, #0
 800036e:	f040 808e 	bne.w	800048e <__udivmoddi4+0x1ee>
 8000372:	42ab      	cmp	r3, r5
 8000374:	d302      	bcc.n	800037c <__udivmoddi4+0xdc>
 8000376:	4282      	cmp	r2, r0
 8000378:	f200 80fa 	bhi.w	8000570 <__udivmoddi4+0x2d0>
 800037c:	1a84      	subs	r4, r0, r2
 800037e:	eb65 0503 	sbc.w	r5, r5, r3
 8000382:	2001      	movs	r0, #1
 8000384:	46ac      	mov	ip, r5
 8000386:	2e00      	cmp	r6, #0
 8000388:	d03f      	beq.n	800040a <__udivmoddi4+0x16a>
 800038a:	e886 1010 	stmia.w	r6, {r4, ip}
 800038e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000392:	b912      	cbnz	r2, 800039a <__udivmoddi4+0xfa>
 8000394:	2701      	movs	r7, #1
 8000396:	fbb7 f7f2 	udiv	r7, r7, r2
 800039a:	fab7 fe87 	clz	lr, r7
 800039e:	f1be 0f00 	cmp.w	lr, #0
 80003a2:	d134      	bne.n	800040e <__udivmoddi4+0x16e>
 80003a4:	1beb      	subs	r3, r5, r7
 80003a6:	0c3a      	lsrs	r2, r7, #16
 80003a8:	fa1f fc87 	uxth.w	ip, r7
 80003ac:	2101      	movs	r1, #1
 80003ae:	fbb3 f8f2 	udiv	r8, r3, r2
 80003b2:	0c25      	lsrs	r5, r4, #16
 80003b4:	fb02 3318 	mls	r3, r2, r8, r3
 80003b8:	ea45 4503 	orr.w	r5, r5, r3, lsl #16
 80003bc:	fb0c f308 	mul.w	r3, ip, r8
 80003c0:	42ab      	cmp	r3, r5
 80003c2:	d907      	bls.n	80003d4 <__udivmoddi4+0x134>
 80003c4:	19ed      	adds	r5, r5, r7
 80003c6:	f108 30ff 	add.w	r0, r8, #4294967295
 80003ca:	d202      	bcs.n	80003d2 <__udivmoddi4+0x132>
 80003cc:	42ab      	cmp	r3, r5
 80003ce:	f200 80d1 	bhi.w	8000574 <__udivmoddi4+0x2d4>
 80003d2:	4680      	mov	r8, r0
 80003d4:	1aed      	subs	r5, r5, r3
 80003d6:	b2a3      	uxth	r3, r4
 80003d8:	fbb5 f0f2 	udiv	r0, r5, r2
 80003dc:	fb02 5510 	mls	r5, r2, r0, r5
 80003e0:	ea43 4405 	orr.w	r4, r3, r5, lsl #16
 80003e4:	fb0c fc00 	mul.w	ip, ip, r0
 80003e8:	45a4      	cmp	ip, r4
 80003ea:	d907      	bls.n	80003fc <__udivmoddi4+0x15c>
 80003ec:	19e4      	adds	r4, r4, r7
 80003ee:	f100 33ff 	add.w	r3, r0, #4294967295
 80003f2:	d202      	bcs.n	80003fa <__udivmoddi4+0x15a>
 80003f4:	45a4      	cmp	ip, r4
 80003f6:	f200 80b8 	bhi.w	800056a <__udivmoddi4+0x2ca>
 80003fa:	4618      	mov	r0, r3
 80003fc:	eba4 040c 	sub.w	r4, r4, ip
 8000400:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000404:	e79d      	b.n	8000342 <__udivmoddi4+0xa2>
 8000406:	4631      	mov	r1, r6
 8000408:	4630      	mov	r0, r6
 800040a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800040e:	f1ce 0420 	rsb	r4, lr, #32
 8000412:	fa05 f30e 	lsl.w	r3, r5, lr
 8000416:	fa07 f70e 	lsl.w	r7, r7, lr
 800041a:	fa20 f804 	lsr.w	r8, r0, r4
 800041e:	0c3a      	lsrs	r2, r7, #16
 8000420:	fa25 f404 	lsr.w	r4, r5, r4
 8000424:	ea48 0803 	orr.w	r8, r8, r3
 8000428:	fbb4 f1f2 	udiv	r1, r4, r2
 800042c:	ea4f 4518 	mov.w	r5, r8, lsr #16
 8000430:	fb02 4411 	mls	r4, r2, r1, r4
 8000434:	fa1f fc87 	uxth.w	ip, r7
 8000438:	ea45 4504 	orr.w	r5, r5, r4, lsl #16
 800043c:	fb01 f30c 	mul.w	r3, r1, ip
 8000440:	42ab      	cmp	r3, r5
 8000442:	fa00 f40e 	lsl.w	r4, r0, lr
 8000446:	d909      	bls.n	800045c <__udivmoddi4+0x1bc>
 8000448:	19ed      	adds	r5, r5, r7
 800044a:	f101 30ff 	add.w	r0, r1, #4294967295
 800044e:	f080 808a 	bcs.w	8000566 <__udivmoddi4+0x2c6>
 8000452:	42ab      	cmp	r3, r5
 8000454:	f240 8087 	bls.w	8000566 <__udivmoddi4+0x2c6>
 8000458:	3902      	subs	r1, #2
 800045a:	443d      	add	r5, r7
 800045c:	1aeb      	subs	r3, r5, r3
 800045e:	fa1f f588 	uxth.w	r5, r8
 8000462:	fbb3 f0f2 	udiv	r0, r3, r2
 8000466:	fb02 3310 	mls	r3, r2, r0, r3
 800046a:	ea45 4503 	orr.w	r5, r5, r3, lsl #16
 800046e:	fb00 f30c 	mul.w	r3, r0, ip
 8000472:	42ab      	cmp	r3, r5
 8000474:	d907      	bls.n	8000486 <__udivmoddi4+0x1e6>
 8000476:	19ed      	adds	r5, r5, r7
 8000478:	f100 38ff 	add.w	r8, r0, #4294967295
 800047c:	d26f      	bcs.n	800055e <__udivmoddi4+0x2be>
 800047e:	42ab      	cmp	r3, r5
 8000480:	d96d      	bls.n	800055e <__udivmoddi4+0x2be>
 8000482:	3802      	subs	r0, #2
 8000484:	443d      	add	r5, r7
 8000486:	1aeb      	subs	r3, r5, r3
 8000488:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 800048c:	e78f      	b.n	80003ae <__udivmoddi4+0x10e>
 800048e:	f1c1 0720 	rsb	r7, r1, #32
 8000492:	fa22 f807 	lsr.w	r8, r2, r7
 8000496:	408b      	lsls	r3, r1
 8000498:	fa05 f401 	lsl.w	r4, r5, r1
 800049c:	ea48 0303 	orr.w	r3, r8, r3
 80004a0:	fa20 fe07 	lsr.w	lr, r0, r7
 80004a4:	ea4f 4c13 	mov.w	ip, r3, lsr #16
 80004a8:	40fd      	lsrs	r5, r7
 80004aa:	ea4e 0e04 	orr.w	lr, lr, r4
 80004ae:	fbb5 f9fc 	udiv	r9, r5, ip
 80004b2:	ea4f 441e 	mov.w	r4, lr, lsr #16
 80004b6:	fb0c 5519 	mls	r5, ip, r9, r5
 80004ba:	fa1f f883 	uxth.w	r8, r3
 80004be:	ea44 4505 	orr.w	r5, r4, r5, lsl #16
 80004c2:	fb09 f408 	mul.w	r4, r9, r8
 80004c6:	42ac      	cmp	r4, r5
 80004c8:	fa02 f201 	lsl.w	r2, r2, r1
 80004cc:	fa00 fa01 	lsl.w	sl, r0, r1
 80004d0:	d908      	bls.n	80004e4 <__udivmoddi4+0x244>
 80004d2:	18ed      	adds	r5, r5, r3
 80004d4:	f109 30ff 	add.w	r0, r9, #4294967295
 80004d8:	d243      	bcs.n	8000562 <__udivmoddi4+0x2c2>
 80004da:	42ac      	cmp	r4, r5
 80004dc:	d941      	bls.n	8000562 <__udivmoddi4+0x2c2>
 80004de:	f1a9 0902 	sub.w	r9, r9, #2
 80004e2:	441d      	add	r5, r3
 80004e4:	1b2d      	subs	r5, r5, r4
 80004e6:	fa1f fe8e 	uxth.w	lr, lr
 80004ea:	fbb5 f0fc 	udiv	r0, r5, ip
 80004ee:	fb0c 5510 	mls	r5, ip, r0, r5
 80004f2:	ea4e 4405 	orr.w	r4, lr, r5, lsl #16
 80004f6:	fb00 f808 	mul.w	r8, r0, r8
 80004fa:	45a0      	cmp	r8, r4
 80004fc:	d907      	bls.n	800050e <__udivmoddi4+0x26e>
 80004fe:	18e4      	adds	r4, r4, r3
 8000500:	f100 35ff 	add.w	r5, r0, #4294967295
 8000504:	d229      	bcs.n	800055a <__udivmoddi4+0x2ba>
 8000506:	45a0      	cmp	r8, r4
 8000508:	d927      	bls.n	800055a <__udivmoddi4+0x2ba>
 800050a:	3802      	subs	r0, #2
 800050c:	441c      	add	r4, r3
 800050e:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 8000512:	eba4 0408 	sub.w	r4, r4, r8
 8000516:	fba0 8902 	umull	r8, r9, r0, r2
 800051a:	454c      	cmp	r4, r9
 800051c:	46c6      	mov	lr, r8
 800051e:	464d      	mov	r5, r9
 8000520:	d315      	bcc.n	800054e <__udivmoddi4+0x2ae>
 8000522:	d012      	beq.n	800054a <__udivmoddi4+0x2aa>
 8000524:	b156      	cbz	r6, 800053c <__udivmoddi4+0x29c>
 8000526:	ebba 030e 	subs.w	r3, sl, lr
 800052a:	eb64 0405 	sbc.w	r4, r4, r5
 800052e:	fa04 f707 	lsl.w	r7, r4, r7
 8000532:	40cb      	lsrs	r3, r1
 8000534:	431f      	orrs	r7, r3
 8000536:	40cc      	lsrs	r4, r1
 8000538:	6037      	str	r7, [r6, #0]
 800053a:	6074      	str	r4, [r6, #4]
 800053c:	2100      	movs	r1, #0
 800053e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000542:	4618      	mov	r0, r3
 8000544:	e6f8      	b.n	8000338 <__udivmoddi4+0x98>
 8000546:	4690      	mov	r8, r2
 8000548:	e6e0      	b.n	800030c <__udivmoddi4+0x6c>
 800054a:	45c2      	cmp	sl, r8
 800054c:	d2ea      	bcs.n	8000524 <__udivmoddi4+0x284>
 800054e:	ebb8 0e02 	subs.w	lr, r8, r2
 8000552:	eb69 0503 	sbc.w	r5, r9, r3
 8000556:	3801      	subs	r0, #1
 8000558:	e7e4      	b.n	8000524 <__udivmoddi4+0x284>
 800055a:	4628      	mov	r0, r5
 800055c:	e7d7      	b.n	800050e <__udivmoddi4+0x26e>
 800055e:	4640      	mov	r0, r8
 8000560:	e791      	b.n	8000486 <__udivmoddi4+0x1e6>
 8000562:	4681      	mov	r9, r0
 8000564:	e7be      	b.n	80004e4 <__udivmoddi4+0x244>
 8000566:	4601      	mov	r1, r0
 8000568:	e778      	b.n	800045c <__udivmoddi4+0x1bc>
 800056a:	3802      	subs	r0, #2
 800056c:	443c      	add	r4, r7
 800056e:	e745      	b.n	80003fc <__udivmoddi4+0x15c>
 8000570:	4608      	mov	r0, r1
 8000572:	e708      	b.n	8000386 <__udivmoddi4+0xe6>
 8000574:	f1a8 0802 	sub.w	r8, r8, #2
 8000578:	443d      	add	r5, r7
 800057a:	e72b      	b.n	80003d4 <__udivmoddi4+0x134>

0800057c <__aeabi_idiv0>:
 800057c:	4770      	bx	lr
 800057e:	bf00      	nop

08000580 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000580:	b508      	push	{r3, lr}
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8000582:	4b0b      	ldr	r3, [pc, #44]	; (80005b0 <HAL_Init+0x30>)
 8000584:	681a      	ldr	r2, [r3, #0]
 8000586:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800058a:	601a      	str	r2, [r3, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 800058c:	681a      	ldr	r2, [r3, #0]
 800058e:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8000592:	601a      	str	r2, [r3, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000594:	681a      	ldr	r2, [r3, #0]
 8000596:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800059a:	601a      	str	r2, [r3, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800059c:	2003      	movs	r0, #3
 800059e:	f000 f82f 	bl	8000600 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80005a2:	2000      	movs	r0, #0
 80005a4:	f001 fae6 	bl	8001b74 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80005a8:	f001 fa54 	bl	8001a54 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
}
 80005ac:	2000      	movs	r0, #0
 80005ae:	bd08      	pop	{r3, pc}
 80005b0:	40023c00 	.word	0x40023c00

080005b4 <HAL_IncTick>:
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
  uwTick += uwTickFreq;
 80005b4:	4a03      	ldr	r2, [pc, #12]	; (80005c4 <HAL_IncTick+0x10>)
 80005b6:	4b04      	ldr	r3, [pc, #16]	; (80005c8 <HAL_IncTick+0x14>)
 80005b8:	6811      	ldr	r1, [r2, #0]
 80005ba:	781b      	ldrb	r3, [r3, #0]
 80005bc:	440b      	add	r3, r1
 80005be:	6013      	str	r3, [r2, #0]
 80005c0:	4770      	bx	lr
 80005c2:	bf00      	nop
 80005c4:	200000a4 	.word	0x200000a4
 80005c8:	20000000 	.word	0x20000000

080005cc <HAL_GetTick>:
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
  return uwTick;
 80005cc:	4b01      	ldr	r3, [pc, #4]	; (80005d4 <HAL_GetTick+0x8>)
 80005ce:	6818      	ldr	r0, [r3, #0]
}
 80005d0:	4770      	bx	lr
 80005d2:	bf00      	nop
 80005d4:	200000a4 	.word	0x200000a4

080005d8 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80005d8:	b538      	push	{r3, r4, r5, lr}
 80005da:	4604      	mov	r4, r0
  uint32_t tickstart = HAL_GetTick();
 80005dc:	f7ff fff6 	bl	80005cc <HAL_GetTick>
  uint32_t wait = Delay;

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80005e0:	1c63      	adds	r3, r4, #1
  {
    wait += (uint32_t)(uwTickFreq);
 80005e2:	bf1c      	itt	ne
 80005e4:	4b05      	ldrne	r3, [pc, #20]	; (80005fc <HAL_Delay+0x24>)
 80005e6:	781b      	ldrbne	r3, [r3, #0]
  uint32_t tickstart = HAL_GetTick();
 80005e8:	4605      	mov	r5, r0
    wait += (uint32_t)(uwTickFreq);
 80005ea:	bf18      	it	ne
 80005ec:	18e4      	addne	r4, r4, r3
  }

  while((HAL_GetTick() - tickstart) < wait)
 80005ee:	f7ff ffed 	bl	80005cc <HAL_GetTick>
 80005f2:	1b40      	subs	r0, r0, r5
 80005f4:	4284      	cmp	r4, r0
 80005f6:	d8fa      	bhi.n	80005ee <HAL_Delay+0x16>
  {
  }
}
 80005f8:	bd38      	pop	{r3, r4, r5, pc}
 80005fa:	bf00      	nop
 80005fc:	20000000 	.word	0x20000000

08000600 <HAL_NVIC_SetPriorityGrouping>:
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000600:	4a07      	ldr	r2, [pc, #28]	; (8000620 <HAL_NVIC_SetPriorityGrouping+0x20>)
 8000602:	68d3      	ldr	r3, [r2, #12]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000604:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 8000608:	041b      	lsls	r3, r3, #16
 800060a:	0c1b      	lsrs	r3, r3, #16
 800060c:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8000610:	0200      	lsls	r0, r0, #8
 8000612:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000616:	f400 60e0 	and.w	r0, r0, #1792	; 0x700
  reg_value  =  (reg_value                                   |
 800061a:	4303      	orrs	r3, r0
  SCB->AIRCR =  reg_value;
 800061c:	60d3      	str	r3, [r2, #12]
 800061e:	4770      	bx	lr
 8000620:	e000ed00 	.word	0xe000ed00

08000624 <HAL_NVIC_SetPriority>:
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000624:	4b17      	ldr	r3, [pc, #92]	; (8000684 <HAL_NVIC_SetPriority+0x60>)
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8000626:	b530      	push	{r4, r5, lr}
 8000628:	68dc      	ldr	r4, [r3, #12]
 800062a:	f3c4 2402 	ubfx	r4, r4, #8, #3
{
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800062e:	f1c4 0307 	rsb	r3, r4, #7
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000632:	1d25      	adds	r5, r4, #4
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000634:	2b04      	cmp	r3, #4
 8000636:	bf28      	it	cs
 8000638:	2304      	movcs	r3, #4
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800063a:	2d06      	cmp	r5, #6

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800063c:	f04f 0501 	mov.w	r5, #1
 8000640:	fa05 f303 	lsl.w	r3, r5, r3
 8000644:	f103 33ff 	add.w	r3, r3, #4294967295
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000648:	bf8c      	ite	hi
 800064a:	3c03      	subhi	r4, #3
 800064c:	2400      	movls	r4, #0
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800064e:	4019      	ands	r1, r3
 8000650:	40a1      	lsls	r1, r4
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000652:	fa05 f404 	lsl.w	r4, r5, r4
 8000656:	3c01      	subs	r4, #1
 8000658:	4022      	ands	r2, r4
  if ((int32_t)(IRQn) >= 0)
 800065a:	2800      	cmp	r0, #0
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800065c:	ea42 0201 	orr.w	r2, r2, r1
 8000660:	ea4f 1202 	mov.w	r2, r2, lsl #4
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000664:	bfad      	iteet	ge
 8000666:	f100 4060 	addge.w	r0, r0, #3758096384	; 0xe0000000
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800066a:	f000 000f 	andlt.w	r0, r0, #15
 800066e:	4b06      	ldrlt	r3, [pc, #24]	; (8000688 <HAL_NVIC_SetPriority+0x64>)
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000670:	f500 4061 	addge.w	r0, r0, #57600	; 0xe100
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000674:	bfb5      	itete	lt
 8000676:	b2d2      	uxtblt	r2, r2
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000678:	b2d2      	uxtbge	r2, r2
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800067a:	541a      	strblt	r2, [r3, r0]
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800067c:	f880 2300 	strbge.w	r2, [r0, #768]	; 0x300
 8000680:	bd30      	pop	{r4, r5, pc}
 8000682:	bf00      	nop
 8000684:	e000ed00 	.word	0xe000ed00
 8000688:	e000ed14 	.word	0xe000ed14

0800068c <HAL_NVIC_EnableIRQ>:
  if ((int32_t)(IRQn) >= 0)
 800068c:	2800      	cmp	r0, #0
 800068e:	db08      	blt.n	80006a2 <HAL_NVIC_EnableIRQ+0x16>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8000690:	0942      	lsrs	r2, r0, #5
 8000692:	2301      	movs	r3, #1
 8000694:	f000 001f 	and.w	r0, r0, #31
 8000698:	fa03 f000 	lsl.w	r0, r3, r0
 800069c:	4b01      	ldr	r3, [pc, #4]	; (80006a4 <HAL_NVIC_EnableIRQ+0x18>)
 800069e:	f843 0022 	str.w	r0, [r3, r2, lsl #2]
 80006a2:	4770      	bx	lr
 80006a4:	e000e100 	.word	0xe000e100

080006a8 <HAL_DMA_Abort_IT>:
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
  if(hdma->State != HAL_DMA_STATE_BUSY)
 80006a8:	f890 3035 	ldrb.w	r3, [r0, #53]	; 0x35
 80006ac:	2b02      	cmp	r3, #2
 80006ae:	d003      	beq.n	80006b8 <HAL_DMA_Abort_IT+0x10>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80006b0:	2380      	movs	r3, #128	; 0x80
 80006b2:	6543      	str	r3, [r0, #84]	; 0x54
    return HAL_ERROR;
 80006b4:	2001      	movs	r0, #1
 80006b6:	4770      	bx	lr
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 80006b8:	6802      	ldr	r2, [r0, #0]
    hdma->State = HAL_DMA_STATE_ABORT;
 80006ba:	2305      	movs	r3, #5
 80006bc:	f880 3035 	strb.w	r3, [r0, #53]	; 0x35
    __HAL_DMA_DISABLE(hdma);
 80006c0:	6813      	ldr	r3, [r2, #0]
 80006c2:	f023 0301 	bic.w	r3, r3, #1
 80006c6:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 80006c8:	2000      	movs	r0, #0
}
 80006ca:	4770      	bx	lr

080006cc <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80006cc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80006d0:	b085      	sub	sp, #20
  for(position = 0U; position < GPIO_NUMBER; position++)
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80006d2:	680b      	ldr	r3, [r1, #0]
      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80006d4:	f8df 81ac 	ldr.w	r8, [pc, #428]	; 8000884 <HAL_GPIO_Init+0x1b8>
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
        SYSCFG->EXTICR[position >> 2U] = temp;

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80006d8:	4a68      	ldr	r2, [pc, #416]	; (800087c <HAL_GPIO_Init+0x1b0>)
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80006da:	f8df 91ac 	ldr.w	r9, [pc, #428]	; 8000888 <HAL_GPIO_Init+0x1bc>
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80006de:	9301      	str	r3, [sp, #4]
  for(position = 0U; position < GPIO_NUMBER; position++)
 80006e0:	2300      	movs	r3, #0
    ioposition = 0x01U << position;
 80006e2:	f04f 0e01 	mov.w	lr, #1
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80006e6:	9c01      	ldr	r4, [sp, #4]
    ioposition = 0x01U << position;
 80006e8:	fa0e fe03 	lsl.w	lr, lr, r3
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80006ec:	ea0e 0604 	and.w	r6, lr, r4
    if(iocurrent == ioposition)
 80006f0:	45b6      	cmp	lr, r6
 80006f2:	f040 80ae 	bne.w	8000852 <HAL_GPIO_Init+0x186>
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 80006f6:	684c      	ldr	r4, [r1, #4]
 80006f8:	f024 0710 	bic.w	r7, r4, #16
 80006fc:	2f02      	cmp	r7, #2
 80006fe:	d116      	bne.n	800072e <HAL_GPIO_Init+0x62>
        temp = GPIOx->AFR[position >> 3U];
 8000700:	ea4f 0ad3 	mov.w	sl, r3, lsr #3
 8000704:	eb00 0a8a 	add.w	sl, r0, sl, lsl #2
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8000708:	f003 0b07 	and.w	fp, r3, #7
        temp = GPIOx->AFR[position >> 3U];
 800070c:	f8da 5020 	ldr.w	r5, [sl, #32]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8000710:	ea4f 0b8b 	mov.w	fp, fp, lsl #2
 8000714:	f04f 0c0f 	mov.w	ip, #15
 8000718:	fa0c fc0b 	lsl.w	ip, ip, fp
 800071c:	ea25 0c0c 	bic.w	ip, r5, ip
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8000720:	690d      	ldr	r5, [r1, #16]
 8000722:	fa05 f50b 	lsl.w	r5, r5, fp
 8000726:	ea45 050c 	orr.w	r5, r5, ip
        GPIOx->AFR[position >> 3U] = temp;
 800072a:	f8ca 5020 	str.w	r5, [sl, #32]
 800072e:	ea4f 0a43 	mov.w	sl, r3, lsl #1
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8000732:	2503      	movs	r5, #3
      temp = GPIOx->MODER;
 8000734:	f8d0 b000 	ldr.w	fp, [r0]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8000738:	fa05 f50a 	lsl.w	r5, r5, sl
 800073c:	43ed      	mvns	r5, r5
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 800073e:	f004 0c03 	and.w	ip, r4, #3
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8000742:	ea0b 0b05 	and.w	fp, fp, r5
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8000746:	fa0c fc0a 	lsl.w	ip, ip, sl
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 800074a:	3f01      	subs	r7, #1
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 800074c:	ea4c 0c0b 	orr.w	ip, ip, fp
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8000750:	2f01      	cmp	r7, #1
      GPIOx->MODER = temp;
 8000752:	f8c0 c000 	str.w	ip, [r0]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8000756:	d811      	bhi.n	800077c <HAL_GPIO_Init+0xb0>
        temp = GPIOx->OSPEEDR; 
 8000758:	6887      	ldr	r7, [r0, #8]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 800075a:	ea07 0b05 	and.w	fp, r7, r5
        temp |= (GPIO_Init->Speed << (position * 2U));
 800075e:	68cf      	ldr	r7, [r1, #12]
 8000760:	fa07 fc0a 	lsl.w	ip, r7, sl
 8000764:	ea4c 070b 	orr.w	r7, ip, fp
        GPIOx->OSPEEDR = temp;
 8000768:	6087      	str	r7, [r0, #8]
        temp = GPIOx->OTYPER;
 800076a:	6847      	ldr	r7, [r0, #4]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 800076c:	ea27 0e0e 	bic.w	lr, r7, lr
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 8000770:	f3c4 1700 	ubfx	r7, r4, #4, #1
 8000774:	409f      	lsls	r7, r3
 8000776:	ea47 070e 	orr.w	r7, r7, lr
        GPIOx->OTYPER = temp;
 800077a:	6047      	str	r7, [r0, #4]
      temp = GPIOx->PUPDR;
 800077c:	68c7      	ldr	r7, [r0, #12]
      temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 800077e:	403d      	ands	r5, r7
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 8000780:	688f      	ldr	r7, [r1, #8]
 8000782:	fa07 f70a 	lsl.w	r7, r7, sl
 8000786:	433d      	orrs	r5, r7
      GPIOx->PUPDR = temp;
 8000788:	60c5      	str	r5, [r0, #12]
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 800078a:	00e5      	lsls	r5, r4, #3
 800078c:	d561      	bpl.n	8000852 <HAL_GPIO_Init+0x186>
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800078e:	f04f 0b00 	mov.w	fp, #0
 8000792:	f8cd b00c 	str.w	fp, [sp, #12]
 8000796:	f8d8 7044 	ldr.w	r7, [r8, #68]	; 0x44
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 800079a:	4d39      	ldr	r5, [pc, #228]	; (8000880 <HAL_GPIO_Init+0x1b4>)
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800079c:	f447 4780 	orr.w	r7, r7, #16384	; 0x4000
 80007a0:	f8c8 7044 	str.w	r7, [r8, #68]	; 0x44
 80007a4:	f8d8 7044 	ldr.w	r7, [r8, #68]	; 0x44
 80007a8:	f407 4780 	and.w	r7, r7, #16384	; 0x4000
 80007ac:	9703      	str	r7, [sp, #12]
 80007ae:	9f03      	ldr	r7, [sp, #12]
 80007b0:	f023 0703 	bic.w	r7, r3, #3
 80007b4:	f107 4780 	add.w	r7, r7, #1073741824	; 0x40000000
 80007b8:	f507 379c 	add.w	r7, r7, #79872	; 0x13800
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 80007bc:	f003 0c03 	and.w	ip, r3, #3
        temp = SYSCFG->EXTICR[position >> 2U];
 80007c0:	f8d7 a008 	ldr.w	sl, [r7, #8]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 80007c4:	ea4f 0c8c 	mov.w	ip, ip, lsl #2
 80007c8:	f04f 0e0f 	mov.w	lr, #15
 80007cc:	fa0e fe0c 	lsl.w	lr, lr, ip
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80007d0:	42a8      	cmp	r0, r5
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 80007d2:	ea2a 0e0e 	bic.w	lr, sl, lr
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80007d6:	d043      	beq.n	8000860 <HAL_GPIO_Init+0x194>
 80007d8:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 80007dc:	42a8      	cmp	r0, r5
 80007de:	d041      	beq.n	8000864 <HAL_GPIO_Init+0x198>
 80007e0:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 80007e4:	42a8      	cmp	r0, r5
 80007e6:	d03f      	beq.n	8000868 <HAL_GPIO_Init+0x19c>
 80007e8:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 80007ec:	42a8      	cmp	r0, r5
 80007ee:	d03d      	beq.n	800086c <HAL_GPIO_Init+0x1a0>
 80007f0:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 80007f4:	42a8      	cmp	r0, r5
 80007f6:	d03b      	beq.n	8000870 <HAL_GPIO_Init+0x1a4>
 80007f8:	4548      	cmp	r0, r9
 80007fa:	d03b      	beq.n	8000874 <HAL_GPIO_Init+0x1a8>
 80007fc:	f505 6500 	add.w	r5, r5, #2048	; 0x800
 8000800:	42a8      	cmp	r0, r5
 8000802:	d039      	beq.n	8000878 <HAL_GPIO_Init+0x1ac>
 8000804:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 8000808:	42a8      	cmp	r0, r5
 800080a:	bf14      	ite	ne
 800080c:	2508      	movne	r5, #8
 800080e:	2507      	moveq	r5, #7
 8000810:	fa05 f50c 	lsl.w	r5, r5, ip
 8000814:	ea45 050e 	orr.w	r5, r5, lr
        SYSCFG->EXTICR[position >> 2U] = temp;
 8000818:	60bd      	str	r5, [r7, #8]
        temp = EXTI->IMR;
 800081a:	6815      	ldr	r5, [r2, #0]
        temp &= ~((uint32_t)iocurrent);
 800081c:	43f7      	mvns	r7, r6
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 800081e:	f414 3f80 	tst.w	r4, #65536	; 0x10000
        temp &= ~((uint32_t)iocurrent);
 8000822:	bf0c      	ite	eq
 8000824:	403d      	andeq	r5, r7
        {
          temp |= iocurrent;
 8000826:	4335      	orrne	r5, r6
        }
        EXTI->IMR = temp;
 8000828:	6015      	str	r5, [r2, #0]

        temp = EXTI->EMR;
 800082a:	6855      	ldr	r5, [r2, #4]
        temp &= ~((uint32_t)iocurrent);
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 800082c:	f414 3f00 	tst.w	r4, #131072	; 0x20000
        temp &= ~((uint32_t)iocurrent);
 8000830:	bf0c      	ite	eq
 8000832:	403d      	andeq	r5, r7
        {
          temp |= iocurrent;
 8000834:	4335      	orrne	r5, r6
        }
        EXTI->EMR = temp;
 8000836:	6055      	str	r5, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8000838:	6895      	ldr	r5, [r2, #8]
        temp &= ~((uint32_t)iocurrent);
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 800083a:	f414 1f80 	tst.w	r4, #1048576	; 0x100000
        temp &= ~((uint32_t)iocurrent);
 800083e:	bf0c      	ite	eq
 8000840:	403d      	andeq	r5, r7
        {
          temp |= iocurrent;
 8000842:	4335      	orrne	r5, r6
        }
        EXTI->RTSR = temp;
 8000844:	6095      	str	r5, [r2, #8]

        temp = EXTI->FTSR;
 8000846:	68d5      	ldr	r5, [r2, #12]
        temp &= ~((uint32_t)iocurrent);
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8000848:	02a4      	lsls	r4, r4, #10
        temp &= ~((uint32_t)iocurrent);
 800084a:	bf54      	ite	pl
 800084c:	403d      	andpl	r5, r7
        {
          temp |= iocurrent;
 800084e:	4335      	orrmi	r5, r6
        }
        EXTI->FTSR = temp;
 8000850:	60d5      	str	r5, [r2, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8000852:	3301      	adds	r3, #1
 8000854:	2b10      	cmp	r3, #16
 8000856:	f47f af44 	bne.w	80006e2 <HAL_GPIO_Init+0x16>
      }
    }
  }
}
 800085a:	b005      	add	sp, #20
 800085c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8000860:	465d      	mov	r5, fp
 8000862:	e7d5      	b.n	8000810 <HAL_GPIO_Init+0x144>
 8000864:	2501      	movs	r5, #1
 8000866:	e7d3      	b.n	8000810 <HAL_GPIO_Init+0x144>
 8000868:	2502      	movs	r5, #2
 800086a:	e7d1      	b.n	8000810 <HAL_GPIO_Init+0x144>
 800086c:	2503      	movs	r5, #3
 800086e:	e7cf      	b.n	8000810 <HAL_GPIO_Init+0x144>
 8000870:	2504      	movs	r5, #4
 8000872:	e7cd      	b.n	8000810 <HAL_GPIO_Init+0x144>
 8000874:	2505      	movs	r5, #5
 8000876:	e7cb      	b.n	8000810 <HAL_GPIO_Init+0x144>
 8000878:	2506      	movs	r5, #6
 800087a:	e7c9      	b.n	8000810 <HAL_GPIO_Init+0x144>
 800087c:	40013c00 	.word	0x40013c00
 8000880:	40020000 	.word	0x40020000
 8000884:	40023800 	.word	0x40023800
 8000888:	40021400 	.word	0x40021400

0800088c <HAL_GPIO_ReadPin>:
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 800088c:	6903      	ldr	r3, [r0, #16]
 800088e:	4219      	tst	r1, r3
  else
  {
    bitstatus = GPIO_PIN_RESET;
  }
  return bitstatus;
}
 8000890:	bf14      	ite	ne
 8000892:	2001      	movne	r0, #1
 8000894:	2000      	moveq	r0, #0
 8000896:	4770      	bx	lr

08000898 <HAL_GPIO_WritePin>:
{
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8000898:	b10a      	cbz	r2, 800089e <HAL_GPIO_WritePin+0x6>
  {
    GPIOx->BSRR = GPIO_Pin;
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 800089a:	6181      	str	r1, [r0, #24]
 800089c:	4770      	bx	lr
 800089e:	0409      	lsls	r1, r1, #16
 80008a0:	e7fb      	b.n	800089a <HAL_GPIO_WritePin+0x2>
	...

080008a4 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80008a4:	e92d 41f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, lr}
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 80008a8:	4604      	mov	r4, r0
 80008aa:	b918      	cbnz	r0, 80008b4 <HAL_RCC_OscConfig+0x10>
  {
    return HAL_ERROR;
 80008ac:	2001      	movs	r0, #1
    {
      return HAL_ERROR;
    }
  }
  return HAL_OK;
}
 80008ae:	b002      	add	sp, #8
 80008b0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80008b4:	6803      	ldr	r3, [r0, #0]
 80008b6:	07dd      	lsls	r5, r3, #31
 80008b8:	d410      	bmi.n	80008dc <HAL_RCC_OscConfig+0x38>
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80008ba:	6823      	ldr	r3, [r4, #0]
 80008bc:	0798      	lsls	r0, r3, #30
 80008be:	d458      	bmi.n	8000972 <HAL_RCC_OscConfig+0xce>
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80008c0:	6823      	ldr	r3, [r4, #0]
 80008c2:	071a      	lsls	r2, r3, #28
 80008c4:	f100 809a 	bmi.w	80009fc <HAL_RCC_OscConfig+0x158>
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80008c8:	6823      	ldr	r3, [r4, #0]
 80008ca:	075b      	lsls	r3, r3, #29
 80008cc:	f100 80b8 	bmi.w	8000a40 <HAL_RCC_OscConfig+0x19c>
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80008d0:	69a2      	ldr	r2, [r4, #24]
 80008d2:	2a00      	cmp	r2, #0
 80008d4:	f040 8119 	bne.w	8000b0a <HAL_RCC_OscConfig+0x266>
  return HAL_OK;
 80008d8:	2000      	movs	r0, #0
 80008da:	e7e8      	b.n	80008ae <HAL_RCC_OscConfig+0xa>
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 80008dc:	4ba6      	ldr	r3, [pc, #664]	; (8000b78 <HAL_RCC_OscConfig+0x2d4>)
 80008de:	689a      	ldr	r2, [r3, #8]
 80008e0:	f002 020c 	and.w	r2, r2, #12
 80008e4:	2a04      	cmp	r2, #4
 80008e6:	d007      	beq.n	80008f8 <HAL_RCC_OscConfig+0x54>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80008e8:	689a      	ldr	r2, [r3, #8]
 80008ea:	f002 020c 	and.w	r2, r2, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 80008ee:	2a08      	cmp	r2, #8
 80008f0:	d10a      	bne.n	8000908 <HAL_RCC_OscConfig+0x64>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80008f2:	685b      	ldr	r3, [r3, #4]
 80008f4:	0259      	lsls	r1, r3, #9
 80008f6:	d507      	bpl.n	8000908 <HAL_RCC_OscConfig+0x64>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80008f8:	4b9f      	ldr	r3, [pc, #636]	; (8000b78 <HAL_RCC_OscConfig+0x2d4>)
 80008fa:	681b      	ldr	r3, [r3, #0]
 80008fc:	039a      	lsls	r2, r3, #14
 80008fe:	d5dc      	bpl.n	80008ba <HAL_RCC_OscConfig+0x16>
 8000900:	6863      	ldr	r3, [r4, #4]
 8000902:	2b00      	cmp	r3, #0
 8000904:	d1d9      	bne.n	80008ba <HAL_RCC_OscConfig+0x16>
 8000906:	e7d1      	b.n	80008ac <HAL_RCC_OscConfig+0x8>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8000908:	6863      	ldr	r3, [r4, #4]
 800090a:	4d9b      	ldr	r5, [pc, #620]	; (8000b78 <HAL_RCC_OscConfig+0x2d4>)
 800090c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8000910:	d111      	bne.n	8000936 <HAL_RCC_OscConfig+0x92>
 8000912:	682b      	ldr	r3, [r5, #0]
 8000914:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8000918:	602b      	str	r3, [r5, #0]
        tickstart = HAL_GetTick();
 800091a:	f7ff fe57 	bl	80005cc <HAL_GetTick>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800091e:	4d96      	ldr	r5, [pc, #600]	; (8000b78 <HAL_RCC_OscConfig+0x2d4>)
        tickstart = HAL_GetTick();
 8000920:	4606      	mov	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8000922:	682b      	ldr	r3, [r5, #0]
 8000924:	039b      	lsls	r3, r3, #14
 8000926:	d4c8      	bmi.n	80008ba <HAL_RCC_OscConfig+0x16>
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8000928:	f7ff fe50 	bl	80005cc <HAL_GetTick>
 800092c:	1b80      	subs	r0, r0, r6
 800092e:	2864      	cmp	r0, #100	; 0x64
 8000930:	d9f7      	bls.n	8000922 <HAL_RCC_OscConfig+0x7e>
            return HAL_TIMEOUT;
 8000932:	2003      	movs	r0, #3
 8000934:	e7bb      	b.n	80008ae <HAL_RCC_OscConfig+0xa>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8000936:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 800093a:	d104      	bne.n	8000946 <HAL_RCC_OscConfig+0xa2>
 800093c:	682b      	ldr	r3, [r5, #0]
 800093e:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8000942:	602b      	str	r3, [r5, #0]
 8000944:	e7e5      	b.n	8000912 <HAL_RCC_OscConfig+0x6e>
 8000946:	682a      	ldr	r2, [r5, #0]
 8000948:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 800094c:	602a      	str	r2, [r5, #0]
 800094e:	682a      	ldr	r2, [r5, #0]
 8000950:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8000954:	602a      	str	r2, [r5, #0]
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8000956:	2b00      	cmp	r3, #0
 8000958:	d1df      	bne.n	800091a <HAL_RCC_OscConfig+0x76>
        tickstart = HAL_GetTick();
 800095a:	f7ff fe37 	bl	80005cc <HAL_GetTick>
 800095e:	4606      	mov	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8000960:	682b      	ldr	r3, [r5, #0]
 8000962:	039f      	lsls	r7, r3, #14
 8000964:	d5a9      	bpl.n	80008ba <HAL_RCC_OscConfig+0x16>
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8000966:	f7ff fe31 	bl	80005cc <HAL_GetTick>
 800096a:	1b80      	subs	r0, r0, r6
 800096c:	2864      	cmp	r0, #100	; 0x64
 800096e:	d9f7      	bls.n	8000960 <HAL_RCC_OscConfig+0xbc>
 8000970:	e7df      	b.n	8000932 <HAL_RCC_OscConfig+0x8e>
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8000972:	4b81      	ldr	r3, [pc, #516]	; (8000b78 <HAL_RCC_OscConfig+0x2d4>)
 8000974:	689a      	ldr	r2, [r3, #8]
 8000976:	f012 0f0c 	tst.w	r2, #12
 800097a:	d007      	beq.n	800098c <HAL_RCC_OscConfig+0xe8>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800097c:	689a      	ldr	r2, [r3, #8]
 800097e:	f002 020c 	and.w	r2, r2, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8000982:	2a08      	cmp	r2, #8
 8000984:	d111      	bne.n	80009aa <HAL_RCC_OscConfig+0x106>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8000986:	685b      	ldr	r3, [r3, #4]
 8000988:	025e      	lsls	r6, r3, #9
 800098a:	d40e      	bmi.n	80009aa <HAL_RCC_OscConfig+0x106>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800098c:	4b7a      	ldr	r3, [pc, #488]	; (8000b78 <HAL_RCC_OscConfig+0x2d4>)
 800098e:	681a      	ldr	r2, [r3, #0]
 8000990:	0795      	lsls	r5, r2, #30
 8000992:	d502      	bpl.n	800099a <HAL_RCC_OscConfig+0xf6>
 8000994:	68e2      	ldr	r2, [r4, #12]
 8000996:	2a01      	cmp	r2, #1
 8000998:	d188      	bne.n	80008ac <HAL_RCC_OscConfig+0x8>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800099a:	681a      	ldr	r2, [r3, #0]
 800099c:	6921      	ldr	r1, [r4, #16]
 800099e:	f022 02f8 	bic.w	r2, r2, #248	; 0xf8
 80009a2:	ea42 02c1 	orr.w	r2, r2, r1, lsl #3
 80009a6:	601a      	str	r2, [r3, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80009a8:	e78a      	b.n	80008c0 <HAL_RCC_OscConfig+0x1c>
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 80009aa:	68e2      	ldr	r2, [r4, #12]
 80009ac:	4b73      	ldr	r3, [pc, #460]	; (8000b7c <HAL_RCC_OscConfig+0x2d8>)
 80009ae:	b1b2      	cbz	r2, 80009de <HAL_RCC_OscConfig+0x13a>
        __HAL_RCC_HSI_ENABLE();
 80009b0:	2201      	movs	r2, #1
 80009b2:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 80009b4:	f7ff fe0a 	bl	80005cc <HAL_GetTick>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80009b8:	4d6f      	ldr	r5, [pc, #444]	; (8000b78 <HAL_RCC_OscConfig+0x2d4>)
        tickstart = HAL_GetTick();
 80009ba:	4606      	mov	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80009bc:	682b      	ldr	r3, [r5, #0]
 80009be:	0798      	lsls	r0, r3, #30
 80009c0:	d507      	bpl.n	80009d2 <HAL_RCC_OscConfig+0x12e>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80009c2:	682b      	ldr	r3, [r5, #0]
 80009c4:	6922      	ldr	r2, [r4, #16]
 80009c6:	f023 03f8 	bic.w	r3, r3, #248	; 0xf8
 80009ca:	ea43 03c2 	orr.w	r3, r3, r2, lsl #3
 80009ce:	602b      	str	r3, [r5, #0]
 80009d0:	e776      	b.n	80008c0 <HAL_RCC_OscConfig+0x1c>
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80009d2:	f7ff fdfb 	bl	80005cc <HAL_GetTick>
 80009d6:	1b80      	subs	r0, r0, r6
 80009d8:	2802      	cmp	r0, #2
 80009da:	d9ef      	bls.n	80009bc <HAL_RCC_OscConfig+0x118>
 80009dc:	e7a9      	b.n	8000932 <HAL_RCC_OscConfig+0x8e>
        __HAL_RCC_HSI_DISABLE();
 80009de:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 80009e0:	f7ff fdf4 	bl	80005cc <HAL_GetTick>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80009e4:	4d64      	ldr	r5, [pc, #400]	; (8000b78 <HAL_RCC_OscConfig+0x2d4>)
        tickstart = HAL_GetTick();
 80009e6:	4606      	mov	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80009e8:	682b      	ldr	r3, [r5, #0]
 80009ea:	0799      	lsls	r1, r3, #30
 80009ec:	f57f af68 	bpl.w	80008c0 <HAL_RCC_OscConfig+0x1c>
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80009f0:	f7ff fdec 	bl	80005cc <HAL_GetTick>
 80009f4:	1b80      	subs	r0, r0, r6
 80009f6:	2802      	cmp	r0, #2
 80009f8:	d9f6      	bls.n	80009e8 <HAL_RCC_OscConfig+0x144>
 80009fa:	e79a      	b.n	8000932 <HAL_RCC_OscConfig+0x8e>
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 80009fc:	6962      	ldr	r2, [r4, #20]
 80009fe:	4b60      	ldr	r3, [pc, #384]	; (8000b80 <HAL_RCC_OscConfig+0x2dc>)
 8000a00:	b17a      	cbz	r2, 8000a22 <HAL_RCC_OscConfig+0x17e>
      __HAL_RCC_LSI_ENABLE();
 8000a02:	2201      	movs	r2, #1
 8000a04:	601a      	str	r2, [r3, #0]
      tickstart = HAL_GetTick();
 8000a06:	f7ff fde1 	bl	80005cc <HAL_GetTick>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8000a0a:	4d5b      	ldr	r5, [pc, #364]	; (8000b78 <HAL_RCC_OscConfig+0x2d4>)
      tickstart = HAL_GetTick();
 8000a0c:	4606      	mov	r6, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8000a0e:	6f6b      	ldr	r3, [r5, #116]	; 0x74
 8000a10:	079f      	lsls	r7, r3, #30
 8000a12:	f53f af59 	bmi.w	80008c8 <HAL_RCC_OscConfig+0x24>
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8000a16:	f7ff fdd9 	bl	80005cc <HAL_GetTick>
 8000a1a:	1b80      	subs	r0, r0, r6
 8000a1c:	2802      	cmp	r0, #2
 8000a1e:	d9f6      	bls.n	8000a0e <HAL_RCC_OscConfig+0x16a>
 8000a20:	e787      	b.n	8000932 <HAL_RCC_OscConfig+0x8e>
      __HAL_RCC_LSI_DISABLE();
 8000a22:	601a      	str	r2, [r3, #0]
      tickstart = HAL_GetTick();
 8000a24:	f7ff fdd2 	bl	80005cc <HAL_GetTick>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8000a28:	4d53      	ldr	r5, [pc, #332]	; (8000b78 <HAL_RCC_OscConfig+0x2d4>)
      tickstart = HAL_GetTick();
 8000a2a:	4606      	mov	r6, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8000a2c:	6f6b      	ldr	r3, [r5, #116]	; 0x74
 8000a2e:	0798      	lsls	r0, r3, #30
 8000a30:	f57f af4a 	bpl.w	80008c8 <HAL_RCC_OscConfig+0x24>
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8000a34:	f7ff fdca 	bl	80005cc <HAL_GetTick>
 8000a38:	1b80      	subs	r0, r0, r6
 8000a3a:	2802      	cmp	r0, #2
 8000a3c:	d9f6      	bls.n	8000a2c <HAL_RCC_OscConfig+0x188>
 8000a3e:	e778      	b.n	8000932 <HAL_RCC_OscConfig+0x8e>
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8000a40:	4b4d      	ldr	r3, [pc, #308]	; (8000b78 <HAL_RCC_OscConfig+0x2d4>)
 8000a42:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8000a44:	f012 5280 	ands.w	r2, r2, #268435456	; 0x10000000
 8000a48:	d128      	bne.n	8000a9c <HAL_RCC_OscConfig+0x1f8>
      __HAL_RCC_PWR_CLK_ENABLE();
 8000a4a:	9201      	str	r2, [sp, #4]
 8000a4c:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8000a4e:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 8000a52:	641a      	str	r2, [r3, #64]	; 0x40
 8000a54:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000a56:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000a5a:	9301      	str	r3, [sp, #4]
 8000a5c:	9b01      	ldr	r3, [sp, #4]
      pwrclkchanged = SET;
 8000a5e:	2601      	movs	r6, #1
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8000a60:	4d48      	ldr	r5, [pc, #288]	; (8000b84 <HAL_RCC_OscConfig+0x2e0>)
 8000a62:	682b      	ldr	r3, [r5, #0]
 8000a64:	05d9      	lsls	r1, r3, #23
 8000a66:	d51b      	bpl.n	8000aa0 <HAL_RCC_OscConfig+0x1fc>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8000a68:	68a3      	ldr	r3, [r4, #8]
 8000a6a:	4d43      	ldr	r5, [pc, #268]	; (8000b78 <HAL_RCC_OscConfig+0x2d4>)
 8000a6c:	2b01      	cmp	r3, #1
 8000a6e:	d127      	bne.n	8000ac0 <HAL_RCC_OscConfig+0x21c>
 8000a70:	6f2b      	ldr	r3, [r5, #112]	; 0x70
 8000a72:	f043 0301 	orr.w	r3, r3, #1
 8000a76:	672b      	str	r3, [r5, #112]	; 0x70
      tickstart = HAL_GetTick();
 8000a78:	f7ff fda8 	bl	80005cc <HAL_GetTick>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8000a7c:	4d3e      	ldr	r5, [pc, #248]	; (8000b78 <HAL_RCC_OscConfig+0x2d4>)
      tickstart = HAL_GetTick();
 8000a7e:	4607      	mov	r7, r0
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8000a80:	f241 3888 	movw	r8, #5000	; 0x1388
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8000a84:	6f2b      	ldr	r3, [r5, #112]	; 0x70
 8000a86:	079b      	lsls	r3, r3, #30
 8000a88:	d539      	bpl.n	8000afe <HAL_RCC_OscConfig+0x25a>
    if(pwrclkchanged == SET)
 8000a8a:	2e00      	cmp	r6, #0
 8000a8c:	f43f af20 	beq.w	80008d0 <HAL_RCC_OscConfig+0x2c>
      __HAL_RCC_PWR_CLK_DISABLE();
 8000a90:	4a39      	ldr	r2, [pc, #228]	; (8000b78 <HAL_RCC_OscConfig+0x2d4>)
 8000a92:	6c13      	ldr	r3, [r2, #64]	; 0x40
 8000a94:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8000a98:	6413      	str	r3, [r2, #64]	; 0x40
 8000a9a:	e719      	b.n	80008d0 <HAL_RCC_OscConfig+0x2c>
    FlagStatus       pwrclkchanged = RESET;
 8000a9c:	2600      	movs	r6, #0
 8000a9e:	e7df      	b.n	8000a60 <HAL_RCC_OscConfig+0x1bc>
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8000aa0:	682b      	ldr	r3, [r5, #0]
 8000aa2:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8000aa6:	602b      	str	r3, [r5, #0]
      tickstart = HAL_GetTick();
 8000aa8:	f7ff fd90 	bl	80005cc <HAL_GetTick>
 8000aac:	4607      	mov	r7, r0
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8000aae:	682b      	ldr	r3, [r5, #0]
 8000ab0:	05da      	lsls	r2, r3, #23
 8000ab2:	d4d9      	bmi.n	8000a68 <HAL_RCC_OscConfig+0x1c4>
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8000ab4:	f7ff fd8a 	bl	80005cc <HAL_GetTick>
 8000ab8:	1bc0      	subs	r0, r0, r7
 8000aba:	2802      	cmp	r0, #2
 8000abc:	d9f7      	bls.n	8000aae <HAL_RCC_OscConfig+0x20a>
 8000abe:	e738      	b.n	8000932 <HAL_RCC_OscConfig+0x8e>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8000ac0:	2b05      	cmp	r3, #5
 8000ac2:	d104      	bne.n	8000ace <HAL_RCC_OscConfig+0x22a>
 8000ac4:	6f2b      	ldr	r3, [r5, #112]	; 0x70
 8000ac6:	f043 0304 	orr.w	r3, r3, #4
 8000aca:	672b      	str	r3, [r5, #112]	; 0x70
 8000acc:	e7d0      	b.n	8000a70 <HAL_RCC_OscConfig+0x1cc>
 8000ace:	6f2a      	ldr	r2, [r5, #112]	; 0x70
 8000ad0:	f022 0201 	bic.w	r2, r2, #1
 8000ad4:	672a      	str	r2, [r5, #112]	; 0x70
 8000ad6:	6f2a      	ldr	r2, [r5, #112]	; 0x70
 8000ad8:	f022 0204 	bic.w	r2, r2, #4
 8000adc:	672a      	str	r2, [r5, #112]	; 0x70
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8000ade:	2b00      	cmp	r3, #0
 8000ae0:	d1ca      	bne.n	8000a78 <HAL_RCC_OscConfig+0x1d4>
      tickstart = HAL_GetTick();
 8000ae2:	f7ff fd73 	bl	80005cc <HAL_GetTick>
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8000ae6:	f241 3888 	movw	r8, #5000	; 0x1388
      tickstart = HAL_GetTick();
 8000aea:	4607      	mov	r7, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8000aec:	6f2b      	ldr	r3, [r5, #112]	; 0x70
 8000aee:	0798      	lsls	r0, r3, #30
 8000af0:	d5cb      	bpl.n	8000a8a <HAL_RCC_OscConfig+0x1e6>
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8000af2:	f7ff fd6b 	bl	80005cc <HAL_GetTick>
 8000af6:	1bc0      	subs	r0, r0, r7
 8000af8:	4540      	cmp	r0, r8
 8000afa:	d9f7      	bls.n	8000aec <HAL_RCC_OscConfig+0x248>
 8000afc:	e719      	b.n	8000932 <HAL_RCC_OscConfig+0x8e>
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8000afe:	f7ff fd65 	bl	80005cc <HAL_GetTick>
 8000b02:	1bc0      	subs	r0, r0, r7
 8000b04:	4540      	cmp	r0, r8
 8000b06:	d9bd      	bls.n	8000a84 <HAL_RCC_OscConfig+0x1e0>
 8000b08:	e713      	b.n	8000932 <HAL_RCC_OscConfig+0x8e>
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8000b0a:	4d1b      	ldr	r5, [pc, #108]	; (8000b78 <HAL_RCC_OscConfig+0x2d4>)
 8000b0c:	68ab      	ldr	r3, [r5, #8]
 8000b0e:	f003 030c 	and.w	r3, r3, #12
 8000b12:	2b08      	cmp	r3, #8
 8000b14:	f43f aeca 	beq.w	80008ac <HAL_RCC_OscConfig+0x8>
 8000b18:	4e1b      	ldr	r6, [pc, #108]	; (8000b88 <HAL_RCC_OscConfig+0x2e4>)
 8000b1a:	2300      	movs	r3, #0
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8000b1c:	2a02      	cmp	r2, #2
        __HAL_RCC_PLL_DISABLE();
 8000b1e:	6033      	str	r3, [r6, #0]
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8000b20:	d134      	bne.n	8000b8c <HAL_RCC_OscConfig+0x2e8>
        tickstart = HAL_GetTick();
 8000b22:	f7ff fd53 	bl	80005cc <HAL_GetTick>
 8000b26:	4607      	mov	r7, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8000b28:	682b      	ldr	r3, [r5, #0]
 8000b2a:	0199      	lsls	r1, r3, #6
 8000b2c:	d41e      	bmi.n	8000b6c <HAL_RCC_OscConfig+0x2c8>
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8000b2e:	6a22      	ldr	r2, [r4, #32]
 8000b30:	69e3      	ldr	r3, [r4, #28]
 8000b32:	4313      	orrs	r3, r2
 8000b34:	6a62      	ldr	r2, [r4, #36]	; 0x24
 8000b36:	ea43 1382 	orr.w	r3, r3, r2, lsl #6
 8000b3a:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
 8000b3c:	ea43 6302 	orr.w	r3, r3, r2, lsl #24
 8000b40:	6aa2      	ldr	r2, [r4, #40]	; 0x28
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8000b42:	4c0d      	ldr	r4, [pc, #52]	; (8000b78 <HAL_RCC_OscConfig+0x2d4>)
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8000b44:	0852      	lsrs	r2, r2, #1
 8000b46:	3a01      	subs	r2, #1
 8000b48:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000b4c:	606b      	str	r3, [r5, #4]
        __HAL_RCC_PLL_ENABLE();
 8000b4e:	2301      	movs	r3, #1
 8000b50:	6033      	str	r3, [r6, #0]
        tickstart = HAL_GetTick();
 8000b52:	f7ff fd3b 	bl	80005cc <HAL_GetTick>
 8000b56:	4605      	mov	r5, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8000b58:	6823      	ldr	r3, [r4, #0]
 8000b5a:	019a      	lsls	r2, r3, #6
 8000b5c:	f53f aebc 	bmi.w	80008d8 <HAL_RCC_OscConfig+0x34>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8000b60:	f7ff fd34 	bl	80005cc <HAL_GetTick>
 8000b64:	1b40      	subs	r0, r0, r5
 8000b66:	2802      	cmp	r0, #2
 8000b68:	d9f6      	bls.n	8000b58 <HAL_RCC_OscConfig+0x2b4>
 8000b6a:	e6e2      	b.n	8000932 <HAL_RCC_OscConfig+0x8e>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8000b6c:	f7ff fd2e 	bl	80005cc <HAL_GetTick>
 8000b70:	1bc0      	subs	r0, r0, r7
 8000b72:	2802      	cmp	r0, #2
 8000b74:	d9d8      	bls.n	8000b28 <HAL_RCC_OscConfig+0x284>
 8000b76:	e6dc      	b.n	8000932 <HAL_RCC_OscConfig+0x8e>
 8000b78:	40023800 	.word	0x40023800
 8000b7c:	42470000 	.word	0x42470000
 8000b80:	42470e80 	.word	0x42470e80
 8000b84:	40007000 	.word	0x40007000
 8000b88:	42470060 	.word	0x42470060
        tickstart = HAL_GetTick();
 8000b8c:	f7ff fd1e 	bl	80005cc <HAL_GetTick>
 8000b90:	4604      	mov	r4, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8000b92:	682b      	ldr	r3, [r5, #0]
 8000b94:	019b      	lsls	r3, r3, #6
 8000b96:	f57f ae9f 	bpl.w	80008d8 <HAL_RCC_OscConfig+0x34>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8000b9a:	f7ff fd17 	bl	80005cc <HAL_GetTick>
 8000b9e:	1b00      	subs	r0, r0, r4
 8000ba0:	2802      	cmp	r0, #2
 8000ba2:	d9f6      	bls.n	8000b92 <HAL_RCC_OscConfig+0x2ee>
 8000ba4:	e6c5      	b.n	8000932 <HAL_RCC_OscConfig+0x8e>
 8000ba6:	bf00      	nop

08000ba8 <HAL_RCC_GetSysClockFreq>:
{
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
  uint32_t sysclockfreq = 0U;

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8000ba8:	4913      	ldr	r1, [pc, #76]	; (8000bf8 <HAL_RCC_GetSysClockFreq+0x50>)
{
 8000baa:	b508      	push	{r3, lr}
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8000bac:	688b      	ldr	r3, [r1, #8]
 8000bae:	f003 030c 	and.w	r3, r3, #12
 8000bb2:	2b04      	cmp	r3, #4
 8000bb4:	d003      	beq.n	8000bbe <HAL_RCC_GetSysClockFreq+0x16>
 8000bb6:	2b08      	cmp	r3, #8
 8000bb8:	d003      	beq.n	8000bc2 <HAL_RCC_GetSysClockFreq+0x1a>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8000bba:	4810      	ldr	r0, [pc, #64]	; (8000bfc <HAL_RCC_GetSysClockFreq+0x54>)
      sysclockfreq = HSI_VALUE;
      break;
    }
  }
  return sysclockfreq;
}
 8000bbc:	bd08      	pop	{r3, pc}
      sysclockfreq = HSE_VALUE;
 8000bbe:	4810      	ldr	r0, [pc, #64]	; (8000c00 <HAL_RCC_GetSysClockFreq+0x58>)
 8000bc0:	bd08      	pop	{r3, pc}
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8000bc2:	684a      	ldr	r2, [r1, #4]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8000bc4:	684b      	ldr	r3, [r1, #4]
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8000bc6:	6849      	ldr	r1, [r1, #4]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8000bc8:	f413 0380 	ands.w	r3, r3, #4194304	; 0x400000
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8000bcc:	bf14      	ite	ne
 8000bce:	480c      	ldrne	r0, [pc, #48]	; (8000c00 <HAL_RCC_GetSysClockFreq+0x58>)
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8000bd0:	480a      	ldreq	r0, [pc, #40]	; (8000bfc <HAL_RCC_GetSysClockFreq+0x54>)
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8000bd2:	f3c1 1188 	ubfx	r1, r1, #6, #9
 8000bd6:	bf18      	it	ne
 8000bd8:	2300      	movne	r3, #0
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8000bda:	f002 023f 	and.w	r2, r2, #63	; 0x3f
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8000bde:	fba1 0100 	umull	r0, r1, r1, r0
 8000be2:	f7ff fb45 	bl	8000270 <__aeabi_uldivmod>
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8000be6:	4b04      	ldr	r3, [pc, #16]	; (8000bf8 <HAL_RCC_GetSysClockFreq+0x50>)
 8000be8:	685b      	ldr	r3, [r3, #4]
 8000bea:	f3c3 4301 	ubfx	r3, r3, #16, #2
 8000bee:	3301      	adds	r3, #1
 8000bf0:	005b      	lsls	r3, r3, #1
      sysclockfreq = pllvco/pllp;
 8000bf2:	fbb0 f0f3 	udiv	r0, r0, r3
 8000bf6:	bd08      	pop	{r3, pc}
 8000bf8:	40023800 	.word	0x40023800
 8000bfc:	00f42400 	.word	0x00f42400
 8000c00:	017d7840 	.word	0x017d7840

08000c04 <HAL_RCC_ClockConfig>:
{
 8000c04:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8000c08:	460d      	mov	r5, r1
  if(RCC_ClkInitStruct == NULL)
 8000c0a:	4604      	mov	r4, r0
 8000c0c:	b910      	cbnz	r0, 8000c14 <HAL_RCC_ClockConfig+0x10>
    return HAL_ERROR;
 8000c0e:	2001      	movs	r0, #1
 8000c10:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8000c14:	4b44      	ldr	r3, [pc, #272]	; (8000d28 <HAL_RCC_ClockConfig+0x124>)
 8000c16:	681a      	ldr	r2, [r3, #0]
 8000c18:	f002 020f 	and.w	r2, r2, #15
 8000c1c:	428a      	cmp	r2, r1
 8000c1e:	d328      	bcc.n	8000c72 <HAL_RCC_ClockConfig+0x6e>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8000c20:	6821      	ldr	r1, [r4, #0]
 8000c22:	078f      	lsls	r7, r1, #30
 8000c24:	d42d      	bmi.n	8000c82 <HAL_RCC_ClockConfig+0x7e>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8000c26:	07c8      	lsls	r0, r1, #31
 8000c28:	d440      	bmi.n	8000cac <HAL_RCC_ClockConfig+0xa8>
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8000c2a:	4b3f      	ldr	r3, [pc, #252]	; (8000d28 <HAL_RCC_ClockConfig+0x124>)
 8000c2c:	681a      	ldr	r2, [r3, #0]
 8000c2e:	f002 020f 	and.w	r2, r2, #15
 8000c32:	4295      	cmp	r5, r2
 8000c34:	d366      	bcc.n	8000d04 <HAL_RCC_ClockConfig+0x100>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8000c36:	6822      	ldr	r2, [r4, #0]
 8000c38:	0751      	lsls	r1, r2, #29
 8000c3a:	d46c      	bmi.n	8000d16 <HAL_RCC_ClockConfig+0x112>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8000c3c:	0713      	lsls	r3, r2, #28
 8000c3e:	d507      	bpl.n	8000c50 <HAL_RCC_ClockConfig+0x4c>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8000c40:	4a3a      	ldr	r2, [pc, #232]	; (8000d2c <HAL_RCC_ClockConfig+0x128>)
 8000c42:	6921      	ldr	r1, [r4, #16]
 8000c44:	6893      	ldr	r3, [r2, #8]
 8000c46:	f423 4360 	bic.w	r3, r3, #57344	; 0xe000
 8000c4a:	ea43 03c1 	orr.w	r3, r3, r1, lsl #3
 8000c4e:	6093      	str	r3, [r2, #8]
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8000c50:	f7ff ffaa 	bl	8000ba8 <HAL_RCC_GetSysClockFreq>
 8000c54:	4b35      	ldr	r3, [pc, #212]	; (8000d2c <HAL_RCC_ClockConfig+0x128>)
 8000c56:	4a36      	ldr	r2, [pc, #216]	; (8000d30 <HAL_RCC_ClockConfig+0x12c>)
 8000c58:	689b      	ldr	r3, [r3, #8]
 8000c5a:	f3c3 1303 	ubfx	r3, r3, #4, #4
 8000c5e:	5cd3      	ldrb	r3, [r2, r3]
 8000c60:	40d8      	lsrs	r0, r3
 8000c62:	4b34      	ldr	r3, [pc, #208]	; (8000d34 <HAL_RCC_ClockConfig+0x130>)
 8000c64:	6018      	str	r0, [r3, #0]
  HAL_InitTick (TICK_INT_PRIORITY);
 8000c66:	2000      	movs	r0, #0
 8000c68:	f000 ff84 	bl	8001b74 <HAL_InitTick>
  return HAL_OK;
 8000c6c:	2000      	movs	r0, #0
 8000c6e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    __HAL_FLASH_SET_LATENCY(FLatency);
 8000c72:	b2ca      	uxtb	r2, r1
 8000c74:	701a      	strb	r2, [r3, #0]
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8000c76:	681b      	ldr	r3, [r3, #0]
 8000c78:	f003 030f 	and.w	r3, r3, #15
 8000c7c:	4299      	cmp	r1, r3
 8000c7e:	d1c6      	bne.n	8000c0e <HAL_RCC_ClockConfig+0xa>
 8000c80:	e7ce      	b.n	8000c20 <HAL_RCC_ClockConfig+0x1c>
 8000c82:	4b2a      	ldr	r3, [pc, #168]	; (8000d2c <HAL_RCC_ClockConfig+0x128>)
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8000c84:	f011 0f04 	tst.w	r1, #4
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8000c88:	bf1e      	ittt	ne
 8000c8a:	689a      	ldrne	r2, [r3, #8]
 8000c8c:	f442 52e0 	orrne.w	r2, r2, #7168	; 0x1c00
 8000c90:	609a      	strne	r2, [r3, #8]
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8000c92:	070e      	lsls	r6, r1, #28
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8000c94:	bf42      	ittt	mi
 8000c96:	689a      	ldrmi	r2, [r3, #8]
 8000c98:	f442 4260 	orrmi.w	r2, r2, #57344	; 0xe000
 8000c9c:	609a      	strmi	r2, [r3, #8]
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8000c9e:	689a      	ldr	r2, [r3, #8]
 8000ca0:	68a0      	ldr	r0, [r4, #8]
 8000ca2:	f022 02f0 	bic.w	r2, r2, #240	; 0xf0
 8000ca6:	4302      	orrs	r2, r0
 8000ca8:	609a      	str	r2, [r3, #8]
 8000caa:	e7bc      	b.n	8000c26 <HAL_RCC_ClockConfig+0x22>
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8000cac:	6862      	ldr	r2, [r4, #4]
 8000cae:	4b1f      	ldr	r3, [pc, #124]	; (8000d2c <HAL_RCC_ClockConfig+0x128>)
 8000cb0:	2a01      	cmp	r2, #1
 8000cb2:	d11d      	bne.n	8000cf0 <HAL_RCC_ClockConfig+0xec>
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8000cb4:	681b      	ldr	r3, [r3, #0]
 8000cb6:	f413 3f00 	tst.w	r3, #131072	; 0x20000
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8000cba:	d0a8      	beq.n	8000c0e <HAL_RCC_ClockConfig+0xa>
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8000cbc:	4e1b      	ldr	r6, [pc, #108]	; (8000d2c <HAL_RCC_ClockConfig+0x128>)
 8000cbe:	68b3      	ldr	r3, [r6, #8]
 8000cc0:	f023 0303 	bic.w	r3, r3, #3
 8000cc4:	4313      	orrs	r3, r2
 8000cc6:	60b3      	str	r3, [r6, #8]
    tickstart = HAL_GetTick();
 8000cc8:	f7ff fc80 	bl	80005cc <HAL_GetTick>
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8000ccc:	f241 3888 	movw	r8, #5000	; 0x1388
    tickstart = HAL_GetTick();
 8000cd0:	4607      	mov	r7, r0
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8000cd2:	68b3      	ldr	r3, [r6, #8]
 8000cd4:	6862      	ldr	r2, [r4, #4]
 8000cd6:	f003 030c 	and.w	r3, r3, #12
 8000cda:	ebb3 0f82 	cmp.w	r3, r2, lsl #2
 8000cde:	d0a4      	beq.n	8000c2a <HAL_RCC_ClockConfig+0x26>
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8000ce0:	f7ff fc74 	bl	80005cc <HAL_GetTick>
 8000ce4:	1bc0      	subs	r0, r0, r7
 8000ce6:	4540      	cmp	r0, r8
 8000ce8:	d9f3      	bls.n	8000cd2 <HAL_RCC_ClockConfig+0xce>
        return HAL_TIMEOUT;
 8000cea:	2003      	movs	r0, #3
}
 8000cec:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8000cf0:	1e91      	subs	r1, r2, #2
 8000cf2:	2901      	cmp	r1, #1
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8000cf4:	681b      	ldr	r3, [r3, #0]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8000cf6:	d802      	bhi.n	8000cfe <HAL_RCC_ClockConfig+0xfa>
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8000cf8:	f013 7f00 	tst.w	r3, #33554432	; 0x2000000
 8000cfc:	e7dd      	b.n	8000cba <HAL_RCC_ClockConfig+0xb6>
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8000cfe:	f013 0f02 	tst.w	r3, #2
 8000d02:	e7da      	b.n	8000cba <HAL_RCC_ClockConfig+0xb6>
    __HAL_FLASH_SET_LATENCY(FLatency);
 8000d04:	b2ea      	uxtb	r2, r5
 8000d06:	701a      	strb	r2, [r3, #0]
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8000d08:	681b      	ldr	r3, [r3, #0]
 8000d0a:	f003 030f 	and.w	r3, r3, #15
 8000d0e:	429d      	cmp	r5, r3
 8000d10:	f47f af7d 	bne.w	8000c0e <HAL_RCC_ClockConfig+0xa>
 8000d14:	e78f      	b.n	8000c36 <HAL_RCC_ClockConfig+0x32>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8000d16:	4905      	ldr	r1, [pc, #20]	; (8000d2c <HAL_RCC_ClockConfig+0x128>)
 8000d18:	68e0      	ldr	r0, [r4, #12]
 8000d1a:	688b      	ldr	r3, [r1, #8]
 8000d1c:	f423 53e0 	bic.w	r3, r3, #7168	; 0x1c00
 8000d20:	4303      	orrs	r3, r0
 8000d22:	608b      	str	r3, [r1, #8]
 8000d24:	e78a      	b.n	8000c3c <HAL_RCC_ClockConfig+0x38>
 8000d26:	bf00      	nop
 8000d28:	40023c00 	.word	0x40023c00
 8000d2c:	40023800 	.word	0x40023800
 8000d30:	08002e30 	.word	0x08002e30
 8000d34:	20000004 	.word	0x20000004

08000d38 <HAL_RCC_GetPCLK1Freq>:
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8000d38:	4b04      	ldr	r3, [pc, #16]	; (8000d4c <HAL_RCC_GetPCLK1Freq+0x14>)
 8000d3a:	4a05      	ldr	r2, [pc, #20]	; (8000d50 <HAL_RCC_GetPCLK1Freq+0x18>)
 8000d3c:	689b      	ldr	r3, [r3, #8]
 8000d3e:	f3c3 2382 	ubfx	r3, r3, #10, #3
 8000d42:	5cd3      	ldrb	r3, [r2, r3]
 8000d44:	4a03      	ldr	r2, [pc, #12]	; (8000d54 <HAL_RCC_GetPCLK1Freq+0x1c>)
 8000d46:	6810      	ldr	r0, [r2, #0]
}
 8000d48:	40d8      	lsrs	r0, r3
 8000d4a:	4770      	bx	lr
 8000d4c:	40023800 	.word	0x40023800
 8000d50:	08002e40 	.word	0x08002e40
 8000d54:	20000004 	.word	0x20000004

08000d58 <HAL_RCC_GetPCLK2Freq>:
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8000d58:	4b04      	ldr	r3, [pc, #16]	; (8000d6c <HAL_RCC_GetPCLK2Freq+0x14>)
 8000d5a:	4a05      	ldr	r2, [pc, #20]	; (8000d70 <HAL_RCC_GetPCLK2Freq+0x18>)
 8000d5c:	689b      	ldr	r3, [r3, #8]
 8000d5e:	f3c3 3342 	ubfx	r3, r3, #13, #3
 8000d62:	5cd3      	ldrb	r3, [r2, r3]
 8000d64:	4a03      	ldr	r2, [pc, #12]	; (8000d74 <HAL_RCC_GetPCLK2Freq+0x1c>)
 8000d66:	6810      	ldr	r0, [r2, #0]
}
 8000d68:	40d8      	lsrs	r0, r3
 8000d6a:	4770      	bx	lr
 8000d6c:	40023800 	.word	0x40023800
 8000d70:	08002e40 	.word	0x08002e40
 8000d74:	20000004 	.word	0x20000004

08000d78 <HAL_RCC_GetClockConfig>:
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 8000d78:	230f      	movs	r3, #15
 8000d7a:	6003      	str	r3, [r0, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 8000d7c:	4b0b      	ldr	r3, [pc, #44]	; (8000dac <HAL_RCC_GetClockConfig+0x34>)
 8000d7e:	689a      	ldr	r2, [r3, #8]
 8000d80:	f002 0203 	and.w	r2, r2, #3
 8000d84:	6042      	str	r2, [r0, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 8000d86:	689a      	ldr	r2, [r3, #8]
 8000d88:	f002 02f0 	and.w	r2, r2, #240	; 0xf0
 8000d8c:	6082      	str	r2, [r0, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 8000d8e:	689a      	ldr	r2, [r3, #8]
 8000d90:	f402 52e0 	and.w	r2, r2, #7168	; 0x1c00
 8000d94:	60c2      	str	r2, [r0, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3U);
 8000d96:	689b      	ldr	r3, [r3, #8]
 8000d98:	08db      	lsrs	r3, r3, #3
 8000d9a:	f403 53e0 	and.w	r3, r3, #7168	; 0x1c00
 8000d9e:	6103      	str	r3, [r0, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 8000da0:	4b03      	ldr	r3, [pc, #12]	; (8000db0 <HAL_RCC_GetClockConfig+0x38>)
 8000da2:	681b      	ldr	r3, [r3, #0]
 8000da4:	f003 030f 	and.w	r3, r3, #15
 8000da8:	600b      	str	r3, [r1, #0]
 8000daa:	4770      	bx	lr
 8000dac:	40023800 	.word	0x40023800
 8000db0:	40023c00 	.word	0x40023c00

08000db4 <HAL_TIM_Base_MspInit>:
 8000db4:	4770      	bx	lr

08000db6 <HAL_TIM_Base_Start_IT>:

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8000db6:	6803      	ldr	r3, [r0, #0]
 8000db8:	68da      	ldr	r2, [r3, #12]
 8000dba:	f042 0201 	orr.w	r2, r2, #1
 8000dbe:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8000dc0:	689a      	ldr	r2, [r3, #8]
 8000dc2:	f002 0207 	and.w	r2, r2, #7
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8000dc6:	2a06      	cmp	r2, #6
  {
    __HAL_TIM_ENABLE(htim);
 8000dc8:	bf1e      	ittt	ne
 8000dca:	681a      	ldrne	r2, [r3, #0]
 8000dcc:	f042 0201 	orrne.w	r2, r2, #1
 8000dd0:	601a      	strne	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
}
 8000dd2:	2000      	movs	r0, #0
 8000dd4:	4770      	bx	lr

08000dd6 <HAL_TIM_OC_DelayElapsedCallback>:
 8000dd6:	4770      	bx	lr

08000dd8 <HAL_TIM_IC_CaptureCallback>:
 8000dd8:	4770      	bx	lr

08000dda <HAL_TIM_PWM_PulseFinishedCallback>:
 8000dda:	4770      	bx	lr

08000ddc <HAL_TIM_TriggerCallback>:
 8000ddc:	4770      	bx	lr

08000dde <HAL_TIM_IRQHandler>:
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8000dde:	6803      	ldr	r3, [r0, #0]
 8000de0:	691a      	ldr	r2, [r3, #16]
 8000de2:	0791      	lsls	r1, r2, #30
{
 8000de4:	b510      	push	{r4, lr}
 8000de6:	4604      	mov	r4, r0
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8000de8:	d50e      	bpl.n	8000e08 <HAL_TIM_IRQHandler+0x2a>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8000dea:	68da      	ldr	r2, [r3, #12]
 8000dec:	0792      	lsls	r2, r2, #30
 8000dee:	d50b      	bpl.n	8000e08 <HAL_TIM_IRQHandler+0x2a>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8000df0:	f06f 0202 	mvn.w	r2, #2
 8000df4:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8000df6:	699b      	ldr	r3, [r3, #24]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8000df8:	2201      	movs	r2, #1
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8000dfa:	079b      	lsls	r3, r3, #30
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8000dfc:	7702      	strb	r2, [r0, #28]
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8000dfe:	d077      	beq.n	8000ef0 <HAL_TIM_IRQHandler+0x112>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8000e00:	f7ff ffea 	bl	8000dd8 <HAL_TIM_IC_CaptureCallback>
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
          HAL_TIM_PWM_PulseFinishedCallback(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8000e04:	2300      	movs	r3, #0
 8000e06:	7723      	strb	r3, [r4, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8000e08:	6823      	ldr	r3, [r4, #0]
 8000e0a:	691a      	ldr	r2, [r3, #16]
 8000e0c:	0750      	lsls	r0, r2, #29
 8000e0e:	d510      	bpl.n	8000e32 <HAL_TIM_IRQHandler+0x54>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8000e10:	68da      	ldr	r2, [r3, #12]
 8000e12:	0751      	lsls	r1, r2, #29
 8000e14:	d50d      	bpl.n	8000e32 <HAL_TIM_IRQHandler+0x54>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8000e16:	f06f 0204 	mvn.w	r2, #4
 8000e1a:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8000e1c:	699b      	ldr	r3, [r3, #24]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8000e1e:	2202      	movs	r2, #2
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8000e20:	f413 7f40 	tst.w	r3, #768	; 0x300
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8000e24:	7722      	strb	r2, [r4, #28]
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8000e26:	4620      	mov	r0, r4
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8000e28:	d068      	beq.n	8000efc <HAL_TIM_IRQHandler+0x11e>
        HAL_TIM_IC_CaptureCallback(htim);
 8000e2a:	f7ff ffd5 	bl	8000dd8 <HAL_TIM_IC_CaptureCallback>
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
        HAL_TIM_PWM_PulseFinishedCallback(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8000e2e:	2300      	movs	r3, #0
 8000e30:	7723      	strb	r3, [r4, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8000e32:	6823      	ldr	r3, [r4, #0]
 8000e34:	691a      	ldr	r2, [r3, #16]
 8000e36:	0712      	lsls	r2, r2, #28
 8000e38:	d50f      	bpl.n	8000e5a <HAL_TIM_IRQHandler+0x7c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8000e3a:	68da      	ldr	r2, [r3, #12]
 8000e3c:	0710      	lsls	r0, r2, #28
 8000e3e:	d50c      	bpl.n	8000e5a <HAL_TIM_IRQHandler+0x7c>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8000e40:	f06f 0208 	mvn.w	r2, #8
 8000e44:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8000e46:	69db      	ldr	r3, [r3, #28]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8000e48:	2204      	movs	r2, #4
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8000e4a:	0799      	lsls	r1, r3, #30
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8000e4c:	7722      	strb	r2, [r4, #28]
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8000e4e:	4620      	mov	r0, r4
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8000e50:	d05a      	beq.n	8000f08 <HAL_TIM_IRQHandler+0x12a>
        HAL_TIM_IC_CaptureCallback(htim);
 8000e52:	f7ff ffc1 	bl	8000dd8 <HAL_TIM_IC_CaptureCallback>
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
        HAL_TIM_PWM_PulseFinishedCallback(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8000e56:	2300      	movs	r3, #0
 8000e58:	7723      	strb	r3, [r4, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8000e5a:	6823      	ldr	r3, [r4, #0]
 8000e5c:	691a      	ldr	r2, [r3, #16]
 8000e5e:	06d2      	lsls	r2, r2, #27
 8000e60:	d510      	bpl.n	8000e84 <HAL_TIM_IRQHandler+0xa6>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8000e62:	68da      	ldr	r2, [r3, #12]
 8000e64:	06d0      	lsls	r0, r2, #27
 8000e66:	d50d      	bpl.n	8000e84 <HAL_TIM_IRQHandler+0xa6>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8000e68:	f06f 0210 	mvn.w	r2, #16
 8000e6c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8000e6e:	69db      	ldr	r3, [r3, #28]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8000e70:	2208      	movs	r2, #8
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8000e72:	f413 7f40 	tst.w	r3, #768	; 0x300
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8000e76:	7722      	strb	r2, [r4, #28]
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8000e78:	4620      	mov	r0, r4
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8000e7a:	d04b      	beq.n	8000f14 <HAL_TIM_IRQHandler+0x136>
        HAL_TIM_IC_CaptureCallback(htim);
 8000e7c:	f7ff ffac 	bl	8000dd8 <HAL_TIM_IC_CaptureCallback>
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
        HAL_TIM_PWM_PulseFinishedCallback(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8000e80:	2300      	movs	r3, #0
 8000e82:	7723      	strb	r3, [r4, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8000e84:	6823      	ldr	r3, [r4, #0]
 8000e86:	691a      	ldr	r2, [r3, #16]
 8000e88:	07d1      	lsls	r1, r2, #31
 8000e8a:	d508      	bpl.n	8000e9e <HAL_TIM_IRQHandler+0xc0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8000e8c:	68da      	ldr	r2, [r3, #12]
 8000e8e:	07d2      	lsls	r2, r2, #31
 8000e90:	d505      	bpl.n	8000e9e <HAL_TIM_IRQHandler+0xc0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8000e92:	f06f 0201 	mvn.w	r2, #1
 8000e96:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8000e98:	4620      	mov	r0, r4
 8000e9a:	f000 fdd1 	bl	8001a40 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8000e9e:	6823      	ldr	r3, [r4, #0]
 8000ea0:	691a      	ldr	r2, [r3, #16]
 8000ea2:	0610      	lsls	r0, r2, #24
 8000ea4:	d508      	bpl.n	8000eb8 <HAL_TIM_IRQHandler+0xda>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8000ea6:	68da      	ldr	r2, [r3, #12]
 8000ea8:	0611      	lsls	r1, r2, #24
 8000eaa:	d505      	bpl.n	8000eb8 <HAL_TIM_IRQHandler+0xda>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8000eac:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8000eb0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8000eb2:	4620      	mov	r0, r4
 8000eb4:	f000 f8b7 	bl	8001026 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8000eb8:	6823      	ldr	r3, [r4, #0]
 8000eba:	691a      	ldr	r2, [r3, #16]
 8000ebc:	0652      	lsls	r2, r2, #25
 8000ebe:	d508      	bpl.n	8000ed2 <HAL_TIM_IRQHandler+0xf4>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8000ec0:	68da      	ldr	r2, [r3, #12]
 8000ec2:	0650      	lsls	r0, r2, #25
 8000ec4:	d505      	bpl.n	8000ed2 <HAL_TIM_IRQHandler+0xf4>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8000ec6:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8000eca:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8000ecc:	4620      	mov	r0, r4
 8000ece:	f7ff ff85 	bl	8000ddc <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8000ed2:	6823      	ldr	r3, [r4, #0]
 8000ed4:	691a      	ldr	r2, [r3, #16]
 8000ed6:	0691      	lsls	r1, r2, #26
 8000ed8:	d522      	bpl.n	8000f20 <HAL_TIM_IRQHandler+0x142>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8000eda:	68da      	ldr	r2, [r3, #12]
 8000edc:	0692      	lsls	r2, r2, #26
 8000ede:	d51f      	bpl.n	8000f20 <HAL_TIM_IRQHandler+0x142>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8000ee0:	f06f 0220 	mvn.w	r2, #32
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8000ee4:	4620      	mov	r0, r4
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8000ee6:	611a      	str	r2, [r3, #16]
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8000ee8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
      HAL_TIMEx_CommutCallback(htim);
 8000eec:	f000 b89a 	b.w	8001024 <HAL_TIMEx_CommutCallback>
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8000ef0:	f7ff ff71 	bl	8000dd6 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8000ef4:	4620      	mov	r0, r4
 8000ef6:	f7ff ff70 	bl	8000dda <HAL_TIM_PWM_PulseFinishedCallback>
 8000efa:	e783      	b.n	8000e04 <HAL_TIM_IRQHandler+0x26>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8000efc:	f7ff ff6b 	bl	8000dd6 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8000f00:	4620      	mov	r0, r4
 8000f02:	f7ff ff6a 	bl	8000dda <HAL_TIM_PWM_PulseFinishedCallback>
 8000f06:	e792      	b.n	8000e2e <HAL_TIM_IRQHandler+0x50>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8000f08:	f7ff ff65 	bl	8000dd6 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8000f0c:	4620      	mov	r0, r4
 8000f0e:	f7ff ff64 	bl	8000dda <HAL_TIM_PWM_PulseFinishedCallback>
 8000f12:	e7a0      	b.n	8000e56 <HAL_TIM_IRQHandler+0x78>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8000f14:	f7ff ff5f 	bl	8000dd6 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8000f18:	4620      	mov	r0, r4
 8000f1a:	f7ff ff5e 	bl	8000dda <HAL_TIM_PWM_PulseFinishedCallback>
 8000f1e:	e7af      	b.n	8000e80 <HAL_TIM_IRQHandler+0xa2>
 8000f20:	bd10      	pop	{r4, pc}
	...

08000f24 <TIM_Base_SetConfig>:
{
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8000f24:	4a30      	ldr	r2, [pc, #192]	; (8000fe8 <TIM_Base_SetConfig+0xc4>)
  tmpcr1 = TIMx->CR1;
 8000f26:	6803      	ldr	r3, [r0, #0]
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8000f28:	4290      	cmp	r0, r2
 8000f2a:	d012      	beq.n	8000f52 <TIM_Base_SetConfig+0x2e>
 8000f2c:	f1b0 4f80 	cmp.w	r0, #1073741824	; 0x40000000
 8000f30:	d00f      	beq.n	8000f52 <TIM_Base_SetConfig+0x2e>
 8000f32:	f5a2 427c 	sub.w	r2, r2, #64512	; 0xfc00
 8000f36:	4290      	cmp	r0, r2
 8000f38:	d00b      	beq.n	8000f52 <TIM_Base_SetConfig+0x2e>
 8000f3a:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8000f3e:	4290      	cmp	r0, r2
 8000f40:	d007      	beq.n	8000f52 <TIM_Base_SetConfig+0x2e>
 8000f42:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8000f46:	4290      	cmp	r0, r2
 8000f48:	d003      	beq.n	8000f52 <TIM_Base_SetConfig+0x2e>
 8000f4a:	f502 4278 	add.w	r2, r2, #63488	; 0xf800
 8000f4e:	4290      	cmp	r0, r2
 8000f50:	d119      	bne.n	8000f86 <TIM_Base_SetConfig+0x62>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
    tmpcr1 |= Structure->CounterMode;
 8000f52:	684a      	ldr	r2, [r1, #4]
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8000f54:	f023 0370 	bic.w	r3, r3, #112	; 0x70
    tmpcr1 |= Structure->CounterMode;
 8000f58:	4313      	orrs	r3, r2
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8000f5a:	4a23      	ldr	r2, [pc, #140]	; (8000fe8 <TIM_Base_SetConfig+0xc4>)
 8000f5c:	4290      	cmp	r0, r2
 8000f5e:	d029      	beq.n	8000fb4 <TIM_Base_SetConfig+0x90>
 8000f60:	f1b0 4f80 	cmp.w	r0, #1073741824	; 0x40000000
 8000f64:	d026      	beq.n	8000fb4 <TIM_Base_SetConfig+0x90>
 8000f66:	f5a2 427c 	sub.w	r2, r2, #64512	; 0xfc00
 8000f6a:	4290      	cmp	r0, r2
 8000f6c:	d022      	beq.n	8000fb4 <TIM_Base_SetConfig+0x90>
 8000f6e:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8000f72:	4290      	cmp	r0, r2
 8000f74:	d01e      	beq.n	8000fb4 <TIM_Base_SetConfig+0x90>
 8000f76:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8000f7a:	4290      	cmp	r0, r2
 8000f7c:	d01a      	beq.n	8000fb4 <TIM_Base_SetConfig+0x90>
 8000f7e:	f502 4278 	add.w	r2, r2, #63488	; 0xf800
 8000f82:	4290      	cmp	r0, r2
 8000f84:	d016      	beq.n	8000fb4 <TIM_Base_SetConfig+0x90>
 8000f86:	4a19      	ldr	r2, [pc, #100]	; (8000fec <TIM_Base_SetConfig+0xc8>)
 8000f88:	4290      	cmp	r0, r2
 8000f8a:	d013      	beq.n	8000fb4 <TIM_Base_SetConfig+0x90>
 8000f8c:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8000f90:	4290      	cmp	r0, r2
 8000f92:	d00f      	beq.n	8000fb4 <TIM_Base_SetConfig+0x90>
 8000f94:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8000f98:	4290      	cmp	r0, r2
 8000f9a:	d00b      	beq.n	8000fb4 <TIM_Base_SetConfig+0x90>
 8000f9c:	f5a2 3298 	sub.w	r2, r2, #77824	; 0x13000
 8000fa0:	4290      	cmp	r0, r2
 8000fa2:	d007      	beq.n	8000fb4 <TIM_Base_SetConfig+0x90>
 8000fa4:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8000fa8:	4290      	cmp	r0, r2
 8000faa:	d003      	beq.n	8000fb4 <TIM_Base_SetConfig+0x90>
 8000fac:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8000fb0:	4290      	cmp	r0, r2
 8000fb2:	d103      	bne.n	8000fbc <TIM_Base_SetConfig+0x98>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8000fb4:	68ca      	ldr	r2, [r1, #12]
    tmpcr1 &= ~TIM_CR1_CKD;
 8000fb6:	f423 7340 	bic.w	r3, r3, #768	; 0x300
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8000fba:	4313      	orrs	r3, r2
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8000fbc:	694a      	ldr	r2, [r1, #20]
 8000fbe:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8000fc2:	4313      	orrs	r3, r2

  TIMx->CR1 = tmpcr1;
 8000fc4:	6003      	str	r3, [r0, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8000fc6:	688b      	ldr	r3, [r1, #8]
 8000fc8:	62c3      	str	r3, [r0, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8000fca:	680b      	ldr	r3, [r1, #0]
 8000fcc:	6283      	str	r3, [r0, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8000fce:	4b06      	ldr	r3, [pc, #24]	; (8000fe8 <TIM_Base_SetConfig+0xc4>)
 8000fd0:	4298      	cmp	r0, r3
 8000fd2:	d003      	beq.n	8000fdc <TIM_Base_SetConfig+0xb8>
 8000fd4:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8000fd8:	4298      	cmp	r0, r3
 8000fda:	d101      	bne.n	8000fe0 <TIM_Base_SetConfig+0xbc>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8000fdc:	690b      	ldr	r3, [r1, #16]
 8000fde:	6303      	str	r3, [r0, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8000fe0:	2301      	movs	r3, #1
 8000fe2:	6143      	str	r3, [r0, #20]
 8000fe4:	4770      	bx	lr
 8000fe6:	bf00      	nop
 8000fe8:	40010000 	.word	0x40010000
 8000fec:	40014000 	.word	0x40014000

08000ff0 <HAL_TIM_Base_Init>:
{
 8000ff0:	b510      	push	{r4, lr}
  if (htim == NULL)
 8000ff2:	4604      	mov	r4, r0
 8000ff4:	b1a0      	cbz	r0, 8001020 <HAL_TIM_Base_Init+0x30>
  if (htim->State == HAL_TIM_STATE_RESET)
 8000ff6:	f890 303d 	ldrb.w	r3, [r0, #61]	; 0x3d
 8000ffa:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 8000ffe:	b91b      	cbnz	r3, 8001008 <HAL_TIM_Base_Init+0x18>
    htim->Lock = HAL_UNLOCKED;
 8001000:	f880 203c 	strb.w	r2, [r0, #60]	; 0x3c
    HAL_TIM_Base_MspInit(htim);
 8001004:	f7ff fed6 	bl	8000db4 <HAL_TIM_Base_MspInit>
  htim->State = HAL_TIM_STATE_BUSY;
 8001008:	2302      	movs	r3, #2
 800100a:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800100e:	6820      	ldr	r0, [r4, #0]
 8001010:	1d21      	adds	r1, r4, #4
 8001012:	f7ff ff87 	bl	8000f24 <TIM_Base_SetConfig>
  htim->State = HAL_TIM_STATE_READY;
 8001016:	2301      	movs	r3, #1
 8001018:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  return HAL_OK;
 800101c:	2000      	movs	r0, #0
 800101e:	bd10      	pop	{r4, pc}
    return HAL_ERROR;
 8001020:	2001      	movs	r0, #1
}
 8001022:	bd10      	pop	{r4, pc}

08001024 <HAL_TIMEx_CommutCallback>:
 8001024:	4770      	bx	lr

08001026 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8001026:	4770      	bx	lr

08001028 <UART_EndRxTransfer>:
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8001028:	6803      	ldr	r3, [r0, #0]
 800102a:	68da      	ldr	r2, [r3, #12]
 800102c:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 8001030:	60da      	str	r2, [r3, #12]
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8001032:	695a      	ldr	r2, [r3, #20]
 8001034:	f022 0201 	bic.w	r2, r2, #1
 8001038:	615a      	str	r2, [r3, #20]

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800103a:	2320      	movs	r3, #32
 800103c:	f880 303a 	strb.w	r3, [r0, #58]	; 0x3a
 8001040:	4770      	bx	lr
	...

08001044 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8001044:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8001048:	6806      	ldr	r6, [r0, #0]
 800104a:	68c2      	ldr	r2, [r0, #12]
 800104c:	6933      	ldr	r3, [r6, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 800104e:	69c1      	ldr	r1, [r0, #28]
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8001050:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8001054:	4313      	orrs	r3, r2
 8001056:	6133      	str	r3, [r6, #16]
{
 8001058:	4604      	mov	r4, r0
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 800105a:	6883      	ldr	r3, [r0, #8]
 800105c:	6900      	ldr	r0, [r0, #16]
  MODIFY_REG(huart->Instance->CR1,
 800105e:	68f2      	ldr	r2, [r6, #12]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8001060:	4303      	orrs	r3, r0
 8001062:	6960      	ldr	r0, [r4, #20]
  MODIFY_REG(huart->Instance->CR1,
 8001064:	f422 4216 	bic.w	r2, r2, #38400	; 0x9600
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8001068:	4303      	orrs	r3, r0
  MODIFY_REG(huart->Instance->CR1,
 800106a:	f022 020c 	bic.w	r2, r2, #12
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 800106e:	430b      	orrs	r3, r1
  MODIFY_REG(huart->Instance->CR1,
 8001070:	4313      	orrs	r3, r2
 8001072:	60f3      	str	r3, [r6, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8001074:	6973      	ldr	r3, [r6, #20]
 8001076:	69a2      	ldr	r2, [r4, #24]
 8001078:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800107c:	4313      	orrs	r3, r2

  /* Check the Over Sampling */
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800107e:	f5b1 4f00 	cmp.w	r1, #32768	; 0x8000
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8001082:	6173      	str	r3, [r6, #20]
 8001084:	4b7a      	ldr	r3, [pc, #488]	; (8001270 <UART_SetConfig+0x22c>)
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8001086:	d17c      	bne.n	8001182 <UART_SetConfig+0x13e>
  {
    /*-------------------------- USART BRR Configuration ---------------------*/
#if defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8001088:	429e      	cmp	r6, r3
 800108a:	d003      	beq.n	8001094 <UART_SetConfig+0x50>
 800108c:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8001090:	429e      	cmp	r6, r3
 8001092:	d144      	bne.n	800111e <UART_SetConfig+0xda>
    {
      huart->Instance->BRR = UART_BRR_SAMPLING8(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate);
 8001094:	f7ff fe60 	bl	8000d58 <HAL_RCC_GetPCLK2Freq>
 8001098:	2519      	movs	r5, #25
 800109a:	fb05 f300 	mul.w	r3, r5, r0
 800109e:	6860      	ldr	r0, [r4, #4]
 80010a0:	f04f 0964 	mov.w	r9, #100	; 0x64
 80010a4:	0040      	lsls	r0, r0, #1
 80010a6:	fbb3 f3f0 	udiv	r3, r3, r0
 80010aa:	fbb3 f3f9 	udiv	r3, r3, r9
 80010ae:	ea4f 1803 	mov.w	r8, r3, lsl #4
 80010b2:	f7ff fe51 	bl	8000d58 <HAL_RCC_GetPCLK2Freq>
 80010b6:	6863      	ldr	r3, [r4, #4]
 80010b8:	4368      	muls	r0, r5
 80010ba:	005b      	lsls	r3, r3, #1
 80010bc:	fbb0 f7f3 	udiv	r7, r0, r3
 80010c0:	f7ff fe4a 	bl	8000d58 <HAL_RCC_GetPCLK2Freq>
 80010c4:	6863      	ldr	r3, [r4, #4]
 80010c6:	4368      	muls	r0, r5
 80010c8:	005b      	lsls	r3, r3, #1
 80010ca:	fbb0 f3f3 	udiv	r3, r0, r3
 80010ce:	fbb3 f3f9 	udiv	r3, r3, r9
 80010d2:	fb09 7313 	mls	r3, r9, r3, r7
 80010d6:	00db      	lsls	r3, r3, #3
 80010d8:	3332      	adds	r3, #50	; 0x32
 80010da:	fbb3 f3f9 	udiv	r3, r3, r9
 80010de:	005b      	lsls	r3, r3, #1
 80010e0:	f403 77f8 	and.w	r7, r3, #496	; 0x1f0
 80010e4:	f7ff fe38 	bl	8000d58 <HAL_RCC_GetPCLK2Freq>
 80010e8:	6862      	ldr	r2, [r4, #4]
 80010ea:	4368      	muls	r0, r5
 80010ec:	0052      	lsls	r2, r2, #1
 80010ee:	fbb0 faf2 	udiv	sl, r0, r2
 80010f2:	f7ff fe31 	bl	8000d58 <HAL_RCC_GetPCLK2Freq>
      huart->Instance->BRR = UART_BRR_SAMPLING8(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate);
    }
#endif /* USART6 */
    else
    {
      huart->Instance->BRR = UART_BRR_SAMPLING8(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate);
 80010f6:	6863      	ldr	r3, [r4, #4]
 80010f8:	4368      	muls	r0, r5
 80010fa:	005b      	lsls	r3, r3, #1
 80010fc:	fbb0 f3f3 	udiv	r3, r0, r3
 8001100:	fbb3 f3f9 	udiv	r3, r3, r9
 8001104:	fb09 a313 	mls	r3, r9, r3, sl
 8001108:	00db      	lsls	r3, r3, #3
 800110a:	3332      	adds	r3, #50	; 0x32
 800110c:	fbb3 f3f9 	udiv	r3, r3, r9
 8001110:	f003 0307 	and.w	r3, r3, #7
 8001114:	4443      	add	r3, r8
      huart->Instance->BRR = UART_BRR_SAMPLING16(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate);
    }
#endif /* USART6 */
    else
    {
      huart->Instance->BRR = UART_BRR_SAMPLING16(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate);
 8001116:	443b      	add	r3, r7
 8001118:	60b3      	str	r3, [r6, #8]
 800111a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
      huart->Instance->BRR = UART_BRR_SAMPLING8(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate);
 800111e:	f7ff fe0b 	bl	8000d38 <HAL_RCC_GetPCLK1Freq>
 8001122:	2519      	movs	r5, #25
 8001124:	fb05 f300 	mul.w	r3, r5, r0
 8001128:	6860      	ldr	r0, [r4, #4]
 800112a:	f04f 0964 	mov.w	r9, #100	; 0x64
 800112e:	0040      	lsls	r0, r0, #1
 8001130:	fbb3 f3f0 	udiv	r3, r3, r0
 8001134:	fbb3 f3f9 	udiv	r3, r3, r9
 8001138:	ea4f 1803 	mov.w	r8, r3, lsl #4
 800113c:	f7ff fdfc 	bl	8000d38 <HAL_RCC_GetPCLK1Freq>
 8001140:	6863      	ldr	r3, [r4, #4]
 8001142:	4368      	muls	r0, r5
 8001144:	005b      	lsls	r3, r3, #1
 8001146:	fbb0 f7f3 	udiv	r7, r0, r3
 800114a:	f7ff fdf5 	bl	8000d38 <HAL_RCC_GetPCLK1Freq>
 800114e:	6863      	ldr	r3, [r4, #4]
 8001150:	4368      	muls	r0, r5
 8001152:	005b      	lsls	r3, r3, #1
 8001154:	fbb0 f3f3 	udiv	r3, r0, r3
 8001158:	fbb3 f3f9 	udiv	r3, r3, r9
 800115c:	fb09 7313 	mls	r3, r9, r3, r7
 8001160:	00db      	lsls	r3, r3, #3
 8001162:	3332      	adds	r3, #50	; 0x32
 8001164:	fbb3 f3f9 	udiv	r3, r3, r9
 8001168:	005b      	lsls	r3, r3, #1
 800116a:	f403 77f8 	and.w	r7, r3, #496	; 0x1f0
 800116e:	f7ff fde3 	bl	8000d38 <HAL_RCC_GetPCLK1Freq>
 8001172:	6862      	ldr	r2, [r4, #4]
 8001174:	4368      	muls	r0, r5
 8001176:	0052      	lsls	r2, r2, #1
 8001178:	fbb0 faf2 	udiv	sl, r0, r2
 800117c:	f7ff fddc 	bl	8000d38 <HAL_RCC_GetPCLK1Freq>
 8001180:	e7b9      	b.n	80010f6 <UART_SetConfig+0xb2>
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8001182:	429e      	cmp	r6, r3
 8001184:	d002      	beq.n	800118c <UART_SetConfig+0x148>
 8001186:	4b3b      	ldr	r3, [pc, #236]	; (8001274 <UART_SetConfig+0x230>)
 8001188:	429e      	cmp	r6, r3
 800118a:	d140      	bne.n	800120e <UART_SetConfig+0x1ca>
      huart->Instance->BRR = UART_BRR_SAMPLING16(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate);
 800118c:	f7ff fde4 	bl	8000d58 <HAL_RCC_GetPCLK2Freq>
 8001190:	6867      	ldr	r7, [r4, #4]
 8001192:	2519      	movs	r5, #25
 8001194:	f04f 0964 	mov.w	r9, #100	; 0x64
 8001198:	fb05 f300 	mul.w	r3, r5, r0
 800119c:	00bf      	lsls	r7, r7, #2
 800119e:	fbb3 f3f7 	udiv	r3, r3, r7
 80011a2:	fbb3 f3f9 	udiv	r3, r3, r9
 80011a6:	011f      	lsls	r7, r3, #4
 80011a8:	f7ff fdd6 	bl	8000d58 <HAL_RCC_GetPCLK2Freq>
 80011ac:	6863      	ldr	r3, [r4, #4]
 80011ae:	4368      	muls	r0, r5
 80011b0:	009b      	lsls	r3, r3, #2
 80011b2:	fbb0 f8f3 	udiv	r8, r0, r3
 80011b6:	f7ff fdcf 	bl	8000d58 <HAL_RCC_GetPCLK2Freq>
 80011ba:	6863      	ldr	r3, [r4, #4]
 80011bc:	4368      	muls	r0, r5
 80011be:	009b      	lsls	r3, r3, #2
 80011c0:	fbb0 f3f3 	udiv	r3, r0, r3
 80011c4:	fbb3 f3f9 	udiv	r3, r3, r9
 80011c8:	fb09 8313 	mls	r3, r9, r3, r8
 80011cc:	011b      	lsls	r3, r3, #4
 80011ce:	3332      	adds	r3, #50	; 0x32
 80011d0:	fbb3 f3f9 	udiv	r3, r3, r9
 80011d4:	f003 08f0 	and.w	r8, r3, #240	; 0xf0
 80011d8:	f7ff fdbe 	bl	8000d58 <HAL_RCC_GetPCLK2Freq>
 80011dc:	6862      	ldr	r2, [r4, #4]
 80011de:	4368      	muls	r0, r5
 80011e0:	0092      	lsls	r2, r2, #2
 80011e2:	fbb0 faf2 	udiv	sl, r0, r2
 80011e6:	f7ff fdb7 	bl	8000d58 <HAL_RCC_GetPCLK2Freq>
      huart->Instance->BRR = UART_BRR_SAMPLING16(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate);
 80011ea:	6863      	ldr	r3, [r4, #4]
 80011ec:	4368      	muls	r0, r5
 80011ee:	009b      	lsls	r3, r3, #2
 80011f0:	fbb0 f3f3 	udiv	r3, r0, r3
 80011f4:	fbb3 f3f9 	udiv	r3, r3, r9
 80011f8:	fb09 a313 	mls	r3, r9, r3, sl
 80011fc:	011b      	lsls	r3, r3, #4
 80011fe:	3332      	adds	r3, #50	; 0x32
 8001200:	fbb3 f3f9 	udiv	r3, r3, r9
 8001204:	f003 030f 	and.w	r3, r3, #15
 8001208:	ea43 0308 	orr.w	r3, r3, r8
 800120c:	e783      	b.n	8001116 <UART_SetConfig+0xd2>
 800120e:	f7ff fd93 	bl	8000d38 <HAL_RCC_GetPCLK1Freq>
 8001212:	6867      	ldr	r7, [r4, #4]
 8001214:	2519      	movs	r5, #25
 8001216:	f04f 0964 	mov.w	r9, #100	; 0x64
 800121a:	fb05 f300 	mul.w	r3, r5, r0
 800121e:	00bf      	lsls	r7, r7, #2
 8001220:	fbb3 f3f7 	udiv	r3, r3, r7
 8001224:	fbb3 f3f9 	udiv	r3, r3, r9
 8001228:	011f      	lsls	r7, r3, #4
 800122a:	f7ff fd85 	bl	8000d38 <HAL_RCC_GetPCLK1Freq>
 800122e:	6863      	ldr	r3, [r4, #4]
 8001230:	4368      	muls	r0, r5
 8001232:	009b      	lsls	r3, r3, #2
 8001234:	fbb0 f8f3 	udiv	r8, r0, r3
 8001238:	f7ff fd7e 	bl	8000d38 <HAL_RCC_GetPCLK1Freq>
 800123c:	6863      	ldr	r3, [r4, #4]
 800123e:	4368      	muls	r0, r5
 8001240:	009b      	lsls	r3, r3, #2
 8001242:	fbb0 f3f3 	udiv	r3, r0, r3
 8001246:	fbb3 f3f9 	udiv	r3, r3, r9
 800124a:	fb09 8313 	mls	r3, r9, r3, r8
 800124e:	011b      	lsls	r3, r3, #4
 8001250:	3332      	adds	r3, #50	; 0x32
 8001252:	fbb3 f3f9 	udiv	r3, r3, r9
 8001256:	f003 08f0 	and.w	r8, r3, #240	; 0xf0
 800125a:	f7ff fd6d 	bl	8000d38 <HAL_RCC_GetPCLK1Freq>
 800125e:	6862      	ldr	r2, [r4, #4]
 8001260:	4368      	muls	r0, r5
 8001262:	0092      	lsls	r2, r2, #2
 8001264:	fbb0 faf2 	udiv	sl, r0, r2
 8001268:	f7ff fd66 	bl	8000d38 <HAL_RCC_GetPCLK1Freq>
 800126c:	e7bd      	b.n	80011ea <UART_SetConfig+0x1a6>
 800126e:	bf00      	nop
 8001270:	40011000 	.word	0x40011000
 8001274:	40011400 	.word	0x40011400

08001278 <HAL_UART_Init>:
{
 8001278:	b510      	push	{r4, lr}
  if (huart == NULL)
 800127a:	4604      	mov	r4, r0
 800127c:	b340      	cbz	r0, 80012d0 <HAL_UART_Init+0x58>
  if (huart->gState == HAL_UART_STATE_RESET)
 800127e:	f890 3039 	ldrb.w	r3, [r0, #57]	; 0x39
 8001282:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 8001286:	b91b      	cbnz	r3, 8001290 <HAL_UART_Init+0x18>
    huart->Lock = HAL_UNLOCKED;
 8001288:	f880 2038 	strb.w	r2, [r0, #56]	; 0x38
    HAL_UART_MspInit(huart);
 800128c:	f000 fbfe 	bl	8001a8c <HAL_UART_MspInit>
  __HAL_UART_DISABLE(huart);
 8001290:	6822      	ldr	r2, [r4, #0]
  huart->gState = HAL_UART_STATE_BUSY;
 8001292:	2324      	movs	r3, #36	; 0x24
 8001294:	f884 3039 	strb.w	r3, [r4, #57]	; 0x39
  __HAL_UART_DISABLE(huart);
 8001298:	68d3      	ldr	r3, [r2, #12]
 800129a:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 800129e:	60d3      	str	r3, [r2, #12]
  UART_SetConfig(huart);
 80012a0:	4620      	mov	r0, r4
 80012a2:	f7ff fecf 	bl	8001044 <UART_SetConfig>
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80012a6:	6823      	ldr	r3, [r4, #0]
 80012a8:	691a      	ldr	r2, [r3, #16]
 80012aa:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 80012ae:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80012b0:	695a      	ldr	r2, [r3, #20]
 80012b2:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 80012b6:	615a      	str	r2, [r3, #20]
  __HAL_UART_ENABLE(huart);
 80012b8:	68da      	ldr	r2, [r3, #12]
 80012ba:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 80012be:	60da      	str	r2, [r3, #12]
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80012c0:	2000      	movs	r0, #0
  huart->gState = HAL_UART_STATE_READY;
 80012c2:	2320      	movs	r3, #32
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80012c4:	63e0      	str	r0, [r4, #60]	; 0x3c
  huart->gState = HAL_UART_STATE_READY;
 80012c6:	f884 3039 	strb.w	r3, [r4, #57]	; 0x39
  huart->RxState = HAL_UART_STATE_READY;
 80012ca:	f884 303a 	strb.w	r3, [r4, #58]	; 0x3a
  return HAL_OK;
 80012ce:	bd10      	pop	{r4, pc}
    return HAL_ERROR;
 80012d0:	2001      	movs	r0, #1
}
 80012d2:	bd10      	pop	{r4, pc}

080012d4 <HAL_UART_Transmit_IT>:
  if (huart->gState == HAL_UART_STATE_READY)
 80012d4:	f890 3039 	ldrb.w	r3, [r0, #57]	; 0x39
 80012d8:	2b20      	cmp	r3, #32
 80012da:	d118      	bne.n	800130e <HAL_UART_Transmit_IT+0x3a>
    if ((pData == NULL) || (Size == 0U))
 80012dc:	b1a9      	cbz	r1, 800130a <HAL_UART_Transmit_IT+0x36>
 80012de:	b1a2      	cbz	r2, 800130a <HAL_UART_Transmit_IT+0x36>
    __HAL_LOCK(huart);
 80012e0:	f890 3038 	ldrb.w	r3, [r0, #56]	; 0x38
 80012e4:	2b01      	cmp	r3, #1
 80012e6:	d012      	beq.n	800130e <HAL_UART_Transmit_IT+0x3a>
    huart->TxXferCount = Size;
 80012e8:	84c2      	strh	r2, [r0, #38]	; 0x26
    huart->pTxBuffPtr = pData;
 80012ea:	6201      	str	r1, [r0, #32]
    huart->TxXferSize = Size;
 80012ec:	8482      	strh	r2, [r0, #36]	; 0x24
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80012ee:	2300      	movs	r3, #0
    __HAL_UART_ENABLE_IT(huart, UART_IT_TXE);
 80012f0:	6801      	ldr	r1, [r0, #0]
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80012f2:	63c3      	str	r3, [r0, #60]	; 0x3c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80012f4:	2221      	movs	r2, #33	; 0x21
 80012f6:	f880 2039 	strb.w	r2, [r0, #57]	; 0x39
    __HAL_UART_ENABLE_IT(huart, UART_IT_TXE);
 80012fa:	68ca      	ldr	r2, [r1, #12]
    __HAL_UNLOCK(huart);
 80012fc:	f880 3038 	strb.w	r3, [r0, #56]	; 0x38
    __HAL_UART_ENABLE_IT(huart, UART_IT_TXE);
 8001300:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8001304:	60ca      	str	r2, [r1, #12]
    return HAL_OK;
 8001306:	4618      	mov	r0, r3
 8001308:	4770      	bx	lr
      return HAL_ERROR;
 800130a:	2001      	movs	r0, #1
 800130c:	4770      	bx	lr
    return HAL_BUSY;
 800130e:	2002      	movs	r0, #2
}
 8001310:	4770      	bx	lr

08001312 <HAL_UART_Receive_IT>:
  if (huart->RxState == HAL_UART_STATE_READY)
 8001312:	f890 303a 	ldrb.w	r3, [r0, #58]	; 0x3a
 8001316:	2b20      	cmp	r3, #32
 8001318:	d120      	bne.n	800135c <HAL_UART_Receive_IT+0x4a>
    if ((pData == NULL) || (Size == 0U))
 800131a:	b1e9      	cbz	r1, 8001358 <HAL_UART_Receive_IT+0x46>
 800131c:	b1e2      	cbz	r2, 8001358 <HAL_UART_Receive_IT+0x46>
    __HAL_LOCK(huart);
 800131e:	f890 3038 	ldrb.w	r3, [r0, #56]	; 0x38
 8001322:	2b01      	cmp	r3, #1
 8001324:	d01a      	beq.n	800135c <HAL_UART_Receive_IT+0x4a>
    huart->RxXferCount = Size;
 8001326:	85c2      	strh	r2, [r0, #46]	; 0x2e
    huart->RxXferSize = Size;
 8001328:	8582      	strh	r2, [r0, #44]	; 0x2c
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800132a:	2300      	movs	r3, #0
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 800132c:	2222      	movs	r2, #34	; 0x22
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800132e:	63c3      	str	r3, [r0, #60]	; 0x3c
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 8001330:	f880 203a 	strb.w	r2, [r0, #58]	; 0x3a
    __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 8001334:	6802      	ldr	r2, [r0, #0]
    huart->pRxBuffPtr = pData;
 8001336:	6281      	str	r1, [r0, #40]	; 0x28
    __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 8001338:	68d1      	ldr	r1, [r2, #12]
    __HAL_UNLOCK(huart);
 800133a:	f880 3038 	strb.w	r3, [r0, #56]	; 0x38
    __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 800133e:	f441 7180 	orr.w	r1, r1, #256	; 0x100
 8001342:	60d1      	str	r1, [r2, #12]
    __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 8001344:	6951      	ldr	r1, [r2, #20]
 8001346:	f041 0101 	orr.w	r1, r1, #1
 800134a:	6151      	str	r1, [r2, #20]
    __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 800134c:	68d1      	ldr	r1, [r2, #12]
 800134e:	f041 0120 	orr.w	r1, r1, #32
 8001352:	60d1      	str	r1, [r2, #12]
    return HAL_OK;
 8001354:	4618      	mov	r0, r3
 8001356:	4770      	bx	lr
      return HAL_ERROR;
 8001358:	2001      	movs	r0, #1
 800135a:	4770      	bx	lr
    return HAL_BUSY;
 800135c:	2002      	movs	r0, #2
}
 800135e:	4770      	bx	lr

08001360 <UART_Receive_IT>:
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8001360:	f890 303a 	ldrb.w	r3, [r0, #58]	; 0x3a
 8001364:	2b22      	cmp	r3, #34	; 0x22
{
 8001366:	b510      	push	{r4, lr}
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8001368:	d136      	bne.n	80013d8 <UART_Receive_IT+0x78>
    if (huart->Init.WordLength == UART_WORDLENGTH_9B)
 800136a:	6883      	ldr	r3, [r0, #8]
 800136c:	6901      	ldr	r1, [r0, #16]
 800136e:	6802      	ldr	r2, [r0, #0]
 8001370:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8001374:	6a83      	ldr	r3, [r0, #40]	; 0x28
 8001376:	d123      	bne.n	80013c0 <UART_Receive_IT+0x60>
        *tmp = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8001378:	6852      	ldr	r2, [r2, #4]
      if (huart->Init.Parity == UART_PARITY_NONE)
 800137a:	b9e9      	cbnz	r1, 80013b8 <UART_Receive_IT+0x58>
        *tmp = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 800137c:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8001380:	f823 2b02 	strh.w	r2, [r3], #2
        huart->pRxBuffPtr += 1U;
 8001384:	6283      	str	r3, [r0, #40]	; 0x28
    if (--huart->RxXferCount == 0U)
 8001386:	8dc4      	ldrh	r4, [r0, #46]	; 0x2e
 8001388:	3c01      	subs	r4, #1
 800138a:	b2a4      	uxth	r4, r4
 800138c:	85c4      	strh	r4, [r0, #46]	; 0x2e
 800138e:	b98c      	cbnz	r4, 80013b4 <UART_Receive_IT+0x54>
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8001390:	6803      	ldr	r3, [r0, #0]
 8001392:	68da      	ldr	r2, [r3, #12]
 8001394:	f022 0220 	bic.w	r2, r2, #32
 8001398:	60da      	str	r2, [r3, #12]
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 800139a:	68da      	ldr	r2, [r3, #12]
 800139c:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 80013a0:	60da      	str	r2, [r3, #12]
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 80013a2:	695a      	ldr	r2, [r3, #20]
 80013a4:	f022 0201 	bic.w	r2, r2, #1
 80013a8:	615a      	str	r2, [r3, #20]
      huart->RxState = HAL_UART_STATE_READY;
 80013aa:	2320      	movs	r3, #32
 80013ac:	f880 303a 	strb.w	r3, [r0, #58]	; 0x3a
      HAL_UART_RxCpltCallback(huart);
 80013b0:	f000 fac4 	bl	800193c <HAL_UART_RxCpltCallback>
    if (--huart->RxXferCount == 0U)
 80013b4:	2000      	movs	r0, #0
}
 80013b6:	bd10      	pop	{r4, pc}
        *tmp = (uint16_t)(huart->Instance->DR & (uint16_t)0x00FF);
 80013b8:	b2d2      	uxtb	r2, r2
 80013ba:	f823 2b01 	strh.w	r2, [r3], #1
 80013be:	e7e1      	b.n	8001384 <UART_Receive_IT+0x24>
      if (huart->Init.Parity == UART_PARITY_NONE)
 80013c0:	b921      	cbnz	r1, 80013cc <UART_Receive_IT+0x6c>
        *huart->pRxBuffPtr++ = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 80013c2:	1c59      	adds	r1, r3, #1
 80013c4:	6852      	ldr	r2, [r2, #4]
 80013c6:	6281      	str	r1, [r0, #40]	; 0x28
        *huart->pRxBuffPtr++ = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 80013c8:	701a      	strb	r2, [r3, #0]
 80013ca:	e7dc      	b.n	8001386 <UART_Receive_IT+0x26>
 80013cc:	6852      	ldr	r2, [r2, #4]
 80013ce:	1c59      	adds	r1, r3, #1
 80013d0:	6281      	str	r1, [r0, #40]	; 0x28
 80013d2:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 80013d6:	e7f7      	b.n	80013c8 <UART_Receive_IT+0x68>
    return HAL_BUSY;
 80013d8:	2002      	movs	r0, #2
 80013da:	bd10      	pop	{r4, pc}

080013dc <HAL_UART_IRQHandler>:
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 80013dc:	6803      	ldr	r3, [r0, #0]
 80013de:	681a      	ldr	r2, [r3, #0]
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 80013e0:	68d9      	ldr	r1, [r3, #12]
{
 80013e2:	b570      	push	{r4, r5, r6, lr}
  if (errorflags == RESET)
 80013e4:	0716      	lsls	r6, r2, #28
{
 80013e6:	4604      	mov	r4, r0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 80013e8:	695d      	ldr	r5, [r3, #20]
  if (errorflags == RESET)
 80013ea:	d107      	bne.n	80013fc <HAL_UART_IRQHandler+0x20>
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 80013ec:	0696      	lsls	r6, r2, #26
 80013ee:	d55a      	bpl.n	80014a6 <HAL_UART_IRQHandler+0xca>
 80013f0:	068d      	lsls	r5, r1, #26
 80013f2:	d558      	bpl.n	80014a6 <HAL_UART_IRQHandler+0xca>
}
 80013f4:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
      UART_Receive_IT(huart);
 80013f8:	f7ff bfb2 	b.w	8001360 <UART_Receive_IT>
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET) || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 80013fc:	f015 0501 	ands.w	r5, r5, #1
 8001400:	d102      	bne.n	8001408 <HAL_UART_IRQHandler+0x2c>
 8001402:	f411 7f90 	tst.w	r1, #288	; 0x120
 8001406:	d04e      	beq.n	80014a6 <HAL_UART_IRQHandler+0xca>
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8001408:	07d3      	lsls	r3, r2, #31
 800140a:	d505      	bpl.n	8001418 <HAL_UART_IRQHandler+0x3c>
 800140c:	05ce      	lsls	r6, r1, #23
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 800140e:	bf42      	ittt	mi
 8001410:	6be3      	ldrmi	r3, [r4, #60]	; 0x3c
 8001412:	f043 0301 	orrmi.w	r3, r3, #1
 8001416:	63e3      	strmi	r3, [r4, #60]	; 0x3c
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8001418:	0750      	lsls	r0, r2, #29
 800141a:	d504      	bpl.n	8001426 <HAL_UART_IRQHandler+0x4a>
 800141c:	b11d      	cbz	r5, 8001426 <HAL_UART_IRQHandler+0x4a>
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 800141e:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 8001420:	f043 0302 	orr.w	r3, r3, #2
 8001424:	63e3      	str	r3, [r4, #60]	; 0x3c
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8001426:	0793      	lsls	r3, r2, #30
 8001428:	d504      	bpl.n	8001434 <HAL_UART_IRQHandler+0x58>
 800142a:	b11d      	cbz	r5, 8001434 <HAL_UART_IRQHandler+0x58>
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 800142c:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 800142e:	f043 0304 	orr.w	r3, r3, #4
 8001432:	63e3      	str	r3, [r4, #60]	; 0x3c
    if (((isrflags & USART_SR_ORE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8001434:	0716      	lsls	r6, r2, #28
 8001436:	d504      	bpl.n	8001442 <HAL_UART_IRQHandler+0x66>
 8001438:	b11d      	cbz	r5, 8001442 <HAL_UART_IRQHandler+0x66>
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 800143a:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 800143c:	f043 0308 	orr.w	r3, r3, #8
 8001440:	63e3      	str	r3, [r4, #60]	; 0x3c
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8001442:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 8001444:	2b00      	cmp	r3, #0
 8001446:	d066      	beq.n	8001516 <HAL_UART_IRQHandler+0x13a>
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8001448:	0695      	lsls	r5, r2, #26
 800144a:	d504      	bpl.n	8001456 <HAL_UART_IRQHandler+0x7a>
 800144c:	0688      	lsls	r0, r1, #26
 800144e:	d502      	bpl.n	8001456 <HAL_UART_IRQHandler+0x7a>
        UART_Receive_IT(huart);
 8001450:	4620      	mov	r0, r4
 8001452:	f7ff ff85 	bl	8001360 <UART_Receive_IT>
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8001456:	6823      	ldr	r3, [r4, #0]
 8001458:	695d      	ldr	r5, [r3, #20]
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 800145a:	6be2      	ldr	r2, [r4, #60]	; 0x3c
 800145c:	0711      	lsls	r1, r2, #28
        UART_EndRxTransfer(huart);
 800145e:	4620      	mov	r0, r4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8001460:	d402      	bmi.n	8001468 <HAL_UART_IRQHandler+0x8c>
 8001462:	f015 0540 	ands.w	r5, r5, #64	; 0x40
 8001466:	d01a      	beq.n	800149e <HAL_UART_IRQHandler+0xc2>
        UART_EndRxTransfer(huart);
 8001468:	f7ff fdde 	bl	8001028 <UART_EndRxTransfer>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800146c:	6823      	ldr	r3, [r4, #0]
 800146e:	695a      	ldr	r2, [r3, #20]
 8001470:	0652      	lsls	r2, r2, #25
 8001472:	d510      	bpl.n	8001496 <HAL_UART_IRQHandler+0xba>
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8001474:	695a      	ldr	r2, [r3, #20]
          if (huart->hdmarx != NULL)
 8001476:	6b60      	ldr	r0, [r4, #52]	; 0x34
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8001478:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800147c:	615a      	str	r2, [r3, #20]
          if (huart->hdmarx != NULL)
 800147e:	b150      	cbz	r0, 8001496 <HAL_UART_IRQHandler+0xba>
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8001480:	4b25      	ldr	r3, [pc, #148]	; (8001518 <HAL_UART_IRQHandler+0x13c>)
 8001482:	6503      	str	r3, [r0, #80]	; 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8001484:	f7ff f910 	bl	80006a8 <HAL_DMA_Abort_IT>
 8001488:	2800      	cmp	r0, #0
 800148a:	d044      	beq.n	8001516 <HAL_UART_IRQHandler+0x13a>
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800148c:	6b60      	ldr	r0, [r4, #52]	; 0x34
}
 800148e:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8001492:	6d03      	ldr	r3, [r0, #80]	; 0x50
 8001494:	4718      	bx	r3
            HAL_UART_ErrorCallback(huart);
 8001496:	4620      	mov	r0, r4
 8001498:	f000 fa98 	bl	80019cc <HAL_UART_ErrorCallback>
 800149c:	bd70      	pop	{r4, r5, r6, pc}
        HAL_UART_ErrorCallback(huart);
 800149e:	f000 fa95 	bl	80019cc <HAL_UART_ErrorCallback>
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 80014a2:	63e5      	str	r5, [r4, #60]	; 0x3c
 80014a4:	bd70      	pop	{r4, r5, r6, pc}
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 80014a6:	0616      	lsls	r6, r2, #24
 80014a8:	d527      	bpl.n	80014fa <HAL_UART_IRQHandler+0x11e>
 80014aa:	060d      	lsls	r5, r1, #24
 80014ac:	d525      	bpl.n	80014fa <HAL_UART_IRQHandler+0x11e>
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 80014ae:	f894 2039 	ldrb.w	r2, [r4, #57]	; 0x39
 80014b2:	2a21      	cmp	r2, #33	; 0x21
 80014b4:	d12f      	bne.n	8001516 <HAL_UART_IRQHandler+0x13a>
    if (huart->Init.WordLength == UART_WORDLENGTH_9B)
 80014b6:	68a2      	ldr	r2, [r4, #8]
 80014b8:	f5b2 5f80 	cmp.w	r2, #4096	; 0x1000
 80014bc:	6a22      	ldr	r2, [r4, #32]
 80014be:	d117      	bne.n	80014f0 <HAL_UART_IRQHandler+0x114>
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 80014c0:	8811      	ldrh	r1, [r2, #0]
 80014c2:	f3c1 0108 	ubfx	r1, r1, #0, #9
 80014c6:	6059      	str	r1, [r3, #4]
      if (huart->Init.Parity == UART_PARITY_NONE)
 80014c8:	6921      	ldr	r1, [r4, #16]
 80014ca:	b979      	cbnz	r1, 80014ec <HAL_UART_IRQHandler+0x110>
        huart->pTxBuffPtr += 2U;
 80014cc:	3202      	adds	r2, #2
        huart->pTxBuffPtr += 1U;
 80014ce:	6222      	str	r2, [r4, #32]
    if (--huart->TxXferCount == 0U)
 80014d0:	8ce2      	ldrh	r2, [r4, #38]	; 0x26
 80014d2:	3a01      	subs	r2, #1
 80014d4:	b292      	uxth	r2, r2
 80014d6:	84e2      	strh	r2, [r4, #38]	; 0x26
 80014d8:	b9ea      	cbnz	r2, 8001516 <HAL_UART_IRQHandler+0x13a>
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 80014da:	68da      	ldr	r2, [r3, #12]
 80014dc:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80014e0:	60da      	str	r2, [r3, #12]
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 80014e2:	68da      	ldr	r2, [r3, #12]
 80014e4:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80014e8:	60da      	str	r2, [r3, #12]
 80014ea:	bd70      	pop	{r4, r5, r6, pc}
        huart->pTxBuffPtr += 1U;
 80014ec:	3201      	adds	r2, #1
 80014ee:	e7ee      	b.n	80014ce <HAL_UART_IRQHandler+0xf2>
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 80014f0:	1c51      	adds	r1, r2, #1
 80014f2:	6221      	str	r1, [r4, #32]
 80014f4:	7812      	ldrb	r2, [r2, #0]
 80014f6:	605a      	str	r2, [r3, #4]
 80014f8:	e7ea      	b.n	80014d0 <HAL_UART_IRQHandler+0xf4>
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 80014fa:	0650      	lsls	r0, r2, #25
 80014fc:	d50b      	bpl.n	8001516 <HAL_UART_IRQHandler+0x13a>
 80014fe:	064a      	lsls	r2, r1, #25
 8001500:	d509      	bpl.n	8001516 <HAL_UART_IRQHandler+0x13a>
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8001502:	68da      	ldr	r2, [r3, #12]
 8001504:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8001508:	60da      	str	r2, [r3, #12]
  huart->gState = HAL_UART_STATE_READY;
 800150a:	2320      	movs	r3, #32
 800150c:	f884 3039 	strb.w	r3, [r4, #57]	; 0x39
  HAL_UART_TxCpltCallback(huart);
 8001510:	4620      	mov	r0, r4
 8001512:	f000 f9d9 	bl	80018c8 <HAL_UART_TxCpltCallback>
 8001516:	bd70      	pop	{r4, r5, r6, pc}
 8001518:	0800151d 	.word	0x0800151d

0800151c <UART_DMAAbortOnError>:
{
 800151c:	b508      	push	{r3, lr}
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800151e:	6b80      	ldr	r0, [r0, #56]	; 0x38
  huart->RxXferCount = 0x00U;
 8001520:	2300      	movs	r3, #0
 8001522:	85c3      	strh	r3, [r0, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 8001524:	84c3      	strh	r3, [r0, #38]	; 0x26
  HAL_UART_ErrorCallback(huart);
 8001526:	f000 fa51 	bl	80019cc <HAL_UART_ErrorCallback>
 800152a:	bd08      	pop	{r3, pc}

0800152c <SystemClock_Config>:
/**
 * @brief System Clock Configuration
 * @retval None
 */
void SystemClock_Config(void)
{
 800152c:	b530      	push	{r4, r5, lr}
 800152e:	b095      	sub	sp, #84	; 0x54
	RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001530:	2230      	movs	r2, #48	; 0x30
 8001532:	2100      	movs	r1, #0
 8001534:	a808      	add	r0, sp, #32
 8001536:	f000 fc3f 	bl	8001db8 <memset>
	RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800153a:	2100      	movs	r1, #0
 800153c:	2214      	movs	r2, #20
 800153e:	a803      	add	r0, sp, #12
 8001540:	f000 fc3a 	bl	8001db8 <memset>

	/** Configure the main internal regulator output voltage
	 */
	__HAL_RCC_PWR_CLK_ENABLE();
 8001544:	2400      	movs	r4, #0
 8001546:	4b1c      	ldr	r3, [pc, #112]	; (80015b8 <SystemClock_Config+0x8c>)
 8001548:	9401      	str	r4, [sp, #4]
 800154a:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800154c:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 8001550:	641a      	str	r2, [r3, #64]	; 0x40
 8001552:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001554:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001558:	9301      	str	r3, [sp, #4]
 800155a:	9b01      	ldr	r3, [sp, #4]
	__HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 800155c:	4b17      	ldr	r3, [pc, #92]	; (80015bc <SystemClock_Config+0x90>)
 800155e:	9402      	str	r4, [sp, #8]
 8001560:	681a      	ldr	r2, [r3, #0]
 8001562:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8001566:	601a      	str	r2, [r3, #0]
 8001568:	681b      	ldr	r3, [r3, #0]
	 */
	RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
	RCC_OscInitStruct.HSIState = RCC_HSI_ON;
	RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
	RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
	RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 800156a:	940f      	str	r4, [sp, #60]	; 0x3c
	__HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 800156c:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001570:	9302      	str	r3, [sp, #8]
 8001572:	9b02      	ldr	r3, [sp, #8]
	RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001574:	2301      	movs	r3, #1
 8001576:	930b      	str	r3, [sp, #44]	; 0x2c
	RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8001578:	2310      	movs	r3, #16
 800157a:	930c      	str	r3, [sp, #48]	; 0x30
	RCC_OscInitStruct.PLL.PLLM = 8;
 800157c:	2308      	movs	r3, #8
 800157e:	9310      	str	r3, [sp, #64]	; 0x40
	RCC_OscInitStruct.PLL.PLLN = 168;
 8001580:	23a8      	movs	r3, #168	; 0xa8
	RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8001582:	2502      	movs	r5, #2
	RCC_OscInitStruct.PLL.PLLN = 168;
 8001584:	9311      	str	r3, [sp, #68]	; 0x44
	RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
	RCC_OscInitStruct.PLL.PLLQ = 4;
	if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001586:	a808      	add	r0, sp, #32
	RCC_OscInitStruct.PLL.PLLQ = 4;
 8001588:	2304      	movs	r3, #4
 800158a:	9313      	str	r3, [sp, #76]	; 0x4c
	RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 800158c:	9508      	str	r5, [sp, #32]
	RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800158e:	950e      	str	r5, [sp, #56]	; 0x38
	RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8001590:	9512      	str	r5, [sp, #72]	; 0x48
	if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001592:	f7ff f987 	bl	80008a4 <HAL_RCC_OscConfig>
	{
		Error_Handler();
	}
	/** Initializes the CPU, AHB and APB busses clocks
	 */
	RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001596:	230f      	movs	r3, #15
 8001598:	9303      	str	r3, [sp, #12]
			|RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
	RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
	RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
	RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 800159a:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 800159e:	9306      	str	r3, [sp, #24]
	RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;

	if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 80015a0:	2105      	movs	r1, #5
	RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 80015a2:	f44f 5380 	mov.w	r3, #4096	; 0x1000
	if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 80015a6:	a803      	add	r0, sp, #12
	RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80015a8:	9504      	str	r5, [sp, #16]
	RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80015aa:	9405      	str	r4, [sp, #20]
	RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 80015ac:	9307      	str	r3, [sp, #28]
	if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 80015ae:	f7ff fb29 	bl	8000c04 <HAL_RCC_ClockConfig>
	{
		Error_Handler();
	}
}
 80015b2:	b015      	add	sp, #84	; 0x54
 80015b4:	bd30      	pop	{r4, r5, pc}
 80015b6:	bf00      	nop
 80015b8:	40023800 	.word	0x40023800
 80015bc:	40007000 	.word	0x40007000

080015c0 <main>:
{
 80015c0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80015c4:	b08f      	sub	sp, #60	; 0x3c
	HAL_Init();
 80015c6:	f7fe ffdb 	bl	8000580 <HAL_Init>
	SystemClock_Config();
 80015ca:	f7ff ffaf 	bl	800152c <SystemClock_Config>
 * @param None
 * @retval None
 */
static void MX_GPIO_Init(void)
{
	GPIO_InitTypeDef GPIO_InitStruct = {0};
 80015ce:	2214      	movs	r2, #20
 80015d0:	2100      	movs	r1, #0
 80015d2:	a809      	add	r0, sp, #36	; 0x24
 80015d4:	f000 fbf0 	bl	8001db8 <memset>

	/* GPIO Ports Clock Enable */
	__HAL_RCC_GPIOH_CLK_ENABLE();
 80015d8:	2700      	movs	r7, #0
 80015da:	4b9f      	ldr	r3, [pc, #636]	; (8001858 <main+0x298>)
 80015dc:	9704      	str	r7, [sp, #16]
 80015de:	6b1a      	ldr	r2, [r3, #48]	; 0x30
	__HAL_RCC_GPIOA_CLK_ENABLE();
	__HAL_RCC_GPIOB_CLK_ENABLE();
	__HAL_RCC_GPIOD_CLK_ENABLE();

	/*Configure GPIO pin Output Level */
	HAL_GPIO_WritePin(LED2_GPIO_Port, LED2_Pin, GPIO_PIN_RESET);
 80015e0:	489e      	ldr	r0, [pc, #632]	; (800185c <main+0x29c>)
	huart3.Instance = USART3;
 80015e2:	4c9f      	ldr	r4, [pc, #636]	; (8001860 <main+0x2a0>)
	wasReadden=0;
 80015e4:	f8df 92cc 	ldr.w	r9, [pc, #716]	; 80018b4 <main+0x2f4>
	__HAL_RCC_GPIOH_CLK_ENABLE();
 80015e8:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 80015ec:	631a      	str	r2, [r3, #48]	; 0x30
 80015ee:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80015f0:	f002 0280 	and.w	r2, r2, #128	; 0x80
 80015f4:	9204      	str	r2, [sp, #16]
 80015f6:	9a04      	ldr	r2, [sp, #16]
	__HAL_RCC_GPIOC_CLK_ENABLE();
 80015f8:	9705      	str	r7, [sp, #20]
 80015fa:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80015fc:	f042 0204 	orr.w	r2, r2, #4
 8001600:	631a      	str	r2, [r3, #48]	; 0x30
 8001602:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8001604:	f002 0204 	and.w	r2, r2, #4
 8001608:	9205      	str	r2, [sp, #20]
 800160a:	9a05      	ldr	r2, [sp, #20]
	__HAL_RCC_GPIOA_CLK_ENABLE();
 800160c:	9706      	str	r7, [sp, #24]
 800160e:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8001610:	f042 0201 	orr.w	r2, r2, #1
 8001614:	631a      	str	r2, [r3, #48]	; 0x30
 8001616:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8001618:	f002 0201 	and.w	r2, r2, #1
 800161c:	9206      	str	r2, [sp, #24]
 800161e:	9a06      	ldr	r2, [sp, #24]
	__HAL_RCC_GPIOB_CLK_ENABLE();
 8001620:	9707      	str	r7, [sp, #28]
 8001622:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8001624:	f042 0202 	orr.w	r2, r2, #2
 8001628:	631a      	str	r2, [r3, #48]	; 0x30
 800162a:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800162c:	f002 0202 	and.w	r2, r2, #2
 8001630:	9207      	str	r2, [sp, #28]
 8001632:	9a07      	ldr	r2, [sp, #28]
	__HAL_RCC_GPIOD_CLK_ENABLE();
 8001634:	9708      	str	r7, [sp, #32]
 8001636:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8001638:	f042 0208 	orr.w	r2, r2, #8
 800163c:	631a      	str	r2, [r3, #48]	; 0x30
 800163e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001640:	f003 0308 	and.w	r3, r3, #8
	HAL_GPIO_WritePin(LED2_GPIO_Port, LED2_Pin, GPIO_PIN_RESET);
 8001644:	463a      	mov	r2, r7
	__HAL_RCC_GPIOD_CLK_ENABLE();
 8001646:	9308      	str	r3, [sp, #32]
	HAL_GPIO_WritePin(LED2_GPIO_Port, LED2_Pin, GPIO_PIN_RESET);
 8001648:	2108      	movs	r1, #8
	__HAL_RCC_GPIOD_CLK_ENABLE();
 800164a:	9b08      	ldr	r3, [sp, #32]
	HAL_GPIO_WritePin(LED2_GPIO_Port, LED2_Pin, GPIO_PIN_RESET);
 800164c:	f7ff f924 	bl	8000898 <HAL_GPIO_WritePin>

	/*Configure GPIO pin : KEY2_Pin */
	GPIO_InitStruct.Pin = KEY2_Pin;
 8001650:	2302      	movs	r3, #2
	GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
	GPIO_InitStruct.Pull = GPIO_PULLDOWN;
	HAL_GPIO_Init(KEY2_GPIO_Port, &GPIO_InitStruct);
 8001652:	a909      	add	r1, sp, #36	; 0x24
 8001654:	4883      	ldr	r0, [pc, #524]	; (8001864 <main+0x2a4>)
	GPIO_InitStruct.Pin = KEY2_Pin;
 8001656:	9309      	str	r3, [sp, #36]	; 0x24

	/*Configure GPIO pin : KEY1_Pin */
	GPIO_InitStruct.Pin = KEY1_Pin;
 8001658:	2601      	movs	r6, #1
	GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 800165a:	930b      	str	r3, [sp, #44]	; 0x2c
	GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800165c:	970a      	str	r7, [sp, #40]	; 0x28
	HAL_GPIO_Init(KEY2_GPIO_Port, &GPIO_InitStruct);
 800165e:	f7ff f835 	bl	80006cc <HAL_GPIO_Init>
	GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
	GPIO_InitStruct.Pull = GPIO_NOPULL;
	HAL_GPIO_Init(KEY1_GPIO_Port, &GPIO_InitStruct);
 8001662:	a909      	add	r1, sp, #36	; 0x24
 8001664:	4880      	ldr	r0, [pc, #512]	; (8001868 <main+0x2a8>)
	GPIO_InitStruct.Pin = KEY1_Pin;
 8001666:	9609      	str	r6, [sp, #36]	; 0x24
	GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001668:	970a      	str	r7, [sp, #40]	; 0x28
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 800166a:	970b      	str	r7, [sp, #44]	; 0x2c
	HAL_GPIO_Init(KEY1_GPIO_Port, &GPIO_InitStruct);
 800166c:	f7ff f82e 	bl	80006cc <HAL_GPIO_Init>
	/*Configure GPIO pin : LED2_Pin */
	GPIO_InitStruct.Pin = LED2_Pin;
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
	GPIO_InitStruct.Pull = GPIO_NOPULL;
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
	HAL_GPIO_Init(LED2_GPIO_Port, &GPIO_InitStruct);
 8001670:	a909      	add	r1, sp, #36	; 0x24
	GPIO_InitStruct.Pin = LED2_Pin;
 8001672:	2308      	movs	r3, #8
	HAL_GPIO_Init(LED2_GPIO_Port, &GPIO_InitStruct);
 8001674:	4879      	ldr	r0, [pc, #484]	; (800185c <main+0x29c>)
	GPIO_InitStruct.Pin = LED2_Pin;
 8001676:	9309      	str	r3, [sp, #36]	; 0x24
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001678:	960a      	str	r6, [sp, #40]	; 0x28
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 800167a:	970b      	str	r7, [sp, #44]	; 0x2c
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800167c:	970c      	str	r7, [sp, #48]	; 0x30
	HAL_GPIO_Init(LED2_GPIO_Port, &GPIO_InitStruct);
 800167e:	f7ff f825 	bl	80006cc <HAL_GPIO_Init>
	huart2.Instance = USART2;
 8001682:	487a      	ldr	r0, [pc, #488]	; (800186c <main+0x2ac>)
	huart2.Init.BaudRate = 115200;
 8001684:	4b7a      	ldr	r3, [pc, #488]	; (8001870 <main+0x2b0>)
	huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8001686:	6087      	str	r7, [r0, #8]
	huart2.Init.BaudRate = 115200;
 8001688:	f44f 38e1 	mov.w	r8, #115200	; 0x1c200
	huart2.Init.Mode = UART_MODE_TX_RX;
 800168c:	250c      	movs	r5, #12
	huart2.Init.BaudRate = 115200;
 800168e:	e880 0108 	stmia.w	r0, {r3, r8}
	huart2.Init.Mode = UART_MODE_TX_RX;
 8001692:	6145      	str	r5, [r0, #20]
	huart2.Init.StopBits = UART_STOPBITS_1;
 8001694:	60c7      	str	r7, [r0, #12]
	huart2.Init.Parity = UART_PARITY_NONE;
 8001696:	6107      	str	r7, [r0, #16]
	huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001698:	6187      	str	r7, [r0, #24]
	huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 800169a:	61c7      	str	r7, [r0, #28]
	if (HAL_UART_Init(&huart2) != HAL_OK)
 800169c:	f7ff fdec 	bl	8001278 <HAL_UART_Init>
	huart3.Instance = USART3;
 80016a0:	4b74      	ldr	r3, [pc, #464]	; (8001874 <main+0x2b4>)
	huart3.Init.Mode = UART_MODE_TX_RX;
 80016a2:	6165      	str	r5, [r4, #20]
	if (HAL_UART_Init(&huart3) != HAL_OK)
 80016a4:	4620      	mov	r0, r4
	huart3.Init.BaudRate = 115200;
 80016a6:	e884 0108 	stmia.w	r4, {r3, r8}
	huart3.Init.WordLength = UART_WORDLENGTH_8B;
 80016aa:	60a7      	str	r7, [r4, #8]
	huart3.Init.StopBits = UART_STOPBITS_1;
 80016ac:	60e7      	str	r7, [r4, #12]
	huart3.Init.Parity = UART_PARITY_NONE;
 80016ae:	6127      	str	r7, [r4, #16]
	huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80016b0:	61a7      	str	r7, [r4, #24]
	huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 80016b2:	61e7      	str	r7, [r4, #28]
	if (HAL_UART_Init(&huart3) != HAL_OK)
 80016b4:	f7ff fde0 	bl	8001278 <HAL_UART_Init>
	HAL_Delay(10);
 80016b8:	200a      	movs	r0, #10
 80016ba:	f7fe ff8d 	bl	80005d8 <HAL_Delay>
	toRead=1;
 80016be:	4d6e      	ldr	r5, [pc, #440]	; (8001878 <main+0x2b8>)
	rxCmpl=0;
 80016c0:	4b6e      	ldr	r3, [pc, #440]	; (800187c <main+0x2bc>)
	rxPos1=0;
 80016c2:	f8df 81f4 	ldr.w	r8, [pc, #500]	; 80018b8 <main+0x2f8>
	rxCmpl=0;
 80016c6:	701f      	strb	r7, [r3, #0]
	toRead=1;
 80016c8:	802e      	strh	r6, [r5, #0]
	rxPos2=0;
 80016ca:	4e6d      	ldr	r6, [pc, #436]	; (8001880 <main+0x2c0>)
	wasReadden=0;
 80016cc:	f8a9 7000 	strh.w	r7, [r9]
	rxPos1=0;
 80016d0:	f8a8 7000 	strh.w	r7, [r8]
	rxPos2=0;
 80016d4:	8037      	strh	r7, [r6, #0]
	if(res=HAL_UART_Receive_IT(&huart3, (uint8_t *)rx, toRead) == HAL_OK)
 80016d6:	882a      	ldrh	r2, [r5, #0]
 80016d8:	496a      	ldr	r1, [pc, #424]	; (8001884 <main+0x2c4>)
 80016da:	4620      	mov	r0, r4
 80016dc:	b292      	uxth	r2, r2
 80016de:	f7ff fe18 	bl	8001312 <HAL_UART_Receive_IT>
 80016e2:	4644      	mov	r4, r8
 80016e4:	9501      	str	r5, [sp, #4]
 80016e6:	464d      	mov	r5, r9
 80016e8:	b110      	cbz	r0, 80016f0 <main+0x130>
		printf("< HAL_ERROR\n");
 80016ea:	4867      	ldr	r0, [pc, #412]	; (8001888 <main+0x2c8>)
 80016ec:	f000 fbf4 	bl	8001ed8 <puts>
		tx[ii]=ii;
 80016f0:	4a66      	ldr	r2, [pc, #408]	; (800188c <main+0x2cc>)
{
 80016f2:	2300      	movs	r3, #0
		tx[ii]=ii;
 80016f4:	b2d9      	uxtb	r1, r3
 80016f6:	54d1      	strb	r1, [r2, r3]
	for(int ii=0; ii< sizeof(tx); ii++)
 80016f8:	3301      	adds	r3, #1
 80016fa:	2b64      	cmp	r3, #100	; 0x64
 80016fc:	d1fa      	bne.n	80016f4 <main+0x134>
		if(txCmpl == 1)
 80016fe:	f8df 81bc 	ldr.w	r8, [pc, #444]	; 80018bc <main+0x2fc>
				printf(" 0x%.2X ",rx1[rxPos1++]);
 8001702:	f8df a1bc 	ldr.w	sl, [pc, #444]	; 80018c0 <main+0x300>
 8001706:	2700      	movs	r7, #0
		if(txCmpl == 1)
 8001708:	f898 3000 	ldrb.w	r3, [r8]
 800170c:	2b01      	cmp	r3, #1
 800170e:	d12d      	bne.n	800176c <main+0x1ac>
			printf("=> toTransfer=%d wasTransferred=%d \n",toTransfer,wasTransferred);
 8001710:	4b5f      	ldr	r3, [pc, #380]	; (8001890 <main+0x2d0>)
 8001712:	f8df 9190 	ldr.w	r9, [pc, #400]	; 80018a4 <main+0x2e4>
 8001716:	485f      	ldr	r0, [pc, #380]	; (8001894 <main+0x2d4>)
			txCmpl = 0;
 8001718:	f04f 0b00 	mov.w	fp, #0
 800171c:	f888 b000 	strb.w	fp, [r8]
			printf("=> toTransfer=%d wasTransferred=%d \n",toTransfer,wasTransferred);
 8001720:	7819      	ldrb	r1, [r3, #0]
 8001722:	f899 2000 	ldrb.w	r2, [r9]
 8001726:	f000 fb4f 	bl	8001dc8 <iprintf>
			printf("-->  ");
 800172a:	485b      	ldr	r0, [pc, #364]	; (8001898 <main+0x2d8>)
 800172c:	f000 fb4c 	bl	8001dc8 <iprintf>
				printf("0x%.2X ",tx[ii]);
 8001730:	4a5a      	ldr	r2, [pc, #360]	; (800189c <main+0x2dc>)
			for(uint8_t ii=0; ii < wasTransferred; ii++)
 8001732:	4659      	mov	r1, fp
 8001734:	464b      	mov	r3, r9
 8001736:	7818      	ldrb	r0, [r3, #0]
 8001738:	f101 0b01 	add.w	fp, r1, #1
 800173c:	b2c9      	uxtb	r1, r1
 800173e:	4281      	cmp	r1, r0
 8001740:	d309      	bcc.n	8001756 <main+0x196>
			printf("\n");
 8001742:	200a      	movs	r0, #10
 8001744:	f000 fb58 	bl	8001df8 <putchar>
			wasTransferred=0;
 8001748:	2300      	movs	r3, #0
 800174a:	f889 3000 	strb.w	r3, [r9]
		HAL_Delay(1);
 800174e:	2001      	movs	r0, #1
 8001750:	f7fe ff42 	bl	80005d8 <HAL_Delay>
		if(txCmpl == 1)
 8001754:	e7d8      	b.n	8001708 <main+0x148>
 8001756:	9303      	str	r3, [sp, #12]
				printf("0x%.2X ",tx[ii]);
 8001758:	4b4c      	ldr	r3, [pc, #304]	; (800188c <main+0x2cc>)
 800175a:	9202      	str	r2, [sp, #8]
 800175c:	5c59      	ldrb	r1, [r3, r1]
 800175e:	4610      	mov	r0, r2
 8001760:	f000 fb32 	bl	8001dc8 <iprintf>
 8001764:	4659      	mov	r1, fp
 8001766:	9b03      	ldr	r3, [sp, #12]
 8001768:	9a02      	ldr	r2, [sp, #8]
 800176a:	e7e4      	b.n	8001736 <main+0x176>
		else if(HAL_GPIO_ReadPin(KEY1_GPIO_Port, KEY1_Pin) == GPIO_PIN_SET)
 800176c:	2101      	movs	r1, #1
 800176e:	483e      	ldr	r0, [pc, #248]	; (8001868 <main+0x2a8>)
 8001770:	f7ff f88c 	bl	800088c <HAL_GPIO_ReadPin>
 8001774:	2801      	cmp	r0, #1
 8001776:	d11f      	bne.n	80017b8 <main+0x1f8>
			HAL_Delay(1000); //     
 8001778:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 800177c:	f7fe ff2c 	bl	80005d8 <HAL_Delay>
			printf("\n ---- %d -----\n",jj++);
 8001780:	4639      	mov	r1, r7
 8001782:	4847      	ldr	r0, [pc, #284]	; (80018a0 <main+0x2e0>)
 8001784:	f000 fb20 	bl	8001dc8 <iprintf>
			toTransfer=33;
 8001788:	4a41      	ldr	r2, [pc, #260]	; (8001890 <main+0x2d0>)
			if(res=HAL_UART_Transmit_IT(&huart2, (uint8_t *)tx, toTransfer) == HAL_OK)
 800178a:	4838      	ldr	r0, [pc, #224]	; (800186c <main+0x2ac>)
			txCmpl = 0;
 800178c:	2300      	movs	r3, #0
			toTransfer=33;
 800178e:	2121      	movs	r1, #33	; 0x21
			txCmpl = 0;
 8001790:	f888 3000 	strb.w	r3, [r8]
			toTransfer=33;
 8001794:	7011      	strb	r1, [r2, #0]
			wasTransferred=0;
 8001796:	4943      	ldr	r1, [pc, #268]	; (80018a4 <main+0x2e4>)
 8001798:	700b      	strb	r3, [r1, #0]
			wasReadden=0;
 800179a:	802b      	strh	r3, [r5, #0]
			printf("\n ---- %d -----\n",jj++);
 800179c:	f107 0901 	add.w	r9, r7, #1
			if(res=HAL_UART_Transmit_IT(&huart2, (uint8_t *)tx, toTransfer) == HAL_OK)
 80017a0:	7812      	ldrb	r2, [r2, #0]
 80017a2:	493a      	ldr	r1, [pc, #232]	; (800188c <main+0x2cc>)
			printf("\n ---- %d -----\n",jj++);
 80017a4:	fa5f f989 	uxtb.w	r9, r9
			if(res=HAL_UART_Transmit_IT(&huart2, (uint8_t *)tx, toTransfer) == HAL_OK)
 80017a8:	f7ff fd94 	bl	80012d4 <HAL_UART_Transmit_IT>
 80017ac:	b110      	cbz	r0, 80017b4 <main+0x1f4>
				printf("> HAL_ERROR\n");
 80017ae:	483e      	ldr	r0, [pc, #248]	; (80018a8 <main+0x2e8>)
 80017b0:	f000 fb92 	bl	8001ed8 <puts>
			printf("\n ---- %d -----\n",jj++);
 80017b4:	464f      	mov	r7, r9
 80017b6:	e7ca      	b.n	800174e <main+0x18e>
		else if(rxPos2 != rxPos1) //    
 80017b8:	8832      	ldrh	r2, [r6, #0]
 80017ba:	8823      	ldrh	r3, [r4, #0]
 80017bc:	b292      	uxth	r2, r2
 80017be:	b29b      	uxth	r3, r3
 80017c0:	429a      	cmp	r2, r3
 80017c2:	d0c4      	beq.n	800174e <main+0x18e>
			printf("<= toRead=%d rxPos1=%d rxPos2=%d\n",toRead,rxPos1,rxPos2);
 80017c4:	9b01      	ldr	r3, [sp, #4]
 80017c6:	4839      	ldr	r0, [pc, #228]	; (80018ac <main+0x2ec>)
 80017c8:	8819      	ldrh	r1, [r3, #0]
 80017ca:	8822      	ldrh	r2, [r4, #0]
 80017cc:	8833      	ldrh	r3, [r6, #0]
 80017ce:	b292      	uxth	r2, r2
 80017d0:	b29b      	uxth	r3, r3
 80017d2:	b289      	uxth	r1, r1
 80017d4:	f000 faf8 	bl	8001dc8 <iprintf>
			printf("<-- ");
 80017d8:	4835      	ldr	r0, [pc, #212]	; (80018b0 <main+0x2f0>)
 80017da:	f000 faf5 	bl	8001dc8 <iprintf>
			if(rxPos1 > rxPos2) //  
 80017de:	8822      	ldrh	r2, [r4, #0]
 80017e0:	8833      	ldrh	r3, [r6, #0]
 80017e2:	b292      	uxth	r2, r2
 80017e4:	b29b      	uxth	r3, r3
 80017e6:	429a      	cmp	r2, r3
 80017e8:	d90a      	bls.n	8001800 <main+0x240>
				for(uint8_t ii=rxPos1; ii < sizeof(rx1); ii++)
 80017ea:	f8b4 9000 	ldrh.w	r9, [r4]
					printf(" 0x%.2X ",rx1[rxPos2+ii]);
 80017ee:	f8df b0d4 	ldr.w	fp, [pc, #212]	; 80018c4 <main+0x304>
				for(uint8_t ii=rxPos1; ii < sizeof(rx1); ii++)
 80017f2:	fa5f f989 	uxtb.w	r9, r9
 80017f6:	f1b9 0f63 	cmp.w	r9, #99	; 0x63
 80017fa:	d90d      	bls.n	8001818 <main+0x258>
				rxPos1=0;
 80017fc:	2300      	movs	r3, #0
 80017fe:	8023      	strh	r3, [r4, #0]
				printf(" 0x%.2X ",rx1[rxPos1++]);
 8001800:	f8df 90c0 	ldr.w	r9, [pc, #192]	; 80018c4 <main+0x304>
			while(rxPos1 < rxPos2) //   rxPos2
 8001804:	8822      	ldrh	r2, [r4, #0]
 8001806:	8833      	ldrh	r3, [r6, #0]
 8001808:	b292      	uxth	r2, r2
 800180a:	b29b      	uxth	r3, r3
 800180c:	429a      	cmp	r2, r3
 800180e:	d314      	bcc.n	800183a <main+0x27a>
			printf("\n");
 8001810:	200a      	movs	r0, #10
 8001812:	f000 faf1 	bl	8001df8 <putchar>
 8001816:	e79a      	b.n	800174e <main+0x18e>
					printf(" 0x%.2X ",rx1[rxPos2+ii]);
 8001818:	8833      	ldrh	r3, [r6, #0]
 800181a:	fa1a f383 	uxtah	r3, sl, r3
 800181e:	4658      	mov	r0, fp
 8001820:	f813 1009 	ldrb.w	r1, [r3, r9]
 8001824:	f000 fad0 	bl	8001dc8 <iprintf>
					wasReadden++;
 8001828:	882b      	ldrh	r3, [r5, #0]
 800182a:	3301      	adds	r3, #1
 800182c:	b29b      	uxth	r3, r3
				for(uint8_t ii=rxPos1; ii < sizeof(rx1); ii++)
 800182e:	f109 0901 	add.w	r9, r9, #1
					wasReadden++;
 8001832:	802b      	strh	r3, [r5, #0]
				for(uint8_t ii=rxPos1; ii < sizeof(rx1); ii++)
 8001834:	fa5f f989 	uxtb.w	r9, r9
 8001838:	e7dd      	b.n	80017f6 <main+0x236>
				printf(" 0x%.2X ",rx1[rxPos1++]);
 800183a:	8823      	ldrh	r3, [r4, #0]
 800183c:	b29b      	uxth	r3, r3
 800183e:	1c5a      	adds	r2, r3, #1
 8001840:	b292      	uxth	r2, r2
 8001842:	f81a 1003 	ldrb.w	r1, [sl, r3]
 8001846:	8022      	strh	r2, [r4, #0]
 8001848:	4648      	mov	r0, r9
 800184a:	f000 fabd 	bl	8001dc8 <iprintf>
				wasReadden++;
 800184e:	882b      	ldrh	r3, [r5, #0]
 8001850:	3301      	adds	r3, #1
 8001852:	b29b      	uxth	r3, r3
 8001854:	802b      	strh	r3, [r5, #0]
 8001856:	e7d5      	b.n	8001804 <main+0x244>
 8001858:	40023800 	.word	0x40023800
 800185c:	40020c00 	.word	0x40020c00
 8001860:	200000a8 	.word	0x200000a8
 8001864:	40020800 	.word	0x40020800
 8001868:	40020000 	.word	0x40020000
 800186c:	20000278 	.word	0x20000278
 8001870:	40004400 	.word	0x40004400
 8001874:	40004800 	.word	0x40004800
 8001878:	2000008e 	.word	0x2000008e
 800187c:	20000088 	.word	0x20000088
 8001880:	2000008c 	.word	0x2000008c
 8001884:	200000e8 	.word	0x200000e8
 8001888:	08002dac 	.word	0x08002dac
 800188c:	200001b0 	.word	0x200001b0
 8001890:	20000090 	.word	0x20000090
 8001894:	08002db8 	.word	0x08002db8
 8001898:	08002ddd 	.word	0x08002ddd
 800189c:	08002e28 	.word	0x08002e28
 80018a0:	08002de3 	.word	0x08002de3
 80018a4:	20000094 	.word	0x20000094
 80018a8:	08002df4 	.word	0x08002df4
 80018ac:	08002e00 	.word	0x08002e00
 80018b0:	08002e22 	.word	0x08002e22
 80018b4:	20000092 	.word	0x20000092
 80018b8:	2000008a 	.word	0x2000008a
 80018bc:	20000091 	.word	0x20000091
 80018c0:	2000014c 	.word	0x2000014c
 80018c4:	08002e27 	.word	0x08002e27

080018c8 <HAL_UART_TxCpltCallback>:
}

/* USER CODE BEGIN 4 */
void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
	if (huart-> Instance == USART2)
 80018c8:	6801      	ldr	r1, [r0, #0]
 80018ca:	4a16      	ldr	r2, [pc, #88]	; (8001924 <HAL_UART_TxCpltCallback+0x5c>)
 80018cc:	4291      	cmp	r1, r2
{
 80018ce:	b5f0      	push	{r4, r5, r6, r7, lr}
 80018d0:	4603      	mov	r3, r0
	if (huart-> Instance == USART2)
 80018d2:	d126      	bne.n	8001922 <HAL_UART_TxCpltCallback+0x5a>
	{
		uint16_t TxXferCount=huart->TxXferCount;
 80018d4:	8cc2      	ldrh	r2, [r0, #38]	; 0x26
		uint16_t TxXferSize=huart->TxXferSize;
 80018d6:	8c81      	ldrh	r1, [r0, #36]	; 0x24
		uint16_t TxXferCount=huart->TxXferCount;
 80018d8:	b292      	uxth	r2, r2

		if(TxXferSize == 0 ) // - 
 80018da:	b931      	cbnz	r1, 80018ea <HAL_UART_TxCpltCallback+0x22>
		{
			//printf(". HAL_UART_TxCpltCallback count=%d  size=%d \n",count,size);
			HAL_UART_Transmit_IT(huart, (uint8_t *)(tx),toTransfer);
 80018dc:	4b12      	ldr	r3, [pc, #72]	; (8001928 <HAL_UART_TxCpltCallback+0x60>)
 80018de:	4913      	ldr	r1, [pc, #76]	; (800192c <HAL_UART_TxCpltCallback+0x64>)
 80018e0:	781a      	ldrb	r2, [r3, #0]
				txCmpl=1;

			//printf("USART2 HAL_UART_TxCpltCallback TxXferCount=%d  TxXferSize=%d \n",count,size);
		}
	}
}
 80018e2:	e8bd 40f0 	ldmia.w	sp!, {r4, r5, r6, r7, lr}
				HAL_UART_Transmit_IT(huart, (uint8_t *)(tx+TxXferSize-TxXferCount),TxXferCount);
 80018e6:	f7ff bcf5 	b.w	80012d4 <HAL_UART_Transmit_IT>
		else if (TxXferSize > 0 & TxXferCount < TxXferSize)
 80018ea:	428a      	cmp	r2, r1
 80018ec:	d219      	bcs.n	8001922 <HAL_UART_TxCpltCallback+0x5a>
				tx1[wasTransferred++]=tx[ii];
 80018ee:	4e10      	ldr	r6, [pc, #64]	; (8001930 <HAL_UART_TxCpltCallback+0x68>)
 80018f0:	4f0e      	ldr	r7, [pc, #56]	; (800192c <HAL_UART_TxCpltCallback+0x64>)
 80018f2:	f8df e044 	ldr.w	lr, [pc, #68]	; 8001938 <HAL_UART_TxCpltCallback+0x70>
 80018f6:	2000      	movs	r0, #0
			for(int ii=0; ii<  (TxXferSize-TxXferCount); ii++)
 80018f8:	1a89      	subs	r1, r1, r2
 80018fa:	4288      	cmp	r0, r1
 80018fc:	db04      	blt.n	8001908 <HAL_UART_TxCpltCallback+0x40>
			if(TxXferCount>0)
 80018fe:	b16a      	cbz	r2, 800191c <HAL_UART_TxCpltCallback+0x54>
				HAL_UART_Transmit_IT(huart, (uint8_t *)(tx+TxXferSize-TxXferCount),TxXferCount);
 8001900:	480a      	ldr	r0, [pc, #40]	; (800192c <HAL_UART_TxCpltCallback+0x64>)
 8001902:	4401      	add	r1, r0
 8001904:	4618      	mov	r0, r3
 8001906:	e7ec      	b.n	80018e2 <HAL_UART_TxCpltCallback+0x1a>
				tx1[wasTransferred++]=tx[ii];
 8001908:	7834      	ldrb	r4, [r6, #0]
 800190a:	b2e4      	uxtb	r4, r4
 800190c:	1c65      	adds	r5, r4, #1
 800190e:	b2ed      	uxtb	r5, r5
 8001910:	7035      	strb	r5, [r6, #0]
 8001912:	5c3d      	ldrb	r5, [r7, r0]
 8001914:	f80e 5004 	strb.w	r5, [lr, r4]
			for(int ii=0; ii<  (TxXferSize-TxXferCount); ii++)
 8001918:	3001      	adds	r0, #1
 800191a:	e7ee      	b.n	80018fa <HAL_UART_TxCpltCallback+0x32>
				txCmpl=1;
 800191c:	4b05      	ldr	r3, [pc, #20]	; (8001934 <HAL_UART_TxCpltCallback+0x6c>)
 800191e:	2201      	movs	r2, #1
 8001920:	701a      	strb	r2, [r3, #0]
 8001922:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001924:	40004400 	.word	0x40004400
 8001928:	20000090 	.word	0x20000090
 800192c:	200001b0 	.word	0x200001b0
 8001930:	20000094 	.word	0x20000094
 8001934:	20000091 	.word	0x20000091
 8001938:	20000214 	.word	0x20000214

0800193c <HAL_UART_RxCpltCallback>:
	//  ,  HAL_UART_RxCpltCallback      !!!
	//      ,     ,          
	// -     !
	//  ...

	if (huart-> Instance == USART3)
 800193c:	6802      	ldr	r2, [r0, #0]
 800193e:	4b1d      	ldr	r3, [pc, #116]	; (80019b4 <HAL_UART_RxCpltCallback+0x78>)
 8001940:	429a      	cmp	r2, r3
{
 8001942:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001944:	4606      	mov	r6, r0
	if (huart-> Instance == USART3)
 8001946:	d134      	bne.n	80019b2 <HAL_UART_RxCpltCallback+0x76>
	{
		uint16_t RxXferCount=huart->RxXferCount;
 8001948:	8dc2      	ldrh	r2, [r0, #46]	; 0x2e
		uint16_t RxXferSize=huart->RxXferSize;
 800194a:	8d81      	ldrh	r1, [r0, #44]	; 0x2c
		uint16_t RxXferCount=huart->RxXferCount;
 800194c:	b292      	uxth	r2, r2

		//printf("USART2 HAL_UART_RxCpltCallback count=%d  size=%d \n",count,size);

		if(RxXferSize == 0) //   
 800194e:	b939      	cbnz	r1, 8001960 <HAL_UART_RxCpltCallback+0x24>
		{
			HAL_UART_Receive_IT(huart, (uint8_t *)(rx),toRead);
 8001950:	4b19      	ldr	r3, [pc, #100]	; (80019b8 <HAL_UART_RxCpltCallback+0x7c>)
 8001952:	491a      	ldr	r1, [pc, #104]	; (80019bc <HAL_UART_RxCpltCallback+0x80>)
 8001954:	881a      	ldrh	r2, [r3, #0]
 8001956:	b292      	uxth	r2, r2
				rxCmpl=1;
				HAL_UART_Receive_IT(huart, (uint8_t *)(rx),toRead);
			}
		}
	}
}
 8001958:	e8bd 40f0 	ldmia.w	sp!, {r4, r5, r6, r7, lr}
				HAL_UART_Receive_IT(huart, (uint8_t *)(rx),toRead);
 800195c:	f7ff bcd9 	b.w	8001312 <HAL_UART_Receive_IT>
		else if(RxXferSize > 0 && RxXferCount < RxXferSize)
 8001960:	428a      	cmp	r2, r1
 8001962:	d226      	bcs.n	80019b2 <HAL_UART_RxCpltCallback+0x76>
 8001964:	2300      	movs	r3, #0
				if(rxPos2 == sizeof(rx1))
 8001966:	4816      	ldr	r0, [pc, #88]	; (80019c0 <HAL_UART_RxCpltCallback+0x84>)
				rx1[rxPos2++]=rx[ii];
 8001968:	f8df e050 	ldr.w	lr, [pc, #80]	; 80019bc <HAL_UART_RxCpltCallback+0x80>
 800196c:	f8df c058 	ldr.w	ip, [pc, #88]	; 80019c8 <HAL_UART_RxCpltCallback+0x8c>
			for(int ii=0; ii<  (RxXferSize-RxXferCount); ii++)
 8001970:	1a89      	subs	r1, r1, r2
					rxPos2=0;
 8001972:	461f      	mov	r7, r3
			for(int ii=0; ii<  (RxXferSize-RxXferCount); ii++)
 8001974:	428b      	cmp	r3, r1
 8001976:	db04      	blt.n	8001982 <HAL_UART_RxCpltCallback+0x46>
			if(RxXferCount>0)
 8001978:	b19a      	cbz	r2, 80019a2 <HAL_UART_RxCpltCallback+0x66>
				HAL_UART_Receive_IT(huart, (uint8_t *)(rx+RxXferSize-RxXferCount),RxXferCount);
 800197a:	4b10      	ldr	r3, [pc, #64]	; (80019bc <HAL_UART_RxCpltCallback+0x80>)
 800197c:	4419      	add	r1, r3
				HAL_UART_Receive_IT(huart, (uint8_t *)(rx),toRead);
 800197e:	4630      	mov	r0, r6
 8001980:	e7ea      	b.n	8001958 <HAL_UART_RxCpltCallback+0x1c>
				if(rxPos2 == sizeof(rx1))
 8001982:	8804      	ldrh	r4, [r0, #0]
 8001984:	b2a4      	uxth	r4, r4
 8001986:	2c64      	cmp	r4, #100	; 0x64
					rxPos2=0;
 8001988:	bf08      	it	eq
 800198a:	8007      	strheq	r7, [r0, #0]
				rx1[rxPos2++]=rx[ii];
 800198c:	8804      	ldrh	r4, [r0, #0]
 800198e:	b2a4      	uxth	r4, r4
 8001990:	1c65      	adds	r5, r4, #1
 8001992:	b2ad      	uxth	r5, r5
 8001994:	8005      	strh	r5, [r0, #0]
 8001996:	f81e 5003 	ldrb.w	r5, [lr, r3]
 800199a:	f80c 5004 	strb.w	r5, [ip, r4]
			for(int ii=0; ii<  (RxXferSize-RxXferCount); ii++)
 800199e:	3301      	adds	r3, #1
 80019a0:	e7e8      	b.n	8001974 <HAL_UART_RxCpltCallback+0x38>
				rxCmpl=1;
 80019a2:	4b08      	ldr	r3, [pc, #32]	; (80019c4 <HAL_UART_RxCpltCallback+0x88>)
				HAL_UART_Receive_IT(huart, (uint8_t *)(rx),toRead);
 80019a4:	4905      	ldr	r1, [pc, #20]	; (80019bc <HAL_UART_RxCpltCallback+0x80>)
				rxCmpl=1;
 80019a6:	2201      	movs	r2, #1
 80019a8:	701a      	strb	r2, [r3, #0]
				HAL_UART_Receive_IT(huart, (uint8_t *)(rx),toRead);
 80019aa:	4b03      	ldr	r3, [pc, #12]	; (80019b8 <HAL_UART_RxCpltCallback+0x7c>)
 80019ac:	881a      	ldrh	r2, [r3, #0]
 80019ae:	b292      	uxth	r2, r2
 80019b0:	e7e5      	b.n	800197e <HAL_UART_RxCpltCallback+0x42>
 80019b2:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80019b4:	40004800 	.word	0x40004800
 80019b8:	2000008e 	.word	0x2000008e
 80019bc:	200000e8 	.word	0x200000e8
 80019c0:	2000008c 	.word	0x2000008c
 80019c4:	20000088 	.word	0x20000088
 80019c8:	2000014c 	.word	0x2000014c

080019cc <HAL_UART_ErrorCallback>:

void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
	if (huart-> Instance == USART2)
 80019cc:	6803      	ldr	r3, [r0, #0]
 80019ce:	4a15      	ldr	r2, [pc, #84]	; (8001a24 <HAL_UART_ErrorCallback+0x58>)
 80019d0:	4293      	cmp	r3, r2
{
 80019d2:	b570      	push	{r4, r5, r6, lr}
 80019d4:	4604      	mov	r4, r0
	if (huart-> Instance == USART2)
 80019d6:	d10c      	bne.n	80019f2 <HAL_UART_ErrorCallback+0x26>
	{
		uint16_t TxXferCount=huart->TxXferCount;
 80019d8:	8cc5      	ldrh	r5, [r0, #38]	; 0x26
		uint16_t TxXferSize=huart->TxXferSize;
 80019da:	8c84      	ldrh	r4, [r0, #36]	; 0x24
		printf("> HAL_UART_ErrorCallback USART2\n");
 80019dc:	4812      	ldr	r0, [pc, #72]	; (8001a28 <HAL_UART_ErrorCallback+0x5c>)
		uint16_t TxXferCount=huart->TxXferCount;
 80019de:	b2ad      	uxth	r5, r5
		printf("> HAL_UART_ErrorCallback USART2\n");
 80019e0:	f000 fa7a 	bl	8001ed8 <puts>
		printf("> TxXferCount=%d TxXferSize=%d\n",TxXferCount,TxXferSize);
 80019e4:	4622      	mov	r2, r4
 80019e6:	4629      	mov	r1, r5
 80019e8:	4810      	ldr	r0, [pc, #64]	; (8001a2c <HAL_UART_ErrorCallback+0x60>)
		printf("< RxXferCount=%d RxXferSize=%d\n",RxXferCount,RxXferSize);
		HAL_UART_Receive_IT(huart, (uint8_t *)(rx+RxXferSize-RxXferCount),RxXferCount);
		//    , ,        
	}

}
 80019ea:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
		printf("> TxXferCount=%d TxXferSize=%d\n",TxXferCount,TxXferSize);
 80019ee:	f000 b9eb 	b.w	8001dc8 <iprintf>
	else if (huart-> Instance == USART3)
 80019f2:	4a0f      	ldr	r2, [pc, #60]	; (8001a30 <HAL_UART_ErrorCallback+0x64>)
 80019f4:	4293      	cmp	r3, r2
 80019f6:	d113      	bne.n	8001a20 <HAL_UART_ErrorCallback+0x54>
		uint16_t RxXferCount=huart->RxXferCount;
 80019f8:	8dc5      	ldrh	r5, [r0, #46]	; 0x2e
		uint16_t RxXferSize=huart->RxXferSize;
 80019fa:	8d86      	ldrh	r6, [r0, #44]	; 0x2c
		printf("< HAL_UART_ErrorCallback USART3\n");
 80019fc:	480d      	ldr	r0, [pc, #52]	; (8001a34 <HAL_UART_ErrorCallback+0x68>)
		uint16_t RxXferCount=huart->RxXferCount;
 80019fe:	b2ad      	uxth	r5, r5
		printf("< HAL_UART_ErrorCallback USART3\n");
 8001a00:	f000 fa6a 	bl	8001ed8 <puts>
		printf("< RxXferCount=%d RxXferSize=%d\n",RxXferCount,RxXferSize);
 8001a04:	4632      	mov	r2, r6
 8001a06:	4629      	mov	r1, r5
 8001a08:	480b      	ldr	r0, [pc, #44]	; (8001a38 <HAL_UART_ErrorCallback+0x6c>)
 8001a0a:	f000 f9dd 	bl	8001dc8 <iprintf>
		HAL_UART_Receive_IT(huart, (uint8_t *)(rx+RxXferSize-RxXferCount),RxXferCount);
 8001a0e:	490b      	ldr	r1, [pc, #44]	; (8001a3c <HAL_UART_ErrorCallback+0x70>)
 8001a10:	1b76      	subs	r6, r6, r5
 8001a12:	462a      	mov	r2, r5
 8001a14:	4431      	add	r1, r6
 8001a16:	4620      	mov	r0, r4
}
 8001a18:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
		HAL_UART_Receive_IT(huart, (uint8_t *)(rx+RxXferSize-RxXferCount),RxXferCount);
 8001a1c:	f7ff bc79 	b.w	8001312 <HAL_UART_Receive_IT>
 8001a20:	bd70      	pop	{r4, r5, r6, pc}
 8001a22:	bf00      	nop
 8001a24:	40004400 	.word	0x40004400
 8001a28:	08002d2c 	.word	0x08002d2c
 8001a2c:	08002d4c 	.word	0x08002d4c
 8001a30:	40004800 	.word	0x40004800
 8001a34:	08002d6c 	.word	0x08002d6c
 8001a38:	08002d8c 	.word	0x08002d8c
 8001a3c:	200000e8 	.word	0x200000e8

08001a40 <HAL_TIM_PeriodElapsedCallback>:
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
	/* USER CODE BEGIN Callback 0 */

	/* USER CODE END Callback 0 */
	if (htim->Instance == TIM1) {
 8001a40:	6802      	ldr	r2, [r0, #0]
 8001a42:	4b03      	ldr	r3, [pc, #12]	; (8001a50 <HAL_TIM_PeriodElapsedCallback+0x10>)
 8001a44:	429a      	cmp	r2, r3
 8001a46:	d101      	bne.n	8001a4c <HAL_TIM_PeriodElapsedCallback+0xc>
		HAL_IncTick();
 8001a48:	f7fe bdb4 	b.w	80005b4 <HAL_IncTick>
 8001a4c:	4770      	bx	lr
 8001a4e:	bf00      	nop
 8001a50:	40010000 	.word	0x40010000

08001a54 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001a54:	b082      	sub	sp, #8
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001a56:	4b0c      	ldr	r3, [pc, #48]	; (8001a88 <HAL_MspInit+0x34>)
 8001a58:	2100      	movs	r1, #0
 8001a5a:	9100      	str	r1, [sp, #0]
 8001a5c:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8001a5e:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8001a62:	645a      	str	r2, [r3, #68]	; 0x44
 8001a64:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8001a66:	f402 4280 	and.w	r2, r2, #16384	; 0x4000
 8001a6a:	9200      	str	r2, [sp, #0]
 8001a6c:	9a00      	ldr	r2, [sp, #0]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001a6e:	9101      	str	r1, [sp, #4]
 8001a70:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8001a72:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 8001a76:	641a      	str	r2, [r3, #64]	; 0x40
 8001a78:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001a7a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001a7e:	9301      	str	r3, [sp, #4]
 8001a80:	9b01      	ldr	r3, [sp, #4]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001a82:	b002      	add	sp, #8
 8001a84:	4770      	bx	lr
 8001a86:	bf00      	nop
 8001a88:	40023800 	.word	0x40023800

08001a8c <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001a8c:	b510      	push	{r4, lr}
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001a8e:	2214      	movs	r2, #20
{
 8001a90:	b08a      	sub	sp, #40	; 0x28
 8001a92:	4604      	mov	r4, r0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001a94:	2100      	movs	r1, #0
 8001a96:	eb0d 0002 	add.w	r0, sp, r2
 8001a9a:	f000 f98d 	bl	8001db8 <memset>
  if(huart->Instance==USART2)
 8001a9e:	6823      	ldr	r3, [r4, #0]
 8001aa0:	4a2f      	ldr	r2, [pc, #188]	; (8001b60 <HAL_UART_MspInit+0xd4>)
 8001aa2:	4293      	cmp	r3, r2
 8001aa4:	d12d      	bne.n	8001b02 <HAL_UART_MspInit+0x76>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8001aa6:	4b2f      	ldr	r3, [pc, #188]	; (8001b64 <HAL_UART_MspInit+0xd8>)
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
    GPIO_InitStruct.Pull = GPIO_PULLUP;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001aa8:	482f      	ldr	r0, [pc, #188]	; (8001b68 <HAL_UART_MspInit+0xdc>)
    __HAL_RCC_USART2_CLK_ENABLE();
 8001aaa:	2400      	movs	r4, #0
 8001aac:	9401      	str	r4, [sp, #4]
 8001aae:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8001ab0:	f442 3200 	orr.w	r2, r2, #131072	; 0x20000
 8001ab4:	641a      	str	r2, [r3, #64]	; 0x40
 8001ab6:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8001ab8:	f402 3200 	and.w	r2, r2, #131072	; 0x20000
 8001abc:	9201      	str	r2, [sp, #4]
 8001abe:	9a01      	ldr	r2, [sp, #4]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001ac0:	9402      	str	r4, [sp, #8]
 8001ac2:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8001ac4:	f042 0201 	orr.w	r2, r2, #1
 8001ac8:	631a      	str	r2, [r3, #48]	; 0x30
 8001aca:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001acc:	f003 0301 	and.w	r3, r3, #1
 8001ad0:	9302      	str	r3, [sp, #8]
 8001ad2:	9b02      	ldr	r3, [sp, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 8001ad4:	230c      	movs	r3, #12
 8001ad6:	9305      	str	r3, [sp, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001ad8:	2302      	movs	r3, #2
 8001ada:	9306      	str	r3, [sp, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001adc:	2301      	movs	r3, #1
 8001ade:	9307      	str	r3, [sp, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001ae0:	2303      	movs	r3, #3
 8001ae2:	9308      	str	r3, [sp, #32]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001ae4:	a905      	add	r1, sp, #20
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8001ae6:	2307      	movs	r3, #7
 8001ae8:	9309      	str	r3, [sp, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001aea:	f7fe fdef 	bl	80006cc <HAL_GPIO_Init>

    /* USART2 interrupt Init */
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 8001aee:	2026      	movs	r0, #38	; 0x26
 8001af0:	4622      	mov	r2, r4
 8001af2:	4621      	mov	r1, r4
 8001af4:	f7fe fd96 	bl	8000624 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 8001af8:	2026      	movs	r0, #38	; 0x26
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);

    /* USART3 interrupt Init */
    HAL_NVIC_SetPriority(USART3_IRQn, 0, 0);
    HAL_NVIC_EnableIRQ(USART3_IRQn);
 8001afa:	f7fe fdc7 	bl	800068c <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }

}
 8001afe:	b00a      	add	sp, #40	; 0x28
 8001b00:	bd10      	pop	{r4, pc}
  else if(huart->Instance==USART3)
 8001b02:	4a1a      	ldr	r2, [pc, #104]	; (8001b6c <HAL_UART_MspInit+0xe0>)
 8001b04:	4293      	cmp	r3, r2
 8001b06:	d1fa      	bne.n	8001afe <HAL_UART_MspInit+0x72>
    __HAL_RCC_USART3_CLK_ENABLE();
 8001b08:	4b16      	ldr	r3, [pc, #88]	; (8001b64 <HAL_UART_MspInit+0xd8>)
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001b0a:	4819      	ldr	r0, [pc, #100]	; (8001b70 <HAL_UART_MspInit+0xe4>)
    __HAL_RCC_USART3_CLK_ENABLE();
 8001b0c:	2400      	movs	r4, #0
 8001b0e:	9403      	str	r4, [sp, #12]
 8001b10:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8001b12:	f442 2280 	orr.w	r2, r2, #262144	; 0x40000
 8001b16:	641a      	str	r2, [r3, #64]	; 0x40
 8001b18:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8001b1a:	f402 2280 	and.w	r2, r2, #262144	; 0x40000
 8001b1e:	9203      	str	r2, [sp, #12]
 8001b20:	9a03      	ldr	r2, [sp, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001b22:	9404      	str	r4, [sp, #16]
 8001b24:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8001b26:	f042 0202 	orr.w	r2, r2, #2
 8001b2a:	631a      	str	r2, [r3, #48]	; 0x30
 8001b2c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001b2e:	f003 0302 	and.w	r3, r3, #2
 8001b32:	9304      	str	r3, [sp, #16]
 8001b34:	9b04      	ldr	r3, [sp, #16]
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
 8001b36:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 8001b3a:	9305      	str	r3, [sp, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001b3c:	2302      	movs	r3, #2
 8001b3e:	9306      	str	r3, [sp, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001b40:	2301      	movs	r3, #1
 8001b42:	9307      	str	r3, [sp, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001b44:	2303      	movs	r3, #3
 8001b46:	9308      	str	r3, [sp, #32]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001b48:	a905      	add	r1, sp, #20
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8001b4a:	2307      	movs	r3, #7
 8001b4c:	9309      	str	r3, [sp, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001b4e:	f7fe fdbd 	bl	80006cc <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(USART3_IRQn, 0, 0);
 8001b52:	2027      	movs	r0, #39	; 0x27
 8001b54:	4622      	mov	r2, r4
 8001b56:	4621      	mov	r1, r4
 8001b58:	f7fe fd64 	bl	8000624 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART3_IRQn);
 8001b5c:	2027      	movs	r0, #39	; 0x27
 8001b5e:	e7cc      	b.n	8001afa <HAL_UART_MspInit+0x6e>
 8001b60:	40004400 	.word	0x40004400
 8001b64:	40023800 	.word	0x40023800
 8001b68:	40020000 	.word	0x40020000
 8001b6c:	40004800 	.word	0x40004800
 8001b70:	40020400 	.word	0x40020400

08001b74 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig(). 
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001b74:	b530      	push	{r4, r5, lr}
  uint32_t              uwTimclock = 0;
  uint32_t              uwPrescalerValue = 0;
  uint32_t              pFLatency;
  
  /*Configure the TIM1 IRQ priority */
  HAL_NVIC_SetPriority(TIM1_UP_TIM10_IRQn, TickPriority ,0); 
 8001b76:	4601      	mov	r1, r0
{
 8001b78:	b089      	sub	sp, #36	; 0x24
  HAL_NVIC_SetPriority(TIM1_UP_TIM10_IRQn, TickPriority ,0); 
 8001b7a:	2200      	movs	r2, #0
 8001b7c:	2019      	movs	r0, #25
 8001b7e:	f7fe fd51 	bl	8000624 <HAL_NVIC_SetPriority>
  
  /* Enable the TIM1 global Interrupt */
  HAL_NVIC_EnableIRQ(TIM1_UP_TIM10_IRQn); 
 8001b82:	2019      	movs	r0, #25
 8001b84:	f7fe fd82 	bl	800068c <HAL_NVIC_EnableIRQ>
  
  /* Enable TIM1 clock */
  __HAL_RCC_TIM1_CLK_ENABLE();
 8001b88:	2500      	movs	r5, #0
 8001b8a:	4b15      	ldr	r3, [pc, #84]	; (8001be0 <HAL_InitTick+0x6c>)
 8001b8c:	9502      	str	r5, [sp, #8]
 8001b8e:	6c5a      	ldr	r2, [r3, #68]	; 0x44
   
  /* Compute the prescaler value to have TIM1 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000) - 1);
  
  /* Initialize TIM1 */
  htim1.Instance = TIM1;
 8001b90:	4c14      	ldr	r4, [pc, #80]	; (8001be4 <HAL_InitTick+0x70>)
  __HAL_RCC_TIM1_CLK_ENABLE();
 8001b92:	f042 0201 	orr.w	r2, r2, #1
 8001b96:	645a      	str	r2, [r3, #68]	; 0x44
 8001b98:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001b9a:	f003 0301 	and.w	r3, r3, #1
 8001b9e:	9302      	str	r3, [sp, #8]
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8001ba0:	a901      	add	r1, sp, #4
 8001ba2:	a803      	add	r0, sp, #12
  __HAL_RCC_TIM1_CLK_ENABLE();
 8001ba4:	9b02      	ldr	r3, [sp, #8]
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8001ba6:	f7ff f8e7 	bl	8000d78 <HAL_RCC_GetClockConfig>
  uwTimclock = 2*HAL_RCC_GetPCLK2Freq();
 8001baa:	f7ff f8d5 	bl	8000d58 <HAL_RCC_GetPCLK2Freq>
  htim1.Instance = TIM1;
 8001bae:	4b0e      	ldr	r3, [pc, #56]	; (8001be8 <HAL_InitTick+0x74>)
 8001bb0:	6023      	str	r3, [r4, #0]
  + Period = [(TIM1CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim1.Init.Period = (1000000 / 1000) - 1;
 8001bb2:	f240 33e7 	movw	r3, #999	; 0x3e7
 8001bb6:	60e3      	str	r3, [r4, #12]
  uwTimclock = 2*HAL_RCC_GetPCLK2Freq();
 8001bb8:	0040      	lsls	r0, r0, #1
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000) - 1);
 8001bba:	4b0c      	ldr	r3, [pc, #48]	; (8001bec <HAL_InitTick+0x78>)
 8001bbc:	fbb0 f0f3 	udiv	r0, r0, r3
 8001bc0:	3801      	subs	r0, #1
  htim1.Init.Prescaler = uwPrescalerValue;
 8001bc2:	6060      	str	r0, [r4, #4]
  htim1.Init.ClockDivision = 0;
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
  if(HAL_TIM_Base_Init(&htim1) == HAL_OK)
 8001bc4:	4620      	mov	r0, r4
  htim1.Init.ClockDivision = 0;
 8001bc6:	6125      	str	r5, [r4, #16]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001bc8:	60a5      	str	r5, [r4, #8]
  if(HAL_TIM_Base_Init(&htim1) == HAL_OK)
 8001bca:	f7ff fa11 	bl	8000ff0 <HAL_TIM_Base_Init>
 8001bce:	b920      	cbnz	r0, 8001bda <HAL_InitTick+0x66>
  {
    /* Start the TIM time Base generation in interrupt mode */
    return HAL_TIM_Base_Start_IT(&htim1);
 8001bd0:	4620      	mov	r0, r4
 8001bd2:	f7ff f8f0 	bl	8000db6 <HAL_TIM_Base_Start_IT>
  }
  
  /* Return function status */
  return HAL_ERROR;
}
 8001bd6:	b009      	add	sp, #36	; 0x24
 8001bd8:	bd30      	pop	{r4, r5, pc}
  return HAL_ERROR;
 8001bda:	2001      	movs	r0, #1
 8001bdc:	e7fb      	b.n	8001bd6 <HAL_InitTick+0x62>
 8001bde:	bf00      	nop
 8001be0:	40023800 	.word	0x40023800
 8001be4:	200002b8 	.word	0x200002b8
 8001be8:	40010000 	.word	0x40010000
 8001bec:	000f4240 	.word	0x000f4240

08001bf0 <NMI_Handler>:
 8001bf0:	4770      	bx	lr

08001bf2 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001bf2:	e7fe      	b.n	8001bf2 <HardFault_Handler>

08001bf4 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001bf4:	e7fe      	b.n	8001bf4 <MemManage_Handler>

08001bf6 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001bf6:	e7fe      	b.n	8001bf6 <BusFault_Handler>

08001bf8 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001bf8:	e7fe      	b.n	8001bf8 <UsageFault_Handler>

08001bfa <SVC_Handler>:
 8001bfa:	4770      	bx	lr

08001bfc <DebugMon_Handler>:
 8001bfc:	4770      	bx	lr

08001bfe <PendSV_Handler>:
 8001bfe:	4770      	bx	lr

08001c00 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001c00:	4770      	bx	lr
	...

08001c04 <TIM1_UP_TIM10_IRQHandler>:
void TIM1_UP_TIM10_IRQHandler(void)
{
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 0 */

  /* USER CODE END TIM1_UP_TIM10_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8001c04:	4801      	ldr	r0, [pc, #4]	; (8001c0c <TIM1_UP_TIM10_IRQHandler+0x8>)
 8001c06:	f7ff b8ea 	b.w	8000dde <HAL_TIM_IRQHandler>
 8001c0a:	bf00      	nop
 8001c0c:	200002b8 	.word	0x200002b8

08001c10 <USART2_IRQHandler>:
void USART2_IRQHandler(void)
{
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 8001c10:	4801      	ldr	r0, [pc, #4]	; (8001c18 <USART2_IRQHandler+0x8>)
 8001c12:	f7ff bbe3 	b.w	80013dc <HAL_UART_IRQHandler>
 8001c16:	bf00      	nop
 8001c18:	20000278 	.word	0x20000278

08001c1c <USART3_IRQHandler>:
void USART3_IRQHandler(void)
{
  /* USER CODE BEGIN USART3_IRQn 0 */

  /* USER CODE END USART3_IRQn 0 */
  HAL_UART_IRQHandler(&huart3);
 8001c1c:	4801      	ldr	r0, [pc, #4]	; (8001c24 <USART3_IRQHandler+0x8>)
 8001c1e:	f7ff bbdd 	b.w	80013dc <HAL_UART_IRQHandler>
 8001c22:	bf00      	nop
 8001c24:	200000a8 	.word	0x200000a8

08001c28 <_read>:
	_kill(status, -1);
	while (1) {}		/* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001c28:	b570      	push	{r4, r5, r6, lr}
 8001c2a:	460e      	mov	r6, r1
 8001c2c:	4615      	mov	r5, r2
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001c2e:	460c      	mov	r4, r1
 8001c30:	1ba3      	subs	r3, r4, r6
 8001c32:	429d      	cmp	r5, r3
 8001c34:	dc01      	bgt.n	8001c3a <_read+0x12>
	{
		*ptr++ = __io_getchar();
	}

return len;
}
 8001c36:	4628      	mov	r0, r5
 8001c38:	bd70      	pop	{r4, r5, r6, pc}
		*ptr++ = __io_getchar();
 8001c3a:	f3af 8000 	nop.w
 8001c3e:	f804 0b01 	strb.w	r0, [r4], #1
 8001c42:	e7f5      	b.n	8001c30 <_read+0x8>

08001c44 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8001c44:	b510      	push	{r4, lr}

	//  > configMAX_SYSCALL_INTERRUPT_PRIORITY

	/*taskENTER_CRITICAL();
	{*/
		for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001c46:	2300      	movs	r3, #0
  \param [in]     ch  Character to transmit.
  \returns            Character to transmit.
 */
__STATIC_INLINE uint32_t ITM_SendChar (uint32_t ch)
{
  if (((ITM->TCR & ITM_TCR_ITMENA_Msk) != 0UL) &&      /* ITM enabled */
 8001c48:	f04f 4460 	mov.w	r4, #3758096384	; 0xe0000000
 8001c4c:	4293      	cmp	r3, r2
 8001c4e:	db01      	blt.n	8001c54 <_write+0x10>
	/*}
	taskEXIT_CRITICAL();*/

	/* USER CODE END Init */
	return len;
}
 8001c50:	4610      	mov	r0, r2
 8001c52:	bd10      	pop	{r4, pc}
 8001c54:	f8d4 0e80 	ldr.w	r0, [r4, #3712]	; 0xe80
 8001c58:	07c0      	lsls	r0, r0, #31
 8001c5a:	d503      	bpl.n	8001c64 <_write+0x20>
      ((ITM->TER & 1UL               ) != 0UL)   )     /* ITM Port #0 enabled */
 8001c5c:	f8d4 0e00 	ldr.w	r0, [r4, #3584]	; 0xe00
  if (((ITM->TCR & ITM_TCR_ITMENA_Msk) != 0UL) &&      /* ITM enabled */
 8001c60:	07c0      	lsls	r0, r0, #31
 8001c62:	d402      	bmi.n	8001c6a <_write+0x26>
		for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001c64:	3301      	adds	r3, #1
 8001c66:	e7f1      	b.n	8001c4c <_write+0x8>
  {
    while (ITM->PORT[0U].u32 == 0UL)
    {
      __NOP();
 8001c68:	bf00      	nop
    while (ITM->PORT[0U].u32 == 0UL)
 8001c6a:	6820      	ldr	r0, [r4, #0]
 8001c6c:	2800      	cmp	r0, #0
 8001c6e:	d0fb      	beq.n	8001c68 <_write+0x24>
				ITM_SendChar(*ptr++);
 8001c70:	5cc8      	ldrb	r0, [r1, r3]
    }
    ITM->PORT[0U].u8 = (uint8_t)ch;
 8001c72:	7020      	strb	r0, [r4, #0]
 8001c74:	e7f6      	b.n	8001c64 <_write+0x20>
	...

08001c78 <_sbrk>:

caddr_t _sbrk(int incr)
{
 8001c78:	b508      	push	{r3, lr}
	extern char end asm("end");
	static char *heap_end;
	char *prev_heap_end;

	if (heap_end == 0)
 8001c7a:	4b0a      	ldr	r3, [pc, #40]	; (8001ca4 <_sbrk+0x2c>)
 8001c7c:	6819      	ldr	r1, [r3, #0]
{
 8001c7e:	4602      	mov	r2, r0
	if (heap_end == 0)
 8001c80:	b909      	cbnz	r1, 8001c86 <_sbrk+0xe>
		heap_end = &end;
 8001c82:	4909      	ldr	r1, [pc, #36]	; (8001ca8 <_sbrk+0x30>)
 8001c84:	6019      	str	r1, [r3, #0]

	prev_heap_end = heap_end;
 8001c86:	6818      	ldr	r0, [r3, #0]
	if (heap_end + incr > stack_ptr)
 8001c88:	4669      	mov	r1, sp
 8001c8a:	4402      	add	r2, r0
 8001c8c:	428a      	cmp	r2, r1
 8001c8e:	d906      	bls.n	8001c9e <_sbrk+0x26>
	{
//		write(1, "Heap and stack collision\n", 25);
//		abort();
		errno = ENOMEM;
 8001c90:	f000 f868 	bl	8001d64 <__errno>
 8001c94:	230c      	movs	r3, #12
 8001c96:	6003      	str	r3, [r0, #0]
		return (caddr_t) -1;
 8001c98:	f04f 30ff 	mov.w	r0, #4294967295
 8001c9c:	bd08      	pop	{r3, pc}
	}

	heap_end += incr;
 8001c9e:	601a      	str	r2, [r3, #0]

	return (caddr_t) prev_heap_end;
}
 8001ca0:	bd08      	pop	{r3, pc}
 8001ca2:	bf00      	nop
 8001ca4:	20000098 	.word	0x20000098
 8001ca8:	200002fc 	.word	0x200002fc

08001cac <_close>:

int _close(int file)
{
	return -1;
}
 8001cac:	f04f 30ff 	mov.w	r0, #4294967295
 8001cb0:	4770      	bx	lr

08001cb2 <_fstat>:


int _fstat(int file, struct stat *st)
{
	st->st_mode = S_IFCHR;
 8001cb2:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8001cb6:	604b      	str	r3, [r1, #4]
	return 0;
}
 8001cb8:	2000      	movs	r0, #0
 8001cba:	4770      	bx	lr

08001cbc <_isatty>:

int _isatty(int file)
{
	return 1;
}
 8001cbc:	2001      	movs	r0, #1
 8001cbe:	4770      	bx	lr

08001cc0 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
	return 0;
}
 8001cc0:	2000      	movs	r0, #0
 8001cc2:	4770      	bx	lr

08001cc4 <SystemInit>:
  */
void SystemInit(void)
{
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001cc4:	490f      	ldr	r1, [pc, #60]	; (8001d04 <SystemInit+0x40>)
 8001cc6:	f8d1 3088 	ldr.w	r3, [r1, #136]	; 0x88
 8001cca:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8001cce:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  #endif
  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set HSION bit */
  RCC->CR |= (uint32_t)0x00000001;
 8001cd2:	4b0d      	ldr	r3, [pc, #52]	; (8001d08 <SystemInit+0x44>)
 8001cd4:	681a      	ldr	r2, [r3, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 8001cd6:	2000      	movs	r0, #0
  RCC->CR |= (uint32_t)0x00000001;
 8001cd8:	f042 0201 	orr.w	r2, r2, #1
 8001cdc:	601a      	str	r2, [r3, #0]
  RCC->CFGR = 0x00000000;
 8001cde:	6098      	str	r0, [r3, #8]

  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= (uint32_t)0xFEF6FFFF;
 8001ce0:	681a      	ldr	r2, [r3, #0]
 8001ce2:	f022 7284 	bic.w	r2, r2, #17301504	; 0x1080000
 8001ce6:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 8001cea:	601a      	str	r2, [r3, #0]

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x24003010;
 8001cec:	4a07      	ldr	r2, [pc, #28]	; (8001d0c <SystemInit+0x48>)
 8001cee:	605a      	str	r2, [r3, #4]

  /* Reset HSEBYP bit */
  RCC->CR &= (uint32_t)0xFFFBFFFF;
 8001cf0:	681a      	ldr	r2, [r3, #0]
 8001cf2:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8001cf6:	601a      	str	r2, [r3, #0]

  /* Disable all interrupts */
  RCC->CIR = 0x00000000;
 8001cf8:	60d8      	str	r0, [r3, #12]

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8001cfa:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8001cfe:	608b      	str	r3, [r1, #8]
 8001d00:	4770      	bx	lr
 8001d02:	bf00      	nop
 8001d04:	e000ed00 	.word	0xe000ed00
 8001d08:	40023800 	.word	0x40023800
 8001d0c:	24003010 	.word	0x24003010

08001d10 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 8001d10:	f8df d034 	ldr.w	sp, [pc, #52]	; 8001d48 <LoopFillZerobss+0x14>

/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
 8001d14:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 8001d16:	e003      	b.n	8001d20 <LoopCopyDataInit>

08001d18 <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 8001d18:	4b0c      	ldr	r3, [pc, #48]	; (8001d4c <LoopFillZerobss+0x18>)
  ldr  r3, [r3, r1]
 8001d1a:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 8001d1c:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 8001d1e:	3104      	adds	r1, #4

08001d20 <LoopCopyDataInit>:
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 8001d20:	480b      	ldr	r0, [pc, #44]	; (8001d50 <LoopFillZerobss+0x1c>)
  ldr  r3, =_edata
 8001d22:	4b0c      	ldr	r3, [pc, #48]	; (8001d54 <LoopFillZerobss+0x20>)
  adds  r2, r0, r1
 8001d24:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 8001d26:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 8001d28:	d3f6      	bcc.n	8001d18 <CopyDataInit>
  ldr  r2, =_sbss
 8001d2a:	4a0b      	ldr	r2, [pc, #44]	; (8001d58 <LoopFillZerobss+0x24>)
  b  LoopFillZerobss
 8001d2c:	e002      	b.n	8001d34 <LoopFillZerobss>

08001d2e <FillZerobss>:
/* Zero fill the bss segment. */  
FillZerobss:
  movs  r3, #0
 8001d2e:	2300      	movs	r3, #0
  str  r3, [r2], #4
 8001d30:	f842 3b04 	str.w	r3, [r2], #4

08001d34 <LoopFillZerobss>:
    
LoopFillZerobss:
  ldr  r3, = _ebss
 8001d34:	4b09      	ldr	r3, [pc, #36]	; (8001d5c <LoopFillZerobss+0x28>)
  cmp  r2, r3
 8001d36:	429a      	cmp	r2, r3
  bcc  FillZerobss
 8001d38:	d3f9      	bcc.n	8001d2e <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 8001d3a:	f7ff ffc3 	bl	8001cc4 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8001d3e:	f000 f817 	bl	8001d70 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8001d42:	f7ff fc3d 	bl	80015c0 <main>
  bx  lr    
 8001d46:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 8001d48:	20020000 	.word	0x20020000
  ldr  r3, =_sidata
 8001d4c:	08002ef0 	.word	0x08002ef0
  ldr  r0, =_sdata
 8001d50:	20000000 	.word	0x20000000
  ldr  r3, =_edata
 8001d54:	2000006c 	.word	0x2000006c
  ldr  r2, =_sbss
 8001d58:	2000006c 	.word	0x2000006c
  ldr  r3, = _ebss
 8001d5c:	200002fc 	.word	0x200002fc

08001d60 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8001d60:	e7fe      	b.n	8001d60 <ADC_IRQHandler>
	...

08001d64 <__errno>:
 8001d64:	4b01      	ldr	r3, [pc, #4]	; (8001d6c <__errno+0x8>)
 8001d66:	6818      	ldr	r0, [r3, #0]
 8001d68:	4770      	bx	lr
 8001d6a:	bf00      	nop
 8001d6c:	20000008 	.word	0x20000008

08001d70 <__libc_init_array>:
 8001d70:	b570      	push	{r4, r5, r6, lr}
 8001d72:	4e0d      	ldr	r6, [pc, #52]	; (8001da8 <__libc_init_array+0x38>)
 8001d74:	4c0d      	ldr	r4, [pc, #52]	; (8001dac <__libc_init_array+0x3c>)
 8001d76:	1ba4      	subs	r4, r4, r6
 8001d78:	10a4      	asrs	r4, r4, #2
 8001d7a:	2500      	movs	r5, #0
 8001d7c:	42a5      	cmp	r5, r4
 8001d7e:	d109      	bne.n	8001d94 <__libc_init_array+0x24>
 8001d80:	4e0b      	ldr	r6, [pc, #44]	; (8001db0 <__libc_init_array+0x40>)
 8001d82:	4c0c      	ldr	r4, [pc, #48]	; (8001db4 <__libc_init_array+0x44>)
 8001d84:	f000 ffc6 	bl	8002d14 <_init>
 8001d88:	1ba4      	subs	r4, r4, r6
 8001d8a:	10a4      	asrs	r4, r4, #2
 8001d8c:	2500      	movs	r5, #0
 8001d8e:	42a5      	cmp	r5, r4
 8001d90:	d105      	bne.n	8001d9e <__libc_init_array+0x2e>
 8001d92:	bd70      	pop	{r4, r5, r6, pc}
 8001d94:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8001d98:	4798      	blx	r3
 8001d9a:	3501      	adds	r5, #1
 8001d9c:	e7ee      	b.n	8001d7c <__libc_init_array+0xc>
 8001d9e:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8001da2:	4798      	blx	r3
 8001da4:	3501      	adds	r5, #1
 8001da6:	e7f2      	b.n	8001d8e <__libc_init_array+0x1e>
 8001da8:	08002ee8 	.word	0x08002ee8
 8001dac:	08002ee8 	.word	0x08002ee8
 8001db0:	08002ee8 	.word	0x08002ee8
 8001db4:	08002eec 	.word	0x08002eec

08001db8 <memset>:
 8001db8:	4402      	add	r2, r0
 8001dba:	4603      	mov	r3, r0
 8001dbc:	4293      	cmp	r3, r2
 8001dbe:	d100      	bne.n	8001dc2 <memset+0xa>
 8001dc0:	4770      	bx	lr
 8001dc2:	f803 1b01 	strb.w	r1, [r3], #1
 8001dc6:	e7f9      	b.n	8001dbc <memset+0x4>

08001dc8 <iprintf>:
 8001dc8:	b40f      	push	{r0, r1, r2, r3}
 8001dca:	4b0a      	ldr	r3, [pc, #40]	; (8001df4 <iprintf+0x2c>)
 8001dcc:	b513      	push	{r0, r1, r4, lr}
 8001dce:	681c      	ldr	r4, [r3, #0]
 8001dd0:	b124      	cbz	r4, 8001ddc <iprintf+0x14>
 8001dd2:	69a3      	ldr	r3, [r4, #24]
 8001dd4:	b913      	cbnz	r3, 8001ddc <iprintf+0x14>
 8001dd6:	4620      	mov	r0, r4
 8001dd8:	f000 fa38 	bl	800224c <__sinit>
 8001ddc:	ab05      	add	r3, sp, #20
 8001dde:	9a04      	ldr	r2, [sp, #16]
 8001de0:	68a1      	ldr	r1, [r4, #8]
 8001de2:	9301      	str	r3, [sp, #4]
 8001de4:	4620      	mov	r0, r4
 8001de6:	f000 fbf5 	bl	80025d4 <_vfiprintf_r>
 8001dea:	b002      	add	sp, #8
 8001dec:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8001df0:	b004      	add	sp, #16
 8001df2:	4770      	bx	lr
 8001df4:	20000008 	.word	0x20000008

08001df8 <putchar>:
 8001df8:	b538      	push	{r3, r4, r5, lr}
 8001dfa:	4b08      	ldr	r3, [pc, #32]	; (8001e1c <putchar+0x24>)
 8001dfc:	681c      	ldr	r4, [r3, #0]
 8001dfe:	4605      	mov	r5, r0
 8001e00:	b124      	cbz	r4, 8001e0c <putchar+0x14>
 8001e02:	69a3      	ldr	r3, [r4, #24]
 8001e04:	b913      	cbnz	r3, 8001e0c <putchar+0x14>
 8001e06:	4620      	mov	r0, r4
 8001e08:	f000 fa20 	bl	800224c <__sinit>
 8001e0c:	68a2      	ldr	r2, [r4, #8]
 8001e0e:	4629      	mov	r1, r5
 8001e10:	4620      	mov	r0, r4
 8001e12:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8001e16:	f000 be89 	b.w	8002b2c <_putc_r>
 8001e1a:	bf00      	nop
 8001e1c:	20000008 	.word	0x20000008

08001e20 <_puts_r>:
 8001e20:	b570      	push	{r4, r5, r6, lr}
 8001e22:	460e      	mov	r6, r1
 8001e24:	4605      	mov	r5, r0
 8001e26:	b118      	cbz	r0, 8001e30 <_puts_r+0x10>
 8001e28:	6983      	ldr	r3, [r0, #24]
 8001e2a:	b90b      	cbnz	r3, 8001e30 <_puts_r+0x10>
 8001e2c:	f000 fa0e 	bl	800224c <__sinit>
 8001e30:	69ab      	ldr	r3, [r5, #24]
 8001e32:	68ac      	ldr	r4, [r5, #8]
 8001e34:	b913      	cbnz	r3, 8001e3c <_puts_r+0x1c>
 8001e36:	4628      	mov	r0, r5
 8001e38:	f000 fa08 	bl	800224c <__sinit>
 8001e3c:	4b23      	ldr	r3, [pc, #140]	; (8001ecc <_puts_r+0xac>)
 8001e3e:	429c      	cmp	r4, r3
 8001e40:	d117      	bne.n	8001e72 <_puts_r+0x52>
 8001e42:	686c      	ldr	r4, [r5, #4]
 8001e44:	89a3      	ldrh	r3, [r4, #12]
 8001e46:	071b      	lsls	r3, r3, #28
 8001e48:	d51d      	bpl.n	8001e86 <_puts_r+0x66>
 8001e4a:	6923      	ldr	r3, [r4, #16]
 8001e4c:	b1db      	cbz	r3, 8001e86 <_puts_r+0x66>
 8001e4e:	3e01      	subs	r6, #1
 8001e50:	68a3      	ldr	r3, [r4, #8]
 8001e52:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 8001e56:	3b01      	subs	r3, #1
 8001e58:	60a3      	str	r3, [r4, #8]
 8001e5a:	b9e9      	cbnz	r1, 8001e98 <_puts_r+0x78>
 8001e5c:	2b00      	cmp	r3, #0
 8001e5e:	da2e      	bge.n	8001ebe <_puts_r+0x9e>
 8001e60:	4622      	mov	r2, r4
 8001e62:	210a      	movs	r1, #10
 8001e64:	4628      	mov	r0, r5
 8001e66:	f000 f83f 	bl	8001ee8 <__swbuf_r>
 8001e6a:	3001      	adds	r0, #1
 8001e6c:	d011      	beq.n	8001e92 <_puts_r+0x72>
 8001e6e:	200a      	movs	r0, #10
 8001e70:	bd70      	pop	{r4, r5, r6, pc}
 8001e72:	4b17      	ldr	r3, [pc, #92]	; (8001ed0 <_puts_r+0xb0>)
 8001e74:	429c      	cmp	r4, r3
 8001e76:	d101      	bne.n	8001e7c <_puts_r+0x5c>
 8001e78:	68ac      	ldr	r4, [r5, #8]
 8001e7a:	e7e3      	b.n	8001e44 <_puts_r+0x24>
 8001e7c:	4b15      	ldr	r3, [pc, #84]	; (8001ed4 <_puts_r+0xb4>)
 8001e7e:	429c      	cmp	r4, r3
 8001e80:	bf08      	it	eq
 8001e82:	68ec      	ldreq	r4, [r5, #12]
 8001e84:	e7de      	b.n	8001e44 <_puts_r+0x24>
 8001e86:	4621      	mov	r1, r4
 8001e88:	4628      	mov	r0, r5
 8001e8a:	f000 f87f 	bl	8001f8c <__swsetup_r>
 8001e8e:	2800      	cmp	r0, #0
 8001e90:	d0dd      	beq.n	8001e4e <_puts_r+0x2e>
 8001e92:	f04f 30ff 	mov.w	r0, #4294967295
 8001e96:	bd70      	pop	{r4, r5, r6, pc}
 8001e98:	2b00      	cmp	r3, #0
 8001e9a:	da04      	bge.n	8001ea6 <_puts_r+0x86>
 8001e9c:	69a2      	ldr	r2, [r4, #24]
 8001e9e:	4293      	cmp	r3, r2
 8001ea0:	db06      	blt.n	8001eb0 <_puts_r+0x90>
 8001ea2:	290a      	cmp	r1, #10
 8001ea4:	d004      	beq.n	8001eb0 <_puts_r+0x90>
 8001ea6:	6823      	ldr	r3, [r4, #0]
 8001ea8:	1c5a      	adds	r2, r3, #1
 8001eaa:	6022      	str	r2, [r4, #0]
 8001eac:	7019      	strb	r1, [r3, #0]
 8001eae:	e7cf      	b.n	8001e50 <_puts_r+0x30>
 8001eb0:	4622      	mov	r2, r4
 8001eb2:	4628      	mov	r0, r5
 8001eb4:	f000 f818 	bl	8001ee8 <__swbuf_r>
 8001eb8:	3001      	adds	r0, #1
 8001eba:	d1c9      	bne.n	8001e50 <_puts_r+0x30>
 8001ebc:	e7e9      	b.n	8001e92 <_puts_r+0x72>
 8001ebe:	6823      	ldr	r3, [r4, #0]
 8001ec0:	200a      	movs	r0, #10
 8001ec2:	1c5a      	adds	r2, r3, #1
 8001ec4:	6022      	str	r2, [r4, #0]
 8001ec6:	7018      	strb	r0, [r3, #0]
 8001ec8:	bd70      	pop	{r4, r5, r6, pc}
 8001eca:	bf00      	nop
 8001ecc:	08002e6c 	.word	0x08002e6c
 8001ed0:	08002e8c 	.word	0x08002e8c
 8001ed4:	08002e4c 	.word	0x08002e4c

08001ed8 <puts>:
 8001ed8:	4b02      	ldr	r3, [pc, #8]	; (8001ee4 <puts+0xc>)
 8001eda:	4601      	mov	r1, r0
 8001edc:	6818      	ldr	r0, [r3, #0]
 8001ede:	f7ff bf9f 	b.w	8001e20 <_puts_r>
 8001ee2:	bf00      	nop
 8001ee4:	20000008 	.word	0x20000008

08001ee8 <__swbuf_r>:
 8001ee8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8001eea:	460e      	mov	r6, r1
 8001eec:	4614      	mov	r4, r2
 8001eee:	4605      	mov	r5, r0
 8001ef0:	b118      	cbz	r0, 8001efa <__swbuf_r+0x12>
 8001ef2:	6983      	ldr	r3, [r0, #24]
 8001ef4:	b90b      	cbnz	r3, 8001efa <__swbuf_r+0x12>
 8001ef6:	f000 f9a9 	bl	800224c <__sinit>
 8001efa:	4b21      	ldr	r3, [pc, #132]	; (8001f80 <__swbuf_r+0x98>)
 8001efc:	429c      	cmp	r4, r3
 8001efe:	d12a      	bne.n	8001f56 <__swbuf_r+0x6e>
 8001f00:	686c      	ldr	r4, [r5, #4]
 8001f02:	69a3      	ldr	r3, [r4, #24]
 8001f04:	60a3      	str	r3, [r4, #8]
 8001f06:	89a3      	ldrh	r3, [r4, #12]
 8001f08:	071a      	lsls	r2, r3, #28
 8001f0a:	d52e      	bpl.n	8001f6a <__swbuf_r+0x82>
 8001f0c:	6923      	ldr	r3, [r4, #16]
 8001f0e:	b363      	cbz	r3, 8001f6a <__swbuf_r+0x82>
 8001f10:	6923      	ldr	r3, [r4, #16]
 8001f12:	6820      	ldr	r0, [r4, #0]
 8001f14:	1ac0      	subs	r0, r0, r3
 8001f16:	6963      	ldr	r3, [r4, #20]
 8001f18:	b2f6      	uxtb	r6, r6
 8001f1a:	4298      	cmp	r0, r3
 8001f1c:	4637      	mov	r7, r6
 8001f1e:	db04      	blt.n	8001f2a <__swbuf_r+0x42>
 8001f20:	4621      	mov	r1, r4
 8001f22:	4628      	mov	r0, r5
 8001f24:	f000 f928 	bl	8002178 <_fflush_r>
 8001f28:	bb28      	cbnz	r0, 8001f76 <__swbuf_r+0x8e>
 8001f2a:	68a3      	ldr	r3, [r4, #8]
 8001f2c:	3b01      	subs	r3, #1
 8001f2e:	60a3      	str	r3, [r4, #8]
 8001f30:	6823      	ldr	r3, [r4, #0]
 8001f32:	1c5a      	adds	r2, r3, #1
 8001f34:	6022      	str	r2, [r4, #0]
 8001f36:	701e      	strb	r6, [r3, #0]
 8001f38:	6963      	ldr	r3, [r4, #20]
 8001f3a:	3001      	adds	r0, #1
 8001f3c:	4298      	cmp	r0, r3
 8001f3e:	d004      	beq.n	8001f4a <__swbuf_r+0x62>
 8001f40:	89a3      	ldrh	r3, [r4, #12]
 8001f42:	07db      	lsls	r3, r3, #31
 8001f44:	d519      	bpl.n	8001f7a <__swbuf_r+0x92>
 8001f46:	2e0a      	cmp	r6, #10
 8001f48:	d117      	bne.n	8001f7a <__swbuf_r+0x92>
 8001f4a:	4621      	mov	r1, r4
 8001f4c:	4628      	mov	r0, r5
 8001f4e:	f000 f913 	bl	8002178 <_fflush_r>
 8001f52:	b190      	cbz	r0, 8001f7a <__swbuf_r+0x92>
 8001f54:	e00f      	b.n	8001f76 <__swbuf_r+0x8e>
 8001f56:	4b0b      	ldr	r3, [pc, #44]	; (8001f84 <__swbuf_r+0x9c>)
 8001f58:	429c      	cmp	r4, r3
 8001f5a:	d101      	bne.n	8001f60 <__swbuf_r+0x78>
 8001f5c:	68ac      	ldr	r4, [r5, #8]
 8001f5e:	e7d0      	b.n	8001f02 <__swbuf_r+0x1a>
 8001f60:	4b09      	ldr	r3, [pc, #36]	; (8001f88 <__swbuf_r+0xa0>)
 8001f62:	429c      	cmp	r4, r3
 8001f64:	bf08      	it	eq
 8001f66:	68ec      	ldreq	r4, [r5, #12]
 8001f68:	e7cb      	b.n	8001f02 <__swbuf_r+0x1a>
 8001f6a:	4621      	mov	r1, r4
 8001f6c:	4628      	mov	r0, r5
 8001f6e:	f000 f80d 	bl	8001f8c <__swsetup_r>
 8001f72:	2800      	cmp	r0, #0
 8001f74:	d0cc      	beq.n	8001f10 <__swbuf_r+0x28>
 8001f76:	f04f 37ff 	mov.w	r7, #4294967295
 8001f7a:	4638      	mov	r0, r7
 8001f7c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8001f7e:	bf00      	nop
 8001f80:	08002e6c 	.word	0x08002e6c
 8001f84:	08002e8c 	.word	0x08002e8c
 8001f88:	08002e4c 	.word	0x08002e4c

08001f8c <__swsetup_r>:
 8001f8c:	4b32      	ldr	r3, [pc, #200]	; (8002058 <__swsetup_r+0xcc>)
 8001f8e:	b570      	push	{r4, r5, r6, lr}
 8001f90:	681d      	ldr	r5, [r3, #0]
 8001f92:	4606      	mov	r6, r0
 8001f94:	460c      	mov	r4, r1
 8001f96:	b125      	cbz	r5, 8001fa2 <__swsetup_r+0x16>
 8001f98:	69ab      	ldr	r3, [r5, #24]
 8001f9a:	b913      	cbnz	r3, 8001fa2 <__swsetup_r+0x16>
 8001f9c:	4628      	mov	r0, r5
 8001f9e:	f000 f955 	bl	800224c <__sinit>
 8001fa2:	4b2e      	ldr	r3, [pc, #184]	; (800205c <__swsetup_r+0xd0>)
 8001fa4:	429c      	cmp	r4, r3
 8001fa6:	d10f      	bne.n	8001fc8 <__swsetup_r+0x3c>
 8001fa8:	686c      	ldr	r4, [r5, #4]
 8001faa:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8001fae:	b29a      	uxth	r2, r3
 8001fb0:	0715      	lsls	r5, r2, #28
 8001fb2:	d42c      	bmi.n	800200e <__swsetup_r+0x82>
 8001fb4:	06d0      	lsls	r0, r2, #27
 8001fb6:	d411      	bmi.n	8001fdc <__swsetup_r+0x50>
 8001fb8:	2209      	movs	r2, #9
 8001fba:	6032      	str	r2, [r6, #0]
 8001fbc:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8001fc0:	81a3      	strh	r3, [r4, #12]
 8001fc2:	f04f 30ff 	mov.w	r0, #4294967295
 8001fc6:	bd70      	pop	{r4, r5, r6, pc}
 8001fc8:	4b25      	ldr	r3, [pc, #148]	; (8002060 <__swsetup_r+0xd4>)
 8001fca:	429c      	cmp	r4, r3
 8001fcc:	d101      	bne.n	8001fd2 <__swsetup_r+0x46>
 8001fce:	68ac      	ldr	r4, [r5, #8]
 8001fd0:	e7eb      	b.n	8001faa <__swsetup_r+0x1e>
 8001fd2:	4b24      	ldr	r3, [pc, #144]	; (8002064 <__swsetup_r+0xd8>)
 8001fd4:	429c      	cmp	r4, r3
 8001fd6:	bf08      	it	eq
 8001fd8:	68ec      	ldreq	r4, [r5, #12]
 8001fda:	e7e6      	b.n	8001faa <__swsetup_r+0x1e>
 8001fdc:	0751      	lsls	r1, r2, #29
 8001fde:	d512      	bpl.n	8002006 <__swsetup_r+0x7a>
 8001fe0:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8001fe2:	b141      	cbz	r1, 8001ff6 <__swsetup_r+0x6a>
 8001fe4:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8001fe8:	4299      	cmp	r1, r3
 8001fea:	d002      	beq.n	8001ff2 <__swsetup_r+0x66>
 8001fec:	4630      	mov	r0, r6
 8001fee:	f000 fa1b 	bl	8002428 <_free_r>
 8001ff2:	2300      	movs	r3, #0
 8001ff4:	6363      	str	r3, [r4, #52]	; 0x34
 8001ff6:	89a3      	ldrh	r3, [r4, #12]
 8001ff8:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8001ffc:	81a3      	strh	r3, [r4, #12]
 8001ffe:	2300      	movs	r3, #0
 8002000:	6063      	str	r3, [r4, #4]
 8002002:	6923      	ldr	r3, [r4, #16]
 8002004:	6023      	str	r3, [r4, #0]
 8002006:	89a3      	ldrh	r3, [r4, #12]
 8002008:	f043 0308 	orr.w	r3, r3, #8
 800200c:	81a3      	strh	r3, [r4, #12]
 800200e:	6923      	ldr	r3, [r4, #16]
 8002010:	b94b      	cbnz	r3, 8002026 <__swsetup_r+0x9a>
 8002012:	89a3      	ldrh	r3, [r4, #12]
 8002014:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8002018:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800201c:	d003      	beq.n	8002026 <__swsetup_r+0x9a>
 800201e:	4621      	mov	r1, r4
 8002020:	4630      	mov	r0, r6
 8002022:	f000 f9c1 	bl	80023a8 <__smakebuf_r>
 8002026:	89a2      	ldrh	r2, [r4, #12]
 8002028:	f012 0301 	ands.w	r3, r2, #1
 800202c:	d00c      	beq.n	8002048 <__swsetup_r+0xbc>
 800202e:	2300      	movs	r3, #0
 8002030:	60a3      	str	r3, [r4, #8]
 8002032:	6963      	ldr	r3, [r4, #20]
 8002034:	425b      	negs	r3, r3
 8002036:	61a3      	str	r3, [r4, #24]
 8002038:	6923      	ldr	r3, [r4, #16]
 800203a:	b953      	cbnz	r3, 8002052 <__swsetup_r+0xc6>
 800203c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8002040:	f013 0080 	ands.w	r0, r3, #128	; 0x80
 8002044:	d1ba      	bne.n	8001fbc <__swsetup_r+0x30>
 8002046:	bd70      	pop	{r4, r5, r6, pc}
 8002048:	0792      	lsls	r2, r2, #30
 800204a:	bf58      	it	pl
 800204c:	6963      	ldrpl	r3, [r4, #20]
 800204e:	60a3      	str	r3, [r4, #8]
 8002050:	e7f2      	b.n	8002038 <__swsetup_r+0xac>
 8002052:	2000      	movs	r0, #0
 8002054:	e7f7      	b.n	8002046 <__swsetup_r+0xba>
 8002056:	bf00      	nop
 8002058:	20000008 	.word	0x20000008
 800205c:	08002e6c 	.word	0x08002e6c
 8002060:	08002e8c 	.word	0x08002e8c
 8002064:	08002e4c 	.word	0x08002e4c

08002068 <__sflush_r>:
 8002068:	898a      	ldrh	r2, [r1, #12]
 800206a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800206e:	4605      	mov	r5, r0
 8002070:	0710      	lsls	r0, r2, #28
 8002072:	460c      	mov	r4, r1
 8002074:	d45a      	bmi.n	800212c <__sflush_r+0xc4>
 8002076:	684b      	ldr	r3, [r1, #4]
 8002078:	2b00      	cmp	r3, #0
 800207a:	dc05      	bgt.n	8002088 <__sflush_r+0x20>
 800207c:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 800207e:	2b00      	cmp	r3, #0
 8002080:	dc02      	bgt.n	8002088 <__sflush_r+0x20>
 8002082:	2000      	movs	r0, #0
 8002084:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8002088:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800208a:	2e00      	cmp	r6, #0
 800208c:	d0f9      	beq.n	8002082 <__sflush_r+0x1a>
 800208e:	2300      	movs	r3, #0
 8002090:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8002094:	682f      	ldr	r7, [r5, #0]
 8002096:	602b      	str	r3, [r5, #0]
 8002098:	d033      	beq.n	8002102 <__sflush_r+0x9a>
 800209a:	6d60      	ldr	r0, [r4, #84]	; 0x54
 800209c:	89a3      	ldrh	r3, [r4, #12]
 800209e:	075a      	lsls	r2, r3, #29
 80020a0:	d505      	bpl.n	80020ae <__sflush_r+0x46>
 80020a2:	6863      	ldr	r3, [r4, #4]
 80020a4:	1ac0      	subs	r0, r0, r3
 80020a6:	6b63      	ldr	r3, [r4, #52]	; 0x34
 80020a8:	b10b      	cbz	r3, 80020ae <__sflush_r+0x46>
 80020aa:	6c23      	ldr	r3, [r4, #64]	; 0x40
 80020ac:	1ac0      	subs	r0, r0, r3
 80020ae:	2300      	movs	r3, #0
 80020b0:	4602      	mov	r2, r0
 80020b2:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 80020b4:	6a21      	ldr	r1, [r4, #32]
 80020b6:	4628      	mov	r0, r5
 80020b8:	47b0      	blx	r6
 80020ba:	1c43      	adds	r3, r0, #1
 80020bc:	89a3      	ldrh	r3, [r4, #12]
 80020be:	d106      	bne.n	80020ce <__sflush_r+0x66>
 80020c0:	6829      	ldr	r1, [r5, #0]
 80020c2:	291d      	cmp	r1, #29
 80020c4:	d84b      	bhi.n	800215e <__sflush_r+0xf6>
 80020c6:	4a2b      	ldr	r2, [pc, #172]	; (8002174 <__sflush_r+0x10c>)
 80020c8:	40ca      	lsrs	r2, r1
 80020ca:	07d6      	lsls	r6, r2, #31
 80020cc:	d547      	bpl.n	800215e <__sflush_r+0xf6>
 80020ce:	2200      	movs	r2, #0
 80020d0:	6062      	str	r2, [r4, #4]
 80020d2:	04d9      	lsls	r1, r3, #19
 80020d4:	6922      	ldr	r2, [r4, #16]
 80020d6:	6022      	str	r2, [r4, #0]
 80020d8:	d504      	bpl.n	80020e4 <__sflush_r+0x7c>
 80020da:	1c42      	adds	r2, r0, #1
 80020dc:	d101      	bne.n	80020e2 <__sflush_r+0x7a>
 80020de:	682b      	ldr	r3, [r5, #0]
 80020e0:	b903      	cbnz	r3, 80020e4 <__sflush_r+0x7c>
 80020e2:	6560      	str	r0, [r4, #84]	; 0x54
 80020e4:	6b61      	ldr	r1, [r4, #52]	; 0x34
 80020e6:	602f      	str	r7, [r5, #0]
 80020e8:	2900      	cmp	r1, #0
 80020ea:	d0ca      	beq.n	8002082 <__sflush_r+0x1a>
 80020ec:	f104 0344 	add.w	r3, r4, #68	; 0x44
 80020f0:	4299      	cmp	r1, r3
 80020f2:	d002      	beq.n	80020fa <__sflush_r+0x92>
 80020f4:	4628      	mov	r0, r5
 80020f6:	f000 f997 	bl	8002428 <_free_r>
 80020fa:	2000      	movs	r0, #0
 80020fc:	6360      	str	r0, [r4, #52]	; 0x34
 80020fe:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8002102:	6a21      	ldr	r1, [r4, #32]
 8002104:	2301      	movs	r3, #1
 8002106:	4628      	mov	r0, r5
 8002108:	47b0      	blx	r6
 800210a:	1c41      	adds	r1, r0, #1
 800210c:	d1c6      	bne.n	800209c <__sflush_r+0x34>
 800210e:	682b      	ldr	r3, [r5, #0]
 8002110:	2b00      	cmp	r3, #0
 8002112:	d0c3      	beq.n	800209c <__sflush_r+0x34>
 8002114:	2b1d      	cmp	r3, #29
 8002116:	d001      	beq.n	800211c <__sflush_r+0xb4>
 8002118:	2b16      	cmp	r3, #22
 800211a:	d101      	bne.n	8002120 <__sflush_r+0xb8>
 800211c:	602f      	str	r7, [r5, #0]
 800211e:	e7b0      	b.n	8002082 <__sflush_r+0x1a>
 8002120:	89a3      	ldrh	r3, [r4, #12]
 8002122:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8002126:	81a3      	strh	r3, [r4, #12]
 8002128:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800212c:	690f      	ldr	r7, [r1, #16]
 800212e:	2f00      	cmp	r7, #0
 8002130:	d0a7      	beq.n	8002082 <__sflush_r+0x1a>
 8002132:	0793      	lsls	r3, r2, #30
 8002134:	680e      	ldr	r6, [r1, #0]
 8002136:	bf08      	it	eq
 8002138:	694b      	ldreq	r3, [r1, #20]
 800213a:	600f      	str	r7, [r1, #0]
 800213c:	bf18      	it	ne
 800213e:	2300      	movne	r3, #0
 8002140:	eba6 0807 	sub.w	r8, r6, r7
 8002144:	608b      	str	r3, [r1, #8]
 8002146:	f1b8 0f00 	cmp.w	r8, #0
 800214a:	dd9a      	ble.n	8002082 <__sflush_r+0x1a>
 800214c:	4643      	mov	r3, r8
 800214e:	463a      	mov	r2, r7
 8002150:	6a21      	ldr	r1, [r4, #32]
 8002152:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8002154:	4628      	mov	r0, r5
 8002156:	47b0      	blx	r6
 8002158:	2800      	cmp	r0, #0
 800215a:	dc07      	bgt.n	800216c <__sflush_r+0x104>
 800215c:	89a3      	ldrh	r3, [r4, #12]
 800215e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8002162:	81a3      	strh	r3, [r4, #12]
 8002164:	f04f 30ff 	mov.w	r0, #4294967295
 8002168:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800216c:	4407      	add	r7, r0
 800216e:	eba8 0800 	sub.w	r8, r8, r0
 8002172:	e7e8      	b.n	8002146 <__sflush_r+0xde>
 8002174:	20400001 	.word	0x20400001

08002178 <_fflush_r>:
 8002178:	b538      	push	{r3, r4, r5, lr}
 800217a:	690b      	ldr	r3, [r1, #16]
 800217c:	4605      	mov	r5, r0
 800217e:	460c      	mov	r4, r1
 8002180:	b1db      	cbz	r3, 80021ba <_fflush_r+0x42>
 8002182:	b118      	cbz	r0, 800218c <_fflush_r+0x14>
 8002184:	6983      	ldr	r3, [r0, #24]
 8002186:	b90b      	cbnz	r3, 800218c <_fflush_r+0x14>
 8002188:	f000 f860 	bl	800224c <__sinit>
 800218c:	4b0c      	ldr	r3, [pc, #48]	; (80021c0 <_fflush_r+0x48>)
 800218e:	429c      	cmp	r4, r3
 8002190:	d109      	bne.n	80021a6 <_fflush_r+0x2e>
 8002192:	686c      	ldr	r4, [r5, #4]
 8002194:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8002198:	b17b      	cbz	r3, 80021ba <_fflush_r+0x42>
 800219a:	4621      	mov	r1, r4
 800219c:	4628      	mov	r0, r5
 800219e:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80021a2:	f7ff bf61 	b.w	8002068 <__sflush_r>
 80021a6:	4b07      	ldr	r3, [pc, #28]	; (80021c4 <_fflush_r+0x4c>)
 80021a8:	429c      	cmp	r4, r3
 80021aa:	d101      	bne.n	80021b0 <_fflush_r+0x38>
 80021ac:	68ac      	ldr	r4, [r5, #8]
 80021ae:	e7f1      	b.n	8002194 <_fflush_r+0x1c>
 80021b0:	4b05      	ldr	r3, [pc, #20]	; (80021c8 <_fflush_r+0x50>)
 80021b2:	429c      	cmp	r4, r3
 80021b4:	bf08      	it	eq
 80021b6:	68ec      	ldreq	r4, [r5, #12]
 80021b8:	e7ec      	b.n	8002194 <_fflush_r+0x1c>
 80021ba:	2000      	movs	r0, #0
 80021bc:	bd38      	pop	{r3, r4, r5, pc}
 80021be:	bf00      	nop
 80021c0:	08002e6c 	.word	0x08002e6c
 80021c4:	08002e8c 	.word	0x08002e8c
 80021c8:	08002e4c 	.word	0x08002e4c

080021cc <_cleanup_r>:
 80021cc:	4901      	ldr	r1, [pc, #4]	; (80021d4 <_cleanup_r+0x8>)
 80021ce:	f000 b8a9 	b.w	8002324 <_fwalk_reent>
 80021d2:	bf00      	nop
 80021d4:	08002179 	.word	0x08002179

080021d8 <std.isra.0>:
 80021d8:	2300      	movs	r3, #0
 80021da:	b510      	push	{r4, lr}
 80021dc:	4604      	mov	r4, r0
 80021de:	6003      	str	r3, [r0, #0]
 80021e0:	6043      	str	r3, [r0, #4]
 80021e2:	6083      	str	r3, [r0, #8]
 80021e4:	8181      	strh	r1, [r0, #12]
 80021e6:	6643      	str	r3, [r0, #100]	; 0x64
 80021e8:	81c2      	strh	r2, [r0, #14]
 80021ea:	6103      	str	r3, [r0, #16]
 80021ec:	6143      	str	r3, [r0, #20]
 80021ee:	6183      	str	r3, [r0, #24]
 80021f0:	4619      	mov	r1, r3
 80021f2:	2208      	movs	r2, #8
 80021f4:	305c      	adds	r0, #92	; 0x5c
 80021f6:	f7ff fddf 	bl	8001db8 <memset>
 80021fa:	4b05      	ldr	r3, [pc, #20]	; (8002210 <std.isra.0+0x38>)
 80021fc:	6263      	str	r3, [r4, #36]	; 0x24
 80021fe:	4b05      	ldr	r3, [pc, #20]	; (8002214 <std.isra.0+0x3c>)
 8002200:	62a3      	str	r3, [r4, #40]	; 0x28
 8002202:	4b05      	ldr	r3, [pc, #20]	; (8002218 <std.isra.0+0x40>)
 8002204:	62e3      	str	r3, [r4, #44]	; 0x2c
 8002206:	4b05      	ldr	r3, [pc, #20]	; (800221c <std.isra.0+0x44>)
 8002208:	6224      	str	r4, [r4, #32]
 800220a:	6323      	str	r3, [r4, #48]	; 0x30
 800220c:	bd10      	pop	{r4, pc}
 800220e:	bf00      	nop
 8002210:	08002bb9 	.word	0x08002bb9
 8002214:	08002bdb 	.word	0x08002bdb
 8002218:	08002c13 	.word	0x08002c13
 800221c:	08002c37 	.word	0x08002c37

08002220 <__sfmoreglue>:
 8002220:	b570      	push	{r4, r5, r6, lr}
 8002222:	1e4a      	subs	r2, r1, #1
 8002224:	2568      	movs	r5, #104	; 0x68
 8002226:	4355      	muls	r5, r2
 8002228:	460e      	mov	r6, r1
 800222a:	f105 0174 	add.w	r1, r5, #116	; 0x74
 800222e:	f000 f949 	bl	80024c4 <_malloc_r>
 8002232:	4604      	mov	r4, r0
 8002234:	b140      	cbz	r0, 8002248 <__sfmoreglue+0x28>
 8002236:	2100      	movs	r1, #0
 8002238:	e880 0042 	stmia.w	r0, {r1, r6}
 800223c:	300c      	adds	r0, #12
 800223e:	60a0      	str	r0, [r4, #8]
 8002240:	f105 0268 	add.w	r2, r5, #104	; 0x68
 8002244:	f7ff fdb8 	bl	8001db8 <memset>
 8002248:	4620      	mov	r0, r4
 800224a:	bd70      	pop	{r4, r5, r6, pc}

0800224c <__sinit>:
 800224c:	6983      	ldr	r3, [r0, #24]
 800224e:	b510      	push	{r4, lr}
 8002250:	4604      	mov	r4, r0
 8002252:	bb33      	cbnz	r3, 80022a2 <__sinit+0x56>
 8002254:	6483      	str	r3, [r0, #72]	; 0x48
 8002256:	64c3      	str	r3, [r0, #76]	; 0x4c
 8002258:	6503      	str	r3, [r0, #80]	; 0x50
 800225a:	4b12      	ldr	r3, [pc, #72]	; (80022a4 <__sinit+0x58>)
 800225c:	4a12      	ldr	r2, [pc, #72]	; (80022a8 <__sinit+0x5c>)
 800225e:	681b      	ldr	r3, [r3, #0]
 8002260:	6282      	str	r2, [r0, #40]	; 0x28
 8002262:	4298      	cmp	r0, r3
 8002264:	bf04      	itt	eq
 8002266:	2301      	moveq	r3, #1
 8002268:	6183      	streq	r3, [r0, #24]
 800226a:	f000 f81f 	bl	80022ac <__sfp>
 800226e:	6060      	str	r0, [r4, #4]
 8002270:	4620      	mov	r0, r4
 8002272:	f000 f81b 	bl	80022ac <__sfp>
 8002276:	60a0      	str	r0, [r4, #8]
 8002278:	4620      	mov	r0, r4
 800227a:	f000 f817 	bl	80022ac <__sfp>
 800227e:	2200      	movs	r2, #0
 8002280:	60e0      	str	r0, [r4, #12]
 8002282:	2104      	movs	r1, #4
 8002284:	6860      	ldr	r0, [r4, #4]
 8002286:	f7ff ffa7 	bl	80021d8 <std.isra.0>
 800228a:	2201      	movs	r2, #1
 800228c:	2109      	movs	r1, #9
 800228e:	68a0      	ldr	r0, [r4, #8]
 8002290:	f7ff ffa2 	bl	80021d8 <std.isra.0>
 8002294:	2202      	movs	r2, #2
 8002296:	2112      	movs	r1, #18
 8002298:	68e0      	ldr	r0, [r4, #12]
 800229a:	f7ff ff9d 	bl	80021d8 <std.isra.0>
 800229e:	2301      	movs	r3, #1
 80022a0:	61a3      	str	r3, [r4, #24]
 80022a2:	bd10      	pop	{r4, pc}
 80022a4:	08002e48 	.word	0x08002e48
 80022a8:	080021cd 	.word	0x080021cd

080022ac <__sfp>:
 80022ac:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80022ae:	4b1c      	ldr	r3, [pc, #112]	; (8002320 <__sfp+0x74>)
 80022b0:	681e      	ldr	r6, [r3, #0]
 80022b2:	69b3      	ldr	r3, [r6, #24]
 80022b4:	4607      	mov	r7, r0
 80022b6:	b913      	cbnz	r3, 80022be <__sfp+0x12>
 80022b8:	4630      	mov	r0, r6
 80022ba:	f7ff ffc7 	bl	800224c <__sinit>
 80022be:	3648      	adds	r6, #72	; 0x48
 80022c0:	68b4      	ldr	r4, [r6, #8]
 80022c2:	6873      	ldr	r3, [r6, #4]
 80022c4:	3b01      	subs	r3, #1
 80022c6:	d503      	bpl.n	80022d0 <__sfp+0x24>
 80022c8:	6833      	ldr	r3, [r6, #0]
 80022ca:	b133      	cbz	r3, 80022da <__sfp+0x2e>
 80022cc:	6836      	ldr	r6, [r6, #0]
 80022ce:	e7f7      	b.n	80022c0 <__sfp+0x14>
 80022d0:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 80022d4:	b16d      	cbz	r5, 80022f2 <__sfp+0x46>
 80022d6:	3468      	adds	r4, #104	; 0x68
 80022d8:	e7f4      	b.n	80022c4 <__sfp+0x18>
 80022da:	2104      	movs	r1, #4
 80022dc:	4638      	mov	r0, r7
 80022de:	f7ff ff9f 	bl	8002220 <__sfmoreglue>
 80022e2:	6030      	str	r0, [r6, #0]
 80022e4:	2800      	cmp	r0, #0
 80022e6:	d1f1      	bne.n	80022cc <__sfp+0x20>
 80022e8:	230c      	movs	r3, #12
 80022ea:	603b      	str	r3, [r7, #0]
 80022ec:	4604      	mov	r4, r0
 80022ee:	4620      	mov	r0, r4
 80022f0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80022f2:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80022f6:	81e3      	strh	r3, [r4, #14]
 80022f8:	2301      	movs	r3, #1
 80022fa:	81a3      	strh	r3, [r4, #12]
 80022fc:	6665      	str	r5, [r4, #100]	; 0x64
 80022fe:	6025      	str	r5, [r4, #0]
 8002300:	60a5      	str	r5, [r4, #8]
 8002302:	6065      	str	r5, [r4, #4]
 8002304:	6125      	str	r5, [r4, #16]
 8002306:	6165      	str	r5, [r4, #20]
 8002308:	61a5      	str	r5, [r4, #24]
 800230a:	2208      	movs	r2, #8
 800230c:	4629      	mov	r1, r5
 800230e:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 8002312:	f7ff fd51 	bl	8001db8 <memset>
 8002316:	6365      	str	r5, [r4, #52]	; 0x34
 8002318:	63a5      	str	r5, [r4, #56]	; 0x38
 800231a:	64a5      	str	r5, [r4, #72]	; 0x48
 800231c:	64e5      	str	r5, [r4, #76]	; 0x4c
 800231e:	e7e6      	b.n	80022ee <__sfp+0x42>
 8002320:	08002e48 	.word	0x08002e48

08002324 <_fwalk_reent>:
 8002324:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8002328:	4680      	mov	r8, r0
 800232a:	4689      	mov	r9, r1
 800232c:	f100 0448 	add.w	r4, r0, #72	; 0x48
 8002330:	2600      	movs	r6, #0
 8002332:	b914      	cbnz	r4, 800233a <_fwalk_reent+0x16>
 8002334:	4630      	mov	r0, r6
 8002336:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800233a:	68a5      	ldr	r5, [r4, #8]
 800233c:	6867      	ldr	r7, [r4, #4]
 800233e:	3f01      	subs	r7, #1
 8002340:	d501      	bpl.n	8002346 <_fwalk_reent+0x22>
 8002342:	6824      	ldr	r4, [r4, #0]
 8002344:	e7f5      	b.n	8002332 <_fwalk_reent+0xe>
 8002346:	89ab      	ldrh	r3, [r5, #12]
 8002348:	2b01      	cmp	r3, #1
 800234a:	d907      	bls.n	800235c <_fwalk_reent+0x38>
 800234c:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8002350:	3301      	adds	r3, #1
 8002352:	d003      	beq.n	800235c <_fwalk_reent+0x38>
 8002354:	4629      	mov	r1, r5
 8002356:	4640      	mov	r0, r8
 8002358:	47c8      	blx	r9
 800235a:	4306      	orrs	r6, r0
 800235c:	3568      	adds	r5, #104	; 0x68
 800235e:	e7ee      	b.n	800233e <_fwalk_reent+0x1a>

08002360 <__swhatbuf_r>:
 8002360:	b570      	push	{r4, r5, r6, lr}
 8002362:	460e      	mov	r6, r1
 8002364:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8002368:	2900      	cmp	r1, #0
 800236a:	b090      	sub	sp, #64	; 0x40
 800236c:	4614      	mov	r4, r2
 800236e:	461d      	mov	r5, r3
 8002370:	da07      	bge.n	8002382 <__swhatbuf_r+0x22>
 8002372:	2300      	movs	r3, #0
 8002374:	602b      	str	r3, [r5, #0]
 8002376:	89b3      	ldrh	r3, [r6, #12]
 8002378:	061a      	lsls	r2, r3, #24
 800237a:	d410      	bmi.n	800239e <__swhatbuf_r+0x3e>
 800237c:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8002380:	e00e      	b.n	80023a0 <__swhatbuf_r+0x40>
 8002382:	aa01      	add	r2, sp, #4
 8002384:	f000 fc7e 	bl	8002c84 <_fstat_r>
 8002388:	2800      	cmp	r0, #0
 800238a:	dbf2      	blt.n	8002372 <__swhatbuf_r+0x12>
 800238c:	9a02      	ldr	r2, [sp, #8]
 800238e:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 8002392:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 8002396:	425a      	negs	r2, r3
 8002398:	415a      	adcs	r2, r3
 800239a:	602a      	str	r2, [r5, #0]
 800239c:	e7ee      	b.n	800237c <__swhatbuf_r+0x1c>
 800239e:	2340      	movs	r3, #64	; 0x40
 80023a0:	2000      	movs	r0, #0
 80023a2:	6023      	str	r3, [r4, #0]
 80023a4:	b010      	add	sp, #64	; 0x40
 80023a6:	bd70      	pop	{r4, r5, r6, pc}

080023a8 <__smakebuf_r>:
 80023a8:	898b      	ldrh	r3, [r1, #12]
 80023aa:	b573      	push	{r0, r1, r4, r5, r6, lr}
 80023ac:	079d      	lsls	r5, r3, #30
 80023ae:	4606      	mov	r6, r0
 80023b0:	460c      	mov	r4, r1
 80023b2:	d507      	bpl.n	80023c4 <__smakebuf_r+0x1c>
 80023b4:	f104 0347 	add.w	r3, r4, #71	; 0x47
 80023b8:	6023      	str	r3, [r4, #0]
 80023ba:	6123      	str	r3, [r4, #16]
 80023bc:	2301      	movs	r3, #1
 80023be:	6163      	str	r3, [r4, #20]
 80023c0:	b002      	add	sp, #8
 80023c2:	bd70      	pop	{r4, r5, r6, pc}
 80023c4:	ab01      	add	r3, sp, #4
 80023c6:	466a      	mov	r2, sp
 80023c8:	f7ff ffca 	bl	8002360 <__swhatbuf_r>
 80023cc:	9900      	ldr	r1, [sp, #0]
 80023ce:	4605      	mov	r5, r0
 80023d0:	4630      	mov	r0, r6
 80023d2:	f000 f877 	bl	80024c4 <_malloc_r>
 80023d6:	b948      	cbnz	r0, 80023ec <__smakebuf_r+0x44>
 80023d8:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80023dc:	059a      	lsls	r2, r3, #22
 80023de:	d4ef      	bmi.n	80023c0 <__smakebuf_r+0x18>
 80023e0:	f023 0303 	bic.w	r3, r3, #3
 80023e4:	f043 0302 	orr.w	r3, r3, #2
 80023e8:	81a3      	strh	r3, [r4, #12]
 80023ea:	e7e3      	b.n	80023b4 <__smakebuf_r+0xc>
 80023ec:	4b0d      	ldr	r3, [pc, #52]	; (8002424 <__smakebuf_r+0x7c>)
 80023ee:	62b3      	str	r3, [r6, #40]	; 0x28
 80023f0:	89a3      	ldrh	r3, [r4, #12]
 80023f2:	6020      	str	r0, [r4, #0]
 80023f4:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80023f8:	81a3      	strh	r3, [r4, #12]
 80023fa:	9b00      	ldr	r3, [sp, #0]
 80023fc:	6163      	str	r3, [r4, #20]
 80023fe:	9b01      	ldr	r3, [sp, #4]
 8002400:	6120      	str	r0, [r4, #16]
 8002402:	b15b      	cbz	r3, 800241c <__smakebuf_r+0x74>
 8002404:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8002408:	4630      	mov	r0, r6
 800240a:	f000 fc4d 	bl	8002ca8 <_isatty_r>
 800240e:	b128      	cbz	r0, 800241c <__smakebuf_r+0x74>
 8002410:	89a3      	ldrh	r3, [r4, #12]
 8002412:	f023 0303 	bic.w	r3, r3, #3
 8002416:	f043 0301 	orr.w	r3, r3, #1
 800241a:	81a3      	strh	r3, [r4, #12]
 800241c:	89a3      	ldrh	r3, [r4, #12]
 800241e:	431d      	orrs	r5, r3
 8002420:	81a5      	strh	r5, [r4, #12]
 8002422:	e7cd      	b.n	80023c0 <__smakebuf_r+0x18>
 8002424:	080021cd 	.word	0x080021cd

08002428 <_free_r>:
 8002428:	b538      	push	{r3, r4, r5, lr}
 800242a:	4605      	mov	r5, r0
 800242c:	2900      	cmp	r1, #0
 800242e:	d045      	beq.n	80024bc <_free_r+0x94>
 8002430:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8002434:	1f0c      	subs	r4, r1, #4
 8002436:	2b00      	cmp	r3, #0
 8002438:	bfb8      	it	lt
 800243a:	18e4      	addlt	r4, r4, r3
 800243c:	f000 fc56 	bl	8002cec <__malloc_lock>
 8002440:	4a1f      	ldr	r2, [pc, #124]	; (80024c0 <_free_r+0x98>)
 8002442:	6813      	ldr	r3, [r2, #0]
 8002444:	4610      	mov	r0, r2
 8002446:	b933      	cbnz	r3, 8002456 <_free_r+0x2e>
 8002448:	6063      	str	r3, [r4, #4]
 800244a:	6014      	str	r4, [r2, #0]
 800244c:	4628      	mov	r0, r5
 800244e:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8002452:	f000 bc4c 	b.w	8002cee <__malloc_unlock>
 8002456:	42a3      	cmp	r3, r4
 8002458:	d90c      	bls.n	8002474 <_free_r+0x4c>
 800245a:	6821      	ldr	r1, [r4, #0]
 800245c:	1862      	adds	r2, r4, r1
 800245e:	4293      	cmp	r3, r2
 8002460:	bf04      	itt	eq
 8002462:	681a      	ldreq	r2, [r3, #0]
 8002464:	685b      	ldreq	r3, [r3, #4]
 8002466:	6063      	str	r3, [r4, #4]
 8002468:	bf04      	itt	eq
 800246a:	1852      	addeq	r2, r2, r1
 800246c:	6022      	streq	r2, [r4, #0]
 800246e:	6004      	str	r4, [r0, #0]
 8002470:	e7ec      	b.n	800244c <_free_r+0x24>
 8002472:	4613      	mov	r3, r2
 8002474:	685a      	ldr	r2, [r3, #4]
 8002476:	b10a      	cbz	r2, 800247c <_free_r+0x54>
 8002478:	42a2      	cmp	r2, r4
 800247a:	d9fa      	bls.n	8002472 <_free_r+0x4a>
 800247c:	6819      	ldr	r1, [r3, #0]
 800247e:	1858      	adds	r0, r3, r1
 8002480:	42a0      	cmp	r0, r4
 8002482:	d10b      	bne.n	800249c <_free_r+0x74>
 8002484:	6820      	ldr	r0, [r4, #0]
 8002486:	4401      	add	r1, r0
 8002488:	1858      	adds	r0, r3, r1
 800248a:	4282      	cmp	r2, r0
 800248c:	6019      	str	r1, [r3, #0]
 800248e:	d1dd      	bne.n	800244c <_free_r+0x24>
 8002490:	6810      	ldr	r0, [r2, #0]
 8002492:	6852      	ldr	r2, [r2, #4]
 8002494:	605a      	str	r2, [r3, #4]
 8002496:	4401      	add	r1, r0
 8002498:	6019      	str	r1, [r3, #0]
 800249a:	e7d7      	b.n	800244c <_free_r+0x24>
 800249c:	d902      	bls.n	80024a4 <_free_r+0x7c>
 800249e:	230c      	movs	r3, #12
 80024a0:	602b      	str	r3, [r5, #0]
 80024a2:	e7d3      	b.n	800244c <_free_r+0x24>
 80024a4:	6820      	ldr	r0, [r4, #0]
 80024a6:	1821      	adds	r1, r4, r0
 80024a8:	428a      	cmp	r2, r1
 80024aa:	bf04      	itt	eq
 80024ac:	6811      	ldreq	r1, [r2, #0]
 80024ae:	6852      	ldreq	r2, [r2, #4]
 80024b0:	6062      	str	r2, [r4, #4]
 80024b2:	bf04      	itt	eq
 80024b4:	1809      	addeq	r1, r1, r0
 80024b6:	6021      	streq	r1, [r4, #0]
 80024b8:	605c      	str	r4, [r3, #4]
 80024ba:	e7c7      	b.n	800244c <_free_r+0x24>
 80024bc:	bd38      	pop	{r3, r4, r5, pc}
 80024be:	bf00      	nop
 80024c0:	2000009c 	.word	0x2000009c

080024c4 <_malloc_r>:
 80024c4:	b570      	push	{r4, r5, r6, lr}
 80024c6:	1ccd      	adds	r5, r1, #3
 80024c8:	f025 0503 	bic.w	r5, r5, #3
 80024cc:	3508      	adds	r5, #8
 80024ce:	2d0c      	cmp	r5, #12
 80024d0:	bf38      	it	cc
 80024d2:	250c      	movcc	r5, #12
 80024d4:	2d00      	cmp	r5, #0
 80024d6:	4606      	mov	r6, r0
 80024d8:	db01      	blt.n	80024de <_malloc_r+0x1a>
 80024da:	42a9      	cmp	r1, r5
 80024dc:	d903      	bls.n	80024e6 <_malloc_r+0x22>
 80024de:	230c      	movs	r3, #12
 80024e0:	6033      	str	r3, [r6, #0]
 80024e2:	2000      	movs	r0, #0
 80024e4:	bd70      	pop	{r4, r5, r6, pc}
 80024e6:	f000 fc01 	bl	8002cec <__malloc_lock>
 80024ea:	4a23      	ldr	r2, [pc, #140]	; (8002578 <_malloc_r+0xb4>)
 80024ec:	6814      	ldr	r4, [r2, #0]
 80024ee:	4621      	mov	r1, r4
 80024f0:	b991      	cbnz	r1, 8002518 <_malloc_r+0x54>
 80024f2:	4c22      	ldr	r4, [pc, #136]	; (800257c <_malloc_r+0xb8>)
 80024f4:	6823      	ldr	r3, [r4, #0]
 80024f6:	b91b      	cbnz	r3, 8002500 <_malloc_r+0x3c>
 80024f8:	4630      	mov	r0, r6
 80024fa:	f000 fb4d 	bl	8002b98 <_sbrk_r>
 80024fe:	6020      	str	r0, [r4, #0]
 8002500:	4629      	mov	r1, r5
 8002502:	4630      	mov	r0, r6
 8002504:	f000 fb48 	bl	8002b98 <_sbrk_r>
 8002508:	1c43      	adds	r3, r0, #1
 800250a:	d126      	bne.n	800255a <_malloc_r+0x96>
 800250c:	230c      	movs	r3, #12
 800250e:	6033      	str	r3, [r6, #0]
 8002510:	4630      	mov	r0, r6
 8002512:	f000 fbec 	bl	8002cee <__malloc_unlock>
 8002516:	e7e4      	b.n	80024e2 <_malloc_r+0x1e>
 8002518:	680b      	ldr	r3, [r1, #0]
 800251a:	1b5b      	subs	r3, r3, r5
 800251c:	d41a      	bmi.n	8002554 <_malloc_r+0x90>
 800251e:	2b0b      	cmp	r3, #11
 8002520:	d90f      	bls.n	8002542 <_malloc_r+0x7e>
 8002522:	600b      	str	r3, [r1, #0]
 8002524:	50cd      	str	r5, [r1, r3]
 8002526:	18cc      	adds	r4, r1, r3
 8002528:	4630      	mov	r0, r6
 800252a:	f000 fbe0 	bl	8002cee <__malloc_unlock>
 800252e:	f104 000b 	add.w	r0, r4, #11
 8002532:	1d23      	adds	r3, r4, #4
 8002534:	f020 0007 	bic.w	r0, r0, #7
 8002538:	1ac3      	subs	r3, r0, r3
 800253a:	d01b      	beq.n	8002574 <_malloc_r+0xb0>
 800253c:	425a      	negs	r2, r3
 800253e:	50e2      	str	r2, [r4, r3]
 8002540:	bd70      	pop	{r4, r5, r6, pc}
 8002542:	428c      	cmp	r4, r1
 8002544:	bf0d      	iteet	eq
 8002546:	6863      	ldreq	r3, [r4, #4]
 8002548:	684b      	ldrne	r3, [r1, #4]
 800254a:	6063      	strne	r3, [r4, #4]
 800254c:	6013      	streq	r3, [r2, #0]
 800254e:	bf18      	it	ne
 8002550:	460c      	movne	r4, r1
 8002552:	e7e9      	b.n	8002528 <_malloc_r+0x64>
 8002554:	460c      	mov	r4, r1
 8002556:	6849      	ldr	r1, [r1, #4]
 8002558:	e7ca      	b.n	80024f0 <_malloc_r+0x2c>
 800255a:	1cc4      	adds	r4, r0, #3
 800255c:	f024 0403 	bic.w	r4, r4, #3
 8002560:	42a0      	cmp	r0, r4
 8002562:	d005      	beq.n	8002570 <_malloc_r+0xac>
 8002564:	1a21      	subs	r1, r4, r0
 8002566:	4630      	mov	r0, r6
 8002568:	f000 fb16 	bl	8002b98 <_sbrk_r>
 800256c:	3001      	adds	r0, #1
 800256e:	d0cd      	beq.n	800250c <_malloc_r+0x48>
 8002570:	6025      	str	r5, [r4, #0]
 8002572:	e7d9      	b.n	8002528 <_malloc_r+0x64>
 8002574:	bd70      	pop	{r4, r5, r6, pc}
 8002576:	bf00      	nop
 8002578:	2000009c 	.word	0x2000009c
 800257c:	200000a0 	.word	0x200000a0

08002580 <__sfputc_r>:
 8002580:	6893      	ldr	r3, [r2, #8]
 8002582:	3b01      	subs	r3, #1
 8002584:	2b00      	cmp	r3, #0
 8002586:	b410      	push	{r4}
 8002588:	6093      	str	r3, [r2, #8]
 800258a:	da09      	bge.n	80025a0 <__sfputc_r+0x20>
 800258c:	6994      	ldr	r4, [r2, #24]
 800258e:	42a3      	cmp	r3, r4
 8002590:	db02      	blt.n	8002598 <__sfputc_r+0x18>
 8002592:	b2cb      	uxtb	r3, r1
 8002594:	2b0a      	cmp	r3, #10
 8002596:	d103      	bne.n	80025a0 <__sfputc_r+0x20>
 8002598:	f85d 4b04 	ldr.w	r4, [sp], #4
 800259c:	f7ff bca4 	b.w	8001ee8 <__swbuf_r>
 80025a0:	6813      	ldr	r3, [r2, #0]
 80025a2:	1c58      	adds	r0, r3, #1
 80025a4:	6010      	str	r0, [r2, #0]
 80025a6:	7019      	strb	r1, [r3, #0]
 80025a8:	b2c8      	uxtb	r0, r1
 80025aa:	f85d 4b04 	ldr.w	r4, [sp], #4
 80025ae:	4770      	bx	lr

080025b0 <__sfputs_r>:
 80025b0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80025b2:	4606      	mov	r6, r0
 80025b4:	460f      	mov	r7, r1
 80025b6:	4614      	mov	r4, r2
 80025b8:	18d5      	adds	r5, r2, r3
 80025ba:	42ac      	cmp	r4, r5
 80025bc:	d101      	bne.n	80025c2 <__sfputs_r+0x12>
 80025be:	2000      	movs	r0, #0
 80025c0:	e007      	b.n	80025d2 <__sfputs_r+0x22>
 80025c2:	463a      	mov	r2, r7
 80025c4:	f814 1b01 	ldrb.w	r1, [r4], #1
 80025c8:	4630      	mov	r0, r6
 80025ca:	f7ff ffd9 	bl	8002580 <__sfputc_r>
 80025ce:	1c43      	adds	r3, r0, #1
 80025d0:	d1f3      	bne.n	80025ba <__sfputs_r+0xa>
 80025d2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

080025d4 <_vfiprintf_r>:
 80025d4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80025d8:	b09d      	sub	sp, #116	; 0x74
 80025da:	460c      	mov	r4, r1
 80025dc:	4617      	mov	r7, r2
 80025de:	9303      	str	r3, [sp, #12]
 80025e0:	4606      	mov	r6, r0
 80025e2:	b118      	cbz	r0, 80025ec <_vfiprintf_r+0x18>
 80025e4:	6983      	ldr	r3, [r0, #24]
 80025e6:	b90b      	cbnz	r3, 80025ec <_vfiprintf_r+0x18>
 80025e8:	f7ff fe30 	bl	800224c <__sinit>
 80025ec:	4b7c      	ldr	r3, [pc, #496]	; (80027e0 <_vfiprintf_r+0x20c>)
 80025ee:	429c      	cmp	r4, r3
 80025f0:	d157      	bne.n	80026a2 <_vfiprintf_r+0xce>
 80025f2:	6874      	ldr	r4, [r6, #4]
 80025f4:	89a3      	ldrh	r3, [r4, #12]
 80025f6:	0718      	lsls	r0, r3, #28
 80025f8:	d55d      	bpl.n	80026b6 <_vfiprintf_r+0xe2>
 80025fa:	6923      	ldr	r3, [r4, #16]
 80025fc:	2b00      	cmp	r3, #0
 80025fe:	d05a      	beq.n	80026b6 <_vfiprintf_r+0xe2>
 8002600:	2300      	movs	r3, #0
 8002602:	9309      	str	r3, [sp, #36]	; 0x24
 8002604:	2320      	movs	r3, #32
 8002606:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800260a:	2330      	movs	r3, #48	; 0x30
 800260c:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8002610:	f04f 0b01 	mov.w	fp, #1
 8002614:	46b8      	mov	r8, r7
 8002616:	4645      	mov	r5, r8
 8002618:	f815 3b01 	ldrb.w	r3, [r5], #1
 800261c:	2b00      	cmp	r3, #0
 800261e:	d155      	bne.n	80026cc <_vfiprintf_r+0xf8>
 8002620:	ebb8 0a07 	subs.w	sl, r8, r7
 8002624:	d00b      	beq.n	800263e <_vfiprintf_r+0x6a>
 8002626:	4653      	mov	r3, sl
 8002628:	463a      	mov	r2, r7
 800262a:	4621      	mov	r1, r4
 800262c:	4630      	mov	r0, r6
 800262e:	f7ff ffbf 	bl	80025b0 <__sfputs_r>
 8002632:	3001      	adds	r0, #1
 8002634:	f000 80c4 	beq.w	80027c0 <_vfiprintf_r+0x1ec>
 8002638:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800263a:	4453      	add	r3, sl
 800263c:	9309      	str	r3, [sp, #36]	; 0x24
 800263e:	f898 3000 	ldrb.w	r3, [r8]
 8002642:	2b00      	cmp	r3, #0
 8002644:	f000 80bc 	beq.w	80027c0 <_vfiprintf_r+0x1ec>
 8002648:	2300      	movs	r3, #0
 800264a:	f04f 32ff 	mov.w	r2, #4294967295
 800264e:	9304      	str	r3, [sp, #16]
 8002650:	9307      	str	r3, [sp, #28]
 8002652:	9205      	str	r2, [sp, #20]
 8002654:	9306      	str	r3, [sp, #24]
 8002656:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800265a:	931a      	str	r3, [sp, #104]	; 0x68
 800265c:	2205      	movs	r2, #5
 800265e:	7829      	ldrb	r1, [r5, #0]
 8002660:	4860      	ldr	r0, [pc, #384]	; (80027e4 <_vfiprintf_r+0x210>)
 8002662:	f7fd fdb5 	bl	80001d0 <memchr>
 8002666:	f105 0801 	add.w	r8, r5, #1
 800266a:	9b04      	ldr	r3, [sp, #16]
 800266c:	2800      	cmp	r0, #0
 800266e:	d131      	bne.n	80026d4 <_vfiprintf_r+0x100>
 8002670:	06d9      	lsls	r1, r3, #27
 8002672:	bf44      	itt	mi
 8002674:	2220      	movmi	r2, #32
 8002676:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 800267a:	071a      	lsls	r2, r3, #28
 800267c:	bf44      	itt	mi
 800267e:	222b      	movmi	r2, #43	; 0x2b
 8002680:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 8002684:	782a      	ldrb	r2, [r5, #0]
 8002686:	2a2a      	cmp	r2, #42	; 0x2a
 8002688:	d02c      	beq.n	80026e4 <_vfiprintf_r+0x110>
 800268a:	9a07      	ldr	r2, [sp, #28]
 800268c:	2100      	movs	r1, #0
 800268e:	200a      	movs	r0, #10
 8002690:	46a8      	mov	r8, r5
 8002692:	3501      	adds	r5, #1
 8002694:	f898 3000 	ldrb.w	r3, [r8]
 8002698:	3b30      	subs	r3, #48	; 0x30
 800269a:	2b09      	cmp	r3, #9
 800269c:	d96d      	bls.n	800277a <_vfiprintf_r+0x1a6>
 800269e:	b371      	cbz	r1, 80026fe <_vfiprintf_r+0x12a>
 80026a0:	e026      	b.n	80026f0 <_vfiprintf_r+0x11c>
 80026a2:	4b51      	ldr	r3, [pc, #324]	; (80027e8 <_vfiprintf_r+0x214>)
 80026a4:	429c      	cmp	r4, r3
 80026a6:	d101      	bne.n	80026ac <_vfiprintf_r+0xd8>
 80026a8:	68b4      	ldr	r4, [r6, #8]
 80026aa:	e7a3      	b.n	80025f4 <_vfiprintf_r+0x20>
 80026ac:	4b4f      	ldr	r3, [pc, #316]	; (80027ec <_vfiprintf_r+0x218>)
 80026ae:	429c      	cmp	r4, r3
 80026b0:	bf08      	it	eq
 80026b2:	68f4      	ldreq	r4, [r6, #12]
 80026b4:	e79e      	b.n	80025f4 <_vfiprintf_r+0x20>
 80026b6:	4621      	mov	r1, r4
 80026b8:	4630      	mov	r0, r6
 80026ba:	f7ff fc67 	bl	8001f8c <__swsetup_r>
 80026be:	2800      	cmp	r0, #0
 80026c0:	d09e      	beq.n	8002600 <_vfiprintf_r+0x2c>
 80026c2:	f04f 30ff 	mov.w	r0, #4294967295
 80026c6:	b01d      	add	sp, #116	; 0x74
 80026c8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80026cc:	2b25      	cmp	r3, #37	; 0x25
 80026ce:	d0a7      	beq.n	8002620 <_vfiprintf_r+0x4c>
 80026d0:	46a8      	mov	r8, r5
 80026d2:	e7a0      	b.n	8002616 <_vfiprintf_r+0x42>
 80026d4:	4a43      	ldr	r2, [pc, #268]	; (80027e4 <_vfiprintf_r+0x210>)
 80026d6:	1a80      	subs	r0, r0, r2
 80026d8:	fa0b f000 	lsl.w	r0, fp, r0
 80026dc:	4318      	orrs	r0, r3
 80026de:	9004      	str	r0, [sp, #16]
 80026e0:	4645      	mov	r5, r8
 80026e2:	e7bb      	b.n	800265c <_vfiprintf_r+0x88>
 80026e4:	9a03      	ldr	r2, [sp, #12]
 80026e6:	1d11      	adds	r1, r2, #4
 80026e8:	6812      	ldr	r2, [r2, #0]
 80026ea:	9103      	str	r1, [sp, #12]
 80026ec:	2a00      	cmp	r2, #0
 80026ee:	db01      	blt.n	80026f4 <_vfiprintf_r+0x120>
 80026f0:	9207      	str	r2, [sp, #28]
 80026f2:	e004      	b.n	80026fe <_vfiprintf_r+0x12a>
 80026f4:	4252      	negs	r2, r2
 80026f6:	f043 0302 	orr.w	r3, r3, #2
 80026fa:	9207      	str	r2, [sp, #28]
 80026fc:	9304      	str	r3, [sp, #16]
 80026fe:	f898 3000 	ldrb.w	r3, [r8]
 8002702:	2b2e      	cmp	r3, #46	; 0x2e
 8002704:	d110      	bne.n	8002728 <_vfiprintf_r+0x154>
 8002706:	f898 3001 	ldrb.w	r3, [r8, #1]
 800270a:	2b2a      	cmp	r3, #42	; 0x2a
 800270c:	f108 0101 	add.w	r1, r8, #1
 8002710:	d137      	bne.n	8002782 <_vfiprintf_r+0x1ae>
 8002712:	9b03      	ldr	r3, [sp, #12]
 8002714:	1d1a      	adds	r2, r3, #4
 8002716:	681b      	ldr	r3, [r3, #0]
 8002718:	9203      	str	r2, [sp, #12]
 800271a:	2b00      	cmp	r3, #0
 800271c:	bfb8      	it	lt
 800271e:	f04f 33ff 	movlt.w	r3, #4294967295
 8002722:	f108 0802 	add.w	r8, r8, #2
 8002726:	9305      	str	r3, [sp, #20]
 8002728:	4d31      	ldr	r5, [pc, #196]	; (80027f0 <_vfiprintf_r+0x21c>)
 800272a:	f898 1000 	ldrb.w	r1, [r8]
 800272e:	2203      	movs	r2, #3
 8002730:	4628      	mov	r0, r5
 8002732:	f7fd fd4d 	bl	80001d0 <memchr>
 8002736:	b140      	cbz	r0, 800274a <_vfiprintf_r+0x176>
 8002738:	2340      	movs	r3, #64	; 0x40
 800273a:	1b40      	subs	r0, r0, r5
 800273c:	fa03 f000 	lsl.w	r0, r3, r0
 8002740:	9b04      	ldr	r3, [sp, #16]
 8002742:	4303      	orrs	r3, r0
 8002744:	9304      	str	r3, [sp, #16]
 8002746:	f108 0801 	add.w	r8, r8, #1
 800274a:	f898 1000 	ldrb.w	r1, [r8]
 800274e:	4829      	ldr	r0, [pc, #164]	; (80027f4 <_vfiprintf_r+0x220>)
 8002750:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8002754:	2206      	movs	r2, #6
 8002756:	f108 0701 	add.w	r7, r8, #1
 800275a:	f7fd fd39 	bl	80001d0 <memchr>
 800275e:	2800      	cmp	r0, #0
 8002760:	d034      	beq.n	80027cc <_vfiprintf_r+0x1f8>
 8002762:	4b25      	ldr	r3, [pc, #148]	; (80027f8 <_vfiprintf_r+0x224>)
 8002764:	bb03      	cbnz	r3, 80027a8 <_vfiprintf_r+0x1d4>
 8002766:	9b03      	ldr	r3, [sp, #12]
 8002768:	3307      	adds	r3, #7
 800276a:	f023 0307 	bic.w	r3, r3, #7
 800276e:	3308      	adds	r3, #8
 8002770:	9303      	str	r3, [sp, #12]
 8002772:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8002774:	444b      	add	r3, r9
 8002776:	9309      	str	r3, [sp, #36]	; 0x24
 8002778:	e74c      	b.n	8002614 <_vfiprintf_r+0x40>
 800277a:	fb00 3202 	mla	r2, r0, r2, r3
 800277e:	2101      	movs	r1, #1
 8002780:	e786      	b.n	8002690 <_vfiprintf_r+0xbc>
 8002782:	2300      	movs	r3, #0
 8002784:	9305      	str	r3, [sp, #20]
 8002786:	4618      	mov	r0, r3
 8002788:	250a      	movs	r5, #10
 800278a:	4688      	mov	r8, r1
 800278c:	3101      	adds	r1, #1
 800278e:	f898 2000 	ldrb.w	r2, [r8]
 8002792:	3a30      	subs	r2, #48	; 0x30
 8002794:	2a09      	cmp	r2, #9
 8002796:	d903      	bls.n	80027a0 <_vfiprintf_r+0x1cc>
 8002798:	2b00      	cmp	r3, #0
 800279a:	d0c5      	beq.n	8002728 <_vfiprintf_r+0x154>
 800279c:	9005      	str	r0, [sp, #20]
 800279e:	e7c3      	b.n	8002728 <_vfiprintf_r+0x154>
 80027a0:	fb05 2000 	mla	r0, r5, r0, r2
 80027a4:	2301      	movs	r3, #1
 80027a6:	e7f0      	b.n	800278a <_vfiprintf_r+0x1b6>
 80027a8:	ab03      	add	r3, sp, #12
 80027aa:	9300      	str	r3, [sp, #0]
 80027ac:	4622      	mov	r2, r4
 80027ae:	4b13      	ldr	r3, [pc, #76]	; (80027fc <_vfiprintf_r+0x228>)
 80027b0:	a904      	add	r1, sp, #16
 80027b2:	4630      	mov	r0, r6
 80027b4:	f3af 8000 	nop.w
 80027b8:	f1b0 3fff 	cmp.w	r0, #4294967295
 80027bc:	4681      	mov	r9, r0
 80027be:	d1d8      	bne.n	8002772 <_vfiprintf_r+0x19e>
 80027c0:	89a3      	ldrh	r3, [r4, #12]
 80027c2:	065b      	lsls	r3, r3, #25
 80027c4:	f53f af7d 	bmi.w	80026c2 <_vfiprintf_r+0xee>
 80027c8:	9809      	ldr	r0, [sp, #36]	; 0x24
 80027ca:	e77c      	b.n	80026c6 <_vfiprintf_r+0xf2>
 80027cc:	ab03      	add	r3, sp, #12
 80027ce:	9300      	str	r3, [sp, #0]
 80027d0:	4622      	mov	r2, r4
 80027d2:	4b0a      	ldr	r3, [pc, #40]	; (80027fc <_vfiprintf_r+0x228>)
 80027d4:	a904      	add	r1, sp, #16
 80027d6:	4630      	mov	r0, r6
 80027d8:	f000 f888 	bl	80028ec <_printf_i>
 80027dc:	e7ec      	b.n	80027b8 <_vfiprintf_r+0x1e4>
 80027de:	bf00      	nop
 80027e0:	08002e6c 	.word	0x08002e6c
 80027e4:	08002eac 	.word	0x08002eac
 80027e8:	08002e8c 	.word	0x08002e8c
 80027ec:	08002e4c 	.word	0x08002e4c
 80027f0:	08002eb2 	.word	0x08002eb2
 80027f4:	08002eb6 	.word	0x08002eb6
 80027f8:	00000000 	.word	0x00000000
 80027fc:	080025b1 	.word	0x080025b1

08002800 <_printf_common>:
 8002800:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8002804:	4691      	mov	r9, r2
 8002806:	461f      	mov	r7, r3
 8002808:	688a      	ldr	r2, [r1, #8]
 800280a:	690b      	ldr	r3, [r1, #16]
 800280c:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8002810:	4293      	cmp	r3, r2
 8002812:	bfb8      	it	lt
 8002814:	4613      	movlt	r3, r2
 8002816:	f8c9 3000 	str.w	r3, [r9]
 800281a:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 800281e:	4606      	mov	r6, r0
 8002820:	460c      	mov	r4, r1
 8002822:	b112      	cbz	r2, 800282a <_printf_common+0x2a>
 8002824:	3301      	adds	r3, #1
 8002826:	f8c9 3000 	str.w	r3, [r9]
 800282a:	6823      	ldr	r3, [r4, #0]
 800282c:	0699      	lsls	r1, r3, #26
 800282e:	bf42      	ittt	mi
 8002830:	f8d9 3000 	ldrmi.w	r3, [r9]
 8002834:	3302      	addmi	r3, #2
 8002836:	f8c9 3000 	strmi.w	r3, [r9]
 800283a:	6825      	ldr	r5, [r4, #0]
 800283c:	f015 0506 	ands.w	r5, r5, #6
 8002840:	d107      	bne.n	8002852 <_printf_common+0x52>
 8002842:	f104 0a19 	add.w	sl, r4, #25
 8002846:	68e3      	ldr	r3, [r4, #12]
 8002848:	f8d9 2000 	ldr.w	r2, [r9]
 800284c:	1a9b      	subs	r3, r3, r2
 800284e:	429d      	cmp	r5, r3
 8002850:	db29      	blt.n	80028a6 <_printf_common+0xa6>
 8002852:	f894 3043 	ldrb.w	r3, [r4, #67]	; 0x43
 8002856:	6822      	ldr	r2, [r4, #0]
 8002858:	3300      	adds	r3, #0
 800285a:	bf18      	it	ne
 800285c:	2301      	movne	r3, #1
 800285e:	0692      	lsls	r2, r2, #26
 8002860:	d42e      	bmi.n	80028c0 <_printf_common+0xc0>
 8002862:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8002866:	4639      	mov	r1, r7
 8002868:	4630      	mov	r0, r6
 800286a:	47c0      	blx	r8
 800286c:	3001      	adds	r0, #1
 800286e:	d021      	beq.n	80028b4 <_printf_common+0xb4>
 8002870:	6823      	ldr	r3, [r4, #0]
 8002872:	68e5      	ldr	r5, [r4, #12]
 8002874:	f8d9 2000 	ldr.w	r2, [r9]
 8002878:	f003 0306 	and.w	r3, r3, #6
 800287c:	2b04      	cmp	r3, #4
 800287e:	bf08      	it	eq
 8002880:	1aad      	subeq	r5, r5, r2
 8002882:	68a3      	ldr	r3, [r4, #8]
 8002884:	6922      	ldr	r2, [r4, #16]
 8002886:	bf0c      	ite	eq
 8002888:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800288c:	2500      	movne	r5, #0
 800288e:	4293      	cmp	r3, r2
 8002890:	bfc4      	itt	gt
 8002892:	1a9b      	subgt	r3, r3, r2
 8002894:	18ed      	addgt	r5, r5, r3
 8002896:	f04f 0900 	mov.w	r9, #0
 800289a:	341a      	adds	r4, #26
 800289c:	454d      	cmp	r5, r9
 800289e:	d11b      	bne.n	80028d8 <_printf_common+0xd8>
 80028a0:	2000      	movs	r0, #0
 80028a2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80028a6:	2301      	movs	r3, #1
 80028a8:	4652      	mov	r2, sl
 80028aa:	4639      	mov	r1, r7
 80028ac:	4630      	mov	r0, r6
 80028ae:	47c0      	blx	r8
 80028b0:	3001      	adds	r0, #1
 80028b2:	d103      	bne.n	80028bc <_printf_common+0xbc>
 80028b4:	f04f 30ff 	mov.w	r0, #4294967295
 80028b8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80028bc:	3501      	adds	r5, #1
 80028be:	e7c2      	b.n	8002846 <_printf_common+0x46>
 80028c0:	18e1      	adds	r1, r4, r3
 80028c2:	1c5a      	adds	r2, r3, #1
 80028c4:	2030      	movs	r0, #48	; 0x30
 80028c6:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 80028ca:	4422      	add	r2, r4
 80028cc:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 80028d0:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 80028d4:	3302      	adds	r3, #2
 80028d6:	e7c4      	b.n	8002862 <_printf_common+0x62>
 80028d8:	2301      	movs	r3, #1
 80028da:	4622      	mov	r2, r4
 80028dc:	4639      	mov	r1, r7
 80028de:	4630      	mov	r0, r6
 80028e0:	47c0      	blx	r8
 80028e2:	3001      	adds	r0, #1
 80028e4:	d0e6      	beq.n	80028b4 <_printf_common+0xb4>
 80028e6:	f109 0901 	add.w	r9, r9, #1
 80028ea:	e7d7      	b.n	800289c <_printf_common+0x9c>

080028ec <_printf_i>:
 80028ec:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 80028f0:	4617      	mov	r7, r2
 80028f2:	7e0a      	ldrb	r2, [r1, #24]
 80028f4:	b085      	sub	sp, #20
 80028f6:	2a6e      	cmp	r2, #110	; 0x6e
 80028f8:	4698      	mov	r8, r3
 80028fa:	4606      	mov	r6, r0
 80028fc:	460c      	mov	r4, r1
 80028fe:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8002900:	f101 0e43 	add.w	lr, r1, #67	; 0x43
 8002904:	f000 80bc 	beq.w	8002a80 <_printf_i+0x194>
 8002908:	d81a      	bhi.n	8002940 <_printf_i+0x54>
 800290a:	2a63      	cmp	r2, #99	; 0x63
 800290c:	d02e      	beq.n	800296c <_printf_i+0x80>
 800290e:	d80a      	bhi.n	8002926 <_printf_i+0x3a>
 8002910:	2a00      	cmp	r2, #0
 8002912:	f000 80c8 	beq.w	8002aa6 <_printf_i+0x1ba>
 8002916:	2a58      	cmp	r2, #88	; 0x58
 8002918:	f000 808a 	beq.w	8002a30 <_printf_i+0x144>
 800291c:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8002920:	f884 2042 	strb.w	r2, [r4, #66]	; 0x42
 8002924:	e02a      	b.n	800297c <_printf_i+0x90>
 8002926:	2a64      	cmp	r2, #100	; 0x64
 8002928:	d001      	beq.n	800292e <_printf_i+0x42>
 800292a:	2a69      	cmp	r2, #105	; 0x69
 800292c:	d1f6      	bne.n	800291c <_printf_i+0x30>
 800292e:	6821      	ldr	r1, [r4, #0]
 8002930:	681a      	ldr	r2, [r3, #0]
 8002932:	f011 0f80 	tst.w	r1, #128	; 0x80
 8002936:	d023      	beq.n	8002980 <_printf_i+0x94>
 8002938:	1d11      	adds	r1, r2, #4
 800293a:	6019      	str	r1, [r3, #0]
 800293c:	6813      	ldr	r3, [r2, #0]
 800293e:	e027      	b.n	8002990 <_printf_i+0xa4>
 8002940:	2a73      	cmp	r2, #115	; 0x73
 8002942:	f000 80b4 	beq.w	8002aae <_printf_i+0x1c2>
 8002946:	d808      	bhi.n	800295a <_printf_i+0x6e>
 8002948:	2a6f      	cmp	r2, #111	; 0x6f
 800294a:	d02a      	beq.n	80029a2 <_printf_i+0xb6>
 800294c:	2a70      	cmp	r2, #112	; 0x70
 800294e:	d1e5      	bne.n	800291c <_printf_i+0x30>
 8002950:	680a      	ldr	r2, [r1, #0]
 8002952:	f042 0220 	orr.w	r2, r2, #32
 8002956:	600a      	str	r2, [r1, #0]
 8002958:	e003      	b.n	8002962 <_printf_i+0x76>
 800295a:	2a75      	cmp	r2, #117	; 0x75
 800295c:	d021      	beq.n	80029a2 <_printf_i+0xb6>
 800295e:	2a78      	cmp	r2, #120	; 0x78
 8002960:	d1dc      	bne.n	800291c <_printf_i+0x30>
 8002962:	2278      	movs	r2, #120	; 0x78
 8002964:	f884 2045 	strb.w	r2, [r4, #69]	; 0x45
 8002968:	496e      	ldr	r1, [pc, #440]	; (8002b24 <_printf_i+0x238>)
 800296a:	e064      	b.n	8002a36 <_printf_i+0x14a>
 800296c:	681a      	ldr	r2, [r3, #0]
 800296e:	f101 0542 	add.w	r5, r1, #66	; 0x42
 8002972:	1d11      	adds	r1, r2, #4
 8002974:	6019      	str	r1, [r3, #0]
 8002976:	6813      	ldr	r3, [r2, #0]
 8002978:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800297c:	2301      	movs	r3, #1
 800297e:	e0a3      	b.n	8002ac8 <_printf_i+0x1dc>
 8002980:	f011 0f40 	tst.w	r1, #64	; 0x40
 8002984:	f102 0104 	add.w	r1, r2, #4
 8002988:	6019      	str	r1, [r3, #0]
 800298a:	d0d7      	beq.n	800293c <_printf_i+0x50>
 800298c:	f9b2 3000 	ldrsh.w	r3, [r2]
 8002990:	2b00      	cmp	r3, #0
 8002992:	da03      	bge.n	800299c <_printf_i+0xb0>
 8002994:	222d      	movs	r2, #45	; 0x2d
 8002996:	425b      	negs	r3, r3
 8002998:	f884 2043 	strb.w	r2, [r4, #67]	; 0x43
 800299c:	4962      	ldr	r1, [pc, #392]	; (8002b28 <_printf_i+0x23c>)
 800299e:	220a      	movs	r2, #10
 80029a0:	e017      	b.n	80029d2 <_printf_i+0xe6>
 80029a2:	6820      	ldr	r0, [r4, #0]
 80029a4:	6819      	ldr	r1, [r3, #0]
 80029a6:	f010 0f80 	tst.w	r0, #128	; 0x80
 80029aa:	d003      	beq.n	80029b4 <_printf_i+0xc8>
 80029ac:	1d08      	adds	r0, r1, #4
 80029ae:	6018      	str	r0, [r3, #0]
 80029b0:	680b      	ldr	r3, [r1, #0]
 80029b2:	e006      	b.n	80029c2 <_printf_i+0xd6>
 80029b4:	f010 0f40 	tst.w	r0, #64	; 0x40
 80029b8:	f101 0004 	add.w	r0, r1, #4
 80029bc:	6018      	str	r0, [r3, #0]
 80029be:	d0f7      	beq.n	80029b0 <_printf_i+0xc4>
 80029c0:	880b      	ldrh	r3, [r1, #0]
 80029c2:	4959      	ldr	r1, [pc, #356]	; (8002b28 <_printf_i+0x23c>)
 80029c4:	2a6f      	cmp	r2, #111	; 0x6f
 80029c6:	bf14      	ite	ne
 80029c8:	220a      	movne	r2, #10
 80029ca:	2208      	moveq	r2, #8
 80029cc:	2000      	movs	r0, #0
 80029ce:	f884 0043 	strb.w	r0, [r4, #67]	; 0x43
 80029d2:	6865      	ldr	r5, [r4, #4]
 80029d4:	60a5      	str	r5, [r4, #8]
 80029d6:	2d00      	cmp	r5, #0
 80029d8:	f2c0 809c 	blt.w	8002b14 <_printf_i+0x228>
 80029dc:	6820      	ldr	r0, [r4, #0]
 80029de:	f020 0004 	bic.w	r0, r0, #4
 80029e2:	6020      	str	r0, [r4, #0]
 80029e4:	2b00      	cmp	r3, #0
 80029e6:	d13f      	bne.n	8002a68 <_printf_i+0x17c>
 80029e8:	2d00      	cmp	r5, #0
 80029ea:	f040 8095 	bne.w	8002b18 <_printf_i+0x22c>
 80029ee:	4675      	mov	r5, lr
 80029f0:	2a08      	cmp	r2, #8
 80029f2:	d10b      	bne.n	8002a0c <_printf_i+0x120>
 80029f4:	6823      	ldr	r3, [r4, #0]
 80029f6:	07da      	lsls	r2, r3, #31
 80029f8:	d508      	bpl.n	8002a0c <_printf_i+0x120>
 80029fa:	6923      	ldr	r3, [r4, #16]
 80029fc:	6862      	ldr	r2, [r4, #4]
 80029fe:	429a      	cmp	r2, r3
 8002a00:	bfde      	ittt	le
 8002a02:	2330      	movle	r3, #48	; 0x30
 8002a04:	f805 3c01 	strble.w	r3, [r5, #-1]
 8002a08:	f105 35ff 	addle.w	r5, r5, #4294967295
 8002a0c:	ebae 0305 	sub.w	r3, lr, r5
 8002a10:	6123      	str	r3, [r4, #16]
 8002a12:	f8cd 8000 	str.w	r8, [sp]
 8002a16:	463b      	mov	r3, r7
 8002a18:	aa03      	add	r2, sp, #12
 8002a1a:	4621      	mov	r1, r4
 8002a1c:	4630      	mov	r0, r6
 8002a1e:	f7ff feef 	bl	8002800 <_printf_common>
 8002a22:	3001      	adds	r0, #1
 8002a24:	d155      	bne.n	8002ad2 <_printf_i+0x1e6>
 8002a26:	f04f 30ff 	mov.w	r0, #4294967295
 8002a2a:	b005      	add	sp, #20
 8002a2c:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8002a30:	f881 2045 	strb.w	r2, [r1, #69]	; 0x45
 8002a34:	493c      	ldr	r1, [pc, #240]	; (8002b28 <_printf_i+0x23c>)
 8002a36:	6822      	ldr	r2, [r4, #0]
 8002a38:	6818      	ldr	r0, [r3, #0]
 8002a3a:	f012 0f80 	tst.w	r2, #128	; 0x80
 8002a3e:	f100 0504 	add.w	r5, r0, #4
 8002a42:	601d      	str	r5, [r3, #0]
 8002a44:	d001      	beq.n	8002a4a <_printf_i+0x15e>
 8002a46:	6803      	ldr	r3, [r0, #0]
 8002a48:	e002      	b.n	8002a50 <_printf_i+0x164>
 8002a4a:	0655      	lsls	r5, r2, #25
 8002a4c:	d5fb      	bpl.n	8002a46 <_printf_i+0x15a>
 8002a4e:	8803      	ldrh	r3, [r0, #0]
 8002a50:	07d0      	lsls	r0, r2, #31
 8002a52:	bf44      	itt	mi
 8002a54:	f042 0220 	orrmi.w	r2, r2, #32
 8002a58:	6022      	strmi	r2, [r4, #0]
 8002a5a:	b91b      	cbnz	r3, 8002a64 <_printf_i+0x178>
 8002a5c:	6822      	ldr	r2, [r4, #0]
 8002a5e:	f022 0220 	bic.w	r2, r2, #32
 8002a62:	6022      	str	r2, [r4, #0]
 8002a64:	2210      	movs	r2, #16
 8002a66:	e7b1      	b.n	80029cc <_printf_i+0xe0>
 8002a68:	4675      	mov	r5, lr
 8002a6a:	fbb3 f0f2 	udiv	r0, r3, r2
 8002a6e:	fb02 3310 	mls	r3, r2, r0, r3
 8002a72:	5ccb      	ldrb	r3, [r1, r3]
 8002a74:	f805 3d01 	strb.w	r3, [r5, #-1]!
 8002a78:	4603      	mov	r3, r0
 8002a7a:	2800      	cmp	r0, #0
 8002a7c:	d1f5      	bne.n	8002a6a <_printf_i+0x17e>
 8002a7e:	e7b7      	b.n	80029f0 <_printf_i+0x104>
 8002a80:	6808      	ldr	r0, [r1, #0]
 8002a82:	681a      	ldr	r2, [r3, #0]
 8002a84:	6949      	ldr	r1, [r1, #20]
 8002a86:	f010 0f80 	tst.w	r0, #128	; 0x80
 8002a8a:	d004      	beq.n	8002a96 <_printf_i+0x1aa>
 8002a8c:	1d10      	adds	r0, r2, #4
 8002a8e:	6018      	str	r0, [r3, #0]
 8002a90:	6813      	ldr	r3, [r2, #0]
 8002a92:	6019      	str	r1, [r3, #0]
 8002a94:	e007      	b.n	8002aa6 <_printf_i+0x1ba>
 8002a96:	f010 0f40 	tst.w	r0, #64	; 0x40
 8002a9a:	f102 0004 	add.w	r0, r2, #4
 8002a9e:	6018      	str	r0, [r3, #0]
 8002aa0:	6813      	ldr	r3, [r2, #0]
 8002aa2:	d0f6      	beq.n	8002a92 <_printf_i+0x1a6>
 8002aa4:	8019      	strh	r1, [r3, #0]
 8002aa6:	2300      	movs	r3, #0
 8002aa8:	6123      	str	r3, [r4, #16]
 8002aaa:	4675      	mov	r5, lr
 8002aac:	e7b1      	b.n	8002a12 <_printf_i+0x126>
 8002aae:	681a      	ldr	r2, [r3, #0]
 8002ab0:	1d11      	adds	r1, r2, #4
 8002ab2:	6019      	str	r1, [r3, #0]
 8002ab4:	6815      	ldr	r5, [r2, #0]
 8002ab6:	6862      	ldr	r2, [r4, #4]
 8002ab8:	2100      	movs	r1, #0
 8002aba:	4628      	mov	r0, r5
 8002abc:	f7fd fb88 	bl	80001d0 <memchr>
 8002ac0:	b108      	cbz	r0, 8002ac6 <_printf_i+0x1da>
 8002ac2:	1b40      	subs	r0, r0, r5
 8002ac4:	6060      	str	r0, [r4, #4]
 8002ac6:	6863      	ldr	r3, [r4, #4]
 8002ac8:	6123      	str	r3, [r4, #16]
 8002aca:	2300      	movs	r3, #0
 8002acc:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8002ad0:	e79f      	b.n	8002a12 <_printf_i+0x126>
 8002ad2:	6923      	ldr	r3, [r4, #16]
 8002ad4:	462a      	mov	r2, r5
 8002ad6:	4639      	mov	r1, r7
 8002ad8:	4630      	mov	r0, r6
 8002ada:	47c0      	blx	r8
 8002adc:	3001      	adds	r0, #1
 8002ade:	d0a2      	beq.n	8002a26 <_printf_i+0x13a>
 8002ae0:	6823      	ldr	r3, [r4, #0]
 8002ae2:	079b      	lsls	r3, r3, #30
 8002ae4:	d507      	bpl.n	8002af6 <_printf_i+0x20a>
 8002ae6:	2500      	movs	r5, #0
 8002ae8:	f104 0919 	add.w	r9, r4, #25
 8002aec:	68e3      	ldr	r3, [r4, #12]
 8002aee:	9a03      	ldr	r2, [sp, #12]
 8002af0:	1a9b      	subs	r3, r3, r2
 8002af2:	429d      	cmp	r5, r3
 8002af4:	db05      	blt.n	8002b02 <_printf_i+0x216>
 8002af6:	68e0      	ldr	r0, [r4, #12]
 8002af8:	9b03      	ldr	r3, [sp, #12]
 8002afa:	4298      	cmp	r0, r3
 8002afc:	bfb8      	it	lt
 8002afe:	4618      	movlt	r0, r3
 8002b00:	e793      	b.n	8002a2a <_printf_i+0x13e>
 8002b02:	2301      	movs	r3, #1
 8002b04:	464a      	mov	r2, r9
 8002b06:	4639      	mov	r1, r7
 8002b08:	4630      	mov	r0, r6
 8002b0a:	47c0      	blx	r8
 8002b0c:	3001      	adds	r0, #1
 8002b0e:	d08a      	beq.n	8002a26 <_printf_i+0x13a>
 8002b10:	3501      	adds	r5, #1
 8002b12:	e7eb      	b.n	8002aec <_printf_i+0x200>
 8002b14:	2b00      	cmp	r3, #0
 8002b16:	d1a7      	bne.n	8002a68 <_printf_i+0x17c>
 8002b18:	780b      	ldrb	r3, [r1, #0]
 8002b1a:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8002b1e:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8002b22:	e765      	b.n	80029f0 <_printf_i+0x104>
 8002b24:	08002ece 	.word	0x08002ece
 8002b28:	08002ebd 	.word	0x08002ebd

08002b2c <_putc_r>:
 8002b2c:	b570      	push	{r4, r5, r6, lr}
 8002b2e:	460d      	mov	r5, r1
 8002b30:	4614      	mov	r4, r2
 8002b32:	4606      	mov	r6, r0
 8002b34:	b118      	cbz	r0, 8002b3e <_putc_r+0x12>
 8002b36:	6983      	ldr	r3, [r0, #24]
 8002b38:	b90b      	cbnz	r3, 8002b3e <_putc_r+0x12>
 8002b3a:	f7ff fb87 	bl	800224c <__sinit>
 8002b3e:	4b13      	ldr	r3, [pc, #76]	; (8002b8c <_putc_r+0x60>)
 8002b40:	429c      	cmp	r4, r3
 8002b42:	d112      	bne.n	8002b6a <_putc_r+0x3e>
 8002b44:	6874      	ldr	r4, [r6, #4]
 8002b46:	68a3      	ldr	r3, [r4, #8]
 8002b48:	3b01      	subs	r3, #1
 8002b4a:	2b00      	cmp	r3, #0
 8002b4c:	60a3      	str	r3, [r4, #8]
 8002b4e:	da16      	bge.n	8002b7e <_putc_r+0x52>
 8002b50:	69a2      	ldr	r2, [r4, #24]
 8002b52:	4293      	cmp	r3, r2
 8002b54:	db02      	blt.n	8002b5c <_putc_r+0x30>
 8002b56:	b2eb      	uxtb	r3, r5
 8002b58:	2b0a      	cmp	r3, #10
 8002b5a:	d110      	bne.n	8002b7e <_putc_r+0x52>
 8002b5c:	4622      	mov	r2, r4
 8002b5e:	4629      	mov	r1, r5
 8002b60:	4630      	mov	r0, r6
 8002b62:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 8002b66:	f7ff b9bf 	b.w	8001ee8 <__swbuf_r>
 8002b6a:	4b09      	ldr	r3, [pc, #36]	; (8002b90 <_putc_r+0x64>)
 8002b6c:	429c      	cmp	r4, r3
 8002b6e:	d101      	bne.n	8002b74 <_putc_r+0x48>
 8002b70:	68b4      	ldr	r4, [r6, #8]
 8002b72:	e7e8      	b.n	8002b46 <_putc_r+0x1a>
 8002b74:	4b07      	ldr	r3, [pc, #28]	; (8002b94 <_putc_r+0x68>)
 8002b76:	429c      	cmp	r4, r3
 8002b78:	bf08      	it	eq
 8002b7a:	68f4      	ldreq	r4, [r6, #12]
 8002b7c:	e7e3      	b.n	8002b46 <_putc_r+0x1a>
 8002b7e:	6823      	ldr	r3, [r4, #0]
 8002b80:	1c5a      	adds	r2, r3, #1
 8002b82:	6022      	str	r2, [r4, #0]
 8002b84:	701d      	strb	r5, [r3, #0]
 8002b86:	b2e8      	uxtb	r0, r5
 8002b88:	bd70      	pop	{r4, r5, r6, pc}
 8002b8a:	bf00      	nop
 8002b8c:	08002e6c 	.word	0x08002e6c
 8002b90:	08002e8c 	.word	0x08002e8c
 8002b94:	08002e4c 	.word	0x08002e4c

08002b98 <_sbrk_r>:
 8002b98:	b538      	push	{r3, r4, r5, lr}
 8002b9a:	4c06      	ldr	r4, [pc, #24]	; (8002bb4 <_sbrk_r+0x1c>)
 8002b9c:	2300      	movs	r3, #0
 8002b9e:	4605      	mov	r5, r0
 8002ba0:	4608      	mov	r0, r1
 8002ba2:	6023      	str	r3, [r4, #0]
 8002ba4:	f7ff f868 	bl	8001c78 <_sbrk>
 8002ba8:	1c43      	adds	r3, r0, #1
 8002baa:	d102      	bne.n	8002bb2 <_sbrk_r+0x1a>
 8002bac:	6823      	ldr	r3, [r4, #0]
 8002bae:	b103      	cbz	r3, 8002bb2 <_sbrk_r+0x1a>
 8002bb0:	602b      	str	r3, [r5, #0]
 8002bb2:	bd38      	pop	{r3, r4, r5, pc}
 8002bb4:	200002f8 	.word	0x200002f8

08002bb8 <__sread>:
 8002bb8:	b510      	push	{r4, lr}
 8002bba:	460c      	mov	r4, r1
 8002bbc:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8002bc0:	f000 f896 	bl	8002cf0 <_read_r>
 8002bc4:	2800      	cmp	r0, #0
 8002bc6:	bfab      	itete	ge
 8002bc8:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 8002bca:	89a3      	ldrhlt	r3, [r4, #12]
 8002bcc:	181b      	addge	r3, r3, r0
 8002bce:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8002bd2:	bfac      	ite	ge
 8002bd4:	6563      	strge	r3, [r4, #84]	; 0x54
 8002bd6:	81a3      	strhlt	r3, [r4, #12]
 8002bd8:	bd10      	pop	{r4, pc}

08002bda <__swrite>:
 8002bda:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8002bde:	461f      	mov	r7, r3
 8002be0:	898b      	ldrh	r3, [r1, #12]
 8002be2:	05db      	lsls	r3, r3, #23
 8002be4:	4605      	mov	r5, r0
 8002be6:	460c      	mov	r4, r1
 8002be8:	4616      	mov	r6, r2
 8002bea:	d505      	bpl.n	8002bf8 <__swrite+0x1e>
 8002bec:	2302      	movs	r3, #2
 8002bee:	2200      	movs	r2, #0
 8002bf0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8002bf4:	f000 f868 	bl	8002cc8 <_lseek_r>
 8002bf8:	89a3      	ldrh	r3, [r4, #12]
 8002bfa:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8002bfe:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8002c02:	81a3      	strh	r3, [r4, #12]
 8002c04:	4632      	mov	r2, r6
 8002c06:	463b      	mov	r3, r7
 8002c08:	4628      	mov	r0, r5
 8002c0a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8002c0e:	f000 b817 	b.w	8002c40 <_write_r>

08002c12 <__sseek>:
 8002c12:	b510      	push	{r4, lr}
 8002c14:	460c      	mov	r4, r1
 8002c16:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8002c1a:	f000 f855 	bl	8002cc8 <_lseek_r>
 8002c1e:	1c43      	adds	r3, r0, #1
 8002c20:	89a3      	ldrh	r3, [r4, #12]
 8002c22:	bf15      	itete	ne
 8002c24:	6560      	strne	r0, [r4, #84]	; 0x54
 8002c26:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 8002c2a:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8002c2e:	81a3      	strheq	r3, [r4, #12]
 8002c30:	bf18      	it	ne
 8002c32:	81a3      	strhne	r3, [r4, #12]
 8002c34:	bd10      	pop	{r4, pc}

08002c36 <__sclose>:
 8002c36:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8002c3a:	f000 b813 	b.w	8002c64 <_close_r>
	...

08002c40 <_write_r>:
 8002c40:	b538      	push	{r3, r4, r5, lr}
 8002c42:	4c07      	ldr	r4, [pc, #28]	; (8002c60 <_write_r+0x20>)
 8002c44:	4605      	mov	r5, r0
 8002c46:	4608      	mov	r0, r1
 8002c48:	4611      	mov	r1, r2
 8002c4a:	2200      	movs	r2, #0
 8002c4c:	6022      	str	r2, [r4, #0]
 8002c4e:	461a      	mov	r2, r3
 8002c50:	f7fe fff8 	bl	8001c44 <_write>
 8002c54:	1c43      	adds	r3, r0, #1
 8002c56:	d102      	bne.n	8002c5e <_write_r+0x1e>
 8002c58:	6823      	ldr	r3, [r4, #0]
 8002c5a:	b103      	cbz	r3, 8002c5e <_write_r+0x1e>
 8002c5c:	602b      	str	r3, [r5, #0]
 8002c5e:	bd38      	pop	{r3, r4, r5, pc}
 8002c60:	200002f8 	.word	0x200002f8

08002c64 <_close_r>:
 8002c64:	b538      	push	{r3, r4, r5, lr}
 8002c66:	4c06      	ldr	r4, [pc, #24]	; (8002c80 <_close_r+0x1c>)
 8002c68:	2300      	movs	r3, #0
 8002c6a:	4605      	mov	r5, r0
 8002c6c:	4608      	mov	r0, r1
 8002c6e:	6023      	str	r3, [r4, #0]
 8002c70:	f7ff f81c 	bl	8001cac <_close>
 8002c74:	1c43      	adds	r3, r0, #1
 8002c76:	d102      	bne.n	8002c7e <_close_r+0x1a>
 8002c78:	6823      	ldr	r3, [r4, #0]
 8002c7a:	b103      	cbz	r3, 8002c7e <_close_r+0x1a>
 8002c7c:	602b      	str	r3, [r5, #0]
 8002c7e:	bd38      	pop	{r3, r4, r5, pc}
 8002c80:	200002f8 	.word	0x200002f8

08002c84 <_fstat_r>:
 8002c84:	b538      	push	{r3, r4, r5, lr}
 8002c86:	4c07      	ldr	r4, [pc, #28]	; (8002ca4 <_fstat_r+0x20>)
 8002c88:	2300      	movs	r3, #0
 8002c8a:	4605      	mov	r5, r0
 8002c8c:	4608      	mov	r0, r1
 8002c8e:	4611      	mov	r1, r2
 8002c90:	6023      	str	r3, [r4, #0]
 8002c92:	f7ff f80e 	bl	8001cb2 <_fstat>
 8002c96:	1c43      	adds	r3, r0, #1
 8002c98:	d102      	bne.n	8002ca0 <_fstat_r+0x1c>
 8002c9a:	6823      	ldr	r3, [r4, #0]
 8002c9c:	b103      	cbz	r3, 8002ca0 <_fstat_r+0x1c>
 8002c9e:	602b      	str	r3, [r5, #0]
 8002ca0:	bd38      	pop	{r3, r4, r5, pc}
 8002ca2:	bf00      	nop
 8002ca4:	200002f8 	.word	0x200002f8

08002ca8 <_isatty_r>:
 8002ca8:	b538      	push	{r3, r4, r5, lr}
 8002caa:	4c06      	ldr	r4, [pc, #24]	; (8002cc4 <_isatty_r+0x1c>)
 8002cac:	2300      	movs	r3, #0
 8002cae:	4605      	mov	r5, r0
 8002cb0:	4608      	mov	r0, r1
 8002cb2:	6023      	str	r3, [r4, #0]
 8002cb4:	f7ff f802 	bl	8001cbc <_isatty>
 8002cb8:	1c43      	adds	r3, r0, #1
 8002cba:	d102      	bne.n	8002cc2 <_isatty_r+0x1a>
 8002cbc:	6823      	ldr	r3, [r4, #0]
 8002cbe:	b103      	cbz	r3, 8002cc2 <_isatty_r+0x1a>
 8002cc0:	602b      	str	r3, [r5, #0]
 8002cc2:	bd38      	pop	{r3, r4, r5, pc}
 8002cc4:	200002f8 	.word	0x200002f8

08002cc8 <_lseek_r>:
 8002cc8:	b538      	push	{r3, r4, r5, lr}
 8002cca:	4c07      	ldr	r4, [pc, #28]	; (8002ce8 <_lseek_r+0x20>)
 8002ccc:	4605      	mov	r5, r0
 8002cce:	4608      	mov	r0, r1
 8002cd0:	4611      	mov	r1, r2
 8002cd2:	2200      	movs	r2, #0
 8002cd4:	6022      	str	r2, [r4, #0]
 8002cd6:	461a      	mov	r2, r3
 8002cd8:	f7fe fff2 	bl	8001cc0 <_lseek>
 8002cdc:	1c43      	adds	r3, r0, #1
 8002cde:	d102      	bne.n	8002ce6 <_lseek_r+0x1e>
 8002ce0:	6823      	ldr	r3, [r4, #0]
 8002ce2:	b103      	cbz	r3, 8002ce6 <_lseek_r+0x1e>
 8002ce4:	602b      	str	r3, [r5, #0]
 8002ce6:	bd38      	pop	{r3, r4, r5, pc}
 8002ce8:	200002f8 	.word	0x200002f8

08002cec <__malloc_lock>:
 8002cec:	4770      	bx	lr

08002cee <__malloc_unlock>:
 8002cee:	4770      	bx	lr

08002cf0 <_read_r>:
 8002cf0:	b538      	push	{r3, r4, r5, lr}
 8002cf2:	4c07      	ldr	r4, [pc, #28]	; (8002d10 <_read_r+0x20>)
 8002cf4:	4605      	mov	r5, r0
 8002cf6:	4608      	mov	r0, r1
 8002cf8:	4611      	mov	r1, r2
 8002cfa:	2200      	movs	r2, #0
 8002cfc:	6022      	str	r2, [r4, #0]
 8002cfe:	461a      	mov	r2, r3
 8002d00:	f7fe ff92 	bl	8001c28 <_read>
 8002d04:	1c43      	adds	r3, r0, #1
 8002d06:	d102      	bne.n	8002d0e <_read_r+0x1e>
 8002d08:	6823      	ldr	r3, [r4, #0]
 8002d0a:	b103      	cbz	r3, 8002d0e <_read_r+0x1e>
 8002d0c:	602b      	str	r3, [r5, #0]
 8002d0e:	bd38      	pop	{r3, r4, r5, pc}
 8002d10:	200002f8 	.word	0x200002f8

08002d14 <_init>:
 8002d14:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002d16:	bf00      	nop
 8002d18:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8002d1a:	bc08      	pop	{r3}
 8002d1c:	469e      	mov	lr, r3
 8002d1e:	4770      	bx	lr

08002d20 <_fini>:
 8002d20:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002d22:	bf00      	nop
 8002d24:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8002d26:	bc08      	pop	{r3}
 8002d28:	469e      	mov	lr, r3
 8002d2a:	4770      	bx	lr
