WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 10000000
Simulation Instructions: 10000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 4 GiB Channels: 1 Width: 64-bit Data Race: 800 MT/s
Heartbeat CPU 0 instructions: 10000002 cycles: 2515758 heartbeat IPC: 3.975 cumulative IPC: 3.975 (Simulation time: 00 hr 00 min 44 sec)
Warmup finished CPU 0 instructions: 10000002 cycles: 2515759 cumulative IPC: 3.975 (Simulation time: 00 hr 00 min 44 sec)
Warmup complete CPU 0 instructions: 10000002 cycles: 2515759 cumulative IPC: 3.975 (Simulation time: 00 hr 00 min 44 sec)
Heartbeat CPU 0 instructions: 20000000 cycles: 11060005 heartbeat IPC: 1.17 cumulative IPC: 1.17 (Simulation time: 00 hr 02 min 06 sec)
Simulation finished CPU 0 instructions: 10000000 cycles: 8544248 cumulative IPC: 1.17 (Simulation time: 00 hr 02 min 06 sec)
Simulation complete CPU 0 instructions: 10000000 cycles: 8544248 cumulative IPC: 1.17 (Simulation time: 00 hr 02 min 06 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /scratch/cluster/hill/traces/spec2006/xalancbmk_748B.trace.xz
Region of Interest Statistics

CPU 0 cumulative IPC: 1.17 instructions: 10000000 cycles: 8544248
CPU 0 Branch Prediction Accuracy: 94.14% MPKI: 16.17 Average ROB Occupancy at Mispredict: 23.23
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0.507
BRANCH_CONDITIONAL: 11.2
BRANCH_DIRECT_CALL: 0.134
BRANCH_INDIRECT_CALL: 0.802
BRANCH_RETURN: 3.48

LLC TOTAL        ACCESS:      54774 HIT:      29110 MISS:      25664
LLC LOAD         ACCESS:       7540 HIT:       1644 MISS:       5896
LLC RFO          ACCESS:      19902 HIT:       3413 MISS:      16489
LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
LLC WRITE        ACCESS:      23565 HIT:      23565 MISS:          0
LLC TRANSLATION  ACCESS:       3767 HIT:        488 MISS:       3279
LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
LLC AVERAGE MISS LATENCY: 293.9 cycles
cpu0_DTLB TOTAL        ACCESS:    2981575 HIT:    2814341 MISS:     167234
cpu0_DTLB LOAD         ACCESS:    2981575 HIT:    2814341 MISS:     167234
cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 13.92 cycles
cpu0_ITLB TOTAL        ACCESS:     750902 HIT:     718657 MISS:      32245
cpu0_ITLB LOAD         ACCESS:     750902 HIT:     718657 MISS:      32245
cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: 3.336 cycles
cpu0_L1D TOTAL        ACCESS:    3634610 HIT:    3253873 MISS:     380737
cpu0_L1D LOAD         ACCESS:    2287695 HIT:    2012346 MISS:     275349
cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1D WRITE        ACCESS:    1340696 HIT:    1241259 MISS:      99437
cpu0_L1D TRANSLATION  ACCESS:       6219 HIT:        268 MISS:       5951
cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 23.87 cycles
cpu0_L1I TOTAL        ACCESS:     819958 HIT:     801377 MISS:      18581
cpu0_L1I LOAD         ACCESS:     819958 HIT:     801377 MISS:      18581
cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: 8.094 cycles
cpu0_L2C TOTAL        ACCESS:     189133 HIT:     157884 MISS:      31249
cpu0_L2C LOAD         ACCESS:     124873 HIT:     117333 MISS:       7540
cpu0_L2C RFO          ACCESS:      23203 HIT:       3301 MISS:      19902
cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L2C WRITE        ACCESS:      35121 HIT:      35081 MISS:         40
cpu0_L2C TRANSLATION  ACCESS:       5936 HIT:       2169 MISS:       3767
cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: 262.2 cycles
cpu0_STLB TOTAL        ACCESS:     110945 HIT:     107227 MISS:       3718
cpu0_STLB LOAD         ACCESS:     110945 HIT:     107227 MISS:       3718
cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 476.7 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:       7572
  ROW_BUFFER_MISS:      18089
 AVG DBUS CONGESTED CYCLE: 3.964
WQ ROW_BUFFER_HIT: Channel 0 
  ROW_BUFFER_MISS:       1137
  FULL:      11030
