Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 9e0dc78e9d2c461890643f5bd07c2fcd --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_divider_behav xil_defaultlib.tb_divider -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-4940] 'divisor' remains a black box since it has no binding entity [D:/Pogramas/pruebaDivider/pruebaDivider.srcs/sim_1/imports/pruebaDivider/tb.vhd:52]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture beh of entity xil_defaultlib.tb_divider
Built simulation snapshot tb_divider_behav
