#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0xc36990 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0xc40850 .scope module, "tb" "tb" 3 84;
 .timescale -12 -12;
L_0xc27270 .functor NOT 1, L_0xc7c040, C4<0>, C4<0>, C4<0>;
L_0xc7bd50 .functor XOR 2, L_0xc7bb60, L_0xc7bcb0, C4<00>, C4<00>;
L_0xc7bf30 .functor XOR 2, L_0xc7bd50, L_0xc7be60, C4<00>, C4<00>;
v0xc798a0_0 .net *"_ivl_10", 1 0, L_0xc7be60;  1 drivers
v0xc799a0_0 .net *"_ivl_12", 1 0, L_0xc7bf30;  1 drivers
v0xc79a80_0 .net *"_ivl_2", 1 0, L_0xc7baa0;  1 drivers
v0xc79b40_0 .net *"_ivl_4", 1 0, L_0xc7bb60;  1 drivers
v0xc79c20_0 .net *"_ivl_6", 1 0, L_0xc7bcb0;  1 drivers
v0xc79d50_0 .net *"_ivl_8", 1 0, L_0xc7bd50;  1 drivers
v0xc79e30_0 .net "a", 0 0, v0xc78670_0;  1 drivers
v0xc79ed0_0 .net "b", 0 0, v0xc78710_0;  1 drivers
v0xc79f70_0 .net "c", 0 0, v0xc787b0_0;  1 drivers
v0xc7a0a0_0 .var "clk", 0 0;
v0xc7a140_0 .net "d", 0 0, v0xc788f0_0;  1 drivers
v0xc7a1e0_0 .net "out_pos_dut", 0 0, v0xc79430_0;  1 drivers
v0xc7a280_0 .net "out_pos_ref", 0 0, L_0xc7b8f0;  1 drivers
v0xc7a320_0 .net "out_sop_dut", 0 0, v0xc79520_0;  1 drivers
v0xc7a3c0_0 .net "out_sop_ref", 0 0, L_0xc52a60;  1 drivers
v0xc7a490_0 .var/2u "stats1", 223 0;
v0xc7a530_0 .var/2u "strobe", 0 0;
v0xc7a6e0_0 .net "tb_match", 0 0, L_0xc7c040;  1 drivers
v0xc7a7b0_0 .net "tb_mismatch", 0 0, L_0xc27270;  1 drivers
v0xc7a850_0 .net "wavedrom_enable", 0 0, v0xc78bc0_0;  1 drivers
v0xc7a920_0 .net "wavedrom_title", 511 0, v0xc78c60_0;  1 drivers
L_0xc7baa0 .concat [ 1 1 0 0], L_0xc7b8f0, L_0xc52a60;
L_0xc7bb60 .concat [ 1 1 0 0], L_0xc7b8f0, L_0xc52a60;
L_0xc7bcb0 .concat [ 1 1 0 0], v0xc79430_0, v0xc79520_0;
L_0xc7be60 .concat [ 1 1 0 0], L_0xc7b8f0, L_0xc52a60;
L_0xc7c040 .cmp/eeq 2, L_0xc7baa0, L_0xc7bf30;
S_0xc409e0 .scope module, "good1" "reference_module" 3 133, 3 4 0, S_0xc40850;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0xc27650 .functor AND 1, v0xc787b0_0, v0xc788f0_0, C4<1>, C4<1>;
L_0xc27a30 .functor NOT 1, v0xc78670_0, C4<0>, C4<0>, C4<0>;
L_0xc27e10 .functor NOT 1, v0xc78710_0, C4<0>, C4<0>, C4<0>;
L_0xc28090 .functor AND 1, L_0xc27a30, L_0xc27e10, C4<1>, C4<1>;
L_0xc41530 .functor AND 1, L_0xc28090, v0xc787b0_0, C4<1>, C4<1>;
L_0xc52a60 .functor OR 1, L_0xc27650, L_0xc41530, C4<0>, C4<0>;
L_0xc7ad70 .functor NOT 1, v0xc78710_0, C4<0>, C4<0>, C4<0>;
L_0xc7ade0 .functor OR 1, L_0xc7ad70, v0xc788f0_0, C4<0>, C4<0>;
L_0xc7aef0 .functor AND 1, v0xc787b0_0, L_0xc7ade0, C4<1>, C4<1>;
L_0xc7afb0 .functor NOT 1, v0xc78670_0, C4<0>, C4<0>, C4<0>;
L_0xc7b080 .functor OR 1, L_0xc7afb0, v0xc78710_0, C4<0>, C4<0>;
L_0xc7b0f0 .functor AND 1, L_0xc7aef0, L_0xc7b080, C4<1>, C4<1>;
L_0xc7b270 .functor NOT 1, v0xc78710_0, C4<0>, C4<0>, C4<0>;
L_0xc7b2e0 .functor OR 1, L_0xc7b270, v0xc788f0_0, C4<0>, C4<0>;
L_0xc7b200 .functor AND 1, v0xc787b0_0, L_0xc7b2e0, C4<1>, C4<1>;
L_0xc7b470 .functor NOT 1, v0xc78670_0, C4<0>, C4<0>, C4<0>;
L_0xc7b570 .functor OR 1, L_0xc7b470, v0xc788f0_0, C4<0>, C4<0>;
L_0xc7b630 .functor AND 1, L_0xc7b200, L_0xc7b570, C4<1>, C4<1>;
L_0xc7b7e0 .functor XNOR 1, L_0xc7b0f0, L_0xc7b630, C4<0>, C4<0>;
v0xc26ba0_0 .net *"_ivl_0", 0 0, L_0xc27650;  1 drivers
v0xc26fa0_0 .net *"_ivl_12", 0 0, L_0xc7ad70;  1 drivers
v0xc27380_0 .net *"_ivl_14", 0 0, L_0xc7ade0;  1 drivers
v0xc27760_0 .net *"_ivl_16", 0 0, L_0xc7aef0;  1 drivers
v0xc27b40_0 .net *"_ivl_18", 0 0, L_0xc7afb0;  1 drivers
v0xc27f20_0 .net *"_ivl_2", 0 0, L_0xc27a30;  1 drivers
v0xc281a0_0 .net *"_ivl_20", 0 0, L_0xc7b080;  1 drivers
v0xc76be0_0 .net *"_ivl_24", 0 0, L_0xc7b270;  1 drivers
v0xc76cc0_0 .net *"_ivl_26", 0 0, L_0xc7b2e0;  1 drivers
v0xc76da0_0 .net *"_ivl_28", 0 0, L_0xc7b200;  1 drivers
v0xc76e80_0 .net *"_ivl_30", 0 0, L_0xc7b470;  1 drivers
v0xc76f60_0 .net *"_ivl_32", 0 0, L_0xc7b570;  1 drivers
v0xc77040_0 .net *"_ivl_36", 0 0, L_0xc7b7e0;  1 drivers
L_0x7f220e8da018 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0xc77100_0 .net *"_ivl_38", 0 0, L_0x7f220e8da018;  1 drivers
v0xc771e0_0 .net *"_ivl_4", 0 0, L_0xc27e10;  1 drivers
v0xc772c0_0 .net *"_ivl_6", 0 0, L_0xc28090;  1 drivers
v0xc773a0_0 .net *"_ivl_8", 0 0, L_0xc41530;  1 drivers
v0xc77480_0 .net "a", 0 0, v0xc78670_0;  alias, 1 drivers
v0xc77540_0 .net "b", 0 0, v0xc78710_0;  alias, 1 drivers
v0xc77600_0 .net "c", 0 0, v0xc787b0_0;  alias, 1 drivers
v0xc776c0_0 .net "d", 0 0, v0xc788f0_0;  alias, 1 drivers
v0xc77780_0 .net "out_pos", 0 0, L_0xc7b8f0;  alias, 1 drivers
v0xc77840_0 .net "out_sop", 0 0, L_0xc52a60;  alias, 1 drivers
v0xc77900_0 .net "pos0", 0 0, L_0xc7b0f0;  1 drivers
v0xc779c0_0 .net "pos1", 0 0, L_0xc7b630;  1 drivers
L_0xc7b8f0 .functor MUXZ 1, L_0x7f220e8da018, L_0xc7b0f0, L_0xc7b7e0, C4<>;
S_0xc77b40 .scope module, "stim1" "stimulus_gen" 3 126, 3 22 0, S_0xc40850;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "a";
    .port_info 2 /OUTPUT 1 "b";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "d";
    .port_info 5 /OUTPUT 512 "wavedrom_title";
    .port_info 6 /OUTPUT 1 "wavedrom_enable";
    .port_info 7 /INPUT 1 "tb_match";
v0xc78670_0 .var "a", 0 0;
v0xc78710_0 .var "b", 0 0;
v0xc787b0_0 .var "c", 0 0;
v0xc78850_0 .net "clk", 0 0, v0xc7a0a0_0;  1 drivers
v0xc788f0_0 .var "d", 0 0;
v0xc789e0_0 .var/2u "fail", 0 0;
v0xc78a80_0 .var/2u "fail1", 0 0;
v0xc78b20_0 .net "tb_match", 0 0, L_0xc7c040;  alias, 1 drivers
v0xc78bc0_0 .var "wavedrom_enable", 0 0;
v0xc78c60_0 .var "wavedrom_title", 511 0;
E_0xc350b0/0 .event negedge, v0xc78850_0;
E_0xc350b0/1 .event posedge, v0xc78850_0;
E_0xc350b0 .event/or E_0xc350b0/0, E_0xc350b0/1;
S_0xc77e70 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 3 68, 3 68 0, S_0xc77b40;
 .timescale -12 -12;
v0xc780b0_0 .var/2s "i", 31 0;
E_0xc34f50 .event posedge, v0xc78850_0;
S_0xc781b0 .scope task, "wavedrom_start" "wavedrom_start" 3 34, 3 34 0, S_0xc77b40;
 .timescale -12 -12;
v0xc783b0_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0xc78490 .scope task, "wavedrom_stop" "wavedrom_stop" 3 37, 3 37 0, S_0xc77b40;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0xc78e40 .scope module, "top_module1" "top_module" 3 141, 4 1 0, S_0xc40850;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
v0xc79030_0 .net "a", 0 0, v0xc78670_0;  alias, 1 drivers
v0xc79140_0 .net "b", 0 0, v0xc78710_0;  alias, 1 drivers
v0xc79250_0 .net "c", 0 0, v0xc787b0_0;  alias, 1 drivers
v0xc79340_0 .net "d", 0 0, v0xc788f0_0;  alias, 1 drivers
v0xc79430_0 .var "out_pos", 0 0;
v0xc79520_0 .var "out_sop", 0 0;
E_0xc58f10 .event anyedge, v0xc77480_0, v0xc77540_0, v0xc77600_0, v0xc776c0_0;
S_0xc79680 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 151, 3 151 0, S_0xc40850;
 .timescale -12 -12;
E_0xc1c9f0 .event anyedge, v0xc7a530_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0xc7a530_0;
    %nor/r;
    %assign/vec4 v0xc7a530_0, 0;
    %wait E_0xc1c9f0;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0xc77b40;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xc789e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xc78a80_0, 0, 1;
    %end;
    .thread T_3, $init;
    .scope S_0xc77b40;
T_4 ;
    %wait E_0xc350b0;
    %load/vec4 v0xc78b20_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0xc789e0_0, 0, 1;
T_4.0 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0xc77b40;
T_5 ;
    %wait E_0xc34f50;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xc788f0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xc787b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xc78710_0, 0;
    %assign/vec4 v0xc78670_0, 0;
    %wait E_0xc34f50;
    %pushi/vec4 1, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xc788f0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xc787b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xc78710_0, 0;
    %assign/vec4 v0xc78670_0, 0;
    %wait E_0xc34f50;
    %pushi/vec4 2, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xc788f0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xc787b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xc78710_0, 0;
    %assign/vec4 v0xc78670_0, 0;
    %wait E_0xc34f50;
    %pushi/vec4 4, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xc788f0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xc787b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xc78710_0, 0;
    %assign/vec4 v0xc78670_0, 0;
    %wait E_0xc34f50;
    %pushi/vec4 5, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xc788f0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xc787b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xc78710_0, 0;
    %assign/vec4 v0xc78670_0, 0;
    %wait E_0xc34f50;
    %pushi/vec4 6, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xc788f0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xc787b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xc78710_0, 0;
    %assign/vec4 v0xc78670_0, 0;
    %wait E_0xc34f50;
    %pushi/vec4 7, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xc788f0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xc787b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xc78710_0, 0;
    %assign/vec4 v0xc78670_0, 0;
    %wait E_0xc34f50;
    %pushi/vec4 9, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xc788f0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xc787b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xc78710_0, 0;
    %assign/vec4 v0xc78670_0, 0;
    %wait E_0xc34f50;
    %pushi/vec4 10, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xc788f0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xc787b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xc78710_0, 0;
    %assign/vec4 v0xc78670_0, 0;
    %wait E_0xc34f50;
    %pushi/vec4 13, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xc788f0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xc787b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xc78710_0, 0;
    %assign/vec4 v0xc78670_0, 0;
    %wait E_0xc34f50;
    %pushi/vec4 14, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xc788f0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xc787b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xc78710_0, 0;
    %assign/vec4 v0xc78670_0, 0;
    %wait E_0xc34f50;
    %pushi/vec4 15, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xc788f0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xc787b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xc78710_0, 0;
    %assign/vec4 v0xc78670_0, 0;
    %wait E_0xc34f50;
    %load/vec4 v0xc789e0_0;
    %store/vec4 v0xc78a80_0, 0, 1;
    %fork t_1, S_0xc77e70;
    %jmp t_0;
    .scope S_0xc77e70;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0xc780b0_0, 0, 32;
T_5.0 ; Top of for-loop 
    %load/vec4 v0xc780b0_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_5.1, 5;
    %wait E_0xc34f50;
    %load/vec4 v0xc780b0_0;
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0xc788f0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xc787b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xc78710_0, 0;
    %assign/vec4 v0xc78670_0, 0;
T_5.2 ; for-loop step statement
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0xc780b0_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0xc780b0_0, 0, 32;
    %jmp T_5.0;
T_5.1 ; for-loop exit label
    %end;
    .scope S_0xc77b40;
t_0 %join;
    %pushi/vec4 50, 0, 32;
T_5.3 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_5.4, 5;
    %jmp/1 T_5.4, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0xc350b0;
    %vpi_func 3 74 "$random" 32 {0 0 0};
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0xc788f0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xc787b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xc78710_0, 0;
    %assign/vec4 v0xc78670_0, 0;
    %jmp T_5.3;
T_5.4 ;
    %pop/vec4 1;
    %load/vec4 v0xc789e0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_5.7, 9;
    %load/vec4 v0xc78a80_0;
    %inv;
    %and;
T_5.7;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.5, 8;
    %vpi_call/w 3 77 "$display", "Hint: Your circuit passes on the 12 required input combinations, but doesn't match the don't-care cases. Are you using minimal SOP and POS?" {0 0 0};
T_5.5 ;
    %vpi_call/w 3 79 "$finish" {0 0 0};
    %end;
    .thread T_5;
    .scope S_0xc78e40;
T_6 ;
    %wait E_0xc58f10;
    %load/vec4 v0xc79030_0;
    %load/vec4 v0xc79140_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0xc79250_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0xc79340_0;
    %concat/vec4; draw_concat_vec4
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_6.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_6.1, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_6.2, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_6.3, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_6.4, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_6.5, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_6.6, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 4;
    %cmp/u;
    %jmp/1 T_6.7, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 4;
    %cmp/u;
    %jmp/1 T_6.8, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_6.9, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_6.10, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 4;
    %cmp/u;
    %jmp/1 T_6.11, 6;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0xc79520_0, 0, 1;
    %jmp T_6.13;
T_6.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xc79520_0, 0, 1;
    %jmp T_6.13;
T_6.1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xc79520_0, 0, 1;
    %jmp T_6.13;
T_6.2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xc79520_0, 0, 1;
    %jmp T_6.13;
T_6.3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xc79520_0, 0, 1;
    %jmp T_6.13;
T_6.4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xc79520_0, 0, 1;
    %jmp T_6.13;
T_6.5 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xc79520_0, 0, 1;
    %jmp T_6.13;
T_6.6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xc79520_0, 0, 1;
    %jmp T_6.13;
T_6.7 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xc79520_0, 0, 1;
    %jmp T_6.13;
T_6.8 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xc79520_0, 0, 1;
    %jmp T_6.13;
T_6.9 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0xc79520_0, 0, 1;
    %jmp T_6.13;
T_6.10 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0xc79520_0, 0, 1;
    %jmp T_6.13;
T_6.11 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0xc79520_0, 0, 1;
    %jmp T_6.13;
T_6.13 ;
    %pop/vec4 1;
    %load/vec4 v0xc79030_0;
    %load/vec4 v0xc79140_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0xc79250_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0xc79340_0;
    %concat/vec4; draw_concat_vec4
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_6.14, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_6.15, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_6.16, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_6.17, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_6.18, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_6.19, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_6.20, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_6.21, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_6.22, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 4;
    %cmp/u;
    %jmp/1 T_6.23, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 4;
    %cmp/u;
    %jmp/1 T_6.24, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 4;
    %cmp/u;
    %jmp/1 T_6.25, 6;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0xc79430_0, 0, 1;
    %jmp T_6.27;
T_6.14 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xc79430_0, 0, 1;
    %jmp T_6.27;
T_6.15 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xc79430_0, 0, 1;
    %jmp T_6.27;
T_6.16 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0xc79430_0, 0, 1;
    %jmp T_6.27;
T_6.17 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xc79430_0, 0, 1;
    %jmp T_6.27;
T_6.18 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xc79430_0, 0, 1;
    %jmp T_6.27;
T_6.19 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xc79430_0, 0, 1;
    %jmp T_6.27;
T_6.20 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0xc79430_0, 0, 1;
    %jmp T_6.27;
T_6.21 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xc79430_0, 0, 1;
    %jmp T_6.27;
T_6.22 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xc79430_0, 0, 1;
    %jmp T_6.27;
T_6.23 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xc79430_0, 0, 1;
    %jmp T_6.27;
T_6.24 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xc79430_0, 0, 1;
    %jmp T_6.27;
T_6.25 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0xc79430_0, 0, 1;
    %jmp T_6.27;
T_6.27 ;
    %pop/vec4 1;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0xc40850;
T_7 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xc7a0a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xc7a530_0, 0, 1;
    %end;
    .thread T_7, $init;
    .scope S_0xc40850;
T_8 ;
T_8.0 ;
    %delay 5, 0;
    %load/vec4 v0xc7a0a0_0;
    %inv;
    %store/vec4 v0xc7a0a0_0, 0, 1;
    %jmp T_8.0;
T_8.1 ;
    %end;
    .thread T_8;
    .scope S_0xc40850;
T_9 ;
    %vpi_call/w 3 118 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 119 "$dumpvars", 32'sb00000000000000000000000000000001, v0xc78850_0, v0xc7a7b0_0, v0xc79e30_0, v0xc79ed0_0, v0xc79f70_0, v0xc7a140_0, v0xc7a3c0_0, v0xc7a320_0, v0xc7a280_0, v0xc7a1e0_0 {0 0 0};
    %end;
    .thread T_9;
    .scope S_0xc40850;
T_10 ;
    %load/vec4 v0xc7a490_0;
    %parti/u 32, 128, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_10.0, 4;
    %load/vec4 v0xc7a490_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0xc7a490_0;
    %parti/u 32, 96, 32;
    %vpi_call/w 3 160 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_sop", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_10.1;
T_10.0 ;
    %vpi_call/w 3 161 "$display", "Hint: Output '%s' has no mismatches.", "out_sop" {0 0 0};
T_10.1 ;
    %load/vec4 v0xc7a490_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_10.2, 4;
    %load/vec4 v0xc7a490_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0xc7a490_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 162 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_pos", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_10.3;
T_10.2 ;
    %vpi_call/w 3 163 "$display", "Hint: Output '%s' has no mismatches.", "out_pos" {0 0 0};
T_10.3 ;
    %load/vec4 v0xc7a490_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0xc7a490_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 165 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 166 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0xc7a490_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0xc7a490_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 167 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_10, $final;
    .scope S_0xc40850;
T_11 ;
    %wait E_0xc350b0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0xc7a490_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xc7a490_0, 4, 32;
    %load/vec4 v0xc7a6e0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %load/vec4 v0xc7a490_0;
    %parti/u 32, 192, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_11.2, 4;
    %vpi_func 3 178 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xc7a490_0, 4, 32;
T_11.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0xc7a490_0;
    %pushi/vec4 192, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xc7a490_0, 4, 32;
T_11.0 ;
    %load/vec4 v0xc7a3c0_0;
    %load/vec4 v0xc7a3c0_0;
    %load/vec4 v0xc7a320_0;
    %xor;
    %load/vec4 v0xc7a3c0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_11.4, 6;
    %load/vec4 v0xc7a490_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_11.6, 4;
    %vpi_func 3 182 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xc7a490_0, 4, 32;
T_11.6 ;
    %load/vec4 v0xc7a490_0;
    %parti/u 32, 128, 32;
    %addi 1, 0, 32;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xc7a490_0, 4, 32;
T_11.4 ;
    %load/vec4 v0xc7a280_0;
    %load/vec4 v0xc7a280_0;
    %load/vec4 v0xc7a1e0_0;
    %xor;
    %load/vec4 v0xc7a280_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_11.8, 6;
    %load/vec4 v0xc7a490_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_11.10, 4;
    %vpi_func 3 185 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xc7a490_0, 4, 32;
T_11.10 ;
    %load/vec4 v0xc7a490_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xc7a490_0, 4, 32;
T_11.8 ;
    %jmp T_11;
    .thread T_11;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/ece241_2013_q2/ece241_2013_q2_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt3.5_turbo_16k/can5_depth5/human/ece241_2013_q2/iter2/response2/top_module.sv";
