<profile>

<section name = "Vivado HLS Report for 'myproject'" level="0">
<item name = "Date">Mon Nov  7 15:36:19 2022
</item>
<item name = "Version">2020.1 (Build 2897737 on Wed May 27 20:21:37 MDT 2020)</item>
<item name = "Project">myproject_prj</item>
<item name = "Solution">solution1</item>
<item name = "Product family">virtexuplus</item>
<item name = "Target device">xcvu9p-flga2577-2-e</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">5.00 ns, 4.054 ns, 0.62 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">1, 1, 5.000 ns, 5.000 ns, 1, 1, function</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP48E, FF, LUT, URAM</keys>
<column name="DSP">-, 7, -, -, -</column>
<column name="Expression">-, 0, 0, 1087, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, -, -, -, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, -, 36, -</column>
<column name="Register">-, -, 316, -, -</column>
<specialColumn name="Available SLR">1440, 2280, 788160, 394080, 320</specialColumn>
<specialColumn name="Utilization SLR (%)">0, ~0, ~0, ~0, 0</specialColumn>
<specialColumn name="Available">4320, 6840, 2364480, 1182240, 960</specialColumn>
<specialColumn name="Utilization (%)">0, ~0, ~0, ~0, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP48E, FF, LUT, URAM</keys>
</table>
</item>
<item name = "DSP48E"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
<column name="myproject_am_addmul_6s_8s_6s_14_1_1_U2">myproject_am_addmul_6s_8s_6s_14_1_1, i0 * (i1 + i2)</column>
<column name="myproject_am_addmul_6s_8s_6s_14_1_1_U6">myproject_am_addmul_6s_8s_6s_14_1_1, i0 * (i1 + i2)</column>
<column name="myproject_am_submul_8s_6s_6s_14_1_1_U7">myproject_am_submul_8s_6s_6s_14_1_1, i0 * (i1 - i2)</column>
<column name="myproject_mac_mul_sub_6s_12s_18ns_18_1_1_U5">myproject_mac_mul_sub_6s_12s_18ns_18_1_1, i0 * i1 - i2</column>
<column name="myproject_mac_muladd_6s_12s_16s_17_1_1_U1">myproject_mac_muladd_6s_12s_16s_17_1_1, i0 * i1 + i2</column>
<column name="myproject_mul_mul_6s_12s_16_1_1_U4">myproject_mul_mul_6s_12s_16_1_1, i0 * i1</column>
<column name="myproject_mul_mul_6s_13s_17_1_1_U3">myproject_mul_mul_6s_13s_17_1_1, i0 * i1</column>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP48E, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="mul_ln1192_fu_937_p2">*, 0, 0, 23, 5, 6</column>
<column name="mul_ln728_3_fu_399_p2">*, 0, 0, 49, 6, 9</column>
<column name="r_V_11_fu_437_p2">*, 0, 0, 23, 6, 6</column>
<column name="r_V_22_fu_207_p2">*, 0, 0, 23, 6, 6</column>
<column name="r_V_23_fu_261_p2">*, 0, 0, 23, 6, 6</column>
<column name="r_V_24_fu_723_p2">*, 0, 0, 33, 6, 7</column>
<column name="r_V_26_fu_337_p2">*, 0, 0, 33, 6, 7</column>
<column name="r_V_27_fu_826_p2">*, 0, 0, 40, 6, 8</column>
<column name="r_V_31_fu_455_p2">*, 0, 0, 23, 6, 6</column>
<column name="r_V_32_fu_461_p2">*, 0, 0, 23, 6, 6</column>
<column name="r_V_33_fu_487_p2">*, 0, 0, 40, 6, 8</column>
<column name="r_V_34_fu_507_p2">*, 0, 0, 23, 6, 6</column>
<column name="r_V_35_fu_531_p2">*, 0, 0, 23, 6, 6</column>
<column name="r_V_6_fu_347_p2">*, 0, 0, 23, 6, 6</column>
<column name="add_ln1192_1_fu_741_p2">+, 0, 0, 22, 18, 18</column>
<column name="add_ln1192_4_fu_839_p2">+, 0, 0, 22, 22, 22</column>
<column name="add_ln1192_6_fu_915_p2">+, 0, 0, 22, 18, 18</column>
<column name="add_ln1192_7_fu_951_p2">+, 0, 0, 22, 18, 18</column>
<column name="add_ln1192_fu_706_p2">+, 0, 0, 22, 18, 18</column>
<column name="ret_V_10_fu_549_p2">+, 0, 0, 22, 18, 18</column>
<column name="ret_V_11_fu_567_p2">+, 0, 0, 22, 18, 18</column>
<column name="ret_V_12_fu_990_p2">+, 0, 0, 22, 17, 18</column>
<column name="ret_V_14_fu_640_p2">+, 0, 0, 22, 20, 22</column>
<column name="ret_V_2_fu_676_p2">+, 0, 0, 22, 18, 18</column>
<column name="ret_V_3_fu_764_p2">+, 0, 0, 22, 17, 18</column>
<column name="ret_V_5_fu_820_p2">+, 0, 0, 22, 22, 22</column>
<column name="ret_V_6_fu_871_p2">+, 0, 0, 22, 21, 22</column>
<column name="ret_V_7_fu_957_p2">+, 0, 0, 22, 16, 18</column>
<column name="r_V_28_fu_381_p2">-, 0, 0, 16, 9, 9</column>
<column name="r_V_29_fu_417_p2">-, 0, 0, 17, 10, 10</column>
<column name="r_V_38_fu_599_p2">-, 0, 0, 16, 9, 9</column>
<column name="ret_V_13_fu_621_p2">-, 0, 0, 29, 22, 22</column>
<column name="ret_V_4_fu_803_p2">-, 0, 0, 22, 22, 22</column>
<column name="ret_V_8_fu_501_p2">-, 0, 0, 25, 1, 18</column>
<column name="ret_V_9_fu_525_p2">-, 0, 0, 22, 18, 18</column>
<column name="ret_V_fu_251_p2">-, 0, 0, 23, 16, 16</column>
<column name="sub_ln1192_10_fu_634_p2">-, 0, 0, 22, 22, 22</column>
<column name="sub_ln1192_1_fu_758_p2">-, 0, 0, 22, 18, 18</column>
<column name="sub_ln1192_3_fu_852_p2">-, 0, 0, 22, 22, 22</column>
<column name="sub_ln1192_4_fu_865_p2">-, 0, 0, 22, 22, 22</column>
<column name="sub_ln1192_6_fu_899_p2">-, 0, 0, 25, 18, 18</column>
<column name="sub_ln1192_7_fu_931_p2">-, 0, 0, 22, 18, 18</column>
<column name="sub_ln1192_8_fu_585_p2">-, 0, 0, 22, 18, 18</column>
<column name="sub_ln1192_9_fu_985_p2">-, 0, 0, 22, 18, 18</column>
<column name="sub_ln1192_fu_689_p2">-, 0, 0, 22, 18, 18</column>
<column name="ap_block_pp0_stage0_01001">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_state1_pp0_stage0_iter0">or, 0, 0, 2, 1, 1</column>
<column name="ap_enable_pp0">xor, 0, 0, 2, 1, 2</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="x_V_ap_vld_in_sig">9, 2, 1, 2</column>
<column name="x_V_ap_vld_preg">9, 2, 1, 2</column>
<column name="x_V_blk_n">9, 2, 1, 2</column>
<column name="x_V_in_sig">9, 2, 96, 192</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="mul_ln728_1_reg_1093">17, 0, 17, 0</column>
<column name="mul_ln728_2_reg_1098">16, 0, 16, 0</column>
<column name="mul_ln728_3_reg_1108">14, 0, 14, 0</column>
<column name="mul_ln728_4_reg_1139">14, 0, 14, 0</column>
<column name="mul_ln728_reg_1083">14, 0, 14, 0</column>
<column name="r_V_23_reg_1073">12, 0, 12, 0</column>
<column name="r_V_26_reg_1088">12, 0, 13, 1</column>
<column name="r_V_29_reg_1113">9, 0, 10, 1</column>
<column name="r_V_31_reg_1129">12, 0, 12, 0</column>
<column name="r_V_32_reg_1134">12, 0, 12, 0</column>
<column name="ret_V_1_reg_1078">17, 0, 17, 0</column>
<column name="sext_ln1116_3_reg_1103">12, 0, 14, 2</column>
<column name="sub_ln1192_5_reg_1124">18, 0, 18, 0</column>
<column name="sub_ln1192_8_reg_1144">14, 0, 18, 4</column>
<column name="tmp_1_reg_1060">6, 0, 6, 0</column>
<column name="tmp_2_reg_1066">6, 0, 6, 0</column>
<column name="tmp_5_reg_1118">6, 0, 6, 0</column>
<column name="trunc_ln708_4_reg_1149">6, 0, 6, 0</column>
<column name="x_V_ap_vld_preg">1, 0, 1, 0</column>
<column name="x_V_preg">96, 0, 96, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, myproject, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, myproject, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, myproject, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, myproject, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, myproject, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, myproject, return value</column>
<column name="x_V_ap_vld">in, 1, ap_vld, x_V, pointer</column>
<column name="x_V">in, 96, ap_vld, x_V, pointer</column>
<column name="y_0_V">out, 6, ap_vld, y_0_V, pointer</column>
<column name="y_0_V_ap_vld">out, 1, ap_vld, y_0_V, pointer</column>
<column name="y_1_V">out, 6, ap_vld, y_1_V, pointer</column>
<column name="y_1_V_ap_vld">out, 1, ap_vld, y_1_V, pointer</column>
<column name="y_2_V">out, 6, ap_vld, y_2_V, pointer</column>
<column name="y_2_V_ap_vld">out, 1, ap_vld, y_2_V, pointer</column>
<column name="y_3_V">out, 6, ap_vld, y_3_V, pointer</column>
<column name="y_3_V_ap_vld">out, 1, ap_vld, y_3_V, pointer</column>
<column name="y_4_V">out, 6, ap_vld, y_4_V, pointer</column>
<column name="y_4_V_ap_vld">out, 1, ap_vld, y_4_V, pointer</column>
</table>
</item>
</section>
</profile>
