Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Thu Dec  4 17:44:36 2025
| Host         : LAPTOP-6I7OJEUU running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file CSSTE_timing_summary_routed.rpt -pb CSSTE_timing_summary_routed.pb -rpx CSSTE_timing_summary_routed.rpx -warn_on_violation
| Design       : CSSTE
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                     Violations  
---------  ----------------  ------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell     1000        
TIMING-20  Warning           Non-clocked latch               34          
LATCH-1    Advisory          Existing latches in the design  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (7416)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (9267)
5. checking no_input_delay (17)
6. checking no_output_delay (46)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (7416)
---------------------------
 There are 749 register/latch pins with no clock driven by root clock pin: clk_100mhz (HIGH)

 There are 34 register/latch pins with no clock driven by root clock pin: U1/DataPath_more_0/PC_0/PC_out_reg[10]/Q (HIGH)

 There are 34 register/latch pins with no clock driven by root clock pin: U1/DataPath_more_0/PC_0/PC_out_reg[11]/Q (HIGH)

 There are 34 register/latch pins with no clock driven by root clock pin: U1/DataPath_more_0/PC_0/PC_out_reg[2]/Q (HIGH)

 There are 34 register/latch pins with no clock driven by root clock pin: U1/DataPath_more_0/PC_0/PC_out_reg[3]/Q (HIGH)

 There are 34 register/latch pins with no clock driven by root clock pin: U1/DataPath_more_0/PC_0/PC_out_reg[4]/Q (HIGH)

 There are 34 register/latch pins with no clock driven by root clock pin: U1/DataPath_more_0/PC_0/PC_out_reg[5]/Q (HIGH)

 There are 34 register/latch pins with no clock driven by root clock pin: U1/DataPath_more_0/PC_0/PC_out_reg[6]/Q (HIGH)

 There are 34 register/latch pins with no clock driven by root clock pin: U1/DataPath_more_0/PC_0/PC_out_reg[7]/Q (HIGH)

 There are 34 register/latch pins with no clock driven by root clock pin: U1/DataPath_more_0/PC_0/PC_out_reg[8]/Q (HIGH)

 There are 34 register/latch pins with no clock driven by root clock pin: U1/DataPath_more_0/PC_0/PC_out_reg[9]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: U8/clkdiv_reg[11]/Q (HIGH)

 There are 22 register/latch pins with no clock driven by root clock pin: U8/clkdiv_reg[1]/Q (HIGH)

 There are 1240 register/latch pins with no clock driven by root clock pin: U8/clkdiv_reg[24]/Q (HIGH)

 There are 1240 register/latch pins with no clock driven by root clock pin: U8/clkdiv_reg[2]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: U8/clkdiv_reg[6]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: U8/clkdiv_reg[9]/Q (HIGH)

 There are 1240 register/latch pins with no clock driven by root clock pin: U9/u1/sw_reg[10]/Q (HIGH)

 There are 1240 register/latch pins with no clock driven by root clock pin: U9/u1/sw_reg[2]/Q (HIGH)

 There are 1240 register/latch pins with no clock driven by root clock pin: U9/u1/sw_reg[8]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (9267)
---------------------------------------------------
 There are 9203 pins that are not constrained for maximum delay. (HIGH)

 There are 64 pins that are not constrained for maximum delay due to constant clock. (MEDIUM)


5. checking no_input_delay (17)
-------------------------------
 There are 17 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (46)
--------------------------------
 There are 46 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                 9249          inf        0.000                      0                 9249           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay          9249 Endpoints
Min Delay          9249 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 U11/vga_controller/v_count_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Green[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        40.975ns  (logic 8.155ns (19.903%)  route 32.820ns (80.097%))
  Logic Levels:           24  (CARRY4=3 FDRE=1 LUT2=2 LUT4=1 LUT5=3 LUT6=8 MUXF7=2 MUXF8=2 OBUF=1 RAMD64E=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y86         FDRE                         0.000     0.000 r  U11/vga_controller/v_count_reg[3]/C
    SLICE_X31Y86         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  U11/vga_controller/v_count_reg[3]/Q
                         net (fo=11, routed)          1.604     2.060    U11/vga_controller/v_count_reg_n_1_[3]
    SLICE_X31Y87         LUT6 (Prop_lut6_I1_O)        0.124     2.184 r  U11/vga_controller/vs_i_2/O
                         net (fo=2, routed)           0.678     2.862    U11/vga_controller/vs_i_2_n_1
    SLICE_X31Y87         LUT6 (Prop_lut6_I5_O)        0.124     2.986 f  U11/vga_controller/Blue_OBUF[3]_inst_i_6/O
                         net (fo=21, routed)          1.043     4.029    U11/vga_controller/Blue_OBUF[3]_inst_i_6_n_1
    SLICE_X32Y88         LUT5 (Prop_lut5_I0_O)        0.124     4.153 r  U11/vga_controller/Blue_OBUF[3]_inst_i_2/O
                         net (fo=35, routed)          1.100     5.253    U11/vga_controller/h_count_reg[7]_0
    SLICE_X36Y85         LUT6 (Prop_lut6_I0_O)        0.124     5.377 r  U11/vga_controller/display_data_reg_0_63_0_2_i_17/O
                         net (fo=10, routed)          0.583     5.960    U11/vga_display/C__0[1]
    SLICE_X35Y84         LUT4 (Prop_lut4_I0_O)        0.124     6.084 r  U11/vga_display/display_data_reg_0_63_0_2_i_20/O
                         net (fo=1, routed)           0.000     6.084    U11/vga_controller/S[0]
    SLICE_X35Y84         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227     6.311 r  U11/vga_controller/display_data_reg_0_63_0_2_i_5/O[1]
                         net (fo=446, routed)         8.820    15.131    U11/vga_display/display_data_reg_1408_1471_0_2/ADDRC4
    SLICE_X38Y64         RAMD64E (Prop_ramd64e_RADR4_O)
                                                      0.303    15.434 r  U11/vga_display/display_data_reg_1408_1471_0_2/RAMC/O
                         net (fo=1, routed)           1.113    16.547    U11/vga_display/display_data_reg_1408_1471_0_2_n_3
    SLICE_X37Y68         LUT6 (Prop_lut6_I1_O)        0.124    16.671 r  U11/vga_display/text_ascii_carry_i_93/O
                         net (fo=1, routed)           0.000    16.671    U11/vga_display/text_ascii_carry_i_93_n_1
    SLICE_X37Y68         MUXF7 (Prop_muxf7_I1_O)      0.245    16.916 r  U11/vga_display/text_ascii_carry_i_46/O
                         net (fo=1, routed)           0.000    16.916    U11/vga_display/text_ascii_carry_i_46_n_1
    SLICE_X37Y68         MUXF8 (Prop_muxf8_I0_O)      0.104    17.020 r  U11/vga_display/text_ascii_carry_i_17/O
                         net (fo=1, routed)           1.092    18.112    U11/vga_display/text_ascii_carry_i_17_n_1
    SLICE_X37Y78         LUT6 (Prop_lut6_I3_O)        0.316    18.428 r  U11/vga_display/text_ascii_carry_i_2/O
                         net (fo=2, routed)           1.209    19.637    U11/vga_display/text_ascii0[2]
    SLICE_X36Y83         LUT2 (Prop_lut2_I0_O)        0.124    19.761 r  U11/vga_display/text_ascii_carry_i_6/O
                         net (fo=1, routed)           0.000    19.761    U11/vga_display/text_ascii_carry_i_6_n_1
    SLICE_X36Y83         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248    20.009 r  U11/vga_display/text_ascii_carry/O[2]
                         net (fo=2, routed)           0.650    20.659    U11/vga_display/font_addr0[2]
    SLICE_X37Y84         LUT2 (Prop_lut2_I0_O)        0.302    20.961 r  U11/vga_display/Blue_OBUF[3]_inst_i_102/O
                         net (fo=1, routed)           0.000    20.961    U11/vga_display/Blue_OBUF[3]_inst_i_102_n_1
    SLICE_X37Y84         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.248    21.209 r  U11/vga_display/Blue_OBUF[3]_inst_i_35/O[3]
                         net (fo=410, routed)         4.531    25.740    U11/vga_display/Blue_OBUF[3]_inst_i_37_0[3]
    SLICE_X36Y92         LUT6 (Prop_lut6_I3_O)        0.306    26.046 r  U11/vga_display/Blue_OBUF[3]_inst_i_110/O
                         net (fo=2, routed)           1.199    27.245    U11/vga_display/Blue_OBUF[3]_inst_i_110_n_1
    SLICE_X40Y95         LUT5 (Prop_lut5_I0_O)        0.124    27.369 r  U11/vga_display/Blue_OBUF[3]_inst_i_369/O
                         net (fo=1, routed)           0.809    28.177    U11/vga_display/Blue_OBUF[3]_inst_i_369_n_1
    SLICE_X41Y93         LUT6 (Prop_lut6_I0_O)        0.124    28.301 r  U11/vga_display/Blue_OBUF[3]_inst_i_146/O
                         net (fo=1, routed)           0.000    28.301    U11/vga_display/Blue_OBUF[3]_inst_i_146_n_1
    SLICE_X41Y93         MUXF7 (Prop_muxf7_I0_O)      0.212    28.513 r  U11/vga_display/Blue_OBUF[3]_inst_i_53/O
                         net (fo=1, routed)           0.000    28.513    U11/vga_display/Blue_OBUF[3]_inst_i_53_n_1
    SLICE_X41Y93         MUXF8 (Prop_muxf8_I1_O)      0.094    28.607 r  U11/vga_display/Blue_OBUF[3]_inst_i_18/O
                         net (fo=1, routed)           1.022    29.630    U11/vga_display/font_data[6]
    SLICE_X41Y87         LUT6 (Prop_lut6_I5_O)        0.316    29.946 f  U11/vga_display/Blue_OBUF[3]_inst_i_5/O
                         net (fo=1, routed)           1.074    31.020    U11/vga_display/Blue_OBUF[3]_inst_i_5_n_1
    SLICE_X39Y90         LUT5 (Prop_lut5_I4_O)        0.124    31.144 r  U11/vga_display/Blue_OBUF[3]_inst_i_1/O
                         net (fo=12, routed)          6.293    37.437    Red_OBUF[0]
    C6                   OBUF (Prop_obuf_I_O)         3.538    40.975 r  Green_OBUF[0]_inst/O
                         net (fo=0)                   0.000    40.975    Green[0]
    C6                                                                r  Green[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U11/vga_controller/v_count_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Red[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        40.831ns  (logic 8.152ns (19.965%)  route 32.679ns (80.035%))
  Logic Levels:           24  (CARRY4=3 FDRE=1 LUT2=2 LUT4=1 LUT5=3 LUT6=8 MUXF7=2 MUXF8=2 OBUF=1 RAMD64E=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y86         FDRE                         0.000     0.000 r  U11/vga_controller/v_count_reg[3]/C
    SLICE_X31Y86         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  U11/vga_controller/v_count_reg[3]/Q
                         net (fo=11, routed)          1.604     2.060    U11/vga_controller/v_count_reg_n_1_[3]
    SLICE_X31Y87         LUT6 (Prop_lut6_I1_O)        0.124     2.184 r  U11/vga_controller/vs_i_2/O
                         net (fo=2, routed)           0.678     2.862    U11/vga_controller/vs_i_2_n_1
    SLICE_X31Y87         LUT6 (Prop_lut6_I5_O)        0.124     2.986 f  U11/vga_controller/Blue_OBUF[3]_inst_i_6/O
                         net (fo=21, routed)          1.043     4.029    U11/vga_controller/Blue_OBUF[3]_inst_i_6_n_1
    SLICE_X32Y88         LUT5 (Prop_lut5_I0_O)        0.124     4.153 r  U11/vga_controller/Blue_OBUF[3]_inst_i_2/O
                         net (fo=35, routed)          1.100     5.253    U11/vga_controller/h_count_reg[7]_0
    SLICE_X36Y85         LUT6 (Prop_lut6_I0_O)        0.124     5.377 r  U11/vga_controller/display_data_reg_0_63_0_2_i_17/O
                         net (fo=10, routed)          0.583     5.960    U11/vga_display/C__0[1]
    SLICE_X35Y84         LUT4 (Prop_lut4_I0_O)        0.124     6.084 r  U11/vga_display/display_data_reg_0_63_0_2_i_20/O
                         net (fo=1, routed)           0.000     6.084    U11/vga_controller/S[0]
    SLICE_X35Y84         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227     6.311 r  U11/vga_controller/display_data_reg_0_63_0_2_i_5/O[1]
                         net (fo=446, routed)         8.820    15.131    U11/vga_display/display_data_reg_1408_1471_0_2/ADDRC4
    SLICE_X38Y64         RAMD64E (Prop_ramd64e_RADR4_O)
                                                      0.303    15.434 r  U11/vga_display/display_data_reg_1408_1471_0_2/RAMC/O
                         net (fo=1, routed)           1.113    16.547    U11/vga_display/display_data_reg_1408_1471_0_2_n_3
    SLICE_X37Y68         LUT6 (Prop_lut6_I1_O)        0.124    16.671 r  U11/vga_display/text_ascii_carry_i_93/O
                         net (fo=1, routed)           0.000    16.671    U11/vga_display/text_ascii_carry_i_93_n_1
    SLICE_X37Y68         MUXF7 (Prop_muxf7_I1_O)      0.245    16.916 r  U11/vga_display/text_ascii_carry_i_46/O
                         net (fo=1, routed)           0.000    16.916    U11/vga_display/text_ascii_carry_i_46_n_1
    SLICE_X37Y68         MUXF8 (Prop_muxf8_I0_O)      0.104    17.020 r  U11/vga_display/text_ascii_carry_i_17/O
                         net (fo=1, routed)           1.092    18.112    U11/vga_display/text_ascii_carry_i_17_n_1
    SLICE_X37Y78         LUT6 (Prop_lut6_I3_O)        0.316    18.428 r  U11/vga_display/text_ascii_carry_i_2/O
                         net (fo=2, routed)           1.209    19.637    U11/vga_display/text_ascii0[2]
    SLICE_X36Y83         LUT2 (Prop_lut2_I0_O)        0.124    19.761 r  U11/vga_display/text_ascii_carry_i_6/O
                         net (fo=1, routed)           0.000    19.761    U11/vga_display/text_ascii_carry_i_6_n_1
    SLICE_X36Y83         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248    20.009 r  U11/vga_display/text_ascii_carry/O[2]
                         net (fo=2, routed)           0.650    20.659    U11/vga_display/font_addr0[2]
    SLICE_X37Y84         LUT2 (Prop_lut2_I0_O)        0.302    20.961 r  U11/vga_display/Blue_OBUF[3]_inst_i_102/O
                         net (fo=1, routed)           0.000    20.961    U11/vga_display/Blue_OBUF[3]_inst_i_102_n_1
    SLICE_X37Y84         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.248    21.209 r  U11/vga_display/Blue_OBUF[3]_inst_i_35/O[3]
                         net (fo=410, routed)         4.531    25.740    U11/vga_display/Blue_OBUF[3]_inst_i_37_0[3]
    SLICE_X36Y92         LUT6 (Prop_lut6_I3_O)        0.306    26.046 r  U11/vga_display/Blue_OBUF[3]_inst_i_110/O
                         net (fo=2, routed)           1.199    27.245    U11/vga_display/Blue_OBUF[3]_inst_i_110_n_1
    SLICE_X40Y95         LUT5 (Prop_lut5_I0_O)        0.124    27.369 r  U11/vga_display/Blue_OBUF[3]_inst_i_369/O
                         net (fo=1, routed)           0.809    28.177    U11/vga_display/Blue_OBUF[3]_inst_i_369_n_1
    SLICE_X41Y93         LUT6 (Prop_lut6_I0_O)        0.124    28.301 r  U11/vga_display/Blue_OBUF[3]_inst_i_146/O
                         net (fo=1, routed)           0.000    28.301    U11/vga_display/Blue_OBUF[3]_inst_i_146_n_1
    SLICE_X41Y93         MUXF7 (Prop_muxf7_I0_O)      0.212    28.513 r  U11/vga_display/Blue_OBUF[3]_inst_i_53/O
                         net (fo=1, routed)           0.000    28.513    U11/vga_display/Blue_OBUF[3]_inst_i_53_n_1
    SLICE_X41Y93         MUXF8 (Prop_muxf8_I1_O)      0.094    28.607 r  U11/vga_display/Blue_OBUF[3]_inst_i_18/O
                         net (fo=1, routed)           1.022    29.630    U11/vga_display/font_data[6]
    SLICE_X41Y87         LUT6 (Prop_lut6_I5_O)        0.316    29.946 f  U11/vga_display/Blue_OBUF[3]_inst_i_5/O
                         net (fo=1, routed)           1.074    31.020    U11/vga_display/Blue_OBUF[3]_inst_i_5_n_1
    SLICE_X39Y90         LUT5 (Prop_lut5_I4_O)        0.124    31.144 r  U11/vga_display/Blue_OBUF[3]_inst_i_1/O
                         net (fo=12, routed)          6.152    37.296    Red_OBUF[0]
    C5                   OBUF (Prop_obuf_I_O)         3.535    40.831 r  Red_OBUF[2]_inst/O
                         net (fo=0)                   0.000    40.831    Red[2]
    C5                                                                r  Red[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U11/vga_controller/v_count_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Blue[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        40.692ns  (logic 8.164ns (20.063%)  route 32.528ns (79.937%))
  Logic Levels:           24  (CARRY4=3 FDRE=1 LUT2=2 LUT4=1 LUT5=3 LUT6=8 MUXF7=2 MUXF8=2 OBUF=1 RAMD64E=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y86         FDRE                         0.000     0.000 r  U11/vga_controller/v_count_reg[3]/C
    SLICE_X31Y86         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  U11/vga_controller/v_count_reg[3]/Q
                         net (fo=11, routed)          1.604     2.060    U11/vga_controller/v_count_reg_n_1_[3]
    SLICE_X31Y87         LUT6 (Prop_lut6_I1_O)        0.124     2.184 r  U11/vga_controller/vs_i_2/O
                         net (fo=2, routed)           0.678     2.862    U11/vga_controller/vs_i_2_n_1
    SLICE_X31Y87         LUT6 (Prop_lut6_I5_O)        0.124     2.986 f  U11/vga_controller/Blue_OBUF[3]_inst_i_6/O
                         net (fo=21, routed)          1.043     4.029    U11/vga_controller/Blue_OBUF[3]_inst_i_6_n_1
    SLICE_X32Y88         LUT5 (Prop_lut5_I0_O)        0.124     4.153 r  U11/vga_controller/Blue_OBUF[3]_inst_i_2/O
                         net (fo=35, routed)          1.100     5.253    U11/vga_controller/h_count_reg[7]_0
    SLICE_X36Y85         LUT6 (Prop_lut6_I0_O)        0.124     5.377 r  U11/vga_controller/display_data_reg_0_63_0_2_i_17/O
                         net (fo=10, routed)          0.583     5.960    U11/vga_display/C__0[1]
    SLICE_X35Y84         LUT4 (Prop_lut4_I0_O)        0.124     6.084 r  U11/vga_display/display_data_reg_0_63_0_2_i_20/O
                         net (fo=1, routed)           0.000     6.084    U11/vga_controller/S[0]
    SLICE_X35Y84         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227     6.311 r  U11/vga_controller/display_data_reg_0_63_0_2_i_5/O[1]
                         net (fo=446, routed)         8.820    15.131    U11/vga_display/display_data_reg_1408_1471_0_2/ADDRC4
    SLICE_X38Y64         RAMD64E (Prop_ramd64e_RADR4_O)
                                                      0.303    15.434 r  U11/vga_display/display_data_reg_1408_1471_0_2/RAMC/O
                         net (fo=1, routed)           1.113    16.547    U11/vga_display/display_data_reg_1408_1471_0_2_n_3
    SLICE_X37Y68         LUT6 (Prop_lut6_I1_O)        0.124    16.671 r  U11/vga_display/text_ascii_carry_i_93/O
                         net (fo=1, routed)           0.000    16.671    U11/vga_display/text_ascii_carry_i_93_n_1
    SLICE_X37Y68         MUXF7 (Prop_muxf7_I1_O)      0.245    16.916 r  U11/vga_display/text_ascii_carry_i_46/O
                         net (fo=1, routed)           0.000    16.916    U11/vga_display/text_ascii_carry_i_46_n_1
    SLICE_X37Y68         MUXF8 (Prop_muxf8_I0_O)      0.104    17.020 r  U11/vga_display/text_ascii_carry_i_17/O
                         net (fo=1, routed)           1.092    18.112    U11/vga_display/text_ascii_carry_i_17_n_1
    SLICE_X37Y78         LUT6 (Prop_lut6_I3_O)        0.316    18.428 r  U11/vga_display/text_ascii_carry_i_2/O
                         net (fo=2, routed)           1.209    19.637    U11/vga_display/text_ascii0[2]
    SLICE_X36Y83         LUT2 (Prop_lut2_I0_O)        0.124    19.761 r  U11/vga_display/text_ascii_carry_i_6/O
                         net (fo=1, routed)           0.000    19.761    U11/vga_display/text_ascii_carry_i_6_n_1
    SLICE_X36Y83         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248    20.009 r  U11/vga_display/text_ascii_carry/O[2]
                         net (fo=2, routed)           0.650    20.659    U11/vga_display/font_addr0[2]
    SLICE_X37Y84         LUT2 (Prop_lut2_I0_O)        0.302    20.961 r  U11/vga_display/Blue_OBUF[3]_inst_i_102/O
                         net (fo=1, routed)           0.000    20.961    U11/vga_display/Blue_OBUF[3]_inst_i_102_n_1
    SLICE_X37Y84         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.248    21.209 r  U11/vga_display/Blue_OBUF[3]_inst_i_35/O[3]
                         net (fo=410, routed)         4.531    25.740    U11/vga_display/Blue_OBUF[3]_inst_i_37_0[3]
    SLICE_X36Y92         LUT6 (Prop_lut6_I3_O)        0.306    26.046 r  U11/vga_display/Blue_OBUF[3]_inst_i_110/O
                         net (fo=2, routed)           1.199    27.245    U11/vga_display/Blue_OBUF[3]_inst_i_110_n_1
    SLICE_X40Y95         LUT5 (Prop_lut5_I0_O)        0.124    27.369 r  U11/vga_display/Blue_OBUF[3]_inst_i_369/O
                         net (fo=1, routed)           0.809    28.177    U11/vga_display/Blue_OBUF[3]_inst_i_369_n_1
    SLICE_X41Y93         LUT6 (Prop_lut6_I0_O)        0.124    28.301 r  U11/vga_display/Blue_OBUF[3]_inst_i_146/O
                         net (fo=1, routed)           0.000    28.301    U11/vga_display/Blue_OBUF[3]_inst_i_146_n_1
    SLICE_X41Y93         MUXF7 (Prop_muxf7_I0_O)      0.212    28.513 r  U11/vga_display/Blue_OBUF[3]_inst_i_53/O
                         net (fo=1, routed)           0.000    28.513    U11/vga_display/Blue_OBUF[3]_inst_i_53_n_1
    SLICE_X41Y93         MUXF8 (Prop_muxf8_I1_O)      0.094    28.607 r  U11/vga_display/Blue_OBUF[3]_inst_i_18/O
                         net (fo=1, routed)           1.022    29.630    U11/vga_display/font_data[6]
    SLICE_X41Y87         LUT6 (Prop_lut6_I5_O)        0.316    29.946 f  U11/vga_display/Blue_OBUF[3]_inst_i_5/O
                         net (fo=1, routed)           1.074    31.020    U11/vga_display/Blue_OBUF[3]_inst_i_5_n_1
    SLICE_X39Y90         LUT5 (Prop_lut5_I4_O)        0.124    31.144 r  U11/vga_display/Blue_OBUF[3]_inst_i_1/O
                         net (fo=12, routed)          6.002    37.145    Red_OBUF[0]
    B7                   OBUF (Prop_obuf_I_O)         3.547    40.692 r  Blue_OBUF[0]_inst/O
                         net (fo=0)                   0.000    40.692    Blue[0]
    B7                                                                r  Blue[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U11/vga_controller/v_count_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Green[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        40.541ns  (logic 8.163ns (20.136%)  route 32.377ns (79.864%))
  Logic Levels:           24  (CARRY4=3 FDRE=1 LUT2=2 LUT4=1 LUT5=3 LUT6=8 MUXF7=2 MUXF8=2 OBUF=1 RAMD64E=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y86         FDRE                         0.000     0.000 r  U11/vga_controller/v_count_reg[3]/C
    SLICE_X31Y86         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  U11/vga_controller/v_count_reg[3]/Q
                         net (fo=11, routed)          1.604     2.060    U11/vga_controller/v_count_reg_n_1_[3]
    SLICE_X31Y87         LUT6 (Prop_lut6_I1_O)        0.124     2.184 r  U11/vga_controller/vs_i_2/O
                         net (fo=2, routed)           0.678     2.862    U11/vga_controller/vs_i_2_n_1
    SLICE_X31Y87         LUT6 (Prop_lut6_I5_O)        0.124     2.986 f  U11/vga_controller/Blue_OBUF[3]_inst_i_6/O
                         net (fo=21, routed)          1.043     4.029    U11/vga_controller/Blue_OBUF[3]_inst_i_6_n_1
    SLICE_X32Y88         LUT5 (Prop_lut5_I0_O)        0.124     4.153 r  U11/vga_controller/Blue_OBUF[3]_inst_i_2/O
                         net (fo=35, routed)          1.100     5.253    U11/vga_controller/h_count_reg[7]_0
    SLICE_X36Y85         LUT6 (Prop_lut6_I0_O)        0.124     5.377 r  U11/vga_controller/display_data_reg_0_63_0_2_i_17/O
                         net (fo=10, routed)          0.583     5.960    U11/vga_display/C__0[1]
    SLICE_X35Y84         LUT4 (Prop_lut4_I0_O)        0.124     6.084 r  U11/vga_display/display_data_reg_0_63_0_2_i_20/O
                         net (fo=1, routed)           0.000     6.084    U11/vga_controller/S[0]
    SLICE_X35Y84         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227     6.311 r  U11/vga_controller/display_data_reg_0_63_0_2_i_5/O[1]
                         net (fo=446, routed)         8.820    15.131    U11/vga_display/display_data_reg_1408_1471_0_2/ADDRC4
    SLICE_X38Y64         RAMD64E (Prop_ramd64e_RADR4_O)
                                                      0.303    15.434 r  U11/vga_display/display_data_reg_1408_1471_0_2/RAMC/O
                         net (fo=1, routed)           1.113    16.547    U11/vga_display/display_data_reg_1408_1471_0_2_n_3
    SLICE_X37Y68         LUT6 (Prop_lut6_I1_O)        0.124    16.671 r  U11/vga_display/text_ascii_carry_i_93/O
                         net (fo=1, routed)           0.000    16.671    U11/vga_display/text_ascii_carry_i_93_n_1
    SLICE_X37Y68         MUXF7 (Prop_muxf7_I1_O)      0.245    16.916 r  U11/vga_display/text_ascii_carry_i_46/O
                         net (fo=1, routed)           0.000    16.916    U11/vga_display/text_ascii_carry_i_46_n_1
    SLICE_X37Y68         MUXF8 (Prop_muxf8_I0_O)      0.104    17.020 r  U11/vga_display/text_ascii_carry_i_17/O
                         net (fo=1, routed)           1.092    18.112    U11/vga_display/text_ascii_carry_i_17_n_1
    SLICE_X37Y78         LUT6 (Prop_lut6_I3_O)        0.316    18.428 r  U11/vga_display/text_ascii_carry_i_2/O
                         net (fo=2, routed)           1.209    19.637    U11/vga_display/text_ascii0[2]
    SLICE_X36Y83         LUT2 (Prop_lut2_I0_O)        0.124    19.761 r  U11/vga_display/text_ascii_carry_i_6/O
                         net (fo=1, routed)           0.000    19.761    U11/vga_display/text_ascii_carry_i_6_n_1
    SLICE_X36Y83         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248    20.009 r  U11/vga_display/text_ascii_carry/O[2]
                         net (fo=2, routed)           0.650    20.659    U11/vga_display/font_addr0[2]
    SLICE_X37Y84         LUT2 (Prop_lut2_I0_O)        0.302    20.961 r  U11/vga_display/Blue_OBUF[3]_inst_i_102/O
                         net (fo=1, routed)           0.000    20.961    U11/vga_display/Blue_OBUF[3]_inst_i_102_n_1
    SLICE_X37Y84         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.248    21.209 r  U11/vga_display/Blue_OBUF[3]_inst_i_35/O[3]
                         net (fo=410, routed)         4.531    25.740    U11/vga_display/Blue_OBUF[3]_inst_i_37_0[3]
    SLICE_X36Y92         LUT6 (Prop_lut6_I3_O)        0.306    26.046 r  U11/vga_display/Blue_OBUF[3]_inst_i_110/O
                         net (fo=2, routed)           1.199    27.245    U11/vga_display/Blue_OBUF[3]_inst_i_110_n_1
    SLICE_X40Y95         LUT5 (Prop_lut5_I0_O)        0.124    27.369 r  U11/vga_display/Blue_OBUF[3]_inst_i_369/O
                         net (fo=1, routed)           0.809    28.177    U11/vga_display/Blue_OBUF[3]_inst_i_369_n_1
    SLICE_X41Y93         LUT6 (Prop_lut6_I0_O)        0.124    28.301 r  U11/vga_display/Blue_OBUF[3]_inst_i_146/O
                         net (fo=1, routed)           0.000    28.301    U11/vga_display/Blue_OBUF[3]_inst_i_146_n_1
    SLICE_X41Y93         MUXF7 (Prop_muxf7_I0_O)      0.212    28.513 r  U11/vga_display/Blue_OBUF[3]_inst_i_53/O
                         net (fo=1, routed)           0.000    28.513    U11/vga_display/Blue_OBUF[3]_inst_i_53_n_1
    SLICE_X41Y93         MUXF8 (Prop_muxf8_I1_O)      0.094    28.607 r  U11/vga_display/Blue_OBUF[3]_inst_i_18/O
                         net (fo=1, routed)           1.022    29.630    U11/vga_display/font_data[6]
    SLICE_X41Y87         LUT6 (Prop_lut6_I5_O)        0.316    29.946 f  U11/vga_display/Blue_OBUF[3]_inst_i_5/O
                         net (fo=1, routed)           1.074    31.020    U11/vga_display/Blue_OBUF[3]_inst_i_5_n_1
    SLICE_X39Y90         LUT5 (Prop_lut5_I4_O)        0.124    31.144 r  U11/vga_display/Blue_OBUF[3]_inst_i_1/O
                         net (fo=12, routed)          5.851    36.994    Red_OBUF[0]
    B6                   OBUF (Prop_obuf_I_O)         3.546    40.541 r  Green_OBUF[2]_inst/O
                         net (fo=0)                   0.000    40.541    Green[2]
    B6                                                                r  Green[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U11/vga_controller/v_count_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Green[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        40.390ns  (logic 8.163ns (20.212%)  route 32.226ns (79.788%))
  Logic Levels:           24  (CARRY4=3 FDRE=1 LUT2=2 LUT4=1 LUT5=3 LUT6=8 MUXF7=2 MUXF8=2 OBUF=1 RAMD64E=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y86         FDRE                         0.000     0.000 r  U11/vga_controller/v_count_reg[3]/C
    SLICE_X31Y86         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  U11/vga_controller/v_count_reg[3]/Q
                         net (fo=11, routed)          1.604     2.060    U11/vga_controller/v_count_reg_n_1_[3]
    SLICE_X31Y87         LUT6 (Prop_lut6_I1_O)        0.124     2.184 r  U11/vga_controller/vs_i_2/O
                         net (fo=2, routed)           0.678     2.862    U11/vga_controller/vs_i_2_n_1
    SLICE_X31Y87         LUT6 (Prop_lut6_I5_O)        0.124     2.986 f  U11/vga_controller/Blue_OBUF[3]_inst_i_6/O
                         net (fo=21, routed)          1.043     4.029    U11/vga_controller/Blue_OBUF[3]_inst_i_6_n_1
    SLICE_X32Y88         LUT5 (Prop_lut5_I0_O)        0.124     4.153 r  U11/vga_controller/Blue_OBUF[3]_inst_i_2/O
                         net (fo=35, routed)          1.100     5.253    U11/vga_controller/h_count_reg[7]_0
    SLICE_X36Y85         LUT6 (Prop_lut6_I0_O)        0.124     5.377 r  U11/vga_controller/display_data_reg_0_63_0_2_i_17/O
                         net (fo=10, routed)          0.583     5.960    U11/vga_display/C__0[1]
    SLICE_X35Y84         LUT4 (Prop_lut4_I0_O)        0.124     6.084 r  U11/vga_display/display_data_reg_0_63_0_2_i_20/O
                         net (fo=1, routed)           0.000     6.084    U11/vga_controller/S[0]
    SLICE_X35Y84         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227     6.311 r  U11/vga_controller/display_data_reg_0_63_0_2_i_5/O[1]
                         net (fo=446, routed)         8.820    15.131    U11/vga_display/display_data_reg_1408_1471_0_2/ADDRC4
    SLICE_X38Y64         RAMD64E (Prop_ramd64e_RADR4_O)
                                                      0.303    15.434 r  U11/vga_display/display_data_reg_1408_1471_0_2/RAMC/O
                         net (fo=1, routed)           1.113    16.547    U11/vga_display/display_data_reg_1408_1471_0_2_n_3
    SLICE_X37Y68         LUT6 (Prop_lut6_I1_O)        0.124    16.671 r  U11/vga_display/text_ascii_carry_i_93/O
                         net (fo=1, routed)           0.000    16.671    U11/vga_display/text_ascii_carry_i_93_n_1
    SLICE_X37Y68         MUXF7 (Prop_muxf7_I1_O)      0.245    16.916 r  U11/vga_display/text_ascii_carry_i_46/O
                         net (fo=1, routed)           0.000    16.916    U11/vga_display/text_ascii_carry_i_46_n_1
    SLICE_X37Y68         MUXF8 (Prop_muxf8_I0_O)      0.104    17.020 r  U11/vga_display/text_ascii_carry_i_17/O
                         net (fo=1, routed)           1.092    18.112    U11/vga_display/text_ascii_carry_i_17_n_1
    SLICE_X37Y78         LUT6 (Prop_lut6_I3_O)        0.316    18.428 r  U11/vga_display/text_ascii_carry_i_2/O
                         net (fo=2, routed)           1.209    19.637    U11/vga_display/text_ascii0[2]
    SLICE_X36Y83         LUT2 (Prop_lut2_I0_O)        0.124    19.761 r  U11/vga_display/text_ascii_carry_i_6/O
                         net (fo=1, routed)           0.000    19.761    U11/vga_display/text_ascii_carry_i_6_n_1
    SLICE_X36Y83         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248    20.009 r  U11/vga_display/text_ascii_carry/O[2]
                         net (fo=2, routed)           0.650    20.659    U11/vga_display/font_addr0[2]
    SLICE_X37Y84         LUT2 (Prop_lut2_I0_O)        0.302    20.961 r  U11/vga_display/Blue_OBUF[3]_inst_i_102/O
                         net (fo=1, routed)           0.000    20.961    U11/vga_display/Blue_OBUF[3]_inst_i_102_n_1
    SLICE_X37Y84         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.248    21.209 r  U11/vga_display/Blue_OBUF[3]_inst_i_35/O[3]
                         net (fo=410, routed)         4.531    25.740    U11/vga_display/Blue_OBUF[3]_inst_i_37_0[3]
    SLICE_X36Y92         LUT6 (Prop_lut6_I3_O)        0.306    26.046 r  U11/vga_display/Blue_OBUF[3]_inst_i_110/O
                         net (fo=2, routed)           1.199    27.245    U11/vga_display/Blue_OBUF[3]_inst_i_110_n_1
    SLICE_X40Y95         LUT5 (Prop_lut5_I0_O)        0.124    27.369 r  U11/vga_display/Blue_OBUF[3]_inst_i_369/O
                         net (fo=1, routed)           0.809    28.177    U11/vga_display/Blue_OBUF[3]_inst_i_369_n_1
    SLICE_X41Y93         LUT6 (Prop_lut6_I0_O)        0.124    28.301 r  U11/vga_display/Blue_OBUF[3]_inst_i_146/O
                         net (fo=1, routed)           0.000    28.301    U11/vga_display/Blue_OBUF[3]_inst_i_146_n_1
    SLICE_X41Y93         MUXF7 (Prop_muxf7_I0_O)      0.212    28.513 r  U11/vga_display/Blue_OBUF[3]_inst_i_53/O
                         net (fo=1, routed)           0.000    28.513    U11/vga_display/Blue_OBUF[3]_inst_i_53_n_1
    SLICE_X41Y93         MUXF8 (Prop_muxf8_I1_O)      0.094    28.607 r  U11/vga_display/Blue_OBUF[3]_inst_i_18/O
                         net (fo=1, routed)           1.022    29.630    U11/vga_display/font_data[6]
    SLICE_X41Y87         LUT6 (Prop_lut6_I5_O)        0.316    29.946 f  U11/vga_display/Blue_OBUF[3]_inst_i_5/O
                         net (fo=1, routed)           1.074    31.020    U11/vga_display/Blue_OBUF[3]_inst_i_5_n_1
    SLICE_X39Y90         LUT5 (Prop_lut5_I4_O)        0.124    31.144 r  U11/vga_display/Blue_OBUF[3]_inst_i_1/O
                         net (fo=12, routed)          5.700    36.843    Red_OBUF[0]
    A6                   OBUF (Prop_obuf_I_O)         3.546    40.390 r  Green_OBUF[3]_inst/O
                         net (fo=0)                   0.000    40.390    Green[3]
    A6                                                                r  Green[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U11/vga_controller/v_count_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Green[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        40.237ns  (logic 8.162ns (20.284%)  route 32.076ns (79.716%))
  Logic Levels:           24  (CARRY4=3 FDRE=1 LUT2=2 LUT4=1 LUT5=3 LUT6=8 MUXF7=2 MUXF8=2 OBUF=1 RAMD64E=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y86         FDRE                         0.000     0.000 r  U11/vga_controller/v_count_reg[3]/C
    SLICE_X31Y86         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  U11/vga_controller/v_count_reg[3]/Q
                         net (fo=11, routed)          1.604     2.060    U11/vga_controller/v_count_reg_n_1_[3]
    SLICE_X31Y87         LUT6 (Prop_lut6_I1_O)        0.124     2.184 r  U11/vga_controller/vs_i_2/O
                         net (fo=2, routed)           0.678     2.862    U11/vga_controller/vs_i_2_n_1
    SLICE_X31Y87         LUT6 (Prop_lut6_I5_O)        0.124     2.986 f  U11/vga_controller/Blue_OBUF[3]_inst_i_6/O
                         net (fo=21, routed)          1.043     4.029    U11/vga_controller/Blue_OBUF[3]_inst_i_6_n_1
    SLICE_X32Y88         LUT5 (Prop_lut5_I0_O)        0.124     4.153 r  U11/vga_controller/Blue_OBUF[3]_inst_i_2/O
                         net (fo=35, routed)          1.100     5.253    U11/vga_controller/h_count_reg[7]_0
    SLICE_X36Y85         LUT6 (Prop_lut6_I0_O)        0.124     5.377 r  U11/vga_controller/display_data_reg_0_63_0_2_i_17/O
                         net (fo=10, routed)          0.583     5.960    U11/vga_display/C__0[1]
    SLICE_X35Y84         LUT4 (Prop_lut4_I0_O)        0.124     6.084 r  U11/vga_display/display_data_reg_0_63_0_2_i_20/O
                         net (fo=1, routed)           0.000     6.084    U11/vga_controller/S[0]
    SLICE_X35Y84         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227     6.311 r  U11/vga_controller/display_data_reg_0_63_0_2_i_5/O[1]
                         net (fo=446, routed)         8.820    15.131    U11/vga_display/display_data_reg_1408_1471_0_2/ADDRC4
    SLICE_X38Y64         RAMD64E (Prop_ramd64e_RADR4_O)
                                                      0.303    15.434 r  U11/vga_display/display_data_reg_1408_1471_0_2/RAMC/O
                         net (fo=1, routed)           1.113    16.547    U11/vga_display/display_data_reg_1408_1471_0_2_n_3
    SLICE_X37Y68         LUT6 (Prop_lut6_I1_O)        0.124    16.671 r  U11/vga_display/text_ascii_carry_i_93/O
                         net (fo=1, routed)           0.000    16.671    U11/vga_display/text_ascii_carry_i_93_n_1
    SLICE_X37Y68         MUXF7 (Prop_muxf7_I1_O)      0.245    16.916 r  U11/vga_display/text_ascii_carry_i_46/O
                         net (fo=1, routed)           0.000    16.916    U11/vga_display/text_ascii_carry_i_46_n_1
    SLICE_X37Y68         MUXF8 (Prop_muxf8_I0_O)      0.104    17.020 r  U11/vga_display/text_ascii_carry_i_17/O
                         net (fo=1, routed)           1.092    18.112    U11/vga_display/text_ascii_carry_i_17_n_1
    SLICE_X37Y78         LUT6 (Prop_lut6_I3_O)        0.316    18.428 r  U11/vga_display/text_ascii_carry_i_2/O
                         net (fo=2, routed)           1.209    19.637    U11/vga_display/text_ascii0[2]
    SLICE_X36Y83         LUT2 (Prop_lut2_I0_O)        0.124    19.761 r  U11/vga_display/text_ascii_carry_i_6/O
                         net (fo=1, routed)           0.000    19.761    U11/vga_display/text_ascii_carry_i_6_n_1
    SLICE_X36Y83         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248    20.009 r  U11/vga_display/text_ascii_carry/O[2]
                         net (fo=2, routed)           0.650    20.659    U11/vga_display/font_addr0[2]
    SLICE_X37Y84         LUT2 (Prop_lut2_I0_O)        0.302    20.961 r  U11/vga_display/Blue_OBUF[3]_inst_i_102/O
                         net (fo=1, routed)           0.000    20.961    U11/vga_display/Blue_OBUF[3]_inst_i_102_n_1
    SLICE_X37Y84         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.248    21.209 r  U11/vga_display/Blue_OBUF[3]_inst_i_35/O[3]
                         net (fo=410, routed)         4.531    25.740    U11/vga_display/Blue_OBUF[3]_inst_i_37_0[3]
    SLICE_X36Y92         LUT6 (Prop_lut6_I3_O)        0.306    26.046 r  U11/vga_display/Blue_OBUF[3]_inst_i_110/O
                         net (fo=2, routed)           1.199    27.245    U11/vga_display/Blue_OBUF[3]_inst_i_110_n_1
    SLICE_X40Y95         LUT5 (Prop_lut5_I0_O)        0.124    27.369 r  U11/vga_display/Blue_OBUF[3]_inst_i_369/O
                         net (fo=1, routed)           0.809    28.177    U11/vga_display/Blue_OBUF[3]_inst_i_369_n_1
    SLICE_X41Y93         LUT6 (Prop_lut6_I0_O)        0.124    28.301 r  U11/vga_display/Blue_OBUF[3]_inst_i_146/O
                         net (fo=1, routed)           0.000    28.301    U11/vga_display/Blue_OBUF[3]_inst_i_146_n_1
    SLICE_X41Y93         MUXF7 (Prop_muxf7_I0_O)      0.212    28.513 r  U11/vga_display/Blue_OBUF[3]_inst_i_53/O
                         net (fo=1, routed)           0.000    28.513    U11/vga_display/Blue_OBUF[3]_inst_i_53_n_1
    SLICE_X41Y93         MUXF8 (Prop_muxf8_I1_O)      0.094    28.607 r  U11/vga_display/Blue_OBUF[3]_inst_i_18/O
                         net (fo=1, routed)           1.022    29.630    U11/vga_display/font_data[6]
    SLICE_X41Y87         LUT6 (Prop_lut6_I5_O)        0.316    29.946 f  U11/vga_display/Blue_OBUF[3]_inst_i_5/O
                         net (fo=1, routed)           1.074    31.020    U11/vga_display/Blue_OBUF[3]_inst_i_5_n_1
    SLICE_X39Y90         LUT5 (Prop_lut5_I4_O)        0.124    31.144 r  U11/vga_display/Blue_OBUF[3]_inst_i_1/O
                         net (fo=12, routed)          5.549    36.693    Red_OBUF[0]
    A5                   OBUF (Prop_obuf_I_O)         3.545    40.237 r  Green_OBUF[1]_inst/O
                         net (fo=0)                   0.000    40.237    Green[1]
    A5                                                                r  Green[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U11/vga_controller/v_count_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Blue[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        40.093ns  (logic 8.169ns (20.374%)  route 31.925ns (79.626%))
  Logic Levels:           24  (CARRY4=3 FDRE=1 LUT2=2 LUT4=1 LUT5=3 LUT6=8 MUXF7=2 MUXF8=2 OBUF=1 RAMD64E=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y86         FDRE                         0.000     0.000 r  U11/vga_controller/v_count_reg[3]/C
    SLICE_X31Y86         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  U11/vga_controller/v_count_reg[3]/Q
                         net (fo=11, routed)          1.604     2.060    U11/vga_controller/v_count_reg_n_1_[3]
    SLICE_X31Y87         LUT6 (Prop_lut6_I1_O)        0.124     2.184 r  U11/vga_controller/vs_i_2/O
                         net (fo=2, routed)           0.678     2.862    U11/vga_controller/vs_i_2_n_1
    SLICE_X31Y87         LUT6 (Prop_lut6_I5_O)        0.124     2.986 f  U11/vga_controller/Blue_OBUF[3]_inst_i_6/O
                         net (fo=21, routed)          1.043     4.029    U11/vga_controller/Blue_OBUF[3]_inst_i_6_n_1
    SLICE_X32Y88         LUT5 (Prop_lut5_I0_O)        0.124     4.153 r  U11/vga_controller/Blue_OBUF[3]_inst_i_2/O
                         net (fo=35, routed)          1.100     5.253    U11/vga_controller/h_count_reg[7]_0
    SLICE_X36Y85         LUT6 (Prop_lut6_I0_O)        0.124     5.377 r  U11/vga_controller/display_data_reg_0_63_0_2_i_17/O
                         net (fo=10, routed)          0.583     5.960    U11/vga_display/C__0[1]
    SLICE_X35Y84         LUT4 (Prop_lut4_I0_O)        0.124     6.084 r  U11/vga_display/display_data_reg_0_63_0_2_i_20/O
                         net (fo=1, routed)           0.000     6.084    U11/vga_controller/S[0]
    SLICE_X35Y84         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227     6.311 r  U11/vga_controller/display_data_reg_0_63_0_2_i_5/O[1]
                         net (fo=446, routed)         8.820    15.131    U11/vga_display/display_data_reg_1408_1471_0_2/ADDRC4
    SLICE_X38Y64         RAMD64E (Prop_ramd64e_RADR4_O)
                                                      0.303    15.434 r  U11/vga_display/display_data_reg_1408_1471_0_2/RAMC/O
                         net (fo=1, routed)           1.113    16.547    U11/vga_display/display_data_reg_1408_1471_0_2_n_3
    SLICE_X37Y68         LUT6 (Prop_lut6_I1_O)        0.124    16.671 r  U11/vga_display/text_ascii_carry_i_93/O
                         net (fo=1, routed)           0.000    16.671    U11/vga_display/text_ascii_carry_i_93_n_1
    SLICE_X37Y68         MUXF7 (Prop_muxf7_I1_O)      0.245    16.916 r  U11/vga_display/text_ascii_carry_i_46/O
                         net (fo=1, routed)           0.000    16.916    U11/vga_display/text_ascii_carry_i_46_n_1
    SLICE_X37Y68         MUXF8 (Prop_muxf8_I0_O)      0.104    17.020 r  U11/vga_display/text_ascii_carry_i_17/O
                         net (fo=1, routed)           1.092    18.112    U11/vga_display/text_ascii_carry_i_17_n_1
    SLICE_X37Y78         LUT6 (Prop_lut6_I3_O)        0.316    18.428 r  U11/vga_display/text_ascii_carry_i_2/O
                         net (fo=2, routed)           1.209    19.637    U11/vga_display/text_ascii0[2]
    SLICE_X36Y83         LUT2 (Prop_lut2_I0_O)        0.124    19.761 r  U11/vga_display/text_ascii_carry_i_6/O
                         net (fo=1, routed)           0.000    19.761    U11/vga_display/text_ascii_carry_i_6_n_1
    SLICE_X36Y83         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248    20.009 r  U11/vga_display/text_ascii_carry/O[2]
                         net (fo=2, routed)           0.650    20.659    U11/vga_display/font_addr0[2]
    SLICE_X37Y84         LUT2 (Prop_lut2_I0_O)        0.302    20.961 r  U11/vga_display/Blue_OBUF[3]_inst_i_102/O
                         net (fo=1, routed)           0.000    20.961    U11/vga_display/Blue_OBUF[3]_inst_i_102_n_1
    SLICE_X37Y84         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.248    21.209 r  U11/vga_display/Blue_OBUF[3]_inst_i_35/O[3]
                         net (fo=410, routed)         4.531    25.740    U11/vga_display/Blue_OBUF[3]_inst_i_37_0[3]
    SLICE_X36Y92         LUT6 (Prop_lut6_I3_O)        0.306    26.046 r  U11/vga_display/Blue_OBUF[3]_inst_i_110/O
                         net (fo=2, routed)           1.199    27.245    U11/vga_display/Blue_OBUF[3]_inst_i_110_n_1
    SLICE_X40Y95         LUT5 (Prop_lut5_I0_O)        0.124    27.369 r  U11/vga_display/Blue_OBUF[3]_inst_i_369/O
                         net (fo=1, routed)           0.809    28.177    U11/vga_display/Blue_OBUF[3]_inst_i_369_n_1
    SLICE_X41Y93         LUT6 (Prop_lut6_I0_O)        0.124    28.301 r  U11/vga_display/Blue_OBUF[3]_inst_i_146/O
                         net (fo=1, routed)           0.000    28.301    U11/vga_display/Blue_OBUF[3]_inst_i_146_n_1
    SLICE_X41Y93         MUXF7 (Prop_muxf7_I0_O)      0.212    28.513 r  U11/vga_display/Blue_OBUF[3]_inst_i_53/O
                         net (fo=1, routed)           0.000    28.513    U11/vga_display/Blue_OBUF[3]_inst_i_53_n_1
    SLICE_X41Y93         MUXF8 (Prop_muxf8_I1_O)      0.094    28.607 r  U11/vga_display/Blue_OBUF[3]_inst_i_18/O
                         net (fo=1, routed)           1.022    29.630    U11/vga_display/font_data[6]
    SLICE_X41Y87         LUT6 (Prop_lut6_I5_O)        0.316    29.946 f  U11/vga_display/Blue_OBUF[3]_inst_i_5/O
                         net (fo=1, routed)           1.074    31.020    U11/vga_display/Blue_OBUF[3]_inst_i_5_n_1
    SLICE_X39Y90         LUT5 (Prop_lut5_I4_O)        0.124    31.144 r  U11/vga_display/Blue_OBUF[3]_inst_i_1/O
                         net (fo=12, routed)          5.398    36.542    Red_OBUF[0]
    D8                   OBUF (Prop_obuf_I_O)         3.552    40.093 r  Blue_OBUF[3]_inst/O
                         net (fo=0)                   0.000    40.093    Blue[3]
    D8                                                                r  Blue[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U11/vga_controller/v_count_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Blue[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        39.942ns  (logic 8.168ns (20.450%)  route 31.774ns (79.550%))
  Logic Levels:           24  (CARRY4=3 FDRE=1 LUT2=2 LUT4=1 LUT5=3 LUT6=8 MUXF7=2 MUXF8=2 OBUF=1 RAMD64E=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y86         FDRE                         0.000     0.000 r  U11/vga_controller/v_count_reg[3]/C
    SLICE_X31Y86         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  U11/vga_controller/v_count_reg[3]/Q
                         net (fo=11, routed)          1.604     2.060    U11/vga_controller/v_count_reg_n_1_[3]
    SLICE_X31Y87         LUT6 (Prop_lut6_I1_O)        0.124     2.184 r  U11/vga_controller/vs_i_2/O
                         net (fo=2, routed)           0.678     2.862    U11/vga_controller/vs_i_2_n_1
    SLICE_X31Y87         LUT6 (Prop_lut6_I5_O)        0.124     2.986 f  U11/vga_controller/Blue_OBUF[3]_inst_i_6/O
                         net (fo=21, routed)          1.043     4.029    U11/vga_controller/Blue_OBUF[3]_inst_i_6_n_1
    SLICE_X32Y88         LUT5 (Prop_lut5_I0_O)        0.124     4.153 r  U11/vga_controller/Blue_OBUF[3]_inst_i_2/O
                         net (fo=35, routed)          1.100     5.253    U11/vga_controller/h_count_reg[7]_0
    SLICE_X36Y85         LUT6 (Prop_lut6_I0_O)        0.124     5.377 r  U11/vga_controller/display_data_reg_0_63_0_2_i_17/O
                         net (fo=10, routed)          0.583     5.960    U11/vga_display/C__0[1]
    SLICE_X35Y84         LUT4 (Prop_lut4_I0_O)        0.124     6.084 r  U11/vga_display/display_data_reg_0_63_0_2_i_20/O
                         net (fo=1, routed)           0.000     6.084    U11/vga_controller/S[0]
    SLICE_X35Y84         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227     6.311 r  U11/vga_controller/display_data_reg_0_63_0_2_i_5/O[1]
                         net (fo=446, routed)         8.820    15.131    U11/vga_display/display_data_reg_1408_1471_0_2/ADDRC4
    SLICE_X38Y64         RAMD64E (Prop_ramd64e_RADR4_O)
                                                      0.303    15.434 r  U11/vga_display/display_data_reg_1408_1471_0_2/RAMC/O
                         net (fo=1, routed)           1.113    16.547    U11/vga_display/display_data_reg_1408_1471_0_2_n_3
    SLICE_X37Y68         LUT6 (Prop_lut6_I1_O)        0.124    16.671 r  U11/vga_display/text_ascii_carry_i_93/O
                         net (fo=1, routed)           0.000    16.671    U11/vga_display/text_ascii_carry_i_93_n_1
    SLICE_X37Y68         MUXF7 (Prop_muxf7_I1_O)      0.245    16.916 r  U11/vga_display/text_ascii_carry_i_46/O
                         net (fo=1, routed)           0.000    16.916    U11/vga_display/text_ascii_carry_i_46_n_1
    SLICE_X37Y68         MUXF8 (Prop_muxf8_I0_O)      0.104    17.020 r  U11/vga_display/text_ascii_carry_i_17/O
                         net (fo=1, routed)           1.092    18.112    U11/vga_display/text_ascii_carry_i_17_n_1
    SLICE_X37Y78         LUT6 (Prop_lut6_I3_O)        0.316    18.428 r  U11/vga_display/text_ascii_carry_i_2/O
                         net (fo=2, routed)           1.209    19.637    U11/vga_display/text_ascii0[2]
    SLICE_X36Y83         LUT2 (Prop_lut2_I0_O)        0.124    19.761 r  U11/vga_display/text_ascii_carry_i_6/O
                         net (fo=1, routed)           0.000    19.761    U11/vga_display/text_ascii_carry_i_6_n_1
    SLICE_X36Y83         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248    20.009 r  U11/vga_display/text_ascii_carry/O[2]
                         net (fo=2, routed)           0.650    20.659    U11/vga_display/font_addr0[2]
    SLICE_X37Y84         LUT2 (Prop_lut2_I0_O)        0.302    20.961 r  U11/vga_display/Blue_OBUF[3]_inst_i_102/O
                         net (fo=1, routed)           0.000    20.961    U11/vga_display/Blue_OBUF[3]_inst_i_102_n_1
    SLICE_X37Y84         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.248    21.209 r  U11/vga_display/Blue_OBUF[3]_inst_i_35/O[3]
                         net (fo=410, routed)         4.531    25.740    U11/vga_display/Blue_OBUF[3]_inst_i_37_0[3]
    SLICE_X36Y92         LUT6 (Prop_lut6_I3_O)        0.306    26.046 r  U11/vga_display/Blue_OBUF[3]_inst_i_110/O
                         net (fo=2, routed)           1.199    27.245    U11/vga_display/Blue_OBUF[3]_inst_i_110_n_1
    SLICE_X40Y95         LUT5 (Prop_lut5_I0_O)        0.124    27.369 r  U11/vga_display/Blue_OBUF[3]_inst_i_369/O
                         net (fo=1, routed)           0.809    28.177    U11/vga_display/Blue_OBUF[3]_inst_i_369_n_1
    SLICE_X41Y93         LUT6 (Prop_lut6_I0_O)        0.124    28.301 r  U11/vga_display/Blue_OBUF[3]_inst_i_146/O
                         net (fo=1, routed)           0.000    28.301    U11/vga_display/Blue_OBUF[3]_inst_i_146_n_1
    SLICE_X41Y93         MUXF7 (Prop_muxf7_I0_O)      0.212    28.513 r  U11/vga_display/Blue_OBUF[3]_inst_i_53/O
                         net (fo=1, routed)           0.000    28.513    U11/vga_display/Blue_OBUF[3]_inst_i_53_n_1
    SLICE_X41Y93         MUXF8 (Prop_muxf8_I1_O)      0.094    28.607 r  U11/vga_display/Blue_OBUF[3]_inst_i_18/O
                         net (fo=1, routed)           1.022    29.630    U11/vga_display/font_data[6]
    SLICE_X41Y87         LUT6 (Prop_lut6_I5_O)        0.316    29.946 f  U11/vga_display/Blue_OBUF[3]_inst_i_5/O
                         net (fo=1, routed)           1.074    31.020    U11/vga_display/Blue_OBUF[3]_inst_i_5_n_1
    SLICE_X39Y90         LUT5 (Prop_lut5_I4_O)        0.124    31.144 r  U11/vga_display/Blue_OBUF[3]_inst_i_1/O
                         net (fo=12, routed)          5.247    36.391    Red_OBUF[0]
    C7                   OBUF (Prop_obuf_I_O)         3.551    39.942 r  Blue_OBUF[1]_inst/O
                         net (fo=0)                   0.000    39.942    Blue[1]
    C7                                                                r  Blue[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U11/vga_controller/v_count_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Blue[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        39.621ns  (logic 8.140ns (20.546%)  route 31.480ns (79.454%))
  Logic Levels:           24  (CARRY4=3 FDRE=1 LUT2=2 LUT4=1 LUT5=3 LUT6=8 MUXF7=2 MUXF8=2 OBUF=1 RAMD64E=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y86         FDRE                         0.000     0.000 r  U11/vga_controller/v_count_reg[3]/C
    SLICE_X31Y86         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  U11/vga_controller/v_count_reg[3]/Q
                         net (fo=11, routed)          1.604     2.060    U11/vga_controller/v_count_reg_n_1_[3]
    SLICE_X31Y87         LUT6 (Prop_lut6_I1_O)        0.124     2.184 r  U11/vga_controller/vs_i_2/O
                         net (fo=2, routed)           0.678     2.862    U11/vga_controller/vs_i_2_n_1
    SLICE_X31Y87         LUT6 (Prop_lut6_I5_O)        0.124     2.986 f  U11/vga_controller/Blue_OBUF[3]_inst_i_6/O
                         net (fo=21, routed)          1.043     4.029    U11/vga_controller/Blue_OBUF[3]_inst_i_6_n_1
    SLICE_X32Y88         LUT5 (Prop_lut5_I0_O)        0.124     4.153 r  U11/vga_controller/Blue_OBUF[3]_inst_i_2/O
                         net (fo=35, routed)          1.100     5.253    U11/vga_controller/h_count_reg[7]_0
    SLICE_X36Y85         LUT6 (Prop_lut6_I0_O)        0.124     5.377 r  U11/vga_controller/display_data_reg_0_63_0_2_i_17/O
                         net (fo=10, routed)          0.583     5.960    U11/vga_display/C__0[1]
    SLICE_X35Y84         LUT4 (Prop_lut4_I0_O)        0.124     6.084 r  U11/vga_display/display_data_reg_0_63_0_2_i_20/O
                         net (fo=1, routed)           0.000     6.084    U11/vga_controller/S[0]
    SLICE_X35Y84         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227     6.311 r  U11/vga_controller/display_data_reg_0_63_0_2_i_5/O[1]
                         net (fo=446, routed)         8.820    15.131    U11/vga_display/display_data_reg_1408_1471_0_2/ADDRC4
    SLICE_X38Y64         RAMD64E (Prop_ramd64e_RADR4_O)
                                                      0.303    15.434 r  U11/vga_display/display_data_reg_1408_1471_0_2/RAMC/O
                         net (fo=1, routed)           1.113    16.547    U11/vga_display/display_data_reg_1408_1471_0_2_n_3
    SLICE_X37Y68         LUT6 (Prop_lut6_I1_O)        0.124    16.671 r  U11/vga_display/text_ascii_carry_i_93/O
                         net (fo=1, routed)           0.000    16.671    U11/vga_display/text_ascii_carry_i_93_n_1
    SLICE_X37Y68         MUXF7 (Prop_muxf7_I1_O)      0.245    16.916 r  U11/vga_display/text_ascii_carry_i_46/O
                         net (fo=1, routed)           0.000    16.916    U11/vga_display/text_ascii_carry_i_46_n_1
    SLICE_X37Y68         MUXF8 (Prop_muxf8_I0_O)      0.104    17.020 r  U11/vga_display/text_ascii_carry_i_17/O
                         net (fo=1, routed)           1.092    18.112    U11/vga_display/text_ascii_carry_i_17_n_1
    SLICE_X37Y78         LUT6 (Prop_lut6_I3_O)        0.316    18.428 r  U11/vga_display/text_ascii_carry_i_2/O
                         net (fo=2, routed)           1.209    19.637    U11/vga_display/text_ascii0[2]
    SLICE_X36Y83         LUT2 (Prop_lut2_I0_O)        0.124    19.761 r  U11/vga_display/text_ascii_carry_i_6/O
                         net (fo=1, routed)           0.000    19.761    U11/vga_display/text_ascii_carry_i_6_n_1
    SLICE_X36Y83         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248    20.009 r  U11/vga_display/text_ascii_carry/O[2]
                         net (fo=2, routed)           0.650    20.659    U11/vga_display/font_addr0[2]
    SLICE_X37Y84         LUT2 (Prop_lut2_I0_O)        0.302    20.961 r  U11/vga_display/Blue_OBUF[3]_inst_i_102/O
                         net (fo=1, routed)           0.000    20.961    U11/vga_display/Blue_OBUF[3]_inst_i_102_n_1
    SLICE_X37Y84         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.248    21.209 r  U11/vga_display/Blue_OBUF[3]_inst_i_35/O[3]
                         net (fo=410, routed)         4.531    25.740    U11/vga_display/Blue_OBUF[3]_inst_i_37_0[3]
    SLICE_X36Y92         LUT6 (Prop_lut6_I3_O)        0.306    26.046 r  U11/vga_display/Blue_OBUF[3]_inst_i_110/O
                         net (fo=2, routed)           1.199    27.245    U11/vga_display/Blue_OBUF[3]_inst_i_110_n_1
    SLICE_X40Y95         LUT5 (Prop_lut5_I0_O)        0.124    27.369 r  U11/vga_display/Blue_OBUF[3]_inst_i_369/O
                         net (fo=1, routed)           0.809    28.177    U11/vga_display/Blue_OBUF[3]_inst_i_369_n_1
    SLICE_X41Y93         LUT6 (Prop_lut6_I0_O)        0.124    28.301 r  U11/vga_display/Blue_OBUF[3]_inst_i_146/O
                         net (fo=1, routed)           0.000    28.301    U11/vga_display/Blue_OBUF[3]_inst_i_146_n_1
    SLICE_X41Y93         MUXF7 (Prop_muxf7_I0_O)      0.212    28.513 r  U11/vga_display/Blue_OBUF[3]_inst_i_53/O
                         net (fo=1, routed)           0.000    28.513    U11/vga_display/Blue_OBUF[3]_inst_i_53_n_1
    SLICE_X41Y93         MUXF8 (Prop_muxf8_I1_O)      0.094    28.607 r  U11/vga_display/Blue_OBUF[3]_inst_i_18/O
                         net (fo=1, routed)           1.022    29.630    U11/vga_display/font_data[6]
    SLICE_X41Y87         LUT6 (Prop_lut6_I5_O)        0.316    29.946 f  U11/vga_display/Blue_OBUF[3]_inst_i_5/O
                         net (fo=1, routed)           1.074    31.020    U11/vga_display/Blue_OBUF[3]_inst_i_5_n_1
    SLICE_X39Y90         LUT5 (Prop_lut5_I4_O)        0.124    31.144 r  U11/vga_display/Blue_OBUF[3]_inst_i_1/O
                         net (fo=12, routed)          4.954    36.097    Red_OBUF[0]
    D7                   OBUF (Prop_obuf_I_O)         3.523    39.621 r  Blue_OBUF[2]_inst/O
                         net (fo=0)                   0.000    39.621    Blue[2]
    D7                                                                r  Blue[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U11/vga_controller/v_count_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Red[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        39.494ns  (logic 8.165ns (20.675%)  route 31.329ns (79.325%))
  Logic Levels:           24  (CARRY4=3 FDRE=1 LUT2=2 LUT4=1 LUT5=3 LUT6=8 MUXF7=2 MUXF8=2 OBUF=1 RAMD64E=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y86         FDRE                         0.000     0.000 r  U11/vga_controller/v_count_reg[3]/C
    SLICE_X31Y86         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  U11/vga_controller/v_count_reg[3]/Q
                         net (fo=11, routed)          1.604     2.060    U11/vga_controller/v_count_reg_n_1_[3]
    SLICE_X31Y87         LUT6 (Prop_lut6_I1_O)        0.124     2.184 r  U11/vga_controller/vs_i_2/O
                         net (fo=2, routed)           0.678     2.862    U11/vga_controller/vs_i_2_n_1
    SLICE_X31Y87         LUT6 (Prop_lut6_I5_O)        0.124     2.986 f  U11/vga_controller/Blue_OBUF[3]_inst_i_6/O
                         net (fo=21, routed)          1.043     4.029    U11/vga_controller/Blue_OBUF[3]_inst_i_6_n_1
    SLICE_X32Y88         LUT5 (Prop_lut5_I0_O)        0.124     4.153 r  U11/vga_controller/Blue_OBUF[3]_inst_i_2/O
                         net (fo=35, routed)          1.100     5.253    U11/vga_controller/h_count_reg[7]_0
    SLICE_X36Y85         LUT6 (Prop_lut6_I0_O)        0.124     5.377 r  U11/vga_controller/display_data_reg_0_63_0_2_i_17/O
                         net (fo=10, routed)          0.583     5.960    U11/vga_display/C__0[1]
    SLICE_X35Y84         LUT4 (Prop_lut4_I0_O)        0.124     6.084 r  U11/vga_display/display_data_reg_0_63_0_2_i_20/O
                         net (fo=1, routed)           0.000     6.084    U11/vga_controller/S[0]
    SLICE_X35Y84         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227     6.311 r  U11/vga_controller/display_data_reg_0_63_0_2_i_5/O[1]
                         net (fo=446, routed)         8.820    15.131    U11/vga_display/display_data_reg_1408_1471_0_2/ADDRC4
    SLICE_X38Y64         RAMD64E (Prop_ramd64e_RADR4_O)
                                                      0.303    15.434 r  U11/vga_display/display_data_reg_1408_1471_0_2/RAMC/O
                         net (fo=1, routed)           1.113    16.547    U11/vga_display/display_data_reg_1408_1471_0_2_n_3
    SLICE_X37Y68         LUT6 (Prop_lut6_I1_O)        0.124    16.671 r  U11/vga_display/text_ascii_carry_i_93/O
                         net (fo=1, routed)           0.000    16.671    U11/vga_display/text_ascii_carry_i_93_n_1
    SLICE_X37Y68         MUXF7 (Prop_muxf7_I1_O)      0.245    16.916 r  U11/vga_display/text_ascii_carry_i_46/O
                         net (fo=1, routed)           0.000    16.916    U11/vga_display/text_ascii_carry_i_46_n_1
    SLICE_X37Y68         MUXF8 (Prop_muxf8_I0_O)      0.104    17.020 r  U11/vga_display/text_ascii_carry_i_17/O
                         net (fo=1, routed)           1.092    18.112    U11/vga_display/text_ascii_carry_i_17_n_1
    SLICE_X37Y78         LUT6 (Prop_lut6_I3_O)        0.316    18.428 r  U11/vga_display/text_ascii_carry_i_2/O
                         net (fo=2, routed)           1.209    19.637    U11/vga_display/text_ascii0[2]
    SLICE_X36Y83         LUT2 (Prop_lut2_I0_O)        0.124    19.761 r  U11/vga_display/text_ascii_carry_i_6/O
                         net (fo=1, routed)           0.000    19.761    U11/vga_display/text_ascii_carry_i_6_n_1
    SLICE_X36Y83         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248    20.009 r  U11/vga_display/text_ascii_carry/O[2]
                         net (fo=2, routed)           0.650    20.659    U11/vga_display/font_addr0[2]
    SLICE_X37Y84         LUT2 (Prop_lut2_I0_O)        0.302    20.961 r  U11/vga_display/Blue_OBUF[3]_inst_i_102/O
                         net (fo=1, routed)           0.000    20.961    U11/vga_display/Blue_OBUF[3]_inst_i_102_n_1
    SLICE_X37Y84         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.248    21.209 r  U11/vga_display/Blue_OBUF[3]_inst_i_35/O[3]
                         net (fo=410, routed)         4.531    25.740    U11/vga_display/Blue_OBUF[3]_inst_i_37_0[3]
    SLICE_X36Y92         LUT6 (Prop_lut6_I3_O)        0.306    26.046 r  U11/vga_display/Blue_OBUF[3]_inst_i_110/O
                         net (fo=2, routed)           1.199    27.245    U11/vga_display/Blue_OBUF[3]_inst_i_110_n_1
    SLICE_X40Y95         LUT5 (Prop_lut5_I0_O)        0.124    27.369 r  U11/vga_display/Blue_OBUF[3]_inst_i_369/O
                         net (fo=1, routed)           0.809    28.177    U11/vga_display/Blue_OBUF[3]_inst_i_369_n_1
    SLICE_X41Y93         LUT6 (Prop_lut6_I0_O)        0.124    28.301 r  U11/vga_display/Blue_OBUF[3]_inst_i_146/O
                         net (fo=1, routed)           0.000    28.301    U11/vga_display/Blue_OBUF[3]_inst_i_146_n_1
    SLICE_X41Y93         MUXF7 (Prop_muxf7_I0_O)      0.212    28.513 r  U11/vga_display/Blue_OBUF[3]_inst_i_53/O
                         net (fo=1, routed)           0.000    28.513    U11/vga_display/Blue_OBUF[3]_inst_i_53_n_1
    SLICE_X41Y93         MUXF8 (Prop_muxf8_I1_O)      0.094    28.607 r  U11/vga_display/Blue_OBUF[3]_inst_i_18/O
                         net (fo=1, routed)           1.022    29.630    U11/vga_display/font_data[6]
    SLICE_X41Y87         LUT6 (Prop_lut6_I5_O)        0.316    29.946 f  U11/vga_display/Blue_OBUF[3]_inst_i_5/O
                         net (fo=1, routed)           1.074    31.020    U11/vga_display/Blue_OBUF[3]_inst_i_5_n_1
    SLICE_X39Y90         LUT5 (Prop_lut5_I4_O)        0.124    31.144 r  U11/vga_display/Blue_OBUF[3]_inst_i_1/O
                         net (fo=12, routed)          4.802    35.946    Red_OBUF[0]
    B4                   OBUF (Prop_obuf_I_O)         3.548    39.494 r  Red_OBUF[1]_inst/O
                         net (fo=0)                   0.000    39.494    Red[1]
    B4                                                                r  Red[1] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 U10/counter0_Lock_reg[20]/C
                            (rising edge-triggered cell FDCE)
  Destination:            U10/counter0_reg[20]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.249ns  (logic 0.186ns (74.636%)  route 0.063ns (25.364%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y63         FDCE                         0.000     0.000 r  U10/counter0_Lock_reg[20]/C
    SLICE_X13Y63         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  U10/counter0_Lock_reg[20]/Q
                         net (fo=2, routed)           0.063     0.204    U10/counter0_Lock_reg_n_0_[20]
    SLICE_X12Y63         LUT6 (Prop_lut6_I0_O)        0.045     0.249 r  U10/counter0[20]_i_1/O
                         net (fo=1, routed)           0.000     0.249    U10/counter0[20]_i_1_n_0
    SLICE_X12Y63         FDCE                                         r  U10/counter0_reg[20]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U10/counter0_Lock_reg[20]/C
                            (rising edge-triggered cell FDCE)
  Destination:            U10/counter0_reg[19]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.251ns  (logic 0.186ns (74.042%)  route 0.065ns (25.958%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y63         FDCE                         0.000     0.000 r  U10/counter0_Lock_reg[20]/C
    SLICE_X13Y63         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  U10/counter0_Lock_reg[20]/Q
                         net (fo=2, routed)           0.065     0.206    U10/counter0_Lock_reg_n_0_[20]
    SLICE_X12Y63         LUT6 (Prop_lut6_I3_O)        0.045     0.251 r  U10/counter0[19]_i_1/O
                         net (fo=1, routed)           0.000     0.251    U10/counter0[19]_i_1_n_0
    SLICE_X12Y63         FDCE                                         r  U10/counter0_reg[19]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U10/counter2_Lock_reg[12]/C
                            (rising edge-triggered cell FDCE)
  Destination:            U10/counter2_reg[11]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.270ns  (logic 0.209ns (77.348%)  route 0.061ns (22.652%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y62          FDCE                         0.000     0.000 r  U10/counter2_Lock_reg[12]/C
    SLICE_X8Y62          FDCE (Prop_fdce_C_Q)         0.164     0.164 r  U10/counter2_Lock_reg[12]/Q
                         net (fo=2, routed)           0.061     0.225    U10/counter2_Lock_reg_n_0_[12]
    SLICE_X9Y62          LUT6 (Prop_lut6_I4_O)        0.045     0.270 r  U10/counter2[11]_i_1/O
                         net (fo=1, routed)           0.000     0.270    U10/counter2[11]_i_1_n_0
    SLICE_X9Y62          FDCE                                         r  U10/counter2_reg[11]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U10/counter2_Lock_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            U10/counter2_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.270ns  (logic 0.209ns (77.348%)  route 0.061ns (22.652%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y60          FDCE                         0.000     0.000 r  U10/counter2_Lock_reg[3]/C
    SLICE_X8Y60          FDCE (Prop_fdce_C_Q)         0.164     0.164 r  U10/counter2_Lock_reg[3]/Q
                         net (fo=2, routed)           0.061     0.225    U10/counter2_Lock_reg_n_0_[3]
    SLICE_X9Y60          LUT6 (Prop_lut6_I4_O)        0.045     0.270 r  U10/counter2[2]_i_1/O
                         net (fo=1, routed)           0.000     0.270    U10/counter2[2]_i_1_n_0
    SLICE_X9Y60          FDCE                                         r  U10/counter2_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U10/counter0_Lock_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            U10/counter0_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y60         FDCE                         0.000     0.000 r  U10/counter0_Lock_reg[0]/C
    SLICE_X11Y60         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  U10/counter0_Lock_reg[0]/Q
                         net (fo=1, routed)           0.087     0.228    U10/counter0_Lock_reg_n_0_[0]
    SLICE_X10Y60         LUT6 (Prop_lut6_I0_O)        0.045     0.273 r  U10/counter0[0]_i_1/O
                         net (fo=1, routed)           0.000     0.273    U10/counter0[0]_i_1_n_0
    SLICE_X10Y60         FDCE                                         r  U10/counter0_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U11/vga_debugger/display_addr_reg[5]_rep__0/C
                            (rising edge-triggered cell FDRE)
  Destination:            U11/vga_display/display_data_reg_1088_1151_3_5/RAMA/WADR5
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.274ns  (logic 0.141ns (51.545%)  route 0.133ns (48.455%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y75         FDRE                         0.000     0.000 r  U11/vga_debugger/display_addr_reg[5]_rep__0/C
    SLICE_X37Y75         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  U11/vga_debugger/display_addr_reg[5]_rep__0/Q
                         net (fo=506, routed)         0.133     0.274    U11/vga_display/display_data_reg_1088_1151_3_5/ADDRD5
    SLICE_X34Y75         RAMD64E                                      r  U11/vga_display/display_data_reg_1088_1151_3_5/RAMA/WADR5
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U11/vga_debugger/display_addr_reg[5]_rep__0/C
                            (rising edge-triggered cell FDRE)
  Destination:            U11/vga_display/display_data_reg_1088_1151_3_5/RAMB/WADR5
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.274ns  (logic 0.141ns (51.545%)  route 0.133ns (48.455%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y75         FDRE                         0.000     0.000 r  U11/vga_debugger/display_addr_reg[5]_rep__0/C
    SLICE_X37Y75         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  U11/vga_debugger/display_addr_reg[5]_rep__0/Q
                         net (fo=506, routed)         0.133     0.274    U11/vga_display/display_data_reg_1088_1151_3_5/ADDRD5
    SLICE_X34Y75         RAMD64E                                      r  U11/vga_display/display_data_reg_1088_1151_3_5/RAMB/WADR5
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U11/vga_debugger/display_addr_reg[5]_rep__0/C
                            (rising edge-triggered cell FDRE)
  Destination:            U11/vga_display/display_data_reg_1088_1151_3_5/RAMC/WADR5
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.274ns  (logic 0.141ns (51.545%)  route 0.133ns (48.455%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y75         FDRE                         0.000     0.000 r  U11/vga_debugger/display_addr_reg[5]_rep__0/C
    SLICE_X37Y75         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  U11/vga_debugger/display_addr_reg[5]_rep__0/Q
                         net (fo=506, routed)         0.133     0.274    U11/vga_display/display_data_reg_1088_1151_3_5/ADDRD5
    SLICE_X34Y75         RAMD64E                                      r  U11/vga_display/display_data_reg_1088_1151_3_5/RAMC/WADR5
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U11/vga_debugger/display_addr_reg[5]_rep__0/C
                            (rising edge-triggered cell FDRE)
  Destination:            U11/vga_display/display_data_reg_1088_1151_3_5/RAMD/WADR5
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.274ns  (logic 0.141ns (51.545%)  route 0.133ns (48.455%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y75         FDRE                         0.000     0.000 r  U11/vga_debugger/display_addr_reg[5]_rep__0/C
    SLICE_X37Y75         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  U11/vga_debugger/display_addr_reg[5]_rep__0/Q
                         net (fo=506, routed)         0.133     0.274    U11/vga_display/display_data_reg_1088_1151_3_5/ADDRD5
    SLICE_X34Y75         RAMD64E                                      r  U11/vga_display/display_data_reg_1088_1151_3_5/RAMD/WADR5
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U8/clkdiv_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            U5/cpu_point_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.282ns  (logic 0.141ns (49.971%)  route 0.141ns (50.029%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y80         FDCE                         0.000     0.000 r  U8/clkdiv_reg[0]/C
    SLICE_X29Y80         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  U8/clkdiv_reg[0]/Q
                         net (fo=3, routed)           0.141     0.282    U5/point_in[0]
    SLICE_X28Y81         FDRE                                         r  U5/cpu_point_reg[0]/D
  -------------------------------------------------------------------    -------------------





