
efs-can-servo.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000018c  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000082d4  08000190  08000190  00001190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000210  08008464  08008464  00009464  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08008674  08008674  0000a068  2**0
                  CONTENTS
  4 .ARM          00000008  08008674  08008674  00009674  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800867c  0800867c  0000a068  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800867c  0800867c  0000967c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08008680  08008680  00009680  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000068  20000000  08008684  0000a000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000006dc  20000068  080086ec  0000a068  2**3
                  ALLOC
 10 ._user_heap_stack 00000604  20000744  080086ec  0000a744  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000a068  2**0
                  CONTENTS, READONLY
 12 .debug_info   000116a1  00000000  00000000  0000a098  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00003142  00000000  00000000  0001b739  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001108  00000000  00000000  0001e880  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000cf3  00000000  00000000  0001f988  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  000254ce  00000000  00000000  0002067b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0001620a  00000000  00000000  00045b49  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000dbfcd  00000000  00000000  0005bd53  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  00137d20  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00004f44  00000000  00000000  00137d64  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000005b  00000000  00000000  0013cca8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	@ (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	@ (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	@ (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	20000068 	.word	0x20000068
 80001ac:	00000000 	.word	0x00000000
 80001b0:	0800844c 	.word	0x0800844c

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	@ (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	@ (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	@ (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	2000006c 	.word	0x2000006c
 80001cc:	0800844c 	.word	0x0800844c

080001d0 <memchr>:
 80001d0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001d4:	2a10      	cmp	r2, #16
 80001d6:	db2b      	blt.n	8000230 <memchr+0x60>
 80001d8:	f010 0f07 	tst.w	r0, #7
 80001dc:	d008      	beq.n	80001f0 <memchr+0x20>
 80001de:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001e2:	3a01      	subs	r2, #1
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d02d      	beq.n	8000244 <memchr+0x74>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	b342      	cbz	r2, 8000240 <memchr+0x70>
 80001ee:	d1f6      	bne.n	80001de <memchr+0xe>
 80001f0:	b4f0      	push	{r4, r5, r6, r7}
 80001f2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80001f6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80001fa:	f022 0407 	bic.w	r4, r2, #7
 80001fe:	f07f 0700 	mvns.w	r7, #0
 8000202:	2300      	movs	r3, #0
 8000204:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000208:	3c08      	subs	r4, #8
 800020a:	ea85 0501 	eor.w	r5, r5, r1
 800020e:	ea86 0601 	eor.w	r6, r6, r1
 8000212:	fa85 f547 	uadd8	r5, r5, r7
 8000216:	faa3 f587 	sel	r5, r3, r7
 800021a:	fa86 f647 	uadd8	r6, r6, r7
 800021e:	faa5 f687 	sel	r6, r5, r7
 8000222:	b98e      	cbnz	r6, 8000248 <memchr+0x78>
 8000224:	d1ee      	bne.n	8000204 <memchr+0x34>
 8000226:	bcf0      	pop	{r4, r5, r6, r7}
 8000228:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800022c:	f002 0207 	and.w	r2, r2, #7
 8000230:	b132      	cbz	r2, 8000240 <memchr+0x70>
 8000232:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000236:	3a01      	subs	r2, #1
 8000238:	ea83 0301 	eor.w	r3, r3, r1
 800023c:	b113      	cbz	r3, 8000244 <memchr+0x74>
 800023e:	d1f8      	bne.n	8000232 <memchr+0x62>
 8000240:	2000      	movs	r0, #0
 8000242:	4770      	bx	lr
 8000244:	3801      	subs	r0, #1
 8000246:	4770      	bx	lr
 8000248:	2d00      	cmp	r5, #0
 800024a:	bf06      	itte	eq
 800024c:	4635      	moveq	r5, r6
 800024e:	3803      	subeq	r0, #3
 8000250:	3807      	subne	r0, #7
 8000252:	f015 0f01 	tst.w	r5, #1
 8000256:	d107      	bne.n	8000268 <memchr+0x98>
 8000258:	3001      	adds	r0, #1
 800025a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800025e:	bf02      	ittt	eq
 8000260:	3001      	addeq	r0, #1
 8000262:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000266:	3001      	addeq	r0, #1
 8000268:	bcf0      	pop	{r4, r5, r6, r7}
 800026a:	3801      	subs	r0, #1
 800026c:	4770      	bx	lr
 800026e:	bf00      	nop

08000270 <__aeabi_drsub>:
 8000270:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 8000274:	e002      	b.n	800027c <__adddf3>
 8000276:	bf00      	nop

08000278 <__aeabi_dsub>:
 8000278:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

0800027c <__adddf3>:
 800027c:	b530      	push	{r4, r5, lr}
 800027e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000282:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000286:	ea94 0f05 	teq	r4, r5
 800028a:	bf08      	it	eq
 800028c:	ea90 0f02 	teqeq	r0, r2
 8000290:	bf1f      	itttt	ne
 8000292:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000296:	ea55 0c02 	orrsne.w	ip, r5, r2
 800029a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800029e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002a2:	f000 80e2 	beq.w	800046a <__adddf3+0x1ee>
 80002a6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002aa:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002ae:	bfb8      	it	lt
 80002b0:	426d      	neglt	r5, r5
 80002b2:	dd0c      	ble.n	80002ce <__adddf3+0x52>
 80002b4:	442c      	add	r4, r5
 80002b6:	ea80 0202 	eor.w	r2, r0, r2
 80002ba:	ea81 0303 	eor.w	r3, r1, r3
 80002be:	ea82 0000 	eor.w	r0, r2, r0
 80002c2:	ea83 0101 	eor.w	r1, r3, r1
 80002c6:	ea80 0202 	eor.w	r2, r0, r2
 80002ca:	ea81 0303 	eor.w	r3, r1, r3
 80002ce:	2d36      	cmp	r5, #54	@ 0x36
 80002d0:	bf88      	it	hi
 80002d2:	bd30      	pophi	{r4, r5, pc}
 80002d4:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 80002d8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002dc:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 80002e0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002e4:	d002      	beq.n	80002ec <__adddf3+0x70>
 80002e6:	4240      	negs	r0, r0
 80002e8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002ec:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 80002f0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80002f4:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80002f8:	d002      	beq.n	8000300 <__adddf3+0x84>
 80002fa:	4252      	negs	r2, r2
 80002fc:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000300:	ea94 0f05 	teq	r4, r5
 8000304:	f000 80a7 	beq.w	8000456 <__adddf3+0x1da>
 8000308:	f1a4 0401 	sub.w	r4, r4, #1
 800030c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000310:	db0d      	blt.n	800032e <__adddf3+0xb2>
 8000312:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000316:	fa22 f205 	lsr.w	r2, r2, r5
 800031a:	1880      	adds	r0, r0, r2
 800031c:	f141 0100 	adc.w	r1, r1, #0
 8000320:	fa03 f20e 	lsl.w	r2, r3, lr
 8000324:	1880      	adds	r0, r0, r2
 8000326:	fa43 f305 	asr.w	r3, r3, r5
 800032a:	4159      	adcs	r1, r3
 800032c:	e00e      	b.n	800034c <__adddf3+0xd0>
 800032e:	f1a5 0520 	sub.w	r5, r5, #32
 8000332:	f10e 0e20 	add.w	lr, lr, #32
 8000336:	2a01      	cmp	r2, #1
 8000338:	fa03 fc0e 	lsl.w	ip, r3, lr
 800033c:	bf28      	it	cs
 800033e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000342:	fa43 f305 	asr.w	r3, r3, r5
 8000346:	18c0      	adds	r0, r0, r3
 8000348:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800034c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000350:	d507      	bpl.n	8000362 <__adddf3+0xe6>
 8000352:	f04f 0e00 	mov.w	lr, #0
 8000356:	f1dc 0c00 	rsbs	ip, ip, #0
 800035a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800035e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000362:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 8000366:	d31b      	bcc.n	80003a0 <__adddf3+0x124>
 8000368:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 800036c:	d30c      	bcc.n	8000388 <__adddf3+0x10c>
 800036e:	0849      	lsrs	r1, r1, #1
 8000370:	ea5f 0030 	movs.w	r0, r0, rrx
 8000374:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000378:	f104 0401 	add.w	r4, r4, #1
 800037c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000380:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 8000384:	f080 809a 	bcs.w	80004bc <__adddf3+0x240>
 8000388:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 800038c:	bf08      	it	eq
 800038e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000392:	f150 0000 	adcs.w	r0, r0, #0
 8000396:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800039a:	ea41 0105 	orr.w	r1, r1, r5
 800039e:	bd30      	pop	{r4, r5, pc}
 80003a0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003a4:	4140      	adcs	r0, r0
 80003a6:	eb41 0101 	adc.w	r1, r1, r1
 80003aa:	3c01      	subs	r4, #1
 80003ac:	bf28      	it	cs
 80003ae:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 80003b2:	d2e9      	bcs.n	8000388 <__adddf3+0x10c>
 80003b4:	f091 0f00 	teq	r1, #0
 80003b8:	bf04      	itt	eq
 80003ba:	4601      	moveq	r1, r0
 80003bc:	2000      	moveq	r0, #0
 80003be:	fab1 f381 	clz	r3, r1
 80003c2:	bf08      	it	eq
 80003c4:	3320      	addeq	r3, #32
 80003c6:	f1a3 030b 	sub.w	r3, r3, #11
 80003ca:	f1b3 0220 	subs.w	r2, r3, #32
 80003ce:	da0c      	bge.n	80003ea <__adddf3+0x16e>
 80003d0:	320c      	adds	r2, #12
 80003d2:	dd08      	ble.n	80003e6 <__adddf3+0x16a>
 80003d4:	f102 0c14 	add.w	ip, r2, #20
 80003d8:	f1c2 020c 	rsb	r2, r2, #12
 80003dc:	fa01 f00c 	lsl.w	r0, r1, ip
 80003e0:	fa21 f102 	lsr.w	r1, r1, r2
 80003e4:	e00c      	b.n	8000400 <__adddf3+0x184>
 80003e6:	f102 0214 	add.w	r2, r2, #20
 80003ea:	bfd8      	it	le
 80003ec:	f1c2 0c20 	rsble	ip, r2, #32
 80003f0:	fa01 f102 	lsl.w	r1, r1, r2
 80003f4:	fa20 fc0c 	lsr.w	ip, r0, ip
 80003f8:	bfdc      	itt	le
 80003fa:	ea41 010c 	orrle.w	r1, r1, ip
 80003fe:	4090      	lslle	r0, r2
 8000400:	1ae4      	subs	r4, r4, r3
 8000402:	bfa2      	ittt	ge
 8000404:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000408:	4329      	orrge	r1, r5
 800040a:	bd30      	popge	{r4, r5, pc}
 800040c:	ea6f 0404 	mvn.w	r4, r4
 8000410:	3c1f      	subs	r4, #31
 8000412:	da1c      	bge.n	800044e <__adddf3+0x1d2>
 8000414:	340c      	adds	r4, #12
 8000416:	dc0e      	bgt.n	8000436 <__adddf3+0x1ba>
 8000418:	f104 0414 	add.w	r4, r4, #20
 800041c:	f1c4 0220 	rsb	r2, r4, #32
 8000420:	fa20 f004 	lsr.w	r0, r0, r4
 8000424:	fa01 f302 	lsl.w	r3, r1, r2
 8000428:	ea40 0003 	orr.w	r0, r0, r3
 800042c:	fa21 f304 	lsr.w	r3, r1, r4
 8000430:	ea45 0103 	orr.w	r1, r5, r3
 8000434:	bd30      	pop	{r4, r5, pc}
 8000436:	f1c4 040c 	rsb	r4, r4, #12
 800043a:	f1c4 0220 	rsb	r2, r4, #32
 800043e:	fa20 f002 	lsr.w	r0, r0, r2
 8000442:	fa01 f304 	lsl.w	r3, r1, r4
 8000446:	ea40 0003 	orr.w	r0, r0, r3
 800044a:	4629      	mov	r1, r5
 800044c:	bd30      	pop	{r4, r5, pc}
 800044e:	fa21 f004 	lsr.w	r0, r1, r4
 8000452:	4629      	mov	r1, r5
 8000454:	bd30      	pop	{r4, r5, pc}
 8000456:	f094 0f00 	teq	r4, #0
 800045a:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800045e:	bf06      	itte	eq
 8000460:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8000464:	3401      	addeq	r4, #1
 8000466:	3d01      	subne	r5, #1
 8000468:	e74e      	b.n	8000308 <__adddf3+0x8c>
 800046a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800046e:	bf18      	it	ne
 8000470:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000474:	d029      	beq.n	80004ca <__adddf3+0x24e>
 8000476:	ea94 0f05 	teq	r4, r5
 800047a:	bf08      	it	eq
 800047c:	ea90 0f02 	teqeq	r0, r2
 8000480:	d005      	beq.n	800048e <__adddf3+0x212>
 8000482:	ea54 0c00 	orrs.w	ip, r4, r0
 8000486:	bf04      	itt	eq
 8000488:	4619      	moveq	r1, r3
 800048a:	4610      	moveq	r0, r2
 800048c:	bd30      	pop	{r4, r5, pc}
 800048e:	ea91 0f03 	teq	r1, r3
 8000492:	bf1e      	ittt	ne
 8000494:	2100      	movne	r1, #0
 8000496:	2000      	movne	r0, #0
 8000498:	bd30      	popne	{r4, r5, pc}
 800049a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800049e:	d105      	bne.n	80004ac <__adddf3+0x230>
 80004a0:	0040      	lsls	r0, r0, #1
 80004a2:	4149      	adcs	r1, r1
 80004a4:	bf28      	it	cs
 80004a6:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80004aa:	bd30      	pop	{r4, r5, pc}
 80004ac:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 80004b0:	bf3c      	itt	cc
 80004b2:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 80004b6:	bd30      	popcc	{r4, r5, pc}
 80004b8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80004bc:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 80004c0:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80004c4:	f04f 0000 	mov.w	r0, #0
 80004c8:	bd30      	pop	{r4, r5, pc}
 80004ca:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ce:	bf1a      	itte	ne
 80004d0:	4619      	movne	r1, r3
 80004d2:	4610      	movne	r0, r2
 80004d4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004d8:	bf1c      	itt	ne
 80004da:	460b      	movne	r3, r1
 80004dc:	4602      	movne	r2, r0
 80004de:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004e2:	bf06      	itte	eq
 80004e4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004e8:	ea91 0f03 	teqeq	r1, r3
 80004ec:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 80004f0:	bd30      	pop	{r4, r5, pc}
 80004f2:	bf00      	nop

080004f4 <__aeabi_ui2d>:
 80004f4:	f090 0f00 	teq	r0, #0
 80004f8:	bf04      	itt	eq
 80004fa:	2100      	moveq	r1, #0
 80004fc:	4770      	bxeq	lr
 80004fe:	b530      	push	{r4, r5, lr}
 8000500:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000504:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000508:	f04f 0500 	mov.w	r5, #0
 800050c:	f04f 0100 	mov.w	r1, #0
 8000510:	e750      	b.n	80003b4 <__adddf3+0x138>
 8000512:	bf00      	nop

08000514 <__aeabi_i2d>:
 8000514:	f090 0f00 	teq	r0, #0
 8000518:	bf04      	itt	eq
 800051a:	2100      	moveq	r1, #0
 800051c:	4770      	bxeq	lr
 800051e:	b530      	push	{r4, r5, lr}
 8000520:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000524:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000528:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800052c:	bf48      	it	mi
 800052e:	4240      	negmi	r0, r0
 8000530:	f04f 0100 	mov.w	r1, #0
 8000534:	e73e      	b.n	80003b4 <__adddf3+0x138>
 8000536:	bf00      	nop

08000538 <__aeabi_f2d>:
 8000538:	0042      	lsls	r2, r0, #1
 800053a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800053e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000542:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000546:	bf1f      	itttt	ne
 8000548:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800054c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000550:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000554:	4770      	bxne	lr
 8000556:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800055a:	bf08      	it	eq
 800055c:	4770      	bxeq	lr
 800055e:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 8000562:	bf04      	itt	eq
 8000564:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000568:	4770      	bxeq	lr
 800056a:	b530      	push	{r4, r5, lr}
 800056c:	f44f 7460 	mov.w	r4, #896	@ 0x380
 8000570:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000574:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000578:	e71c      	b.n	80003b4 <__adddf3+0x138>
 800057a:	bf00      	nop

0800057c <__aeabi_ul2d>:
 800057c:	ea50 0201 	orrs.w	r2, r0, r1
 8000580:	bf08      	it	eq
 8000582:	4770      	bxeq	lr
 8000584:	b530      	push	{r4, r5, lr}
 8000586:	f04f 0500 	mov.w	r5, #0
 800058a:	e00a      	b.n	80005a2 <__aeabi_l2d+0x16>

0800058c <__aeabi_l2d>:
 800058c:	ea50 0201 	orrs.w	r2, r0, r1
 8000590:	bf08      	it	eq
 8000592:	4770      	bxeq	lr
 8000594:	b530      	push	{r4, r5, lr}
 8000596:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 800059a:	d502      	bpl.n	80005a2 <__aeabi_l2d+0x16>
 800059c:	4240      	negs	r0, r0
 800059e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005a2:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80005a6:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80005aa:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005ae:	f43f aed8 	beq.w	8000362 <__adddf3+0xe6>
 80005b2:	f04f 0203 	mov.w	r2, #3
 80005b6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ba:	bf18      	it	ne
 80005bc:	3203      	addne	r2, #3
 80005be:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005c2:	bf18      	it	ne
 80005c4:	3203      	addne	r2, #3
 80005c6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005ca:	f1c2 0320 	rsb	r3, r2, #32
 80005ce:	fa00 fc03 	lsl.w	ip, r0, r3
 80005d2:	fa20 f002 	lsr.w	r0, r0, r2
 80005d6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005da:	ea40 000e 	orr.w	r0, r0, lr
 80005de:	fa21 f102 	lsr.w	r1, r1, r2
 80005e2:	4414      	add	r4, r2
 80005e4:	e6bd      	b.n	8000362 <__adddf3+0xe6>
 80005e6:	bf00      	nop

080005e8 <__aeabi_d2uiz>:
 80005e8:	004a      	lsls	r2, r1, #1
 80005ea:	d211      	bcs.n	8000610 <__aeabi_d2uiz+0x28>
 80005ec:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 80005f0:	d211      	bcs.n	8000616 <__aeabi_d2uiz+0x2e>
 80005f2:	d50d      	bpl.n	8000610 <__aeabi_d2uiz+0x28>
 80005f4:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 80005f8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 80005fc:	d40e      	bmi.n	800061c <__aeabi_d2uiz+0x34>
 80005fe:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000602:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000606:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 800060a:	fa23 f002 	lsr.w	r0, r3, r2
 800060e:	4770      	bx	lr
 8000610:	f04f 0000 	mov.w	r0, #0
 8000614:	4770      	bx	lr
 8000616:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 800061a:	d102      	bne.n	8000622 <__aeabi_d2uiz+0x3a>
 800061c:	f04f 30ff 	mov.w	r0, #4294967295
 8000620:	4770      	bx	lr
 8000622:	f04f 0000 	mov.w	r0, #0
 8000626:	4770      	bx	lr

08000628 <MX_CAN1_Init>:

CAN_HandleTypeDef hcan1;

/* CAN1 init function */
void MX_CAN1_Init(void)
{
 8000628:	b580      	push	{r7, lr}
 800062a:	af00      	add	r7, sp, #0
  /* USER CODE END CAN1_Init 0 */

  /* USER CODE BEGIN CAN1_Init 1 */

  /* USER CODE END CAN1_Init 1 */
  hcan1.Instance = CAN1;
 800062c:	4b17      	ldr	r3, [pc, #92]	@ (800068c <MX_CAN1_Init+0x64>)
 800062e:	4a18      	ldr	r2, [pc, #96]	@ (8000690 <MX_CAN1_Init+0x68>)
 8000630:	601a      	str	r2, [r3, #0]
  hcan1.Init.Prescaler = 12;
 8000632:	4b16      	ldr	r3, [pc, #88]	@ (800068c <MX_CAN1_Init+0x64>)
 8000634:	220c      	movs	r2, #12
 8000636:	605a      	str	r2, [r3, #4]
  hcan1.Init.Mode = CAN_MODE_NORMAL;
 8000638:	4b14      	ldr	r3, [pc, #80]	@ (800068c <MX_CAN1_Init+0x64>)
 800063a:	2200      	movs	r2, #0
 800063c:	609a      	str	r2, [r3, #8]
  hcan1.Init.SyncJumpWidth = CAN_SJW_1TQ;
 800063e:	4b13      	ldr	r3, [pc, #76]	@ (800068c <MX_CAN1_Init+0x64>)
 8000640:	2200      	movs	r2, #0
 8000642:	60da      	str	r2, [r3, #12]
  hcan1.Init.TimeSeg1 = CAN_BS1_2TQ;
 8000644:	4b11      	ldr	r3, [pc, #68]	@ (800068c <MX_CAN1_Init+0x64>)
 8000646:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
 800064a:	611a      	str	r2, [r3, #16]
  hcan1.Init.TimeSeg2 = CAN_BS2_1TQ;
 800064c:	4b0f      	ldr	r3, [pc, #60]	@ (800068c <MX_CAN1_Init+0x64>)
 800064e:	2200      	movs	r2, #0
 8000650:	615a      	str	r2, [r3, #20]
  hcan1.Init.TimeTriggeredMode = DISABLE;
 8000652:	4b0e      	ldr	r3, [pc, #56]	@ (800068c <MX_CAN1_Init+0x64>)
 8000654:	2200      	movs	r2, #0
 8000656:	761a      	strb	r2, [r3, #24]
  hcan1.Init.AutoBusOff = DISABLE;
 8000658:	4b0c      	ldr	r3, [pc, #48]	@ (800068c <MX_CAN1_Init+0x64>)
 800065a:	2200      	movs	r2, #0
 800065c:	765a      	strb	r2, [r3, #25]
  hcan1.Init.AutoWakeUp = DISABLE;
 800065e:	4b0b      	ldr	r3, [pc, #44]	@ (800068c <MX_CAN1_Init+0x64>)
 8000660:	2200      	movs	r2, #0
 8000662:	769a      	strb	r2, [r3, #26]
  hcan1.Init.AutoRetransmission = DISABLE;
 8000664:	4b09      	ldr	r3, [pc, #36]	@ (800068c <MX_CAN1_Init+0x64>)
 8000666:	2200      	movs	r2, #0
 8000668:	76da      	strb	r2, [r3, #27]
  hcan1.Init.ReceiveFifoLocked = DISABLE;
 800066a:	4b08      	ldr	r3, [pc, #32]	@ (800068c <MX_CAN1_Init+0x64>)
 800066c:	2200      	movs	r2, #0
 800066e:	771a      	strb	r2, [r3, #28]
  hcan1.Init.TransmitFifoPriority = DISABLE;
 8000670:	4b06      	ldr	r3, [pc, #24]	@ (800068c <MX_CAN1_Init+0x64>)
 8000672:	2200      	movs	r2, #0
 8000674:	775a      	strb	r2, [r3, #29]
  if (HAL_CAN_Init(&hcan1) != HAL_OK)
 8000676:	4805      	ldr	r0, [pc, #20]	@ (800068c <MX_CAN1_Init+0x64>)
 8000678:	f003 feec 	bl	8004454 <HAL_CAN_Init>
 800067c:	4603      	mov	r3, r0
 800067e:	2b00      	cmp	r3, #0
 8000680:	d001      	beq.n	8000686 <MX_CAN1_Init+0x5e>
  {
    Error_Handler();
 8000682:	f002 ff07 	bl	8003494 <Error_Handler>
  }
  /* USER CODE BEGIN CAN1_Init 2 */

  /* USER CODE END CAN1_Init 2 */

}
 8000686:	bf00      	nop
 8000688:	bd80      	pop	{r7, pc}
 800068a:	bf00      	nop
 800068c:	20000084 	.word	0x20000084
 8000690:	40006400 	.word	0x40006400

08000694 <HAL_CAN_MspInit>:

void HAL_CAN_MspInit(CAN_HandleTypeDef* canHandle)
{
 8000694:	b580      	push	{r7, lr}
 8000696:	b08a      	sub	sp, #40	@ 0x28
 8000698:	af00      	add	r7, sp, #0
 800069a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800069c:	f107 0314 	add.w	r3, r7, #20
 80006a0:	2200      	movs	r2, #0
 80006a2:	601a      	str	r2, [r3, #0]
 80006a4:	605a      	str	r2, [r3, #4]
 80006a6:	609a      	str	r2, [r3, #8]
 80006a8:	60da      	str	r2, [r3, #12]
 80006aa:	611a      	str	r2, [r3, #16]
  if(canHandle->Instance==CAN1)
 80006ac:	687b      	ldr	r3, [r7, #4]
 80006ae:	681b      	ldr	r3, [r3, #0]
 80006b0:	4a25      	ldr	r2, [pc, #148]	@ (8000748 <HAL_CAN_MspInit+0xb4>)
 80006b2:	4293      	cmp	r3, r2
 80006b4:	d143      	bne.n	800073e <HAL_CAN_MspInit+0xaa>
  {
  /* USER CODE BEGIN CAN1_MspInit 0 */

  /* USER CODE END CAN1_MspInit 0 */
    /* CAN1 clock enable */
    __HAL_RCC_CAN1_CLK_ENABLE();
 80006b6:	4b25      	ldr	r3, [pc, #148]	@ (800074c <HAL_CAN_MspInit+0xb8>)
 80006b8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80006ba:	4a24      	ldr	r2, [pc, #144]	@ (800074c <HAL_CAN_MspInit+0xb8>)
 80006bc:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 80006c0:	6593      	str	r3, [r2, #88]	@ 0x58
 80006c2:	4b22      	ldr	r3, [pc, #136]	@ (800074c <HAL_CAN_MspInit+0xb8>)
 80006c4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80006c6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80006ca:	613b      	str	r3, [r7, #16]
 80006cc:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80006ce:	4b1f      	ldr	r3, [pc, #124]	@ (800074c <HAL_CAN_MspInit+0xb8>)
 80006d0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80006d2:	4a1e      	ldr	r2, [pc, #120]	@ (800074c <HAL_CAN_MspInit+0xb8>)
 80006d4:	f043 0301 	orr.w	r3, r3, #1
 80006d8:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80006da:	4b1c      	ldr	r3, [pc, #112]	@ (800074c <HAL_CAN_MspInit+0xb8>)
 80006dc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80006de:	f003 0301 	and.w	r3, r3, #1
 80006e2:	60fb      	str	r3, [r7, #12]
 80006e4:	68fb      	ldr	r3, [r7, #12]
    /**CAN1 GPIO Configuration
    PA11     ------> CAN1_RX
    PA12     ------> CAN1_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_11;
 80006e6:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 80006ea:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80006ec:	2302      	movs	r3, #2
 80006ee:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 80006f0:	2301      	movs	r3, #1
 80006f2:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80006f4:	2303      	movs	r3, #3
 80006f6:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF9_CAN1;
 80006f8:	2309      	movs	r3, #9
 80006fa:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80006fc:	f107 0314 	add.w	r3, r7, #20
 8000700:	4619      	mov	r1, r3
 8000702:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000706:	f004 fe07 	bl	8005318 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_12;
 800070a:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800070e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000710:	2302      	movs	r3, #2
 8000712:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000714:	2300      	movs	r3, #0
 8000716:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000718:	2303      	movs	r3, #3
 800071a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF9_CAN1;
 800071c:	2309      	movs	r3, #9
 800071e:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000720:	f107 0314 	add.w	r3, r7, #20
 8000724:	4619      	mov	r1, r3
 8000726:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800072a:	f004 fdf5 	bl	8005318 <HAL_GPIO_Init>

    /* CAN1 interrupt Init */
    HAL_NVIC_SetPriority(CAN1_RX0_IRQn, 0, 0);
 800072e:	2200      	movs	r2, #0
 8000730:	2100      	movs	r1, #0
 8000732:	2014      	movs	r0, #20
 8000734:	f004 fdb9 	bl	80052aa <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(CAN1_RX0_IRQn);
 8000738:	2014      	movs	r0, #20
 800073a:	f004 fdd2 	bl	80052e2 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN CAN1_MspInit 1 */

  /* USER CODE END CAN1_MspInit 1 */
  }
}
 800073e:	bf00      	nop
 8000740:	3728      	adds	r7, #40	@ 0x28
 8000742:	46bd      	mov	sp, r7
 8000744:	bd80      	pop	{r7, pc}
 8000746:	bf00      	nop
 8000748:	40006400 	.word	0x40006400
 800074c:	40021000 	.word	0x40021000

08000750 <canardInit>:
                void* mem_arena,
                size_t mem_arena_size,
                CanardOnTransferReception on_reception,
                CanardShouldAcceptTransfer should_accept,
                void* user_reference)
{
 8000750:	b580      	push	{r7, lr}
 8000752:	b086      	sub	sp, #24
 8000754:	af00      	add	r7, sp, #0
 8000756:	60f8      	str	r0, [r7, #12]
 8000758:	60b9      	str	r1, [r7, #8]
 800075a:	607a      	str	r2, [r7, #4]
 800075c:	603b      	str	r3, [r7, #0]
     * If your application fails here, make sure it's not built in 64-bit mode.
     * Refer to the design documentation for more info.
     */
    CANARD_ASSERT(CANARD_MULTIFRAME_RX_PAYLOAD_HEAD_SIZE >= 5);

    memset(out_ins, 0, sizeof(*out_ins));
 800075e:	222c      	movs	r2, #44	@ 0x2c
 8000760:	2100      	movs	r1, #0
 8000762:	68f8      	ldr	r0, [r7, #12]
 8000764:	f007 f88c 	bl	8007880 <memset>

    out_ins->node_id = CANARD_BROADCAST_NODE_ID;
 8000768:	68fb      	ldr	r3, [r7, #12]
 800076a:	2200      	movs	r2, #0
 800076c:	701a      	strb	r2, [r3, #0]
    out_ins->on_reception = on_reception;
 800076e:	68fb      	ldr	r3, [r7, #12]
 8000770:	683a      	ldr	r2, [r7, #0]
 8000772:	609a      	str	r2, [r3, #8]
    out_ins->should_accept = should_accept;
 8000774:	68fb      	ldr	r3, [r7, #12]
 8000776:	6a3a      	ldr	r2, [r7, #32]
 8000778:	605a      	str	r2, [r3, #4]
    out_ins->rx_states = NULL;
 800077a:	68fb      	ldr	r3, [r7, #12]
 800077c:	2200      	movs	r2, #0
 800077e:	621a      	str	r2, [r3, #32]
    out_ins->tx_queue = NULL;
 8000780:	68fb      	ldr	r3, [r7, #12]
 8000782:	2200      	movs	r2, #0
 8000784:	625a      	str	r2, [r3, #36]	@ 0x24
    out_ins->user_reference = user_reference;
 8000786:	68fb      	ldr	r3, [r7, #12]
 8000788:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800078a:	629a      	str	r2, [r3, #40]	@ 0x28
#if CANARD_ENABLE_TAO_OPTION
    out_ins->tao_disabled = false;
#endif
    size_t pool_capacity = mem_arena_size / CANARD_MEM_BLOCK_SIZE;
 800078c:	687b      	ldr	r3, [r7, #4]
 800078e:	095b      	lsrs	r3, r3, #5
 8000790:	617b      	str	r3, [r7, #20]
    if (pool_capacity > 0xFFFFU)
 8000792:	697b      	ldr	r3, [r7, #20]
 8000794:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8000798:	d302      	bcc.n	80007a0 <canardInit+0x50>
    {
        pool_capacity = 0xFFFFU;
 800079a:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 800079e:	617b      	str	r3, [r7, #20]
    }

    initPoolAllocator(&out_ins->allocator, mem_arena, (uint16_t)pool_capacity);
 80007a0:	68fb      	ldr	r3, [r7, #12]
 80007a2:	330c      	adds	r3, #12
 80007a4:	697a      	ldr	r2, [r7, #20]
 80007a6:	b292      	uxth	r2, r2
 80007a8:	68b9      	ldr	r1, [r7, #8]
 80007aa:	4618      	mov	r0, r3
 80007ac:	f001 ff53 	bl	8002656 <initPoolAllocator>
}
 80007b0:	bf00      	nop
 80007b2:	3718      	adds	r7, #24
 80007b4:	46bd      	mov	sp, r7
 80007b6:	bd80      	pop	{r7, pc}

080007b8 <canardGetLocalNodeID>:
        CANARD_ASSERT(false);
    }
}

uint8_t canardGetLocalNodeID(const CanardInstance* ins)
{
 80007b8:	b480      	push	{r7}
 80007ba:	b083      	sub	sp, #12
 80007bc:	af00      	add	r7, sp, #0
 80007be:	6078      	str	r0, [r7, #4]
    return ins->node_id;
 80007c0:	687b      	ldr	r3, [r7, #4]
 80007c2:	781b      	ldrb	r3, [r3, #0]
}
 80007c4:	4618      	mov	r0, r3
 80007c6:	370c      	adds	r7, #12
 80007c8:	46bd      	mov	sp, r7
 80007ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80007ce:	4770      	bx	lr

080007d0 <canardBroadcast>:
#endif
#if CANARD_ENABLE_CANFD
                        ,bool canfd
#endif
)
{
 80007d0:	b580      	push	{r7, lr}
 80007d2:	b08e      	sub	sp, #56	@ 0x38
 80007d4:	af00      	add	r7, sp, #0
 80007d6:	60f8      	str	r0, [r7, #12]
 80007d8:	e9c7 2300 	strd	r2, r3, [r7]
    // create transfer object
    CanardTxTransfer transfer_object = {
 80007dc:	f107 0310 	add.w	r3, r7, #16
 80007e0:	2228      	movs	r2, #40	@ 0x28
 80007e2:	2100      	movs	r1, #0
 80007e4:	4618      	mov	r0, r3
 80007e6:	f007 f84b 	bl	8007880 <memset>
 80007ea:	e9d7 2300 	ldrd	r2, r3, [r7]
 80007ee:	e9c7 2306 	strd	r2, r3, [r7, #24]
 80007f2:	f8b7 3040 	ldrh.w	r3, [r7, #64]	@ 0x40
 80007f6:	843b      	strh	r3, [r7, #32]
 80007f8:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80007fa:	627b      	str	r3, [r7, #36]	@ 0x24
 80007fc:	f897 3048 	ldrb.w	r3, [r7, #72]	@ 0x48
 8000800:	f887 3028 	strb.w	r3, [r7, #40]	@ 0x28
 8000804:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8000806:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8000808:	f8b7 3050 	ldrh.w	r3, [r7, #80]	@ 0x50
 800080c:	863b      	strh	r3, [r7, #48]	@ 0x30
#if CANARD_ENABLE_CANFD
        .canfd = canfd,
#endif
    };

    return canardBroadcastObj(ins, &transfer_object);
 800080e:	f107 0310 	add.w	r3, r7, #16
 8000812:	4619      	mov	r1, r3
 8000814:	68f8      	ldr	r0, [r7, #12]
 8000816:	f000 f805 	bl	8000824 <canardBroadcastObj>
 800081a:	4603      	mov	r3, r0
}
 800081c:	4618      	mov	r0, r3
 800081e:	3738      	adds	r7, #56	@ 0x38
 8000820:	46bd      	mov	sp, r7
 8000822:	bd80      	pop	{r7, pc}

08000824 <canardBroadcastObj>:

int16_t canardBroadcastObj(CanardInstance* ins, CanardTxTransfer* transfer_object)
{
 8000824:	b590      	push	{r4, r7, lr}
 8000826:	b087      	sub	sp, #28
 8000828:	af00      	add	r7, sp, #0
 800082a:	6078      	str	r0, [r7, #4]
 800082c:	6039      	str	r1, [r7, #0]
    if (transfer_object->payload == NULL && transfer_object->payload_len > 0)
 800082e:	683b      	ldr	r3, [r7, #0]
 8000830:	69db      	ldr	r3, [r3, #28]
 8000832:	2b00      	cmp	r3, #0
 8000834:	d106      	bne.n	8000844 <canardBroadcastObj+0x20>
 8000836:	683b      	ldr	r3, [r7, #0]
 8000838:	8c1b      	ldrh	r3, [r3, #32]
 800083a:	2b00      	cmp	r3, #0
 800083c:	d002      	beq.n	8000844 <canardBroadcastObj+0x20>
    {
        return -CANARD_ERROR_INVALID_ARGUMENT;
 800083e:	f06f 0301 	mvn.w	r3, #1
 8000842:	e070      	b.n	8000926 <canardBroadcastObj+0x102>
    }
    if (transfer_object->priority > CANARD_TRANSFER_PRIORITY_LOWEST)
 8000844:	683b      	ldr	r3, [r7, #0]
 8000846:	7e1b      	ldrb	r3, [r3, #24]
 8000848:	2b1f      	cmp	r3, #31
 800084a:	d902      	bls.n	8000852 <canardBroadcastObj+0x2e>
    {
        return -CANARD_ERROR_INVALID_ARGUMENT;
 800084c:	f06f 0301 	mvn.w	r3, #1
 8000850:	e069      	b.n	8000926 <canardBroadcastObj+0x102>
    }

    uint32_t can_id = 0;
 8000852:	2300      	movs	r3, #0
 8000854:	617b      	str	r3, [r7, #20]
    uint16_t crc = 0xFFFFU;
 8000856:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 800085a:	827b      	strh	r3, [r7, #18]

    if (canardGetLocalNodeID(ins) == 0)
 800085c:	6878      	ldr	r0, [r7, #4]
 800085e:	f7ff ffab 	bl	80007b8 <canardGetLocalNodeID>
 8000862:	4603      	mov	r3, r0
 8000864:	2b00      	cmp	r3, #0
 8000866:	d138      	bne.n	80008da <canardBroadcastObj+0xb6>
    {
        if (transfer_object->payload_len > 7)
 8000868:	683b      	ldr	r3, [r7, #0]
 800086a:	8c1b      	ldrh	r3, [r3, #32]
 800086c:	2b07      	cmp	r3, #7
 800086e:	d902      	bls.n	8000876 <canardBroadcastObj+0x52>
        {
            return -CANARD_ERROR_NODE_ID_NOT_SET;
 8000870:	f06f 0303 	mvn.w	r3, #3
 8000874:	e057      	b.n	8000926 <canardBroadcastObj+0x102>
        }

        static const uint16_t DTIDMask = (1U << ANON_MSG_DATA_TYPE_ID_BIT_LEN) - 1U;

        if ((transfer_object->data_type_id & DTIDMask) != transfer_object->data_type_id)
 8000876:	683b      	ldr	r3, [r7, #0]
 8000878:	8a1a      	ldrh	r2, [r3, #16]
 800087a:	4b2d      	ldr	r3, [pc, #180]	@ (8000930 <canardBroadcastObj+0x10c>)
 800087c:	881b      	ldrh	r3, [r3, #0]
 800087e:	4013      	ands	r3, r2
 8000880:	b29a      	uxth	r2, r3
 8000882:	683b      	ldr	r3, [r7, #0]
 8000884:	8a1b      	ldrh	r3, [r3, #16]
 8000886:	429a      	cmp	r2, r3
 8000888:	d002      	beq.n	8000890 <canardBroadcastObj+0x6c>
        {
            return -CANARD_ERROR_INVALID_ARGUMENT;
 800088a:	f06f 0301 	mvn.w	r3, #1
 800088e:	e04a      	b.n	8000926 <canardBroadcastObj+0x102>
        }

        // anonymous transfer, random discriminator
        const uint16_t discriminator = (uint16_t)((crcAdd(0xFFFFU, transfer_object->payload, transfer_object->payload_len)) & 0x7FFEU);
 8000890:	683b      	ldr	r3, [r7, #0]
 8000892:	69d9      	ldr	r1, [r3, #28]
 8000894:	683b      	ldr	r3, [r7, #0]
 8000896:	8c1b      	ldrh	r3, [r3, #32]
 8000898:	461a      	mov	r2, r3
 800089a:	f64f 70ff 	movw	r0, #65535	@ 0xffff
 800089e:	f001 febd 	bl	800261c <crcAdd>
 80008a2:	4603      	mov	r3, r0
 80008a4:	461a      	mov	r2, r3
 80008a6:	f647 73fe 	movw	r3, #32766	@ 0x7ffe
 80008aa:	4013      	ands	r3, r2
 80008ac:	823b      	strh	r3, [r7, #16]
        can_id = ((uint32_t) transfer_object->priority << 24U) | ((uint32_t) discriminator << 9U) |
 80008ae:	683b      	ldr	r3, [r7, #0]
 80008b0:	7e1b      	ldrb	r3, [r3, #24]
 80008b2:	061a      	lsls	r2, r3, #24
 80008b4:	8a3b      	ldrh	r3, [r7, #16]
 80008b6:	025b      	lsls	r3, r3, #9
 80008b8:	431a      	orrs	r2, r3
                 ((uint32_t) (transfer_object->data_type_id & DTIDMask) << 8U) | (uint32_t) canardGetLocalNodeID(ins);
 80008ba:	683b      	ldr	r3, [r7, #0]
 80008bc:	8a19      	ldrh	r1, [r3, #16]
 80008be:	4b1c      	ldr	r3, [pc, #112]	@ (8000930 <canardBroadcastObj+0x10c>)
 80008c0:	881b      	ldrh	r3, [r3, #0]
 80008c2:	400b      	ands	r3, r1
 80008c4:	b29b      	uxth	r3, r3
 80008c6:	021b      	lsls	r3, r3, #8
        can_id = ((uint32_t) transfer_object->priority << 24U) | ((uint32_t) discriminator << 9U) |
 80008c8:	ea42 0403 	orr.w	r4, r2, r3
                 ((uint32_t) (transfer_object->data_type_id & DTIDMask) << 8U) | (uint32_t) canardGetLocalNodeID(ins);
 80008cc:	6878      	ldr	r0, [r7, #4]
 80008ce:	f7ff ff73 	bl	80007b8 <canardGetLocalNodeID>
 80008d2:	4603      	mov	r3, r0
        can_id = ((uint32_t) transfer_object->priority << 24U) | ((uint32_t) discriminator << 9U) |
 80008d4:	4323      	orrs	r3, r4
 80008d6:	617b      	str	r3, [r7, #20]
 80008d8:	e012      	b.n	8000900 <canardBroadcastObj+0xdc>
    }
    else
    {
        can_id = ((uint32_t) transfer_object->priority << 24U) | ((uint32_t) transfer_object->data_type_id << 8U) | (uint32_t) canardGetLocalNodeID(ins);
 80008da:	683b      	ldr	r3, [r7, #0]
 80008dc:	7e1b      	ldrb	r3, [r3, #24]
 80008de:	061a      	lsls	r2, r3, #24
 80008e0:	683b      	ldr	r3, [r7, #0]
 80008e2:	8a1b      	ldrh	r3, [r3, #16]
 80008e4:	021b      	lsls	r3, r3, #8
 80008e6:	ea42 0403 	orr.w	r4, r2, r3
 80008ea:	6878      	ldr	r0, [r7, #4]
 80008ec:	f7ff ff64 	bl	80007b8 <canardGetLocalNodeID>
 80008f0:	4603      	mov	r3, r0
 80008f2:	4323      	orrs	r3, r4
 80008f4:	617b      	str	r3, [r7, #20]
        crc = calculateCRC(transfer_object);
 80008f6:	6838      	ldr	r0, [r7, #0]
 80008f8:	f000 f84c 	bl	8000994 <calculateCRC>
 80008fc:	4603      	mov	r3, r0
 80008fe:	827b      	strh	r3, [r7, #18]
    }

    const int16_t result = enqueueTxFrames(ins, can_id, crc, transfer_object);
 8000900:	8a7a      	ldrh	r2, [r7, #18]
 8000902:	683b      	ldr	r3, [r7, #0]
 8000904:	6979      	ldr	r1, [r7, #20]
 8000906:	6878      	ldr	r0, [r7, #4]
 8000908:	f001 f874 	bl	80019f4 <enqueueTxFrames>
 800090c:	4603      	mov	r3, r0
 800090e:	81fb      	strh	r3, [r7, #14]

    if (result > 0) {
 8000910:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8000914:	2b00      	cmp	r3, #0
 8000916:	dd04      	ble.n	8000922 <canardBroadcastObj+0xfe>
        incrementTransferID(transfer_object->inout_transfer_id);
 8000918:	683b      	ldr	r3, [r7, #0]
 800091a:	695b      	ldr	r3, [r3, #20]
 800091c:	4618      	mov	r0, r3
 800091e:	f000 fff4 	bl	800190a <incrementTransferID>
    }

    return result;
 8000922:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
}
 8000926:	4618      	mov	r0, r3
 8000928:	371c      	adds	r7, #28
 800092a:	46bd      	mov	sp, r7
 800092c:	bd90      	pop	{r4, r7, pc}
 800092e:	bf00      	nop
 8000930:	080085fa 	.word	0x080085fa

08000934 <canardBufferFromIdx>:
  CanardBufferBlock and CanartRxState structures to have the same size
  on 32 bit and 64 bit platforms, which allows for easier testing in
  simulator environments
 */
CANARD_INTERNAL CanardBufferBlock *canardBufferFromIdx(CanardPoolAllocator* allocator, canard_buffer_idx_t idx)
{
 8000934:	b480      	push	{r7}
 8000936:	b083      	sub	sp, #12
 8000938:	af00      	add	r7, sp, #0
 800093a:	6078      	str	r0, [r7, #4]
 800093c:	6039      	str	r1, [r7, #0]
        return NULL;
    }
    return (CanardBufferBlock *)(uintptr_t)&((uint8_t *)allocator->arena)[idx-1];
#else
    (void)allocator;
    return (CanardBufferBlock *)idx;
 800093e:	683b      	ldr	r3, [r7, #0]
#endif
}
 8000940:	4618      	mov	r0, r3
 8000942:	370c      	adds	r7, #12
 8000944:	46bd      	mov	sp, r7
 8000946:	f85d 7b04 	ldr.w	r7, [sp], #4
 800094a:	4770      	bx	lr

0800094c <canardBufferToIdx>:

CANARD_INTERNAL canard_buffer_idx_t canardBufferToIdx(CanardPoolAllocator* allocator, const CanardBufferBlock *buf)
{
 800094c:	b480      	push	{r7}
 800094e:	b083      	sub	sp, #12
 8000950:	af00      	add	r7, sp, #0
 8000952:	6078      	str	r0, [r7, #4]
 8000954:	6039      	str	r1, [r7, #0]
        return CANARD_BUFFER_IDX_NONE;
    }
    return 1U+((canard_buffer_idx_t)((uint8_t *)buf - (uint8_t *)allocator->arena));
#else
    (void)allocator;
    return (canard_buffer_idx_t)buf;
 8000956:	683b      	ldr	r3, [r7, #0]
#endif
}
 8000958:	4618      	mov	r0, r3
 800095a:	370c      	adds	r7, #12
 800095c:	46bd      	mov	sp, r7
 800095e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000962:	4770      	bx	lr

08000964 <canardRxFromIdx>:

CANARD_INTERNAL CanardRxState *canardRxFromIdx(CanardPoolAllocator* allocator, canard_buffer_idx_t idx)
{
 8000964:	b480      	push	{r7}
 8000966:	b083      	sub	sp, #12
 8000968:	af00      	add	r7, sp, #0
 800096a:	6078      	str	r0, [r7, #4]
 800096c:	6039      	str	r1, [r7, #0]
        return NULL;
    }
    return (CanardRxState *)(uintptr_t)&((uint8_t *)allocator->arena)[idx-1];
#else
    (void)allocator;
    return (CanardRxState *)idx;
 800096e:	683b      	ldr	r3, [r7, #0]
#endif
}
 8000970:	4618      	mov	r0, r3
 8000972:	370c      	adds	r7, #12
 8000974:	46bd      	mov	sp, r7
 8000976:	f85d 7b04 	ldr.w	r7, [sp], #4
 800097a:	4770      	bx	lr

0800097c <canardRxToIdx>:

CANARD_INTERNAL canard_buffer_idx_t canardRxToIdx(CanardPoolAllocator* allocator, const CanardRxState *rx)
{
 800097c:	b480      	push	{r7}
 800097e:	b083      	sub	sp, #12
 8000980:	af00      	add	r7, sp, #0
 8000982:	6078      	str	r0, [r7, #4]
 8000984:	6039      	str	r1, [r7, #0]
        return CANARD_BUFFER_IDX_NONE;
    }
    return 1U+((canard_buffer_idx_t)((uint8_t *)rx - (uint8_t *)allocator->arena));
#else
    (void)allocator;
    return (canard_buffer_idx_t)rx;
 8000986:	683b      	ldr	r3, [r7, #0]
#endif
}
 8000988:	4618      	mov	r0, r3
 800098a:	370c      	adds	r7, #12
 800098c:	46bd      	mov	sp, r7
 800098e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000992:	4770      	bx	lr

08000994 <calculateCRC>:

CANARD_INTERNAL uint16_t calculateCRC(const CanardTxTransfer* transfer_object)
{
 8000994:	b580      	push	{r7, lr}
 8000996:	b084      	sub	sp, #16
 8000998:	af00      	add	r7, sp, #0
 800099a:	6078      	str	r0, [r7, #4]
    uint16_t crc = 0xFFFFU;
 800099c:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 80009a0:	81fb      	strh	r3, [r7, #14]
#if CANARD_ENABLE_CANFD
    if ((transfer_object->payload_len > 7 && !transfer_object->canfd) ||
        (transfer_object->payload_len > 63 && transfer_object->canfd))
#else
    if (transfer_object->payload_len > 7)
 80009a2:	687b      	ldr	r3, [r7, #4]
 80009a4:	8c1b      	ldrh	r3, [r3, #32]
 80009a6:	2b07      	cmp	r3, #7
 80009a8:	d913      	bls.n	80009d2 <calculateCRC+0x3e>
#endif
    {
        crc = crcAddSignature(crc, transfer_object->data_type_signature);
 80009aa:	687b      	ldr	r3, [r7, #4]
 80009ac:	e9d3 2302 	ldrd	r2, r3, [r3, #8]
 80009b0:	89f9      	ldrh	r1, [r7, #14]
 80009b2:	4608      	mov	r0, r1
 80009b4:	f001 fe03 	bl	80025be <crcAddSignature>
 80009b8:	4603      	mov	r3, r0
 80009ba:	81fb      	strh	r3, [r7, #14]
        crc = crcAdd(crc, transfer_object->payload, transfer_object->payload_len);
 80009bc:	687b      	ldr	r3, [r7, #4]
 80009be:	69d9      	ldr	r1, [r3, #28]
 80009c0:	687b      	ldr	r3, [r7, #4]
 80009c2:	8c1b      	ldrh	r3, [r3, #32]
 80009c4:	461a      	mov	r2, r3
 80009c6:	89fb      	ldrh	r3, [r7, #14]
 80009c8:	4618      	mov	r0, r3
 80009ca:	f001 fe27 	bl	800261c <crcAdd>
 80009ce:	4603      	mov	r3, r0
 80009d0:	81fb      	strh	r3, [r7, #14]
                crc = crcAddByte(crc, empty);
            }
        }
#endif
    }
    return crc;
 80009d2:	89fb      	ldrh	r3, [r7, #14]
}
 80009d4:	4618      	mov	r0, r3
 80009d6:	3710      	adds	r7, #16
 80009d8:	46bd      	mov	sp, r7
 80009da:	bd80      	pop	{r7, pc}

080009dc <canardRequestOrRespond>:
#endif
#if CANARD_ENABLE_CANFD
                               ,bool canfd
#endif
)
{
 80009dc:	b580      	push	{r7, lr}
 80009de:	b08e      	sub	sp, #56	@ 0x38
 80009e0:	af00      	add	r7, sp, #0
 80009e2:	60f8      	str	r0, [r7, #12]
 80009e4:	e9c7 2300 	strd	r2, r3, [r7]
 80009e8:	460b      	mov	r3, r1
 80009ea:	72fb      	strb	r3, [r7, #11]
    CanardTxTransfer transfer_object = {
        .data_type_signature = data_type_signature,
        .data_type_id = data_type_id,
        .inout_transfer_id = inout_transfer_id,
        .priority = priority,
        .transfer_type = kind == CanardRequest ? CanardTransferTypeRequest : CanardTransferTypeResponse,
 80009ec:	f897 304c 	ldrb.w	r3, [r7, #76]	@ 0x4c
 80009f0:	2b01      	cmp	r3, #1
 80009f2:	bf0c      	ite	eq
 80009f4:	2301      	moveq	r3, #1
 80009f6:	2300      	movne	r3, #0
 80009f8:	b2db      	uxtb	r3, r3
    CanardTxTransfer transfer_object = {
 80009fa:	743b      	strb	r3, [r7, #16]
 80009fc:	e9d7 2300 	ldrd	r2, r3, [r7]
 8000a00:	e9c7 2306 	strd	r2, r3, [r7, #24]
 8000a04:	f897 3040 	ldrb.w	r3, [r7, #64]	@ 0x40
 8000a08:	b29b      	uxth	r3, r3
 8000a0a:	843b      	strh	r3, [r7, #32]
 8000a0c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8000a0e:	627b      	str	r3, [r7, #36]	@ 0x24
 8000a10:	f897 3048 	ldrb.w	r3, [r7, #72]	@ 0x48
 8000a14:	f887 3028 	strb.w	r3, [r7, #40]	@ 0x28
 8000a18:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8000a1a:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8000a1c:	f8b7 3054 	ldrh.w	r3, [r7, #84]	@ 0x54
 8000a20:	863b      	strh	r3, [r7, #48]	@ 0x30
#endif
#if CANARD_ENABLE_CANFD
        .canfd = canfd,
#endif
    };
    return canardRequestOrRespondObj(ins, destination_node_id, &transfer_object);
 8000a22:	f107 0210 	add.w	r2, r7, #16
 8000a26:	7afb      	ldrb	r3, [r7, #11]
 8000a28:	4619      	mov	r1, r3
 8000a2a:	68f8      	ldr	r0, [r7, #12]
 8000a2c:	f000 f805 	bl	8000a3a <canardRequestOrRespondObj>
 8000a30:	4603      	mov	r3, r0
}
 8000a32:	4618      	mov	r0, r3
 8000a34:	3738      	adds	r7, #56	@ 0x38
 8000a36:	46bd      	mov	sp, r7
 8000a38:	bd80      	pop	{r7, pc}

08000a3a <canardRequestOrRespondObj>:

int16_t canardRequestOrRespondObj(CanardInstance* ins, uint8_t destination_node_id, CanardTxTransfer* transfer_object)
{
 8000a3a:	b590      	push	{r4, r7, lr}
 8000a3c:	b087      	sub	sp, #28
 8000a3e:	af00      	add	r7, sp, #0
 8000a40:	60f8      	str	r0, [r7, #12]
 8000a42:	460b      	mov	r3, r1
 8000a44:	607a      	str	r2, [r7, #4]
 8000a46:	72fb      	strb	r3, [r7, #11]
    if (transfer_object->payload == NULL && transfer_object->payload_len > 0)
 8000a48:	687b      	ldr	r3, [r7, #4]
 8000a4a:	69db      	ldr	r3, [r3, #28]
 8000a4c:	2b00      	cmp	r3, #0
 8000a4e:	d106      	bne.n	8000a5e <canardRequestOrRespondObj+0x24>
 8000a50:	687b      	ldr	r3, [r7, #4]
 8000a52:	8c1b      	ldrh	r3, [r3, #32]
 8000a54:	2b00      	cmp	r3, #0
 8000a56:	d002      	beq.n	8000a5e <canardRequestOrRespondObj+0x24>
    {
        return -CANARD_ERROR_INVALID_ARGUMENT;
 8000a58:	f06f 0301 	mvn.w	r3, #1
 8000a5c:	e042      	b.n	8000ae4 <canardRequestOrRespondObj+0xaa>
    }
    if (transfer_object->priority > CANARD_TRANSFER_PRIORITY_LOWEST)
 8000a5e:	687b      	ldr	r3, [r7, #4]
 8000a60:	7e1b      	ldrb	r3, [r3, #24]
 8000a62:	2b1f      	cmp	r3, #31
 8000a64:	d902      	bls.n	8000a6c <canardRequestOrRespondObj+0x32>
    {
        return -CANARD_ERROR_INVALID_ARGUMENT;
 8000a66:	f06f 0301 	mvn.w	r3, #1
 8000a6a:	e03b      	b.n	8000ae4 <canardRequestOrRespondObj+0xaa>
    }
    if (canardGetLocalNodeID(ins) == 0)
 8000a6c:	68f8      	ldr	r0, [r7, #12]
 8000a6e:	f7ff fea3 	bl	80007b8 <canardGetLocalNodeID>
 8000a72:	4603      	mov	r3, r0
 8000a74:	2b00      	cmp	r3, #0
 8000a76:	d102      	bne.n	8000a7e <canardRequestOrRespondObj+0x44>
    {
        return -CANARD_ERROR_NODE_ID_NOT_SET;
 8000a78:	f06f 0303 	mvn.w	r3, #3
 8000a7c:	e032      	b.n	8000ae4 <canardRequestOrRespondObj+0xaa>
    }

    const uint32_t can_id = ((uint32_t) transfer_object->priority << 24U) | ((uint32_t) transfer_object->data_type_id << 16U) |
 8000a7e:	687b      	ldr	r3, [r7, #4]
 8000a80:	7e1b      	ldrb	r3, [r3, #24]
 8000a82:	061a      	lsls	r2, r3, #24
 8000a84:	687b      	ldr	r3, [r7, #4]
 8000a86:	8a1b      	ldrh	r3, [r3, #16]
 8000a88:	041b      	lsls	r3, r3, #16
 8000a8a:	431a      	orrs	r2, r3
                            ((uint32_t) transfer_object->transfer_type << 15U) | ((uint32_t) destination_node_id << 8U) |
 8000a8c:	687b      	ldr	r3, [r7, #4]
 8000a8e:	781b      	ldrb	r3, [r3, #0]
 8000a90:	03db      	lsls	r3, r3, #15
    const uint32_t can_id = ((uint32_t) transfer_object->priority << 24U) | ((uint32_t) transfer_object->data_type_id << 16U) |
 8000a92:	431a      	orrs	r2, r3
                            ((uint32_t) transfer_object->transfer_type << 15U) | ((uint32_t) destination_node_id << 8U) |
 8000a94:	7afb      	ldrb	r3, [r7, #11]
 8000a96:	021b      	lsls	r3, r3, #8
 8000a98:	ea42 0403 	orr.w	r4, r2, r3
                            (1U << 7U) | (uint32_t) canardGetLocalNodeID(ins);
 8000a9c:	68f8      	ldr	r0, [r7, #12]
 8000a9e:	f7ff fe8b 	bl	80007b8 <canardGetLocalNodeID>
 8000aa2:	4603      	mov	r3, r0
 8000aa4:	4323      	orrs	r3, r4
    const uint32_t can_id = ((uint32_t) transfer_object->priority << 24U) | ((uint32_t) transfer_object->data_type_id << 16U) |
 8000aa6:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8000aaa:	617b      	str	r3, [r7, #20]

    uint16_t crc = calculateCRC(transfer_object);
 8000aac:	6878      	ldr	r0, [r7, #4]
 8000aae:	f7ff ff71 	bl	8000994 <calculateCRC>
 8000ab2:	4603      	mov	r3, r0
 8000ab4:	827b      	strh	r3, [r7, #18]


    const int16_t result = enqueueTxFrames(ins, can_id, crc, transfer_object);
 8000ab6:	8a7a      	ldrh	r2, [r7, #18]
 8000ab8:	687b      	ldr	r3, [r7, #4]
 8000aba:	6979      	ldr	r1, [r7, #20]
 8000abc:	68f8      	ldr	r0, [r7, #12]
 8000abe:	f000 ff99 	bl	80019f4 <enqueueTxFrames>
 8000ac2:	4603      	mov	r3, r0
 8000ac4:	823b      	strh	r3, [r7, #16]

    if (result > 0 && transfer_object->transfer_type == CanardTransferTypeRequest)                      // Response Transfer ID must not be altered
 8000ac6:	f9b7 3010 	ldrsh.w	r3, [r7, #16]
 8000aca:	2b00      	cmp	r3, #0
 8000acc:	dd08      	ble.n	8000ae0 <canardRequestOrRespondObj+0xa6>
 8000ace:	687b      	ldr	r3, [r7, #4]
 8000ad0:	781b      	ldrb	r3, [r3, #0]
 8000ad2:	2b01      	cmp	r3, #1
 8000ad4:	d104      	bne.n	8000ae0 <canardRequestOrRespondObj+0xa6>
    {
        incrementTransferID(transfer_object->inout_transfer_id);
 8000ad6:	687b      	ldr	r3, [r7, #4]
 8000ad8:	695b      	ldr	r3, [r3, #20]
 8000ada:	4618      	mov	r0, r3
 8000adc:	f000 ff15 	bl	800190a <incrementTransferID>
    }

    return result;
 8000ae0:	f9b7 3010 	ldrsh.w	r3, [r7, #16]
}
 8000ae4:	4618      	mov	r0, r3
 8000ae6:	371c      	adds	r7, #28
 8000ae8:	46bd      	mov	sp, r7
 8000aea:	bd90      	pop	{r4, r7, pc}

08000aec <canardPeekTxQueue>:

CanardCANFrame* canardPeekTxQueue(const CanardInstance* ins)
{
 8000aec:	b480      	push	{r7}
 8000aee:	b083      	sub	sp, #12
 8000af0:	af00      	add	r7, sp, #0
 8000af2:	6078      	str	r0, [r7, #4]
    if (ins->tx_queue == NULL)
 8000af4:	687b      	ldr	r3, [r7, #4]
 8000af6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8000af8:	2b00      	cmp	r3, #0
 8000afa:	d101      	bne.n	8000b00 <canardPeekTxQueue+0x14>
    {
        return NULL;
 8000afc:	2300      	movs	r3, #0
 8000afe:	e002      	b.n	8000b06 <canardPeekTxQueue+0x1a>
    }
    return &ins->tx_queue->frame;
 8000b00:	687b      	ldr	r3, [r7, #4]
 8000b02:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8000b04:	3304      	adds	r3, #4
}
 8000b06:	4618      	mov	r0, r3
 8000b08:	370c      	adds	r7, #12
 8000b0a:	46bd      	mov	sp, r7
 8000b0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b10:	4770      	bx	lr

08000b12 <canardPopTxQueue>:

void canardPopTxQueue(CanardInstance* ins)
{
 8000b12:	b580      	push	{r7, lr}
 8000b14:	b084      	sub	sp, #16
 8000b16:	af00      	add	r7, sp, #0
 8000b18:	6078      	str	r0, [r7, #4]
    CanardTxQueueItem* item = ins->tx_queue;
 8000b1a:	687b      	ldr	r3, [r7, #4]
 8000b1c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8000b1e:	60fb      	str	r3, [r7, #12]
    ins->tx_queue = item->next;
 8000b20:	68fb      	ldr	r3, [r7, #12]
 8000b22:	681a      	ldr	r2, [r3, #0]
 8000b24:	687b      	ldr	r3, [r7, #4]
 8000b26:	625a      	str	r2, [r3, #36]	@ 0x24
    freeBlock(&ins->allocator, item);
 8000b28:	687b      	ldr	r3, [r7, #4]
 8000b2a:	330c      	adds	r3, #12
 8000b2c:	68f9      	ldr	r1, [r7, #12]
 8000b2e:	4618      	mov	r0, r3
 8000b30:	f001 fdf1 	bl	8002716 <freeBlock>
}
 8000b34:	bf00      	nop
 8000b36:	3710      	adds	r7, #16
 8000b38:	46bd      	mov	sp, r7
 8000b3a:	bd80      	pop	{r7, pc}

08000b3c <canardHandleRxFrame>:

int16_t canardHandleRxFrame(CanardInstance* ins, const CanardCANFrame* frame, uint64_t timestamp_usec)
{
 8000b3c:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8000b40:	b09f      	sub	sp, #124	@ 0x7c
 8000b42:	af02      	add	r7, sp, #8
 8000b44:	60f8      	str	r0, [r7, #12]
 8000b46:	60b9      	str	r1, [r7, #8]
 8000b48:	e9c7 2300 	strd	r2, r3, [r7]
    const CanardTransferType transfer_type = extractTransferType(frame->id);
 8000b4c:	68bb      	ldr	r3, [r7, #8]
 8000b4e:	681b      	ldr	r3, [r3, #0]
 8000b50:	4618      	mov	r0, r3
 8000b52:	f001 f956 	bl	8001e02 <extractTransferType>
 8000b56:	4603      	mov	r3, r0
 8000b58:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
    const uint8_t destination_node_id = (transfer_type == CanardTransferTypeBroadcast) ?
 8000b5c:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 8000b60:	2b02      	cmp	r3, #2
 8000b62:	d007      	beq.n	8000b74 <canardHandleRxFrame+0x38>
                                        (uint8_t)CANARD_BROADCAST_NODE_ID :
                                        DEST_ID_FROM_ID(frame->id);
 8000b64:	68bb      	ldr	r3, [r7, #8]
 8000b66:	681b      	ldr	r3, [r3, #0]
 8000b68:	0a1b      	lsrs	r3, r3, #8
 8000b6a:	b2db      	uxtb	r3, r3
    const uint8_t destination_node_id = (transfer_type == CanardTransferTypeBroadcast) ?
 8000b6c:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8000b70:	b2db      	uxtb	r3, r3
 8000b72:	e000      	b.n	8000b76 <canardHandleRxFrame+0x3a>
 8000b74:	2300      	movs	r3, #0
 8000b76:	f887 3056 	strb.w	r3, [r7, #86]	@ 0x56

    // TODO: This function should maintain statistics of transfer errors and such.

    if ((frame->id & CANARD_CAN_FRAME_EFF) == 0 ||
 8000b7a:	68bb      	ldr	r3, [r7, #8]
 8000b7c:	681b      	ldr	r3, [r3, #0]
 8000b7e:	2b00      	cmp	r3, #0
 8000b80:	da0f      	bge.n	8000ba2 <canardHandleRxFrame+0x66>
        (frame->id & CANARD_CAN_FRAME_RTR) != 0 ||
 8000b82:	68bb      	ldr	r3, [r7, #8]
 8000b84:	681b      	ldr	r3, [r3, #0]
 8000b86:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
    if ((frame->id & CANARD_CAN_FRAME_EFF) == 0 ||
 8000b8a:	2b00      	cmp	r3, #0
 8000b8c:	d109      	bne.n	8000ba2 <canardHandleRxFrame+0x66>
        (frame->id & CANARD_CAN_FRAME_ERR) != 0 ||
 8000b8e:	68bb      	ldr	r3, [r7, #8]
 8000b90:	681b      	ldr	r3, [r3, #0]
 8000b92:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
        (frame->id & CANARD_CAN_FRAME_RTR) != 0 ||
 8000b96:	2b00      	cmp	r3, #0
 8000b98:	d103      	bne.n	8000ba2 <canardHandleRxFrame+0x66>
        (frame->data_len < 1))
 8000b9a:	68bb      	ldr	r3, [r7, #8]
 8000b9c:	7b1b      	ldrb	r3, [r3, #12]
        (frame->id & CANARD_CAN_FRAME_ERR) != 0 ||
 8000b9e:	2b00      	cmp	r3, #0
 8000ba0:	d102      	bne.n	8000ba8 <canardHandleRxFrame+0x6c>
    {
        return -CANARD_ERROR_RX_INCOMPATIBLE_PACKET;
 8000ba2:	f06f 0309 	mvn.w	r3, #9
 8000ba6:	e361      	b.n	800126c <canardHandleRxFrame+0x730>
    }

    if (transfer_type != CanardTransferTypeBroadcast &&
 8000ba8:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 8000bac:	2b02      	cmp	r3, #2
 8000bae:	d00b      	beq.n	8000bc8 <canardHandleRxFrame+0x8c>
        destination_node_id != canardGetLocalNodeID(ins))
 8000bb0:	68f8      	ldr	r0, [r7, #12]
 8000bb2:	f7ff fe01 	bl	80007b8 <canardGetLocalNodeID>
 8000bb6:	4603      	mov	r3, r0
 8000bb8:	461a      	mov	r2, r3
    if (transfer_type != CanardTransferTypeBroadcast &&
 8000bba:	f897 3056 	ldrb.w	r3, [r7, #86]	@ 0x56
 8000bbe:	4293      	cmp	r3, r2
 8000bc0:	d002      	beq.n	8000bc8 <canardHandleRxFrame+0x8c>
    {
        return -CANARD_ERROR_RX_WRONG_ADDRESS;
 8000bc2:	f06f 030a 	mvn.w	r3, #10
 8000bc6:	e351      	b.n	800126c <canardHandleRxFrame+0x730>
    }

    const uint8_t priority = PRIORITY_FROM_ID(frame->id);
 8000bc8:	68bb      	ldr	r3, [r7, #8]
 8000bca:	681b      	ldr	r3, [r3, #0]
 8000bcc:	0e1b      	lsrs	r3, r3, #24
 8000bce:	b2db      	uxtb	r3, r3
 8000bd0:	f003 031f 	and.w	r3, r3, #31
 8000bd4:	f887 3055 	strb.w	r3, [r7, #85]	@ 0x55
    const uint8_t source_node_id = SOURCE_ID_FROM_ID(frame->id);
 8000bd8:	68bb      	ldr	r3, [r7, #8]
 8000bda:	681b      	ldr	r3, [r3, #0]
 8000bdc:	b2db      	uxtb	r3, r3
 8000bde:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8000be2:	f887 3054 	strb.w	r3, [r7, #84]	@ 0x54
    const uint16_t data_type_id = extractDataType(frame->id);
 8000be6:	68bb      	ldr	r3, [r7, #8]
 8000be8:	681b      	ldr	r3, [r3, #0]
 8000bea:	4618      	mov	r0, r3
 8000bec:	f001 f8e9 	bl	8001dc2 <extractDataType>
 8000bf0:	4603      	mov	r3, r0
 8000bf2:	f8a7 3052 	strh.w	r3, [r7, #82]	@ 0x52
    // printf("Transfer Type: %u, Received Data ID: %u\r\n", (uint32_t)transfer_type, (uint32_t)data_type_id);
    const uint32_t transfer_descriptor =
            MAKE_TRANSFER_DESCRIPTOR(data_type_id, transfer_type, source_node_id, destination_node_id);
 8000bf6:	f8b7 2052 	ldrh.w	r2, [r7, #82]	@ 0x52
 8000bfa:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 8000bfe:	041b      	lsls	r3, r3, #16
 8000c00:	431a      	orrs	r2, r3
 8000c02:	f897 3054 	ldrb.w	r3, [r7, #84]	@ 0x54
 8000c06:	049b      	lsls	r3, r3, #18
 8000c08:	431a      	orrs	r2, r3
 8000c0a:	f897 3056 	ldrb.w	r3, [r7, #86]	@ 0x56
 8000c0e:	065b      	lsls	r3, r3, #25
    const uint32_t transfer_descriptor =
 8000c10:	4313      	orrs	r3, r2
 8000c12:	64fb      	str	r3, [r7, #76]	@ 0x4c

    const uint8_t tail_byte = frame->data[frame->data_len - 1];
 8000c14:	68bb      	ldr	r3, [r7, #8]
 8000c16:	7b1b      	ldrb	r3, [r3, #12]
 8000c18:	3b01      	subs	r3, #1
 8000c1a:	68ba      	ldr	r2, [r7, #8]
 8000c1c:	4413      	add	r3, r2
 8000c1e:	791b      	ldrb	r3, [r3, #4]
 8000c20:	f887 304b 	strb.w	r3, [r7, #75]	@ 0x4b
        // printf("IS END\r\n");
    } else {
        // printf("NOT END\r\n");
    }

    uint64_t data_type_signature = 0;
 8000c24:	f04f 0200 	mov.w	r2, #0
 8000c28:	f04f 0300 	mov.w	r3, #0
 8000c2c:	e9c7 230c 	strd	r2, r3, [r7, #48]	@ 0x30
    CanardRxState* rx_state = NULL;
 8000c30:	2300      	movs	r3, #0
 8000c32:	66fb      	str	r3, [r7, #108]	@ 0x6c

    if (IS_START_OF_TRANSFER(tail_byte))
 8000c34:	f897 304b 	ldrb.w	r3, [r7, #75]	@ 0x4b
 8000c38:	09db      	lsrs	r3, r3, #7
 8000c3a:	b2db      	uxtb	r3, r3
 8000c3c:	f003 0301 	and.w	r3, r3, #1
 8000c40:	2b00      	cmp	r3, #0
 8000c42:	d01e      	beq.n	8000c82 <canardHandleRxFrame+0x146>
    {

        if (ins->should_accept(ins, &data_type_signature, data_type_id, transfer_type, source_node_id))
 8000c44:	68fb      	ldr	r3, [r7, #12]
 8000c46:	685e      	ldr	r6, [r3, #4]
 8000c48:	f897 0057 	ldrb.w	r0, [r7, #87]	@ 0x57
 8000c4c:	f8b7 2052 	ldrh.w	r2, [r7, #82]	@ 0x52
 8000c50:	f107 0130 	add.w	r1, r7, #48	@ 0x30
 8000c54:	f897 3054 	ldrb.w	r3, [r7, #84]	@ 0x54
 8000c58:	9300      	str	r3, [sp, #0]
 8000c5a:	4603      	mov	r3, r0
 8000c5c:	68f8      	ldr	r0, [r7, #12]
 8000c5e:	47b0      	blx	r6
 8000c60:	4603      	mov	r3, r0
 8000c62:	2b00      	cmp	r3, #0
 8000c64:	d00a      	beq.n	8000c7c <canardHandleRxFrame+0x140>
        {
            rx_state = traverseRxStates(ins, transfer_descriptor);
 8000c66:	6cf9      	ldr	r1, [r7, #76]	@ 0x4c
 8000c68:	68f8      	ldr	r0, [r7, #12]
 8000c6a:	f001 f8ee 	bl	8001e4a <traverseRxStates>
 8000c6e:	66f8      	str	r0, [r7, #108]	@ 0x6c

            if(rx_state == NULL)
 8000c70:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8000c72:	2b00      	cmp	r3, #0
 8000c74:	d110      	bne.n	8000c98 <canardHandleRxFrame+0x15c>
            {
                return -CANARD_ERROR_OUT_OF_MEMORY;
 8000c76:	f06f 0302 	mvn.w	r3, #2
 8000c7a:	e2f7      	b.n	800126c <canardHandleRxFrame+0x730>
            }
        }
        else
        {
            return -CANARD_ERROR_RX_NOT_WANTED;
 8000c7c:	f06f 030b 	mvn.w	r3, #11
 8000c80:	e2f4      	b.n	800126c <canardHandleRxFrame+0x730>
        }
    }
    else
    {
        rx_state = findRxState(ins, transfer_descriptor);
 8000c82:	6cf9      	ldr	r1, [r7, #76]	@ 0x4c
 8000c84:	68f8      	ldr	r0, [r7, #12]
 8000c86:	f001 f90f 	bl	8001ea8 <findRxState>
 8000c8a:	66f8      	str	r0, [r7, #108]	@ 0x6c

        if (rx_state == NULL)
 8000c8c:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8000c8e:	2b00      	cmp	r3, #0
 8000c90:	d102      	bne.n	8000c98 <canardHandleRxFrame+0x15c>
        {
            return -CANARD_ERROR_RX_MISSED_START;
 8000c92:	f06f 030c 	mvn.w	r3, #12
 8000c96:	e2e9      	b.n	800126c <canardHandleRxFrame+0x730>
    }

    CANARD_ASSERT(rx_state != NULL);    // All paths that lead to NULL should be terminated with return above

    // Resolving the state flags:
    const bool not_initialized = rx_state->timestamp_usec == 0;
 8000c98:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8000c9a:	e9d3 2302 	ldrd	r2, r3, [r3, #8]
 8000c9e:	4313      	orrs	r3, r2
 8000ca0:	2b00      	cmp	r3, #0
 8000ca2:	bf0c      	ite	eq
 8000ca4:	2301      	moveq	r3, #1
 8000ca6:	2300      	movne	r3, #0
 8000ca8:	f887 304a 	strb.w	r3, [r7, #74]	@ 0x4a
    const bool tid_timed_out = (timestamp_usec - rx_state->timestamp_usec) > TRANSFER_TIMEOUT_USEC;
 8000cac:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8000cae:	e9d3 2302 	ldrd	r2, r3, [r3, #8]
 8000cb2:	e9d7 0100 	ldrd	r0, r1, [r7]
 8000cb6:	ebb0 0802 	subs.w	r8, r0, r2
 8000cba:	eb61 0903 	sbc.w	r9, r1, r3
 8000cbe:	4ba9      	ldr	r3, [pc, #676]	@ (8000f64 <canardHandleRxFrame+0x428>)
 8000cc0:	4598      	cmp	r8, r3
 8000cc2:	f179 0300 	sbcs.w	r3, r9, #0
 8000cc6:	bf2c      	ite	cs
 8000cc8:	2301      	movcs	r3, #1
 8000cca:	2300      	movcc	r3, #0
 8000ccc:	f887 3049 	strb.w	r3, [r7, #73]	@ 0x49
    const bool same_iface = frame->iface_id == rx_state->iface_id;
 8000cd0:	68bb      	ldr	r3, [r7, #8]
 8000cd2:	7b5a      	ldrb	r2, [r3, #13]
 8000cd4:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8000cd6:	7e9b      	ldrb	r3, [r3, #26]
 8000cd8:	429a      	cmp	r2, r3
 8000cda:	bf0c      	ite	eq
 8000cdc:	2301      	moveq	r3, #1
 8000cde:	2300      	movne	r3, #0
 8000ce0:	f887 3048 	strb.w	r3, [r7, #72]	@ 0x48
    const bool first_frame = IS_START_OF_TRANSFER(tail_byte);
 8000ce4:	f897 304b 	ldrb.w	r3, [r7, #75]	@ 0x4b
 8000ce8:	09db      	lsrs	r3, r3, #7
 8000cea:	b2db      	uxtb	r3, r3
 8000cec:	f003 0301 	and.w	r3, r3, #1
 8000cf0:	2b00      	cmp	r3, #0
 8000cf2:	bf14      	ite	ne
 8000cf4:	2301      	movne	r3, #1
 8000cf6:	2300      	moveq	r3, #0
 8000cf8:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
    const bool not_previous_tid =
        computeTransferIDForwardDistance((uint8_t) rx_state->transfer_id, TRANSFER_ID_FROM_TAIL_BYTE(tail_byte)) > 1;
 8000cfc:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8000cfe:	7ddb      	ldrb	r3, [r3, #23]
 8000d00:	f3c3 0384 	ubfx	r3, r3, #2, #5
 8000d04:	b2db      	uxtb	r3, r3
 8000d06:	461a      	mov	r2, r3
 8000d08:	f897 304b 	ldrb.w	r3, [r7, #75]	@ 0x4b
 8000d0c:	f003 031f 	and.w	r3, r3, #31
 8000d10:	b2db      	uxtb	r3, r3
 8000d12:	4619      	mov	r1, r3
 8000d14:	4610      	mov	r0, r2
 8000d16:	f000 fdd9 	bl	80018cc <computeTransferIDForwardDistance>
 8000d1a:	4603      	mov	r3, r0
    const bool not_previous_tid =
 8000d1c:	2b01      	cmp	r3, #1
 8000d1e:	bfcc      	ite	gt
 8000d20:	2301      	movgt	r3, #1
 8000d22:	2300      	movle	r3, #0
 8000d24:	f887 3046 	strb.w	r3, [r7, #70]	@ 0x46
    const bool iface_switch_allowed = (timestamp_usec - rx_state->timestamp_usec) > IFACE_SWITCH_DELAY_USEC;
 8000d28:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8000d2a:	e9d3 2302 	ldrd	r2, r3, [r3, #8]
 8000d2e:	e9d7 0100 	ldrd	r0, r1, [r7]
 8000d32:	1a84      	subs	r4, r0, r2
 8000d34:	eb61 0503 	sbc.w	r5, r1, r3
 8000d38:	4b8b      	ldr	r3, [pc, #556]	@ (8000f68 <canardHandleRxFrame+0x42c>)
 8000d3a:	429c      	cmp	r4, r3
 8000d3c:	f175 0300 	sbcs.w	r3, r5, #0
 8000d40:	bf2c      	ite	cs
 8000d42:	2301      	movcs	r3, #1
 8000d44:	2300      	movcc	r3, #0
 8000d46:	f887 3045 	strb.w	r3, [r7, #69]	@ 0x45
    const bool non_wrapped_tid = computeTransferIDForwardDistance(TRANSFER_ID_FROM_TAIL_BYTE(tail_byte), (uint8_t) rx_state->transfer_id) < (1 << (TRANSFER_ID_BIT_LEN-1));
 8000d4a:	f897 304b 	ldrb.w	r3, [r7, #75]	@ 0x4b
 8000d4e:	f003 031f 	and.w	r3, r3, #31
 8000d52:	b2da      	uxtb	r2, r3
 8000d54:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8000d56:	7ddb      	ldrb	r3, [r3, #23]
 8000d58:	f3c3 0384 	ubfx	r3, r3, #2, #5
 8000d5c:	b2db      	uxtb	r3, r3
 8000d5e:	4619      	mov	r1, r3
 8000d60:	4610      	mov	r0, r2
 8000d62:	f000 fdb3 	bl	80018cc <computeTransferIDForwardDistance>
 8000d66:	4603      	mov	r3, r0
 8000d68:	2b0f      	cmp	r3, #15
 8000d6a:	bfd4      	ite	le
 8000d6c:	2301      	movle	r3, #1
 8000d6e:	2300      	movgt	r3, #0
 8000d70:	f887 3044 	strb.w	r3, [r7, #68]	@ 0x44
    const bool incomplete_frame = rx_state->buffer_blocks != CANARD_BUFFER_IDX_NONE;
 8000d74:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8000d76:	685b      	ldr	r3, [r3, #4]
 8000d78:	2b00      	cmp	r3, #0
 8000d7a:	bf14      	ite	ne
 8000d7c:	2301      	movne	r3, #1
 8000d7e:	2300      	moveq	r3, #0
 8000d80:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43

    const bool need_restart =
            (not_initialized) ||
            (tid_timed_out) ||
            (same_iface && first_frame && (not_previous_tid || incomplete_frame)) ||
 8000d84:	f897 304a 	ldrb.w	r3, [r7, #74]	@ 0x4a
 8000d88:	2b00      	cmp	r3, #0
 8000d8a:	d11f      	bne.n	8000dcc <canardHandleRxFrame+0x290>
            (not_initialized) ||
 8000d8c:	f897 3049 	ldrb.w	r3, [r7, #73]	@ 0x49
 8000d90:	2b00      	cmp	r3, #0
 8000d92:	d11b      	bne.n	8000dcc <canardHandleRxFrame+0x290>
            (tid_timed_out) ||
 8000d94:	f897 3048 	ldrb.w	r3, [r7, #72]	@ 0x48
 8000d98:	2b00      	cmp	r3, #0
 8000d9a:	d00b      	beq.n	8000db4 <canardHandleRxFrame+0x278>
            (same_iface && first_frame && (not_previous_tid || incomplete_frame)) ||
 8000d9c:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 8000da0:	2b00      	cmp	r3, #0
 8000da2:	d007      	beq.n	8000db4 <canardHandleRxFrame+0x278>
 8000da4:	f897 3046 	ldrb.w	r3, [r7, #70]	@ 0x46
 8000da8:	2b00      	cmp	r3, #0
 8000daa:	d10f      	bne.n	8000dcc <canardHandleRxFrame+0x290>
 8000dac:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 8000db0:	2b00      	cmp	r3, #0
 8000db2:	d10b      	bne.n	8000dcc <canardHandleRxFrame+0x290>
 8000db4:	f897 3045 	ldrb.w	r3, [r7, #69]	@ 0x45
 8000db8:	2b00      	cmp	r3, #0
 8000dba:	d009      	beq.n	8000dd0 <canardHandleRxFrame+0x294>
            (iface_switch_allowed && first_frame && non_wrapped_tid);
 8000dbc:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 8000dc0:	2b00      	cmp	r3, #0
 8000dc2:	d005      	beq.n	8000dd0 <canardHandleRxFrame+0x294>
 8000dc4:	f897 3044 	ldrb.w	r3, [r7, #68]	@ 0x44
 8000dc8:	2b00      	cmp	r3, #0
 8000dca:	d001      	beq.n	8000dd0 <canardHandleRxFrame+0x294>
            (same_iface && first_frame && (not_previous_tid || incomplete_frame)) ||
 8000dcc:	2301      	movs	r3, #1
 8000dce:	e000      	b.n	8000dd2 <canardHandleRxFrame+0x296>
 8000dd0:	2300      	movs	r3, #0
    const bool need_restart =
 8000dd2:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
 8000dd6:	f897 3042 	ldrb.w	r3, [r7, #66]	@ 0x42
 8000dda:	f003 0301 	and.w	r3, r3, #1
 8000dde:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42

    if (need_restart)
 8000de2:	f897 3042 	ldrb.w	r3, [r7, #66]	@ 0x42
 8000de6:	2b00      	cmp	r3, #0
 8000de8:	d02f      	beq.n	8000e4a <canardHandleRxFrame+0x30e>
    {
        rx_state->transfer_id = TRANSFER_ID_FROM_TAIL_BYTE(tail_byte);
 8000dea:	f897 304b 	ldrb.w	r3, [r7, #75]	@ 0x4b
 8000dee:	f003 031f 	and.w	r3, r3, #31
 8000df2:	b2d9      	uxtb	r1, r3
 8000df4:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8000df6:	7dd3      	ldrb	r3, [r2, #23]
 8000df8:	f361 0386 	bfi	r3, r1, #2, #5
 8000dfc:	75d3      	strb	r3, [r2, #23]
        rx_state->next_toggle = 0;
 8000dfe:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8000e00:	7dd3      	ldrb	r3, [r2, #23]
 8000e02:	f36f 13c7 	bfc	r3, #7, #1
 8000e06:	75d3      	strb	r3, [r2, #23]
        releaseStatePayload(ins, rx_state);
 8000e08:	6ef9      	ldr	r1, [r7, #108]	@ 0x6c
 8000e0a:	68f8      	ldr	r0, [r7, #12]
 8000e0c:	f001 f8b6 	bl	8001f7c <releaseStatePayload>
        rx_state->iface_id = frame->iface_id;
 8000e10:	68bb      	ldr	r3, [r7, #8]
 8000e12:	7b5a      	ldrb	r2, [r3, #13]
 8000e14:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8000e16:	769a      	strb	r2, [r3, #26]
        if (!IS_START_OF_TRANSFER(tail_byte))
 8000e18:	f897 304b 	ldrb.w	r3, [r7, #75]	@ 0x4b
 8000e1c:	09db      	lsrs	r3, r3, #7
 8000e1e:	b2db      	uxtb	r3, r3
 8000e20:	f003 0301 	and.w	r3, r3, #1
 8000e24:	2b00      	cmp	r3, #0
 8000e26:	d110      	bne.n	8000e4a <canardHandleRxFrame+0x30e>
        {
            rx_state->transfer_id++;
 8000e28:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8000e2a:	7ddb      	ldrb	r3, [r3, #23]
 8000e2c:	f3c3 0384 	ubfx	r3, r3, #2, #5
 8000e30:	b2db      	uxtb	r3, r3
 8000e32:	3301      	adds	r3, #1
 8000e34:	f003 031f 	and.w	r3, r3, #31
 8000e38:	b2d9      	uxtb	r1, r3
 8000e3a:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8000e3c:	7dd3      	ldrb	r3, [r2, #23]
 8000e3e:	f361 0386 	bfi	r3, r1, #2, #5
 8000e42:	75d3      	strb	r3, [r2, #23]
            return -CANARD_ERROR_RX_MISSED_START;
 8000e44:	f06f 030c 	mvn.w	r3, #12
 8000e48:	e210      	b.n	800126c <canardHandleRxFrame+0x730>
        }
    }

    if (frame->iface_id != rx_state->iface_id)
 8000e4a:	68bb      	ldr	r3, [r7, #8]
 8000e4c:	7b5a      	ldrb	r2, [r3, #13]
 8000e4e:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8000e50:	7e9b      	ldrb	r3, [r3, #26]
 8000e52:	429a      	cmp	r2, r3
 8000e54:	d001      	beq.n	8000e5a <canardHandleRxFrame+0x31e>
    {
        // drop frame if coming from unexpected interface
        return CANARD_OK;
 8000e56:	2300      	movs	r3, #0
 8000e58:	e208      	b.n	800126c <canardHandleRxFrame+0x730>
    }

    if (IS_START_OF_TRANSFER(tail_byte) && IS_END_OF_TRANSFER(tail_byte)) // single frame transfer
 8000e5a:	f897 304b 	ldrb.w	r3, [r7, #75]	@ 0x4b
 8000e5e:	09db      	lsrs	r3, r3, #7
 8000e60:	b2db      	uxtb	r3, r3
 8000e62:	f003 0301 	and.w	r3, r3, #1
 8000e66:	2b00      	cmp	r3, #0
 8000e68:	d041      	beq.n	8000eee <canardHandleRxFrame+0x3b2>
 8000e6a:	f897 304b 	ldrb.w	r3, [r7, #75]	@ 0x4b
 8000e6e:	099b      	lsrs	r3, r3, #6
 8000e70:	b2db      	uxtb	r3, r3
 8000e72:	f003 0301 	and.w	r3, r3, #1
 8000e76:	2b00      	cmp	r3, #0
 8000e78:	d039      	beq.n	8000eee <canardHandleRxFrame+0x3b2>
    {
        rx_state->timestamp_usec = timestamp_usec;
 8000e7a:	6ef9      	ldr	r1, [r7, #108]	@ 0x6c
 8000e7c:	e9d7 2300 	ldrd	r2, r3, [r7]
 8000e80:	e9c1 2302 	strd	r2, r3, [r1, #8]
        CanardRxTransfer rx_transfer = {
 8000e84:	f107 0310 	add.w	r3, r7, #16
 8000e88:	2220      	movs	r2, #32
 8000e8a:	2100      	movs	r1, #0
 8000e8c:	4618      	mov	r0, r3
 8000e8e:	f006 fcf7 	bl	8007880 <memset>
 8000e92:	e9d7 2300 	ldrd	r2, r3, [r7]
 8000e96:	e9c7 2304 	strd	r2, r3, [r7, #16]
            .timestamp_usec = timestamp_usec,
            .payload_head = frame->data,
 8000e9a:	68bb      	ldr	r3, [r7, #8]
 8000e9c:	3304      	adds	r3, #4
        CanardRxTransfer rx_transfer = {
 8000e9e:	61bb      	str	r3, [r7, #24]
            .payload_len = (uint8_t)(frame->data_len - 1U),
 8000ea0:	68bb      	ldr	r3, [r7, #8]
 8000ea2:	7b1b      	ldrb	r3, [r3, #12]
 8000ea4:	3b01      	subs	r3, #1
 8000ea6:	b2db      	uxtb	r3, r3
        CanardRxTransfer rx_transfer = {
 8000ea8:	84bb      	strh	r3, [r7, #36]	@ 0x24
 8000eaa:	f8b7 3052 	ldrh.w	r3, [r7, #82]	@ 0x52
 8000eae:	84fb      	strh	r3, [r7, #38]	@ 0x26
 8000eb0:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 8000eb4:	f887 3028 	strb.w	r3, [r7, #40]	@ 0x28
            .data_type_id = data_type_id,
            .transfer_type = (uint8_t)transfer_type,
            .transfer_id = TRANSFER_ID_FROM_TAIL_BYTE(tail_byte),
 8000eb8:	f897 304b 	ldrb.w	r3, [r7, #75]	@ 0x4b
 8000ebc:	f003 031f 	and.w	r3, r3, #31
 8000ec0:	b2db      	uxtb	r3, r3
        CanardRxTransfer rx_transfer = {
 8000ec2:	f887 3029 	strb.w	r3, [r7, #41]	@ 0x29
 8000ec6:	f897 3055 	ldrb.w	r3, [r7, #85]	@ 0x55
 8000eca:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 8000ece:	f897 3054 	ldrb.w	r3, [r7, #84]	@ 0x54
 8000ed2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
#elif CANARD_ENABLE_TAO_OPTION
            .tao = !ins->tao_disabled
#endif
        };

        ins->on_reception(ins, &rx_transfer);
 8000ed6:	68fb      	ldr	r3, [r7, #12]
 8000ed8:	689b      	ldr	r3, [r3, #8]
 8000eda:	f107 0210 	add.w	r2, r7, #16
 8000ede:	4611      	mov	r1, r2
 8000ee0:	68f8      	ldr	r0, [r7, #12]
 8000ee2:	4798      	blx	r3

        prepareForNextTransfer(rx_state);
 8000ee4:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 8000ee6:	f000 ff4a 	bl	8001d7e <prepareForNextTransfer>
        return CANARD_OK;
 8000eea:	2300      	movs	r3, #0
 8000eec:	e1be      	b.n	800126c <canardHandleRxFrame+0x730>
    }

    if (TOGGLE_BIT(tail_byte) != rx_state->next_toggle)
 8000eee:	f897 304b 	ldrb.w	r3, [r7, #75]	@ 0x4b
 8000ef2:	095b      	lsrs	r3, r3, #5
 8000ef4:	b2db      	uxtb	r3, r3
 8000ef6:	f003 0301 	and.w	r3, r3, #1
 8000efa:	2b00      	cmp	r3, #0
 8000efc:	bf14      	ite	ne
 8000efe:	2301      	movne	r3, #1
 8000f00:	2300      	moveq	r3, #0
 8000f02:	b2db      	uxtb	r3, r3
 8000f04:	461a      	mov	r2, r3
 8000f06:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8000f08:	7ddb      	ldrb	r3, [r3, #23]
 8000f0a:	f3c3 13c0 	ubfx	r3, r3, #7, #1
 8000f0e:	b2db      	uxtb	r3, r3
 8000f10:	429a      	cmp	r2, r3
 8000f12:	d002      	beq.n	8000f1a <canardHandleRxFrame+0x3de>
    {
        return -CANARD_ERROR_RX_WRONG_TOGGLE;
 8000f14:	f06f 030d 	mvn.w	r3, #13
 8000f18:	e1a8      	b.n	800126c <canardHandleRxFrame+0x730>
    }

    if (TRANSFER_ID_FROM_TAIL_BYTE(tail_byte) != rx_state->transfer_id)
 8000f1a:	f897 304b 	ldrb.w	r3, [r7, #75]	@ 0x4b
 8000f1e:	f003 031f 	and.w	r3, r3, #31
 8000f22:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8000f24:	7dd2      	ldrb	r2, [r2, #23]
 8000f26:	f3c2 0284 	ubfx	r2, r2, #2, #5
 8000f2a:	b2d2      	uxtb	r2, r2
 8000f2c:	4293      	cmp	r3, r2
 8000f2e:	d002      	beq.n	8000f36 <canardHandleRxFrame+0x3fa>
    {
        return -CANARD_ERROR_RX_UNEXPECTED_TID;
 8000f30:	f06f 030e 	mvn.w	r3, #14
 8000f34:	e19a      	b.n	800126c <canardHandleRxFrame+0x730>
    }

    if (IS_START_OF_TRANSFER(tail_byte) && !IS_END_OF_TRANSFER(tail_byte))      // Beginning of multi frame transfer
 8000f36:	f897 304b 	ldrb.w	r3, [r7, #75]	@ 0x4b
 8000f3a:	09db      	lsrs	r3, r3, #7
 8000f3c:	b2db      	uxtb	r3, r3
 8000f3e:	f003 0301 	and.w	r3, r3, #1
 8000f42:	2b00      	cmp	r3, #0
 8000f44:	d060      	beq.n	8001008 <canardHandleRxFrame+0x4cc>
 8000f46:	f897 304b 	ldrb.w	r3, [r7, #75]	@ 0x4b
 8000f4a:	099b      	lsrs	r3, r3, #6
 8000f4c:	b2db      	uxtb	r3, r3
 8000f4e:	f003 0301 	and.w	r3, r3, #1
 8000f52:	2b00      	cmp	r3, #0
 8000f54:	d158      	bne.n	8001008 <canardHandleRxFrame+0x4cc>
    {
        if (frame->data_len <= 3)
 8000f56:	68bb      	ldr	r3, [r7, #8]
 8000f58:	7b1b      	ldrb	r3, [r3, #12]
 8000f5a:	2b03      	cmp	r3, #3
 8000f5c:	d806      	bhi.n	8000f6c <canardHandleRxFrame+0x430>
        {
            return -CANARD_ERROR_RX_SHORT_FRAME;
 8000f5e:	f06f 030f 	mvn.w	r3, #15
 8000f62:	e183      	b.n	800126c <canardHandleRxFrame+0x730>
 8000f64:	001e8481 	.word	0x001e8481
 8000f68:	000f4241 	.word	0x000f4241
        }

        // take off the crc and store the payload
        rx_state->timestamp_usec = timestamp_usec;
 8000f6c:	6ef9      	ldr	r1, [r7, #108]	@ 0x6c
 8000f6e:	e9d7 2300 	ldrd	r2, r3, [r7]
 8000f72:	e9c1 2302 	strd	r2, r3, [r1, #8]
        rx_state->payload_len = 0;
 8000f76:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8000f78:	8ad3      	ldrh	r3, [r2, #22]
 8000f7a:	f36f 0309 	bfc	r3, #0, #10
 8000f7e:	82d3      	strh	r3, [r2, #22]
        const int16_t ret = bufferBlockPushBytes(&ins->allocator, rx_state, frame->data + 2,
 8000f80:	68fb      	ldr	r3, [r7, #12]
 8000f82:	f103 000c 	add.w	r0, r3, #12
 8000f86:	68bb      	ldr	r3, [r7, #8]
 8000f88:	3304      	adds	r3, #4
 8000f8a:	1c9a      	adds	r2, r3, #2
                                                 (uint8_t) (frame->data_len - 3));
 8000f8c:	68bb      	ldr	r3, [r7, #8]
 8000f8e:	7b1b      	ldrb	r3, [r3, #12]
        const int16_t ret = bufferBlockPushBytes(&ins->allocator, rx_state, frame->data + 2,
 8000f90:	3b03      	subs	r3, #3
 8000f92:	b2db      	uxtb	r3, r3
 8000f94:	6ef9      	ldr	r1, [r7, #108]	@ 0x6c
 8000f96:	f001 f825 	bl	8001fe4 <bufferBlockPushBytes>
 8000f9a:	4603      	mov	r3, r0
 8000f9c:	f8a7 3040 	strh.w	r3, [r7, #64]	@ 0x40
        if (ret < 0)
 8000fa0:	f9b7 3040 	ldrsh.w	r3, [r7, #64]	@ 0x40
 8000fa4:	2b00      	cmp	r3, #0
 8000fa6:	da09      	bge.n	8000fbc <canardHandleRxFrame+0x480>
        {
            releaseStatePayload(ins, rx_state);
 8000fa8:	6ef9      	ldr	r1, [r7, #108]	@ 0x6c
 8000faa:	68f8      	ldr	r0, [r7, #12]
 8000fac:	f000 ffe6 	bl	8001f7c <releaseStatePayload>
            prepareForNextTransfer(rx_state);
 8000fb0:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 8000fb2:	f000 fee4 	bl	8001d7e <prepareForNextTransfer>
            return -CANARD_ERROR_OUT_OF_MEMORY;
 8000fb6:	f06f 0302 	mvn.w	r3, #2
 8000fba:	e157      	b.n	800126c <canardHandleRxFrame+0x730>
        }
        rx_state->payload_crc = (uint16_t)(((uint16_t) frame->data[0]) | (uint16_t)((uint16_t) frame->data[1] << 8U));
 8000fbc:	68bb      	ldr	r3, [r7, #8]
 8000fbe:	791b      	ldrb	r3, [r3, #4]
 8000fc0:	461a      	mov	r2, r3
 8000fc2:	68bb      	ldr	r3, [r7, #8]
 8000fc4:	795b      	ldrb	r3, [r3, #5]
 8000fc6:	021b      	lsls	r3, r3, #8
 8000fc8:	b29b      	uxth	r3, r3
 8000fca:	4313      	orrs	r3, r2
 8000fcc:	b29a      	uxth	r2, r3
 8000fce:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8000fd0:	831a      	strh	r2, [r3, #24]
        rx_state->calculated_crc = crcAddSignature(0xFFFFU, data_type_signature);
 8000fd2:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	@ 0x30
 8000fd6:	f64f 70ff 	movw	r0, #65535	@ 0xffff
 8000fda:	f001 faf0 	bl	80025be <crcAddSignature>
 8000fde:	4603      	mov	r3, r0
 8000fe0:	461a      	mov	r2, r3
 8000fe2:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8000fe4:	829a      	strh	r2, [r3, #20]
        rx_state->calculated_crc = crcAdd((uint16_t)rx_state->calculated_crc,
 8000fe6:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8000fe8:	8a98      	ldrh	r0, [r3, #20]
                                          frame->data + 2, (uint8_t)(frame->data_len - 3));
 8000fea:	68bb      	ldr	r3, [r7, #8]
 8000fec:	3304      	adds	r3, #4
        rx_state->calculated_crc = crcAdd((uint16_t)rx_state->calculated_crc,
 8000fee:	1c99      	adds	r1, r3, #2
                                          frame->data + 2, (uint8_t)(frame->data_len - 3));
 8000ff0:	68bb      	ldr	r3, [r7, #8]
 8000ff2:	7b1b      	ldrb	r3, [r3, #12]
 8000ff4:	3b03      	subs	r3, #3
 8000ff6:	b2db      	uxtb	r3, r3
        rx_state->calculated_crc = crcAdd((uint16_t)rx_state->calculated_crc,
 8000ff8:	461a      	mov	r2, r3
 8000ffa:	f001 fb0f 	bl	800261c <crcAdd>
 8000ffe:	4603      	mov	r3, r0
 8001000:	461a      	mov	r2, r3
 8001002:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8001004:	829a      	strh	r2, [r3, #20]
    {
 8001006:	e124      	b.n	8001252 <canardHandleRxFrame+0x716>
    }
    else if (!IS_START_OF_TRANSFER(tail_byte) && !IS_END_OF_TRANSFER(tail_byte))    // Middle of a multi-frame transfer
 8001008:	f897 304b 	ldrb.w	r3, [r7, #75]	@ 0x4b
 800100c:	09db      	lsrs	r3, r3, #7
 800100e:	b2db      	uxtb	r3, r3
 8001010:	f003 0301 	and.w	r3, r3, #1
 8001014:	2b00      	cmp	r3, #0
 8001016:	d133      	bne.n	8001080 <canardHandleRxFrame+0x544>
 8001018:	f897 304b 	ldrb.w	r3, [r7, #75]	@ 0x4b
 800101c:	099b      	lsrs	r3, r3, #6
 800101e:	b2db      	uxtb	r3, r3
 8001020:	f003 0301 	and.w	r3, r3, #1
 8001024:	2b00      	cmp	r3, #0
 8001026:	d12b      	bne.n	8001080 <canardHandleRxFrame+0x544>
    {
        const int16_t ret = bufferBlockPushBytes(&ins->allocator, rx_state, frame->data,
 8001028:	68fb      	ldr	r3, [r7, #12]
 800102a:	f103 000c 	add.w	r0, r3, #12
 800102e:	68bb      	ldr	r3, [r7, #8]
 8001030:	1d1a      	adds	r2, r3, #4
                                                 (uint8_t) (frame->data_len - 1));
 8001032:	68bb      	ldr	r3, [r7, #8]
 8001034:	7b1b      	ldrb	r3, [r3, #12]
        const int16_t ret = bufferBlockPushBytes(&ins->allocator, rx_state, frame->data,
 8001036:	3b01      	subs	r3, #1
 8001038:	b2db      	uxtb	r3, r3
 800103a:	6ef9      	ldr	r1, [r7, #108]	@ 0x6c
 800103c:	f000 ffd2 	bl	8001fe4 <bufferBlockPushBytes>
 8001040:	4603      	mov	r3, r0
 8001042:	87fb      	strh	r3, [r7, #62]	@ 0x3e
        if (ret < 0)
 8001044:	f9b7 303e 	ldrsh.w	r3, [r7, #62]	@ 0x3e
 8001048:	2b00      	cmp	r3, #0
 800104a:	da09      	bge.n	8001060 <canardHandleRxFrame+0x524>
        {
            releaseStatePayload(ins, rx_state);
 800104c:	6ef9      	ldr	r1, [r7, #108]	@ 0x6c
 800104e:	68f8      	ldr	r0, [r7, #12]
 8001050:	f000 ff94 	bl	8001f7c <releaseStatePayload>
            prepareForNextTransfer(rx_state);
 8001054:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 8001056:	f000 fe92 	bl	8001d7e <prepareForNextTransfer>
            return -CANARD_ERROR_OUT_OF_MEMORY;
 800105a:	f06f 0302 	mvn.w	r3, #2
 800105e:	e105      	b.n	800126c <canardHandleRxFrame+0x730>
        }
        rx_state->calculated_crc = crcAdd((uint16_t)rx_state->calculated_crc,
 8001060:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8001062:	8a98      	ldrh	r0, [r3, #20]
                                          frame->data, (uint8_t)(frame->data_len - 1));
 8001064:	68bb      	ldr	r3, [r7, #8]
 8001066:	1d19      	adds	r1, r3, #4
 8001068:	68bb      	ldr	r3, [r7, #8]
 800106a:	7b1b      	ldrb	r3, [r3, #12]
 800106c:	3b01      	subs	r3, #1
 800106e:	b2db      	uxtb	r3, r3
        rx_state->calculated_crc = crcAdd((uint16_t)rx_state->calculated_crc,
 8001070:	461a      	mov	r2, r3
 8001072:	f001 fad3 	bl	800261c <crcAdd>
 8001076:	4603      	mov	r3, r0
 8001078:	461a      	mov	r2, r3
 800107a:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800107c:	829a      	strh	r2, [r3, #20]
    {
 800107e:	e0e8      	b.n	8001252 <canardHandleRxFrame+0x716>
    }
    else                                                                            // End of a multi-frame transfer
    {
        const uint8_t frame_payload_size = (uint8_t)(frame->data_len - 1);
 8001080:	68bb      	ldr	r3, [r7, #8]
 8001082:	7b1b      	ldrb	r3, [r3, #12]
 8001084:	3b01      	subs	r3, #1
 8001086:	f887 303d 	strb.w	r3, [r7, #61]	@ 0x3d

        uint8_t tail_offset = 0;
 800108a:	2300      	movs	r3, #0
 800108c:	f887 306b 	strb.w	r3, [r7, #107]	@ 0x6b

        if (rx_state->payload_len < CANARD_MULTIFRAME_RX_PAYLOAD_HEAD_SIZE)
 8001090:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8001092:	8adb      	ldrh	r3, [r3, #22]
 8001094:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8001098:	b29b      	uxth	r3, r3
 800109a:	2b04      	cmp	r3, #4
 800109c:	d823      	bhi.n	80010e6 <canardHandleRxFrame+0x5aa>
        {
            // Copy the beginning of the frame into the head, point the tail pointer to the remainder
            for (size_t i = rx_state->payload_len;
 800109e:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80010a0:	8adb      	ldrh	r3, [r3, #22]
 80010a2:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80010a6:	b29b      	uxth	r3, r3
 80010a8:	667b      	str	r3, [r7, #100]	@ 0x64
 80010aa:	e012      	b.n	80010d2 <canardHandleRxFrame+0x596>
                 (i < CANARD_MULTIFRAME_RX_PAYLOAD_HEAD_SIZE) && (tail_offset < frame_payload_size);
                 i++, tail_offset++)
            {
                rx_state->buffer_head[i] = frame->data[tail_offset];
 80010ac:	f897 306b 	ldrb.w	r3, [r7, #107]	@ 0x6b
 80010b0:	68ba      	ldr	r2, [r7, #8]
 80010b2:	4413      	add	r3, r2
 80010b4:	7919      	ldrb	r1, [r3, #4]
 80010b6:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 80010b8:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80010ba:	4413      	add	r3, r2
 80010bc:	331b      	adds	r3, #27
 80010be:	460a      	mov	r2, r1
 80010c0:	701a      	strb	r2, [r3, #0]
                 i++, tail_offset++)
 80010c2:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80010c4:	3301      	adds	r3, #1
 80010c6:	667b      	str	r3, [r7, #100]	@ 0x64
 80010c8:	f897 306b 	ldrb.w	r3, [r7, #107]	@ 0x6b
 80010cc:	3301      	adds	r3, #1
 80010ce:	f887 306b 	strb.w	r3, [r7, #107]	@ 0x6b
                 (i < CANARD_MULTIFRAME_RX_PAYLOAD_HEAD_SIZE) && (tail_offset < frame_payload_size);
 80010d2:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80010d4:	2b04      	cmp	r3, #4
 80010d6:	d848      	bhi.n	800116a <canardHandleRxFrame+0x62e>
 80010d8:	f897 206b 	ldrb.w	r2, [r7, #107]	@ 0x6b
 80010dc:	f897 303d 	ldrb.w	r3, [r7, #61]	@ 0x3d
 80010e0:	429a      	cmp	r2, r3
 80010e2:	d3e3      	bcc.n	80010ac <canardHandleRxFrame+0x570>
 80010e4:	e041      	b.n	800116a <canardHandleRxFrame+0x62e>
            }
        }
        else
        {
            // Like above, except that the beginning goes into the last block of the storage
            CanardBufferBlock* block = canardBufferFromIdx(&ins->allocator, rx_state->buffer_blocks);
 80010e6:	68fb      	ldr	r3, [r7, #12]
 80010e8:	f103 020c 	add.w	r2, r3, #12
 80010ec:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80010ee:	685b      	ldr	r3, [r3, #4]
 80010f0:	4619      	mov	r1, r3
 80010f2:	4610      	mov	r0, r2
 80010f4:	f7ff fc1e 	bl	8000934 <canardBufferFromIdx>
 80010f8:	6638      	str	r0, [r7, #96]	@ 0x60
            if (block != NULL)
 80010fa:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80010fc:	2b00      	cmp	r3, #0
 80010fe:	d034      	beq.n	800116a <canardHandleRxFrame+0x62e>
            {
                size_t offset = CANARD_MULTIFRAME_RX_PAYLOAD_HEAD_SIZE;    // Payload offset of the first block
 8001100:	2305      	movs	r3, #5
 8001102:	65fb      	str	r3, [r7, #92]	@ 0x5c
                while (block->next != NULL)
 8001104:	e005      	b.n	8001112 <canardHandleRxFrame+0x5d6>
                {
                    block = block->next;
 8001106:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8001108:	681b      	ldr	r3, [r3, #0]
 800110a:	663b      	str	r3, [r7, #96]	@ 0x60
                    offset += CANARD_BUFFER_BLOCK_DATA_SIZE;
 800110c:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800110e:	331c      	adds	r3, #28
 8001110:	65fb      	str	r3, [r7, #92]	@ 0x5c
                while (block->next != NULL)
 8001112:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8001114:	681b      	ldr	r3, [r3, #0]
 8001116:	2b00      	cmp	r3, #0
 8001118:	d1f5      	bne.n	8001106 <canardHandleRxFrame+0x5ca>
                }
                CANARD_ASSERT(block != NULL);

                const size_t offset_within_block = rx_state->payload_len - offset;
 800111a:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800111c:	8adb      	ldrh	r3, [r3, #22]
 800111e:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8001122:	b29b      	uxth	r3, r3
 8001124:	461a      	mov	r2, r3
 8001126:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8001128:	1ad3      	subs	r3, r2, r3
 800112a:	63bb      	str	r3, [r7, #56]	@ 0x38
                CANARD_ASSERT(offset_within_block <= CANARD_BUFFER_BLOCK_DATA_SIZE);

                for (size_t i = offset_within_block;
 800112c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800112e:	65bb      	str	r3, [r7, #88]	@ 0x58
 8001130:	e012      	b.n	8001158 <canardHandleRxFrame+0x61c>
                     (i < CANARD_BUFFER_BLOCK_DATA_SIZE) && (tail_offset < frame_payload_size);
                     i++, tail_offset++)
                {
                    block->data[i] = frame->data[tail_offset];
 8001132:	f897 306b 	ldrb.w	r3, [r7, #107]	@ 0x6b
 8001136:	68ba      	ldr	r2, [r7, #8]
 8001138:	4413      	add	r3, r2
 800113a:	7919      	ldrb	r1, [r3, #4]
 800113c:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 800113e:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8001140:	4413      	add	r3, r2
 8001142:	3304      	adds	r3, #4
 8001144:	460a      	mov	r2, r1
 8001146:	701a      	strb	r2, [r3, #0]
                     i++, tail_offset++)
 8001148:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800114a:	3301      	adds	r3, #1
 800114c:	65bb      	str	r3, [r7, #88]	@ 0x58
 800114e:	f897 306b 	ldrb.w	r3, [r7, #107]	@ 0x6b
 8001152:	3301      	adds	r3, #1
 8001154:	f887 306b 	strb.w	r3, [r7, #107]	@ 0x6b
                     (i < CANARD_BUFFER_BLOCK_DATA_SIZE) && (tail_offset < frame_payload_size);
 8001158:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800115a:	2b1b      	cmp	r3, #27
 800115c:	d805      	bhi.n	800116a <canardHandleRxFrame+0x62e>
 800115e:	f897 206b 	ldrb.w	r2, [r7, #107]	@ 0x6b
 8001162:	f897 303d 	ldrb.w	r3, [r7, #61]	@ 0x3d
 8001166:	429a      	cmp	r2, r3
 8001168:	d3e3      	bcc.n	8001132 <canardHandleRxFrame+0x5f6>
                }
            }
        }

        CanardRxTransfer rx_transfer = {
 800116a:	e9d7 2300 	ldrd	r2, r3, [r7]
 800116e:	e9c7 2304 	strd	r2, r3, [r7, #16]
            .timestamp_usec = timestamp_usec,
            .payload_head = rx_state->buffer_head,
 8001172:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8001174:	331b      	adds	r3, #27
        CanardRxTransfer rx_transfer = {
 8001176:	61bb      	str	r3, [r7, #24]
            .payload_middle = canardBufferFromIdx(&ins->allocator, rx_state->buffer_blocks),
 8001178:	68fb      	ldr	r3, [r7, #12]
 800117a:	f103 020c 	add.w	r2, r3, #12
 800117e:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8001180:	685b      	ldr	r3, [r3, #4]
 8001182:	4619      	mov	r1, r3
 8001184:	4610      	mov	r0, r2
 8001186:	f7ff fbd5 	bl	8000934 <canardBufferFromIdx>
 800118a:	4603      	mov	r3, r0
        CanardRxTransfer rx_transfer = {
 800118c:	61fb      	str	r3, [r7, #28]
            .payload_tail = (tail_offset >= frame_payload_size) ? NULL : (&frame->data[tail_offset]),
 800118e:	f897 206b 	ldrb.w	r2, [r7, #107]	@ 0x6b
 8001192:	f897 303d 	ldrb.w	r3, [r7, #61]	@ 0x3d
 8001196:	429a      	cmp	r2, r3
 8001198:	d205      	bcs.n	80011a6 <canardHandleRxFrame+0x66a>
 800119a:	f897 306b 	ldrb.w	r3, [r7, #107]	@ 0x6b
 800119e:	68ba      	ldr	r2, [r7, #8]
 80011a0:	4413      	add	r3, r2
 80011a2:	3304      	adds	r3, #4
 80011a4:	e000      	b.n	80011a8 <canardHandleRxFrame+0x66c>
 80011a6:	2300      	movs	r3, #0
        CanardRxTransfer rx_transfer = {
 80011a8:	623b      	str	r3, [r7, #32]
            .payload_len = (uint16_t)(rx_state->payload_len + frame_payload_size),
 80011aa:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80011ac:	8adb      	ldrh	r3, [r3, #22]
 80011ae:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80011b2:	b29b      	uxth	r3, r3
 80011b4:	461a      	mov	r2, r3
 80011b6:	f897 303d 	ldrb.w	r3, [r7, #61]	@ 0x3d
 80011ba:	b29b      	uxth	r3, r3
 80011bc:	4413      	add	r3, r2
 80011be:	b29b      	uxth	r3, r3
        CanardRxTransfer rx_transfer = {
 80011c0:	84bb      	strh	r3, [r7, #36]	@ 0x24
 80011c2:	f8b7 3052 	ldrh.w	r3, [r7, #82]	@ 0x52
 80011c6:	84fb      	strh	r3, [r7, #38]	@ 0x26
 80011c8:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 80011cc:	f887 3028 	strb.w	r3, [r7, #40]	@ 0x28
            .data_type_id = data_type_id,
            .transfer_type = (uint8_t)transfer_type,
            .transfer_id = TRANSFER_ID_FROM_TAIL_BYTE(tail_byte),
 80011d0:	f897 304b 	ldrb.w	r3, [r7, #75]	@ 0x4b
 80011d4:	f003 031f 	and.w	r3, r3, #31
 80011d8:	b2db      	uxtb	r3, r3
        CanardRxTransfer rx_transfer = {
 80011da:	f887 3029 	strb.w	r3, [r7, #41]	@ 0x29
 80011de:	f897 3055 	ldrb.w	r3, [r7, #85]	@ 0x55
 80011e2:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 80011e6:	f897 3054 	ldrb.w	r3, [r7, #84]	@ 0x54
 80011ea:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
#elif CANARD_ENABLE_TAO_OPTION
            .tao = !ins->tao_disabled
#endif
        };

        rx_state->buffer_blocks = CANARD_BUFFER_IDX_NONE;     // Block list ownership has been transferred to rx_transfer!
 80011ee:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80011f0:	2200      	movs	r2, #0
 80011f2:	605a      	str	r2, [r3, #4]

        // CRC validation
        rx_state->calculated_crc = crcAdd((uint16_t)rx_state->calculated_crc, frame->data, frame->data_len - 1U);
 80011f4:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80011f6:	8a98      	ldrh	r0, [r3, #20]
 80011f8:	68bb      	ldr	r3, [r7, #8]
 80011fa:	1d19      	adds	r1, r3, #4
 80011fc:	68bb      	ldr	r3, [r7, #8]
 80011fe:	7b1b      	ldrb	r3, [r3, #12]
 8001200:	3b01      	subs	r3, #1
 8001202:	461a      	mov	r2, r3
 8001204:	f001 fa0a 	bl	800261c <crcAdd>
 8001208:	4603      	mov	r3, r0
 800120a:	461a      	mov	r2, r3
 800120c:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800120e:	829a      	strh	r2, [r3, #20]
        if (rx_state->calculated_crc == rx_state->payload_crc)
 8001210:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8001212:	8a9a      	ldrh	r2, [r3, #20]
 8001214:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8001216:	8b1b      	ldrh	r3, [r3, #24]
 8001218:	429a      	cmp	r2, r3
 800121a:	d106      	bne.n	800122a <canardHandleRxFrame+0x6ee>
        {
            ins->on_reception(ins, &rx_transfer);
 800121c:	68fb      	ldr	r3, [r7, #12]
 800121e:	689b      	ldr	r3, [r3, #8]
 8001220:	f107 0210 	add.w	r2, r7, #16
 8001224:	4611      	mov	r1, r2
 8001226:	68f8      	ldr	r0, [r7, #12]
 8001228:	4798      	blx	r3
        }

        // Making sure the payload is released even if the application didn't bother with it
        canardReleaseRxTransferPayload(ins, &rx_transfer);
 800122a:	f107 0310 	add.w	r3, r7, #16
 800122e:	4619      	mov	r1, r3
 8001230:	68f8      	ldr	r0, [r7, #12]
 8001232:	f000 fa93 	bl	800175c <canardReleaseRxTransferPayload>
        prepareForNextTransfer(rx_state);
 8001236:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 8001238:	f000 fda1 	bl	8001d7e <prepareForNextTransfer>

        if (rx_state->calculated_crc == rx_state->payload_crc)
 800123c:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800123e:	8a9a      	ldrh	r2, [r3, #20]
 8001240:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8001242:	8b1b      	ldrh	r3, [r3, #24]
 8001244:	429a      	cmp	r2, r3
 8001246:	d101      	bne.n	800124c <canardHandleRxFrame+0x710>
        {
            return CANARD_OK;
 8001248:	2300      	movs	r3, #0
 800124a:	e00f      	b.n	800126c <canardHandleRxFrame+0x730>
        }
        else
        {
            return -CANARD_ERROR_RX_BAD_CRC;
 800124c:	f06f 0310 	mvn.w	r3, #16
 8001250:	e00c      	b.n	800126c <canardHandleRxFrame+0x730>
        }
    }

    rx_state->next_toggle = rx_state->next_toggle ? 0 : 1;
 8001252:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8001254:	7ddb      	ldrb	r3, [r3, #23]
 8001256:	b25b      	sxtb	r3, r3
 8001258:	43db      	mvns	r3, r3
 800125a:	b2db      	uxtb	r3, r3
 800125c:	09db      	lsrs	r3, r3, #7
 800125e:	b2d9      	uxtb	r1, r3
 8001260:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8001262:	7dd3      	ldrb	r3, [r2, #23]
 8001264:	f361 13c7 	bfi	r3, r1, #7, #1
 8001268:	75d3      	strb	r3, [r2, #23]
    return CANARD_OK;
 800126a:	2300      	movs	r3, #0
}
 800126c:	4618      	mov	r0, r3
 800126e:	3774      	adds	r7, #116	@ 0x74
 8001270:	46bd      	mov	sp, r7
 8001272:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8001276:	bf00      	nop

08001278 <canardCleanupStaleTransfers>:

void canardCleanupStaleTransfers(CanardInstance* ins, uint64_t current_time_usec)
{
 8001278:	b5b0      	push	{r4, r5, r7, lr}
 800127a:	b086      	sub	sp, #24
 800127c:	af00      	add	r7, sp, #0
 800127e:	60f8      	str	r0, [r7, #12]
 8001280:	e9c7 2300 	strd	r2, r3, [r7]
    CanardRxState* prev = ins->rx_states, * state = ins->rx_states;
 8001284:	68fb      	ldr	r3, [r7, #12]
 8001286:	6a1b      	ldr	r3, [r3, #32]
 8001288:	617b      	str	r3, [r7, #20]
 800128a:	68fb      	ldr	r3, [r7, #12]
 800128c:	6a1b      	ldr	r3, [r3, #32]
 800128e:	613b      	str	r3, [r7, #16]

    while (state != NULL)
 8001290:	e053      	b.n	800133a <canardCleanupStaleTransfers+0xc2>
    {
        if ((current_time_usec - state->timestamp_usec) > TRANSFER_TIMEOUT_USEC)
 8001292:	693b      	ldr	r3, [r7, #16]
 8001294:	e9d3 2302 	ldrd	r2, r3, [r3, #8]
 8001298:	e9d7 0100 	ldrd	r0, r1, [r7]
 800129c:	1a84      	subs	r4, r0, r2
 800129e:	eb61 0503 	sbc.w	r5, r1, r3
 80012a2:	4b2a      	ldr	r3, [pc, #168]	@ (800134c <canardCleanupStaleTransfers+0xd4>)
 80012a4:	429c      	cmp	r4, r3
 80012a6:	f175 0300 	sbcs.w	r3, r5, #0
 80012aa:	d33a      	bcc.n	8001322 <canardCleanupStaleTransfers+0xaa>
        {
            if (state == ins->rx_states)
 80012ac:	68fb      	ldr	r3, [r7, #12]
 80012ae:	6a1b      	ldr	r3, [r3, #32]
 80012b0:	693a      	ldr	r2, [r7, #16]
 80012b2:	429a      	cmp	r2, r3
 80012b4:	d11c      	bne.n	80012f0 <canardCleanupStaleTransfers+0x78>
            {
                releaseStatePayload(ins, state);
 80012b6:	6939      	ldr	r1, [r7, #16]
 80012b8:	68f8      	ldr	r0, [r7, #12]
 80012ba:	f000 fe5f 	bl	8001f7c <releaseStatePayload>
                ins->rx_states = canardRxFromIdx(&ins->allocator, ins->rx_states->next);
 80012be:	68fb      	ldr	r3, [r7, #12]
 80012c0:	f103 020c 	add.w	r2, r3, #12
 80012c4:	68fb      	ldr	r3, [r7, #12]
 80012c6:	6a1b      	ldr	r3, [r3, #32]
 80012c8:	681b      	ldr	r3, [r3, #0]
 80012ca:	4619      	mov	r1, r3
 80012cc:	4610      	mov	r0, r2
 80012ce:	f7ff fb49 	bl	8000964 <canardRxFromIdx>
 80012d2:	4602      	mov	r2, r0
 80012d4:	68fb      	ldr	r3, [r7, #12]
 80012d6:	621a      	str	r2, [r3, #32]
                freeBlock(&ins->allocator, state);
 80012d8:	68fb      	ldr	r3, [r7, #12]
 80012da:	330c      	adds	r3, #12
 80012dc:	6939      	ldr	r1, [r7, #16]
 80012de:	4618      	mov	r0, r3
 80012e0:	f001 fa19 	bl	8002716 <freeBlock>
                state = ins->rx_states;
 80012e4:	68fb      	ldr	r3, [r7, #12]
 80012e6:	6a1b      	ldr	r3, [r3, #32]
 80012e8:	613b      	str	r3, [r7, #16]
                prev = state;
 80012ea:	693b      	ldr	r3, [r7, #16]
 80012ec:	617b      	str	r3, [r7, #20]
 80012ee:	e024      	b.n	800133a <canardCleanupStaleTransfers+0xc2>
            }
            else
            {
                releaseStatePayload(ins, state);
 80012f0:	6939      	ldr	r1, [r7, #16]
 80012f2:	68f8      	ldr	r0, [r7, #12]
 80012f4:	f000 fe42 	bl	8001f7c <releaseStatePayload>
                prev->next = state->next;
 80012f8:	693b      	ldr	r3, [r7, #16]
 80012fa:	681a      	ldr	r2, [r3, #0]
 80012fc:	697b      	ldr	r3, [r7, #20]
 80012fe:	601a      	str	r2, [r3, #0]
                freeBlock(&ins->allocator, state);
 8001300:	68fb      	ldr	r3, [r7, #12]
 8001302:	330c      	adds	r3, #12
 8001304:	6939      	ldr	r1, [r7, #16]
 8001306:	4618      	mov	r0, r3
 8001308:	f001 fa05 	bl	8002716 <freeBlock>
                state = canardRxFromIdx(&ins->allocator, prev->next);
 800130c:	68fb      	ldr	r3, [r7, #12]
 800130e:	f103 020c 	add.w	r2, r3, #12
 8001312:	697b      	ldr	r3, [r7, #20]
 8001314:	681b      	ldr	r3, [r3, #0]
 8001316:	4619      	mov	r1, r3
 8001318:	4610      	mov	r0, r2
 800131a:	f7ff fb23 	bl	8000964 <canardRxFromIdx>
 800131e:	6138      	str	r0, [r7, #16]
 8001320:	e00b      	b.n	800133a <canardCleanupStaleTransfers+0xc2>
            }
        }
        else
        {
            prev = state;
 8001322:	693b      	ldr	r3, [r7, #16]
 8001324:	617b      	str	r3, [r7, #20]
            state = canardRxFromIdx(&ins->allocator, state->next);
 8001326:	68fb      	ldr	r3, [r7, #12]
 8001328:	f103 020c 	add.w	r2, r3, #12
 800132c:	693b      	ldr	r3, [r7, #16]
 800132e:	681b      	ldr	r3, [r3, #0]
 8001330:	4619      	mov	r1, r3
 8001332:	4610      	mov	r0, r2
 8001334:	f7ff fb16 	bl	8000964 <canardRxFromIdx>
 8001338:	6138      	str	r0, [r7, #16]
    while (state != NULL)
 800133a:	693b      	ldr	r3, [r7, #16]
 800133c:	2b00      	cmp	r3, #0
 800133e:	d1a8      	bne.n	8001292 <canardCleanupStaleTransfers+0x1a>
            prev_item = item;
            item = item->next;
        }
    }
#endif
}
 8001340:	bf00      	nop
 8001342:	bf00      	nop
 8001344:	3718      	adds	r7, #24
 8001346:	46bd      	mov	sp, r7
 8001348:	bdb0      	pop	{r4, r5, r7, pc}
 800134a:	bf00      	nop
 800134c:	001e8481 	.word	0x001e8481

08001350 <canardDecodeScalar>:
int16_t canardDecodeScalar(const CanardRxTransfer* transfer,
                           uint32_t bit_offset,
                           uint8_t bit_length,
                           bool value_is_signed,
                           void* out_value)
{
 8001350:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8001354:	b08d      	sub	sp, #52	@ 0x34
 8001356:	af00      	add	r7, sp, #0
 8001358:	61f8      	str	r0, [r7, #28]
 800135a:	61b9      	str	r1, [r7, #24]
 800135c:	4611      	mov	r1, r2
 800135e:	461a      	mov	r2, r3
 8001360:	460b      	mov	r3, r1
 8001362:	75fb      	strb	r3, [r7, #23]
 8001364:	4613      	mov	r3, r2
 8001366:	75bb      	strb	r3, [r7, #22]
    if (transfer == NULL || out_value == NULL)
 8001368:	69fb      	ldr	r3, [r7, #28]
 800136a:	2b00      	cmp	r3, #0
 800136c:	d002      	beq.n	8001374 <canardDecodeScalar+0x24>
 800136e:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8001370:	2b00      	cmp	r3, #0
 8001372:	d102      	bne.n	800137a <canardDecodeScalar+0x2a>
    {
        return -CANARD_ERROR_INVALID_ARGUMENT;
 8001374:	f06f 0301 	mvn.w	r3, #1
 8001378:	e16e      	b.n	8001658 <canardDecodeScalar+0x308>
    }

    if (bit_length < 1 || bit_length > 64)
 800137a:	7dfb      	ldrb	r3, [r7, #23]
 800137c:	2b00      	cmp	r3, #0
 800137e:	d002      	beq.n	8001386 <canardDecodeScalar+0x36>
 8001380:	7dfb      	ldrb	r3, [r7, #23]
 8001382:	2b40      	cmp	r3, #64	@ 0x40
 8001384:	d902      	bls.n	800138c <canardDecodeScalar+0x3c>
    {
        return -CANARD_ERROR_INVALID_ARGUMENT;
 8001386:	f06f 0301 	mvn.w	r3, #1
 800138a:	e165      	b.n	8001658 <canardDecodeScalar+0x308>
    }

    if (bit_length == 1 && value_is_signed)
 800138c:	7dfb      	ldrb	r3, [r7, #23]
 800138e:	2b01      	cmp	r3, #1
 8001390:	d105      	bne.n	800139e <canardDecodeScalar+0x4e>
 8001392:	7dbb      	ldrb	r3, [r7, #22]
 8001394:	2b00      	cmp	r3, #0
 8001396:	d002      	beq.n	800139e <canardDecodeScalar+0x4e>
    {
        return -CANARD_ERROR_INVALID_ARGUMENT;
 8001398:	f06f 0301 	mvn.w	r3, #1
 800139c:	e15c      	b.n	8001658 <canardDecodeScalar+0x308>
        uint64_t u64;
        int64_t  s64;           ///< Also double, possibly float, possibly long double (depends on implementation)
        uint8_t bytes[8];
    } storage;

    memset(&storage, 0, sizeof(storage));   // This is important
 800139e:	f107 0320 	add.w	r3, r7, #32
 80013a2:	2208      	movs	r2, #8
 80013a4:	2100      	movs	r1, #0
 80013a6:	4618      	mov	r0, r3
 80013a8:	f006 fa6a 	bl	8007880 <memset>

    const int16_t result = descatterTransferPayload(transfer, bit_offset, bit_length, &storage.bytes[0]);
 80013ac:	f107 0320 	add.w	r3, r7, #32
 80013b0:	7dfa      	ldrb	r2, [r7, #23]
 80013b2:	69b9      	ldr	r1, [r7, #24]
 80013b4:	69f8      	ldr	r0, [r7, #28]
 80013b6:	f000 ff9d 	bl	80022f4 <descatterTransferPayload>
 80013ba:	4603      	mov	r3, r0
 80013bc:	85bb      	strh	r3, [r7, #44]	@ 0x2c
    if (result <= 0)
 80013be:	f9b7 302c 	ldrsh.w	r3, [r7, #44]	@ 0x2c
 80013c2:	2b00      	cmp	r3, #0
 80013c4:	dc02      	bgt.n	80013cc <canardDecodeScalar+0x7c>
    {
        return result;
 80013c6:	f9b7 302c 	ldrsh.w	r3, [r7, #44]	@ 0x2c
 80013ca:	e145      	b.n	8001658 <canardDecodeScalar+0x308>
     * The bit copy algorithm assumes that more significant bits have lower index, so we need to shift some.
     * Extra most significant bits will be filled with zeroes, which is fine.
     * Coverity Scan mistakenly believes that the array may be overrun if bit_length == 64; however, this branch will
     * not be taken if bit_length == 64, because 64 % 8 == 0.
     */
    if ((bit_length % 8) != 0)
 80013cc:	7dfb      	ldrb	r3, [r7, #23]
 80013ce:	f003 0307 	and.w	r3, r3, #7
 80013d2:	b2db      	uxtb	r3, r3
 80013d4:	2b00      	cmp	r3, #0
 80013d6:	d018      	beq.n	800140a <canardDecodeScalar+0xba>
    {
        // coverity[overrun-local]
        storage.bytes[bit_length / 8U] = (uint8_t)(storage.bytes[bit_length / 8U] >> ((8U - (bit_length % 8U)) & 7U));
 80013d8:	7dfb      	ldrb	r3, [r7, #23]
 80013da:	08db      	lsrs	r3, r3, #3
 80013dc:	b2db      	uxtb	r3, r3
 80013de:	3320      	adds	r3, #32
 80013e0:	f107 0210 	add.w	r2, r7, #16
 80013e4:	4413      	add	r3, r2
 80013e6:	f813 3c10 	ldrb.w	r3, [r3, #-16]
 80013ea:	461a      	mov	r2, r3
 80013ec:	7dfb      	ldrb	r3, [r7, #23]
 80013ee:	425b      	negs	r3, r3
 80013f0:	f003 0307 	and.w	r3, r3, #7
 80013f4:	411a      	asrs	r2, r3
 80013f6:	7dfb      	ldrb	r3, [r7, #23]
 80013f8:	08db      	lsrs	r3, r3, #3
 80013fa:	b2db      	uxtb	r3, r3
 80013fc:	b2d2      	uxtb	r2, r2
 80013fe:	3320      	adds	r3, #32
 8001400:	f107 0110 	add.w	r1, r7, #16
 8001404:	440b      	add	r3, r1
 8001406:	f803 2c10 	strb.w	r2, [r3, #-16]
    }

    /*
     * Determining the closest standard byte length - this will be needed for byte reordering and sign bit extension.
     */
    uint8_t std_byte_length = 0;
 800140a:	2300      	movs	r3, #0
 800140c:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
    if      (bit_length == 1)   { std_byte_length = sizeof(bool); }
 8001410:	7dfb      	ldrb	r3, [r7, #23]
 8001412:	2b01      	cmp	r3, #1
 8001414:	d103      	bne.n	800141e <canardDecodeScalar+0xce>
 8001416:	2301      	movs	r3, #1
 8001418:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
 800141c:	e01e      	b.n	800145c <canardDecodeScalar+0x10c>
    else if (bit_length <= 8)   { std_byte_length = 1; }
 800141e:	7dfb      	ldrb	r3, [r7, #23]
 8001420:	2b08      	cmp	r3, #8
 8001422:	d803      	bhi.n	800142c <canardDecodeScalar+0xdc>
 8001424:	2301      	movs	r3, #1
 8001426:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
 800142a:	e017      	b.n	800145c <canardDecodeScalar+0x10c>
    else if (bit_length <= 16)  { std_byte_length = 2; }
 800142c:	7dfb      	ldrb	r3, [r7, #23]
 800142e:	2b10      	cmp	r3, #16
 8001430:	d803      	bhi.n	800143a <canardDecodeScalar+0xea>
 8001432:	2302      	movs	r3, #2
 8001434:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
 8001438:	e010      	b.n	800145c <canardDecodeScalar+0x10c>
    else if (bit_length <= 32)  { std_byte_length = 4; }
 800143a:	7dfb      	ldrb	r3, [r7, #23]
 800143c:	2b20      	cmp	r3, #32
 800143e:	d803      	bhi.n	8001448 <canardDecodeScalar+0xf8>
 8001440:	2304      	movs	r3, #4
 8001442:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
 8001446:	e009      	b.n	800145c <canardDecodeScalar+0x10c>
    else if (bit_length <= 64)  { std_byte_length = 8; }
 8001448:	7dfb      	ldrb	r3, [r7, #23]
 800144a:	2b40      	cmp	r3, #64	@ 0x40
 800144c:	d803      	bhi.n	8001456 <canardDecodeScalar+0x106>
 800144e:	2308      	movs	r3, #8
 8001450:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
 8001454:	e002      	b.n	800145c <canardDecodeScalar+0x10c>
    else
    {
        CANARD_ASSERT(false);
        return -CANARD_ERROR_INTERNAL;
 8001456:	f06f 0308 	mvn.w	r3, #8
 800145a:	e0fd      	b.n	8001658 <canardDecodeScalar+0x308>
    CANARD_ASSERT((std_byte_length > 0) && (std_byte_length <= 8));

    /*
     * Flipping the byte order if needed.
     */
    if (isBigEndian())
 800145c:	f001 f83f 	bl	80024de <isBigEndian>
 8001460:	4603      	mov	r3, r0
 8001462:	2b00      	cmp	r3, #0
 8001464:	d007      	beq.n	8001476 <canardDecodeScalar+0x126>
    {
        swapByteOrder(&storage.bytes[0], std_byte_length);
 8001466:	f897 202f 	ldrb.w	r2, [r7, #47]	@ 0x2f
 800146a:	f107 0320 	add.w	r3, r7, #32
 800146e:	4611      	mov	r1, r2
 8001470:	4618      	mov	r0, r3
 8001472:	f001 f845 	bl	8002500 <swapByteOrder>

    /*
     * Extending the sign bit if needed. I miss templates.
     * Note that we operate on unsigned values in order to avoid undefined behaviors.
     */
    if (value_is_signed && (std_byte_length * 8 != bit_length))
 8001476:	7dbb      	ldrb	r3, [r7, #22]
 8001478:	2b00      	cmp	r3, #0
 800147a:	f000 809b 	beq.w	80015b4 <canardDecodeScalar+0x264>
 800147e:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8001482:	00da      	lsls	r2, r3, #3
 8001484:	7dfb      	ldrb	r3, [r7, #23]
 8001486:	429a      	cmp	r2, r3
 8001488:	f000 8094 	beq.w	80015b4 <canardDecodeScalar+0x264>
    {
        if (bit_length <= 8)
 800148c:	7dfb      	ldrb	r3, [r7, #23]
 800148e:	2b08      	cmp	r3, #8
 8001490:	d819      	bhi.n	80014c6 <canardDecodeScalar+0x176>
        {
            if ((storage.u8 & (1U << (bit_length - 1U))) != 0)                           // If the sign bit is set...
 8001492:	f897 3020 	ldrb.w	r3, [r7, #32]
 8001496:	461a      	mov	r2, r3
 8001498:	7dfb      	ldrb	r3, [r7, #23]
 800149a:	3b01      	subs	r3, #1
 800149c:	fa22 f303 	lsr.w	r3, r2, r3
 80014a0:	f003 0301 	and.w	r3, r3, #1
 80014a4:	2b00      	cmp	r3, #0
 80014a6:	f000 8085 	beq.w	80015b4 <canardDecodeScalar+0x264>
            {
                storage.u8 |= (uint8_t) 0xFFU & (uint8_t) ~((1U << bit_length) - 1U);   // ...set all bits above it.
 80014aa:	f897 2020 	ldrb.w	r2, [r7, #32]
 80014ae:	7dfb      	ldrb	r3, [r7, #23]
 80014b0:	2101      	movs	r1, #1
 80014b2:	fa01 f303 	lsl.w	r3, r1, r3
 80014b6:	b2db      	uxtb	r3, r3
 80014b8:	425b      	negs	r3, r3
 80014ba:	b2db      	uxtb	r3, r3
 80014bc:	4313      	orrs	r3, r2
 80014be:	b2db      	uxtb	r3, r3
 80014c0:	f887 3020 	strb.w	r3, [r7, #32]
 80014c4:	e076      	b.n	80015b4 <canardDecodeScalar+0x264>
            }
        }
        else if (bit_length <= 16)
 80014c6:	7dfb      	ldrb	r3, [r7, #23]
 80014c8:	2b10      	cmp	r3, #16
 80014ca:	d815      	bhi.n	80014f8 <canardDecodeScalar+0x1a8>
        {
            if ((storage.u16 & (1U << (bit_length - 1U))) != 0)
 80014cc:	8c3b      	ldrh	r3, [r7, #32]
 80014ce:	461a      	mov	r2, r3
 80014d0:	7dfb      	ldrb	r3, [r7, #23]
 80014d2:	3b01      	subs	r3, #1
 80014d4:	fa22 f303 	lsr.w	r3, r2, r3
 80014d8:	f003 0301 	and.w	r3, r3, #1
 80014dc:	2b00      	cmp	r3, #0
 80014de:	d069      	beq.n	80015b4 <canardDecodeScalar+0x264>
            {
                storage.u16 |= (uint16_t) 0xFFFFU & (uint16_t) ~((1U << bit_length) - 1U);
 80014e0:	8c3a      	ldrh	r2, [r7, #32]
 80014e2:	7dfb      	ldrb	r3, [r7, #23]
 80014e4:	2101      	movs	r1, #1
 80014e6:	fa01 f303 	lsl.w	r3, r1, r3
 80014ea:	b29b      	uxth	r3, r3
 80014ec:	425b      	negs	r3, r3
 80014ee:	b29b      	uxth	r3, r3
 80014f0:	4313      	orrs	r3, r2
 80014f2:	b29b      	uxth	r3, r3
 80014f4:	843b      	strh	r3, [r7, #32]
 80014f6:	e05d      	b.n	80015b4 <canardDecodeScalar+0x264>
            }
        }
        else if (bit_length <= 32)
 80014f8:	7dfb      	ldrb	r3, [r7, #23]
 80014fa:	2b20      	cmp	r3, #32
 80014fc:	d811      	bhi.n	8001522 <canardDecodeScalar+0x1d2>
        {
            if ((storage.u32 & (((uint32_t) 1) << (bit_length - 1U))) != 0)
 80014fe:	6a3a      	ldr	r2, [r7, #32]
 8001500:	7dfb      	ldrb	r3, [r7, #23]
 8001502:	3b01      	subs	r3, #1
 8001504:	fa22 f303 	lsr.w	r3, r2, r3
 8001508:	f003 0301 	and.w	r3, r3, #1
 800150c:	2b00      	cmp	r3, #0
 800150e:	d051      	beq.n	80015b4 <canardDecodeScalar+0x264>
            {
                storage.u32 |= (uint32_t) 0xFFFFFFFFUL & (uint32_t) ~((((uint32_t) 1) << bit_length) - 1U);
 8001510:	6a3a      	ldr	r2, [r7, #32]
 8001512:	7dfb      	ldrb	r3, [r7, #23]
 8001514:	2101      	movs	r1, #1
 8001516:	fa01 f303 	lsl.w	r3, r1, r3
 800151a:	425b      	negs	r3, r3
 800151c:	4313      	orrs	r3, r2
 800151e:	623b      	str	r3, [r7, #32]
 8001520:	e048      	b.n	80015b4 <canardDecodeScalar+0x264>
            }
        }
        else if (bit_length < 64)   // Strictly less, this is not a typo
 8001522:	7dfb      	ldrb	r3, [r7, #23]
 8001524:	2b3f      	cmp	r3, #63	@ 0x3f
 8001526:	d842      	bhi.n	80015ae <canardDecodeScalar+0x25e>
        {
            if ((storage.u64 & (((uint64_t) 1) << (bit_length - 1U))) != 0)
 8001528:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 800152c:	7df9      	ldrb	r1, [r7, #23]
 800152e:	1e48      	subs	r0, r1, #1
 8001530:	f1c0 0620 	rsb	r6, r0, #32
 8001534:	f1a0 0120 	sub.w	r1, r0, #32
 8001538:	fa22 f400 	lsr.w	r4, r2, r0
 800153c:	fa03 f606 	lsl.w	r6, r3, r6
 8001540:	4334      	orrs	r4, r6
 8001542:	fa23 f101 	lsr.w	r1, r3, r1
 8001546:	430c      	orrs	r4, r1
 8001548:	fa23 f500 	lsr.w	r5, r3, r0
 800154c:	f004 0301 	and.w	r3, r4, #1
 8001550:	60bb      	str	r3, [r7, #8]
 8001552:	2300      	movs	r3, #0
 8001554:	60fb      	str	r3, [r7, #12]
 8001556:	e9d7 1202 	ldrd	r1, r2, [r7, #8]
 800155a:	460b      	mov	r3, r1
 800155c:	4313      	orrs	r3, r2
 800155e:	d029      	beq.n	80015b4 <canardDecodeScalar+0x264>
            {
                storage.u64 |= (uint64_t) 0xFFFFFFFFFFFFFFFFULL & (uint64_t) ~((((uint64_t) 1) << bit_length) - 1U);
 8001560:	e9d7 4508 	ldrd	r4, r5, [r7, #32]
 8001564:	7df9      	ldrb	r1, [r7, #23]
 8001566:	f04f 0201 	mov.w	r2, #1
 800156a:	f04f 0300 	mov.w	r3, #0
 800156e:	f1a1 0620 	sub.w	r6, r1, #32
 8001572:	f1c1 0020 	rsb	r0, r1, #32
 8001576:	fa03 f901 	lsl.w	r9, r3, r1
 800157a:	fa02 f606 	lsl.w	r6, r2, r6
 800157e:	ea49 0906 	orr.w	r9, r9, r6
 8001582:	fa22 f000 	lsr.w	r0, r2, r0
 8001586:	ea49 0900 	orr.w	r9, r9, r0
 800158a:	fa02 f801 	lsl.w	r8, r2, r1
 800158e:	2300      	movs	r3, #0
 8001590:	f1d8 0a00 	rsbs	sl, r8, #0
 8001594:	eb63 0b09 	sbc.w	fp, r3, r9
 8001598:	ea44 030a 	orr.w	r3, r4, sl
 800159c:	603b      	str	r3, [r7, #0]
 800159e:	ea45 030b 	orr.w	r3, r5, fp
 80015a2:	607b      	str	r3, [r7, #4]
 80015a4:	e9d7 3400 	ldrd	r3, r4, [r7]
 80015a8:	e9c7 3408 	strd	r3, r4, [r7, #32]
 80015ac:	e002      	b.n	80015b4 <canardDecodeScalar+0x264>
            }
        }
        else
        {
            CANARD_ASSERT(false);
            return -CANARD_ERROR_INTERNAL;
 80015ae:	f06f 0308 	mvn.w	r3, #8
 80015b2:	e051      	b.n	8001658 <canardDecodeScalar+0x308>
    }

    /*
     * Copying the result out.
     */
    if (value_is_signed)
 80015b4:	7dbb      	ldrb	r3, [r7, #22]
 80015b6:	2b00      	cmp	r3, #0
 80015b8:	d022      	beq.n	8001600 <canardDecodeScalar+0x2b0>
    {
        if      (bit_length <= 8)   { *( (int8_t*) out_value) = storage.s8;  }
 80015ba:	7dfb      	ldrb	r3, [r7, #23]
 80015bc:	2b08      	cmp	r3, #8
 80015be:	d804      	bhi.n	80015ca <canardDecodeScalar+0x27a>
 80015c0:	f997 2020 	ldrsb.w	r2, [r7, #32]
 80015c4:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 80015c6:	701a      	strb	r2, [r3, #0]
 80015c8:	e044      	b.n	8001654 <canardDecodeScalar+0x304>
        else if (bit_length <= 16)  { *((int16_t*) out_value) = storage.s16; }
 80015ca:	7dfb      	ldrb	r3, [r7, #23]
 80015cc:	2b10      	cmp	r3, #16
 80015ce:	d804      	bhi.n	80015da <canardDecodeScalar+0x28a>
 80015d0:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 80015d4:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 80015d6:	801a      	strh	r2, [r3, #0]
 80015d8:	e03c      	b.n	8001654 <canardDecodeScalar+0x304>
        else if (bit_length <= 32)  { *((int32_t*) out_value) = storage.s32; }
 80015da:	7dfb      	ldrb	r3, [r7, #23]
 80015dc:	2b20      	cmp	r3, #32
 80015de:	d803      	bhi.n	80015e8 <canardDecodeScalar+0x298>
 80015e0:	6a3a      	ldr	r2, [r7, #32]
 80015e2:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 80015e4:	601a      	str	r2, [r3, #0]
 80015e6:	e035      	b.n	8001654 <canardDecodeScalar+0x304>
        else if (bit_length <= 64)  { *((int64_t*) out_value) = storage.s64; }
 80015e8:	7dfb      	ldrb	r3, [r7, #23]
 80015ea:	2b40      	cmp	r3, #64	@ 0x40
 80015ec:	d805      	bhi.n	80015fa <canardDecodeScalar+0x2aa>
 80015ee:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 80015f2:	6db9      	ldr	r1, [r7, #88]	@ 0x58
 80015f4:	e9c1 2300 	strd	r2, r3, [r1]
 80015f8:	e02c      	b.n	8001654 <canardDecodeScalar+0x304>
        else
        {
            CANARD_ASSERT(false);
            return -CANARD_ERROR_INTERNAL;
 80015fa:	f06f 0308 	mvn.w	r3, #8
 80015fe:	e02b      	b.n	8001658 <canardDecodeScalar+0x308>
        }
    }
    else
    {
        if      (bit_length == 1)   { *(    (bool*) out_value) = storage.boolean; }
 8001600:	7dfb      	ldrb	r3, [r7, #23]
 8001602:	2b01      	cmp	r3, #1
 8001604:	d104      	bne.n	8001610 <canardDecodeScalar+0x2c0>
 8001606:	f897 2020 	ldrb.w	r2, [r7, #32]
 800160a:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800160c:	701a      	strb	r2, [r3, #0]
 800160e:	e021      	b.n	8001654 <canardDecodeScalar+0x304>
        else if (bit_length <= 8)   { *( (uint8_t*) out_value) = storage.u8;  }
 8001610:	7dfb      	ldrb	r3, [r7, #23]
 8001612:	2b08      	cmp	r3, #8
 8001614:	d804      	bhi.n	8001620 <canardDecodeScalar+0x2d0>
 8001616:	f897 2020 	ldrb.w	r2, [r7, #32]
 800161a:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800161c:	701a      	strb	r2, [r3, #0]
 800161e:	e019      	b.n	8001654 <canardDecodeScalar+0x304>
        else if (bit_length <= 16)  { *((uint16_t*) out_value) = storage.u16; }
 8001620:	7dfb      	ldrb	r3, [r7, #23]
 8001622:	2b10      	cmp	r3, #16
 8001624:	d803      	bhi.n	800162e <canardDecodeScalar+0x2de>
 8001626:	8c3a      	ldrh	r2, [r7, #32]
 8001628:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800162a:	801a      	strh	r2, [r3, #0]
 800162c:	e012      	b.n	8001654 <canardDecodeScalar+0x304>
        else if (bit_length <= 32)  { *((uint32_t*) out_value) = storage.u32; }
 800162e:	7dfb      	ldrb	r3, [r7, #23]
 8001630:	2b20      	cmp	r3, #32
 8001632:	d803      	bhi.n	800163c <canardDecodeScalar+0x2ec>
 8001634:	6a3a      	ldr	r2, [r7, #32]
 8001636:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8001638:	601a      	str	r2, [r3, #0]
 800163a:	e00b      	b.n	8001654 <canardDecodeScalar+0x304>
        else if (bit_length <= 64)  { *((uint64_t*) out_value) = storage.u64; }
 800163c:	7dfb      	ldrb	r3, [r7, #23]
 800163e:	2b40      	cmp	r3, #64	@ 0x40
 8001640:	d805      	bhi.n	800164e <canardDecodeScalar+0x2fe>
 8001642:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8001646:	6db9      	ldr	r1, [r7, #88]	@ 0x58
 8001648:	e9c1 2300 	strd	r2, r3, [r1]
 800164c:	e002      	b.n	8001654 <canardDecodeScalar+0x304>
        else
        {
            CANARD_ASSERT(false);
            return -CANARD_ERROR_INTERNAL;
 800164e:	f06f 0308 	mvn.w	r3, #8
 8001652:	e001      	b.n	8001658 <canardDecodeScalar+0x308>
        }
    }

    CANARD_ASSERT(result <= bit_length);
    CANARD_ASSERT(result > 0);
    return result;
 8001654:	f9b7 302c 	ldrsh.w	r3, [r7, #44]	@ 0x2c
}
 8001658:	4618      	mov	r0, r3
 800165a:	3734      	adds	r7, #52	@ 0x34
 800165c:	46bd      	mov	sp, r7
 800165e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

08001662 <canardEncodeScalar>:

void canardEncodeScalar(void* destination,
                        uint32_t bit_offset,
                        uint8_t bit_length,
                        const void* value)
{
 8001662:	b580      	push	{r7, lr}
 8001664:	b08a      	sub	sp, #40	@ 0x28
 8001666:	af02      	add	r7, sp, #8
 8001668:	60f8      	str	r0, [r7, #12]
 800166a:	60b9      	str	r1, [r7, #8]
 800166c:	603b      	str	r3, [r7, #0]
 800166e:	4613      	mov	r3, r2
 8001670:	71fb      	strb	r3, [r7, #7]
     * Maybe not the best solution, but it simplifies the API.
     */
    CANARD_ASSERT(destination != NULL);
    CANARD_ASSERT(value != NULL);

    if (bit_length > 64)
 8001672:	79fb      	ldrb	r3, [r7, #7]
 8001674:	2b40      	cmp	r3, #64	@ 0x40
 8001676:	d901      	bls.n	800167c <canardEncodeScalar+0x1a>
    {
        CANARD_ASSERT(false);
        bit_length = 64;
 8001678:	2340      	movs	r3, #64	@ 0x40
 800167a:	71fb      	strb	r3, [r7, #7]
    }

    if (bit_length < 1)
 800167c:	79fb      	ldrb	r3, [r7, #7]
 800167e:	2b00      	cmp	r3, #0
 8001680:	d101      	bne.n	8001686 <canardEncodeScalar+0x24>
    {
        CANARD_ASSERT(false);
        bit_length = 1;
 8001682:	2301      	movs	r3, #1
 8001684:	71fb      	strb	r3, [r7, #7]
        uint32_t u32;
        uint64_t u64;
        uint8_t bytes[8];
    } storage;

    memset(&storage, 0, sizeof(storage));
 8001686:	f107 0310 	add.w	r3, r7, #16
 800168a:	2208      	movs	r2, #8
 800168c:	2100      	movs	r1, #0
 800168e:	4618      	mov	r0, r3
 8001690:	f006 f8f6 	bl	8007880 <memset>

    uint8_t std_byte_length = 0;
 8001694:	2300      	movs	r3, #0
 8001696:	77fb      	strb	r3, [r7, #31]

    // Extra most significant bits can be safely ignored here.
    if      (bit_length == 1)   { std_byte_length = sizeof(bool);   storage.boolean = (*((bool*) value) != 0); }
 8001698:	79fb      	ldrb	r3, [r7, #7]
 800169a:	2b01      	cmp	r3, #1
 800169c:	d105      	bne.n	80016aa <canardEncodeScalar+0x48>
 800169e:	2301      	movs	r3, #1
 80016a0:	77fb      	strb	r3, [r7, #31]
 80016a2:	683b      	ldr	r3, [r7, #0]
 80016a4:	781b      	ldrb	r3, [r3, #0]
 80016a6:	743b      	strb	r3, [r7, #16]
 80016a8:	e024      	b.n	80016f4 <canardEncodeScalar+0x92>
    else if (bit_length <= 8)   { std_byte_length = 1;              storage.u8  = *((uint8_t*) value);  }
 80016aa:	79fb      	ldrb	r3, [r7, #7]
 80016ac:	2b08      	cmp	r3, #8
 80016ae:	d805      	bhi.n	80016bc <canardEncodeScalar+0x5a>
 80016b0:	2301      	movs	r3, #1
 80016b2:	77fb      	strb	r3, [r7, #31]
 80016b4:	683b      	ldr	r3, [r7, #0]
 80016b6:	781b      	ldrb	r3, [r3, #0]
 80016b8:	743b      	strb	r3, [r7, #16]
 80016ba:	e01b      	b.n	80016f4 <canardEncodeScalar+0x92>
    else if (bit_length <= 16)  { std_byte_length = 2;              storage.u16 = *((uint16_t*) value); }
 80016bc:	79fb      	ldrb	r3, [r7, #7]
 80016be:	2b10      	cmp	r3, #16
 80016c0:	d805      	bhi.n	80016ce <canardEncodeScalar+0x6c>
 80016c2:	2302      	movs	r3, #2
 80016c4:	77fb      	strb	r3, [r7, #31]
 80016c6:	683b      	ldr	r3, [r7, #0]
 80016c8:	881b      	ldrh	r3, [r3, #0]
 80016ca:	823b      	strh	r3, [r7, #16]
 80016cc:	e012      	b.n	80016f4 <canardEncodeScalar+0x92>
    else if (bit_length <= 32)  { std_byte_length = 4;              storage.u32 = *((uint32_t*) value); }
 80016ce:	79fb      	ldrb	r3, [r7, #7]
 80016d0:	2b20      	cmp	r3, #32
 80016d2:	d805      	bhi.n	80016e0 <canardEncodeScalar+0x7e>
 80016d4:	2304      	movs	r3, #4
 80016d6:	77fb      	strb	r3, [r7, #31]
 80016d8:	683b      	ldr	r3, [r7, #0]
 80016da:	681b      	ldr	r3, [r3, #0]
 80016dc:	613b      	str	r3, [r7, #16]
 80016de:	e009      	b.n	80016f4 <canardEncodeScalar+0x92>
    else if (bit_length <= 64)  { std_byte_length = 8;              storage.u64 = *((uint64_t*) value); }
 80016e0:	79fb      	ldrb	r3, [r7, #7]
 80016e2:	2b40      	cmp	r3, #64	@ 0x40
 80016e4:	d806      	bhi.n	80016f4 <canardEncodeScalar+0x92>
 80016e6:	2308      	movs	r3, #8
 80016e8:	77fb      	strb	r3, [r7, #31]
 80016ea:	683b      	ldr	r3, [r7, #0]
 80016ec:	e9d3 2300 	ldrd	r2, r3, [r3]
 80016f0:	e9c7 2304 	strd	r2, r3, [r7, #16]
            storage.bytes[i] = (temp >> (8*i)) & 0xFFU;
        }
    }
#endif

    if (isBigEndian())
 80016f4:	f000 fef3 	bl	80024de <isBigEndian>
 80016f8:	4603      	mov	r3, r0
 80016fa:	2b00      	cmp	r3, #0
 80016fc:	d006      	beq.n	800170c <canardEncodeScalar+0xaa>
    {
        swapByteOrder(&storage.bytes[0], std_byte_length);
 80016fe:	7ffa      	ldrb	r2, [r7, #31]
 8001700:	f107 0310 	add.w	r3, r7, #16
 8001704:	4611      	mov	r1, r2
 8001706:	4618      	mov	r0, r3
 8001708:	f000 fefa 	bl	8002500 <swapByteOrder>
     * Extra least significant bits will be filled with zeroes, which is fine.
     * Extra most significant bits will be discarded here.
     * Coverity Scan mistakenly believes that the array may be overrun if bit_length == 64; however, this branch will
     * not be taken if bit_length == 64, because 64 % 8 == 0.
     */
    if ((bit_length % 8) != 0)
 800170c:	79fb      	ldrb	r3, [r7, #7]
 800170e:	f003 0307 	and.w	r3, r3, #7
 8001712:	b2db      	uxtb	r3, r3
 8001714:	2b00      	cmp	r3, #0
 8001716:	d014      	beq.n	8001742 <canardEncodeScalar+0xe0>
    {
        // coverity[overrun-local]
        storage.bytes[bit_length / 8U] = (uint8_t)(storage.bytes[bit_length / 8U] << ((8U - (bit_length % 8U)) & 7U));
 8001718:	79fb      	ldrb	r3, [r7, #7]
 800171a:	08db      	lsrs	r3, r3, #3
 800171c:	b2db      	uxtb	r3, r3
 800171e:	3320      	adds	r3, #32
 8001720:	443b      	add	r3, r7
 8001722:	f813 3c10 	ldrb.w	r3, [r3, #-16]
 8001726:	461a      	mov	r2, r3
 8001728:	79fb      	ldrb	r3, [r7, #7]
 800172a:	425b      	negs	r3, r3
 800172c:	f003 0307 	and.w	r3, r3, #7
 8001730:	409a      	lsls	r2, r3
 8001732:	79fb      	ldrb	r3, [r7, #7]
 8001734:	08db      	lsrs	r3, r3, #3
 8001736:	b2db      	uxtb	r3, r3
 8001738:	b2d2      	uxtb	r2, r2
 800173a:	3320      	adds	r3, #32
 800173c:	443b      	add	r3, r7
 800173e:	f803 2c10 	strb.w	r2, [r3, #-16]
    }

    /*
     * Now, the storage contains properly serialized scalar. Copying it out.
     */
    copyBitArray(&storage.bytes[0], 0, bit_length, (uint8_t*) destination, bit_offset);
 8001742:	79fa      	ldrb	r2, [r7, #7]
 8001744:	f107 0010 	add.w	r0, r7, #16
 8001748:	68bb      	ldr	r3, [r7, #8]
 800174a:	9300      	str	r3, [sp, #0]
 800174c:	68fb      	ldr	r3, [r7, #12]
 800174e:	2100      	movs	r1, #0
 8001750:	f000 fd59 	bl	8002206 <copyBitArray>
}
 8001754:	bf00      	nop
 8001756:	3720      	adds	r7, #32
 8001758:	46bd      	mov	sp, r7
 800175a:	bd80      	pop	{r7, pc}

0800175c <canardReleaseRxTransferPayload>:

void canardReleaseRxTransferPayload(CanardInstance* ins, CanardRxTransfer* transfer)
{
 800175c:	b580      	push	{r7, lr}
 800175e:	b084      	sub	sp, #16
 8001760:	af00      	add	r7, sp, #0
 8001762:	6078      	str	r0, [r7, #4]
 8001764:	6039      	str	r1, [r7, #0]
    while (transfer->payload_middle != NULL)
 8001766:	e00f      	b.n	8001788 <canardReleaseRxTransferPayload+0x2c>
    {
        CanardBufferBlock* const temp = transfer->payload_middle->next;
 8001768:	683b      	ldr	r3, [r7, #0]
 800176a:	68db      	ldr	r3, [r3, #12]
 800176c:	681b      	ldr	r3, [r3, #0]
 800176e:	60fb      	str	r3, [r7, #12]
        freeBlock(&ins->allocator, transfer->payload_middle);
 8001770:	687b      	ldr	r3, [r7, #4]
 8001772:	f103 020c 	add.w	r2, r3, #12
 8001776:	683b      	ldr	r3, [r7, #0]
 8001778:	68db      	ldr	r3, [r3, #12]
 800177a:	4619      	mov	r1, r3
 800177c:	4610      	mov	r0, r2
 800177e:	f000 ffca 	bl	8002716 <freeBlock>
        transfer->payload_middle = temp;
 8001782:	683b      	ldr	r3, [r7, #0]
 8001784:	68fa      	ldr	r2, [r7, #12]
 8001786:	60da      	str	r2, [r3, #12]
    while (transfer->payload_middle != NULL)
 8001788:	683b      	ldr	r3, [r7, #0]
 800178a:	68db      	ldr	r3, [r3, #12]
 800178c:	2b00      	cmp	r3, #0
 800178e:	d1eb      	bne.n	8001768 <canardReleaseRxTransferPayload+0xc>
    }

    transfer->payload_middle = NULL;
 8001790:	683b      	ldr	r3, [r7, #0]
 8001792:	2200      	movs	r2, #0
 8001794:	60da      	str	r2, [r3, #12]
    transfer->payload_head = NULL;
 8001796:	683b      	ldr	r3, [r7, #0]
 8001798:	2200      	movs	r2, #0
 800179a:	609a      	str	r2, [r3, #8]
    transfer->payload_tail = NULL;
 800179c:	683b      	ldr	r3, [r7, #0]
 800179e:	2200      	movs	r2, #0
 80017a0:	611a      	str	r2, [r3, #16]
    transfer->payload_len = 0;
 80017a2:	683b      	ldr	r3, [r7, #0]
 80017a4:	2200      	movs	r2, #0
 80017a6:	829a      	strh	r2, [r3, #20]
}
 80017a8:	bf00      	nop
 80017aa:	3710      	adds	r7, #16
 80017ac:	46bd      	mov	sp, r7
 80017ae:	bd80      	pop	{r7, pc}

080017b0 <canardConvertNativeFloatToFloat16>:
{
    return ins->allocator.statistics;
}

uint16_t canardConvertNativeFloatToFloat16(float value)
{
 80017b0:	b480      	push	{r7}
 80017b2:	b08b      	sub	sp, #44	@ 0x2c
 80017b4:	af00      	add	r7, sp, #0
 80017b6:	ed87 0a01 	vstr	s0, [r7, #4]
    {
        uint32_t u;
        float f;
    };

    const union FP32 f32inf = { 255UL << 23U };
 80017ba:	f04f 43ff 	mov.w	r3, #2139095040	@ 0x7f800000
 80017be:	617b      	str	r3, [r7, #20]
    const union FP32 f16inf = { 31UL << 23U };
 80017c0:	f04f 6378 	mov.w	r3, #260046848	@ 0xf800000
 80017c4:	613b      	str	r3, [r7, #16]
    const union FP32 magic = { 15UL << 23U };
 80017c6:	f04f 63f0 	mov.w	r3, #125829120	@ 0x7800000
 80017ca:	60fb      	str	r3, [r7, #12]
    const uint32_t sign_mask = 0x80000000UL;
 80017cc:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 80017d0:	623b      	str	r3, [r7, #32]
    const uint32_t round_mask = 0xFFFFF000UL;
 80017d2:	4b21      	ldr	r3, [pc, #132]	@ (8001858 <canardConvertNativeFloatToFloat16+0xa8>)
 80017d4:	61fb      	str	r3, [r7, #28]

    union FP32 in;
    in.f = value;
 80017d6:	687b      	ldr	r3, [r7, #4]
 80017d8:	60bb      	str	r3, [r7, #8]
    uint32_t sign = in.u & sign_mask;
 80017da:	68bb      	ldr	r3, [r7, #8]
 80017dc:	6a3a      	ldr	r2, [r7, #32]
 80017de:	4013      	ands	r3, r2
 80017e0:	61bb      	str	r3, [r7, #24]
    in.u ^= sign;
 80017e2:	68ba      	ldr	r2, [r7, #8]
 80017e4:	69bb      	ldr	r3, [r7, #24]
 80017e6:	4053      	eors	r3, r2
 80017e8:	60bb      	str	r3, [r7, #8]

    uint16_t out = 0;
 80017ea:	2300      	movs	r3, #0
 80017ec:	84fb      	strh	r3, [r7, #38]	@ 0x26

    if (in.u >= f32inf.u)
 80017ee:	68ba      	ldr	r2, [r7, #8]
 80017f0:	697b      	ldr	r3, [r7, #20]
 80017f2:	429a      	cmp	r2, r3
 80017f4:	d30a      	bcc.n	800180c <canardConvertNativeFloatToFloat16+0x5c>
    {
        out = (in.u > f32inf.u) ? (uint16_t)0x7FFFU : (uint16_t)0x7C00U;
 80017f6:	68ba      	ldr	r2, [r7, #8]
 80017f8:	697b      	ldr	r3, [r7, #20]
 80017fa:	429a      	cmp	r2, r3
 80017fc:	d902      	bls.n	8001804 <canardConvertNativeFloatToFloat16+0x54>
 80017fe:	f647 73ff 	movw	r3, #32767	@ 0x7fff
 8001802:	e001      	b.n	8001808 <canardConvertNativeFloatToFloat16+0x58>
 8001804:	f44f 43f8 	mov.w	r3, #31744	@ 0x7c00
 8001808:	84fb      	strh	r3, [r7, #38]	@ 0x26
 800180a:	e018      	b.n	800183e <canardConvertNativeFloatToFloat16+0x8e>
    }
    else
    {
        in.u &= round_mask;
 800180c:	68ba      	ldr	r2, [r7, #8]
 800180e:	69fb      	ldr	r3, [r7, #28]
 8001810:	4013      	ands	r3, r2
 8001812:	60bb      	str	r3, [r7, #8]
        in.f *= magic.f;
 8001814:	ed97 7a02 	vldr	s14, [r7, #8]
 8001818:	edd7 7a03 	vldr	s15, [r7, #12]
 800181c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001820:	edc7 7a02 	vstr	s15, [r7, #8]
        in.u -= round_mask;
 8001824:	68ba      	ldr	r2, [r7, #8]
 8001826:	69fb      	ldr	r3, [r7, #28]
 8001828:	1ad3      	subs	r3, r2, r3
 800182a:	60bb      	str	r3, [r7, #8]
        if (in.u > f16inf.u)
 800182c:	68ba      	ldr	r2, [r7, #8]
 800182e:	693b      	ldr	r3, [r7, #16]
 8001830:	429a      	cmp	r2, r3
 8001832:	d901      	bls.n	8001838 <canardConvertNativeFloatToFloat16+0x88>
        {
            in.u = f16inf.u;
 8001834:	693b      	ldr	r3, [r7, #16]
 8001836:	60bb      	str	r3, [r7, #8]
        }
        out = (uint16_t)(in.u >> 13U);
 8001838:	68bb      	ldr	r3, [r7, #8]
 800183a:	0b5b      	lsrs	r3, r3, #13
 800183c:	84fb      	strh	r3, [r7, #38]	@ 0x26
    }

    out |= (uint16_t)(sign >> 16U);
 800183e:	69bb      	ldr	r3, [r7, #24]
 8001840:	0c1b      	lsrs	r3, r3, #16
 8001842:	b29a      	uxth	r2, r3
 8001844:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8001846:	4313      	orrs	r3, r2
 8001848:	84fb      	strh	r3, [r7, #38]	@ 0x26

    return out;
 800184a:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
}
 800184c:	4618      	mov	r0, r3
 800184e:	372c      	adds	r7, #44	@ 0x2c
 8001850:	46bd      	mov	sp, r7
 8001852:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001856:	4770      	bx	lr
 8001858:	fffff000 	.word	0xfffff000

0800185c <canardConvertFloat16ToNativeFloat>:

float canardConvertFloat16ToNativeFloat(uint16_t value)
{
 800185c:	b480      	push	{r7}
 800185e:	b087      	sub	sp, #28
 8001860:	af00      	add	r7, sp, #0
 8001862:	4603      	mov	r3, r0
 8001864:	80fb      	strh	r3, [r7, #6]
    {
        uint32_t u;
        float f;
    };

    const union FP32 magic = { (254UL - 15UL) << 23U };
 8001866:	f04f 43ef 	mov.w	r3, #2004877312	@ 0x77800000
 800186a:	617b      	str	r3, [r7, #20]
    const union FP32 was_inf_nan = { (127UL + 16UL) << 23U };
 800186c:	f04f 438f 	mov.w	r3, #1199570944	@ 0x47800000
 8001870:	613b      	str	r3, [r7, #16]
    union FP32 out;

    out.u = (value & 0x7FFFU) << 13U;
 8001872:	88fb      	ldrh	r3, [r7, #6]
 8001874:	035a      	lsls	r2, r3, #13
 8001876:	4b14      	ldr	r3, [pc, #80]	@ (80018c8 <canardConvertFloat16ToNativeFloat+0x6c>)
 8001878:	4013      	ands	r3, r2
 800187a:	60fb      	str	r3, [r7, #12]
    out.f *= magic.f;
 800187c:	ed97 7a03 	vldr	s14, [r7, #12]
 8001880:	edd7 7a05 	vldr	s15, [r7, #20]
 8001884:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001888:	edc7 7a03 	vstr	s15, [r7, #12]
    if (out.f >= was_inf_nan.f)
 800188c:	ed97 7a03 	vldr	s14, [r7, #12]
 8001890:	edd7 7a04 	vldr	s15, [r7, #16]
 8001894:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001898:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800189c:	db03      	blt.n	80018a6 <canardConvertFloat16ToNativeFloat+0x4a>
    {
        out.u |= 255UL << 23U;
 800189e:	68fb      	ldr	r3, [r7, #12]
 80018a0:	f043 43ff 	orr.w	r3, r3, #2139095040	@ 0x7f800000
 80018a4:	60fb      	str	r3, [r7, #12]
    }
    out.u |= (value & 0x8000UL) << 16U;
 80018a6:	68fa      	ldr	r2, [r7, #12]
 80018a8:	88fb      	ldrh	r3, [r7, #6]
 80018aa:	041b      	lsls	r3, r3, #16
 80018ac:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 80018b0:	4313      	orrs	r3, r2
 80018b2:	60fb      	str	r3, [r7, #12]

    return out.f;
 80018b4:	68fb      	ldr	r3, [r7, #12]
 80018b6:	ee07 3a90 	vmov	s15, r3
}
 80018ba:	eeb0 0a67 	vmov.f32	s0, s15
 80018be:	371c      	adds	r7, #28
 80018c0:	46bd      	mov	sp, r7
 80018c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018c6:	4770      	bx	lr
 80018c8:	0fffe000 	.word	0x0fffe000

080018cc <computeTransferIDForwardDistance>:

/*
 * Internal (static functions)
 */
CANARD_INTERNAL int16_t computeTransferIDForwardDistance(uint8_t a, uint8_t b)
{
 80018cc:	b480      	push	{r7}
 80018ce:	b085      	sub	sp, #20
 80018d0:	af00      	add	r7, sp, #0
 80018d2:	4603      	mov	r3, r0
 80018d4:	460a      	mov	r2, r1
 80018d6:	71fb      	strb	r3, [r7, #7]
 80018d8:	4613      	mov	r3, r2
 80018da:	71bb      	strb	r3, [r7, #6]
    int16_t d = (int16_t)(a - b);
 80018dc:	79fb      	ldrb	r3, [r7, #7]
 80018de:	b29a      	uxth	r2, r3
 80018e0:	79bb      	ldrb	r3, [r7, #6]
 80018e2:	b29b      	uxth	r3, r3
 80018e4:	1ad3      	subs	r3, r2, r3
 80018e6:	b29b      	uxth	r3, r3
 80018e8:	81fb      	strh	r3, [r7, #14]
    if (d < 0)
 80018ea:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 80018ee:	2b00      	cmp	r3, #0
 80018f0:	da03      	bge.n	80018fa <computeTransferIDForwardDistance+0x2e>
    {
        d = (int16_t)(d + (int16_t)(1U << TRANSFER_ID_BIT_LEN));
 80018f2:	89fb      	ldrh	r3, [r7, #14]
 80018f4:	3320      	adds	r3, #32
 80018f6:	b29b      	uxth	r3, r3
 80018f8:	81fb      	strh	r3, [r7, #14]
    }
    return d;
 80018fa:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
}
 80018fe:	4618      	mov	r0, r3
 8001900:	3714      	adds	r7, #20
 8001902:	46bd      	mov	sp, r7
 8001904:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001908:	4770      	bx	lr

0800190a <incrementTransferID>:

CANARD_INTERNAL void incrementTransferID(uint8_t* transfer_id)
{
 800190a:	b480      	push	{r7}
 800190c:	b083      	sub	sp, #12
 800190e:	af00      	add	r7, sp, #0
 8001910:	6078      	str	r0, [r7, #4]
    CANARD_ASSERT(transfer_id != NULL);

    (*transfer_id)++;
 8001912:	687b      	ldr	r3, [r7, #4]
 8001914:	781b      	ldrb	r3, [r3, #0]
 8001916:	3301      	adds	r3, #1
 8001918:	b2da      	uxtb	r2, r3
 800191a:	687b      	ldr	r3, [r7, #4]
 800191c:	701a      	strb	r2, [r3, #0]
    if (*transfer_id >= 32)
 800191e:	687b      	ldr	r3, [r7, #4]
 8001920:	781b      	ldrb	r3, [r3, #0]
 8001922:	2b1f      	cmp	r3, #31
 8001924:	d902      	bls.n	800192c <incrementTransferID+0x22>
    {
        *transfer_id = 0;
 8001926:	687b      	ldr	r3, [r7, #4]
 8001928:	2200      	movs	r2, #0
 800192a:	701a      	strb	r2, [r3, #0]
    }
}
 800192c:	bf00      	nop
 800192e:	370c      	adds	r7, #12
 8001930:	46bd      	mov	sp, r7
 8001932:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001936:	4770      	bx	lr

08001938 <dlcToDataLength>:

CANARD_INTERNAL uint16_t dlcToDataLength(uint16_t dlc) {
 8001938:	b480      	push	{r7}
 800193a:	b083      	sub	sp, #12
 800193c:	af00      	add	r7, sp, #0
 800193e:	4603      	mov	r3, r0
 8001940:	80fb      	strh	r3, [r7, #6]
    /*
    Data Length Code      9  10  11  12  13  14  15
    Number of data bytes 12  16  20  24  32  48  64
    */
    if (dlc <= 8) {
 8001942:	88fb      	ldrh	r3, [r7, #6]
 8001944:	2b08      	cmp	r3, #8
 8001946:	d801      	bhi.n	800194c <dlcToDataLength+0x14>
        return dlc;
 8001948:	88fb      	ldrh	r3, [r7, #6]
 800194a:	e01e      	b.n	800198a <dlcToDataLength+0x52>
    } else if (dlc == 9) {
 800194c:	88fb      	ldrh	r3, [r7, #6]
 800194e:	2b09      	cmp	r3, #9
 8001950:	d101      	bne.n	8001956 <dlcToDataLength+0x1e>
        return 12;
 8001952:	230c      	movs	r3, #12
 8001954:	e019      	b.n	800198a <dlcToDataLength+0x52>
    } else if (dlc == 10) {
 8001956:	88fb      	ldrh	r3, [r7, #6]
 8001958:	2b0a      	cmp	r3, #10
 800195a:	d101      	bne.n	8001960 <dlcToDataLength+0x28>
        return 16;
 800195c:	2310      	movs	r3, #16
 800195e:	e014      	b.n	800198a <dlcToDataLength+0x52>
    } else if (dlc == 11) {
 8001960:	88fb      	ldrh	r3, [r7, #6]
 8001962:	2b0b      	cmp	r3, #11
 8001964:	d101      	bne.n	800196a <dlcToDataLength+0x32>
        return 20;
 8001966:	2314      	movs	r3, #20
 8001968:	e00f      	b.n	800198a <dlcToDataLength+0x52>
    } else if (dlc == 12) {
 800196a:	88fb      	ldrh	r3, [r7, #6]
 800196c:	2b0c      	cmp	r3, #12
 800196e:	d101      	bne.n	8001974 <dlcToDataLength+0x3c>
        return 24;
 8001970:	2318      	movs	r3, #24
 8001972:	e00a      	b.n	800198a <dlcToDataLength+0x52>
    } else if (dlc == 13) {
 8001974:	88fb      	ldrh	r3, [r7, #6]
 8001976:	2b0d      	cmp	r3, #13
 8001978:	d101      	bne.n	800197e <dlcToDataLength+0x46>
        return 32;
 800197a:	2320      	movs	r3, #32
 800197c:	e005      	b.n	800198a <dlcToDataLength+0x52>
    } else if (dlc == 14) {
 800197e:	88fb      	ldrh	r3, [r7, #6]
 8001980:	2b0e      	cmp	r3, #14
 8001982:	d101      	bne.n	8001988 <dlcToDataLength+0x50>
        return 48;
 8001984:	2330      	movs	r3, #48	@ 0x30
 8001986:	e000      	b.n	800198a <dlcToDataLength+0x52>
    }
    return 64;
 8001988:	2340      	movs	r3, #64	@ 0x40
}
 800198a:	4618      	mov	r0, r3
 800198c:	370c      	adds	r7, #12
 800198e:	46bd      	mov	sp, r7
 8001990:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001994:	4770      	bx	lr

08001996 <dataLengthToDlc>:

CANARD_INTERNAL uint16_t dataLengthToDlc(uint16_t data_length) {
 8001996:	b480      	push	{r7}
 8001998:	b083      	sub	sp, #12
 800199a:	af00      	add	r7, sp, #0
 800199c:	4603      	mov	r3, r0
 800199e:	80fb      	strh	r3, [r7, #6]
    if (data_length <= 8) {
 80019a0:	88fb      	ldrh	r3, [r7, #6]
 80019a2:	2b08      	cmp	r3, #8
 80019a4:	d801      	bhi.n	80019aa <dataLengthToDlc+0x14>
        return data_length;
 80019a6:	88fb      	ldrh	r3, [r7, #6]
 80019a8:	e01e      	b.n	80019e8 <dataLengthToDlc+0x52>
    } else if (data_length <= 12) {
 80019aa:	88fb      	ldrh	r3, [r7, #6]
 80019ac:	2b0c      	cmp	r3, #12
 80019ae:	d801      	bhi.n	80019b4 <dataLengthToDlc+0x1e>
        return 9;
 80019b0:	2309      	movs	r3, #9
 80019b2:	e019      	b.n	80019e8 <dataLengthToDlc+0x52>
    } else if (data_length <= 16) {
 80019b4:	88fb      	ldrh	r3, [r7, #6]
 80019b6:	2b10      	cmp	r3, #16
 80019b8:	d801      	bhi.n	80019be <dataLengthToDlc+0x28>
        return 10;
 80019ba:	230a      	movs	r3, #10
 80019bc:	e014      	b.n	80019e8 <dataLengthToDlc+0x52>
    } else if (data_length <= 20) {
 80019be:	88fb      	ldrh	r3, [r7, #6]
 80019c0:	2b14      	cmp	r3, #20
 80019c2:	d801      	bhi.n	80019c8 <dataLengthToDlc+0x32>
        return 11;
 80019c4:	230b      	movs	r3, #11
 80019c6:	e00f      	b.n	80019e8 <dataLengthToDlc+0x52>
    } else if (data_length <= 24) {
 80019c8:	88fb      	ldrh	r3, [r7, #6]
 80019ca:	2b18      	cmp	r3, #24
 80019cc:	d801      	bhi.n	80019d2 <dataLengthToDlc+0x3c>
        return 12;
 80019ce:	230c      	movs	r3, #12
 80019d0:	e00a      	b.n	80019e8 <dataLengthToDlc+0x52>
    } else if (data_length <= 32) {
 80019d2:	88fb      	ldrh	r3, [r7, #6]
 80019d4:	2b20      	cmp	r3, #32
 80019d6:	d801      	bhi.n	80019dc <dataLengthToDlc+0x46>
        return 13;
 80019d8:	230d      	movs	r3, #13
 80019da:	e005      	b.n	80019e8 <dataLengthToDlc+0x52>
    } else if (data_length <= 48) {
 80019dc:	88fb      	ldrh	r3, [r7, #6]
 80019de:	2b30      	cmp	r3, #48	@ 0x30
 80019e0:	d801      	bhi.n	80019e6 <dataLengthToDlc+0x50>
        return 14;
 80019e2:	230e      	movs	r3, #14
 80019e4:	e000      	b.n	80019e8 <dataLengthToDlc+0x52>
    }
    return 15;
 80019e6:	230f      	movs	r3, #15
}
 80019e8:	4618      	mov	r0, r3
 80019ea:	370c      	adds	r7, #12
 80019ec:	46bd      	mov	sp, r7
 80019ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019f2:	4770      	bx	lr

080019f4 <enqueueTxFrames>:
CANARD_INTERNAL int16_t enqueueTxFrames(CanardInstance* ins,
                                        uint32_t can_id,
                                        uint16_t crc,
                                        CanardTxTransfer* transfer
)
{
 80019f4:	b580      	push	{r7, lr}
 80019f6:	b08a      	sub	sp, #40	@ 0x28
 80019f8:	af00      	add	r7, sp, #0
 80019fa:	60f8      	str	r0, [r7, #12]
 80019fc:	60b9      	str	r1, [r7, #8]
 80019fe:	603b      	str	r3, [r7, #0]
 8001a00:	4613      	mov	r3, r2
 8001a02:	80fb      	strh	r3, [r7, #6]
    CANARD_ASSERT(ins != NULL);
    CANARD_ASSERT((can_id & CANARD_CAN_EXT_ID_MASK) == can_id);            // Flags must be cleared

    if (transfer->inout_transfer_id == NULL)
 8001a04:	683b      	ldr	r3, [r7, #0]
 8001a06:	695b      	ldr	r3, [r3, #20]
 8001a08:	2b00      	cmp	r3, #0
 8001a0a:	d102      	bne.n	8001a12 <enqueueTxFrames+0x1e>
    {
        return -CANARD_ERROR_INVALID_ARGUMENT;
 8001a0c:	f06f 0301 	mvn.w	r3, #1
 8001a10:	e0f9      	b.n	8001c06 <enqueueTxFrames+0x212>
    }

    if ((transfer->payload_len > 0) && (transfer->payload == NULL))
 8001a12:	683b      	ldr	r3, [r7, #0]
 8001a14:	8c1b      	ldrh	r3, [r3, #32]
 8001a16:	2b00      	cmp	r3, #0
 8001a18:	d006      	beq.n	8001a28 <enqueueTxFrames+0x34>
 8001a1a:	683b      	ldr	r3, [r7, #0]
 8001a1c:	69db      	ldr	r3, [r3, #28]
 8001a1e:	2b00      	cmp	r3, #0
 8001a20:	d102      	bne.n	8001a28 <enqueueTxFrames+0x34>
    {
        return -CANARD_ERROR_INVALID_ARGUMENT;
 8001a22:	f06f 0301 	mvn.w	r3, #1
 8001a26:	e0ee      	b.n	8001c06 <enqueueTxFrames+0x212>
    }

    int16_t result = 0;
 8001a28:	2300      	movs	r3, #0
 8001a2a:	84fb      	strh	r3, [r7, #38]	@ 0x26
#if CANARD_ENABLE_CANFD
    uint8_t frame_max_data_len = transfer->canfd ? CANARD_CANFD_FRAME_MAX_DATA_LEN:CANARD_CAN_FRAME_MAX_DATA_LEN;
#else
    uint8_t frame_max_data_len = CANARD_CAN_FRAME_MAX_DATA_LEN;
 8001a2c:	2308      	movs	r3, #8
 8001a2e:	77fb      	strb	r3, [r7, #31]
#endif
    if (transfer->payload_len < frame_max_data_len)                        // Single frame transfer
 8001a30:	683b      	ldr	r3, [r7, #0]
 8001a32:	8c1a      	ldrh	r2, [r3, #32]
 8001a34:	7ffb      	ldrb	r3, [r7, #31]
 8001a36:	b29b      	uxth	r3, r3
 8001a38:	429a      	cmp	r2, r3
 8001a3a:	d24b      	bcs.n	8001ad4 <enqueueTxFrames+0xe0>
    {
        CanardTxQueueItem* queue_item = createTxItem(&ins->allocator);
 8001a3c:	68fb      	ldr	r3, [r7, #12]
 8001a3e:	330c      	adds	r3, #12
 8001a40:	4618      	mov	r0, r3
 8001a42:	f000 f929 	bl	8001c98 <createTxItem>
 8001a46:	6178      	str	r0, [r7, #20]
        if (queue_item == NULL)
 8001a48:	697b      	ldr	r3, [r7, #20]
 8001a4a:	2b00      	cmp	r3, #0
 8001a4c:	d102      	bne.n	8001a54 <enqueueTxFrames+0x60>
        {
            return -CANARD_ERROR_OUT_OF_MEMORY;
 8001a4e:	f06f 0302 	mvn.w	r3, #2
 8001a52:	e0d8      	b.n	8001c06 <enqueueTxFrames+0x212>
        }

        memcpy(queue_item->frame.data, transfer->payload, transfer->payload_len);
 8001a54:	697b      	ldr	r3, [r7, #20]
 8001a56:	f103 0008 	add.w	r0, r3, #8
 8001a5a:	683b      	ldr	r3, [r7, #0]
 8001a5c:	69d9      	ldr	r1, [r3, #28]
 8001a5e:	683b      	ldr	r3, [r7, #0]
 8001a60:	8c1b      	ldrh	r3, [r3, #32]
 8001a62:	461a      	mov	r2, r3
 8001a64:	f005 ffa7 	bl	80079b6 <memcpy>

        transfer->payload_len = dlcToDataLength(dataLengthToDlc(transfer->payload_len+1))-1;
 8001a68:	683b      	ldr	r3, [r7, #0]
 8001a6a:	8c1b      	ldrh	r3, [r3, #32]
 8001a6c:	3301      	adds	r3, #1
 8001a6e:	b29b      	uxth	r3, r3
 8001a70:	4618      	mov	r0, r3
 8001a72:	f7ff ff90 	bl	8001996 <dataLengthToDlc>
 8001a76:	4603      	mov	r3, r0
 8001a78:	4618      	mov	r0, r3
 8001a7a:	f7ff ff5d 	bl	8001938 <dlcToDataLength>
 8001a7e:	4603      	mov	r3, r0
 8001a80:	3b01      	subs	r3, #1
 8001a82:	b29a      	uxth	r2, r3
 8001a84:	683b      	ldr	r3, [r7, #0]
 8001a86:	841a      	strh	r2, [r3, #32]
        queue_item->frame.data_len = (uint8_t)(transfer->payload_len + 1);
 8001a88:	683b      	ldr	r3, [r7, #0]
 8001a8a:	8c1b      	ldrh	r3, [r3, #32]
 8001a8c:	b2db      	uxtb	r3, r3
 8001a8e:	3301      	adds	r3, #1
 8001a90:	b2da      	uxtb	r2, r3
 8001a92:	697b      	ldr	r3, [r7, #20]
 8001a94:	741a      	strb	r2, [r3, #16]
        queue_item->frame.data[transfer->payload_len] = (uint8_t)(0xC0U | (*transfer->inout_transfer_id & 31U));
 8001a96:	683b      	ldr	r3, [r7, #0]
 8001a98:	695b      	ldr	r3, [r3, #20]
 8001a9a:	781b      	ldrb	r3, [r3, #0]
 8001a9c:	f003 031f 	and.w	r3, r3, #31
 8001aa0:	b2db      	uxtb	r3, r3
 8001aa2:	683a      	ldr	r2, [r7, #0]
 8001aa4:	8c12      	ldrh	r2, [r2, #32]
 8001aa6:	4611      	mov	r1, r2
 8001aa8:	f063 033f 	orn	r3, r3, #63	@ 0x3f
 8001aac:	b2da      	uxtb	r2, r3
 8001aae:	697b      	ldr	r3, [r7, #20]
 8001ab0:	440b      	add	r3, r1
 8001ab2:	721a      	strb	r2, [r3, #8]
        queue_item->frame.id = can_id | CANARD_CAN_FRAME_EFF;
 8001ab4:	68bb      	ldr	r3, [r7, #8]
 8001ab6:	f043 4200 	orr.w	r2, r3, #2147483648	@ 0x80000000
 8001aba:	697b      	ldr	r3, [r7, #20]
 8001abc:	605a      	str	r2, [r3, #4]
        queue_item->frame.iface_mask = transfer->iface_mask;
#endif
#if CANARD_ENABLE_CANFD
        queue_item->frame.canfd = transfer->canfd;
#endif
        pushTxQueue(ins, queue_item);
 8001abe:	6979      	ldr	r1, [r7, #20]
 8001ac0:	68f8      	ldr	r0, [r7, #12]
 8001ac2:	f000 f8a4 	bl	8001c0e <pushTxQueue>
        result++;
 8001ac6:	f9b7 3026 	ldrsh.w	r3, [r7, #38]	@ 0x26
 8001aca:	b29b      	uxth	r3, r3
 8001acc:	3301      	adds	r3, #1
 8001ace:	b29b      	uxth	r3, r3
 8001ad0:	84fb      	strh	r3, [r7, #38]	@ 0x26
 8001ad2:	e096      	b.n	8001c02 <enqueueTxFrames+0x20e>
    }
    else                                                                    // Multi frame transfer
    {
        uint16_t data_index = 0;
 8001ad4:	2300      	movs	r3, #0
 8001ad6:	84bb      	strh	r3, [r7, #36]	@ 0x24
        uint8_t toggle = 0;
 8001ad8:	2300      	movs	r3, #0
 8001ada:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
        uint8_t sot_eot = 0x80;
 8001ade:	2380      	movs	r3, #128	@ 0x80
 8001ae0:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22

        CanardTxQueueItem* queue_item = NULL;
 8001ae4:	2300      	movs	r3, #0
 8001ae6:	61bb      	str	r3, [r7, #24]

        while (transfer->payload_len - data_index != 0)
 8001ae8:	e085      	b.n	8001bf6 <enqueueTxFrames+0x202>
        {
            queue_item = createTxItem(&ins->allocator);
 8001aea:	68fb      	ldr	r3, [r7, #12]
 8001aec:	330c      	adds	r3, #12
 8001aee:	4618      	mov	r0, r3
 8001af0:	f000 f8d2 	bl	8001c98 <createTxItem>
 8001af4:	61b8      	str	r0, [r7, #24]
            if (queue_item == NULL)
 8001af6:	69bb      	ldr	r3, [r7, #24]
 8001af8:	2b00      	cmp	r3, #0
 8001afa:	d102      	bne.n	8001b02 <enqueueTxFrames+0x10e>
            {
                CANARD_ASSERT(false);
                return -CANARD_ERROR_OUT_OF_MEMORY;          // TODO: Purge all frames enqueued so far
 8001afc:	f06f 0302 	mvn.w	r3, #2
 8001b00:	e081      	b.n	8001c06 <enqueueTxFrames+0x212>
            }

            uint16_t i = 0;
 8001b02:	2300      	movs	r3, #0
 8001b04:	843b      	strh	r3, [r7, #32]
            if (data_index == 0)
 8001b06:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8001b08:	2b00      	cmp	r3, #0
 8001b0a:	d10c      	bne.n	8001b26 <enqueueTxFrames+0x132>
            {
                // add crc
                queue_item->frame.data[0] = (uint8_t) (crc);
 8001b0c:	88fb      	ldrh	r3, [r7, #6]
 8001b0e:	b2da      	uxtb	r2, r3
 8001b10:	69bb      	ldr	r3, [r7, #24]
 8001b12:	721a      	strb	r2, [r3, #8]
                queue_item->frame.data[1] = (uint8_t) (crc >> 8U);
 8001b14:	88fb      	ldrh	r3, [r7, #6]
 8001b16:	0a1b      	lsrs	r3, r3, #8
 8001b18:	b29b      	uxth	r3, r3
 8001b1a:	b2da      	uxtb	r2, r3
 8001b1c:	69bb      	ldr	r3, [r7, #24]
 8001b1e:	725a      	strb	r2, [r3, #9]
                i = 2;
 8001b20:	2302      	movs	r3, #2
 8001b22:	843b      	strh	r3, [r7, #32]
 8001b24:	e012      	b.n	8001b4c <enqueueTxFrames+0x158>
            }
            else
            {
                i = 0;
 8001b26:	2300      	movs	r3, #0
 8001b28:	843b      	strh	r3, [r7, #32]
            }

            for (; i < (frame_max_data_len - 1) && data_index < transfer->payload_len; i++, data_index++)
 8001b2a:	e00f      	b.n	8001b4c <enqueueTxFrames+0x158>
            {
                queue_item->frame.data[i] = transfer->payload[data_index];
 8001b2c:	683b      	ldr	r3, [r7, #0]
 8001b2e:	69da      	ldr	r2, [r3, #28]
 8001b30:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8001b32:	441a      	add	r2, r3
 8001b34:	8c3b      	ldrh	r3, [r7, #32]
 8001b36:	7811      	ldrb	r1, [r2, #0]
 8001b38:	69ba      	ldr	r2, [r7, #24]
 8001b3a:	4413      	add	r3, r2
 8001b3c:	460a      	mov	r2, r1
 8001b3e:	721a      	strb	r2, [r3, #8]
            for (; i < (frame_max_data_len - 1) && data_index < transfer->payload_len; i++, data_index++)
 8001b40:	8c3b      	ldrh	r3, [r7, #32]
 8001b42:	3301      	adds	r3, #1
 8001b44:	843b      	strh	r3, [r7, #32]
 8001b46:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8001b48:	3301      	adds	r3, #1
 8001b4a:	84bb      	strh	r3, [r7, #36]	@ 0x24
 8001b4c:	8c3a      	ldrh	r2, [r7, #32]
 8001b4e:	7ffb      	ldrb	r3, [r7, #31]
 8001b50:	3b01      	subs	r3, #1
 8001b52:	429a      	cmp	r2, r3
 8001b54:	da04      	bge.n	8001b60 <enqueueTxFrames+0x16c>
 8001b56:	683b      	ldr	r3, [r7, #0]
 8001b58:	8c1b      	ldrh	r3, [r3, #32]
 8001b5a:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 8001b5c:	429a      	cmp	r2, r3
 8001b5e:	d3e5      	bcc.n	8001b2c <enqueueTxFrames+0x138>
            }
            // tail byte
            sot_eot = (data_index == transfer->payload_len) ? (uint8_t)0x40 : sot_eot;
 8001b60:	683b      	ldr	r3, [r7, #0]
 8001b62:	8c1b      	ldrh	r3, [r3, #32]
 8001b64:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 8001b66:	429a      	cmp	r2, r3
 8001b68:	d002      	beq.n	8001b70 <enqueueTxFrames+0x17c>
 8001b6a:	f897 3022 	ldrb.w	r3, [r7, #34]	@ 0x22
 8001b6e:	e000      	b.n	8001b72 <enqueueTxFrames+0x17e>
 8001b70:	2340      	movs	r3, #64	@ 0x40
 8001b72:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
            
            i = dlcToDataLength(dataLengthToDlc(i+1))-1;
 8001b76:	8c3b      	ldrh	r3, [r7, #32]
 8001b78:	3301      	adds	r3, #1
 8001b7a:	b29b      	uxth	r3, r3
 8001b7c:	4618      	mov	r0, r3
 8001b7e:	f7ff ff0a 	bl	8001996 <dataLengthToDlc>
 8001b82:	4603      	mov	r3, r0
 8001b84:	4618      	mov	r0, r3
 8001b86:	f7ff fed7 	bl	8001938 <dlcToDataLength>
 8001b8a:	4603      	mov	r3, r0
 8001b8c:	3b01      	subs	r3, #1
 8001b8e:	843b      	strh	r3, [r7, #32]
            queue_item->frame.data[i] = (uint8_t)(sot_eot | ((uint32_t)toggle << 5U) | ((uint32_t)*transfer->inout_transfer_id & 31U));
 8001b90:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8001b94:	015b      	lsls	r3, r3, #5
 8001b96:	b2da      	uxtb	r2, r3
 8001b98:	f897 3022 	ldrb.w	r3, [r7, #34]	@ 0x22
 8001b9c:	4313      	orrs	r3, r2
 8001b9e:	b2d9      	uxtb	r1, r3
 8001ba0:	683b      	ldr	r3, [r7, #0]
 8001ba2:	695b      	ldr	r3, [r3, #20]
 8001ba4:	781b      	ldrb	r3, [r3, #0]
 8001ba6:	f003 031f 	and.w	r3, r3, #31
 8001baa:	b2da      	uxtb	r2, r3
 8001bac:	8c3b      	ldrh	r3, [r7, #32]
 8001bae:	430a      	orrs	r2, r1
 8001bb0:	b2d1      	uxtb	r1, r2
 8001bb2:	69ba      	ldr	r2, [r7, #24]
 8001bb4:	4413      	add	r3, r2
 8001bb6:	460a      	mov	r2, r1
 8001bb8:	721a      	strb	r2, [r3, #8]
            queue_item->frame.id = can_id | CANARD_CAN_FRAME_EFF;
 8001bba:	68bb      	ldr	r3, [r7, #8]
 8001bbc:	f043 4200 	orr.w	r2, r3, #2147483648	@ 0x80000000
 8001bc0:	69bb      	ldr	r3, [r7, #24]
 8001bc2:	605a      	str	r2, [r3, #4]
            queue_item->frame.data_len = (uint8_t)(i + 1);
 8001bc4:	8c3b      	ldrh	r3, [r7, #32]
 8001bc6:	b2db      	uxtb	r3, r3
 8001bc8:	3301      	adds	r3, #1
 8001bca:	b2da      	uxtb	r2, r3
 8001bcc:	69bb      	ldr	r3, [r7, #24]
 8001bce:	741a      	strb	r2, [r3, #16]
            queue_item->frame.iface_mask = transfer->iface_mask;
#endif
#if CANARD_ENABLE_CANFD
            queue_item->frame.canfd = transfer->canfd;
#endif
            pushTxQueue(ins, queue_item);
 8001bd0:	69b9      	ldr	r1, [r7, #24]
 8001bd2:	68f8      	ldr	r0, [r7, #12]
 8001bd4:	f000 f81b 	bl	8001c0e <pushTxQueue>

            result++;
 8001bd8:	f9b7 3026 	ldrsh.w	r3, [r7, #38]	@ 0x26
 8001bdc:	b29b      	uxth	r3, r3
 8001bde:	3301      	adds	r3, #1
 8001be0:	b29b      	uxth	r3, r3
 8001be2:	84fb      	strh	r3, [r7, #38]	@ 0x26
            toggle ^= 1;
 8001be4:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8001be8:	f083 0301 	eor.w	r3, r3, #1
 8001bec:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
            sot_eot = 0;
 8001bf0:	2300      	movs	r3, #0
 8001bf2:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        while (transfer->payload_len - data_index != 0)
 8001bf6:	683b      	ldr	r3, [r7, #0]
 8001bf8:	8c1b      	ldrh	r3, [r3, #32]
 8001bfa:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 8001bfc:	429a      	cmp	r2, r3
 8001bfe:	f47f af74 	bne.w	8001aea <enqueueTxFrames+0xf6>
        }
    }

    return result;
 8001c02:	f9b7 3026 	ldrsh.w	r3, [r7, #38]	@ 0x26
}
 8001c06:	4618      	mov	r0, r3
 8001c08:	3728      	adds	r7, #40	@ 0x28
 8001c0a:	46bd      	mov	sp, r7
 8001c0c:	bd80      	pop	{r7, pc}

08001c0e <pushTxQueue>:

/**
 * Puts frame on on the TX queue. Higher priority placed first
 */
CANARD_INTERNAL void pushTxQueue(CanardInstance* ins, CanardTxQueueItem* item)
{
 8001c0e:	b580      	push	{r7, lr}
 8001c10:	b084      	sub	sp, #16
 8001c12:	af00      	add	r7, sp, #0
 8001c14:	6078      	str	r0, [r7, #4]
 8001c16:	6039      	str	r1, [r7, #0]
    CANARD_ASSERT(ins != NULL);
    CANARD_ASSERT(item->frame.data_len > 0);       // UAVCAN doesn't allow zero-payload frames

    if (ins->tx_queue == NULL)
 8001c18:	687b      	ldr	r3, [r7, #4]
 8001c1a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001c1c:	2b00      	cmp	r3, #0
 8001c1e:	d103      	bne.n	8001c28 <pushTxQueue+0x1a>
    {
        ins->tx_queue = item;
 8001c20:	687b      	ldr	r3, [r7, #4]
 8001c22:	683a      	ldr	r2, [r7, #0]
 8001c24:	625a      	str	r2, [r3, #36]	@ 0x24
        return;
 8001c26:	e034      	b.n	8001c92 <pushTxQueue+0x84>
    }

    CanardTxQueueItem* queue = ins->tx_queue;
 8001c28:	687b      	ldr	r3, [r7, #4]
 8001c2a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001c2c:	60fb      	str	r3, [r7, #12]
    CanardTxQueueItem* previous = ins->tx_queue;
 8001c2e:	687b      	ldr	r3, [r7, #4]
 8001c30:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001c32:	60bb      	str	r3, [r7, #8]

    while (queue != NULL)
 8001c34:	e02a      	b.n	8001c8c <pushTxQueue+0x7e>
    {
        if (isPriorityHigher(queue->frame.id, item->frame.id)) // lower number wins
 8001c36:	68fb      	ldr	r3, [r7, #12]
 8001c38:	685a      	ldr	r2, [r3, #4]
 8001c3a:	683b      	ldr	r3, [r7, #0]
 8001c3c:	685b      	ldr	r3, [r3, #4]
 8001c3e:	4619      	mov	r1, r3
 8001c40:	4610      	mov	r0, r2
 8001c42:	f000 f840 	bl	8001cc6 <isPriorityHigher>
 8001c46:	4603      	mov	r3, r0
 8001c48:	2b00      	cmp	r3, #0
 8001c4a:	d012      	beq.n	8001c72 <pushTxQueue+0x64>
        {
            if (queue == ins->tx_queue)
 8001c4c:	687b      	ldr	r3, [r7, #4]
 8001c4e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001c50:	68fa      	ldr	r2, [r7, #12]
 8001c52:	429a      	cmp	r2, r3
 8001c54:	d106      	bne.n	8001c64 <pushTxQueue+0x56>
            {
                item->next = queue;
 8001c56:	683b      	ldr	r3, [r7, #0]
 8001c58:	68fa      	ldr	r2, [r7, #12]
 8001c5a:	601a      	str	r2, [r3, #0]
                ins->tx_queue = item;
 8001c5c:	687b      	ldr	r3, [r7, #4]
 8001c5e:	683a      	ldr	r2, [r7, #0]
 8001c60:	625a      	str	r2, [r3, #36]	@ 0x24
            else
            {
                previous->next = item;
                item->next = queue;
            }
            return;
 8001c62:	e016      	b.n	8001c92 <pushTxQueue+0x84>
                previous->next = item;
 8001c64:	68bb      	ldr	r3, [r7, #8]
 8001c66:	683a      	ldr	r2, [r7, #0]
 8001c68:	601a      	str	r2, [r3, #0]
                item->next = queue;
 8001c6a:	683b      	ldr	r3, [r7, #0]
 8001c6c:	68fa      	ldr	r2, [r7, #12]
 8001c6e:	601a      	str	r2, [r3, #0]
            return;
 8001c70:	e00f      	b.n	8001c92 <pushTxQueue+0x84>
        }
        else
        {
            if (queue->next == NULL)
 8001c72:	68fb      	ldr	r3, [r7, #12]
 8001c74:	681b      	ldr	r3, [r3, #0]
 8001c76:	2b00      	cmp	r3, #0
 8001c78:	d103      	bne.n	8001c82 <pushTxQueue+0x74>
            {
                queue->next = item;
 8001c7a:	68fb      	ldr	r3, [r7, #12]
 8001c7c:	683a      	ldr	r2, [r7, #0]
 8001c7e:	601a      	str	r2, [r3, #0]
                return;
 8001c80:	e007      	b.n	8001c92 <pushTxQueue+0x84>
            }
            else
            {
                previous = queue;
 8001c82:	68fb      	ldr	r3, [r7, #12]
 8001c84:	60bb      	str	r3, [r7, #8]
                queue = queue->next;
 8001c86:	68fb      	ldr	r3, [r7, #12]
 8001c88:	681b      	ldr	r3, [r3, #0]
 8001c8a:	60fb      	str	r3, [r7, #12]
    while (queue != NULL)
 8001c8c:	68fb      	ldr	r3, [r7, #12]
 8001c8e:	2b00      	cmp	r3, #0
 8001c90:	d1d1      	bne.n	8001c36 <pushTxQueue+0x28>
            }
        }
    }
}
 8001c92:	3710      	adds	r7, #16
 8001c94:	46bd      	mov	sp, r7
 8001c96:	bd80      	pop	{r7, pc}

08001c98 <createTxItem>:

/**
 * Creates new tx queue item from allocator
 */
CANARD_INTERNAL CanardTxQueueItem* createTxItem(CanardPoolAllocator* allocator)
{
 8001c98:	b580      	push	{r7, lr}
 8001c9a:	b084      	sub	sp, #16
 8001c9c:	af00      	add	r7, sp, #0
 8001c9e:	6078      	str	r0, [r7, #4]
    CanardTxQueueItem* item = (CanardTxQueueItem*) allocateBlock(allocator);
 8001ca0:	6878      	ldr	r0, [r7, #4]
 8001ca2:	f000 fd0f 	bl	80026c4 <allocateBlock>
 8001ca6:	60f8      	str	r0, [r7, #12]
    if (item == NULL)
 8001ca8:	68fb      	ldr	r3, [r7, #12]
 8001caa:	2b00      	cmp	r3, #0
 8001cac:	d101      	bne.n	8001cb2 <createTxItem+0x1a>
    {
        return NULL;
 8001cae:	2300      	movs	r3, #0
 8001cb0:	e005      	b.n	8001cbe <createTxItem+0x26>
    }
    memset(item, 0, sizeof(*item));
 8001cb2:	2214      	movs	r2, #20
 8001cb4:	2100      	movs	r1, #0
 8001cb6:	68f8      	ldr	r0, [r7, #12]
 8001cb8:	f005 fde2 	bl	8007880 <memset>
    return item;
 8001cbc:	68fb      	ldr	r3, [r7, #12]
}
 8001cbe:	4618      	mov	r0, r3
 8001cc0:	3710      	adds	r7, #16
 8001cc2:	46bd      	mov	sp, r7
 8001cc4:	bd80      	pop	{r7, pc}

08001cc6 <isPriorityHigher>:

/**
 * Returns true if priority of rhs is higher than id
 */
CANARD_INTERNAL bool isPriorityHigher(uint32_t rhs, uint32_t id)
{
 8001cc6:	b480      	push	{r7}
 8001cc8:	b089      	sub	sp, #36	@ 0x24
 8001cca:	af00      	add	r7, sp, #0
 8001ccc:	6078      	str	r0, [r7, #4]
 8001cce:	6039      	str	r1, [r7, #0]
    const uint32_t clean_id = id & CANARD_CAN_EXT_ID_MASK;
 8001cd0:	683b      	ldr	r3, [r7, #0]
 8001cd2:	f023 4360 	bic.w	r3, r3, #3758096384	@ 0xe0000000
 8001cd6:	61fb      	str	r3, [r7, #28]
    const uint32_t rhs_clean_id = rhs & CANARD_CAN_EXT_ID_MASK;
 8001cd8:	687b      	ldr	r3, [r7, #4]
 8001cda:	f023 4360 	bic.w	r3, r3, #3758096384	@ 0xe0000000
 8001cde:	61bb      	str	r3, [r7, #24]

    /*
     * STD vs EXT - if 11 most significant bits are the same, EXT loses.
     */
    const bool ext = (id & CANARD_CAN_FRAME_EFF) != 0;
 8001ce0:	683b      	ldr	r3, [r7, #0]
 8001ce2:	0fdb      	lsrs	r3, r3, #31
 8001ce4:	75fb      	strb	r3, [r7, #23]
    const bool rhs_ext = (rhs & CANARD_CAN_FRAME_EFF) != 0;
 8001ce6:	687b      	ldr	r3, [r7, #4]
 8001ce8:	0fdb      	lsrs	r3, r3, #31
 8001cea:	75bb      	strb	r3, [r7, #22]
    if (ext != rhs_ext)
 8001cec:	7dfa      	ldrb	r2, [r7, #23]
 8001cee:	7dbb      	ldrb	r3, [r7, #22]
 8001cf0:	429a      	cmp	r2, r3
 8001cf2:	d01d      	beq.n	8001d30 <isPriorityHigher+0x6a>
    {
        uint32_t arb11 = ext ? (clean_id >> 18U) : clean_id;
 8001cf4:	7dfb      	ldrb	r3, [r7, #23]
 8001cf6:	2b00      	cmp	r3, #0
 8001cf8:	d002      	beq.n	8001d00 <isPriorityHigher+0x3a>
 8001cfa:	69fb      	ldr	r3, [r7, #28]
 8001cfc:	0c9b      	lsrs	r3, r3, #18
 8001cfe:	e000      	b.n	8001d02 <isPriorityHigher+0x3c>
 8001d00:	69fb      	ldr	r3, [r7, #28]
 8001d02:	613b      	str	r3, [r7, #16]
        uint32_t rhs_arb11 = rhs_ext ? (rhs_clean_id >> 18U) : rhs_clean_id;
 8001d04:	7dbb      	ldrb	r3, [r7, #22]
 8001d06:	2b00      	cmp	r3, #0
 8001d08:	d002      	beq.n	8001d10 <isPriorityHigher+0x4a>
 8001d0a:	69bb      	ldr	r3, [r7, #24]
 8001d0c:	0c9b      	lsrs	r3, r3, #18
 8001d0e:	e000      	b.n	8001d12 <isPriorityHigher+0x4c>
 8001d10:	69bb      	ldr	r3, [r7, #24]
 8001d12:	60fb      	str	r3, [r7, #12]
        if (arb11 != rhs_arb11)
 8001d14:	693a      	ldr	r2, [r7, #16]
 8001d16:	68fb      	ldr	r3, [r7, #12]
 8001d18:	429a      	cmp	r2, r3
 8001d1a:	d007      	beq.n	8001d2c <isPriorityHigher+0x66>
        {
            return arb11 < rhs_arb11;
 8001d1c:	693a      	ldr	r2, [r7, #16]
 8001d1e:	68fb      	ldr	r3, [r7, #12]
 8001d20:	429a      	cmp	r2, r3
 8001d22:	bf34      	ite	cc
 8001d24:	2301      	movcc	r3, #1
 8001d26:	2300      	movcs	r3, #0
 8001d28:	b2db      	uxtb	r3, r3
 8001d2a:	e022      	b.n	8001d72 <isPriorityHigher+0xac>
        }
        else
        {
            return rhs_ext;
 8001d2c:	7dbb      	ldrb	r3, [r7, #22]
 8001d2e:	e020      	b.n	8001d72 <isPriorityHigher+0xac>
    }

    /*
     * RTR vs Data frame - if frame identifiers and frame types are the same, RTR loses.
     */
    const bool rtr = (id & CANARD_CAN_FRAME_RTR) != 0;
 8001d30:	683b      	ldr	r3, [r7, #0]
 8001d32:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 8001d36:	2b00      	cmp	r3, #0
 8001d38:	bf14      	ite	ne
 8001d3a:	2301      	movne	r3, #1
 8001d3c:	2300      	moveq	r3, #0
 8001d3e:	757b      	strb	r3, [r7, #21]
    const bool rhs_rtr = (rhs & CANARD_CAN_FRAME_RTR) != 0;
 8001d40:	687b      	ldr	r3, [r7, #4]
 8001d42:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 8001d46:	2b00      	cmp	r3, #0
 8001d48:	bf14      	ite	ne
 8001d4a:	2301      	movne	r3, #1
 8001d4c:	2300      	moveq	r3, #0
 8001d4e:	753b      	strb	r3, [r7, #20]
    if (clean_id == rhs_clean_id && rtr != rhs_rtr)
 8001d50:	69fa      	ldr	r2, [r7, #28]
 8001d52:	69bb      	ldr	r3, [r7, #24]
 8001d54:	429a      	cmp	r2, r3
 8001d56:	d105      	bne.n	8001d64 <isPriorityHigher+0x9e>
 8001d58:	7d7a      	ldrb	r2, [r7, #21]
 8001d5a:	7d3b      	ldrb	r3, [r7, #20]
 8001d5c:	429a      	cmp	r2, r3
 8001d5e:	d001      	beq.n	8001d64 <isPriorityHigher+0x9e>
    {
        return rhs_rtr;
 8001d60:	7d3b      	ldrb	r3, [r7, #20]
 8001d62:	e006      	b.n	8001d72 <isPriorityHigher+0xac>
    }

    /*
     * Plain ID arbitration - greater value loses.
     */
    return clean_id < rhs_clean_id;
 8001d64:	69fa      	ldr	r2, [r7, #28]
 8001d66:	69bb      	ldr	r3, [r7, #24]
 8001d68:	429a      	cmp	r2, r3
 8001d6a:	bf34      	ite	cc
 8001d6c:	2301      	movcc	r3, #1
 8001d6e:	2300      	movcs	r3, #0
 8001d70:	b2db      	uxtb	r3, r3
}
 8001d72:	4618      	mov	r0, r3
 8001d74:	3724      	adds	r7, #36	@ 0x24
 8001d76:	46bd      	mov	sp, r7
 8001d78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d7c:	4770      	bx	lr

08001d7e <prepareForNextTransfer>:

/**
 * preps the rx state for the next transfer. does not delete the state
 */
CANARD_INTERNAL void prepareForNextTransfer(CanardRxState* state)
{
 8001d7e:	b480      	push	{r7}
 8001d80:	b083      	sub	sp, #12
 8001d82:	af00      	add	r7, sp, #0
 8001d84:	6078      	str	r0, [r7, #4]
    CANARD_ASSERT(state->buffer_blocks == CANARD_BUFFER_IDX_NONE);
    state->transfer_id++;
 8001d86:	687b      	ldr	r3, [r7, #4]
 8001d88:	7ddb      	ldrb	r3, [r3, #23]
 8001d8a:	f3c3 0384 	ubfx	r3, r3, #2, #5
 8001d8e:	b2db      	uxtb	r3, r3
 8001d90:	3301      	adds	r3, #1
 8001d92:	f003 031f 	and.w	r3, r3, #31
 8001d96:	b2d9      	uxtb	r1, r3
 8001d98:	687a      	ldr	r2, [r7, #4]
 8001d9a:	7dd3      	ldrb	r3, [r2, #23]
 8001d9c:	f361 0386 	bfi	r3, r1, #2, #5
 8001da0:	75d3      	strb	r3, [r2, #23]
    state->payload_len = 0;
 8001da2:	687a      	ldr	r2, [r7, #4]
 8001da4:	8ad3      	ldrh	r3, [r2, #22]
 8001da6:	f36f 0309 	bfc	r3, #0, #10
 8001daa:	82d3      	strh	r3, [r2, #22]
    state->next_toggle = 0;
 8001dac:	687a      	ldr	r2, [r7, #4]
 8001dae:	7dd3      	ldrb	r3, [r2, #23]
 8001db0:	f36f 13c7 	bfc	r3, #7, #1
 8001db4:	75d3      	strb	r3, [r2, #23]
}
 8001db6:	bf00      	nop
 8001db8:	370c      	adds	r7, #12
 8001dba:	46bd      	mov	sp, r7
 8001dbc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001dc0:	4770      	bx	lr

08001dc2 <extractDataType>:

/**
 * returns data type from id
 */
uint16_t extractDataType(uint32_t id)
{
 8001dc2:	b580      	push	{r7, lr}
 8001dc4:	b084      	sub	sp, #16
 8001dc6:	af00      	add	r7, sp, #0
 8001dc8:	6078      	str	r0, [r7, #4]
    if (extractTransferType(id) == CanardTransferTypeBroadcast)
 8001dca:	6878      	ldr	r0, [r7, #4]
 8001dcc:	f000 f819 	bl	8001e02 <extractTransferType>
 8001dd0:	4603      	mov	r3, r0
 8001dd2:	2b02      	cmp	r3, #2
 8001dd4:	d10e      	bne.n	8001df4 <extractDataType+0x32>
    {
        uint16_t dtid = MSG_TYPE_FROM_ID(id);
 8001dd6:	687b      	ldr	r3, [r7, #4]
 8001dd8:	0a1b      	lsrs	r3, r3, #8
 8001dda:	81fb      	strh	r3, [r7, #14]
        if (SOURCE_ID_FROM_ID(id) == CANARD_BROADCAST_NODE_ID)
 8001ddc:	687b      	ldr	r3, [r7, #4]
 8001dde:	b2db      	uxtb	r3, r3
 8001de0:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8001de4:	2b00      	cmp	r3, #0
 8001de6:	d103      	bne.n	8001df0 <extractDataType+0x2e>
        {
            dtid &= (1U << ANON_MSG_DATA_TYPE_ID_BIT_LEN) - 1U;
 8001de8:	89fb      	ldrh	r3, [r7, #14]
 8001dea:	f003 0303 	and.w	r3, r3, #3
 8001dee:	81fb      	strh	r3, [r7, #14]
        }
        return dtid;
 8001df0:	89fb      	ldrh	r3, [r7, #14]
 8001df2:	e002      	b.n	8001dfa <extractDataType+0x38>
    }
    else
    {
        return (uint16_t) SRV_TYPE_FROM_ID(id);
 8001df4:	687b      	ldr	r3, [r7, #4]
 8001df6:	0c1b      	lsrs	r3, r3, #16
 8001df8:	b2db      	uxtb	r3, r3
    }
}
 8001dfa:	4618      	mov	r0, r3
 8001dfc:	3710      	adds	r7, #16
 8001dfe:	46bd      	mov	sp, r7
 8001e00:	bd80      	pop	{r7, pc}

08001e02 <extractTransferType>:

/**
 * returns transfer type from id
 */
CanardTransferType extractTransferType(uint32_t id)
{
 8001e02:	b480      	push	{r7}
 8001e04:	b085      	sub	sp, #20
 8001e06:	af00      	add	r7, sp, #0
 8001e08:	6078      	str	r0, [r7, #4]
    const bool is_service = SERVICE_NOT_MSG_FROM_ID(id);
 8001e0a:	687b      	ldr	r3, [r7, #4]
 8001e0c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8001e10:	2b00      	cmp	r3, #0
 8001e12:	bf14      	ite	ne
 8001e14:	2301      	movne	r3, #1
 8001e16:	2300      	moveq	r3, #0
 8001e18:	73fb      	strb	r3, [r7, #15]
    if (!is_service)
 8001e1a:	7bfb      	ldrb	r3, [r7, #15]
 8001e1c:	f083 0301 	eor.w	r3, r3, #1
 8001e20:	b2db      	uxtb	r3, r3
 8001e22:	2b00      	cmp	r3, #0
 8001e24:	d001      	beq.n	8001e2a <extractTransferType+0x28>
    {
        return CanardTransferTypeBroadcast;
 8001e26:	2302      	movs	r3, #2
 8001e28:	e009      	b.n	8001e3e <extractTransferType+0x3c>
    }
    else if (REQUEST_NOT_RESPONSE_FROM_ID(id) == 1)
 8001e2a:	687b      	ldr	r3, [r7, #4]
 8001e2c:	0bdb      	lsrs	r3, r3, #15
 8001e2e:	f003 0301 	and.w	r3, r3, #1
 8001e32:	b2db      	uxtb	r3, r3
 8001e34:	2b00      	cmp	r3, #0
 8001e36:	d001      	beq.n	8001e3c <extractTransferType+0x3a>
    {
        return CanardTransferTypeRequest;
 8001e38:	2301      	movs	r3, #1
 8001e3a:	e000      	b.n	8001e3e <extractTransferType+0x3c>
    }
    else
    {
        return CanardTransferTypeResponse;
 8001e3c:	2300      	movs	r3, #0
    }
}
 8001e3e:	4618      	mov	r0, r3
 8001e40:	3714      	adds	r7, #20
 8001e42:	46bd      	mov	sp, r7
 8001e44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e48:	4770      	bx	lr

08001e4a <traverseRxStates>:
/**
 * Traverses the list of CanardRxState's and returns a pointer to the CanardRxState
 * with either the Id or a new one at the end
 */
CANARD_INTERNAL CanardRxState* traverseRxStates(CanardInstance* ins, uint32_t transfer_descriptor)
{
 8001e4a:	b580      	push	{r7, lr}
 8001e4c:	b084      	sub	sp, #16
 8001e4e:	af00      	add	r7, sp, #0
 8001e50:	6078      	str	r0, [r7, #4]
 8001e52:	6039      	str	r1, [r7, #0]
    CanardRxState* states = ins->rx_states;
 8001e54:	687b      	ldr	r3, [r7, #4]
 8001e56:	6a1b      	ldr	r3, [r3, #32]
 8001e58:	60fb      	str	r3, [r7, #12]

    if (states == NULL) // initialize CanardRxStates
 8001e5a:	68fb      	ldr	r3, [r7, #12]
 8001e5c:	2b00      	cmp	r3, #0
 8001e5e:	d110      	bne.n	8001e82 <traverseRxStates+0x38>
    {
        states = createRxState(&ins->allocator, transfer_descriptor);
 8001e60:	687b      	ldr	r3, [r7, #4]
 8001e62:	330c      	adds	r3, #12
 8001e64:	6839      	ldr	r1, [r7, #0]
 8001e66:	4618      	mov	r0, r3
 8001e68:	f000 f865 	bl	8001f36 <createRxState>
 8001e6c:	60f8      	str	r0, [r7, #12]

        if(states == NULL)
 8001e6e:	68fb      	ldr	r3, [r7, #12]
 8001e70:	2b00      	cmp	r3, #0
 8001e72:	d101      	bne.n	8001e78 <traverseRxStates+0x2e>
        {
            return NULL;
 8001e74:	2300      	movs	r3, #0
 8001e76:	e013      	b.n	8001ea0 <traverseRxStates+0x56>
        }

        ins->rx_states = states;
 8001e78:	687b      	ldr	r3, [r7, #4]
 8001e7a:	68fa      	ldr	r2, [r7, #12]
 8001e7c:	621a      	str	r2, [r3, #32]
        return states;
 8001e7e:	68fb      	ldr	r3, [r7, #12]
 8001e80:	e00e      	b.n	8001ea0 <traverseRxStates+0x56>
    }

    states = findRxState(ins, transfer_descriptor);
 8001e82:	6839      	ldr	r1, [r7, #0]
 8001e84:	6878      	ldr	r0, [r7, #4]
 8001e86:	f000 f80f 	bl	8001ea8 <findRxState>
 8001e8a:	60f8      	str	r0, [r7, #12]
    if (states != NULL)
 8001e8c:	68fb      	ldr	r3, [r7, #12]
 8001e8e:	2b00      	cmp	r3, #0
 8001e90:	d001      	beq.n	8001e96 <traverseRxStates+0x4c>
    {
        return states;
 8001e92:	68fb      	ldr	r3, [r7, #12]
 8001e94:	e004      	b.n	8001ea0 <traverseRxStates+0x56>
    }
    else
    {
        return prependRxState(ins, transfer_descriptor);
 8001e96:	6839      	ldr	r1, [r7, #0]
 8001e98:	6878      	ldr	r0, [r7, #4]
 8001e9a:	f000 f827 	bl	8001eec <prependRxState>
 8001e9e:	4603      	mov	r3, r0
    }
}
 8001ea0:	4618      	mov	r0, r3
 8001ea2:	3710      	adds	r7, #16
 8001ea4:	46bd      	mov	sp, r7
 8001ea6:	bd80      	pop	{r7, pc}

08001ea8 <findRxState>:

/**
 * returns pointer to the rx state of transfer descriptor or null if not found
 */
CANARD_INTERNAL CanardRxState* findRxState(CanardInstance *ins, uint32_t transfer_descriptor)
{
 8001ea8:	b580      	push	{r7, lr}
 8001eaa:	b084      	sub	sp, #16
 8001eac:	af00      	add	r7, sp, #0
 8001eae:	6078      	str	r0, [r7, #4]
 8001eb0:	6039      	str	r1, [r7, #0]
    CanardRxState *state = ins->rx_states;
 8001eb2:	687b      	ldr	r3, [r7, #4]
 8001eb4:	6a1b      	ldr	r3, [r3, #32]
 8001eb6:	60fb      	str	r3, [r7, #12]
    while (state != NULL)
 8001eb8:	e010      	b.n	8001edc <findRxState+0x34>
    {
        if (state->dtid_tt_snid_dnid == transfer_descriptor)
 8001eba:	68fb      	ldr	r3, [r7, #12]
 8001ebc:	691b      	ldr	r3, [r3, #16]
 8001ebe:	683a      	ldr	r2, [r7, #0]
 8001ec0:	429a      	cmp	r2, r3
 8001ec2:	d101      	bne.n	8001ec8 <findRxState+0x20>
        {
            return state;
 8001ec4:	68fb      	ldr	r3, [r7, #12]
 8001ec6:	e00d      	b.n	8001ee4 <findRxState+0x3c>
        }
        state = canardRxFromIdx(&ins->allocator, state->next);
 8001ec8:	687b      	ldr	r3, [r7, #4]
 8001eca:	f103 020c 	add.w	r2, r3, #12
 8001ece:	68fb      	ldr	r3, [r7, #12]
 8001ed0:	681b      	ldr	r3, [r3, #0]
 8001ed2:	4619      	mov	r1, r3
 8001ed4:	4610      	mov	r0, r2
 8001ed6:	f7fe fd45 	bl	8000964 <canardRxFromIdx>
 8001eda:	60f8      	str	r0, [r7, #12]
    while (state != NULL)
 8001edc:	68fb      	ldr	r3, [r7, #12]
 8001ede:	2b00      	cmp	r3, #0
 8001ee0:	d1eb      	bne.n	8001eba <findRxState+0x12>
    }
    return NULL;
 8001ee2:	2300      	movs	r3, #0
}
 8001ee4:	4618      	mov	r0, r3
 8001ee6:	3710      	adds	r7, #16
 8001ee8:	46bd      	mov	sp, r7
 8001eea:	bd80      	pop	{r7, pc}

08001eec <prependRxState>:

/**
 * prepends rx state to the canard instance rx_states
 */
CANARD_INTERNAL CanardRxState* prependRxState(CanardInstance* ins, uint32_t transfer_descriptor)
{
 8001eec:	b580      	push	{r7, lr}
 8001eee:	b084      	sub	sp, #16
 8001ef0:	af00      	add	r7, sp, #0
 8001ef2:	6078      	str	r0, [r7, #4]
 8001ef4:	6039      	str	r1, [r7, #0]
    CanardRxState* state = createRxState(&ins->allocator, transfer_descriptor);
 8001ef6:	687b      	ldr	r3, [r7, #4]
 8001ef8:	330c      	adds	r3, #12
 8001efa:	6839      	ldr	r1, [r7, #0]
 8001efc:	4618      	mov	r0, r3
 8001efe:	f000 f81a 	bl	8001f36 <createRxState>
 8001f02:	60f8      	str	r0, [r7, #12]

    if(state == NULL)
 8001f04:	68fb      	ldr	r3, [r7, #12]
 8001f06:	2b00      	cmp	r3, #0
 8001f08:	d101      	bne.n	8001f0e <prependRxState+0x22>
    {
        return NULL;
 8001f0a:	2300      	movs	r3, #0
 8001f0c:	e00f      	b.n	8001f2e <prependRxState+0x42>
    }

    state->next = canardRxToIdx(&ins->allocator, ins->rx_states);
 8001f0e:	687b      	ldr	r3, [r7, #4]
 8001f10:	f103 020c 	add.w	r2, r3, #12
 8001f14:	687b      	ldr	r3, [r7, #4]
 8001f16:	6a1b      	ldr	r3, [r3, #32]
 8001f18:	4619      	mov	r1, r3
 8001f1a:	4610      	mov	r0, r2
 8001f1c:	f7fe fd2e 	bl	800097c <canardRxToIdx>
 8001f20:	4602      	mov	r2, r0
 8001f22:	68fb      	ldr	r3, [r7, #12]
 8001f24:	601a      	str	r2, [r3, #0]
    ins->rx_states = state;
 8001f26:	687b      	ldr	r3, [r7, #4]
 8001f28:	68fa      	ldr	r2, [r7, #12]
 8001f2a:	621a      	str	r2, [r3, #32]
    return state;
 8001f2c:	68fb      	ldr	r3, [r7, #12]
}
 8001f2e:	4618      	mov	r0, r3
 8001f30:	3710      	adds	r7, #16
 8001f32:	46bd      	mov	sp, r7
 8001f34:	bd80      	pop	{r7, pc}

08001f36 <createRxState>:

CANARD_INTERNAL CanardRxState* createRxState(CanardPoolAllocator* allocator, uint32_t transfer_descriptor)
{
 8001f36:	b580      	push	{r7, lr}
 8001f38:	b08c      	sub	sp, #48	@ 0x30
 8001f3a:	af00      	add	r7, sp, #0
 8001f3c:	6078      	str	r0, [r7, #4]
 8001f3e:	6039      	str	r1, [r7, #0]
    CanardRxState init = {
 8001f40:	f107 0308 	add.w	r3, r7, #8
 8001f44:	2220      	movs	r2, #32
 8001f46:	2100      	movs	r1, #0
 8001f48:	4618      	mov	r0, r3
 8001f4a:	f005 fc99 	bl	8007880 <memset>
 8001f4e:	683b      	ldr	r3, [r7, #0]
 8001f50:	61bb      	str	r3, [r7, #24]
        .next = CANARD_BUFFER_IDX_NONE,
        .buffer_blocks = CANARD_BUFFER_IDX_NONE,
        .dtid_tt_snid_dnid = transfer_descriptor
    };

    CanardRxState* state = (CanardRxState*) allocateBlock(allocator);
 8001f52:	6878      	ldr	r0, [r7, #4]
 8001f54:	f000 fbb6 	bl	80026c4 <allocateBlock>
 8001f58:	62f8      	str	r0, [r7, #44]	@ 0x2c
    if (state == NULL)
 8001f5a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001f5c:	2b00      	cmp	r3, #0
 8001f5e:	d101      	bne.n	8001f64 <createRxState+0x2e>
    {
        return NULL;
 8001f60:	2300      	movs	r3, #0
 8001f62:	e007      	b.n	8001f74 <createRxState+0x3e>
    }
    memcpy(state, &init, sizeof(*state));
 8001f64:	f107 0308 	add.w	r3, r7, #8
 8001f68:	2220      	movs	r2, #32
 8001f6a:	4619      	mov	r1, r3
 8001f6c:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8001f6e:	f005 fd22 	bl	80079b6 <memcpy>

    return state;
 8001f72:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
}
 8001f74:	4618      	mov	r0, r3
 8001f76:	3730      	adds	r7, #48	@ 0x30
 8001f78:	46bd      	mov	sp, r7
 8001f7a:	bd80      	pop	{r7, pc}

08001f7c <releaseStatePayload>:

CANARD_INTERNAL uint64_t releaseStatePayload(CanardInstance* ins, CanardRxState* rxstate)
{
 8001f7c:	b580      	push	{r7, lr}
 8001f7e:	b084      	sub	sp, #16
 8001f80:	af00      	add	r7, sp, #0
 8001f82:	6078      	str	r0, [r7, #4]
 8001f84:	6039      	str	r1, [r7, #0]
    while (rxstate->buffer_blocks != CANARD_BUFFER_IDX_NONE)
 8001f86:	e01b      	b.n	8001fc0 <releaseStatePayload+0x44>
    {
        CanardBufferBlock* block = canardBufferFromIdx(&ins->allocator, rxstate->buffer_blocks);
 8001f88:	687b      	ldr	r3, [r7, #4]
 8001f8a:	f103 020c 	add.w	r2, r3, #12
 8001f8e:	683b      	ldr	r3, [r7, #0]
 8001f90:	685b      	ldr	r3, [r3, #4]
 8001f92:	4619      	mov	r1, r3
 8001f94:	4610      	mov	r0, r2
 8001f96:	f7fe fccd 	bl	8000934 <canardBufferFromIdx>
 8001f9a:	60f8      	str	r0, [r7, #12]
        CanardBufferBlock* const temp = block->next;
 8001f9c:	68fb      	ldr	r3, [r7, #12]
 8001f9e:	681b      	ldr	r3, [r3, #0]
 8001fa0:	60bb      	str	r3, [r7, #8]
        freeBlock(&ins->allocator, block);
 8001fa2:	687b      	ldr	r3, [r7, #4]
 8001fa4:	330c      	adds	r3, #12
 8001fa6:	68f9      	ldr	r1, [r7, #12]
 8001fa8:	4618      	mov	r0, r3
 8001faa:	f000 fbb4 	bl	8002716 <freeBlock>
        rxstate->buffer_blocks = canardBufferToIdx(&ins->allocator, temp);
 8001fae:	687b      	ldr	r3, [r7, #4]
 8001fb0:	330c      	adds	r3, #12
 8001fb2:	68b9      	ldr	r1, [r7, #8]
 8001fb4:	4618      	mov	r0, r3
 8001fb6:	f7fe fcc9 	bl	800094c <canardBufferToIdx>
 8001fba:	4602      	mov	r2, r0
 8001fbc:	683b      	ldr	r3, [r7, #0]
 8001fbe:	605a      	str	r2, [r3, #4]
    while (rxstate->buffer_blocks != CANARD_BUFFER_IDX_NONE)
 8001fc0:	683b      	ldr	r3, [r7, #0]
 8001fc2:	685b      	ldr	r3, [r3, #4]
 8001fc4:	2b00      	cmp	r3, #0
 8001fc6:	d1df      	bne.n	8001f88 <releaseStatePayload+0xc>
    }
    rxstate->payload_len = 0;
 8001fc8:	683a      	ldr	r2, [r7, #0]
 8001fca:	8ad3      	ldrh	r3, [r2, #22]
 8001fcc:	f36f 0309 	bfc	r3, #0, #10
 8001fd0:	82d3      	strh	r3, [r2, #22]
    return CANARD_OK;
 8001fd2:	f04f 0200 	mov.w	r2, #0
 8001fd6:	f04f 0300 	mov.w	r3, #0
}
 8001fda:	4610      	mov	r0, r2
 8001fdc:	4619      	mov	r1, r3
 8001fde:	3710      	adds	r7, #16
 8001fe0:	46bd      	mov	sp, r7
 8001fe2:	bd80      	pop	{r7, pc}

08001fe4 <bufferBlockPushBytes>:
 */
CANARD_INTERNAL int16_t bufferBlockPushBytes(CanardPoolAllocator* allocator,
                                             CanardRxState* state,
                                             const uint8_t* data,
                                             uint8_t data_len)
{
 8001fe4:	b580      	push	{r7, lr}
 8001fe6:	b08a      	sub	sp, #40	@ 0x28
 8001fe8:	af00      	add	r7, sp, #0
 8001fea:	60f8      	str	r0, [r7, #12]
 8001fec:	60b9      	str	r1, [r7, #8]
 8001fee:	607a      	str	r2, [r7, #4]
 8001ff0:	70fb      	strb	r3, [r7, #3]
    uint16_t data_index = 0;
 8001ff2:	2300      	movs	r3, #0
 8001ff4:	84fb      	strh	r3, [r7, #38]	@ 0x26

    // if head is not full, add data to head
    if ((CANARD_MULTIFRAME_RX_PAYLOAD_HEAD_SIZE - state->payload_len) > 0)
 8001ff6:	68bb      	ldr	r3, [r7, #8]
 8001ff8:	8adb      	ldrh	r3, [r3, #22]
 8001ffa:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8001ffe:	b29b      	uxth	r3, r3
 8002000:	2b05      	cmp	r3, #5
 8002002:	d036      	beq.n	8002072 <bufferBlockPushBytes+0x8e>
    {
        for (uint16_t i = (uint16_t)state->payload_len;
 8002004:	68bb      	ldr	r3, [r7, #8]
 8002006:	8adb      	ldrh	r3, [r3, #22]
 8002008:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800200c:	b29b      	uxth	r3, r3
 800200e:	84bb      	strh	r3, [r7, #36]	@ 0x24
 8002010:	e00e      	b.n	8002030 <bufferBlockPushBytes+0x4c>
             i < CANARD_MULTIFRAME_RX_PAYLOAD_HEAD_SIZE && data_index < data_len;
             i++, data_index++)
        {
            state->buffer_head[i] = data[data_index];
 8002012:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8002014:	687a      	ldr	r2, [r7, #4]
 8002016:	441a      	add	r2, r3
 8002018:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800201a:	7811      	ldrb	r1, [r2, #0]
 800201c:	68ba      	ldr	r2, [r7, #8]
 800201e:	4413      	add	r3, r2
 8002020:	460a      	mov	r2, r1
 8002022:	76da      	strb	r2, [r3, #27]
             i++, data_index++)
 8002024:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8002026:	3301      	adds	r3, #1
 8002028:	84bb      	strh	r3, [r7, #36]	@ 0x24
 800202a:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 800202c:	3301      	adds	r3, #1
 800202e:	84fb      	strh	r3, [r7, #38]	@ 0x26
             i < CANARD_MULTIFRAME_RX_PAYLOAD_HEAD_SIZE && data_index < data_len;
 8002030:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8002032:	2b04      	cmp	r3, #4
 8002034:	d804      	bhi.n	8002040 <bufferBlockPushBytes+0x5c>
 8002036:	78fb      	ldrb	r3, [r7, #3]
 8002038:	b29b      	uxth	r3, r3
 800203a:	8cfa      	ldrh	r2, [r7, #38]	@ 0x26
 800203c:	429a      	cmp	r2, r3
 800203e:	d3e8      	bcc.n	8002012 <bufferBlockPushBytes+0x2e>
        }
        if (data_index >= data_len)
 8002040:	78fb      	ldrb	r3, [r7, #3]
 8002042:	b29b      	uxth	r3, r3
 8002044:	8cfa      	ldrh	r2, [r7, #38]	@ 0x26
 8002046:	429a      	cmp	r2, r3
 8002048:	d313      	bcc.n	8002072 <bufferBlockPushBytes+0x8e>
        {
            state->payload_len =
                (uint16_t)(state->payload_len + data_len) & ((1U << CANARD_TRANSFER_PAYLOAD_LEN_BITS) - 1U);
 800204a:	68bb      	ldr	r3, [r7, #8]
 800204c:	8adb      	ldrh	r3, [r3, #22]
 800204e:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8002052:	b29b      	uxth	r3, r3
 8002054:	461a      	mov	r2, r3
 8002056:	78fb      	ldrb	r3, [r7, #3]
 8002058:	b29b      	uxth	r3, r3
 800205a:	4413      	add	r3, r2
 800205c:	b29b      	uxth	r3, r3
 800205e:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8002062:	b299      	uxth	r1, r3
            state->payload_len =
 8002064:	68ba      	ldr	r2, [r7, #8]
 8002066:	8ad3      	ldrh	r3, [r2, #22]
 8002068:	f361 0309 	bfi	r3, r1, #0, #10
 800206c:	82d3      	strh	r3, [r2, #22]
            return 1;
 800206e:	2301      	movs	r3, #1
 8002070:	e0ae      	b.n	80021d0 <bufferBlockPushBytes+0x1ec>
        }
    } // head is full.

    uint16_t index_at_nth_block =
        (uint16_t)(((state->payload_len) - CANARD_MULTIFRAME_RX_PAYLOAD_HEAD_SIZE) % CANARD_BUFFER_BLOCK_DATA_SIZE);
 8002072:	68bb      	ldr	r3, [r7, #8]
 8002074:	8adb      	ldrh	r3, [r3, #22]
 8002076:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800207a:	b29b      	uxth	r3, r3
 800207c:	1f5a      	subs	r2, r3, #5
 800207e:	0893      	lsrs	r3, r2, #2
 8002080:	4955      	ldr	r1, [pc, #340]	@ (80021d8 <bufferBlockPushBytes+0x1f4>)
 8002082:	fba1 3103 	umull	r3, r1, r1, r3
 8002086:	460b      	mov	r3, r1
 8002088:	00db      	lsls	r3, r3, #3
 800208a:	1a5b      	subs	r3, r3, r1
 800208c:	009b      	lsls	r3, r3, #2
 800208e:	1ad3      	subs	r3, r2, r3
    uint16_t index_at_nth_block =
 8002090:	847b      	strh	r3, [r7, #34]	@ 0x22

    // get to current block
    CanardBufferBlock* block = NULL;
 8002092:	2300      	movs	r3, #0
 8002094:	61fb      	str	r3, [r7, #28]

    // buffer blocks uninitialized
    if (state->buffer_blocks == CANARD_BUFFER_IDX_NONE)
 8002096:	68bb      	ldr	r3, [r7, #8]
 8002098:	685b      	ldr	r3, [r3, #4]
 800209a:	2b00      	cmp	r3, #0
 800209c:	d113      	bne.n	80020c6 <bufferBlockPushBytes+0xe2>
    {
        block = createBufferBlock(allocator);
 800209e:	68f8      	ldr	r0, [r7, #12]
 80020a0:	f000 f89c 	bl	80021dc <createBufferBlock>
 80020a4:	61f8      	str	r0, [r7, #28]
        state->buffer_blocks = canardBufferToIdx(allocator, block);
 80020a6:	69f9      	ldr	r1, [r7, #28]
 80020a8:	68f8      	ldr	r0, [r7, #12]
 80020aa:	f7fe fc4f 	bl	800094c <canardBufferToIdx>
 80020ae:	4602      	mov	r2, r0
 80020b0:	68bb      	ldr	r3, [r7, #8]
 80020b2:	605a      	str	r2, [r3, #4]
        if (block == NULL)
 80020b4:	69fb      	ldr	r3, [r7, #28]
 80020b6:	2b00      	cmp	r3, #0
 80020b8:	d102      	bne.n	80020c0 <bufferBlockPushBytes+0xdc>
        {
            return -CANARD_ERROR_OUT_OF_MEMORY;
 80020ba:	f06f 0302 	mvn.w	r3, #2
 80020be:	e087      	b.n	80021d0 <bufferBlockPushBytes+0x1ec>
        }

        index_at_nth_block = 0;
 80020c0:	2300      	movs	r3, #0
 80020c2:	847b      	strh	r3, [r7, #34]	@ 0x22
 80020c4:	e06c      	b.n	80021a0 <bufferBlockPushBytes+0x1bc>
    }
    else
    {
        uint16_t nth_block = 1;
 80020c6:	2301      	movs	r3, #1
 80020c8:	837b      	strh	r3, [r7, #26]

        // get to block
        block = canardBufferFromIdx(allocator, state->buffer_blocks);
 80020ca:	68bb      	ldr	r3, [r7, #8]
 80020cc:	685b      	ldr	r3, [r3, #4]
 80020ce:	4619      	mov	r1, r3
 80020d0:	68f8      	ldr	r0, [r7, #12]
 80020d2:	f7fe fc2f 	bl	8000934 <canardBufferFromIdx>
 80020d6:	61f8      	str	r0, [r7, #28]
        while (block->next != NULL)
 80020d8:	e005      	b.n	80020e6 <bufferBlockPushBytes+0x102>
        {
            nth_block++;
 80020da:	8b7b      	ldrh	r3, [r7, #26]
 80020dc:	3301      	adds	r3, #1
 80020de:	837b      	strh	r3, [r7, #26]
            block = block->next;
 80020e0:	69fb      	ldr	r3, [r7, #28]
 80020e2:	681b      	ldr	r3, [r3, #0]
 80020e4:	61fb      	str	r3, [r7, #28]
        while (block->next != NULL)
 80020e6:	69fb      	ldr	r3, [r7, #28]
 80020e8:	681b      	ldr	r3, [r3, #0]
 80020ea:	2b00      	cmp	r3, #0
 80020ec:	d1f5      	bne.n	80020da <bufferBlockPushBytes+0xf6>
        }

        const uint16_t num_buffer_blocks =
            (uint16_t) (((((uint32_t)state->payload_len + data_len) - CANARD_MULTIFRAME_RX_PAYLOAD_HEAD_SIZE) /
 80020ee:	68bb      	ldr	r3, [r7, #8]
 80020f0:	8adb      	ldrh	r3, [r3, #22]
 80020f2:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80020f6:	b29b      	uxth	r3, r3
 80020f8:	461a      	mov	r2, r3
 80020fa:	78fb      	ldrb	r3, [r7, #3]
 80020fc:	4413      	add	r3, r2
 80020fe:	3b05      	subs	r3, #5
 8002100:	089b      	lsrs	r3, r3, #2
 8002102:	4a35      	ldr	r2, [pc, #212]	@ (80021d8 <bufferBlockPushBytes+0x1f4>)
 8002104:	fba2 2303 	umull	r2, r3, r2, r3
 8002108:	b29b      	uxth	r3, r3
        const uint16_t num_buffer_blocks =
 800210a:	3301      	adds	r3, #1
 800210c:	82fb      	strh	r3, [r7, #22]
                         CANARD_BUFFER_BLOCK_DATA_SIZE) + 1U);

        if (num_buffer_blocks > nth_block && index_at_nth_block == 0)
 800210e:	8afa      	ldrh	r2, [r7, #22]
 8002110:	8b7b      	ldrh	r3, [r7, #26]
 8002112:	429a      	cmp	r2, r3
 8002114:	d944      	bls.n	80021a0 <bufferBlockPushBytes+0x1bc>
 8002116:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 8002118:	2b00      	cmp	r3, #0
 800211a:	d141      	bne.n	80021a0 <bufferBlockPushBytes+0x1bc>
        {
            block->next = createBufferBlock(allocator);
 800211c:	68f8      	ldr	r0, [r7, #12]
 800211e:	f000 f85d 	bl	80021dc <createBufferBlock>
 8002122:	4602      	mov	r2, r0
 8002124:	69fb      	ldr	r3, [r7, #28]
 8002126:	601a      	str	r2, [r3, #0]
            if (block->next == NULL)
 8002128:	69fb      	ldr	r3, [r7, #28]
 800212a:	681b      	ldr	r3, [r3, #0]
 800212c:	2b00      	cmp	r3, #0
 800212e:	d102      	bne.n	8002136 <bufferBlockPushBytes+0x152>
            {
                return -CANARD_ERROR_OUT_OF_MEMORY;
 8002130:	f06f 0302 	mvn.w	r3, #2
 8002134:	e04c      	b.n	80021d0 <bufferBlockPushBytes+0x1ec>
            }
            block = block->next;
 8002136:	69fb      	ldr	r3, [r7, #28]
 8002138:	681b      	ldr	r3, [r3, #0]
 800213a:	61fb      	str	r3, [r7, #28]
        }
    }

    // add data to current block until it becomes full, add new block if necessary
    while (data_index < data_len)
 800213c:	e030      	b.n	80021a0 <bufferBlockPushBytes+0x1bc>
    {
        for (uint16_t i = index_at_nth_block;
 800213e:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 8002140:	833b      	strh	r3, [r7, #24]
 8002142:	e00e      	b.n	8002162 <bufferBlockPushBytes+0x17e>
             i < CANARD_BUFFER_BLOCK_DATA_SIZE && data_index < data_len;
             i++, data_index++)
        {
            block->data[i] = data[data_index];
 8002144:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8002146:	687a      	ldr	r2, [r7, #4]
 8002148:	441a      	add	r2, r3
 800214a:	8b3b      	ldrh	r3, [r7, #24]
 800214c:	7811      	ldrb	r1, [r2, #0]
 800214e:	69fa      	ldr	r2, [r7, #28]
 8002150:	4413      	add	r3, r2
 8002152:	460a      	mov	r2, r1
 8002154:	711a      	strb	r2, [r3, #4]
             i++, data_index++)
 8002156:	8b3b      	ldrh	r3, [r7, #24]
 8002158:	3301      	adds	r3, #1
 800215a:	833b      	strh	r3, [r7, #24]
 800215c:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 800215e:	3301      	adds	r3, #1
 8002160:	84fb      	strh	r3, [r7, #38]	@ 0x26
             i < CANARD_BUFFER_BLOCK_DATA_SIZE && data_index < data_len;
 8002162:	8b3b      	ldrh	r3, [r7, #24]
 8002164:	2b1b      	cmp	r3, #27
 8002166:	d804      	bhi.n	8002172 <bufferBlockPushBytes+0x18e>
 8002168:	78fb      	ldrb	r3, [r7, #3]
 800216a:	b29b      	uxth	r3, r3
 800216c:	8cfa      	ldrh	r2, [r7, #38]	@ 0x26
 800216e:	429a      	cmp	r2, r3
 8002170:	d3e8      	bcc.n	8002144 <bufferBlockPushBytes+0x160>
        }

        if (data_index < data_len)
 8002172:	78fb      	ldrb	r3, [r7, #3]
 8002174:	b29b      	uxth	r3, r3
 8002176:	8cfa      	ldrh	r2, [r7, #38]	@ 0x26
 8002178:	429a      	cmp	r2, r3
 800217a:	d211      	bcs.n	80021a0 <bufferBlockPushBytes+0x1bc>
        {
            block->next = createBufferBlock(allocator);
 800217c:	68f8      	ldr	r0, [r7, #12]
 800217e:	f000 f82d 	bl	80021dc <createBufferBlock>
 8002182:	4602      	mov	r2, r0
 8002184:	69fb      	ldr	r3, [r7, #28]
 8002186:	601a      	str	r2, [r3, #0]
            if (block->next == NULL)
 8002188:	69fb      	ldr	r3, [r7, #28]
 800218a:	681b      	ldr	r3, [r3, #0]
 800218c:	2b00      	cmp	r3, #0
 800218e:	d102      	bne.n	8002196 <bufferBlockPushBytes+0x1b2>
            {
                return -CANARD_ERROR_OUT_OF_MEMORY;
 8002190:	f06f 0302 	mvn.w	r3, #2
 8002194:	e01c      	b.n	80021d0 <bufferBlockPushBytes+0x1ec>
            }
            block = block->next;
 8002196:	69fb      	ldr	r3, [r7, #28]
 8002198:	681b      	ldr	r3, [r3, #0]
 800219a:	61fb      	str	r3, [r7, #28]
            index_at_nth_block = 0;
 800219c:	2300      	movs	r3, #0
 800219e:	847b      	strh	r3, [r7, #34]	@ 0x22
    while (data_index < data_len)
 80021a0:	78fb      	ldrb	r3, [r7, #3]
 80021a2:	b29b      	uxth	r3, r3
 80021a4:	8cfa      	ldrh	r2, [r7, #38]	@ 0x26
 80021a6:	429a      	cmp	r2, r3
 80021a8:	d3c9      	bcc.n	800213e <bufferBlockPushBytes+0x15a>
        }
    }

    state->payload_len = (uint16_t)(state->payload_len + data_len) & ((1U << CANARD_TRANSFER_PAYLOAD_LEN_BITS) - 1U);
 80021aa:	68bb      	ldr	r3, [r7, #8]
 80021ac:	8adb      	ldrh	r3, [r3, #22]
 80021ae:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80021b2:	b29b      	uxth	r3, r3
 80021b4:	461a      	mov	r2, r3
 80021b6:	78fb      	ldrb	r3, [r7, #3]
 80021b8:	b29b      	uxth	r3, r3
 80021ba:	4413      	add	r3, r2
 80021bc:	b29b      	uxth	r3, r3
 80021be:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80021c2:	b299      	uxth	r1, r3
 80021c4:	68ba      	ldr	r2, [r7, #8]
 80021c6:	8ad3      	ldrh	r3, [r2, #22]
 80021c8:	f361 0309 	bfi	r3, r1, #0, #10
 80021cc:	82d3      	strh	r3, [r2, #22]

    return 1;
 80021ce:	2301      	movs	r3, #1
}
 80021d0:	4618      	mov	r0, r3
 80021d2:	3728      	adds	r7, #40	@ 0x28
 80021d4:	46bd      	mov	sp, r7
 80021d6:	bd80      	pop	{r7, pc}
 80021d8:	24924925 	.word	0x24924925

080021dc <createBufferBlock>:

CANARD_INTERNAL CanardBufferBlock* createBufferBlock(CanardPoolAllocator* allocator)
{
 80021dc:	b580      	push	{r7, lr}
 80021de:	b084      	sub	sp, #16
 80021e0:	af00      	add	r7, sp, #0
 80021e2:	6078      	str	r0, [r7, #4]
    CanardBufferBlock* block = (CanardBufferBlock*) allocateBlock(allocator);
 80021e4:	6878      	ldr	r0, [r7, #4]
 80021e6:	f000 fa6d 	bl	80026c4 <allocateBlock>
 80021ea:	60f8      	str	r0, [r7, #12]
    if (block == NULL)
 80021ec:	68fb      	ldr	r3, [r7, #12]
 80021ee:	2b00      	cmp	r3, #0
 80021f0:	d101      	bne.n	80021f6 <createBufferBlock+0x1a>
    {
        return NULL;
 80021f2:	2300      	movs	r3, #0
 80021f4:	e003      	b.n	80021fe <createBufferBlock+0x22>
    }
    block->next = NULL;
 80021f6:	68fb      	ldr	r3, [r7, #12]
 80021f8:	2200      	movs	r2, #0
 80021fa:	601a      	str	r2, [r3, #0]
    return block;
 80021fc:	68fb      	ldr	r3, [r7, #12]
}
 80021fe:	4618      	mov	r0, r3
 8002200:	3710      	adds	r7, #16
 8002202:	46bd      	mov	sp, r7
 8002204:	bd80      	pop	{r7, pc}

08002206 <copyBitArray>:
/**
 * Bit array copy routine, originally developed by Ben Dyer for Libuavcan. Thanks Ben.
 */
void copyBitArray(const uint8_t* src, uint32_t src_offset, uint32_t src_len,
                        uint8_t* dst, uint32_t dst_offset)
{
 8002206:	b480      	push	{r7}
 8002208:	b089      	sub	sp, #36	@ 0x24
 800220a:	af00      	add	r7, sp, #0
 800220c:	60f8      	str	r0, [r7, #12]
 800220e:	60b9      	str	r1, [r7, #8]
 8002210:	607a      	str	r2, [r7, #4]
 8002212:	603b      	str	r3, [r7, #0]
    CANARD_ASSERT(src_len > 0U);

    // Normalizing inputs
    src += src_offset / 8U;
 8002214:	68bb      	ldr	r3, [r7, #8]
 8002216:	08db      	lsrs	r3, r3, #3
 8002218:	68fa      	ldr	r2, [r7, #12]
 800221a:	4413      	add	r3, r2
 800221c:	60fb      	str	r3, [r7, #12]
    dst += dst_offset / 8U;
 800221e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002220:	08db      	lsrs	r3, r3, #3
 8002222:	683a      	ldr	r2, [r7, #0]
 8002224:	4413      	add	r3, r2
 8002226:	603b      	str	r3, [r7, #0]

    src_offset %= 8U;
 8002228:	68bb      	ldr	r3, [r7, #8]
 800222a:	f003 0307 	and.w	r3, r3, #7
 800222e:	60bb      	str	r3, [r7, #8]
    dst_offset %= 8U;
 8002230:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002232:	f003 0307 	and.w	r3, r3, #7
 8002236:	62bb      	str	r3, [r7, #40]	@ 0x28

    const size_t last_bit = src_offset + src_len;
 8002238:	68ba      	ldr	r2, [r7, #8]
 800223a:	687b      	ldr	r3, [r7, #4]
 800223c:	4413      	add	r3, r2
 800223e:	61fb      	str	r3, [r7, #28]
    while (last_bit - src_offset)
 8002240:	e04d      	b.n	80022de <copyBitArray+0xd8>
    {
        const uint8_t src_bit_offset = (uint8_t)(src_offset % 8U);
 8002242:	68bb      	ldr	r3, [r7, #8]
 8002244:	b2db      	uxtb	r3, r3
 8002246:	f003 0307 	and.w	r3, r3, #7
 800224a:	76fb      	strb	r3, [r7, #27]
        const uint8_t dst_bit_offset = (uint8_t)(dst_offset % 8U);
 800224c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800224e:	b2db      	uxtb	r3, r3
 8002250:	f003 0307 	and.w	r3, r3, #7
 8002254:	76bb      	strb	r3, [r7, #26]

        const uint8_t max_offset = MAX(src_bit_offset, dst_bit_offset);
 8002256:	7eba      	ldrb	r2, [r7, #26]
 8002258:	7efb      	ldrb	r3, [r7, #27]
 800225a:	4293      	cmp	r3, r2
 800225c:	bf38      	it	cc
 800225e:	4613      	movcc	r3, r2
 8002260:	767b      	strb	r3, [r7, #25]
        const uint32_t copy_bits = (uint32_t)MIN(last_bit - src_offset, 8U - max_offset);
 8002262:	7e7b      	ldrb	r3, [r7, #25]
 8002264:	f1c3 0208 	rsb	r2, r3, #8
 8002268:	69f9      	ldr	r1, [r7, #28]
 800226a:	68bb      	ldr	r3, [r7, #8]
 800226c:	1acb      	subs	r3, r1, r3
 800226e:	4293      	cmp	r3, r2
 8002270:	bf28      	it	cs
 8002272:	4613      	movcs	r3, r2
 8002274:	617b      	str	r3, [r7, #20]
        const uint8_t src_data = (uint8_t)(((uint32_t)src[src_offset / 8U] << src_bit_offset) >> dst_bit_offset)&0xFF;

        dst[dst_offset / 8U] =
            (uint8_t)(((uint32_t)dst[dst_offset / 8U] & (uint32_t)~write_mask) | (uint32_t)(src_data & write_mask))&0xFF;
#else
        const uint8_t write_mask = (uint8_t)((uint8_t)(0xFF00U >> copy_bits) >> dst_bit_offset);
 8002276:	f44f 427f 	mov.w	r2, #65280	@ 0xff00
 800227a:	697b      	ldr	r3, [r7, #20]
 800227c:	fa22 f303 	lsr.w	r3, r2, r3
 8002280:	b2db      	uxtb	r3, r3
 8002282:	461a      	mov	r2, r3
 8002284:	7ebb      	ldrb	r3, [r7, #26]
 8002286:	fa42 f303 	asr.w	r3, r2, r3
 800228a:	74fb      	strb	r3, [r7, #19]
        const uint8_t src_data = (uint8_t)(((uint32_t)src[src_offset / 8U] << src_bit_offset) >> dst_bit_offset);
 800228c:	68bb      	ldr	r3, [r7, #8]
 800228e:	08db      	lsrs	r3, r3, #3
 8002290:	68fa      	ldr	r2, [r7, #12]
 8002292:	4413      	add	r3, r2
 8002294:	781b      	ldrb	r3, [r3, #0]
 8002296:	461a      	mov	r2, r3
 8002298:	7efb      	ldrb	r3, [r7, #27]
 800229a:	409a      	lsls	r2, r3
 800229c:	7ebb      	ldrb	r3, [r7, #26]
 800229e:	fa22 f303 	lsr.w	r3, r2, r3
 80022a2:	74bb      	strb	r3, [r7, #18]

        dst[dst_offset / 8U] =
            (uint8_t)(((uint32_t)dst[dst_offset / 8U] & (uint32_t)~write_mask) | (uint32_t)(src_data & write_mask));
 80022a4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80022a6:	08db      	lsrs	r3, r3, #3
 80022a8:	683a      	ldr	r2, [r7, #0]
 80022aa:	4413      	add	r3, r2
 80022ac:	781a      	ldrb	r2, [r3, #0]
 80022ae:	7cfb      	ldrb	r3, [r7, #19]
 80022b0:	43db      	mvns	r3, r3
 80022b2:	b2db      	uxtb	r3, r3
 80022b4:	4013      	ands	r3, r2
 80022b6:	b2d9      	uxtb	r1, r3
 80022b8:	7cba      	ldrb	r2, [r7, #18]
 80022ba:	7cfb      	ldrb	r3, [r7, #19]
 80022bc:	4013      	ands	r3, r2
 80022be:	b2da      	uxtb	r2, r3
        dst[dst_offset / 8U] =
 80022c0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80022c2:	08db      	lsrs	r3, r3, #3
 80022c4:	6838      	ldr	r0, [r7, #0]
 80022c6:	4403      	add	r3, r0
            (uint8_t)(((uint32_t)dst[dst_offset / 8U] & (uint32_t)~write_mask) | (uint32_t)(src_data & write_mask));
 80022c8:	430a      	orrs	r2, r1
 80022ca:	b2d2      	uxtb	r2, r2
        dst[dst_offset / 8U] =
 80022cc:	701a      	strb	r2, [r3, #0]
#endif

        src_offset += copy_bits;
 80022ce:	68ba      	ldr	r2, [r7, #8]
 80022d0:	697b      	ldr	r3, [r7, #20]
 80022d2:	4413      	add	r3, r2
 80022d4:	60bb      	str	r3, [r7, #8]
        dst_offset += copy_bits;
 80022d6:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80022d8:	697b      	ldr	r3, [r7, #20]
 80022da:	4413      	add	r3, r2
 80022dc:	62bb      	str	r3, [r7, #40]	@ 0x28
    while (last_bit - src_offset)
 80022de:	69fa      	ldr	r2, [r7, #28]
 80022e0:	68bb      	ldr	r3, [r7, #8]
 80022e2:	429a      	cmp	r2, r3
 80022e4:	d1ad      	bne.n	8002242 <copyBitArray+0x3c>
    }
}
 80022e6:	bf00      	nop
 80022e8:	bf00      	nop
 80022ea:	3724      	adds	r7, #36	@ 0x24
 80022ec:	46bd      	mov	sp, r7
 80022ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022f2:	4770      	bx	lr

080022f4 <descatterTransferPayload>:

CANARD_INTERNAL int16_t descatterTransferPayload(const CanardRxTransfer* transfer,
                                                 uint32_t bit_offset,
                                                 uint8_t bit_length,
                                                 void* output)
{
 80022f4:	b580      	push	{r7, lr}
 80022f6:	b090      	sub	sp, #64	@ 0x40
 80022f8:	af02      	add	r7, sp, #8
 80022fa:	60f8      	str	r0, [r7, #12]
 80022fc:	60b9      	str	r1, [r7, #8]
 80022fe:	603b      	str	r3, [r7, #0]
 8002300:	4613      	mov	r3, r2
 8002302:	71fb      	strb	r3, [r7, #7]
    CANARD_ASSERT(transfer != 0);

    if (bit_offset >= transfer->payload_len * 8)
 8002304:	68fb      	ldr	r3, [r7, #12]
 8002306:	8a9b      	ldrh	r3, [r3, #20]
 8002308:	00db      	lsls	r3, r3, #3
 800230a:	461a      	mov	r2, r3
 800230c:	68bb      	ldr	r3, [r7, #8]
 800230e:	4293      	cmp	r3, r2
 8002310:	d301      	bcc.n	8002316 <descatterTransferPayload+0x22>
    {
        return 0;       // Out of range, reading zero bits
 8002312:	2300      	movs	r3, #0
 8002314:	e0df      	b.n	80024d6 <descatterTransferPayload+0x1e2>
    }

    if (bit_offset + bit_length > transfer->payload_len * 8)
 8002316:	79fa      	ldrb	r2, [r7, #7]
 8002318:	68bb      	ldr	r3, [r7, #8]
 800231a:	4413      	add	r3, r2
 800231c:	68fa      	ldr	r2, [r7, #12]
 800231e:	8a92      	ldrh	r2, [r2, #20]
 8002320:	00d2      	lsls	r2, r2, #3
 8002322:	4293      	cmp	r3, r2
 8002324:	d908      	bls.n	8002338 <descatterTransferPayload+0x44>
    {
        bit_length = (uint8_t)(transfer->payload_len * 8U - bit_offset);
 8002326:	68fb      	ldr	r3, [r7, #12]
 8002328:	8a9b      	ldrh	r3, [r3, #20]
 800232a:	b2db      	uxtb	r3, r3
 800232c:	00db      	lsls	r3, r3, #3
 800232e:	b2da      	uxtb	r2, r3
 8002330:	68bb      	ldr	r3, [r7, #8]
 8002332:	b2db      	uxtb	r3, r3
 8002334:	1ad3      	subs	r3, r2, r3
 8002336:	71fb      	strb	r3, [r7, #7]
    }

    CANARD_ASSERT(bit_length > 0);

    if ((transfer->payload_middle != NULL) || (transfer->payload_tail != NULL)) // Multi frame
 8002338:	68fb      	ldr	r3, [r7, #12]
 800233a:	68db      	ldr	r3, [r3, #12]
 800233c:	2b00      	cmp	r3, #0
 800233e:	d104      	bne.n	800234a <descatterTransferPayload+0x56>
 8002340:	68fb      	ldr	r3, [r7, #12]
 8002342:	691b      	ldr	r3, [r3, #16]
 8002344:	2b00      	cmp	r3, #0
 8002346:	f000 80b9 	beq.w	80024bc <descatterTransferPayload+0x1c8>
        /*
         * This part is hideously complicated and probably should be redesigned.
         * The objective here is to copy the requested number of bits from scattered storage into the temporary
         * local storage. We go through great pains to ensure that all corner cases are handled correctly.
         */
        uint32_t input_bit_offset = bit_offset;
 800234a:	68bb      	ldr	r3, [r7, #8]
 800234c:	637b      	str	r3, [r7, #52]	@ 0x34
        uint8_t output_bit_offset = 0;
 800234e:	2300      	movs	r3, #0
 8002350:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
        uint8_t remaining_bit_length = bit_length;
 8002354:	79fb      	ldrb	r3, [r7, #7]
 8002356:	f887 3032 	strb.w	r3, [r7, #50]	@ 0x32

        // Reading head
        if (input_bit_offset < CANARD_MULTIFRAME_RX_PAYLOAD_HEAD_SIZE * 8)
 800235a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800235c:	2b27      	cmp	r3, #39	@ 0x27
 800235e:	d82d      	bhi.n	80023bc <descatterTransferPayload+0xc8>
        {
            const uint8_t amount = (uint8_t)MIN(remaining_bit_length,
 8002360:	f897 2032 	ldrb.w	r2, [r7, #50]	@ 0x32
 8002364:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002366:	f1c3 0328 	rsb	r3, r3, #40	@ 0x28
 800236a:	429a      	cmp	r2, r3
 800236c:	d305      	bcc.n	800237a <descatterTransferPayload+0x86>
 800236e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002370:	b2db      	uxtb	r3, r3
 8002372:	f1c3 0328 	rsb	r3, r3, #40	@ 0x28
 8002376:	b2db      	uxtb	r3, r3
 8002378:	e001      	b.n	800237e <descatterTransferPayload+0x8a>
 800237a:	f897 3032 	ldrb.w	r3, [r7, #50]	@ 0x32
 800237e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
                                                CANARD_MULTIFRAME_RX_PAYLOAD_HEAD_SIZE * 8U - input_bit_offset);

            copyBitArray(&transfer->payload_head[0], input_bit_offset, amount, (uint8_t*) output, 0);
 8002382:	68fb      	ldr	r3, [r7, #12]
 8002384:	6898      	ldr	r0, [r3, #8]
 8002386:	f897 2023 	ldrb.w	r2, [r7, #35]	@ 0x23
 800238a:	2300      	movs	r3, #0
 800238c:	9300      	str	r3, [sp, #0]
 800238e:	683b      	ldr	r3, [r7, #0]
 8002390:	6b79      	ldr	r1, [r7, #52]	@ 0x34
 8002392:	f7ff ff38 	bl	8002206 <copyBitArray>

            input_bit_offset += amount;
 8002396:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 800239a:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800239c:	4413      	add	r3, r2
 800239e:	637b      	str	r3, [r7, #52]	@ 0x34
            output_bit_offset = (uint8_t)(output_bit_offset + amount);
 80023a0:	f897 2033 	ldrb.w	r2, [r7, #51]	@ 0x33
 80023a4:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 80023a8:	4413      	add	r3, r2
 80023aa:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
            remaining_bit_length = (uint8_t)(remaining_bit_length - amount);
 80023ae:	f897 2032 	ldrb.w	r2, [r7, #50]	@ 0x32
 80023b2:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 80023b6:	1ad3      	subs	r3, r2, r3
 80023b8:	f887 3032 	strb.w	r3, [r7, #50]	@ 0x32
        }

        // Reading middle
        uint32_t remaining_bits = (uint32_t)(transfer->payload_len * 8U - CANARD_MULTIFRAME_RX_PAYLOAD_HEAD_SIZE * 8U);
 80023bc:	68fb      	ldr	r3, [r7, #12]
 80023be:	8a9b      	ldrh	r3, [r3, #20]
 80023c0:	f103 5300 	add.w	r3, r3, #536870912	@ 0x20000000
 80023c4:	3b05      	subs	r3, #5
 80023c6:	00db      	lsls	r3, r3, #3
 80023c8:	62fb      	str	r3, [r7, #44]	@ 0x2c
        uint32_t block_bit_offset = CANARD_MULTIFRAME_RX_PAYLOAD_HEAD_SIZE * 8U;
 80023ca:	2328      	movs	r3, #40	@ 0x28
 80023cc:	62bb      	str	r3, [r7, #40]	@ 0x28
        const CanardBufferBlock* block = transfer->payload_middle;
 80023ce:	68fb      	ldr	r3, [r7, #12]
 80023d0:	68db      	ldr	r3, [r3, #12]
 80023d2:	627b      	str	r3, [r7, #36]	@ 0x24

        while ((block != NULL) && (remaining_bit_length > 0))
 80023d4:	e044      	b.n	8002460 <descatterTransferPayload+0x16c>
        {
            CANARD_ASSERT(remaining_bits > 0);
            const uint32_t block_end_bit_offset = block_bit_offset + MIN(CANARD_BUFFER_BLOCK_DATA_SIZE * 8,
 80023d6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80023d8:	2be0      	cmp	r3, #224	@ 0xe0
 80023da:	bf28      	it	cs
 80023dc:	23e0      	movcs	r3, #224	@ 0xe0
 80023de:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80023e0:	4413      	add	r3, r2
 80023e2:	61fb      	str	r3, [r7, #28]
                                                                         remaining_bits);

            // Perform copy if we've reached the requested offset, otherwise jump over this block and try next
            if (block_end_bit_offset > input_bit_offset)
 80023e4:	69fa      	ldr	r2, [r7, #28]
 80023e6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80023e8:	429a      	cmp	r2, r3
 80023ea:	d92e      	bls.n	800244a <descatterTransferPayload+0x156>
            {
                const uint8_t amount = (uint8_t) MIN(remaining_bit_length, block_end_bit_offset - input_bit_offset);
 80023ec:	f897 2032 	ldrb.w	r2, [r7, #50]	@ 0x32
 80023f0:	69f9      	ldr	r1, [r7, #28]
 80023f2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80023f4:	1acb      	subs	r3, r1, r3
 80023f6:	429a      	cmp	r2, r3
 80023f8:	d306      	bcc.n	8002408 <descatterTransferPayload+0x114>
 80023fa:	69fb      	ldr	r3, [r7, #28]
 80023fc:	b2da      	uxtb	r2, r3
 80023fe:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002400:	b2db      	uxtb	r3, r3
 8002402:	1ad3      	subs	r3, r2, r3
 8002404:	b2db      	uxtb	r3, r3
 8002406:	e001      	b.n	800240c <descatterTransferPayload+0x118>
 8002408:	f897 3032 	ldrb.w	r3, [r7, #50]	@ 0x32
 800240c:	76fb      	strb	r3, [r7, #27]

                CANARD_ASSERT(input_bit_offset >= block_bit_offset);
                const uint32_t bit_offset_within_block = input_bit_offset - block_bit_offset;
 800240e:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8002410:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002412:	1ad3      	subs	r3, r2, r3
 8002414:	617b      	str	r3, [r7, #20]

                copyBitArray(&block->data[0], bit_offset_within_block, amount, (uint8_t*) output, output_bit_offset);
 8002416:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002418:	1d18      	adds	r0, r3, #4
 800241a:	7efa      	ldrb	r2, [r7, #27]
 800241c:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8002420:	9300      	str	r3, [sp, #0]
 8002422:	683b      	ldr	r3, [r7, #0]
 8002424:	6979      	ldr	r1, [r7, #20]
 8002426:	f7ff feee 	bl	8002206 <copyBitArray>

                input_bit_offset += amount;
 800242a:	7efb      	ldrb	r3, [r7, #27]
 800242c:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800242e:	4413      	add	r3, r2
 8002430:	637b      	str	r3, [r7, #52]	@ 0x34
                output_bit_offset = (uint8_t)(output_bit_offset + amount);
 8002432:	f897 2033 	ldrb.w	r2, [r7, #51]	@ 0x33
 8002436:	7efb      	ldrb	r3, [r7, #27]
 8002438:	4413      	add	r3, r2
 800243a:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
                remaining_bit_length = (uint8_t)(remaining_bit_length - amount);
 800243e:	f897 2032 	ldrb.w	r2, [r7, #50]	@ 0x32
 8002442:	7efb      	ldrb	r3, [r7, #27]
 8002444:	1ad3      	subs	r3, r2, r3
 8002446:	f887 3032 	strb.w	r3, [r7, #50]	@ 0x32
            }

            CANARD_ASSERT(block_end_bit_offset > block_bit_offset);
            remaining_bits -= block_end_bit_offset - block_bit_offset;
 800244a:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800244c:	69fb      	ldr	r3, [r7, #28]
 800244e:	1ad3      	subs	r3, r2, r3
 8002450:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8002452:	4413      	add	r3, r2
 8002454:	62fb      	str	r3, [r7, #44]	@ 0x2c
            block_bit_offset = block_end_bit_offset;
 8002456:	69fb      	ldr	r3, [r7, #28]
 8002458:	62bb      	str	r3, [r7, #40]	@ 0x28
            block = block->next;
 800245a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800245c:	681b      	ldr	r3, [r3, #0]
 800245e:	627b      	str	r3, [r7, #36]	@ 0x24
        while ((block != NULL) && (remaining_bit_length > 0))
 8002460:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002462:	2b00      	cmp	r3, #0
 8002464:	d003      	beq.n	800246e <descatterTransferPayload+0x17a>
 8002466:	f897 3032 	ldrb.w	r3, [r7, #50]	@ 0x32
 800246a:	2b00      	cmp	r3, #0
 800246c:	d1b3      	bne.n	80023d6 <descatterTransferPayload+0xe2>
        }

        CANARD_ASSERT(remaining_bit_length <= remaining_bits);

        // Reading tail
        if ((transfer->payload_tail != NULL) && (remaining_bit_length > 0))
 800246e:	68fb      	ldr	r3, [r7, #12]
 8002470:	691b      	ldr	r3, [r3, #16]
 8002472:	2b00      	cmp	r3, #0
 8002474:	d02c      	beq.n	80024d0 <descatterTransferPayload+0x1dc>
 8002476:	f897 3032 	ldrb.w	r3, [r7, #50]	@ 0x32
 800247a:	2b00      	cmp	r3, #0
 800247c:	d028      	beq.n	80024d0 <descatterTransferPayload+0x1dc>
        {
            CANARD_ASSERT(input_bit_offset >= block_bit_offset);
            const uint32_t offset = input_bit_offset - block_bit_offset;
 800247e:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8002480:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002482:	1ad3      	subs	r3, r2, r3
 8002484:	613b      	str	r3, [r7, #16]

            copyBitArray(&transfer->payload_tail[0], offset, remaining_bit_length, (uint8_t*) output,
 8002486:	68fb      	ldr	r3, [r7, #12]
 8002488:	6918      	ldr	r0, [r3, #16]
 800248a:	f897 2032 	ldrb.w	r2, [r7, #50]	@ 0x32
 800248e:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8002492:	9300      	str	r3, [sp, #0]
 8002494:	683b      	ldr	r3, [r7, #0]
 8002496:	6939      	ldr	r1, [r7, #16]
 8002498:	f7ff feb5 	bl	8002206 <copyBitArray>
                         output_bit_offset);

            input_bit_offset += remaining_bit_length;
 800249c:	f897 3032 	ldrb.w	r3, [r7, #50]	@ 0x32
 80024a0:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 80024a2:	4413      	add	r3, r2
 80024a4:	637b      	str	r3, [r7, #52]	@ 0x34
            output_bit_offset = (uint8_t)(output_bit_offset + remaining_bit_length);
 80024a6:	f897 2033 	ldrb.w	r2, [r7, #51]	@ 0x33
 80024aa:	f897 3032 	ldrb.w	r3, [r7, #50]	@ 0x32
 80024ae:	4413      	add	r3, r2
 80024b0:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
            remaining_bit_length = 0;
 80024b4:	2300      	movs	r3, #0
 80024b6:	f887 3032 	strb.w	r3, [r7, #50]	@ 0x32
    {
 80024ba:	e009      	b.n	80024d0 <descatterTransferPayload+0x1dc>
        CANARD_ASSERT(output_bit_offset <= 64);
        CANARD_ASSERT(remaining_bit_length == 0);
    }
    else                                                                    // Single frame
    {
        copyBitArray(&transfer->payload_head[0], bit_offset, bit_length, (uint8_t*) output, 0);
 80024bc:	68fb      	ldr	r3, [r7, #12]
 80024be:	6898      	ldr	r0, [r3, #8]
 80024c0:	79fa      	ldrb	r2, [r7, #7]
 80024c2:	2300      	movs	r3, #0
 80024c4:	9300      	str	r3, [sp, #0]
 80024c6:	683b      	ldr	r3, [r7, #0]
 80024c8:	68b9      	ldr	r1, [r7, #8]
 80024ca:	f7ff fe9c 	bl	8002206 <copyBitArray>
 80024ce:	e000      	b.n	80024d2 <descatterTransferPayload+0x1de>
    {
 80024d0:	bf00      	nop
    }

    return bit_length;
 80024d2:	79fb      	ldrb	r3, [r7, #7]
 80024d4:	b21b      	sxth	r3, r3
}
 80024d6:	4618      	mov	r0, r3
 80024d8:	3738      	adds	r7, #56	@ 0x38
 80024da:	46bd      	mov	sp, r7
 80024dc:	bd80      	pop	{r7, pc}

080024de <isBigEndian>:

CANARD_INTERNAL bool isBigEndian(void)
{
 80024de:	b480      	push	{r7}
 80024e0:	b083      	sub	sp, #12
 80024e2:	af00      	add	r7, sp, #0
#else
        uint16_t a;
        uint8_t b[2];
#endif
    } u;
    u.a = 1;
 80024e4:	2301      	movs	r3, #1
 80024e6:	80bb      	strh	r3, [r7, #4]
    return u.b[1] == 1;                             // Some don't...
 80024e8:	797b      	ldrb	r3, [r7, #5]
 80024ea:	2b01      	cmp	r3, #1
 80024ec:	bf0c      	ite	eq
 80024ee:	2301      	moveq	r3, #1
 80024f0:	2300      	movne	r3, #0
 80024f2:	b2db      	uxtb	r3, r3
#endif
}
 80024f4:	4618      	mov	r0, r3
 80024f6:	370c      	adds	r7, #12
 80024f8:	46bd      	mov	sp, r7
 80024fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024fe:	4770      	bx	lr

08002500 <swapByteOrder>:

CANARD_INTERNAL void swapByteOrder(void* data, unsigned size)
{
 8002500:	b480      	push	{r7}
 8002502:	b087      	sub	sp, #28
 8002504:	af00      	add	r7, sp, #0
 8002506:	6078      	str	r0, [r7, #4]
 8002508:	6039      	str	r1, [r7, #0]
    CANARD_ASSERT(data != NULL);

    uint8_t* const bytes = (uint8_t*) data;
 800250a:	687b      	ldr	r3, [r7, #4]
 800250c:	60fb      	str	r3, [r7, #12]

    size_t fwd = 0;
 800250e:	2300      	movs	r3, #0
 8002510:	617b      	str	r3, [r7, #20]
    size_t rev = size - 1;
 8002512:	683b      	ldr	r3, [r7, #0]
 8002514:	3b01      	subs	r3, #1
 8002516:	613b      	str	r3, [r7, #16]

    while (fwd < rev)
 8002518:	e017      	b.n	800254a <swapByteOrder+0x4a>
    {
        const uint8_t x = bytes[fwd];
 800251a:	68fa      	ldr	r2, [r7, #12]
 800251c:	697b      	ldr	r3, [r7, #20]
 800251e:	4413      	add	r3, r2
 8002520:	781b      	ldrb	r3, [r3, #0]
 8002522:	72fb      	strb	r3, [r7, #11]
        bytes[fwd] = bytes[rev];
 8002524:	68fa      	ldr	r2, [r7, #12]
 8002526:	693b      	ldr	r3, [r7, #16]
 8002528:	441a      	add	r2, r3
 800252a:	68f9      	ldr	r1, [r7, #12]
 800252c:	697b      	ldr	r3, [r7, #20]
 800252e:	440b      	add	r3, r1
 8002530:	7812      	ldrb	r2, [r2, #0]
 8002532:	701a      	strb	r2, [r3, #0]
        bytes[rev] = x;
 8002534:	68fa      	ldr	r2, [r7, #12]
 8002536:	693b      	ldr	r3, [r7, #16]
 8002538:	4413      	add	r3, r2
 800253a:	7afa      	ldrb	r2, [r7, #11]
 800253c:	701a      	strb	r2, [r3, #0]
        fwd++;
 800253e:	697b      	ldr	r3, [r7, #20]
 8002540:	3301      	adds	r3, #1
 8002542:	617b      	str	r3, [r7, #20]
        rev--;
 8002544:	693b      	ldr	r3, [r7, #16]
 8002546:	3b01      	subs	r3, #1
 8002548:	613b      	str	r3, [r7, #16]
    while (fwd < rev)
 800254a:	697a      	ldr	r2, [r7, #20]
 800254c:	693b      	ldr	r3, [r7, #16]
 800254e:	429a      	cmp	r2, r3
 8002550:	d3e3      	bcc.n	800251a <swapByteOrder+0x1a>
    }
}
 8002552:	bf00      	nop
 8002554:	bf00      	nop
 8002556:	371c      	adds	r7, #28
 8002558:	46bd      	mov	sp, r7
 800255a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800255e:	4770      	bx	lr

08002560 <crcAddByte>:

/*
 * CRC functions
 */
CANARD_INTERNAL uint16_t crcAddByte(uint16_t crc_val, uint8_t byte)
{
 8002560:	b480      	push	{r7}
 8002562:	b085      	sub	sp, #20
 8002564:	af00      	add	r7, sp, #0
 8002566:	4603      	mov	r3, r0
 8002568:	460a      	mov	r2, r1
 800256a:	80fb      	strh	r3, [r7, #6]
 800256c:	4613      	mov	r3, r2
 800256e:	717b      	strb	r3, [r7, #5]
    crc_val ^= (uint16_t) ((uint16_t) (byte) << 8U);
 8002570:	797b      	ldrb	r3, [r7, #5]
 8002572:	b29b      	uxth	r3, r3
 8002574:	021b      	lsls	r3, r3, #8
 8002576:	b29a      	uxth	r2, r3
 8002578:	88fb      	ldrh	r3, [r7, #6]
 800257a:	4053      	eors	r3, r2
 800257c:	80fb      	strh	r3, [r7, #6]
    for (uint8_t j = 0; j < 8; j++)
 800257e:	2300      	movs	r3, #0
 8002580:	73fb      	strb	r3, [r7, #15]
 8002582:	e012      	b.n	80025aa <crcAddByte+0x4a>
    {
        if (crc_val & 0x8000U)
 8002584:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8002588:	2b00      	cmp	r3, #0
 800258a:	da08      	bge.n	800259e <crcAddByte+0x3e>
        {
            crc_val = (uint16_t) ((uint16_t) (crc_val << 1U) ^ 0x1021U);
 800258c:	88fb      	ldrh	r3, [r7, #6]
 800258e:	005b      	lsls	r3, r3, #1
 8002590:	b29b      	uxth	r3, r3
 8002592:	f483 5381 	eor.w	r3, r3, #4128	@ 0x1020
 8002596:	f083 0301 	eor.w	r3, r3, #1
 800259a:	80fb      	strh	r3, [r7, #6]
 800259c:	e002      	b.n	80025a4 <crcAddByte+0x44>
        }
        else
        {
            crc_val = (uint16_t) (crc_val << 1U);
 800259e:	88fb      	ldrh	r3, [r7, #6]
 80025a0:	005b      	lsls	r3, r3, #1
 80025a2:	80fb      	strh	r3, [r7, #6]
    for (uint8_t j = 0; j < 8; j++)
 80025a4:	7bfb      	ldrb	r3, [r7, #15]
 80025a6:	3301      	adds	r3, #1
 80025a8:	73fb      	strb	r3, [r7, #15]
 80025aa:	7bfb      	ldrb	r3, [r7, #15]
 80025ac:	2b07      	cmp	r3, #7
 80025ae:	d9e9      	bls.n	8002584 <crcAddByte+0x24>
        }
    }
    return crc_val;
 80025b0:	88fb      	ldrh	r3, [r7, #6]
}
 80025b2:	4618      	mov	r0, r3
 80025b4:	3714      	adds	r7, #20
 80025b6:	46bd      	mov	sp, r7
 80025b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025bc:	4770      	bx	lr

080025be <crcAddSignature>:

CANARD_INTERNAL uint16_t crcAddSignature(uint16_t crc_val, uint64_t data_type_signature)
{
 80025be:	b5f0      	push	{r4, r5, r6, r7, lr}
 80025c0:	b087      	sub	sp, #28
 80025c2:	af00      	add	r7, sp, #0
 80025c4:	4601      	mov	r1, r0
 80025c6:	e9c7 2300 	strd	r2, r3, [r7]
 80025ca:	460b      	mov	r3, r1
 80025cc:	81fb      	strh	r3, [r7, #14]
    for (uint16_t shift_val = 0; shift_val < 64; shift_val = (uint16_t)(shift_val + 8U))
 80025ce:	2300      	movs	r3, #0
 80025d0:	82fb      	strh	r3, [r7, #22]
 80025d2:	e01b      	b.n	800260c <crcAddSignature+0x4e>
    {
        crc_val = crcAddByte(crc_val, (uint8_t) (data_type_signature >> shift_val));
 80025d4:	8af9      	ldrh	r1, [r7, #22]
 80025d6:	e9d7 2300 	ldrd	r2, r3, [r7]
 80025da:	f1c1 0620 	rsb	r6, r1, #32
 80025de:	f1a1 0020 	sub.w	r0, r1, #32
 80025e2:	fa22 f401 	lsr.w	r4, r2, r1
 80025e6:	fa03 f606 	lsl.w	r6, r3, r6
 80025ea:	4334      	orrs	r4, r6
 80025ec:	fa23 f000 	lsr.w	r0, r3, r0
 80025f0:	4304      	orrs	r4, r0
 80025f2:	fa23 f501 	lsr.w	r5, r3, r1
 80025f6:	b2e2      	uxtb	r2, r4
 80025f8:	89fb      	ldrh	r3, [r7, #14]
 80025fa:	4611      	mov	r1, r2
 80025fc:	4618      	mov	r0, r3
 80025fe:	f7ff ffaf 	bl	8002560 <crcAddByte>
 8002602:	4603      	mov	r3, r0
 8002604:	81fb      	strh	r3, [r7, #14]
    for (uint16_t shift_val = 0; shift_val < 64; shift_val = (uint16_t)(shift_val + 8U))
 8002606:	8afb      	ldrh	r3, [r7, #22]
 8002608:	3308      	adds	r3, #8
 800260a:	82fb      	strh	r3, [r7, #22]
 800260c:	8afb      	ldrh	r3, [r7, #22]
 800260e:	2b3f      	cmp	r3, #63	@ 0x3f
 8002610:	d9e0      	bls.n	80025d4 <crcAddSignature+0x16>
    }
    return crc_val;
 8002612:	89fb      	ldrh	r3, [r7, #14]
}
 8002614:	4618      	mov	r0, r3
 8002616:	371c      	adds	r7, #28
 8002618:	46bd      	mov	sp, r7
 800261a:	bdf0      	pop	{r4, r5, r6, r7, pc}

0800261c <crcAdd>:

CANARD_INTERNAL uint16_t crcAdd(uint16_t crc_val, const uint8_t* bytes, size_t len)
{
 800261c:	b580      	push	{r7, lr}
 800261e:	b084      	sub	sp, #16
 8002620:	af00      	add	r7, sp, #0
 8002622:	4603      	mov	r3, r0
 8002624:	60b9      	str	r1, [r7, #8]
 8002626:	607a      	str	r2, [r7, #4]
 8002628:	81fb      	strh	r3, [r7, #14]
    while (len--)
 800262a:	e00a      	b.n	8002642 <crcAdd+0x26>
    {
        crc_val = crcAddByte(crc_val, *bytes++);
 800262c:	68bb      	ldr	r3, [r7, #8]
 800262e:	1c5a      	adds	r2, r3, #1
 8002630:	60ba      	str	r2, [r7, #8]
 8002632:	781a      	ldrb	r2, [r3, #0]
 8002634:	89fb      	ldrh	r3, [r7, #14]
 8002636:	4611      	mov	r1, r2
 8002638:	4618      	mov	r0, r3
 800263a:	f7ff ff91 	bl	8002560 <crcAddByte>
 800263e:	4603      	mov	r3, r0
 8002640:	81fb      	strh	r3, [r7, #14]
    while (len--)
 8002642:	687b      	ldr	r3, [r7, #4]
 8002644:	1e5a      	subs	r2, r3, #1
 8002646:	607a      	str	r2, [r7, #4]
 8002648:	2b00      	cmp	r3, #0
 800264a:	d1ef      	bne.n	800262c <crcAdd+0x10>
    }
    return crc_val;
 800264c:	89fb      	ldrh	r3, [r7, #14]
}
 800264e:	4618      	mov	r0, r3
 8002650:	3710      	adds	r7, #16
 8002652:	46bd      	mov	sp, r7
 8002654:	bd80      	pop	{r7, pc}

08002656 <initPoolAllocator>:
 *  Pool Allocator functions
 */
CANARD_INTERNAL void initPoolAllocator(CanardPoolAllocator* allocator,
                                       void* buf,
                                       uint16_t buf_len)
{
 8002656:	b480      	push	{r7}
 8002658:	b089      	sub	sp, #36	@ 0x24
 800265a:	af00      	add	r7, sp, #0
 800265c:	60f8      	str	r0, [r7, #12]
 800265e:	60b9      	str	r1, [r7, #8]
 8002660:	4613      	mov	r3, r2
 8002662:	80fb      	strh	r3, [r7, #6]
    size_t current_index = 0;
 8002664:	2300      	movs	r3, #0
 8002666:	61fb      	str	r3, [r7, #28]
    CanardPoolAllocatorBlock *abuf = buf;
 8002668:	68bb      	ldr	r3, [r7, #8]
 800266a:	617b      	str	r3, [r7, #20]
    allocator->arena = buf;
 800266c:	68fb      	ldr	r3, [r7, #12]
 800266e:	68ba      	ldr	r2, [r7, #8]
 8002670:	611a      	str	r2, [r3, #16]
    CanardPoolAllocatorBlock** current_block = &(allocator->free_list);
 8002672:	68fb      	ldr	r3, [r7, #12]
 8002674:	3304      	adds	r3, #4
 8002676:	61bb      	str	r3, [r7, #24]
    while (current_index < buf_len)
 8002678:	e00b      	b.n	8002692 <initPoolAllocator+0x3c>
    {
        *current_block = &abuf[current_index];
 800267a:	69fb      	ldr	r3, [r7, #28]
 800267c:	015b      	lsls	r3, r3, #5
 800267e:	697a      	ldr	r2, [r7, #20]
 8002680:	441a      	add	r2, r3
 8002682:	69bb      	ldr	r3, [r7, #24]
 8002684:	601a      	str	r2, [r3, #0]
        current_block = &((*current_block)->next);
 8002686:	69bb      	ldr	r3, [r7, #24]
 8002688:	681b      	ldr	r3, [r3, #0]
 800268a:	61bb      	str	r3, [r7, #24]
        current_index++;
 800268c:	69fb      	ldr	r3, [r7, #28]
 800268e:	3301      	adds	r3, #1
 8002690:	61fb      	str	r3, [r7, #28]
    while (current_index < buf_len)
 8002692:	88fb      	ldrh	r3, [r7, #6]
 8002694:	69fa      	ldr	r2, [r7, #28]
 8002696:	429a      	cmp	r2, r3
 8002698:	d3ef      	bcc.n	800267a <initPoolAllocator+0x24>
    }
    *current_block = NULL;
 800269a:	69bb      	ldr	r3, [r7, #24]
 800269c:	2200      	movs	r2, #0
 800269e:	601a      	str	r2, [r3, #0]

    allocator->statistics.capacity_blocks = buf_len;
 80026a0:	68fb      	ldr	r3, [r7, #12]
 80026a2:	88fa      	ldrh	r2, [r7, #6]
 80026a4:	811a      	strh	r2, [r3, #8]
    allocator->statistics.current_usage_blocks = 0;
 80026a6:	68fb      	ldr	r3, [r7, #12]
 80026a8:	2200      	movs	r2, #0
 80026aa:	815a      	strh	r2, [r3, #10]
    allocator->statistics.peak_usage_blocks = 0;
 80026ac:	68fb      	ldr	r3, [r7, #12]
 80026ae:	2200      	movs	r2, #0
 80026b0:	819a      	strh	r2, [r3, #12]
    // user should initialize semaphore after the canardInit
    // or at first call of canard_allocate_sem_take
    allocator->semaphore = NULL;
 80026b2:	68fb      	ldr	r3, [r7, #12]
 80026b4:	2200      	movs	r2, #0
 80026b6:	601a      	str	r2, [r3, #0]
}
 80026b8:	bf00      	nop
 80026ba:	3724      	adds	r7, #36	@ 0x24
 80026bc:	46bd      	mov	sp, r7
 80026be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026c2:	4770      	bx	lr

080026c4 <allocateBlock>:

CANARD_INTERNAL void* allocateBlock(CanardPoolAllocator* allocator)
{
 80026c4:	b480      	push	{r7}
 80026c6:	b085      	sub	sp, #20
 80026c8:	af00      	add	r7, sp, #0
 80026ca:	6078      	str	r0, [r7, #4]
#if CANARD_ALLOCATE_SEM
    canard_allocate_sem_take(allocator);
#endif
    // Check if there are any blocks available in the free list.
    if (allocator->free_list == NULL)
 80026cc:	687b      	ldr	r3, [r7, #4]
 80026ce:	685b      	ldr	r3, [r3, #4]
 80026d0:	2b00      	cmp	r3, #0
 80026d2:	d101      	bne.n	80026d8 <allocateBlock+0x14>
    {
#if CANARD_ALLOCATE_SEM
        canard_allocate_sem_give(allocator);
#endif
        return NULL;
 80026d4:	2300      	movs	r3, #0
 80026d6:	e018      	b.n	800270a <allocateBlock+0x46>
    }

    // Take first available block and prepares next block for use.
    void* result = allocator->free_list;
 80026d8:	687b      	ldr	r3, [r7, #4]
 80026da:	685b      	ldr	r3, [r3, #4]
 80026dc:	60fb      	str	r3, [r7, #12]
    allocator->free_list = allocator->free_list->next;
 80026de:	687b      	ldr	r3, [r7, #4]
 80026e0:	685b      	ldr	r3, [r3, #4]
 80026e2:	681a      	ldr	r2, [r3, #0]
 80026e4:	687b      	ldr	r3, [r7, #4]
 80026e6:	605a      	str	r2, [r3, #4]

    // Update statistics
    allocator->statistics.current_usage_blocks++;
 80026e8:	687b      	ldr	r3, [r7, #4]
 80026ea:	895b      	ldrh	r3, [r3, #10]
 80026ec:	3301      	adds	r3, #1
 80026ee:	b29a      	uxth	r2, r3
 80026f0:	687b      	ldr	r3, [r7, #4]
 80026f2:	815a      	strh	r2, [r3, #10]
    if (allocator->statistics.peak_usage_blocks < allocator->statistics.current_usage_blocks)
 80026f4:	687b      	ldr	r3, [r7, #4]
 80026f6:	899a      	ldrh	r2, [r3, #12]
 80026f8:	687b      	ldr	r3, [r7, #4]
 80026fa:	895b      	ldrh	r3, [r3, #10]
 80026fc:	429a      	cmp	r2, r3
 80026fe:	d203      	bcs.n	8002708 <allocateBlock+0x44>
    {
        allocator->statistics.peak_usage_blocks = allocator->statistics.current_usage_blocks;
 8002700:	687b      	ldr	r3, [r7, #4]
 8002702:	895a      	ldrh	r2, [r3, #10]
 8002704:	687b      	ldr	r3, [r7, #4]
 8002706:	819a      	strh	r2, [r3, #12]
    }
#if CANARD_ALLOCATE_SEM
    canard_allocate_sem_give(allocator);
#endif
    return result;
 8002708:	68fb      	ldr	r3, [r7, #12]
}
 800270a:	4618      	mov	r0, r3
 800270c:	3714      	adds	r7, #20
 800270e:	46bd      	mov	sp, r7
 8002710:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002714:	4770      	bx	lr

08002716 <freeBlock>:

CANARD_INTERNAL void freeBlock(CanardPoolAllocator* allocator, void* p)
{
 8002716:	b480      	push	{r7}
 8002718:	b085      	sub	sp, #20
 800271a:	af00      	add	r7, sp, #0
 800271c:	6078      	str	r0, [r7, #4]
 800271e:	6039      	str	r1, [r7, #0]
#if CANARD_ALLOCATE_SEM
    canard_allocate_sem_take(allocator);
#endif
    CanardPoolAllocatorBlock* block = (CanardPoolAllocatorBlock*) p;
 8002720:	683b      	ldr	r3, [r7, #0]
 8002722:	60fb      	str	r3, [r7, #12]

    block->next = allocator->free_list;
 8002724:	687b      	ldr	r3, [r7, #4]
 8002726:	685a      	ldr	r2, [r3, #4]
 8002728:	68fb      	ldr	r3, [r7, #12]
 800272a:	601a      	str	r2, [r3, #0]
    allocator->free_list = block;
 800272c:	687b      	ldr	r3, [r7, #4]
 800272e:	68fa      	ldr	r2, [r7, #12]
 8002730:	605a      	str	r2, [r3, #4]

    CANARD_ASSERT(allocator->statistics.current_usage_blocks > 0);
    allocator->statistics.current_usage_blocks--;
 8002732:	687b      	ldr	r3, [r7, #4]
 8002734:	895b      	ldrh	r3, [r3, #10]
 8002736:	3b01      	subs	r3, #1
 8002738:	b29a      	uxth	r2, r3
 800273a:	687b      	ldr	r3, [r7, #4]
 800273c:	815a      	strh	r2, [r3, #10]
#if CANARD_ALLOCATE_SEM
    canard_allocate_sem_give(allocator);
#endif
}
 800273e:	bf00      	nop
 8002740:	3714      	adds	r7, #20
 8002742:	46bd      	mov	sp, r7
 8002744:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002748:	4770      	bx	lr

0800274a <canardSTM32Recieve>:
 *         This parameter can be a value of @arg FDCAN_Rx_location.
 * @param  rx_frame pointer to a CanardCANFrame structure where the received CAN message will be
 * 		stored.
 * @retval ret == 1: OK, ret < 0: CANARD_ERROR, ret == 0: Check hcan->ErrorCode
 */
int16_t canardSTM32Recieve(CAN_HandleTypeDef *hcan, uint32_t RxLocation, CanardCANFrame *const rx_frame) {
 800274a:	b580      	push	{r7, lr}
 800274c:	b08e      	sub	sp, #56	@ 0x38
 800274e:	af00      	add	r7, sp, #0
 8002750:	60f8      	str	r0, [r7, #12]
 8002752:	60b9      	str	r1, [r7, #8]
 8002754:	607a      	str	r2, [r7, #4]
	if (rx_frame == NULL) {
 8002756:	687b      	ldr	r3, [r7, #4]
 8002758:	2b00      	cmp	r3, #0
 800275a:	d102      	bne.n	8002762 <canardSTM32Recieve+0x18>
		return -CANARD_ERROR_INVALID_ARGUMENT;
 800275c:	f06f 0301 	mvn.w	r3, #1
 8002760:	e031      	b.n	80027c6 <canardSTM32Recieve+0x7c>
	}

	CAN_RxHeaderTypeDef RxHeader;
	uint8_t RxData[8];

	if (HAL_CAN_GetRxMessage(hcan, RxLocation, &RxHeader, RxData) == HAL_OK) {
 8002762:	f107 0314 	add.w	r3, r7, #20
 8002766:	f107 021c 	add.w	r2, r7, #28
 800276a:	68b9      	ldr	r1, [r7, #8]
 800276c:	68f8      	ldr	r0, [r7, #12]
 800276e:	f002 f94a 	bl	8004a06 <HAL_CAN_GetRxMessage>
 8002772:	4603      	mov	r3, r0
 8002774:	2b00      	cmp	r3, #0
 8002776:	d125      	bne.n	80027c4 <canardSTM32Recieve+0x7a>
		//		printf("%02x", RxData[i]);
		//	}
		//	printf("\n");

		// Process ID to canard format
		rx_frame->id = RxHeader.ExtId;
 8002778:	6a3a      	ldr	r2, [r7, #32]
 800277a:	687b      	ldr	r3, [r7, #4]
 800277c:	601a      	str	r2, [r3, #0]

		if (RxHeader.IDE == CAN_ID_EXT) { // canard will only process the message if it is extended ID
 800277e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002780:	2b04      	cmp	r3, #4
 8002782:	d105      	bne.n	8002790 <canardSTM32Recieve+0x46>
			rx_frame->id |= CANARD_CAN_FRAME_EFF;
 8002784:	687b      	ldr	r3, [r7, #4]
 8002786:	681b      	ldr	r3, [r3, #0]
 8002788:	f043 4200 	orr.w	r2, r3, #2147483648	@ 0x80000000
 800278c:	687b      	ldr	r3, [r7, #4]
 800278e:	601a      	str	r2, [r3, #0]
		}

		if (RxHeader.RTR == CAN_RTR_REMOTE) { // canard won't process the message if it is a remote frame
 8002790:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002792:	2b02      	cmp	r3, #2
 8002794:	d105      	bne.n	80027a2 <canardSTM32Recieve+0x58>
			rx_frame->id |= CANARD_CAN_FRAME_RTR;
 8002796:	687b      	ldr	r3, [r7, #4]
 8002798:	681b      	ldr	r3, [r3, #0]
 800279a:	f043 4280 	orr.w	r2, r3, #1073741824	@ 0x40000000
 800279e:	687b      	ldr	r3, [r7, #4]
 80027a0:	601a      	str	r2, [r3, #0]
		}

		rx_frame->data_len = RxHeader.DLC;
 80027a2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80027a4:	b2da      	uxtb	r2, r3
 80027a6:	687b      	ldr	r3, [r7, #4]
 80027a8:	731a      	strb	r2, [r3, #12]
		memcpy(rx_frame->data, RxData, RxHeader.DLC);
 80027aa:	687b      	ldr	r3, [r7, #4]
 80027ac:	3304      	adds	r3, #4
 80027ae:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80027b0:	f107 0114 	add.w	r1, r7, #20
 80027b4:	4618      	mov	r0, r3
 80027b6:	f005 f8fe 	bl	80079b6 <memcpy>

		// assume a single interface
		rx_frame->iface_id = 0;
 80027ba:	687b      	ldr	r3, [r7, #4]
 80027bc:	2200      	movs	r2, #0
 80027be:	735a      	strb	r2, [r3, #13]

		return 1;
 80027c0:	2301      	movs	r3, #1
 80027c2:	e000      	b.n	80027c6 <canardSTM32Recieve+0x7c>
	}

	// Either no CAN msg to be read, or an error that can be read from hcan->ErrorCode
	return 0;
 80027c4:	2300      	movs	r3, #0
}
 80027c6:	4618      	mov	r0, r3
 80027c8:	3738      	adds	r7, #56	@ 0x38
 80027ca:	46bd      	mov	sp, r7
 80027cc:	bd80      	pop	{r7, pc}
	...

080027d0 <canardSTM32Transmit>:
 *         the configuration information for the specified FDCAN.
 * @param  tx_frame pointer to a CanardCANFrame structure that contains the CAN message to
 * 		transmit.
 * @retval ret == 1: OK, ret < 0: CANARD_ERROR, ret == 0: Check hcan->ErrorCode
 */
int16_t canardSTM32Transmit(CAN_HandleTypeDef *hcan, const CanardCANFrame* const tx_frame) {
 80027d0:	b580      	push	{r7, lr}
 80027d2:	b08a      	sub	sp, #40	@ 0x28
 80027d4:	af00      	add	r7, sp, #0
 80027d6:	6078      	str	r0, [r7, #4]
 80027d8:	6039      	str	r1, [r7, #0]
	if (tx_frame == NULL) {
 80027da:	683b      	ldr	r3, [r7, #0]
 80027dc:	2b00      	cmp	r3, #0
 80027de:	d102      	bne.n	80027e6 <canardSTM32Transmit+0x16>
		return -CANARD_ERROR_INVALID_ARGUMENT;
 80027e0:	f06f 0301 	mvn.w	r3, #1
 80027e4:	e042      	b.n	800286c <canardSTM32Transmit+0x9c>
	}

	if (tx_frame->id & CANARD_CAN_FRAME_ERR) {
 80027e6:	683b      	ldr	r3, [r7, #0]
 80027e8:	681b      	ldr	r3, [r3, #0]
 80027ea:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 80027ee:	2b00      	cmp	r3, #0
 80027f0:	d002      	beq.n	80027f8 <canardSTM32Transmit+0x28>
		return -CANARD_ERROR_INVALID_ARGUMENT; // unsupported frame format
 80027f2:	f06f 0301 	mvn.w	r3, #1
 80027f6:	e039      	b.n	800286c <canardSTM32Transmit+0x9c>

	CAN_TxHeaderTypeDef TxHeader;
	uint8_t TxData[8];

	// Process canard id to STM FDCAN header format
	if (tx_frame->id & CANARD_CAN_FRAME_EFF) {
 80027f8:	683b      	ldr	r3, [r7, #0]
 80027fa:	681b      	ldr	r3, [r3, #0]
 80027fc:	2b00      	cmp	r3, #0
 80027fe:	da07      	bge.n	8002810 <canardSTM32Transmit+0x40>
		TxHeader.IDE = CAN_ID_EXT;
 8002800:	2304      	movs	r3, #4
 8002802:	61bb      	str	r3, [r7, #24]
		TxHeader.ExtId = tx_frame->id & CANARD_CAN_EXT_ID_MASK;
 8002804:	683b      	ldr	r3, [r7, #0]
 8002806:	681b      	ldr	r3, [r3, #0]
 8002808:	f023 4360 	bic.w	r3, r3, #3758096384	@ 0xe0000000
 800280c:	617b      	str	r3, [r7, #20]
 800280e:	e006      	b.n	800281e <canardSTM32Transmit+0x4e>
	} else {
		TxHeader.IDE = CAN_ID_STD;
 8002810:	2300      	movs	r3, #0
 8002812:	61bb      	str	r3, [r7, #24]
		TxHeader.StdId = tx_frame->id & CANARD_CAN_STD_ID_MASK;
 8002814:	683b      	ldr	r3, [r7, #0]
 8002816:	681b      	ldr	r3, [r3, #0]
 8002818:	f3c3 030a 	ubfx	r3, r3, #0, #11
 800281c:	613b      	str	r3, [r7, #16]
	}

	TxHeader.DLC = tx_frame->data_len;
 800281e:	683b      	ldr	r3, [r7, #0]
 8002820:	7b1b      	ldrb	r3, [r3, #12]
 8002822:	623b      	str	r3, [r7, #32]

	if (tx_frame->id & CANARD_CAN_FRAME_RTR) {
 8002824:	683b      	ldr	r3, [r7, #0]
 8002826:	681b      	ldr	r3, [r3, #0]
 8002828:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 800282c:	2b00      	cmp	r3, #0
 800282e:	d002      	beq.n	8002836 <canardSTM32Transmit+0x66>
		TxHeader.RTR = CAN_RTR_REMOTE;
 8002830:	2302      	movs	r3, #2
 8002832:	61fb      	str	r3, [r7, #28]
 8002834:	e001      	b.n	800283a <canardSTM32Transmit+0x6a>
	} else {
		TxHeader.RTR = CAN_RTR_DATA;
 8002836:	2300      	movs	r3, #0
 8002838:	61fb      	str	r3, [r7, #28]
	}

	TxHeader.TransmitGlobalTime = DISABLE;
 800283a:	2300      	movs	r3, #0
 800283c:	f887 3024 	strb.w	r3, [r7, #36]	@ 0x24
	memcpy(TxData, tx_frame->data, TxHeader.DLC);
 8002840:	683b      	ldr	r3, [r7, #0]
 8002842:	1d19      	adds	r1, r3, #4
 8002844:	6a3a      	ldr	r2, [r7, #32]
 8002846:	f107 0308 	add.w	r3, r7, #8
 800284a:	4618      	mov	r0, r3
 800284c:	f005 f8b3 	bl	80079b6 <memcpy>

	if (HAL_CAN_AddTxMessage(hcan, &TxHeader, TxData, &canMailbox) == HAL_OK) {
 8002850:	f107 0208 	add.w	r2, r7, #8
 8002854:	f107 0110 	add.w	r1, r7, #16
 8002858:	4b06      	ldr	r3, [pc, #24]	@ (8002874 <canardSTM32Transmit+0xa4>)
 800285a:	6878      	ldr	r0, [r7, #4]
 800285c:	f002 f803 	bl	8004866 <HAL_CAN_AddTxMessage>
 8002860:	4603      	mov	r3, r0
 8002862:	2b00      	cmp	r3, #0
 8002864:	d101      	bne.n	800286a <canardSTM32Transmit+0x9a>
//		printf("Successfully sent message with id: %lu \n", TxHeader.StdId);
		return 1;
 8002866:	2301      	movs	r3, #1
 8002868:	e000      	b.n	800286c <canardSTM32Transmit+0x9c>
	}

//	printf("Failed at adding message with id: %lu to Tx Fifo", TxHeader.StdId);
	// This might be for many reasons including the Tx Fifo being full, the error can be read from hcan->ErrorCode
	return 0;
 800286a:	2300      	movs	r3, #0
}
 800286c:	4618      	mov	r0, r3
 800286e:	3728      	adds	r7, #40	@ 0x28
 8002870:	46bd      	mov	sp, r7
 8002872:	bd80      	pop	{r7, pc}
 8002874:	200000ac 	.word	0x200000ac

08002878 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8002878:	b480      	push	{r7}
 800287a:	b083      	sub	sp, #12
 800287c:	af00      	add	r7, sp, #0

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800287e:	4b0f      	ldr	r3, [pc, #60]	@ (80028bc <MX_GPIO_Init+0x44>)
 8002880:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002882:	4a0e      	ldr	r2, [pc, #56]	@ (80028bc <MX_GPIO_Init+0x44>)
 8002884:	f043 0301 	orr.w	r3, r3, #1
 8002888:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800288a:	4b0c      	ldr	r3, [pc, #48]	@ (80028bc <MX_GPIO_Init+0x44>)
 800288c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800288e:	f003 0301 	and.w	r3, r3, #1
 8002892:	607b      	str	r3, [r7, #4]
 8002894:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8002896:	4b09      	ldr	r3, [pc, #36]	@ (80028bc <MX_GPIO_Init+0x44>)
 8002898:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800289a:	4a08      	ldr	r2, [pc, #32]	@ (80028bc <MX_GPIO_Init+0x44>)
 800289c:	f043 0302 	orr.w	r3, r3, #2
 80028a0:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80028a2:	4b06      	ldr	r3, [pc, #24]	@ (80028bc <MX_GPIO_Init+0x44>)
 80028a4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80028a6:	f003 0302 	and.w	r3, r3, #2
 80028aa:	603b      	str	r3, [r7, #0]
 80028ac:	683b      	ldr	r3, [r7, #0]

}
 80028ae:	bf00      	nop
 80028b0:	370c      	adds	r7, #12
 80028b2:	46bd      	mov	sp, r7
 80028b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028b8:	4770      	bx	lr
 80028ba:	bf00      	nop
 80028bc:	40021000 	.word	0x40021000

080028c0 <ITM_SendChar>:
           \li Is blocking when a debugger is connected, but the previous character sent has not been transmitted.
  \param [in]     ch  Character to transmit.
  \returns            Character to transmit.
 */
__STATIC_INLINE uint32_t ITM_SendChar (uint32_t ch)
{
 80028c0:	b480      	push	{r7}
 80028c2:	b083      	sub	sp, #12
 80028c4:	af00      	add	r7, sp, #0
 80028c6:	6078      	str	r0, [r7, #4]
  if (((ITM->TCR & ITM_TCR_ITMENA_Msk) != 0UL) &&      /* ITM enabled */
 80028c8:	f04f 4360 	mov.w	r3, #3758096384	@ 0xe0000000
 80028cc:	f8d3 3e80 	ldr.w	r3, [r3, #3712]	@ 0xe80
 80028d0:	f003 0301 	and.w	r3, r3, #1
 80028d4:	2b00      	cmp	r3, #0
 80028d6:	d013      	beq.n	8002900 <ITM_SendChar+0x40>
      ((ITM->TER & 1UL               ) != 0UL)   )     /* ITM Port #0 enabled */
 80028d8:	f04f 4360 	mov.w	r3, #3758096384	@ 0xe0000000
 80028dc:	f8d3 3e00 	ldr.w	r3, [r3, #3584]	@ 0xe00
 80028e0:	f003 0301 	and.w	r3, r3, #1
  if (((ITM->TCR & ITM_TCR_ITMENA_Msk) != 0UL) &&      /* ITM enabled */
 80028e4:	2b00      	cmp	r3, #0
 80028e6:	d00b      	beq.n	8002900 <ITM_SendChar+0x40>
  {
    while (ITM->PORT[0U].u32 == 0UL)
 80028e8:	e000      	b.n	80028ec <ITM_SendChar+0x2c>
    {
      __NOP();
 80028ea:	bf00      	nop
    while (ITM->PORT[0U].u32 == 0UL)
 80028ec:	f04f 4360 	mov.w	r3, #3758096384	@ 0xe0000000
 80028f0:	681b      	ldr	r3, [r3, #0]
 80028f2:	2b00      	cmp	r3, #0
 80028f4:	d0f9      	beq.n	80028ea <ITM_SendChar+0x2a>
    }
    ITM->PORT[0U].u8 = (uint8_t)ch;
 80028f6:	f04f 4360 	mov.w	r3, #3758096384	@ 0xe0000000
 80028fa:	687a      	ldr	r2, [r7, #4]
 80028fc:	b2d2      	uxtb	r2, r2
 80028fe:	701a      	strb	r2, [r3, #0]
  }
  return (ch);
 8002900:	687b      	ldr	r3, [r7, #4]
}
 8002902:	4618      	mov	r0, r3
 8002904:	370c      	adds	r7, #12
 8002906:	46bd      	mov	sp, r7
 8002908:	f85d 7b04 	ldr.w	r7, [sp], #4
 800290c:	4770      	bx	lr

0800290e <getUniqueID>:


/*
  get a 16 byte unique ID for this node, this should be based on the CPU unique ID or other unique ID
 */
void getUniqueID(uint8_t id[16]){
 800290e:	b580      	push	{r7, lr}
 8002910:	b086      	sub	sp, #24
 8002912:	af00      	add	r7, sp, #0
 8002914:	6078      	str	r0, [r7, #4]
	uint32_t HALUniqueIDs[3];
// Make Unique ID out of the 96-bit STM32 UID and fill the rest with 0s
	memset(id, 0, 16);
 8002916:	2210      	movs	r2, #16
 8002918:	2100      	movs	r1, #0
 800291a:	6878      	ldr	r0, [r7, #4]
 800291c:	f004 ffb0 	bl	8007880 <memset>
	HALUniqueIDs[0] = HAL_GetUIDw0();
 8002920:	f001 fd74 	bl	800440c <HAL_GetUIDw0>
 8002924:	4603      	mov	r3, r0
 8002926:	60fb      	str	r3, [r7, #12]
	HALUniqueIDs[1] = HAL_GetUIDw1();
 8002928:	f001 fd7c 	bl	8004424 <HAL_GetUIDw1>
 800292c:	4603      	mov	r3, r0
 800292e:	613b      	str	r3, [r7, #16]
	HALUniqueIDs[2] = HAL_GetUIDw2();
 8002930:	f001 fd84 	bl	800443c <HAL_GetUIDw2>
 8002934:	4603      	mov	r3, r0
 8002936:	617b      	str	r3, [r7, #20]
	memcpy(id, HALUniqueIDs, 12);
 8002938:	f107 030c 	add.w	r3, r7, #12
 800293c:	220c      	movs	r2, #12
 800293e:	4619      	mov	r1, r3
 8002940:	6878      	ldr	r0, [r7, #4]
 8002942:	f005 f838 	bl	80079b6 <memcpy>
}
 8002946:	bf00      	nop
 8002948:	3718      	adds	r7, #24
 800294a:	46bd      	mov	sp, r7
 800294c:	bd80      	pop	{r7, pc}
	...

08002950 <setServoPWM>:

// Might have to change the code if the handler (&htim) changes based on # of servos were controlling
void setServoPWM(uint8_t ServoNum){
 8002950:	b590      	push	{r4, r7, lr}
 8002952:	b083      	sub	sp, #12
 8002954:	af00      	add	r7, sp, #0
 8002956:	4603      	mov	r3, r0
 8002958:	71fb      	strb	r3, [r7, #7]
	switch (ServoNum) {
 800295a:	79fb      	ldrb	r3, [r7, #7]
 800295c:	2b00      	cmp	r3, #0
 800295e:	d124      	bne.n	80029aa <setServoPWM+0x5a>
	case 0:
		__HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_1, PULSE_RANGE*20-(servos[0].position * (PULSE_RANGE/2) + (PULSE_RANGE*1.5)));
 8002960:	4b16      	ldr	r3, [pc, #88]	@ (80029bc <setServoPWM+0x6c>)
 8002962:	edd3 7a00 	vldr	s15, [r3]
 8002966:	ed9f 7a16 	vldr	s14, [pc, #88]	@ 80029c0 <setServoPWM+0x70>
 800296a:	ee67 7a87 	vmul.f32	s15, s15, s14
 800296e:	ee17 0a90 	vmov	r0, s15
 8002972:	f7fd fde1 	bl	8000538 <__aeabi_f2d>
 8002976:	f04f 0200 	mov.w	r2, #0
 800297a:	4b12      	ldr	r3, [pc, #72]	@ (80029c4 <setServoPWM+0x74>)
 800297c:	f7fd fc7e 	bl	800027c <__adddf3>
 8002980:	4602      	mov	r2, r0
 8002982:	460b      	mov	r3, r1
 8002984:	f04f 0000 	mov.w	r0, #0
 8002988:	490f      	ldr	r1, [pc, #60]	@ (80029c8 <setServoPWM+0x78>)
 800298a:	f7fd fc75 	bl	8000278 <__aeabi_dsub>
 800298e:	4602      	mov	r2, r0
 8002990:	460b      	mov	r3, r1
 8002992:	490e      	ldr	r1, [pc, #56]	@ (80029cc <setServoPWM+0x7c>)
 8002994:	680c      	ldr	r4, [r1, #0]
 8002996:	4610      	mov	r0, r2
 8002998:	4619      	mov	r1, r3
 800299a:	f7fd fe25 	bl	80005e8 <__aeabi_d2uiz>
 800299e:	4603      	mov	r3, r0
 80029a0:	6363      	str	r3, [r4, #52]	@ 0x34
		printf("SERVO 0 PWM SET");
 80029a2:	480b      	ldr	r0, [pc, #44]	@ (80029d0 <setServoPWM+0x80>)
 80029a4:	f004 fe1c 	bl	80075e0 <iprintf>
		break;
 80029a8:	e003      	b.n	80029b2 <setServoPWM+0x62>
		__HAL_TIM_SET_COMPARE(&htim2, TIM_CHANNEL_1, servos[3].position * (PULSE_RANGE/2) + (PULSE_RANGE*1.5));
		printf("SERVO 3 PWM SET");
		break;
		*/
	default:
		printf("INVALID SERVO ID, NOTHING SET");
 80029aa:	480a      	ldr	r0, [pc, #40]	@ (80029d4 <setServoPWM+0x84>)
 80029ac:	f004 fe18 	bl	80075e0 <iprintf>
		break;
 80029b0:	bf00      	nop
	}
}
 80029b2:	bf00      	nop
 80029b4:	370c      	adds	r7, #12
 80029b6:	46bd      	mov	sp, r7
 80029b8:	bd90      	pop	{r4, r7, pc}
 80029ba:	bf00      	nop
 80029bc:	20000508 	.word	0x20000508
 80029c0:	44c80000 	.word	0x44c80000
 80029c4:	40b2c000 	.word	0x40b2c000
 80029c8:	40ef4000 	.word	0x40ef4000
 80029cc:	2000055c 	.word	0x2000055c
 80029d0:	08008464 	.word	0x08008464
 80029d4:	08008474 	.word	0x08008474

080029d8 <startAllPWM>:

void startAllPWM(){
 80029d8:	b580      	push	{r7, lr}
 80029da:	af00      	add	r7, sp, #0
  HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_1);
 80029dc:	2100      	movs	r1, #0
 80029de:	4804      	ldr	r0, [pc, #16]	@ (80029f0 <startAllPWM+0x18>)
 80029e0:	f003 fd30 	bl	8006444 <HAL_TIM_PWM_Start>
  HAL_TIMEx_PWMN_Start(&htim1, TIM_CHANNEL_1);
 80029e4:	2100      	movs	r1, #0
 80029e6:	4802      	ldr	r0, [pc, #8]	@ (80029f0 <startAllPWM+0x18>)
 80029e8:	f004 fb96 	bl	8007118 <HAL_TIMEx_PWMN_Start>
  /*
  HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_2);
  HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_3);
  HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_1);
  */
}
 80029ec:	bf00      	nop
 80029ee:	bd80      	pop	{r7, pc}
 80029f0:	2000055c 	.word	0x2000055c

080029f4 <HAL_CAN_RxFifo0MsgPendingCallback>:

void HAL_CAN_RxFifo0MsgPendingCallback(CAN_HandleTypeDef *hcan) {
 80029f4:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80029f8:	b08a      	sub	sp, #40	@ 0x28
 80029fa:	af00      	add	r7, sp, #0
 80029fc:	6078      	str	r0, [r7, #4]
	// Receiving
	CanardCANFrame rx_frame;

	const uint64_t timestamp = HAL_GetTick() * 1000ULL;
 80029fe:	f001 fcf9 	bl	80043f4 <HAL_GetTick>
 8002a02:	4603      	mov	r3, r0
 8002a04:	2200      	movs	r2, #0
 8002a06:	469a      	mov	sl, r3
 8002a08:	4693      	mov	fp, r2
 8002a0a:	4652      	mov	r2, sl
 8002a0c:	465b      	mov	r3, fp
 8002a0e:	f04f 0000 	mov.w	r0, #0
 8002a12:	f04f 0100 	mov.w	r1, #0
 8002a16:	0159      	lsls	r1, r3, #5
 8002a18:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8002a1c:	0150      	lsls	r0, r2, #5
 8002a1e:	4602      	mov	r2, r0
 8002a20:	460b      	mov	r3, r1
 8002a22:	ebb2 040a 	subs.w	r4, r2, sl
 8002a26:	eb63 050b 	sbc.w	r5, r3, fp
 8002a2a:	f04f 0200 	mov.w	r2, #0
 8002a2e:	f04f 0300 	mov.w	r3, #0
 8002a32:	00ab      	lsls	r3, r5, #2
 8002a34:	ea43 7394 	orr.w	r3, r3, r4, lsr #30
 8002a38:	00a2      	lsls	r2, r4, #2
 8002a3a:	4614      	mov	r4, r2
 8002a3c:	461d      	mov	r5, r3
 8002a3e:	eb14 080a 	adds.w	r8, r4, sl
 8002a42:	eb45 090b 	adc.w	r9, r5, fp
 8002a46:	f04f 0200 	mov.w	r2, #0
 8002a4a:	f04f 0300 	mov.w	r3, #0
 8002a4e:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8002a52:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8002a56:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8002a5a:	4690      	mov	r8, r2
 8002a5c:	4699      	mov	r9, r3
 8002a5e:	e9c7 8908 	strd	r8, r9, [r7, #32]
	const int16_t rx_res = canardSTM32Recieve(hcan, CAN_RX_FIFO0, &rx_frame);
 8002a62:	f107 030c 	add.w	r3, r7, #12
 8002a66:	461a      	mov	r2, r3
 8002a68:	2100      	movs	r1, #0
 8002a6a:	6878      	ldr	r0, [r7, #4]
 8002a6c:	f7ff fe6d 	bl	800274a <canardSTM32Recieve>
 8002a70:	4603      	mov	r3, r0
 8002a72:	83fb      	strh	r3, [r7, #30]

	if (rx_res < 0) {
 8002a74:	f9b7 301e 	ldrsh.w	r3, [r7, #30]
 8002a78:	2b00      	cmp	r3, #0
 8002a7a:	da06      	bge.n	8002a8a <HAL_CAN_RxFifo0MsgPendingCallback+0x96>
		printf("Receive error %d\n", rx_res);
 8002a7c:	f9b7 301e 	ldrsh.w	r3, [r7, #30]
 8002a80:	4619      	mov	r1, r3
 8002a82:	480a      	ldr	r0, [pc, #40]	@ (8002aac <HAL_CAN_RxFifo0MsgPendingCallback+0xb8>)
 8002a84:	f004 fdac 	bl	80075e0 <iprintf>
	}
	else if (rx_res > 0)        // Success - process the frame
	{
		canardHandleRxFrame(&canard, &rx_frame, timestamp);
	}
}
 8002a88:	e00a      	b.n	8002aa0 <HAL_CAN_RxFifo0MsgPendingCallback+0xac>
	else if (rx_res > 0)        // Success - process the frame
 8002a8a:	f9b7 301e 	ldrsh.w	r3, [r7, #30]
 8002a8e:	2b00      	cmp	r3, #0
 8002a90:	dd06      	ble.n	8002aa0 <HAL_CAN_RxFifo0MsgPendingCallback+0xac>
		canardHandleRxFrame(&canard, &rx_frame, timestamp);
 8002a92:	f107 010c 	add.w	r1, r7, #12
 8002a96:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8002a9a:	4805      	ldr	r0, [pc, #20]	@ (8002ab0 <HAL_CAN_RxFifo0MsgPendingCallback+0xbc>)
 8002a9c:	f7fe f84e 	bl	8000b3c <canardHandleRxFrame>
}
 8002aa0:	bf00      	nop
 8002aa2:	3728      	adds	r7, #40	@ 0x28
 8002aa4:	46bd      	mov	sp, r7
 8002aa6:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8002aaa:	bf00      	nop
 8002aac:	08008494 	.word	0x08008494
 8002ab0:	200000d8 	.word	0x200000d8

08002ab4 <handle_NodeStatus>:
// NOTE: All canard handlers and senders are based on this reference: https://dronecan.github.io/Specification/7._List_of_standard_data_types/
// Alternatively, you can look at the corresponding generated header file in the dsdlc_generated folder

// Canard Handlers ( Many have code copied from libcanard esc_node example: https://github.com/dronecan/libcanard/blob/master/examples/ESCNode/esc_node.c )

void handle_NodeStatus(CanardInstance *ins, CanardRxTransfer *transfer) {
 8002ab4:	b580      	push	{r7, lr}
 8002ab6:	b086      	sub	sp, #24
 8002ab8:	af00      	add	r7, sp, #0
 8002aba:	6078      	str	r0, [r7, #4]
 8002abc:	6039      	str	r1, [r7, #0]
	struct uavcan_protocol_NodeStatus nodeStatus;

	if (uavcan_protocol_NodeStatus_decode(transfer, &nodeStatus)) {
 8002abe:	f107 030c 	add.w	r3, r7, #12
 8002ac2:	4619      	mov	r1, r3
 8002ac4:	6838      	ldr	r0, [r7, #0]
 8002ac6:	f001 fc09 	bl	80042dc <uavcan_protocol_NodeStatus_decode>
 8002aca:	4603      	mov	r3, r0
 8002acc:	2b00      	cmp	r3, #0
 8002ace:	d15d      	bne.n	8002b8c <handle_NodeStatus+0xd8>
		return;
	}

	printf("Node health: %ud Node Mode: %ud\n", nodeStatus.health, nodeStatus.mode);
 8002ad0:	7c3b      	ldrb	r3, [r7, #16]
 8002ad2:	4619      	mov	r1, r3
 8002ad4:	7c7b      	ldrb	r3, [r7, #17]
 8002ad6:	461a      	mov	r2, r3
 8002ad8:	482e      	ldr	r0, [pc, #184]	@ (8002b94 <handle_NodeStatus+0xe0>)
 8002ada:	f004 fd81 	bl	80075e0 <iprintf>

	printf("Node Health ");
 8002ade:	482e      	ldr	r0, [pc, #184]	@ (8002b98 <handle_NodeStatus+0xe4>)
 8002ae0:	f004 fd7e 	bl	80075e0 <iprintf>

	switch (nodeStatus.health) {
 8002ae4:	7c3b      	ldrb	r3, [r7, #16]
 8002ae6:	2b03      	cmp	r3, #3
 8002ae8:	d81a      	bhi.n	8002b20 <handle_NodeStatus+0x6c>
 8002aea:	a201      	add	r2, pc, #4	@ (adr r2, 8002af0 <handle_NodeStatus+0x3c>)
 8002aec:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002af0:	08002b01 	.word	0x08002b01
 8002af4:	08002b09 	.word	0x08002b09
 8002af8:	08002b11 	.word	0x08002b11
 8002afc:	08002b19 	.word	0x08002b19
	case UAVCAN_PROTOCOL_NODESTATUS_HEALTH_OK:
		printf("OK\n");
 8002b00:	4826      	ldr	r0, [pc, #152]	@ (8002b9c <handle_NodeStatus+0xe8>)
 8002b02:	f004 fddd 	bl	80076c0 <puts>
		break;
 8002b06:	e00f      	b.n	8002b28 <handle_NodeStatus+0x74>
	case UAVCAN_PROTOCOL_NODESTATUS_HEALTH_WARNING:
		printf("WARNING\n");
 8002b08:	4825      	ldr	r0, [pc, #148]	@ (8002ba0 <handle_NodeStatus+0xec>)
 8002b0a:	f004 fdd9 	bl	80076c0 <puts>
		break;
 8002b0e:	e00b      	b.n	8002b28 <handle_NodeStatus+0x74>
	case UAVCAN_PROTOCOL_NODESTATUS_HEALTH_ERROR:
		printf("ERROR\n");
 8002b10:	4824      	ldr	r0, [pc, #144]	@ (8002ba4 <handle_NodeStatus+0xf0>)
 8002b12:	f004 fdd5 	bl	80076c0 <puts>
		break;
 8002b16:	e007      	b.n	8002b28 <handle_NodeStatus+0x74>
	case UAVCAN_PROTOCOL_NODESTATUS_HEALTH_CRITICAL:
		printf("CRITICAL\n");
 8002b18:	4823      	ldr	r0, [pc, #140]	@ (8002ba8 <handle_NodeStatus+0xf4>)
 8002b1a:	f004 fdd1 	bl	80076c0 <puts>
		break;
 8002b1e:	e003      	b.n	8002b28 <handle_NodeStatus+0x74>
	default:
		printf("UNKNOWN?\n");
 8002b20:	4822      	ldr	r0, [pc, #136]	@ (8002bac <handle_NodeStatus+0xf8>)
 8002b22:	f004 fdcd 	bl	80076c0 <puts>
		break;
 8002b26:	bf00      	nop
	}

	printf("Node Mode ");
 8002b28:	4821      	ldr	r0, [pc, #132]	@ (8002bb0 <handle_NodeStatus+0xfc>)
 8002b2a:	f004 fd59 	bl	80075e0 <iprintf>

	switch(nodeStatus.mode) {
 8002b2e:	7c7b      	ldrb	r3, [r7, #17]
 8002b30:	2b07      	cmp	r3, #7
 8002b32:	d827      	bhi.n	8002b84 <handle_NodeStatus+0xd0>
 8002b34:	a201      	add	r2, pc, #4	@ (adr r2, 8002b3c <handle_NodeStatus+0x88>)
 8002b36:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002b3a:	bf00      	nop
 8002b3c:	08002b5d 	.word	0x08002b5d
 8002b40:	08002b65 	.word	0x08002b65
 8002b44:	08002b6d 	.word	0x08002b6d
 8002b48:	08002b75 	.word	0x08002b75
 8002b4c:	08002b85 	.word	0x08002b85
 8002b50:	08002b85 	.word	0x08002b85
 8002b54:	08002b85 	.word	0x08002b85
 8002b58:	08002b7d 	.word	0x08002b7d
	case UAVCAN_PROTOCOL_NODESTATUS_MODE_OPERATIONAL:
		printf("OPERATIONAL\n");
 8002b5c:	4815      	ldr	r0, [pc, #84]	@ (8002bb4 <handle_NodeStatus+0x100>)
 8002b5e:	f004 fdaf 	bl	80076c0 <puts>
		break;
 8002b62:	e014      	b.n	8002b8e <handle_NodeStatus+0xda>
	case UAVCAN_PROTOCOL_NODESTATUS_MODE_INITIALIZATION:
		printf("INITIALIZATION\n");
 8002b64:	4814      	ldr	r0, [pc, #80]	@ (8002bb8 <handle_NodeStatus+0x104>)
 8002b66:	f004 fdab 	bl	80076c0 <puts>
		break;
 8002b6a:	e010      	b.n	8002b8e <handle_NodeStatus+0xda>
	case UAVCAN_PROTOCOL_NODESTATUS_MODE_MAINTENANCE:
		printf("MAINTENANCE\n");
 8002b6c:	4813      	ldr	r0, [pc, #76]	@ (8002bbc <handle_NodeStatus+0x108>)
 8002b6e:	f004 fda7 	bl	80076c0 <puts>
		break;
 8002b72:	e00c      	b.n	8002b8e <handle_NodeStatus+0xda>
	case UAVCAN_PROTOCOL_NODESTATUS_MODE_SOFTWARE_UPDATE:
		printf("SOFTWARE UPDATE\n");
 8002b74:	4812      	ldr	r0, [pc, #72]	@ (8002bc0 <handle_NodeStatus+0x10c>)
 8002b76:	f004 fda3 	bl	80076c0 <puts>
		break;
 8002b7a:	e008      	b.n	8002b8e <handle_NodeStatus+0xda>
	case UAVCAN_PROTOCOL_NODESTATUS_MODE_OFFLINE:
		printf("OFFLINE\n");
 8002b7c:	4811      	ldr	r0, [pc, #68]	@ (8002bc4 <handle_NodeStatus+0x110>)
 8002b7e:	f004 fd9f 	bl	80076c0 <puts>
		break;
 8002b82:	e004      	b.n	8002b8e <handle_NodeStatus+0xda>
	default:
		printf("UNKNOWN?\n");
 8002b84:	4809      	ldr	r0, [pc, #36]	@ (8002bac <handle_NodeStatus+0xf8>)
 8002b86:	f004 fd9b 	bl	80076c0 <puts>
		break;
 8002b8a:	e000      	b.n	8002b8e <handle_NodeStatus+0xda>
		return;
 8002b8c:	bf00      	nop
	}
}
 8002b8e:	3718      	adds	r7, #24
 8002b90:	46bd      	mov	sp, r7
 8002b92:	bd80      	pop	{r7, pc}
 8002b94:	080084a8 	.word	0x080084a8
 8002b98:	080084cc 	.word	0x080084cc
 8002b9c:	080084dc 	.word	0x080084dc
 8002ba0:	080084e0 	.word	0x080084e0
 8002ba4:	080084e8 	.word	0x080084e8
 8002ba8:	080084f0 	.word	0x080084f0
 8002bac:	080084fc 	.word	0x080084fc
 8002bb0:	08008508 	.word	0x08008508
 8002bb4:	08008514 	.word	0x08008514
 8002bb8:	08008520 	.word	0x08008520
 8002bbc:	08008530 	.word	0x08008530
 8002bc0:	0800853c 	.word	0x0800853c
 8002bc4:	0800854c 	.word	0x0800854c

08002bc8 <handle_NotifyState>:

void handle_NotifyState(CanardInstance *ins, CanardRxTransfer *transfer) {
 8002bc8:	b580      	push	{r7, lr}
 8002bca:	b0c8      	sub	sp, #288	@ 0x120
 8002bcc:	af00      	add	r7, sp, #0
 8002bce:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 8002bd2:	f5a3 738e 	sub.w	r3, r3, #284	@ 0x11c
 8002bd6:	6018      	str	r0, [r3, #0]
 8002bd8:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 8002bdc:	f5a3 7390 	sub.w	r3, r3, #288	@ 0x120
 8002be0:	6019      	str	r1, [r3, #0]
	struct ardupilot_indication_NotifyState notifyState;

	if (ardupilot_indication_NotifyState_decode(transfer, &notifyState)) {
 8002be2:	f107 0208 	add.w	r2, r7, #8
 8002be6:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 8002bea:	f5a3 7390 	sub.w	r3, r3, #288	@ 0x120
 8002bee:	4611      	mov	r1, r2
 8002bf0:	6818      	ldr	r0, [r3, #0]
 8002bf2:	f000 ffb4 	bl	8003b5e <ardupilot_indication_NotifyState_decode>
 8002bf6:	4603      	mov	r3, r0
 8002bf8:	2b00      	cmp	r3, #0
 8002bfa:	d13b      	bne.n	8002c74 <handle_NotifyState+0xac>
		return;
	}

	uint32_t nl = notifyState.vehicle_state & 0xFFFFFFFF;  // ignoring the last 32 bits for printing since the highest vehicle_state value right now is 23 even though they're allowed to be up to 64bit unsigned integer
 8002bfc:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 8002c00:	f5a3 738c 	sub.w	r3, r3, #280	@ 0x118
 8002c04:	e9d3 2342 	ldrd	r2, r3, [r3, #264]	@ 0x108
 8002c08:	4613      	mov	r3, r2
 8002c0a:	f8c7 3118 	str.w	r3, [r7, #280]	@ 0x118

	printf("Vehicle State: %lu ", nl);
 8002c0e:	f8d7 1118 	ldr.w	r1, [r7, #280]	@ 0x118
 8002c12:	481b      	ldr	r0, [pc, #108]	@ (8002c80 <handle_NotifyState+0xb8>)
 8002c14:	f004 fce4 	bl	80075e0 <iprintf>

	if (notifyState.aux_data.len > 0) {
 8002c18:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 8002c1c:	f5a3 738c 	sub.w	r3, r3, #280	@ 0x118
 8002c20:	785b      	ldrb	r3, [r3, #1]
 8002c22:	2b00      	cmp	r3, #0
 8002c24:	d022      	beq.n	8002c6c <handle_NotifyState+0xa4>
		printf("Aux Data: 0x");
 8002c26:	4817      	ldr	r0, [pc, #92]	@ (8002c84 <handle_NotifyState+0xbc>)
 8002c28:	f004 fcda 	bl	80075e0 <iprintf>

		for (int i = 0; i < notifyState.aux_data.len; i++) {
 8002c2c:	2300      	movs	r3, #0
 8002c2e:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
 8002c32:	e011      	b.n	8002c58 <handle_NotifyState+0x90>
			printf("%02x", notifyState.aux_data.data[i]);
 8002c34:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 8002c38:	f5a3 728c 	sub.w	r2, r3, #280	@ 0x118
 8002c3c:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8002c40:	4413      	add	r3, r2
 8002c42:	3302      	adds	r3, #2
 8002c44:	781b      	ldrb	r3, [r3, #0]
 8002c46:	4619      	mov	r1, r3
 8002c48:	480f      	ldr	r0, [pc, #60]	@ (8002c88 <handle_NotifyState+0xc0>)
 8002c4a:	f004 fcc9 	bl	80075e0 <iprintf>
		for (int i = 0; i < notifyState.aux_data.len; i++) {
 8002c4e:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8002c52:	3301      	adds	r3, #1
 8002c54:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
 8002c58:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 8002c5c:	f5a3 738c 	sub.w	r3, r3, #280	@ 0x118
 8002c60:	785b      	ldrb	r3, [r3, #1]
 8002c62:	461a      	mov	r2, r3
 8002c64:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8002c68:	4293      	cmp	r3, r2
 8002c6a:	dbe3      	blt.n	8002c34 <handle_NotifyState+0x6c>
		}
	}

	printf("\n");
 8002c6c:	200a      	movs	r0, #10
 8002c6e:	f004 fcc9 	bl	8007604 <putchar>
 8002c72:	e000      	b.n	8002c76 <handle_NotifyState+0xae>
		return;
 8002c74:	bf00      	nop

}
 8002c76:	f507 7790 	add.w	r7, r7, #288	@ 0x120
 8002c7a:	46bd      	mov	sp, r7
 8002c7c:	bd80      	pop	{r7, pc}
 8002c7e:	bf00      	nop
 8002c80:	08008554 	.word	0x08008554
 8002c84:	08008568 	.word	0x08008568
 8002c88:	08008578 	.word	0x08008578

08002c8c <check_actuator_id>:
/**
 * take actuator id from command, return the servo's index in the array
 */
static inline int check_actuator_id(uint8_t actuator_id){
 8002c8c:	b480      	push	{r7}
 8002c8e:	b085      	sub	sp, #20
 8002c90:	af00      	add	r7, sp, #0
 8002c92:	4603      	mov	r3, r0
 8002c94:	71fb      	strb	r3, [r7, #7]
  for(int i = 0; i < NUM_SERVOS; i ++){
 8002c96:	2300      	movs	r3, #0
 8002c98:	60fb      	str	r3, [r7, #12]
 8002c9a:	e00b      	b.n	8002cb4 <check_actuator_id+0x28>
    if (SERVO_IDS[i] == actuator_id){ // checks that the command actuator id means one of our servo
 8002c9c:	4a0b      	ldr	r2, [pc, #44]	@ (8002ccc <check_actuator_id+0x40>)
 8002c9e:	68fb      	ldr	r3, [r7, #12]
 8002ca0:	4413      	add	r3, r2
 8002ca2:	781b      	ldrb	r3, [r3, #0]
 8002ca4:	79fa      	ldrb	r2, [r7, #7]
 8002ca6:	429a      	cmp	r2, r3
 8002ca8:	d101      	bne.n	8002cae <check_actuator_id+0x22>
      return i;
 8002caa:	68fb      	ldr	r3, [r7, #12]
 8002cac:	e007      	b.n	8002cbe <check_actuator_id+0x32>
  for(int i = 0; i < NUM_SERVOS; i ++){
 8002cae:	68fb      	ldr	r3, [r7, #12]
 8002cb0:	3301      	adds	r3, #1
 8002cb2:	60fb      	str	r3, [r7, #12]
 8002cb4:	68fb      	ldr	r3, [r7, #12]
 8002cb6:	2b03      	cmp	r3, #3
 8002cb8:	ddf0      	ble.n	8002c9c <check_actuator_id+0x10>
    }
  }

  return -1;  // command actuator id is not in array
 8002cba:	f04f 33ff 	mov.w	r3, #4294967295
}
 8002cbe:	4618      	mov	r0, r3
 8002cc0:	3714      	adds	r7, #20
 8002cc2:	46bd      	mov	sp, r7
 8002cc4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002cc8:	4770      	bx	lr
 8002cca:	bf00      	nop
 8002ccc:	080085fc 	.word	0x080085fc

08002cd0 <handle_ArrayCommand>:

/*
 * handle a servo ArrayCommand request
 */
static void handle_ArrayCommand(CanardInstance *ins, CanardRxTransfer *transfer)
{
 8002cd0:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8002cd4:	b0a8      	sub	sp, #160	@ 0xa0
 8002cd6:	af00      	add	r7, sp, #0
 8002cd8:	6078      	str	r0, [r7, #4]
 8002cda:	6039      	str	r1, [r7, #0]
	printf("entered array command\n");
 8002cdc:	4855      	ldr	r0, [pc, #340]	@ (8002e34 <handle_ArrayCommand+0x164>)
 8002cde:	f004 fcef 	bl	80076c0 <puts>
    struct uavcan_equipment_actuator_ArrayCommand cmd;
    if (uavcan_equipment_actuator_ArrayCommand_decode(transfer, &cmd)) { //return true if decode is invalid
 8002ce2:	f107 030c 	add.w	r3, r7, #12
 8002ce6:	4619      	mov	r1, r3
 8002ce8:	6838      	ldr	r0, [r7, #0]
 8002cea:	f001 f807 	bl	8003cfc <uavcan_equipment_actuator_ArrayCommand_decode>
 8002cee:	4603      	mov	r3, r0
 8002cf0:	2b00      	cmp	r3, #0
 8002cf2:	f040 809a 	bne.w	8002e2a <handle_ArrayCommand+0x15a>
        return;
    }
    uint64_t tnow = HAL_GetTick() * 1000ULL;
 8002cf6:	f001 fb7d 	bl	80043f4 <HAL_GetTick>
 8002cfa:	4603      	mov	r3, r0
 8002cfc:	2200      	movs	r2, #0
 8002cfe:	469a      	mov	sl, r3
 8002d00:	4693      	mov	fp, r2
 8002d02:	4652      	mov	r2, sl
 8002d04:	465b      	mov	r3, fp
 8002d06:	f04f 0000 	mov.w	r0, #0
 8002d0a:	f04f 0100 	mov.w	r1, #0
 8002d0e:	0159      	lsls	r1, r3, #5
 8002d10:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8002d14:	0150      	lsls	r0, r2, #5
 8002d16:	4602      	mov	r2, r0
 8002d18:	460b      	mov	r3, r1
 8002d1a:	ebb2 040a 	subs.w	r4, r2, sl
 8002d1e:	eb63 050b 	sbc.w	r5, r3, fp
 8002d22:	f04f 0200 	mov.w	r2, #0
 8002d26:	f04f 0300 	mov.w	r3, #0
 8002d2a:	00ab      	lsls	r3, r5, #2
 8002d2c:	ea43 7394 	orr.w	r3, r3, r4, lsr #30
 8002d30:	00a2      	lsls	r2, r4, #2
 8002d32:	4614      	mov	r4, r2
 8002d34:	461d      	mov	r5, r3
 8002d36:	eb14 080a 	adds.w	r8, r4, sl
 8002d3a:	eb45 090b 	adc.w	r9, r5, fp
 8002d3e:	f04f 0200 	mov.w	r2, #0
 8002d42:	f04f 0300 	mov.w	r3, #0
 8002d46:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8002d4a:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8002d4e:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8002d52:	4690      	mov	r8, r2
 8002d54:	4699      	mov	r9, r3
 8002d56:	e9c7 8924 	strd	r8, r9, [r7, #144]	@ 0x90
    for (uint8_t i=0; i < cmd.commands.len; i++) {
 8002d5a:	2300      	movs	r3, #0
 8002d5c:	f887 309f 	strb.w	r3, [r7, #159]	@ 0x9f
 8002d60:	e05d      	b.n	8002e1e <handle_ArrayCommand+0x14e>
        uint8_t actuator_id = cmd.commands.data[i].actuator_id;
 8002d62:	f897 309f 	ldrb.w	r3, [r7, #159]	@ 0x9f
 8002d66:	00db      	lsls	r3, r3, #3
 8002d68:	33a0      	adds	r3, #160	@ 0xa0
 8002d6a:	443b      	add	r3, r7
 8002d6c:	f813 3c90 	ldrb.w	r3, [r3, #-144]
 8002d70:	f887 308f 	strb.w	r3, [r7, #143]	@ 0x8f
        int servo_array_index = check_actuator_id(actuator_id);
 8002d74:	f897 308f 	ldrb.w	r3, [r7, #143]	@ 0x8f
 8002d78:	4618      	mov	r0, r3
 8002d7a:	f7ff ff87 	bl	8002c8c <check_actuator_id>
 8002d7e:	f8c7 0088 	str.w	r0, [r7, #136]	@ 0x88
        if (servo_array_index < 0 || servo_array_index >= NUM_SERVOS) {
 8002d82:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8002d86:	2b00      	cmp	r3, #0
 8002d88:	db43      	blt.n	8002e12 <handle_ArrayCommand+0x142>
 8002d8a:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8002d8e:	2b03      	cmp	r3, #3
 8002d90:	dc3f      	bgt.n	8002e12 <handle_ArrayCommand+0x142>
            // not for us
            continue;
        }
        switch (cmd.commands.data[i].command_type) {
 8002d92:	f897 309f 	ldrb.w	r3, [r7, #159]	@ 0x9f
 8002d96:	00db      	lsls	r3, r3, #3
 8002d98:	33a0      	adds	r3, #160	@ 0xa0
 8002d9a:	443b      	add	r3, r7
 8002d9c:	f813 3c8f 	ldrb.w	r3, [r3, #-143]
 8002da0:	2b00      	cmp	r3, #0
 8002da2:	d002      	beq.n	8002daa <handle_ArrayCommand+0xda>
 8002da4:	2b04      	cmp	r3, #4
 8002da6:	d014      	beq.n	8002dd2 <handle_ArrayCommand+0x102>
 8002da8:	e027      	b.n	8002dfa <handle_ArrayCommand+0x12a>
        case UAVCAN_EQUIPMENT_ACTUATOR_COMMAND_COMMAND_TYPE_UNITLESS:
        	// command_value the floating point percentage varies from -1 to 1
            servos[servo_array_index].position = cmd.commands.data[i].command_value;
 8002daa:	f897 309f 	ldrb.w	r3, [r7, #159]	@ 0x9f
 8002dae:	00db      	lsls	r3, r3, #3
 8002db0:	33a0      	adds	r3, #160	@ 0xa0
 8002db2:	443b      	add	r3, r7
 8002db4:	3b8c      	subs	r3, #140	@ 0x8c
 8002db6:	681a      	ldr	r2, [r3, #0]
 8002db8:	491f      	ldr	r1, [pc, #124]	@ (8002e38 <handle_ArrayCommand+0x168>)
 8002dba:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8002dbe:	011b      	lsls	r3, r3, #4
 8002dc0:	440b      	add	r3, r1
 8002dc2:	601a      	str	r2, [r3, #0]
            setServoPWM(servo_array_index);
 8002dc4:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8002dc8:	b2db      	uxtb	r3, r3
 8002dca:	4618      	mov	r0, r3
 8002dcc:	f7ff fdc0 	bl	8002950 <setServoPWM>
            break;
 8002dd0:	e013      	b.n	8002dfa <handle_ArrayCommand+0x12a>
        case UAVCAN_EQUIPMENT_ACTUATOR_COMMAND_COMMAND_TYPE_PWM:
            servos[servo_array_index].position = cmd.commands.data[i].command_value;
 8002dd2:	f897 309f 	ldrb.w	r3, [r7, #159]	@ 0x9f
 8002dd6:	00db      	lsls	r3, r3, #3
 8002dd8:	33a0      	adds	r3, #160	@ 0xa0
 8002dda:	443b      	add	r3, r7
 8002ddc:	3b8c      	subs	r3, #140	@ 0x8c
 8002dde:	681a      	ldr	r2, [r3, #0]
 8002de0:	4915      	ldr	r1, [pc, #84]	@ (8002e38 <handle_ArrayCommand+0x168>)
 8002de2:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8002de6:	011b      	lsls	r3, r3, #4
 8002de8:	440b      	add	r3, r1
 8002dea:	601a      	str	r2, [r3, #0]
            //set the PWM signal duty cycle
            setServoPWM(servo_array_index);
 8002dec:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8002df0:	b2db      	uxtb	r3, r3
 8002df2:	4618      	mov	r0, r3
 8002df4:	f7ff fdac 	bl	8002950 <setServoPWM>
            break;
 8002df8:	bf00      	nop
        }
        servos[servo_array_index].last_update_us = tnow;
 8002dfa:	4a0f      	ldr	r2, [pc, #60]	@ (8002e38 <handle_ArrayCommand+0x168>)
 8002dfc:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8002e00:	011b      	lsls	r3, r3, #4
 8002e02:	4413      	add	r3, r2
 8002e04:	f103 0108 	add.w	r1, r3, #8
 8002e08:	e9d7 2324 	ldrd	r2, r3, [r7, #144]	@ 0x90
 8002e0c:	e9c1 2300 	strd	r2, r3, [r1]
 8002e10:	e000      	b.n	8002e14 <handle_ArrayCommand+0x144>
            continue;
 8002e12:	bf00      	nop
    for (uint8_t i=0; i < cmd.commands.len; i++) {
 8002e14:	f897 309f 	ldrb.w	r3, [r7, #159]	@ 0x9f
 8002e18:	3301      	adds	r3, #1
 8002e1a:	f887 309f 	strb.w	r3, [r7, #159]	@ 0x9f
 8002e1e:	7b3b      	ldrb	r3, [r7, #12]
 8002e20:	f897 209f 	ldrb.w	r2, [r7, #159]	@ 0x9f
 8002e24:	429a      	cmp	r2, r3
 8002e26:	d39c      	bcc.n	8002d62 <handle_ArrayCommand+0x92>
 8002e28:	e000      	b.n	8002e2c <handle_ArrayCommand+0x15c>
        return;
 8002e2a:	bf00      	nop

        //call a function to run the servos with the data set in this function
    }
}
 8002e2c:	37a0      	adds	r7, #160	@ 0xa0
 8002e2e:	46bd      	mov	sp, r7
 8002e30:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8002e34:	08008580 	.word	0x08008580
 8002e38:	20000508 	.word	0x20000508
 8002e3c:	00000000 	.word	0x00000000

08002e40 <handle_GetNodeInfo>:

/*
  handle a GetNodeInfo request
*/
// TODO: All the data in here is temporary for testing. If actually need to send valid data, edit accordingly.
void handle_GetNodeInfo(CanardInstance *ins, CanardRxTransfer *transfer) {
 8002e40:	b590      	push	{r4, r7, lr}
 8002e42:	f5ad 7d4b 	sub.w	sp, sp, #812	@ 0x32c
 8002e46:	af06      	add	r7, sp, #24
 8002e48:	f507 7344 	add.w	r3, r7, #784	@ 0x310
 8002e4c:	f5a3 7343 	sub.w	r3, r3, #780	@ 0x30c
 8002e50:	6018      	str	r0, [r3, #0]
 8002e52:	f507 7344 	add.w	r3, r7, #784	@ 0x310
 8002e56:	f5a3 7344 	sub.w	r3, r3, #784	@ 0x310
 8002e5a:	6019      	str	r1, [r3, #0]
	printf("GetNodeInfo request from %d\n", transfer->source_node_id);
 8002e5c:	f507 7344 	add.w	r3, r7, #784	@ 0x310
 8002e60:	f5a3 7344 	sub.w	r3, r3, #784	@ 0x310
 8002e64:	681b      	ldr	r3, [r3, #0]
 8002e66:	7edb      	ldrb	r3, [r3, #27]
 8002e68:	4619      	mov	r1, r3
 8002e6a:	484f      	ldr	r0, [pc, #316]	@ (8002fa8 <handle_GetNodeInfo+0x168>)
 8002e6c:	f004 fbb8 	bl	80075e0 <iprintf>

	uint8_t buffer[UAVCAN_PROTOCOL_GETNODEINFO_RESPONSE_MAX_SIZE];
	struct uavcan_protocol_GetNodeInfoResponse pkt;

	memset(&pkt, 0, sizeof(pkt));
 8002e70:	f107 0308 	add.w	r3, r7, #8
 8002e74:	f44f 72c4 	mov.w	r2, #392	@ 0x188
 8002e78:	2100      	movs	r1, #0
 8002e7a:	4618      	mov	r0, r3
 8002e7c:	f004 fd00 	bl	8007880 <memset>

	node_status.uptime_sec = HAL_GetTick() / 1000ULL;
 8002e80:	f001 fab8 	bl	80043f4 <HAL_GetTick>
 8002e84:	4603      	mov	r3, r0
 8002e86:	4a49      	ldr	r2, [pc, #292]	@ (8002fac <handle_GetNodeInfo+0x16c>)
 8002e88:	fba2 2303 	umull	r2, r3, r2, r3
 8002e8c:	099b      	lsrs	r3, r3, #6
 8002e8e:	4a48      	ldr	r2, [pc, #288]	@ (8002fb0 <handle_GetNodeInfo+0x170>)
 8002e90:	6013      	str	r3, [r2, #0]
	pkt.status = node_status;
 8002e92:	f507 7344 	add.w	r3, r7, #784	@ 0x310
 8002e96:	f5a3 7342 	sub.w	r3, r3, #776	@ 0x308
 8002e9a:	4a45      	ldr	r2, [pc, #276]	@ (8002fb0 <handle_GetNodeInfo+0x170>)
 8002e9c:	ca07      	ldmia	r2, {r0, r1, r2}
 8002e9e:	e883 0007 	stmia.w	r3, {r0, r1, r2}

	// fill in your major and minor firmware version
	pkt.software_version.major = 1;
 8002ea2:	f507 7344 	add.w	r3, r7, #784	@ 0x310
 8002ea6:	f5a3 7342 	sub.w	r3, r3, #776	@ 0x308
 8002eaa:	2201      	movs	r2, #1
 8002eac:	741a      	strb	r2, [r3, #16]
	pkt.software_version.minor = 0;
 8002eae:	f507 7344 	add.w	r3, r7, #784	@ 0x310
 8002eb2:	f5a3 7342 	sub.w	r3, r3, #776	@ 0x308
 8002eb6:	2200      	movs	r2, #0
 8002eb8:	745a      	strb	r2, [r3, #17]
	pkt.software_version.optional_field_flags = 0;
 8002eba:	f507 7344 	add.w	r3, r7, #784	@ 0x310
 8002ebe:	f5a3 7342 	sub.w	r3, r3, #776	@ 0x308
 8002ec2:	2200      	movs	r2, #0
 8002ec4:	749a      	strb	r2, [r3, #18]
	pkt.software_version.vcs_commit = 0; // should put git hash in here
 8002ec6:	f507 7344 	add.w	r3, r7, #784	@ 0x310
 8002eca:	f5a3 7342 	sub.w	r3, r3, #776	@ 0x308
 8002ece:	2200      	movs	r2, #0
 8002ed0:	615a      	str	r2, [r3, #20]

	// should fill in hardware version
	pkt.hardware_version.major = 1;
 8002ed2:	f507 7344 	add.w	r3, r7, #784	@ 0x310
 8002ed6:	f5a3 7342 	sub.w	r3, r3, #776	@ 0x308
 8002eda:	2201      	movs	r2, #1
 8002edc:	f883 2020 	strb.w	r2, [r3, #32]
	pkt.hardware_version.minor = 0;
 8002ee0:	f507 7344 	add.w	r3, r7, #784	@ 0x310
 8002ee4:	f5a3 7342 	sub.w	r3, r3, #776	@ 0x308
 8002ee8:	2200      	movs	r2, #0
 8002eea:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

	// just setting all 16 bytes to 1 for testing
	getUniqueID(pkt.hardware_version.unique_id);
 8002eee:	f107 0308 	add.w	r3, r7, #8
 8002ef2:	3322      	adds	r3, #34	@ 0x22
 8002ef4:	4618      	mov	r0, r3
 8002ef6:	f7ff fd0a 	bl	800290e <getUniqueID>

	strncpy((char*)pkt.name.data, "SERVONode", sizeof(pkt.name.data));
 8002efa:	f107 0308 	add.w	r3, r7, #8
 8002efe:	f203 1333 	addw	r3, r3, #307	@ 0x133
 8002f02:	2250      	movs	r2, #80	@ 0x50
 8002f04:	492b      	ldr	r1, [pc, #172]	@ (8002fb4 <handle_GetNodeInfo+0x174>)
 8002f06:	4618      	mov	r0, r3
 8002f08:	f004 fcc2 	bl	8007890 <strncpy>
	pkt.name.len = strnlen((char*)pkt.name.data, sizeof(pkt.name.data));
 8002f0c:	f107 0308 	add.w	r3, r7, #8
 8002f10:	f203 1333 	addw	r3, r3, #307	@ 0x133
 8002f14:	2150      	movs	r1, #80	@ 0x50
 8002f16:	4618      	mov	r0, r3
 8002f18:	f004 fccd 	bl	80078b6 <strnlen>
 8002f1c:	4603      	mov	r3, r0
 8002f1e:	b2da      	uxtb	r2, r3
 8002f20:	f507 7344 	add.w	r3, r7, #784	@ 0x310
 8002f24:	f5a3 7342 	sub.w	r3, r3, #776	@ 0x308
 8002f28:	f883 2132 	strb.w	r2, [r3, #306]	@ 0x132

	uint16_t total_size = uavcan_protocol_GetNodeInfoResponse_encode(&pkt, buffer);
 8002f2c:	f507 72ca 	add.w	r2, r7, #404	@ 0x194
 8002f30:	f107 0308 	add.w	r3, r7, #8
 8002f34:	4611      	mov	r1, r2
 8002f36:	4618      	mov	r0, r3
 8002f38:	f001 f8f6 	bl	8004128 <uavcan_protocol_GetNodeInfoResponse_encode>
 8002f3c:	4603      	mov	r3, r0
 8002f3e:	f8a7 330e 	strh.w	r3, [r7, #782]	@ 0x30e

	canardRequestOrRespond(ins,
 8002f42:	f507 7344 	add.w	r3, r7, #784	@ 0x310
 8002f46:	f5a3 7344 	sub.w	r3, r3, #784	@ 0x310
 8002f4a:	681b      	ldr	r3, [r3, #0]
 8002f4c:	7edc      	ldrb	r4, [r3, #27]
 8002f4e:	f507 7344 	add.w	r3, r7, #784	@ 0x310
 8002f52:	f5a3 7344 	sub.w	r3, r3, #784	@ 0x310
 8002f56:	681b      	ldr	r3, [r3, #0]
 8002f58:	3319      	adds	r3, #25
 8002f5a:	f507 7244 	add.w	r2, r7, #784	@ 0x310
 8002f5e:	f5a2 7244 	sub.w	r2, r2, #784	@ 0x310
 8002f62:	6812      	ldr	r2, [r2, #0]
 8002f64:	7e92      	ldrb	r2, [r2, #26]
 8002f66:	f507 7144 	add.w	r1, r7, #784	@ 0x310
 8002f6a:	f5a1 7043 	sub.w	r0, r1, #780	@ 0x30c
 8002f6e:	f8b7 130e 	ldrh.w	r1, [r7, #782]	@ 0x30e
 8002f72:	9105      	str	r1, [sp, #20]
 8002f74:	f507 71ca 	add.w	r1, r7, #404	@ 0x194
 8002f78:	9104      	str	r1, [sp, #16]
 8002f7a:	2100      	movs	r1, #0
 8002f7c:	9103      	str	r1, [sp, #12]
 8002f7e:	9202      	str	r2, [sp, #8]
 8002f80:	9301      	str	r3, [sp, #4]
 8002f82:	2301      	movs	r3, #1
 8002f84:	9300      	str	r3, [sp, #0]
 8002f86:	a306      	add	r3, pc, #24	@ (adr r3, 8002fa0 <handle_GetNodeInfo+0x160>)
 8002f88:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002f8c:	4621      	mov	r1, r4
 8002f8e:	6800      	ldr	r0, [r0, #0]
 8002f90:	f7fd fd24 	bl	80009dc <canardRequestOrRespond>
						   &transfer->transfer_id,
						   transfer->priority,
						   CanardResponse,
						   &buffer[0],
						   total_size);
}
 8002f94:	bf00      	nop
 8002f96:	f507 7745 	add.w	r7, r7, #788	@ 0x314
 8002f9a:	46bd      	mov	sp, r7
 8002f9c:	bd90      	pop	{r4, r7, pc}
 8002f9e:	bf00      	nop
 8002fa0:	21c46a9e 	.word	0x21c46a9e
 8002fa4:	ee468a81 	.word	0xee468a81
 8002fa8:	08008598 	.word	0x08008598
 8002fac:	10624dd3 	.word	0x10624dd3
 8002fb0:	20000548 	.word	0x20000548
 8002fb4:	080085b8 	.word	0x080085b8

08002fb8 <send_NodeStatus>:

/*
  send the 1Hz NodeStatus message. This is what allows a node to show
  up in the DroneCAN GUI tool and in the flight controller logs
 */
void send_NodeStatus(void) {
 8002fb8:	b580      	push	{r7, lr}
 8002fba:	b0e6      	sub	sp, #408	@ 0x198
 8002fbc:	af06      	add	r7, sp, #24
    uint8_t buffer[UAVCAN_PROTOCOL_GETNODEINFO_RESPONSE_MAX_SIZE];

    node_status.uptime_sec = HAL_GetTick() / 1000UL;
 8002fbe:	f001 fa19 	bl	80043f4 <HAL_GetTick>
 8002fc2:	4603      	mov	r3, r0
 8002fc4:	4a1a      	ldr	r2, [pc, #104]	@ (8003030 <send_NodeStatus+0x78>)
 8002fc6:	fba2 2303 	umull	r2, r3, r2, r3
 8002fca:	099b      	lsrs	r3, r3, #6
 8002fcc:	4a19      	ldr	r2, [pc, #100]	@ (8003034 <send_NodeStatus+0x7c>)
 8002fce:	6013      	str	r3, [r2, #0]
    node_status.health = UAVCAN_PROTOCOL_NODESTATUS_HEALTH_OK;
 8002fd0:	4b18      	ldr	r3, [pc, #96]	@ (8003034 <send_NodeStatus+0x7c>)
 8002fd2:	2200      	movs	r2, #0
 8002fd4:	711a      	strb	r2, [r3, #4]
    node_status.mode = UAVCAN_PROTOCOL_NODESTATUS_MODE_OPERATIONAL;
 8002fd6:	4b17      	ldr	r3, [pc, #92]	@ (8003034 <send_NodeStatus+0x7c>)
 8002fd8:	2200      	movs	r2, #0
 8002fda:	715a      	strb	r2, [r3, #5]
    node_status.sub_mode = 0;
 8002fdc:	4b15      	ldr	r3, [pc, #84]	@ (8003034 <send_NodeStatus+0x7c>)
 8002fde:	2200      	movs	r2, #0
 8002fe0:	719a      	strb	r2, [r3, #6]

    // put whatever you like in here for display in GUI
    node_status.vendor_specific_status_code = 1234;
 8002fe2:	4b14      	ldr	r3, [pc, #80]	@ (8003034 <send_NodeStatus+0x7c>)
 8002fe4:	f240 42d2 	movw	r2, #1234	@ 0x4d2
 8002fe8:	811a      	strh	r2, [r3, #8]

    uint32_t len = uavcan_protocol_NodeStatus_encode(&node_status, buffer);
 8002fea:	463b      	mov	r3, r7
 8002fec:	4619      	mov	r1, r3
 8002fee:	4811      	ldr	r0, [pc, #68]	@ (8003034 <send_NodeStatus+0x7c>)
 8002ff0:	f001 f95a 	bl	80042a8 <uavcan_protocol_NodeStatus_encode>
 8002ff4:	f8c7 017c 	str.w	r0, [r7, #380]	@ 0x17c
    // we need a static variable for the transfer ID. This is
    // incremeneted on each transfer, allowing for detection of packet
    // loss
    static uint8_t transfer_id;

    canardBroadcast(&canard,
 8002ff8:	f8d7 317c 	ldr.w	r3, [r7, #380]	@ 0x17c
 8002ffc:	b29b      	uxth	r3, r3
 8002ffe:	9304      	str	r3, [sp, #16]
 8003000:	463b      	mov	r3, r7
 8003002:	9303      	str	r3, [sp, #12]
 8003004:	2318      	movs	r3, #24
 8003006:	9302      	str	r3, [sp, #8]
 8003008:	4b0b      	ldr	r3, [pc, #44]	@ (8003038 <send_NodeStatus+0x80>)
 800300a:	9301      	str	r3, [sp, #4]
 800300c:	f240 1355 	movw	r3, #341	@ 0x155
 8003010:	9300      	str	r3, [sp, #0]
 8003012:	a305      	add	r3, pc, #20	@ (adr r3, 8003028 <send_NodeStatus+0x70>)
 8003014:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003018:	4808      	ldr	r0, [pc, #32]	@ (800303c <send_NodeStatus+0x84>)
 800301a:	f7fd fbd9 	bl	80007d0 <canardBroadcast>
                    UAVCAN_PROTOCOL_NODESTATUS_ID,
                    &transfer_id,
                    CANARD_TRANSFER_PRIORITY_LOW,
                    buffer,
                    len);
}
 800301e:	bf00      	nop
 8003020:	f507 77c0 	add.w	r7, r7, #384	@ 0x180
 8003024:	46bd      	mov	sp, r7
 8003026:	bd80      	pop	{r7, pc}
 8003028:	c1a7c6f1 	.word	0xc1a7c6f1
 800302c:	0f0868d0 	.word	0x0f0868d0
 8003030:	10624dd3 	.word	0x10624dd3
 8003034:	20000548 	.word	0x20000548
 8003038:	20000554 	.word	0x20000554
 800303c:	200000d8 	.word	0x200000d8

08003040 <shouldAcceptTransfer>:
bool shouldAcceptTransfer(const CanardInstance *ins,
                                 uint64_t *out_data_type_signature,
                                 uint16_t data_type_id,
                                 CanardTransferType transfer_type,
                                 uint8_t source_node_id)
{
 8003040:	b480      	push	{r7}
 8003042:	b085      	sub	sp, #20
 8003044:	af00      	add	r7, sp, #0
 8003046:	60f8      	str	r0, [r7, #12]
 8003048:	60b9      	str	r1, [r7, #8]
 800304a:	4611      	mov	r1, r2
 800304c:	461a      	mov	r2, r3
 800304e:	460b      	mov	r3, r1
 8003050:	80fb      	strh	r3, [r7, #6]
 8003052:	4613      	mov	r3, r2
 8003054:	717b      	strb	r3, [r7, #5]
	if (transfer_type == CanardTransferTypeRequest) {
 8003056:	797b      	ldrb	r3, [r7, #5]
 8003058:	2b01      	cmp	r3, #1
 800305a:	d10a      	bne.n	8003072 <shouldAcceptTransfer+0x32>
	// check if we want to handle a specific service request
		switch (data_type_id) {
 800305c:	88fb      	ldrh	r3, [r7, #6]
 800305e:	2b01      	cmp	r3, #1
 8003060:	d107      	bne.n	8003072 <shouldAcceptTransfer+0x32>
		case UAVCAN_PROTOCOL_GETNODEINFO_ID: {
			*out_data_type_signature = UAVCAN_PROTOCOL_GETNODEINFO_REQUEST_SIGNATURE;
 8003062:	68b9      	ldr	r1, [r7, #8]
 8003064:	a31e      	add	r3, pc, #120	@ (adr r3, 80030e0 <shouldAcceptTransfer+0xa0>)
 8003066:	e9d3 2300 	ldrd	r2, r3, [r3]
 800306a:	e9c1 2300 	strd	r2, r3, [r1]
			return true;
 800306e:	2301      	movs	r3, #1
 8003070:	e02e      	b.n	80030d0 <shouldAcceptTransfer+0x90>
		}
		}
	}
	if (transfer_type == CanardTransferTypeResponse) {
 8003072:	797b      	ldrb	r3, [r7, #5]
 8003074:	2b00      	cmp	r3, #0
		// check if we want to handle a specific service request
		switch (data_type_id) {
		}
	}
	if (transfer_type == CanardTransferTypeBroadcast) {
 8003076:	797b      	ldrb	r3, [r7, #5]
 8003078:	2b02      	cmp	r3, #2
 800307a:	d128      	bne.n	80030ce <shouldAcceptTransfer+0x8e>
		// see if we want to handle a specific broadcast packet
		switch (data_type_id) {
 800307c:	88fb      	ldrh	r3, [r7, #6]
 800307e:	f644 6227 	movw	r2, #20007	@ 0x4e27
 8003082:	4293      	cmp	r3, r2
 8003084:	d01b      	beq.n	80030be <shouldAcceptTransfer+0x7e>
 8003086:	f644 6227 	movw	r2, #20007	@ 0x4e27
 800308a:	4293      	cmp	r3, r2
 800308c:	dc1f      	bgt.n	80030ce <shouldAcceptTransfer+0x8e>
 800308e:	f240 1255 	movw	r2, #341	@ 0x155
 8003092:	4293      	cmp	r3, r2
 8003094:	d00b      	beq.n	80030ae <shouldAcceptTransfer+0x6e>
 8003096:	f240 32f2 	movw	r2, #1010	@ 0x3f2
 800309a:	4293      	cmp	r3, r2
 800309c:	d117      	bne.n	80030ce <shouldAcceptTransfer+0x8e>
		case UAVCAN_EQUIPMENT_ACTUATOR_ARRAYCOMMAND_ID: {
			*out_data_type_signature = UAVCAN_EQUIPMENT_ACTUATOR_ARRAYCOMMAND_SIGNATURE; //Change this
 800309e:	68b9      	ldr	r1, [r7, #8]
 80030a0:	a311      	add	r3, pc, #68	@ (adr r3, 80030e8 <shouldAcceptTransfer+0xa8>)
 80030a2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80030a6:	e9c1 2300 	strd	r2, r3, [r1]
			return true;
 80030aa:	2301      	movs	r3, #1
 80030ac:	e010      	b.n	80030d0 <shouldAcceptTransfer+0x90>
		}
		case UAVCAN_PROTOCOL_NODESTATUS_ID: {
			*out_data_type_signature = UAVCAN_PROTOCOL_NODESTATUS_SIGNATURE;
 80030ae:	68b9      	ldr	r1, [r7, #8]
 80030b0:	a30f      	add	r3, pc, #60	@ (adr r3, 80030f0 <shouldAcceptTransfer+0xb0>)
 80030b2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80030b6:	e9c1 2300 	strd	r2, r3, [r1]
			return true;
 80030ba:	2301      	movs	r3, #1
 80030bc:	e008      	b.n	80030d0 <shouldAcceptTransfer+0x90>
		}
		case ARDUPILOT_INDICATION_NOTIFYSTATE_ID: {
			*out_data_type_signature = ARDUPILOT_INDICATION_NOTIFYSTATE_SIGNATURE;
 80030be:	68b9      	ldr	r1, [r7, #8]
 80030c0:	a30d      	add	r3, pc, #52	@ (adr r3, 80030f8 <shouldAcceptTransfer+0xb8>)
 80030c2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80030c6:	e9c1 2300 	strd	r2, r3, [r1]
			return true;
 80030ca:	2301      	movs	r3, #1
 80030cc:	e000      	b.n	80030d0 <shouldAcceptTransfer+0x90>
		}
		}
	}
	// we don't want any other messages
	return false;
 80030ce:	2300      	movs	r3, #0
}
 80030d0:	4618      	mov	r0, r3
 80030d2:	3714      	adds	r7, #20
 80030d4:	46bd      	mov	sp, r7
 80030d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030da:	4770      	bx	lr
 80030dc:	f3af 8000 	nop.w
 80030e0:	21c46a9e 	.word	0x21c46a9e
 80030e4:	ee468a81 	.word	0xee468a81
 80030e8:	38ec3af3 	.word	0x38ec3af3
 80030ec:	d8a74862 	.word	0xd8a74862
 80030f0:	c1a7c6f1 	.word	0xc1a7c6f1
 80030f4:	0f0868d0 	.word	0x0f0868d0
 80030f8:	1651fdec 	.word	0x1651fdec
 80030fc:	631f2a9c 	.word	0x631f2a9c

08003100 <onTransferReceived>:

void onTransferReceived(CanardInstance *ins, CanardRxTransfer *transfer) {
 8003100:	b580      	push	{r7, lr}
 8003102:	b082      	sub	sp, #8
 8003104:	af00      	add	r7, sp, #0
 8003106:	6078      	str	r0, [r7, #4]
 8003108:	6039      	str	r1, [r7, #0]
//		for (int i = 0; i < transfer->payload_len; i++) {
//			printf("%02x", transfer->payload_head[i]);
//		}
//
//		printf("\n");
	if (transfer->transfer_type == CanardTransferTypeRequest) {
 800310a:	683b      	ldr	r3, [r7, #0]
 800310c:	7e1b      	ldrb	r3, [r3, #24]
 800310e:	2b01      	cmp	r3, #1
 8003110:	d108      	bne.n	8003124 <onTransferReceived+0x24>
		// check if we want to handle a specific service request
		switch (transfer->data_type_id) {
 8003112:	683b      	ldr	r3, [r7, #0]
 8003114:	8adb      	ldrh	r3, [r3, #22]
 8003116:	2b01      	cmp	r3, #1
 8003118:	d104      	bne.n	8003124 <onTransferReceived+0x24>
		case UAVCAN_PROTOCOL_GETNODEINFO_ID: {
			handle_GetNodeInfo(ins, transfer);
 800311a:	6839      	ldr	r1, [r7, #0]
 800311c:	6878      	ldr	r0, [r7, #4]
 800311e:	f7ff fe8f 	bl	8002e40 <handle_GetNodeInfo>
			break;
 8003122:	bf00      	nop
		}
		}
	}
	if (transfer->transfer_type == CanardTransferTypeResponse) {
 8003124:	683b      	ldr	r3, [r7, #0]
 8003126:	7e1b      	ldrb	r3, [r3, #24]
 8003128:	2b00      	cmp	r3, #0
		switch (transfer->data_type_id) {
		}
	}
	if (transfer->transfer_type == CanardTransferTypeBroadcast) {
 800312a:	683b      	ldr	r3, [r7, #0]
 800312c:	7e1b      	ldrb	r3, [r3, #24]
 800312e:	2b02      	cmp	r3, #2
 8003130:	d120      	bne.n	8003174 <onTransferReceived+0x74>
		// check if we want to handle a specific broadcast message
		switch (transfer->data_type_id) {
 8003132:	683b      	ldr	r3, [r7, #0]
 8003134:	8adb      	ldrh	r3, [r3, #22]
 8003136:	f644 6227 	movw	r2, #20007	@ 0x4e27
 800313a:	4293      	cmp	r3, r2
 800313c:	d015      	beq.n	800316a <onTransferReceived+0x6a>
 800313e:	f644 6227 	movw	r2, #20007	@ 0x4e27
 8003142:	4293      	cmp	r3, r2
 8003144:	dc16      	bgt.n	8003174 <onTransferReceived+0x74>
 8003146:	f240 1255 	movw	r2, #341	@ 0x155
 800314a:	4293      	cmp	r3, r2
 800314c:	d008      	beq.n	8003160 <onTransferReceived+0x60>
 800314e:	f240 32f2 	movw	r2, #1010	@ 0x3f2
 8003152:	4293      	cmp	r3, r2
 8003154:	d10e      	bne.n	8003174 <onTransferReceived+0x74>
		case UAVCAN_EQUIPMENT_ACTUATOR_ARRAYCOMMAND_ID:{
			handle_ArrayCommand(ins, transfer);
 8003156:	6839      	ldr	r1, [r7, #0]
 8003158:	6878      	ldr	r0, [r7, #4]
 800315a:	f7ff fdb9 	bl	8002cd0 <handle_ArrayCommand>
			break;
 800315e:	e009      	b.n	8003174 <onTransferReceived+0x74>
		}
		case UAVCAN_PROTOCOL_NODESTATUS_ID: {
			handle_NodeStatus(ins, transfer);
 8003160:	6839      	ldr	r1, [r7, #0]
 8003162:	6878      	ldr	r0, [r7, #4]
 8003164:	f7ff fca6 	bl	8002ab4 <handle_NodeStatus>
			break;
 8003168:	e004      	b.n	8003174 <onTransferReceived+0x74>
		}
		case ARDUPILOT_INDICATION_NOTIFYSTATE_ID: {
			handle_NotifyState(ins, transfer);
 800316a:	6839      	ldr	r1, [r7, #0]
 800316c:	6878      	ldr	r0, [r7, #4]
 800316e:	f7ff fd2b 	bl	8002bc8 <handle_NotifyState>
			break;
 8003172:	bf00      	nop
		}
		}
	}
}
 8003174:	bf00      	nop
 8003176:	3708      	adds	r7, #8
 8003178:	46bd      	mov	sp, r7
 800317a:	bd80      	pop	{r7, pc}

0800317c <processCanardTxQueue>:

void processCanardTxQueue(CAN_HandleTypeDef *hcan) {
 800317c:	b580      	push	{r7, lr}
 800317e:	b084      	sub	sp, #16
 8003180:	af00      	add	r7, sp, #0
 8003182:	6078      	str	r0, [r7, #4]
	// Transmitting

	for (const CanardCANFrame *tx_frame ; (tx_frame = canardPeekTxQueue(&canard)) != NULL;) {
 8003184:	e01a      	b.n	80031bc <processCanardTxQueue+0x40>
		const int16_t tx_res = canardSTM32Transmit(hcan, tx_frame);
 8003186:	68f9      	ldr	r1, [r7, #12]
 8003188:	6878      	ldr	r0, [r7, #4]
 800318a:	f7ff fb21 	bl	80027d0 <canardSTM32Transmit>
 800318e:	4603      	mov	r3, r0
 8003190:	817b      	strh	r3, [r7, #10]

		if (tx_res < 0) {
 8003192:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
 8003196:	2b00      	cmp	r3, #0
 8003198:	da06      	bge.n	80031a8 <processCanardTxQueue+0x2c>
			printf("Transmit error %d\n", tx_res);
 800319a:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
 800319e:	4619      	mov	r1, r3
 80031a0:	480c      	ldr	r0, [pc, #48]	@ (80031d4 <processCanardTxQueue+0x58>)
 80031a2:	f004 fa1d 	bl	80075e0 <iprintf>
 80031a6:	e006      	b.n	80031b6 <processCanardTxQueue+0x3a>
		} else if (tx_res > 0) {
 80031a8:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
 80031ac:	2b00      	cmp	r3, #0
 80031ae:	dd02      	ble.n	80031b6 <processCanardTxQueue+0x3a>
			printf("Successfully transmitted message\n");
 80031b0:	4809      	ldr	r0, [pc, #36]	@ (80031d8 <processCanardTxQueue+0x5c>)
 80031b2:	f004 fa85 	bl	80076c0 <puts>
		}

		// Pop canardTxQueue either way
		canardPopTxQueue(&canard);
 80031b6:	4809      	ldr	r0, [pc, #36]	@ (80031dc <processCanardTxQueue+0x60>)
 80031b8:	f7fd fcab 	bl	8000b12 <canardPopTxQueue>
	for (const CanardCANFrame *tx_frame ; (tx_frame = canardPeekTxQueue(&canard)) != NULL;) {
 80031bc:	4807      	ldr	r0, [pc, #28]	@ (80031dc <processCanardTxQueue+0x60>)
 80031be:	f7fd fc95 	bl	8000aec <canardPeekTxQueue>
 80031c2:	60f8      	str	r0, [r7, #12]
 80031c4:	68fb      	ldr	r3, [r7, #12]
 80031c6:	2b00      	cmp	r3, #0
 80031c8:	d1dd      	bne.n	8003186 <processCanardTxQueue+0xa>
	}
}
 80031ca:	bf00      	nop
 80031cc:	bf00      	nop
 80031ce:	3710      	adds	r7, #16
 80031d0:	46bd      	mov	sp, r7
 80031d2:	bd80      	pop	{r7, pc}
 80031d4:	080085c4 	.word	0x080085c4
 80031d8:	080085d8 	.word	0x080085d8
 80031dc:	200000d8 	.word	0x200000d8

080031e0 <process1HzTasks>:

/*
  This function is called at 1 Hz rate from the main loop.
*/
void process1HzTasks(uint64_t timestamp_usec) {
 80031e0:	b580      	push	{r7, lr}
 80031e2:	b082      	sub	sp, #8
 80031e4:	af00      	add	r7, sp, #0
 80031e6:	e9c7 0100 	strd	r0, r1, [r7]
    /*
      Purge transfers that are no longer transmitted. This can free up some memory
    */
    canardCleanupStaleTransfers(&canard, timestamp_usec);
 80031ea:	e9d7 2300 	ldrd	r2, r3, [r7]
 80031ee:	4804      	ldr	r0, [pc, #16]	@ (8003200 <process1HzTasks+0x20>)
 80031f0:	f7fe f842 	bl	8001278 <canardCleanupStaleTransfers>

    /*
      Transmit the node status message
    */
    send_NodeStatus();
 80031f4:	f7ff fee0 	bl	8002fb8 <send_NodeStatus>
}
 80031f8:	bf00      	nop
 80031fa:	3708      	adds	r7, #8
 80031fc:	46bd      	mov	sp, r7
 80031fe:	bd80      	pop	{r7, pc}
 8003200:	200000d8 	.word	0x200000d8
 8003204:	00000000 	.word	0x00000000

08003208 <send_ServoStatus>:

/*
  send servo status at 50Hz
*/
static void send_ServoStatus(void)
{
 8003208:	b580      	push	{r7, lr}
 800320a:	b090      	sub	sp, #64	@ 0x40
 800320c:	af06      	add	r7, sp, #24
    // send a separate status packet for each servo
    for (uint8_t i=0; i<NUM_SERVOS; i++) {
 800320e:	2300      	movs	r3, #0
 8003210:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 8003214:	e037      	b.n	8003286 <send_ServoStatus+0x7e>
        struct uavcan_equipment_actuator_Status pkt;
        memset(&pkt, 0, sizeof(pkt));
 8003216:	f107 030c 	add.w	r3, r7, #12
 800321a:	2214      	movs	r2, #20
 800321c:	2100      	movs	r1, #0
 800321e:	4618      	mov	r0, r3
 8003220:	f004 fb2e 	bl	8007880 <memset>
        uint8_t buffer[UAVCAN_EQUIPMENT_ACTUATOR_STATUS_MAX_SIZE];

        // make up some synthetic status data
        pkt.actuator_id = i;
 8003224:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8003228:	733b      	strb	r3, [r7, #12]
        pkt.position = servos[i].position;
 800322a:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800322e:	4a1c      	ldr	r2, [pc, #112]	@ (80032a0 <send_ServoStatus+0x98>)
 8003230:	011b      	lsls	r3, r3, #4
 8003232:	4413      	add	r3, r2
 8003234:	681b      	ldr	r3, [r3, #0]
 8003236:	613b      	str	r3, [r7, #16]
        pkt.force = 0;
 8003238:	f04f 0300 	mov.w	r3, #0
 800323c:	617b      	str	r3, [r7, #20]
        pkt.speed = 0; // m/s or rad/s
 800323e:	f04f 0300 	mov.w	r3, #0
 8003242:	61bb      	str	r3, [r7, #24]
        pkt.power_rating_pct = 0;
 8003244:	2300      	movs	r3, #0
 8003246:	773b      	strb	r3, [r7, #28]

        uint32_t len = uavcan_equipment_actuator_Status_encode(&pkt, buffer);
 8003248:	1d3a      	adds	r2, r7, #4
 800324a:	f107 030c 	add.w	r3, r7, #12
 800324e:	4611      	mov	r1, r2
 8003250:	4618      	mov	r0, r3
 8003252:	f000 fde6 	bl	8003e22 <uavcan_equipment_actuator_Status_encode>
 8003256:	6238      	str	r0, [r7, #32]
        // we need a static variable for the transfer ID. This is
        // incremeneted on each transfer, allowing for detection of packet
        // loss
        static uint8_t transfer_id;

        canardBroadcast(&canard,
 8003258:	6a3b      	ldr	r3, [r7, #32]
 800325a:	b29b      	uxth	r3, r3
 800325c:	9304      	str	r3, [sp, #16]
 800325e:	1d3b      	adds	r3, r7, #4
 8003260:	9303      	str	r3, [sp, #12]
 8003262:	2318      	movs	r3, #24
 8003264:	9302      	str	r3, [sp, #8]
 8003266:	4b0f      	ldr	r3, [pc, #60]	@ (80032a4 <send_ServoStatus+0x9c>)
 8003268:	9301      	str	r3, [sp, #4]
 800326a:	f240 33f3 	movw	r3, #1011	@ 0x3f3
 800326e:	9300      	str	r3, [sp, #0]
 8003270:	a309      	add	r3, pc, #36	@ (adr r3, 8003298 <send_ServoStatus+0x90>)
 8003272:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003276:	480c      	ldr	r0, [pc, #48]	@ (80032a8 <send_ServoStatus+0xa0>)
 8003278:	f7fd faaa 	bl	80007d0 <canardBroadcast>
    for (uint8_t i=0; i<NUM_SERVOS; i++) {
 800327c:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8003280:	3301      	adds	r3, #1
 8003282:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 8003286:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800328a:	2b03      	cmp	r3, #3
 800328c:	d9c3      	bls.n	8003216 <send_ServoStatus+0xe>
                        &transfer_id,
                        CANARD_TRANSFER_PRIORITY_LOW,
                        buffer,
                        len);
    }
}
 800328e:	bf00      	nop
 8003290:	bf00      	nop
 8003292:	3728      	adds	r7, #40	@ 0x28
 8003294:	46bd      	mov	sp, r7
 8003296:	bd80      	pop	{r7, pc}
 8003298:	faf1ea04 	.word	0xfaf1ea04
 800329c:	5e9bba44 	.word	0x5e9bba44
 80032a0:	20000508 	.word	0x20000508
 80032a4:	20000555 	.word	0x20000555
 80032a8:	200000d8 	.word	0x200000d8

080032ac <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80032ac:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80032b0:	b08c      	sub	sp, #48	@ 0x30
 80032b2:	af02      	add	r7, sp, #8
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80032b4:	f001 f836 	bl	8004324 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80032b8:	f000 f890 	bl	80033dc <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80032bc:	f7ff fadc 	bl	8002878 <MX_GPIO_Init>
  MX_CAN1_Init();
 80032c0:	f7fd f9b2 	bl	8000628 <MX_CAN1_Init>
  MX_TIM1_Init();
 80032c4:	f000 fa00 	bl	80036c8 <MX_TIM1_Init>
  MX_TIM2_Init();
 80032c8:	f000 fac2 	bl	8003850 <MX_TIM2_Init>
  /* USER CODE BEGIN 2 */


	//CHECK: can maybe remove (prev code from Hardy Testing)
	canfil.FilterBank = 0;
 80032cc:	4b3d      	ldr	r3, [pc, #244]	@ (80033c4 <main+0x118>)
 80032ce:	2200      	movs	r2, #0
 80032d0:	615a      	str	r2, [r3, #20]
	canfil.FilterMode = CAN_FILTERMODE_IDMASK;
 80032d2:	4b3c      	ldr	r3, [pc, #240]	@ (80033c4 <main+0x118>)
 80032d4:	2200      	movs	r2, #0
 80032d6:	619a      	str	r2, [r3, #24]
	canfil.FilterFIFOAssignment = CAN_RX_FIFO0;
 80032d8:	4b3a      	ldr	r3, [pc, #232]	@ (80033c4 <main+0x118>)
 80032da:	2200      	movs	r2, #0
 80032dc:	611a      	str	r2, [r3, #16]
	canfil.FilterIdHigh = 0;
 80032de:	4b39      	ldr	r3, [pc, #228]	@ (80033c4 <main+0x118>)
 80032e0:	2200      	movs	r2, #0
 80032e2:	601a      	str	r2, [r3, #0]
	canfil.FilterIdLow = 0;
 80032e4:	4b37      	ldr	r3, [pc, #220]	@ (80033c4 <main+0x118>)
 80032e6:	2200      	movs	r2, #0
 80032e8:	605a      	str	r2, [r3, #4]
	canfil.FilterMaskIdHigh = 0;
 80032ea:	4b36      	ldr	r3, [pc, #216]	@ (80033c4 <main+0x118>)
 80032ec:	2200      	movs	r2, #0
 80032ee:	609a      	str	r2, [r3, #8]
	canfil.FilterMaskIdLow = 0;
 80032f0:	4b34      	ldr	r3, [pc, #208]	@ (80033c4 <main+0x118>)
 80032f2:	2200      	movs	r2, #0
 80032f4:	60da      	str	r2, [r3, #12]
	canfil.FilterScale = CAN_FILTERSCALE_32BIT;
 80032f6:	4b33      	ldr	r3, [pc, #204]	@ (80033c4 <main+0x118>)
 80032f8:	2201      	movs	r2, #1
 80032fa:	61da      	str	r2, [r3, #28]
	canfil.FilterActivation = ENABLE;
 80032fc:	4b31      	ldr	r3, [pc, #196]	@ (80033c4 <main+0x118>)
 80032fe:	2201      	movs	r2, #1
 8003300:	621a      	str	r2, [r3, #32]
	canfil.SlaveStartFilterBank = 14;
 8003302:	4b30      	ldr	r3, [pc, #192]	@ (80033c4 <main+0x118>)
 8003304:	220e      	movs	r2, #14
 8003306:	625a      	str	r2, [r3, #36]	@ 0x24

	HAL_CAN_ConfigFilter(&hcan1,&canfil);
 8003308:	492e      	ldr	r1, [pc, #184]	@ (80033c4 <main+0x118>)
 800330a:	482f      	ldr	r0, [pc, #188]	@ (80033c8 <main+0x11c>)
 800330c:	f001 f99d 	bl	800464a <HAL_CAN_ConfigFilter>
  	HAL_CAN_Start(&hcan1);
 8003310:	482d      	ldr	r0, [pc, #180]	@ (80033c8 <main+0x11c>)
 8003312:	f001 fa64 	bl	80047de <HAL_CAN_Start>
  	HAL_CAN_ActivateNotification(&hcan1, CAN_IT_RX_FIFO0_MSG_PENDING);
 8003316:	2102      	movs	r1, #2
 8003318:	482b      	ldr	r0, [pc, #172]	@ (80033c8 <main+0x11c>)
 800331a:	f001 fc96 	bl	8004c4a <HAL_CAN_ActivateNotification>

	// configuring the pwm wave for servo module
	startAllPWM();
 800331e:	f7ff fb5b 	bl	80029d8 <startAllPWM>

	canardInit(&canard,
 8003322:	2300      	movs	r3, #0
 8003324:	9301      	str	r3, [sp, #4]
 8003326:	4b29      	ldr	r3, [pc, #164]	@ (80033cc <main+0x120>)
 8003328:	9300      	str	r3, [sp, #0]
 800332a:	4b29      	ldr	r3, [pc, #164]	@ (80033d0 <main+0x124>)
 800332c:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8003330:	4928      	ldr	r1, [pc, #160]	@ (80033d4 <main+0x128>)
 8003332:	4829      	ldr	r0, [pc, #164]	@ (80033d8 <main+0x12c>)
 8003334:	f7fd fa0c 	bl	8000750 <canardInit>
				  sizeof(memory_pool),
				  onTransferReceived,
				  shouldAcceptTransfer,
				  NULL);

	uint64_t next_1hz_service_at = HAL_GetTick();
 8003338:	f001 f85c 	bl	80043f4 <HAL_GetTick>
 800333c:	4603      	mov	r3, r0
 800333e:	2200      	movs	r2, #0
 8003340:	60bb      	str	r3, [r7, #8]
 8003342:	60fa      	str	r2, [r7, #12]
 8003344:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8003348:	e9c7 2308 	strd	r2, r3, [r7, #32]
	uint64_t next_50hz_service_at = HAL_GetTick();
 800334c:	f001 f852 	bl	80043f4 <HAL_GetTick>
 8003350:	4603      	mov	r3, r0
 8003352:	2200      	movs	r2, #0
 8003354:	603b      	str	r3, [r7, #0]
 8003356:	607a      	str	r2, [r7, #4]
 8003358:	e9d7 2300 	ldrd	r2, r3, [r7]
 800335c:	e9c7 2306 	strd	r2, r3, [r7, #24]
  {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */

	  processCanardTxQueue(&hcan1);
 8003360:	4819      	ldr	r0, [pc, #100]	@ (80033c8 <main+0x11c>)
 8003362:	f7ff ff0b 	bl	800317c <processCanardTxQueue>
	  const uint64_t ts = HAL_GetTick();
 8003366:	f001 f845 	bl	80043f4 <HAL_GetTick>
 800336a:	4603      	mov	r3, r0
 800336c:	2200      	movs	r2, #0
 800336e:	469a      	mov	sl, r3
 8003370:	4693      	mov	fp, r2
 8003372:	e9c7 ab04 	strd	sl, fp, [r7, #16]

	  if (ts >= next_1hz_service_at){
 8003376:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 800337a:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 800337e:	4290      	cmp	r0, r2
 8003380:	eb71 0303 	sbcs.w	r3, r1, r3
 8003384:	d30b      	bcc.n	800339e <main+0xf2>
		  next_1hz_service_at += 1000ULL;
 8003386:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 800338a:	f512 747a 	adds.w	r4, r2, #1000	@ 0x3e8
 800338e:	f143 0500 	adc.w	r5, r3, #0
 8003392:	e9c7 4508 	strd	r4, r5, [r7, #32]
		  process1HzTasks(ts);
 8003396:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 800339a:	f7ff ff21 	bl	80031e0 <process1HzTasks>
	  }
	  if (ts >= next_50hz_service_at){
 800339e:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 80033a2:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80033a6:	4290      	cmp	r0, r2
 80033a8:	eb71 0303 	sbcs.w	r3, r1, r3
 80033ac:	d3d8      	bcc.n	8003360 <main+0xb4>
		  next_50hz_service_at += 1000ULL/50U;
 80033ae:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80033b2:	f112 0814 	adds.w	r8, r2, #20
 80033b6:	f143 0900 	adc.w	r9, r3, #0
 80033ba:	e9c7 8906 	strd	r8, r9, [r7, #24]
		  send_ServoStatus();
 80033be:	f7ff ff23 	bl	8003208 <send_ServoStatus>
  {
 80033c2:	e7cd      	b.n	8003360 <main+0xb4>
 80033c4:	200000b0 	.word	0x200000b0
 80033c8:	20000084 	.word	0x20000084
 80033cc:	08003041 	.word	0x08003041
 80033d0:	08003101 	.word	0x08003101
 80033d4:	20000104 	.word	0x20000104
 80033d8:	200000d8 	.word	0x200000d8

080033dc <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80033dc:	b580      	push	{r7, lr}
 80033de:	b096      	sub	sp, #88	@ 0x58
 80033e0:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80033e2:	f107 0314 	add.w	r3, r7, #20
 80033e6:	2244      	movs	r2, #68	@ 0x44
 80033e8:	2100      	movs	r1, #0
 80033ea:	4618      	mov	r0, r3
 80033ec:	f004 fa48 	bl	8007880 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80033f0:	463b      	mov	r3, r7
 80033f2:	2200      	movs	r2, #0
 80033f4:	601a      	str	r2, [r3, #0]
 80033f6:	605a      	str	r2, [r3, #4]
 80033f8:	609a      	str	r2, [r3, #8]
 80033fa:	60da      	str	r2, [r3, #12]
 80033fc:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 80033fe:	f44f 7000 	mov.w	r0, #512	@ 0x200
 8003402:	f002 f911 	bl	8005628 <HAL_PWREx_ControlVoltageScaling>
 8003406:	4603      	mov	r3, r0
 8003408:	2b00      	cmp	r3, #0
 800340a:	d001      	beq.n	8003410 <SystemClock_Config+0x34>
  {
    Error_Handler();
 800340c:	f000 f842 	bl	8003494 <Error_Handler>
  }

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8003410:	2301      	movs	r3, #1
 8003412:	617b      	str	r3, [r7, #20]
  RCC_OscInitStruct.HSEState = RCC_HSE_BYPASS;
 8003414:	f44f 23a0 	mov.w	r3, #327680	@ 0x50000
 8003418:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800341a:	2302      	movs	r3, #2
 800341c:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 800341e:	2303      	movs	r3, #3
 8003420:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLM = 1;
 8003422:	2301      	movs	r3, #1
 8003424:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLN = 12;
 8003426:	230c      	movs	r3, #12
 8003428:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV7;
 800342a:	2307      	movs	r3, #7
 800342c:	64fb      	str	r3, [r7, #76]	@ 0x4c
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 800342e:	2302      	movs	r3, #2
 8003430:	653b      	str	r3, [r7, #80]	@ 0x50
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 8003432:	2302      	movs	r3, #2
 8003434:	657b      	str	r3, [r7, #84]	@ 0x54
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8003436:	f107 0314 	add.w	r3, r7, #20
 800343a:	4618      	mov	r0, r3
 800343c:	f002 f94a 	bl	80056d4 <HAL_RCC_OscConfig>
 8003440:	4603      	mov	r3, r0
 8003442:	2b00      	cmp	r3, #0
 8003444:	d001      	beq.n	800344a <SystemClock_Config+0x6e>
  {
    Error_Handler();
 8003446:	f000 f825 	bl	8003494 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800344a:	230f      	movs	r3, #15
 800344c:	603b      	str	r3, [r7, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800344e:	2303      	movs	r3, #3
 8003450:	607b      	str	r3, [r7, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8003452:	2300      	movs	r3, #0
 8003454:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8003456:	2300      	movs	r3, #0
 8003458:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800345a:	2300      	movs	r3, #0
 800345c:	613b      	str	r3, [r7, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 800345e:	463b      	mov	r3, r7
 8003460:	2102      	movs	r1, #2
 8003462:	4618      	mov	r0, r3
 8003464:	f002 fd4a 	bl	8005efc <HAL_RCC_ClockConfig>
 8003468:	4603      	mov	r3, r0
 800346a:	2b00      	cmp	r3, #0
 800346c:	d001      	beq.n	8003472 <SystemClock_Config+0x96>
  {
    Error_Handler();
 800346e:	f000 f811 	bl	8003494 <Error_Handler>
  }
}
 8003472:	bf00      	nop
 8003474:	3758      	adds	r7, #88	@ 0x58
 8003476:	46bd      	mov	sp, r7
 8003478:	bd80      	pop	{r7, pc}

0800347a <__io_putchar>:

/* USER CODE BEGIN 4 */
int __io_putchar(int ch) {
 800347a:	b580      	push	{r7, lr}
 800347c:	b082      	sub	sp, #8
 800347e:	af00      	add	r7, sp, #0
 8003480:	6078      	str	r0, [r7, #4]
	ITM_SendChar(ch);
 8003482:	687b      	ldr	r3, [r7, #4]
 8003484:	4618      	mov	r0, r3
 8003486:	f7ff fa1b 	bl	80028c0 <ITM_SendChar>
	return ch;
 800348a:	687b      	ldr	r3, [r7, #4]
}
 800348c:	4618      	mov	r0, r3
 800348e:	3708      	adds	r7, #8
 8003490:	46bd      	mov	sp, r7
 8003492:	bd80      	pop	{r7, pc}

08003494 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8003494:	b480      	push	{r7}
 8003496:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8003498:	b672      	cpsid	i
}
 800349a:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 800349c:	bf00      	nop
 800349e:	e7fd      	b.n	800349c <Error_Handler+0x8>

080034a0 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80034a0:	b480      	push	{r7}
 80034a2:	b083      	sub	sp, #12
 80034a4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80034a6:	4b0f      	ldr	r3, [pc, #60]	@ (80034e4 <HAL_MspInit+0x44>)
 80034a8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80034aa:	4a0e      	ldr	r2, [pc, #56]	@ (80034e4 <HAL_MspInit+0x44>)
 80034ac:	f043 0301 	orr.w	r3, r3, #1
 80034b0:	6613      	str	r3, [r2, #96]	@ 0x60
 80034b2:	4b0c      	ldr	r3, [pc, #48]	@ (80034e4 <HAL_MspInit+0x44>)
 80034b4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80034b6:	f003 0301 	and.w	r3, r3, #1
 80034ba:	607b      	str	r3, [r7, #4]
 80034bc:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80034be:	4b09      	ldr	r3, [pc, #36]	@ (80034e4 <HAL_MspInit+0x44>)
 80034c0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80034c2:	4a08      	ldr	r2, [pc, #32]	@ (80034e4 <HAL_MspInit+0x44>)
 80034c4:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80034c8:	6593      	str	r3, [r2, #88]	@ 0x58
 80034ca:	4b06      	ldr	r3, [pc, #24]	@ (80034e4 <HAL_MspInit+0x44>)
 80034cc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80034ce:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80034d2:	603b      	str	r3, [r7, #0]
 80034d4:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80034d6:	bf00      	nop
 80034d8:	370c      	adds	r7, #12
 80034da:	46bd      	mov	sp, r7
 80034dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034e0:	4770      	bx	lr
 80034e2:	bf00      	nop
 80034e4:	40021000 	.word	0x40021000

080034e8 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80034e8:	b480      	push	{r7}
 80034ea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80034ec:	bf00      	nop
 80034ee:	e7fd      	b.n	80034ec <NMI_Handler+0x4>

080034f0 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80034f0:	b480      	push	{r7}
 80034f2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80034f4:	bf00      	nop
 80034f6:	e7fd      	b.n	80034f4 <HardFault_Handler+0x4>

080034f8 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80034f8:	b480      	push	{r7}
 80034fa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80034fc:	bf00      	nop
 80034fe:	e7fd      	b.n	80034fc <MemManage_Handler+0x4>

08003500 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8003500:	b480      	push	{r7}
 8003502:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8003504:	bf00      	nop
 8003506:	e7fd      	b.n	8003504 <BusFault_Handler+0x4>

08003508 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8003508:	b480      	push	{r7}
 800350a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 800350c:	bf00      	nop
 800350e:	e7fd      	b.n	800350c <UsageFault_Handler+0x4>

08003510 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8003510:	b480      	push	{r7}
 8003512:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8003514:	bf00      	nop
 8003516:	46bd      	mov	sp, r7
 8003518:	f85d 7b04 	ldr.w	r7, [sp], #4
 800351c:	4770      	bx	lr

0800351e <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800351e:	b480      	push	{r7}
 8003520:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8003522:	bf00      	nop
 8003524:	46bd      	mov	sp, r7
 8003526:	f85d 7b04 	ldr.w	r7, [sp], #4
 800352a:	4770      	bx	lr

0800352c <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800352c:	b480      	push	{r7}
 800352e:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8003530:	bf00      	nop
 8003532:	46bd      	mov	sp, r7
 8003534:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003538:	4770      	bx	lr

0800353a <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800353a:	b580      	push	{r7, lr}
 800353c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800353e:	f000 ff45 	bl	80043cc <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8003542:	bf00      	nop
 8003544:	bd80      	pop	{r7, pc}
	...

08003548 <CAN1_RX0_IRQHandler>:

/**
  * @brief This function handles CAN1 RX0 interrupt.
  */
void CAN1_RX0_IRQHandler(void)
{
 8003548:	b580      	push	{r7, lr}
 800354a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN CAN1_RX0_IRQn 0 */

  /* USER CODE END CAN1_RX0_IRQn 0 */
  HAL_CAN_IRQHandler(&hcan1);
 800354c:	4802      	ldr	r0, [pc, #8]	@ (8003558 <CAN1_RX0_IRQHandler+0x10>)
 800354e:	f001 fba2 	bl	8004c96 <HAL_CAN_IRQHandler>
  /* USER CODE BEGIN CAN1_RX0_IRQn 1 */

  /* USER CODE END CAN1_RX0_IRQn 1 */
}
 8003552:	bf00      	nop
 8003554:	bd80      	pop	{r7, pc}
 8003556:	bf00      	nop
 8003558:	20000084 	.word	0x20000084

0800355c <_read>:
  _kill(status, -1);
  while (1) {}    /* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 800355c:	b580      	push	{r7, lr}
 800355e:	b086      	sub	sp, #24
 8003560:	af00      	add	r7, sp, #0
 8003562:	60f8      	str	r0, [r7, #12]
 8003564:	60b9      	str	r1, [r7, #8]
 8003566:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003568:	2300      	movs	r3, #0
 800356a:	617b      	str	r3, [r7, #20]
 800356c:	e00a      	b.n	8003584 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 800356e:	f3af 8000 	nop.w
 8003572:	4601      	mov	r1, r0
 8003574:	68bb      	ldr	r3, [r7, #8]
 8003576:	1c5a      	adds	r2, r3, #1
 8003578:	60ba      	str	r2, [r7, #8]
 800357a:	b2ca      	uxtb	r2, r1
 800357c:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800357e:	697b      	ldr	r3, [r7, #20]
 8003580:	3301      	adds	r3, #1
 8003582:	617b      	str	r3, [r7, #20]
 8003584:	697a      	ldr	r2, [r7, #20]
 8003586:	687b      	ldr	r3, [r7, #4]
 8003588:	429a      	cmp	r2, r3
 800358a:	dbf0      	blt.n	800356e <_read+0x12>
  }

  return len;
 800358c:	687b      	ldr	r3, [r7, #4]
}
 800358e:	4618      	mov	r0, r3
 8003590:	3718      	adds	r7, #24
 8003592:	46bd      	mov	sp, r7
 8003594:	bd80      	pop	{r7, pc}

08003596 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8003596:	b580      	push	{r7, lr}
 8003598:	b086      	sub	sp, #24
 800359a:	af00      	add	r7, sp, #0
 800359c:	60f8      	str	r0, [r7, #12]
 800359e:	60b9      	str	r1, [r7, #8]
 80035a0:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80035a2:	2300      	movs	r3, #0
 80035a4:	617b      	str	r3, [r7, #20]
 80035a6:	e009      	b.n	80035bc <_write+0x26>
  {
    __io_putchar(*ptr++);
 80035a8:	68bb      	ldr	r3, [r7, #8]
 80035aa:	1c5a      	adds	r2, r3, #1
 80035ac:	60ba      	str	r2, [r7, #8]
 80035ae:	781b      	ldrb	r3, [r3, #0]
 80035b0:	4618      	mov	r0, r3
 80035b2:	f7ff ff62 	bl	800347a <__io_putchar>
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80035b6:	697b      	ldr	r3, [r7, #20]
 80035b8:	3301      	adds	r3, #1
 80035ba:	617b      	str	r3, [r7, #20]
 80035bc:	697a      	ldr	r2, [r7, #20]
 80035be:	687b      	ldr	r3, [r7, #4]
 80035c0:	429a      	cmp	r2, r3
 80035c2:	dbf1      	blt.n	80035a8 <_write+0x12>
  }
  return len;
 80035c4:	687b      	ldr	r3, [r7, #4]
}
 80035c6:	4618      	mov	r0, r3
 80035c8:	3718      	adds	r7, #24
 80035ca:	46bd      	mov	sp, r7
 80035cc:	bd80      	pop	{r7, pc}

080035ce <_close>:

int _close(int file)
{
 80035ce:	b480      	push	{r7}
 80035d0:	b083      	sub	sp, #12
 80035d2:	af00      	add	r7, sp, #0
 80035d4:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 80035d6:	f04f 33ff 	mov.w	r3, #4294967295
}
 80035da:	4618      	mov	r0, r3
 80035dc:	370c      	adds	r7, #12
 80035de:	46bd      	mov	sp, r7
 80035e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035e4:	4770      	bx	lr

080035e6 <_fstat>:


int _fstat(int file, struct stat *st)
{
 80035e6:	b480      	push	{r7}
 80035e8:	b083      	sub	sp, #12
 80035ea:	af00      	add	r7, sp, #0
 80035ec:	6078      	str	r0, [r7, #4]
 80035ee:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 80035f0:	683b      	ldr	r3, [r7, #0]
 80035f2:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 80035f6:	605a      	str	r2, [r3, #4]
  return 0;
 80035f8:	2300      	movs	r3, #0
}
 80035fa:	4618      	mov	r0, r3
 80035fc:	370c      	adds	r7, #12
 80035fe:	46bd      	mov	sp, r7
 8003600:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003604:	4770      	bx	lr

08003606 <_isatty>:

int _isatty(int file)
{
 8003606:	b480      	push	{r7}
 8003608:	b083      	sub	sp, #12
 800360a:	af00      	add	r7, sp, #0
 800360c:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 800360e:	2301      	movs	r3, #1
}
 8003610:	4618      	mov	r0, r3
 8003612:	370c      	adds	r7, #12
 8003614:	46bd      	mov	sp, r7
 8003616:	f85d 7b04 	ldr.w	r7, [sp], #4
 800361a:	4770      	bx	lr

0800361c <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 800361c:	b480      	push	{r7}
 800361e:	b085      	sub	sp, #20
 8003620:	af00      	add	r7, sp, #0
 8003622:	60f8      	str	r0, [r7, #12]
 8003624:	60b9      	str	r1, [r7, #8]
 8003626:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8003628:	2300      	movs	r3, #0
}
 800362a:	4618      	mov	r0, r3
 800362c:	3714      	adds	r7, #20
 800362e:	46bd      	mov	sp, r7
 8003630:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003634:	4770      	bx	lr
	...

08003638 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8003638:	b580      	push	{r7, lr}
 800363a:	b086      	sub	sp, #24
 800363c:	af00      	add	r7, sp, #0
 800363e:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8003640:	4a14      	ldr	r2, [pc, #80]	@ (8003694 <_sbrk+0x5c>)
 8003642:	4b15      	ldr	r3, [pc, #84]	@ (8003698 <_sbrk+0x60>)
 8003644:	1ad3      	subs	r3, r2, r3
 8003646:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8003648:	697b      	ldr	r3, [r7, #20]
 800364a:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 800364c:	4b13      	ldr	r3, [pc, #76]	@ (800369c <_sbrk+0x64>)
 800364e:	681b      	ldr	r3, [r3, #0]
 8003650:	2b00      	cmp	r3, #0
 8003652:	d102      	bne.n	800365a <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8003654:	4b11      	ldr	r3, [pc, #68]	@ (800369c <_sbrk+0x64>)
 8003656:	4a12      	ldr	r2, [pc, #72]	@ (80036a0 <_sbrk+0x68>)
 8003658:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800365a:	4b10      	ldr	r3, [pc, #64]	@ (800369c <_sbrk+0x64>)
 800365c:	681a      	ldr	r2, [r3, #0]
 800365e:	687b      	ldr	r3, [r7, #4]
 8003660:	4413      	add	r3, r2
 8003662:	693a      	ldr	r2, [r7, #16]
 8003664:	429a      	cmp	r2, r3
 8003666:	d207      	bcs.n	8003678 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8003668:	f004 f978 	bl	800795c <__errno>
 800366c:	4603      	mov	r3, r0
 800366e:	220c      	movs	r2, #12
 8003670:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8003672:	f04f 33ff 	mov.w	r3, #4294967295
 8003676:	e009      	b.n	800368c <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8003678:	4b08      	ldr	r3, [pc, #32]	@ (800369c <_sbrk+0x64>)
 800367a:	681b      	ldr	r3, [r3, #0]
 800367c:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800367e:	4b07      	ldr	r3, [pc, #28]	@ (800369c <_sbrk+0x64>)
 8003680:	681a      	ldr	r2, [r3, #0]
 8003682:	687b      	ldr	r3, [r7, #4]
 8003684:	4413      	add	r3, r2
 8003686:	4a05      	ldr	r2, [pc, #20]	@ (800369c <_sbrk+0x64>)
 8003688:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800368a:	68fb      	ldr	r3, [r7, #12]
}
 800368c:	4618      	mov	r0, r3
 800368e:	3718      	adds	r7, #24
 8003690:	46bd      	mov	sp, r7
 8003692:	bd80      	pop	{r7, pc}
 8003694:	20010000 	.word	0x20010000
 8003698:	00000400 	.word	0x00000400
 800369c:	20000558 	.word	0x20000558
 80036a0:	20000748 	.word	0x20000748

080036a4 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @retval None
  */

void SystemInit(void)
{
 80036a4:	b480      	push	{r7}
 80036a6:	af00      	add	r7, sp, #0
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 80036a8:	4b06      	ldr	r3, [pc, #24]	@ (80036c4 <SystemInit+0x20>)
 80036aa:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80036ae:	4a05      	ldr	r2, [pc, #20]	@ (80036c4 <SystemInit+0x20>)
 80036b0:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 80036b4:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
#endif
}
 80036b8:	bf00      	nop
 80036ba:	46bd      	mov	sp, r7
 80036bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036c0:	4770      	bx	lr
 80036c2:	bf00      	nop
 80036c4:	e000ed00 	.word	0xe000ed00

080036c8 <MX_TIM1_Init>:
TIM_HandleTypeDef htim1;
TIM_HandleTypeDef htim2;

/* TIM1 init function */
void MX_TIM1_Init(void)
{
 80036c8:	b580      	push	{r7, lr}
 80036ca:	b09a      	sub	sp, #104	@ 0x68
 80036cc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80036ce:	f107 0358 	add.w	r3, r7, #88	@ 0x58
 80036d2:	2200      	movs	r2, #0
 80036d4:	601a      	str	r2, [r3, #0]
 80036d6:	605a      	str	r2, [r3, #4]
 80036d8:	609a      	str	r2, [r3, #8]
 80036da:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80036dc:	f107 034c 	add.w	r3, r7, #76	@ 0x4c
 80036e0:	2200      	movs	r2, #0
 80036e2:	601a      	str	r2, [r3, #0]
 80036e4:	605a      	str	r2, [r3, #4]
 80036e6:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 80036e8:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 80036ec:	2200      	movs	r2, #0
 80036ee:	601a      	str	r2, [r3, #0]
 80036f0:	605a      	str	r2, [r3, #4]
 80036f2:	609a      	str	r2, [r3, #8]
 80036f4:	60da      	str	r2, [r3, #12]
 80036f6:	611a      	str	r2, [r3, #16]
 80036f8:	615a      	str	r2, [r3, #20]
 80036fa:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 80036fc:	1d3b      	adds	r3, r7, #4
 80036fe:	222c      	movs	r2, #44	@ 0x2c
 8003700:	2100      	movs	r1, #0
 8003702:	4618      	mov	r0, r3
 8003704:	f004 f8bc 	bl	8007880 <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8003708:	4b4f      	ldr	r3, [pc, #316]	@ (8003848 <MX_TIM1_Init+0x180>)
 800370a:	4a50      	ldr	r2, [pc, #320]	@ (800384c <MX_TIM1_Init+0x184>)
 800370c:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 14;
 800370e:	4b4e      	ldr	r3, [pc, #312]	@ (8003848 <MX_TIM1_Init+0x180>)
 8003710:	220e      	movs	r2, #14
 8003712:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8003714:	4b4c      	ldr	r3, [pc, #304]	@ (8003848 <MX_TIM1_Init+0x180>)
 8003716:	2200      	movs	r2, #0
 8003718:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 64000;
 800371a:	4b4b      	ldr	r3, [pc, #300]	@ (8003848 <MX_TIM1_Init+0x180>)
 800371c:	f44f 427a 	mov.w	r2, #64000	@ 0xfa00
 8003720:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8003722:	4b49      	ldr	r3, [pc, #292]	@ (8003848 <MX_TIM1_Init+0x180>)
 8003724:	2200      	movs	r2, #0
 8003726:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8003728:	4b47      	ldr	r3, [pc, #284]	@ (8003848 <MX_TIM1_Init+0x180>)
 800372a:	2200      	movs	r2, #0
 800372c:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800372e:	4b46      	ldr	r3, [pc, #280]	@ (8003848 <MX_TIM1_Init+0x180>)
 8003730:	2200      	movs	r2, #0
 8003732:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 8003734:	4844      	ldr	r0, [pc, #272]	@ (8003848 <MX_TIM1_Init+0x180>)
 8003736:	f002 fdcd 	bl	80062d4 <HAL_TIM_Base_Init>
 800373a:	4603      	mov	r3, r0
 800373c:	2b00      	cmp	r3, #0
 800373e:	d001      	beq.n	8003744 <MX_TIM1_Init+0x7c>
  {
    Error_Handler();
 8003740:	f7ff fea8 	bl	8003494 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8003744:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8003748:	65bb      	str	r3, [r7, #88]	@ 0x58
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 800374a:	f107 0358 	add.w	r3, r7, #88	@ 0x58
 800374e:	4619      	mov	r1, r3
 8003750:	483d      	ldr	r0, [pc, #244]	@ (8003848 <MX_TIM1_Init+0x180>)
 8003752:	f003 f869 	bl	8006828 <HAL_TIM_ConfigClockSource>
 8003756:	4603      	mov	r3, r0
 8003758:	2b00      	cmp	r3, #0
 800375a:	d001      	beq.n	8003760 <MX_TIM1_Init+0x98>
  {
    Error_Handler();
 800375c:	f7ff fe9a 	bl	8003494 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 8003760:	4839      	ldr	r0, [pc, #228]	@ (8003848 <MX_TIM1_Init+0x180>)
 8003762:	f002 fe0e 	bl	8006382 <HAL_TIM_PWM_Init>
 8003766:	4603      	mov	r3, r0
 8003768:	2b00      	cmp	r3, #0
 800376a:	d001      	beq.n	8003770 <MX_TIM1_Init+0xa8>
  {
    Error_Handler();
 800376c:	f7ff fe92 	bl	8003494 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8003770:	2300      	movs	r3, #0
 8003772:	64fb      	str	r3, [r7, #76]	@ 0x4c
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 8003774:	2300      	movs	r3, #0
 8003776:	653b      	str	r3, [r7, #80]	@ 0x50
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8003778:	2300      	movs	r3, #0
 800377a:	657b      	str	r3, [r7, #84]	@ 0x54
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 800377c:	f107 034c 	add.w	r3, r7, #76	@ 0x4c
 8003780:	4619      	mov	r1, r3
 8003782:	4831      	ldr	r0, [pc, #196]	@ (8003848 <MX_TIM1_Init+0x180>)
 8003784:	f003 fd66 	bl	8007254 <HAL_TIMEx_MasterConfigSynchronization>
 8003788:	4603      	mov	r3, r0
 800378a:	2b00      	cmp	r3, #0
 800378c:	d001      	beq.n	8003792 <MX_TIM1_Init+0xca>
  {
    Error_Handler();
 800378e:	f7ff fe81 	bl	8003494 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8003792:	2360      	movs	r3, #96	@ 0x60
 8003794:	633b      	str	r3, [r7, #48]	@ 0x30
  sConfigOC.Pulse = 0;
 8003796:	2300      	movs	r3, #0
 8003798:	637b      	str	r3, [r7, #52]	@ 0x34
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 800379a:	2300      	movs	r3, #0
 800379c:	63bb      	str	r3, [r7, #56]	@ 0x38
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 800379e:	2300      	movs	r3, #0
 80037a0:	63fb      	str	r3, [r7, #60]	@ 0x3c
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80037a2:	2300      	movs	r3, #0
 80037a4:	643b      	str	r3, [r7, #64]	@ 0x40
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 80037a6:	2300      	movs	r3, #0
 80037a8:	647b      	str	r3, [r7, #68]	@ 0x44
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 80037aa:	2300      	movs	r3, #0
 80037ac:	64bb      	str	r3, [r7, #72]	@ 0x48
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 80037ae:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 80037b2:	2200      	movs	r2, #0
 80037b4:	4619      	mov	r1, r3
 80037b6:	4824      	ldr	r0, [pc, #144]	@ (8003848 <MX_TIM1_Init+0x180>)
 80037b8:	f002 ff22 	bl	8006600 <HAL_TIM_PWM_ConfigChannel>
 80037bc:	4603      	mov	r3, r0
 80037be:	2b00      	cmp	r3, #0
 80037c0:	d001      	beq.n	80037c6 <MX_TIM1_Init+0xfe>
  {
    Error_Handler();
 80037c2:	f7ff fe67 	bl	8003494 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 80037c6:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 80037ca:	2204      	movs	r2, #4
 80037cc:	4619      	mov	r1, r3
 80037ce:	481e      	ldr	r0, [pc, #120]	@ (8003848 <MX_TIM1_Init+0x180>)
 80037d0:	f002 ff16 	bl	8006600 <HAL_TIM_PWM_ConfigChannel>
 80037d4:	4603      	mov	r3, r0
 80037d6:	2b00      	cmp	r3, #0
 80037d8:	d001      	beq.n	80037de <MX_TIM1_Init+0x116>
  {
    Error_Handler();
 80037da:	f7ff fe5b 	bl	8003494 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 80037de:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 80037e2:	2208      	movs	r2, #8
 80037e4:	4619      	mov	r1, r3
 80037e6:	4818      	ldr	r0, [pc, #96]	@ (8003848 <MX_TIM1_Init+0x180>)
 80037e8:	f002 ff0a 	bl	8006600 <HAL_TIM_PWM_ConfigChannel>
 80037ec:	4603      	mov	r3, r0
 80037ee:	2b00      	cmp	r3, #0
 80037f0:	d001      	beq.n	80037f6 <MX_TIM1_Init+0x12e>
  {
    Error_Handler();
 80037f2:	f7ff fe4f 	bl	8003494 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 80037f6:	2300      	movs	r3, #0
 80037f8:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 80037fa:	2300      	movs	r3, #0
 80037fc:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 80037fe:	2300      	movs	r3, #0
 8003800:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 8003802:	2300      	movs	r3, #0
 8003804:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8003806:	2300      	movs	r3, #0
 8003808:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 800380a:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 800380e:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.BreakFilter = 0;
 8003810:	2300      	movs	r3, #0
 8003812:	61fb      	str	r3, [r7, #28]
  sBreakDeadTimeConfig.Break2State = TIM_BREAK2_DISABLE;
 8003814:	2300      	movs	r3, #0
 8003816:	623b      	str	r3, [r7, #32]
  sBreakDeadTimeConfig.Break2Polarity = TIM_BREAK2POLARITY_HIGH;
 8003818:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 800381c:	627b      	str	r3, [r7, #36]	@ 0x24
  sBreakDeadTimeConfig.Break2Filter = 0;
 800381e:	2300      	movs	r3, #0
 8003820:	62bb      	str	r3, [r7, #40]	@ 0x28
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8003822:	2300      	movs	r3, #0
 8003824:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 8003826:	1d3b      	adds	r3, r7, #4
 8003828:	4619      	mov	r1, r3
 800382a:	4807      	ldr	r0, [pc, #28]	@ (8003848 <MX_TIM1_Init+0x180>)
 800382c:	f003 fd78 	bl	8007320 <HAL_TIMEx_ConfigBreakDeadTime>
 8003830:	4603      	mov	r3, r0
 8003832:	2b00      	cmp	r3, #0
 8003834:	d001      	beq.n	800383a <MX_TIM1_Init+0x172>
  {
    Error_Handler();
 8003836:	f7ff fe2d 	bl	8003494 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */
  HAL_TIM_MspPostInit(&htim1);
 800383a:	4803      	ldr	r0, [pc, #12]	@ (8003848 <MX_TIM1_Init+0x180>)
 800383c:	f000 f8b0 	bl	80039a0 <HAL_TIM_MspPostInit>

}
 8003840:	bf00      	nop
 8003842:	3768      	adds	r7, #104	@ 0x68
 8003844:	46bd      	mov	sp, r7
 8003846:	bd80      	pop	{r7, pc}
 8003848:	2000055c 	.word	0x2000055c
 800384c:	40012c00 	.word	0x40012c00

08003850 <MX_TIM2_Init>:
/* TIM2 init function */
void MX_TIM2_Init(void)
{
 8003850:	b580      	push	{r7, lr}
 8003852:	b08e      	sub	sp, #56	@ 0x38
 8003854:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8003856:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 800385a:	2200      	movs	r2, #0
 800385c:	601a      	str	r2, [r3, #0]
 800385e:	605a      	str	r2, [r3, #4]
 8003860:	609a      	str	r2, [r3, #8]
 8003862:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8003864:	f107 031c 	add.w	r3, r7, #28
 8003868:	2200      	movs	r2, #0
 800386a:	601a      	str	r2, [r3, #0]
 800386c:	605a      	str	r2, [r3, #4]
 800386e:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8003870:	463b      	mov	r3, r7
 8003872:	2200      	movs	r2, #0
 8003874:	601a      	str	r2, [r3, #0]
 8003876:	605a      	str	r2, [r3, #4]
 8003878:	609a      	str	r2, [r3, #8]
 800387a:	60da      	str	r2, [r3, #12]
 800387c:	611a      	str	r2, [r3, #16]
 800387e:	615a      	str	r2, [r3, #20]
 8003880:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8003882:	4b2d      	ldr	r3, [pc, #180]	@ (8003938 <MX_TIM2_Init+0xe8>)
 8003884:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8003888:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 14;
 800388a:	4b2b      	ldr	r3, [pc, #172]	@ (8003938 <MX_TIM2_Init+0xe8>)
 800388c:	220e      	movs	r2, #14
 800388e:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8003890:	4b29      	ldr	r3, [pc, #164]	@ (8003938 <MX_TIM2_Init+0xe8>)
 8003892:	2200      	movs	r2, #0
 8003894:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 64000;
 8003896:	4b28      	ldr	r3, [pc, #160]	@ (8003938 <MX_TIM2_Init+0xe8>)
 8003898:	f44f 427a 	mov.w	r2, #64000	@ 0xfa00
 800389c:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800389e:	4b26      	ldr	r3, [pc, #152]	@ (8003938 <MX_TIM2_Init+0xe8>)
 80038a0:	2200      	movs	r2, #0
 80038a2:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80038a4:	4b24      	ldr	r3, [pc, #144]	@ (8003938 <MX_TIM2_Init+0xe8>)
 80038a6:	2200      	movs	r2, #0
 80038a8:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 80038aa:	4823      	ldr	r0, [pc, #140]	@ (8003938 <MX_TIM2_Init+0xe8>)
 80038ac:	f002 fd12 	bl	80062d4 <HAL_TIM_Base_Init>
 80038b0:	4603      	mov	r3, r0
 80038b2:	2b00      	cmp	r3, #0
 80038b4:	d001      	beq.n	80038ba <MX_TIM2_Init+0x6a>
  {
    Error_Handler();
 80038b6:	f7ff fded 	bl	8003494 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80038ba:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80038be:	62bb      	str	r3, [r7, #40]	@ 0x28
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 80038c0:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 80038c4:	4619      	mov	r1, r3
 80038c6:	481c      	ldr	r0, [pc, #112]	@ (8003938 <MX_TIM2_Init+0xe8>)
 80038c8:	f002 ffae 	bl	8006828 <HAL_TIM_ConfigClockSource>
 80038cc:	4603      	mov	r3, r0
 80038ce:	2b00      	cmp	r3, #0
 80038d0:	d001      	beq.n	80038d6 <MX_TIM2_Init+0x86>
  {
    Error_Handler();
 80038d2:	f7ff fddf 	bl	8003494 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 80038d6:	4818      	ldr	r0, [pc, #96]	@ (8003938 <MX_TIM2_Init+0xe8>)
 80038d8:	f002 fd53 	bl	8006382 <HAL_TIM_PWM_Init>
 80038dc:	4603      	mov	r3, r0
 80038de:	2b00      	cmp	r3, #0
 80038e0:	d001      	beq.n	80038e6 <MX_TIM2_Init+0x96>
  {
    Error_Handler();
 80038e2:	f7ff fdd7 	bl	8003494 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80038e6:	2300      	movs	r3, #0
 80038e8:	61fb      	str	r3, [r7, #28]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80038ea:	2300      	movs	r3, #0
 80038ec:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 80038ee:	f107 031c 	add.w	r3, r7, #28
 80038f2:	4619      	mov	r1, r3
 80038f4:	4810      	ldr	r0, [pc, #64]	@ (8003938 <MX_TIM2_Init+0xe8>)
 80038f6:	f003 fcad 	bl	8007254 <HAL_TIMEx_MasterConfigSynchronization>
 80038fa:	4603      	mov	r3, r0
 80038fc:	2b00      	cmp	r3, #0
 80038fe:	d001      	beq.n	8003904 <MX_TIM2_Init+0xb4>
  {
    Error_Handler();
 8003900:	f7ff fdc8 	bl	8003494 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8003904:	2360      	movs	r3, #96	@ 0x60
 8003906:	603b      	str	r3, [r7, #0]
  sConfigOC.Pulse = 0;
 8003908:	2300      	movs	r3, #0
 800390a:	607b      	str	r3, [r7, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 800390c:	2300      	movs	r3, #0
 800390e:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8003910:	2300      	movs	r3, #0
 8003912:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8003914:	463b      	mov	r3, r7
 8003916:	2200      	movs	r2, #0
 8003918:	4619      	mov	r1, r3
 800391a:	4807      	ldr	r0, [pc, #28]	@ (8003938 <MX_TIM2_Init+0xe8>)
 800391c:	f002 fe70 	bl	8006600 <HAL_TIM_PWM_ConfigChannel>
 8003920:	4603      	mov	r3, r0
 8003922:	2b00      	cmp	r3, #0
 8003924:	d001      	beq.n	800392a <MX_TIM2_Init+0xda>
  {
    Error_Handler();
 8003926:	f7ff fdb5 	bl	8003494 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */
  HAL_TIM_MspPostInit(&htim2);
 800392a:	4803      	ldr	r0, [pc, #12]	@ (8003938 <MX_TIM2_Init+0xe8>)
 800392c:	f000 f838 	bl	80039a0 <HAL_TIM_MspPostInit>

}
 8003930:	bf00      	nop
 8003932:	3738      	adds	r7, #56	@ 0x38
 8003934:	46bd      	mov	sp, r7
 8003936:	bd80      	pop	{r7, pc}
 8003938:	200005a8 	.word	0x200005a8

0800393c <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 800393c:	b480      	push	{r7}
 800393e:	b085      	sub	sp, #20
 8003940:	af00      	add	r7, sp, #0
 8003942:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM1)
 8003944:	687b      	ldr	r3, [r7, #4]
 8003946:	681b      	ldr	r3, [r3, #0]
 8003948:	4a13      	ldr	r2, [pc, #76]	@ (8003998 <HAL_TIM_Base_MspInit+0x5c>)
 800394a:	4293      	cmp	r3, r2
 800394c:	d10c      	bne.n	8003968 <HAL_TIM_Base_MspInit+0x2c>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* TIM1 clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 800394e:	4b13      	ldr	r3, [pc, #76]	@ (800399c <HAL_TIM_Base_MspInit+0x60>)
 8003950:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003952:	4a12      	ldr	r2, [pc, #72]	@ (800399c <HAL_TIM_Base_MspInit+0x60>)
 8003954:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 8003958:	6613      	str	r3, [r2, #96]	@ 0x60
 800395a:	4b10      	ldr	r3, [pc, #64]	@ (800399c <HAL_TIM_Base_MspInit+0x60>)
 800395c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800395e:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8003962:	60fb      	str	r3, [r7, #12]
 8003964:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_TIM2_CLK_ENABLE();
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }
}
 8003966:	e010      	b.n	800398a <HAL_TIM_Base_MspInit+0x4e>
  else if(tim_baseHandle->Instance==TIM2)
 8003968:	687b      	ldr	r3, [r7, #4]
 800396a:	681b      	ldr	r3, [r3, #0]
 800396c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003970:	d10b      	bne.n	800398a <HAL_TIM_Base_MspInit+0x4e>
    __HAL_RCC_TIM2_CLK_ENABLE();
 8003972:	4b0a      	ldr	r3, [pc, #40]	@ (800399c <HAL_TIM_Base_MspInit+0x60>)
 8003974:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003976:	4a09      	ldr	r2, [pc, #36]	@ (800399c <HAL_TIM_Base_MspInit+0x60>)
 8003978:	f043 0301 	orr.w	r3, r3, #1
 800397c:	6593      	str	r3, [r2, #88]	@ 0x58
 800397e:	4b07      	ldr	r3, [pc, #28]	@ (800399c <HAL_TIM_Base_MspInit+0x60>)
 8003980:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003982:	f003 0301 	and.w	r3, r3, #1
 8003986:	60bb      	str	r3, [r7, #8]
 8003988:	68bb      	ldr	r3, [r7, #8]
}
 800398a:	bf00      	nop
 800398c:	3714      	adds	r7, #20
 800398e:	46bd      	mov	sp, r7
 8003990:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003994:	4770      	bx	lr
 8003996:	bf00      	nop
 8003998:	40012c00 	.word	0x40012c00
 800399c:	40021000 	.word	0x40021000

080039a0 <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 80039a0:	b580      	push	{r7, lr}
 80039a2:	b08a      	sub	sp, #40	@ 0x28
 80039a4:	af00      	add	r7, sp, #0
 80039a6:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80039a8:	f107 0314 	add.w	r3, r7, #20
 80039ac:	2200      	movs	r2, #0
 80039ae:	601a      	str	r2, [r3, #0]
 80039b0:	605a      	str	r2, [r3, #4]
 80039b2:	609a      	str	r2, [r3, #8]
 80039b4:	60da      	str	r2, [r3, #12]
 80039b6:	611a      	str	r2, [r3, #16]
  if(timHandle->Instance==TIM1)
 80039b8:	687b      	ldr	r3, [r7, #4]
 80039ba:	681b      	ldr	r3, [r3, #0]
 80039bc:	4a24      	ldr	r2, [pc, #144]	@ (8003a50 <HAL_TIM_MspPostInit+0xb0>)
 80039be:	4293      	cmp	r3, r2
 80039c0:	d11e      	bne.n	8003a00 <HAL_TIM_MspPostInit+0x60>
  {
  /* USER CODE BEGIN TIM1_MspPostInit 0 */

  /* USER CODE END TIM1_MspPostInit 0 */
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80039c2:	4b24      	ldr	r3, [pc, #144]	@ (8003a54 <HAL_TIM_MspPostInit+0xb4>)
 80039c4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80039c6:	4a23      	ldr	r2, [pc, #140]	@ (8003a54 <HAL_TIM_MspPostInit+0xb4>)
 80039c8:	f043 0301 	orr.w	r3, r3, #1
 80039cc:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80039ce:	4b21      	ldr	r3, [pc, #132]	@ (8003a54 <HAL_TIM_MspPostInit+0xb4>)
 80039d0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80039d2:	f003 0301 	and.w	r3, r3, #1
 80039d6:	613b      	str	r3, [r7, #16]
 80039d8:	693b      	ldr	r3, [r7, #16]
    /**TIM1 GPIO Configuration
    PA7     ------> TIM1_CH1N
    PA9     ------> TIM1_CH2
    PA10     ------> TIM1_CH3
    */
    GPIO_InitStruct.Pin = GPIO_PIN_7|GPIO_PIN_9|GPIO_PIN_10;
 80039da:	f44f 63d0 	mov.w	r3, #1664	@ 0x680
 80039de:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80039e0:	2302      	movs	r3, #2
 80039e2:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80039e4:	2300      	movs	r3, #0
 80039e6:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80039e8:	2300      	movs	r3, #0
 80039ea:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 80039ec:	2301      	movs	r3, #1
 80039ee:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80039f0:	f107 0314 	add.w	r3, r7, #20
 80039f4:	4619      	mov	r1, r3
 80039f6:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80039fa:	f001 fc8d 	bl	8005318 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM2_MspPostInit 1 */

  /* USER CODE END TIM2_MspPostInit 1 */
  }

}
 80039fe:	e022      	b.n	8003a46 <HAL_TIM_MspPostInit+0xa6>
  else if(timHandle->Instance==TIM2)
 8003a00:	687b      	ldr	r3, [r7, #4]
 8003a02:	681b      	ldr	r3, [r3, #0]
 8003a04:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003a08:	d11d      	bne.n	8003a46 <HAL_TIM_MspPostInit+0xa6>
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003a0a:	4b12      	ldr	r3, [pc, #72]	@ (8003a54 <HAL_TIM_MspPostInit+0xb4>)
 8003a0c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003a0e:	4a11      	ldr	r2, [pc, #68]	@ (8003a54 <HAL_TIM_MspPostInit+0xb4>)
 8003a10:	f043 0301 	orr.w	r3, r3, #1
 8003a14:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8003a16:	4b0f      	ldr	r3, [pc, #60]	@ (8003a54 <HAL_TIM_MspPostInit+0xb4>)
 8003a18:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003a1a:	f003 0301 	and.w	r3, r3, #1
 8003a1e:	60fb      	str	r3, [r7, #12]
 8003a20:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_15;
 8003a22:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8003a26:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003a28:	2302      	movs	r3, #2
 8003a2a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003a2c:	2300      	movs	r3, #0
 8003a2e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003a30:	2300      	movs	r3, #0
 8003a32:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8003a34:	2301      	movs	r3, #1
 8003a36:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003a38:	f107 0314 	add.w	r3, r7, #20
 8003a3c:	4619      	mov	r1, r3
 8003a3e:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8003a42:	f001 fc69 	bl	8005318 <HAL_GPIO_Init>
}
 8003a46:	bf00      	nop
 8003a48:	3728      	adds	r7, #40	@ 0x28
 8003a4a:	46bd      	mov	sp, r7
 8003a4c:	bd80      	pop	{r7, pc}
 8003a4e:	bf00      	nop
 8003a50:	40012c00 	.word	0x40012c00
 8003a54:	40021000 	.word	0x40021000

08003a58 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 8003a58:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8003a90 <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 8003a5c:	f7ff fe22 	bl	80036a4 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8003a60:	480c      	ldr	r0, [pc, #48]	@ (8003a94 <LoopForever+0x6>)
  ldr r1, =_edata
 8003a62:	490d      	ldr	r1, [pc, #52]	@ (8003a98 <LoopForever+0xa>)
  ldr r2, =_sidata
 8003a64:	4a0d      	ldr	r2, [pc, #52]	@ (8003a9c <LoopForever+0xe>)
  movs r3, #0
 8003a66:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8003a68:	e002      	b.n	8003a70 <LoopCopyDataInit>

08003a6a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8003a6a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8003a6c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8003a6e:	3304      	adds	r3, #4

08003a70 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8003a70:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8003a72:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8003a74:	d3f9      	bcc.n	8003a6a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8003a76:	4a0a      	ldr	r2, [pc, #40]	@ (8003aa0 <LoopForever+0x12>)
  ldr r4, =_ebss
 8003a78:	4c0a      	ldr	r4, [pc, #40]	@ (8003aa4 <LoopForever+0x16>)
  movs r3, #0
 8003a7a:	2300      	movs	r3, #0
  b LoopFillZerobss
 8003a7c:	e001      	b.n	8003a82 <LoopFillZerobss>

08003a7e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8003a7e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8003a80:	3204      	adds	r2, #4

08003a82 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8003a82:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8003a84:	d3fb      	bcc.n	8003a7e <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8003a86:	f003 ff6f 	bl	8007968 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8003a8a:	f7ff fc0f 	bl	80032ac <main>

08003a8e <LoopForever>:

LoopForever:
    b LoopForever
 8003a8e:	e7fe      	b.n	8003a8e <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 8003a90:	20010000 	.word	0x20010000
  ldr r0, =_sdata
 8003a94:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8003a98:	20000068 	.word	0x20000068
  ldr r2, =_sidata
 8003a9c:	08008684 	.word	0x08008684
  ldr r2, =_sbss
 8003aa0:	20000068 	.word	0x20000068
  ldr r4, =_ebss
 8003aa4:	20000744 	.word	0x20000744

08003aa8 <ADC1_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8003aa8:	e7fe      	b.n	8003aa8 <ADC1_IRQHandler>

08003aaa <_ardupilot_indication_NotifyState_decode>:
}

/*
 decode ardupilot_indication_NotifyState, return true on failure, false on success
*/
bool _ardupilot_indication_NotifyState_decode(const CanardRxTransfer* transfer, uint32_t* bit_ofs, struct ardupilot_indication_NotifyState* msg, bool tao) {
 8003aaa:	b580      	push	{r7, lr}
 8003aac:	b088      	sub	sp, #32
 8003aae:	af02      	add	r7, sp, #8
 8003ab0:	60f8      	str	r0, [r7, #12]
 8003ab2:	60b9      	str	r1, [r7, #8]
 8003ab4:	607a      	str	r2, [r7, #4]
 8003ab6:	70fb      	strb	r3, [r7, #3]





    canardDecodeScalar(transfer, *bit_ofs, 8, false, &msg->aux_data_type);
 8003ab8:	68bb      	ldr	r3, [r7, #8]
 8003aba:	6819      	ldr	r1, [r3, #0]
 8003abc:	687b      	ldr	r3, [r7, #4]
 8003abe:	9300      	str	r3, [sp, #0]
 8003ac0:	2300      	movs	r3, #0
 8003ac2:	2208      	movs	r2, #8
 8003ac4:	68f8      	ldr	r0, [r7, #12]
 8003ac6:	f7fd fc43 	bl	8001350 <canardDecodeScalar>

    *bit_ofs += 8;
 8003aca:	68bb      	ldr	r3, [r7, #8]
 8003acc:	681b      	ldr	r3, [r3, #0]
 8003ace:	f103 0208 	add.w	r2, r3, #8
 8003ad2:	68bb      	ldr	r3, [r7, #8]
 8003ad4:	601a      	str	r2, [r3, #0]





    canardDecodeScalar(transfer, *bit_ofs, 8, false, &msg->aux_data.len);
 8003ad6:	68bb      	ldr	r3, [r7, #8]
 8003ad8:	6819      	ldr	r1, [r3, #0]
 8003ada:	687b      	ldr	r3, [r7, #4]
 8003adc:	3301      	adds	r3, #1
 8003ade:	9300      	str	r3, [sp, #0]
 8003ae0:	2300      	movs	r3, #0
 8003ae2:	2208      	movs	r2, #8
 8003ae4:	68f8      	ldr	r0, [r7, #12]
 8003ae6:	f7fd fc33 	bl	8001350 <canardDecodeScalar>
    *bit_ofs += 8;
 8003aea:	68bb      	ldr	r3, [r7, #8]
 8003aec:	681b      	ldr	r3, [r3, #0]
 8003aee:	f103 0208 	add.w	r2, r3, #8
 8003af2:	68bb      	ldr	r3, [r7, #8]
 8003af4:	601a      	str	r2, [r3, #0]
#pragma GCC diagnostic ignored "-Wtype-limits"
    if (msg->aux_data.len > 255) {
        return true; /* invalid value */
    }
#pragma GCC diagnostic pop
    for (size_t i=0; i < msg->aux_data.len; i++) {
 8003af6:	2300      	movs	r3, #0
 8003af8:	617b      	str	r3, [r7, #20]
 8003afa:	e014      	b.n	8003b26 <_ardupilot_indication_NotifyState_decode+0x7c>




        canardDecodeScalar(transfer, *bit_ofs, 8, false, &msg->aux_data.data[i]);
 8003afc:	68bb      	ldr	r3, [r7, #8]
 8003afe:	6819      	ldr	r1, [r3, #0]
 8003b00:	687a      	ldr	r2, [r7, #4]
 8003b02:	697b      	ldr	r3, [r7, #20]
 8003b04:	4413      	add	r3, r2
 8003b06:	3302      	adds	r3, #2
 8003b08:	9300      	str	r3, [sp, #0]
 8003b0a:	2300      	movs	r3, #0
 8003b0c:	2208      	movs	r2, #8
 8003b0e:	68f8      	ldr	r0, [r7, #12]
 8003b10:	f7fd fc1e 	bl	8001350 <canardDecodeScalar>

        *bit_ofs += 8;
 8003b14:	68bb      	ldr	r3, [r7, #8]
 8003b16:	681b      	ldr	r3, [r3, #0]
 8003b18:	f103 0208 	add.w	r2, r3, #8
 8003b1c:	68bb      	ldr	r3, [r7, #8]
 8003b1e:	601a      	str	r2, [r3, #0]
    for (size_t i=0; i < msg->aux_data.len; i++) {
 8003b20:	697b      	ldr	r3, [r7, #20]
 8003b22:	3301      	adds	r3, #1
 8003b24:	617b      	str	r3, [r7, #20]
 8003b26:	687b      	ldr	r3, [r7, #4]
 8003b28:	785b      	ldrb	r3, [r3, #1]
 8003b2a:	461a      	mov	r2, r3
 8003b2c:	697b      	ldr	r3, [r7, #20]
 8003b2e:	4293      	cmp	r3, r2
 8003b30:	d3e4      	bcc.n	8003afc <_ardupilot_indication_NotifyState_decode+0x52>





    canardDecodeScalar(transfer, *bit_ofs, 64, false, &msg->vehicle_state);
 8003b32:	68bb      	ldr	r3, [r7, #8]
 8003b34:	6819      	ldr	r1, [r3, #0]
 8003b36:	687b      	ldr	r3, [r7, #4]
 8003b38:	f503 7384 	add.w	r3, r3, #264	@ 0x108
 8003b3c:	9300      	str	r3, [sp, #0]
 8003b3e:	2300      	movs	r3, #0
 8003b40:	2240      	movs	r2, #64	@ 0x40
 8003b42:	68f8      	ldr	r0, [r7, #12]
 8003b44:	f7fd fc04 	bl	8001350 <canardDecodeScalar>

    *bit_ofs += 64;
 8003b48:	68bb      	ldr	r3, [r7, #8]
 8003b4a:	681b      	ldr	r3, [r3, #0]
 8003b4c:	f103 0240 	add.w	r2, r3, #64	@ 0x40
 8003b50:	68bb      	ldr	r3, [r7, #8]
 8003b52:	601a      	str	r2, [r3, #0]





    return false; /* success */
 8003b54:	2300      	movs	r3, #0

}
 8003b56:	4618      	mov	r0, r3
 8003b58:	3718      	adds	r7, #24
 8003b5a:	46bd      	mov	sp, r7
 8003b5c:	bd80      	pop	{r7, pc}

08003b5e <ardupilot_indication_NotifyState_decode>:
}

/*
  return true if the decode is invalid
 */
bool ardupilot_indication_NotifyState_decode(const CanardRxTransfer* transfer, struct ardupilot_indication_NotifyState* msg) {
 8003b5e:	b580      	push	{r7, lr}
 8003b60:	b084      	sub	sp, #16
 8003b62:	af00      	add	r7, sp, #0
 8003b64:	6078      	str	r0, [r7, #4]
 8003b66:	6039      	str	r1, [r7, #0]
#if CANARD_ENABLE_TAO_OPTION
    if (transfer->tao && (transfer->payload_len > ARDUPILOT_INDICATION_NOTIFYSTATE_MAX_SIZE)) {
        return true; /* invalid payload length */
    }
#endif
    uint32_t bit_ofs = 0;
 8003b68:	2300      	movs	r3, #0
 8003b6a:	60bb      	str	r3, [r7, #8]
    if (_ardupilot_indication_NotifyState_decode(transfer, &bit_ofs, msg,
 8003b6c:	f107 0108 	add.w	r1, r7, #8
 8003b70:	2301      	movs	r3, #1
 8003b72:	683a      	ldr	r2, [r7, #0]
 8003b74:	6878      	ldr	r0, [r7, #4]
 8003b76:	f7ff ff98 	bl	8003aaa <_ardupilot_indication_NotifyState_decode>
 8003b7a:	4603      	mov	r3, r0
 8003b7c:	2b00      	cmp	r3, #0
 8003b7e:	d001      	beq.n	8003b84 <ardupilot_indication_NotifyState_decode+0x26>
    transfer->tao
#else
    true
#endif
    )) {
        return true; /* invalid payload */
 8003b80:	2301      	movs	r3, #1
 8003b82:	e00c      	b.n	8003b9e <ardupilot_indication_NotifyState_decode+0x40>
    }

    const uint32_t byte_len = (bit_ofs+7U)/8U;
 8003b84:	68bb      	ldr	r3, [r7, #8]
 8003b86:	3307      	adds	r3, #7
 8003b88:	08db      	lsrs	r3, r3, #3
 8003b8a:	60fb      	str	r3, [r7, #12]
    // we actually have
    if (!transfer->tao) {
        return byte_len > transfer->payload_len;
    }
#endif
    return byte_len != transfer->payload_len;
 8003b8c:	687b      	ldr	r3, [r7, #4]
 8003b8e:	8a9b      	ldrh	r3, [r3, #20]
 8003b90:	461a      	mov	r2, r3
 8003b92:	68fb      	ldr	r3, [r7, #12]
 8003b94:	4293      	cmp	r3, r2
 8003b96:	bf14      	ite	ne
 8003b98:	2301      	movne	r3, #1
 8003b9a:	2300      	moveq	r3, #0
 8003b9c:	b2db      	uxtb	r3, r3
}
 8003b9e:	4618      	mov	r0, r3
 8003ba0:	3710      	adds	r7, #16
 8003ba2:	46bd      	mov	sp, r7
 8003ba4:	bd80      	pop	{r7, pc}

08003ba6 <_uavcan_equipment_actuator_Command_decode>:
}

/*
 decode uavcan_equipment_actuator_Command, return true on failure, false on success
*/
bool _uavcan_equipment_actuator_Command_decode(const CanardRxTransfer* transfer, uint32_t* bit_ofs, struct uavcan_equipment_actuator_Command* msg, bool tao) {
 8003ba6:	b580      	push	{r7, lr}
 8003ba8:	b088      	sub	sp, #32
 8003baa:	af02      	add	r7, sp, #8
 8003bac:	60f8      	str	r0, [r7, #12]
 8003bae:	60b9      	str	r1, [r7, #8]
 8003bb0:	607a      	str	r2, [r7, #4]
 8003bb2:	70fb      	strb	r3, [r7, #3]





    canardDecodeScalar(transfer, *bit_ofs, 8, false, &msg->actuator_id);
 8003bb4:	68bb      	ldr	r3, [r7, #8]
 8003bb6:	6819      	ldr	r1, [r3, #0]
 8003bb8:	687b      	ldr	r3, [r7, #4]
 8003bba:	9300      	str	r3, [sp, #0]
 8003bbc:	2300      	movs	r3, #0
 8003bbe:	2208      	movs	r2, #8
 8003bc0:	68f8      	ldr	r0, [r7, #12]
 8003bc2:	f7fd fbc5 	bl	8001350 <canardDecodeScalar>

    *bit_ofs += 8;
 8003bc6:	68bb      	ldr	r3, [r7, #8]
 8003bc8:	681b      	ldr	r3, [r3, #0]
 8003bca:	f103 0208 	add.w	r2, r3, #8
 8003bce:	68bb      	ldr	r3, [r7, #8]
 8003bd0:	601a      	str	r2, [r3, #0]





    canardDecodeScalar(transfer, *bit_ofs, 8, false, &msg->command_type);
 8003bd2:	68bb      	ldr	r3, [r7, #8]
 8003bd4:	6819      	ldr	r1, [r3, #0]
 8003bd6:	687b      	ldr	r3, [r7, #4]
 8003bd8:	3301      	adds	r3, #1
 8003bda:	9300      	str	r3, [sp, #0]
 8003bdc:	2300      	movs	r3, #0
 8003bde:	2208      	movs	r2, #8
 8003be0:	68f8      	ldr	r0, [r7, #12]
 8003be2:	f7fd fbb5 	bl	8001350 <canardDecodeScalar>

    *bit_ofs += 8;
 8003be6:	68bb      	ldr	r3, [r7, #8]
 8003be8:	681b      	ldr	r3, [r3, #0]
 8003bea:	f103 0208 	add.w	r2, r3, #8
 8003bee:	68bb      	ldr	r3, [r7, #8]
 8003bf0:	601a      	str	r2, [r3, #0]



    {
        uint16_t float16_val;
        canardDecodeScalar(transfer, *bit_ofs, 16, true, &float16_val);
 8003bf2:	68bb      	ldr	r3, [r7, #8]
 8003bf4:	6819      	ldr	r1, [r3, #0]
 8003bf6:	f107 0316 	add.w	r3, r7, #22
 8003bfa:	9300      	str	r3, [sp, #0]
 8003bfc:	2301      	movs	r3, #1
 8003bfe:	2210      	movs	r2, #16
 8003c00:	68f8      	ldr	r0, [r7, #12]
 8003c02:	f7fd fba5 	bl	8001350 <canardDecodeScalar>
        msg->command_value = canardConvertFloat16ToNativeFloat(float16_val);
 8003c06:	8afb      	ldrh	r3, [r7, #22]
 8003c08:	4618      	mov	r0, r3
 8003c0a:	f7fd fe27 	bl	800185c <canardConvertFloat16ToNativeFloat>
 8003c0e:	eef0 7a40 	vmov.f32	s15, s0
 8003c12:	687b      	ldr	r3, [r7, #4]
 8003c14:	edc3 7a01 	vstr	s15, [r3, #4]
    }

    *bit_ofs += 16;
 8003c18:	68bb      	ldr	r3, [r7, #8]
 8003c1a:	681b      	ldr	r3, [r3, #0]
 8003c1c:	f103 0210 	add.w	r2, r3, #16
 8003c20:	68bb      	ldr	r3, [r7, #8]
 8003c22:	601a      	str	r2, [r3, #0]





    return false; /* success */
 8003c24:	2300      	movs	r3, #0

}
 8003c26:	4618      	mov	r0, r3
 8003c28:	3718      	adds	r7, #24
 8003c2a:	46bd      	mov	sp, r7
 8003c2c:	bd80      	pop	{r7, pc}

08003c2e <_uavcan_equipment_actuator_ArrayCommand_decode>:
}

/*
 decode uavcan_equipment_actuator_ArrayCommand, return true on failure, false on success
*/
bool _uavcan_equipment_actuator_ArrayCommand_decode(const CanardRxTransfer* transfer, uint32_t* bit_ofs, struct uavcan_equipment_actuator_ArrayCommand* msg, bool tao) {
 8003c2e:	b580      	push	{r7, lr}
 8003c30:	b088      	sub	sp, #32
 8003c32:	af02      	add	r7, sp, #8
 8003c34:	60f8      	str	r0, [r7, #12]
 8003c36:	60b9      	str	r1, [r7, #8]
 8003c38:	607a      	str	r2, [r7, #4]
 8003c3a:	70fb      	strb	r3, [r7, #3]





    if (!tao) {
 8003c3c:	78fb      	ldrb	r3, [r7, #3]
 8003c3e:	f083 0301 	eor.w	r3, r3, #1
 8003c42:	b2db      	uxtb	r3, r3
 8003c44:	2b00      	cmp	r3, #0
 8003c46:	d00d      	beq.n	8003c64 <_uavcan_equipment_actuator_ArrayCommand_decode+0x36>


        canardDecodeScalar(transfer, *bit_ofs, 4, false, &msg->commands.len);
 8003c48:	68bb      	ldr	r3, [r7, #8]
 8003c4a:	6819      	ldr	r1, [r3, #0]
 8003c4c:	687b      	ldr	r3, [r7, #4]
 8003c4e:	9300      	str	r3, [sp, #0]
 8003c50:	2300      	movs	r3, #0
 8003c52:	2204      	movs	r2, #4
 8003c54:	68f8      	ldr	r0, [r7, #12]
 8003c56:	f7fd fb7b 	bl	8001350 <canardDecodeScalar>
        *bit_ofs += 4;
 8003c5a:	68bb      	ldr	r3, [r7, #8]
 8003c5c:	681b      	ldr	r3, [r3, #0]
 8003c5e:	1d1a      	adds	r2, r3, #4
 8003c60:	68bb      	ldr	r3, [r7, #8]
 8003c62:	601a      	str	r2, [r3, #0]





    if (tao) {
 8003c64:	78fb      	ldrb	r3, [r7, #3]
 8003c66:	2b00      	cmp	r3, #0
 8003c68:	d022      	beq.n	8003cb0 <_uavcan_equipment_actuator_ArrayCommand_decode+0x82>

        msg->commands.len = 0;
 8003c6a:	687b      	ldr	r3, [r7, #4]
 8003c6c:	2200      	movs	r2, #0
 8003c6e:	701a      	strb	r2, [r3, #0]
        while ((transfer->payload_len*8) > *bit_ofs) {
 8003c70:	e015      	b.n	8003c9e <_uavcan_equipment_actuator_ArrayCommand_decode+0x70>

            if (_uavcan_equipment_actuator_Command_decode(transfer, bit_ofs, &msg->commands.data[msg->commands.len], false)) {return true;}
 8003c72:	687b      	ldr	r3, [r7, #4]
 8003c74:	781b      	ldrb	r3, [r3, #0]
 8003c76:	00db      	lsls	r3, r3, #3
 8003c78:	687a      	ldr	r2, [r7, #4]
 8003c7a:	4413      	add	r3, r2
 8003c7c:	1d1a      	adds	r2, r3, #4
 8003c7e:	2300      	movs	r3, #0
 8003c80:	68b9      	ldr	r1, [r7, #8]
 8003c82:	68f8      	ldr	r0, [r7, #12]
 8003c84:	f7ff ff8f 	bl	8003ba6 <_uavcan_equipment_actuator_Command_decode>
 8003c88:	4603      	mov	r3, r0
 8003c8a:	2b00      	cmp	r3, #0
 8003c8c:	d001      	beq.n	8003c92 <_uavcan_equipment_actuator_ArrayCommand_decode+0x64>
 8003c8e:	2301      	movs	r3, #1
 8003c90:	e030      	b.n	8003cf4 <_uavcan_equipment_actuator_ArrayCommand_decode+0xc6>
            msg->commands.len++;
 8003c92:	687b      	ldr	r3, [r7, #4]
 8003c94:	781b      	ldrb	r3, [r3, #0]
 8003c96:	3301      	adds	r3, #1
 8003c98:	b2da      	uxtb	r2, r3
 8003c9a:	687b      	ldr	r3, [r7, #4]
 8003c9c:	701a      	strb	r2, [r3, #0]
        while ((transfer->payload_len*8) > *bit_ofs) {
 8003c9e:	68fb      	ldr	r3, [r7, #12]
 8003ca0:	8a9b      	ldrh	r3, [r3, #20]
 8003ca2:	00db      	lsls	r3, r3, #3
 8003ca4:	461a      	mov	r2, r3
 8003ca6:	68bb      	ldr	r3, [r7, #8]
 8003ca8:	681b      	ldr	r3, [r3, #0]
 8003caa:	429a      	cmp	r2, r3
 8003cac:	d8e1      	bhi.n	8003c72 <_uavcan_equipment_actuator_ArrayCommand_decode+0x44>
 8003cae:	e020      	b.n	8003cf2 <_uavcan_equipment_actuator_ArrayCommand_decode+0xc4>



#pragma GCC diagnostic push
#pragma GCC diagnostic ignored "-Wtype-limits"
        if (msg->commands.len > 15) {
 8003cb0:	687b      	ldr	r3, [r7, #4]
 8003cb2:	781b      	ldrb	r3, [r3, #0]
 8003cb4:	2b0f      	cmp	r3, #15
 8003cb6:	d901      	bls.n	8003cbc <_uavcan_equipment_actuator_ArrayCommand_decode+0x8e>
            return true; /* invalid value */
 8003cb8:	2301      	movs	r3, #1
 8003cba:	e01b      	b.n	8003cf4 <_uavcan_equipment_actuator_ArrayCommand_decode+0xc6>
        }
#pragma GCC diagnostic pop
        for (size_t i=0; i < msg->commands.len; i++) {
 8003cbc:	2300      	movs	r3, #0
 8003cbe:	617b      	str	r3, [r7, #20]
 8003cc0:	e011      	b.n	8003ce6 <_uavcan_equipment_actuator_ArrayCommand_decode+0xb8>



            if (_uavcan_equipment_actuator_Command_decode(transfer, bit_ofs, &msg->commands.data[i], false)) {return true;}
 8003cc2:	697b      	ldr	r3, [r7, #20]
 8003cc4:	00db      	lsls	r3, r3, #3
 8003cc6:	687a      	ldr	r2, [r7, #4]
 8003cc8:	4413      	add	r3, r2
 8003cca:	1d1a      	adds	r2, r3, #4
 8003ccc:	2300      	movs	r3, #0
 8003cce:	68b9      	ldr	r1, [r7, #8]
 8003cd0:	68f8      	ldr	r0, [r7, #12]
 8003cd2:	f7ff ff68 	bl	8003ba6 <_uavcan_equipment_actuator_Command_decode>
 8003cd6:	4603      	mov	r3, r0
 8003cd8:	2b00      	cmp	r3, #0
 8003cda:	d001      	beq.n	8003ce0 <_uavcan_equipment_actuator_ArrayCommand_decode+0xb2>
 8003cdc:	2301      	movs	r3, #1
 8003cde:	e009      	b.n	8003cf4 <_uavcan_equipment_actuator_ArrayCommand_decode+0xc6>
        for (size_t i=0; i < msg->commands.len; i++) {
 8003ce0:	697b      	ldr	r3, [r7, #20]
 8003ce2:	3301      	adds	r3, #1
 8003ce4:	617b      	str	r3, [r7, #20]
 8003ce6:	687b      	ldr	r3, [r7, #4]
 8003ce8:	781b      	ldrb	r3, [r3, #0]
 8003cea:	461a      	mov	r2, r3
 8003cec:	697b      	ldr	r3, [r7, #20]
 8003cee:	4293      	cmp	r3, r2
 8003cf0:	d3e7      	bcc.n	8003cc2 <_uavcan_equipment_actuator_ArrayCommand_decode+0x94>





    return false; /* success */
 8003cf2:	2300      	movs	r3, #0

}
 8003cf4:	4618      	mov	r0, r3
 8003cf6:	3718      	adds	r7, #24
 8003cf8:	46bd      	mov	sp, r7
 8003cfa:	bd80      	pop	{r7, pc}

08003cfc <uavcan_equipment_actuator_ArrayCommand_decode>:
}

/*
  return true if the decode is invalid
 */
bool uavcan_equipment_actuator_ArrayCommand_decode(const CanardRxTransfer* transfer, struct uavcan_equipment_actuator_ArrayCommand* msg) {
 8003cfc:	b580      	push	{r7, lr}
 8003cfe:	b084      	sub	sp, #16
 8003d00:	af00      	add	r7, sp, #0
 8003d02:	6078      	str	r0, [r7, #4]
 8003d04:	6039      	str	r1, [r7, #0]
#if CANARD_ENABLE_TAO_OPTION
    if (transfer->tao && (transfer->payload_len > UAVCAN_EQUIPMENT_ACTUATOR_ARRAYCOMMAND_MAX_SIZE)) {
        return true; /* invalid payload length */
    }
#endif
    uint32_t bit_ofs = 0;
 8003d06:	2300      	movs	r3, #0
 8003d08:	60bb      	str	r3, [r7, #8]
    if (_uavcan_equipment_actuator_ArrayCommand_decode(transfer, &bit_ofs, msg,
 8003d0a:	f107 0108 	add.w	r1, r7, #8
 8003d0e:	2301      	movs	r3, #1
 8003d10:	683a      	ldr	r2, [r7, #0]
 8003d12:	6878      	ldr	r0, [r7, #4]
 8003d14:	f7ff ff8b 	bl	8003c2e <_uavcan_equipment_actuator_ArrayCommand_decode>
 8003d18:	4603      	mov	r3, r0
 8003d1a:	2b00      	cmp	r3, #0
 8003d1c:	d001      	beq.n	8003d22 <uavcan_equipment_actuator_ArrayCommand_decode+0x26>
    transfer->tao
#else
    true
#endif
    )) {
        return true; /* invalid payload */
 8003d1e:	2301      	movs	r3, #1
 8003d20:	e00c      	b.n	8003d3c <uavcan_equipment_actuator_ArrayCommand_decode+0x40>
    }

    const uint32_t byte_len = (bit_ofs+7U)/8U;
 8003d22:	68bb      	ldr	r3, [r7, #8]
 8003d24:	3307      	adds	r3, #7
 8003d26:	08db      	lsrs	r3, r3, #3
 8003d28:	60fb      	str	r3, [r7, #12]
    // we actually have
    if (!transfer->tao) {
        return byte_len > transfer->payload_len;
    }
#endif
    return byte_len != transfer->payload_len;
 8003d2a:	687b      	ldr	r3, [r7, #4]
 8003d2c:	8a9b      	ldrh	r3, [r3, #20]
 8003d2e:	461a      	mov	r2, r3
 8003d30:	68fb      	ldr	r3, [r7, #12]
 8003d32:	4293      	cmp	r3, r2
 8003d34:	bf14      	ite	ne
 8003d36:	2301      	movne	r3, #1
 8003d38:	2300      	moveq	r3, #0
 8003d3a:	b2db      	uxtb	r3, r3
}
 8003d3c:	4618      	mov	r0, r3
 8003d3e:	3710      	adds	r7, #16
 8003d40:	46bd      	mov	sp, r7
 8003d42:	bd80      	pop	{r7, pc}

08003d44 <_uavcan_equipment_actuator_Status_encode>:

#if defined(CANARD_DSDLC_INTERNAL)

static inline void _uavcan_equipment_actuator_Status_encode(uint8_t* buffer, uint32_t* bit_ofs, struct uavcan_equipment_actuator_Status* msg, bool tao);
static inline bool _uavcan_equipment_actuator_Status_decode(const CanardRxTransfer* transfer, uint32_t* bit_ofs, struct uavcan_equipment_actuator_Status* msg, bool tao);
void _uavcan_equipment_actuator_Status_encode(uint8_t* buffer, uint32_t* bit_ofs, struct uavcan_equipment_actuator_Status* msg, bool tao) {
 8003d44:	b580      	push	{r7, lr}
 8003d46:	b086      	sub	sp, #24
 8003d48:	af00      	add	r7, sp, #0
 8003d4a:	60f8      	str	r0, [r7, #12]
 8003d4c:	60b9      	str	r1, [r7, #8]
 8003d4e:	607a      	str	r2, [r7, #4]
 8003d50:	70fb      	strb	r3, [r7, #3]





    canardEncodeScalar(buffer, *bit_ofs, 8, &msg->actuator_id);
 8003d52:	68bb      	ldr	r3, [r7, #8]
 8003d54:	6819      	ldr	r1, [r3, #0]
 8003d56:	687b      	ldr	r3, [r7, #4]
 8003d58:	2208      	movs	r2, #8
 8003d5a:	68f8      	ldr	r0, [r7, #12]
 8003d5c:	f7fd fc81 	bl	8001662 <canardEncodeScalar>

    *bit_ofs += 8;
 8003d60:	68bb      	ldr	r3, [r7, #8]
 8003d62:	681b      	ldr	r3, [r3, #0]
 8003d64:	f103 0208 	add.w	r2, r3, #8
 8003d68:	68bb      	ldr	r3, [r7, #8]
 8003d6a:	601a      	str	r2, [r3, #0]




    {
        uint16_t float16_val = canardConvertNativeFloatToFloat16(msg->position);
 8003d6c:	687b      	ldr	r3, [r7, #4]
 8003d6e:	edd3 7a01 	vldr	s15, [r3, #4]
 8003d72:	eeb0 0a67 	vmov.f32	s0, s15
 8003d76:	f7fd fd1b 	bl	80017b0 <canardConvertNativeFloatToFloat16>
 8003d7a:	4603      	mov	r3, r0
 8003d7c:	82fb      	strh	r3, [r7, #22]
        canardEncodeScalar(buffer, *bit_ofs, 16, &float16_val);
 8003d7e:	68bb      	ldr	r3, [r7, #8]
 8003d80:	6819      	ldr	r1, [r3, #0]
 8003d82:	f107 0316 	add.w	r3, r7, #22
 8003d86:	2210      	movs	r2, #16
 8003d88:	68f8      	ldr	r0, [r7, #12]
 8003d8a:	f7fd fc6a 	bl	8001662 <canardEncodeScalar>
    }

    *bit_ofs += 16;
 8003d8e:	68bb      	ldr	r3, [r7, #8]
 8003d90:	681b      	ldr	r3, [r3, #0]
 8003d92:	f103 0210 	add.w	r2, r3, #16
 8003d96:	68bb      	ldr	r3, [r7, #8]
 8003d98:	601a      	str	r2, [r3, #0]




    {
        uint16_t float16_val = canardConvertNativeFloatToFloat16(msg->force);
 8003d9a:	687b      	ldr	r3, [r7, #4]
 8003d9c:	edd3 7a02 	vldr	s15, [r3, #8]
 8003da0:	eeb0 0a67 	vmov.f32	s0, s15
 8003da4:	f7fd fd04 	bl	80017b0 <canardConvertNativeFloatToFloat16>
 8003da8:	4603      	mov	r3, r0
 8003daa:	82bb      	strh	r3, [r7, #20]
        canardEncodeScalar(buffer, *bit_ofs, 16, &float16_val);
 8003dac:	68bb      	ldr	r3, [r7, #8]
 8003dae:	6819      	ldr	r1, [r3, #0]
 8003db0:	f107 0314 	add.w	r3, r7, #20
 8003db4:	2210      	movs	r2, #16
 8003db6:	68f8      	ldr	r0, [r7, #12]
 8003db8:	f7fd fc53 	bl	8001662 <canardEncodeScalar>
    }

    *bit_ofs += 16;
 8003dbc:	68bb      	ldr	r3, [r7, #8]
 8003dbe:	681b      	ldr	r3, [r3, #0]
 8003dc0:	f103 0210 	add.w	r2, r3, #16
 8003dc4:	68bb      	ldr	r3, [r7, #8]
 8003dc6:	601a      	str	r2, [r3, #0]




    {
        uint16_t float16_val = canardConvertNativeFloatToFloat16(msg->speed);
 8003dc8:	687b      	ldr	r3, [r7, #4]
 8003dca:	edd3 7a03 	vldr	s15, [r3, #12]
 8003dce:	eeb0 0a67 	vmov.f32	s0, s15
 8003dd2:	f7fd fced 	bl	80017b0 <canardConvertNativeFloatToFloat16>
 8003dd6:	4603      	mov	r3, r0
 8003dd8:	827b      	strh	r3, [r7, #18]
        canardEncodeScalar(buffer, *bit_ofs, 16, &float16_val);
 8003dda:	68bb      	ldr	r3, [r7, #8]
 8003ddc:	6819      	ldr	r1, [r3, #0]
 8003dde:	f107 0312 	add.w	r3, r7, #18
 8003de2:	2210      	movs	r2, #16
 8003de4:	68f8      	ldr	r0, [r7, #12]
 8003de6:	f7fd fc3c 	bl	8001662 <canardEncodeScalar>
    }

    *bit_ofs += 16;
 8003dea:	68bb      	ldr	r3, [r7, #8]
 8003dec:	681b      	ldr	r3, [r3, #0]
 8003dee:	f103 0210 	add.w	r2, r3, #16
 8003df2:	68bb      	ldr	r3, [r7, #8]
 8003df4:	601a      	str	r2, [r3, #0]





    *bit_ofs += 1;
 8003df6:	68bb      	ldr	r3, [r7, #8]
 8003df8:	681b      	ldr	r3, [r3, #0]
 8003dfa:	1c5a      	adds	r2, r3, #1
 8003dfc:	68bb      	ldr	r3, [r7, #8]
 8003dfe:	601a      	str	r2, [r3, #0]





    canardEncodeScalar(buffer, *bit_ofs, 7, &msg->power_rating_pct);
 8003e00:	68bb      	ldr	r3, [r7, #8]
 8003e02:	6819      	ldr	r1, [r3, #0]
 8003e04:	687b      	ldr	r3, [r7, #4]
 8003e06:	3310      	adds	r3, #16
 8003e08:	2207      	movs	r2, #7
 8003e0a:	68f8      	ldr	r0, [r7, #12]
 8003e0c:	f7fd fc29 	bl	8001662 <canardEncodeScalar>

    *bit_ofs += 7;
 8003e10:	68bb      	ldr	r3, [r7, #8]
 8003e12:	681b      	ldr	r3, [r3, #0]
 8003e14:	1dda      	adds	r2, r3, #7
 8003e16:	68bb      	ldr	r3, [r7, #8]
 8003e18:	601a      	str	r2, [r3, #0]





}
 8003e1a:	bf00      	nop
 8003e1c:	3718      	adds	r7, #24
 8003e1e:	46bd      	mov	sp, r7
 8003e20:	bd80      	pop	{r7, pc}

08003e22 <uavcan_equipment_actuator_Status_encode>:

uint32_t uavcan_equipment_actuator_Status_encode(struct uavcan_equipment_actuator_Status* msg, uint8_t* buffer
#if CANARD_ENABLE_TAO_OPTION
    , bool tao
#endif
) {
 8003e22:	b580      	push	{r7, lr}
 8003e24:	b084      	sub	sp, #16
 8003e26:	af00      	add	r7, sp, #0
 8003e28:	6078      	str	r0, [r7, #4]
 8003e2a:	6039      	str	r1, [r7, #0]
    uint32_t bit_ofs = 0;
 8003e2c:	2300      	movs	r3, #0
 8003e2e:	60fb      	str	r3, [r7, #12]
    memset(buffer, 0, UAVCAN_EQUIPMENT_ACTUATOR_STATUS_MAX_SIZE);
 8003e30:	2208      	movs	r2, #8
 8003e32:	2100      	movs	r1, #0
 8003e34:	6838      	ldr	r0, [r7, #0]
 8003e36:	f003 fd23 	bl	8007880 <memset>
    _uavcan_equipment_actuator_Status_encode(buffer, &bit_ofs, msg, 
 8003e3a:	f107 010c 	add.w	r1, r7, #12
 8003e3e:	2301      	movs	r3, #1
 8003e40:	687a      	ldr	r2, [r7, #4]
 8003e42:	6838      	ldr	r0, [r7, #0]
 8003e44:	f7ff ff7e 	bl	8003d44 <_uavcan_equipment_actuator_Status_encode>
    tao
#else
    true
#endif
    );
    return ((bit_ofs+7)/8);
 8003e48:	68fb      	ldr	r3, [r7, #12]
 8003e4a:	3307      	adds	r3, #7
 8003e4c:	08db      	lsrs	r3, r3, #3
}
 8003e4e:	4618      	mov	r0, r3
 8003e50:	3710      	adds	r7, #16
 8003e52:	46bd      	mov	sp, r7
 8003e54:	bd80      	pop	{r7, pc}

08003e56 <_uavcan_protocol_HardwareVersion_encode>:

#if defined(CANARD_DSDLC_INTERNAL)

static inline void _uavcan_protocol_HardwareVersion_encode(uint8_t* buffer, uint32_t* bit_ofs, struct uavcan_protocol_HardwareVersion* msg, bool tao);
static inline bool _uavcan_protocol_HardwareVersion_decode(const CanardRxTransfer* transfer, uint32_t* bit_ofs, struct uavcan_protocol_HardwareVersion* msg, bool tao);
void _uavcan_protocol_HardwareVersion_encode(uint8_t* buffer, uint32_t* bit_ofs, struct uavcan_protocol_HardwareVersion* msg, bool tao) {
 8003e56:	b580      	push	{r7, lr}
 8003e58:	b088      	sub	sp, #32
 8003e5a:	af00      	add	r7, sp, #0
 8003e5c:	60f8      	str	r0, [r7, #12]
 8003e5e:	60b9      	str	r1, [r7, #8]
 8003e60:	607a      	str	r2, [r7, #4]
 8003e62:	70fb      	strb	r3, [r7, #3]





    canardEncodeScalar(buffer, *bit_ofs, 8, &msg->major);
 8003e64:	68bb      	ldr	r3, [r7, #8]
 8003e66:	6819      	ldr	r1, [r3, #0]
 8003e68:	687b      	ldr	r3, [r7, #4]
 8003e6a:	2208      	movs	r2, #8
 8003e6c:	68f8      	ldr	r0, [r7, #12]
 8003e6e:	f7fd fbf8 	bl	8001662 <canardEncodeScalar>

    *bit_ofs += 8;
 8003e72:	68bb      	ldr	r3, [r7, #8]
 8003e74:	681b      	ldr	r3, [r3, #0]
 8003e76:	f103 0208 	add.w	r2, r3, #8
 8003e7a:	68bb      	ldr	r3, [r7, #8]
 8003e7c:	601a      	str	r2, [r3, #0]





    canardEncodeScalar(buffer, *bit_ofs, 8, &msg->minor);
 8003e7e:	68bb      	ldr	r3, [r7, #8]
 8003e80:	6819      	ldr	r1, [r3, #0]
 8003e82:	687b      	ldr	r3, [r7, #4]
 8003e84:	3301      	adds	r3, #1
 8003e86:	2208      	movs	r2, #8
 8003e88:	68f8      	ldr	r0, [r7, #12]
 8003e8a:	f7fd fbea 	bl	8001662 <canardEncodeScalar>

    *bit_ofs += 8;
 8003e8e:	68bb      	ldr	r3, [r7, #8]
 8003e90:	681b      	ldr	r3, [r3, #0]
 8003e92:	f103 0208 	add.w	r2, r3, #8
 8003e96:	68bb      	ldr	r3, [r7, #8]
 8003e98:	601a      	str	r2, [r3, #0]





    for (size_t i=0; i < 16; i++) {
 8003e9a:	2300      	movs	r3, #0
 8003e9c:	61fb      	str	r3, [r7, #28]
 8003e9e:	e012      	b.n	8003ec6 <_uavcan_protocol_HardwareVersion_encode+0x70>




        canardEncodeScalar(buffer, *bit_ofs, 8, &msg->unique_id[i]);
 8003ea0:	68bb      	ldr	r3, [r7, #8]
 8003ea2:	6819      	ldr	r1, [r3, #0]
 8003ea4:	687a      	ldr	r2, [r7, #4]
 8003ea6:	69fb      	ldr	r3, [r7, #28]
 8003ea8:	4413      	add	r3, r2
 8003eaa:	3302      	adds	r3, #2
 8003eac:	2208      	movs	r2, #8
 8003eae:	68f8      	ldr	r0, [r7, #12]
 8003eb0:	f7fd fbd7 	bl	8001662 <canardEncodeScalar>

        *bit_ofs += 8;
 8003eb4:	68bb      	ldr	r3, [r7, #8]
 8003eb6:	681b      	ldr	r3, [r3, #0]
 8003eb8:	f103 0208 	add.w	r2, r3, #8
 8003ebc:	68bb      	ldr	r3, [r7, #8]
 8003ebe:	601a      	str	r2, [r3, #0]
    for (size_t i=0; i < 16; i++) {
 8003ec0:	69fb      	ldr	r3, [r7, #28]
 8003ec2:	3301      	adds	r3, #1
 8003ec4:	61fb      	str	r3, [r7, #28]
 8003ec6:	69fb      	ldr	r3, [r7, #28]
 8003ec8:	2b0f      	cmp	r3, #15
 8003eca:	d9e9      	bls.n	8003ea0 <_uavcan_protocol_HardwareVersion_encode+0x4a>





    if (!tao) {
 8003ecc:	78fb      	ldrb	r3, [r7, #3]
 8003ece:	f083 0301 	eor.w	r3, r3, #1
 8003ed2:	b2db      	uxtb	r3, r3
 8003ed4:	2b00      	cmp	r3, #0
 8003ed6:	d00d      	beq.n	8003ef4 <_uavcan_protocol_HardwareVersion_encode+0x9e>


        canardEncodeScalar(buffer, *bit_ofs, 8, &msg->certificate_of_authenticity.len);
 8003ed8:	68bb      	ldr	r3, [r7, #8]
 8003eda:	6819      	ldr	r1, [r3, #0]
 8003edc:	687b      	ldr	r3, [r7, #4]
 8003ede:	3312      	adds	r3, #18
 8003ee0:	2208      	movs	r2, #8
 8003ee2:	68f8      	ldr	r0, [r7, #12]
 8003ee4:	f7fd fbbd 	bl	8001662 <canardEncodeScalar>
        *bit_ofs += 8;
 8003ee8:	68bb      	ldr	r3, [r7, #8]
 8003eea:	681b      	ldr	r3, [r3, #0]
 8003eec:	f103 0208 	add.w	r2, r3, #8
 8003ef0:	68bb      	ldr	r3, [r7, #8]
 8003ef2:	601a      	str	r2, [r3, #0]

    }

#pragma GCC diagnostic push
#pragma GCC diagnostic ignored "-Wtype-limits"
    const size_t certificate_of_authenticity_len = msg->certificate_of_authenticity.len > 255 ? 255 : msg->certificate_of_authenticity.len;
 8003ef4:	687b      	ldr	r3, [r7, #4]
 8003ef6:	7c9b      	ldrb	r3, [r3, #18]
 8003ef8:	617b      	str	r3, [r7, #20]
#pragma GCC diagnostic pop
    for (size_t i=0; i < certificate_of_authenticity_len; i++) {
 8003efa:	2300      	movs	r3, #0
 8003efc:	61bb      	str	r3, [r7, #24]
 8003efe:	e013      	b.n	8003f28 <_uavcan_protocol_HardwareVersion_encode+0xd2>




        canardEncodeScalar(buffer, *bit_ofs, 8, &msg->certificate_of_authenticity.data[i]);
 8003f00:	68bb      	ldr	r3, [r7, #8]
 8003f02:	6819      	ldr	r1, [r3, #0]
 8003f04:	69bb      	ldr	r3, [r7, #24]
 8003f06:	3310      	adds	r3, #16
 8003f08:	687a      	ldr	r2, [r7, #4]
 8003f0a:	4413      	add	r3, r2
 8003f0c:	3303      	adds	r3, #3
 8003f0e:	2208      	movs	r2, #8
 8003f10:	68f8      	ldr	r0, [r7, #12]
 8003f12:	f7fd fba6 	bl	8001662 <canardEncodeScalar>

        *bit_ofs += 8;
 8003f16:	68bb      	ldr	r3, [r7, #8]
 8003f18:	681b      	ldr	r3, [r3, #0]
 8003f1a:	f103 0208 	add.w	r2, r3, #8
 8003f1e:	68bb      	ldr	r3, [r7, #8]
 8003f20:	601a      	str	r2, [r3, #0]
    for (size_t i=0; i < certificate_of_authenticity_len; i++) {
 8003f22:	69bb      	ldr	r3, [r7, #24]
 8003f24:	3301      	adds	r3, #1
 8003f26:	61bb      	str	r3, [r7, #24]
 8003f28:	69ba      	ldr	r2, [r7, #24]
 8003f2a:	697b      	ldr	r3, [r7, #20]
 8003f2c:	429a      	cmp	r2, r3
 8003f2e:	d3e7      	bcc.n	8003f00 <_uavcan_protocol_HardwareVersion_encode+0xaa>





}
 8003f30:	bf00      	nop
 8003f32:	bf00      	nop
 8003f34:	3720      	adds	r7, #32
 8003f36:	46bd      	mov	sp, r7
 8003f38:	bd80      	pop	{r7, pc}

08003f3a <_uavcan_protocol_NodeStatus_encode>:

#if defined(CANARD_DSDLC_INTERNAL)

static inline void _uavcan_protocol_NodeStatus_encode(uint8_t* buffer, uint32_t* bit_ofs, struct uavcan_protocol_NodeStatus* msg, bool tao);
static inline bool _uavcan_protocol_NodeStatus_decode(const CanardRxTransfer* transfer, uint32_t* bit_ofs, struct uavcan_protocol_NodeStatus* msg, bool tao);
void _uavcan_protocol_NodeStatus_encode(uint8_t* buffer, uint32_t* bit_ofs, struct uavcan_protocol_NodeStatus* msg, bool tao) {
 8003f3a:	b580      	push	{r7, lr}
 8003f3c:	b084      	sub	sp, #16
 8003f3e:	af00      	add	r7, sp, #0
 8003f40:	60f8      	str	r0, [r7, #12]
 8003f42:	60b9      	str	r1, [r7, #8]
 8003f44:	607a      	str	r2, [r7, #4]
 8003f46:	70fb      	strb	r3, [r7, #3]





    canardEncodeScalar(buffer, *bit_ofs, 32, &msg->uptime_sec);
 8003f48:	68bb      	ldr	r3, [r7, #8]
 8003f4a:	6819      	ldr	r1, [r3, #0]
 8003f4c:	687b      	ldr	r3, [r7, #4]
 8003f4e:	2220      	movs	r2, #32
 8003f50:	68f8      	ldr	r0, [r7, #12]
 8003f52:	f7fd fb86 	bl	8001662 <canardEncodeScalar>

    *bit_ofs += 32;
 8003f56:	68bb      	ldr	r3, [r7, #8]
 8003f58:	681b      	ldr	r3, [r3, #0]
 8003f5a:	f103 0220 	add.w	r2, r3, #32
 8003f5e:	68bb      	ldr	r3, [r7, #8]
 8003f60:	601a      	str	r2, [r3, #0]





    canardEncodeScalar(buffer, *bit_ofs, 2, &msg->health);
 8003f62:	68bb      	ldr	r3, [r7, #8]
 8003f64:	6819      	ldr	r1, [r3, #0]
 8003f66:	687b      	ldr	r3, [r7, #4]
 8003f68:	3304      	adds	r3, #4
 8003f6a:	2202      	movs	r2, #2
 8003f6c:	68f8      	ldr	r0, [r7, #12]
 8003f6e:	f7fd fb78 	bl	8001662 <canardEncodeScalar>

    *bit_ofs += 2;
 8003f72:	68bb      	ldr	r3, [r7, #8]
 8003f74:	681b      	ldr	r3, [r3, #0]
 8003f76:	1c9a      	adds	r2, r3, #2
 8003f78:	68bb      	ldr	r3, [r7, #8]
 8003f7a:	601a      	str	r2, [r3, #0]





    canardEncodeScalar(buffer, *bit_ofs, 3, &msg->mode);
 8003f7c:	68bb      	ldr	r3, [r7, #8]
 8003f7e:	6819      	ldr	r1, [r3, #0]
 8003f80:	687b      	ldr	r3, [r7, #4]
 8003f82:	3305      	adds	r3, #5
 8003f84:	2203      	movs	r2, #3
 8003f86:	68f8      	ldr	r0, [r7, #12]
 8003f88:	f7fd fb6b 	bl	8001662 <canardEncodeScalar>

    *bit_ofs += 3;
 8003f8c:	68bb      	ldr	r3, [r7, #8]
 8003f8e:	681b      	ldr	r3, [r3, #0]
 8003f90:	1cda      	adds	r2, r3, #3
 8003f92:	68bb      	ldr	r3, [r7, #8]
 8003f94:	601a      	str	r2, [r3, #0]





    canardEncodeScalar(buffer, *bit_ofs, 3, &msg->sub_mode);
 8003f96:	68bb      	ldr	r3, [r7, #8]
 8003f98:	6819      	ldr	r1, [r3, #0]
 8003f9a:	687b      	ldr	r3, [r7, #4]
 8003f9c:	3306      	adds	r3, #6
 8003f9e:	2203      	movs	r2, #3
 8003fa0:	68f8      	ldr	r0, [r7, #12]
 8003fa2:	f7fd fb5e 	bl	8001662 <canardEncodeScalar>

    *bit_ofs += 3;
 8003fa6:	68bb      	ldr	r3, [r7, #8]
 8003fa8:	681b      	ldr	r3, [r3, #0]
 8003faa:	1cda      	adds	r2, r3, #3
 8003fac:	68bb      	ldr	r3, [r7, #8]
 8003fae:	601a      	str	r2, [r3, #0]





    canardEncodeScalar(buffer, *bit_ofs, 16, &msg->vendor_specific_status_code);
 8003fb0:	68bb      	ldr	r3, [r7, #8]
 8003fb2:	6819      	ldr	r1, [r3, #0]
 8003fb4:	687b      	ldr	r3, [r7, #4]
 8003fb6:	3308      	adds	r3, #8
 8003fb8:	2210      	movs	r2, #16
 8003fba:	68f8      	ldr	r0, [r7, #12]
 8003fbc:	f7fd fb51 	bl	8001662 <canardEncodeScalar>

    *bit_ofs += 16;
 8003fc0:	68bb      	ldr	r3, [r7, #8]
 8003fc2:	681b      	ldr	r3, [r3, #0]
 8003fc4:	f103 0210 	add.w	r2, r3, #16
 8003fc8:	68bb      	ldr	r3, [r7, #8]
 8003fca:	601a      	str	r2, [r3, #0]





}
 8003fcc:	bf00      	nop
 8003fce:	3710      	adds	r7, #16
 8003fd0:	46bd      	mov	sp, r7
 8003fd2:	bd80      	pop	{r7, pc}

08003fd4 <_uavcan_protocol_SoftwareVersion_encode>:

#if defined(CANARD_DSDLC_INTERNAL)

static inline void _uavcan_protocol_SoftwareVersion_encode(uint8_t* buffer, uint32_t* bit_ofs, struct uavcan_protocol_SoftwareVersion* msg, bool tao);
static inline bool _uavcan_protocol_SoftwareVersion_decode(const CanardRxTransfer* transfer, uint32_t* bit_ofs, struct uavcan_protocol_SoftwareVersion* msg, bool tao);
void _uavcan_protocol_SoftwareVersion_encode(uint8_t* buffer, uint32_t* bit_ofs, struct uavcan_protocol_SoftwareVersion* msg, bool tao) {
 8003fd4:	b580      	push	{r7, lr}
 8003fd6:	b084      	sub	sp, #16
 8003fd8:	af00      	add	r7, sp, #0
 8003fda:	60f8      	str	r0, [r7, #12]
 8003fdc:	60b9      	str	r1, [r7, #8]
 8003fde:	607a      	str	r2, [r7, #4]
 8003fe0:	70fb      	strb	r3, [r7, #3]





    canardEncodeScalar(buffer, *bit_ofs, 8, &msg->major);
 8003fe2:	68bb      	ldr	r3, [r7, #8]
 8003fe4:	6819      	ldr	r1, [r3, #0]
 8003fe6:	687b      	ldr	r3, [r7, #4]
 8003fe8:	2208      	movs	r2, #8
 8003fea:	68f8      	ldr	r0, [r7, #12]
 8003fec:	f7fd fb39 	bl	8001662 <canardEncodeScalar>

    *bit_ofs += 8;
 8003ff0:	68bb      	ldr	r3, [r7, #8]
 8003ff2:	681b      	ldr	r3, [r3, #0]
 8003ff4:	f103 0208 	add.w	r2, r3, #8
 8003ff8:	68bb      	ldr	r3, [r7, #8]
 8003ffa:	601a      	str	r2, [r3, #0]





    canardEncodeScalar(buffer, *bit_ofs, 8, &msg->minor);
 8003ffc:	68bb      	ldr	r3, [r7, #8]
 8003ffe:	6819      	ldr	r1, [r3, #0]
 8004000:	687b      	ldr	r3, [r7, #4]
 8004002:	3301      	adds	r3, #1
 8004004:	2208      	movs	r2, #8
 8004006:	68f8      	ldr	r0, [r7, #12]
 8004008:	f7fd fb2b 	bl	8001662 <canardEncodeScalar>

    *bit_ofs += 8;
 800400c:	68bb      	ldr	r3, [r7, #8]
 800400e:	681b      	ldr	r3, [r3, #0]
 8004010:	f103 0208 	add.w	r2, r3, #8
 8004014:	68bb      	ldr	r3, [r7, #8]
 8004016:	601a      	str	r2, [r3, #0]





    canardEncodeScalar(buffer, *bit_ofs, 8, &msg->optional_field_flags);
 8004018:	68bb      	ldr	r3, [r7, #8]
 800401a:	6819      	ldr	r1, [r3, #0]
 800401c:	687b      	ldr	r3, [r7, #4]
 800401e:	3302      	adds	r3, #2
 8004020:	2208      	movs	r2, #8
 8004022:	68f8      	ldr	r0, [r7, #12]
 8004024:	f7fd fb1d 	bl	8001662 <canardEncodeScalar>

    *bit_ofs += 8;
 8004028:	68bb      	ldr	r3, [r7, #8]
 800402a:	681b      	ldr	r3, [r3, #0]
 800402c:	f103 0208 	add.w	r2, r3, #8
 8004030:	68bb      	ldr	r3, [r7, #8]
 8004032:	601a      	str	r2, [r3, #0]





    canardEncodeScalar(buffer, *bit_ofs, 32, &msg->vcs_commit);
 8004034:	68bb      	ldr	r3, [r7, #8]
 8004036:	6819      	ldr	r1, [r3, #0]
 8004038:	687b      	ldr	r3, [r7, #4]
 800403a:	3304      	adds	r3, #4
 800403c:	2220      	movs	r2, #32
 800403e:	68f8      	ldr	r0, [r7, #12]
 8004040:	f7fd fb0f 	bl	8001662 <canardEncodeScalar>

    *bit_ofs += 32;
 8004044:	68bb      	ldr	r3, [r7, #8]
 8004046:	681b      	ldr	r3, [r3, #0]
 8004048:	f103 0220 	add.w	r2, r3, #32
 800404c:	68bb      	ldr	r3, [r7, #8]
 800404e:	601a      	str	r2, [r3, #0]





    canardEncodeScalar(buffer, *bit_ofs, 64, &msg->image_crc);
 8004050:	68bb      	ldr	r3, [r7, #8]
 8004052:	6819      	ldr	r1, [r3, #0]
 8004054:	687b      	ldr	r3, [r7, #4]
 8004056:	3308      	adds	r3, #8
 8004058:	2240      	movs	r2, #64	@ 0x40
 800405a:	68f8      	ldr	r0, [r7, #12]
 800405c:	f7fd fb01 	bl	8001662 <canardEncodeScalar>

    *bit_ofs += 64;
 8004060:	68bb      	ldr	r3, [r7, #8]
 8004062:	681b      	ldr	r3, [r3, #0]
 8004064:	f103 0240 	add.w	r2, r3, #64	@ 0x40
 8004068:	68bb      	ldr	r3, [r7, #8]
 800406a:	601a      	str	r2, [r3, #0]





}
 800406c:	bf00      	nop
 800406e:	3710      	adds	r7, #16
 8004070:	46bd      	mov	sp, r7
 8004072:	bd80      	pop	{r7, pc}

08004074 <_uavcan_protocol_GetNodeInfoResponse_encode>:

#if defined(CANARD_DSDLC_INTERNAL)

static inline void _uavcan_protocol_GetNodeInfoResponse_encode(uint8_t* buffer, uint32_t* bit_ofs, struct uavcan_protocol_GetNodeInfoResponse* msg, bool tao);
static inline bool _uavcan_protocol_GetNodeInfoResponse_decode(const CanardRxTransfer* transfer, uint32_t* bit_ofs, struct uavcan_protocol_GetNodeInfoResponse* msg, bool tao);
void _uavcan_protocol_GetNodeInfoResponse_encode(uint8_t* buffer, uint32_t* bit_ofs, struct uavcan_protocol_GetNodeInfoResponse* msg, bool tao) {
 8004074:	b580      	push	{r7, lr}
 8004076:	b086      	sub	sp, #24
 8004078:	af00      	add	r7, sp, #0
 800407a:	60f8      	str	r0, [r7, #12]
 800407c:	60b9      	str	r1, [r7, #8]
 800407e:	607a      	str	r2, [r7, #4]
 8004080:	70fb      	strb	r3, [r7, #3]





    _uavcan_protocol_NodeStatus_encode(buffer, bit_ofs, &msg->status, false);
 8004082:	687a      	ldr	r2, [r7, #4]
 8004084:	2300      	movs	r3, #0
 8004086:	68b9      	ldr	r1, [r7, #8]
 8004088:	68f8      	ldr	r0, [r7, #12]
 800408a:	f7ff ff56 	bl	8003f3a <_uavcan_protocol_NodeStatus_encode>





    _uavcan_protocol_SoftwareVersion_encode(buffer, bit_ofs, &msg->software_version, false);
 800408e:	687b      	ldr	r3, [r7, #4]
 8004090:	f103 0210 	add.w	r2, r3, #16
 8004094:	2300      	movs	r3, #0
 8004096:	68b9      	ldr	r1, [r7, #8]
 8004098:	68f8      	ldr	r0, [r7, #12]
 800409a:	f7ff ff9b 	bl	8003fd4 <_uavcan_protocol_SoftwareVersion_encode>





    _uavcan_protocol_HardwareVersion_encode(buffer, bit_ofs, &msg->hardware_version, false);
 800409e:	687b      	ldr	r3, [r7, #4]
 80040a0:	f103 0220 	add.w	r2, r3, #32
 80040a4:	2300      	movs	r3, #0
 80040a6:	68b9      	ldr	r1, [r7, #8]
 80040a8:	68f8      	ldr	r0, [r7, #12]
 80040aa:	f7ff fed4 	bl	8003e56 <_uavcan_protocol_HardwareVersion_encode>





    if (!tao) {
 80040ae:	78fb      	ldrb	r3, [r7, #3]
 80040b0:	f083 0301 	eor.w	r3, r3, #1
 80040b4:	b2db      	uxtb	r3, r3
 80040b6:	2b00      	cmp	r3, #0
 80040b8:	d00d      	beq.n	80040d6 <_uavcan_protocol_GetNodeInfoResponse_encode+0x62>


        canardEncodeScalar(buffer, *bit_ofs, 7, &msg->name.len);
 80040ba:	68bb      	ldr	r3, [r7, #8]
 80040bc:	6819      	ldr	r1, [r3, #0]
 80040be:	687b      	ldr	r3, [r7, #4]
 80040c0:	f503 7399 	add.w	r3, r3, #306	@ 0x132
 80040c4:	2207      	movs	r2, #7
 80040c6:	68f8      	ldr	r0, [r7, #12]
 80040c8:	f7fd facb 	bl	8001662 <canardEncodeScalar>
        *bit_ofs += 7;
 80040cc:	68bb      	ldr	r3, [r7, #8]
 80040ce:	681b      	ldr	r3, [r3, #0]
 80040d0:	1dda      	adds	r2, r3, #7
 80040d2:	68bb      	ldr	r3, [r7, #8]
 80040d4:	601a      	str	r2, [r3, #0]

    }

#pragma GCC diagnostic push
#pragma GCC diagnostic ignored "-Wtype-limits"
    const size_t name_len = msg->name.len > 80 ? 80 : msg->name.len;
 80040d6:	687b      	ldr	r3, [r7, #4]
 80040d8:	f893 3132 	ldrb.w	r3, [r3, #306]	@ 0x132
 80040dc:	2b50      	cmp	r3, #80	@ 0x50
 80040de:	bf28      	it	cs
 80040e0:	2350      	movcs	r3, #80	@ 0x50
 80040e2:	b2db      	uxtb	r3, r3
 80040e4:	613b      	str	r3, [r7, #16]
#pragma GCC diagnostic pop
    for (size_t i=0; i < name_len; i++) {
 80040e6:	2300      	movs	r3, #0
 80040e8:	617b      	str	r3, [r7, #20]
 80040ea:	e014      	b.n	8004116 <_uavcan_protocol_GetNodeInfoResponse_encode+0xa2>




        canardEncodeScalar(buffer, *bit_ofs, 8, &msg->name.data[i]);
 80040ec:	68bb      	ldr	r3, [r7, #8]
 80040ee:	6819      	ldr	r1, [r3, #0]
 80040f0:	697b      	ldr	r3, [r7, #20]
 80040f2:	f503 7398 	add.w	r3, r3, #304	@ 0x130
 80040f6:	687a      	ldr	r2, [r7, #4]
 80040f8:	4413      	add	r3, r2
 80040fa:	3303      	adds	r3, #3
 80040fc:	2208      	movs	r2, #8
 80040fe:	68f8      	ldr	r0, [r7, #12]
 8004100:	f7fd faaf 	bl	8001662 <canardEncodeScalar>

        *bit_ofs += 8;
 8004104:	68bb      	ldr	r3, [r7, #8]
 8004106:	681b      	ldr	r3, [r3, #0]
 8004108:	f103 0208 	add.w	r2, r3, #8
 800410c:	68bb      	ldr	r3, [r7, #8]
 800410e:	601a      	str	r2, [r3, #0]
    for (size_t i=0; i < name_len; i++) {
 8004110:	697b      	ldr	r3, [r7, #20]
 8004112:	3301      	adds	r3, #1
 8004114:	617b      	str	r3, [r7, #20]
 8004116:	697a      	ldr	r2, [r7, #20]
 8004118:	693b      	ldr	r3, [r7, #16]
 800411a:	429a      	cmp	r2, r3
 800411c:	d3e6      	bcc.n	80040ec <_uavcan_protocol_GetNodeInfoResponse_encode+0x78>





}
 800411e:	bf00      	nop
 8004120:	bf00      	nop
 8004122:	3718      	adds	r7, #24
 8004124:	46bd      	mov	sp, r7
 8004126:	bd80      	pop	{r7, pc}

08004128 <uavcan_protocol_GetNodeInfoResponse_encode>:

uint32_t uavcan_protocol_GetNodeInfoResponse_encode(struct uavcan_protocol_GetNodeInfoResponse* msg, uint8_t* buffer
#if CANARD_ENABLE_TAO_OPTION
    , bool tao
#endif
) {
 8004128:	b580      	push	{r7, lr}
 800412a:	b084      	sub	sp, #16
 800412c:	af00      	add	r7, sp, #0
 800412e:	6078      	str	r0, [r7, #4]
 8004130:	6039      	str	r1, [r7, #0]
    uint32_t bit_ofs = 0;
 8004132:	2300      	movs	r3, #0
 8004134:	60fb      	str	r3, [r7, #12]
    memset(buffer, 0, UAVCAN_PROTOCOL_GETNODEINFO_RESPONSE_MAX_SIZE);
 8004136:	f240 1279 	movw	r2, #377	@ 0x179
 800413a:	2100      	movs	r1, #0
 800413c:	6838      	ldr	r0, [r7, #0]
 800413e:	f003 fb9f 	bl	8007880 <memset>
    _uavcan_protocol_GetNodeInfoResponse_encode(buffer, &bit_ofs, msg, 
 8004142:	f107 010c 	add.w	r1, r7, #12
 8004146:	2301      	movs	r3, #1
 8004148:	687a      	ldr	r2, [r7, #4]
 800414a:	6838      	ldr	r0, [r7, #0]
 800414c:	f7ff ff92 	bl	8004074 <_uavcan_protocol_GetNodeInfoResponse_encode>
    tao
#else
    true
#endif
    );
    return ((bit_ofs+7)/8);
 8004150:	68fb      	ldr	r3, [r7, #12]
 8004152:	3307      	adds	r3, #7
 8004154:	08db      	lsrs	r3, r3, #3
}
 8004156:	4618      	mov	r0, r3
 8004158:	3710      	adds	r7, #16
 800415a:	46bd      	mov	sp, r7
 800415c:	bd80      	pop	{r7, pc}

0800415e <_uavcan_protocol_NodeStatus_encode>:

#if defined(CANARD_DSDLC_INTERNAL)

static inline void _uavcan_protocol_NodeStatus_encode(uint8_t* buffer, uint32_t* bit_ofs, struct uavcan_protocol_NodeStatus* msg, bool tao);
static inline bool _uavcan_protocol_NodeStatus_decode(const CanardRxTransfer* transfer, uint32_t* bit_ofs, struct uavcan_protocol_NodeStatus* msg, bool tao);
void _uavcan_protocol_NodeStatus_encode(uint8_t* buffer, uint32_t* bit_ofs, struct uavcan_protocol_NodeStatus* msg, bool tao) {
 800415e:	b580      	push	{r7, lr}
 8004160:	b084      	sub	sp, #16
 8004162:	af00      	add	r7, sp, #0
 8004164:	60f8      	str	r0, [r7, #12]
 8004166:	60b9      	str	r1, [r7, #8]
 8004168:	607a      	str	r2, [r7, #4]
 800416a:	70fb      	strb	r3, [r7, #3]





    canardEncodeScalar(buffer, *bit_ofs, 32, &msg->uptime_sec);
 800416c:	68bb      	ldr	r3, [r7, #8]
 800416e:	6819      	ldr	r1, [r3, #0]
 8004170:	687b      	ldr	r3, [r7, #4]
 8004172:	2220      	movs	r2, #32
 8004174:	68f8      	ldr	r0, [r7, #12]
 8004176:	f7fd fa74 	bl	8001662 <canardEncodeScalar>

    *bit_ofs += 32;
 800417a:	68bb      	ldr	r3, [r7, #8]
 800417c:	681b      	ldr	r3, [r3, #0]
 800417e:	f103 0220 	add.w	r2, r3, #32
 8004182:	68bb      	ldr	r3, [r7, #8]
 8004184:	601a      	str	r2, [r3, #0]





    canardEncodeScalar(buffer, *bit_ofs, 2, &msg->health);
 8004186:	68bb      	ldr	r3, [r7, #8]
 8004188:	6819      	ldr	r1, [r3, #0]
 800418a:	687b      	ldr	r3, [r7, #4]
 800418c:	3304      	adds	r3, #4
 800418e:	2202      	movs	r2, #2
 8004190:	68f8      	ldr	r0, [r7, #12]
 8004192:	f7fd fa66 	bl	8001662 <canardEncodeScalar>

    *bit_ofs += 2;
 8004196:	68bb      	ldr	r3, [r7, #8]
 8004198:	681b      	ldr	r3, [r3, #0]
 800419a:	1c9a      	adds	r2, r3, #2
 800419c:	68bb      	ldr	r3, [r7, #8]
 800419e:	601a      	str	r2, [r3, #0]





    canardEncodeScalar(buffer, *bit_ofs, 3, &msg->mode);
 80041a0:	68bb      	ldr	r3, [r7, #8]
 80041a2:	6819      	ldr	r1, [r3, #0]
 80041a4:	687b      	ldr	r3, [r7, #4]
 80041a6:	3305      	adds	r3, #5
 80041a8:	2203      	movs	r2, #3
 80041aa:	68f8      	ldr	r0, [r7, #12]
 80041ac:	f7fd fa59 	bl	8001662 <canardEncodeScalar>

    *bit_ofs += 3;
 80041b0:	68bb      	ldr	r3, [r7, #8]
 80041b2:	681b      	ldr	r3, [r3, #0]
 80041b4:	1cda      	adds	r2, r3, #3
 80041b6:	68bb      	ldr	r3, [r7, #8]
 80041b8:	601a      	str	r2, [r3, #0]





    canardEncodeScalar(buffer, *bit_ofs, 3, &msg->sub_mode);
 80041ba:	68bb      	ldr	r3, [r7, #8]
 80041bc:	6819      	ldr	r1, [r3, #0]
 80041be:	687b      	ldr	r3, [r7, #4]
 80041c0:	3306      	adds	r3, #6
 80041c2:	2203      	movs	r2, #3
 80041c4:	68f8      	ldr	r0, [r7, #12]
 80041c6:	f7fd fa4c 	bl	8001662 <canardEncodeScalar>

    *bit_ofs += 3;
 80041ca:	68bb      	ldr	r3, [r7, #8]
 80041cc:	681b      	ldr	r3, [r3, #0]
 80041ce:	1cda      	adds	r2, r3, #3
 80041d0:	68bb      	ldr	r3, [r7, #8]
 80041d2:	601a      	str	r2, [r3, #0]





    canardEncodeScalar(buffer, *bit_ofs, 16, &msg->vendor_specific_status_code);
 80041d4:	68bb      	ldr	r3, [r7, #8]
 80041d6:	6819      	ldr	r1, [r3, #0]
 80041d8:	687b      	ldr	r3, [r7, #4]
 80041da:	3308      	adds	r3, #8
 80041dc:	2210      	movs	r2, #16
 80041de:	68f8      	ldr	r0, [r7, #12]
 80041e0:	f7fd fa3f 	bl	8001662 <canardEncodeScalar>

    *bit_ofs += 16;
 80041e4:	68bb      	ldr	r3, [r7, #8]
 80041e6:	681b      	ldr	r3, [r3, #0]
 80041e8:	f103 0210 	add.w	r2, r3, #16
 80041ec:	68bb      	ldr	r3, [r7, #8]
 80041ee:	601a      	str	r2, [r3, #0]





}
 80041f0:	bf00      	nop
 80041f2:	3710      	adds	r7, #16
 80041f4:	46bd      	mov	sp, r7
 80041f6:	bd80      	pop	{r7, pc}

080041f8 <_uavcan_protocol_NodeStatus_decode>:

/*
 decode uavcan_protocol_NodeStatus, return true on failure, false on success
*/
bool _uavcan_protocol_NodeStatus_decode(const CanardRxTransfer* transfer, uint32_t* bit_ofs, struct uavcan_protocol_NodeStatus* msg, bool tao) {
 80041f8:	b580      	push	{r7, lr}
 80041fa:	b086      	sub	sp, #24
 80041fc:	af02      	add	r7, sp, #8
 80041fe:	60f8      	str	r0, [r7, #12]
 8004200:	60b9      	str	r1, [r7, #8]
 8004202:	607a      	str	r2, [r7, #4]
 8004204:	70fb      	strb	r3, [r7, #3]





    canardDecodeScalar(transfer, *bit_ofs, 32, false, &msg->uptime_sec);
 8004206:	68bb      	ldr	r3, [r7, #8]
 8004208:	6819      	ldr	r1, [r3, #0]
 800420a:	687b      	ldr	r3, [r7, #4]
 800420c:	9300      	str	r3, [sp, #0]
 800420e:	2300      	movs	r3, #0
 8004210:	2220      	movs	r2, #32
 8004212:	68f8      	ldr	r0, [r7, #12]
 8004214:	f7fd f89c 	bl	8001350 <canardDecodeScalar>

    *bit_ofs += 32;
 8004218:	68bb      	ldr	r3, [r7, #8]
 800421a:	681b      	ldr	r3, [r3, #0]
 800421c:	f103 0220 	add.w	r2, r3, #32
 8004220:	68bb      	ldr	r3, [r7, #8]
 8004222:	601a      	str	r2, [r3, #0]





    canardDecodeScalar(transfer, *bit_ofs, 2, false, &msg->health);
 8004224:	68bb      	ldr	r3, [r7, #8]
 8004226:	6819      	ldr	r1, [r3, #0]
 8004228:	687b      	ldr	r3, [r7, #4]
 800422a:	3304      	adds	r3, #4
 800422c:	9300      	str	r3, [sp, #0]
 800422e:	2300      	movs	r3, #0
 8004230:	2202      	movs	r2, #2
 8004232:	68f8      	ldr	r0, [r7, #12]
 8004234:	f7fd f88c 	bl	8001350 <canardDecodeScalar>

    *bit_ofs += 2;
 8004238:	68bb      	ldr	r3, [r7, #8]
 800423a:	681b      	ldr	r3, [r3, #0]
 800423c:	1c9a      	adds	r2, r3, #2
 800423e:	68bb      	ldr	r3, [r7, #8]
 8004240:	601a      	str	r2, [r3, #0]





    canardDecodeScalar(transfer, *bit_ofs, 3, false, &msg->mode);
 8004242:	68bb      	ldr	r3, [r7, #8]
 8004244:	6819      	ldr	r1, [r3, #0]
 8004246:	687b      	ldr	r3, [r7, #4]
 8004248:	3305      	adds	r3, #5
 800424a:	9300      	str	r3, [sp, #0]
 800424c:	2300      	movs	r3, #0
 800424e:	2203      	movs	r2, #3
 8004250:	68f8      	ldr	r0, [r7, #12]
 8004252:	f7fd f87d 	bl	8001350 <canardDecodeScalar>

    *bit_ofs += 3;
 8004256:	68bb      	ldr	r3, [r7, #8]
 8004258:	681b      	ldr	r3, [r3, #0]
 800425a:	1cda      	adds	r2, r3, #3
 800425c:	68bb      	ldr	r3, [r7, #8]
 800425e:	601a      	str	r2, [r3, #0]





    canardDecodeScalar(transfer, *bit_ofs, 3, false, &msg->sub_mode);
 8004260:	68bb      	ldr	r3, [r7, #8]
 8004262:	6819      	ldr	r1, [r3, #0]
 8004264:	687b      	ldr	r3, [r7, #4]
 8004266:	3306      	adds	r3, #6
 8004268:	9300      	str	r3, [sp, #0]
 800426a:	2300      	movs	r3, #0
 800426c:	2203      	movs	r2, #3
 800426e:	68f8      	ldr	r0, [r7, #12]
 8004270:	f7fd f86e 	bl	8001350 <canardDecodeScalar>

    *bit_ofs += 3;
 8004274:	68bb      	ldr	r3, [r7, #8]
 8004276:	681b      	ldr	r3, [r3, #0]
 8004278:	1cda      	adds	r2, r3, #3
 800427a:	68bb      	ldr	r3, [r7, #8]
 800427c:	601a      	str	r2, [r3, #0]





    canardDecodeScalar(transfer, *bit_ofs, 16, false, &msg->vendor_specific_status_code);
 800427e:	68bb      	ldr	r3, [r7, #8]
 8004280:	6819      	ldr	r1, [r3, #0]
 8004282:	687b      	ldr	r3, [r7, #4]
 8004284:	3308      	adds	r3, #8
 8004286:	9300      	str	r3, [sp, #0]
 8004288:	2300      	movs	r3, #0
 800428a:	2210      	movs	r2, #16
 800428c:	68f8      	ldr	r0, [r7, #12]
 800428e:	f7fd f85f 	bl	8001350 <canardDecodeScalar>

    *bit_ofs += 16;
 8004292:	68bb      	ldr	r3, [r7, #8]
 8004294:	681b      	ldr	r3, [r3, #0]
 8004296:	f103 0210 	add.w	r2, r3, #16
 800429a:	68bb      	ldr	r3, [r7, #8]
 800429c:	601a      	str	r2, [r3, #0]





    return false; /* success */
 800429e:	2300      	movs	r3, #0

}
 80042a0:	4618      	mov	r0, r3
 80042a2:	3710      	adds	r7, #16
 80042a4:	46bd      	mov	sp, r7
 80042a6:	bd80      	pop	{r7, pc}

080042a8 <uavcan_protocol_NodeStatus_encode>:

uint32_t uavcan_protocol_NodeStatus_encode(struct uavcan_protocol_NodeStatus* msg, uint8_t* buffer
#if CANARD_ENABLE_TAO_OPTION
    , bool tao
#endif
) {
 80042a8:	b580      	push	{r7, lr}
 80042aa:	b084      	sub	sp, #16
 80042ac:	af00      	add	r7, sp, #0
 80042ae:	6078      	str	r0, [r7, #4]
 80042b0:	6039      	str	r1, [r7, #0]
    uint32_t bit_ofs = 0;
 80042b2:	2300      	movs	r3, #0
 80042b4:	60fb      	str	r3, [r7, #12]
    memset(buffer, 0, UAVCAN_PROTOCOL_NODESTATUS_MAX_SIZE);
 80042b6:	2207      	movs	r2, #7
 80042b8:	2100      	movs	r1, #0
 80042ba:	6838      	ldr	r0, [r7, #0]
 80042bc:	f003 fae0 	bl	8007880 <memset>
    _uavcan_protocol_NodeStatus_encode(buffer, &bit_ofs, msg, 
 80042c0:	f107 010c 	add.w	r1, r7, #12
 80042c4:	2301      	movs	r3, #1
 80042c6:	687a      	ldr	r2, [r7, #4]
 80042c8:	6838      	ldr	r0, [r7, #0]
 80042ca:	f7ff ff48 	bl	800415e <_uavcan_protocol_NodeStatus_encode>
    tao
#else
    true
#endif
    );
    return ((bit_ofs+7)/8);
 80042ce:	68fb      	ldr	r3, [r7, #12]
 80042d0:	3307      	adds	r3, #7
 80042d2:	08db      	lsrs	r3, r3, #3
}
 80042d4:	4618      	mov	r0, r3
 80042d6:	3710      	adds	r7, #16
 80042d8:	46bd      	mov	sp, r7
 80042da:	bd80      	pop	{r7, pc}

080042dc <uavcan_protocol_NodeStatus_decode>:

/*
  return true if the decode is invalid
 */
bool uavcan_protocol_NodeStatus_decode(const CanardRxTransfer* transfer, struct uavcan_protocol_NodeStatus* msg) {
 80042dc:	b580      	push	{r7, lr}
 80042de:	b084      	sub	sp, #16
 80042e0:	af00      	add	r7, sp, #0
 80042e2:	6078      	str	r0, [r7, #4]
 80042e4:	6039      	str	r1, [r7, #0]
#if CANARD_ENABLE_TAO_OPTION
    if (transfer->tao && (transfer->payload_len > UAVCAN_PROTOCOL_NODESTATUS_MAX_SIZE)) {
        return true; /* invalid payload length */
    }
#endif
    uint32_t bit_ofs = 0;
 80042e6:	2300      	movs	r3, #0
 80042e8:	60bb      	str	r3, [r7, #8]
    if (_uavcan_protocol_NodeStatus_decode(transfer, &bit_ofs, msg,
 80042ea:	f107 0108 	add.w	r1, r7, #8
 80042ee:	2301      	movs	r3, #1
 80042f0:	683a      	ldr	r2, [r7, #0]
 80042f2:	6878      	ldr	r0, [r7, #4]
 80042f4:	f7ff ff80 	bl	80041f8 <_uavcan_protocol_NodeStatus_decode>
 80042f8:	4603      	mov	r3, r0
 80042fa:	2b00      	cmp	r3, #0
 80042fc:	d001      	beq.n	8004302 <uavcan_protocol_NodeStatus_decode+0x26>
    transfer->tao
#else
    true
#endif
    )) {
        return true; /* invalid payload */
 80042fe:	2301      	movs	r3, #1
 8004300:	e00c      	b.n	800431c <uavcan_protocol_NodeStatus_decode+0x40>
    }

    const uint32_t byte_len = (bit_ofs+7U)/8U;
 8004302:	68bb      	ldr	r3, [r7, #8]
 8004304:	3307      	adds	r3, #7
 8004306:	08db      	lsrs	r3, r3, #3
 8004308:	60fb      	str	r3, [r7, #12]
    // we actually have
    if (!transfer->tao) {
        return byte_len > transfer->payload_len;
    }
#endif
    return byte_len != transfer->payload_len;
 800430a:	687b      	ldr	r3, [r7, #4]
 800430c:	8a9b      	ldrh	r3, [r3, #20]
 800430e:	461a      	mov	r2, r3
 8004310:	68fb      	ldr	r3, [r7, #12]
 8004312:	4293      	cmp	r3, r2
 8004314:	bf14      	ite	ne
 8004316:	2301      	movne	r3, #1
 8004318:	2300      	moveq	r3, #0
 800431a:	b2db      	uxtb	r3, r3
}
 800431c:	4618      	mov	r0, r3
 800431e:	3710      	adds	r7, #16
 8004320:	46bd      	mov	sp, r7
 8004322:	bd80      	pop	{r7, pc}

08004324 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8004324:	b580      	push	{r7, lr}
 8004326:	b082      	sub	sp, #8
 8004328:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 800432a:	2300      	movs	r3, #0
 800432c:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800432e:	2003      	movs	r0, #3
 8004330:	f000 ffb0 	bl	8005294 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8004334:	200f      	movs	r0, #15
 8004336:	f000 f80d 	bl	8004354 <HAL_InitTick>
 800433a:	4603      	mov	r3, r0
 800433c:	2b00      	cmp	r3, #0
 800433e:	d002      	beq.n	8004346 <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 8004340:	2301      	movs	r3, #1
 8004342:	71fb      	strb	r3, [r7, #7]
 8004344:	e001      	b.n	800434a <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8004346:	f7ff f8ab 	bl	80034a0 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 800434a:	79fb      	ldrb	r3, [r7, #7]
}
 800434c:	4618      	mov	r0, r3
 800434e:	3708      	adds	r7, #8
 8004350:	46bd      	mov	sp, r7
 8004352:	bd80      	pop	{r7, pc}

08004354 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority  Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8004354:	b580      	push	{r7, lr}
 8004356:	b084      	sub	sp, #16
 8004358:	af00      	add	r7, sp, #0
 800435a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 800435c:	2300      	movs	r3, #0
 800435e:	73fb      	strb	r3, [r7, #15]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/
  if ((uint32_t)uwTickFreq != 0U)
 8004360:	4b17      	ldr	r3, [pc, #92]	@ (80043c0 <HAL_InitTick+0x6c>)
 8004362:	781b      	ldrb	r3, [r3, #0]
 8004364:	2b00      	cmp	r3, #0
 8004366:	d023      	beq.n	80043b0 <HAL_InitTick+0x5c>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / (uint32_t)uwTickFreq)) == 0U)
 8004368:	4b16      	ldr	r3, [pc, #88]	@ (80043c4 <HAL_InitTick+0x70>)
 800436a:	681a      	ldr	r2, [r3, #0]
 800436c:	4b14      	ldr	r3, [pc, #80]	@ (80043c0 <HAL_InitTick+0x6c>)
 800436e:	781b      	ldrb	r3, [r3, #0]
 8004370:	4619      	mov	r1, r3
 8004372:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8004376:	fbb3 f3f1 	udiv	r3, r3, r1
 800437a:	fbb2 f3f3 	udiv	r3, r2, r3
 800437e:	4618      	mov	r0, r3
 8004380:	f000 ffbd 	bl	80052fe <HAL_SYSTICK_Config>
 8004384:	4603      	mov	r3, r0
 8004386:	2b00      	cmp	r3, #0
 8004388:	d10f      	bne.n	80043aa <HAL_InitTick+0x56>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800438a:	687b      	ldr	r3, [r7, #4]
 800438c:	2b0f      	cmp	r3, #15
 800438e:	d809      	bhi.n	80043a4 <HAL_InitTick+0x50>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8004390:	2200      	movs	r2, #0
 8004392:	6879      	ldr	r1, [r7, #4]
 8004394:	f04f 30ff 	mov.w	r0, #4294967295
 8004398:	f000 ff87 	bl	80052aa <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 800439c:	4a0a      	ldr	r2, [pc, #40]	@ (80043c8 <HAL_InitTick+0x74>)
 800439e:	687b      	ldr	r3, [r7, #4]
 80043a0:	6013      	str	r3, [r2, #0]
 80043a2:	e007      	b.n	80043b4 <HAL_InitTick+0x60>
      }
      else
      {
        status = HAL_ERROR;
 80043a4:	2301      	movs	r3, #1
 80043a6:	73fb      	strb	r3, [r7, #15]
 80043a8:	e004      	b.n	80043b4 <HAL_InitTick+0x60>
      }
    }
    else
    {
      status = HAL_ERROR;
 80043aa:	2301      	movs	r3, #1
 80043ac:	73fb      	strb	r3, [r7, #15]
 80043ae:	e001      	b.n	80043b4 <HAL_InitTick+0x60>
    }
  }
  else
  {
    status = HAL_ERROR;
 80043b0:	2301      	movs	r3, #1
 80043b2:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 80043b4:	7bfb      	ldrb	r3, [r7, #15]
}
 80043b6:	4618      	mov	r0, r3
 80043b8:	3710      	adds	r7, #16
 80043ba:	46bd      	mov	sp, r7
 80043bc:	bd80      	pop	{r7, pc}
 80043be:	bf00      	nop
 80043c0:	20000008 	.word	0x20000008
 80043c4:	20000000 	.word	0x20000000
 80043c8:	20000004 	.word	0x20000004

080043cc <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80043cc:	b480      	push	{r7}
 80043ce:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 80043d0:	4b06      	ldr	r3, [pc, #24]	@ (80043ec <HAL_IncTick+0x20>)
 80043d2:	781b      	ldrb	r3, [r3, #0]
 80043d4:	461a      	mov	r2, r3
 80043d6:	4b06      	ldr	r3, [pc, #24]	@ (80043f0 <HAL_IncTick+0x24>)
 80043d8:	681b      	ldr	r3, [r3, #0]
 80043da:	4413      	add	r3, r2
 80043dc:	4a04      	ldr	r2, [pc, #16]	@ (80043f0 <HAL_IncTick+0x24>)
 80043de:	6013      	str	r3, [r2, #0]
}
 80043e0:	bf00      	nop
 80043e2:	46bd      	mov	sp, r7
 80043e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80043e8:	4770      	bx	lr
 80043ea:	bf00      	nop
 80043ec:	20000008 	.word	0x20000008
 80043f0:	200005f4 	.word	0x200005f4

080043f4 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80043f4:	b480      	push	{r7}
 80043f6:	af00      	add	r7, sp, #0
  return uwTick;
 80043f8:	4b03      	ldr	r3, [pc, #12]	@ (8004408 <HAL_GetTick+0x14>)
 80043fa:	681b      	ldr	r3, [r3, #0]
}
 80043fc:	4618      	mov	r0, r3
 80043fe:	46bd      	mov	sp, r7
 8004400:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004404:	4770      	bx	lr
 8004406:	bf00      	nop
 8004408:	200005f4 	.word	0x200005f4

0800440c <HAL_GetUIDw0>:
/**
  * @brief  Return the first word of the unique device identifier (UID based on 96 bits)
  * @retval Device identifier
  */
uint32_t HAL_GetUIDw0(void)
{
 800440c:	b480      	push	{r7}
 800440e:	af00      	add	r7, sp, #0
  return(READ_REG(*((uint32_t *)UID_BASE)));
 8004410:	4b03      	ldr	r3, [pc, #12]	@ (8004420 <HAL_GetUIDw0+0x14>)
 8004412:	681b      	ldr	r3, [r3, #0]
}
 8004414:	4618      	mov	r0, r3
 8004416:	46bd      	mov	sp, r7
 8004418:	f85d 7b04 	ldr.w	r7, [sp], #4
 800441c:	4770      	bx	lr
 800441e:	bf00      	nop
 8004420:	1fff7590 	.word	0x1fff7590

08004424 <HAL_GetUIDw1>:
/**
  * @brief  Return the second word of the unique device identifier (UID based on 96 bits)
  * @retval Device identifier
  */
uint32_t HAL_GetUIDw1(void)
{
 8004424:	b480      	push	{r7}
 8004426:	af00      	add	r7, sp, #0
  return(READ_REG(*((uint32_t *)(UID_BASE + 4U))));
 8004428:	4b03      	ldr	r3, [pc, #12]	@ (8004438 <HAL_GetUIDw1+0x14>)
 800442a:	681b      	ldr	r3, [r3, #0]
}
 800442c:	4618      	mov	r0, r3
 800442e:	46bd      	mov	sp, r7
 8004430:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004434:	4770      	bx	lr
 8004436:	bf00      	nop
 8004438:	1fff7594 	.word	0x1fff7594

0800443c <HAL_GetUIDw2>:
/**
  * @brief  Return the third word of the unique device identifier (UID based on 96 bits)
  * @retval Device identifier
  */
uint32_t HAL_GetUIDw2(void)
{
 800443c:	b480      	push	{r7}
 800443e:	af00      	add	r7, sp, #0
  return(READ_REG(*((uint32_t *)(UID_BASE + 8U))));
 8004440:	4b03      	ldr	r3, [pc, #12]	@ (8004450 <HAL_GetUIDw2+0x14>)
 8004442:	681b      	ldr	r3, [r3, #0]
}
 8004444:	4618      	mov	r0, r3
 8004446:	46bd      	mov	sp, r7
 8004448:	f85d 7b04 	ldr.w	r7, [sp], #4
 800444c:	4770      	bx	lr
 800444e:	bf00      	nop
 8004450:	1fff7598 	.word	0x1fff7598

08004454 <HAL_CAN_Init>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Init(CAN_HandleTypeDef *hcan)
{
 8004454:	b580      	push	{r7, lr}
 8004456:	b084      	sub	sp, #16
 8004458:	af00      	add	r7, sp, #0
 800445a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check CAN handle */
  if (hcan == NULL)
 800445c:	687b      	ldr	r3, [r7, #4]
 800445e:	2b00      	cmp	r3, #0
 8004460:	d101      	bne.n	8004466 <HAL_CAN_Init+0x12>
  {
    return HAL_ERROR;
 8004462:	2301      	movs	r3, #1
 8004464:	e0ed      	b.n	8004642 <HAL_CAN_Init+0x1ee>
    /* Init the low level hardware: CLOCK, NVIC */
    hcan->MspInitCallback(hcan);
  }

#else
  if (hcan->State == HAL_CAN_STATE_RESET)
 8004466:	687b      	ldr	r3, [r7, #4]
 8004468:	f893 3020 	ldrb.w	r3, [r3, #32]
 800446c:	b2db      	uxtb	r3, r3
 800446e:	2b00      	cmp	r3, #0
 8004470:	d102      	bne.n	8004478 <HAL_CAN_Init+0x24>
  {
    /* Init the low level hardware: CLOCK, NVIC */
    HAL_CAN_MspInit(hcan);
 8004472:	6878      	ldr	r0, [r7, #4]
 8004474:	f7fc f90e 	bl	8000694 <HAL_CAN_MspInit>
  }
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */

  /* Request initialisation */
  SET_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 8004478:	687b      	ldr	r3, [r7, #4]
 800447a:	681b      	ldr	r3, [r3, #0]
 800447c:	681a      	ldr	r2, [r3, #0]
 800447e:	687b      	ldr	r3, [r7, #4]
 8004480:	681b      	ldr	r3, [r3, #0]
 8004482:	f042 0201 	orr.w	r2, r2, #1
 8004486:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8004488:	f7ff ffb4 	bl	80043f4 <HAL_GetTick>
 800448c:	60f8      	str	r0, [r7, #12]

  /* Wait initialisation acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 800448e:	e012      	b.n	80044b6 <HAL_CAN_Init+0x62>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8004490:	f7ff ffb0 	bl	80043f4 <HAL_GetTick>
 8004494:	4602      	mov	r2, r0
 8004496:	68fb      	ldr	r3, [r7, #12]
 8004498:	1ad3      	subs	r3, r2, r3
 800449a:	2b0a      	cmp	r3, #10
 800449c:	d90b      	bls.n	80044b6 <HAL_CAN_Init+0x62>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 800449e:	687b      	ldr	r3, [r7, #4]
 80044a0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80044a2:	f443 3200 	orr.w	r2, r3, #131072	@ 0x20000
 80044a6:	687b      	ldr	r3, [r7, #4]
 80044a8:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 80044aa:	687b      	ldr	r3, [r7, #4]
 80044ac:	2205      	movs	r2, #5
 80044ae:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 80044b2:	2301      	movs	r3, #1
 80044b4:	e0c5      	b.n	8004642 <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 80044b6:	687b      	ldr	r3, [r7, #4]
 80044b8:	681b      	ldr	r3, [r3, #0]
 80044ba:	685b      	ldr	r3, [r3, #4]
 80044bc:	f003 0301 	and.w	r3, r3, #1
 80044c0:	2b00      	cmp	r3, #0
 80044c2:	d0e5      	beq.n	8004490 <HAL_CAN_Init+0x3c>
    }
  }

  /* Exit from sleep mode */
  CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_SLEEP);
 80044c4:	687b      	ldr	r3, [r7, #4]
 80044c6:	681b      	ldr	r3, [r3, #0]
 80044c8:	681a      	ldr	r2, [r3, #0]
 80044ca:	687b      	ldr	r3, [r7, #4]
 80044cc:	681b      	ldr	r3, [r3, #0]
 80044ce:	f022 0202 	bic.w	r2, r2, #2
 80044d2:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 80044d4:	f7ff ff8e 	bl	80043f4 <HAL_GetTick>
 80044d8:	60f8      	str	r0, [r7, #12]

  /* Check Sleep mode leave acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 80044da:	e012      	b.n	8004502 <HAL_CAN_Init+0xae>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 80044dc:	f7ff ff8a 	bl	80043f4 <HAL_GetTick>
 80044e0:	4602      	mov	r2, r0
 80044e2:	68fb      	ldr	r3, [r7, #12]
 80044e4:	1ad3      	subs	r3, r2, r3
 80044e6:	2b0a      	cmp	r3, #10
 80044e8:	d90b      	bls.n	8004502 <HAL_CAN_Init+0xae>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 80044ea:	687b      	ldr	r3, [r7, #4]
 80044ec:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80044ee:	f443 3200 	orr.w	r2, r3, #131072	@ 0x20000
 80044f2:	687b      	ldr	r3, [r7, #4]
 80044f4:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 80044f6:	687b      	ldr	r3, [r7, #4]
 80044f8:	2205      	movs	r2, #5
 80044fa:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 80044fe:	2301      	movs	r3, #1
 8004500:	e09f      	b.n	8004642 <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 8004502:	687b      	ldr	r3, [r7, #4]
 8004504:	681b      	ldr	r3, [r3, #0]
 8004506:	685b      	ldr	r3, [r3, #4]
 8004508:	f003 0302 	and.w	r3, r3, #2
 800450c:	2b00      	cmp	r3, #0
 800450e:	d1e5      	bne.n	80044dc <HAL_CAN_Init+0x88>
    }
  }

  /* Set the time triggered communication mode */
  if (hcan->Init.TimeTriggeredMode == ENABLE)
 8004510:	687b      	ldr	r3, [r7, #4]
 8004512:	7e1b      	ldrb	r3, [r3, #24]
 8004514:	2b01      	cmp	r3, #1
 8004516:	d108      	bne.n	800452a <HAL_CAN_Init+0xd6>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 8004518:	687b      	ldr	r3, [r7, #4]
 800451a:	681b      	ldr	r3, [r3, #0]
 800451c:	681a      	ldr	r2, [r3, #0]
 800451e:	687b      	ldr	r3, [r7, #4]
 8004520:	681b      	ldr	r3, [r3, #0]
 8004522:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 8004526:	601a      	str	r2, [r3, #0]
 8004528:	e007      	b.n	800453a <HAL_CAN_Init+0xe6>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 800452a:	687b      	ldr	r3, [r7, #4]
 800452c:	681b      	ldr	r3, [r3, #0]
 800452e:	681a      	ldr	r2, [r3, #0]
 8004530:	687b      	ldr	r3, [r7, #4]
 8004532:	681b      	ldr	r3, [r3, #0]
 8004534:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8004538:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic bus-off management */
  if (hcan->Init.AutoBusOff == ENABLE)
 800453a:	687b      	ldr	r3, [r7, #4]
 800453c:	7e5b      	ldrb	r3, [r3, #25]
 800453e:	2b01      	cmp	r3, #1
 8004540:	d108      	bne.n	8004554 <HAL_CAN_Init+0x100>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 8004542:	687b      	ldr	r3, [r7, #4]
 8004544:	681b      	ldr	r3, [r3, #0]
 8004546:	681a      	ldr	r2, [r3, #0]
 8004548:	687b      	ldr	r3, [r7, #4]
 800454a:	681b      	ldr	r3, [r3, #0]
 800454c:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8004550:	601a      	str	r2, [r3, #0]
 8004552:	e007      	b.n	8004564 <HAL_CAN_Init+0x110>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 8004554:	687b      	ldr	r3, [r7, #4]
 8004556:	681b      	ldr	r3, [r3, #0]
 8004558:	681a      	ldr	r2, [r3, #0]
 800455a:	687b      	ldr	r3, [r7, #4]
 800455c:	681b      	ldr	r3, [r3, #0]
 800455e:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8004562:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic wake-up mode */
  if (hcan->Init.AutoWakeUp == ENABLE)
 8004564:	687b      	ldr	r3, [r7, #4]
 8004566:	7e9b      	ldrb	r3, [r3, #26]
 8004568:	2b01      	cmp	r3, #1
 800456a:	d108      	bne.n	800457e <HAL_CAN_Init+0x12a>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 800456c:	687b      	ldr	r3, [r7, #4]
 800456e:	681b      	ldr	r3, [r3, #0]
 8004570:	681a      	ldr	r2, [r3, #0]
 8004572:	687b      	ldr	r3, [r7, #4]
 8004574:	681b      	ldr	r3, [r3, #0]
 8004576:	f042 0220 	orr.w	r2, r2, #32
 800457a:	601a      	str	r2, [r3, #0]
 800457c:	e007      	b.n	800458e <HAL_CAN_Init+0x13a>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 800457e:	687b      	ldr	r3, [r7, #4]
 8004580:	681b      	ldr	r3, [r3, #0]
 8004582:	681a      	ldr	r2, [r3, #0]
 8004584:	687b      	ldr	r3, [r7, #4]
 8004586:	681b      	ldr	r3, [r3, #0]
 8004588:	f022 0220 	bic.w	r2, r2, #32
 800458c:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic retransmission */
  if (hcan->Init.AutoRetransmission == ENABLE)
 800458e:	687b      	ldr	r3, [r7, #4]
 8004590:	7edb      	ldrb	r3, [r3, #27]
 8004592:	2b01      	cmp	r3, #1
 8004594:	d108      	bne.n	80045a8 <HAL_CAN_Init+0x154>
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 8004596:	687b      	ldr	r3, [r7, #4]
 8004598:	681b      	ldr	r3, [r3, #0]
 800459a:	681a      	ldr	r2, [r3, #0]
 800459c:	687b      	ldr	r3, [r7, #4]
 800459e:	681b      	ldr	r3, [r3, #0]
 80045a0:	f022 0210 	bic.w	r2, r2, #16
 80045a4:	601a      	str	r2, [r3, #0]
 80045a6:	e007      	b.n	80045b8 <HAL_CAN_Init+0x164>
  }
  else
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 80045a8:	687b      	ldr	r3, [r7, #4]
 80045aa:	681b      	ldr	r3, [r3, #0]
 80045ac:	681a      	ldr	r2, [r3, #0]
 80045ae:	687b      	ldr	r3, [r7, #4]
 80045b0:	681b      	ldr	r3, [r3, #0]
 80045b2:	f042 0210 	orr.w	r2, r2, #16
 80045b6:	601a      	str	r2, [r3, #0]
  }

  /* Set the receive FIFO locked mode */
  if (hcan->Init.ReceiveFifoLocked == ENABLE)
 80045b8:	687b      	ldr	r3, [r7, #4]
 80045ba:	7f1b      	ldrb	r3, [r3, #28]
 80045bc:	2b01      	cmp	r3, #1
 80045be:	d108      	bne.n	80045d2 <HAL_CAN_Init+0x17e>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 80045c0:	687b      	ldr	r3, [r7, #4]
 80045c2:	681b      	ldr	r3, [r3, #0]
 80045c4:	681a      	ldr	r2, [r3, #0]
 80045c6:	687b      	ldr	r3, [r7, #4]
 80045c8:	681b      	ldr	r3, [r3, #0]
 80045ca:	f042 0208 	orr.w	r2, r2, #8
 80045ce:	601a      	str	r2, [r3, #0]
 80045d0:	e007      	b.n	80045e2 <HAL_CAN_Init+0x18e>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 80045d2:	687b      	ldr	r3, [r7, #4]
 80045d4:	681b      	ldr	r3, [r3, #0]
 80045d6:	681a      	ldr	r2, [r3, #0]
 80045d8:	687b      	ldr	r3, [r7, #4]
 80045da:	681b      	ldr	r3, [r3, #0]
 80045dc:	f022 0208 	bic.w	r2, r2, #8
 80045e0:	601a      	str	r2, [r3, #0]
  }

  /* Set the transmit FIFO priority */
  if (hcan->Init.TransmitFifoPriority == ENABLE)
 80045e2:	687b      	ldr	r3, [r7, #4]
 80045e4:	7f5b      	ldrb	r3, [r3, #29]
 80045e6:	2b01      	cmp	r3, #1
 80045e8:	d108      	bne.n	80045fc <HAL_CAN_Init+0x1a8>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 80045ea:	687b      	ldr	r3, [r7, #4]
 80045ec:	681b      	ldr	r3, [r3, #0]
 80045ee:	681a      	ldr	r2, [r3, #0]
 80045f0:	687b      	ldr	r3, [r7, #4]
 80045f2:	681b      	ldr	r3, [r3, #0]
 80045f4:	f042 0204 	orr.w	r2, r2, #4
 80045f8:	601a      	str	r2, [r3, #0]
 80045fa:	e007      	b.n	800460c <HAL_CAN_Init+0x1b8>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 80045fc:	687b      	ldr	r3, [r7, #4]
 80045fe:	681b      	ldr	r3, [r3, #0]
 8004600:	681a      	ldr	r2, [r3, #0]
 8004602:	687b      	ldr	r3, [r7, #4]
 8004604:	681b      	ldr	r3, [r3, #0]
 8004606:	f022 0204 	bic.w	r2, r2, #4
 800460a:	601a      	str	r2, [r3, #0]
  }

  /* Set the bit timing register */
  WRITE_REG(hcan->Instance->BTR, (uint32_t)(hcan->Init.Mode           |
 800460c:	687b      	ldr	r3, [r7, #4]
 800460e:	689a      	ldr	r2, [r3, #8]
 8004610:	687b      	ldr	r3, [r7, #4]
 8004612:	68db      	ldr	r3, [r3, #12]
 8004614:	431a      	orrs	r2, r3
 8004616:	687b      	ldr	r3, [r7, #4]
 8004618:	691b      	ldr	r3, [r3, #16]
 800461a:	431a      	orrs	r2, r3
 800461c:	687b      	ldr	r3, [r7, #4]
 800461e:	695b      	ldr	r3, [r3, #20]
 8004620:	ea42 0103 	orr.w	r1, r2, r3
 8004624:	687b      	ldr	r3, [r7, #4]
 8004626:	685b      	ldr	r3, [r3, #4]
 8004628:	1e5a      	subs	r2, r3, #1
 800462a:	687b      	ldr	r3, [r7, #4]
 800462c:	681b      	ldr	r3, [r3, #0]
 800462e:	430a      	orrs	r2, r1
 8004630:	61da      	str	r2, [r3, #28]
                                            hcan->Init.TimeSeg1       |
                                            hcan->Init.TimeSeg2       |
                                            (hcan->Init.Prescaler - 1U)));

  /* Initialize the error code */
  hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 8004632:	687b      	ldr	r3, [r7, #4]
 8004634:	2200      	movs	r2, #0
 8004636:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Initialize the CAN state */
  hcan->State = HAL_CAN_STATE_READY;
 8004638:	687b      	ldr	r3, [r7, #4]
 800463a:	2201      	movs	r2, #1
 800463c:	f883 2020 	strb.w	r2, [r3, #32]

  /* Return function status */
  return HAL_OK;
 8004640:	2300      	movs	r3, #0
}
 8004642:	4618      	mov	r0, r3
 8004644:	3710      	adds	r7, #16
 8004646:	46bd      	mov	sp, r7
 8004648:	bd80      	pop	{r7, pc}

0800464a <HAL_CAN_ConfigFilter>:
  * @param  sFilterConfig pointer to a CAN_FilterTypeDef structure that
  *         contains the filter configuration information.
  * @retval None
  */
HAL_StatusTypeDef HAL_CAN_ConfigFilter(CAN_HandleTypeDef *hcan, const CAN_FilterTypeDef *sFilterConfig)
{
 800464a:	b480      	push	{r7}
 800464c:	b087      	sub	sp, #28
 800464e:	af00      	add	r7, sp, #0
 8004650:	6078      	str	r0, [r7, #4]
 8004652:	6039      	str	r1, [r7, #0]
  uint32_t filternbrbitpos;
  CAN_TypeDef *can_ip = hcan->Instance;
 8004654:	687b      	ldr	r3, [r7, #4]
 8004656:	681b      	ldr	r3, [r3, #0]
 8004658:	617b      	str	r3, [r7, #20]
  HAL_CAN_StateTypeDef state = hcan->State;
 800465a:	687b      	ldr	r3, [r7, #4]
 800465c:	f893 3020 	ldrb.w	r3, [r3, #32]
 8004660:	74fb      	strb	r3, [r7, #19]

  if ((state == HAL_CAN_STATE_READY) ||
 8004662:	7cfb      	ldrb	r3, [r7, #19]
 8004664:	2b01      	cmp	r3, #1
 8004666:	d003      	beq.n	8004670 <HAL_CAN_ConfigFilter+0x26>
 8004668:	7cfb      	ldrb	r3, [r7, #19]
 800466a:	2b02      	cmp	r3, #2
 800466c:	f040 80aa 	bne.w	80047c4 <HAL_CAN_ConfigFilter+0x17a>
    /* Check the parameters */
    assert_param(IS_CAN_FILTER_BANK_SINGLE(sFilterConfig->FilterBank));
#endif /* CAN3 */

    /* Initialisation mode for the filter */
    SET_BIT(can_ip->FMR, CAN_FMR_FINIT);
 8004670:	697b      	ldr	r3, [r7, #20]
 8004672:	f8d3 3200 	ldr.w	r3, [r3, #512]	@ 0x200
 8004676:	f043 0201 	orr.w	r2, r3, #1
 800467a:	697b      	ldr	r3, [r7, #20]
 800467c:	f8c3 2200 	str.w	r2, [r3, #512]	@ 0x200
    CLEAR_BIT(can_ip->FMR, CAN_FMR_CAN2SB);
    SET_BIT(can_ip->FMR, sFilterConfig->SlaveStartFilterBank << CAN_FMR_CAN2SB_Pos);

#endif /* CAN3 */
    /* Convert filter number into bit position */
    filternbrbitpos = (uint32_t)1 << (sFilterConfig->FilterBank & 0x1FU);
 8004680:	683b      	ldr	r3, [r7, #0]
 8004682:	695b      	ldr	r3, [r3, #20]
 8004684:	f003 031f 	and.w	r3, r3, #31
 8004688:	2201      	movs	r2, #1
 800468a:	fa02 f303 	lsl.w	r3, r2, r3
 800468e:	60fb      	str	r3, [r7, #12]

    /* Filter Deactivation */
    CLEAR_BIT(can_ip->FA1R, filternbrbitpos);
 8004690:	697b      	ldr	r3, [r7, #20]
 8004692:	f8d3 221c 	ldr.w	r2, [r3, #540]	@ 0x21c
 8004696:	68fb      	ldr	r3, [r7, #12]
 8004698:	43db      	mvns	r3, r3
 800469a:	401a      	ands	r2, r3
 800469c:	697b      	ldr	r3, [r7, #20]
 800469e:	f8c3 221c 	str.w	r2, [r3, #540]	@ 0x21c

    /* Filter Scale */
    if (sFilterConfig->FilterScale == CAN_FILTERSCALE_16BIT)
 80046a2:	683b      	ldr	r3, [r7, #0]
 80046a4:	69db      	ldr	r3, [r3, #28]
 80046a6:	2b00      	cmp	r3, #0
 80046a8:	d123      	bne.n	80046f2 <HAL_CAN_ConfigFilter+0xa8>
    {
      /* 16-bit scale for the filter */
      CLEAR_BIT(can_ip->FS1R, filternbrbitpos);
 80046aa:	697b      	ldr	r3, [r7, #20]
 80046ac:	f8d3 220c 	ldr.w	r2, [r3, #524]	@ 0x20c
 80046b0:	68fb      	ldr	r3, [r7, #12]
 80046b2:	43db      	mvns	r3, r3
 80046b4:	401a      	ands	r2, r3
 80046b6:	697b      	ldr	r3, [r7, #20]
 80046b8:	f8c3 220c 	str.w	r2, [r3, #524]	@ 0x20c

      /* First 16-bit identifier and First 16-bit mask */
      /* Or First 16-bit identifier and Second 16-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow) << 16U) |
 80046bc:	683b      	ldr	r3, [r7, #0]
 80046be:	68db      	ldr	r3, [r3, #12]
 80046c0:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdLow);
 80046c2:	683b      	ldr	r3, [r7, #0]
 80046c4:	685b      	ldr	r3, [r3, #4]
 80046c6:	b29b      	uxth	r3, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 80046c8:	683a      	ldr	r2, [r7, #0]
 80046ca:	6952      	ldr	r2, [r2, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow) << 16U) |
 80046cc:	4319      	orrs	r1, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 80046ce:	697b      	ldr	r3, [r7, #20]
 80046d0:	3248      	adds	r2, #72	@ 0x48
 80046d2:	f843 1032 	str.w	r1, [r3, r2, lsl #3]

      /* Second 16-bit identifier and Second 16-bit mask */
      /* Or Third 16-bit identifier and Fourth 16-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 80046d6:	683b      	ldr	r3, [r7, #0]
 80046d8:	689b      	ldr	r3, [r3, #8]
 80046da:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh);
 80046dc:	683b      	ldr	r3, [r7, #0]
 80046de:	681b      	ldr	r3, [r3, #0]
 80046e0:	b29a      	uxth	r2, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 80046e2:	683b      	ldr	r3, [r7, #0]
 80046e4:	695b      	ldr	r3, [r3, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 80046e6:	430a      	orrs	r2, r1
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 80046e8:	6979      	ldr	r1, [r7, #20]
 80046ea:	3348      	adds	r3, #72	@ 0x48
 80046ec:	00db      	lsls	r3, r3, #3
 80046ee:	440b      	add	r3, r1
 80046f0:	605a      	str	r2, [r3, #4]
    }

    if (sFilterConfig->FilterScale == CAN_FILTERSCALE_32BIT)
 80046f2:	683b      	ldr	r3, [r7, #0]
 80046f4:	69db      	ldr	r3, [r3, #28]
 80046f6:	2b01      	cmp	r3, #1
 80046f8:	d122      	bne.n	8004740 <HAL_CAN_ConfigFilter+0xf6>
    {
      /* 32-bit scale for the filter */
      SET_BIT(can_ip->FS1R, filternbrbitpos);
 80046fa:	697b      	ldr	r3, [r7, #20]
 80046fc:	f8d3 220c 	ldr.w	r2, [r3, #524]	@ 0x20c
 8004700:	68fb      	ldr	r3, [r7, #12]
 8004702:	431a      	orrs	r2, r3
 8004704:	697b      	ldr	r3, [r7, #20]
 8004706:	f8c3 220c 	str.w	r2, [r3, #524]	@ 0x20c

      /* 32-bit identifier or First 32-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh) << 16U) |
 800470a:	683b      	ldr	r3, [r7, #0]
 800470c:	681b      	ldr	r3, [r3, #0]
 800470e:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdLow);
 8004710:	683b      	ldr	r3, [r7, #0]
 8004712:	685b      	ldr	r3, [r3, #4]
 8004714:	b29b      	uxth	r3, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8004716:	683a      	ldr	r2, [r7, #0]
 8004718:	6952      	ldr	r2, [r2, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh) << 16U) |
 800471a:	4319      	orrs	r1, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 800471c:	697b      	ldr	r3, [r7, #20]
 800471e:	3248      	adds	r2, #72	@ 0x48
 8004720:	f843 1032 	str.w	r1, [r3, r2, lsl #3]

      /* 32-bit mask or Second 32-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8004724:	683b      	ldr	r3, [r7, #0]
 8004726:	689b      	ldr	r3, [r3, #8]
 8004728:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow);
 800472a:	683b      	ldr	r3, [r7, #0]
 800472c:	68db      	ldr	r3, [r3, #12]
 800472e:	b29a      	uxth	r2, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8004730:	683b      	ldr	r3, [r7, #0]
 8004732:	695b      	ldr	r3, [r3, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8004734:	430a      	orrs	r2, r1
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8004736:	6979      	ldr	r1, [r7, #20]
 8004738:	3348      	adds	r3, #72	@ 0x48
 800473a:	00db      	lsls	r3, r3, #3
 800473c:	440b      	add	r3, r1
 800473e:	605a      	str	r2, [r3, #4]
    }

    /* Filter Mode */
    if (sFilterConfig->FilterMode == CAN_FILTERMODE_IDMASK)
 8004740:	683b      	ldr	r3, [r7, #0]
 8004742:	699b      	ldr	r3, [r3, #24]
 8004744:	2b00      	cmp	r3, #0
 8004746:	d109      	bne.n	800475c <HAL_CAN_ConfigFilter+0x112>
    {
      /* Id/Mask mode for the filter*/
      CLEAR_BIT(can_ip->FM1R, filternbrbitpos);
 8004748:	697b      	ldr	r3, [r7, #20]
 800474a:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 800474e:	68fb      	ldr	r3, [r7, #12]
 8004750:	43db      	mvns	r3, r3
 8004752:	401a      	ands	r2, r3
 8004754:	697b      	ldr	r3, [r7, #20]
 8004756:	f8c3 2204 	str.w	r2, [r3, #516]	@ 0x204
 800475a:	e007      	b.n	800476c <HAL_CAN_ConfigFilter+0x122>
    }
    else /* CAN_FilterInitStruct->CAN_FilterMode == CAN_FilterMode_IdList */
    {
      /* Identifier list mode for the filter*/
      SET_BIT(can_ip->FM1R, filternbrbitpos);
 800475c:	697b      	ldr	r3, [r7, #20]
 800475e:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 8004762:	68fb      	ldr	r3, [r7, #12]
 8004764:	431a      	orrs	r2, r3
 8004766:	697b      	ldr	r3, [r7, #20]
 8004768:	f8c3 2204 	str.w	r2, [r3, #516]	@ 0x204
    }

    /* Filter FIFO assignment */
    if (sFilterConfig->FilterFIFOAssignment == CAN_FILTER_FIFO0)
 800476c:	683b      	ldr	r3, [r7, #0]
 800476e:	691b      	ldr	r3, [r3, #16]
 8004770:	2b00      	cmp	r3, #0
 8004772:	d109      	bne.n	8004788 <HAL_CAN_ConfigFilter+0x13e>
    {
      /* FIFO 0 assignation for the filter */
      CLEAR_BIT(can_ip->FFA1R, filternbrbitpos);
 8004774:	697b      	ldr	r3, [r7, #20]
 8004776:	f8d3 2214 	ldr.w	r2, [r3, #532]	@ 0x214
 800477a:	68fb      	ldr	r3, [r7, #12]
 800477c:	43db      	mvns	r3, r3
 800477e:	401a      	ands	r2, r3
 8004780:	697b      	ldr	r3, [r7, #20]
 8004782:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214
 8004786:	e007      	b.n	8004798 <HAL_CAN_ConfigFilter+0x14e>
    }
    else
    {
      /* FIFO 1 assignation for the filter */
      SET_BIT(can_ip->FFA1R, filternbrbitpos);
 8004788:	697b      	ldr	r3, [r7, #20]
 800478a:	f8d3 2214 	ldr.w	r2, [r3, #532]	@ 0x214
 800478e:	68fb      	ldr	r3, [r7, #12]
 8004790:	431a      	orrs	r2, r3
 8004792:	697b      	ldr	r3, [r7, #20]
 8004794:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214
    }

    /* Filter activation */
    if (sFilterConfig->FilterActivation == CAN_FILTER_ENABLE)
 8004798:	683b      	ldr	r3, [r7, #0]
 800479a:	6a1b      	ldr	r3, [r3, #32]
 800479c:	2b01      	cmp	r3, #1
 800479e:	d107      	bne.n	80047b0 <HAL_CAN_ConfigFilter+0x166>
    {
      SET_BIT(can_ip->FA1R, filternbrbitpos);
 80047a0:	697b      	ldr	r3, [r7, #20]
 80047a2:	f8d3 221c 	ldr.w	r2, [r3, #540]	@ 0x21c
 80047a6:	68fb      	ldr	r3, [r7, #12]
 80047a8:	431a      	orrs	r2, r3
 80047aa:	697b      	ldr	r3, [r7, #20]
 80047ac:	f8c3 221c 	str.w	r2, [r3, #540]	@ 0x21c
    }

    /* Leave the initialisation mode for the filter */
    CLEAR_BIT(can_ip->FMR, CAN_FMR_FINIT);
 80047b0:	697b      	ldr	r3, [r7, #20]
 80047b2:	f8d3 3200 	ldr.w	r3, [r3, #512]	@ 0x200
 80047b6:	f023 0201 	bic.w	r2, r3, #1
 80047ba:	697b      	ldr	r3, [r7, #20]
 80047bc:	f8c3 2200 	str.w	r2, [r3, #512]	@ 0x200

    /* Return function status */
    return HAL_OK;
 80047c0:	2300      	movs	r3, #0
 80047c2:	e006      	b.n	80047d2 <HAL_CAN_ConfigFilter+0x188>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 80047c4:	687b      	ldr	r3, [r7, #4]
 80047c6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80047c8:	f443 2280 	orr.w	r2, r3, #262144	@ 0x40000
 80047cc:	687b      	ldr	r3, [r7, #4]
 80047ce:	625a      	str	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 80047d0:	2301      	movs	r3, #1
  }
}
 80047d2:	4618      	mov	r0, r3
 80047d4:	371c      	adds	r7, #28
 80047d6:	46bd      	mov	sp, r7
 80047d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80047dc:	4770      	bx	lr

080047de <HAL_CAN_Start>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Start(CAN_HandleTypeDef *hcan)
{
 80047de:	b580      	push	{r7, lr}
 80047e0:	b084      	sub	sp, #16
 80047e2:	af00      	add	r7, sp, #0
 80047e4:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  if (hcan->State == HAL_CAN_STATE_READY)
 80047e6:	687b      	ldr	r3, [r7, #4]
 80047e8:	f893 3020 	ldrb.w	r3, [r3, #32]
 80047ec:	b2db      	uxtb	r3, r3
 80047ee:	2b01      	cmp	r3, #1
 80047f0:	d12e      	bne.n	8004850 <HAL_CAN_Start+0x72>
  {
    /* Change CAN peripheral state */
    hcan->State = HAL_CAN_STATE_LISTENING;
 80047f2:	687b      	ldr	r3, [r7, #4]
 80047f4:	2202      	movs	r2, #2
 80047f6:	f883 2020 	strb.w	r2, [r3, #32]

    /* Request leave initialisation */
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 80047fa:	687b      	ldr	r3, [r7, #4]
 80047fc:	681b      	ldr	r3, [r3, #0]
 80047fe:	681a      	ldr	r2, [r3, #0]
 8004800:	687b      	ldr	r3, [r7, #4]
 8004802:	681b      	ldr	r3, [r3, #0]
 8004804:	f022 0201 	bic.w	r2, r2, #1
 8004808:	601a      	str	r2, [r3, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 800480a:	f7ff fdf3 	bl	80043f4 <HAL_GetTick>
 800480e:	60f8      	str	r0, [r7, #12]

    /* Wait the acknowledge */
    while ((hcan->Instance->MSR & CAN_MSR_INAK) != 0U)
 8004810:	e012      	b.n	8004838 <HAL_CAN_Start+0x5a>
    {
      /* Check for the Timeout */
      if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8004812:	f7ff fdef 	bl	80043f4 <HAL_GetTick>
 8004816:	4602      	mov	r2, r0
 8004818:	68fb      	ldr	r3, [r7, #12]
 800481a:	1ad3      	subs	r3, r2, r3
 800481c:	2b0a      	cmp	r3, #10
 800481e:	d90b      	bls.n	8004838 <HAL_CAN_Start+0x5a>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8004820:	687b      	ldr	r3, [r7, #4]
 8004822:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004824:	f443 3200 	orr.w	r2, r3, #131072	@ 0x20000
 8004828:	687b      	ldr	r3, [r7, #4]
 800482a:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Change CAN state */
        hcan->State = HAL_CAN_STATE_ERROR;
 800482c:	687b      	ldr	r3, [r7, #4]
 800482e:	2205      	movs	r2, #5
 8004830:	f883 2020 	strb.w	r2, [r3, #32]

        return HAL_ERROR;
 8004834:	2301      	movs	r3, #1
 8004836:	e012      	b.n	800485e <HAL_CAN_Start+0x80>
    while ((hcan->Instance->MSR & CAN_MSR_INAK) != 0U)
 8004838:	687b      	ldr	r3, [r7, #4]
 800483a:	681b      	ldr	r3, [r3, #0]
 800483c:	685b      	ldr	r3, [r3, #4]
 800483e:	f003 0301 	and.w	r3, r3, #1
 8004842:	2b00      	cmp	r3, #0
 8004844:	d1e5      	bne.n	8004812 <HAL_CAN_Start+0x34>
      }
    }

    /* Reset the CAN ErrorCode */
    hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 8004846:	687b      	ldr	r3, [r7, #4]
 8004848:	2200      	movs	r2, #0
 800484a:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Return function status */
    return HAL_OK;
 800484c:	2300      	movs	r3, #0
 800484e:	e006      	b.n	800485e <HAL_CAN_Start+0x80>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_READY;
 8004850:	687b      	ldr	r3, [r7, #4]
 8004852:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004854:	f443 2200 	orr.w	r2, r3, #524288	@ 0x80000
 8004858:	687b      	ldr	r3, [r7, #4]
 800485a:	625a      	str	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 800485c:	2301      	movs	r3, #1
  }
}
 800485e:	4618      	mov	r0, r3
 8004860:	3710      	adds	r7, #16
 8004862:	46bd      	mov	sp, r7
 8004864:	bd80      	pop	{r7, pc}

08004866 <HAL_CAN_AddTxMessage>:
  *         This parameter can be a value of @arg CAN_Tx_Mailboxes.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_AddTxMessage(CAN_HandleTypeDef *hcan, const CAN_TxHeaderTypeDef *pHeader,
                                       const uint8_t aData[], uint32_t *pTxMailbox)
{
 8004866:	b480      	push	{r7}
 8004868:	b089      	sub	sp, #36	@ 0x24
 800486a:	af00      	add	r7, sp, #0
 800486c:	60f8      	str	r0, [r7, #12]
 800486e:	60b9      	str	r1, [r7, #8]
 8004870:	607a      	str	r2, [r7, #4]
 8004872:	603b      	str	r3, [r7, #0]
  uint32_t transmitmailbox;
  HAL_CAN_StateTypeDef state = hcan->State;
 8004874:	68fb      	ldr	r3, [r7, #12]
 8004876:	f893 3020 	ldrb.w	r3, [r3, #32]
 800487a:	77fb      	strb	r3, [r7, #31]
  uint32_t tsr = READ_REG(hcan->Instance->TSR);
 800487c:	68fb      	ldr	r3, [r7, #12]
 800487e:	681b      	ldr	r3, [r3, #0]
 8004880:	689b      	ldr	r3, [r3, #8]
 8004882:	61bb      	str	r3, [r7, #24]
  {
    assert_param(IS_CAN_EXTID(pHeader->ExtId));
  }
  assert_param(IS_FUNCTIONAL_STATE(pHeader->TransmitGlobalTime));

  if ((state == HAL_CAN_STATE_READY) ||
 8004884:	7ffb      	ldrb	r3, [r7, #31]
 8004886:	2b01      	cmp	r3, #1
 8004888:	d003      	beq.n	8004892 <HAL_CAN_AddTxMessage+0x2c>
 800488a:	7ffb      	ldrb	r3, [r7, #31]
 800488c:	2b02      	cmp	r3, #2
 800488e:	f040 80ad 	bne.w	80049ec <HAL_CAN_AddTxMessage+0x186>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Check that all the Tx mailboxes are not full */
    if (((tsr & CAN_TSR_TME0) != 0U) ||
 8004892:	69bb      	ldr	r3, [r7, #24]
 8004894:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8004898:	2b00      	cmp	r3, #0
 800489a:	d10a      	bne.n	80048b2 <HAL_CAN_AddTxMessage+0x4c>
        ((tsr & CAN_TSR_TME1) != 0U) ||
 800489c:	69bb      	ldr	r3, [r7, #24]
 800489e:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
    if (((tsr & CAN_TSR_TME0) != 0U) ||
 80048a2:	2b00      	cmp	r3, #0
 80048a4:	d105      	bne.n	80048b2 <HAL_CAN_AddTxMessage+0x4c>
        ((tsr & CAN_TSR_TME2) != 0U))
 80048a6:	69bb      	ldr	r3, [r7, #24]
 80048a8:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
        ((tsr & CAN_TSR_TME1) != 0U) ||
 80048ac:	2b00      	cmp	r3, #0
 80048ae:	f000 8095 	beq.w	80049dc <HAL_CAN_AddTxMessage+0x176>
    {
      /* Select an empty transmit mailbox */
      transmitmailbox = (tsr & CAN_TSR_CODE) >> CAN_TSR_CODE_Pos;
 80048b2:	69bb      	ldr	r3, [r7, #24]
 80048b4:	0e1b      	lsrs	r3, r3, #24
 80048b6:	f003 0303 	and.w	r3, r3, #3
 80048ba:	617b      	str	r3, [r7, #20]

      /* Store the Tx mailbox */
      *pTxMailbox = (uint32_t)1 << transmitmailbox;
 80048bc:	2201      	movs	r2, #1
 80048be:	697b      	ldr	r3, [r7, #20]
 80048c0:	409a      	lsls	r2, r3
 80048c2:	683b      	ldr	r3, [r7, #0]
 80048c4:	601a      	str	r2, [r3, #0]

      /* Set up the Id */
      if (pHeader->IDE == CAN_ID_STD)
 80048c6:	68bb      	ldr	r3, [r7, #8]
 80048c8:	689b      	ldr	r3, [r3, #8]
 80048ca:	2b00      	cmp	r3, #0
 80048cc:	d10d      	bne.n	80048ea <HAL_CAN_AddTxMessage+0x84>
      {
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->StdId << CAN_TI0R_STID_Pos) |
 80048ce:	68bb      	ldr	r3, [r7, #8]
 80048d0:	681b      	ldr	r3, [r3, #0]
 80048d2:	055a      	lsls	r2, r3, #21
                                                           pHeader->RTR);
 80048d4:	68bb      	ldr	r3, [r7, #8]
 80048d6:	68db      	ldr	r3, [r3, #12]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->StdId << CAN_TI0R_STID_Pos) |
 80048d8:	68f9      	ldr	r1, [r7, #12]
 80048da:	6809      	ldr	r1, [r1, #0]
 80048dc:	431a      	orrs	r2, r3
 80048de:	697b      	ldr	r3, [r7, #20]
 80048e0:	3318      	adds	r3, #24
 80048e2:	011b      	lsls	r3, r3, #4
 80048e4:	440b      	add	r3, r1
 80048e6:	601a      	str	r2, [r3, #0]
 80048e8:	e00f      	b.n	800490a <HAL_CAN_AddTxMessage+0xa4>
      }
      else
      {
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 80048ea:	68bb      	ldr	r3, [r7, #8]
 80048ec:	685b      	ldr	r3, [r3, #4]
 80048ee:	00da      	lsls	r2, r3, #3
                                                           pHeader->IDE |
 80048f0:	68bb      	ldr	r3, [r7, #8]
 80048f2:	689b      	ldr	r3, [r3, #8]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 80048f4:	431a      	orrs	r2, r3
                                                           pHeader->RTR);
 80048f6:	68bb      	ldr	r3, [r7, #8]
 80048f8:	68db      	ldr	r3, [r3, #12]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 80048fa:	68f9      	ldr	r1, [r7, #12]
 80048fc:	6809      	ldr	r1, [r1, #0]
                                                           pHeader->IDE |
 80048fe:	431a      	orrs	r2, r3
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 8004900:	697b      	ldr	r3, [r7, #20]
 8004902:	3318      	adds	r3, #24
 8004904:	011b      	lsls	r3, r3, #4
 8004906:	440b      	add	r3, r1
 8004908:	601a      	str	r2, [r3, #0]
      }

      /* Set up the DLC */
      hcan->Instance->sTxMailBox[transmitmailbox].TDTR = (pHeader->DLC);
 800490a:	68fb      	ldr	r3, [r7, #12]
 800490c:	6819      	ldr	r1, [r3, #0]
 800490e:	68bb      	ldr	r3, [r7, #8]
 8004910:	691a      	ldr	r2, [r3, #16]
 8004912:	697b      	ldr	r3, [r7, #20]
 8004914:	3318      	adds	r3, #24
 8004916:	011b      	lsls	r3, r3, #4
 8004918:	440b      	add	r3, r1
 800491a:	3304      	adds	r3, #4
 800491c:	601a      	str	r2, [r3, #0]

      /* Set up the Transmit Global Time mode */
      if (pHeader->TransmitGlobalTime == ENABLE)
 800491e:	68bb      	ldr	r3, [r7, #8]
 8004920:	7d1b      	ldrb	r3, [r3, #20]
 8004922:	2b01      	cmp	r3, #1
 8004924:	d111      	bne.n	800494a <HAL_CAN_AddTxMessage+0xe4>
      {
        SET_BIT(hcan->Instance->sTxMailBox[transmitmailbox].TDTR, CAN_TDT0R_TGT);
 8004926:	68fb      	ldr	r3, [r7, #12]
 8004928:	681a      	ldr	r2, [r3, #0]
 800492a:	697b      	ldr	r3, [r7, #20]
 800492c:	3318      	adds	r3, #24
 800492e:	011b      	lsls	r3, r3, #4
 8004930:	4413      	add	r3, r2
 8004932:	3304      	adds	r3, #4
 8004934:	681b      	ldr	r3, [r3, #0]
 8004936:	68fa      	ldr	r2, [r7, #12]
 8004938:	6811      	ldr	r1, [r2, #0]
 800493a:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 800493e:	697b      	ldr	r3, [r7, #20]
 8004940:	3318      	adds	r3, #24
 8004942:	011b      	lsls	r3, r3, #4
 8004944:	440b      	add	r3, r1
 8004946:	3304      	adds	r3, #4
 8004948:	601a      	str	r2, [r3, #0]
      }

      /* Set up the data field */
      WRITE_REG(hcan->Instance->sTxMailBox[transmitmailbox].TDHR,
 800494a:	687b      	ldr	r3, [r7, #4]
 800494c:	3307      	adds	r3, #7
 800494e:	781b      	ldrb	r3, [r3, #0]
 8004950:	061a      	lsls	r2, r3, #24
 8004952:	687b      	ldr	r3, [r7, #4]
 8004954:	3306      	adds	r3, #6
 8004956:	781b      	ldrb	r3, [r3, #0]
 8004958:	041b      	lsls	r3, r3, #16
 800495a:	431a      	orrs	r2, r3
 800495c:	687b      	ldr	r3, [r7, #4]
 800495e:	3305      	adds	r3, #5
 8004960:	781b      	ldrb	r3, [r3, #0]
 8004962:	021b      	lsls	r3, r3, #8
 8004964:	4313      	orrs	r3, r2
 8004966:	687a      	ldr	r2, [r7, #4]
 8004968:	3204      	adds	r2, #4
 800496a:	7812      	ldrb	r2, [r2, #0]
 800496c:	4610      	mov	r0, r2
 800496e:	68fa      	ldr	r2, [r7, #12]
 8004970:	6811      	ldr	r1, [r2, #0]
 8004972:	ea43 0200 	orr.w	r2, r3, r0
 8004976:	697b      	ldr	r3, [r7, #20]
 8004978:	011b      	lsls	r3, r3, #4
 800497a:	440b      	add	r3, r1
 800497c:	f503 73c6 	add.w	r3, r3, #396	@ 0x18c
 8004980:	601a      	str	r2, [r3, #0]
                ((uint32_t)aData[7] << CAN_TDH0R_DATA7_Pos) |
                ((uint32_t)aData[6] << CAN_TDH0R_DATA6_Pos) |
                ((uint32_t)aData[5] << CAN_TDH0R_DATA5_Pos) |
                ((uint32_t)aData[4] << CAN_TDH0R_DATA4_Pos));
      WRITE_REG(hcan->Instance->sTxMailBox[transmitmailbox].TDLR,
 8004982:	687b      	ldr	r3, [r7, #4]
 8004984:	3303      	adds	r3, #3
 8004986:	781b      	ldrb	r3, [r3, #0]
 8004988:	061a      	lsls	r2, r3, #24
 800498a:	687b      	ldr	r3, [r7, #4]
 800498c:	3302      	adds	r3, #2
 800498e:	781b      	ldrb	r3, [r3, #0]
 8004990:	041b      	lsls	r3, r3, #16
 8004992:	431a      	orrs	r2, r3
 8004994:	687b      	ldr	r3, [r7, #4]
 8004996:	3301      	adds	r3, #1
 8004998:	781b      	ldrb	r3, [r3, #0]
 800499a:	021b      	lsls	r3, r3, #8
 800499c:	4313      	orrs	r3, r2
 800499e:	687a      	ldr	r2, [r7, #4]
 80049a0:	7812      	ldrb	r2, [r2, #0]
 80049a2:	4610      	mov	r0, r2
 80049a4:	68fa      	ldr	r2, [r7, #12]
 80049a6:	6811      	ldr	r1, [r2, #0]
 80049a8:	ea43 0200 	orr.w	r2, r3, r0
 80049ac:	697b      	ldr	r3, [r7, #20]
 80049ae:	011b      	lsls	r3, r3, #4
 80049b0:	440b      	add	r3, r1
 80049b2:	f503 73c4 	add.w	r3, r3, #392	@ 0x188
 80049b6:	601a      	str	r2, [r3, #0]
                ((uint32_t)aData[2] << CAN_TDL0R_DATA2_Pos) |
                ((uint32_t)aData[1] << CAN_TDL0R_DATA1_Pos) |
                ((uint32_t)aData[0] << CAN_TDL0R_DATA0_Pos));

      /* Request transmission */
      SET_BIT(hcan->Instance->sTxMailBox[transmitmailbox].TIR, CAN_TI0R_TXRQ);
 80049b8:	68fb      	ldr	r3, [r7, #12]
 80049ba:	681a      	ldr	r2, [r3, #0]
 80049bc:	697b      	ldr	r3, [r7, #20]
 80049be:	3318      	adds	r3, #24
 80049c0:	011b      	lsls	r3, r3, #4
 80049c2:	4413      	add	r3, r2
 80049c4:	681b      	ldr	r3, [r3, #0]
 80049c6:	68fa      	ldr	r2, [r7, #12]
 80049c8:	6811      	ldr	r1, [r2, #0]
 80049ca:	f043 0201 	orr.w	r2, r3, #1
 80049ce:	697b      	ldr	r3, [r7, #20]
 80049d0:	3318      	adds	r3, #24
 80049d2:	011b      	lsls	r3, r3, #4
 80049d4:	440b      	add	r3, r1
 80049d6:	601a      	str	r2, [r3, #0]

      /* Return function status */
      return HAL_OK;
 80049d8:	2300      	movs	r3, #0
 80049da:	e00e      	b.n	80049fa <HAL_CAN_AddTxMessage+0x194>
    }
    else
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 80049dc:	68fb      	ldr	r3, [r7, #12]
 80049de:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80049e0:	f443 1200 	orr.w	r2, r3, #2097152	@ 0x200000
 80049e4:	68fb      	ldr	r3, [r7, #12]
 80049e6:	625a      	str	r2, [r3, #36]	@ 0x24

      return HAL_ERROR;
 80049e8:	2301      	movs	r3, #1
 80049ea:	e006      	b.n	80049fa <HAL_CAN_AddTxMessage+0x194>
    }
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 80049ec:	68fb      	ldr	r3, [r7, #12]
 80049ee:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80049f0:	f443 2280 	orr.w	r2, r3, #262144	@ 0x40000
 80049f4:	68fb      	ldr	r3, [r7, #12]
 80049f6:	625a      	str	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 80049f8:	2301      	movs	r3, #1
  }
}
 80049fa:	4618      	mov	r0, r3
 80049fc:	3724      	adds	r7, #36	@ 0x24
 80049fe:	46bd      	mov	sp, r7
 8004a00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a04:	4770      	bx	lr

08004a06 <HAL_CAN_GetRxMessage>:
  * @param  aData array where the payload of the Rx frame will be stored.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_GetRxMessage(CAN_HandleTypeDef *hcan, uint32_t RxFifo,
                                       CAN_RxHeaderTypeDef *pHeader, uint8_t aData[])
{
 8004a06:	b480      	push	{r7}
 8004a08:	b087      	sub	sp, #28
 8004a0a:	af00      	add	r7, sp, #0
 8004a0c:	60f8      	str	r0, [r7, #12]
 8004a0e:	60b9      	str	r1, [r7, #8]
 8004a10:	607a      	str	r2, [r7, #4]
 8004a12:	603b      	str	r3, [r7, #0]
  HAL_CAN_StateTypeDef state = hcan->State;
 8004a14:	68fb      	ldr	r3, [r7, #12]
 8004a16:	f893 3020 	ldrb.w	r3, [r3, #32]
 8004a1a:	75fb      	strb	r3, [r7, #23]

  assert_param(IS_CAN_RX_FIFO(RxFifo));

  if ((state == HAL_CAN_STATE_READY) ||
 8004a1c:	7dfb      	ldrb	r3, [r7, #23]
 8004a1e:	2b01      	cmp	r3, #1
 8004a20:	d003      	beq.n	8004a2a <HAL_CAN_GetRxMessage+0x24>
 8004a22:	7dfb      	ldrb	r3, [r7, #23]
 8004a24:	2b02      	cmp	r3, #2
 8004a26:	f040 8103 	bne.w	8004c30 <HAL_CAN_GetRxMessage+0x22a>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Check the Rx FIFO */
    if (RxFifo == CAN_RX_FIFO0) /* Rx element is assigned to Rx FIFO 0 */
 8004a2a:	68bb      	ldr	r3, [r7, #8]
 8004a2c:	2b00      	cmp	r3, #0
 8004a2e:	d10e      	bne.n	8004a4e <HAL_CAN_GetRxMessage+0x48>
    {
      /* Check that the Rx FIFO 0 is not empty */
      if ((hcan->Instance->RF0R & CAN_RF0R_FMP0) == 0U)
 8004a30:	68fb      	ldr	r3, [r7, #12]
 8004a32:	681b      	ldr	r3, [r3, #0]
 8004a34:	68db      	ldr	r3, [r3, #12]
 8004a36:	f003 0303 	and.w	r3, r3, #3
 8004a3a:	2b00      	cmp	r3, #0
 8004a3c:	d116      	bne.n	8004a6c <HAL_CAN_GetRxMessage+0x66>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 8004a3e:	68fb      	ldr	r3, [r7, #12]
 8004a40:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004a42:	f443 1200 	orr.w	r2, r3, #2097152	@ 0x200000
 8004a46:	68fb      	ldr	r3, [r7, #12]
 8004a48:	625a      	str	r2, [r3, #36]	@ 0x24

        return HAL_ERROR;
 8004a4a:	2301      	movs	r3, #1
 8004a4c:	e0f7      	b.n	8004c3e <HAL_CAN_GetRxMessage+0x238>
      }
    }
    else /* Rx element is assigned to Rx FIFO 1 */
    {
      /* Check that the Rx FIFO 1 is not empty */
      if ((hcan->Instance->RF1R & CAN_RF1R_FMP1) == 0U)
 8004a4e:	68fb      	ldr	r3, [r7, #12]
 8004a50:	681b      	ldr	r3, [r3, #0]
 8004a52:	691b      	ldr	r3, [r3, #16]
 8004a54:	f003 0303 	and.w	r3, r3, #3
 8004a58:	2b00      	cmp	r3, #0
 8004a5a:	d107      	bne.n	8004a6c <HAL_CAN_GetRxMessage+0x66>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 8004a5c:	68fb      	ldr	r3, [r7, #12]
 8004a5e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004a60:	f443 1200 	orr.w	r2, r3, #2097152	@ 0x200000
 8004a64:	68fb      	ldr	r3, [r7, #12]
 8004a66:	625a      	str	r2, [r3, #36]	@ 0x24

        return HAL_ERROR;
 8004a68:	2301      	movs	r3, #1
 8004a6a:	e0e8      	b.n	8004c3e <HAL_CAN_GetRxMessage+0x238>
      }
    }

    /* Get the header */
    pHeader->IDE = CAN_RI0R_IDE & hcan->Instance->sFIFOMailBox[RxFifo].RIR;
 8004a6c:	68fb      	ldr	r3, [r7, #12]
 8004a6e:	681a      	ldr	r2, [r3, #0]
 8004a70:	68bb      	ldr	r3, [r7, #8]
 8004a72:	331b      	adds	r3, #27
 8004a74:	011b      	lsls	r3, r3, #4
 8004a76:	4413      	add	r3, r2
 8004a78:	681b      	ldr	r3, [r3, #0]
 8004a7a:	f003 0204 	and.w	r2, r3, #4
 8004a7e:	687b      	ldr	r3, [r7, #4]
 8004a80:	609a      	str	r2, [r3, #8]
    if (pHeader->IDE == CAN_ID_STD)
 8004a82:	687b      	ldr	r3, [r7, #4]
 8004a84:	689b      	ldr	r3, [r3, #8]
 8004a86:	2b00      	cmp	r3, #0
 8004a88:	d10c      	bne.n	8004aa4 <HAL_CAN_GetRxMessage+0x9e>
    {
      pHeader->StdId = (CAN_RI0R_STID & hcan->Instance->sFIFOMailBox[RxFifo].RIR) >> CAN_TI0R_STID_Pos;
 8004a8a:	68fb      	ldr	r3, [r7, #12]
 8004a8c:	681a      	ldr	r2, [r3, #0]
 8004a8e:	68bb      	ldr	r3, [r7, #8]
 8004a90:	331b      	adds	r3, #27
 8004a92:	011b      	lsls	r3, r3, #4
 8004a94:	4413      	add	r3, r2
 8004a96:	681b      	ldr	r3, [r3, #0]
 8004a98:	0d5b      	lsrs	r3, r3, #21
 8004a9a:	f3c3 020a 	ubfx	r2, r3, #0, #11
 8004a9e:	687b      	ldr	r3, [r7, #4]
 8004aa0:	601a      	str	r2, [r3, #0]
 8004aa2:	e00b      	b.n	8004abc <HAL_CAN_GetRxMessage+0xb6>
    }
    else
    {
      pHeader->ExtId = ((CAN_RI0R_EXID | CAN_RI0R_STID) &
                        hcan->Instance->sFIFOMailBox[RxFifo].RIR) >> CAN_RI0R_EXID_Pos;
 8004aa4:	68fb      	ldr	r3, [r7, #12]
 8004aa6:	681a      	ldr	r2, [r3, #0]
 8004aa8:	68bb      	ldr	r3, [r7, #8]
 8004aaa:	331b      	adds	r3, #27
 8004aac:	011b      	lsls	r3, r3, #4
 8004aae:	4413      	add	r3, r2
 8004ab0:	681b      	ldr	r3, [r3, #0]
 8004ab2:	08db      	lsrs	r3, r3, #3
 8004ab4:	f023 4260 	bic.w	r2, r3, #3758096384	@ 0xe0000000
      pHeader->ExtId = ((CAN_RI0R_EXID | CAN_RI0R_STID) &
 8004ab8:	687b      	ldr	r3, [r7, #4]
 8004aba:	605a      	str	r2, [r3, #4]
    }
    pHeader->RTR = (CAN_RI0R_RTR & hcan->Instance->sFIFOMailBox[RxFifo].RIR);
 8004abc:	68fb      	ldr	r3, [r7, #12]
 8004abe:	681a      	ldr	r2, [r3, #0]
 8004ac0:	68bb      	ldr	r3, [r7, #8]
 8004ac2:	331b      	adds	r3, #27
 8004ac4:	011b      	lsls	r3, r3, #4
 8004ac6:	4413      	add	r3, r2
 8004ac8:	681b      	ldr	r3, [r3, #0]
 8004aca:	f003 0202 	and.w	r2, r3, #2
 8004ace:	687b      	ldr	r3, [r7, #4]
 8004ad0:	60da      	str	r2, [r3, #12]
    if (((CAN_RDT0R_DLC & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_DLC_Pos) >= 8U)
 8004ad2:	68fb      	ldr	r3, [r7, #12]
 8004ad4:	681a      	ldr	r2, [r3, #0]
 8004ad6:	68bb      	ldr	r3, [r7, #8]
 8004ad8:	331b      	adds	r3, #27
 8004ada:	011b      	lsls	r3, r3, #4
 8004adc:	4413      	add	r3, r2
 8004ade:	3304      	adds	r3, #4
 8004ae0:	681b      	ldr	r3, [r3, #0]
 8004ae2:	f003 0308 	and.w	r3, r3, #8
 8004ae6:	2b00      	cmp	r3, #0
 8004ae8:	d003      	beq.n	8004af2 <HAL_CAN_GetRxMessage+0xec>
    {
      /* Truncate DLC to 8 if received field is over range */
      pHeader->DLC = 8U;
 8004aea:	687b      	ldr	r3, [r7, #4]
 8004aec:	2208      	movs	r2, #8
 8004aee:	611a      	str	r2, [r3, #16]
 8004af0:	e00b      	b.n	8004b0a <HAL_CAN_GetRxMessage+0x104>
    }
    else
    {
      pHeader->DLC = (CAN_RDT0R_DLC & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_DLC_Pos;
 8004af2:	68fb      	ldr	r3, [r7, #12]
 8004af4:	681a      	ldr	r2, [r3, #0]
 8004af6:	68bb      	ldr	r3, [r7, #8]
 8004af8:	331b      	adds	r3, #27
 8004afa:	011b      	lsls	r3, r3, #4
 8004afc:	4413      	add	r3, r2
 8004afe:	3304      	adds	r3, #4
 8004b00:	681b      	ldr	r3, [r3, #0]
 8004b02:	f003 020f 	and.w	r2, r3, #15
 8004b06:	687b      	ldr	r3, [r7, #4]
 8004b08:	611a      	str	r2, [r3, #16]
    }
    pHeader->FilterMatchIndex = (CAN_RDT0R_FMI & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_FMI_Pos;
 8004b0a:	68fb      	ldr	r3, [r7, #12]
 8004b0c:	681a      	ldr	r2, [r3, #0]
 8004b0e:	68bb      	ldr	r3, [r7, #8]
 8004b10:	331b      	adds	r3, #27
 8004b12:	011b      	lsls	r3, r3, #4
 8004b14:	4413      	add	r3, r2
 8004b16:	3304      	adds	r3, #4
 8004b18:	681b      	ldr	r3, [r3, #0]
 8004b1a:	0a1b      	lsrs	r3, r3, #8
 8004b1c:	b2da      	uxtb	r2, r3
 8004b1e:	687b      	ldr	r3, [r7, #4]
 8004b20:	619a      	str	r2, [r3, #24]
    pHeader->Timestamp = (CAN_RDT0R_TIME & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_TIME_Pos;
 8004b22:	68fb      	ldr	r3, [r7, #12]
 8004b24:	681a      	ldr	r2, [r3, #0]
 8004b26:	68bb      	ldr	r3, [r7, #8]
 8004b28:	331b      	adds	r3, #27
 8004b2a:	011b      	lsls	r3, r3, #4
 8004b2c:	4413      	add	r3, r2
 8004b2e:	3304      	adds	r3, #4
 8004b30:	681b      	ldr	r3, [r3, #0]
 8004b32:	0c1b      	lsrs	r3, r3, #16
 8004b34:	b29a      	uxth	r2, r3
 8004b36:	687b      	ldr	r3, [r7, #4]
 8004b38:	615a      	str	r2, [r3, #20]

    /* Get the data */
    aData[0] = (uint8_t)((CAN_RDL0R_DATA0 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA0_Pos);
 8004b3a:	68fb      	ldr	r3, [r7, #12]
 8004b3c:	681a      	ldr	r2, [r3, #0]
 8004b3e:	68bb      	ldr	r3, [r7, #8]
 8004b40:	011b      	lsls	r3, r3, #4
 8004b42:	4413      	add	r3, r2
 8004b44:	f503 73dc 	add.w	r3, r3, #440	@ 0x1b8
 8004b48:	681b      	ldr	r3, [r3, #0]
 8004b4a:	b2da      	uxtb	r2, r3
 8004b4c:	683b      	ldr	r3, [r7, #0]
 8004b4e:	701a      	strb	r2, [r3, #0]
    aData[1] = (uint8_t)((CAN_RDL0R_DATA1 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA1_Pos);
 8004b50:	68fb      	ldr	r3, [r7, #12]
 8004b52:	681a      	ldr	r2, [r3, #0]
 8004b54:	68bb      	ldr	r3, [r7, #8]
 8004b56:	011b      	lsls	r3, r3, #4
 8004b58:	4413      	add	r3, r2
 8004b5a:	f503 73dc 	add.w	r3, r3, #440	@ 0x1b8
 8004b5e:	681b      	ldr	r3, [r3, #0]
 8004b60:	0a1a      	lsrs	r2, r3, #8
 8004b62:	683b      	ldr	r3, [r7, #0]
 8004b64:	3301      	adds	r3, #1
 8004b66:	b2d2      	uxtb	r2, r2
 8004b68:	701a      	strb	r2, [r3, #0]
    aData[2] = (uint8_t)((CAN_RDL0R_DATA2 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA2_Pos);
 8004b6a:	68fb      	ldr	r3, [r7, #12]
 8004b6c:	681a      	ldr	r2, [r3, #0]
 8004b6e:	68bb      	ldr	r3, [r7, #8]
 8004b70:	011b      	lsls	r3, r3, #4
 8004b72:	4413      	add	r3, r2
 8004b74:	f503 73dc 	add.w	r3, r3, #440	@ 0x1b8
 8004b78:	681b      	ldr	r3, [r3, #0]
 8004b7a:	0c1a      	lsrs	r2, r3, #16
 8004b7c:	683b      	ldr	r3, [r7, #0]
 8004b7e:	3302      	adds	r3, #2
 8004b80:	b2d2      	uxtb	r2, r2
 8004b82:	701a      	strb	r2, [r3, #0]
    aData[3] = (uint8_t)((CAN_RDL0R_DATA3 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA3_Pos);
 8004b84:	68fb      	ldr	r3, [r7, #12]
 8004b86:	681a      	ldr	r2, [r3, #0]
 8004b88:	68bb      	ldr	r3, [r7, #8]
 8004b8a:	011b      	lsls	r3, r3, #4
 8004b8c:	4413      	add	r3, r2
 8004b8e:	f503 73dc 	add.w	r3, r3, #440	@ 0x1b8
 8004b92:	681b      	ldr	r3, [r3, #0]
 8004b94:	0e1a      	lsrs	r2, r3, #24
 8004b96:	683b      	ldr	r3, [r7, #0]
 8004b98:	3303      	adds	r3, #3
 8004b9a:	b2d2      	uxtb	r2, r2
 8004b9c:	701a      	strb	r2, [r3, #0]
    aData[4] = (uint8_t)((CAN_RDH0R_DATA4 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA4_Pos);
 8004b9e:	68fb      	ldr	r3, [r7, #12]
 8004ba0:	681a      	ldr	r2, [r3, #0]
 8004ba2:	68bb      	ldr	r3, [r7, #8]
 8004ba4:	011b      	lsls	r3, r3, #4
 8004ba6:	4413      	add	r3, r2
 8004ba8:	f503 73de 	add.w	r3, r3, #444	@ 0x1bc
 8004bac:	681a      	ldr	r2, [r3, #0]
 8004bae:	683b      	ldr	r3, [r7, #0]
 8004bb0:	3304      	adds	r3, #4
 8004bb2:	b2d2      	uxtb	r2, r2
 8004bb4:	701a      	strb	r2, [r3, #0]
    aData[5] = (uint8_t)((CAN_RDH0R_DATA5 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA5_Pos);
 8004bb6:	68fb      	ldr	r3, [r7, #12]
 8004bb8:	681a      	ldr	r2, [r3, #0]
 8004bba:	68bb      	ldr	r3, [r7, #8]
 8004bbc:	011b      	lsls	r3, r3, #4
 8004bbe:	4413      	add	r3, r2
 8004bc0:	f503 73de 	add.w	r3, r3, #444	@ 0x1bc
 8004bc4:	681b      	ldr	r3, [r3, #0]
 8004bc6:	0a1a      	lsrs	r2, r3, #8
 8004bc8:	683b      	ldr	r3, [r7, #0]
 8004bca:	3305      	adds	r3, #5
 8004bcc:	b2d2      	uxtb	r2, r2
 8004bce:	701a      	strb	r2, [r3, #0]
    aData[6] = (uint8_t)((CAN_RDH0R_DATA6 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA6_Pos);
 8004bd0:	68fb      	ldr	r3, [r7, #12]
 8004bd2:	681a      	ldr	r2, [r3, #0]
 8004bd4:	68bb      	ldr	r3, [r7, #8]
 8004bd6:	011b      	lsls	r3, r3, #4
 8004bd8:	4413      	add	r3, r2
 8004bda:	f503 73de 	add.w	r3, r3, #444	@ 0x1bc
 8004bde:	681b      	ldr	r3, [r3, #0]
 8004be0:	0c1a      	lsrs	r2, r3, #16
 8004be2:	683b      	ldr	r3, [r7, #0]
 8004be4:	3306      	adds	r3, #6
 8004be6:	b2d2      	uxtb	r2, r2
 8004be8:	701a      	strb	r2, [r3, #0]
    aData[7] = (uint8_t)((CAN_RDH0R_DATA7 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA7_Pos);
 8004bea:	68fb      	ldr	r3, [r7, #12]
 8004bec:	681a      	ldr	r2, [r3, #0]
 8004bee:	68bb      	ldr	r3, [r7, #8]
 8004bf0:	011b      	lsls	r3, r3, #4
 8004bf2:	4413      	add	r3, r2
 8004bf4:	f503 73de 	add.w	r3, r3, #444	@ 0x1bc
 8004bf8:	681b      	ldr	r3, [r3, #0]
 8004bfa:	0e1a      	lsrs	r2, r3, #24
 8004bfc:	683b      	ldr	r3, [r7, #0]
 8004bfe:	3307      	adds	r3, #7
 8004c00:	b2d2      	uxtb	r2, r2
 8004c02:	701a      	strb	r2, [r3, #0]

    /* Release the FIFO */
    if (RxFifo == CAN_RX_FIFO0) /* Rx element is assigned to Rx FIFO 0 */
 8004c04:	68bb      	ldr	r3, [r7, #8]
 8004c06:	2b00      	cmp	r3, #0
 8004c08:	d108      	bne.n	8004c1c <HAL_CAN_GetRxMessage+0x216>
    {
      /* Release RX FIFO 0 */
      SET_BIT(hcan->Instance->RF0R, CAN_RF0R_RFOM0);
 8004c0a:	68fb      	ldr	r3, [r7, #12]
 8004c0c:	681b      	ldr	r3, [r3, #0]
 8004c0e:	68da      	ldr	r2, [r3, #12]
 8004c10:	68fb      	ldr	r3, [r7, #12]
 8004c12:	681b      	ldr	r3, [r3, #0]
 8004c14:	f042 0220 	orr.w	r2, r2, #32
 8004c18:	60da      	str	r2, [r3, #12]
 8004c1a:	e007      	b.n	8004c2c <HAL_CAN_GetRxMessage+0x226>
    }
    else /* Rx element is assigned to Rx FIFO 1 */
    {
      /* Release RX FIFO 1 */
      SET_BIT(hcan->Instance->RF1R, CAN_RF1R_RFOM1);
 8004c1c:	68fb      	ldr	r3, [r7, #12]
 8004c1e:	681b      	ldr	r3, [r3, #0]
 8004c20:	691a      	ldr	r2, [r3, #16]
 8004c22:	68fb      	ldr	r3, [r7, #12]
 8004c24:	681b      	ldr	r3, [r3, #0]
 8004c26:	f042 0220 	orr.w	r2, r2, #32
 8004c2a:	611a      	str	r2, [r3, #16]
    }

    /* Return function status */
    return HAL_OK;
 8004c2c:	2300      	movs	r3, #0
 8004c2e:	e006      	b.n	8004c3e <HAL_CAN_GetRxMessage+0x238>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8004c30:	68fb      	ldr	r3, [r7, #12]
 8004c32:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004c34:	f443 2280 	orr.w	r2, r3, #262144	@ 0x40000
 8004c38:	68fb      	ldr	r3, [r7, #12]
 8004c3a:	625a      	str	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 8004c3c:	2301      	movs	r3, #1
  }
}
 8004c3e:	4618      	mov	r0, r3
 8004c40:	371c      	adds	r7, #28
 8004c42:	46bd      	mov	sp, r7
 8004c44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c48:	4770      	bx	lr

08004c4a <HAL_CAN_ActivateNotification>:
  * @param  ActiveITs indicates which interrupts will be enabled.
  *         This parameter can be any combination of @arg CAN_Interrupts.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_ActivateNotification(CAN_HandleTypeDef *hcan, uint32_t ActiveITs)
{
 8004c4a:	b480      	push	{r7}
 8004c4c:	b085      	sub	sp, #20
 8004c4e:	af00      	add	r7, sp, #0
 8004c50:	6078      	str	r0, [r7, #4]
 8004c52:	6039      	str	r1, [r7, #0]
  HAL_CAN_StateTypeDef state = hcan->State;
 8004c54:	687b      	ldr	r3, [r7, #4]
 8004c56:	f893 3020 	ldrb.w	r3, [r3, #32]
 8004c5a:	73fb      	strb	r3, [r7, #15]

  /* Check function parameters */
  assert_param(IS_CAN_IT(ActiveITs));

  if ((state == HAL_CAN_STATE_READY) ||
 8004c5c:	7bfb      	ldrb	r3, [r7, #15]
 8004c5e:	2b01      	cmp	r3, #1
 8004c60:	d002      	beq.n	8004c68 <HAL_CAN_ActivateNotification+0x1e>
 8004c62:	7bfb      	ldrb	r3, [r7, #15]
 8004c64:	2b02      	cmp	r3, #2
 8004c66:	d109      	bne.n	8004c7c <HAL_CAN_ActivateNotification+0x32>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Enable the selected interrupts */
    __HAL_CAN_ENABLE_IT(hcan, ActiveITs);
 8004c68:	687b      	ldr	r3, [r7, #4]
 8004c6a:	681b      	ldr	r3, [r3, #0]
 8004c6c:	6959      	ldr	r1, [r3, #20]
 8004c6e:	687b      	ldr	r3, [r7, #4]
 8004c70:	681b      	ldr	r3, [r3, #0]
 8004c72:	683a      	ldr	r2, [r7, #0]
 8004c74:	430a      	orrs	r2, r1
 8004c76:	615a      	str	r2, [r3, #20]

    /* Return function status */
    return HAL_OK;
 8004c78:	2300      	movs	r3, #0
 8004c7a:	e006      	b.n	8004c8a <HAL_CAN_ActivateNotification+0x40>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8004c7c:	687b      	ldr	r3, [r7, #4]
 8004c7e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004c80:	f443 2280 	orr.w	r2, r3, #262144	@ 0x40000
 8004c84:	687b      	ldr	r3, [r7, #4]
 8004c86:	625a      	str	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 8004c88:	2301      	movs	r3, #1
  }
}
 8004c8a:	4618      	mov	r0, r3
 8004c8c:	3714      	adds	r7, #20
 8004c8e:	46bd      	mov	sp, r7
 8004c90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c94:	4770      	bx	lr

08004c96 <HAL_CAN_IRQHandler>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
void HAL_CAN_IRQHandler(CAN_HandleTypeDef *hcan)
{
 8004c96:	b580      	push	{r7, lr}
 8004c98:	b08a      	sub	sp, #40	@ 0x28
 8004c9a:	af00      	add	r7, sp, #0
 8004c9c:	6078      	str	r0, [r7, #4]
  uint32_t errorcode = HAL_CAN_ERROR_NONE;
 8004c9e:	2300      	movs	r3, #0
 8004ca0:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t interrupts = READ_REG(hcan->Instance->IER);
 8004ca2:	687b      	ldr	r3, [r7, #4]
 8004ca4:	681b      	ldr	r3, [r3, #0]
 8004ca6:	695b      	ldr	r3, [r3, #20]
 8004ca8:	623b      	str	r3, [r7, #32]
  uint32_t msrflags = READ_REG(hcan->Instance->MSR);
 8004caa:	687b      	ldr	r3, [r7, #4]
 8004cac:	681b      	ldr	r3, [r3, #0]
 8004cae:	685b      	ldr	r3, [r3, #4]
 8004cb0:	61fb      	str	r3, [r7, #28]
  uint32_t tsrflags = READ_REG(hcan->Instance->TSR);
 8004cb2:	687b      	ldr	r3, [r7, #4]
 8004cb4:	681b      	ldr	r3, [r3, #0]
 8004cb6:	689b      	ldr	r3, [r3, #8]
 8004cb8:	61bb      	str	r3, [r7, #24]
  uint32_t rf0rflags = READ_REG(hcan->Instance->RF0R);
 8004cba:	687b      	ldr	r3, [r7, #4]
 8004cbc:	681b      	ldr	r3, [r3, #0]
 8004cbe:	68db      	ldr	r3, [r3, #12]
 8004cc0:	617b      	str	r3, [r7, #20]
  uint32_t rf1rflags = READ_REG(hcan->Instance->RF1R);
 8004cc2:	687b      	ldr	r3, [r7, #4]
 8004cc4:	681b      	ldr	r3, [r3, #0]
 8004cc6:	691b      	ldr	r3, [r3, #16]
 8004cc8:	613b      	str	r3, [r7, #16]
  uint32_t esrflags = READ_REG(hcan->Instance->ESR);
 8004cca:	687b      	ldr	r3, [r7, #4]
 8004ccc:	681b      	ldr	r3, [r3, #0]
 8004cce:	699b      	ldr	r3, [r3, #24]
 8004cd0:	60fb      	str	r3, [r7, #12]

  /* Transmit Mailbox empty interrupt management *****************************/
  if ((interrupts & CAN_IT_TX_MAILBOX_EMPTY) != 0U)
 8004cd2:	6a3b      	ldr	r3, [r7, #32]
 8004cd4:	f003 0301 	and.w	r3, r3, #1
 8004cd8:	2b00      	cmp	r3, #0
 8004cda:	d07c      	beq.n	8004dd6 <HAL_CAN_IRQHandler+0x140>
  {
    /* Transmit Mailbox 0 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP0) != 0U)
 8004cdc:	69bb      	ldr	r3, [r7, #24]
 8004cde:	f003 0301 	and.w	r3, r3, #1
 8004ce2:	2b00      	cmp	r3, #0
 8004ce4:	d023      	beq.n	8004d2e <HAL_CAN_IRQHandler+0x98>
    {
      /* Clear the Transmission Complete flag (and TXOK0,ALST0,TERR0 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP0);
 8004ce6:	687b      	ldr	r3, [r7, #4]
 8004ce8:	681b      	ldr	r3, [r3, #0]
 8004cea:	2201      	movs	r2, #1
 8004cec:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK0) != 0U)
 8004cee:	69bb      	ldr	r3, [r7, #24]
 8004cf0:	f003 0302 	and.w	r3, r3, #2
 8004cf4:	2b00      	cmp	r3, #0
 8004cf6:	d003      	beq.n	8004d00 <HAL_CAN_IRQHandler+0x6a>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox0CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox0CompleteCallback(hcan);
 8004cf8:	6878      	ldr	r0, [r7, #4]
 8004cfa:	f000 f983 	bl	8005004 <HAL_CAN_TxMailbox0CompleteCallback>
 8004cfe:	e016      	b.n	8004d2e <HAL_CAN_IRQHandler+0x98>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST0) != 0U)
 8004d00:	69bb      	ldr	r3, [r7, #24]
 8004d02:	f003 0304 	and.w	r3, r3, #4
 8004d06:	2b00      	cmp	r3, #0
 8004d08:	d004      	beq.n	8004d14 <HAL_CAN_IRQHandler+0x7e>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST0;
 8004d0a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004d0c:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 8004d10:	627b      	str	r3, [r7, #36]	@ 0x24
 8004d12:	e00c      	b.n	8004d2e <HAL_CAN_IRQHandler+0x98>
        }
        else if ((tsrflags & CAN_TSR_TERR0) != 0U)
 8004d14:	69bb      	ldr	r3, [r7, #24]
 8004d16:	f003 0308 	and.w	r3, r3, #8
 8004d1a:	2b00      	cmp	r3, #0
 8004d1c:	d004      	beq.n	8004d28 <HAL_CAN_IRQHandler+0x92>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR0;
 8004d1e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004d20:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8004d24:	627b      	str	r3, [r7, #36]	@ 0x24
 8004d26:	e002      	b.n	8004d2e <HAL_CAN_IRQHandler+0x98>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox0AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox0AbortCallback(hcan);
 8004d28:	6878      	ldr	r0, [r7, #4]
 8004d2a:	f000 f989 	bl	8005040 <HAL_CAN_TxMailbox0AbortCallback>
        }
      }
    }

    /* Transmit Mailbox 1 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP1) != 0U)
 8004d2e:	69bb      	ldr	r3, [r7, #24]
 8004d30:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004d34:	2b00      	cmp	r3, #0
 8004d36:	d024      	beq.n	8004d82 <HAL_CAN_IRQHandler+0xec>
    {
      /* Clear the Transmission Complete flag (and TXOK1,ALST1,TERR1 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP1);
 8004d38:	687b      	ldr	r3, [r7, #4]
 8004d3a:	681b      	ldr	r3, [r3, #0]
 8004d3c:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8004d40:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK1) != 0U)
 8004d42:	69bb      	ldr	r3, [r7, #24]
 8004d44:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8004d48:	2b00      	cmp	r3, #0
 8004d4a:	d003      	beq.n	8004d54 <HAL_CAN_IRQHandler+0xbe>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox1CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox1CompleteCallback(hcan);
 8004d4c:	6878      	ldr	r0, [r7, #4]
 8004d4e:	f000 f963 	bl	8005018 <HAL_CAN_TxMailbox1CompleteCallback>
 8004d52:	e016      	b.n	8004d82 <HAL_CAN_IRQHandler+0xec>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST1) != 0U)
 8004d54:	69bb      	ldr	r3, [r7, #24]
 8004d56:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004d5a:	2b00      	cmp	r3, #0
 8004d5c:	d004      	beq.n	8004d68 <HAL_CAN_IRQHandler+0xd2>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST1;
 8004d5e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004d60:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 8004d64:	627b      	str	r3, [r7, #36]	@ 0x24
 8004d66:	e00c      	b.n	8004d82 <HAL_CAN_IRQHandler+0xec>
        }
        else if ((tsrflags & CAN_TSR_TERR1) != 0U)
 8004d68:	69bb      	ldr	r3, [r7, #24]
 8004d6a:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8004d6e:	2b00      	cmp	r3, #0
 8004d70:	d004      	beq.n	8004d7c <HAL_CAN_IRQHandler+0xe6>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR1;
 8004d72:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004d74:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8004d78:	627b      	str	r3, [r7, #36]	@ 0x24
 8004d7a:	e002      	b.n	8004d82 <HAL_CAN_IRQHandler+0xec>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox1AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox1AbortCallback(hcan);
 8004d7c:	6878      	ldr	r0, [r7, #4]
 8004d7e:	f000 f969 	bl	8005054 <HAL_CAN_TxMailbox1AbortCallback>
        }
      }
    }

    /* Transmit Mailbox 2 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP2) != 0U)
 8004d82:	69bb      	ldr	r3, [r7, #24]
 8004d84:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8004d88:	2b00      	cmp	r3, #0
 8004d8a:	d024      	beq.n	8004dd6 <HAL_CAN_IRQHandler+0x140>
    {
      /* Clear the Transmission Complete flag (and TXOK2,ALST2,TERR2 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP2);
 8004d8c:	687b      	ldr	r3, [r7, #4]
 8004d8e:	681b      	ldr	r3, [r3, #0]
 8004d90:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
 8004d94:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK2) != 0U)
 8004d96:	69bb      	ldr	r3, [r7, #24]
 8004d98:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004d9c:	2b00      	cmp	r3, #0
 8004d9e:	d003      	beq.n	8004da8 <HAL_CAN_IRQHandler+0x112>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox2CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox2CompleteCallback(hcan);
 8004da0:	6878      	ldr	r0, [r7, #4]
 8004da2:	f000 f943 	bl	800502c <HAL_CAN_TxMailbox2CompleteCallback>
 8004da6:	e016      	b.n	8004dd6 <HAL_CAN_IRQHandler+0x140>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST2) != 0U)
 8004da8:	69bb      	ldr	r3, [r7, #24]
 8004daa:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8004dae:	2b00      	cmp	r3, #0
 8004db0:	d004      	beq.n	8004dbc <HAL_CAN_IRQHandler+0x126>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST2;
 8004db2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004db4:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8004db8:	627b      	str	r3, [r7, #36]	@ 0x24
 8004dba:	e00c      	b.n	8004dd6 <HAL_CAN_IRQHandler+0x140>
        }
        else if ((tsrflags & CAN_TSR_TERR2) != 0U)
 8004dbc:	69bb      	ldr	r3, [r7, #24]
 8004dbe:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8004dc2:	2b00      	cmp	r3, #0
 8004dc4:	d004      	beq.n	8004dd0 <HAL_CAN_IRQHandler+0x13a>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR2;
 8004dc6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004dc8:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004dcc:	627b      	str	r3, [r7, #36]	@ 0x24
 8004dce:	e002      	b.n	8004dd6 <HAL_CAN_IRQHandler+0x140>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox2AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox2AbortCallback(hcan);
 8004dd0:	6878      	ldr	r0, [r7, #4]
 8004dd2:	f000 f949 	bl	8005068 <HAL_CAN_TxMailbox2AbortCallback>
      }
    }
  }

  /* Receive FIFO 0 overrun interrupt management *****************************/
  if ((interrupts & CAN_IT_RX_FIFO0_OVERRUN) != 0U)
 8004dd6:	6a3b      	ldr	r3, [r7, #32]
 8004dd8:	f003 0308 	and.w	r3, r3, #8
 8004ddc:	2b00      	cmp	r3, #0
 8004dde:	d00c      	beq.n	8004dfa <HAL_CAN_IRQHandler+0x164>
  {
    if ((rf0rflags & CAN_RF0R_FOVR0) != 0U)
 8004de0:	697b      	ldr	r3, [r7, #20]
 8004de2:	f003 0310 	and.w	r3, r3, #16
 8004de6:	2b00      	cmp	r3, #0
 8004de8:	d007      	beq.n	8004dfa <HAL_CAN_IRQHandler+0x164>
    {
      /* Set CAN error code to Rx Fifo 0 overrun error */
      errorcode |= HAL_CAN_ERROR_RX_FOV0;
 8004dea:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004dec:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8004df0:	627b      	str	r3, [r7, #36]	@ 0x24

      /* Clear FIFO0 Overrun Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FOV0);
 8004df2:	687b      	ldr	r3, [r7, #4]
 8004df4:	681b      	ldr	r3, [r3, #0]
 8004df6:	2210      	movs	r2, #16
 8004df8:	60da      	str	r2, [r3, #12]
    }
  }

  /* Receive FIFO 0 full interrupt management ********************************/
  if ((interrupts & CAN_IT_RX_FIFO0_FULL) != 0U)
 8004dfa:	6a3b      	ldr	r3, [r7, #32]
 8004dfc:	f003 0304 	and.w	r3, r3, #4
 8004e00:	2b00      	cmp	r3, #0
 8004e02:	d00b      	beq.n	8004e1c <HAL_CAN_IRQHandler+0x186>
  {
    if ((rf0rflags & CAN_RF0R_FULL0) != 0U)
 8004e04:	697b      	ldr	r3, [r7, #20]
 8004e06:	f003 0308 	and.w	r3, r3, #8
 8004e0a:	2b00      	cmp	r3, #0
 8004e0c:	d006      	beq.n	8004e1c <HAL_CAN_IRQHandler+0x186>
    {
      /* Clear FIFO 0 full Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FF0);
 8004e0e:	687b      	ldr	r3, [r7, #4]
 8004e10:	681b      	ldr	r3, [r3, #0]
 8004e12:	2208      	movs	r2, #8
 8004e14:	60da      	str	r2, [r3, #12]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo0FullCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo0FullCallback(hcan);
 8004e16:	6878      	ldr	r0, [r7, #4]
 8004e18:	f000 f930 	bl	800507c <HAL_CAN_RxFifo0FullCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 0 message pending interrupt management *********************/
  if ((interrupts & CAN_IT_RX_FIFO0_MSG_PENDING) != 0U)
 8004e1c:	6a3b      	ldr	r3, [r7, #32]
 8004e1e:	f003 0302 	and.w	r3, r3, #2
 8004e22:	2b00      	cmp	r3, #0
 8004e24:	d009      	beq.n	8004e3a <HAL_CAN_IRQHandler+0x1a4>
  {
    /* Check if message is still pending */
    if ((hcan->Instance->RF0R & CAN_RF0R_FMP0) != 0U)
 8004e26:	687b      	ldr	r3, [r7, #4]
 8004e28:	681b      	ldr	r3, [r3, #0]
 8004e2a:	68db      	ldr	r3, [r3, #12]
 8004e2c:	f003 0303 	and.w	r3, r3, #3
 8004e30:	2b00      	cmp	r3, #0
 8004e32:	d002      	beq.n	8004e3a <HAL_CAN_IRQHandler+0x1a4>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo0MsgPendingCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo0MsgPendingCallback(hcan);
 8004e34:	6878      	ldr	r0, [r7, #4]
 8004e36:	f7fd fddd 	bl	80029f4 <HAL_CAN_RxFifo0MsgPendingCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 1 overrun interrupt management *****************************/
  if ((interrupts & CAN_IT_RX_FIFO1_OVERRUN) != 0U)
 8004e3a:	6a3b      	ldr	r3, [r7, #32]
 8004e3c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004e40:	2b00      	cmp	r3, #0
 8004e42:	d00c      	beq.n	8004e5e <HAL_CAN_IRQHandler+0x1c8>
  {
    if ((rf1rflags & CAN_RF1R_FOVR1) != 0U)
 8004e44:	693b      	ldr	r3, [r7, #16]
 8004e46:	f003 0310 	and.w	r3, r3, #16
 8004e4a:	2b00      	cmp	r3, #0
 8004e4c:	d007      	beq.n	8004e5e <HAL_CAN_IRQHandler+0x1c8>
    {
      /* Set CAN error code to Rx Fifo 1 overrun error */
      errorcode |= HAL_CAN_ERROR_RX_FOV1;
 8004e4e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004e50:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8004e54:	627b      	str	r3, [r7, #36]	@ 0x24

      /* Clear FIFO1 Overrun Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FOV1);
 8004e56:	687b      	ldr	r3, [r7, #4]
 8004e58:	681b      	ldr	r3, [r3, #0]
 8004e5a:	2210      	movs	r2, #16
 8004e5c:	611a      	str	r2, [r3, #16]
    }
  }

  /* Receive FIFO 1 full interrupt management ********************************/
  if ((interrupts & CAN_IT_RX_FIFO1_FULL) != 0U)
 8004e5e:	6a3b      	ldr	r3, [r7, #32]
 8004e60:	f003 0320 	and.w	r3, r3, #32
 8004e64:	2b00      	cmp	r3, #0
 8004e66:	d00b      	beq.n	8004e80 <HAL_CAN_IRQHandler+0x1ea>
  {
    if ((rf1rflags & CAN_RF1R_FULL1) != 0U)
 8004e68:	693b      	ldr	r3, [r7, #16]
 8004e6a:	f003 0308 	and.w	r3, r3, #8
 8004e6e:	2b00      	cmp	r3, #0
 8004e70:	d006      	beq.n	8004e80 <HAL_CAN_IRQHandler+0x1ea>
    {
      /* Clear FIFO 1 full Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FF1);
 8004e72:	687b      	ldr	r3, [r7, #4]
 8004e74:	681b      	ldr	r3, [r3, #0]
 8004e76:	2208      	movs	r2, #8
 8004e78:	611a      	str	r2, [r3, #16]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo1FullCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo1FullCallback(hcan);
 8004e7a:	6878      	ldr	r0, [r7, #4]
 8004e7c:	f000 f912 	bl	80050a4 <HAL_CAN_RxFifo1FullCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 1 message pending interrupt management *********************/
  if ((interrupts & CAN_IT_RX_FIFO1_MSG_PENDING) != 0U)
 8004e80:	6a3b      	ldr	r3, [r7, #32]
 8004e82:	f003 0310 	and.w	r3, r3, #16
 8004e86:	2b00      	cmp	r3, #0
 8004e88:	d009      	beq.n	8004e9e <HAL_CAN_IRQHandler+0x208>
  {
    /* Check if message is still pending */
    if ((hcan->Instance->RF1R & CAN_RF1R_FMP1) != 0U)
 8004e8a:	687b      	ldr	r3, [r7, #4]
 8004e8c:	681b      	ldr	r3, [r3, #0]
 8004e8e:	691b      	ldr	r3, [r3, #16]
 8004e90:	f003 0303 	and.w	r3, r3, #3
 8004e94:	2b00      	cmp	r3, #0
 8004e96:	d002      	beq.n	8004e9e <HAL_CAN_IRQHandler+0x208>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo1MsgPendingCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo1MsgPendingCallback(hcan);
 8004e98:	6878      	ldr	r0, [r7, #4]
 8004e9a:	f000 f8f9 	bl	8005090 <HAL_CAN_RxFifo1MsgPendingCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Sleep interrupt management *********************************************/
  if ((interrupts & CAN_IT_SLEEP_ACK) != 0U)
 8004e9e:	6a3b      	ldr	r3, [r7, #32]
 8004ea0:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004ea4:	2b00      	cmp	r3, #0
 8004ea6:	d00b      	beq.n	8004ec0 <HAL_CAN_IRQHandler+0x22a>
  {
    if ((msrflags & CAN_MSR_SLAKI) != 0U)
 8004ea8:	69fb      	ldr	r3, [r7, #28]
 8004eaa:	f003 0310 	and.w	r3, r3, #16
 8004eae:	2b00      	cmp	r3, #0
 8004eb0:	d006      	beq.n	8004ec0 <HAL_CAN_IRQHandler+0x22a>
    {
      /* Clear Sleep interrupt Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_SLAKI);
 8004eb2:	687b      	ldr	r3, [r7, #4]
 8004eb4:	681b      	ldr	r3, [r3, #0]
 8004eb6:	2210      	movs	r2, #16
 8004eb8:	605a      	str	r2, [r3, #4]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->SleepCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_SleepCallback(hcan);
 8004eba:	6878      	ldr	r0, [r7, #4]
 8004ebc:	f000 f8fc 	bl	80050b8 <HAL_CAN_SleepCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* WakeUp interrupt management *********************************************/
  if ((interrupts & CAN_IT_WAKEUP) != 0U)
 8004ec0:	6a3b      	ldr	r3, [r7, #32]
 8004ec2:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8004ec6:	2b00      	cmp	r3, #0
 8004ec8:	d00b      	beq.n	8004ee2 <HAL_CAN_IRQHandler+0x24c>
  {
    if ((msrflags & CAN_MSR_WKUI) != 0U)
 8004eca:	69fb      	ldr	r3, [r7, #28]
 8004ecc:	f003 0308 	and.w	r3, r3, #8
 8004ed0:	2b00      	cmp	r3, #0
 8004ed2:	d006      	beq.n	8004ee2 <HAL_CAN_IRQHandler+0x24c>
    {
      /* Clear WakeUp Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_WKU);
 8004ed4:	687b      	ldr	r3, [r7, #4]
 8004ed6:	681b      	ldr	r3, [r3, #0]
 8004ed8:	2208      	movs	r2, #8
 8004eda:	605a      	str	r2, [r3, #4]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->WakeUpFromRxMsgCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_WakeUpFromRxMsgCallback(hcan);
 8004edc:	6878      	ldr	r0, [r7, #4]
 8004ede:	f000 f8f5 	bl	80050cc <HAL_CAN_WakeUpFromRxMsgCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Error interrupts management *********************************************/
  if ((interrupts & CAN_IT_ERROR) != 0U)
 8004ee2:	6a3b      	ldr	r3, [r7, #32]
 8004ee4:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8004ee8:	2b00      	cmp	r3, #0
 8004eea:	d07b      	beq.n	8004fe4 <HAL_CAN_IRQHandler+0x34e>
  {
    if ((msrflags & CAN_MSR_ERRI) != 0U)
 8004eec:	69fb      	ldr	r3, [r7, #28]
 8004eee:	f003 0304 	and.w	r3, r3, #4
 8004ef2:	2b00      	cmp	r3, #0
 8004ef4:	d072      	beq.n	8004fdc <HAL_CAN_IRQHandler+0x346>
    {
      /* Check Error Warning Flag */
      if (((interrupts & CAN_IT_ERROR_WARNING) != 0U) &&
 8004ef6:	6a3b      	ldr	r3, [r7, #32]
 8004ef8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004efc:	2b00      	cmp	r3, #0
 8004efe:	d008      	beq.n	8004f12 <HAL_CAN_IRQHandler+0x27c>
          ((esrflags & CAN_ESR_EWGF) != 0U))
 8004f00:	68fb      	ldr	r3, [r7, #12]
 8004f02:	f003 0301 	and.w	r3, r3, #1
      if (((interrupts & CAN_IT_ERROR_WARNING) != 0U) &&
 8004f06:	2b00      	cmp	r3, #0
 8004f08:	d003      	beq.n	8004f12 <HAL_CAN_IRQHandler+0x27c>
      {
        /* Set CAN error code to Error Warning */
        errorcode |= HAL_CAN_ERROR_EWG;
 8004f0a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004f0c:	f043 0301 	orr.w	r3, r3, #1
 8004f10:	627b      	str	r3, [r7, #36]	@ 0x24

        /* No need for clear of Error Warning Flag as read-only */
      }

      /* Check Error Passive Flag */
      if (((interrupts & CAN_IT_ERROR_PASSIVE) != 0U) &&
 8004f12:	6a3b      	ldr	r3, [r7, #32]
 8004f14:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8004f18:	2b00      	cmp	r3, #0
 8004f1a:	d008      	beq.n	8004f2e <HAL_CAN_IRQHandler+0x298>
          ((esrflags & CAN_ESR_EPVF) != 0U))
 8004f1c:	68fb      	ldr	r3, [r7, #12]
 8004f1e:	f003 0302 	and.w	r3, r3, #2
      if (((interrupts & CAN_IT_ERROR_PASSIVE) != 0U) &&
 8004f22:	2b00      	cmp	r3, #0
 8004f24:	d003      	beq.n	8004f2e <HAL_CAN_IRQHandler+0x298>
      {
        /* Set CAN error code to Error Passive */
        errorcode |= HAL_CAN_ERROR_EPV;
 8004f26:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004f28:	f043 0302 	orr.w	r3, r3, #2
 8004f2c:	627b      	str	r3, [r7, #36]	@ 0x24

        /* No need for clear of Error Passive Flag as read-only */
      }

      /* Check Bus-off Flag */
      if (((interrupts & CAN_IT_BUSOFF) != 0U) &&
 8004f2e:	6a3b      	ldr	r3, [r7, #32]
 8004f30:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004f34:	2b00      	cmp	r3, #0
 8004f36:	d008      	beq.n	8004f4a <HAL_CAN_IRQHandler+0x2b4>
          ((esrflags & CAN_ESR_BOFF) != 0U))
 8004f38:	68fb      	ldr	r3, [r7, #12]
 8004f3a:	f003 0304 	and.w	r3, r3, #4
      if (((interrupts & CAN_IT_BUSOFF) != 0U) &&
 8004f3e:	2b00      	cmp	r3, #0
 8004f40:	d003      	beq.n	8004f4a <HAL_CAN_IRQHandler+0x2b4>
      {
        /* Set CAN error code to Bus-Off */
        errorcode |= HAL_CAN_ERROR_BOF;
 8004f42:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004f44:	f043 0304 	orr.w	r3, r3, #4
 8004f48:	627b      	str	r3, [r7, #36]	@ 0x24

        /* No need for clear of Error Bus-Off as read-only */
      }

      /* Check Last Error Code Flag */
      if (((interrupts & CAN_IT_LAST_ERROR_CODE) != 0U) &&
 8004f4a:	6a3b      	ldr	r3, [r7, #32]
 8004f4c:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8004f50:	2b00      	cmp	r3, #0
 8004f52:	d043      	beq.n	8004fdc <HAL_CAN_IRQHandler+0x346>
          ((esrflags & CAN_ESR_LEC) != 0U))
 8004f54:	68fb      	ldr	r3, [r7, #12]
 8004f56:	f003 0370 	and.w	r3, r3, #112	@ 0x70
      if (((interrupts & CAN_IT_LAST_ERROR_CODE) != 0U) &&
 8004f5a:	2b00      	cmp	r3, #0
 8004f5c:	d03e      	beq.n	8004fdc <HAL_CAN_IRQHandler+0x346>
      {
        switch (esrflags & CAN_ESR_LEC)
 8004f5e:	68fb      	ldr	r3, [r7, #12]
 8004f60:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8004f64:	2b60      	cmp	r3, #96	@ 0x60
 8004f66:	d02b      	beq.n	8004fc0 <HAL_CAN_IRQHandler+0x32a>
 8004f68:	2b60      	cmp	r3, #96	@ 0x60
 8004f6a:	d82e      	bhi.n	8004fca <HAL_CAN_IRQHandler+0x334>
 8004f6c:	2b50      	cmp	r3, #80	@ 0x50
 8004f6e:	d022      	beq.n	8004fb6 <HAL_CAN_IRQHandler+0x320>
 8004f70:	2b50      	cmp	r3, #80	@ 0x50
 8004f72:	d82a      	bhi.n	8004fca <HAL_CAN_IRQHandler+0x334>
 8004f74:	2b40      	cmp	r3, #64	@ 0x40
 8004f76:	d019      	beq.n	8004fac <HAL_CAN_IRQHandler+0x316>
 8004f78:	2b40      	cmp	r3, #64	@ 0x40
 8004f7a:	d826      	bhi.n	8004fca <HAL_CAN_IRQHandler+0x334>
 8004f7c:	2b30      	cmp	r3, #48	@ 0x30
 8004f7e:	d010      	beq.n	8004fa2 <HAL_CAN_IRQHandler+0x30c>
 8004f80:	2b30      	cmp	r3, #48	@ 0x30
 8004f82:	d822      	bhi.n	8004fca <HAL_CAN_IRQHandler+0x334>
 8004f84:	2b10      	cmp	r3, #16
 8004f86:	d002      	beq.n	8004f8e <HAL_CAN_IRQHandler+0x2f8>
 8004f88:	2b20      	cmp	r3, #32
 8004f8a:	d005      	beq.n	8004f98 <HAL_CAN_IRQHandler+0x302>
          case (CAN_ESR_LEC_2 | CAN_ESR_LEC_1):
            /* Set CAN error code to CRC error */
            errorcode |= HAL_CAN_ERROR_CRC;
            break;
          default:
            break;
 8004f8c:	e01d      	b.n	8004fca <HAL_CAN_IRQHandler+0x334>
            errorcode |= HAL_CAN_ERROR_STF;
 8004f8e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004f90:	f043 0308 	orr.w	r3, r3, #8
 8004f94:	627b      	str	r3, [r7, #36]	@ 0x24
            break;
 8004f96:	e019      	b.n	8004fcc <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_FOR;
 8004f98:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004f9a:	f043 0310 	orr.w	r3, r3, #16
 8004f9e:	627b      	str	r3, [r7, #36]	@ 0x24
            break;
 8004fa0:	e014      	b.n	8004fcc <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_ACK;
 8004fa2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004fa4:	f043 0320 	orr.w	r3, r3, #32
 8004fa8:	627b      	str	r3, [r7, #36]	@ 0x24
            break;
 8004faa:	e00f      	b.n	8004fcc <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_BR;
 8004fac:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004fae:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8004fb2:	627b      	str	r3, [r7, #36]	@ 0x24
            break;
 8004fb4:	e00a      	b.n	8004fcc <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_BD;
 8004fb6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004fb8:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8004fbc:	627b      	str	r3, [r7, #36]	@ 0x24
            break;
 8004fbe:	e005      	b.n	8004fcc <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_CRC;
 8004fc0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004fc2:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004fc6:	627b      	str	r3, [r7, #36]	@ 0x24
            break;
 8004fc8:	e000      	b.n	8004fcc <HAL_CAN_IRQHandler+0x336>
            break;
 8004fca:	bf00      	nop
        }

        /* Clear Last error code Flag */
        CLEAR_BIT(hcan->Instance->ESR, CAN_ESR_LEC);
 8004fcc:	687b      	ldr	r3, [r7, #4]
 8004fce:	681b      	ldr	r3, [r3, #0]
 8004fd0:	699a      	ldr	r2, [r3, #24]
 8004fd2:	687b      	ldr	r3, [r7, #4]
 8004fd4:	681b      	ldr	r3, [r3, #0]
 8004fd6:	f022 0270 	bic.w	r2, r2, #112	@ 0x70
 8004fda:	619a      	str	r2, [r3, #24]
      }
    }

    /* Clear ERRI Flag */
    __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_ERRI);
 8004fdc:	687b      	ldr	r3, [r7, #4]
 8004fde:	681b      	ldr	r3, [r3, #0]
 8004fe0:	2204      	movs	r2, #4
 8004fe2:	605a      	str	r2, [r3, #4]
  }

  /* Call the Error call Back in case of Errors */
  if (errorcode != HAL_CAN_ERROR_NONE)
 8004fe4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004fe6:	2b00      	cmp	r3, #0
 8004fe8:	d008      	beq.n	8004ffc <HAL_CAN_IRQHandler+0x366>
  {
    /* Update error code in handle */
    hcan->ErrorCode |= errorcode;
 8004fea:	687b      	ldr	r3, [r7, #4]
 8004fec:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8004fee:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004ff0:	431a      	orrs	r2, r3
 8004ff2:	687b      	ldr	r3, [r7, #4]
 8004ff4:	625a      	str	r2, [r3, #36]	@ 0x24
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hcan->ErrorCallback(hcan);
#else
    /* Call weak (surcharged) callback */
    HAL_CAN_ErrorCallback(hcan);
 8004ff6:	6878      	ldr	r0, [r7, #4]
 8004ff8:	f000 f872 	bl	80050e0 <HAL_CAN_ErrorCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
  }
}
 8004ffc:	bf00      	nop
 8004ffe:	3728      	adds	r7, #40	@ 0x28
 8005000:	46bd      	mov	sp, r7
 8005002:	bd80      	pop	{r7, pc}

08005004 <HAL_CAN_TxMailbox0CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox0CompleteCallback(CAN_HandleTypeDef *hcan)
{
 8005004:	b480      	push	{r7}
 8005006:	b083      	sub	sp, #12
 8005008:	af00      	add	r7, sp, #0
 800500a:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox0CompleteCallback could be implemented in the
            user file
   */
}
 800500c:	bf00      	nop
 800500e:	370c      	adds	r7, #12
 8005010:	46bd      	mov	sp, r7
 8005012:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005016:	4770      	bx	lr

08005018 <HAL_CAN_TxMailbox1CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox1CompleteCallback(CAN_HandleTypeDef *hcan)
{
 8005018:	b480      	push	{r7}
 800501a:	b083      	sub	sp, #12
 800501c:	af00      	add	r7, sp, #0
 800501e:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox1CompleteCallback could be implemented in the
            user file
   */
}
 8005020:	bf00      	nop
 8005022:	370c      	adds	r7, #12
 8005024:	46bd      	mov	sp, r7
 8005026:	f85d 7b04 	ldr.w	r7, [sp], #4
 800502a:	4770      	bx	lr

0800502c <HAL_CAN_TxMailbox2CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox2CompleteCallback(CAN_HandleTypeDef *hcan)
{
 800502c:	b480      	push	{r7}
 800502e:	b083      	sub	sp, #12
 8005030:	af00      	add	r7, sp, #0
 8005032:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox2CompleteCallback could be implemented in the
            user file
   */
}
 8005034:	bf00      	nop
 8005036:	370c      	adds	r7, #12
 8005038:	46bd      	mov	sp, r7
 800503a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800503e:	4770      	bx	lr

08005040 <HAL_CAN_TxMailbox0AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox0AbortCallback(CAN_HandleTypeDef *hcan)
{
 8005040:	b480      	push	{r7}
 8005042:	b083      	sub	sp, #12
 8005044:	af00      	add	r7, sp, #0
 8005046:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox0AbortCallback could be implemented in the
            user file
   */
}
 8005048:	bf00      	nop
 800504a:	370c      	adds	r7, #12
 800504c:	46bd      	mov	sp, r7
 800504e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005052:	4770      	bx	lr

08005054 <HAL_CAN_TxMailbox1AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox1AbortCallback(CAN_HandleTypeDef *hcan)
{
 8005054:	b480      	push	{r7}
 8005056:	b083      	sub	sp, #12
 8005058:	af00      	add	r7, sp, #0
 800505a:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox1AbortCallback could be implemented in the
            user file
   */
}
 800505c:	bf00      	nop
 800505e:	370c      	adds	r7, #12
 8005060:	46bd      	mov	sp, r7
 8005062:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005066:	4770      	bx	lr

08005068 <HAL_CAN_TxMailbox2AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox2AbortCallback(CAN_HandleTypeDef *hcan)
{
 8005068:	b480      	push	{r7}
 800506a:	b083      	sub	sp, #12
 800506c:	af00      	add	r7, sp, #0
 800506e:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox2AbortCallback could be implemented in the
            user file
   */
}
 8005070:	bf00      	nop
 8005072:	370c      	adds	r7, #12
 8005074:	46bd      	mov	sp, r7
 8005076:	f85d 7b04 	ldr.w	r7, [sp], #4
 800507a:	4770      	bx	lr

0800507c <HAL_CAN_RxFifo0FullCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo0FullCallback(CAN_HandleTypeDef *hcan)
{
 800507c:	b480      	push	{r7}
 800507e:	b083      	sub	sp, #12
 8005080:	af00      	add	r7, sp, #0
 8005082:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo0FullCallback could be implemented in the user
            file
   */
}
 8005084:	bf00      	nop
 8005086:	370c      	adds	r7, #12
 8005088:	46bd      	mov	sp, r7
 800508a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800508e:	4770      	bx	lr

08005090 <HAL_CAN_RxFifo1MsgPendingCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo1MsgPendingCallback(CAN_HandleTypeDef *hcan)
{
 8005090:	b480      	push	{r7}
 8005092:	b083      	sub	sp, #12
 8005094:	af00      	add	r7, sp, #0
 8005096:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo1MsgPendingCallback could be implemented in the
            user file
   */
}
 8005098:	bf00      	nop
 800509a:	370c      	adds	r7, #12
 800509c:	46bd      	mov	sp, r7
 800509e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80050a2:	4770      	bx	lr

080050a4 <HAL_CAN_RxFifo1FullCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo1FullCallback(CAN_HandleTypeDef *hcan)
{
 80050a4:	b480      	push	{r7}
 80050a6:	b083      	sub	sp, #12
 80050a8:	af00      	add	r7, sp, #0
 80050aa:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo1FullCallback could be implemented in the user
            file
   */
}
 80050ac:	bf00      	nop
 80050ae:	370c      	adds	r7, #12
 80050b0:	46bd      	mov	sp, r7
 80050b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80050b6:	4770      	bx	lr

080050b8 <HAL_CAN_SleepCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_SleepCallback(CAN_HandleTypeDef *hcan)
{
 80050b8:	b480      	push	{r7}
 80050ba:	b083      	sub	sp, #12
 80050bc:	af00      	add	r7, sp, #0
 80050be:	6078      	str	r0, [r7, #4]
  UNUSED(hcan);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_SleepCallback could be implemented in the user file
   */
}
 80050c0:	bf00      	nop
 80050c2:	370c      	adds	r7, #12
 80050c4:	46bd      	mov	sp, r7
 80050c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80050ca:	4770      	bx	lr

080050cc <HAL_CAN_WakeUpFromRxMsgCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_WakeUpFromRxMsgCallback(CAN_HandleTypeDef *hcan)
{
 80050cc:	b480      	push	{r7}
 80050ce:	b083      	sub	sp, #12
 80050d0:	af00      	add	r7, sp, #0
 80050d2:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_WakeUpFromRxMsgCallback could be implemented in the
            user file
   */
}
 80050d4:	bf00      	nop
 80050d6:	370c      	adds	r7, #12
 80050d8:	46bd      	mov	sp, r7
 80050da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80050de:	4770      	bx	lr

080050e0 <HAL_CAN_ErrorCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_ErrorCallback(CAN_HandleTypeDef *hcan)
{
 80050e0:	b480      	push	{r7}
 80050e2:	b083      	sub	sp, #12
 80050e4:	af00      	add	r7, sp, #0
 80050e6:	6078      	str	r0, [r7, #4]
  UNUSED(hcan);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_ErrorCallback could be implemented in the user file
   */
}
 80050e8:	bf00      	nop
 80050ea:	370c      	adds	r7, #12
 80050ec:	46bd      	mov	sp, r7
 80050ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80050f2:	4770      	bx	lr

080050f4 <__NVIC_SetPriorityGrouping>:
{
 80050f4:	b480      	push	{r7}
 80050f6:	b085      	sub	sp, #20
 80050f8:	af00      	add	r7, sp, #0
 80050fa:	6078      	str	r0, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80050fc:	687b      	ldr	r3, [r7, #4]
 80050fe:	f003 0307 	and.w	r3, r3, #7
 8005102:	60fb      	str	r3, [r7, #12]
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8005104:	4b0c      	ldr	r3, [pc, #48]	@ (8005138 <__NVIC_SetPriorityGrouping+0x44>)
 8005106:	68db      	ldr	r3, [r3, #12]
 8005108:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800510a:	68ba      	ldr	r2, [r7, #8]
 800510c:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8005110:	4013      	ands	r3, r2
 8005112:	60bb      	str	r3, [r7, #8]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8005114:	68fb      	ldr	r3, [r7, #12]
 8005116:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8005118:	68bb      	ldr	r3, [r7, #8]
 800511a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 800511c:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8005120:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8005124:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8005126:	4a04      	ldr	r2, [pc, #16]	@ (8005138 <__NVIC_SetPriorityGrouping+0x44>)
 8005128:	68bb      	ldr	r3, [r7, #8]
 800512a:	60d3      	str	r3, [r2, #12]
}
 800512c:	bf00      	nop
 800512e:	3714      	adds	r7, #20
 8005130:	46bd      	mov	sp, r7
 8005132:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005136:	4770      	bx	lr
 8005138:	e000ed00 	.word	0xe000ed00

0800513c <__NVIC_GetPriorityGrouping>:
{
 800513c:	b480      	push	{r7}
 800513e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8005140:	4b04      	ldr	r3, [pc, #16]	@ (8005154 <__NVIC_GetPriorityGrouping+0x18>)
 8005142:	68db      	ldr	r3, [r3, #12]
 8005144:	0a1b      	lsrs	r3, r3, #8
 8005146:	f003 0307 	and.w	r3, r3, #7
}
 800514a:	4618      	mov	r0, r3
 800514c:	46bd      	mov	sp, r7
 800514e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005152:	4770      	bx	lr
 8005154:	e000ed00 	.word	0xe000ed00

08005158 <__NVIC_EnableIRQ>:
{
 8005158:	b480      	push	{r7}
 800515a:	b083      	sub	sp, #12
 800515c:	af00      	add	r7, sp, #0
 800515e:	4603      	mov	r3, r0
 8005160:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8005162:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005166:	2b00      	cmp	r3, #0
 8005168:	db0b      	blt.n	8005182 <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800516a:	79fb      	ldrb	r3, [r7, #7]
 800516c:	f003 021f 	and.w	r2, r3, #31
 8005170:	4907      	ldr	r1, [pc, #28]	@ (8005190 <__NVIC_EnableIRQ+0x38>)
 8005172:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005176:	095b      	lsrs	r3, r3, #5
 8005178:	2001      	movs	r0, #1
 800517a:	fa00 f202 	lsl.w	r2, r0, r2
 800517e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 8005182:	bf00      	nop
 8005184:	370c      	adds	r7, #12
 8005186:	46bd      	mov	sp, r7
 8005188:	f85d 7b04 	ldr.w	r7, [sp], #4
 800518c:	4770      	bx	lr
 800518e:	bf00      	nop
 8005190:	e000e100 	.word	0xe000e100

08005194 <__NVIC_SetPriority>:
{
 8005194:	b480      	push	{r7}
 8005196:	b083      	sub	sp, #12
 8005198:	af00      	add	r7, sp, #0
 800519a:	4603      	mov	r3, r0
 800519c:	6039      	str	r1, [r7, #0]
 800519e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80051a0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80051a4:	2b00      	cmp	r3, #0
 80051a6:	db0a      	blt.n	80051be <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80051a8:	683b      	ldr	r3, [r7, #0]
 80051aa:	b2da      	uxtb	r2, r3
 80051ac:	490c      	ldr	r1, [pc, #48]	@ (80051e0 <__NVIC_SetPriority+0x4c>)
 80051ae:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80051b2:	0112      	lsls	r2, r2, #4
 80051b4:	b2d2      	uxtb	r2, r2
 80051b6:	440b      	add	r3, r1
 80051b8:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
}
 80051bc:	e00a      	b.n	80051d4 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80051be:	683b      	ldr	r3, [r7, #0]
 80051c0:	b2da      	uxtb	r2, r3
 80051c2:	4908      	ldr	r1, [pc, #32]	@ (80051e4 <__NVIC_SetPriority+0x50>)
 80051c4:	79fb      	ldrb	r3, [r7, #7]
 80051c6:	f003 030f 	and.w	r3, r3, #15
 80051ca:	3b04      	subs	r3, #4
 80051cc:	0112      	lsls	r2, r2, #4
 80051ce:	b2d2      	uxtb	r2, r2
 80051d0:	440b      	add	r3, r1
 80051d2:	761a      	strb	r2, [r3, #24]
}
 80051d4:	bf00      	nop
 80051d6:	370c      	adds	r7, #12
 80051d8:	46bd      	mov	sp, r7
 80051da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80051de:	4770      	bx	lr
 80051e0:	e000e100 	.word	0xe000e100
 80051e4:	e000ed00 	.word	0xe000ed00

080051e8 <NVIC_EncodePriority>:
{
 80051e8:	b480      	push	{r7}
 80051ea:	b089      	sub	sp, #36	@ 0x24
 80051ec:	af00      	add	r7, sp, #0
 80051ee:	60f8      	str	r0, [r7, #12]
 80051f0:	60b9      	str	r1, [r7, #8]
 80051f2:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80051f4:	68fb      	ldr	r3, [r7, #12]
 80051f6:	f003 0307 	and.w	r3, r3, #7
 80051fa:	61fb      	str	r3, [r7, #28]
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80051fc:	69fb      	ldr	r3, [r7, #28]
 80051fe:	f1c3 0307 	rsb	r3, r3, #7
 8005202:	2b04      	cmp	r3, #4
 8005204:	bf28      	it	cs
 8005206:	2304      	movcs	r3, #4
 8005208:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800520a:	69fb      	ldr	r3, [r7, #28]
 800520c:	3304      	adds	r3, #4
 800520e:	2b06      	cmp	r3, #6
 8005210:	d902      	bls.n	8005218 <NVIC_EncodePriority+0x30>
 8005212:	69fb      	ldr	r3, [r7, #28]
 8005214:	3b03      	subs	r3, #3
 8005216:	e000      	b.n	800521a <NVIC_EncodePriority+0x32>
 8005218:	2300      	movs	r3, #0
 800521a:	617b      	str	r3, [r7, #20]
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800521c:	f04f 32ff 	mov.w	r2, #4294967295
 8005220:	69bb      	ldr	r3, [r7, #24]
 8005222:	fa02 f303 	lsl.w	r3, r2, r3
 8005226:	43da      	mvns	r2, r3
 8005228:	68bb      	ldr	r3, [r7, #8]
 800522a:	401a      	ands	r2, r3
 800522c:	697b      	ldr	r3, [r7, #20]
 800522e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8005230:	f04f 31ff 	mov.w	r1, #4294967295
 8005234:	697b      	ldr	r3, [r7, #20]
 8005236:	fa01 f303 	lsl.w	r3, r1, r3
 800523a:	43d9      	mvns	r1, r3
 800523c:	687b      	ldr	r3, [r7, #4]
 800523e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8005240:	4313      	orrs	r3, r2
}
 8005242:	4618      	mov	r0, r3
 8005244:	3724      	adds	r7, #36	@ 0x24
 8005246:	46bd      	mov	sp, r7
 8005248:	f85d 7b04 	ldr.w	r7, [sp], #4
 800524c:	4770      	bx	lr
	...

08005250 <SysTick_Config>:
{
 8005250:	b580      	push	{r7, lr}
 8005252:	b082      	sub	sp, #8
 8005254:	af00      	add	r7, sp, #0
 8005256:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8005258:	687b      	ldr	r3, [r7, #4]
 800525a:	3b01      	subs	r3, #1
 800525c:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8005260:	d301      	bcc.n	8005266 <SysTick_Config+0x16>
    return (1UL);                                                   /* Reload value impossible */
 8005262:	2301      	movs	r3, #1
 8005264:	e00f      	b.n	8005286 <SysTick_Config+0x36>
  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8005266:	4a0a      	ldr	r2, [pc, #40]	@ (8005290 <SysTick_Config+0x40>)
 8005268:	687b      	ldr	r3, [r7, #4]
 800526a:	3b01      	subs	r3, #1
 800526c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800526e:	210f      	movs	r1, #15
 8005270:	f04f 30ff 	mov.w	r0, #4294967295
 8005274:	f7ff ff8e 	bl	8005194 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8005278:	4b05      	ldr	r3, [pc, #20]	@ (8005290 <SysTick_Config+0x40>)
 800527a:	2200      	movs	r2, #0
 800527c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800527e:	4b04      	ldr	r3, [pc, #16]	@ (8005290 <SysTick_Config+0x40>)
 8005280:	2207      	movs	r2, #7
 8005282:	601a      	str	r2, [r3, #0]
  return (0UL);                                                     /* Function successful */
 8005284:	2300      	movs	r3, #0
}
 8005286:	4618      	mov	r0, r3
 8005288:	3708      	adds	r7, #8
 800528a:	46bd      	mov	sp, r7
 800528c:	bd80      	pop	{r7, pc}
 800528e:	bf00      	nop
 8005290:	e000e010 	.word	0xe000e010

08005294 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8005294:	b580      	push	{r7, lr}
 8005296:	b082      	sub	sp, #8
 8005298:	af00      	add	r7, sp, #0
 800529a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800529c:	6878      	ldr	r0, [r7, #4]
 800529e:	f7ff ff29 	bl	80050f4 <__NVIC_SetPriorityGrouping>
}
 80052a2:	bf00      	nop
 80052a4:	3708      	adds	r7, #8
 80052a6:	46bd      	mov	sp, r7
 80052a8:	bd80      	pop	{r7, pc}

080052aa <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80052aa:	b580      	push	{r7, lr}
 80052ac:	b086      	sub	sp, #24
 80052ae:	af00      	add	r7, sp, #0
 80052b0:	4603      	mov	r3, r0
 80052b2:	60b9      	str	r1, [r7, #8]
 80052b4:	607a      	str	r2, [r7, #4]
 80052b6:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 80052b8:	2300      	movs	r3, #0
 80052ba:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 80052bc:	f7ff ff3e 	bl	800513c <__NVIC_GetPriorityGrouping>
 80052c0:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80052c2:	687a      	ldr	r2, [r7, #4]
 80052c4:	68b9      	ldr	r1, [r7, #8]
 80052c6:	6978      	ldr	r0, [r7, #20]
 80052c8:	f7ff ff8e 	bl	80051e8 <NVIC_EncodePriority>
 80052cc:	4602      	mov	r2, r0
 80052ce:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80052d2:	4611      	mov	r1, r2
 80052d4:	4618      	mov	r0, r3
 80052d6:	f7ff ff5d 	bl	8005194 <__NVIC_SetPriority>
}
 80052da:	bf00      	nop
 80052dc:	3718      	adds	r7, #24
 80052de:	46bd      	mov	sp, r7
 80052e0:	bd80      	pop	{r7, pc}

080052e2 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80052e2:	b580      	push	{r7, lr}
 80052e4:	b082      	sub	sp, #8
 80052e6:	af00      	add	r7, sp, #0
 80052e8:	4603      	mov	r3, r0
 80052ea:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80052ec:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80052f0:	4618      	mov	r0, r3
 80052f2:	f7ff ff31 	bl	8005158 <__NVIC_EnableIRQ>
}
 80052f6:	bf00      	nop
 80052f8:	3708      	adds	r7, #8
 80052fa:	46bd      	mov	sp, r7
 80052fc:	bd80      	pop	{r7, pc}

080052fe <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80052fe:	b580      	push	{r7, lr}
 8005300:	b082      	sub	sp, #8
 8005302:	af00      	add	r7, sp, #0
 8005304:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8005306:	6878      	ldr	r0, [r7, #4]
 8005308:	f7ff ffa2 	bl	8005250 <SysTick_Config>
 800530c:	4603      	mov	r3, r0
}
 800530e:	4618      	mov	r0, r3
 8005310:	3708      	adds	r7, #8
 8005312:	46bd      	mov	sp, r7
 8005314:	bd80      	pop	{r7, pc}
	...

08005318 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8005318:	b480      	push	{r7}
 800531a:	b087      	sub	sp, #28
 800531c:	af00      	add	r7, sp, #0
 800531e:	6078      	str	r0, [r7, #4]
 8005320:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8005322:	2300      	movs	r3, #0
 8005324:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8005326:	e154      	b.n	80055d2 <HAL_GPIO_Init+0x2ba>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8005328:	683b      	ldr	r3, [r7, #0]
 800532a:	681a      	ldr	r2, [r3, #0]
 800532c:	2101      	movs	r1, #1
 800532e:	697b      	ldr	r3, [r7, #20]
 8005330:	fa01 f303 	lsl.w	r3, r1, r3
 8005334:	4013      	ands	r3, r2
 8005336:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8005338:	68fb      	ldr	r3, [r7, #12]
 800533a:	2b00      	cmp	r3, #0
 800533c:	f000 8146 	beq.w	80055cc <HAL_GPIO_Init+0x2b4>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8005340:	683b      	ldr	r3, [r7, #0]
 8005342:	685b      	ldr	r3, [r3, #4]
 8005344:	f003 0303 	and.w	r3, r3, #3
 8005348:	2b01      	cmp	r3, #1
 800534a:	d005      	beq.n	8005358 <HAL_GPIO_Init+0x40>
 800534c:	683b      	ldr	r3, [r7, #0]
 800534e:	685b      	ldr	r3, [r3, #4]
 8005350:	f003 0303 	and.w	r3, r3, #3
 8005354:	2b02      	cmp	r3, #2
 8005356:	d130      	bne.n	80053ba <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8005358:	687b      	ldr	r3, [r7, #4]
 800535a:	689b      	ldr	r3, [r3, #8]
 800535c:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 800535e:	697b      	ldr	r3, [r7, #20]
 8005360:	005b      	lsls	r3, r3, #1
 8005362:	2203      	movs	r2, #3
 8005364:	fa02 f303 	lsl.w	r3, r2, r3
 8005368:	43db      	mvns	r3, r3
 800536a:	693a      	ldr	r2, [r7, #16]
 800536c:	4013      	ands	r3, r2
 800536e:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8005370:	683b      	ldr	r3, [r7, #0]
 8005372:	68da      	ldr	r2, [r3, #12]
 8005374:	697b      	ldr	r3, [r7, #20]
 8005376:	005b      	lsls	r3, r3, #1
 8005378:	fa02 f303 	lsl.w	r3, r2, r3
 800537c:	693a      	ldr	r2, [r7, #16]
 800537e:	4313      	orrs	r3, r2
 8005380:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8005382:	687b      	ldr	r3, [r7, #4]
 8005384:	693a      	ldr	r2, [r7, #16]
 8005386:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8005388:	687b      	ldr	r3, [r7, #4]
 800538a:	685b      	ldr	r3, [r3, #4]
 800538c:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 800538e:	2201      	movs	r2, #1
 8005390:	697b      	ldr	r3, [r7, #20]
 8005392:	fa02 f303 	lsl.w	r3, r2, r3
 8005396:	43db      	mvns	r3, r3
 8005398:	693a      	ldr	r2, [r7, #16]
 800539a:	4013      	ands	r3, r2
 800539c:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800539e:	683b      	ldr	r3, [r7, #0]
 80053a0:	685b      	ldr	r3, [r3, #4]
 80053a2:	091b      	lsrs	r3, r3, #4
 80053a4:	f003 0201 	and.w	r2, r3, #1
 80053a8:	697b      	ldr	r3, [r7, #20]
 80053aa:	fa02 f303 	lsl.w	r3, r2, r3
 80053ae:	693a      	ldr	r2, [r7, #16]
 80053b0:	4313      	orrs	r3, r2
 80053b2:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 80053b4:	687b      	ldr	r3, [r7, #4]
 80053b6:	693a      	ldr	r2, [r7, #16]
 80053b8:	605a      	str	r2, [r3, #4]
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80053ba:	683b      	ldr	r3, [r7, #0]
 80053bc:	685b      	ldr	r3, [r3, #4]
 80053be:	f003 0303 	and.w	r3, r3, #3
 80053c2:	2b03      	cmp	r3, #3
 80053c4:	d017      	beq.n	80053f6 <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        temp = GPIOx->PUPDR;
 80053c6:	687b      	ldr	r3, [r7, #4]
 80053c8:	68db      	ldr	r3, [r3, #12]
 80053ca:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 80053cc:	697b      	ldr	r3, [r7, #20]
 80053ce:	005b      	lsls	r3, r3, #1
 80053d0:	2203      	movs	r2, #3
 80053d2:	fa02 f303 	lsl.w	r3, r2, r3
 80053d6:	43db      	mvns	r3, r3
 80053d8:	693a      	ldr	r2, [r7, #16]
 80053da:	4013      	ands	r3, r2
 80053dc:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80053de:	683b      	ldr	r3, [r7, #0]
 80053e0:	689a      	ldr	r2, [r3, #8]
 80053e2:	697b      	ldr	r3, [r7, #20]
 80053e4:	005b      	lsls	r3, r3, #1
 80053e6:	fa02 f303 	lsl.w	r3, r2, r3
 80053ea:	693a      	ldr	r2, [r7, #16]
 80053ec:	4313      	orrs	r3, r2
 80053ee:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 80053f0:	687b      	ldr	r3, [r7, #4]
 80053f2:	693a      	ldr	r2, [r7, #16]
 80053f4:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80053f6:	683b      	ldr	r3, [r7, #0]
 80053f8:	685b      	ldr	r3, [r3, #4]
 80053fa:	f003 0303 	and.w	r3, r3, #3
 80053fe:	2b02      	cmp	r3, #2
 8005400:	d123      	bne.n	800544a <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8005402:	697b      	ldr	r3, [r7, #20]
 8005404:	08da      	lsrs	r2, r3, #3
 8005406:	687b      	ldr	r3, [r7, #4]
 8005408:	3208      	adds	r2, #8
 800540a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800540e:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8005410:	697b      	ldr	r3, [r7, #20]
 8005412:	f003 0307 	and.w	r3, r3, #7
 8005416:	009b      	lsls	r3, r3, #2
 8005418:	220f      	movs	r2, #15
 800541a:	fa02 f303 	lsl.w	r3, r2, r3
 800541e:	43db      	mvns	r3, r3
 8005420:	693a      	ldr	r2, [r7, #16]
 8005422:	4013      	ands	r3, r2
 8005424:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8005426:	683b      	ldr	r3, [r7, #0]
 8005428:	691a      	ldr	r2, [r3, #16]
 800542a:	697b      	ldr	r3, [r7, #20]
 800542c:	f003 0307 	and.w	r3, r3, #7
 8005430:	009b      	lsls	r3, r3, #2
 8005432:	fa02 f303 	lsl.w	r3, r2, r3
 8005436:	693a      	ldr	r2, [r7, #16]
 8005438:	4313      	orrs	r3, r2
 800543a:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 800543c:	697b      	ldr	r3, [r7, #20]
 800543e:	08da      	lsrs	r2, r3, #3
 8005440:	687b      	ldr	r3, [r7, #4]
 8005442:	3208      	adds	r2, #8
 8005444:	6939      	ldr	r1, [r7, #16]
 8005446:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800544a:	687b      	ldr	r3, [r7, #4]
 800544c:	681b      	ldr	r3, [r3, #0]
 800544e:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 8005450:	697b      	ldr	r3, [r7, #20]
 8005452:	005b      	lsls	r3, r3, #1
 8005454:	2203      	movs	r2, #3
 8005456:	fa02 f303 	lsl.w	r3, r2, r3
 800545a:	43db      	mvns	r3, r3
 800545c:	693a      	ldr	r2, [r7, #16]
 800545e:	4013      	ands	r3, r2
 8005460:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8005462:	683b      	ldr	r3, [r7, #0]
 8005464:	685b      	ldr	r3, [r3, #4]
 8005466:	f003 0203 	and.w	r2, r3, #3
 800546a:	697b      	ldr	r3, [r7, #20]
 800546c:	005b      	lsls	r3, r3, #1
 800546e:	fa02 f303 	lsl.w	r3, r2, r3
 8005472:	693a      	ldr	r2, [r7, #16]
 8005474:	4313      	orrs	r3, r2
 8005476:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8005478:	687b      	ldr	r3, [r7, #4]
 800547a:	693a      	ldr	r2, [r7, #16]
 800547c:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 800547e:	683b      	ldr	r3, [r7, #0]
 8005480:	685b      	ldr	r3, [r3, #4]
 8005482:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8005486:	2b00      	cmp	r3, #0
 8005488:	f000 80a0 	beq.w	80055cc <HAL_GPIO_Init+0x2b4>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800548c:	4b58      	ldr	r3, [pc, #352]	@ (80055f0 <HAL_GPIO_Init+0x2d8>)
 800548e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005490:	4a57      	ldr	r2, [pc, #348]	@ (80055f0 <HAL_GPIO_Init+0x2d8>)
 8005492:	f043 0301 	orr.w	r3, r3, #1
 8005496:	6613      	str	r3, [r2, #96]	@ 0x60
 8005498:	4b55      	ldr	r3, [pc, #340]	@ (80055f0 <HAL_GPIO_Init+0x2d8>)
 800549a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800549c:	f003 0301 	and.w	r3, r3, #1
 80054a0:	60bb      	str	r3, [r7, #8]
 80054a2:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 80054a4:	4a53      	ldr	r2, [pc, #332]	@ (80055f4 <HAL_GPIO_Init+0x2dc>)
 80054a6:	697b      	ldr	r3, [r7, #20]
 80054a8:	089b      	lsrs	r3, r3, #2
 80054aa:	3302      	adds	r3, #2
 80054ac:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80054b0:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 80054b2:	697b      	ldr	r3, [r7, #20]
 80054b4:	f003 0303 	and.w	r3, r3, #3
 80054b8:	009b      	lsls	r3, r3, #2
 80054ba:	220f      	movs	r2, #15
 80054bc:	fa02 f303 	lsl.w	r3, r2, r3
 80054c0:	43db      	mvns	r3, r3
 80054c2:	693a      	ldr	r2, [r7, #16]
 80054c4:	4013      	ands	r3, r2
 80054c6:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 80054c8:	687b      	ldr	r3, [r7, #4]
 80054ca:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 80054ce:	d019      	beq.n	8005504 <HAL_GPIO_Init+0x1ec>
 80054d0:	687b      	ldr	r3, [r7, #4]
 80054d2:	4a49      	ldr	r2, [pc, #292]	@ (80055f8 <HAL_GPIO_Init+0x2e0>)
 80054d4:	4293      	cmp	r3, r2
 80054d6:	d013      	beq.n	8005500 <HAL_GPIO_Init+0x1e8>
 80054d8:	687b      	ldr	r3, [r7, #4]
 80054da:	4a48      	ldr	r2, [pc, #288]	@ (80055fc <HAL_GPIO_Init+0x2e4>)
 80054dc:	4293      	cmp	r3, r2
 80054de:	d00d      	beq.n	80054fc <HAL_GPIO_Init+0x1e4>
 80054e0:	687b      	ldr	r3, [r7, #4]
 80054e2:	4a47      	ldr	r2, [pc, #284]	@ (8005600 <HAL_GPIO_Init+0x2e8>)
 80054e4:	4293      	cmp	r3, r2
 80054e6:	d007      	beq.n	80054f8 <HAL_GPIO_Init+0x1e0>
 80054e8:	687b      	ldr	r3, [r7, #4]
 80054ea:	4a46      	ldr	r2, [pc, #280]	@ (8005604 <HAL_GPIO_Init+0x2ec>)
 80054ec:	4293      	cmp	r3, r2
 80054ee:	d101      	bne.n	80054f4 <HAL_GPIO_Init+0x1dc>
 80054f0:	2304      	movs	r3, #4
 80054f2:	e008      	b.n	8005506 <HAL_GPIO_Init+0x1ee>
 80054f4:	2307      	movs	r3, #7
 80054f6:	e006      	b.n	8005506 <HAL_GPIO_Init+0x1ee>
 80054f8:	2303      	movs	r3, #3
 80054fa:	e004      	b.n	8005506 <HAL_GPIO_Init+0x1ee>
 80054fc:	2302      	movs	r3, #2
 80054fe:	e002      	b.n	8005506 <HAL_GPIO_Init+0x1ee>
 8005500:	2301      	movs	r3, #1
 8005502:	e000      	b.n	8005506 <HAL_GPIO_Init+0x1ee>
 8005504:	2300      	movs	r3, #0
 8005506:	697a      	ldr	r2, [r7, #20]
 8005508:	f002 0203 	and.w	r2, r2, #3
 800550c:	0092      	lsls	r2, r2, #2
 800550e:	4093      	lsls	r3, r2
 8005510:	693a      	ldr	r2, [r7, #16]
 8005512:	4313      	orrs	r3, r2
 8005514:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8005516:	4937      	ldr	r1, [pc, #220]	@ (80055f4 <HAL_GPIO_Init+0x2dc>)
 8005518:	697b      	ldr	r3, [r7, #20]
 800551a:	089b      	lsrs	r3, r3, #2
 800551c:	3302      	adds	r3, #2
 800551e:	693a      	ldr	r2, [r7, #16]
 8005520:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8005524:	4b38      	ldr	r3, [pc, #224]	@ (8005608 <HAL_GPIO_Init+0x2f0>)
 8005526:	689b      	ldr	r3, [r3, #8]
 8005528:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800552a:	68fb      	ldr	r3, [r7, #12]
 800552c:	43db      	mvns	r3, r3
 800552e:	693a      	ldr	r2, [r7, #16]
 8005530:	4013      	ands	r3, r2
 8005532:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8005534:	683b      	ldr	r3, [r7, #0]
 8005536:	685b      	ldr	r3, [r3, #4]
 8005538:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800553c:	2b00      	cmp	r3, #0
 800553e:	d003      	beq.n	8005548 <HAL_GPIO_Init+0x230>
        {
          temp |= iocurrent;
 8005540:	693a      	ldr	r2, [r7, #16]
 8005542:	68fb      	ldr	r3, [r7, #12]
 8005544:	4313      	orrs	r3, r2
 8005546:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8005548:	4a2f      	ldr	r2, [pc, #188]	@ (8005608 <HAL_GPIO_Init+0x2f0>)
 800554a:	693b      	ldr	r3, [r7, #16]
 800554c:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 800554e:	4b2e      	ldr	r3, [pc, #184]	@ (8005608 <HAL_GPIO_Init+0x2f0>)
 8005550:	68db      	ldr	r3, [r3, #12]
 8005552:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8005554:	68fb      	ldr	r3, [r7, #12]
 8005556:	43db      	mvns	r3, r3
 8005558:	693a      	ldr	r2, [r7, #16]
 800555a:	4013      	ands	r3, r2
 800555c:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 800555e:	683b      	ldr	r3, [r7, #0]
 8005560:	685b      	ldr	r3, [r3, #4]
 8005562:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8005566:	2b00      	cmp	r3, #0
 8005568:	d003      	beq.n	8005572 <HAL_GPIO_Init+0x25a>
        {
          temp |= iocurrent;
 800556a:	693a      	ldr	r2, [r7, #16]
 800556c:	68fb      	ldr	r3, [r7, #12]
 800556e:	4313      	orrs	r3, r2
 8005570:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8005572:	4a25      	ldr	r2, [pc, #148]	@ (8005608 <HAL_GPIO_Init+0x2f0>)
 8005574:	693b      	ldr	r3, [r7, #16]
 8005576:	60d3      	str	r3, [r2, #12]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 8005578:	4b23      	ldr	r3, [pc, #140]	@ (8005608 <HAL_GPIO_Init+0x2f0>)
 800557a:	685b      	ldr	r3, [r3, #4]
 800557c:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800557e:	68fb      	ldr	r3, [r7, #12]
 8005580:	43db      	mvns	r3, r3
 8005582:	693a      	ldr	r2, [r7, #16]
 8005584:	4013      	ands	r3, r2
 8005586:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8005588:	683b      	ldr	r3, [r7, #0]
 800558a:	685b      	ldr	r3, [r3, #4]
 800558c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005590:	2b00      	cmp	r3, #0
 8005592:	d003      	beq.n	800559c <HAL_GPIO_Init+0x284>
        {
          temp |= iocurrent;
 8005594:	693a      	ldr	r2, [r7, #16]
 8005596:	68fb      	ldr	r3, [r7, #12]
 8005598:	4313      	orrs	r3, r2
 800559a:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 800559c:	4a1a      	ldr	r2, [pc, #104]	@ (8005608 <HAL_GPIO_Init+0x2f0>)
 800559e:	693b      	ldr	r3, [r7, #16]
 80055a0:	6053      	str	r3, [r2, #4]

        temp = EXTI->IMR1;
 80055a2:	4b19      	ldr	r3, [pc, #100]	@ (8005608 <HAL_GPIO_Init+0x2f0>)
 80055a4:	681b      	ldr	r3, [r3, #0]
 80055a6:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80055a8:	68fb      	ldr	r3, [r7, #12]
 80055aa:	43db      	mvns	r3, r3
 80055ac:	693a      	ldr	r2, [r7, #16]
 80055ae:	4013      	ands	r3, r2
 80055b0:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 80055b2:	683b      	ldr	r3, [r7, #0]
 80055b4:	685b      	ldr	r3, [r3, #4]
 80055b6:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80055ba:	2b00      	cmp	r3, #0
 80055bc:	d003      	beq.n	80055c6 <HAL_GPIO_Init+0x2ae>
        {
          temp |= iocurrent;
 80055be:	693a      	ldr	r2, [r7, #16]
 80055c0:	68fb      	ldr	r3, [r7, #12]
 80055c2:	4313      	orrs	r3, r2
 80055c4:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 80055c6:	4a10      	ldr	r2, [pc, #64]	@ (8005608 <HAL_GPIO_Init+0x2f0>)
 80055c8:	693b      	ldr	r3, [r7, #16]
 80055ca:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 80055cc:	697b      	ldr	r3, [r7, #20]
 80055ce:	3301      	adds	r3, #1
 80055d0:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80055d2:	683b      	ldr	r3, [r7, #0]
 80055d4:	681a      	ldr	r2, [r3, #0]
 80055d6:	697b      	ldr	r3, [r7, #20]
 80055d8:	fa22 f303 	lsr.w	r3, r2, r3
 80055dc:	2b00      	cmp	r3, #0
 80055de:	f47f aea3 	bne.w	8005328 <HAL_GPIO_Init+0x10>
  }
}
 80055e2:	bf00      	nop
 80055e4:	bf00      	nop
 80055e6:	371c      	adds	r7, #28
 80055e8:	46bd      	mov	sp, r7
 80055ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80055ee:	4770      	bx	lr
 80055f0:	40021000 	.word	0x40021000
 80055f4:	40010000 	.word	0x40010000
 80055f8:	48000400 	.word	0x48000400
 80055fc:	48000800 	.word	0x48000800
 8005600:	48000c00 	.word	0x48000c00
 8005604:	48001000 	.word	0x48001000
 8005608:	40010400 	.word	0x40010400

0800560c <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 800560c:	b480      	push	{r7}
 800560e:	af00      	add	r7, sp, #0
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
 8005610:	4b04      	ldr	r3, [pc, #16]	@ (8005624 <HAL_PWREx_GetVoltageRange+0x18>)
 8005612:	681b      	ldr	r3, [r3, #0]
 8005614:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
#endif
}
 8005618:	4618      	mov	r0, r3
 800561a:	46bd      	mov	sp, r7
 800561c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005620:	4770      	bx	lr
 8005622:	bf00      	nop
 8005624:	40007000 	.word	0x40007000

08005628 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8005628:	b480      	push	{r7}
 800562a:	b085      	sub	sp, #20
 800562c:	af00      	add	r7, sp, #0
 800562e:	6078      	str	r0, [r7, #4]
  }

#else

  /* If Set Range 1 */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8005630:	687b      	ldr	r3, [r7, #4]
 8005632:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8005636:	d130      	bne.n	800569a <HAL_PWREx_ControlVoltageScaling+0x72>
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
 8005638:	4b23      	ldr	r3, [pc, #140]	@ (80056c8 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800563a:	681b      	ldr	r3, [r3, #0]
 800563c:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8005640:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8005644:	d038      	beq.n	80056b8 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8005646:	4b20      	ldr	r3, [pc, #128]	@ (80056c8 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8005648:	681b      	ldr	r3, [r3, #0]
 800564a:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 800564e:	4a1e      	ldr	r2, [pc, #120]	@ (80056c8 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8005650:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8005654:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8005656:	4b1d      	ldr	r3, [pc, #116]	@ (80056cc <HAL_PWREx_ControlVoltageScaling+0xa4>)
 8005658:	681b      	ldr	r3, [r3, #0]
 800565a:	2232      	movs	r2, #50	@ 0x32
 800565c:	fb02 f303 	mul.w	r3, r2, r3
 8005660:	4a1b      	ldr	r2, [pc, #108]	@ (80056d0 <HAL_PWREx_ControlVoltageScaling+0xa8>)
 8005662:	fba2 2303 	umull	r2, r3, r2, r3
 8005666:	0c9b      	lsrs	r3, r3, #18
 8005668:	3301      	adds	r3, #1
 800566a:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800566c:	e002      	b.n	8005674 <HAL_PWREx_ControlVoltageScaling+0x4c>
      {
        wait_loop_index--;
 800566e:	68fb      	ldr	r3, [r7, #12]
 8005670:	3b01      	subs	r3, #1
 8005672:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8005674:	4b14      	ldr	r3, [pc, #80]	@ (80056c8 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8005676:	695b      	ldr	r3, [r3, #20]
 8005678:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800567c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8005680:	d102      	bne.n	8005688 <HAL_PWREx_ControlVoltageScaling+0x60>
 8005682:	68fb      	ldr	r3, [r7, #12]
 8005684:	2b00      	cmp	r3, #0
 8005686:	d1f2      	bne.n	800566e <HAL_PWREx_ControlVoltageScaling+0x46>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8005688:	4b0f      	ldr	r3, [pc, #60]	@ (80056c8 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800568a:	695b      	ldr	r3, [r3, #20]
 800568c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8005690:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8005694:	d110      	bne.n	80056b8 <HAL_PWREx_ControlVoltageScaling+0x90>
      {
        return HAL_TIMEOUT;
 8005696:	2303      	movs	r3, #3
 8005698:	e00f      	b.n	80056ba <HAL_PWREx_ControlVoltageScaling+0x92>
      }
    }
  }
  else
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE2)
 800569a:	4b0b      	ldr	r3, [pc, #44]	@ (80056c8 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800569c:	681b      	ldr	r3, [r3, #0]
 800569e:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 80056a2:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80056a6:	d007      	beq.n	80056b8 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 2 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 80056a8:	4b07      	ldr	r3, [pc, #28]	@ (80056c8 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80056aa:	681b      	ldr	r3, [r3, #0]
 80056ac:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 80056b0:	4a05      	ldr	r2, [pc, #20]	@ (80056c8 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80056b2:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 80056b6:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 80056b8:	2300      	movs	r3, #0
}
 80056ba:	4618      	mov	r0, r3
 80056bc:	3714      	adds	r7, #20
 80056be:	46bd      	mov	sp, r7
 80056c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80056c4:	4770      	bx	lr
 80056c6:	bf00      	nop
 80056c8:	40007000 	.word	0x40007000
 80056cc:	20000000 	.word	0x20000000
 80056d0:	431bde83 	.word	0x431bde83

080056d4 <HAL_RCC_OscConfig>:
  * @note   If HSE failed to start, HSE should be disabled before recalling
            HAL_RCC_OscConfig().
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80056d4:	b580      	push	{r7, lr}
 80056d6:	b088      	sub	sp, #32
 80056d8:	af00      	add	r7, sp, #0
 80056da:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 80056dc:	687b      	ldr	r3, [r7, #4]
 80056de:	2b00      	cmp	r3, #0
 80056e0:	d102      	bne.n	80056e8 <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 80056e2:	2301      	movs	r3, #1
 80056e4:	f000 bc02 	b.w	8005eec <HAL_RCC_OscConfig+0x818>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 80056e8:	4b96      	ldr	r3, [pc, #600]	@ (8005944 <HAL_RCC_OscConfig+0x270>)
 80056ea:	689b      	ldr	r3, [r3, #8]
 80056ec:	f003 030c 	and.w	r3, r3, #12
 80056f0:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 80056f2:	4b94      	ldr	r3, [pc, #592]	@ (8005944 <HAL_RCC_OscConfig+0x270>)
 80056f4:	68db      	ldr	r3, [r3, #12]
 80056f6:	f003 0303 	and.w	r3, r3, #3
 80056fa:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 80056fc:	687b      	ldr	r3, [r7, #4]
 80056fe:	681b      	ldr	r3, [r3, #0]
 8005700:	f003 0310 	and.w	r3, r3, #16
 8005704:	2b00      	cmp	r3, #0
 8005706:	f000 80e4 	beq.w	80058d2 <HAL_RCC_OscConfig+0x1fe>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 800570a:	69bb      	ldr	r3, [r7, #24]
 800570c:	2b00      	cmp	r3, #0
 800570e:	d007      	beq.n	8005720 <HAL_RCC_OscConfig+0x4c>
 8005710:	69bb      	ldr	r3, [r7, #24]
 8005712:	2b0c      	cmp	r3, #12
 8005714:	f040 808b 	bne.w	800582e <HAL_RCC_OscConfig+0x15a>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 8005718:	697b      	ldr	r3, [r7, #20]
 800571a:	2b01      	cmp	r3, #1
 800571c:	f040 8087 	bne.w	800582e <HAL_RCC_OscConfig+0x15a>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8005720:	4b88      	ldr	r3, [pc, #544]	@ (8005944 <HAL_RCC_OscConfig+0x270>)
 8005722:	681b      	ldr	r3, [r3, #0]
 8005724:	f003 0302 	and.w	r3, r3, #2
 8005728:	2b00      	cmp	r3, #0
 800572a:	d005      	beq.n	8005738 <HAL_RCC_OscConfig+0x64>
 800572c:	687b      	ldr	r3, [r7, #4]
 800572e:	699b      	ldr	r3, [r3, #24]
 8005730:	2b00      	cmp	r3, #0
 8005732:	d101      	bne.n	8005738 <HAL_RCC_OscConfig+0x64>
      {
        return HAL_ERROR;
 8005734:	2301      	movs	r3, #1
 8005736:	e3d9      	b.n	8005eec <HAL_RCC_OscConfig+0x818>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 8005738:	687b      	ldr	r3, [r7, #4]
 800573a:	6a1a      	ldr	r2, [r3, #32]
 800573c:	4b81      	ldr	r3, [pc, #516]	@ (8005944 <HAL_RCC_OscConfig+0x270>)
 800573e:	681b      	ldr	r3, [r3, #0]
 8005740:	f003 0308 	and.w	r3, r3, #8
 8005744:	2b00      	cmp	r3, #0
 8005746:	d004      	beq.n	8005752 <HAL_RCC_OscConfig+0x7e>
 8005748:	4b7e      	ldr	r3, [pc, #504]	@ (8005944 <HAL_RCC_OscConfig+0x270>)
 800574a:	681b      	ldr	r3, [r3, #0]
 800574c:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8005750:	e005      	b.n	800575e <HAL_RCC_OscConfig+0x8a>
 8005752:	4b7c      	ldr	r3, [pc, #496]	@ (8005944 <HAL_RCC_OscConfig+0x270>)
 8005754:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8005758:	091b      	lsrs	r3, r3, #4
 800575a:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 800575e:	4293      	cmp	r3, r2
 8005760:	d223      	bcs.n	80057aa <HAL_RCC_OscConfig+0xd6>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8005762:	687b      	ldr	r3, [r7, #4]
 8005764:	6a1b      	ldr	r3, [r3, #32]
 8005766:	4618      	mov	r0, r3
 8005768:	f000 fd54 	bl	8006214 <RCC_SetFlashLatencyFromMSIRange>
 800576c:	4603      	mov	r3, r0
 800576e:	2b00      	cmp	r3, #0
 8005770:	d001      	beq.n	8005776 <HAL_RCC_OscConfig+0xa2>
          {
            return HAL_ERROR;
 8005772:	2301      	movs	r3, #1
 8005774:	e3ba      	b.n	8005eec <HAL_RCC_OscConfig+0x818>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8005776:	4b73      	ldr	r3, [pc, #460]	@ (8005944 <HAL_RCC_OscConfig+0x270>)
 8005778:	681b      	ldr	r3, [r3, #0]
 800577a:	4a72      	ldr	r2, [pc, #456]	@ (8005944 <HAL_RCC_OscConfig+0x270>)
 800577c:	f043 0308 	orr.w	r3, r3, #8
 8005780:	6013      	str	r3, [r2, #0]
 8005782:	4b70      	ldr	r3, [pc, #448]	@ (8005944 <HAL_RCC_OscConfig+0x270>)
 8005784:	681b      	ldr	r3, [r3, #0]
 8005786:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 800578a:	687b      	ldr	r3, [r7, #4]
 800578c:	6a1b      	ldr	r3, [r3, #32]
 800578e:	496d      	ldr	r1, [pc, #436]	@ (8005944 <HAL_RCC_OscConfig+0x270>)
 8005790:	4313      	orrs	r3, r2
 8005792:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8005794:	4b6b      	ldr	r3, [pc, #428]	@ (8005944 <HAL_RCC_OscConfig+0x270>)
 8005796:	685b      	ldr	r3, [r3, #4]
 8005798:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 800579c:	687b      	ldr	r3, [r7, #4]
 800579e:	69db      	ldr	r3, [r3, #28]
 80057a0:	021b      	lsls	r3, r3, #8
 80057a2:	4968      	ldr	r1, [pc, #416]	@ (8005944 <HAL_RCC_OscConfig+0x270>)
 80057a4:	4313      	orrs	r3, r2
 80057a6:	604b      	str	r3, [r1, #4]
 80057a8:	e025      	b.n	80057f6 <HAL_RCC_OscConfig+0x122>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80057aa:	4b66      	ldr	r3, [pc, #408]	@ (8005944 <HAL_RCC_OscConfig+0x270>)
 80057ac:	681b      	ldr	r3, [r3, #0]
 80057ae:	4a65      	ldr	r2, [pc, #404]	@ (8005944 <HAL_RCC_OscConfig+0x270>)
 80057b0:	f043 0308 	orr.w	r3, r3, #8
 80057b4:	6013      	str	r3, [r2, #0]
 80057b6:	4b63      	ldr	r3, [pc, #396]	@ (8005944 <HAL_RCC_OscConfig+0x270>)
 80057b8:	681b      	ldr	r3, [r3, #0]
 80057ba:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80057be:	687b      	ldr	r3, [r7, #4]
 80057c0:	6a1b      	ldr	r3, [r3, #32]
 80057c2:	4960      	ldr	r1, [pc, #384]	@ (8005944 <HAL_RCC_OscConfig+0x270>)
 80057c4:	4313      	orrs	r3, r2
 80057c6:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80057c8:	4b5e      	ldr	r3, [pc, #376]	@ (8005944 <HAL_RCC_OscConfig+0x270>)
 80057ca:	685b      	ldr	r3, [r3, #4]
 80057cc:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 80057d0:	687b      	ldr	r3, [r7, #4]
 80057d2:	69db      	ldr	r3, [r3, #28]
 80057d4:	021b      	lsls	r3, r3, #8
 80057d6:	495b      	ldr	r1, [pc, #364]	@ (8005944 <HAL_RCC_OscConfig+0x270>)
 80057d8:	4313      	orrs	r3, r2
 80057da:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 80057dc:	69bb      	ldr	r3, [r7, #24]
 80057de:	2b00      	cmp	r3, #0
 80057e0:	d109      	bne.n	80057f6 <HAL_RCC_OscConfig+0x122>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 80057e2:	687b      	ldr	r3, [r7, #4]
 80057e4:	6a1b      	ldr	r3, [r3, #32]
 80057e6:	4618      	mov	r0, r3
 80057e8:	f000 fd14 	bl	8006214 <RCC_SetFlashLatencyFromMSIRange>
 80057ec:	4603      	mov	r3, r0
 80057ee:	2b00      	cmp	r3, #0
 80057f0:	d001      	beq.n	80057f6 <HAL_RCC_OscConfig+0x122>
            {
              return HAL_ERROR;
 80057f2:	2301      	movs	r3, #1
 80057f4:	e37a      	b.n	8005eec <HAL_RCC_OscConfig+0x818>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 80057f6:	f000 fc81 	bl	80060fc <HAL_RCC_GetSysClockFreq>
 80057fa:	4602      	mov	r2, r0
 80057fc:	4b51      	ldr	r3, [pc, #324]	@ (8005944 <HAL_RCC_OscConfig+0x270>)
 80057fe:	689b      	ldr	r3, [r3, #8]
 8005800:	091b      	lsrs	r3, r3, #4
 8005802:	f003 030f 	and.w	r3, r3, #15
 8005806:	4950      	ldr	r1, [pc, #320]	@ (8005948 <HAL_RCC_OscConfig+0x274>)
 8005808:	5ccb      	ldrb	r3, [r1, r3]
 800580a:	f003 031f 	and.w	r3, r3, #31
 800580e:	fa22 f303 	lsr.w	r3, r2, r3
 8005812:	4a4e      	ldr	r2, [pc, #312]	@ (800594c <HAL_RCC_OscConfig+0x278>)
 8005814:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 8005816:	4b4e      	ldr	r3, [pc, #312]	@ (8005950 <HAL_RCC_OscConfig+0x27c>)
 8005818:	681b      	ldr	r3, [r3, #0]
 800581a:	4618      	mov	r0, r3
 800581c:	f7fe fd9a 	bl	8004354 <HAL_InitTick>
 8005820:	4603      	mov	r3, r0
 8005822:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 8005824:	7bfb      	ldrb	r3, [r7, #15]
 8005826:	2b00      	cmp	r3, #0
 8005828:	d052      	beq.n	80058d0 <HAL_RCC_OscConfig+0x1fc>
        {
          return status;
 800582a:	7bfb      	ldrb	r3, [r7, #15]
 800582c:	e35e      	b.n	8005eec <HAL_RCC_OscConfig+0x818>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 800582e:	687b      	ldr	r3, [r7, #4]
 8005830:	699b      	ldr	r3, [r3, #24]
 8005832:	2b00      	cmp	r3, #0
 8005834:	d032      	beq.n	800589c <HAL_RCC_OscConfig+0x1c8>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 8005836:	4b43      	ldr	r3, [pc, #268]	@ (8005944 <HAL_RCC_OscConfig+0x270>)
 8005838:	681b      	ldr	r3, [r3, #0]
 800583a:	4a42      	ldr	r2, [pc, #264]	@ (8005944 <HAL_RCC_OscConfig+0x270>)
 800583c:	f043 0301 	orr.w	r3, r3, #1
 8005840:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8005842:	f7fe fdd7 	bl	80043f4 <HAL_GetTick>
 8005846:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8005848:	e008      	b.n	800585c <HAL_RCC_OscConfig+0x188>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 800584a:	f7fe fdd3 	bl	80043f4 <HAL_GetTick>
 800584e:	4602      	mov	r2, r0
 8005850:	693b      	ldr	r3, [r7, #16]
 8005852:	1ad3      	subs	r3, r2, r3
 8005854:	2b02      	cmp	r3, #2
 8005856:	d901      	bls.n	800585c <HAL_RCC_OscConfig+0x188>
          {
            return HAL_TIMEOUT;
 8005858:	2303      	movs	r3, #3
 800585a:	e347      	b.n	8005eec <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 800585c:	4b39      	ldr	r3, [pc, #228]	@ (8005944 <HAL_RCC_OscConfig+0x270>)
 800585e:	681b      	ldr	r3, [r3, #0]
 8005860:	f003 0302 	and.w	r3, r3, #2
 8005864:	2b00      	cmp	r3, #0
 8005866:	d0f0      	beq.n	800584a <HAL_RCC_OscConfig+0x176>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8005868:	4b36      	ldr	r3, [pc, #216]	@ (8005944 <HAL_RCC_OscConfig+0x270>)
 800586a:	681b      	ldr	r3, [r3, #0]
 800586c:	4a35      	ldr	r2, [pc, #212]	@ (8005944 <HAL_RCC_OscConfig+0x270>)
 800586e:	f043 0308 	orr.w	r3, r3, #8
 8005872:	6013      	str	r3, [r2, #0]
 8005874:	4b33      	ldr	r3, [pc, #204]	@ (8005944 <HAL_RCC_OscConfig+0x270>)
 8005876:	681b      	ldr	r3, [r3, #0]
 8005878:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 800587c:	687b      	ldr	r3, [r7, #4]
 800587e:	6a1b      	ldr	r3, [r3, #32]
 8005880:	4930      	ldr	r1, [pc, #192]	@ (8005944 <HAL_RCC_OscConfig+0x270>)
 8005882:	4313      	orrs	r3, r2
 8005884:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8005886:	4b2f      	ldr	r3, [pc, #188]	@ (8005944 <HAL_RCC_OscConfig+0x270>)
 8005888:	685b      	ldr	r3, [r3, #4]
 800588a:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 800588e:	687b      	ldr	r3, [r7, #4]
 8005890:	69db      	ldr	r3, [r3, #28]
 8005892:	021b      	lsls	r3, r3, #8
 8005894:	492b      	ldr	r1, [pc, #172]	@ (8005944 <HAL_RCC_OscConfig+0x270>)
 8005896:	4313      	orrs	r3, r2
 8005898:	604b      	str	r3, [r1, #4]
 800589a:	e01a      	b.n	80058d2 <HAL_RCC_OscConfig+0x1fe>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 800589c:	4b29      	ldr	r3, [pc, #164]	@ (8005944 <HAL_RCC_OscConfig+0x270>)
 800589e:	681b      	ldr	r3, [r3, #0]
 80058a0:	4a28      	ldr	r2, [pc, #160]	@ (8005944 <HAL_RCC_OscConfig+0x270>)
 80058a2:	f023 0301 	bic.w	r3, r3, #1
 80058a6:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 80058a8:	f7fe fda4 	bl	80043f4 <HAL_GetTick>
 80058ac:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 80058ae:	e008      	b.n	80058c2 <HAL_RCC_OscConfig+0x1ee>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 80058b0:	f7fe fda0 	bl	80043f4 <HAL_GetTick>
 80058b4:	4602      	mov	r2, r0
 80058b6:	693b      	ldr	r3, [r7, #16]
 80058b8:	1ad3      	subs	r3, r2, r3
 80058ba:	2b02      	cmp	r3, #2
 80058bc:	d901      	bls.n	80058c2 <HAL_RCC_OscConfig+0x1ee>
          {
            return HAL_TIMEOUT;
 80058be:	2303      	movs	r3, #3
 80058c0:	e314      	b.n	8005eec <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 80058c2:	4b20      	ldr	r3, [pc, #128]	@ (8005944 <HAL_RCC_OscConfig+0x270>)
 80058c4:	681b      	ldr	r3, [r3, #0]
 80058c6:	f003 0302 	and.w	r3, r3, #2
 80058ca:	2b00      	cmp	r3, #0
 80058cc:	d1f0      	bne.n	80058b0 <HAL_RCC_OscConfig+0x1dc>
 80058ce:	e000      	b.n	80058d2 <HAL_RCC_OscConfig+0x1fe>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 80058d0:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80058d2:	687b      	ldr	r3, [r7, #4]
 80058d4:	681b      	ldr	r3, [r3, #0]
 80058d6:	f003 0301 	and.w	r3, r3, #1
 80058da:	2b00      	cmp	r3, #0
 80058dc:	d073      	beq.n	80059c6 <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 80058de:	69bb      	ldr	r3, [r7, #24]
 80058e0:	2b08      	cmp	r3, #8
 80058e2:	d005      	beq.n	80058f0 <HAL_RCC_OscConfig+0x21c>
 80058e4:	69bb      	ldr	r3, [r7, #24]
 80058e6:	2b0c      	cmp	r3, #12
 80058e8:	d10e      	bne.n	8005908 <HAL_RCC_OscConfig+0x234>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 80058ea:	697b      	ldr	r3, [r7, #20]
 80058ec:	2b03      	cmp	r3, #3
 80058ee:	d10b      	bne.n	8005908 <HAL_RCC_OscConfig+0x234>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80058f0:	4b14      	ldr	r3, [pc, #80]	@ (8005944 <HAL_RCC_OscConfig+0x270>)
 80058f2:	681b      	ldr	r3, [r3, #0]
 80058f4:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80058f8:	2b00      	cmp	r3, #0
 80058fa:	d063      	beq.n	80059c4 <HAL_RCC_OscConfig+0x2f0>
 80058fc:	687b      	ldr	r3, [r7, #4]
 80058fe:	685b      	ldr	r3, [r3, #4]
 8005900:	2b00      	cmp	r3, #0
 8005902:	d15f      	bne.n	80059c4 <HAL_RCC_OscConfig+0x2f0>
      {
        return HAL_ERROR;
 8005904:	2301      	movs	r3, #1
 8005906:	e2f1      	b.n	8005eec <HAL_RCC_OscConfig+0x818>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8005908:	687b      	ldr	r3, [r7, #4]
 800590a:	685b      	ldr	r3, [r3, #4]
 800590c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8005910:	d106      	bne.n	8005920 <HAL_RCC_OscConfig+0x24c>
 8005912:	4b0c      	ldr	r3, [pc, #48]	@ (8005944 <HAL_RCC_OscConfig+0x270>)
 8005914:	681b      	ldr	r3, [r3, #0]
 8005916:	4a0b      	ldr	r2, [pc, #44]	@ (8005944 <HAL_RCC_OscConfig+0x270>)
 8005918:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800591c:	6013      	str	r3, [r2, #0]
 800591e:	e025      	b.n	800596c <HAL_RCC_OscConfig+0x298>
 8005920:	687b      	ldr	r3, [r7, #4]
 8005922:	685b      	ldr	r3, [r3, #4]
 8005924:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8005928:	d114      	bne.n	8005954 <HAL_RCC_OscConfig+0x280>
 800592a:	4b06      	ldr	r3, [pc, #24]	@ (8005944 <HAL_RCC_OscConfig+0x270>)
 800592c:	681b      	ldr	r3, [r3, #0]
 800592e:	4a05      	ldr	r2, [pc, #20]	@ (8005944 <HAL_RCC_OscConfig+0x270>)
 8005930:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8005934:	6013      	str	r3, [r2, #0]
 8005936:	4b03      	ldr	r3, [pc, #12]	@ (8005944 <HAL_RCC_OscConfig+0x270>)
 8005938:	681b      	ldr	r3, [r3, #0]
 800593a:	4a02      	ldr	r2, [pc, #8]	@ (8005944 <HAL_RCC_OscConfig+0x270>)
 800593c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8005940:	6013      	str	r3, [r2, #0]
 8005942:	e013      	b.n	800596c <HAL_RCC_OscConfig+0x298>
 8005944:	40021000 	.word	0x40021000
 8005948:	08008600 	.word	0x08008600
 800594c:	20000000 	.word	0x20000000
 8005950:	20000004 	.word	0x20000004
 8005954:	4ba0      	ldr	r3, [pc, #640]	@ (8005bd8 <HAL_RCC_OscConfig+0x504>)
 8005956:	681b      	ldr	r3, [r3, #0]
 8005958:	4a9f      	ldr	r2, [pc, #636]	@ (8005bd8 <HAL_RCC_OscConfig+0x504>)
 800595a:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800595e:	6013      	str	r3, [r2, #0]
 8005960:	4b9d      	ldr	r3, [pc, #628]	@ (8005bd8 <HAL_RCC_OscConfig+0x504>)
 8005962:	681b      	ldr	r3, [r3, #0]
 8005964:	4a9c      	ldr	r2, [pc, #624]	@ (8005bd8 <HAL_RCC_OscConfig+0x504>)
 8005966:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800596a:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 800596c:	687b      	ldr	r3, [r7, #4]
 800596e:	685b      	ldr	r3, [r3, #4]
 8005970:	2b00      	cmp	r3, #0
 8005972:	d013      	beq.n	800599c <HAL_RCC_OscConfig+0x2c8>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005974:	f7fe fd3e 	bl	80043f4 <HAL_GetTick>
 8005978:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800597a:	e008      	b.n	800598e <HAL_RCC_OscConfig+0x2ba>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800597c:	f7fe fd3a 	bl	80043f4 <HAL_GetTick>
 8005980:	4602      	mov	r2, r0
 8005982:	693b      	ldr	r3, [r7, #16]
 8005984:	1ad3      	subs	r3, r2, r3
 8005986:	2b64      	cmp	r3, #100	@ 0x64
 8005988:	d901      	bls.n	800598e <HAL_RCC_OscConfig+0x2ba>
          {
            return HAL_TIMEOUT;
 800598a:	2303      	movs	r3, #3
 800598c:	e2ae      	b.n	8005eec <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800598e:	4b92      	ldr	r3, [pc, #584]	@ (8005bd8 <HAL_RCC_OscConfig+0x504>)
 8005990:	681b      	ldr	r3, [r3, #0]
 8005992:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005996:	2b00      	cmp	r3, #0
 8005998:	d0f0      	beq.n	800597c <HAL_RCC_OscConfig+0x2a8>
 800599a:	e014      	b.n	80059c6 <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800599c:	f7fe fd2a 	bl	80043f4 <HAL_GetTick>
 80059a0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80059a2:	e008      	b.n	80059b6 <HAL_RCC_OscConfig+0x2e2>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80059a4:	f7fe fd26 	bl	80043f4 <HAL_GetTick>
 80059a8:	4602      	mov	r2, r0
 80059aa:	693b      	ldr	r3, [r7, #16]
 80059ac:	1ad3      	subs	r3, r2, r3
 80059ae:	2b64      	cmp	r3, #100	@ 0x64
 80059b0:	d901      	bls.n	80059b6 <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 80059b2:	2303      	movs	r3, #3
 80059b4:	e29a      	b.n	8005eec <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80059b6:	4b88      	ldr	r3, [pc, #544]	@ (8005bd8 <HAL_RCC_OscConfig+0x504>)
 80059b8:	681b      	ldr	r3, [r3, #0]
 80059ba:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80059be:	2b00      	cmp	r3, #0
 80059c0:	d1f0      	bne.n	80059a4 <HAL_RCC_OscConfig+0x2d0>
 80059c2:	e000      	b.n	80059c6 <HAL_RCC_OscConfig+0x2f2>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80059c4:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80059c6:	687b      	ldr	r3, [r7, #4]
 80059c8:	681b      	ldr	r3, [r3, #0]
 80059ca:	f003 0302 	and.w	r3, r3, #2
 80059ce:	2b00      	cmp	r3, #0
 80059d0:	d060      	beq.n	8005a94 <HAL_RCC_OscConfig+0x3c0>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 80059d2:	69bb      	ldr	r3, [r7, #24]
 80059d4:	2b04      	cmp	r3, #4
 80059d6:	d005      	beq.n	80059e4 <HAL_RCC_OscConfig+0x310>
 80059d8:	69bb      	ldr	r3, [r7, #24]
 80059da:	2b0c      	cmp	r3, #12
 80059dc:	d119      	bne.n	8005a12 <HAL_RCC_OscConfig+0x33e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 80059de:	697b      	ldr	r3, [r7, #20]
 80059e0:	2b02      	cmp	r3, #2
 80059e2:	d116      	bne.n	8005a12 <HAL_RCC_OscConfig+0x33e>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80059e4:	4b7c      	ldr	r3, [pc, #496]	@ (8005bd8 <HAL_RCC_OscConfig+0x504>)
 80059e6:	681b      	ldr	r3, [r3, #0]
 80059e8:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80059ec:	2b00      	cmp	r3, #0
 80059ee:	d005      	beq.n	80059fc <HAL_RCC_OscConfig+0x328>
 80059f0:	687b      	ldr	r3, [r7, #4]
 80059f2:	68db      	ldr	r3, [r3, #12]
 80059f4:	2b00      	cmp	r3, #0
 80059f6:	d101      	bne.n	80059fc <HAL_RCC_OscConfig+0x328>
      {
        return HAL_ERROR;
 80059f8:	2301      	movs	r3, #1
 80059fa:	e277      	b.n	8005eec <HAL_RCC_OscConfig+0x818>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80059fc:	4b76      	ldr	r3, [pc, #472]	@ (8005bd8 <HAL_RCC_OscConfig+0x504>)
 80059fe:	685b      	ldr	r3, [r3, #4]
 8005a00:	f023 52f8 	bic.w	r2, r3, #520093696	@ 0x1f000000
 8005a04:	687b      	ldr	r3, [r7, #4]
 8005a06:	691b      	ldr	r3, [r3, #16]
 8005a08:	061b      	lsls	r3, r3, #24
 8005a0a:	4973      	ldr	r1, [pc, #460]	@ (8005bd8 <HAL_RCC_OscConfig+0x504>)
 8005a0c:	4313      	orrs	r3, r2
 8005a0e:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8005a10:	e040      	b.n	8005a94 <HAL_RCC_OscConfig+0x3c0>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8005a12:	687b      	ldr	r3, [r7, #4]
 8005a14:	68db      	ldr	r3, [r3, #12]
 8005a16:	2b00      	cmp	r3, #0
 8005a18:	d023      	beq.n	8005a62 <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8005a1a:	4b6f      	ldr	r3, [pc, #444]	@ (8005bd8 <HAL_RCC_OscConfig+0x504>)
 8005a1c:	681b      	ldr	r3, [r3, #0]
 8005a1e:	4a6e      	ldr	r2, [pc, #440]	@ (8005bd8 <HAL_RCC_OscConfig+0x504>)
 8005a20:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8005a24:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005a26:	f7fe fce5 	bl	80043f4 <HAL_GetTick>
 8005a2a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8005a2c:	e008      	b.n	8005a40 <HAL_RCC_OscConfig+0x36c>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8005a2e:	f7fe fce1 	bl	80043f4 <HAL_GetTick>
 8005a32:	4602      	mov	r2, r0
 8005a34:	693b      	ldr	r3, [r7, #16]
 8005a36:	1ad3      	subs	r3, r2, r3
 8005a38:	2b02      	cmp	r3, #2
 8005a3a:	d901      	bls.n	8005a40 <HAL_RCC_OscConfig+0x36c>
          {
            return HAL_TIMEOUT;
 8005a3c:	2303      	movs	r3, #3
 8005a3e:	e255      	b.n	8005eec <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8005a40:	4b65      	ldr	r3, [pc, #404]	@ (8005bd8 <HAL_RCC_OscConfig+0x504>)
 8005a42:	681b      	ldr	r3, [r3, #0]
 8005a44:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8005a48:	2b00      	cmp	r3, #0
 8005a4a:	d0f0      	beq.n	8005a2e <HAL_RCC_OscConfig+0x35a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8005a4c:	4b62      	ldr	r3, [pc, #392]	@ (8005bd8 <HAL_RCC_OscConfig+0x504>)
 8005a4e:	685b      	ldr	r3, [r3, #4]
 8005a50:	f023 52f8 	bic.w	r2, r3, #520093696	@ 0x1f000000
 8005a54:	687b      	ldr	r3, [r7, #4]
 8005a56:	691b      	ldr	r3, [r3, #16]
 8005a58:	061b      	lsls	r3, r3, #24
 8005a5a:	495f      	ldr	r1, [pc, #380]	@ (8005bd8 <HAL_RCC_OscConfig+0x504>)
 8005a5c:	4313      	orrs	r3, r2
 8005a5e:	604b      	str	r3, [r1, #4]
 8005a60:	e018      	b.n	8005a94 <HAL_RCC_OscConfig+0x3c0>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8005a62:	4b5d      	ldr	r3, [pc, #372]	@ (8005bd8 <HAL_RCC_OscConfig+0x504>)
 8005a64:	681b      	ldr	r3, [r3, #0]
 8005a66:	4a5c      	ldr	r2, [pc, #368]	@ (8005bd8 <HAL_RCC_OscConfig+0x504>)
 8005a68:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8005a6c:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005a6e:	f7fe fcc1 	bl	80043f4 <HAL_GetTick>
 8005a72:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8005a74:	e008      	b.n	8005a88 <HAL_RCC_OscConfig+0x3b4>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8005a76:	f7fe fcbd 	bl	80043f4 <HAL_GetTick>
 8005a7a:	4602      	mov	r2, r0
 8005a7c:	693b      	ldr	r3, [r7, #16]
 8005a7e:	1ad3      	subs	r3, r2, r3
 8005a80:	2b02      	cmp	r3, #2
 8005a82:	d901      	bls.n	8005a88 <HAL_RCC_OscConfig+0x3b4>
          {
            return HAL_TIMEOUT;
 8005a84:	2303      	movs	r3, #3
 8005a86:	e231      	b.n	8005eec <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8005a88:	4b53      	ldr	r3, [pc, #332]	@ (8005bd8 <HAL_RCC_OscConfig+0x504>)
 8005a8a:	681b      	ldr	r3, [r3, #0]
 8005a8c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8005a90:	2b00      	cmp	r3, #0
 8005a92:	d1f0      	bne.n	8005a76 <HAL_RCC_OscConfig+0x3a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8005a94:	687b      	ldr	r3, [r7, #4]
 8005a96:	681b      	ldr	r3, [r3, #0]
 8005a98:	f003 0308 	and.w	r3, r3, #8
 8005a9c:	2b00      	cmp	r3, #0
 8005a9e:	d03c      	beq.n	8005b1a <HAL_RCC_OscConfig+0x446>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8005aa0:	687b      	ldr	r3, [r7, #4]
 8005aa2:	695b      	ldr	r3, [r3, #20]
 8005aa4:	2b00      	cmp	r3, #0
 8005aa6:	d01c      	beq.n	8005ae2 <HAL_RCC_OscConfig+0x40e>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8005aa8:	4b4b      	ldr	r3, [pc, #300]	@ (8005bd8 <HAL_RCC_OscConfig+0x504>)
 8005aaa:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8005aae:	4a4a      	ldr	r2, [pc, #296]	@ (8005bd8 <HAL_RCC_OscConfig+0x504>)
 8005ab0:	f043 0301 	orr.w	r3, r3, #1
 8005ab4:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005ab8:	f7fe fc9c 	bl	80043f4 <HAL_GetTick>
 8005abc:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8005abe:	e008      	b.n	8005ad2 <HAL_RCC_OscConfig+0x3fe>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8005ac0:	f7fe fc98 	bl	80043f4 <HAL_GetTick>
 8005ac4:	4602      	mov	r2, r0
 8005ac6:	693b      	ldr	r3, [r7, #16]
 8005ac8:	1ad3      	subs	r3, r2, r3
 8005aca:	2b02      	cmp	r3, #2
 8005acc:	d901      	bls.n	8005ad2 <HAL_RCC_OscConfig+0x3fe>
        {
          return HAL_TIMEOUT;
 8005ace:	2303      	movs	r3, #3
 8005ad0:	e20c      	b.n	8005eec <HAL_RCC_OscConfig+0x818>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8005ad2:	4b41      	ldr	r3, [pc, #260]	@ (8005bd8 <HAL_RCC_OscConfig+0x504>)
 8005ad4:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8005ad8:	f003 0302 	and.w	r3, r3, #2
 8005adc:	2b00      	cmp	r3, #0
 8005ade:	d0ef      	beq.n	8005ac0 <HAL_RCC_OscConfig+0x3ec>
 8005ae0:	e01b      	b.n	8005b1a <HAL_RCC_OscConfig+0x446>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8005ae2:	4b3d      	ldr	r3, [pc, #244]	@ (8005bd8 <HAL_RCC_OscConfig+0x504>)
 8005ae4:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8005ae8:	4a3b      	ldr	r2, [pc, #236]	@ (8005bd8 <HAL_RCC_OscConfig+0x504>)
 8005aea:	f023 0301 	bic.w	r3, r3, #1
 8005aee:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005af2:	f7fe fc7f 	bl	80043f4 <HAL_GetTick>
 8005af6:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8005af8:	e008      	b.n	8005b0c <HAL_RCC_OscConfig+0x438>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8005afa:	f7fe fc7b 	bl	80043f4 <HAL_GetTick>
 8005afe:	4602      	mov	r2, r0
 8005b00:	693b      	ldr	r3, [r7, #16]
 8005b02:	1ad3      	subs	r3, r2, r3
 8005b04:	2b02      	cmp	r3, #2
 8005b06:	d901      	bls.n	8005b0c <HAL_RCC_OscConfig+0x438>
        {
          return HAL_TIMEOUT;
 8005b08:	2303      	movs	r3, #3
 8005b0a:	e1ef      	b.n	8005eec <HAL_RCC_OscConfig+0x818>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8005b0c:	4b32      	ldr	r3, [pc, #200]	@ (8005bd8 <HAL_RCC_OscConfig+0x504>)
 8005b0e:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8005b12:	f003 0302 	and.w	r3, r3, #2
 8005b16:	2b00      	cmp	r3, #0
 8005b18:	d1ef      	bne.n	8005afa <HAL_RCC_OscConfig+0x426>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8005b1a:	687b      	ldr	r3, [r7, #4]
 8005b1c:	681b      	ldr	r3, [r3, #0]
 8005b1e:	f003 0304 	and.w	r3, r3, #4
 8005b22:	2b00      	cmp	r3, #0
 8005b24:	f000 80a6 	beq.w	8005c74 <HAL_RCC_OscConfig+0x5a0>
  {
    FlagStatus       pwrclkchanged = RESET;
 8005b28:	2300      	movs	r3, #0
 8005b2a:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 8005b2c:	4b2a      	ldr	r3, [pc, #168]	@ (8005bd8 <HAL_RCC_OscConfig+0x504>)
 8005b2e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005b30:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8005b34:	2b00      	cmp	r3, #0
 8005b36:	d10d      	bne.n	8005b54 <HAL_RCC_OscConfig+0x480>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8005b38:	4b27      	ldr	r3, [pc, #156]	@ (8005bd8 <HAL_RCC_OscConfig+0x504>)
 8005b3a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005b3c:	4a26      	ldr	r2, [pc, #152]	@ (8005bd8 <HAL_RCC_OscConfig+0x504>)
 8005b3e:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8005b42:	6593      	str	r3, [r2, #88]	@ 0x58
 8005b44:	4b24      	ldr	r3, [pc, #144]	@ (8005bd8 <HAL_RCC_OscConfig+0x504>)
 8005b46:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005b48:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8005b4c:	60bb      	str	r3, [r7, #8]
 8005b4e:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8005b50:	2301      	movs	r3, #1
 8005b52:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8005b54:	4b21      	ldr	r3, [pc, #132]	@ (8005bdc <HAL_RCC_OscConfig+0x508>)
 8005b56:	681b      	ldr	r3, [r3, #0]
 8005b58:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005b5c:	2b00      	cmp	r3, #0
 8005b5e:	d118      	bne.n	8005b92 <HAL_RCC_OscConfig+0x4be>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8005b60:	4b1e      	ldr	r3, [pc, #120]	@ (8005bdc <HAL_RCC_OscConfig+0x508>)
 8005b62:	681b      	ldr	r3, [r3, #0]
 8005b64:	4a1d      	ldr	r2, [pc, #116]	@ (8005bdc <HAL_RCC_OscConfig+0x508>)
 8005b66:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8005b6a:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8005b6c:	f7fe fc42 	bl	80043f4 <HAL_GetTick>
 8005b70:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8005b72:	e008      	b.n	8005b86 <HAL_RCC_OscConfig+0x4b2>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8005b74:	f7fe fc3e 	bl	80043f4 <HAL_GetTick>
 8005b78:	4602      	mov	r2, r0
 8005b7a:	693b      	ldr	r3, [r7, #16]
 8005b7c:	1ad3      	subs	r3, r2, r3
 8005b7e:	2b02      	cmp	r3, #2
 8005b80:	d901      	bls.n	8005b86 <HAL_RCC_OscConfig+0x4b2>
        {
          return HAL_TIMEOUT;
 8005b82:	2303      	movs	r3, #3
 8005b84:	e1b2      	b.n	8005eec <HAL_RCC_OscConfig+0x818>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8005b86:	4b15      	ldr	r3, [pc, #84]	@ (8005bdc <HAL_RCC_OscConfig+0x508>)
 8005b88:	681b      	ldr	r3, [r3, #0]
 8005b8a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005b8e:	2b00      	cmp	r3, #0
 8005b90:	d0f0      	beq.n	8005b74 <HAL_RCC_OscConfig+0x4a0>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8005b92:	687b      	ldr	r3, [r7, #4]
 8005b94:	689b      	ldr	r3, [r3, #8]
 8005b96:	2b01      	cmp	r3, #1
 8005b98:	d108      	bne.n	8005bac <HAL_RCC_OscConfig+0x4d8>
 8005b9a:	4b0f      	ldr	r3, [pc, #60]	@ (8005bd8 <HAL_RCC_OscConfig+0x504>)
 8005b9c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005ba0:	4a0d      	ldr	r2, [pc, #52]	@ (8005bd8 <HAL_RCC_OscConfig+0x504>)
 8005ba2:	f043 0301 	orr.w	r3, r3, #1
 8005ba6:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8005baa:	e029      	b.n	8005c00 <HAL_RCC_OscConfig+0x52c>
 8005bac:	687b      	ldr	r3, [r7, #4]
 8005bae:	689b      	ldr	r3, [r3, #8]
 8005bb0:	2b05      	cmp	r3, #5
 8005bb2:	d115      	bne.n	8005be0 <HAL_RCC_OscConfig+0x50c>
 8005bb4:	4b08      	ldr	r3, [pc, #32]	@ (8005bd8 <HAL_RCC_OscConfig+0x504>)
 8005bb6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005bba:	4a07      	ldr	r2, [pc, #28]	@ (8005bd8 <HAL_RCC_OscConfig+0x504>)
 8005bbc:	f043 0304 	orr.w	r3, r3, #4
 8005bc0:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8005bc4:	4b04      	ldr	r3, [pc, #16]	@ (8005bd8 <HAL_RCC_OscConfig+0x504>)
 8005bc6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005bca:	4a03      	ldr	r2, [pc, #12]	@ (8005bd8 <HAL_RCC_OscConfig+0x504>)
 8005bcc:	f043 0301 	orr.w	r3, r3, #1
 8005bd0:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8005bd4:	e014      	b.n	8005c00 <HAL_RCC_OscConfig+0x52c>
 8005bd6:	bf00      	nop
 8005bd8:	40021000 	.word	0x40021000
 8005bdc:	40007000 	.word	0x40007000
 8005be0:	4b9a      	ldr	r3, [pc, #616]	@ (8005e4c <HAL_RCC_OscConfig+0x778>)
 8005be2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005be6:	4a99      	ldr	r2, [pc, #612]	@ (8005e4c <HAL_RCC_OscConfig+0x778>)
 8005be8:	f023 0301 	bic.w	r3, r3, #1
 8005bec:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8005bf0:	4b96      	ldr	r3, [pc, #600]	@ (8005e4c <HAL_RCC_OscConfig+0x778>)
 8005bf2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005bf6:	4a95      	ldr	r2, [pc, #596]	@ (8005e4c <HAL_RCC_OscConfig+0x778>)
 8005bf8:	f023 0304 	bic.w	r3, r3, #4
 8005bfc:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8005c00:	687b      	ldr	r3, [r7, #4]
 8005c02:	689b      	ldr	r3, [r3, #8]
 8005c04:	2b00      	cmp	r3, #0
 8005c06:	d016      	beq.n	8005c36 <HAL_RCC_OscConfig+0x562>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005c08:	f7fe fbf4 	bl	80043f4 <HAL_GetTick>
 8005c0c:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8005c0e:	e00a      	b.n	8005c26 <HAL_RCC_OscConfig+0x552>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005c10:	f7fe fbf0 	bl	80043f4 <HAL_GetTick>
 8005c14:	4602      	mov	r2, r0
 8005c16:	693b      	ldr	r3, [r7, #16]
 8005c18:	1ad3      	subs	r3, r2, r3
 8005c1a:	f241 3288 	movw	r2, #5000	@ 0x1388
 8005c1e:	4293      	cmp	r3, r2
 8005c20:	d901      	bls.n	8005c26 <HAL_RCC_OscConfig+0x552>
        {
          return HAL_TIMEOUT;
 8005c22:	2303      	movs	r3, #3
 8005c24:	e162      	b.n	8005eec <HAL_RCC_OscConfig+0x818>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8005c26:	4b89      	ldr	r3, [pc, #548]	@ (8005e4c <HAL_RCC_OscConfig+0x778>)
 8005c28:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005c2c:	f003 0302 	and.w	r3, r3, #2
 8005c30:	2b00      	cmp	r3, #0
 8005c32:	d0ed      	beq.n	8005c10 <HAL_RCC_OscConfig+0x53c>
 8005c34:	e015      	b.n	8005c62 <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005c36:	f7fe fbdd 	bl	80043f4 <HAL_GetTick>
 8005c3a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8005c3c:	e00a      	b.n	8005c54 <HAL_RCC_OscConfig+0x580>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005c3e:	f7fe fbd9 	bl	80043f4 <HAL_GetTick>
 8005c42:	4602      	mov	r2, r0
 8005c44:	693b      	ldr	r3, [r7, #16]
 8005c46:	1ad3      	subs	r3, r2, r3
 8005c48:	f241 3288 	movw	r2, #5000	@ 0x1388
 8005c4c:	4293      	cmp	r3, r2
 8005c4e:	d901      	bls.n	8005c54 <HAL_RCC_OscConfig+0x580>
        {
          return HAL_TIMEOUT;
 8005c50:	2303      	movs	r3, #3
 8005c52:	e14b      	b.n	8005eec <HAL_RCC_OscConfig+0x818>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8005c54:	4b7d      	ldr	r3, [pc, #500]	@ (8005e4c <HAL_RCC_OscConfig+0x778>)
 8005c56:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005c5a:	f003 0302 	and.w	r3, r3, #2
 8005c5e:	2b00      	cmp	r3, #0
 8005c60:	d1ed      	bne.n	8005c3e <HAL_RCC_OscConfig+0x56a>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8005c62:	7ffb      	ldrb	r3, [r7, #31]
 8005c64:	2b01      	cmp	r3, #1
 8005c66:	d105      	bne.n	8005c74 <HAL_RCC_OscConfig+0x5a0>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8005c68:	4b78      	ldr	r3, [pc, #480]	@ (8005e4c <HAL_RCC_OscConfig+0x778>)
 8005c6a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005c6c:	4a77      	ldr	r2, [pc, #476]	@ (8005e4c <HAL_RCC_OscConfig+0x778>)
 8005c6e:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8005c72:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }
#if defined(RCC_HSI48_SUPPORT)
  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8005c74:	687b      	ldr	r3, [r7, #4]
 8005c76:	681b      	ldr	r3, [r3, #0]
 8005c78:	f003 0320 	and.w	r3, r3, #32
 8005c7c:	2b00      	cmp	r3, #0
 8005c7e:	d03c      	beq.n	8005cfa <HAL_RCC_OscConfig+0x626>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the LSI State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8005c80:	687b      	ldr	r3, [r7, #4]
 8005c82:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005c84:	2b00      	cmp	r3, #0
 8005c86:	d01c      	beq.n	8005cc2 <HAL_RCC_OscConfig+0x5ee>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8005c88:	4b70      	ldr	r3, [pc, #448]	@ (8005e4c <HAL_RCC_OscConfig+0x778>)
 8005c8a:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8005c8e:	4a6f      	ldr	r2, [pc, #444]	@ (8005e4c <HAL_RCC_OscConfig+0x778>)
 8005c90:	f043 0301 	orr.w	r3, r3, #1
 8005c94:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005c98:	f7fe fbac 	bl	80043f4 <HAL_GetTick>
 8005c9c:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8005c9e:	e008      	b.n	8005cb2 <HAL_RCC_OscConfig+0x5de>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8005ca0:	f7fe fba8 	bl	80043f4 <HAL_GetTick>
 8005ca4:	4602      	mov	r2, r0
 8005ca6:	693b      	ldr	r3, [r7, #16]
 8005ca8:	1ad3      	subs	r3, r2, r3
 8005caa:	2b02      	cmp	r3, #2
 8005cac:	d901      	bls.n	8005cb2 <HAL_RCC_OscConfig+0x5de>
        {
          return HAL_TIMEOUT;
 8005cae:	2303      	movs	r3, #3
 8005cb0:	e11c      	b.n	8005eec <HAL_RCC_OscConfig+0x818>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8005cb2:	4b66      	ldr	r3, [pc, #408]	@ (8005e4c <HAL_RCC_OscConfig+0x778>)
 8005cb4:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8005cb8:	f003 0302 	and.w	r3, r3, #2
 8005cbc:	2b00      	cmp	r3, #0
 8005cbe:	d0ef      	beq.n	8005ca0 <HAL_RCC_OscConfig+0x5cc>
 8005cc0:	e01b      	b.n	8005cfa <HAL_RCC_OscConfig+0x626>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 8005cc2:	4b62      	ldr	r3, [pc, #392]	@ (8005e4c <HAL_RCC_OscConfig+0x778>)
 8005cc4:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8005cc8:	4a60      	ldr	r2, [pc, #384]	@ (8005e4c <HAL_RCC_OscConfig+0x778>)
 8005cca:	f023 0301 	bic.w	r3, r3, #1
 8005cce:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005cd2:	f7fe fb8f 	bl	80043f4 <HAL_GetTick>
 8005cd6:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8005cd8:	e008      	b.n	8005cec <HAL_RCC_OscConfig+0x618>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8005cda:	f7fe fb8b 	bl	80043f4 <HAL_GetTick>
 8005cde:	4602      	mov	r2, r0
 8005ce0:	693b      	ldr	r3, [r7, #16]
 8005ce2:	1ad3      	subs	r3, r2, r3
 8005ce4:	2b02      	cmp	r3, #2
 8005ce6:	d901      	bls.n	8005cec <HAL_RCC_OscConfig+0x618>
        {
          return HAL_TIMEOUT;
 8005ce8:	2303      	movs	r3, #3
 8005cea:	e0ff      	b.n	8005eec <HAL_RCC_OscConfig+0x818>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8005cec:	4b57      	ldr	r3, [pc, #348]	@ (8005e4c <HAL_RCC_OscConfig+0x778>)
 8005cee:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8005cf2:	f003 0302 	and.w	r3, r3, #2
 8005cf6:	2b00      	cmp	r3, #0
 8005cf8:	d1ef      	bne.n	8005cda <HAL_RCC_OscConfig+0x606>
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8005cfa:	687b      	ldr	r3, [r7, #4]
 8005cfc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005cfe:	2b00      	cmp	r3, #0
 8005d00:	f000 80f3 	beq.w	8005eea <HAL_RCC_OscConfig+0x816>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8005d04:	687b      	ldr	r3, [r7, #4]
 8005d06:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005d08:	2b02      	cmp	r3, #2
 8005d0a:	f040 80c9 	bne.w	8005ea0 <HAL_RCC_OscConfig+0x7cc>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 8005d0e:	4b4f      	ldr	r3, [pc, #316]	@ (8005e4c <HAL_RCC_OscConfig+0x778>)
 8005d10:	68db      	ldr	r3, [r3, #12]
 8005d12:	617b      	str	r3, [r7, #20]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8005d14:	697b      	ldr	r3, [r7, #20]
 8005d16:	f003 0203 	and.w	r2, r3, #3
 8005d1a:	687b      	ldr	r3, [r7, #4]
 8005d1c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005d1e:	429a      	cmp	r2, r3
 8005d20:	d12c      	bne.n	8005d7c <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8005d22:	697b      	ldr	r3, [r7, #20]
 8005d24:	f003 0270 	and.w	r2, r3, #112	@ 0x70
 8005d28:	687b      	ldr	r3, [r7, #4]
 8005d2a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005d2c:	3b01      	subs	r3, #1
 8005d2e:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8005d30:	429a      	cmp	r2, r3
 8005d32:	d123      	bne.n	8005d7c <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8005d34:	697b      	ldr	r3, [r7, #20]
 8005d36:	f403 42fe 	and.w	r2, r3, #32512	@ 0x7f00
 8005d3a:	687b      	ldr	r3, [r7, #4]
 8005d3c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005d3e:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8005d40:	429a      	cmp	r2, r3
 8005d42:	d11b      	bne.n	8005d7c <HAL_RCC_OscConfig+0x6a8>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8005d44:	697b      	ldr	r3, [r7, #20]
 8005d46:	f003 4278 	and.w	r2, r3, #4160749568	@ 0xf8000000
 8005d4a:	687b      	ldr	r3, [r7, #4]
 8005d4c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005d4e:	06db      	lsls	r3, r3, #27
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8005d50:	429a      	cmp	r2, r3
 8005d52:	d113      	bne.n	8005d7c <HAL_RCC_OscConfig+0x6a8>
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8005d54:	697b      	ldr	r3, [r7, #20]
 8005d56:	f403 02c0 	and.w	r2, r3, #6291456	@ 0x600000
 8005d5a:	687b      	ldr	r3, [r7, #4]
 8005d5c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005d5e:	085b      	lsrs	r3, r3, #1
 8005d60:	3b01      	subs	r3, #1
 8005d62:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8005d64:	429a      	cmp	r2, r3
 8005d66:	d109      	bne.n	8005d7c <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 8005d68:	697b      	ldr	r3, [r7, #20]
 8005d6a:	f003 62c0 	and.w	r2, r3, #100663296	@ 0x6000000
 8005d6e:	687b      	ldr	r3, [r7, #4]
 8005d70:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005d72:	085b      	lsrs	r3, r3, #1
 8005d74:	3b01      	subs	r3, #1
 8005d76:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8005d78:	429a      	cmp	r2, r3
 8005d7a:	d06b      	beq.n	8005e54 <HAL_RCC_OscConfig+0x780>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8005d7c:	69bb      	ldr	r3, [r7, #24]
 8005d7e:	2b0c      	cmp	r3, #12
 8005d80:	d062      	beq.n	8005e48 <HAL_RCC_OscConfig+0x774>
        {
#if defined(RCC_PLLSAI1_SUPPORT) || defined(RCC_PLLSAI2_SUPPORT)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 8005d82:	4b32      	ldr	r3, [pc, #200]	@ (8005e4c <HAL_RCC_OscConfig+0x778>)
 8005d84:	681b      	ldr	r3, [r3, #0]
 8005d86:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8005d8a:	2b00      	cmp	r3, #0
 8005d8c:	d001      	beq.n	8005d92 <HAL_RCC_OscConfig+0x6be>
#if defined(RCC_PLLSAI2_SUPPORT)
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
#endif
            )
          {
            return HAL_ERROR;
 8005d8e:	2301      	movs	r3, #1
 8005d90:	e0ac      	b.n	8005eec <HAL_RCC_OscConfig+0x818>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 8005d92:	4b2e      	ldr	r3, [pc, #184]	@ (8005e4c <HAL_RCC_OscConfig+0x778>)
 8005d94:	681b      	ldr	r3, [r3, #0]
 8005d96:	4a2d      	ldr	r2, [pc, #180]	@ (8005e4c <HAL_RCC_OscConfig+0x778>)
 8005d98:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8005d9c:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8005d9e:	f7fe fb29 	bl	80043f4 <HAL_GetTick>
 8005da2:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8005da4:	e008      	b.n	8005db8 <HAL_RCC_OscConfig+0x6e4>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005da6:	f7fe fb25 	bl	80043f4 <HAL_GetTick>
 8005daa:	4602      	mov	r2, r0
 8005dac:	693b      	ldr	r3, [r7, #16]
 8005dae:	1ad3      	subs	r3, r2, r3
 8005db0:	2b02      	cmp	r3, #2
 8005db2:	d901      	bls.n	8005db8 <HAL_RCC_OscConfig+0x6e4>
              {
                return HAL_TIMEOUT;
 8005db4:	2303      	movs	r3, #3
 8005db6:	e099      	b.n	8005eec <HAL_RCC_OscConfig+0x818>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8005db8:	4b24      	ldr	r3, [pc, #144]	@ (8005e4c <HAL_RCC_OscConfig+0x778>)
 8005dba:	681b      	ldr	r3, [r3, #0]
 8005dbc:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005dc0:	2b00      	cmp	r3, #0
 8005dc2:	d1f0      	bne.n	8005da6 <HAL_RCC_OscConfig+0x6d2>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
#if defined(RCC_PLLP_SUPPORT)
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8005dc4:	4b21      	ldr	r3, [pc, #132]	@ (8005e4c <HAL_RCC_OscConfig+0x778>)
 8005dc6:	68da      	ldr	r2, [r3, #12]
 8005dc8:	4b21      	ldr	r3, [pc, #132]	@ (8005e50 <HAL_RCC_OscConfig+0x77c>)
 8005dca:	4013      	ands	r3, r2
 8005dcc:	687a      	ldr	r2, [r7, #4]
 8005dce:	6ad1      	ldr	r1, [r2, #44]	@ 0x2c
 8005dd0:	687a      	ldr	r2, [r7, #4]
 8005dd2:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 8005dd4:	3a01      	subs	r2, #1
 8005dd6:	0112      	lsls	r2, r2, #4
 8005dd8:	4311      	orrs	r1, r2
 8005dda:	687a      	ldr	r2, [r7, #4]
 8005ddc:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 8005dde:	0212      	lsls	r2, r2, #8
 8005de0:	4311      	orrs	r1, r2
 8005de2:	687a      	ldr	r2, [r7, #4]
 8005de4:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 8005de6:	0852      	lsrs	r2, r2, #1
 8005de8:	3a01      	subs	r2, #1
 8005dea:	0552      	lsls	r2, r2, #21
 8005dec:	4311      	orrs	r1, r2
 8005dee:	687a      	ldr	r2, [r7, #4]
 8005df0:	6c12      	ldr	r2, [r2, #64]	@ 0x40
 8005df2:	0852      	lsrs	r2, r2, #1
 8005df4:	3a01      	subs	r2, #1
 8005df6:	0652      	lsls	r2, r2, #25
 8005df8:	4311      	orrs	r1, r2
 8005dfa:	687a      	ldr	r2, [r7, #4]
 8005dfc:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 8005dfe:	06d2      	lsls	r2, r2, #27
 8005e00:	430a      	orrs	r2, r1
 8005e02:	4912      	ldr	r1, [pc, #72]	@ (8005e4c <HAL_RCC_OscConfig+0x778>)
 8005e04:	4313      	orrs	r3, r2
 8005e06:	60cb      	str	r3, [r1, #12]
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);
#endif

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 8005e08:	4b10      	ldr	r3, [pc, #64]	@ (8005e4c <HAL_RCC_OscConfig+0x778>)
 8005e0a:	681b      	ldr	r3, [r3, #0]
 8005e0c:	4a0f      	ldr	r2, [pc, #60]	@ (8005e4c <HAL_RCC_OscConfig+0x778>)
 8005e0e:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8005e12:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8005e14:	4b0d      	ldr	r3, [pc, #52]	@ (8005e4c <HAL_RCC_OscConfig+0x778>)
 8005e16:	68db      	ldr	r3, [r3, #12]
 8005e18:	4a0c      	ldr	r2, [pc, #48]	@ (8005e4c <HAL_RCC_OscConfig+0x778>)
 8005e1a:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8005e1e:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8005e20:	f7fe fae8 	bl	80043f4 <HAL_GetTick>
 8005e24:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8005e26:	e008      	b.n	8005e3a <HAL_RCC_OscConfig+0x766>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005e28:	f7fe fae4 	bl	80043f4 <HAL_GetTick>
 8005e2c:	4602      	mov	r2, r0
 8005e2e:	693b      	ldr	r3, [r7, #16]
 8005e30:	1ad3      	subs	r3, r2, r3
 8005e32:	2b02      	cmp	r3, #2
 8005e34:	d901      	bls.n	8005e3a <HAL_RCC_OscConfig+0x766>
              {
                return HAL_TIMEOUT;
 8005e36:	2303      	movs	r3, #3
 8005e38:	e058      	b.n	8005eec <HAL_RCC_OscConfig+0x818>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8005e3a:	4b04      	ldr	r3, [pc, #16]	@ (8005e4c <HAL_RCC_OscConfig+0x778>)
 8005e3c:	681b      	ldr	r3, [r3, #0]
 8005e3e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005e42:	2b00      	cmp	r3, #0
 8005e44:	d0f0      	beq.n	8005e28 <HAL_RCC_OscConfig+0x754>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8005e46:	e050      	b.n	8005eea <HAL_RCC_OscConfig+0x816>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 8005e48:	2301      	movs	r3, #1
 8005e4a:	e04f      	b.n	8005eec <HAL_RCC_OscConfig+0x818>
 8005e4c:	40021000 	.word	0x40021000
 8005e50:	019d808c 	.word	0x019d808c
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8005e54:	4b27      	ldr	r3, [pc, #156]	@ (8005ef4 <HAL_RCC_OscConfig+0x820>)
 8005e56:	681b      	ldr	r3, [r3, #0]
 8005e58:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005e5c:	2b00      	cmp	r3, #0
 8005e5e:	d144      	bne.n	8005eea <HAL_RCC_OscConfig+0x816>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 8005e60:	4b24      	ldr	r3, [pc, #144]	@ (8005ef4 <HAL_RCC_OscConfig+0x820>)
 8005e62:	681b      	ldr	r3, [r3, #0]
 8005e64:	4a23      	ldr	r2, [pc, #140]	@ (8005ef4 <HAL_RCC_OscConfig+0x820>)
 8005e66:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8005e6a:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8005e6c:	4b21      	ldr	r3, [pc, #132]	@ (8005ef4 <HAL_RCC_OscConfig+0x820>)
 8005e6e:	68db      	ldr	r3, [r3, #12]
 8005e70:	4a20      	ldr	r2, [pc, #128]	@ (8005ef4 <HAL_RCC_OscConfig+0x820>)
 8005e72:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8005e76:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8005e78:	f7fe fabc 	bl	80043f4 <HAL_GetTick>
 8005e7c:	6138      	str	r0, [r7, #16]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8005e7e:	e008      	b.n	8005e92 <HAL_RCC_OscConfig+0x7be>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005e80:	f7fe fab8 	bl	80043f4 <HAL_GetTick>
 8005e84:	4602      	mov	r2, r0
 8005e86:	693b      	ldr	r3, [r7, #16]
 8005e88:	1ad3      	subs	r3, r2, r3
 8005e8a:	2b02      	cmp	r3, #2
 8005e8c:	d901      	bls.n	8005e92 <HAL_RCC_OscConfig+0x7be>
            {
              return HAL_TIMEOUT;
 8005e8e:	2303      	movs	r3, #3
 8005e90:	e02c      	b.n	8005eec <HAL_RCC_OscConfig+0x818>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8005e92:	4b18      	ldr	r3, [pc, #96]	@ (8005ef4 <HAL_RCC_OscConfig+0x820>)
 8005e94:	681b      	ldr	r3, [r3, #0]
 8005e96:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005e9a:	2b00      	cmp	r3, #0
 8005e9c:	d0f0      	beq.n	8005e80 <HAL_RCC_OscConfig+0x7ac>
 8005e9e:	e024      	b.n	8005eea <HAL_RCC_OscConfig+0x816>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 8005ea0:	69bb      	ldr	r3, [r7, #24]
 8005ea2:	2b0c      	cmp	r3, #12
 8005ea4:	d01f      	beq.n	8005ee6 <HAL_RCC_OscConfig+0x812>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8005ea6:	4b13      	ldr	r3, [pc, #76]	@ (8005ef4 <HAL_RCC_OscConfig+0x820>)
 8005ea8:	681b      	ldr	r3, [r3, #0]
 8005eaa:	4a12      	ldr	r2, [pc, #72]	@ (8005ef4 <HAL_RCC_OscConfig+0x820>)
 8005eac:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8005eb0:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005eb2:	f7fe fa9f 	bl	80043f4 <HAL_GetTick>
 8005eb6:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8005eb8:	e008      	b.n	8005ecc <HAL_RCC_OscConfig+0x7f8>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005eba:	f7fe fa9b 	bl	80043f4 <HAL_GetTick>
 8005ebe:	4602      	mov	r2, r0
 8005ec0:	693b      	ldr	r3, [r7, #16]
 8005ec2:	1ad3      	subs	r3, r2, r3
 8005ec4:	2b02      	cmp	r3, #2
 8005ec6:	d901      	bls.n	8005ecc <HAL_RCC_OscConfig+0x7f8>
          {
            return HAL_TIMEOUT;
 8005ec8:	2303      	movs	r3, #3
 8005eca:	e00f      	b.n	8005eec <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8005ecc:	4b09      	ldr	r3, [pc, #36]	@ (8005ef4 <HAL_RCC_OscConfig+0x820>)
 8005ece:	681b      	ldr	r3, [r3, #0]
 8005ed0:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005ed4:	2b00      	cmp	r3, #0
 8005ed6:	d1f0      	bne.n	8005eba <HAL_RCC_OscConfig+0x7e6>
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLSAI2_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
#elif defined(RCC_PLLSAI1_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI2CLK);
 8005ed8:	4b06      	ldr	r3, [pc, #24]	@ (8005ef4 <HAL_RCC_OscConfig+0x820>)
 8005eda:	68da      	ldr	r2, [r3, #12]
 8005edc:	4905      	ldr	r1, [pc, #20]	@ (8005ef4 <HAL_RCC_OscConfig+0x820>)
 8005ede:	4b06      	ldr	r3, [pc, #24]	@ (8005ef8 <HAL_RCC_OscConfig+0x824>)
 8005ee0:	4013      	ands	r3, r2
 8005ee2:	60cb      	str	r3, [r1, #12]
 8005ee4:	e001      	b.n	8005eea <HAL_RCC_OscConfig+0x816>
#endif /* RCC_PLLSAI2_SUPPORT */
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 8005ee6:	2301      	movs	r3, #1
 8005ee8:	e000      	b.n	8005eec <HAL_RCC_OscConfig+0x818>
      }
    }
  }
  return HAL_OK;
 8005eea:	2300      	movs	r3, #0
}
 8005eec:	4618      	mov	r0, r3
 8005eee:	3720      	adds	r7, #32
 8005ef0:	46bd      	mov	sp, r7
 8005ef2:	bd80      	pop	{r7, pc}
 8005ef4:	40021000 	.word	0x40021000
 8005ef8:	feeefffc 	.word	0xfeeefffc

08005efc <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8005efc:	b580      	push	{r7, lr}
 8005efe:	b084      	sub	sp, #16
 8005f00:	af00      	add	r7, sp, #0
 8005f02:	6078      	str	r0, [r7, #4]
 8005f04:	6039      	str	r1, [r7, #0]
  uint32_t hpre = RCC_SYSCLK_DIV1;
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8005f06:	687b      	ldr	r3, [r7, #4]
 8005f08:	2b00      	cmp	r3, #0
 8005f0a:	d101      	bne.n	8005f10 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8005f0c:	2301      	movs	r3, #1
 8005f0e:	e0e7      	b.n	80060e0 <HAL_RCC_ClockConfig+0x1e4>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8005f10:	4b75      	ldr	r3, [pc, #468]	@ (80060e8 <HAL_RCC_ClockConfig+0x1ec>)
 8005f12:	681b      	ldr	r3, [r3, #0]
 8005f14:	f003 0307 	and.w	r3, r3, #7
 8005f18:	683a      	ldr	r2, [r7, #0]
 8005f1a:	429a      	cmp	r2, r3
 8005f1c:	d910      	bls.n	8005f40 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005f1e:	4b72      	ldr	r3, [pc, #456]	@ (80060e8 <HAL_RCC_ClockConfig+0x1ec>)
 8005f20:	681b      	ldr	r3, [r3, #0]
 8005f22:	f023 0207 	bic.w	r2, r3, #7
 8005f26:	4970      	ldr	r1, [pc, #448]	@ (80060e8 <HAL_RCC_ClockConfig+0x1ec>)
 8005f28:	683b      	ldr	r3, [r7, #0]
 8005f2a:	4313      	orrs	r3, r2
 8005f2c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8005f2e:	4b6e      	ldr	r3, [pc, #440]	@ (80060e8 <HAL_RCC_ClockConfig+0x1ec>)
 8005f30:	681b      	ldr	r3, [r3, #0]
 8005f32:	f003 0307 	and.w	r3, r3, #7
 8005f36:	683a      	ldr	r2, [r7, #0]
 8005f38:	429a      	cmp	r2, r3
 8005f3a:	d001      	beq.n	8005f40 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 8005f3c:	2301      	movs	r3, #1
 8005f3e:	e0cf      	b.n	80060e0 <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*----------------- HCLK Configuration prior to SYSCLK----------------------*/
  /* Apply higher HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is increased */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8005f40:	687b      	ldr	r3, [r7, #4]
 8005f42:	681b      	ldr	r3, [r3, #0]
 8005f44:	f003 0302 	and.w	r3, r3, #2
 8005f48:	2b00      	cmp	r3, #0
 8005f4a:	d010      	beq.n	8005f6e <HAL_RCC_ClockConfig+0x72>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));

    if(RCC_ClkInitStruct->AHBCLKDivider > READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8005f4c:	687b      	ldr	r3, [r7, #4]
 8005f4e:	689a      	ldr	r2, [r3, #8]
 8005f50:	4b66      	ldr	r3, [pc, #408]	@ (80060ec <HAL_RCC_ClockConfig+0x1f0>)
 8005f52:	689b      	ldr	r3, [r3, #8]
 8005f54:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8005f58:	429a      	cmp	r2, r3
 8005f5a:	d908      	bls.n	8005f6e <HAL_RCC_ClockConfig+0x72>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8005f5c:	4b63      	ldr	r3, [pc, #396]	@ (80060ec <HAL_RCC_ClockConfig+0x1f0>)
 8005f5e:	689b      	ldr	r3, [r3, #8]
 8005f60:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8005f64:	687b      	ldr	r3, [r7, #4]
 8005f66:	689b      	ldr	r3, [r3, #8]
 8005f68:	4960      	ldr	r1, [pc, #384]	@ (80060ec <HAL_RCC_ClockConfig+0x1f0>)
 8005f6a:	4313      	orrs	r3, r2
 8005f6c:	608b      	str	r3, [r1, #8]
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8005f6e:	687b      	ldr	r3, [r7, #4]
 8005f70:	681b      	ldr	r3, [r3, #0]
 8005f72:	f003 0301 	and.w	r3, r3, #1
 8005f76:	2b00      	cmp	r3, #0
 8005f78:	d04c      	beq.n	8006014 <HAL_RCC_ClockConfig+0x118>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8005f7a:	687b      	ldr	r3, [r7, #4]
 8005f7c:	685b      	ldr	r3, [r3, #4]
 8005f7e:	2b03      	cmp	r3, #3
 8005f80:	d107      	bne.n	8005f92 <HAL_RCC_ClockConfig+0x96>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8005f82:	4b5a      	ldr	r3, [pc, #360]	@ (80060ec <HAL_RCC_ClockConfig+0x1f0>)
 8005f84:	681b      	ldr	r3, [r3, #0]
 8005f86:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005f8a:	2b00      	cmp	r3, #0
 8005f8c:	d121      	bne.n	8005fd2 <HAL_RCC_ClockConfig+0xd6>
      {
        return HAL_ERROR;
 8005f8e:	2301      	movs	r3, #1
 8005f90:	e0a6      	b.n	80060e0 <HAL_RCC_ClockConfig+0x1e4>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8005f92:	687b      	ldr	r3, [r7, #4]
 8005f94:	685b      	ldr	r3, [r3, #4]
 8005f96:	2b02      	cmp	r3, #2
 8005f98:	d107      	bne.n	8005faa <HAL_RCC_ClockConfig+0xae>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8005f9a:	4b54      	ldr	r3, [pc, #336]	@ (80060ec <HAL_RCC_ClockConfig+0x1f0>)
 8005f9c:	681b      	ldr	r3, [r3, #0]
 8005f9e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005fa2:	2b00      	cmp	r3, #0
 8005fa4:	d115      	bne.n	8005fd2 <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8005fa6:	2301      	movs	r3, #1
 8005fa8:	e09a      	b.n	80060e0 <HAL_RCC_ClockConfig+0x1e4>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 8005faa:	687b      	ldr	r3, [r7, #4]
 8005fac:	685b      	ldr	r3, [r3, #4]
 8005fae:	2b00      	cmp	r3, #0
 8005fb0:	d107      	bne.n	8005fc2 <HAL_RCC_ClockConfig+0xc6>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8005fb2:	4b4e      	ldr	r3, [pc, #312]	@ (80060ec <HAL_RCC_ClockConfig+0x1f0>)
 8005fb4:	681b      	ldr	r3, [r3, #0]
 8005fb6:	f003 0302 	and.w	r3, r3, #2
 8005fba:	2b00      	cmp	r3, #0
 8005fbc:	d109      	bne.n	8005fd2 <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8005fbe:	2301      	movs	r3, #1
 8005fc0:	e08e      	b.n	80060e0 <HAL_RCC_ClockConfig+0x1e4>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8005fc2:	4b4a      	ldr	r3, [pc, #296]	@ (80060ec <HAL_RCC_ClockConfig+0x1f0>)
 8005fc4:	681b      	ldr	r3, [r3, #0]
 8005fc6:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8005fca:	2b00      	cmp	r3, #0
 8005fcc:	d101      	bne.n	8005fd2 <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8005fce:	2301      	movs	r3, #1
 8005fd0:	e086      	b.n	80060e0 <HAL_RCC_ClockConfig+0x1e4>
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8005fd2:	4b46      	ldr	r3, [pc, #280]	@ (80060ec <HAL_RCC_ClockConfig+0x1f0>)
 8005fd4:	689b      	ldr	r3, [r3, #8]
 8005fd6:	f023 0203 	bic.w	r2, r3, #3
 8005fda:	687b      	ldr	r3, [r7, #4]
 8005fdc:	685b      	ldr	r3, [r3, #4]
 8005fde:	4943      	ldr	r1, [pc, #268]	@ (80060ec <HAL_RCC_ClockConfig+0x1f0>)
 8005fe0:	4313      	orrs	r3, r2
 8005fe2:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8005fe4:	f7fe fa06 	bl	80043f4 <HAL_GetTick>
 8005fe8:	60f8      	str	r0, [r7, #12]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005fea:	e00a      	b.n	8006002 <HAL_RCC_ClockConfig+0x106>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8005fec:	f7fe fa02 	bl	80043f4 <HAL_GetTick>
 8005ff0:	4602      	mov	r2, r0
 8005ff2:	68fb      	ldr	r3, [r7, #12]
 8005ff4:	1ad3      	subs	r3, r2, r3
 8005ff6:	f241 3288 	movw	r2, #5000	@ 0x1388
 8005ffa:	4293      	cmp	r3, r2
 8005ffc:	d901      	bls.n	8006002 <HAL_RCC_ClockConfig+0x106>
      {
        return HAL_TIMEOUT;
 8005ffe:	2303      	movs	r3, #3
 8006000:	e06e      	b.n	80060e0 <HAL_RCC_ClockConfig+0x1e4>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8006002:	4b3a      	ldr	r3, [pc, #232]	@ (80060ec <HAL_RCC_ClockConfig+0x1f0>)
 8006004:	689b      	ldr	r3, [r3, #8]
 8006006:	f003 020c 	and.w	r2, r3, #12
 800600a:	687b      	ldr	r3, [r7, #4]
 800600c:	685b      	ldr	r3, [r3, #4]
 800600e:	009b      	lsls	r3, r3, #2
 8006010:	429a      	cmp	r2, r3
 8006012:	d1eb      	bne.n	8005fec <HAL_RCC_ClockConfig+0xf0>
  }
#endif

  /*----------------- HCLK Configuration after SYSCLK-------------------------*/
  /* Apply lower HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is set */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8006014:	687b      	ldr	r3, [r7, #4]
 8006016:	681b      	ldr	r3, [r3, #0]
 8006018:	f003 0302 	and.w	r3, r3, #2
 800601c:	2b00      	cmp	r3, #0
 800601e:	d010      	beq.n	8006042 <HAL_RCC_ClockConfig+0x146>
  {
    if(RCC_ClkInitStruct->AHBCLKDivider < READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8006020:	687b      	ldr	r3, [r7, #4]
 8006022:	689a      	ldr	r2, [r3, #8]
 8006024:	4b31      	ldr	r3, [pc, #196]	@ (80060ec <HAL_RCC_ClockConfig+0x1f0>)
 8006026:	689b      	ldr	r3, [r3, #8]
 8006028:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 800602c:	429a      	cmp	r2, r3
 800602e:	d208      	bcs.n	8006042 <HAL_RCC_ClockConfig+0x146>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8006030:	4b2e      	ldr	r3, [pc, #184]	@ (80060ec <HAL_RCC_ClockConfig+0x1f0>)
 8006032:	689b      	ldr	r3, [r3, #8]
 8006034:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8006038:	687b      	ldr	r3, [r7, #4]
 800603a:	689b      	ldr	r3, [r3, #8]
 800603c:	492b      	ldr	r1, [pc, #172]	@ (80060ec <HAL_RCC_ClockConfig+0x1f0>)
 800603e:	4313      	orrs	r3, r2
 8006040:	608b      	str	r3, [r1, #8]
    }
  }

  /* Allow decreasing of the number of wait states (because of lower CPU frequency expected) */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8006042:	4b29      	ldr	r3, [pc, #164]	@ (80060e8 <HAL_RCC_ClockConfig+0x1ec>)
 8006044:	681b      	ldr	r3, [r3, #0]
 8006046:	f003 0307 	and.w	r3, r3, #7
 800604a:	683a      	ldr	r2, [r7, #0]
 800604c:	429a      	cmp	r2, r3
 800604e:	d210      	bcs.n	8006072 <HAL_RCC_ClockConfig+0x176>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8006050:	4b25      	ldr	r3, [pc, #148]	@ (80060e8 <HAL_RCC_ClockConfig+0x1ec>)
 8006052:	681b      	ldr	r3, [r3, #0]
 8006054:	f023 0207 	bic.w	r2, r3, #7
 8006058:	4923      	ldr	r1, [pc, #140]	@ (80060e8 <HAL_RCC_ClockConfig+0x1ec>)
 800605a:	683b      	ldr	r3, [r7, #0]
 800605c:	4313      	orrs	r3, r2
 800605e:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8006060:	4b21      	ldr	r3, [pc, #132]	@ (80060e8 <HAL_RCC_ClockConfig+0x1ec>)
 8006062:	681b      	ldr	r3, [r3, #0]
 8006064:	f003 0307 	and.w	r3, r3, #7
 8006068:	683a      	ldr	r2, [r7, #0]
 800606a:	429a      	cmp	r2, r3
 800606c:	d001      	beq.n	8006072 <HAL_RCC_ClockConfig+0x176>
    {
      return HAL_ERROR;
 800606e:	2301      	movs	r3, #1
 8006070:	e036      	b.n	80060e0 <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8006072:	687b      	ldr	r3, [r7, #4]
 8006074:	681b      	ldr	r3, [r3, #0]
 8006076:	f003 0304 	and.w	r3, r3, #4
 800607a:	2b00      	cmp	r3, #0
 800607c:	d008      	beq.n	8006090 <HAL_RCC_ClockConfig+0x194>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800607e:	4b1b      	ldr	r3, [pc, #108]	@ (80060ec <HAL_RCC_ClockConfig+0x1f0>)
 8006080:	689b      	ldr	r3, [r3, #8]
 8006082:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8006086:	687b      	ldr	r3, [r7, #4]
 8006088:	68db      	ldr	r3, [r3, #12]
 800608a:	4918      	ldr	r1, [pc, #96]	@ (80060ec <HAL_RCC_ClockConfig+0x1f0>)
 800608c:	4313      	orrs	r3, r2
 800608e:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8006090:	687b      	ldr	r3, [r7, #4]
 8006092:	681b      	ldr	r3, [r3, #0]
 8006094:	f003 0308 	and.w	r3, r3, #8
 8006098:	2b00      	cmp	r3, #0
 800609a:	d009      	beq.n	80060b0 <HAL_RCC_ClockConfig+0x1b4>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800609c:	4b13      	ldr	r3, [pc, #76]	@ (80060ec <HAL_RCC_ClockConfig+0x1f0>)
 800609e:	689b      	ldr	r3, [r3, #8]
 80060a0:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 80060a4:	687b      	ldr	r3, [r7, #4]
 80060a6:	691b      	ldr	r3, [r3, #16]
 80060a8:	00db      	lsls	r3, r3, #3
 80060aa:	4910      	ldr	r1, [pc, #64]	@ (80060ec <HAL_RCC_ClockConfig+0x1f0>)
 80060ac:	4313      	orrs	r3, r2
 80060ae:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 80060b0:	f000 f824 	bl	80060fc <HAL_RCC_GetSysClockFreq>
 80060b4:	4602      	mov	r2, r0
 80060b6:	4b0d      	ldr	r3, [pc, #52]	@ (80060ec <HAL_RCC_ClockConfig+0x1f0>)
 80060b8:	689b      	ldr	r3, [r3, #8]
 80060ba:	091b      	lsrs	r3, r3, #4
 80060bc:	f003 030f 	and.w	r3, r3, #15
 80060c0:	490b      	ldr	r1, [pc, #44]	@ (80060f0 <HAL_RCC_ClockConfig+0x1f4>)
 80060c2:	5ccb      	ldrb	r3, [r1, r3]
 80060c4:	f003 031f 	and.w	r3, r3, #31
 80060c8:	fa22 f303 	lsr.w	r3, r2, r3
 80060cc:	4a09      	ldr	r2, [pc, #36]	@ (80060f4 <HAL_RCC_ClockConfig+0x1f8>)
 80060ce:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 80060d0:	4b09      	ldr	r3, [pc, #36]	@ (80060f8 <HAL_RCC_ClockConfig+0x1fc>)
 80060d2:	681b      	ldr	r3, [r3, #0]
 80060d4:	4618      	mov	r0, r3
 80060d6:	f7fe f93d 	bl	8004354 <HAL_InitTick>
 80060da:	4603      	mov	r3, r0
 80060dc:	72fb      	strb	r3, [r7, #11]

  return status;
 80060de:	7afb      	ldrb	r3, [r7, #11]
}
 80060e0:	4618      	mov	r0, r3
 80060e2:	3710      	adds	r7, #16
 80060e4:	46bd      	mov	sp, r7
 80060e6:	bd80      	pop	{r7, pc}
 80060e8:	40022000 	.word	0x40022000
 80060ec:	40021000 	.word	0x40021000
 80060f0:	08008600 	.word	0x08008600
 80060f4:	20000000 	.word	0x20000000
 80060f8:	20000004 	.word	0x20000004

080060fc <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80060fc:	b480      	push	{r7}
 80060fe:	b089      	sub	sp, #36	@ 0x24
 8006100:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 8006102:	2300      	movs	r3, #0
 8006104:	61fb      	str	r3, [r7, #28]
 8006106:	2300      	movs	r3, #0
 8006108:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 800610a:	4b3e      	ldr	r3, [pc, #248]	@ (8006204 <HAL_RCC_GetSysClockFreq+0x108>)
 800610c:	689b      	ldr	r3, [r3, #8]
 800610e:	f003 030c 	and.w	r3, r3, #12
 8006112:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 8006114:	4b3b      	ldr	r3, [pc, #236]	@ (8006204 <HAL_RCC_GetSysClockFreq+0x108>)
 8006116:	68db      	ldr	r3, [r3, #12]
 8006118:	f003 0303 	and.w	r3, r3, #3
 800611c:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 800611e:	693b      	ldr	r3, [r7, #16]
 8006120:	2b00      	cmp	r3, #0
 8006122:	d005      	beq.n	8006130 <HAL_RCC_GetSysClockFreq+0x34>
 8006124:	693b      	ldr	r3, [r7, #16]
 8006126:	2b0c      	cmp	r3, #12
 8006128:	d121      	bne.n	800616e <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 800612a:	68fb      	ldr	r3, [r7, #12]
 800612c:	2b01      	cmp	r3, #1
 800612e:	d11e      	bne.n	800616e <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 8006130:	4b34      	ldr	r3, [pc, #208]	@ (8006204 <HAL_RCC_GetSysClockFreq+0x108>)
 8006132:	681b      	ldr	r3, [r3, #0]
 8006134:	f003 0308 	and.w	r3, r3, #8
 8006138:	2b00      	cmp	r3, #0
 800613a:	d107      	bne.n	800614c <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 800613c:	4b31      	ldr	r3, [pc, #196]	@ (8006204 <HAL_RCC_GetSysClockFreq+0x108>)
 800613e:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8006142:	0a1b      	lsrs	r3, r3, #8
 8006144:	f003 030f 	and.w	r3, r3, #15
 8006148:	61fb      	str	r3, [r7, #28]
 800614a:	e005      	b.n	8006158 <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 800614c:	4b2d      	ldr	r3, [pc, #180]	@ (8006204 <HAL_RCC_GetSysClockFreq+0x108>)
 800614e:	681b      	ldr	r3, [r3, #0]
 8006150:	091b      	lsrs	r3, r3, #4
 8006152:	f003 030f 	and.w	r3, r3, #15
 8006156:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 8006158:	4a2b      	ldr	r2, [pc, #172]	@ (8006208 <HAL_RCC_GetSysClockFreq+0x10c>)
 800615a:	69fb      	ldr	r3, [r7, #28]
 800615c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8006160:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8006162:	693b      	ldr	r3, [r7, #16]
 8006164:	2b00      	cmp	r3, #0
 8006166:	d10d      	bne.n	8006184 <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 8006168:	69fb      	ldr	r3, [r7, #28]
 800616a:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 800616c:	e00a      	b.n	8006184 <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 800616e:	693b      	ldr	r3, [r7, #16]
 8006170:	2b04      	cmp	r3, #4
 8006172:	d102      	bne.n	800617a <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8006174:	4b25      	ldr	r3, [pc, #148]	@ (800620c <HAL_RCC_GetSysClockFreq+0x110>)
 8006176:	61bb      	str	r3, [r7, #24]
 8006178:	e004      	b.n	8006184 <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 800617a:	693b      	ldr	r3, [r7, #16]
 800617c:	2b08      	cmp	r3, #8
 800617e:	d101      	bne.n	8006184 <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8006180:	4b23      	ldr	r3, [pc, #140]	@ (8006210 <HAL_RCC_GetSysClockFreq+0x114>)
 8006182:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 8006184:	693b      	ldr	r3, [r7, #16]
 8006186:	2b0c      	cmp	r3, #12
 8006188:	d134      	bne.n	80061f4 <HAL_RCC_GetSysClockFreq+0xf8>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 800618a:	4b1e      	ldr	r3, [pc, #120]	@ (8006204 <HAL_RCC_GetSysClockFreq+0x108>)
 800618c:	68db      	ldr	r3, [r3, #12]
 800618e:	f003 0303 	and.w	r3, r3, #3
 8006192:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8006194:	68bb      	ldr	r3, [r7, #8]
 8006196:	2b02      	cmp	r3, #2
 8006198:	d003      	beq.n	80061a2 <HAL_RCC_GetSysClockFreq+0xa6>
 800619a:	68bb      	ldr	r3, [r7, #8]
 800619c:	2b03      	cmp	r3, #3
 800619e:	d003      	beq.n	80061a8 <HAL_RCC_GetSysClockFreq+0xac>
 80061a0:	e005      	b.n	80061ae <HAL_RCC_GetSysClockFreq+0xb2>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 80061a2:	4b1a      	ldr	r3, [pc, #104]	@ (800620c <HAL_RCC_GetSysClockFreq+0x110>)
 80061a4:	617b      	str	r3, [r7, #20]
      break;
 80061a6:	e005      	b.n	80061b4 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 80061a8:	4b19      	ldr	r3, [pc, #100]	@ (8006210 <HAL_RCC_GetSysClockFreq+0x114>)
 80061aa:	617b      	str	r3, [r7, #20]
      break;
 80061ac:	e002      	b.n	80061b4 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 80061ae:	69fb      	ldr	r3, [r7, #28]
 80061b0:	617b      	str	r3, [r7, #20]
      break;
 80061b2:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 80061b4:	4b13      	ldr	r3, [pc, #76]	@ (8006204 <HAL_RCC_GetSysClockFreq+0x108>)
 80061b6:	68db      	ldr	r3, [r3, #12]
 80061b8:	091b      	lsrs	r3, r3, #4
 80061ba:	f003 0307 	and.w	r3, r3, #7
 80061be:	3301      	adds	r3, #1
 80061c0:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 80061c2:	4b10      	ldr	r3, [pc, #64]	@ (8006204 <HAL_RCC_GetSysClockFreq+0x108>)
 80061c4:	68db      	ldr	r3, [r3, #12]
 80061c6:	0a1b      	lsrs	r3, r3, #8
 80061c8:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80061cc:	697a      	ldr	r2, [r7, #20]
 80061ce:	fb03 f202 	mul.w	r2, r3, r2
 80061d2:	687b      	ldr	r3, [r7, #4]
 80061d4:	fbb2 f3f3 	udiv	r3, r2, r3
 80061d8:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 80061da:	4b0a      	ldr	r3, [pc, #40]	@ (8006204 <HAL_RCC_GetSysClockFreq+0x108>)
 80061dc:	68db      	ldr	r3, [r3, #12]
 80061de:	0e5b      	lsrs	r3, r3, #25
 80061e0:	f003 0303 	and.w	r3, r3, #3
 80061e4:	3301      	adds	r3, #1
 80061e6:	005b      	lsls	r3, r3, #1
 80061e8:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 80061ea:	697a      	ldr	r2, [r7, #20]
 80061ec:	683b      	ldr	r3, [r7, #0]
 80061ee:	fbb2 f3f3 	udiv	r3, r2, r3
 80061f2:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 80061f4:	69bb      	ldr	r3, [r7, #24]
}
 80061f6:	4618      	mov	r0, r3
 80061f8:	3724      	adds	r7, #36	@ 0x24
 80061fa:	46bd      	mov	sp, r7
 80061fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006200:	4770      	bx	lr
 8006202:	bf00      	nop
 8006204:	40021000 	.word	0x40021000
 8006208:	08008610 	.word	0x08008610
 800620c:	00f42400 	.word	0x00f42400
 8006210:	007a1200 	.word	0x007a1200

08006214 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 8006214:	b580      	push	{r7, lr}
 8006216:	b086      	sub	sp, #24
 8006218:	af00      	add	r7, sp, #0
 800621a:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 800621c:	2300      	movs	r3, #0
 800621e:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 8006220:	4b2a      	ldr	r3, [pc, #168]	@ (80062cc <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8006222:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006224:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8006228:	2b00      	cmp	r3, #0
 800622a:	d003      	beq.n	8006234 <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 800622c:	f7ff f9ee 	bl	800560c <HAL_PWREx_GetVoltageRange>
 8006230:	6178      	str	r0, [r7, #20]
 8006232:	e014      	b.n	800625e <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 8006234:	4b25      	ldr	r3, [pc, #148]	@ (80062cc <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8006236:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006238:	4a24      	ldr	r2, [pc, #144]	@ (80062cc <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800623a:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800623e:	6593      	str	r3, [r2, #88]	@ 0x58
 8006240:	4b22      	ldr	r3, [pc, #136]	@ (80062cc <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8006242:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006244:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8006248:	60fb      	str	r3, [r7, #12]
 800624a:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 800624c:	f7ff f9de 	bl	800560c <HAL_PWREx_GetVoltageRange>
 8006250:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 8006252:	4b1e      	ldr	r3, [pc, #120]	@ (80062cc <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8006254:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006256:	4a1d      	ldr	r2, [pc, #116]	@ (80062cc <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8006258:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800625c:	6593      	str	r3, [r2, #88]	@ 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 800625e:	697b      	ldr	r3, [r7, #20]
 8006260:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8006264:	d10b      	bne.n	800627e <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 8006266:	687b      	ldr	r3, [r7, #4]
 8006268:	2b80      	cmp	r3, #128	@ 0x80
 800626a:	d919      	bls.n	80062a0 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 800626c:	687b      	ldr	r3, [r7, #4]
 800626e:	2ba0      	cmp	r3, #160	@ 0xa0
 8006270:	d902      	bls.n	8006278 <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8006272:	2302      	movs	r3, #2
 8006274:	613b      	str	r3, [r7, #16]
 8006276:	e013      	b.n	80062a0 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8006278:	2301      	movs	r3, #1
 800627a:	613b      	str	r3, [r7, #16]
 800627c:	e010      	b.n	80062a0 <RCC_SetFlashLatencyFromMSIRange+0x8c>
        latency = FLASH_LATENCY_1; /* 1WS */
      }
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#else
    if(msirange > RCC_MSIRANGE_8)
 800627e:	687b      	ldr	r3, [r7, #4]
 8006280:	2b80      	cmp	r3, #128	@ 0x80
 8006282:	d902      	bls.n	800628a <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI > 16Mhz */
      latency = FLASH_LATENCY_3; /* 3WS */
 8006284:	2303      	movs	r3, #3
 8006286:	613b      	str	r3, [r7, #16]
 8006288:	e00a      	b.n	80062a0 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_8)
 800628a:	687b      	ldr	r3, [r7, #4]
 800628c:	2b80      	cmp	r3, #128	@ 0x80
 800628e:	d102      	bne.n	8006296 <RCC_SetFlashLatencyFromMSIRange+0x82>
      {
        /* MSI 16Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8006290:	2302      	movs	r3, #2
 8006292:	613b      	str	r3, [r7, #16]
 8006294:	e004      	b.n	80062a0 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else if(msirange == RCC_MSIRANGE_7)
 8006296:	687b      	ldr	r3, [r7, #4]
 8006298:	2b70      	cmp	r3, #112	@ 0x70
 800629a:	d101      	bne.n	80062a0 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 800629c:	2301      	movs	r3, #1
 800629e:	613b      	str	r3, [r7, #16]
      }
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 80062a0:	4b0b      	ldr	r3, [pc, #44]	@ (80062d0 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 80062a2:	681b      	ldr	r3, [r3, #0]
 80062a4:	f023 0207 	bic.w	r2, r3, #7
 80062a8:	4909      	ldr	r1, [pc, #36]	@ (80062d0 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 80062aa:	693b      	ldr	r3, [r7, #16]
 80062ac:	4313      	orrs	r3, r2
 80062ae:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 80062b0:	4b07      	ldr	r3, [pc, #28]	@ (80062d0 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 80062b2:	681b      	ldr	r3, [r3, #0]
 80062b4:	f003 0307 	and.w	r3, r3, #7
 80062b8:	693a      	ldr	r2, [r7, #16]
 80062ba:	429a      	cmp	r2, r3
 80062bc:	d001      	beq.n	80062c2 <RCC_SetFlashLatencyFromMSIRange+0xae>
  {
    return HAL_ERROR;
 80062be:	2301      	movs	r3, #1
 80062c0:	e000      	b.n	80062c4 <RCC_SetFlashLatencyFromMSIRange+0xb0>
  }

  return HAL_OK;
 80062c2:	2300      	movs	r3, #0
}
 80062c4:	4618      	mov	r0, r3
 80062c6:	3718      	adds	r7, #24
 80062c8:	46bd      	mov	sp, r7
 80062ca:	bd80      	pop	{r7, pc}
 80062cc:	40021000 	.word	0x40021000
 80062d0:	40022000 	.word	0x40022000

080062d4 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80062d4:	b580      	push	{r7, lr}
 80062d6:	b082      	sub	sp, #8
 80062d8:	af00      	add	r7, sp, #0
 80062da:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80062dc:	687b      	ldr	r3, [r7, #4]
 80062de:	2b00      	cmp	r3, #0
 80062e0:	d101      	bne.n	80062e6 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80062e2:	2301      	movs	r3, #1
 80062e4:	e049      	b.n	800637a <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80062e6:	687b      	ldr	r3, [r7, #4]
 80062e8:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80062ec:	b2db      	uxtb	r3, r3
 80062ee:	2b00      	cmp	r3, #0
 80062f0:	d106      	bne.n	8006300 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80062f2:	687b      	ldr	r3, [r7, #4]
 80062f4:	2200      	movs	r2, #0
 80062f6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80062fa:	6878      	ldr	r0, [r7, #4]
 80062fc:	f7fd fb1e 	bl	800393c <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006300:	687b      	ldr	r3, [r7, #4]
 8006302:	2202      	movs	r2, #2
 8006304:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8006308:	687b      	ldr	r3, [r7, #4]
 800630a:	681a      	ldr	r2, [r3, #0]
 800630c:	687b      	ldr	r3, [r7, #4]
 800630e:	3304      	adds	r3, #4
 8006310:	4619      	mov	r1, r3
 8006312:	4610      	mov	r0, r2
 8006314:	f000 fb52 	bl	80069bc <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8006318:	687b      	ldr	r3, [r7, #4]
 800631a:	2201      	movs	r2, #1
 800631c:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006320:	687b      	ldr	r3, [r7, #4]
 8006322:	2201      	movs	r2, #1
 8006324:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8006328:	687b      	ldr	r3, [r7, #4]
 800632a:	2201      	movs	r2, #1
 800632c:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8006330:	687b      	ldr	r3, [r7, #4]
 8006332:	2201      	movs	r2, #1
 8006334:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8006338:	687b      	ldr	r3, [r7, #4]
 800633a:	2201      	movs	r2, #1
 800633c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8006340:	687b      	ldr	r3, [r7, #4]
 8006342:	2201      	movs	r2, #1
 8006344:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8006348:	687b      	ldr	r3, [r7, #4]
 800634a:	2201      	movs	r2, #1
 800634c:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006350:	687b      	ldr	r3, [r7, #4]
 8006352:	2201      	movs	r2, #1
 8006354:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8006358:	687b      	ldr	r3, [r7, #4]
 800635a:	2201      	movs	r2, #1
 800635c:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8006360:	687b      	ldr	r3, [r7, #4]
 8006362:	2201      	movs	r2, #1
 8006364:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8006368:	687b      	ldr	r3, [r7, #4]
 800636a:	2201      	movs	r2, #1
 800636c:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8006370:	687b      	ldr	r3, [r7, #4]
 8006372:	2201      	movs	r2, #1
 8006374:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8006378:	2300      	movs	r3, #0
}
 800637a:	4618      	mov	r0, r3
 800637c:	3708      	adds	r7, #8
 800637e:	46bd      	mov	sp, r7
 8006380:	bd80      	pop	{r7, pc}

08006382 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8006382:	b580      	push	{r7, lr}
 8006384:	b082      	sub	sp, #8
 8006386:	af00      	add	r7, sp, #0
 8006388:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800638a:	687b      	ldr	r3, [r7, #4]
 800638c:	2b00      	cmp	r3, #0
 800638e:	d101      	bne.n	8006394 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8006390:	2301      	movs	r3, #1
 8006392:	e049      	b.n	8006428 <HAL_TIM_PWM_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8006394:	687b      	ldr	r3, [r7, #4]
 8006396:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800639a:	b2db      	uxtb	r3, r3
 800639c:	2b00      	cmp	r3, #0
 800639e:	d106      	bne.n	80063ae <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80063a0:	687b      	ldr	r3, [r7, #4]
 80063a2:	2200      	movs	r2, #0
 80063a4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 80063a8:	6878      	ldr	r0, [r7, #4]
 80063aa:	f000 f841 	bl	8006430 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80063ae:	687b      	ldr	r3, [r7, #4]
 80063b0:	2202      	movs	r2, #2
 80063b2:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80063b6:	687b      	ldr	r3, [r7, #4]
 80063b8:	681a      	ldr	r2, [r3, #0]
 80063ba:	687b      	ldr	r3, [r7, #4]
 80063bc:	3304      	adds	r3, #4
 80063be:	4619      	mov	r1, r3
 80063c0:	4610      	mov	r0, r2
 80063c2:	f000 fafb 	bl	80069bc <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80063c6:	687b      	ldr	r3, [r7, #4]
 80063c8:	2201      	movs	r2, #1
 80063ca:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80063ce:	687b      	ldr	r3, [r7, #4]
 80063d0:	2201      	movs	r2, #1
 80063d2:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80063d6:	687b      	ldr	r3, [r7, #4]
 80063d8:	2201      	movs	r2, #1
 80063da:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80063de:	687b      	ldr	r3, [r7, #4]
 80063e0:	2201      	movs	r2, #1
 80063e2:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80063e6:	687b      	ldr	r3, [r7, #4]
 80063e8:	2201      	movs	r2, #1
 80063ea:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 80063ee:	687b      	ldr	r3, [r7, #4]
 80063f0:	2201      	movs	r2, #1
 80063f2:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 80063f6:	687b      	ldr	r3, [r7, #4]
 80063f8:	2201      	movs	r2, #1
 80063fa:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80063fe:	687b      	ldr	r3, [r7, #4]
 8006400:	2201      	movs	r2, #1
 8006402:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8006406:	687b      	ldr	r3, [r7, #4]
 8006408:	2201      	movs	r2, #1
 800640a:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800640e:	687b      	ldr	r3, [r7, #4]
 8006410:	2201      	movs	r2, #1
 8006412:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8006416:	687b      	ldr	r3, [r7, #4]
 8006418:	2201      	movs	r2, #1
 800641a:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800641e:	687b      	ldr	r3, [r7, #4]
 8006420:	2201      	movs	r2, #1
 8006422:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8006426:	2300      	movs	r3, #0
}
 8006428:	4618      	mov	r0, r3
 800642a:	3708      	adds	r7, #8
 800642c:	46bd      	mov	sp, r7
 800642e:	bd80      	pop	{r7, pc}

08006430 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 8006430:	b480      	push	{r7}
 8006432:	b083      	sub	sp, #12
 8006434:	af00      	add	r7, sp, #0
 8006436:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 8006438:	bf00      	nop
 800643a:	370c      	adds	r7, #12
 800643c:	46bd      	mov	sp, r7
 800643e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006442:	4770      	bx	lr

08006444 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_5: TIM Channel 5 selected
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8006444:	b580      	push	{r7, lr}
 8006446:	b084      	sub	sp, #16
 8006448:	af00      	add	r7, sp, #0
 800644a:	6078      	str	r0, [r7, #4]
 800644c:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 800644e:	683b      	ldr	r3, [r7, #0]
 8006450:	2b00      	cmp	r3, #0
 8006452:	d109      	bne.n	8006468 <HAL_TIM_PWM_Start+0x24>
 8006454:	687b      	ldr	r3, [r7, #4]
 8006456:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 800645a:	b2db      	uxtb	r3, r3
 800645c:	2b01      	cmp	r3, #1
 800645e:	bf14      	ite	ne
 8006460:	2301      	movne	r3, #1
 8006462:	2300      	moveq	r3, #0
 8006464:	b2db      	uxtb	r3, r3
 8006466:	e03c      	b.n	80064e2 <HAL_TIM_PWM_Start+0x9e>
 8006468:	683b      	ldr	r3, [r7, #0]
 800646a:	2b04      	cmp	r3, #4
 800646c:	d109      	bne.n	8006482 <HAL_TIM_PWM_Start+0x3e>
 800646e:	687b      	ldr	r3, [r7, #4]
 8006470:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 8006474:	b2db      	uxtb	r3, r3
 8006476:	2b01      	cmp	r3, #1
 8006478:	bf14      	ite	ne
 800647a:	2301      	movne	r3, #1
 800647c:	2300      	moveq	r3, #0
 800647e:	b2db      	uxtb	r3, r3
 8006480:	e02f      	b.n	80064e2 <HAL_TIM_PWM_Start+0x9e>
 8006482:	683b      	ldr	r3, [r7, #0]
 8006484:	2b08      	cmp	r3, #8
 8006486:	d109      	bne.n	800649c <HAL_TIM_PWM_Start+0x58>
 8006488:	687b      	ldr	r3, [r7, #4]
 800648a:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800648e:	b2db      	uxtb	r3, r3
 8006490:	2b01      	cmp	r3, #1
 8006492:	bf14      	ite	ne
 8006494:	2301      	movne	r3, #1
 8006496:	2300      	moveq	r3, #0
 8006498:	b2db      	uxtb	r3, r3
 800649a:	e022      	b.n	80064e2 <HAL_TIM_PWM_Start+0x9e>
 800649c:	683b      	ldr	r3, [r7, #0]
 800649e:	2b0c      	cmp	r3, #12
 80064a0:	d109      	bne.n	80064b6 <HAL_TIM_PWM_Start+0x72>
 80064a2:	687b      	ldr	r3, [r7, #4]
 80064a4:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80064a8:	b2db      	uxtb	r3, r3
 80064aa:	2b01      	cmp	r3, #1
 80064ac:	bf14      	ite	ne
 80064ae:	2301      	movne	r3, #1
 80064b0:	2300      	moveq	r3, #0
 80064b2:	b2db      	uxtb	r3, r3
 80064b4:	e015      	b.n	80064e2 <HAL_TIM_PWM_Start+0x9e>
 80064b6:	683b      	ldr	r3, [r7, #0]
 80064b8:	2b10      	cmp	r3, #16
 80064ba:	d109      	bne.n	80064d0 <HAL_TIM_PWM_Start+0x8c>
 80064bc:	687b      	ldr	r3, [r7, #4]
 80064be:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 80064c2:	b2db      	uxtb	r3, r3
 80064c4:	2b01      	cmp	r3, #1
 80064c6:	bf14      	ite	ne
 80064c8:	2301      	movne	r3, #1
 80064ca:	2300      	moveq	r3, #0
 80064cc:	b2db      	uxtb	r3, r3
 80064ce:	e008      	b.n	80064e2 <HAL_TIM_PWM_Start+0x9e>
 80064d0:	687b      	ldr	r3, [r7, #4]
 80064d2:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 80064d6:	b2db      	uxtb	r3, r3
 80064d8:	2b01      	cmp	r3, #1
 80064da:	bf14      	ite	ne
 80064dc:	2301      	movne	r3, #1
 80064de:	2300      	moveq	r3, #0
 80064e0:	b2db      	uxtb	r3, r3
 80064e2:	2b00      	cmp	r3, #0
 80064e4:	d001      	beq.n	80064ea <HAL_TIM_PWM_Start+0xa6>
  {
    return HAL_ERROR;
 80064e6:	2301      	movs	r3, #1
 80064e8:	e07e      	b.n	80065e8 <HAL_TIM_PWM_Start+0x1a4>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 80064ea:	683b      	ldr	r3, [r7, #0]
 80064ec:	2b00      	cmp	r3, #0
 80064ee:	d104      	bne.n	80064fa <HAL_TIM_PWM_Start+0xb6>
 80064f0:	687b      	ldr	r3, [r7, #4]
 80064f2:	2202      	movs	r2, #2
 80064f4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80064f8:	e023      	b.n	8006542 <HAL_TIM_PWM_Start+0xfe>
 80064fa:	683b      	ldr	r3, [r7, #0]
 80064fc:	2b04      	cmp	r3, #4
 80064fe:	d104      	bne.n	800650a <HAL_TIM_PWM_Start+0xc6>
 8006500:	687b      	ldr	r3, [r7, #4]
 8006502:	2202      	movs	r2, #2
 8006504:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8006508:	e01b      	b.n	8006542 <HAL_TIM_PWM_Start+0xfe>
 800650a:	683b      	ldr	r3, [r7, #0]
 800650c:	2b08      	cmp	r3, #8
 800650e:	d104      	bne.n	800651a <HAL_TIM_PWM_Start+0xd6>
 8006510:	687b      	ldr	r3, [r7, #4]
 8006512:	2202      	movs	r2, #2
 8006514:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8006518:	e013      	b.n	8006542 <HAL_TIM_PWM_Start+0xfe>
 800651a:	683b      	ldr	r3, [r7, #0]
 800651c:	2b0c      	cmp	r3, #12
 800651e:	d104      	bne.n	800652a <HAL_TIM_PWM_Start+0xe6>
 8006520:	687b      	ldr	r3, [r7, #4]
 8006522:	2202      	movs	r2, #2
 8006524:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8006528:	e00b      	b.n	8006542 <HAL_TIM_PWM_Start+0xfe>
 800652a:	683b      	ldr	r3, [r7, #0]
 800652c:	2b10      	cmp	r3, #16
 800652e:	d104      	bne.n	800653a <HAL_TIM_PWM_Start+0xf6>
 8006530:	687b      	ldr	r3, [r7, #4]
 8006532:	2202      	movs	r2, #2
 8006534:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8006538:	e003      	b.n	8006542 <HAL_TIM_PWM_Start+0xfe>
 800653a:	687b      	ldr	r3, [r7, #4]
 800653c:	2202      	movs	r2, #2
 800653e:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8006542:	687b      	ldr	r3, [r7, #4]
 8006544:	681b      	ldr	r3, [r3, #0]
 8006546:	2201      	movs	r2, #1
 8006548:	6839      	ldr	r1, [r7, #0]
 800654a:	4618      	mov	r0, r3
 800654c:	f000 fdbe 	bl	80070cc <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8006550:	687b      	ldr	r3, [r7, #4]
 8006552:	681b      	ldr	r3, [r3, #0]
 8006554:	4a26      	ldr	r2, [pc, #152]	@ (80065f0 <HAL_TIM_PWM_Start+0x1ac>)
 8006556:	4293      	cmp	r3, r2
 8006558:	d009      	beq.n	800656e <HAL_TIM_PWM_Start+0x12a>
 800655a:	687b      	ldr	r3, [r7, #4]
 800655c:	681b      	ldr	r3, [r3, #0]
 800655e:	4a25      	ldr	r2, [pc, #148]	@ (80065f4 <HAL_TIM_PWM_Start+0x1b0>)
 8006560:	4293      	cmp	r3, r2
 8006562:	d004      	beq.n	800656e <HAL_TIM_PWM_Start+0x12a>
 8006564:	687b      	ldr	r3, [r7, #4]
 8006566:	681b      	ldr	r3, [r3, #0]
 8006568:	4a23      	ldr	r2, [pc, #140]	@ (80065f8 <HAL_TIM_PWM_Start+0x1b4>)
 800656a:	4293      	cmp	r3, r2
 800656c:	d101      	bne.n	8006572 <HAL_TIM_PWM_Start+0x12e>
 800656e:	2301      	movs	r3, #1
 8006570:	e000      	b.n	8006574 <HAL_TIM_PWM_Start+0x130>
 8006572:	2300      	movs	r3, #0
 8006574:	2b00      	cmp	r3, #0
 8006576:	d007      	beq.n	8006588 <HAL_TIM_PWM_Start+0x144>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8006578:	687b      	ldr	r3, [r7, #4]
 800657a:	681b      	ldr	r3, [r3, #0]
 800657c:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800657e:	687b      	ldr	r3, [r7, #4]
 8006580:	681b      	ldr	r3, [r3, #0]
 8006582:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8006586:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8006588:	687b      	ldr	r3, [r7, #4]
 800658a:	681b      	ldr	r3, [r3, #0]
 800658c:	4a18      	ldr	r2, [pc, #96]	@ (80065f0 <HAL_TIM_PWM_Start+0x1ac>)
 800658e:	4293      	cmp	r3, r2
 8006590:	d009      	beq.n	80065a6 <HAL_TIM_PWM_Start+0x162>
 8006592:	687b      	ldr	r3, [r7, #4]
 8006594:	681b      	ldr	r3, [r3, #0]
 8006596:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800659a:	d004      	beq.n	80065a6 <HAL_TIM_PWM_Start+0x162>
 800659c:	687b      	ldr	r3, [r7, #4]
 800659e:	681b      	ldr	r3, [r3, #0]
 80065a0:	4a14      	ldr	r2, [pc, #80]	@ (80065f4 <HAL_TIM_PWM_Start+0x1b0>)
 80065a2:	4293      	cmp	r3, r2
 80065a4:	d115      	bne.n	80065d2 <HAL_TIM_PWM_Start+0x18e>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80065a6:	687b      	ldr	r3, [r7, #4]
 80065a8:	681b      	ldr	r3, [r3, #0]
 80065aa:	689a      	ldr	r2, [r3, #8]
 80065ac:	4b13      	ldr	r3, [pc, #76]	@ (80065fc <HAL_TIM_PWM_Start+0x1b8>)
 80065ae:	4013      	ands	r3, r2
 80065b0:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80065b2:	68fb      	ldr	r3, [r7, #12]
 80065b4:	2b06      	cmp	r3, #6
 80065b6:	d015      	beq.n	80065e4 <HAL_TIM_PWM_Start+0x1a0>
 80065b8:	68fb      	ldr	r3, [r7, #12]
 80065ba:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80065be:	d011      	beq.n	80065e4 <HAL_TIM_PWM_Start+0x1a0>
    {
      __HAL_TIM_ENABLE(htim);
 80065c0:	687b      	ldr	r3, [r7, #4]
 80065c2:	681b      	ldr	r3, [r3, #0]
 80065c4:	681a      	ldr	r2, [r3, #0]
 80065c6:	687b      	ldr	r3, [r7, #4]
 80065c8:	681b      	ldr	r3, [r3, #0]
 80065ca:	f042 0201 	orr.w	r2, r2, #1
 80065ce:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80065d0:	e008      	b.n	80065e4 <HAL_TIM_PWM_Start+0x1a0>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80065d2:	687b      	ldr	r3, [r7, #4]
 80065d4:	681b      	ldr	r3, [r3, #0]
 80065d6:	681a      	ldr	r2, [r3, #0]
 80065d8:	687b      	ldr	r3, [r7, #4]
 80065da:	681b      	ldr	r3, [r3, #0]
 80065dc:	f042 0201 	orr.w	r2, r2, #1
 80065e0:	601a      	str	r2, [r3, #0]
 80065e2:	e000      	b.n	80065e6 <HAL_TIM_PWM_Start+0x1a2>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80065e4:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 80065e6:	2300      	movs	r3, #0
}
 80065e8:	4618      	mov	r0, r3
 80065ea:	3710      	adds	r7, #16
 80065ec:	46bd      	mov	sp, r7
 80065ee:	bd80      	pop	{r7, pc}
 80065f0:	40012c00 	.word	0x40012c00
 80065f4:	40014000 	.word	0x40014000
 80065f8:	40014400 	.word	0x40014400
 80065fc:	00010007 	.word	0x00010007

08006600 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8006600:	b580      	push	{r7, lr}
 8006602:	b086      	sub	sp, #24
 8006604:	af00      	add	r7, sp, #0
 8006606:	60f8      	str	r0, [r7, #12]
 8006608:	60b9      	str	r1, [r7, #8]
 800660a:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800660c:	2300      	movs	r3, #0
 800660e:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8006610:	68fb      	ldr	r3, [r7, #12]
 8006612:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8006616:	2b01      	cmp	r3, #1
 8006618:	d101      	bne.n	800661e <HAL_TIM_PWM_ConfigChannel+0x1e>
 800661a:	2302      	movs	r3, #2
 800661c:	e0ff      	b.n	800681e <HAL_TIM_PWM_ConfigChannel+0x21e>
 800661e:	68fb      	ldr	r3, [r7, #12]
 8006620:	2201      	movs	r2, #1
 8006622:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 8006626:	687b      	ldr	r3, [r7, #4]
 8006628:	2b14      	cmp	r3, #20
 800662a:	f200 80f0 	bhi.w	800680e <HAL_TIM_PWM_ConfigChannel+0x20e>
 800662e:	a201      	add	r2, pc, #4	@ (adr r2, 8006634 <HAL_TIM_PWM_ConfigChannel+0x34>)
 8006630:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006634:	08006689 	.word	0x08006689
 8006638:	0800680f 	.word	0x0800680f
 800663c:	0800680f 	.word	0x0800680f
 8006640:	0800680f 	.word	0x0800680f
 8006644:	080066c9 	.word	0x080066c9
 8006648:	0800680f 	.word	0x0800680f
 800664c:	0800680f 	.word	0x0800680f
 8006650:	0800680f 	.word	0x0800680f
 8006654:	0800670b 	.word	0x0800670b
 8006658:	0800680f 	.word	0x0800680f
 800665c:	0800680f 	.word	0x0800680f
 8006660:	0800680f 	.word	0x0800680f
 8006664:	0800674b 	.word	0x0800674b
 8006668:	0800680f 	.word	0x0800680f
 800666c:	0800680f 	.word	0x0800680f
 8006670:	0800680f 	.word	0x0800680f
 8006674:	0800678d 	.word	0x0800678d
 8006678:	0800680f 	.word	0x0800680f
 800667c:	0800680f 	.word	0x0800680f
 8006680:	0800680f 	.word	0x0800680f
 8006684:	080067cd 	.word	0x080067cd
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8006688:	68fb      	ldr	r3, [r7, #12]
 800668a:	681b      	ldr	r3, [r3, #0]
 800668c:	68b9      	ldr	r1, [r7, #8]
 800668e:	4618      	mov	r0, r3
 8006690:	f000 fa04 	bl	8006a9c <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8006694:	68fb      	ldr	r3, [r7, #12]
 8006696:	681b      	ldr	r3, [r3, #0]
 8006698:	699a      	ldr	r2, [r3, #24]
 800669a:	68fb      	ldr	r3, [r7, #12]
 800669c:	681b      	ldr	r3, [r3, #0]
 800669e:	f042 0208 	orr.w	r2, r2, #8
 80066a2:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 80066a4:	68fb      	ldr	r3, [r7, #12]
 80066a6:	681b      	ldr	r3, [r3, #0]
 80066a8:	699a      	ldr	r2, [r3, #24]
 80066aa:	68fb      	ldr	r3, [r7, #12]
 80066ac:	681b      	ldr	r3, [r3, #0]
 80066ae:	f022 0204 	bic.w	r2, r2, #4
 80066b2:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 80066b4:	68fb      	ldr	r3, [r7, #12]
 80066b6:	681b      	ldr	r3, [r3, #0]
 80066b8:	6999      	ldr	r1, [r3, #24]
 80066ba:	68bb      	ldr	r3, [r7, #8]
 80066bc:	691a      	ldr	r2, [r3, #16]
 80066be:	68fb      	ldr	r3, [r7, #12]
 80066c0:	681b      	ldr	r3, [r3, #0]
 80066c2:	430a      	orrs	r2, r1
 80066c4:	619a      	str	r2, [r3, #24]
      break;
 80066c6:	e0a5      	b.n	8006814 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 80066c8:	68fb      	ldr	r3, [r7, #12]
 80066ca:	681b      	ldr	r3, [r3, #0]
 80066cc:	68b9      	ldr	r1, [r7, #8]
 80066ce:	4618      	mov	r0, r3
 80066d0:	f000 fa60 	bl	8006b94 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 80066d4:	68fb      	ldr	r3, [r7, #12]
 80066d6:	681b      	ldr	r3, [r3, #0]
 80066d8:	699a      	ldr	r2, [r3, #24]
 80066da:	68fb      	ldr	r3, [r7, #12]
 80066dc:	681b      	ldr	r3, [r3, #0]
 80066de:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80066e2:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 80066e4:	68fb      	ldr	r3, [r7, #12]
 80066e6:	681b      	ldr	r3, [r3, #0]
 80066e8:	699a      	ldr	r2, [r3, #24]
 80066ea:	68fb      	ldr	r3, [r7, #12]
 80066ec:	681b      	ldr	r3, [r3, #0]
 80066ee:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80066f2:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 80066f4:	68fb      	ldr	r3, [r7, #12]
 80066f6:	681b      	ldr	r3, [r3, #0]
 80066f8:	6999      	ldr	r1, [r3, #24]
 80066fa:	68bb      	ldr	r3, [r7, #8]
 80066fc:	691b      	ldr	r3, [r3, #16]
 80066fe:	021a      	lsls	r2, r3, #8
 8006700:	68fb      	ldr	r3, [r7, #12]
 8006702:	681b      	ldr	r3, [r3, #0]
 8006704:	430a      	orrs	r2, r1
 8006706:	619a      	str	r2, [r3, #24]
      break;
 8006708:	e084      	b.n	8006814 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 800670a:	68fb      	ldr	r3, [r7, #12]
 800670c:	681b      	ldr	r3, [r3, #0]
 800670e:	68b9      	ldr	r1, [r7, #8]
 8006710:	4618      	mov	r0, r3
 8006712:	f000 fab9 	bl	8006c88 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8006716:	68fb      	ldr	r3, [r7, #12]
 8006718:	681b      	ldr	r3, [r3, #0]
 800671a:	69da      	ldr	r2, [r3, #28]
 800671c:	68fb      	ldr	r3, [r7, #12]
 800671e:	681b      	ldr	r3, [r3, #0]
 8006720:	f042 0208 	orr.w	r2, r2, #8
 8006724:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8006726:	68fb      	ldr	r3, [r7, #12]
 8006728:	681b      	ldr	r3, [r3, #0]
 800672a:	69da      	ldr	r2, [r3, #28]
 800672c:	68fb      	ldr	r3, [r7, #12]
 800672e:	681b      	ldr	r3, [r3, #0]
 8006730:	f022 0204 	bic.w	r2, r2, #4
 8006734:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8006736:	68fb      	ldr	r3, [r7, #12]
 8006738:	681b      	ldr	r3, [r3, #0]
 800673a:	69d9      	ldr	r1, [r3, #28]
 800673c:	68bb      	ldr	r3, [r7, #8]
 800673e:	691a      	ldr	r2, [r3, #16]
 8006740:	68fb      	ldr	r3, [r7, #12]
 8006742:	681b      	ldr	r3, [r3, #0]
 8006744:	430a      	orrs	r2, r1
 8006746:	61da      	str	r2, [r3, #28]
      break;
 8006748:	e064      	b.n	8006814 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 800674a:	68fb      	ldr	r3, [r7, #12]
 800674c:	681b      	ldr	r3, [r3, #0]
 800674e:	68b9      	ldr	r1, [r7, #8]
 8006750:	4618      	mov	r0, r3
 8006752:	f000 fb11 	bl	8006d78 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8006756:	68fb      	ldr	r3, [r7, #12]
 8006758:	681b      	ldr	r3, [r3, #0]
 800675a:	69da      	ldr	r2, [r3, #28]
 800675c:	68fb      	ldr	r3, [r7, #12]
 800675e:	681b      	ldr	r3, [r3, #0]
 8006760:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8006764:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8006766:	68fb      	ldr	r3, [r7, #12]
 8006768:	681b      	ldr	r3, [r3, #0]
 800676a:	69da      	ldr	r2, [r3, #28]
 800676c:	68fb      	ldr	r3, [r7, #12]
 800676e:	681b      	ldr	r3, [r3, #0]
 8006770:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8006774:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8006776:	68fb      	ldr	r3, [r7, #12]
 8006778:	681b      	ldr	r3, [r3, #0]
 800677a:	69d9      	ldr	r1, [r3, #28]
 800677c:	68bb      	ldr	r3, [r7, #8]
 800677e:	691b      	ldr	r3, [r3, #16]
 8006780:	021a      	lsls	r2, r3, #8
 8006782:	68fb      	ldr	r3, [r7, #12]
 8006784:	681b      	ldr	r3, [r3, #0]
 8006786:	430a      	orrs	r2, r1
 8006788:	61da      	str	r2, [r3, #28]
      break;
 800678a:	e043      	b.n	8006814 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 800678c:	68fb      	ldr	r3, [r7, #12]
 800678e:	681b      	ldr	r3, [r3, #0]
 8006790:	68b9      	ldr	r1, [r7, #8]
 8006792:	4618      	mov	r0, r3
 8006794:	f000 fb4e 	bl	8006e34 <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 8006798:	68fb      	ldr	r3, [r7, #12]
 800679a:	681b      	ldr	r3, [r3, #0]
 800679c:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 800679e:	68fb      	ldr	r3, [r7, #12]
 80067a0:	681b      	ldr	r3, [r3, #0]
 80067a2:	f042 0208 	orr.w	r2, r2, #8
 80067a6:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 80067a8:	68fb      	ldr	r3, [r7, #12]
 80067aa:	681b      	ldr	r3, [r3, #0]
 80067ac:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 80067ae:	68fb      	ldr	r3, [r7, #12]
 80067b0:	681b      	ldr	r3, [r3, #0]
 80067b2:	f022 0204 	bic.w	r2, r2, #4
 80067b6:	655a      	str	r2, [r3, #84]	@ 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 80067b8:	68fb      	ldr	r3, [r7, #12]
 80067ba:	681b      	ldr	r3, [r3, #0]
 80067bc:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 80067be:	68bb      	ldr	r3, [r7, #8]
 80067c0:	691a      	ldr	r2, [r3, #16]
 80067c2:	68fb      	ldr	r3, [r7, #12]
 80067c4:	681b      	ldr	r3, [r3, #0]
 80067c6:	430a      	orrs	r2, r1
 80067c8:	655a      	str	r2, [r3, #84]	@ 0x54
      break;
 80067ca:	e023      	b.n	8006814 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 80067cc:	68fb      	ldr	r3, [r7, #12]
 80067ce:	681b      	ldr	r3, [r3, #0]
 80067d0:	68b9      	ldr	r1, [r7, #8]
 80067d2:	4618      	mov	r0, r3
 80067d4:	f000 fb86 	bl	8006ee4 <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 80067d8:	68fb      	ldr	r3, [r7, #12]
 80067da:	681b      	ldr	r3, [r3, #0]
 80067dc:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 80067de:	68fb      	ldr	r3, [r7, #12]
 80067e0:	681b      	ldr	r3, [r3, #0]
 80067e2:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80067e6:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 80067e8:	68fb      	ldr	r3, [r7, #12]
 80067ea:	681b      	ldr	r3, [r3, #0]
 80067ec:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 80067ee:	68fb      	ldr	r3, [r7, #12]
 80067f0:	681b      	ldr	r3, [r3, #0]
 80067f2:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80067f6:	655a      	str	r2, [r3, #84]	@ 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 80067f8:	68fb      	ldr	r3, [r7, #12]
 80067fa:	681b      	ldr	r3, [r3, #0]
 80067fc:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 80067fe:	68bb      	ldr	r3, [r7, #8]
 8006800:	691b      	ldr	r3, [r3, #16]
 8006802:	021a      	lsls	r2, r3, #8
 8006804:	68fb      	ldr	r3, [r7, #12]
 8006806:	681b      	ldr	r3, [r3, #0]
 8006808:	430a      	orrs	r2, r1
 800680a:	655a      	str	r2, [r3, #84]	@ 0x54
      break;
 800680c:	e002      	b.n	8006814 <HAL_TIM_PWM_ConfigChannel+0x214>
    }

    default:
      status = HAL_ERROR;
 800680e:	2301      	movs	r3, #1
 8006810:	75fb      	strb	r3, [r7, #23]
      break;
 8006812:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8006814:	68fb      	ldr	r3, [r7, #12]
 8006816:	2200      	movs	r2, #0
 8006818:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 800681c:	7dfb      	ldrb	r3, [r7, #23]
}
 800681e:	4618      	mov	r0, r3
 8006820:	3718      	adds	r7, #24
 8006822:	46bd      	mov	sp, r7
 8006824:	bd80      	pop	{r7, pc}
 8006826:	bf00      	nop

08006828 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8006828:	b580      	push	{r7, lr}
 800682a:	b084      	sub	sp, #16
 800682c:	af00      	add	r7, sp, #0
 800682e:	6078      	str	r0, [r7, #4]
 8006830:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8006832:	2300      	movs	r3, #0
 8006834:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8006836:	687b      	ldr	r3, [r7, #4]
 8006838:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800683c:	2b01      	cmp	r3, #1
 800683e:	d101      	bne.n	8006844 <HAL_TIM_ConfigClockSource+0x1c>
 8006840:	2302      	movs	r3, #2
 8006842:	e0b6      	b.n	80069b2 <HAL_TIM_ConfigClockSource+0x18a>
 8006844:	687b      	ldr	r3, [r7, #4]
 8006846:	2201      	movs	r2, #1
 8006848:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 800684c:	687b      	ldr	r3, [r7, #4]
 800684e:	2202      	movs	r2, #2
 8006850:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8006854:	687b      	ldr	r3, [r7, #4]
 8006856:	681b      	ldr	r3, [r3, #0]
 8006858:	689b      	ldr	r3, [r3, #8]
 800685a:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 800685c:	68bb      	ldr	r3, [r7, #8]
 800685e:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8006862:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 8006866:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8006868:	68bb      	ldr	r3, [r7, #8]
 800686a:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 800686e:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8006870:	687b      	ldr	r3, [r7, #4]
 8006872:	681b      	ldr	r3, [r3, #0]
 8006874:	68ba      	ldr	r2, [r7, #8]
 8006876:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8006878:	683b      	ldr	r3, [r7, #0]
 800687a:	681b      	ldr	r3, [r3, #0]
 800687c:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8006880:	d03e      	beq.n	8006900 <HAL_TIM_ConfigClockSource+0xd8>
 8006882:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8006886:	f200 8087 	bhi.w	8006998 <HAL_TIM_ConfigClockSource+0x170>
 800688a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800688e:	f000 8086 	beq.w	800699e <HAL_TIM_ConfigClockSource+0x176>
 8006892:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8006896:	d87f      	bhi.n	8006998 <HAL_TIM_ConfigClockSource+0x170>
 8006898:	2b70      	cmp	r3, #112	@ 0x70
 800689a:	d01a      	beq.n	80068d2 <HAL_TIM_ConfigClockSource+0xaa>
 800689c:	2b70      	cmp	r3, #112	@ 0x70
 800689e:	d87b      	bhi.n	8006998 <HAL_TIM_ConfigClockSource+0x170>
 80068a0:	2b60      	cmp	r3, #96	@ 0x60
 80068a2:	d050      	beq.n	8006946 <HAL_TIM_ConfigClockSource+0x11e>
 80068a4:	2b60      	cmp	r3, #96	@ 0x60
 80068a6:	d877      	bhi.n	8006998 <HAL_TIM_ConfigClockSource+0x170>
 80068a8:	2b50      	cmp	r3, #80	@ 0x50
 80068aa:	d03c      	beq.n	8006926 <HAL_TIM_ConfigClockSource+0xfe>
 80068ac:	2b50      	cmp	r3, #80	@ 0x50
 80068ae:	d873      	bhi.n	8006998 <HAL_TIM_ConfigClockSource+0x170>
 80068b0:	2b40      	cmp	r3, #64	@ 0x40
 80068b2:	d058      	beq.n	8006966 <HAL_TIM_ConfigClockSource+0x13e>
 80068b4:	2b40      	cmp	r3, #64	@ 0x40
 80068b6:	d86f      	bhi.n	8006998 <HAL_TIM_ConfigClockSource+0x170>
 80068b8:	2b30      	cmp	r3, #48	@ 0x30
 80068ba:	d064      	beq.n	8006986 <HAL_TIM_ConfigClockSource+0x15e>
 80068bc:	2b30      	cmp	r3, #48	@ 0x30
 80068be:	d86b      	bhi.n	8006998 <HAL_TIM_ConfigClockSource+0x170>
 80068c0:	2b20      	cmp	r3, #32
 80068c2:	d060      	beq.n	8006986 <HAL_TIM_ConfigClockSource+0x15e>
 80068c4:	2b20      	cmp	r3, #32
 80068c6:	d867      	bhi.n	8006998 <HAL_TIM_ConfigClockSource+0x170>
 80068c8:	2b00      	cmp	r3, #0
 80068ca:	d05c      	beq.n	8006986 <HAL_TIM_ConfigClockSource+0x15e>
 80068cc:	2b10      	cmp	r3, #16
 80068ce:	d05a      	beq.n	8006986 <HAL_TIM_ConfigClockSource+0x15e>
 80068d0:	e062      	b.n	8006998 <HAL_TIM_ConfigClockSource+0x170>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80068d2:	687b      	ldr	r3, [r7, #4]
 80068d4:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 80068d6:	683b      	ldr	r3, [r7, #0]
 80068d8:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 80068da:	683b      	ldr	r3, [r7, #0]
 80068dc:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 80068de:	683b      	ldr	r3, [r7, #0]
 80068e0:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 80068e2:	f000 fbd3 	bl	800708c <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 80068e6:	687b      	ldr	r3, [r7, #4]
 80068e8:	681b      	ldr	r3, [r3, #0]
 80068ea:	689b      	ldr	r3, [r3, #8]
 80068ec:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 80068ee:	68bb      	ldr	r3, [r7, #8]
 80068f0:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 80068f4:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 80068f6:	687b      	ldr	r3, [r7, #4]
 80068f8:	681b      	ldr	r3, [r3, #0]
 80068fa:	68ba      	ldr	r2, [r7, #8]
 80068fc:	609a      	str	r2, [r3, #8]
      break;
 80068fe:	e04f      	b.n	80069a0 <HAL_TIM_ConfigClockSource+0x178>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8006900:	687b      	ldr	r3, [r7, #4]
 8006902:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8006904:	683b      	ldr	r3, [r7, #0]
 8006906:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8006908:	683b      	ldr	r3, [r7, #0]
 800690a:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 800690c:	683b      	ldr	r3, [r7, #0]
 800690e:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8006910:	f000 fbbc 	bl	800708c <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8006914:	687b      	ldr	r3, [r7, #4]
 8006916:	681b      	ldr	r3, [r3, #0]
 8006918:	689a      	ldr	r2, [r3, #8]
 800691a:	687b      	ldr	r3, [r7, #4]
 800691c:	681b      	ldr	r3, [r3, #0]
 800691e:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8006922:	609a      	str	r2, [r3, #8]
      break;
 8006924:	e03c      	b.n	80069a0 <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8006926:	687b      	ldr	r3, [r7, #4]
 8006928:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800692a:	683b      	ldr	r3, [r7, #0]
 800692c:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800692e:	683b      	ldr	r3, [r7, #0]
 8006930:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8006932:	461a      	mov	r2, r3
 8006934:	f000 fb30 	bl	8006f98 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8006938:	687b      	ldr	r3, [r7, #4]
 800693a:	681b      	ldr	r3, [r3, #0]
 800693c:	2150      	movs	r1, #80	@ 0x50
 800693e:	4618      	mov	r0, r3
 8006940:	f000 fb89 	bl	8007056 <TIM_ITRx_SetConfig>
      break;
 8006944:	e02c      	b.n	80069a0 <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8006946:	687b      	ldr	r3, [r7, #4]
 8006948:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800694a:	683b      	ldr	r3, [r7, #0]
 800694c:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800694e:	683b      	ldr	r3, [r7, #0]
 8006950:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8006952:	461a      	mov	r2, r3
 8006954:	f000 fb4f 	bl	8006ff6 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8006958:	687b      	ldr	r3, [r7, #4]
 800695a:	681b      	ldr	r3, [r3, #0]
 800695c:	2160      	movs	r1, #96	@ 0x60
 800695e:	4618      	mov	r0, r3
 8006960:	f000 fb79 	bl	8007056 <TIM_ITRx_SetConfig>
      break;
 8006964:	e01c      	b.n	80069a0 <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8006966:	687b      	ldr	r3, [r7, #4]
 8006968:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800696a:	683b      	ldr	r3, [r7, #0]
 800696c:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800696e:	683b      	ldr	r3, [r7, #0]
 8006970:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8006972:	461a      	mov	r2, r3
 8006974:	f000 fb10 	bl	8006f98 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8006978:	687b      	ldr	r3, [r7, #4]
 800697a:	681b      	ldr	r3, [r3, #0]
 800697c:	2140      	movs	r1, #64	@ 0x40
 800697e:	4618      	mov	r0, r3
 8006980:	f000 fb69 	bl	8007056 <TIM_ITRx_SetConfig>
      break;
 8006984:	e00c      	b.n	80069a0 <HAL_TIM_ConfigClockSource+0x178>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8006986:	687b      	ldr	r3, [r7, #4]
 8006988:	681a      	ldr	r2, [r3, #0]
 800698a:	683b      	ldr	r3, [r7, #0]
 800698c:	681b      	ldr	r3, [r3, #0]
 800698e:	4619      	mov	r1, r3
 8006990:	4610      	mov	r0, r2
 8006992:	f000 fb60 	bl	8007056 <TIM_ITRx_SetConfig>
      break;
 8006996:	e003      	b.n	80069a0 <HAL_TIM_ConfigClockSource+0x178>
    }

    default:
      status = HAL_ERROR;
 8006998:	2301      	movs	r3, #1
 800699a:	73fb      	strb	r3, [r7, #15]
      break;
 800699c:	e000      	b.n	80069a0 <HAL_TIM_ConfigClockSource+0x178>
      break;
 800699e:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 80069a0:	687b      	ldr	r3, [r7, #4]
 80069a2:	2201      	movs	r2, #1
 80069a4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 80069a8:	687b      	ldr	r3, [r7, #4]
 80069aa:	2200      	movs	r2, #0
 80069ac:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 80069b0:	7bfb      	ldrb	r3, [r7, #15]
}
 80069b2:	4618      	mov	r0, r3
 80069b4:	3710      	adds	r7, #16
 80069b6:	46bd      	mov	sp, r7
 80069b8:	bd80      	pop	{r7, pc}
	...

080069bc <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 80069bc:	b480      	push	{r7}
 80069be:	b085      	sub	sp, #20
 80069c0:	af00      	add	r7, sp, #0
 80069c2:	6078      	str	r0, [r7, #4]
 80069c4:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80069c6:	687b      	ldr	r3, [r7, #4]
 80069c8:	681b      	ldr	r3, [r3, #0]
 80069ca:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80069cc:	687b      	ldr	r3, [r7, #4]
 80069ce:	4a30      	ldr	r2, [pc, #192]	@ (8006a90 <TIM_Base_SetConfig+0xd4>)
 80069d0:	4293      	cmp	r3, r2
 80069d2:	d003      	beq.n	80069dc <TIM_Base_SetConfig+0x20>
 80069d4:	687b      	ldr	r3, [r7, #4]
 80069d6:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80069da:	d108      	bne.n	80069ee <TIM_Base_SetConfig+0x32>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80069dc:	68fb      	ldr	r3, [r7, #12]
 80069de:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80069e2:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80069e4:	683b      	ldr	r3, [r7, #0]
 80069e6:	685b      	ldr	r3, [r3, #4]
 80069e8:	68fa      	ldr	r2, [r7, #12]
 80069ea:	4313      	orrs	r3, r2
 80069ec:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80069ee:	687b      	ldr	r3, [r7, #4]
 80069f0:	4a27      	ldr	r2, [pc, #156]	@ (8006a90 <TIM_Base_SetConfig+0xd4>)
 80069f2:	4293      	cmp	r3, r2
 80069f4:	d00b      	beq.n	8006a0e <TIM_Base_SetConfig+0x52>
 80069f6:	687b      	ldr	r3, [r7, #4]
 80069f8:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80069fc:	d007      	beq.n	8006a0e <TIM_Base_SetConfig+0x52>
 80069fe:	687b      	ldr	r3, [r7, #4]
 8006a00:	4a24      	ldr	r2, [pc, #144]	@ (8006a94 <TIM_Base_SetConfig+0xd8>)
 8006a02:	4293      	cmp	r3, r2
 8006a04:	d003      	beq.n	8006a0e <TIM_Base_SetConfig+0x52>
 8006a06:	687b      	ldr	r3, [r7, #4]
 8006a08:	4a23      	ldr	r2, [pc, #140]	@ (8006a98 <TIM_Base_SetConfig+0xdc>)
 8006a0a:	4293      	cmp	r3, r2
 8006a0c:	d108      	bne.n	8006a20 <TIM_Base_SetConfig+0x64>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8006a0e:	68fb      	ldr	r3, [r7, #12]
 8006a10:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8006a14:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8006a16:	683b      	ldr	r3, [r7, #0]
 8006a18:	68db      	ldr	r3, [r3, #12]
 8006a1a:	68fa      	ldr	r2, [r7, #12]
 8006a1c:	4313      	orrs	r3, r2
 8006a1e:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8006a20:	68fb      	ldr	r3, [r7, #12]
 8006a22:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8006a26:	683b      	ldr	r3, [r7, #0]
 8006a28:	695b      	ldr	r3, [r3, #20]
 8006a2a:	4313      	orrs	r3, r2
 8006a2c:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8006a2e:	687b      	ldr	r3, [r7, #4]
 8006a30:	68fa      	ldr	r2, [r7, #12]
 8006a32:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8006a34:	683b      	ldr	r3, [r7, #0]
 8006a36:	689a      	ldr	r2, [r3, #8]
 8006a38:	687b      	ldr	r3, [r7, #4]
 8006a3a:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8006a3c:	683b      	ldr	r3, [r7, #0]
 8006a3e:	681a      	ldr	r2, [r3, #0]
 8006a40:	687b      	ldr	r3, [r7, #4]
 8006a42:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8006a44:	687b      	ldr	r3, [r7, #4]
 8006a46:	4a12      	ldr	r2, [pc, #72]	@ (8006a90 <TIM_Base_SetConfig+0xd4>)
 8006a48:	4293      	cmp	r3, r2
 8006a4a:	d007      	beq.n	8006a5c <TIM_Base_SetConfig+0xa0>
 8006a4c:	687b      	ldr	r3, [r7, #4]
 8006a4e:	4a11      	ldr	r2, [pc, #68]	@ (8006a94 <TIM_Base_SetConfig+0xd8>)
 8006a50:	4293      	cmp	r3, r2
 8006a52:	d003      	beq.n	8006a5c <TIM_Base_SetConfig+0xa0>
 8006a54:	687b      	ldr	r3, [r7, #4]
 8006a56:	4a10      	ldr	r2, [pc, #64]	@ (8006a98 <TIM_Base_SetConfig+0xdc>)
 8006a58:	4293      	cmp	r3, r2
 8006a5a:	d103      	bne.n	8006a64 <TIM_Base_SetConfig+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8006a5c:	683b      	ldr	r3, [r7, #0]
 8006a5e:	691a      	ldr	r2, [r3, #16]
 8006a60:	687b      	ldr	r3, [r7, #4]
 8006a62:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8006a64:	687b      	ldr	r3, [r7, #4]
 8006a66:	2201      	movs	r2, #1
 8006a68:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8006a6a:	687b      	ldr	r3, [r7, #4]
 8006a6c:	691b      	ldr	r3, [r3, #16]
 8006a6e:	f003 0301 	and.w	r3, r3, #1
 8006a72:	2b01      	cmp	r3, #1
 8006a74:	d105      	bne.n	8006a82 <TIM_Base_SetConfig+0xc6>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8006a76:	687b      	ldr	r3, [r7, #4]
 8006a78:	691b      	ldr	r3, [r3, #16]
 8006a7a:	f023 0201 	bic.w	r2, r3, #1
 8006a7e:	687b      	ldr	r3, [r7, #4]
 8006a80:	611a      	str	r2, [r3, #16]
  }
}
 8006a82:	bf00      	nop
 8006a84:	3714      	adds	r7, #20
 8006a86:	46bd      	mov	sp, r7
 8006a88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a8c:	4770      	bx	lr
 8006a8e:	bf00      	nop
 8006a90:	40012c00 	.word	0x40012c00
 8006a94:	40014000 	.word	0x40014000
 8006a98:	40014400 	.word	0x40014400

08006a9c <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8006a9c:	b480      	push	{r7}
 8006a9e:	b087      	sub	sp, #28
 8006aa0:	af00      	add	r7, sp, #0
 8006aa2:	6078      	str	r0, [r7, #4]
 8006aa4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006aa6:	687b      	ldr	r3, [r7, #4]
 8006aa8:	6a1b      	ldr	r3, [r3, #32]
 8006aaa:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8006aac:	687b      	ldr	r3, [r7, #4]
 8006aae:	6a1b      	ldr	r3, [r3, #32]
 8006ab0:	f023 0201 	bic.w	r2, r3, #1
 8006ab4:	687b      	ldr	r3, [r7, #4]
 8006ab6:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006ab8:	687b      	ldr	r3, [r7, #4]
 8006aba:	685b      	ldr	r3, [r3, #4]
 8006abc:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8006abe:	687b      	ldr	r3, [r7, #4]
 8006ac0:	699b      	ldr	r3, [r3, #24]
 8006ac2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8006ac4:	68fb      	ldr	r3, [r7, #12]
 8006ac6:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8006aca:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006ace:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8006ad0:	68fb      	ldr	r3, [r7, #12]
 8006ad2:	f023 0303 	bic.w	r3, r3, #3
 8006ad6:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8006ad8:	683b      	ldr	r3, [r7, #0]
 8006ada:	681b      	ldr	r3, [r3, #0]
 8006adc:	68fa      	ldr	r2, [r7, #12]
 8006ade:	4313      	orrs	r3, r2
 8006ae0:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8006ae2:	697b      	ldr	r3, [r7, #20]
 8006ae4:	f023 0302 	bic.w	r3, r3, #2
 8006ae8:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8006aea:	683b      	ldr	r3, [r7, #0]
 8006aec:	689b      	ldr	r3, [r3, #8]
 8006aee:	697a      	ldr	r2, [r7, #20]
 8006af0:	4313      	orrs	r3, r2
 8006af2:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8006af4:	687b      	ldr	r3, [r7, #4]
 8006af6:	4a24      	ldr	r2, [pc, #144]	@ (8006b88 <TIM_OC1_SetConfig+0xec>)
 8006af8:	4293      	cmp	r3, r2
 8006afa:	d007      	beq.n	8006b0c <TIM_OC1_SetConfig+0x70>
 8006afc:	687b      	ldr	r3, [r7, #4]
 8006afe:	4a23      	ldr	r2, [pc, #140]	@ (8006b8c <TIM_OC1_SetConfig+0xf0>)
 8006b00:	4293      	cmp	r3, r2
 8006b02:	d003      	beq.n	8006b0c <TIM_OC1_SetConfig+0x70>
 8006b04:	687b      	ldr	r3, [r7, #4]
 8006b06:	4a22      	ldr	r2, [pc, #136]	@ (8006b90 <TIM_OC1_SetConfig+0xf4>)
 8006b08:	4293      	cmp	r3, r2
 8006b0a:	d10c      	bne.n	8006b26 <TIM_OC1_SetConfig+0x8a>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8006b0c:	697b      	ldr	r3, [r7, #20]
 8006b0e:	f023 0308 	bic.w	r3, r3, #8
 8006b12:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8006b14:	683b      	ldr	r3, [r7, #0]
 8006b16:	68db      	ldr	r3, [r3, #12]
 8006b18:	697a      	ldr	r2, [r7, #20]
 8006b1a:	4313      	orrs	r3, r2
 8006b1c:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8006b1e:	697b      	ldr	r3, [r7, #20]
 8006b20:	f023 0304 	bic.w	r3, r3, #4
 8006b24:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006b26:	687b      	ldr	r3, [r7, #4]
 8006b28:	4a17      	ldr	r2, [pc, #92]	@ (8006b88 <TIM_OC1_SetConfig+0xec>)
 8006b2a:	4293      	cmp	r3, r2
 8006b2c:	d007      	beq.n	8006b3e <TIM_OC1_SetConfig+0xa2>
 8006b2e:	687b      	ldr	r3, [r7, #4]
 8006b30:	4a16      	ldr	r2, [pc, #88]	@ (8006b8c <TIM_OC1_SetConfig+0xf0>)
 8006b32:	4293      	cmp	r3, r2
 8006b34:	d003      	beq.n	8006b3e <TIM_OC1_SetConfig+0xa2>
 8006b36:	687b      	ldr	r3, [r7, #4]
 8006b38:	4a15      	ldr	r2, [pc, #84]	@ (8006b90 <TIM_OC1_SetConfig+0xf4>)
 8006b3a:	4293      	cmp	r3, r2
 8006b3c:	d111      	bne.n	8006b62 <TIM_OC1_SetConfig+0xc6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8006b3e:	693b      	ldr	r3, [r7, #16]
 8006b40:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8006b44:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8006b46:	693b      	ldr	r3, [r7, #16]
 8006b48:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8006b4c:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8006b4e:	683b      	ldr	r3, [r7, #0]
 8006b50:	695b      	ldr	r3, [r3, #20]
 8006b52:	693a      	ldr	r2, [r7, #16]
 8006b54:	4313      	orrs	r3, r2
 8006b56:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8006b58:	683b      	ldr	r3, [r7, #0]
 8006b5a:	699b      	ldr	r3, [r3, #24]
 8006b5c:	693a      	ldr	r2, [r7, #16]
 8006b5e:	4313      	orrs	r3, r2
 8006b60:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006b62:	687b      	ldr	r3, [r7, #4]
 8006b64:	693a      	ldr	r2, [r7, #16]
 8006b66:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8006b68:	687b      	ldr	r3, [r7, #4]
 8006b6a:	68fa      	ldr	r2, [r7, #12]
 8006b6c:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8006b6e:	683b      	ldr	r3, [r7, #0]
 8006b70:	685a      	ldr	r2, [r3, #4]
 8006b72:	687b      	ldr	r3, [r7, #4]
 8006b74:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006b76:	687b      	ldr	r3, [r7, #4]
 8006b78:	697a      	ldr	r2, [r7, #20]
 8006b7a:	621a      	str	r2, [r3, #32]
}
 8006b7c:	bf00      	nop
 8006b7e:	371c      	adds	r7, #28
 8006b80:	46bd      	mov	sp, r7
 8006b82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b86:	4770      	bx	lr
 8006b88:	40012c00 	.word	0x40012c00
 8006b8c:	40014000 	.word	0x40014000
 8006b90:	40014400 	.word	0x40014400

08006b94 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8006b94:	b480      	push	{r7}
 8006b96:	b087      	sub	sp, #28
 8006b98:	af00      	add	r7, sp, #0
 8006b9a:	6078      	str	r0, [r7, #4]
 8006b9c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006b9e:	687b      	ldr	r3, [r7, #4]
 8006ba0:	6a1b      	ldr	r3, [r3, #32]
 8006ba2:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8006ba4:	687b      	ldr	r3, [r7, #4]
 8006ba6:	6a1b      	ldr	r3, [r3, #32]
 8006ba8:	f023 0210 	bic.w	r2, r3, #16
 8006bac:	687b      	ldr	r3, [r7, #4]
 8006bae:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006bb0:	687b      	ldr	r3, [r7, #4]
 8006bb2:	685b      	ldr	r3, [r3, #4]
 8006bb4:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8006bb6:	687b      	ldr	r3, [r7, #4]
 8006bb8:	699b      	ldr	r3, [r3, #24]
 8006bba:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8006bbc:	68fb      	ldr	r3, [r7, #12]
 8006bbe:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8006bc2:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8006bc6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8006bc8:	68fb      	ldr	r3, [r7, #12]
 8006bca:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8006bce:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8006bd0:	683b      	ldr	r3, [r7, #0]
 8006bd2:	681b      	ldr	r3, [r3, #0]
 8006bd4:	021b      	lsls	r3, r3, #8
 8006bd6:	68fa      	ldr	r2, [r7, #12]
 8006bd8:	4313      	orrs	r3, r2
 8006bda:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8006bdc:	697b      	ldr	r3, [r7, #20]
 8006bde:	f023 0320 	bic.w	r3, r3, #32
 8006be2:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8006be4:	683b      	ldr	r3, [r7, #0]
 8006be6:	689b      	ldr	r3, [r3, #8]
 8006be8:	011b      	lsls	r3, r3, #4
 8006bea:	697a      	ldr	r2, [r7, #20]
 8006bec:	4313      	orrs	r3, r2
 8006bee:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8006bf0:	687b      	ldr	r3, [r7, #4]
 8006bf2:	4a22      	ldr	r2, [pc, #136]	@ (8006c7c <TIM_OC2_SetConfig+0xe8>)
 8006bf4:	4293      	cmp	r3, r2
 8006bf6:	d10d      	bne.n	8006c14 <TIM_OC2_SetConfig+0x80>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8006bf8:	697b      	ldr	r3, [r7, #20]
 8006bfa:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8006bfe:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8006c00:	683b      	ldr	r3, [r7, #0]
 8006c02:	68db      	ldr	r3, [r3, #12]
 8006c04:	011b      	lsls	r3, r3, #4
 8006c06:	697a      	ldr	r2, [r7, #20]
 8006c08:	4313      	orrs	r3, r2
 8006c0a:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8006c0c:	697b      	ldr	r3, [r7, #20]
 8006c0e:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8006c12:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006c14:	687b      	ldr	r3, [r7, #4]
 8006c16:	4a19      	ldr	r2, [pc, #100]	@ (8006c7c <TIM_OC2_SetConfig+0xe8>)
 8006c18:	4293      	cmp	r3, r2
 8006c1a:	d007      	beq.n	8006c2c <TIM_OC2_SetConfig+0x98>
 8006c1c:	687b      	ldr	r3, [r7, #4]
 8006c1e:	4a18      	ldr	r2, [pc, #96]	@ (8006c80 <TIM_OC2_SetConfig+0xec>)
 8006c20:	4293      	cmp	r3, r2
 8006c22:	d003      	beq.n	8006c2c <TIM_OC2_SetConfig+0x98>
 8006c24:	687b      	ldr	r3, [r7, #4]
 8006c26:	4a17      	ldr	r2, [pc, #92]	@ (8006c84 <TIM_OC2_SetConfig+0xf0>)
 8006c28:	4293      	cmp	r3, r2
 8006c2a:	d113      	bne.n	8006c54 <TIM_OC2_SetConfig+0xc0>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8006c2c:	693b      	ldr	r3, [r7, #16]
 8006c2e:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8006c32:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8006c34:	693b      	ldr	r3, [r7, #16]
 8006c36:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8006c3a:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8006c3c:	683b      	ldr	r3, [r7, #0]
 8006c3e:	695b      	ldr	r3, [r3, #20]
 8006c40:	009b      	lsls	r3, r3, #2
 8006c42:	693a      	ldr	r2, [r7, #16]
 8006c44:	4313      	orrs	r3, r2
 8006c46:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8006c48:	683b      	ldr	r3, [r7, #0]
 8006c4a:	699b      	ldr	r3, [r3, #24]
 8006c4c:	009b      	lsls	r3, r3, #2
 8006c4e:	693a      	ldr	r2, [r7, #16]
 8006c50:	4313      	orrs	r3, r2
 8006c52:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006c54:	687b      	ldr	r3, [r7, #4]
 8006c56:	693a      	ldr	r2, [r7, #16]
 8006c58:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8006c5a:	687b      	ldr	r3, [r7, #4]
 8006c5c:	68fa      	ldr	r2, [r7, #12]
 8006c5e:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8006c60:	683b      	ldr	r3, [r7, #0]
 8006c62:	685a      	ldr	r2, [r3, #4]
 8006c64:	687b      	ldr	r3, [r7, #4]
 8006c66:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006c68:	687b      	ldr	r3, [r7, #4]
 8006c6a:	697a      	ldr	r2, [r7, #20]
 8006c6c:	621a      	str	r2, [r3, #32]
}
 8006c6e:	bf00      	nop
 8006c70:	371c      	adds	r7, #28
 8006c72:	46bd      	mov	sp, r7
 8006c74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c78:	4770      	bx	lr
 8006c7a:	bf00      	nop
 8006c7c:	40012c00 	.word	0x40012c00
 8006c80:	40014000 	.word	0x40014000
 8006c84:	40014400 	.word	0x40014400

08006c88 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8006c88:	b480      	push	{r7}
 8006c8a:	b087      	sub	sp, #28
 8006c8c:	af00      	add	r7, sp, #0
 8006c8e:	6078      	str	r0, [r7, #4]
 8006c90:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006c92:	687b      	ldr	r3, [r7, #4]
 8006c94:	6a1b      	ldr	r3, [r3, #32]
 8006c96:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8006c98:	687b      	ldr	r3, [r7, #4]
 8006c9a:	6a1b      	ldr	r3, [r3, #32]
 8006c9c:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8006ca0:	687b      	ldr	r3, [r7, #4]
 8006ca2:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006ca4:	687b      	ldr	r3, [r7, #4]
 8006ca6:	685b      	ldr	r3, [r3, #4]
 8006ca8:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8006caa:	687b      	ldr	r3, [r7, #4]
 8006cac:	69db      	ldr	r3, [r3, #28]
 8006cae:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8006cb0:	68fb      	ldr	r3, [r7, #12]
 8006cb2:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8006cb6:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006cba:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8006cbc:	68fb      	ldr	r3, [r7, #12]
 8006cbe:	f023 0303 	bic.w	r3, r3, #3
 8006cc2:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8006cc4:	683b      	ldr	r3, [r7, #0]
 8006cc6:	681b      	ldr	r3, [r3, #0]
 8006cc8:	68fa      	ldr	r2, [r7, #12]
 8006cca:	4313      	orrs	r3, r2
 8006ccc:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8006cce:	697b      	ldr	r3, [r7, #20]
 8006cd0:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8006cd4:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8006cd6:	683b      	ldr	r3, [r7, #0]
 8006cd8:	689b      	ldr	r3, [r3, #8]
 8006cda:	021b      	lsls	r3, r3, #8
 8006cdc:	697a      	ldr	r2, [r7, #20]
 8006cde:	4313      	orrs	r3, r2
 8006ce0:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8006ce2:	687b      	ldr	r3, [r7, #4]
 8006ce4:	4a21      	ldr	r2, [pc, #132]	@ (8006d6c <TIM_OC3_SetConfig+0xe4>)
 8006ce6:	4293      	cmp	r3, r2
 8006ce8:	d10d      	bne.n	8006d06 <TIM_OC3_SetConfig+0x7e>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8006cea:	697b      	ldr	r3, [r7, #20]
 8006cec:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8006cf0:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8006cf2:	683b      	ldr	r3, [r7, #0]
 8006cf4:	68db      	ldr	r3, [r3, #12]
 8006cf6:	021b      	lsls	r3, r3, #8
 8006cf8:	697a      	ldr	r2, [r7, #20]
 8006cfa:	4313      	orrs	r3, r2
 8006cfc:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8006cfe:	697b      	ldr	r3, [r7, #20]
 8006d00:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8006d04:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006d06:	687b      	ldr	r3, [r7, #4]
 8006d08:	4a18      	ldr	r2, [pc, #96]	@ (8006d6c <TIM_OC3_SetConfig+0xe4>)
 8006d0a:	4293      	cmp	r3, r2
 8006d0c:	d007      	beq.n	8006d1e <TIM_OC3_SetConfig+0x96>
 8006d0e:	687b      	ldr	r3, [r7, #4]
 8006d10:	4a17      	ldr	r2, [pc, #92]	@ (8006d70 <TIM_OC3_SetConfig+0xe8>)
 8006d12:	4293      	cmp	r3, r2
 8006d14:	d003      	beq.n	8006d1e <TIM_OC3_SetConfig+0x96>
 8006d16:	687b      	ldr	r3, [r7, #4]
 8006d18:	4a16      	ldr	r2, [pc, #88]	@ (8006d74 <TIM_OC3_SetConfig+0xec>)
 8006d1a:	4293      	cmp	r3, r2
 8006d1c:	d113      	bne.n	8006d46 <TIM_OC3_SetConfig+0xbe>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8006d1e:	693b      	ldr	r3, [r7, #16]
 8006d20:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8006d24:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8006d26:	693b      	ldr	r3, [r7, #16]
 8006d28:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8006d2c:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8006d2e:	683b      	ldr	r3, [r7, #0]
 8006d30:	695b      	ldr	r3, [r3, #20]
 8006d32:	011b      	lsls	r3, r3, #4
 8006d34:	693a      	ldr	r2, [r7, #16]
 8006d36:	4313      	orrs	r3, r2
 8006d38:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8006d3a:	683b      	ldr	r3, [r7, #0]
 8006d3c:	699b      	ldr	r3, [r3, #24]
 8006d3e:	011b      	lsls	r3, r3, #4
 8006d40:	693a      	ldr	r2, [r7, #16]
 8006d42:	4313      	orrs	r3, r2
 8006d44:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006d46:	687b      	ldr	r3, [r7, #4]
 8006d48:	693a      	ldr	r2, [r7, #16]
 8006d4a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8006d4c:	687b      	ldr	r3, [r7, #4]
 8006d4e:	68fa      	ldr	r2, [r7, #12]
 8006d50:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8006d52:	683b      	ldr	r3, [r7, #0]
 8006d54:	685a      	ldr	r2, [r3, #4]
 8006d56:	687b      	ldr	r3, [r7, #4]
 8006d58:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006d5a:	687b      	ldr	r3, [r7, #4]
 8006d5c:	697a      	ldr	r2, [r7, #20]
 8006d5e:	621a      	str	r2, [r3, #32]
}
 8006d60:	bf00      	nop
 8006d62:	371c      	adds	r7, #28
 8006d64:	46bd      	mov	sp, r7
 8006d66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d6a:	4770      	bx	lr
 8006d6c:	40012c00 	.word	0x40012c00
 8006d70:	40014000 	.word	0x40014000
 8006d74:	40014400 	.word	0x40014400

08006d78 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8006d78:	b480      	push	{r7}
 8006d7a:	b087      	sub	sp, #28
 8006d7c:	af00      	add	r7, sp, #0
 8006d7e:	6078      	str	r0, [r7, #4]
 8006d80:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006d82:	687b      	ldr	r3, [r7, #4]
 8006d84:	6a1b      	ldr	r3, [r3, #32]
 8006d86:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8006d88:	687b      	ldr	r3, [r7, #4]
 8006d8a:	6a1b      	ldr	r3, [r3, #32]
 8006d8c:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8006d90:	687b      	ldr	r3, [r7, #4]
 8006d92:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006d94:	687b      	ldr	r3, [r7, #4]
 8006d96:	685b      	ldr	r3, [r3, #4]
 8006d98:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8006d9a:	687b      	ldr	r3, [r7, #4]
 8006d9c:	69db      	ldr	r3, [r3, #28]
 8006d9e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8006da0:	68fb      	ldr	r3, [r7, #12]
 8006da2:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8006da6:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8006daa:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8006dac:	68fb      	ldr	r3, [r7, #12]
 8006dae:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8006db2:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8006db4:	683b      	ldr	r3, [r7, #0]
 8006db6:	681b      	ldr	r3, [r3, #0]
 8006db8:	021b      	lsls	r3, r3, #8
 8006dba:	68fa      	ldr	r2, [r7, #12]
 8006dbc:	4313      	orrs	r3, r2
 8006dbe:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8006dc0:	693b      	ldr	r3, [r7, #16]
 8006dc2:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8006dc6:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8006dc8:	683b      	ldr	r3, [r7, #0]
 8006dca:	689b      	ldr	r3, [r3, #8]
 8006dcc:	031b      	lsls	r3, r3, #12
 8006dce:	693a      	ldr	r2, [r7, #16]
 8006dd0:	4313      	orrs	r3, r2
 8006dd2:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006dd4:	687b      	ldr	r3, [r7, #4]
 8006dd6:	4a14      	ldr	r2, [pc, #80]	@ (8006e28 <TIM_OC4_SetConfig+0xb0>)
 8006dd8:	4293      	cmp	r3, r2
 8006dda:	d007      	beq.n	8006dec <TIM_OC4_SetConfig+0x74>
 8006ddc:	687b      	ldr	r3, [r7, #4]
 8006dde:	4a13      	ldr	r2, [pc, #76]	@ (8006e2c <TIM_OC4_SetConfig+0xb4>)
 8006de0:	4293      	cmp	r3, r2
 8006de2:	d003      	beq.n	8006dec <TIM_OC4_SetConfig+0x74>
 8006de4:	687b      	ldr	r3, [r7, #4]
 8006de6:	4a12      	ldr	r2, [pc, #72]	@ (8006e30 <TIM_OC4_SetConfig+0xb8>)
 8006de8:	4293      	cmp	r3, r2
 8006dea:	d109      	bne.n	8006e00 <TIM_OC4_SetConfig+0x88>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8006dec:	697b      	ldr	r3, [r7, #20]
 8006dee:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8006df2:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8006df4:	683b      	ldr	r3, [r7, #0]
 8006df6:	695b      	ldr	r3, [r3, #20]
 8006df8:	019b      	lsls	r3, r3, #6
 8006dfa:	697a      	ldr	r2, [r7, #20]
 8006dfc:	4313      	orrs	r3, r2
 8006dfe:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006e00:	687b      	ldr	r3, [r7, #4]
 8006e02:	697a      	ldr	r2, [r7, #20]
 8006e04:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8006e06:	687b      	ldr	r3, [r7, #4]
 8006e08:	68fa      	ldr	r2, [r7, #12]
 8006e0a:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8006e0c:	683b      	ldr	r3, [r7, #0]
 8006e0e:	685a      	ldr	r2, [r3, #4]
 8006e10:	687b      	ldr	r3, [r7, #4]
 8006e12:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006e14:	687b      	ldr	r3, [r7, #4]
 8006e16:	693a      	ldr	r2, [r7, #16]
 8006e18:	621a      	str	r2, [r3, #32]
}
 8006e1a:	bf00      	nop
 8006e1c:	371c      	adds	r7, #28
 8006e1e:	46bd      	mov	sp, r7
 8006e20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e24:	4770      	bx	lr
 8006e26:	bf00      	nop
 8006e28:	40012c00 	.word	0x40012c00
 8006e2c:	40014000 	.word	0x40014000
 8006e30:	40014400 	.word	0x40014400

08006e34 <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 8006e34:	b480      	push	{r7}
 8006e36:	b087      	sub	sp, #28
 8006e38:	af00      	add	r7, sp, #0
 8006e3a:	6078      	str	r0, [r7, #4]
 8006e3c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006e3e:	687b      	ldr	r3, [r7, #4]
 8006e40:	6a1b      	ldr	r3, [r3, #32]
 8006e42:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 8006e44:	687b      	ldr	r3, [r7, #4]
 8006e46:	6a1b      	ldr	r3, [r3, #32]
 8006e48:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 8006e4c:	687b      	ldr	r3, [r7, #4]
 8006e4e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006e50:	687b      	ldr	r3, [r7, #4]
 8006e52:	685b      	ldr	r3, [r3, #4]
 8006e54:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8006e56:	687b      	ldr	r3, [r7, #4]
 8006e58:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006e5a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 8006e5c:	68fb      	ldr	r3, [r7, #12]
 8006e5e:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8006e62:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006e66:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8006e68:	683b      	ldr	r3, [r7, #0]
 8006e6a:	681b      	ldr	r3, [r3, #0]
 8006e6c:	68fa      	ldr	r2, [r7, #12]
 8006e6e:	4313      	orrs	r3, r2
 8006e70:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 8006e72:	693b      	ldr	r3, [r7, #16]
 8006e74:	f423 3300 	bic.w	r3, r3, #131072	@ 0x20000
 8006e78:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 8006e7a:	683b      	ldr	r3, [r7, #0]
 8006e7c:	689b      	ldr	r3, [r3, #8]
 8006e7e:	041b      	lsls	r3, r3, #16
 8006e80:	693a      	ldr	r2, [r7, #16]
 8006e82:	4313      	orrs	r3, r2
 8006e84:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006e86:	687b      	ldr	r3, [r7, #4]
 8006e88:	4a13      	ldr	r2, [pc, #76]	@ (8006ed8 <TIM_OC5_SetConfig+0xa4>)
 8006e8a:	4293      	cmp	r3, r2
 8006e8c:	d007      	beq.n	8006e9e <TIM_OC5_SetConfig+0x6a>
 8006e8e:	687b      	ldr	r3, [r7, #4]
 8006e90:	4a12      	ldr	r2, [pc, #72]	@ (8006edc <TIM_OC5_SetConfig+0xa8>)
 8006e92:	4293      	cmp	r3, r2
 8006e94:	d003      	beq.n	8006e9e <TIM_OC5_SetConfig+0x6a>
 8006e96:	687b      	ldr	r3, [r7, #4]
 8006e98:	4a11      	ldr	r2, [pc, #68]	@ (8006ee0 <TIM_OC5_SetConfig+0xac>)
 8006e9a:	4293      	cmp	r3, r2
 8006e9c:	d109      	bne.n	8006eb2 <TIM_OC5_SetConfig+0x7e>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 8006e9e:	697b      	ldr	r3, [r7, #20]
 8006ea0:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8006ea4:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 8006ea6:	683b      	ldr	r3, [r7, #0]
 8006ea8:	695b      	ldr	r3, [r3, #20]
 8006eaa:	021b      	lsls	r3, r3, #8
 8006eac:	697a      	ldr	r2, [r7, #20]
 8006eae:	4313      	orrs	r3, r2
 8006eb0:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006eb2:	687b      	ldr	r3, [r7, #4]
 8006eb4:	697a      	ldr	r2, [r7, #20]
 8006eb6:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8006eb8:	687b      	ldr	r3, [r7, #4]
 8006eba:	68fa      	ldr	r2, [r7, #12]
 8006ebc:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 8006ebe:	683b      	ldr	r3, [r7, #0]
 8006ec0:	685a      	ldr	r2, [r3, #4]
 8006ec2:	687b      	ldr	r3, [r7, #4]
 8006ec4:	659a      	str	r2, [r3, #88]	@ 0x58

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006ec6:	687b      	ldr	r3, [r7, #4]
 8006ec8:	693a      	ldr	r2, [r7, #16]
 8006eca:	621a      	str	r2, [r3, #32]
}
 8006ecc:	bf00      	nop
 8006ece:	371c      	adds	r7, #28
 8006ed0:	46bd      	mov	sp, r7
 8006ed2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ed6:	4770      	bx	lr
 8006ed8:	40012c00 	.word	0x40012c00
 8006edc:	40014000 	.word	0x40014000
 8006ee0:	40014400 	.word	0x40014400

08006ee4 <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 8006ee4:	b480      	push	{r7}
 8006ee6:	b087      	sub	sp, #28
 8006ee8:	af00      	add	r7, sp, #0
 8006eea:	6078      	str	r0, [r7, #4]
 8006eec:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006eee:	687b      	ldr	r3, [r7, #4]
 8006ef0:	6a1b      	ldr	r3, [r3, #32]
 8006ef2:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 8006ef4:	687b      	ldr	r3, [r7, #4]
 8006ef6:	6a1b      	ldr	r3, [r3, #32]
 8006ef8:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 8006efc:	687b      	ldr	r3, [r7, #4]
 8006efe:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006f00:	687b      	ldr	r3, [r7, #4]
 8006f02:	685b      	ldr	r3, [r3, #4]
 8006f04:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8006f06:	687b      	ldr	r3, [r7, #4]
 8006f08:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006f0a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 8006f0c:	68fb      	ldr	r3, [r7, #12]
 8006f0e:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8006f12:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8006f16:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8006f18:	683b      	ldr	r3, [r7, #0]
 8006f1a:	681b      	ldr	r3, [r3, #0]
 8006f1c:	021b      	lsls	r3, r3, #8
 8006f1e:	68fa      	ldr	r2, [r7, #12]
 8006f20:	4313      	orrs	r3, r2
 8006f22:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 8006f24:	693b      	ldr	r3, [r7, #16]
 8006f26:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 8006f2a:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 8006f2c:	683b      	ldr	r3, [r7, #0]
 8006f2e:	689b      	ldr	r3, [r3, #8]
 8006f30:	051b      	lsls	r3, r3, #20
 8006f32:	693a      	ldr	r2, [r7, #16]
 8006f34:	4313      	orrs	r3, r2
 8006f36:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006f38:	687b      	ldr	r3, [r7, #4]
 8006f3a:	4a14      	ldr	r2, [pc, #80]	@ (8006f8c <TIM_OC6_SetConfig+0xa8>)
 8006f3c:	4293      	cmp	r3, r2
 8006f3e:	d007      	beq.n	8006f50 <TIM_OC6_SetConfig+0x6c>
 8006f40:	687b      	ldr	r3, [r7, #4]
 8006f42:	4a13      	ldr	r2, [pc, #76]	@ (8006f90 <TIM_OC6_SetConfig+0xac>)
 8006f44:	4293      	cmp	r3, r2
 8006f46:	d003      	beq.n	8006f50 <TIM_OC6_SetConfig+0x6c>
 8006f48:	687b      	ldr	r3, [r7, #4]
 8006f4a:	4a12      	ldr	r2, [pc, #72]	@ (8006f94 <TIM_OC6_SetConfig+0xb0>)
 8006f4c:	4293      	cmp	r3, r2
 8006f4e:	d109      	bne.n	8006f64 <TIM_OC6_SetConfig+0x80>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 8006f50:	697b      	ldr	r3, [r7, #20]
 8006f52:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8006f56:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 8006f58:	683b      	ldr	r3, [r7, #0]
 8006f5a:	695b      	ldr	r3, [r3, #20]
 8006f5c:	029b      	lsls	r3, r3, #10
 8006f5e:	697a      	ldr	r2, [r7, #20]
 8006f60:	4313      	orrs	r3, r2
 8006f62:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006f64:	687b      	ldr	r3, [r7, #4]
 8006f66:	697a      	ldr	r2, [r7, #20]
 8006f68:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8006f6a:	687b      	ldr	r3, [r7, #4]
 8006f6c:	68fa      	ldr	r2, [r7, #12]
 8006f6e:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 8006f70:	683b      	ldr	r3, [r7, #0]
 8006f72:	685a      	ldr	r2, [r3, #4]
 8006f74:	687b      	ldr	r3, [r7, #4]
 8006f76:	65da      	str	r2, [r3, #92]	@ 0x5c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006f78:	687b      	ldr	r3, [r7, #4]
 8006f7a:	693a      	ldr	r2, [r7, #16]
 8006f7c:	621a      	str	r2, [r3, #32]
}
 8006f7e:	bf00      	nop
 8006f80:	371c      	adds	r7, #28
 8006f82:	46bd      	mov	sp, r7
 8006f84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f88:	4770      	bx	lr
 8006f8a:	bf00      	nop
 8006f8c:	40012c00 	.word	0x40012c00
 8006f90:	40014000 	.word	0x40014000
 8006f94:	40014400 	.word	0x40014400

08006f98 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8006f98:	b480      	push	{r7}
 8006f9a:	b087      	sub	sp, #28
 8006f9c:	af00      	add	r7, sp, #0
 8006f9e:	60f8      	str	r0, [r7, #12]
 8006fa0:	60b9      	str	r1, [r7, #8]
 8006fa2:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8006fa4:	68fb      	ldr	r3, [r7, #12]
 8006fa6:	6a1b      	ldr	r3, [r3, #32]
 8006fa8:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8006faa:	68fb      	ldr	r3, [r7, #12]
 8006fac:	6a1b      	ldr	r3, [r3, #32]
 8006fae:	f023 0201 	bic.w	r2, r3, #1
 8006fb2:	68fb      	ldr	r3, [r7, #12]
 8006fb4:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8006fb6:	68fb      	ldr	r3, [r7, #12]
 8006fb8:	699b      	ldr	r3, [r3, #24]
 8006fba:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8006fbc:	693b      	ldr	r3, [r7, #16]
 8006fbe:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8006fc2:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8006fc4:	687b      	ldr	r3, [r7, #4]
 8006fc6:	011b      	lsls	r3, r3, #4
 8006fc8:	693a      	ldr	r2, [r7, #16]
 8006fca:	4313      	orrs	r3, r2
 8006fcc:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8006fce:	697b      	ldr	r3, [r7, #20]
 8006fd0:	f023 030a 	bic.w	r3, r3, #10
 8006fd4:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8006fd6:	697a      	ldr	r2, [r7, #20]
 8006fd8:	68bb      	ldr	r3, [r7, #8]
 8006fda:	4313      	orrs	r3, r2
 8006fdc:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8006fde:	68fb      	ldr	r3, [r7, #12]
 8006fe0:	693a      	ldr	r2, [r7, #16]
 8006fe2:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8006fe4:	68fb      	ldr	r3, [r7, #12]
 8006fe6:	697a      	ldr	r2, [r7, #20]
 8006fe8:	621a      	str	r2, [r3, #32]
}
 8006fea:	bf00      	nop
 8006fec:	371c      	adds	r7, #28
 8006fee:	46bd      	mov	sp, r7
 8006ff0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ff4:	4770      	bx	lr

08006ff6 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8006ff6:	b480      	push	{r7}
 8006ff8:	b087      	sub	sp, #28
 8006ffa:	af00      	add	r7, sp, #0
 8006ffc:	60f8      	str	r0, [r7, #12]
 8006ffe:	60b9      	str	r1, [r7, #8]
 8007000:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8007002:	68fb      	ldr	r3, [r7, #12]
 8007004:	6a1b      	ldr	r3, [r3, #32]
 8007006:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8007008:	68fb      	ldr	r3, [r7, #12]
 800700a:	6a1b      	ldr	r3, [r3, #32]
 800700c:	f023 0210 	bic.w	r2, r3, #16
 8007010:	68fb      	ldr	r3, [r7, #12]
 8007012:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8007014:	68fb      	ldr	r3, [r7, #12]
 8007016:	699b      	ldr	r3, [r3, #24]
 8007018:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800701a:	693b      	ldr	r3, [r7, #16]
 800701c:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8007020:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8007022:	687b      	ldr	r3, [r7, #4]
 8007024:	031b      	lsls	r3, r3, #12
 8007026:	693a      	ldr	r2, [r7, #16]
 8007028:	4313      	orrs	r3, r2
 800702a:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800702c:	697b      	ldr	r3, [r7, #20]
 800702e:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8007032:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8007034:	68bb      	ldr	r3, [r7, #8]
 8007036:	011b      	lsls	r3, r3, #4
 8007038:	697a      	ldr	r2, [r7, #20]
 800703a:	4313      	orrs	r3, r2
 800703c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800703e:	68fb      	ldr	r3, [r7, #12]
 8007040:	693a      	ldr	r2, [r7, #16]
 8007042:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8007044:	68fb      	ldr	r3, [r7, #12]
 8007046:	697a      	ldr	r2, [r7, #20]
 8007048:	621a      	str	r2, [r3, #32]
}
 800704a:	bf00      	nop
 800704c:	371c      	adds	r7, #28
 800704e:	46bd      	mov	sp, r7
 8007050:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007054:	4770      	bx	lr

08007056 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8007056:	b480      	push	{r7}
 8007058:	b085      	sub	sp, #20
 800705a:	af00      	add	r7, sp, #0
 800705c:	6078      	str	r0, [r7, #4]
 800705e:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8007060:	687b      	ldr	r3, [r7, #4]
 8007062:	689b      	ldr	r3, [r3, #8]
 8007064:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8007066:	68fb      	ldr	r3, [r7, #12]
 8007068:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800706c:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800706e:	683a      	ldr	r2, [r7, #0]
 8007070:	68fb      	ldr	r3, [r7, #12]
 8007072:	4313      	orrs	r3, r2
 8007074:	f043 0307 	orr.w	r3, r3, #7
 8007078:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800707a:	687b      	ldr	r3, [r7, #4]
 800707c:	68fa      	ldr	r2, [r7, #12]
 800707e:	609a      	str	r2, [r3, #8]
}
 8007080:	bf00      	nop
 8007082:	3714      	adds	r7, #20
 8007084:	46bd      	mov	sp, r7
 8007086:	f85d 7b04 	ldr.w	r7, [sp], #4
 800708a:	4770      	bx	lr

0800708c <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 800708c:	b480      	push	{r7}
 800708e:	b087      	sub	sp, #28
 8007090:	af00      	add	r7, sp, #0
 8007092:	60f8      	str	r0, [r7, #12]
 8007094:	60b9      	str	r1, [r7, #8]
 8007096:	607a      	str	r2, [r7, #4]
 8007098:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 800709a:	68fb      	ldr	r3, [r7, #12]
 800709c:	689b      	ldr	r3, [r3, #8]
 800709e:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80070a0:	697b      	ldr	r3, [r7, #20]
 80070a2:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 80070a6:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 80070a8:	683b      	ldr	r3, [r7, #0]
 80070aa:	021a      	lsls	r2, r3, #8
 80070ac:	687b      	ldr	r3, [r7, #4]
 80070ae:	431a      	orrs	r2, r3
 80070b0:	68bb      	ldr	r3, [r7, #8]
 80070b2:	4313      	orrs	r3, r2
 80070b4:	697a      	ldr	r2, [r7, #20]
 80070b6:	4313      	orrs	r3, r2
 80070b8:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80070ba:	68fb      	ldr	r3, [r7, #12]
 80070bc:	697a      	ldr	r2, [r7, #20]
 80070be:	609a      	str	r2, [r3, #8]
}
 80070c0:	bf00      	nop
 80070c2:	371c      	adds	r7, #28
 80070c4:	46bd      	mov	sp, r7
 80070c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80070ca:	4770      	bx	lr

080070cc <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 80070cc:	b480      	push	{r7}
 80070ce:	b087      	sub	sp, #28
 80070d0:	af00      	add	r7, sp, #0
 80070d2:	60f8      	str	r0, [r7, #12]
 80070d4:	60b9      	str	r1, [r7, #8]
 80070d6:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 80070d8:	68bb      	ldr	r3, [r7, #8]
 80070da:	f003 031f 	and.w	r3, r3, #31
 80070de:	2201      	movs	r2, #1
 80070e0:	fa02 f303 	lsl.w	r3, r2, r3
 80070e4:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 80070e6:	68fb      	ldr	r3, [r7, #12]
 80070e8:	6a1a      	ldr	r2, [r3, #32]
 80070ea:	697b      	ldr	r3, [r7, #20]
 80070ec:	43db      	mvns	r3, r3
 80070ee:	401a      	ands	r2, r3
 80070f0:	68fb      	ldr	r3, [r7, #12]
 80070f2:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 80070f4:	68fb      	ldr	r3, [r7, #12]
 80070f6:	6a1a      	ldr	r2, [r3, #32]
 80070f8:	68bb      	ldr	r3, [r7, #8]
 80070fa:	f003 031f 	and.w	r3, r3, #31
 80070fe:	6879      	ldr	r1, [r7, #4]
 8007100:	fa01 f303 	lsl.w	r3, r1, r3
 8007104:	431a      	orrs	r2, r3
 8007106:	68fb      	ldr	r3, [r7, #12]
 8007108:	621a      	str	r2, [r3, #32]
}
 800710a:	bf00      	nop
 800710c:	371c      	adds	r7, #28
 800710e:	46bd      	mov	sp, r7
 8007110:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007114:	4770      	bx	lr
	...

08007118 <HAL_TIMEx_PWMN_Start>:
  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_PWMN_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8007118:	b580      	push	{r7, lr}
 800711a:	b084      	sub	sp, #16
 800711c:	af00      	add	r7, sp, #0
 800711e:	6078      	str	r0, [r7, #4]
 8007120:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCXN_INSTANCE(htim->Instance, Channel));

  /* Check the TIM complementary channel state */
  if (TIM_CHANNEL_N_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8007122:	683b      	ldr	r3, [r7, #0]
 8007124:	2b00      	cmp	r3, #0
 8007126:	d109      	bne.n	800713c <HAL_TIMEx_PWMN_Start+0x24>
 8007128:	687b      	ldr	r3, [r7, #4]
 800712a:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800712e:	b2db      	uxtb	r3, r3
 8007130:	2b01      	cmp	r3, #1
 8007132:	bf14      	ite	ne
 8007134:	2301      	movne	r3, #1
 8007136:	2300      	moveq	r3, #0
 8007138:	b2db      	uxtb	r3, r3
 800713a:	e022      	b.n	8007182 <HAL_TIMEx_PWMN_Start+0x6a>
 800713c:	683b      	ldr	r3, [r7, #0]
 800713e:	2b04      	cmp	r3, #4
 8007140:	d109      	bne.n	8007156 <HAL_TIMEx_PWMN_Start+0x3e>
 8007142:	687b      	ldr	r3, [r7, #4]
 8007144:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8007148:	b2db      	uxtb	r3, r3
 800714a:	2b01      	cmp	r3, #1
 800714c:	bf14      	ite	ne
 800714e:	2301      	movne	r3, #1
 8007150:	2300      	moveq	r3, #0
 8007152:	b2db      	uxtb	r3, r3
 8007154:	e015      	b.n	8007182 <HAL_TIMEx_PWMN_Start+0x6a>
 8007156:	683b      	ldr	r3, [r7, #0]
 8007158:	2b08      	cmp	r3, #8
 800715a:	d109      	bne.n	8007170 <HAL_TIMEx_PWMN_Start+0x58>
 800715c:	687b      	ldr	r3, [r7, #4]
 800715e:	f893 3046 	ldrb.w	r3, [r3, #70]	@ 0x46
 8007162:	b2db      	uxtb	r3, r3
 8007164:	2b01      	cmp	r3, #1
 8007166:	bf14      	ite	ne
 8007168:	2301      	movne	r3, #1
 800716a:	2300      	moveq	r3, #0
 800716c:	b2db      	uxtb	r3, r3
 800716e:	e008      	b.n	8007182 <HAL_TIMEx_PWMN_Start+0x6a>
 8007170:	687b      	ldr	r3, [r7, #4]
 8007172:	f893 3047 	ldrb.w	r3, [r3, #71]	@ 0x47
 8007176:	b2db      	uxtb	r3, r3
 8007178:	2b01      	cmp	r3, #1
 800717a:	bf14      	ite	ne
 800717c:	2301      	movne	r3, #1
 800717e:	2300      	moveq	r3, #0
 8007180:	b2db      	uxtb	r3, r3
 8007182:	2b00      	cmp	r3, #0
 8007184:	d001      	beq.n	800718a <HAL_TIMEx_PWMN_Start+0x72>
  {
    return HAL_ERROR;
 8007186:	2301      	movs	r3, #1
 8007188:	e05a      	b.n	8007240 <HAL_TIMEx_PWMN_Start+0x128>
  }

  /* Set the TIM complementary channel state */
  TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800718a:	683b      	ldr	r3, [r7, #0]
 800718c:	2b00      	cmp	r3, #0
 800718e:	d104      	bne.n	800719a <HAL_TIMEx_PWMN_Start+0x82>
 8007190:	687b      	ldr	r3, [r7, #4]
 8007192:	2202      	movs	r2, #2
 8007194:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8007198:	e013      	b.n	80071c2 <HAL_TIMEx_PWMN_Start+0xaa>
 800719a:	683b      	ldr	r3, [r7, #0]
 800719c:	2b04      	cmp	r3, #4
 800719e:	d104      	bne.n	80071aa <HAL_TIMEx_PWMN_Start+0x92>
 80071a0:	687b      	ldr	r3, [r7, #4]
 80071a2:	2202      	movs	r2, #2
 80071a4:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 80071a8:	e00b      	b.n	80071c2 <HAL_TIMEx_PWMN_Start+0xaa>
 80071aa:	683b      	ldr	r3, [r7, #0]
 80071ac:	2b08      	cmp	r3, #8
 80071ae:	d104      	bne.n	80071ba <HAL_TIMEx_PWMN_Start+0xa2>
 80071b0:	687b      	ldr	r3, [r7, #4]
 80071b2:	2202      	movs	r2, #2
 80071b4:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 80071b8:	e003      	b.n	80071c2 <HAL_TIMEx_PWMN_Start+0xaa>
 80071ba:	687b      	ldr	r3, [r7, #4]
 80071bc:	2202      	movs	r2, #2
 80071be:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Enable the complementary PWM output  */
  TIM_CCxNChannelCmd(htim->Instance, Channel, TIM_CCxN_ENABLE);
 80071c2:	687b      	ldr	r3, [r7, #4]
 80071c4:	681b      	ldr	r3, [r3, #0]
 80071c6:	2204      	movs	r2, #4
 80071c8:	6839      	ldr	r1, [r7, #0]
 80071ca:	4618      	mov	r0, r3
 80071cc:	f000 f920 	bl	8007410 <TIM_CCxNChannelCmd>

  /* Enable the Main Output */
  __HAL_TIM_MOE_ENABLE(htim);
 80071d0:	687b      	ldr	r3, [r7, #4]
 80071d2:	681b      	ldr	r3, [r3, #0]
 80071d4:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80071d6:	687b      	ldr	r3, [r7, #4]
 80071d8:	681b      	ldr	r3, [r3, #0]
 80071da:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 80071de:	645a      	str	r2, [r3, #68]	@ 0x44

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80071e0:	687b      	ldr	r3, [r7, #4]
 80071e2:	681b      	ldr	r3, [r3, #0]
 80071e4:	4a18      	ldr	r2, [pc, #96]	@ (8007248 <HAL_TIMEx_PWMN_Start+0x130>)
 80071e6:	4293      	cmp	r3, r2
 80071e8:	d009      	beq.n	80071fe <HAL_TIMEx_PWMN_Start+0xe6>
 80071ea:	687b      	ldr	r3, [r7, #4]
 80071ec:	681b      	ldr	r3, [r3, #0]
 80071ee:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80071f2:	d004      	beq.n	80071fe <HAL_TIMEx_PWMN_Start+0xe6>
 80071f4:	687b      	ldr	r3, [r7, #4]
 80071f6:	681b      	ldr	r3, [r3, #0]
 80071f8:	4a14      	ldr	r2, [pc, #80]	@ (800724c <HAL_TIMEx_PWMN_Start+0x134>)
 80071fa:	4293      	cmp	r3, r2
 80071fc:	d115      	bne.n	800722a <HAL_TIMEx_PWMN_Start+0x112>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80071fe:	687b      	ldr	r3, [r7, #4]
 8007200:	681b      	ldr	r3, [r3, #0]
 8007202:	689a      	ldr	r2, [r3, #8]
 8007204:	4b12      	ldr	r3, [pc, #72]	@ (8007250 <HAL_TIMEx_PWMN_Start+0x138>)
 8007206:	4013      	ands	r3, r2
 8007208:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800720a:	68fb      	ldr	r3, [r7, #12]
 800720c:	2b06      	cmp	r3, #6
 800720e:	d015      	beq.n	800723c <HAL_TIMEx_PWMN_Start+0x124>
 8007210:	68fb      	ldr	r3, [r7, #12]
 8007212:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8007216:	d011      	beq.n	800723c <HAL_TIMEx_PWMN_Start+0x124>
    {
      __HAL_TIM_ENABLE(htim);
 8007218:	687b      	ldr	r3, [r7, #4]
 800721a:	681b      	ldr	r3, [r3, #0]
 800721c:	681a      	ldr	r2, [r3, #0]
 800721e:	687b      	ldr	r3, [r7, #4]
 8007220:	681b      	ldr	r3, [r3, #0]
 8007222:	f042 0201 	orr.w	r2, r2, #1
 8007226:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8007228:	e008      	b.n	800723c <HAL_TIMEx_PWMN_Start+0x124>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800722a:	687b      	ldr	r3, [r7, #4]
 800722c:	681b      	ldr	r3, [r3, #0]
 800722e:	681a      	ldr	r2, [r3, #0]
 8007230:	687b      	ldr	r3, [r7, #4]
 8007232:	681b      	ldr	r3, [r3, #0]
 8007234:	f042 0201 	orr.w	r2, r2, #1
 8007238:	601a      	str	r2, [r3, #0]
 800723a:	e000      	b.n	800723e <HAL_TIMEx_PWMN_Start+0x126>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800723c:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 800723e:	2300      	movs	r3, #0
}
 8007240:	4618      	mov	r0, r3
 8007242:	3710      	adds	r7, #16
 8007244:	46bd      	mov	sp, r7
 8007246:	bd80      	pop	{r7, pc}
 8007248:	40012c00 	.word	0x40012c00
 800724c:	40014000 	.word	0x40014000
 8007250:	00010007 	.word	0x00010007

08007254 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8007254:	b480      	push	{r7}
 8007256:	b085      	sub	sp, #20
 8007258:	af00      	add	r7, sp, #0
 800725a:	6078      	str	r0, [r7, #4]
 800725c:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800725e:	687b      	ldr	r3, [r7, #4]
 8007260:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8007264:	2b01      	cmp	r3, #1
 8007266:	d101      	bne.n	800726c <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8007268:	2302      	movs	r3, #2
 800726a:	e04f      	b.n	800730c <HAL_TIMEx_MasterConfigSynchronization+0xb8>
 800726c:	687b      	ldr	r3, [r7, #4]
 800726e:	2201      	movs	r2, #1
 8007270:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8007274:	687b      	ldr	r3, [r7, #4]
 8007276:	2202      	movs	r2, #2
 8007278:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800727c:	687b      	ldr	r3, [r7, #4]
 800727e:	681b      	ldr	r3, [r3, #0]
 8007280:	685b      	ldr	r3, [r3, #4]
 8007282:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8007284:	687b      	ldr	r3, [r7, #4]
 8007286:	681b      	ldr	r3, [r3, #0]
 8007288:	689b      	ldr	r3, [r3, #8]
 800728a:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 800728c:	687b      	ldr	r3, [r7, #4]
 800728e:	681b      	ldr	r3, [r3, #0]
 8007290:	4a21      	ldr	r2, [pc, #132]	@ (8007318 <HAL_TIMEx_MasterConfigSynchronization+0xc4>)
 8007292:	4293      	cmp	r3, r2
 8007294:	d108      	bne.n	80072a8 <HAL_TIMEx_MasterConfigSynchronization+0x54>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 8007296:	68fb      	ldr	r3, [r7, #12]
 8007298:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
 800729c:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 800729e:	683b      	ldr	r3, [r7, #0]
 80072a0:	685b      	ldr	r3, [r3, #4]
 80072a2:	68fa      	ldr	r2, [r7, #12]
 80072a4:	4313      	orrs	r3, r2
 80072a6:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 80072a8:	68fb      	ldr	r3, [r7, #12]
 80072aa:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80072ae:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80072b0:	683b      	ldr	r3, [r7, #0]
 80072b2:	681b      	ldr	r3, [r3, #0]
 80072b4:	68fa      	ldr	r2, [r7, #12]
 80072b6:	4313      	orrs	r3, r2
 80072b8:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80072ba:	687b      	ldr	r3, [r7, #4]
 80072bc:	681b      	ldr	r3, [r3, #0]
 80072be:	68fa      	ldr	r2, [r7, #12]
 80072c0:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80072c2:	687b      	ldr	r3, [r7, #4]
 80072c4:	681b      	ldr	r3, [r3, #0]
 80072c6:	4a14      	ldr	r2, [pc, #80]	@ (8007318 <HAL_TIMEx_MasterConfigSynchronization+0xc4>)
 80072c8:	4293      	cmp	r3, r2
 80072ca:	d009      	beq.n	80072e0 <HAL_TIMEx_MasterConfigSynchronization+0x8c>
 80072cc:	687b      	ldr	r3, [r7, #4]
 80072ce:	681b      	ldr	r3, [r3, #0]
 80072d0:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80072d4:	d004      	beq.n	80072e0 <HAL_TIMEx_MasterConfigSynchronization+0x8c>
 80072d6:	687b      	ldr	r3, [r7, #4]
 80072d8:	681b      	ldr	r3, [r3, #0]
 80072da:	4a10      	ldr	r2, [pc, #64]	@ (800731c <HAL_TIMEx_MasterConfigSynchronization+0xc8>)
 80072dc:	4293      	cmp	r3, r2
 80072de:	d10c      	bne.n	80072fa <HAL_TIMEx_MasterConfigSynchronization+0xa6>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 80072e0:	68bb      	ldr	r3, [r7, #8]
 80072e2:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80072e6:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80072e8:	683b      	ldr	r3, [r7, #0]
 80072ea:	689b      	ldr	r3, [r3, #8]
 80072ec:	68ba      	ldr	r2, [r7, #8]
 80072ee:	4313      	orrs	r3, r2
 80072f0:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 80072f2:	687b      	ldr	r3, [r7, #4]
 80072f4:	681b      	ldr	r3, [r3, #0]
 80072f6:	68ba      	ldr	r2, [r7, #8]
 80072f8:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80072fa:	687b      	ldr	r3, [r7, #4]
 80072fc:	2201      	movs	r2, #1
 80072fe:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8007302:	687b      	ldr	r3, [r7, #4]
 8007304:	2200      	movs	r2, #0
 8007306:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 800730a:	2300      	movs	r3, #0
}
 800730c:	4618      	mov	r0, r3
 800730e:	3714      	adds	r7, #20
 8007310:	46bd      	mov	sp, r7
 8007312:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007316:	4770      	bx	lr
 8007318:	40012c00 	.word	0x40012c00
 800731c:	40014000 	.word	0x40014000

08007320 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                const TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 8007320:	b480      	push	{r7}
 8007322:	b085      	sub	sp, #20
 8007324:	af00      	add	r7, sp, #0
 8007326:	6078      	str	r0, [r7, #4]
 8007328:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 800732a:	2300      	movs	r3, #0
 800732c:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->BreakFilter));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 800732e:	687b      	ldr	r3, [r7, #4]
 8007330:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8007334:	2b01      	cmp	r3, #1
 8007336:	d101      	bne.n	800733c <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 8007338:	2302      	movs	r3, #2
 800733a:	e060      	b.n	80073fe <HAL_TIMEx_ConfigBreakDeadTime+0xde>
 800733c:	687b      	ldr	r3, [r7, #4]
 800733e:	2201      	movs	r2, #1
 8007340:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 8007344:	68fb      	ldr	r3, [r7, #12]
 8007346:	f023 02ff 	bic.w	r2, r3, #255	@ 0xff
 800734a:	683b      	ldr	r3, [r7, #0]
 800734c:	68db      	ldr	r3, [r3, #12]
 800734e:	4313      	orrs	r3, r2
 8007350:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 8007352:	68fb      	ldr	r3, [r7, #12]
 8007354:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8007358:	683b      	ldr	r3, [r7, #0]
 800735a:	689b      	ldr	r3, [r3, #8]
 800735c:	4313      	orrs	r3, r2
 800735e:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 8007360:	68fb      	ldr	r3, [r7, #12]
 8007362:	f423 6280 	bic.w	r2, r3, #1024	@ 0x400
 8007366:	683b      	ldr	r3, [r7, #0]
 8007368:	685b      	ldr	r3, [r3, #4]
 800736a:	4313      	orrs	r3, r2
 800736c:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 800736e:	68fb      	ldr	r3, [r7, #12]
 8007370:	f423 6200 	bic.w	r2, r3, #2048	@ 0x800
 8007374:	683b      	ldr	r3, [r7, #0]
 8007376:	681b      	ldr	r3, [r3, #0]
 8007378:	4313      	orrs	r3, r2
 800737a:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 800737c:	68fb      	ldr	r3, [r7, #12]
 800737e:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8007382:	683b      	ldr	r3, [r7, #0]
 8007384:	691b      	ldr	r3, [r3, #16]
 8007386:	4313      	orrs	r3, r2
 8007388:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 800738a:	68fb      	ldr	r3, [r7, #12]
 800738c:	f423 5200 	bic.w	r2, r3, #8192	@ 0x2000
 8007390:	683b      	ldr	r3, [r7, #0]
 8007392:	695b      	ldr	r3, [r3, #20]
 8007394:	4313      	orrs	r3, r2
 8007396:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 8007398:	68fb      	ldr	r3, [r7, #12]
 800739a:	f423 4280 	bic.w	r2, r3, #16384	@ 0x4000
 800739e:	683b      	ldr	r3, [r7, #0]
 80073a0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80073a2:	4313      	orrs	r3, r2
 80073a4:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKF, (sBreakDeadTimeConfig->BreakFilter << TIM_BDTR_BKF_Pos));
 80073a6:	68fb      	ldr	r3, [r7, #12]
 80073a8:	f423 2270 	bic.w	r2, r3, #983040	@ 0xf0000
 80073ac:	683b      	ldr	r3, [r7, #0]
 80073ae:	699b      	ldr	r3, [r3, #24]
 80073b0:	041b      	lsls	r3, r3, #16
 80073b2:	4313      	orrs	r3, r2
 80073b4:	60fb      	str	r3, [r7, #12]

  if (IS_TIM_BKIN2_INSTANCE(htim->Instance))
 80073b6:	687b      	ldr	r3, [r7, #4]
 80073b8:	681b      	ldr	r3, [r3, #0]
 80073ba:	4a14      	ldr	r2, [pc, #80]	@ (800740c <HAL_TIMEx_ConfigBreakDeadTime+0xec>)
 80073bc:	4293      	cmp	r3, r2
 80073be:	d115      	bne.n	80073ec <HAL_TIMEx_ConfigBreakDeadTime+0xcc>
    assert_param(IS_TIM_BREAK2_STATE(sBreakDeadTimeConfig->Break2State));
    assert_param(IS_TIM_BREAK2_POLARITY(sBreakDeadTimeConfig->Break2Polarity));
    assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->Break2Filter));

    /* Set the BREAK2 input related BDTR bits */
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2F, (sBreakDeadTimeConfig->Break2Filter << TIM_BDTR_BK2F_Pos));
 80073c0:	68fb      	ldr	r3, [r7, #12]
 80073c2:	f423 0270 	bic.w	r2, r3, #15728640	@ 0xf00000
 80073c6:	683b      	ldr	r3, [r7, #0]
 80073c8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80073ca:	051b      	lsls	r3, r3, #20
 80073cc:	4313      	orrs	r3, r2
 80073ce:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2E, sBreakDeadTimeConfig->Break2State);
 80073d0:	68fb      	ldr	r3, [r7, #12]
 80073d2:	f023 7280 	bic.w	r2, r3, #16777216	@ 0x1000000
 80073d6:	683b      	ldr	r3, [r7, #0]
 80073d8:	69db      	ldr	r3, [r3, #28]
 80073da:	4313      	orrs	r3, r2
 80073dc:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2P, sBreakDeadTimeConfig->Break2Polarity);
 80073de:	68fb      	ldr	r3, [r7, #12]
 80073e0:	f023 7200 	bic.w	r2, r3, #33554432	@ 0x2000000
 80073e4:	683b      	ldr	r3, [r7, #0]
 80073e6:	6a1b      	ldr	r3, [r3, #32]
 80073e8:	4313      	orrs	r3, r2
 80073ea:	60fb      	str	r3, [r7, #12]
  }

  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 80073ec:	687b      	ldr	r3, [r7, #4]
 80073ee:	681b      	ldr	r3, [r3, #0]
 80073f0:	68fa      	ldr	r2, [r7, #12]
 80073f2:	645a      	str	r2, [r3, #68]	@ 0x44

  __HAL_UNLOCK(htim);
 80073f4:	687b      	ldr	r3, [r7, #4]
 80073f6:	2200      	movs	r2, #0
 80073f8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 80073fc:	2300      	movs	r3, #0
}
 80073fe:	4618      	mov	r0, r3
 8007400:	3714      	adds	r7, #20
 8007402:	46bd      	mov	sp, r7
 8007404:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007408:	4770      	bx	lr
 800740a:	bf00      	nop
 800740c:	40012c00 	.word	0x40012c00

08007410 <TIM_CCxNChannelCmd>:
  * @param  ChannelNState specifies the TIM Channel CCxNE bit new state.
  *          This parameter can be: TIM_CCxN_ENABLE or TIM_CCxN_Disable.
  * @retval None
  */
static void TIM_CCxNChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelNState)
{
 8007410:	b480      	push	{r7}
 8007412:	b087      	sub	sp, #28
 8007414:	af00      	add	r7, sp, #0
 8007416:	60f8      	str	r0, [r7, #12]
 8007418:	60b9      	str	r1, [r7, #8]
 800741a:	607a      	str	r2, [r7, #4]
  uint32_t tmp;

  tmp = TIM_CCER_CC1NE << (Channel & 0xFU); /* 0xFU = 15 bits max shift */
 800741c:	68bb      	ldr	r3, [r7, #8]
 800741e:	f003 030f 	and.w	r3, r3, #15
 8007422:	2204      	movs	r2, #4
 8007424:	fa02 f303 	lsl.w	r3, r2, r3
 8007428:	617b      	str	r3, [r7, #20]

  /* Reset the CCxNE Bit */
  TIMx->CCER &=  ~tmp;
 800742a:	68fb      	ldr	r3, [r7, #12]
 800742c:	6a1a      	ldr	r2, [r3, #32]
 800742e:	697b      	ldr	r3, [r7, #20]
 8007430:	43db      	mvns	r3, r3
 8007432:	401a      	ands	r2, r3
 8007434:	68fb      	ldr	r3, [r7, #12]
 8007436:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxNE Bit */
  TIMx->CCER |= (uint32_t)(ChannelNState << (Channel & 0xFU)); /* 0xFU = 15 bits max shift */
 8007438:	68fb      	ldr	r3, [r7, #12]
 800743a:	6a1a      	ldr	r2, [r3, #32]
 800743c:	68bb      	ldr	r3, [r7, #8]
 800743e:	f003 030f 	and.w	r3, r3, #15
 8007442:	6879      	ldr	r1, [r7, #4]
 8007444:	fa01 f303 	lsl.w	r3, r1, r3
 8007448:	431a      	orrs	r2, r3
 800744a:	68fb      	ldr	r3, [r7, #12]
 800744c:	621a      	str	r2, [r3, #32]
}
 800744e:	bf00      	nop
 8007450:	371c      	adds	r7, #28
 8007452:	46bd      	mov	sp, r7
 8007454:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007458:	4770      	bx	lr
	...

0800745c <std>:
 800745c:	2300      	movs	r3, #0
 800745e:	b510      	push	{r4, lr}
 8007460:	4604      	mov	r4, r0
 8007462:	e9c0 3300 	strd	r3, r3, [r0]
 8007466:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800746a:	6083      	str	r3, [r0, #8]
 800746c:	8181      	strh	r1, [r0, #12]
 800746e:	6643      	str	r3, [r0, #100]	@ 0x64
 8007470:	81c2      	strh	r2, [r0, #14]
 8007472:	6183      	str	r3, [r0, #24]
 8007474:	4619      	mov	r1, r3
 8007476:	2208      	movs	r2, #8
 8007478:	305c      	adds	r0, #92	@ 0x5c
 800747a:	f000 fa01 	bl	8007880 <memset>
 800747e:	4b0d      	ldr	r3, [pc, #52]	@ (80074b4 <std+0x58>)
 8007480:	6263      	str	r3, [r4, #36]	@ 0x24
 8007482:	4b0d      	ldr	r3, [pc, #52]	@ (80074b8 <std+0x5c>)
 8007484:	62a3      	str	r3, [r4, #40]	@ 0x28
 8007486:	4b0d      	ldr	r3, [pc, #52]	@ (80074bc <std+0x60>)
 8007488:	62e3      	str	r3, [r4, #44]	@ 0x2c
 800748a:	4b0d      	ldr	r3, [pc, #52]	@ (80074c0 <std+0x64>)
 800748c:	6323      	str	r3, [r4, #48]	@ 0x30
 800748e:	4b0d      	ldr	r3, [pc, #52]	@ (80074c4 <std+0x68>)
 8007490:	6224      	str	r4, [r4, #32]
 8007492:	429c      	cmp	r4, r3
 8007494:	d006      	beq.n	80074a4 <std+0x48>
 8007496:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 800749a:	4294      	cmp	r4, r2
 800749c:	d002      	beq.n	80074a4 <std+0x48>
 800749e:	33d0      	adds	r3, #208	@ 0xd0
 80074a0:	429c      	cmp	r4, r3
 80074a2:	d105      	bne.n	80074b0 <std+0x54>
 80074a4:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 80074a8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80074ac:	f000 ba80 	b.w	80079b0 <__retarget_lock_init_recursive>
 80074b0:	bd10      	pop	{r4, pc}
 80074b2:	bf00      	nop
 80074b4:	080076d1 	.word	0x080076d1
 80074b8:	080076f3 	.word	0x080076f3
 80074bc:	0800772b 	.word	0x0800772b
 80074c0:	0800774f 	.word	0x0800774f
 80074c4:	200005f8 	.word	0x200005f8

080074c8 <stdio_exit_handler>:
 80074c8:	4a02      	ldr	r2, [pc, #8]	@ (80074d4 <stdio_exit_handler+0xc>)
 80074ca:	4903      	ldr	r1, [pc, #12]	@ (80074d8 <stdio_exit_handler+0x10>)
 80074cc:	4803      	ldr	r0, [pc, #12]	@ (80074dc <stdio_exit_handler+0x14>)
 80074ce:	f000 b869 	b.w	80075a4 <_fwalk_sglue>
 80074d2:	bf00      	nop
 80074d4:	2000000c 	.word	0x2000000c
 80074d8:	0800826d 	.word	0x0800826d
 80074dc:	2000001c 	.word	0x2000001c

080074e0 <cleanup_stdio>:
 80074e0:	6841      	ldr	r1, [r0, #4]
 80074e2:	4b0c      	ldr	r3, [pc, #48]	@ (8007514 <cleanup_stdio+0x34>)
 80074e4:	4299      	cmp	r1, r3
 80074e6:	b510      	push	{r4, lr}
 80074e8:	4604      	mov	r4, r0
 80074ea:	d001      	beq.n	80074f0 <cleanup_stdio+0x10>
 80074ec:	f000 febe 	bl	800826c <_fflush_r>
 80074f0:	68a1      	ldr	r1, [r4, #8]
 80074f2:	4b09      	ldr	r3, [pc, #36]	@ (8007518 <cleanup_stdio+0x38>)
 80074f4:	4299      	cmp	r1, r3
 80074f6:	d002      	beq.n	80074fe <cleanup_stdio+0x1e>
 80074f8:	4620      	mov	r0, r4
 80074fa:	f000 feb7 	bl	800826c <_fflush_r>
 80074fe:	68e1      	ldr	r1, [r4, #12]
 8007500:	4b06      	ldr	r3, [pc, #24]	@ (800751c <cleanup_stdio+0x3c>)
 8007502:	4299      	cmp	r1, r3
 8007504:	d004      	beq.n	8007510 <cleanup_stdio+0x30>
 8007506:	4620      	mov	r0, r4
 8007508:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800750c:	f000 beae 	b.w	800826c <_fflush_r>
 8007510:	bd10      	pop	{r4, pc}
 8007512:	bf00      	nop
 8007514:	200005f8 	.word	0x200005f8
 8007518:	20000660 	.word	0x20000660
 800751c:	200006c8 	.word	0x200006c8

08007520 <global_stdio_init.part.0>:
 8007520:	b510      	push	{r4, lr}
 8007522:	4b0b      	ldr	r3, [pc, #44]	@ (8007550 <global_stdio_init.part.0+0x30>)
 8007524:	4c0b      	ldr	r4, [pc, #44]	@ (8007554 <global_stdio_init.part.0+0x34>)
 8007526:	4a0c      	ldr	r2, [pc, #48]	@ (8007558 <global_stdio_init.part.0+0x38>)
 8007528:	601a      	str	r2, [r3, #0]
 800752a:	4620      	mov	r0, r4
 800752c:	2200      	movs	r2, #0
 800752e:	2104      	movs	r1, #4
 8007530:	f7ff ff94 	bl	800745c <std>
 8007534:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8007538:	2201      	movs	r2, #1
 800753a:	2109      	movs	r1, #9
 800753c:	f7ff ff8e 	bl	800745c <std>
 8007540:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8007544:	2202      	movs	r2, #2
 8007546:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800754a:	2112      	movs	r1, #18
 800754c:	f7ff bf86 	b.w	800745c <std>
 8007550:	20000730 	.word	0x20000730
 8007554:	200005f8 	.word	0x200005f8
 8007558:	080074c9 	.word	0x080074c9

0800755c <__sfp_lock_acquire>:
 800755c:	4801      	ldr	r0, [pc, #4]	@ (8007564 <__sfp_lock_acquire+0x8>)
 800755e:	f000 ba28 	b.w	80079b2 <__retarget_lock_acquire_recursive>
 8007562:	bf00      	nop
 8007564:	20000739 	.word	0x20000739

08007568 <__sfp_lock_release>:
 8007568:	4801      	ldr	r0, [pc, #4]	@ (8007570 <__sfp_lock_release+0x8>)
 800756a:	f000 ba23 	b.w	80079b4 <__retarget_lock_release_recursive>
 800756e:	bf00      	nop
 8007570:	20000739 	.word	0x20000739

08007574 <__sinit>:
 8007574:	b510      	push	{r4, lr}
 8007576:	4604      	mov	r4, r0
 8007578:	f7ff fff0 	bl	800755c <__sfp_lock_acquire>
 800757c:	6a23      	ldr	r3, [r4, #32]
 800757e:	b11b      	cbz	r3, 8007588 <__sinit+0x14>
 8007580:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8007584:	f7ff bff0 	b.w	8007568 <__sfp_lock_release>
 8007588:	4b04      	ldr	r3, [pc, #16]	@ (800759c <__sinit+0x28>)
 800758a:	6223      	str	r3, [r4, #32]
 800758c:	4b04      	ldr	r3, [pc, #16]	@ (80075a0 <__sinit+0x2c>)
 800758e:	681b      	ldr	r3, [r3, #0]
 8007590:	2b00      	cmp	r3, #0
 8007592:	d1f5      	bne.n	8007580 <__sinit+0xc>
 8007594:	f7ff ffc4 	bl	8007520 <global_stdio_init.part.0>
 8007598:	e7f2      	b.n	8007580 <__sinit+0xc>
 800759a:	bf00      	nop
 800759c:	080074e1 	.word	0x080074e1
 80075a0:	20000730 	.word	0x20000730

080075a4 <_fwalk_sglue>:
 80075a4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80075a8:	4607      	mov	r7, r0
 80075aa:	4688      	mov	r8, r1
 80075ac:	4614      	mov	r4, r2
 80075ae:	2600      	movs	r6, #0
 80075b0:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 80075b4:	f1b9 0901 	subs.w	r9, r9, #1
 80075b8:	d505      	bpl.n	80075c6 <_fwalk_sglue+0x22>
 80075ba:	6824      	ldr	r4, [r4, #0]
 80075bc:	2c00      	cmp	r4, #0
 80075be:	d1f7      	bne.n	80075b0 <_fwalk_sglue+0xc>
 80075c0:	4630      	mov	r0, r6
 80075c2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80075c6:	89ab      	ldrh	r3, [r5, #12]
 80075c8:	2b01      	cmp	r3, #1
 80075ca:	d907      	bls.n	80075dc <_fwalk_sglue+0x38>
 80075cc:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 80075d0:	3301      	adds	r3, #1
 80075d2:	d003      	beq.n	80075dc <_fwalk_sglue+0x38>
 80075d4:	4629      	mov	r1, r5
 80075d6:	4638      	mov	r0, r7
 80075d8:	47c0      	blx	r8
 80075da:	4306      	orrs	r6, r0
 80075dc:	3568      	adds	r5, #104	@ 0x68
 80075de:	e7e9      	b.n	80075b4 <_fwalk_sglue+0x10>

080075e0 <iprintf>:
 80075e0:	b40f      	push	{r0, r1, r2, r3}
 80075e2:	b507      	push	{r0, r1, r2, lr}
 80075e4:	4906      	ldr	r1, [pc, #24]	@ (8007600 <iprintf+0x20>)
 80075e6:	ab04      	add	r3, sp, #16
 80075e8:	6808      	ldr	r0, [r1, #0]
 80075ea:	f853 2b04 	ldr.w	r2, [r3], #4
 80075ee:	6881      	ldr	r1, [r0, #8]
 80075f0:	9301      	str	r3, [sp, #4]
 80075f2:	f000 fb11 	bl	8007c18 <_vfiprintf_r>
 80075f6:	b003      	add	sp, #12
 80075f8:	f85d eb04 	ldr.w	lr, [sp], #4
 80075fc:	b004      	add	sp, #16
 80075fe:	4770      	bx	lr
 8007600:	20000018 	.word	0x20000018

08007604 <putchar>:
 8007604:	4b02      	ldr	r3, [pc, #8]	@ (8007610 <putchar+0xc>)
 8007606:	4601      	mov	r1, r0
 8007608:	6818      	ldr	r0, [r3, #0]
 800760a:	6882      	ldr	r2, [r0, #8]
 800760c:	f000 beb8 	b.w	8008380 <_putc_r>
 8007610:	20000018 	.word	0x20000018

08007614 <_puts_r>:
 8007614:	6a03      	ldr	r3, [r0, #32]
 8007616:	b570      	push	{r4, r5, r6, lr}
 8007618:	6884      	ldr	r4, [r0, #8]
 800761a:	4605      	mov	r5, r0
 800761c:	460e      	mov	r6, r1
 800761e:	b90b      	cbnz	r3, 8007624 <_puts_r+0x10>
 8007620:	f7ff ffa8 	bl	8007574 <__sinit>
 8007624:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8007626:	07db      	lsls	r3, r3, #31
 8007628:	d405      	bmi.n	8007636 <_puts_r+0x22>
 800762a:	89a3      	ldrh	r3, [r4, #12]
 800762c:	0598      	lsls	r0, r3, #22
 800762e:	d402      	bmi.n	8007636 <_puts_r+0x22>
 8007630:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8007632:	f000 f9be 	bl	80079b2 <__retarget_lock_acquire_recursive>
 8007636:	89a3      	ldrh	r3, [r4, #12]
 8007638:	0719      	lsls	r1, r3, #28
 800763a:	d502      	bpl.n	8007642 <_puts_r+0x2e>
 800763c:	6923      	ldr	r3, [r4, #16]
 800763e:	2b00      	cmp	r3, #0
 8007640:	d135      	bne.n	80076ae <_puts_r+0x9a>
 8007642:	4621      	mov	r1, r4
 8007644:	4628      	mov	r0, r5
 8007646:	f000 f8c5 	bl	80077d4 <__swsetup_r>
 800764a:	b380      	cbz	r0, 80076ae <_puts_r+0x9a>
 800764c:	f04f 35ff 	mov.w	r5, #4294967295
 8007650:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8007652:	07da      	lsls	r2, r3, #31
 8007654:	d405      	bmi.n	8007662 <_puts_r+0x4e>
 8007656:	89a3      	ldrh	r3, [r4, #12]
 8007658:	059b      	lsls	r3, r3, #22
 800765a:	d402      	bmi.n	8007662 <_puts_r+0x4e>
 800765c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800765e:	f000 f9a9 	bl	80079b4 <__retarget_lock_release_recursive>
 8007662:	4628      	mov	r0, r5
 8007664:	bd70      	pop	{r4, r5, r6, pc}
 8007666:	2b00      	cmp	r3, #0
 8007668:	da04      	bge.n	8007674 <_puts_r+0x60>
 800766a:	69a2      	ldr	r2, [r4, #24]
 800766c:	429a      	cmp	r2, r3
 800766e:	dc17      	bgt.n	80076a0 <_puts_r+0x8c>
 8007670:	290a      	cmp	r1, #10
 8007672:	d015      	beq.n	80076a0 <_puts_r+0x8c>
 8007674:	6823      	ldr	r3, [r4, #0]
 8007676:	1c5a      	adds	r2, r3, #1
 8007678:	6022      	str	r2, [r4, #0]
 800767a:	7019      	strb	r1, [r3, #0]
 800767c:	68a3      	ldr	r3, [r4, #8]
 800767e:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 8007682:	3b01      	subs	r3, #1
 8007684:	60a3      	str	r3, [r4, #8]
 8007686:	2900      	cmp	r1, #0
 8007688:	d1ed      	bne.n	8007666 <_puts_r+0x52>
 800768a:	2b00      	cmp	r3, #0
 800768c:	da11      	bge.n	80076b2 <_puts_r+0x9e>
 800768e:	4622      	mov	r2, r4
 8007690:	210a      	movs	r1, #10
 8007692:	4628      	mov	r0, r5
 8007694:	f000 f85f 	bl	8007756 <__swbuf_r>
 8007698:	3001      	adds	r0, #1
 800769a:	d0d7      	beq.n	800764c <_puts_r+0x38>
 800769c:	250a      	movs	r5, #10
 800769e:	e7d7      	b.n	8007650 <_puts_r+0x3c>
 80076a0:	4622      	mov	r2, r4
 80076a2:	4628      	mov	r0, r5
 80076a4:	f000 f857 	bl	8007756 <__swbuf_r>
 80076a8:	3001      	adds	r0, #1
 80076aa:	d1e7      	bne.n	800767c <_puts_r+0x68>
 80076ac:	e7ce      	b.n	800764c <_puts_r+0x38>
 80076ae:	3e01      	subs	r6, #1
 80076b0:	e7e4      	b.n	800767c <_puts_r+0x68>
 80076b2:	6823      	ldr	r3, [r4, #0]
 80076b4:	1c5a      	adds	r2, r3, #1
 80076b6:	6022      	str	r2, [r4, #0]
 80076b8:	220a      	movs	r2, #10
 80076ba:	701a      	strb	r2, [r3, #0]
 80076bc:	e7ee      	b.n	800769c <_puts_r+0x88>
	...

080076c0 <puts>:
 80076c0:	4b02      	ldr	r3, [pc, #8]	@ (80076cc <puts+0xc>)
 80076c2:	4601      	mov	r1, r0
 80076c4:	6818      	ldr	r0, [r3, #0]
 80076c6:	f7ff bfa5 	b.w	8007614 <_puts_r>
 80076ca:	bf00      	nop
 80076cc:	20000018 	.word	0x20000018

080076d0 <__sread>:
 80076d0:	b510      	push	{r4, lr}
 80076d2:	460c      	mov	r4, r1
 80076d4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80076d8:	f000 f91c 	bl	8007914 <_read_r>
 80076dc:	2800      	cmp	r0, #0
 80076de:	bfab      	itete	ge
 80076e0:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 80076e2:	89a3      	ldrhlt	r3, [r4, #12]
 80076e4:	181b      	addge	r3, r3, r0
 80076e6:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 80076ea:	bfac      	ite	ge
 80076ec:	6563      	strge	r3, [r4, #84]	@ 0x54
 80076ee:	81a3      	strhlt	r3, [r4, #12]
 80076f0:	bd10      	pop	{r4, pc}

080076f2 <__swrite>:
 80076f2:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80076f6:	461f      	mov	r7, r3
 80076f8:	898b      	ldrh	r3, [r1, #12]
 80076fa:	05db      	lsls	r3, r3, #23
 80076fc:	4605      	mov	r5, r0
 80076fe:	460c      	mov	r4, r1
 8007700:	4616      	mov	r6, r2
 8007702:	d505      	bpl.n	8007710 <__swrite+0x1e>
 8007704:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007708:	2302      	movs	r3, #2
 800770a:	2200      	movs	r2, #0
 800770c:	f000 f8f0 	bl	80078f0 <_lseek_r>
 8007710:	89a3      	ldrh	r3, [r4, #12]
 8007712:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8007716:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800771a:	81a3      	strh	r3, [r4, #12]
 800771c:	4632      	mov	r2, r6
 800771e:	463b      	mov	r3, r7
 8007720:	4628      	mov	r0, r5
 8007722:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8007726:	f000 b907 	b.w	8007938 <_write_r>

0800772a <__sseek>:
 800772a:	b510      	push	{r4, lr}
 800772c:	460c      	mov	r4, r1
 800772e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007732:	f000 f8dd 	bl	80078f0 <_lseek_r>
 8007736:	1c43      	adds	r3, r0, #1
 8007738:	89a3      	ldrh	r3, [r4, #12]
 800773a:	bf15      	itete	ne
 800773c:	6560      	strne	r0, [r4, #84]	@ 0x54
 800773e:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 8007742:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 8007746:	81a3      	strheq	r3, [r4, #12]
 8007748:	bf18      	it	ne
 800774a:	81a3      	strhne	r3, [r4, #12]
 800774c:	bd10      	pop	{r4, pc}

0800774e <__sclose>:
 800774e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007752:	f000 b8bd 	b.w	80078d0 <_close_r>

08007756 <__swbuf_r>:
 8007756:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007758:	460e      	mov	r6, r1
 800775a:	4614      	mov	r4, r2
 800775c:	4605      	mov	r5, r0
 800775e:	b118      	cbz	r0, 8007768 <__swbuf_r+0x12>
 8007760:	6a03      	ldr	r3, [r0, #32]
 8007762:	b90b      	cbnz	r3, 8007768 <__swbuf_r+0x12>
 8007764:	f7ff ff06 	bl	8007574 <__sinit>
 8007768:	69a3      	ldr	r3, [r4, #24]
 800776a:	60a3      	str	r3, [r4, #8]
 800776c:	89a3      	ldrh	r3, [r4, #12]
 800776e:	071a      	lsls	r2, r3, #28
 8007770:	d501      	bpl.n	8007776 <__swbuf_r+0x20>
 8007772:	6923      	ldr	r3, [r4, #16]
 8007774:	b943      	cbnz	r3, 8007788 <__swbuf_r+0x32>
 8007776:	4621      	mov	r1, r4
 8007778:	4628      	mov	r0, r5
 800777a:	f000 f82b 	bl	80077d4 <__swsetup_r>
 800777e:	b118      	cbz	r0, 8007788 <__swbuf_r+0x32>
 8007780:	f04f 37ff 	mov.w	r7, #4294967295
 8007784:	4638      	mov	r0, r7
 8007786:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8007788:	6823      	ldr	r3, [r4, #0]
 800778a:	6922      	ldr	r2, [r4, #16]
 800778c:	1a98      	subs	r0, r3, r2
 800778e:	6963      	ldr	r3, [r4, #20]
 8007790:	b2f6      	uxtb	r6, r6
 8007792:	4283      	cmp	r3, r0
 8007794:	4637      	mov	r7, r6
 8007796:	dc05      	bgt.n	80077a4 <__swbuf_r+0x4e>
 8007798:	4621      	mov	r1, r4
 800779a:	4628      	mov	r0, r5
 800779c:	f000 fd66 	bl	800826c <_fflush_r>
 80077a0:	2800      	cmp	r0, #0
 80077a2:	d1ed      	bne.n	8007780 <__swbuf_r+0x2a>
 80077a4:	68a3      	ldr	r3, [r4, #8]
 80077a6:	3b01      	subs	r3, #1
 80077a8:	60a3      	str	r3, [r4, #8]
 80077aa:	6823      	ldr	r3, [r4, #0]
 80077ac:	1c5a      	adds	r2, r3, #1
 80077ae:	6022      	str	r2, [r4, #0]
 80077b0:	701e      	strb	r6, [r3, #0]
 80077b2:	6962      	ldr	r2, [r4, #20]
 80077b4:	1c43      	adds	r3, r0, #1
 80077b6:	429a      	cmp	r2, r3
 80077b8:	d004      	beq.n	80077c4 <__swbuf_r+0x6e>
 80077ba:	89a3      	ldrh	r3, [r4, #12]
 80077bc:	07db      	lsls	r3, r3, #31
 80077be:	d5e1      	bpl.n	8007784 <__swbuf_r+0x2e>
 80077c0:	2e0a      	cmp	r6, #10
 80077c2:	d1df      	bne.n	8007784 <__swbuf_r+0x2e>
 80077c4:	4621      	mov	r1, r4
 80077c6:	4628      	mov	r0, r5
 80077c8:	f000 fd50 	bl	800826c <_fflush_r>
 80077cc:	2800      	cmp	r0, #0
 80077ce:	d0d9      	beq.n	8007784 <__swbuf_r+0x2e>
 80077d0:	e7d6      	b.n	8007780 <__swbuf_r+0x2a>
	...

080077d4 <__swsetup_r>:
 80077d4:	b538      	push	{r3, r4, r5, lr}
 80077d6:	4b29      	ldr	r3, [pc, #164]	@ (800787c <__swsetup_r+0xa8>)
 80077d8:	4605      	mov	r5, r0
 80077da:	6818      	ldr	r0, [r3, #0]
 80077dc:	460c      	mov	r4, r1
 80077de:	b118      	cbz	r0, 80077e8 <__swsetup_r+0x14>
 80077e0:	6a03      	ldr	r3, [r0, #32]
 80077e2:	b90b      	cbnz	r3, 80077e8 <__swsetup_r+0x14>
 80077e4:	f7ff fec6 	bl	8007574 <__sinit>
 80077e8:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80077ec:	0719      	lsls	r1, r3, #28
 80077ee:	d422      	bmi.n	8007836 <__swsetup_r+0x62>
 80077f0:	06da      	lsls	r2, r3, #27
 80077f2:	d407      	bmi.n	8007804 <__swsetup_r+0x30>
 80077f4:	2209      	movs	r2, #9
 80077f6:	602a      	str	r2, [r5, #0]
 80077f8:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80077fc:	81a3      	strh	r3, [r4, #12]
 80077fe:	f04f 30ff 	mov.w	r0, #4294967295
 8007802:	e033      	b.n	800786c <__swsetup_r+0x98>
 8007804:	0758      	lsls	r0, r3, #29
 8007806:	d512      	bpl.n	800782e <__swsetup_r+0x5a>
 8007808:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800780a:	b141      	cbz	r1, 800781e <__swsetup_r+0x4a>
 800780c:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8007810:	4299      	cmp	r1, r3
 8007812:	d002      	beq.n	800781a <__swsetup_r+0x46>
 8007814:	4628      	mov	r0, r5
 8007816:	f000 f8dd 	bl	80079d4 <_free_r>
 800781a:	2300      	movs	r3, #0
 800781c:	6363      	str	r3, [r4, #52]	@ 0x34
 800781e:	89a3      	ldrh	r3, [r4, #12]
 8007820:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 8007824:	81a3      	strh	r3, [r4, #12]
 8007826:	2300      	movs	r3, #0
 8007828:	6063      	str	r3, [r4, #4]
 800782a:	6923      	ldr	r3, [r4, #16]
 800782c:	6023      	str	r3, [r4, #0]
 800782e:	89a3      	ldrh	r3, [r4, #12]
 8007830:	f043 0308 	orr.w	r3, r3, #8
 8007834:	81a3      	strh	r3, [r4, #12]
 8007836:	6923      	ldr	r3, [r4, #16]
 8007838:	b94b      	cbnz	r3, 800784e <__swsetup_r+0x7a>
 800783a:	89a3      	ldrh	r3, [r4, #12]
 800783c:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 8007840:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8007844:	d003      	beq.n	800784e <__swsetup_r+0x7a>
 8007846:	4621      	mov	r1, r4
 8007848:	4628      	mov	r0, r5
 800784a:	f000 fd5d 	bl	8008308 <__smakebuf_r>
 800784e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8007852:	f013 0201 	ands.w	r2, r3, #1
 8007856:	d00a      	beq.n	800786e <__swsetup_r+0x9a>
 8007858:	2200      	movs	r2, #0
 800785a:	60a2      	str	r2, [r4, #8]
 800785c:	6962      	ldr	r2, [r4, #20]
 800785e:	4252      	negs	r2, r2
 8007860:	61a2      	str	r2, [r4, #24]
 8007862:	6922      	ldr	r2, [r4, #16]
 8007864:	b942      	cbnz	r2, 8007878 <__swsetup_r+0xa4>
 8007866:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 800786a:	d1c5      	bne.n	80077f8 <__swsetup_r+0x24>
 800786c:	bd38      	pop	{r3, r4, r5, pc}
 800786e:	0799      	lsls	r1, r3, #30
 8007870:	bf58      	it	pl
 8007872:	6962      	ldrpl	r2, [r4, #20]
 8007874:	60a2      	str	r2, [r4, #8]
 8007876:	e7f4      	b.n	8007862 <__swsetup_r+0x8e>
 8007878:	2000      	movs	r0, #0
 800787a:	e7f7      	b.n	800786c <__swsetup_r+0x98>
 800787c:	20000018 	.word	0x20000018

08007880 <memset>:
 8007880:	4402      	add	r2, r0
 8007882:	4603      	mov	r3, r0
 8007884:	4293      	cmp	r3, r2
 8007886:	d100      	bne.n	800788a <memset+0xa>
 8007888:	4770      	bx	lr
 800788a:	f803 1b01 	strb.w	r1, [r3], #1
 800788e:	e7f9      	b.n	8007884 <memset+0x4>

08007890 <strncpy>:
 8007890:	b510      	push	{r4, lr}
 8007892:	3901      	subs	r1, #1
 8007894:	4603      	mov	r3, r0
 8007896:	b132      	cbz	r2, 80078a6 <strncpy+0x16>
 8007898:	f811 4f01 	ldrb.w	r4, [r1, #1]!
 800789c:	f803 4b01 	strb.w	r4, [r3], #1
 80078a0:	3a01      	subs	r2, #1
 80078a2:	2c00      	cmp	r4, #0
 80078a4:	d1f7      	bne.n	8007896 <strncpy+0x6>
 80078a6:	441a      	add	r2, r3
 80078a8:	2100      	movs	r1, #0
 80078aa:	4293      	cmp	r3, r2
 80078ac:	d100      	bne.n	80078b0 <strncpy+0x20>
 80078ae:	bd10      	pop	{r4, pc}
 80078b0:	f803 1b01 	strb.w	r1, [r3], #1
 80078b4:	e7f9      	b.n	80078aa <strncpy+0x1a>

080078b6 <strnlen>:
 80078b6:	b510      	push	{r4, lr}
 80078b8:	4602      	mov	r2, r0
 80078ba:	4401      	add	r1, r0
 80078bc:	428a      	cmp	r2, r1
 80078be:	4613      	mov	r3, r2
 80078c0:	d003      	beq.n	80078ca <strnlen+0x14>
 80078c2:	781c      	ldrb	r4, [r3, #0]
 80078c4:	3201      	adds	r2, #1
 80078c6:	2c00      	cmp	r4, #0
 80078c8:	d1f8      	bne.n	80078bc <strnlen+0x6>
 80078ca:	1a18      	subs	r0, r3, r0
 80078cc:	bd10      	pop	{r4, pc}
	...

080078d0 <_close_r>:
 80078d0:	b538      	push	{r3, r4, r5, lr}
 80078d2:	4d06      	ldr	r5, [pc, #24]	@ (80078ec <_close_r+0x1c>)
 80078d4:	2300      	movs	r3, #0
 80078d6:	4604      	mov	r4, r0
 80078d8:	4608      	mov	r0, r1
 80078da:	602b      	str	r3, [r5, #0]
 80078dc:	f7fb fe77 	bl	80035ce <_close>
 80078e0:	1c43      	adds	r3, r0, #1
 80078e2:	d102      	bne.n	80078ea <_close_r+0x1a>
 80078e4:	682b      	ldr	r3, [r5, #0]
 80078e6:	b103      	cbz	r3, 80078ea <_close_r+0x1a>
 80078e8:	6023      	str	r3, [r4, #0]
 80078ea:	bd38      	pop	{r3, r4, r5, pc}
 80078ec:	20000734 	.word	0x20000734

080078f0 <_lseek_r>:
 80078f0:	b538      	push	{r3, r4, r5, lr}
 80078f2:	4d07      	ldr	r5, [pc, #28]	@ (8007910 <_lseek_r+0x20>)
 80078f4:	4604      	mov	r4, r0
 80078f6:	4608      	mov	r0, r1
 80078f8:	4611      	mov	r1, r2
 80078fa:	2200      	movs	r2, #0
 80078fc:	602a      	str	r2, [r5, #0]
 80078fe:	461a      	mov	r2, r3
 8007900:	f7fb fe8c 	bl	800361c <_lseek>
 8007904:	1c43      	adds	r3, r0, #1
 8007906:	d102      	bne.n	800790e <_lseek_r+0x1e>
 8007908:	682b      	ldr	r3, [r5, #0]
 800790a:	b103      	cbz	r3, 800790e <_lseek_r+0x1e>
 800790c:	6023      	str	r3, [r4, #0]
 800790e:	bd38      	pop	{r3, r4, r5, pc}
 8007910:	20000734 	.word	0x20000734

08007914 <_read_r>:
 8007914:	b538      	push	{r3, r4, r5, lr}
 8007916:	4d07      	ldr	r5, [pc, #28]	@ (8007934 <_read_r+0x20>)
 8007918:	4604      	mov	r4, r0
 800791a:	4608      	mov	r0, r1
 800791c:	4611      	mov	r1, r2
 800791e:	2200      	movs	r2, #0
 8007920:	602a      	str	r2, [r5, #0]
 8007922:	461a      	mov	r2, r3
 8007924:	f7fb fe1a 	bl	800355c <_read>
 8007928:	1c43      	adds	r3, r0, #1
 800792a:	d102      	bne.n	8007932 <_read_r+0x1e>
 800792c:	682b      	ldr	r3, [r5, #0]
 800792e:	b103      	cbz	r3, 8007932 <_read_r+0x1e>
 8007930:	6023      	str	r3, [r4, #0]
 8007932:	bd38      	pop	{r3, r4, r5, pc}
 8007934:	20000734 	.word	0x20000734

08007938 <_write_r>:
 8007938:	b538      	push	{r3, r4, r5, lr}
 800793a:	4d07      	ldr	r5, [pc, #28]	@ (8007958 <_write_r+0x20>)
 800793c:	4604      	mov	r4, r0
 800793e:	4608      	mov	r0, r1
 8007940:	4611      	mov	r1, r2
 8007942:	2200      	movs	r2, #0
 8007944:	602a      	str	r2, [r5, #0]
 8007946:	461a      	mov	r2, r3
 8007948:	f7fb fe25 	bl	8003596 <_write>
 800794c:	1c43      	adds	r3, r0, #1
 800794e:	d102      	bne.n	8007956 <_write_r+0x1e>
 8007950:	682b      	ldr	r3, [r5, #0]
 8007952:	b103      	cbz	r3, 8007956 <_write_r+0x1e>
 8007954:	6023      	str	r3, [r4, #0]
 8007956:	bd38      	pop	{r3, r4, r5, pc}
 8007958:	20000734 	.word	0x20000734

0800795c <__errno>:
 800795c:	4b01      	ldr	r3, [pc, #4]	@ (8007964 <__errno+0x8>)
 800795e:	6818      	ldr	r0, [r3, #0]
 8007960:	4770      	bx	lr
 8007962:	bf00      	nop
 8007964:	20000018 	.word	0x20000018

08007968 <__libc_init_array>:
 8007968:	b570      	push	{r4, r5, r6, lr}
 800796a:	4d0d      	ldr	r5, [pc, #52]	@ (80079a0 <__libc_init_array+0x38>)
 800796c:	4c0d      	ldr	r4, [pc, #52]	@ (80079a4 <__libc_init_array+0x3c>)
 800796e:	1b64      	subs	r4, r4, r5
 8007970:	10a4      	asrs	r4, r4, #2
 8007972:	2600      	movs	r6, #0
 8007974:	42a6      	cmp	r6, r4
 8007976:	d109      	bne.n	800798c <__libc_init_array+0x24>
 8007978:	4d0b      	ldr	r5, [pc, #44]	@ (80079a8 <__libc_init_array+0x40>)
 800797a:	4c0c      	ldr	r4, [pc, #48]	@ (80079ac <__libc_init_array+0x44>)
 800797c:	f000 fd66 	bl	800844c <_init>
 8007980:	1b64      	subs	r4, r4, r5
 8007982:	10a4      	asrs	r4, r4, #2
 8007984:	2600      	movs	r6, #0
 8007986:	42a6      	cmp	r6, r4
 8007988:	d105      	bne.n	8007996 <__libc_init_array+0x2e>
 800798a:	bd70      	pop	{r4, r5, r6, pc}
 800798c:	f855 3b04 	ldr.w	r3, [r5], #4
 8007990:	4798      	blx	r3
 8007992:	3601      	adds	r6, #1
 8007994:	e7ee      	b.n	8007974 <__libc_init_array+0xc>
 8007996:	f855 3b04 	ldr.w	r3, [r5], #4
 800799a:	4798      	blx	r3
 800799c:	3601      	adds	r6, #1
 800799e:	e7f2      	b.n	8007986 <__libc_init_array+0x1e>
 80079a0:	0800867c 	.word	0x0800867c
 80079a4:	0800867c 	.word	0x0800867c
 80079a8:	0800867c 	.word	0x0800867c
 80079ac:	08008680 	.word	0x08008680

080079b0 <__retarget_lock_init_recursive>:
 80079b0:	4770      	bx	lr

080079b2 <__retarget_lock_acquire_recursive>:
 80079b2:	4770      	bx	lr

080079b4 <__retarget_lock_release_recursive>:
 80079b4:	4770      	bx	lr

080079b6 <memcpy>:
 80079b6:	440a      	add	r2, r1
 80079b8:	4291      	cmp	r1, r2
 80079ba:	f100 33ff 	add.w	r3, r0, #4294967295
 80079be:	d100      	bne.n	80079c2 <memcpy+0xc>
 80079c0:	4770      	bx	lr
 80079c2:	b510      	push	{r4, lr}
 80079c4:	f811 4b01 	ldrb.w	r4, [r1], #1
 80079c8:	f803 4f01 	strb.w	r4, [r3, #1]!
 80079cc:	4291      	cmp	r1, r2
 80079ce:	d1f9      	bne.n	80079c4 <memcpy+0xe>
 80079d0:	bd10      	pop	{r4, pc}
	...

080079d4 <_free_r>:
 80079d4:	b538      	push	{r3, r4, r5, lr}
 80079d6:	4605      	mov	r5, r0
 80079d8:	2900      	cmp	r1, #0
 80079da:	d041      	beq.n	8007a60 <_free_r+0x8c>
 80079dc:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80079e0:	1f0c      	subs	r4, r1, #4
 80079e2:	2b00      	cmp	r3, #0
 80079e4:	bfb8      	it	lt
 80079e6:	18e4      	addlt	r4, r4, r3
 80079e8:	f000 f8e0 	bl	8007bac <__malloc_lock>
 80079ec:	4a1d      	ldr	r2, [pc, #116]	@ (8007a64 <_free_r+0x90>)
 80079ee:	6813      	ldr	r3, [r2, #0]
 80079f0:	b933      	cbnz	r3, 8007a00 <_free_r+0x2c>
 80079f2:	6063      	str	r3, [r4, #4]
 80079f4:	6014      	str	r4, [r2, #0]
 80079f6:	4628      	mov	r0, r5
 80079f8:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80079fc:	f000 b8dc 	b.w	8007bb8 <__malloc_unlock>
 8007a00:	42a3      	cmp	r3, r4
 8007a02:	d908      	bls.n	8007a16 <_free_r+0x42>
 8007a04:	6820      	ldr	r0, [r4, #0]
 8007a06:	1821      	adds	r1, r4, r0
 8007a08:	428b      	cmp	r3, r1
 8007a0a:	bf01      	itttt	eq
 8007a0c:	6819      	ldreq	r1, [r3, #0]
 8007a0e:	685b      	ldreq	r3, [r3, #4]
 8007a10:	1809      	addeq	r1, r1, r0
 8007a12:	6021      	streq	r1, [r4, #0]
 8007a14:	e7ed      	b.n	80079f2 <_free_r+0x1e>
 8007a16:	461a      	mov	r2, r3
 8007a18:	685b      	ldr	r3, [r3, #4]
 8007a1a:	b10b      	cbz	r3, 8007a20 <_free_r+0x4c>
 8007a1c:	42a3      	cmp	r3, r4
 8007a1e:	d9fa      	bls.n	8007a16 <_free_r+0x42>
 8007a20:	6811      	ldr	r1, [r2, #0]
 8007a22:	1850      	adds	r0, r2, r1
 8007a24:	42a0      	cmp	r0, r4
 8007a26:	d10b      	bne.n	8007a40 <_free_r+0x6c>
 8007a28:	6820      	ldr	r0, [r4, #0]
 8007a2a:	4401      	add	r1, r0
 8007a2c:	1850      	adds	r0, r2, r1
 8007a2e:	4283      	cmp	r3, r0
 8007a30:	6011      	str	r1, [r2, #0]
 8007a32:	d1e0      	bne.n	80079f6 <_free_r+0x22>
 8007a34:	6818      	ldr	r0, [r3, #0]
 8007a36:	685b      	ldr	r3, [r3, #4]
 8007a38:	6053      	str	r3, [r2, #4]
 8007a3a:	4408      	add	r0, r1
 8007a3c:	6010      	str	r0, [r2, #0]
 8007a3e:	e7da      	b.n	80079f6 <_free_r+0x22>
 8007a40:	d902      	bls.n	8007a48 <_free_r+0x74>
 8007a42:	230c      	movs	r3, #12
 8007a44:	602b      	str	r3, [r5, #0]
 8007a46:	e7d6      	b.n	80079f6 <_free_r+0x22>
 8007a48:	6820      	ldr	r0, [r4, #0]
 8007a4a:	1821      	adds	r1, r4, r0
 8007a4c:	428b      	cmp	r3, r1
 8007a4e:	bf04      	itt	eq
 8007a50:	6819      	ldreq	r1, [r3, #0]
 8007a52:	685b      	ldreq	r3, [r3, #4]
 8007a54:	6063      	str	r3, [r4, #4]
 8007a56:	bf04      	itt	eq
 8007a58:	1809      	addeq	r1, r1, r0
 8007a5a:	6021      	streq	r1, [r4, #0]
 8007a5c:	6054      	str	r4, [r2, #4]
 8007a5e:	e7ca      	b.n	80079f6 <_free_r+0x22>
 8007a60:	bd38      	pop	{r3, r4, r5, pc}
 8007a62:	bf00      	nop
 8007a64:	20000740 	.word	0x20000740

08007a68 <sbrk_aligned>:
 8007a68:	b570      	push	{r4, r5, r6, lr}
 8007a6a:	4e0f      	ldr	r6, [pc, #60]	@ (8007aa8 <sbrk_aligned+0x40>)
 8007a6c:	460c      	mov	r4, r1
 8007a6e:	6831      	ldr	r1, [r6, #0]
 8007a70:	4605      	mov	r5, r0
 8007a72:	b911      	cbnz	r1, 8007a7a <sbrk_aligned+0x12>
 8007a74:	f000 fcda 	bl	800842c <_sbrk_r>
 8007a78:	6030      	str	r0, [r6, #0]
 8007a7a:	4621      	mov	r1, r4
 8007a7c:	4628      	mov	r0, r5
 8007a7e:	f000 fcd5 	bl	800842c <_sbrk_r>
 8007a82:	1c43      	adds	r3, r0, #1
 8007a84:	d103      	bne.n	8007a8e <sbrk_aligned+0x26>
 8007a86:	f04f 34ff 	mov.w	r4, #4294967295
 8007a8a:	4620      	mov	r0, r4
 8007a8c:	bd70      	pop	{r4, r5, r6, pc}
 8007a8e:	1cc4      	adds	r4, r0, #3
 8007a90:	f024 0403 	bic.w	r4, r4, #3
 8007a94:	42a0      	cmp	r0, r4
 8007a96:	d0f8      	beq.n	8007a8a <sbrk_aligned+0x22>
 8007a98:	1a21      	subs	r1, r4, r0
 8007a9a:	4628      	mov	r0, r5
 8007a9c:	f000 fcc6 	bl	800842c <_sbrk_r>
 8007aa0:	3001      	adds	r0, #1
 8007aa2:	d1f2      	bne.n	8007a8a <sbrk_aligned+0x22>
 8007aa4:	e7ef      	b.n	8007a86 <sbrk_aligned+0x1e>
 8007aa6:	bf00      	nop
 8007aa8:	2000073c 	.word	0x2000073c

08007aac <_malloc_r>:
 8007aac:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8007ab0:	1ccd      	adds	r5, r1, #3
 8007ab2:	f025 0503 	bic.w	r5, r5, #3
 8007ab6:	3508      	adds	r5, #8
 8007ab8:	2d0c      	cmp	r5, #12
 8007aba:	bf38      	it	cc
 8007abc:	250c      	movcc	r5, #12
 8007abe:	2d00      	cmp	r5, #0
 8007ac0:	4606      	mov	r6, r0
 8007ac2:	db01      	blt.n	8007ac8 <_malloc_r+0x1c>
 8007ac4:	42a9      	cmp	r1, r5
 8007ac6:	d904      	bls.n	8007ad2 <_malloc_r+0x26>
 8007ac8:	230c      	movs	r3, #12
 8007aca:	6033      	str	r3, [r6, #0]
 8007acc:	2000      	movs	r0, #0
 8007ace:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8007ad2:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8007ba8 <_malloc_r+0xfc>
 8007ad6:	f000 f869 	bl	8007bac <__malloc_lock>
 8007ada:	f8d8 3000 	ldr.w	r3, [r8]
 8007ade:	461c      	mov	r4, r3
 8007ae0:	bb44      	cbnz	r4, 8007b34 <_malloc_r+0x88>
 8007ae2:	4629      	mov	r1, r5
 8007ae4:	4630      	mov	r0, r6
 8007ae6:	f7ff ffbf 	bl	8007a68 <sbrk_aligned>
 8007aea:	1c43      	adds	r3, r0, #1
 8007aec:	4604      	mov	r4, r0
 8007aee:	d158      	bne.n	8007ba2 <_malloc_r+0xf6>
 8007af0:	f8d8 4000 	ldr.w	r4, [r8]
 8007af4:	4627      	mov	r7, r4
 8007af6:	2f00      	cmp	r7, #0
 8007af8:	d143      	bne.n	8007b82 <_malloc_r+0xd6>
 8007afa:	2c00      	cmp	r4, #0
 8007afc:	d04b      	beq.n	8007b96 <_malloc_r+0xea>
 8007afe:	6823      	ldr	r3, [r4, #0]
 8007b00:	4639      	mov	r1, r7
 8007b02:	4630      	mov	r0, r6
 8007b04:	eb04 0903 	add.w	r9, r4, r3
 8007b08:	f000 fc90 	bl	800842c <_sbrk_r>
 8007b0c:	4581      	cmp	r9, r0
 8007b0e:	d142      	bne.n	8007b96 <_malloc_r+0xea>
 8007b10:	6821      	ldr	r1, [r4, #0]
 8007b12:	1a6d      	subs	r5, r5, r1
 8007b14:	4629      	mov	r1, r5
 8007b16:	4630      	mov	r0, r6
 8007b18:	f7ff ffa6 	bl	8007a68 <sbrk_aligned>
 8007b1c:	3001      	adds	r0, #1
 8007b1e:	d03a      	beq.n	8007b96 <_malloc_r+0xea>
 8007b20:	6823      	ldr	r3, [r4, #0]
 8007b22:	442b      	add	r3, r5
 8007b24:	6023      	str	r3, [r4, #0]
 8007b26:	f8d8 3000 	ldr.w	r3, [r8]
 8007b2a:	685a      	ldr	r2, [r3, #4]
 8007b2c:	bb62      	cbnz	r2, 8007b88 <_malloc_r+0xdc>
 8007b2e:	f8c8 7000 	str.w	r7, [r8]
 8007b32:	e00f      	b.n	8007b54 <_malloc_r+0xa8>
 8007b34:	6822      	ldr	r2, [r4, #0]
 8007b36:	1b52      	subs	r2, r2, r5
 8007b38:	d420      	bmi.n	8007b7c <_malloc_r+0xd0>
 8007b3a:	2a0b      	cmp	r2, #11
 8007b3c:	d917      	bls.n	8007b6e <_malloc_r+0xc2>
 8007b3e:	1961      	adds	r1, r4, r5
 8007b40:	42a3      	cmp	r3, r4
 8007b42:	6025      	str	r5, [r4, #0]
 8007b44:	bf18      	it	ne
 8007b46:	6059      	strne	r1, [r3, #4]
 8007b48:	6863      	ldr	r3, [r4, #4]
 8007b4a:	bf08      	it	eq
 8007b4c:	f8c8 1000 	streq.w	r1, [r8]
 8007b50:	5162      	str	r2, [r4, r5]
 8007b52:	604b      	str	r3, [r1, #4]
 8007b54:	4630      	mov	r0, r6
 8007b56:	f000 f82f 	bl	8007bb8 <__malloc_unlock>
 8007b5a:	f104 000b 	add.w	r0, r4, #11
 8007b5e:	1d23      	adds	r3, r4, #4
 8007b60:	f020 0007 	bic.w	r0, r0, #7
 8007b64:	1ac2      	subs	r2, r0, r3
 8007b66:	bf1c      	itt	ne
 8007b68:	1a1b      	subne	r3, r3, r0
 8007b6a:	50a3      	strne	r3, [r4, r2]
 8007b6c:	e7af      	b.n	8007ace <_malloc_r+0x22>
 8007b6e:	6862      	ldr	r2, [r4, #4]
 8007b70:	42a3      	cmp	r3, r4
 8007b72:	bf0c      	ite	eq
 8007b74:	f8c8 2000 	streq.w	r2, [r8]
 8007b78:	605a      	strne	r2, [r3, #4]
 8007b7a:	e7eb      	b.n	8007b54 <_malloc_r+0xa8>
 8007b7c:	4623      	mov	r3, r4
 8007b7e:	6864      	ldr	r4, [r4, #4]
 8007b80:	e7ae      	b.n	8007ae0 <_malloc_r+0x34>
 8007b82:	463c      	mov	r4, r7
 8007b84:	687f      	ldr	r7, [r7, #4]
 8007b86:	e7b6      	b.n	8007af6 <_malloc_r+0x4a>
 8007b88:	461a      	mov	r2, r3
 8007b8a:	685b      	ldr	r3, [r3, #4]
 8007b8c:	42a3      	cmp	r3, r4
 8007b8e:	d1fb      	bne.n	8007b88 <_malloc_r+0xdc>
 8007b90:	2300      	movs	r3, #0
 8007b92:	6053      	str	r3, [r2, #4]
 8007b94:	e7de      	b.n	8007b54 <_malloc_r+0xa8>
 8007b96:	230c      	movs	r3, #12
 8007b98:	6033      	str	r3, [r6, #0]
 8007b9a:	4630      	mov	r0, r6
 8007b9c:	f000 f80c 	bl	8007bb8 <__malloc_unlock>
 8007ba0:	e794      	b.n	8007acc <_malloc_r+0x20>
 8007ba2:	6005      	str	r5, [r0, #0]
 8007ba4:	e7d6      	b.n	8007b54 <_malloc_r+0xa8>
 8007ba6:	bf00      	nop
 8007ba8:	20000740 	.word	0x20000740

08007bac <__malloc_lock>:
 8007bac:	4801      	ldr	r0, [pc, #4]	@ (8007bb4 <__malloc_lock+0x8>)
 8007bae:	f7ff bf00 	b.w	80079b2 <__retarget_lock_acquire_recursive>
 8007bb2:	bf00      	nop
 8007bb4:	20000738 	.word	0x20000738

08007bb8 <__malloc_unlock>:
 8007bb8:	4801      	ldr	r0, [pc, #4]	@ (8007bc0 <__malloc_unlock+0x8>)
 8007bba:	f7ff befb 	b.w	80079b4 <__retarget_lock_release_recursive>
 8007bbe:	bf00      	nop
 8007bc0:	20000738 	.word	0x20000738

08007bc4 <__sfputc_r>:
 8007bc4:	6893      	ldr	r3, [r2, #8]
 8007bc6:	3b01      	subs	r3, #1
 8007bc8:	2b00      	cmp	r3, #0
 8007bca:	b410      	push	{r4}
 8007bcc:	6093      	str	r3, [r2, #8]
 8007bce:	da08      	bge.n	8007be2 <__sfputc_r+0x1e>
 8007bd0:	6994      	ldr	r4, [r2, #24]
 8007bd2:	42a3      	cmp	r3, r4
 8007bd4:	db01      	blt.n	8007bda <__sfputc_r+0x16>
 8007bd6:	290a      	cmp	r1, #10
 8007bd8:	d103      	bne.n	8007be2 <__sfputc_r+0x1e>
 8007bda:	f85d 4b04 	ldr.w	r4, [sp], #4
 8007bde:	f7ff bdba 	b.w	8007756 <__swbuf_r>
 8007be2:	6813      	ldr	r3, [r2, #0]
 8007be4:	1c58      	adds	r0, r3, #1
 8007be6:	6010      	str	r0, [r2, #0]
 8007be8:	7019      	strb	r1, [r3, #0]
 8007bea:	4608      	mov	r0, r1
 8007bec:	f85d 4b04 	ldr.w	r4, [sp], #4
 8007bf0:	4770      	bx	lr

08007bf2 <__sfputs_r>:
 8007bf2:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007bf4:	4606      	mov	r6, r0
 8007bf6:	460f      	mov	r7, r1
 8007bf8:	4614      	mov	r4, r2
 8007bfa:	18d5      	adds	r5, r2, r3
 8007bfc:	42ac      	cmp	r4, r5
 8007bfe:	d101      	bne.n	8007c04 <__sfputs_r+0x12>
 8007c00:	2000      	movs	r0, #0
 8007c02:	e007      	b.n	8007c14 <__sfputs_r+0x22>
 8007c04:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007c08:	463a      	mov	r2, r7
 8007c0a:	4630      	mov	r0, r6
 8007c0c:	f7ff ffda 	bl	8007bc4 <__sfputc_r>
 8007c10:	1c43      	adds	r3, r0, #1
 8007c12:	d1f3      	bne.n	8007bfc <__sfputs_r+0xa>
 8007c14:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08007c18 <_vfiprintf_r>:
 8007c18:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007c1c:	460d      	mov	r5, r1
 8007c1e:	b09d      	sub	sp, #116	@ 0x74
 8007c20:	4614      	mov	r4, r2
 8007c22:	4698      	mov	r8, r3
 8007c24:	4606      	mov	r6, r0
 8007c26:	b118      	cbz	r0, 8007c30 <_vfiprintf_r+0x18>
 8007c28:	6a03      	ldr	r3, [r0, #32]
 8007c2a:	b90b      	cbnz	r3, 8007c30 <_vfiprintf_r+0x18>
 8007c2c:	f7ff fca2 	bl	8007574 <__sinit>
 8007c30:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8007c32:	07d9      	lsls	r1, r3, #31
 8007c34:	d405      	bmi.n	8007c42 <_vfiprintf_r+0x2a>
 8007c36:	89ab      	ldrh	r3, [r5, #12]
 8007c38:	059a      	lsls	r2, r3, #22
 8007c3a:	d402      	bmi.n	8007c42 <_vfiprintf_r+0x2a>
 8007c3c:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8007c3e:	f7ff feb8 	bl	80079b2 <__retarget_lock_acquire_recursive>
 8007c42:	89ab      	ldrh	r3, [r5, #12]
 8007c44:	071b      	lsls	r3, r3, #28
 8007c46:	d501      	bpl.n	8007c4c <_vfiprintf_r+0x34>
 8007c48:	692b      	ldr	r3, [r5, #16]
 8007c4a:	b99b      	cbnz	r3, 8007c74 <_vfiprintf_r+0x5c>
 8007c4c:	4629      	mov	r1, r5
 8007c4e:	4630      	mov	r0, r6
 8007c50:	f7ff fdc0 	bl	80077d4 <__swsetup_r>
 8007c54:	b170      	cbz	r0, 8007c74 <_vfiprintf_r+0x5c>
 8007c56:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8007c58:	07dc      	lsls	r4, r3, #31
 8007c5a:	d504      	bpl.n	8007c66 <_vfiprintf_r+0x4e>
 8007c5c:	f04f 30ff 	mov.w	r0, #4294967295
 8007c60:	b01d      	add	sp, #116	@ 0x74
 8007c62:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007c66:	89ab      	ldrh	r3, [r5, #12]
 8007c68:	0598      	lsls	r0, r3, #22
 8007c6a:	d4f7      	bmi.n	8007c5c <_vfiprintf_r+0x44>
 8007c6c:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8007c6e:	f7ff fea1 	bl	80079b4 <__retarget_lock_release_recursive>
 8007c72:	e7f3      	b.n	8007c5c <_vfiprintf_r+0x44>
 8007c74:	2300      	movs	r3, #0
 8007c76:	9309      	str	r3, [sp, #36]	@ 0x24
 8007c78:	2320      	movs	r3, #32
 8007c7a:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8007c7e:	f8cd 800c 	str.w	r8, [sp, #12]
 8007c82:	2330      	movs	r3, #48	@ 0x30
 8007c84:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 8007e34 <_vfiprintf_r+0x21c>
 8007c88:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8007c8c:	f04f 0901 	mov.w	r9, #1
 8007c90:	4623      	mov	r3, r4
 8007c92:	469a      	mov	sl, r3
 8007c94:	f813 2b01 	ldrb.w	r2, [r3], #1
 8007c98:	b10a      	cbz	r2, 8007c9e <_vfiprintf_r+0x86>
 8007c9a:	2a25      	cmp	r2, #37	@ 0x25
 8007c9c:	d1f9      	bne.n	8007c92 <_vfiprintf_r+0x7a>
 8007c9e:	ebba 0b04 	subs.w	fp, sl, r4
 8007ca2:	d00b      	beq.n	8007cbc <_vfiprintf_r+0xa4>
 8007ca4:	465b      	mov	r3, fp
 8007ca6:	4622      	mov	r2, r4
 8007ca8:	4629      	mov	r1, r5
 8007caa:	4630      	mov	r0, r6
 8007cac:	f7ff ffa1 	bl	8007bf2 <__sfputs_r>
 8007cb0:	3001      	adds	r0, #1
 8007cb2:	f000 80a7 	beq.w	8007e04 <_vfiprintf_r+0x1ec>
 8007cb6:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8007cb8:	445a      	add	r2, fp
 8007cba:	9209      	str	r2, [sp, #36]	@ 0x24
 8007cbc:	f89a 3000 	ldrb.w	r3, [sl]
 8007cc0:	2b00      	cmp	r3, #0
 8007cc2:	f000 809f 	beq.w	8007e04 <_vfiprintf_r+0x1ec>
 8007cc6:	2300      	movs	r3, #0
 8007cc8:	f04f 32ff 	mov.w	r2, #4294967295
 8007ccc:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8007cd0:	f10a 0a01 	add.w	sl, sl, #1
 8007cd4:	9304      	str	r3, [sp, #16]
 8007cd6:	9307      	str	r3, [sp, #28]
 8007cd8:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8007cdc:	931a      	str	r3, [sp, #104]	@ 0x68
 8007cde:	4654      	mov	r4, sl
 8007ce0:	2205      	movs	r2, #5
 8007ce2:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007ce6:	4853      	ldr	r0, [pc, #332]	@ (8007e34 <_vfiprintf_r+0x21c>)
 8007ce8:	f7f8 fa72 	bl	80001d0 <memchr>
 8007cec:	9a04      	ldr	r2, [sp, #16]
 8007cee:	b9d8      	cbnz	r0, 8007d28 <_vfiprintf_r+0x110>
 8007cf0:	06d1      	lsls	r1, r2, #27
 8007cf2:	bf44      	itt	mi
 8007cf4:	2320      	movmi	r3, #32
 8007cf6:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8007cfa:	0713      	lsls	r3, r2, #28
 8007cfc:	bf44      	itt	mi
 8007cfe:	232b      	movmi	r3, #43	@ 0x2b
 8007d00:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8007d04:	f89a 3000 	ldrb.w	r3, [sl]
 8007d08:	2b2a      	cmp	r3, #42	@ 0x2a
 8007d0a:	d015      	beq.n	8007d38 <_vfiprintf_r+0x120>
 8007d0c:	9a07      	ldr	r2, [sp, #28]
 8007d0e:	4654      	mov	r4, sl
 8007d10:	2000      	movs	r0, #0
 8007d12:	f04f 0c0a 	mov.w	ip, #10
 8007d16:	4621      	mov	r1, r4
 8007d18:	f811 3b01 	ldrb.w	r3, [r1], #1
 8007d1c:	3b30      	subs	r3, #48	@ 0x30
 8007d1e:	2b09      	cmp	r3, #9
 8007d20:	d94b      	bls.n	8007dba <_vfiprintf_r+0x1a2>
 8007d22:	b1b0      	cbz	r0, 8007d52 <_vfiprintf_r+0x13a>
 8007d24:	9207      	str	r2, [sp, #28]
 8007d26:	e014      	b.n	8007d52 <_vfiprintf_r+0x13a>
 8007d28:	eba0 0308 	sub.w	r3, r0, r8
 8007d2c:	fa09 f303 	lsl.w	r3, r9, r3
 8007d30:	4313      	orrs	r3, r2
 8007d32:	9304      	str	r3, [sp, #16]
 8007d34:	46a2      	mov	sl, r4
 8007d36:	e7d2      	b.n	8007cde <_vfiprintf_r+0xc6>
 8007d38:	9b03      	ldr	r3, [sp, #12]
 8007d3a:	1d19      	adds	r1, r3, #4
 8007d3c:	681b      	ldr	r3, [r3, #0]
 8007d3e:	9103      	str	r1, [sp, #12]
 8007d40:	2b00      	cmp	r3, #0
 8007d42:	bfbb      	ittet	lt
 8007d44:	425b      	neglt	r3, r3
 8007d46:	f042 0202 	orrlt.w	r2, r2, #2
 8007d4a:	9307      	strge	r3, [sp, #28]
 8007d4c:	9307      	strlt	r3, [sp, #28]
 8007d4e:	bfb8      	it	lt
 8007d50:	9204      	strlt	r2, [sp, #16]
 8007d52:	7823      	ldrb	r3, [r4, #0]
 8007d54:	2b2e      	cmp	r3, #46	@ 0x2e
 8007d56:	d10a      	bne.n	8007d6e <_vfiprintf_r+0x156>
 8007d58:	7863      	ldrb	r3, [r4, #1]
 8007d5a:	2b2a      	cmp	r3, #42	@ 0x2a
 8007d5c:	d132      	bne.n	8007dc4 <_vfiprintf_r+0x1ac>
 8007d5e:	9b03      	ldr	r3, [sp, #12]
 8007d60:	1d1a      	adds	r2, r3, #4
 8007d62:	681b      	ldr	r3, [r3, #0]
 8007d64:	9203      	str	r2, [sp, #12]
 8007d66:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8007d6a:	3402      	adds	r4, #2
 8007d6c:	9305      	str	r3, [sp, #20]
 8007d6e:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 8007e44 <_vfiprintf_r+0x22c>
 8007d72:	7821      	ldrb	r1, [r4, #0]
 8007d74:	2203      	movs	r2, #3
 8007d76:	4650      	mov	r0, sl
 8007d78:	f7f8 fa2a 	bl	80001d0 <memchr>
 8007d7c:	b138      	cbz	r0, 8007d8e <_vfiprintf_r+0x176>
 8007d7e:	9b04      	ldr	r3, [sp, #16]
 8007d80:	eba0 000a 	sub.w	r0, r0, sl
 8007d84:	2240      	movs	r2, #64	@ 0x40
 8007d86:	4082      	lsls	r2, r0
 8007d88:	4313      	orrs	r3, r2
 8007d8a:	3401      	adds	r4, #1
 8007d8c:	9304      	str	r3, [sp, #16]
 8007d8e:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007d92:	4829      	ldr	r0, [pc, #164]	@ (8007e38 <_vfiprintf_r+0x220>)
 8007d94:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8007d98:	2206      	movs	r2, #6
 8007d9a:	f7f8 fa19 	bl	80001d0 <memchr>
 8007d9e:	2800      	cmp	r0, #0
 8007da0:	d03f      	beq.n	8007e22 <_vfiprintf_r+0x20a>
 8007da2:	4b26      	ldr	r3, [pc, #152]	@ (8007e3c <_vfiprintf_r+0x224>)
 8007da4:	bb1b      	cbnz	r3, 8007dee <_vfiprintf_r+0x1d6>
 8007da6:	9b03      	ldr	r3, [sp, #12]
 8007da8:	3307      	adds	r3, #7
 8007daa:	f023 0307 	bic.w	r3, r3, #7
 8007dae:	3308      	adds	r3, #8
 8007db0:	9303      	str	r3, [sp, #12]
 8007db2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007db4:	443b      	add	r3, r7
 8007db6:	9309      	str	r3, [sp, #36]	@ 0x24
 8007db8:	e76a      	b.n	8007c90 <_vfiprintf_r+0x78>
 8007dba:	fb0c 3202 	mla	r2, ip, r2, r3
 8007dbe:	460c      	mov	r4, r1
 8007dc0:	2001      	movs	r0, #1
 8007dc2:	e7a8      	b.n	8007d16 <_vfiprintf_r+0xfe>
 8007dc4:	2300      	movs	r3, #0
 8007dc6:	3401      	adds	r4, #1
 8007dc8:	9305      	str	r3, [sp, #20]
 8007dca:	4619      	mov	r1, r3
 8007dcc:	f04f 0c0a 	mov.w	ip, #10
 8007dd0:	4620      	mov	r0, r4
 8007dd2:	f810 2b01 	ldrb.w	r2, [r0], #1
 8007dd6:	3a30      	subs	r2, #48	@ 0x30
 8007dd8:	2a09      	cmp	r2, #9
 8007dda:	d903      	bls.n	8007de4 <_vfiprintf_r+0x1cc>
 8007ddc:	2b00      	cmp	r3, #0
 8007dde:	d0c6      	beq.n	8007d6e <_vfiprintf_r+0x156>
 8007de0:	9105      	str	r1, [sp, #20]
 8007de2:	e7c4      	b.n	8007d6e <_vfiprintf_r+0x156>
 8007de4:	fb0c 2101 	mla	r1, ip, r1, r2
 8007de8:	4604      	mov	r4, r0
 8007dea:	2301      	movs	r3, #1
 8007dec:	e7f0      	b.n	8007dd0 <_vfiprintf_r+0x1b8>
 8007dee:	ab03      	add	r3, sp, #12
 8007df0:	9300      	str	r3, [sp, #0]
 8007df2:	462a      	mov	r2, r5
 8007df4:	4b12      	ldr	r3, [pc, #72]	@ (8007e40 <_vfiprintf_r+0x228>)
 8007df6:	a904      	add	r1, sp, #16
 8007df8:	4630      	mov	r0, r6
 8007dfa:	f3af 8000 	nop.w
 8007dfe:	4607      	mov	r7, r0
 8007e00:	1c78      	adds	r0, r7, #1
 8007e02:	d1d6      	bne.n	8007db2 <_vfiprintf_r+0x19a>
 8007e04:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8007e06:	07d9      	lsls	r1, r3, #31
 8007e08:	d405      	bmi.n	8007e16 <_vfiprintf_r+0x1fe>
 8007e0a:	89ab      	ldrh	r3, [r5, #12]
 8007e0c:	059a      	lsls	r2, r3, #22
 8007e0e:	d402      	bmi.n	8007e16 <_vfiprintf_r+0x1fe>
 8007e10:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8007e12:	f7ff fdcf 	bl	80079b4 <__retarget_lock_release_recursive>
 8007e16:	89ab      	ldrh	r3, [r5, #12]
 8007e18:	065b      	lsls	r3, r3, #25
 8007e1a:	f53f af1f 	bmi.w	8007c5c <_vfiprintf_r+0x44>
 8007e1e:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8007e20:	e71e      	b.n	8007c60 <_vfiprintf_r+0x48>
 8007e22:	ab03      	add	r3, sp, #12
 8007e24:	9300      	str	r3, [sp, #0]
 8007e26:	462a      	mov	r2, r5
 8007e28:	4b05      	ldr	r3, [pc, #20]	@ (8007e40 <_vfiprintf_r+0x228>)
 8007e2a:	a904      	add	r1, sp, #16
 8007e2c:	4630      	mov	r0, r6
 8007e2e:	f000 f879 	bl	8007f24 <_printf_i>
 8007e32:	e7e4      	b.n	8007dfe <_vfiprintf_r+0x1e6>
 8007e34:	08008640 	.word	0x08008640
 8007e38:	0800864a 	.word	0x0800864a
 8007e3c:	00000000 	.word	0x00000000
 8007e40:	08007bf3 	.word	0x08007bf3
 8007e44:	08008646 	.word	0x08008646

08007e48 <_printf_common>:
 8007e48:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007e4c:	4616      	mov	r6, r2
 8007e4e:	4698      	mov	r8, r3
 8007e50:	688a      	ldr	r2, [r1, #8]
 8007e52:	690b      	ldr	r3, [r1, #16]
 8007e54:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8007e58:	4293      	cmp	r3, r2
 8007e5a:	bfb8      	it	lt
 8007e5c:	4613      	movlt	r3, r2
 8007e5e:	6033      	str	r3, [r6, #0]
 8007e60:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8007e64:	4607      	mov	r7, r0
 8007e66:	460c      	mov	r4, r1
 8007e68:	b10a      	cbz	r2, 8007e6e <_printf_common+0x26>
 8007e6a:	3301      	adds	r3, #1
 8007e6c:	6033      	str	r3, [r6, #0]
 8007e6e:	6823      	ldr	r3, [r4, #0]
 8007e70:	0699      	lsls	r1, r3, #26
 8007e72:	bf42      	ittt	mi
 8007e74:	6833      	ldrmi	r3, [r6, #0]
 8007e76:	3302      	addmi	r3, #2
 8007e78:	6033      	strmi	r3, [r6, #0]
 8007e7a:	6825      	ldr	r5, [r4, #0]
 8007e7c:	f015 0506 	ands.w	r5, r5, #6
 8007e80:	d106      	bne.n	8007e90 <_printf_common+0x48>
 8007e82:	f104 0a19 	add.w	sl, r4, #25
 8007e86:	68e3      	ldr	r3, [r4, #12]
 8007e88:	6832      	ldr	r2, [r6, #0]
 8007e8a:	1a9b      	subs	r3, r3, r2
 8007e8c:	42ab      	cmp	r3, r5
 8007e8e:	dc26      	bgt.n	8007ede <_printf_common+0x96>
 8007e90:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8007e94:	6822      	ldr	r2, [r4, #0]
 8007e96:	3b00      	subs	r3, #0
 8007e98:	bf18      	it	ne
 8007e9a:	2301      	movne	r3, #1
 8007e9c:	0692      	lsls	r2, r2, #26
 8007e9e:	d42b      	bmi.n	8007ef8 <_printf_common+0xb0>
 8007ea0:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8007ea4:	4641      	mov	r1, r8
 8007ea6:	4638      	mov	r0, r7
 8007ea8:	47c8      	blx	r9
 8007eaa:	3001      	adds	r0, #1
 8007eac:	d01e      	beq.n	8007eec <_printf_common+0xa4>
 8007eae:	6823      	ldr	r3, [r4, #0]
 8007eb0:	6922      	ldr	r2, [r4, #16]
 8007eb2:	f003 0306 	and.w	r3, r3, #6
 8007eb6:	2b04      	cmp	r3, #4
 8007eb8:	bf02      	ittt	eq
 8007eba:	68e5      	ldreq	r5, [r4, #12]
 8007ebc:	6833      	ldreq	r3, [r6, #0]
 8007ebe:	1aed      	subeq	r5, r5, r3
 8007ec0:	68a3      	ldr	r3, [r4, #8]
 8007ec2:	bf0c      	ite	eq
 8007ec4:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8007ec8:	2500      	movne	r5, #0
 8007eca:	4293      	cmp	r3, r2
 8007ecc:	bfc4      	itt	gt
 8007ece:	1a9b      	subgt	r3, r3, r2
 8007ed0:	18ed      	addgt	r5, r5, r3
 8007ed2:	2600      	movs	r6, #0
 8007ed4:	341a      	adds	r4, #26
 8007ed6:	42b5      	cmp	r5, r6
 8007ed8:	d11a      	bne.n	8007f10 <_printf_common+0xc8>
 8007eda:	2000      	movs	r0, #0
 8007edc:	e008      	b.n	8007ef0 <_printf_common+0xa8>
 8007ede:	2301      	movs	r3, #1
 8007ee0:	4652      	mov	r2, sl
 8007ee2:	4641      	mov	r1, r8
 8007ee4:	4638      	mov	r0, r7
 8007ee6:	47c8      	blx	r9
 8007ee8:	3001      	adds	r0, #1
 8007eea:	d103      	bne.n	8007ef4 <_printf_common+0xac>
 8007eec:	f04f 30ff 	mov.w	r0, #4294967295
 8007ef0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007ef4:	3501      	adds	r5, #1
 8007ef6:	e7c6      	b.n	8007e86 <_printf_common+0x3e>
 8007ef8:	18e1      	adds	r1, r4, r3
 8007efa:	1c5a      	adds	r2, r3, #1
 8007efc:	2030      	movs	r0, #48	@ 0x30
 8007efe:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8007f02:	4422      	add	r2, r4
 8007f04:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8007f08:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8007f0c:	3302      	adds	r3, #2
 8007f0e:	e7c7      	b.n	8007ea0 <_printf_common+0x58>
 8007f10:	2301      	movs	r3, #1
 8007f12:	4622      	mov	r2, r4
 8007f14:	4641      	mov	r1, r8
 8007f16:	4638      	mov	r0, r7
 8007f18:	47c8      	blx	r9
 8007f1a:	3001      	adds	r0, #1
 8007f1c:	d0e6      	beq.n	8007eec <_printf_common+0xa4>
 8007f1e:	3601      	adds	r6, #1
 8007f20:	e7d9      	b.n	8007ed6 <_printf_common+0x8e>
	...

08007f24 <_printf_i>:
 8007f24:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8007f28:	7e0f      	ldrb	r7, [r1, #24]
 8007f2a:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8007f2c:	2f78      	cmp	r7, #120	@ 0x78
 8007f2e:	4691      	mov	r9, r2
 8007f30:	4680      	mov	r8, r0
 8007f32:	460c      	mov	r4, r1
 8007f34:	469a      	mov	sl, r3
 8007f36:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8007f3a:	d807      	bhi.n	8007f4c <_printf_i+0x28>
 8007f3c:	2f62      	cmp	r7, #98	@ 0x62
 8007f3e:	d80a      	bhi.n	8007f56 <_printf_i+0x32>
 8007f40:	2f00      	cmp	r7, #0
 8007f42:	f000 80d2 	beq.w	80080ea <_printf_i+0x1c6>
 8007f46:	2f58      	cmp	r7, #88	@ 0x58
 8007f48:	f000 80b9 	beq.w	80080be <_printf_i+0x19a>
 8007f4c:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8007f50:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8007f54:	e03a      	b.n	8007fcc <_printf_i+0xa8>
 8007f56:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8007f5a:	2b15      	cmp	r3, #21
 8007f5c:	d8f6      	bhi.n	8007f4c <_printf_i+0x28>
 8007f5e:	a101      	add	r1, pc, #4	@ (adr r1, 8007f64 <_printf_i+0x40>)
 8007f60:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8007f64:	08007fbd 	.word	0x08007fbd
 8007f68:	08007fd1 	.word	0x08007fd1
 8007f6c:	08007f4d 	.word	0x08007f4d
 8007f70:	08007f4d 	.word	0x08007f4d
 8007f74:	08007f4d 	.word	0x08007f4d
 8007f78:	08007f4d 	.word	0x08007f4d
 8007f7c:	08007fd1 	.word	0x08007fd1
 8007f80:	08007f4d 	.word	0x08007f4d
 8007f84:	08007f4d 	.word	0x08007f4d
 8007f88:	08007f4d 	.word	0x08007f4d
 8007f8c:	08007f4d 	.word	0x08007f4d
 8007f90:	080080d1 	.word	0x080080d1
 8007f94:	08007ffb 	.word	0x08007ffb
 8007f98:	0800808b 	.word	0x0800808b
 8007f9c:	08007f4d 	.word	0x08007f4d
 8007fa0:	08007f4d 	.word	0x08007f4d
 8007fa4:	080080f3 	.word	0x080080f3
 8007fa8:	08007f4d 	.word	0x08007f4d
 8007fac:	08007ffb 	.word	0x08007ffb
 8007fb0:	08007f4d 	.word	0x08007f4d
 8007fb4:	08007f4d 	.word	0x08007f4d
 8007fb8:	08008093 	.word	0x08008093
 8007fbc:	6833      	ldr	r3, [r6, #0]
 8007fbe:	1d1a      	adds	r2, r3, #4
 8007fc0:	681b      	ldr	r3, [r3, #0]
 8007fc2:	6032      	str	r2, [r6, #0]
 8007fc4:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8007fc8:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8007fcc:	2301      	movs	r3, #1
 8007fce:	e09d      	b.n	800810c <_printf_i+0x1e8>
 8007fd0:	6833      	ldr	r3, [r6, #0]
 8007fd2:	6820      	ldr	r0, [r4, #0]
 8007fd4:	1d19      	adds	r1, r3, #4
 8007fd6:	6031      	str	r1, [r6, #0]
 8007fd8:	0606      	lsls	r6, r0, #24
 8007fda:	d501      	bpl.n	8007fe0 <_printf_i+0xbc>
 8007fdc:	681d      	ldr	r5, [r3, #0]
 8007fde:	e003      	b.n	8007fe8 <_printf_i+0xc4>
 8007fe0:	0645      	lsls	r5, r0, #25
 8007fe2:	d5fb      	bpl.n	8007fdc <_printf_i+0xb8>
 8007fe4:	f9b3 5000 	ldrsh.w	r5, [r3]
 8007fe8:	2d00      	cmp	r5, #0
 8007fea:	da03      	bge.n	8007ff4 <_printf_i+0xd0>
 8007fec:	232d      	movs	r3, #45	@ 0x2d
 8007fee:	426d      	negs	r5, r5
 8007ff0:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8007ff4:	4859      	ldr	r0, [pc, #356]	@ (800815c <_printf_i+0x238>)
 8007ff6:	230a      	movs	r3, #10
 8007ff8:	e011      	b.n	800801e <_printf_i+0xfa>
 8007ffa:	6821      	ldr	r1, [r4, #0]
 8007ffc:	6833      	ldr	r3, [r6, #0]
 8007ffe:	0608      	lsls	r0, r1, #24
 8008000:	f853 5b04 	ldr.w	r5, [r3], #4
 8008004:	d402      	bmi.n	800800c <_printf_i+0xe8>
 8008006:	0649      	lsls	r1, r1, #25
 8008008:	bf48      	it	mi
 800800a:	b2ad      	uxthmi	r5, r5
 800800c:	2f6f      	cmp	r7, #111	@ 0x6f
 800800e:	4853      	ldr	r0, [pc, #332]	@ (800815c <_printf_i+0x238>)
 8008010:	6033      	str	r3, [r6, #0]
 8008012:	bf14      	ite	ne
 8008014:	230a      	movne	r3, #10
 8008016:	2308      	moveq	r3, #8
 8008018:	2100      	movs	r1, #0
 800801a:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 800801e:	6866      	ldr	r6, [r4, #4]
 8008020:	60a6      	str	r6, [r4, #8]
 8008022:	2e00      	cmp	r6, #0
 8008024:	bfa2      	ittt	ge
 8008026:	6821      	ldrge	r1, [r4, #0]
 8008028:	f021 0104 	bicge.w	r1, r1, #4
 800802c:	6021      	strge	r1, [r4, #0]
 800802e:	b90d      	cbnz	r5, 8008034 <_printf_i+0x110>
 8008030:	2e00      	cmp	r6, #0
 8008032:	d04b      	beq.n	80080cc <_printf_i+0x1a8>
 8008034:	4616      	mov	r6, r2
 8008036:	fbb5 f1f3 	udiv	r1, r5, r3
 800803a:	fb03 5711 	mls	r7, r3, r1, r5
 800803e:	5dc7      	ldrb	r7, [r0, r7]
 8008040:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8008044:	462f      	mov	r7, r5
 8008046:	42bb      	cmp	r3, r7
 8008048:	460d      	mov	r5, r1
 800804a:	d9f4      	bls.n	8008036 <_printf_i+0x112>
 800804c:	2b08      	cmp	r3, #8
 800804e:	d10b      	bne.n	8008068 <_printf_i+0x144>
 8008050:	6823      	ldr	r3, [r4, #0]
 8008052:	07df      	lsls	r7, r3, #31
 8008054:	d508      	bpl.n	8008068 <_printf_i+0x144>
 8008056:	6923      	ldr	r3, [r4, #16]
 8008058:	6861      	ldr	r1, [r4, #4]
 800805a:	4299      	cmp	r1, r3
 800805c:	bfde      	ittt	le
 800805e:	2330      	movle	r3, #48	@ 0x30
 8008060:	f806 3c01 	strble.w	r3, [r6, #-1]
 8008064:	f106 36ff 	addle.w	r6, r6, #4294967295
 8008068:	1b92      	subs	r2, r2, r6
 800806a:	6122      	str	r2, [r4, #16]
 800806c:	f8cd a000 	str.w	sl, [sp]
 8008070:	464b      	mov	r3, r9
 8008072:	aa03      	add	r2, sp, #12
 8008074:	4621      	mov	r1, r4
 8008076:	4640      	mov	r0, r8
 8008078:	f7ff fee6 	bl	8007e48 <_printf_common>
 800807c:	3001      	adds	r0, #1
 800807e:	d14a      	bne.n	8008116 <_printf_i+0x1f2>
 8008080:	f04f 30ff 	mov.w	r0, #4294967295
 8008084:	b004      	add	sp, #16
 8008086:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800808a:	6823      	ldr	r3, [r4, #0]
 800808c:	f043 0320 	orr.w	r3, r3, #32
 8008090:	6023      	str	r3, [r4, #0]
 8008092:	4833      	ldr	r0, [pc, #204]	@ (8008160 <_printf_i+0x23c>)
 8008094:	2778      	movs	r7, #120	@ 0x78
 8008096:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 800809a:	6823      	ldr	r3, [r4, #0]
 800809c:	6831      	ldr	r1, [r6, #0]
 800809e:	061f      	lsls	r7, r3, #24
 80080a0:	f851 5b04 	ldr.w	r5, [r1], #4
 80080a4:	d402      	bmi.n	80080ac <_printf_i+0x188>
 80080a6:	065f      	lsls	r7, r3, #25
 80080a8:	bf48      	it	mi
 80080aa:	b2ad      	uxthmi	r5, r5
 80080ac:	6031      	str	r1, [r6, #0]
 80080ae:	07d9      	lsls	r1, r3, #31
 80080b0:	bf44      	itt	mi
 80080b2:	f043 0320 	orrmi.w	r3, r3, #32
 80080b6:	6023      	strmi	r3, [r4, #0]
 80080b8:	b11d      	cbz	r5, 80080c2 <_printf_i+0x19e>
 80080ba:	2310      	movs	r3, #16
 80080bc:	e7ac      	b.n	8008018 <_printf_i+0xf4>
 80080be:	4827      	ldr	r0, [pc, #156]	@ (800815c <_printf_i+0x238>)
 80080c0:	e7e9      	b.n	8008096 <_printf_i+0x172>
 80080c2:	6823      	ldr	r3, [r4, #0]
 80080c4:	f023 0320 	bic.w	r3, r3, #32
 80080c8:	6023      	str	r3, [r4, #0]
 80080ca:	e7f6      	b.n	80080ba <_printf_i+0x196>
 80080cc:	4616      	mov	r6, r2
 80080ce:	e7bd      	b.n	800804c <_printf_i+0x128>
 80080d0:	6833      	ldr	r3, [r6, #0]
 80080d2:	6825      	ldr	r5, [r4, #0]
 80080d4:	6961      	ldr	r1, [r4, #20]
 80080d6:	1d18      	adds	r0, r3, #4
 80080d8:	6030      	str	r0, [r6, #0]
 80080da:	062e      	lsls	r6, r5, #24
 80080dc:	681b      	ldr	r3, [r3, #0]
 80080de:	d501      	bpl.n	80080e4 <_printf_i+0x1c0>
 80080e0:	6019      	str	r1, [r3, #0]
 80080e2:	e002      	b.n	80080ea <_printf_i+0x1c6>
 80080e4:	0668      	lsls	r0, r5, #25
 80080e6:	d5fb      	bpl.n	80080e0 <_printf_i+0x1bc>
 80080e8:	8019      	strh	r1, [r3, #0]
 80080ea:	2300      	movs	r3, #0
 80080ec:	6123      	str	r3, [r4, #16]
 80080ee:	4616      	mov	r6, r2
 80080f0:	e7bc      	b.n	800806c <_printf_i+0x148>
 80080f2:	6833      	ldr	r3, [r6, #0]
 80080f4:	1d1a      	adds	r2, r3, #4
 80080f6:	6032      	str	r2, [r6, #0]
 80080f8:	681e      	ldr	r6, [r3, #0]
 80080fa:	6862      	ldr	r2, [r4, #4]
 80080fc:	2100      	movs	r1, #0
 80080fe:	4630      	mov	r0, r6
 8008100:	f7f8 f866 	bl	80001d0 <memchr>
 8008104:	b108      	cbz	r0, 800810a <_printf_i+0x1e6>
 8008106:	1b80      	subs	r0, r0, r6
 8008108:	6060      	str	r0, [r4, #4]
 800810a:	6863      	ldr	r3, [r4, #4]
 800810c:	6123      	str	r3, [r4, #16]
 800810e:	2300      	movs	r3, #0
 8008110:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8008114:	e7aa      	b.n	800806c <_printf_i+0x148>
 8008116:	6923      	ldr	r3, [r4, #16]
 8008118:	4632      	mov	r2, r6
 800811a:	4649      	mov	r1, r9
 800811c:	4640      	mov	r0, r8
 800811e:	47d0      	blx	sl
 8008120:	3001      	adds	r0, #1
 8008122:	d0ad      	beq.n	8008080 <_printf_i+0x15c>
 8008124:	6823      	ldr	r3, [r4, #0]
 8008126:	079b      	lsls	r3, r3, #30
 8008128:	d413      	bmi.n	8008152 <_printf_i+0x22e>
 800812a:	68e0      	ldr	r0, [r4, #12]
 800812c:	9b03      	ldr	r3, [sp, #12]
 800812e:	4298      	cmp	r0, r3
 8008130:	bfb8      	it	lt
 8008132:	4618      	movlt	r0, r3
 8008134:	e7a6      	b.n	8008084 <_printf_i+0x160>
 8008136:	2301      	movs	r3, #1
 8008138:	4632      	mov	r2, r6
 800813a:	4649      	mov	r1, r9
 800813c:	4640      	mov	r0, r8
 800813e:	47d0      	blx	sl
 8008140:	3001      	adds	r0, #1
 8008142:	d09d      	beq.n	8008080 <_printf_i+0x15c>
 8008144:	3501      	adds	r5, #1
 8008146:	68e3      	ldr	r3, [r4, #12]
 8008148:	9903      	ldr	r1, [sp, #12]
 800814a:	1a5b      	subs	r3, r3, r1
 800814c:	42ab      	cmp	r3, r5
 800814e:	dcf2      	bgt.n	8008136 <_printf_i+0x212>
 8008150:	e7eb      	b.n	800812a <_printf_i+0x206>
 8008152:	2500      	movs	r5, #0
 8008154:	f104 0619 	add.w	r6, r4, #25
 8008158:	e7f5      	b.n	8008146 <_printf_i+0x222>
 800815a:	bf00      	nop
 800815c:	08008651 	.word	0x08008651
 8008160:	08008662 	.word	0x08008662

08008164 <__sflush_r>:
 8008164:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8008168:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800816c:	0716      	lsls	r6, r2, #28
 800816e:	4605      	mov	r5, r0
 8008170:	460c      	mov	r4, r1
 8008172:	d454      	bmi.n	800821e <__sflush_r+0xba>
 8008174:	684b      	ldr	r3, [r1, #4]
 8008176:	2b00      	cmp	r3, #0
 8008178:	dc02      	bgt.n	8008180 <__sflush_r+0x1c>
 800817a:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 800817c:	2b00      	cmp	r3, #0
 800817e:	dd48      	ble.n	8008212 <__sflush_r+0xae>
 8008180:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8008182:	2e00      	cmp	r6, #0
 8008184:	d045      	beq.n	8008212 <__sflush_r+0xae>
 8008186:	2300      	movs	r3, #0
 8008188:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 800818c:	682f      	ldr	r7, [r5, #0]
 800818e:	6a21      	ldr	r1, [r4, #32]
 8008190:	602b      	str	r3, [r5, #0]
 8008192:	d030      	beq.n	80081f6 <__sflush_r+0x92>
 8008194:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8008196:	89a3      	ldrh	r3, [r4, #12]
 8008198:	0759      	lsls	r1, r3, #29
 800819a:	d505      	bpl.n	80081a8 <__sflush_r+0x44>
 800819c:	6863      	ldr	r3, [r4, #4]
 800819e:	1ad2      	subs	r2, r2, r3
 80081a0:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 80081a2:	b10b      	cbz	r3, 80081a8 <__sflush_r+0x44>
 80081a4:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 80081a6:	1ad2      	subs	r2, r2, r3
 80081a8:	2300      	movs	r3, #0
 80081aa:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 80081ac:	6a21      	ldr	r1, [r4, #32]
 80081ae:	4628      	mov	r0, r5
 80081b0:	47b0      	blx	r6
 80081b2:	1c43      	adds	r3, r0, #1
 80081b4:	89a3      	ldrh	r3, [r4, #12]
 80081b6:	d106      	bne.n	80081c6 <__sflush_r+0x62>
 80081b8:	6829      	ldr	r1, [r5, #0]
 80081ba:	291d      	cmp	r1, #29
 80081bc:	d82b      	bhi.n	8008216 <__sflush_r+0xb2>
 80081be:	4a2a      	ldr	r2, [pc, #168]	@ (8008268 <__sflush_r+0x104>)
 80081c0:	410a      	asrs	r2, r1
 80081c2:	07d6      	lsls	r6, r2, #31
 80081c4:	d427      	bmi.n	8008216 <__sflush_r+0xb2>
 80081c6:	2200      	movs	r2, #0
 80081c8:	6062      	str	r2, [r4, #4]
 80081ca:	04d9      	lsls	r1, r3, #19
 80081cc:	6922      	ldr	r2, [r4, #16]
 80081ce:	6022      	str	r2, [r4, #0]
 80081d0:	d504      	bpl.n	80081dc <__sflush_r+0x78>
 80081d2:	1c42      	adds	r2, r0, #1
 80081d4:	d101      	bne.n	80081da <__sflush_r+0x76>
 80081d6:	682b      	ldr	r3, [r5, #0]
 80081d8:	b903      	cbnz	r3, 80081dc <__sflush_r+0x78>
 80081da:	6560      	str	r0, [r4, #84]	@ 0x54
 80081dc:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 80081de:	602f      	str	r7, [r5, #0]
 80081e0:	b1b9      	cbz	r1, 8008212 <__sflush_r+0xae>
 80081e2:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 80081e6:	4299      	cmp	r1, r3
 80081e8:	d002      	beq.n	80081f0 <__sflush_r+0x8c>
 80081ea:	4628      	mov	r0, r5
 80081ec:	f7ff fbf2 	bl	80079d4 <_free_r>
 80081f0:	2300      	movs	r3, #0
 80081f2:	6363      	str	r3, [r4, #52]	@ 0x34
 80081f4:	e00d      	b.n	8008212 <__sflush_r+0xae>
 80081f6:	2301      	movs	r3, #1
 80081f8:	4628      	mov	r0, r5
 80081fa:	47b0      	blx	r6
 80081fc:	4602      	mov	r2, r0
 80081fe:	1c50      	adds	r0, r2, #1
 8008200:	d1c9      	bne.n	8008196 <__sflush_r+0x32>
 8008202:	682b      	ldr	r3, [r5, #0]
 8008204:	2b00      	cmp	r3, #0
 8008206:	d0c6      	beq.n	8008196 <__sflush_r+0x32>
 8008208:	2b1d      	cmp	r3, #29
 800820a:	d001      	beq.n	8008210 <__sflush_r+0xac>
 800820c:	2b16      	cmp	r3, #22
 800820e:	d11e      	bne.n	800824e <__sflush_r+0xea>
 8008210:	602f      	str	r7, [r5, #0]
 8008212:	2000      	movs	r0, #0
 8008214:	e022      	b.n	800825c <__sflush_r+0xf8>
 8008216:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800821a:	b21b      	sxth	r3, r3
 800821c:	e01b      	b.n	8008256 <__sflush_r+0xf2>
 800821e:	690f      	ldr	r7, [r1, #16]
 8008220:	2f00      	cmp	r7, #0
 8008222:	d0f6      	beq.n	8008212 <__sflush_r+0xae>
 8008224:	0793      	lsls	r3, r2, #30
 8008226:	680e      	ldr	r6, [r1, #0]
 8008228:	bf08      	it	eq
 800822a:	694b      	ldreq	r3, [r1, #20]
 800822c:	600f      	str	r7, [r1, #0]
 800822e:	bf18      	it	ne
 8008230:	2300      	movne	r3, #0
 8008232:	eba6 0807 	sub.w	r8, r6, r7
 8008236:	608b      	str	r3, [r1, #8]
 8008238:	f1b8 0f00 	cmp.w	r8, #0
 800823c:	dde9      	ble.n	8008212 <__sflush_r+0xae>
 800823e:	6a21      	ldr	r1, [r4, #32]
 8008240:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 8008242:	4643      	mov	r3, r8
 8008244:	463a      	mov	r2, r7
 8008246:	4628      	mov	r0, r5
 8008248:	47b0      	blx	r6
 800824a:	2800      	cmp	r0, #0
 800824c:	dc08      	bgt.n	8008260 <__sflush_r+0xfc>
 800824e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8008252:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8008256:	81a3      	strh	r3, [r4, #12]
 8008258:	f04f 30ff 	mov.w	r0, #4294967295
 800825c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8008260:	4407      	add	r7, r0
 8008262:	eba8 0800 	sub.w	r8, r8, r0
 8008266:	e7e7      	b.n	8008238 <__sflush_r+0xd4>
 8008268:	dfbffffe 	.word	0xdfbffffe

0800826c <_fflush_r>:
 800826c:	b538      	push	{r3, r4, r5, lr}
 800826e:	690b      	ldr	r3, [r1, #16]
 8008270:	4605      	mov	r5, r0
 8008272:	460c      	mov	r4, r1
 8008274:	b913      	cbnz	r3, 800827c <_fflush_r+0x10>
 8008276:	2500      	movs	r5, #0
 8008278:	4628      	mov	r0, r5
 800827a:	bd38      	pop	{r3, r4, r5, pc}
 800827c:	b118      	cbz	r0, 8008286 <_fflush_r+0x1a>
 800827e:	6a03      	ldr	r3, [r0, #32]
 8008280:	b90b      	cbnz	r3, 8008286 <_fflush_r+0x1a>
 8008282:	f7ff f977 	bl	8007574 <__sinit>
 8008286:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800828a:	2b00      	cmp	r3, #0
 800828c:	d0f3      	beq.n	8008276 <_fflush_r+0xa>
 800828e:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8008290:	07d0      	lsls	r0, r2, #31
 8008292:	d404      	bmi.n	800829e <_fflush_r+0x32>
 8008294:	0599      	lsls	r1, r3, #22
 8008296:	d402      	bmi.n	800829e <_fflush_r+0x32>
 8008298:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800829a:	f7ff fb8a 	bl	80079b2 <__retarget_lock_acquire_recursive>
 800829e:	4628      	mov	r0, r5
 80082a0:	4621      	mov	r1, r4
 80082a2:	f7ff ff5f 	bl	8008164 <__sflush_r>
 80082a6:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 80082a8:	07da      	lsls	r2, r3, #31
 80082aa:	4605      	mov	r5, r0
 80082ac:	d4e4      	bmi.n	8008278 <_fflush_r+0xc>
 80082ae:	89a3      	ldrh	r3, [r4, #12]
 80082b0:	059b      	lsls	r3, r3, #22
 80082b2:	d4e1      	bmi.n	8008278 <_fflush_r+0xc>
 80082b4:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80082b6:	f7ff fb7d 	bl	80079b4 <__retarget_lock_release_recursive>
 80082ba:	e7dd      	b.n	8008278 <_fflush_r+0xc>

080082bc <__swhatbuf_r>:
 80082bc:	b570      	push	{r4, r5, r6, lr}
 80082be:	460c      	mov	r4, r1
 80082c0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80082c4:	2900      	cmp	r1, #0
 80082c6:	b096      	sub	sp, #88	@ 0x58
 80082c8:	4615      	mov	r5, r2
 80082ca:	461e      	mov	r6, r3
 80082cc:	da0d      	bge.n	80082ea <__swhatbuf_r+0x2e>
 80082ce:	89a3      	ldrh	r3, [r4, #12]
 80082d0:	f013 0f80 	tst.w	r3, #128	@ 0x80
 80082d4:	f04f 0100 	mov.w	r1, #0
 80082d8:	bf14      	ite	ne
 80082da:	2340      	movne	r3, #64	@ 0x40
 80082dc:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 80082e0:	2000      	movs	r0, #0
 80082e2:	6031      	str	r1, [r6, #0]
 80082e4:	602b      	str	r3, [r5, #0]
 80082e6:	b016      	add	sp, #88	@ 0x58
 80082e8:	bd70      	pop	{r4, r5, r6, pc}
 80082ea:	466a      	mov	r2, sp
 80082ec:	f000 f87c 	bl	80083e8 <_fstat_r>
 80082f0:	2800      	cmp	r0, #0
 80082f2:	dbec      	blt.n	80082ce <__swhatbuf_r+0x12>
 80082f4:	9901      	ldr	r1, [sp, #4]
 80082f6:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 80082fa:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 80082fe:	4259      	negs	r1, r3
 8008300:	4159      	adcs	r1, r3
 8008302:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8008306:	e7eb      	b.n	80082e0 <__swhatbuf_r+0x24>

08008308 <__smakebuf_r>:
 8008308:	898b      	ldrh	r3, [r1, #12]
 800830a:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800830c:	079d      	lsls	r5, r3, #30
 800830e:	4606      	mov	r6, r0
 8008310:	460c      	mov	r4, r1
 8008312:	d507      	bpl.n	8008324 <__smakebuf_r+0x1c>
 8008314:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 8008318:	6023      	str	r3, [r4, #0]
 800831a:	6123      	str	r3, [r4, #16]
 800831c:	2301      	movs	r3, #1
 800831e:	6163      	str	r3, [r4, #20]
 8008320:	b003      	add	sp, #12
 8008322:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8008324:	ab01      	add	r3, sp, #4
 8008326:	466a      	mov	r2, sp
 8008328:	f7ff ffc8 	bl	80082bc <__swhatbuf_r>
 800832c:	9f00      	ldr	r7, [sp, #0]
 800832e:	4605      	mov	r5, r0
 8008330:	4639      	mov	r1, r7
 8008332:	4630      	mov	r0, r6
 8008334:	f7ff fbba 	bl	8007aac <_malloc_r>
 8008338:	b948      	cbnz	r0, 800834e <__smakebuf_r+0x46>
 800833a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800833e:	059a      	lsls	r2, r3, #22
 8008340:	d4ee      	bmi.n	8008320 <__smakebuf_r+0x18>
 8008342:	f023 0303 	bic.w	r3, r3, #3
 8008346:	f043 0302 	orr.w	r3, r3, #2
 800834a:	81a3      	strh	r3, [r4, #12]
 800834c:	e7e2      	b.n	8008314 <__smakebuf_r+0xc>
 800834e:	89a3      	ldrh	r3, [r4, #12]
 8008350:	6020      	str	r0, [r4, #0]
 8008352:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8008356:	81a3      	strh	r3, [r4, #12]
 8008358:	9b01      	ldr	r3, [sp, #4]
 800835a:	e9c4 0704 	strd	r0, r7, [r4, #16]
 800835e:	b15b      	cbz	r3, 8008378 <__smakebuf_r+0x70>
 8008360:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8008364:	4630      	mov	r0, r6
 8008366:	f000 f851 	bl	800840c <_isatty_r>
 800836a:	b128      	cbz	r0, 8008378 <__smakebuf_r+0x70>
 800836c:	89a3      	ldrh	r3, [r4, #12]
 800836e:	f023 0303 	bic.w	r3, r3, #3
 8008372:	f043 0301 	orr.w	r3, r3, #1
 8008376:	81a3      	strh	r3, [r4, #12]
 8008378:	89a3      	ldrh	r3, [r4, #12]
 800837a:	431d      	orrs	r5, r3
 800837c:	81a5      	strh	r5, [r4, #12]
 800837e:	e7cf      	b.n	8008320 <__smakebuf_r+0x18>

08008380 <_putc_r>:
 8008380:	b570      	push	{r4, r5, r6, lr}
 8008382:	460d      	mov	r5, r1
 8008384:	4614      	mov	r4, r2
 8008386:	4606      	mov	r6, r0
 8008388:	b118      	cbz	r0, 8008392 <_putc_r+0x12>
 800838a:	6a03      	ldr	r3, [r0, #32]
 800838c:	b90b      	cbnz	r3, 8008392 <_putc_r+0x12>
 800838e:	f7ff f8f1 	bl	8007574 <__sinit>
 8008392:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8008394:	07d8      	lsls	r0, r3, #31
 8008396:	d405      	bmi.n	80083a4 <_putc_r+0x24>
 8008398:	89a3      	ldrh	r3, [r4, #12]
 800839a:	0599      	lsls	r1, r3, #22
 800839c:	d402      	bmi.n	80083a4 <_putc_r+0x24>
 800839e:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80083a0:	f7ff fb07 	bl	80079b2 <__retarget_lock_acquire_recursive>
 80083a4:	68a3      	ldr	r3, [r4, #8]
 80083a6:	3b01      	subs	r3, #1
 80083a8:	2b00      	cmp	r3, #0
 80083aa:	60a3      	str	r3, [r4, #8]
 80083ac:	da05      	bge.n	80083ba <_putc_r+0x3a>
 80083ae:	69a2      	ldr	r2, [r4, #24]
 80083b0:	4293      	cmp	r3, r2
 80083b2:	db12      	blt.n	80083da <_putc_r+0x5a>
 80083b4:	b2eb      	uxtb	r3, r5
 80083b6:	2b0a      	cmp	r3, #10
 80083b8:	d00f      	beq.n	80083da <_putc_r+0x5a>
 80083ba:	6823      	ldr	r3, [r4, #0]
 80083bc:	1c5a      	adds	r2, r3, #1
 80083be:	6022      	str	r2, [r4, #0]
 80083c0:	701d      	strb	r5, [r3, #0]
 80083c2:	b2ed      	uxtb	r5, r5
 80083c4:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 80083c6:	07da      	lsls	r2, r3, #31
 80083c8:	d405      	bmi.n	80083d6 <_putc_r+0x56>
 80083ca:	89a3      	ldrh	r3, [r4, #12]
 80083cc:	059b      	lsls	r3, r3, #22
 80083ce:	d402      	bmi.n	80083d6 <_putc_r+0x56>
 80083d0:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80083d2:	f7ff faef 	bl	80079b4 <__retarget_lock_release_recursive>
 80083d6:	4628      	mov	r0, r5
 80083d8:	bd70      	pop	{r4, r5, r6, pc}
 80083da:	4629      	mov	r1, r5
 80083dc:	4622      	mov	r2, r4
 80083de:	4630      	mov	r0, r6
 80083e0:	f7ff f9b9 	bl	8007756 <__swbuf_r>
 80083e4:	4605      	mov	r5, r0
 80083e6:	e7ed      	b.n	80083c4 <_putc_r+0x44>

080083e8 <_fstat_r>:
 80083e8:	b538      	push	{r3, r4, r5, lr}
 80083ea:	4d07      	ldr	r5, [pc, #28]	@ (8008408 <_fstat_r+0x20>)
 80083ec:	2300      	movs	r3, #0
 80083ee:	4604      	mov	r4, r0
 80083f0:	4608      	mov	r0, r1
 80083f2:	4611      	mov	r1, r2
 80083f4:	602b      	str	r3, [r5, #0]
 80083f6:	f7fb f8f6 	bl	80035e6 <_fstat>
 80083fa:	1c43      	adds	r3, r0, #1
 80083fc:	d102      	bne.n	8008404 <_fstat_r+0x1c>
 80083fe:	682b      	ldr	r3, [r5, #0]
 8008400:	b103      	cbz	r3, 8008404 <_fstat_r+0x1c>
 8008402:	6023      	str	r3, [r4, #0]
 8008404:	bd38      	pop	{r3, r4, r5, pc}
 8008406:	bf00      	nop
 8008408:	20000734 	.word	0x20000734

0800840c <_isatty_r>:
 800840c:	b538      	push	{r3, r4, r5, lr}
 800840e:	4d06      	ldr	r5, [pc, #24]	@ (8008428 <_isatty_r+0x1c>)
 8008410:	2300      	movs	r3, #0
 8008412:	4604      	mov	r4, r0
 8008414:	4608      	mov	r0, r1
 8008416:	602b      	str	r3, [r5, #0]
 8008418:	f7fb f8f5 	bl	8003606 <_isatty>
 800841c:	1c43      	adds	r3, r0, #1
 800841e:	d102      	bne.n	8008426 <_isatty_r+0x1a>
 8008420:	682b      	ldr	r3, [r5, #0]
 8008422:	b103      	cbz	r3, 8008426 <_isatty_r+0x1a>
 8008424:	6023      	str	r3, [r4, #0]
 8008426:	bd38      	pop	{r3, r4, r5, pc}
 8008428:	20000734 	.word	0x20000734

0800842c <_sbrk_r>:
 800842c:	b538      	push	{r3, r4, r5, lr}
 800842e:	4d06      	ldr	r5, [pc, #24]	@ (8008448 <_sbrk_r+0x1c>)
 8008430:	2300      	movs	r3, #0
 8008432:	4604      	mov	r4, r0
 8008434:	4608      	mov	r0, r1
 8008436:	602b      	str	r3, [r5, #0]
 8008438:	f7fb f8fe 	bl	8003638 <_sbrk>
 800843c:	1c43      	adds	r3, r0, #1
 800843e:	d102      	bne.n	8008446 <_sbrk_r+0x1a>
 8008440:	682b      	ldr	r3, [r5, #0]
 8008442:	b103      	cbz	r3, 8008446 <_sbrk_r+0x1a>
 8008444:	6023      	str	r3, [r4, #0]
 8008446:	bd38      	pop	{r3, r4, r5, pc}
 8008448:	20000734 	.word	0x20000734

0800844c <_init>:
 800844c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800844e:	bf00      	nop
 8008450:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8008452:	bc08      	pop	{r3}
 8008454:	469e      	mov	lr, r3
 8008456:	4770      	bx	lr

08008458 <_fini>:
 8008458:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800845a:	bf00      	nop
 800845c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800845e:	bc08      	pop	{r3}
 8008460:	469e      	mov	lr, r3
 8008462:	4770      	bx	lr
