$date
	Sat Jan 24 20:07:47 2026
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module tri_state_mux_tb $end
$var wire 1 ! out $end
$var reg 1 " in0 $end
$var reg 1 # in1 $end
$var reg 1 $ select $end
$scope module uut $end
$var wire 1 " in0 $end
$var wire 1 # in1 $end
$var wire 1 $ select $end
$var wire 1 ! out $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
0$
0#
0"
0!
$end
#5
1$
#10
0$
1#
#15
1!
1$
#20
0$
0#
1"
#25
0!
1$
#30
1!
0$
1#
#35
1$
#40
