Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2025.1 (lin64) Build 6140274 Wed May 21 22:58:25 MDT 2025
| Date         : Wed Jun 18 12:20:15 2025
| Host         : temp-mati running 64-bit Linux Mint 22.1
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file main_timing_summary_routed.rpt -pb main_timing_summary_routed.pb -rpx main_timing_summary_routed.rpx -warn_on_violation
| Design       : main
| Device       : 7a35ti-csg324
| Speed File   : -1L  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                    Violations  
---------  ----------------  -----------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell    55          
TIMING-18  Warning           Missing input or output delay  3           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (55)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (143)
5. checking no_input_delay (1)
6. checking no_output_delay (8)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (55)
-------------------------
 There are 55 register/latch pins with no clock driven by root clock pin: U2/lcd_clk_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (143)
--------------------------------------------------
 There are 143 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (8)
-------------------------------
 There are 8 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.995        0.000                      0                  165        0.133        0.000                      0                  165        4.500        0.000                       0                   109  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         4.995        0.000                      0                  165        0.133        0.000                      0                  165        4.500        0.000                       0                   109  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.995ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.133ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.995ns  (required time - arrival time)
  Source:                 counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.003ns  (logic 2.804ns (56.052%)  route 2.199ns (43.948%))
  Logic Levels:           11  (CARRY4=9 LUT2=2)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.879ns = ( 14.879 - 10.000 ) 
    Source Clock Delay      (SCD):    5.181ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=108, routed)         1.629     5.181    Clock100MHz_IBUF_BUFG
    SLICE_X0Y18          FDRE                                         r  counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y18          FDRE (Prop_fdre_C_Q)         0.456     5.637 f  counter_reg[3]/Q
                         net (fo=3, routed)           0.810     6.447    spi_master_inst/counter_reg[3]
    SLICE_X1Y19          LUT2 (Prop_lut2_I0_O)        0.124     6.571 r  spi_master_inst/spi_start_pulse_i_23/O
                         net (fo=1, routed)           0.000     6.571    spi_master_inst/spi_start_pulse_i_23_n_0
    SLICE_X1Y19          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.121 r  spi_master_inst/spi_start_pulse_reg_i_11/CO[3]
                         net (fo=1, routed)           0.000     7.121    spi_master_inst/spi_start_pulse_reg_i_11_n_0
    SLICE_X1Y20          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.235 r  spi_master_inst/spi_start_pulse_reg_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.235    spi_master_inst/spi_start_pulse_reg_i_3_n_0
    SLICE_X1Y21          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.349 f  spi_master_inst/spi_start_pulse_reg_i_2/CO[3]
                         net (fo=28, routed)          1.388     8.737    spi_master_inst_n_3
    SLICE_X0Y18          LUT2 (Prop_lut2_I1_O)        0.124     8.861 r  counter[0]_i_7/O
                         net (fo=1, routed)           0.000     8.861    counter[0]_i_7_n_0
    SLICE_X0Y18          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.393 r  counter_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.393    counter_reg[0]_i_2_n_0
    SLICE_X0Y19          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.507 r  counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.507    counter_reg[4]_i_1_n_0
    SLICE_X0Y20          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.621 r  counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.621    counter_reg[8]_i_1_n_0
    SLICE_X0Y21          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.735 r  counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.735    counter_reg[12]_i_1_n_0
    SLICE_X0Y22          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.849 r  counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.849    counter_reg[16]_i_1_n_0
    SLICE_X0Y23          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.183 r  counter_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000    10.183    counter_reg[20]_i_1_n_6
    SLICE_X0Y23          FDRE                                         r  counter_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000    10.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=108, routed)         1.507    14.879    Clock100MHz_IBUF_BUFG
    SLICE_X0Y23          FDRE                                         r  counter_reg[21]/C
                         clock pessimism              0.273    15.152    
                         clock uncertainty           -0.035    15.116    
    SLICE_X0Y23          FDRE (Setup_fdre_C_D)        0.062    15.178    counter_reg[21]
  -------------------------------------------------------------------
                         required time                         15.178    
                         arrival time                         -10.183    
  -------------------------------------------------------------------
                         slack                                  4.995    

Slack (MET) :             5.016ns  (required time - arrival time)
  Source:                 counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.982ns  (logic 2.783ns (55.867%)  route 2.199ns (44.133%))
  Logic Levels:           11  (CARRY4=9 LUT2=2)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.879ns = ( 14.879 - 10.000 ) 
    Source Clock Delay      (SCD):    5.181ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=108, routed)         1.629     5.181    Clock100MHz_IBUF_BUFG
    SLICE_X0Y18          FDRE                                         r  counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y18          FDRE (Prop_fdre_C_Q)         0.456     5.637 f  counter_reg[3]/Q
                         net (fo=3, routed)           0.810     6.447    spi_master_inst/counter_reg[3]
    SLICE_X1Y19          LUT2 (Prop_lut2_I0_O)        0.124     6.571 r  spi_master_inst/spi_start_pulse_i_23/O
                         net (fo=1, routed)           0.000     6.571    spi_master_inst/spi_start_pulse_i_23_n_0
    SLICE_X1Y19          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.121 r  spi_master_inst/spi_start_pulse_reg_i_11/CO[3]
                         net (fo=1, routed)           0.000     7.121    spi_master_inst/spi_start_pulse_reg_i_11_n_0
    SLICE_X1Y20          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.235 r  spi_master_inst/spi_start_pulse_reg_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.235    spi_master_inst/spi_start_pulse_reg_i_3_n_0
    SLICE_X1Y21          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.349 f  spi_master_inst/spi_start_pulse_reg_i_2/CO[3]
                         net (fo=28, routed)          1.388     8.737    spi_master_inst_n_3
    SLICE_X0Y18          LUT2 (Prop_lut2_I1_O)        0.124     8.861 r  counter[0]_i_7/O
                         net (fo=1, routed)           0.000     8.861    counter[0]_i_7_n_0
    SLICE_X0Y18          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.393 r  counter_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.393    counter_reg[0]_i_2_n_0
    SLICE_X0Y19          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.507 r  counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.507    counter_reg[4]_i_1_n_0
    SLICE_X0Y20          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.621 r  counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.621    counter_reg[8]_i_1_n_0
    SLICE_X0Y21          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.735 r  counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.735    counter_reg[12]_i_1_n_0
    SLICE_X0Y22          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.849 r  counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.849    counter_reg[16]_i_1_n_0
    SLICE_X0Y23          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.162 r  counter_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000    10.162    counter_reg[20]_i_1_n_4
    SLICE_X0Y23          FDRE                                         r  counter_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000    10.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=108, routed)         1.507    14.879    Clock100MHz_IBUF_BUFG
    SLICE_X0Y23          FDRE                                         r  counter_reg[23]/C
                         clock pessimism              0.273    15.152    
                         clock uncertainty           -0.035    15.116    
    SLICE_X0Y23          FDRE (Setup_fdre_C_D)        0.062    15.178    counter_reg[23]
  -------------------------------------------------------------------
                         required time                         15.178    
                         arrival time                         -10.162    
  -------------------------------------------------------------------
                         slack                                  5.016    

Slack (MET) :             5.090ns  (required time - arrival time)
  Source:                 counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.908ns  (logic 2.709ns (55.201%)  route 2.199ns (44.799%))
  Logic Levels:           11  (CARRY4=9 LUT2=2)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.879ns = ( 14.879 - 10.000 ) 
    Source Clock Delay      (SCD):    5.181ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=108, routed)         1.629     5.181    Clock100MHz_IBUF_BUFG
    SLICE_X0Y18          FDRE                                         r  counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y18          FDRE (Prop_fdre_C_Q)         0.456     5.637 f  counter_reg[3]/Q
                         net (fo=3, routed)           0.810     6.447    spi_master_inst/counter_reg[3]
    SLICE_X1Y19          LUT2 (Prop_lut2_I0_O)        0.124     6.571 r  spi_master_inst/spi_start_pulse_i_23/O
                         net (fo=1, routed)           0.000     6.571    spi_master_inst/spi_start_pulse_i_23_n_0
    SLICE_X1Y19          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.121 r  spi_master_inst/spi_start_pulse_reg_i_11/CO[3]
                         net (fo=1, routed)           0.000     7.121    spi_master_inst/spi_start_pulse_reg_i_11_n_0
    SLICE_X1Y20          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.235 r  spi_master_inst/spi_start_pulse_reg_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.235    spi_master_inst/spi_start_pulse_reg_i_3_n_0
    SLICE_X1Y21          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.349 f  spi_master_inst/spi_start_pulse_reg_i_2/CO[3]
                         net (fo=28, routed)          1.388     8.737    spi_master_inst_n_3
    SLICE_X0Y18          LUT2 (Prop_lut2_I1_O)        0.124     8.861 r  counter[0]_i_7/O
                         net (fo=1, routed)           0.000     8.861    counter[0]_i_7_n_0
    SLICE_X0Y18          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.393 r  counter_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.393    counter_reg[0]_i_2_n_0
    SLICE_X0Y19          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.507 r  counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.507    counter_reg[4]_i_1_n_0
    SLICE_X0Y20          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.621 r  counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.621    counter_reg[8]_i_1_n_0
    SLICE_X0Y21          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.735 r  counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.735    counter_reg[12]_i_1_n_0
    SLICE_X0Y22          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.849 r  counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.849    counter_reg[16]_i_1_n_0
    SLICE_X0Y23          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.088 r  counter_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000    10.088    counter_reg[20]_i_1_n_5
    SLICE_X0Y23          FDRE                                         r  counter_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000    10.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=108, routed)         1.507    14.879    Clock100MHz_IBUF_BUFG
    SLICE_X0Y23          FDRE                                         r  counter_reg[22]/C
                         clock pessimism              0.273    15.152    
                         clock uncertainty           -0.035    15.116    
    SLICE_X0Y23          FDRE (Setup_fdre_C_D)        0.062    15.178    counter_reg[22]
  -------------------------------------------------------------------
                         required time                         15.178    
                         arrival time                         -10.088    
  -------------------------------------------------------------------
                         slack                                  5.090    

Slack (MET) :             5.106ns  (required time - arrival time)
  Source:                 counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.892ns  (logic 2.693ns (55.055%)  route 2.199ns (44.945%))
  Logic Levels:           11  (CARRY4=9 LUT2=2)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.879ns = ( 14.879 - 10.000 ) 
    Source Clock Delay      (SCD):    5.181ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=108, routed)         1.629     5.181    Clock100MHz_IBUF_BUFG
    SLICE_X0Y18          FDRE                                         r  counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y18          FDRE (Prop_fdre_C_Q)         0.456     5.637 f  counter_reg[3]/Q
                         net (fo=3, routed)           0.810     6.447    spi_master_inst/counter_reg[3]
    SLICE_X1Y19          LUT2 (Prop_lut2_I0_O)        0.124     6.571 r  spi_master_inst/spi_start_pulse_i_23/O
                         net (fo=1, routed)           0.000     6.571    spi_master_inst/spi_start_pulse_i_23_n_0
    SLICE_X1Y19          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.121 r  spi_master_inst/spi_start_pulse_reg_i_11/CO[3]
                         net (fo=1, routed)           0.000     7.121    spi_master_inst/spi_start_pulse_reg_i_11_n_0
    SLICE_X1Y20          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.235 r  spi_master_inst/spi_start_pulse_reg_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.235    spi_master_inst/spi_start_pulse_reg_i_3_n_0
    SLICE_X1Y21          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.349 f  spi_master_inst/spi_start_pulse_reg_i_2/CO[3]
                         net (fo=28, routed)          1.388     8.737    spi_master_inst_n_3
    SLICE_X0Y18          LUT2 (Prop_lut2_I1_O)        0.124     8.861 r  counter[0]_i_7/O
                         net (fo=1, routed)           0.000     8.861    counter[0]_i_7_n_0
    SLICE_X0Y18          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.393 r  counter_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.393    counter_reg[0]_i_2_n_0
    SLICE_X0Y19          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.507 r  counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.507    counter_reg[4]_i_1_n_0
    SLICE_X0Y20          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.621 r  counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.621    counter_reg[8]_i_1_n_0
    SLICE_X0Y21          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.735 r  counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.735    counter_reg[12]_i_1_n_0
    SLICE_X0Y22          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.849 r  counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.849    counter_reg[16]_i_1_n_0
    SLICE_X0Y23          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    10.072 r  counter_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000    10.072    counter_reg[20]_i_1_n_7
    SLICE_X0Y23          FDRE                                         r  counter_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000    10.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=108, routed)         1.507    14.879    Clock100MHz_IBUF_BUFG
    SLICE_X0Y23          FDRE                                         r  counter_reg[20]/C
                         clock pessimism              0.273    15.152    
                         clock uncertainty           -0.035    15.116    
    SLICE_X0Y23          FDRE (Setup_fdre_C_D)        0.062    15.178    counter_reg[20]
  -------------------------------------------------------------------
                         required time                         15.178    
                         arrival time                         -10.072    
  -------------------------------------------------------------------
                         slack                                  5.106    

Slack (MET) :             5.110ns  (required time - arrival time)
  Source:                 counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.889ns  (logic 2.690ns (55.027%)  route 2.199ns (44.973%))
  Logic Levels:           10  (CARRY4=8 LUT2=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.880ns = ( 14.880 - 10.000 ) 
    Source Clock Delay      (SCD):    5.181ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=108, routed)         1.629     5.181    Clock100MHz_IBUF_BUFG
    SLICE_X0Y18          FDRE                                         r  counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y18          FDRE (Prop_fdre_C_Q)         0.456     5.637 f  counter_reg[3]/Q
                         net (fo=3, routed)           0.810     6.447    spi_master_inst/counter_reg[3]
    SLICE_X1Y19          LUT2 (Prop_lut2_I0_O)        0.124     6.571 r  spi_master_inst/spi_start_pulse_i_23/O
                         net (fo=1, routed)           0.000     6.571    spi_master_inst/spi_start_pulse_i_23_n_0
    SLICE_X1Y19          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.121 r  spi_master_inst/spi_start_pulse_reg_i_11/CO[3]
                         net (fo=1, routed)           0.000     7.121    spi_master_inst/spi_start_pulse_reg_i_11_n_0
    SLICE_X1Y20          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.235 r  spi_master_inst/spi_start_pulse_reg_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.235    spi_master_inst/spi_start_pulse_reg_i_3_n_0
    SLICE_X1Y21          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.349 f  spi_master_inst/spi_start_pulse_reg_i_2/CO[3]
                         net (fo=28, routed)          1.388     8.737    spi_master_inst_n_3
    SLICE_X0Y18          LUT2 (Prop_lut2_I1_O)        0.124     8.861 r  counter[0]_i_7/O
                         net (fo=1, routed)           0.000     8.861    counter[0]_i_7_n_0
    SLICE_X0Y18          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.393 r  counter_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.393    counter_reg[0]_i_2_n_0
    SLICE_X0Y19          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.507 r  counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.507    counter_reg[4]_i_1_n_0
    SLICE_X0Y20          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.621 r  counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.621    counter_reg[8]_i_1_n_0
    SLICE_X0Y21          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.735 r  counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.735    counter_reg[12]_i_1_n_0
    SLICE_X0Y22          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.069 r  counter_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000    10.069    counter_reg[16]_i_1_n_6
    SLICE_X0Y22          FDRE                                         r  counter_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000    10.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=108, routed)         1.508    14.880    Clock100MHz_IBUF_BUFG
    SLICE_X0Y22          FDRE                                         r  counter_reg[17]/C
                         clock pessimism              0.273    15.153    
                         clock uncertainty           -0.035    15.117    
    SLICE_X0Y22          FDRE (Setup_fdre_C_D)        0.062    15.179    counter_reg[17]
  -------------------------------------------------------------------
                         required time                         15.179    
                         arrival time                         -10.069    
  -------------------------------------------------------------------
                         slack                                  5.110    

Slack (MET) :             5.131ns  (required time - arrival time)
  Source:                 counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.868ns  (logic 2.669ns (54.833%)  route 2.199ns (45.167%))
  Logic Levels:           10  (CARRY4=8 LUT2=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.880ns = ( 14.880 - 10.000 ) 
    Source Clock Delay      (SCD):    5.181ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=108, routed)         1.629     5.181    Clock100MHz_IBUF_BUFG
    SLICE_X0Y18          FDRE                                         r  counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y18          FDRE (Prop_fdre_C_Q)         0.456     5.637 f  counter_reg[3]/Q
                         net (fo=3, routed)           0.810     6.447    spi_master_inst/counter_reg[3]
    SLICE_X1Y19          LUT2 (Prop_lut2_I0_O)        0.124     6.571 r  spi_master_inst/spi_start_pulse_i_23/O
                         net (fo=1, routed)           0.000     6.571    spi_master_inst/spi_start_pulse_i_23_n_0
    SLICE_X1Y19          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.121 r  spi_master_inst/spi_start_pulse_reg_i_11/CO[3]
                         net (fo=1, routed)           0.000     7.121    spi_master_inst/spi_start_pulse_reg_i_11_n_0
    SLICE_X1Y20          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.235 r  spi_master_inst/spi_start_pulse_reg_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.235    spi_master_inst/spi_start_pulse_reg_i_3_n_0
    SLICE_X1Y21          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.349 f  spi_master_inst/spi_start_pulse_reg_i_2/CO[3]
                         net (fo=28, routed)          1.388     8.737    spi_master_inst_n_3
    SLICE_X0Y18          LUT2 (Prop_lut2_I1_O)        0.124     8.861 r  counter[0]_i_7/O
                         net (fo=1, routed)           0.000     8.861    counter[0]_i_7_n_0
    SLICE_X0Y18          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.393 r  counter_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.393    counter_reg[0]_i_2_n_0
    SLICE_X0Y19          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.507 r  counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.507    counter_reg[4]_i_1_n_0
    SLICE_X0Y20          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.621 r  counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.621    counter_reg[8]_i_1_n_0
    SLICE_X0Y21          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.735 r  counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.735    counter_reg[12]_i_1_n_0
    SLICE_X0Y22          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.048 r  counter_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000    10.048    counter_reg[16]_i_1_n_4
    SLICE_X0Y22          FDRE                                         r  counter_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000    10.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=108, routed)         1.508    14.880    Clock100MHz_IBUF_BUFG
    SLICE_X0Y22          FDRE                                         r  counter_reg[19]/C
                         clock pessimism              0.273    15.153    
                         clock uncertainty           -0.035    15.117    
    SLICE_X0Y22          FDRE (Setup_fdre_C_D)        0.062    15.179    counter_reg[19]
  -------------------------------------------------------------------
                         required time                         15.179    
                         arrival time                         -10.048    
  -------------------------------------------------------------------
                         slack                                  5.131    

Slack (MET) :             5.205ns  (required time - arrival time)
  Source:                 counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.794ns  (logic 2.595ns (54.136%)  route 2.199ns (45.864%))
  Logic Levels:           10  (CARRY4=8 LUT2=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.880ns = ( 14.880 - 10.000 ) 
    Source Clock Delay      (SCD):    5.181ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=108, routed)         1.629     5.181    Clock100MHz_IBUF_BUFG
    SLICE_X0Y18          FDRE                                         r  counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y18          FDRE (Prop_fdre_C_Q)         0.456     5.637 f  counter_reg[3]/Q
                         net (fo=3, routed)           0.810     6.447    spi_master_inst/counter_reg[3]
    SLICE_X1Y19          LUT2 (Prop_lut2_I0_O)        0.124     6.571 r  spi_master_inst/spi_start_pulse_i_23/O
                         net (fo=1, routed)           0.000     6.571    spi_master_inst/spi_start_pulse_i_23_n_0
    SLICE_X1Y19          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.121 r  spi_master_inst/spi_start_pulse_reg_i_11/CO[3]
                         net (fo=1, routed)           0.000     7.121    spi_master_inst/spi_start_pulse_reg_i_11_n_0
    SLICE_X1Y20          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.235 r  spi_master_inst/spi_start_pulse_reg_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.235    spi_master_inst/spi_start_pulse_reg_i_3_n_0
    SLICE_X1Y21          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.349 f  spi_master_inst/spi_start_pulse_reg_i_2/CO[3]
                         net (fo=28, routed)          1.388     8.737    spi_master_inst_n_3
    SLICE_X0Y18          LUT2 (Prop_lut2_I1_O)        0.124     8.861 r  counter[0]_i_7/O
                         net (fo=1, routed)           0.000     8.861    counter[0]_i_7_n_0
    SLICE_X0Y18          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.393 r  counter_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.393    counter_reg[0]_i_2_n_0
    SLICE_X0Y19          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.507 r  counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.507    counter_reg[4]_i_1_n_0
    SLICE_X0Y20          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.621 r  counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.621    counter_reg[8]_i_1_n_0
    SLICE_X0Y21          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.735 r  counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.735    counter_reg[12]_i_1_n_0
    SLICE_X0Y22          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.974 r  counter_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     9.974    counter_reg[16]_i_1_n_5
    SLICE_X0Y22          FDRE                                         r  counter_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000    10.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=108, routed)         1.508    14.880    Clock100MHz_IBUF_BUFG
    SLICE_X0Y22          FDRE                                         r  counter_reg[18]/C
                         clock pessimism              0.273    15.153    
                         clock uncertainty           -0.035    15.117    
    SLICE_X0Y22          FDRE (Setup_fdre_C_D)        0.062    15.179    counter_reg[18]
  -------------------------------------------------------------------
                         required time                         15.179    
                         arrival time                          -9.974    
  -------------------------------------------------------------------
                         slack                                  5.205    

Slack (MET) :             5.221ns  (required time - arrival time)
  Source:                 counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.778ns  (logic 2.579ns (53.982%)  route 2.199ns (46.018%))
  Logic Levels:           10  (CARRY4=8 LUT2=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.880ns = ( 14.880 - 10.000 ) 
    Source Clock Delay      (SCD):    5.181ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=108, routed)         1.629     5.181    Clock100MHz_IBUF_BUFG
    SLICE_X0Y18          FDRE                                         r  counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y18          FDRE (Prop_fdre_C_Q)         0.456     5.637 f  counter_reg[3]/Q
                         net (fo=3, routed)           0.810     6.447    spi_master_inst/counter_reg[3]
    SLICE_X1Y19          LUT2 (Prop_lut2_I0_O)        0.124     6.571 r  spi_master_inst/spi_start_pulse_i_23/O
                         net (fo=1, routed)           0.000     6.571    spi_master_inst/spi_start_pulse_i_23_n_0
    SLICE_X1Y19          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.121 r  spi_master_inst/spi_start_pulse_reg_i_11/CO[3]
                         net (fo=1, routed)           0.000     7.121    spi_master_inst/spi_start_pulse_reg_i_11_n_0
    SLICE_X1Y20          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.235 r  spi_master_inst/spi_start_pulse_reg_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.235    spi_master_inst/spi_start_pulse_reg_i_3_n_0
    SLICE_X1Y21          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.349 f  spi_master_inst/spi_start_pulse_reg_i_2/CO[3]
                         net (fo=28, routed)          1.388     8.737    spi_master_inst_n_3
    SLICE_X0Y18          LUT2 (Prop_lut2_I1_O)        0.124     8.861 r  counter[0]_i_7/O
                         net (fo=1, routed)           0.000     8.861    counter[0]_i_7_n_0
    SLICE_X0Y18          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.393 r  counter_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.393    counter_reg[0]_i_2_n_0
    SLICE_X0Y19          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.507 r  counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.507    counter_reg[4]_i_1_n_0
    SLICE_X0Y20          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.621 r  counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.621    counter_reg[8]_i_1_n_0
    SLICE_X0Y21          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.735 r  counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.735    counter_reg[12]_i_1_n_0
    SLICE_X0Y22          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     9.958 r  counter_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     9.958    counter_reg[16]_i_1_n_7
    SLICE_X0Y22          FDRE                                         r  counter_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000    10.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=108, routed)         1.508    14.880    Clock100MHz_IBUF_BUFG
    SLICE_X0Y22          FDRE                                         r  counter_reg[16]/C
                         clock pessimism              0.273    15.153    
                         clock uncertainty           -0.035    15.117    
    SLICE_X0Y22          FDRE (Setup_fdre_C_D)        0.062    15.179    counter_reg[16]
  -------------------------------------------------------------------
                         required time                         15.179    
                         arrival time                          -9.958    
  -------------------------------------------------------------------
                         slack                                  5.221    

Slack (MET) :             5.226ns  (required time - arrival time)
  Source:                 counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.775ns  (logic 2.576ns (53.953%)  route 2.199ns (46.047%))
  Logic Levels:           9  (CARRY4=7 LUT2=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.882ns = ( 14.882 - 10.000 ) 
    Source Clock Delay      (SCD):    5.181ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=108, routed)         1.629     5.181    Clock100MHz_IBUF_BUFG
    SLICE_X0Y18          FDRE                                         r  counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y18          FDRE (Prop_fdre_C_Q)         0.456     5.637 f  counter_reg[3]/Q
                         net (fo=3, routed)           0.810     6.447    spi_master_inst/counter_reg[3]
    SLICE_X1Y19          LUT2 (Prop_lut2_I0_O)        0.124     6.571 r  spi_master_inst/spi_start_pulse_i_23/O
                         net (fo=1, routed)           0.000     6.571    spi_master_inst/spi_start_pulse_i_23_n_0
    SLICE_X1Y19          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.121 r  spi_master_inst/spi_start_pulse_reg_i_11/CO[3]
                         net (fo=1, routed)           0.000     7.121    spi_master_inst/spi_start_pulse_reg_i_11_n_0
    SLICE_X1Y20          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.235 r  spi_master_inst/spi_start_pulse_reg_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.235    spi_master_inst/spi_start_pulse_reg_i_3_n_0
    SLICE_X1Y21          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.349 f  spi_master_inst/spi_start_pulse_reg_i_2/CO[3]
                         net (fo=28, routed)          1.388     8.737    spi_master_inst_n_3
    SLICE_X0Y18          LUT2 (Prop_lut2_I1_O)        0.124     8.861 r  counter[0]_i_7/O
                         net (fo=1, routed)           0.000     8.861    counter[0]_i_7_n_0
    SLICE_X0Y18          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.393 r  counter_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.393    counter_reg[0]_i_2_n_0
    SLICE_X0Y19          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.507 r  counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.507    counter_reg[4]_i_1_n_0
    SLICE_X0Y20          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.621 r  counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.621    counter_reg[8]_i_1_n_0
    SLICE_X0Y21          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.955 r  counter_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     9.955    counter_reg[12]_i_1_n_6
    SLICE_X0Y21          FDRE                                         r  counter_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000    10.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=108, routed)         1.510    14.882    Clock100MHz_IBUF_BUFG
    SLICE_X0Y21          FDRE                                         r  counter_reg[13]/C
                         clock pessimism              0.273    15.155    
                         clock uncertainty           -0.035    15.119    
    SLICE_X0Y21          FDRE (Setup_fdre_C_D)        0.062    15.181    counter_reg[13]
  -------------------------------------------------------------------
                         required time                         15.181    
                         arrival time                          -9.955    
  -------------------------------------------------------------------
                         slack                                  5.226    

Slack (MET) :             5.247ns  (required time - arrival time)
  Source:                 counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.754ns  (logic 2.555ns (53.750%)  route 2.199ns (46.250%))
  Logic Levels:           9  (CARRY4=7 LUT2=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.882ns = ( 14.882 - 10.000 ) 
    Source Clock Delay      (SCD):    5.181ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=108, routed)         1.629     5.181    Clock100MHz_IBUF_BUFG
    SLICE_X0Y18          FDRE                                         r  counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y18          FDRE (Prop_fdre_C_Q)         0.456     5.637 f  counter_reg[3]/Q
                         net (fo=3, routed)           0.810     6.447    spi_master_inst/counter_reg[3]
    SLICE_X1Y19          LUT2 (Prop_lut2_I0_O)        0.124     6.571 r  spi_master_inst/spi_start_pulse_i_23/O
                         net (fo=1, routed)           0.000     6.571    spi_master_inst/spi_start_pulse_i_23_n_0
    SLICE_X1Y19          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.121 r  spi_master_inst/spi_start_pulse_reg_i_11/CO[3]
                         net (fo=1, routed)           0.000     7.121    spi_master_inst/spi_start_pulse_reg_i_11_n_0
    SLICE_X1Y20          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.235 r  spi_master_inst/spi_start_pulse_reg_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.235    spi_master_inst/spi_start_pulse_reg_i_3_n_0
    SLICE_X1Y21          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.349 f  spi_master_inst/spi_start_pulse_reg_i_2/CO[3]
                         net (fo=28, routed)          1.388     8.737    spi_master_inst_n_3
    SLICE_X0Y18          LUT2 (Prop_lut2_I1_O)        0.124     8.861 r  counter[0]_i_7/O
                         net (fo=1, routed)           0.000     8.861    counter[0]_i_7_n_0
    SLICE_X0Y18          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.393 r  counter_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.393    counter_reg[0]_i_2_n_0
    SLICE_X0Y19          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.507 r  counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.507    counter_reg[4]_i_1_n_0
    SLICE_X0Y20          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.621 r  counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.621    counter_reg[8]_i_1_n_0
    SLICE_X0Y21          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.934 r  counter_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     9.934    counter_reg[12]_i_1_n_4
    SLICE_X0Y21          FDRE                                         r  counter_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000    10.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=108, routed)         1.510    14.882    Clock100MHz_IBUF_BUFG
    SLICE_X0Y21          FDRE                                         r  counter_reg[15]/C
                         clock pessimism              0.273    15.155    
                         clock uncertainty           -0.035    15.119    
    SLICE_X0Y21          FDRE (Setup_fdre_C_D)        0.062    15.181    counter_reg[15]
  -------------------------------------------------------------------
                         required time                         15.181    
                         arrival time                          -9.934    
  -------------------------------------------------------------------
                         slack                                  5.247    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.133ns  (arrival time - required time)
  Source:                 next_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            current_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.208ns  (logic 0.141ns (67.788%)  route 0.067ns (32.212%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.013ns
    Source Clock Delay      (SCD):    1.500ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=108, routed)         0.587     1.500    Clock100MHz_IBUF_BUFG
    SLICE_X1Y22          FDRE                                         r  next_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y22          FDRE (Prop_fdre_C_Q)         0.141     1.641 r  next_state_reg[0]/Q
                         net (fo=2, routed)           0.067     1.708    next_state[0]
    SLICE_X1Y22          FDRE                                         r  current_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=108, routed)         0.855     2.013    Clock100MHz_IBUF_BUFG
    SLICE_X1Y22          FDRE                                         r  current_state_reg[0]/C
                         clock pessimism             -0.513     1.500    
    SLICE_X1Y22          FDRE (Hold_fdre_C_D)         0.075     1.575    current_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.575    
                         arrival time                           1.708    
  -------------------------------------------------------------------
                         slack                                  0.133    

Slack (MET) :             0.137ns  (arrival time - required time)
  Source:                 next_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            current_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.208ns  (logic 0.141ns (67.788%)  route 0.067ns (32.212%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.013ns
    Source Clock Delay      (SCD):    1.500ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=108, routed)         0.587     1.500    Clock100MHz_IBUF_BUFG
    SLICE_X1Y22          FDRE                                         r  next_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y22          FDRE (Prop_fdre_C_Q)         0.141     1.641 r  next_state_reg[1]/Q
                         net (fo=2, routed)           0.067     1.708    next_state[1]
    SLICE_X1Y22          FDRE                                         r  current_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=108, routed)         0.855     2.013    Clock100MHz_IBUF_BUFG
    SLICE_X1Y22          FDRE                                         r  current_state_reg[1]/C
                         clock pessimism             -0.513     1.500    
    SLICE_X1Y22          FDRE (Hold_fdre_C_D)         0.071     1.571    current_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.571    
                         arrival time                           1.708    
  -------------------------------------------------------------------
                         slack                                  0.137    

Slack (MET) :             0.171ns  (arrival time - required time)
  Source:                 spi_master_inst/FSM_onehot_next_state_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            spi_master_inst/FSM_onehot_current_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.141ns (54.442%)  route 0.118ns (45.558%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.009ns
    Source Clock Delay      (SCD):    1.496ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=108, routed)         0.583     1.496    spi_master_inst/CLK
    SLICE_X4Y23          FDSE                                         r  spi_master_inst/FSM_onehot_next_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y23          FDSE (Prop_fdse_C_Q)         0.141     1.637 r  spi_master_inst/FSM_onehot_next_state_reg[0]/Q
                         net (fo=1, routed)           0.118     1.755    spi_master_inst/FSM_onehot_next_state_reg_n_0_[0]
    SLICE_X5Y23          FDRE                                         r  spi_master_inst/FSM_onehot_current_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=108, routed)         0.851     2.009    spi_master_inst/CLK
    SLICE_X5Y23          FDRE                                         r  spi_master_inst/FSM_onehot_current_state_reg[0]/C
                         clock pessimism             -0.500     1.509    
    SLICE_X5Y23          FDRE (Hold_fdre_C_D)         0.075     1.584    spi_master_inst/FSM_onehot_current_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.584    
                         arrival time                           1.755    
  -------------------------------------------------------------------
                         slack                                  0.171    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 spi_master_inst/FSM_onehot_next_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            spi_master_inst/FSM_onehot_current_state_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.261ns  (logic 0.141ns (54.076%)  route 0.120ns (45.924%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.009ns
    Source Clock Delay      (SCD):    1.496ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=108, routed)         0.583     1.496    spi_master_inst/CLK
    SLICE_X4Y23          FDRE                                         r  spi_master_inst/FSM_onehot_next_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y23          FDRE (Prop_fdre_C_Q)         0.141     1.637 r  spi_master_inst/FSM_onehot_next_state_reg[2]/Q
                         net (fo=1, routed)           0.120     1.757    spi_master_inst/FSM_onehot_next_state_reg_n_0_[2]
    SLICE_X5Y23          FDRE                                         r  spi_master_inst/FSM_onehot_current_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=108, routed)         0.851     2.009    spi_master_inst/CLK
    SLICE_X5Y23          FDRE                                         r  spi_master_inst/FSM_onehot_current_state_reg[2]/C
                         clock pessimism             -0.500     1.509    
    SLICE_X5Y23          FDRE (Hold_fdre_C_D)         0.070     1.579    spi_master_inst/FSM_onehot_current_state_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.757    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 spi_master_inst/FSM_onehot_next_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            spi_master_inst/FSM_onehot_current_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.141ns (54.227%)  route 0.119ns (45.773%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.009ns
    Source Clock Delay      (SCD):    1.496ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=108, routed)         0.583     1.496    spi_master_inst/CLK
    SLICE_X4Y23          FDRE                                         r  spi_master_inst/FSM_onehot_next_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y23          FDRE (Prop_fdre_C_Q)         0.141     1.637 r  spi_master_inst/FSM_onehot_next_state_reg[1]/Q
                         net (fo=1, routed)           0.119     1.756    spi_master_inst/FSM_onehot_next_state_reg_n_0_[1]
    SLICE_X5Y23          FDRE                                         r  spi_master_inst/FSM_onehot_current_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=108, routed)         0.851     2.009    spi_master_inst/CLK
    SLICE_X5Y23          FDRE                                         r  spi_master_inst/FSM_onehot_current_state_reg[1]/C
                         clock pessimism             -0.500     1.509    
    SLICE_X5Y23          FDRE (Hold_fdre_C_D)         0.066     1.575    spi_master_inst/FSM_onehot_current_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.575    
                         arrival time                           1.756    
  -------------------------------------------------------------------
                         slack                                  0.181    

Slack (MET) :             0.197ns  (arrival time - required time)
  Source:                 lcd_clk_cnt_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lcd_reset_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.301ns  (logic 0.186ns (61.891%)  route 0.115ns (38.109%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=108, routed)         0.560     1.473    Clock100MHz_IBUF_BUFG
    SLICE_X15Y30         FDRE                                         r  lcd_clk_cnt_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y30         FDRE (Prop_fdre_C_Q)         0.141     1.614 r  lcd_clk_cnt_reg[26]/Q
                         net (fo=3, routed)           0.115     1.729    lcd_clk_cnt_reg[26]
    SLICE_X13Y29         LUT6 (Prop_lut6_I1_O)        0.045     1.774 r  lcd_reset_i_1/O
                         net (fo=1, routed)           0.000     1.774    lcd_reset_i_1_n_0
    SLICE_X13Y29         FDRE                                         r  lcd_reset_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=108, routed)         0.827     1.985    Clock100MHz_IBUF_BUFG
    SLICE_X13Y29         FDRE                                         r  lcd_reset_reg/C
                         clock pessimism             -0.499     1.486    
    SLICE_X13Y29         FDRE (Hold_fdre_C_D)         0.091     1.577    lcd_reset_reg
  -------------------------------------------------------------------
                         required time                         -1.577    
                         arrival time                           1.774    
  -------------------------------------------------------------------
                         slack                                  0.197    

Slack (MET) :             0.216ns  (arrival time - required time)
  Source:                 spi_master_inst/clk_div_counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            spi_master_inst/clk_div_counter_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.360ns  (logic 0.188ns (52.222%)  route 0.172ns (47.778%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.010ns
    Source Clock Delay      (SCD):    1.497ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=108, routed)         0.584     1.497    spi_master_inst/CLK
    SLICE_X3Y24          FDRE                                         r  spi_master_inst/clk_div_counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y24          FDRE (Prop_fdre_C_Q)         0.141     1.638 r  spi_master_inst/clk_div_counter_reg[5]/Q
                         net (fo=5, routed)           0.172     1.810    spi_master_inst/clk_div_counter[5]
    SLICE_X2Y24          LUT5 (Prop_lut5_I2_O)        0.047     1.857 r  spi_master_inst/clk_div_counter[7]_i_1/O
                         net (fo=1, routed)           0.000     1.857    spi_master_inst/clk_div_counter_0[7]
    SLICE_X2Y24          FDRE                                         r  spi_master_inst/clk_div_counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=108, routed)         0.852     2.010    spi_master_inst/CLK
    SLICE_X2Y24          FDRE                                         r  spi_master_inst/clk_div_counter_reg[7]/C
                         clock pessimism             -0.500     1.510    
    SLICE_X2Y24          FDRE (Hold_fdre_C_D)         0.131     1.641    spi_master_inst/clk_div_counter_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.641    
                         arrival time                           1.857    
  -------------------------------------------------------------------
                         slack                                  0.216    

Slack (MET) :             0.221ns  (arrival time - required time)
  Source:                 spi_master_inst/clk_div_counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            spi_master_inst/clk_div_counter_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.209ns (64.219%)  route 0.116ns (35.781%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.010ns
    Source Clock Delay      (SCD):    1.497ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=108, routed)         0.584     1.497    spi_master_inst/CLK
    SLICE_X2Y24          FDRE                                         r  spi_master_inst/clk_div_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y24          FDRE (Prop_fdre_C_Q)         0.164     1.661 r  spi_master_inst/clk_div_counter_reg[2]/Q
                         net (fo=6, routed)           0.116     1.778    spi_master_inst/clk_div_counter[2]
    SLICE_X3Y24          LUT6 (Prop_lut6_I2_O)        0.045     1.823 r  spi_master_inst/clk_div_counter[4]_i_1/O
                         net (fo=1, routed)           0.000     1.823    spi_master_inst/clk_div_counter_0[4]
    SLICE_X3Y24          FDRE                                         r  spi_master_inst/clk_div_counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=108, routed)         0.852     2.010    spi_master_inst/CLK
    SLICE_X3Y24          FDRE                                         r  spi_master_inst/clk_div_counter_reg[4]/C
                         clock pessimism             -0.500     1.510    
    SLICE_X3Y24          FDRE (Hold_fdre_C_D)         0.091     1.601    spi_master_inst/clk_div_counter_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.601    
                         arrival time                           1.823    
  -------------------------------------------------------------------
                         slack                                  0.221    

Slack (MET) :             0.224ns  (arrival time - required time)
  Source:                 spi_master_inst/clk_div_counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            spi_master_inst/clk_div_counter_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.186ns (51.955%)  route 0.172ns (48.045%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.010ns
    Source Clock Delay      (SCD):    1.497ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=108, routed)         0.584     1.497    spi_master_inst/CLK
    SLICE_X3Y24          FDRE                                         r  spi_master_inst/clk_div_counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y24          FDRE (Prop_fdre_C_Q)         0.141     1.638 r  spi_master_inst/clk_div_counter_reg[5]/Q
                         net (fo=5, routed)           0.172     1.810    spi_master_inst/clk_div_counter[5]
    SLICE_X2Y24          LUT4 (Prop_lut4_I1_O)        0.045     1.855 r  spi_master_inst/clk_div_counter[6]_i_1/O
                         net (fo=1, routed)           0.000     1.855    spi_master_inst/clk_div_counter_0[6]
    SLICE_X2Y24          FDRE                                         r  spi_master_inst/clk_div_counter_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=108, routed)         0.852     2.010    spi_master_inst/CLK
    SLICE_X2Y24          FDRE                                         r  spi_master_inst/clk_div_counter_reg[6]/C
                         clock pessimism             -0.500     1.510    
    SLICE_X2Y24          FDRE (Hold_fdre_C_D)         0.121     1.631    spi_master_inst/clk_div_counter_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.631    
                         arrival time                           1.855    
  -------------------------------------------------------------------
                         slack                                  0.224    

Slack (MET) :             0.232ns  (arrival time - required time)
  Source:                 current_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            next_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.324ns  (logic 0.227ns (70.140%)  route 0.097ns (29.860%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.013ns
    Source Clock Delay      (SCD):    1.500ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=108, routed)         0.587     1.500    Clock100MHz_IBUF_BUFG
    SLICE_X1Y22          FDRE                                         r  current_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y22          FDRE (Prop_fdre_C_Q)         0.128     1.628 f  current_state_reg[0]/Q
                         net (fo=4, routed)           0.097     1.725    spi_master_inst/Q[0]
    SLICE_X1Y22          LUT5 (Prop_lut5_I2_O)        0.099     1.824 r  spi_master_inst/next_state[1]_i_1/O
                         net (fo=1, routed)           0.000     1.824    spi_master_inst_n_2
    SLICE_X1Y22          FDRE                                         r  next_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=108, routed)         0.855     2.013    Clock100MHz_IBUF_BUFG
    SLICE_X1Y22          FDRE                                         r  next_state_reg[1]/C
                         clock pessimism             -0.513     1.500    
    SLICE_X1Y22          FDRE (Hold_fdre_C_D)         0.092     1.592    next_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.592    
                         arrival time                           1.824    
  -------------------------------------------------------------------
                         slack                                  0.232    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { Clock100MHz }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  Clock100MHz_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y18     counter_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y20     counter_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y20     counter_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y21     counter_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y21     counter_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y21     counter_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y21     counter_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y22     counter_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y22     counter_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y18     counter_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y18     counter_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y20     counter_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y20     counter_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y20     counter_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y20     counter_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y21     counter_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y21     counter_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y21     counter_reg[13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y21     counter_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y18     counter_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y18     counter_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y20     counter_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y20     counter_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y20     counter_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y20     counter_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y21     counter_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y21     counter_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y21     counter_reg[13]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y21     counter_reg[13]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           103 Endpoints
Min Delay           103 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 U2/temperature_int_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            U2/znak_reg[3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        39.136ns  (logic 13.437ns (34.334%)  route 25.699ns (65.666%))
  Logic Levels:           47  (CARRY4=28 FDRE=1 LUT2=4 LUT3=4 LUT4=1 LUT5=5 LUT6=4)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y26          FDRE                         0.000     0.000 r  U2/temperature_int_reg[4]/C
    SLICE_X6Y26          FDRE (Prop_fdre_C_Q)         0.524     0.524 r  U2/temperature_int_reg[4]/Q
                         net (fo=96, routed)          3.907     4.431    U2/temperature_int_reg_n_0_[4]
    SLICE_X0Y29          LUT3 (Prop_lut3_I2_O)        0.152     4.583 r  U2/znak[3]_i_413/O
                         net (fo=4, routed)           0.359     4.942    U2/znak[3]_i_413_n_0
    SLICE_X1Y30          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.593     5.535 r  U2/znak_reg[1]_i_509/CO[3]
                         net (fo=1, routed)           0.000     5.535    U2/znak_reg[1]_i_509_n_0
    SLICE_X1Y31          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.649 r  U2/znak_reg[1]_i_415/CO[3]
                         net (fo=1, routed)           0.000     5.649    U2/znak_reg[1]_i_415_n_0
    SLICE_X1Y32          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.763 r  U2/znak_reg[1]_i_264/CO[3]
                         net (fo=51, routed)          1.640     7.403    U2/znak_reg[1]_i_264_n_0
    SLICE_X0Y35          LUT3 (Prop_lut3_I1_O)        0.124     7.527 r  U2/znak[1]_i_277/O
                         net (fo=1, routed)           0.000     7.527    U2/znak[1]_i_277_n_0
    SLICE_X0Y35          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     8.107 r  U2/znak_reg[1]_i_116/O[2]
                         net (fo=3, routed)           0.960     9.067    U2/znak_reg[1]_i_116_n_5
    SLICE_X5Y35          LUT3 (Prop_lut3_I1_O)        0.302     9.369 r  U2/znak[1]_i_118/O
                         net (fo=2, routed)           0.968    10.337    U2/znak[1]_i_118_n_0
    SLICE_X2Y36          LUT5 (Prop_lut5_I1_O)        0.153    10.490 r  U2/znak[1]_i_49/O
                         net (fo=2, routed)           0.486    10.976    U2/znak[1]_i_49_n_0
    SLICE_X3Y35          LUT6 (Prop_lut6_I0_O)        0.331    11.307 r  U2/znak[1]_i_53/O
                         net (fo=1, routed)           0.000    11.307    U2/znak[1]_i_53_n_0
    SLICE_X3Y35          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.857 r  U2/znak_reg[1]_i_20/CO[3]
                         net (fo=1, routed)           0.000    11.857    U2/znak_reg[1]_i_20_n_0
    SLICE_X3Y36          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.971 r  U2/znak_reg[1]_i_14/CO[3]
                         net (fo=1, routed)           0.000    11.971    U2/znak_reg[1]_i_14_n_0
    SLICE_X3Y37          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.305 r  U2/znak_reg[3]_i_111/O[1]
                         net (fo=10, routed)          0.872    13.177    U2/znak_reg[3]_i_111_n_6
    SLICE_X4Y36          LUT2 (Prop_lut2_I0_O)        0.303    13.480 r  U2/znak[1]_i_590/O
                         net (fo=1, routed)           0.000    13.480    U2/znak[1]_i_590_n_0
    SLICE_X4Y36          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.030 r  U2/znak_reg[1]_i_531/CO[3]
                         net (fo=1, routed)           0.000    14.030    U2/znak_reg[1]_i_531_n_0
    SLICE_X4Y37          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    14.252 r  U2/znak_reg[1]_i_433/O[0]
                         net (fo=3, routed)           0.809    15.061    U2/znak_reg[1]_i_433_n_7
    SLICE_X6Y37          LUT2 (Prop_lut2_I0_O)        0.299    15.360 r  U2/znak[1]_i_529/O
                         net (fo=1, routed)           0.000    15.360    U2/znak[1]_i_529_n_0
    SLICE_X6Y37          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    15.893 r  U2/znak_reg[1]_i_432/CO[3]
                         net (fo=1, routed)           0.000    15.893    U2/znak_reg[1]_i_432_n_0
    SLICE_X6Y38          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.010 r  U2/znak_reg[1]_i_294/CO[3]
                         net (fo=1, routed)           0.000    16.010    U2/znak_reg[1]_i_294_n_0
    SLICE_X6Y39          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.127 r  U2/znak_reg[1]_i_153/CO[3]
                         net (fo=1, routed)           0.000    16.127    U2/znak_reg[1]_i_153_n_0
    SLICE_X6Y40          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.244 r  U2/znak_reg[1]_i_65/CO[3]
                         net (fo=1, routed)           0.000    16.244    U2/znak_reg[1]_i_65_n_0
    SLICE_X6Y41          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.361 r  U2/znak_reg[1]_i_29/CO[3]
                         net (fo=1, routed)           0.000    16.361    U2/znak_reg[1]_i_29_n_0
    SLICE_X6Y42          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    16.615 r  U2/znak_reg[1]_i_15/CO[0]
                         net (fo=61, routed)          2.373    18.988    U2/znak_reg[1]_i_15_n_3
    SLICE_X1Y51          LUT2 (Prop_lut2_I0_O)        0.395    19.383 r  U2/znak[1]_i_363/O
                         net (fo=64, routed)          2.697    22.080    U2/znak[1]_i_363_n_0
    SLICE_X6Y45          LUT6 (Prop_lut6_I1_O)        0.332    22.412 r  U2/znak[1]_i_465/O
                         net (fo=2, routed)           0.970    23.382    U2/znak[1]_i_465_n_0
    SLICE_X2Y45          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    23.786 r  U2/znak_reg[1]_i_593/CO[3]
                         net (fo=1, routed)           0.000    23.786    U2/znak_reg[1]_i_593_n_0
    SLICE_X2Y46          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.903 r  U2/znak_reg[1]_i_547/CO[3]
                         net (fo=1, routed)           0.000    23.903    U2/znak_reg[1]_i_547_n_0
    SLICE_X2Y47          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.020 r  U2/znak_reg[1]_i_460/CO[3]
                         net (fo=1, routed)           0.000    24.020    U2/znak_reg[1]_i_460_n_0
    SLICE_X2Y48          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.137 r  U2/znak_reg[1]_i_326/CO[3]
                         net (fo=1, routed)           0.000    24.137    U2/znak_reg[1]_i_326_n_0
    SLICE_X2Y49          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.254 r  U2/znak_reg[1]_i_185/CO[3]
                         net (fo=1, routed)           0.001    24.254    U2/znak_reg[1]_i_185_n_0
    SLICE_X2Y50          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    24.473 r  U2/znak_reg[1]_i_393/O[0]
                         net (fo=3, routed)           1.460    25.933    U2/znak_reg[1]_i_393_n_7
    SLICE_X0Y45          LUT5 (Prop_lut5_I0_O)        0.323    26.256 r  U2/znak[1]_i_216/O
                         net (fo=1, routed)           0.334    26.590    U2/znak[1]_i_216_n_0
    SLICE_X0Y46          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.709    27.299 r  U2/znak_reg[1]_i_97/CO[3]
                         net (fo=1, routed)           0.000    27.299    U2/znak_reg[1]_i_97_n_0
    SLICE_X0Y47          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    27.521 r  U2/znak_reg[1]_i_103/O[0]
                         net (fo=3, routed)           1.317    28.838    U2/znak_reg[1]_i_103_n_7
    SLICE_X1Y50          LUT3 (Prop_lut3_I1_O)        0.299    29.137 r  U2/znak[1]_i_94/O
                         net (fo=2, routed)           0.679    29.816    U2/znak[1]_i_94_n_0
    SLICE_X1Y50          LUT5 (Prop_lut5_I1_O)        0.152    29.968 r  U2/znak[1]_i_38/O
                         net (fo=2, routed)           0.741    30.709    U2/znak[1]_i_38_n_0
    SLICE_X3Y50          LUT6 (Prop_lut6_I0_O)        0.332    31.041 r  U2/znak[1]_i_42/O
                         net (fo=1, routed)           0.000    31.041    U2/znak[1]_i_42_n_0
    SLICE_X3Y50          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    31.442 r  U2/znak_reg[1]_i_19/CO[3]
                         net (fo=1, routed)           0.000    31.442    U2/znak_reg[1]_i_19_n_0
    SLICE_X3Y51          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    31.776 r  U2/znak_reg[1]_i_34/O[1]
                         net (fo=2, routed)           0.947    32.724    U2/znak_reg[1]_i_34_n_6
    SLICE_X0Y51          LUT2 (Prop_lut2_I0_O)        0.303    33.027 r  U2/znak[1]_i_36/O
                         net (fo=1, routed)           0.000    33.027    U2/znak[1]_i_36_n_0
    SLICE_X0Y51          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227    33.254 r  U2/znak_reg[1]_i_18/O[1]
                         net (fo=1, routed)           1.046    34.300    U2/znak_reg[1]_i_18_n_6
    SLICE_X5Y42          LUT5 (Prop_lut5_I4_O)        0.303    34.603 r  U2/znak[1]_i_10/O
                         net (fo=1, routed)           0.000    34.603    U2/znak[1]_i_10_n_0
    SLICE_X5Y42          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    35.004 r  U2/znak_reg[1]_i_5/CO[3]
                         net (fo=1, routed)           0.000    35.004    U2/znak_reg[1]_i_5_n_0
    SLICE_X5Y43          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    35.226 r  U2/znak_reg[3]_i_16/O[0]
                         net (fo=3, routed)           1.463    36.689    U2/znak_reg[3]_i_16_n_7
    SLICE_X11Y36         LUT4 (Prop_lut4_I3_O)        0.327    37.016 r  U2/znak[3]_i_8/O
                         net (fo=1, routed)           1.017    38.033    U2/znak[3]_i_8_n_0
    SLICE_X11Y28         LUT5 (Prop_lut5_I3_O)        0.326    38.359 r  U2/znak[3]_i_3/O
                         net (fo=1, routed)           0.653    39.012    U2/znak[3]_i_3_n_0
    SLICE_X10Y28         LUT6 (Prop_lut6_I4_O)        0.124    39.136 r  U2/znak[3]_i_1/O
                         net (fo=1, routed)           0.000    39.136    U2/p_1_in[3]
    SLICE_X10Y28         FDCE                                         r  U2/znak_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U2/temperature_int_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            U2/znak_reg[2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        39.077ns  (logic 13.207ns (33.797%)  route 25.871ns (66.203%))
  Logic Levels:           47  (CARRY4=28 FDRE=1 LUT2=4 LUT3=4 LUT4=1 LUT5=5 LUT6=4)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y26          FDRE                         0.000     0.000 r  U2/temperature_int_reg[4]/C
    SLICE_X6Y26          FDRE (Prop_fdre_C_Q)         0.524     0.524 r  U2/temperature_int_reg[4]/Q
                         net (fo=96, routed)          3.907     4.431    U2/temperature_int_reg_n_0_[4]
    SLICE_X0Y29          LUT3 (Prop_lut3_I2_O)        0.152     4.583 r  U2/znak[3]_i_413/O
                         net (fo=4, routed)           0.359     4.942    U2/znak[3]_i_413_n_0
    SLICE_X1Y30          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.593     5.535 r  U2/znak_reg[1]_i_509/CO[3]
                         net (fo=1, routed)           0.000     5.535    U2/znak_reg[1]_i_509_n_0
    SLICE_X1Y31          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.649 r  U2/znak_reg[1]_i_415/CO[3]
                         net (fo=1, routed)           0.000     5.649    U2/znak_reg[1]_i_415_n_0
    SLICE_X1Y32          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.763 r  U2/znak_reg[1]_i_264/CO[3]
                         net (fo=51, routed)          1.640     7.403    U2/znak_reg[1]_i_264_n_0
    SLICE_X0Y35          LUT3 (Prop_lut3_I1_O)        0.124     7.527 r  U2/znak[1]_i_277/O
                         net (fo=1, routed)           0.000     7.527    U2/znak[1]_i_277_n_0
    SLICE_X0Y35          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     8.107 r  U2/znak_reg[1]_i_116/O[2]
                         net (fo=3, routed)           0.960     9.067    U2/znak_reg[1]_i_116_n_5
    SLICE_X5Y35          LUT3 (Prop_lut3_I1_O)        0.302     9.369 r  U2/znak[1]_i_118/O
                         net (fo=2, routed)           0.968    10.337    U2/znak[1]_i_118_n_0
    SLICE_X2Y36          LUT5 (Prop_lut5_I1_O)        0.153    10.490 r  U2/znak[1]_i_49/O
                         net (fo=2, routed)           0.486    10.976    U2/znak[1]_i_49_n_0
    SLICE_X3Y35          LUT6 (Prop_lut6_I0_O)        0.331    11.307 r  U2/znak[1]_i_53/O
                         net (fo=1, routed)           0.000    11.307    U2/znak[1]_i_53_n_0
    SLICE_X3Y35          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.857 r  U2/znak_reg[1]_i_20/CO[3]
                         net (fo=1, routed)           0.000    11.857    U2/znak_reg[1]_i_20_n_0
    SLICE_X3Y36          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.971 r  U2/znak_reg[1]_i_14/CO[3]
                         net (fo=1, routed)           0.000    11.971    U2/znak_reg[1]_i_14_n_0
    SLICE_X3Y37          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.305 r  U2/znak_reg[3]_i_111/O[1]
                         net (fo=10, routed)          0.872    13.177    U2/znak_reg[3]_i_111_n_6
    SLICE_X4Y36          LUT2 (Prop_lut2_I0_O)        0.303    13.480 r  U2/znak[1]_i_590/O
                         net (fo=1, routed)           0.000    13.480    U2/znak[1]_i_590_n_0
    SLICE_X4Y36          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.030 r  U2/znak_reg[1]_i_531/CO[3]
                         net (fo=1, routed)           0.000    14.030    U2/znak_reg[1]_i_531_n_0
    SLICE_X4Y37          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    14.252 r  U2/znak_reg[1]_i_433/O[0]
                         net (fo=3, routed)           0.809    15.061    U2/znak_reg[1]_i_433_n_7
    SLICE_X6Y37          LUT2 (Prop_lut2_I0_O)        0.299    15.360 r  U2/znak[1]_i_529/O
                         net (fo=1, routed)           0.000    15.360    U2/znak[1]_i_529_n_0
    SLICE_X6Y37          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    15.893 r  U2/znak_reg[1]_i_432/CO[3]
                         net (fo=1, routed)           0.000    15.893    U2/znak_reg[1]_i_432_n_0
    SLICE_X6Y38          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.010 r  U2/znak_reg[1]_i_294/CO[3]
                         net (fo=1, routed)           0.000    16.010    U2/znak_reg[1]_i_294_n_0
    SLICE_X6Y39          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.127 r  U2/znak_reg[1]_i_153/CO[3]
                         net (fo=1, routed)           0.000    16.127    U2/znak_reg[1]_i_153_n_0
    SLICE_X6Y40          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.244 r  U2/znak_reg[1]_i_65/CO[3]
                         net (fo=1, routed)           0.000    16.244    U2/znak_reg[1]_i_65_n_0
    SLICE_X6Y41          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.361 r  U2/znak_reg[1]_i_29/CO[3]
                         net (fo=1, routed)           0.000    16.361    U2/znak_reg[1]_i_29_n_0
    SLICE_X6Y42          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    16.615 r  U2/znak_reg[1]_i_15/CO[0]
                         net (fo=61, routed)          2.373    18.988    U2/znak_reg[1]_i_15_n_3
    SLICE_X1Y51          LUT2 (Prop_lut2_I0_O)        0.395    19.383 r  U2/znak[1]_i_363/O
                         net (fo=64, routed)          2.697    22.080    U2/znak[1]_i_363_n_0
    SLICE_X6Y45          LUT6 (Prop_lut6_I1_O)        0.332    22.412 r  U2/znak[1]_i_465/O
                         net (fo=2, routed)           0.970    23.382    U2/znak[1]_i_465_n_0
    SLICE_X2Y45          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    23.786 r  U2/znak_reg[1]_i_593/CO[3]
                         net (fo=1, routed)           0.000    23.786    U2/znak_reg[1]_i_593_n_0
    SLICE_X2Y46          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.903 r  U2/znak_reg[1]_i_547/CO[3]
                         net (fo=1, routed)           0.000    23.903    U2/znak_reg[1]_i_547_n_0
    SLICE_X2Y47          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.020 r  U2/znak_reg[1]_i_460/CO[3]
                         net (fo=1, routed)           0.000    24.020    U2/znak_reg[1]_i_460_n_0
    SLICE_X2Y48          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.137 r  U2/znak_reg[1]_i_326/CO[3]
                         net (fo=1, routed)           0.000    24.137    U2/znak_reg[1]_i_326_n_0
    SLICE_X2Y49          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.254 r  U2/znak_reg[1]_i_185/CO[3]
                         net (fo=1, routed)           0.001    24.254    U2/znak_reg[1]_i_185_n_0
    SLICE_X2Y50          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    24.473 r  U2/znak_reg[1]_i_393/O[0]
                         net (fo=3, routed)           1.460    25.933    U2/znak_reg[1]_i_393_n_7
    SLICE_X0Y45          LUT5 (Prop_lut5_I0_O)        0.323    26.256 r  U2/znak[1]_i_216/O
                         net (fo=1, routed)           0.334    26.590    U2/znak[1]_i_216_n_0
    SLICE_X0Y46          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.709    27.299 r  U2/znak_reg[1]_i_97/CO[3]
                         net (fo=1, routed)           0.000    27.299    U2/znak_reg[1]_i_97_n_0
    SLICE_X0Y47          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    27.521 r  U2/znak_reg[1]_i_103/O[0]
                         net (fo=3, routed)           1.317    28.838    U2/znak_reg[1]_i_103_n_7
    SLICE_X1Y50          LUT3 (Prop_lut3_I1_O)        0.299    29.137 r  U2/znak[1]_i_94/O
                         net (fo=2, routed)           0.679    29.816    U2/znak[1]_i_94_n_0
    SLICE_X1Y50          LUT5 (Prop_lut5_I1_O)        0.152    29.968 r  U2/znak[1]_i_38/O
                         net (fo=2, routed)           0.741    30.709    U2/znak[1]_i_38_n_0
    SLICE_X3Y50          LUT6 (Prop_lut6_I0_O)        0.332    31.041 r  U2/znak[1]_i_42/O
                         net (fo=1, routed)           0.000    31.041    U2/znak[1]_i_42_n_0
    SLICE_X3Y50          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    31.442 r  U2/znak_reg[1]_i_19/CO[3]
                         net (fo=1, routed)           0.000    31.442    U2/znak_reg[1]_i_19_n_0
    SLICE_X3Y51          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    31.776 r  U2/znak_reg[1]_i_34/O[1]
                         net (fo=2, routed)           0.947    32.724    U2/znak_reg[1]_i_34_n_6
    SLICE_X0Y51          LUT2 (Prop_lut2_I0_O)        0.303    33.027 r  U2/znak[1]_i_36/O
                         net (fo=1, routed)           0.000    33.027    U2/znak[1]_i_36_n_0
    SLICE_X0Y51          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227    33.254 r  U2/znak_reg[1]_i_18/O[1]
                         net (fo=1, routed)           1.046    34.300    U2/znak_reg[1]_i_18_n_6
    SLICE_X5Y42          LUT5 (Prop_lut5_I4_O)        0.303    34.603 r  U2/znak[1]_i_10/O
                         net (fo=1, routed)           0.000    34.603    U2/znak[1]_i_10_n_0
    SLICE_X5Y42          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    35.004 r  U2/znak_reg[1]_i_5/CO[3]
                         net (fo=1, routed)           0.000    35.004    U2/znak_reg[1]_i_5_n_0
    SLICE_X5Y43          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    35.226 r  U2/znak_reg[3]_i_16/O[0]
                         net (fo=3, routed)           1.463    36.689    U2/znak_reg[3]_i_16_n_7
    SLICE_X11Y36         LUT4 (Prop_lut4_I3_O)        0.299    36.988 r  U2/znak[2]_i_5/O
                         net (fo=1, routed)           0.806    37.794    U2/znak[2]_i_5_n_0
    SLICE_X11Y35         LUT5 (Prop_lut5_I0_O)        0.124    37.918 r  U2/znak[2]_i_3/O
                         net (fo=1, routed)           1.035    38.954    U2/znak[2]_i_3_n_0
    SLICE_X10Y28         LUT6 (Prop_lut6_I4_O)        0.124    39.078 r  U2/znak[2]_i_1/O
                         net (fo=1, routed)           0.000    39.078    U2/p_1_in[2]
    SLICE_X10Y28         FDCE                                         r  U2/znak_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U2/temperature_int_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            U2/znak_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        38.515ns  (logic 12.839ns (33.335%)  route 25.676ns (66.665%))
  Logic Levels:           46  (CARRY4=27 FDRE=1 LUT2=4 LUT3=4 LUT4=1 LUT5=4 LUT6=5)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y26          FDRE                         0.000     0.000 r  U2/temperature_int_reg[4]/C
    SLICE_X6Y26          FDRE (Prop_fdre_C_Q)         0.524     0.524 r  U2/temperature_int_reg[4]/Q
                         net (fo=96, routed)          3.907     4.431    U2/temperature_int_reg_n_0_[4]
    SLICE_X0Y29          LUT3 (Prop_lut3_I2_O)        0.152     4.583 r  U2/znak[3]_i_413/O
                         net (fo=4, routed)           0.359     4.942    U2/znak[3]_i_413_n_0
    SLICE_X1Y30          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.593     5.535 r  U2/znak_reg[1]_i_509/CO[3]
                         net (fo=1, routed)           0.000     5.535    U2/znak_reg[1]_i_509_n_0
    SLICE_X1Y31          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.649 r  U2/znak_reg[1]_i_415/CO[3]
                         net (fo=1, routed)           0.000     5.649    U2/znak_reg[1]_i_415_n_0
    SLICE_X1Y32          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.763 r  U2/znak_reg[1]_i_264/CO[3]
                         net (fo=51, routed)          1.640     7.403    U2/znak_reg[1]_i_264_n_0
    SLICE_X0Y35          LUT3 (Prop_lut3_I1_O)        0.124     7.527 r  U2/znak[1]_i_277/O
                         net (fo=1, routed)           0.000     7.527    U2/znak[1]_i_277_n_0
    SLICE_X0Y35          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     8.107 r  U2/znak_reg[1]_i_116/O[2]
                         net (fo=3, routed)           0.960     9.067    U2/znak_reg[1]_i_116_n_5
    SLICE_X5Y35          LUT3 (Prop_lut3_I1_O)        0.302     9.369 r  U2/znak[1]_i_118/O
                         net (fo=2, routed)           0.968    10.337    U2/znak[1]_i_118_n_0
    SLICE_X2Y36          LUT5 (Prop_lut5_I1_O)        0.153    10.490 r  U2/znak[1]_i_49/O
                         net (fo=2, routed)           0.486    10.976    U2/znak[1]_i_49_n_0
    SLICE_X3Y35          LUT6 (Prop_lut6_I0_O)        0.331    11.307 r  U2/znak[1]_i_53/O
                         net (fo=1, routed)           0.000    11.307    U2/znak[1]_i_53_n_0
    SLICE_X3Y35          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.857 r  U2/znak_reg[1]_i_20/CO[3]
                         net (fo=1, routed)           0.000    11.857    U2/znak_reg[1]_i_20_n_0
    SLICE_X3Y36          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.971 r  U2/znak_reg[1]_i_14/CO[3]
                         net (fo=1, routed)           0.000    11.971    U2/znak_reg[1]_i_14_n_0
    SLICE_X3Y37          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.305 r  U2/znak_reg[3]_i_111/O[1]
                         net (fo=10, routed)          0.872    13.177    U2/znak_reg[3]_i_111_n_6
    SLICE_X4Y36          LUT2 (Prop_lut2_I0_O)        0.303    13.480 r  U2/znak[1]_i_590/O
                         net (fo=1, routed)           0.000    13.480    U2/znak[1]_i_590_n_0
    SLICE_X4Y36          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.030 r  U2/znak_reg[1]_i_531/CO[3]
                         net (fo=1, routed)           0.000    14.030    U2/znak_reg[1]_i_531_n_0
    SLICE_X4Y37          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    14.252 r  U2/znak_reg[1]_i_433/O[0]
                         net (fo=3, routed)           0.809    15.061    U2/znak_reg[1]_i_433_n_7
    SLICE_X6Y37          LUT2 (Prop_lut2_I0_O)        0.299    15.360 r  U2/znak[1]_i_529/O
                         net (fo=1, routed)           0.000    15.360    U2/znak[1]_i_529_n_0
    SLICE_X6Y37          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    15.893 r  U2/znak_reg[1]_i_432/CO[3]
                         net (fo=1, routed)           0.000    15.893    U2/znak_reg[1]_i_432_n_0
    SLICE_X6Y38          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.010 r  U2/znak_reg[1]_i_294/CO[3]
                         net (fo=1, routed)           0.000    16.010    U2/znak_reg[1]_i_294_n_0
    SLICE_X6Y39          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.127 r  U2/znak_reg[1]_i_153/CO[3]
                         net (fo=1, routed)           0.000    16.127    U2/znak_reg[1]_i_153_n_0
    SLICE_X6Y40          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.244 r  U2/znak_reg[1]_i_65/CO[3]
                         net (fo=1, routed)           0.000    16.244    U2/znak_reg[1]_i_65_n_0
    SLICE_X6Y41          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.361 r  U2/znak_reg[1]_i_29/CO[3]
                         net (fo=1, routed)           0.000    16.361    U2/znak_reg[1]_i_29_n_0
    SLICE_X6Y42          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    16.615 r  U2/znak_reg[1]_i_15/CO[0]
                         net (fo=61, routed)          2.373    18.988    U2/znak_reg[1]_i_15_n_3
    SLICE_X1Y51          LUT2 (Prop_lut2_I0_O)        0.395    19.383 r  U2/znak[1]_i_363/O
                         net (fo=64, routed)          2.697    22.080    U2/znak[1]_i_363_n_0
    SLICE_X6Y45          LUT6 (Prop_lut6_I1_O)        0.332    22.412 r  U2/znak[1]_i_465/O
                         net (fo=2, routed)           0.970    23.382    U2/znak[1]_i_465_n_0
    SLICE_X2Y45          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    23.786 r  U2/znak_reg[1]_i_593/CO[3]
                         net (fo=1, routed)           0.000    23.786    U2/znak_reg[1]_i_593_n_0
    SLICE_X2Y46          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.903 r  U2/znak_reg[1]_i_547/CO[3]
                         net (fo=1, routed)           0.000    23.903    U2/znak_reg[1]_i_547_n_0
    SLICE_X2Y47          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.020 r  U2/znak_reg[1]_i_460/CO[3]
                         net (fo=1, routed)           0.000    24.020    U2/znak_reg[1]_i_460_n_0
    SLICE_X2Y48          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.137 r  U2/znak_reg[1]_i_326/CO[3]
                         net (fo=1, routed)           0.000    24.137    U2/znak_reg[1]_i_326_n_0
    SLICE_X2Y49          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.254 r  U2/znak_reg[1]_i_185/CO[3]
                         net (fo=1, routed)           0.001    24.254    U2/znak_reg[1]_i_185_n_0
    SLICE_X2Y50          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    24.473 r  U2/znak_reg[1]_i_393/O[0]
                         net (fo=3, routed)           1.460    25.933    U2/znak_reg[1]_i_393_n_7
    SLICE_X0Y45          LUT5 (Prop_lut5_I0_O)        0.323    26.256 r  U2/znak[1]_i_216/O
                         net (fo=1, routed)           0.334    26.590    U2/znak[1]_i_216_n_0
    SLICE_X0Y46          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.709    27.299 r  U2/znak_reg[1]_i_97/CO[3]
                         net (fo=1, routed)           0.000    27.299    U2/znak_reg[1]_i_97_n_0
    SLICE_X0Y47          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    27.521 r  U2/znak_reg[1]_i_103/O[0]
                         net (fo=3, routed)           1.317    28.838    U2/znak_reg[1]_i_103_n_7
    SLICE_X1Y50          LUT3 (Prop_lut3_I1_O)        0.299    29.137 r  U2/znak[1]_i_94/O
                         net (fo=2, routed)           0.679    29.816    U2/znak[1]_i_94_n_0
    SLICE_X1Y50          LUT5 (Prop_lut5_I1_O)        0.152    29.968 r  U2/znak[1]_i_38/O
                         net (fo=2, routed)           0.741    30.709    U2/znak[1]_i_38_n_0
    SLICE_X3Y50          LUT6 (Prop_lut6_I0_O)        0.332    31.041 r  U2/znak[1]_i_42/O
                         net (fo=1, routed)           0.000    31.041    U2/znak[1]_i_42_n_0
    SLICE_X3Y50          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    31.442 r  U2/znak_reg[1]_i_19/CO[3]
                         net (fo=1, routed)           0.000    31.442    U2/znak_reg[1]_i_19_n_0
    SLICE_X3Y51          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    31.776 r  U2/znak_reg[1]_i_34/O[1]
                         net (fo=2, routed)           0.947    32.724    U2/znak_reg[1]_i_34_n_6
    SLICE_X0Y51          LUT2 (Prop_lut2_I0_O)        0.303    33.027 r  U2/znak[1]_i_36/O
                         net (fo=1, routed)           0.000    33.027    U2/znak[1]_i_36_n_0
    SLICE_X0Y51          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227    33.254 r  U2/znak_reg[1]_i_18/O[1]
                         net (fo=1, routed)           1.046    34.300    U2/znak_reg[1]_i_18_n_6
    SLICE_X5Y42          LUT5 (Prop_lut5_I4_O)        0.303    34.603 r  U2/znak[1]_i_10/O
                         net (fo=1, routed)           0.000    34.603    U2/znak[1]_i_10_n_0
    SLICE_X5Y42          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.248    34.851 r  U2/znak_reg[1]_i_5/O[3]
                         net (fo=3, routed)           1.254    36.105    U2/znak_reg[1]_i_5_n_4
    SLICE_X11Y36         LUT4 (Prop_lut4_I2_O)        0.306    36.411 r  U2/znak[1]_i_6/O
                         net (fo=1, routed)           0.574    36.985    U2/znak[1]_i_6_n_0
    SLICE_X11Y35         LUT6 (Prop_lut6_I4_O)        0.124    37.109 r  U2/znak[1]_i_3/O
                         net (fo=1, routed)           1.282    38.391    U2/znak[1]_i_3_n_0
    SLICE_X10Y28         LUT6 (Prop_lut6_I4_O)        0.124    38.515 r  U2/znak[1]_i_1/O
                         net (fo=1, routed)           0.000    38.515    U2/p_1_in[1]
    SLICE_X10Y28         FDCE                                         r  U2/znak_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U2/temperature_int_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            U2/znak_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        21.450ns  (logic 7.775ns (36.248%)  route 13.675ns (63.752%))
  Logic Levels:           28  (CARRY4=16 FDRE=1 LUT2=2 LUT3=3 LUT4=1 LUT5=3 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y26          FDRE                         0.000     0.000 r  U2/temperature_int_reg[4]/C
    SLICE_X6Y26          FDRE (Prop_fdre_C_Q)         0.524     0.524 r  U2/temperature_int_reg[4]/Q
                         net (fo=96, routed)          3.907     4.431    U2/temperature_int_reg_n_0_[4]
    SLICE_X0Y29          LUT3 (Prop_lut3_I2_O)        0.152     4.583 r  U2/znak[3]_i_413/O
                         net (fo=4, routed)           0.359     4.942    U2/znak[3]_i_413_n_0
    SLICE_X1Y30          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.593     5.535 r  U2/znak_reg[1]_i_509/CO[3]
                         net (fo=1, routed)           0.000     5.535    U2/znak_reg[1]_i_509_n_0
    SLICE_X1Y31          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.649 r  U2/znak_reg[1]_i_415/CO[3]
                         net (fo=1, routed)           0.000     5.649    U2/znak_reg[1]_i_415_n_0
    SLICE_X1Y32          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.763 r  U2/znak_reg[1]_i_264/CO[3]
                         net (fo=51, routed)          1.640     7.403    U2/znak_reg[1]_i_264_n_0
    SLICE_X0Y35          LUT3 (Prop_lut3_I1_O)        0.124     7.527 r  U2/znak[1]_i_277/O
                         net (fo=1, routed)           0.000     7.527    U2/znak[1]_i_277_n_0
    SLICE_X0Y35          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     8.107 r  U2/znak_reg[1]_i_116/O[2]
                         net (fo=3, routed)           0.960     9.067    U2/znak_reg[1]_i_116_n_5
    SLICE_X5Y35          LUT3 (Prop_lut3_I1_O)        0.302     9.369 r  U2/znak[1]_i_118/O
                         net (fo=2, routed)           0.968    10.337    U2/znak[1]_i_118_n_0
    SLICE_X2Y36          LUT5 (Prop_lut5_I1_O)        0.153    10.490 r  U2/znak[1]_i_49/O
                         net (fo=2, routed)           0.486    10.976    U2/znak[1]_i_49_n_0
    SLICE_X3Y35          LUT6 (Prop_lut6_I0_O)        0.331    11.307 r  U2/znak[1]_i_53/O
                         net (fo=1, routed)           0.000    11.307    U2/znak[1]_i_53_n_0
    SLICE_X3Y35          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.857 r  U2/znak_reg[1]_i_20/CO[3]
                         net (fo=1, routed)           0.000    11.857    U2/znak_reg[1]_i_20_n_0
    SLICE_X3Y36          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.971 r  U2/znak_reg[1]_i_14/CO[3]
                         net (fo=1, routed)           0.000    11.971    U2/znak_reg[1]_i_14_n_0
    SLICE_X3Y37          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.305 r  U2/znak_reg[3]_i_111/O[1]
                         net (fo=10, routed)          0.872    13.177    U2/znak_reg[3]_i_111_n_6
    SLICE_X4Y36          LUT2 (Prop_lut2_I0_O)        0.303    13.480 r  U2/znak[1]_i_590/O
                         net (fo=1, routed)           0.000    13.480    U2/znak[1]_i_590_n_0
    SLICE_X4Y36          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.030 r  U2/znak_reg[1]_i_531/CO[3]
                         net (fo=1, routed)           0.000    14.030    U2/znak_reg[1]_i_531_n_0
    SLICE_X4Y37          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    14.252 r  U2/znak_reg[1]_i_433/O[0]
                         net (fo=3, routed)           0.809    15.061    U2/znak_reg[1]_i_433_n_7
    SLICE_X6Y37          LUT2 (Prop_lut2_I0_O)        0.299    15.360 r  U2/znak[1]_i_529/O
                         net (fo=1, routed)           0.000    15.360    U2/znak[1]_i_529_n_0
    SLICE_X6Y37          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    15.893 r  U2/znak_reg[1]_i_432/CO[3]
                         net (fo=1, routed)           0.000    15.893    U2/znak_reg[1]_i_432_n_0
    SLICE_X6Y38          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.010 r  U2/znak_reg[1]_i_294/CO[3]
                         net (fo=1, routed)           0.000    16.010    U2/znak_reg[1]_i_294_n_0
    SLICE_X6Y39          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.127 r  U2/znak_reg[1]_i_153/CO[3]
                         net (fo=1, routed)           0.000    16.127    U2/znak_reg[1]_i_153_n_0
    SLICE_X6Y40          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.244 r  U2/znak_reg[1]_i_65/CO[3]
                         net (fo=1, routed)           0.000    16.244    U2/znak_reg[1]_i_65_n_0
    SLICE_X6Y41          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.361 r  U2/znak_reg[1]_i_29/CO[3]
                         net (fo=1, routed)           0.000    16.361    U2/znak_reg[1]_i_29_n_0
    SLICE_X6Y42          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    16.615 r  U2/znak_reg[1]_i_15/CO[0]
                         net (fo=61, routed)          0.843    17.457    U2/znak_reg[1]_i_15_n_3
    SLICE_X5Y42          LUT4 (Prop_lut4_I2_O)        0.367    17.824 r  U2/znak[1]_i_13/O
                         net (fo=1, routed)           0.000    17.824    U2/znak[1]_i_13_n_0
    SLICE_X5Y42          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247    18.071 r  U2/znak_reg[1]_i_5/O[0]
                         net (fo=1, routed)           0.760    18.831    U2/znak_reg[1]_i_5_n_7
    SLICE_X11Y35         LUT5 (Prop_lut5_I0_O)        0.299    19.130 r  U2/znak[0]_i_3/O
                         net (fo=1, routed)           1.088    20.219    U2/znak[0]_i_3_n_0
    SLICE_X11Y29         LUT6 (Prop_lut6_I0_O)        0.124    20.343 r  U2/znak[0]_i_2/O
                         net (fo=1, routed)           0.983    21.326    U2/znak[0]_i_2_n_0
    SLICE_X12Y27         LUT5 (Prop_lut5_I2_O)        0.124    21.450 r  U2/znak[0]_i_1/O
                         net (fo=1, routed)           0.000    21.450    U2/p_1_in[0]
    SLICE_X12Y27         FDCE                                         r  U2/znak_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U2/LCD_DATA_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            LCD_DATA[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.610ns  (logic 4.191ns (63.408%)  route 2.419ns (36.592%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y26         FDRE                         0.000     0.000 r  U2/LCD_DATA_reg[3]/C
    SLICE_X10Y26         FDRE (Prop_fdre_C_Q)         0.478     0.478 r  U2/LCD_DATA_reg[3]/Q
                         net (fo=1, routed)           2.419     2.897    LCD_DATA_OBUF[3]
    T11                  OBUF (Prop_obuf_I_O)         3.713     6.610 r  LCD_DATA_OBUF[3]_inst/O
                         net (fo=0)                   0.000     6.610    LCD_DATA[3]
    T11                                                               r  LCD_DATA[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U2/LCD_DATA_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            LCD_DATA[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.372ns  (logic 4.043ns (63.447%)  route 2.329ns (36.553%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y26         FDRE                         0.000     0.000 r  U2/LCD_DATA_reg[2]/C
    SLICE_X10Y26         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  U2/LCD_DATA_reg[2]/Q
                         net (fo=1, routed)           2.329     2.847    LCD_DATA_OBUF[2]
    M13                  OBUF (Prop_obuf_I_O)         3.525     6.372 r  LCD_DATA_OBUF[2]_inst/O
                         net (fo=0)                   0.000     6.372    LCD_DATA[2]
    M13                                                               r  LCD_DATA[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U2/LCD_E_reg/C
                            (rising edge-triggered cell FDPE)
  Destination:            LCD_E
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.350ns  (logic 3.993ns (62.892%)  route 2.356ns (37.108%))
  Logic Levels:           2  (FDPE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y25         FDPE                         0.000     0.000 r  U2/LCD_E_reg/C
    SLICE_X11Y25         FDPE (Prop_fdpe_C_Q)         0.456     0.456 r  U2/LCD_E_reg/Q
                         net (fo=1, routed)           2.356     2.812    LCD_E_OBUF
    U16                  OBUF (Prop_obuf_I_O)         3.537     6.350 r  LCD_E_OBUF_inst/O
                         net (fo=0)                   0.000     6.350    LCD_E
    U16                                                               r  LCD_E (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U2/LCD_DATA_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            LCD_DATA[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.333ns  (logic 4.184ns (66.064%)  route 2.149ns (33.936%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y26         FDRE                         0.000     0.000 r  U2/LCD_DATA_reg[1]/C
    SLICE_X10Y26         FDRE (Prop_fdre_C_Q)         0.478     0.478 r  U2/LCD_DATA_reg[1]/Q
                         net (fo=1, routed)           2.149     2.627    LCD_DATA_OBUF[1]
    P14                  OBUF (Prop_obuf_I_O)         3.706     6.333 r  LCD_DATA_OBUF[1]_inst/O
                         net (fo=0)                   0.000     6.333    LCD_DATA[1]
    P14                                                               r  LCD_DATA[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U2/LCD_DATA_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            LCD_DATA[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.266ns  (logic 4.064ns (64.859%)  route 2.202ns (35.141%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y26         FDRE                         0.000     0.000 r  U2/LCD_DATA_reg[0]/C
    SLICE_X10Y26         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  U2/LCD_DATA_reg[0]/Q
                         net (fo=1, routed)           2.202     2.720    LCD_DATA_OBUF[0]
    V16                  OBUF (Prop_obuf_I_O)         3.546     6.266 r  LCD_DATA_OBUF[0]_inst/O
                         net (fo=0)                   0.000     6.266    LCD_DATA[0]
    V16                                                               r  LCD_DATA[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U2/LCD_RS_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            LCD_RS
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.212ns  (logic 4.065ns (65.442%)  route 2.147ns (34.558%))
  Logic Levels:           2  (FDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y24         FDCE                         0.000     0.000 r  U2/LCD_RS_reg/C
    SLICE_X10Y24         FDCE (Prop_fdce_C_Q)         0.518     0.518 r  U2/LCD_RS_reg/Q
                         net (fo=1, routed)           2.147     2.665    LCD_RS_OBUF
    V15                  OBUF (Prop_obuf_I_O)         3.547     6.212 r  LCD_RS_OBUF_inst/O
                         net (fo=0)                   0.000     6.212    LCD_RS
    V15                                                               r  LCD_RS (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 U2/LCD_DATA_VALUE_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            U2/LCD_DATA_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.280ns  (logic 0.189ns (67.475%)  route 0.091ns (32.525%))
  Logic Levels:           2  (FDCE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y26         FDCE                         0.000     0.000 r  U2/LCD_DATA_VALUE_reg[3]/C
    SLICE_X11Y26         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  U2/LCD_DATA_VALUE_reg[3]/Q
                         net (fo=1, routed)           0.091     0.232    U2/LCD_DATA_VALUE_reg_n_0_[3]
    SLICE_X10Y26         LUT3 (Prop_lut3_I0_O)        0.048     0.280 r  U2/LCD_DATA[3]_i_2/O
                         net (fo=1, routed)           0.000     0.280    U2/LCD_DATA[3]_i_2_n_0
    SLICE_X10Y26         FDRE                                         r  U2/LCD_DATA_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U2/state_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            U2/state_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.298ns  (logic 0.186ns (62.469%)  route 0.112ns (37.531%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y24         FDCE                         0.000     0.000 r  U2/state_reg[2]/C
    SLICE_X13Y24         FDCE (Prop_fdce_C_Q)         0.141     0.141 f  U2/state_reg[2]/Q
                         net (fo=24, routed)          0.112     0.253    U2/state_reg_n_0_[2]
    SLICE_X12Y24         LUT6 (Prop_lut6_I4_O)        0.045     0.298 r  U2/state[0]_i_1/O
                         net (fo=1, routed)           0.000     0.298    U2/state[0]
    SLICE_X12Y24         FDCE                                         r  U2/state_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U2/state_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            U2/state_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.306ns  (logic 0.209ns (68.203%)  route 0.097ns (31.797%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y24         FDCE                         0.000     0.000 r  U2/state_reg[0]/C
    SLICE_X12Y24         FDCE (Prop_fdce_C_Q)         0.164     0.164 r  U2/state_reg[0]/Q
                         net (fo=31, routed)          0.097     0.261    U2/state_reg_n_0_[0]
    SLICE_X13Y24         LUT6 (Prop_lut6_I3_O)        0.045     0.306 r  U2/state[1]_i_1/O
                         net (fo=1, routed)           0.000     0.306    U2/state[1]
    SLICE_X13Y24         FDCE                                         r  U2/state_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U2/znak_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            U2/LCD_DATA_VALUE_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.322ns  (logic 0.212ns (65.803%)  route 0.110ns (34.197%))
  Logic Levels:           2  (FDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y27         FDCE                         0.000     0.000 r  U2/znak_reg[0]/C
    SLICE_X12Y27         FDCE (Prop_fdce_C_Q)         0.167     0.167 r  U2/znak_reg[0]/Q
                         net (fo=1, routed)           0.110     0.277    U2/znak[0]
    SLICE_X12Y26         LUT5 (Prop_lut5_I4_O)        0.045     0.322 r  U2/LCD_DATA_VALUE[0]_i_1/O
                         net (fo=1, routed)           0.000     0.322    U2/LCD_DATA_VALUE[0]
    SLICE_X12Y26         FDCE                                         r  U2/LCD_DATA_VALUE_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U2/znak_reg[5]/C
                            (rising edge-triggered cell FDPE)
  Destination:            U2/LCD_DATA_VALUE_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.322ns  (logic 0.212ns (65.803%)  route 0.110ns (34.197%))
  Logic Levels:           2  (FDPE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y27         FDPE                         0.000     0.000 r  U2/znak_reg[5]/C
    SLICE_X12Y27         FDPE (Prop_fdpe_C_Q)         0.167     0.167 r  U2/znak_reg[5]/Q
                         net (fo=1, routed)           0.110     0.277    U2/znak[5]
    SLICE_X12Y26         LUT5 (Prop_lut5_I2_O)        0.045     0.322 r  U2/LCD_DATA_VALUE[5]_i_1/O
                         net (fo=1, routed)           0.000     0.322    U2/LCD_DATA_VALUE[5]
    SLICE_X12Y26         FDCE                                         r  U2/LCD_DATA_VALUE_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U2/ready_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            U2/LCD_E_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.328ns  (logic 0.212ns (64.546%)  route 0.116ns (35.454%))
  Logic Levels:           2  (FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y25         FDRE                         0.000     0.000 r  U2/ready_reg/C
    SLICE_X10Y25         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  U2/ready_reg/Q
                         net (fo=6, routed)           0.116     0.280    U2/ready
    SLICE_X11Y25         LUT3 (Prop_lut3_I1_O)        0.048     0.328 r  U2/LCD_E_i_2/O
                         net (fo=1, routed)           0.000     0.328    U2/LCD_E_i_2_n_0
    SLICE_X11Y25         FDPE                                         r  U2/LCD_E_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U2/znak_reg[7]/C
                            (rising edge-triggered cell FDCE)
  Destination:            U2/LCD_DATA_VALUE_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.332ns  (logic 0.193ns (58.114%)  route 0.139ns (41.886%))
  Logic Levels:           2  (FDCE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y27         FDCE                         0.000     0.000 r  U2/znak_reg[7]/C
    SLICE_X11Y27         FDCE (Prop_fdce_C_Q)         0.146     0.146 r  U2/znak_reg[7]/Q
                         net (fo=1, routed)           0.139     0.285    U2/znak[7]
    SLICE_X10Y27         LUT4 (Prop_lut4_I3_O)        0.047     0.332 r  U2/LCD_DATA_VALUE[7]_i_1/O
                         net (fo=1, routed)           0.000     0.332    U2/LCD_DATA_VALUE[7]
    SLICE_X10Y27         FDCE                                         r  U2/LCD_DATA_VALUE_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U2/state_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            U2/state_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.345ns  (logic 0.254ns (73.538%)  route 0.091ns (26.462%))
  Logic Levels:           2  (FDCE=1 MUXF7=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y24         FDCE                         0.000     0.000 r  U2/state_reg[4]/C
    SLICE_X12Y24         FDCE (Prop_fdce_C_Q)         0.164     0.164 r  U2/state_reg[4]/Q
                         net (fo=17, routed)          0.091     0.255    U2/state_reg_n_0_[4]
    SLICE_X12Y24         MUXF7 (Prop_muxf7_S_O)       0.090     0.345 r  U2/state_reg[4]_i_2/O
                         net (fo=1, routed)           0.000     0.345    U2/state[4]
    SLICE_X12Y24         FDCE                                         r  U2/state_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U2/LCD_DATA_VALUE_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            U2/LCD_DATA_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.353ns  (logic 0.212ns (60.027%)  route 0.141ns (39.973%))
  Logic Levels:           2  (FDCE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y27         FDCE                         0.000     0.000 r  U2/LCD_DATA_VALUE_reg[1]/C
    SLICE_X10Y27         FDCE (Prop_fdce_C_Q)         0.164     0.164 r  U2/LCD_DATA_VALUE_reg[1]/Q
                         net (fo=1, routed)           0.141     0.305    U2/LCD_DATA_VALUE_reg_n_0_[1]
    SLICE_X10Y26         LUT3 (Prop_lut3_I0_O)        0.048     0.353 r  U2/LCD_DATA[1]_i_1/O
                         net (fo=1, routed)           0.000     0.353    U2/LCD_DATA[1]_i_1_n_0
    SLICE_X10Y26         FDRE                                         r  U2/LCD_DATA_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U2/char_no_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            U2/char_no_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.354ns  (logic 0.186ns (52.498%)  route 0.168ns (47.502%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y28         FDCE                         0.000     0.000 r  U2/char_no_reg[4]/C
    SLICE_X11Y28         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  U2/char_no_reg[4]/Q
                         net (fo=7, routed)           0.168     0.309    U2/char_no_reg_n_0_[4]
    SLICE_X11Y28         LUT6 (Prop_lut6_I0_O)        0.045     0.354 r  U2/char_no[4]_i_1/O
                         net (fo=1, routed)           0.000     0.354    U2/char_no[4]_i_1_n_0
    SLICE_X11Y28         FDCE                                         r  U2/char_no_reg[4]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            67 Endpoints
Min Delay            67 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 spi_master_inst/spi_sck_int_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SPI_SCK
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.051ns  (logic 3.992ns (65.976%)  route 2.059ns (34.024%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=108, routed)         1.619     5.171    spi_master_inst/CLK
    SLICE_X5Y23          FDRE                                         r  spi_master_inst/spi_sck_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y23          FDRE (Prop_fdre_C_Q)         0.456     5.627 r  spi_master_inst/spi_sck_int_reg/Q
                         net (fo=3, routed)           2.059     7.686    SPI_SCK_OBUF
    U18                  OBUF (Prop_obuf_I_O)         3.536    11.222 r  SPI_SCK_OBUF_inst/O
                         net (fo=0)                   0.000    11.222    SPI_SCK
    U18                                                               r  SPI_SCK (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 spi_master_inst/spi_ss_int_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SPI_SS
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.943ns  (logic 4.047ns (68.097%)  route 1.896ns (31.903%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=108, routed)         1.622     5.174    spi_master_inst/CLK
    SLICE_X2Y23          FDRE                                         r  spi_master_inst/spi_ss_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y23          FDRE (Prop_fdre_C_Q)         0.518     5.692 r  spi_master_inst/spi_ss_int_reg/Q
                         net (fo=1, routed)           1.896     7.588    SPI_SS_OBUF
    R17                  OBUF (Prop_obuf_I_O)         3.529    11.117 r  SPI_SS_OBUF_inst/O
                         net (fo=0)                   0.000    11.117    SPI_SS
    R17                                                               r  SPI_SS (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 lcd_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U2/temperature_int_reg[2]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.099ns  (logic 0.580ns (18.714%)  route 2.519ns (81.286%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=108, routed)         1.558     5.110    Clock100MHz_IBUF_BUFG
    SLICE_X13Y29         FDRE                                         r  lcd_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y29         FDRE (Prop_fdre_C_Q)         0.456     5.566 f  lcd_reset_reg/Q
                         net (fo=42, routed)          1.015     6.580    U2/reset
    SLICE_X10Y28         LUT3 (Prop_lut3_I2_O)        0.124     6.704 r  U2/temperature_int[9]_i_1/O
                         net (fo=10, routed)          1.505     8.209    U2/temperature_int[9]_i_1_n_0
    SLICE_X4Y25          FDRE                                         r  U2/temperature_int_reg[2]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 lcd_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U2/temperature_int_reg[6]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.099ns  (logic 0.580ns (18.714%)  route 2.519ns (81.286%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=108, routed)         1.558     5.110    Clock100MHz_IBUF_BUFG
    SLICE_X13Y29         FDRE                                         r  lcd_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y29         FDRE (Prop_fdre_C_Q)         0.456     5.566 f  lcd_reset_reg/Q
                         net (fo=42, routed)          1.015     6.580    U2/reset
    SLICE_X10Y28         LUT3 (Prop_lut3_I2_O)        0.124     6.704 r  U2/temperature_int[9]_i_1/O
                         net (fo=10, routed)          1.505     8.209    U2/temperature_int[9]_i_1_n_0
    SLICE_X4Y25          FDRE                                         r  U2/temperature_int_reg[6]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 lcd_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U2/temperature_int_reg[9]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.778ns  (logic 0.580ns (20.877%)  route 2.198ns (79.123%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=108, routed)         1.558     5.110    Clock100MHz_IBUF_BUFG
    SLICE_X13Y29         FDRE                                         r  lcd_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y29         FDRE (Prop_fdre_C_Q)         0.456     5.566 f  lcd_reset_reg/Q
                         net (fo=42, routed)          1.015     6.580    U2/reset
    SLICE_X10Y28         LUT3 (Prop_lut3_I2_O)        0.124     6.704 r  U2/temperature_int[9]_i_1/O
                         net (fo=10, routed)          1.184     7.888    U2/temperature_int[9]_i_1_n_0
    SLICE_X7Y25          FDRE                                         r  U2/temperature_int_reg[9]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 lcd_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U2/temperature_int_reg[7]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.776ns  (logic 0.580ns (20.890%)  route 2.196ns (79.110%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=108, routed)         1.558     5.110    Clock100MHz_IBUF_BUFG
    SLICE_X13Y29         FDRE                                         r  lcd_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y29         FDRE (Prop_fdre_C_Q)         0.456     5.566 f  lcd_reset_reg/Q
                         net (fo=42, routed)          1.015     6.580    U2/reset
    SLICE_X10Y28         LUT3 (Prop_lut3_I2_O)        0.124     6.704 r  U2/temperature_int[9]_i_1/O
                         net (fo=10, routed)          1.182     7.886    U2/temperature_int[9]_i_1_n_0
    SLICE_X4Y27          FDRE                                         r  U2/temperature_int_reg[7]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 lcd_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U2/temperature_int_reg[1]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.716ns  (logic 0.580ns (21.359%)  route 2.136ns (78.641%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=108, routed)         1.558     5.110    Clock100MHz_IBUF_BUFG
    SLICE_X13Y29         FDRE                                         r  lcd_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y29         FDRE (Prop_fdre_C_Q)         0.456     5.566 f  lcd_reset_reg/Q
                         net (fo=42, routed)          1.015     6.580    U2/reset
    SLICE_X10Y28         LUT3 (Prop_lut3_I2_O)        0.124     6.704 r  U2/temperature_int[9]_i_1/O
                         net (fo=10, routed)          1.121     7.825    U2/temperature_int[9]_i_1_n_0
    SLICE_X8Y24          FDRE                                         r  U2/temperature_int_reg[1]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 lcd_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U2/temperature_int_reg[3]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.627ns  (logic 0.580ns (22.075%)  route 2.047ns (77.925%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=108, routed)         1.558     5.110    Clock100MHz_IBUF_BUFG
    SLICE_X13Y29         FDRE                                         r  lcd_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y29         FDRE (Prop_fdre_C_Q)         0.456     5.566 f  lcd_reset_reg/Q
                         net (fo=42, routed)          1.015     6.580    U2/reset
    SLICE_X10Y28         LUT3 (Prop_lut3_I2_O)        0.124     6.704 r  U2/temperature_int[9]_i_1/O
                         net (fo=10, routed)          1.033     7.737    U2/temperature_int[9]_i_1_n_0
    SLICE_X6Y26          FDRE                                         r  U2/temperature_int_reg[3]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 lcd_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U2/temperature_int_reg[4]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.627ns  (logic 0.580ns (22.075%)  route 2.047ns (77.925%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=108, routed)         1.558     5.110    Clock100MHz_IBUF_BUFG
    SLICE_X13Y29         FDRE                                         r  lcd_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y29         FDRE (Prop_fdre_C_Q)         0.456     5.566 f  lcd_reset_reg/Q
                         net (fo=42, routed)          1.015     6.580    U2/reset
    SLICE_X10Y28         LUT3 (Prop_lut3_I2_O)        0.124     6.704 r  U2/temperature_int[9]_i_1/O
                         net (fo=10, routed)          1.033     7.737    U2/temperature_int[9]_i_1_n_0
    SLICE_X6Y26          FDRE                                         r  U2/temperature_int_reg[4]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 lcd_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U2/temperature_int_reg[5]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.627ns  (logic 0.580ns (22.075%)  route 2.047ns (77.925%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=108, routed)         1.558     5.110    Clock100MHz_IBUF_BUFG
    SLICE_X13Y29         FDRE                                         r  lcd_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y29         FDRE (Prop_fdre_C_Q)         0.456     5.566 f  lcd_reset_reg/Q
                         net (fo=42, routed)          1.015     6.580    U2/reset
    SLICE_X10Y28         LUT3 (Prop_lut3_I2_O)        0.124     6.704 r  U2/temperature_int[9]_i_1/O
                         net (fo=10, routed)          1.033     7.737    U2/temperature_int[9]_i_1_n_0
    SLICE_X6Y26          FDRE                                         r  U2/temperature_int_reg[5]/CE
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 spi_master_inst/miso_buffer_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U2/temperature_int_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.260ns  (logic 0.141ns (54.139%)  route 0.119ns (45.861%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=108, routed)         0.585     1.498    spi_master_inst/CLK
    SLICE_X4Y28          FDRE                                         r  spi_master_inst/miso_buffer_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y28          FDRE (Prop_fdre_C_Q)         0.141     1.639 r  spi_master_inst/miso_buffer_reg[10]/Q
                         net (fo=1, routed)           0.119     1.759    U2/Q[7]
    SLICE_X4Y27          FDRE                                         r  U2/temperature_int_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 spi_master_inst/miso_buffer_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U2/temperature_int_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.311ns  (logic 0.141ns (45.298%)  route 0.170ns (54.702%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=108, routed)         0.555     1.468    spi_master_inst/CLK
    SLICE_X9Y24          FDRE                                         r  spi_master_inst/miso_buffer_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y24          FDRE (Prop_fdre_C_Q)         0.141     1.609 r  spi_master_inst/miso_buffer_reg[4]/Q
                         net (fo=1, routed)           0.170     1.780    U2/Q[1]
    SLICE_X8Y24          FDRE                                         r  U2/temperature_int_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 spi_master_inst/miso_buffer_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U2/temperature_int_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.288ns  (logic 0.141ns (48.960%)  route 0.147ns (51.040%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=108, routed)         0.583     1.496    spi_master_inst/CLK
    SLICE_X4Y26          FDRE                                         r  spi_master_inst/miso_buffer_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y26          FDRE (Prop_fdre_C_Q)         0.141     1.637 r  spi_master_inst/miso_buffer_reg[9]/Q
                         net (fo=1, routed)           0.147     1.784    U2/Q[6]
    SLICE_X4Y25          FDRE                                         r  U2/temperature_int_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 spi_master_inst/miso_buffer_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U2/temperature_int_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.325ns  (logic 0.141ns (43.397%)  route 0.184ns (56.603%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=108, routed)         0.582     1.495    spi_master_inst/CLK
    SLICE_X4Y24          FDRE                                         r  spi_master_inst/miso_buffer_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y24          FDRE (Prop_fdre_C_Q)         0.141     1.636 r  spi_master_inst/miso_buffer_reg[5]/Q
                         net (fo=1, routed)           0.184     1.820    U2/Q[2]
    SLICE_X4Y25          FDRE                                         r  U2/temperature_int_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 lcd_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U2/char_no_reg[0]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.350ns  (logic 0.141ns (40.323%)  route 0.209ns (59.677%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=108, routed)         0.559     1.472    Clock100MHz_IBUF_BUFG
    SLICE_X13Y29         FDRE                                         r  lcd_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y29         FDRE (Prop_fdre_C_Q)         0.141     1.613 f  lcd_reset_reg/Q
                         net (fo=42, routed)          0.209     1.822    U2/reset
    SLICE_X10Y29         FDCE                                         f  U2/char_no_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 lcd_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U2/char_no_reg[1]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.350ns  (logic 0.141ns (40.323%)  route 0.209ns (59.677%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=108, routed)         0.559     1.472    Clock100MHz_IBUF_BUFG
    SLICE_X13Y29         FDRE                                         r  lcd_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y29         FDRE (Prop_fdre_C_Q)         0.141     1.613 f  lcd_reset_reg/Q
                         net (fo=42, routed)          0.209     1.822    U2/reset
    SLICE_X10Y29         FDCE                                         f  U2/char_no_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 lcd_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U2/char_no_reg[2]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.350ns  (logic 0.141ns (40.323%)  route 0.209ns (59.677%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=108, routed)         0.559     1.472    Clock100MHz_IBUF_BUFG
    SLICE_X13Y29         FDRE                                         r  lcd_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y29         FDRE (Prop_fdre_C_Q)         0.141     1.613 f  lcd_reset_reg/Q
                         net (fo=42, routed)          0.209     1.822    U2/reset
    SLICE_X10Y29         FDCE                                         f  U2/char_no_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 lcd_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U2/char_no_reg[3]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.350ns  (logic 0.141ns (40.323%)  route 0.209ns (59.677%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=108, routed)         0.559     1.472    Clock100MHz_IBUF_BUFG
    SLICE_X13Y29         FDRE                                         r  lcd_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y29         FDRE (Prop_fdre_C_Q)         0.141     1.613 f  lcd_reset_reg/Q
                         net (fo=42, routed)          0.209     1.822    U2/reset
    SLICE_X10Y29         FDCE                                         f  U2/char_no_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 spi_master_inst/miso_buffer_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U2/temperature_int_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.336ns  (logic 0.164ns (48.770%)  route 0.172ns (51.230%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=108, routed)         0.585     1.498    spi_master_inst/CLK
    SLICE_X6Y27          FDRE                                         r  spi_master_inst/miso_buffer_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y27          FDRE (Prop_fdre_C_Q)         0.164     1.662 r  spi_master_inst/miso_buffer_reg[8]/Q
                         net (fo=1, routed)           0.172     1.835    U2/Q[5]
    SLICE_X6Y26          FDRE                                         r  U2/temperature_int_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 spi_master_inst/miso_buffer_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U2/temperature_int_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.392ns  (logic 0.164ns (41.835%)  route 0.228ns (58.165%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=108, routed)         0.558     1.471    spi_master_inst/CLK
    SLICE_X8Y28          FDRE                                         r  spi_master_inst/miso_buffer_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y28          FDRE (Prop_fdre_C_Q)         0.164     1.635 r  spi_master_inst/miso_buffer_reg[3]/Q
                         net (fo=1, routed)           0.228     1.863    U2/Q[0]
    SLICE_X9Y28          FDRE                                         r  U2/temperature_int_reg[0]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay            10 Endpoints
Min Delay            10 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 SPI_MISO
                            (input port)
  Destination:            spi_master_inst/miso_buffer_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.265ns  (logic 1.491ns (34.960%)  route 2.774ns (65.040%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.875ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.875ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  SPI_MISO (IN)
                         net (fo=0)                   0.000     0.000    SPI_MISO
    T18                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  SPI_MISO_IBUF_inst/O
                         net (fo=10, routed)          2.774     4.265    spi_master_inst/miso_buffer_reg[3]_0[0]
    SLICE_X4Y24          FDRE                                         r  spi_master_inst/miso_buffer_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=108, routed)         1.503     4.875    spi_master_inst/CLK
    SLICE_X4Y24          FDRE                                         r  spi_master_inst/miso_buffer_reg[5]/C

Slack:                    inf
  Source:                 SPI_MISO
                            (input port)
  Destination:            spi_master_inst/miso_buffer_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.018ns  (logic 1.491ns (37.107%)  route 2.527ns (62.893%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.808ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.808ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  SPI_MISO (IN)
                         net (fo=0)                   0.000     0.000    SPI_MISO
    T18                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  SPI_MISO_IBUF_inst/O
                         net (fo=10, routed)          2.527     4.018    spi_master_inst/miso_buffer_reg[3]_0[0]
    SLICE_X9Y24          FDRE                                         r  spi_master_inst/miso_buffer_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=108, routed)         1.436     4.808    spi_master_inst/CLK
    SLICE_X9Y24          FDRE                                         r  spi_master_inst/miso_buffer_reg[4]/C

Slack:                    inf
  Source:                 SPI_MISO
                            (input port)
  Destination:            spi_master_inst/miso_buffer_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.787ns  (logic 1.491ns (39.371%)  route 2.296ns (60.629%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.875ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.875ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  SPI_MISO (IN)
                         net (fo=0)                   0.000     0.000    SPI_MISO
    T18                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  SPI_MISO_IBUF_inst/O
                         net (fo=10, routed)          2.296     3.787    spi_master_inst/miso_buffer_reg[3]_0[0]
    SLICE_X6Y24          FDRE                                         r  spi_master_inst/miso_buffer_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=108, routed)         1.503     4.875    spi_master_inst/CLK
    SLICE_X6Y24          FDRE                                         r  spi_master_inst/miso_buffer_reg[7]/C

Slack:                    inf
  Source:                 SPI_MISO
                            (input port)
  Destination:            spi_master_inst/miso_buffer_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.624ns  (logic 1.491ns (41.148%)  route 2.133ns (58.852%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.877ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.877ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  SPI_MISO (IN)
                         net (fo=0)                   0.000     0.000    SPI_MISO
    T18                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  SPI_MISO_IBUF_inst/O
                         net (fo=10, routed)          2.133     3.624    spi_master_inst/miso_buffer_reg[3]_0[0]
    SLICE_X4Y26          FDRE                                         r  spi_master_inst/miso_buffer_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=108, routed)         1.505     4.877    spi_master_inst/CLK
    SLICE_X4Y26          FDRE                                         r  spi_master_inst/miso_buffer_reg[9]/C

Slack:                    inf
  Source:                 SPI_MISO
                            (input port)
  Destination:            spi_master_inst/miso_buffer_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.593ns  (logic 1.491ns (41.498%)  route 2.102ns (58.502%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.875ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.875ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  SPI_MISO (IN)
                         net (fo=0)                   0.000     0.000    SPI_MISO
    T18                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  SPI_MISO_IBUF_inst/O
                         net (fo=10, routed)          2.102     3.593    spi_master_inst/miso_buffer_reg[3]_0[0]
    SLICE_X6Y25          FDRE                                         r  spi_master_inst/miso_buffer_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=108, routed)         1.503     4.875    spi_master_inst/CLK
    SLICE_X6Y25          FDRE                                         r  spi_master_inst/miso_buffer_reg[12]/C

Slack:                    inf
  Source:                 SPI_MISO
                            (input port)
  Destination:            spi_master_inst/miso_buffer_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.452ns  (logic 1.491ns (43.190%)  route 1.961ns (56.810%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.877ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.877ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  SPI_MISO (IN)
                         net (fo=0)                   0.000     0.000    SPI_MISO
    T18                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  SPI_MISO_IBUF_inst/O
                         net (fo=10, routed)          1.961     3.452    spi_master_inst/miso_buffer_reg[3]_0[0]
    SLICE_X7Y26          FDRE                                         r  spi_master_inst/miso_buffer_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=108, routed)         1.505     4.877    spi_master_inst/CLK
    SLICE_X7Y26          FDRE                                         r  spi_master_inst/miso_buffer_reg[6]/C

Slack:                    inf
  Source:                 SPI_MISO
                            (input port)
  Destination:            spi_master_inst/miso_buffer_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.302ns  (logic 1.491ns (45.163%)  route 1.810ns (54.837%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.878ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.878ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  SPI_MISO (IN)
                         net (fo=0)                   0.000     0.000    SPI_MISO
    T18                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  SPI_MISO_IBUF_inst/O
                         net (fo=10, routed)          1.810     3.302    spi_master_inst/miso_buffer_reg[3]_0[0]
    SLICE_X6Y27          FDRE                                         r  spi_master_inst/miso_buffer_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=108, routed)         1.506     4.878    spi_master_inst/CLK
    SLICE_X6Y27          FDRE                                         r  spi_master_inst/miso_buffer_reg[8]/C

Slack:                    inf
  Source:                 SPI_MISO
                            (input port)
  Destination:            spi_master_inst/miso_buffer_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.205ns  (logic 1.491ns (46.520%)  route 1.714ns (53.480%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.813ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.813ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  SPI_MISO (IN)
                         net (fo=0)                   0.000     0.000    SPI_MISO
    T18                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  SPI_MISO_IBUF_inst/O
                         net (fo=10, routed)          1.714     3.205    spi_master_inst/miso_buffer_reg[3]_0[0]
    SLICE_X8Y28          FDRE                                         r  spi_master_inst/miso_buffer_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=108, routed)         1.441     4.813    spi_master_inst/CLK
    SLICE_X8Y28          FDRE                                         r  spi_master_inst/miso_buffer_reg[3]/C

Slack:                    inf
  Source:                 SPI_MISO
                            (input port)
  Destination:            spi_master_inst/miso_buffer_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.058ns  (logic 1.491ns (48.767%)  route 1.567ns (51.233%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.880ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.880ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  SPI_MISO (IN)
                         net (fo=0)                   0.000     0.000    SPI_MISO
    T18                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  SPI_MISO_IBUF_inst/O
                         net (fo=10, routed)          1.567     3.058    spi_master_inst/miso_buffer_reg[3]_0[0]
    SLICE_X6Y28          FDRE                                         r  spi_master_inst/miso_buffer_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=108, routed)         1.508     4.880    spi_master_inst/CLK
    SLICE_X6Y28          FDRE                                         r  spi_master_inst/miso_buffer_reg[11]/C

Slack:                    inf
  Source:                 SPI_MISO
                            (input port)
  Destination:            spi_master_inst/miso_buffer_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.659ns  (logic 1.491ns (56.088%)  route 1.167ns (43.912%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.880ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.880ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  SPI_MISO (IN)
                         net (fo=0)                   0.000     0.000    SPI_MISO
    T18                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  SPI_MISO_IBUF_inst/O
                         net (fo=10, routed)          1.167     2.659    spi_master_inst/miso_buffer_reg[3]_0[0]
    SLICE_X4Y28          FDRE                                         r  spi_master_inst/miso_buffer_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=108, routed)         1.508     4.880    spi_master_inst/CLK
    SLICE_X4Y28          FDRE                                         r  spi_master_inst/miso_buffer_reg[10]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 SPI_MISO
                            (input port)
  Destination:            spi_master_inst/miso_buffer_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.722ns  (logic 0.259ns (35.838%)  route 0.463ns (64.162%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.012ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  SPI_MISO (IN)
                         net (fo=0)                   0.000     0.000    SPI_MISO
    T18                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  SPI_MISO_IBUF_inst/O
                         net (fo=10, routed)          0.463     0.722    spi_master_inst/miso_buffer_reg[3]_0[0]
    SLICE_X4Y28          FDRE                                         r  spi_master_inst/miso_buffer_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=108, routed)         0.854     2.012    spi_master_inst/CLK
    SLICE_X4Y28          FDRE                                         r  spi_master_inst/miso_buffer_reg[10]/C

Slack:                    inf
  Source:                 SPI_MISO
                            (input port)
  Destination:            spi_master_inst/miso_buffer_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.855ns  (logic 0.259ns (30.261%)  route 0.597ns (69.739%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.012ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  SPI_MISO (IN)
                         net (fo=0)                   0.000     0.000    SPI_MISO
    T18                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  SPI_MISO_IBUF_inst/O
                         net (fo=10, routed)          0.597     0.855    spi_master_inst/miso_buffer_reg[3]_0[0]
    SLICE_X6Y28          FDRE                                         r  spi_master_inst/miso_buffer_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=108, routed)         0.854     2.012    spi_master_inst/CLK
    SLICE_X6Y28          FDRE                                         r  spi_master_inst/miso_buffer_reg[11]/C

Slack:                    inf
  Source:                 SPI_MISO
                            (input port)
  Destination:            spi_master_inst/miso_buffer_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.975ns  (logic 0.259ns (26.547%)  route 0.716ns (73.453%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.984ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  SPI_MISO (IN)
                         net (fo=0)                   0.000     0.000    SPI_MISO
    T18                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  SPI_MISO_IBUF_inst/O
                         net (fo=10, routed)          0.716     0.975    spi_master_inst/miso_buffer_reg[3]_0[0]
    SLICE_X8Y28          FDRE                                         r  spi_master_inst/miso_buffer_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=108, routed)         0.826     1.984    spi_master_inst/CLK
    SLICE_X8Y28          FDRE                                         r  spi_master_inst/miso_buffer_reg[3]/C

Slack:                    inf
  Source:                 SPI_MISO
                            (input port)
  Destination:            spi_master_inst/miso_buffer_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.083ns  (logic 0.259ns (23.893%)  route 0.824ns (76.107%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.011ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  SPI_MISO (IN)
                         net (fo=0)                   0.000     0.000    SPI_MISO
    T18                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  SPI_MISO_IBUF_inst/O
                         net (fo=10, routed)          0.824     1.083    spi_master_inst/miso_buffer_reg[3]_0[0]
    SLICE_X6Y27          FDRE                                         r  spi_master_inst/miso_buffer_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=108, routed)         0.853     2.011    spi_master_inst/CLK
    SLICE_X6Y27          FDRE                                         r  spi_master_inst/miso_buffer_reg[8]/C

Slack:                    inf
  Source:                 SPI_MISO
                            (input port)
  Destination:            spi_master_inst/miso_buffer_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.147ns  (logic 0.259ns (22.563%)  route 0.888ns (77.437%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.009ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.009ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  SPI_MISO (IN)
                         net (fo=0)                   0.000     0.000    SPI_MISO
    T18                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  SPI_MISO_IBUF_inst/O
                         net (fo=10, routed)          0.888     1.147    spi_master_inst/miso_buffer_reg[3]_0[0]
    SLICE_X7Y26          FDRE                                         r  spi_master_inst/miso_buffer_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=108, routed)         0.851     2.009    spi_master_inst/CLK
    SLICE_X7Y26          FDRE                                         r  spi_master_inst/miso_buffer_reg[6]/C

Slack:                    inf
  Source:                 SPI_MISO
                            (input port)
  Destination:            spi_master_inst/miso_buffer_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.186ns  (logic 0.259ns (21.816%)  route 0.928ns (78.184%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.009ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.009ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  SPI_MISO (IN)
                         net (fo=0)                   0.000     0.000    SPI_MISO
    T18                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  SPI_MISO_IBUF_inst/O
                         net (fo=10, routed)          0.928     1.186    spi_master_inst/miso_buffer_reg[3]_0[0]
    SLICE_X4Y26          FDRE                                         r  spi_master_inst/miso_buffer_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=108, routed)         0.851     2.009    spi_master_inst/CLK
    SLICE_X4Y26          FDRE                                         r  spi_master_inst/miso_buffer_reg[9]/C

Slack:                    inf
  Source:                 SPI_MISO
                            (input port)
  Destination:            spi_master_inst/miso_buffer_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.201ns  (logic 0.259ns (21.552%)  route 0.942ns (78.448%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.008ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.008ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  SPI_MISO (IN)
                         net (fo=0)                   0.000     0.000    SPI_MISO
    T18                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  SPI_MISO_IBUF_inst/O
                         net (fo=10, routed)          0.942     1.201    spi_master_inst/miso_buffer_reg[3]_0[0]
    SLICE_X6Y25          FDRE                                         r  spi_master_inst/miso_buffer_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=108, routed)         0.850     2.008    spi_master_inst/CLK
    SLICE_X6Y25          FDRE                                         r  spi_master_inst/miso_buffer_reg[12]/C

Slack:                    inf
  Source:                 SPI_MISO
                            (input port)
  Destination:            spi_master_inst/miso_buffer_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.273ns  (logic 0.259ns (20.332%)  route 1.014ns (79.668%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.008ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.008ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  SPI_MISO (IN)
                         net (fo=0)                   0.000     0.000    SPI_MISO
    T18                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  SPI_MISO_IBUF_inst/O
                         net (fo=10, routed)          1.014     1.273    spi_master_inst/miso_buffer_reg[3]_0[0]
    SLICE_X6Y24          FDRE                                         r  spi_master_inst/miso_buffer_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=108, routed)         0.850     2.008    spi_master_inst/CLK
    SLICE_X6Y24          FDRE                                         r  spi_master_inst/miso_buffer_reg[7]/C

Slack:                    inf
  Source:                 SPI_MISO
                            (input port)
  Destination:            spi_master_inst/miso_buffer_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.415ns  (logic 0.259ns (18.291%)  route 1.156ns (81.709%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.980ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  SPI_MISO (IN)
                         net (fo=0)                   0.000     0.000    SPI_MISO
    T18                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  SPI_MISO_IBUF_inst/O
                         net (fo=10, routed)          1.156     1.415    spi_master_inst/miso_buffer_reg[3]_0[0]
    SLICE_X9Y24          FDRE                                         r  spi_master_inst/miso_buffer_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=108, routed)         0.822     1.980    spi_master_inst/CLK
    SLICE_X9Y24          FDRE                                         r  spi_master_inst/miso_buffer_reg[4]/C

Slack:                    inf
  Source:                 SPI_MISO
                            (input port)
  Destination:            spi_master_inst/miso_buffer_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.473ns  (logic 0.259ns (17.574%)  route 1.214ns (82.426%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.008ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.008ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  SPI_MISO (IN)
                         net (fo=0)                   0.000     0.000    SPI_MISO
    T18                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  SPI_MISO_IBUF_inst/O
                         net (fo=10, routed)          1.214     1.473    spi_master_inst/miso_buffer_reg[3]_0[0]
    SLICE_X4Y24          FDRE                                         r  spi_master_inst/miso_buffer_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=108, routed)         0.850     2.008    spi_master_inst/CLK
    SLICE_X4Y24          FDRE                                         r  spi_master_inst/miso_buffer_reg[5]/C





