{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1683316792934 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1683316792934 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri May  5 16:59:52 2023 " "Processing started: Fri May  5 16:59:52 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1683316792934 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683316792934 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off V2 -c V2 " "Command: quartus_map --read_settings_files=on --write_settings_files=off V2 -c V2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683316792935 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1683316793067 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1683316793068 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Contador.v 1 1 " "Found 1 design units, including 1 entities, in source file Contador.v" { { "Info" "ISGN_ENTITY_NAME" "1 Contador " "Found entity 1: Contador" {  } { { "Contador.v" "" { Text "/home/luis/Downloads/PBL 02/Contador.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683316799789 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683316799789 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "FF_T.v 1 1 " "Found 1 design units, including 1 entities, in source file FF_T.v" { { "Info" "ISGN_ENTITY_NAME" "1 FF_T " "Found entity 1: FF_T" {  } { { "FF_T.v" "" { Text "/home/luis/Downloads/PBL 02/FF_T.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683316799790 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683316799790 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "quadro_2.v 1 1 " "Found 1 design units, including 1 entities, in source file quadro_2.v" { { "Info" "ISGN_ENTITY_NAME" "1 quadro_2 " "Found entity 1: quadro_2" {  } { { "quadro_2.v" "" { Text "/home/luis/Downloads/PBL 02/quadro_2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683316799790 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683316799790 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Multiplexador.v 1 1 " "Found 1 design units, including 1 entities, in source file Multiplexador.v" { { "Info" "ISGN_ENTITY_NAME" "1 Multiplexador " "Found entity 1: Multiplexador" {  } { { "Multiplexador.v" "" { Text "/home/luis/Downloads/PBL 02/Multiplexador.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683316799791 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683316799791 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "quadro_1.v 1 1 " "Found 1 design units, including 1 entities, in source file quadro_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 quadro_1 " "Found entity 1: quadro_1" {  } { { "quadro_1.v" "" { Text "/home/luis/Downloads/PBL 02/quadro_1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683316799791 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683316799791 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Divisor_Clock.v 1 1 " "Found 1 design units, including 1 entities, in source file Divisor_Clock.v" { { "Info" "ISGN_ENTITY_NAME" "1 Divisor_Clock " "Found entity 1: Divisor_Clock" {  } { { "Divisor_Clock.v" "" { Text "/home/luis/Downloads/PBL 02/Divisor_Clock.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683316799791 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683316799791 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Varredura_Matriz.v 1 1 " "Found 1 design units, including 1 entities, in source file Varredura_Matriz.v" { { "Info" "ISGN_ENTITY_NAME" "1 Varredura_Matriz " "Found entity 1: Varredura_Matriz" {  } { { "Varredura_Matriz.v" "" { Text "/home/luis/Downloads/PBL 02/Varredura_Matriz.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683316799792 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683316799792 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "quadro_3.v 1 1 " "Found 1 design units, including 1 entities, in source file quadro_3.v" { { "Info" "ISGN_ENTITY_NAME" "1 quadro_3 " "Found entity 1: quadro_3" {  } { { "quadro_3.v" "" { Text "/home/luis/Downloads/PBL 02/quadro_3.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683316799793 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683316799793 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "quadro_4.v 1 1 " "Found 1 design units, including 1 entities, in source file quadro_4.v" { { "Info" "ISGN_ENTITY_NAME" "1 quadro_4 " "Found entity 1: quadro_4" {  } { { "quadro_4.v" "" { Text "/home/luis/Downloads/PBL 02/quadro_4.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683316799793 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683316799793 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "quadro_5.v 1 1 " "Found 1 design units, including 1 entities, in source file quadro_5.v" { { "Info" "ISGN_ENTITY_NAME" "1 quadro_5 " "Found entity 1: quadro_5" {  } { { "quadro_5.v" "" { Text "/home/luis/Downloads/PBL 02/quadro_5.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683316799793 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683316799793 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "quadro_6.v 1 1 " "Found 1 design units, including 1 entities, in source file quadro_6.v" { { "Info" "ISGN_ENTITY_NAME" "1 quadro_6 " "Found entity 1: quadro_6" {  } { { "quadro_6.v" "" { Text "/home/luis/Downloads/PBL 02/quadro_6.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683316799794 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683316799794 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "quadro_7.v 1 1 " "Found 1 design units, including 1 entities, in source file quadro_7.v" { { "Info" "ISGN_ENTITY_NAME" "1 quadro_7 " "Found entity 1: quadro_7" {  } { { "quadro_7.v" "" { Text "/home/luis/Downloads/PBL 02/quadro_7.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683316799794 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683316799794 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "quadro_0.v 1 1 " "Found 1 design units, including 1 entities, in source file quadro_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 quadro_0 " "Found entity 1: quadro_0" {  } { { "quadro_0.v" "" { Text "/home/luis/Downloads/PBL 02/quadro_0.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683316799794 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683316799794 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "Contador.v(22) " "Verilog HDL Instantiation warning at Contador.v(22): instance has no name" {  } { { "Contador.v" "" { Text "/home/luis/Downloads/PBL 02/Contador.v" 22 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1683316799795 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "Contador.v(24) " "Verilog HDL Instantiation warning at Contador.v(24): instance has no name" {  } { { "Contador.v" "" { Text "/home/luis/Downloads/PBL 02/Contador.v" 24 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1683316799795 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "Contador.v(28) " "Verilog HDL Instantiation warning at Contador.v(28): instance has no name" {  } { { "Contador.v" "" { Text "/home/luis/Downloads/PBL 02/Contador.v" 28 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1683316799795 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "Multiplexador.v(29) " "Verilog HDL Instantiation warning at Multiplexador.v(29): instance has no name" {  } { { "Multiplexador.v" "" { Text "/home/luis/Downloads/PBL 02/Multiplexador.v" 29 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1683316799795 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "Multiplexador.v(30) " "Verilog HDL Instantiation warning at Multiplexador.v(30): instance has no name" {  } { { "Multiplexador.v" "" { Text "/home/luis/Downloads/PBL 02/Multiplexador.v" 30 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1683316799795 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "Multiplexador.v(31) " "Verilog HDL Instantiation warning at Multiplexador.v(31): instance has no name" {  } { { "Multiplexador.v" "" { Text "/home/luis/Downloads/PBL 02/Multiplexador.v" 31 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1683316799795 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "Multiplexador.v(32) " "Verilog HDL Instantiation warning at Multiplexador.v(32): instance has no name" {  } { { "Multiplexador.v" "" { Text "/home/luis/Downloads/PBL 02/Multiplexador.v" 32 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1683316799795 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "Multiplexador.v(33) " "Verilog HDL Instantiation warning at Multiplexador.v(33): instance has no name" {  } { { "Multiplexador.v" "" { Text "/home/luis/Downloads/PBL 02/Multiplexador.v" 33 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1683316799795 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "Multiplexador.v(34) " "Verilog HDL Instantiation warning at Multiplexador.v(34): instance has no name" {  } { { "Multiplexador.v" "" { Text "/home/luis/Downloads/PBL 02/Multiplexador.v" 34 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1683316799795 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "Multiplexador.v(35) " "Verilog HDL Instantiation warning at Multiplexador.v(35): instance has no name" {  } { { "Multiplexador.v" "" { Text "/home/luis/Downloads/PBL 02/Multiplexador.v" 35 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1683316799795 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "Multiplexador.v(36) " "Verilog HDL Instantiation warning at Multiplexador.v(36): instance has no name" {  } { { "Multiplexador.v" "" { Text "/home/luis/Downloads/PBL 02/Multiplexador.v" 36 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1683316799796 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "Divisor_Clock.v(12) " "Verilog HDL Instantiation warning at Divisor_Clock.v(12): instance has no name" {  } { { "Divisor_Clock.v" "" { Text "/home/luis/Downloads/PBL 02/Divisor_Clock.v" 12 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1683316799796 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "Divisor_Clock.v(13) " "Verilog HDL Instantiation warning at Divisor_Clock.v(13): instance has no name" {  } { { "Divisor_Clock.v" "" { Text "/home/luis/Downloads/PBL 02/Divisor_Clock.v" 13 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1683316799796 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "Divisor_Clock.v(17) " "Verilog HDL Instantiation warning at Divisor_Clock.v(17): instance has no name" {  } { { "Divisor_Clock.v" "" { Text "/home/luis/Downloads/PBL 02/Divisor_Clock.v" 17 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1683316799796 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "Divisor_Clock.v(20) " "Verilog HDL Instantiation warning at Divisor_Clock.v(20): instance has no name" {  } { { "Divisor_Clock.v" "" { Text "/home/luis/Downloads/PBL 02/Divisor_Clock.v" 20 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1683316799796 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "Divisor_Clock.v(23) " "Verilog HDL Instantiation warning at Divisor_Clock.v(23): instance has no name" {  } { { "Divisor_Clock.v" "" { Text "/home/luis/Downloads/PBL 02/Divisor_Clock.v" 23 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1683316799796 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "Divisor_Clock.v(26) " "Verilog HDL Instantiation warning at Divisor_Clock.v(26): instance has no name" {  } { { "Divisor_Clock.v" "" { Text "/home/luis/Downloads/PBL 02/Divisor_Clock.v" 26 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1683316799796 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "Divisor_Clock.v(29) " "Verilog HDL Instantiation warning at Divisor_Clock.v(29): instance has no name" {  } { { "Divisor_Clock.v" "" { Text "/home/luis/Downloads/PBL 02/Divisor_Clock.v" 29 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1683316799796 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "Divisor_Clock.v(32) " "Verilog HDL Instantiation warning at Divisor_Clock.v(32): instance has no name" {  } { { "Divisor_Clock.v" "" { Text "/home/luis/Downloads/PBL 02/Divisor_Clock.v" 32 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1683316799796 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "Divisor_Clock.v(35) " "Verilog HDL Instantiation warning at Divisor_Clock.v(35): instance has no name" {  } { { "Divisor_Clock.v" "" { Text "/home/luis/Downloads/PBL 02/Divisor_Clock.v" 35 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1683316799796 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "Divisor_Clock.v(38) " "Verilog HDL Instantiation warning at Divisor_Clock.v(38): instance has no name" {  } { { "Divisor_Clock.v" "" { Text "/home/luis/Downloads/PBL 02/Divisor_Clock.v" 38 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1683316799796 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "Divisor_Clock.v(41) " "Verilog HDL Instantiation warning at Divisor_Clock.v(41): instance has no name" {  } { { "Divisor_Clock.v" "" { Text "/home/luis/Downloads/PBL 02/Divisor_Clock.v" 41 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1683316799796 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "Divisor_Clock.v(44) " "Verilog HDL Instantiation warning at Divisor_Clock.v(44): instance has no name" {  } { { "Divisor_Clock.v" "" { Text "/home/luis/Downloads/PBL 02/Divisor_Clock.v" 44 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1683316799796 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "Divisor_Clock.v(47) " "Verilog HDL Instantiation warning at Divisor_Clock.v(47): instance has no name" {  } { { "Divisor_Clock.v" "" { Text "/home/luis/Downloads/PBL 02/Divisor_Clock.v" 47 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1683316799796 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "Divisor_Clock.v(50) " "Verilog HDL Instantiation warning at Divisor_Clock.v(50): instance has no name" {  } { { "Divisor_Clock.v" "" { Text "/home/luis/Downloads/PBL 02/Divisor_Clock.v" 50 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1683316799796 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "Divisor_Clock.v(53) " "Verilog HDL Instantiation warning at Divisor_Clock.v(53): instance has no name" {  } { { "Divisor_Clock.v" "" { Text "/home/luis/Downloads/PBL 02/Divisor_Clock.v" 53 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1683316799796 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "Divisor_Clock.v(56) " "Verilog HDL Instantiation warning at Divisor_Clock.v(56): instance has no name" {  } { { "Divisor_Clock.v" "" { Text "/home/luis/Downloads/PBL 02/Divisor_Clock.v" 56 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1683316799796 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "Divisor_Clock.v(59) " "Verilog HDL Instantiation warning at Divisor_Clock.v(59): instance has no name" {  } { { "Divisor_Clock.v" "" { Text "/home/luis/Downloads/PBL 02/Divisor_Clock.v" 59 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1683316799796 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "Divisor_Clock.v(62) " "Verilog HDL Instantiation warning at Divisor_Clock.v(62): instance has no name" {  } { { "Divisor_Clock.v" "" { Text "/home/luis/Downloads/PBL 02/Divisor_Clock.v" 62 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1683316799796 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "Divisor_Clock.v(65) " "Verilog HDL Instantiation warning at Divisor_Clock.v(65): instance has no name" {  } { { "Divisor_Clock.v" "" { Text "/home/luis/Downloads/PBL 02/Divisor_Clock.v" 65 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1683316799797 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "Divisor_Clock.v(68) " "Verilog HDL Instantiation warning at Divisor_Clock.v(68): instance has no name" {  } { { "Divisor_Clock.v" "" { Text "/home/luis/Downloads/PBL 02/Divisor_Clock.v" 68 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1683316799797 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "Divisor_Clock.v(71) " "Verilog HDL Instantiation warning at Divisor_Clock.v(71): instance has no name" {  } { { "Divisor_Clock.v" "" { Text "/home/luis/Downloads/PBL 02/Divisor_Clock.v" 71 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1683316799797 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "Divisor_Clock.v(74) " "Verilog HDL Instantiation warning at Divisor_Clock.v(74): instance has no name" {  } { { "Divisor_Clock.v" "" { Text "/home/luis/Downloads/PBL 02/Divisor_Clock.v" 74 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1683316799797 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "Divisor_Clock.v(77) " "Verilog HDL Instantiation warning at Divisor_Clock.v(77): instance has no name" {  } { { "Divisor_Clock.v" "" { Text "/home/luis/Downloads/PBL 02/Divisor_Clock.v" 77 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1683316799797 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "Divisor_Clock.v(80) " "Verilog HDL Instantiation warning at Divisor_Clock.v(80): instance has no name" {  } { { "Divisor_Clock.v" "" { Text "/home/luis/Downloads/PBL 02/Divisor_Clock.v" 80 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1683316799797 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "Divisor_Clock.v(83) " "Verilog HDL Instantiation warning at Divisor_Clock.v(83): instance has no name" {  } { { "Divisor_Clock.v" "" { Text "/home/luis/Downloads/PBL 02/Divisor_Clock.v" 83 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1683316799797 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "Varredura_Matriz.v(20) " "Verilog HDL Instantiation warning at Varredura_Matriz.v(20): instance has no name" {  } { { "Varredura_Matriz.v" "" { Text "/home/luis/Downloads/PBL 02/Varredura_Matriz.v" 20 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1683316799797 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "Varredura_Matriz.v(22) " "Verilog HDL Instantiation warning at Varredura_Matriz.v(22): instance has no name" {  } { { "Varredura_Matriz.v" "" { Text "/home/luis/Downloads/PBL 02/Varredura_Matriz.v" 22 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1683316799797 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "Varredura_Matriz.v(51) " "Verilog HDL Instantiation warning at Varredura_Matriz.v(51): instance has no name" {  } { { "Varredura_Matriz.v" "" { Text "/home/luis/Downloads/PBL 02/Varredura_Matriz.v" 51 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1683316799797 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "Varredura_Matriz.v(64) " "Verilog HDL Instantiation warning at Varredura_Matriz.v(64): instance has no name" {  } { { "Varredura_Matriz.v" "" { Text "/home/luis/Downloads/PBL 02/Varredura_Matriz.v" 64 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1683316799797 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Varredura_Matriz " "Elaborating entity \"Varredura_Matriz\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1683316799830 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Divisor_Clock Divisor_Clock:comb_3 " "Elaborating entity \"Divisor_Clock\" for hierarchy \"Divisor_Clock:comb_3\"" {  } { { "Varredura_Matriz.v" "comb_3" { Text "/home/luis/Downloads/PBL 02/Varredura_Matriz.v" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683316799832 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FF_T Divisor_Clock:comb_3\|FF_T:comb_3 " "Elaborating entity \"FF_T\" for hierarchy \"Divisor_Clock:comb_3\|FF_T:comb_3\"" {  } { { "Divisor_Clock.v" "comb_3" { Text "/home/luis/Downloads/PBL 02/Divisor_Clock.v" 12 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683316799832 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Contador Contador:comb_4 " "Elaborating entity \"Contador\" for hierarchy \"Contador:comb_4\"" {  } { { "Varredura_Matriz.v" "comb_4" { Text "/home/luis/Downloads/PBL 02/Varredura_Matriz.v" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683316799835 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Multiplexador Multiplexador:comb_16 " "Elaborating entity \"Multiplexador\" for hierarchy \"Multiplexador:comb_16\"" {  } { { "Varredura_Matriz.v" "comb_16" { Text "/home/luis/Downloads/PBL 02/Varredura_Matriz.v" 64 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683316799839 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "quadro_0 Multiplexador:comb_16\|quadro_0:comb_14 " "Elaborating entity \"quadro_0\" for hierarchy \"Multiplexador:comb_16\|quadro_0:comb_14\"" {  } { { "Multiplexador.v" "comb_14" { Text "/home/luis/Downloads/PBL 02/Multiplexador.v" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683316799840 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "quadro_1 Multiplexador:comb_16\|quadro_1:comb_15 " "Elaborating entity \"quadro_1\" for hierarchy \"Multiplexador:comb_16\|quadro_1:comb_15\"" {  } { { "Multiplexador.v" "comb_15" { Text "/home/luis/Downloads/PBL 02/Multiplexador.v" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683316799840 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "quadro_2 Multiplexador:comb_16\|quadro_2:comb_16 " "Elaborating entity \"quadro_2\" for hierarchy \"Multiplexador:comb_16\|quadro_2:comb_16\"" {  } { { "Multiplexador.v" "comb_16" { Text "/home/luis/Downloads/PBL 02/Multiplexador.v" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683316799841 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "quadro_3 Multiplexador:comb_16\|quadro_3:comb_17 " "Elaborating entity \"quadro_3\" for hierarchy \"Multiplexador:comb_16\|quadro_3:comb_17\"" {  } { { "Multiplexador.v" "comb_17" { Text "/home/luis/Downloads/PBL 02/Multiplexador.v" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683316799841 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "quadro_4 Multiplexador:comb_16\|quadro_4:comb_18 " "Elaborating entity \"quadro_4\" for hierarchy \"Multiplexador:comb_16\|quadro_4:comb_18\"" {  } { { "Multiplexador.v" "comb_18" { Text "/home/luis/Downloads/PBL 02/Multiplexador.v" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683316799842 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "quadro_5 Multiplexador:comb_16\|quadro_5:comb_19 " "Elaborating entity \"quadro_5\" for hierarchy \"Multiplexador:comb_16\|quadro_5:comb_19\"" {  } { { "Multiplexador.v" "comb_19" { Text "/home/luis/Downloads/PBL 02/Multiplexador.v" 34 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683316799842 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "quadro_6 Multiplexador:comb_16\|quadro_6:comb_20 " "Elaborating entity \"quadro_6\" for hierarchy \"Multiplexador:comb_16\|quadro_6:comb_20\"" {  } { { "Multiplexador.v" "comb_20" { Text "/home/luis/Downloads/PBL 02/Multiplexador.v" 35 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683316799842 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "quadro_7 Multiplexador:comb_16\|quadro_7:comb_21 " "Elaborating entity \"quadro_7\" for hierarchy \"Multiplexador:comb_16\|quadro_7:comb_21\"" {  } { { "Multiplexador.v" "comb_21" { Text "/home/luis/Downloads/PBL 02/Multiplexador.v" 36 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683316799843 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "82 " "Implemented 82 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1683316800105 ""} { "Info" "ICUT_CUT_TM_OPINS" "12 " "Implemented 12 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1683316800105 ""} { "Info" "ICUT_CUT_TM_LCELLS" "67 " "Implemented 67 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1683316800105 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1683316800105 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 41 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 41 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "341 " "Peak virtual memory: 341 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1683316800136 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri May  5 17:00:00 2023 " "Processing ended: Fri May  5 17:00:00 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1683316800136 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1683316800136 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:20 " "Total CPU time (on all processors): 00:00:20" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1683316800136 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1683316800136 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1683316800941 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1683316800941 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri May  5 17:00:00 2023 " "Processing started: Fri May  5 17:00:00 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1683316800941 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1683316800941 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off V2 -c V2 " "Command: quartus_fit --read_settings_files=off --write_settings_files=off V2 -c V2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1683316800941 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1683316800971 ""}
{ "Info" "0" "" "Project  = V2" {  } {  } 0 0 "Project  = V2" 0 0 "Fitter" 0 0 1683316800972 ""}
{ "Info" "0" "" "Revision = V2" {  } {  } 0 0 "Revision = V2" 0 0 "Fitter" 0 0 1683316800972 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1683316801008 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1683316801009 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "V2 EPM240T100C5 " "Selected device EPM240T100C5 for design \"V2\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1683316801011 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1683316801057 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1683316801057 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1683316801082 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1683316801086 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM240T100I5 " "Device EPM240T100I5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1683316801124 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM240T100A5 " "Device EPM240T100A5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1683316801124 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM570T100C5 " "Device EPM570T100C5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1683316801124 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM570T100I5 " "Device EPM570T100I5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1683316801124 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM570T100A5 " "Device EPM570T100A5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1683316801124 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1683316801124 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "V2.sdc " "Synopsys Design Constraints File file not found: 'V2.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1683316801158 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1683316801158 ""}
{ "Info" "ISTA_DEFAULT_TDC_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- optimizing circuit to achieve the following default global requirements" { { "Info" "ISTA_ASSUMED_DEFAULT_TDC_REQUIREMENT" "" "Assuming a default timing requirement" {  } {  } 0 332127 "Assuming a default timing requirement" 0 0 "Design Software" 0 -1 1683316801161 ""}  } {  } 0 332128 "Timing requirements not specified -- optimizing circuit to achieve the following default global requirements" 0 0 "Fitter" 0 -1 1683316801161 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 3 clocks " "Found 3 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1683316801161 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1683316801161 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000    chaves\[0\] " "   1.000    chaves\[0\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1683316801161 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000  clock_50MHz " "   1.000  clock_50MHz" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1683316801161 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 Divisor_Clock:comb_3\|FF_T:comb_10\|q " "   1.000 Divisor_Clock:comb_3\|FF_T:comb_10\|q" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1683316801161 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1683316801161 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1683316801164 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1683316801165 ""}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "User Assigned Global Signals Promotion Operation " "Completed User Assigned Global Signals Promotion Operation" {  } {  } 0 186079 "Completed %1!s!" 0 0 "Fitter" 0 -1 1683316801167 ""}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_ALL_TO_GLOBAL" "clock_50MHz Global clock in PIN 12 " "Automatically promoted signal \"clock_50MHz\" to use Global clock in PIN 12" {  } { { "Varredura_Matriz.v" "" { Text "/home/luis/Downloads/PBL 02/Varredura_Matriz.v" 3 -1 0 } }  } 0 186215 "Automatically promoted signal \"%1!s!\" to use %2!s!" 0 0 "Fitter" 0 -1 1683316801172 ""}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_ALL_TO_GLOBAL" "Contador:comb_15\|clockf Global clock " "Automatically promoted signal \"Contador:comb_15\|clockf\" to use Global clock" {  } { { "Contador.v" "" { Text "/home/luis/Downloads/PBL 02/Contador.v" 16 -1 0 } }  } 0 186215 "Automatically promoted signal \"%1!s!\" to use %2!s!" 0 0 "Fitter" 0 -1 1683316801172 ""}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL" "Divisor_Clock:comb_3\|FF_T:comb_10\|q Global clock " "Automatically promoted some destinations of signal \"Divisor_Clock:comb_3\|FF_T:comb_10\|q\" to use Global clock" { { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "Divisor_Clock:comb_3\|FF_T:comb_10\|q " "Destination \"Divisor_Clock:comb_3\|FF_T:comb_10\|q\" may be non-global or may not use global clock" {  } { { "FF_T.v" "" { Text "/home/luis/Downloads/PBL 02/FF_T.v" 7 -1 0 } }  } 0 186217 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "Design Software" 0 -1 1683316801172 ""} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "Divisor_Clock:comb_3\|FF_T:comb_12\|q " "Destination \"Divisor_Clock:comb_3\|FF_T:comb_12\|q\" may be non-global or may not use global clock" {  } { { "FF_T.v" "" { Text "/home/luis/Downloads/PBL 02/FF_T.v" 7 -1 0 } }  } 0 186217 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "Design Software" 0 -1 1683316801172 ""} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "Divisor_Clock:comb_3\|FF_T:comb_14\|q " "Destination \"Divisor_Clock:comb_3\|FF_T:comb_14\|q\" may be non-global or may not use global clock" {  } { { "FF_T.v" "" { Text "/home/luis/Downloads/PBL 02/FF_T.v" 7 -1 0 } }  } 0 186217 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "Design Software" 0 -1 1683316801172 ""} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "Divisor_Clock:comb_3\|ands\[5\] " "Destination \"Divisor_Clock:comb_3\|ands\[5\]\" may be non-global or may not use global clock" {  } { { "Divisor_Clock.v" "" { Text "/home/luis/Downloads/PBL 02/Divisor_Clock.v" 9 -1 0 } }  } 0 186217 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "Design Software" 0 -1 1683316801172 ""}  } { { "FF_T.v" "" { Text "/home/luis/Downloads/PBL 02/FF_T.v" 7 -1 0 } }  } 0 186216 "Automatically promoted some destinations of signal \"%1!s!\" to use %2!s!" 0 0 "Fitter" 0 -1 1683316801172 ""}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL" "Equal0~0 Global clock " "Automatically promoted some destinations of signal \"Equal0~0\" to use Global clock" { { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "linhas~9 " "Destination \"linhas~9\" may be non-global or may not use global clock" {  } { { "Varredura_Matriz.v" "" { Text "/home/luis/Downloads/PBL 02/Varredura_Matriz.v" 5 -1 0 } }  } 0 186217 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "Design Software" 0 -1 1683316801172 ""} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "linhas~11 " "Destination \"linhas~11\" may be non-global or may not use global clock" {  } { { "Varredura_Matriz.v" "" { Text "/home/luis/Downloads/PBL 02/Varredura_Matriz.v" 5 -1 0 } }  } 0 186217 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "Design Software" 0 -1 1683316801172 ""} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "Multiplexador:comb_16\|WideOr0~7 " "Destination \"Multiplexador:comb_16\|WideOr0~7\" may be non-global or may not use global clock" {  } { { "Multiplexador.v" "" { Text "/home/luis/Downloads/PBL 02/Multiplexador.v" 51 -1 0 } }  } 0 186217 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "Design Software" 0 -1 1683316801172 ""}  } { { "Varredura_Matriz.v" "" { Text "/home/luis/Downloads/PBL 02/Varredura_Matriz.v" 74 -1 0 } }  } 0 186216 "Automatically promoted some destinations of signal \"%1!s!\" to use %2!s!" 0 0 "Fitter" 0 -1 1683316801172 ""}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "Auto Global Promotion Operation " "Completed Auto Global Promotion Operation" {  } {  } 0 186079 "Completed %1!s!" 0 0 "Fitter" 0 -1 1683316801172 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_FYGR_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176234 "Starting register packing" 0 0 "Fitter" 0 -1 1683316801175 ""}
{ "Extra Info" "IFSAC_FSAC_START_LUT_PACKING" "" "Moving registers into LUTs to improve timing and density" {  } {  } 1 176244 "Moving registers into LUTs to improve timing and density" 1 0 "Fitter" 0 -1 1683316801186 ""}
{ "Info" "IFYGR_FYGR_NO_REGS_IN_IOS_HEADER" "" "Started processing fast register assignments" {  } {  } 0 186468 "Started processing fast register assignments" 0 0 "Fitter" 0 -1 1683316801192 ""}
{ "Info" "IFYGR_FYGR_NO_REGS_IN_IOS_FOOTER" "" "Finished processing fast register assignments" {  } {  } 0 186469 "Finished processing fast register assignments" 0 0 "Fitter" 0 -1 1683316801193 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_LUT_PACKING" "00:00:00 " "Finished moving registers into LUTs: elapsed time is 00:00:00" {  } {  } 1 176245 "Finished moving registers into LUTs: elapsed time is %1!s!" 1 0 "Fitter" 0 -1 1683316801193 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" {  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1683316801193 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:00 " "Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1683316801198 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1683316801200 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1683316801289 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1683316801337 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1683316801339 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1683316801555 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1683316801555 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1683316801567 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "3 " "Router estimated average interconnect usage is 3% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "3 X0_Y0 X8_Y5 " "Router estimated peak interconnect usage is 3% of the available device resources in the region that extends from location X0_Y0 to location X8_Y5" {  } { { "loc" "" { Generic "/home/luis/Downloads/PBL 02/" { { 1 { 0 "Router estimated peak interconnect usage is 3% of the available device resources in the region that extends from location X0_Y0 to location X8_Y5"} { { 12 { 0 ""} 0 0 9 6 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1683316801632 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1683316801632 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1683316801693 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1683316801693 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1683316801693 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.11 " "Total time spent on timing analysis during the Fitter is 0.11 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1683316801701 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:00 " "Fitter post-fit operations ending: elapsed time is 00:00:00" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1683316801706 ""}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 169174 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "Fitter" 0 -1 1683316801712 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/luis/Downloads/PBL 02/output_files/V2.fit.smsg " "Generated suppressed messages file /home/luis/Downloads/PBL 02/output_files/V2.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1683316801728 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 4 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1172 " "Peak virtual memory: 1172 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1683316801737 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri May  5 17:00:01 2023 " "Processing ended: Fri May  5 17:00:01 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1683316801737 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1683316801737 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1683316801737 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1683316801737 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1683316802427 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1683316802428 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri May  5 17:00:02 2023 " "Processing started: Fri May  5 17:00:02 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1683316802428 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1683316802428 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off V2 -c V2 " "Command: quartus_asm --read_settings_files=off --write_settings_files=off V2 -c V2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1683316802428 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1683316802537 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1683316802551 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1683316802553 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "329 " "Peak virtual memory: 329 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1683316802600 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri May  5 17:00:02 2023 " "Processing ended: Fri May  5 17:00:02 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1683316802600 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1683316802600 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1683316802600 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1683316802600 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1683316802723 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1683316803244 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1683316803245 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri May  5 17:00:03 2023 " "Processing started: Fri May  5 17:00:03 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1683316803245 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1683316803245 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta V2 -c V2 " "Command: quartus_sta V2 -c V2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1683316803245 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1683316803275 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1683316803324 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1683316803324 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1683316803365 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1683316803365 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1683316803409 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1683316803470 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "V2.sdc " "Synopsys Design Constraints File file not found: 'V2.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1683316803484 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1683316803484 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name Divisor_Clock:comb_3\|FF_T:comb_10\|q Divisor_Clock:comb_3\|FF_T:comb_10\|q " "create_clock -period 1.000 -name Divisor_Clock:comb_3\|FF_T:comb_10\|q Divisor_Clock:comb_3\|FF_T:comb_10\|q" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1683316803485 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clock_50MHz clock_50MHz " "create_clock -period 1.000 -name clock_50MHz clock_50MHz" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1683316803485 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name chaves\[0\] chaves\[0\] " "create_clock -period 1.000 -name chaves\[0\] chaves\[0\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1683316803485 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1683316803485 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1683316803486 ""}
{ "Info" "0" "" "Can't run Report Timing Closure Recommendations. The current device family is not supported." {  } {  } 0 0 "Can't run Report Timing Closure Recommendations. The current device family is not supported." 0 0 "Timing Analyzer" 0 0 1683316803490 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1683316803491 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -7.675 " "Worst-case setup slack is -7.675" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683316803491 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683316803491 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.675            -137.947 clock_50MHz  " "   -7.675            -137.947 clock_50MHz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683316803491 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.739              -4.503 chaves\[0\]  " "   -1.739              -4.503 chaves\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683316803491 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.735              -4.507 Divisor_Clock:comb_3\|FF_T:comb_10\|q  " "   -1.735              -4.507 Divisor_Clock:comb_3\|FF_T:comb_10\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683316803491 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1683316803491 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -1.380 " "Worst-case hold slack is -1.380" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683316803492 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683316803492 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.380              -2.282 clock_50MHz  " "   -1.380              -2.282 clock_50MHz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683316803492 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.694               0.000 Divisor_Clock:comb_3\|FF_T:comb_10\|q  " "    1.694               0.000 Divisor_Clock:comb_3\|FF_T:comb_10\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683316803492 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.701               0.000 chaves\[0\]  " "    1.701               0.000 chaves\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683316803492 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1683316803492 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -0.850 " "Worst-case recovery slack is -0.850" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683316803492 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683316803492 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.850              -2.550 chaves\[0\]  " "   -0.850              -2.550 chaves\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683316803492 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1683316803492 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.796 " "Worst-case removal slack is 0.796" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683316803493 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683316803493 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.796               0.000 chaves\[0\]  " "    0.796               0.000 chaves\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683316803493 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1683316803493 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -2.289 " "Worst-case minimum pulse width slack is -2.289" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683316803493 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683316803493 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.289              -2.289 chaves\[0\]  " "   -2.289              -2.289 chaves\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683316803493 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.289              -2.289 clock_50MHz  " "   -2.289              -2.289 clock_50MHz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683316803493 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.234               0.000 Divisor_Clock:comb_3\|FF_T:comb_10\|q  " "    0.234               0.000 Divisor_Clock:comb_3\|FF_T:comb_10\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683316803493 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1683316803493 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Timing Analyzer" 0 -1 1683316803504 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1683316803507 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1683316803508 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 3 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "353 " "Peak virtual memory: 353 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1683316803519 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri May  5 17:00:03 2023 " "Processing ended: Fri May  5 17:00:03 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1683316803519 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1683316803519 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1683316803519 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1683316803519 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 49 s " "Quartus Prime Full Compilation was successful. 0 errors, 49 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1683316803658 ""}
