5 e 20 * 0
8 /Users/trevorw/projects/covered/diags/verilog -t main -vcd exclude7.2.vcd -o exclude7.2.cdd -v exclude7.2.v -y lib -ep -D DUMP
3 0 $root "$root" NA 0 0 1
3 0 main "main" exclude7.2.v 10 56 1
2 1 51 8000c 0 3d 5002 0 0 1 18 0 1 0 0 0 0 0 $u1
1 clk 12 83000b 1 0 0 0 1 17 0 1 0 0 0 0
1 reset 13 3000b 1 0 0 0 1 17 0 1 0 0 0 0
1 head 14 3000b 1 0 0 0 1 17 0 1 0 0 0 0
1 tail 15 3000b 1 0 0 0 1 17 0 1 0 0 0 0
1 valid 16 3000b 1 0 0 0 1 17 0 1 0 0 0 0
4 1 1 0 0
