// Seed: 3995793929
module module_0 #(
    parameter id_9 = 32'd90
) (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  input wire id_8;
  inout wire id_7;
  output wire id_6;
  output wire id_5;
  inout tri id_4;
  inout wire id_3;
  output wire id_2;
  output wire id_1;
  logic _id_9 = 1;
  wire [-1 'b0 : (  id_9  )] id_10 = id_7;
  assign id_4 = -1'h0;
  assign id_3 = -1;
  assign module_1.id_1 = 0;
endmodule
module module_1 #(
    parameter id_3 = 32'd93
) (
    output tri0 id_0,
    output wor  id_1
);
  wire _id_3;
  wire id_4;
  module_0 modCall_1 (
      id_4,
      id_4,
      id_4,
      id_4,
      id_4,
      id_4,
      id_4,
      id_4
  );
  logic [-1 : id_3] id_5 = -1;
endmodule
