# ğŸš€ DRAM Model in Verilog

This repository contains a complete Verilog implementation of a **behavioral DRAM (Dynamic Random-Access Memory) Model**, supporting read, write, partial writes, refresh cycles and full functional verification.

---

## ğŸ“‘ Table of Contents

- [ğŸ” Overview](#-overview)
- [ğŸ–¼ Block Diagram](#-block-diagram)
- [ğŸ“¥ I/O Port Descriptions](#-io-port-descriptions)
- [âœ¨ Features](#-features)
- [ğŸ“ Modules](#-modules)
- [ğŸ§ª Testbench Description](#-testbench-description)
- [â–¶ï¸ Simulation](#-simulation)

---

## ğŸ” Overview

This project models a simplified DRAM that implements:

- ğŸ—ƒ **256K x 16-bit memory array**
- ğŸ•¹ Row/Column multiplexed addressing using **RAS/CAS** strobes
- âœï¸ Full word write and selective upper/lower byte writes
- ğŸ”„ CAS-before-RAS refresh detection logic
- ğŸ”Œ Bidirectional data bus with tri-state behavior
- ğŸ§ª Fully verified using a functional testbench

---

## ğŸ–¼ Block Diagram

![DRAM Block Diagram](https://raw.githubusercontent.com/Srikar109755/DRAM_Model/main/DRAM/images/DRAM_Block_Diagram.png)

---

## ğŸ“¥ I/O Port Descriptions

| ğŸ”¢ Port Name | ğŸ”  Width  | ğŸ” Direction | ğŸ“ Description |
| ----------- | -------- | --------- | ----------- |
| `DATA`    | 16-bit | inout     | Bidirectional data bus |
| `MA`      | 10-bit | input     | Multiplexed row/column address |
| `RAS_N`   | 1-bit  | input     | Row Address Strobe (**active low**) |
| `CAS_N`   | 1-bit  | input     | Column Address Strobe (**active low**) |
| `LWE_N`   | 1-bit  | input     | Lower Write Enable (**active low**) |
| `UWE_N`   | 1-bit  | input     | Upper Write Enable (**active low**) |
| `OE_N`    | 1-bit  | input     | Output Enable (**active low**) |

> âš ï¸ **Note:** All control signals ending with `_N` are active-low.

---

## âœ¨ Features

- âœ… **256K x 16-bit memory** (total 4 Mbit capacity)
- âœ… Full read and write operations
- âœ… Selective lower or upper byte writes
- âœ… CAS-before-RAS refresh cycle support
- âœ… Proper tri-state bidirectional data bus modeling
- âœ… Supports preloading data from file (`Data_DRAM.txt`)
- âœ… Comprehensive testbench for full functional validation

---

## ğŸ“ Modules

### ğŸ“„ `DRAM.v`

- Core DRAM functionality:
  - Row/Column address decoding
  - Read, full write, partial byte writes
  - CAS-before-RAS refresh detection
  - Bidirectional bus behavior

### ğŸ§ª `DRAM_tb.v`

- Full-featured testbench that validates:
  - Full word read/write
  - Partial upper/lower byte write
  - Refresh cycle simulation
  - Console display of all memory operations

---

## ğŸ§ª Testbench Description

The testbench exercises multiple scenarios:

- ğŸ“ Full write â¡ full read
- ğŸ“ Partial lower byte write â¡ read
- ğŸ“ Partial upper byte write â¡ read
- ğŸ”„ CAS-before-RAS refresh

---

## â–¶ï¸ Simulation

You can simulate using:

- ModelSim
- Vivado XSIM
- Verilator
- VCS

### ModelSim Example:

```bash
vlog DRAM.v DRAM_tb.v
vsim DRAM_tb
