

================================================================
== Vitis HLS Report for 'relu_array_ap_fixed_10u_array_ap_ufixed_6_0_4_0_0_10u_relu_config16_s'
================================================================
* Date:           Mon Apr 28 18:38:34 2025

* Version:        2024.2 (Build 5238294 on Nov  8 2024)
* Project:        myproject_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: artix7
* Target device:  xc7a35t-cpg236-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+-----------+------------+
    |  Clock |  Target  | Estimated | Uncertainty|
    +--------+----------+-----------+------------+
    |ap_clk  |  30.00 ns|  14.376 ns|     8.10 ns|
    +--------+----------+-----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        0|        0|      0 ns|      0 ns|    0|    0|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 0
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 1
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 14.3>
ST_1 : Operation 2 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i60 %layer16_out, void @empty_1, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 2 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i220 %layer15_out, void @empty_1, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 3 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4 [1/1] ( I:3.90ns O:3.90ns )   --->   "%layer15_out_read = read i220 @_ssdm_op_Read.ap_fifo.volatile.i220P0A, i220 %layer15_out" [firmware/nnet_utils/nnet_activation_stream.h:44]   --->   Operation 4 'read' 'layer15_out_read' <Predicate = true> <Delay = 3.90> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.90> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 220> <Depth = 1> <FIFO>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%trunc_ln44 = trunc i220 %layer15_out_read" [firmware/nnet_utils/nnet_activation_stream.h:44]   --->   Operation 5 'trunc' 'trunc_ln44' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%trunc_ln44_1 = partselect i22 @_ssdm_op_PartSelect.i22.i220.i32.i32, i220 %layer15_out_read, i32 22, i32 43" [firmware/nnet_utils/nnet_activation_stream.h:44]   --->   Operation 6 'partselect' 'trunc_ln44_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%trunc_ln44_2 = partselect i22 @_ssdm_op_PartSelect.i22.i220.i32.i32, i220 %layer15_out_read, i32 44, i32 65" [firmware/nnet_utils/nnet_activation_stream.h:44]   --->   Operation 7 'partselect' 'trunc_ln44_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%trunc_ln44_3 = partselect i22 @_ssdm_op_PartSelect.i22.i220.i32.i32, i220 %layer15_out_read, i32 66, i32 87" [firmware/nnet_utils/nnet_activation_stream.h:44]   --->   Operation 8 'partselect' 'trunc_ln44_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%trunc_ln44_4 = partselect i22 @_ssdm_op_PartSelect.i22.i220.i32.i32, i220 %layer15_out_read, i32 88, i32 109" [firmware/nnet_utils/nnet_activation_stream.h:44]   --->   Operation 9 'partselect' 'trunc_ln44_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%trunc_ln44_5 = partselect i22 @_ssdm_op_PartSelect.i22.i220.i32.i32, i220 %layer15_out_read, i32 110, i32 131" [firmware/nnet_utils/nnet_activation_stream.h:44]   --->   Operation 10 'partselect' 'trunc_ln44_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%trunc_ln44_6 = partselect i22 @_ssdm_op_PartSelect.i22.i220.i32.i32, i220 %layer15_out_read, i32 132, i32 153" [firmware/nnet_utils/nnet_activation_stream.h:44]   --->   Operation 11 'partselect' 'trunc_ln44_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%trunc_ln44_7 = partselect i22 @_ssdm_op_PartSelect.i22.i220.i32.i32, i220 %layer15_out_read, i32 154, i32 175" [firmware/nnet_utils/nnet_activation_stream.h:44]   --->   Operation 12 'partselect' 'trunc_ln44_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%trunc_ln44_8 = partselect i22 @_ssdm_op_PartSelect.i22.i220.i32.i32, i220 %layer15_out_read, i32 176, i32 197" [firmware/nnet_utils/nnet_activation_stream.h:44]   --->   Operation 13 'partselect' 'trunc_ln44_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%trunc_ln44_9 = partselect i22 @_ssdm_op_PartSelect.i22.i220.i32.i32, i220 %layer15_out_read, i32 198, i32 219" [firmware/nnet_utils/nnet_activation_stream.h:44]   --->   Operation 14 'partselect' 'trunc_ln44_9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (2.35ns)   --->   "%icmp_ln51 = icmp_sgt  i22 %trunc_ln44, i22 0" [firmware/nnet_utils/nnet_activation_stream.h:51]   --->   Operation 15 'icmp' 'icmp_ln51' <Predicate = true> <Delay = 2.35> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.35> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i220.i32, i220 %layer15_out_read, i32 21" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 16 'bitselect' 'tmp' <Predicate = (icmp_ln51)> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns) (grouped into LUT with out node add_ln52)   --->   "%trunc_ln5 = partselect i6 @_ssdm_op_PartSelect.i6.i220.i32.i32, i220 %layer15_out_read, i32 4, i32 9" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 17 'partselect' 'trunc_ln5' <Predicate = (icmp_ln51)> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns) (grouped into LUT with out node add_ln52)   --->   "%tmp_134 = bitselect i1 @_ssdm_op_BitSelect.i1.i220.i32, i220 %layer15_out_read, i32 3" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 18 'bitselect' 'tmp_134' <Predicate = (icmp_ln51)> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%trunc_ln52 = trunc i220 %layer15_out_read" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 19 'trunc' 'trunc_ln52' <Predicate = (icmp_ln51)> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (1.68ns)   --->   "%icmp_ln52 = icmp_ne  i3 %trunc_ln52, i3 0" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 20 'icmp' 'icmp_ln52' <Predicate = (icmp_ln51)> <Delay = 1.68> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.68> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 21 [1/1] (0.00ns) (grouped into LUT with out node empty)   --->   "%tmp_135 = bitselect i1 @_ssdm_op_BitSelect.i1.i220.i32, i220 %layer15_out_read, i32 9" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 21 'bitselect' 'tmp_135' <Predicate = (icmp_ln51)> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns) (grouped into LUT with out node add_ln52)   --->   "%tmp_136 = bitselect i1 @_ssdm_op_BitSelect.i1.i220.i32, i220 %layer15_out_read, i32 4" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 22 'bitselect' 'tmp_136' <Predicate = (icmp_ln51)> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns) (grouped into LUT with out node add_ln52)   --->   "%or_ln52 = or i1 %tmp_136, i1 %icmp_ln52" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 23 'or' 'or_ln52' <Predicate = (icmp_ln51)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 24 [1/1] (0.00ns) (grouped into LUT with out node add_ln52)   --->   "%and_ln52 = and i1 %or_ln52, i1 %tmp_134" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 24 'and' 'and_ln52' <Predicate = (icmp_ln51)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 25 [1/1] (0.00ns) (grouped into LUT with out node add_ln52)   --->   "%zext_ln52 = zext i1 %and_ln52" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 25 'zext' 'zext_ln52' <Predicate = (icmp_ln51)> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (1.94ns) (out node of the LUT)   --->   "%add_ln52 = add i6 %trunc_ln5, i6 %zext_ln52" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 26 'add' 'add_ln52' <Predicate = (icmp_ln51)> <Delay = 1.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%tmp_4 = partselect i12 @_ssdm_op_PartSelect.i12.i220.i32.i32, i220 %layer15_out_read, i32 10, i32 21" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 27 'partselect' 'tmp_4' <Predicate = (icmp_ln51)> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (2.13ns)   --->   "%icmp_ln52_1 = icmp_eq  i12 %tmp_4, i12 0" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 28 'icmp' 'icmp_ln52_1' <Predicate = (icmp_ln51)> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 29 [1/1] (0.00ns) (grouped into LUT with out node empty)   --->   "%tmp_137 = bitselect i1 @_ssdm_op_BitSelect.i1.i6.i32, i6 %add_ln52, i32 5" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 29 'bitselect' 'tmp_137' <Predicate = (icmp_ln51)> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns) (grouped into LUT with out node empty)   --->   "%not_tmp_2 = xor i1 %tmp_135, i1 1" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 30 'xor' 'not_tmp_2' <Predicate = (icmp_ln51)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 31 [1/1] (0.00ns) (grouped into LUT with out node empty)   --->   "%and_ln52_1 = or i1 %tmp_137, i1 %not_tmp_2" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 31 'or' 'and_ln52_1' <Predicate = (icmp_ln51)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 32 [1/1] (0.97ns) (out node of the LUT)   --->   "%empty = and i1 %icmp_ln52_1, i1 %and_ln52_1" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 32 'and' 'empty' <Predicate = (icmp_ln51)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 33 [1/1] (0.00ns) (grouped into LUT with out node select_ln52_1)   --->   "%or_ln52_1 = or i1 %empty, i1 %tmp" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 33 'or' 'or_ln52_1' <Predicate = (or_ln52_2 & icmp_ln51)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 34 [1/1] (0.00ns) (grouped into LUT with out node out_data_0_0_0_0_0_load)   --->   "%xor_ln52 = xor i1 %empty, i1 1" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 34 'xor' 'xor_ln52' <Predicate = (icmp_ln51)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 35 [1/1] (0.00ns) (grouped into LUT with out node out_data_0_0_0_0_0_load)   --->   "%or_ln52_2 = or i1 %tmp, i1 %xor_ln52" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 35 'or' 'or_ln52_2' <Predicate = (icmp_ln51)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 36 [1/1] (0.00ns) (grouped into LUT with out node select_ln52_1)   --->   "%select_ln52 = select i1 %tmp, i6 0, i6 %add_ln52" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 36 'select' 'select_ln52' <Predicate = (or_ln52_1 & or_ln52_2 & icmp_ln51)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 37 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln52_1 = select i1 %or_ln52_1, i6 %select_ln52, i6 63" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 37 'select' 'select_ln52_1' <Predicate = (or_ln52_2 & icmp_ln51)> <Delay = 0.97> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 38 [1/1] (0.00ns) (grouped into LUT with out node out_data_0_0_0_0_0_load)   --->   "%select_ln52_2 = select i1 %or_ln52_2, i6 %select_ln52_1, i6 %add_ln52" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 38 'select' 'select_ln52_2' <Predicate = (icmp_ln51)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 39 [1/1] (0.97ns) (out node of the LUT)   --->   "%out_data_0_0_0_0_0_load = select i1 %icmp_ln51, i6 %select_ln52_2, i6 0" [firmware/nnet_utils/nnet_activation_stream.h:51]   --->   Operation 39 'select' 'out_data_0_0_0_0_0_load' <Predicate = true> <Delay = 0.97> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 40 [1/1] (2.35ns)   --->   "%icmp_ln51_1 = icmp_sgt  i22 %trunc_ln44_1, i22 0" [firmware/nnet_utils/nnet_activation_stream.h:51]   --->   Operation 40 'icmp' 'icmp_ln51_1' <Predicate = true> <Delay = 2.35> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.35> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%tmp_138 = bitselect i1 @_ssdm_op_BitSelect.i1.i220.i32, i220 %layer15_out_read, i32 43" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 41 'bitselect' 'tmp_138' <Predicate = (icmp_ln51_1)> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns) (grouped into LUT with out node add_ln52_1)   --->   "%trunc_ln52_1 = partselect i6 @_ssdm_op_PartSelect.i6.i220.i32.i32, i220 %layer15_out_read, i32 26, i32 31" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 42 'partselect' 'trunc_ln52_1' <Predicate = (icmp_ln51_1)> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns) (grouped into LUT with out node add_ln52_1)   --->   "%tmp_139 = bitselect i1 @_ssdm_op_BitSelect.i1.i220.i32, i220 %layer15_out_read, i32 25" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 43 'bitselect' 'tmp_139' <Predicate = (icmp_ln51_1)> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%tmp_8 = partselect i3 @_ssdm_op_PartSelect.i3.i220.i32.i32, i220 %layer15_out_read, i32 22, i32 24" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 44 'partselect' 'tmp_8' <Predicate = (icmp_ln51_1)> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (1.68ns)   --->   "%icmp_ln52_2 = icmp_ne  i3 %tmp_8, i3 0" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 45 'icmp' 'icmp_ln52_2' <Predicate = (icmp_ln51_1)> <Delay = 1.68> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.68> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 46 [1/1] (0.00ns) (grouped into LUT with out node empty_69)   --->   "%tmp_140 = bitselect i1 @_ssdm_op_BitSelect.i1.i220.i32, i220 %layer15_out_read, i32 31" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 46 'bitselect' 'tmp_140' <Predicate = (icmp_ln51_1)> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns) (grouped into LUT with out node add_ln52_1)   --->   "%tmp_141 = bitselect i1 @_ssdm_op_BitSelect.i1.i220.i32, i220 %layer15_out_read, i32 26" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 47 'bitselect' 'tmp_141' <Predicate = (icmp_ln51_1)> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns) (grouped into LUT with out node add_ln52_1)   --->   "%or_ln52_3 = or i1 %tmp_141, i1 %icmp_ln52_2" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 48 'or' 'or_ln52_3' <Predicate = (icmp_ln51_1)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 49 [1/1] (0.00ns) (grouped into LUT with out node add_ln52_1)   --->   "%and_ln52_2 = and i1 %or_ln52_3, i1 %tmp_139" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 49 'and' 'and_ln52_2' <Predicate = (icmp_ln51_1)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 50 [1/1] (0.00ns) (grouped into LUT with out node add_ln52_1)   --->   "%zext_ln52_1 = zext i1 %and_ln52_2" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 50 'zext' 'zext_ln52_1' <Predicate = (icmp_ln51_1)> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (1.94ns) (out node of the LUT)   --->   "%add_ln52_1 = add i6 %trunc_ln52_1, i6 %zext_ln52_1" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 51 'add' 'add_ln52_1' <Predicate = (icmp_ln51_1)> <Delay = 1.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%tmp_12 = partselect i12 @_ssdm_op_PartSelect.i12.i220.i32.i32, i220 %layer15_out_read, i32 32, i32 43" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 52 'partselect' 'tmp_12' <Predicate = (icmp_ln51_1)> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (2.13ns)   --->   "%icmp_ln52_3 = icmp_eq  i12 %tmp_12, i12 0" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 53 'icmp' 'icmp_ln52_3' <Predicate = (icmp_ln51_1)> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 54 [1/1] (0.00ns) (grouped into LUT with out node empty_69)   --->   "%tmp_142 = bitselect i1 @_ssdm_op_BitSelect.i1.i6.i32, i6 %add_ln52_1, i32 5" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 54 'bitselect' 'tmp_142' <Predicate = (icmp_ln51_1)> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns) (grouped into LUT with out node empty_69)   --->   "%not_tmp_10 = xor i1 %tmp_140, i1 1" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 55 'xor' 'not_tmp_10' <Predicate = (icmp_ln51_1)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 56 [1/1] (0.00ns) (grouped into LUT with out node empty_69)   --->   "%and_ln52_3 = or i1 %tmp_142, i1 %not_tmp_10" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 56 'or' 'and_ln52_3' <Predicate = (icmp_ln51_1)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 57 [1/1] (0.97ns) (out node of the LUT)   --->   "%empty_69 = and i1 %icmp_ln52_3, i1 %and_ln52_3" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 57 'and' 'empty_69' <Predicate = (icmp_ln51_1)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 58 [1/1] (0.00ns) (grouped into LUT with out node select_ln52_4)   --->   "%or_ln52_4 = or i1 %empty_69, i1 %tmp_138" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 58 'or' 'or_ln52_4' <Predicate = (or_ln52_5 & icmp_ln51_1)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 59 [1/1] (0.00ns) (grouped into LUT with out node out_data_0_1_0_0_0_load)   --->   "%xor_ln52_1 = xor i1 %empty_69, i1 1" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 59 'xor' 'xor_ln52_1' <Predicate = (icmp_ln51_1)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 60 [1/1] (0.00ns) (grouped into LUT with out node out_data_0_1_0_0_0_load)   --->   "%or_ln52_5 = or i1 %tmp_138, i1 %xor_ln52_1" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 60 'or' 'or_ln52_5' <Predicate = (icmp_ln51_1)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 61 [1/1] (0.00ns) (grouped into LUT with out node select_ln52_4)   --->   "%select_ln52_3 = select i1 %tmp_138, i6 0, i6 %add_ln52_1" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 61 'select' 'select_ln52_3' <Predicate = (or_ln52_4 & or_ln52_5 & icmp_ln51_1)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 62 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln52_4 = select i1 %or_ln52_4, i6 %select_ln52_3, i6 63" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 62 'select' 'select_ln52_4' <Predicate = (or_ln52_5 & icmp_ln51_1)> <Delay = 0.97> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 63 [1/1] (0.00ns) (grouped into LUT with out node out_data_0_1_0_0_0_load)   --->   "%select_ln52_5 = select i1 %or_ln52_5, i6 %select_ln52_4, i6 %add_ln52_1" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 63 'select' 'select_ln52_5' <Predicate = (icmp_ln51_1)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 64 [1/1] (0.97ns) (out node of the LUT)   --->   "%out_data_0_1_0_0_0_load = select i1 %icmp_ln51_1, i6 %select_ln52_5, i6 0" [firmware/nnet_utils/nnet_activation_stream.h:51]   --->   Operation 64 'select' 'out_data_0_1_0_0_0_load' <Predicate = true> <Delay = 0.97> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 65 [1/1] (2.35ns)   --->   "%icmp_ln51_2 = icmp_sgt  i22 %trunc_ln44_2, i22 0" [firmware/nnet_utils/nnet_activation_stream.h:51]   --->   Operation 65 'icmp' 'icmp_ln51_2' <Predicate = true> <Delay = 2.35> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.35> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 66 [1/1] (0.00ns)   --->   "%tmp_143 = bitselect i1 @_ssdm_op_BitSelect.i1.i220.i32, i220 %layer15_out_read, i32 65" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 66 'bitselect' 'tmp_143' <Predicate = (icmp_ln51_2)> <Delay = 0.00>
ST_1 : Operation 67 [1/1] (0.00ns) (grouped into LUT with out node add_ln52_2)   --->   "%trunc_ln52_2 = partselect i6 @_ssdm_op_PartSelect.i6.i220.i32.i32, i220 %layer15_out_read, i32 48, i32 53" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 67 'partselect' 'trunc_ln52_2' <Predicate = (icmp_ln51_2)> <Delay = 0.00>
ST_1 : Operation 68 [1/1] (0.00ns) (grouped into LUT with out node add_ln52_2)   --->   "%tmp_144 = bitselect i1 @_ssdm_op_BitSelect.i1.i220.i32, i220 %layer15_out_read, i32 47" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 68 'bitselect' 'tmp_144' <Predicate = (icmp_ln51_2)> <Delay = 0.00>
ST_1 : Operation 69 [1/1] (0.00ns)   --->   "%tmp_16 = partselect i3 @_ssdm_op_PartSelect.i3.i220.i32.i32, i220 %layer15_out_read, i32 44, i32 46" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 69 'partselect' 'tmp_16' <Predicate = (icmp_ln51_2)> <Delay = 0.00>
ST_1 : Operation 70 [1/1] (1.68ns)   --->   "%icmp_ln52_4 = icmp_ne  i3 %tmp_16, i3 0" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 70 'icmp' 'icmp_ln52_4' <Predicate = (icmp_ln51_2)> <Delay = 1.68> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.68> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 71 [1/1] (0.00ns) (grouped into LUT with out node empty_70)   --->   "%tmp_145 = bitselect i1 @_ssdm_op_BitSelect.i1.i220.i32, i220 %layer15_out_read, i32 53" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 71 'bitselect' 'tmp_145' <Predicate = (icmp_ln51_2)> <Delay = 0.00>
ST_1 : Operation 72 [1/1] (0.00ns) (grouped into LUT with out node add_ln52_2)   --->   "%tmp_146 = bitselect i1 @_ssdm_op_BitSelect.i1.i220.i32, i220 %layer15_out_read, i32 48" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 72 'bitselect' 'tmp_146' <Predicate = (icmp_ln51_2)> <Delay = 0.00>
ST_1 : Operation 73 [1/1] (0.00ns) (grouped into LUT with out node add_ln52_2)   --->   "%or_ln52_6 = or i1 %tmp_146, i1 %icmp_ln52_4" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 73 'or' 'or_ln52_6' <Predicate = (icmp_ln51_2)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 74 [1/1] (0.00ns) (grouped into LUT with out node add_ln52_2)   --->   "%and_ln52_4 = and i1 %or_ln52_6, i1 %tmp_144" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 74 'and' 'and_ln52_4' <Predicate = (icmp_ln51_2)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 75 [1/1] (0.00ns) (grouped into LUT with out node add_ln52_2)   --->   "%zext_ln52_2 = zext i1 %and_ln52_4" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 75 'zext' 'zext_ln52_2' <Predicate = (icmp_ln51_2)> <Delay = 0.00>
ST_1 : Operation 76 [1/1] (1.94ns) (out node of the LUT)   --->   "%add_ln52_2 = add i6 %trunc_ln52_2, i6 %zext_ln52_2" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 76 'add' 'add_ln52_2' <Predicate = (icmp_ln51_2)> <Delay = 1.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 77 [1/1] (0.00ns)   --->   "%tmp_19 = partselect i12 @_ssdm_op_PartSelect.i12.i220.i32.i32, i220 %layer15_out_read, i32 54, i32 65" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 77 'partselect' 'tmp_19' <Predicate = (icmp_ln51_2)> <Delay = 0.00>
ST_1 : Operation 78 [1/1] (2.13ns)   --->   "%icmp_ln52_5 = icmp_eq  i12 %tmp_19, i12 0" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 78 'icmp' 'icmp_ln52_5' <Predicate = (icmp_ln51_2)> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 79 [1/1] (0.00ns) (grouped into LUT with out node empty_70)   --->   "%tmp_147 = bitselect i1 @_ssdm_op_BitSelect.i1.i6.i32, i6 %add_ln52_2, i32 5" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 79 'bitselect' 'tmp_147' <Predicate = (icmp_ln51_2)> <Delay = 0.00>
ST_1 : Operation 80 [1/1] (0.00ns) (grouped into LUT with out node empty_70)   --->   "%not_tmp_17 = xor i1 %tmp_145, i1 1" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 80 'xor' 'not_tmp_17' <Predicate = (icmp_ln51_2)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 81 [1/1] (0.00ns) (grouped into LUT with out node empty_70)   --->   "%and_ln52_5 = or i1 %tmp_147, i1 %not_tmp_17" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 81 'or' 'and_ln52_5' <Predicate = (icmp_ln51_2)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 82 [1/1] (0.97ns) (out node of the LUT)   --->   "%empty_70 = and i1 %icmp_ln52_5, i1 %and_ln52_5" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 82 'and' 'empty_70' <Predicate = (icmp_ln51_2)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 83 [1/1] (0.00ns) (grouped into LUT with out node select_ln52_7)   --->   "%or_ln52_7 = or i1 %empty_70, i1 %tmp_143" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 83 'or' 'or_ln52_7' <Predicate = (or_ln52_8 & icmp_ln51_2)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 84 [1/1] (0.00ns) (grouped into LUT with out node out_data_0_2_0_0_0_load)   --->   "%xor_ln52_2 = xor i1 %empty_70, i1 1" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 84 'xor' 'xor_ln52_2' <Predicate = (icmp_ln51_2)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 85 [1/1] (0.00ns) (grouped into LUT with out node out_data_0_2_0_0_0_load)   --->   "%or_ln52_8 = or i1 %tmp_143, i1 %xor_ln52_2" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 85 'or' 'or_ln52_8' <Predicate = (icmp_ln51_2)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 86 [1/1] (0.00ns) (grouped into LUT with out node select_ln52_7)   --->   "%select_ln52_6 = select i1 %tmp_143, i6 0, i6 %add_ln52_2" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 86 'select' 'select_ln52_6' <Predicate = (or_ln52_7 & or_ln52_8 & icmp_ln51_2)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 87 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln52_7 = select i1 %or_ln52_7, i6 %select_ln52_6, i6 63" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 87 'select' 'select_ln52_7' <Predicate = (or_ln52_8 & icmp_ln51_2)> <Delay = 0.97> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 88 [1/1] (0.00ns) (grouped into LUT with out node out_data_0_2_0_0_0_load)   --->   "%select_ln52_8 = select i1 %or_ln52_8, i6 %select_ln52_7, i6 %add_ln52_2" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 88 'select' 'select_ln52_8' <Predicate = (icmp_ln51_2)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 89 [1/1] (0.97ns) (out node of the LUT)   --->   "%out_data_0_2_0_0_0_load = select i1 %icmp_ln51_2, i6 %select_ln52_8, i6 0" [firmware/nnet_utils/nnet_activation_stream.h:51]   --->   Operation 89 'select' 'out_data_0_2_0_0_0_load' <Predicate = true> <Delay = 0.97> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 90 [1/1] (2.35ns)   --->   "%icmp_ln51_3 = icmp_sgt  i22 %trunc_ln44_3, i22 0" [firmware/nnet_utils/nnet_activation_stream.h:51]   --->   Operation 90 'icmp' 'icmp_ln51_3' <Predicate = true> <Delay = 2.35> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.35> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 91 [1/1] (0.00ns)   --->   "%tmp_148 = bitselect i1 @_ssdm_op_BitSelect.i1.i220.i32, i220 %layer15_out_read, i32 87" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 91 'bitselect' 'tmp_148' <Predicate = (icmp_ln51_3)> <Delay = 0.00>
ST_1 : Operation 92 [1/1] (0.00ns) (grouped into LUT with out node add_ln52_3)   --->   "%trunc_ln52_3 = partselect i6 @_ssdm_op_PartSelect.i6.i220.i32.i32, i220 %layer15_out_read, i32 70, i32 75" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 92 'partselect' 'trunc_ln52_3' <Predicate = (icmp_ln51_3)> <Delay = 0.00>
ST_1 : Operation 93 [1/1] (0.00ns) (grouped into LUT with out node add_ln52_3)   --->   "%tmp_149 = bitselect i1 @_ssdm_op_BitSelect.i1.i220.i32, i220 %layer15_out_read, i32 69" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 93 'bitselect' 'tmp_149' <Predicate = (icmp_ln51_3)> <Delay = 0.00>
ST_1 : Operation 94 [1/1] (0.00ns)   --->   "%tmp_23 = partselect i3 @_ssdm_op_PartSelect.i3.i220.i32.i32, i220 %layer15_out_read, i32 66, i32 68" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 94 'partselect' 'tmp_23' <Predicate = (icmp_ln51_3)> <Delay = 0.00>
ST_1 : Operation 95 [1/1] (1.68ns)   --->   "%icmp_ln52_6 = icmp_ne  i3 %tmp_23, i3 0" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 95 'icmp' 'icmp_ln52_6' <Predicate = (icmp_ln51_3)> <Delay = 1.68> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.68> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 96 [1/1] (0.00ns) (grouped into LUT with out node empty_71)   --->   "%tmp_150 = bitselect i1 @_ssdm_op_BitSelect.i1.i220.i32, i220 %layer15_out_read, i32 75" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 96 'bitselect' 'tmp_150' <Predicate = (icmp_ln51_3)> <Delay = 0.00>
ST_1 : Operation 97 [1/1] (0.00ns) (grouped into LUT with out node add_ln52_3)   --->   "%tmp_151 = bitselect i1 @_ssdm_op_BitSelect.i1.i220.i32, i220 %layer15_out_read, i32 70" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 97 'bitselect' 'tmp_151' <Predicate = (icmp_ln51_3)> <Delay = 0.00>
ST_1 : Operation 98 [1/1] (0.00ns) (grouped into LUT with out node add_ln52_3)   --->   "%or_ln52_9 = or i1 %tmp_151, i1 %icmp_ln52_6" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 98 'or' 'or_ln52_9' <Predicate = (icmp_ln51_3)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 99 [1/1] (0.00ns) (grouped into LUT with out node add_ln52_3)   --->   "%and_ln52_6 = and i1 %or_ln52_9, i1 %tmp_149" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 99 'and' 'and_ln52_6' <Predicate = (icmp_ln51_3)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 100 [1/1] (0.00ns) (grouped into LUT with out node add_ln52_3)   --->   "%zext_ln52_3 = zext i1 %and_ln52_6" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 100 'zext' 'zext_ln52_3' <Predicate = (icmp_ln51_3)> <Delay = 0.00>
ST_1 : Operation 101 [1/1] (1.94ns) (out node of the LUT)   --->   "%add_ln52_3 = add i6 %trunc_ln52_3, i6 %zext_ln52_3" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 101 'add' 'add_ln52_3' <Predicate = (icmp_ln51_3)> <Delay = 1.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 102 [1/1] (0.00ns)   --->   "%tmp_26 = partselect i12 @_ssdm_op_PartSelect.i12.i220.i32.i32, i220 %layer15_out_read, i32 76, i32 87" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 102 'partselect' 'tmp_26' <Predicate = (icmp_ln51_3)> <Delay = 0.00>
ST_1 : Operation 103 [1/1] (2.13ns)   --->   "%icmp_ln52_7 = icmp_eq  i12 %tmp_26, i12 0" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 103 'icmp' 'icmp_ln52_7' <Predicate = (icmp_ln51_3)> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 104 [1/1] (0.00ns) (grouped into LUT with out node empty_71)   --->   "%tmp_152 = bitselect i1 @_ssdm_op_BitSelect.i1.i6.i32, i6 %add_ln52_3, i32 5" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 104 'bitselect' 'tmp_152' <Predicate = (icmp_ln51_3)> <Delay = 0.00>
ST_1 : Operation 105 [1/1] (0.00ns) (grouped into LUT with out node empty_71)   --->   "%not_tmp_24 = xor i1 %tmp_150, i1 1" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 105 'xor' 'not_tmp_24' <Predicate = (icmp_ln51_3)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 106 [1/1] (0.00ns) (grouped into LUT with out node empty_71)   --->   "%and_ln52_7 = or i1 %tmp_152, i1 %not_tmp_24" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 106 'or' 'and_ln52_7' <Predicate = (icmp_ln51_3)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 107 [1/1] (0.97ns) (out node of the LUT)   --->   "%empty_71 = and i1 %icmp_ln52_7, i1 %and_ln52_7" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 107 'and' 'empty_71' <Predicate = (icmp_ln51_3)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 108 [1/1] (0.00ns) (grouped into LUT with out node select_ln52_10)   --->   "%or_ln52_10 = or i1 %empty_71, i1 %tmp_148" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 108 'or' 'or_ln52_10' <Predicate = (or_ln52_11 & icmp_ln51_3)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 109 [1/1] (0.00ns) (grouped into LUT with out node out_data_0_3_0_0_0_load)   --->   "%xor_ln52_3 = xor i1 %empty_71, i1 1" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 109 'xor' 'xor_ln52_3' <Predicate = (icmp_ln51_3)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 110 [1/1] (0.00ns) (grouped into LUT with out node out_data_0_3_0_0_0_load)   --->   "%or_ln52_11 = or i1 %tmp_148, i1 %xor_ln52_3" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 110 'or' 'or_ln52_11' <Predicate = (icmp_ln51_3)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 111 [1/1] (0.00ns) (grouped into LUT with out node select_ln52_10)   --->   "%select_ln52_9 = select i1 %tmp_148, i6 0, i6 %add_ln52_3" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 111 'select' 'select_ln52_9' <Predicate = (or_ln52_10 & or_ln52_11 & icmp_ln51_3)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 112 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln52_10 = select i1 %or_ln52_10, i6 %select_ln52_9, i6 63" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 112 'select' 'select_ln52_10' <Predicate = (or_ln52_11 & icmp_ln51_3)> <Delay = 0.97> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 113 [1/1] (0.00ns) (grouped into LUT with out node out_data_0_3_0_0_0_load)   --->   "%select_ln52_11 = select i1 %or_ln52_11, i6 %select_ln52_10, i6 %add_ln52_3" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 113 'select' 'select_ln52_11' <Predicate = (icmp_ln51_3)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 114 [1/1] (0.97ns) (out node of the LUT)   --->   "%out_data_0_3_0_0_0_load = select i1 %icmp_ln51_3, i6 %select_ln52_11, i6 0" [firmware/nnet_utils/nnet_activation_stream.h:51]   --->   Operation 114 'select' 'out_data_0_3_0_0_0_load' <Predicate = true> <Delay = 0.97> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 115 [1/1] (2.35ns)   --->   "%icmp_ln51_4 = icmp_sgt  i22 %trunc_ln44_4, i22 0" [firmware/nnet_utils/nnet_activation_stream.h:51]   --->   Operation 115 'icmp' 'icmp_ln51_4' <Predicate = true> <Delay = 2.35> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.35> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 116 [1/1] (0.00ns)   --->   "%tmp_153 = bitselect i1 @_ssdm_op_BitSelect.i1.i220.i32, i220 %layer15_out_read, i32 109" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 116 'bitselect' 'tmp_153' <Predicate = (icmp_ln51_4)> <Delay = 0.00>
ST_1 : Operation 117 [1/1] (0.00ns) (grouped into LUT with out node add_ln52_4)   --->   "%trunc_ln52_4 = partselect i6 @_ssdm_op_PartSelect.i6.i220.i32.i32, i220 %layer15_out_read, i32 92, i32 97" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 117 'partselect' 'trunc_ln52_4' <Predicate = (icmp_ln51_4)> <Delay = 0.00>
ST_1 : Operation 118 [1/1] (0.00ns) (grouped into LUT with out node add_ln52_4)   --->   "%tmp_154 = bitselect i1 @_ssdm_op_BitSelect.i1.i220.i32, i220 %layer15_out_read, i32 91" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 118 'bitselect' 'tmp_154' <Predicate = (icmp_ln51_4)> <Delay = 0.00>
ST_1 : Operation 119 [1/1] (0.00ns)   --->   "%tmp_30 = partselect i3 @_ssdm_op_PartSelect.i3.i220.i32.i32, i220 %layer15_out_read, i32 88, i32 90" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 119 'partselect' 'tmp_30' <Predicate = (icmp_ln51_4)> <Delay = 0.00>
ST_1 : Operation 120 [1/1] (1.68ns)   --->   "%icmp_ln52_8 = icmp_ne  i3 %tmp_30, i3 0" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 120 'icmp' 'icmp_ln52_8' <Predicate = (icmp_ln51_4)> <Delay = 1.68> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.68> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 121 [1/1] (0.00ns) (grouped into LUT with out node empty_72)   --->   "%tmp_155 = bitselect i1 @_ssdm_op_BitSelect.i1.i220.i32, i220 %layer15_out_read, i32 97" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 121 'bitselect' 'tmp_155' <Predicate = (icmp_ln51_4)> <Delay = 0.00>
ST_1 : Operation 122 [1/1] (0.00ns) (grouped into LUT with out node add_ln52_4)   --->   "%tmp_156 = bitselect i1 @_ssdm_op_BitSelect.i1.i220.i32, i220 %layer15_out_read, i32 92" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 122 'bitselect' 'tmp_156' <Predicate = (icmp_ln51_4)> <Delay = 0.00>
ST_1 : Operation 123 [1/1] (0.00ns) (grouped into LUT with out node add_ln52_4)   --->   "%or_ln52_12 = or i1 %tmp_156, i1 %icmp_ln52_8" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 123 'or' 'or_ln52_12' <Predicate = (icmp_ln51_4)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 124 [1/1] (0.00ns) (grouped into LUT with out node add_ln52_4)   --->   "%and_ln52_8 = and i1 %or_ln52_12, i1 %tmp_154" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 124 'and' 'and_ln52_8' <Predicate = (icmp_ln51_4)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 125 [1/1] (0.00ns) (grouped into LUT with out node add_ln52_4)   --->   "%zext_ln52_4 = zext i1 %and_ln52_8" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 125 'zext' 'zext_ln52_4' <Predicate = (icmp_ln51_4)> <Delay = 0.00>
ST_1 : Operation 126 [1/1] (1.94ns) (out node of the LUT)   --->   "%add_ln52_4 = add i6 %trunc_ln52_4, i6 %zext_ln52_4" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 126 'add' 'add_ln52_4' <Predicate = (icmp_ln51_4)> <Delay = 1.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 127 [1/1] (0.00ns)   --->   "%tmp_33 = partselect i12 @_ssdm_op_PartSelect.i12.i220.i32.i32, i220 %layer15_out_read, i32 98, i32 109" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 127 'partselect' 'tmp_33' <Predicate = (icmp_ln51_4)> <Delay = 0.00>
ST_1 : Operation 128 [1/1] (2.13ns)   --->   "%icmp_ln52_9 = icmp_eq  i12 %tmp_33, i12 0" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 128 'icmp' 'icmp_ln52_9' <Predicate = (icmp_ln51_4)> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 129 [1/1] (0.00ns) (grouped into LUT with out node empty_72)   --->   "%tmp_157 = bitselect i1 @_ssdm_op_BitSelect.i1.i6.i32, i6 %add_ln52_4, i32 5" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 129 'bitselect' 'tmp_157' <Predicate = (icmp_ln51_4)> <Delay = 0.00>
ST_1 : Operation 130 [1/1] (0.00ns) (grouped into LUT with out node empty_72)   --->   "%not_tmp_31 = xor i1 %tmp_155, i1 1" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 130 'xor' 'not_tmp_31' <Predicate = (icmp_ln51_4)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 131 [1/1] (0.00ns) (grouped into LUT with out node empty_72)   --->   "%and_ln52_9 = or i1 %tmp_157, i1 %not_tmp_31" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 131 'or' 'and_ln52_9' <Predicate = (icmp_ln51_4)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 132 [1/1] (0.97ns) (out node of the LUT)   --->   "%empty_72 = and i1 %icmp_ln52_9, i1 %and_ln52_9" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 132 'and' 'empty_72' <Predicate = (icmp_ln51_4)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 133 [1/1] (0.00ns) (grouped into LUT with out node select_ln52_13)   --->   "%or_ln52_13 = or i1 %empty_72, i1 %tmp_153" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 133 'or' 'or_ln52_13' <Predicate = (or_ln52_14 & icmp_ln51_4)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 134 [1/1] (0.00ns) (grouped into LUT with out node out_data_0_4_0_0_0_load)   --->   "%xor_ln52_4 = xor i1 %empty_72, i1 1" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 134 'xor' 'xor_ln52_4' <Predicate = (icmp_ln51_4)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 135 [1/1] (0.00ns) (grouped into LUT with out node out_data_0_4_0_0_0_load)   --->   "%or_ln52_14 = or i1 %tmp_153, i1 %xor_ln52_4" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 135 'or' 'or_ln52_14' <Predicate = (icmp_ln51_4)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 136 [1/1] (0.00ns) (grouped into LUT with out node select_ln52_13)   --->   "%select_ln52_12 = select i1 %tmp_153, i6 0, i6 %add_ln52_4" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 136 'select' 'select_ln52_12' <Predicate = (or_ln52_13 & or_ln52_14 & icmp_ln51_4)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 137 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln52_13 = select i1 %or_ln52_13, i6 %select_ln52_12, i6 63" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 137 'select' 'select_ln52_13' <Predicate = (or_ln52_14 & icmp_ln51_4)> <Delay = 0.97> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 138 [1/1] (0.00ns) (grouped into LUT with out node out_data_0_4_0_0_0_load)   --->   "%select_ln52_14 = select i1 %or_ln52_14, i6 %select_ln52_13, i6 %add_ln52_4" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 138 'select' 'select_ln52_14' <Predicate = (icmp_ln51_4)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 139 [1/1] (0.97ns) (out node of the LUT)   --->   "%out_data_0_4_0_0_0_load = select i1 %icmp_ln51_4, i6 %select_ln52_14, i6 0" [firmware/nnet_utils/nnet_activation_stream.h:51]   --->   Operation 139 'select' 'out_data_0_4_0_0_0_load' <Predicate = true> <Delay = 0.97> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 140 [1/1] (2.35ns)   --->   "%icmp_ln51_5 = icmp_sgt  i22 %trunc_ln44_5, i22 0" [firmware/nnet_utils/nnet_activation_stream.h:51]   --->   Operation 140 'icmp' 'icmp_ln51_5' <Predicate = true> <Delay = 2.35> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.35> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 141 [1/1] (0.00ns)   --->   "%tmp_158 = bitselect i1 @_ssdm_op_BitSelect.i1.i220.i32, i220 %layer15_out_read, i32 131" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 141 'bitselect' 'tmp_158' <Predicate = (icmp_ln51_5)> <Delay = 0.00>
ST_1 : Operation 142 [1/1] (0.00ns) (grouped into LUT with out node add_ln52_5)   --->   "%trunc_ln52_5 = partselect i6 @_ssdm_op_PartSelect.i6.i220.i32.i32, i220 %layer15_out_read, i32 114, i32 119" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 142 'partselect' 'trunc_ln52_5' <Predicate = (icmp_ln51_5)> <Delay = 0.00>
ST_1 : Operation 143 [1/1] (0.00ns) (grouped into LUT with out node add_ln52_5)   --->   "%tmp_159 = bitselect i1 @_ssdm_op_BitSelect.i1.i220.i32, i220 %layer15_out_read, i32 113" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 143 'bitselect' 'tmp_159' <Predicate = (icmp_ln51_5)> <Delay = 0.00>
ST_1 : Operation 144 [1/1] (0.00ns)   --->   "%tmp_37 = partselect i3 @_ssdm_op_PartSelect.i3.i220.i32.i32, i220 %layer15_out_read, i32 110, i32 112" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 144 'partselect' 'tmp_37' <Predicate = (icmp_ln51_5)> <Delay = 0.00>
ST_1 : Operation 145 [1/1] (1.68ns)   --->   "%icmp_ln52_10 = icmp_ne  i3 %tmp_37, i3 0" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 145 'icmp' 'icmp_ln52_10' <Predicate = (icmp_ln51_5)> <Delay = 1.68> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.68> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 146 [1/1] (0.00ns) (grouped into LUT with out node empty_73)   --->   "%tmp_160 = bitselect i1 @_ssdm_op_BitSelect.i1.i220.i32, i220 %layer15_out_read, i32 119" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 146 'bitselect' 'tmp_160' <Predicate = (icmp_ln51_5)> <Delay = 0.00>
ST_1 : Operation 147 [1/1] (0.00ns) (grouped into LUT with out node add_ln52_5)   --->   "%tmp_161 = bitselect i1 @_ssdm_op_BitSelect.i1.i220.i32, i220 %layer15_out_read, i32 114" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 147 'bitselect' 'tmp_161' <Predicate = (icmp_ln51_5)> <Delay = 0.00>
ST_1 : Operation 148 [1/1] (0.00ns) (grouped into LUT with out node add_ln52_5)   --->   "%or_ln52_15 = or i1 %tmp_161, i1 %icmp_ln52_10" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 148 'or' 'or_ln52_15' <Predicate = (icmp_ln51_5)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 149 [1/1] (0.00ns) (grouped into LUT with out node add_ln52_5)   --->   "%and_ln52_10 = and i1 %or_ln52_15, i1 %tmp_159" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 149 'and' 'and_ln52_10' <Predicate = (icmp_ln51_5)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 150 [1/1] (0.00ns) (grouped into LUT with out node add_ln52_5)   --->   "%zext_ln52_5 = zext i1 %and_ln52_10" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 150 'zext' 'zext_ln52_5' <Predicate = (icmp_ln51_5)> <Delay = 0.00>
ST_1 : Operation 151 [1/1] (1.94ns) (out node of the LUT)   --->   "%add_ln52_5 = add i6 %trunc_ln52_5, i6 %zext_ln52_5" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 151 'add' 'add_ln52_5' <Predicate = (icmp_ln51_5)> <Delay = 1.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 152 [1/1] (0.00ns)   --->   "%tmp_40 = partselect i12 @_ssdm_op_PartSelect.i12.i220.i32.i32, i220 %layer15_out_read, i32 120, i32 131" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 152 'partselect' 'tmp_40' <Predicate = (icmp_ln51_5)> <Delay = 0.00>
ST_1 : Operation 153 [1/1] (2.13ns)   --->   "%icmp_ln52_11 = icmp_eq  i12 %tmp_40, i12 0" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 153 'icmp' 'icmp_ln52_11' <Predicate = (icmp_ln51_5)> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 154 [1/1] (0.00ns) (grouped into LUT with out node empty_73)   --->   "%tmp_162 = bitselect i1 @_ssdm_op_BitSelect.i1.i6.i32, i6 %add_ln52_5, i32 5" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 154 'bitselect' 'tmp_162' <Predicate = (icmp_ln51_5)> <Delay = 0.00>
ST_1 : Operation 155 [1/1] (0.00ns) (grouped into LUT with out node empty_73)   --->   "%not_tmp_38 = xor i1 %tmp_160, i1 1" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 155 'xor' 'not_tmp_38' <Predicate = (icmp_ln51_5)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 156 [1/1] (0.00ns) (grouped into LUT with out node empty_73)   --->   "%and_ln52_11 = or i1 %tmp_162, i1 %not_tmp_38" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 156 'or' 'and_ln52_11' <Predicate = (icmp_ln51_5)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 157 [1/1] (0.97ns) (out node of the LUT)   --->   "%empty_73 = and i1 %icmp_ln52_11, i1 %and_ln52_11" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 157 'and' 'empty_73' <Predicate = (icmp_ln51_5)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 158 [1/1] (0.00ns) (grouped into LUT with out node select_ln52_16)   --->   "%or_ln52_16 = or i1 %empty_73, i1 %tmp_158" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 158 'or' 'or_ln52_16' <Predicate = (or_ln52_17 & icmp_ln51_5)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 159 [1/1] (0.00ns) (grouped into LUT with out node out_data_0_5_0_0_0_load)   --->   "%xor_ln52_5 = xor i1 %empty_73, i1 1" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 159 'xor' 'xor_ln52_5' <Predicate = (icmp_ln51_5)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 160 [1/1] (0.00ns) (grouped into LUT with out node out_data_0_5_0_0_0_load)   --->   "%or_ln52_17 = or i1 %tmp_158, i1 %xor_ln52_5" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 160 'or' 'or_ln52_17' <Predicate = (icmp_ln51_5)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 161 [1/1] (0.00ns) (grouped into LUT with out node select_ln52_16)   --->   "%select_ln52_15 = select i1 %tmp_158, i6 0, i6 %add_ln52_5" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 161 'select' 'select_ln52_15' <Predicate = (or_ln52_16 & or_ln52_17 & icmp_ln51_5)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 162 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln52_16 = select i1 %or_ln52_16, i6 %select_ln52_15, i6 63" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 162 'select' 'select_ln52_16' <Predicate = (or_ln52_17 & icmp_ln51_5)> <Delay = 0.97> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 163 [1/1] (0.00ns) (grouped into LUT with out node out_data_0_5_0_0_0_load)   --->   "%select_ln52_17 = select i1 %or_ln52_17, i6 %select_ln52_16, i6 %add_ln52_5" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 163 'select' 'select_ln52_17' <Predicate = (icmp_ln51_5)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 164 [1/1] (0.97ns) (out node of the LUT)   --->   "%out_data_0_5_0_0_0_load = select i1 %icmp_ln51_5, i6 %select_ln52_17, i6 0" [firmware/nnet_utils/nnet_activation_stream.h:51]   --->   Operation 164 'select' 'out_data_0_5_0_0_0_load' <Predicate = true> <Delay = 0.97> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 165 [1/1] (2.35ns)   --->   "%icmp_ln51_6 = icmp_sgt  i22 %trunc_ln44_6, i22 0" [firmware/nnet_utils/nnet_activation_stream.h:51]   --->   Operation 165 'icmp' 'icmp_ln51_6' <Predicate = true> <Delay = 2.35> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.35> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 166 [1/1] (0.00ns)   --->   "%tmp_163 = bitselect i1 @_ssdm_op_BitSelect.i1.i220.i32, i220 %layer15_out_read, i32 153" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 166 'bitselect' 'tmp_163' <Predicate = (icmp_ln51_6)> <Delay = 0.00>
ST_1 : Operation 167 [1/1] (0.00ns) (grouped into LUT with out node add_ln52_6)   --->   "%trunc_ln52_6 = partselect i6 @_ssdm_op_PartSelect.i6.i220.i32.i32, i220 %layer15_out_read, i32 136, i32 141" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 167 'partselect' 'trunc_ln52_6' <Predicate = (icmp_ln51_6)> <Delay = 0.00>
ST_1 : Operation 168 [1/1] (0.00ns) (grouped into LUT with out node add_ln52_6)   --->   "%tmp_164 = bitselect i1 @_ssdm_op_BitSelect.i1.i220.i32, i220 %layer15_out_read, i32 135" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 168 'bitselect' 'tmp_164' <Predicate = (icmp_ln51_6)> <Delay = 0.00>
ST_1 : Operation 169 [1/1] (0.00ns)   --->   "%tmp_44 = partselect i3 @_ssdm_op_PartSelect.i3.i220.i32.i32, i220 %layer15_out_read, i32 132, i32 134" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 169 'partselect' 'tmp_44' <Predicate = (icmp_ln51_6)> <Delay = 0.00>
ST_1 : Operation 170 [1/1] (1.68ns)   --->   "%icmp_ln52_12 = icmp_ne  i3 %tmp_44, i3 0" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 170 'icmp' 'icmp_ln52_12' <Predicate = (icmp_ln51_6)> <Delay = 1.68> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.68> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 171 [1/1] (0.00ns) (grouped into LUT with out node empty_74)   --->   "%tmp_165 = bitselect i1 @_ssdm_op_BitSelect.i1.i220.i32, i220 %layer15_out_read, i32 141" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 171 'bitselect' 'tmp_165' <Predicate = (icmp_ln51_6)> <Delay = 0.00>
ST_1 : Operation 172 [1/1] (0.00ns) (grouped into LUT with out node add_ln52_6)   --->   "%tmp_166 = bitselect i1 @_ssdm_op_BitSelect.i1.i220.i32, i220 %layer15_out_read, i32 136" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 172 'bitselect' 'tmp_166' <Predicate = (icmp_ln51_6)> <Delay = 0.00>
ST_1 : Operation 173 [1/1] (0.00ns) (grouped into LUT with out node add_ln52_6)   --->   "%or_ln52_18 = or i1 %tmp_166, i1 %icmp_ln52_12" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 173 'or' 'or_ln52_18' <Predicate = (icmp_ln51_6)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 174 [1/1] (0.00ns) (grouped into LUT with out node add_ln52_6)   --->   "%and_ln52_12 = and i1 %or_ln52_18, i1 %tmp_164" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 174 'and' 'and_ln52_12' <Predicate = (icmp_ln51_6)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 175 [1/1] (0.00ns) (grouped into LUT with out node add_ln52_6)   --->   "%zext_ln52_6 = zext i1 %and_ln52_12" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 175 'zext' 'zext_ln52_6' <Predicate = (icmp_ln51_6)> <Delay = 0.00>
ST_1 : Operation 176 [1/1] (1.94ns) (out node of the LUT)   --->   "%add_ln52_6 = add i6 %trunc_ln52_6, i6 %zext_ln52_6" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 176 'add' 'add_ln52_6' <Predicate = (icmp_ln51_6)> <Delay = 1.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 177 [1/1] (0.00ns)   --->   "%tmp_47 = partselect i12 @_ssdm_op_PartSelect.i12.i220.i32.i32, i220 %layer15_out_read, i32 142, i32 153" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 177 'partselect' 'tmp_47' <Predicate = (icmp_ln51_6)> <Delay = 0.00>
ST_1 : Operation 178 [1/1] (2.13ns)   --->   "%icmp_ln52_13 = icmp_eq  i12 %tmp_47, i12 0" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 178 'icmp' 'icmp_ln52_13' <Predicate = (icmp_ln51_6)> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 179 [1/1] (0.00ns) (grouped into LUT with out node empty_74)   --->   "%tmp_167 = bitselect i1 @_ssdm_op_BitSelect.i1.i6.i32, i6 %add_ln52_6, i32 5" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 179 'bitselect' 'tmp_167' <Predicate = (icmp_ln51_6)> <Delay = 0.00>
ST_1 : Operation 180 [1/1] (0.00ns) (grouped into LUT with out node empty_74)   --->   "%not_tmp_45 = xor i1 %tmp_165, i1 1" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 180 'xor' 'not_tmp_45' <Predicate = (icmp_ln51_6)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 181 [1/1] (0.00ns) (grouped into LUT with out node empty_74)   --->   "%and_ln52_13 = or i1 %tmp_167, i1 %not_tmp_45" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 181 'or' 'and_ln52_13' <Predicate = (icmp_ln51_6)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 182 [1/1] (0.97ns) (out node of the LUT)   --->   "%empty_74 = and i1 %icmp_ln52_13, i1 %and_ln52_13" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 182 'and' 'empty_74' <Predicate = (icmp_ln51_6)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 183 [1/1] (0.00ns) (grouped into LUT with out node select_ln52_19)   --->   "%or_ln52_19 = or i1 %empty_74, i1 %tmp_163" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 183 'or' 'or_ln52_19' <Predicate = (or_ln52_20 & icmp_ln51_6)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 184 [1/1] (0.00ns) (grouped into LUT with out node out_data_0_6_0_0_0_load)   --->   "%xor_ln52_6 = xor i1 %empty_74, i1 1" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 184 'xor' 'xor_ln52_6' <Predicate = (icmp_ln51_6)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 185 [1/1] (0.00ns) (grouped into LUT with out node out_data_0_6_0_0_0_load)   --->   "%or_ln52_20 = or i1 %tmp_163, i1 %xor_ln52_6" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 185 'or' 'or_ln52_20' <Predicate = (icmp_ln51_6)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 186 [1/1] (0.00ns) (grouped into LUT with out node select_ln52_19)   --->   "%select_ln52_18 = select i1 %tmp_163, i6 0, i6 %add_ln52_6" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 186 'select' 'select_ln52_18' <Predicate = (or_ln52_19 & or_ln52_20 & icmp_ln51_6)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 187 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln52_19 = select i1 %or_ln52_19, i6 %select_ln52_18, i6 63" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 187 'select' 'select_ln52_19' <Predicate = (or_ln52_20 & icmp_ln51_6)> <Delay = 0.97> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 188 [1/1] (0.00ns) (grouped into LUT with out node out_data_0_6_0_0_0_load)   --->   "%select_ln52_20 = select i1 %or_ln52_20, i6 %select_ln52_19, i6 %add_ln52_6" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 188 'select' 'select_ln52_20' <Predicate = (icmp_ln51_6)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 189 [1/1] (0.97ns) (out node of the LUT)   --->   "%out_data_0_6_0_0_0_load = select i1 %icmp_ln51_6, i6 %select_ln52_20, i6 0" [firmware/nnet_utils/nnet_activation_stream.h:51]   --->   Operation 189 'select' 'out_data_0_6_0_0_0_load' <Predicate = true> <Delay = 0.97> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 190 [1/1] (2.35ns)   --->   "%icmp_ln51_7 = icmp_sgt  i22 %trunc_ln44_7, i22 0" [firmware/nnet_utils/nnet_activation_stream.h:51]   --->   Operation 190 'icmp' 'icmp_ln51_7' <Predicate = true> <Delay = 2.35> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.35> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 191 [1/1] (0.00ns)   --->   "%tmp_168 = bitselect i1 @_ssdm_op_BitSelect.i1.i220.i32, i220 %layer15_out_read, i32 175" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 191 'bitselect' 'tmp_168' <Predicate = (icmp_ln51_7)> <Delay = 0.00>
ST_1 : Operation 192 [1/1] (0.00ns) (grouped into LUT with out node add_ln52_7)   --->   "%trunc_ln52_7 = partselect i6 @_ssdm_op_PartSelect.i6.i220.i32.i32, i220 %layer15_out_read, i32 158, i32 163" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 192 'partselect' 'trunc_ln52_7' <Predicate = (icmp_ln51_7)> <Delay = 0.00>
ST_1 : Operation 193 [1/1] (0.00ns) (grouped into LUT with out node add_ln52_7)   --->   "%tmp_169 = bitselect i1 @_ssdm_op_BitSelect.i1.i220.i32, i220 %layer15_out_read, i32 157" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 193 'bitselect' 'tmp_169' <Predicate = (icmp_ln51_7)> <Delay = 0.00>
ST_1 : Operation 194 [1/1] (0.00ns)   --->   "%tmp_51 = partselect i3 @_ssdm_op_PartSelect.i3.i220.i32.i32, i220 %layer15_out_read, i32 154, i32 156" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 194 'partselect' 'tmp_51' <Predicate = (icmp_ln51_7)> <Delay = 0.00>
ST_1 : Operation 195 [1/1] (1.68ns)   --->   "%icmp_ln52_14 = icmp_ne  i3 %tmp_51, i3 0" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 195 'icmp' 'icmp_ln52_14' <Predicate = (icmp_ln51_7)> <Delay = 1.68> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.68> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 196 [1/1] (0.00ns) (grouped into LUT with out node empty_75)   --->   "%tmp_170 = bitselect i1 @_ssdm_op_BitSelect.i1.i220.i32, i220 %layer15_out_read, i32 163" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 196 'bitselect' 'tmp_170' <Predicate = (icmp_ln51_7)> <Delay = 0.00>
ST_1 : Operation 197 [1/1] (0.00ns) (grouped into LUT with out node add_ln52_7)   --->   "%tmp_171 = bitselect i1 @_ssdm_op_BitSelect.i1.i220.i32, i220 %layer15_out_read, i32 158" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 197 'bitselect' 'tmp_171' <Predicate = (icmp_ln51_7)> <Delay = 0.00>
ST_1 : Operation 198 [1/1] (0.00ns) (grouped into LUT with out node add_ln52_7)   --->   "%or_ln52_21 = or i1 %tmp_171, i1 %icmp_ln52_14" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 198 'or' 'or_ln52_21' <Predicate = (icmp_ln51_7)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 199 [1/1] (0.00ns) (grouped into LUT with out node add_ln52_7)   --->   "%and_ln52_14 = and i1 %or_ln52_21, i1 %tmp_169" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 199 'and' 'and_ln52_14' <Predicate = (icmp_ln51_7)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 200 [1/1] (0.00ns) (grouped into LUT with out node add_ln52_7)   --->   "%zext_ln52_7 = zext i1 %and_ln52_14" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 200 'zext' 'zext_ln52_7' <Predicate = (icmp_ln51_7)> <Delay = 0.00>
ST_1 : Operation 201 [1/1] (1.94ns) (out node of the LUT)   --->   "%add_ln52_7 = add i6 %trunc_ln52_7, i6 %zext_ln52_7" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 201 'add' 'add_ln52_7' <Predicate = (icmp_ln51_7)> <Delay = 1.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 202 [1/1] (0.00ns)   --->   "%tmp_54 = partselect i12 @_ssdm_op_PartSelect.i12.i220.i32.i32, i220 %layer15_out_read, i32 164, i32 175" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 202 'partselect' 'tmp_54' <Predicate = (icmp_ln51_7)> <Delay = 0.00>
ST_1 : Operation 203 [1/1] (2.13ns)   --->   "%icmp_ln52_15 = icmp_eq  i12 %tmp_54, i12 0" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 203 'icmp' 'icmp_ln52_15' <Predicate = (icmp_ln51_7)> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 204 [1/1] (0.00ns) (grouped into LUT with out node empty_75)   --->   "%tmp_172 = bitselect i1 @_ssdm_op_BitSelect.i1.i6.i32, i6 %add_ln52_7, i32 5" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 204 'bitselect' 'tmp_172' <Predicate = (icmp_ln51_7)> <Delay = 0.00>
ST_1 : Operation 205 [1/1] (0.00ns) (grouped into LUT with out node empty_75)   --->   "%not_tmp_52 = xor i1 %tmp_170, i1 1" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 205 'xor' 'not_tmp_52' <Predicate = (icmp_ln51_7)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 206 [1/1] (0.00ns) (grouped into LUT with out node empty_75)   --->   "%and_ln52_15 = or i1 %tmp_172, i1 %not_tmp_52" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 206 'or' 'and_ln52_15' <Predicate = (icmp_ln51_7)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 207 [1/1] (0.97ns) (out node of the LUT)   --->   "%empty_75 = and i1 %icmp_ln52_15, i1 %and_ln52_15" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 207 'and' 'empty_75' <Predicate = (icmp_ln51_7)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 208 [1/1] (0.00ns) (grouped into LUT with out node select_ln52_22)   --->   "%or_ln52_22 = or i1 %empty_75, i1 %tmp_168" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 208 'or' 'or_ln52_22' <Predicate = (or_ln52_23 & icmp_ln51_7)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 209 [1/1] (0.00ns) (grouped into LUT with out node out_data_0_7_0_0_0_load)   --->   "%xor_ln52_7 = xor i1 %empty_75, i1 1" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 209 'xor' 'xor_ln52_7' <Predicate = (icmp_ln51_7)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 210 [1/1] (0.00ns) (grouped into LUT with out node out_data_0_7_0_0_0_load)   --->   "%or_ln52_23 = or i1 %tmp_168, i1 %xor_ln52_7" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 210 'or' 'or_ln52_23' <Predicate = (icmp_ln51_7)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 211 [1/1] (0.00ns) (grouped into LUT with out node select_ln52_22)   --->   "%select_ln52_21 = select i1 %tmp_168, i6 0, i6 %add_ln52_7" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 211 'select' 'select_ln52_21' <Predicate = (or_ln52_22 & or_ln52_23 & icmp_ln51_7)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 212 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln52_22 = select i1 %or_ln52_22, i6 %select_ln52_21, i6 63" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 212 'select' 'select_ln52_22' <Predicate = (or_ln52_23 & icmp_ln51_7)> <Delay = 0.97> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 213 [1/1] (0.00ns) (grouped into LUT with out node out_data_0_7_0_0_0_load)   --->   "%select_ln52_23 = select i1 %or_ln52_23, i6 %select_ln52_22, i6 %add_ln52_7" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 213 'select' 'select_ln52_23' <Predicate = (icmp_ln51_7)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 214 [1/1] (0.97ns) (out node of the LUT)   --->   "%out_data_0_7_0_0_0_load = select i1 %icmp_ln51_7, i6 %select_ln52_23, i6 0" [firmware/nnet_utils/nnet_activation_stream.h:51]   --->   Operation 214 'select' 'out_data_0_7_0_0_0_load' <Predicate = true> <Delay = 0.97> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 215 [1/1] (2.35ns)   --->   "%icmp_ln51_8 = icmp_sgt  i22 %trunc_ln44_8, i22 0" [firmware/nnet_utils/nnet_activation_stream.h:51]   --->   Operation 215 'icmp' 'icmp_ln51_8' <Predicate = true> <Delay = 2.35> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.35> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 216 [1/1] (0.00ns)   --->   "%tmp_173 = bitselect i1 @_ssdm_op_BitSelect.i1.i220.i32, i220 %layer15_out_read, i32 197" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 216 'bitselect' 'tmp_173' <Predicate = (icmp_ln51_8)> <Delay = 0.00>
ST_1 : Operation 217 [1/1] (0.00ns) (grouped into LUT with out node add_ln52_8)   --->   "%trunc_ln52_8 = partselect i6 @_ssdm_op_PartSelect.i6.i220.i32.i32, i220 %layer15_out_read, i32 180, i32 185" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 217 'partselect' 'trunc_ln52_8' <Predicate = (icmp_ln51_8)> <Delay = 0.00>
ST_1 : Operation 218 [1/1] (0.00ns) (grouped into LUT with out node add_ln52_8)   --->   "%tmp_174 = bitselect i1 @_ssdm_op_BitSelect.i1.i220.i32, i220 %layer15_out_read, i32 179" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 218 'bitselect' 'tmp_174' <Predicate = (icmp_ln51_8)> <Delay = 0.00>
ST_1 : Operation 219 [1/1] (0.00ns)   --->   "%tmp_58 = partselect i3 @_ssdm_op_PartSelect.i3.i220.i32.i32, i220 %layer15_out_read, i32 176, i32 178" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 219 'partselect' 'tmp_58' <Predicate = (icmp_ln51_8)> <Delay = 0.00>
ST_1 : Operation 220 [1/1] (1.68ns)   --->   "%icmp_ln52_16 = icmp_ne  i3 %tmp_58, i3 0" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 220 'icmp' 'icmp_ln52_16' <Predicate = (icmp_ln51_8)> <Delay = 1.68> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.68> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 221 [1/1] (0.00ns) (grouped into LUT with out node empty_76)   --->   "%tmp_175 = bitselect i1 @_ssdm_op_BitSelect.i1.i220.i32, i220 %layer15_out_read, i32 185" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 221 'bitselect' 'tmp_175' <Predicate = (icmp_ln51_8)> <Delay = 0.00>
ST_1 : Operation 222 [1/1] (0.00ns) (grouped into LUT with out node add_ln52_8)   --->   "%tmp_176 = bitselect i1 @_ssdm_op_BitSelect.i1.i220.i32, i220 %layer15_out_read, i32 180" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 222 'bitselect' 'tmp_176' <Predicate = (icmp_ln51_8)> <Delay = 0.00>
ST_1 : Operation 223 [1/1] (0.00ns) (grouped into LUT with out node add_ln52_8)   --->   "%or_ln52_24 = or i1 %tmp_176, i1 %icmp_ln52_16" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 223 'or' 'or_ln52_24' <Predicate = (icmp_ln51_8)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 224 [1/1] (0.00ns) (grouped into LUT with out node add_ln52_8)   --->   "%and_ln52_16 = and i1 %or_ln52_24, i1 %tmp_174" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 224 'and' 'and_ln52_16' <Predicate = (icmp_ln51_8)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 225 [1/1] (0.00ns) (grouped into LUT with out node add_ln52_8)   --->   "%zext_ln52_8 = zext i1 %and_ln52_16" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 225 'zext' 'zext_ln52_8' <Predicate = (icmp_ln51_8)> <Delay = 0.00>
ST_1 : Operation 226 [1/1] (1.94ns) (out node of the LUT)   --->   "%add_ln52_8 = add i6 %trunc_ln52_8, i6 %zext_ln52_8" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 226 'add' 'add_ln52_8' <Predicate = (icmp_ln51_8)> <Delay = 1.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 227 [1/1] (0.00ns)   --->   "%tmp_61 = partselect i12 @_ssdm_op_PartSelect.i12.i220.i32.i32, i220 %layer15_out_read, i32 186, i32 197" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 227 'partselect' 'tmp_61' <Predicate = (icmp_ln51_8)> <Delay = 0.00>
ST_1 : Operation 228 [1/1] (2.13ns)   --->   "%icmp_ln52_17 = icmp_eq  i12 %tmp_61, i12 0" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 228 'icmp' 'icmp_ln52_17' <Predicate = (icmp_ln51_8)> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 229 [1/1] (0.00ns) (grouped into LUT with out node empty_76)   --->   "%tmp_177 = bitselect i1 @_ssdm_op_BitSelect.i1.i6.i32, i6 %add_ln52_8, i32 5" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 229 'bitselect' 'tmp_177' <Predicate = (icmp_ln51_8)> <Delay = 0.00>
ST_1 : Operation 230 [1/1] (0.00ns) (grouped into LUT with out node empty_76)   --->   "%not_tmp_59 = xor i1 %tmp_175, i1 1" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 230 'xor' 'not_tmp_59' <Predicate = (icmp_ln51_8)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 231 [1/1] (0.00ns) (grouped into LUT with out node empty_76)   --->   "%and_ln52_17 = or i1 %tmp_177, i1 %not_tmp_59" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 231 'or' 'and_ln52_17' <Predicate = (icmp_ln51_8)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 232 [1/1] (0.97ns) (out node of the LUT)   --->   "%empty_76 = and i1 %icmp_ln52_17, i1 %and_ln52_17" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 232 'and' 'empty_76' <Predicate = (icmp_ln51_8)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 233 [1/1] (0.00ns) (grouped into LUT with out node select_ln52_25)   --->   "%or_ln52_25 = or i1 %empty_76, i1 %tmp_173" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 233 'or' 'or_ln52_25' <Predicate = (or_ln52_26 & icmp_ln51_8)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 234 [1/1] (0.00ns) (grouped into LUT with out node out_data_0_8_0_0_0_load)   --->   "%xor_ln52_8 = xor i1 %empty_76, i1 1" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 234 'xor' 'xor_ln52_8' <Predicate = (icmp_ln51_8)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 235 [1/1] (0.00ns) (grouped into LUT with out node out_data_0_8_0_0_0_load)   --->   "%or_ln52_26 = or i1 %tmp_173, i1 %xor_ln52_8" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 235 'or' 'or_ln52_26' <Predicate = (icmp_ln51_8)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 236 [1/1] (0.00ns) (grouped into LUT with out node select_ln52_25)   --->   "%select_ln52_24 = select i1 %tmp_173, i6 0, i6 %add_ln52_8" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 236 'select' 'select_ln52_24' <Predicate = (or_ln52_25 & or_ln52_26 & icmp_ln51_8)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 237 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln52_25 = select i1 %or_ln52_25, i6 %select_ln52_24, i6 63" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 237 'select' 'select_ln52_25' <Predicate = (or_ln52_26 & icmp_ln51_8)> <Delay = 0.97> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 238 [1/1] (0.00ns) (grouped into LUT with out node out_data_0_8_0_0_0_load)   --->   "%select_ln52_26 = select i1 %or_ln52_26, i6 %select_ln52_25, i6 %add_ln52_8" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 238 'select' 'select_ln52_26' <Predicate = (icmp_ln51_8)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 239 [1/1] (0.97ns) (out node of the LUT)   --->   "%out_data_0_8_0_0_0_load = select i1 %icmp_ln51_8, i6 %select_ln52_26, i6 0" [firmware/nnet_utils/nnet_activation_stream.h:51]   --->   Operation 239 'select' 'out_data_0_8_0_0_0_load' <Predicate = true> <Delay = 0.97> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 240 [1/1] (2.35ns)   --->   "%icmp_ln51_9 = icmp_sgt  i22 %trunc_ln44_9, i22 0" [firmware/nnet_utils/nnet_activation_stream.h:51]   --->   Operation 240 'icmp' 'icmp_ln51_9' <Predicate = true> <Delay = 2.35> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.35> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 241 [1/1] (0.00ns)   --->   "%tmp_178 = bitselect i1 @_ssdm_op_BitSelect.i1.i220.i32, i220 %layer15_out_read, i32 219" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 241 'bitselect' 'tmp_178' <Predicate = (icmp_ln51_9)> <Delay = 0.00>
ST_1 : Operation 242 [1/1] (0.00ns) (grouped into LUT with out node add_ln52_9)   --->   "%trunc_ln52_9 = partselect i6 @_ssdm_op_PartSelect.i6.i220.i32.i32, i220 %layer15_out_read, i32 202, i32 207" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 242 'partselect' 'trunc_ln52_9' <Predicate = (icmp_ln51_9)> <Delay = 0.00>
ST_1 : Operation 243 [1/1] (0.00ns) (grouped into LUT with out node add_ln52_9)   --->   "%tmp_179 = bitselect i1 @_ssdm_op_BitSelect.i1.i220.i32, i220 %layer15_out_read, i32 201" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 243 'bitselect' 'tmp_179' <Predicate = (icmp_ln51_9)> <Delay = 0.00>
ST_1 : Operation 244 [1/1] (0.00ns)   --->   "%tmp_65 = partselect i3 @_ssdm_op_PartSelect.i3.i220.i32.i32, i220 %layer15_out_read, i32 198, i32 200" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 244 'partselect' 'tmp_65' <Predicate = (icmp_ln51_9)> <Delay = 0.00>
ST_1 : Operation 245 [1/1] (1.68ns)   --->   "%icmp_ln52_18 = icmp_ne  i3 %tmp_65, i3 0" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 245 'icmp' 'icmp_ln52_18' <Predicate = (icmp_ln51_9)> <Delay = 1.68> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.68> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 246 [1/1] (0.00ns) (grouped into LUT with out node empty_77)   --->   "%tmp_180 = bitselect i1 @_ssdm_op_BitSelect.i1.i220.i32, i220 %layer15_out_read, i32 207" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 246 'bitselect' 'tmp_180' <Predicate = (icmp_ln51_9)> <Delay = 0.00>
ST_1 : Operation 247 [1/1] (0.00ns) (grouped into LUT with out node add_ln52_9)   --->   "%tmp_181 = bitselect i1 @_ssdm_op_BitSelect.i1.i220.i32, i220 %layer15_out_read, i32 202" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 247 'bitselect' 'tmp_181' <Predicate = (icmp_ln51_9)> <Delay = 0.00>
ST_1 : Operation 248 [1/1] (0.00ns) (grouped into LUT with out node add_ln52_9)   --->   "%or_ln52_27 = or i1 %tmp_181, i1 %icmp_ln52_18" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 248 'or' 'or_ln52_27' <Predicate = (icmp_ln51_9)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 249 [1/1] (0.00ns) (grouped into LUT with out node add_ln52_9)   --->   "%and_ln52_18 = and i1 %or_ln52_27, i1 %tmp_179" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 249 'and' 'and_ln52_18' <Predicate = (icmp_ln51_9)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 250 [1/1] (0.00ns) (grouped into LUT with out node add_ln52_9)   --->   "%zext_ln52_9 = zext i1 %and_ln52_18" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 250 'zext' 'zext_ln52_9' <Predicate = (icmp_ln51_9)> <Delay = 0.00>
ST_1 : Operation 251 [1/1] (1.94ns) (out node of the LUT)   --->   "%add_ln52_9 = add i6 %trunc_ln52_9, i6 %zext_ln52_9" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 251 'add' 'add_ln52_9' <Predicate = (icmp_ln51_9)> <Delay = 1.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 252 [1/1] (0.00ns)   --->   "%tmp_68 = partselect i12 @_ssdm_op_PartSelect.i12.i220.i32.i32, i220 %layer15_out_read, i32 208, i32 219" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 252 'partselect' 'tmp_68' <Predicate = (icmp_ln51_9)> <Delay = 0.00>
ST_1 : Operation 253 [1/1] (2.13ns)   --->   "%icmp_ln52_19 = icmp_eq  i12 %tmp_68, i12 0" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 253 'icmp' 'icmp_ln52_19' <Predicate = (icmp_ln51_9)> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 254 [1/1] (0.00ns) (grouped into LUT with out node empty_77)   --->   "%tmp_182 = bitselect i1 @_ssdm_op_BitSelect.i1.i6.i32, i6 %add_ln52_9, i32 5" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 254 'bitselect' 'tmp_182' <Predicate = (icmp_ln51_9)> <Delay = 0.00>
ST_1 : Operation 255 [1/1] (0.00ns) (grouped into LUT with out node empty_77)   --->   "%not_tmp_66 = xor i1 %tmp_180, i1 1" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 255 'xor' 'not_tmp_66' <Predicate = (icmp_ln51_9)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 256 [1/1] (0.00ns) (grouped into LUT with out node empty_77)   --->   "%and_ln52_19 = or i1 %tmp_182, i1 %not_tmp_66" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 256 'or' 'and_ln52_19' <Predicate = (icmp_ln51_9)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 257 [1/1] (0.97ns) (out node of the LUT)   --->   "%empty_77 = and i1 %icmp_ln52_19, i1 %and_ln52_19" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 257 'and' 'empty_77' <Predicate = (icmp_ln51_9)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 258 [1/1] (0.00ns) (grouped into LUT with out node select_ln52_28)   --->   "%or_ln52_28 = or i1 %empty_77, i1 %tmp_178" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 258 'or' 'or_ln52_28' <Predicate = (or_ln52_29 & icmp_ln51_9)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 259 [1/1] (0.00ns) (grouped into LUT with out node out_data_0_9_0_0_0_load)   --->   "%xor_ln52_9 = xor i1 %empty_77, i1 1" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 259 'xor' 'xor_ln52_9' <Predicate = (icmp_ln51_9)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 260 [1/1] (0.00ns) (grouped into LUT with out node out_data_0_9_0_0_0_load)   --->   "%or_ln52_29 = or i1 %tmp_178, i1 %xor_ln52_9" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 260 'or' 'or_ln52_29' <Predicate = (icmp_ln51_9)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 261 [1/1] (0.00ns) (grouped into LUT with out node select_ln52_28)   --->   "%select_ln52_27 = select i1 %tmp_178, i6 0, i6 %add_ln52_9" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 261 'select' 'select_ln52_27' <Predicate = (or_ln52_28 & or_ln52_29 & icmp_ln51_9)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 262 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln52_28 = select i1 %or_ln52_28, i6 %select_ln52_27, i6 63" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 262 'select' 'select_ln52_28' <Predicate = (or_ln52_29 & icmp_ln51_9)> <Delay = 0.97> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 263 [1/1] (0.00ns) (grouped into LUT with out node out_data_0_9_0_0_0_load)   --->   "%select_ln52_29 = select i1 %or_ln52_29, i6 %select_ln52_28, i6 %add_ln52_9" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 263 'select' 'select_ln52_29' <Predicate = (icmp_ln51_9)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 264 [1/1] (0.97ns) (out node of the LUT)   --->   "%out_data_0_9_0_0_0_load = select i1 %icmp_ln51_9, i6 %select_ln52_29, i6 0" [firmware/nnet_utils/nnet_activation_stream.h:51]   --->   Operation 264 'select' 'out_data_0_9_0_0_0_load' <Predicate = true> <Delay = 0.97> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 265 [1/1] (0.00ns)   --->   "%p_s = bitconcatenate i60 @_ssdm_op_BitConcatenate.i60.i6.i6.i6.i6.i6.i6.i6.i6.i6.i6, i6 %out_data_0_9_0_0_0_load, i6 %out_data_0_8_0_0_0_load, i6 %out_data_0_7_0_0_0_load, i6 %out_data_0_6_0_0_0_load, i6 %out_data_0_5_0_0_0_load, i6 %out_data_0_4_0_0_0_load, i6 %out_data_0_3_0_0_0_load, i6 %out_data_0_2_0_0_0_load, i6 %out_data_0_1_0_0_0_load, i6 %out_data_0_0_0_0_0_load" [firmware/nnet_utils/nnet_activation_stream.h:57]   --->   Operation 265 'bitconcatenate' 'p_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 266 [1/1] ( I:3.90ns O:3.90ns )   --->   "%write_ln57 = write void @_ssdm_op_Write.ap_fifo.volatile.i60P0A, i60 %layer16_out, i60 %p_s" [firmware/nnet_utils/nnet_activation_stream.h:57]   --->   Operation 266 'write' 'write_ln57' <Predicate = true> <Delay = 3.90> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.90> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 60> <Depth = 1> <FIFO>
ST_1 : Operation 267 [1/1] (0.00ns)   --->   "%ret_ln59 = ret" [firmware/nnet_utils/nnet_activation_stream.h:59]   --->   Operation 267 'ret' 'ret_ln59' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 30.000ns, clock uncertainty: 8.100ns.

 <State 1>: 14.376ns
The critical path consists of the following:
	fifo read operation ('layer15_out_read', firmware/nnet_utils/nnet_activation_stream.h:44) on port 'layer15_out' (firmware/nnet_utils/nnet_activation_stream.h:44) [5]  (3.908 ns)
	'icmp' operation 1 bit ('icmp_ln52_18', firmware/nnet_utils/nnet_activation_stream.h:52) [246]  (1.680 ns)
	'or' operation 1 bit ('or_ln52_27', firmware/nnet_utils/nnet_activation_stream.h:52) [249]  (0.000 ns)
	'and' operation 1 bit ('and_ln52_18', firmware/nnet_utils/nnet_activation_stream.h:52) [250]  (0.000 ns)
	'add' operation 6 bit ('add_ln52_9', firmware/nnet_utils/nnet_activation_stream.h:52) [252]  (1.946 ns)
	'or' operation 1 bit ('and_ln52_19', firmware/nnet_utils/nnet_activation_stream.h:52) [257]  (0.000 ns)
	'and' operation 1 bit ('empty_77', firmware/nnet_utils/nnet_activation_stream.h:52) [258]  (0.978 ns)
	'or' operation 1 bit ('or_ln52_28', firmware/nnet_utils/nnet_activation_stream.h:52) [259]  (0.000 ns)
	'select' operation 6 bit ('select_ln52_28', firmware/nnet_utils/nnet_activation_stream.h:52) [263]  (0.978 ns)
	'select' operation 6 bit ('select_ln52_29', firmware/nnet_utils/nnet_activation_stream.h:52) [264]  (0.000 ns)
	'select' operation 6 bit ('out_data_0_9_0_0_0_load', firmware/nnet_utils/nnet_activation_stream.h:51) [265]  (0.978 ns)
	fifo write operation ('write_ln57', firmware/nnet_utils/nnet_activation_stream.h:57) on port 'layer16_out' (firmware/nnet_utils/nnet_activation_stream.h:57) [267]  (3.908 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
