{"vcs1":{"timestamp_begin":1730997012.324837338, "rt":2.81, "ut":1.47, "st":0.30}}
{"vcselab":{"timestamp_begin":1730997015.239811839, "rt":1.40, "ut":0.27, "st":0.20}}
{"link":{"timestamp_begin":1730997016.731171766, "rt":0.38, "ut":0.15, "st":0.21}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1730997011.486155531}
{"VCS_COMP_START_TIME": 1730997011.486155531}
{"VCS_COMP_END_TIME": 1730997026.071370863}
{"VCS_USER_OPTIONS": "-timescale=1ns/1fs -j8 -sverilog +v2k -full64 -Mupdate -R -debug_access+all -y /usr/cad/synopsys/synthesis/cur/dw/sim_ver/ +libext+.v -f filelist.f -o simv -l vcs.log -P /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/novas.tab /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/pli.a +define+RTL +notimingchecks"}
{"vcs1": {"peak_mem": 334736}}
{"stitch_vcselab": {"peak_mem": 231600}}
