<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html>
<head>
<title>synthesis Report</title>
<style type="text/css">
body { font-family: Verdana, Arial, sans-serif; font-size: 12px; }
div#main_wrapper{ width: 100%; }
div#content { margin-left: 350px; margin-right: 30px; }
div#catalog_wrapper {position: fixed; top: 30px; width: 350px; float: left; }
div#catalog ul { list-style-type: none; }
div#catalog li { text-align: left; list-style-type:circle; color: #0084ff; margin-top: 3px; margin-bottom: 3px; }
div#catalog a { display:inline-block; text-decoration: none; color: #0084ff; font-weight: bold; padding: 3px; }
div#catalog a:visited { color: #0084ff; }
div#catalog a:hover { color: #fff; background: #0084ff; }
hr { margin-top: 30px; margin-bottom: 30px; }
h1, h3 { text-align: center; }
h1 {margin-top: 50px; }
table, th, td { border: 1px solid #aaa; }
table { border-collapse:collapse; margin-top: 10px; margin-bottom: 20px; width: 100%; }
th, td { padding: 5px 5px 5px 5px; }
th { color: #fff; font-weight: bold; background-color: #0084ff; }
table.summary_table td.label { width: 24%; min-width: 200px; background-color: #dee8f4; }
table.detail_table td.label { min-width: 100px; width: 8%;}
</style>
</head>
<body>
<div id="main_wrapper">
<div id="catalog_wrapper">
<div id="catalog">
<ul>
<li><a href="#about" style=" font-size: 16px;">Synthesis Messages</a></li>
<li><a href="#summary" style=" font-size: 16px;">Synthesis Details</a></li>
<li><a href="#resource" style=" font-size: 16px;">Resource</a>
<ul>
<li><a href="#usage" style=" font-size: 14px;">Resource Usage Summary</a></li>
<li><a href="#utilization" style=" font-size: 14px;">Resource Utilization Summary</a></li>
</ul>
</li>
<li><a href="#timing" style=" font-size: 16px;">Timing</a>
<ul>
<li><a href="#clock" style=" font-size: 14px;">Clock Summary</a></li>
<li><a href="#performance" style=" font-size: 14px;">Max Frequency Summary</a></li>
<li><a href="#detail timing" style=" font-size: 14px;">Detail Timing Paths Informations</a></li>
</ul>
</li>
</ul>
</div><!-- catalog -->
</div><!-- catalog_wrapper -->
<div id="content">
<h1><a name="about">Synthesis Messages</a></h1>
<table class="summary_table">
<tr>
<td class="label">Report Title</td>
<td>GowinSynthesis Report</td>
</tr>
<tr>
<td class="label">Design File</td>
<td>C:\Users\SUSHEMER\OneDrive\Documentos\GitHub\systemverilog-basic\4_Activities\4_9_solutions\4_9_4_mini_alu_4bit\hackathon_top.sv<br>
C:\Users\SUSHEMER\OneDrive\Documentos\GitHub\systemverilog-basic\boards\tang_nano_9k_lcd_480_272_tm1638_hackathon\board_specific_top.sv<br>
C:\Users\SUSHEMER\OneDrive\Documentos\GitHub\systemverilog-basic\boards\tang_nano_9k_lcd_480_272_tm1638_hackathon\gowin_rpll.v<br>
C:\Users\SUSHEMER\OneDrive\Documentos\GitHub\systemverilog-basic\peripherals\audio_pwm.sv<br>
C:\Users\SUSHEMER\OneDrive\Documentos\GitHub\systemverilog-basic\peripherals\digilent_pmod_mic3_spi_receiver.sv<br>
C:\Users\SUSHEMER\OneDrive\Documentos\GitHub\systemverilog-basic\peripherals\dvi.sv<br>
C:\Users\SUSHEMER\OneDrive\Documentos\GitHub\systemverilog-basic\peripherals\hub75e_led_matrix.sv<br>
C:\Users\SUSHEMER\OneDrive\Documentos\GitHub\systemverilog-basic\peripherals\i2s_audio_out.sv<br>
C:\Users\SUSHEMER\OneDrive\Documentos\GitHub\systemverilog-basic\peripherals\imitate_reset_on_power_up.sv<br>
C:\Users\SUSHEMER\OneDrive\Documentos\GitHub\systemverilog-basic\peripherals\inmp441_mic_i2s_receiver.sv<br>
C:\Users\SUSHEMER\OneDrive\Documentos\GitHub\systemverilog-basic\peripherals\inmp441_mic_i2s_receiver_alt.sv<br>
C:\Users\SUSHEMER\OneDrive\Documentos\GitHub\systemverilog-basic\peripherals\inmp441_mic_i2s_receiver_new.sv<br>
C:\Users\SUSHEMER\OneDrive\Documentos\GitHub\systemverilog-basic\peripherals\lcd_480_272.sv<br>
C:\Users\SUSHEMER\OneDrive\Documentos\GitHub\systemverilog-basic\peripherals\lcd_480_272_ml6485.sv<br>
C:\Users\SUSHEMER\OneDrive\Documentos\GitHub\systemverilog-basic\peripherals\lcd_800_480.sv<br>
C:\Users\SUSHEMER\OneDrive\Documentos\GitHub\systemverilog-basic\peripherals\sigma_delta_dac.v<br>
C:\Users\SUSHEMER\OneDrive\Documentos\GitHub\systemverilog-basic\peripherals\slow_clk_gen.sv<br>
C:\Users\SUSHEMER\OneDrive\Documentos\GitHub\systemverilog-basic\peripherals\tm1638_board.sv<br>
C:\Users\SUSHEMER\OneDrive\Documentos\GitHub\systemverilog-basic\peripherals\tm1638_registers.sv<br>
C:\Users\SUSHEMER\OneDrive\Documentos\GitHub\systemverilog-basic\peripherals\tm1638_using_graphics.sv<br>
C:\Users\SUSHEMER\OneDrive\Documentos\GitHub\systemverilog-basic\peripherals\tm1638_virtual_switches.sv<br>
C:\Users\SUSHEMER\OneDrive\Documentos\GitHub\systemverilog-basic\peripherals\vga.sv<br>
C:\Users\SUSHEMER\OneDrive\Documentos\GitHub\systemverilog-basic\labs\common\convert.sv<br>
C:\Users\SUSHEMER\OneDrive\Documentos\GitHub\systemverilog-basic\labs\common\counter_with_enable.sv<br>
C:\Users\SUSHEMER\OneDrive\Documentos\GitHub\systemverilog-basic\labs\common\seven_segment_display.sv<br>
C:\Users\SUSHEMER\OneDrive\Documentos\GitHub\systemverilog-basic\labs\common\shift_reg.sv<br>
C:\Users\SUSHEMER\OneDrive\Documentos\GitHub\systemverilog-basic\labs\common\strobe_gen.sv<br>
C:\Users\SUSHEMER\OneDrive\Documentos\GitHub\systemverilog-basic\labs\common\tb_lcd_display.sv<br>
</td>
</tr>
<tr>
<td class="label">GowinSynthesis Constraints File</td>
<td>---</td>
</tr>
<tr>
<td class="label">Tool Version</td>
<td>V1.9.10.03 Education (64-bit)</td>
</tr>
<tr>
<td class="label">Part Number</td>
<td>GW1NR-LV9QN88PC6/I5</td>
</tr>
<tr>
<td class="label">Device</td>
<td>GW1NR-9</td>
</tr>
<tr>
<td class="label">Device Version</td>
<td>C</td>
</tr>
<tr>
<td class="label">Created Time</td>
<td>Mon Nov 17 13:53:09 2025
</td>
</tr>
<tr>
<td class="label">Legal Announcement</td>
<td>Copyright (C)2014-2024 Gowin Semiconductor Corporation. ALL rights reserved.</td>
</tr>
</table>
<h1><a name="summary">Synthesis Details</a></h1>
<table class="summary_table">
<tr>
<td class="label">Top Level Module</td>
<td>board_specific_top</td>
</tr>
<tr>
<td class="label">Synthesis Process</td>
<td>Running parser:<br/>&nbsp;&nbsp;&nbsp;&nbsp;CPU time = 0h 0m 0.015s, Elapsed time = 0h 0m 0.096s, Peak memory usage = 35.352MB<br/>Running netlist conversion:<br/>&nbsp;&nbsp;&nbsp;&nbsp;CPU time = 0h 0m 0s, Elapsed time = 0h 0m 0s, Peak memory usage = 0MB<br/>Running device independent optimization:<br/>&nbsp;&nbsp;&nbsp;&nbsp;Optimizing Phase 0: CPU time = 0h 0m 0.015s, Elapsed time = 0h 0m 0.02s, Peak memory usage = 35.352MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Optimizing Phase 1: CPU time = 0h 0m 0s, Elapsed time = 0h 0m 0.004s, Peak memory usage = 35.352MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Optimizing Phase 2: CPU time = 0h 0m 0.031s, Elapsed time = 0h 0m 0.018s, Peak memory usage = 35.352MB<br/>Running inference:<br/>&nbsp;&nbsp;&nbsp;&nbsp;Inferring Phase 0: CPU time = 0h 0m 0s, Elapsed time = 0h 0m 0.002s, Peak memory usage = 35.352MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Inferring Phase 1: CPU time = 0h 0m 0s, Elapsed time = 0h 0m 0s, Peak memory usage = 35.352MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Inferring Phase 2: CPU time = 0h 0m 0s, Elapsed time = 0h 0m 0s, Peak memory usage = 35.352MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Inferring Phase 3: CPU time = 0h 0m 0s, Elapsed time = 0h 0m 0.001s, Peak memory usage = 35.352MB<br/>Running technical mapping:<br/>&nbsp;&nbsp;&nbsp;&nbsp;Tech-Mapping Phase 0: CPU time = 0h 0m 0s, Elapsed time = 0h 0m 0.013s, Peak memory usage = 35.352MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Tech-Mapping Phase 1: CPU time = 0h 0m 0s, Elapsed time = 0h 0m 0.002s, Peak memory usage = 35.352MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Tech-Mapping Phase 2: CPU time = 0h 0m 0s, Elapsed time = 0h 0m 0.001s, Peak memory usage = 35.352MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Tech-Mapping Phase 3: CPU time = 0h 0m 0.406s, Elapsed time = 0h 0m 0.604s, Peak memory usage = 64.230MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Tech-Mapping Phase 4: CPU time = 0h 0m 0.031s, Elapsed time = 0h 0m 0.048s, Peak memory usage = 64.230MB<br/>Generate output files:<br/>&nbsp;&nbsp;&nbsp;&nbsp;CPU time = 0h 0m 0s, Elapsed time = 0h 0m 0.018s, Peak memory usage = 64.230MB<br/></td>
</tr>
<tr>
<td class="label">Total Time and Memory Usage</td>
<td>CPU time = 0h 0m 0.498s, Elapsed time = 0h 0m 0.827s, Peak memory usage = 64.230MB</td>
</tr>
</table>
<h1><a name="resource">Resource</a></h1>
<h2><a name="usage">Resource Usage Summary</a></h2>
<table class="summary_table">
<tr>
<td class="label"><b>Resource</b></td>
<td><b>Usage</b></td>
</tr>
<tr>
<td class="label"><b>I/O Port </b></td>
<td>52</td>
</tr>
<tr>
<td class="label"><b>I/O Buf </b></td>
<td>44</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspIBUF</td>
<td>3</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspOBUF</td>
<td>36</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspTBUF</td>
<td>4</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspIOBUF</td>
<td>1</td>
</tr>
<tr>
<td class="label"><b>Register </b></td>
<td>124</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFF</td>
<td>1</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFE</td>
<td>6</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFS</td>
<td>2</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFR</td>
<td>5</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFRE</td>
<td>16</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFP</td>
<td>1</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFPE</td>
<td>2</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFC</td>
<td>53</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFCE</td>
<td>38</td>
</tr>
<tr>
<td class="label"><b>LUT </b></td>
<td>227</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspLUT2</td>
<td>36</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspLUT3</td>
<td>61</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspLUT4</td>
<td>130</td>
</tr>
<tr>
<td class="label"><b>ALU </b></td>
<td>21</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspALU</td>
<td>21</td>
</tr>
<tr>
<td class="label"><b>INV </b></td>
<td>5</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspINV</td>
<td>5</td>
</tr>
<tr>
<td class="label"><b>CLOCK </b></td>
<td>1</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbsprPLL</td>
<td>1</td>
</tr>
</table>
<h2><a name="utilization">Resource Utilization Summary</a></h2>
<table class="summary_table">
<tr>
<td class="label"><b>Resource</b></td>
<td><b>Usage</b></td>
<td><b>Utilization</b></td>
</tr>
<tr>
<td class="label">Logic</td>
<td>253(232 LUT, 21 ALU) / 8640</td>
<td>3%</td>
</tr>
<tr>
<td class="label">Register</td>
<td>124 / 6693</td>
<td>2%</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp--Register as Latch</td>
<td>0 / 6693</td>
<td>0%</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp--Register as FF</td>
<td>124 / 6693</td>
<td>2%</td>
</tr>
<tr>
<td class="label">BSRAM</td>
<td>0 / 26</td>
<td>0%</td>
</tr>
</table>
<h1><a name="timing">Timing</a></h1>
<h2><a name="clock">Clock Summary:</a></h2>
<table class="summary_table">
<tr>
<th>NO.</th>
<th>Clock Name</th>
<th>Type</th>
<th>Period</th>
<th>Frequency(MHz)</th>
<th>Rise</th>
<th>Fall</th>
<th>Source</th>
<th>Master</th>
<th>Object</th>
</tr>
<tr>
<td>1</td>
<td>CLK</td>
<td>Base</td>
<td>37.037</td>
<td>27.0</td>
<td>0.000</td>
<td>18.519</td>
<td> </td>
<td> </td>
<td>CLK_ibuf/I </td>
</tr>
<tr>
<td>2</td>
<td>i_Gowin_rPLL/rpll_inst/CLKOUT.default_gen_clk</td>
<td>Generated</td>
<td>111.111</td>
<td>9.0</td>
<td>0.000</td>
<td>55.556</td>
<td>CLK_ibuf/I</td>
<td>CLK</td>
<td>i_Gowin_rPLL/rpll_inst/CLKOUT </td>
</tr>
<tr>
<td>3</td>
<td>i_Gowin_rPLL/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>Generated</td>
<td>111.111</td>
<td>9.0</td>
<td>0.000</td>
<td>55.556</td>
<td>CLK_ibuf/I</td>
<td>CLK</td>
<td>i_Gowin_rPLL/rpll_inst/CLKOUTP </td>
</tr>
<tr>
<td>4</td>
<td>i_Gowin_rPLL/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>Generated</td>
<td>222.222</td>
<td>4.5</td>
<td>0.000</td>
<td>111.111</td>
<td>CLK_ibuf/I</td>
<td>CLK</td>
<td>i_Gowin_rPLL/rpll_inst/CLKOUTD </td>
</tr>
<tr>
<td>5</td>
<td>i_Gowin_rPLL/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>Generated</td>
<td>333.333</td>
<td>3.0</td>
<td>0.000</td>
<td>166.667</td>
<td>CLK_ibuf/I</td>
<td>CLK</td>
<td>i_Gowin_rPLL/rpll_inst/CLKOUTD3 </td>
</tr>
</table>
<h2><a name="performance">Max Frequency Summary:</a></h2>
<table class="summary_table">
<tr>
<th>NO.</th>
<th>Clock Name</th>
<th>Constraint</th>
<th>Actual Fmax</th>
<th>Logic Level</th>
<th>Entity</th>
</tr>
<tr>
<td>1</td>
<td>CLK</td>
<td>27.000(MHz)</td>
<td>98.645(MHz)</td>
<td>6</td>
<td>TOP</td>
</tr>
<tr>
<td>2</td>
<td>i_Gowin_rPLL/rpll_inst/CLKOUT.default_gen_clk</td>
<td>9.000(MHz)</td>
<td>99.460(MHz)</td>
<td>5</td>
<td>TOP</td>
</tr>
</table>
<h2><a name="detail timing">Detail Timing Paths Information</a></h2>
<h3>Path&nbsp1</h3>
<b>Path Summary:</b></br>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>26.900</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.463</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>37.363</td>
</tr>
<tr>
<td class="label">From</td>
<td>i_tm1638/keys_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>i_tm1638/led_on_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK[R]</td>
</tr>
</table>
<b>Data Arrival Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tINS</td>
<td>RR</td>
<td>93</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>0.726</td>
<td>0.726</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>i_tm1638/keys_4_s0/CLK</td>
</tr>
<tr>
<td>1.184</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>i_tm1638/keys_4_s0/Q</td>
</tr>
<tr>
<td>2.144</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>i_hackathon_top/result_0_2_s/I1</td>
</tr>
<tr>
<td>3.189</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>i_hackathon_top/result_0_2_s/COUT</td>
</tr>
<tr>
<td>3.189</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>i_hackathon_top/result_1_2_s/CIN</td>
</tr>
<tr>
<td>3.246</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>i_hackathon_top/result_1_2_s/COUT</td>
</tr>
<tr>
<td>3.246</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>i_hackathon_top/result_2_2_s/CIN</td>
</tr>
<tr>
<td>3.303</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>i_hackathon_top/result_2_2_s/COUT</td>
</tr>
<tr>
<td>3.303</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>i_hackathon_top/result_3_2_s/CIN</td>
</tr>
<tr>
<td>3.866</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>i_hackathon_top/result_3_2_s/SUM</td>
</tr>
<tr>
<td>4.826</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>LED_d_3_s0/I0</td>
</tr>
<tr>
<td>5.858</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>LED_d_3_s0/F</td>
</tr>
<tr>
<td>6.818</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>LED_d_3_s/I3</td>
</tr>
<tr>
<td>7.444</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>LED_d_3_s/F</td>
</tr>
<tr>
<td>8.404</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>i_hackathon_top/lab_led_5_s/I1</td>
</tr>
<tr>
<td>9.503</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>i_hackathon_top/lab_led_5_s/F</td>
</tr>
<tr>
<td>10.463</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>i_tm1638/led_on_5_s0/D</td>
</tr>
</table>
<b>Data Required Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>CLK</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tINS</td>
<td>RR</td>
<td>93</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>37.763</td>
<td>0.726</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>i_tm1638/led_on_5_s0/CLK</td>
</tr>
<tr>
<td>37.363</td>
<td>-0.400</td>
<td>tSu</td>
<td> </td>
<td>1</td>
<td>i_tm1638/led_on_5_s0</td>
</tr>
</table>
<b>Path Statistics:</b>
<table class="summary_table">
<tr>
<td class="label">Clock Skew:</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship:</td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level:</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.726, 100.000%</td></tr>
<tr>
<td class="label">Arrival Data Path Delay:</td><td> cell: 4.479, 45.998%; route: 4.800, 49.295%; tC2Q: 0.458, 4.707%</td></tr>
<tr>
<td class="label">Required Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.726, 100.000%</td></tr>
</table>
<br/>
<h3>Path&nbsp2</h3>
<b>Path Summary:</b></br>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>26.983</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.380</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>37.363</td>
</tr>
<tr>
<td class="label">From</td>
<td>i_tm1638/counter_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>i_tm1638/counter_15_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK[R]</td>
</tr>
</table>
<b>Data Arrival Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tINS</td>
<td>RR</td>
<td>93</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>0.726</td>
<td>0.726</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>i_tm1638/counter_3_s0/CLK</td>
</tr>
<tr>
<td>1.184</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>i_tm1638/counter_3_s0/Q</td>
</tr>
<tr>
<td>2.144</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>i_tm1638/n191_s4/I1</td>
</tr>
<tr>
<td>3.243</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>i_tm1638/n191_s4/F</td>
</tr>
<tr>
<td>4.203</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>i_tm1638/n182_s4/I1</td>
</tr>
<tr>
<td>5.302</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>i_tm1638/n182_s4/F</td>
</tr>
<tr>
<td>6.262</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>i_tm1638/n181_s4/I1</td>
</tr>
<tr>
<td>7.361</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>i_tm1638/n181_s4/F</td>
</tr>
<tr>
<td>8.321</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>i_tm1638/n180_s3/I1</td>
</tr>
<tr>
<td>9.420</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>i_tm1638/n180_s3/F</td>
</tr>
<tr>
<td>10.380</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>i_tm1638/counter_15_s0/D</td>
</tr>
</table>
<b>Data Required Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>CLK</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tINS</td>
<td>RR</td>
<td>93</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>37.763</td>
<td>0.726</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>i_tm1638/counter_15_s0/CLK</td>
</tr>
<tr>
<td>37.363</td>
<td>-0.400</td>
<td>tSu</td>
<td> </td>
<td>1</td>
<td>i_tm1638/counter_15_s0</td>
</tr>
</table>
<b>Path Statistics:</b>
<table class="summary_table">
<tr>
<td class="label">Clock Skew:</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship:</td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level:</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.726, 100.000%</td></tr>
<tr>
<td class="label">Arrival Data Path Delay:</td><td> cell: 4.396, 45.534%; route: 4.800, 49.719%; tC2Q: 0.458, 4.747%</td></tr>
<tr>
<td class="label">Required Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.726, 100.000%</td></tr>
</table>
<br/>
<h3>Path&nbsp3</h3>
<b>Path Summary:</b></br>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>26.983</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.380</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>37.363</td>
</tr>
<tr>
<td class="label">From</td>
<td>i_tm1638/counter_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>i_tm1638/counter_19_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK[R]</td>
</tr>
</table>
<b>Data Arrival Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tINS</td>
<td>RR</td>
<td>93</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>0.726</td>
<td>0.726</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>i_tm1638/counter_3_s0/CLK</td>
</tr>
<tr>
<td>1.184</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>i_tm1638/counter_3_s0/Q</td>
</tr>
<tr>
<td>2.144</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>i_tm1638/n191_s4/I1</td>
</tr>
<tr>
<td>3.243</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>i_tm1638/n191_s4/F</td>
</tr>
<tr>
<td>4.203</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>i_tm1638/n182_s4/I1</td>
</tr>
<tr>
<td>5.302</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>i_tm1638/n182_s4/F</td>
</tr>
<tr>
<td>6.262</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>i_tm1638/n177_s4/I1</td>
</tr>
<tr>
<td>7.361</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>i_tm1638/n177_s4/F</td>
</tr>
<tr>
<td>8.321</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>i_tm1638/n176_s3/I1</td>
</tr>
<tr>
<td>9.420</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>i_tm1638/n176_s3/F</td>
</tr>
<tr>
<td>10.380</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>i_tm1638/counter_19_s0/D</td>
</tr>
</table>
<b>Data Required Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>CLK</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tINS</td>
<td>RR</td>
<td>93</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>37.763</td>
<td>0.726</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>i_tm1638/counter_19_s0/CLK</td>
</tr>
<tr>
<td>37.363</td>
<td>-0.400</td>
<td>tSu</td>
<td> </td>
<td>1</td>
<td>i_tm1638/counter_19_s0</td>
</tr>
</table>
<b>Path Statistics:</b>
<table class="summary_table">
<tr>
<td class="label">Clock Skew:</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship:</td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level:</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.726, 100.000%</td></tr>
<tr>
<td class="label">Arrival Data Path Delay:</td><td> cell: 4.396, 45.534%; route: 4.800, 49.719%; tC2Q: 0.458, 4.747%</td></tr>
<tr>
<td class="label">Required Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.726, 100.000%</td></tr>
</table>
<br/>
<h3>Path&nbsp4</h3>
<b>Path Summary:</b></br>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>27.260</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.103</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>37.363</td>
</tr>
<tr>
<td class="label">From</td>
<td>i_tm1638/counter_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>i_tm1638/counter_18_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK[R]</td>
</tr>
</table>
<b>Data Arrival Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tINS</td>
<td>RR</td>
<td>93</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>0.726</td>
<td>0.726</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>i_tm1638/counter_3_s0/CLK</td>
</tr>
<tr>
<td>1.184</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>i_tm1638/counter_3_s0/Q</td>
</tr>
<tr>
<td>2.144</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>i_tm1638/n191_s4/I1</td>
</tr>
<tr>
<td>3.243</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>i_tm1638/n191_s4/F</td>
</tr>
<tr>
<td>4.203</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>i_tm1638/n182_s4/I1</td>
</tr>
<tr>
<td>5.302</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>i_tm1638/n182_s4/F</td>
</tr>
<tr>
<td>6.262</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>i_tm1638/n177_s4/I1</td>
</tr>
<tr>
<td>7.361</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>i_tm1638/n177_s4/F</td>
</tr>
<tr>
<td>8.321</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>i_tm1638/n177_s3/I2</td>
</tr>
<tr>
<td>9.143</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>i_tm1638/n177_s3/F</td>
</tr>
<tr>
<td>10.103</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>i_tm1638/counter_18_s0/D</td>
</tr>
</table>
<b>Data Required Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>CLK</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tINS</td>
<td>RR</td>
<td>93</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>37.763</td>
<td>0.726</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>i_tm1638/counter_18_s0/CLK</td>
</tr>
<tr>
<td>37.363</td>
<td>-0.400</td>
<td>tSu</td>
<td> </td>
<td>1</td>
<td>i_tm1638/counter_18_s0</td>
</tr>
</table>
<b>Path Statistics:</b>
<table class="summary_table">
<tr>
<td class="label">Clock Skew:</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship:</td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level:</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.726, 100.000%</td></tr>
<tr>
<td class="label">Arrival Data Path Delay:</td><td> cell: 4.119, 43.925%; route: 4.800, 51.187%; tC2Q: 0.458, 4.888%</td></tr>
<tr>
<td class="label">Required Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.726, 100.000%</td></tr>
</table>
<br/>
<h3>Path&nbsp5</h3>
<b>Path Summary:</b></br>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>27.456</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.907</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>37.363</td>
</tr>
<tr>
<td class="label">From</td>
<td>i_tm1638/counter_16_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>i_tm1638/instruction_step_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK[R]</td>
</tr>
</table>
<b>Data Arrival Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tINS</td>
<td>RR</td>
<td>93</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>0.726</td>
<td>0.726</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>i_tm1638/counter_16_s0/CLK</td>
</tr>
<tr>
<td>1.184</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>i_tm1638/counter_16_s0/Q</td>
</tr>
<tr>
<td>2.144</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>i_tm1638/n128_s82/I1</td>
</tr>
<tr>
<td>3.243</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>i_tm1638/n128_s82/F</td>
</tr>
<tr>
<td>4.203</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>i_tm1638/n128_s80/I3</td>
</tr>
<tr>
<td>4.829</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>i_tm1638/n128_s80/F</td>
</tr>
<tr>
<td>5.789</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>i_tm1638/n128_s78/I1</td>
</tr>
<tr>
<td>6.888</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>i_tm1638/n128_s78/F</td>
</tr>
<tr>
<td>7.848</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>i_tm1638/n128_s76/I1</td>
</tr>
<tr>
<td>8.947</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>i_tm1638/n128_s76/F</td>
</tr>
<tr>
<td>9.907</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>i_tm1638/instruction_step_0_s0/D</td>
</tr>
</table>
<b>Data Required Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>CLK</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tINS</td>
<td>RR</td>
<td>93</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>37.763</td>
<td>0.726</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>i_tm1638/instruction_step_0_s0/CLK</td>
</tr>
<tr>
<td>37.363</td>
<td>-0.400</td>
<td>tSu</td>
<td> </td>
<td>1</td>
<td>i_tm1638/instruction_step_0_s0</td>
</tr>
</table>
<b>Path Statistics:</b>
<table class="summary_table">
<tr>
<td class="label">Clock Skew:</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship:</td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level:</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.726, 100.000%</td></tr>
<tr>
<td class="label">Arrival Data Path Delay:</td><td> cell: 3.923, 42.728%; route: 4.800, 52.280%; tC2Q: 0.458, 4.992%</td></tr>
<tr>
<td class="label">Required Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.726, 100.000%</td></tr>
</table>
<br/>
</div><!-- content -->
</div><!-- main_wrapper -->
</body>
</html>
