{"item": {"ait:process-info": {"ait:status": {"@state": "update", "@type": "core", "@stage": "S300"}, "ait:date-delivered": {"@day": "21", "@year": "2019", "@timestamp": "2019-11-21T11:10:30.000030-05:00", "@month": "11"}, "ait:date-sort": {"@day": "01", "@year": "2014", "@month": "01"}}, "bibrecord": {"head": {"author-group": {"affiliation": {"country": "Portugal", "@afid": "60079336", "@country": "prt", "city": "Aveiro", "organization": [{"$": "University of Aveiro"}, {"$": "Department of Electronics"}, {"$": "Telecommunications and Informatics"}, {"$": "IEETA"}], "affiliation-id": [{"@afid": "60079336", "@dptid": "113005820"}, {"@afid": "60024825"}], "@dptid": "113005820"}, "author": [{"ce:given-name": "Valery", "preferred-name": {"ce:given-name": "Valery", "ce:initials": "V.", "ce:surname": "Sklyarov", "ce:indexed-name": "Sklyarov V."}, "@seq": "1", "ce:initials": "V.", "@_fa": "true", "@type": "auth", "ce:surname": "Sklyarov", "@auid": "7003643784", "ce:indexed-name": "Sklyarov V."}, {"ce:given-name": "Iouliia", "preferred-name": {"ce:given-name": "Iouliia", "ce:initials": "I.", "ce:surname": "Skliarova", "ce:indexed-name": "Skliarova I."}, "@seq": "2", "ce:initials": "I.", "@_fa": "true", "@type": "auth", "ce:surname": "Skliarova", "@auid": "6602800488", "ce:indexed-name": "Skliarova I."}]}, "citation-title": "Programmable systems-on-chip for information processing", "abstracts": "Information processing is a very broad area in which many problems are computationally intensive and thus, they require parallelization and acceleration based on new technologies. The Xilinx Zynq-7000 all programmable system-on-chip can be seen as a very adequate platform permitting application-specific software and problem-targeted hardware to be coupled on a single configurable microchip. The tutorial is dedicated to multi-level software/hardware co-design techniques and system architectures that combine general-purpose computers, multi-core application-specific processing, and accelerators in reconfigurable hardware with emphasis on broad parallelism. Four projects from the scope of data processing, application informatics, parallel algorithms (mapped to hardware), and combinatorial search are briefly characterized and will be demonstrated in fully implemented and ready to test projects that include software and reconfigurable hardware linked with on-chip high-performance interfaces. Particular design examples, potential practical applications, experiments and comparisons will be demonstrated.", "citation-info": {"author-keywords": {"author-keyword": [{"$": "High-performance computing", "@xml:lang": "eng"}, {"$": "Information processing", "@xml:lang": "eng"}, {"$": "Parallelism", "@xml:lang": "eng"}, {"$": "Programmable systems-on-chip", "@xml:lang": "eng"}]}, "citation-type": {"@code": "cp"}, "citation-language": {"@language": "English", "@xml:lang": "eng"}, "abstract-language": {"@language": "English", "@xml:lang": "eng"}}, "source": {"translated-sourcetitle": {"$": "8th IEEE International Conference on Application of Information and Communication Technologies, AICT 2014 - Conference Proceedings", "@xml:lang": "eng"}, "@type": "p", "isbn": {"$": "9781479941209", "@type": "electronic", "@length": "13"}, "additional-srcinfo": {"conferenceinfo": {"confevent": {"confname": "8th IEEE International Conference on Application of Information and Communication Technologies, AICT 2014", "confsponsors": {"confsponsor": [{"$": "Chevron"}, {"$": "EMC2"}, {"$": "et al."}, {"$": "itkz"}, {"$": "MIKRO Information Handling and Distribution FZE"}, {"$": "Thomson Reuters"}], "@complete": "n"}, "confnumber": "8", "conforganization": "QAFQAZ Universiteti and Nazarbayev University Research and Innovation System", "confcatnumber": "CFP1456H-PRT", "confseriestitle": "IEEE International Conference on Application of Information and Communication Technologies", "conflocation": {"@country": "kaz", "city": "Astana"}, "confcode": "112596", "confdate": {"enddate": {"@day": "17", "@year": "2014", "@month": "10"}, "startdate": {"@day": "15", "@year": "2014", "@month": "10"}}, "confURL": "www.aict.info/2014/"}}}, "sourcetitle": "8th IEEE International Conference on Application of Information and Communication Technologies, AICT 2014 - Conference Proceedings", "publicationdate": {"year": "2014", "date-text": {"@xfab-added": "true", "$": "2014"}}, "sourcetitle-abbrev": "IEEE Int. Conf. Appl. Inf. Commun. Technol., AICT - Conf. Proc.", "@country": "usa", "issuetitle": "8th IEEE International Conference on Application of Information and Communication Technologies, AICT 2014 - Conference Proceedings", "publicationyear": {"@first": "2014"}, "publisher": {"publishername": "Institute of Electrical and Electronics Engineers Inc."}, "article-number": "7035967", "@srcid": "21100780007"}, "enhancement": {"classificationgroup": {"classifications": [{"@type": "ASJC", "classification": [{"$": "1706"}, {"$": "1710"}, {"$": "1705"}]}, {"@type": "CPXCLASS", "classification": [{"classification-code": "605", "classification-description": "Small Tools and Hardware"}, {"classification-code": "714.2", "classification-description": "Semiconductor Devices and Integrated Circuits"}, {"classification-code": "721.3", "classification-description": "Computer Circuits"}, {"classification-code": "722", "classification-description": "Computer Hardware"}, {"classification-code": "723", "classification-description": "Computer Software, Data Handling and Applications"}]}, {"@type": "FLXCLASS", "classification": {"classification-code": "902", "classification-description": "FLUIDEX; Related Topics"}}, {"@type": "SUBJABBR", "classification": "COMP"}]}}}, "item-info": {"copyright": {"$": "Copyright 2016 Elsevier B.V., All rights reserved.", "@type": "Elsevier"}, "dbcollection": [{"$": "CPX"}, {"$": "SCOPUS"}, {"$": "Scopusbase"}], "history": {"date-created": {"@day": "05", "@year": "2016", "@timestamp": "BST 13:36:44", "@month": "12"}}, "itemidlist": {"itemid": [{"$": "606190542", "@idtype": "PUI"}, {"$": "640304061", "@idtype": "CAR-ID"}, {"$": "20154001327005", "@idtype": "CPX"}, {"$": "84988273254", "@idtype": "SCP"}, {"$": "84988273254", "@idtype": "SGR"}], "ce:doi": "10.1109/ICAICT.2014.7035967"}}, "tail": {"bibliography": {"@refcount": "24", "reference": [{"ref-fulltext": "D.E. Knuth, The Art of Computer Programming. Sorting and Searching, vol. III. Addison-Wesley, 2011.", "@id": "1", "ref-info": {"ref-publicationyear": {"@first": "2011"}, "ref-title": {"ref-titletext": "The art of computer programming"}, "refd-itemidlist": {"itemid": {"$": "0003352252", "@idtype": "SGR"}}, "ref-volisspag": {"voliss": {"@volume": "3"}}, "ref-text": "Addison-Wesley", "ref-authors": {"author": [{"@seq": "1", "ce:initials": "D.E.", "@_fa": "true", "ce:surname": "Knuth", "ce:indexed-name": "Knuth D.E."}]}, "ref-sourcetitle": "Sorting and Searching"}}, {"ref-fulltext": "V. Sklyarov and I. Skliarova, Parallel Processing in FPGA-based Digital Circuits and Systems. TUT Press, Tallinn, 2013.", "@id": "2", "ref-info": {"ref-publicationyear": {"@first": "2013"}, "refd-itemidlist": {"itemid": {"$": "84885611286", "@idtype": "SGR"}}, "ref-text": "TUT Press, Tallinn", "ref-authors": {"author": [{"@seq": "1", "ce:initials": "V.", "@_fa": "true", "ce:surname": "Sklyarov", "ce:indexed-name": "Sklyarov V."}, {"@seq": "2", "ce:initials": "I.", "@_fa": "true", "ce:surname": "Skliarova", "ce:indexed-name": "Skliarova I."}]}, "ref-sourcetitle": "Parallel Processing in FPGA-based Digital Circuits and Systems"}}, {"ref-fulltext": "V. Sklyarov and I. Skliarova, \"Data Processing in FPGA-based Systems,\" Proc. 6thInt. Conf. on Application of Information and Communication Technologies - AICT'2012, Tbilisi, Georgia, October 2012, pp. 291-295.", "@id": "3", "ref-info": {"ref-publicationyear": {"@first": "2012"}, "ref-title": {"ref-titletext": "Data processing in FPGA-based systems"}, "refd-itemidlist": {"itemid": {"$": "84872863078", "@idtype": "SGR"}}, "ref-volisspag": {"pagerange": {"@first": "291", "@last": "295"}}, "ref-text": "Tbilisi, Georgia, October", "ref-authors": {"author": [{"@seq": "1", "ce:initials": "V.", "@_fa": "true", "ce:surname": "Sklyarov", "ce:indexed-name": "Sklyarov V."}, {"@seq": "2", "ce:initials": "I.", "@_fa": "true", "ce:surname": "Skliarova", "ce:indexed-name": "Skliarova I."}]}, "ref-sourcetitle": "Proc. 6thInt. Conf. on Application of Information and Communication Technologies - AICT'2012"}}, {"ref-fulltext": "V. Sklyarov and I. Skliarova, \"Fast Regular Circuits for Network-based Parallel Data Processing,\" Advances in Electrical and Computer Engineering, Vol. 13, no. 4, 2013, pp. 47-50.", "@id": "4", "ref-info": {"ref-publicationyear": {"@first": "2013"}, "ref-title": {"ref-titletext": "Fast regular circuits for network-based parallel data processing"}, "refd-itemidlist": {"itemid": {"$": "84890199222", "@idtype": "SGR"}}, "ref-volisspag": {"voliss": {"@volume": "13", "@issue": "4"}, "pagerange": {"@first": "47", "@last": "50"}}, "ref-authors": {"author": [{"@seq": "1", "ce:initials": "V.", "@_fa": "true", "ce:surname": "Sklyarov", "ce:indexed-name": "Sklyarov V."}, {"@seq": "2", "ce:initials": "I.", "@_fa": "true", "ce:surname": "Skliarova", "ce:indexed-name": "Skliarova I."}]}, "ref-sourcetitle": "Advances in Electrical and Computer Engineering"}}, {"ref-fulltext": "V. Sklyarov and I. Skliarova, \"High-performance implementation of regular and easily scalable sorting networks on an FPGA,\" Microprocessors and Microsystems, 2014, doi: http://dx.doi.org/10.1016/j.micpro.2014.03.003.", "@id": "5", "ref-info": {"ref-publicationyear": {"@first": "2014"}, "ref-website": {"ce:e-address": {"$": "http://dx.doi.org/10.1016/j.micpro.2014.03.003", "@type": "email"}}, "ref-title": {"ref-titletext": "High-performance implementation of regular and easily scalable sorting networks on an FPGA"}, "refd-itemidlist": {"itemid": {"$": "84903318125", "@idtype": "SGR"}}, "ref-authors": {"author": [{"@seq": "1", "ce:initials": "V.", "@_fa": "true", "ce:surname": "Sklyarov", "ce:indexed-name": "Sklyarov V."}, {"@seq": "2", "ce:initials": "I.", "@_fa": "true", "ce:surname": "Skliarova", "ce:indexed-name": "Skliarova I."}]}, "ref-sourcetitle": "Microprocessors and Microsystems"}}, {"ref-fulltext": "V. Sklyarov, I. Skliarova, A. Barkalov, and L. Titarenko, Synthesis and Optimization of FPGA-based Systems. Springer, 2014.", "@id": "6", "ref-info": {"ref-publicationyear": {"@first": "2014"}, "refd-itemidlist": {"itemid": {"$": "84903473660", "@idtype": "SGR"}}, "ref-text": "Springer", "ref-authors": {"author": [{"@seq": "1", "ce:initials": "V.", "@_fa": "true", "ce:surname": "Sklyarov", "ce:indexed-name": "Sklyarov V."}, {"@seq": "2", "ce:initials": "I.", "@_fa": "true", "ce:surname": "Skliarova", "ce:indexed-name": "Skliarova I."}, {"@seq": "3", "ce:initials": "A.", "@_fa": "true", "ce:surname": "Barkalov", "ce:indexed-name": "Barkalov A."}, {"@seq": "4", "ce:initials": "L.", "@_fa": "true", "ce:surname": "Titarenko", "ce:indexed-name": "Titarenko L."}]}, "ref-sourcetitle": "Synthesis and Optimization of FPGA-based Systems"}}, {"ref-fulltext": "P.P. Putnam, G. Zhang, and P.A. Wilsey, \"A comparison Study of Succinct Data Structures for Use in GWAS,\" BMC Bioinformatics, Vol. 14, art. 369, Dec. 2013, available at http://www.biomedcentral.com/1471-2105/14/369.", "@id": "7", "ref-info": {"ref-publicationyear": {"@first": "2013"}, "ref-website": {"ce:e-address": {"$": "http://www.biomedcentral.com/1471-2105/14/369", "@type": "email"}}, "ref-title": {"ref-titletext": "A comparison study of succinct data structures for use in GWAS"}, "refd-itemidlist": {"itemid": {"$": "84890495673", "@idtype": "SGR"}}, "ref-volisspag": {"voliss": {"@volume": "14"}}, "ref-text": "art. Dec.", "ref-authors": {"author": [{"@seq": "1", "ce:initials": "P.P.", "@_fa": "true", "ce:surname": "Putnam", "ce:indexed-name": "Putnam P.P."}, {"@seq": "2", "ce:initials": "G.", "@_fa": "true", "ce:surname": "Zhang", "ce:indexed-name": "Zhang G."}, {"@seq": "3", "ce:initials": "P.A.", "@_fa": "true", "ce:surname": "Wilsey", "ce:indexed-name": "Wilsey P.A."}]}, "ref-sourcetitle": "BMC Bioinformatics"}}, {"ref-fulltext": "Dalke Scientific Software, LLC, \"Faster population counts,\" 2011, available at http://dalkescientific.com/writings/diary/archive/2011/11/02/faster-popcount-update.html.", "@id": "8", "ref-info": {"ref-publicationyear": {"@first": "2011"}, "ref-website": {"websitename": "Dalke Scientific Software, LLC", "ce:e-address": {"$": "http://dalkescientific.com/writings/diary/archive/2011/11/02/faster_popcount_update.html", "@type": "email"}}, "refd-itemidlist": {"itemid": {"$": "84988232471", "@idtype": "SGR"}}, "ref-text": "available at", "ref-sourcetitle": "Faster Population Counts"}}, {"ref-fulltext": "A. Zakrevskij, Y. Pottosin, and L. Cheremisiniva, Combinatorial Algorithms of Discrete Mathematics. TUT Press, 2008.", "@id": "9", "ref-info": {"ref-publicationyear": {"@first": "2008"}, "refd-itemidlist": {"itemid": {"$": "74349097269", "@idtype": "SGR"}}, "ref-text": "TUT Press", "ref-authors": {"author": [{"@seq": "1", "ce:initials": "A.", "@_fa": "true", "ce:surname": "Zakrevskij", "ce:indexed-name": "Zakrevskij A."}, {"@seq": "2", "ce:initials": "Y.", "@_fa": "true", "ce:surname": "Pottosin", "ce:indexed-name": "Pottosin Y."}, {"@seq": "3", "ce:initials": "L.", "@_fa": "true", "ce:surname": "Cheremisiniva", "ce:indexed-name": "Cheremisiniva L."}]}, "ref-sourcetitle": "Combinatorial Algorithms of Discrete Mathematics"}}, {"ref-fulltext": "V. Sklyarov and I. Skliarova, \"Digital Hamming weight and distance analyzers for binary vectors and matrices,\" Int. Journal of Innovative Computing, Information and Control, Vol. 9, no. 12, 2013, pp. 4825-4849.", "@id": "10", "ref-info": {"ref-publicationyear": {"@first": "2013"}, "ref-title": {"ref-titletext": "Digital hamming weight and distance analyzers for binary vectors and matrices"}, "refd-itemidlist": {"itemid": {"$": "84886425789", "@idtype": "SGR"}}, "ref-volisspag": {"voliss": {"@volume": "9", "@issue": "12"}, "pagerange": {"@first": "4825", "@last": "4849"}}, "ref-authors": {"author": [{"@seq": "1", "ce:initials": "V.", "@_fa": "true", "ce:surname": "Sklyarov", "ce:indexed-name": "Sklyarov V."}, {"@seq": "2", "ce:initials": "I.", "@_fa": "true", "ce:surname": "Skliarova", "ce:indexed-name": "Skliarova I."}]}, "ref-sourcetitle": "Int. Journal of Innovative Computing, Information and Control"}}, {"ref-fulltext": "V. Sklyarov and I. Skliarova, \"Hamming Weight Counters and Comparators based on Embedded DSP Blocks for Implementation in FPGA,\" Advances in Electrical and Computer Engineering, Vol. 14, no. 2, 2014, pp. 63-68.", "@id": "11", "ref-info": {"ref-publicationyear": {"@first": "2014"}, "ref-title": {"ref-titletext": "Hamming weight counters and comparators based on embedded DSP blocks for implementation in FPGA"}, "refd-itemidlist": {"itemid": {"$": "84901843912", "@idtype": "SGR"}}, "ref-volisspag": {"voliss": {"@volume": "14", "@issue": "2"}, "pagerange": {"@first": "63", "@last": "68"}}, "ref-authors": {"author": [{"@seq": "1", "ce:initials": "V.", "@_fa": "true", "ce:surname": "Sklyarov", "ce:indexed-name": "Sklyarov V."}, {"@seq": "2", "ce:initials": "I.", "@_fa": "true", "ce:surname": "Skliarova", "ce:indexed-name": "Skliarova I."}]}, "ref-sourcetitle": "Advances in Electrical and Computer Engineering"}}, {"ref-fulltext": "B. Parhami, \"Efficient Hamming weight comparators for binary vectors based on accumulative and up/down parallel counters,\" IEEE Transactions on Circuits and Systems II: Express Briefs, Vol. 56, no. 2, 2009, pp. 167-171.", "@id": "12", "ref-info": {"ref-publicationyear": {"@first": "2009"}, "ref-title": {"ref-titletext": "Efficient hamming weight comparators for binary vectors based on accumulative and up/down parallel counters"}, "refd-itemidlist": {"itemid": {"$": "62749097256", "@idtype": "SGR"}}, "ref-volisspag": {"voliss": {"@volume": "56", "@issue": "2"}, "pagerange": {"@first": "167", "@last": "171"}}, "ref-authors": {"author": [{"@seq": "1", "ce:initials": "B.", "@_fa": "true", "ce:surname": "Parhami", "ce:indexed-name": "Parhami B."}]}, "ref-sourcetitle": "IEEE Transactions on Circuits and Systems II: Express Briefs"}}, {"ref-fulltext": "V. Sklyarov and I. Skliarova, \"Design and implementation of counting networks,\" Computing, 2013, doi: http://dx.doi.org/10.1007/s00607-013-0360-y.", "@id": "13", "ref-info": {"ref-publicationyear": {"@first": "2013"}, "ref-website": {"ce:e-address": {"$": "http://dx.doi.org/10.1007/s00607-013-0360-y", "@type": "email"}}, "ref-title": {"ref-titletext": "Design and implementation of counting networks"}, "refd-itemidlist": {"itemid": {"$": "84929321472", "@idtype": "SGR"}}, "ref-authors": {"author": [{"@seq": "1", "ce:initials": "V.", "@_fa": "true", "ce:surname": "Sklyarov", "ce:indexed-name": "Sklyarov V."}, {"@seq": "2", "ce:initials": "I.", "@_fa": "true", "ce:surname": "Skliarova", "ce:indexed-name": "Skliarova I."}]}, "ref-sourcetitle": "Computing"}}, {"ref-fulltext": "Xilinx, Inc. Zynq-7000 All Programmable SoC Technical Reference Manual, 2014, available at: http://www.xilinx.com/support/documentation/user-guides/ug585-Zynq-7000-TRM.pdf.", "@id": "14", "ref-info": {"ref-publicationyear": {"@first": "2014"}, "ref-website": {"websitename": "Xilinx, Inc.", "ce:e-address": {"$": "http://www.xilinx.com/support/documentation/user_guides/ug585-Zynq-7000-TRM.pdf", "@type": "email"}}, "refd-itemidlist": {"itemid": {"$": "84906684989", "@idtype": "SGR"}}, "ref-text": "available at", "ref-sourcetitle": "Zynq-7000 all Programmable SoC Technical Reference Manual"}}, {"ref-fulltext": "J. Cong, B. Liu, S. Neuendorffer, J. Noguera, K. Vissers, and Z. Zhang, \"High-Level Synthesis for FPGAs: From Prototyping to Deployment,\" IEEE Trans. Computer-aided Design of Integrated Circuits and Syst., Vol. 30, no. 4, 2011, pp. 473-791.", "@id": "15", "ref-info": {"ref-publicationyear": {"@first": "2011"}, "ref-title": {"ref-titletext": "High-level synthesis for FPGAS: From prototyping to deployment"}, "refd-itemidlist": {"itemid": {"$": "79953076698", "@idtype": "SGR"}}, "ref-volisspag": {"voliss": {"@volume": "30", "@issue": "4"}, "pagerange": {"@first": "473", "@last": "791"}}, "ref-authors": {"author": [{"@seq": "1", "ce:initials": "J.", "@_fa": "true", "ce:surname": "Cong", "ce:indexed-name": "Cong J."}, {"@seq": "2", "ce:initials": "B.", "@_fa": "true", "ce:surname": "Liu", "ce:indexed-name": "Liu B."}, {"@seq": "3", "ce:initials": "S.", "@_fa": "true", "ce:surname": "Neuendorffer", "ce:indexed-name": "Neuendorffer S."}, {"@seq": "4", "ce:initials": "J.", "@_fa": "true", "ce:surname": "Noguera", "ce:indexed-name": "Noguera J."}, {"@seq": "5", "ce:initials": "K.", "@_fa": "true", "ce:surname": "Vissers", "ce:indexed-name": "Vissers K."}, {"@seq": "6", "ce:initials": "Z.", "@_fa": "true", "ce:surname": "Zhang", "ce:indexed-name": "Zhang Z."}]}, "ref-sourcetitle": "IEEE Trans. Computer-aided Design of Integrated Circuits and Syst."}}, {"ref-fulltext": "P. Coussy, D.D. Gajski, M. Meredith, and A. Takach, \"An Introduction to High Level Synthesis,\" IEEE Design & Test of Computers, Vol. 11, no. 4, 2009, pp. 8-17.", "@id": "16", "ref-info": {"ref-publicationyear": {"@first": "2009"}, "ref-title": {"ref-titletext": "An introduction to high level synthesis"}, "refd-itemidlist": {"itemid": {"$": "69949114796", "@idtype": "SGR"}}, "ref-volisspag": {"voliss": {"@volume": "11", "@issue": "4"}, "pagerange": {"@first": "8", "@last": "17"}}, "ref-authors": {"author": [{"@seq": "1", "ce:initials": "P.", "@_fa": "true", "ce:surname": "Coussy", "ce:indexed-name": "Coussy P."}, {"@seq": "2", "ce:initials": "D.D.", "@_fa": "true", "ce:surname": "Gajski", "ce:indexed-name": "Gajski D.D."}, {"@seq": "3", "ce:initials": "M.", "@_fa": "true", "ce:surname": "Meredith", "ce:indexed-name": "Meredith M."}, {"@seq": "4", "ce:initials": "A.", "@_fa": "true", "ce:surname": "Takach", "ce:indexed-name": "Takach A."}]}, "ref-sourcetitle": "IEEE Design & Test of Computers"}}, {"ref-fulltext": "P. Coussy and A. Moraweic, Eds. High-Level Synthesis: from Algorithm to Digital Circuit. Springer 2010.", "@id": "17", "ref-info": {"ref-publicationyear": {"@first": "2010"}, "refd-itemidlist": {"itemid": {"$": "84892295477", "@idtype": "SGR"}}, "ref-text": "Springer", "ref-authors": {"author": [{"@seq": "1", "ce:initials": "P.", "@_fa": "true", "ce:surname": "Coussy", "ce:indexed-name": "Coussy P."}, {"@seq": "2", "ce:initials": "A.", "@_fa": "true", "ce:surname": "Moraweic", "ce:indexed-name": "Moraweic A."}]}, "ref-sourcetitle": "High-Level Synthesis: From Algorithm to Digital Circuit"}}, {"ref-fulltext": "V. Sklyarov, I. Skliarova, J. Silva, A. Rjabov, A. Sudnitson, and C. Cardoso, Hardware/Software Co-design for Programmable Systems-on-Chip. TUT Press, 2014.", "@id": "18", "ref-info": {"ref-publicationyear": {"@first": "2014"}, "refd-itemidlist": {"itemid": {"$": "84908687950", "@idtype": "SGR"}}, "ref-text": "TUT Press", "ref-authors": {"author": [{"@seq": "1", "ce:initials": "V.", "@_fa": "true", "ce:surname": "Sklyarov", "ce:indexed-name": "Sklyarov V."}, {"@seq": "2", "ce:initials": "I.", "@_fa": "true", "ce:surname": "Skliarova", "ce:indexed-name": "Skliarova I."}, {"@seq": "3", "ce:initials": "J.", "@_fa": "true", "ce:surname": "Silva", "ce:indexed-name": "Silva J."}, {"@seq": "4", "ce:initials": "A.", "@_fa": "true", "ce:surname": "Rjabov", "ce:indexed-name": "Rjabov A."}, {"@seq": "5", "ce:initials": "A.", "@_fa": "true", "ce:surname": "Sudnitson", "ce:indexed-name": "Sudnitson A."}, {"@seq": "6", "ce:initials": "C.", "@_fa": "true", "ce:surname": "Cardoso", "ce:indexed-name": "Cardoso C."}]}, "ref-sourcetitle": "Hardware/Software Co-design for Programmable Systems-on-Chip"}}, {"ref-fulltext": "V. Sklyarov, I. Skliarova, J. Silva, and A. Sudnitson, \"Design Space Exploration in Multi-level Computing Systems,\" Proc. Int. Conf. on Computer Systems and Technologies-CompSysTech'14, Ruse, Bulgaria, June, 2014.", "@id": "19", "ref-info": {"ref-publicationyear": {"@first": "2014"}, "ref-title": {"ref-titletext": "Design space exploration in multi-level computing systems"}, "refd-itemidlist": {"itemid": {"$": "84908701584", "@idtype": "SGR"}}, "ref-text": "Ruse, Bulgaria, June", "ref-authors": {"author": [{"@seq": "1", "ce:initials": "V.", "@_fa": "true", "ce:surname": "Sklyarov", "ce:indexed-name": "Sklyarov V."}, {"@seq": "2", "ce:initials": "I.", "@_fa": "true", "ce:surname": "Skliarova", "ce:indexed-name": "Skliarova I."}, {"@seq": "3", "ce:initials": "J.", "@_fa": "true", "ce:surname": "Silva", "ce:indexed-name": "Silva J."}, {"@seq": "4", "ce:initials": "A.", "@_fa": "true", "ce:surname": "Sudnitson", "ce:indexed-name": "Sudnitson A."}]}, "ref-sourcetitle": "Proc. Int. Conf. on Computer Systems and Technologies-CompSysTech'14"}}, {"ref-fulltext": "Avnet, Inc., ZedBoard (Zynq\u2122 Evaluation and Development) Hardware User's Guide, Version 2.2, 2014, available at: http://www.zedboard.org/sites/default/files/documentations/ZedBoard-HW-UG-v2-2.pdf.", "@id": "20", "ref-info": {"ref-publicationyear": {"@first": "2014"}, "ref-website": {"websitename": "Avnet, Inc., ZedBoard", "ce:e-address": {"$": "http://www.zedboard.org/sites/default/files/documentations/ZedBoard_HW_UG_v2_2.pdf", "@type": "email"}}, "refd-itemidlist": {"itemid": {"$": "84936941768", "@idtype": "SGR"}}, "ref-text": "available at", "ref-sourcetitle": "(Zynq\u2122 Evaluation and Development) Hardware User's Guide, Version 2.2"}}, {"ref-fulltext": "Digilent, Inc., ZyBo Reference Manual, 2014, available at: http://digilentinc.com/Data/Products/ZYBO/ZYBO-RM-B-V6.pdf.", "@id": "21", "ref-info": {"ref-publicationyear": {"@first": "2014"}, "ref-website": {"websitename": "Digilent, Inc.", "ce:e-address": {"$": "http://digilentinc.com/Data/Products/ZYBO/ZYBO_RM_B_V6.pdf", "@type": "email"}}, "refd-itemidlist": {"itemid": {"$": "84908695399", "@idtype": "SGR"}}, "ref-text": "available at", "ref-sourcetitle": "ZyBo Reference Manual"}}, {"ref-fulltext": "S.E. Anderson, \"Counting bits set, in parallel,\" available at: http://graphics.stanford.edu/~seander/bithacks.html#CountBitsSetParallel.", "@id": "22", "ref-info": {"ref-website": {"ce:e-address": {"$": "http://graphics.stanford.edu/~seander/bithacks.html#CountBitsSetParallel", "@type": "email"}}, "refd-itemidlist": {"itemid": {"$": "84901841271", "@idtype": "SGR"}}, "ref-text": "available at", "ref-authors": {"author": [{"@seq": "1", "ce:initials": "S.E.", "@_fa": "true", "ce:surname": "Anderson", "ce:indexed-name": "Anderson S.E."}]}, "ref-sourcetitle": "Counting Bits Set, in Parallel"}}, {"ref-fulltext": "V. Sklyarov and I. Skliarova, \"Hardware Implementations of Software Programs Based on HFSM Models,\" Computers & Electrical Engineering, Vol. 39, no. 7, 2013, p. 2145-2160.", "@id": "23", "ref-info": {"ref-publicationyear": {"@first": "2013"}, "ref-title": {"ref-titletext": "Hardware implementations of software programs based on HFSM models"}, "refd-itemidlist": {"itemid": {"$": "84885601459", "@idtype": "SGR"}}, "ref-volisspag": {"voliss": {"@volume": "39", "@issue": "7"}, "pagerange": {"@first": "2145", "@last": "2160"}}, "ref-authors": {"author": [{"@seq": "1", "ce:initials": "V.", "@_fa": "true", "ce:surname": "Sklyarov", "ce:indexed-name": "Sklyarov V."}, {"@seq": "2", "ce:initials": "I.", "@_fa": "true", "ce:surname": "Skliarova", "ce:indexed-name": "Skliarova I."}]}, "ref-sourcetitle": "Computers & Electrical Engineering"}}, {"ref-fulltext": "V. Sklyarov, I. Skliarova, A. Rjabov, and A. Sudnitson, \"Fast Matrix Covering in All Programmable Systems-on-Chip,\" Electronics and Electrical Engineering, Vol. 20, no. 5, 2014.", "@id": "24", "ref-info": {"ref-publicationyear": {"@first": "2014"}, "ref-title": {"ref-titletext": "Fast matrix covering in all programmable systems-on-chip"}, "refd-itemidlist": {"itemid": {"$": "84901019834", "@idtype": "SGR"}}, "ref-volisspag": {"voliss": {"@volume": "20", "@issue": "5"}}, "ref-authors": {"author": [{"@seq": "1", "ce:initials": "V.", "@_fa": "true", "ce:surname": "Sklyarov", "ce:indexed-name": "Sklyarov V."}, {"@seq": "2", "ce:initials": "I.", "@_fa": "true", "ce:surname": "Skliarova", "ce:indexed-name": "Skliarova I."}, {"@seq": "3", "ce:initials": "A.", "@_fa": "true", "ce:surname": "Rjabov", "ce:indexed-name": "Rjabov A."}, {"@seq": "4", "ce:initials": "A.", "@_fa": "true", "ce:surname": "Sudnitson", "ce:indexed-name": "Sudnitson A."}]}, "ref-sourcetitle": "Electronics and Electrical Engineering"}}]}}}}, "affiliation": {"affiliation-city": "Aveiro", "@id": "60079336", "affilname": "Instituto de Engenharia Electr\u00f3nica e Telem\u00e1tica de Aveiro", "@href": "https://api.elsevier.com/content/affiliation/affiliation_id/60079336", "affiliation-country": "Portugal"}, "coredata": {"srctype": "p", "eid": "2-s2.0-84988273254", "dc:description": "Information processing is a very broad area in which many problems are computationally intensive and thus, they require parallelization and acceleration based on new technologies. The Xilinx Zynq-7000 all programmable system-on-chip can be seen as a very adequate platform permitting application-specific software and problem-targeted hardware to be coupled on a single configurable microchip. The tutorial is dedicated to multi-level software/hardware co-design techniques and system architectures that combine general-purpose computers, multi-core application-specific processing, and accelerators in reconfigurable hardware with emphasis on broad parallelism. Four projects from the scope of data processing, application informatics, parallel algorithms (mapped to hardware), and combinatorial search are briefly characterized and will be demonstrated in fully implemented and ready to test projects that include software and reconfigurable hardware linked with on-chip high-performance interfaces. Particular design examples, potential practical applications, experiments and comparisons will be demonstrated.", "prism:coverDate": "2014-01-01", "prism:aggregationType": "Conference Proceeding", "prism:url": "https://api.elsevier.com/content/abstract/scopus_id/84988273254", "subtypeDescription": "Conference Paper", "dc:creator": {"author": [{"ce:given-name": "Valery", "preferred-name": {"ce:given-name": "Valery", "ce:initials": "V.", "ce:surname": "Sklyarov", "ce:indexed-name": "Sklyarov V."}, "@seq": "1", "ce:initials": "V.", "@_fa": "true", "affiliation": {"@id": "60079336", "@href": "https://api.elsevier.com/content/affiliation/affiliation_id/60079336"}, "ce:surname": "Sklyarov", "@auid": "7003643784", "author-url": "https://api.elsevier.com/content/author/author_id/7003643784", "ce:indexed-name": "Sklyarov V."}]}, "link": [{"@_fa": "true", "@rel": "self", "@href": "https://api.elsevier.com/content/abstract/scopus_id/84988273254"}, {"@_fa": "true", "@rel": "scopus", "@href": "https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b&scp=84988273254&origin=inward"}, {"@_fa": "true", "@rel": "scopus-citedby", "@href": "https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b&scp=84988273254&origin=inward"}], "prism:isbn": "9781479941209", "prism:publicationName": "8th IEEE International Conference on Application of Information and Communication Technologies, AICT 2014 - Conference Proceedings", "source-id": "21100780007", "citedby-count": "1", "subtype": "cp", "dc:title": "Programmable systems-on-chip for information processing", "openaccess": "0", "openaccessFlag": "false", "prism:doi": "10.1109/ICAICT.2014.7035967", "article-number": "7035967", "dc:identifier": "SCOPUS_ID:84988273254", "dc:publisher": "Institute of Electrical and Electronics Engineers Inc."}, "idxterms": {"mainterm": [{"$": "Application specific", "@weight": "b", "@candidate": "n"}, {"$": "Combinatorial search", "@weight": "b", "@candidate": "n"}, {"$": "High performance computing", "@weight": "b", "@candidate": "n"}, {"$": "Parallelism", "@weight": "b", "@candidate": "n"}, {"$": "Programmable system on chips", "@weight": "b", "@candidate": "n"}, {"$": "Programmable systems", "@weight": "b", "@candidate": "n"}, {"$": "Software/hardware co designs", "@weight": "b", "@candidate": "n"}, {"$": "System architectures", "@weight": "b", "@candidate": "n"}]}, "language": {"@xml:lang": "eng"}, "authkeywords": {"author-keyword": [{"@_fa": "true", "$": "High-performance computing"}, {"@_fa": "true", "$": "Information processing"}, {"@_fa": "true", "$": "Parallelism"}, {"@_fa": "true", "$": "Programmable systems-on-chip"}]}, "subject-areas": {"subject-area": [{"@_fa": "true", "$": "Computer Science Applications", "@code": "1706", "@abbrev": "COMP"}, {"@_fa": "true", "$": "Information Systems", "@code": "1710", "@abbrev": "COMP"}, {"@_fa": "true", "$": "Computer Networks and Communications", "@code": "1705", "@abbrev": "COMP"}]}, "authors": {"author": [{"ce:given-name": "Valery", "preferred-name": {"ce:given-name": "Valery", "ce:initials": "V.", "ce:surname": "Sklyarov", "ce:indexed-name": "Sklyarov V."}, "@seq": "1", "ce:initials": "V.", "@_fa": "true", "affiliation": {"@id": "60079336", "@href": "https://api.elsevier.com/content/affiliation/affiliation_id/60079336"}, "ce:surname": "Sklyarov", "@auid": "7003643784", "author-url": "https://api.elsevier.com/content/author/author_id/7003643784", "ce:indexed-name": "Sklyarov V."}, {"ce:given-name": "Iouliia", "preferred-name": {"ce:given-name": "Iouliia", "ce:initials": "I.", "ce:surname": "Skliarova", "ce:indexed-name": "Skliarova I."}, "@seq": "2", "ce:initials": "I.", "@_fa": "true", "affiliation": {"@id": "60079336", "@href": "https://api.elsevier.com/content/affiliation/affiliation_id/60079336"}, "ce:surname": "Skliarova", "@auid": "6602800488", "author-url": "https://api.elsevier.com/content/author/author_id/6602800488", "ce:indexed-name": "Skliarova I."}]}}