module wideexpr_00838(ctrl, u0, u1, u2, u3, u4, u5, u6, u7, s0, s1, s2, s3, s4, s5, s6, s7, y);
  input [7:0] ctrl;
  input [0:0] u0;
  input [1:0] u1;
  input [2:0] u2;
  input [3:0] u3;
  input [4:0] u4;
  input [5:0] u5;
  input [6:0] u6;
  input [7:0] u7;
  input signed [0:0] s0;
  input signed [1:0] s1;
  input signed [2:0] s2;
  input signed [3:0] s3;
  input signed [4:0] s4;
  input signed [5:0] s5;
  input signed [6:0] s6;
  input signed [7:0] s7;
  output [127:0] y;
  wire [15:0] y0;
  wire [15:0] y1;
  wire [15:0] y2;
  wire [15:0] y3;
  wire [15:0] y4;
  wire [15:0] y5;
  wire [15:0] y6;
  wire [15:0] y7;
  assign y = {y0,y1,y2,y3,y4,y5,y6,y7};
  assign y0 = ((ctrl[0]?~|({$signed((ctrl[6]?(ctrl[6]?3'sb110:3'sb000):s5)),($signed((ctrl[1]?u6:u6)))>(s6),$signed(^((s7)<<<(u2))),{$signed(u4),((ctrl[6]?s1:u4))^((ctrl[5]?u5:s1)),s1}}):((u4)!=({~&(1'b0)}))-({1{($signed(s3))^~(((4'sb1100)<(s4))<(s4))}})))>>>(-($signed(3'b011)));
  assign y1 = (-(((ctrl[6]?(ctrl[3]?4'sb0111:+({{4{3'b000}}})):(s6)|(+($signed((5'sb01101)<<<(s5))))))<<(+(6'sb000110))))-((6'sb101110)|(s3));
  assign y2 = {((ctrl[1]?(3'b001)^(((ctrl[6]?+((s0)&($signed(s3))):{1{+((s4)>(5'b01110))}}))>>>(($signed(((ctrl[4]?s3:s0))>>(1'sb0)))^(((ctrl[5]?(s0)^(s7):3'sb101))<<<((s3)<((ctrl[5]?1'sb0:s3)))))):(((ctrl[6]?$signed((ctrl[0]?(5'sb11011)<(s2):{s2,4'sb0001,s7})):((s2)<(s0))<<(($signed(u7))^~((1'sb1)<<<(s1)))))<<((($signed(s0))<<<(+(s0)))<<<($signed(((u6)-(6'sb010101))^~($unsigned(2'sb11))))))&(({2{($signed((ctrl[0]?s1:5'sb00010)))>>>(((u6)>(u7))<<((1'sb0)<<(s6)))}})>>((ctrl[7]?+((ctrl[0]?(4'b0001)^(u0):{3{3'sb001}})):((-(u6))^(3'sb101))-((1'sb0)&($signed(1'sb1))))))))&((ctrl[3]?{$signed((ctrl[2]?({1{s6}})<<(2'sb10):s1))}:($signed(((((ctrl[4]?6'sb101001:s7))|((1'sb1)<<(5'b11001)))<<((ctrl[4]?(ctrl[0]?s3:s1):(s3)<<(u6))))<<($signed(($signed(s4))&(s1)))))>(~|(s2)))),6'sb011111};
  assign y3 = -($unsigned(1'sb1));
  assign y4 = {2{(s1)^~((ctrl[1]?-(({2{(1'sb1)<<<(s4)}})!=(($signed(4'b0101))!=((1'sb0)<<<(5'b00011)))):(ctrl[5]?(ctrl[3]?2'sb10:(ctrl[0]?(s7)<<<(s7):(2'sb10)>>>(4'sb1011))):2'sb00)))}};
  assign y5 = (|(1'sb0))<((({1{s0}})>>({(ctrl[2]?u6:6'b100010)}))>>(s7));
  assign y6 = {3{({4{{2'sb11}}})>>((s1)^~(3'b110))}};
  assign y7 = $signed((1'sb1)>>>(s1));
endmodule
