#-----------------------------------------------------------
# Vivado v2016.2 (64-bit)
# SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
# IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
# Start of session at: Thu Jul 08 22:22:18 2021
# Process ID: 10516
# Current directory: D:/Ray/Vivado/CPU54/CPU54.runs/synth_1
# Command line: vivado.exe -log cpu_onboard_test.vds -mode batch -messageDb vivado.pb -notrace -source cpu_onboard_test.tcl
# Log file: D:/Ray/Vivado/CPU54/CPU54.runs/synth_1/cpu_onboard_test.vds
# Journal file: D:/Ray/Vivado/CPU54/CPU54.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source cpu_onboard_test.tcl -notrace
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:arty-s7-25:part0:1.0 available at D:/Xilinx/Vivado/2016.2/data/boards/board_files/arty-s7-25/E.0/board.xml as part xc7s25csga324-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:arty-s7-50:part0:1.0 available at D:/Xilinx/Vivado/2016.2/data/boards/board_files/arty-s7-50/B.0/board.xml as part xc7s50csga324-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:cmod-s7-25:part0:1.0 available at D:/Xilinx/Vivado/2016.2/data/boards/board_files/cmod-s7-25/B.0/board.xml as part xc7s25csga225-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:cora-z7-07s:part0:1.0 available at D:/Xilinx/Vivado/2016.2/data/boards/board_files/cora-z7-07s/B.0/board.xml as part xc7z007sclg400-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:gzu_3eg:part0:1.0 available at D:/Xilinx/Vivado/2016.2/data/boards/board_files/genesys-zu-3eg/B.0/board.xml as part xczu3eg-sfvc784-1-e specified in board_part file is either invalid or not available
Command: synth_design -top cpu_onboard_test -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
WARNING: [filemgmt 56-147] Overwrite of existing file isn't enabled.  Please specify -force to overwrite file  [D:/Ray/Vivado/CPU54/CPU54.runs/synth_1/.Xil/Vivado-10516-RayBeast/imem/imem.dcp]
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 13852 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:08 . Memory (MB): peak = 331.434 ; gain = 124.355
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'cpu_onboard_test' [D:/Ray/Vivado/CPU54/CPU54.srcs/sources_1/new/cpu_onboard.v:4]
INFO: [Synth 8-638] synthesizing module 'divider' [D:/Ray/Vivado/CPU54/CPU54.srcs/sources_1/new/divider.v:3]
	Parameter num bound to: 100000 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'divider' (1#1) [D:/Ray/Vivado/CPU54/CPU54.srcs/sources_1/new/divider.v:3]
INFO: [Synth 8-638] synthesizing module 'divider__parameterized0' [D:/Ray/Vivado/CPU54/CPU54.srcs/sources_1/new/divider.v:3]
	Parameter num bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'divider__parameterized0' (1#1) [D:/Ray/Vivado/CPU54/CPU54.srcs/sources_1/new/divider.v:3]
INFO: [Synth 8-638] synthesizing module 'sccomp_dataflow2' [D:/Ray/Vivado/CPU54/CPU54.srcs/sources_1/new/sccomp_dataflow2.v:3]
INFO: [Synth 8-638] synthesizing module 'imem' [D:/Ray/Vivado/CPU54/CPU54.runs/synth_1/.Xil/Vivado-10516-RayBeast/realtime/imem_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'imem' (2#1) [D:/Ray/Vivado/CPU54/CPU54.runs/synth_1/.Xil/Vivado-10516-RayBeast/realtime/imem_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'cpu' [D:/Ray/Vivado/CPU54/CPU54.srcs/sources_1/new/cpu.v:8]
INFO: [Synth 8-638] synthesizing module 'CLZ' [D:/Ray/Vivado/CPU54/CPU54.srcs/sources_1/new/clz.v:3]
INFO: [Synth 8-256] done synthesizing module 'CLZ' (3#1) [D:/Ray/Vivado/CPU54/CPU54.srcs/sources_1/new/clz.v:3]
INFO: [Synth 8-638] synthesizing module 'MULT' [D:/Ray/Vivado/CPU54/CPU54.srcs/sources_1/new/mult.v:4]
INFO: [Synth 8-256] done synthesizing module 'MULT' (4#1) [D:/Ray/Vivado/CPU54/CPU54.srcs/sources_1/new/mult.v:4]
INFO: [Synth 8-638] synthesizing module 'MULTU' [D:/Ray/Vivado/CPU54/CPU54.srcs/sources_1/new/multu.v:4]
INFO: [Synth 8-256] done synthesizing module 'MULTU' (5#1) [D:/Ray/Vivado/CPU54/CPU54.srcs/sources_1/new/multu.v:4]
INFO: [Synth 8-638] synthesizing module 'ALU' [D:/Ray/Vivado/CPU54/CPU54.srcs/sources_1/new/alu.v:3]
INFO: [Synth 8-256] done synthesizing module 'ALU' (6#1) [D:/Ray/Vivado/CPU54/CPU54.srcs/sources_1/new/alu.v:3]
INFO: [Synth 8-638] synthesizing module 'DIV' [D:/Ray/Vivado/CPU54/CPU54.srcs/sources_1/new/div.v:3]
INFO: [Synth 8-256] done synthesizing module 'DIV' (7#1) [D:/Ray/Vivado/CPU54/CPU54.srcs/sources_1/new/div.v:3]
INFO: [Synth 8-638] synthesizing module 'DIVU' [D:/Ray/Vivado/CPU54/CPU54.srcs/sources_1/new/divu.v:3]
INFO: [Synth 8-256] done synthesizing module 'DIVU' (8#1) [D:/Ray/Vivado/CPU54/CPU54.srcs/sources_1/new/divu.v:3]
INFO: [Synth 8-638] synthesizing module 'control' [D:/Ray/Vivado/CPU54/CPU54.srcs/sources_1/new/control.v:3]
INFO: [Synth 8-256] done synthesizing module 'control' (9#1) [D:/Ray/Vivado/CPU54/CPU54.srcs/sources_1/new/control.v:3]
INFO: [Synth 8-638] synthesizing module 'regfile' [D:/Ray/Vivado/CPU54/CPU54.srcs/sources_1/new/regfile.v:3]
INFO: [Synth 8-256] done synthesizing module 'regfile' (10#1) [D:/Ray/Vivado/CPU54/CPU54.srcs/sources_1/new/regfile.v:3]
INFO: [Synth 8-638] synthesizing module 'CP0' [D:/Ray/Vivado/CPU54/CPU54.srcs/sources_1/new/cp0.v:3]
	Parameter istatus bound to: 5'b01100 
	Parameter icause bound to: 5'b01101 
	Parameter iepc bound to: 5'b01110 
	Parameter SYSCALL bound to: 5'b01000 
	Parameter BREAK bound to: 5'b01001 
	Parameter TEQ bound to: 5'b01101 
WARNING: [Synth 8-5788] Register cp0_reg_reg[31] in module CP0 is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/Ray/Vivado/CPU54/CPU54.srcs/sources_1/new/cp0.v:22]
WARNING: [Synth 8-5788] Register cp0_reg_reg[30] in module CP0 is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/Ray/Vivado/CPU54/CPU54.srcs/sources_1/new/cp0.v:22]
WARNING: [Synth 8-5788] Register cp0_reg_reg[29] in module CP0 is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/Ray/Vivado/CPU54/CPU54.srcs/sources_1/new/cp0.v:22]
WARNING: [Synth 8-5788] Register cp0_reg_reg[28] in module CP0 is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/Ray/Vivado/CPU54/CPU54.srcs/sources_1/new/cp0.v:22]
WARNING: [Synth 8-5788] Register cp0_reg_reg[27] in module CP0 is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/Ray/Vivado/CPU54/CPU54.srcs/sources_1/new/cp0.v:22]
WARNING: [Synth 8-5788] Register cp0_reg_reg[26] in module CP0 is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/Ray/Vivado/CPU54/CPU54.srcs/sources_1/new/cp0.v:22]
WARNING: [Synth 8-5788] Register cp0_reg_reg[25] in module CP0 is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/Ray/Vivado/CPU54/CPU54.srcs/sources_1/new/cp0.v:22]
WARNING: [Synth 8-5788] Register cp0_reg_reg[24] in module CP0 is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/Ray/Vivado/CPU54/CPU54.srcs/sources_1/new/cp0.v:22]
WARNING: [Synth 8-5788] Register cp0_reg_reg[23] in module CP0 is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/Ray/Vivado/CPU54/CPU54.srcs/sources_1/new/cp0.v:22]
WARNING: [Synth 8-5788] Register cp0_reg_reg[22] in module CP0 is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/Ray/Vivado/CPU54/CPU54.srcs/sources_1/new/cp0.v:22]
WARNING: [Synth 8-5788] Register cp0_reg_reg[21] in module CP0 is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/Ray/Vivado/CPU54/CPU54.srcs/sources_1/new/cp0.v:22]
WARNING: [Synth 8-5788] Register cp0_reg_reg[20] in module CP0 is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/Ray/Vivado/CPU54/CPU54.srcs/sources_1/new/cp0.v:22]
WARNING: [Synth 8-5788] Register cp0_reg_reg[19] in module CP0 is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/Ray/Vivado/CPU54/CPU54.srcs/sources_1/new/cp0.v:22]
WARNING: [Synth 8-5788] Register cp0_reg_reg[18] in module CP0 is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/Ray/Vivado/CPU54/CPU54.srcs/sources_1/new/cp0.v:22]
WARNING: [Synth 8-5788] Register cp0_reg_reg[17] in module CP0 is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/Ray/Vivado/CPU54/CPU54.srcs/sources_1/new/cp0.v:22]
WARNING: [Synth 8-5788] Register cp0_reg_reg[16] in module CP0 is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/Ray/Vivado/CPU54/CPU54.srcs/sources_1/new/cp0.v:22]
WARNING: [Synth 8-5788] Register cp0_reg_reg[15] in module CP0 is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/Ray/Vivado/CPU54/CPU54.srcs/sources_1/new/cp0.v:22]
WARNING: [Synth 8-5788] Register cp0_reg_reg[11] in module CP0 is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/Ray/Vivado/CPU54/CPU54.srcs/sources_1/new/cp0.v:22]
WARNING: [Synth 8-5788] Register cp0_reg_reg[10] in module CP0 is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/Ray/Vivado/CPU54/CPU54.srcs/sources_1/new/cp0.v:22]
WARNING: [Synth 8-5788] Register cp0_reg_reg[9] in module CP0 is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/Ray/Vivado/CPU54/CPU54.srcs/sources_1/new/cp0.v:22]
WARNING: [Synth 8-5788] Register cp0_reg_reg[8] in module CP0 is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/Ray/Vivado/CPU54/CPU54.srcs/sources_1/new/cp0.v:22]
WARNING: [Synth 8-5788] Register cp0_reg_reg[7] in module CP0 is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/Ray/Vivado/CPU54/CPU54.srcs/sources_1/new/cp0.v:22]
WARNING: [Synth 8-5788] Register cp0_reg_reg[6] in module CP0 is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/Ray/Vivado/CPU54/CPU54.srcs/sources_1/new/cp0.v:22]
WARNING: [Synth 8-5788] Register cp0_reg_reg[5] in module CP0 is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/Ray/Vivado/CPU54/CPU54.srcs/sources_1/new/cp0.v:22]
WARNING: [Synth 8-5788] Register cp0_reg_reg[4] in module CP0 is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/Ray/Vivado/CPU54/CPU54.srcs/sources_1/new/cp0.v:22]
WARNING: [Synth 8-5788] Register cp0_reg_reg[3] in module CP0 is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/Ray/Vivado/CPU54/CPU54.srcs/sources_1/new/cp0.v:22]
WARNING: [Synth 8-5788] Register cp0_reg_reg[2] in module CP0 is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/Ray/Vivado/CPU54/CPU54.srcs/sources_1/new/cp0.v:22]
WARNING: [Synth 8-5788] Register cp0_reg_reg[1] in module CP0 is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/Ray/Vivado/CPU54/CPU54.srcs/sources_1/new/cp0.v:22]
WARNING: [Synth 8-5788] Register cp0_reg_reg[0] in module CP0 is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/Ray/Vivado/CPU54/CPU54.srcs/sources_1/new/cp0.v:22]
INFO: [Synth 8-256] done synthesizing module 'CP0' (11#1) [D:/Ray/Vivado/CPU54/CPU54.srcs/sources_1/new/cp0.v:3]
INFO: [Synth 8-638] synthesizing module 'add' [D:/Ray/Vivado/CPU54/CPU54.srcs/sources_1/new/add.v:11]
INFO: [Synth 8-256] done synthesizing module 'add' (12#1) [D:/Ray/Vivado/CPU54/CPU54.srcs/sources_1/new/add.v:11]
INFO: [Synth 8-638] synthesizing module 'NPC' [D:/Ray/Vivado/CPU54/CPU54.srcs/sources_1/new/add.v:3]
INFO: [Synth 8-256] done synthesizing module 'NPC' (13#1) [D:/Ray/Vivado/CPU54/CPU54.srcs/sources_1/new/add.v:3]
INFO: [Synth 8-638] synthesizing module 'ext5' [D:/Ray/Vivado/CPU54/CPU54.srcs/sources_1/new/ext.v:3]
INFO: [Synth 8-256] done synthesizing module 'ext5' (14#1) [D:/Ray/Vivado/CPU54/CPU54.srcs/sources_1/new/ext.v:3]
INFO: [Synth 8-638] synthesizing module 'ext16' [D:/Ray/Vivado/CPU54/CPU54.srcs/sources_1/new/ext.v:10]
INFO: [Synth 8-256] done synthesizing module 'ext16' (15#1) [D:/Ray/Vivado/CPU54/CPU54.srcs/sources_1/new/ext.v:10]
INFO: [Synth 8-638] synthesizing module 'ext18' [D:/Ray/Vivado/CPU54/CPU54.srcs/sources_1/new/ext.v:18]
INFO: [Synth 8-256] done synthesizing module 'ext18' (16#1) [D:/Ray/Vivado/CPU54/CPU54.srcs/sources_1/new/ext.v:18]
INFO: [Synth 8-638] synthesizing module 'HILO' [D:/Ray/Vivado/CPU54/CPU54.srcs/sources_1/new/hilo.v:3]
INFO: [Synth 8-256] done synthesizing module 'HILO' (17#1) [D:/Ray/Vivado/CPU54/CPU54.srcs/sources_1/new/hilo.v:3]
INFO: [Synth 8-638] synthesizing module 'PC' [D:/Ray/Vivado/CPU54/CPU54.srcs/sources_1/new/pc.v:3]
INFO: [Synth 8-256] done synthesizing module 'PC' (18#1) [D:/Ray/Vivado/CPU54/CPU54.srcs/sources_1/new/pc.v:3]
INFO: [Synth 8-638] synthesizing module 'CNW' [D:/Ray/Vivado/CPU54/CPU54.srcs/sources_1/new/cnw.v:3]
INFO: [Synth 8-256] done synthesizing module 'CNW' (19#1) [D:/Ray/Vivado/CPU54/CPU54.srcs/sources_1/new/cnw.v:3]
INFO: [Synth 8-256] done synthesizing module 'cpu' (20#1) [D:/Ray/Vivado/CPU54/CPU54.srcs/sources_1/new/cpu.v:8]
INFO: [Synth 8-638] synthesizing module 'dmem' [D:/Ray/Vivado/CPU54/CPU54.srcs/sources_1/new/dmem.v:3]
INFO: [Synth 8-155] case statement is not full and has no default [D:/Ray/Vivado/CPU54/CPU54.srcs/sources_1/new/dmem.v:29]
INFO: [Synth 8-256] done synthesizing module 'dmem' (21#1) [D:/Ray/Vivado/CPU54/CPU54.srcs/sources_1/new/dmem.v:3]
INFO: [Synth 8-256] done synthesizing module 'sccomp_dataflow2' (22#1) [D:/Ray/Vivado/CPU54/CPU54.srcs/sources_1/new/sccomp_dataflow2.v:3]
WARNING: [Synth 8-387] label required on module instance [D:/Ray/Vivado/CPU54/CPU54.srcs/sources_1/new/cpu_onboard.v:21]
INFO: [Synth 8-638] synthesizing module 'seg7x16' [D:/Ray/Vivado/CPU54/CPU54.srcs/sources_1/new/seg7x16.v:24]
INFO: [Synth 8-155] case statement is not full and has no default [D:/Ray/Vivado/CPU54/CPU54.srcs/sources_1/new/seg7x16.v:87]
INFO: [Synth 8-256] done synthesizing module 'seg7x16' (23#1) [D:/Ray/Vivado/CPU54/CPU54.srcs/sources_1/new/seg7x16.v:24]
INFO: [Synth 8-256] done synthesizing module 'cpu_onboard_test' (24#1) [D:/Ray/Vivado/CPU54/CPU54.srcs/sources_1/new/cpu_onboard.v:4]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:14 ; elapsed = 00:00:17 . Memory (MB): peak = 648.469 ; gain = 441.391
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:16 ; elapsed = 00:00:19 . Memory (MB): peak = 648.469 ; gain = 441.391
---------------------------------------------------------------------------------
WARNING: [filemgmt 56-147] Overwrite of existing file isn't enabled.  Please specify -force to overwrite file  [D:/Ray/Vivado/CPU54/CPU54.runs/synth_1/.Xil/Vivado-10516-RayBeast/imem/imem.dcp]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'imem' instantiated as 'sccomp_dataflow_1/imem_1' [D:/Ray/Vivado/CPU54/CPU54.srcs/sources_1/new/sccomp_dataflow2.v:19]
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [D:/Ray/Vivado/CPU54/CPU54.runs/synth_1/.Xil/Vivado-10516-RayBeast/dcp/imem_in_context.xdc] for cell 'sccomp_dataflow_1/imem_1'
Finished Parsing XDC File [D:/Ray/Vivado/CPU54/CPU54.runs/synth_1/.Xil/Vivado-10516-RayBeast/dcp/imem_in_context.xdc] for cell 'sccomp_dataflow_1/imem_1'
Parsing XDC File [D:/Ray/Vivado/CPU54/CPU54.srcs/constrs_1/new/cpu_onboard_xdc.xdc]
WARNING: [Vivado 12-584] No ports matched 'sw[15]'. [D:/Ray/Vivado/CPU54/CPU54.srcs/constrs_1/new/cpu_onboard_xdc.xdc:23]
WARNING: [Vivado 12-584] No ports matched 'sw[14]'. [D:/Ray/Vivado/CPU54/CPU54.srcs/constrs_1/new/cpu_onboard_xdc.xdc:24]
WARNING: [Vivado 12-584] No ports matched 'sw[13]'. [D:/Ray/Vivado/CPU54/CPU54.srcs/constrs_1/new/cpu_onboard_xdc.xdc:25]
WARNING: [Vivado 12-584] No ports matched 'sw[12]'. [D:/Ray/Vivado/CPU54/CPU54.srcs/constrs_1/new/cpu_onboard_xdc.xdc:26]
WARNING: [Vivado 12-584] No ports matched 'sw[11]'. [D:/Ray/Vivado/CPU54/CPU54.srcs/constrs_1/new/cpu_onboard_xdc.xdc:27]
WARNING: [Vivado 12-584] No ports matched 'sw[10]'. [D:/Ray/Vivado/CPU54/CPU54.srcs/constrs_1/new/cpu_onboard_xdc.xdc:28]
WARNING: [Vivado 12-584] No ports matched 'sw[9]'. [D:/Ray/Vivado/CPU54/CPU54.srcs/constrs_1/new/cpu_onboard_xdc.xdc:29]
WARNING: [Vivado 12-584] No ports matched 'sw[8]'. [D:/Ray/Vivado/CPU54/CPU54.srcs/constrs_1/new/cpu_onboard_xdc.xdc:30]
WARNING: [Vivado 12-584] No ports matched 'sw[7]'. [D:/Ray/Vivado/CPU54/CPU54.srcs/constrs_1/new/cpu_onboard_xdc.xdc:31]
WARNING: [Vivado 12-584] No ports matched 'sw[6]'. [D:/Ray/Vivado/CPU54/CPU54.srcs/constrs_1/new/cpu_onboard_xdc.xdc:32]
WARNING: [Vivado 12-584] No ports matched 'sw[5]'. [D:/Ray/Vivado/CPU54/CPU54.srcs/constrs_1/new/cpu_onboard_xdc.xdc:33]
WARNING: [Vivado 12-584] No ports matched 'sw[4]'. [D:/Ray/Vivado/CPU54/CPU54.srcs/constrs_1/new/cpu_onboard_xdc.xdc:34]
WARNING: [Vivado 12-584] No ports matched 'sw[3]'. [D:/Ray/Vivado/CPU54/CPU54.srcs/constrs_1/new/cpu_onboard_xdc.xdc:35]
WARNING: [Vivado 12-584] No ports matched 'sw[2]'. [D:/Ray/Vivado/CPU54/CPU54.srcs/constrs_1/new/cpu_onboard_xdc.xdc:36]
WARNING: [Vivado 12-584] No ports matched 'sw[1]'. [D:/Ray/Vivado/CPU54/CPU54.srcs/constrs_1/new/cpu_onboard_xdc.xdc:37]
WARNING: [Vivado 12-584] No ports matched 'sw[0]'. [D:/Ray/Vivado/CPU54/CPU54.srcs/constrs_1/new/cpu_onboard_xdc.xdc:38]
WARNING: [Vivado 12-584] No ports matched 'sw[15]'. [D:/Ray/Vivado/CPU54/CPU54.srcs/constrs_1/new/cpu_onboard_xdc.xdc:40]
WARNING: [Vivado 12-584] No ports matched 'sw[14]'. [D:/Ray/Vivado/CPU54/CPU54.srcs/constrs_1/new/cpu_onboard_xdc.xdc:41]
WARNING: [Vivado 12-584] No ports matched 'sw[13]'. [D:/Ray/Vivado/CPU54/CPU54.srcs/constrs_1/new/cpu_onboard_xdc.xdc:42]
WARNING: [Vivado 12-584] No ports matched 'sw[12]'. [D:/Ray/Vivado/CPU54/CPU54.srcs/constrs_1/new/cpu_onboard_xdc.xdc:43]
WARNING: [Vivado 12-584] No ports matched 'sw[11]'. [D:/Ray/Vivado/CPU54/CPU54.srcs/constrs_1/new/cpu_onboard_xdc.xdc:44]
WARNING: [Vivado 12-584] No ports matched 'sw[10]'. [D:/Ray/Vivado/CPU54/CPU54.srcs/constrs_1/new/cpu_onboard_xdc.xdc:45]
WARNING: [Vivado 12-584] No ports matched 'sw[9]'. [D:/Ray/Vivado/CPU54/CPU54.srcs/constrs_1/new/cpu_onboard_xdc.xdc:46]
WARNING: [Vivado 12-584] No ports matched 'sw[8]'. [D:/Ray/Vivado/CPU54/CPU54.srcs/constrs_1/new/cpu_onboard_xdc.xdc:47]
WARNING: [Vivado 12-584] No ports matched 'sw[7]'. [D:/Ray/Vivado/CPU54/CPU54.srcs/constrs_1/new/cpu_onboard_xdc.xdc:48]
WARNING: [Vivado 12-584] No ports matched 'sw[6]'. [D:/Ray/Vivado/CPU54/CPU54.srcs/constrs_1/new/cpu_onboard_xdc.xdc:49]
WARNING: [Vivado 12-584] No ports matched 'sw[5]'. [D:/Ray/Vivado/CPU54/CPU54.srcs/constrs_1/new/cpu_onboard_xdc.xdc:50]
WARNING: [Vivado 12-584] No ports matched 'sw[4]'. [D:/Ray/Vivado/CPU54/CPU54.srcs/constrs_1/new/cpu_onboard_xdc.xdc:51]
WARNING: [Vivado 12-584] No ports matched 'sw[3]'. [D:/Ray/Vivado/CPU54/CPU54.srcs/constrs_1/new/cpu_onboard_xdc.xdc:52]
WARNING: [Vivado 12-584] No ports matched 'sw[2]'. [D:/Ray/Vivado/CPU54/CPU54.srcs/constrs_1/new/cpu_onboard_xdc.xdc:53]
WARNING: [Vivado 12-584] No ports matched 'sw[1]'. [D:/Ray/Vivado/CPU54/CPU54.srcs/constrs_1/new/cpu_onboard_xdc.xdc:54]
WARNING: [Vivado 12-584] No ports matched 'sw[0]'. [D:/Ray/Vivado/CPU54/CPU54.srcs/constrs_1/new/cpu_onboard_xdc.xdc:55]
Finished Parsing XDC File [D:/Ray/Vivado/CPU54/CPU54.srcs/constrs_1/new/cpu_onboard_xdc.xdc]
WARNING: [Project 1-498] One or more constraints failed evaluation while reading constraint file [D:/Ray/Vivado/CPU54/CPU54.srcs/constrs_1/new/cpu_onboard_xdc.xdc] and the design contains unresolved black boxes. These constraints will be read post-synthesis (as long as their source constraint file is marked as used_in_implementation) and should be applied correctly then. You should review the constraints listed in the file [.Xil/cpu_onboard_test_propImpl.xdc] and check the run log file to verify that these constraints were correctly applied.
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/Ray/Vivado/CPU54/CPU54.srcs/constrs_1/new/cpu_onboard_xdc.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/cpu_onboard_test_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/cpu_onboard_test_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [D:/Ray/Vivado/CPU54/CPU54.srcs/constrs_1/new/cpu_onboard_test_xdc.xdc]
WARNING: [Constraints 18-619] A clock with name 'clk_pin' already exists, overwriting the previous clock with the same name. [D:/Ray/Vivado/CPU54/CPU54.srcs/constrs_1/new/cpu_onboard_test_xdc.xdc:48]
Finished Parsing XDC File [D:/Ray/Vivado/CPU54/CPU54.srcs/constrs_1/new/cpu_onboard_test_xdc.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/Ray/Vivado/CPU54/CPU54.srcs/constrs_1/new/cpu_onboard_test_xdc.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/cpu_onboard_test_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/cpu_onboard_test_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.057 . Memory (MB): peak = 1032.480 ; gain = 0.000
WARNING: [filemgmt 56-147] Overwrite of existing file isn't enabled.  Please specify -force to overwrite file  [D:/Ray/Vivado/CPU54/CPU54.runs/synth_1/.Xil/Vivado-10516-RayBeast/imem/imem.dcp]
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:34 ; elapsed = 00:00:39 . Memory (MB): peak = 1032.480 ; gain = 825.402
---------------------------------------------------------------------------------
INFO: [Synth 8-5580] Multithreading enabled for synth_design using a maximum of 2 processes.
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:34 ; elapsed = 00:00:39 . Memory (MB): peak = 1032.480 ; gain = 825.402
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:35 ; elapsed = 00:00:39 . Memory (MB): peak = 1032.480 ; gain = 825.402
---------------------------------------------------------------------------------
INFO: Vivado Synthesis caught shared memory exception '系统找不到指定的文件。'. Continuing without using shared memory (or continuing without helper parallel flow)
INFO: [Synth 8-5545] ROM "O_CLK" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "i" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "O_CLK" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "i" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [D:/Ray/Vivado/CPU54/CPU54.srcs/sources_1/new/alu.v:14]
INFO: [Synth 8-5545] ROM "zero" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "count" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "srt" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "busy" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "count" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "srt" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "srt" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "array_reg_reg[31]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "array_reg_reg[30]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "array_reg_reg[29]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "array_reg_reg[28]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "array_reg_reg[27]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "array_reg_reg[26]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "array_reg_reg[25]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "array_reg_reg[24]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "array_reg_reg[23]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "array_reg_reg[22]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "array_reg_reg[21]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "array_reg_reg[20]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "array_reg_reg[19]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "array_reg_reg[18]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "array_reg_reg[17]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "array_reg_reg[16]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "array_reg_reg[15]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "array_reg_reg[14]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "array_reg_reg[13]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "array_reg_reg[12]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "array_reg_reg[11]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "array_reg_reg[10]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "array_reg_reg[9]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "array_reg_reg[8]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "array_reg_reg[7]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "array_reg_reg[6]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "array_reg_reg[5]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "array_reg_reg[4]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "array_reg_reg[3]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "array_reg_reg[2]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "array_reg_reg[1]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "array_reg_reg[0]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "cp0_reg_reg[31]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "cp0_reg_reg[30]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "cp0_reg_reg[29]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "cp0_reg_reg[28]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "cp0_reg_reg[27]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "cp0_reg_reg[26]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "cp0_reg_reg[25]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "cp0_reg_reg[24]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "cp0_reg_reg[23]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "cp0_reg_reg[22]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "cp0_reg_reg[21]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "cp0_reg_reg[20]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "cp0_reg_reg[19]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "cp0_reg_reg[18]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "cp0_reg_reg[17]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "cp0_reg_reg[16]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "cp0_reg_reg[15]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "cp0_reg_reg[14]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "cp0_reg_reg[13]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "cp0_reg_reg[12]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "cp0_reg_reg[11]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "cp0_reg_reg[10]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "cp0_reg_reg[9]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "cp0_reg_reg[8]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "cp0_reg_reg[7]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "cp0_reg_reg[6]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "cp0_reg_reg[5]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "cp0_reg_reg[4]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "cp0_reg_reg[3]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "cp0_reg_reg[2]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "cp0_reg_reg[1]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "cp0_reg_reg[0]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "memory_reg[551]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "memory_reg[551]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "memory_reg[551]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "memory_reg[550]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "memory_reg[550]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "memory_reg[550]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "memory_reg[549]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "memory_reg[549]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "memory_reg[549]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "memory_reg[548]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "memory_reg[548]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "memory_reg[548]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "memory_reg[547]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "memory_reg[547]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "memory_reg[547]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "memory_reg[546]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "memory_reg[546]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "memory_reg[546]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "memory_reg[545]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "memory_reg[545]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "memory_reg[545]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "memory_reg[544]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "memory_reg[544]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "memory_reg[544]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "memory_reg[543]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "memory_reg[543]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "memory_reg[543]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "memory_reg[542]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "memory_reg[542]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "memory_reg[542]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "memory_reg[541]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "memory_reg[541]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "memory_reg[541]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "memory_reg[540]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "memory_reg[540]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "memory_reg[540]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "memory_reg[539]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "memory_reg[539]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "memory_reg[539]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "memory_reg[538]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "memory_reg[538]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "memory_reg[538]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "memory_reg[537]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "memory_reg[537]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "memory_reg[537]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "memory_reg[536]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "memory_reg[536]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "memory_reg[536]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "memory_reg[535]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "memory_reg[535]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "memory_reg[535]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "memory_reg[534]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "memory_reg[534]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "memory_reg[534]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "memory_reg[533]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "memory_reg[533]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "memory_reg[533]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "memory_reg[532]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "memory_reg[532]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "memory_reg[532]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "memory_reg[531]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "memory_reg[531]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "memory_reg[531]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "memory_reg[530]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "memory_reg[530]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "memory_reg[530]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "memory_reg[529]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "memory_reg[529]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "memory_reg[529]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "memory_reg[528]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "memory_reg[528]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "memory_reg[528]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "memory_reg[527]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "memory_reg[527]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "memory_reg[527]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "memory_reg[526]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "memory_reg[526]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "memory_reg[526]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "memory_reg[525]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "memory_reg[525]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "memory_reg[525]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "memory_reg[524]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "memory_reg[524]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "memory_reg[524]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "memory_reg[523]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "memory_reg[523]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "memory_reg[523]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "memory_reg[522]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "memory_reg[522]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "memory_reg[522]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "memory_reg[521]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Common 17-14] Message 'Synth 8-5545' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-5546] ROM "o_seg_r" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-327] inferring latch for variable 'z_sign_reg' [D:/Ray/Vivado/CPU54/CPU54.srcs/sources_1/new/mult.v:45]
WARNING: [Synth 8-327] inferring latch for variable 'temp_reg' [D:/Ray/Vivado/CPU54/CPU54.srcs/sources_1/new/mult.v:45]
WARNING: [Synth 8-327] inferring latch for variable 'flag5_reg' [D:/Ray/Vivado/CPU54/CPU54.srcs/sources_1/new/mult.v:50]
WARNING: [Synth 8-327] inferring latch for variable 'add16_31_reg' [D:/Ray/Vivado/CPU54/CPU54.srcs/sources_1/new/mult.v:67]
WARNING: [Synth 8-327] inferring latch for variable 'add00_15_reg' [D:/Ray/Vivado/CPU54/CPU54.srcs/sources_1/new/mult.v:67]
WARNING: [Synth 8-327] inferring latch for variable 'flag4_reg' [D:/Ray/Vivado/CPU54/CPU54.srcs/sources_1/new/mult.v:50]
WARNING: [Synth 8-327] inferring latch for variable 'add24_31_reg' [D:/Ray/Vivado/CPU54/CPU54.srcs/sources_1/new/mult.v:66]
WARNING: [Synth 8-327] inferring latch for variable 'add16_23_reg' [D:/Ray/Vivado/CPU54/CPU54.srcs/sources_1/new/mult.v:66]
WARNING: [Synth 8-327] inferring latch for variable 'add08_15_reg' [D:/Ray/Vivado/CPU54/CPU54.srcs/sources_1/new/mult.v:66]
WARNING: [Synth 8-327] inferring latch for variable 'add00_07_reg' [D:/Ray/Vivado/CPU54/CPU54.srcs/sources_1/new/mult.v:66]
WARNING: [Synth 8-327] inferring latch for variable 'flag3_reg' [D:/Ray/Vivado/CPU54/CPU54.srcs/sources_1/new/mult.v:50]
WARNING: [Synth 8-327] inferring latch for variable 'add28_31_reg' [D:/Ray/Vivado/CPU54/CPU54.srcs/sources_1/new/mult.v:65]
WARNING: [Synth 8-327] inferring latch for variable 'add24_27_reg' [D:/Ray/Vivado/CPU54/CPU54.srcs/sources_1/new/mult.v:65]
WARNING: [Synth 8-327] inferring latch for variable 'add20_23_reg' [D:/Ray/Vivado/CPU54/CPU54.srcs/sources_1/new/mult.v:65]
WARNING: [Synth 8-327] inferring latch for variable 'add16_19_reg' [D:/Ray/Vivado/CPU54/CPU54.srcs/sources_1/new/mult.v:65]
WARNING: [Synth 8-327] inferring latch for variable 'add12_15_reg' [D:/Ray/Vivado/CPU54/CPU54.srcs/sources_1/new/mult.v:64]
WARNING: [Synth 8-327] inferring latch for variable 'add08_11_reg' [D:/Ray/Vivado/CPU54/CPU54.srcs/sources_1/new/mult.v:64]
WARNING: [Synth 8-327] inferring latch for variable 'add04_07_reg' [D:/Ray/Vivado/CPU54/CPU54.srcs/sources_1/new/mult.v:64]
WARNING: [Synth 8-327] inferring latch for variable 'add00_03_reg' [D:/Ray/Vivado/CPU54/CPU54.srcs/sources_1/new/mult.v:64]
WARNING: [Synth 8-327] inferring latch for variable 'flag2_reg' [D:/Ray/Vivado/CPU54/CPU54.srcs/sources_1/new/mult.v:50]
WARNING: [Synth 8-327] inferring latch for variable 'add30_31_reg' [D:/Ray/Vivado/CPU54/CPU54.srcs/sources_1/new/mult.v:63]
WARNING: [Synth 8-327] inferring latch for variable 'add28_29_reg' [D:/Ray/Vivado/CPU54/CPU54.srcs/sources_1/new/mult.v:63]
WARNING: [Synth 8-327] inferring latch for variable 'add26_27_reg' [D:/Ray/Vivado/CPU54/CPU54.srcs/sources_1/new/mult.v:63]
WARNING: [Synth 8-327] inferring latch for variable 'add24_25_reg' [D:/Ray/Vivado/CPU54/CPU54.srcs/sources_1/new/mult.v:63]
WARNING: [Synth 8-327] inferring latch for variable 'add22_23_reg' [D:/Ray/Vivado/CPU54/CPU54.srcs/sources_1/new/mult.v:62]
WARNING: [Synth 8-327] inferring latch for variable 'add20_21_reg' [D:/Ray/Vivado/CPU54/CPU54.srcs/sources_1/new/mult.v:62]
WARNING: [Synth 8-327] inferring latch for variable 'add18_19_reg' [D:/Ray/Vivado/CPU54/CPU54.srcs/sources_1/new/mult.v:62]
WARNING: [Synth 8-327] inferring latch for variable 'add16_17_reg' [D:/Ray/Vivado/CPU54/CPU54.srcs/sources_1/new/mult.v:62]
WARNING: [Synth 8-327] inferring latch for variable 'add14_15_reg' [D:/Ray/Vivado/CPU54/CPU54.srcs/sources_1/new/mult.v:61]
WARNING: [Synth 8-327] inferring latch for variable 'add12_13_reg' [D:/Ray/Vivado/CPU54/CPU54.srcs/sources_1/new/mult.v:61]
WARNING: [Synth 8-327] inferring latch for variable 'add10_11_reg' [D:/Ray/Vivado/CPU54/CPU54.srcs/sources_1/new/mult.v:61]
WARNING: [Synth 8-327] inferring latch for variable 'add08_09_reg' [D:/Ray/Vivado/CPU54/CPU54.srcs/sources_1/new/mult.v:61]
WARNING: [Synth 8-327] inferring latch for variable 'add06_07_reg' [D:/Ray/Vivado/CPU54/CPU54.srcs/sources_1/new/mult.v:60]
WARNING: [Synth 8-327] inferring latch for variable 'add04_05_reg' [D:/Ray/Vivado/CPU54/CPU54.srcs/sources_1/new/mult.v:60]
WARNING: [Synth 8-327] inferring latch for variable 'add02_03_reg' [D:/Ray/Vivado/CPU54/CPU54.srcs/sources_1/new/mult.v:60]
WARNING: [Synth 8-327] inferring latch for variable 'add00_01_reg' [D:/Ray/Vivado/CPU54/CPU54.srcs/sources_1/new/mult.v:60]
WARNING: [Synth 8-327] inferring latch for variable 'flag1_reg' [D:/Ray/Vivado/CPU54/CPU54.srcs/sources_1/new/mult.v:50]
WARNING: [Synth 8-327] inferring latch for variable 'stored31_reg' [D:/Ray/Vivado/CPU54/CPU54.srcs/sources_1/new/mult.v:58]
WARNING: [Synth 8-327] inferring latch for variable 'stored30_reg' [D:/Ray/Vivado/CPU54/CPU54.srcs/sources_1/new/mult.v:58]
WARNING: [Synth 8-327] inferring latch for variable 'stored29_reg' [D:/Ray/Vivado/CPU54/CPU54.srcs/sources_1/new/mult.v:58]
WARNING: [Synth 8-327] inferring latch for variable 'stored28_reg' [D:/Ray/Vivado/CPU54/CPU54.srcs/sources_1/new/mult.v:58]
WARNING: [Synth 8-327] inferring latch for variable 'stored27_reg' [D:/Ray/Vivado/CPU54/CPU54.srcs/sources_1/new/mult.v:57]
WARNING: [Synth 8-327] inferring latch for variable 'stored26_reg' [D:/Ray/Vivado/CPU54/CPU54.srcs/sources_1/new/mult.v:57]
WARNING: [Synth 8-327] inferring latch for variable 'stored25_reg' [D:/Ray/Vivado/CPU54/CPU54.srcs/sources_1/new/mult.v:57]
WARNING: [Synth 8-327] inferring latch for variable 'stored24_reg' [D:/Ray/Vivado/CPU54/CPU54.srcs/sources_1/new/mult.v:57]
WARNING: [Synth 8-327] inferring latch for variable 'stored23_reg' [D:/Ray/Vivado/CPU54/CPU54.srcs/sources_1/new/mult.v:56]
WARNING: [Synth 8-327] inferring latch for variable 'stored22_reg' [D:/Ray/Vivado/CPU54/CPU54.srcs/sources_1/new/mult.v:56]
WARNING: [Synth 8-327] inferring latch for variable 'stored21_reg' [D:/Ray/Vivado/CPU54/CPU54.srcs/sources_1/new/mult.v:56]
WARNING: [Synth 8-327] inferring latch for variable 'stored20_reg' [D:/Ray/Vivado/CPU54/CPU54.srcs/sources_1/new/mult.v:56]
WARNING: [Synth 8-327] inferring latch for variable 'stored19_reg' [D:/Ray/Vivado/CPU54/CPU54.srcs/sources_1/new/mult.v:55]
WARNING: [Synth 8-327] inferring latch for variable 'stored18_reg' [D:/Ray/Vivado/CPU54/CPU54.srcs/sources_1/new/mult.v:55]
WARNING: [Synth 8-327] inferring latch for variable 'stored17_reg' [D:/Ray/Vivado/CPU54/CPU54.srcs/sources_1/new/mult.v:55]
WARNING: [Synth 8-327] inferring latch for variable 'stored16_reg' [D:/Ray/Vivado/CPU54/CPU54.srcs/sources_1/new/mult.v:55]
WARNING: [Synth 8-327] inferring latch for variable 'stored15_reg' [D:/Ray/Vivado/CPU54/CPU54.srcs/sources_1/new/mult.v:54]
WARNING: [Synth 8-327] inferring latch for variable 'stored14_reg' [D:/Ray/Vivado/CPU54/CPU54.srcs/sources_1/new/mult.v:54]
WARNING: [Synth 8-327] inferring latch for variable 'stored13_reg' [D:/Ray/Vivado/CPU54/CPU54.srcs/sources_1/new/mult.v:54]
WARNING: [Synth 8-327] inferring latch for variable 'stored12_reg' [D:/Ray/Vivado/CPU54/CPU54.srcs/sources_1/new/mult.v:54]
WARNING: [Synth 8-327] inferring latch for variable 'stored11_reg' [D:/Ray/Vivado/CPU54/CPU54.srcs/sources_1/new/mult.v:53]
WARNING: [Synth 8-327] inferring latch for variable 'stored10_reg' [D:/Ray/Vivado/CPU54/CPU54.srcs/sources_1/new/mult.v:53]
WARNING: [Synth 8-327] inferring latch for variable 'stored09_reg' [D:/Ray/Vivado/CPU54/CPU54.srcs/sources_1/new/mult.v:53]
WARNING: [Synth 8-327] inferring latch for variable 'stored08_reg' [D:/Ray/Vivado/CPU54/CPU54.srcs/sources_1/new/mult.v:53]
WARNING: [Synth 8-327] inferring latch for variable 'stored07_reg' [D:/Ray/Vivado/CPU54/CPU54.srcs/sources_1/new/mult.v:52]
WARNING: [Synth 8-327] inferring latch for variable 'stored06_reg' [D:/Ray/Vivado/CPU54/CPU54.srcs/sources_1/new/mult.v:52]
WARNING: [Synth 8-327] inferring latch for variable 'stored05_reg' [D:/Ray/Vivado/CPU54/CPU54.srcs/sources_1/new/mult.v:52]
WARNING: [Synth 8-327] inferring latch for variable 'stored04_reg' [D:/Ray/Vivado/CPU54/CPU54.srcs/sources_1/new/mult.v:52]
WARNING: [Synth 8-327] inferring latch for variable 'stored03_reg' [D:/Ray/Vivado/CPU54/CPU54.srcs/sources_1/new/mult.v:51]
WARNING: [Synth 8-327] inferring latch for variable 'stored02_reg' [D:/Ray/Vivado/CPU54/CPU54.srcs/sources_1/new/mult.v:51]
WARNING: [Synth 8-327] inferring latch for variable 'stored01_reg' [D:/Ray/Vivado/CPU54/CPU54.srcs/sources_1/new/mult.v:51]
WARNING: [Synth 8-327] inferring latch for variable 'stored00_reg' [D:/Ray/Vivado/CPU54/CPU54.srcs/sources_1/new/mult.v:51]
WARNING: [Synth 8-327] inferring latch for variable 'flag_reg' [D:/Ray/Vivado/CPU54/CPU54.srcs/sources_1/new/mult.v:72]
WARNING: [Synth 8-327] inferring latch for variable 'temp_reg' [D:/Ray/Vivado/CPU54/CPU54.srcs/sources_1/new/multu.v:34]
WARNING: [Synth 8-327] inferring latch for variable 'add16_31_reg' [D:/Ray/Vivado/CPU54/CPU54.srcs/sources_1/new/multu.v:54]
WARNING: [Synth 8-327] inferring latch for variable 'add00_15_reg' [D:/Ray/Vivado/CPU54/CPU54.srcs/sources_1/new/multu.v:54]
WARNING: [Synth 8-327] inferring latch for variable 'flag5_reg' [D:/Ray/Vivado/CPU54/CPU54.srcs/sources_1/new/multu.v:37]
WARNING: [Synth 8-327] inferring latch for variable 'add24_31_reg' [D:/Ray/Vivado/CPU54/CPU54.srcs/sources_1/new/multu.v:53]
WARNING: [Synth 8-327] inferring latch for variable 'add16_23_reg' [D:/Ray/Vivado/CPU54/CPU54.srcs/sources_1/new/multu.v:53]
WARNING: [Synth 8-327] inferring latch for variable 'flag4_reg' [D:/Ray/Vivado/CPU54/CPU54.srcs/sources_1/new/multu.v:37]
WARNING: [Synth 8-327] inferring latch for variable 'add08_15_reg' [D:/Ray/Vivado/CPU54/CPU54.srcs/sources_1/new/multu.v:53]
WARNING: [Synth 8-327] inferring latch for variable 'add00_07_reg' [D:/Ray/Vivado/CPU54/CPU54.srcs/sources_1/new/multu.v:53]
WARNING: [Synth 8-327] inferring latch for variable 'add28_31_reg' [D:/Ray/Vivado/CPU54/CPU54.srcs/sources_1/new/multu.v:52]
WARNING: [Synth 8-327] inferring latch for variable 'add24_27_reg' [D:/Ray/Vivado/CPU54/CPU54.srcs/sources_1/new/multu.v:52]
WARNING: [Synth 8-327] inferring latch for variable 'flag3_reg' [D:/Ray/Vivado/CPU54/CPU54.srcs/sources_1/new/multu.v:37]
WARNING: [Synth 8-327] inferring latch for variable 'add20_23_reg' [D:/Ray/Vivado/CPU54/CPU54.srcs/sources_1/new/multu.v:52]
WARNING: [Synth 8-327] inferring latch for variable 'add16_19_reg' [D:/Ray/Vivado/CPU54/CPU54.srcs/sources_1/new/multu.v:52]
WARNING: [Synth 8-327] inferring latch for variable 'add12_15_reg' [D:/Ray/Vivado/CPU54/CPU54.srcs/sources_1/new/multu.v:51]
WARNING: [Synth 8-327] inferring latch for variable 'add08_11_reg' [D:/Ray/Vivado/CPU54/CPU54.srcs/sources_1/new/multu.v:51]
WARNING: [Synth 8-327] inferring latch for variable 'add04_07_reg' [D:/Ray/Vivado/CPU54/CPU54.srcs/sources_1/new/multu.v:51]
WARNING: [Synth 8-327] inferring latch for variable 'add00_03_reg' [D:/Ray/Vivado/CPU54/CPU54.srcs/sources_1/new/multu.v:51]
WARNING: [Synth 8-327] inferring latch for variable 'add30_31_reg' [D:/Ray/Vivado/CPU54/CPU54.srcs/sources_1/new/multu.v:50]
WARNING: [Synth 8-327] inferring latch for variable 'add28_29_reg' [D:/Ray/Vivado/CPU54/CPU54.srcs/sources_1/new/multu.v:50]
WARNING: [Synth 8-327] inferring latch for variable 'flag2_reg' [D:/Ray/Vivado/CPU54/CPU54.srcs/sources_1/new/multu.v:37]
WARNING: [Synth 8-327] inferring latch for variable 'add26_27_reg' [D:/Ray/Vivado/CPU54/CPU54.srcs/sources_1/new/multu.v:50]
WARNING: [Synth 8-327] inferring latch for variable 'add24_25_reg' [D:/Ray/Vivado/CPU54/CPU54.srcs/sources_1/new/multu.v:50]
WARNING: [Synth 8-327] inferring latch for variable 'add22_23_reg' [D:/Ray/Vivado/CPU54/CPU54.srcs/sources_1/new/multu.v:49]
WARNING: [Synth 8-327] inferring latch for variable 'add20_21_reg' [D:/Ray/Vivado/CPU54/CPU54.srcs/sources_1/new/multu.v:49]
WARNING: [Synth 8-327] inferring latch for variable 'add18_19_reg' [D:/Ray/Vivado/CPU54/CPU54.srcs/sources_1/new/multu.v:49]
WARNING: [Synth 8-327] inferring latch for variable 'add16_17_reg' [D:/Ray/Vivado/CPU54/CPU54.srcs/sources_1/new/multu.v:49]
WARNING: [Synth 8-327] inferring latch for variable 'add14_15_reg' [D:/Ray/Vivado/CPU54/CPU54.srcs/sources_1/new/multu.v:48]
WARNING: [Synth 8-327] inferring latch for variable 'add12_13_reg' [D:/Ray/Vivado/CPU54/CPU54.srcs/sources_1/new/multu.v:48]
WARNING: [Synth 8-327] inferring latch for variable 'add10_11_reg' [D:/Ray/Vivado/CPU54/CPU54.srcs/sources_1/new/multu.v:48]
INFO: [Common 17-14] Message 'Synth 8-327' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:01:38 ; elapsed = 00:01:46 . Memory (MB): peak = 1230.594 ; gain = 1023.516
---------------------------------------------------------------------------------
