// Seed: 3232868981
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  input wire id_7;
  inout wire id_6;
  input wire id_5;
  input wire id_4;
  input wire id_3;
  inout wire id_2;
  inout wire id_1;
  id_8(
      .id_0(id_9), .id_1(id_5)
  );
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19,
    id_20,
    id_21,
    id_22,
    id_23,
    id_24,
    id_25,
    id_26,
    id_27
);
  input wire id_27;
  input wire id_26;
  inout wire id_25;
  input wire id_24;
  inout wire id_23;
  inout wire id_22;
  output wire id_21;
  output wire id_20;
  output wire id_19;
  output wire id_18;
  inout wire id_17;
  output wire id_16;
  input wire id_15;
  input wire id_14;
  output wire id_13;
  inout wire id_12;
  input wire id_11;
  output wire id_10;
  input wire id_9;
  inout wire id_8;
  output wire id_7;
  input wire id_6;
  output wire id_5;
  input wire id_4;
  input wire id_3;
  input wire id_2;
  inout wire id_1;
  always $display;
  tri id_28 = 1, id_29;
  `define pp_30 0
  module_0 modCall_1 (
      id_8,
      id_8,
      id_27,
      id_28,
      id_15,
      id_22,
      id_3
  );
  assign id_21[-1] = -1 < id_23;
  parameter real id_31 = id_11;
  uwire id_32 = -1;
  id_33(
      id_19
  );
  parameter id_34 = 1, id_35 = id_1 + 1 | "";
  assign id_1 = 1;
  wire id_36;
  parameter id_37 = id_14;
endmodule
