Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Thu Nov  3 18:30:17 2022
| Host         : Alfred-MateBook-14 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file top_control_sets_placed.rpt
| Design       : top
| Device       : xc7a35t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |     6 |
|    Minimum number of control sets                        |     6 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    14 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |     6 |
| >= 0 to < 4        |     1 |
| >= 4 to < 6        |     0 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     2 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     3 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               9 |            6 |
| No           | No                    | Yes                    |               1 |            1 |
| No           | Yes                   | No                     |              96 |           24 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |               8 |            2 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------+-----------------------------------+---------------------------------+------------------+----------------+--------------+
|  Clock Signal  |           Enable Signal           |         Set/Reset Signal        | Slice Load Count | Bel Load Count | Bels / Slice |
+----------------+-----------------------------------+---------------------------------+------------------+----------------+--------------+
|  clk_IBUF_BUFG |                                   | clr_IBUF                        |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG | lock_inst/last_4btn[3][1]_i_1_n_0 | clr_IBUF                        |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG |                                   |                                 |                6 |              9 |         1.50 |
|  clk_IBUF_BUFG |                                   | BTN1_DEBOUNCE/cnt[0]_i_1_n_0    |                8 |             32 |         4.00 |
|  clk_IBUF_BUFG |                                   | BTN2_DEBOUNCE/cnt[0]_i_1__0_n_0 |                8 |             32 |         4.00 |
|  clk_IBUF_BUFG |                                   | BTN3_DEBOUNCE/cnt[0]_i_1__1_n_0 |                8 |             32 |         4.00 |
+----------------+-----------------------------------+---------------------------------+------------------+----------------+--------------+


