#-----------------------------------------------------------
# Vivado v2021.1 (64-bit)
# SW Build 3247384 on Thu Jun 10 19:36:33 MDT 2021
# IP Build 3246043 on Fri Jun 11 00:30:35 MDT 2021
# Start of session at: Tue Oct 24 10:02:09 2023
# Process ID: 17136
# Current directory: E:/FPGAProject/01102022/FPGAResearch/Z_Fresh/Z_Final/FPGA_Implementation/Pipelined_8_Input/RVNN/128_RVNN/RVNN_Stratch_1.runs/synth_1
# Command line: vivado.exe -log main.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source main.tcl
# Log file: E:/FPGAProject/01102022/FPGAResearch/Z_Fresh/Z_Final/FPGA_Implementation/Pipelined_8_Input/RVNN/128_RVNN/RVNN_Stratch_1.runs/synth_1/main.vds
# Journal file: E:/FPGAProject/01102022/FPGAResearch/Z_Fresh/Z_Final/FPGA_Implementation/Pipelined_8_Input/RVNN/128_RVNN/RVNN_Stratch_1.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source main.tcl -notrace
Command: synth_design -top main -part xc7vx485tffg1761-2
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7vx485t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7vx485t'
INFO: [Common 17-86] Your Synthesis license expires in 26 day(s)
INFO: [Common 17-1686] The version limit for your license is '2023.10' and will not allow you to run Xilinx software released after that date (year & month). A version limit expiration means that while you will be able to continue to use the current version of tools or IP with this license, you will not be able to use any updates or new releases.
INFO: [Device 21-403] Loading part xc7vx485tffg1761-2
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 25296
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 1279.691 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'main' [E:/FPGAProject/01102022/FPGAResearch/Z_Fresh/Z_Final/FPGA_Implementation/Pipelined_8_Input/RVNN/128_RVNN/RVNN_Stratch_1.srcs/sources_1/new/main.vhd:41]
INFO: [Synth 8-3491] module 'mult' declared at 'E:/FPGAProject/01102022/FPGAResearch/Z_Fresh/Z_Final/FPGA_Implementation/Pipelined_8_Input/RVNN/128_RVNN/RVNN_Stratch_1.srcs/sources_1/new/mult.vhd:6' bound to instance 'mult_unit' of component 'mult' [E:/FPGAProject/01102022/FPGAResearch/Z_Fresh/Z_Final/FPGA_Implementation/Pipelined_8_Input/RVNN/128_RVNN/RVNN_Stratch_1.srcs/sources_1/new/main.vhd:256]
INFO: [Synth 8-638] synthesizing module 'mult' [E:/FPGAProject/01102022/FPGAResearch/Z_Fresh/Z_Final/FPGA_Implementation/Pipelined_8_Input/RVNN/128_RVNN/RVNN_Stratch_1.srcs/sources_1/new/mult.vhd:14]
INFO: [Synth 8-256] done synthesizing module 'mult' (1#1) [E:/FPGAProject/01102022/FPGAResearch/Z_Fresh/Z_Final/FPGA_Implementation/Pipelined_8_Input/RVNN/128_RVNN/RVNN_Stratch_1.srcs/sources_1/new/mult.vhd:14]
INFO: [Synth 8-3491] module 'mult' declared at 'E:/FPGAProject/01102022/FPGAResearch/Z_Fresh/Z_Final/FPGA_Implementation/Pipelined_8_Input/RVNN/128_RVNN/RVNN_Stratch_1.srcs/sources_1/new/mult.vhd:6' bound to instance 'mult_unit' of component 'mult' [E:/FPGAProject/01102022/FPGAResearch/Z_Fresh/Z_Final/FPGA_Implementation/Pipelined_8_Input/RVNN/128_RVNN/RVNN_Stratch_1.srcs/sources_1/new/main.vhd:256]
INFO: [Synth 8-3491] module 'mult' declared at 'E:/FPGAProject/01102022/FPGAResearch/Z_Fresh/Z_Final/FPGA_Implementation/Pipelined_8_Input/RVNN/128_RVNN/RVNN_Stratch_1.srcs/sources_1/new/mult.vhd:6' bound to instance 'mult_unit' of component 'mult' [E:/FPGAProject/01102022/FPGAResearch/Z_Fresh/Z_Final/FPGA_Implementation/Pipelined_8_Input/RVNN/128_RVNN/RVNN_Stratch_1.srcs/sources_1/new/main.vhd:256]
INFO: [Synth 8-3491] module 'mult' declared at 'E:/FPGAProject/01102022/FPGAResearch/Z_Fresh/Z_Final/FPGA_Implementation/Pipelined_8_Input/RVNN/128_RVNN/RVNN_Stratch_1.srcs/sources_1/new/mult.vhd:6' bound to instance 'mult_unit' of component 'mult' [E:/FPGAProject/01102022/FPGAResearch/Z_Fresh/Z_Final/FPGA_Implementation/Pipelined_8_Input/RVNN/128_RVNN/RVNN_Stratch_1.srcs/sources_1/new/main.vhd:256]
INFO: [Synth 8-3491] module 'mult' declared at 'E:/FPGAProject/01102022/FPGAResearch/Z_Fresh/Z_Final/FPGA_Implementation/Pipelined_8_Input/RVNN/128_RVNN/RVNN_Stratch_1.srcs/sources_1/new/mult.vhd:6' bound to instance 'mult_unit' of component 'mult' [E:/FPGAProject/01102022/FPGAResearch/Z_Fresh/Z_Final/FPGA_Implementation/Pipelined_8_Input/RVNN/128_RVNN/RVNN_Stratch_1.srcs/sources_1/new/main.vhd:256]
INFO: [Synth 8-3491] module 'mult' declared at 'E:/FPGAProject/01102022/FPGAResearch/Z_Fresh/Z_Final/FPGA_Implementation/Pipelined_8_Input/RVNN/128_RVNN/RVNN_Stratch_1.srcs/sources_1/new/mult.vhd:6' bound to instance 'mult_unit' of component 'mult' [E:/FPGAProject/01102022/FPGAResearch/Z_Fresh/Z_Final/FPGA_Implementation/Pipelined_8_Input/RVNN/128_RVNN/RVNN_Stratch_1.srcs/sources_1/new/main.vhd:256]
INFO: [Synth 8-3491] module 'mult' declared at 'E:/FPGAProject/01102022/FPGAResearch/Z_Fresh/Z_Final/FPGA_Implementation/Pipelined_8_Input/RVNN/128_RVNN/RVNN_Stratch_1.srcs/sources_1/new/mult.vhd:6' bound to instance 'mult_unit' of component 'mult' [E:/FPGAProject/01102022/FPGAResearch/Z_Fresh/Z_Final/FPGA_Implementation/Pipelined_8_Input/RVNN/128_RVNN/RVNN_Stratch_1.srcs/sources_1/new/main.vhd:256]
INFO: [Synth 8-3491] module 'mult' declared at 'E:/FPGAProject/01102022/FPGAResearch/Z_Fresh/Z_Final/FPGA_Implementation/Pipelined_8_Input/RVNN/128_RVNN/RVNN_Stratch_1.srcs/sources_1/new/mult.vhd:6' bound to instance 'mult_unit' of component 'mult' [E:/FPGAProject/01102022/FPGAResearch/Z_Fresh/Z_Final/FPGA_Implementation/Pipelined_8_Input/RVNN/128_RVNN/RVNN_Stratch_1.srcs/sources_1/new/main.vhd:256]
INFO: [Synth 8-3491] module 'mult' declared at 'E:/FPGAProject/01102022/FPGAResearch/Z_Fresh/Z_Final/FPGA_Implementation/Pipelined_8_Input/RVNN/128_RVNN/RVNN_Stratch_1.srcs/sources_1/new/mult.vhd:6' bound to instance 'mult_unit' of component 'mult' [E:/FPGAProject/01102022/FPGAResearch/Z_Fresh/Z_Final/FPGA_Implementation/Pipelined_8_Input/RVNN/128_RVNN/RVNN_Stratch_1.srcs/sources_1/new/main.vhd:256]
INFO: [Synth 8-3491] module 'mult' declared at 'E:/FPGAProject/01102022/FPGAResearch/Z_Fresh/Z_Final/FPGA_Implementation/Pipelined_8_Input/RVNN/128_RVNN/RVNN_Stratch_1.srcs/sources_1/new/mult.vhd:6' bound to instance 'mult_unit' of component 'mult' [E:/FPGAProject/01102022/FPGAResearch/Z_Fresh/Z_Final/FPGA_Implementation/Pipelined_8_Input/RVNN/128_RVNN/RVNN_Stratch_1.srcs/sources_1/new/main.vhd:256]
INFO: [Synth 8-3491] module 'mult' declared at 'E:/FPGAProject/01102022/FPGAResearch/Z_Fresh/Z_Final/FPGA_Implementation/Pipelined_8_Input/RVNN/128_RVNN/RVNN_Stratch_1.srcs/sources_1/new/mult.vhd:6' bound to instance 'mult_unit' of component 'mult' [E:/FPGAProject/01102022/FPGAResearch/Z_Fresh/Z_Final/FPGA_Implementation/Pipelined_8_Input/RVNN/128_RVNN/RVNN_Stratch_1.srcs/sources_1/new/main.vhd:256]
INFO: [Synth 8-3491] module 'mult' declared at 'E:/FPGAProject/01102022/FPGAResearch/Z_Fresh/Z_Final/FPGA_Implementation/Pipelined_8_Input/RVNN/128_RVNN/RVNN_Stratch_1.srcs/sources_1/new/mult.vhd:6' bound to instance 'mult_unit' of component 'mult' [E:/FPGAProject/01102022/FPGAResearch/Z_Fresh/Z_Final/FPGA_Implementation/Pipelined_8_Input/RVNN/128_RVNN/RVNN_Stratch_1.srcs/sources_1/new/main.vhd:256]
INFO: [Synth 8-3491] module 'mult' declared at 'E:/FPGAProject/01102022/FPGAResearch/Z_Fresh/Z_Final/FPGA_Implementation/Pipelined_8_Input/RVNN/128_RVNN/RVNN_Stratch_1.srcs/sources_1/new/mult.vhd:6' bound to instance 'mult_unit' of component 'mult' [E:/FPGAProject/01102022/FPGAResearch/Z_Fresh/Z_Final/FPGA_Implementation/Pipelined_8_Input/RVNN/128_RVNN/RVNN_Stratch_1.srcs/sources_1/new/main.vhd:256]
INFO: [Synth 8-3491] module 'mult' declared at 'E:/FPGAProject/01102022/FPGAResearch/Z_Fresh/Z_Final/FPGA_Implementation/Pipelined_8_Input/RVNN/128_RVNN/RVNN_Stratch_1.srcs/sources_1/new/mult.vhd:6' bound to instance 'mult_unit' of component 'mult' [E:/FPGAProject/01102022/FPGAResearch/Z_Fresh/Z_Final/FPGA_Implementation/Pipelined_8_Input/RVNN/128_RVNN/RVNN_Stratch_1.srcs/sources_1/new/main.vhd:256]
INFO: [Synth 8-3491] module 'mult' declared at 'E:/FPGAProject/01102022/FPGAResearch/Z_Fresh/Z_Final/FPGA_Implementation/Pipelined_8_Input/RVNN/128_RVNN/RVNN_Stratch_1.srcs/sources_1/new/mult.vhd:6' bound to instance 'mult_unit' of component 'mult' [E:/FPGAProject/01102022/FPGAResearch/Z_Fresh/Z_Final/FPGA_Implementation/Pipelined_8_Input/RVNN/128_RVNN/RVNN_Stratch_1.srcs/sources_1/new/main.vhd:256]
INFO: [Synth 8-3491] module 'mult' declared at 'E:/FPGAProject/01102022/FPGAResearch/Z_Fresh/Z_Final/FPGA_Implementation/Pipelined_8_Input/RVNN/128_RVNN/RVNN_Stratch_1.srcs/sources_1/new/mult.vhd:6' bound to instance 'mult_unit' of component 'mult' [E:/FPGAProject/01102022/FPGAResearch/Z_Fresh/Z_Final/FPGA_Implementation/Pipelined_8_Input/RVNN/128_RVNN/RVNN_Stratch_1.srcs/sources_1/new/main.vhd:256]
INFO: [Synth 8-3491] module 'mult' declared at 'E:/FPGAProject/01102022/FPGAResearch/Z_Fresh/Z_Final/FPGA_Implementation/Pipelined_8_Input/RVNN/128_RVNN/RVNN_Stratch_1.srcs/sources_1/new/mult.vhd:6' bound to instance 'mult_unit' of component 'mult' [E:/FPGAProject/01102022/FPGAResearch/Z_Fresh/Z_Final/FPGA_Implementation/Pipelined_8_Input/RVNN/128_RVNN/RVNN_Stratch_1.srcs/sources_1/new/main.vhd:256]
INFO: [Synth 8-3491] module 'mult' declared at 'E:/FPGAProject/01102022/FPGAResearch/Z_Fresh/Z_Final/FPGA_Implementation/Pipelined_8_Input/RVNN/128_RVNN/RVNN_Stratch_1.srcs/sources_1/new/mult.vhd:6' bound to instance 'mult_unit' of component 'mult' [E:/FPGAProject/01102022/FPGAResearch/Z_Fresh/Z_Final/FPGA_Implementation/Pipelined_8_Input/RVNN/128_RVNN/RVNN_Stratch_1.srcs/sources_1/new/main.vhd:256]
INFO: [Synth 8-3491] module 'mult' declared at 'E:/FPGAProject/01102022/FPGAResearch/Z_Fresh/Z_Final/FPGA_Implementation/Pipelined_8_Input/RVNN/128_RVNN/RVNN_Stratch_1.srcs/sources_1/new/mult.vhd:6' bound to instance 'mult_unit' of component 'mult' [E:/FPGAProject/01102022/FPGAResearch/Z_Fresh/Z_Final/FPGA_Implementation/Pipelined_8_Input/RVNN/128_RVNN/RVNN_Stratch_1.srcs/sources_1/new/main.vhd:256]
INFO: [Synth 8-3491] module 'mult' declared at 'E:/FPGAProject/01102022/FPGAResearch/Z_Fresh/Z_Final/FPGA_Implementation/Pipelined_8_Input/RVNN/128_RVNN/RVNN_Stratch_1.srcs/sources_1/new/mult.vhd:6' bound to instance 'mult_unit' of component 'mult' [E:/FPGAProject/01102022/FPGAResearch/Z_Fresh/Z_Final/FPGA_Implementation/Pipelined_8_Input/RVNN/128_RVNN/RVNN_Stratch_1.srcs/sources_1/new/main.vhd:256]
INFO: [Synth 8-3491] module 'mult' declared at 'E:/FPGAProject/01102022/FPGAResearch/Z_Fresh/Z_Final/FPGA_Implementation/Pipelined_8_Input/RVNN/128_RVNN/RVNN_Stratch_1.srcs/sources_1/new/mult.vhd:6' bound to instance 'mult_unit' of component 'mult' [E:/FPGAProject/01102022/FPGAResearch/Z_Fresh/Z_Final/FPGA_Implementation/Pipelined_8_Input/RVNN/128_RVNN/RVNN_Stratch_1.srcs/sources_1/new/main.vhd:256]
INFO: [Synth 8-3491] module 'mult' declared at 'E:/FPGAProject/01102022/FPGAResearch/Z_Fresh/Z_Final/FPGA_Implementation/Pipelined_8_Input/RVNN/128_RVNN/RVNN_Stratch_1.srcs/sources_1/new/mult.vhd:6' bound to instance 'mult_unit' of component 'mult' [E:/FPGAProject/01102022/FPGAResearch/Z_Fresh/Z_Final/FPGA_Implementation/Pipelined_8_Input/RVNN/128_RVNN/RVNN_Stratch_1.srcs/sources_1/new/main.vhd:256]
INFO: [Synth 8-3491] module 'mult' declared at 'E:/FPGAProject/01102022/FPGAResearch/Z_Fresh/Z_Final/FPGA_Implementation/Pipelined_8_Input/RVNN/128_RVNN/RVNN_Stratch_1.srcs/sources_1/new/mult.vhd:6' bound to instance 'mult_unit' of component 'mult' [E:/FPGAProject/01102022/FPGAResearch/Z_Fresh/Z_Final/FPGA_Implementation/Pipelined_8_Input/RVNN/128_RVNN/RVNN_Stratch_1.srcs/sources_1/new/main.vhd:256]
INFO: [Synth 8-3491] module 'mult' declared at 'E:/FPGAProject/01102022/FPGAResearch/Z_Fresh/Z_Final/FPGA_Implementation/Pipelined_8_Input/RVNN/128_RVNN/RVNN_Stratch_1.srcs/sources_1/new/mult.vhd:6' bound to instance 'mult_unit' of component 'mult' [E:/FPGAProject/01102022/FPGAResearch/Z_Fresh/Z_Final/FPGA_Implementation/Pipelined_8_Input/RVNN/128_RVNN/RVNN_Stratch_1.srcs/sources_1/new/main.vhd:256]
INFO: [Synth 8-3491] module 'mult' declared at 'E:/FPGAProject/01102022/FPGAResearch/Z_Fresh/Z_Final/FPGA_Implementation/Pipelined_8_Input/RVNN/128_RVNN/RVNN_Stratch_1.srcs/sources_1/new/mult.vhd:6' bound to instance 'mult_unit' of component 'mult' [E:/FPGAProject/01102022/FPGAResearch/Z_Fresh/Z_Final/FPGA_Implementation/Pipelined_8_Input/RVNN/128_RVNN/RVNN_Stratch_1.srcs/sources_1/new/main.vhd:256]
INFO: [Synth 8-3491] module 'mult' declared at 'E:/FPGAProject/01102022/FPGAResearch/Z_Fresh/Z_Final/FPGA_Implementation/Pipelined_8_Input/RVNN/128_RVNN/RVNN_Stratch_1.srcs/sources_1/new/mult.vhd:6' bound to instance 'mult_unit' of component 'mult' [E:/FPGAProject/01102022/FPGAResearch/Z_Fresh/Z_Final/FPGA_Implementation/Pipelined_8_Input/RVNN/128_RVNN/RVNN_Stratch_1.srcs/sources_1/new/main.vhd:256]
INFO: [Synth 8-3491] module 'mult' declared at 'E:/FPGAProject/01102022/FPGAResearch/Z_Fresh/Z_Final/FPGA_Implementation/Pipelined_8_Input/RVNN/128_RVNN/RVNN_Stratch_1.srcs/sources_1/new/mult.vhd:6' bound to instance 'mult_unit' of component 'mult' [E:/FPGAProject/01102022/FPGAResearch/Z_Fresh/Z_Final/FPGA_Implementation/Pipelined_8_Input/RVNN/128_RVNN/RVNN_Stratch_1.srcs/sources_1/new/main.vhd:256]
INFO: [Synth 8-3491] module 'mult' declared at 'E:/FPGAProject/01102022/FPGAResearch/Z_Fresh/Z_Final/FPGA_Implementation/Pipelined_8_Input/RVNN/128_RVNN/RVNN_Stratch_1.srcs/sources_1/new/mult.vhd:6' bound to instance 'mult_unit' of component 'mult' [E:/FPGAProject/01102022/FPGAResearch/Z_Fresh/Z_Final/FPGA_Implementation/Pipelined_8_Input/RVNN/128_RVNN/RVNN_Stratch_1.srcs/sources_1/new/main.vhd:256]
INFO: [Synth 8-3491] module 'mult' declared at 'E:/FPGAProject/01102022/FPGAResearch/Z_Fresh/Z_Final/FPGA_Implementation/Pipelined_8_Input/RVNN/128_RVNN/RVNN_Stratch_1.srcs/sources_1/new/mult.vhd:6' bound to instance 'mult_unit' of component 'mult' [E:/FPGAProject/01102022/FPGAResearch/Z_Fresh/Z_Final/FPGA_Implementation/Pipelined_8_Input/RVNN/128_RVNN/RVNN_Stratch_1.srcs/sources_1/new/main.vhd:256]
INFO: [Synth 8-3491] module 'mult' declared at 'E:/FPGAProject/01102022/FPGAResearch/Z_Fresh/Z_Final/FPGA_Implementation/Pipelined_8_Input/RVNN/128_RVNN/RVNN_Stratch_1.srcs/sources_1/new/mult.vhd:6' bound to instance 'mult_unit' of component 'mult' [E:/FPGAProject/01102022/FPGAResearch/Z_Fresh/Z_Final/FPGA_Implementation/Pipelined_8_Input/RVNN/128_RVNN/RVNN_Stratch_1.srcs/sources_1/new/main.vhd:256]
INFO: [Synth 8-3491] module 'mult' declared at 'E:/FPGAProject/01102022/FPGAResearch/Z_Fresh/Z_Final/FPGA_Implementation/Pipelined_8_Input/RVNN/128_RVNN/RVNN_Stratch_1.srcs/sources_1/new/mult.vhd:6' bound to instance 'mult_unit' of component 'mult' [E:/FPGAProject/01102022/FPGAResearch/Z_Fresh/Z_Final/FPGA_Implementation/Pipelined_8_Input/RVNN/128_RVNN/RVNN_Stratch_1.srcs/sources_1/new/main.vhd:256]
INFO: [Synth 8-3491] module 'mult' declared at 'E:/FPGAProject/01102022/FPGAResearch/Z_Fresh/Z_Final/FPGA_Implementation/Pipelined_8_Input/RVNN/128_RVNN/RVNN_Stratch_1.srcs/sources_1/new/mult.vhd:6' bound to instance 'mult_unit' of component 'mult' [E:/FPGAProject/01102022/FPGAResearch/Z_Fresh/Z_Final/FPGA_Implementation/Pipelined_8_Input/RVNN/128_RVNN/RVNN_Stratch_1.srcs/sources_1/new/main.vhd:256]
INFO: [Synth 8-3491] module 'mult' declared at 'E:/FPGAProject/01102022/FPGAResearch/Z_Fresh/Z_Final/FPGA_Implementation/Pipelined_8_Input/RVNN/128_RVNN/RVNN_Stratch_1.srcs/sources_1/new/mult.vhd:6' bound to instance 'mult_unit' of component 'mult' [E:/FPGAProject/01102022/FPGAResearch/Z_Fresh/Z_Final/FPGA_Implementation/Pipelined_8_Input/RVNN/128_RVNN/RVNN_Stratch_1.srcs/sources_1/new/main.vhd:256]
INFO: [Synth 8-3491] module 'mult' declared at 'E:/FPGAProject/01102022/FPGAResearch/Z_Fresh/Z_Final/FPGA_Implementation/Pipelined_8_Input/RVNN/128_RVNN/RVNN_Stratch_1.srcs/sources_1/new/mult.vhd:6' bound to instance 'mult_unit' of component 'mult' [E:/FPGAProject/01102022/FPGAResearch/Z_Fresh/Z_Final/FPGA_Implementation/Pipelined_8_Input/RVNN/128_RVNN/RVNN_Stratch_1.srcs/sources_1/new/main.vhd:256]
INFO: [Synth 8-3491] module 'mult' declared at 'E:/FPGAProject/01102022/FPGAResearch/Z_Fresh/Z_Final/FPGA_Implementation/Pipelined_8_Input/RVNN/128_RVNN/RVNN_Stratch_1.srcs/sources_1/new/mult.vhd:6' bound to instance 'mult_unit' of component 'mult' [E:/FPGAProject/01102022/FPGAResearch/Z_Fresh/Z_Final/FPGA_Implementation/Pipelined_8_Input/RVNN/128_RVNN/RVNN_Stratch_1.srcs/sources_1/new/main.vhd:256]
INFO: [Synth 8-3491] module 'mult' declared at 'E:/FPGAProject/01102022/FPGAResearch/Z_Fresh/Z_Final/FPGA_Implementation/Pipelined_8_Input/RVNN/128_RVNN/RVNN_Stratch_1.srcs/sources_1/new/mult.vhd:6' bound to instance 'mult_unit' of component 'mult' [E:/FPGAProject/01102022/FPGAResearch/Z_Fresh/Z_Final/FPGA_Implementation/Pipelined_8_Input/RVNN/128_RVNN/RVNN_Stratch_1.srcs/sources_1/new/main.vhd:256]
INFO: [Synth 8-3491] module 'mult' declared at 'E:/FPGAProject/01102022/FPGAResearch/Z_Fresh/Z_Final/FPGA_Implementation/Pipelined_8_Input/RVNN/128_RVNN/RVNN_Stratch_1.srcs/sources_1/new/mult.vhd:6' bound to instance 'mult_unit' of component 'mult' [E:/FPGAProject/01102022/FPGAResearch/Z_Fresh/Z_Final/FPGA_Implementation/Pipelined_8_Input/RVNN/128_RVNN/RVNN_Stratch_1.srcs/sources_1/new/main.vhd:256]
INFO: [Synth 8-3491] module 'mult' declared at 'E:/FPGAProject/01102022/FPGAResearch/Z_Fresh/Z_Final/FPGA_Implementation/Pipelined_8_Input/RVNN/128_RVNN/RVNN_Stratch_1.srcs/sources_1/new/mult.vhd:6' bound to instance 'mult_unit' of component 'mult' [E:/FPGAProject/01102022/FPGAResearch/Z_Fresh/Z_Final/FPGA_Implementation/Pipelined_8_Input/RVNN/128_RVNN/RVNN_Stratch_1.srcs/sources_1/new/main.vhd:256]
INFO: [Synth 8-3491] module 'mult' declared at 'E:/FPGAProject/01102022/FPGAResearch/Z_Fresh/Z_Final/FPGA_Implementation/Pipelined_8_Input/RVNN/128_RVNN/RVNN_Stratch_1.srcs/sources_1/new/mult.vhd:6' bound to instance 'mult_unit' of component 'mult' [E:/FPGAProject/01102022/FPGAResearch/Z_Fresh/Z_Final/FPGA_Implementation/Pipelined_8_Input/RVNN/128_RVNN/RVNN_Stratch_1.srcs/sources_1/new/main.vhd:256]
INFO: [Synth 8-3491] module 'mult' declared at 'E:/FPGAProject/01102022/FPGAResearch/Z_Fresh/Z_Final/FPGA_Implementation/Pipelined_8_Input/RVNN/128_RVNN/RVNN_Stratch_1.srcs/sources_1/new/mult.vhd:6' bound to instance 'mult_unit' of component 'mult' [E:/FPGAProject/01102022/FPGAResearch/Z_Fresh/Z_Final/FPGA_Implementation/Pipelined_8_Input/RVNN/128_RVNN/RVNN_Stratch_1.srcs/sources_1/new/main.vhd:256]
INFO: [Synth 8-3491] module 'mult' declared at 'E:/FPGAProject/01102022/FPGAResearch/Z_Fresh/Z_Final/FPGA_Implementation/Pipelined_8_Input/RVNN/128_RVNN/RVNN_Stratch_1.srcs/sources_1/new/mult.vhd:6' bound to instance 'mult_unit' of component 'mult' [E:/FPGAProject/01102022/FPGAResearch/Z_Fresh/Z_Final/FPGA_Implementation/Pipelined_8_Input/RVNN/128_RVNN/RVNN_Stratch_1.srcs/sources_1/new/main.vhd:256]
INFO: [Synth 8-3491] module 'mult' declared at 'E:/FPGAProject/01102022/FPGAResearch/Z_Fresh/Z_Final/FPGA_Implementation/Pipelined_8_Input/RVNN/128_RVNN/RVNN_Stratch_1.srcs/sources_1/new/mult.vhd:6' bound to instance 'mult_unit' of component 'mult' [E:/FPGAProject/01102022/FPGAResearch/Z_Fresh/Z_Final/FPGA_Implementation/Pipelined_8_Input/RVNN/128_RVNN/RVNN_Stratch_1.srcs/sources_1/new/main.vhd:256]
INFO: [Synth 8-3491] module 'mult' declared at 'E:/FPGAProject/01102022/FPGAResearch/Z_Fresh/Z_Final/FPGA_Implementation/Pipelined_8_Input/RVNN/128_RVNN/RVNN_Stratch_1.srcs/sources_1/new/mult.vhd:6' bound to instance 'mult_unit' of component 'mult' [E:/FPGAProject/01102022/FPGAResearch/Z_Fresh/Z_Final/FPGA_Implementation/Pipelined_8_Input/RVNN/128_RVNN/RVNN_Stratch_1.srcs/sources_1/new/main.vhd:256]
INFO: [Synth 8-3491] module 'mult' declared at 'E:/FPGAProject/01102022/FPGAResearch/Z_Fresh/Z_Final/FPGA_Implementation/Pipelined_8_Input/RVNN/128_RVNN/RVNN_Stratch_1.srcs/sources_1/new/mult.vhd:6' bound to instance 'mult_unit' of component 'mult' [E:/FPGAProject/01102022/FPGAResearch/Z_Fresh/Z_Final/FPGA_Implementation/Pipelined_8_Input/RVNN/128_RVNN/RVNN_Stratch_1.srcs/sources_1/new/main.vhd:256]
INFO: [Synth 8-3491] module 'mult' declared at 'E:/FPGAProject/01102022/FPGAResearch/Z_Fresh/Z_Final/FPGA_Implementation/Pipelined_8_Input/RVNN/128_RVNN/RVNN_Stratch_1.srcs/sources_1/new/mult.vhd:6' bound to instance 'mult_unit' of component 'mult' [E:/FPGAProject/01102022/FPGAResearch/Z_Fresh/Z_Final/FPGA_Implementation/Pipelined_8_Input/RVNN/128_RVNN/RVNN_Stratch_1.srcs/sources_1/new/main.vhd:256]
INFO: [Synth 8-3491] module 'mult' declared at 'E:/FPGAProject/01102022/FPGAResearch/Z_Fresh/Z_Final/FPGA_Implementation/Pipelined_8_Input/RVNN/128_RVNN/RVNN_Stratch_1.srcs/sources_1/new/mult.vhd:6' bound to instance 'mult_unit' of component 'mult' [E:/FPGAProject/01102022/FPGAResearch/Z_Fresh/Z_Final/FPGA_Implementation/Pipelined_8_Input/RVNN/128_RVNN/RVNN_Stratch_1.srcs/sources_1/new/main.vhd:256]
INFO: [Synth 8-3491] module 'mult' declared at 'E:/FPGAProject/01102022/FPGAResearch/Z_Fresh/Z_Final/FPGA_Implementation/Pipelined_8_Input/RVNN/128_RVNN/RVNN_Stratch_1.srcs/sources_1/new/mult.vhd:6' bound to instance 'mult_unit' of component 'mult' [E:/FPGAProject/01102022/FPGAResearch/Z_Fresh/Z_Final/FPGA_Implementation/Pipelined_8_Input/RVNN/128_RVNN/RVNN_Stratch_1.srcs/sources_1/new/main.vhd:256]
INFO: [Synth 8-3491] module 'mult' declared at 'E:/FPGAProject/01102022/FPGAResearch/Z_Fresh/Z_Final/FPGA_Implementation/Pipelined_8_Input/RVNN/128_RVNN/RVNN_Stratch_1.srcs/sources_1/new/mult.vhd:6' bound to instance 'mult_unit' of component 'mult' [E:/FPGAProject/01102022/FPGAResearch/Z_Fresh/Z_Final/FPGA_Implementation/Pipelined_8_Input/RVNN/128_RVNN/RVNN_Stratch_1.srcs/sources_1/new/main.vhd:256]
INFO: [Synth 8-3491] module 'mult' declared at 'E:/FPGAProject/01102022/FPGAResearch/Z_Fresh/Z_Final/FPGA_Implementation/Pipelined_8_Input/RVNN/128_RVNN/RVNN_Stratch_1.srcs/sources_1/new/mult.vhd:6' bound to instance 'mult_unit' of component 'mult' [E:/FPGAProject/01102022/FPGAResearch/Z_Fresh/Z_Final/FPGA_Implementation/Pipelined_8_Input/RVNN/128_RVNN/RVNN_Stratch_1.srcs/sources_1/new/main.vhd:256]
INFO: [Synth 8-3491] module 'mult' declared at 'E:/FPGAProject/01102022/FPGAResearch/Z_Fresh/Z_Final/FPGA_Implementation/Pipelined_8_Input/RVNN/128_RVNN/RVNN_Stratch_1.srcs/sources_1/new/mult.vhd:6' bound to instance 'mult_unit' of component 'mult' [E:/FPGAProject/01102022/FPGAResearch/Z_Fresh/Z_Final/FPGA_Implementation/Pipelined_8_Input/RVNN/128_RVNN/RVNN_Stratch_1.srcs/sources_1/new/main.vhd:256]
INFO: [Synth 8-3491] module 'mult' declared at 'E:/FPGAProject/01102022/FPGAResearch/Z_Fresh/Z_Final/FPGA_Implementation/Pipelined_8_Input/RVNN/128_RVNN/RVNN_Stratch_1.srcs/sources_1/new/mult.vhd:6' bound to instance 'mult_unit' of component 'mult' [E:/FPGAProject/01102022/FPGAResearch/Z_Fresh/Z_Final/FPGA_Implementation/Pipelined_8_Input/RVNN/128_RVNN/RVNN_Stratch_1.srcs/sources_1/new/main.vhd:256]
INFO: [Synth 8-3491] module 'mult' declared at 'E:/FPGAProject/01102022/FPGAResearch/Z_Fresh/Z_Final/FPGA_Implementation/Pipelined_8_Input/RVNN/128_RVNN/RVNN_Stratch_1.srcs/sources_1/new/mult.vhd:6' bound to instance 'mult_unit' of component 'mult' [E:/FPGAProject/01102022/FPGAResearch/Z_Fresh/Z_Final/FPGA_Implementation/Pipelined_8_Input/RVNN/128_RVNN/RVNN_Stratch_1.srcs/sources_1/new/main.vhd:256]
INFO: [Synth 8-3491] module 'mult' declared at 'E:/FPGAProject/01102022/FPGAResearch/Z_Fresh/Z_Final/FPGA_Implementation/Pipelined_8_Input/RVNN/128_RVNN/RVNN_Stratch_1.srcs/sources_1/new/mult.vhd:6' bound to instance 'mult_unit' of component 'mult' [E:/FPGAProject/01102022/FPGAResearch/Z_Fresh/Z_Final/FPGA_Implementation/Pipelined_8_Input/RVNN/128_RVNN/RVNN_Stratch_1.srcs/sources_1/new/main.vhd:256]
INFO: [Synth 8-3491] module 'mult' declared at 'E:/FPGAProject/01102022/FPGAResearch/Z_Fresh/Z_Final/FPGA_Implementation/Pipelined_8_Input/RVNN/128_RVNN/RVNN_Stratch_1.srcs/sources_1/new/mult.vhd:6' bound to instance 'mult_unit' of component 'mult' [E:/FPGAProject/01102022/FPGAResearch/Z_Fresh/Z_Final/FPGA_Implementation/Pipelined_8_Input/RVNN/128_RVNN/RVNN_Stratch_1.srcs/sources_1/new/main.vhd:256]
INFO: [Synth 8-3491] module 'mult' declared at 'E:/FPGAProject/01102022/FPGAResearch/Z_Fresh/Z_Final/FPGA_Implementation/Pipelined_8_Input/RVNN/128_RVNN/RVNN_Stratch_1.srcs/sources_1/new/mult.vhd:6' bound to instance 'mult_unit' of component 'mult' [E:/FPGAProject/01102022/FPGAResearch/Z_Fresh/Z_Final/FPGA_Implementation/Pipelined_8_Input/RVNN/128_RVNN/RVNN_Stratch_1.srcs/sources_1/new/main.vhd:256]
INFO: [Synth 8-3491] module 'mult' declared at 'E:/FPGAProject/01102022/FPGAResearch/Z_Fresh/Z_Final/FPGA_Implementation/Pipelined_8_Input/RVNN/128_RVNN/RVNN_Stratch_1.srcs/sources_1/new/mult.vhd:6' bound to instance 'mult_unit' of component 'mult' [E:/FPGAProject/01102022/FPGAResearch/Z_Fresh/Z_Final/FPGA_Implementation/Pipelined_8_Input/RVNN/128_RVNN/RVNN_Stratch_1.srcs/sources_1/new/main.vhd:256]
INFO: [Synth 8-3491] module 'mult' declared at 'E:/FPGAProject/01102022/FPGAResearch/Z_Fresh/Z_Final/FPGA_Implementation/Pipelined_8_Input/RVNN/128_RVNN/RVNN_Stratch_1.srcs/sources_1/new/mult.vhd:6' bound to instance 'mult_unit' of component 'mult' [E:/FPGAProject/01102022/FPGAResearch/Z_Fresh/Z_Final/FPGA_Implementation/Pipelined_8_Input/RVNN/128_RVNN/RVNN_Stratch_1.srcs/sources_1/new/main.vhd:256]
INFO: [Synth 8-3491] module 'mult' declared at 'E:/FPGAProject/01102022/FPGAResearch/Z_Fresh/Z_Final/FPGA_Implementation/Pipelined_8_Input/RVNN/128_RVNN/RVNN_Stratch_1.srcs/sources_1/new/mult.vhd:6' bound to instance 'mult_unit' of component 'mult' [E:/FPGAProject/01102022/FPGAResearch/Z_Fresh/Z_Final/FPGA_Implementation/Pipelined_8_Input/RVNN/128_RVNN/RVNN_Stratch_1.srcs/sources_1/new/main.vhd:256]
INFO: [Synth 8-3491] module 'mult' declared at 'E:/FPGAProject/01102022/FPGAResearch/Z_Fresh/Z_Final/FPGA_Implementation/Pipelined_8_Input/RVNN/128_RVNN/RVNN_Stratch_1.srcs/sources_1/new/mult.vhd:6' bound to instance 'mult_unit' of component 'mult' [E:/FPGAProject/01102022/FPGAResearch/Z_Fresh/Z_Final/FPGA_Implementation/Pipelined_8_Input/RVNN/128_RVNN/RVNN_Stratch_1.srcs/sources_1/new/main.vhd:256]
INFO: [Synth 8-3491] module 'mult' declared at 'E:/FPGAProject/01102022/FPGAResearch/Z_Fresh/Z_Final/FPGA_Implementation/Pipelined_8_Input/RVNN/128_RVNN/RVNN_Stratch_1.srcs/sources_1/new/mult.vhd:6' bound to instance 'mult_unit' of component 'mult' [E:/FPGAProject/01102022/FPGAResearch/Z_Fresh/Z_Final/FPGA_Implementation/Pipelined_8_Input/RVNN/128_RVNN/RVNN_Stratch_1.srcs/sources_1/new/main.vhd:256]
INFO: [Synth 8-3491] module 'mult' declared at 'E:/FPGAProject/01102022/FPGAResearch/Z_Fresh/Z_Final/FPGA_Implementation/Pipelined_8_Input/RVNN/128_RVNN/RVNN_Stratch_1.srcs/sources_1/new/mult.vhd:6' bound to instance 'mult_unit' of component 'mult' [E:/FPGAProject/01102022/FPGAResearch/Z_Fresh/Z_Final/FPGA_Implementation/Pipelined_8_Input/RVNN/128_RVNN/RVNN_Stratch_1.srcs/sources_1/new/main.vhd:256]
INFO: [Synth 8-3491] module 'mult' declared at 'E:/FPGAProject/01102022/FPGAResearch/Z_Fresh/Z_Final/FPGA_Implementation/Pipelined_8_Input/RVNN/128_RVNN/RVNN_Stratch_1.srcs/sources_1/new/mult.vhd:6' bound to instance 'mult_unit' of component 'mult' [E:/FPGAProject/01102022/FPGAResearch/Z_Fresh/Z_Final/FPGA_Implementation/Pipelined_8_Input/RVNN/128_RVNN/RVNN_Stratch_1.srcs/sources_1/new/main.vhd:256]
INFO: [Synth 8-3491] module 'mult' declared at 'E:/FPGAProject/01102022/FPGAResearch/Z_Fresh/Z_Final/FPGA_Implementation/Pipelined_8_Input/RVNN/128_RVNN/RVNN_Stratch_1.srcs/sources_1/new/mult.vhd:6' bound to instance 'mult_unit' of component 'mult' [E:/FPGAProject/01102022/FPGAResearch/Z_Fresh/Z_Final/FPGA_Implementation/Pipelined_8_Input/RVNN/128_RVNN/RVNN_Stratch_1.srcs/sources_1/new/main.vhd:256]
INFO: [Synth 8-3491] module 'mult' declared at 'E:/FPGAProject/01102022/FPGAResearch/Z_Fresh/Z_Final/FPGA_Implementation/Pipelined_8_Input/RVNN/128_RVNN/RVNN_Stratch_1.srcs/sources_1/new/mult.vhd:6' bound to instance 'mult_unit' of component 'mult' [E:/FPGAProject/01102022/FPGAResearch/Z_Fresh/Z_Final/FPGA_Implementation/Pipelined_8_Input/RVNN/128_RVNN/RVNN_Stratch_1.srcs/sources_1/new/main.vhd:256]
INFO: [Synth 8-3491] module 'mult' declared at 'E:/FPGAProject/01102022/FPGAResearch/Z_Fresh/Z_Final/FPGA_Implementation/Pipelined_8_Input/RVNN/128_RVNN/RVNN_Stratch_1.srcs/sources_1/new/mult.vhd:6' bound to instance 'mult_unit' of component 'mult' [E:/FPGAProject/01102022/FPGAResearch/Z_Fresh/Z_Final/FPGA_Implementation/Pipelined_8_Input/RVNN/128_RVNN/RVNN_Stratch_1.srcs/sources_1/new/main.vhd:256]
INFO: [Synth 8-3491] module 'mult' declared at 'E:/FPGAProject/01102022/FPGAResearch/Z_Fresh/Z_Final/FPGA_Implementation/Pipelined_8_Input/RVNN/128_RVNN/RVNN_Stratch_1.srcs/sources_1/new/mult.vhd:6' bound to instance 'mult_unit' of component 'mult' [E:/FPGAProject/01102022/FPGAResearch/Z_Fresh/Z_Final/FPGA_Implementation/Pipelined_8_Input/RVNN/128_RVNN/RVNN_Stratch_1.srcs/sources_1/new/main.vhd:256]
INFO: [Synth 8-3491] module 'mult' declared at 'E:/FPGAProject/01102022/FPGAResearch/Z_Fresh/Z_Final/FPGA_Implementation/Pipelined_8_Input/RVNN/128_RVNN/RVNN_Stratch_1.srcs/sources_1/new/mult.vhd:6' bound to instance 'mult_unit' of component 'mult' [E:/FPGAProject/01102022/FPGAResearch/Z_Fresh/Z_Final/FPGA_Implementation/Pipelined_8_Input/RVNN/128_RVNN/RVNN_Stratch_1.srcs/sources_1/new/main.vhd:256]
INFO: [Synth 8-3491] module 'mult' declared at 'E:/FPGAProject/01102022/FPGAResearch/Z_Fresh/Z_Final/FPGA_Implementation/Pipelined_8_Input/RVNN/128_RVNN/RVNN_Stratch_1.srcs/sources_1/new/mult.vhd:6' bound to instance 'mult_unit' of component 'mult' [E:/FPGAProject/01102022/FPGAResearch/Z_Fresh/Z_Final/FPGA_Implementation/Pipelined_8_Input/RVNN/128_RVNN/RVNN_Stratch_1.srcs/sources_1/new/main.vhd:256]
INFO: [Synth 8-3491] module 'mult' declared at 'E:/FPGAProject/01102022/FPGAResearch/Z_Fresh/Z_Final/FPGA_Implementation/Pipelined_8_Input/RVNN/128_RVNN/RVNN_Stratch_1.srcs/sources_1/new/mult.vhd:6' bound to instance 'mult_unit' of component 'mult' [E:/FPGAProject/01102022/FPGAResearch/Z_Fresh/Z_Final/FPGA_Implementation/Pipelined_8_Input/RVNN/128_RVNN/RVNN_Stratch_1.srcs/sources_1/new/main.vhd:256]
INFO: [Synth 8-3491] module 'mult' declared at 'E:/FPGAProject/01102022/FPGAResearch/Z_Fresh/Z_Final/FPGA_Implementation/Pipelined_8_Input/RVNN/128_RVNN/RVNN_Stratch_1.srcs/sources_1/new/mult.vhd:6' bound to instance 'mult_unit' of component 'mult' [E:/FPGAProject/01102022/FPGAResearch/Z_Fresh/Z_Final/FPGA_Implementation/Pipelined_8_Input/RVNN/128_RVNN/RVNN_Stratch_1.srcs/sources_1/new/main.vhd:256]
INFO: [Synth 8-3491] module 'mult' declared at 'E:/FPGAProject/01102022/FPGAResearch/Z_Fresh/Z_Final/FPGA_Implementation/Pipelined_8_Input/RVNN/128_RVNN/RVNN_Stratch_1.srcs/sources_1/new/mult.vhd:6' bound to instance 'mult_unit' of component 'mult' [E:/FPGAProject/01102022/FPGAResearch/Z_Fresh/Z_Final/FPGA_Implementation/Pipelined_8_Input/RVNN/128_RVNN/RVNN_Stratch_1.srcs/sources_1/new/main.vhd:256]
INFO: [Synth 8-3491] module 'mult' declared at 'E:/FPGAProject/01102022/FPGAResearch/Z_Fresh/Z_Final/FPGA_Implementation/Pipelined_8_Input/RVNN/128_RVNN/RVNN_Stratch_1.srcs/sources_1/new/mult.vhd:6' bound to instance 'mult_unit' of component 'mult' [E:/FPGAProject/01102022/FPGAResearch/Z_Fresh/Z_Final/FPGA_Implementation/Pipelined_8_Input/RVNN/128_RVNN/RVNN_Stratch_1.srcs/sources_1/new/main.vhd:256]
INFO: [Synth 8-3491] module 'mult' declared at 'E:/FPGAProject/01102022/FPGAResearch/Z_Fresh/Z_Final/FPGA_Implementation/Pipelined_8_Input/RVNN/128_RVNN/RVNN_Stratch_1.srcs/sources_1/new/mult.vhd:6' bound to instance 'mult_unit' of component 'mult' [E:/FPGAProject/01102022/FPGAResearch/Z_Fresh/Z_Final/FPGA_Implementation/Pipelined_8_Input/RVNN/128_RVNN/RVNN_Stratch_1.srcs/sources_1/new/main.vhd:256]
INFO: [Synth 8-3491] module 'mult' declared at 'E:/FPGAProject/01102022/FPGAResearch/Z_Fresh/Z_Final/FPGA_Implementation/Pipelined_8_Input/RVNN/128_RVNN/RVNN_Stratch_1.srcs/sources_1/new/mult.vhd:6' bound to instance 'mult_unit' of component 'mult' [E:/FPGAProject/01102022/FPGAResearch/Z_Fresh/Z_Final/FPGA_Implementation/Pipelined_8_Input/RVNN/128_RVNN/RVNN_Stratch_1.srcs/sources_1/new/main.vhd:256]
INFO: [Synth 8-3491] module 'mult' declared at 'E:/FPGAProject/01102022/FPGAResearch/Z_Fresh/Z_Final/FPGA_Implementation/Pipelined_8_Input/RVNN/128_RVNN/RVNN_Stratch_1.srcs/sources_1/new/mult.vhd:6' bound to instance 'mult_unit' of component 'mult' [E:/FPGAProject/01102022/FPGAResearch/Z_Fresh/Z_Final/FPGA_Implementation/Pipelined_8_Input/RVNN/128_RVNN/RVNN_Stratch_1.srcs/sources_1/new/main.vhd:256]
INFO: [Synth 8-3491] module 'mult' declared at 'E:/FPGAProject/01102022/FPGAResearch/Z_Fresh/Z_Final/FPGA_Implementation/Pipelined_8_Input/RVNN/128_RVNN/RVNN_Stratch_1.srcs/sources_1/new/mult.vhd:6' bound to instance 'mult_unit' of component 'mult' [E:/FPGAProject/01102022/FPGAResearch/Z_Fresh/Z_Final/FPGA_Implementation/Pipelined_8_Input/RVNN/128_RVNN/RVNN_Stratch_1.srcs/sources_1/new/main.vhd:256]
INFO: [Synth 8-3491] module 'mult' declared at 'E:/FPGAProject/01102022/FPGAResearch/Z_Fresh/Z_Final/FPGA_Implementation/Pipelined_8_Input/RVNN/128_RVNN/RVNN_Stratch_1.srcs/sources_1/new/mult.vhd:6' bound to instance 'mult_unit' of component 'mult' [E:/FPGAProject/01102022/FPGAResearch/Z_Fresh/Z_Final/FPGA_Implementation/Pipelined_8_Input/RVNN/128_RVNN/RVNN_Stratch_1.srcs/sources_1/new/main.vhd:256]
INFO: [Synth 8-3491] module 'mult' declared at 'E:/FPGAProject/01102022/FPGAResearch/Z_Fresh/Z_Final/FPGA_Implementation/Pipelined_8_Input/RVNN/128_RVNN/RVNN_Stratch_1.srcs/sources_1/new/mult.vhd:6' bound to instance 'mult_unit' of component 'mult' [E:/FPGAProject/01102022/FPGAResearch/Z_Fresh/Z_Final/FPGA_Implementation/Pipelined_8_Input/RVNN/128_RVNN/RVNN_Stratch_1.srcs/sources_1/new/main.vhd:256]
INFO: [Synth 8-3491] module 'mult' declared at 'E:/FPGAProject/01102022/FPGAResearch/Z_Fresh/Z_Final/FPGA_Implementation/Pipelined_8_Input/RVNN/128_RVNN/RVNN_Stratch_1.srcs/sources_1/new/mult.vhd:6' bound to instance 'mult_unit' of component 'mult' [E:/FPGAProject/01102022/FPGAResearch/Z_Fresh/Z_Final/FPGA_Implementation/Pipelined_8_Input/RVNN/128_RVNN/RVNN_Stratch_1.srcs/sources_1/new/main.vhd:256]
INFO: [Synth 8-3491] module 'mult' declared at 'E:/FPGAProject/01102022/FPGAResearch/Z_Fresh/Z_Final/FPGA_Implementation/Pipelined_8_Input/RVNN/128_RVNN/RVNN_Stratch_1.srcs/sources_1/new/mult.vhd:6' bound to instance 'mult_unit' of component 'mult' [E:/FPGAProject/01102022/FPGAResearch/Z_Fresh/Z_Final/FPGA_Implementation/Pipelined_8_Input/RVNN/128_RVNN/RVNN_Stratch_1.srcs/sources_1/new/main.vhd:256]
INFO: [Synth 8-3491] module 'mult' declared at 'E:/FPGAProject/01102022/FPGAResearch/Z_Fresh/Z_Final/FPGA_Implementation/Pipelined_8_Input/RVNN/128_RVNN/RVNN_Stratch_1.srcs/sources_1/new/mult.vhd:6' bound to instance 'mult_unit' of component 'mult' [E:/FPGAProject/01102022/FPGAResearch/Z_Fresh/Z_Final/FPGA_Implementation/Pipelined_8_Input/RVNN/128_RVNN/RVNN_Stratch_1.srcs/sources_1/new/main.vhd:256]
INFO: [Synth 8-3491] module 'mult' declared at 'E:/FPGAProject/01102022/FPGAResearch/Z_Fresh/Z_Final/FPGA_Implementation/Pipelined_8_Input/RVNN/128_RVNN/RVNN_Stratch_1.srcs/sources_1/new/mult.vhd:6' bound to instance 'mult_unit' of component 'mult' [E:/FPGAProject/01102022/FPGAResearch/Z_Fresh/Z_Final/FPGA_Implementation/Pipelined_8_Input/RVNN/128_RVNN/RVNN_Stratch_1.srcs/sources_1/new/main.vhd:256]
INFO: [Synth 8-3491] module 'mult' declared at 'E:/FPGAProject/01102022/FPGAResearch/Z_Fresh/Z_Final/FPGA_Implementation/Pipelined_8_Input/RVNN/128_RVNN/RVNN_Stratch_1.srcs/sources_1/new/mult.vhd:6' bound to instance 'mult_unit' of component 'mult' [E:/FPGAProject/01102022/FPGAResearch/Z_Fresh/Z_Final/FPGA_Implementation/Pipelined_8_Input/RVNN/128_RVNN/RVNN_Stratch_1.srcs/sources_1/new/main.vhd:256]
INFO: [Synth 8-3491] module 'mult' declared at 'E:/FPGAProject/01102022/FPGAResearch/Z_Fresh/Z_Final/FPGA_Implementation/Pipelined_8_Input/RVNN/128_RVNN/RVNN_Stratch_1.srcs/sources_1/new/mult.vhd:6' bound to instance 'mult_unit' of component 'mult' [E:/FPGAProject/01102022/FPGAResearch/Z_Fresh/Z_Final/FPGA_Implementation/Pipelined_8_Input/RVNN/128_RVNN/RVNN_Stratch_1.srcs/sources_1/new/main.vhd:256]
INFO: [Synth 8-3491] module 'mult' declared at 'E:/FPGAProject/01102022/FPGAResearch/Z_Fresh/Z_Final/FPGA_Implementation/Pipelined_8_Input/RVNN/128_RVNN/RVNN_Stratch_1.srcs/sources_1/new/mult.vhd:6' bound to instance 'mult_unit' of component 'mult' [E:/FPGAProject/01102022/FPGAResearch/Z_Fresh/Z_Final/FPGA_Implementation/Pipelined_8_Input/RVNN/128_RVNN/RVNN_Stratch_1.srcs/sources_1/new/main.vhd:256]
INFO: [Synth 8-3491] module 'mult' declared at 'E:/FPGAProject/01102022/FPGAResearch/Z_Fresh/Z_Final/FPGA_Implementation/Pipelined_8_Input/RVNN/128_RVNN/RVNN_Stratch_1.srcs/sources_1/new/mult.vhd:6' bound to instance 'mult_unit' of component 'mult' [E:/FPGAProject/01102022/FPGAResearch/Z_Fresh/Z_Final/FPGA_Implementation/Pipelined_8_Input/RVNN/128_RVNN/RVNN_Stratch_1.srcs/sources_1/new/main.vhd:256]
INFO: [Synth 8-3491] module 'mult' declared at 'E:/FPGAProject/01102022/FPGAResearch/Z_Fresh/Z_Final/FPGA_Implementation/Pipelined_8_Input/RVNN/128_RVNN/RVNN_Stratch_1.srcs/sources_1/new/mult.vhd:6' bound to instance 'mult_unit' of component 'mult' [E:/FPGAProject/01102022/FPGAResearch/Z_Fresh/Z_Final/FPGA_Implementation/Pipelined_8_Input/RVNN/128_RVNN/RVNN_Stratch_1.srcs/sources_1/new/main.vhd:256]
INFO: [Synth 8-3491] module 'mult' declared at 'E:/FPGAProject/01102022/FPGAResearch/Z_Fresh/Z_Final/FPGA_Implementation/Pipelined_8_Input/RVNN/128_RVNN/RVNN_Stratch_1.srcs/sources_1/new/mult.vhd:6' bound to instance 'mult_unit' of component 'mult' [E:/FPGAProject/01102022/FPGAResearch/Z_Fresh/Z_Final/FPGA_Implementation/Pipelined_8_Input/RVNN/128_RVNN/RVNN_Stratch_1.srcs/sources_1/new/main.vhd:256]
INFO: [Synth 8-3491] module 'mult' declared at 'E:/FPGAProject/01102022/FPGAResearch/Z_Fresh/Z_Final/FPGA_Implementation/Pipelined_8_Input/RVNN/128_RVNN/RVNN_Stratch_1.srcs/sources_1/new/mult.vhd:6' bound to instance 'mult_unit' of component 'mult' [E:/FPGAProject/01102022/FPGAResearch/Z_Fresh/Z_Final/FPGA_Implementation/Pipelined_8_Input/RVNN/128_RVNN/RVNN_Stratch_1.srcs/sources_1/new/main.vhd:256]
INFO: [Synth 8-3491] module 'mult' declared at 'E:/FPGAProject/01102022/FPGAResearch/Z_Fresh/Z_Final/FPGA_Implementation/Pipelined_8_Input/RVNN/128_RVNN/RVNN_Stratch_1.srcs/sources_1/new/mult.vhd:6' bound to instance 'mult_unit' of component 'mult' [E:/FPGAProject/01102022/FPGAResearch/Z_Fresh/Z_Final/FPGA_Implementation/Pipelined_8_Input/RVNN/128_RVNN/RVNN_Stratch_1.srcs/sources_1/new/main.vhd:256]
INFO: [Synth 8-3491] module 'mult' declared at 'E:/FPGAProject/01102022/FPGAResearch/Z_Fresh/Z_Final/FPGA_Implementation/Pipelined_8_Input/RVNN/128_RVNN/RVNN_Stratch_1.srcs/sources_1/new/mult.vhd:6' bound to instance 'mult_unit' of component 'mult' [E:/FPGAProject/01102022/FPGAResearch/Z_Fresh/Z_Final/FPGA_Implementation/Pipelined_8_Input/RVNN/128_RVNN/RVNN_Stratch_1.srcs/sources_1/new/main.vhd:256]
INFO: [Synth 8-3491] module 'mult' declared at 'E:/FPGAProject/01102022/FPGAResearch/Z_Fresh/Z_Final/FPGA_Implementation/Pipelined_8_Input/RVNN/128_RVNN/RVNN_Stratch_1.srcs/sources_1/new/mult.vhd:6' bound to instance 'mult_unit' of component 'mult' [E:/FPGAProject/01102022/FPGAResearch/Z_Fresh/Z_Final/FPGA_Implementation/Pipelined_8_Input/RVNN/128_RVNN/RVNN_Stratch_1.srcs/sources_1/new/main.vhd:256]
INFO: [Synth 8-3491] module 'mult' declared at 'E:/FPGAProject/01102022/FPGAResearch/Z_Fresh/Z_Final/FPGA_Implementation/Pipelined_8_Input/RVNN/128_RVNN/RVNN_Stratch_1.srcs/sources_1/new/mult.vhd:6' bound to instance 'mult_unit' of component 'mult' [E:/FPGAProject/01102022/FPGAResearch/Z_Fresh/Z_Final/FPGA_Implementation/Pipelined_8_Input/RVNN/128_RVNN/RVNN_Stratch_1.srcs/sources_1/new/main.vhd:256]
INFO: [Synth 8-3491] module 'mult' declared at 'E:/FPGAProject/01102022/FPGAResearch/Z_Fresh/Z_Final/FPGA_Implementation/Pipelined_8_Input/RVNN/128_RVNN/RVNN_Stratch_1.srcs/sources_1/new/mult.vhd:6' bound to instance 'mult_unit' of component 'mult' [E:/FPGAProject/01102022/FPGAResearch/Z_Fresh/Z_Final/FPGA_Implementation/Pipelined_8_Input/RVNN/128_RVNN/RVNN_Stratch_1.srcs/sources_1/new/main.vhd:256]
INFO: [Synth 8-3491] module 'mult' declared at 'E:/FPGAProject/01102022/FPGAResearch/Z_Fresh/Z_Final/FPGA_Implementation/Pipelined_8_Input/RVNN/128_RVNN/RVNN_Stratch_1.srcs/sources_1/new/mult.vhd:6' bound to instance 'mult_unit' of component 'mult' [E:/FPGAProject/01102022/FPGAResearch/Z_Fresh/Z_Final/FPGA_Implementation/Pipelined_8_Input/RVNN/128_RVNN/RVNN_Stratch_1.srcs/sources_1/new/main.vhd:256]
INFO: [Synth 8-3491] module 'mult' declared at 'E:/FPGAProject/01102022/FPGAResearch/Z_Fresh/Z_Final/FPGA_Implementation/Pipelined_8_Input/RVNN/128_RVNN/RVNN_Stratch_1.srcs/sources_1/new/mult.vhd:6' bound to instance 'mult_unit' of component 'mult' [E:/FPGAProject/01102022/FPGAResearch/Z_Fresh/Z_Final/FPGA_Implementation/Pipelined_8_Input/RVNN/128_RVNN/RVNN_Stratch_1.srcs/sources_1/new/main.vhd:256]
INFO: [Synth 8-3491] module 'mult' declared at 'E:/FPGAProject/01102022/FPGAResearch/Z_Fresh/Z_Final/FPGA_Implementation/Pipelined_8_Input/RVNN/128_RVNN/RVNN_Stratch_1.srcs/sources_1/new/mult.vhd:6' bound to instance 'mult_unit' of component 'mult' [E:/FPGAProject/01102022/FPGAResearch/Z_Fresh/Z_Final/FPGA_Implementation/Pipelined_8_Input/RVNN/128_RVNN/RVNN_Stratch_1.srcs/sources_1/new/main.vhd:256]
INFO: [Synth 8-3491] module 'mult' declared at 'E:/FPGAProject/01102022/FPGAResearch/Z_Fresh/Z_Final/FPGA_Implementation/Pipelined_8_Input/RVNN/128_RVNN/RVNN_Stratch_1.srcs/sources_1/new/mult.vhd:6' bound to instance 'mult_unit' of component 'mult' [E:/FPGAProject/01102022/FPGAResearch/Z_Fresh/Z_Final/FPGA_Implementation/Pipelined_8_Input/RVNN/128_RVNN/RVNN_Stratch_1.srcs/sources_1/new/main.vhd:256]
INFO: [Synth 8-3491] module 'mult' declared at 'E:/FPGAProject/01102022/FPGAResearch/Z_Fresh/Z_Final/FPGA_Implementation/Pipelined_8_Input/RVNN/128_RVNN/RVNN_Stratch_1.srcs/sources_1/new/mult.vhd:6' bound to instance 'mult_unit' of component 'mult' [E:/FPGAProject/01102022/FPGAResearch/Z_Fresh/Z_Final/FPGA_Implementation/Pipelined_8_Input/RVNN/128_RVNN/RVNN_Stratch_1.srcs/sources_1/new/main.vhd:256]
INFO: [Synth 8-3491] module 'mult' declared at 'E:/FPGAProject/01102022/FPGAResearch/Z_Fresh/Z_Final/FPGA_Implementation/Pipelined_8_Input/RVNN/128_RVNN/RVNN_Stratch_1.srcs/sources_1/new/mult.vhd:6' bound to instance 'mult_unit' of component 'mult' [E:/FPGAProject/01102022/FPGAResearch/Z_Fresh/Z_Final/FPGA_Implementation/Pipelined_8_Input/RVNN/128_RVNN/RVNN_Stratch_1.srcs/sources_1/new/main.vhd:256]
INFO: [Common 17-14] Message 'Synth 8-3491' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-638] synthesizing module 'reluAct' [E:/FPGAProject/01102022/FPGAResearch/Z_Fresh/Z_Final/FPGA_Implementation/Pipelined_8_Input/RVNN/128_RVNN/RVNN_Stratch_1.srcs/sources_1/new/reluAct.vhd:41]
INFO: [Synth 8-256] done synthesizing module 'reluAct' (2#1) [E:/FPGAProject/01102022/FPGAResearch/Z_Fresh/Z_Final/FPGA_Implementation/Pipelined_8_Input/RVNN/128_RVNN/RVNN_Stratch_1.srcs/sources_1/new/reluAct.vhd:41]
INFO: [Synth 8-638] synthesizing module 'n_output' [E:/FPGAProject/01102022/FPGAResearch/Z_Fresh/Z_Final/FPGA_Implementation/Pipelined_8_Input/RVNN/128_RVNN/RVNN_Stratch_1.srcs/sources_1/new/n_output.vhd:43]
INFO: [Synth 8-256] done synthesizing module 'n_output' (3#1) [E:/FPGAProject/01102022/FPGAResearch/Z_Fresh/Z_Final/FPGA_Implementation/Pipelined_8_Input/RVNN/128_RVNN/RVNN_Stratch_1.srcs/sources_1/new/n_output.vhd:43]
INFO: [Synth 8-256] done synthesizing module 'main' (4#1) [E:/FPGAProject/01102022/FPGAResearch/Z_Fresh/Z_Final/FPGA_Implementation/Pipelined_8_Input/RVNN/128_RVNN/RVNN_Stratch_1.srcs/sources_1/new/main.vhd:41]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:12 . Memory (MB): peak = 1493.262 ; gain = 213.570
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:07 ; elapsed = 00:00:12 . Memory (MB): peak = 1493.262 ; gain = 213.570
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:12 . Memory (MB): peak = 1493.262 ; gain = 213.570
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.286 . Memory (MB): peak = 1493.262 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [E:/FPGAProject/01102022/FPGAResearch/Z_Fresh/Z_Final/FPGA_Implementation/Pipelined_8_Input/RVNN/128_RVNN/RVNN_Stratch_1.srcs/constrs_1/new/config.xdc]
Finished Parsing XDC File [E:/FPGAProject/01102022/FPGAResearch/Z_Fresh/Z_Final/FPGA_Implementation/Pipelined_8_Input/RVNN/128_RVNN/RVNN_Stratch_1.srcs/constrs_1/new/config.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 1547.832 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.212 . Memory (MB): peak = 1547.832 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:15 ; elapsed = 00:00:22 . Memory (MB): peak = 1547.832 ; gain = 268.141
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7vx485tffg1761-2
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:15 ; elapsed = 00:00:22 . Memory (MB): peak = 1547.832 ; gain = 268.141
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:15 ; elapsed = 00:00:22 . Memory (MB): peak = 1547.832 ; gain = 268.141
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:22 ; elapsed = 00:00:38 . Memory (MB): peak = 1547.832 ; gain = 268.141
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   32 Bit       Adders := 1     
	   2 Input   16 Bit       Adders := 320   
	  16 Input   16 Bit       Adders := 20    
	  21 Input   16 Bit       Adders := 10    
+---Registers : 
	               32 Bit    Registers := 2     
	               16 Bit    Registers := 1006  
+---Muxes : 
	  16 Input   16 Bit        Muxes := 8     
	   2 Input   16 Bit        Muxes := 30    
	   2 Input    1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 2800 (col length:140)
BRAMs: 2060 (col length: RAMB18 140 RAMB36 70)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5587] ROM size for "b0" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5587] ROM size for "b0" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5587] ROM size for "b0" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5587] ROM size for "b0" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5587] ROM size for "b0" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5587] ROM size for "b0" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5587] ROM size for "b0" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5587] ROM size for "b0" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5587] ROM size for "b0" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5587] ROM size for "b0" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5587] ROM size for "b0" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5587] ROM size for "b0" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5587] ROM size for "b0" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5587] ROM size for "b0" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5587] ROM size for "b0" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5587] ROM size for "b0" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5587] ROM size for "b0" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5587] ROM size for "b0" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5587] ROM size for "b0" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5587] ROM size for "b0" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5587] ROM size for "b0" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5587] ROM size for "b0" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5587] ROM size for "b0" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5587] ROM size for "b0" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5587] ROM size for "b0" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5587] ROM size for "b0" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5587] ROM size for "b0" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5587] ROM size for "b0" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5587] ROM size for "b0" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5587] ROM size for "b0" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5587] ROM size for "b0" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5587] ROM size for "b0" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5587] ROM size for "b0" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5587] ROM size for "b0" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5587] ROM size for "b0" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5587] ROM size for "b0" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5587] ROM size for "b0" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5587] ROM size for "b0" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5587] ROM size for "b0" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5587] ROM size for "b0" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5587] ROM size for "b0" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5587] ROM size for "b0" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5587] ROM size for "b0" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5587] ROM size for "b0" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5587] ROM size for "b0" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5587] ROM size for "b0" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5587] ROM size for "b0" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5587] ROM size for "b0" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5587] ROM size for "b0" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5587] ROM size for "b0" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5587] ROM size for "b0" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5587] ROM size for "b0" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5587] ROM size for "b0" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5587] ROM size for "b0" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5587] ROM size for "b0" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5587] ROM size for "b0" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5587] ROM size for "b0" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5587] ROM size for "b0" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5587] ROM size for "b0" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5587] ROM size for "b0" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5587] ROM size for "b0" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5587] ROM size for "b0" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5587] ROM size for "b0" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5587] ROM size for "b0" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5587] ROM size for "b0" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5587] ROM size for "b0" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5587] ROM size for "b0" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5587] ROM size for "b0" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5587] ROM size for "b0" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5587] ROM size for "b0" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5587] ROM size for "b0" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5587] ROM size for "b0" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5587] ROM size for "b0" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5587] ROM size for "b0" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5587] ROM size for "b0" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5587] ROM size for "b0" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5587] ROM size for "b0" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5587] ROM size for "b0" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5587] ROM size for "b0" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5587] ROM size for "b0" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5587] ROM size for "b0" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5587] ROM size for "b0" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5587] ROM size for "b0" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5587] ROM size for "b0" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5587] ROM size for "b0" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5587] ROM size for "b0" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5587] ROM size for "b0" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5587] ROM size for "b0" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5587] ROM size for "b0" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5587] ROM size for "b0" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5587] ROM size for "b0" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5587] ROM size for "b0" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5587] ROM size for "b0" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5587] ROM size for "b0" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5587] ROM size for "b0" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5587] ROM size for "b0" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5587] ROM size for "b0" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5587] ROM size for "b0" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5587] ROM size for "b0" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5587] ROM size for "b0" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Common 17-14] Message 'Synth 8-5587' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-5587' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
DSP Report: Generating DSP multgen_L[17].multgen[15].mult_unit/temp, operation Mode is: A*B2.
DSP Report: register bb_real_reg[17][15] is absorbed into DSP multgen_L[17].multgen[15].mult_unit/temp.
DSP Report: operator multgen_L[17].multgen[15].mult_unit/temp is absorbed into DSP multgen_L[17].multgen[15].mult_unit/temp.
DSP Report: Generating DSP multgen_L[17].multgen[13].mult_unit/temp, operation Mode is: A*B2.
DSP Report: register bb_real_reg[17][13] is absorbed into DSP multgen_L[17].multgen[13].mult_unit/temp.
DSP Report: operator multgen_L[17].multgen[13].mult_unit/temp is absorbed into DSP multgen_L[17].multgen[13].mult_unit/temp.
DSP Report: Generating DSP multgen_L[17].multgen[14].mult_unit/temp, operation Mode is: A*B2.
DSP Report: register bb_real_reg[17][14] is absorbed into DSP multgen_L[17].multgen[14].mult_unit/temp.
DSP Report: operator multgen_L[17].multgen[14].mult_unit/temp is absorbed into DSP multgen_L[17].multgen[14].mult_unit/temp.
DSP Report: Generating DSP multgen_L[17].multgen[11].mult_unit/temp, operation Mode is: A*B2.
DSP Report: register bb_real_reg[17][11] is absorbed into DSP multgen_L[17].multgen[11].mult_unit/temp.
DSP Report: operator multgen_L[17].multgen[11].mult_unit/temp is absorbed into DSP multgen_L[17].multgen[11].mult_unit/temp.
DSP Report: Generating DSP multgen_L[17].multgen[9].mult_unit/temp, operation Mode is: A*B2.
DSP Report: register bb_real_reg[17][9] is absorbed into DSP multgen_L[17].multgen[9].mult_unit/temp.
DSP Report: operator multgen_L[17].multgen[9].mult_unit/temp is absorbed into DSP multgen_L[17].multgen[9].mult_unit/temp.
DSP Report: Generating DSP multgen_L[17].multgen[10].mult_unit/temp, operation Mode is: A*B2.
DSP Report: register bb_real_reg[17][10] is absorbed into DSP multgen_L[17].multgen[10].mult_unit/temp.
DSP Report: operator multgen_L[17].multgen[10].mult_unit/temp is absorbed into DSP multgen_L[17].multgen[10].mult_unit/temp.
DSP Report: Generating DSP multgen_L[17].multgen[12].mult_unit/temp, operation Mode is: A*B2.
DSP Report: register bb_real_reg[17][12] is absorbed into DSP multgen_L[17].multgen[12].mult_unit/temp.
DSP Report: operator multgen_L[17].multgen[12].mult_unit/temp is absorbed into DSP multgen_L[17].multgen[12].mult_unit/temp.
DSP Report: Generating DSP multgen_L[17].multgen[7].mult_unit/temp, operation Mode is: A*B2.
DSP Report: register bb_real_reg[17][7] is absorbed into DSP multgen_L[17].multgen[7].mult_unit/temp.
DSP Report: operator multgen_L[17].multgen[7].mult_unit/temp is absorbed into DSP multgen_L[17].multgen[7].mult_unit/temp.
DSP Report: Generating DSP multgen_L[17].multgen[5].mult_unit/temp, operation Mode is: A*B2.
DSP Report: register bb_real_reg[17][5] is absorbed into DSP multgen_L[17].multgen[5].mult_unit/temp.
DSP Report: operator multgen_L[17].multgen[5].mult_unit/temp is absorbed into DSP multgen_L[17].multgen[5].mult_unit/temp.
DSP Report: Generating DSP multgen_L[17].multgen[6].mult_unit/temp, operation Mode is: A*B2.
DSP Report: register bb_real_reg[17][6] is absorbed into DSP multgen_L[17].multgen[6].mult_unit/temp.
DSP Report: operator multgen_L[17].multgen[6].mult_unit/temp is absorbed into DSP multgen_L[17].multgen[6].mult_unit/temp.
DSP Report: Generating DSP multgen_L[17].multgen[3].mult_unit/temp, operation Mode is: A*B2.
DSP Report: register bb_real_reg[17][3] is absorbed into DSP multgen_L[17].multgen[3].mult_unit/temp.
DSP Report: operator multgen_L[17].multgen[3].mult_unit/temp is absorbed into DSP multgen_L[17].multgen[3].mult_unit/temp.
DSP Report: Generating DSP multgen_L[17].multgen[1].mult_unit/temp, operation Mode is: A*B2.
DSP Report: register bb_real_reg[17][1] is absorbed into DSP multgen_L[17].multgen[1].mult_unit/temp.
DSP Report: operator multgen_L[17].multgen[1].mult_unit/temp is absorbed into DSP multgen_L[17].multgen[1].mult_unit/temp.
DSP Report: Generating DSP multgen_L[17].multgen[2].mult_unit/temp, operation Mode is: A*B2.
DSP Report: register bb_real_reg[17][2] is absorbed into DSP multgen_L[17].multgen[2].mult_unit/temp.
DSP Report: operator multgen_L[17].multgen[2].mult_unit/temp is absorbed into DSP multgen_L[17].multgen[2].mult_unit/temp.
DSP Report: Generating DSP multgen_L[17].multgen[4].mult_unit/temp, operation Mode is: A*B2.
DSP Report: register bb_real_reg[17][4] is absorbed into DSP multgen_L[17].multgen[4].mult_unit/temp.
DSP Report: operator multgen_L[17].multgen[4].mult_unit/temp is absorbed into DSP multgen_L[17].multgen[4].mult_unit/temp.
DSP Report: Generating DSP multgen_L[17].multgen[8].mult_unit/temp, operation Mode is: A*B2.
DSP Report: register bb_real_reg[17][8] is absorbed into DSP multgen_L[17].multgen[8].mult_unit/temp.
DSP Report: operator multgen_L[17].multgen[8].mult_unit/temp is absorbed into DSP multgen_L[17].multgen[8].mult_unit/temp.
DSP Report: Generating DSP multgen_L[17].multgen[0].mult_unit/temp, operation Mode is: A*B2.
DSP Report: register bb_real_reg[17][0] is absorbed into DSP multgen_L[17].multgen[0].mult_unit/temp.
DSP Report: operator multgen_L[17].multgen[0].mult_unit/temp is absorbed into DSP multgen_L[17].multgen[0].mult_unit/temp.
DSP Report: Generating DSP multgen_L[4].multgen[15].mult_unit/temp, operation Mode is: A*B2.
DSP Report: register bb_real_reg[4][15] is absorbed into DSP multgen_L[4].multgen[15].mult_unit/temp.
DSP Report: operator multgen_L[4].multgen[15].mult_unit/temp is absorbed into DSP multgen_L[4].multgen[15].mult_unit/temp.
DSP Report: Generating DSP multgen_L[4].multgen[13].mult_unit/temp, operation Mode is: A*B2.
DSP Report: register bb_real_reg[4][13] is absorbed into DSP multgen_L[4].multgen[13].mult_unit/temp.
DSP Report: operator multgen_L[4].multgen[13].mult_unit/temp is absorbed into DSP multgen_L[4].multgen[13].mult_unit/temp.
DSP Report: Generating DSP multgen_L[4].multgen[14].mult_unit/temp, operation Mode is: A*B2.
DSP Report: register bb_real_reg[4][14] is absorbed into DSP multgen_L[4].multgen[14].mult_unit/temp.
DSP Report: operator multgen_L[4].multgen[14].mult_unit/temp is absorbed into DSP multgen_L[4].multgen[14].mult_unit/temp.
DSP Report: Generating DSP multgen_L[4].multgen[11].mult_unit/temp, operation Mode is: A*B2.
DSP Report: register bb_real_reg[4][11] is absorbed into DSP multgen_L[4].multgen[11].mult_unit/temp.
DSP Report: operator multgen_L[4].multgen[11].mult_unit/temp is absorbed into DSP multgen_L[4].multgen[11].mult_unit/temp.
DSP Report: Generating DSP multgen_L[4].multgen[9].mult_unit/temp, operation Mode is: A*B2.
DSP Report: register bb_real_reg[4][9] is absorbed into DSP multgen_L[4].multgen[9].mult_unit/temp.
DSP Report: operator multgen_L[4].multgen[9].mult_unit/temp is absorbed into DSP multgen_L[4].multgen[9].mult_unit/temp.
DSP Report: Generating DSP multgen_L[4].multgen[10].mult_unit/temp, operation Mode is: A*B2.
DSP Report: register bb_real_reg[4][10] is absorbed into DSP multgen_L[4].multgen[10].mult_unit/temp.
DSP Report: operator multgen_L[4].multgen[10].mult_unit/temp is absorbed into DSP multgen_L[4].multgen[10].mult_unit/temp.
DSP Report: Generating DSP multgen_L[4].multgen[12].mult_unit/temp, operation Mode is: A*B2.
DSP Report: register bb_real_reg[4][12] is absorbed into DSP multgen_L[4].multgen[12].mult_unit/temp.
DSP Report: operator multgen_L[4].multgen[12].mult_unit/temp is absorbed into DSP multgen_L[4].multgen[12].mult_unit/temp.
DSP Report: Generating DSP multgen_L[4].multgen[7].mult_unit/temp, operation Mode is: A*B2.
DSP Report: register bb_real_reg[4][7] is absorbed into DSP multgen_L[4].multgen[7].mult_unit/temp.
DSP Report: operator multgen_L[4].multgen[7].mult_unit/temp is absorbed into DSP multgen_L[4].multgen[7].mult_unit/temp.
DSP Report: Generating DSP multgen_L[4].multgen[5].mult_unit/temp, operation Mode is: A*B2.
DSP Report: register bb_real_reg[4][5] is absorbed into DSP multgen_L[4].multgen[5].mult_unit/temp.
DSP Report: operator multgen_L[4].multgen[5].mult_unit/temp is absorbed into DSP multgen_L[4].multgen[5].mult_unit/temp.
DSP Report: Generating DSP multgen_L[4].multgen[6].mult_unit/temp, operation Mode is: A*B2.
DSP Report: register bb_real_reg[4][6] is absorbed into DSP multgen_L[4].multgen[6].mult_unit/temp.
DSP Report: operator multgen_L[4].multgen[6].mult_unit/temp is absorbed into DSP multgen_L[4].multgen[6].mult_unit/temp.
DSP Report: Generating DSP multgen_L[4].multgen[3].mult_unit/temp, operation Mode is: A*B2.
DSP Report: register bb_real_reg[4][3] is absorbed into DSP multgen_L[4].multgen[3].mult_unit/temp.
DSP Report: operator multgen_L[4].multgen[3].mult_unit/temp is absorbed into DSP multgen_L[4].multgen[3].mult_unit/temp.
DSP Report: Generating DSP multgen_L[4].multgen[1].mult_unit/temp, operation Mode is: A*B2.
DSP Report: register bb_real_reg[4][1] is absorbed into DSP multgen_L[4].multgen[1].mult_unit/temp.
DSP Report: operator multgen_L[4].multgen[1].mult_unit/temp is absorbed into DSP multgen_L[4].multgen[1].mult_unit/temp.
DSP Report: Generating DSP multgen_L[4].multgen[2].mult_unit/temp, operation Mode is: A*B2.
DSP Report: register bb_real_reg[4][2] is absorbed into DSP multgen_L[4].multgen[2].mult_unit/temp.
DSP Report: operator multgen_L[4].multgen[2].mult_unit/temp is absorbed into DSP multgen_L[4].multgen[2].mult_unit/temp.
DSP Report: Generating DSP multgen_L[4].multgen[4].mult_unit/temp, operation Mode is: A*B2.
DSP Report: register bb_real_reg[4][4] is absorbed into DSP multgen_L[4].multgen[4].mult_unit/temp.
DSP Report: operator multgen_L[4].multgen[4].mult_unit/temp is absorbed into DSP multgen_L[4].multgen[4].mult_unit/temp.
DSP Report: Generating DSP multgen_L[4].multgen[8].mult_unit/temp, operation Mode is: A*B2.
DSP Report: register bb_real_reg[4][8] is absorbed into DSP multgen_L[4].multgen[8].mult_unit/temp.
DSP Report: operator multgen_L[4].multgen[8].mult_unit/temp is absorbed into DSP multgen_L[4].multgen[8].mult_unit/temp.
DSP Report: Generating DSP multgen_L[4].multgen[0].mult_unit/temp, operation Mode is: A*B2.
DSP Report: register bb_real_reg[4][0] is absorbed into DSP multgen_L[4].multgen[0].mult_unit/temp.
DSP Report: operator multgen_L[4].multgen[0].mult_unit/temp is absorbed into DSP multgen_L[4].multgen[0].mult_unit/temp.
DSP Report: Generating DSP multgen_L[3].multgen[15].mult_unit/temp, operation Mode is: A*B2.
DSP Report: register bb_real_reg[3][15] is absorbed into DSP multgen_L[3].multgen[15].mult_unit/temp.
DSP Report: operator multgen_L[3].multgen[15].mult_unit/temp is absorbed into DSP multgen_L[3].multgen[15].mult_unit/temp.
DSP Report: Generating DSP multgen_L[3].multgen[13].mult_unit/temp, operation Mode is: A*B2.
DSP Report: register bb_real_reg[3][13] is absorbed into DSP multgen_L[3].multgen[13].mult_unit/temp.
DSP Report: operator multgen_L[3].multgen[13].mult_unit/temp is absorbed into DSP multgen_L[3].multgen[13].mult_unit/temp.
DSP Report: Generating DSP multgen_L[3].multgen[14].mult_unit/temp, operation Mode is: A*B2.
DSP Report: register bb_real_reg[3][14] is absorbed into DSP multgen_L[3].multgen[14].mult_unit/temp.
DSP Report: operator multgen_L[3].multgen[14].mult_unit/temp is absorbed into DSP multgen_L[3].multgen[14].mult_unit/temp.
DSP Report: Generating DSP multgen_L[3].multgen[11].mult_unit/temp, operation Mode is: A*B2.
DSP Report: register bb_real_reg[3][11] is absorbed into DSP multgen_L[3].multgen[11].mult_unit/temp.
DSP Report: operator multgen_L[3].multgen[11].mult_unit/temp is absorbed into DSP multgen_L[3].multgen[11].mult_unit/temp.
DSP Report: Generating DSP multgen_L[3].multgen[9].mult_unit/temp, operation Mode is: A*B2.
DSP Report: register bb_real_reg[3][9] is absorbed into DSP multgen_L[3].multgen[9].mult_unit/temp.
DSP Report: operator multgen_L[3].multgen[9].mult_unit/temp is absorbed into DSP multgen_L[3].multgen[9].mult_unit/temp.
DSP Report: Generating DSP multgen_L[3].multgen[10].mult_unit/temp, operation Mode is: A*B2.
DSP Report: register bb_real_reg[3][10] is absorbed into DSP multgen_L[3].multgen[10].mult_unit/temp.
DSP Report: operator multgen_L[3].multgen[10].mult_unit/temp is absorbed into DSP multgen_L[3].multgen[10].mult_unit/temp.
DSP Report: Generating DSP multgen_L[3].multgen[12].mult_unit/temp, operation Mode is: A*B2.
DSP Report: register bb_real_reg[3][12] is absorbed into DSP multgen_L[3].multgen[12].mult_unit/temp.
DSP Report: operator multgen_L[3].multgen[12].mult_unit/temp is absorbed into DSP multgen_L[3].multgen[12].mult_unit/temp.
DSP Report: Generating DSP multgen_L[3].multgen[7].mult_unit/temp, operation Mode is: A*B2.
DSP Report: register bb_real_reg[3][7] is absorbed into DSP multgen_L[3].multgen[7].mult_unit/temp.
DSP Report: operator multgen_L[3].multgen[7].mult_unit/temp is absorbed into DSP multgen_L[3].multgen[7].mult_unit/temp.
DSP Report: Generating DSP multgen_L[3].multgen[5].mult_unit/temp, operation Mode is: A*B2.
DSP Report: register bb_real_reg[3][5] is absorbed into DSP multgen_L[3].multgen[5].mult_unit/temp.
DSP Report: operator multgen_L[3].multgen[5].mult_unit/temp is absorbed into DSP multgen_L[3].multgen[5].mult_unit/temp.
DSP Report: Generating DSP multgen_L[3].multgen[6].mult_unit/temp, operation Mode is: A*B2.
DSP Report: register bb_real_reg[3][6] is absorbed into DSP multgen_L[3].multgen[6].mult_unit/temp.
DSP Report: operator multgen_L[3].multgen[6].mult_unit/temp is absorbed into DSP multgen_L[3].multgen[6].mult_unit/temp.
DSP Report: Generating DSP multgen_L[3].multgen[3].mult_unit/temp, operation Mode is: A*B2.
DSP Report: register bb_real_reg[3][3] is absorbed into DSP multgen_L[3].multgen[3].mult_unit/temp.
DSP Report: operator multgen_L[3].multgen[3].mult_unit/temp is absorbed into DSP multgen_L[3].multgen[3].mult_unit/temp.
DSP Report: Generating DSP multgen_L[3].multgen[1].mult_unit/temp, operation Mode is: A*B2.
DSP Report: register bb_real_reg[3][1] is absorbed into DSP multgen_L[3].multgen[1].mult_unit/temp.
DSP Report: operator multgen_L[3].multgen[1].mult_unit/temp is absorbed into DSP multgen_L[3].multgen[1].mult_unit/temp.
DSP Report: Generating DSP multgen_L[3].multgen[2].mult_unit/temp, operation Mode is: A*B2.
DSP Report: register bb_real_reg[3][2] is absorbed into DSP multgen_L[3].multgen[2].mult_unit/temp.
DSP Report: operator multgen_L[3].multgen[2].mult_unit/temp is absorbed into DSP multgen_L[3].multgen[2].mult_unit/temp.
DSP Report: Generating DSP multgen_L[3].multgen[4].mult_unit/temp, operation Mode is: A*B2.
DSP Report: register bb_real_reg[3][4] is absorbed into DSP multgen_L[3].multgen[4].mult_unit/temp.
DSP Report: operator multgen_L[3].multgen[4].mult_unit/temp is absorbed into DSP multgen_L[3].multgen[4].mult_unit/temp.
DSP Report: Generating DSP multgen_L[3].multgen[8].mult_unit/temp, operation Mode is: A*B2.
DSP Report: register bb_real_reg[3][8] is absorbed into DSP multgen_L[3].multgen[8].mult_unit/temp.
DSP Report: operator multgen_L[3].multgen[8].mult_unit/temp is absorbed into DSP multgen_L[3].multgen[8].mult_unit/temp.
DSP Report: Generating DSP multgen_L[3].multgen[0].mult_unit/temp, operation Mode is: A*B2.
DSP Report: register bb_real_reg[3][0] is absorbed into DSP multgen_L[3].multgen[0].mult_unit/temp.
DSP Report: operator multgen_L[3].multgen[0].mult_unit/temp is absorbed into DSP multgen_L[3].multgen[0].mult_unit/temp.
DSP Report: Generating DSP multgen_L[15].multgen[15].mult_unit/temp, operation Mode is: A*B2.
DSP Report: register bb_real_reg[15][15] is absorbed into DSP multgen_L[15].multgen[15].mult_unit/temp.
DSP Report: operator multgen_L[15].multgen[15].mult_unit/temp is absorbed into DSP multgen_L[15].multgen[15].mult_unit/temp.
DSP Report: Generating DSP multgen_L[15].multgen[13].mult_unit/temp, operation Mode is: A*B2.
DSP Report: register bb_real_reg[15][13] is absorbed into DSP multgen_L[15].multgen[13].mult_unit/temp.
DSP Report: operator multgen_L[15].multgen[13].mult_unit/temp is absorbed into DSP multgen_L[15].multgen[13].mult_unit/temp.
DSP Report: Generating DSP multgen_L[15].multgen[14].mult_unit/temp, operation Mode is: A*B2.
DSP Report: register bb_real_reg[15][14] is absorbed into DSP multgen_L[15].multgen[14].mult_unit/temp.
DSP Report: operator multgen_L[15].multgen[14].mult_unit/temp is absorbed into DSP multgen_L[15].multgen[14].mult_unit/temp.
DSP Report: Generating DSP multgen_L[15].multgen[11].mult_unit/temp, operation Mode is: A*B2.
DSP Report: register bb_real_reg[15][11] is absorbed into DSP multgen_L[15].multgen[11].mult_unit/temp.
DSP Report: operator multgen_L[15].multgen[11].mult_unit/temp is absorbed into DSP multgen_L[15].multgen[11].mult_unit/temp.
DSP Report: Generating DSP multgen_L[15].multgen[9].mult_unit/temp, operation Mode is: A*B2.
DSP Report: register bb_real_reg[15][9] is absorbed into DSP multgen_L[15].multgen[9].mult_unit/temp.
DSP Report: operator multgen_L[15].multgen[9].mult_unit/temp is absorbed into DSP multgen_L[15].multgen[9].mult_unit/temp.
DSP Report: Generating DSP multgen_L[15].multgen[10].mult_unit/temp, operation Mode is: A*B2.
DSP Report: register bb_real_reg[15][10] is absorbed into DSP multgen_L[15].multgen[10].mult_unit/temp.
DSP Report: operator multgen_L[15].multgen[10].mult_unit/temp is absorbed into DSP multgen_L[15].multgen[10].mult_unit/temp.
DSP Report: Generating DSP multgen_L[15].multgen[12].mult_unit/temp, operation Mode is: A*B2.
DSP Report: register bb_real_reg[15][12] is absorbed into DSP multgen_L[15].multgen[12].mult_unit/temp.
DSP Report: operator multgen_L[15].multgen[12].mult_unit/temp is absorbed into DSP multgen_L[15].multgen[12].mult_unit/temp.
DSP Report: Generating DSP multgen_L[15].multgen[7].mult_unit/temp, operation Mode is: A*B2.
DSP Report: register bb_real_reg[15][7] is absorbed into DSP multgen_L[15].multgen[7].mult_unit/temp.
DSP Report: operator multgen_L[15].multgen[7].mult_unit/temp is absorbed into DSP multgen_L[15].multgen[7].mult_unit/temp.
DSP Report: Generating DSP multgen_L[15].multgen[5].mult_unit/temp, operation Mode is: A*B2.
DSP Report: register bb_real_reg[15][5] is absorbed into DSP multgen_L[15].multgen[5].mult_unit/temp.
DSP Report: operator multgen_L[15].multgen[5].mult_unit/temp is absorbed into DSP multgen_L[15].multgen[5].mult_unit/temp.
DSP Report: Generating DSP multgen_L[15].multgen[6].mult_unit/temp, operation Mode is: A*B2.
DSP Report: register bb_real_reg[15][6] is absorbed into DSP multgen_L[15].multgen[6].mult_unit/temp.
DSP Report: operator multgen_L[15].multgen[6].mult_unit/temp is absorbed into DSP multgen_L[15].multgen[6].mult_unit/temp.
DSP Report: Generating DSP multgen_L[15].multgen[3].mult_unit/temp, operation Mode is: A*B2.
DSP Report: register bb_real_reg[15][3] is absorbed into DSP multgen_L[15].multgen[3].mult_unit/temp.
DSP Report: operator multgen_L[15].multgen[3].mult_unit/temp is absorbed into DSP multgen_L[15].multgen[3].mult_unit/temp.
DSP Report: Generating DSP multgen_L[15].multgen[1].mult_unit/temp, operation Mode is: A*B2.
DSP Report: register bb_real_reg[15][1] is absorbed into DSP multgen_L[15].multgen[1].mult_unit/temp.
DSP Report: operator multgen_L[15].multgen[1].mult_unit/temp is absorbed into DSP multgen_L[15].multgen[1].mult_unit/temp.
DSP Report: Generating DSP multgen_L[15].multgen[2].mult_unit/temp, operation Mode is: A*B2.
DSP Report: register bb_real_reg[15][2] is absorbed into DSP multgen_L[15].multgen[2].mult_unit/temp.
DSP Report: operator multgen_L[15].multgen[2].mult_unit/temp is absorbed into DSP multgen_L[15].multgen[2].mult_unit/temp.
DSP Report: Generating DSP multgen_L[15].multgen[4].mult_unit/temp, operation Mode is: A*B2.
DSP Report: register bb_real_reg[15][4] is absorbed into DSP multgen_L[15].multgen[4].mult_unit/temp.
DSP Report: operator multgen_L[15].multgen[4].mult_unit/temp is absorbed into DSP multgen_L[15].multgen[4].mult_unit/temp.
DSP Report: Generating DSP multgen_L[15].multgen[8].mult_unit/temp, operation Mode is: A*B2.
DSP Report: register bb_real_reg[15][8] is absorbed into DSP multgen_L[15].multgen[8].mult_unit/temp.
DSP Report: operator multgen_L[15].multgen[8].mult_unit/temp is absorbed into DSP multgen_L[15].multgen[8].mult_unit/temp.
DSP Report: Generating DSP multgen_L[15].multgen[0].mult_unit/temp, operation Mode is: A*B2.
DSP Report: register bb_real_reg[15][0] is absorbed into DSP multgen_L[15].multgen[0].mult_unit/temp.
DSP Report: operator multgen_L[15].multgen[0].mult_unit/temp is absorbed into DSP multgen_L[15].multgen[0].mult_unit/temp.
DSP Report: Generating DSP multgen_L[16].multgen[15].mult_unit/temp, operation Mode is: A*B2.
DSP Report: register bb_real_reg[16][15] is absorbed into DSP multgen_L[16].multgen[15].mult_unit/temp.
DSP Report: operator multgen_L[16].multgen[15].mult_unit/temp is absorbed into DSP multgen_L[16].multgen[15].mult_unit/temp.
DSP Report: Generating DSP multgen_L[16].multgen[13].mult_unit/temp, operation Mode is: A*B2.
DSP Report: register bb_real_reg[16][13] is absorbed into DSP multgen_L[16].multgen[13].mult_unit/temp.
DSP Report: operator multgen_L[16].multgen[13].mult_unit/temp is absorbed into DSP multgen_L[16].multgen[13].mult_unit/temp.
DSP Report: Generating DSP multgen_L[16].multgen[14].mult_unit/temp, operation Mode is: A*B2.
DSP Report: register bb_real_reg[16][14] is absorbed into DSP multgen_L[16].multgen[14].mult_unit/temp.
DSP Report: operator multgen_L[16].multgen[14].mult_unit/temp is absorbed into DSP multgen_L[16].multgen[14].mult_unit/temp.
DSP Report: Generating DSP multgen_L[16].multgen[11].mult_unit/temp, operation Mode is: A*B2.
DSP Report: register bb_real_reg[16][11] is absorbed into DSP multgen_L[16].multgen[11].mult_unit/temp.
DSP Report: operator multgen_L[16].multgen[11].mult_unit/temp is absorbed into DSP multgen_L[16].multgen[11].mult_unit/temp.
DSP Report: Generating DSP multgen_L[16].multgen[9].mult_unit/temp, operation Mode is: A*B2.
DSP Report: register bb_real_reg[16][9] is absorbed into DSP multgen_L[16].multgen[9].mult_unit/temp.
DSP Report: operator multgen_L[16].multgen[9].mult_unit/temp is absorbed into DSP multgen_L[16].multgen[9].mult_unit/temp.
DSP Report: Generating DSP multgen_L[16].multgen[10].mult_unit/temp, operation Mode is: A*B2.
DSP Report: register bb_real_reg[16][10] is absorbed into DSP multgen_L[16].multgen[10].mult_unit/temp.
DSP Report: operator multgen_L[16].multgen[10].mult_unit/temp is absorbed into DSP multgen_L[16].multgen[10].mult_unit/temp.
DSP Report: Generating DSP multgen_L[16].multgen[12].mult_unit/temp, operation Mode is: A*B2.
DSP Report: register bb_real_reg[16][12] is absorbed into DSP multgen_L[16].multgen[12].mult_unit/temp.
DSP Report: operator multgen_L[16].multgen[12].mult_unit/temp is absorbed into DSP multgen_L[16].multgen[12].mult_unit/temp.
DSP Report: Generating DSP multgen_L[16].multgen[7].mult_unit/temp, operation Mode is: A*B2.
DSP Report: register bb_real_reg[16][7] is absorbed into DSP multgen_L[16].multgen[7].mult_unit/temp.
DSP Report: operator multgen_L[16].multgen[7].mult_unit/temp is absorbed into DSP multgen_L[16].multgen[7].mult_unit/temp.
DSP Report: Generating DSP multgen_L[16].multgen[5].mult_unit/temp, operation Mode is: A*B2.
DSP Report: register bb_real_reg[16][5] is absorbed into DSP multgen_L[16].multgen[5].mult_unit/temp.
DSP Report: operator multgen_L[16].multgen[5].mult_unit/temp is absorbed into DSP multgen_L[16].multgen[5].mult_unit/temp.
DSP Report: Generating DSP multgen_L[16].multgen[6].mult_unit/temp, operation Mode is: A*B2.
DSP Report: register bb_real_reg[16][6] is absorbed into DSP multgen_L[16].multgen[6].mult_unit/temp.
DSP Report: operator multgen_L[16].multgen[6].mult_unit/temp is absorbed into DSP multgen_L[16].multgen[6].mult_unit/temp.
DSP Report: Generating DSP multgen_L[16].multgen[3].mult_unit/temp, operation Mode is: A*B2.
DSP Report: register bb_real_reg[16][3] is absorbed into DSP multgen_L[16].multgen[3].mult_unit/temp.
DSP Report: operator multgen_L[16].multgen[3].mult_unit/temp is absorbed into DSP multgen_L[16].multgen[3].mult_unit/temp.
DSP Report: Generating DSP multgen_L[16].multgen[1].mult_unit/temp, operation Mode is: A*B2.
DSP Report: register bb_real_reg[16][1] is absorbed into DSP multgen_L[16].multgen[1].mult_unit/temp.
DSP Report: operator multgen_L[16].multgen[1].mult_unit/temp is absorbed into DSP multgen_L[16].multgen[1].mult_unit/temp.
DSP Report: Generating DSP multgen_L[16].multgen[2].mult_unit/temp, operation Mode is: A*B2.
DSP Report: register bb_real_reg[16][2] is absorbed into DSP multgen_L[16].multgen[2].mult_unit/temp.
DSP Report: operator multgen_L[16].multgen[2].mult_unit/temp is absorbed into DSP multgen_L[16].multgen[2].mult_unit/temp.
DSP Report: Generating DSP multgen_L[16].multgen[4].mult_unit/temp, operation Mode is: A*B2.
DSP Report: register bb_real_reg[16][4] is absorbed into DSP multgen_L[16].multgen[4].mult_unit/temp.
DSP Report: operator multgen_L[16].multgen[4].mult_unit/temp is absorbed into DSP multgen_L[16].multgen[4].mult_unit/temp.
DSP Report: Generating DSP multgen_L[16].multgen[8].mult_unit/temp, operation Mode is: A*B2.
DSP Report: register bb_real_reg[16][8] is absorbed into DSP multgen_L[16].multgen[8].mult_unit/temp.
DSP Report: operator multgen_L[16].multgen[8].mult_unit/temp is absorbed into DSP multgen_L[16].multgen[8].mult_unit/temp.
DSP Report: Generating DSP multgen_L[16].multgen[0].mult_unit/temp, operation Mode is: A*B2.
DSP Report: register bb_real_reg[16][0] is absorbed into DSP multgen_L[16].multgen[0].mult_unit/temp.
DSP Report: operator multgen_L[16].multgen[0].mult_unit/temp is absorbed into DSP multgen_L[16].multgen[0].mult_unit/temp.
DSP Report: Generating DSP multgen_L[12].multgen[15].mult_unit/temp, operation Mode is: A*B2.
DSP Report: register bb_real_reg[12][15] is absorbed into DSP multgen_L[12].multgen[15].mult_unit/temp.
DSP Report: operator multgen_L[12].multgen[15].mult_unit/temp is absorbed into DSP multgen_L[12].multgen[15].mult_unit/temp.
DSP Report: Generating DSP multgen_L[12].multgen[13].mult_unit/temp, operation Mode is: A*B2.
DSP Report: register bb_real_reg[12][13] is absorbed into DSP multgen_L[12].multgen[13].mult_unit/temp.
DSP Report: operator multgen_L[12].multgen[13].mult_unit/temp is absorbed into DSP multgen_L[12].multgen[13].mult_unit/temp.
DSP Report: Generating DSP multgen_L[12].multgen[14].mult_unit/temp, operation Mode is: A*B2.
DSP Report: register bb_real_reg[12][14] is absorbed into DSP multgen_L[12].multgen[14].mult_unit/temp.
DSP Report: operator multgen_L[12].multgen[14].mult_unit/temp is absorbed into DSP multgen_L[12].multgen[14].mult_unit/temp.
DSP Report: Generating DSP multgen_L[12].multgen[11].mult_unit/temp, operation Mode is: A*B2.
DSP Report: register bb_real_reg[12][11] is absorbed into DSP multgen_L[12].multgen[11].mult_unit/temp.
DSP Report: operator multgen_L[12].multgen[11].mult_unit/temp is absorbed into DSP multgen_L[12].multgen[11].mult_unit/temp.
DSP Report: Generating DSP multgen_L[12].multgen[9].mult_unit/temp, operation Mode is: A*B2.
DSP Report: register bb_real_reg[12][9] is absorbed into DSP multgen_L[12].multgen[9].mult_unit/temp.
DSP Report: operator multgen_L[12].multgen[9].mult_unit/temp is absorbed into DSP multgen_L[12].multgen[9].mult_unit/temp.
DSP Report: Generating DSP multgen_L[12].multgen[10].mult_unit/temp, operation Mode is: A*B2.
DSP Report: register bb_real_reg[12][10] is absorbed into DSP multgen_L[12].multgen[10].mult_unit/temp.
DSP Report: operator multgen_L[12].multgen[10].mult_unit/temp is absorbed into DSP multgen_L[12].multgen[10].mult_unit/temp.
DSP Report: Generating DSP multgen_L[12].multgen[12].mult_unit/temp, operation Mode is: A*B2.
DSP Report: register bb_real_reg[12][12] is absorbed into DSP multgen_L[12].multgen[12].mult_unit/temp.
DSP Report: operator multgen_L[12].multgen[12].mult_unit/temp is absorbed into DSP multgen_L[12].multgen[12].mult_unit/temp.
DSP Report: Generating DSP multgen_L[12].multgen[7].mult_unit/temp, operation Mode is: A*B2.
DSP Report: register bb_real_reg[12][7] is absorbed into DSP multgen_L[12].multgen[7].mult_unit/temp.
DSP Report: operator multgen_L[12].multgen[7].mult_unit/temp is absorbed into DSP multgen_L[12].multgen[7].mult_unit/temp.
DSP Report: Generating DSP multgen_L[12].multgen[5].mult_unit/temp, operation Mode is: A*B2.
DSP Report: register bb_real_reg[12][5] is absorbed into DSP multgen_L[12].multgen[5].mult_unit/temp.
DSP Report: operator multgen_L[12].multgen[5].mult_unit/temp is absorbed into DSP multgen_L[12].multgen[5].mult_unit/temp.
DSP Report: Generating DSP multgen_L[12].multgen[6].mult_unit/temp, operation Mode is: A*B2.
DSP Report: register bb_real_reg[12][6] is absorbed into DSP multgen_L[12].multgen[6].mult_unit/temp.
DSP Report: operator multgen_L[12].multgen[6].mult_unit/temp is absorbed into DSP multgen_L[12].multgen[6].mult_unit/temp.
DSP Report: Generating DSP multgen_L[12].multgen[3].mult_unit/temp, operation Mode is: A*B2.
DSP Report: register bb_real_reg[12][3] is absorbed into DSP multgen_L[12].multgen[3].mult_unit/temp.
DSP Report: operator multgen_L[12].multgen[3].mult_unit/temp is absorbed into DSP multgen_L[12].multgen[3].mult_unit/temp.
DSP Report: Generating DSP multgen_L[12].multgen[1].mult_unit/temp, operation Mode is: A*B2.
DSP Report: register bb_real_reg[12][1] is absorbed into DSP multgen_L[12].multgen[1].mult_unit/temp.
DSP Report: operator multgen_L[12].multgen[1].mult_unit/temp is absorbed into DSP multgen_L[12].multgen[1].mult_unit/temp.
DSP Report: Generating DSP multgen_L[12].multgen[2].mult_unit/temp, operation Mode is: A*B2.
DSP Report: register bb_real_reg[12][2] is absorbed into DSP multgen_L[12].multgen[2].mult_unit/temp.
DSP Report: operator multgen_L[12].multgen[2].mult_unit/temp is absorbed into DSP multgen_L[12].multgen[2].mult_unit/temp.
DSP Report: Generating DSP multgen_L[12].multgen[4].mult_unit/temp, operation Mode is: A*B2.
DSP Report: register bb_real_reg[12][4] is absorbed into DSP multgen_L[12].multgen[4].mult_unit/temp.
DSP Report: operator multgen_L[12].multgen[4].mult_unit/temp is absorbed into DSP multgen_L[12].multgen[4].mult_unit/temp.
DSP Report: Generating DSP multgen_L[12].multgen[8].mult_unit/temp, operation Mode is: A*B2.
DSP Report: register bb_real_reg[12][8] is absorbed into DSP multgen_L[12].multgen[8].mult_unit/temp.
DSP Report: operator multgen_L[12].multgen[8].mult_unit/temp is absorbed into DSP multgen_L[12].multgen[8].mult_unit/temp.
DSP Report: Generating DSP multgen_L[12].multgen[0].mult_unit/temp, operation Mode is: A*B2.
DSP Report: register bb_real_reg[12][0] is absorbed into DSP multgen_L[12].multgen[0].mult_unit/temp.
DSP Report: operator multgen_L[12].multgen[0].mult_unit/temp is absorbed into DSP multgen_L[12].multgen[0].mult_unit/temp.
DSP Report: Generating DSP multgen_L[18].multgen[15].mult_unit/temp, operation Mode is: A*B2.
DSP Report: register bb_real_reg[18][15] is absorbed into DSP multgen_L[18].multgen[15].mult_unit/temp.
DSP Report: operator multgen_L[18].multgen[15].mult_unit/temp is absorbed into DSP multgen_L[18].multgen[15].mult_unit/temp.
DSP Report: Generating DSP multgen_L[18].multgen[13].mult_unit/temp, operation Mode is: A*B2.
DSP Report: register bb_real_reg[18][13] is absorbed into DSP multgen_L[18].multgen[13].mult_unit/temp.
DSP Report: operator multgen_L[18].multgen[13].mult_unit/temp is absorbed into DSP multgen_L[18].multgen[13].mult_unit/temp.
DSP Report: Generating DSP multgen_L[18].multgen[14].mult_unit/temp, operation Mode is: A*B2.
DSP Report: register bb_real_reg[18][14] is absorbed into DSP multgen_L[18].multgen[14].mult_unit/temp.
DSP Report: operator multgen_L[18].multgen[14].mult_unit/temp is absorbed into DSP multgen_L[18].multgen[14].mult_unit/temp.
DSP Report: Generating DSP multgen_L[18].multgen[11].mult_unit/temp, operation Mode is: A*B2.
DSP Report: register bb_real_reg[18][11] is absorbed into DSP multgen_L[18].multgen[11].mult_unit/temp.
DSP Report: operator multgen_L[18].multgen[11].mult_unit/temp is absorbed into DSP multgen_L[18].multgen[11].mult_unit/temp.
DSP Report: Generating DSP multgen_L[18].multgen[9].mult_unit/temp, operation Mode is: A*B2.
DSP Report: register bb_real_reg[18][9] is absorbed into DSP multgen_L[18].multgen[9].mult_unit/temp.
DSP Report: operator multgen_L[18].multgen[9].mult_unit/temp is absorbed into DSP multgen_L[18].multgen[9].mult_unit/temp.
DSP Report: Generating DSP multgen_L[18].multgen[10].mult_unit/temp, operation Mode is: A*B2.
DSP Report: register bb_real_reg[18][10] is absorbed into DSP multgen_L[18].multgen[10].mult_unit/temp.
DSP Report: operator multgen_L[18].multgen[10].mult_unit/temp is absorbed into DSP multgen_L[18].multgen[10].mult_unit/temp.
DSP Report: Generating DSP multgen_L[18].multgen[12].mult_unit/temp, operation Mode is: A*B2.
DSP Report: register bb_real_reg[18][12] is absorbed into DSP multgen_L[18].multgen[12].mult_unit/temp.
DSP Report: operator multgen_L[18].multgen[12].mult_unit/temp is absorbed into DSP multgen_L[18].multgen[12].mult_unit/temp.
DSP Report: Generating DSP multgen_L[18].multgen[7].mult_unit/temp, operation Mode is: A*B2.
DSP Report: register bb_real_reg[18][7] is absorbed into DSP multgen_L[18].multgen[7].mult_unit/temp.
DSP Report: operator multgen_L[18].multgen[7].mult_unit/temp is absorbed into DSP multgen_L[18].multgen[7].mult_unit/temp.
DSP Report: Generating DSP multgen_L[18].multgen[5].mult_unit/temp, operation Mode is: A*B2.
DSP Report: register bb_real_reg[18][5] is absorbed into DSP multgen_L[18].multgen[5].mult_unit/temp.
DSP Report: operator multgen_L[18].multgen[5].mult_unit/temp is absorbed into DSP multgen_L[18].multgen[5].mult_unit/temp.
DSP Report: Generating DSP multgen_L[18].multgen[6].mult_unit/temp, operation Mode is: A*B2.
DSP Report: register bb_real_reg[18][6] is absorbed into DSP multgen_L[18].multgen[6].mult_unit/temp.
DSP Report: operator multgen_L[18].multgen[6].mult_unit/temp is absorbed into DSP multgen_L[18].multgen[6].mult_unit/temp.
DSP Report: Generating DSP multgen_L[18].multgen[3].mult_unit/temp, operation Mode is: A*B2.
DSP Report: register bb_real_reg[18][3] is absorbed into DSP multgen_L[18].multgen[3].mult_unit/temp.
DSP Report: operator multgen_L[18].multgen[3].mult_unit/temp is absorbed into DSP multgen_L[18].multgen[3].mult_unit/temp.
DSP Report: Generating DSP multgen_L[18].multgen[1].mult_unit/temp, operation Mode is: A*B2.
DSP Report: register bb_real_reg[18][1] is absorbed into DSP multgen_L[18].multgen[1].mult_unit/temp.
DSP Report: operator multgen_L[18].multgen[1].mult_unit/temp is absorbed into DSP multgen_L[18].multgen[1].mult_unit/temp.
DSP Report: Generating DSP multgen_L[18].multgen[2].mult_unit/temp, operation Mode is: A*B2.
DSP Report: register bb_real_reg[18][2] is absorbed into DSP multgen_L[18].multgen[2].mult_unit/temp.
DSP Report: operator multgen_L[18].multgen[2].mult_unit/temp is absorbed into DSP multgen_L[18].multgen[2].mult_unit/temp.
DSP Report: Generating DSP multgen_L[18].multgen[4].mult_unit/temp, operation Mode is: A*B2.
DSP Report: register bb_real_reg[18][4] is absorbed into DSP multgen_L[18].multgen[4].mult_unit/temp.
DSP Report: operator multgen_L[18].multgen[4].mult_unit/temp is absorbed into DSP multgen_L[18].multgen[4].mult_unit/temp.
DSP Report: Generating DSP multgen_L[18].multgen[8].mult_unit/temp, operation Mode is: A*B2.
DSP Report: register bb_real_reg[18][8] is absorbed into DSP multgen_L[18].multgen[8].mult_unit/temp.
DSP Report: operator multgen_L[18].multgen[8].mult_unit/temp is absorbed into DSP multgen_L[18].multgen[8].mult_unit/temp.
DSP Report: Generating DSP multgen_L[18].multgen[0].mult_unit/temp, operation Mode is: A*B2.
DSP Report: register bb_real_reg[18][0] is absorbed into DSP multgen_L[18].multgen[0].mult_unit/temp.
DSP Report: operator multgen_L[18].multgen[0].mult_unit/temp is absorbed into DSP multgen_L[18].multgen[0].mult_unit/temp.
DSP Report: Generating DSP multgen_L[11].multgen[15].mult_unit/temp, operation Mode is: A*B2.
DSP Report: register bb_real_reg[11][15] is absorbed into DSP multgen_L[11].multgen[15].mult_unit/temp.
DSP Report: operator multgen_L[11].multgen[15].mult_unit/temp is absorbed into DSP multgen_L[11].multgen[15].mult_unit/temp.
DSP Report: Generating DSP multgen_L[11].multgen[13].mult_unit/temp, operation Mode is: A*B2.
DSP Report: register bb_real_reg[11][13] is absorbed into DSP multgen_L[11].multgen[13].mult_unit/temp.
DSP Report: operator multgen_L[11].multgen[13].mult_unit/temp is absorbed into DSP multgen_L[11].multgen[13].mult_unit/temp.
DSP Report: Generating DSP multgen_L[11].multgen[14].mult_unit/temp, operation Mode is: A*B2.
DSP Report: register bb_real_reg[11][14] is absorbed into DSP multgen_L[11].multgen[14].mult_unit/temp.
DSP Report: operator multgen_L[11].multgen[14].mult_unit/temp is absorbed into DSP multgen_L[11].multgen[14].mult_unit/temp.
DSP Report: Generating DSP multgen_L[11].multgen[11].mult_unit/temp, operation Mode is: A*B2.
DSP Report: register bb_real_reg[11][11] is absorbed into DSP multgen_L[11].multgen[11].mult_unit/temp.
DSP Report: operator multgen_L[11].multgen[11].mult_unit/temp is absorbed into DSP multgen_L[11].multgen[11].mult_unit/temp.
DSP Report: Generating DSP multgen_L[11].multgen[9].mult_unit/temp, operation Mode is: A*B2.
DSP Report: register bb_real_reg[11][9] is absorbed into DSP multgen_L[11].multgen[9].mult_unit/temp.
DSP Report: operator multgen_L[11].multgen[9].mult_unit/temp is absorbed into DSP multgen_L[11].multgen[9].mult_unit/temp.
DSP Report: Generating DSP multgen_L[11].multgen[10].mult_unit/temp, operation Mode is: A*B2.
DSP Report: register bb_real_reg[11][10] is absorbed into DSP multgen_L[11].multgen[10].mult_unit/temp.
DSP Report: operator multgen_L[11].multgen[10].mult_unit/temp is absorbed into DSP multgen_L[11].multgen[10].mult_unit/temp.
DSP Report: Generating DSP multgen_L[11].multgen[12].mult_unit/temp, operation Mode is: A*B2.
DSP Report: register bb_real_reg[11][12] is absorbed into DSP multgen_L[11].multgen[12].mult_unit/temp.
DSP Report: operator multgen_L[11].multgen[12].mult_unit/temp is absorbed into DSP multgen_L[11].multgen[12].mult_unit/temp.
DSP Report: Generating DSP multgen_L[11].multgen[7].mult_unit/temp, operation Mode is: A*B2.
DSP Report: register bb_real_reg[11][7] is absorbed into DSP multgen_L[11].multgen[7].mult_unit/temp.
DSP Report: operator multgen_L[11].multgen[7].mult_unit/temp is absorbed into DSP multgen_L[11].multgen[7].mult_unit/temp.
DSP Report: Generating DSP multgen_L[11].multgen[5].mult_unit/temp, operation Mode is: A*B2.
DSP Report: register bb_real_reg[11][5] is absorbed into DSP multgen_L[11].multgen[5].mult_unit/temp.
DSP Report: operator multgen_L[11].multgen[5].mult_unit/temp is absorbed into DSP multgen_L[11].multgen[5].mult_unit/temp.
DSP Report: Generating DSP multgen_L[11].multgen[6].mult_unit/temp, operation Mode is: A*B2.
DSP Report: register bb_real_reg[11][6] is absorbed into DSP multgen_L[11].multgen[6].mult_unit/temp.
DSP Report: operator multgen_L[11].multgen[6].mult_unit/temp is absorbed into DSP multgen_L[11].multgen[6].mult_unit/temp.
DSP Report: Generating DSP multgen_L[11].multgen[3].mult_unit/temp, operation Mode is: A*B2.
DSP Report: register bb_real_reg[11][3] is absorbed into DSP multgen_L[11].multgen[3].mult_unit/temp.
DSP Report: operator multgen_L[11].multgen[3].mult_unit/temp is absorbed into DSP multgen_L[11].multgen[3].mult_unit/temp.
DSP Report: Generating DSP multgen_L[11].multgen[1].mult_unit/temp, operation Mode is: A*B2.
DSP Report: register bb_real_reg[11][1] is absorbed into DSP multgen_L[11].multgen[1].mult_unit/temp.
DSP Report: operator multgen_L[11].multgen[1].mult_unit/temp is absorbed into DSP multgen_L[11].multgen[1].mult_unit/temp.
DSP Report: Generating DSP multgen_L[11].multgen[2].mult_unit/temp, operation Mode is: A*B2.
DSP Report: register bb_real_reg[11][2] is absorbed into DSP multgen_L[11].multgen[2].mult_unit/temp.
DSP Report: operator multgen_L[11].multgen[2].mult_unit/temp is absorbed into DSP multgen_L[11].multgen[2].mult_unit/temp.
DSP Report: Generating DSP multgen_L[11].multgen[4].mult_unit/temp, operation Mode is: A*B2.
DSP Report: register bb_real_reg[11][4] is absorbed into DSP multgen_L[11].multgen[4].mult_unit/temp.
DSP Report: operator multgen_L[11].multgen[4].mult_unit/temp is absorbed into DSP multgen_L[11].multgen[4].mult_unit/temp.
DSP Report: Generating DSP multgen_L[11].multgen[8].mult_unit/temp, operation Mode is: A*B2.
DSP Report: register bb_real_reg[11][8] is absorbed into DSP multgen_L[11].multgen[8].mult_unit/temp.
DSP Report: operator multgen_L[11].multgen[8].mult_unit/temp is absorbed into DSP multgen_L[11].multgen[8].mult_unit/temp.
DSP Report: Generating DSP multgen_L[11].multgen[0].mult_unit/temp, operation Mode is: A*B2.
DSP Report: register bb_real_reg[11][0] is absorbed into DSP multgen_L[11].multgen[0].mult_unit/temp.
DSP Report: operator multgen_L[11].multgen[0].mult_unit/temp is absorbed into DSP multgen_L[11].multgen[0].mult_unit/temp.
DSP Report: Generating DSP multgen_L[14].multgen[15].mult_unit/temp, operation Mode is: A*B2.
DSP Report: register bb_real_reg[14][15] is absorbed into DSP multgen_L[14].multgen[15].mult_unit/temp.
DSP Report: operator multgen_L[14].multgen[15].mult_unit/temp is absorbed into DSP multgen_L[14].multgen[15].mult_unit/temp.
DSP Report: Generating DSP multgen_L[14].multgen[13].mult_unit/temp, operation Mode is: A*B2.
DSP Report: register bb_real_reg[14][13] is absorbed into DSP multgen_L[14].multgen[13].mult_unit/temp.
DSP Report: operator multgen_L[14].multgen[13].mult_unit/temp is absorbed into DSP multgen_L[14].multgen[13].mult_unit/temp.
DSP Report: Generating DSP multgen_L[14].multgen[14].mult_unit/temp, operation Mode is: A*B2.
DSP Report: register bb_real_reg[14][14] is absorbed into DSP multgen_L[14].multgen[14].mult_unit/temp.
DSP Report: operator multgen_L[14].multgen[14].mult_unit/temp is absorbed into DSP multgen_L[14].multgen[14].mult_unit/temp.
DSP Report: Generating DSP multgen_L[14].multgen[11].mult_unit/temp, operation Mode is: A*B2.
DSP Report: register bb_real_reg[14][11] is absorbed into DSP multgen_L[14].multgen[11].mult_unit/temp.
DSP Report: operator multgen_L[14].multgen[11].mult_unit/temp is absorbed into DSP multgen_L[14].multgen[11].mult_unit/temp.
DSP Report: Generating DSP multgen_L[14].multgen[9].mult_unit/temp, operation Mode is: A*B2.
DSP Report: register bb_real_reg[14][9] is absorbed into DSP multgen_L[14].multgen[9].mult_unit/temp.
DSP Report: operator multgen_L[14].multgen[9].mult_unit/temp is absorbed into DSP multgen_L[14].multgen[9].mult_unit/temp.
DSP Report: Generating DSP multgen_L[14].multgen[10].mult_unit/temp, operation Mode is: A*B2.
DSP Report: register bb_real_reg[14][10] is absorbed into DSP multgen_L[14].multgen[10].mult_unit/temp.
DSP Report: operator multgen_L[14].multgen[10].mult_unit/temp is absorbed into DSP multgen_L[14].multgen[10].mult_unit/temp.
DSP Report: Generating DSP multgen_L[14].multgen[12].mult_unit/temp, operation Mode is: A*B2.
DSP Report: register bb_real_reg[14][12] is absorbed into DSP multgen_L[14].multgen[12].mult_unit/temp.
DSP Report: operator multgen_L[14].multgen[12].mult_unit/temp is absorbed into DSP multgen_L[14].multgen[12].mult_unit/temp.
DSP Report: Generating DSP multgen_L[14].multgen[7].mult_unit/temp, operation Mode is: A*B2.
DSP Report: register bb_real_reg[14][7] is absorbed into DSP multgen_L[14].multgen[7].mult_unit/temp.
DSP Report: operator multgen_L[14].multgen[7].mult_unit/temp is absorbed into DSP multgen_L[14].multgen[7].mult_unit/temp.
DSP Report: Generating DSP multgen_L[14].multgen[5].mult_unit/temp, operation Mode is: A*B2.
DSP Report: register bb_real_reg[14][5] is absorbed into DSP multgen_L[14].multgen[5].mult_unit/temp.
DSP Report: operator multgen_L[14].multgen[5].mult_unit/temp is absorbed into DSP multgen_L[14].multgen[5].mult_unit/temp.
DSP Report: Generating DSP multgen_L[14].multgen[6].mult_unit/temp, operation Mode is: A*B2.
DSP Report: register bb_real_reg[14][6] is absorbed into DSP multgen_L[14].multgen[6].mult_unit/temp.
DSP Report: operator multgen_L[14].multgen[6].mult_unit/temp is absorbed into DSP multgen_L[14].multgen[6].mult_unit/temp.
DSP Report: Generating DSP multgen_L[14].multgen[3].mult_unit/temp, operation Mode is: A*B2.
DSP Report: register bb_real_reg[14][3] is absorbed into DSP multgen_L[14].multgen[3].mult_unit/temp.
DSP Report: operator multgen_L[14].multgen[3].mult_unit/temp is absorbed into DSP multgen_L[14].multgen[3].mult_unit/temp.
DSP Report: Generating DSP multgen_L[14].multgen[1].mult_unit/temp, operation Mode is: A*B2.
DSP Report: register bb_real_reg[14][1] is absorbed into DSP multgen_L[14].multgen[1].mult_unit/temp.
DSP Report: operator multgen_L[14].multgen[1].mult_unit/temp is absorbed into DSP multgen_L[14].multgen[1].mult_unit/temp.
DSP Report: Generating DSP multgen_L[14].multgen[2].mult_unit/temp, operation Mode is: A*B2.
DSP Report: register bb_real_reg[14][2] is absorbed into DSP multgen_L[14].multgen[2].mult_unit/temp.
DSP Report: operator multgen_L[14].multgen[2].mult_unit/temp is absorbed into DSP multgen_L[14].multgen[2].mult_unit/temp.
DSP Report: Generating DSP multgen_L[14].multgen[4].mult_unit/temp, operation Mode is: A*B2.
DSP Report: register bb_real_reg[14][4] is absorbed into DSP multgen_L[14].multgen[4].mult_unit/temp.
DSP Report: operator multgen_L[14].multgen[4].mult_unit/temp is absorbed into DSP multgen_L[14].multgen[4].mult_unit/temp.
DSP Report: Generating DSP multgen_L[14].multgen[8].mult_unit/temp, operation Mode is: A*B2.
DSP Report: register bb_real_reg[14][8] is absorbed into DSP multgen_L[14].multgen[8].mult_unit/temp.
DSP Report: operator multgen_L[14].multgen[8].mult_unit/temp is absorbed into DSP multgen_L[14].multgen[8].mult_unit/temp.
DSP Report: Generating DSP multgen_L[14].multgen[0].mult_unit/temp, operation Mode is: A*B2.
DSP Report: register bb_real_reg[14][0] is absorbed into DSP multgen_L[14].multgen[0].mult_unit/temp.
DSP Report: operator multgen_L[14].multgen[0].mult_unit/temp is absorbed into DSP multgen_L[14].multgen[0].mult_unit/temp.
DSP Report: Generating DSP multgen_L[2].multgen[15].mult_unit/temp, operation Mode is: A*B2.
DSP Report: register bb_real_reg[2][15] is absorbed into DSP multgen_L[2].multgen[15].mult_unit/temp.
DSP Report: operator multgen_L[2].multgen[15].mult_unit/temp is absorbed into DSP multgen_L[2].multgen[15].mult_unit/temp.
DSP Report: Generating DSP multgen_L[2].multgen[13].mult_unit/temp, operation Mode is: A*B2.
DSP Report: register bb_real_reg[2][13] is absorbed into DSP multgen_L[2].multgen[13].mult_unit/temp.
DSP Report: operator multgen_L[2].multgen[13].mult_unit/temp is absorbed into DSP multgen_L[2].multgen[13].mult_unit/temp.
DSP Report: Generating DSP multgen_L[2].multgen[14].mult_unit/temp, operation Mode is: A*B2.
DSP Report: register bb_real_reg[2][14] is absorbed into DSP multgen_L[2].multgen[14].mult_unit/temp.
DSP Report: operator multgen_L[2].multgen[14].mult_unit/temp is absorbed into DSP multgen_L[2].multgen[14].mult_unit/temp.
DSP Report: Generating DSP multgen_L[2].multgen[11].mult_unit/temp, operation Mode is: A*B2.
DSP Report: register bb_real_reg[2][11] is absorbed into DSP multgen_L[2].multgen[11].mult_unit/temp.
DSP Report: operator multgen_L[2].multgen[11].mult_unit/temp is absorbed into DSP multgen_L[2].multgen[11].mult_unit/temp.
DSP Report: Generating DSP multgen_L[2].multgen[9].mult_unit/temp, operation Mode is: A*B2.
DSP Report: register bb_real_reg[2][9] is absorbed into DSP multgen_L[2].multgen[9].mult_unit/temp.
DSP Report: operator multgen_L[2].multgen[9].mult_unit/temp is absorbed into DSP multgen_L[2].multgen[9].mult_unit/temp.
DSP Report: Generating DSP multgen_L[2].multgen[10].mult_unit/temp, operation Mode is: A*B2.
DSP Report: register bb_real_reg[2][10] is absorbed into DSP multgen_L[2].multgen[10].mult_unit/temp.
DSP Report: operator multgen_L[2].multgen[10].mult_unit/temp is absorbed into DSP multgen_L[2].multgen[10].mult_unit/temp.
DSP Report: Generating DSP multgen_L[2].multgen[12].mult_unit/temp, operation Mode is: A*B2.
DSP Report: register bb_real_reg[2][12] is absorbed into DSP multgen_L[2].multgen[12].mult_unit/temp.
DSP Report: operator multgen_L[2].multgen[12].mult_unit/temp is absorbed into DSP multgen_L[2].multgen[12].mult_unit/temp.
DSP Report: Generating DSP multgen_L[2].multgen[7].mult_unit/temp, operation Mode is: A*B2.
DSP Report: register bb_real_reg[2][7] is absorbed into DSP multgen_L[2].multgen[7].mult_unit/temp.
DSP Report: operator multgen_L[2].multgen[7].mult_unit/temp is absorbed into DSP multgen_L[2].multgen[7].mult_unit/temp.
DSP Report: Generating DSP multgen_L[2].multgen[5].mult_unit/temp, operation Mode is: A*B2.
DSP Report: register bb_real_reg[2][5] is absorbed into DSP multgen_L[2].multgen[5].mult_unit/temp.
DSP Report: operator multgen_L[2].multgen[5].mult_unit/temp is absorbed into DSP multgen_L[2].multgen[5].mult_unit/temp.
DSP Report: Generating DSP multgen_L[2].multgen[6].mult_unit/temp, operation Mode is: A*B2.
DSP Report: register bb_real_reg[2][6] is absorbed into DSP multgen_L[2].multgen[6].mult_unit/temp.
DSP Report: operator multgen_L[2].multgen[6].mult_unit/temp is absorbed into DSP multgen_L[2].multgen[6].mult_unit/temp.
DSP Report: Generating DSP multgen_L[2].multgen[3].mult_unit/temp, operation Mode is: A*B2.
DSP Report: register bb_real_reg[2][3] is absorbed into DSP multgen_L[2].multgen[3].mult_unit/temp.
DSP Report: operator multgen_L[2].multgen[3].mult_unit/temp is absorbed into DSP multgen_L[2].multgen[3].mult_unit/temp.
DSP Report: Generating DSP multgen_L[2].multgen[1].mult_unit/temp, operation Mode is: A*B2.
DSP Report: register bb_real_reg[2][1] is absorbed into DSP multgen_L[2].multgen[1].mult_unit/temp.
DSP Report: operator multgen_L[2].multgen[1].mult_unit/temp is absorbed into DSP multgen_L[2].multgen[1].mult_unit/temp.
DSP Report: Generating DSP multgen_L[2].multgen[2].mult_unit/temp, operation Mode is: A*B2.
DSP Report: register bb_real_reg[2][2] is absorbed into DSP multgen_L[2].multgen[2].mult_unit/temp.
DSP Report: operator multgen_L[2].multgen[2].mult_unit/temp is absorbed into DSP multgen_L[2].multgen[2].mult_unit/temp.
DSP Report: Generating DSP multgen_L[2].multgen[4].mult_unit/temp, operation Mode is: A*B2.
DSP Report: register bb_real_reg[2][4] is absorbed into DSP multgen_L[2].multgen[4].mult_unit/temp.
DSP Report: operator multgen_L[2].multgen[4].mult_unit/temp is absorbed into DSP multgen_L[2].multgen[4].mult_unit/temp.
DSP Report: Generating DSP multgen_L[2].multgen[8].mult_unit/temp, operation Mode is: A*B2.
DSP Report: register bb_real_reg[2][8] is absorbed into DSP multgen_L[2].multgen[8].mult_unit/temp.
DSP Report: operator multgen_L[2].multgen[8].mult_unit/temp is absorbed into DSP multgen_L[2].multgen[8].mult_unit/temp.
DSP Report: Generating DSP multgen_L[2].multgen[0].mult_unit/temp, operation Mode is: A*B2.
DSP Report: register bb_real_reg[2][0] is absorbed into DSP multgen_L[2].multgen[0].mult_unit/temp.
DSP Report: operator multgen_L[2].multgen[0].mult_unit/temp is absorbed into DSP multgen_L[2].multgen[0].mult_unit/temp.
DSP Report: Generating DSP multgen_L[1].multgen[15].mult_unit/temp, operation Mode is: A*B2.
DSP Report: register bb_real_reg[1][15] is absorbed into DSP multgen_L[1].multgen[15].mult_unit/temp.
DSP Report: operator multgen_L[1].multgen[15].mult_unit/temp is absorbed into DSP multgen_L[1].multgen[15].mult_unit/temp.
DSP Report: Generating DSP multgen_L[1].multgen[13].mult_unit/temp, operation Mode is: A*B2.
DSP Report: register bb_real_reg[1][13] is absorbed into DSP multgen_L[1].multgen[13].mult_unit/temp.
DSP Report: operator multgen_L[1].multgen[13].mult_unit/temp is absorbed into DSP multgen_L[1].multgen[13].mult_unit/temp.
DSP Report: Generating DSP multgen_L[1].multgen[14].mult_unit/temp, operation Mode is: A*B2.
DSP Report: register bb_real_reg[1][14] is absorbed into DSP multgen_L[1].multgen[14].mult_unit/temp.
DSP Report: operator multgen_L[1].multgen[14].mult_unit/temp is absorbed into DSP multgen_L[1].multgen[14].mult_unit/temp.
DSP Report: Generating DSP multgen_L[1].multgen[11].mult_unit/temp, operation Mode is: A*B2.
DSP Report: register bb_real_reg[1][11] is absorbed into DSP multgen_L[1].multgen[11].mult_unit/temp.
DSP Report: operator multgen_L[1].multgen[11].mult_unit/temp is absorbed into DSP multgen_L[1].multgen[11].mult_unit/temp.
DSP Report: Generating DSP multgen_L[1].multgen[9].mult_unit/temp, operation Mode is: A*B2.
DSP Report: register bb_real_reg[1][9] is absorbed into DSP multgen_L[1].multgen[9].mult_unit/temp.
DSP Report: operator multgen_L[1].multgen[9].mult_unit/temp is absorbed into DSP multgen_L[1].multgen[9].mult_unit/temp.
DSP Report: Generating DSP multgen_L[1].multgen[10].mult_unit/temp, operation Mode is: A*B2.
DSP Report: register bb_real_reg[1][10] is absorbed into DSP multgen_L[1].multgen[10].mult_unit/temp.
DSP Report: operator multgen_L[1].multgen[10].mult_unit/temp is absorbed into DSP multgen_L[1].multgen[10].mult_unit/temp.
DSP Report: Generating DSP multgen_L[1].multgen[12].mult_unit/temp, operation Mode is: A*B2.
DSP Report: register bb_real_reg[1][12] is absorbed into DSP multgen_L[1].multgen[12].mult_unit/temp.
DSP Report: operator multgen_L[1].multgen[12].mult_unit/temp is absorbed into DSP multgen_L[1].multgen[12].mult_unit/temp.
DSP Report: Generating DSP multgen_L[1].multgen[7].mult_unit/temp, operation Mode is: A*B2.
DSP Report: register bb_real_reg[1][7] is absorbed into DSP multgen_L[1].multgen[7].mult_unit/temp.
DSP Report: operator multgen_L[1].multgen[7].mult_unit/temp is absorbed into DSP multgen_L[1].multgen[7].mult_unit/temp.
DSP Report: Generating DSP multgen_L[1].multgen[5].mult_unit/temp, operation Mode is: A*B2.
DSP Report: register bb_real_reg[1][5] is absorbed into DSP multgen_L[1].multgen[5].mult_unit/temp.
DSP Report: operator multgen_L[1].multgen[5].mult_unit/temp is absorbed into DSP multgen_L[1].multgen[5].mult_unit/temp.
DSP Report: Generating DSP multgen_L[1].multgen[6].mult_unit/temp, operation Mode is: A*B2.
DSP Report: register bb_real_reg[1][6] is absorbed into DSP multgen_L[1].multgen[6].mult_unit/temp.
DSP Report: operator multgen_L[1].multgen[6].mult_unit/temp is absorbed into DSP multgen_L[1].multgen[6].mult_unit/temp.
DSP Report: Generating DSP multgen_L[1].multgen[3].mult_unit/temp, operation Mode is: A*B2.
DSP Report: register bb_real_reg[1][3] is absorbed into DSP multgen_L[1].multgen[3].mult_unit/temp.
DSP Report: operator multgen_L[1].multgen[3].mult_unit/temp is absorbed into DSP multgen_L[1].multgen[3].mult_unit/temp.
DSP Report: Generating DSP multgen_L[1].multgen[1].mult_unit/temp, operation Mode is: A*B2.
DSP Report: register bb_real_reg[1][1] is absorbed into DSP multgen_L[1].multgen[1].mult_unit/temp.
DSP Report: operator multgen_L[1].multgen[1].mult_unit/temp is absorbed into DSP multgen_L[1].multgen[1].mult_unit/temp.
DSP Report: Generating DSP multgen_L[1].multgen[2].mult_unit/temp, operation Mode is: A*B2.
DSP Report: register bb_real_reg[1][2] is absorbed into DSP multgen_L[1].multgen[2].mult_unit/temp.
DSP Report: operator multgen_L[1].multgen[2].mult_unit/temp is absorbed into DSP multgen_L[1].multgen[2].mult_unit/temp.
DSP Report: Generating DSP multgen_L[1].multgen[4].mult_unit/temp, operation Mode is: A*B2.
DSP Report: register bb_real_reg[1][4] is absorbed into DSP multgen_L[1].multgen[4].mult_unit/temp.
DSP Report: operator multgen_L[1].multgen[4].mult_unit/temp is absorbed into DSP multgen_L[1].multgen[4].mult_unit/temp.
DSP Report: Generating DSP multgen_L[1].multgen[8].mult_unit/temp, operation Mode is: A*B2.
DSP Report: register bb_real_reg[1][8] is absorbed into DSP multgen_L[1].multgen[8].mult_unit/temp.
DSP Report: operator multgen_L[1].multgen[8].mult_unit/temp is absorbed into DSP multgen_L[1].multgen[8].mult_unit/temp.
DSP Report: Generating DSP multgen_L[1].multgen[0].mult_unit/temp, operation Mode is: A*B2.
DSP Report: register bb_real_reg[1][0] is absorbed into DSP multgen_L[1].multgen[0].mult_unit/temp.
DSP Report: operator multgen_L[1].multgen[0].mult_unit/temp is absorbed into DSP multgen_L[1].multgen[0].mult_unit/temp.
DSP Report: Generating DSP multgen_L[19].multgen[15].mult_unit/temp, operation Mode is: A*B2.
DSP Report: register bb_real_reg[19][15] is absorbed into DSP multgen_L[19].multgen[15].mult_unit/temp.
DSP Report: operator multgen_L[19].multgen[15].mult_unit/temp is absorbed into DSP multgen_L[19].multgen[15].mult_unit/temp.
DSP Report: Generating DSP multgen_L[19].multgen[13].mult_unit/temp, operation Mode is: A*B2.
DSP Report: register bb_real_reg[19][13] is absorbed into DSP multgen_L[19].multgen[13].mult_unit/temp.
DSP Report: operator multgen_L[19].multgen[13].mult_unit/temp is absorbed into DSP multgen_L[19].multgen[13].mult_unit/temp.
DSP Report: Generating DSP multgen_L[19].multgen[14].mult_unit/temp, operation Mode is: A*B2.
DSP Report: register bb_real_reg[19][14] is absorbed into DSP multgen_L[19].multgen[14].mult_unit/temp.
DSP Report: operator multgen_L[19].multgen[14].mult_unit/temp is absorbed into DSP multgen_L[19].multgen[14].mult_unit/temp.
DSP Report: Generating DSP multgen_L[19].multgen[11].mult_unit/temp, operation Mode is: A*B2.
DSP Report: register bb_real_reg[19][11] is absorbed into DSP multgen_L[19].multgen[11].mult_unit/temp.
DSP Report: operator multgen_L[19].multgen[11].mult_unit/temp is absorbed into DSP multgen_L[19].multgen[11].mult_unit/temp.
DSP Report: Generating DSP multgen_L[19].multgen[9].mult_unit/temp, operation Mode is: A*B2.
DSP Report: register bb_real_reg[19][9] is absorbed into DSP multgen_L[19].multgen[9].mult_unit/temp.
DSP Report: operator multgen_L[19].multgen[9].mult_unit/temp is absorbed into DSP multgen_L[19].multgen[9].mult_unit/temp.
DSP Report: Generating DSP multgen_L[19].multgen[10].mult_unit/temp, operation Mode is: A*B2.
DSP Report: register bb_real_reg[19][10] is absorbed into DSP multgen_L[19].multgen[10].mult_unit/temp.
DSP Report: operator multgen_L[19].multgen[10].mult_unit/temp is absorbed into DSP multgen_L[19].multgen[10].mult_unit/temp.
DSP Report: Generating DSP multgen_L[19].multgen[12].mult_unit/temp, operation Mode is: A*B2.
DSP Report: register bb_real_reg[19][12] is absorbed into DSP multgen_L[19].multgen[12].mult_unit/temp.
DSP Report: operator multgen_L[19].multgen[12].mult_unit/temp is absorbed into DSP multgen_L[19].multgen[12].mult_unit/temp.
DSP Report: Generating DSP multgen_L[19].multgen[7].mult_unit/temp, operation Mode is: A*B2.
DSP Report: register bb_real_reg[19][7] is absorbed into DSP multgen_L[19].multgen[7].mult_unit/temp.
DSP Report: operator multgen_L[19].multgen[7].mult_unit/temp is absorbed into DSP multgen_L[19].multgen[7].mult_unit/temp.
DSP Report: Generating DSP multgen_L[19].multgen[5].mult_unit/temp, operation Mode is: A*B2.
DSP Report: register bb_real_reg[19][5] is absorbed into DSP multgen_L[19].multgen[5].mult_unit/temp.
DSP Report: operator multgen_L[19].multgen[5].mult_unit/temp is absorbed into DSP multgen_L[19].multgen[5].mult_unit/temp.
DSP Report: Generating DSP multgen_L[19].multgen[6].mult_unit/temp, operation Mode is: A*B2.
DSP Report: register bb_real_reg[19][6] is absorbed into DSP multgen_L[19].multgen[6].mult_unit/temp.
DSP Report: operator multgen_L[19].multgen[6].mult_unit/temp is absorbed into DSP multgen_L[19].multgen[6].mult_unit/temp.
DSP Report: Generating DSP multgen_L[19].multgen[3].mult_unit/temp, operation Mode is: A*B2.
DSP Report: register bb_real_reg[19][3] is absorbed into DSP multgen_L[19].multgen[3].mult_unit/temp.
DSP Report: operator multgen_L[19].multgen[3].mult_unit/temp is absorbed into DSP multgen_L[19].multgen[3].mult_unit/temp.
DSP Report: Generating DSP multgen_L[19].multgen[1].mult_unit/temp, operation Mode is: A*B2.
DSP Report: register bb_real_reg[19][1] is absorbed into DSP multgen_L[19].multgen[1].mult_unit/temp.
DSP Report: operator multgen_L[19].multgen[1].mult_unit/temp is absorbed into DSP multgen_L[19].multgen[1].mult_unit/temp.
DSP Report: Generating DSP multgen_L[19].multgen[2].mult_unit/temp, operation Mode is: A*B2.
DSP Report: register bb_real_reg[19][2] is absorbed into DSP multgen_L[19].multgen[2].mult_unit/temp.
DSP Report: operator multgen_L[19].multgen[2].mult_unit/temp is absorbed into DSP multgen_L[19].multgen[2].mult_unit/temp.
DSP Report: Generating DSP multgen_L[19].multgen[4].mult_unit/temp, operation Mode is: A*B2.
DSP Report: register bb_real_reg[19][4] is absorbed into DSP multgen_L[19].multgen[4].mult_unit/temp.
DSP Report: operator multgen_L[19].multgen[4].mult_unit/temp is absorbed into DSP multgen_L[19].multgen[4].mult_unit/temp.
DSP Report: Generating DSP multgen_L[19].multgen[8].mult_unit/temp, operation Mode is: A*B2.
DSP Report: register bb_real_reg[19][8] is absorbed into DSP multgen_L[19].multgen[8].mult_unit/temp.
DSP Report: operator multgen_L[19].multgen[8].mult_unit/temp is absorbed into DSP multgen_L[19].multgen[8].mult_unit/temp.
DSP Report: Generating DSP multgen_L[19].multgen[0].mult_unit/temp, operation Mode is: A*B2.
DSP Report: register bb_real_reg[19][0] is absorbed into DSP multgen_L[19].multgen[0].mult_unit/temp.
DSP Report: operator multgen_L[19].multgen[0].mult_unit/temp is absorbed into DSP multgen_L[19].multgen[0].mult_unit/temp.
DSP Report: Generating DSP multgen_L[13].multgen[15].mult_unit/temp, operation Mode is: A*B2.
DSP Report: register bb_real_reg[13][15] is absorbed into DSP multgen_L[13].multgen[15].mult_unit/temp.
DSP Report: operator multgen_L[13].multgen[15].mult_unit/temp is absorbed into DSP multgen_L[13].multgen[15].mult_unit/temp.
DSP Report: Generating DSP multgen_L[13].multgen[13].mult_unit/temp, operation Mode is: A*B2.
DSP Report: register bb_real_reg[13][13] is absorbed into DSP multgen_L[13].multgen[13].mult_unit/temp.
DSP Report: operator multgen_L[13].multgen[13].mult_unit/temp is absorbed into DSP multgen_L[13].multgen[13].mult_unit/temp.
DSP Report: Generating DSP multgen_L[13].multgen[14].mult_unit/temp, operation Mode is: A*B2.
DSP Report: register bb_real_reg[13][14] is absorbed into DSP multgen_L[13].multgen[14].mult_unit/temp.
DSP Report: operator multgen_L[13].multgen[14].mult_unit/temp is absorbed into DSP multgen_L[13].multgen[14].mult_unit/temp.
DSP Report: Generating DSP multgen_L[13].multgen[11].mult_unit/temp, operation Mode is: A*B2.
DSP Report: register bb_real_reg[13][11] is absorbed into DSP multgen_L[13].multgen[11].mult_unit/temp.
DSP Report: operator multgen_L[13].multgen[11].mult_unit/temp is absorbed into DSP multgen_L[13].multgen[11].mult_unit/temp.
DSP Report: Generating DSP multgen_L[13].multgen[9].mult_unit/temp, operation Mode is: A*B2.
DSP Report: register bb_real_reg[13][9] is absorbed into DSP multgen_L[13].multgen[9].mult_unit/temp.
DSP Report: operator multgen_L[13].multgen[9].mult_unit/temp is absorbed into DSP multgen_L[13].multgen[9].mult_unit/temp.
DSP Report: Generating DSP multgen_L[13].multgen[10].mult_unit/temp, operation Mode is: A*B2.
DSP Report: register bb_real_reg[13][10] is absorbed into DSP multgen_L[13].multgen[10].mult_unit/temp.
DSP Report: operator multgen_L[13].multgen[10].mult_unit/temp is absorbed into DSP multgen_L[13].multgen[10].mult_unit/temp.
DSP Report: Generating DSP multgen_L[13].multgen[12].mult_unit/temp, operation Mode is: A*B2.
DSP Report: register bb_real_reg[13][12] is absorbed into DSP multgen_L[13].multgen[12].mult_unit/temp.
DSP Report: operator multgen_L[13].multgen[12].mult_unit/temp is absorbed into DSP multgen_L[13].multgen[12].mult_unit/temp.
DSP Report: Generating DSP multgen_L[13].multgen[7].mult_unit/temp, operation Mode is: A*B2.
DSP Report: register bb_real_reg[13][7] is absorbed into DSP multgen_L[13].multgen[7].mult_unit/temp.
DSP Report: operator multgen_L[13].multgen[7].mult_unit/temp is absorbed into DSP multgen_L[13].multgen[7].mult_unit/temp.
DSP Report: Generating DSP multgen_L[13].multgen[5].mult_unit/temp, operation Mode is: A*B2.
DSP Report: register bb_real_reg[13][5] is absorbed into DSP multgen_L[13].multgen[5].mult_unit/temp.
DSP Report: operator multgen_L[13].multgen[5].mult_unit/temp is absorbed into DSP multgen_L[13].multgen[5].mult_unit/temp.
DSP Report: Generating DSP multgen_L[13].multgen[6].mult_unit/temp, operation Mode is: A*B2.
DSP Report: register bb_real_reg[13][6] is absorbed into DSP multgen_L[13].multgen[6].mult_unit/temp.
DSP Report: operator multgen_L[13].multgen[6].mult_unit/temp is absorbed into DSP multgen_L[13].multgen[6].mult_unit/temp.
DSP Report: Generating DSP multgen_L[13].multgen[3].mult_unit/temp, operation Mode is: A*B2.
DSP Report: register bb_real_reg[13][3] is absorbed into DSP multgen_L[13].multgen[3].mult_unit/temp.
DSP Report: operator multgen_L[13].multgen[3].mult_unit/temp is absorbed into DSP multgen_L[13].multgen[3].mult_unit/temp.
DSP Report: Generating DSP multgen_L[13].multgen[1].mult_unit/temp, operation Mode is: A*B2.
DSP Report: register bb_real_reg[13][1] is absorbed into DSP multgen_L[13].multgen[1].mult_unit/temp.
DSP Report: operator multgen_L[13].multgen[1].mult_unit/temp is absorbed into DSP multgen_L[13].multgen[1].mult_unit/temp.
DSP Report: Generating DSP multgen_L[13].multgen[2].mult_unit/temp, operation Mode is: A*B2.
DSP Report: register bb_real_reg[13][2] is absorbed into DSP multgen_L[13].multgen[2].mult_unit/temp.
DSP Report: operator multgen_L[13].multgen[2].mult_unit/temp is absorbed into DSP multgen_L[13].multgen[2].mult_unit/temp.
DSP Report: Generating DSP multgen_L[13].multgen[4].mult_unit/temp, operation Mode is: A*B2.
DSP Report: register bb_real_reg[13][4] is absorbed into DSP multgen_L[13].multgen[4].mult_unit/temp.
DSP Report: operator multgen_L[13].multgen[4].mult_unit/temp is absorbed into DSP multgen_L[13].multgen[4].mult_unit/temp.
DSP Report: Generating DSP multgen_L[13].multgen[8].mult_unit/temp, operation Mode is: A*B2.
DSP Report: register bb_real_reg[13][8] is absorbed into DSP multgen_L[13].multgen[8].mult_unit/temp.
DSP Report: operator multgen_L[13].multgen[8].mult_unit/temp is absorbed into DSP multgen_L[13].multgen[8].mult_unit/temp.
DSP Report: Generating DSP multgen_L[13].multgen[0].mult_unit/temp, operation Mode is: A*B2.
DSP Report: register bb_real_reg[13][0] is absorbed into DSP multgen_L[13].multgen[0].mult_unit/temp.
DSP Report: operator multgen_L[13].multgen[0].mult_unit/temp is absorbed into DSP multgen_L[13].multgen[0].mult_unit/temp.
DSP Report: Generating DSP multgen_L[0].multgen[15].mult_unit/temp, operation Mode is: A*B2.
DSP Report: register bb_real_reg[0][15] is absorbed into DSP multgen_L[0].multgen[15].mult_unit/temp.
DSP Report: operator multgen_L[0].multgen[15].mult_unit/temp is absorbed into DSP multgen_L[0].multgen[15].mult_unit/temp.
DSP Report: Generating DSP multgen_L[0].multgen[13].mult_unit/temp, operation Mode is: A*B2.
DSP Report: register bb_real_reg[0][13] is absorbed into DSP multgen_L[0].multgen[13].mult_unit/temp.
DSP Report: operator multgen_L[0].multgen[13].mult_unit/temp is absorbed into DSP multgen_L[0].multgen[13].mult_unit/temp.
DSP Report: Generating DSP multgen_L[0].multgen[14].mult_unit/temp, operation Mode is: A*B2.
DSP Report: register bb_real_reg[0][14] is absorbed into DSP multgen_L[0].multgen[14].mult_unit/temp.
DSP Report: operator multgen_L[0].multgen[14].mult_unit/temp is absorbed into DSP multgen_L[0].multgen[14].mult_unit/temp.
DSP Report: Generating DSP multgen_L[0].multgen[11].mult_unit/temp, operation Mode is: A*B2.
DSP Report: register bb_real_reg[0][11] is absorbed into DSP multgen_L[0].multgen[11].mult_unit/temp.
DSP Report: operator multgen_L[0].multgen[11].mult_unit/temp is absorbed into DSP multgen_L[0].multgen[11].mult_unit/temp.
DSP Report: Generating DSP multgen_L[0].multgen[9].mult_unit/temp, operation Mode is: A*B2.
DSP Report: register bb_real_reg[0][9] is absorbed into DSP multgen_L[0].multgen[9].mult_unit/temp.
DSP Report: operator multgen_L[0].multgen[9].mult_unit/temp is absorbed into DSP multgen_L[0].multgen[9].mult_unit/temp.
DSP Report: Generating DSP multgen_L[0].multgen[10].mult_unit/temp, operation Mode is: A*B2.
DSP Report: register bb_real_reg[0][10] is absorbed into DSP multgen_L[0].multgen[10].mult_unit/temp.
DSP Report: operator multgen_L[0].multgen[10].mult_unit/temp is absorbed into DSP multgen_L[0].multgen[10].mult_unit/temp.
DSP Report: Generating DSP multgen_L[0].multgen[12].mult_unit/temp, operation Mode is: A*B2.
DSP Report: register bb_real_reg[0][12] is absorbed into DSP multgen_L[0].multgen[12].mult_unit/temp.
DSP Report: operator multgen_L[0].multgen[12].mult_unit/temp is absorbed into DSP multgen_L[0].multgen[12].mult_unit/temp.
DSP Report: Generating DSP multgen_L[0].multgen[7].mult_unit/temp, operation Mode is: A*B2.
DSP Report: register bb_real_reg[0][7] is absorbed into DSP multgen_L[0].multgen[7].mult_unit/temp.
DSP Report: operator multgen_L[0].multgen[7].mult_unit/temp is absorbed into DSP multgen_L[0].multgen[7].mult_unit/temp.
DSP Report: Generating DSP multgen_L[0].multgen[5].mult_unit/temp, operation Mode is: A*B2.
DSP Report: register bb_real_reg[0][5] is absorbed into DSP multgen_L[0].multgen[5].mult_unit/temp.
DSP Report: operator multgen_L[0].multgen[5].mult_unit/temp is absorbed into DSP multgen_L[0].multgen[5].mult_unit/temp.
DSP Report: Generating DSP multgen_L[0].multgen[6].mult_unit/temp, operation Mode is: A*B2.
DSP Report: register bb_real_reg[0][6] is absorbed into DSP multgen_L[0].multgen[6].mult_unit/temp.
DSP Report: operator multgen_L[0].multgen[6].mult_unit/temp is absorbed into DSP multgen_L[0].multgen[6].mult_unit/temp.
DSP Report: Generating DSP multgen_L[0].multgen[3].mult_unit/temp, operation Mode is: A*B2.
DSP Report: register bb_real_reg[0][3] is absorbed into DSP multgen_L[0].multgen[3].mult_unit/temp.
DSP Report: operator multgen_L[0].multgen[3].mult_unit/temp is absorbed into DSP multgen_L[0].multgen[3].mult_unit/temp.
DSP Report: Generating DSP multgen_L[0].multgen[1].mult_unit/temp, operation Mode is: A*B2.
DSP Report: register bb_real_reg[0][1] is absorbed into DSP multgen_L[0].multgen[1].mult_unit/temp.
DSP Report: operator multgen_L[0].multgen[1].mult_unit/temp is absorbed into DSP multgen_L[0].multgen[1].mult_unit/temp.
DSP Report: Generating DSP multgen_L[0].multgen[2].mult_unit/temp, operation Mode is: A*B2.
DSP Report: register bb_real_reg[0][2] is absorbed into DSP multgen_L[0].multgen[2].mult_unit/temp.
DSP Report: operator multgen_L[0].multgen[2].mult_unit/temp is absorbed into DSP multgen_L[0].multgen[2].mult_unit/temp.
DSP Report: Generating DSP multgen_L[0].multgen[4].mult_unit/temp, operation Mode is: A*B2.
DSP Report: register bb_real_reg[0][4] is absorbed into DSP multgen_L[0].multgen[4].mult_unit/temp.
DSP Report: operator multgen_L[0].multgen[4].mult_unit/temp is absorbed into DSP multgen_L[0].multgen[4].mult_unit/temp.
DSP Report: Generating DSP multgen_L[0].multgen[8].mult_unit/temp, operation Mode is: A*B2.
DSP Report: register bb_real_reg[0][8] is absorbed into DSP multgen_L[0].multgen[8].mult_unit/temp.
DSP Report: operator multgen_L[0].multgen[8].mult_unit/temp is absorbed into DSP multgen_L[0].multgen[8].mult_unit/temp.
DSP Report: Generating DSP multgen_L[0].multgen[0].mult_unit/temp, operation Mode is: A*B2.
DSP Report: register bb_real_reg[0][0] is absorbed into DSP multgen_L[0].multgen[0].mult_unit/temp.
DSP Report: operator multgen_L[0].multgen[0].mult_unit/temp is absorbed into DSP multgen_L[0].multgen[0].mult_unit/temp.
DSP Report: Generating DSP L2GEN[9].output_unit/multgen[19].mult_unit/temp, operation Mode is: A*(B:0x4e).
DSP Report: operator L2GEN[9].output_unit/multgen[19].mult_unit/temp is absorbed into DSP L2GEN[9].output_unit/multgen[19].mult_unit/temp.
DSP Report: Generating DSP L2GEN[9].output_unit/multgen[18].mult_unit/temp, operation Mode is: A2*(B:0x3ffa3).
DSP Report: register a1_real_reg_reg[18] is absorbed into DSP L2GEN[9].output_unit/multgen[18].mult_unit/temp.
DSP Report: operator L2GEN[9].output_unit/multgen[18].mult_unit/temp is absorbed into DSP L2GEN[9].output_unit/multgen[18].mult_unit/temp.
DSP Report: Generating DSP L2GEN[9].output_unit/multgen[15].mult_unit/temp, operation Mode is: A2*(B:0x1b).
DSP Report: register a1_real_reg_reg[15] is absorbed into DSP L2GEN[9].output_unit/multgen[15].mult_unit/temp.
DSP Report: operator L2GEN[9].output_unit/multgen[15].mult_unit/temp is absorbed into DSP L2GEN[9].output_unit/multgen[15].mult_unit/temp.
DSP Report: Generating DSP L2GEN[9].output_unit/multgen[13].mult_unit/temp, operation Mode is: A2*(B:0x3ffee).
DSP Report: register a1_real_reg_reg[13] is absorbed into DSP L2GEN[9].output_unit/multgen[13].mult_unit/temp.
DSP Report: operator L2GEN[9].output_unit/multgen[13].mult_unit/temp is absorbed into DSP L2GEN[9].output_unit/multgen[13].mult_unit/temp.
DSP Report: Generating DSP L2GEN[9].output_unit/multgen[14].mult_unit/temp, operation Mode is: A2*(B:0x3ffa5).
DSP Report: register a1_real_reg_reg[14] is absorbed into DSP L2GEN[9].output_unit/multgen[14].mult_unit/temp.
DSP Report: operator L2GEN[9].output_unit/multgen[14].mult_unit/temp is absorbed into DSP L2GEN[9].output_unit/multgen[14].mult_unit/temp.
DSP Report: Generating DSP L2GEN[9].output_unit/multgen[11].mult_unit/temp, operation Mode is: A2*(B:0x15).
DSP Report: register a1_real_reg_reg[11] is absorbed into DSP L2GEN[9].output_unit/multgen[11].mult_unit/temp.
DSP Report: operator L2GEN[9].output_unit/multgen[11].mult_unit/temp is absorbed into DSP L2GEN[9].output_unit/multgen[11].mult_unit/temp.
DSP Report: Generating DSP L2GEN[9].output_unit/multgen[9].mult_unit/temp, operation Mode is: A2*(B:0x16).
DSP Report: register a1_real_reg_reg[9] is absorbed into DSP L2GEN[9].output_unit/multgen[9].mult_unit/temp.
DSP Report: operator L2GEN[9].output_unit/multgen[9].mult_unit/temp is absorbed into DSP L2GEN[9].output_unit/multgen[9].mult_unit/temp.
DSP Report: Generating DSP L2GEN[9].output_unit/multgen[10].mult_unit/temp, operation Mode is: A2*(B:0x3ff75).
DSP Report: register a1_real_reg_reg[10] is absorbed into DSP L2GEN[9].output_unit/multgen[10].mult_unit/temp.
DSP Report: operator L2GEN[9].output_unit/multgen[10].mult_unit/temp is absorbed into DSP L2GEN[9].output_unit/multgen[10].mult_unit/temp.
DSP Report: Generating DSP L2GEN[9].output_unit/multgen[12].mult_unit/temp, operation Mode is: A2*(B:0x2b).
DSP Report: register a1_real_reg_reg[12] is absorbed into DSP L2GEN[9].output_unit/multgen[12].mult_unit/temp.
DSP Report: operator L2GEN[9].output_unit/multgen[12].mult_unit/temp is absorbed into DSP L2GEN[9].output_unit/multgen[12].mult_unit/temp.
DSP Report: Generating DSP L2GEN[9].output_unit/multgen[7].mult_unit/temp, operation Mode is: A2*(B:0x17).
DSP Report: register a1_real_reg_reg[7] is absorbed into DSP L2GEN[9].output_unit/multgen[7].mult_unit/temp.
DSP Report: operator L2GEN[9].output_unit/multgen[7].mult_unit/temp is absorbed into DSP L2GEN[9].output_unit/multgen[7].mult_unit/temp.
DSP Report: Generating DSP L2GEN[9].output_unit/multgen[5].mult_unit/temp, operation Mode is: A2*(B:0x3ffdc).
DSP Report: register a1_real_reg_reg[5] is absorbed into DSP L2GEN[9].output_unit/multgen[5].mult_unit/temp.
DSP Report: operator L2GEN[9].output_unit/multgen[5].mult_unit/temp is absorbed into DSP L2GEN[9].output_unit/multgen[5].mult_unit/temp.
DSP Report: Generating DSP L2GEN[9].output_unit/multgen[6].mult_unit/temp, operation Mode is: A2*(B:0x3ffcd).
DSP Report: register a1_real_reg_reg[6] is absorbed into DSP L2GEN[9].output_unit/multgen[6].mult_unit/temp.
DSP Report: operator L2GEN[9].output_unit/multgen[6].mult_unit/temp is absorbed into DSP L2GEN[9].output_unit/multgen[6].mult_unit/temp.
DSP Report: Generating DSP L2GEN[9].output_unit/multgen[3].mult_unit/temp, operation Mode is: A2*(B:0x3ff68).
DSP Report: register a1_real_reg_reg[3] is absorbed into DSP L2GEN[9].output_unit/multgen[3].mult_unit/temp.
DSP Report: operator L2GEN[9].output_unit/multgen[3].mult_unit/temp is absorbed into DSP L2GEN[9].output_unit/multgen[3].mult_unit/temp.
DSP Report: Generating DSP L2GEN[9].output_unit/multgen[1].mult_unit/temp, operation Mode is: A2*(B:0x3ff86).
DSP Report: register a1_real_reg_reg[1] is absorbed into DSP L2GEN[9].output_unit/multgen[1].mult_unit/temp.
DSP Report: operator L2GEN[9].output_unit/multgen[1].mult_unit/temp is absorbed into DSP L2GEN[9].output_unit/multgen[1].mult_unit/temp.
DSP Report: Generating DSP L2GEN[9].output_unit/multgen[2].mult_unit/temp, operation Mode is: A2*(B:0x3ffdd).
DSP Report: register a1_real_reg_reg[2] is absorbed into DSP L2GEN[9].output_unit/multgen[2].mult_unit/temp.
DSP Report: operator L2GEN[9].output_unit/multgen[2].mult_unit/temp is absorbed into DSP L2GEN[9].output_unit/multgen[2].mult_unit/temp.
DSP Report: Generating DSP L2GEN[9].output_unit/multgen[4].mult_unit/temp, operation Mode is: A2*(B:0x3ff6b).
DSP Report: register a1_real_reg_reg[4] is absorbed into DSP L2GEN[9].output_unit/multgen[4].mult_unit/temp.
DSP Report: operator L2GEN[9].output_unit/multgen[4].mult_unit/temp is absorbed into DSP L2GEN[9].output_unit/multgen[4].mult_unit/temp.
DSP Report: Generating DSP L2GEN[9].output_unit/multgen[8].mult_unit/temp, operation Mode is: A2*(B:0x3ffd5).
DSP Report: register a1_real_reg_reg[8] is absorbed into DSP L2GEN[9].output_unit/multgen[8].mult_unit/temp.
DSP Report: operator L2GEN[9].output_unit/multgen[8].mult_unit/temp is absorbed into DSP L2GEN[9].output_unit/multgen[8].mult_unit/temp.
DSP Report: Generating DSP L2GEN[9].output_unit/multgen[16].mult_unit/temp, operation Mode is: A2*(B:0x3ffa7).
DSP Report: register a1_real_reg_reg[16] is absorbed into DSP L2GEN[9].output_unit/multgen[16].mult_unit/temp.
DSP Report: operator L2GEN[9].output_unit/multgen[16].mult_unit/temp is absorbed into DSP L2GEN[9].output_unit/multgen[16].mult_unit/temp.
DSP Report: Generating DSP L2GEN[9].output_unit/multgen[0].mult_unit/temp, operation Mode is: A2*(B:0x3f).
DSP Report: register a1_real_reg_reg[0] is absorbed into DSP L2GEN[9].output_unit/multgen[0].mult_unit/temp.
DSP Report: operator L2GEN[9].output_unit/multgen[0].mult_unit/temp is absorbed into DSP L2GEN[9].output_unit/multgen[0].mult_unit/temp.
DSP Report: Generating DSP L2GEN[8].output_unit/multgen[19].mult_unit/temp, operation Mode is: A*(B:0x59).
DSP Report: operator L2GEN[8].output_unit/multgen[19].mult_unit/temp is absorbed into DSP L2GEN[8].output_unit/multgen[19].mult_unit/temp.
DSP Report: Generating DSP L2GEN[8].output_unit/multgen[17].mult_unit/temp, operation Mode is: A2*(B:0x3ffb5).
DSP Report: register a1_real_reg_reg[17] is absorbed into DSP L2GEN[8].output_unit/multgen[17].mult_unit/temp.
DSP Report: operator L2GEN[8].output_unit/multgen[17].mult_unit/temp is absorbed into DSP L2GEN[8].output_unit/multgen[17].mult_unit/temp.
DSP Report: Generating DSP L2GEN[8].output_unit/multgen[18].mult_unit/temp, operation Mode is: A2*(B:0x15).
DSP Report: register a1_real_reg_reg[18] is absorbed into DSP L2GEN[8].output_unit/multgen[18].mult_unit/temp.
DSP Report: operator L2GEN[8].output_unit/multgen[18].mult_unit/temp is absorbed into DSP L2GEN[8].output_unit/multgen[18].mult_unit/temp.
DSP Report: Generating DSP L2GEN[8].output_unit/multgen[15].mult_unit/temp, operation Mode is: A2*(B:0x35).
DSP Report: register a1_real_reg_reg[15] is absorbed into DSP L2GEN[8].output_unit/multgen[15].mult_unit/temp.
DSP Report: operator L2GEN[8].output_unit/multgen[15].mult_unit/temp is absorbed into DSP L2GEN[8].output_unit/multgen[15].mult_unit/temp.
DSP Report: Generating DSP L2GEN[8].output_unit/multgen[13].mult_unit/temp, operation Mode is: A2*(B:0x3ff6c).
DSP Report: register a1_real_reg_reg[13] is absorbed into DSP L2GEN[8].output_unit/multgen[13].mult_unit/temp.
DSP Report: operator L2GEN[8].output_unit/multgen[13].mult_unit/temp is absorbed into DSP L2GEN[8].output_unit/multgen[13].mult_unit/temp.
DSP Report: Generating DSP L2GEN[8].output_unit/multgen[14].mult_unit/temp, operation Mode is: A2*(B:0x3ffe1).
DSP Report: register a1_real_reg_reg[14] is absorbed into DSP L2GEN[8].output_unit/multgen[14].mult_unit/temp.
DSP Report: operator L2GEN[8].output_unit/multgen[14].mult_unit/temp is absorbed into DSP L2GEN[8].output_unit/multgen[14].mult_unit/temp.
DSP Report: Generating DSP L2GEN[8].output_unit/multgen[10].mult_unit/temp, operation Mode is: A2*(B:0x3ffc8).
DSP Report: register a1_real_reg_reg[10] is absorbed into DSP L2GEN[8].output_unit/multgen[10].mult_unit/temp.
DSP Report: operator L2GEN[8].output_unit/multgen[10].mult_unit/temp is absorbed into DSP L2GEN[8].output_unit/multgen[10].mult_unit/temp.
DSP Report: Generating DSP L2GEN[8].output_unit/multgen[12].mult_unit/temp, operation Mode is: A2*(B:0x6f).
DSP Report: register a1_real_reg_reg[12] is absorbed into DSP L2GEN[8].output_unit/multgen[12].mult_unit/temp.
DSP Report: operator L2GEN[8].output_unit/multgen[12].mult_unit/temp is absorbed into DSP L2GEN[8].output_unit/multgen[12].mult_unit/temp.
DSP Report: Generating DSP L2GEN[8].output_unit/multgen[5].mult_unit/temp, operation Mode is: A2*(B:0x3ffb6).
DSP Report: register a1_real_reg_reg[5] is absorbed into DSP L2GEN[8].output_unit/multgen[5].mult_unit/temp.
DSP Report: operator L2GEN[8].output_unit/multgen[5].mult_unit/temp is absorbed into DSP L2GEN[8].output_unit/multgen[5].mult_unit/temp.
DSP Report: Generating DSP L2GEN[8].output_unit/multgen[6].mult_unit/temp, operation Mode is: A2*(B:0x3ffec).
DSP Report: register a1_real_reg_reg[6] is absorbed into DSP L2GEN[8].output_unit/multgen[6].mult_unit/temp.
DSP Report: operator L2GEN[8].output_unit/multgen[6].mult_unit/temp is absorbed into DSP L2GEN[8].output_unit/multgen[6].mult_unit/temp.
DSP Report: Generating DSP L2GEN[8].output_unit/multgen[1].mult_unit/temp, operation Mode is: A2*(B:0x3ffca).
DSP Report: register a1_real_reg_reg[1] is absorbed into DSP L2GEN[8].output_unit/multgen[1].mult_unit/temp.
DSP Report: operator L2GEN[8].output_unit/multgen[1].mult_unit/temp is absorbed into DSP L2GEN[8].output_unit/multgen[1].mult_unit/temp.
DSP Report: Generating DSP L2GEN[8].output_unit/multgen[2].mult_unit/temp, operation Mode is: A2*(B:0x3ffbd).
DSP Report: register a1_real_reg_reg[2] is absorbed into DSP L2GEN[8].output_unit/multgen[2].mult_unit/temp.
DSP Report: operator L2GEN[8].output_unit/multgen[2].mult_unit/temp is absorbed into DSP L2GEN[8].output_unit/multgen[2].mult_unit/temp.
DSP Report: Generating DSP L2GEN[8].output_unit/multgen[8].mult_unit/temp, operation Mode is: A2*(B:0x1b).
DSP Report: register a1_real_reg_reg[8] is absorbed into DSP L2GEN[8].output_unit/multgen[8].mult_unit/temp.
DSP Report: operator L2GEN[8].output_unit/multgen[8].mult_unit/temp is absorbed into DSP L2GEN[8].output_unit/multgen[8].mult_unit/temp.
DSP Report: Generating DSP L2GEN[8].output_unit/multgen[16].mult_unit/temp, operation Mode is: A2*(B:0x3ff93).
DSP Report: register a1_real_reg_reg[16] is absorbed into DSP L2GEN[8].output_unit/multgen[16].mult_unit/temp.
DSP Report: operator L2GEN[8].output_unit/multgen[16].mult_unit/temp is absorbed into DSP L2GEN[8].output_unit/multgen[16].mult_unit/temp.
DSP Report: Generating DSP L2GEN[7].output_unit/multgen[19].mult_unit/temp, operation Mode is: A*(B:0x3ffed).
DSP Report: operator L2GEN[7].output_unit/multgen[19].mult_unit/temp is absorbed into DSP L2GEN[7].output_unit/multgen[19].mult_unit/temp.
DSP Report: Generating DSP L2GEN[7].output_unit/multgen[17].mult_unit/temp, operation Mode is: A2*(B:0x65).
DSP Report: register a1_real_reg_reg[17] is absorbed into DSP L2GEN[7].output_unit/multgen[17].mult_unit/temp.
DSP Report: operator L2GEN[7].output_unit/multgen[17].mult_unit/temp is absorbed into DSP L2GEN[7].output_unit/multgen[17].mult_unit/temp.
DSP Report: Generating DSP L2GEN[7].output_unit/multgen[15].mult_unit/temp, operation Mode is: A2*(B:0x3ff99).
DSP Report: register a1_real_reg_reg[15] is absorbed into DSP L2GEN[7].output_unit/multgen[15].mult_unit/temp.
DSP Report: operator L2GEN[7].output_unit/multgen[15].mult_unit/temp is absorbed into DSP L2GEN[7].output_unit/multgen[15].mult_unit/temp.
DSP Report: Generating DSP L2GEN[7].output_unit/multgen[14].mult_unit/temp, operation Mode is: A2*(B:0x4a).
DSP Report: register a1_real_reg_reg[14] is absorbed into DSP L2GEN[7].output_unit/multgen[14].mult_unit/temp.
DSP Report: operator L2GEN[7].output_unit/multgen[14].mult_unit/temp is absorbed into DSP L2GEN[7].output_unit/multgen[14].mult_unit/temp.
DSP Report: Generating DSP L2GEN[7].output_unit/multgen[9].mult_unit/temp, operation Mode is: A2*(B:0x3ffe1).
DSP Report: register a1_real_reg_reg[9] is absorbed into DSP L2GEN[7].output_unit/multgen[9].mult_unit/temp.
DSP Report: operator L2GEN[7].output_unit/multgen[9].mult_unit/temp is absorbed into DSP L2GEN[7].output_unit/multgen[9].mult_unit/temp.
DSP Report: Generating DSP L2GEN[7].output_unit/multgen[12].mult_unit/temp, operation Mode is: A2*(B:0x3ffc1).
DSP Report: register a1_real_reg_reg[12] is absorbed into DSP L2GEN[7].output_unit/multgen[12].mult_unit/temp.
DSP Report: operator L2GEN[7].output_unit/multgen[12].mult_unit/temp is absorbed into DSP L2GEN[7].output_unit/multgen[12].mult_unit/temp.
DSP Report: Generating DSP L2GEN[7].output_unit/multgen[7].mult_unit/temp, operation Mode is: A2*(B:0x3ffa7).
DSP Report: register a1_real_reg_reg[7] is absorbed into DSP L2GEN[7].output_unit/multgen[7].mult_unit/temp.
DSP Report: operator L2GEN[7].output_unit/multgen[7].mult_unit/temp is absorbed into DSP L2GEN[7].output_unit/multgen[7].mult_unit/temp.
DSP Report: Generating DSP L2GEN[7].output_unit/multgen[5].mult_unit/temp, operation Mode is: A2*(B:0x3ffb7).
DSP Report: register a1_real_reg_reg[5] is absorbed into DSP L2GEN[7].output_unit/multgen[5].mult_unit/temp.
DSP Report: operator L2GEN[7].output_unit/multgen[5].mult_unit/temp is absorbed into DSP L2GEN[7].output_unit/multgen[5].mult_unit/temp.
DSP Report: Generating DSP L2GEN[7].output_unit/multgen[1].mult_unit/temp, operation Mode is: A2*(B:0x3ffd5).
DSP Report: register a1_real_reg_reg[1] is absorbed into DSP L2GEN[7].output_unit/multgen[1].mult_unit/temp.
DSP Report: operator L2GEN[7].output_unit/multgen[1].mult_unit/temp is absorbed into DSP L2GEN[7].output_unit/multgen[1].mult_unit/temp.
DSP Report: Generating DSP L2GEN[7].output_unit/multgen[2].mult_unit/temp, operation Mode is: A2*(B:0x3ff98).
DSP Report: register a1_real_reg_reg[2] is absorbed into DSP L2GEN[7].output_unit/multgen[2].mult_unit/temp.
DSP Report: operator L2GEN[7].output_unit/multgen[2].mult_unit/temp is absorbed into DSP L2GEN[7].output_unit/multgen[2].mult_unit/temp.
DSP Report: Generating DSP L2GEN[7].output_unit/multgen[4].mult_unit/temp, operation Mode is: A2*(B:0x3ffd6).
DSP Report: register a1_real_reg_reg[4] is absorbed into DSP L2GEN[7].output_unit/multgen[4].mult_unit/temp.
DSP Report: operator L2GEN[7].output_unit/multgen[4].mult_unit/temp is absorbed into DSP L2GEN[7].output_unit/multgen[4].mult_unit/temp.
DSP Report: Generating DSP L2GEN[7].output_unit/multgen[8].mult_unit/temp, operation Mode is: A2*(B:0x3ffe8).
DSP Report: register a1_real_reg_reg[8] is absorbed into DSP L2GEN[7].output_unit/multgen[8].mult_unit/temp.
DSP Report: operator L2GEN[7].output_unit/multgen[8].mult_unit/temp is absorbed into DSP L2GEN[7].output_unit/multgen[8].mult_unit/temp.
DSP Report: Generating DSP L2GEN[7].output_unit/multgen[16].mult_unit/temp, operation Mode is: A2*(B:0x3ff26).
DSP Report: register a1_real_reg_reg[16] is absorbed into DSP L2GEN[7].output_unit/multgen[16].mult_unit/temp.
DSP Report: operator L2GEN[7].output_unit/multgen[16].mult_unit/temp is absorbed into DSP L2GEN[7].output_unit/multgen[16].mult_unit/temp.
DSP Report: Generating DSP L2GEN[7].output_unit/multgen[0].mult_unit/temp, operation Mode is: A2*(B:0x1e).
DSP Report: register a1_real_reg_reg[0] is absorbed into DSP L2GEN[7].output_unit/multgen[0].mult_unit/temp.
DSP Report: operator L2GEN[7].output_unit/multgen[0].mult_unit/temp is absorbed into DSP L2GEN[7].output_unit/multgen[0].mult_unit/temp.
DSP Report: Generating DSP L2GEN[6].output_unit/multgen[17].mult_unit/temp, operation Mode is: A2*(B:0x3ff10).
DSP Report: register a1_real_reg_reg[17] is absorbed into DSP L2GEN[6].output_unit/multgen[17].mult_unit/temp.
DSP Report: operator L2GEN[6].output_unit/multgen[17].mult_unit/temp is absorbed into DSP L2GEN[6].output_unit/multgen[17].mult_unit/temp.
DSP Report: Generating DSP L2GEN[6].output_unit/multgen[15].mult_unit/temp, operation Mode is: A2*(B:0x3ffa6).
DSP Report: register a1_real_reg_reg[15] is absorbed into DSP L2GEN[6].output_unit/multgen[15].mult_unit/temp.
DSP Report: operator L2GEN[6].output_unit/multgen[15].mult_unit/temp is absorbed into DSP L2GEN[6].output_unit/multgen[15].mult_unit/temp.
DSP Report: Generating DSP L2GEN[6].output_unit/multgen[13].mult_unit/temp, operation Mode is: A2*(B:0x3ffef).
DSP Report: register a1_real_reg_reg[13] is absorbed into DSP L2GEN[6].output_unit/multgen[13].mult_unit/temp.
DSP Report: operator L2GEN[6].output_unit/multgen[13].mult_unit/temp is absorbed into DSP L2GEN[6].output_unit/multgen[13].mult_unit/temp.
DSP Report: Generating DSP L2GEN[6].output_unit/multgen[14].mult_unit/temp, operation Mode is: A2*(B:0x6c).
DSP Report: register a1_real_reg_reg[14] is absorbed into DSP L2GEN[6].output_unit/multgen[14].mult_unit/temp.
DSP Report: operator L2GEN[6].output_unit/multgen[14].mult_unit/temp is absorbed into DSP L2GEN[6].output_unit/multgen[14].mult_unit/temp.
DSP Report: Generating DSP L2GEN[6].output_unit/multgen[11].mult_unit/temp, operation Mode is: A2*(B:0x3ff47).
DSP Report: register a1_real_reg_reg[11] is absorbed into DSP L2GEN[6].output_unit/multgen[11].mult_unit/temp.
DSP Report: operator L2GEN[6].output_unit/multgen[11].mult_unit/temp is absorbed into DSP L2GEN[6].output_unit/multgen[11].mult_unit/temp.
DSP Report: Generating DSP L2GEN[6].output_unit/multgen[9].mult_unit/temp, operation Mode is: A2*(B:0x3ffbd).
DSP Report: register a1_real_reg_reg[9] is absorbed into DSP L2GEN[6].output_unit/multgen[9].mult_unit/temp.
DSP Report: operator L2GEN[6].output_unit/multgen[9].mult_unit/temp is absorbed into DSP L2GEN[6].output_unit/multgen[9].mult_unit/temp.
DSP Report: Generating DSP L2GEN[6].output_unit/multgen[10].mult_unit/temp, operation Mode is: A2*(B:0x8c).
DSP Report: register a1_real_reg_reg[10] is absorbed into DSP L2GEN[6].output_unit/multgen[10].mult_unit/temp.
DSP Report: operator L2GEN[6].output_unit/multgen[10].mult_unit/temp is absorbed into DSP L2GEN[6].output_unit/multgen[10].mult_unit/temp.
DSP Report: Generating DSP L2GEN[6].output_unit/multgen[7].mult_unit/temp, operation Mode is: A2*(B:0x2e).
DSP Report: register a1_real_reg_reg[7] is absorbed into DSP L2GEN[6].output_unit/multgen[7].mult_unit/temp.
DSP Report: operator L2GEN[6].output_unit/multgen[7].mult_unit/temp is absorbed into DSP L2GEN[6].output_unit/multgen[7].mult_unit/temp.
DSP Report: Generating DSP L2GEN[6].output_unit/multgen[5].mult_unit/temp, operation Mode is: A2*(B:0x24).
DSP Report: register a1_real_reg_reg[5] is absorbed into DSP L2GEN[6].output_unit/multgen[5].mult_unit/temp.
DSP Report: operator L2GEN[6].output_unit/multgen[5].mult_unit/temp is absorbed into DSP L2GEN[6].output_unit/multgen[5].mult_unit/temp.
DSP Report: Generating DSP L2GEN[6].output_unit/multgen[6].mult_unit/temp, operation Mode is: A2*(B:0x2c).
DSP Report: register a1_real_reg_reg[6] is absorbed into DSP L2GEN[6].output_unit/multgen[6].mult_unit/temp.
DSP Report: operator L2GEN[6].output_unit/multgen[6].mult_unit/temp is absorbed into DSP L2GEN[6].output_unit/multgen[6].mult_unit/temp.
DSP Report: Generating DSP L2GEN[6].output_unit/multgen[2].mult_unit/temp, operation Mode is: A2*(B:0x25).
DSP Report: register a1_real_reg_reg[2] is absorbed into DSP L2GEN[6].output_unit/multgen[2].mult_unit/temp.
DSP Report: operator L2GEN[6].output_unit/multgen[2].mult_unit/temp is absorbed into DSP L2GEN[6].output_unit/multgen[2].mult_unit/temp.
DSP Report: Generating DSP L2GEN[6].output_unit/multgen[4].mult_unit/temp, operation Mode is: A2*(B:0x39).
DSP Report: register a1_real_reg_reg[4] is absorbed into DSP L2GEN[6].output_unit/multgen[4].mult_unit/temp.
DSP Report: operator L2GEN[6].output_unit/multgen[4].mult_unit/temp is absorbed into DSP L2GEN[6].output_unit/multgen[4].mult_unit/temp.
DSP Report: Generating DSP L2GEN[6].output_unit/multgen[8].mult_unit/temp, operation Mode is: A2*(B:0x24).
DSP Report: register a1_real_reg_reg[8] is absorbed into DSP L2GEN[6].output_unit/multgen[8].mult_unit/temp.
DSP Report: operator L2GEN[6].output_unit/multgen[8].mult_unit/temp is absorbed into DSP L2GEN[6].output_unit/multgen[8].mult_unit/temp.
DSP Report: Generating DSP L2GEN[6].output_unit/multgen[16].mult_unit/temp, operation Mode is: A2*(B:0x32).
DSP Report: register a1_real_reg_reg[16] is absorbed into DSP L2GEN[6].output_unit/multgen[16].mult_unit/temp.
DSP Report: operator L2GEN[6].output_unit/multgen[16].mult_unit/temp is absorbed into DSP L2GEN[6].output_unit/multgen[16].mult_unit/temp.
DSP Report: Generating DSP L2GEN[6].output_unit/multgen[0].mult_unit/temp, operation Mode is: A2*(B:0x3ff47).
DSP Report: register a1_real_reg_reg[0] is absorbed into DSP L2GEN[6].output_unit/multgen[0].mult_unit/temp.
DSP Report: operator L2GEN[6].output_unit/multgen[0].mult_unit/temp is absorbed into DSP L2GEN[6].output_unit/multgen[0].mult_unit/temp.
DSP Report: Generating DSP L2GEN[5].output_unit/multgen[19].mult_unit/temp, operation Mode is: A*(B:0x3ffa4).
DSP Report: operator L2GEN[5].output_unit/multgen[19].mult_unit/temp is absorbed into DSP L2GEN[5].output_unit/multgen[19].mult_unit/temp.
DSP Report: Generating DSP L2GEN[5].output_unit/multgen[17].mult_unit/temp, operation Mode is: A2*(B:0x3ffd6).
DSP Report: register a1_real_reg_reg[17] is absorbed into DSP L2GEN[5].output_unit/multgen[17].mult_unit/temp.
DSP Report: operator L2GEN[5].output_unit/multgen[17].mult_unit/temp is absorbed into DSP L2GEN[5].output_unit/multgen[17].mult_unit/temp.
DSP Report: Generating DSP L2GEN[5].output_unit/multgen[18].mult_unit/temp, operation Mode is: A2*(B:0x31).
DSP Report: register a1_real_reg_reg[18] is absorbed into DSP L2GEN[5].output_unit/multgen[18].mult_unit/temp.
DSP Report: operator L2GEN[5].output_unit/multgen[18].mult_unit/temp is absorbed into DSP L2GEN[5].output_unit/multgen[18].mult_unit/temp.
DSP Report: Generating DSP L2GEN[5].output_unit/multgen[14].mult_unit/temp, operation Mode is: A2*(B:0x3ffbd).
DSP Report: register a1_real_reg_reg[14] is absorbed into DSP L2GEN[5].output_unit/multgen[14].mult_unit/temp.
DSP Report: operator L2GEN[5].output_unit/multgen[14].mult_unit/temp is absorbed into DSP L2GEN[5].output_unit/multgen[14].mult_unit/temp.
DSP Report: Generating DSP L2GEN[5].output_unit/multgen[9].mult_unit/temp, operation Mode is: A2*(B:0x29).
DSP Report: register a1_real_reg_reg[9] is absorbed into DSP L2GEN[5].output_unit/multgen[9].mult_unit/temp.
DSP Report: operator L2GEN[5].output_unit/multgen[9].mult_unit/temp is absorbed into DSP L2GEN[5].output_unit/multgen[9].mult_unit/temp.
DSP Report: Generating DSP L2GEN[5].output_unit/multgen[10].mult_unit/temp, operation Mode is: A2*(B:0x7e).
DSP Report: register a1_real_reg_reg[10] is absorbed into DSP L2GEN[5].output_unit/multgen[10].mult_unit/temp.
DSP Report: operator L2GEN[5].output_unit/multgen[10].mult_unit/temp is absorbed into DSP L2GEN[5].output_unit/multgen[10].mult_unit/temp.
DSP Report: Generating DSP L2GEN[5].output_unit/multgen[5].mult_unit/temp, operation Mode is: A2*(B:0x19).
DSP Report: register a1_real_reg_reg[5] is absorbed into DSP L2GEN[5].output_unit/multgen[5].mult_unit/temp.
DSP Report: operator L2GEN[5].output_unit/multgen[5].mult_unit/temp is absorbed into DSP L2GEN[5].output_unit/multgen[5].mult_unit/temp.
DSP Report: Generating DSP L2GEN[5].output_unit/multgen[3].mult_unit/temp, operation Mode is: A2*(B:0x3ffb2).
DSP Report: register a1_real_reg_reg[3] is absorbed into DSP L2GEN[5].output_unit/multgen[3].mult_unit/temp.
DSP Report: operator L2GEN[5].output_unit/multgen[3].mult_unit/temp is absorbed into DSP L2GEN[5].output_unit/multgen[3].mult_unit/temp.
DSP Report: Generating DSP L2GEN[5].output_unit/multgen[1].mult_unit/temp, operation Mode is: A2*(B:0x83).
DSP Report: register a1_real_reg_reg[1] is absorbed into DSP L2GEN[5].output_unit/multgen[1].mult_unit/temp.
DSP Report: operator L2GEN[5].output_unit/multgen[1].mult_unit/temp is absorbed into DSP L2GEN[5].output_unit/multgen[1].mult_unit/temp.
DSP Report: Generating DSP L2GEN[5].output_unit/multgen[2].mult_unit/temp, operation Mode is: A2*(B:0x3ffac).
DSP Report: register a1_real_reg_reg[2] is absorbed into DSP L2GEN[5].output_unit/multgen[2].mult_unit/temp.
DSP Report: operator L2GEN[5].output_unit/multgen[2].mult_unit/temp is absorbed into DSP L2GEN[5].output_unit/multgen[2].mult_unit/temp.
DSP Report: Generating DSP L2GEN[5].output_unit/multgen[4].mult_unit/temp, operation Mode is: A2*(B:0x3ffe6).
DSP Report: register a1_real_reg_reg[4] is absorbed into DSP L2GEN[5].output_unit/multgen[4].mult_unit/temp.
DSP Report: operator L2GEN[5].output_unit/multgen[4].mult_unit/temp is absorbed into DSP L2GEN[5].output_unit/multgen[4].mult_unit/temp.
DSP Report: Generating DSP L2GEN[5].output_unit/multgen[8].mult_unit/temp, operation Mode is: A2*(B:0x15).
DSP Report: register a1_real_reg_reg[8] is absorbed into DSP L2GEN[5].output_unit/multgen[8].mult_unit/temp.
DSP Report: operator L2GEN[5].output_unit/multgen[8].mult_unit/temp is absorbed into DSP L2GEN[5].output_unit/multgen[8].mult_unit/temp.
DSP Report: Generating DSP L2GEN[5].output_unit/multgen[16].mult_unit/temp, operation Mode is: A2*(B:0x3ffc5).
DSP Report: register a1_real_reg_reg[16] is absorbed into DSP L2GEN[5].output_unit/multgen[16].mult_unit/temp.
DSP Report: operator L2GEN[5].output_unit/multgen[16].mult_unit/temp is absorbed into DSP L2GEN[5].output_unit/multgen[16].mult_unit/temp.
DSP Report: Generating DSP L2GEN[4].output_unit/multgen[19].mult_unit/temp, operation Mode is: A*(B:0x3ffe5).
DSP Report: operator L2GEN[4].output_unit/multgen[19].mult_unit/temp is absorbed into DSP L2GEN[4].output_unit/multgen[19].mult_unit/temp.
DSP Report: Generating DSP L2GEN[4].output_unit/multgen[17].mult_unit/temp, operation Mode is: A2*(B:0x47).
DSP Report: register a1_real_reg_reg[17] is absorbed into DSP L2GEN[4].output_unit/multgen[17].mult_unit/temp.
DSP Report: operator L2GEN[4].output_unit/multgen[17].mult_unit/temp is absorbed into DSP L2GEN[4].output_unit/multgen[17].mult_unit/temp.
DSP Report: Generating DSP L2GEN[4].output_unit/multgen[18].mult_unit/temp, operation Mode is: A2*(B:0x58).
DSP Report: register a1_real_reg_reg[18] is absorbed into DSP L2GEN[4].output_unit/multgen[18].mult_unit/temp.
DSP Report: operator L2GEN[4].output_unit/multgen[18].mult_unit/temp is absorbed into DSP L2GEN[4].output_unit/multgen[18].mult_unit/temp.
DSP Report: Generating DSP L2GEN[4].output_unit/multgen[13].mult_unit/temp, operation Mode is: A2*(B:0x1d).
DSP Report: register a1_real_reg_reg[13] is absorbed into DSP L2GEN[4].output_unit/multgen[13].mult_unit/temp.
DSP Report: operator L2GEN[4].output_unit/multgen[13].mult_unit/temp is absorbed into DSP L2GEN[4].output_unit/multgen[13].mult_unit/temp.
DSP Report: Generating DSP L2GEN[4].output_unit/multgen[14].mult_unit/temp, operation Mode is: A2*(B:0x3ff9f).
DSP Report: register a1_real_reg_reg[14] is absorbed into DSP L2GEN[4].output_unit/multgen[14].mult_unit/temp.
DSP Report: operator L2GEN[4].output_unit/multgen[14].mult_unit/temp is absorbed into DSP L2GEN[4].output_unit/multgen[14].mult_unit/temp.
DSP Report: Generating DSP L2GEN[4].output_unit/multgen[10].mult_unit/temp, operation Mode is: A2*(B:0x3ffdd).
DSP Report: register a1_real_reg_reg[10] is absorbed into DSP L2GEN[4].output_unit/multgen[10].mult_unit/temp.
DSP Report: operator L2GEN[4].output_unit/multgen[10].mult_unit/temp is absorbed into DSP L2GEN[4].output_unit/multgen[10].mult_unit/temp.
DSP Report: Generating DSP L2GEN[4].output_unit/multgen[12].mult_unit/temp, operation Mode is: A2*(B:0x3ffee).
DSP Report: register a1_real_reg_reg[12] is absorbed into DSP L2GEN[4].output_unit/multgen[12].mult_unit/temp.
DSP Report: operator L2GEN[4].output_unit/multgen[12].mult_unit/temp is absorbed into DSP L2GEN[4].output_unit/multgen[12].mult_unit/temp.
DSP Report: Generating DSP L2GEN[4].output_unit/multgen[7].mult_unit/temp, operation Mode is: A2*(B:0x4d).
DSP Report: register a1_real_reg_reg[7] is absorbed into DSP L2GEN[4].output_unit/multgen[7].mult_unit/temp.
DSP Report: operator L2GEN[4].output_unit/multgen[7].mult_unit/temp is absorbed into DSP L2GEN[4].output_unit/multgen[7].mult_unit/temp.
DSP Report: Generating DSP L2GEN[4].output_unit/multgen[5].mult_unit/temp, operation Mode is: A2*(B:0x3ffd9).
DSP Report: register a1_real_reg_reg[5] is absorbed into DSP L2GEN[4].output_unit/multgen[5].mult_unit/temp.
DSP Report: operator L2GEN[4].output_unit/multgen[5].mult_unit/temp is absorbed into DSP L2GEN[4].output_unit/multgen[5].mult_unit/temp.
DSP Report: Generating DSP L2GEN[4].output_unit/multgen[6].mult_unit/temp, operation Mode is: A2*(B:0x3ff71).
DSP Report: register a1_real_reg_reg[6] is absorbed into DSP L2GEN[4].output_unit/multgen[6].mult_unit/temp.
DSP Report: operator L2GEN[4].output_unit/multgen[6].mult_unit/temp is absorbed into DSP L2GEN[4].output_unit/multgen[6].mult_unit/temp.
DSP Report: Generating DSP L2GEN[4].output_unit/multgen[3].mult_unit/temp, operation Mode is: A2*(B:0x3ffcb).
DSP Report: register a1_real_reg_reg[3] is absorbed into DSP L2GEN[4].output_unit/multgen[3].mult_unit/temp.
DSP Report: operator L2GEN[4].output_unit/multgen[3].mult_unit/temp is absorbed into DSP L2GEN[4].output_unit/multgen[3].mult_unit/temp.
DSP Report: Generating DSP L2GEN[4].output_unit/multgen[1].mult_unit/temp, operation Mode is: A2*(B:0x3ffb4).
DSP Report: register a1_real_reg_reg[1] is absorbed into DSP L2GEN[4].output_unit/multgen[1].mult_unit/temp.
DSP Report: operator L2GEN[4].output_unit/multgen[1].mult_unit/temp is absorbed into DSP L2GEN[4].output_unit/multgen[1].mult_unit/temp.
DSP Report: Generating DSP L2GEN[4].output_unit/multgen[2].mult_unit/temp, operation Mode is: A2*(B:0x23).
DSP Report: register a1_real_reg_reg[2] is absorbed into DSP L2GEN[4].output_unit/multgen[2].mult_unit/temp.
DSP Report: operator L2GEN[4].output_unit/multgen[2].mult_unit/temp is absorbed into DSP L2GEN[4].output_unit/multgen[2].mult_unit/temp.
DSP Report: Generating DSP L2GEN[4].output_unit/multgen[16].mult_unit/temp, operation Mode is: A2*(B:0x3ffb0).
DSP Report: register a1_real_reg_reg[16] is absorbed into DSP L2GEN[4].output_unit/multgen[16].mult_unit/temp.
DSP Report: operator L2GEN[4].output_unit/multgen[16].mult_unit/temp is absorbed into DSP L2GEN[4].output_unit/multgen[16].mult_unit/temp.
DSP Report: Generating DSP L2GEN[4].output_unit/multgen[0].mult_unit/temp, operation Mode is: A2*(B:0x5b).
DSP Report: register a1_real_reg_reg[0] is absorbed into DSP L2GEN[4].output_unit/multgen[0].mult_unit/temp.
DSP Report: operator L2GEN[4].output_unit/multgen[0].mult_unit/temp is absorbed into DSP L2GEN[4].output_unit/multgen[0].mult_unit/temp.
DSP Report: Generating DSP L2GEN[3].output_unit/multgen[19].mult_unit/temp, operation Mode is: A*(B:0x3ffcb).
DSP Report: operator L2GEN[3].output_unit/multgen[19].mult_unit/temp is absorbed into DSP L2GEN[3].output_unit/multgen[19].mult_unit/temp.
DSP Report: Generating DSP L2GEN[3].output_unit/multgen[17].mult_unit/temp, operation Mode is: A2*(B:0x3ffa9).
DSP Report: register a1_real_reg_reg[17] is absorbed into DSP L2GEN[3].output_unit/multgen[17].mult_unit/temp.
DSP Report: operator L2GEN[3].output_unit/multgen[17].mult_unit/temp is absorbed into DSP L2GEN[3].output_unit/multgen[17].mult_unit/temp.
DSP Report: Generating DSP L2GEN[3].output_unit/multgen[18].mult_unit/temp, operation Mode is: A2*(B:0x3ffa2).
DSP Report: register a1_real_reg_reg[18] is absorbed into DSP L2GEN[3].output_unit/multgen[18].mult_unit/temp.
DSP Report: operator L2GEN[3].output_unit/multgen[18].mult_unit/temp is absorbed into DSP L2GEN[3].output_unit/multgen[18].mult_unit/temp.
DSP Report: Generating DSP L2GEN[3].output_unit/multgen[15].mult_unit/temp, operation Mode is: A2*(B:0x2d).
DSP Report: register a1_real_reg_reg[15] is absorbed into DSP L2GEN[3].output_unit/multgen[15].mult_unit/temp.
DSP Report: operator L2GEN[3].output_unit/multgen[15].mult_unit/temp is absorbed into DSP L2GEN[3].output_unit/multgen[15].mult_unit/temp.
DSP Report: Generating DSP L2GEN[3].output_unit/multgen[13].mult_unit/temp, operation Mode is: A2*(B:0x3ffb6).
DSP Report: register a1_real_reg_reg[13] is absorbed into DSP L2GEN[3].output_unit/multgen[13].mult_unit/temp.
DSP Report: operator L2GEN[3].output_unit/multgen[13].mult_unit/temp is absorbed into DSP L2GEN[3].output_unit/multgen[13].mult_unit/temp.
DSP Report: Generating DSP L2GEN[3].output_unit/multgen[14].mult_unit/temp, operation Mode is: A2*(B:0x3ffb3).
DSP Report: register a1_real_reg_reg[14] is absorbed into DSP L2GEN[3].output_unit/multgen[14].mult_unit/temp.
DSP Report: operator L2GEN[3].output_unit/multgen[14].mult_unit/temp is absorbed into DSP L2GEN[3].output_unit/multgen[14].mult_unit/temp.
DSP Report: Generating DSP L2GEN[3].output_unit/multgen[9].mult_unit/temp, operation Mode is: A2*(B:0x62).
DSP Report: register a1_real_reg_reg[9] is absorbed into DSP L2GEN[3].output_unit/multgen[9].mult_unit/temp.
DSP Report: operator L2GEN[3].output_unit/multgen[9].mult_unit/temp is absorbed into DSP L2GEN[3].output_unit/multgen[9].mult_unit/temp.
DSP Report: Generating DSP L2GEN[3].output_unit/multgen[10].mult_unit/temp, operation Mode is: A2*(B:0x3ffaa).
DSP Report: register a1_real_reg_reg[10] is absorbed into DSP L2GEN[3].output_unit/multgen[10].mult_unit/temp.
DSP Report: operator L2GEN[3].output_unit/multgen[10].mult_unit/temp is absorbed into DSP L2GEN[3].output_unit/multgen[10].mult_unit/temp.
DSP Report: Generating DSP L2GEN[3].output_unit/multgen[12].mult_unit/temp, operation Mode is: A2*(B:0x3ffaa).
DSP Report: register a1_real_reg_reg[12] is absorbed into DSP L2GEN[3].output_unit/multgen[12].mult_unit/temp.
DSP Report: operator L2GEN[3].output_unit/multgen[12].mult_unit/temp is absorbed into DSP L2GEN[3].output_unit/multgen[12].mult_unit/temp.
DSP Report: Generating DSP L2GEN[3].output_unit/multgen[7].mult_unit/temp, operation Mode is: A2*(B:0x3ffb1).
DSP Report: register a1_real_reg_reg[7] is absorbed into DSP L2GEN[3].output_unit/multgen[7].mult_unit/temp.
DSP Report: operator L2GEN[3].output_unit/multgen[7].mult_unit/temp is absorbed into DSP L2GEN[3].output_unit/multgen[7].mult_unit/temp.
DSP Report: Generating DSP L2GEN[3].output_unit/multgen[5].mult_unit/temp, operation Mode is: A2*(B:0x81).
DSP Report: register a1_real_reg_reg[5] is absorbed into DSP L2GEN[3].output_unit/multgen[5].mult_unit/temp.
DSP Report: operator L2GEN[3].output_unit/multgen[5].mult_unit/temp is absorbed into DSP L2GEN[3].output_unit/multgen[5].mult_unit/temp.
DSP Report: Generating DSP L2GEN[3].output_unit/multgen[6].mult_unit/temp, operation Mode is: A2*(B:0x29).
DSP Report: register a1_real_reg_reg[6] is absorbed into DSP L2GEN[3].output_unit/multgen[6].mult_unit/temp.
DSP Report: operator L2GEN[3].output_unit/multgen[6].mult_unit/temp is absorbed into DSP L2GEN[3].output_unit/multgen[6].mult_unit/temp.
DSP Report: Generating DSP L2GEN[3].output_unit/multgen[1].mult_unit/temp, operation Mode is: A2*(B:0x3ffa7).
DSP Report: register a1_real_reg_reg[1] is absorbed into DSP L2GEN[3].output_unit/multgen[1].mult_unit/temp.
DSP Report: operator L2GEN[3].output_unit/multgen[1].mult_unit/temp is absorbed into DSP L2GEN[3].output_unit/multgen[1].mult_unit/temp.
DSP Report: Generating DSP L2GEN[3].output_unit/multgen[2].mult_unit/temp, operation Mode is: A2*(B:0x3ffeb).
DSP Report: register a1_real_reg_reg[2] is absorbed into DSP L2GEN[3].output_unit/multgen[2].mult_unit/temp.
DSP Report: operator L2GEN[3].output_unit/multgen[2].mult_unit/temp is absorbed into DSP L2GEN[3].output_unit/multgen[2].mult_unit/temp.
DSP Report: Generating DSP L2GEN[3].output_unit/multgen[4].mult_unit/temp, operation Mode is: A2*(B:0x3ffdf).
DSP Report: register a1_real_reg_reg[4] is absorbed into DSP L2GEN[3].output_unit/multgen[4].mult_unit/temp.
DSP Report: operator L2GEN[3].output_unit/multgen[4].mult_unit/temp is absorbed into DSP L2GEN[3].output_unit/multgen[4].mult_unit/temp.
DSP Report: Generating DSP L2GEN[3].output_unit/multgen[8].mult_unit/temp, operation Mode is: A2*(B:0x3ff8f).
DSP Report: register a1_real_reg_reg[8] is absorbed into DSP L2GEN[3].output_unit/multgen[8].mult_unit/temp.
DSP Report: operator L2GEN[3].output_unit/multgen[8].mult_unit/temp is absorbed into DSP L2GEN[3].output_unit/multgen[8].mult_unit/temp.
DSP Report: Generating DSP L2GEN[3].output_unit/multgen[16].mult_unit/temp, operation Mode is: A2*(B:0x3ff8f).
DSP Report: register a1_real_reg_reg[16] is absorbed into DSP L2GEN[3].output_unit/multgen[16].mult_unit/temp.
DSP Report: operator L2GEN[3].output_unit/multgen[16].mult_unit/temp is absorbed into DSP L2GEN[3].output_unit/multgen[16].mult_unit/temp.
DSP Report: Generating DSP L2GEN[3].output_unit/multgen[0].mult_unit/temp, operation Mode is: A2*(B:0x3ffde).
DSP Report: register a1_real_reg_reg[0] is absorbed into DSP L2GEN[3].output_unit/multgen[0].mult_unit/temp.
DSP Report: operator L2GEN[3].output_unit/multgen[0].mult_unit/temp is absorbed into DSP L2GEN[3].output_unit/multgen[0].mult_unit/temp.
DSP Report: Generating DSP L2GEN[2].output_unit/multgen[17].mult_unit/temp, operation Mode is: A2*(B:0x3ff5f).
DSP Report: register a1_real_reg_reg[17] is absorbed into DSP L2GEN[2].output_unit/multgen[17].mult_unit/temp.
DSP Report: operator L2GEN[2].output_unit/multgen[17].mult_unit/temp is absorbed into DSP L2GEN[2].output_unit/multgen[17].mult_unit/temp.
DSP Report: Generating DSP L2GEN[2].output_unit/multgen[18].mult_unit/temp, operation Mode is: A2*(B:0x3ffd5).
DSP Report: register a1_real_reg_reg[18] is absorbed into DSP L2GEN[2].output_unit/multgen[18].mult_unit/temp.
DSP Report: operator L2GEN[2].output_unit/multgen[18].mult_unit/temp is absorbed into DSP L2GEN[2].output_unit/multgen[18].mult_unit/temp.
DSP Report: Generating DSP L2GEN[2].output_unit/multgen[13].mult_unit/temp, operation Mode is: A2*(B:0x3ffcd).
DSP Report: register a1_real_reg_reg[13] is absorbed into DSP L2GEN[2].output_unit/multgen[13].mult_unit/temp.
DSP Report: operator L2GEN[2].output_unit/multgen[13].mult_unit/temp is absorbed into DSP L2GEN[2].output_unit/multgen[13].mult_unit/temp.
DSP Report: Generating DSP L2GEN[2].output_unit/multgen[14].mult_unit/temp, operation Mode is: A2*(B:0x1d).
DSP Report: register a1_real_reg_reg[14] is absorbed into DSP L2GEN[2].output_unit/multgen[14].mult_unit/temp.
DSP Report: operator L2GEN[2].output_unit/multgen[14].mult_unit/temp is absorbed into DSP L2GEN[2].output_unit/multgen[14].mult_unit/temp.
DSP Report: Generating DSP L2GEN[2].output_unit/multgen[11].mult_unit/temp, operation Mode is: A2*(B:0x1f).
DSP Report: register a1_real_reg_reg[11] is absorbed into DSP L2GEN[2].output_unit/multgen[11].mult_unit/temp.
DSP Report: operator L2GEN[2].output_unit/multgen[11].mult_unit/temp is absorbed into DSP L2GEN[2].output_unit/multgen[11].mult_unit/temp.
DSP Report: Generating DSP L2GEN[2].output_unit/multgen[9].mult_unit/temp, operation Mode is: A2*(B:0x3ffaa).
DSP Report: register a1_real_reg_reg[9] is absorbed into DSP L2GEN[2].output_unit/multgen[9].mult_unit/temp.
DSP Report: operator L2GEN[2].output_unit/multgen[9].mult_unit/temp is absorbed into DSP L2GEN[2].output_unit/multgen[9].mult_unit/temp.
DSP Report: Generating DSP L2GEN[2].output_unit/multgen[10].mult_unit/temp, operation Mode is: A2*(B:0x3ffa6).
DSP Report: register a1_real_reg_reg[10] is absorbed into DSP L2GEN[2].output_unit/multgen[10].mult_unit/temp.
DSP Report: operator L2GEN[2].output_unit/multgen[10].mult_unit/temp is absorbed into DSP L2GEN[2].output_unit/multgen[10].mult_unit/temp.
DSP Report: Generating DSP L2GEN[2].output_unit/multgen[12].mult_unit/temp, operation Mode is: A2*(B:0x3ffe1).
DSP Report: register a1_real_reg_reg[12] is absorbed into DSP L2GEN[2].output_unit/multgen[12].mult_unit/temp.
DSP Report: operator L2GEN[2].output_unit/multgen[12].mult_unit/temp is absorbed into DSP L2GEN[2].output_unit/multgen[12].mult_unit/temp.
DSP Report: Generating DSP L2GEN[2].output_unit/multgen[5].mult_unit/temp, operation Mode is: A2*(B:0x3ff96).
DSP Report: register a1_real_reg_reg[5] is absorbed into DSP L2GEN[2].output_unit/multgen[5].mult_unit/temp.
DSP Report: operator L2GEN[2].output_unit/multgen[5].mult_unit/temp is absorbed into DSP L2GEN[2].output_unit/multgen[5].mult_unit/temp.
DSP Report: Generating DSP L2GEN[2].output_unit/multgen[6].mult_unit/temp, operation Mode is: A2*(B:0x3ffdb).
DSP Report: register a1_real_reg_reg[6] is absorbed into DSP L2GEN[2].output_unit/multgen[6].mult_unit/temp.
DSP Report: operator L2GEN[2].output_unit/multgen[6].mult_unit/temp is absorbed into DSP L2GEN[2].output_unit/multgen[6].mult_unit/temp.
DSP Report: Generating DSP L2GEN[2].output_unit/multgen[1].mult_unit/temp, operation Mode is: A2*(B:0x3ffb3).
DSP Report: register a1_real_reg_reg[1] is absorbed into DSP L2GEN[2].output_unit/multgen[1].mult_unit/temp.
DSP Report: operator L2GEN[2].output_unit/multgen[1].mult_unit/temp is absorbed into DSP L2GEN[2].output_unit/multgen[1].mult_unit/temp.
DSP Report: Generating DSP L2GEN[2].output_unit/multgen[4].mult_unit/temp, operation Mode is: A2*(B:0x3ffb1).
DSP Report: register a1_real_reg_reg[4] is absorbed into DSP L2GEN[2].output_unit/multgen[4].mult_unit/temp.
DSP Report: operator L2GEN[2].output_unit/multgen[4].mult_unit/temp is absorbed into DSP L2GEN[2].output_unit/multgen[4].mult_unit/temp.
DSP Report: Generating DSP L2GEN[2].output_unit/multgen[8].mult_unit/temp, operation Mode is: A2*(B:0x2d).
DSP Report: register a1_real_reg_reg[8] is absorbed into DSP L2GEN[2].output_unit/multgen[8].mult_unit/temp.
DSP Report: operator L2GEN[2].output_unit/multgen[8].mult_unit/temp is absorbed into DSP L2GEN[2].output_unit/multgen[8].mult_unit/temp.
DSP Report: Generating DSP L2GEN[2].output_unit/multgen[16].mult_unit/temp, operation Mode is: A2*(B:0x3ff9e).
DSP Report: register a1_real_reg_reg[16] is absorbed into DSP L2GEN[2].output_unit/multgen[16].mult_unit/temp.
DSP Report: operator L2GEN[2].output_unit/multgen[16].mult_unit/temp is absorbed into DSP L2GEN[2].output_unit/multgen[16].mult_unit/temp.
DSP Report: Generating DSP L2GEN[1].output_unit/multgen[17].mult_unit/temp, operation Mode is: A2*(B:0x3ffee).
DSP Report: register a1_real_reg_reg[17] is absorbed into DSP L2GEN[1].output_unit/multgen[17].mult_unit/temp.
DSP Report: operator L2GEN[1].output_unit/multgen[17].mult_unit/temp is absorbed into DSP L2GEN[1].output_unit/multgen[17].mult_unit/temp.
DSP Report: Generating DSP L2GEN[1].output_unit/multgen[18].mult_unit/temp, operation Mode is: A2*(B:0x3ffcd).
DSP Report: register a1_real_reg_reg[18] is absorbed into DSP L2GEN[1].output_unit/multgen[18].mult_unit/temp.
DSP Report: operator L2GEN[1].output_unit/multgen[18].mult_unit/temp is absorbed into DSP L2GEN[1].output_unit/multgen[18].mult_unit/temp.
DSP Report: Generating DSP L2GEN[1].output_unit/multgen[15].mult_unit/temp, operation Mode is: A2*(B:0x3ffdb).
DSP Report: register a1_real_reg_reg[15] is absorbed into DSP L2GEN[1].output_unit/multgen[15].mult_unit/temp.
DSP Report: operator L2GEN[1].output_unit/multgen[15].mult_unit/temp is absorbed into DSP L2GEN[1].output_unit/multgen[15].mult_unit/temp.
DSP Report: Generating DSP L2GEN[1].output_unit/multgen[11].mult_unit/temp, operation Mode is: A2*(B:0x3ffe4).
DSP Report: register a1_real_reg_reg[11] is absorbed into DSP L2GEN[1].output_unit/multgen[11].mult_unit/temp.
DSP Report: operator L2GEN[1].output_unit/multgen[11].mult_unit/temp is absorbed into DSP L2GEN[1].output_unit/multgen[11].mult_unit/temp.
DSP Report: Generating DSP L2GEN[1].output_unit/multgen[9].mult_unit/temp, operation Mode is: A2*(B:0x3ffc8).
DSP Report: register a1_real_reg_reg[9] is absorbed into DSP L2GEN[1].output_unit/multgen[9].mult_unit/temp.
DSP Report: operator L2GEN[1].output_unit/multgen[9].mult_unit/temp is absorbed into DSP L2GEN[1].output_unit/multgen[9].mult_unit/temp.
DSP Report: Generating DSP L2GEN[1].output_unit/multgen[7].mult_unit/temp, operation Mode is: A2*(B:0x3ffc4).
DSP Report: register a1_real_reg_reg[7] is absorbed into DSP L2GEN[1].output_unit/multgen[7].mult_unit/temp.
DSP Report: operator L2GEN[1].output_unit/multgen[7].mult_unit/temp is absorbed into DSP L2GEN[1].output_unit/multgen[7].mult_unit/temp.
DSP Report: Generating DSP L2GEN[1].output_unit/multgen[6].mult_unit/temp, operation Mode is: A2*(B:0x3ffde).
DSP Report: register a1_real_reg_reg[6] is absorbed into DSP L2GEN[1].output_unit/multgen[6].mult_unit/temp.
DSP Report: operator L2GEN[1].output_unit/multgen[6].mult_unit/temp is absorbed into DSP L2GEN[1].output_unit/multgen[6].mult_unit/temp.
DSP Report: Generating DSP L2GEN[1].output_unit/multgen[2].mult_unit/temp, operation Mode is: A2*(B:0x3ff90).
DSP Report: register a1_real_reg_reg[2] is absorbed into DSP L2GEN[1].output_unit/multgen[2].mult_unit/temp.
DSP Report: operator L2GEN[1].output_unit/multgen[2].mult_unit/temp is absorbed into DSP L2GEN[1].output_unit/multgen[2].mult_unit/temp.
DSP Report: Generating DSP L2GEN[1].output_unit/multgen[4].mult_unit/temp, operation Mode is: A2*(B:0x3ffcb).
DSP Report: register a1_real_reg_reg[4] is absorbed into DSP L2GEN[1].output_unit/multgen[4].mult_unit/temp.
DSP Report: operator L2GEN[1].output_unit/multgen[4].mult_unit/temp is absorbed into DSP L2GEN[1].output_unit/multgen[4].mult_unit/temp.
DSP Report: Generating DSP L2GEN[1].output_unit/multgen[16].mult_unit/temp, operation Mode is: A2*(B:0xe1).
DSP Report: register a1_real_reg_reg[16] is absorbed into DSP L2GEN[1].output_unit/multgen[16].mult_unit/temp.
DSP Report: operator L2GEN[1].output_unit/multgen[16].mult_unit/temp is absorbed into DSP L2GEN[1].output_unit/multgen[16].mult_unit/temp.
DSP Report: Generating DSP L2GEN[0].output_unit/multgen[17].mult_unit/temp, operation Mode is: A2*(B:0x3ffc1).
DSP Report: register a1_real_reg_reg[17] is absorbed into DSP L2GEN[0].output_unit/multgen[17].mult_unit/temp.
DSP Report: operator L2GEN[0].output_unit/multgen[17].mult_unit/temp is absorbed into DSP L2GEN[0].output_unit/multgen[17].mult_unit/temp.
DSP Report: Generating DSP L2GEN[0].output_unit/multgen[18].mult_unit/temp, operation Mode is: A2*(B:0x3ffa0).
DSP Report: register a1_real_reg_reg[18] is absorbed into DSP L2GEN[0].output_unit/multgen[18].mult_unit/temp.
DSP Report: operator L2GEN[0].output_unit/multgen[18].mult_unit/temp is absorbed into DSP L2GEN[0].output_unit/multgen[18].mult_unit/temp.
DSP Report: Generating DSP L2GEN[0].output_unit/multgen[15].mult_unit/temp, operation Mode is: A2*(B:0x3ff50).
DSP Report: register a1_real_reg_reg[15] is absorbed into DSP L2GEN[0].output_unit/multgen[15].mult_unit/temp.
DSP Report: operator L2GEN[0].output_unit/multgen[15].mult_unit/temp is absorbed into DSP L2GEN[0].output_unit/multgen[15].mult_unit/temp.
DSP Report: Generating DSP L2GEN[0].output_unit/multgen[14].mult_unit/temp, operation Mode is: A2*(B:0x3e).
DSP Report: register a1_real_reg_reg[14] is absorbed into DSP L2GEN[0].output_unit/multgen[14].mult_unit/temp.
DSP Report: operator L2GEN[0].output_unit/multgen[14].mult_unit/temp is absorbed into DSP L2GEN[0].output_unit/multgen[14].mult_unit/temp.
DSP Report: Generating DSP L2GEN[0].output_unit/multgen[11].mult_unit/temp, operation Mode is: A2*(B:0x3ff60).
DSP Report: register a1_real_reg_reg[11] is absorbed into DSP L2GEN[0].output_unit/multgen[11].mult_unit/temp.
DSP Report: operator L2GEN[0].output_unit/multgen[11].mult_unit/temp is absorbed into DSP L2GEN[0].output_unit/multgen[11].mult_unit/temp.
DSP Report: Generating DSP L2GEN[0].output_unit/multgen[9].mult_unit/temp, operation Mode is: A2*(B:0x69).
DSP Report: register a1_real_reg_reg[9] is absorbed into DSP L2GEN[0].output_unit/multgen[9].mult_unit/temp.
DSP Report: operator L2GEN[0].output_unit/multgen[9].mult_unit/temp is absorbed into DSP L2GEN[0].output_unit/multgen[9].mult_unit/temp.
DSP Report: Generating DSP L2GEN[0].output_unit/multgen[10].mult_unit/temp, operation Mode is: A2*(B:0x3ffa7).
DSP Report: register a1_real_reg_reg[10] is absorbed into DSP L2GEN[0].output_unit/multgen[10].mult_unit/temp.
DSP Report: operator L2GEN[0].output_unit/multgen[10].mult_unit/temp is absorbed into DSP L2GEN[0].output_unit/multgen[10].mult_unit/temp.
DSP Report: Generating DSP L2GEN[0].output_unit/multgen[12].mult_unit/temp, operation Mode is: A2*(B:0x33).
DSP Report: register a1_real_reg_reg[12] is absorbed into DSP L2GEN[0].output_unit/multgen[12].mult_unit/temp.
DSP Report: operator L2GEN[0].output_unit/multgen[12].mult_unit/temp is absorbed into DSP L2GEN[0].output_unit/multgen[12].mult_unit/temp.
DSP Report: Generating DSP L2GEN[0].output_unit/multgen[7].mult_unit/temp, operation Mode is: A2*(B:0x3ff66).
DSP Report: register a1_real_reg_reg[7] is absorbed into DSP L2GEN[0].output_unit/multgen[7].mult_unit/temp.
DSP Report: operator L2GEN[0].output_unit/multgen[7].mult_unit/temp is absorbed into DSP L2GEN[0].output_unit/multgen[7].mult_unit/temp.
DSP Report: Generating DSP L2GEN[0].output_unit/multgen[5].mult_unit/temp, operation Mode is: A2*(B:0x64).
DSP Report: register a1_real_reg_reg[5] is absorbed into DSP L2GEN[0].output_unit/multgen[5].mult_unit/temp.
DSP Report: operator L2GEN[0].output_unit/multgen[5].mult_unit/temp is absorbed into DSP L2GEN[0].output_unit/multgen[5].mult_unit/temp.
DSP Report: Generating DSP L2GEN[0].output_unit/multgen[6].mult_unit/temp, operation Mode is: A2*(B:0x3ffb9).
DSP Report: register a1_real_reg_reg[6] is absorbed into DSP L2GEN[0].output_unit/multgen[6].mult_unit/temp.
DSP Report: operator L2GEN[0].output_unit/multgen[6].mult_unit/temp is absorbed into DSP L2GEN[0].output_unit/multgen[6].mult_unit/temp.
DSP Report: Generating DSP L2GEN[0].output_unit/multgen[1].mult_unit/temp, operation Mode is: A2*(B:0x3ffab).
DSP Report: register a1_real_reg_reg[1] is absorbed into DSP L2GEN[0].output_unit/multgen[1].mult_unit/temp.
DSP Report: operator L2GEN[0].output_unit/multgen[1].mult_unit/temp is absorbed into DSP L2GEN[0].output_unit/multgen[1].mult_unit/temp.
DSP Report: Generating DSP L2GEN[0].output_unit/multgen[2].mult_unit/temp, operation Mode is: A2*(B:0x3ffdf).
DSP Report: register a1_real_reg_reg[2] is absorbed into DSP L2GEN[0].output_unit/multgen[2].mult_unit/temp.
DSP Report: operator L2GEN[0].output_unit/multgen[2].mult_unit/temp is absorbed into DSP L2GEN[0].output_unit/multgen[2].mult_unit/temp.
DSP Report: Generating DSP L2GEN[0].output_unit/multgen[4].mult_unit/temp, operation Mode is: A2*(B:0x3ffd0).
DSP Report: register a1_real_reg_reg[4] is absorbed into DSP L2GEN[0].output_unit/multgen[4].mult_unit/temp.
DSP Report: operator L2GEN[0].output_unit/multgen[4].mult_unit/temp is absorbed into DSP L2GEN[0].output_unit/multgen[4].mult_unit/temp.
DSP Report: Generating DSP L2GEN[0].output_unit/multgen[8].mult_unit/temp, operation Mode is: A2*(B:0x31).
DSP Report: register a1_real_reg_reg[8] is absorbed into DSP L2GEN[0].output_unit/multgen[8].mult_unit/temp.
DSP Report: operator L2GEN[0].output_unit/multgen[8].mult_unit/temp is absorbed into DSP L2GEN[0].output_unit/multgen[8].mult_unit/temp.
DSP Report: Generating DSP L2GEN[0].output_unit/multgen[16].mult_unit/temp, operation Mode is: A2*(B:0x3fe98).
DSP Report: register a1_real_reg_reg[16] is absorbed into DSP L2GEN[0].output_unit/multgen[16].mult_unit/temp.
DSP Report: operator L2GEN[0].output_unit/multgen[16].mult_unit/temp is absorbed into DSP L2GEN[0].output_unit/multgen[16].mult_unit/temp.
DSP Report: Generating DSP L2GEN[0].output_unit/multgen[0].mult_unit/temp, operation Mode is: A2*(B:0x3ff9f).
DSP Report: register a1_real_reg_reg[0] is absorbed into DSP L2GEN[0].output_unit/multgen[0].mult_unit/temp.
DSP Report: operator L2GEN[0].output_unit/multgen[0].mult_unit/temp is absorbed into DSP L2GEN[0].output_unit/multgen[0].mult_unit/temp.
WARNING: [Synth 8-7129] Port CLK in module reluAct__19 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module reluAct__18 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module reluAct__17 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module reluAct__16 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module reluAct__15 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module reluAct__14 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module reluAct__13 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module reluAct__12 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module reluAct__11 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module reluAct__10 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module reluAct__9 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module reluAct__8 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module reluAct__7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module reluAct__6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module reluAct__5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module reluAct__4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module reluAct__3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module reluAct__2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module reluAct__1 is either unconnected or has no load
INFO: [Synth 8-3886] merging instance 'first_batch_reg[1]' (FDE) to 'first_batch_reg[2]'
INFO: [Synth 8-3886] merging instance 'first_batch_reg[2]' (FDE) to 'first_batch_reg[3]'
INFO: [Synth 8-3886] merging instance 'first_batch_reg[3]' (FDE) to 'first_batch_reg[4]'
INFO: [Synth 8-3886] merging instance 'first_batch_reg[4]' (FDE) to 'first_batch_reg[5]'
INFO: [Synth 8-3886] merging instance 'first_batch_reg[5]' (FDE) to 'first_batch_reg[6]'
INFO: [Synth 8-3886] merging instance 'first_batch_reg[6]' (FDE) to 'first_batch_reg[7]'
INFO: [Synth 8-3886] merging instance 'first_batch_reg[7]' (FDE) to 'first_batch_reg[8]'
INFO: [Synth 8-3886] merging instance 'first_batch_reg[8]' (FDE) to 'first_batch_reg[9]'
INFO: [Synth 8-3886] merging instance 'first_batch_reg[9]' (FDE) to 'first_batch_reg[10]'
INFO: [Synth 8-3886] merging instance 'first_batch_reg[10]' (FDE) to 'first_batch_reg[11]'
INFO: [Synth 8-3886] merging instance 'first_batch_reg[11]' (FDE) to 'first_batch_reg[12]'
INFO: [Synth 8-3886] merging instance 'first_batch_reg[12]' (FDE) to 'first_batch_reg[13]'
INFO: [Synth 8-3886] merging instance 'first_batch_reg[13]' (FDE) to 'first_batch_reg[14]'
INFO: [Synth 8-3886] merging instance 'first_batch_reg[14]' (FDE) to 'first_batch_reg[15]'
INFO: [Synth 8-3886] merging instance 'first_batch_reg[15]' (FDE) to 'first_batch_reg[16]'
INFO: [Synth 8-3886] merging instance 'first_batch_reg[16]' (FDE) to 'first_batch_reg[17]'
INFO: [Synth 8-3886] merging instance 'first_batch_reg[17]' (FDE) to 'first_batch_reg[18]'
INFO: [Synth 8-3886] merging instance 'first_batch_reg[18]' (FDE) to 'first_batch_reg[19]'
INFO: [Synth 8-3886] merging instance 'first_batch_reg[19]' (FDE) to 'first_batch_reg[20]'
INFO: [Synth 8-3886] merging instance 'first_batch_reg[20]' (FDE) to 'first_batch_reg[21]'
INFO: [Synth 8-3886] merging instance 'first_batch_reg[21]' (FDE) to 'first_batch_reg[22]'
INFO: [Synth 8-3886] merging instance 'first_batch_reg[22]' (FDE) to 'first_batch_reg[23]'
INFO: [Synth 8-3886] merging instance 'first_batch_reg[23]' (FDE) to 'first_batch_reg[24]'
INFO: [Synth 8-3886] merging instance 'first_batch_reg[24]' (FDE) to 'first_batch_reg[25]'
INFO: [Synth 8-3886] merging instance 'first_batch_reg[25]' (FDE) to 'first_batch_reg[26]'
INFO: [Synth 8-3886] merging instance 'first_batch_reg[26]' (FDE) to 'first_batch_reg[27]'
INFO: [Synth 8-3886] merging instance 'first_batch_reg[27]' (FDE) to 'first_batch_reg[28]'
INFO: [Synth 8-3886] merging instance 'first_batch_reg[28]' (FDE) to 'first_batch_reg[29]'
INFO: [Synth 8-3886] merging instance 'first_batch_reg[29]' (FDE) to 'first_batch_reg[30]'
INFO: [Synth 8-3886] merging instance 'first_batch_reg[30]' (FDE) to 'first_batch_reg[31]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\first_batch_reg[31] )
INFO: [Synth 8-4471] merging register 'Batch_Count_reg[31:0]' into 'Batch_Count_reg[31:0]' [E:/FPGAProject/01102022/FPGAResearch/Z_Fresh/Z_Final/FPGA_Implementation/Pipelined_8_Input/RVNN/128_RVNN/RVNN_Stratch_1.srcs/sources_1/new/main.vhd:190]
INFO: [Common 17-14] Message 'Synth 8-5587' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
DSP Report: Generating DSP multgen_L[10].multgen[15].mult_unit/temp, operation Mode is: A*B2.
DSP Report: register bb_real_reg[10][15] is absorbed into DSP multgen_L[10].multgen[15].mult_unit/temp.
DSP Report: operator multgen_L[10].multgen[15].mult_unit/temp is absorbed into DSP multgen_L[10].multgen[15].mult_unit/temp.
DSP Report: Generating DSP multgen_L[10].multgen[13].mult_unit/temp, operation Mode is: A*B2.
DSP Report: register bb_real_reg[10][13] is absorbed into DSP multgen_L[10].multgen[13].mult_unit/temp.
DSP Report: operator multgen_L[10].multgen[13].mult_unit/temp is absorbed into DSP multgen_L[10].multgen[13].mult_unit/temp.
DSP Report: Generating DSP multgen_L[10].multgen[14].mult_unit/temp, operation Mode is: A*B2.
DSP Report: register bb_real_reg[10][14] is absorbed into DSP multgen_L[10].multgen[14].mult_unit/temp.
DSP Report: operator multgen_L[10].multgen[14].mult_unit/temp is absorbed into DSP multgen_L[10].multgen[14].mult_unit/temp.
DSP Report: Generating DSP multgen_L[10].multgen[11].mult_unit/temp, operation Mode is: A*B2.
DSP Report: register bb_real_reg[10][11] is absorbed into DSP multgen_L[10].multgen[11].mult_unit/temp.
DSP Report: operator multgen_L[10].multgen[11].mult_unit/temp is absorbed into DSP multgen_L[10].multgen[11].mult_unit/temp.
DSP Report: Generating DSP multgen_L[10].multgen[9].mult_unit/temp, operation Mode is: A*B2.
DSP Report: register bb_real_reg[10][9] is absorbed into DSP multgen_L[10].multgen[9].mult_unit/temp.
DSP Report: operator multgen_L[10].multgen[9].mult_unit/temp is absorbed into DSP multgen_L[10].multgen[9].mult_unit/temp.
DSP Report: Generating DSP multgen_L[10].multgen[10].mult_unit/temp, operation Mode is: A*B2.
DSP Report: register bb_real_reg[10][10] is absorbed into DSP multgen_L[10].multgen[10].mult_unit/temp.
DSP Report: operator multgen_L[10].multgen[10].mult_unit/temp is absorbed into DSP multgen_L[10].multgen[10].mult_unit/temp.
DSP Report: Generating DSP multgen_L[10].multgen[12].mult_unit/temp, operation Mode is: A*B2.
DSP Report: register bb_real_reg[10][12] is absorbed into DSP multgen_L[10].multgen[12].mult_unit/temp.
DSP Report: operator multgen_L[10].multgen[12].mult_unit/temp is absorbed into DSP multgen_L[10].multgen[12].mult_unit/temp.
DSP Report: Generating DSP multgen_L[10].multgen[7].mult_unit/temp, operation Mode is: A*B2.
DSP Report: register bb_real_reg[10][7] is absorbed into DSP multgen_L[10].multgen[7].mult_unit/temp.
DSP Report: operator multgen_L[10].multgen[7].mult_unit/temp is absorbed into DSP multgen_L[10].multgen[7].mult_unit/temp.
DSP Report: Generating DSP multgen_L[10].multgen[5].mult_unit/temp, operation Mode is: A*B2.
DSP Report: register bb_real_reg[10][5] is absorbed into DSP multgen_L[10].multgen[5].mult_unit/temp.
DSP Report: operator multgen_L[10].multgen[5].mult_unit/temp is absorbed into DSP multgen_L[10].multgen[5].mult_unit/temp.
DSP Report: Generating DSP multgen_L[10].multgen[6].mult_unit/temp, operation Mode is: A*B2.
DSP Report: register bb_real_reg[10][6] is absorbed into DSP multgen_L[10].multgen[6].mult_unit/temp.
DSP Report: operator multgen_L[10].multgen[6].mult_unit/temp is absorbed into DSP multgen_L[10].multgen[6].mult_unit/temp.
DSP Report: Generating DSP multgen_L[10].multgen[3].mult_unit/temp, operation Mode is: A*B2.
DSP Report: register bb_real_reg[10][3] is absorbed into DSP multgen_L[10].multgen[3].mult_unit/temp.
DSP Report: operator multgen_L[10].multgen[3].mult_unit/temp is absorbed into DSP multgen_L[10].multgen[3].mult_unit/temp.
DSP Report: Generating DSP multgen_L[10].multgen[1].mult_unit/temp, operation Mode is: A*B2.
DSP Report: register bb_real_reg[10][1] is absorbed into DSP multgen_L[10].multgen[1].mult_unit/temp.
DSP Report: operator multgen_L[10].multgen[1].mult_unit/temp is absorbed into DSP multgen_L[10].multgen[1].mult_unit/temp.
DSP Report: Generating DSP multgen_L[10].multgen[2].mult_unit/temp, operation Mode is: A*B2.
DSP Report: register bb_real_reg[10][2] is absorbed into DSP multgen_L[10].multgen[2].mult_unit/temp.
DSP Report: operator multgen_L[10].multgen[2].mult_unit/temp is absorbed into DSP multgen_L[10].multgen[2].mult_unit/temp.
DSP Report: Generating DSP multgen_L[10].multgen[4].mult_unit/temp, operation Mode is: A*B2.
DSP Report: register bb_real_reg[10][4] is absorbed into DSP multgen_L[10].multgen[4].mult_unit/temp.
DSP Report: operator multgen_L[10].multgen[4].mult_unit/temp is absorbed into DSP multgen_L[10].multgen[4].mult_unit/temp.
DSP Report: Generating DSP multgen_L[10].multgen[8].mult_unit/temp, operation Mode is: A*B2.
DSP Report: register bb_real_reg[10][8] is absorbed into DSP multgen_L[10].multgen[8].mult_unit/temp.
DSP Report: operator multgen_L[10].multgen[8].mult_unit/temp is absorbed into DSP multgen_L[10].multgen[8].mult_unit/temp.
DSP Report: Generating DSP multgen_L[10].multgen[0].mult_unit/temp, operation Mode is: A*B2.
DSP Report: register bb_real_reg[10][0] is absorbed into DSP multgen_L[10].multgen[0].mult_unit/temp.
DSP Report: operator multgen_L[10].multgen[0].mult_unit/temp is absorbed into DSP multgen_L[10].multgen[0].mult_unit/temp.
DSP Report: Generating DSP multgen_L[9].multgen[15].mult_unit/temp, operation Mode is: A*B2.
DSP Report: register bb_real_reg[9][15] is absorbed into DSP multgen_L[9].multgen[15].mult_unit/temp.
DSP Report: operator multgen_L[9].multgen[15].mult_unit/temp is absorbed into DSP multgen_L[9].multgen[15].mult_unit/temp.
DSP Report: Generating DSP multgen_L[9].multgen[13].mult_unit/temp, operation Mode is: A*B2.
DSP Report: register bb_real_reg[9][13] is absorbed into DSP multgen_L[9].multgen[13].mult_unit/temp.
DSP Report: operator multgen_L[9].multgen[13].mult_unit/temp is absorbed into DSP multgen_L[9].multgen[13].mult_unit/temp.
DSP Report: Generating DSP multgen_L[9].multgen[14].mult_unit/temp, operation Mode is: A*B2.
DSP Report: register bb_real_reg[9][14] is absorbed into DSP multgen_L[9].multgen[14].mult_unit/temp.
DSP Report: operator multgen_L[9].multgen[14].mult_unit/temp is absorbed into DSP multgen_L[9].multgen[14].mult_unit/temp.
DSP Report: Generating DSP multgen_L[9].multgen[11].mult_unit/temp, operation Mode is: A*B2.
DSP Report: register bb_real_reg[9][11] is absorbed into DSP multgen_L[9].multgen[11].mult_unit/temp.
DSP Report: operator multgen_L[9].multgen[11].mult_unit/temp is absorbed into DSP multgen_L[9].multgen[11].mult_unit/temp.
DSP Report: Generating DSP multgen_L[9].multgen[9].mult_unit/temp, operation Mode is: A*B2.
DSP Report: register bb_real_reg[9][9] is absorbed into DSP multgen_L[9].multgen[9].mult_unit/temp.
DSP Report: operator multgen_L[9].multgen[9].mult_unit/temp is absorbed into DSP multgen_L[9].multgen[9].mult_unit/temp.
DSP Report: Generating DSP multgen_L[9].multgen[10].mult_unit/temp, operation Mode is: A*B2.
DSP Report: register bb_real_reg[9][10] is absorbed into DSP multgen_L[9].multgen[10].mult_unit/temp.
DSP Report: operator multgen_L[9].multgen[10].mult_unit/temp is absorbed into DSP multgen_L[9].multgen[10].mult_unit/temp.
DSP Report: Generating DSP multgen_L[9].multgen[12].mult_unit/temp, operation Mode is: A*B2.
DSP Report: register bb_real_reg[9][12] is absorbed into DSP multgen_L[9].multgen[12].mult_unit/temp.
DSP Report: operator multgen_L[9].multgen[12].mult_unit/temp is absorbed into DSP multgen_L[9].multgen[12].mult_unit/temp.
DSP Report: Generating DSP multgen_L[9].multgen[7].mult_unit/temp, operation Mode is: A*B2.
DSP Report: register bb_real_reg[9][7] is absorbed into DSP multgen_L[9].multgen[7].mult_unit/temp.
DSP Report: operator multgen_L[9].multgen[7].mult_unit/temp is absorbed into DSP multgen_L[9].multgen[7].mult_unit/temp.
DSP Report: Generating DSP multgen_L[9].multgen[5].mult_unit/temp, operation Mode is: A*B2.
DSP Report: register bb_real_reg[9][5] is absorbed into DSP multgen_L[9].multgen[5].mult_unit/temp.
DSP Report: operator multgen_L[9].multgen[5].mult_unit/temp is absorbed into DSP multgen_L[9].multgen[5].mult_unit/temp.
DSP Report: Generating DSP multgen_L[9].multgen[6].mult_unit/temp, operation Mode is: A*B2.
DSP Report: register bb_real_reg[9][6] is absorbed into DSP multgen_L[9].multgen[6].mult_unit/temp.
DSP Report: operator multgen_L[9].multgen[6].mult_unit/temp is absorbed into DSP multgen_L[9].multgen[6].mult_unit/temp.
DSP Report: Generating DSP multgen_L[9].multgen[3].mult_unit/temp, operation Mode is: A*B2.
DSP Report: register bb_real_reg[9][3] is absorbed into DSP multgen_L[9].multgen[3].mult_unit/temp.
DSP Report: operator multgen_L[9].multgen[3].mult_unit/temp is absorbed into DSP multgen_L[9].multgen[3].mult_unit/temp.
DSP Report: Generating DSP multgen_L[9].multgen[1].mult_unit/temp, operation Mode is: A*B2.
DSP Report: register bb_real_reg[9][1] is absorbed into DSP multgen_L[9].multgen[1].mult_unit/temp.
DSP Report: operator multgen_L[9].multgen[1].mult_unit/temp is absorbed into DSP multgen_L[9].multgen[1].mult_unit/temp.
DSP Report: Generating DSP multgen_L[9].multgen[2].mult_unit/temp, operation Mode is: A*B2.
DSP Report: register bb_real_reg[9][2] is absorbed into DSP multgen_L[9].multgen[2].mult_unit/temp.
DSP Report: operator multgen_L[9].multgen[2].mult_unit/temp is absorbed into DSP multgen_L[9].multgen[2].mult_unit/temp.
DSP Report: Generating DSP multgen_L[9].multgen[4].mult_unit/temp, operation Mode is: A*B2.
DSP Report: register bb_real_reg[9][4] is absorbed into DSP multgen_L[9].multgen[4].mult_unit/temp.
DSP Report: operator multgen_L[9].multgen[4].mult_unit/temp is absorbed into DSP multgen_L[9].multgen[4].mult_unit/temp.
DSP Report: Generating DSP multgen_L[9].multgen[8].mult_unit/temp, operation Mode is: A*B2.
DSP Report: register bb_real_reg[9][8] is absorbed into DSP multgen_L[9].multgen[8].mult_unit/temp.
DSP Report: operator multgen_L[9].multgen[8].mult_unit/temp is absorbed into DSP multgen_L[9].multgen[8].mult_unit/temp.
DSP Report: Generating DSP multgen_L[9].multgen[0].mult_unit/temp, operation Mode is: A*B2.
DSP Report: register bb_real_reg[9][0] is absorbed into DSP multgen_L[9].multgen[0].mult_unit/temp.
DSP Report: operator multgen_L[9].multgen[0].mult_unit/temp is absorbed into DSP multgen_L[9].multgen[0].mult_unit/temp.
DSP Report: Generating DSP multgen_L[8].multgen[15].mult_unit/temp, operation Mode is: A*B2.
DSP Report: register bb_real_reg[8][15] is absorbed into DSP multgen_L[8].multgen[15].mult_unit/temp.
DSP Report: operator multgen_L[8].multgen[15].mult_unit/temp is absorbed into DSP multgen_L[8].multgen[15].mult_unit/temp.
DSP Report: Generating DSP multgen_L[8].multgen[13].mult_unit/temp, operation Mode is: A*B2.
DSP Report: register bb_real_reg[8][13] is absorbed into DSP multgen_L[8].multgen[13].mult_unit/temp.
DSP Report: operator multgen_L[8].multgen[13].mult_unit/temp is absorbed into DSP multgen_L[8].multgen[13].mult_unit/temp.
DSP Report: Generating DSP multgen_L[8].multgen[14].mult_unit/temp, operation Mode is: A*B2.
DSP Report: register bb_real_reg[8][14] is absorbed into DSP multgen_L[8].multgen[14].mult_unit/temp.
DSP Report: operator multgen_L[8].multgen[14].mult_unit/temp is absorbed into DSP multgen_L[8].multgen[14].mult_unit/temp.
DSP Report: Generating DSP multgen_L[8].multgen[11].mult_unit/temp, operation Mode is: A*B2.
DSP Report: register bb_real_reg[8][11] is absorbed into DSP multgen_L[8].multgen[11].mult_unit/temp.
DSP Report: operator multgen_L[8].multgen[11].mult_unit/temp is absorbed into DSP multgen_L[8].multgen[11].mult_unit/temp.
DSP Report: Generating DSP multgen_L[8].multgen[9].mult_unit/temp, operation Mode is: A*B2.
DSP Report: register bb_real_reg[8][9] is absorbed into DSP multgen_L[8].multgen[9].mult_unit/temp.
DSP Report: operator multgen_L[8].multgen[9].mult_unit/temp is absorbed into DSP multgen_L[8].multgen[9].mult_unit/temp.
DSP Report: Generating DSP multgen_L[8].multgen[10].mult_unit/temp, operation Mode is: A*B2.
DSP Report: register bb_real_reg[8][10] is absorbed into DSP multgen_L[8].multgen[10].mult_unit/temp.
DSP Report: operator multgen_L[8].multgen[10].mult_unit/temp is absorbed into DSP multgen_L[8].multgen[10].mult_unit/temp.
DSP Report: Generating DSP multgen_L[8].multgen[12].mult_unit/temp, operation Mode is: A*B2.
DSP Report: register bb_real_reg[8][12] is absorbed into DSP multgen_L[8].multgen[12].mult_unit/temp.
DSP Report: operator multgen_L[8].multgen[12].mult_unit/temp is absorbed into DSP multgen_L[8].multgen[12].mult_unit/temp.
DSP Report: Generating DSP multgen_L[8].multgen[7].mult_unit/temp, operation Mode is: A*B2.
DSP Report: register bb_real_reg[8][7] is absorbed into DSP multgen_L[8].multgen[7].mult_unit/temp.
DSP Report: operator multgen_L[8].multgen[7].mult_unit/temp is absorbed into DSP multgen_L[8].multgen[7].mult_unit/temp.
DSP Report: Generating DSP multgen_L[8].multgen[5].mult_unit/temp, operation Mode is: A*B2.
DSP Report: register bb_real_reg[8][5] is absorbed into DSP multgen_L[8].multgen[5].mult_unit/temp.
DSP Report: operator multgen_L[8].multgen[5].mult_unit/temp is absorbed into DSP multgen_L[8].multgen[5].mult_unit/temp.
DSP Report: Generating DSP multgen_L[8].multgen[6].mult_unit/temp, operation Mode is: A*B2.
DSP Report: register bb_real_reg[8][6] is absorbed into DSP multgen_L[8].multgen[6].mult_unit/temp.
DSP Report: operator multgen_L[8].multgen[6].mult_unit/temp is absorbed into DSP multgen_L[8].multgen[6].mult_unit/temp.
DSP Report: Generating DSP multgen_L[8].multgen[3].mult_unit/temp, operation Mode is: A*B2.
DSP Report: register bb_real_reg[8][3] is absorbed into DSP multgen_L[8].multgen[3].mult_unit/temp.
DSP Report: operator multgen_L[8].multgen[3].mult_unit/temp is absorbed into DSP multgen_L[8].multgen[3].mult_unit/temp.
DSP Report: Generating DSP multgen_L[8].multgen[1].mult_unit/temp, operation Mode is: A*B2.
DSP Report: register bb_real_reg[8][1] is absorbed into DSP multgen_L[8].multgen[1].mult_unit/temp.
DSP Report: operator multgen_L[8].multgen[1].mult_unit/temp is absorbed into DSP multgen_L[8].multgen[1].mult_unit/temp.
DSP Report: Generating DSP multgen_L[8].multgen[2].mult_unit/temp, operation Mode is: A*B2.
DSP Report: register bb_real_reg[8][2] is absorbed into DSP multgen_L[8].multgen[2].mult_unit/temp.
DSP Report: operator multgen_L[8].multgen[2].mult_unit/temp is absorbed into DSP multgen_L[8].multgen[2].mult_unit/temp.
DSP Report: Generating DSP multgen_L[8].multgen[4].mult_unit/temp, operation Mode is: A*B2.
DSP Report: register bb_real_reg[8][4] is absorbed into DSP multgen_L[8].multgen[4].mult_unit/temp.
DSP Report: operator multgen_L[8].multgen[4].mult_unit/temp is absorbed into DSP multgen_L[8].multgen[4].mult_unit/temp.
DSP Report: Generating DSP multgen_L[8].multgen[8].mult_unit/temp, operation Mode is: A*B2.
DSP Report: register bb_real_reg[8][8] is absorbed into DSP multgen_L[8].multgen[8].mult_unit/temp.
DSP Report: operator multgen_L[8].multgen[8].mult_unit/temp is absorbed into DSP multgen_L[8].multgen[8].mult_unit/temp.
DSP Report: Generating DSP multgen_L[8].multgen[0].mult_unit/temp, operation Mode is: A*B2.
DSP Report: register bb_real_reg[8][0] is absorbed into DSP multgen_L[8].multgen[0].mult_unit/temp.
DSP Report: operator multgen_L[8].multgen[0].mult_unit/temp is absorbed into DSP multgen_L[8].multgen[0].mult_unit/temp.
DSP Report: Generating DSP multgen_L[7].multgen[15].mult_unit/temp, operation Mode is: A*B2.
DSP Report: register bb_real_reg[7][15] is absorbed into DSP multgen_L[7].multgen[15].mult_unit/temp.
DSP Report: operator multgen_L[7].multgen[15].mult_unit/temp is absorbed into DSP multgen_L[7].multgen[15].mult_unit/temp.
DSP Report: Generating DSP multgen_L[7].multgen[13].mult_unit/temp, operation Mode is: A*B2.
DSP Report: register bb_real_reg[7][13] is absorbed into DSP multgen_L[7].multgen[13].mult_unit/temp.
DSP Report: operator multgen_L[7].multgen[13].mult_unit/temp is absorbed into DSP multgen_L[7].multgen[13].mult_unit/temp.
DSP Report: Generating DSP multgen_L[7].multgen[14].mult_unit/temp, operation Mode is: A*B2.
DSP Report: register bb_real_reg[7][14] is absorbed into DSP multgen_L[7].multgen[14].mult_unit/temp.
DSP Report: operator multgen_L[7].multgen[14].mult_unit/temp is absorbed into DSP multgen_L[7].multgen[14].mult_unit/temp.
DSP Report: Generating DSP multgen_L[7].multgen[11].mult_unit/temp, operation Mode is: A*B2.
DSP Report: register bb_real_reg[7][11] is absorbed into DSP multgen_L[7].multgen[11].mult_unit/temp.
DSP Report: operator multgen_L[7].multgen[11].mult_unit/temp is absorbed into DSP multgen_L[7].multgen[11].mult_unit/temp.
DSP Report: Generating DSP multgen_L[7].multgen[9].mult_unit/temp, operation Mode is: A*B2.
DSP Report: register bb_real_reg[7][9] is absorbed into DSP multgen_L[7].multgen[9].mult_unit/temp.
DSP Report: operator multgen_L[7].multgen[9].mult_unit/temp is absorbed into DSP multgen_L[7].multgen[9].mult_unit/temp.
DSP Report: Generating DSP multgen_L[7].multgen[10].mult_unit/temp, operation Mode is: A*B2.
DSP Report: register bb_real_reg[7][10] is absorbed into DSP multgen_L[7].multgen[10].mult_unit/temp.
DSP Report: operator multgen_L[7].multgen[10].mult_unit/temp is absorbed into DSP multgen_L[7].multgen[10].mult_unit/temp.
DSP Report: Generating DSP multgen_L[7].multgen[12].mult_unit/temp, operation Mode is: A*B2.
DSP Report: register bb_real_reg[7][12] is absorbed into DSP multgen_L[7].multgen[12].mult_unit/temp.
DSP Report: operator multgen_L[7].multgen[12].mult_unit/temp is absorbed into DSP multgen_L[7].multgen[12].mult_unit/temp.
DSP Report: Generating DSP multgen_L[7].multgen[7].mult_unit/temp, operation Mode is: A*B2.
DSP Report: register bb_real_reg[7][7] is absorbed into DSP multgen_L[7].multgen[7].mult_unit/temp.
DSP Report: operator multgen_L[7].multgen[7].mult_unit/temp is absorbed into DSP multgen_L[7].multgen[7].mult_unit/temp.
DSP Report: Generating DSP multgen_L[7].multgen[5].mult_unit/temp, operation Mode is: A*B2.
DSP Report: register bb_real_reg[7][5] is absorbed into DSP multgen_L[7].multgen[5].mult_unit/temp.
DSP Report: operator multgen_L[7].multgen[5].mult_unit/temp is absorbed into DSP multgen_L[7].multgen[5].mult_unit/temp.
DSP Report: Generating DSP multgen_L[7].multgen[6].mult_unit/temp, operation Mode is: A*B2.
DSP Report: register bb_real_reg[7][6] is absorbed into DSP multgen_L[7].multgen[6].mult_unit/temp.
DSP Report: operator multgen_L[7].multgen[6].mult_unit/temp is absorbed into DSP multgen_L[7].multgen[6].mult_unit/temp.
DSP Report: Generating DSP multgen_L[7].multgen[3].mult_unit/temp, operation Mode is: A*B2.
DSP Report: register bb_real_reg[7][3] is absorbed into DSP multgen_L[7].multgen[3].mult_unit/temp.
DSP Report: operator multgen_L[7].multgen[3].mult_unit/temp is absorbed into DSP multgen_L[7].multgen[3].mult_unit/temp.
DSP Report: Generating DSP multgen_L[7].multgen[1].mult_unit/temp, operation Mode is: A*B2.
DSP Report: register bb_real_reg[7][1] is absorbed into DSP multgen_L[7].multgen[1].mult_unit/temp.
DSP Report: operator multgen_L[7].multgen[1].mult_unit/temp is absorbed into DSP multgen_L[7].multgen[1].mult_unit/temp.
DSP Report: Generating DSP multgen_L[7].multgen[2].mult_unit/temp, operation Mode is: A*B2.
DSP Report: register bb_real_reg[7][2] is absorbed into DSP multgen_L[7].multgen[2].mult_unit/temp.
DSP Report: operator multgen_L[7].multgen[2].mult_unit/temp is absorbed into DSP multgen_L[7].multgen[2].mult_unit/temp.
DSP Report: Generating DSP multgen_L[7].multgen[4].mult_unit/temp, operation Mode is: A*B2.
DSP Report: register bb_real_reg[7][4] is absorbed into DSP multgen_L[7].multgen[4].mult_unit/temp.
DSP Report: operator multgen_L[7].multgen[4].mult_unit/temp is absorbed into DSP multgen_L[7].multgen[4].mult_unit/temp.
DSP Report: Generating DSP multgen_L[7].multgen[8].mult_unit/temp, operation Mode is: A*B2.
DSP Report: register bb_real_reg[7][8] is absorbed into DSP multgen_L[7].multgen[8].mult_unit/temp.
DSP Report: operator multgen_L[7].multgen[8].mult_unit/temp is absorbed into DSP multgen_L[7].multgen[8].mult_unit/temp.
DSP Report: Generating DSP multgen_L[7].multgen[0].mult_unit/temp, operation Mode is: A*B2.
DSP Report: register bb_real_reg[7][0] is absorbed into DSP multgen_L[7].multgen[0].mult_unit/temp.
DSP Report: operator multgen_L[7].multgen[0].mult_unit/temp is absorbed into DSP multgen_L[7].multgen[0].mult_unit/temp.
DSP Report: Generating DSP multgen_L[6].multgen[15].mult_unit/temp, operation Mode is: A*B2.
DSP Report: register bb_real_reg[6][15] is absorbed into DSP multgen_L[6].multgen[15].mult_unit/temp.
DSP Report: operator multgen_L[6].multgen[15].mult_unit/temp is absorbed into DSP multgen_L[6].multgen[15].mult_unit/temp.
DSP Report: Generating DSP multgen_L[6].multgen[13].mult_unit/temp, operation Mode is: A*B2.
DSP Report: register bb_real_reg[6][13] is absorbed into DSP multgen_L[6].multgen[13].mult_unit/temp.
DSP Report: operator multgen_L[6].multgen[13].mult_unit/temp is absorbed into DSP multgen_L[6].multgen[13].mult_unit/temp.
DSP Report: Generating DSP multgen_L[6].multgen[14].mult_unit/temp, operation Mode is: A*B2.
DSP Report: register bb_real_reg[6][14] is absorbed into DSP multgen_L[6].multgen[14].mult_unit/temp.
DSP Report: operator multgen_L[6].multgen[14].mult_unit/temp is absorbed into DSP multgen_L[6].multgen[14].mult_unit/temp.
DSP Report: Generating DSP multgen_L[6].multgen[11].mult_unit/temp, operation Mode is: A*B2.
DSP Report: register bb_real_reg[6][11] is absorbed into DSP multgen_L[6].multgen[11].mult_unit/temp.
DSP Report: operator multgen_L[6].multgen[11].mult_unit/temp is absorbed into DSP multgen_L[6].multgen[11].mult_unit/temp.
DSP Report: Generating DSP multgen_L[6].multgen[9].mult_unit/temp, operation Mode is: A*B2.
DSP Report: register bb_real_reg[6][9] is absorbed into DSP multgen_L[6].multgen[9].mult_unit/temp.
DSP Report: operator multgen_L[6].multgen[9].mult_unit/temp is absorbed into DSP multgen_L[6].multgen[9].mult_unit/temp.
DSP Report: Generating DSP multgen_L[6].multgen[10].mult_unit/temp, operation Mode is: A*B2.
DSP Report: register bb_real_reg[6][10] is absorbed into DSP multgen_L[6].multgen[10].mult_unit/temp.
DSP Report: operator multgen_L[6].multgen[10].mult_unit/temp is absorbed into DSP multgen_L[6].multgen[10].mult_unit/temp.
DSP Report: Generating DSP multgen_L[6].multgen[12].mult_unit/temp, operation Mode is: A*B2.
DSP Report: register bb_real_reg[6][12] is absorbed into DSP multgen_L[6].multgen[12].mult_unit/temp.
DSP Report: operator multgen_L[6].multgen[12].mult_unit/temp is absorbed into DSP multgen_L[6].multgen[12].mult_unit/temp.
DSP Report: Generating DSP multgen_L[6].multgen[7].mult_unit/temp, operation Mode is: A*B2.
DSP Report: register bb_real_reg[6][7] is absorbed into DSP multgen_L[6].multgen[7].mult_unit/temp.
DSP Report: operator multgen_L[6].multgen[7].mult_unit/temp is absorbed into DSP multgen_L[6].multgen[7].mult_unit/temp.
DSP Report: Generating DSP multgen_L[6].multgen[5].mult_unit/temp, operation Mode is: A*B2.
DSP Report: register bb_real_reg[6][5] is absorbed into DSP multgen_L[6].multgen[5].mult_unit/temp.
DSP Report: operator multgen_L[6].multgen[5].mult_unit/temp is absorbed into DSP multgen_L[6].multgen[5].mult_unit/temp.
DSP Report: Generating DSP multgen_L[6].multgen[6].mult_unit/temp, operation Mode is: A*B2.
DSP Report: register bb_real_reg[6][6] is absorbed into DSP multgen_L[6].multgen[6].mult_unit/temp.
DSP Report: operator multgen_L[6].multgen[6].mult_unit/temp is absorbed into DSP multgen_L[6].multgen[6].mult_unit/temp.
DSP Report: Generating DSP multgen_L[6].multgen[3].mult_unit/temp, operation Mode is: A*B2.
DSP Report: register bb_real_reg[6][3] is absorbed into DSP multgen_L[6].multgen[3].mult_unit/temp.
DSP Report: operator multgen_L[6].multgen[3].mult_unit/temp is absorbed into DSP multgen_L[6].multgen[3].mult_unit/temp.
DSP Report: Generating DSP multgen_L[6].multgen[1].mult_unit/temp, operation Mode is: A*B2.
DSP Report: register bb_real_reg[6][1] is absorbed into DSP multgen_L[6].multgen[1].mult_unit/temp.
DSP Report: operator multgen_L[6].multgen[1].mult_unit/temp is absorbed into DSP multgen_L[6].multgen[1].mult_unit/temp.
DSP Report: Generating DSP multgen_L[6].multgen[2].mult_unit/temp, operation Mode is: A*B2.
DSP Report: register bb_real_reg[6][2] is absorbed into DSP multgen_L[6].multgen[2].mult_unit/temp.
DSP Report: operator multgen_L[6].multgen[2].mult_unit/temp is absorbed into DSP multgen_L[6].multgen[2].mult_unit/temp.
DSP Report: Generating DSP multgen_L[6].multgen[4].mult_unit/temp, operation Mode is: A*B2.
DSP Report: register bb_real_reg[6][4] is absorbed into DSP multgen_L[6].multgen[4].mult_unit/temp.
DSP Report: operator multgen_L[6].multgen[4].mult_unit/temp is absorbed into DSP multgen_L[6].multgen[4].mult_unit/temp.
DSP Report: Generating DSP multgen_L[6].multgen[8].mult_unit/temp, operation Mode is: A*B2.
DSP Report: register bb_real_reg[6][8] is absorbed into DSP multgen_L[6].multgen[8].mult_unit/temp.
DSP Report: operator multgen_L[6].multgen[8].mult_unit/temp is absorbed into DSP multgen_L[6].multgen[8].mult_unit/temp.
DSP Report: Generating DSP multgen_L[6].multgen[0].mult_unit/temp, operation Mode is: A*B2.
DSP Report: register bb_real_reg[6][0] is absorbed into DSP multgen_L[6].multgen[0].mult_unit/temp.
DSP Report: operator multgen_L[6].multgen[0].mult_unit/temp is absorbed into DSP multgen_L[6].multgen[0].mult_unit/temp.
DSP Report: Generating DSP multgen_L[5].multgen[15].mult_unit/temp, operation Mode is: A*B2.
DSP Report: register bb_real_reg[5][15] is absorbed into DSP multgen_L[5].multgen[15].mult_unit/temp.
DSP Report: operator multgen_L[5].multgen[15].mult_unit/temp is absorbed into DSP multgen_L[5].multgen[15].mult_unit/temp.
DSP Report: Generating DSP multgen_L[5].multgen[13].mult_unit/temp, operation Mode is: A*B2.
DSP Report: register bb_real_reg[5][13] is absorbed into DSP multgen_L[5].multgen[13].mult_unit/temp.
DSP Report: operator multgen_L[5].multgen[13].mult_unit/temp is absorbed into DSP multgen_L[5].multgen[13].mult_unit/temp.
DSP Report: Generating DSP multgen_L[5].multgen[14].mult_unit/temp, operation Mode is: A*B2.
DSP Report: register bb_real_reg[5][14] is absorbed into DSP multgen_L[5].multgen[14].mult_unit/temp.
DSP Report: operator multgen_L[5].multgen[14].mult_unit/temp is absorbed into DSP multgen_L[5].multgen[14].mult_unit/temp.
DSP Report: Generating DSP multgen_L[5].multgen[11].mult_unit/temp, operation Mode is: A*B2.
DSP Report: register bb_real_reg[5][11] is absorbed into DSP multgen_L[5].multgen[11].mult_unit/temp.
DSP Report: operator multgen_L[5].multgen[11].mult_unit/temp is absorbed into DSP multgen_L[5].multgen[11].mult_unit/temp.
DSP Report: Generating DSP multgen_L[5].multgen[9].mult_unit/temp, operation Mode is: A*B2.
DSP Report: register bb_real_reg[5][9] is absorbed into DSP multgen_L[5].multgen[9].mult_unit/temp.
DSP Report: operator multgen_L[5].multgen[9].mult_unit/temp is absorbed into DSP multgen_L[5].multgen[9].mult_unit/temp.
DSP Report: Generating DSP multgen_L[5].multgen[10].mult_unit/temp, operation Mode is: A*B2.
DSP Report: register bb_real_reg[5][10] is absorbed into DSP multgen_L[5].multgen[10].mult_unit/temp.
DSP Report: operator multgen_L[5].multgen[10].mult_unit/temp is absorbed into DSP multgen_L[5].multgen[10].mult_unit/temp.
DSP Report: Generating DSP multgen_L[5].multgen[12].mult_unit/temp, operation Mode is: A*B2.
DSP Report: register bb_real_reg[5][12] is absorbed into DSP multgen_L[5].multgen[12].mult_unit/temp.
DSP Report: operator multgen_L[5].multgen[12].mult_unit/temp is absorbed into DSP multgen_L[5].multgen[12].mult_unit/temp.
DSP Report: Generating DSP multgen_L[5].multgen[7].mult_unit/temp, operation Mode is: A*B2.
DSP Report: register bb_real_reg[5][7] is absorbed into DSP multgen_L[5].multgen[7].mult_unit/temp.
DSP Report: operator multgen_L[5].multgen[7].mult_unit/temp is absorbed into DSP multgen_L[5].multgen[7].mult_unit/temp.
DSP Report: Generating DSP multgen_L[5].multgen[5].mult_unit/temp, operation Mode is: A*B2.
DSP Report: register bb_real_reg[5][5] is absorbed into DSP multgen_L[5].multgen[5].mult_unit/temp.
DSP Report: operator multgen_L[5].multgen[5].mult_unit/temp is absorbed into DSP multgen_L[5].multgen[5].mult_unit/temp.
DSP Report: Generating DSP multgen_L[5].multgen[6].mult_unit/temp, operation Mode is: A*B2.
DSP Report: register bb_real_reg[5][6] is absorbed into DSP multgen_L[5].multgen[6].mult_unit/temp.
DSP Report: operator multgen_L[5].multgen[6].mult_unit/temp is absorbed into DSP multgen_L[5].multgen[6].mult_unit/temp.
DSP Report: Generating DSP multgen_L[5].multgen[3].mult_unit/temp, operation Mode is: A*B2.
DSP Report: register bb_real_reg[5][3] is absorbed into DSP multgen_L[5].multgen[3].mult_unit/temp.
DSP Report: operator multgen_L[5].multgen[3].mult_unit/temp is absorbed into DSP multgen_L[5].multgen[3].mult_unit/temp.
DSP Report: Generating DSP multgen_L[5].multgen[1].mult_unit/temp, operation Mode is: A*B2.
DSP Report: register bb_real_reg[5][1] is absorbed into DSP multgen_L[5].multgen[1].mult_unit/temp.
DSP Report: operator multgen_L[5].multgen[1].mult_unit/temp is absorbed into DSP multgen_L[5].multgen[1].mult_unit/temp.
DSP Report: Generating DSP multgen_L[5].multgen[2].mult_unit/temp, operation Mode is: A*B2.
DSP Report: register bb_real_reg[5][2] is absorbed into DSP multgen_L[5].multgen[2].mult_unit/temp.
DSP Report: operator multgen_L[5].multgen[2].mult_unit/temp is absorbed into DSP multgen_L[5].multgen[2].mult_unit/temp.
DSP Report: Generating DSP multgen_L[5].multgen[4].mult_unit/temp, operation Mode is: A*B2.
DSP Report: register bb_real_reg[5][4] is absorbed into DSP multgen_L[5].multgen[4].mult_unit/temp.
DSP Report: operator multgen_L[5].multgen[4].mult_unit/temp is absorbed into DSP multgen_L[5].multgen[4].mult_unit/temp.
DSP Report: Generating DSP multgen_L[5].multgen[8].mult_unit/temp, operation Mode is: A*B2.
DSP Report: register bb_real_reg[5][8] is absorbed into DSP multgen_L[5].multgen[8].mult_unit/temp.
DSP Report: operator multgen_L[5].multgen[8].mult_unit/temp is absorbed into DSP multgen_L[5].multgen[8].mult_unit/temp.
DSP Report: Generating DSP multgen_L[5].multgen[0].mult_unit/temp, operation Mode is: A*B2.
DSP Report: register bb_real_reg[5][0] is absorbed into DSP multgen_L[5].multgen[0].mult_unit/temp.
DSP Report: operator multgen_L[5].multgen[0].mult_unit/temp is absorbed into DSP multgen_L[5].multgen[0].mult_unit/temp.
WARNING: [Synth 8-3917] design main__GB6 has port P[3] driven by constant 0
WARNING: [Synth 8-3917] design main__GB6 has port P[2] driven by constant 0
WARNING: [Synth 8-3917] design main__GB6 has port P[1] driven by constant 0
WARNING: [Synth 8-3917] design main__GB6 has port P[0] driven by constant 0
WARNING: [Synth 8-7129] Port CLK in module reluAct is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module reluAct__29 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module reluAct__28 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module reluAct__27 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module reluAct__26 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module reluAct__25 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module reluAct__24 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module reluAct__23 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module reluAct__22 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module reluAct__21 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module reluAct__20 is either unconnected or has no load
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:38 ; elapsed = 00:01:20 . Memory (MB): peak = 1547.832 ; gain = 268.141
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

DSP: Preliminary Mapping Report (see note below)
+------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name | DSP Mapping    | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|main__GB0   | A*B2           | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|main__GB0   | A*B2           | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|main__GB0   | A*B2           | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|main__GB0   | A*B2           | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|main__GB0   | A*B2           | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|main__GB0   | A*B2           | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|main__GB0   | A*B2           | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|main__GB0   | A*B2           | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|main__GB0   | A*B2           | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|main__GB0   | A*B2           | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|main__GB0   | A*B2           | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|main__GB0   | A*B2           | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|main__GB0   | A*B2           | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|main__GB0   | A*B2           | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|main__GB0   | A*B2           | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|main__GB0   | A*B2           | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|main__GB0   | A*B2           | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|main__GB0   | A*B2           | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|main__GB0   | A*B2           | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|main__GB0   | A*B2           | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|main__GB0   | A*B2           | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|main__GB0   | A*B2           | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|main__GB0   | A*B2           | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|main__GB0   | A*B2           | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|main__GB0   | A*B2           | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|main__GB0   | A*B2           | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|main__GB0   | A*B2           | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|main__GB0   | A*B2           | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|main__GB0   | A*B2           | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|main__GB0   | A*B2           | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|main__GB0   | A*B2           | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|main__GB0   | A*B2           | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|main__GB0   | A*B2           | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|main__GB0   | A*B2           | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|main__GB0   | A*B2           | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|main__GB0   | A*B2           | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|main__GB0   | A*B2           | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|main__GB0   | A*B2           | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|main__GB0   | A*B2           | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|main__GB0   | A*B2           | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|main__GB0   | A*B2           | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|main__GB0   | A*B2           | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|main__GB0   | A*B2           | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|main__GB0   | A*B2           | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|main__GB0   | A*B2           | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|main__GB0   | A*B2           | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|main__GB0   | A*B2           | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|main__GB0   | A*B2           | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|main__GB0   | A*B2           | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|main__GB0   | A*B2           | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|main__GB0   | A*B2           | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|main__GB0   | A*B2           | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|main__GB0   | A*B2           | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|main__GB0   | A*B2           | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|main__GB0   | A*B2           | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|main__GB0   | A*B2           | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|main__GB0   | A*B2           | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|main__GB0   | A*B2           | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|main__GB0   | A*B2           | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|main__GB0   | A*B2           | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|main__GB0   | A*B2           | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|main__GB0   | A*B2           | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|main__GB0   | A*B2           | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|main__GB0   | A*B2           | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|main__GB1   | A*B2           | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|main__GB1   | A*B2           | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|main__GB1   | A*B2           | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|main__GB1   | A*B2           | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|main__GB1   | A*B2           | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|main__GB1   | A*B2           | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|main__GB1   | A*B2           | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|main__GB1   | A*B2           | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|main__GB1   | A*B2           | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|main__GB1   | A*B2           | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|main__GB1   | A*B2           | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|main__GB1   | A*B2           | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|main__GB1   | A*B2           | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|main__GB1   | A*B2           | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|main__GB1   | A*B2           | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|main__GB1   | A*B2           | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|main__GB1   | A*B2           | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|main__GB1   | A*B2           | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|main__GB1   | A*B2           | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|main__GB1   | A*B2           | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|main__GB1   | A*B2           | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|main__GB1   | A*B2           | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|main__GB1   | A*B2           | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|main__GB1   | A*B2           | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|main__GB1   | A*B2           | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|main__GB1   | A*B2           | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|main__GB1   | A*B2           | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|main__GB1   | A*B2           | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|main__GB1   | A*B2           | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|main__GB1   | A*B2           | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|main__GB1   | A*B2           | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|main__GB1   | A*B2           | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|main__GB2   | A*B2           | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|main__GB2   | A*B2           | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|main__GB2   | A*B2           | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|main__GB2   | A*B2           | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|main__GB2   | A*B2           | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|main__GB2   | A*B2           | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|main__GB2   | A*B2           | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|main__GB2   | A*B2           | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|main__GB2   | A*B2           | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|main__GB2   | A*B2           | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|main__GB2   | A*B2           | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|main__GB2   | A*B2           | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|main__GB2   | A*B2           | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|main__GB2   | A*B2           | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|main__GB2   | A*B2           | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|main__GB2   | A*B2           | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|main__GB2   | A*B2           | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|main__GB2   | A*B2           | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|main__GB2   | A*B2           | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|main__GB2   | A*B2           | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|main__GB2   | A*B2           | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|main__GB2   | A*B2           | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|main__GB2   | A*B2           | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|main__GB2   | A*B2           | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|main__GB2   | A*B2           | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|main__GB2   | A*B2           | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|main__GB2   | A*B2           | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|main__GB2   | A*B2           | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|main__GB2   | A*B2           | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|main__GB2   | A*B2           | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|main__GB2   | A*B2           | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|main__GB2   | A*B2           | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|main__GB3   | A*B2           | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|main__GB3   | A*B2           | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|main__GB3   | A*B2           | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|main__GB3   | A*B2           | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|main__GB3   | A*B2           | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|main__GB3   | A*B2           | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|main__GB3   | A*B2           | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|main__GB3   | A*B2           | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|main__GB3   | A*B2           | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|main__GB3   | A*B2           | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|main__GB3   | A*B2           | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|main__GB3   | A*B2           | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|main__GB3   | A*B2           | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|main__GB3   | A*B2           | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|main__GB3   | A*B2           | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|main__GB3   | A*B2           | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|main__GB3   | A*B2           | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|main__GB3   | A*B2           | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|main__GB3   | A*B2           | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|main__GB3   | A*B2           | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|main__GB3   | A*B2           | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|main__GB3   | A*B2           | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|main__GB3   | A*B2           | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|main__GB3   | A*B2           | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|main__GB3   | A*B2           | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|main__GB3   | A*B2           | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|main__GB3   | A*B2           | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|main__GB3   | A*B2           | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|main__GB3   | A*B2           | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|main__GB3   | A*B2           | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|main__GB3   | A*B2           | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|main__GB3   | A*B2           | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|main__GB3   | A*B2           | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|main__GB3   | A*B2           | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|main__GB3   | A*B2           | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|main__GB3   | A*B2           | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|main__GB3   | A*B2           | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|main__GB3   | A*B2           | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|main__GB3   | A*B2           | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|main__GB3   | A*B2           | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|main__GB3   | A*B2           | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|main__GB3   | A*B2           | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|main__GB3   | A*B2           | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|main__GB3   | A*B2           | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|main__GB3   | A*B2           | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|main__GB3   | A*B2           | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|main__GB3   | A*B2           | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|main__GB3   | A*B2           | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|main__GB4   | A*B2           | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|main__GB4   | A*B2           | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|main__GB4   | A*B2           | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|main__GB4   | A*B2           | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|main__GB4   | A*B2           | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|main__GB4   | A*B2           | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|main__GB4   | A*B2           | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|main__GB4   | A*B2           | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|main__GB4   | A*B2           | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|main__GB4   | A*B2           | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|main__GB4   | A*B2           | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|main__GB4   | A*B2           | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|main__GB4   | A*B2           | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|main__GB4   | A*B2           | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|main__GB4   | A*B2           | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|main__GB4   | A*B2           | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|main__GB4   | A*B2           | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|main__GB4   | A*B2           | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|main__GB4   | A*B2           | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|main__GB4   | A*B2           | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|main__GB4   | A*B2           | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|main__GB4   | A*B2           | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|main__GB4   | A*B2           | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|main__GB4   | A*B2           | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|main__GB4   | A*B2           | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|main__GB4   | A*B2           | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|main__GB4   | A*B2           | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|main__GB4   | A*B2           | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|main__GB4   | A*B2           | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|main__GB4   | A*B2           | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|main__GB4   | A*B2           | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|main__GB4   | A*B2           | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|main__GB4   | A*B2           | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|main__GB4   | A*B2           | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|main__GB4   | A*B2           | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|main__GB4   | A*B2           | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|main__GB4   | A*B2           | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|main__GB4   | A*B2           | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|main__GB4   | A*B2           | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|main__GB4   | A*B2           | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|main__GB4   | A*B2           | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|main__GB4   | A*B2           | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|main__GB4   | A*B2           | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|main__GB4   | A*B2           | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|main__GB4   | A*B2           | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|main__GB4   | A*B2           | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|main__GB4   | A*B2           | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|main__GB4   | A*B2           | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|mult        | A*(B:0x4e)     | 16     | 8      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|main__GB5   | A2*(B:0x3ffa3) | 16     | 8      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|main__GB5   | A2*(B:0x1b)    | 16     | 6      | -      | -      | 22     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|main__GB5   | A2*(B:0x3ffee) | 16     | 6      | -      | -      | 22     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|main__GB5   | A2*(B:0x3ffa5) | 16     | 8      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|main__GB5   | A2*(B:0x15)    | 16     | 6      | -      | -      | 22     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|main__GB5   | A2*(B:0x16)    | 16     | 6      | -      | -      | 22     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|main__GB5   | A2*(B:0x3ff75) | 16     | 9      | -      | -      | 25     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|main__GB5   | A2*(B:0x2b)    | 16     | 7      | -      | -      | 23     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|main__GB5   | A2*(B:0x17)    | 16     | 6      | -      | -      | 22     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|main__GB5   | A2*(B:0x3ffdc) | 16     | 7      | -      | -      | 23     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|main__GB5   | A2*(B:0x3ffcd) | 16     | 7      | -      | -      | 23     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|main__GB5   | A2*(B:0x3ff68) | 16     | 9      | -      | -      | 25     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|main__GB5   | A2*(B:0x3ff86) | 16     | 8      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|main__GB5   | A2*(B:0x3ffdd) | 16     | 7      | -      | -      | 23     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|main__GB5   | A2*(B:0x3ff6b) | 16     | 9      | -      | -      | 25     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|main__GB5   | A2*(B:0x3ffd5) | 16     | 7      | -      | -      | 23     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|main__GB5   | A2*(B:0x3ffa7) | 16     | 8      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|main__GB5   | A2*(B:0x3f)    | 16     | 7      | -      | -      | 23     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|mult        | A*(B:0x59)     | 16     | 8      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|main__GB5   | A2*(B:0x3ffb5) | 16     | 8      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|main__GB5   | A2*(B:0x15)    | 16     | 6      | -      | -      | 22     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|main__GB5   | A2*(B:0x35)    | 16     | 7      | -      | -      | 23     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|main__GB5   | A2*(B:0x3ff6c) | 16     | 9      | -      | -      | 25     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|main__GB5   | A2*(B:0x3ffe1) | 16     | 6      | -      | -      | 22     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|main__GB5   | A2*(B:0x3ffc8) | 16     | 7      | -      | -      | 23     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|main__GB5   | A2*(B:0x6f)    | 16     | 8      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|main__GB5   | A2*(B:0x3ffb6) | 16     | 8      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|main__GB5   | A2*(B:0x3ffec) | 16     | 6      | -      | -      | 22     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|main__GB5   | A2*(B:0x3ffca) | 16     | 7      | -      | -      | 23     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|main__GB5   | A2*(B:0x3ffbd) | 16     | 8      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|main__GB5   | A2*(B:0x1b)    | 16     | 6      | -      | -      | 22     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|main__GB5   | A2*(B:0x3ff93) | 16     | 8      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|mult        | A*(B:0x3ffed)  | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|main__GB5   | A2*(B:0x65)    | 16     | 8      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|main__GB5   | A2*(B:0x3ff99) | 16     | 8      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|main__GB5   | A2*(B:0x4a)    | 16     | 8      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|main__GB5   | A2*(B:0x3ffe1) | 16     | 6      | -      | -      | 22     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|main__GB5   | A2*(B:0x3ffc1) | 16     | 7      | -      | -      | 23     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|main__GB5   | A2*(B:0x3ffa7) | 16     | 8      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|main__GB5   | A2*(B:0x3ffb7) | 16     | 8      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|main__GB5   | A2*(B:0x3ffd5) | 16     | 7      | -      | -      | 23     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|main__GB5   | A2*(B:0x3ff98) | 16     | 8      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|main__GB5   | A2*(B:0x3ffd6) | 16     | 7      | -      | -      | 23     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|main__GB5   | A2*(B:0x3ffe8) | 16     | 6      | -      | -      | 22     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|main__GB5   | A2*(B:0x3ff26) | 16     | 9      | -      | -      | 25     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|main__GB5   | A2*(B:0x1e)    | 16     | 6      | -      | -      | 22     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|main__GB5   | A2*(B:0x3ff10) | 16     | 9      | -      | -      | 25     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|main__GB5   | A2*(B:0x3ffa6) | 16     | 8      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|main__GB5   | A2*(B:0x3ffef) | 16     | 6      | -      | -      | 22     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|main__GB5   | A2*(B:0x6c)    | 16     | 8      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|main__GB5   | A2*(B:0x3ff47) | 16     | 9      | -      | -      | 25     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|main__GB5   | A2*(B:0x3ffbd) | 16     | 8      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|main__GB5   | A2*(B:0x8c)    | 16     | 9      | -      | -      | 25     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|main__GB5   | A2*(B:0x2e)    | 16     | 7      | -      | -      | 23     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|main__GB5   | A2*(B:0x24)    | 16     | 7      | -      | -      | 23     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|main__GB5   | A2*(B:0x2c)    | 16     | 7      | -      | -      | 23     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|main__GB5   | A2*(B:0x25)    | 16     | 7      | -      | -      | 23     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|main__GB5   | A2*(B:0x39)    | 16     | 7      | -      | -      | 23     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|main__GB5   | A2*(B:0x24)    | 16     | 7      | -      | -      | 23     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|main__GB5   | A2*(B:0x32)    | 16     | 7      | -      | -      | 23     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|main__GB5   | A2*(B:0x3ff47) | 16     | 9      | -      | -      | 25     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|mult        | A*(B:0x3ffa4)  | 16     | 8      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|main__GB5   | A2*(B:0x3ffd6) | 16     | 7      | -      | -      | 23     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|main__GB5   | A2*(B:0x31)    | 16     | 7      | -      | -      | 23     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|main__GB5   | A2*(B:0x3ffbd) | 16     | 8      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|main__GB5   | A2*(B:0x29)    | 16     | 7      | -      | -      | 23     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|main__GB5   | A2*(B:0x7e)    | 16     | 8      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|main__GB5   | A2*(B:0x19)    | 16     | 6      | -      | -      | 22     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|main__GB5   | A2*(B:0x3ffb2) | 16     | 8      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|main__GB5   | A2*(B:0x83)    | 16     | 9      | -      | -      | 25     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|main__GB5   | A2*(B:0x3ffac) | 16     | 8      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|main__GB5   | A2*(B:0x3ffe6) | 16     | 6      | -      | -      | 22     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|main__GB5   | A2*(B:0x15)    | 16     | 6      | -      | -      | 22     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|main__GB5   | A2*(B:0x3ffc5) | 16     | 7      | -      | -      | 23     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|mult        | A*(B:0x3ffe5)  | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|main__GB5   | A2*(B:0x47)    | 16     | 8      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|main__GB5   | A2*(B:0x58)    | 16     | 8      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|main__GB5   | A2*(B:0x1d)    | 16     | 6      | -      | -      | 22     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|main__GB5   | A2*(B:0x3ff9f) | 16     | 8      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|main__GB5   | A2*(B:0x3ffdd) | 16     | 7      | -      | -      | 23     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|main__GB5   | A2*(B:0x3ffee) | 16     | 6      | -      | -      | 22     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|main__GB5   | A2*(B:0x4d)    | 16     | 8      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|main__GB5   | A2*(B:0x3ffd9) | 16     | 7      | -      | -      | 23     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|main__GB5   | A2*(B:0x3ff71) | 16     | 9      | -      | -      | 25     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|main__GB5   | A2*(B:0x3ffcb) | 16     | 7      | -      | -      | 23     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|main__GB5   | A2*(B:0x3ffb4) | 16     | 8      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|main__GB5   | A2*(B:0x23)    | 16     | 7      | -      | -      | 23     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|main__GB5   | A2*(B:0x3ffb0) | 16     | 8      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|main__GB5   | A2*(B:0x5b)    | 16     | 8      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|mult        | A*(B:0x3ffcb)  | 16     | 7      | -      | -      | 23     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|main__GB5   | A2*(B:0x3ffa9) | 16     | 8      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|main__GB5   | A2*(B:0x3ffa2) | 16     | 8      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|main__GB5   | A2*(B:0x2d)    | 16     | 7      | -      | -      | 23     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|main__GB5   | A2*(B:0x3ffb6) | 16     | 8      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|main__GB5   | A2*(B:0x3ffb3) | 16     | 8      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|main__GB5   | A2*(B:0x62)    | 16     | 8      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|main__GB5   | A2*(B:0x3ffaa) | 16     | 8      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|main__GB5   | A2*(B:0x3ffaa) | 16     | 8      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|main__GB5   | A2*(B:0x3ffb1) | 16     | 8      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|main__GB5   | A2*(B:0x81)    | 16     | 9      | -      | -      | 25     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|main__GB5   | A2*(B:0x29)    | 16     | 7      | -      | -      | 23     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|main__GB5   | A2*(B:0x3ffa7) | 16     | 8      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|main__GB5   | A2*(B:0x3ffeb) | 16     | 6      | -      | -      | 22     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|main__GB5   | A2*(B:0x3ffdf) | 16     | 7      | -      | -      | 23     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|main__GB5   | A2*(B:0x3ff8f) | 16     | 8      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|main__GB5   | A2*(B:0x3ff8f) | 16     | 8      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|main__GB5   | A2*(B:0x3ffde) | 16     | 7      | -      | -      | 23     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|main__GB5   | A2*(B:0x3ff5f) | 16     | 9      | -      | -      | 25     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|main__GB5   | A2*(B:0x3ffd5) | 16     | 7      | -      | -      | 23     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|main__GB5   | A2*(B:0x3ffcd) | 16     | 7      | -      | -      | 23     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|main__GB5   | A2*(B:0x1d)    | 16     | 6      | -      | -      | 22     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|main__GB5   | A2*(B:0x1f)    | 16     | 6      | -      | -      | 22     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|main__GB5   | A2*(B:0x3ffaa) | 16     | 8      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|main__GB5   | A2*(B:0x3ffa6) | 16     | 8      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|main__GB5   | A2*(B:0x3ffe1) | 16     | 6      | -      | -      | 22     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|main__GB5   | A2*(B:0x3ff96) | 16     | 8      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|main__GB5   | A2*(B:0x3ffdb) | 16     | 7      | -      | -      | 23     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|main__GB5   | A2*(B:0x3ffb3) | 16     | 8      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|main__GB5   | A2*(B:0x3ffb1) | 16     | 8      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|main__GB5   | A2*(B:0x2d)    | 16     | 7      | -      | -      | 23     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|main__GB5   | A2*(B:0x3ff9e) | 16     | 8      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|main__GB5   | A2*(B:0x3ffee) | 16     | 6      | -      | -      | 22     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|main__GB5   | A2*(B:0x3ffcd) | 16     | 7      | -      | -      | 23     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|main__GB5   | A2*(B:0x3ffdb) | 16     | 7      | -      | -      | 23     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|main__GB5   | A2*(B:0x3ffe4) | 16     | 6      | -      | -      | 22     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|main__GB5   | A2*(B:0x3ffc8) | 16     | 7      | -      | -      | 23     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|main__GB5   | A2*(B:0x3ffc4) | 16     | 7      | -      | -      | 23     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|main__GB5   | A2*(B:0x3ffde) | 16     | 7      | -      | -      | 23     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|main__GB5   | A2*(B:0x3ff90) | 16     | 8      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|main__GB5   | A2*(B:0x3ffcb) | 16     | 7      | -      | -      | 23     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|main__GB5   | A2*(B:0xe1)    | 16     | 9      | -      | -      | 25     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|main__GB5   | A2*(B:0x3ffc1) | 16     | 7      | -      | -      | 23     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|main__GB5   | A2*(B:0x3ffa0) | 16     | 8      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|main__GB5   | A2*(B:0x3ff50) | 16     | 9      | -      | -      | 25     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|main__GB5   | A2*(B:0x3e)    | 16     | 7      | -      | -      | 23     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|main__GB5   | A2*(B:0x3ff60) | 16     | 9      | -      | -      | 25     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|main__GB5   | A2*(B:0x69)    | 16     | 8      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|main__GB5   | A2*(B:0x3ffa7) | 16     | 8      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|main__GB5   | A2*(B:0x33)    | 16     | 7      | -      | -      | 23     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|main__GB5   | A2*(B:0x3ff66) | 16     | 9      | -      | -      | 25     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|main__GB5   | A2*(B:0x64)    | 16     | 8      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|main__GB5   | A2*(B:0x3ffb9) | 16     | 8      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|main__GB5   | A2*(B:0x3ffab) | 16     | 8      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|main__GB5   | A2*(B:0x3ffdf) | 16     | 7      | -      | -      | 23     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|main__GB5   | A2*(B:0x3ffd0) | 16     | 7      | -      | -      | 23     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|main__GB5   | A2*(B:0x31)    | 16     | 7      | -      | -      | 23     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|main__GB5   | A2*(B:0x3fe98) | 16     | 10     | -      | -      | 26     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|main__GB5   | A2*(B:0x3ff9f) | 16     | 8      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|main__GB6   | A*B2           | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|main__GB6   | A*B2           | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|main__GB6   | A*B2           | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|main__GB6   | A*B2           | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|main__GB6   | A*B2           | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|main__GB6   | A*B2           | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|main__GB6   | A*B2           | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|main__GB6   | A*B2           | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|main__GB6   | A*B2           | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|main__GB6   | A*B2           | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|main__GB6   | A*B2           | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|main__GB6   | A*B2           | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|main__GB6   | A*B2           | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|main__GB6   | A*B2           | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|main__GB6   | A*B2           | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|main__GB6   | A*B2           | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|main__GB6   | A*B2           | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|main__GB6   | A*B2           | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|main__GB6   | A*B2           | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|main__GB6   | A*B2           | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|main__GB6   | A*B2           | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|main__GB6   | A*B2           | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|main__GB6   | A*B2           | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|main__GB6   | A*B2           | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|main__GB6   | A*B2           | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|main__GB6   | A*B2           | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|main__GB6   | A*B2           | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|main__GB6   | A*B2           | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|main__GB6   | A*B2           | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|main__GB6   | A*B2           | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|main__GB6   | A*B2           | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|main__GB6   | A*B2           | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|main__GB6   | A*B2           | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|main__GB6   | A*B2           | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|main__GB6   | A*B2           | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|main__GB6   | A*B2           | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|main__GB6   | A*B2           | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|main__GB6   | A*B2           | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|main__GB6   | A*B2           | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|main__GB6   | A*B2           | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|main__GB6   | A*B2           | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|main__GB6   | A*B2           | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|main__GB6   | A*B2           | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|main__GB6   | A*B2           | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|main__GB6   | A*B2           | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|main__GB6   | A*B2           | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|main__GB6   | A*B2           | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|main__GB6   | A*B2           | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|main__GB6   | A*B2           | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|main__GB6   | A*B2           | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|main__GB6   | A*B2           | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|main__GB6   | A*B2           | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|main__GB6   | A*B2           | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|main__GB6   | A*B2           | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|main__GB6   | A*B2           | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|main__GB6   | A*B2           | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|main__GB6   | A*B2           | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|main__GB6   | A*B2           | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|main__GB6   | A*B2           | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|main__GB6   | A*B2           | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|main__GB6   | A*B2           | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|main__GB6   | A*B2           | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|main__GB6   | A*B2           | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|main__GB6   | A*B2           | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|main__GB6   | A*B2           | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|main__GB6   | A*B2           | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|main__GB6   | A*B2           | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|main__GB6   | A*B2           | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|main__GB6   | A*B2           | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|main__GB6   | A*B2           | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|main__GB6   | A*B2           | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|main__GB6   | A*B2           | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|main__GB6   | A*B2           | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|main__GB6   | A*B2           | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|main__GB6   | A*B2           | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|main__GB6   | A*B2           | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|main__GB6   | A*B2           | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|main__GB6   | A*B2           | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|main__GB6   | A*B2           | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|main__GB6   | A*B2           | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|main__GB6   | A*B2           | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|main__GB6   | A*B2           | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|main__GB6   | A*B2           | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|main__GB6   | A*B2           | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|main__GB6   | A*B2           | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|main__GB6   | A*B2           | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|main__GB6   | A*B2           | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|main__GB6   | A*B2           | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|main__GB6   | A*B2           | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|main__GB6   | A*B2           | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|main__GB6   | A*B2           | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|main__GB6   | A*B2           | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|main__GB6   | A*B2           | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|main__GB6   | A*B2           | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|main__GB6   | A*B2           | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|main__GB6   | A*B2           | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 0    | 
+------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:45 ; elapsed = 00:01:33 . Memory (MB): peak = 1547.832 ; gain = 268.141
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:54 ; elapsed = 00:01:49 . Memory (MB): peak = 1681.129 ; gain = 401.438
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:04 ; elapsed = 00:02:23 . Memory (MB): peak = 1687.078 ; gain = 407.387
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:09 ; elapsed = 00:02:31 . Memory (MB): peak = 1687.078 ; gain = 407.387
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:09 ; elapsed = 00:02:31 . Memory (MB): peak = 1687.078 ; gain = 407.387
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:15 ; elapsed = 00:02:40 . Memory (MB): peak = 1687.078 ; gain = 407.387
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:15 ; elapsed = 00:02:40 . Memory (MB): peak = 1687.078 ; gain = 407.387
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:15 ; elapsed = 00:02:41 . Memory (MB): peak = 1687.078 ; gain = 407.387
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:16 ; elapsed = 00:02:41 . Memory (MB): peak = 1687.078 ; gain = 407.387
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+--------+------+
|      |Cell    |Count |
+------+--------+------+
|1     |BUFG    |     1|
|2     |CARRY4  |  2470|
|3     |DSP48E1 |   469|
|6     |LUT1    |   384|
|7     |LUT2    |  5966|
|8     |LUT3    |  3485|
|9     |LUT4    |  4500|
|10    |LUT5    |   509|
|11    |LUT6    |  1882|
|12    |FDRE    |  5703|
|13    |IBUF    |   257|
|14    |OBUF    |   160|
+------+--------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:16 ; elapsed = 00:02:41 . Memory (MB): peak = 1687.078 ; gain = 407.387
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 34 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:01:04 ; elapsed = 00:02:38 . Memory (MB): peak = 1687.078 ; gain = 352.816
Synthesis Optimization Complete : Time (s): cpu = 00:01:16 ; elapsed = 00:02:44 . Memory (MB): peak = 1687.078 ; gain = 407.387
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.627 . Memory (MB): peak = 1700.406 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 2939 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.010 . Memory (MB): peak = 1714.613 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete, checksum: c362d0f5
INFO: [Common 17-83] Releasing license: Synthesis
260 Infos, 34 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:27 ; elapsed = 00:03:01 . Memory (MB): peak = 1714.613 ; gain = 434.922
INFO: [Common 17-1381] The checkpoint 'E:/FPGAProject/01102022/FPGAResearch/Z_Fresh/Z_Final/FPGA_Implementation/Pipelined_8_Input/RVNN/128_RVNN/RVNN_Stratch_1.runs/synth_1/main.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:06 ; elapsed = 00:00:10 . Memory (MB): peak = 1714.613 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file main_utilization_synth.rpt -pb main_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue Oct 24 10:05:29 2023...
