//==============================================================================
// RTL Monitor Interface for WLAST Signal Monitoring
// SystemVerilog interface to access RTL interconnect signals without hierarchical refs
// Generated by AMBA Bus Matrix Configuration Tool - ULTRATHINK Edition
//==============================================================================

interface rtl_monitor_if #(
    parameter NUM_MASTERS = 15
)(
    input logic aclk,
    input logic aresetn
);

    // RTL WLAST signals from interconnect for monitoring
    logic m_wvalid[NUM_MASTERS];
    logic m_wready[NUM_MASTERS]; 
    logic m_wlast[NUM_MASTERS];
    
    // Monitoring task for scoreboard
    task monitor_wlast_handshake(input int master_id, output bit handshake_detected);
        handshake_detected = (m_wvalid[master_id] && m_wready[master_id] && m_wlast[master_id]);
    endtask
    
    // Clock synchronous monitoring
    clocking mon_cb @(posedge aclk);
        input m_wvalid, m_wready, m_wlast;
    endclocking
    
    modport monitor (
        clocking mon_cb,
        input aclk, aresetn,
        input m_wvalid, m_wready, m_wlast,
        import monitor_wlast_handshake
    );
    
    modport dut (
        input aclk, aresetn,
        output m_wvalid, m_wready, m_wlast
    );

endinterface : rtl_monitor_if