// Seed: 2022036236
module module_0 ();
  id_1 :
  assert property (@(posedge 1) id_1 - 1'b0) id_1 <= #id_1 1'b0;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  output wire id_7;
  input wire id_6;
  inout wire id_5;
  input wire id_4;
  input wire id_3;
  inout wire id_2;
  output wire id_1;
  initial id_5[(1<->!1'b0)] <= id_2;
  wire id_8;
  module_0();
endmodule
