<dec f='llvm/llvm/lib/Target/AMDGPU/SIMachineFunctionInfo.h' l='139' type='unsigned int'/>
<doc f='llvm/llvm/lib/Target/AMDGPU/SIMachineFunctionInfo.h' l='137'>// Registers that may be reserved for spilling purposes. These may be the same
  // as the input registers.</doc>
