





<!DOCTYPE html>
<html>

  <head>
    <meta name="viewport" content="width=device-width, initial-scale=1">
    <meta charset="utf-8">
    <meta name="generator" content="ng2web v1.1.0 (ngdb v1.1.0)">
    <link rel="stylesheet" type="text/css" href="x86-style.css">
    <title>iAPx86 » MMX » Instruction set</title>
    <meta name="description" content="iAPx86">
    <link rel="prev" href="x86-351534.html">
    <link rel="next" href="x86-353306.html">
    
  </head>

  <body>

    <header>
      <nav class="box">
        <ul>
          

<li><a href="x86-about.html">About</a></li>


          

<li><a href="x86-351534.html">Previous</a></li>


          

<li><a href="x86-318646.html">Up</a></li>


          

<li><a href="x86-353306.html">Next</a></li>


        </ul>
      </nav>
    </header>

    <section>

      <nav class="menu box">
        <ul>
            <li>CPU</li>
            <ul>
              <li><a href="index.html">Instruction set</a></li>
              <li><a href="x86-175915.html">Registers</a></li>
              <li><a href="x86-190707.html">Protection, privilege</a></li>
              <li><a href="x86-224627.html">Exceptions</a></li>
              <li><a href="x86-225699.html">Addressing modes</a></li>
              <li><a href="x86-229455.html">Opcodes</a></li>
              
            </ul>
            <li>FPU</li>
            <ul>
              <li><a href="x86-245307.html">Instruction set</a></li>
              <li><a href="x86-307843.html">Registers, data types</a></li>
              
            </ul>
            <li>MMX</li>
            <ul>
              <li><a href="x86-318646.html">Instruction set</a></li>
              
            </ul>
        </ul>
      </nav>

      <article class="box">
        
  
  
    <pre class="entry"><span class="line"><span class="ngb">PSRAD           Packed Shift Right Arithmetic, Doubleword</span></span><br /><span class="line"></span><br /><span class="line"><span class="ngb">PSRAD</span> destination, count                             CPU: MMX</span><br /><span class="line"></span><br /><span class="line">        <span class="ngb">Logic</span>   mm(31..0)  &lt;- SignExtend (mm(31..0)  SAR count)</span><br /><span class="line">                mm(63..32) &lt;- SignExtend (mm(63..32) SAR count)</span><br /><span class="line"></span><br /><span class="line">    PSRAD performs a shift-arithmetic-right (SAR) operation on each of</span><br /><span class="line">    the two doublewords in the destination operand. The count operand</span><br /><span class="line">    determines the number of bits to right-shift. The new high-order</span><br /><span class="line">    bits of each doubleword are filled with the initial value of the</span><br /><span class="line">    sign bit of the doubleword.</span><br /><span class="line">    If the value specified by count is greater than 31 (1Fh), each</span><br /><span class="line">    doubleword is filled with the initial value of its sign bit.</span><br /><span class="line"></span><br /><span class="line">    The destination operand is an MMX register. The count operand (source</span><br /><span class="line">    operand) can be either an MMX register, a 64-bit memory operand, or</span><br /><span class="line">    an immediate 8-bit operand. </span><br /><span class="line"></span><br /><span class="line"></span><br /><span class="line">    <span class="ngb">Opcode      Format</span></span><br /><span class="line">    0F E2 /r    PSRAD mm, mm/m64</span><br /><span class="line">    0F 72 /4 ib PSRAD mm, imm8</span><br /></pre>
  
  
  


      </article>

    </section>

  </body>

</html>

