Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.4 (win64) Build 1733598 Wed Dec 14 22:35:39 MST 2016
| Date         : Sun Dec 24 14:18:31 2023
| Host         : DESKTOP-R4EK37O running 64-bit major release  (build 9200)
| Command      : report_methodology -file project_traffic_methodology_drc_routed.rpt -rpx project_traffic_methodology_drc_routed.rpx
| Design       : project_traffic
| Device       : xc7a35tcpg236-1
| Speed File   : -1
| Design State : Routed
-------------------------------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
             Max violations: <unlimited>
             Violations found: 29
+-----------+----------+-------------------------------+------------+
| Rule      | Severity | Description                   | Violations |
+-----------+----------+-------------------------------+------------+
| TIMING-18 | Warning  | Missing input or output delay | 29         |
+-----------+----------+-------------------------------+------------+

2. REPORT DETAILS
-----------------
TIMING-18#1 Warning
Missing input or output delay  
An input delay is missing on clr relative to clock(s) sys_clk_pin 
Related violations: <none>

TIMING-18#2 Warning
Missing input or output delay  
An input delay is missing on echo relative to clock(s) sys_clk_pin 
Related violations: <none>

TIMING-18#3 Warning
Missing input or output delay  
An input delay is missing on echoo relative to clock(s) sys_clk_pin 
Related violations: <none>

TIMING-18#4 Warning
Missing input or output delay  
An input delay is missing on fecho relative to clock(s) sys_clk_pin 
Related violations: <none>

TIMING-18#5 Warning
Missing input or output delay  
An input delay is missing on techo relative to clock(s) sys_clk_pin 
Related violations: <none>

TIMING-18#6 Warning
Missing input or output delay  
An output delay is missing on dataa[0] relative to clock(s) sys_clk_pin 
Related violations: <none>

TIMING-18#7 Warning
Missing input or output delay  
An output delay is missing on dataa[1] relative to clock(s) sys_clk_pin 
Related violations: <none>

TIMING-18#8 Warning
Missing input or output delay  
An output delay is missing on dataa[2] relative to clock(s) sys_clk_pin 
Related violations: <none>

TIMING-18#9 Warning
Missing input or output delay  
An output delay is missing on dataa[3] relative to clock(s) sys_clk_pin 
Related violations: <none>

TIMING-18#10 Warning
Missing input or output delay  
An output delay is missing on dataa[4] relative to clock(s) sys_clk_pin 
Related violations: <none>

TIMING-18#11 Warning
Missing input or output delay  
An output delay is missing on dataa[5] relative to clock(s) sys_clk_pin 
Related violations: <none>

TIMING-18#12 Warning
Missing input or output delay  
An output delay is missing on dataa[6] relative to clock(s) sys_clk_pin 
Related violations: <none>

TIMING-18#13 Warning
Missing input or output delay  
An output delay is missing on dataa[7] relative to clock(s) sys_clk_pin 
Related violations: <none>

TIMING-18#14 Warning
Missing input or output delay  
An output delay is missing on fobstacle relative to clock(s) sys_clk_pin 
Related violations: <none>

TIMING-18#15 Warning
Missing input or output delay  
An output delay is missing on ftrig relative to clock(s) sys_clk_pin 
Related violations: <none>

TIMING-18#16 Warning
Missing input or output delay  
An output delay is missing on lcde relative to clock(s) sys_clk_pin 
Related violations: <none>

TIMING-18#17 Warning
Missing input or output delay  
An output delay is missing on lcdrs relative to clock(s) sys_clk_pin 
Related violations: <none>

TIMING-18#18 Warning
Missing input or output delay  
An output delay is missing on obstacle relative to clock(s) sys_clk_pin 
Related violations: <none>

TIMING-18#19 Warning
Missing input or output delay  
An output delay is missing on obstacles relative to clock(s) sys_clk_pin 
Related violations: <none>

TIMING-18#20 Warning
Missing input or output delay  
An output delay is missing on tobstacle relative to clock(s) sys_clk_pin 
Related violations: <none>

TIMING-18#21 Warning
Missing input or output delay  
An output delay is missing on traffic_1[0] relative to clock(s) sys_clk_pin 
Related violations: <none>

TIMING-18#22 Warning
Missing input or output delay  
An output delay is missing on traffic_1[1] relative to clock(s) sys_clk_pin 
Related violations: <none>

TIMING-18#23 Warning
Missing input or output delay  
An output delay is missing on traffic_1[2] relative to clock(s) sys_clk_pin 
Related violations: <none>

TIMING-18#24 Warning
Missing input or output delay  
An output delay is missing on traffic_2[0] relative to clock(s) sys_clk_pin 
Related violations: <none>

TIMING-18#25 Warning
Missing input or output delay  
An output delay is missing on traffic_2[1] relative to clock(s) sys_clk_pin 
Related violations: <none>

TIMING-18#26 Warning
Missing input or output delay  
An output delay is missing on traffic_2[2] relative to clock(s) sys_clk_pin 
Related violations: <none>

TIMING-18#27 Warning
Missing input or output delay  
An output delay is missing on trig relative to clock(s) sys_clk_pin 
Related violations: <none>

TIMING-18#28 Warning
Missing input or output delay  
An output delay is missing on trigg relative to clock(s) sys_clk_pin 
Related violations: <none>

TIMING-18#29 Warning
Missing input or output delay  
An output delay is missing on ttrig relative to clock(s) sys_clk_pin 
Related violations: <none>


