20:28:02 INFO  : Registering command handlers for SDK TCF services
20:28:03 INFO  : Launching XSCT server: xsct -n -interactive /home/tonywu/Xilinx/FPGA_Project/zynq/LCD_Lvgl/Miz_sys.sdk/temp_xsdb_launch_script.tcl
20:28:06 INFO  : XSCT server has started successfully.
20:28:06 INFO  : Successfully done setting XSCT server connection channel  
20:28:06 INFO  : Successfully done setting SDK workspace  
20:28:06 INFO  : Restoring local repository preferences: 
		 F
		 \FPGA_project\vivado\miz701n\7010\CH14_VDMA_TOUCH_GUI\Miz_sys\Miz_sys.sdk\sdk_repo;
20:28:06 WARN  : Invalid repository path \FPGA_project\vivado\miz701n\7010\CH14_VDMA_TOUCH_GUI\Miz_sys\Miz_sys.sdk\sdk_repo;.
20:28:06 WARN  : Invalid repository path F.
20:28:06 INFO  : Processing command line option -hwspec /home/tonywu/Xilinx/FPGA_Project/zynq/LCD_Lvgl/Miz_sys.sdk/system_wrapper.hdf.
20:29:55 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:29:56 INFO  : Jtag cable 'Digilent JTAG-HS1 210249855424' is selected.
20:29:56 INFO  : 'jtag frequency' command is executed.
20:29:56 INFO  : Sourcing of '/home/tonywu/Xilinx/FPGA_Project/zynq/LCD_Lvgl/Miz_sys.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
20:29:56 INFO  : Context for 'APU' is selected.
20:29:56 INFO  : System reset is completed.
20:29:59 INFO  : 'after 3000' command is executed.
20:29:59 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249855424" && level==0} -index 1' command is executed.
20:30:02 INFO  : FPGA configured successfully with bitstream "/home/tonywu/Xilinx/FPGA_Project/zynq/LCD_Lvgl/Miz_sys.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
20:30:03 INFO  : Context for 'APU' is selected.
20:30:03 INFO  : Hardware design information is loaded from '/home/tonywu/Xilinx/FPGA_Project/zynq/LCD_Lvgl/Miz_sys.sdk/system_wrapper_hw_platform_0/system.hdf'.
20:30:03 INFO  : 'configparams force-mem-access 1' command is executed.
20:30:03 INFO  : Context for 'APU' is selected.
20:30:03 INFO  : 'ps7_init' command is executed.
20:30:03 INFO  : 'ps7_post_config' command is executed.
20:30:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:30:04 INFO  : The application '/home/tonywu/Xilinx/FPGA_Project/zynq/LCD_Lvgl/Miz_sys.sdk/osc/Debug/osc.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:30:04 INFO  : 'configparams force-mem-access 0' command is executed.
20:30:04 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/tonywu/Xilinx/FPGA_Project/zynq/LCD_Lvgl/Miz_sys.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210249855424"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249855424" && level==0} -index 1
fpga -file /home/tonywu/Xilinx/FPGA_Project/zynq/LCD_Lvgl/Miz_sys.sdk/system_wrapper_hw_platform_0/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210249855424"} -index 0
loadhw -hw /home/tonywu/Xilinx/FPGA_Project/zynq/LCD_Lvgl/Miz_sys.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210249855424"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210249855424"} -index 0
dow /home/tonywu/Xilinx/FPGA_Project/zynq/LCD_Lvgl/Miz_sys.sdk/osc/Debug/osc.elf
configparams force-mem-access 0
----------------End of Script----------------

20:30:04 INFO  : Memory regions updated for context APU
20:30:05 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:30:05 INFO  : 'con' command is executed.
20:30:05 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210249855424"} -index 0
con
----------------End of Script----------------

20:30:05 INFO  : Launch script is exported to file '/home/tonywu/Xilinx/FPGA_Project/zynq/LCD_Lvgl/Miz_sys.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_osc.elf_on_local.tcl'
20:30:39 INFO  : Disconnected from the channel tcfchan#1.
20:32:23 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:32:23 INFO  : Jtag cable 'Digilent JTAG-HS1 210249855424' is selected.
20:32:23 INFO  : 'jtag frequency' command is executed.
20:32:23 INFO  : Sourcing of '/home/tonywu/Xilinx/FPGA_Project/zynq/LCD_Lvgl/Miz_sys.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
20:32:23 INFO  : Context for 'APU' is selected.
20:32:23 INFO  : System reset is completed.
20:32:26 INFO  : 'after 3000' command is executed.
20:32:26 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249855424" && level==0} -index 1' command is executed.
20:32:30 INFO  : FPGA configured successfully with bitstream "/home/tonywu/Xilinx/FPGA_Project/zynq/LCD_Lvgl/Miz_sys.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
20:32:30 INFO  : Context for 'APU' is selected.
20:32:30 INFO  : Hardware design information is loaded from '/home/tonywu/Xilinx/FPGA_Project/zynq/LCD_Lvgl/Miz_sys.sdk/system_wrapper_hw_platform_0/system.hdf'.
20:32:30 INFO  : 'configparams force-mem-access 1' command is executed.
20:32:30 INFO  : Context for 'APU' is selected.
20:32:30 INFO  : 'ps7_init' command is executed.
20:32:30 INFO  : 'ps7_post_config' command is executed.
20:32:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:32:32 INFO  : The application '/home/tonywu/Xilinx/FPGA_Project/zynq/LCD_Lvgl/Miz_sys.sdk/osc/Debug/osc.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:32:32 INFO  : 'configparams force-mem-access 0' command is executed.
20:32:32 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/tonywu/Xilinx/FPGA_Project/zynq/LCD_Lvgl/Miz_sys.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210249855424"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249855424" && level==0} -index 1
fpga -file /home/tonywu/Xilinx/FPGA_Project/zynq/LCD_Lvgl/Miz_sys.sdk/system_wrapper_hw_platform_0/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210249855424"} -index 0
loadhw -hw /home/tonywu/Xilinx/FPGA_Project/zynq/LCD_Lvgl/Miz_sys.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210249855424"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210249855424"} -index 0
dow /home/tonywu/Xilinx/FPGA_Project/zynq/LCD_Lvgl/Miz_sys.sdk/osc/Debug/osc.elf
configparams force-mem-access 0
----------------End of Script----------------

20:32:32 INFO  : Memory regions updated for context APU
20:32:32 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:32:32 INFO  : 'con' command is executed.
20:32:32 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210249855424"} -index 0
con
----------------End of Script----------------

20:32:32 INFO  : Launch script is exported to file '/home/tonywu/Xilinx/FPGA_Project/zynq/LCD_Lvgl/Miz_sys.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_osc.elf_on_local.tcl'
20:33:16 INFO  : Disconnected from the channel tcfchan#2.
20:34:21 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:34:21 INFO  : Jtag cable 'Digilent JTAG-HS1 210249855424' is selected.
20:34:21 INFO  : 'jtag frequency' command is executed.
20:34:21 INFO  : Sourcing of '/home/tonywu/Xilinx/FPGA_Project/zynq/LCD_Lvgl/Miz_sys.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
20:34:21 INFO  : Context for 'APU' is selected.
20:34:21 INFO  : System reset is completed.
20:34:24 INFO  : 'after 3000' command is executed.
20:34:24 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249855424" && level==0} -index 1' command is executed.
20:34:28 INFO  : FPGA configured successfully with bitstream "/home/tonywu/Xilinx/FPGA_Project/zynq/LCD_Lvgl/Miz_sys.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
20:34:28 INFO  : Context for 'APU' is selected.
20:34:28 INFO  : Hardware design information is loaded from '/home/tonywu/Xilinx/FPGA_Project/zynq/LCD_Lvgl/Miz_sys.sdk/system_wrapper_hw_platform_0/system.hdf'.
20:34:28 INFO  : 'configparams force-mem-access 1' command is executed.
20:34:28 INFO  : Context for 'APU' is selected.
20:34:28 INFO  : 'ps7_init' command is executed.
20:34:28 INFO  : 'ps7_post_config' command is executed.
20:34:28 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:34:30 INFO  : The application '/home/tonywu/Xilinx/FPGA_Project/zynq/LCD_Lvgl/Miz_sys.sdk/osc/Debug/osc.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:34:30 INFO  : 'configparams force-mem-access 0' command is executed.
20:34:30 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/tonywu/Xilinx/FPGA_Project/zynq/LCD_Lvgl/Miz_sys.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210249855424"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249855424" && level==0} -index 1
fpga -file /home/tonywu/Xilinx/FPGA_Project/zynq/LCD_Lvgl/Miz_sys.sdk/system_wrapper_hw_platform_0/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210249855424"} -index 0
loadhw -hw /home/tonywu/Xilinx/FPGA_Project/zynq/LCD_Lvgl/Miz_sys.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210249855424"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210249855424"} -index 0
dow /home/tonywu/Xilinx/FPGA_Project/zynq/LCD_Lvgl/Miz_sys.sdk/osc/Debug/osc.elf
configparams force-mem-access 0
----------------End of Script----------------

20:34:30 INFO  : Memory regions updated for context APU
20:34:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:34:30 INFO  : 'con' command is executed.
20:34:30 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210249855424"} -index 0
con
----------------End of Script----------------

20:34:30 INFO  : Launch script is exported to file '/home/tonywu/Xilinx/FPGA_Project/zynq/LCD_Lvgl/Miz_sys.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_osc.elf_on_local.tcl'
20:34:35 INFO  : Disconnected from the channel tcfchan#3.
21:29:36 INFO  : Registering command handlers for SDK TCF services
21:29:37 INFO  : Launching XSCT server: xsct -n -interactive /home/tonywu/Xilinx/FPGA_Project/zynq/LCD_Lvgl/Miz_sys.sdk/temp_xsdb_launch_script.tcl
21:29:41 INFO  : XSCT server has started successfully.
21:29:41 INFO  : Successfully done setting XSCT server connection channel  
21:29:41 INFO  : Successfully done setting SDK workspace  
21:29:41 INFO  : Restoring local repository preferences: 
		 F
		 \FPGA_project\vivado\miz701n\7010\CH14_VDMA_TOUCH_GUI\Miz_sys\Miz_sys.sdk\sdk_repo;
21:29:41 WARN  : Invalid repository path \FPGA_project\vivado\miz701n\7010\CH14_VDMA_TOUCH_GUI\Miz_sys\Miz_sys.sdk\sdk_repo;.
21:29:41 WARN  : Invalid repository path F.
21:29:41 INFO  : Processing command line option -hwspec /home/tonywu/Xilinx/FPGA_Project/zynq/LCD_Lvgl/Miz_sys.sdk/system_wrapper.hdf.
21:29:41 INFO  : Checking for hwspec changes in the project system_wrapper_hw_platform_0.
21:29:43 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1577280433000,  Project:1577276622000
21:29:43 INFO  : The hardware specification for project 'system_wrapper_hw_platform_0' is different from /home/tonywu/Xilinx/FPGA_Project/zynq/LCD_Lvgl/Miz_sys.sdk/system_wrapper.hdf.
21:29:44 INFO  : Copied contents of /home/tonywu/Xilinx/FPGA_Project/zynq/LCD_Lvgl/Miz_sys.sdk/system_wrapper.hdf into /system_wrapper_hw_platform_0/system.hdf.
21:29:46 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
21:29:47 INFO  : 
21:29:48 INFO  : Updating hardware inferred compiler options for osc.
21:29:48 INFO  : Clearing existing target manager status.
21:29:48 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
21:29:49 WARN  : Linker script will not be updated automatically. Users need to update it manually.
21:30:54 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:30:55 INFO  : Jtag cable 'Digilent JTAG-HS1 210249855424' is selected.
21:30:55 INFO  : 'jtag frequency' command is executed.
21:30:55 INFO  : Sourcing of '/home/tonywu/Xilinx/FPGA_Project/zynq/LCD_Lvgl/Miz_sys.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:30:55 INFO  : Context for 'APU' is selected.
21:30:55 INFO  : System reset is completed.
21:30:58 INFO  : 'after 3000' command is executed.
21:30:58 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249855424" && level==0} -index 1' command is executed.
21:31:01 INFO  : FPGA configured successfully with bitstream "/home/tonywu/Xilinx/FPGA_Project/zynq/LCD_Lvgl/Miz_sys.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
21:31:01 INFO  : Context for 'APU' is selected.
21:31:01 INFO  : Hardware design information is loaded from '/home/tonywu/Xilinx/FPGA_Project/zynq/LCD_Lvgl/Miz_sys.sdk/system_wrapper_hw_platform_0/system.hdf'.
21:31:01 INFO  : 'configparams force-mem-access 1' command is executed.
21:31:01 INFO  : Context for 'APU' is selected.
21:31:02 INFO  : 'ps7_init' command is executed.
21:31:02 INFO  : 'ps7_post_config' command is executed.
21:31:02 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:31:03 INFO  : The application '/home/tonywu/Xilinx/FPGA_Project/zynq/LCD_Lvgl/Miz_sys.sdk/osc/Debug/osc.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:31:03 INFO  : 'configparams force-mem-access 0' command is executed.
21:31:03 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/tonywu/Xilinx/FPGA_Project/zynq/LCD_Lvgl/Miz_sys.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210249855424"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249855424" && level==0} -index 1
fpga -file /home/tonywu/Xilinx/FPGA_Project/zynq/LCD_Lvgl/Miz_sys.sdk/system_wrapper_hw_platform_0/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210249855424"} -index 0
loadhw -hw /home/tonywu/Xilinx/FPGA_Project/zynq/LCD_Lvgl/Miz_sys.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210249855424"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210249855424"} -index 0
dow /home/tonywu/Xilinx/FPGA_Project/zynq/LCD_Lvgl/Miz_sys.sdk/osc/Debug/osc.elf
configparams force-mem-access 0
----------------End of Script----------------

21:31:03 INFO  : Memory regions updated for context APU
21:31:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:31:03 INFO  : 'con' command is executed.
21:31:03 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210249855424"} -index 0
con
----------------End of Script----------------

21:31:03 INFO  : Launch script is exported to file '/home/tonywu/Xilinx/FPGA_Project/zynq/LCD_Lvgl/Miz_sys.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_osc.elf_on_local.tcl'
21:34:22 INFO  : Disconnected from the channel tcfchan#1.
21:42:43 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:42:44 INFO  : Jtag cable 'Digilent JTAG-HS1 210249855424' is selected.
21:42:44 INFO  : 'jtag frequency' command is executed.
21:42:44 INFO  : Sourcing of '/home/tonywu/Xilinx/FPGA_Project/zynq/LCD_Lvgl/Miz_sys.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:42:44 INFO  : Context for 'APU' is selected.
21:42:44 INFO  : System reset is completed.
21:42:47 INFO  : 'after 3000' command is executed.
21:42:47 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249855424" && level==0} -index 1' command is executed.
21:42:50 INFO  : FPGA configured successfully with bitstream "/home/tonywu/Xilinx/FPGA_Project/zynq/LCD_Lvgl/Miz_sys.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
21:42:50 INFO  : Context for 'APU' is selected.
21:42:50 INFO  : Hardware design information is loaded from '/home/tonywu/Xilinx/FPGA_Project/zynq/LCD_Lvgl/Miz_sys.sdk/system_wrapper_hw_platform_0/system.hdf'.
21:42:51 INFO  : 'configparams force-mem-access 1' command is executed.
21:42:51 INFO  : Context for 'APU' is selected.
21:42:51 INFO  : 'ps7_init' command is executed.
21:42:51 INFO  : 'ps7_post_config' command is executed.
21:42:51 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:42:52 INFO  : The application '/home/tonywu/Xilinx/FPGA_Project/zynq/LCD_Lvgl/Miz_sys.sdk/osc/Debug/osc.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:42:52 INFO  : 'configparams force-mem-access 0' command is executed.
21:42:52 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/tonywu/Xilinx/FPGA_Project/zynq/LCD_Lvgl/Miz_sys.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210249855424"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249855424" && level==0} -index 1
fpga -file /home/tonywu/Xilinx/FPGA_Project/zynq/LCD_Lvgl/Miz_sys.sdk/system_wrapper_hw_platform_0/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210249855424"} -index 0
loadhw -hw /home/tonywu/Xilinx/FPGA_Project/zynq/LCD_Lvgl/Miz_sys.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210249855424"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210249855424"} -index 0
dow /home/tonywu/Xilinx/FPGA_Project/zynq/LCD_Lvgl/Miz_sys.sdk/osc/Debug/osc.elf
configparams force-mem-access 0
----------------End of Script----------------

21:42:52 INFO  : Memory regions updated for context APU
21:42:53 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:42:53 INFO  : 'con' command is executed.
21:42:53 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210249855424"} -index 0
con
----------------End of Script----------------

21:42:53 INFO  : Launch script is exported to file '/home/tonywu/Xilinx/FPGA_Project/zynq/LCD_Lvgl/Miz_sys.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_osc.elf_on_local.tcl'
21:43:27 INFO  : Disconnected from the channel tcfchan#2.
21:49:55 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:49:55 INFO  : Jtag cable 'Digilent JTAG-HS1 210249855424' is selected.
21:49:55 INFO  : 'jtag frequency' command is executed.
21:49:55 INFO  : Sourcing of '/home/tonywu/Xilinx/FPGA_Project/zynq/LCD_Lvgl/Miz_sys.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:49:55 INFO  : Context for 'APU' is selected.
21:49:56 INFO  : System reset is completed.
21:49:59 INFO  : 'after 3000' command is executed.
21:49:59 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249855424" && level==0} -index 1' command is executed.
21:50:02 INFO  : FPGA configured successfully with bitstream "/home/tonywu/Xilinx/FPGA_Project/zynq/LCD_Lvgl/Miz_sys.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
21:50:02 INFO  : Context for 'APU' is selected.
21:50:02 INFO  : Hardware design information is loaded from '/home/tonywu/Xilinx/FPGA_Project/zynq/LCD_Lvgl/Miz_sys.sdk/system_wrapper_hw_platform_0/system.hdf'.
21:50:02 INFO  : 'configparams force-mem-access 1' command is executed.
21:50:02 INFO  : Context for 'APU' is selected.
21:50:02 INFO  : 'ps7_init' command is executed.
21:50:02 INFO  : 'ps7_post_config' command is executed.
21:50:02 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:50:04 INFO  : The application '/home/tonywu/Xilinx/FPGA_Project/zynq/LCD_Lvgl/Miz_sys.sdk/osc/Debug/osc.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:50:04 INFO  : 'configparams force-mem-access 0' command is executed.
21:50:04 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/tonywu/Xilinx/FPGA_Project/zynq/LCD_Lvgl/Miz_sys.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210249855424"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249855424" && level==0} -index 1
fpga -file /home/tonywu/Xilinx/FPGA_Project/zynq/LCD_Lvgl/Miz_sys.sdk/system_wrapper_hw_platform_0/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210249855424"} -index 0
loadhw -hw /home/tonywu/Xilinx/FPGA_Project/zynq/LCD_Lvgl/Miz_sys.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210249855424"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210249855424"} -index 0
dow /home/tonywu/Xilinx/FPGA_Project/zynq/LCD_Lvgl/Miz_sys.sdk/osc/Debug/osc.elf
configparams force-mem-access 0
----------------End of Script----------------

21:50:04 INFO  : Memory regions updated for context APU
21:50:04 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:50:04 INFO  : 'con' command is executed.
21:50:04 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210249855424"} -index 0
con
----------------End of Script----------------

21:50:04 INFO  : Launch script is exported to file '/home/tonywu/Xilinx/FPGA_Project/zynq/LCD_Lvgl/Miz_sys.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_osc.elf_on_local.tcl'
21:54:25 INFO  : Disconnected from the channel tcfchan#3.
21:57:50 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:57:50 INFO  : Jtag cable 'Digilent JTAG-HS1 210249855424' is selected.
21:57:50 INFO  : 'jtag frequency' command is executed.
21:57:50 INFO  : Sourcing of '/home/tonywu/Xilinx/FPGA_Project/zynq/LCD_Lvgl/Miz_sys.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:57:50 INFO  : Context for 'APU' is selected.
21:57:50 INFO  : System reset is completed.
21:57:53 INFO  : 'after 3000' command is executed.
21:57:53 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249855424" && level==0} -index 1' command is executed.
21:57:57 INFO  : FPGA configured successfully with bitstream "/home/tonywu/Xilinx/FPGA_Project/zynq/LCD_Lvgl/Miz_sys.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
21:57:57 INFO  : Context for 'APU' is selected.
21:57:57 INFO  : Hardware design information is loaded from '/home/tonywu/Xilinx/FPGA_Project/zynq/LCD_Lvgl/Miz_sys.sdk/system_wrapper_hw_platform_0/system.hdf'.
21:57:57 INFO  : 'configparams force-mem-access 1' command is executed.
21:57:57 INFO  : Context for 'APU' is selected.
21:57:57 INFO  : 'ps7_init' command is executed.
21:57:57 INFO  : 'ps7_post_config' command is executed.
21:57:57 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:57:59 INFO  : The application '/home/tonywu/Xilinx/FPGA_Project/zynq/LCD_Lvgl/Miz_sys.sdk/osc/Debug/osc.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:57:59 INFO  : 'configparams force-mem-access 0' command is executed.
21:57:59 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/tonywu/Xilinx/FPGA_Project/zynq/LCD_Lvgl/Miz_sys.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210249855424"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249855424" && level==0} -index 1
fpga -file /home/tonywu/Xilinx/FPGA_Project/zynq/LCD_Lvgl/Miz_sys.sdk/system_wrapper_hw_platform_0/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210249855424"} -index 0
loadhw -hw /home/tonywu/Xilinx/FPGA_Project/zynq/LCD_Lvgl/Miz_sys.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210249855424"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210249855424"} -index 0
dow /home/tonywu/Xilinx/FPGA_Project/zynq/LCD_Lvgl/Miz_sys.sdk/osc/Debug/osc.elf
configparams force-mem-access 0
----------------End of Script----------------

21:57:59 INFO  : Memory regions updated for context APU
21:57:59 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:57:59 INFO  : 'con' command is executed.
21:57:59 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210249855424"} -index 0
con
----------------End of Script----------------

21:57:59 INFO  : Launch script is exported to file '/home/tonywu/Xilinx/FPGA_Project/zynq/LCD_Lvgl/Miz_sys.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_osc.elf_on_local.tcl'
21:59:22 INFO  : Disconnected from the channel tcfchan#4.
22:00:22 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:00:22 INFO  : Jtag cable 'Digilent JTAG-HS1 210249855424' is selected.
22:00:22 INFO  : 'jtag frequency' command is executed.
22:00:22 INFO  : Sourcing of '/home/tonywu/Xilinx/FPGA_Project/zynq/LCD_Lvgl/Miz_sys.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
22:00:23 INFO  : Context for 'APU' is selected.
22:00:23 INFO  : System reset is completed.
22:00:26 INFO  : 'after 3000' command is executed.
22:00:26 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249855424" && level==0} -index 1' command is executed.
22:00:29 INFO  : FPGA configured successfully with bitstream "/home/tonywu/Xilinx/FPGA_Project/zynq/LCD_Lvgl/Miz_sys.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
22:00:29 INFO  : Context for 'APU' is selected.
22:00:29 INFO  : Hardware design information is loaded from '/home/tonywu/Xilinx/FPGA_Project/zynq/LCD_Lvgl/Miz_sys.sdk/system_wrapper_hw_platform_0/system.hdf'.
22:00:29 INFO  : 'configparams force-mem-access 1' command is executed.
22:00:29 INFO  : Context for 'APU' is selected.
22:00:30 INFO  : 'ps7_init' command is executed.
22:00:30 INFO  : 'ps7_post_config' command is executed.
22:00:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:00:31 INFO  : The application '/home/tonywu/Xilinx/FPGA_Project/zynq/LCD_Lvgl/Miz_sys.sdk/osc/Debug/osc.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:00:31 INFO  : 'configparams force-mem-access 0' command is executed.
22:00:31 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/tonywu/Xilinx/FPGA_Project/zynq/LCD_Lvgl/Miz_sys.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210249855424"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249855424" && level==0} -index 1
fpga -file /home/tonywu/Xilinx/FPGA_Project/zynq/LCD_Lvgl/Miz_sys.sdk/system_wrapper_hw_platform_0/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210249855424"} -index 0
loadhw -hw /home/tonywu/Xilinx/FPGA_Project/zynq/LCD_Lvgl/Miz_sys.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210249855424"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210249855424"} -index 0
dow /home/tonywu/Xilinx/FPGA_Project/zynq/LCD_Lvgl/Miz_sys.sdk/osc/Debug/osc.elf
configparams force-mem-access 0
----------------End of Script----------------

22:00:31 INFO  : Memory regions updated for context APU
22:00:31 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:00:31 INFO  : 'con' command is executed.
22:00:31 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210249855424"} -index 0
con
----------------End of Script----------------

22:00:31 INFO  : Launch script is exported to file '/home/tonywu/Xilinx/FPGA_Project/zynq/LCD_Lvgl/Miz_sys.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_osc.elf_on_local.tcl'
22:04:45 INFO  : Disconnected from the channel tcfchan#5.
22:06:48 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:06:49 INFO  : Jtag cable 'Digilent JTAG-HS1 210249855424' is selected.
22:06:49 INFO  : 'jtag frequency' command is executed.
22:06:49 INFO  : Sourcing of '/home/tonywu/Xilinx/FPGA_Project/zynq/LCD_Lvgl/Miz_sys.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
22:06:49 INFO  : Context for 'APU' is selected.
22:06:49 INFO  : System reset is completed.
22:06:52 INFO  : 'after 3000' command is executed.
22:06:52 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249855424" && level==0} -index 1' command is executed.
22:06:55 INFO  : FPGA configured successfully with bitstream "/home/tonywu/Xilinx/FPGA_Project/zynq/LCD_Lvgl/Miz_sys.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
22:06:56 INFO  : Context for 'APU' is selected.
22:06:56 INFO  : Hardware design information is loaded from '/home/tonywu/Xilinx/FPGA_Project/zynq/LCD_Lvgl/Miz_sys.sdk/system_wrapper_hw_platform_0/system.hdf'.
22:06:56 INFO  : 'configparams force-mem-access 1' command is executed.
22:06:56 INFO  : Context for 'APU' is selected.
22:06:56 INFO  : 'ps7_init' command is executed.
22:06:56 INFO  : 'ps7_post_config' command is executed.
22:06:56 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:06:57 INFO  : The application '/home/tonywu/Xilinx/FPGA_Project/zynq/LCD_Lvgl/Miz_sys.sdk/osc/Debug/osc.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:06:57 INFO  : 'configparams force-mem-access 0' command is executed.
22:06:57 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/tonywu/Xilinx/FPGA_Project/zynq/LCD_Lvgl/Miz_sys.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210249855424"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249855424" && level==0} -index 1
fpga -file /home/tonywu/Xilinx/FPGA_Project/zynq/LCD_Lvgl/Miz_sys.sdk/system_wrapper_hw_platform_0/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210249855424"} -index 0
loadhw -hw /home/tonywu/Xilinx/FPGA_Project/zynq/LCD_Lvgl/Miz_sys.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210249855424"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210249855424"} -index 0
dow /home/tonywu/Xilinx/FPGA_Project/zynq/LCD_Lvgl/Miz_sys.sdk/osc/Debug/osc.elf
configparams force-mem-access 0
----------------End of Script----------------

22:06:57 INFO  : Memory regions updated for context APU
22:06:57 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:06:57 INFO  : 'con' command is executed.
22:06:57 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210249855424"} -index 0
con
----------------End of Script----------------

22:06:57 INFO  : Launch script is exported to file '/home/tonywu/Xilinx/FPGA_Project/zynq/LCD_Lvgl/Miz_sys.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_osc.elf_on_local.tcl'
22:08:20 INFO  : Disconnected from the channel tcfchan#6.
10:25:56 INFO  : Registering command handlers for SDK TCF services
10:25:57 INFO  : Launching XSCT server: xsct -n -interactive /home/tonywu/Xilinx/FPGA_Project/zynq/LCD_Lvgl/Miz_sys.sdk/temp_xsdb_launch_script.tcl
10:26:00 INFO  : XSCT server has started successfully.
10:26:00 INFO  : Successfully done setting XSCT server connection channel  
10:26:01 INFO  : Successfully done setting SDK workspace  
10:26:01 INFO  : Restoring local repository preferences: 
		 F
		 \FPGA_project\vivado\miz701n\7010\CH14_VDMA_TOUCH_GUI\Miz_sys\Miz_sys.sdk\sdk_repo;
10:26:01 WARN  : Invalid repository path \FPGA_project\vivado\miz701n\7010\CH14_VDMA_TOUCH_GUI\Miz_sys\Miz_sys.sdk\sdk_repo;.
10:26:01 WARN  : Invalid repository path F.
10:26:01 INFO  : Processing command line option -hwspec /home/tonywu/Xilinx/FPGA_Project/zynq/LCD_Lvgl/Miz_sys.sdk/system_wrapper.hdf.
10:26:01 INFO  : Checking for hwspec changes in the project system_wrapper_hw_platform_0.
10:27:14 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:27:24 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

10:27:54 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:27:54 INFO  : Jtag cable 'Digilent JTAG-HS1 210249855424' is selected.
10:27:54 INFO  : 'jtag frequency' command is executed.
10:27:54 INFO  : Sourcing of '/home/tonywu/Xilinx/FPGA_Project/zynq/LCD_Lvgl/Miz_sys.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
10:27:54 INFO  : Context for 'APU' is selected.
10:27:54 INFO  : System reset is completed.
10:27:57 INFO  : 'after 3000' command is executed.
10:27:57 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249855424" && level==0} -index 1' command is executed.
10:28:01 INFO  : FPGA configured successfully with bitstream "/home/tonywu/Xilinx/FPGA_Project/zynq/LCD_Lvgl/Miz_sys.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
10:28:01 INFO  : Context for 'APU' is selected.
10:28:01 INFO  : Hardware design information is loaded from '/home/tonywu/Xilinx/FPGA_Project/zynq/LCD_Lvgl/Miz_sys.sdk/system_wrapper_hw_platform_0/system.hdf'.
10:28:01 INFO  : 'configparams force-mem-access 1' command is executed.
10:28:01 INFO  : Context for 'APU' is selected.
10:28:01 INFO  : 'ps7_init' command is executed.
10:28:01 INFO  : 'ps7_post_config' command is executed.
10:28:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:28:03 INFO  : The application '/home/tonywu/Xilinx/FPGA_Project/zynq/LCD_Lvgl/Miz_sys.sdk/osc/Debug/osc.elf' is downloaded to processor 'ps7_cortexa9_0'.
10:28:03 INFO  : 'configparams force-mem-access 0' command is executed.
10:28:03 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/tonywu/Xilinx/FPGA_Project/zynq/LCD_Lvgl/Miz_sys.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210249855424"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249855424" && level==0} -index 1
fpga -file /home/tonywu/Xilinx/FPGA_Project/zynq/LCD_Lvgl/Miz_sys.sdk/system_wrapper_hw_platform_0/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210249855424"} -index 0
loadhw -hw /home/tonywu/Xilinx/FPGA_Project/zynq/LCD_Lvgl/Miz_sys.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210249855424"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210249855424"} -index 0
dow /home/tonywu/Xilinx/FPGA_Project/zynq/LCD_Lvgl/Miz_sys.sdk/osc/Debug/osc.elf
configparams force-mem-access 0
----------------End of Script----------------

10:28:03 INFO  : Memory regions updated for context APU
10:28:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:28:03 INFO  : 'con' command is executed.
10:28:03 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210249855424"} -index 0
con
----------------End of Script----------------

10:28:03 INFO  : Launch script is exported to file '/home/tonywu/Xilinx/FPGA_Project/zynq/LCD_Lvgl/Miz_sys.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_osc.elf_on_local.tcl'
10:28:35 INFO  : Disconnected from the channel tcfchan#1.
10:29:06 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:29:07 INFO  : Jtag cable 'Digilent JTAG-HS1 210249855424' is selected.
10:29:07 INFO  : 'jtag frequency' command is executed.
10:29:07 INFO  : Sourcing of '/home/tonywu/Xilinx/FPGA_Project/zynq/LCD_Lvgl/Miz_sys.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
10:29:07 INFO  : Context for 'APU' is selected.
10:29:07 INFO  : System reset is completed.
10:29:10 INFO  : 'after 3000' command is executed.
10:29:10 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249855424" && level==0} -index 1' command is executed.
10:29:13 INFO  : FPGA configured successfully with bitstream "/home/tonywu/Xilinx/FPGA_Project/zynq/LCD_Lvgl/Miz_sys.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
10:29:14 INFO  : Context for 'APU' is selected.
10:29:14 INFO  : Hardware design information is loaded from '/home/tonywu/Xilinx/FPGA_Project/zynq/LCD_Lvgl/Miz_sys.sdk/system_wrapper_hw_platform_0/system.hdf'.
10:29:14 INFO  : 'configparams force-mem-access 1' command is executed.
10:29:14 INFO  : Context for 'APU' is selected.
10:29:14 INFO  : 'ps7_init' command is executed.
10:29:14 INFO  : 'ps7_post_config' command is executed.
10:29:14 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:29:15 INFO  : The application '/home/tonywu/Xilinx/FPGA_Project/zynq/LCD_Lvgl/Miz_sys.sdk/osc/Debug/osc.elf' is downloaded to processor 'ps7_cortexa9_0'.
10:29:15 INFO  : 'configparams force-mem-access 0' command is executed.
10:29:15 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/tonywu/Xilinx/FPGA_Project/zynq/LCD_Lvgl/Miz_sys.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210249855424"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249855424" && level==0} -index 1
fpga -file /home/tonywu/Xilinx/FPGA_Project/zynq/LCD_Lvgl/Miz_sys.sdk/system_wrapper_hw_platform_0/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210249855424"} -index 0
loadhw -hw /home/tonywu/Xilinx/FPGA_Project/zynq/LCD_Lvgl/Miz_sys.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210249855424"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210249855424"} -index 0
dow /home/tonywu/Xilinx/FPGA_Project/zynq/LCD_Lvgl/Miz_sys.sdk/osc/Debug/osc.elf
configparams force-mem-access 0
----------------End of Script----------------

10:29:16 INFO  : Memory regions updated for context APU
10:29:16 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:29:16 INFO  : 'con' command is executed.
10:29:16 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210249855424"} -index 0
con
----------------End of Script----------------

10:29:16 INFO  : Launch script is exported to file '/home/tonywu/Xilinx/FPGA_Project/zynq/LCD_Lvgl/Miz_sys.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_osc.elf_on_local.tcl'
10:38:10 INFO  : Disconnected from the channel tcfchan#2.
10:38:23 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:38:24 INFO  : Jtag cable 'Digilent JTAG-HS1 210249855424' is selected.
10:38:24 INFO  : 'jtag frequency' command is executed.
10:38:24 INFO  : Sourcing of '/home/tonywu/Xilinx/FPGA_Project/zynq/LCD_Lvgl/Miz_sys.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
10:38:24 INFO  : Context for 'APU' is selected.
10:38:24 INFO  : System reset is completed.
10:38:27 INFO  : 'after 3000' command is executed.
10:38:27 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249855424" && level==0} -index 1' command is executed.
10:38:30 INFO  : FPGA configured successfully with bitstream "/home/tonywu/Xilinx/FPGA_Project/zynq/LCD_Lvgl/Miz_sys.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
10:38:30 INFO  : Context for 'APU' is selected.
10:38:31 INFO  : Hardware design information is loaded from '/home/tonywu/Xilinx/FPGA_Project/zynq/LCD_Lvgl/Miz_sys.sdk/system_wrapper_hw_platform_0/system.hdf'.
10:38:31 INFO  : 'configparams force-mem-access 1' command is executed.
10:38:31 INFO  : Context for 'APU' is selected.
10:38:31 INFO  : 'ps7_init' command is executed.
10:38:31 INFO  : 'ps7_post_config' command is executed.
10:38:31 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:38:32 INFO  : The application '/home/tonywu/Xilinx/FPGA_Project/zynq/LCD_Lvgl/Miz_sys.sdk/osc/Debug/osc.elf' is downloaded to processor 'ps7_cortexa9_0'.
10:38:32 INFO  : 'configparams force-mem-access 0' command is executed.
10:38:32 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/tonywu/Xilinx/FPGA_Project/zynq/LCD_Lvgl/Miz_sys.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210249855424"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249855424" && level==0} -index 1
fpga -file /home/tonywu/Xilinx/FPGA_Project/zynq/LCD_Lvgl/Miz_sys.sdk/system_wrapper_hw_platform_0/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210249855424"} -index 0
loadhw -hw /home/tonywu/Xilinx/FPGA_Project/zynq/LCD_Lvgl/Miz_sys.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210249855424"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210249855424"} -index 0
dow /home/tonywu/Xilinx/FPGA_Project/zynq/LCD_Lvgl/Miz_sys.sdk/osc/Debug/osc.elf
configparams force-mem-access 0
----------------End of Script----------------

10:38:32 INFO  : Memory regions updated for context APU
10:38:32 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:38:32 INFO  : 'con' command is executed.
10:38:32 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210249855424"} -index 0
con
----------------End of Script----------------

10:38:32 INFO  : Launch script is exported to file '/home/tonywu/Xilinx/FPGA_Project/zynq/LCD_Lvgl/Miz_sys.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_osc.elf_on_local.tcl'
10:46:21 INFO  : Disconnected from the channel tcfchan#3.
10:51:55 INFO  : Invoking Bootgen: bootgen -image osc.bif -arch zynq -o /home/tonywu/Xilinx/FPGA_Project/zynq/LCD_Lvgl/Miz_sys.sdk/osc/bootimage/BOOT.bin
10:51:55 INFO  : Creating new bif file /home/tonywu/Xilinx/FPGA_Project/zynq/LCD_Lvgl/Miz_sys.sdk/osc/bootimage/osc.bif
10:51:56 INFO  : Bootgen command execution is done.
23:40:21 INFO  : Launching XSCT server: xsct -n -interactive /home/tonywu/Xilinx/FPGA_Project/zynq/LCD_Lvgl/Miz_sys.sdk/temp_xsdb_launch_script.tcl
23:40:23 INFO  : XSCT server has started successfully.
23:40:24 INFO  : Successfully done setting XSCT server connection channel  
23:40:24 INFO  : Successfully done setting SDK workspace  
23:40:24 INFO  : Restoring local repository preferences: 
		 F
		 \FPGA_project\vivado\miz701n\7010\CH14_VDMA_TOUCH_GUI\Miz_sys\Miz_sys.sdk\sdk_repo;
23:40:24 WARN  : Invalid repository path \FPGA_project\vivado\miz701n\7010\CH14_VDMA_TOUCH_GUI\Miz_sys\Miz_sys.sdk\sdk_repo;.
23:40:24 WARN  : Invalid repository path F.
23:40:27 INFO  : Registering command handlers for SDK TCF services
23:40:27 INFO  : Processing command line option -hwspec /home/tonywu/Xilinx/FPGA_Project/zynq/LCD_Lvgl/Miz_sys.sdk/system_wrapper.hdf.
23:40:28 INFO  : Checking for hwspec changes in the project system_wrapper_hw_platform_0.
17:37:15 INFO  : Registering command handlers for SDK TCF services
17:37:17 INFO  : Launching XSCT server: xsct -n -interactive /home/tonywu/Xilinx/FPGA_Project/zynq/LCD_Lvgl/Miz_sys.sdk/temp_xsdb_launch_script.tcl
17:37:20 INFO  : XSCT server has started successfully.
17:37:20 INFO  : Successfully done setting XSCT server connection channel  
17:37:21 INFO  : Successfully done setting SDK workspace  
17:37:21 INFO  : Restoring local repository preferences: 
		 F
		 \FPGA_project\vivado\miz701n\7010\CH14_VDMA_TOUCH_GUI\Miz_sys\Miz_sys.sdk\sdk_repo;
17:37:21 WARN  : Invalid repository path \FPGA_project\vivado\miz701n\7010\CH14_VDMA_TOUCH_GUI\Miz_sys\Miz_sys.sdk\sdk_repo;.
17:37:21 WARN  : Invalid repository path F.
17:37:21 INFO  : Processing command line option -hwspec /home/tonywu/Xilinx/FPGA_Project/zynq/LCD_Lvgl/Miz_sys.sdk/system_wrapper.hdf.
17:37:21 INFO  : Checking for hwspec changes in the project system_wrapper_hw_platform_0.
10:17:28 INFO  : Registering command handlers for SDK TCF services
10:17:29 INFO  : Launching XSCT server: xsct -n -interactive /home/tonywu/Xilinx/FPGA_Project/zynq/LCD_Lvgl/Miz_sys.sdk/temp_xsdb_launch_script.tcl
10:17:33 INFO  : XSCT server has started successfully.
10:17:34 INFO  : Successfully done setting XSCT server connection channel  
10:17:34 INFO  : Successfully done setting SDK workspace  
10:17:34 INFO  : Restoring local repository preferences: 
		 F
		 \FPGA_project\vivado\miz701n\7010\CH14_VDMA_TOUCH_GUI\Miz_sys\Miz_sys.sdk\sdk_repo;
10:17:34 WARN  : Invalid repository path \FPGA_project\vivado\miz701n\7010\CH14_VDMA_TOUCH_GUI\Miz_sys\Miz_sys.sdk\sdk_repo;.
10:17:34 WARN  : Invalid repository path F.
10:17:34 INFO  : Processing command line option -hwspec /home/tonywu/Xilinx/FPGA_Project/zynq/LCD_Lvgl/Miz_sys.sdk/system_wrapper.hdf.
10:17:34 INFO  : Checking for hwspec changes in the project system_wrapper_hw_platform_0.
10:41:23 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:41:32 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

10:41:47 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:41:47 INFO  : Jtag cable 'Digilent JTAG-HS1 210249855424' is selected.
10:41:47 INFO  : 'jtag frequency' command is executed.
10:41:47 INFO  : Sourcing of '/home/tonywu/Xilinx/FPGA_Project/zynq/LCD_Lvgl/Miz_sys.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
10:41:47 INFO  : Context for 'APU' is selected.
10:41:47 INFO  : System reset is completed.
10:41:50 INFO  : 'after 3000' command is executed.
10:41:50 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249855424" && level==0} -index 1' command is executed.
10:41:54 INFO  : FPGA configured successfully with bitstream "/home/tonywu/Xilinx/FPGA_Project/zynq/LCD_Lvgl/Miz_sys.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
10:41:54 INFO  : Context for 'APU' is selected.
10:41:54 INFO  : Hardware design information is loaded from '/home/tonywu/Xilinx/FPGA_Project/zynq/LCD_Lvgl/Miz_sys.sdk/system_wrapper_hw_platform_0/system.hdf'.
10:41:54 INFO  : 'configparams force-mem-access 1' command is executed.
10:41:54 INFO  : Context for 'APU' is selected.
10:41:54 INFO  : 'ps7_init' command is executed.
10:41:54 INFO  : 'ps7_post_config' command is executed.
10:41:54 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:41:56 INFO  : The application '/home/tonywu/Xilinx/FPGA_Project/zynq/LCD_Lvgl/Miz_sys.sdk/osc/Debug/osc.elf' is downloaded to processor 'ps7_cortexa9_0'.
10:41:56 INFO  : 'configparams force-mem-access 0' command is executed.
10:41:56 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/tonywu/Xilinx/FPGA_Project/zynq/LCD_Lvgl/Miz_sys.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210249855424"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249855424" && level==0} -index 1
fpga -file /home/tonywu/Xilinx/FPGA_Project/zynq/LCD_Lvgl/Miz_sys.sdk/system_wrapper_hw_platform_0/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210249855424"} -index 0
loadhw -hw /home/tonywu/Xilinx/FPGA_Project/zynq/LCD_Lvgl/Miz_sys.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210249855424"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210249855424"} -index 0
dow /home/tonywu/Xilinx/FPGA_Project/zynq/LCD_Lvgl/Miz_sys.sdk/osc/Debug/osc.elf
configparams force-mem-access 0
----------------End of Script----------------

10:41:56 INFO  : Memory regions updated for context APU
10:41:56 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:41:56 INFO  : 'con' command is executed.
10:41:56 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210249855424"} -index 0
con
----------------End of Script----------------

10:41:56 INFO  : Launch script is exported to file '/home/tonywu/Xilinx/FPGA_Project/zynq/LCD_Lvgl/Miz_sys.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_osc.elf_on_local.tcl'
10:49:27 INFO  : Disconnected from the channel tcfchan#1.
20:44:27 INFO  : Registering command handlers for SDK TCF services
20:44:28 INFO  : Launching XSCT server: xsct.bat -interactive F:\Project\Scope\Miz_sys.sdk\temp_xsdb_launch_script.tcl
20:44:30 INFO  : XSCT server has started successfully.
20:44:30 INFO  : Successfully done setting XSCT server connection channel  
20:44:32 INFO  : Restoring local repository preferences: 
		 F:\FPGA_project\vivado\miz701n\7010\CH14_VDMA_TOUCH_GUI\Miz_sys\Miz_sys.sdk\sdk_repo
20:44:32 WARN  : Invalid repository path F:\FPGA_project\vivado\miz701n\7010\CH14_VDMA_TOUCH_GUI\Miz_sys\Miz_sys.sdk\sdk_repo.
20:44:32 INFO  : Successfully done setting SDK workspace  
20:44:32 INFO  : Processing command line option -hwspec F:/Project/Scope/Miz_sys.sdk/system_wrapper.hdf.
20:48:10 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:48:10 INFO  : Jtag cable 'Digilent JTAG-HS1 210249855424' is selected.
20:48:10 INFO  : 'jtag frequency' command is executed.
20:48:10 INFO  : Sourcing of 'F:/Project/Scope/Miz_sys.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
20:48:10 INFO  : Context for 'APU' is selected.
20:48:10 INFO  : System reset is completed.
20:48:13 INFO  : 'after 3000' command is executed.
20:48:13 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249855424" && level==0} -index 1' command is executed.
20:48:17 INFO  : FPGA configured successfully with bitstream "F:/Project/Scope/Miz_sys.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
20:48:17 INFO  : Context for 'APU' is selected.
20:48:17 INFO  : Hardware design information is loaded from 'F:/Project/Scope/Miz_sys.sdk/system_wrapper_hw_platform_0/system.hdf'.
20:48:17 INFO  : 'configparams force-mem-access 1' command is executed.
20:48:17 INFO  : Context for 'APU' is selected.
20:48:17 INFO  : 'ps7_init' command is executed.
20:48:17 INFO  : 'ps7_post_config' command is executed.
20:48:17 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:48:19 INFO  : The application 'F:/Project/Scope/Miz_sys.sdk/osc/Debug/osc.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:48:19 INFO  : 'configparams force-mem-access 0' command is executed.
20:48:19 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Project/Scope/Miz_sys.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210249855424"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249855424" && level==0} -index 1
fpga -file F:/Project/Scope/Miz_sys.sdk/system_wrapper_hw_platform_0/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210249855424"} -index 0
loadhw -hw F:/Project/Scope/Miz_sys.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210249855424"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210249855424"} -index 0
dow F:/Project/Scope/Miz_sys.sdk/osc/Debug/osc.elf
configparams force-mem-access 0
----------------End of Script----------------

20:48:19 INFO  : Memory regions updated for context APU
20:48:19 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:48:20 INFO  : 'con' command is executed.
20:48:20 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210249855424"} -index 0
con
----------------End of Script----------------

20:48:20 INFO  : Launch script is exported to file 'F:\Project\Scope\Miz_sys.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_osc.elf_on_local.tcl'
20:51:53 INFO  : Disconnected from the channel tcfchan#1.
21:31:51 INFO  : Registering command handlers for SDK TCF services
21:31:51 INFO  : Launching XSCT server: xsct.bat -interactive F:\Project\Scope\Miz_sys.sdk\temp_xsdb_launch_script.tcl
21:31:52 INFO  : XSCT server has started successfully.
21:31:53 INFO  : Successfully done setting XSCT server connection channel  
21:31:53 INFO  : Restoring local repository preferences: 
		 F:\FPGA_project\vivado\miz701n\7010\CH14_VDMA_TOUCH_GUI\Miz_sys\Miz_sys.sdk\sdk_repo
21:31:53 WARN  : Invalid repository path F:\FPGA_project\vivado\miz701n\7010\CH14_VDMA_TOUCH_GUI\Miz_sys\Miz_sys.sdk\sdk_repo.
21:31:53 INFO  : Successfully done setting SDK workspace  
21:31:53 INFO  : Processing command line option -hwspec F:/Project/Scope/Miz_sys.sdk/system_wrapper.hdf.
21:31:53 INFO  : Checking for hwspec changes in the project system_wrapper_hw_platform_1.
21:57:23 INFO  : Registering command handlers for SDK TCF services
21:57:23 INFO  : Launching XSCT server: xsct.bat -interactive F:\Project\Scope\Miz_sys.sdk\temp_xsdb_launch_script.tcl
21:57:25 INFO  : XSCT server has started successfully.
21:57:26 INFO  : Successfully done setting XSCT server connection channel  
21:57:26 INFO  : Restoring local repository preferences: 
		 F:\FPGA_project\vivado\miz701n\7010\CH14_VDMA_TOUCH_GUI\Miz_sys\Miz_sys.sdk\sdk_repo
21:57:26 WARN  : Invalid repository path F:\FPGA_project\vivado\miz701n\7010\CH14_VDMA_TOUCH_GUI\Miz_sys\Miz_sys.sdk\sdk_repo.
21:57:26 INFO  : Successfully done setting SDK workspace  
21:57:26 INFO  : Processing command line option -hwspec F:/Project/Scope/Miz_sys.sdk/system_wrapper.hdf.
21:57:26 INFO  : Checking for hwspec changes in the project system_wrapper_hw_platform_1.
18:13:26 INFO  : Registering command handlers for SDK TCF services
18:13:27 INFO  : Launching XSCT server: xsct.bat -interactive F:\Project\Scope\Miz_sys.sdk\temp_xsdb_launch_script.tcl
18:13:29 INFO  : XSCT server has started successfully.
18:13:29 INFO  : Successfully done setting XSCT server connection channel  
18:13:31 INFO  : Restoring local repository preferences: 
		 F:\FPGA_project\vivado\miz701n\7010\CH14_VDMA_TOUCH_GUI\Miz_sys\Miz_sys.sdk\sdk_repo
18:13:31 WARN  : Invalid repository path F:\FPGA_project\vivado\miz701n\7010\CH14_VDMA_TOUCH_GUI\Miz_sys\Miz_sys.sdk\sdk_repo.
18:13:31 INFO  : Successfully done setting SDK workspace  
18:13:31 INFO  : Processing command line option -hwspec F:/Project/Scope/Miz_sys.sdk/system_wrapper.hdf.
18:13:31 INFO  : Checking for hwspec changes in the project system_wrapper_hw_platform_1.
18:49:28 INFO  : Registering command handlers for SDK TCF services
18:49:28 INFO  : Launching XSCT server: xsct.bat -interactive F:\Project\Scope\Miz_sys.sdk\temp_xsdb_launch_script.tcl
18:49:30 INFO  : XSCT server has started successfully.
18:49:30 INFO  : Restoring local repository preferences: 
		 F:\FPGA_project\vivado\miz701n\7010\CH14_VDMA_TOUCH_GUI\Miz_sys\Miz_sys.sdk\sdk_repo
18:49:30 WARN  : Invalid repository path F:\FPGA_project\vivado\miz701n\7010\CH14_VDMA_TOUCH_GUI\Miz_sys\Miz_sys.sdk\sdk_repo.
18:49:30 INFO  : Successfully done setting XSCT server connection channel  
18:49:30 INFO  : Processing command line option -hwspec F:/Project/Scope/Miz_sys.sdk/system_wrapper.hdf.
18:49:30 INFO  : Successfully done setting SDK workspace  
18:49:30 INFO  : Checking for hwspec changes in the project system_wrapper_hw_platform_1.
18:50:20 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:50:21 INFO  : Jtag cable 'Digilent JTAG-HS1 210249855424' is selected.
18:50:21 INFO  : 'jtag frequency' command is executed.
18:50:21 INFO  : Sourcing of 'F:/Project/Scope/Miz_sys.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
18:50:21 INFO  : Context for 'APU' is selected.
18:50:22 INFO  : System reset is completed.
18:50:25 INFO  : 'after 3000' command is executed.
18:50:25 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249855424" && level==0} -index 1' command is executed.
18:50:29 INFO  : FPGA configured successfully with bitstream "F:/Project/Scope/Miz_sys.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
18:50:30 INFO  : Context for 'APU' is selected.
18:50:30 INFO  : Hardware design information is loaded from 'F:/Project/Scope/Miz_sys.sdk/system_wrapper_hw_platform_0/system.hdf'.
18:50:30 INFO  : 'configparams force-mem-access 1' command is executed.
18:50:30 INFO  : Context for 'APU' is selected.
18:50:31 INFO  : 'ps7_init' command is executed.
18:50:31 INFO  : 'ps7_post_config' command is executed.
18:50:31 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:50:32 INFO  : The application 'F:/Project/Scope/Miz_sys.sdk/osc/Debug/osc.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:50:32 INFO  : 'configparams force-mem-access 0' command is executed.
18:50:32 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Project/Scope/Miz_sys.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210249855424"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249855424" && level==0} -index 1
fpga -file F:/Project/Scope/Miz_sys.sdk/system_wrapper_hw_platform_0/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210249855424"} -index 0
loadhw -hw F:/Project/Scope/Miz_sys.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210249855424"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210249855424"} -index 0
dow F:/Project/Scope/Miz_sys.sdk/osc/Debug/osc.elf
configparams force-mem-access 0
----------------End of Script----------------

18:50:32 INFO  : Memory regions updated for context APU
18:50:32 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:50:32 INFO  : 'con' command is executed.
18:50:32 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210249855424"} -index 0
con
----------------End of Script----------------

18:50:32 INFO  : Launch script is exported to file 'F:\Project\Scope\Miz_sys.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_osc.elf_on_local.tcl'
19:09:21 INFO  : Disconnected from the channel tcfchan#1.
19:09:24 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:09:25 INFO  : Jtag cable 'Digilent JTAG-HS1 210249855424' is selected.
19:09:25 INFO  : 'jtag frequency' command is executed.
19:09:25 INFO  : Sourcing of 'F:/Project/Scope/Miz_sys.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
19:09:25 INFO  : Context for 'APU' is selected.
19:09:25 INFO  : System reset is completed.
19:09:28 INFO  : 'after 3000' command is executed.
19:09:28 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249855424" && level==0} -index 1' command is executed.
19:09:32 INFO  : FPGA configured successfully with bitstream "F:/Project/Scope/Miz_sys.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
19:09:32 INFO  : Context for 'APU' is selected.
19:09:33 INFO  : Hardware design information is loaded from 'F:/Project/Scope/Miz_sys.sdk/system_wrapper_hw_platform_0/system.hdf'.
19:09:33 INFO  : 'configparams force-mem-access 1' command is executed.
19:09:33 INFO  : Context for 'APU' is selected.
19:09:34 INFO  : 'ps7_init' command is executed.
19:09:34 INFO  : 'ps7_post_config' command is executed.
19:09:34 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:09:35 INFO  : The application 'F:/Project/Scope/Miz_sys.sdk/osc/Debug/osc.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:09:35 INFO  : 'configparams force-mem-access 0' command is executed.
19:09:35 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Project/Scope/Miz_sys.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210249855424"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249855424" && level==0} -index 1
fpga -file F:/Project/Scope/Miz_sys.sdk/system_wrapper_hw_platform_0/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210249855424"} -index 0
loadhw -hw F:/Project/Scope/Miz_sys.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210249855424"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210249855424"} -index 0
dow F:/Project/Scope/Miz_sys.sdk/osc/Debug/osc.elf
configparams force-mem-access 0
----------------End of Script----------------

19:09:35 INFO  : Memory regions updated for context APU
19:09:35 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:09:35 INFO  : 'con' command is executed.
19:09:35 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210249855424"} -index 0
con
----------------End of Script----------------

19:09:35 INFO  : Launch script is exported to file 'F:\Project\Scope\Miz_sys.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_osc.elf_on_local.tcl'
19:11:06 INFO  : Disconnected from the channel tcfchan#2.
19:11:11 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:11:12 INFO  : Jtag cable 'Digilent JTAG-HS1 210249855424' is selected.
19:11:12 INFO  : 'jtag frequency' command is executed.
19:11:12 INFO  : Sourcing of 'F:/Project/Scope/Miz_sys.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
19:11:12 INFO  : Context for 'APU' is selected.
19:11:12 INFO  : System reset is completed.
19:11:15 INFO  : 'after 3000' command is executed.
19:11:15 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249855424" && level==0} -index 1' command is executed.
19:11:19 INFO  : FPGA configured successfully with bitstream "F:/Project/Scope/Miz_sys.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
19:11:19 INFO  : Context for 'APU' is selected.
19:11:19 INFO  : Hardware design information is loaded from 'F:/Project/Scope/Miz_sys.sdk/system_wrapper_hw_platform_0/system.hdf'.
19:11:19 INFO  : 'configparams force-mem-access 1' command is executed.
19:11:19 INFO  : Context for 'APU' is selected.
19:11:19 INFO  : 'ps7_init' command is executed.
19:11:19 INFO  : 'ps7_post_config' command is executed.
19:11:19 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:11:21 INFO  : The application 'F:/Project/Scope/Miz_sys.sdk/osc/Debug/osc.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:11:21 INFO  : 'configparams force-mem-access 0' command is executed.
19:11:21 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Project/Scope/Miz_sys.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210249855424"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249855424" && level==0} -index 1
fpga -file F:/Project/Scope/Miz_sys.sdk/system_wrapper_hw_platform_0/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210249855424"} -index 0
loadhw -hw F:/Project/Scope/Miz_sys.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210249855424"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210249855424"} -index 0
dow F:/Project/Scope/Miz_sys.sdk/osc/Debug/osc.elf
configparams force-mem-access 0
----------------End of Script----------------

19:11:21 INFO  : Memory regions updated for context APU
19:11:21 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:11:21 INFO  : 'con' command is executed.
19:11:21 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210249855424"} -index 0
con
----------------End of Script----------------

19:11:21 INFO  : Launch script is exported to file 'F:\Project\Scope\Miz_sys.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_osc.elf_on_local.tcl'
19:16:26 INFO  : Disconnected from the channel tcfchan#3.
19:16:29 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:16:29 INFO  : Jtag cable 'Digilent JTAG-HS1 210249855424' is selected.
19:16:29 INFO  : 'jtag frequency' command is executed.
19:16:30 INFO  : Sourcing of 'F:/Project/Scope/Miz_sys.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
19:16:30 INFO  : Context for 'APU' is selected.
19:16:30 INFO  : System reset is completed.
19:16:33 INFO  : 'after 3000' command is executed.
19:16:33 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249855424" && level==0} -index 1' command is executed.
19:16:36 INFO  : FPGA configured successfully with bitstream "F:/Project/Scope/Miz_sys.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
19:16:36 INFO  : Context for 'APU' is selected.
19:16:36 INFO  : Hardware design information is loaded from 'F:/Project/Scope/Miz_sys.sdk/system_wrapper_hw_platform_0/system.hdf'.
19:16:36 INFO  : 'configparams force-mem-access 1' command is executed.
19:16:36 INFO  : Context for 'APU' is selected.
19:16:37 INFO  : 'ps7_init' command is executed.
19:16:37 INFO  : 'ps7_post_config' command is executed.
19:16:37 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:16:38 INFO  : The application 'F:/Project/Scope/Miz_sys.sdk/osc/Debug/osc.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:16:38 INFO  : 'configparams force-mem-access 0' command is executed.
19:16:38 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Project/Scope/Miz_sys.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210249855424"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249855424" && level==0} -index 1
fpga -file F:/Project/Scope/Miz_sys.sdk/system_wrapper_hw_platform_0/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210249855424"} -index 0
loadhw -hw F:/Project/Scope/Miz_sys.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210249855424"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210249855424"} -index 0
dow F:/Project/Scope/Miz_sys.sdk/osc/Debug/osc.elf
configparams force-mem-access 0
----------------End of Script----------------

19:16:38 INFO  : Memory regions updated for context APU
19:16:38 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:16:38 INFO  : 'con' command is executed.
19:16:38 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210249855424"} -index 0
con
----------------End of Script----------------

19:16:38 INFO  : Launch script is exported to file 'F:\Project\Scope\Miz_sys.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_osc.elf_on_local.tcl'
19:19:24 INFO  : Disconnected from the channel tcfchan#4.
19:19:28 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:19:29 INFO  : Jtag cable 'Digilent JTAG-HS1 210249855424' is selected.
19:19:29 INFO  : 'jtag frequency' command is executed.
19:19:29 INFO  : Sourcing of 'F:/Project/Scope/Miz_sys.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
19:19:29 INFO  : Context for 'APU' is selected.
19:19:30 INFO  : System reset is completed.
19:19:33 INFO  : 'after 3000' command is executed.
19:19:33 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249855424" && level==0} -index 1' command is executed.
19:19:37 INFO  : FPGA configured successfully with bitstream "F:/Project/Scope/Miz_sys.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
19:19:37 INFO  : Context for 'APU' is selected.
19:19:37 INFO  : Hardware design information is loaded from 'F:/Project/Scope/Miz_sys.sdk/system_wrapper_hw_platform_0/system.hdf'.
19:19:37 INFO  : 'configparams force-mem-access 1' command is executed.
19:19:37 INFO  : Context for 'APU' is selected.
19:19:37 INFO  : 'ps7_init' command is executed.
19:19:37 INFO  : 'ps7_post_config' command is executed.
19:19:37 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:19:39 INFO  : The application 'F:/Project/Scope/Miz_sys.sdk/osc/Debug/osc.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:19:39 INFO  : 'configparams force-mem-access 0' command is executed.
19:19:39 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Project/Scope/Miz_sys.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210249855424"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249855424" && level==0} -index 1
fpga -file F:/Project/Scope/Miz_sys.sdk/system_wrapper_hw_platform_0/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210249855424"} -index 0
loadhw -hw F:/Project/Scope/Miz_sys.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210249855424"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210249855424"} -index 0
dow F:/Project/Scope/Miz_sys.sdk/osc/Debug/osc.elf
configparams force-mem-access 0
----------------End of Script----------------

19:19:39 INFO  : Memory regions updated for context APU
19:19:39 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:19:39 INFO  : 'con' command is executed.
19:19:39 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210249855424"} -index 0
con
----------------End of Script----------------

19:19:39 INFO  : Launch script is exported to file 'F:\Project\Scope\Miz_sys.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_osc.elf_on_local.tcl'
19:20:21 INFO  : Disconnected from the channel tcfchan#5.
19:20:45 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:20:46 INFO  : Jtag cable 'Digilent JTAG-HS1 210249855424' is selected.
19:20:46 INFO  : 'jtag frequency' command is executed.
19:20:46 INFO  : Sourcing of 'F:/Project/Scope/Miz_sys.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
19:20:47 INFO  : Context for 'APU' is selected.
19:20:47 INFO  : System reset is completed.
19:20:50 INFO  : 'after 3000' command is executed.
19:20:50 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249855424" && level==0} -index 1' command is executed.
19:20:54 INFO  : FPGA configured successfully with bitstream "F:/Project/Scope/Miz_sys.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
19:20:55 INFO  : Context for 'APU' is selected.
19:20:55 INFO  : Hardware design information is loaded from 'F:/Project/Scope/Miz_sys.sdk/system_wrapper_hw_platform_0/system.hdf'.
19:20:55 INFO  : 'configparams force-mem-access 1' command is executed.
19:20:55 INFO  : Context for 'APU' is selected.
19:20:55 INFO  : 'ps7_init' command is executed.
19:20:55 INFO  : 'ps7_post_config' command is executed.
19:20:55 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:20:57 INFO  : The application 'F:/Project/Scope/Miz_sys.sdk/osc/Debug/osc.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:20:57 INFO  : 'configparams force-mem-access 0' command is executed.
19:20:57 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Project/Scope/Miz_sys.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210249855424"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249855424" && level==0} -index 1
fpga -file F:/Project/Scope/Miz_sys.sdk/system_wrapper_hw_platform_0/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210249855424"} -index 0
loadhw -hw F:/Project/Scope/Miz_sys.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210249855424"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210249855424"} -index 0
dow F:/Project/Scope/Miz_sys.sdk/osc/Debug/osc.elf
configparams force-mem-access 0
----------------End of Script----------------

19:20:57 INFO  : Memory regions updated for context APU
19:20:57 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:20:57 INFO  : 'con' command is executed.
19:20:57 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210249855424"} -index 0
con
----------------End of Script----------------

19:20:57 INFO  : Launch script is exported to file 'F:\Project\Scope\Miz_sys.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_osc.elf_on_local.tcl'
19:21:21 INFO  : Disconnected from the channel tcfchan#6.
19:42:41 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:42:42 INFO  : Jtag cable 'Digilent JTAG-HS1 210249855424' is selected.
19:42:42 INFO  : 'jtag frequency' command is executed.
19:42:42 INFO  : Sourcing of 'F:/Project/Scope/Miz_sys.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
19:42:43 INFO  : Context for 'APU' is selected.
19:42:43 INFO  : System reset is completed.
19:42:46 INFO  : 'after 3000' command is executed.
19:42:47 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249855424" && level==0} -index 1' command is executed.
19:42:51 INFO  : FPGA configured successfully with bitstream "F:/Project/Scope/Miz_sys.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
19:42:52 INFO  : Context for 'APU' is selected.
19:42:52 INFO  : Hardware design information is loaded from 'F:/Project/Scope/Miz_sys.sdk/system_wrapper_hw_platform_0/system.hdf'.
19:42:52 INFO  : 'configparams force-mem-access 1' command is executed.
19:42:52 INFO  : Context for 'APU' is selected.
19:42:52 INFO  : 'ps7_init' command is executed.
19:42:52 INFO  : 'ps7_post_config' command is executed.
19:42:52 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:42:54 INFO  : The application 'F:/Project/Scope/Miz_sys.sdk/osc/Debug/osc.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:42:54 INFO  : 'configparams force-mem-access 0' command is executed.
19:42:54 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Project/Scope/Miz_sys.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210249855424"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249855424" && level==0} -index 1
fpga -file F:/Project/Scope/Miz_sys.sdk/system_wrapper_hw_platform_0/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210249855424"} -index 0
loadhw -hw F:/Project/Scope/Miz_sys.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210249855424"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210249855424"} -index 0
dow F:/Project/Scope/Miz_sys.sdk/osc/Debug/osc.elf
configparams force-mem-access 0
----------------End of Script----------------

19:42:54 INFO  : Memory regions updated for context APU
19:42:54 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:42:54 INFO  : 'con' command is executed.
19:42:54 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210249855424"} -index 0
con
----------------End of Script----------------

19:42:54 INFO  : Launch script is exported to file 'F:\Project\Scope\Miz_sys.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_osc.elf_on_local.tcl'
19:44:49 INFO  : Disconnected from the channel tcfchan#7.
19:44:50 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:44:51 INFO  : Jtag cable 'Digilent JTAG-HS1 210249855424' is selected.
19:44:51 INFO  : 'jtag frequency' command is executed.
19:44:51 INFO  : Sourcing of 'F:/Project/Scope/Miz_sys.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
19:44:51 INFO  : Context for 'APU' is selected.
19:44:51 INFO  : System reset is completed.
19:44:54 INFO  : 'after 3000' command is executed.
19:44:54 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249855424" && level==0} -index 1' command is executed.
19:44:58 INFO  : FPGA configured successfully with bitstream "F:/Project/Scope/Miz_sys.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
19:44:58 INFO  : Context for 'APU' is selected.
19:44:58 INFO  : Hardware design information is loaded from 'F:/Project/Scope/Miz_sys.sdk/system_wrapper_hw_platform_0/system.hdf'.
19:44:58 INFO  : 'configparams force-mem-access 1' command is executed.
19:44:58 INFO  : Context for 'APU' is selected.
19:44:58 INFO  : 'ps7_init' command is executed.
19:44:58 INFO  : 'ps7_post_config' command is executed.
19:44:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:45:00 INFO  : The application 'F:/Project/Scope/Miz_sys.sdk/osc/Debug/osc.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:45:00 INFO  : 'configparams force-mem-access 0' command is executed.
19:45:00 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Project/Scope/Miz_sys.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210249855424"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249855424" && level==0} -index 1
fpga -file F:/Project/Scope/Miz_sys.sdk/system_wrapper_hw_platform_0/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210249855424"} -index 0
loadhw -hw F:/Project/Scope/Miz_sys.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210249855424"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210249855424"} -index 0
dow F:/Project/Scope/Miz_sys.sdk/osc/Debug/osc.elf
configparams force-mem-access 0
----------------End of Script----------------

19:45:00 INFO  : Memory regions updated for context APU
19:45:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:45:00 INFO  : 'con' command is executed.
19:45:00 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210249855424"} -index 0
con
----------------End of Script----------------

19:45:00 INFO  : Launch script is exported to file 'F:\Project\Scope\Miz_sys.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_osc.elf_on_local.tcl'
19:50:09 INFO  : Disconnected from the channel tcfchan#8.
19:59:37 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:59:38 INFO  : Jtag cable 'Digilent JTAG-HS1 210249855424' is selected.
19:59:38 INFO  : 'jtag frequency' command is executed.
19:59:38 INFO  : Sourcing of 'F:/Project/Scope/Miz_sys.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
19:59:38 INFO  : Context for 'APU' is selected.
20:00:09 INFO  : System reset is completed.
20:00:09 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:00:12 INFO  : 'after 3000' command is executed.
20:00:21 ERROR : Exception occured while running Program FPGA.
java.lang.RuntimeException: Could not find FPGA device on the board for connection 'Local'.


Troubleshooting hints:
1. Check whether board is connected to system properly.
1. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
1. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
20:00:21 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Project/Scope/Miz_sys.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210249855424"} -index 0
rst -system
after 3000
----------------End of Script----------------

20:00:24 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

20:00:38 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:00:47 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

20:02:12 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:02:22 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

20:03:23 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:03:23 INFO  : Jtag cable 'Digilent JTAG-HS1 210249855424' is selected.
20:03:23 INFO  : 'jtag frequency' command is executed.
20:03:23 INFO  : Sourcing of 'F:/Project/Scope/Miz_sys.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
20:03:23 INFO  : Context for 'APU' is selected.
20:03:54 INFO  : System reset is completed.
20:03:57 INFO  : 'after 3000' command is executed.
20:04:06 ERROR : Exception occured while running Program FPGA.
java.lang.RuntimeException: Could not find FPGA device on the board for connection 'Local'.


Troubleshooting hints:
1. Check whether board is connected to system properly.
1. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
1. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
20:04:06 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Project/Scope/Miz_sys.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210249855424"} -index 0
rst -system
after 3000
----------------End of Script----------------

20:12:49 INFO  : Registering command handlers for SDK TCF services
20:12:49 INFO  : Launching XSCT server: xsct.bat -interactive F:\Project\Scope\Miz_sys.sdk\temp_xsdb_launch_script.tcl
20:12:52 INFO  : XSCT server has started successfully.
20:12:52 INFO  : Successfully done setting XSCT server connection channel  
20:12:53 INFO  : Successfully done setting SDK workspace  
20:12:53 INFO  : Restoring local repository preferences: 
		 F:\FPGA_project\vivado\miz701n\7010\CH14_VDMA_TOUCH_GUI\Miz_sys\Miz_sys.sdk\sdk_repo
20:12:53 WARN  : Invalid repository path F:\FPGA_project\vivado\miz701n\7010\CH14_VDMA_TOUCH_GUI\Miz_sys\Miz_sys.sdk\sdk_repo.
20:12:53 INFO  : Processing command line option -hwspec F:/Project/Scope/Miz_sys.sdk/system_wrapper.hdf.
20:12:53 INFO  : Checking for hwspec changes in the project system_wrapper_hw_platform_1.
20:14:24 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:14:43 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

20:14:59 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:14:59 INFO  : Jtag cable 'Digilent JTAG-HS1 210249855424' is selected.
20:14:59 INFO  : 'jtag frequency' command is executed.
20:14:59 INFO  : Sourcing of 'F:/Project/Scope/Miz_sys.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
20:15:00 INFO  : Context for 'APU' is selected.
20:15:00 INFO  : System reset is completed.
20:15:03 INFO  : 'after 3000' command is executed.
20:15:03 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249855424" && level==0} -index 1' command is executed.
20:15:07 INFO  : FPGA configured successfully with bitstream "F:/Project/Scope/Miz_sys.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
20:15:07 INFO  : Context for 'APU' is selected.
20:15:08 INFO  : Hardware design information is loaded from 'F:/Project/Scope/Miz_sys.sdk/system_wrapper_hw_platform_0/system.hdf'.
20:15:08 INFO  : 'configparams force-mem-access 1' command is executed.
20:15:08 INFO  : Context for 'APU' is selected.
20:15:08 INFO  : 'ps7_init' command is executed.
20:15:08 INFO  : 'ps7_post_config' command is executed.
20:15:08 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:15:10 INFO  : The application 'F:/Project/Scope/Miz_sys.sdk/osc/Debug/osc.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:15:10 INFO  : 'configparams force-mem-access 0' command is executed.
20:15:10 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Project/Scope/Miz_sys.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210249855424"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249855424" && level==0} -index 1
fpga -file F:/Project/Scope/Miz_sys.sdk/system_wrapper_hw_platform_0/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210249855424"} -index 0
loadhw -hw F:/Project/Scope/Miz_sys.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210249855424"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210249855424"} -index 0
dow F:/Project/Scope/Miz_sys.sdk/osc/Debug/osc.elf
configparams force-mem-access 0
----------------End of Script----------------

20:15:10 INFO  : Memory regions updated for context APU
20:15:10 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:15:10 INFO  : 'con' command is executed.
20:15:10 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210249855424"} -index 0
con
----------------End of Script----------------

20:15:10 INFO  : Launch script is exported to file 'F:\Project\Scope\Miz_sys.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_osc.elf_on_local.tcl'
20:16:17 INFO  : Disconnected from the channel tcfchan#1.
20:20:16 INFO  : Launching XSCT server: xsct.bat -interactive F:\Project\Scope\Miz_sys.sdk\temp_xsdb_launch_script.tcl
20:20:17 INFO  : XSCT server has started successfully.
20:20:17 INFO  : Successfully done setting XSCT server connection channel  
20:20:17 INFO  : Restoring local repository preferences: 
		 F:\FPGA_project\vivado\miz701n\7010\CH14_VDMA_TOUCH_GUI\Miz_sys\Miz_sys.sdk\sdk_repo
20:20:17 WARN  : Invalid repository path F:\FPGA_project\vivado\miz701n\7010\CH14_VDMA_TOUCH_GUI\Miz_sys\Miz_sys.sdk\sdk_repo.
20:20:17 INFO  : Successfully done setting SDK workspace  
20:20:22 INFO  : Registering command handlers for SDK TCF services
20:20:22 INFO  : Processing command line option -hwspec F:/Project/Scope/Miz_sys.sdk/system_wrapper.hdf.
20:20:22 INFO  : Checking for hwspec changes in the project system_wrapper_hw_platform_1.
20:21:17 INFO  : Registering command handlers for SDK TCF services
20:21:18 INFO  : Launching XSCT server: xsct.bat -interactive F:\Project\Scope\Miz_sys.sdk\temp_xsdb_launch_script.tcl
20:21:19 INFO  : XSCT server has started successfully.
20:21:19 INFO  : Restoring local repository preferences: 
		 F:\FPGA_project\vivado\miz701n\7010\CH14_VDMA_TOUCH_GUI\Miz_sys\Miz_sys.sdk\sdk_repo
20:21:19 WARN  : Invalid repository path F:\FPGA_project\vivado\miz701n\7010\CH14_VDMA_TOUCH_GUI\Miz_sys\Miz_sys.sdk\sdk_repo.
20:21:19 INFO  : Successfully done setting XSCT server connection channel  
20:21:19 INFO  : Processing command line option -hwspec F:/Project/Scope/Miz_sys.sdk/system_wrapper.hdf.
20:21:19 INFO  : Successfully done setting SDK workspace  
20:21:19 INFO  : Checking for hwspec changes in the project system_wrapper_hw_platform_1.
20:23:11 INFO  : Invoking Bootgen: bootgen -image osc.bif -arch zynq -o F:\Project\Scope\Miz_sys.sdk\osc\bootimage\BOOT.bin -w on
20:23:11 INFO  : Overwriting existing bif file F:\Project\Scope\Miz_sys.sdk\osc\bootimage\osc.bif
20:23:12 INFO  : Bootgen command execution is done.
20:25:54 INFO  : Inferring section assignments and sizes from elf file: F:\Project\Scope\Miz_sys.sdk\osc\Debug\osc.elf
20:26:21 INFO  : Successfully generated F:\Project\Scope\Miz_sys.sdk\osc\src\lscript.ld.
20:26:21 INFO  : Applying linker script to all configurations of project osc.
20:26:21 INFO  : Setting rebuild state to true for all configurations of project osc.
20:27:59 INFO  : Invoking Bootgen: bootgen -image osc.bif -arch zynq -o F:\Project\Scope\Miz_sys.sdk\osc\bootimage\BOOT.bin -w on
20:28:00 INFO  : Bootgen command execution is done.
