verilog work "Half_Add.vf"
verilog work "All_Add.vf"
vhdl work "add_test.vhd"
verilog work "F:/ISE1/14.7/ISE_DS/ISE//verilog/src/glbl.v"
