
---------- Begin Simulation Statistics ----------
final_tick                               15680183389065                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 118133                       # Simulator instruction rate (inst/s)
host_mem_usage                               17386784                       # Number of bytes of host memory used
host_op_rate                                   202343                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  4758.41                       # Real time elapsed on the host
host_tick_rate                                6078983                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   562123583                       # Number of instructions simulated
sim_ops                                     962833045                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.028926                       # Number of seconds simulated
sim_ticks                                 28926311400                       # Number of ticks simulated
system.cpu0.Branches                                1                       # Number of branches fetched
system.cpu0.committedInsts                         14                       # Number of instructions committed
system.cpu0.committedOps                           23                       # Number of ops (including micro ops) committed
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.l2bus.snoop_filter.hit_multi_requests            2                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu0.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu0.l2bus.snoop_filter.hit_single_requests      1375124                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu0.l2bus.snoop_filter.hit_single_snoops         1488                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu0.l2bus.snoop_filter.tot_requests      2697208                       # Total number of requests made to the snoop filter.
system.cpu0.l2bus.snoop_filter.tot_snoops         1488                       # Total number of snoops made to the snoop filter.
system.cpu0.mmucache.mmubus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu0.mmucache.mmubus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu0.mmucache.mmubus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu0.mmucache.mmubus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu0.mmucache.mmubus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.cpu0.mmucache.mmubus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.numCycles                              30                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.num_busy_cycles                        30                       # Number of busy cycles
system.cpu0.num_cc_register_reads                   5                       # number of times the CC registers were read
system.cpu0.num_cc_register_writes                  8                       # number of times the CC registers were written
system.cpu0.num_conditional_control_insts            1                       # number of instructions that are conditional controls
system.cpu0.num_fp_alu_accesses                    12                       # Number of float alu accesses
system.cpu0.num_fp_insts                           12                       # number of float instructions
system.cpu0.num_fp_register_reads                  21                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                 11                       # number of times the floating registers were written
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_int_alu_accesses                   16                       # Number of integer alu accesses
system.cpu0.num_int_insts                          16                       # number of integer instructions
system.cpu0.num_int_register_reads                 33                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                10                       # number of times the integer registers were written
system.cpu0.num_load_insts                          6                       # Number of load instructions
system.cpu0.num_mem_refs                            7                       # number of memory refs
system.cpu0.num_store_insts                         1                       # Number of store instructions
system.cpu0.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu0.num_vec_insts                           0                       # number of vector instructions
system.cpu0.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu0.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu0.op_class::No_OpClass                    0      0.00%      0.00% # Class of executed instruction
system.cpu0.op_class::IntAlu                       10     43.48%     43.48% # Class of executed instruction
system.cpu0.op_class::IntMult                       0      0.00%     43.48% # Class of executed instruction
system.cpu0.op_class::IntDiv                        0      0.00%     43.48% # Class of executed instruction
system.cpu0.op_class::FloatAdd                      0      0.00%     43.48% # Class of executed instruction
system.cpu0.op_class::FloatCmp                      0      0.00%     43.48% # Class of executed instruction
system.cpu0.op_class::FloatCvt                      0      0.00%     43.48% # Class of executed instruction
system.cpu0.op_class::FloatMult                     0      0.00%     43.48% # Class of executed instruction
system.cpu0.op_class::FloatMultAcc                  0      0.00%     43.48% # Class of executed instruction
system.cpu0.op_class::FloatDiv                      0      0.00%     43.48% # Class of executed instruction
system.cpu0.op_class::FloatMisc                     0      0.00%     43.48% # Class of executed instruction
system.cpu0.op_class::FloatSqrt                     0      0.00%     43.48% # Class of executed instruction
system.cpu0.op_class::SimdAdd                       0      0.00%     43.48% # Class of executed instruction
system.cpu0.op_class::SimdAddAcc                    0      0.00%     43.48% # Class of executed instruction
system.cpu0.op_class::SimdAlu                       0      0.00%     43.48% # Class of executed instruction
system.cpu0.op_class::SimdCmp                       0      0.00%     43.48% # Class of executed instruction
system.cpu0.op_class::SimdCvt                       0      0.00%     43.48% # Class of executed instruction
system.cpu0.op_class::SimdMisc                      0      0.00%     43.48% # Class of executed instruction
system.cpu0.op_class::SimdMult                      0      0.00%     43.48% # Class of executed instruction
system.cpu0.op_class::SimdMultAcc                   0      0.00%     43.48% # Class of executed instruction
system.cpu0.op_class::SimdShift                     0      0.00%     43.48% # Class of executed instruction
system.cpu0.op_class::SimdShiftAcc                  0      0.00%     43.48% # Class of executed instruction
system.cpu0.op_class::SimdDiv                       0      0.00%     43.48% # Class of executed instruction
system.cpu0.op_class::SimdSqrt                      0      0.00%     43.48% # Class of executed instruction
system.cpu0.op_class::SimdFloatAdd                  4     17.39%     60.87% # Class of executed instruction
system.cpu0.op_class::SimdFloatAlu                  0      0.00%     60.87% # Class of executed instruction
system.cpu0.op_class::SimdFloatCmp                  0      0.00%     60.87% # Class of executed instruction
system.cpu0.op_class::SimdFloatCvt                  0      0.00%     60.87% # Class of executed instruction
system.cpu0.op_class::SimdFloatDiv                  0      0.00%     60.87% # Class of executed instruction
system.cpu0.op_class::SimdFloatMisc                 0      0.00%     60.87% # Class of executed instruction
system.cpu0.op_class::SimdFloatMult                 2      8.70%     69.57% # Class of executed instruction
system.cpu0.op_class::SimdFloatMultAcc              0      0.00%     69.57% # Class of executed instruction
system.cpu0.op_class::SimdFloatSqrt                 0      0.00%     69.57% # Class of executed instruction
system.cpu0.op_class::SimdReduceAdd                 0      0.00%     69.57% # Class of executed instruction
system.cpu0.op_class::SimdReduceAlu                 0      0.00%     69.57% # Class of executed instruction
system.cpu0.op_class::SimdReduceCmp                 0      0.00%     69.57% # Class of executed instruction
system.cpu0.op_class::SimdFloatReduceAdd            0      0.00%     69.57% # Class of executed instruction
system.cpu0.op_class::SimdFloatReduceCmp            0      0.00%     69.57% # Class of executed instruction
system.cpu0.op_class::SimdAes                       0      0.00%     69.57% # Class of executed instruction
system.cpu0.op_class::SimdAesMix                    0      0.00%     69.57% # Class of executed instruction
system.cpu0.op_class::SimdSha1Hash                  0      0.00%     69.57% # Class of executed instruction
system.cpu0.op_class::SimdSha1Hash2                 0      0.00%     69.57% # Class of executed instruction
system.cpu0.op_class::SimdSha256Hash                0      0.00%     69.57% # Class of executed instruction
system.cpu0.op_class::SimdSha256Hash2               0      0.00%     69.57% # Class of executed instruction
system.cpu0.op_class::SimdShaSigma2                 0      0.00%     69.57% # Class of executed instruction
system.cpu0.op_class::SimdShaSigma3                 0      0.00%     69.57% # Class of executed instruction
system.cpu0.op_class::SimdPredAlu                   0      0.00%     69.57% # Class of executed instruction
system.cpu0.op_class::MemRead                       2      8.70%     78.26% # Class of executed instruction
system.cpu0.op_class::MemWrite                      0      0.00%     78.26% # Class of executed instruction
system.cpu0.op_class::FloatMemRead                  4     17.39%     95.65% # Class of executed instruction
system.cpu0.op_class::FloatMemWrite                 1      4.35%    100.00% # Class of executed instruction
system.cpu0.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::total                        23                       # Class of executed instruction
system.cpu0.workload.numSyscalls                    0                       # Number of system calls
system.cpu1.Branches                                3                       # Number of branches fetched
system.cpu1.committedInsts                         15                       # Number of instructions committed
system.cpu1.committedOps                           25                       # Number of ops (including micro ops) committed
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.l2bus.snoop_filter.hit_multi_requests           49                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu1.l2bus.snoop_filter.hit_multi_snoops            1                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu1.l2bus.snoop_filter.hit_single_requests      1862475                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu1.l2bus.snoop_filter.hit_single_snoops          238                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu1.l2bus.snoop_filter.tot_requests      3712216                       # Total number of requests made to the snoop filter.
system.cpu1.l2bus.snoop_filter.tot_snoops          239                       # Total number of snoops made to the snoop filter.
system.cpu1.mmucache.mmubus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu1.mmucache.mmubus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu1.mmucache.mmubus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu1.mmucache.mmubus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu1.mmucache.mmubus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.cpu1.mmucache.mmubus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.numCycles                              31                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.num_busy_cycles                        31                       # Number of busy cycles
system.cpu1.num_cc_register_reads                  20                       # number of times the CC registers were read
system.cpu1.num_cc_register_writes                  6                       # number of times the CC registers were written
system.cpu1.num_conditional_control_insts            2                       # number of instructions that are conditional controls
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_func_calls                          1                       # number of times a function call or return occured
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_int_alu_accesses                   25                       # Number of integer alu accesses
system.cpu1.num_int_insts                          25                       # number of integer instructions
system.cpu1.num_int_register_reads                 53                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                21                       # number of times the integer registers were written
system.cpu1.num_load_insts                          5                       # Number of load instructions
system.cpu1.num_mem_refs                            6                       # number of memory refs
system.cpu1.num_store_insts                         1                       # Number of store instructions
system.cpu1.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu1.num_vec_insts                           0                       # number of vector instructions
system.cpu1.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu1.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu1.op_class::No_OpClass                    0      0.00%      0.00% # Class of executed instruction
system.cpu1.op_class::IntAlu                       19     76.00%     76.00% # Class of executed instruction
system.cpu1.op_class::IntMult                       0      0.00%     76.00% # Class of executed instruction
system.cpu1.op_class::IntDiv                        0      0.00%     76.00% # Class of executed instruction
system.cpu1.op_class::FloatAdd                      0      0.00%     76.00% # Class of executed instruction
system.cpu1.op_class::FloatCmp                      0      0.00%     76.00% # Class of executed instruction
system.cpu1.op_class::FloatCvt                      0      0.00%     76.00% # Class of executed instruction
system.cpu1.op_class::FloatMult                     0      0.00%     76.00% # Class of executed instruction
system.cpu1.op_class::FloatMultAcc                  0      0.00%     76.00% # Class of executed instruction
system.cpu1.op_class::FloatDiv                      0      0.00%     76.00% # Class of executed instruction
system.cpu1.op_class::FloatMisc                     0      0.00%     76.00% # Class of executed instruction
system.cpu1.op_class::FloatSqrt                     0      0.00%     76.00% # Class of executed instruction
system.cpu1.op_class::SimdAdd                       0      0.00%     76.00% # Class of executed instruction
system.cpu1.op_class::SimdAddAcc                    0      0.00%     76.00% # Class of executed instruction
system.cpu1.op_class::SimdAlu                       0      0.00%     76.00% # Class of executed instruction
system.cpu1.op_class::SimdCmp                       0      0.00%     76.00% # Class of executed instruction
system.cpu1.op_class::SimdCvt                       0      0.00%     76.00% # Class of executed instruction
system.cpu1.op_class::SimdMisc                      0      0.00%     76.00% # Class of executed instruction
system.cpu1.op_class::SimdMult                      0      0.00%     76.00% # Class of executed instruction
system.cpu1.op_class::SimdMultAcc                   0      0.00%     76.00% # Class of executed instruction
system.cpu1.op_class::SimdShift                     0      0.00%     76.00% # Class of executed instruction
system.cpu1.op_class::SimdShiftAcc                  0      0.00%     76.00% # Class of executed instruction
system.cpu1.op_class::SimdDiv                       0      0.00%     76.00% # Class of executed instruction
system.cpu1.op_class::SimdSqrt                      0      0.00%     76.00% # Class of executed instruction
system.cpu1.op_class::SimdFloatAdd                  0      0.00%     76.00% # Class of executed instruction
system.cpu1.op_class::SimdFloatAlu                  0      0.00%     76.00% # Class of executed instruction
system.cpu1.op_class::SimdFloatCmp                  0      0.00%     76.00% # Class of executed instruction
system.cpu1.op_class::SimdFloatCvt                  0      0.00%     76.00% # Class of executed instruction
system.cpu1.op_class::SimdFloatDiv                  0      0.00%     76.00% # Class of executed instruction
system.cpu1.op_class::SimdFloatMisc                 0      0.00%     76.00% # Class of executed instruction
system.cpu1.op_class::SimdFloatMult                 0      0.00%     76.00% # Class of executed instruction
system.cpu1.op_class::SimdFloatMultAcc              0      0.00%     76.00% # Class of executed instruction
system.cpu1.op_class::SimdFloatSqrt                 0      0.00%     76.00% # Class of executed instruction
system.cpu1.op_class::SimdReduceAdd                 0      0.00%     76.00% # Class of executed instruction
system.cpu1.op_class::SimdReduceAlu                 0      0.00%     76.00% # Class of executed instruction
system.cpu1.op_class::SimdReduceCmp                 0      0.00%     76.00% # Class of executed instruction
system.cpu1.op_class::SimdFloatReduceAdd            0      0.00%     76.00% # Class of executed instruction
system.cpu1.op_class::SimdFloatReduceCmp            0      0.00%     76.00% # Class of executed instruction
system.cpu1.op_class::SimdAes                       0      0.00%     76.00% # Class of executed instruction
system.cpu1.op_class::SimdAesMix                    0      0.00%     76.00% # Class of executed instruction
system.cpu1.op_class::SimdSha1Hash                  0      0.00%     76.00% # Class of executed instruction
system.cpu1.op_class::SimdSha1Hash2                 0      0.00%     76.00% # Class of executed instruction
system.cpu1.op_class::SimdSha256Hash                0      0.00%     76.00% # Class of executed instruction
system.cpu1.op_class::SimdSha256Hash2               0      0.00%     76.00% # Class of executed instruction
system.cpu1.op_class::SimdShaSigma2                 0      0.00%     76.00% # Class of executed instruction
system.cpu1.op_class::SimdShaSigma3                 0      0.00%     76.00% # Class of executed instruction
system.cpu1.op_class::SimdPredAlu                   0      0.00%     76.00% # Class of executed instruction
system.cpu1.op_class::MemRead                       5     20.00%     96.00% # Class of executed instruction
system.cpu1.op_class::MemWrite                      1      4.00%    100.00% # Class of executed instruction
system.cpu1.op_class::FloatMemRead                  0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::FloatMemWrite                 0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::total                        25                       # Class of executed instruction
system.cpu1.workload.numSyscalls                    0                       # Number of system calls
system.cpu2.Branches                                1                       # Number of branches fetched
system.cpu2.committedInsts                         16                       # Number of instructions committed
system.cpu2.committedOps                           25                       # Number of ops (including micro ops) committed
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.l2bus.snoop_filter.hit_multi_requests            3                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu2.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu2.l2bus.snoop_filter.hit_single_requests      2529399                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu2.l2bus.snoop_filter.hit_single_snoops          211                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu2.l2bus.snoop_filter.tot_requests      5059502                       # Total number of requests made to the snoop filter.
system.cpu2.l2bus.snoop_filter.tot_snoops          211                       # Total number of snoops made to the snoop filter.
system.cpu2.mmucache.mmubus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu2.mmucache.mmubus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu2.mmucache.mmubus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu2.mmucache.mmubus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu2.mmucache.mmubus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.cpu2.mmucache.mmubus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.numCycles                              32                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.num_busy_cycles                        32                       # Number of busy cycles
system.cpu2.num_cc_register_reads                   5                       # number of times the CC registers were read
system.cpu2.num_conditional_control_insts            1                       # number of instructions that are conditional controls
system.cpu2.num_fp_alu_accesses                    16                       # Number of float alu accesses
system.cpu2.num_fp_insts                           16                       # number of float instructions
system.cpu2.num_fp_register_reads                  36                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                 16                       # number of times the floating registers were written
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_int_alu_accesses                   13                       # Number of integer alu accesses
system.cpu2.num_int_insts                          13                       # number of integer instructions
system.cpu2.num_int_register_reads                 23                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 8                       # number of times the integer registers were written
system.cpu2.num_load_insts                          3                       # Number of load instructions
system.cpu2.num_mem_refs                            3                       # number of memory refs
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu2.num_vec_insts                           0                       # number of vector instructions
system.cpu2.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu2.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu2.op_class::No_OpClass                    0      0.00%      0.00% # Class of executed instruction
system.cpu2.op_class::IntAlu                        6     24.00%     24.00% # Class of executed instruction
system.cpu2.op_class::IntMult                       0      0.00%     24.00% # Class of executed instruction
system.cpu2.op_class::IntDiv                        0      0.00%     24.00% # Class of executed instruction
system.cpu2.op_class::FloatAdd                      0      0.00%     24.00% # Class of executed instruction
system.cpu2.op_class::FloatCmp                      0      0.00%     24.00% # Class of executed instruction
system.cpu2.op_class::FloatCvt                      0      0.00%     24.00% # Class of executed instruction
system.cpu2.op_class::FloatMult                     0      0.00%     24.00% # Class of executed instruction
system.cpu2.op_class::FloatMultAcc                  0      0.00%     24.00% # Class of executed instruction
system.cpu2.op_class::FloatDiv                      0      0.00%     24.00% # Class of executed instruction
system.cpu2.op_class::FloatMisc                     0      0.00%     24.00% # Class of executed instruction
system.cpu2.op_class::FloatSqrt                     0      0.00%     24.00% # Class of executed instruction
system.cpu2.op_class::SimdAdd                       0      0.00%     24.00% # Class of executed instruction
system.cpu2.op_class::SimdAddAcc                    0      0.00%     24.00% # Class of executed instruction
system.cpu2.op_class::SimdAlu                       0      0.00%     24.00% # Class of executed instruction
system.cpu2.op_class::SimdCmp                       0      0.00%     24.00% # Class of executed instruction
system.cpu2.op_class::SimdCvt                       0      0.00%     24.00% # Class of executed instruction
system.cpu2.op_class::SimdMisc                      4     16.00%     40.00% # Class of executed instruction
system.cpu2.op_class::SimdMult                      0      0.00%     40.00% # Class of executed instruction
system.cpu2.op_class::SimdMultAcc                   0      0.00%     40.00% # Class of executed instruction
system.cpu2.op_class::SimdShift                     0      0.00%     40.00% # Class of executed instruction
system.cpu2.op_class::SimdShiftAcc                  0      0.00%     40.00% # Class of executed instruction
system.cpu2.op_class::SimdDiv                       0      0.00%     40.00% # Class of executed instruction
system.cpu2.op_class::SimdSqrt                      0      0.00%     40.00% # Class of executed instruction
system.cpu2.op_class::SimdFloatAdd                  4     16.00%     56.00% # Class of executed instruction
system.cpu2.op_class::SimdFloatAlu                  0      0.00%     56.00% # Class of executed instruction
system.cpu2.op_class::SimdFloatCmp                  0      0.00%     56.00% # Class of executed instruction
system.cpu2.op_class::SimdFloatCvt                  4     16.00%     72.00% # Class of executed instruction
system.cpu2.op_class::SimdFloatDiv                  0      0.00%     72.00% # Class of executed instruction
system.cpu2.op_class::SimdFloatMisc                 0      0.00%     72.00% # Class of executed instruction
system.cpu2.op_class::SimdFloatMult                 4     16.00%     88.00% # Class of executed instruction
system.cpu2.op_class::SimdFloatMultAcc              0      0.00%     88.00% # Class of executed instruction
system.cpu2.op_class::SimdFloatSqrt                 0      0.00%     88.00% # Class of executed instruction
system.cpu2.op_class::SimdReduceAdd                 0      0.00%     88.00% # Class of executed instruction
system.cpu2.op_class::SimdReduceAlu                 0      0.00%     88.00% # Class of executed instruction
system.cpu2.op_class::SimdReduceCmp                 0      0.00%     88.00% # Class of executed instruction
system.cpu2.op_class::SimdFloatReduceAdd            0      0.00%     88.00% # Class of executed instruction
system.cpu2.op_class::SimdFloatReduceCmp            0      0.00%     88.00% # Class of executed instruction
system.cpu2.op_class::SimdAes                       0      0.00%     88.00% # Class of executed instruction
system.cpu2.op_class::SimdAesMix                    0      0.00%     88.00% # Class of executed instruction
system.cpu2.op_class::SimdSha1Hash                  0      0.00%     88.00% # Class of executed instruction
system.cpu2.op_class::SimdSha1Hash2                 0      0.00%     88.00% # Class of executed instruction
system.cpu2.op_class::SimdSha256Hash                0      0.00%     88.00% # Class of executed instruction
system.cpu2.op_class::SimdSha256Hash2               0      0.00%     88.00% # Class of executed instruction
system.cpu2.op_class::SimdShaSigma2                 0      0.00%     88.00% # Class of executed instruction
system.cpu2.op_class::SimdShaSigma3                 0      0.00%     88.00% # Class of executed instruction
system.cpu2.op_class::SimdPredAlu                   0      0.00%     88.00% # Class of executed instruction
system.cpu2.op_class::MemRead                       3     12.00%    100.00% # Class of executed instruction
system.cpu2.op_class::MemWrite                      0      0.00%    100.00% # Class of executed instruction
system.cpu2.op_class::FloatMemRead                  0      0.00%    100.00% # Class of executed instruction
system.cpu2.op_class::FloatMemWrite                 0      0.00%    100.00% # Class of executed instruction
system.cpu2.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu2.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu2.op_class::total                        25                       # Class of executed instruction
system.cpu2.workload.numSyscalls                    0                       # Number of system calls
system.cpu3.Branches                                1                       # Number of branches fetched
system.cpu3.committedInsts                         20                       # Number of instructions committed
system.cpu3.committedOps                           25                       # Number of ops (including micro ops) committed
system.cpu3.idle_fraction                           0                       # Percentage of idle cycles
system.cpu3.l2bus.snoop_filter.hit_multi_requests          220                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu3.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu3.l2bus.snoop_filter.hit_single_requests       301232                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu3.l2bus.snoop_filter.hit_single_snoops          414                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu3.l2bus.snoop_filter.tot_requests       603344                       # Total number of requests made to the snoop filter.
system.cpu3.l2bus.snoop_filter.tot_snoops          414                       # Total number of snoops made to the snoop filter.
system.cpu3.mmucache.mmubus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu3.mmucache.mmubus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu3.mmucache.mmubus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu3.mmucache.mmubus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu3.mmucache.mmubus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.cpu3.mmucache.mmubus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cpu3.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu3.numCycles                              30                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.num_busy_cycles                        30                       # Number of busy cycles
system.cpu3.num_cc_register_reads                  18                       # number of times the CC registers were read
system.cpu3.num_cc_register_writes                 14                       # number of times the CC registers were written
system.cpu3.num_conditional_control_insts            1                       # number of instructions that are conditional controls
system.cpu3.num_fp_alu_accesses                     6                       # Number of float alu accesses
system.cpu3.num_fp_insts                            6                       # number of float instructions
system.cpu3.num_fp_register_reads                   3                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  3                       # number of times the floating registers were written
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_int_alu_accesses                   23                       # Number of integer alu accesses
system.cpu3.num_int_insts                          23                       # number of integer instructions
system.cpu3.num_int_register_reads                 54                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                15                       # number of times the integer registers were written
system.cpu3.num_load_insts                          4                       # Number of load instructions
system.cpu3.num_mem_refs                           10                       # number of memory refs
system.cpu3.num_store_insts                         6                       # Number of store instructions
system.cpu3.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu3.num_vec_insts                           0                       # number of vector instructions
system.cpu3.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu3.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu3.op_class::No_OpClass                    0      0.00%      0.00% # Class of executed instruction
system.cpu3.op_class::IntAlu                       13     52.00%     52.00% # Class of executed instruction
system.cpu3.op_class::IntMult                       0      0.00%     52.00% # Class of executed instruction
system.cpu3.op_class::IntDiv                        0      0.00%     52.00% # Class of executed instruction
system.cpu3.op_class::FloatAdd                      2      8.00%     60.00% # Class of executed instruction
system.cpu3.op_class::FloatCmp                      0      0.00%     60.00% # Class of executed instruction
system.cpu3.op_class::FloatCvt                      0      0.00%     60.00% # Class of executed instruction
system.cpu3.op_class::FloatMult                     0      0.00%     60.00% # Class of executed instruction
system.cpu3.op_class::FloatMultAcc                  0      0.00%     60.00% # Class of executed instruction
system.cpu3.op_class::FloatDiv                      0      0.00%     60.00% # Class of executed instruction
system.cpu3.op_class::FloatMisc                     0      0.00%     60.00% # Class of executed instruction
system.cpu3.op_class::FloatSqrt                     0      0.00%     60.00% # Class of executed instruction
system.cpu3.op_class::SimdAdd                       0      0.00%     60.00% # Class of executed instruction
system.cpu3.op_class::SimdAddAcc                    0      0.00%     60.00% # Class of executed instruction
system.cpu3.op_class::SimdAlu                       0      0.00%     60.00% # Class of executed instruction
system.cpu3.op_class::SimdCmp                       0      0.00%     60.00% # Class of executed instruction
system.cpu3.op_class::SimdCvt                       0      0.00%     60.00% # Class of executed instruction
system.cpu3.op_class::SimdMisc                      0      0.00%     60.00% # Class of executed instruction
system.cpu3.op_class::SimdMult                      0      0.00%     60.00% # Class of executed instruction
system.cpu3.op_class::SimdMultAcc                   0      0.00%     60.00% # Class of executed instruction
system.cpu3.op_class::SimdShift                     0      0.00%     60.00% # Class of executed instruction
system.cpu3.op_class::SimdShiftAcc                  0      0.00%     60.00% # Class of executed instruction
system.cpu3.op_class::SimdDiv                       0      0.00%     60.00% # Class of executed instruction
system.cpu3.op_class::SimdSqrt                      0      0.00%     60.00% # Class of executed instruction
system.cpu3.op_class::SimdFloatAdd                  0      0.00%     60.00% # Class of executed instruction
system.cpu3.op_class::SimdFloatAlu                  0      0.00%     60.00% # Class of executed instruction
system.cpu3.op_class::SimdFloatCmp                  0      0.00%     60.00% # Class of executed instruction
system.cpu3.op_class::SimdFloatCvt                  0      0.00%     60.00% # Class of executed instruction
system.cpu3.op_class::SimdFloatDiv                  0      0.00%     60.00% # Class of executed instruction
system.cpu3.op_class::SimdFloatMisc                 0      0.00%     60.00% # Class of executed instruction
system.cpu3.op_class::SimdFloatMult                 0      0.00%     60.00% # Class of executed instruction
system.cpu3.op_class::SimdFloatMultAcc              0      0.00%     60.00% # Class of executed instruction
system.cpu3.op_class::SimdFloatSqrt                 0      0.00%     60.00% # Class of executed instruction
system.cpu3.op_class::SimdReduceAdd                 0      0.00%     60.00% # Class of executed instruction
system.cpu3.op_class::SimdReduceAlu                 0      0.00%     60.00% # Class of executed instruction
system.cpu3.op_class::SimdReduceCmp                 0      0.00%     60.00% # Class of executed instruction
system.cpu3.op_class::SimdFloatReduceAdd            0      0.00%     60.00% # Class of executed instruction
system.cpu3.op_class::SimdFloatReduceCmp            0      0.00%     60.00% # Class of executed instruction
system.cpu3.op_class::SimdAes                       0      0.00%     60.00% # Class of executed instruction
system.cpu3.op_class::SimdAesMix                    0      0.00%     60.00% # Class of executed instruction
system.cpu3.op_class::SimdSha1Hash                  0      0.00%     60.00% # Class of executed instruction
system.cpu3.op_class::SimdSha1Hash2                 0      0.00%     60.00% # Class of executed instruction
system.cpu3.op_class::SimdSha256Hash                0      0.00%     60.00% # Class of executed instruction
system.cpu3.op_class::SimdSha256Hash2               0      0.00%     60.00% # Class of executed instruction
system.cpu3.op_class::SimdShaSigma2                 0      0.00%     60.00% # Class of executed instruction
system.cpu3.op_class::SimdShaSigma3                 0      0.00%     60.00% # Class of executed instruction
system.cpu3.op_class::SimdPredAlu                   0      0.00%     60.00% # Class of executed instruction
system.cpu3.op_class::MemRead                       3     12.00%     72.00% # Class of executed instruction
system.cpu3.op_class::MemWrite                      3     12.00%     84.00% # Class of executed instruction
system.cpu3.op_class::FloatMemRead                  1      4.00%     88.00% # Class of executed instruction
system.cpu3.op_class::FloatMemWrite                 3     12.00%    100.00% # Class of executed instruction
system.cpu3.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu3.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu3.op_class::total                        25                       # Class of executed instruction
system.cpu3.workload.numSyscalls                    0                       # Number of system calls
system.l3bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l3bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l3bus.snoop_filter.hit_single_requests      1918558                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l3bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l3bus.snoop_filter.tot_requests        3854517                       # Total number of requests made to the snoop filter.
system.l3bus.snoop_filter.tot_snoops                0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       937725                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       1955075                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus0.cc_regfile_reads         37950063                       # number of cc regfile reads
system.switch_cpus0.cc_regfile_writes        31530826                       # number of cc regfile writes
system.switch_cpus0.committedInsts           79621460                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            122872664                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.cpi                      1.090984                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                1.090984                       # CPI: Total CPI of All Threads
system.switch_cpus0.fp_regfile_reads        101865440                       # number of floating regfile reads
system.switch_cpus0.fp_regfile_writes        50434262                       # number of floating regfile writes
system.switch_cpus0.idleCycles                  42813                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.iew.branchMispredicts         8069                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.exec_branches         8190402                       # Number of branches executed
system.switch_cpus0.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus0.iew.exec_rate            1.415724                       # Inst execution rate
system.switch_cpus0.iew.exec_refs            29388649                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_stores           8091502                       # Number of stores executed
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.iewBlockCycles       20045334                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewDispLoadInsts     21314146                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispNonSpecInsts            3                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewDispSquashedInsts          529                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispStoreInsts      8105430                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispatchedInsts    123086219                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewExecLoadInsts     21297147                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts        19643                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.iewExecutedInsts    122977994                       # Number of executed instructions
system.switch_cpus0.iew.iewIQFullEvents         86429                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewLSQFullEvents     10244870                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.iewSquashCycles          8518                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewUnblockCycles     10398363                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.memOrderViolationEvents          551                       # Number of memory order violations
system.switch_cpus0.iew.predictedNotTakenIncorrect         1783                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.predictedTakenIncorrect         6286                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.wb_consumers        153171762                       # num instructions consuming a value
system.switch_cpus0.iew.wb_count            122955886                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_fanout            0.601840                       # average fanout of values written-back
system.switch_cpus0.iew.wb_producers         92184824                       # num instructions producing a value
system.switch_cpus0.iew.wb_rate              1.415470                       # insts written-back per cycle
system.switch_cpus0.iew.wb_sent             122965853                       # cumulative count of insts sent to commit
system.switch_cpus0.int_regfile_reads       119167285                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes       54196832                       # number of integer regfile writes
system.switch_cpus0.ipc                      0.916603                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                0.916603                       # IPC: Total IPC of All Threads
system.switch_cpus0.iq.FU_type_0::No_OpClass         6678      0.01%      0.01% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu     63657042     51.75%     51.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult         2361      0.00%     51.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     51.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd      1966462      1.60%     53.36% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     53.36% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     53.36% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     53.36% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMultAcc            0      0.00%     53.36% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     53.36% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMisc            0      0.00%     53.36% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     53.36% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     53.36% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     53.36% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu      2592538      2.11%     55.47% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     55.47% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     55.47% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc      1181932      0.96%     56.43% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     56.43% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     56.43% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     56.43% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     56.43% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdDiv            0      0.00%     56.43% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     56.43% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd      9587666      7.80%     64.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     64.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp       376832      0.31%     64.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt      2048002      1.67%     66.20% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv      2276457      1.85%     68.05% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc            0      0.00%     68.05% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult      9493050      7.72%     75.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     75.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt       409602      0.33%     76.10% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdReduceAdd            0      0.00%     76.10% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdReduceAlu            0      0.00%     76.10% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdReduceCmp            0      0.00%     76.10% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     76.10% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     76.10% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAes            0      0.00%     76.10% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAesMix            0      0.00%     76.10% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSha1Hash            0      0.00%     76.10% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSha1Hash2            0      0.00%     76.10% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSha256Hash            0      0.00%     76.10% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     76.10% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShaSigma2            0      0.00%     76.10% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShaSigma3            0      0.00%     76.10% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdPredAlu            0      0.00%     76.10% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead      7612329      6.19%     82.29% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite      2806020      2.28%     84.57% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMemRead     13694215     11.13%     95.70% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMemWrite      5286451      4.30%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     122997637                       # Type of FU issued
system.switch_cpus0.iq.fp_alu_accesses       59400676                       # Number of floating point alu accesses
system.switch_cpus0.iq.fp_inst_queue_reads    118362878                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses     58944000                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_writes     59114563                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fu_busy_cnt            1206294                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.009807                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu         551306     45.70%     45.70% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     45.70% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     45.70% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     45.70% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     45.70% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     45.70% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     45.70% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMultAcc            0      0.00%     45.70% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     45.70% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMisc            0      0.00%     45.70% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     45.70% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     45.70% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     45.70% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu         29108      2.41%     48.12% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     48.12% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     48.12% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     48.12% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     48.12% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     48.12% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     48.12% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     48.12% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdDiv             0      0.00%     48.12% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     48.12% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd        52448      4.35%     52.46% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     52.46% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     52.46% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     52.46% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv        18285      1.52%     53.98% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     53.98% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult       105411      8.74%     62.72% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     62.72% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     62.72% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdReduceAdd            0      0.00%     62.72% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdReduceAlu            0      0.00%     62.72% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdReduceCmp            0      0.00%     62.72% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     62.72% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     62.72% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAes             0      0.00%     62.72% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAesMix            0      0.00%     62.72% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSha1Hash            0      0.00%     62.72% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSha1Hash2            0      0.00%     62.72% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSha256Hash            0      0.00%     62.72% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSha256Hash2            0      0.00%     62.72% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShaSigma2            0      0.00%     62.72% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShaSigma3            0      0.00%     62.72% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdPredAlu            0      0.00%     62.72% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead        216401     17.94%     80.66% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite         4176      0.35%     81.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMemRead       228257     18.92%     99.93% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMemWrite          902      0.07%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.int_alu_accesses      64796577                       # Number of integer alu accesses
system.switch_cpus0.iq.int_inst_queue_reads    215664503                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses     64011886                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.int_inst_queue_writes     64185752                       # Number of integer instruction queue writes
system.switch_cpus0.iq.iqInstsAdded         123086210                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqInstsIssued        122997637                       # Number of instructions issued
system.switch_cpus0.iq.iqNonSpecInstsAdded            9                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqSquashedInstsExamined       213555                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedInstsIssued         2858                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedNonSpecRemoved            9                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.iqSquashedOperandsExamined       376922                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.issued_per_cycle::samples     86822955                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     1.416649                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     2.529230                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0     61401947     70.72%     70.72% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1      2705630      3.12%     73.84% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2      2582515      2.97%     76.81% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      2563234      2.95%     79.76% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      3245538      3.74%     83.50% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5      3414359      3.93%     87.43% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6      3226964      3.72%     91.15% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7      3440600      3.96%     95.11% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8      4242168      4.89%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total     86822955                       # Number of insts issued each cycle
system.switch_cpus0.iq.rate                  1.415951                       # Inst issue rate
system.switch_cpus0.iq.vec_alu_accesses             0                       # Number of vector alu accesses
system.switch_cpus0.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus0.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus0.memDep0.conflictingLoads       718631                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores       680904                       # Number of conflicting stores.
system.switch_cpus0.memDep0.insertedLoads     21314146                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores      8105430                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.misc_regfile_reads       49919523                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes             1                       # number of misc regfile writes
system.switch_cpus0.numCycles                86865768                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.timesIdled                    223                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.cc_regfile_reads         83039670                       # number of cc regfile reads
system.switch_cpus1.cc_regfile_writes        34056193                       # number of cc regfile writes
system.switch_cpus1.committedInsts           54612545                       # Number of Instructions Simulated
system.switch_cpus1.committedOps             94051503                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.cpi                      1.590583                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                1.590583                       # CPI: Total CPI of All Threads
system.switch_cpus1.fp_regfile_writes              56                       # number of floating regfile writes
system.switch_cpus1.idleCycles                  13085                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.iew.branchMispredicts      1297656                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.exec_branches        21840918                       # Number of branches executed
system.switch_cpus1.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus1.iew.exec_rate            1.734881                       # Inst execution rate
system.switch_cpus1.iew.exec_refs            37477518                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_stores           7784879                       # Number of stores executed
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.iewBlockCycles       35878638                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewDispLoadInsts     34379665                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispNonSpecInsts            0                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewDispSquashedInsts        46558                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispStoreInsts      8967996                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispatchedInsts    172592318                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewExecLoadInsts     29692639                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts      3877600                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.iewExecutedInsts    150701735                       # Number of executed instructions
system.switch_cpus1.iew.iewIQFullEvents        167778                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewLSQFullEvents      3331279                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.iewSquashCycles       1257477                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewUnblockCycles      3637316                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.memOrderViolationEvents         5820                       # Number of memory order violations
system.switch_cpus1.iew.predictedNotTakenIncorrect       714051                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.predictedTakenIncorrect       583605                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.wb_consumers        157716691                       # num instructions consuming a value
system.switch_cpus1.iew.wb_count            148813222                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_fanout            0.654995                       # average fanout of values written-back
system.switch_cpus1.iew.wb_producers        103303635                       # num instructions producing a value
system.switch_cpus1.iew.wb_rate              1.713140                       # insts written-back per cycle
system.switch_cpus1.iew.wb_sent             149828268                       # cumulative count of insts sent to commit
system.switch_cpus1.int_regfile_reads       215906268                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      121080585                       # number of integer regfile writes
system.switch_cpus1.ipc                      0.628700                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                0.628700                       # IPC: Total IPC of All Threads
system.switch_cpus1.iq.FU_type_0::No_OpClass        64632      0.04%      0.04% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu    114846331     74.30%     74.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult       157975      0.10%     74.44% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv       400616      0.26%     74.70% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     74.70% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     74.70% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     74.70% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     74.70% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMultAcc            0      0.00%     74.70% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     74.70% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMisc            0      0.00%     74.70% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     74.70% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     74.70% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     74.70% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     74.70% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     74.70% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     74.70% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     74.70% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     74.70% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     74.70% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     74.70% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     74.70% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdDiv            0      0.00%     74.70% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     74.70% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     74.70% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     74.70% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     74.70% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     74.70% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     74.70% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc            0      0.00%     74.70% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     74.70% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     74.70% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     74.70% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdReduceAdd            0      0.00%     74.70% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdReduceAlu            0      0.00%     74.70% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdReduceCmp            0      0.00%     74.70% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     74.70% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     74.70% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAes            0      0.00%     74.70% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAesMix            0      0.00%     74.70% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSha1Hash            0      0.00%     74.70% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSha1Hash2            0      0.00%     74.70% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSha256Hash            0      0.00%     74.70% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     74.70% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShaSigma2            0      0.00%     74.70% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShaSigma3            0      0.00%     74.70% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdPredAlu            0      0.00%     74.70% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     31000088     20.05%     94.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite      8109693      5.25%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMemRead            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMemWrite            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     154579335                       # Type of FU issued
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fu_busy_cnt            2967389                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.019197                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu        2609411     87.94%     87.94% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     87.94% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     87.94% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     87.94% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     87.94% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     87.94% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     87.94% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMultAcc            0      0.00%     87.94% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     87.94% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMisc            0      0.00%     87.94% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     87.94% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     87.94% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     87.94% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     87.94% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     87.94% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     87.94% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     87.94% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     87.94% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     87.94% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     87.94% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     87.94% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdDiv             0      0.00%     87.94% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     87.94% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     87.94% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     87.94% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     87.94% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     87.94% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     87.94% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     87.94% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     87.94% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     87.94% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     87.94% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdReduceAdd            0      0.00%     87.94% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdReduceAlu            0      0.00%     87.94% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdReduceCmp            0      0.00%     87.94% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     87.94% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     87.94% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAes             0      0.00%     87.94% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAesMix            0      0.00%     87.94% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSha1Hash            0      0.00%     87.94% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSha1Hash2            0      0.00%     87.94% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSha256Hash            0      0.00%     87.94% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSha256Hash2            0      0.00%     87.94% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShaSigma2            0      0.00%     87.94% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShaSigma3            0      0.00%     87.94% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdPredAlu            0      0.00%     87.94% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead        331230     11.16%     99.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite        26748      0.90%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.int_alu_accesses     157482092                       # Number of integer alu accesses
system.switch_cpus1.iq.int_inst_queue_reads    399550726                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    148813222                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.int_inst_queue_writes    251138741                       # Number of integer instruction queue writes
system.switch_cpus1.iq.iqInstsAdded         172592318                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqInstsIssued        154579335                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined     78540815                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedInstsIssued       571984                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedOperandsExamined     85119718                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.issued_per_cycle::samples     86852683                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     1.779788                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     2.691269                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0     53706213     61.84%     61.84% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1      5065106      5.83%     67.67% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2      3424129      3.94%     71.61% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      2373319      2.73%     74.34% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4      3433449      3.95%     78.30% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5      4481365      5.16%     83.46% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6      5341990      6.15%     89.61% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7      4863443      5.60%     95.21% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8      4163669      4.79%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total     86852683                       # Number of insts issued each cycle
system.switch_cpus1.iq.rate                  1.779520                       # Inst issue rate
system.switch_cpus1.iq.vec_alu_accesses             0                       # Number of vector alu accesses
system.switch_cpus1.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus1.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus1.memDep0.conflictingLoads      3360117                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores      1126800                       # Number of conflicting stores.
system.switch_cpus1.memDep0.insertedLoads     34379665                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores      8967996                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.misc_regfile_reads       81128319                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes             1                       # number of misc regfile writes
system.switch_cpus1.numCycles                86865768                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.timesIdled                     60                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.cc_regfile_reads        165500880                       # number of cc regfile reads
system.switch_cpus2.cc_regfile_writes       117704719                       # number of cc regfile writes
system.switch_cpus2.committedInsts          250000003                       # Number of Instructions Simulated
system.switch_cpus2.committedOps            423135390                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.cpi                      0.347463                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                0.347463                       # CPI: Total CPI of All Threads
system.switch_cpus2.fp_regfile_reads        362173539                       # number of floating regfile reads
system.switch_cpus2.fp_regfile_writes       162817396                       # number of floating regfile writes
system.switch_cpus2.idleCycles                  31424                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.iew.branchMispredicts       118026                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.exec_branches        29338825                       # Number of branches executed
system.switch_cpus2.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus2.iew.exec_rate            4.949125                       # Inst execution rate
system.switch_cpus2.iew.exec_refs            52558363                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_stores           2292792                       # Number of stores executed
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.iewBlockCycles        2456662                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewDispLoadInsts     50437531                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispNonSpecInsts            1                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewDispSquashedInsts          495                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispStoreInsts      2305467                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispatchedInsts    431520547                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewExecLoadInsts     50265571                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts       128670                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.iewExecutedInsts    429909553                       # Number of executed instructions
system.switch_cpus2.iew.iewIQFullEvents         24898                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewLSQFullEvents       135452                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.iewSquashCycles        174363                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewUnblockCycles       161585                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.memOrderViolationEvents           78                       # Number of memory order violations
system.switch_cpus2.iew.predictedNotTakenIncorrect       114821                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.predictedTakenIncorrect         3205                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.wb_consumers        644013279                       # num instructions consuming a value
system.switch_cpus2.iew.wb_count            429036573                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_fanout            0.589643                       # average fanout of values written-back
system.switch_cpus2.iew.wb_producers        379737900                       # num instructions producing a value
system.switch_cpus2.iew.wb_rate              4.939075                       # insts written-back per cycle
system.switch_cpus2.iew.wb_sent             429800190                       # cumulative count of insts sent to commit
system.switch_cpus2.int_regfile_reads       379259167                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes      225144952                       # number of integer regfile writes
system.switch_cpus2.ipc                      2.878004                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                2.878004                       # IPC: Total IPC of All Threads
system.switch_cpus2.iq.FU_type_0::No_OpClass       684671      0.16%      0.16% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu    215305124     50.07%     50.23% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult        35848      0.01%     50.23% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv           21      0.00%     50.23% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            1      0.00%     50.23% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     50.23% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     50.23% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     50.23% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMultAcc            0      0.00%     50.23% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     50.23% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMisc            0      0.00%     50.23% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     50.23% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     50.23% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     50.23% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu        28776      0.01%     50.24% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     50.24% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     50.24% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc     37956215      8.83%     59.07% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     59.07% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     59.07% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     59.07% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     59.07% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdDiv            0      0.00%     59.07% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     59.07% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd     37952062      8.83%     67.89% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     67.89% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     67.89% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt     47520659     11.05%     78.94% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     78.94% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc            0      0.00%     78.94% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult     37950658      8.82%     87.77% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     87.77% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     87.77% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdReduceAdd            0      0.00%     87.77% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdReduceAlu            0      0.00%     87.77% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdReduceCmp            0      0.00%     87.77% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     87.77% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     87.77% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAes            0      0.00%     87.77% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAesMix            0      0.00%     87.77% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSha1Hash            0      0.00%     87.77% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSha1Hash2            0      0.00%     87.77% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSha256Hash            0      0.00%     87.77% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSha256Hash2            0      0.00%     87.77% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShaSigma2            0      0.00%     87.77% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShaSigma3            0      0.00%     87.77% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdPredAlu            0      0.00%     87.77% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead     39330975      9.15%     96.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite       924623      0.22%     97.13% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMemRead     10978634      2.55%     99.68% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMemWrite      1369962      0.32%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total     430038229                       # Type of FU issued
system.switch_cpus2.iq.fp_alu_accesses      174417191                       # Number of floating point alu accesses
system.switch_cpus2.iq.fp_inst_queue_reads    348197249                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses    173719877                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_writes    178380874                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fu_busy_cnt            1449534                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.003371                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu         386822     26.69%     26.69% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             0      0.00%     26.69% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     26.69% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     26.69% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     26.69% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     26.69% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     26.69% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMultAcc            0      0.00%     26.69% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     26.69% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMisc            0      0.00%     26.69% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     26.69% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     26.69% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     26.69% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu          3309      0.23%     26.91% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     26.91% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     26.91% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            1      0.00%     26.91% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     26.91% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     26.91% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     26.91% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     26.91% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdDiv             0      0.00%     26.91% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     26.91% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     26.91% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     26.91% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     26.91% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt          837      0.06%     26.97% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     26.97% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     26.97% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     26.97% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     26.97% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     26.97% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdReduceAdd            0      0.00%     26.97% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdReduceAlu            0      0.00%     26.97% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdReduceCmp            0      0.00%     26.97% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatReduceAdd            0      0.00%     26.97% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatReduceCmp            0      0.00%     26.97% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAes             0      0.00%     26.97% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAesMix            0      0.00%     26.97% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSha1Hash            0      0.00%     26.97% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSha1Hash2            0      0.00%     26.97% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSha256Hash            0      0.00%     26.97% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSha256Hash2            0      0.00%     26.97% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShaSigma2            0      0.00%     26.97% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShaSigma3            0      0.00%     26.97% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdPredAlu            0      0.00%     26.97% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead         91362      6.30%     33.27% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite       333922     23.04%     56.31% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMemRead       438585     30.26%     86.57% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMemWrite       194696     13.43%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.int_alu_accesses     256385901                       # Number of integer alu accesses
system.switch_cpus2.iq.int_inst_queue_reads    600164991                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses    255316696                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.int_inst_queue_writes    261524765                       # Number of integer instruction queue writes
system.switch_cpus2.iq.iqInstsAdded         431520002                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqInstsIssued        430038229                       # Number of instructions issued
system.switch_cpus2.iq.iqNonSpecInstsAdded          545                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqSquashedInstsExamined      8385014                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedInstsIssued         1910                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedNonSpecRemoved          462                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.iqSquashedOperandsExamined      4854945                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.issued_per_cycle::samples     86834344                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     4.952398                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     2.521640                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0      7253398      8.35%      8.35% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1      3088186      3.56%     11.91% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2      6413649      7.39%     19.30% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3      7206648      8.30%     27.59% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4     10483990     12.07%     39.67% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5     12397516     14.28%     53.95% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6     10695687     12.32%     66.26% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7      9957021     11.47%     77.73% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8     19338249     22.27%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total     86834344                       # Number of insts issued each cycle
system.switch_cpus2.iq.rate                  4.950606                       # Inst issue rate
system.switch_cpus2.iq.vec_alu_accesses             0                       # Number of vector alu accesses
system.switch_cpus2.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus2.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus2.memDep0.conflictingLoads        14757                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores        48414                       # Number of conflicting stores.
system.switch_cpus2.memDep0.insertedLoads     50437531                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores      2305467                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.misc_regfile_reads      111301353                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes             1                       # number of misc regfile writes
system.switch_cpus2.numCycles                86865768                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.timesIdled                    144                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus3.cc_regfile_reads        193759244                       # number of cc regfile reads
system.switch_cpus3.cc_regfile_writes        92042574                       # number of cc regfile writes
system.switch_cpus3.committedInsts          177889510                       # Number of Instructions Simulated
system.switch_cpus3.committedOps            322773390                       # Number of Ops (including micro ops) Simulated
system.switch_cpus3.cpi                      0.488313                       # CPI: Cycles Per Instruction
system.switch_cpus3.cpi_total                0.488313                       # CPI: Total CPI of All Threads
system.switch_cpus3.fp_regfile_reads        127703189                       # number of floating regfile reads
system.switch_cpus3.fp_regfile_writes        87204144                       # number of floating regfile writes
system.switch_cpus3.idleCycles                  76589                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus3.iew.branchMispredicts       642003                       # Number of branch mispredicts detected at execute
system.switch_cpus3.iew.exec_branches        31813498                       # Number of branches executed
system.switch_cpus3.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus3.iew.exec_rate            3.864882                       # Inst execution rate
system.switch_cpus3.iew.exec_refs            64041084                       # number of memory reference insts executed
system.switch_cpus3.iew.exec_stores          18476815                       # Number of stores executed
system.switch_cpus3.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus3.iew.iewBlockCycles        8830816                       # Number of cycles IEW is blocking
system.switch_cpus3.iew.iewDispLoadInsts     46618535                       # Number of dispatched load instructions
system.switch_cpus3.iew.iewDispNonSpecInsts           13                       # Number of dispatched non-speculative instructions
system.switch_cpus3.iew.iewDispSquashedInsts         1348                       # Number of squashed instructions skipped by dispatch
system.switch_cpus3.iew.iewDispStoreInsts     19291865                       # Number of dispatched store instructions
system.switch_cpus3.iew.iewDispatchedInsts    345869468                       # Number of instructions dispatched to IQ
system.switch_cpus3.iew.iewExecLoadInsts     45564269                       # Number of load instructions executed
system.switch_cpus3.iew.iewExecSquashedInsts      1621060                       # Number of squashed instructions skipped in execute
system.switch_cpus3.iew.iewExecutedInsts    335725962                       # Number of executed instructions
system.switch_cpus3.iew.iewIQFullEvents         31117                       # Number of times the IQ has become full, causing a stall
system.switch_cpus3.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus3.iew.iewLSQFullEvents      1422805                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus3.iew.iewSquashCycles        502013                       # Number of cycles IEW is squashing
system.switch_cpus3.iew.iewUnblockCycles      1471783                       # Number of cycles IEW is unblocking
system.switch_cpus3.iew.memOrderViolationEvents         5531                       # Number of memory order violations
system.switch_cpus3.iew.predictedNotTakenIncorrect       306634                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus3.iew.predictedTakenIncorrect       335369                       # Number of branches that were predicted taken incorrectly
system.switch_cpus3.iew.wb_consumers        421333164                       # num instructions consuming a value
system.switch_cpus3.iew.wb_count            335524101                       # cumulative count of insts written-back
system.switch_cpus3.iew.wb_fanout            0.553938                       # average fanout of values written-back
system.switch_cpus3.iew.wb_producers        233392423                       # num instructions producing a value
system.switch_cpus3.iew.wb_rate              3.862558                       # insts written-back per cycle
system.switch_cpus3.iew.wb_sent             335657764                       # cumulative count of insts sent to commit
system.switch_cpus3.int_regfile_reads       368113333                       # number of integer regfile reads
system.switch_cpus3.int_regfile_writes      186692300                       # number of integer regfile writes
system.switch_cpus3.ipc                      2.047867                       # IPC: Instructions Per Cycle
system.switch_cpus3.ipc_total                2.047867                       # IPC: Total IPC of All Threads
system.switch_cpus3.iq.FU_type_0::No_OpClass        40723      0.01%      0.01% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntAlu    210875346     62.51%     62.52% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntMult            0      0.00%     62.52% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntDiv            0      0.00%     62.52% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatAdd     26568231      7.88%     70.40% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCmp            0      0.00%     70.40% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCvt            0      0.00%     70.40% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMult            0      0.00%     70.40% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMultAcc            0      0.00%     70.40% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatDiv            0      0.00%     70.40% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMisc            0      0.00%     70.40% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatSqrt            0      0.00%     70.40% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAdd            0      0.00%     70.40% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAddAcc            0      0.00%     70.40% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAlu      4073434      1.21%     71.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCmp            0      0.00%     71.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCvt            0      0.00%     71.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMisc      1295272      0.38%     71.99% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMult            0      0.00%     71.99% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMultAcc            0      0.00%     71.99% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShift            0      0.00%     71.99% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShiftAcc            0      0.00%     71.99% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdDiv            0      0.00%     71.99% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSqrt            0      0.00%     71.99% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAdd     10152296      3.01%     75.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAlu            0      0.00%     75.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCmp          182      0.00%     75.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCvt     12773904      3.79%     78.79% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatDiv      1088403      0.32%     79.11% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMisc            0      0.00%     79.11% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMult      5934678      1.76%     80.87% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     80.87% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatSqrt       217042      0.06%     80.93% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdReduceAdd            0      0.00%     80.93% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdReduceAlu            0      0.00%     80.93% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdReduceCmp            0      0.00%     80.93% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     80.93% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     80.93% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAes            0      0.00%     80.93% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAesMix            0      0.00%     80.93% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSha1Hash            0      0.00%     80.93% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSha1Hash2            0      0.00%     80.93% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSha256Hash            0      0.00%     80.93% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSha256Hash2            0      0.00%     80.93% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShaSigma2            0      0.00%     80.93% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShaSigma3            0      0.00%     80.93% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdPredAlu            0      0.00%     80.93% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemRead     24800293      7.35%     88.28% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemWrite     12377265      3.67%     91.95% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMemRead     21010950      6.23%     98.18% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMemWrite      6139011      1.82%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::total     337347030                       # Type of FU issued
system.switch_cpus3.iq.fp_alu_accesses      108071140                       # Number of floating point alu accesses
system.switch_cpus3.iq.fp_inst_queue_reads    214771305                       # Number of floating instruction queue reads
system.switch_cpus3.iq.fp_inst_queue_wakeup_accesses    105971289                       # Number of floating instruction queue wakeup accesses
system.switch_cpus3.iq.fp_inst_queue_writes    113436214                       # Number of floating instruction queue writes
system.switch_cpus3.iq.fu_busy_cnt            4905105                       # FU busy when requested
system.switch_cpus3.iq.fu_busy_rate          0.014540                       # FU busy rate (busy events/executed inst)
system.switch_cpus3.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntAlu        3208034     65.40%     65.40% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntMult             0      0.00%     65.40% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntDiv              0      0.00%     65.40% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatAdd        86160      1.76%     67.16% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCmp            0      0.00%     67.16% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCvt            0      0.00%     67.16% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMult            0      0.00%     67.16% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMultAcc            0      0.00%     67.16% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatDiv            0      0.00%     67.16% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMisc            0      0.00%     67.16% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatSqrt            0      0.00%     67.16% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAdd             0      0.00%     67.16% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAddAcc            0      0.00%     67.16% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAlu        131900      2.69%     69.85% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCmp             0      0.00%     69.85% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCvt             0      0.00%     69.85% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMisc            1      0.00%     69.85% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMult            0      0.00%     69.85% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMultAcc            0      0.00%     69.85% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShift            0      0.00%     69.85% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShiftAcc            0      0.00%     69.85% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdDiv             0      0.00%     69.85% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSqrt            0      0.00%     69.85% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAdd           93      0.00%     69.85% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAlu            0      0.00%     69.85% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCmp           18      0.00%     69.85% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCvt            0      0.00%     69.85% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatDiv            2      0.00%     69.85% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMisc            0      0.00%     69.85% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMult         1930      0.04%     69.89% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMultAcc            0      0.00%     69.89% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatSqrt            0      0.00%     69.89% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdReduceAdd            0      0.00%     69.89% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdReduceAlu            0      0.00%     69.89% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdReduceCmp            0      0.00%     69.89% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatReduceAdd            0      0.00%     69.89% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatReduceCmp            0      0.00%     69.89% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAes             0      0.00%     69.89% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAesMix            0      0.00%     69.89% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSha1Hash            0      0.00%     69.89% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSha1Hash2            0      0.00%     69.89% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSha256Hash            0      0.00%     69.89% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSha256Hash2            0      0.00%     69.89% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShaSigma2            0      0.00%     69.89% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShaSigma3            0      0.00%     69.89% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdPredAlu            0      0.00%     69.89% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemRead        668287     13.62%     83.51% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemWrite       208298      4.25%     87.76% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMemRead       472733      9.64%     97.40% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMemWrite       127649      2.60%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.int_alu_accesses     234140272                       # Number of integer alu accesses
system.switch_cpus3.iq.int_inst_queue_reads    551823388                       # Number of integer instruction queue reads
system.switch_cpus3.iq.int_inst_queue_wakeup_accesses    229552812                       # Number of integer instruction queue wakeup accesses
system.switch_cpus3.iq.int_inst_queue_writes    255534766                       # Number of integer instruction queue writes
system.switch_cpus3.iq.iqInstsAdded         345869455                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus3.iq.iqInstsIssued        337347030                       # Number of instructions issued
system.switch_cpus3.iq.iqNonSpecInstsAdded           13                       # Number of non-speculative instructions added to the IQ
system.switch_cpus3.iq.iqSquashedInstsExamined     23095997                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus3.iq.iqSquashedInstsIssued       206357                       # Number of squashed instructions issued
system.switch_cpus3.iq.iqSquashedNonSpecRemoved           13                       # Number of squashed non-spec instructions that were removed
system.switch_cpus3.iq.iqSquashedOperandsExamined     37597235                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus3.iq.issued_per_cycle::samples     86789179                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::mean     3.886971                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::stdev     2.919766                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::0     21730607     25.04%     25.04% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::1      3858779      4.45%     29.48% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::2      4679086      5.39%     34.88% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::3      7878070      9.08%     43.95% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::4      9088332     10.47%     54.42% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::5      7637417      8.80%     63.22% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::6      9663064     11.13%     74.36% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::7     10053520     11.58%     85.94% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::8     12200304     14.06%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::total     86789179                       # Number of insts issued each cycle
system.switch_cpus3.iq.rate                  3.883544                       # Inst issue rate
system.switch_cpus3.iq.vec_alu_accesses             0                       # Number of vector alu accesses
system.switch_cpus3.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus3.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus3.memDep0.conflictingLoads      5542226                       # Number of conflicting loads.
system.switch_cpus3.memDep0.conflictingStores      3112498                       # Number of conflicting stores.
system.switch_cpus3.memDep0.insertedLoads     46618535                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus3.memDep0.insertedStores     19291865                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus3.misc_regfile_reads      132904033                       # number of misc regfile reads
system.switch_cpus3.misc_regfile_writes             1                       # number of misc regfile writes
system.switch_cpus3.numCycles                86865768                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.timesIdled                    280                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.clk_domain.clock                           333                       # Clock period in ticks
system.cpu0.dcache.demand_hits::.cpu0.data            1                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::.switch_cpus0.data     23996830                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        23996831                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data            1                       # number of overall hits
system.cpu0.dcache.overall_hits::.switch_cpus0.data     24710185                       # number of overall hits
system.cpu0.dcache.overall_hits::total       24710186                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data            6                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::.switch_cpus0.data      2357482                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total       2357488                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data            6                       # number of overall misses
system.cpu0.dcache.overall_misses::.switch_cpus0.data      3589930                       # number of overall misses
system.cpu0.dcache.overall_misses::total      3589936                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.switch_cpus0.data 102852206505                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 102852206505                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.switch_cpus0.data 102852206505                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 102852206505                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data            7                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::.switch_cpus0.data     26354312                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     26354319                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data            7                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::.switch_cpus0.data     28300115                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     28300122                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.857143                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::.switch_cpus0.data     0.089453                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.089454                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.857143                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::.switch_cpus0.data     0.126852                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.126852                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.switch_cpus0.data 43627.992284                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 43627.881247                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.switch_cpus0.data 28650.198334                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 28650.150450                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets          697                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              9                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    77.444444                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks      1321222                       # number of writebacks
system.cpu0.dcache.writebacks::total          1321222                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.switch_cpus0.data      1326746                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total      1326746                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.switch_cpus0.data      1326746                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total      1326746                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.switch_cpus0.data      1030736                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total      1030736                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.switch_cpus0.data      1372160                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total      1372160                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.switch_cpus0.data  40247221158                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total  40247221158                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.switch_cpus0.data  73805403384                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total  73805403384                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.switch_cpus0.data     0.039111                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.039111                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.switch_cpus0.data     0.048486                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.048486                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.switch_cpus0.data 39047.070402                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 39047.070402                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.switch_cpus0.data 53787.753166                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 53787.753166                       # average overall mshr miss latency
system.cpu0.dcache.replacements               1321222                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data            1                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::.switch_cpus0.data     16250103                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       16250104                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data            5                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::.switch_cpus0.data      2017013                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total      2017018                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.switch_cpus0.data  90624400551                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total  90624400551                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data            6                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::.switch_cpus0.data     18267116                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     18267122                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.833333                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::.switch_cpus0.data     0.110418                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.110418                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.switch_cpus0.data 44930.003203                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 44929.891826                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.switch_cpus0.data      1257799                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total      1257799                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.switch_cpus0.data       759214                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total       759214                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.switch_cpus0.data  30821446368                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total  30821446368                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.switch_cpus0.data     0.041562                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.041562                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus0.data 40596.520043                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 40596.520043                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.switch_cpus0.data      7746727                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       7746727                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data            1                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::.switch_cpus0.data       340469                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total       340470                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.switch_cpus0.data  12227805954                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total  12227805954                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data            1                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::.switch_cpus0.data      8087196                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      8087197                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data            1                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::.switch_cpus0.data     0.042100                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.042100                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.switch_cpus0.data 35914.594145                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 35914.488660                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.switch_cpus0.data        68947                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total        68947                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.switch_cpus0.data       271522                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total       271522                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.switch_cpus0.data   9425774790                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total   9425774790                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.switch_cpus0.data     0.033574                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.033574                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus0.data 34714.589573                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 34714.589573                       # average WriteReq mshr miss latency
system.cpu0.dcache.SoftPFReq_hits::.switch_cpus0.data       713355                       # number of SoftPFReq hits
system.cpu0.dcache.SoftPFReq_hits::total       713355                       # number of SoftPFReq hits
system.cpu0.dcache.SoftPFReq_misses::.switch_cpus0.data      1232448                       # number of SoftPFReq misses
system.cpu0.dcache.SoftPFReq_misses::total      1232448                       # number of SoftPFReq misses
system.cpu0.dcache.SoftPFReq_accesses::.switch_cpus0.data      1945803                       # number of SoftPFReq accesses(hits+misses)
system.cpu0.dcache.SoftPFReq_accesses::total      1945803                       # number of SoftPFReq accesses(hits+misses)
system.cpu0.dcache.SoftPFReq_miss_rate::.switch_cpus0.data     0.633388                       # miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_miss_rate::total     0.633388                       # miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_mshr_misses::.switch_cpus0.data       341424                       # number of SoftPFReq MSHR misses
system.cpu0.dcache.SoftPFReq_mshr_misses::total       341424                       # number of SoftPFReq MSHR misses
system.cpu0.dcache.SoftPFReq_mshr_miss_latency::.switch_cpus0.data  33558182226                       # number of SoftPFReq MSHR miss cycles
system.cpu0.dcache.SoftPFReq_mshr_miss_latency::total  33558182226                       # number of SoftPFReq MSHR miss cycles
system.cpu0.dcache.SoftPFReq_mshr_miss_rate::.switch_cpus0.data     0.175467                       # mshr miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_mshr_miss_rate::total     0.175467                       # mshr miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_avg_mshr_miss_latency::.switch_cpus0.data 98288.879007                       # average SoftPFReq mshr miss latency
system.cpu0.dcache.SoftPFReq_avg_mshr_miss_latency::total 98288.879007                       # average SoftPFReq mshr miss latency
system.cpu0.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 15680183389065                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse          511.886641                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs           26113935                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs          1321734                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            19.757330                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle     15651257078997                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data     0.011043                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_blocks::.switch_cpus0.data   511.875598                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.000022                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::.switch_cpus0.data     0.999757                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.999779                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0          509                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::2            2                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses        227722710                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses       227722710                       # Number of data accesses
system.cpu0.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 15680183389065                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb.rdAccesses                          6                       # TLB accesses on read requests
system.cpu0.dtb.wrAccesses                          1                       # TLB accesses on write requests
system.cpu0.dtb.rdMisses                            0                       # TLB misses on read requests
system.cpu0.dtb.wrMisses                            0                       # TLB misses on write requests
system.cpu0.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 15680183389065                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst           18                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::.switch_cpus0.inst      9451888                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total         9451906                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst           18                       # number of overall hits
system.cpu0.icache.overall_hits::.switch_cpus0.inst      9451888                       # number of overall hits
system.cpu0.icache.overall_hits::total        9451906                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst            3                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::.switch_cpus0.inst          403                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total           406                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst            3                       # number of overall misses
system.cpu0.icache.overall_misses::.switch_cpus0.inst          403                       # number of overall misses
system.cpu0.icache.overall_misses::total          406                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.switch_cpus0.inst     41452506                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total     41452506                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.switch_cpus0.inst     41452506                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total     41452506                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst           21                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::.switch_cpus0.inst      9452291                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total      9452312                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst           21                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::.switch_cpus0.inst      9452291                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total      9452312                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.142857                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::.switch_cpus0.inst     0.000043                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000043                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.142857                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::.switch_cpus0.inst     0.000043                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000043                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.switch_cpus0.inst 102859.816377                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 102099.768473                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.switch_cpus0.inst 102859.816377                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 102099.768473                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks            1                       # number of writebacks
system.cpu0.icache.writebacks::total                1                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.switch_cpus0.inst           57                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total           57                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.switch_cpus0.inst           57                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total           57                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.switch_cpus0.inst          346                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total          346                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.switch_cpus0.inst          346                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total          346                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.switch_cpus0.inst     35612352                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total     35612352                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.switch_cpus0.inst     35612352                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total     35612352                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.switch_cpus0.inst     0.000037                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000037                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.switch_cpus0.inst     0.000037                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000037                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.switch_cpus0.inst 102925.872832                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 102925.872832                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.switch_cpus0.inst 102925.872832                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 102925.872832                       # average overall mshr miss latency
system.cpu0.icache.replacements                     1                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst           18                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::.switch_cpus0.inst      9451888                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total        9451906                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst            3                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::.switch_cpus0.inst          403                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total          406                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.switch_cpus0.inst     41452506                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total     41452506                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst           21                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::.switch_cpus0.inst      9452291                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total      9452312                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.142857                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::.switch_cpus0.inst     0.000043                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000043                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.switch_cpus0.inst 102859.816377                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 102099.768473                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.switch_cpus0.inst           57                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total           57                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.switch_cpus0.inst          346                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total          346                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.switch_cpus0.inst     35612352                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total     35612352                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.switch_cpus0.inst     0.000037                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000037                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus0.inst 102925.872832                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 102925.872832                       # average ReadReq mshr miss latency
system.cpu0.icache.power_state.pwrStateResidencyTicks::UNDEFINED 15680183389065                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse          162.256817                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs            9452255                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs              349                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs         27083.825215                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle     15651257077998                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst     3.000000                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_blocks::.switch_cpus0.inst   159.256817                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.005859                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::.switch_cpus0.inst     0.311048                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.316908                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024          348                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::3          100                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::4          248                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024     0.679688                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses         75618845                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses        75618845                       # Number of data accesses
system.cpu0.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 15680183389065                       # Cumulative time (in ticks) in various power states
system.cpu0.interrupts.clk_domain.clock          5328                       # Clock period in ticks
system.cpu0.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu0.itb.wrAccesses                         21                       # TLB accesses on write requests
system.cpu0.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu0.itb.wrMisses                            0                       # TLB misses on write requests
system.cpu0.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 15680183389065                       # Cumulative time (in ticks) in various power states
system.cpu0.l2bus.trans_dist::ReadResp        1100992                       # Transaction distribution
system.cpu0.l2bus.trans_dist::WritebackDirty      1207579                       # Transaction distribution
system.cpu0.l2bus.trans_dist::WritebackClean      1063364                       # Transaction distribution
system.cpu0.l2bus.trans_dist::UpgradeReq        53901                       # Transaction distribution
system.cpu0.l2bus.trans_dist::UpgradeResp        53901                       # Transaction distribution
system.cpu0.l2bus.trans_dist::ReadExReq        221092                       # Transaction distribution
system.cpu0.l2bus.trans_dist::ReadExResp       221091                       # Transaction distribution
system.cpu0.l2bus.trans_dist::ReadSharedReq      1100992                       # Transaction distribution
system.cpu0.l2bus.pkt_count_system.cpu0.icache.mem_side_port::system.cpu0.l2cache.cpu_side_port          699                       # Packet count per connected requestor and responder (bytes)
system.cpu0.l2bus.pkt_count_system.cpu0.dcache.mem_side_port::system.cpu0.l2cache.cpu_side_port      4072493                       # Packet count per connected requestor and responder (bytes)
system.cpu0.l2bus.pkt_count::total            4073192                       # Packet count per connected requestor and responder (bytes)
system.cpu0.l2bus.pkt_size_system.cpu0.icache.mem_side_port::system.cpu0.l2cache.cpu_side_port        22400                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu0.l2bus.pkt_size_system.cpu0.dcache.mem_side_port::system.cpu0.l2cache.cpu_side_port    169149184                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu0.l2bus.pkt_size::total           169171584                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu0.l2bus.snoops                       949720                       # Total snoops (count)
system.cpu0.l2bus.snoopTraffic               60782080                       # Total snoop traffic (bytes)
system.cpu0.l2bus.snoop_fanout::samples       2325705                       # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::mean         0.000641                       # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::stdev        0.025303                       # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::0             2324215     99.94%     99.94% # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::1                1490      0.06%    100.00% # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::2                   0      0.00%    100.00% # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::3                   0      0.00%    100.00% # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::max_value            1                       # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::total         2325705                       # Request fanout histogram
system.cpu0.l2bus.power_state.pwrStateResidencyTicks::UNDEFINED 15680183389065                       # Cumulative time (in ticks) in various power states
system.cpu0.l2bus.reqLayer0.occupancy      1778101785                       # Layer occupancy (ticks)
system.cpu0.l2bus.reqLayer0.utilization           6.1                       # Layer utilization (%)
system.cpu0.l2bus.respLayer0.occupancy         345654                       # Layer occupancy (ticks)
system.cpu0.l2bus.respLayer0.utilization          0.0                       # Layer utilization (%)
system.cpu0.l2bus.respLayer1.occupancy     1338355305                       # Layer occupancy (ticks)
system.cpu0.l2bus.respLayer1.utilization          4.6                       # Layer utilization (%)
system.cpu0.l2cache.demand_hits::.switch_cpus0.inst            1                       # number of demand (read+write) hits
system.cpu0.l2cache.demand_hits::.switch_cpus0.data       369402                       # number of demand (read+write) hits
system.cpu0.l2cache.demand_hits::total         369403                       # number of demand (read+write) hits
system.cpu0.l2cache.overall_hits::.switch_cpus0.inst            1                       # number of overall hits
system.cpu0.l2cache.overall_hits::.switch_cpus0.data       369402                       # number of overall hits
system.cpu0.l2cache.overall_hits::total        369403                       # number of overall hits
system.cpu0.l2cache.demand_misses::.cpu0.inst            3                       # number of demand (read+write) misses
system.cpu0.l2cache.demand_misses::.cpu0.data            6                       # number of demand (read+write) misses
system.cpu0.l2cache.demand_misses::.switch_cpus0.inst          345                       # number of demand (read+write) misses
system.cpu0.l2cache.demand_misses::.switch_cpus0.data       952327                       # number of demand (read+write) misses
system.cpu0.l2cache.demand_misses::total       952681                       # number of demand (read+write) misses
system.cpu0.l2cache.overall_misses::.cpu0.inst            3                       # number of overall misses
system.cpu0.l2cache.overall_misses::.cpu0.data            6                       # number of overall misses
system.cpu0.l2cache.overall_misses::.switch_cpus0.inst          345                       # number of overall misses
system.cpu0.l2cache.overall_misses::.switch_cpus0.data       952327                       # number of overall misses
system.cpu0.l2cache.overall_misses::total       952681                       # number of overall misses
system.cpu0.l2cache.demand_miss_latency::.switch_cpus0.inst     35369928                       # number of demand (read+write) miss cycles
system.cpu0.l2cache.demand_miss_latency::.switch_cpus0.data  71010163422                       # number of demand (read+write) miss cycles
system.cpu0.l2cache.demand_miss_latency::total  71045533350                       # number of demand (read+write) miss cycles
system.cpu0.l2cache.overall_miss_latency::.switch_cpus0.inst     35369928                       # number of overall miss cycles
system.cpu0.l2cache.overall_miss_latency::.switch_cpus0.data  71010163422                       # number of overall miss cycles
system.cpu0.l2cache.overall_miss_latency::total  71045533350                       # number of overall miss cycles
system.cpu0.l2cache.demand_accesses::.cpu0.inst            3                       # number of demand (read+write) accesses
system.cpu0.l2cache.demand_accesses::.cpu0.data            6                       # number of demand (read+write) accesses
system.cpu0.l2cache.demand_accesses::.switch_cpus0.inst          346                       # number of demand (read+write) accesses
system.cpu0.l2cache.demand_accesses::.switch_cpus0.data      1321729                       # number of demand (read+write) accesses
system.cpu0.l2cache.demand_accesses::total      1322084                       # number of demand (read+write) accesses
system.cpu0.l2cache.overall_accesses::.cpu0.inst            3                       # number of overall (read+write) accesses
system.cpu0.l2cache.overall_accesses::.cpu0.data            6                       # number of overall (read+write) accesses
system.cpu0.l2cache.overall_accesses::.switch_cpus0.inst          346                       # number of overall (read+write) accesses
system.cpu0.l2cache.overall_accesses::.switch_cpus0.data      1321729                       # number of overall (read+write) accesses
system.cpu0.l2cache.overall_accesses::total      1322084                       # number of overall (read+write) accesses
system.cpu0.l2cache.demand_miss_rate::.cpu0.inst            1                       # miss rate for demand accesses
system.cpu0.l2cache.demand_miss_rate::.cpu0.data            1                       # miss rate for demand accesses
system.cpu0.l2cache.demand_miss_rate::.switch_cpus0.inst     0.997110                       # miss rate for demand accesses
system.cpu0.l2cache.demand_miss_rate::.switch_cpus0.data     0.720516                       # miss rate for demand accesses
system.cpu0.l2cache.demand_miss_rate::total     0.720590                       # miss rate for demand accesses
system.cpu0.l2cache.overall_miss_rate::.cpu0.inst            1                       # miss rate for overall accesses
system.cpu0.l2cache.overall_miss_rate::.cpu0.data            1                       # miss rate for overall accesses
system.cpu0.l2cache.overall_miss_rate::.switch_cpus0.inst     0.997110                       # miss rate for overall accesses
system.cpu0.l2cache.overall_miss_rate::.switch_cpus0.data     0.720516                       # miss rate for overall accesses
system.cpu0.l2cache.overall_miss_rate::total     0.720590                       # miss rate for overall accesses
system.cpu0.l2cache.demand_avg_miss_latency::.switch_cpus0.inst 102521.530435                       # average overall miss latency
system.cpu0.l2cache.demand_avg_miss_latency::.switch_cpus0.data 74564.895694                       # average overall miss latency
system.cpu0.l2cache.demand_avg_miss_latency::total 74574.315379                       # average overall miss latency
system.cpu0.l2cache.overall_avg_miss_latency::.switch_cpus0.inst 102521.530435                       # average overall miss latency
system.cpu0.l2cache.overall_avg_miss_latency::.switch_cpus0.data 74564.895694                       # average overall miss latency
system.cpu0.l2cache.overall_avg_miss_latency::total 74574.315379                       # average overall miss latency
system.cpu0.l2cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.l2cache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu0.l2cache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu0.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.l2cache.writebacks::.writebacks       949720                       # number of writebacks
system.cpu0.l2cache.writebacks::total          949720                       # number of writebacks
system.cpu0.l2cache.demand_mshr_misses::.switch_cpus0.inst          345                       # number of demand (read+write) MSHR misses
system.cpu0.l2cache.demand_mshr_misses::.switch_cpus0.data       952327                       # number of demand (read+write) MSHR misses
system.cpu0.l2cache.demand_mshr_misses::total       952672                       # number of demand (read+write) MSHR misses
system.cpu0.l2cache.overall_mshr_misses::.switch_cpus0.inst          345                       # number of overall MSHR misses
system.cpu0.l2cache.overall_mshr_misses::.switch_cpus0.data       952327                       # number of overall MSHR misses
system.cpu0.l2cache.overall_mshr_misses::total       952672                       # number of overall MSHR misses
system.cpu0.l2cache.demand_mshr_miss_latency::.switch_cpus0.inst     35255043                       # number of demand (read+write) MSHR miss cycles
system.cpu0.l2cache.demand_mshr_miss_latency::.switch_cpus0.data  70693038864                       # number of demand (read+write) MSHR miss cycles
system.cpu0.l2cache.demand_mshr_miss_latency::total  70728293907                       # number of demand (read+write) MSHR miss cycles
system.cpu0.l2cache.overall_mshr_miss_latency::.switch_cpus0.inst     35255043                       # number of overall MSHR miss cycles
system.cpu0.l2cache.overall_mshr_miss_latency::.switch_cpus0.data  70693038864                       # number of overall MSHR miss cycles
system.cpu0.l2cache.overall_mshr_miss_latency::total  70728293907                       # number of overall MSHR miss cycles
system.cpu0.l2cache.demand_mshr_miss_rate::.switch_cpus0.inst     0.997110                       # mshr miss rate for demand accesses
system.cpu0.l2cache.demand_mshr_miss_rate::.switch_cpus0.data     0.720516                       # mshr miss rate for demand accesses
system.cpu0.l2cache.demand_mshr_miss_rate::total     0.720584                       # mshr miss rate for demand accesses
system.cpu0.l2cache.overall_mshr_miss_rate::.switch_cpus0.inst     0.997110                       # mshr miss rate for overall accesses
system.cpu0.l2cache.overall_mshr_miss_rate::.switch_cpus0.data     0.720516                       # mshr miss rate for overall accesses
system.cpu0.l2cache.overall_mshr_miss_rate::total     0.720584                       # mshr miss rate for overall accesses
system.cpu0.l2cache.demand_avg_mshr_miss_latency::.switch_cpus0.inst 102188.530435                       # average overall mshr miss latency
system.cpu0.l2cache.demand_avg_mshr_miss_latency::.switch_cpus0.data 74231.896044                       # average overall mshr miss latency
system.cpu0.l2cache.demand_avg_mshr_miss_latency::total 74242.020241                       # average overall mshr miss latency
system.cpu0.l2cache.overall_avg_mshr_miss_latency::.switch_cpus0.inst 102188.530435                       # average overall mshr miss latency
system.cpu0.l2cache.overall_avg_mshr_miss_latency::.switch_cpus0.data 74231.896044                       # average overall mshr miss latency
system.cpu0.l2cache.overall_avg_mshr_miss_latency::total 74242.020241                       # average overall mshr miss latency
system.cpu0.l2cache.replacements               949720                       # number of replacements
system.cpu0.l2cache.WritebackDirty_hits::.writebacks       682002                       # number of WritebackDirty hits
system.cpu0.l2cache.WritebackDirty_hits::total       682002                       # number of WritebackDirty hits
system.cpu0.l2cache.WritebackDirty_accesses::.writebacks       682002                       # number of WritebackDirty accesses(hits+misses)
system.cpu0.l2cache.WritebackDirty_accesses::total       682002                       # number of WritebackDirty accesses(hits+misses)
system.cpu0.l2cache.WritebackClean_hits::.writebacks       639219                       # number of WritebackClean hits
system.cpu0.l2cache.WritebackClean_hits::total       639219                       # number of WritebackClean hits
system.cpu0.l2cache.WritebackClean_accesses::.writebacks       639219                       # number of WritebackClean accesses(hits+misses)
system.cpu0.l2cache.WritebackClean_accesses::total       639219                       # number of WritebackClean accesses(hits+misses)
system.cpu0.l2cache.UpgradeReq_hits::.switch_cpus0.data        53900                       # number of UpgradeReq hits
system.cpu0.l2cache.UpgradeReq_hits::total        53900                       # number of UpgradeReq hits
system.cpu0.l2cache.UpgradeReq_misses::.switch_cpus0.data            1                       # number of UpgradeReq misses
system.cpu0.l2cache.UpgradeReq_misses::total            1                       # number of UpgradeReq misses
system.cpu0.l2cache.UpgradeReq_accesses::.switch_cpus0.data        53901                       # number of UpgradeReq accesses(hits+misses)
system.cpu0.l2cache.UpgradeReq_accesses::total        53901                       # number of UpgradeReq accesses(hits+misses)
system.cpu0.l2cache.UpgradeReq_miss_rate::.switch_cpus0.data     0.000019                       # miss rate for UpgradeReq accesses
system.cpu0.l2cache.UpgradeReq_miss_rate::total     0.000019                       # miss rate for UpgradeReq accesses
system.cpu0.l2cache.UpgradeReq_mshr_misses::.switch_cpus0.data            1                       # number of UpgradeReq MSHR misses
system.cpu0.l2cache.UpgradeReq_mshr_misses::total            1                       # number of UpgradeReq MSHR misses
system.cpu0.l2cache.UpgradeReq_mshr_miss_latency::.switch_cpus0.data        17982                       # number of UpgradeReq MSHR miss cycles
system.cpu0.l2cache.UpgradeReq_mshr_miss_latency::total        17982                       # number of UpgradeReq MSHR miss cycles
system.cpu0.l2cache.UpgradeReq_mshr_miss_rate::.switch_cpus0.data     0.000019                       # mshr miss rate for UpgradeReq accesses
system.cpu0.l2cache.UpgradeReq_mshr_miss_rate::total     0.000019                       # mshr miss rate for UpgradeReq accesses
system.cpu0.l2cache.UpgradeReq_avg_mshr_miss_latency::.switch_cpus0.data        17982                       # average UpgradeReq mshr miss latency
system.cpu0.l2cache.UpgradeReq_avg_mshr_miss_latency::total        17982                       # average UpgradeReq mshr miss latency
system.cpu0.l2cache.ReadExReq_hits::.switch_cpus0.data        17015                       # number of ReadExReq hits
system.cpu0.l2cache.ReadExReq_hits::total        17015                       # number of ReadExReq hits
system.cpu0.l2cache.ReadExReq_misses::.cpu0.data            1                       # number of ReadExReq misses
system.cpu0.l2cache.ReadExReq_misses::.switch_cpus0.data       204076                       # number of ReadExReq misses
system.cpu0.l2cache.ReadExReq_misses::total       204077                       # number of ReadExReq misses
system.cpu0.l2cache.ReadExReq_miss_latency::.switch_cpus0.data   8860695768                       # number of ReadExReq miss cycles
system.cpu0.l2cache.ReadExReq_miss_latency::total   8860695768                       # number of ReadExReq miss cycles
system.cpu0.l2cache.ReadExReq_accesses::.cpu0.data            1                       # number of ReadExReq accesses(hits+misses)
system.cpu0.l2cache.ReadExReq_accesses::.switch_cpus0.data       221091                       # number of ReadExReq accesses(hits+misses)
system.cpu0.l2cache.ReadExReq_accesses::total       221092                       # number of ReadExReq accesses(hits+misses)
system.cpu0.l2cache.ReadExReq_miss_rate::.cpu0.data            1                       # miss rate for ReadExReq accesses
system.cpu0.l2cache.ReadExReq_miss_rate::.switch_cpus0.data     0.923041                       # miss rate for ReadExReq accesses
system.cpu0.l2cache.ReadExReq_miss_rate::total     0.923041                       # miss rate for ReadExReq accesses
system.cpu0.l2cache.ReadExReq_avg_miss_latency::.switch_cpus0.data 43418.607617                       # average ReadExReq miss latency
system.cpu0.l2cache.ReadExReq_avg_miss_latency::total 43418.394861                       # average ReadExReq miss latency
system.cpu0.l2cache.ReadExReq_mshr_misses::.switch_cpus0.data       204076                       # number of ReadExReq MSHR misses
system.cpu0.l2cache.ReadExReq_mshr_misses::total       204076                       # number of ReadExReq MSHR misses
system.cpu0.l2cache.ReadExReq_mshr_miss_latency::.switch_cpus0.data   8792738793                       # number of ReadExReq MSHR miss cycles
system.cpu0.l2cache.ReadExReq_mshr_miss_latency::total   8792738793                       # number of ReadExReq MSHR miss cycles
system.cpu0.l2cache.ReadExReq_mshr_miss_rate::.switch_cpus0.data     0.923041                       # mshr miss rate for ReadExReq accesses
system.cpu0.l2cache.ReadExReq_mshr_miss_rate::total     0.923037                       # mshr miss rate for ReadExReq accesses
system.cpu0.l2cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus0.data 43085.609249                       # average ReadExReq mshr miss latency
system.cpu0.l2cache.ReadExReq_avg_mshr_miss_latency::total 43085.609249                       # average ReadExReq mshr miss latency
system.cpu0.l2cache.ReadSharedReq_hits::.switch_cpus0.inst            1                       # number of ReadSharedReq hits
system.cpu0.l2cache.ReadSharedReq_hits::.switch_cpus0.data       352387                       # number of ReadSharedReq hits
system.cpu0.l2cache.ReadSharedReq_hits::total       352388                       # number of ReadSharedReq hits
system.cpu0.l2cache.ReadSharedReq_misses::.cpu0.inst            3                       # number of ReadSharedReq misses
system.cpu0.l2cache.ReadSharedReq_misses::.cpu0.data            5                       # number of ReadSharedReq misses
system.cpu0.l2cache.ReadSharedReq_misses::.switch_cpus0.inst          345                       # number of ReadSharedReq misses
system.cpu0.l2cache.ReadSharedReq_misses::.switch_cpus0.data       748251                       # number of ReadSharedReq misses
system.cpu0.l2cache.ReadSharedReq_misses::total       748604                       # number of ReadSharedReq misses
system.cpu0.l2cache.ReadSharedReq_miss_latency::.switch_cpus0.inst     35369928                       # number of ReadSharedReq miss cycles
system.cpu0.l2cache.ReadSharedReq_miss_latency::.switch_cpus0.data  62149467654                       # number of ReadSharedReq miss cycles
system.cpu0.l2cache.ReadSharedReq_miss_latency::total  62184837582                       # number of ReadSharedReq miss cycles
system.cpu0.l2cache.ReadSharedReq_accesses::.cpu0.inst            3                       # number of ReadSharedReq accesses(hits+misses)
system.cpu0.l2cache.ReadSharedReq_accesses::.cpu0.data            5                       # number of ReadSharedReq accesses(hits+misses)
system.cpu0.l2cache.ReadSharedReq_accesses::.switch_cpus0.inst          346                       # number of ReadSharedReq accesses(hits+misses)
system.cpu0.l2cache.ReadSharedReq_accesses::.switch_cpus0.data      1100638                       # number of ReadSharedReq accesses(hits+misses)
system.cpu0.l2cache.ReadSharedReq_accesses::total      1100992                       # number of ReadSharedReq accesses(hits+misses)
system.cpu0.l2cache.ReadSharedReq_miss_rate::.cpu0.inst            1                       # miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_miss_rate::.cpu0.data            1                       # miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_miss_rate::.switch_cpus0.inst     0.997110                       # miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_miss_rate::.switch_cpus0.data     0.679834                       # miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_miss_rate::total     0.679936                       # miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus0.inst 102521.530435                       # average ReadSharedReq miss latency
system.cpu0.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus0.data 83059.651980                       # average ReadSharedReq miss latency
system.cpu0.l2cache.ReadSharedReq_avg_miss_latency::total 83067.733517                       # average ReadSharedReq miss latency
system.cpu0.l2cache.ReadSharedReq_mshr_misses::.switch_cpus0.inst          345                       # number of ReadSharedReq MSHR misses
system.cpu0.l2cache.ReadSharedReq_mshr_misses::.switch_cpus0.data       748251                       # number of ReadSharedReq MSHR misses
system.cpu0.l2cache.ReadSharedReq_mshr_misses::total       748596                       # number of ReadSharedReq MSHR misses
system.cpu0.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus0.inst     35255043                       # number of ReadSharedReq MSHR miss cycles
system.cpu0.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus0.data  61900300071                       # number of ReadSharedReq MSHR miss cycles
system.cpu0.l2cache.ReadSharedReq_mshr_miss_latency::total  61935555114                       # number of ReadSharedReq MSHR miss cycles
system.cpu0.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus0.inst     0.997110                       # mshr miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus0.data     0.679834                       # mshr miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_mshr_miss_rate::total     0.679929                       # mshr miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus0.inst 102188.530435                       # average ReadSharedReq mshr miss latency
system.cpu0.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus0.data 82726.651980                       # average ReadSharedReq mshr miss latency
system.cpu0.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 82735.621235                       # average ReadSharedReq mshr miss latency
system.cpu0.l2cache.power_state.pwrStateResidencyTicks::UNDEFINED 15680183389065                       # Cumulative time (in ticks) in various power states
system.cpu0.l2cache.tags.tagsinuse        4083.740570                       # Cycle average of tags in use
system.cpu0.l2cache.tags.total_refs           2697204                       # Total number of references to valid blocks.
system.cpu0.l2cache.tags.sampled_refs          953816                       # Sample count of references to valid blocks.
system.cpu0.l2cache.tags.avg_refs            2.827803                       # Average number of references to valid blocks.
system.cpu0.l2cache.tags.warmup_cycle    15651257077998                       # Cycle when the warmup percentage was hit.
system.cpu0.l2cache.tags.occ_blocks::.writebacks     5.311919                       # Average occupied blocks per requestor
system.cpu0.l2cache.tags.occ_blocks::.cpu0.inst     0.013664                       # Average occupied blocks per requestor
system.cpu0.l2cache.tags.occ_blocks::.cpu0.data     0.041438                       # Average occupied blocks per requestor
system.cpu0.l2cache.tags.occ_blocks::.switch_cpus0.inst     2.387464                       # Average occupied blocks per requestor
system.cpu0.l2cache.tags.occ_blocks::.switch_cpus0.data  4075.986087                       # Average occupied blocks per requestor
system.cpu0.l2cache.tags.occ_percent::.writebacks     0.001297                       # Average percentage of cache occupancy
system.cpu0.l2cache.tags.occ_percent::.cpu0.inst     0.000003                       # Average percentage of cache occupancy
system.cpu0.l2cache.tags.occ_percent::.cpu0.data     0.000010                       # Average percentage of cache occupancy
system.cpu0.l2cache.tags.occ_percent::.switch_cpus0.inst     0.000583                       # Average percentage of cache occupancy
system.cpu0.l2cache.tags.occ_percent::.switch_cpus0.data     0.995114                       # Average percentage of cache occupancy
system.cpu0.l2cache.tags.occ_percent::total     0.997007                       # Average percentage of cache occupancy
system.cpu0.l2cache.tags.occ_task_id_blocks::1024         4096                       # Occupied blocks per task id
system.cpu0.l2cache.tags.age_task_id_blocks_1024::0          920                       # Occupied blocks per task id
system.cpu0.l2cache.tags.age_task_id_blocks_1024::1         3174                       # Occupied blocks per task id
system.cpu0.l2cache.tags.age_task_id_blocks_1024::2            2                       # Occupied blocks per task id
system.cpu0.l2cache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.l2cache.tags.tag_accesses        44109112                       # Number of tag accesses
system.cpu0.l2cache.tags.data_accesses       44109112                       # Number of data accesses
system.cpu0.l2cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 15680183389065                       # Cumulative time (in ticks) in various power states
system.cpu0.mmucache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.mmucache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.mmucache.blocked::no_mshrs              0                       # number of cycles access was blocked
system.cpu0.mmucache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu0.mmucache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.mmucache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.mmucache.replacements                   0                       # number of replacements
system.cpu0.mmucache.mmubus.snoops                  0                       # Total snoops (count)
system.cpu0.mmucache.mmubus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.cpu0.mmucache.mmubus.snoop_fanout::samples            0                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::mean          nan                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::stdev          nan                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::underflows            0                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::0            0                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::overflows            0                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::max_value            0                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::total            0                       # Request fanout histogram
system.cpu0.mmucache.mmubus.power_state.pwrStateResidencyTicks::UNDEFINED 15680183389065                       # Cumulative time (in ticks) in various power states
system.cpu0.mmucache.power_state.pwrStateResidencyTicks::UNDEFINED 15680183389065                       # Cumulative time (in ticks) in various power states
system.cpu0.mmucache.tags.tagsinuse                 0                       # Cycle average of tags in use
system.cpu0.mmucache.tags.total_refs                0                       # Total number of references to valid blocks.
system.cpu0.mmucache.tags.sampled_refs              0                       # Sample count of references to valid blocks.
system.cpu0.mmucache.tags.avg_refs                nan                       # Average number of references to valid blocks.
system.cpu0.mmucache.tags.warmup_cycle              0                       # Cycle when the warmup percentage was hit.
system.cpu0.mmucache.tags.tag_accesses              0                       # Number of tag accesses
system.cpu0.mmucache.tags.data_accesses             0                       # Number of data accesses
system.cpu0.mmucache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 15680183389065                       # Cumulative time (in ticks) in various power states
system.cpu0.power_state.numTransitions              1                       # Number of power state transitions
system.cpu0.power_state.pwrStateResidencyTicks::ON 15651257088321                       # Cumulative time (in ticks) in various power states
system.cpu0.power_state.pwrStateResidencyTicks::OFF  28926300744                       # Cumulative time (in ticks) in various power states
system.cpu0.thread-14697.numInsts                   0                       # Number of Instructions committed
system.cpu0.thread-14697.numOps                     0                       # Number of Ops committed
system.cpu0.thread-14697.numMemRefs                 0                       # Number of Memory References
system.cpu1.dcache.demand_hits::.cpu1.data            1                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::.switch_cpus1.data     27336438                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        27336439                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data            1                       # number of overall hits
system.cpu1.dcache.overall_hits::.switch_cpus1.data     27336438                       # number of overall hits
system.cpu1.dcache.overall_hits::total       27336439                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data            5                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::.switch_cpus1.data      2679747                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total       2679752                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data            5                       # number of overall misses
system.cpu1.dcache.overall_misses::.switch_cpus1.data      2679748                       # number of overall misses
system.cpu1.dcache.overall_misses::total      2679753                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.switch_cpus1.data 107610138144                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 107610138144                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.switch_cpus1.data 107610138144                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 107610138144                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data            6                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::.switch_cpus1.data     30016185                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     30016191                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data            6                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::.switch_cpus1.data     30016186                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     30016192                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.833333                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::.switch_cpus1.data     0.089277                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.089277                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.833333                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::.switch_cpus1.data     0.089277                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.089277                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.switch_cpus1.data 40156.827545                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 40156.752619                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.switch_cpus1.data 40156.812560                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 40156.737634                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs          606                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets           18                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                8                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              1                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    75.750000                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets           18                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks      1849146                       # number of writebacks
system.cpu1.dcache.writebacks::total          1849146                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.switch_cpus1.data       816816                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total       816816                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.switch_cpus1.data       816816                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total       816816                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.switch_cpus1.data      1862931                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total      1862931                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.switch_cpus1.data      1862932                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total      1862932                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.switch_cpus1.data  54930438909                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total  54930438909                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.switch_cpus1.data  54930560121                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total  54930560121                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.switch_cpus1.data     0.062064                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.062064                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.switch_cpus1.data     0.062064                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.062064                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.switch_cpus1.data 29486.029761                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 29486.029761                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.switch_cpus1.data 29486.078999                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 29486.078999                       # average overall mshr miss latency
system.cpu1.dcache.replacements               1849146                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.switch_cpus1.data     22349101                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       22349101                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data            5                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::.switch_cpus1.data      2442502                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total      2442507                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.switch_cpus1.data 104731576587                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 104731576587                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data            5                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::.switch_cpus1.data     24791603                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     24791608                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data            1                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::.switch_cpus1.data     0.098521                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.098522                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.switch_cpus1.data 42878.808937                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 42878.721161                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.switch_cpus1.data       816759                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total       816759                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.switch_cpus1.data      1625743                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total      1625743                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.switch_cpus1.data  52130976840                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total  52130976840                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.switch_cpus1.data     0.065576                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.065576                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus1.data 32065.939598                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 32065.939598                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data            1                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::.switch_cpus1.data      4987337                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       4987338                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.switch_cpus1.data       237245                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total       237245                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.switch_cpus1.data   2878561557                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total   2878561557                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data            1                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::.switch_cpus1.data      5224582                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      5224583                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.switch_cpus1.data     0.045409                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.045409                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.switch_cpus1.data 12133.286506                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 12133.286506                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.switch_cpus1.data           57                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total           57                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.switch_cpus1.data       237188                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total       237188                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.switch_cpus1.data   2799462069                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total   2799462069                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.switch_cpus1.data     0.045398                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.045398                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus1.data 11802.713750                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 11802.713750                       # average WriteReq mshr miss latency
system.cpu1.dcache.SoftPFReq_misses::.switch_cpus1.data            1                       # number of SoftPFReq misses
system.cpu1.dcache.SoftPFReq_misses::total            1                       # number of SoftPFReq misses
system.cpu1.dcache.SoftPFReq_accesses::.switch_cpus1.data            1                       # number of SoftPFReq accesses(hits+misses)
system.cpu1.dcache.SoftPFReq_accesses::total            1                       # number of SoftPFReq accesses(hits+misses)
system.cpu1.dcache.SoftPFReq_miss_rate::.switch_cpus1.data            1                       # miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_miss_rate::total            1                       # miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_mshr_misses::.switch_cpus1.data            1                       # number of SoftPFReq MSHR misses
system.cpu1.dcache.SoftPFReq_mshr_misses::total            1                       # number of SoftPFReq MSHR misses
system.cpu1.dcache.SoftPFReq_mshr_miss_latency::.switch_cpus1.data       121212                       # number of SoftPFReq MSHR miss cycles
system.cpu1.dcache.SoftPFReq_mshr_miss_latency::total       121212                       # number of SoftPFReq MSHR miss cycles
system.cpu1.dcache.SoftPFReq_mshr_miss_rate::.switch_cpus1.data            1                       # mshr miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_mshr_miss_rate::total            1                       # mshr miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_avg_mshr_miss_latency::.switch_cpus1.data       121212                       # average SoftPFReq mshr miss latency
system.cpu1.dcache.SoftPFReq_avg_mshr_miss_latency::total       121212                       # average SoftPFReq mshr miss latency
system.cpu1.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 15680183389065                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse          511.722975                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs           29209663                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs          1849658                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            15.791926                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle     15651257078331                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data     0.005086                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_blocks::.switch_cpus1.data   511.717889                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.000010                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::.switch_cpus1.data     0.999449                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.999459                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0          509                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1            2                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses        241979194                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses       241979194                       # Number of data accesses
system.cpu1.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 15680183389065                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb.rdAccesses                          5                       # TLB accesses on read requests
system.cpu1.dtb.wrAccesses                          1                       # TLB accesses on write requests
system.cpu1.dtb.rdMisses                            0                       # TLB misses on read requests
system.cpu1.dtb.wrMisses                            0                       # TLB misses on write requests
system.cpu1.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 15680183389065                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst           17                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::.switch_cpus1.inst     23377755                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        23377772                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst           17                       # number of overall hits
system.cpu1.icache.overall_hits::.switch_cpus1.inst     23377755                       # number of overall hits
system.cpu1.icache.overall_hits::total       23377772                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst            4                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::.switch_cpus1.inst          111                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total           115                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst            4                       # number of overall misses
system.cpu1.icache.overall_misses::.switch_cpus1.inst          111                       # number of overall misses
system.cpu1.icache.overall_misses::total          115                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.switch_cpus1.inst     10914408                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total     10914408                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.switch_cpus1.inst     10914408                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total     10914408                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst           21                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::.switch_cpus1.inst     23377866                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     23377887                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst           21                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::.switch_cpus1.inst     23377866                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     23377887                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.190476                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::.switch_cpus1.inst     0.000005                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000005                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.190476                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::.switch_cpus1.inst     0.000005                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000005                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.switch_cpus1.inst        98328                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 94907.895652                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.switch_cpus1.inst        98328                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 94907.895652                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.demand_mshr_hits::.switch_cpus1.inst           31                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total           31                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.switch_cpus1.inst           31                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total           31                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.switch_cpus1.inst           80                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           80                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.switch_cpus1.inst           80                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           80                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.switch_cpus1.inst      7993665                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      7993665                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.switch_cpus1.inst      7993665                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      7993665                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.switch_cpus1.inst     0.000003                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000003                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.switch_cpus1.inst     0.000003                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000003                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.switch_cpus1.inst 99920.812500                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 99920.812500                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.switch_cpus1.inst 99920.812500                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 99920.812500                       # average overall mshr miss latency
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst           17                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::.switch_cpus1.inst     23377755                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       23377772                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst            4                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::.switch_cpus1.inst          111                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total          115                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.switch_cpus1.inst     10914408                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total     10914408                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst           21                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::.switch_cpus1.inst     23377866                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     23377887                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.190476                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::.switch_cpus1.inst     0.000005                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000005                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.switch_cpus1.inst        98328                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 94907.895652                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.switch_cpus1.inst           31                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total           31                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.switch_cpus1.inst           80                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           80                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.switch_cpus1.inst      7993665                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      7993665                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.switch_cpus1.inst     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus1.inst 99920.812500                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 99920.812500                       # average ReadReq mshr miss latency
system.cpu1.icache.power_state.pwrStateResidencyTicks::UNDEFINED 15680183389065                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse           81.793881                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs           23377856                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs               84                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs         278307.809524                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle     15651257077998                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst     3.999999                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_blocks::.switch_cpus1.inst    77.793882                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.007812                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::.switch_cpus1.inst     0.151941                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.159754                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           82                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4           82                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024     0.160156                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses        187023180                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses       187023180                       # Number of data accesses
system.cpu1.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 15680183389065                       # Cumulative time (in ticks) in various power states
system.cpu1.interrupts.clk_domain.clock          5328                       # Clock period in ticks
system.cpu1.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu1.itb.wrAccesses                         21                       # TLB accesses on write requests
system.cpu1.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu1.itb.wrMisses                            0                       # TLB misses on write requests
system.cpu1.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 15680183389065                       # Cumulative time (in ticks) in various power states
system.cpu1.l2bus.trans_dist::ReadResp        1625833                       # Transaction distribution
system.cpu1.l2bus.trans_dist::WritebackDirty      1177281                       # Transaction distribution
system.cpu1.l2bus.trans_dist::WritebackClean      1536960                       # Transaction distribution
system.cpu1.l2bus.trans_dist::UpgradeReq        13328                       # Transaction distribution
system.cpu1.l2bus.trans_dist::UpgradeResp        13328                       # Transaction distribution
system.cpu1.l2bus.trans_dist::ReadExReq        223909                       # Transaction distribution
system.cpu1.l2bus.trans_dist::ReadExResp       223909                       # Transaction distribution
system.cpu1.l2bus.trans_dist::ReadSharedReq      1625833                       # Transaction distribution
system.cpu1.l2bus.pkt_count_system.cpu1.icache.mem_side_port::system.cpu1.l2cache.cpu_side_port          168                       # Packet count per connected requestor and responder (bytes)
system.cpu1.l2bus.pkt_count_system.cpu1.dcache.mem_side_port::system.cpu1.l2cache.cpu_side_port      5575116                       # Packet count per connected requestor and responder (bytes)
system.cpu1.l2bus.pkt_count::total            5575284                       # Packet count per connected requestor and responder (bytes)
system.cpu1.l2bus.pkt_size_system.cpu1.icache.mem_side_port::system.cpu1.l2cache.cpu_side_port         5376                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu1.l2bus.pkt_size_system.cpu1.dcache.mem_side_port::system.cpu1.l2cache.cpu_side_port    236723392                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu1.l2bus.pkt_size::total           236728768                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu1.l2bus.snoops                       865097                       # Total snoops (count)
system.cpu1.l2bus.snoopTraffic               55366144                       # Total snoop traffic (bytes)
system.cpu1.l2bus.snoop_fanout::samples       2728165                       # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::mean         0.000106                       # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::stdev        0.010345                       # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::0             2727876     99.99%     99.99% # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::1                 288      0.01%    100.00% # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::2                   1      0.00%    100.00% # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::3                   0      0.00%    100.00% # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::max_value            2                       # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::total         2728165                       # Request fanout histogram
system.cpu1.l2bus.power_state.pwrStateResidencyTicks::UNDEFINED 15680183389065                       # Cumulative time (in ticks) in various power states
system.cpu1.l2bus.reqLayer0.occupancy      2467696167                       # Layer occupancy (ticks)
system.cpu1.l2bus.reqLayer0.utilization           8.5                       # Layer utilization (%)
system.cpu1.l2bus.respLayer0.occupancy          79920                       # Layer occupancy (ticks)
system.cpu1.l2bus.respLayer0.utilization          0.0                       # Layer utilization (%)
system.cpu1.l2bus.respLayer1.occupancy     1852241571                       # Layer occupancy (ticks)
system.cpu1.l2bus.respLayer1.utilization          6.4                       # Layer utilization (%)
system.cpu1.l2cache.demand_hits::.switch_cpus1.inst            1                       # number of demand (read+write) hits
system.cpu1.l2cache.demand_hits::.switch_cpus1.data       980662                       # number of demand (read+write) hits
system.cpu1.l2cache.demand_hits::total         980663                       # number of demand (read+write) hits
system.cpu1.l2cache.overall_hits::.switch_cpus1.inst            1                       # number of overall hits
system.cpu1.l2cache.overall_hits::.switch_cpus1.data       980662                       # number of overall hits
system.cpu1.l2cache.overall_hits::total        980663                       # number of overall hits
system.cpu1.l2cache.demand_misses::.cpu1.inst            4                       # number of demand (read+write) misses
system.cpu1.l2cache.demand_misses::.cpu1.data            5                       # number of demand (read+write) misses
system.cpu1.l2cache.demand_misses::.switch_cpus1.inst           79                       # number of demand (read+write) misses
system.cpu1.l2cache.demand_misses::.switch_cpus1.data       868990                       # number of demand (read+write) misses
system.cpu1.l2cache.demand_misses::total       869078                       # number of demand (read+write) misses
system.cpu1.l2cache.overall_misses::.cpu1.inst            4                       # number of overall misses
system.cpu1.l2cache.overall_misses::.cpu1.data            5                       # number of overall misses
system.cpu1.l2cache.overall_misses::.switch_cpus1.inst           79                       # number of overall misses
system.cpu1.l2cache.overall_misses::.switch_cpus1.data       868990                       # number of overall misses
system.cpu1.l2cache.overall_misses::total       869078                       # number of overall misses
system.cpu1.l2cache.demand_miss_latency::.switch_cpus1.inst      7935723                       # number of demand (read+write) miss cycles
system.cpu1.l2cache.demand_miss_latency::.switch_cpus1.data  49751380152                       # number of demand (read+write) miss cycles
system.cpu1.l2cache.demand_miss_latency::total  49759315875                       # number of demand (read+write) miss cycles
system.cpu1.l2cache.overall_miss_latency::.switch_cpus1.inst      7935723                       # number of overall miss cycles
system.cpu1.l2cache.overall_miss_latency::.switch_cpus1.data  49751380152                       # number of overall miss cycles
system.cpu1.l2cache.overall_miss_latency::total  49759315875                       # number of overall miss cycles
system.cpu1.l2cache.demand_accesses::.cpu1.inst            4                       # number of demand (read+write) accesses
system.cpu1.l2cache.demand_accesses::.cpu1.data            5                       # number of demand (read+write) accesses
system.cpu1.l2cache.demand_accesses::.switch_cpus1.inst           80                       # number of demand (read+write) accesses
system.cpu1.l2cache.demand_accesses::.switch_cpus1.data      1849652                       # number of demand (read+write) accesses
system.cpu1.l2cache.demand_accesses::total      1849741                       # number of demand (read+write) accesses
system.cpu1.l2cache.overall_accesses::.cpu1.inst            4                       # number of overall (read+write) accesses
system.cpu1.l2cache.overall_accesses::.cpu1.data            5                       # number of overall (read+write) accesses
system.cpu1.l2cache.overall_accesses::.switch_cpus1.inst           80                       # number of overall (read+write) accesses
system.cpu1.l2cache.overall_accesses::.switch_cpus1.data      1849652                       # number of overall (read+write) accesses
system.cpu1.l2cache.overall_accesses::total      1849741                       # number of overall (read+write) accesses
system.cpu1.l2cache.demand_miss_rate::.cpu1.inst            1                       # miss rate for demand accesses
system.cpu1.l2cache.demand_miss_rate::.cpu1.data            1                       # miss rate for demand accesses
system.cpu1.l2cache.demand_miss_rate::.switch_cpus1.inst     0.987500                       # miss rate for demand accesses
system.cpu1.l2cache.demand_miss_rate::.switch_cpus1.data     0.469813                       # miss rate for demand accesses
system.cpu1.l2cache.demand_miss_rate::total     0.469838                       # miss rate for demand accesses
system.cpu1.l2cache.overall_miss_rate::.cpu1.inst            1                       # miss rate for overall accesses
system.cpu1.l2cache.overall_miss_rate::.cpu1.data            1                       # miss rate for overall accesses
system.cpu1.l2cache.overall_miss_rate::.switch_cpus1.inst     0.987500                       # miss rate for overall accesses
system.cpu1.l2cache.overall_miss_rate::.switch_cpus1.data     0.469813                       # miss rate for overall accesses
system.cpu1.l2cache.overall_miss_rate::total     0.469838                       # miss rate for overall accesses
system.cpu1.l2cache.demand_avg_miss_latency::.switch_cpus1.inst 100452.189873                       # average overall miss latency
system.cpu1.l2cache.demand_avg_miss_latency::.switch_cpus1.data 57251.959346                       # average overall miss latency
system.cpu1.l2cache.demand_avg_miss_latency::total 57255.293397                       # average overall miss latency
system.cpu1.l2cache.overall_avg_miss_latency::.switch_cpus1.inst 100452.189873                       # average overall miss latency
system.cpu1.l2cache.overall_avg_miss_latency::.switch_cpus1.data 57251.959346                       # average overall miss latency
system.cpu1.l2cache.overall_avg_miss_latency::total 57255.293397                       # average overall miss latency
system.cpu1.l2cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.l2cache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu1.l2cache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu1.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.l2cache.writebacks::.writebacks       865095                       # number of writebacks
system.cpu1.l2cache.writebacks::total          865095                       # number of writebacks
system.cpu1.l2cache.demand_mshr_hits::.switch_cpus1.data            1                       # number of demand (read+write) MSHR hits
system.cpu1.l2cache.demand_mshr_hits::total            1                       # number of demand (read+write) MSHR hits
system.cpu1.l2cache.overall_mshr_hits::.switch_cpus1.data            1                       # number of overall MSHR hits
system.cpu1.l2cache.overall_mshr_hits::total            1                       # number of overall MSHR hits
system.cpu1.l2cache.demand_mshr_misses::.switch_cpus1.inst           79                       # number of demand (read+write) MSHR misses
system.cpu1.l2cache.demand_mshr_misses::.switch_cpus1.data       868989                       # number of demand (read+write) MSHR misses
system.cpu1.l2cache.demand_mshr_misses::total       869068                       # number of demand (read+write) MSHR misses
system.cpu1.l2cache.overall_mshr_misses::.switch_cpus1.inst           79                       # number of overall MSHR misses
system.cpu1.l2cache.overall_mshr_misses::.switch_cpus1.data       868989                       # number of overall MSHR misses
system.cpu1.l2cache.overall_mshr_misses::total       869068                       # number of overall MSHR misses
system.cpu1.l2cache.demand_mshr_miss_latency::.switch_cpus1.inst      7909416                       # number of demand (read+write) MSHR miss cycles
system.cpu1.l2cache.demand_mshr_miss_latency::.switch_cpus1.data  49461996159                       # number of demand (read+write) MSHR miss cycles
system.cpu1.l2cache.demand_mshr_miss_latency::total  49469905575                       # number of demand (read+write) MSHR miss cycles
system.cpu1.l2cache.overall_mshr_miss_latency::.switch_cpus1.inst      7909416                       # number of overall MSHR miss cycles
system.cpu1.l2cache.overall_mshr_miss_latency::.switch_cpus1.data  49461996159                       # number of overall MSHR miss cycles
system.cpu1.l2cache.overall_mshr_miss_latency::total  49469905575                       # number of overall MSHR miss cycles
system.cpu1.l2cache.demand_mshr_miss_rate::.switch_cpus1.inst     0.987500                       # mshr miss rate for demand accesses
system.cpu1.l2cache.demand_mshr_miss_rate::.switch_cpus1.data     0.469812                       # mshr miss rate for demand accesses
system.cpu1.l2cache.demand_mshr_miss_rate::total     0.469832                       # mshr miss rate for demand accesses
system.cpu1.l2cache.overall_mshr_miss_rate::.switch_cpus1.inst     0.987500                       # mshr miss rate for overall accesses
system.cpu1.l2cache.overall_mshr_miss_rate::.switch_cpus1.data     0.469812                       # mshr miss rate for overall accesses
system.cpu1.l2cache.overall_mshr_miss_rate::total     0.469832                       # mshr miss rate for overall accesses
system.cpu1.l2cache.demand_avg_mshr_miss_latency::.switch_cpus1.inst 100119.189873                       # average overall mshr miss latency
system.cpu1.l2cache.demand_avg_mshr_miss_latency::.switch_cpus1.data 56919.012967                       # average overall mshr miss latency
system.cpu1.l2cache.demand_avg_mshr_miss_latency::total 56922.939948                       # average overall mshr miss latency
system.cpu1.l2cache.overall_avg_mshr_miss_latency::.switch_cpus1.inst 100119.189873                       # average overall mshr miss latency
system.cpu1.l2cache.overall_avg_mshr_miss_latency::.switch_cpus1.data 56919.012967                       # average overall mshr miss latency
system.cpu1.l2cache.overall_avg_mshr_miss_latency::total 56922.939948                       # average overall mshr miss latency
system.cpu1.l2cache.replacements               865095                       # number of replacements
system.cpu1.l2cache.WritebackDirty_hits::.writebacks       986480                       # number of WritebackDirty hits
system.cpu1.l2cache.WritebackDirty_hits::total       986480                       # number of WritebackDirty hits
system.cpu1.l2cache.WritebackDirty_accesses::.writebacks       986480                       # number of WritebackDirty accesses(hits+misses)
system.cpu1.l2cache.WritebackDirty_accesses::total       986480                       # number of WritebackDirty accesses(hits+misses)
system.cpu1.l2cache.WritebackClean_hits::.writebacks       862619                       # number of WritebackClean hits
system.cpu1.l2cache.WritebackClean_hits::total       862619                       # number of WritebackClean hits
system.cpu1.l2cache.WritebackClean_accesses::.writebacks       862619                       # number of WritebackClean accesses(hits+misses)
system.cpu1.l2cache.WritebackClean_accesses::total       862619                       # number of WritebackClean accesses(hits+misses)
system.cpu1.l2cache.UpgradeReq_hits::.switch_cpus1.data        13327                       # number of UpgradeReq hits
system.cpu1.l2cache.UpgradeReq_hits::total        13327                       # number of UpgradeReq hits
system.cpu1.l2cache.UpgradeReq_accesses::.switch_cpus1.data        13327                       # number of UpgradeReq accesses(hits+misses)
system.cpu1.l2cache.UpgradeReq_accesses::total        13327                       # number of UpgradeReq accesses(hits+misses)
system.cpu1.l2cache.ReadExReq_hits::.switch_cpus1.data       111288                       # number of ReadExReq hits
system.cpu1.l2cache.ReadExReq_hits::total       111288                       # number of ReadExReq hits
system.cpu1.l2cache.ReadExReq_misses::.switch_cpus1.data       112621                       # number of ReadExReq misses
system.cpu1.l2cache.ReadExReq_misses::total       112621                       # number of ReadExReq misses
system.cpu1.l2cache.ReadExReq_miss_latency::.switch_cpus1.data   2145738114                       # number of ReadExReq miss cycles
system.cpu1.l2cache.ReadExReq_miss_latency::total   2145738114                       # number of ReadExReq miss cycles
system.cpu1.l2cache.ReadExReq_accesses::.switch_cpus1.data       223909                       # number of ReadExReq accesses(hits+misses)
system.cpu1.l2cache.ReadExReq_accesses::total       223909                       # number of ReadExReq accesses(hits+misses)
system.cpu1.l2cache.ReadExReq_miss_rate::.switch_cpus1.data     0.502977                       # miss rate for ReadExReq accesses
system.cpu1.l2cache.ReadExReq_miss_rate::total     0.502977                       # miss rate for ReadExReq accesses
system.cpu1.l2cache.ReadExReq_avg_miss_latency::.switch_cpus1.data 19052.735405                       # average ReadExReq miss latency
system.cpu1.l2cache.ReadExReq_avg_miss_latency::total 19052.735405                       # average ReadExReq miss latency
system.cpu1.l2cache.ReadExReq_mshr_hits::.switch_cpus1.data            1                       # number of ReadExReq MSHR hits
system.cpu1.l2cache.ReadExReq_mshr_hits::total            1                       # number of ReadExReq MSHR hits
system.cpu1.l2cache.ReadExReq_mshr_misses::.switch_cpus1.data       112620                       # number of ReadExReq MSHR misses
system.cpu1.l2cache.ReadExReq_mshr_misses::total       112620                       # number of ReadExReq MSHR misses
system.cpu1.l2cache.ReadExReq_mshr_miss_latency::.switch_cpus1.data   2108224998                       # number of ReadExReq MSHR miss cycles
system.cpu1.l2cache.ReadExReq_mshr_miss_latency::total   2108224998                       # number of ReadExReq MSHR miss cycles
system.cpu1.l2cache.ReadExReq_mshr_miss_rate::.switch_cpus1.data     0.502972                       # mshr miss rate for ReadExReq accesses
system.cpu1.l2cache.ReadExReq_mshr_miss_rate::total     0.502972                       # mshr miss rate for ReadExReq accesses
system.cpu1.l2cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus1.data 18719.809963                       # average ReadExReq mshr miss latency
system.cpu1.l2cache.ReadExReq_avg_mshr_miss_latency::total 18719.809963                       # average ReadExReq mshr miss latency
system.cpu1.l2cache.ReadSharedReq_hits::.switch_cpus1.inst            1                       # number of ReadSharedReq hits
system.cpu1.l2cache.ReadSharedReq_hits::.switch_cpus1.data       869374                       # number of ReadSharedReq hits
system.cpu1.l2cache.ReadSharedReq_hits::total       869375                       # number of ReadSharedReq hits
system.cpu1.l2cache.ReadSharedReq_misses::.cpu1.inst            4                       # number of ReadSharedReq misses
system.cpu1.l2cache.ReadSharedReq_misses::.cpu1.data            5                       # number of ReadSharedReq misses
system.cpu1.l2cache.ReadSharedReq_misses::.switch_cpus1.inst           79                       # number of ReadSharedReq misses
system.cpu1.l2cache.ReadSharedReq_misses::.switch_cpus1.data       756369                       # number of ReadSharedReq misses
system.cpu1.l2cache.ReadSharedReq_misses::total       756457                       # number of ReadSharedReq misses
system.cpu1.l2cache.ReadSharedReq_miss_latency::.switch_cpus1.inst      7935723                       # number of ReadSharedReq miss cycles
system.cpu1.l2cache.ReadSharedReq_miss_latency::.switch_cpus1.data  47605642038                       # number of ReadSharedReq miss cycles
system.cpu1.l2cache.ReadSharedReq_miss_latency::total  47613577761                       # number of ReadSharedReq miss cycles
system.cpu1.l2cache.ReadSharedReq_accesses::.cpu1.inst            4                       # number of ReadSharedReq accesses(hits+misses)
system.cpu1.l2cache.ReadSharedReq_accesses::.cpu1.data            5                       # number of ReadSharedReq accesses(hits+misses)
system.cpu1.l2cache.ReadSharedReq_accesses::.switch_cpus1.inst           80                       # number of ReadSharedReq accesses(hits+misses)
system.cpu1.l2cache.ReadSharedReq_accesses::.switch_cpus1.data      1625743                       # number of ReadSharedReq accesses(hits+misses)
system.cpu1.l2cache.ReadSharedReq_accesses::total      1625832                       # number of ReadSharedReq accesses(hits+misses)
system.cpu1.l2cache.ReadSharedReq_miss_rate::.cpu1.inst            1                       # miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_miss_rate::.cpu1.data            1                       # miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_miss_rate::.switch_cpus1.inst     0.987500                       # miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_miss_rate::.switch_cpus1.data     0.465245                       # miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_miss_rate::total     0.465274                       # miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus1.inst 100452.189873                       # average ReadSharedReq miss latency
system.cpu1.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus1.data 62939.705406                       # average ReadSharedReq miss latency
system.cpu1.l2cache.ReadSharedReq_avg_miss_latency::total 62942.874163                       # average ReadSharedReq miss latency
system.cpu1.l2cache.ReadSharedReq_mshr_misses::.switch_cpus1.inst           79                       # number of ReadSharedReq MSHR misses
system.cpu1.l2cache.ReadSharedReq_mshr_misses::.switch_cpus1.data       756369                       # number of ReadSharedReq MSHR misses
system.cpu1.l2cache.ReadSharedReq_mshr_misses::total       756448                       # number of ReadSharedReq MSHR misses
system.cpu1.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus1.inst      7909416                       # number of ReadSharedReq MSHR miss cycles
system.cpu1.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus1.data  47353771161                       # number of ReadSharedReq MSHR miss cycles
system.cpu1.l2cache.ReadSharedReq_mshr_miss_latency::total  47361680577                       # number of ReadSharedReq MSHR miss cycles
system.cpu1.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus1.inst     0.987500                       # mshr miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus1.data     0.465245                       # mshr miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_mshr_miss_rate::total     0.465268                       # mshr miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus1.inst 100119.189873                       # average ReadSharedReq mshr miss latency
system.cpu1.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus1.data 62606.705406                       # average ReadSharedReq mshr miss latency
system.cpu1.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 62610.623040                       # average ReadSharedReq mshr miss latency
system.cpu1.l2cache.power_state.pwrStateResidencyTicks::UNDEFINED 15680183389065                       # Cumulative time (in ticks) in various power states
system.cpu1.l2cache.tags.tagsinuse        4082.086680                       # Cycle average of tags in use
system.cpu1.l2cache.tags.total_refs           3712166                       # Total number of references to valid blocks.
system.cpu1.l2cache.tags.sampled_refs          869191                       # Sample count of references to valid blocks.
system.cpu1.l2cache.tags.avg_refs            4.270829                       # Average number of references to valid blocks.
system.cpu1.l2cache.tags.warmup_cycle    15651257077998                       # Cycle when the warmup percentage was hit.
system.cpu1.l2cache.tags.occ_blocks::.writebacks     0.798885                       # Average occupied blocks per requestor
system.cpu1.l2cache.tags.occ_blocks::.cpu1.inst     0.018733                       # Average occupied blocks per requestor
system.cpu1.l2cache.tags.occ_blocks::.cpu1.data     0.036194                       # Average occupied blocks per requestor
system.cpu1.l2cache.tags.occ_blocks::.switch_cpus1.inst     0.355768                       # Average occupied blocks per requestor
system.cpu1.l2cache.tags.occ_blocks::.switch_cpus1.data  4080.877101                       # Average occupied blocks per requestor
system.cpu1.l2cache.tags.occ_percent::.writebacks     0.000195                       # Average percentage of cache occupancy
system.cpu1.l2cache.tags.occ_percent::.cpu1.inst     0.000005                       # Average percentage of cache occupancy
system.cpu1.l2cache.tags.occ_percent::.cpu1.data     0.000009                       # Average percentage of cache occupancy
system.cpu1.l2cache.tags.occ_percent::.switch_cpus1.inst     0.000087                       # Average percentage of cache occupancy
system.cpu1.l2cache.tags.occ_percent::.switch_cpus1.data     0.996308                       # Average percentage of cache occupancy
system.cpu1.l2cache.tags.occ_percent::total     0.996603                       # Average percentage of cache occupancy
system.cpu1.l2cache.tags.occ_task_id_blocks::1024         4096                       # Occupied blocks per task id
system.cpu1.l2cache.tags.age_task_id_blocks_1024::0           56                       # Occupied blocks per task id
system.cpu1.l2cache.tags.age_task_id_blocks_1024::1         3658                       # Occupied blocks per task id
system.cpu1.l2cache.tags.age_task_id_blocks_1024::2          382                       # Occupied blocks per task id
system.cpu1.l2cache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.l2cache.tags.tag_accesses        60263863                       # Number of tag accesses
system.cpu1.l2cache.tags.data_accesses       60263863                       # Number of data accesses
system.cpu1.l2cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 15680183389065                       # Cumulative time (in ticks) in various power states
system.cpu1.mmucache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.mmucache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.mmucache.blocked::no_mshrs              0                       # number of cycles access was blocked
system.cpu1.mmucache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu1.mmucache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.mmucache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.mmucache.replacements                   0                       # number of replacements
system.cpu1.mmucache.mmubus.snoops                  0                       # Total snoops (count)
system.cpu1.mmucache.mmubus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.cpu1.mmucache.mmubus.snoop_fanout::samples            0                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::mean          nan                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::stdev          nan                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::underflows            0                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::0            0                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::overflows            0                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::max_value            0                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::total            0                       # Request fanout histogram
system.cpu1.mmucache.mmubus.power_state.pwrStateResidencyTicks::UNDEFINED 15680183389065                       # Cumulative time (in ticks) in various power states
system.cpu1.mmucache.power_state.pwrStateResidencyTicks::UNDEFINED 15680183389065                       # Cumulative time (in ticks) in various power states
system.cpu1.mmucache.tags.tagsinuse                 0                       # Cycle average of tags in use
system.cpu1.mmucache.tags.total_refs                0                       # Total number of references to valid blocks.
system.cpu1.mmucache.tags.sampled_refs              0                       # Sample count of references to valid blocks.
system.cpu1.mmucache.tags.avg_refs                nan                       # Average number of references to valid blocks.
system.cpu1.mmucache.tags.warmup_cycle              0                       # Cycle when the warmup percentage was hit.
system.cpu1.mmucache.tags.tag_accesses              0                       # Number of tag accesses
system.cpu1.mmucache.tags.data_accesses             0                       # Number of data accesses
system.cpu1.mmucache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 15680183389065                       # Cumulative time (in ticks) in various power states
system.cpu1.power_state.numTransitions              1                       # Number of power state transitions
system.cpu1.power_state.pwrStateResidencyTicks::ON 15651257088321                       # Cumulative time (in ticks) in various power states
system.cpu1.power_state.pwrStateResidencyTicks::OFF  28926300744                       # Cumulative time (in ticks) in various power states
system.cpu1.thread29106.numInsts                    0                       # Number of Instructions committed
system.cpu1.thread29106.numOps                      0                       # Number of Ops committed
system.cpu1.thread29106.numMemRefs                  0                       # Number of Memory References
system.cpu2.dcache.demand_hits::.cpu2.data            2                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::.switch_cpus2.data     42683282                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        42683284                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::.cpu2.data            2                       # number of overall hits
system.cpu2.dcache.overall_hits::.switch_cpus2.data     42969217                       # number of overall hits
system.cpu2.dcache.overall_hits::total       42969219                       # number of overall hits
system.cpu2.dcache.demand_misses::.cpu2.data            1                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::.switch_cpus2.data      7502135                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total       7502136                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::.cpu2.data            1                       # number of overall misses
system.cpu2.dcache.overall_misses::.switch_cpus2.data      7557690                       # number of overall misses
system.cpu2.dcache.overall_misses::total      7557691                       # number of overall misses
system.cpu2.dcache.demand_miss_latency::.switch_cpus2.data  35304964352                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total  35304964352                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::.switch_cpus2.data  35304964352                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total  35304964352                       # number of overall miss cycles
system.cpu2.dcache.demand_accesses::.cpu2.data            3                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::.switch_cpus2.data     50185417                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     50185420                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::.cpu2.data            3                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::.switch_cpus2.data     50526907                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     50526910                       # number of overall (read+write) accesses
system.cpu2.dcache.demand_miss_rate::.cpu2.data     0.333333                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::.switch_cpus2.data     0.149488                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.149488                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::.cpu2.data     0.333333                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::.switch_cpus2.data     0.149578                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.149578                       # miss rate for overall accesses
system.cpu2.dcache.demand_avg_miss_latency::.switch_cpus2.data  4705.988942                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total  4705.988315                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::.switch_cpus2.data  4671.396201                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total  4671.395583                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets        27194                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets             91                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets   298.835165                       # average number of cycles each access was blocked
system.cpu2.dcache.writebacks::.writebacks      2529399                       # number of writebacks
system.cpu2.dcache.writebacks::total          2529399                       # number of writebacks
system.cpu2.dcache.demand_mshr_hits::.switch_cpus2.data      4986417                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total      4986417                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::.switch_cpus2.data      4986417                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total      4986417                       # number of overall MSHR hits
system.cpu2.dcache.demand_mshr_misses::.switch_cpus2.data      2515718                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total      2515718                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::.switch_cpus2.data      2529911                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total      2529911                       # number of overall MSHR misses
system.cpu2.dcache.demand_mshr_miss_latency::.switch_cpus2.data  14473447388                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total  14473447388                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::.switch_cpus2.data  15890711372                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total  15890711372                       # number of overall MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_rate::.switch_cpus2.data     0.050128                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.050128                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::.switch_cpus2.data     0.050071                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.050071                       # mshr miss rate for overall accesses
system.cpu2.dcache.demand_avg_mshr_miss_latency::.switch_cpus2.data  5753.207390                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total  5753.207390                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::.switch_cpus2.data  6281.134543                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total  6281.134543                       # average overall mshr miss latency
system.cpu2.dcache.replacements               2529399                       # number of replacements
system.cpu2.dcache.ReadReq_hits::.cpu2.data            2                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::.switch_cpus2.data     42283526                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total       42283528                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_misses::.cpu2.data            1                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::.switch_cpus2.data      7485402                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total      7485403                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_miss_latency::.switch_cpus2.data  33848839278                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total  33848839278                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_accesses::.cpu2.data            3                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::.switch_cpus2.data     49768928                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total     49768931                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_miss_rate::.cpu2.data     0.333333                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::.switch_cpus2.data     0.150403                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.150403                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::.switch_cpus2.data  4521.980153                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total  4521.979548                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_mshr_hits::.switch_cpus2.data      4986414                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total      4986414                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::.switch_cpus2.data      2498988                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total      2498988                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::.switch_cpus2.data  13022904060                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total  13022904060                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::.switch_cpus2.data     0.050212                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.050212                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus2.data  5211.271147                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total  5211.271147                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_hits::.switch_cpus2.data       399756                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total        399756                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_misses::.switch_cpus2.data        16733                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total        16733                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_miss_latency::.switch_cpus2.data   1456125074                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total   1456125074                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_accesses::.switch_cpus2.data       416489                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total       416489                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_miss_rate::.switch_cpus2.data     0.040176                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.040176                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_miss_latency::.switch_cpus2.data 87021.160222                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 87021.160222                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_mshr_hits::.switch_cpus2.data            3                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total            3                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_misses::.switch_cpus2.data        16730                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total        16730                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_miss_latency::.switch_cpus2.data   1450543328                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total   1450543328                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_rate::.switch_cpus2.data     0.040169                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.040169                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus2.data 86703.127794                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 86703.127794                       # average WriteReq mshr miss latency
system.cpu2.dcache.SoftPFReq_hits::.switch_cpus2.data       285935                       # number of SoftPFReq hits
system.cpu2.dcache.SoftPFReq_hits::total       285935                       # number of SoftPFReq hits
system.cpu2.dcache.SoftPFReq_misses::.switch_cpus2.data        55555                       # number of SoftPFReq misses
system.cpu2.dcache.SoftPFReq_misses::total        55555                       # number of SoftPFReq misses
system.cpu2.dcache.SoftPFReq_accesses::.switch_cpus2.data       341490                       # number of SoftPFReq accesses(hits+misses)
system.cpu2.dcache.SoftPFReq_accesses::total       341490                       # number of SoftPFReq accesses(hits+misses)
system.cpu2.dcache.SoftPFReq_miss_rate::.switch_cpus2.data     0.162684                       # miss rate for SoftPFReq accesses
system.cpu2.dcache.SoftPFReq_miss_rate::total     0.162684                       # miss rate for SoftPFReq accesses
system.cpu2.dcache.SoftPFReq_mshr_misses::.switch_cpus2.data        14193                       # number of SoftPFReq MSHR misses
system.cpu2.dcache.SoftPFReq_mshr_misses::total        14193                       # number of SoftPFReq MSHR misses
system.cpu2.dcache.SoftPFReq_mshr_miss_latency::.switch_cpus2.data   1417263984                       # number of SoftPFReq MSHR miss cycles
system.cpu2.dcache.SoftPFReq_mshr_miss_latency::total   1417263984                       # number of SoftPFReq MSHR miss cycles
system.cpu2.dcache.SoftPFReq_mshr_miss_rate::.switch_cpus2.data     0.041562                       # mshr miss rate for SoftPFReq accesses
system.cpu2.dcache.SoftPFReq_mshr_miss_rate::total     0.041562                       # mshr miss rate for SoftPFReq accesses
system.cpu2.dcache.SoftPFReq_avg_mshr_miss_latency::.switch_cpus2.data 99856.547876                       # average SoftPFReq mshr miss latency
system.cpu2.dcache.SoftPFReq_avg_mshr_miss_latency::total 99856.547876                       # average SoftPFReq mshr miss latency
system.cpu2.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 15680183389065                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse          511.691688                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs           45499131                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs          2529911                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs            17.984479                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle     15651257078997                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::.cpu2.data     0.001073                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_blocks::.switch_cpus2.data   511.690615                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::.cpu2.data     0.000002                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::.switch_cpus2.data     0.999396                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.999398                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::0          510                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::4            2                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses        406745191                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses       406745191                       # Number of data accesses
system.cpu2.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 15680183389065                       # Cumulative time (in ticks) in various power states
system.cpu2.dtb.rdAccesses                          3                       # TLB accesses on read requests
system.cpu2.dtb.wrAccesses                          0                       # TLB accesses on write requests
system.cpu2.dtb.rdMisses                            0                       # TLB misses on read requests
system.cpu2.dtb.wrMisses                            0                       # TLB misses on write requests
system.cpu2.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 15680183389065                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.demand_hits::.cpu2.inst           22                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::.switch_cpus2.inst     20356531                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        20356553                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::.cpu2.inst           22                       # number of overall hits
system.cpu2.icache.overall_hits::.switch_cpus2.inst     20356531                       # number of overall hits
system.cpu2.icache.overall_hits::total       20356553                       # number of overall hits
system.cpu2.icache.demand_misses::.cpu2.inst            1                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::.switch_cpus2.inst          214                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total           215                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::.cpu2.inst            1                       # number of overall misses
system.cpu2.icache.overall_misses::.switch_cpus2.inst          214                       # number of overall misses
system.cpu2.icache.overall_misses::total          215                       # number of overall misses
system.cpu2.icache.demand_miss_latency::.switch_cpus2.inst     20468511                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total     20468511                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::.switch_cpus2.inst     20468511                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total     20468511                       # number of overall miss cycles
system.cpu2.icache.demand_accesses::.cpu2.inst           23                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::.switch_cpus2.inst     20356745                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     20356768                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::.cpu2.inst           23                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::.switch_cpus2.inst     20356745                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     20356768                       # number of overall (read+write) accesses
system.cpu2.icache.demand_miss_rate::.cpu2.inst     0.043478                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::.switch_cpus2.inst     0.000011                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000011                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::.cpu2.inst     0.043478                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::.switch_cpus2.inst     0.000011                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000011                       # miss rate for overall accesses
system.cpu2.icache.demand_avg_miss_latency::.switch_cpus2.inst 95647.247664                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 95202.376744                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::.switch_cpus2.inst 95647.247664                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 95202.376744                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.demand_mshr_hits::.switch_cpus2.inst           24                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total           24                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::.switch_cpus2.inst           24                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total           24                       # number of overall MSHR hits
system.cpu2.icache.demand_mshr_misses::.switch_cpus2.inst          190                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total          190                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::.switch_cpus2.inst          190                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total          190                       # number of overall MSHR misses
system.cpu2.icache.demand_mshr_miss_latency::.switch_cpus2.inst     18656325                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total     18656325                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::.switch_cpus2.inst     18656325                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total     18656325                       # number of overall MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_rate::.switch_cpus2.inst     0.000009                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000009                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::.switch_cpus2.inst     0.000009                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000009                       # mshr miss rate for overall accesses
system.cpu2.icache.demand_avg_mshr_miss_latency::.switch_cpus2.inst 98191.184211                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 98191.184211                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::.switch_cpus2.inst 98191.184211                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 98191.184211                       # average overall mshr miss latency
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.ReadReq_hits::.cpu2.inst           22                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::.switch_cpus2.inst     20356531                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       20356553                       # number of ReadReq hits
system.cpu2.icache.ReadReq_misses::.cpu2.inst            1                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::.switch_cpus2.inst          214                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total          215                       # number of ReadReq misses
system.cpu2.icache.ReadReq_miss_latency::.switch_cpus2.inst     20468511                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total     20468511                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_accesses::.cpu2.inst           23                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::.switch_cpus2.inst     20356745                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     20356768                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_miss_rate::.cpu2.inst     0.043478                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::.switch_cpus2.inst     0.000011                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000011                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_miss_latency::.switch_cpus2.inst 95647.247664                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 95202.376744                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_mshr_hits::.switch_cpus2.inst           24                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total           24                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::.switch_cpus2.inst          190                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total          190                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::.switch_cpus2.inst     18656325                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total     18656325                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::.switch_cpus2.inst     0.000009                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000009                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus2.inst 98191.184211                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 98191.184211                       # average ReadReq mshr miss latency
system.cpu2.icache.power_state.pwrStateResidencyTicks::UNDEFINED 15680183389065                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse          149.403686                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs           20356744                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs              191                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs         106579.811518                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle     15651257077998                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::.cpu2.inst     1.000000                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_blocks::.switch_cpus2.inst   148.403686                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::.cpu2.inst     0.001953                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::.switch_cpus2.inst     0.289851                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total     0.291804                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024          190                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::3            3                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::4          187                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024     0.371094                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses        162854335                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses       162854335                       # Number of data accesses
system.cpu2.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 15680183389065                       # Cumulative time (in ticks) in various power states
system.cpu2.interrupts.clk_domain.clock          5328                       # Clock period in ticks
system.cpu2.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu2.itb.wrAccesses                         23                       # TLB accesses on write requests
system.cpu2.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu2.itb.wrMisses                            0                       # TLB misses on write requests
system.cpu2.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 15680183389065                       # Cumulative time (in ticks) in various power states
system.cpu2.l2bus.trans_dist::ReadResp        2513373                       # Transaction distribution
system.cpu2.l2bus.trans_dist::WritebackDirty        96179                       # Transaction distribution
system.cpu2.l2bus.trans_dist::WritebackClean      2476981                       # Transaction distribution
system.cpu2.l2bus.trans_dist::UpgradeReq            1                       # Transaction distribution
system.cpu2.l2bus.trans_dist::UpgradeResp            1                       # Transaction distribution
system.cpu2.l2bus.trans_dist::ReadExReq         16729                       # Transaction distribution
system.cpu2.l2bus.trans_dist::ReadExResp        16729                       # Transaction distribution
system.cpu2.l2bus.trans_dist::ReadSharedReq      2513373                       # Transaction distribution
system.cpu2.l2bus.pkt_count_system.cpu2.icache.mem_side_port::system.cpu2.l2cache.cpu_side_port          381                       # Packet count per connected requestor and responder (bytes)
system.cpu2.l2bus.pkt_count_system.cpu2.dcache.mem_side_port::system.cpu2.l2cache.cpu_side_port      7589223                       # Packet count per connected requestor and responder (bytes)
system.cpu2.l2bus.pkt_count::total            7589604                       # Packet count per connected requestor and responder (bytes)
system.cpu2.l2bus.pkt_size_system.cpu2.icache.mem_side_port::system.cpu2.l2cache.cpu_side_port        12160                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu2.l2bus.pkt_size_system.cpu2.dcache.mem_side_port::system.cpu2.l2cache.cpu_side_port    323795840                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu2.l2bus.pkt_size::total           323808000                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu2.l2bus.snoops                        43762                       # Total snoops (count)
system.cpu2.l2bus.snoopTraffic                2800768                       # Total snoop traffic (bytes)
system.cpu2.l2bus.snoop_fanout::samples       2573864                       # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::mean         0.000083                       # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::stdev        0.009118                       # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::0             2573650     99.99%     99.99% # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::1                 214      0.01%    100.00% # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::2                   0      0.00%    100.00% # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::3                   0      0.00%    100.00% # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::max_value            1                       # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::total         2573864                       # Request fanout histogram
system.cpu2.l2bus.power_state.pwrStateResidencyTicks::UNDEFINED 15680183389065                       # Cumulative time (in ticks) in various power states
system.cpu2.l2bus.reqLayer0.occupancy      3369393234                       # Layer occupancy (ticks)
system.cpu2.l2bus.reqLayer0.utilization          11.6                       # Layer utilization (%)
system.cpu2.l2bus.respLayer0.occupancy         190142                       # Layer occupancy (ticks)
system.cpu2.l2bus.respLayer0.utilization          0.0                       # Layer utilization (%)
system.cpu2.l2bus.respLayer1.occupancy     2527380423                       # Layer occupancy (ticks)
system.cpu2.l2bus.respLayer1.utilization          8.7                       # Layer utilization (%)
system.cpu2.l2cache.demand_hits::.switch_cpus2.data      2482265                       # number of demand (read+write) hits
system.cpu2.l2cache.demand_hits::total        2482265                       # number of demand (read+write) hits
system.cpu2.l2cache.overall_hits::.switch_cpus2.data      2482265                       # number of overall hits
system.cpu2.l2cache.overall_hits::total       2482265                       # number of overall hits
system.cpu2.l2cache.demand_misses::.cpu2.inst            1                       # number of demand (read+write) misses
system.cpu2.l2cache.demand_misses::.cpu2.data            1                       # number of demand (read+write) misses
system.cpu2.l2cache.demand_misses::.switch_cpus2.inst          189                       # number of demand (read+write) misses
system.cpu2.l2cache.demand_misses::.switch_cpus2.data        47645                       # number of demand (read+write) misses
system.cpu2.l2cache.demand_misses::total        47836                       # number of demand (read+write) misses
system.cpu2.l2cache.overall_misses::.cpu2.inst            1                       # number of overall misses
system.cpu2.l2cache.overall_misses::.cpu2.data            1                       # number of overall misses
system.cpu2.l2cache.overall_misses::.switch_cpus2.inst          189                       # number of overall misses
system.cpu2.l2cache.overall_misses::.switch_cpus2.data        47645                       # number of overall misses
system.cpu2.l2cache.overall_misses::total        47836                       # number of overall misses
system.cpu2.l2cache.demand_miss_latency::.switch_cpus2.inst     18526122                       # number of demand (read+write) miss cycles
system.cpu2.l2cache.demand_miss_latency::.switch_cpus2.data   5033714247                       # number of demand (read+write) miss cycles
system.cpu2.l2cache.demand_miss_latency::total   5052240369                       # number of demand (read+write) miss cycles
system.cpu2.l2cache.overall_miss_latency::.switch_cpus2.inst     18526122                       # number of overall miss cycles
system.cpu2.l2cache.overall_miss_latency::.switch_cpus2.data   5033714247                       # number of overall miss cycles
system.cpu2.l2cache.overall_miss_latency::total   5052240369                       # number of overall miss cycles
system.cpu2.l2cache.demand_accesses::.cpu2.inst            1                       # number of demand (read+write) accesses
system.cpu2.l2cache.demand_accesses::.cpu2.data            1                       # number of demand (read+write) accesses
system.cpu2.l2cache.demand_accesses::.switch_cpus2.inst          189                       # number of demand (read+write) accesses
system.cpu2.l2cache.demand_accesses::.switch_cpus2.data      2529910                       # number of demand (read+write) accesses
system.cpu2.l2cache.demand_accesses::total      2530101                       # number of demand (read+write) accesses
system.cpu2.l2cache.overall_accesses::.cpu2.inst            1                       # number of overall (read+write) accesses
system.cpu2.l2cache.overall_accesses::.cpu2.data            1                       # number of overall (read+write) accesses
system.cpu2.l2cache.overall_accesses::.switch_cpus2.inst          189                       # number of overall (read+write) accesses
system.cpu2.l2cache.overall_accesses::.switch_cpus2.data      2529910                       # number of overall (read+write) accesses
system.cpu2.l2cache.overall_accesses::total      2530101                       # number of overall (read+write) accesses
system.cpu2.l2cache.demand_miss_rate::.cpu2.inst            1                       # miss rate for demand accesses
system.cpu2.l2cache.demand_miss_rate::.cpu2.data            1                       # miss rate for demand accesses
system.cpu2.l2cache.demand_miss_rate::.switch_cpus2.inst            1                       # miss rate for demand accesses
system.cpu2.l2cache.demand_miss_rate::.switch_cpus2.data     0.018833                       # miss rate for demand accesses
system.cpu2.l2cache.demand_miss_rate::total     0.018907                       # miss rate for demand accesses
system.cpu2.l2cache.overall_miss_rate::.cpu2.inst            1                       # miss rate for overall accesses
system.cpu2.l2cache.overall_miss_rate::.cpu2.data            1                       # miss rate for overall accesses
system.cpu2.l2cache.overall_miss_rate::.switch_cpus2.inst            1                       # miss rate for overall accesses
system.cpu2.l2cache.overall_miss_rate::.switch_cpus2.data     0.018833                       # miss rate for overall accesses
system.cpu2.l2cache.overall_miss_rate::total     0.018907                       # miss rate for overall accesses
system.cpu2.l2cache.demand_avg_miss_latency::.switch_cpus2.inst 98021.809524                       # average overall miss latency
system.cpu2.l2cache.demand_avg_miss_latency::.switch_cpus2.data 105650.419708                       # average overall miss latency
system.cpu2.l2cache.demand_avg_miss_latency::total 105615.861882                       # average overall miss latency
system.cpu2.l2cache.overall_avg_miss_latency::.switch_cpus2.inst 98021.809524                       # average overall miss latency
system.cpu2.l2cache.overall_avg_miss_latency::.switch_cpus2.data 105650.419708                       # average overall miss latency
system.cpu2.l2cache.overall_avg_miss_latency::total 105615.861882                       # average overall miss latency
system.cpu2.l2cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.l2cache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu2.l2cache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu2.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.l2cache.writebacks::.writebacks        43761                       # number of writebacks
system.cpu2.l2cache.writebacks::total           43761                       # number of writebacks
system.cpu2.l2cache.demand_mshr_misses::.switch_cpus2.inst          189                       # number of demand (read+write) MSHR misses
system.cpu2.l2cache.demand_mshr_misses::.switch_cpus2.data        47645                       # number of demand (read+write) MSHR misses
system.cpu2.l2cache.demand_mshr_misses::total        47834                       # number of demand (read+write) MSHR misses
system.cpu2.l2cache.overall_mshr_misses::.switch_cpus2.inst          189                       # number of overall MSHR misses
system.cpu2.l2cache.overall_mshr_misses::.switch_cpus2.data        47645                       # number of overall MSHR misses
system.cpu2.l2cache.overall_mshr_misses::total        47834                       # number of overall MSHR misses
system.cpu2.l2cache.demand_mshr_miss_latency::.switch_cpus2.inst     18463185                       # number of demand (read+write) MSHR miss cycles
system.cpu2.l2cache.demand_mshr_miss_latency::.switch_cpus2.data   5017848462                       # number of demand (read+write) MSHR miss cycles
system.cpu2.l2cache.demand_mshr_miss_latency::total   5036311647                       # number of demand (read+write) MSHR miss cycles
system.cpu2.l2cache.overall_mshr_miss_latency::.switch_cpus2.inst     18463185                       # number of overall MSHR miss cycles
system.cpu2.l2cache.overall_mshr_miss_latency::.switch_cpus2.data   5017848462                       # number of overall MSHR miss cycles
system.cpu2.l2cache.overall_mshr_miss_latency::total   5036311647                       # number of overall MSHR miss cycles
system.cpu2.l2cache.demand_mshr_miss_rate::.switch_cpus2.inst            1                       # mshr miss rate for demand accesses
system.cpu2.l2cache.demand_mshr_miss_rate::.switch_cpus2.data     0.018833                       # mshr miss rate for demand accesses
system.cpu2.l2cache.demand_mshr_miss_rate::total     0.018906                       # mshr miss rate for demand accesses
system.cpu2.l2cache.overall_mshr_miss_rate::.switch_cpus2.inst            1                       # mshr miss rate for overall accesses
system.cpu2.l2cache.overall_mshr_miss_rate::.switch_cpus2.data     0.018833                       # mshr miss rate for overall accesses
system.cpu2.l2cache.overall_mshr_miss_rate::total     0.018906                       # mshr miss rate for overall accesses
system.cpu2.l2cache.demand_avg_mshr_miss_latency::.switch_cpus2.inst 97688.809524                       # average overall mshr miss latency
system.cpu2.l2cache.demand_avg_mshr_miss_latency::.switch_cpus2.data 105317.419708                       # average overall mshr miss latency
system.cpu2.l2cache.demand_avg_mshr_miss_latency::total 105287.277815                       # average overall mshr miss latency
system.cpu2.l2cache.overall_avg_mshr_miss_latency::.switch_cpus2.inst 97688.809524                       # average overall mshr miss latency
system.cpu2.l2cache.overall_avg_mshr_miss_latency::.switch_cpus2.data 105317.419708                       # average overall mshr miss latency
system.cpu2.l2cache.overall_avg_mshr_miss_latency::total 105287.277815                       # average overall mshr miss latency
system.cpu2.l2cache.replacements                43761                       # number of replacements
system.cpu2.l2cache.WritebackDirty_hits::.writebacks        80001                       # number of WritebackDirty hits
system.cpu2.l2cache.WritebackDirty_hits::total        80001                       # number of WritebackDirty hits
system.cpu2.l2cache.WritebackDirty_accesses::.writebacks        80001                       # number of WritebackDirty accesses(hits+misses)
system.cpu2.l2cache.WritebackDirty_accesses::total        80001                       # number of WritebackDirty accesses(hits+misses)
system.cpu2.l2cache.WritebackClean_hits::.writebacks      2449397                       # number of WritebackClean hits
system.cpu2.l2cache.WritebackClean_hits::total      2449397                       # number of WritebackClean hits
system.cpu2.l2cache.WritebackClean_accesses::.writebacks      2449397                       # number of WritebackClean accesses(hits+misses)
system.cpu2.l2cache.WritebackClean_accesses::total      2449397                       # number of WritebackClean accesses(hits+misses)
system.cpu2.l2cache.UpgradeReq_misses::.switch_cpus2.data            1                       # number of UpgradeReq misses
system.cpu2.l2cache.UpgradeReq_misses::total            1                       # number of UpgradeReq misses
system.cpu2.l2cache.UpgradeReq_accesses::.switch_cpus2.data            1                       # number of UpgradeReq accesses(hits+misses)
system.cpu2.l2cache.UpgradeReq_accesses::total            1                       # number of UpgradeReq accesses(hits+misses)
system.cpu2.l2cache.UpgradeReq_miss_rate::.switch_cpus2.data            1                       # miss rate for UpgradeReq accesses
system.cpu2.l2cache.UpgradeReq_miss_rate::total            1                       # miss rate for UpgradeReq accesses
system.cpu2.l2cache.UpgradeReq_mshr_misses::.switch_cpus2.data            1                       # number of UpgradeReq MSHR misses
system.cpu2.l2cache.UpgradeReq_mshr_misses::total            1                       # number of UpgradeReq MSHR misses
system.cpu2.l2cache.UpgradeReq_mshr_miss_latency::.switch_cpus2.data        27639                       # number of UpgradeReq MSHR miss cycles
system.cpu2.l2cache.UpgradeReq_mshr_miss_latency::total        27639                       # number of UpgradeReq MSHR miss cycles
system.cpu2.l2cache.UpgradeReq_mshr_miss_rate::.switch_cpus2.data            1                       # mshr miss rate for UpgradeReq accesses
system.cpu2.l2cache.UpgradeReq_mshr_miss_rate::total            1                       # mshr miss rate for UpgradeReq accesses
system.cpu2.l2cache.UpgradeReq_avg_mshr_miss_latency::.switch_cpus2.data        27639                       # average UpgradeReq mshr miss latency
system.cpu2.l2cache.UpgradeReq_avg_mshr_miss_latency::total        27639                       # average UpgradeReq mshr miss latency
system.cpu2.l2cache.ReadExReq_hits::.switch_cpus2.data         1451                       # number of ReadExReq hits
system.cpu2.l2cache.ReadExReq_hits::total         1451                       # number of ReadExReq hits
system.cpu2.l2cache.ReadExReq_misses::.switch_cpus2.data        15278                       # number of ReadExReq misses
system.cpu2.l2cache.ReadExReq_misses::total        15278                       # number of ReadExReq misses
system.cpu2.l2cache.ReadExReq_miss_latency::.switch_cpus2.data   1433503395                       # number of ReadExReq miss cycles
system.cpu2.l2cache.ReadExReq_miss_latency::total   1433503395                       # number of ReadExReq miss cycles
system.cpu2.l2cache.ReadExReq_accesses::.switch_cpus2.data        16729                       # number of ReadExReq accesses(hits+misses)
system.cpu2.l2cache.ReadExReq_accesses::total        16729                       # number of ReadExReq accesses(hits+misses)
system.cpu2.l2cache.ReadExReq_miss_rate::.switch_cpus2.data     0.913264                       # miss rate for ReadExReq accesses
system.cpu2.l2cache.ReadExReq_miss_rate::total     0.913264                       # miss rate for ReadExReq accesses
system.cpu2.l2cache.ReadExReq_avg_miss_latency::.switch_cpus2.data 93827.948357                       # average ReadExReq miss latency
system.cpu2.l2cache.ReadExReq_avg_miss_latency::total 93827.948357                       # average ReadExReq miss latency
system.cpu2.l2cache.ReadExReq_mshr_misses::.switch_cpus2.data        15278                       # number of ReadExReq MSHR misses
system.cpu2.l2cache.ReadExReq_mshr_misses::total        15278                       # number of ReadExReq MSHR misses
system.cpu2.l2cache.ReadExReq_mshr_miss_latency::.switch_cpus2.data   1428415821                       # number of ReadExReq MSHR miss cycles
system.cpu2.l2cache.ReadExReq_mshr_miss_latency::total   1428415821                       # number of ReadExReq MSHR miss cycles
system.cpu2.l2cache.ReadExReq_mshr_miss_rate::.switch_cpus2.data     0.913264                       # mshr miss rate for ReadExReq accesses
system.cpu2.l2cache.ReadExReq_mshr_miss_rate::total     0.913264                       # mshr miss rate for ReadExReq accesses
system.cpu2.l2cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus2.data 93494.948357                       # average ReadExReq mshr miss latency
system.cpu2.l2cache.ReadExReq_avg_mshr_miss_latency::total 93494.948357                       # average ReadExReq mshr miss latency
system.cpu2.l2cache.ReadSharedReq_hits::.switch_cpus2.data      2480814                       # number of ReadSharedReq hits
system.cpu2.l2cache.ReadSharedReq_hits::total      2480814                       # number of ReadSharedReq hits
system.cpu2.l2cache.ReadSharedReq_misses::.cpu2.inst            1                       # number of ReadSharedReq misses
system.cpu2.l2cache.ReadSharedReq_misses::.cpu2.data            1                       # number of ReadSharedReq misses
system.cpu2.l2cache.ReadSharedReq_misses::.switch_cpus2.inst          189                       # number of ReadSharedReq misses
system.cpu2.l2cache.ReadSharedReq_misses::.switch_cpus2.data        32367                       # number of ReadSharedReq misses
system.cpu2.l2cache.ReadSharedReq_misses::total        32558                       # number of ReadSharedReq misses
system.cpu2.l2cache.ReadSharedReq_miss_latency::.switch_cpus2.inst     18526122                       # number of ReadSharedReq miss cycles
system.cpu2.l2cache.ReadSharedReq_miss_latency::.switch_cpus2.data   3600210852                       # number of ReadSharedReq miss cycles
system.cpu2.l2cache.ReadSharedReq_miss_latency::total   3618736974                       # number of ReadSharedReq miss cycles
system.cpu2.l2cache.ReadSharedReq_accesses::.cpu2.inst            1                       # number of ReadSharedReq accesses(hits+misses)
system.cpu2.l2cache.ReadSharedReq_accesses::.cpu2.data            1                       # number of ReadSharedReq accesses(hits+misses)
system.cpu2.l2cache.ReadSharedReq_accesses::.switch_cpus2.inst          189                       # number of ReadSharedReq accesses(hits+misses)
system.cpu2.l2cache.ReadSharedReq_accesses::.switch_cpus2.data      2513181                       # number of ReadSharedReq accesses(hits+misses)
system.cpu2.l2cache.ReadSharedReq_accesses::total      2513372                       # number of ReadSharedReq accesses(hits+misses)
system.cpu2.l2cache.ReadSharedReq_miss_rate::.cpu2.inst            1                       # miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_miss_rate::.cpu2.data            1                       # miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_miss_rate::.switch_cpus2.inst            1                       # miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_miss_rate::.switch_cpus2.data     0.012879                       # miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_miss_rate::total     0.012954                       # miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus2.inst 98021.809524                       # average ReadSharedReq miss latency
system.cpu2.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus2.data 111230.909630                       # average ReadSharedReq miss latency
system.cpu2.l2cache.ReadSharedReq_avg_miss_latency::total 111147.397690                       # average ReadSharedReq miss latency
system.cpu2.l2cache.ReadSharedReq_mshr_misses::.switch_cpus2.inst          189                       # number of ReadSharedReq MSHR misses
system.cpu2.l2cache.ReadSharedReq_mshr_misses::.switch_cpus2.data        32367                       # number of ReadSharedReq MSHR misses
system.cpu2.l2cache.ReadSharedReq_mshr_misses::total        32556                       # number of ReadSharedReq MSHR misses
system.cpu2.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus2.inst     18463185                       # number of ReadSharedReq MSHR miss cycles
system.cpu2.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus2.data   3589432641                       # number of ReadSharedReq MSHR miss cycles
system.cpu2.l2cache.ReadSharedReq_mshr_miss_latency::total   3607895826                       # number of ReadSharedReq MSHR miss cycles
system.cpu2.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus2.inst            1                       # mshr miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus2.data     0.012879                       # mshr miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_mshr_miss_rate::total     0.012953                       # mshr miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus2.inst 97688.809524                       # average ReadSharedReq mshr miss latency
system.cpu2.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus2.data 110897.909630                       # average ReadSharedReq mshr miss latency
system.cpu2.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 110821.225765                       # average ReadSharedReq mshr miss latency
system.cpu2.l2cache.power_state.pwrStateResidencyTicks::UNDEFINED 15680183389065                       # Cumulative time (in ticks) in various power states
system.cpu2.l2cache.tags.tagsinuse        3910.368440                       # Cycle average of tags in use
system.cpu2.l2cache.tags.total_refs           5059499                       # Total number of references to valid blocks.
system.cpu2.l2cache.tags.sampled_refs           47857                       # Sample count of references to valid blocks.
system.cpu2.l2cache.tags.avg_refs          105.721190                       # Average number of references to valid blocks.
system.cpu2.l2cache.tags.warmup_cycle    15651257077998                       # Cycle when the warmup percentage was hit.
system.cpu2.l2cache.tags.occ_blocks::.writebacks     2.411531                       # Average occupied blocks per requestor
system.cpu2.l2cache.tags.occ_blocks::.cpu2.inst     0.037050                       # Average occupied blocks per requestor
system.cpu2.l2cache.tags.occ_blocks::.cpu2.data     0.154992                       # Average occupied blocks per requestor
system.cpu2.l2cache.tags.occ_blocks::.switch_cpus2.inst     8.559487                       # Average occupied blocks per requestor
system.cpu2.l2cache.tags.occ_blocks::.switch_cpus2.data  3899.205381                       # Average occupied blocks per requestor
system.cpu2.l2cache.tags.occ_percent::.writebacks     0.000589                       # Average percentage of cache occupancy
system.cpu2.l2cache.tags.occ_percent::.cpu2.inst     0.000009                       # Average percentage of cache occupancy
system.cpu2.l2cache.tags.occ_percent::.cpu2.data     0.000038                       # Average percentage of cache occupancy
system.cpu2.l2cache.tags.occ_percent::.switch_cpus2.inst     0.002090                       # Average percentage of cache occupancy
system.cpu2.l2cache.tags.occ_percent::.switch_cpus2.data     0.951954                       # Average percentage of cache occupancy
system.cpu2.l2cache.tags.occ_percent::total     0.954680                       # Average percentage of cache occupancy
system.cpu2.l2cache.tags.occ_task_id_blocks::1024         4096                       # Occupied blocks per task id
system.cpu2.l2cache.tags.age_task_id_blocks_1024::0            5                       # Occupied blocks per task id
system.cpu2.l2cache.tags.age_task_id_blocks_1024::1           51                       # Occupied blocks per task id
system.cpu2.l2cache.tags.age_task_id_blocks_1024::2          490                       # Occupied blocks per task id
system.cpu2.l2cache.tags.age_task_id_blocks_1024::3         2679                       # Occupied blocks per task id
system.cpu2.l2cache.tags.age_task_id_blocks_1024::4          871                       # Occupied blocks per task id
system.cpu2.l2cache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.l2cache.tags.tag_accesses        80999857                       # Number of tag accesses
system.cpu2.l2cache.tags.data_accesses       80999857                       # Number of data accesses
system.cpu2.l2cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 15680183389065                       # Cumulative time (in ticks) in various power states
system.cpu2.mmucache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.mmucache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.mmucache.blocked::no_mshrs              0                       # number of cycles access was blocked
system.cpu2.mmucache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu2.mmucache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.mmucache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.mmucache.replacements                   0                       # number of replacements
system.cpu2.mmucache.mmubus.snoops                  0                       # Total snoops (count)
system.cpu2.mmucache.mmubus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.cpu2.mmucache.mmubus.snoop_fanout::samples            0                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::mean          nan                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::stdev          nan                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::underflows            0                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::0            0                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::overflows            0                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::max_value            0                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::total            0                       # Request fanout histogram
system.cpu2.mmucache.mmubus.power_state.pwrStateResidencyTicks::UNDEFINED 15680183389065                       # Cumulative time (in ticks) in various power states
system.cpu2.mmucache.power_state.pwrStateResidencyTicks::UNDEFINED 15680183389065                       # Cumulative time (in ticks) in various power states
system.cpu2.mmucache.tags.tagsinuse                 0                       # Cycle average of tags in use
system.cpu2.mmucache.tags.total_refs                0                       # Total number of references to valid blocks.
system.cpu2.mmucache.tags.sampled_refs              0                       # Sample count of references to valid blocks.
system.cpu2.mmucache.tags.avg_refs                nan                       # Average number of references to valid blocks.
system.cpu2.mmucache.tags.warmup_cycle              0                       # Cycle when the warmup percentage was hit.
system.cpu2.mmucache.tags.tag_accesses              0                       # Number of tag accesses
system.cpu2.mmucache.tags.data_accesses             0                       # Number of data accesses
system.cpu2.mmucache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 15680183389065                       # Cumulative time (in ticks) in various power states
system.cpu2.power_state.numTransitions              1                       # Number of power state transitions
system.cpu2.power_state.pwrStateResidencyTicks::ON 15651257088321                       # Cumulative time (in ticks) in various power states
system.cpu2.power_state.pwrStateResidencyTicks::OFF  28926300744                       # Cumulative time (in ticks) in various power states
system.cpu2.thread0.numInsts                        0                       # Number of Instructions committed
system.cpu2.thread0.numOps                          0                       # Number of Ops committed
system.cpu2.thread0.numMemRefs                      0                       # Number of Memory References
system.cpu3.dcache.demand_hits::.cpu3.data            8                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::.switch_cpus3.data     52361369                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total        52361377                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::.cpu3.data            8                       # number of overall hits
system.cpu3.dcache.overall_hits::.switch_cpus3.data     53387474                       # number of overall hits
system.cpu3.dcache.overall_hits::total       53387482                       # number of overall hits
system.cpu3.dcache.demand_misses::.cpu3.data            2                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::.switch_cpus3.data       609545                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total        609547                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::.cpu3.data            2                       # number of overall misses
system.cpu3.dcache.overall_misses::.switch_cpus3.data       631797                       # number of overall misses
system.cpu3.dcache.overall_misses::total       631799                       # number of overall misses
system.cpu3.dcache.demand_miss_latency::.switch_cpus3.data  17712957312                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total  17712957312                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::.switch_cpus3.data  17712957312                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total  17712957312                       # number of overall miss cycles
system.cpu3.dcache.demand_accesses::.cpu3.data           10                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::.switch_cpus3.data     52970914                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total     52970924                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::.cpu3.data           10                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::.switch_cpus3.data     54019271                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total     54019281                       # number of overall (read+write) accesses
system.cpu3.dcache.demand_miss_rate::.cpu3.data     0.200000                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::.switch_cpus3.data     0.011507                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.011507                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::.cpu3.data     0.200000                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::.switch_cpus3.data     0.011696                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.011696                       # miss rate for overall accesses
system.cpu3.dcache.demand_avg_miss_latency::.switch_cpus3.data 29059.310325                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 29059.214978                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::.switch_cpus3.data 28035.836371                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 28035.747622                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets          322                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              2                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          161                       # average number of cycles each access was blocked
system.cpu3.dcache.writebacks::.writebacks       301199                       # number of writebacks
system.cpu3.dcache.writebacks::total           301199                       # number of writebacks
system.cpu3.dcache.demand_mshr_hits::.switch_cpus3.data       319386                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total       319386                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::.switch_cpus3.data       319386                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total       319386                       # number of overall MSHR hits
system.cpu3.dcache.demand_mshr_misses::.switch_cpus3.data       290159                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total       290159                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::.switch_cpus3.data       301740                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total       301740                       # number of overall MSHR misses
system.cpu3.dcache.demand_mshr_miss_latency::.switch_cpus3.data   8299779246                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total   8299779246                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::.switch_cpus3.data   8368270353                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total   8368270353                       # number of overall MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_rate::.switch_cpus3.data     0.005478                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.005478                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::.switch_cpus3.data     0.005586                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.005586                       # mshr miss rate for overall accesses
system.cpu3.dcache.demand_avg_mshr_miss_latency::.switch_cpus3.data 28604.245417                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 28604.245417                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::.switch_cpus3.data 27733.380901                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 27733.380901                       # average overall mshr miss latency
system.cpu3.dcache.replacements                301199                       # number of replacements
system.cpu3.dcache.ReadReq_hits::.cpu3.data            2                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::.switch_cpus3.data     34090450                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total       34090452                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_misses::.cpu3.data            2                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::.switch_cpus3.data       580854                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total       580856                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_miss_latency::.switch_cpus3.data  17564456961                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total  17564456961                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_accesses::.cpu3.data            4                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::.switch_cpus3.data     34671304                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total     34671308                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_miss_rate::.cpu3.data     0.500000                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::.switch_cpus3.data     0.016753                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.016753                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::.switch_cpus3.data 30239.022131                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 30238.918012                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_mshr_hits::.switch_cpus3.data       319362                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total       319362                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::.switch_cpus3.data       261492                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total       261492                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::.switch_cpus3.data   8160884613                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total   8160884613                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::.switch_cpus3.data     0.007542                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.007542                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus3.data 31208.926518                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 31208.926518                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_hits::.cpu3.data            6                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::.switch_cpus3.data     18270919                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total      18270925                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_misses::.switch_cpus3.data        28691                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total        28691                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_miss_latency::.switch_cpus3.data    148500351                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total    148500351                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_accesses::.cpu3.data            6                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::.switch_cpus3.data     18299610                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total     18299616                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_miss_rate::.switch_cpus3.data     0.001568                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.001568                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_miss_latency::.switch_cpus3.data  5175.851347                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total  5175.851347                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_mshr_hits::.switch_cpus3.data           24                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total           24                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_misses::.switch_cpus3.data        28667                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total        28667                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_miss_latency::.switch_cpus3.data    138894633                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total    138894633                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_rate::.switch_cpus3.data     0.001567                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.001567                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus3.data  4845.105278                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total  4845.105278                       # average WriteReq mshr miss latency
system.cpu3.dcache.SoftPFReq_hits::.switch_cpus3.data      1026105                       # number of SoftPFReq hits
system.cpu3.dcache.SoftPFReq_hits::total      1026105                       # number of SoftPFReq hits
system.cpu3.dcache.SoftPFReq_misses::.switch_cpus3.data        22252                       # number of SoftPFReq misses
system.cpu3.dcache.SoftPFReq_misses::total        22252                       # number of SoftPFReq misses
system.cpu3.dcache.SoftPFReq_accesses::.switch_cpus3.data      1048357                       # number of SoftPFReq accesses(hits+misses)
system.cpu3.dcache.SoftPFReq_accesses::total      1048357                       # number of SoftPFReq accesses(hits+misses)
system.cpu3.dcache.SoftPFReq_miss_rate::.switch_cpus3.data     0.021226                       # miss rate for SoftPFReq accesses
system.cpu3.dcache.SoftPFReq_miss_rate::total     0.021226                       # miss rate for SoftPFReq accesses
system.cpu3.dcache.SoftPFReq_mshr_misses::.switch_cpus3.data        11581                       # number of SoftPFReq MSHR misses
system.cpu3.dcache.SoftPFReq_mshr_misses::total        11581                       # number of SoftPFReq MSHR misses
system.cpu3.dcache.SoftPFReq_mshr_miss_latency::.switch_cpus3.data     68491107                       # number of SoftPFReq MSHR miss cycles
system.cpu3.dcache.SoftPFReq_mshr_miss_latency::total     68491107                       # number of SoftPFReq MSHR miss cycles
system.cpu3.dcache.SoftPFReq_mshr_miss_rate::.switch_cpus3.data     0.011047                       # mshr miss rate for SoftPFReq accesses
system.cpu3.dcache.SoftPFReq_mshr_miss_rate::total     0.011047                       # mshr miss rate for SoftPFReq accesses
system.cpu3.dcache.SoftPFReq_avg_mshr_miss_latency::.switch_cpus3.data  5914.092652                       # average SoftPFReq mshr miss latency
system.cpu3.dcache.SoftPFReq_avg_mshr_miss_latency::total  5914.092652                       # average SoftPFReq mshr miss latency
system.cpu3.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 15680183389065                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse          511.176443                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs           53689230                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs           301711                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs           177.949196                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle     15651257078331                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::.cpu3.data     0.009444                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_blocks::.switch_cpus3.data   511.166999                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::.cpu3.data     0.000018                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::.switch_cpus3.data     0.998373                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.998391                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::0           52                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::1          411                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::2           45                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::4            4                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses        432455959                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses       432455959                       # Number of data accesses
system.cpu3.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 15680183389065                       # Cumulative time (in ticks) in various power states
system.cpu3.dtb.rdAccesses                          4                       # TLB accesses on read requests
system.cpu3.dtb.wrAccesses                          6                       # TLB accesses on write requests
system.cpu3.dtb.rdMisses                            0                       # TLB misses on read requests
system.cpu3.dtb.wrMisses                            0                       # TLB misses on write requests
system.cpu3.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 15680183389065                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.demand_hits::.cpu3.inst           23                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::.switch_cpus3.inst     29799269                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total        29799292                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::.cpu3.inst           23                       # number of overall hits
system.cpu3.icache.overall_hits::.switch_cpus3.inst     29799269                       # number of overall hits
system.cpu3.icache.overall_hits::total       29799292                       # number of overall hits
system.cpu3.icache.demand_misses::.cpu3.inst            2                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::.switch_cpus3.inst          453                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total           455                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::.cpu3.inst            2                       # number of overall misses
system.cpu3.icache.overall_misses::.switch_cpus3.inst          453                       # number of overall misses
system.cpu3.icache.overall_misses::total          455                       # number of overall misses
system.cpu3.icache.demand_miss_latency::.switch_cpus3.inst     50753529                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total     50753529                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::.switch_cpus3.inst     50753529                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total     50753529                       # number of overall miss cycles
system.cpu3.icache.demand_accesses::.cpu3.inst           25                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::.switch_cpus3.inst     29799722                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total     29799747                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::.cpu3.inst           25                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::.switch_cpus3.inst     29799722                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total     29799747                       # number of overall (read+write) accesses
system.cpu3.icache.demand_miss_rate::.cpu3.inst     0.080000                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::.switch_cpus3.inst     0.000015                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000015                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::.cpu3.inst     0.080000                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::.switch_cpus3.inst     0.000015                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000015                       # miss rate for overall accesses
system.cpu3.icache.demand_avg_miss_latency::.switch_cpus3.inst 112038.695364                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 111546.217582                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::.switch_cpus3.inst 112038.695364                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 111546.217582                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.writebacks::.writebacks            2                       # number of writebacks
system.cpu3.icache.writebacks::total                2                       # number of writebacks
system.cpu3.icache.demand_mshr_hits::.switch_cpus3.inst           54                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total           54                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::.switch_cpus3.inst           54                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total           54                       # number of overall MSHR hits
system.cpu3.icache.demand_mshr_misses::.switch_cpus3.inst          399                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total          399                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::.switch_cpus3.inst          399                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total          399                       # number of overall MSHR misses
system.cpu3.icache.demand_mshr_miss_latency::.switch_cpus3.inst     44909379                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total     44909379                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::.switch_cpus3.inst     44909379                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total     44909379                       # number of overall MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_rate::.switch_cpus3.inst     0.000013                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000013                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::.switch_cpus3.inst     0.000013                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000013                       # mshr miss rate for overall accesses
system.cpu3.icache.demand_avg_mshr_miss_latency::.switch_cpus3.inst 112554.834586                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 112554.834586                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::.switch_cpus3.inst 112554.834586                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 112554.834586                       # average overall mshr miss latency
system.cpu3.icache.replacements                     2                       # number of replacements
system.cpu3.icache.ReadReq_hits::.cpu3.inst           23                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::.switch_cpus3.inst     29799269                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total       29799292                       # number of ReadReq hits
system.cpu3.icache.ReadReq_misses::.cpu3.inst            2                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::.switch_cpus3.inst          453                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total          455                       # number of ReadReq misses
system.cpu3.icache.ReadReq_miss_latency::.switch_cpus3.inst     50753529                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total     50753529                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_accesses::.cpu3.inst           25                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::.switch_cpus3.inst     29799722                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total     29799747                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_miss_rate::.cpu3.inst     0.080000                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::.switch_cpus3.inst     0.000015                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000015                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_miss_latency::.switch_cpus3.inst 112038.695364                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 111546.217582                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_mshr_hits::.switch_cpus3.inst           54                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total           54                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::.switch_cpus3.inst          399                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total          399                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::.switch_cpus3.inst     44909379                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total     44909379                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::.switch_cpus3.inst     0.000013                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000013                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus3.inst 112554.834586                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 112554.834586                       # average ReadReq mshr miss latency
system.cpu3.icache.power_state.pwrStateResidencyTicks::UNDEFINED 15680183389065                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse          368.507863                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs           29799693                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs              401                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs         74313.448878                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle     15651257077998                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::.cpu3.inst     2.000000                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_blocks::.switch_cpus3.inst   366.507863                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::.cpu3.inst     0.003906                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::.switch_cpus3.inst     0.715836                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total     0.719742                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024          398                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::3            8                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::4          390                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024     0.777344                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses        238398377                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses       238398377                       # Number of data accesses
system.cpu3.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 15680183389065                       # Cumulative time (in ticks) in various power states
system.cpu3.interrupts.clk_domain.clock          5328                       # Clock period in ticks
system.cpu3.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu3.itb.wrAccesses                         25                       # TLB accesses on write requests
system.cpu3.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu3.itb.wrMisses                            0                       # TLB misses on write requests
system.cpu3.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 15680183389065                       # Cumulative time (in ticks) in various power states
system.cpu3.l2bus.trans_dist::ReadResp         273476                       # Transaction distribution
system.cpu3.l2bus.trans_dist::WritebackDirty        94990                       # Transaction distribution
system.cpu3.l2bus.trans_dist::WritebackClean       267530                       # Transaction distribution
system.cpu3.l2bus.trans_dist::UpgradeReq           31                       # Transaction distribution
system.cpu3.l2bus.trans_dist::UpgradeResp           31                       # Transaction distribution
system.cpu3.l2bus.trans_dist::ReadExReq         28636                       # Transaction distribution
system.cpu3.l2bus.trans_dist::ReadExResp        28636                       # Transaction distribution
system.cpu3.l2bus.trans_dist::ReadSharedReq       273476                       # Transaction distribution
system.cpu3.l2bus.pkt_count_system.cpu3.icache.mem_side_port::system.cpu3.l2cache.cpu_side_port          803                       # Packet count per connected requestor and responder (bytes)
system.cpu3.l2bus.pkt_count_system.cpu3.dcache.mem_side_port::system.cpu3.l2cache.cpu_side_port       904683                       # Packet count per connected requestor and responder (bytes)
system.cpu3.l2bus.pkt_count::total             905486                       # Packet count per connected requestor and responder (bytes)
system.cpu3.l2bus.pkt_size_system.cpu3.icache.mem_side_port::system.cpu3.l2cache.cpu_side_port        25728                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu3.l2bus.pkt_size_system.cpu3.dcache.mem_side_port::system.cpu3.l2cache.cpu_side_port     38586240                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu3.l2bus.pkt_size::total            38611968                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu3.l2bus.snoops                        61320                       # Total snoops (count)
system.cpu3.l2bus.snoopTraffic                3924480                       # Total snoop traffic (bytes)
system.cpu3.l2bus.snoop_fanout::samples        363462                       # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::mean         0.001747                       # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::stdev        0.041762                       # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::0              362827     99.83%     99.83% # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::1                 635      0.17%    100.00% # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::2                   0      0.00%    100.00% # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::3                   0      0.00%    100.00% # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::max_value            1                       # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::total          363462                       # Request fanout histogram
system.cpu3.l2bus.power_state.pwrStateResidencyTicks::UNDEFINED 15680183389065                       # Cumulative time (in ticks) in various power states
system.cpu3.l2bus.reqLayer0.occupancy       401512086                       # Layer occupancy (ticks)
system.cpu3.l2bus.reqLayer0.utilization           1.4                       # Layer utilization (%)
system.cpu3.l2bus.respLayer0.occupancy         398601                       # Layer occupancy (ticks)
system.cpu3.l2bus.respLayer0.utilization          0.0                       # Layer utilization (%)
system.cpu3.l2bus.respLayer1.occupancy      301417614                       # Layer occupancy (ticks)
system.cpu3.l2bus.respLayer1.utilization          1.0                       # Layer utilization (%)
system.cpu3.l2cache.demand_hits::.switch_cpus3.inst            1                       # number of demand (read+write) hits
system.cpu3.l2cache.demand_hits::.switch_cpus3.data       236700                       # number of demand (read+write) hits
system.cpu3.l2cache.demand_hits::total         236701                       # number of demand (read+write) hits
system.cpu3.l2cache.overall_hits::.switch_cpus3.inst            1                       # number of overall hits
system.cpu3.l2cache.overall_hits::.switch_cpus3.data       236700                       # number of overall hits
system.cpu3.l2cache.overall_hits::total        236701                       # number of overall hits
system.cpu3.l2cache.demand_misses::.cpu3.inst            2                       # number of demand (read+write) misses
system.cpu3.l2cache.demand_misses::.cpu3.data            2                       # number of demand (read+write) misses
system.cpu3.l2cache.demand_misses::.switch_cpus3.inst          397                       # number of demand (read+write) misses
system.cpu3.l2cache.demand_misses::.switch_cpus3.data        65009                       # number of demand (read+write) misses
system.cpu3.l2cache.demand_misses::total        65410                       # number of demand (read+write) misses
system.cpu3.l2cache.overall_misses::.cpu3.inst            2                       # number of overall misses
system.cpu3.l2cache.overall_misses::.cpu3.data            2                       # number of overall misses
system.cpu3.l2cache.overall_misses::.switch_cpus3.inst          397                       # number of overall misses
system.cpu3.l2cache.overall_misses::.switch_cpus3.data        65009                       # number of overall misses
system.cpu3.l2cache.overall_misses::total        65410                       # number of overall misses
system.cpu3.l2cache.demand_miss_latency::.switch_cpus3.inst     44632989                       # number of demand (read+write) miss cycles
system.cpu3.l2cache.demand_miss_latency::.switch_cpus3.data   7271070984                       # number of demand (read+write) miss cycles
system.cpu3.l2cache.demand_miss_latency::total   7315703973                       # number of demand (read+write) miss cycles
system.cpu3.l2cache.overall_miss_latency::.switch_cpus3.inst     44632989                       # number of overall miss cycles
system.cpu3.l2cache.overall_miss_latency::.switch_cpus3.data   7271070984                       # number of overall miss cycles
system.cpu3.l2cache.overall_miss_latency::total   7315703973                       # number of overall miss cycles
system.cpu3.l2cache.demand_accesses::.cpu3.inst            2                       # number of demand (read+write) accesses
system.cpu3.l2cache.demand_accesses::.cpu3.data            2                       # number of demand (read+write) accesses
system.cpu3.l2cache.demand_accesses::.switch_cpus3.inst          398                       # number of demand (read+write) accesses
system.cpu3.l2cache.demand_accesses::.switch_cpus3.data       301709                       # number of demand (read+write) accesses
system.cpu3.l2cache.demand_accesses::total       302111                       # number of demand (read+write) accesses
system.cpu3.l2cache.overall_accesses::.cpu3.inst            2                       # number of overall (read+write) accesses
system.cpu3.l2cache.overall_accesses::.cpu3.data            2                       # number of overall (read+write) accesses
system.cpu3.l2cache.overall_accesses::.switch_cpus3.inst          398                       # number of overall (read+write) accesses
system.cpu3.l2cache.overall_accesses::.switch_cpus3.data       301709                       # number of overall (read+write) accesses
system.cpu3.l2cache.overall_accesses::total       302111                       # number of overall (read+write) accesses
system.cpu3.l2cache.demand_miss_rate::.cpu3.inst            1                       # miss rate for demand accesses
system.cpu3.l2cache.demand_miss_rate::.cpu3.data            1                       # miss rate for demand accesses
system.cpu3.l2cache.demand_miss_rate::.switch_cpus3.inst     0.997487                       # miss rate for demand accesses
system.cpu3.l2cache.demand_miss_rate::.switch_cpus3.data     0.215469                       # miss rate for demand accesses
system.cpu3.l2cache.demand_miss_rate::total     0.216510                       # miss rate for demand accesses
system.cpu3.l2cache.overall_miss_rate::.cpu3.inst            1                       # miss rate for overall accesses
system.cpu3.l2cache.overall_miss_rate::.cpu3.data            1                       # miss rate for overall accesses
system.cpu3.l2cache.overall_miss_rate::.switch_cpus3.inst     0.997487                       # miss rate for overall accesses
system.cpu3.l2cache.overall_miss_rate::.switch_cpus3.data     0.215469                       # miss rate for overall accesses
system.cpu3.l2cache.overall_miss_rate::total     0.216510                       # miss rate for overall accesses
system.cpu3.l2cache.demand_avg_miss_latency::.switch_cpus3.inst 112425.664987                       # average overall miss latency
system.cpu3.l2cache.demand_avg_miss_latency::.switch_cpus3.data 111847.143995                       # average overall miss latency
system.cpu3.l2cache.demand_avg_miss_latency::total 111843.815518                       # average overall miss latency
system.cpu3.l2cache.overall_avg_miss_latency::.switch_cpus3.inst 112425.664987                       # average overall miss latency
system.cpu3.l2cache.overall_avg_miss_latency::.switch_cpus3.data 111847.143995                       # average overall miss latency
system.cpu3.l2cache.overall_avg_miss_latency::total 111843.815518                       # average overall miss latency
system.cpu3.l2cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.l2cache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu3.l2cache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu3.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.l2cache.writebacks::.writebacks        61319                       # number of writebacks
system.cpu3.l2cache.writebacks::total           61319                       # number of writebacks
system.cpu3.l2cache.demand_mshr_misses::.switch_cpus3.inst          397                       # number of demand (read+write) MSHR misses
system.cpu3.l2cache.demand_mshr_misses::.switch_cpus3.data        65009                       # number of demand (read+write) MSHR misses
system.cpu3.l2cache.demand_mshr_misses::total        65406                       # number of demand (read+write) MSHR misses
system.cpu3.l2cache.overall_mshr_misses::.switch_cpus3.inst          397                       # number of overall MSHR misses
system.cpu3.l2cache.overall_mshr_misses::.switch_cpus3.data        65009                       # number of overall MSHR misses
system.cpu3.l2cache.overall_mshr_misses::total        65406                       # number of overall MSHR misses
system.cpu3.l2cache.demand_mshr_miss_latency::.switch_cpus3.inst     44500788                       # number of demand (read+write) MSHR miss cycles
system.cpu3.l2cache.demand_mshr_miss_latency::.switch_cpus3.data   7249422987                       # number of demand (read+write) MSHR miss cycles
system.cpu3.l2cache.demand_mshr_miss_latency::total   7293923775                       # number of demand (read+write) MSHR miss cycles
system.cpu3.l2cache.overall_mshr_miss_latency::.switch_cpus3.inst     44500788                       # number of overall MSHR miss cycles
system.cpu3.l2cache.overall_mshr_miss_latency::.switch_cpus3.data   7249422987                       # number of overall MSHR miss cycles
system.cpu3.l2cache.overall_mshr_miss_latency::total   7293923775                       # number of overall MSHR miss cycles
system.cpu3.l2cache.demand_mshr_miss_rate::.switch_cpus3.inst     0.997487                       # mshr miss rate for demand accesses
system.cpu3.l2cache.demand_mshr_miss_rate::.switch_cpus3.data     0.215469                       # mshr miss rate for demand accesses
system.cpu3.l2cache.demand_mshr_miss_rate::total     0.216497                       # mshr miss rate for demand accesses
system.cpu3.l2cache.overall_mshr_miss_rate::.switch_cpus3.inst     0.997487                       # mshr miss rate for overall accesses
system.cpu3.l2cache.overall_mshr_miss_rate::.switch_cpus3.data     0.215469                       # mshr miss rate for overall accesses
system.cpu3.l2cache.overall_mshr_miss_rate::total     0.216497                       # mshr miss rate for overall accesses
system.cpu3.l2cache.demand_avg_mshr_miss_latency::.switch_cpus3.inst 112092.664987                       # average overall mshr miss latency
system.cpu3.l2cache.demand_avg_mshr_miss_latency::.switch_cpus3.data 111514.143995                       # average overall mshr miss latency
system.cpu3.l2cache.demand_avg_mshr_miss_latency::total 111517.655490                       # average overall mshr miss latency
system.cpu3.l2cache.overall_avg_mshr_miss_latency::.switch_cpus3.inst 112092.664987                       # average overall mshr miss latency
system.cpu3.l2cache.overall_avg_mshr_miss_latency::.switch_cpus3.data 111514.143995                       # average overall mshr miss latency
system.cpu3.l2cache.overall_avg_mshr_miss_latency::total 111517.655490                       # average overall mshr miss latency
system.cpu3.l2cache.replacements                61319                       # number of replacements
system.cpu3.l2cache.WritebackDirty_hits::.writebacks        87529                       # number of WritebackDirty hits
system.cpu3.l2cache.WritebackDirty_hits::total        87529                       # number of WritebackDirty hits
system.cpu3.l2cache.WritebackDirty_accesses::.writebacks        87529                       # number of WritebackDirty accesses(hits+misses)
system.cpu3.l2cache.WritebackDirty_accesses::total        87529                       # number of WritebackDirty accesses(hits+misses)
system.cpu3.l2cache.WritebackClean_hits::.writebacks       213660                       # number of WritebackClean hits
system.cpu3.l2cache.WritebackClean_hits::total       213660                       # number of WritebackClean hits
system.cpu3.l2cache.WritebackClean_accesses::.writebacks       213660                       # number of WritebackClean accesses(hits+misses)
system.cpu3.l2cache.WritebackClean_accesses::total       213660                       # number of WritebackClean accesses(hits+misses)
system.cpu3.l2cache.UpgradeReq_hits::.switch_cpus3.data           31                       # number of UpgradeReq hits
system.cpu3.l2cache.UpgradeReq_hits::total           31                       # number of UpgradeReq hits
system.cpu3.l2cache.UpgradeReq_accesses::.switch_cpus3.data           31                       # number of UpgradeReq accesses(hits+misses)
system.cpu3.l2cache.UpgradeReq_accesses::total           31                       # number of UpgradeReq accesses(hits+misses)
system.cpu3.l2cache.ReadExReq_hits::.switch_cpus3.data        28413                       # number of ReadExReq hits
system.cpu3.l2cache.ReadExReq_hits::total        28413                       # number of ReadExReq hits
system.cpu3.l2cache.ReadExReq_misses::.switch_cpus3.data          223                       # number of ReadExReq misses
system.cpu3.l2cache.ReadExReq_misses::total          223                       # number of ReadExReq misses
system.cpu3.l2cache.ReadExReq_miss_latency::.switch_cpus3.data     13627692                       # number of ReadExReq miss cycles
system.cpu3.l2cache.ReadExReq_miss_latency::total     13627692                       # number of ReadExReq miss cycles
system.cpu3.l2cache.ReadExReq_accesses::.switch_cpus3.data        28636                       # number of ReadExReq accesses(hits+misses)
system.cpu3.l2cache.ReadExReq_accesses::total        28636                       # number of ReadExReq accesses(hits+misses)
system.cpu3.l2cache.ReadExReq_miss_rate::.switch_cpus3.data     0.007787                       # miss rate for ReadExReq accesses
system.cpu3.l2cache.ReadExReq_miss_rate::total     0.007787                       # miss rate for ReadExReq accesses
system.cpu3.l2cache.ReadExReq_avg_miss_latency::.switch_cpus3.data 61110.726457                       # average ReadExReq miss latency
system.cpu3.l2cache.ReadExReq_avg_miss_latency::total 61110.726457                       # average ReadExReq miss latency
system.cpu3.l2cache.ReadExReq_mshr_misses::.switch_cpus3.data          223                       # number of ReadExReq MSHR misses
system.cpu3.l2cache.ReadExReq_mshr_misses::total          223                       # number of ReadExReq MSHR misses
system.cpu3.l2cache.ReadExReq_mshr_miss_latency::.switch_cpus3.data     13553433                       # number of ReadExReq MSHR miss cycles
system.cpu3.l2cache.ReadExReq_mshr_miss_latency::total     13553433                       # number of ReadExReq MSHR miss cycles
system.cpu3.l2cache.ReadExReq_mshr_miss_rate::.switch_cpus3.data     0.007787                       # mshr miss rate for ReadExReq accesses
system.cpu3.l2cache.ReadExReq_mshr_miss_rate::total     0.007787                       # mshr miss rate for ReadExReq accesses
system.cpu3.l2cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus3.data 60777.726457                       # average ReadExReq mshr miss latency
system.cpu3.l2cache.ReadExReq_avg_mshr_miss_latency::total 60777.726457                       # average ReadExReq mshr miss latency
system.cpu3.l2cache.ReadSharedReq_hits::.switch_cpus3.inst            1                       # number of ReadSharedReq hits
system.cpu3.l2cache.ReadSharedReq_hits::.switch_cpus3.data       208287                       # number of ReadSharedReq hits
system.cpu3.l2cache.ReadSharedReq_hits::total       208288                       # number of ReadSharedReq hits
system.cpu3.l2cache.ReadSharedReq_misses::.cpu3.inst            2                       # number of ReadSharedReq misses
system.cpu3.l2cache.ReadSharedReq_misses::.cpu3.data            2                       # number of ReadSharedReq misses
system.cpu3.l2cache.ReadSharedReq_misses::.switch_cpus3.inst          397                       # number of ReadSharedReq misses
system.cpu3.l2cache.ReadSharedReq_misses::.switch_cpus3.data        64786                       # number of ReadSharedReq misses
system.cpu3.l2cache.ReadSharedReq_misses::total        65187                       # number of ReadSharedReq misses
system.cpu3.l2cache.ReadSharedReq_miss_latency::.switch_cpus3.inst     44632989                       # number of ReadSharedReq miss cycles
system.cpu3.l2cache.ReadSharedReq_miss_latency::.switch_cpus3.data   7257443292                       # number of ReadSharedReq miss cycles
system.cpu3.l2cache.ReadSharedReq_miss_latency::total   7302076281                       # number of ReadSharedReq miss cycles
system.cpu3.l2cache.ReadSharedReq_accesses::.cpu3.inst            2                       # number of ReadSharedReq accesses(hits+misses)
system.cpu3.l2cache.ReadSharedReq_accesses::.cpu3.data            2                       # number of ReadSharedReq accesses(hits+misses)
system.cpu3.l2cache.ReadSharedReq_accesses::.switch_cpus3.inst          398                       # number of ReadSharedReq accesses(hits+misses)
system.cpu3.l2cache.ReadSharedReq_accesses::.switch_cpus3.data       273073                       # number of ReadSharedReq accesses(hits+misses)
system.cpu3.l2cache.ReadSharedReq_accesses::total       273475                       # number of ReadSharedReq accesses(hits+misses)
system.cpu3.l2cache.ReadSharedReq_miss_rate::.cpu3.inst            1                       # miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_miss_rate::.cpu3.data            1                       # miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_miss_rate::.switch_cpus3.inst     0.997487                       # miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_miss_rate::.switch_cpus3.data     0.237248                       # miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_miss_rate::total     0.238365                       # miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus3.inst 112425.664987                       # average ReadSharedReq miss latency
system.cpu3.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus3.data 112021.783904                       # average ReadSharedReq miss latency
system.cpu3.l2cache.ReadSharedReq_avg_miss_latency::total 112017.369736                       # average ReadSharedReq miss latency
system.cpu3.l2cache.ReadSharedReq_mshr_misses::.switch_cpus3.inst          397                       # number of ReadSharedReq MSHR misses
system.cpu3.l2cache.ReadSharedReq_mshr_misses::.switch_cpus3.data        64786                       # number of ReadSharedReq MSHR misses
system.cpu3.l2cache.ReadSharedReq_mshr_misses::total        65183                       # number of ReadSharedReq MSHR misses
system.cpu3.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus3.inst     44500788                       # number of ReadSharedReq MSHR miss cycles
system.cpu3.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus3.data   7235869554                       # number of ReadSharedReq MSHR miss cycles
system.cpu3.l2cache.ReadSharedReq_mshr_miss_latency::total   7280370342                       # number of ReadSharedReq MSHR miss cycles
system.cpu3.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus3.inst     0.997487                       # mshr miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus3.data     0.237248                       # mshr miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_mshr_miss_rate::total     0.238351                       # mshr miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus3.inst 112092.664987                       # average ReadSharedReq mshr miss latency
system.cpu3.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus3.data 111688.783904                       # average ReadSharedReq mshr miss latency
system.cpu3.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 111691.243760                       # average ReadSharedReq mshr miss latency
system.cpu3.l2cache.power_state.pwrStateResidencyTicks::UNDEFINED 15680183389065                       # Cumulative time (in ticks) in various power states
system.cpu3.l2cache.tags.tagsinuse        4028.180733                       # Cycle average of tags in use
system.cpu3.l2cache.tags.total_refs            603331                       # Total number of references to valid blocks.
system.cpu3.l2cache.tags.sampled_refs           65415                       # Sample count of references to valid blocks.
system.cpu3.l2cache.tags.avg_refs            9.223129                       # Average number of references to valid blocks.
system.cpu3.l2cache.tags.warmup_cycle    15651257077998                       # Cycle when the warmup percentage was hit.
system.cpu3.l2cache.tags.occ_blocks::.writebacks     0.647892                       # Average occupied blocks per requestor
system.cpu3.l2cache.tags.occ_blocks::.cpu3.inst     0.082962                       # Average occupied blocks per requestor
system.cpu3.l2cache.tags.occ_blocks::.cpu3.data     2.000000                       # Average occupied blocks per requestor
system.cpu3.l2cache.tags.occ_blocks::.switch_cpus3.inst    16.416433                       # Average occupied blocks per requestor
system.cpu3.l2cache.tags.occ_blocks::.switch_cpus3.data  4009.033446                       # Average occupied blocks per requestor
system.cpu3.l2cache.tags.occ_percent::.writebacks     0.000158                       # Average percentage of cache occupancy
system.cpu3.l2cache.tags.occ_percent::.cpu3.inst     0.000020                       # Average percentage of cache occupancy
system.cpu3.l2cache.tags.occ_percent::.cpu3.data     0.000488                       # Average percentage of cache occupancy
system.cpu3.l2cache.tags.occ_percent::.switch_cpus3.inst     0.004008                       # Average percentage of cache occupancy
system.cpu3.l2cache.tags.occ_percent::.switch_cpus3.data     0.978768                       # Average percentage of cache occupancy
system.cpu3.l2cache.tags.occ_percent::total     0.983443                       # Average percentage of cache occupancy
system.cpu3.l2cache.tags.occ_task_id_blocks::1024         4096                       # Occupied blocks per task id
system.cpu3.l2cache.tags.age_task_id_blocks_1024::0            5                       # Occupied blocks per task id
system.cpu3.l2cache.tags.age_task_id_blocks_1024::1          272                       # Occupied blocks per task id
system.cpu3.l2cache.tags.age_task_id_blocks_1024::2         1967                       # Occupied blocks per task id
system.cpu3.l2cache.tags.age_task_id_blocks_1024::3         1489                       # Occupied blocks per task id
system.cpu3.l2cache.tags.age_task_id_blocks_1024::4          363                       # Occupied blocks per task id
system.cpu3.l2cache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.l2cache.tags.tag_accesses         9718711                       # Number of tag accesses
system.cpu3.l2cache.tags.data_accesses        9718711                       # Number of data accesses
system.cpu3.l2cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 15680183389065                       # Cumulative time (in ticks) in various power states
system.cpu3.mmucache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.mmucache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.mmucache.blocked::no_mshrs              0                       # number of cycles access was blocked
system.cpu3.mmucache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu3.mmucache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.mmucache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.mmucache.replacements                   0                       # number of replacements
system.cpu3.mmucache.mmubus.snoops                  0                       # Total snoops (count)
system.cpu3.mmucache.mmubus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.cpu3.mmucache.mmubus.snoop_fanout::samples            0                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::mean          nan                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::stdev          nan                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::underflows            0                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::0            0                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::overflows            0                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::max_value            0                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::total            0                       # Request fanout histogram
system.cpu3.mmucache.mmubus.power_state.pwrStateResidencyTicks::UNDEFINED 15680183389065                       # Cumulative time (in ticks) in various power states
system.cpu3.mmucache.power_state.pwrStateResidencyTicks::UNDEFINED 15680183389065                       # Cumulative time (in ticks) in various power states
system.cpu3.mmucache.tags.tagsinuse                 0                       # Cycle average of tags in use
system.cpu3.mmucache.tags.total_refs                0                       # Total number of references to valid blocks.
system.cpu3.mmucache.tags.sampled_refs              0                       # Sample count of references to valid blocks.
system.cpu3.mmucache.tags.avg_refs                nan                       # Average number of references to valid blocks.
system.cpu3.mmucache.tags.warmup_cycle              0                       # Cycle when the warmup percentage was hit.
system.cpu3.mmucache.tags.tag_accesses              0                       # Number of tag accesses
system.cpu3.mmucache.tags.data_accesses             0                       # Number of data accesses
system.cpu3.mmucache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 15680183389065                       # Cumulative time (in ticks) in various power states
system.cpu3.power_state.numTransitions              1                       # Number of power state transitions
system.cpu3.power_state.pwrStateResidencyTicks::ON 15651257088321                       # Cumulative time (in ticks) in various power states
system.cpu3.power_state.pwrStateResidencyTicks::OFF  28926300744                       # Cumulative time (in ticks) in various power states
system.cpu3.thread0.numInsts                        0                       # Number of Instructions committed
system.cpu3.thread0.numOps                          0                       # Number of Ops committed
system.cpu3.thread0.numMemRefs                      0                       # Number of Memory References
system.cpu_clk_domain.clock                       333                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l3bus.trans_dist::ReadResp             1602806                       # Transaction distribution
system.l3bus.trans_dist::WritebackDirty        988266                       # Transaction distribution
system.l3bus.trans_dist::WritebackClean       1177552                       # Transaction distribution
system.l3bus.trans_dist::CleanEvict            689425                       # Transaction distribution
system.l3bus.trans_dist::UpgradeReq                 3                       # Transaction distribution
system.l3bus.trans_dist::UpgradeResp                2                       # Transaction distribution
system.l3bus.trans_dist::ReadExReq             332198                       # Transaction distribution
system.l3bus.trans_dist::ReadExResp            332197                       # Transaction distribution
system.l3bus.trans_dist::ReadSharedReq        1602806                       # Transaction distribution
system.l3bus.pkt_count_system.cpu0.l2cache.mem_side_port::system.l3cache.cpu_side_port      2853620                       # Packet count per connected requestor and responder (bytes)
system.l3bus.pkt_count_system.cpu1.l2cache.mem_side_port::system.l3cache.cpu_side_port      2603011                       # Packet count per connected requestor and responder (bytes)
system.l3bus.pkt_count_system.cpu2.l2cache.mem_side_port::system.l3cache.cpu_side_port       139225                       # Packet count per connected requestor and responder (bytes)
system.l3bus.pkt_count_system.cpu3.l2cache.mem_side_port::system.l3cache.cpu_side_port       191725                       # Packet count per connected requestor and responder (bytes)
system.l3bus.pkt_count::total                 5787581                       # Packet count per connected requestor and responder (bytes)
system.l3bus.pkt_size_system.cpu0.l2cache.mem_side_port::system.l3cache.cpu_side_port    121659968                       # Cumulative packet size per connected requestor and responder (bytes)
system.l3bus.pkt_size_system.cpu1.l2cache.mem_side_port::system.l3cache.cpu_side_port    110971712                       # Cumulative packet size per connected requestor and responder (bytes)
system.l3bus.pkt_size_system.cpu2.l2cache.mem_side_port::system.l3cache.cpu_side_port      5848768                       # Cumulative packet size per connected requestor and responder (bytes)
system.l3bus.pkt_size_system.cpu3.l2cache.mem_side_port::system.l3cache.cpu_side_port      8084160                       # Cumulative packet size per connected requestor and responder (bytes)
system.l3bus.pkt_size::total                246564608                       # Cumulative packet size per connected requestor and responder (bytes)
system.l3bus.snoops                            937675                       # Total snoops (count)
system.l3bus.snoopTraffic                    15887936                       # Total snoop traffic (bytes)
system.l3bus.snoop_fanout::samples            2873686                       # Request fanout histogram
system.l3bus.snoop_fanout::mean                     0                       # Request fanout histogram
system.l3bus.snoop_fanout::stdev                    0                       # Request fanout histogram
system.l3bus.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l3bus.snoop_fanout::0                  2873686    100.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::1                        0      0.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::2                        0      0.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::3                        0      0.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::4                        0      0.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::min_value                0                       # Request fanout histogram
system.l3bus.snoop_fanout::max_value                0                       # Request fanout histogram
system.l3bus.snoop_fanout::total              2873686                       # Request fanout histogram
system.l3bus.power_state.pwrStateResidencyTicks::UNDEFINED 15680183389065                       # Cumulative time (in ticks) in various power states
system.l3bus.reqLayer0.occupancy           1922698561                       # Layer occupancy (ticks)
system.l3bus.reqLayer0.utilization                6.6                       # Layer utilization (%)
system.l3bus.respLayer0.occupancy           635869303                       # Layer occupancy (ticks)
system.l3bus.respLayer0.utilization               2.2                       # Layer utilization (%)
system.l3bus.respLayer1.occupancy           579502132                       # Layer occupancy (ticks)
system.l3bus.respLayer1.utilization               2.0                       # Layer utilization (%)
system.l3bus.respLayer2.occupancy            32065939                       # Layer occupancy (ticks)
system.l3bus.respLayer2.utilization               0.1                       # Layer utilization (%)
system.l3bus.respLayer3.occupancy            43796116                       # Layer occupancy (ticks)
system.l3bus.respLayer3.utilization               0.2                       # Layer utilization (%)
system.l3cache.demand_hits::.switch_cpus0.data       393905                       # number of demand (read+write) hits
system.l3cache.demand_hits::.switch_cpus1.inst            1                       # number of demand (read+write) hits
system.l3cache.demand_hits::.switch_cpus1.data       517305                       # number of demand (read+write) hits
system.l3cache.demand_hits::.switch_cpus2.data         2894                       # number of demand (read+write) hits
system.l3cache.demand_hits::.switch_cpus3.data         3499                       # number of demand (read+write) hits
system.l3cache.demand_hits::total              917604                       # number of demand (read+write) hits
system.l3cache.overall_hits::.switch_cpus0.data       393905                       # number of overall hits
system.l3cache.overall_hits::.switch_cpus1.inst            1                       # number of overall hits
system.l3cache.overall_hits::.switch_cpus1.data       517305                       # number of overall hits
system.l3cache.overall_hits::.switch_cpus2.data         2894                       # number of overall hits
system.l3cache.overall_hits::.switch_cpus3.data         3499                       # number of overall hits
system.l3cache.overall_hits::total             917604                       # number of overall hits
system.l3cache.demand_misses::.cpu0.inst            3                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu0.data            6                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu1.inst            4                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu1.data            5                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu2.inst            1                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu2.data            1                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu3.inst            2                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu3.data            2                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus0.inst          345                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus0.data       558422                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus1.inst           78                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus1.data       351684                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus2.inst          189                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus2.data        44751                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus3.inst          397                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus3.data        61510                       # number of demand (read+write) misses
system.l3cache.demand_misses::total           1017400                       # number of demand (read+write) misses
system.l3cache.overall_misses::.cpu0.inst            3                       # number of overall misses
system.l3cache.overall_misses::.cpu0.data            6                       # number of overall misses
system.l3cache.overall_misses::.cpu1.inst            4                       # number of overall misses
system.l3cache.overall_misses::.cpu1.data            5                       # number of overall misses
system.l3cache.overall_misses::.cpu2.inst            1                       # number of overall misses
system.l3cache.overall_misses::.cpu2.data            1                       # number of overall misses
system.l3cache.overall_misses::.cpu3.inst            2                       # number of overall misses
system.l3cache.overall_misses::.cpu3.data            2                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus0.inst          345                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus0.data       558422                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus1.inst           78                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus1.data       351684                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus2.inst          189                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus2.data        44751                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus3.inst          397                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus3.data        61510                       # number of overall misses
system.l3cache.overall_misses::total          1017400                       # number of overall misses
system.l3cache.demand_miss_latency::.switch_cpus0.inst     33870762                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.switch_cpus0.data  61342399563                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.switch_cpus1.inst      7579413                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.switch_cpus1.data  38711532140                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.switch_cpus2.inst     17706609                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.switch_cpus2.data   4784963565                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.switch_cpus3.inst     42905385                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.switch_cpus3.data   6938190828                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::total 111879148265                       # number of demand (read+write) miss cycles
system.l3cache.overall_miss_latency::.switch_cpus0.inst     33870762                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.switch_cpus0.data  61342399563                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.switch_cpus1.inst      7579413                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.switch_cpus1.data  38711532140                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.switch_cpus2.inst     17706609                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.switch_cpus2.data   4784963565                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.switch_cpus3.inst     42905385                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.switch_cpus3.data   6938190828                       # number of overall miss cycles
system.l3cache.overall_miss_latency::total 111879148265                       # number of overall miss cycles
system.l3cache.demand_accesses::.cpu0.inst            3                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu0.data            6                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu1.inst            4                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu1.data            5                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu2.inst            1                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu2.data            1                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu3.inst            2                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu3.data            2                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus0.inst          345                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus0.data       952327                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus1.inst           79                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus1.data       868989                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus2.inst          189                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus2.data        47645                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus3.inst          397                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus3.data        65009                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::total         1935004                       # number of demand (read+write) accesses
system.l3cache.overall_accesses::.cpu0.inst            3                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu0.data            6                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu1.inst            4                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu1.data            5                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu2.inst            1                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu2.data            1                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu3.inst            2                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu3.data            2                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus0.inst          345                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus0.data       952327                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus1.inst           79                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus1.data       868989                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus2.inst          189                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus2.data        47645                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus3.inst          397                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus3.data        65009                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::total        1935004                       # number of overall (read+write) accesses
system.l3cache.demand_miss_rate::.cpu0.inst            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu0.data            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu1.inst            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu1.data            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu2.inst            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu2.data            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu3.inst            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu3.data            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus0.inst            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus0.data     0.586376                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus1.inst     0.987342                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus1.data     0.404705                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus2.inst            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus2.data     0.939259                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus3.inst            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus3.data     0.946177                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::total       0.525787                       # miss rate for demand accesses
system.l3cache.overall_miss_rate::.cpu0.inst            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu0.data            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu1.inst            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu1.data            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu2.inst            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu2.data            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu3.inst            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu3.data            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus0.inst            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus0.data     0.586376                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus1.inst     0.987342                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus1.data     0.404705                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus2.inst            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus2.data     0.939259                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus3.inst            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus3.data     0.946177                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::total      0.525787                       # miss rate for overall accesses
system.l3cache.demand_avg_miss_latency::.switch_cpus0.inst 98176.121739                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.switch_cpus0.data 109849.539529                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.switch_cpus1.inst 97171.961538                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.switch_cpus1.data 110074.760694                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.switch_cpus2.inst 93685.761905                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.switch_cpus2.data 106924.170745                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.switch_cpus3.inst 108074.017632                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.switch_cpus3.data 112797.769924                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::total 109965.744314                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus0.inst 98176.121739                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus0.data 109849.539529                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus1.inst 97171.961538                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus1.data 110074.760694                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus2.inst 93685.761905                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus2.data 106924.170745                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus3.inst 108074.017632                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus3.data 112797.769924                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::total 109965.744314                       # average overall miss latency
system.l3cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l3cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l3cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l3cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l3cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l3cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l3cache.writebacks::.writebacks         248249                       # number of writebacks
system.l3cache.writebacks::total               248249                       # number of writebacks
system.l3cache.demand_mshr_misses::.switch_cpus0.inst          345                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.switch_cpus0.data       558422                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.switch_cpus1.inst           78                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.switch_cpus1.data       351684                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.switch_cpus2.inst          189                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.switch_cpus2.data        44751                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.switch_cpus3.inst          397                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.switch_cpus3.data        61510                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::total      1017376                       # number of demand (read+write) MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus0.inst          345                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus0.data       558422                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus1.inst           78                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus1.data       351684                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus2.inst          189                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus2.data        44751                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus3.inst          397                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus3.data        61510                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::total      1017376                       # number of overall MSHR misses
system.l3cache.demand_mshr_miss_latency::.switch_cpus0.inst     31573062                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.switch_cpus0.data  57623309043                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.switch_cpus1.inst      7059933                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.switch_cpus1.data  36369316700                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.switch_cpus2.inst     16447869                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.switch_cpus2.data   4486921905                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.switch_cpus3.inst     40261365                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.switch_cpus3.data   6528534228                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::total 105103424105                       # number of demand (read+write) MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus0.inst     31573062                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus0.data  57623309043                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus1.inst      7059933                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus1.data  36369316700                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus2.inst     16447869                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus2.data   4486921905                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus3.inst     40261365                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus3.data   6528534228                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::total 105103424105                       # number of overall MSHR miss cycles
system.l3cache.demand_mshr_miss_rate::.switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.switch_cpus0.data     0.586376                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.switch_cpus1.inst     0.987342                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.switch_cpus1.data     0.404705                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.switch_cpus2.inst            1                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.switch_cpus2.data     0.939259                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.switch_cpus3.inst            1                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.switch_cpus3.data     0.946177                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::total     0.525775                       # mshr miss rate for demand accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus0.data     0.586376                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus1.inst     0.987342                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus1.data     0.404705                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus2.inst            1                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus2.data     0.939259                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus3.inst            1                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus3.data     0.946177                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::total     0.525775                       # mshr miss rate for overall accesses
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus0.inst 91516.121739                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus0.data 103189.539529                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus1.inst 90511.961538                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus1.data 103414.760694                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus2.inst 87025.761905                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus2.data 100264.170745                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus3.inst 101414.017632                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus3.data 106137.769924                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::total 103308.338417                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus0.inst 91516.121739                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus0.data 103189.539529                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus1.inst 90511.961538                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus1.data 103414.760694                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus2.inst 87025.761905                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus2.data 100264.170745                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus3.inst 101414.017632                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus3.data 106137.769924                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::total 103308.338417                       # average overall mshr miss latency
system.l3cache.replacements                    937674                       # number of replacements
system.l3cache.WritebackDirty_hits::.writebacks       740017                       # number of WritebackDirty hits
system.l3cache.WritebackDirty_hits::total       740017                       # number of WritebackDirty hits
system.l3cache.WritebackDirty_accesses::.writebacks       740017                       # number of WritebackDirty accesses(hits+misses)
system.l3cache.WritebackDirty_accesses::total       740017                       # number of WritebackDirty accesses(hits+misses)
system.l3cache.WritebackClean_hits::.writebacks      1177552                       # number of WritebackClean hits
system.l3cache.WritebackClean_hits::total      1177552                       # number of WritebackClean hits
system.l3cache.WritebackClean_accesses::.writebacks      1177552                       # number of WritebackClean accesses(hits+misses)
system.l3cache.WritebackClean_accesses::total      1177552                       # number of WritebackClean accesses(hits+misses)
system.l3cache.UpgradeReq_hits::.switch_cpus0.data            1                       # number of UpgradeReq hits
system.l3cache.UpgradeReq_hits::total               1                       # number of UpgradeReq hits
system.l3cache.UpgradeReq_misses::.switch_cpus2.data            1                       # number of UpgradeReq misses
system.l3cache.UpgradeReq_misses::total             1                       # number of UpgradeReq misses
system.l3cache.UpgradeReq_accesses::.switch_cpus0.data            1                       # number of UpgradeReq accesses(hits+misses)
system.l3cache.UpgradeReq_accesses::.switch_cpus2.data            1                       # number of UpgradeReq accesses(hits+misses)
system.l3cache.UpgradeReq_accesses::total            2                       # number of UpgradeReq accesses(hits+misses)
system.l3cache.UpgradeReq_miss_rate::.switch_cpus2.data            1                       # miss rate for UpgradeReq accesses
system.l3cache.UpgradeReq_miss_rate::total     0.500000                       # miss rate for UpgradeReq accesses
system.l3cache.UpgradeReq_mshr_misses::.switch_cpus2.data            1                       # number of UpgradeReq MSHR misses
system.l3cache.UpgradeReq_mshr_misses::total            1                       # number of UpgradeReq MSHR misses
system.l3cache.UpgradeReq_mshr_miss_latency::.switch_cpus2.data        16650                       # number of UpgradeReq MSHR miss cycles
system.l3cache.UpgradeReq_mshr_miss_latency::total        16650                       # number of UpgradeReq MSHR miss cycles
system.l3cache.UpgradeReq_mshr_miss_rate::.switch_cpus2.data            1                       # mshr miss rate for UpgradeReq accesses
system.l3cache.UpgradeReq_mshr_miss_rate::total     0.500000                       # mshr miss rate for UpgradeReq accesses
system.l3cache.UpgradeReq_avg_mshr_miss_latency::.switch_cpus2.data        16650                       # average UpgradeReq mshr miss latency
system.l3cache.UpgradeReq_avg_mshr_miss_latency::total        16650                       # average UpgradeReq mshr miss latency
system.l3cache.ReadExReq_hits::.switch_cpus0.data       137559                       # number of ReadExReq hits
system.l3cache.ReadExReq_hits::.switch_cpus1.data       111768                       # number of ReadExReq hits
system.l3cache.ReadExReq_hits::.switch_cpus2.data         2061                       # number of ReadExReq hits
system.l3cache.ReadExReq_hits::.switch_cpus3.data          125                       # number of ReadExReq hits
system.l3cache.ReadExReq_hits::total           251513                       # number of ReadExReq hits
system.l3cache.ReadExReq_misses::.cpu0.data            1                       # number of ReadExReq misses
system.l3cache.ReadExReq_misses::.switch_cpus0.data        66517                       # number of ReadExReq misses
system.l3cache.ReadExReq_misses::.switch_cpus1.data          852                       # number of ReadExReq misses
system.l3cache.ReadExReq_misses::.switch_cpus2.data        13217                       # number of ReadExReq misses
system.l3cache.ReadExReq_misses::.switch_cpus3.data           98                       # number of ReadExReq misses
system.l3cache.ReadExReq_misses::total          80685                       # number of ReadExReq misses
system.l3cache.ReadExReq_miss_latency::.switch_cpus0.data   6050024238                       # number of ReadExReq miss cycles
system.l3cache.ReadExReq_miss_latency::.switch_cpus1.data     89547696                       # number of ReadExReq miss cycles
system.l3cache.ReadExReq_miss_latency::.switch_cpus2.data   1337864462                       # number of ReadExReq miss cycles
system.l3cache.ReadExReq_miss_latency::.switch_cpus3.data     10908414                       # number of ReadExReq miss cycles
system.l3cache.ReadExReq_miss_latency::total   7488344810                       # number of ReadExReq miss cycles
system.l3cache.ReadExReq_accesses::.cpu0.data            1                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_accesses::.switch_cpus0.data       204076                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_accesses::.switch_cpus1.data       112620                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_accesses::.switch_cpus2.data        15278                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_accesses::.switch_cpus3.data          223                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_accesses::total       332198                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_miss_rate::.cpu0.data            1                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_miss_rate::.switch_cpus0.data     0.325942                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_miss_rate::.switch_cpus1.data     0.007565                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_miss_rate::.switch_cpus2.data     0.865100                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_miss_rate::.switch_cpus3.data     0.439462                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_miss_rate::total     0.242882                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_avg_miss_latency::.switch_cpus0.data 90954.556549                       # average ReadExReq miss latency
system.l3cache.ReadExReq_avg_miss_latency::.switch_cpus1.data 105102.929577                       # average ReadExReq miss latency
system.l3cache.ReadExReq_avg_miss_latency::.switch_cpus2.data 101223.005372                       # average ReadExReq miss latency
system.l3cache.ReadExReq_avg_miss_latency::.switch_cpus3.data 111310.346939                       # average ReadExReq miss latency
system.l3cache.ReadExReq_avg_miss_latency::total 92809.627688                       # average ReadExReq miss latency
system.l3cache.ReadExReq_mshr_misses::.switch_cpus0.data        66517                       # number of ReadExReq MSHR misses
system.l3cache.ReadExReq_mshr_misses::.switch_cpus1.data          852                       # number of ReadExReq MSHR misses
system.l3cache.ReadExReq_mshr_misses::.switch_cpus2.data        13217                       # number of ReadExReq MSHR misses
system.l3cache.ReadExReq_mshr_misses::.switch_cpus3.data           98                       # number of ReadExReq MSHR misses
system.l3cache.ReadExReq_mshr_misses::total        80684                       # number of ReadExReq MSHR misses
system.l3cache.ReadExReq_mshr_miss_latency::.switch_cpus0.data   5607021018                       # number of ReadExReq MSHR miss cycles
system.l3cache.ReadExReq_mshr_miss_latency::.switch_cpus1.data     83873376                       # number of ReadExReq MSHR miss cycles
system.l3cache.ReadExReq_mshr_miss_latency::.switch_cpus2.data   1249839242                       # number of ReadExReq MSHR miss cycles
system.l3cache.ReadExReq_mshr_miss_latency::.switch_cpus3.data     10255734                       # number of ReadExReq MSHR miss cycles
system.l3cache.ReadExReq_mshr_miss_latency::total   6950989370                       # number of ReadExReq MSHR miss cycles
system.l3cache.ReadExReq_mshr_miss_rate::.switch_cpus0.data     0.325942                       # mshr miss rate for ReadExReq accesses
system.l3cache.ReadExReq_mshr_miss_rate::.switch_cpus1.data     0.007565                       # mshr miss rate for ReadExReq accesses
system.l3cache.ReadExReq_mshr_miss_rate::.switch_cpus2.data     0.865100                       # mshr miss rate for ReadExReq accesses
system.l3cache.ReadExReq_mshr_miss_rate::.switch_cpus3.data     0.439462                       # mshr miss rate for ReadExReq accesses
system.l3cache.ReadExReq_mshr_miss_rate::total     0.242879                       # mshr miss rate for ReadExReq accesses
system.l3cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus0.data 84294.556549                       # average ReadExReq mshr miss latency
system.l3cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus1.data 98442.929577                       # average ReadExReq mshr miss latency
system.l3cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus2.data 94563.005372                       # average ReadExReq mshr miss latency
system.l3cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus3.data 104650.346939                       # average ReadExReq mshr miss latency
system.l3cache.ReadExReq_avg_mshr_miss_latency::total 86150.777973                       # average ReadExReq mshr miss latency
system.l3cache.ReadSharedReq_hits::.switch_cpus0.data       256346                       # number of ReadSharedReq hits
system.l3cache.ReadSharedReq_hits::.switch_cpus1.inst            1                       # number of ReadSharedReq hits
system.l3cache.ReadSharedReq_hits::.switch_cpus1.data       405537                       # number of ReadSharedReq hits
system.l3cache.ReadSharedReq_hits::.switch_cpus2.data          833                       # number of ReadSharedReq hits
system.l3cache.ReadSharedReq_hits::.switch_cpus3.data         3374                       # number of ReadSharedReq hits
system.l3cache.ReadSharedReq_hits::total       666091                       # number of ReadSharedReq hits
system.l3cache.ReadSharedReq_misses::.cpu0.inst            3                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.cpu0.data            5                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.cpu1.inst            4                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.cpu1.data            5                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.cpu2.inst            1                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.cpu2.data            1                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.cpu3.inst            2                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.cpu3.data            2                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus0.inst          345                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus0.data       491905                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus1.inst           78                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus1.data       350832                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus2.inst          189                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus2.data        31534                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus3.inst          397                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus3.data        61412                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::total       936715                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus0.inst     33870762                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus0.data  55292375325                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus1.inst      7579413                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus1.data  38621984444                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus2.inst     17706609                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus2.data   3447099103                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus3.inst     42905385                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus3.data   6927282414                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::total 104390803455                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_accesses::.cpu0.inst            3                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu0.data            5                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu1.inst            4                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu1.data            5                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu2.inst            1                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu2.data            1                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu3.inst            2                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu3.data            2                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus0.inst          345                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus0.data       748251                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus1.inst           79                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus1.data       756369                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus2.inst          189                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus2.data        32367                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus3.inst          397                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus3.data        64786                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::total      1602806                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_miss_rate::.cpu0.inst            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu0.data            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu1.inst            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu1.data            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu2.inst            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu2.data            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu3.inst            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu3.data            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus0.inst            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus0.data     0.657406                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus1.inst     0.987342                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus1.data     0.463837                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus2.inst            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus2.data     0.974264                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus3.inst            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus3.data     0.947921                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::total     0.584422                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus0.inst 98176.121739                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus0.data 112404.580813                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus1.inst 97171.961538                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus1.data 110086.834850                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus2.inst 93685.761905                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus2.data 109313.728135                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus3.inst 108074.017632                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus3.data 112800.143522                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::total 111443.505714                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus0.inst          345                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus0.data       491905                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus1.inst           78                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus1.data       350832                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus2.inst          189                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus2.data        31534                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus3.inst          397                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus3.data        61412                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::total       936692                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus0.inst     31573062                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus0.data  52016288025                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus1.inst      7059933                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus1.data  36285443324                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus2.inst     16447869                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus2.data   3237082663                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus3.inst     40261365                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus3.data   6518278494                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::total  98152434735                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus0.inst            1                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus0.data     0.657406                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus1.inst     0.987342                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus1.data     0.463837                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus2.inst            1                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus2.data     0.974264                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus3.inst            1                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus3.data     0.947921                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::total     0.584408                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus0.inst 91516.121739                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus0.data 105744.580813                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus1.inst 90511.961538                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus1.data 103426.834850                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus2.inst 87025.761905                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus2.data 102653.728135                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus3.inst 101414.017632                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus3.data 106140.143522                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::total 104786.242153                       # average ReadSharedReq mshr miss latency
system.l3cache.power_state.pwrStateResidencyTicks::UNDEFINED 15680183389065                       # Cumulative time (in ticks) in various power states
system.l3cache.tags.tagsinuse            61115.691699                       # Cycle average of tags in use
system.l3cache.tags.total_refs                2835174                       # Total number of references to valid blocks.
system.l3cache.tags.sampled_refs              1917547                       # Sample count of references to valid blocks.
system.l3cache.tags.avg_refs                 1.478542                       # Average number of references to valid blocks.
system.l3cache.tags.warmup_cycle         15651361907064                       # Cycle when the warmup percentage was hit.
system.l3cache.tags.occ_blocks::.writebacks 61115.691699                       # Average occupied blocks per requestor
system.l3cache.tags.occ_percent::.writebacks     0.932551                       # Average percentage of cache occupancy
system.l3cache.tags.occ_percent::total       0.932551                       # Average percentage of cache occupancy
system.l3cache.tags.occ_task_id_blocks::1024        62268                       # Occupied blocks per task id
system.l3cache.tags.age_task_id_blocks_1024::0          987                       # Occupied blocks per task id
system.l3cache.tags.age_task_id_blocks_1024::1         9976                       # Occupied blocks per task id
system.l3cache.tags.age_task_id_blocks_1024::2        33054                       # Occupied blocks per task id
system.l3cache.tags.age_task_id_blocks_1024::3        18251                       # Occupied blocks per task id
system.l3cache.tags.occ_task_id_percent::1024     0.950134                       # Percentage of cache occupancy per task id
system.l3cache.tags.tag_accesses             63558747                       # Number of tag accesses
system.l3cache.tags.data_accesses            63558747                       # Number of data accesses
system.l3cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 15680183389065                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.writebacks::samples    248249.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus0.inst::samples       345.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus0.data::samples    558345.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus1.inst::samples        78.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus1.data::samples    351682.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus2.inst::samples       189.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus2.data::samples     44746.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus3.inst::samples       397.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus3.data::samples     61510.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000017492                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000986525012                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        15468                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        15468                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             1938720                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             235490                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     1017376                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     248249                       # Number of write requests accepted
system.mem_ctrls.readBursts                   1017376                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   248249                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                     84                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       3.65                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      55.89                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               1017376                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               248249                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  250208                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  217525                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                  184195                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                  136746                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                   99359                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                   57273                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                   34824                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                   20067                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                   10119                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                    4340                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                   1612                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                    632                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                    236                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                     98                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                     34                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                     13                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      7                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                    222                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                    275                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                   3528                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                   7092                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                  10117                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                  12484                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                  14232                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                  15552                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                  16409                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                  17157                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                  17611                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                  18138                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                  18678                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                  19005                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                  18935                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                  18814                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                  18411                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::64                  17590                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::65                   1960                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::66                    913                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::67                    462                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::68                    234                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::69                    105                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::70                     57                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::71                     42                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::72                     29                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::73                     27                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::74                     18                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::75                     10                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::76                      9                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::77                      9                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::78                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::79                      9                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::80                      8                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::81                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::82                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::83                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::84                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::85                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::86                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::87                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::88                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::89                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::90                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::91                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::92                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::93                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::94                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::95                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::96                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::97                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::98                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::99                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::100                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::101                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::102                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::103                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::104                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::105                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::106                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::107                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::108                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::109                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::110                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::111                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::112                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::113                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::114                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::115                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::116                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::117                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::118                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::119                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::120                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::121                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::122                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::123                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::124                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::125                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::126                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::127                     0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples        15468                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      65.767520                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    516.360668                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-1023        15465     99.98%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-2047            2      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::63488-64511            1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         15468                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        15468                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.046095                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.042396                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.368661                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            15175     98.11%     98.11% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               41      0.27%     98.37% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              155      1.00%     99.37% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               55      0.36%     99.73% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               24      0.16%     99.88% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21               13      0.08%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22                3      0.02%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25                2      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         15468                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                    5376                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                65112064                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             15887936                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                   2250.96                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    549.26                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                   28926157887                       # Total gap between requests
system.mem_ctrls.avgGap                      22855.24                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.switch_cpus0.inst        22080                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus0.data     35734080                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus1.inst         4992                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus1.data     22507648                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus2.inst        12096                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus2.data      2863744                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus3.inst        25408                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus3.data      3936640                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks     15884864                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.switch_cpus0.inst 763318.893123718444                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus0.data 1235348659.075833559036                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus1.inst 172576.445401884179                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus1.data 778102941.946479916573                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus2.inst 418166.002319950087                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus2.data 99001354.178880885243                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus3.inst 878369.856724974583                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus3.data 136092014.829101234674                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 549149311.861449360847                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.switch_cpus0.inst          345                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus0.data       558422                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus1.inst           78                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus1.data       351684                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus2.inst          189                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus2.data        44751                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus3.inst          397                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus3.data        61510                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks       248249                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.switch_cpus0.inst     18641962                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus0.data  36683813676                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus1.inst      4136599                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus1.data  23179142781                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus2.inst      9364979                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus2.data   2808986108                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus3.inst     25387298                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus3.data   4221600026                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks 1584048147030                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus0.inst     54034.67                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus0.data     65691.92                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus1.inst     53033.32                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus1.data     65909.01                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus2.inst     49550.15                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus2.data     62769.24                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus3.inst     63947.85                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus3.data     68632.74                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks   6380884.30                       # Per-requestor write average memory access latency
system.mem_ctrls.rh_rrs_num_accesses           556200                       # RRS memory accesses to defense
system.mem_ctrls.rh_rrs_remapped_row_accessed            0                       # RRS remapped row accessed
system.mem_ctrls.rh_rrs_clean_install               0                       # RRS swaps inserted without eviction
system.mem_ctrls.rh_rrs_only_unswap                 0                       # RRS swaps inserted with eviction
system.mem_ctrls.rh_rrs_clean_reswap                0                       # RRS swaps inserted using re-swap without eviction
system.mem_ctrls.rh_rrs_dirty_reswap                0                       # RRS swaps inserted using re-swap with eviction
system.mem_ctrls.rh_rrs_rand_row_gen_failed            0                       # RRS rand row generation failed for 10 trials
system.mem_ctrls.rh_rrs_num_resets               7107                       # RRS number of total resets
system.mem_ctrls.rh_mg_numUniqRows                  0                       # MG number of unique rows flagged as aggressor
system.mem_ctrls.rh_move_to_qr                      0                       # RQ move from outside to within QR
system.mem_ctrls.rh_move_within_qr                  0                       # RQ move within QR
system.mem_ctrls.rh_move_to_qr_remove               0                       # RQ move from outside to within QR with remove
system.mem_ctrls.rh_move_within_qr_remove            0                       # RQ move within QR with remove
system.mem_ctrls.rh_drain_qr                        0                       # RQ rows drained from QR
system.mem_ctrls.rh_cbf_true_pos                    0                       # RQ CBF true positives
system.mem_ctrls.rh_cbf_false_pos                   0                       # RQ CBF false positives
system.mem_ctrls.rh_cbf_true_neg                    0                       # RQ CBF true negatives
system.mem_ctrls.rh_btv_true_pos                    0                       # RQ BTV true positives
system.mem_ctrls.rh_btv_false_pos                   0                       # RQ BTV false positives
system.mem_ctrls.rh_btv_true_neg                    0                       # RQ BTV true negatives
system.mem_ctrls.rh_btv_occupancy_0                 0                       # RQ BTV with 0 remapped entries
system.mem_ctrls.rh_btv_occupancy_1                 0                       # RQ BTV with 1 remapped entries
system.mem_ctrls.rh_btv_occupancy_2                 0                       # RQ BTV with 2 remapped entries
system.mem_ctrls.rh_btv_occupancy_3                 0                       # RQ BTV with 3+ remapped entries
system.mem_ctrls.rh_cache_hit                       0                       # RQ cache hit
system.mem_ctrls.rh_cache_partial_hit_orr_set            0                       # RQ cache partial hit ORR set
system.mem_ctrls.rh_cache_partial_hit_orr_unset            0                       # RQ cache partial hit ORR unset
system.mem_ctrls.rh_cache_miss                      0                       # RQ cache miss
system.mem_ctrls.rh_cache_miss_entry_inserts            0                       # RQ cache filled with missed entry
system.mem_ctrls.rh_cache_miss_line_entry_inserts            0                       # RQ cache filled with ORR line entry
system.mem_ctrls.rh_cache_clean_evicts              0                       # RQ cache clean evictions
system.mem_ctrls.rh_cache_dirty_evicts              0                       # RQ cache dirty evictions
system.mem_ctrls.rh_rq_occupancy                    0                       # RQ quarantine region occupancy per 64ms
system.mem_ctrls.rh_num_access_to_row_1             0                       # RQ rows with 1 to 10 accesses per 64ms
system.mem_ctrls.rh_num_access_to_row_10            0                       # RQ rows with 10 to 100 accesses per 64ms
system.mem_ctrls.rh_num_access_to_row_100            0                       # RQ rows with 100 to 1K accesses per 64ms
system.mem_ctrls.rh_num_access_to_row_1000            0                       # RQ rows with 1K+ accesses per 64ms
system.mem_ctrls.rh_num_access_over_rh              0                       # RQ rows with RTH+ accesses per 64ms
system.mem_ctrls.rh_num_rfms                        0                       # Number of RFMs issued
system.mem_ctrls.rh_num_mitigs                   6899                       # Number of Mitigations issued
system.mem_ctrls.rh_num_access_to_bank_0_2           16                       # Banks with accesses 0->2 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_2_4            8                       # Banks with accesses 2->4 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_4_8            5                       # Banks with accesses 4->8 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_8_16            1                       # Banks with accesses 8->16 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_16_32            0                       # Banks with accesses 16->32 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_32_64            0                       # Banks with accesses 32->64 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_64_128            0                       # Banks with accesses 64->128 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_128_166            0                       # Banks with accesses 128->166 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_166_above            0                       # Banks with accesses 166->above per 7.8us
system.mem_ctrls.rh_num_access_bank_over_rfm_th            0                       # Banks with accesses over RFM threshold per 7.8us
system.mem_ctrls.dram.bytes_read::.cpu0.inst          192                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu0.data          384                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu1.inst          256                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu1.data          320                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu2.inst           64                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu2.data           64                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu3.inst          128                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu3.data          128                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus0.inst        22080                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus0.data     35739008                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus1.inst         4992                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus1.data     22507776                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus2.inst        12096                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus2.data      2864064                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus3.inst        25408                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus3.data      3936640                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total      65113600                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu0.inst          192                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu1.inst          256                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu2.inst           64                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu3.inst          128                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.switch_cpus0.inst        22080                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.switch_cpus1.inst         4992                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.switch_cpus2.inst        12096                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.switch_cpus3.inst        25408                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total        65216                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks     15887936                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total     15887936                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.cpu0.inst            3                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu0.data            6                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu1.inst            4                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu1.data            5                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu2.inst            1                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu2.data            1                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu3.inst            2                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu3.data            2                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus0.inst          345                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus0.data       558422                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus1.inst           78                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus1.data       351684                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus2.inst          189                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus2.data        44751                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus3.inst          397                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus3.data        61510                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total        1017400                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks       248249                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total        248249                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu0.inst         6638                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu0.data        13275                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu1.inst         8850                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu1.data        11063                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu2.inst         2213                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu2.data         2213                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu3.inst         4425                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu3.data         4425                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus0.inst       763319                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus0.data   1235519023                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus1.inst       172576                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus1.data    778107367                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus2.inst       418166                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus2.data     99012417                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus3.inst       878370                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus3.data    136092015                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total       2251016353                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu0.inst         6638                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu1.inst         8850                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu2.inst         2213                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu3.inst         4425                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.switch_cpus0.inst       763319                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.switch_cpus1.inst       172576                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.switch_cpus2.inst       418166                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.switch_cpus3.inst       878370                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total      2254556                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks    549255513                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total       549255513                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks    549255513                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu0.inst         6638                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu0.data        13275                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu1.inst         8850                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu1.data        11063                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu2.inst         2213                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu2.data         2213                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu3.inst         4425                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu3.data         4425                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus0.inst       763319                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus0.data   1235519023                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus1.inst       172576                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus1.data    778107367                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus2.inst       418166                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus2.data     99012417                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus3.inst       878370                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus3.data    136092015                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total      2800271866                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts              1017292                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts              248201                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0        33345                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1        29724                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2        30862                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3        30477                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4        30414                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5        31765                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6        31964                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7        32008                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8        33553                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9        32562                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10        31527                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11        30924                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12        33771                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13        30175                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14        29357                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15        31000                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::16        31984                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::17        33563                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::18        33077                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::19        31883                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::20        33359                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::21        32976                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::22        32579                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::23        32273                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::24        32702                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::25        34591                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::26        31945                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::27        29873                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::28        30108                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::29        31908                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::30        30386                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::31        30657                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0         7353                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1         7899                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2         7038                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3         7054                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4         7184                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5         7442                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6         7596                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7         7892                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8         8095                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9         8431                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10         8358                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11         8276                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12         7828                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13         8336                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14         7592                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15         7848                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::16         7483                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::17         8279                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::18         7489                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::19         7846                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::20         7689                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::21         7881                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::22         8384                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::23         7435                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::24         7838                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::25         7775                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::26         7855                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::27         8018                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::28         7915                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::29         7311                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::30         7368                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::31         7413                       # Per bank write bursts
system.mem_ctrls.dram.totQLat             49156601765                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat            3389616944                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat        66951073429                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                48321.03                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               3332.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           65813.03                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits              675969                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits              33265                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            66.45                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           13.40                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples       556259                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   145.600434                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean    92.762798                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   212.740717                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127       421701     75.81%     75.81% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255        61143     10.99%     86.80% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383        19957      3.59%     90.39% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511        11912      2.14%     92.53% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639         8603      1.55%     94.08% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767         6701      1.20%     95.28% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895         4974      0.89%     96.18% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023         4219      0.76%     96.94% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151        17049      3.06%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total       556259                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead              65106688                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten           15884864                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW             2250.777401                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW              549.149312                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 19207.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                   14.58                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead               11.72                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               2.86                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               56.04                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED 15680183389065                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy    1734833868.767996                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy    2306439387.067186                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy   4279052430.105597                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy  932862465.695964                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 10312751056.876280                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy 24218848092.197533                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy 274416525.465598                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy  44059203826.175835                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower  1523.153202                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE    206459420                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF   2605123755                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT  26114717569                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 15680183389065                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp             936715                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       248249                       # Transaction distribution
system.membus.trans_dist::CleanEvict           689424                       # Transaction distribution
system.membus.trans_dist::UpgradeReq                2                       # Transaction distribution
system.membus.trans_dist::ReadExReq             80685                       # Transaction distribution
system.membus.trans_dist::ReadExResp            80685                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq         936715                       # Transaction distribution
system.membus.pkt_count_system.l3cache.mem_side_port::system.mem_ctrls.port      2972475                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count_system.l3cache.mem_side_port::total      2972475                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                2972475                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l3cache.mem_side_port::system.mem_ctrls.port     81001536                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size_system.l3cache.mem_side_port::total     81001536                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                81001536                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                1                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           1017402                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 1017402    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             1017402                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 15680183389065                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer8.occupancy           981699810                       # Layer occupancy (ticks)
system.membus.reqLayer8.utilization               3.4                       # Layer utilization (%)
system.membus.respLayer1.occupancy         1860195675                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              6.4                       # Layer utilization (%)
system.switch_cpus0.branchPred.lookups        8211784                       # Number of BP lookups
system.switch_cpus0.branchPred.condPredicted      6105622                       # Number of conditional branches predicted
system.switch_cpus0.branchPred.condIncorrect         8146                       # Number of conditional branches incorrect
system.switch_cpus0.branchPred.BTBLookups      3512152                       # Number of BTB lookups
system.switch_cpus0.branchPred.BTBHits        3511789                       # Number of BTB hits
system.switch_cpus0.branchPred.BTBHitPct    99.989664                       # BTB Hit Percentage
system.switch_cpus0.branchPred.RASUsed         524794                       # Number of times the RAS was used to get a target.
system.switch_cpus0.branchPred.RASIncorrect            0                       # Number of incorrect RAS predictions.
system.switch_cpus0.branchPred.indirectLookups       658488                       # Number of indirect predictor lookups.
system.switch_cpus0.branchPred.indirectHits       657818                       # Number of indirect target hits.
system.switch_cpus0.branchPred.indirectMisses          670                       # Number of indirect misses.
system.switch_cpus0.branchPred.indirectMispredicted           49                       # Number of mispredicted indirect branches.
system.switch_cpus0.commit.commitSquashedInsts       213830                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.branchMispredicts         8041                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.numCommittedDist::samples     86791960                       # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::mean     1.415715                       # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::stdev     2.844743                       # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::0     64781198     74.64%     74.64% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::1      4188091      4.83%     79.47% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::2      1295169      1.49%     80.96% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::3      1667232      1.92%     82.88% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::4      1115983      1.29%     84.16% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::5       648914      0.75%     84.91% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::6       224990      0.26%     85.17% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::7       928967      1.07%     86.24% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::8     11941416     13.76%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::total     86791960                       # Number of insts commited each cycle
system.switch_cpus0.commit.instsCommitted     79621460                       # Number of instructions committed
system.switch_cpus0.commit.opsCommitted     122872664                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.memRefs           29342545                       # Number of memory references committed
system.switch_cpus0.commit.loads             21255317                       # Number of loads committed
system.switch_cpus0.commit.amos                     0                       # Number of atomic instructions committed
system.switch_cpus0.commit.membars                  0                       # Number of memory barriers committed
system.switch_cpus0.commit.branches           8186555                       # Number of branches committed
system.switch_cpus0.commit.vector                   0                       # Number of committed Vector instructions.
system.switch_cpus0.commit.floating          58922493                       # Number of committed floating point instructions.
system.switch_cpus0.commit.integer           84076473                       # Number of committed integer instructions.
system.switch_cpus0.commit.functionCalls       524718                       # Number of function calls committed.
system.switch_cpus0.commit.committedInstType_0::No_OpClass         6319      0.01%      0.01% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::IntAlu     63597935     51.76%     51.76% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::IntMult         2353      0.00%     51.77% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::IntDiv            0      0.00%     51.77% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatAdd      1966379      1.60%     53.37% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatCmp            0      0.00%     53.37% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatCvt            0      0.00%     53.37% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatMult            0      0.00%     53.37% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatMultAcc            0      0.00%     53.37% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatDiv            0      0.00%     53.37% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatMisc            0      0.00%     53.37% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatSqrt            0      0.00%     53.37% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdAdd            0      0.00%     53.37% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdAddAcc            0      0.00%     53.37% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdAlu      2588676      2.11%     55.47% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdCmp            0      0.00%     55.47% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdCvt            0      0.00%     55.47% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdMisc      1181727      0.96%     56.44% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdMult            0      0.00%     56.44% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdMultAcc            0      0.00%     56.44% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdShift            0      0.00%     56.44% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdShiftAcc            0      0.00%     56.44% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdDiv            0      0.00%     56.44% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdSqrt            0      0.00%     56.44% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatAdd      9585814      7.80%     64.24% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatAlu            0      0.00%     64.24% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatCmp       376832      0.31%     64.54% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatCvt      2048000      1.67%     66.21% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatDiv      2276457      1.85%     68.06% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatMisc            0      0.00%     68.06% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatMult      9490025      7.72%     75.79% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     75.79% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatSqrt       409602      0.33%     76.12% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdReduceAdd            0      0.00%     76.12% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdReduceAlu            0      0.00%     76.12% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdReduceCmp            0      0.00%     76.12% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     76.12% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     76.12% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdAes            0      0.00%     76.12% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdAesMix            0      0.00%     76.12% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdSha1Hash            0      0.00%     76.12% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     76.12% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdSha256Hash            0      0.00%     76.12% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     76.12% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdShaSigma2            0      0.00%     76.12% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdShaSigma3            0      0.00%     76.12% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdPredAlu            0      0.00%     76.12% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::MemRead      7586918      6.17%     82.29% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::MemWrite      2802365      2.28%     84.57% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatMemRead     13668399     11.12%     95.70% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatMemWrite      5284863      4.30%    100.00% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::total    122872664                       # Class of committed instruction
system.switch_cpus0.commit.commitEligibleSamples     11941416                       # number cycles where commit BW limit reached
system.switch_cpus0.decode.idleCycles         1507552                       # Number of cycles decode is idle
system.switch_cpus0.decode.blockedCycles     67506706                       # Number of cycles decode is blocked
system.switch_cpus0.decode.runCycles         15515377                       # Number of cycles decode is running
system.switch_cpus0.decode.unblockCycles      2284791                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.squashCycles          8518                       # Number of cycles decode is squashing
system.switch_cpus0.decode.branchResolved      3504874                       # Number of times decode resolved a  branch
system.switch_cpus0.decode.branchMispred          108                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.decodedInsts     123205849                       # Number of instructions handled by decode
system.switch_cpus0.decode.squashedInsts          535                       # Number of squashed instructions handled by decode
system.switch_cpus0.dtb.rdAccesses           21297133                       # TLB accesses on read requests
system.switch_cpus0.dtb.wrAccesses            8091502                       # TLB accesses on write requests
system.switch_cpus0.dtb.rdMisses                29774                       # TLB misses on read requests
system.switch_cpus0.dtb.wrMisses                 4663                       # TLB misses on write requests
system.switch_cpus0.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 15680183389065                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.fetch.icacheStallCycles        36735                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.insts              80024549                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.branches            8211784                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches      4694401                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.cycles             86777597                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.squashCycles          17246                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.cacheLines          9452291                       # Number of cache lines fetched
system.switch_cpus0.fetch.icacheSquashes          173                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.nisnDist::samples     86822955                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::mean     1.421383                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::stdev     2.860710                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::0        66106984     76.14%     76.14% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::1         2689570      3.10%     79.24% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::2          707840      0.82%     80.05% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::3         2169469      2.50%     82.55% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::4          890852      1.03%     83.58% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::5          893351      1.03%     84.61% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::6          634157      0.73%     85.34% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::7          885973      1.02%     86.36% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::8        11844759     13.64%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::total     86822955                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.094534                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               0.921244                       # Number of inst fetches per cycle
system.switch_cpus0.itb.rdAccesses                  0                       # TLB accesses on read requests
system.switch_cpus0.itb.wrAccesses            9452291                       # TLB accesses on write requests
system.switch_cpus0.itb.rdMisses                    0                       # TLB misses on read requests
system.switch_cpus0.itb.wrMisses                   21                       # TLB misses on write requests
system.switch_cpus0.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 15680183389065                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.lsq0.forwLoads            1084149                       # Number of loads that had data forwarded from stores
system.switch_cpus0.lsq0.squashedLoads          58829                       # Number of loads squashed
system.switch_cpus0.lsq0.ignoredResponses           32                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.lsq0.memOrderViolation          551                       # Number of memory ordering violations
system.switch_cpus0.lsq0.squashedStores         18202                       # Number of stores squashed
system.switch_cpus0.lsq0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus0.lsq0.blockedByCache             9                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.power_state.pwrStateResidencyTicks::OFF  28926311400                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.rename.squashCycles          8518                       # Number of cycles rename is squashing
system.switch_cpus0.rename.idleCycles         2511125                       # Number of cycles rename is idle
system.switch_cpus0.rename.blockCycles       32211710                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles            0                       # count of cycles rename stalledfor serializing inst
system.switch_cpus0.rename.runCycles         16748129                       # Number of cycles rename is running
system.switch_cpus0.rename.unblockCycles     35343462                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.renamedInsts     123146213                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents       436427                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents       2870088                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LQFullEvents      17170225                       # Number of times rename has blocked due to LQ full
system.switch_cpus0.rename.SQFullEvents      15795922                       # Number of times rename has blocked due to SQ full
system.switch_cpus0.rename.renamedOperands    136355420                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.lookups          309385841                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.intLookups       119344946                       # Number of integer rename lookups
system.switch_cpus0.rename.fpLookups        102056776                       # Number of floating rename lookups
system.switch_cpus0.rename.committedMaps    136053328                       # Number of HB maps that are committed
system.switch_cpus0.rename.undoneMaps          302092                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializing              0                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializing            0                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts         12262453                       # count of insts added to the skid buffer
system.switch_cpus0.rob.reads               197937038                       # The number of ROB reads
system.switch_cpus0.rob.writes              246204053                       # The number of ROB writes
system.switch_cpus0.thread0.numInsts         79621460                       # Number of Instructions committed
system.switch_cpus0.thread0.numOps          122872664                       # Number of Ops committed
system.switch_cpus0.thread0.numMemRefs              0                       # Number of Memory References
system.switch_cpus1.branchPred.lookups       31357321                       # Number of BP lookups
system.switch_cpus1.branchPred.condPredicted     20934218                       # Number of conditional branches predicted
system.switch_cpus1.branchPred.condIncorrect      1252237                       # Number of conditional branches incorrect
system.switch_cpus1.branchPred.BTBLookups     10871946                       # Number of BTB lookups
system.switch_cpus1.branchPred.BTBHits       10856597                       # Number of BTB hits
system.switch_cpus1.branchPred.BTBHitPct    99.858820                       # BTB Hit Percentage
system.switch_cpus1.branchPred.RASUsed        4301304                       # Number of times the RAS was used to get a target.
system.switch_cpus1.branchPred.RASIncorrect            7                       # Number of incorrect RAS predictions.
system.switch_cpus1.branchPred.indirectLookups      4041913                       # Number of indirect predictor lookups.
system.switch_cpus1.branchPred.indirectHits      4000396                       # Number of indirect target hits.
system.switch_cpus1.branchPred.indirectMisses        41517                       # Number of indirect misses.
system.switch_cpus1.branchPred.indirectMispredicted         8562                       # Number of mispredicted indirect branches.
system.switch_cpus1.commit.commitSquashedInsts     78549108                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.branchMispredicts      1252203                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.numCommittedDist::samples     75782327                       # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::mean     1.241074                       # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::stdev     2.459338                       # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::0     52933175     69.85%     69.85% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::1      6481656      8.55%     78.40% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::2      2804680      3.70%     82.10% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::3      2967466      3.92%     86.02% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::4      1860045      2.45%     88.47% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::5       812533      1.07%     89.55% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::6       473689      0.63%     90.17% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::7       879554      1.16%     91.33% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::8      6569529      8.67%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::total     75782327                       # Number of insts commited each cycle
system.switch_cpus1.commit.instsCommitted     54612545                       # Number of instructions committed
system.switch_cpus1.commit.opsCommitted      94051503                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.memRefs           23955851                       # Number of memory references committed
system.switch_cpus1.commit.loads             18731269                       # Number of loads committed
system.switch_cpus1.commit.amos                     0                       # Number of atomic instructions committed
system.switch_cpus1.commit.membars                  0                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          14020475                       # Number of branches committed
system.switch_cpus1.commit.vector                   0                       # Number of committed Vector instructions.
system.switch_cpus1.commit.floating                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.integer           93938233                       # Number of committed integer instructions.
system.switch_cpus1.commit.functionCalls      1795682                       # Number of function calls committed.
system.switch_cpus1.commit.committedInstType_0::No_OpClass        58241      0.06%      0.06% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::IntAlu     69529831     73.93%     73.99% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::IntMult       122379      0.13%     74.12% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::IntDiv       385201      0.41%     74.53% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatAdd            0      0.00%     74.53% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatCmp            0      0.00%     74.53% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatCvt            0      0.00%     74.53% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatMult            0      0.00%     74.53% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatMultAcc            0      0.00%     74.53% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatDiv            0      0.00%     74.53% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatMisc            0      0.00%     74.53% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatSqrt            0      0.00%     74.53% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdAdd            0      0.00%     74.53% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdAddAcc            0      0.00%     74.53% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdAlu            0      0.00%     74.53% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdCmp            0      0.00%     74.53% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdCvt            0      0.00%     74.53% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdMisc            0      0.00%     74.53% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdMult            0      0.00%     74.53% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdMultAcc            0      0.00%     74.53% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdShift            0      0.00%     74.53% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdShiftAcc            0      0.00%     74.53% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdDiv            0      0.00%     74.53% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdSqrt            0      0.00%     74.53% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatAdd            0      0.00%     74.53% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatAlu            0      0.00%     74.53% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatCmp            0      0.00%     74.53% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatCvt            0      0.00%     74.53% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatDiv            0      0.00%     74.53% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatMisc            0      0.00%     74.53% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatMult            0      0.00%     74.53% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     74.53% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     74.53% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdReduceAdd            0      0.00%     74.53% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdReduceAlu            0      0.00%     74.53% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdReduceCmp            0      0.00%     74.53% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     74.53% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     74.53% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdAes            0      0.00%     74.53% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdAesMix            0      0.00%     74.53% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdSha1Hash            0      0.00%     74.53% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     74.53% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdSha256Hash            0      0.00%     74.53% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     74.53% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdShaSigma2            0      0.00%     74.53% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdShaSigma3            0      0.00%     74.53% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdPredAlu            0      0.00%     74.53% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::MemRead     18731269     19.92%     94.44% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::MemWrite      5224582      5.56%    100.00% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::total     94051503                       # Class of committed instruction
system.switch_cpus1.commit.commitEligibleSamples      6569529                       # number cycles where commit BW limit reached
system.switch_cpus1.decode.idleCycles         3942537                       # Number of cycles decode is idle
system.switch_cpus1.decode.blockedCycles     52671167                       # Number of cycles decode is blocked
system.switch_cpus1.decode.runCycles         25450133                       # Number of cycles decode is running
system.switch_cpus1.decode.unblockCycles      3531368                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.squashCycles       1257477                       # Number of cycles decode is squashing
system.switch_cpus1.decode.branchResolved     10086577                       # Number of times decode resolved a  branch
system.switch_cpus1.decode.branchMispred           36                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.decodedInsts     191321722                       # Number of instructions handled by decode
system.switch_cpus1.decode.squashedInsts          177                       # Number of squashed instructions handled by decode
system.switch_cpus1.dtb.rdAccesses           29692622                       # TLB accesses on read requests
system.switch_cpus1.dtb.wrAccesses            7784879                       # TLB accesses on write requests
system.switch_cpus1.dtb.rdMisses               361718                       # TLB misses on read requests
system.switch_cpus1.dtb.wrMisses                65391                       # TLB misses on write requests
system.switch_cpus1.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 15680183389065                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.fetch.icacheStallCycles      1039341                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.insts             119448473                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.branches           31357321                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches     19158297                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.cycles             84555831                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.squashCycles        2515022                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.cacheLines         23377866                       # Number of cache lines fetched
system.switch_cpus1.fetch.icacheSquashes           61                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.nisnDist::samples     86852683                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::mean     2.375583                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::stdev     3.144127                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::0        48889076     56.29%     56.29% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::1         3046444      3.51%     59.80% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::2         2674970      3.08%     62.88% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::3         4771238      5.49%     68.37% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::4         4616320      5.32%     73.69% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::5         2624997      3.02%     76.71% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::6         2517011      2.90%     79.61% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::7         4777645      5.50%     85.11% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::8        12934982     14.89%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::total     86852683                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.360986                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               1.375093                       # Number of inst fetches per cycle
system.switch_cpus1.itb.rdAccesses                  0                       # TLB accesses on read requests
system.switch_cpus1.itb.wrAccesses           23377866                       # TLB accesses on write requests
system.switch_cpus1.itb.rdMisses                    0                       # TLB misses on read requests
system.switch_cpus1.itb.wrMisses                    5                       # TLB misses on write requests
system.switch_cpus1.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 15680183389065                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.lsq0.forwLoads            4900485                       # Number of loads that had data forwarded from stores
system.switch_cpus1.lsq0.squashedLoads       15648396                       # Number of loads squashed
system.switch_cpus1.lsq0.ignoredResponses        88621                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.lsq0.memOrderViolation         5820                       # Number of memory ordering violations
system.switch_cpus1.lsq0.squashedStores       3743414                       # Number of stores squashed
system.switch_cpus1.lsq0.rescheduledLoads          515                       # Number of loads that were rescheduled
system.switch_cpus1.lsq0.blockedByCache             5                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.power_state.pwrStateResidencyTicks::OFF  28926311400                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.rename.squashCycles       1257477                       # Number of cycles rename is squashing
system.switch_cpus1.rename.idleCycles         5531827                       # Number of cycles rename is idle
system.switch_cpus1.rename.blockCycles       43080450                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles            0                       # count of cycles rename stalledfor serializing inst
system.switch_cpus1.rename.runCycles         26982188                       # Number of cycles rename is running
system.switch_cpus1.rename.unblockCycles     10000738                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.renamedInsts     184663113                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents       697705                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents       4372303                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LQFullEvents       6911602                       # Number of times rename has blocked due to LQ full
system.switch_cpus1.rename.SQFullEvents         50174                       # Number of times rename has blocked due to SQ full
system.switch_cpus1.rename.renamedOperands    193258104                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.lookups          494220631                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.intLookups       276395099                       # Number of integer rename lookups
system.switch_cpus1.rename.committedMaps     99357438                       # Number of HB maps that are committed
system.switch_cpus1.rename.undoneMaps        93900657                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializing              0                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializing            0                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts         10182475                       # count of insts added to the skid buffer
system.switch_cpus1.rob.reads               241813409                       # The number of ROB reads
system.switch_cpus1.rob.writes              356335344                       # The number of ROB writes
system.switch_cpus1.thread0.numInsts         54612545                       # Number of Instructions committed
system.switch_cpus1.thread0.numOps           94051503                       # Number of Ops committed
system.switch_cpus1.thread0.numMemRefs              0                       # Number of Memory References
system.switch_cpus2.branchPred.lookups       29876529                       # Number of BP lookups
system.switch_cpus2.branchPred.condPredicted     29683525                       # Number of conditional branches predicted
system.switch_cpus2.branchPred.condIncorrect       117273                       # Number of conditional branches incorrect
system.switch_cpus2.branchPred.BTBLookups     10251525                       # Number of BTB lookups
system.switch_cpus2.branchPred.BTBHits       10251333                       # Number of BTB hits
system.switch_cpus2.branchPred.BTBHitPct    99.998127                       # BTB Hit Percentage
system.switch_cpus2.branchPred.RASUsed          14372                       # Number of times the RAS was used to get a target.
system.switch_cpus2.branchPred.RASIncorrect            1                       # Number of incorrect RAS predictions.
system.switch_cpus2.branchPred.indirectLookups         7781                       # Number of indirect predictor lookups.
system.switch_cpus2.branchPred.indirectHits         7574                       # Number of indirect target hits.
system.switch_cpus2.branchPred.indirectMisses          207                       # Number of indirect misses.
system.switch_cpus2.branchPred.indirectMispredicted           17                       # Number of mispredicted indirect branches.
system.switch_cpus2.commit.commitSquashedInsts      7123152                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls           83                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts       117208                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.numCommittedDist::samples     85836917                       # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::mean     4.929527                       # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::stdev     3.318385                       # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::0      8518854      9.92%      9.92% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::1     19350441     22.54%     32.47% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::2       104040      0.12%     32.59% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::3      9702983     11.30%     43.89% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::4       154878      0.18%     44.07% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::5       340841      0.40%     44.47% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::6        21773      0.03%     44.50% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::7      9131291     10.64%     55.13% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::8     38511816     44.87%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::total     85836917                       # Number of insts commited each cycle
system.switch_cpus2.commit.instsCommitted    250000003                       # Number of instructions committed
system.switch_cpus2.commit.opsCommitted     423135390                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.memRefs           48821123                       # Number of memory references committed
system.switch_cpus2.commit.loads             48404634                       # Number of loads committed
system.switch_cpus2.commit.amos                     0                       # Number of atomic instructions committed
system.switch_cpus2.commit.membars                  0                       # Number of memory barriers committed
system.switch_cpus2.commit.branches          29133305                       # Number of branches committed
system.switch_cpus2.commit.vector                   0                       # Number of committed Vector instructions.
system.switch_cpus2.commit.floating         171081288                       # Number of committed floating point instructions.
system.switch_cpus2.commit.integer          299736934                       # Number of committed integer instructions.
system.switch_cpus2.commit.functionCalls        13881                       # Number of function calls committed.
system.switch_cpus2.commit.committedInstType_0::No_OpClass         1379      0.00%      0.00% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::IntAlu    212941866     50.32%     50.33% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::IntMult        35834      0.01%     50.33% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::IntDiv           14      0.00%     50.33% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatAdd            1      0.00%     50.33% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatCmp            0      0.00%     50.33% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatCvt            0      0.00%     50.33% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatMult            0      0.00%     50.33% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatMultAcc            0      0.00%     50.33% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatDiv            0      0.00%     50.33% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatMisc            0      0.00%     50.33% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatSqrt            0      0.00%     50.33% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdAdd            0      0.00%     50.33% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdAddAcc            0      0.00%     50.33% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdAlu        22032      0.01%     50.34% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdCmp            0      0.00%     50.34% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdCvt            0      0.00%     50.34% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdMisc     37956173      8.97%     59.31% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdMult            0      0.00%     59.31% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdMultAcc            0      0.00%     59.31% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdShift            0      0.00%     59.31% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdShiftAcc            0      0.00%     59.31% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdDiv            0      0.00%     59.31% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdSqrt            0      0.00%     59.31% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatAdd     37952035      8.97%     68.28% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatAlu            0      0.00%     68.28% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatCmp            0      0.00%     68.28% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatCvt     47454277     11.21%     79.49% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatDiv            0      0.00%     79.49% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatMisc            0      0.00%     79.49% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatMult     37950656      8.97%     88.46% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     88.46% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     88.46% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdReduceAdd            0      0.00%     88.46% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdReduceAlu            0      0.00%     88.46% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdReduceCmp            0      0.00%     88.46% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     88.46% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     88.46% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdAes            0      0.00%     88.46% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdAesMix            0      0.00%     88.46% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdSha1Hash            0      0.00%     88.46% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     88.46% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdSha256Hash            0      0.00%     88.46% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     88.46% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdShaSigma2            0      0.00%     88.46% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdShaSigma3            0      0.00%     88.46% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdPredAlu            0      0.00%     88.46% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::MemRead     38795610      9.17%     97.63% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::MemWrite       297301      0.07%     97.70% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatMemRead      9609024      2.27%     99.97% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatMemWrite       119188      0.03%    100.00% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::total    423135390                       # Class of committed instruction
system.switch_cpus2.commit.commitEligibleSamples     38511816                       # number cycles where commit BW limit reached
system.switch_cpus2.decode.idleCycles         6888752                       # Number of cycles decode is idle
system.switch_cpus2.decode.blockedCycles     25233751                       # Number of cycles decode is blocked
system.switch_cpus2.decode.runCycles         40801087                       # Number of cycles decode is running
system.switch_cpus2.decode.unblockCycles     13736384                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.squashCycles        174363                       # Number of cycles decode is squashing
system.switch_cpus2.decode.branchResolved     10144588                       # Number of times decode resolved a  branch
system.switch_cpus2.decode.branchMispred           67                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.decodedInsts     434232095                       # Number of instructions handled by decode
system.switch_cpus2.decode.squashedInsts          346                       # Number of squashed instructions handled by decode
system.switch_cpus2.dtb.rdAccesses           50264498                       # TLB accesses on read requests
system.switch_cpus2.dtb.wrAccesses            2292792                       # TLB accesses on write requests
system.switch_cpus2.dtb.rdMisses               157484                       # TLB misses on read requests
system.switch_cpus2.dtb.wrMisses                 1617                       # TLB misses on write requests
system.switch_cpus2.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 15680183389065                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.fetch.icacheStallCycles       151831                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.insts             258432186                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.branches           29876529                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches     10273279                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.cycles             86508085                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.squashCycles         348856                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.cacheLines         20356745                       # Number of cache lines fetched
system.switch_cpus2.fetch.icacheSquashes           98                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.nisnDist::samples     86834344                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::mean     5.068884                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::stdev     3.445354                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::0        16511162     19.01%     19.01% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::1         9186063     10.58%     29.59% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::2          790836      0.91%     30.50% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::3         7985546      9.20%     39.70% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::4         1710373      1.97%     41.67% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::5          996942      1.15%     42.82% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::6          946154      1.09%     43.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::7         1732385      2.00%     45.90% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::8        46974883     54.10%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::total     86834344                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.343939                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               2.975075                       # Number of inst fetches per cycle
system.switch_cpus2.itb.rdAccesses                  0                       # TLB accesses on read requests
system.switch_cpus2.itb.wrAccesses           20356745                       # TLB accesses on write requests
system.switch_cpus2.itb.rdMisses                    0                       # TLB misses on read requests
system.switch_cpus2.itb.wrMisses                   20                       # TLB misses on write requests
system.switch_cpus2.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 15680183389065                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.lsq0.forwLoads             153978                       # Number of loads that had data forwarded from stores
system.switch_cpus2.lsq0.squashedLoads        2032881                       # Number of loads squashed
system.switch_cpus2.lsq0.ignoredResponses            1                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.lsq0.memOrderViolation           78                       # Number of memory ordering violations
system.switch_cpus2.lsq0.squashedStores       1888978                       # Number of stores squashed
system.switch_cpus2.lsq0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus2.lsq0.blockedByCache            91                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.power_state.pwrStateResidencyTicks::OFF  28926311400                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.rename.squashCycles        174363                       # Number of cycles rename is squashing
system.switch_cpus2.rename.idleCycles        13365566                       # Number of cycles rename is idle
system.switch_cpus2.rename.blockCycles        2808498                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles          273                       # count of cycles rename stalledfor serializing inst
system.switch_cpus2.rename.runCycles         48018866                       # Number of cycles rename is running
system.switch_cpus2.rename.unblockCycles     22466771                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.renamedInsts     432900242                       # Number of instructions processed by rename
system.switch_cpus2.rename.ROBFullEvents        14378                       # Number of times rename has blocked due to ROB full
system.switch_cpus2.rename.IQFullEvents      12312026                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LQFullEvents         26913                       # Number of times rename has blocked due to LQ full
system.switch_cpus2.rename.SQFullEvents       4798741                       # Number of times rename has blocked due to SQ full
system.switch_cpus2.rename.renamedOperands    508897849                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.lookups         1025814218                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.intLookups       381687670                       # Number of integer rename lookups
system.switch_cpus2.rename.fpLookups        365806581                       # Number of floating rename lookups
system.switch_cpus2.rename.committedMaps    500241840                       # Number of HB maps that are committed
system.switch_cpus2.rename.undoneMaps         8655810                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializing              1                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializing            1                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts         69021212                       # count of insts added to the skid buffer
system.switch_cpus2.rob.reads               476841291                       # The number of ROB reads
system.switch_cpus2.rob.writes              861514666                       # The number of ROB writes
system.switch_cpus2.thread0.numInsts        250000003                       # Number of Instructions committed
system.switch_cpus2.thread0.numOps          423135390                       # Number of Ops committed
system.switch_cpus2.thread0.numMemRefs              0                       # Number of Memory References
system.switch_cpus3.branchPred.lookups       35542616                       # Number of BP lookups
system.switch_cpus3.branchPred.condPredicted     27401617                       # Number of conditional branches predicted
system.switch_cpus3.branchPred.condIncorrect       499097                       # Number of conditional branches incorrect
system.switch_cpus3.branchPred.BTBLookups     18234996                       # Number of BTB lookups
system.switch_cpus3.branchPred.BTBHits       18229598                       # Number of BTB hits
system.switch_cpus3.branchPred.BTBHitPct    99.970398                       # BTB Hit Percentage
system.switch_cpus3.branchPred.RASUsed        2497621                       # Number of times the RAS was used to get a target.
system.switch_cpus3.branchPred.RASIncorrect            4                       # Number of incorrect RAS predictions.
system.switch_cpus3.branchPred.indirectLookups      1706157                       # Number of indirect predictor lookups.
system.switch_cpus3.branchPred.indirectHits      1703522                       # Number of indirect target hits.
system.switch_cpus3.branchPred.indirectMisses         2635                       # Number of indirect misses.
system.switch_cpus3.branchPred.indirectMispredicted           57                       # Number of mispredicted indirect branches.
system.switch_cpus3.commit.commitSquashedInsts     23096636                       # The number of squashed insts skipped by commit
system.switch_cpus3.commit.branchMispredicts       498810                       # The number of times a branch was mispredicted
system.switch_cpus3.commit.numCommittedDist::samples     83668320                       # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::mean     3.857773                       # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::stdev     3.369565                       # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::0     22666876     27.09%     27.09% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::1      9986354     11.94%     39.03% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::2      3871412      4.63%     43.65% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::3      6871251      8.21%     51.87% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::4      6879631      8.22%     60.09% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::5      1664021      1.99%     62.08% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::6      2049910      2.45%     64.53% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::7      1138550      1.36%     65.89% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::8     28540315     34.11%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::total     83668320                       # Number of insts commited each cycle
system.switch_cpus3.commit.instsCommitted    177889510                       # Number of instructions committed
system.switch_cpus3.commit.opsCommitted     322773390                       # Number of ops (including micro ops) committed
system.switch_cpus3.commit.memRefs           62605094                       # Number of memory references committed
system.switch_cpus3.commit.loads             44305484                       # Number of loads committed
system.switch_cpus3.commit.amos                     0                       # Number of atomic instructions committed
system.switch_cpus3.commit.membars                  0                       # Number of memory barriers committed
system.switch_cpus3.commit.branches          30829943                       # Number of branches committed
system.switch_cpus3.commit.vector                   0                       # Number of committed Vector instructions.
system.switch_cpus3.commit.floating         103151082                       # Number of committed floating point instructions.
system.switch_cpus3.commit.integer          247099730                       # Number of committed integer instructions.
system.switch_cpus3.commit.functionCalls      2446325                       # Number of function calls committed.
system.switch_cpus3.commit.committedInstType_0::No_OpClass        39726      0.01%      0.01% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::IntAlu    200099194     61.99%     62.01% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::IntMult            0      0.00%     62.01% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::IntDiv            0      0.00%     62.01% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatAdd     25013304      7.75%     69.76% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatCmp            0      0.00%     69.76% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatCvt            0      0.00%     69.76% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatMult            0      0.00%     69.76% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatMultAcc            0      0.00%     69.76% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatDiv            0      0.00%     69.76% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatMisc            0      0.00%     69.76% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatSqrt            0      0.00%     69.76% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdAdd            0      0.00%     69.76% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdAddAcc            0      0.00%     69.76% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdAlu      4022142      1.25%     71.00% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdCmp            0      0.00%     71.00% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdCvt            0      0.00%     71.00% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdMisc      1294978      0.40%     71.40% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdMult            0      0.00%     71.40% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdMultAcc            0      0.00%     71.40% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdShift            0      0.00%     71.40% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdShiftAcc            0      0.00%     71.40% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdDiv            0      0.00%     71.40% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdSqrt            0      0.00%     71.40% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatAdd     10122810      3.14%     74.54% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatAlu            0      0.00%     74.54% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatCmp          130      0.00%     74.54% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatCvt     12348269      3.83%     78.36% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatDiv      1085207      0.34%     78.70% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatMisc            0      0.00%     78.70% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatMult      5925494      1.84%     80.54% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     80.54% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatSqrt       217042      0.07%     80.60% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdReduceAdd            0      0.00%     80.60% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdReduceAlu            0      0.00%     80.60% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdReduceCmp            0      0.00%     80.60% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     80.60% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     80.60% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdAes            0      0.00%     80.60% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdAesMix            0      0.00%     80.60% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdSha1Hash            0      0.00%     80.60% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     80.60% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdSha256Hash            0      0.00%     80.60% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     80.60% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdShaSigma2            0      0.00%     80.60% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdShaSigma3            0      0.00%     80.60% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdPredAlu            0      0.00%     80.60% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::MemRead     24149343      7.48%     88.09% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::MemWrite     12233581      3.79%     91.88% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatMemRead     20156141      6.24%     98.12% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatMemWrite      6066029      1.88%    100.00% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::total    322773390                       # Class of committed instruction
system.switch_cpus3.commit.commitEligibleSamples     28540315                       # number cycles where commit BW limit reached
system.switch_cpus3.decode.idleCycles         5048298                       # Number of cycles decode is idle
system.switch_cpus3.decode.blockedCycles     25951107                       # Number of cycles decode is blocked
system.switch_cpus3.decode.runCycles         50428510                       # Number of cycles decode is running
system.switch_cpus3.decode.unblockCycles      4859243                       # Number of cycles decode is unblocking
system.switch_cpus3.decode.squashCycles        502013                       # Number of cycles decode is squashing
system.switch_cpus3.decode.branchResolved     17999615                       # Number of times decode resolved a  branch
system.switch_cpus3.decode.branchMispred          289                       # Number of times decode detected a branch misprediction
system.switch_cpus3.decode.decodedInsts     354477629                       # Number of instructions handled by decode
system.switch_cpus3.decode.squashedInsts          447                       # Number of squashed instructions handled by decode
system.switch_cpus3.dtb.rdAccesses           45564261                       # TLB accesses on read requests
system.switch_cpus3.dtb.wrAccesses           18476816                       # TLB accesses on write requests
system.switch_cpus3.dtb.rdMisses                28577                       # TLB misses on read requests
system.switch_cpus3.dtb.wrMisses                  274                       # TLB misses on write requests
system.switch_cpus3.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 15680183389065                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.fetch.icacheStallCycles       402504                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus3.fetch.insts             198931198                       # Number of instructions fetch has processed
system.switch_cpus3.fetch.branches           35542616                       # Number of branches that fetch encountered
system.switch_cpus3.fetch.predictedBranches     22430741                       # Number of branches that fetch has predicted taken
system.switch_cpus3.fetch.cycles             85884375                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus3.fetch.squashCycles        1004600                       # Number of cycles fetch has spent squashing
system.switch_cpus3.fetch.cacheLines         29799722                       # Number of cache lines fetched
system.switch_cpus3.fetch.icacheSquashes          191                       # Number of outstanding Icache misses that were squashed
system.switch_cpus3.fetch.nisnDist::samples     86789179                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::mean     4.139589                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::stdev     3.383711                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::0        24983981     28.79%     28.79% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::1         4188687      4.83%     33.61% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::2         5065500      5.84%     39.45% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::3         5946634      6.85%     46.30% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::4         6511869      7.50%     53.80% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::5         3705593      4.27%     58.07% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::6         2874189      3.31%     61.39% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::7         2810419      3.24%     64.62% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::8        30702307     35.38%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::total     86789179                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.branchRate         0.409167                       # Number of branch fetches per cycle
system.switch_cpus3.fetch.rate               2.290099                       # Number of inst fetches per cycle
system.switch_cpus3.itb.rdAccesses                  0                       # TLB accesses on read requests
system.switch_cpus3.itb.wrAccesses           29799722                       # TLB accesses on write requests
system.switch_cpus3.itb.rdMisses                    0                       # TLB misses on read requests
system.switch_cpus3.itb.wrMisses                   25                       # TLB misses on write requests
system.switch_cpus3.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 15680183389065                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.lsq0.forwLoads            9843589                       # Number of loads that had data forwarded from stores
system.switch_cpus3.lsq0.squashedLoads        2313035                       # Number of loads squashed
system.switch_cpus3.lsq0.ignoredResponses           14                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus3.lsq0.memOrderViolation         5531                       # Number of memory ordering violations
system.switch_cpus3.lsq0.squashedStores        992255                       # Number of stores squashed
system.switch_cpus3.lsq0.rescheduledLoads          999                       # Number of loads that were rescheduled
system.switch_cpus3.lsq0.blockedByCache             1                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus3.power_state.pwrStateResidencyTicks::OFF  28926311400                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.rename.squashCycles        502013                       # Number of cycles rename is squashing
system.switch_cpus3.rename.idleCycles         7077544                       # Number of cycles rename is idle
system.switch_cpus3.rename.blockCycles       11424124                       # Number of cycles rename is blocking
system.switch_cpus3.rename.serializeStallCycles          154                       # count of cycles rename stalledfor serializing inst
system.switch_cpus3.rename.runCycles         53114318                       # Number of cycles rename is running
system.switch_cpus3.rename.unblockCycles     14671007                       # Number of cycles rename is unblocking
system.switch_cpus3.rename.renamedInsts     351662658                       # Number of instructions processed by rename
system.switch_cpus3.rename.ROBFullEvents        66024                       # Number of times rename has blocked due to ROB full
system.switch_cpus3.rename.IQFullEvents       4627232                       # Number of times rename has blocked due to IQ full
system.switch_cpus3.rename.LQFullEvents       8774544                       # Number of times rename has blocked due to LQ full
system.switch_cpus3.rename.SQFullEvents         86660                       # Number of times rename has blocked due to SQ full
system.switch_cpus3.rename.renamedOperands    386209191                       # Number of destination operands rename has renamed
system.switch_cpus3.rename.lookups          875665986                       # Number of register rename lookups that rename has made
system.switch_cpus3.rename.intLookups       389617668                       # Number of integer rename lookups
system.switch_cpus3.rename.fpLookups        132255420                       # Number of floating rename lookups
system.switch_cpus3.rename.committedMaps    350701309                       # Number of HB maps that are committed
system.switch_cpus3.rename.undoneMaps        35507786                       # Number of HB maps that are undone due to squashing
system.switch_cpus3.rename.serializing             16                       # count of serializing insts renamed
system.switch_cpus3.rename.tempSerializing           16                       # count of temporary serializing insts renamed
system.switch_cpus3.rename.skidInsts         18773370                       # count of insts added to the skid buffer
system.switch_cpus3.rob.reads               400998031                       # The number of ROB reads
system.switch_cpus3.rob.writes              694869070                       # The number of ROB writes
system.switch_cpus3.thread0.numInsts        177889510                       # Number of Instructions committed
system.switch_cpus3.thread0.numOps          322773390                       # Number of Ops committed
system.switch_cpus3.thread0.numMemRefs              0                       # Number of Memory References
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
