// Seed: 78056383
module module_0 (
    output wand id_0,
    output tri0 id_1,
    input tri0 id_2,
    input wand id_3,
    output wand id_4,
    output supply0 id_5,
    output wor id_6,
    input wor id_7,
    input tri1 id_8,
    input tri1 id_9,
    input wor id_10,
    output wand id_11,
    input supply0 id_12,
    output wor id_13,
    input wor id_14,
    output wire id_15,
    input tri1 id_16,
    output tri0 id_17,
    output supply0 id_18
);
  tri  id_20;
  wire id_21;
  assign id_17 = id_7;
  assign id_20 = 1;
  wire id_22;
  wire id_23;
  assign id_20 = id_7;
  assign id_6  = 1;
endmodule
module module_1 (
    input supply1 id_0,
    output tri0 id_1,
    output supply0 id_2,
    input tri0 id_3,
    output tri id_4,
    output tri1 id_5,
    input tri0 id_6
);
  module_0(
      id_4,
      id_5,
      id_6,
      id_0,
      id_5,
      id_2,
      id_1,
      id_0,
      id_0,
      id_3,
      id_3,
      id_2,
      id_6,
      id_2,
      id_6,
      id_1,
      id_6,
      id_5,
      id_2
  );
  assign id_2 = 1'b0;
  wire id_8;
  supply1 id_9, id_10;
  assign id_4 = id_10;
endmodule
