Running: /opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/fuse -intstyle ise -incremental -lib unisims_ver -lib unimacro_ver -lib xilinxcorelib_ver -o /home/work/Documents/UC/Freshman/EECE2060C/Labs/Lab5/TaskTwo/Sim_isim_beh.exe -prj /home/work/Documents/UC/Freshman/EECE2060C/Labs/Lab5/TaskTwo/Sim_beh.prj work.Sim work.glbl 
ISim P.20131013 (signature 0xfbc00daa)
Number of CPUs detected in this system: 4
Turning on mult-threading, number of parallel sub-compilation jobs: 8 
Determining compilation order of HDL files
Analyzing Verilog file "/home/work/Documents/UC/Freshman/EECE2060C/Labs/Lab5/TaskTwo/Test.v" into library work
Analyzing Verilog file "/home/work/Documents/UC/Freshman/EECE2060C/Labs/Lab5/TaskTwo/Sim.v" into library work
Analyzing Verilog file "/opt/Xilinx/14.7/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
Completed static elaboration
Fuse Memory Usage: 94668 KB
Fuse CPU Usage: 980 ms
Compiling module Test
Compiling module Sim
Compiling module glbl
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 3 Verilog Units
Built simulation executable /home/work/Documents/UC/Freshman/EECE2060C/Labs/Lab5/TaskTwo/Sim_isim_beh.exe
Fuse Memory Usage: 654844 KB
Fuse CPU Usage: 1000 ms
GCC CPU Usage: 280 ms
