Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2.1 (win64) Build 2288692 Thu Jul 26 18:24:02 MDT 2018
| Date         : Tue Mar  3 00:50:48 2020
| Host         : caplab10 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file nexys4fpga_v1_timing_summary_routed.rpt -pb nexys4fpga_v1_timing_summary_routed.pb -rpx nexys4fpga_v1_timing_summary_routed.rpx
| Design       : nexys4fpga_v1
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 22 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 35 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 1243 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -0.114       -1.547                     26                 2456        0.067        0.000                      0                 2456        1.773        0.000                       0                  1249  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                   Waveform(ns)         Period(ns)      Frequency(MHz)
-----                   ------------         ----------      --------------
clk                     {0.000 5.000}        10.000          100.000         
  clk_220_clk_wiz_0     {0.000 2.273}        4.545           220.000         
  clkfbout_clk_wiz_0    {0.000 5.000}        10.000          100.000         
sys_clk_pin             {0.000 5.000}        10.000          100.000         
  clk_220_clk_wiz_0_1   {0.000 2.273}        4.545           220.000         
  clkfbout_clk_wiz_0_1  {0.000 5.000}        10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                       WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                       -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                                                                                                                                                                       3.000        0.000                       0                     1  
  clk_220_clk_wiz_0          -0.114       -1.547                     26                 2456        0.131        0.000                      0                 2456        1.773        0.000                       0                  1245  
  clkfbout_clk_wiz_0                                                                                                                                                      7.845        0.000                       0                     3  
sys_clk_pin                                                                                                                                                               3.000        0.000                       0                     1  
  clk_220_clk_wiz_0_1        -0.113       -1.528                     26                 2456        0.131        0.000                      0                 2456        1.773        0.000                       0                  1245  
  clkfbout_clk_wiz_0_1                                                                                                                                                    7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock           To Clock                 WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------           --------                 -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_220_clk_wiz_0_1  clk_220_clk_wiz_0         -0.114       -1.547                     26                 2456        0.067        0.000                      0                 2456  
clk_220_clk_wiz_0    clk_220_clk_wiz_0_1       -0.114       -1.547                     26                 2456        0.067        0.000                      0                 2456  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  generated_clock/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  generated_clock/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  generated_clock/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  generated_clock/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  generated_clock/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  generated_clock/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_220_clk_wiz_0
  To Clock:  clk_220_clk_wiz_0

Setup :           26  Failing Endpoints,  Worst Slack       -0.114ns,  Total Violation       -1.547ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.131ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.773ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.114ns  (required time - arrival time)
  Source:                 CTL/state_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_220_clk_wiz_0  {rise@0.000ns fall@2.273ns period=4.545ns})
  Destination:            inputs_reg[10][10]/CE
                            (rising edge-triggered cell FDRE clocked by clk_220_clk_wiz_0  {rise@0.000ns fall@2.273ns period=4.545ns})
  Path Group:             clk_220_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.545ns  (clk_220_clk_wiz_0 rise@4.545ns - clk_220_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.366ns  (logic 0.828ns (18.967%)  route 3.538ns (81.033%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.501ns = ( 3.044 - 4.545 ) 
    Source Clock Delay      (SCD):    -0.901ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_220_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.070    -4.355 r  generated_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.719    -2.636    generated_clock/inst/clk_220_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  generated_clock/inst/clkout5_buf/O
                         net (fo=1244, routed)        1.639    -0.901    CTL/JA_OBUF[0]
    SLICE_X11Y83         FDRE                                         r  CTL/state_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y83         FDRE (Prop_fdre_C_Q)         0.456    -0.445 f  CTL/state_reg[4]/Q
                         net (fo=5, routed)           0.989     0.544    CTL/sel[4]
    SLICE_X11Y82         LUT6 (Prop_lut6_I2_O)        0.124     0.668 f  CTL/control_unit_LUT6_2/O
                         net (fo=1, routed)           0.689     1.357    CTL/control_unit_net_4
    SLICE_X8Y81          LUT5 (Prop_lut5_I1_O)        0.124     1.481 f  CTL/control_unit_LUT5/O
                         net (fo=82, routed)          1.204     2.685    CTL/control_unit_net_9
    SLICE_X11Y82         LUT4 (Prop_lut4_I1_O)        0.124     2.809 r  CTL/control_unit_LUT4_3/O
                         net (fo=16, routed)          0.656     3.465    inputs_reg[10]__0
    SLICE_X11Y82         FDRE                                         r  inputs_reg[10][10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_220_clk_wiz_0 rise edge)
                                                      4.545     4.545 r  
    E3                                                0.000     4.545 r  clk (IN)
                         net (fo=0)                   0.000     4.545    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     5.957 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.119    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.324    -0.205 r  generated_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.639     1.434    generated_clock/inst/clk_220_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.525 r  generated_clock/inst/clkout5_buf/O
                         net (fo=1244, routed)        1.519     3.044    JA_OBUF[4]
    SLICE_X11Y82         FDRE                                         r  inputs_reg[10][10]/C
                         clock pessimism              0.575     3.620    
                         clock uncertainty           -0.064     3.556    
    SLICE_X11Y82         FDRE (Setup_fdre_C_CE)      -0.205     3.351    inputs_reg[10][10]
  -------------------------------------------------------------------
                         required time                          3.351    
                         arrival time                          -3.465    
  -------------------------------------------------------------------
                         slack                                 -0.114    

Slack (VIOLATED) :        -0.114ns  (required time - arrival time)
  Source:                 CTL/state_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_220_clk_wiz_0  {rise@0.000ns fall@2.273ns period=4.545ns})
  Destination:            inputs_reg[10][11]/CE
                            (rising edge-triggered cell FDRE clocked by clk_220_clk_wiz_0  {rise@0.000ns fall@2.273ns period=4.545ns})
  Path Group:             clk_220_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.545ns  (clk_220_clk_wiz_0 rise@4.545ns - clk_220_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.366ns  (logic 0.828ns (18.967%)  route 3.538ns (81.033%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.501ns = ( 3.044 - 4.545 ) 
    Source Clock Delay      (SCD):    -0.901ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_220_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.070    -4.355 r  generated_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.719    -2.636    generated_clock/inst/clk_220_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  generated_clock/inst/clkout5_buf/O
                         net (fo=1244, routed)        1.639    -0.901    CTL/JA_OBUF[0]
    SLICE_X11Y83         FDRE                                         r  CTL/state_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y83         FDRE (Prop_fdre_C_Q)         0.456    -0.445 f  CTL/state_reg[4]/Q
                         net (fo=5, routed)           0.989     0.544    CTL/sel[4]
    SLICE_X11Y82         LUT6 (Prop_lut6_I2_O)        0.124     0.668 f  CTL/control_unit_LUT6_2/O
                         net (fo=1, routed)           0.689     1.357    CTL/control_unit_net_4
    SLICE_X8Y81          LUT5 (Prop_lut5_I1_O)        0.124     1.481 f  CTL/control_unit_LUT5/O
                         net (fo=82, routed)          1.204     2.685    CTL/control_unit_net_9
    SLICE_X11Y82         LUT4 (Prop_lut4_I1_O)        0.124     2.809 r  CTL/control_unit_LUT4_3/O
                         net (fo=16, routed)          0.656     3.465    inputs_reg[10]__0
    SLICE_X11Y82         FDRE                                         r  inputs_reg[10][11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_220_clk_wiz_0 rise edge)
                                                      4.545     4.545 r  
    E3                                                0.000     4.545 r  clk (IN)
                         net (fo=0)                   0.000     4.545    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     5.957 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.119    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.324    -0.205 r  generated_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.639     1.434    generated_clock/inst/clk_220_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.525 r  generated_clock/inst/clkout5_buf/O
                         net (fo=1244, routed)        1.519     3.044    JA_OBUF[4]
    SLICE_X11Y82         FDRE                                         r  inputs_reg[10][11]/C
                         clock pessimism              0.575     3.620    
                         clock uncertainty           -0.064     3.556    
    SLICE_X11Y82         FDRE (Setup_fdre_C_CE)      -0.205     3.351    inputs_reg[10][11]
  -------------------------------------------------------------------
                         required time                          3.351    
                         arrival time                          -3.465    
  -------------------------------------------------------------------
                         slack                                 -0.114    

Slack (VIOLATED) :        -0.114ns  (required time - arrival time)
  Source:                 CTL/state_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_220_clk_wiz_0  {rise@0.000ns fall@2.273ns period=4.545ns})
  Destination:            inputs_reg[10][12]/CE
                            (rising edge-triggered cell FDRE clocked by clk_220_clk_wiz_0  {rise@0.000ns fall@2.273ns period=4.545ns})
  Path Group:             clk_220_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.545ns  (clk_220_clk_wiz_0 rise@4.545ns - clk_220_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.366ns  (logic 0.828ns (18.967%)  route 3.538ns (81.033%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.501ns = ( 3.044 - 4.545 ) 
    Source Clock Delay      (SCD):    -0.901ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_220_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.070    -4.355 r  generated_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.719    -2.636    generated_clock/inst/clk_220_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  generated_clock/inst/clkout5_buf/O
                         net (fo=1244, routed)        1.639    -0.901    CTL/JA_OBUF[0]
    SLICE_X11Y83         FDRE                                         r  CTL/state_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y83         FDRE (Prop_fdre_C_Q)         0.456    -0.445 f  CTL/state_reg[4]/Q
                         net (fo=5, routed)           0.989     0.544    CTL/sel[4]
    SLICE_X11Y82         LUT6 (Prop_lut6_I2_O)        0.124     0.668 f  CTL/control_unit_LUT6_2/O
                         net (fo=1, routed)           0.689     1.357    CTL/control_unit_net_4
    SLICE_X8Y81          LUT5 (Prop_lut5_I1_O)        0.124     1.481 f  CTL/control_unit_LUT5/O
                         net (fo=82, routed)          1.204     2.685    CTL/control_unit_net_9
    SLICE_X11Y82         LUT4 (Prop_lut4_I1_O)        0.124     2.809 r  CTL/control_unit_LUT4_3/O
                         net (fo=16, routed)          0.656     3.465    inputs_reg[10]__0
    SLICE_X11Y82         FDRE                                         r  inputs_reg[10][12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_220_clk_wiz_0 rise edge)
                                                      4.545     4.545 r  
    E3                                                0.000     4.545 r  clk (IN)
                         net (fo=0)                   0.000     4.545    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     5.957 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.119    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.324    -0.205 r  generated_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.639     1.434    generated_clock/inst/clk_220_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.525 r  generated_clock/inst/clkout5_buf/O
                         net (fo=1244, routed)        1.519     3.044    JA_OBUF[4]
    SLICE_X11Y82         FDRE                                         r  inputs_reg[10][12]/C
                         clock pessimism              0.575     3.620    
                         clock uncertainty           -0.064     3.556    
    SLICE_X11Y82         FDRE (Setup_fdre_C_CE)      -0.205     3.351    inputs_reg[10][12]
  -------------------------------------------------------------------
                         required time                          3.351    
                         arrival time                          -3.465    
  -------------------------------------------------------------------
                         slack                                 -0.114    

Slack (VIOLATED) :        -0.114ns  (required time - arrival time)
  Source:                 CTL/state_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_220_clk_wiz_0  {rise@0.000ns fall@2.273ns period=4.545ns})
  Destination:            inputs_reg[10][1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_220_clk_wiz_0  {rise@0.000ns fall@2.273ns period=4.545ns})
  Path Group:             clk_220_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.545ns  (clk_220_clk_wiz_0 rise@4.545ns - clk_220_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.366ns  (logic 0.828ns (18.967%)  route 3.538ns (81.033%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.501ns = ( 3.044 - 4.545 ) 
    Source Clock Delay      (SCD):    -0.901ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_220_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.070    -4.355 r  generated_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.719    -2.636    generated_clock/inst/clk_220_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  generated_clock/inst/clkout5_buf/O
                         net (fo=1244, routed)        1.639    -0.901    CTL/JA_OBUF[0]
    SLICE_X11Y83         FDRE                                         r  CTL/state_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y83         FDRE (Prop_fdre_C_Q)         0.456    -0.445 f  CTL/state_reg[4]/Q
                         net (fo=5, routed)           0.989     0.544    CTL/sel[4]
    SLICE_X11Y82         LUT6 (Prop_lut6_I2_O)        0.124     0.668 f  CTL/control_unit_LUT6_2/O
                         net (fo=1, routed)           0.689     1.357    CTL/control_unit_net_4
    SLICE_X8Y81          LUT5 (Prop_lut5_I1_O)        0.124     1.481 f  CTL/control_unit_LUT5/O
                         net (fo=82, routed)          1.204     2.685    CTL/control_unit_net_9
    SLICE_X11Y82         LUT4 (Prop_lut4_I1_O)        0.124     2.809 r  CTL/control_unit_LUT4_3/O
                         net (fo=16, routed)          0.656     3.465    inputs_reg[10]__0
    SLICE_X11Y82         FDRE                                         r  inputs_reg[10][1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_220_clk_wiz_0 rise edge)
                                                      4.545     4.545 r  
    E3                                                0.000     4.545 r  clk (IN)
                         net (fo=0)                   0.000     4.545    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     5.957 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.119    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.324    -0.205 r  generated_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.639     1.434    generated_clock/inst/clk_220_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.525 r  generated_clock/inst/clkout5_buf/O
                         net (fo=1244, routed)        1.519     3.044    JA_OBUF[4]
    SLICE_X11Y82         FDRE                                         r  inputs_reg[10][1]/C
                         clock pessimism              0.575     3.620    
                         clock uncertainty           -0.064     3.556    
    SLICE_X11Y82         FDRE (Setup_fdre_C_CE)      -0.205     3.351    inputs_reg[10][1]
  -------------------------------------------------------------------
                         required time                          3.351    
                         arrival time                          -3.465    
  -------------------------------------------------------------------
                         slack                                 -0.114    

Slack (VIOLATED) :        -0.114ns  (required time - arrival time)
  Source:                 CTL/state_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_220_clk_wiz_0  {rise@0.000ns fall@2.273ns period=4.545ns})
  Destination:            inputs_reg[10][4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_220_clk_wiz_0  {rise@0.000ns fall@2.273ns period=4.545ns})
  Path Group:             clk_220_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.545ns  (clk_220_clk_wiz_0 rise@4.545ns - clk_220_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.366ns  (logic 0.828ns (18.967%)  route 3.538ns (81.033%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.501ns = ( 3.044 - 4.545 ) 
    Source Clock Delay      (SCD):    -0.901ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_220_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.070    -4.355 r  generated_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.719    -2.636    generated_clock/inst/clk_220_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  generated_clock/inst/clkout5_buf/O
                         net (fo=1244, routed)        1.639    -0.901    CTL/JA_OBUF[0]
    SLICE_X11Y83         FDRE                                         r  CTL/state_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y83         FDRE (Prop_fdre_C_Q)         0.456    -0.445 f  CTL/state_reg[4]/Q
                         net (fo=5, routed)           0.989     0.544    CTL/sel[4]
    SLICE_X11Y82         LUT6 (Prop_lut6_I2_O)        0.124     0.668 f  CTL/control_unit_LUT6_2/O
                         net (fo=1, routed)           0.689     1.357    CTL/control_unit_net_4
    SLICE_X8Y81          LUT5 (Prop_lut5_I1_O)        0.124     1.481 f  CTL/control_unit_LUT5/O
                         net (fo=82, routed)          1.204     2.685    CTL/control_unit_net_9
    SLICE_X11Y82         LUT4 (Prop_lut4_I1_O)        0.124     2.809 r  CTL/control_unit_LUT4_3/O
                         net (fo=16, routed)          0.656     3.465    inputs_reg[10]__0
    SLICE_X11Y82         FDRE                                         r  inputs_reg[10][4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_220_clk_wiz_0 rise edge)
                                                      4.545     4.545 r  
    E3                                                0.000     4.545 r  clk (IN)
                         net (fo=0)                   0.000     4.545    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     5.957 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.119    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.324    -0.205 r  generated_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.639     1.434    generated_clock/inst/clk_220_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.525 r  generated_clock/inst/clkout5_buf/O
                         net (fo=1244, routed)        1.519     3.044    JA_OBUF[4]
    SLICE_X11Y82         FDRE                                         r  inputs_reg[10][4]/C
                         clock pessimism              0.575     3.620    
                         clock uncertainty           -0.064     3.556    
    SLICE_X11Y82         FDRE (Setup_fdre_C_CE)      -0.205     3.351    inputs_reg[10][4]
  -------------------------------------------------------------------
                         required time                          3.351    
                         arrival time                          -3.465    
  -------------------------------------------------------------------
                         slack                                 -0.114    

Slack (VIOLATED) :        -0.114ns  (required time - arrival time)
  Source:                 CTL/state_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_220_clk_wiz_0  {rise@0.000ns fall@2.273ns period=4.545ns})
  Destination:            inputs_reg[10][6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_220_clk_wiz_0  {rise@0.000ns fall@2.273ns period=4.545ns})
  Path Group:             clk_220_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.545ns  (clk_220_clk_wiz_0 rise@4.545ns - clk_220_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.366ns  (logic 0.828ns (18.967%)  route 3.538ns (81.033%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.501ns = ( 3.044 - 4.545 ) 
    Source Clock Delay      (SCD):    -0.901ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_220_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.070    -4.355 r  generated_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.719    -2.636    generated_clock/inst/clk_220_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  generated_clock/inst/clkout5_buf/O
                         net (fo=1244, routed)        1.639    -0.901    CTL/JA_OBUF[0]
    SLICE_X11Y83         FDRE                                         r  CTL/state_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y83         FDRE (Prop_fdre_C_Q)         0.456    -0.445 f  CTL/state_reg[4]/Q
                         net (fo=5, routed)           0.989     0.544    CTL/sel[4]
    SLICE_X11Y82         LUT6 (Prop_lut6_I2_O)        0.124     0.668 f  CTL/control_unit_LUT6_2/O
                         net (fo=1, routed)           0.689     1.357    CTL/control_unit_net_4
    SLICE_X8Y81          LUT5 (Prop_lut5_I1_O)        0.124     1.481 f  CTL/control_unit_LUT5/O
                         net (fo=82, routed)          1.204     2.685    CTL/control_unit_net_9
    SLICE_X11Y82         LUT4 (Prop_lut4_I1_O)        0.124     2.809 r  CTL/control_unit_LUT4_3/O
                         net (fo=16, routed)          0.656     3.465    inputs_reg[10]__0
    SLICE_X11Y82         FDRE                                         r  inputs_reg[10][6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_220_clk_wiz_0 rise edge)
                                                      4.545     4.545 r  
    E3                                                0.000     4.545 r  clk (IN)
                         net (fo=0)                   0.000     4.545    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     5.957 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.119    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.324    -0.205 r  generated_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.639     1.434    generated_clock/inst/clk_220_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.525 r  generated_clock/inst/clkout5_buf/O
                         net (fo=1244, routed)        1.519     3.044    JA_OBUF[4]
    SLICE_X11Y82         FDRE                                         r  inputs_reg[10][6]/C
                         clock pessimism              0.575     3.620    
                         clock uncertainty           -0.064     3.556    
    SLICE_X11Y82         FDRE (Setup_fdre_C_CE)      -0.205     3.351    inputs_reg[10][6]
  -------------------------------------------------------------------
                         required time                          3.351    
                         arrival time                          -3.465    
  -------------------------------------------------------------------
                         slack                                 -0.114    

Slack (VIOLATED) :        -0.114ns  (required time - arrival time)
  Source:                 CTL/state_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_220_clk_wiz_0  {rise@0.000ns fall@2.273ns period=4.545ns})
  Destination:            inputs_reg[10][8]/CE
                            (rising edge-triggered cell FDRE clocked by clk_220_clk_wiz_0  {rise@0.000ns fall@2.273ns period=4.545ns})
  Path Group:             clk_220_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.545ns  (clk_220_clk_wiz_0 rise@4.545ns - clk_220_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.366ns  (logic 0.828ns (18.967%)  route 3.538ns (81.033%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.501ns = ( 3.044 - 4.545 ) 
    Source Clock Delay      (SCD):    -0.901ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_220_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.070    -4.355 r  generated_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.719    -2.636    generated_clock/inst/clk_220_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  generated_clock/inst/clkout5_buf/O
                         net (fo=1244, routed)        1.639    -0.901    CTL/JA_OBUF[0]
    SLICE_X11Y83         FDRE                                         r  CTL/state_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y83         FDRE (Prop_fdre_C_Q)         0.456    -0.445 f  CTL/state_reg[4]/Q
                         net (fo=5, routed)           0.989     0.544    CTL/sel[4]
    SLICE_X11Y82         LUT6 (Prop_lut6_I2_O)        0.124     0.668 f  CTL/control_unit_LUT6_2/O
                         net (fo=1, routed)           0.689     1.357    CTL/control_unit_net_4
    SLICE_X8Y81          LUT5 (Prop_lut5_I1_O)        0.124     1.481 f  CTL/control_unit_LUT5/O
                         net (fo=82, routed)          1.204     2.685    CTL/control_unit_net_9
    SLICE_X11Y82         LUT4 (Prop_lut4_I1_O)        0.124     2.809 r  CTL/control_unit_LUT4_3/O
                         net (fo=16, routed)          0.656     3.465    inputs_reg[10]__0
    SLICE_X11Y82         FDRE                                         r  inputs_reg[10][8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_220_clk_wiz_0 rise edge)
                                                      4.545     4.545 r  
    E3                                                0.000     4.545 r  clk (IN)
                         net (fo=0)                   0.000     4.545    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     5.957 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.119    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.324    -0.205 r  generated_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.639     1.434    generated_clock/inst/clk_220_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.525 r  generated_clock/inst/clkout5_buf/O
                         net (fo=1244, routed)        1.519     3.044    JA_OBUF[4]
    SLICE_X11Y82         FDRE                                         r  inputs_reg[10][8]/C
                         clock pessimism              0.575     3.620    
                         clock uncertainty           -0.064     3.556    
    SLICE_X11Y82         FDRE (Setup_fdre_C_CE)      -0.205     3.351    inputs_reg[10][8]
  -------------------------------------------------------------------
                         required time                          3.351    
                         arrival time                          -3.465    
  -------------------------------------------------------------------
                         slack                                 -0.114    

Slack (VIOLATED) :        -0.112ns  (required time - arrival time)
  Source:                 CTL/state_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_220_clk_wiz_0  {rise@0.000ns fall@2.273ns period=4.545ns})
  Destination:            inputs_reg[6][14]/CE
                            (rising edge-triggered cell FDRE clocked by clk_220_clk_wiz_0  {rise@0.000ns fall@2.273ns period=4.545ns})
  Path Group:             clk_220_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.545ns  (clk_220_clk_wiz_0 rise@4.545ns - clk_220_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.416ns  (logic 0.828ns (18.749%)  route 3.588ns (81.251%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.432ns = ( 3.113 - 4.545 ) 
    Source Clock Delay      (SCD):    -0.901ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_220_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.070    -4.355 r  generated_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.719    -2.636    generated_clock/inst/clk_220_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  generated_clock/inst/clkout5_buf/O
                         net (fo=1244, routed)        1.639    -0.901    CTL/JA_OBUF[0]
    SLICE_X11Y83         FDRE                                         r  CTL/state_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y83         FDRE (Prop_fdre_C_Q)         0.456    -0.445 f  CTL/state_reg[4]/Q
                         net (fo=5, routed)           0.989     0.544    CTL/sel[4]
    SLICE_X11Y82         LUT6 (Prop_lut6_I2_O)        0.124     0.668 f  CTL/control_unit_LUT6_2/O
                         net (fo=1, routed)           0.689     1.357    CTL/control_unit_net_4
    SLICE_X8Y81          LUT5 (Prop_lut5_I1_O)        0.124     1.481 f  CTL/control_unit_LUT5/O
                         net (fo=82, routed)          1.212     2.693    CTL/control_unit_net_9
    SLICE_X7Y75          LUT4 (Prop_lut4_I1_O)        0.124     2.817 r  CTL/control_unit_LUT4_12/O
                         net (fo=16, routed)          0.698     3.515    inputs_reg[6]__0
    SLICE_X0Y75          FDRE                                         r  inputs_reg[6][14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_220_clk_wiz_0 rise edge)
                                                      4.545     4.545 r  
    E3                                                0.000     4.545 r  clk (IN)
                         net (fo=0)                   0.000     4.545    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     5.957 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.119    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.324    -0.205 r  generated_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.639     1.434    generated_clock/inst/clk_220_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.525 r  generated_clock/inst/clkout5_buf/O
                         net (fo=1244, routed)        1.588     3.113    JA_OBUF[4]
    SLICE_X0Y75          FDRE                                         r  inputs_reg[6][14]/C
                         clock pessimism              0.559     3.673    
                         clock uncertainty           -0.064     3.609    
    SLICE_X0Y75          FDRE (Setup_fdre_C_CE)      -0.205     3.404    inputs_reg[6][14]
  -------------------------------------------------------------------
                         required time                          3.404    
                         arrival time                          -3.515    
  -------------------------------------------------------------------
                         slack                                 -0.112    

Slack (VIOLATED) :        -0.112ns  (required time - arrival time)
  Source:                 CTL/state_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_220_clk_wiz_0  {rise@0.000ns fall@2.273ns period=4.545ns})
  Destination:            inputs_reg[6][3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_220_clk_wiz_0  {rise@0.000ns fall@2.273ns period=4.545ns})
  Path Group:             clk_220_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.545ns  (clk_220_clk_wiz_0 rise@4.545ns - clk_220_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.416ns  (logic 0.828ns (18.749%)  route 3.588ns (81.251%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.432ns = ( 3.113 - 4.545 ) 
    Source Clock Delay      (SCD):    -0.901ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_220_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.070    -4.355 r  generated_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.719    -2.636    generated_clock/inst/clk_220_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  generated_clock/inst/clkout5_buf/O
                         net (fo=1244, routed)        1.639    -0.901    CTL/JA_OBUF[0]
    SLICE_X11Y83         FDRE                                         r  CTL/state_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y83         FDRE (Prop_fdre_C_Q)         0.456    -0.445 f  CTL/state_reg[4]/Q
                         net (fo=5, routed)           0.989     0.544    CTL/sel[4]
    SLICE_X11Y82         LUT6 (Prop_lut6_I2_O)        0.124     0.668 f  CTL/control_unit_LUT6_2/O
                         net (fo=1, routed)           0.689     1.357    CTL/control_unit_net_4
    SLICE_X8Y81          LUT5 (Prop_lut5_I1_O)        0.124     1.481 f  CTL/control_unit_LUT5/O
                         net (fo=82, routed)          1.212     2.693    CTL/control_unit_net_9
    SLICE_X7Y75          LUT4 (Prop_lut4_I1_O)        0.124     2.817 r  CTL/control_unit_LUT4_12/O
                         net (fo=16, routed)          0.698     3.515    inputs_reg[6]__0
    SLICE_X0Y75          FDRE                                         r  inputs_reg[6][3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_220_clk_wiz_0 rise edge)
                                                      4.545     4.545 r  
    E3                                                0.000     4.545 r  clk (IN)
                         net (fo=0)                   0.000     4.545    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     5.957 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.119    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.324    -0.205 r  generated_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.639     1.434    generated_clock/inst/clk_220_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.525 r  generated_clock/inst/clkout5_buf/O
                         net (fo=1244, routed)        1.588     3.113    JA_OBUF[4]
    SLICE_X0Y75          FDRE                                         r  inputs_reg[6][3]/C
                         clock pessimism              0.559     3.673    
                         clock uncertainty           -0.064     3.609    
    SLICE_X0Y75          FDRE (Setup_fdre_C_CE)      -0.205     3.404    inputs_reg[6][3]
  -------------------------------------------------------------------
                         required time                          3.404    
                         arrival time                          -3.515    
  -------------------------------------------------------------------
                         slack                                 -0.112    

Slack (VIOLATED) :        -0.080ns  (required time - arrival time)
  Source:                 CTL/state_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_220_clk_wiz_0  {rise@0.000ns fall@2.273ns period=4.545ns})
  Destination:            OUTMUX/BINBCD/bin_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_220_clk_wiz_0  {rise@0.000ns fall@2.273ns period=4.545ns})
  Path Group:             clk_220_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.545ns  (clk_220_clk_wiz_0 rise@4.545ns - clk_220_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.596ns  (logic 1.339ns (29.134%)  route 3.257ns (70.866%))
  Logic Levels:           5  (LUT5=1 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.504ns = ( 3.041 - 4.545 ) 
    Source Clock Delay      (SCD):    -0.901ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_220_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.070    -4.355 r  generated_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.719    -2.636    generated_clock/inst/clk_220_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  generated_clock/inst/clkout5_buf/O
                         net (fo=1244, routed)        1.639    -0.901    CTL/JA_OBUF[0]
    SLICE_X11Y83         FDRE                                         r  CTL/state_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y83         FDRE (Prop_fdre_C_Q)         0.456    -0.445 r  CTL/state_reg[4]/Q
                         net (fo=5, routed)           0.989     0.544    CTL/sel[4]
    SLICE_X11Y82         LUT6 (Prop_lut6_I2_O)        0.124     0.668 r  CTL/control_unit_LUT6_2/O
                         net (fo=1, routed)           0.689     1.357    CTL/control_unit_net_4
    SLICE_X8Y81          LUT5 (Prop_lut5_I1_O)        0.124     1.481 r  CTL/control_unit_LUT5/O
                         net (fo=82, routed)          1.143     2.625    CTL/control_unit_net_9
    SLICE_X10Y70         LUT6 (Prop_lut6_I5_O)        0.124     2.749 r  CTL/control_unit_LUT6_5/O
                         net (fo=1, routed)           0.000     2.749    CTL/bin_reg[0]_i_9_n_0
    SLICE_X10Y70         MUXF7 (Prop_muxf7_I1_O)      0.214     2.963 r  CTL/bin_reg_reg[0]_i_4/O
                         net (fo=1, routed)           0.436     3.398    CTL/bin_reg_reg[0]_i_4_n_0
    SLICE_X10Y69         LUT6 (Prop_lut6_I2_O)        0.297     3.695 r  CTL/control_unit_LUT6_9/O
                         net (fo=1, routed)           0.000     3.695    OUTMUX/BINBCD/result_reg[15][0]
    SLICE_X10Y69         FDRE                                         r  OUTMUX/BINBCD/bin_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_220_clk_wiz_0 rise edge)
                                                      4.545     4.545 r  
    E3                                                0.000     4.545 r  clk (IN)
                         net (fo=0)                   0.000     4.545    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     5.957 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.119    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.324    -0.205 r  generated_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.639     1.434    generated_clock/inst/clk_220_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.525 r  generated_clock/inst/clkout5_buf/O
                         net (fo=1244, routed)        1.516     3.041    OUTMUX/BINBCD/JA_OBUF[0]
    SLICE_X10Y69         FDRE                                         r  OUTMUX/BINBCD/bin_reg_reg[0]/C
                         clock pessimism              0.559     3.601    
                         clock uncertainty           -0.064     3.537    
    SLICE_X10Y69         FDRE (Setup_fdre_C_D)        0.079     3.616    OUTMUX/BINBCD/bin_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          3.616    
                         arrival time                          -3.695    
  -------------------------------------------------------------------
                         slack                                 -0.080    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 SSB/Digit0/seg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_220_clk_wiz_0  {rise@0.000ns fall@2.273ns period=4.545ns})
  Destination:            SSB/seg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_220_clk_wiz_0  {rise@0.000ns fall@2.273ns period=4.545ns})
  Path Group:             clk_220_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_220_clk_wiz_0 rise@0.000ns - clk_220_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.141ns (68.336%)  route 0.065ns (31.664%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_220_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.379    -1.689 r  generated_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.499    -1.190    generated_clock/inst/clk_220_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  generated_clock/inst/clkout5_buf/O
                         net (fo=1244, routed)        0.596    -0.568    SSB/Digit0/JA_OBUF[0]
    SLICE_X0Y110         FDRE                                         r  SSB/Digit0/seg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y110         FDRE (Prop_fdre_C_Q)         0.141    -0.427 r  SSB/Digit0/seg_reg[7]/Q
                         net (fo=1, routed)           0.065    -0.362    SSB/Digit0_n_0
    SLICE_X0Y110         FDRE                                         r  SSB/seg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_220_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.163    -2.245 r  generated_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.544    -1.702    generated_clock/inst/clk_220_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  generated_clock/inst/clkout5_buf/O
                         net (fo=1244, routed)        0.869    -0.804    SSB/JA_OBUF[1]
    SLICE_X0Y110         FDRE                                         r  SSB/seg_reg[7]/C
                         clock pessimism              0.236    -0.568    
    SLICE_X0Y110         FDRE (Hold_fdre_C_D)         0.075    -0.493    SSB/seg_reg[7]
  -------------------------------------------------------------------
                         required time                          0.493    
                         arrival time                          -0.362    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.138ns  (arrival time - required time)
  Source:                 OUTMUX/dig6_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clk_220_clk_wiz_0  {rise@0.000ns fall@2.273ns period=4.545ns})
  Destination:            SSB/Digit6/seg_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_220_clk_wiz_0  {rise@0.000ns fall@2.273ns period=4.545ns})
  Path Group:             clk_220_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_220_clk_wiz_0 rise@0.000ns - clk_220_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.186ns (68.270%)  route 0.086ns (31.730%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.798ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_220_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.379    -1.689 r  generated_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.499    -1.190    generated_clock/inst/clk_220_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  generated_clock/inst/clkout5_buf/O
                         net (fo=1244, routed)        0.604    -0.560    OUTMUX/JA_OBUF[0]
    SLICE_X7Y97          FDSE                                         r  OUTMUX/dig6_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y97          FDSE (Prop_fdse_C_Q)         0.141    -0.419 r  OUTMUX/dig6_reg[2]/Q
                         net (fo=7, routed)           0.086    -0.333    SSB/Digit6/dig6_reg[3][2]
    SLICE_X6Y97          LUT4 (Prop_lut4_I1_O)        0.045    -0.288 r  SSB/Digit6/seg[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.288    SSB/Digit6/seg[6]
    SLICE_X6Y97          FDRE                                         r  SSB/Digit6/seg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_220_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.163    -2.245 r  generated_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.544    -1.702    generated_clock/inst/clk_220_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  generated_clock/inst/clkout5_buf/O
                         net (fo=1244, routed)        0.875    -0.798    SSB/Digit6/JA_OBUF[0]
    SLICE_X6Y97          FDRE                                         r  SSB/Digit6/seg_reg[6]/C
                         clock pessimism              0.251    -0.547    
    SLICE_X6Y97          FDRE (Hold_fdre_C_D)         0.121    -0.426    SSB/Digit6/seg_reg[6]
  -------------------------------------------------------------------
                         required time                          0.426    
                         arrival time                          -0.288    
  -------------------------------------------------------------------
                         slack                                  0.138    

Slack (MET) :             0.144ns  (arrival time - required time)
  Source:                 SSB/FSM_sequential_an_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_220_clk_wiz_0  {rise@0.000ns fall@2.273ns period=4.545ns})
  Destination:            SSB/seg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_220_clk_wiz_0  {rise@0.000ns fall@2.273ns period=4.545ns})
  Path Group:             clk_220_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_220_clk_wiz_0 rise@0.000ns - clk_220_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.528ns  (logic 0.234ns (44.306%)  route 0.294ns (55.694%))
  Logic Levels:           1  (MUXF7=1)
  Clock Path Skew:        0.279ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.796ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_220_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.379    -1.689 r  generated_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.499    -1.190    generated_clock/inst/clk_220_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  generated_clock/inst/clkout5_buf/O
                         net (fo=1244, routed)        0.598    -0.566    SSB/JA_OBUF[1]
    SLICE_X0Y103         FDRE                                         r  SSB/FSM_sequential_an_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y103         FDRE (Prop_fdre_C_Q)         0.141    -0.425 r  SSB/FSM_sequential_an_reg[2]/Q
                         net (fo=16, routed)          0.294    -0.131    SSB/Digit3/out[2]
    SLICE_X3Y96          MUXF7 (Prop_muxf7_S_O)       0.093    -0.038 r  SSB/Digit3/seg_reg[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.038    SSB/Digit3_n_1
    SLICE_X3Y96          FDRE                                         r  SSB/seg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_220_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.163    -2.245 r  generated_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.544    -1.702    generated_clock/inst/clk_220_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  generated_clock/inst/clkout5_buf/O
                         net (fo=1244, routed)        0.877    -0.796    SSB/JA_OBUF[1]
    SLICE_X3Y96          FDRE                                         r  SSB/seg_reg[5]/C
                         clock pessimism              0.509    -0.287    
    SLICE_X3Y96          FDRE (Hold_fdre_C_D)         0.105    -0.182    SSB/seg_reg[5]
  -------------------------------------------------------------------
                         required time                          0.182    
                         arrival time                          -0.038    
  -------------------------------------------------------------------
                         slack                                  0.144    

Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 OUTMUX/dig0_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_220_clk_wiz_0  {rise@0.000ns fall@2.273ns period=4.545ns})
  Destination:            SSB/Digit0/seg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_220_clk_wiz_0  {rise@0.000ns fall@2.273ns period=4.545ns})
  Path Group:             clk_220_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_220_clk_wiz_0 rise@0.000ns - clk_220_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.186ns (71.492%)  route 0.074ns (28.508%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.799ns
    Source Clock Delay      (SCD):    -0.561ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_220_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.379    -1.689 r  generated_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.499    -1.190    generated_clock/inst/clk_220_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  generated_clock/inst/clkout5_buf/O
                         net (fo=1244, routed)        0.603    -0.561    OUTMUX/JA_OBUF[0]
    SLICE_X4Y95          FDRE                                         r  OUTMUX/dig0_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y95          FDRE (Prop_fdre_C_Q)         0.141    -0.420 r  OUTMUX/dig0_reg[4]/Q
                         net (fo=14, routed)          0.074    -0.346    SSB/Digit0/dig0[4]
    SLICE_X5Y95          LUT5 (Prop_lut5_I1_O)        0.045    -0.301 r  SSB/Digit0/seg[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.301    SSB/Digit0/seg[3]
    SLICE_X5Y95          FDRE                                         r  SSB/Digit0/seg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_220_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.163    -2.245 r  generated_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.544    -1.702    generated_clock/inst/clk_220_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  generated_clock/inst/clkout5_buf/O
                         net (fo=1244, routed)        0.874    -0.799    SSB/Digit0/JA_OBUF[0]
    SLICE_X5Y95          FDRE                                         r  SSB/Digit0/seg_reg[3]/C
                         clock pessimism              0.251    -0.548    
    SLICE_X5Y95          FDRE (Hold_fdre_C_D)         0.092    -0.456    SSB/Digit0/seg_reg[3]
  -------------------------------------------------------------------
                         required time                          0.456    
                         arrival time                          -0.301    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 OUTMUX/dig6_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk_220_clk_wiz_0  {rise@0.000ns fall@2.273ns period=4.545ns})
  Destination:            SSB/Digit6/seg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_220_clk_wiz_0  {rise@0.000ns fall@2.273ns period=4.545ns})
  Path Group:             clk_220_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_220_clk_wiz_0 rise@0.000ns - clk_220_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.299ns  (logic 0.189ns (63.138%)  route 0.110ns (36.862%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.798ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_220_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.379    -1.689 r  generated_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.499    -1.190    generated_clock/inst/clk_220_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  generated_clock/inst/clkout5_buf/O
                         net (fo=1244, routed)        0.604    -0.560    OUTMUX/JA_OBUF[0]
    SLICE_X7Y97          FDSE                                         r  OUTMUX/dig6_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y97          FDSE (Prop_fdse_C_Q)         0.141    -0.419 r  OUTMUX/dig6_reg[1]/Q
                         net (fo=7, routed)           0.110    -0.309    SSB/Digit6/dig6_reg[3][1]
    SLICE_X6Y97          LUT4 (Prop_lut4_I3_O)        0.048    -0.261 r  SSB/Digit6/seg[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.261    SSB/Digit6/seg[1]
    SLICE_X6Y97          FDRE                                         r  SSB/Digit6/seg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_220_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.163    -2.245 r  generated_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.544    -1.702    generated_clock/inst/clk_220_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  generated_clock/inst/clkout5_buf/O
                         net (fo=1244, routed)        0.875    -0.798    SSB/Digit6/JA_OBUF[0]
    SLICE_X6Y97          FDRE                                         r  SSB/Digit6/seg_reg[1]/C
                         clock pessimism              0.251    -0.547    
    SLICE_X6Y97          FDRE (Hold_fdre_C_D)         0.131    -0.416    SSB/Digit6/seg_reg[1]
  -------------------------------------------------------------------
                         required time                          0.416    
                         arrival time                          -0.261    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 OUTMUX/dig6_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk_220_clk_wiz_0  {rise@0.000ns fall@2.273ns period=4.545ns})
  Destination:            SSB/Digit6/seg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_220_clk_wiz_0  {rise@0.000ns fall@2.273ns period=4.545ns})
  Path Group:             clk_220_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_220_clk_wiz_0 rise@0.000ns - clk_220_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.189ns (62.306%)  route 0.114ns (37.694%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.798ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_220_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.379    -1.689 r  generated_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.499    -1.190    generated_clock/inst/clk_220_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  generated_clock/inst/clkout5_buf/O
                         net (fo=1244, routed)        0.604    -0.560    OUTMUX/JA_OBUF[0]
    SLICE_X7Y97          FDSE                                         r  OUTMUX/dig6_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y97          FDSE (Prop_fdse_C_Q)         0.141    -0.419 r  OUTMUX/dig6_reg[1]/Q
                         net (fo=7, routed)           0.114    -0.305    SSB/Digit6/dig6_reg[3][1]
    SLICE_X6Y97          LUT4 (Prop_lut4_I3_O)        0.048    -0.257 r  SSB/Digit6/seg[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.257    SSB/Digit6/seg[3]
    SLICE_X6Y97          FDRE                                         r  SSB/Digit6/seg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_220_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.163    -2.245 r  generated_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.544    -1.702    generated_clock/inst/clk_220_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  generated_clock/inst/clkout5_buf/O
                         net (fo=1244, routed)        0.875    -0.798    SSB/Digit6/JA_OBUF[0]
    SLICE_X6Y97          FDRE                                         r  SSB/Digit6/seg_reg[3]/C
                         clock pessimism              0.251    -0.547    
    SLICE_X6Y97          FDRE (Hold_fdre_C_D)         0.131    -0.416    SSB/Digit6/seg_reg[3]
  -------------------------------------------------------------------
                         required time                          0.416    
                         arrival time                          -0.257    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 OUTMUX/BINBCD/dat_bcd_o_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_220_clk_wiz_0  {rise@0.000ns fall@2.273ns period=4.545ns})
  Destination:            OUTMUX/dig0_reg[1]/D
                            (rising edge-triggered cell FDSE clocked by clk_220_clk_wiz_0  {rise@0.000ns fall@2.273ns period=4.545ns})
  Path Group:             clk_220_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_220_clk_wiz_0 rise@0.000ns - clk_220_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.799ns
    Source Clock Delay      (SCD):    -0.561ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_220_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.379    -1.689 r  generated_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.499    -1.190    generated_clock/inst/clk_220_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  generated_clock/inst/clkout5_buf/O
                         net (fo=1244, routed)        0.603    -0.561    OUTMUX/BINBCD/JA_OBUF[0]
    SLICE_X7Y95          FDRE                                         r  OUTMUX/BINBCD/dat_bcd_o_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y95          FDRE (Prop_fdre_C_Q)         0.141    -0.420 r  OUTMUX/BINBCD/dat_bcd_o_reg[1]/Q
                         net (fo=1, routed)           0.110    -0.310    OUTMUX/bcd_converter_out[1]
    SLICE_X7Y94          FDSE                                         r  OUTMUX/dig0_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_220_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.163    -2.245 r  generated_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.544    -1.702    generated_clock/inst/clk_220_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  generated_clock/inst/clkout5_buf/O
                         net (fo=1244, routed)        0.874    -0.799    OUTMUX/JA_OBUF[0]
    SLICE_X7Y94          FDSE                                         r  OUTMUX/dig0_reg[1]/C
                         clock pessimism              0.254    -0.545    
    SLICE_X7Y94          FDSE (Hold_fdse_C_D)         0.075    -0.470    OUTMUX/dig0_reg[1]
  -------------------------------------------------------------------
                         required time                          0.470    
                         arrival time                          -0.310    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.161ns  (arrival time - required time)
  Source:                 DB/shift_pb4_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_220_clk_wiz_0  {rise@0.000ns fall@2.273ns period=4.545ns})
  Destination:            DB/pbtn_db_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_220_clk_wiz_0  {rise@0.000ns fall@2.273ns period=4.545ns})
  Path Group:             clk_220_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_220_clk_wiz_0 rise@0.000ns - clk_220_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.298ns  (logic 0.186ns (62.352%)  route 0.112ns (37.648%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.796ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_220_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.379    -1.689 r  generated_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.499    -1.190    generated_clock/inst/clk_220_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  generated_clock/inst/clkout5_buf/O
                         net (fo=1244, routed)        0.604    -0.560    DB/clk_220
    SLICE_X1Y93          FDRE                                         r  DB/shift_pb4_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y93          FDRE (Prop_fdre_C_Q)         0.141    -0.419 r  DB/shift_pb4_reg[2]/Q
                         net (fo=2, routed)           0.112    -0.307    DB/shift_pb4[2]
    SLICE_X2Y93          LUT5 (Prop_lut5_I1_O)        0.045    -0.262 r  DB/pbtn_db[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.262    DB/pbtn_db[4]_i_1_n_0
    SLICE_X2Y93          FDRE                                         r  DB/pbtn_db_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_220_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.163    -2.245 r  generated_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.544    -1.702    generated_clock/inst/clk_220_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  generated_clock/inst/clkout5_buf/O
                         net (fo=1244, routed)        0.877    -0.796    DB/clk_220
    SLICE_X2Y93          FDRE                                         r  DB/pbtn_db_reg[4]/C
                         clock pessimism              0.252    -0.544    
    SLICE_X2Y93          FDRE (Hold_fdre_C_D)         0.121    -0.423    DB/pbtn_db_reg[4]
  -------------------------------------------------------------------
                         required time                          0.423    
                         arrival time                          -0.262    
  -------------------------------------------------------------------
                         slack                                  0.161    

Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 OUTMUX/dig6_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk_220_clk_wiz_0  {rise@0.000ns fall@2.273ns period=4.545ns})
  Destination:            SSB/Digit6/seg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_220_clk_wiz_0  {rise@0.000ns fall@2.273ns period=4.545ns})
  Path Group:             clk_220_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_220_clk_wiz_0 rise@0.000ns - clk_220_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.186ns (62.765%)  route 0.110ns (37.235%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.798ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_220_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.379    -1.689 r  generated_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.499    -1.190    generated_clock/inst/clk_220_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  generated_clock/inst/clkout5_buf/O
                         net (fo=1244, routed)        0.604    -0.560    OUTMUX/JA_OBUF[0]
    SLICE_X7Y97          FDSE                                         r  OUTMUX/dig6_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y97          FDSE (Prop_fdse_C_Q)         0.141    -0.419 r  OUTMUX/dig6_reg[1]/Q
                         net (fo=7, routed)           0.110    -0.309    SSB/Digit6/dig6_reg[3][1]
    SLICE_X6Y97          LUT4 (Prop_lut4_I3_O)        0.045    -0.264 r  SSB/Digit6/seg[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.264    SSB/Digit6/seg[0]
    SLICE_X6Y97          FDRE                                         r  SSB/Digit6/seg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_220_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.163    -2.245 r  generated_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.544    -1.702    generated_clock/inst/clk_220_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  generated_clock/inst/clkout5_buf/O
                         net (fo=1244, routed)        0.875    -0.798    SSB/Digit6/JA_OBUF[0]
    SLICE_X6Y97          FDRE                                         r  SSB/Digit6/seg_reg[0]/C
                         clock pessimism              0.251    -0.547    
    SLICE_X6Y97          FDRE (Hold_fdre_C_D)         0.120    -0.427    SSB/Digit6/seg_reg[0]
  -------------------------------------------------------------------
                         required time                          0.427    
                         arrival time                          -0.264    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 OUTMUX/BINBCD/dat_bcd_o_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_220_clk_wiz_0  {rise@0.000ns fall@2.273ns period=4.545ns})
  Destination:            OUTMUX/dig3_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_220_clk_wiz_0  {rise@0.000ns fall@2.273ns period=4.545ns})
  Path Group:             clk_220_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_220_clk_wiz_0 rise@0.000ns - clk_220_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.730%)  route 0.112ns (44.270%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.798ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_220_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.379    -1.689 r  generated_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.499    -1.190    generated_clock/inst/clk_220_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  generated_clock/inst/clkout5_buf/O
                         net (fo=1244, routed)        0.604    -0.560    OUTMUX/BINBCD/JA_OBUF[0]
    SLICE_X7Y98          FDRE                                         r  OUTMUX/BINBCD/dat_bcd_o_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y98          FDRE (Prop_fdre_C_Q)         0.141    -0.419 r  OUTMUX/BINBCD/dat_bcd_o_reg[13]/Q
                         net (fo=1, routed)           0.112    -0.307    OUTMUX/dat_bcd_o[13]
    SLICE_X7Y97          FDRE                                         r  OUTMUX/dig3_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_220_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.163    -2.245 r  generated_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.544    -1.702    generated_clock/inst/clk_220_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  generated_clock/inst/clkout5_buf/O
                         net (fo=1244, routed)        0.875    -0.798    OUTMUX/JA_OBUF[0]
    SLICE_X7Y97          FDRE                                         r  OUTMUX/dig3_reg[1]/C
                         clock pessimism              0.254    -0.544    
    SLICE_X7Y97          FDRE (Hold_fdre_C_D)         0.071    -0.473    OUTMUX/dig3_reg[1]
  -------------------------------------------------------------------
                         required time                          0.473    
                         arrival time                          -0.307    
  -------------------------------------------------------------------
                         slack                                  0.166    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_220_clk_wiz_0
Waveform(ns):       { 0.000 2.273 }
Period(ns):         4.545
Sources:            { generated_clock/inst/mmcm_adv_inst/CLKOUT4 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         4.545       2.390      BUFGCTRL_X0Y16   generated_clock/inst/clkout5_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT4  n/a            1.249         4.545       3.296      MMCME2_ADV_X1Y2  generated_clock/inst/mmcm_adv_inst/CLKOUT4
Min Period        n/a     FDRE/C              n/a            1.000         4.545       3.545      SLICE_X0Y88      DB/db_count_reg[17]/C
Min Period        n/a     FDRE/C              n/a            1.000         4.545       3.545      SLICE_X0Y88      DB/db_count_reg[18]/C
Min Period        n/a     FDRE/C              n/a            1.000         4.545       3.545      SLICE_X0Y88      DB/db_count_reg[19]/C
Min Period        n/a     FDRE/C              n/a            1.000         4.545       3.545      SLICE_X0Y84      DB/db_count_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         4.545       3.545      SLICE_X0Y88      DB/db_count_reg[20]/C
Min Period        n/a     FDRE/C              n/a            1.000         4.545       3.545      SLICE_X0Y89      DB/db_count_reg[21]/C
Min Period        n/a     FDRE/C              n/a            1.000         4.545       3.545      SLICE_X0Y89      DB/db_count_reg[22]/C
Min Period        n/a     FDRE/C              n/a            1.000         4.545       3.545      SLICE_X0Y89      DB/db_count_reg[23]/C
Max Period        n/a     MMCME2_ADV/CLKOUT4  n/a            213.360       4.545       208.815    MMCME2_ADV_X1Y2  generated_clock/inst/mmcm_adv_inst/CLKOUT4
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.273       1.773      SLICE_X4Y89      DB/shift_swtch9_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.273       1.773      SLICE_X2Y97      OUTMUX/dig2_reg[0]/C
Low Pulse Width   Fast    FDSE/C              n/a            0.500         2.273       1.773      SLICE_X2Y99      OUTMUX/dig2_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.273       1.773      SLICE_X8Y72      OUTMUX/operands_dly_reg[15][5]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.273       1.773      SLICE_X8Y72      OUTMUX/operands_dly_reg[15][7]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.273       1.773      SLICE_X8Y72      OUTMUX/operands_dly_reg[15][8]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.273       1.773      SLICE_X8Y72      OUTMUX/operands_dly_reg[15][9]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.273       1.773      SLICE_X7Y73      OUTMUX/operands_dly_reg[1][10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.273       1.773      SLICE_X6Y73      OUTMUX/operands_dly_reg[1][14]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.273       1.773      SLICE_X8Y78      OUTMUX/operands_dly_reg[1][2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.273       1.773      SLICE_X0Y88      DB/db_count_reg[17]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.273       1.773      SLICE_X0Y88      DB/db_count_reg[18]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.273       1.773      SLICE_X0Y88      DB/db_count_reg[19]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.273       1.773      SLICE_X0Y84      DB/db_count_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.273       1.773      SLICE_X0Y88      DB/db_count_reg[20]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.273       1.773      SLICE_X0Y89      DB/db_count_reg[21]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.273       1.773      SLICE_X0Y89      DB/db_count_reg[22]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.273       1.773      SLICE_X0Y89      DB/db_count_reg[23]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.273       1.773      SLICE_X0Y89      DB/db_count_reg[24]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.273       1.773      SLICE_X0Y90      DB/db_count_reg[25]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { generated_clock/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y17   generated_clock/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  generated_clock/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  generated_clock/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  generated_clock/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  generated_clock/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  generated_clock/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  generated_clock/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  generated_clock/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  generated_clock/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  generated_clock/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  generated_clock/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_220_clk_wiz_0_1
  To Clock:  clk_220_clk_wiz_0_1

Setup :           26  Failing Endpoints,  Worst Slack       -0.113ns,  Total Violation       -1.528ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.131ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.773ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.113ns  (required time - arrival time)
  Source:                 CTL/state_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_220_clk_wiz_0_1  {rise@0.000ns fall@2.273ns period=4.545ns})
  Destination:            inputs_reg[10][10]/CE
                            (rising edge-triggered cell FDRE clocked by clk_220_clk_wiz_0_1  {rise@0.000ns fall@2.273ns period=4.545ns})
  Path Group:             clk_220_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.545ns  (clk_220_clk_wiz_0_1 rise@4.545ns - clk_220_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.366ns  (logic 0.828ns (18.967%)  route 3.538ns (81.033%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.501ns = ( 3.044 - 4.545 ) 
    Source Clock Delay      (SCD):    -0.901ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_220_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.070    -4.355 r  generated_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.719    -2.636    generated_clock/inst/clk_220_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  generated_clock/inst/clkout5_buf/O
                         net (fo=1244, routed)        1.639    -0.901    CTL/JA_OBUF[0]
    SLICE_X11Y83         FDRE                                         r  CTL/state_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y83         FDRE (Prop_fdre_C_Q)         0.456    -0.445 f  CTL/state_reg[4]/Q
                         net (fo=5, routed)           0.989     0.544    CTL/sel[4]
    SLICE_X11Y82         LUT6 (Prop_lut6_I2_O)        0.124     0.668 f  CTL/control_unit_LUT6_2/O
                         net (fo=1, routed)           0.689     1.357    CTL/control_unit_net_4
    SLICE_X8Y81          LUT5 (Prop_lut5_I1_O)        0.124     1.481 f  CTL/control_unit_LUT5/O
                         net (fo=82, routed)          1.204     2.685    CTL/control_unit_net_9
    SLICE_X11Y82         LUT4 (Prop_lut4_I1_O)        0.124     2.809 r  CTL/control_unit_LUT4_3/O
                         net (fo=16, routed)          0.656     3.465    inputs_reg[10]__0
    SLICE_X11Y82         FDRE                                         r  inputs_reg[10][10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_220_clk_wiz_0_1 rise edge)
                                                      4.545     4.545 r  
    E3                                                0.000     4.545 r  clk (IN)
                         net (fo=0)                   0.000     4.545    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     5.957 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.119    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.324    -0.205 r  generated_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.639     1.434    generated_clock/inst/clk_220_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.525 r  generated_clock/inst/clkout5_buf/O
                         net (fo=1244, routed)        1.519     3.044    JA_OBUF[4]
    SLICE_X11Y82         FDRE                                         r  inputs_reg[10][10]/C
                         clock pessimism              0.575     3.620    
                         clock uncertainty           -0.063     3.556    
    SLICE_X11Y82         FDRE (Setup_fdre_C_CE)      -0.205     3.351    inputs_reg[10][10]
  -------------------------------------------------------------------
                         required time                          3.351    
                         arrival time                          -3.465    
  -------------------------------------------------------------------
                         slack                                 -0.113    

Slack (VIOLATED) :        -0.113ns  (required time - arrival time)
  Source:                 CTL/state_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_220_clk_wiz_0_1  {rise@0.000ns fall@2.273ns period=4.545ns})
  Destination:            inputs_reg[10][11]/CE
                            (rising edge-triggered cell FDRE clocked by clk_220_clk_wiz_0_1  {rise@0.000ns fall@2.273ns period=4.545ns})
  Path Group:             clk_220_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.545ns  (clk_220_clk_wiz_0_1 rise@4.545ns - clk_220_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.366ns  (logic 0.828ns (18.967%)  route 3.538ns (81.033%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.501ns = ( 3.044 - 4.545 ) 
    Source Clock Delay      (SCD):    -0.901ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_220_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.070    -4.355 r  generated_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.719    -2.636    generated_clock/inst/clk_220_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  generated_clock/inst/clkout5_buf/O
                         net (fo=1244, routed)        1.639    -0.901    CTL/JA_OBUF[0]
    SLICE_X11Y83         FDRE                                         r  CTL/state_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y83         FDRE (Prop_fdre_C_Q)         0.456    -0.445 f  CTL/state_reg[4]/Q
                         net (fo=5, routed)           0.989     0.544    CTL/sel[4]
    SLICE_X11Y82         LUT6 (Prop_lut6_I2_O)        0.124     0.668 f  CTL/control_unit_LUT6_2/O
                         net (fo=1, routed)           0.689     1.357    CTL/control_unit_net_4
    SLICE_X8Y81          LUT5 (Prop_lut5_I1_O)        0.124     1.481 f  CTL/control_unit_LUT5/O
                         net (fo=82, routed)          1.204     2.685    CTL/control_unit_net_9
    SLICE_X11Y82         LUT4 (Prop_lut4_I1_O)        0.124     2.809 r  CTL/control_unit_LUT4_3/O
                         net (fo=16, routed)          0.656     3.465    inputs_reg[10]__0
    SLICE_X11Y82         FDRE                                         r  inputs_reg[10][11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_220_clk_wiz_0_1 rise edge)
                                                      4.545     4.545 r  
    E3                                                0.000     4.545 r  clk (IN)
                         net (fo=0)                   0.000     4.545    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     5.957 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.119    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.324    -0.205 r  generated_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.639     1.434    generated_clock/inst/clk_220_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.525 r  generated_clock/inst/clkout5_buf/O
                         net (fo=1244, routed)        1.519     3.044    JA_OBUF[4]
    SLICE_X11Y82         FDRE                                         r  inputs_reg[10][11]/C
                         clock pessimism              0.575     3.620    
                         clock uncertainty           -0.063     3.556    
    SLICE_X11Y82         FDRE (Setup_fdre_C_CE)      -0.205     3.351    inputs_reg[10][11]
  -------------------------------------------------------------------
                         required time                          3.351    
                         arrival time                          -3.465    
  -------------------------------------------------------------------
                         slack                                 -0.113    

Slack (VIOLATED) :        -0.113ns  (required time - arrival time)
  Source:                 CTL/state_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_220_clk_wiz_0_1  {rise@0.000ns fall@2.273ns period=4.545ns})
  Destination:            inputs_reg[10][12]/CE
                            (rising edge-triggered cell FDRE clocked by clk_220_clk_wiz_0_1  {rise@0.000ns fall@2.273ns period=4.545ns})
  Path Group:             clk_220_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.545ns  (clk_220_clk_wiz_0_1 rise@4.545ns - clk_220_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.366ns  (logic 0.828ns (18.967%)  route 3.538ns (81.033%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.501ns = ( 3.044 - 4.545 ) 
    Source Clock Delay      (SCD):    -0.901ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_220_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.070    -4.355 r  generated_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.719    -2.636    generated_clock/inst/clk_220_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  generated_clock/inst/clkout5_buf/O
                         net (fo=1244, routed)        1.639    -0.901    CTL/JA_OBUF[0]
    SLICE_X11Y83         FDRE                                         r  CTL/state_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y83         FDRE (Prop_fdre_C_Q)         0.456    -0.445 f  CTL/state_reg[4]/Q
                         net (fo=5, routed)           0.989     0.544    CTL/sel[4]
    SLICE_X11Y82         LUT6 (Prop_lut6_I2_O)        0.124     0.668 f  CTL/control_unit_LUT6_2/O
                         net (fo=1, routed)           0.689     1.357    CTL/control_unit_net_4
    SLICE_X8Y81          LUT5 (Prop_lut5_I1_O)        0.124     1.481 f  CTL/control_unit_LUT5/O
                         net (fo=82, routed)          1.204     2.685    CTL/control_unit_net_9
    SLICE_X11Y82         LUT4 (Prop_lut4_I1_O)        0.124     2.809 r  CTL/control_unit_LUT4_3/O
                         net (fo=16, routed)          0.656     3.465    inputs_reg[10]__0
    SLICE_X11Y82         FDRE                                         r  inputs_reg[10][12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_220_clk_wiz_0_1 rise edge)
                                                      4.545     4.545 r  
    E3                                                0.000     4.545 r  clk (IN)
                         net (fo=0)                   0.000     4.545    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     5.957 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.119    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.324    -0.205 r  generated_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.639     1.434    generated_clock/inst/clk_220_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.525 r  generated_clock/inst/clkout5_buf/O
                         net (fo=1244, routed)        1.519     3.044    JA_OBUF[4]
    SLICE_X11Y82         FDRE                                         r  inputs_reg[10][12]/C
                         clock pessimism              0.575     3.620    
                         clock uncertainty           -0.063     3.556    
    SLICE_X11Y82         FDRE (Setup_fdre_C_CE)      -0.205     3.351    inputs_reg[10][12]
  -------------------------------------------------------------------
                         required time                          3.351    
                         arrival time                          -3.465    
  -------------------------------------------------------------------
                         slack                                 -0.113    

Slack (VIOLATED) :        -0.113ns  (required time - arrival time)
  Source:                 CTL/state_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_220_clk_wiz_0_1  {rise@0.000ns fall@2.273ns period=4.545ns})
  Destination:            inputs_reg[10][1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_220_clk_wiz_0_1  {rise@0.000ns fall@2.273ns period=4.545ns})
  Path Group:             clk_220_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.545ns  (clk_220_clk_wiz_0_1 rise@4.545ns - clk_220_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.366ns  (logic 0.828ns (18.967%)  route 3.538ns (81.033%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.501ns = ( 3.044 - 4.545 ) 
    Source Clock Delay      (SCD):    -0.901ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_220_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.070    -4.355 r  generated_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.719    -2.636    generated_clock/inst/clk_220_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  generated_clock/inst/clkout5_buf/O
                         net (fo=1244, routed)        1.639    -0.901    CTL/JA_OBUF[0]
    SLICE_X11Y83         FDRE                                         r  CTL/state_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y83         FDRE (Prop_fdre_C_Q)         0.456    -0.445 f  CTL/state_reg[4]/Q
                         net (fo=5, routed)           0.989     0.544    CTL/sel[4]
    SLICE_X11Y82         LUT6 (Prop_lut6_I2_O)        0.124     0.668 f  CTL/control_unit_LUT6_2/O
                         net (fo=1, routed)           0.689     1.357    CTL/control_unit_net_4
    SLICE_X8Y81          LUT5 (Prop_lut5_I1_O)        0.124     1.481 f  CTL/control_unit_LUT5/O
                         net (fo=82, routed)          1.204     2.685    CTL/control_unit_net_9
    SLICE_X11Y82         LUT4 (Prop_lut4_I1_O)        0.124     2.809 r  CTL/control_unit_LUT4_3/O
                         net (fo=16, routed)          0.656     3.465    inputs_reg[10]__0
    SLICE_X11Y82         FDRE                                         r  inputs_reg[10][1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_220_clk_wiz_0_1 rise edge)
                                                      4.545     4.545 r  
    E3                                                0.000     4.545 r  clk (IN)
                         net (fo=0)                   0.000     4.545    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     5.957 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.119    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.324    -0.205 r  generated_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.639     1.434    generated_clock/inst/clk_220_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.525 r  generated_clock/inst/clkout5_buf/O
                         net (fo=1244, routed)        1.519     3.044    JA_OBUF[4]
    SLICE_X11Y82         FDRE                                         r  inputs_reg[10][1]/C
                         clock pessimism              0.575     3.620    
                         clock uncertainty           -0.063     3.556    
    SLICE_X11Y82         FDRE (Setup_fdre_C_CE)      -0.205     3.351    inputs_reg[10][1]
  -------------------------------------------------------------------
                         required time                          3.351    
                         arrival time                          -3.465    
  -------------------------------------------------------------------
                         slack                                 -0.113    

Slack (VIOLATED) :        -0.113ns  (required time - arrival time)
  Source:                 CTL/state_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_220_clk_wiz_0_1  {rise@0.000ns fall@2.273ns period=4.545ns})
  Destination:            inputs_reg[10][4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_220_clk_wiz_0_1  {rise@0.000ns fall@2.273ns period=4.545ns})
  Path Group:             clk_220_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.545ns  (clk_220_clk_wiz_0_1 rise@4.545ns - clk_220_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.366ns  (logic 0.828ns (18.967%)  route 3.538ns (81.033%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.501ns = ( 3.044 - 4.545 ) 
    Source Clock Delay      (SCD):    -0.901ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_220_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.070    -4.355 r  generated_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.719    -2.636    generated_clock/inst/clk_220_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  generated_clock/inst/clkout5_buf/O
                         net (fo=1244, routed)        1.639    -0.901    CTL/JA_OBUF[0]
    SLICE_X11Y83         FDRE                                         r  CTL/state_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y83         FDRE (Prop_fdre_C_Q)         0.456    -0.445 f  CTL/state_reg[4]/Q
                         net (fo=5, routed)           0.989     0.544    CTL/sel[4]
    SLICE_X11Y82         LUT6 (Prop_lut6_I2_O)        0.124     0.668 f  CTL/control_unit_LUT6_2/O
                         net (fo=1, routed)           0.689     1.357    CTL/control_unit_net_4
    SLICE_X8Y81          LUT5 (Prop_lut5_I1_O)        0.124     1.481 f  CTL/control_unit_LUT5/O
                         net (fo=82, routed)          1.204     2.685    CTL/control_unit_net_9
    SLICE_X11Y82         LUT4 (Prop_lut4_I1_O)        0.124     2.809 r  CTL/control_unit_LUT4_3/O
                         net (fo=16, routed)          0.656     3.465    inputs_reg[10]__0
    SLICE_X11Y82         FDRE                                         r  inputs_reg[10][4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_220_clk_wiz_0_1 rise edge)
                                                      4.545     4.545 r  
    E3                                                0.000     4.545 r  clk (IN)
                         net (fo=0)                   0.000     4.545    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     5.957 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.119    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.324    -0.205 r  generated_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.639     1.434    generated_clock/inst/clk_220_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.525 r  generated_clock/inst/clkout5_buf/O
                         net (fo=1244, routed)        1.519     3.044    JA_OBUF[4]
    SLICE_X11Y82         FDRE                                         r  inputs_reg[10][4]/C
                         clock pessimism              0.575     3.620    
                         clock uncertainty           -0.063     3.556    
    SLICE_X11Y82         FDRE (Setup_fdre_C_CE)      -0.205     3.351    inputs_reg[10][4]
  -------------------------------------------------------------------
                         required time                          3.351    
                         arrival time                          -3.465    
  -------------------------------------------------------------------
                         slack                                 -0.113    

Slack (VIOLATED) :        -0.113ns  (required time - arrival time)
  Source:                 CTL/state_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_220_clk_wiz_0_1  {rise@0.000ns fall@2.273ns period=4.545ns})
  Destination:            inputs_reg[10][6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_220_clk_wiz_0_1  {rise@0.000ns fall@2.273ns period=4.545ns})
  Path Group:             clk_220_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.545ns  (clk_220_clk_wiz_0_1 rise@4.545ns - clk_220_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.366ns  (logic 0.828ns (18.967%)  route 3.538ns (81.033%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.501ns = ( 3.044 - 4.545 ) 
    Source Clock Delay      (SCD):    -0.901ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_220_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.070    -4.355 r  generated_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.719    -2.636    generated_clock/inst/clk_220_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  generated_clock/inst/clkout5_buf/O
                         net (fo=1244, routed)        1.639    -0.901    CTL/JA_OBUF[0]
    SLICE_X11Y83         FDRE                                         r  CTL/state_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y83         FDRE (Prop_fdre_C_Q)         0.456    -0.445 f  CTL/state_reg[4]/Q
                         net (fo=5, routed)           0.989     0.544    CTL/sel[4]
    SLICE_X11Y82         LUT6 (Prop_lut6_I2_O)        0.124     0.668 f  CTL/control_unit_LUT6_2/O
                         net (fo=1, routed)           0.689     1.357    CTL/control_unit_net_4
    SLICE_X8Y81          LUT5 (Prop_lut5_I1_O)        0.124     1.481 f  CTL/control_unit_LUT5/O
                         net (fo=82, routed)          1.204     2.685    CTL/control_unit_net_9
    SLICE_X11Y82         LUT4 (Prop_lut4_I1_O)        0.124     2.809 r  CTL/control_unit_LUT4_3/O
                         net (fo=16, routed)          0.656     3.465    inputs_reg[10]__0
    SLICE_X11Y82         FDRE                                         r  inputs_reg[10][6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_220_clk_wiz_0_1 rise edge)
                                                      4.545     4.545 r  
    E3                                                0.000     4.545 r  clk (IN)
                         net (fo=0)                   0.000     4.545    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     5.957 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.119    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.324    -0.205 r  generated_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.639     1.434    generated_clock/inst/clk_220_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.525 r  generated_clock/inst/clkout5_buf/O
                         net (fo=1244, routed)        1.519     3.044    JA_OBUF[4]
    SLICE_X11Y82         FDRE                                         r  inputs_reg[10][6]/C
                         clock pessimism              0.575     3.620    
                         clock uncertainty           -0.063     3.556    
    SLICE_X11Y82         FDRE (Setup_fdre_C_CE)      -0.205     3.351    inputs_reg[10][6]
  -------------------------------------------------------------------
                         required time                          3.351    
                         arrival time                          -3.465    
  -------------------------------------------------------------------
                         slack                                 -0.113    

Slack (VIOLATED) :        -0.113ns  (required time - arrival time)
  Source:                 CTL/state_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_220_clk_wiz_0_1  {rise@0.000ns fall@2.273ns period=4.545ns})
  Destination:            inputs_reg[10][8]/CE
                            (rising edge-triggered cell FDRE clocked by clk_220_clk_wiz_0_1  {rise@0.000ns fall@2.273ns period=4.545ns})
  Path Group:             clk_220_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.545ns  (clk_220_clk_wiz_0_1 rise@4.545ns - clk_220_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.366ns  (logic 0.828ns (18.967%)  route 3.538ns (81.033%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.501ns = ( 3.044 - 4.545 ) 
    Source Clock Delay      (SCD):    -0.901ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_220_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.070    -4.355 r  generated_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.719    -2.636    generated_clock/inst/clk_220_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  generated_clock/inst/clkout5_buf/O
                         net (fo=1244, routed)        1.639    -0.901    CTL/JA_OBUF[0]
    SLICE_X11Y83         FDRE                                         r  CTL/state_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y83         FDRE (Prop_fdre_C_Q)         0.456    -0.445 f  CTL/state_reg[4]/Q
                         net (fo=5, routed)           0.989     0.544    CTL/sel[4]
    SLICE_X11Y82         LUT6 (Prop_lut6_I2_O)        0.124     0.668 f  CTL/control_unit_LUT6_2/O
                         net (fo=1, routed)           0.689     1.357    CTL/control_unit_net_4
    SLICE_X8Y81          LUT5 (Prop_lut5_I1_O)        0.124     1.481 f  CTL/control_unit_LUT5/O
                         net (fo=82, routed)          1.204     2.685    CTL/control_unit_net_9
    SLICE_X11Y82         LUT4 (Prop_lut4_I1_O)        0.124     2.809 r  CTL/control_unit_LUT4_3/O
                         net (fo=16, routed)          0.656     3.465    inputs_reg[10]__0
    SLICE_X11Y82         FDRE                                         r  inputs_reg[10][8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_220_clk_wiz_0_1 rise edge)
                                                      4.545     4.545 r  
    E3                                                0.000     4.545 r  clk (IN)
                         net (fo=0)                   0.000     4.545    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     5.957 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.119    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.324    -0.205 r  generated_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.639     1.434    generated_clock/inst/clk_220_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.525 r  generated_clock/inst/clkout5_buf/O
                         net (fo=1244, routed)        1.519     3.044    JA_OBUF[4]
    SLICE_X11Y82         FDRE                                         r  inputs_reg[10][8]/C
                         clock pessimism              0.575     3.620    
                         clock uncertainty           -0.063     3.556    
    SLICE_X11Y82         FDRE (Setup_fdre_C_CE)      -0.205     3.351    inputs_reg[10][8]
  -------------------------------------------------------------------
                         required time                          3.351    
                         arrival time                          -3.465    
  -------------------------------------------------------------------
                         slack                                 -0.113    

Slack (VIOLATED) :        -0.111ns  (required time - arrival time)
  Source:                 CTL/state_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_220_clk_wiz_0_1  {rise@0.000ns fall@2.273ns period=4.545ns})
  Destination:            inputs_reg[6][14]/CE
                            (rising edge-triggered cell FDRE clocked by clk_220_clk_wiz_0_1  {rise@0.000ns fall@2.273ns period=4.545ns})
  Path Group:             clk_220_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.545ns  (clk_220_clk_wiz_0_1 rise@4.545ns - clk_220_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.416ns  (logic 0.828ns (18.749%)  route 3.588ns (81.251%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.432ns = ( 3.113 - 4.545 ) 
    Source Clock Delay      (SCD):    -0.901ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_220_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.070    -4.355 r  generated_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.719    -2.636    generated_clock/inst/clk_220_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  generated_clock/inst/clkout5_buf/O
                         net (fo=1244, routed)        1.639    -0.901    CTL/JA_OBUF[0]
    SLICE_X11Y83         FDRE                                         r  CTL/state_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y83         FDRE (Prop_fdre_C_Q)         0.456    -0.445 f  CTL/state_reg[4]/Q
                         net (fo=5, routed)           0.989     0.544    CTL/sel[4]
    SLICE_X11Y82         LUT6 (Prop_lut6_I2_O)        0.124     0.668 f  CTL/control_unit_LUT6_2/O
                         net (fo=1, routed)           0.689     1.357    CTL/control_unit_net_4
    SLICE_X8Y81          LUT5 (Prop_lut5_I1_O)        0.124     1.481 f  CTL/control_unit_LUT5/O
                         net (fo=82, routed)          1.212     2.693    CTL/control_unit_net_9
    SLICE_X7Y75          LUT4 (Prop_lut4_I1_O)        0.124     2.817 r  CTL/control_unit_LUT4_12/O
                         net (fo=16, routed)          0.698     3.515    inputs_reg[6]__0
    SLICE_X0Y75          FDRE                                         r  inputs_reg[6][14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_220_clk_wiz_0_1 rise edge)
                                                      4.545     4.545 r  
    E3                                                0.000     4.545 r  clk (IN)
                         net (fo=0)                   0.000     4.545    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     5.957 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.119    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.324    -0.205 r  generated_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.639     1.434    generated_clock/inst/clk_220_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.525 r  generated_clock/inst/clkout5_buf/O
                         net (fo=1244, routed)        1.588     3.113    JA_OBUF[4]
    SLICE_X0Y75          FDRE                                         r  inputs_reg[6][14]/C
                         clock pessimism              0.559     3.673    
                         clock uncertainty           -0.063     3.609    
    SLICE_X0Y75          FDRE (Setup_fdre_C_CE)      -0.205     3.404    inputs_reg[6][14]
  -------------------------------------------------------------------
                         required time                          3.404    
                         arrival time                          -3.515    
  -------------------------------------------------------------------
                         slack                                 -0.111    

Slack (VIOLATED) :        -0.111ns  (required time - arrival time)
  Source:                 CTL/state_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_220_clk_wiz_0_1  {rise@0.000ns fall@2.273ns period=4.545ns})
  Destination:            inputs_reg[6][3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_220_clk_wiz_0_1  {rise@0.000ns fall@2.273ns period=4.545ns})
  Path Group:             clk_220_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.545ns  (clk_220_clk_wiz_0_1 rise@4.545ns - clk_220_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.416ns  (logic 0.828ns (18.749%)  route 3.588ns (81.251%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.432ns = ( 3.113 - 4.545 ) 
    Source Clock Delay      (SCD):    -0.901ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_220_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.070    -4.355 r  generated_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.719    -2.636    generated_clock/inst/clk_220_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  generated_clock/inst/clkout5_buf/O
                         net (fo=1244, routed)        1.639    -0.901    CTL/JA_OBUF[0]
    SLICE_X11Y83         FDRE                                         r  CTL/state_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y83         FDRE (Prop_fdre_C_Q)         0.456    -0.445 f  CTL/state_reg[4]/Q
                         net (fo=5, routed)           0.989     0.544    CTL/sel[4]
    SLICE_X11Y82         LUT6 (Prop_lut6_I2_O)        0.124     0.668 f  CTL/control_unit_LUT6_2/O
                         net (fo=1, routed)           0.689     1.357    CTL/control_unit_net_4
    SLICE_X8Y81          LUT5 (Prop_lut5_I1_O)        0.124     1.481 f  CTL/control_unit_LUT5/O
                         net (fo=82, routed)          1.212     2.693    CTL/control_unit_net_9
    SLICE_X7Y75          LUT4 (Prop_lut4_I1_O)        0.124     2.817 r  CTL/control_unit_LUT4_12/O
                         net (fo=16, routed)          0.698     3.515    inputs_reg[6]__0
    SLICE_X0Y75          FDRE                                         r  inputs_reg[6][3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_220_clk_wiz_0_1 rise edge)
                                                      4.545     4.545 r  
    E3                                                0.000     4.545 r  clk (IN)
                         net (fo=0)                   0.000     4.545    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     5.957 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.119    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.324    -0.205 r  generated_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.639     1.434    generated_clock/inst/clk_220_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.525 r  generated_clock/inst/clkout5_buf/O
                         net (fo=1244, routed)        1.588     3.113    JA_OBUF[4]
    SLICE_X0Y75          FDRE                                         r  inputs_reg[6][3]/C
                         clock pessimism              0.559     3.673    
                         clock uncertainty           -0.063     3.609    
    SLICE_X0Y75          FDRE (Setup_fdre_C_CE)      -0.205     3.404    inputs_reg[6][3]
  -------------------------------------------------------------------
                         required time                          3.404    
                         arrival time                          -3.515    
  -------------------------------------------------------------------
                         slack                                 -0.111    

Slack (VIOLATED) :        -0.079ns  (required time - arrival time)
  Source:                 CTL/state_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_220_clk_wiz_0_1  {rise@0.000ns fall@2.273ns period=4.545ns})
  Destination:            OUTMUX/BINBCD/bin_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_220_clk_wiz_0_1  {rise@0.000ns fall@2.273ns period=4.545ns})
  Path Group:             clk_220_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.545ns  (clk_220_clk_wiz_0_1 rise@4.545ns - clk_220_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.596ns  (logic 1.339ns (29.134%)  route 3.257ns (70.866%))
  Logic Levels:           5  (LUT5=1 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.504ns = ( 3.041 - 4.545 ) 
    Source Clock Delay      (SCD):    -0.901ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_220_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.070    -4.355 r  generated_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.719    -2.636    generated_clock/inst/clk_220_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  generated_clock/inst/clkout5_buf/O
                         net (fo=1244, routed)        1.639    -0.901    CTL/JA_OBUF[0]
    SLICE_X11Y83         FDRE                                         r  CTL/state_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y83         FDRE (Prop_fdre_C_Q)         0.456    -0.445 r  CTL/state_reg[4]/Q
                         net (fo=5, routed)           0.989     0.544    CTL/sel[4]
    SLICE_X11Y82         LUT6 (Prop_lut6_I2_O)        0.124     0.668 r  CTL/control_unit_LUT6_2/O
                         net (fo=1, routed)           0.689     1.357    CTL/control_unit_net_4
    SLICE_X8Y81          LUT5 (Prop_lut5_I1_O)        0.124     1.481 r  CTL/control_unit_LUT5/O
                         net (fo=82, routed)          1.143     2.625    CTL/control_unit_net_9
    SLICE_X10Y70         LUT6 (Prop_lut6_I5_O)        0.124     2.749 r  CTL/control_unit_LUT6_5/O
                         net (fo=1, routed)           0.000     2.749    CTL/bin_reg[0]_i_9_n_0
    SLICE_X10Y70         MUXF7 (Prop_muxf7_I1_O)      0.214     2.963 r  CTL/bin_reg_reg[0]_i_4/O
                         net (fo=1, routed)           0.436     3.398    CTL/bin_reg_reg[0]_i_4_n_0
    SLICE_X10Y69         LUT6 (Prop_lut6_I2_O)        0.297     3.695 r  CTL/control_unit_LUT6_9/O
                         net (fo=1, routed)           0.000     3.695    OUTMUX/BINBCD/result_reg[15][0]
    SLICE_X10Y69         FDRE                                         r  OUTMUX/BINBCD/bin_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_220_clk_wiz_0_1 rise edge)
                                                      4.545     4.545 r  
    E3                                                0.000     4.545 r  clk (IN)
                         net (fo=0)                   0.000     4.545    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     5.957 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.119    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.324    -0.205 r  generated_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.639     1.434    generated_clock/inst/clk_220_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.525 r  generated_clock/inst/clkout5_buf/O
                         net (fo=1244, routed)        1.516     3.041    OUTMUX/BINBCD/JA_OBUF[0]
    SLICE_X10Y69         FDRE                                         r  OUTMUX/BINBCD/bin_reg_reg[0]/C
                         clock pessimism              0.559     3.601    
                         clock uncertainty           -0.063     3.537    
    SLICE_X10Y69         FDRE (Setup_fdre_C_D)        0.079     3.616    OUTMUX/BINBCD/bin_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          3.616    
                         arrival time                          -3.695    
  -------------------------------------------------------------------
                         slack                                 -0.079    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 SSB/Digit0/seg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_220_clk_wiz_0_1  {rise@0.000ns fall@2.273ns period=4.545ns})
  Destination:            SSB/seg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_220_clk_wiz_0_1  {rise@0.000ns fall@2.273ns period=4.545ns})
  Path Group:             clk_220_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_220_clk_wiz_0_1 rise@0.000ns - clk_220_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.141ns (68.336%)  route 0.065ns (31.664%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_220_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.379    -1.689 r  generated_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.499    -1.190    generated_clock/inst/clk_220_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  generated_clock/inst/clkout5_buf/O
                         net (fo=1244, routed)        0.596    -0.568    SSB/Digit0/JA_OBUF[0]
    SLICE_X0Y110         FDRE                                         r  SSB/Digit0/seg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y110         FDRE (Prop_fdre_C_Q)         0.141    -0.427 r  SSB/Digit0/seg_reg[7]/Q
                         net (fo=1, routed)           0.065    -0.362    SSB/Digit0_n_0
    SLICE_X0Y110         FDRE                                         r  SSB/seg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_220_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.163    -2.245 r  generated_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.544    -1.702    generated_clock/inst/clk_220_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  generated_clock/inst/clkout5_buf/O
                         net (fo=1244, routed)        0.869    -0.804    SSB/JA_OBUF[1]
    SLICE_X0Y110         FDRE                                         r  SSB/seg_reg[7]/C
                         clock pessimism              0.236    -0.568    
    SLICE_X0Y110         FDRE (Hold_fdre_C_D)         0.075    -0.493    SSB/seg_reg[7]
  -------------------------------------------------------------------
                         required time                          0.493    
                         arrival time                          -0.362    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.138ns  (arrival time - required time)
  Source:                 OUTMUX/dig6_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clk_220_clk_wiz_0_1  {rise@0.000ns fall@2.273ns period=4.545ns})
  Destination:            SSB/Digit6/seg_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_220_clk_wiz_0_1  {rise@0.000ns fall@2.273ns period=4.545ns})
  Path Group:             clk_220_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_220_clk_wiz_0_1 rise@0.000ns - clk_220_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.186ns (68.270%)  route 0.086ns (31.730%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.798ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_220_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.379    -1.689 r  generated_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.499    -1.190    generated_clock/inst/clk_220_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  generated_clock/inst/clkout5_buf/O
                         net (fo=1244, routed)        0.604    -0.560    OUTMUX/JA_OBUF[0]
    SLICE_X7Y97          FDSE                                         r  OUTMUX/dig6_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y97          FDSE (Prop_fdse_C_Q)         0.141    -0.419 r  OUTMUX/dig6_reg[2]/Q
                         net (fo=7, routed)           0.086    -0.333    SSB/Digit6/dig6_reg[3][2]
    SLICE_X6Y97          LUT4 (Prop_lut4_I1_O)        0.045    -0.288 r  SSB/Digit6/seg[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.288    SSB/Digit6/seg[6]
    SLICE_X6Y97          FDRE                                         r  SSB/Digit6/seg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_220_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.163    -2.245 r  generated_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.544    -1.702    generated_clock/inst/clk_220_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  generated_clock/inst/clkout5_buf/O
                         net (fo=1244, routed)        0.875    -0.798    SSB/Digit6/JA_OBUF[0]
    SLICE_X6Y97          FDRE                                         r  SSB/Digit6/seg_reg[6]/C
                         clock pessimism              0.251    -0.547    
    SLICE_X6Y97          FDRE (Hold_fdre_C_D)         0.121    -0.426    SSB/Digit6/seg_reg[6]
  -------------------------------------------------------------------
                         required time                          0.426    
                         arrival time                          -0.288    
  -------------------------------------------------------------------
                         slack                                  0.138    

Slack (MET) :             0.144ns  (arrival time - required time)
  Source:                 SSB/FSM_sequential_an_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_220_clk_wiz_0_1  {rise@0.000ns fall@2.273ns period=4.545ns})
  Destination:            SSB/seg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_220_clk_wiz_0_1  {rise@0.000ns fall@2.273ns period=4.545ns})
  Path Group:             clk_220_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_220_clk_wiz_0_1 rise@0.000ns - clk_220_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.528ns  (logic 0.234ns (44.306%)  route 0.294ns (55.694%))
  Logic Levels:           1  (MUXF7=1)
  Clock Path Skew:        0.279ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.796ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_220_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.379    -1.689 r  generated_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.499    -1.190    generated_clock/inst/clk_220_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  generated_clock/inst/clkout5_buf/O
                         net (fo=1244, routed)        0.598    -0.566    SSB/JA_OBUF[1]
    SLICE_X0Y103         FDRE                                         r  SSB/FSM_sequential_an_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y103         FDRE (Prop_fdre_C_Q)         0.141    -0.425 r  SSB/FSM_sequential_an_reg[2]/Q
                         net (fo=16, routed)          0.294    -0.131    SSB/Digit3/out[2]
    SLICE_X3Y96          MUXF7 (Prop_muxf7_S_O)       0.093    -0.038 r  SSB/Digit3/seg_reg[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.038    SSB/Digit3_n_1
    SLICE_X3Y96          FDRE                                         r  SSB/seg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_220_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.163    -2.245 r  generated_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.544    -1.702    generated_clock/inst/clk_220_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  generated_clock/inst/clkout5_buf/O
                         net (fo=1244, routed)        0.877    -0.796    SSB/JA_OBUF[1]
    SLICE_X3Y96          FDRE                                         r  SSB/seg_reg[5]/C
                         clock pessimism              0.509    -0.287    
    SLICE_X3Y96          FDRE (Hold_fdre_C_D)         0.105    -0.182    SSB/seg_reg[5]
  -------------------------------------------------------------------
                         required time                          0.182    
                         arrival time                          -0.038    
  -------------------------------------------------------------------
                         slack                                  0.144    

Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 OUTMUX/dig0_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_220_clk_wiz_0_1  {rise@0.000ns fall@2.273ns period=4.545ns})
  Destination:            SSB/Digit0/seg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_220_clk_wiz_0_1  {rise@0.000ns fall@2.273ns period=4.545ns})
  Path Group:             clk_220_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_220_clk_wiz_0_1 rise@0.000ns - clk_220_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.186ns (71.492%)  route 0.074ns (28.508%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.799ns
    Source Clock Delay      (SCD):    -0.561ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_220_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.379    -1.689 r  generated_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.499    -1.190    generated_clock/inst/clk_220_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  generated_clock/inst/clkout5_buf/O
                         net (fo=1244, routed)        0.603    -0.561    OUTMUX/JA_OBUF[0]
    SLICE_X4Y95          FDRE                                         r  OUTMUX/dig0_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y95          FDRE (Prop_fdre_C_Q)         0.141    -0.420 r  OUTMUX/dig0_reg[4]/Q
                         net (fo=14, routed)          0.074    -0.346    SSB/Digit0/dig0[4]
    SLICE_X5Y95          LUT5 (Prop_lut5_I1_O)        0.045    -0.301 r  SSB/Digit0/seg[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.301    SSB/Digit0/seg[3]
    SLICE_X5Y95          FDRE                                         r  SSB/Digit0/seg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_220_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.163    -2.245 r  generated_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.544    -1.702    generated_clock/inst/clk_220_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  generated_clock/inst/clkout5_buf/O
                         net (fo=1244, routed)        0.874    -0.799    SSB/Digit0/JA_OBUF[0]
    SLICE_X5Y95          FDRE                                         r  SSB/Digit0/seg_reg[3]/C
                         clock pessimism              0.251    -0.548    
    SLICE_X5Y95          FDRE (Hold_fdre_C_D)         0.092    -0.456    SSB/Digit0/seg_reg[3]
  -------------------------------------------------------------------
                         required time                          0.456    
                         arrival time                          -0.301    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 OUTMUX/dig6_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk_220_clk_wiz_0_1  {rise@0.000ns fall@2.273ns period=4.545ns})
  Destination:            SSB/Digit6/seg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_220_clk_wiz_0_1  {rise@0.000ns fall@2.273ns period=4.545ns})
  Path Group:             clk_220_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_220_clk_wiz_0_1 rise@0.000ns - clk_220_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.299ns  (logic 0.189ns (63.138%)  route 0.110ns (36.862%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.798ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_220_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.379    -1.689 r  generated_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.499    -1.190    generated_clock/inst/clk_220_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  generated_clock/inst/clkout5_buf/O
                         net (fo=1244, routed)        0.604    -0.560    OUTMUX/JA_OBUF[0]
    SLICE_X7Y97          FDSE                                         r  OUTMUX/dig6_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y97          FDSE (Prop_fdse_C_Q)         0.141    -0.419 r  OUTMUX/dig6_reg[1]/Q
                         net (fo=7, routed)           0.110    -0.309    SSB/Digit6/dig6_reg[3][1]
    SLICE_X6Y97          LUT4 (Prop_lut4_I3_O)        0.048    -0.261 r  SSB/Digit6/seg[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.261    SSB/Digit6/seg[1]
    SLICE_X6Y97          FDRE                                         r  SSB/Digit6/seg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_220_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.163    -2.245 r  generated_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.544    -1.702    generated_clock/inst/clk_220_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  generated_clock/inst/clkout5_buf/O
                         net (fo=1244, routed)        0.875    -0.798    SSB/Digit6/JA_OBUF[0]
    SLICE_X6Y97          FDRE                                         r  SSB/Digit6/seg_reg[1]/C
                         clock pessimism              0.251    -0.547    
    SLICE_X6Y97          FDRE (Hold_fdre_C_D)         0.131    -0.416    SSB/Digit6/seg_reg[1]
  -------------------------------------------------------------------
                         required time                          0.416    
                         arrival time                          -0.261    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 OUTMUX/dig6_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk_220_clk_wiz_0_1  {rise@0.000ns fall@2.273ns period=4.545ns})
  Destination:            SSB/Digit6/seg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_220_clk_wiz_0_1  {rise@0.000ns fall@2.273ns period=4.545ns})
  Path Group:             clk_220_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_220_clk_wiz_0_1 rise@0.000ns - clk_220_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.189ns (62.306%)  route 0.114ns (37.694%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.798ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_220_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.379    -1.689 r  generated_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.499    -1.190    generated_clock/inst/clk_220_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  generated_clock/inst/clkout5_buf/O
                         net (fo=1244, routed)        0.604    -0.560    OUTMUX/JA_OBUF[0]
    SLICE_X7Y97          FDSE                                         r  OUTMUX/dig6_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y97          FDSE (Prop_fdse_C_Q)         0.141    -0.419 r  OUTMUX/dig6_reg[1]/Q
                         net (fo=7, routed)           0.114    -0.305    SSB/Digit6/dig6_reg[3][1]
    SLICE_X6Y97          LUT4 (Prop_lut4_I3_O)        0.048    -0.257 r  SSB/Digit6/seg[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.257    SSB/Digit6/seg[3]
    SLICE_X6Y97          FDRE                                         r  SSB/Digit6/seg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_220_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.163    -2.245 r  generated_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.544    -1.702    generated_clock/inst/clk_220_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  generated_clock/inst/clkout5_buf/O
                         net (fo=1244, routed)        0.875    -0.798    SSB/Digit6/JA_OBUF[0]
    SLICE_X6Y97          FDRE                                         r  SSB/Digit6/seg_reg[3]/C
                         clock pessimism              0.251    -0.547    
    SLICE_X6Y97          FDRE (Hold_fdre_C_D)         0.131    -0.416    SSB/Digit6/seg_reg[3]
  -------------------------------------------------------------------
                         required time                          0.416    
                         arrival time                          -0.257    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 OUTMUX/BINBCD/dat_bcd_o_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_220_clk_wiz_0_1  {rise@0.000ns fall@2.273ns period=4.545ns})
  Destination:            OUTMUX/dig0_reg[1]/D
                            (rising edge-triggered cell FDSE clocked by clk_220_clk_wiz_0_1  {rise@0.000ns fall@2.273ns period=4.545ns})
  Path Group:             clk_220_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_220_clk_wiz_0_1 rise@0.000ns - clk_220_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.799ns
    Source Clock Delay      (SCD):    -0.561ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_220_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.379    -1.689 r  generated_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.499    -1.190    generated_clock/inst/clk_220_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  generated_clock/inst/clkout5_buf/O
                         net (fo=1244, routed)        0.603    -0.561    OUTMUX/BINBCD/JA_OBUF[0]
    SLICE_X7Y95          FDRE                                         r  OUTMUX/BINBCD/dat_bcd_o_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y95          FDRE (Prop_fdre_C_Q)         0.141    -0.420 r  OUTMUX/BINBCD/dat_bcd_o_reg[1]/Q
                         net (fo=1, routed)           0.110    -0.310    OUTMUX/bcd_converter_out[1]
    SLICE_X7Y94          FDSE                                         r  OUTMUX/dig0_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_220_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.163    -2.245 r  generated_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.544    -1.702    generated_clock/inst/clk_220_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  generated_clock/inst/clkout5_buf/O
                         net (fo=1244, routed)        0.874    -0.799    OUTMUX/JA_OBUF[0]
    SLICE_X7Y94          FDSE                                         r  OUTMUX/dig0_reg[1]/C
                         clock pessimism              0.254    -0.545    
    SLICE_X7Y94          FDSE (Hold_fdse_C_D)         0.075    -0.470    OUTMUX/dig0_reg[1]
  -------------------------------------------------------------------
                         required time                          0.470    
                         arrival time                          -0.310    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.161ns  (arrival time - required time)
  Source:                 DB/shift_pb4_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_220_clk_wiz_0_1  {rise@0.000ns fall@2.273ns period=4.545ns})
  Destination:            DB/pbtn_db_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_220_clk_wiz_0_1  {rise@0.000ns fall@2.273ns period=4.545ns})
  Path Group:             clk_220_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_220_clk_wiz_0_1 rise@0.000ns - clk_220_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.298ns  (logic 0.186ns (62.352%)  route 0.112ns (37.648%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.796ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_220_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.379    -1.689 r  generated_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.499    -1.190    generated_clock/inst/clk_220_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  generated_clock/inst/clkout5_buf/O
                         net (fo=1244, routed)        0.604    -0.560    DB/clk_220
    SLICE_X1Y93          FDRE                                         r  DB/shift_pb4_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y93          FDRE (Prop_fdre_C_Q)         0.141    -0.419 r  DB/shift_pb4_reg[2]/Q
                         net (fo=2, routed)           0.112    -0.307    DB/shift_pb4[2]
    SLICE_X2Y93          LUT5 (Prop_lut5_I1_O)        0.045    -0.262 r  DB/pbtn_db[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.262    DB/pbtn_db[4]_i_1_n_0
    SLICE_X2Y93          FDRE                                         r  DB/pbtn_db_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_220_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.163    -2.245 r  generated_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.544    -1.702    generated_clock/inst/clk_220_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  generated_clock/inst/clkout5_buf/O
                         net (fo=1244, routed)        0.877    -0.796    DB/clk_220
    SLICE_X2Y93          FDRE                                         r  DB/pbtn_db_reg[4]/C
                         clock pessimism              0.252    -0.544    
    SLICE_X2Y93          FDRE (Hold_fdre_C_D)         0.121    -0.423    DB/pbtn_db_reg[4]
  -------------------------------------------------------------------
                         required time                          0.423    
                         arrival time                          -0.262    
  -------------------------------------------------------------------
                         slack                                  0.161    

Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 OUTMUX/dig6_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk_220_clk_wiz_0_1  {rise@0.000ns fall@2.273ns period=4.545ns})
  Destination:            SSB/Digit6/seg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_220_clk_wiz_0_1  {rise@0.000ns fall@2.273ns period=4.545ns})
  Path Group:             clk_220_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_220_clk_wiz_0_1 rise@0.000ns - clk_220_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.186ns (62.765%)  route 0.110ns (37.235%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.798ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_220_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.379    -1.689 r  generated_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.499    -1.190    generated_clock/inst/clk_220_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  generated_clock/inst/clkout5_buf/O
                         net (fo=1244, routed)        0.604    -0.560    OUTMUX/JA_OBUF[0]
    SLICE_X7Y97          FDSE                                         r  OUTMUX/dig6_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y97          FDSE (Prop_fdse_C_Q)         0.141    -0.419 r  OUTMUX/dig6_reg[1]/Q
                         net (fo=7, routed)           0.110    -0.309    SSB/Digit6/dig6_reg[3][1]
    SLICE_X6Y97          LUT4 (Prop_lut4_I3_O)        0.045    -0.264 r  SSB/Digit6/seg[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.264    SSB/Digit6/seg[0]
    SLICE_X6Y97          FDRE                                         r  SSB/Digit6/seg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_220_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.163    -2.245 r  generated_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.544    -1.702    generated_clock/inst/clk_220_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  generated_clock/inst/clkout5_buf/O
                         net (fo=1244, routed)        0.875    -0.798    SSB/Digit6/JA_OBUF[0]
    SLICE_X6Y97          FDRE                                         r  SSB/Digit6/seg_reg[0]/C
                         clock pessimism              0.251    -0.547    
    SLICE_X6Y97          FDRE (Hold_fdre_C_D)         0.120    -0.427    SSB/Digit6/seg_reg[0]
  -------------------------------------------------------------------
                         required time                          0.427    
                         arrival time                          -0.264    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 OUTMUX/BINBCD/dat_bcd_o_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_220_clk_wiz_0_1  {rise@0.000ns fall@2.273ns period=4.545ns})
  Destination:            OUTMUX/dig3_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_220_clk_wiz_0_1  {rise@0.000ns fall@2.273ns period=4.545ns})
  Path Group:             clk_220_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_220_clk_wiz_0_1 rise@0.000ns - clk_220_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.730%)  route 0.112ns (44.270%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.798ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_220_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.379    -1.689 r  generated_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.499    -1.190    generated_clock/inst/clk_220_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  generated_clock/inst/clkout5_buf/O
                         net (fo=1244, routed)        0.604    -0.560    OUTMUX/BINBCD/JA_OBUF[0]
    SLICE_X7Y98          FDRE                                         r  OUTMUX/BINBCD/dat_bcd_o_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y98          FDRE (Prop_fdre_C_Q)         0.141    -0.419 r  OUTMUX/BINBCD/dat_bcd_o_reg[13]/Q
                         net (fo=1, routed)           0.112    -0.307    OUTMUX/dat_bcd_o[13]
    SLICE_X7Y97          FDRE                                         r  OUTMUX/dig3_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_220_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.163    -2.245 r  generated_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.544    -1.702    generated_clock/inst/clk_220_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  generated_clock/inst/clkout5_buf/O
                         net (fo=1244, routed)        0.875    -0.798    OUTMUX/JA_OBUF[0]
    SLICE_X7Y97          FDRE                                         r  OUTMUX/dig3_reg[1]/C
                         clock pessimism              0.254    -0.544    
    SLICE_X7Y97          FDRE (Hold_fdre_C_D)         0.071    -0.473    OUTMUX/dig3_reg[1]
  -------------------------------------------------------------------
                         required time                          0.473    
                         arrival time                          -0.307    
  -------------------------------------------------------------------
                         slack                                  0.166    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_220_clk_wiz_0_1
Waveform(ns):       { 0.000 2.273 }
Period(ns):         4.545
Sources:            { generated_clock/inst/mmcm_adv_inst/CLKOUT4 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         4.545       2.390      BUFGCTRL_X0Y16   generated_clock/inst/clkout5_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT4  n/a            1.249         4.545       3.296      MMCME2_ADV_X1Y2  generated_clock/inst/mmcm_adv_inst/CLKOUT4
Min Period        n/a     FDRE/C              n/a            1.000         4.545       3.545      SLICE_X0Y88      DB/db_count_reg[17]/C
Min Period        n/a     FDRE/C              n/a            1.000         4.545       3.545      SLICE_X0Y88      DB/db_count_reg[18]/C
Min Period        n/a     FDRE/C              n/a            1.000         4.545       3.545      SLICE_X0Y88      DB/db_count_reg[19]/C
Min Period        n/a     FDRE/C              n/a            1.000         4.545       3.545      SLICE_X0Y84      DB/db_count_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         4.545       3.545      SLICE_X0Y88      DB/db_count_reg[20]/C
Min Period        n/a     FDRE/C              n/a            1.000         4.545       3.545      SLICE_X0Y89      DB/db_count_reg[21]/C
Min Period        n/a     FDRE/C              n/a            1.000         4.545       3.545      SLICE_X0Y89      DB/db_count_reg[22]/C
Min Period        n/a     FDRE/C              n/a            1.000         4.545       3.545      SLICE_X0Y89      DB/db_count_reg[23]/C
Max Period        n/a     MMCME2_ADV/CLKOUT4  n/a            213.360       4.545       208.815    MMCME2_ADV_X1Y2  generated_clock/inst/mmcm_adv_inst/CLKOUT4
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.273       1.773      SLICE_X4Y89      DB/shift_swtch9_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.273       1.773      SLICE_X2Y97      OUTMUX/dig2_reg[0]/C
Low Pulse Width   Fast    FDSE/C              n/a            0.500         2.273       1.773      SLICE_X2Y99      OUTMUX/dig2_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.273       1.773      SLICE_X8Y72      OUTMUX/operands_dly_reg[15][5]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.273       1.773      SLICE_X8Y72      OUTMUX/operands_dly_reg[15][7]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.273       1.773      SLICE_X8Y72      OUTMUX/operands_dly_reg[15][8]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.273       1.773      SLICE_X8Y72      OUTMUX/operands_dly_reg[15][9]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.273       1.773      SLICE_X7Y73      OUTMUX/operands_dly_reg[1][10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.273       1.773      SLICE_X6Y73      OUTMUX/operands_dly_reg[1][14]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.273       1.773      SLICE_X8Y78      OUTMUX/operands_dly_reg[1][2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.273       1.773      SLICE_X0Y88      DB/db_count_reg[17]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.273       1.773      SLICE_X0Y88      DB/db_count_reg[18]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.273       1.773      SLICE_X0Y88      DB/db_count_reg[19]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.273       1.773      SLICE_X0Y84      DB/db_count_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.273       1.773      SLICE_X0Y88      DB/db_count_reg[20]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.273       1.773      SLICE_X0Y89      DB/db_count_reg[21]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.273       1.773      SLICE_X0Y89      DB/db_count_reg[22]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.273       1.773      SLICE_X0Y89      DB/db_count_reg[23]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.273       1.773      SLICE_X0Y89      DB/db_count_reg[24]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.273       1.773      SLICE_X0Y90      DB/db_count_reg[25]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0_1
  To Clock:  clkfbout_clk_wiz_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { generated_clock/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y17   generated_clock/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  generated_clock/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  generated_clock/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  generated_clock/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  generated_clock/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_220_clk_wiz_0_1
  To Clock:  clk_220_clk_wiz_0

Setup :           26  Failing Endpoints,  Worst Slack       -0.114ns,  Total Violation       -1.547ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.067ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.114ns  (required time - arrival time)
  Source:                 CTL/state_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_220_clk_wiz_0_1  {rise@0.000ns fall@2.273ns period=4.545ns})
  Destination:            inputs_reg[10][10]/CE
                            (rising edge-triggered cell FDRE clocked by clk_220_clk_wiz_0  {rise@0.000ns fall@2.273ns period=4.545ns})
  Path Group:             clk_220_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.545ns  (clk_220_clk_wiz_0 rise@4.545ns - clk_220_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.366ns  (logic 0.828ns (18.967%)  route 3.538ns (81.033%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.501ns = ( 3.044 - 4.545 ) 
    Source Clock Delay      (SCD):    -0.901ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_220_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.070    -4.355 r  generated_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.719    -2.636    generated_clock/inst/clk_220_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  generated_clock/inst/clkout5_buf/O
                         net (fo=1244, routed)        1.639    -0.901    CTL/JA_OBUF[0]
    SLICE_X11Y83         FDRE                                         r  CTL/state_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y83         FDRE (Prop_fdre_C_Q)         0.456    -0.445 f  CTL/state_reg[4]/Q
                         net (fo=5, routed)           0.989     0.544    CTL/sel[4]
    SLICE_X11Y82         LUT6 (Prop_lut6_I2_O)        0.124     0.668 f  CTL/control_unit_LUT6_2/O
                         net (fo=1, routed)           0.689     1.357    CTL/control_unit_net_4
    SLICE_X8Y81          LUT5 (Prop_lut5_I1_O)        0.124     1.481 f  CTL/control_unit_LUT5/O
                         net (fo=82, routed)          1.204     2.685    CTL/control_unit_net_9
    SLICE_X11Y82         LUT4 (Prop_lut4_I1_O)        0.124     2.809 r  CTL/control_unit_LUT4_3/O
                         net (fo=16, routed)          0.656     3.465    inputs_reg[10]__0
    SLICE_X11Y82         FDRE                                         r  inputs_reg[10][10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_220_clk_wiz_0 rise edge)
                                                      4.545     4.545 r  
    E3                                                0.000     4.545 r  clk (IN)
                         net (fo=0)                   0.000     4.545    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     5.957 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.119    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.324    -0.205 r  generated_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.639     1.434    generated_clock/inst/clk_220_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.525 r  generated_clock/inst/clkout5_buf/O
                         net (fo=1244, routed)        1.519     3.044    JA_OBUF[4]
    SLICE_X11Y82         FDRE                                         r  inputs_reg[10][10]/C
                         clock pessimism              0.575     3.620    
                         clock uncertainty           -0.064     3.556    
    SLICE_X11Y82         FDRE (Setup_fdre_C_CE)      -0.205     3.351    inputs_reg[10][10]
  -------------------------------------------------------------------
                         required time                          3.351    
                         arrival time                          -3.465    
  -------------------------------------------------------------------
                         slack                                 -0.114    

Slack (VIOLATED) :        -0.114ns  (required time - arrival time)
  Source:                 CTL/state_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_220_clk_wiz_0_1  {rise@0.000ns fall@2.273ns period=4.545ns})
  Destination:            inputs_reg[10][11]/CE
                            (rising edge-triggered cell FDRE clocked by clk_220_clk_wiz_0  {rise@0.000ns fall@2.273ns period=4.545ns})
  Path Group:             clk_220_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.545ns  (clk_220_clk_wiz_0 rise@4.545ns - clk_220_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.366ns  (logic 0.828ns (18.967%)  route 3.538ns (81.033%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.501ns = ( 3.044 - 4.545 ) 
    Source Clock Delay      (SCD):    -0.901ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_220_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.070    -4.355 r  generated_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.719    -2.636    generated_clock/inst/clk_220_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  generated_clock/inst/clkout5_buf/O
                         net (fo=1244, routed)        1.639    -0.901    CTL/JA_OBUF[0]
    SLICE_X11Y83         FDRE                                         r  CTL/state_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y83         FDRE (Prop_fdre_C_Q)         0.456    -0.445 f  CTL/state_reg[4]/Q
                         net (fo=5, routed)           0.989     0.544    CTL/sel[4]
    SLICE_X11Y82         LUT6 (Prop_lut6_I2_O)        0.124     0.668 f  CTL/control_unit_LUT6_2/O
                         net (fo=1, routed)           0.689     1.357    CTL/control_unit_net_4
    SLICE_X8Y81          LUT5 (Prop_lut5_I1_O)        0.124     1.481 f  CTL/control_unit_LUT5/O
                         net (fo=82, routed)          1.204     2.685    CTL/control_unit_net_9
    SLICE_X11Y82         LUT4 (Prop_lut4_I1_O)        0.124     2.809 r  CTL/control_unit_LUT4_3/O
                         net (fo=16, routed)          0.656     3.465    inputs_reg[10]__0
    SLICE_X11Y82         FDRE                                         r  inputs_reg[10][11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_220_clk_wiz_0 rise edge)
                                                      4.545     4.545 r  
    E3                                                0.000     4.545 r  clk (IN)
                         net (fo=0)                   0.000     4.545    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     5.957 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.119    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.324    -0.205 r  generated_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.639     1.434    generated_clock/inst/clk_220_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.525 r  generated_clock/inst/clkout5_buf/O
                         net (fo=1244, routed)        1.519     3.044    JA_OBUF[4]
    SLICE_X11Y82         FDRE                                         r  inputs_reg[10][11]/C
                         clock pessimism              0.575     3.620    
                         clock uncertainty           -0.064     3.556    
    SLICE_X11Y82         FDRE (Setup_fdre_C_CE)      -0.205     3.351    inputs_reg[10][11]
  -------------------------------------------------------------------
                         required time                          3.351    
                         arrival time                          -3.465    
  -------------------------------------------------------------------
                         slack                                 -0.114    

Slack (VIOLATED) :        -0.114ns  (required time - arrival time)
  Source:                 CTL/state_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_220_clk_wiz_0_1  {rise@0.000ns fall@2.273ns period=4.545ns})
  Destination:            inputs_reg[10][12]/CE
                            (rising edge-triggered cell FDRE clocked by clk_220_clk_wiz_0  {rise@0.000ns fall@2.273ns period=4.545ns})
  Path Group:             clk_220_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.545ns  (clk_220_clk_wiz_0 rise@4.545ns - clk_220_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.366ns  (logic 0.828ns (18.967%)  route 3.538ns (81.033%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.501ns = ( 3.044 - 4.545 ) 
    Source Clock Delay      (SCD):    -0.901ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_220_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.070    -4.355 r  generated_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.719    -2.636    generated_clock/inst/clk_220_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  generated_clock/inst/clkout5_buf/O
                         net (fo=1244, routed)        1.639    -0.901    CTL/JA_OBUF[0]
    SLICE_X11Y83         FDRE                                         r  CTL/state_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y83         FDRE (Prop_fdre_C_Q)         0.456    -0.445 f  CTL/state_reg[4]/Q
                         net (fo=5, routed)           0.989     0.544    CTL/sel[4]
    SLICE_X11Y82         LUT6 (Prop_lut6_I2_O)        0.124     0.668 f  CTL/control_unit_LUT6_2/O
                         net (fo=1, routed)           0.689     1.357    CTL/control_unit_net_4
    SLICE_X8Y81          LUT5 (Prop_lut5_I1_O)        0.124     1.481 f  CTL/control_unit_LUT5/O
                         net (fo=82, routed)          1.204     2.685    CTL/control_unit_net_9
    SLICE_X11Y82         LUT4 (Prop_lut4_I1_O)        0.124     2.809 r  CTL/control_unit_LUT4_3/O
                         net (fo=16, routed)          0.656     3.465    inputs_reg[10]__0
    SLICE_X11Y82         FDRE                                         r  inputs_reg[10][12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_220_clk_wiz_0 rise edge)
                                                      4.545     4.545 r  
    E3                                                0.000     4.545 r  clk (IN)
                         net (fo=0)                   0.000     4.545    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     5.957 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.119    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.324    -0.205 r  generated_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.639     1.434    generated_clock/inst/clk_220_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.525 r  generated_clock/inst/clkout5_buf/O
                         net (fo=1244, routed)        1.519     3.044    JA_OBUF[4]
    SLICE_X11Y82         FDRE                                         r  inputs_reg[10][12]/C
                         clock pessimism              0.575     3.620    
                         clock uncertainty           -0.064     3.556    
    SLICE_X11Y82         FDRE (Setup_fdre_C_CE)      -0.205     3.351    inputs_reg[10][12]
  -------------------------------------------------------------------
                         required time                          3.351    
                         arrival time                          -3.465    
  -------------------------------------------------------------------
                         slack                                 -0.114    

Slack (VIOLATED) :        -0.114ns  (required time - arrival time)
  Source:                 CTL/state_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_220_clk_wiz_0_1  {rise@0.000ns fall@2.273ns period=4.545ns})
  Destination:            inputs_reg[10][1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_220_clk_wiz_0  {rise@0.000ns fall@2.273ns period=4.545ns})
  Path Group:             clk_220_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.545ns  (clk_220_clk_wiz_0 rise@4.545ns - clk_220_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.366ns  (logic 0.828ns (18.967%)  route 3.538ns (81.033%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.501ns = ( 3.044 - 4.545 ) 
    Source Clock Delay      (SCD):    -0.901ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_220_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.070    -4.355 r  generated_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.719    -2.636    generated_clock/inst/clk_220_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  generated_clock/inst/clkout5_buf/O
                         net (fo=1244, routed)        1.639    -0.901    CTL/JA_OBUF[0]
    SLICE_X11Y83         FDRE                                         r  CTL/state_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y83         FDRE (Prop_fdre_C_Q)         0.456    -0.445 f  CTL/state_reg[4]/Q
                         net (fo=5, routed)           0.989     0.544    CTL/sel[4]
    SLICE_X11Y82         LUT6 (Prop_lut6_I2_O)        0.124     0.668 f  CTL/control_unit_LUT6_2/O
                         net (fo=1, routed)           0.689     1.357    CTL/control_unit_net_4
    SLICE_X8Y81          LUT5 (Prop_lut5_I1_O)        0.124     1.481 f  CTL/control_unit_LUT5/O
                         net (fo=82, routed)          1.204     2.685    CTL/control_unit_net_9
    SLICE_X11Y82         LUT4 (Prop_lut4_I1_O)        0.124     2.809 r  CTL/control_unit_LUT4_3/O
                         net (fo=16, routed)          0.656     3.465    inputs_reg[10]__0
    SLICE_X11Y82         FDRE                                         r  inputs_reg[10][1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_220_clk_wiz_0 rise edge)
                                                      4.545     4.545 r  
    E3                                                0.000     4.545 r  clk (IN)
                         net (fo=0)                   0.000     4.545    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     5.957 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.119    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.324    -0.205 r  generated_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.639     1.434    generated_clock/inst/clk_220_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.525 r  generated_clock/inst/clkout5_buf/O
                         net (fo=1244, routed)        1.519     3.044    JA_OBUF[4]
    SLICE_X11Y82         FDRE                                         r  inputs_reg[10][1]/C
                         clock pessimism              0.575     3.620    
                         clock uncertainty           -0.064     3.556    
    SLICE_X11Y82         FDRE (Setup_fdre_C_CE)      -0.205     3.351    inputs_reg[10][1]
  -------------------------------------------------------------------
                         required time                          3.351    
                         arrival time                          -3.465    
  -------------------------------------------------------------------
                         slack                                 -0.114    

Slack (VIOLATED) :        -0.114ns  (required time - arrival time)
  Source:                 CTL/state_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_220_clk_wiz_0_1  {rise@0.000ns fall@2.273ns period=4.545ns})
  Destination:            inputs_reg[10][4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_220_clk_wiz_0  {rise@0.000ns fall@2.273ns period=4.545ns})
  Path Group:             clk_220_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.545ns  (clk_220_clk_wiz_0 rise@4.545ns - clk_220_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.366ns  (logic 0.828ns (18.967%)  route 3.538ns (81.033%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.501ns = ( 3.044 - 4.545 ) 
    Source Clock Delay      (SCD):    -0.901ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_220_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.070    -4.355 r  generated_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.719    -2.636    generated_clock/inst/clk_220_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  generated_clock/inst/clkout5_buf/O
                         net (fo=1244, routed)        1.639    -0.901    CTL/JA_OBUF[0]
    SLICE_X11Y83         FDRE                                         r  CTL/state_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y83         FDRE (Prop_fdre_C_Q)         0.456    -0.445 f  CTL/state_reg[4]/Q
                         net (fo=5, routed)           0.989     0.544    CTL/sel[4]
    SLICE_X11Y82         LUT6 (Prop_lut6_I2_O)        0.124     0.668 f  CTL/control_unit_LUT6_2/O
                         net (fo=1, routed)           0.689     1.357    CTL/control_unit_net_4
    SLICE_X8Y81          LUT5 (Prop_lut5_I1_O)        0.124     1.481 f  CTL/control_unit_LUT5/O
                         net (fo=82, routed)          1.204     2.685    CTL/control_unit_net_9
    SLICE_X11Y82         LUT4 (Prop_lut4_I1_O)        0.124     2.809 r  CTL/control_unit_LUT4_3/O
                         net (fo=16, routed)          0.656     3.465    inputs_reg[10]__0
    SLICE_X11Y82         FDRE                                         r  inputs_reg[10][4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_220_clk_wiz_0 rise edge)
                                                      4.545     4.545 r  
    E3                                                0.000     4.545 r  clk (IN)
                         net (fo=0)                   0.000     4.545    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     5.957 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.119    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.324    -0.205 r  generated_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.639     1.434    generated_clock/inst/clk_220_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.525 r  generated_clock/inst/clkout5_buf/O
                         net (fo=1244, routed)        1.519     3.044    JA_OBUF[4]
    SLICE_X11Y82         FDRE                                         r  inputs_reg[10][4]/C
                         clock pessimism              0.575     3.620    
                         clock uncertainty           -0.064     3.556    
    SLICE_X11Y82         FDRE (Setup_fdre_C_CE)      -0.205     3.351    inputs_reg[10][4]
  -------------------------------------------------------------------
                         required time                          3.351    
                         arrival time                          -3.465    
  -------------------------------------------------------------------
                         slack                                 -0.114    

Slack (VIOLATED) :        -0.114ns  (required time - arrival time)
  Source:                 CTL/state_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_220_clk_wiz_0_1  {rise@0.000ns fall@2.273ns period=4.545ns})
  Destination:            inputs_reg[10][6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_220_clk_wiz_0  {rise@0.000ns fall@2.273ns period=4.545ns})
  Path Group:             clk_220_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.545ns  (clk_220_clk_wiz_0 rise@4.545ns - clk_220_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.366ns  (logic 0.828ns (18.967%)  route 3.538ns (81.033%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.501ns = ( 3.044 - 4.545 ) 
    Source Clock Delay      (SCD):    -0.901ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_220_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.070    -4.355 r  generated_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.719    -2.636    generated_clock/inst/clk_220_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  generated_clock/inst/clkout5_buf/O
                         net (fo=1244, routed)        1.639    -0.901    CTL/JA_OBUF[0]
    SLICE_X11Y83         FDRE                                         r  CTL/state_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y83         FDRE (Prop_fdre_C_Q)         0.456    -0.445 f  CTL/state_reg[4]/Q
                         net (fo=5, routed)           0.989     0.544    CTL/sel[4]
    SLICE_X11Y82         LUT6 (Prop_lut6_I2_O)        0.124     0.668 f  CTL/control_unit_LUT6_2/O
                         net (fo=1, routed)           0.689     1.357    CTL/control_unit_net_4
    SLICE_X8Y81          LUT5 (Prop_lut5_I1_O)        0.124     1.481 f  CTL/control_unit_LUT5/O
                         net (fo=82, routed)          1.204     2.685    CTL/control_unit_net_9
    SLICE_X11Y82         LUT4 (Prop_lut4_I1_O)        0.124     2.809 r  CTL/control_unit_LUT4_3/O
                         net (fo=16, routed)          0.656     3.465    inputs_reg[10]__0
    SLICE_X11Y82         FDRE                                         r  inputs_reg[10][6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_220_clk_wiz_0 rise edge)
                                                      4.545     4.545 r  
    E3                                                0.000     4.545 r  clk (IN)
                         net (fo=0)                   0.000     4.545    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     5.957 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.119    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.324    -0.205 r  generated_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.639     1.434    generated_clock/inst/clk_220_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.525 r  generated_clock/inst/clkout5_buf/O
                         net (fo=1244, routed)        1.519     3.044    JA_OBUF[4]
    SLICE_X11Y82         FDRE                                         r  inputs_reg[10][6]/C
                         clock pessimism              0.575     3.620    
                         clock uncertainty           -0.064     3.556    
    SLICE_X11Y82         FDRE (Setup_fdre_C_CE)      -0.205     3.351    inputs_reg[10][6]
  -------------------------------------------------------------------
                         required time                          3.351    
                         arrival time                          -3.465    
  -------------------------------------------------------------------
                         slack                                 -0.114    

Slack (VIOLATED) :        -0.114ns  (required time - arrival time)
  Source:                 CTL/state_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_220_clk_wiz_0_1  {rise@0.000ns fall@2.273ns period=4.545ns})
  Destination:            inputs_reg[10][8]/CE
                            (rising edge-triggered cell FDRE clocked by clk_220_clk_wiz_0  {rise@0.000ns fall@2.273ns period=4.545ns})
  Path Group:             clk_220_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.545ns  (clk_220_clk_wiz_0 rise@4.545ns - clk_220_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.366ns  (logic 0.828ns (18.967%)  route 3.538ns (81.033%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.501ns = ( 3.044 - 4.545 ) 
    Source Clock Delay      (SCD):    -0.901ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_220_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.070    -4.355 r  generated_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.719    -2.636    generated_clock/inst/clk_220_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  generated_clock/inst/clkout5_buf/O
                         net (fo=1244, routed)        1.639    -0.901    CTL/JA_OBUF[0]
    SLICE_X11Y83         FDRE                                         r  CTL/state_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y83         FDRE (Prop_fdre_C_Q)         0.456    -0.445 f  CTL/state_reg[4]/Q
                         net (fo=5, routed)           0.989     0.544    CTL/sel[4]
    SLICE_X11Y82         LUT6 (Prop_lut6_I2_O)        0.124     0.668 f  CTL/control_unit_LUT6_2/O
                         net (fo=1, routed)           0.689     1.357    CTL/control_unit_net_4
    SLICE_X8Y81          LUT5 (Prop_lut5_I1_O)        0.124     1.481 f  CTL/control_unit_LUT5/O
                         net (fo=82, routed)          1.204     2.685    CTL/control_unit_net_9
    SLICE_X11Y82         LUT4 (Prop_lut4_I1_O)        0.124     2.809 r  CTL/control_unit_LUT4_3/O
                         net (fo=16, routed)          0.656     3.465    inputs_reg[10]__0
    SLICE_X11Y82         FDRE                                         r  inputs_reg[10][8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_220_clk_wiz_0 rise edge)
                                                      4.545     4.545 r  
    E3                                                0.000     4.545 r  clk (IN)
                         net (fo=0)                   0.000     4.545    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     5.957 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.119    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.324    -0.205 r  generated_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.639     1.434    generated_clock/inst/clk_220_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.525 r  generated_clock/inst/clkout5_buf/O
                         net (fo=1244, routed)        1.519     3.044    JA_OBUF[4]
    SLICE_X11Y82         FDRE                                         r  inputs_reg[10][8]/C
                         clock pessimism              0.575     3.620    
                         clock uncertainty           -0.064     3.556    
    SLICE_X11Y82         FDRE (Setup_fdre_C_CE)      -0.205     3.351    inputs_reg[10][8]
  -------------------------------------------------------------------
                         required time                          3.351    
                         arrival time                          -3.465    
  -------------------------------------------------------------------
                         slack                                 -0.114    

Slack (VIOLATED) :        -0.112ns  (required time - arrival time)
  Source:                 CTL/state_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_220_clk_wiz_0_1  {rise@0.000ns fall@2.273ns period=4.545ns})
  Destination:            inputs_reg[6][14]/CE
                            (rising edge-triggered cell FDRE clocked by clk_220_clk_wiz_0  {rise@0.000ns fall@2.273ns period=4.545ns})
  Path Group:             clk_220_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.545ns  (clk_220_clk_wiz_0 rise@4.545ns - clk_220_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.416ns  (logic 0.828ns (18.749%)  route 3.588ns (81.251%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.432ns = ( 3.113 - 4.545 ) 
    Source Clock Delay      (SCD):    -0.901ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_220_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.070    -4.355 r  generated_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.719    -2.636    generated_clock/inst/clk_220_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  generated_clock/inst/clkout5_buf/O
                         net (fo=1244, routed)        1.639    -0.901    CTL/JA_OBUF[0]
    SLICE_X11Y83         FDRE                                         r  CTL/state_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y83         FDRE (Prop_fdre_C_Q)         0.456    -0.445 f  CTL/state_reg[4]/Q
                         net (fo=5, routed)           0.989     0.544    CTL/sel[4]
    SLICE_X11Y82         LUT6 (Prop_lut6_I2_O)        0.124     0.668 f  CTL/control_unit_LUT6_2/O
                         net (fo=1, routed)           0.689     1.357    CTL/control_unit_net_4
    SLICE_X8Y81          LUT5 (Prop_lut5_I1_O)        0.124     1.481 f  CTL/control_unit_LUT5/O
                         net (fo=82, routed)          1.212     2.693    CTL/control_unit_net_9
    SLICE_X7Y75          LUT4 (Prop_lut4_I1_O)        0.124     2.817 r  CTL/control_unit_LUT4_12/O
                         net (fo=16, routed)          0.698     3.515    inputs_reg[6]__0
    SLICE_X0Y75          FDRE                                         r  inputs_reg[6][14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_220_clk_wiz_0 rise edge)
                                                      4.545     4.545 r  
    E3                                                0.000     4.545 r  clk (IN)
                         net (fo=0)                   0.000     4.545    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     5.957 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.119    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.324    -0.205 r  generated_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.639     1.434    generated_clock/inst/clk_220_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.525 r  generated_clock/inst/clkout5_buf/O
                         net (fo=1244, routed)        1.588     3.113    JA_OBUF[4]
    SLICE_X0Y75          FDRE                                         r  inputs_reg[6][14]/C
                         clock pessimism              0.559     3.673    
                         clock uncertainty           -0.064     3.609    
    SLICE_X0Y75          FDRE (Setup_fdre_C_CE)      -0.205     3.404    inputs_reg[6][14]
  -------------------------------------------------------------------
                         required time                          3.404    
                         arrival time                          -3.515    
  -------------------------------------------------------------------
                         slack                                 -0.112    

Slack (VIOLATED) :        -0.112ns  (required time - arrival time)
  Source:                 CTL/state_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_220_clk_wiz_0_1  {rise@0.000ns fall@2.273ns period=4.545ns})
  Destination:            inputs_reg[6][3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_220_clk_wiz_0  {rise@0.000ns fall@2.273ns period=4.545ns})
  Path Group:             clk_220_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.545ns  (clk_220_clk_wiz_0 rise@4.545ns - clk_220_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.416ns  (logic 0.828ns (18.749%)  route 3.588ns (81.251%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.432ns = ( 3.113 - 4.545 ) 
    Source Clock Delay      (SCD):    -0.901ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_220_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.070    -4.355 r  generated_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.719    -2.636    generated_clock/inst/clk_220_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  generated_clock/inst/clkout5_buf/O
                         net (fo=1244, routed)        1.639    -0.901    CTL/JA_OBUF[0]
    SLICE_X11Y83         FDRE                                         r  CTL/state_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y83         FDRE (Prop_fdre_C_Q)         0.456    -0.445 f  CTL/state_reg[4]/Q
                         net (fo=5, routed)           0.989     0.544    CTL/sel[4]
    SLICE_X11Y82         LUT6 (Prop_lut6_I2_O)        0.124     0.668 f  CTL/control_unit_LUT6_2/O
                         net (fo=1, routed)           0.689     1.357    CTL/control_unit_net_4
    SLICE_X8Y81          LUT5 (Prop_lut5_I1_O)        0.124     1.481 f  CTL/control_unit_LUT5/O
                         net (fo=82, routed)          1.212     2.693    CTL/control_unit_net_9
    SLICE_X7Y75          LUT4 (Prop_lut4_I1_O)        0.124     2.817 r  CTL/control_unit_LUT4_12/O
                         net (fo=16, routed)          0.698     3.515    inputs_reg[6]__0
    SLICE_X0Y75          FDRE                                         r  inputs_reg[6][3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_220_clk_wiz_0 rise edge)
                                                      4.545     4.545 r  
    E3                                                0.000     4.545 r  clk (IN)
                         net (fo=0)                   0.000     4.545    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     5.957 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.119    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.324    -0.205 r  generated_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.639     1.434    generated_clock/inst/clk_220_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.525 r  generated_clock/inst/clkout5_buf/O
                         net (fo=1244, routed)        1.588     3.113    JA_OBUF[4]
    SLICE_X0Y75          FDRE                                         r  inputs_reg[6][3]/C
                         clock pessimism              0.559     3.673    
                         clock uncertainty           -0.064     3.609    
    SLICE_X0Y75          FDRE (Setup_fdre_C_CE)      -0.205     3.404    inputs_reg[6][3]
  -------------------------------------------------------------------
                         required time                          3.404    
                         arrival time                          -3.515    
  -------------------------------------------------------------------
                         slack                                 -0.112    

Slack (VIOLATED) :        -0.080ns  (required time - arrival time)
  Source:                 CTL/state_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_220_clk_wiz_0_1  {rise@0.000ns fall@2.273ns period=4.545ns})
  Destination:            OUTMUX/BINBCD/bin_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_220_clk_wiz_0  {rise@0.000ns fall@2.273ns period=4.545ns})
  Path Group:             clk_220_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.545ns  (clk_220_clk_wiz_0 rise@4.545ns - clk_220_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.596ns  (logic 1.339ns (29.134%)  route 3.257ns (70.866%))
  Logic Levels:           5  (LUT5=1 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.504ns = ( 3.041 - 4.545 ) 
    Source Clock Delay      (SCD):    -0.901ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_220_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.070    -4.355 r  generated_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.719    -2.636    generated_clock/inst/clk_220_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  generated_clock/inst/clkout5_buf/O
                         net (fo=1244, routed)        1.639    -0.901    CTL/JA_OBUF[0]
    SLICE_X11Y83         FDRE                                         r  CTL/state_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y83         FDRE (Prop_fdre_C_Q)         0.456    -0.445 r  CTL/state_reg[4]/Q
                         net (fo=5, routed)           0.989     0.544    CTL/sel[4]
    SLICE_X11Y82         LUT6 (Prop_lut6_I2_O)        0.124     0.668 r  CTL/control_unit_LUT6_2/O
                         net (fo=1, routed)           0.689     1.357    CTL/control_unit_net_4
    SLICE_X8Y81          LUT5 (Prop_lut5_I1_O)        0.124     1.481 r  CTL/control_unit_LUT5/O
                         net (fo=82, routed)          1.143     2.625    CTL/control_unit_net_9
    SLICE_X10Y70         LUT6 (Prop_lut6_I5_O)        0.124     2.749 r  CTL/control_unit_LUT6_5/O
                         net (fo=1, routed)           0.000     2.749    CTL/bin_reg[0]_i_9_n_0
    SLICE_X10Y70         MUXF7 (Prop_muxf7_I1_O)      0.214     2.963 r  CTL/bin_reg_reg[0]_i_4/O
                         net (fo=1, routed)           0.436     3.398    CTL/bin_reg_reg[0]_i_4_n_0
    SLICE_X10Y69         LUT6 (Prop_lut6_I2_O)        0.297     3.695 r  CTL/control_unit_LUT6_9/O
                         net (fo=1, routed)           0.000     3.695    OUTMUX/BINBCD/result_reg[15][0]
    SLICE_X10Y69         FDRE                                         r  OUTMUX/BINBCD/bin_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_220_clk_wiz_0 rise edge)
                                                      4.545     4.545 r  
    E3                                                0.000     4.545 r  clk (IN)
                         net (fo=0)                   0.000     4.545    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     5.957 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.119    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.324    -0.205 r  generated_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.639     1.434    generated_clock/inst/clk_220_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.525 r  generated_clock/inst/clkout5_buf/O
                         net (fo=1244, routed)        1.516     3.041    OUTMUX/BINBCD/JA_OBUF[0]
    SLICE_X10Y69         FDRE                                         r  OUTMUX/BINBCD/bin_reg_reg[0]/C
                         clock pessimism              0.559     3.601    
                         clock uncertainty           -0.064     3.537    
    SLICE_X10Y69         FDRE (Setup_fdre_C_D)        0.079     3.616    OUTMUX/BINBCD/bin_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          3.616    
                         arrival time                          -3.695    
  -------------------------------------------------------------------
                         slack                                 -0.080    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 SSB/Digit0/seg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_220_clk_wiz_0_1  {rise@0.000ns fall@2.273ns period=4.545ns})
  Destination:            SSB/seg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_220_clk_wiz_0  {rise@0.000ns fall@2.273ns period=4.545ns})
  Path Group:             clk_220_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_220_clk_wiz_0 rise@0.000ns - clk_220_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.141ns (68.336%)  route 0.065ns (31.664%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_220_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.379    -1.689 r  generated_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.499    -1.190    generated_clock/inst/clk_220_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  generated_clock/inst/clkout5_buf/O
                         net (fo=1244, routed)        0.596    -0.568    SSB/Digit0/JA_OBUF[0]
    SLICE_X0Y110         FDRE                                         r  SSB/Digit0/seg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y110         FDRE (Prop_fdre_C_Q)         0.141    -0.427 r  SSB/Digit0/seg_reg[7]/Q
                         net (fo=1, routed)           0.065    -0.362    SSB/Digit0_n_0
    SLICE_X0Y110         FDRE                                         r  SSB/seg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_220_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.163    -2.245 r  generated_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.544    -1.702    generated_clock/inst/clk_220_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  generated_clock/inst/clkout5_buf/O
                         net (fo=1244, routed)        0.869    -0.804    SSB/JA_OBUF[1]
    SLICE_X0Y110         FDRE                                         r  SSB/seg_reg[7]/C
                         clock pessimism              0.236    -0.568    
                         clock uncertainty            0.064    -0.504    
    SLICE_X0Y110         FDRE (Hold_fdre_C_D)         0.075    -0.429    SSB/seg_reg[7]
  -------------------------------------------------------------------
                         required time                          0.429    
                         arrival time                          -0.362    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.074ns  (arrival time - required time)
  Source:                 OUTMUX/dig6_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clk_220_clk_wiz_0_1  {rise@0.000ns fall@2.273ns period=4.545ns})
  Destination:            SSB/Digit6/seg_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_220_clk_wiz_0  {rise@0.000ns fall@2.273ns period=4.545ns})
  Path Group:             clk_220_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_220_clk_wiz_0 rise@0.000ns - clk_220_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.186ns (68.270%)  route 0.086ns (31.730%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.798ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_220_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.379    -1.689 r  generated_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.499    -1.190    generated_clock/inst/clk_220_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  generated_clock/inst/clkout5_buf/O
                         net (fo=1244, routed)        0.604    -0.560    OUTMUX/JA_OBUF[0]
    SLICE_X7Y97          FDSE                                         r  OUTMUX/dig6_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y97          FDSE (Prop_fdse_C_Q)         0.141    -0.419 r  OUTMUX/dig6_reg[2]/Q
                         net (fo=7, routed)           0.086    -0.333    SSB/Digit6/dig6_reg[3][2]
    SLICE_X6Y97          LUT4 (Prop_lut4_I1_O)        0.045    -0.288 r  SSB/Digit6/seg[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.288    SSB/Digit6/seg[6]
    SLICE_X6Y97          FDRE                                         r  SSB/Digit6/seg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_220_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.163    -2.245 r  generated_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.544    -1.702    generated_clock/inst/clk_220_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  generated_clock/inst/clkout5_buf/O
                         net (fo=1244, routed)        0.875    -0.798    SSB/Digit6/JA_OBUF[0]
    SLICE_X6Y97          FDRE                                         r  SSB/Digit6/seg_reg[6]/C
                         clock pessimism              0.251    -0.547    
                         clock uncertainty            0.064    -0.483    
    SLICE_X6Y97          FDRE (Hold_fdre_C_D)         0.121    -0.362    SSB/Digit6/seg_reg[6]
  -------------------------------------------------------------------
                         required time                          0.362    
                         arrival time                          -0.288    
  -------------------------------------------------------------------
                         slack                                  0.074    

Slack (MET) :             0.080ns  (arrival time - required time)
  Source:                 SSB/FSM_sequential_an_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_220_clk_wiz_0_1  {rise@0.000ns fall@2.273ns period=4.545ns})
  Destination:            SSB/seg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_220_clk_wiz_0  {rise@0.000ns fall@2.273ns period=4.545ns})
  Path Group:             clk_220_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_220_clk_wiz_0 rise@0.000ns - clk_220_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.528ns  (logic 0.234ns (44.306%)  route 0.294ns (55.694%))
  Logic Levels:           1  (MUXF7=1)
  Clock Path Skew:        0.279ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.796ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_220_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.379    -1.689 r  generated_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.499    -1.190    generated_clock/inst/clk_220_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  generated_clock/inst/clkout5_buf/O
                         net (fo=1244, routed)        0.598    -0.566    SSB/JA_OBUF[1]
    SLICE_X0Y103         FDRE                                         r  SSB/FSM_sequential_an_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y103         FDRE (Prop_fdre_C_Q)         0.141    -0.425 r  SSB/FSM_sequential_an_reg[2]/Q
                         net (fo=16, routed)          0.294    -0.131    SSB/Digit3/out[2]
    SLICE_X3Y96          MUXF7 (Prop_muxf7_S_O)       0.093    -0.038 r  SSB/Digit3/seg_reg[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.038    SSB/Digit3_n_1
    SLICE_X3Y96          FDRE                                         r  SSB/seg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_220_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.163    -2.245 r  generated_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.544    -1.702    generated_clock/inst/clk_220_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  generated_clock/inst/clkout5_buf/O
                         net (fo=1244, routed)        0.877    -0.796    SSB/JA_OBUF[1]
    SLICE_X3Y96          FDRE                                         r  SSB/seg_reg[5]/C
                         clock pessimism              0.509    -0.287    
                         clock uncertainty            0.064    -0.223    
    SLICE_X3Y96          FDRE (Hold_fdre_C_D)         0.105    -0.118    SSB/seg_reg[5]
  -------------------------------------------------------------------
                         required time                          0.118    
                         arrival time                          -0.038    
  -------------------------------------------------------------------
                         slack                                  0.080    

Slack (MET) :             0.091ns  (arrival time - required time)
  Source:                 OUTMUX/dig0_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_220_clk_wiz_0_1  {rise@0.000ns fall@2.273ns period=4.545ns})
  Destination:            SSB/Digit0/seg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_220_clk_wiz_0  {rise@0.000ns fall@2.273ns period=4.545ns})
  Path Group:             clk_220_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_220_clk_wiz_0 rise@0.000ns - clk_220_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.186ns (71.492%)  route 0.074ns (28.508%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.799ns
    Source Clock Delay      (SCD):    -0.561ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_220_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.379    -1.689 r  generated_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.499    -1.190    generated_clock/inst/clk_220_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  generated_clock/inst/clkout5_buf/O
                         net (fo=1244, routed)        0.603    -0.561    OUTMUX/JA_OBUF[0]
    SLICE_X4Y95          FDRE                                         r  OUTMUX/dig0_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y95          FDRE (Prop_fdre_C_Q)         0.141    -0.420 r  OUTMUX/dig0_reg[4]/Q
                         net (fo=14, routed)          0.074    -0.346    SSB/Digit0/dig0[4]
    SLICE_X5Y95          LUT5 (Prop_lut5_I1_O)        0.045    -0.301 r  SSB/Digit0/seg[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.301    SSB/Digit0/seg[3]
    SLICE_X5Y95          FDRE                                         r  SSB/Digit0/seg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_220_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.163    -2.245 r  generated_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.544    -1.702    generated_clock/inst/clk_220_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  generated_clock/inst/clkout5_buf/O
                         net (fo=1244, routed)        0.874    -0.799    SSB/Digit0/JA_OBUF[0]
    SLICE_X5Y95          FDRE                                         r  SSB/Digit0/seg_reg[3]/C
                         clock pessimism              0.251    -0.548    
                         clock uncertainty            0.064    -0.484    
    SLICE_X5Y95          FDRE (Hold_fdre_C_D)         0.092    -0.392    SSB/Digit0/seg_reg[3]
  -------------------------------------------------------------------
                         required time                          0.392    
                         arrival time                          -0.301    
  -------------------------------------------------------------------
                         slack                                  0.091    

Slack (MET) :             0.091ns  (arrival time - required time)
  Source:                 OUTMUX/dig6_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk_220_clk_wiz_0_1  {rise@0.000ns fall@2.273ns period=4.545ns})
  Destination:            SSB/Digit6/seg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_220_clk_wiz_0  {rise@0.000ns fall@2.273ns period=4.545ns})
  Path Group:             clk_220_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_220_clk_wiz_0 rise@0.000ns - clk_220_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.299ns  (logic 0.189ns (63.138%)  route 0.110ns (36.862%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.798ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_220_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.379    -1.689 r  generated_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.499    -1.190    generated_clock/inst/clk_220_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  generated_clock/inst/clkout5_buf/O
                         net (fo=1244, routed)        0.604    -0.560    OUTMUX/JA_OBUF[0]
    SLICE_X7Y97          FDSE                                         r  OUTMUX/dig6_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y97          FDSE (Prop_fdse_C_Q)         0.141    -0.419 r  OUTMUX/dig6_reg[1]/Q
                         net (fo=7, routed)           0.110    -0.309    SSB/Digit6/dig6_reg[3][1]
    SLICE_X6Y97          LUT4 (Prop_lut4_I3_O)        0.048    -0.261 r  SSB/Digit6/seg[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.261    SSB/Digit6/seg[1]
    SLICE_X6Y97          FDRE                                         r  SSB/Digit6/seg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_220_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.163    -2.245 r  generated_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.544    -1.702    generated_clock/inst/clk_220_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  generated_clock/inst/clkout5_buf/O
                         net (fo=1244, routed)        0.875    -0.798    SSB/Digit6/JA_OBUF[0]
    SLICE_X6Y97          FDRE                                         r  SSB/Digit6/seg_reg[1]/C
                         clock pessimism              0.251    -0.547    
                         clock uncertainty            0.064    -0.483    
    SLICE_X6Y97          FDRE (Hold_fdre_C_D)         0.131    -0.352    SSB/Digit6/seg_reg[1]
  -------------------------------------------------------------------
                         required time                          0.352    
                         arrival time                          -0.261    
  -------------------------------------------------------------------
                         slack                                  0.091    

Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 OUTMUX/dig6_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk_220_clk_wiz_0_1  {rise@0.000ns fall@2.273ns period=4.545ns})
  Destination:            SSB/Digit6/seg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_220_clk_wiz_0  {rise@0.000ns fall@2.273ns period=4.545ns})
  Path Group:             clk_220_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_220_clk_wiz_0 rise@0.000ns - clk_220_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.189ns (62.306%)  route 0.114ns (37.694%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.798ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_220_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.379    -1.689 r  generated_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.499    -1.190    generated_clock/inst/clk_220_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  generated_clock/inst/clkout5_buf/O
                         net (fo=1244, routed)        0.604    -0.560    OUTMUX/JA_OBUF[0]
    SLICE_X7Y97          FDSE                                         r  OUTMUX/dig6_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y97          FDSE (Prop_fdse_C_Q)         0.141    -0.419 r  OUTMUX/dig6_reg[1]/Q
                         net (fo=7, routed)           0.114    -0.305    SSB/Digit6/dig6_reg[3][1]
    SLICE_X6Y97          LUT4 (Prop_lut4_I3_O)        0.048    -0.257 r  SSB/Digit6/seg[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.257    SSB/Digit6/seg[3]
    SLICE_X6Y97          FDRE                                         r  SSB/Digit6/seg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_220_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.163    -2.245 r  generated_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.544    -1.702    generated_clock/inst/clk_220_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  generated_clock/inst/clkout5_buf/O
                         net (fo=1244, routed)        0.875    -0.798    SSB/Digit6/JA_OBUF[0]
    SLICE_X6Y97          FDRE                                         r  SSB/Digit6/seg_reg[3]/C
                         clock pessimism              0.251    -0.547    
                         clock uncertainty            0.064    -0.483    
    SLICE_X6Y97          FDRE (Hold_fdre_C_D)         0.131    -0.352    SSB/Digit6/seg_reg[3]
  -------------------------------------------------------------------
                         required time                          0.352    
                         arrival time                          -0.257    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.096ns  (arrival time - required time)
  Source:                 OUTMUX/BINBCD/dat_bcd_o_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_220_clk_wiz_0_1  {rise@0.000ns fall@2.273ns period=4.545ns})
  Destination:            OUTMUX/dig0_reg[1]/D
                            (rising edge-triggered cell FDSE clocked by clk_220_clk_wiz_0  {rise@0.000ns fall@2.273ns period=4.545ns})
  Path Group:             clk_220_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_220_clk_wiz_0 rise@0.000ns - clk_220_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.799ns
    Source Clock Delay      (SCD):    -0.561ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_220_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.379    -1.689 r  generated_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.499    -1.190    generated_clock/inst/clk_220_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  generated_clock/inst/clkout5_buf/O
                         net (fo=1244, routed)        0.603    -0.561    OUTMUX/BINBCD/JA_OBUF[0]
    SLICE_X7Y95          FDRE                                         r  OUTMUX/BINBCD/dat_bcd_o_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y95          FDRE (Prop_fdre_C_Q)         0.141    -0.420 r  OUTMUX/BINBCD/dat_bcd_o_reg[1]/Q
                         net (fo=1, routed)           0.110    -0.310    OUTMUX/bcd_converter_out[1]
    SLICE_X7Y94          FDSE                                         r  OUTMUX/dig0_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_220_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.163    -2.245 r  generated_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.544    -1.702    generated_clock/inst/clk_220_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  generated_clock/inst/clkout5_buf/O
                         net (fo=1244, routed)        0.874    -0.799    OUTMUX/JA_OBUF[0]
    SLICE_X7Y94          FDSE                                         r  OUTMUX/dig0_reg[1]/C
                         clock pessimism              0.254    -0.545    
                         clock uncertainty            0.064    -0.481    
    SLICE_X7Y94          FDSE (Hold_fdse_C_D)         0.075    -0.406    OUTMUX/dig0_reg[1]
  -------------------------------------------------------------------
                         required time                          0.406    
                         arrival time                          -0.310    
  -------------------------------------------------------------------
                         slack                                  0.096    

Slack (MET) :             0.097ns  (arrival time - required time)
  Source:                 DB/shift_pb4_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_220_clk_wiz_0_1  {rise@0.000ns fall@2.273ns period=4.545ns})
  Destination:            DB/pbtn_db_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_220_clk_wiz_0  {rise@0.000ns fall@2.273ns period=4.545ns})
  Path Group:             clk_220_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_220_clk_wiz_0 rise@0.000ns - clk_220_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.298ns  (logic 0.186ns (62.352%)  route 0.112ns (37.648%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.796ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_220_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.379    -1.689 r  generated_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.499    -1.190    generated_clock/inst/clk_220_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  generated_clock/inst/clkout5_buf/O
                         net (fo=1244, routed)        0.604    -0.560    DB/clk_220
    SLICE_X1Y93          FDRE                                         r  DB/shift_pb4_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y93          FDRE (Prop_fdre_C_Q)         0.141    -0.419 r  DB/shift_pb4_reg[2]/Q
                         net (fo=2, routed)           0.112    -0.307    DB/shift_pb4[2]
    SLICE_X2Y93          LUT5 (Prop_lut5_I1_O)        0.045    -0.262 r  DB/pbtn_db[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.262    DB/pbtn_db[4]_i_1_n_0
    SLICE_X2Y93          FDRE                                         r  DB/pbtn_db_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_220_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.163    -2.245 r  generated_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.544    -1.702    generated_clock/inst/clk_220_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  generated_clock/inst/clkout5_buf/O
                         net (fo=1244, routed)        0.877    -0.796    DB/clk_220
    SLICE_X2Y93          FDRE                                         r  DB/pbtn_db_reg[4]/C
                         clock pessimism              0.252    -0.544    
                         clock uncertainty            0.064    -0.480    
    SLICE_X2Y93          FDRE (Hold_fdre_C_D)         0.121    -0.359    DB/pbtn_db_reg[4]
  -------------------------------------------------------------------
                         required time                          0.359    
                         arrival time                          -0.262    
  -------------------------------------------------------------------
                         slack                                  0.097    

Slack (MET) :             0.099ns  (arrival time - required time)
  Source:                 OUTMUX/dig6_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk_220_clk_wiz_0_1  {rise@0.000ns fall@2.273ns period=4.545ns})
  Destination:            SSB/Digit6/seg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_220_clk_wiz_0  {rise@0.000ns fall@2.273ns period=4.545ns})
  Path Group:             clk_220_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_220_clk_wiz_0 rise@0.000ns - clk_220_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.186ns (62.765%)  route 0.110ns (37.235%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.798ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_220_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.379    -1.689 r  generated_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.499    -1.190    generated_clock/inst/clk_220_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  generated_clock/inst/clkout5_buf/O
                         net (fo=1244, routed)        0.604    -0.560    OUTMUX/JA_OBUF[0]
    SLICE_X7Y97          FDSE                                         r  OUTMUX/dig6_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y97          FDSE (Prop_fdse_C_Q)         0.141    -0.419 r  OUTMUX/dig6_reg[1]/Q
                         net (fo=7, routed)           0.110    -0.309    SSB/Digit6/dig6_reg[3][1]
    SLICE_X6Y97          LUT4 (Prop_lut4_I3_O)        0.045    -0.264 r  SSB/Digit6/seg[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.264    SSB/Digit6/seg[0]
    SLICE_X6Y97          FDRE                                         r  SSB/Digit6/seg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_220_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.163    -2.245 r  generated_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.544    -1.702    generated_clock/inst/clk_220_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  generated_clock/inst/clkout5_buf/O
                         net (fo=1244, routed)        0.875    -0.798    SSB/Digit6/JA_OBUF[0]
    SLICE_X6Y97          FDRE                                         r  SSB/Digit6/seg_reg[0]/C
                         clock pessimism              0.251    -0.547    
                         clock uncertainty            0.064    -0.483    
    SLICE_X6Y97          FDRE (Hold_fdre_C_D)         0.120    -0.363    SSB/Digit6/seg_reg[0]
  -------------------------------------------------------------------
                         required time                          0.363    
                         arrival time                          -0.264    
  -------------------------------------------------------------------
                         slack                                  0.099    

Slack (MET) :             0.102ns  (arrival time - required time)
  Source:                 OUTMUX/BINBCD/dat_bcd_o_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_220_clk_wiz_0_1  {rise@0.000ns fall@2.273ns period=4.545ns})
  Destination:            OUTMUX/dig3_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_220_clk_wiz_0  {rise@0.000ns fall@2.273ns period=4.545ns})
  Path Group:             clk_220_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_220_clk_wiz_0 rise@0.000ns - clk_220_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.730%)  route 0.112ns (44.270%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.798ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_220_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.379    -1.689 r  generated_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.499    -1.190    generated_clock/inst/clk_220_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  generated_clock/inst/clkout5_buf/O
                         net (fo=1244, routed)        0.604    -0.560    OUTMUX/BINBCD/JA_OBUF[0]
    SLICE_X7Y98          FDRE                                         r  OUTMUX/BINBCD/dat_bcd_o_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y98          FDRE (Prop_fdre_C_Q)         0.141    -0.419 r  OUTMUX/BINBCD/dat_bcd_o_reg[13]/Q
                         net (fo=1, routed)           0.112    -0.307    OUTMUX/dat_bcd_o[13]
    SLICE_X7Y97          FDRE                                         r  OUTMUX/dig3_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_220_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.163    -2.245 r  generated_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.544    -1.702    generated_clock/inst/clk_220_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  generated_clock/inst/clkout5_buf/O
                         net (fo=1244, routed)        0.875    -0.798    OUTMUX/JA_OBUF[0]
    SLICE_X7Y97          FDRE                                         r  OUTMUX/dig3_reg[1]/C
                         clock pessimism              0.254    -0.544    
                         clock uncertainty            0.064    -0.480    
    SLICE_X7Y97          FDRE (Hold_fdre_C_D)         0.071    -0.409    OUTMUX/dig3_reg[1]
  -------------------------------------------------------------------
                         required time                          0.409    
                         arrival time                          -0.307    
  -------------------------------------------------------------------
                         slack                                  0.102    





---------------------------------------------------------------------------------------------------
From Clock:  clk_220_clk_wiz_0
  To Clock:  clk_220_clk_wiz_0_1

Setup :           26  Failing Endpoints,  Worst Slack       -0.114ns,  Total Violation       -1.547ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.067ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.114ns  (required time - arrival time)
  Source:                 CTL/state_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_220_clk_wiz_0  {rise@0.000ns fall@2.273ns period=4.545ns})
  Destination:            inputs_reg[10][10]/CE
                            (rising edge-triggered cell FDRE clocked by clk_220_clk_wiz_0_1  {rise@0.000ns fall@2.273ns period=4.545ns})
  Path Group:             clk_220_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.545ns  (clk_220_clk_wiz_0_1 rise@4.545ns - clk_220_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.366ns  (logic 0.828ns (18.967%)  route 3.538ns (81.033%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.501ns = ( 3.044 - 4.545 ) 
    Source Clock Delay      (SCD):    -0.901ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_220_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.070    -4.355 r  generated_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.719    -2.636    generated_clock/inst/clk_220_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  generated_clock/inst/clkout5_buf/O
                         net (fo=1244, routed)        1.639    -0.901    CTL/JA_OBUF[0]
    SLICE_X11Y83         FDRE                                         r  CTL/state_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y83         FDRE (Prop_fdre_C_Q)         0.456    -0.445 f  CTL/state_reg[4]/Q
                         net (fo=5, routed)           0.989     0.544    CTL/sel[4]
    SLICE_X11Y82         LUT6 (Prop_lut6_I2_O)        0.124     0.668 f  CTL/control_unit_LUT6_2/O
                         net (fo=1, routed)           0.689     1.357    CTL/control_unit_net_4
    SLICE_X8Y81          LUT5 (Prop_lut5_I1_O)        0.124     1.481 f  CTL/control_unit_LUT5/O
                         net (fo=82, routed)          1.204     2.685    CTL/control_unit_net_9
    SLICE_X11Y82         LUT4 (Prop_lut4_I1_O)        0.124     2.809 r  CTL/control_unit_LUT4_3/O
                         net (fo=16, routed)          0.656     3.465    inputs_reg[10]__0
    SLICE_X11Y82         FDRE                                         r  inputs_reg[10][10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_220_clk_wiz_0_1 rise edge)
                                                      4.545     4.545 r  
    E3                                                0.000     4.545 r  clk (IN)
                         net (fo=0)                   0.000     4.545    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     5.957 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.119    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.324    -0.205 r  generated_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.639     1.434    generated_clock/inst/clk_220_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.525 r  generated_clock/inst/clkout5_buf/O
                         net (fo=1244, routed)        1.519     3.044    JA_OBUF[4]
    SLICE_X11Y82         FDRE                                         r  inputs_reg[10][10]/C
                         clock pessimism              0.575     3.620    
                         clock uncertainty           -0.064     3.556    
    SLICE_X11Y82         FDRE (Setup_fdre_C_CE)      -0.205     3.351    inputs_reg[10][10]
  -------------------------------------------------------------------
                         required time                          3.351    
                         arrival time                          -3.465    
  -------------------------------------------------------------------
                         slack                                 -0.114    

Slack (VIOLATED) :        -0.114ns  (required time - arrival time)
  Source:                 CTL/state_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_220_clk_wiz_0  {rise@0.000ns fall@2.273ns period=4.545ns})
  Destination:            inputs_reg[10][11]/CE
                            (rising edge-triggered cell FDRE clocked by clk_220_clk_wiz_0_1  {rise@0.000ns fall@2.273ns period=4.545ns})
  Path Group:             clk_220_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.545ns  (clk_220_clk_wiz_0_1 rise@4.545ns - clk_220_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.366ns  (logic 0.828ns (18.967%)  route 3.538ns (81.033%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.501ns = ( 3.044 - 4.545 ) 
    Source Clock Delay      (SCD):    -0.901ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_220_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.070    -4.355 r  generated_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.719    -2.636    generated_clock/inst/clk_220_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  generated_clock/inst/clkout5_buf/O
                         net (fo=1244, routed)        1.639    -0.901    CTL/JA_OBUF[0]
    SLICE_X11Y83         FDRE                                         r  CTL/state_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y83         FDRE (Prop_fdre_C_Q)         0.456    -0.445 f  CTL/state_reg[4]/Q
                         net (fo=5, routed)           0.989     0.544    CTL/sel[4]
    SLICE_X11Y82         LUT6 (Prop_lut6_I2_O)        0.124     0.668 f  CTL/control_unit_LUT6_2/O
                         net (fo=1, routed)           0.689     1.357    CTL/control_unit_net_4
    SLICE_X8Y81          LUT5 (Prop_lut5_I1_O)        0.124     1.481 f  CTL/control_unit_LUT5/O
                         net (fo=82, routed)          1.204     2.685    CTL/control_unit_net_9
    SLICE_X11Y82         LUT4 (Prop_lut4_I1_O)        0.124     2.809 r  CTL/control_unit_LUT4_3/O
                         net (fo=16, routed)          0.656     3.465    inputs_reg[10]__0
    SLICE_X11Y82         FDRE                                         r  inputs_reg[10][11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_220_clk_wiz_0_1 rise edge)
                                                      4.545     4.545 r  
    E3                                                0.000     4.545 r  clk (IN)
                         net (fo=0)                   0.000     4.545    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     5.957 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.119    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.324    -0.205 r  generated_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.639     1.434    generated_clock/inst/clk_220_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.525 r  generated_clock/inst/clkout5_buf/O
                         net (fo=1244, routed)        1.519     3.044    JA_OBUF[4]
    SLICE_X11Y82         FDRE                                         r  inputs_reg[10][11]/C
                         clock pessimism              0.575     3.620    
                         clock uncertainty           -0.064     3.556    
    SLICE_X11Y82         FDRE (Setup_fdre_C_CE)      -0.205     3.351    inputs_reg[10][11]
  -------------------------------------------------------------------
                         required time                          3.351    
                         arrival time                          -3.465    
  -------------------------------------------------------------------
                         slack                                 -0.114    

Slack (VIOLATED) :        -0.114ns  (required time - arrival time)
  Source:                 CTL/state_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_220_clk_wiz_0  {rise@0.000ns fall@2.273ns period=4.545ns})
  Destination:            inputs_reg[10][12]/CE
                            (rising edge-triggered cell FDRE clocked by clk_220_clk_wiz_0_1  {rise@0.000ns fall@2.273ns period=4.545ns})
  Path Group:             clk_220_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.545ns  (clk_220_clk_wiz_0_1 rise@4.545ns - clk_220_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.366ns  (logic 0.828ns (18.967%)  route 3.538ns (81.033%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.501ns = ( 3.044 - 4.545 ) 
    Source Clock Delay      (SCD):    -0.901ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_220_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.070    -4.355 r  generated_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.719    -2.636    generated_clock/inst/clk_220_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  generated_clock/inst/clkout5_buf/O
                         net (fo=1244, routed)        1.639    -0.901    CTL/JA_OBUF[0]
    SLICE_X11Y83         FDRE                                         r  CTL/state_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y83         FDRE (Prop_fdre_C_Q)         0.456    -0.445 f  CTL/state_reg[4]/Q
                         net (fo=5, routed)           0.989     0.544    CTL/sel[4]
    SLICE_X11Y82         LUT6 (Prop_lut6_I2_O)        0.124     0.668 f  CTL/control_unit_LUT6_2/O
                         net (fo=1, routed)           0.689     1.357    CTL/control_unit_net_4
    SLICE_X8Y81          LUT5 (Prop_lut5_I1_O)        0.124     1.481 f  CTL/control_unit_LUT5/O
                         net (fo=82, routed)          1.204     2.685    CTL/control_unit_net_9
    SLICE_X11Y82         LUT4 (Prop_lut4_I1_O)        0.124     2.809 r  CTL/control_unit_LUT4_3/O
                         net (fo=16, routed)          0.656     3.465    inputs_reg[10]__0
    SLICE_X11Y82         FDRE                                         r  inputs_reg[10][12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_220_clk_wiz_0_1 rise edge)
                                                      4.545     4.545 r  
    E3                                                0.000     4.545 r  clk (IN)
                         net (fo=0)                   0.000     4.545    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     5.957 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.119    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.324    -0.205 r  generated_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.639     1.434    generated_clock/inst/clk_220_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.525 r  generated_clock/inst/clkout5_buf/O
                         net (fo=1244, routed)        1.519     3.044    JA_OBUF[4]
    SLICE_X11Y82         FDRE                                         r  inputs_reg[10][12]/C
                         clock pessimism              0.575     3.620    
                         clock uncertainty           -0.064     3.556    
    SLICE_X11Y82         FDRE (Setup_fdre_C_CE)      -0.205     3.351    inputs_reg[10][12]
  -------------------------------------------------------------------
                         required time                          3.351    
                         arrival time                          -3.465    
  -------------------------------------------------------------------
                         slack                                 -0.114    

Slack (VIOLATED) :        -0.114ns  (required time - arrival time)
  Source:                 CTL/state_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_220_clk_wiz_0  {rise@0.000ns fall@2.273ns period=4.545ns})
  Destination:            inputs_reg[10][1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_220_clk_wiz_0_1  {rise@0.000ns fall@2.273ns period=4.545ns})
  Path Group:             clk_220_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.545ns  (clk_220_clk_wiz_0_1 rise@4.545ns - clk_220_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.366ns  (logic 0.828ns (18.967%)  route 3.538ns (81.033%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.501ns = ( 3.044 - 4.545 ) 
    Source Clock Delay      (SCD):    -0.901ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_220_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.070    -4.355 r  generated_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.719    -2.636    generated_clock/inst/clk_220_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  generated_clock/inst/clkout5_buf/O
                         net (fo=1244, routed)        1.639    -0.901    CTL/JA_OBUF[0]
    SLICE_X11Y83         FDRE                                         r  CTL/state_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y83         FDRE (Prop_fdre_C_Q)         0.456    -0.445 f  CTL/state_reg[4]/Q
                         net (fo=5, routed)           0.989     0.544    CTL/sel[4]
    SLICE_X11Y82         LUT6 (Prop_lut6_I2_O)        0.124     0.668 f  CTL/control_unit_LUT6_2/O
                         net (fo=1, routed)           0.689     1.357    CTL/control_unit_net_4
    SLICE_X8Y81          LUT5 (Prop_lut5_I1_O)        0.124     1.481 f  CTL/control_unit_LUT5/O
                         net (fo=82, routed)          1.204     2.685    CTL/control_unit_net_9
    SLICE_X11Y82         LUT4 (Prop_lut4_I1_O)        0.124     2.809 r  CTL/control_unit_LUT4_3/O
                         net (fo=16, routed)          0.656     3.465    inputs_reg[10]__0
    SLICE_X11Y82         FDRE                                         r  inputs_reg[10][1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_220_clk_wiz_0_1 rise edge)
                                                      4.545     4.545 r  
    E3                                                0.000     4.545 r  clk (IN)
                         net (fo=0)                   0.000     4.545    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     5.957 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.119    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.324    -0.205 r  generated_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.639     1.434    generated_clock/inst/clk_220_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.525 r  generated_clock/inst/clkout5_buf/O
                         net (fo=1244, routed)        1.519     3.044    JA_OBUF[4]
    SLICE_X11Y82         FDRE                                         r  inputs_reg[10][1]/C
                         clock pessimism              0.575     3.620    
                         clock uncertainty           -0.064     3.556    
    SLICE_X11Y82         FDRE (Setup_fdre_C_CE)      -0.205     3.351    inputs_reg[10][1]
  -------------------------------------------------------------------
                         required time                          3.351    
                         arrival time                          -3.465    
  -------------------------------------------------------------------
                         slack                                 -0.114    

Slack (VIOLATED) :        -0.114ns  (required time - arrival time)
  Source:                 CTL/state_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_220_clk_wiz_0  {rise@0.000ns fall@2.273ns period=4.545ns})
  Destination:            inputs_reg[10][4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_220_clk_wiz_0_1  {rise@0.000ns fall@2.273ns period=4.545ns})
  Path Group:             clk_220_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.545ns  (clk_220_clk_wiz_0_1 rise@4.545ns - clk_220_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.366ns  (logic 0.828ns (18.967%)  route 3.538ns (81.033%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.501ns = ( 3.044 - 4.545 ) 
    Source Clock Delay      (SCD):    -0.901ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_220_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.070    -4.355 r  generated_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.719    -2.636    generated_clock/inst/clk_220_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  generated_clock/inst/clkout5_buf/O
                         net (fo=1244, routed)        1.639    -0.901    CTL/JA_OBUF[0]
    SLICE_X11Y83         FDRE                                         r  CTL/state_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y83         FDRE (Prop_fdre_C_Q)         0.456    -0.445 f  CTL/state_reg[4]/Q
                         net (fo=5, routed)           0.989     0.544    CTL/sel[4]
    SLICE_X11Y82         LUT6 (Prop_lut6_I2_O)        0.124     0.668 f  CTL/control_unit_LUT6_2/O
                         net (fo=1, routed)           0.689     1.357    CTL/control_unit_net_4
    SLICE_X8Y81          LUT5 (Prop_lut5_I1_O)        0.124     1.481 f  CTL/control_unit_LUT5/O
                         net (fo=82, routed)          1.204     2.685    CTL/control_unit_net_9
    SLICE_X11Y82         LUT4 (Prop_lut4_I1_O)        0.124     2.809 r  CTL/control_unit_LUT4_3/O
                         net (fo=16, routed)          0.656     3.465    inputs_reg[10]__0
    SLICE_X11Y82         FDRE                                         r  inputs_reg[10][4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_220_clk_wiz_0_1 rise edge)
                                                      4.545     4.545 r  
    E3                                                0.000     4.545 r  clk (IN)
                         net (fo=0)                   0.000     4.545    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     5.957 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.119    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.324    -0.205 r  generated_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.639     1.434    generated_clock/inst/clk_220_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.525 r  generated_clock/inst/clkout5_buf/O
                         net (fo=1244, routed)        1.519     3.044    JA_OBUF[4]
    SLICE_X11Y82         FDRE                                         r  inputs_reg[10][4]/C
                         clock pessimism              0.575     3.620    
                         clock uncertainty           -0.064     3.556    
    SLICE_X11Y82         FDRE (Setup_fdre_C_CE)      -0.205     3.351    inputs_reg[10][4]
  -------------------------------------------------------------------
                         required time                          3.351    
                         arrival time                          -3.465    
  -------------------------------------------------------------------
                         slack                                 -0.114    

Slack (VIOLATED) :        -0.114ns  (required time - arrival time)
  Source:                 CTL/state_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_220_clk_wiz_0  {rise@0.000ns fall@2.273ns period=4.545ns})
  Destination:            inputs_reg[10][6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_220_clk_wiz_0_1  {rise@0.000ns fall@2.273ns period=4.545ns})
  Path Group:             clk_220_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.545ns  (clk_220_clk_wiz_0_1 rise@4.545ns - clk_220_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.366ns  (logic 0.828ns (18.967%)  route 3.538ns (81.033%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.501ns = ( 3.044 - 4.545 ) 
    Source Clock Delay      (SCD):    -0.901ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_220_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.070    -4.355 r  generated_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.719    -2.636    generated_clock/inst/clk_220_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  generated_clock/inst/clkout5_buf/O
                         net (fo=1244, routed)        1.639    -0.901    CTL/JA_OBUF[0]
    SLICE_X11Y83         FDRE                                         r  CTL/state_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y83         FDRE (Prop_fdre_C_Q)         0.456    -0.445 f  CTL/state_reg[4]/Q
                         net (fo=5, routed)           0.989     0.544    CTL/sel[4]
    SLICE_X11Y82         LUT6 (Prop_lut6_I2_O)        0.124     0.668 f  CTL/control_unit_LUT6_2/O
                         net (fo=1, routed)           0.689     1.357    CTL/control_unit_net_4
    SLICE_X8Y81          LUT5 (Prop_lut5_I1_O)        0.124     1.481 f  CTL/control_unit_LUT5/O
                         net (fo=82, routed)          1.204     2.685    CTL/control_unit_net_9
    SLICE_X11Y82         LUT4 (Prop_lut4_I1_O)        0.124     2.809 r  CTL/control_unit_LUT4_3/O
                         net (fo=16, routed)          0.656     3.465    inputs_reg[10]__0
    SLICE_X11Y82         FDRE                                         r  inputs_reg[10][6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_220_clk_wiz_0_1 rise edge)
                                                      4.545     4.545 r  
    E3                                                0.000     4.545 r  clk (IN)
                         net (fo=0)                   0.000     4.545    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     5.957 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.119    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.324    -0.205 r  generated_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.639     1.434    generated_clock/inst/clk_220_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.525 r  generated_clock/inst/clkout5_buf/O
                         net (fo=1244, routed)        1.519     3.044    JA_OBUF[4]
    SLICE_X11Y82         FDRE                                         r  inputs_reg[10][6]/C
                         clock pessimism              0.575     3.620    
                         clock uncertainty           -0.064     3.556    
    SLICE_X11Y82         FDRE (Setup_fdre_C_CE)      -0.205     3.351    inputs_reg[10][6]
  -------------------------------------------------------------------
                         required time                          3.351    
                         arrival time                          -3.465    
  -------------------------------------------------------------------
                         slack                                 -0.114    

Slack (VIOLATED) :        -0.114ns  (required time - arrival time)
  Source:                 CTL/state_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_220_clk_wiz_0  {rise@0.000ns fall@2.273ns period=4.545ns})
  Destination:            inputs_reg[10][8]/CE
                            (rising edge-triggered cell FDRE clocked by clk_220_clk_wiz_0_1  {rise@0.000ns fall@2.273ns period=4.545ns})
  Path Group:             clk_220_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.545ns  (clk_220_clk_wiz_0_1 rise@4.545ns - clk_220_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.366ns  (logic 0.828ns (18.967%)  route 3.538ns (81.033%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.501ns = ( 3.044 - 4.545 ) 
    Source Clock Delay      (SCD):    -0.901ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_220_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.070    -4.355 r  generated_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.719    -2.636    generated_clock/inst/clk_220_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  generated_clock/inst/clkout5_buf/O
                         net (fo=1244, routed)        1.639    -0.901    CTL/JA_OBUF[0]
    SLICE_X11Y83         FDRE                                         r  CTL/state_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y83         FDRE (Prop_fdre_C_Q)         0.456    -0.445 f  CTL/state_reg[4]/Q
                         net (fo=5, routed)           0.989     0.544    CTL/sel[4]
    SLICE_X11Y82         LUT6 (Prop_lut6_I2_O)        0.124     0.668 f  CTL/control_unit_LUT6_2/O
                         net (fo=1, routed)           0.689     1.357    CTL/control_unit_net_4
    SLICE_X8Y81          LUT5 (Prop_lut5_I1_O)        0.124     1.481 f  CTL/control_unit_LUT5/O
                         net (fo=82, routed)          1.204     2.685    CTL/control_unit_net_9
    SLICE_X11Y82         LUT4 (Prop_lut4_I1_O)        0.124     2.809 r  CTL/control_unit_LUT4_3/O
                         net (fo=16, routed)          0.656     3.465    inputs_reg[10]__0
    SLICE_X11Y82         FDRE                                         r  inputs_reg[10][8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_220_clk_wiz_0_1 rise edge)
                                                      4.545     4.545 r  
    E3                                                0.000     4.545 r  clk (IN)
                         net (fo=0)                   0.000     4.545    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     5.957 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.119    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.324    -0.205 r  generated_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.639     1.434    generated_clock/inst/clk_220_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.525 r  generated_clock/inst/clkout5_buf/O
                         net (fo=1244, routed)        1.519     3.044    JA_OBUF[4]
    SLICE_X11Y82         FDRE                                         r  inputs_reg[10][8]/C
                         clock pessimism              0.575     3.620    
                         clock uncertainty           -0.064     3.556    
    SLICE_X11Y82         FDRE (Setup_fdre_C_CE)      -0.205     3.351    inputs_reg[10][8]
  -------------------------------------------------------------------
                         required time                          3.351    
                         arrival time                          -3.465    
  -------------------------------------------------------------------
                         slack                                 -0.114    

Slack (VIOLATED) :        -0.112ns  (required time - arrival time)
  Source:                 CTL/state_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_220_clk_wiz_0  {rise@0.000ns fall@2.273ns period=4.545ns})
  Destination:            inputs_reg[6][14]/CE
                            (rising edge-triggered cell FDRE clocked by clk_220_clk_wiz_0_1  {rise@0.000ns fall@2.273ns period=4.545ns})
  Path Group:             clk_220_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.545ns  (clk_220_clk_wiz_0_1 rise@4.545ns - clk_220_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.416ns  (logic 0.828ns (18.749%)  route 3.588ns (81.251%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.432ns = ( 3.113 - 4.545 ) 
    Source Clock Delay      (SCD):    -0.901ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_220_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.070    -4.355 r  generated_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.719    -2.636    generated_clock/inst/clk_220_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  generated_clock/inst/clkout5_buf/O
                         net (fo=1244, routed)        1.639    -0.901    CTL/JA_OBUF[0]
    SLICE_X11Y83         FDRE                                         r  CTL/state_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y83         FDRE (Prop_fdre_C_Q)         0.456    -0.445 f  CTL/state_reg[4]/Q
                         net (fo=5, routed)           0.989     0.544    CTL/sel[4]
    SLICE_X11Y82         LUT6 (Prop_lut6_I2_O)        0.124     0.668 f  CTL/control_unit_LUT6_2/O
                         net (fo=1, routed)           0.689     1.357    CTL/control_unit_net_4
    SLICE_X8Y81          LUT5 (Prop_lut5_I1_O)        0.124     1.481 f  CTL/control_unit_LUT5/O
                         net (fo=82, routed)          1.212     2.693    CTL/control_unit_net_9
    SLICE_X7Y75          LUT4 (Prop_lut4_I1_O)        0.124     2.817 r  CTL/control_unit_LUT4_12/O
                         net (fo=16, routed)          0.698     3.515    inputs_reg[6]__0
    SLICE_X0Y75          FDRE                                         r  inputs_reg[6][14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_220_clk_wiz_0_1 rise edge)
                                                      4.545     4.545 r  
    E3                                                0.000     4.545 r  clk (IN)
                         net (fo=0)                   0.000     4.545    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     5.957 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.119    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.324    -0.205 r  generated_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.639     1.434    generated_clock/inst/clk_220_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.525 r  generated_clock/inst/clkout5_buf/O
                         net (fo=1244, routed)        1.588     3.113    JA_OBUF[4]
    SLICE_X0Y75          FDRE                                         r  inputs_reg[6][14]/C
                         clock pessimism              0.559     3.673    
                         clock uncertainty           -0.064     3.609    
    SLICE_X0Y75          FDRE (Setup_fdre_C_CE)      -0.205     3.404    inputs_reg[6][14]
  -------------------------------------------------------------------
                         required time                          3.404    
                         arrival time                          -3.515    
  -------------------------------------------------------------------
                         slack                                 -0.112    

Slack (VIOLATED) :        -0.112ns  (required time - arrival time)
  Source:                 CTL/state_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_220_clk_wiz_0  {rise@0.000ns fall@2.273ns period=4.545ns})
  Destination:            inputs_reg[6][3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_220_clk_wiz_0_1  {rise@0.000ns fall@2.273ns period=4.545ns})
  Path Group:             clk_220_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.545ns  (clk_220_clk_wiz_0_1 rise@4.545ns - clk_220_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.416ns  (logic 0.828ns (18.749%)  route 3.588ns (81.251%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.432ns = ( 3.113 - 4.545 ) 
    Source Clock Delay      (SCD):    -0.901ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_220_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.070    -4.355 r  generated_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.719    -2.636    generated_clock/inst/clk_220_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  generated_clock/inst/clkout5_buf/O
                         net (fo=1244, routed)        1.639    -0.901    CTL/JA_OBUF[0]
    SLICE_X11Y83         FDRE                                         r  CTL/state_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y83         FDRE (Prop_fdre_C_Q)         0.456    -0.445 f  CTL/state_reg[4]/Q
                         net (fo=5, routed)           0.989     0.544    CTL/sel[4]
    SLICE_X11Y82         LUT6 (Prop_lut6_I2_O)        0.124     0.668 f  CTL/control_unit_LUT6_2/O
                         net (fo=1, routed)           0.689     1.357    CTL/control_unit_net_4
    SLICE_X8Y81          LUT5 (Prop_lut5_I1_O)        0.124     1.481 f  CTL/control_unit_LUT5/O
                         net (fo=82, routed)          1.212     2.693    CTL/control_unit_net_9
    SLICE_X7Y75          LUT4 (Prop_lut4_I1_O)        0.124     2.817 r  CTL/control_unit_LUT4_12/O
                         net (fo=16, routed)          0.698     3.515    inputs_reg[6]__0
    SLICE_X0Y75          FDRE                                         r  inputs_reg[6][3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_220_clk_wiz_0_1 rise edge)
                                                      4.545     4.545 r  
    E3                                                0.000     4.545 r  clk (IN)
                         net (fo=0)                   0.000     4.545    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     5.957 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.119    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.324    -0.205 r  generated_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.639     1.434    generated_clock/inst/clk_220_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.525 r  generated_clock/inst/clkout5_buf/O
                         net (fo=1244, routed)        1.588     3.113    JA_OBUF[4]
    SLICE_X0Y75          FDRE                                         r  inputs_reg[6][3]/C
                         clock pessimism              0.559     3.673    
                         clock uncertainty           -0.064     3.609    
    SLICE_X0Y75          FDRE (Setup_fdre_C_CE)      -0.205     3.404    inputs_reg[6][3]
  -------------------------------------------------------------------
                         required time                          3.404    
                         arrival time                          -3.515    
  -------------------------------------------------------------------
                         slack                                 -0.112    

Slack (VIOLATED) :        -0.080ns  (required time - arrival time)
  Source:                 CTL/state_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_220_clk_wiz_0  {rise@0.000ns fall@2.273ns period=4.545ns})
  Destination:            OUTMUX/BINBCD/bin_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_220_clk_wiz_0_1  {rise@0.000ns fall@2.273ns period=4.545ns})
  Path Group:             clk_220_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.545ns  (clk_220_clk_wiz_0_1 rise@4.545ns - clk_220_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.596ns  (logic 1.339ns (29.134%)  route 3.257ns (70.866%))
  Logic Levels:           5  (LUT5=1 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.504ns = ( 3.041 - 4.545 ) 
    Source Clock Delay      (SCD):    -0.901ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_220_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.070    -4.355 r  generated_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.719    -2.636    generated_clock/inst/clk_220_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  generated_clock/inst/clkout5_buf/O
                         net (fo=1244, routed)        1.639    -0.901    CTL/JA_OBUF[0]
    SLICE_X11Y83         FDRE                                         r  CTL/state_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y83         FDRE (Prop_fdre_C_Q)         0.456    -0.445 r  CTL/state_reg[4]/Q
                         net (fo=5, routed)           0.989     0.544    CTL/sel[4]
    SLICE_X11Y82         LUT6 (Prop_lut6_I2_O)        0.124     0.668 r  CTL/control_unit_LUT6_2/O
                         net (fo=1, routed)           0.689     1.357    CTL/control_unit_net_4
    SLICE_X8Y81          LUT5 (Prop_lut5_I1_O)        0.124     1.481 r  CTL/control_unit_LUT5/O
                         net (fo=82, routed)          1.143     2.625    CTL/control_unit_net_9
    SLICE_X10Y70         LUT6 (Prop_lut6_I5_O)        0.124     2.749 r  CTL/control_unit_LUT6_5/O
                         net (fo=1, routed)           0.000     2.749    CTL/bin_reg[0]_i_9_n_0
    SLICE_X10Y70         MUXF7 (Prop_muxf7_I1_O)      0.214     2.963 r  CTL/bin_reg_reg[0]_i_4/O
                         net (fo=1, routed)           0.436     3.398    CTL/bin_reg_reg[0]_i_4_n_0
    SLICE_X10Y69         LUT6 (Prop_lut6_I2_O)        0.297     3.695 r  CTL/control_unit_LUT6_9/O
                         net (fo=1, routed)           0.000     3.695    OUTMUX/BINBCD/result_reg[15][0]
    SLICE_X10Y69         FDRE                                         r  OUTMUX/BINBCD/bin_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_220_clk_wiz_0_1 rise edge)
                                                      4.545     4.545 r  
    E3                                                0.000     4.545 r  clk (IN)
                         net (fo=0)                   0.000     4.545    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     5.957 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.119    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.324    -0.205 r  generated_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.639     1.434    generated_clock/inst/clk_220_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.525 r  generated_clock/inst/clkout5_buf/O
                         net (fo=1244, routed)        1.516     3.041    OUTMUX/BINBCD/JA_OBUF[0]
    SLICE_X10Y69         FDRE                                         r  OUTMUX/BINBCD/bin_reg_reg[0]/C
                         clock pessimism              0.559     3.601    
                         clock uncertainty           -0.064     3.537    
    SLICE_X10Y69         FDRE (Setup_fdre_C_D)        0.079     3.616    OUTMUX/BINBCD/bin_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          3.616    
                         arrival time                          -3.695    
  -------------------------------------------------------------------
                         slack                                 -0.080    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 SSB/Digit0/seg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_220_clk_wiz_0  {rise@0.000ns fall@2.273ns period=4.545ns})
  Destination:            SSB/seg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_220_clk_wiz_0_1  {rise@0.000ns fall@2.273ns period=4.545ns})
  Path Group:             clk_220_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_220_clk_wiz_0_1 rise@0.000ns - clk_220_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.141ns (68.336%)  route 0.065ns (31.664%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_220_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.379    -1.689 r  generated_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.499    -1.190    generated_clock/inst/clk_220_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  generated_clock/inst/clkout5_buf/O
                         net (fo=1244, routed)        0.596    -0.568    SSB/Digit0/JA_OBUF[0]
    SLICE_X0Y110         FDRE                                         r  SSB/Digit0/seg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y110         FDRE (Prop_fdre_C_Q)         0.141    -0.427 r  SSB/Digit0/seg_reg[7]/Q
                         net (fo=1, routed)           0.065    -0.362    SSB/Digit0_n_0
    SLICE_X0Y110         FDRE                                         r  SSB/seg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_220_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.163    -2.245 r  generated_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.544    -1.702    generated_clock/inst/clk_220_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  generated_clock/inst/clkout5_buf/O
                         net (fo=1244, routed)        0.869    -0.804    SSB/JA_OBUF[1]
    SLICE_X0Y110         FDRE                                         r  SSB/seg_reg[7]/C
                         clock pessimism              0.236    -0.568    
                         clock uncertainty            0.064    -0.504    
    SLICE_X0Y110         FDRE (Hold_fdre_C_D)         0.075    -0.429    SSB/seg_reg[7]
  -------------------------------------------------------------------
                         required time                          0.429    
                         arrival time                          -0.362    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.074ns  (arrival time - required time)
  Source:                 OUTMUX/dig6_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clk_220_clk_wiz_0  {rise@0.000ns fall@2.273ns period=4.545ns})
  Destination:            SSB/Digit6/seg_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_220_clk_wiz_0_1  {rise@0.000ns fall@2.273ns period=4.545ns})
  Path Group:             clk_220_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_220_clk_wiz_0_1 rise@0.000ns - clk_220_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.186ns (68.270%)  route 0.086ns (31.730%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.798ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_220_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.379    -1.689 r  generated_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.499    -1.190    generated_clock/inst/clk_220_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  generated_clock/inst/clkout5_buf/O
                         net (fo=1244, routed)        0.604    -0.560    OUTMUX/JA_OBUF[0]
    SLICE_X7Y97          FDSE                                         r  OUTMUX/dig6_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y97          FDSE (Prop_fdse_C_Q)         0.141    -0.419 r  OUTMUX/dig6_reg[2]/Q
                         net (fo=7, routed)           0.086    -0.333    SSB/Digit6/dig6_reg[3][2]
    SLICE_X6Y97          LUT4 (Prop_lut4_I1_O)        0.045    -0.288 r  SSB/Digit6/seg[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.288    SSB/Digit6/seg[6]
    SLICE_X6Y97          FDRE                                         r  SSB/Digit6/seg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_220_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.163    -2.245 r  generated_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.544    -1.702    generated_clock/inst/clk_220_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  generated_clock/inst/clkout5_buf/O
                         net (fo=1244, routed)        0.875    -0.798    SSB/Digit6/JA_OBUF[0]
    SLICE_X6Y97          FDRE                                         r  SSB/Digit6/seg_reg[6]/C
                         clock pessimism              0.251    -0.547    
                         clock uncertainty            0.064    -0.483    
    SLICE_X6Y97          FDRE (Hold_fdre_C_D)         0.121    -0.362    SSB/Digit6/seg_reg[6]
  -------------------------------------------------------------------
                         required time                          0.362    
                         arrival time                          -0.288    
  -------------------------------------------------------------------
                         slack                                  0.074    

Slack (MET) :             0.080ns  (arrival time - required time)
  Source:                 SSB/FSM_sequential_an_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_220_clk_wiz_0  {rise@0.000ns fall@2.273ns period=4.545ns})
  Destination:            SSB/seg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_220_clk_wiz_0_1  {rise@0.000ns fall@2.273ns period=4.545ns})
  Path Group:             clk_220_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_220_clk_wiz_0_1 rise@0.000ns - clk_220_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.528ns  (logic 0.234ns (44.306%)  route 0.294ns (55.694%))
  Logic Levels:           1  (MUXF7=1)
  Clock Path Skew:        0.279ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.796ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_220_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.379    -1.689 r  generated_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.499    -1.190    generated_clock/inst/clk_220_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  generated_clock/inst/clkout5_buf/O
                         net (fo=1244, routed)        0.598    -0.566    SSB/JA_OBUF[1]
    SLICE_X0Y103         FDRE                                         r  SSB/FSM_sequential_an_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y103         FDRE (Prop_fdre_C_Q)         0.141    -0.425 r  SSB/FSM_sequential_an_reg[2]/Q
                         net (fo=16, routed)          0.294    -0.131    SSB/Digit3/out[2]
    SLICE_X3Y96          MUXF7 (Prop_muxf7_S_O)       0.093    -0.038 r  SSB/Digit3/seg_reg[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.038    SSB/Digit3_n_1
    SLICE_X3Y96          FDRE                                         r  SSB/seg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_220_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.163    -2.245 r  generated_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.544    -1.702    generated_clock/inst/clk_220_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  generated_clock/inst/clkout5_buf/O
                         net (fo=1244, routed)        0.877    -0.796    SSB/JA_OBUF[1]
    SLICE_X3Y96          FDRE                                         r  SSB/seg_reg[5]/C
                         clock pessimism              0.509    -0.287    
                         clock uncertainty            0.064    -0.223    
    SLICE_X3Y96          FDRE (Hold_fdre_C_D)         0.105    -0.118    SSB/seg_reg[5]
  -------------------------------------------------------------------
                         required time                          0.118    
                         arrival time                          -0.038    
  -------------------------------------------------------------------
                         slack                                  0.080    

Slack (MET) :             0.091ns  (arrival time - required time)
  Source:                 OUTMUX/dig0_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_220_clk_wiz_0  {rise@0.000ns fall@2.273ns period=4.545ns})
  Destination:            SSB/Digit0/seg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_220_clk_wiz_0_1  {rise@0.000ns fall@2.273ns period=4.545ns})
  Path Group:             clk_220_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_220_clk_wiz_0_1 rise@0.000ns - clk_220_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.186ns (71.492%)  route 0.074ns (28.508%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.799ns
    Source Clock Delay      (SCD):    -0.561ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_220_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.379    -1.689 r  generated_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.499    -1.190    generated_clock/inst/clk_220_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  generated_clock/inst/clkout5_buf/O
                         net (fo=1244, routed)        0.603    -0.561    OUTMUX/JA_OBUF[0]
    SLICE_X4Y95          FDRE                                         r  OUTMUX/dig0_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y95          FDRE (Prop_fdre_C_Q)         0.141    -0.420 r  OUTMUX/dig0_reg[4]/Q
                         net (fo=14, routed)          0.074    -0.346    SSB/Digit0/dig0[4]
    SLICE_X5Y95          LUT5 (Prop_lut5_I1_O)        0.045    -0.301 r  SSB/Digit0/seg[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.301    SSB/Digit0/seg[3]
    SLICE_X5Y95          FDRE                                         r  SSB/Digit0/seg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_220_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.163    -2.245 r  generated_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.544    -1.702    generated_clock/inst/clk_220_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  generated_clock/inst/clkout5_buf/O
                         net (fo=1244, routed)        0.874    -0.799    SSB/Digit0/JA_OBUF[0]
    SLICE_X5Y95          FDRE                                         r  SSB/Digit0/seg_reg[3]/C
                         clock pessimism              0.251    -0.548    
                         clock uncertainty            0.064    -0.484    
    SLICE_X5Y95          FDRE (Hold_fdre_C_D)         0.092    -0.392    SSB/Digit0/seg_reg[3]
  -------------------------------------------------------------------
                         required time                          0.392    
                         arrival time                          -0.301    
  -------------------------------------------------------------------
                         slack                                  0.091    

Slack (MET) :             0.091ns  (arrival time - required time)
  Source:                 OUTMUX/dig6_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk_220_clk_wiz_0  {rise@0.000ns fall@2.273ns period=4.545ns})
  Destination:            SSB/Digit6/seg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_220_clk_wiz_0_1  {rise@0.000ns fall@2.273ns period=4.545ns})
  Path Group:             clk_220_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_220_clk_wiz_0_1 rise@0.000ns - clk_220_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.299ns  (logic 0.189ns (63.138%)  route 0.110ns (36.862%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.798ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_220_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.379    -1.689 r  generated_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.499    -1.190    generated_clock/inst/clk_220_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  generated_clock/inst/clkout5_buf/O
                         net (fo=1244, routed)        0.604    -0.560    OUTMUX/JA_OBUF[0]
    SLICE_X7Y97          FDSE                                         r  OUTMUX/dig6_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y97          FDSE (Prop_fdse_C_Q)         0.141    -0.419 r  OUTMUX/dig6_reg[1]/Q
                         net (fo=7, routed)           0.110    -0.309    SSB/Digit6/dig6_reg[3][1]
    SLICE_X6Y97          LUT4 (Prop_lut4_I3_O)        0.048    -0.261 r  SSB/Digit6/seg[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.261    SSB/Digit6/seg[1]
    SLICE_X6Y97          FDRE                                         r  SSB/Digit6/seg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_220_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.163    -2.245 r  generated_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.544    -1.702    generated_clock/inst/clk_220_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  generated_clock/inst/clkout5_buf/O
                         net (fo=1244, routed)        0.875    -0.798    SSB/Digit6/JA_OBUF[0]
    SLICE_X6Y97          FDRE                                         r  SSB/Digit6/seg_reg[1]/C
                         clock pessimism              0.251    -0.547    
                         clock uncertainty            0.064    -0.483    
    SLICE_X6Y97          FDRE (Hold_fdre_C_D)         0.131    -0.352    SSB/Digit6/seg_reg[1]
  -------------------------------------------------------------------
                         required time                          0.352    
                         arrival time                          -0.261    
  -------------------------------------------------------------------
                         slack                                  0.091    

Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 OUTMUX/dig6_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk_220_clk_wiz_0  {rise@0.000ns fall@2.273ns period=4.545ns})
  Destination:            SSB/Digit6/seg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_220_clk_wiz_0_1  {rise@0.000ns fall@2.273ns period=4.545ns})
  Path Group:             clk_220_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_220_clk_wiz_0_1 rise@0.000ns - clk_220_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.189ns (62.306%)  route 0.114ns (37.694%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.798ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_220_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.379    -1.689 r  generated_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.499    -1.190    generated_clock/inst/clk_220_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  generated_clock/inst/clkout5_buf/O
                         net (fo=1244, routed)        0.604    -0.560    OUTMUX/JA_OBUF[0]
    SLICE_X7Y97          FDSE                                         r  OUTMUX/dig6_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y97          FDSE (Prop_fdse_C_Q)         0.141    -0.419 r  OUTMUX/dig6_reg[1]/Q
                         net (fo=7, routed)           0.114    -0.305    SSB/Digit6/dig6_reg[3][1]
    SLICE_X6Y97          LUT4 (Prop_lut4_I3_O)        0.048    -0.257 r  SSB/Digit6/seg[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.257    SSB/Digit6/seg[3]
    SLICE_X6Y97          FDRE                                         r  SSB/Digit6/seg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_220_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.163    -2.245 r  generated_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.544    -1.702    generated_clock/inst/clk_220_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  generated_clock/inst/clkout5_buf/O
                         net (fo=1244, routed)        0.875    -0.798    SSB/Digit6/JA_OBUF[0]
    SLICE_X6Y97          FDRE                                         r  SSB/Digit6/seg_reg[3]/C
                         clock pessimism              0.251    -0.547    
                         clock uncertainty            0.064    -0.483    
    SLICE_X6Y97          FDRE (Hold_fdre_C_D)         0.131    -0.352    SSB/Digit6/seg_reg[3]
  -------------------------------------------------------------------
                         required time                          0.352    
                         arrival time                          -0.257    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.096ns  (arrival time - required time)
  Source:                 OUTMUX/BINBCD/dat_bcd_o_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_220_clk_wiz_0  {rise@0.000ns fall@2.273ns period=4.545ns})
  Destination:            OUTMUX/dig0_reg[1]/D
                            (rising edge-triggered cell FDSE clocked by clk_220_clk_wiz_0_1  {rise@0.000ns fall@2.273ns period=4.545ns})
  Path Group:             clk_220_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_220_clk_wiz_0_1 rise@0.000ns - clk_220_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.799ns
    Source Clock Delay      (SCD):    -0.561ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_220_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.379    -1.689 r  generated_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.499    -1.190    generated_clock/inst/clk_220_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  generated_clock/inst/clkout5_buf/O
                         net (fo=1244, routed)        0.603    -0.561    OUTMUX/BINBCD/JA_OBUF[0]
    SLICE_X7Y95          FDRE                                         r  OUTMUX/BINBCD/dat_bcd_o_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y95          FDRE (Prop_fdre_C_Q)         0.141    -0.420 r  OUTMUX/BINBCD/dat_bcd_o_reg[1]/Q
                         net (fo=1, routed)           0.110    -0.310    OUTMUX/bcd_converter_out[1]
    SLICE_X7Y94          FDSE                                         r  OUTMUX/dig0_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_220_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.163    -2.245 r  generated_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.544    -1.702    generated_clock/inst/clk_220_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  generated_clock/inst/clkout5_buf/O
                         net (fo=1244, routed)        0.874    -0.799    OUTMUX/JA_OBUF[0]
    SLICE_X7Y94          FDSE                                         r  OUTMUX/dig0_reg[1]/C
                         clock pessimism              0.254    -0.545    
                         clock uncertainty            0.064    -0.481    
    SLICE_X7Y94          FDSE (Hold_fdse_C_D)         0.075    -0.406    OUTMUX/dig0_reg[1]
  -------------------------------------------------------------------
                         required time                          0.406    
                         arrival time                          -0.310    
  -------------------------------------------------------------------
                         slack                                  0.096    

Slack (MET) :             0.097ns  (arrival time - required time)
  Source:                 DB/shift_pb4_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_220_clk_wiz_0  {rise@0.000ns fall@2.273ns period=4.545ns})
  Destination:            DB/pbtn_db_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_220_clk_wiz_0_1  {rise@0.000ns fall@2.273ns period=4.545ns})
  Path Group:             clk_220_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_220_clk_wiz_0_1 rise@0.000ns - clk_220_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.298ns  (logic 0.186ns (62.352%)  route 0.112ns (37.648%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.796ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_220_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.379    -1.689 r  generated_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.499    -1.190    generated_clock/inst/clk_220_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  generated_clock/inst/clkout5_buf/O
                         net (fo=1244, routed)        0.604    -0.560    DB/clk_220
    SLICE_X1Y93          FDRE                                         r  DB/shift_pb4_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y93          FDRE (Prop_fdre_C_Q)         0.141    -0.419 r  DB/shift_pb4_reg[2]/Q
                         net (fo=2, routed)           0.112    -0.307    DB/shift_pb4[2]
    SLICE_X2Y93          LUT5 (Prop_lut5_I1_O)        0.045    -0.262 r  DB/pbtn_db[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.262    DB/pbtn_db[4]_i_1_n_0
    SLICE_X2Y93          FDRE                                         r  DB/pbtn_db_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_220_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.163    -2.245 r  generated_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.544    -1.702    generated_clock/inst/clk_220_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  generated_clock/inst/clkout5_buf/O
                         net (fo=1244, routed)        0.877    -0.796    DB/clk_220
    SLICE_X2Y93          FDRE                                         r  DB/pbtn_db_reg[4]/C
                         clock pessimism              0.252    -0.544    
                         clock uncertainty            0.064    -0.480    
    SLICE_X2Y93          FDRE (Hold_fdre_C_D)         0.121    -0.359    DB/pbtn_db_reg[4]
  -------------------------------------------------------------------
                         required time                          0.359    
                         arrival time                          -0.262    
  -------------------------------------------------------------------
                         slack                                  0.097    

Slack (MET) :             0.099ns  (arrival time - required time)
  Source:                 OUTMUX/dig6_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk_220_clk_wiz_0  {rise@0.000ns fall@2.273ns period=4.545ns})
  Destination:            SSB/Digit6/seg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_220_clk_wiz_0_1  {rise@0.000ns fall@2.273ns period=4.545ns})
  Path Group:             clk_220_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_220_clk_wiz_0_1 rise@0.000ns - clk_220_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.186ns (62.765%)  route 0.110ns (37.235%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.798ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_220_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.379    -1.689 r  generated_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.499    -1.190    generated_clock/inst/clk_220_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  generated_clock/inst/clkout5_buf/O
                         net (fo=1244, routed)        0.604    -0.560    OUTMUX/JA_OBUF[0]
    SLICE_X7Y97          FDSE                                         r  OUTMUX/dig6_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y97          FDSE (Prop_fdse_C_Q)         0.141    -0.419 r  OUTMUX/dig6_reg[1]/Q
                         net (fo=7, routed)           0.110    -0.309    SSB/Digit6/dig6_reg[3][1]
    SLICE_X6Y97          LUT4 (Prop_lut4_I3_O)        0.045    -0.264 r  SSB/Digit6/seg[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.264    SSB/Digit6/seg[0]
    SLICE_X6Y97          FDRE                                         r  SSB/Digit6/seg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_220_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.163    -2.245 r  generated_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.544    -1.702    generated_clock/inst/clk_220_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  generated_clock/inst/clkout5_buf/O
                         net (fo=1244, routed)        0.875    -0.798    SSB/Digit6/JA_OBUF[0]
    SLICE_X6Y97          FDRE                                         r  SSB/Digit6/seg_reg[0]/C
                         clock pessimism              0.251    -0.547    
                         clock uncertainty            0.064    -0.483    
    SLICE_X6Y97          FDRE (Hold_fdre_C_D)         0.120    -0.363    SSB/Digit6/seg_reg[0]
  -------------------------------------------------------------------
                         required time                          0.363    
                         arrival time                          -0.264    
  -------------------------------------------------------------------
                         slack                                  0.099    

Slack (MET) :             0.102ns  (arrival time - required time)
  Source:                 OUTMUX/BINBCD/dat_bcd_o_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_220_clk_wiz_0  {rise@0.000ns fall@2.273ns period=4.545ns})
  Destination:            OUTMUX/dig3_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_220_clk_wiz_0_1  {rise@0.000ns fall@2.273ns period=4.545ns})
  Path Group:             clk_220_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_220_clk_wiz_0_1 rise@0.000ns - clk_220_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.730%)  route 0.112ns (44.270%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.798ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_220_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.379    -1.689 r  generated_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.499    -1.190    generated_clock/inst/clk_220_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  generated_clock/inst/clkout5_buf/O
                         net (fo=1244, routed)        0.604    -0.560    OUTMUX/BINBCD/JA_OBUF[0]
    SLICE_X7Y98          FDRE                                         r  OUTMUX/BINBCD/dat_bcd_o_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y98          FDRE (Prop_fdre_C_Q)         0.141    -0.419 r  OUTMUX/BINBCD/dat_bcd_o_reg[13]/Q
                         net (fo=1, routed)           0.112    -0.307    OUTMUX/dat_bcd_o[13]
    SLICE_X7Y97          FDRE                                         r  OUTMUX/dig3_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_220_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.163    -2.245 r  generated_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.544    -1.702    generated_clock/inst/clk_220_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  generated_clock/inst/clkout5_buf/O
                         net (fo=1244, routed)        0.875    -0.798    OUTMUX/JA_OBUF[0]
    SLICE_X7Y97          FDRE                                         r  OUTMUX/dig3_reg[1]/C
                         clock pessimism              0.254    -0.544    
                         clock uncertainty            0.064    -0.480    
    SLICE_X7Y97          FDRE (Hold_fdre_C_D)         0.071    -0.409    OUTMUX/dig3_reg[1]
  -------------------------------------------------------------------
                         required time                          0.409    
                         arrival time                          -0.307    
  -------------------------------------------------------------------
                         slack                                  0.102    





