// Seed: 3698874637
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  input wire id_4;
  input wire id_3;
  inout wire id_2;
  output wire id_1;
  assign id_2 = 1;
  assign id_1 = id_3;
  supply1 id_5;
  wire id_6 = id_3;
  wire id_7;
  assign module_1.type_5 = 0;
  if (1) begin : LABEL_0
    assign id_5 = 1;
  end
  wire id_8;
endmodule
macromodule module_1 (
    input wor id_0,
    input wire id_1,
    input supply1 id_2
);
  id_4 :
  assert property (@(id_4) !id_0)
  else;
  module_0 modCall_1 (
      id_4,
      id_4,
      id_4,
      id_4
  );
endmodule
