
--Carlos Perez Araujo , Tecnologico de Estudios Superiores de Monterrey
LIBRARY IEEE;
USE IEEE.STD_LOGIC_1164.ALL;
USE IEEE.NUMERIC_STD.ALL;

ENTITY DATA_REGISTER IS
	PORT (W: IN STD_LOGIC; 
			READ_REGDATA1: IN STD_LOGIC_VECTOR (31 DOWNTO 0);
			READ_REGDATA2: IN STD_LOGIC_VECTOR (31 DOWNTO 0);
			DATA_OUT: OUT STD_LOGIC_VECTOR (4 DOWNTO 0));
			
			
END MUX_1X2; 

ARCHITECTURE BEHAVIORAL OF MUX_1X2 IS