# ARM-Datapath-and-Control
A five-stage pipeline ARM processor.

### Program Overview

Using a SystemVerilog hardware description language, this project includes the specification and implementation of a processor-based
system with the capabilities of supporting a complete set of branching, memory, and data-processing instructions and handling structural
and data hazards.
