#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 9;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_000002cdaf01e410 .scope module, "top_module_tb" "top_module_tb" 2 4;
 .timescale -9 -9;
v000002cdaf032ba0_0 .var "a", 0 0;
v000002cdaf063a20_0 .net "and_out", 0 0, L_000002cdaf065c30;  1 drivers
v000002cdaf0642e0_0 .var "b", 0 0;
v000002cdaf0638e0_0 .net "not_out", 0 0, L_000002cdaf0553c0;  1 drivers
v000002cdaf063b60_0 .net "or_out", 0 0, L_000002cdaf0668c0;  1 drivers
S_000002cdaf01e5a0 .scope module, "uut" "top_module" 2 9, 3 24 0, S_000002cdaf01e410;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "and_out";
    .port_info 3 /OUTPUT 1 "not_out";
    .port_info 4 /OUTPUT 1 "or_out";
v000002cdaf065af0_0 .net "a", 0 0, v000002cdaf032ba0_0;  1 drivers
v000002cdaf065b90_0 .net "and_out", 0 0, L_000002cdaf065c30;  alias, 1 drivers
v000002cdaf0329c0_0 .net "b", 0 0, v000002cdaf0642e0_0;  1 drivers
v000002cdaf032a60_0 .net "not_out", 0 0, L_000002cdaf0553c0;  alias, 1 drivers
v000002cdaf032b00_0 .net "or_out", 0 0, L_000002cdaf0668c0;  alias, 1 drivers
S_000002cdaf01cff0 .scope module, "and1" "and_gate" 3 31, 3 1 0, S_000002cdaf01e5a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_000002cdaf065c30 .functor AND 1, v000002cdaf032ba0_0, v000002cdaf0642e0_0, C4<1>, C4<1>;
v000002cdaf0331a0_0 .net "a", 0 0, v000002cdaf032ba0_0;  alias, 1 drivers
v000002cdaf055320_0 .net "b", 0 0, v000002cdaf0642e0_0;  alias, 1 drivers
v000002cdaf01e730_0 .net "out", 0 0, L_000002cdaf065c30;  alias, 1 drivers
S_000002cdaf01d180 .scope module, "not1" "not_gate" 3 32, 3 9 0, S_000002cdaf01e5a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /OUTPUT 1 "out";
L_000002cdaf0553c0 .functor NOT 1, v000002cdaf032ba0_0, C4<0>, C4<0>, C4<0>;
v000002cdaf01e7d0_0 .net "a", 0 0, v000002cdaf032ba0_0;  alias, 1 drivers
v000002cdaf01d310_0 .net "out", 0 0, L_000002cdaf0553c0;  alias, 1 drivers
S_000002cdaf065820 .scope module, "or1" "or_gate" 3 33, 3 16 0, S_000002cdaf01e5a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_000002cdaf0668c0 .functor OR 1, v000002cdaf032ba0_0, v000002cdaf0642e0_0, C4<0>, C4<0>;
v000002cdaf01d3b0_0 .net "a", 0 0, v000002cdaf032ba0_0;  alias, 1 drivers
v000002cdaf0659b0_0 .net "b", 0 0, v000002cdaf0642e0_0;  alias, 1 drivers
v000002cdaf065a50_0 .net "out", 0 0, L_000002cdaf0668c0;  alias, 1 drivers
    .scope S_000002cdaf01e410;
T_0 ;
    %vpi_call 2 20 "$dumpfile", "top_module_tb.vcd" {0 0 0};
    %vpi_call 2 21 "$dumpvars", 32'sb00000000000000000000000000000000, S_000002cdaf01e410 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002cdaf032ba0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002cdaf0642e0_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002cdaf032ba0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002cdaf0642e0_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002cdaf032ba0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002cdaf0642e0_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002cdaf032ba0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002cdaf0642e0_0, 0, 1;
    %delay 1, 0;
    %vpi_call 2 26 "$finish" {0 0 0};
    %end;
    .thread T_0;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "top_module_tb.v";
    "./top_module.v";
