---
layout: post
title:  "7_1_16_patch1"
date:   2017-10-06 17:17:31 +0200
categories: cmssw
relmajor: 7
relminor: 1
relsubminor: 16
relpatch: _patch1
---

# CMSSW_7_1_16_patch1
#### Changes since CMSSW_7_1_16:

[compare to previous](https://github.com/cms-sw/cmssw/compare/CMSSW_7_1_16...CMSSW_7_1_16_patch1)



1. [7074](http://github.com/cms-sw/cmssw/pull/7074){:target="_blank"}  from **@eavdeeva**: TECRing7 scenario added `alca`  created: 2015-01-07T21:41:15Z merged: 2015-05-26T04:34:35Z

1. [9182](http://github.com/cms-sw/cmssw/pull/9182){:target="_blank"}  from **@franzoni**: updating missing pythia6->pythia8 conversions in RelVal workflow `pdmv`  created: 2015-05-20T19:23:52Z merged: 2015-05-26T04:34:20Z

1. [9185](http://github.com/cms-sw/cmssw/pull/9185){:target="_blank"}  from **@bendavid**: Add protection for lhe length (71X) `generators`  created: 2015-05-20T20:55:18Z merged: 2015-05-26T04:34:11Z

#### CMSDIST Changes between Tags REL/CMSSW_7_1_16/slc6_amd64_gcc481 and REL/CMSSW_7_1_16_patch1/slc6_amd64_gcc481:

[compare to previous](https://github.com/cms-sw/cmsdist/compare/REL/CMSSW_7_1_16/slc6_amd64_gcc481...REL/CMSSW_7_1_16_patch1/slc6_amd64_gcc481)


