#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Mon Feb 10 23:46:37 2025
# Process ID: 10296
# Current directory: C:/Users/Muaz/Documents/Parser/Parser.runs/impl_1
# Command line: vivado.exe -log parser_bd_wrapper.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source parser_bd_wrapper.tcl -notrace
# Log file: C:/Users/Muaz/Documents/Parser/Parser.runs/impl_1/parser_bd_wrapper.vdi
# Journal file: C:/Users/Muaz/Documents/Parser/Parser.runs/impl_1\vivado.jou
#-----------------------------------------------------------
source parser_bd_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Muaz/Documents/Parser/Parser.srcs/sources_1/imports'.
WARNING: [IP_Flow 19-3685] Ignored loading user repository 'c:/Users/Muaz/Documents/Parser/Parser.srcs/sources_1/imports/parser'. The path is contained within another repository.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.3/data/ip'.
Command: link_design -top parser_bd_wrapper -part xc7a200tsbg484-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Muaz/Documents/Parser/Parser.srcs/sources_1/bd/parser_bd/ip/parser_bd_clk_wiz_0_0/parser_bd_clk_wiz_0_0.dcp' for cell 'parser_bd_i/clk_wiz_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Muaz/Documents/Parser/Parser.srcs/sources_1/bd/parser_bd/ip/parser_bd_hcsr04_sensor_0_1/parser_bd_hcsr04_sensor_0_1.dcp' for cell 'parser_bd_i/hcsr04_sensor_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Muaz/Documents/Parser/Parser.srcs/sources_1/bd/parser_bd/ip/parser_bd_ila_0_0/parser_bd_ila_0_0.dcp' for cell 'parser_bd_i/ila_0'
INFO: [Netlist 29-17] Analyzing 138 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.3
INFO: [Device 21-403] Loading part xc7a200tsbg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Chipscope 16-324] Core: parser_bd_i/ila_0 UUID: 98fe652a-9de3-5cf7-8fde-24d11cf56513 
Parsing XDC File [c:/Users/Muaz/Documents/Parser/Parser.srcs/sources_1/bd/parser_bd/ip/parser_bd_clk_wiz_0_0/parser_bd_clk_wiz_0_0_board.xdc] for cell 'parser_bd_i/clk_wiz_0/inst'
Finished Parsing XDC File [c:/Users/Muaz/Documents/Parser/Parser.srcs/sources_1/bd/parser_bd/ip/parser_bd_clk_wiz_0_0/parser_bd_clk_wiz_0_0_board.xdc] for cell 'parser_bd_i/clk_wiz_0/inst'
Parsing XDC File [c:/Users/Muaz/Documents/Parser/Parser.srcs/sources_1/bd/parser_bd/ip/parser_bd_clk_wiz_0_0/parser_bd_clk_wiz_0_0.xdc] for cell 'parser_bd_i/clk_wiz_0/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [c:/Users/Muaz/Documents/Parser/Parser.srcs/sources_1/bd/parser_bd/ip/parser_bd_clk_wiz_0_0/parser_bd_clk_wiz_0_0.xdc:57]
INFO: [Timing 38-2] Deriving generated clocks [c:/Users/Muaz/Documents/Parser/Parser.srcs/sources_1/bd/parser_bd/ip/parser_bd_clk_wiz_0_0/parser_bd_clk_wiz_0_0.xdc:57]
get_clocks: Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 1295.828 ; gain = 604.285
Finished Parsing XDC File [c:/Users/Muaz/Documents/Parser/Parser.srcs/sources_1/bd/parser_bd/ip/parser_bd_clk_wiz_0_0/parser_bd_clk_wiz_0_0.xdc] for cell 'parser_bd_i/clk_wiz_0/inst'
Parsing XDC File [c:/Users/Muaz/Documents/Parser/Parser.srcs/sources_1/bd/parser_bd/ip/parser_bd_ila_0_0/ila_v6_2/constraints/ila_impl.xdc] for cell 'parser_bd_i/ila_0/inst'
Finished Parsing XDC File [c:/Users/Muaz/Documents/Parser/Parser.srcs/sources_1/bd/parser_bd/ip/parser_bd_ila_0_0/ila_v6_2/constraints/ila_impl.xdc] for cell 'parser_bd_i/ila_0/inst'
Parsing XDC File [c:/Users/Muaz/Documents/Parser/Parser.srcs/sources_1/bd/parser_bd/ip/parser_bd_ila_0_0/ila_v6_2/constraints/ila.xdc] for cell 'parser_bd_i/ila_0/inst'
Finished Parsing XDC File [c:/Users/Muaz/Documents/Parser/Parser.srcs/sources_1/bd/parser_bd/ip/parser_bd_ila_0_0/ila_v6_2/constraints/ila.xdc] for cell 'parser_bd_i/ila_0/inst'
Parsing XDC File [C:/Users/Muaz/Documents/Parser/Parser.srcs/constrs_1/new/constraints.xdc]
Finished Parsing XDC File [C:/Users/Muaz/Documents/Parser/Parser.srcs/constrs_1/new/constraints.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1296.672 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 52 instances were transformed.
  CFGLUT5 => CFGLUT5 (SRLC32E, SRL16E): 52 instances

16 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 1296.672 ; gain = 999.133
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a200t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a200t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.717 . Memory (MB): peak = 1296.672 ; gain = 0.000

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 191a75db8

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.105 . Memory (MB): peak = 1311.832 ; gain = 15.160

Starting Logic Optimization Task

Phase 1 Generate And Synthesize Debug Cores
INFO: [Chipscope 16-329] Generating Script for core instance : dbg_hub 
INFO: [IP_Flow 19-3806] Processing IP xilinx.com:ip:xsdbm:3.0 for cell dbg_hub_CV.
INFO: [Chipscope 16-220] Re-using generated and synthesized IP, "xilinx.com:ip:xsdbm:3.0", from Vivado IP cache entry "06fc8d3be0d80af2".
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.028 . Memory (MB): peak = 1415.855 ; gain = 0.000
Phase 1 Generate And Synthesize Debug Cores | Checksum: a128eda6

Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 1415.855 ; gain = 14.754

Phase 2 Retarget
INFO: [Opt 31-138] Pushed 1 inverter(s) to 1 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 2 Retarget | Checksum: 197f65883

Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 1415.855 ; gain = 14.754
INFO: [Opt 31-389] Phase Retarget created 4 cells and removed 13 cells
INFO: [Opt 31-1021] In phase Retarget, 189 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 3 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 3 Constant propagation | Checksum: 13aa9fd23

Time (s): cpu = 00:00:02 ; elapsed = 00:00:11 . Memory (MB): peak = 1415.855 ; gain = 14.754
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 16 cells
INFO: [Opt 31-1021] In phase Constant propagation, 167 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 4 Sweep
Phase 4 Sweep | Checksum: 135944787

Time (s): cpu = 00:00:02 ; elapsed = 00:00:11 . Memory (MB): peak = 1415.855 ; gain = 14.754
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 46 cells
INFO: [Opt 31-1021] In phase Sweep, 899 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 5 BUFG optimization
INFO: [Opt 31-194] Inserted BUFG parser_bd_i/clk_wiz_0/inst/clk_out1_parser_bd_clk_wiz_0_0_BUFG_inst to drive 0 load(s) on clock net parser_bd_i/clk_wiz_0/inst/clk_out1_parser_bd_clk_wiz_0_0_BUFG
INFO: [Opt 31-193] Inserted 1 BUFG(s) on clock nets
Phase 5 BUFG optimization | Checksum: 177e04b54

Time (s): cpu = 00:00:02 ; elapsed = 00:00:11 . Memory (MB): peak = 1415.855 ; gain = 14.754
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 6 Shift Register Optimization
Phase 6 Shift Register Optimization | Checksum: 16b4ff33e

Time (s): cpu = 00:00:02 ; elapsed = 00:00:11 . Memory (MB): peak = 1415.855 ; gain = 14.754
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 7 Post Processing Netlist
Phase 7 Post Processing Netlist | Checksum: 15f9ecf55

Time (s): cpu = 00:00:02 ; elapsed = 00:00:11 . Memory (MB): peak = 1415.855 ; gain = 14.754
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Post Processing Netlist, 63 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               4  |              13  |                                            189  |
|  Constant propagation         |               0  |              16  |                                            167  |
|  Sweep                        |               0  |              46  |                                            899  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                             63  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 1415.855 ; gain = 0.000
Ending Logic Optimization Task | Checksum: 97f10752

Time (s): cpu = 00:00:02 ; elapsed = 00:00:11 . Memory (MB): peak = 1415.855 ; gain = 14.754

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-7.715 | TNS=-36.819 |
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 1 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 1 newly gated: 0 Total Ports: 2
Ending PowerOpt Patch Enables Task | Checksum: c7fcd1f0

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.030 . Memory (MB): peak = 1565.969 ; gain = 0.000
Ending Power Optimization Task | Checksum: c7fcd1f0

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 1565.969 ; gain = 150.113

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: c7fcd1f0

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1565.969 ; gain = 0.000

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1565.969 ; gain = 0.000
Ending Netlist Obfuscation Task | Checksum: 6fbcc3e5

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1565.969 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
50 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:06 ; elapsed = 00:00:14 . Memory (MB): peak = 1565.969 ; gain = 269.297
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1565.969 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.039 . Memory (MB): peak = 1565.969 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1565.969 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/Muaz/Documents/Parser/Parser.runs/impl_1/parser_bd_wrapper_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file parser_bd_wrapper_drc_opted.rpt -pb parser_bd_wrapper_drc_opted.pb -rpx parser_bd_wrapper_drc_opted.rpx
Command: report_drc -file parser_bd_wrapper_drc_opted.rpt -pb parser_bd_wrapper_drc_opted.pb -rpx parser_bd_wrapper_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file C:/Users/Muaz/Documents/Parser/Parser.runs/impl_1/parser_bd_wrapper_drc_opted.rpt.
report_drc completed successfully
INFO: [Chipscope 16-240] Debug cores have already been implemented
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a200t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a200t'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1565.969 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 6f1d73ee

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.011 . Memory (MB): peak = 1565.969 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 1565.969 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 13ff40fad

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1565.969 ; gain = 0.000

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 178b67561

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1565.969 ; gain = 0.000

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 178b67561

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1565.969 ; gain = 0.000
Phase 1 Placer Initialization | Checksum: 178b67561

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1565.969 ; gain = 0.000

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 1e7f13018

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1565.969 ; gain = 0.000

Phase 2.2 Physical Synthesis In Placer
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-677] No candidate cells for Shift Register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-949] No candidate nets found for HD net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1565.969 ; gain = 0.000

Summary of Physical Synthesis Optimizations
============================================


----------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
----------------------------------------------------------------------------------------------------------------------------------------
|  Very High Fanout              |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register                |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  BRAM Register                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  HD Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                         |            0  |              0  |                     0  |           0  |           5  |  00:00:00  |
----------------------------------------------------------------------------------------------------------------------------------------


Phase 2.2 Physical Synthesis In Placer | Checksum: 24db96327

Time (s): cpu = 00:00:11 ; elapsed = 00:00:07 . Memory (MB): peak = 1565.969 ; gain = 0.000
Phase 2 Global Placement | Checksum: 19d34c58b

Time (s): cpu = 00:00:11 ; elapsed = 00:00:07 . Memory (MB): peak = 1565.969 ; gain = 0.000

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 19d34c58b

Time (s): cpu = 00:00:11 ; elapsed = 00:00:07 . Memory (MB): peak = 1565.969 ; gain = 0.000

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 165841ca1

Time (s): cpu = 00:00:12 ; elapsed = 00:00:07 . Memory (MB): peak = 1565.969 ; gain = 0.000

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 13c5fd1aa

Time (s): cpu = 00:00:12 ; elapsed = 00:00:07 . Memory (MB): peak = 1565.969 ; gain = 0.000

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 12b61d7b3

Time (s): cpu = 00:00:12 ; elapsed = 00:00:07 . Memory (MB): peak = 1565.969 ; gain = 0.000

Phase 3.5 Fast Optimization
Phase 3.5 Fast Optimization | Checksum: 1a040bcc7

Time (s): cpu = 00:00:13 ; elapsed = 00:00:08 . Memory (MB): peak = 1565.969 ; gain = 0.000

Phase 3.6 Small Shape Detail Placement
Phase 3.6 Small Shape Detail Placement | Checksum: 1f3a1fed3

Time (s): cpu = 00:00:14 ; elapsed = 00:00:09 . Memory (MB): peak = 1565.969 ; gain = 0.000

Phase 3.7 Re-assign LUT pins
Phase 3.7 Re-assign LUT pins | Checksum: 1f6cef55f

Time (s): cpu = 00:00:14 ; elapsed = 00:00:10 . Memory (MB): peak = 1565.969 ; gain = 0.000

Phase 3.8 Pipeline Register Optimization
Phase 3.8 Pipeline Register Optimization | Checksum: 209bc1c0a

Time (s): cpu = 00:00:14 ; elapsed = 00:00:10 . Memory (MB): peak = 1565.969 ; gain = 0.000

Phase 3.9 Fast Optimization
Phase 3.9 Fast Optimization | Checksum: 1b626aed6

Time (s): cpu = 00:00:16 ; elapsed = 00:00:11 . Memory (MB): peak = 1565.969 ; gain = 0.000
Phase 3 Detail Placement | Checksum: 1b626aed6

Time (s): cpu = 00:00:16 ; elapsed = 00:00:11 . Memory (MB): peak = 1565.969 ; gain = 0.000

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 73c57d4f

Phase 4.1.1.1 BUFG Insertion
INFO: [Place 46-46] BUFG insertion identified 0 candidate nets, 0 success, 0 bufg driver replicated, 0 skipped for placement/routing, 0 skipped for timing, 0 skipped for netlist change reason
Phase 4.1.1.1 BUFG Insertion | Checksum: 73c57d4f

Time (s): cpu = 00:00:17 ; elapsed = 00:00:12 . Memory (MB): peak = 1565.969 ; gain = 0.000
INFO: [Place 30-746] Post Placement Timing Summary WNS=-8.441. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 1af703a00

Time (s): cpu = 00:00:23 ; elapsed = 00:00:18 . Memory (MB): peak = 1565.969 ; gain = 0.000
Phase 4.1 Post Commit Optimization | Checksum: 1af703a00

Time (s): cpu = 00:00:23 ; elapsed = 00:00:18 . Memory (MB): peak = 1565.969 ; gain = 0.000

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 1af703a00

Time (s): cpu = 00:00:23 ; elapsed = 00:00:18 . Memory (MB): peak = 1565.969 ; gain = 0.000

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 1af703a00

Time (s): cpu = 00:00:23 ; elapsed = 00:00:18 . Memory (MB): peak = 1565.969 ; gain = 0.000

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1565.969 ; gain = 0.000
Phase 4.4 Final Placement Cleanup | Checksum: 1fce183f3

Time (s): cpu = 00:00:23 ; elapsed = 00:00:18 . Memory (MB): peak = 1565.969 ; gain = 0.000
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1fce183f3

Time (s): cpu = 00:00:23 ; elapsed = 00:00:18 . Memory (MB): peak = 1565.969 ; gain = 0.000
Ending Placer Task | Checksum: fda5dca3

Time (s): cpu = 00:00:23 ; elapsed = 00:00:18 . Memory (MB): peak = 1565.969 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
81 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:24 ; elapsed = 00:00:19 . Memory (MB): peak = 1565.969 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1565.969 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1565.969 ; gain = 0.000
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.308 . Memory (MB): peak = 1565.969 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/Muaz/Documents/Parser/Parser.runs/impl_1/parser_bd_wrapper_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file parser_bd_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.054 . Memory (MB): peak = 1565.969 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file parser_bd_wrapper_utilization_placed.rpt -pb parser_bd_wrapper_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file parser_bd_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.015 . Memory (MB): peak = 1565.969 ; gain = 0.000
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a200t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a200t'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs
Checksum: PlaceDB: a3f1a622 ConstDB: 0 ShapeSum: 59b43681 RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 12fa7003c

Time (s): cpu = 00:01:04 ; elapsed = 00:00:56 . Memory (MB): peak = 1688.641 ; gain = 122.672
Post Restoration Checksum: NetGraph: b3bee73e NumContArr: 7be818fe Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 12fa7003c

Time (s): cpu = 00:01:04 ; elapsed = 00:00:56 . Memory (MB): peak = 1718.570 ; gain = 152.602

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 12fa7003c

Time (s): cpu = 00:01:04 ; elapsed = 00:00:57 . Memory (MB): peak = 1727.316 ; gain = 161.348

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 12fa7003c

Time (s): cpu = 00:01:04 ; elapsed = 00:00:57 . Memory (MB): peak = 1727.316 ; gain = 161.348
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: ffec3118

Time (s): cpu = 00:01:05 ; elapsed = 00:00:58 . Memory (MB): peak = 1761.082 ; gain = 195.113
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-8.193 | TNS=-39.583| WHS=-0.173 | THS=-80.236|


Phase 2.5 Update Timing for Bus Skew

Phase 2.5.1 Update Timing
Phase 2.5.1 Update Timing | Checksum: d4fd46c3

Time (s): cpu = 00:01:06 ; elapsed = 00:00:58 . Memory (MB): peak = 1761.082 ; gain = 195.113
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-8.193 | TNS=-39.157| WHS=N/A    | THS=N/A    |

Phase 2.5 Update Timing for Bus Skew | Checksum: eeb9fe92

Time (s): cpu = 00:01:06 ; elapsed = 00:00:58 . Memory (MB): peak = 1762.094 ; gain = 196.125
Phase 2 Router Initialization | Checksum: aad1658c

Time (s): cpu = 00:01:06 ; elapsed = 00:00:58 . Memory (MB): peak = 1762.094 ; gain = 196.125

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 15786f0af

Time (s): cpu = 00:01:07 ; elapsed = 00:00:59 . Memory (MB): peak = 1762.094 ; gain = 196.125

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 396
 Number of Nodes with overlaps = 73
 Number of Nodes with overlaps = 23
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-8.485 | TNS=-41.010| WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 286ba8ded

Time (s): cpu = 00:01:09 ; elapsed = 00:01:00 . Memory (MB): peak = 1762.094 ; gain = 196.125

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 136
 Number of Nodes with overlaps = 40
 Number of Nodes with overlaps = 13
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-7.961 | TNS=-38.390| WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 15056b455

Time (s): cpu = 00:01:10 ; elapsed = 00:01:01 . Memory (MB): peak = 1762.094 ; gain = 196.125

Phase 4.3 Global Iteration 2
 Number of Nodes with overlaps = 133
 Number of Nodes with overlaps = 49
 Number of Nodes with overlaps = 9
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-7.984 | TNS=-38.505| WHS=N/A    | THS=N/A    |

Phase 4.3 Global Iteration 2 | Checksum: 18dd05aec

Time (s): cpu = 00:01:12 ; elapsed = 00:01:03 . Memory (MB): peak = 1762.094 ; gain = 196.125
Phase 4 Rip-up And Reroute | Checksum: 18dd05aec

Time (s): cpu = 00:01:12 ; elapsed = 00:01:03 . Memory (MB): peak = 1762.094 ; gain = 196.125

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: f6d42722

Time (s): cpu = 00:01:12 ; elapsed = 00:01:03 . Memory (MB): peak = 1762.094 ; gain = 196.125
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-7.882 | TNS=-37.995| WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0
Phase 5.1 Delay CleanUp | Checksum: aacef526

Time (s): cpu = 00:01:12 ; elapsed = 00:01:03 . Memory (MB): peak = 1762.094 ; gain = 196.125

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: aacef526

Time (s): cpu = 00:01:12 ; elapsed = 00:01:03 . Memory (MB): peak = 1762.094 ; gain = 196.125
Phase 5 Delay and Skew Optimization | Checksum: aacef526

Time (s): cpu = 00:01:12 ; elapsed = 00:01:03 . Memory (MB): peak = 1762.094 ; gain = 196.125

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 1683822f6

Time (s): cpu = 00:01:12 ; elapsed = 00:01:03 . Memory (MB): peak = 1762.094 ; gain = 196.125
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-7.882 | TNS=-37.995| WHS=0.025  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: be3613cb

Time (s): cpu = 00:01:12 ; elapsed = 00:01:03 . Memory (MB): peak = 1762.094 ; gain = 196.125
Phase 6 Post Hold Fix | Checksum: be3613cb

Time (s): cpu = 00:01:12 ; elapsed = 00:01:03 . Memory (MB): peak = 1762.094 ; gain = 196.125

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.14133 %
  Global Horizontal Routing Utilization  = 0.164871 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Congestion Report
North Dir 1x1 Area, Max Cong = 35.1351%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 34.2342%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 26.4706%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 35.2941%, No Congested Regions.

------------------------------
Reporting congestion hotspots
------------------------------
Direction: North
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: South
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: East
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: West
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0

Phase 7 Route finalize | Checksum: 1126899c6

Time (s): cpu = 00:01:12 ; elapsed = 00:01:03 . Memory (MB): peak = 1762.094 ; gain = 196.125

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 1126899c6

Time (s): cpu = 00:01:12 ; elapsed = 00:01:03 . Memory (MB): peak = 1762.094 ; gain = 196.125

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: f17f3401

Time (s): cpu = 00:01:12 ; elapsed = 00:01:03 . Memory (MB): peak = 1762.094 ; gain = 196.125

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=-7.882 | TNS=-37.995| WHS=0.025  | THS=0.000  |

WARNING: [Route 35-328] Router estimated timing not met.
Resolution: For a complete and accurate timing signoff, report_timing_summary must be run after route_design. Alternatively, route_design can be run with the -timing_summary option to enable a complete timing signoff at the end of route_design.
Phase 10 Post Router Timing | Checksum: f17f3401

Time (s): cpu = 00:01:12 ; elapsed = 00:01:03 . Memory (MB): peak = 1762.094 ; gain = 196.125
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:01:12 ; elapsed = 00:01:03 . Memory (MB): peak = 1762.094 ; gain = 196.125

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
101 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:01:14 ; elapsed = 00:01:04 . Memory (MB): peak = 1762.094 ; gain = 196.125
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1762.094 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1762.094 ; gain = 0.000
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.357 . Memory (MB): peak = 1762.094 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/Muaz/Documents/Parser/Parser.runs/impl_1/parser_bd_wrapper_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file parser_bd_wrapper_drc_routed.rpt -pb parser_bd_wrapper_drc_routed.pb -rpx parser_bd_wrapper_drc_routed.rpx
Command: report_drc -file parser_bd_wrapper_drc_routed.rpt -pb parser_bd_wrapper_drc_routed.pb -rpx parser_bd_wrapper_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file C:/Users/Muaz/Documents/Parser/Parser.runs/impl_1/parser_bd_wrapper_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file parser_bd_wrapper_methodology_drc_routed.rpt -pb parser_bd_wrapper_methodology_drc_routed.pb -rpx parser_bd_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file parser_bd_wrapper_methodology_drc_routed.rpt -pb parser_bd_wrapper_methodology_drc_routed.pb -rpx parser_bd_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file C:/Users/Muaz/Documents/Parser/Parser.runs/impl_1/parser_bd_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file parser_bd_wrapper_power_routed.rpt -pb parser_bd_wrapper_power_summary_routed.pb -rpx parser_bd_wrapper_power_routed.rpx
Command: report_power -file parser_bd_wrapper_power_routed.rpt -pb parser_bd_wrapper_power_summary_routed.pb -rpx parser_bd_wrapper_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
113 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file parser_bd_wrapper_route_status.rpt -pb parser_bd_wrapper_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file parser_bd_wrapper_timing_summary_routed.rpt -pb parser_bd_wrapper_timing_summary_routed.pb -rpx parser_bd_wrapper_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
WARNING: [Timing 38-436] There are set_bus_skew constraint(s) in this design. Please run report_bus_skew to ensure that bus skew requirements are met.
INFO: [runtcl-4] Executing : report_incremental_reuse -file parser_bd_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file parser_bd_wrapper_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file parser_bd_wrapper_bus_skew_routed.rpt -pb parser_bd_wrapper_bus_skew_routed.pb -rpx parser_bd_wrapper_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
Command: write_bitstream -force parser_bd_wrapper.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7a200t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a200t'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
WARNING: [DRC CFGBVS-1] Missing CFGBVS and CONFIG_VOLTAGE Design Properties: Neither the CFGBVS nor CONFIG_VOLTAGE voltage property is set in the current_design.  Configuration bank voltage select (CFGBVS) must be set to VCCO or GND, and CONFIG_VOLTAGE must be set to the correct configuration voltage, in order to determine the I/O voltage support for the pins in bank 0.  It is suggested to specify these either using the 'Edit Device Properties' function in the GUI or directly in the XDC file using the following syntax:

 set_property CFGBVS value1 [current_design]
 #where value1 is either VCCO or GND

 set_property CONFIG_VOLTAGE value2 [current_design]
 #where value2 is the voltage provided to configuration bank 0

Refer to the device configuration user guide for more information.
WARNING: [DRC RTSTAT-10] No routable loads: 25 net(s) have no routable loads. The problem bus(es) and/or net(s) are dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/ctl_reg[2:0], dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/ctl_reg_en_2[1], dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_en_2[1], dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_capture[0], dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0], dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_runtest[0], dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwhf.whf/overflow, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwhf.whf/overflow, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[0], dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_tms, parser_bd_i/ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/s_daddr_o[13], parser_bd_i/ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/s_daddr_o[14]... and (the first 15 of 23 listed).
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 2 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 2 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./parser_bd_wrapper.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-120] WebTalk data collection is mandatory when using a WebPACK part without a full Vivado license. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-83] Releasing license: Implementation
132 Infos, 5 Warnings, 1 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:23 ; elapsed = 00:00:22 . Memory (MB): peak = 2256.938 ; gain = 485.359
INFO: [Common 17-206] Exiting Vivado at Mon Feb 10 23:49:09 2025...
