<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml" lang="en-US">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=11"/>
<meta name="generator" content="Doxygen 1.10.0"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>FPGA-TSU: timestamp_unit Entity Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<script type="text/javascript" src="clipboard.js"></script>
<script type="text/javascript" src="cookie.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr id="projectrow">
  <td id="projectalign">
   <div id="projectname">FPGA-TSU
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.10.0 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
var searchBox = new SearchBox("searchBox", "search/",'.html');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(function() { init_search(); });
});
/* @license-end */
</script>
<div id="main-nav"></div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<div id="MSearchResults">
<div class="SRPage">
<div id="SRIndex">
<div id="SRResults"></div>
<div class="SRStatus" id="Loading">Loading...</div>
<div class="SRStatus" id="Searching">Searching...</div>
<div class="SRStatus" id="NoMatches">No Matches</div>
</div>
</div>
</div>
</div>

</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#Libraries">Libraries</a> &#124;
<a href="#Ports">Ports</a> &#124;
<a href="#Use_20Clauses">Use Clauses</a>  </div>
  <div class="headertitle"><div class="title">timestamp_unit Entity Reference</div></div>
</div><!--header-->
<div class="contents">
<div class="dynheader">
Inheritance diagram for timestamp_unit:</div>
<div class="dyncontent">
 <div class="center">
  <img src="classtimestamp__unit.png" usemap="#timestamp_5Funit_map" alt=""/>
  <map id="timestamp_5Funit_map" name="timestamp_5Funit_map">
<area href="classreg__map.html" alt="reg_map" shape="rect" coords="0,56,121,80"/>
<area href="classdetection__logic.html" alt="detection_logic" shape="rect" coords="131,56,252,80"/>
<area href="classfifo__buffer.html" title="Entity consists of the following 2 generics and 10 ports:" alt="fifo_buffer" shape="rect" coords="262,56,383,80"/>
<area href="classinterrupt__logic.html" alt="interrupt_logic" shape="rect" coords="393,56,514,80"/>
<area href="classoutput__buffer__logic.html" alt="output_buffer_logic" shape="rect" coords="524,56,645,80"/>
<area href="classd__ff.html" alt="d_ff" shape="rect" coords="655,56,776,80"/>
<area href="classreg.html" title="Entity that describes a 32-bit register." alt="reg" shape="rect" coords="0,0,121,24"/>
<area href="classcounter.html" alt="counter" shape="rect" coords="131,0,252,24"/>
  </map>
</div></div>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="nested-classes" name="nested-classes"></a>
Entities</h2></td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classtimestamp__unit_1_1arch.html">timestamp_unit.arch</a> &#160;</td><td class="memItemRight" valign="bottom">architecture</td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">Architecture that does functional description of design.  <a href="classtimestamp__unit_1_1arch.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="Libraries" name="Libraries"></a>
Libraries</h2></td></tr>
 <tr class="memitem:a0a6af6eef40212dbaf130d57ce711256" id="r_a0a6af6eef40212dbaf130d57ce711256"><td class="memItemLeft" align="right" valign="top"><a class="el" href="#a0a6af6eef40212dbaf130d57ce711256">ieee</a>&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="memdesc:a0a6af6eef40212dbaf130d57ce711256"><td class="mdescLeft">&#160;</td><td class="mdescRight">Integrated top level entity with custom detection logic, fifo buffers, and counter and also contains register map that can be accessed via Avalon-MM.  <a href="#a0a6af6eef40212dbaf130d57ce711256"></a><br /></td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="Use_20Clauses" name="Use_20Clauses"></a>
Use Clauses</h2></td></tr>
 <tr class="memitem:acd03516902501cd1c7296a98e22c6fcb" id="r_acd03516902501cd1c7296a98e22c6fcb"><td class="memItemLeft" align="right" valign="top"><a class="el" href="#acd03516902501cd1c7296a98e22c6fcb">std_logic_1164</a>&#160;</td><td class="memItemRight" valign="bottom">  </td></tr>
<tr class="memdesc:acd03516902501cd1c7296a98e22c6fcb"><td class="mdescLeft">&#160;</td><td class="mdescRight">Use logic elements.  <a href="#acd03516902501cd1c7296a98e22c6fcb"></a><br /></td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="3"><h2 class="groupheader"><a id="Ports" name="Ports"></a>
Ports</h2></td></tr>
 <tr class="memitem:a4dda502d88b4f30aea4769b52970d1e0" id="r_a4dda502d88b4f30aea4769b52970d1e0"><td class="memItemLeft" align="right" valign="top"><a class="el" href="#a4dda502d88b4f30aea4769b52970d1e0">data_i</a> &#160;</td><td class="memItemLeft" align="right" valign="top"> <b><b><span class="keywordflow">in</span><span class="vhdlchar"> </span></b></b>&#160;</td><td class="memItemRight" valign="bottom"> <b><span class="keywordtype">std_logic</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memdesc:a4dda502d88b4f30aea4769b52970d1e0"><td class="mdescLeft">&#160;</td><td class="mdescLeft">&#160;</td><td class="mdescRight">Input port for signal to be detected.  <a href="#a4dda502d88b4f30aea4769b52970d1e0"></a><br /></td></tr>
<tr class="memitem:ae8d3e5458b0e3cd523d6461463e36fe8" id="r_ae8d3e5458b0e3cd523d6461463e36fe8"><td class="memItemLeft" align="right" valign="top"><a class="el" href="#ae8d3e5458b0e3cd523d6461463e36fe8">clk_i</a> &#160;</td><td class="memItemLeft" align="right" valign="top"> <b><b><span class="keywordflow">in</span><span class="vhdlchar"> </span></b></b>&#160;</td><td class="memItemRight" valign="bottom"> <b><span class="keywordtype">std_logic</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memdesc:ae8d3e5458b0e3cd523d6461463e36fe8"><td class="mdescLeft">&#160;</td><td class="mdescLeft">&#160;</td><td class="mdescRight">Clock signal.  <a href="#ae8d3e5458b0e3cd523d6461463e36fe8"></a><br /></td></tr>
<tr class="memitem:ab86c7a8eec3a8327e506892977f85708" id="r_ab86c7a8eec3a8327e506892977f85708"><td class="memItemLeft" align="right" valign="top"><a class="el" href="#ab86c7a8eec3a8327e506892977f85708">rst_i</a> &#160;</td><td class="memItemLeft" align="right" valign="top"> <b><b><span class="keywordflow">in</span><span class="vhdlchar"> </span></b></b>&#160;</td><td class="memItemRight" valign="bottom"> <b><span class="keywordtype">std_logic</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memdesc:ab86c7a8eec3a8327e506892977f85708"><td class="mdescLeft">&#160;</td><td class="mdescLeft">&#160;</td><td class="mdescRight">Asynchronous reset.  <a href="#ab86c7a8eec3a8327e506892977f85708"></a><br /></td></tr>
<tr class="memitem:a84bbc4daf36b9acfa92210cb4bff7be0" id="r_a84bbc4daf36b9acfa92210cb4bff7be0"><td class="memItemLeft" align="right" valign="top"><a class="el" href="#a84bbc4daf36b9acfa92210cb4bff7be0">read_i</a> &#160;</td><td class="memItemLeft" align="right" valign="top"> <b><b><span class="keywordflow">in</span><span class="vhdlchar"> </span></b></b>&#160;</td><td class="memItemRight" valign="bottom"> <b><span class="keywordtype">std_logic</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memdesc:a84bbc4daf36b9acfa92210cb4bff7be0"><td class="mdescLeft">&#160;</td><td class="mdescLeft">&#160;</td><td class="mdescRight">Avalon-MM read signal.  <a href="#a84bbc4daf36b9acfa92210cb4bff7be0"></a><br /></td></tr>
<tr class="memitem:a09effd3ab7becf6cbe1312a14192b4f9" id="r_a09effd3ab7becf6cbe1312a14192b4f9"><td class="memItemLeft" align="right" valign="top"><a class="el" href="#a09effd3ab7becf6cbe1312a14192b4f9">write_i</a> &#160;</td><td class="memItemLeft" align="right" valign="top"> <b><b><span class="keywordflow">in</span><span class="vhdlchar"> </span></b></b>&#160;</td><td class="memItemRight" valign="bottom"> <b><span class="keywordtype">std_logic</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memdesc:a09effd3ab7becf6cbe1312a14192b4f9"><td class="mdescLeft">&#160;</td><td class="mdescLeft">&#160;</td><td class="mdescRight">Avalon-MM write signal.  <a href="#a09effd3ab7becf6cbe1312a14192b4f9"></a><br /></td></tr>
<tr class="memitem:a22e672cee2e2794ab7751d2217285368" id="r_a22e672cee2e2794ab7751d2217285368"><td class="memItemLeft" align="right" valign="top"><a class="el" href="#a22e672cee2e2794ab7751d2217285368">address_i</a> &#160;</td><td class="memItemLeft" align="right" valign="top"> <b><b><span class="keywordflow">in</span><span class="vhdlchar"> </span></b></b>&#160;</td><td class="memItemRight" valign="bottom"> <b><span class="keywordtype">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">3</span> <span class="vhdlchar"> </span><span class="keywordflow">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memdesc:a22e672cee2e2794ab7751d2217285368"><td class="mdescLeft">&#160;</td><td class="mdescLeft">&#160;</td><td class="mdescRight">Avalon-MM address signal.  <a href="#a22e672cee2e2794ab7751d2217285368"></a><br /></td></tr>
<tr class="memitem:ae433021e495dc0309a18ac07b07c4ed9" id="r_ae433021e495dc0309a18ac07b07c4ed9"><td class="memItemLeft" align="right" valign="top"><a class="el" href="#ae433021e495dc0309a18ac07b07c4ed9">writedata_i</a> &#160;</td><td class="memItemLeft" align="right" valign="top"> <b><b><span class="keywordflow">in</span><span class="vhdlchar"> </span></b></b>&#160;</td><td class="memItemRight" valign="bottom"> <b><span class="keywordtype">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">31</span> <span class="vhdlchar"> </span><span class="keywordflow">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memdesc:ae433021e495dc0309a18ac07b07c4ed9"><td class="mdescLeft">&#160;</td><td class="mdescLeft">&#160;</td><td class="mdescRight">Avalon-MM signal for data to be written into slave.  <a href="#ae433021e495dc0309a18ac07b07c4ed9"></a><br /></td></tr>
<tr class="memitem:a22118f494f7854332aef08e938e7f07e" id="r_a22118f494f7854332aef08e938e7f07e"><td class="memItemLeft" align="right" valign="top"><a class="el" href="#a22118f494f7854332aef08e938e7f07e">readdata_o</a> &#160;</td><td class="memItemLeft" align="right" valign="top"> <b><b><span class="keywordflow">out</span><span class="vhdlchar"> </span></b></b>&#160;</td><td class="memItemRight" valign="bottom"> <b><span class="keywordtype">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">31</span> <span class="vhdlchar"> </span><span class="keywordflow">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memdesc:a22118f494f7854332aef08e938e7f07e"><td class="mdescLeft">&#160;</td><td class="mdescLeft">&#160;</td><td class="mdescRight">Avalon-MM signal for data to be read from slaves.  <a href="#a22118f494f7854332aef08e938e7f07e"></a><br /></td></tr>
<tr class="memitem:aa0a0c9682c6866e9419f6e2d49e4d1c8" id="r_aa0a0c9682c6866e9419f6e2d49e4d1c8"><td class="memItemLeft" align="right" valign="top"><a class="el" href="#aa0a0c9682c6866e9419f6e2d49e4d1c8">response_o</a> &#160;</td><td class="memItemLeft" align="right" valign="top"> <b><b><span class="keywordflow">out</span><span class="vhdlchar"> </span></b></b>&#160;</td><td class="memItemRight" valign="bottom"> <b><span class="keywordtype">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span><span class="keywordflow">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memdesc:aa0a0c9682c6866e9419f6e2d49e4d1c8"><td class="mdescLeft">&#160;</td><td class="mdescLeft">&#160;</td><td class="mdescRight">Avalon-MM signal for handling bus errors.  <a href="#aa0a0c9682c6866e9419f6e2d49e4d1c8"></a><br /></td></tr>
<tr class="memitem:a5e6d076fc8cf4c1a7916b9a18b5fab40" id="r_a5e6d076fc8cf4c1a7916b9a18b5fab40"><td class="memItemLeft" align="right" valign="top"><a class="el" href="#a5e6d076fc8cf4c1a7916b9a18b5fab40">interrupt_o</a> &#160;</td><td class="memItemLeft" align="right" valign="top"> <b><b><span class="keywordflow">out</span><span class="vhdlchar"> </span></b></b>&#160;</td><td class="memItemRight" valign="bottom"> <b><span class="keywordtype">std_logic</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memdesc:a5e6d076fc8cf4c1a7916b9a18b5fab40"><td class="mdescLeft">&#160;</td><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt output.  <a href="#a5e6d076fc8cf4c1a7916b9a18b5fab40"></a><br /></td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><p>Entity serving as top level entity of design. It has ports compatible with Avalon-MM, so it plays a role of Avalon-MM slave. It also has data_i input port for signals which transitions need to be detected. </p>
</div><h2 class="groupheader">Member Data Documentation</h2>
<a id="a22e672cee2e2794ab7751d2217285368" name="a22e672cee2e2794ab7751d2217285368"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a22e672cee2e2794ab7751d2217285368">&#9670;&#160;</a></span>address_i</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="#a22e672cee2e2794ab7751d2217285368">address_i</a> <b><span class="keywordflow">in</span><span class="vhdlchar"> </span></b> <b><span class="keywordtype">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">3</span> <span class="vhdlchar"> </span><span class="keywordflow">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Avalon-MM address signal. </p>

</div>
</div>
<a id="ae8d3e5458b0e3cd523d6461463e36fe8" name="ae8d3e5458b0e3cd523d6461463e36fe8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae8d3e5458b0e3cd523d6461463e36fe8">&#9670;&#160;</a></span>clk_i</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="#ae8d3e5458b0e3cd523d6461463e36fe8">clk_i</a> <b><span class="keywordflow">in</span><span class="vhdlchar"> </span></b> <b><span class="keywordtype">std_logic</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Clock signal. </p>

</div>
</div>
<a id="a4dda502d88b4f30aea4769b52970d1e0" name="a4dda502d88b4f30aea4769b52970d1e0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4dda502d88b4f30aea4769b52970d1e0">&#9670;&#160;</a></span>data_i</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="#a4dda502d88b4f30aea4769b52970d1e0">data_i</a> <b><span class="keywordflow">in</span><span class="vhdlchar"> </span></b> <b><span class="keywordtype">std_logic</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Input port for signal to be detected. </p>

</div>
</div>
<a id="a0a6af6eef40212dbaf130d57ce711256" name="a0a6af6eef40212dbaf130d57ce711256"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0a6af6eef40212dbaf130d57ce711256">&#9670;&#160;</a></span>ieee</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="#a0a6af6eef40212dbaf130d57ce711256">ieee</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Integrated top level entity with custom detection logic, fifo buffers, and counter and also contains register map that can be accessed via Avalon-MM. </p>
<p>@timestamp_unit.vhd </p>

</div>
</div>
<a id="a5e6d076fc8cf4c1a7916b9a18b5fab40" name="a5e6d076fc8cf4c1a7916b9a18b5fab40"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5e6d076fc8cf4c1a7916b9a18b5fab40">&#9670;&#160;</a></span>interrupt_o</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="#a5e6d076fc8cf4c1a7916b9a18b5fab40">interrupt_o</a> <b><span class="keywordflow">out</span><span class="vhdlchar"> </span></b> <b><span class="keywordtype">std_logic</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Interrupt output. </p>

</div>
</div>
<a id="a84bbc4daf36b9acfa92210cb4bff7be0" name="a84bbc4daf36b9acfa92210cb4bff7be0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a84bbc4daf36b9acfa92210cb4bff7be0">&#9670;&#160;</a></span>read_i</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="#a84bbc4daf36b9acfa92210cb4bff7be0">read_i</a> <b><span class="keywordflow">in</span><span class="vhdlchar"> </span></b> <b><span class="keywordtype">std_logic</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Avalon-MM read signal. </p>

</div>
</div>
<a id="a22118f494f7854332aef08e938e7f07e" name="a22118f494f7854332aef08e938e7f07e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a22118f494f7854332aef08e938e7f07e">&#9670;&#160;</a></span>readdata_o</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="#a22118f494f7854332aef08e938e7f07e">readdata_o</a> <b><span class="keywordflow">out</span><span class="vhdlchar"> </span></b> <b><span class="keywordtype">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">31</span> <span class="vhdlchar"> </span><span class="keywordflow">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Avalon-MM signal for data to be read from slaves. </p>

</div>
</div>
<a id="aa0a0c9682c6866e9419f6e2d49e4d1c8" name="aa0a0c9682c6866e9419f6e2d49e4d1c8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa0a0c9682c6866e9419f6e2d49e4d1c8">&#9670;&#160;</a></span>response_o</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="#aa0a0c9682c6866e9419f6e2d49e4d1c8">response_o</a> <b><span class="keywordflow">out</span><span class="vhdlchar"> </span></b> <b><span class="keywordtype">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span><span class="keywordflow">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Avalon-MM signal for handling bus errors. </p>

</div>
</div>
<a id="ab86c7a8eec3a8327e506892977f85708" name="ab86c7a8eec3a8327e506892977f85708"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab86c7a8eec3a8327e506892977f85708">&#9670;&#160;</a></span>rst_i</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="#ab86c7a8eec3a8327e506892977f85708">rst_i</a> <b><span class="keywordflow">in</span><span class="vhdlchar"> </span></b> <b><span class="keywordtype">std_logic</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Asynchronous reset. </p>

</div>
</div>
<a id="acd03516902501cd1c7296a98e22c6fcb" name="acd03516902501cd1c7296a98e22c6fcb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acd03516902501cd1c7296a98e22c6fcb">&#9670;&#160;</a></span>std_logic_1164</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="#acd03516902501cd1c7296a98e22c6fcb">std_logic_1164</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Use logic elements. </p>

</div>
</div>
<a id="a09effd3ab7becf6cbe1312a14192b4f9" name="a09effd3ab7becf6cbe1312a14192b4f9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a09effd3ab7becf6cbe1312a14192b4f9">&#9670;&#160;</a></span>write_i</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="#a09effd3ab7becf6cbe1312a14192b4f9">write_i</a> <b><span class="keywordflow">in</span><span class="vhdlchar"> </span></b> <b><span class="keywordtype">std_logic</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Avalon-MM write signal. </p>

</div>
</div>
<a id="ae433021e495dc0309a18ac07b07c4ed9" name="ae433021e495dc0309a18ac07b07c4ed9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae433021e495dc0309a18ac07b07c4ed9">&#9670;&#160;</a></span>writedata_i</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="#ae433021e495dc0309a18ac07b07c4ed9">writedata_i</a> <b><span class="keywordflow">in</span><span class="vhdlchar"> </span></b> <b><span class="keywordtype">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">31</span> <span class="vhdlchar"> </span><span class="keywordflow">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Avalon-MM signal for data to be written into slave. </p>

</div>
</div>
<hr/>The documentation for this design unit was generated from the following file:<ul>
<li><a class="el" href="timestamp__unit_8vhd.html">timestamp_unit.vhd</a></li>
</ul>
</div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated by&#160;<a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.10.0
</small></address>
</body>
</html>
