
city_dispatch.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001c8  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000ca60  080001d0  080001d0  000011d0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00001820  0800cc30  0800cc30  0000dc30  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800e450  0800e450  000101dc  2**0
                  CONTENTS
  4 .ARM          00000008  0800e450  0800e450  0000f450  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800e458  0800e458  000101dc  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800e458  0800e458  0000f458  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800e45c  0800e45c  0000f45c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000001dc  20000000  0800e460  00010000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00019d5c  200001dc  0800e63c  000101dc  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20019f38  0800e63c  00010f38  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000101dc  2**0
                  CONTENTS, READONLY
 12 .debug_info   00023466  00000000  00000000  0001020c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00004c52  00000000  00000000  00033672  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001a30  00000000  00000000  000382c8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00001447  00000000  00000000  00039cf8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0002b8a5  00000000  00000000  0003b13f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00022ca4  00000000  00000000  000669e4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0010021b  00000000  00000000  00089688  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  001898a3  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00007f6c  00000000  00000000  001898e8  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000067  00000000  00000000  00191854  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001d0 <__do_global_dtors_aux>:
 80001d0:	b510      	push	{r4, lr}
 80001d2:	4c05      	ldr	r4, [pc, #20]	@ (80001e8 <__do_global_dtors_aux+0x18>)
 80001d4:	7823      	ldrb	r3, [r4, #0]
 80001d6:	b933      	cbnz	r3, 80001e6 <__do_global_dtors_aux+0x16>
 80001d8:	4b04      	ldr	r3, [pc, #16]	@ (80001ec <__do_global_dtors_aux+0x1c>)
 80001da:	b113      	cbz	r3, 80001e2 <__do_global_dtors_aux+0x12>
 80001dc:	4804      	ldr	r0, [pc, #16]	@ (80001f0 <__do_global_dtors_aux+0x20>)
 80001de:	f3af 8000 	nop.w
 80001e2:	2301      	movs	r3, #1
 80001e4:	7023      	strb	r3, [r4, #0]
 80001e6:	bd10      	pop	{r4, pc}
 80001e8:	200001dc 	.word	0x200001dc
 80001ec:	00000000 	.word	0x00000000
 80001f0:	0800cc18 	.word	0x0800cc18

080001f4 <frame_dummy>:
 80001f4:	b508      	push	{r3, lr}
 80001f6:	4b03      	ldr	r3, [pc, #12]	@ (8000204 <frame_dummy+0x10>)
 80001f8:	b11b      	cbz	r3, 8000202 <frame_dummy+0xe>
 80001fa:	4903      	ldr	r1, [pc, #12]	@ (8000208 <frame_dummy+0x14>)
 80001fc:	4803      	ldr	r0, [pc, #12]	@ (800020c <frame_dummy+0x18>)
 80001fe:	f3af 8000 	nop.w
 8000202:	bd08      	pop	{r3, pc}
 8000204:	00000000 	.word	0x00000000
 8000208:	200001e0 	.word	0x200001e0
 800020c:	0800cc18 	.word	0x0800cc18

08000210 <memchr>:
 8000210:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000214:	2a10      	cmp	r2, #16
 8000216:	db2b      	blt.n	8000270 <memchr+0x60>
 8000218:	f010 0f07 	tst.w	r0, #7
 800021c:	d008      	beq.n	8000230 <memchr+0x20>
 800021e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000222:	3a01      	subs	r2, #1
 8000224:	428b      	cmp	r3, r1
 8000226:	d02d      	beq.n	8000284 <memchr+0x74>
 8000228:	f010 0f07 	tst.w	r0, #7
 800022c:	b342      	cbz	r2, 8000280 <memchr+0x70>
 800022e:	d1f6      	bne.n	800021e <memchr+0xe>
 8000230:	b4f0      	push	{r4, r5, r6, r7}
 8000232:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000236:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800023a:	f022 0407 	bic.w	r4, r2, #7
 800023e:	f07f 0700 	mvns.w	r7, #0
 8000242:	2300      	movs	r3, #0
 8000244:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000248:	3c08      	subs	r4, #8
 800024a:	ea85 0501 	eor.w	r5, r5, r1
 800024e:	ea86 0601 	eor.w	r6, r6, r1
 8000252:	fa85 f547 	uadd8	r5, r5, r7
 8000256:	faa3 f587 	sel	r5, r3, r7
 800025a:	fa86 f647 	uadd8	r6, r6, r7
 800025e:	faa5 f687 	sel	r6, r5, r7
 8000262:	b98e      	cbnz	r6, 8000288 <memchr+0x78>
 8000264:	d1ee      	bne.n	8000244 <memchr+0x34>
 8000266:	bcf0      	pop	{r4, r5, r6, r7}
 8000268:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800026c:	f002 0207 	and.w	r2, r2, #7
 8000270:	b132      	cbz	r2, 8000280 <memchr+0x70>
 8000272:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000276:	3a01      	subs	r2, #1
 8000278:	ea83 0301 	eor.w	r3, r3, r1
 800027c:	b113      	cbz	r3, 8000284 <memchr+0x74>
 800027e:	d1f8      	bne.n	8000272 <memchr+0x62>
 8000280:	2000      	movs	r0, #0
 8000282:	4770      	bx	lr
 8000284:	3801      	subs	r0, #1
 8000286:	4770      	bx	lr
 8000288:	2d00      	cmp	r5, #0
 800028a:	bf06      	itte	eq
 800028c:	4635      	moveq	r5, r6
 800028e:	3803      	subeq	r0, #3
 8000290:	3807      	subne	r0, #7
 8000292:	f015 0f01 	tst.w	r5, #1
 8000296:	d107      	bne.n	80002a8 <memchr+0x98>
 8000298:	3001      	adds	r0, #1
 800029a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800029e:	bf02      	ittt	eq
 80002a0:	3001      	addeq	r0, #1
 80002a2:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 80002a6:	3001      	addeq	r0, #1
 80002a8:	bcf0      	pop	{r4, r5, r6, r7}
 80002aa:	3801      	subs	r0, #1
 80002ac:	4770      	bx	lr
 80002ae:	bf00      	nop

080002b0 <strlen>:
 80002b0:	4603      	mov	r3, r0
 80002b2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80002b6:	2a00      	cmp	r2, #0
 80002b8:	d1fb      	bne.n	80002b2 <strlen+0x2>
 80002ba:	1a18      	subs	r0, r3, r0
 80002bc:	3801      	subs	r0, #1
 80002be:	4770      	bx	lr

080002c0 <__aeabi_drsub>:
 80002c0:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 80002c4:	e002      	b.n	80002cc <__adddf3>
 80002c6:	bf00      	nop

080002c8 <__aeabi_dsub>:
 80002c8:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

080002cc <__adddf3>:
 80002cc:	b530      	push	{r4, r5, lr}
 80002ce:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002d2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002d6:	ea94 0f05 	teq	r4, r5
 80002da:	bf08      	it	eq
 80002dc:	ea90 0f02 	teqeq	r0, r2
 80002e0:	bf1f      	itttt	ne
 80002e2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002e6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ea:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ee:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002f2:	f000 80e2 	beq.w	80004ba <__adddf3+0x1ee>
 80002f6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002fa:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002fe:	bfb8      	it	lt
 8000300:	426d      	neglt	r5, r5
 8000302:	dd0c      	ble.n	800031e <__adddf3+0x52>
 8000304:	442c      	add	r4, r5
 8000306:	ea80 0202 	eor.w	r2, r0, r2
 800030a:	ea81 0303 	eor.w	r3, r1, r3
 800030e:	ea82 0000 	eor.w	r0, r2, r0
 8000312:	ea83 0101 	eor.w	r1, r3, r1
 8000316:	ea80 0202 	eor.w	r2, r0, r2
 800031a:	ea81 0303 	eor.w	r3, r1, r3
 800031e:	2d36      	cmp	r5, #54	@ 0x36
 8000320:	bf88      	it	hi
 8000322:	bd30      	pophi	{r4, r5, pc}
 8000324:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000328:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800032c:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000330:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000334:	d002      	beq.n	800033c <__adddf3+0x70>
 8000336:	4240      	negs	r0, r0
 8000338:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800033c:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000340:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000344:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000348:	d002      	beq.n	8000350 <__adddf3+0x84>
 800034a:	4252      	negs	r2, r2
 800034c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000350:	ea94 0f05 	teq	r4, r5
 8000354:	f000 80a7 	beq.w	80004a6 <__adddf3+0x1da>
 8000358:	f1a4 0401 	sub.w	r4, r4, #1
 800035c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000360:	db0d      	blt.n	800037e <__adddf3+0xb2>
 8000362:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000366:	fa22 f205 	lsr.w	r2, r2, r5
 800036a:	1880      	adds	r0, r0, r2
 800036c:	f141 0100 	adc.w	r1, r1, #0
 8000370:	fa03 f20e 	lsl.w	r2, r3, lr
 8000374:	1880      	adds	r0, r0, r2
 8000376:	fa43 f305 	asr.w	r3, r3, r5
 800037a:	4159      	adcs	r1, r3
 800037c:	e00e      	b.n	800039c <__adddf3+0xd0>
 800037e:	f1a5 0520 	sub.w	r5, r5, #32
 8000382:	f10e 0e20 	add.w	lr, lr, #32
 8000386:	2a01      	cmp	r2, #1
 8000388:	fa03 fc0e 	lsl.w	ip, r3, lr
 800038c:	bf28      	it	cs
 800038e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000392:	fa43 f305 	asr.w	r3, r3, r5
 8000396:	18c0      	adds	r0, r0, r3
 8000398:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800039c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80003a0:	d507      	bpl.n	80003b2 <__adddf3+0xe6>
 80003a2:	f04f 0e00 	mov.w	lr, #0
 80003a6:	f1dc 0c00 	rsbs	ip, ip, #0
 80003aa:	eb7e 0000 	sbcs.w	r0, lr, r0
 80003ae:	eb6e 0101 	sbc.w	r1, lr, r1
 80003b2:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 80003b6:	d31b      	bcc.n	80003f0 <__adddf3+0x124>
 80003b8:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 80003bc:	d30c      	bcc.n	80003d8 <__adddf3+0x10c>
 80003be:	0849      	lsrs	r1, r1, #1
 80003c0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003c4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003c8:	f104 0401 	add.w	r4, r4, #1
 80003cc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003d0:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 80003d4:	f080 809a 	bcs.w	800050c <__adddf3+0x240>
 80003d8:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 80003dc:	bf08      	it	eq
 80003de:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003e2:	f150 0000 	adcs.w	r0, r0, #0
 80003e6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ea:	ea41 0105 	orr.w	r1, r1, r5
 80003ee:	bd30      	pop	{r4, r5, pc}
 80003f0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003f4:	4140      	adcs	r0, r0
 80003f6:	eb41 0101 	adc.w	r1, r1, r1
 80003fa:	3c01      	subs	r4, #1
 80003fc:	bf28      	it	cs
 80003fe:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 8000402:	d2e9      	bcs.n	80003d8 <__adddf3+0x10c>
 8000404:	f091 0f00 	teq	r1, #0
 8000408:	bf04      	itt	eq
 800040a:	4601      	moveq	r1, r0
 800040c:	2000      	moveq	r0, #0
 800040e:	fab1 f381 	clz	r3, r1
 8000412:	bf08      	it	eq
 8000414:	3320      	addeq	r3, #32
 8000416:	f1a3 030b 	sub.w	r3, r3, #11
 800041a:	f1b3 0220 	subs.w	r2, r3, #32
 800041e:	da0c      	bge.n	800043a <__adddf3+0x16e>
 8000420:	320c      	adds	r2, #12
 8000422:	dd08      	ble.n	8000436 <__adddf3+0x16a>
 8000424:	f102 0c14 	add.w	ip, r2, #20
 8000428:	f1c2 020c 	rsb	r2, r2, #12
 800042c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000430:	fa21 f102 	lsr.w	r1, r1, r2
 8000434:	e00c      	b.n	8000450 <__adddf3+0x184>
 8000436:	f102 0214 	add.w	r2, r2, #20
 800043a:	bfd8      	it	le
 800043c:	f1c2 0c20 	rsble	ip, r2, #32
 8000440:	fa01 f102 	lsl.w	r1, r1, r2
 8000444:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000448:	bfdc      	itt	le
 800044a:	ea41 010c 	orrle.w	r1, r1, ip
 800044e:	4090      	lslle	r0, r2
 8000450:	1ae4      	subs	r4, r4, r3
 8000452:	bfa2      	ittt	ge
 8000454:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000458:	4329      	orrge	r1, r5
 800045a:	bd30      	popge	{r4, r5, pc}
 800045c:	ea6f 0404 	mvn.w	r4, r4
 8000460:	3c1f      	subs	r4, #31
 8000462:	da1c      	bge.n	800049e <__adddf3+0x1d2>
 8000464:	340c      	adds	r4, #12
 8000466:	dc0e      	bgt.n	8000486 <__adddf3+0x1ba>
 8000468:	f104 0414 	add.w	r4, r4, #20
 800046c:	f1c4 0220 	rsb	r2, r4, #32
 8000470:	fa20 f004 	lsr.w	r0, r0, r4
 8000474:	fa01 f302 	lsl.w	r3, r1, r2
 8000478:	ea40 0003 	orr.w	r0, r0, r3
 800047c:	fa21 f304 	lsr.w	r3, r1, r4
 8000480:	ea45 0103 	orr.w	r1, r5, r3
 8000484:	bd30      	pop	{r4, r5, pc}
 8000486:	f1c4 040c 	rsb	r4, r4, #12
 800048a:	f1c4 0220 	rsb	r2, r4, #32
 800048e:	fa20 f002 	lsr.w	r0, r0, r2
 8000492:	fa01 f304 	lsl.w	r3, r1, r4
 8000496:	ea40 0003 	orr.w	r0, r0, r3
 800049a:	4629      	mov	r1, r5
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	fa21 f004 	lsr.w	r0, r1, r4
 80004a2:	4629      	mov	r1, r5
 80004a4:	bd30      	pop	{r4, r5, pc}
 80004a6:	f094 0f00 	teq	r4, #0
 80004aa:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 80004ae:	bf06      	itte	eq
 80004b0:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 80004b4:	3401      	addeq	r4, #1
 80004b6:	3d01      	subne	r5, #1
 80004b8:	e74e      	b.n	8000358 <__adddf3+0x8c>
 80004ba:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004be:	bf18      	it	ne
 80004c0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004c4:	d029      	beq.n	800051a <__adddf3+0x24e>
 80004c6:	ea94 0f05 	teq	r4, r5
 80004ca:	bf08      	it	eq
 80004cc:	ea90 0f02 	teqeq	r0, r2
 80004d0:	d005      	beq.n	80004de <__adddf3+0x212>
 80004d2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004d6:	bf04      	itt	eq
 80004d8:	4619      	moveq	r1, r3
 80004da:	4610      	moveq	r0, r2
 80004dc:	bd30      	pop	{r4, r5, pc}
 80004de:	ea91 0f03 	teq	r1, r3
 80004e2:	bf1e      	ittt	ne
 80004e4:	2100      	movne	r1, #0
 80004e6:	2000      	movne	r0, #0
 80004e8:	bd30      	popne	{r4, r5, pc}
 80004ea:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ee:	d105      	bne.n	80004fc <__adddf3+0x230>
 80004f0:	0040      	lsls	r0, r0, #1
 80004f2:	4149      	adcs	r1, r1
 80004f4:	bf28      	it	cs
 80004f6:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80004fa:	bd30      	pop	{r4, r5, pc}
 80004fc:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 8000500:	bf3c      	itt	cc
 8000502:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 8000506:	bd30      	popcc	{r4, r5, pc}
 8000508:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 800050c:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 8000510:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8000514:	f04f 0000 	mov.w	r0, #0
 8000518:	bd30      	pop	{r4, r5, pc}
 800051a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800051e:	bf1a      	itte	ne
 8000520:	4619      	movne	r1, r3
 8000522:	4610      	movne	r0, r2
 8000524:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000528:	bf1c      	itt	ne
 800052a:	460b      	movne	r3, r1
 800052c:	4602      	movne	r2, r0
 800052e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000532:	bf06      	itte	eq
 8000534:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000538:	ea91 0f03 	teqeq	r1, r3
 800053c:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000540:	bd30      	pop	{r4, r5, pc}
 8000542:	bf00      	nop

08000544 <__aeabi_ui2d>:
 8000544:	f090 0f00 	teq	r0, #0
 8000548:	bf04      	itt	eq
 800054a:	2100      	moveq	r1, #0
 800054c:	4770      	bxeq	lr
 800054e:	b530      	push	{r4, r5, lr}
 8000550:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000554:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000558:	f04f 0500 	mov.w	r5, #0
 800055c:	f04f 0100 	mov.w	r1, #0
 8000560:	e750      	b.n	8000404 <__adddf3+0x138>
 8000562:	bf00      	nop

08000564 <__aeabi_i2d>:
 8000564:	f090 0f00 	teq	r0, #0
 8000568:	bf04      	itt	eq
 800056a:	2100      	moveq	r1, #0
 800056c:	4770      	bxeq	lr
 800056e:	b530      	push	{r4, r5, lr}
 8000570:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000574:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000578:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800057c:	bf48      	it	mi
 800057e:	4240      	negmi	r0, r0
 8000580:	f04f 0100 	mov.w	r1, #0
 8000584:	e73e      	b.n	8000404 <__adddf3+0x138>
 8000586:	bf00      	nop

08000588 <__aeabi_f2d>:
 8000588:	0042      	lsls	r2, r0, #1
 800058a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800058e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000592:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000596:	bf1f      	itttt	ne
 8000598:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800059c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 80005a0:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 80005a4:	4770      	bxne	lr
 80005a6:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 80005aa:	bf08      	it	eq
 80005ac:	4770      	bxeq	lr
 80005ae:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 80005b2:	bf04      	itt	eq
 80005b4:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 80005b8:	4770      	bxeq	lr
 80005ba:	b530      	push	{r4, r5, lr}
 80005bc:	f44f 7460 	mov.w	r4, #896	@ 0x380
 80005c0:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80005c4:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80005c8:	e71c      	b.n	8000404 <__adddf3+0x138>
 80005ca:	bf00      	nop

080005cc <__aeabi_ul2d>:
 80005cc:	ea50 0201 	orrs.w	r2, r0, r1
 80005d0:	bf08      	it	eq
 80005d2:	4770      	bxeq	lr
 80005d4:	b530      	push	{r4, r5, lr}
 80005d6:	f04f 0500 	mov.w	r5, #0
 80005da:	e00a      	b.n	80005f2 <__aeabi_l2d+0x16>

080005dc <__aeabi_l2d>:
 80005dc:	ea50 0201 	orrs.w	r2, r0, r1
 80005e0:	bf08      	it	eq
 80005e2:	4770      	bxeq	lr
 80005e4:	b530      	push	{r4, r5, lr}
 80005e6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80005ea:	d502      	bpl.n	80005f2 <__aeabi_l2d+0x16>
 80005ec:	4240      	negs	r0, r0
 80005ee:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005f2:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80005f6:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80005fa:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005fe:	f43f aed8 	beq.w	80003b2 <__adddf3+0xe6>
 8000602:	f04f 0203 	mov.w	r2, #3
 8000606:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800060a:	bf18      	it	ne
 800060c:	3203      	addne	r2, #3
 800060e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000612:	bf18      	it	ne
 8000614:	3203      	addne	r2, #3
 8000616:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800061a:	f1c2 0320 	rsb	r3, r2, #32
 800061e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000622:	fa20 f002 	lsr.w	r0, r0, r2
 8000626:	fa01 fe03 	lsl.w	lr, r1, r3
 800062a:	ea40 000e 	orr.w	r0, r0, lr
 800062e:	fa21 f102 	lsr.w	r1, r1, r2
 8000632:	4414      	add	r4, r2
 8000634:	e6bd      	b.n	80003b2 <__adddf3+0xe6>
 8000636:	bf00      	nop

08000638 <__aeabi_dmul>:
 8000638:	b570      	push	{r4, r5, r6, lr}
 800063a:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 800063e:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000642:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000646:	bf1d      	ittte	ne
 8000648:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800064c:	ea94 0f0c 	teqne	r4, ip
 8000650:	ea95 0f0c 	teqne	r5, ip
 8000654:	f000 f8de 	bleq	8000814 <__aeabi_dmul+0x1dc>
 8000658:	442c      	add	r4, r5
 800065a:	ea81 0603 	eor.w	r6, r1, r3
 800065e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000662:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000666:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800066a:	bf18      	it	ne
 800066c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000670:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000674:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000678:	d038      	beq.n	80006ec <__aeabi_dmul+0xb4>
 800067a:	fba0 ce02 	umull	ip, lr, r0, r2
 800067e:	f04f 0500 	mov.w	r5, #0
 8000682:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000686:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800068a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800068e:	f04f 0600 	mov.w	r6, #0
 8000692:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000696:	f09c 0f00 	teq	ip, #0
 800069a:	bf18      	it	ne
 800069c:	f04e 0e01 	orrne.w	lr, lr, #1
 80006a0:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 80006a4:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 80006a8:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 80006ac:	d204      	bcs.n	80006b8 <__aeabi_dmul+0x80>
 80006ae:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80006b2:	416d      	adcs	r5, r5
 80006b4:	eb46 0606 	adc.w	r6, r6, r6
 80006b8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80006bc:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006c0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006c4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006c8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006cc:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80006d0:	bf88      	it	hi
 80006d2:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80006d6:	d81e      	bhi.n	8000716 <__aeabi_dmul+0xde>
 80006d8:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 80006dc:	bf08      	it	eq
 80006de:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006e2:	f150 0000 	adcs.w	r0, r0, #0
 80006e6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006ea:	bd70      	pop	{r4, r5, r6, pc}
 80006ec:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 80006f0:	ea46 0101 	orr.w	r1, r6, r1
 80006f4:	ea40 0002 	orr.w	r0, r0, r2
 80006f8:	ea81 0103 	eor.w	r1, r1, r3
 80006fc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000700:	bfc2      	ittt	gt
 8000702:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000706:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800070a:	bd70      	popgt	{r4, r5, r6, pc}
 800070c:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000710:	f04f 0e00 	mov.w	lr, #0
 8000714:	3c01      	subs	r4, #1
 8000716:	f300 80ab 	bgt.w	8000870 <__aeabi_dmul+0x238>
 800071a:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 800071e:	bfde      	ittt	le
 8000720:	2000      	movle	r0, #0
 8000722:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 8000726:	bd70      	pople	{r4, r5, r6, pc}
 8000728:	f1c4 0400 	rsb	r4, r4, #0
 800072c:	3c20      	subs	r4, #32
 800072e:	da35      	bge.n	800079c <__aeabi_dmul+0x164>
 8000730:	340c      	adds	r4, #12
 8000732:	dc1b      	bgt.n	800076c <__aeabi_dmul+0x134>
 8000734:	f104 0414 	add.w	r4, r4, #20
 8000738:	f1c4 0520 	rsb	r5, r4, #32
 800073c:	fa00 f305 	lsl.w	r3, r0, r5
 8000740:	fa20 f004 	lsr.w	r0, r0, r4
 8000744:	fa01 f205 	lsl.w	r2, r1, r5
 8000748:	ea40 0002 	orr.w	r0, r0, r2
 800074c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000750:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000754:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000758:	fa21 f604 	lsr.w	r6, r1, r4
 800075c:	eb42 0106 	adc.w	r1, r2, r6
 8000760:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000764:	bf08      	it	eq
 8000766:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800076a:	bd70      	pop	{r4, r5, r6, pc}
 800076c:	f1c4 040c 	rsb	r4, r4, #12
 8000770:	f1c4 0520 	rsb	r5, r4, #32
 8000774:	fa00 f304 	lsl.w	r3, r0, r4
 8000778:	fa20 f005 	lsr.w	r0, r0, r5
 800077c:	fa01 f204 	lsl.w	r2, r1, r4
 8000780:	ea40 0002 	orr.w	r0, r0, r2
 8000784:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000788:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800078c:	f141 0100 	adc.w	r1, r1, #0
 8000790:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000794:	bf08      	it	eq
 8000796:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800079a:	bd70      	pop	{r4, r5, r6, pc}
 800079c:	f1c4 0520 	rsb	r5, r4, #32
 80007a0:	fa00 f205 	lsl.w	r2, r0, r5
 80007a4:	ea4e 0e02 	orr.w	lr, lr, r2
 80007a8:	fa20 f304 	lsr.w	r3, r0, r4
 80007ac:	fa01 f205 	lsl.w	r2, r1, r5
 80007b0:	ea43 0302 	orr.w	r3, r3, r2
 80007b4:	fa21 f004 	lsr.w	r0, r1, r4
 80007b8:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007bc:	fa21 f204 	lsr.w	r2, r1, r4
 80007c0:	ea20 0002 	bic.w	r0, r0, r2
 80007c4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007c8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007cc:	bf08      	it	eq
 80007ce:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007d2:	bd70      	pop	{r4, r5, r6, pc}
 80007d4:	f094 0f00 	teq	r4, #0
 80007d8:	d10f      	bne.n	80007fa <__aeabi_dmul+0x1c2>
 80007da:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 80007de:	0040      	lsls	r0, r0, #1
 80007e0:	eb41 0101 	adc.w	r1, r1, r1
 80007e4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80007e8:	bf08      	it	eq
 80007ea:	3c01      	subeq	r4, #1
 80007ec:	d0f7      	beq.n	80007de <__aeabi_dmul+0x1a6>
 80007ee:	ea41 0106 	orr.w	r1, r1, r6
 80007f2:	f095 0f00 	teq	r5, #0
 80007f6:	bf18      	it	ne
 80007f8:	4770      	bxne	lr
 80007fa:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 80007fe:	0052      	lsls	r2, r2, #1
 8000800:	eb43 0303 	adc.w	r3, r3, r3
 8000804:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 8000808:	bf08      	it	eq
 800080a:	3d01      	subeq	r5, #1
 800080c:	d0f7      	beq.n	80007fe <__aeabi_dmul+0x1c6>
 800080e:	ea43 0306 	orr.w	r3, r3, r6
 8000812:	4770      	bx	lr
 8000814:	ea94 0f0c 	teq	r4, ip
 8000818:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800081c:	bf18      	it	ne
 800081e:	ea95 0f0c 	teqne	r5, ip
 8000822:	d00c      	beq.n	800083e <__aeabi_dmul+0x206>
 8000824:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000828:	bf18      	it	ne
 800082a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800082e:	d1d1      	bne.n	80007d4 <__aeabi_dmul+0x19c>
 8000830:	ea81 0103 	eor.w	r1, r1, r3
 8000834:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000838:	f04f 0000 	mov.w	r0, #0
 800083c:	bd70      	pop	{r4, r5, r6, pc}
 800083e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000842:	bf06      	itte	eq
 8000844:	4610      	moveq	r0, r2
 8000846:	4619      	moveq	r1, r3
 8000848:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800084c:	d019      	beq.n	8000882 <__aeabi_dmul+0x24a>
 800084e:	ea94 0f0c 	teq	r4, ip
 8000852:	d102      	bne.n	800085a <__aeabi_dmul+0x222>
 8000854:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000858:	d113      	bne.n	8000882 <__aeabi_dmul+0x24a>
 800085a:	ea95 0f0c 	teq	r5, ip
 800085e:	d105      	bne.n	800086c <__aeabi_dmul+0x234>
 8000860:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000864:	bf1c      	itt	ne
 8000866:	4610      	movne	r0, r2
 8000868:	4619      	movne	r1, r3
 800086a:	d10a      	bne.n	8000882 <__aeabi_dmul+0x24a>
 800086c:	ea81 0103 	eor.w	r1, r1, r3
 8000870:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000874:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000878:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800087c:	f04f 0000 	mov.w	r0, #0
 8000880:	bd70      	pop	{r4, r5, r6, pc}
 8000882:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000886:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800088a:	bd70      	pop	{r4, r5, r6, pc}

0800088c <__aeabi_ddiv>:
 800088c:	b570      	push	{r4, r5, r6, lr}
 800088e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000892:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000896:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800089a:	bf1d      	ittte	ne
 800089c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80008a0:	ea94 0f0c 	teqne	r4, ip
 80008a4:	ea95 0f0c 	teqne	r5, ip
 80008a8:	f000 f8a7 	bleq	80009fa <__aeabi_ddiv+0x16e>
 80008ac:	eba4 0405 	sub.w	r4, r4, r5
 80008b0:	ea81 0e03 	eor.w	lr, r1, r3
 80008b4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008b8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80008bc:	f000 8088 	beq.w	80009d0 <__aeabi_ddiv+0x144>
 80008c0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008c4:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 80008c8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008cc:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008d0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008d4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008d8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008dc:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008e0:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80008e4:	429d      	cmp	r5, r3
 80008e6:	bf08      	it	eq
 80008e8:	4296      	cmpeq	r6, r2
 80008ea:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80008ee:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 80008f2:	d202      	bcs.n	80008fa <__aeabi_ddiv+0x6e>
 80008f4:	085b      	lsrs	r3, r3, #1
 80008f6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fa:	1ab6      	subs	r6, r6, r2
 80008fc:	eb65 0503 	sbc.w	r5, r5, r3
 8000900:	085b      	lsrs	r3, r3, #1
 8000902:	ea4f 0232 	mov.w	r2, r2, rrx
 8000906:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 800090a:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 800090e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000912:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000916:	bf22      	ittt	cs
 8000918:	1ab6      	subcs	r6, r6, r2
 800091a:	4675      	movcs	r5, lr
 800091c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000920:	085b      	lsrs	r3, r3, #1
 8000922:	ea4f 0232 	mov.w	r2, r2, rrx
 8000926:	ebb6 0e02 	subs.w	lr, r6, r2
 800092a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800092e:	bf22      	ittt	cs
 8000930:	1ab6      	subcs	r6, r6, r2
 8000932:	4675      	movcs	r5, lr
 8000934:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000938:	085b      	lsrs	r3, r3, #1
 800093a:	ea4f 0232 	mov.w	r2, r2, rrx
 800093e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000942:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000946:	bf22      	ittt	cs
 8000948:	1ab6      	subcs	r6, r6, r2
 800094a:	4675      	movcs	r5, lr
 800094c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000950:	085b      	lsrs	r3, r3, #1
 8000952:	ea4f 0232 	mov.w	r2, r2, rrx
 8000956:	ebb6 0e02 	subs.w	lr, r6, r2
 800095a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800095e:	bf22      	ittt	cs
 8000960:	1ab6      	subcs	r6, r6, r2
 8000962:	4675      	movcs	r5, lr
 8000964:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000968:	ea55 0e06 	orrs.w	lr, r5, r6
 800096c:	d018      	beq.n	80009a0 <__aeabi_ddiv+0x114>
 800096e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000972:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000976:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800097a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800097e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000982:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000986:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800098a:	d1c0      	bne.n	800090e <__aeabi_ddiv+0x82>
 800098c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000990:	d10b      	bne.n	80009aa <__aeabi_ddiv+0x11e>
 8000992:	ea41 0100 	orr.w	r1, r1, r0
 8000996:	f04f 0000 	mov.w	r0, #0
 800099a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800099e:	e7b6      	b.n	800090e <__aeabi_ddiv+0x82>
 80009a0:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80009a4:	bf04      	itt	eq
 80009a6:	4301      	orreq	r1, r0
 80009a8:	2000      	moveq	r0, #0
 80009aa:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80009ae:	bf88      	it	hi
 80009b0:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80009b4:	f63f aeaf 	bhi.w	8000716 <__aeabi_dmul+0xde>
 80009b8:	ebb5 0c03 	subs.w	ip, r5, r3
 80009bc:	bf04      	itt	eq
 80009be:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009c2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009c6:	f150 0000 	adcs.w	r0, r0, #0
 80009ca:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009ce:	bd70      	pop	{r4, r5, r6, pc}
 80009d0:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 80009d4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009d8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009dc:	bfc2      	ittt	gt
 80009de:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009e2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009e6:	bd70      	popgt	{r4, r5, r6, pc}
 80009e8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80009ec:	f04f 0e00 	mov.w	lr, #0
 80009f0:	3c01      	subs	r4, #1
 80009f2:	e690      	b.n	8000716 <__aeabi_dmul+0xde>
 80009f4:	ea45 0e06 	orr.w	lr, r5, r6
 80009f8:	e68d      	b.n	8000716 <__aeabi_dmul+0xde>
 80009fa:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009fe:	ea94 0f0c 	teq	r4, ip
 8000a02:	bf08      	it	eq
 8000a04:	ea95 0f0c 	teqeq	r5, ip
 8000a08:	f43f af3b 	beq.w	8000882 <__aeabi_dmul+0x24a>
 8000a0c:	ea94 0f0c 	teq	r4, ip
 8000a10:	d10a      	bne.n	8000a28 <__aeabi_ddiv+0x19c>
 8000a12:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000a16:	f47f af34 	bne.w	8000882 <__aeabi_dmul+0x24a>
 8000a1a:	ea95 0f0c 	teq	r5, ip
 8000a1e:	f47f af25 	bne.w	800086c <__aeabi_dmul+0x234>
 8000a22:	4610      	mov	r0, r2
 8000a24:	4619      	mov	r1, r3
 8000a26:	e72c      	b.n	8000882 <__aeabi_dmul+0x24a>
 8000a28:	ea95 0f0c 	teq	r5, ip
 8000a2c:	d106      	bne.n	8000a3c <__aeabi_ddiv+0x1b0>
 8000a2e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a32:	f43f aefd 	beq.w	8000830 <__aeabi_dmul+0x1f8>
 8000a36:	4610      	mov	r0, r2
 8000a38:	4619      	mov	r1, r3
 8000a3a:	e722      	b.n	8000882 <__aeabi_dmul+0x24a>
 8000a3c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a40:	bf18      	it	ne
 8000a42:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a46:	f47f aec5 	bne.w	80007d4 <__aeabi_dmul+0x19c>
 8000a4a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a4e:	f47f af0d 	bne.w	800086c <__aeabi_dmul+0x234>
 8000a52:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a56:	f47f aeeb 	bne.w	8000830 <__aeabi_dmul+0x1f8>
 8000a5a:	e712      	b.n	8000882 <__aeabi_dmul+0x24a>

08000a5c <__gedf2>:
 8000a5c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a60:	e006      	b.n	8000a70 <__cmpdf2+0x4>
 8000a62:	bf00      	nop

08000a64 <__ledf2>:
 8000a64:	f04f 0c01 	mov.w	ip, #1
 8000a68:	e002      	b.n	8000a70 <__cmpdf2+0x4>
 8000a6a:	bf00      	nop

08000a6c <__cmpdf2>:
 8000a6c:	f04f 0c01 	mov.w	ip, #1
 8000a70:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a74:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a78:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a7c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a80:	bf18      	it	ne
 8000a82:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a86:	d01b      	beq.n	8000ac0 <__cmpdf2+0x54>
 8000a88:	b001      	add	sp, #4
 8000a8a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a8e:	bf0c      	ite	eq
 8000a90:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a94:	ea91 0f03 	teqne	r1, r3
 8000a98:	bf02      	ittt	eq
 8000a9a:	ea90 0f02 	teqeq	r0, r2
 8000a9e:	2000      	moveq	r0, #0
 8000aa0:	4770      	bxeq	lr
 8000aa2:	f110 0f00 	cmn.w	r0, #0
 8000aa6:	ea91 0f03 	teq	r1, r3
 8000aaa:	bf58      	it	pl
 8000aac:	4299      	cmppl	r1, r3
 8000aae:	bf08      	it	eq
 8000ab0:	4290      	cmpeq	r0, r2
 8000ab2:	bf2c      	ite	cs
 8000ab4:	17d8      	asrcs	r0, r3, #31
 8000ab6:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000aba:	f040 0001 	orr.w	r0, r0, #1
 8000abe:	4770      	bx	lr
 8000ac0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000ac4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ac8:	d102      	bne.n	8000ad0 <__cmpdf2+0x64>
 8000aca:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000ace:	d107      	bne.n	8000ae0 <__cmpdf2+0x74>
 8000ad0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ad4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ad8:	d1d6      	bne.n	8000a88 <__cmpdf2+0x1c>
 8000ada:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000ade:	d0d3      	beq.n	8000a88 <__cmpdf2+0x1c>
 8000ae0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ae4:	4770      	bx	lr
 8000ae6:	bf00      	nop

08000ae8 <__aeabi_cdrcmple>:
 8000ae8:	4684      	mov	ip, r0
 8000aea:	4610      	mov	r0, r2
 8000aec:	4662      	mov	r2, ip
 8000aee:	468c      	mov	ip, r1
 8000af0:	4619      	mov	r1, r3
 8000af2:	4663      	mov	r3, ip
 8000af4:	e000      	b.n	8000af8 <__aeabi_cdcmpeq>
 8000af6:	bf00      	nop

08000af8 <__aeabi_cdcmpeq>:
 8000af8:	b501      	push	{r0, lr}
 8000afa:	f7ff ffb7 	bl	8000a6c <__cmpdf2>
 8000afe:	2800      	cmp	r0, #0
 8000b00:	bf48      	it	mi
 8000b02:	f110 0f00 	cmnmi.w	r0, #0
 8000b06:	bd01      	pop	{r0, pc}

08000b08 <__aeabi_dcmpeq>:
 8000b08:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b0c:	f7ff fff4 	bl	8000af8 <__aeabi_cdcmpeq>
 8000b10:	bf0c      	ite	eq
 8000b12:	2001      	moveq	r0, #1
 8000b14:	2000      	movne	r0, #0
 8000b16:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b1a:	bf00      	nop

08000b1c <__aeabi_dcmplt>:
 8000b1c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b20:	f7ff ffea 	bl	8000af8 <__aeabi_cdcmpeq>
 8000b24:	bf34      	ite	cc
 8000b26:	2001      	movcc	r0, #1
 8000b28:	2000      	movcs	r0, #0
 8000b2a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2e:	bf00      	nop

08000b30 <__aeabi_dcmple>:
 8000b30:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b34:	f7ff ffe0 	bl	8000af8 <__aeabi_cdcmpeq>
 8000b38:	bf94      	ite	ls
 8000b3a:	2001      	movls	r0, #1
 8000b3c:	2000      	movhi	r0, #0
 8000b3e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b42:	bf00      	nop

08000b44 <__aeabi_dcmpge>:
 8000b44:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b48:	f7ff ffce 	bl	8000ae8 <__aeabi_cdrcmple>
 8000b4c:	bf94      	ite	ls
 8000b4e:	2001      	movls	r0, #1
 8000b50:	2000      	movhi	r0, #0
 8000b52:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b56:	bf00      	nop

08000b58 <__aeabi_dcmpgt>:
 8000b58:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b5c:	f7ff ffc4 	bl	8000ae8 <__aeabi_cdrcmple>
 8000b60:	bf34      	ite	cc
 8000b62:	2001      	movcc	r0, #1
 8000b64:	2000      	movcs	r0, #0
 8000b66:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b6a:	bf00      	nop

08000b6c <__aeabi_dcmpun>:
 8000b6c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b70:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b74:	d102      	bne.n	8000b7c <__aeabi_dcmpun+0x10>
 8000b76:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b7a:	d10a      	bne.n	8000b92 <__aeabi_dcmpun+0x26>
 8000b7c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b80:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b84:	d102      	bne.n	8000b8c <__aeabi_dcmpun+0x20>
 8000b86:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b8a:	d102      	bne.n	8000b92 <__aeabi_dcmpun+0x26>
 8000b8c:	f04f 0000 	mov.w	r0, #0
 8000b90:	4770      	bx	lr
 8000b92:	f04f 0001 	mov.w	r0, #1
 8000b96:	4770      	bx	lr

08000b98 <__aeabi_d2iz>:
 8000b98:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b9c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000ba0:	d215      	bcs.n	8000bce <__aeabi_d2iz+0x36>
 8000ba2:	d511      	bpl.n	8000bc8 <__aeabi_d2iz+0x30>
 8000ba4:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000ba8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bac:	d912      	bls.n	8000bd4 <__aeabi_d2iz+0x3c>
 8000bae:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bb2:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000bb6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bba:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000bbe:	fa23 f002 	lsr.w	r0, r3, r2
 8000bc2:	bf18      	it	ne
 8000bc4:	4240      	negne	r0, r0
 8000bc6:	4770      	bx	lr
 8000bc8:	f04f 0000 	mov.w	r0, #0
 8000bcc:	4770      	bx	lr
 8000bce:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bd2:	d105      	bne.n	8000be0 <__aeabi_d2iz+0x48>
 8000bd4:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000bd8:	bf08      	it	eq
 8000bda:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000bde:	4770      	bx	lr
 8000be0:	f04f 0000 	mov.w	r0, #0
 8000be4:	4770      	bx	lr
 8000be6:	bf00      	nop

08000be8 <__aeabi_uldivmod>:
 8000be8:	b953      	cbnz	r3, 8000c00 <__aeabi_uldivmod+0x18>
 8000bea:	b94a      	cbnz	r2, 8000c00 <__aeabi_uldivmod+0x18>
 8000bec:	2900      	cmp	r1, #0
 8000bee:	bf08      	it	eq
 8000bf0:	2800      	cmpeq	r0, #0
 8000bf2:	bf1c      	itt	ne
 8000bf4:	f04f 31ff 	movne.w	r1, #4294967295
 8000bf8:	f04f 30ff 	movne.w	r0, #4294967295
 8000bfc:	f000 b96a 	b.w	8000ed4 <__aeabi_idiv0>
 8000c00:	f1ad 0c08 	sub.w	ip, sp, #8
 8000c04:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000c08:	f000 f806 	bl	8000c18 <__udivmoddi4>
 8000c0c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000c10:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000c14:	b004      	add	sp, #16
 8000c16:	4770      	bx	lr

08000c18 <__udivmoddi4>:
 8000c18:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000c1c:	9d08      	ldr	r5, [sp, #32]
 8000c1e:	460c      	mov	r4, r1
 8000c20:	2b00      	cmp	r3, #0
 8000c22:	d14e      	bne.n	8000cc2 <__udivmoddi4+0xaa>
 8000c24:	4694      	mov	ip, r2
 8000c26:	458c      	cmp	ip, r1
 8000c28:	4686      	mov	lr, r0
 8000c2a:	fab2 f282 	clz	r2, r2
 8000c2e:	d962      	bls.n	8000cf6 <__udivmoddi4+0xde>
 8000c30:	b14a      	cbz	r2, 8000c46 <__udivmoddi4+0x2e>
 8000c32:	f1c2 0320 	rsb	r3, r2, #32
 8000c36:	4091      	lsls	r1, r2
 8000c38:	fa20 f303 	lsr.w	r3, r0, r3
 8000c3c:	fa0c fc02 	lsl.w	ip, ip, r2
 8000c40:	4319      	orrs	r1, r3
 8000c42:	fa00 fe02 	lsl.w	lr, r0, r2
 8000c46:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000c4a:	fa1f f68c 	uxth.w	r6, ip
 8000c4e:	fbb1 f4f7 	udiv	r4, r1, r7
 8000c52:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000c56:	fb07 1114 	mls	r1, r7, r4, r1
 8000c5a:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000c5e:	fb04 f106 	mul.w	r1, r4, r6
 8000c62:	4299      	cmp	r1, r3
 8000c64:	d90a      	bls.n	8000c7c <__udivmoddi4+0x64>
 8000c66:	eb1c 0303 	adds.w	r3, ip, r3
 8000c6a:	f104 30ff 	add.w	r0, r4, #4294967295
 8000c6e:	f080 8112 	bcs.w	8000e96 <__udivmoddi4+0x27e>
 8000c72:	4299      	cmp	r1, r3
 8000c74:	f240 810f 	bls.w	8000e96 <__udivmoddi4+0x27e>
 8000c78:	3c02      	subs	r4, #2
 8000c7a:	4463      	add	r3, ip
 8000c7c:	1a59      	subs	r1, r3, r1
 8000c7e:	fa1f f38e 	uxth.w	r3, lr
 8000c82:	fbb1 f0f7 	udiv	r0, r1, r7
 8000c86:	fb07 1110 	mls	r1, r7, r0, r1
 8000c8a:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000c8e:	fb00 f606 	mul.w	r6, r0, r6
 8000c92:	429e      	cmp	r6, r3
 8000c94:	d90a      	bls.n	8000cac <__udivmoddi4+0x94>
 8000c96:	eb1c 0303 	adds.w	r3, ip, r3
 8000c9a:	f100 31ff 	add.w	r1, r0, #4294967295
 8000c9e:	f080 80fc 	bcs.w	8000e9a <__udivmoddi4+0x282>
 8000ca2:	429e      	cmp	r6, r3
 8000ca4:	f240 80f9 	bls.w	8000e9a <__udivmoddi4+0x282>
 8000ca8:	4463      	add	r3, ip
 8000caa:	3802      	subs	r0, #2
 8000cac:	1b9b      	subs	r3, r3, r6
 8000cae:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 8000cb2:	2100      	movs	r1, #0
 8000cb4:	b11d      	cbz	r5, 8000cbe <__udivmoddi4+0xa6>
 8000cb6:	40d3      	lsrs	r3, r2
 8000cb8:	2200      	movs	r2, #0
 8000cba:	e9c5 3200 	strd	r3, r2, [r5]
 8000cbe:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000cc2:	428b      	cmp	r3, r1
 8000cc4:	d905      	bls.n	8000cd2 <__udivmoddi4+0xba>
 8000cc6:	b10d      	cbz	r5, 8000ccc <__udivmoddi4+0xb4>
 8000cc8:	e9c5 0100 	strd	r0, r1, [r5]
 8000ccc:	2100      	movs	r1, #0
 8000cce:	4608      	mov	r0, r1
 8000cd0:	e7f5      	b.n	8000cbe <__udivmoddi4+0xa6>
 8000cd2:	fab3 f183 	clz	r1, r3
 8000cd6:	2900      	cmp	r1, #0
 8000cd8:	d146      	bne.n	8000d68 <__udivmoddi4+0x150>
 8000cda:	42a3      	cmp	r3, r4
 8000cdc:	d302      	bcc.n	8000ce4 <__udivmoddi4+0xcc>
 8000cde:	4290      	cmp	r0, r2
 8000ce0:	f0c0 80f0 	bcc.w	8000ec4 <__udivmoddi4+0x2ac>
 8000ce4:	1a86      	subs	r6, r0, r2
 8000ce6:	eb64 0303 	sbc.w	r3, r4, r3
 8000cea:	2001      	movs	r0, #1
 8000cec:	2d00      	cmp	r5, #0
 8000cee:	d0e6      	beq.n	8000cbe <__udivmoddi4+0xa6>
 8000cf0:	e9c5 6300 	strd	r6, r3, [r5]
 8000cf4:	e7e3      	b.n	8000cbe <__udivmoddi4+0xa6>
 8000cf6:	2a00      	cmp	r2, #0
 8000cf8:	f040 8090 	bne.w	8000e1c <__udivmoddi4+0x204>
 8000cfc:	eba1 040c 	sub.w	r4, r1, ip
 8000d00:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000d04:	fa1f f78c 	uxth.w	r7, ip
 8000d08:	2101      	movs	r1, #1
 8000d0a:	fbb4 f6f8 	udiv	r6, r4, r8
 8000d0e:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000d12:	fb08 4416 	mls	r4, r8, r6, r4
 8000d16:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000d1a:	fb07 f006 	mul.w	r0, r7, r6
 8000d1e:	4298      	cmp	r0, r3
 8000d20:	d908      	bls.n	8000d34 <__udivmoddi4+0x11c>
 8000d22:	eb1c 0303 	adds.w	r3, ip, r3
 8000d26:	f106 34ff 	add.w	r4, r6, #4294967295
 8000d2a:	d202      	bcs.n	8000d32 <__udivmoddi4+0x11a>
 8000d2c:	4298      	cmp	r0, r3
 8000d2e:	f200 80cd 	bhi.w	8000ecc <__udivmoddi4+0x2b4>
 8000d32:	4626      	mov	r6, r4
 8000d34:	1a1c      	subs	r4, r3, r0
 8000d36:	fa1f f38e 	uxth.w	r3, lr
 8000d3a:	fbb4 f0f8 	udiv	r0, r4, r8
 8000d3e:	fb08 4410 	mls	r4, r8, r0, r4
 8000d42:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000d46:	fb00 f707 	mul.w	r7, r0, r7
 8000d4a:	429f      	cmp	r7, r3
 8000d4c:	d908      	bls.n	8000d60 <__udivmoddi4+0x148>
 8000d4e:	eb1c 0303 	adds.w	r3, ip, r3
 8000d52:	f100 34ff 	add.w	r4, r0, #4294967295
 8000d56:	d202      	bcs.n	8000d5e <__udivmoddi4+0x146>
 8000d58:	429f      	cmp	r7, r3
 8000d5a:	f200 80b0 	bhi.w	8000ebe <__udivmoddi4+0x2a6>
 8000d5e:	4620      	mov	r0, r4
 8000d60:	1bdb      	subs	r3, r3, r7
 8000d62:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000d66:	e7a5      	b.n	8000cb4 <__udivmoddi4+0x9c>
 8000d68:	f1c1 0620 	rsb	r6, r1, #32
 8000d6c:	408b      	lsls	r3, r1
 8000d6e:	fa22 f706 	lsr.w	r7, r2, r6
 8000d72:	431f      	orrs	r7, r3
 8000d74:	fa20 fc06 	lsr.w	ip, r0, r6
 8000d78:	fa04 f301 	lsl.w	r3, r4, r1
 8000d7c:	ea43 030c 	orr.w	r3, r3, ip
 8000d80:	40f4      	lsrs	r4, r6
 8000d82:	fa00 f801 	lsl.w	r8, r0, r1
 8000d86:	0c38      	lsrs	r0, r7, #16
 8000d88:	ea4f 4913 	mov.w	r9, r3, lsr #16
 8000d8c:	fbb4 fef0 	udiv	lr, r4, r0
 8000d90:	fa1f fc87 	uxth.w	ip, r7
 8000d94:	fb00 441e 	mls	r4, r0, lr, r4
 8000d98:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000d9c:	fb0e f90c 	mul.w	r9, lr, ip
 8000da0:	45a1      	cmp	r9, r4
 8000da2:	fa02 f201 	lsl.w	r2, r2, r1
 8000da6:	d90a      	bls.n	8000dbe <__udivmoddi4+0x1a6>
 8000da8:	193c      	adds	r4, r7, r4
 8000daa:	f10e 3aff 	add.w	sl, lr, #4294967295
 8000dae:	f080 8084 	bcs.w	8000eba <__udivmoddi4+0x2a2>
 8000db2:	45a1      	cmp	r9, r4
 8000db4:	f240 8081 	bls.w	8000eba <__udivmoddi4+0x2a2>
 8000db8:	f1ae 0e02 	sub.w	lr, lr, #2
 8000dbc:	443c      	add	r4, r7
 8000dbe:	eba4 0409 	sub.w	r4, r4, r9
 8000dc2:	fa1f f983 	uxth.w	r9, r3
 8000dc6:	fbb4 f3f0 	udiv	r3, r4, r0
 8000dca:	fb00 4413 	mls	r4, r0, r3, r4
 8000dce:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000dd2:	fb03 fc0c 	mul.w	ip, r3, ip
 8000dd6:	45a4      	cmp	ip, r4
 8000dd8:	d907      	bls.n	8000dea <__udivmoddi4+0x1d2>
 8000dda:	193c      	adds	r4, r7, r4
 8000ddc:	f103 30ff 	add.w	r0, r3, #4294967295
 8000de0:	d267      	bcs.n	8000eb2 <__udivmoddi4+0x29a>
 8000de2:	45a4      	cmp	ip, r4
 8000de4:	d965      	bls.n	8000eb2 <__udivmoddi4+0x29a>
 8000de6:	3b02      	subs	r3, #2
 8000de8:	443c      	add	r4, r7
 8000dea:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 8000dee:	fba0 9302 	umull	r9, r3, r0, r2
 8000df2:	eba4 040c 	sub.w	r4, r4, ip
 8000df6:	429c      	cmp	r4, r3
 8000df8:	46ce      	mov	lr, r9
 8000dfa:	469c      	mov	ip, r3
 8000dfc:	d351      	bcc.n	8000ea2 <__udivmoddi4+0x28a>
 8000dfe:	d04e      	beq.n	8000e9e <__udivmoddi4+0x286>
 8000e00:	b155      	cbz	r5, 8000e18 <__udivmoddi4+0x200>
 8000e02:	ebb8 030e 	subs.w	r3, r8, lr
 8000e06:	eb64 040c 	sbc.w	r4, r4, ip
 8000e0a:	fa04 f606 	lsl.w	r6, r4, r6
 8000e0e:	40cb      	lsrs	r3, r1
 8000e10:	431e      	orrs	r6, r3
 8000e12:	40cc      	lsrs	r4, r1
 8000e14:	e9c5 6400 	strd	r6, r4, [r5]
 8000e18:	2100      	movs	r1, #0
 8000e1a:	e750      	b.n	8000cbe <__udivmoddi4+0xa6>
 8000e1c:	f1c2 0320 	rsb	r3, r2, #32
 8000e20:	fa20 f103 	lsr.w	r1, r0, r3
 8000e24:	fa0c fc02 	lsl.w	ip, ip, r2
 8000e28:	fa24 f303 	lsr.w	r3, r4, r3
 8000e2c:	4094      	lsls	r4, r2
 8000e2e:	430c      	orrs	r4, r1
 8000e30:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000e34:	fa00 fe02 	lsl.w	lr, r0, r2
 8000e38:	fa1f f78c 	uxth.w	r7, ip
 8000e3c:	fbb3 f0f8 	udiv	r0, r3, r8
 8000e40:	fb08 3110 	mls	r1, r8, r0, r3
 8000e44:	0c23      	lsrs	r3, r4, #16
 8000e46:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000e4a:	fb00 f107 	mul.w	r1, r0, r7
 8000e4e:	4299      	cmp	r1, r3
 8000e50:	d908      	bls.n	8000e64 <__udivmoddi4+0x24c>
 8000e52:	eb1c 0303 	adds.w	r3, ip, r3
 8000e56:	f100 36ff 	add.w	r6, r0, #4294967295
 8000e5a:	d22c      	bcs.n	8000eb6 <__udivmoddi4+0x29e>
 8000e5c:	4299      	cmp	r1, r3
 8000e5e:	d92a      	bls.n	8000eb6 <__udivmoddi4+0x29e>
 8000e60:	3802      	subs	r0, #2
 8000e62:	4463      	add	r3, ip
 8000e64:	1a5b      	subs	r3, r3, r1
 8000e66:	b2a4      	uxth	r4, r4
 8000e68:	fbb3 f1f8 	udiv	r1, r3, r8
 8000e6c:	fb08 3311 	mls	r3, r8, r1, r3
 8000e70:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000e74:	fb01 f307 	mul.w	r3, r1, r7
 8000e78:	42a3      	cmp	r3, r4
 8000e7a:	d908      	bls.n	8000e8e <__udivmoddi4+0x276>
 8000e7c:	eb1c 0404 	adds.w	r4, ip, r4
 8000e80:	f101 36ff 	add.w	r6, r1, #4294967295
 8000e84:	d213      	bcs.n	8000eae <__udivmoddi4+0x296>
 8000e86:	42a3      	cmp	r3, r4
 8000e88:	d911      	bls.n	8000eae <__udivmoddi4+0x296>
 8000e8a:	3902      	subs	r1, #2
 8000e8c:	4464      	add	r4, ip
 8000e8e:	1ae4      	subs	r4, r4, r3
 8000e90:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8000e94:	e739      	b.n	8000d0a <__udivmoddi4+0xf2>
 8000e96:	4604      	mov	r4, r0
 8000e98:	e6f0      	b.n	8000c7c <__udivmoddi4+0x64>
 8000e9a:	4608      	mov	r0, r1
 8000e9c:	e706      	b.n	8000cac <__udivmoddi4+0x94>
 8000e9e:	45c8      	cmp	r8, r9
 8000ea0:	d2ae      	bcs.n	8000e00 <__udivmoddi4+0x1e8>
 8000ea2:	ebb9 0e02 	subs.w	lr, r9, r2
 8000ea6:	eb63 0c07 	sbc.w	ip, r3, r7
 8000eaa:	3801      	subs	r0, #1
 8000eac:	e7a8      	b.n	8000e00 <__udivmoddi4+0x1e8>
 8000eae:	4631      	mov	r1, r6
 8000eb0:	e7ed      	b.n	8000e8e <__udivmoddi4+0x276>
 8000eb2:	4603      	mov	r3, r0
 8000eb4:	e799      	b.n	8000dea <__udivmoddi4+0x1d2>
 8000eb6:	4630      	mov	r0, r6
 8000eb8:	e7d4      	b.n	8000e64 <__udivmoddi4+0x24c>
 8000eba:	46d6      	mov	lr, sl
 8000ebc:	e77f      	b.n	8000dbe <__udivmoddi4+0x1a6>
 8000ebe:	4463      	add	r3, ip
 8000ec0:	3802      	subs	r0, #2
 8000ec2:	e74d      	b.n	8000d60 <__udivmoddi4+0x148>
 8000ec4:	4606      	mov	r6, r0
 8000ec6:	4623      	mov	r3, r4
 8000ec8:	4608      	mov	r0, r1
 8000eca:	e70f      	b.n	8000cec <__udivmoddi4+0xd4>
 8000ecc:	3e02      	subs	r6, #2
 8000ece:	4463      	add	r3, ip
 8000ed0:	e730      	b.n	8000d34 <__udivmoddi4+0x11c>
 8000ed2:	bf00      	nop

08000ed4 <__aeabi_idiv0>:
 8000ed4:	4770      	bx	lr
 8000ed6:	bf00      	nop

08000ed8 <getTasksStatus>:
 *      Author: eyalk
 */
#include "data.h"


void getTasksStatus(void) {
 8000ed8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8000edc:	b086      	sub	sp, #24
 8000ede:	af04      	add	r7, sp, #16
	uint32_t ulNotificationValue;
	bool printedStatus = false;
 8000ee0:	2300      	movs	r3, #0
 8000ee2:	71fb      	strb	r3, [r7, #7]
	for(;;) {
		if(!btnFlag) {
 8000ee4:	4b4a      	ldr	r3, [pc, #296]	@ (8001010 <getTasksStatus+0x138>)
 8000ee6:	781b      	ldrb	r3, [r3, #0]
 8000ee8:	f083 0301 	eor.w	r3, r3, #1
 8000eec:	b2db      	uxtb	r3, r3
 8000eee:	2b00      	cmp	r3, #0
 8000ef0:	d008      	beq.n	8000f04 <getTasksStatus+0x2c>
			printedStatus = false;
 8000ef2:	2300      	movs	r3, #0
 8000ef4:	71fb      	strb	r3, [r7, #7]
			xTaskNotifyWait(0x00, 0x00, &ulNotificationValue, portMAX_DELAY);
 8000ef6:	463a      	mov	r2, r7
 8000ef8:	f04f 33ff 	mov.w	r3, #4294967295
 8000efc:	2100      	movs	r1, #0
 8000efe:	2000      	movs	r0, #0
 8000f00:	f007 fcc4 	bl	800888c <xTaskNotifyWait>
		}
		if(!printedStatus) {
 8000f04:	79fb      	ldrb	r3, [r7, #7]
 8000f06:	f083 0301 	eor.w	r3, r3, #1
 8000f0a:	b2db      	uxtb	r3, r3
 8000f0c:	2b00      	cmp	r3, #0
 8000f0e:	d0e9      	beq.n	8000ee4 <getTasksStatus+0xc>
			vTaskSuspend(vTasksManagerTask);
 8000f10:	4b40      	ldr	r3, [pc, #256]	@ (8001014 <getTasksStatus+0x13c>)
 8000f12:	681b      	ldr	r3, [r3, #0]
 8000f14:	4618      	mov	r0, r3
 8000f16:	f006 fd6f 	bl	80079f8 <vTaskSuspend>
			printf("\n\n"
 8000f1a:	4b3f      	ldr	r3, [pc, #252]	@ (8001018 <getTasksStatus+0x140>)
 8000f1c:	f993 3000 	ldrsb.w	r3, [r3]
 8000f20:	461e      	mov	r6, r3
 8000f22:	4b3e      	ldr	r3, [pc, #248]	@ (800101c <getTasksStatus+0x144>)
 8000f24:	681b      	ldr	r3, [r3, #0]
 8000f26:	4698      	mov	r8, r3
 8000f28:	4b3d      	ldr	r3, [pc, #244]	@ (8001020 <getTasksStatus+0x148>)
 8000f2a:	681b      	ldr	r3, [r3, #0]
 8000f2c:	4618      	mov	r0, r3
 8000f2e:	f7ff fb2b 	bl	8000588 <__aeabi_f2d>
 8000f32:	4604      	mov	r4, r0
 8000f34:	460d      	mov	r5, r1
 8000f36:	4b3b      	ldr	r3, [pc, #236]	@ (8001024 <getTasksStatus+0x14c>)
 8000f38:	681b      	ldr	r3, [r3, #0]
 8000f3a:	4618      	mov	r0, r3
 8000f3c:	f7ff fb24 	bl	8000588 <__aeabi_f2d>
 8000f40:	4602      	mov	r2, r0
 8000f42:	460b      	mov	r3, r1
 8000f44:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8000f48:	e9cd 4500 	strd	r4, r5, [sp]
 8000f4c:	4642      	mov	r2, r8
 8000f4e:	4631      	mov	r1, r6
 8000f50:	4835      	ldr	r0, [pc, #212]	@ (8001028 <getTasksStatus+0x150>)
 8000f52:	f009 fcef 	bl	800a934 <iprintf>
					"          Average task running time: %.3f\r\n",
					(int)current_running_tasks,
					(int)total_tasks_ran,
					total_tasks_time,
					average_task_time);
			fflush(stdout);
 8000f56:	4b35      	ldr	r3, [pc, #212]	@ (800102c <getTasksStatus+0x154>)
 8000f58:	681b      	ldr	r3, [r3, #0]
 8000f5a:	689b      	ldr	r3, [r3, #8]
 8000f5c:	4618      	mov	r0, r3
 8000f5e:	f009 fc13 	bl	800a788 <fflush>
			printf("********* Ambulances Tasks Status Report *********\n"
 8000f62:	4b33      	ldr	r3, [pc, #204]	@ (8001030 <getTasksStatus+0x158>)
 8000f64:	781b      	ldrb	r3, [r3, #0]
 8000f66:	f1c3 0208 	rsb	r2, r3, #8
 8000f6a:	4b31      	ldr	r3, [pc, #196]	@ (8001030 <getTasksStatus+0x158>)
 8000f6c:	781b      	ldrb	r3, [r3, #0]
 8000f6e:	2108      	movs	r1, #8
 8000f70:	4830      	ldr	r0, [pc, #192]	@ (8001034 <getTasksStatus+0x15c>)
 8000f72:	f009 fcdf 	bl	800a934 <iprintf>
					"              Current occupied tasks: %d\r\n"
					"              current available tasks: %d\r\n",
					(int)AMBULANCE_TASKS,
					(int)(AMBULANCE_TASKS - available_amb_tasks),
					(int)available_amb_tasks);
			fflush(stdout);
 8000f76:	4b2d      	ldr	r3, [pc, #180]	@ (800102c <getTasksStatus+0x154>)
 8000f78:	681b      	ldr	r3, [r3, #0]
 8000f7a:	689b      	ldr	r3, [r3, #8]
 8000f7c:	4618      	mov	r0, r3
 8000f7e:	f009 fc03 	bl	800a788 <fflush>
			printf("*********** Police Tasks Status Report ***********\n"
 8000f82:	4b2d      	ldr	r3, [pc, #180]	@ (8001038 <getTasksStatus+0x160>)
 8000f84:	781b      	ldrb	r3, [r3, #0]
 8000f86:	f1c3 0205 	rsb	r2, r3, #5
 8000f8a:	4b2b      	ldr	r3, [pc, #172]	@ (8001038 <getTasksStatus+0x160>)
 8000f8c:	781b      	ldrb	r3, [r3, #0]
 8000f8e:	2105      	movs	r1, #5
 8000f90:	482a      	ldr	r0, [pc, #168]	@ (800103c <getTasksStatus+0x164>)
 8000f92:	f009 fccf 	bl	800a934 <iprintf>
					"             Current occupied tasks: %d\r\n"
					"             current available tasks: %d\r\n",
					(int)POLICE_TASKS,
					(int)(POLICE_TASKS - available_police_tasks),
					(int)available_police_tasks);
			fflush(stdout);
 8000f96:	4b25      	ldr	r3, [pc, #148]	@ (800102c <getTasksStatus+0x154>)
 8000f98:	681b      	ldr	r3, [r3, #0]
 8000f9a:	689b      	ldr	r3, [r3, #8]
 8000f9c:	4618      	mov	r0, r3
 8000f9e:	f009 fbf3 	bl	800a788 <fflush>
			printf("********** Fire Dep Tasks Status Report **********\n"
 8000fa2:	4b27      	ldr	r3, [pc, #156]	@ (8001040 <getTasksStatus+0x168>)
 8000fa4:	781b      	ldrb	r3, [r3, #0]
 8000fa6:	f1c3 0205 	rsb	r2, r3, #5
 8000faa:	4b25      	ldr	r3, [pc, #148]	@ (8001040 <getTasksStatus+0x168>)
 8000fac:	781b      	ldrb	r3, [r3, #0]
 8000fae:	2105      	movs	r1, #5
 8000fb0:	4824      	ldr	r0, [pc, #144]	@ (8001044 <getTasksStatus+0x16c>)
 8000fb2:	f009 fcbf 	bl	800a934 <iprintf>
					"              Current occupied tasks: %d\r\n"
					"              current available tasks: %d\r\n",
					(int)FIRE_TASKS,
					(int)(FIRE_TASKS - available_fire_tasks),
					(int)available_fire_tasks);
			fflush(stdout);
 8000fb6:	4b1d      	ldr	r3, [pc, #116]	@ (800102c <getTasksStatus+0x154>)
 8000fb8:	681b      	ldr	r3, [r3, #0]
 8000fba:	689b      	ldr	r3, [r3, #8]
 8000fbc:	4618      	mov	r0, r3
 8000fbe:	f009 fbe3 	bl	800a788 <fflush>
			printf("*********** Corona Tasks Status Report ************\n"
 8000fc2:	4b21      	ldr	r3, [pc, #132]	@ (8001048 <getTasksStatus+0x170>)
 8000fc4:	781b      	ldrb	r3, [r3, #0]
 8000fc6:	f1c3 0205 	rsb	r2, r3, #5
 8000fca:	4b1f      	ldr	r3, [pc, #124]	@ (8001048 <getTasksStatus+0x170>)
 8000fcc:	781b      	ldrb	r3, [r3, #0]
 8000fce:	2105      	movs	r1, #5
 8000fd0:	481e      	ldr	r0, [pc, #120]	@ (800104c <getTasksStatus+0x174>)
 8000fd2:	f009 fcaf 	bl	800a934 <iprintf>
					"              Current occupied tasks: %d\r\n"
					"              current available tasks: %d\r\n\n\n",
					(int)CORONA_TASKS,
					(int)(CORONA_TASKS - available_corona_tasks),
					(int)available_corona_tasks);
			fflush(stdout);
 8000fd6:	4b15      	ldr	r3, [pc, #84]	@ (800102c <getTasksStatus+0x154>)
 8000fd8:	681b      	ldr	r3, [r3, #0]
 8000fda:	689b      	ldr	r3, [r3, #8]
 8000fdc:	4618      	mov	r0, r3
 8000fde:	f009 fbd3 	bl	800a788 <fflush>
			printedStatus = !printedStatus;
 8000fe2:	79fb      	ldrb	r3, [r7, #7]
 8000fe4:	2b00      	cmp	r3, #0
 8000fe6:	bf14      	ite	ne
 8000fe8:	2301      	movne	r3, #1
 8000fea:	2300      	moveq	r3, #0
 8000fec:	b2db      	uxtb	r3, r3
 8000fee:	f083 0301 	eor.w	r3, r3, #1
 8000ff2:	b2db      	uxtb	r3, r3
 8000ff4:	71fb      	strb	r3, [r7, #7]
 8000ff6:	79fb      	ldrb	r3, [r7, #7]
 8000ff8:	f003 0301 	and.w	r3, r3, #1
 8000ffc:	71fb      	strb	r3, [r7, #7]
			xTaskNotifyWait(0x00, 0x00, &ulNotificationValue, portMAX_DELAY);
 8000ffe:	463a      	mov	r2, r7
 8001000:	f04f 33ff 	mov.w	r3, #4294967295
 8001004:	2100      	movs	r1, #0
 8001006:	2000      	movs	r0, #0
 8001008:	f007 fc40 	bl	800888c <xTaskNotifyWait>
		if(!btnFlag) {
 800100c:	e76a      	b.n	8000ee4 <getTasksStatus+0xc>
 800100e:	bf00      	nop
 8001010:	20000910 	.word	0x20000910
 8001014:	200008c0 	.word	0x200008c0
 8001018:	20000908 	.word	0x20000908
 800101c:	20000900 	.word	0x20000900
 8001020:	200008fc 	.word	0x200008fc
 8001024:	20000904 	.word	0x20000904
 8001028:	0800cc30 	.word	0x0800cc30
 800102c:	20000020 	.word	0x20000020
 8001030:	20000000 	.word	0x20000000
 8001034:	0800cd08 	.word	0x0800cd08
 8001038:	20000001 	.word	0x20000001
 800103c:	0800cdbc 	.word	0x0800cdbc
 8001040:	20000002 	.word	0x20000002
 8001044:	0800ce68 	.word	0x0800ce68
 8001048:	20000003 	.word	0x20000003
 800104c:	0800cf1c 	.word	0x0800cf1c

08001050 <vDispatcherCode>:
 * This function implements the dispatcher task, which waits for notifications
 * to process and route incoming dispatcher packets to the appropriate department queues.
 *
 * @param pvParameters Parameters passed to the task (expected to be `1`).
 */
void vDispatcherCode(void *pvParameters) {
 8001050:	b580      	push	{r7, lr}
 8001052:	b0a0      	sub	sp, #128	@ 0x80
 8001054:	af00      	add	r7, sp, #0
 8001056:	6078      	str	r0, [r7, #4]
	configASSERT(((uint32_t) pvParameters) == 1);
 8001058:	687b      	ldr	r3, [r7, #4]
 800105a:	2b01      	cmp	r3, #1
 800105c:	d00d      	beq.n	800107a <vDispatcherCode+0x2a>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 800105e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8001062:	b672      	cpsid	i
 8001064:	f383 8811 	msr	BASEPRI, r3
 8001068:	f3bf 8f6f 	isb	sy
 800106c:	f3bf 8f4f 	dsb	sy
 8001070:	b662      	cpsie	i
 8001072:	67fb      	str	r3, [r7, #124]	@ 0x7c
		"	isb														\n" \
		"	dsb														\n" \
		"	cpsie i													\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 8001074:	bf00      	nop
 8001076:	bf00      	nop
 8001078:	e7fd      	b.n	8001076 <vDispatcherCode+0x26>
	uint32_t ulNotificationValue;
	for(;;) {
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_7, GPIO_PIN_SET);
 800107a:	2201      	movs	r2, #1
 800107c:	2180      	movs	r1, #128	@ 0x80
 800107e:	480e      	ldr	r0, [pc, #56]	@ (80010b8 <vDispatcherCode+0x68>)
 8001080:	f002 fb1a 	bl	80036b8 <HAL_GPIO_WritePin>
		//printf("Dispatcher Entered BLOCKED state! \r\n");
		//fflush(stdout);
		xTaskNotifyWait(0x00, 0x00, &ulNotificationValue, portMAX_DELAY);
 8001084:	f107 0278 	add.w	r2, r7, #120	@ 0x78
 8001088:	f04f 33ff 	mov.w	r3, #4294967295
 800108c:	2100      	movs	r1, #0
 800108e:	2000      	movs	r0, #0
 8001090:	f007 fbfc 	bl	800888c <xTaskNotifyWait>
		//printf("Dispatcher in RUNNING state! \n \tPerforming a task! \r\n");
		//fflush(stdout);
		DispatcherPacket new_packet;
		if( xQueueReceive(qDispatcher, &new_packet, portMAX_DELAY) == pdPASS) {
 8001094:	4b09      	ldr	r3, [pc, #36]	@ (80010bc <vDispatcherCode+0x6c>)
 8001096:	681b      	ldr	r3, [r3, #0]
 8001098:	f107 010c 	add.w	r1, r7, #12
 800109c:	f04f 32ff 	mov.w	r2, #4294967295
 80010a0:	4618      	mov	r0, r3
 80010a2:	f005 fee3 	bl	8006e6c <xQueueReceive>
 80010a6:	4603      	mov	r3, r0
 80010a8:	2b01      	cmp	r3, #1
 80010aa:	d1e6      	bne.n	800107a <vDispatcherCode+0x2a>
			packetRouting(&new_packet);
 80010ac:	f107 030c 	add.w	r3, r7, #12
 80010b0:	4618      	mov	r0, r3
 80010b2:	f000 f805 	bl	80010c0 <packetRouting>
	for(;;) {
 80010b6:	e7e0      	b.n	800107a <vDispatcherCode+0x2a>
 80010b8:	40020400 	.word	0x40020400
 80010bc:	20000854 	.word	0x20000854

080010c0 <packetRouting>:
 * This function sends the given dispatcher packet to the queue corresponding
 * to its department.
 *
 * @param new_packet Pointer to the DispatcherPacket to be routed.
 */
void packetRouting(DispatcherPacket* new_packet) {
 80010c0:	b580      	push	{r7, lr}
 80010c2:	b082      	sub	sp, #8
 80010c4:	af00      	add	r7, sp, #0
 80010c6:	6078      	str	r0, [r7, #4]
	switch(new_packet->department) {
 80010c8:	687b      	ldr	r3, [r7, #4]
 80010ca:	781b      	ldrb	r3, [r3, #0]
 80010cc:	2b03      	cmp	r3, #3
 80010ce:	d82f      	bhi.n	8001130 <packetRouting+0x70>
 80010d0:	a201      	add	r2, pc, #4	@ (adr r2, 80010d8 <packetRouting+0x18>)
 80010d2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80010d6:	bf00      	nop
 80010d8:	080010e9 	.word	0x080010e9
 80010dc:	080010fb 	.word	0x080010fb
 80010e0:	0800110d 	.word	0x0800110d
 80010e4:	0800111f 	.word	0x0800111f
		case AMBULANCE:
			xQueueSend(qAmbulance, new_packet, portMAX_DELAY);
 80010e8:	4b13      	ldr	r3, [pc, #76]	@ (8001138 <packetRouting+0x78>)
 80010ea:	6818      	ldr	r0, [r3, #0]
 80010ec:	2300      	movs	r3, #0
 80010ee:	f04f 32ff 	mov.w	r2, #4294967295
 80010f2:	6879      	ldr	r1, [r7, #4]
 80010f4:	f005 fd0c 	bl	8006b10 <xQueueGenericSend>
			break;
 80010f8:	e01a      	b.n	8001130 <packetRouting+0x70>
		case POLICE:
			xQueueSend(qPolice, new_packet, portMAX_DELAY);
 80010fa:	4b10      	ldr	r3, [pc, #64]	@ (800113c <packetRouting+0x7c>)
 80010fc:	6818      	ldr	r0, [r3, #0]
 80010fe:	2300      	movs	r3, #0
 8001100:	f04f 32ff 	mov.w	r2, #4294967295
 8001104:	6879      	ldr	r1, [r7, #4]
 8001106:	f005 fd03 	bl	8006b10 <xQueueGenericSend>
			break;
 800110a:	e011      	b.n	8001130 <packetRouting+0x70>
		case FIRE:
			xQueueSend(qFire, new_packet, portMAX_DELAY);
 800110c:	4b0c      	ldr	r3, [pc, #48]	@ (8001140 <packetRouting+0x80>)
 800110e:	6818      	ldr	r0, [r3, #0]
 8001110:	2300      	movs	r3, #0
 8001112:	f04f 32ff 	mov.w	r2, #4294967295
 8001116:	6879      	ldr	r1, [r7, #4]
 8001118:	f005 fcfa 	bl	8006b10 <xQueueGenericSend>
			break;
 800111c:	e008      	b.n	8001130 <packetRouting+0x70>
		case CORONA:
			xQueueSend(qCorona, new_packet, portMAX_DELAY);
 800111e:	4b09      	ldr	r3, [pc, #36]	@ (8001144 <packetRouting+0x84>)
 8001120:	6818      	ldr	r0, [r3, #0]
 8001122:	2300      	movs	r3, #0
 8001124:	f04f 32ff 	mov.w	r2, #4294967295
 8001128:	6879      	ldr	r1, [r7, #4]
 800112a:	f005 fcf1 	bl	8006b10 <xQueueGenericSend>
			break;
 800112e:	bf00      	nop
	}
}
 8001130:	bf00      	nop
 8001132:	3708      	adds	r7, #8
 8001134:	46bd      	mov	sp, r7
 8001136:	bd80      	pop	{r7, pc}
 8001138:	20000844 	.word	0x20000844
 800113c:	20000848 	.word	0x20000848
 8001140:	2000084c 	.word	0x2000084c
 8001144:	20000850 	.word	0x20000850

08001148 <generateDispatcherMSG>:
 * This function generates a dispatcher message based on a random department and message.
 * It also sets the time required to handle the task in ticks.
 *
 * @param hDispPacket Pointer to the DispatcherPacket to be filled with generated data.
 */
void generateDispatcherMSG(DispatcherPacket* hDispPacket) {
 8001148:	b580      	push	{r7, lr}
 800114a:	b084      	sub	sp, #16
 800114c:	af00      	add	r7, sp, #0
 800114e:	6078      	str	r0, [r7, #4]
	DepartmentsEnum dep;
	uint8_t msgIdx = 0;
 8001150:	2300      	movs	r3, #0
 8001152:	73bb      	strb	r3, [r7, #14]
	uint16_t range = LONGEST_TASK_DURATION_IN_TICKS - SHORTEST_TASK_DURATION_IN_TICKS + 1;
 8001154:	f240 33e9 	movw	r3, #1001	@ 0x3e9
 8001158:	81bb      	strh	r3, [r7, #12]

	// Generate Department
	uint32_t random_number = 0;
 800115a:	2300      	movs	r3, #0
 800115c:	60bb      	str	r3, [r7, #8]
	if (HAL_RNG_GenerateRandomNumber(&hrng, &random_number) == HAL_OK) {
 800115e:	f107 0308 	add.w	r3, r7, #8
 8001162:	4619      	mov	r1, r3
 8001164:	4866      	ldr	r0, [pc, #408]	@ (8001300 <generateDispatcherMSG+0x1b8>)
 8001166:	f003 fd79 	bl	8004c5c <HAL_RNG_GenerateRandomNumber>
 800116a:	4603      	mov	r3, r0
 800116c:	2b00      	cmp	r3, #0
 800116e:	d107      	bne.n	8001180 <generateDispatcherMSG+0x38>
	        dep = (random_number % 4);
 8001170:	68bb      	ldr	r3, [r7, #8]
 8001172:	b2db      	uxtb	r3, r3
 8001174:	f003 0303 	and.w	r3, r3, #3
 8001178:	73fb      	strb	r3, [r7, #15]
	        hDispPacket->department = dep;
 800117a:	687b      	ldr	r3, [r7, #4]
 800117c:	7bfa      	ldrb	r2, [r7, #15]
 800117e:	701a      	strb	r2, [r3, #0]
	}

	// Pick a message and set counter
	switch(dep) {
 8001180:	7bfb      	ldrb	r3, [r7, #15]
 8001182:	2b03      	cmp	r3, #3
 8001184:	f200 80a0 	bhi.w	80012c8 <generateDispatcherMSG+0x180>
 8001188:	a201      	add	r2, pc, #4	@ (adr r2, 8001190 <generateDispatcherMSG+0x48>)
 800118a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800118e:	bf00      	nop
 8001190:	080011a1 	.word	0x080011a1
 8001194:	080011e5 	.word	0x080011e5
 8001198:	08001235 	.word	0x08001235
 800119c:	08001285 	.word	0x08001285
		case AMBULANCE:
			if (HAL_RNG_GenerateRandomNumber(&hrng, &random_number) == HAL_OK) {
 80011a0:	f107 0308 	add.w	r3, r7, #8
 80011a4:	4619      	mov	r1, r3
 80011a6:	4856      	ldr	r0, [pc, #344]	@ (8001300 <generateDispatcherMSG+0x1b8>)
 80011a8:	f003 fd58 	bl	8004c5c <HAL_RNG_GenerateRandomNumber>
 80011ac:	4603      	mov	r3, r0
 80011ae:	2b00      	cmp	r3, #0
 80011b0:	d104      	bne.n	80011bc <generateDispatcherMSG+0x74>
				msgIdx = (uint8_t)(random_number % AMB_STRINGS_LEN);
 80011b2:	68bb      	ldr	r3, [r7, #8]
 80011b4:	b2db      	uxtb	r3, r3
 80011b6:	f003 0307 	and.w	r3, r3, #7
 80011ba:	73bb      	strb	r3, [r7, #14]
			}
			strncpy(hDispPacket->message, vAMBstrings[msgIdx], MAX_MSG_LENGTH - 1);
 80011bc:	687b      	ldr	r3, [r7, #4]
 80011be:	1c58      	adds	r0, r3, #1
 80011c0:	7bbb      	ldrb	r3, [r7, #14]
 80011c2:	2264      	movs	r2, #100	@ 0x64
 80011c4:	fb02 f303 	mul.w	r3, r2, r3
 80011c8:	4a4e      	ldr	r2, [pc, #312]	@ (8001304 <generateDispatcherMSG+0x1bc>)
 80011ca:	4413      	add	r3, r2
 80011cc:	2263      	movs	r2, #99	@ 0x63
 80011ce:	4619      	mov	r1, r3
 80011d0:	f009 fd34 	bl	800ac3c <strncpy>
			hDispPacket->message[MAX_MSG_LENGTH - 1] = '\0';
 80011d4:	687b      	ldr	r3, [r7, #4]
 80011d6:	2200      	movs	r2, #0
 80011d8:	f883 2064 	strb.w	r2, [r3, #100]	@ 0x64
			hDispPacket->available_tasks_counter = &available_amb_tasks;
 80011dc:	687b      	ldr	r3, [r7, #4]
 80011de:	4a4a      	ldr	r2, [pc, #296]	@ (8001308 <generateDispatcherMSG+0x1c0>)
 80011e0:	669a      	str	r2, [r3, #104]	@ 0x68
			break;
 80011e2:	e072      	b.n	80012ca <generateDispatcherMSG+0x182>


		case POLICE:
			if (HAL_RNG_GenerateRandomNumber(&hrng, &random_number) == HAL_OK) {
 80011e4:	f107 0308 	add.w	r3, r7, #8
 80011e8:	4619      	mov	r1, r3
 80011ea:	4845      	ldr	r0, [pc, #276]	@ (8001300 <generateDispatcherMSG+0x1b8>)
 80011ec:	f003 fd36 	bl	8004c5c <HAL_RNG_GenerateRandomNumber>
 80011f0:	4603      	mov	r3, r0
 80011f2:	2b00      	cmp	r3, #0
 80011f4:	d10a      	bne.n	800120c <generateDispatcherMSG+0xc4>
				msgIdx = (uint8_t)(random_number % POLICE_STRINGS_LEN);
 80011f6:	68b9      	ldr	r1, [r7, #8]
 80011f8:	4b44      	ldr	r3, [pc, #272]	@ (800130c <generateDispatcherMSG+0x1c4>)
 80011fa:	fba3 2301 	umull	r2, r3, r3, r1
 80011fe:	089a      	lsrs	r2, r3, #2
 8001200:	4613      	mov	r3, r2
 8001202:	009b      	lsls	r3, r3, #2
 8001204:	4413      	add	r3, r2
 8001206:	1aca      	subs	r2, r1, r3
 8001208:	4613      	mov	r3, r2
 800120a:	73bb      	strb	r3, [r7, #14]
			}
			strncpy(hDispPacket->message, vPOLstrings[msgIdx], MAX_MSG_LENGTH - 1);
 800120c:	687b      	ldr	r3, [r7, #4]
 800120e:	1c58      	adds	r0, r3, #1
 8001210:	7bbb      	ldrb	r3, [r7, #14]
 8001212:	2264      	movs	r2, #100	@ 0x64
 8001214:	fb02 f303 	mul.w	r3, r2, r3
 8001218:	4a3d      	ldr	r2, [pc, #244]	@ (8001310 <generateDispatcherMSG+0x1c8>)
 800121a:	4413      	add	r3, r2
 800121c:	2263      	movs	r2, #99	@ 0x63
 800121e:	4619      	mov	r1, r3
 8001220:	f009 fd0c 	bl	800ac3c <strncpy>
			hDispPacket->message[MAX_MSG_LENGTH - 1] = '\0';
 8001224:	687b      	ldr	r3, [r7, #4]
 8001226:	2200      	movs	r2, #0
 8001228:	f883 2064 	strb.w	r2, [r3, #100]	@ 0x64
			hDispPacket->available_tasks_counter = &available_police_tasks;
 800122c:	687b      	ldr	r3, [r7, #4]
 800122e:	4a39      	ldr	r2, [pc, #228]	@ (8001314 <generateDispatcherMSG+0x1cc>)
 8001230:	669a      	str	r2, [r3, #104]	@ 0x68
			break;
 8001232:	e04a      	b.n	80012ca <generateDispatcherMSG+0x182>


		case FIRE:
			if (HAL_RNG_GenerateRandomNumber(&hrng, &random_number) == HAL_OK) {
 8001234:	f107 0308 	add.w	r3, r7, #8
 8001238:	4619      	mov	r1, r3
 800123a:	4831      	ldr	r0, [pc, #196]	@ (8001300 <generateDispatcherMSG+0x1b8>)
 800123c:	f003 fd0e 	bl	8004c5c <HAL_RNG_GenerateRandomNumber>
 8001240:	4603      	mov	r3, r0
 8001242:	2b00      	cmp	r3, #0
 8001244:	d10a      	bne.n	800125c <generateDispatcherMSG+0x114>
				msgIdx = (uint8_t)(random_number % FIRE_STRINGS_LEN);
 8001246:	68b9      	ldr	r1, [r7, #8]
 8001248:	4b33      	ldr	r3, [pc, #204]	@ (8001318 <generateDispatcherMSG+0x1d0>)
 800124a:	fba3 2301 	umull	r2, r3, r3, r1
 800124e:	085a      	lsrs	r2, r3, #1
 8001250:	4613      	mov	r3, r2
 8001252:	00db      	lsls	r3, r3, #3
 8001254:	4413      	add	r3, r2
 8001256:	1aca      	subs	r2, r1, r3
 8001258:	4613      	mov	r3, r2
 800125a:	73bb      	strb	r3, [r7, #14]
			}
			strncpy(hDispPacket->message, vFIREstrings[msgIdx], MAX_MSG_LENGTH - 1);
 800125c:	687b      	ldr	r3, [r7, #4]
 800125e:	1c58      	adds	r0, r3, #1
 8001260:	7bbb      	ldrb	r3, [r7, #14]
 8001262:	2264      	movs	r2, #100	@ 0x64
 8001264:	fb02 f303 	mul.w	r3, r2, r3
 8001268:	4a2c      	ldr	r2, [pc, #176]	@ (800131c <generateDispatcherMSG+0x1d4>)
 800126a:	4413      	add	r3, r2
 800126c:	2263      	movs	r2, #99	@ 0x63
 800126e:	4619      	mov	r1, r3
 8001270:	f009 fce4 	bl	800ac3c <strncpy>
			hDispPacket->message[MAX_MSG_LENGTH - 1] = '\0';
 8001274:	687b      	ldr	r3, [r7, #4]
 8001276:	2200      	movs	r2, #0
 8001278:	f883 2064 	strb.w	r2, [r3, #100]	@ 0x64
			hDispPacket->available_tasks_counter = &available_fire_tasks;
 800127c:	687b      	ldr	r3, [r7, #4]
 800127e:	4a28      	ldr	r2, [pc, #160]	@ (8001320 <generateDispatcherMSG+0x1d8>)
 8001280:	669a      	str	r2, [r3, #104]	@ 0x68
			break;
 8001282:	e022      	b.n	80012ca <generateDispatcherMSG+0x182>


		case CORONA:
			if (HAL_RNG_GenerateRandomNumber(&hrng, &random_number) == HAL_OK) {
 8001284:	f107 0308 	add.w	r3, r7, #8
 8001288:	4619      	mov	r1, r3
 800128a:	481d      	ldr	r0, [pc, #116]	@ (8001300 <generateDispatcherMSG+0x1b8>)
 800128c:	f003 fce6 	bl	8004c5c <HAL_RNG_GenerateRandomNumber>
 8001290:	4603      	mov	r3, r0
 8001292:	2b00      	cmp	r3, #0
 8001294:	d104      	bne.n	80012a0 <generateDispatcherMSG+0x158>
				msgIdx = (uint8_t)(random_number % CORONA_STRINGS_LEN);
 8001296:	68bb      	ldr	r3, [r7, #8]
 8001298:	b2db      	uxtb	r3, r3
 800129a:	f003 0307 	and.w	r3, r3, #7
 800129e:	73bb      	strb	r3, [r7, #14]
			}
			strncpy(hDispPacket->message, vCORstrings[msgIdx], MAX_MSG_LENGTH - 1);
 80012a0:	687b      	ldr	r3, [r7, #4]
 80012a2:	1c58      	adds	r0, r3, #1
 80012a4:	7bbb      	ldrb	r3, [r7, #14]
 80012a6:	2264      	movs	r2, #100	@ 0x64
 80012a8:	fb02 f303 	mul.w	r3, r2, r3
 80012ac:	4a1d      	ldr	r2, [pc, #116]	@ (8001324 <generateDispatcherMSG+0x1dc>)
 80012ae:	4413      	add	r3, r2
 80012b0:	2263      	movs	r2, #99	@ 0x63
 80012b2:	4619      	mov	r1, r3
 80012b4:	f009 fcc2 	bl	800ac3c <strncpy>
			hDispPacket->message[MAX_MSG_LENGTH - 1] = '\0';
 80012b8:	687b      	ldr	r3, [r7, #4]
 80012ba:	2200      	movs	r2, #0
 80012bc:	f883 2064 	strb.w	r2, [r3, #100]	@ 0x64
			hDispPacket->available_tasks_counter = &available_corona_tasks;
 80012c0:	687b      	ldr	r3, [r7, #4]
 80012c2:	4a19      	ldr	r2, [pc, #100]	@ (8001328 <generateDispatcherMSG+0x1e0>)
 80012c4:	669a      	str	r2, [r3, #104]	@ 0x68
			break;
 80012c6:	e000      	b.n	80012ca <generateDispatcherMSG+0x182>


		default:
			break;
 80012c8:	bf00      	nop
	}

	// Pick handling time
	if (HAL_RNG_GenerateRandomNumber(&hrng, &random_number) == HAL_OK) {
 80012ca:	f107 0308 	add.w	r3, r7, #8
 80012ce:	4619      	mov	r1, r3
 80012d0:	480b      	ldr	r0, [pc, #44]	@ (8001300 <generateDispatcherMSG+0x1b8>)
 80012d2:	f003 fcc3 	bl	8004c5c <HAL_RNG_GenerateRandomNumber>
 80012d6:	4603      	mov	r3, r0
 80012d8:	2b00      	cmp	r3, #0
 80012da:	d10d      	bne.n	80012f8 <generateDispatcherMSG+0x1b0>
		hDispPacket->timeToHandleInTicks = (uint16_t)(random_number % range) +
 80012dc:	68bb      	ldr	r3, [r7, #8]
 80012de:	89ba      	ldrh	r2, [r7, #12]
 80012e0:	fbb3 f1f2 	udiv	r1, r3, r2
 80012e4:	fb01 f202 	mul.w	r2, r1, r2
 80012e8:	1a9b      	subs	r3, r3, r2
 80012ea:	b29b      	uxth	r3, r3
 80012ec:	f503 737a 	add.w	r3, r3, #1000	@ 0x3e8
 80012f0:	b29a      	uxth	r2, r3
 80012f2:	687b      	ldr	r3, [r7, #4]
 80012f4:	f8a3 2066 	strh.w	r2, [r3, #102]	@ 0x66
													SHORTEST_TASK_DURATION_IN_TICKS;
	}
}
 80012f8:	bf00      	nop
 80012fa:	3710      	adds	r7, #16
 80012fc:	46bd      	mov	sp, r7
 80012fe:	bd80      	pop	{r7, pc}
 8001300:	200001f8 	.word	0x200001f8
 8001304:	0800d50c 	.word	0x0800d50c
 8001308:	20000000 	.word	0x20000000
 800130c:	cccccccd 	.word	0xcccccccd
 8001310:	0800d82c 	.word	0x0800d82c
 8001314:	20000001 	.word	0x20000001
 8001318:	38e38e39 	.word	0x38e38e39
 800131c:	0800da20 	.word	0x0800da20
 8001320:	20000002 	.word	0x20000002
 8001324:	0800dda4 	.word	0x0800dda4
 8001328:	20000003 	.word	0x20000003

0800132c <error_handling>:
 *      Author: eyalk
 */

#include "error_handling.h"

void error_handling(char* err_msg) {
 800132c:	b580      	push	{r7, lr}
 800132e:	b082      	sub	sp, #8
 8001330:	af00      	add	r7, sp, #0
 8001332:	6078      	str	r0, [r7, #4]
	if (err_msg != NULL) {
 8001334:	687b      	ldr	r3, [r7, #4]
 8001336:	2b00      	cmp	r3, #0
 8001338:	d01b      	beq.n	8001372 <error_handling+0x46>
		if(xSemaphoreTake(printfMutex, portMAX_DELAY) == pdTRUE) {
 800133a:	4b1f      	ldr	r3, [pc, #124]	@ (80013b8 <error_handling+0x8c>)
 800133c:	681b      	ldr	r3, [r3, #0]
 800133e:	f04f 31ff 	mov.w	r1, #4294967295
 8001342:	4618      	mov	r0, r3
 8001344:	f005 fe7a 	bl	800703c <xQueueSemaphoreTake>
 8001348:	4603      	mov	r3, r0
 800134a:	2b01      	cmp	r3, #1
 800134c:	d12b      	bne.n	80013a6 <error_handling+0x7a>
			printf("%s\r\n", err_msg);
 800134e:	6879      	ldr	r1, [r7, #4]
 8001350:	481a      	ldr	r0, [pc, #104]	@ (80013bc <error_handling+0x90>)
 8001352:	f009 faef 	bl	800a934 <iprintf>
			fflush(stdout);
 8001356:	4b1a      	ldr	r3, [pc, #104]	@ (80013c0 <error_handling+0x94>)
 8001358:	681b      	ldr	r3, [r3, #0]
 800135a:	689b      	ldr	r3, [r3, #8]
 800135c:	4618      	mov	r0, r3
 800135e:	f009 fa13 	bl	800a788 <fflush>
			xSemaphoreGive(printfMutex);
 8001362:	4b15      	ldr	r3, [pc, #84]	@ (80013b8 <error_handling+0x8c>)
 8001364:	6818      	ldr	r0, [r3, #0]
 8001366:	2300      	movs	r3, #0
 8001368:	2200      	movs	r2, #0
 800136a:	2100      	movs	r1, #0
 800136c:	f005 fbd0 	bl	8006b10 <xQueueGenericSend>
 8001370:	e019      	b.n	80013a6 <error_handling+0x7a>
		}
	} else {
		if(xSemaphoreTake(printfMutex, portMAX_DELAY) == pdTRUE) {
 8001372:	4b11      	ldr	r3, [pc, #68]	@ (80013b8 <error_handling+0x8c>)
 8001374:	681b      	ldr	r3, [r3, #0]
 8001376:	f04f 31ff 	mov.w	r1, #4294967295
 800137a:	4618      	mov	r0, r3
 800137c:	f005 fe5e 	bl	800703c <xQueueSemaphoreTake>
 8001380:	4603      	mov	r3, r0
 8001382:	2b01      	cmp	r3, #1
 8001384:	d10f      	bne.n	80013a6 <error_handling+0x7a>
			printf("Unknown error");
 8001386:	480f      	ldr	r0, [pc, #60]	@ (80013c4 <error_handling+0x98>)
 8001388:	f009 fad4 	bl	800a934 <iprintf>
			fflush(stdout);
 800138c:	4b0c      	ldr	r3, [pc, #48]	@ (80013c0 <error_handling+0x94>)
 800138e:	681b      	ldr	r3, [r3, #0]
 8001390:	689b      	ldr	r3, [r3, #8]
 8001392:	4618      	mov	r0, r3
 8001394:	f009 f9f8 	bl	800a788 <fflush>
			xSemaphoreGive(printfMutex);
 8001398:	4b07      	ldr	r3, [pc, #28]	@ (80013b8 <error_handling+0x8c>)
 800139a:	6818      	ldr	r0, [r3, #0]
 800139c:	2300      	movs	r3, #0
 800139e:	2200      	movs	r2, #0
 80013a0:	2100      	movs	r1, #0
 80013a2:	f005 fbb5 	bl	8006b10 <xQueueGenericSend>
		}
	}
	printf("Program Terminated. \r\n");
 80013a6:	4808      	ldr	r0, [pc, #32]	@ (80013c8 <error_handling+0x9c>)
 80013a8:	f009 fb2c 	bl	800aa04 <puts>
	Error_Handler();
 80013ac:	f001 fac6 	bl	800293c <Error_Handler>
}
 80013b0:	bf00      	nop
 80013b2:	3708      	adds	r7, #8
 80013b4:	46bd      	mov	sp, r7
 80013b6:	bd80      	pop	{r7, pc}
 80013b8:	200008f8 	.word	0x200008f8
 80013bc:	0800cfd0 	.word	0x0800cfd0
 80013c0:	20000020 	.word	0x20000020
 80013c4:	0800cfd8 	.word	0x0800cfd8
 80013c8:	0800cfe8 	.word	0x0800cfe8

080013cc <initTasks>:
#include "init.h"

/**
 * @brief Initialize and start the various system tasks.
 */
void initTasks(void) {
 80013cc:	b580      	push	{r7, lr}
 80013ce:	b084      	sub	sp, #16
 80013d0:	af02      	add	r7, sp, #8
	/* AMBULANCE TASK INIT */
	if(initAmbTasks() == -1) {
 80013d2:	f000 f971 	bl	80016b8 <initAmbTasks>
 80013d6:	4603      	mov	r3, r0
 80013d8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80013dc:	d102      	bne.n	80013e4 <initTasks+0x18>
		error_handling("Ambulance tasks creation error!\r\n");
 80013de:	4834      	ldr	r0, [pc, #208]	@ (80014b0 <initTasks+0xe4>)
 80013e0:	f7ff ffa4 	bl	800132c <error_handling>
	}

	/* POLICE TASK INIT */
	if(initPolTasks() == -1) {
 80013e4:	f000 f9e8 	bl	80017b8 <initPolTasks>
 80013e8:	4603      	mov	r3, r0
 80013ea:	f1b3 3fff 	cmp.w	r3, #4294967295
 80013ee:	d102      	bne.n	80013f6 <initTasks+0x2a>
		error_handling("Police tasks creation error!\r\n");
 80013f0:	4830      	ldr	r0, [pc, #192]	@ (80014b4 <initTasks+0xe8>)
 80013f2:	f7ff ff9b 	bl	800132c <error_handling>
	}

	/* FIRE DEP TASK INIT */
	if(initFireTasks() == -1) {
 80013f6:	f000 fa5f 	bl	80018b8 <initFireTasks>
 80013fa:	4603      	mov	r3, r0
 80013fc:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001400:	d102      	bne.n	8001408 <initTasks+0x3c>
		error_handling("Fire Dep tasks creation error!\r\n");
 8001402:	482d      	ldr	r0, [pc, #180]	@ (80014b8 <initTasks+0xec>)
 8001404:	f7ff ff92 	bl	800132c <error_handling>
	}

	/* CORONA TASK INIT */
	if(initCoronaTasks() == -1) {
 8001408:	f000 fad6 	bl	80019b8 <initCoronaTasks>
 800140c:	4603      	mov	r3, r0
 800140e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001412:	d102      	bne.n	800141a <initTasks+0x4e>
		error_handling("Corona tasks creation error!\r\n");
 8001414:	4829      	ldr	r0, [pc, #164]	@ (80014bc <initTasks+0xf0>)
 8001416:	f7ff ff89 	bl	800132c <error_handling>
	}

	vTaskDelay(100);
 800141a:	2064      	movs	r0, #100	@ 0x64
 800141c:	f006 fab4 	bl	8007988 <vTaskDelay>

	BaseType_t status = xTaskCreate((TaskFunction_t)vDispatcherCode,
 8001420:	4b27      	ldr	r3, [pc, #156]	@ (80014c0 <initTasks+0xf4>)
 8001422:	9301      	str	r3, [sp, #4]
 8001424:	232b      	movs	r3, #43	@ 0x2b
 8001426:	9300      	str	r3, [sp, #0]
 8001428:	2301      	movs	r3, #1
 800142a:	f44f 72fa 	mov.w	r2, #500	@ 0x1f4
 800142e:	4925      	ldr	r1, [pc, #148]	@ (80014c4 <initTasks+0xf8>)
 8001430:	4825      	ldr	r0, [pc, #148]	@ (80014c8 <initTasks+0xfc>)
 8001432:	f006 f949 	bl	80076c8 <xTaskCreate>
 8001436:	6078      	str	r0, [r7, #4]
							"Dispatcher_Task",
							TASKS_MEMORY_SIZE,
							(void*)1,
							DISPATCHER_TASK_PRIORITY,
							&vDispatcherTask);
	if(status != pdTRUE) {
 8001438:	687b      	ldr	r3, [r7, #4]
 800143a:	2b01      	cmp	r3, #1
 800143c:	d002      	beq.n	8001444 <initTasks+0x78>
		error_handling("Dispatcher task creation error!\r\n");
 800143e:	4823      	ldr	r0, [pc, #140]	@ (80014cc <initTasks+0x100>)
 8001440:	f7ff ff74 	bl	800132c <error_handling>
	}

	status = xTaskCreate((TaskFunction_t)tasksManagerTask,
 8001444:	4b22      	ldr	r3, [pc, #136]	@ (80014d0 <initTasks+0x104>)
 8001446:	9301      	str	r3, [sp, #4]
 8001448:	2329      	movs	r3, #41	@ 0x29
 800144a:	9300      	str	r3, [sp, #0]
 800144c:	2301      	movs	r3, #1
 800144e:	f44f 72fa 	mov.w	r2, #500	@ 0x1f4
 8001452:	4920      	ldr	r1, [pc, #128]	@ (80014d4 <initTasks+0x108>)
 8001454:	4820      	ldr	r0, [pc, #128]	@ (80014d8 <initTasks+0x10c>)
 8001456:	f006 f937 	bl	80076c8 <xTaskCreate>
 800145a:	6078      	str	r0, [r7, #4]
						"tasks_manager",
						TASKS_MEMORY_SIZE,
						(void*)1,
						MANAGER_TASK_PRIORITY,
						&vTasksManagerTask);
	if(status != pdTRUE) {
 800145c:	687b      	ldr	r3, [r7, #4]
 800145e:	2b01      	cmp	r3, #1
 8001460:	d002      	beq.n	8001468 <initTasks+0x9c>
		error_handling("Task Manager task creation error!\r\n");
 8001462:	481e      	ldr	r0, [pc, #120]	@ (80014dc <initTasks+0x110>)
 8001464:	f7ff ff62 	bl	800132c <error_handling>
	}
	status = xTaskCreate((TaskFunction_t)getTasksStatus,
 8001468:	4b1d      	ldr	r3, [pc, #116]	@ (80014e0 <initTasks+0x114>)
 800146a:	9301      	str	r3, [sp, #4]
 800146c:	232c      	movs	r3, #44	@ 0x2c
 800146e:	9300      	str	r3, [sp, #0]
 8001470:	2301      	movs	r3, #1
 8001472:	f44f 72fa 	mov.w	r2, #500	@ 0x1f4
 8001476:	491b      	ldr	r1, [pc, #108]	@ (80014e4 <initTasks+0x118>)
 8001478:	481b      	ldr	r0, [pc, #108]	@ (80014e8 <initTasks+0x11c>)
 800147a:	f006 f925 	bl	80076c8 <xTaskCreate>
 800147e:	6078      	str	r0, [r7, #4]
						"get_data_task",
						TASKS_MEMORY_SIZE,
						(void*)1,
						GET_DATA_TASK_PRIORITY,
						&vGetDataTask);
	if(status != pdTRUE) {
 8001480:	687b      	ldr	r3, [r7, #4]
 8001482:	2b01      	cmp	r3, #1
 8001484:	d002      	beq.n	800148c <initTasks+0xc0>
		error_handling("Get Data task creation error!\r\n");
 8001486:	4819      	ldr	r0, [pc, #100]	@ (80014ec <initTasks+0x120>)
 8001488:	f7ff ff50 	bl	800132c <error_handling>
	}


	if(HAL_TIM_Base_Start_IT(&htim2) != HAL_OK) {
 800148c:	4818      	ldr	r0, [pc, #96]	@ (80014f0 <initTasks+0x124>)
 800148e:	f003 fcfb 	bl	8004e88 <HAL_TIM_Base_Start_IT>
 8001492:	4603      	mov	r3, r0
 8001494:	2b00      	cmp	r3, #0
 8001496:	d002      	beq.n	800149e <initTasks+0xd2>
		error_handling("Failed to start timer2!\r\n");
 8001498:	4816      	ldr	r0, [pc, #88]	@ (80014f4 <initTasks+0x128>)
 800149a:	f7ff ff47 	bl	800132c <error_handling>
	}

	for(;;) {
		uint32_t ulNotificationValue;
		xTaskNotifyWait(0x00, 0x00, &ulNotificationValue, portMAX_DELAY);
 800149e:	463a      	mov	r2, r7
 80014a0:	f04f 33ff 	mov.w	r3, #4294967295
 80014a4:	2100      	movs	r1, #0
 80014a6:	2000      	movs	r0, #0
 80014a8:	f007 f9f0 	bl	800888c <xTaskNotifyWait>
	for(;;) {
 80014ac:	bf00      	nop
 80014ae:	e7f6      	b.n	800149e <initTasks+0xd2>
 80014b0:	0800d000 	.word	0x0800d000
 80014b4:	0800d024 	.word	0x0800d024
 80014b8:	0800d044 	.word	0x0800d044
 80014bc:	0800d068 	.word	0x0800d068
 80014c0:	200008b8 	.word	0x200008b8
 80014c4:	0800d088 	.word	0x0800d088
 80014c8:	08001051 	.word	0x08001051
 80014cc:	0800d098 	.word	0x0800d098
 80014d0:	200008c0 	.word	0x200008c0
 80014d4:	0800d0bc 	.word	0x0800d0bc
 80014d8:	08001ab9 	.word	0x08001ab9
 80014dc:	0800d0cc 	.word	0x0800d0cc
 80014e0:	200008c4 	.word	0x200008c4
 80014e4:	0800d0f0 	.word	0x0800d0f0
 80014e8:	08000ed9 	.word	0x08000ed9
 80014ec:	0800d100 	.word	0x0800d100
 80014f0:	20000208 	.word	0x20000208
 80014f4:	0800d120 	.word	0x0800d120

080014f8 <initQueues>:
}

/**
 * @brief Initialize all required queues.
 */
void initQueues(void) {
 80014f8:	b580      	push	{r7, lr}
 80014fa:	af00      	add	r7, sp, #0
	qAmbulance = xQueueCreate(TASKS_QUEUE_SIZE, sizeof(DispatcherPacket));
 80014fc:	2200      	movs	r2, #0
 80014fe:	216c      	movs	r1, #108	@ 0x6c
 8001500:	200a      	movs	r0, #10
 8001502:	f005 fa6c 	bl	80069de <xQueueGenericCreate>
 8001506:	4603      	mov	r3, r0
 8001508:	4a2a      	ldr	r2, [pc, #168]	@ (80015b4 <initQueues+0xbc>)
 800150a:	6013      	str	r3, [r2, #0]
	if(qAmbulance == NULL) {
 800150c:	4b29      	ldr	r3, [pc, #164]	@ (80015b4 <initQueues+0xbc>)
 800150e:	681b      	ldr	r3, [r3, #0]
 8001510:	2b00      	cmp	r3, #0
 8001512:	d102      	bne.n	800151a <initQueues+0x22>
		error_handling("Ambulance queue creation failed!\r\n");
 8001514:	4828      	ldr	r0, [pc, #160]	@ (80015b8 <initQueues+0xc0>)
 8001516:	f7ff ff09 	bl	800132c <error_handling>
	}
	qPolice = xQueueCreate(TASKS_QUEUE_SIZE, sizeof(DispatcherPacket));
 800151a:	2200      	movs	r2, #0
 800151c:	216c      	movs	r1, #108	@ 0x6c
 800151e:	200a      	movs	r0, #10
 8001520:	f005 fa5d 	bl	80069de <xQueueGenericCreate>
 8001524:	4603      	mov	r3, r0
 8001526:	4a25      	ldr	r2, [pc, #148]	@ (80015bc <initQueues+0xc4>)
 8001528:	6013      	str	r3, [r2, #0]
	if(qPolice == NULL) {
 800152a:	4b24      	ldr	r3, [pc, #144]	@ (80015bc <initQueues+0xc4>)
 800152c:	681b      	ldr	r3, [r3, #0]
 800152e:	2b00      	cmp	r3, #0
 8001530:	d102      	bne.n	8001538 <initQueues+0x40>
		error_handling("Police queue creation failed!\r\n");
 8001532:	4823      	ldr	r0, [pc, #140]	@ (80015c0 <initQueues+0xc8>)
 8001534:	f7ff fefa 	bl	800132c <error_handling>
	}
	qFire = xQueueCreate(TASKS_QUEUE_SIZE, sizeof(DispatcherPacket));
 8001538:	2200      	movs	r2, #0
 800153a:	216c      	movs	r1, #108	@ 0x6c
 800153c:	200a      	movs	r0, #10
 800153e:	f005 fa4e 	bl	80069de <xQueueGenericCreate>
 8001542:	4603      	mov	r3, r0
 8001544:	4a1f      	ldr	r2, [pc, #124]	@ (80015c4 <initQueues+0xcc>)
 8001546:	6013      	str	r3, [r2, #0]
	if(qFire == NULL) {
 8001548:	4b1e      	ldr	r3, [pc, #120]	@ (80015c4 <initQueues+0xcc>)
 800154a:	681b      	ldr	r3, [r3, #0]
 800154c:	2b00      	cmp	r3, #0
 800154e:	d102      	bne.n	8001556 <initQueues+0x5e>
		error_handling("Fire Dep queue creation failed!\r\n");
 8001550:	481d      	ldr	r0, [pc, #116]	@ (80015c8 <initQueues+0xd0>)
 8001552:	f7ff feeb 	bl	800132c <error_handling>
	}
	qCorona = xQueueCreate(TASKS_QUEUE_SIZE, sizeof(DispatcherPacket));
 8001556:	2200      	movs	r2, #0
 8001558:	216c      	movs	r1, #108	@ 0x6c
 800155a:	200a      	movs	r0, #10
 800155c:	f005 fa3f 	bl	80069de <xQueueGenericCreate>
 8001560:	4603      	mov	r3, r0
 8001562:	4a1a      	ldr	r2, [pc, #104]	@ (80015cc <initQueues+0xd4>)
 8001564:	6013      	str	r3, [r2, #0]
	if(qCorona == NULL) {
 8001566:	4b19      	ldr	r3, [pc, #100]	@ (80015cc <initQueues+0xd4>)
 8001568:	681b      	ldr	r3, [r3, #0]
 800156a:	2b00      	cmp	r3, #0
 800156c:	d102      	bne.n	8001574 <initQueues+0x7c>
		error_handling("Corona queue creation failed!\r\n");
 800156e:	4818      	ldr	r0, [pc, #96]	@ (80015d0 <initQueues+0xd8>)
 8001570:	f7ff fedc 	bl	800132c <error_handling>
	}
	qDispatcher = xQueueCreate(TASKS_QUEUE_SIZE, sizeof(DispatcherPacket));
 8001574:	2200      	movs	r2, #0
 8001576:	216c      	movs	r1, #108	@ 0x6c
 8001578:	200a      	movs	r0, #10
 800157a:	f005 fa30 	bl	80069de <xQueueGenericCreate>
 800157e:	4603      	mov	r3, r0
 8001580:	4a14      	ldr	r2, [pc, #80]	@ (80015d4 <initQueues+0xdc>)
 8001582:	6013      	str	r3, [r2, #0]
	if(qDispatcher == NULL) {
 8001584:	4b13      	ldr	r3, [pc, #76]	@ (80015d4 <initQueues+0xdc>)
 8001586:	681b      	ldr	r3, [r3, #0]
 8001588:	2b00      	cmp	r3, #0
 800158a:	d102      	bne.n	8001592 <initQueues+0x9a>
		error_handling("Dispatcher queue creation failed!\r\n");
 800158c:	4812      	ldr	r0, [pc, #72]	@ (80015d8 <initQueues+0xe0>)
 800158e:	f7ff fecd 	bl	800132c <error_handling>
	}
	qLogger = xQueueCreate(LOGGER_QUEUE_SIZE, sizeof(char[MAX_MSG_LENGTH]));
 8001592:	2200      	movs	r2, #0
 8001594:	2164      	movs	r1, #100	@ 0x64
 8001596:	2019      	movs	r0, #25
 8001598:	f005 fa21 	bl	80069de <xQueueGenericCreate>
 800159c:	4603      	mov	r3, r0
 800159e:	4a0f      	ldr	r2, [pc, #60]	@ (80015dc <initQueues+0xe4>)
 80015a0:	6013      	str	r3, [r2, #0]
	if(qDispatcher == NULL) {
 80015a2:	4b0c      	ldr	r3, [pc, #48]	@ (80015d4 <initQueues+0xdc>)
 80015a4:	681b      	ldr	r3, [r3, #0]
 80015a6:	2b00      	cmp	r3, #0
 80015a8:	d102      	bne.n	80015b0 <initQueues+0xb8>
		error_handling("Logger queue creation failed!\r\n");
 80015aa:	480d      	ldr	r0, [pc, #52]	@ (80015e0 <initQueues+0xe8>)
 80015ac:	f7ff febe 	bl	800132c <error_handling>
	}
}
 80015b0:	bf00      	nop
 80015b2:	bd80      	pop	{r7, pc}
 80015b4:	20000844 	.word	0x20000844
 80015b8:	0800d13c 	.word	0x0800d13c
 80015bc:	20000848 	.word	0x20000848
 80015c0:	0800d160 	.word	0x0800d160
 80015c4:	2000084c 	.word	0x2000084c
 80015c8:	0800d180 	.word	0x0800d180
 80015cc:	20000850 	.word	0x20000850
 80015d0:	0800d1a4 	.word	0x0800d1a4
 80015d4:	20000854 	.word	0x20000854
 80015d8:	0800d1c4 	.word	0x0800d1c4
 80015dc:	20000858 	.word	0x20000858
 80015e0:	0800d1e8 	.word	0x0800d1e8

080015e4 <initSemaphores>:


/**
 * @brief Initialize all required semaphores.
 */
void initSemaphores(void) {
 80015e4:	b580      	push	{r7, lr}
 80015e6:	af00      	add	r7, sp, #0
	printfMutex = xSemaphoreCreateMutex();
 80015e8:	2001      	movs	r0, #1
 80015ea:	f005 fa78 	bl	8006ade <xQueueCreateMutex>
 80015ee:	4603      	mov	r3, r0
 80015f0:	4a25      	ldr	r2, [pc, #148]	@ (8001688 <initSemaphores+0xa4>)
 80015f2:	6013      	str	r3, [r2, #0]
	if(printfMutex == NULL) {
 80015f4:	4b24      	ldr	r3, [pc, #144]	@ (8001688 <initSemaphores+0xa4>)
 80015f6:	681b      	ldr	r3, [r3, #0]
 80015f8:	2b00      	cmp	r3, #0
 80015fa:	d102      	bne.n	8001602 <initSemaphores+0x1e>
		error_handling("Print mutex creation failed!\r\n");
 80015fc:	4823      	ldr	r0, [pc, #140]	@ (800168c <initSemaphores+0xa8>)
 80015fe:	f7ff fe95 	bl	800132c <error_handling>
	}
	xTasksDataMutex = xSemaphoreCreateMutex();
 8001602:	2001      	movs	r0, #1
 8001604:	f005 fa6b 	bl	8006ade <xQueueCreateMutex>
 8001608:	4603      	mov	r3, r0
 800160a:	4a21      	ldr	r2, [pc, #132]	@ (8001690 <initSemaphores+0xac>)
 800160c:	6013      	str	r3, [r2, #0]
	if(xTasksDataMutex == NULL) {
 800160e:	4b20      	ldr	r3, [pc, #128]	@ (8001690 <initSemaphores+0xac>)
 8001610:	681b      	ldr	r3, [r3, #0]
 8001612:	2b00      	cmp	r3, #0
 8001614:	d102      	bne.n	800161c <initSemaphores+0x38>
		error_handling("Tasks data mutex creation failed!\r\n");
 8001616:	481f      	ldr	r0, [pc, #124]	@ (8001694 <initSemaphores+0xb0>)
 8001618:	f7ff fe88 	bl	800132c <error_handling>
	}
	AmbTasksStatusMutex = xSemaphoreCreateMutex();
 800161c:	2001      	movs	r0, #1
 800161e:	f005 fa5e 	bl	8006ade <xQueueCreateMutex>
 8001622:	4603      	mov	r3, r0
 8001624:	4a1c      	ldr	r2, [pc, #112]	@ (8001698 <initSemaphores+0xb4>)
 8001626:	6013      	str	r3, [r2, #0]
	if(AmbTasksStatusMutex == NULL) {
 8001628:	4b1b      	ldr	r3, [pc, #108]	@ (8001698 <initSemaphores+0xb4>)
 800162a:	681b      	ldr	r3, [r3, #0]
 800162c:	2b00      	cmp	r3, #0
 800162e:	d102      	bne.n	8001636 <initSemaphores+0x52>
		error_handling("Ambulance tasks mutex creation failed!\r\n");
 8001630:	481a      	ldr	r0, [pc, #104]	@ (800169c <initSemaphores+0xb8>)
 8001632:	f7ff fe7b 	bl	800132c <error_handling>
	}
	PolTasksStatusMutex = xSemaphoreCreateMutex();
 8001636:	2001      	movs	r0, #1
 8001638:	f005 fa51 	bl	8006ade <xQueueCreateMutex>
 800163c:	4603      	mov	r3, r0
 800163e:	4a18      	ldr	r2, [pc, #96]	@ (80016a0 <initSemaphores+0xbc>)
 8001640:	6013      	str	r3, [r2, #0]
	if(PolTasksStatusMutex == NULL) {
 8001642:	4b17      	ldr	r3, [pc, #92]	@ (80016a0 <initSemaphores+0xbc>)
 8001644:	681b      	ldr	r3, [r3, #0]
 8001646:	2b00      	cmp	r3, #0
 8001648:	d102      	bne.n	8001650 <initSemaphores+0x6c>
		error_handling("Police tasks mutex creation failed!\r\n");
 800164a:	4816      	ldr	r0, [pc, #88]	@ (80016a4 <initSemaphores+0xc0>)
 800164c:	f7ff fe6e 	bl	800132c <error_handling>
	}
	FireTasksStatusMutex = xSemaphoreCreateMutex();
 8001650:	2001      	movs	r0, #1
 8001652:	f005 fa44 	bl	8006ade <xQueueCreateMutex>
 8001656:	4603      	mov	r3, r0
 8001658:	4a13      	ldr	r2, [pc, #76]	@ (80016a8 <initSemaphores+0xc4>)
 800165a:	6013      	str	r3, [r2, #0]
	if(FireTasksStatusMutex == NULL) {
 800165c:	4b12      	ldr	r3, [pc, #72]	@ (80016a8 <initSemaphores+0xc4>)
 800165e:	681b      	ldr	r3, [r3, #0]
 8001660:	2b00      	cmp	r3, #0
 8001662:	d102      	bne.n	800166a <initSemaphores+0x86>
		error_handling("Fire Dep tasks mutex creation failed!\r\n");
 8001664:	4811      	ldr	r0, [pc, #68]	@ (80016ac <initSemaphores+0xc8>)
 8001666:	f7ff fe61 	bl	800132c <error_handling>
	}
	CorTasksStatusMutex = xSemaphoreCreateMutex();
 800166a:	2001      	movs	r0, #1
 800166c:	f005 fa37 	bl	8006ade <xQueueCreateMutex>
 8001670:	4603      	mov	r3, r0
 8001672:	4a0f      	ldr	r2, [pc, #60]	@ (80016b0 <initSemaphores+0xcc>)
 8001674:	6013      	str	r3, [r2, #0]
	if(CorTasksStatusMutex == NULL) {
 8001676:	4b0e      	ldr	r3, [pc, #56]	@ (80016b0 <initSemaphores+0xcc>)
 8001678:	681b      	ldr	r3, [r3, #0]
 800167a:	2b00      	cmp	r3, #0
 800167c:	d102      	bne.n	8001684 <initSemaphores+0xa0>
		error_handling("Corona tasks mutex creation failed!\r\n");
 800167e:	480d      	ldr	r0, [pc, #52]	@ (80016b4 <initSemaphores+0xd0>)
 8001680:	f7ff fe54 	bl	800132c <error_handling>
	}
}
 8001684:	bf00      	nop
 8001686:	bd80      	pop	{r7, pc}
 8001688:	200008f8 	.word	0x200008f8
 800168c:	0800d208 	.word	0x0800d208
 8001690:	2000090c 	.word	0x2000090c
 8001694:	0800d228 	.word	0x0800d228
 8001698:	200008d0 	.word	0x200008d0
 800169c:	0800d24c 	.word	0x0800d24c
 80016a0:	200008dc 	.word	0x200008dc
 80016a4:	0800d278 	.word	0x0800d278
 80016a8:	200008e8 	.word	0x200008e8
 80016ac:	0800d2a0 	.word	0x0800d2a0
 80016b0:	200008f4 	.word	0x200008f4
 80016b4:	0800d2c8 	.word	0x0800d2c8

080016b8 <initAmbTasks>:
/**
 * @brief Initialize and start Ambulance tasks.
 *
 * @return int8_t Returns 0 on success, -1 on failure.
 */
int8_t initAmbTasks(void) {
 80016b8:	b580      	push	{r7, lr}
 80016ba:	b08a      	sub	sp, #40	@ 0x28
 80016bc:	af02      	add	r7, sp, #8
	for(int i=0; i<AMBULANCE_TASKS; i++) {
 80016be:	2300      	movs	r3, #0
 80016c0:	61fb      	str	r3, [r7, #28]
 80016c2:	e045      	b.n	8001750 <initAmbTasks+0x98>
		taskInit_t* ambulance_taskInit = (taskInit_t*)pvPortMalloc(sizeof(taskInit_t));
 80016c4:	2014      	movs	r0, #20
 80016c6:	f008 f96f 	bl	80099a8 <pvPortMalloc>
 80016ca:	61b8      	str	r0, [r7, #24]
		configASSERT(ambulance_taskInit != NULL);
 80016cc:	69bb      	ldr	r3, [r7, #24]
 80016ce:	2b00      	cmp	r3, #0
 80016d0:	d10d      	bne.n	80016ee <initAmbTasks+0x36>
	__asm volatile
 80016d2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80016d6:	b672      	cpsid	i
 80016d8:	f383 8811 	msr	BASEPRI, r3
 80016dc:	f3bf 8f6f 	isb	sy
 80016e0:	f3bf 8f4f 	dsb	sy
 80016e4:	b662      	cpsie	i
 80016e6:	613b      	str	r3, [r7, #16]
}
 80016e8:	bf00      	nop
 80016ea:	bf00      	nop
 80016ec:	e7fd      	b.n	80016ea <initAmbTasks+0x32>

		ambulance_taskInit->department = AMBULANCE;
 80016ee:	69bb      	ldr	r3, [r7, #24]
 80016f0:	2200      	movs	r2, #0
 80016f2:	701a      	strb	r2, [r3, #0]
		ambulance_taskInit->taskIdentifier = i;
 80016f4:	69fb      	ldr	r3, [r7, #28]
 80016f6:	b2da      	uxtb	r2, r3
 80016f8:	69bb      	ldr	r3, [r7, #24]
 80016fa:	705a      	strb	r2, [r3, #1]
		ambulance_taskInit->pQhandler = &qAmbulance;
 80016fc:	69bb      	ldr	r3, [r7, #24]
 80016fe:	4a25      	ldr	r2, [pc, #148]	@ (8001794 <initAmbTasks+0xdc>)
 8001700:	605a      	str	r2, [r3, #4]
		ambulance_taskInit->pSemHandler = &AmbTasksStatusMutex;
 8001702:	69bb      	ldr	r3, [r7, #24]
 8001704:	4a24      	ldr	r2, [pc, #144]	@ (8001798 <initAmbTasks+0xe0>)
 8001706:	609a      	str	r2, [r3, #8]
		ambulance_taskInit->bTaskStatusArr = bAmbTasksStatus;
 8001708:	69bb      	ldr	r3, [r7, #24]
 800170a:	4a24      	ldr	r2, [pc, #144]	@ (800179c <initAmbTasks+0xe4>)
 800170c:	60da      	str	r2, [r3, #12]
		ambulance_taskInit->numOfTasks = AMBULANCE_TASKS;
 800170e:	69bb      	ldr	r3, [r7, #24]
 8001710:	2208      	movs	r2, #8
 8001712:	741a      	strb	r2, [r3, #16]

		BaseType_t status;
		char taskName[configMAX_TASK_NAME_LEN];
		snprintf(taskName, configMAX_TASK_NAME_LEN, "Ambulance_%d", i);
 8001714:	4638      	mov	r0, r7
 8001716:	69fb      	ldr	r3, [r7, #28]
 8001718:	4a21      	ldr	r2, [pc, #132]	@ (80017a0 <initAmbTasks+0xe8>)
 800171a:	2110      	movs	r1, #16
 800171c:	f009 f97a 	bl	800aa14 <sniprintf>
	 	status = xTaskCreate((TaskFunction_t)vHandleCall,
 8001720:	69fb      	ldr	r3, [r7, #28]
 8001722:	009b      	lsls	r3, r3, #2
 8001724:	4a1f      	ldr	r2, [pc, #124]	@ (80017a4 <initAmbTasks+0xec>)
 8001726:	4413      	add	r3, r2
 8001728:	4639      	mov	r1, r7
 800172a:	9301      	str	r3, [sp, #4]
 800172c:	232a      	movs	r3, #42	@ 0x2a
 800172e:	9300      	str	r3, [sp, #0]
 8001730:	69bb      	ldr	r3, [r7, #24]
 8001732:	f44f 72fa 	mov.w	r2, #500	@ 0x1f4
 8001736:	481c      	ldr	r0, [pc, #112]	@ (80017a8 <initAmbTasks+0xf0>)
 8001738:	f005 ffc6 	bl	80076c8 <xTaskCreate>
 800173c:	6178      	str	r0, [r7, #20]
	 							taskName,
								TASKS_MEMORY_SIZE,
								(void*)ambulance_taskInit,
								HANDLE_TASKS_PRIORITY,
								&vAmbulanceTasks[i]);
	 	if(status != pdTRUE) {
 800173e:	697b      	ldr	r3, [r7, #20]
 8001740:	2b01      	cmp	r3, #1
 8001742:	d002      	beq.n	800174a <initAmbTasks+0x92>
	 		return -1;
 8001744:	f04f 33ff 	mov.w	r3, #4294967295
 8001748:	e020      	b.n	800178c <initAmbTasks+0xd4>
	for(int i=0; i<AMBULANCE_TASKS; i++) {
 800174a:	69fb      	ldr	r3, [r7, #28]
 800174c:	3301      	adds	r3, #1
 800174e:	61fb      	str	r3, [r7, #28]
 8001750:	69fb      	ldr	r3, [r7, #28]
 8001752:	2b07      	cmp	r3, #7
 8001754:	ddb6      	ble.n	80016c4 <initAmbTasks+0xc>
	 	}
	}
	if(xSemaphoreTake(printfMutex, portMAX_DELAY) == pdTRUE) {
 8001756:	4b15      	ldr	r3, [pc, #84]	@ (80017ac <initAmbTasks+0xf4>)
 8001758:	681b      	ldr	r3, [r3, #0]
 800175a:	f04f 31ff 	mov.w	r1, #4294967295
 800175e:	4618      	mov	r0, r3
 8001760:	f005 fc6c 	bl	800703c <xQueueSemaphoreTake>
 8001764:	4603      	mov	r3, r0
 8001766:	2b01      	cmp	r3, #1
 8001768:	d10f      	bne.n	800178a <initAmbTasks+0xd2>
		printf("Started Ambulance Threads! \r\n");
 800176a:	4811      	ldr	r0, [pc, #68]	@ (80017b0 <initAmbTasks+0xf8>)
 800176c:	f009 f94a 	bl	800aa04 <puts>
		fflush(stdout);
 8001770:	4b10      	ldr	r3, [pc, #64]	@ (80017b4 <initAmbTasks+0xfc>)
 8001772:	681b      	ldr	r3, [r3, #0]
 8001774:	689b      	ldr	r3, [r3, #8]
 8001776:	4618      	mov	r0, r3
 8001778:	f009 f806 	bl	800a788 <fflush>
		xSemaphoreGive(printfMutex);
 800177c:	4b0b      	ldr	r3, [pc, #44]	@ (80017ac <initAmbTasks+0xf4>)
 800177e:	6818      	ldr	r0, [r3, #0]
 8001780:	2300      	movs	r3, #0
 8001782:	2200      	movs	r2, #0
 8001784:	2100      	movs	r1, #0
 8001786:	f005 f9c3 	bl	8006b10 <xQueueGenericSend>
	}
	return 0;
 800178a:	2300      	movs	r3, #0
}
 800178c:	4618      	mov	r0, r3
 800178e:	3720      	adds	r7, #32
 8001790:	46bd      	mov	sp, r7
 8001792:	bd80      	pop	{r7, pc}
 8001794:	20000844 	.word	0x20000844
 8001798:	200008d0 	.word	0x200008d0
 800179c:	200008c8 	.word	0x200008c8
 80017a0:	0800d2f0 	.word	0x0800d2f0
 80017a4:	2000085c 	.word	0x2000085c
 80017a8:	08001d19 	.word	0x08001d19
 80017ac:	200008f8 	.word	0x200008f8
 80017b0:	0800d300 	.word	0x0800d300
 80017b4:	20000020 	.word	0x20000020

080017b8 <initPolTasks>:
/**
 * @brief Initialize and start Police tasks.
 *
 * @return int8_t Returns 0 on success, -1 on failure.
 */
int8_t initPolTasks(void) {
 80017b8:	b580      	push	{r7, lr}
 80017ba:	b08a      	sub	sp, #40	@ 0x28
 80017bc:	af02      	add	r7, sp, #8
	for(int i=0; i<POLICE_TASKS; i++) {
 80017be:	2300      	movs	r3, #0
 80017c0:	61fb      	str	r3, [r7, #28]
 80017c2:	e045      	b.n	8001850 <initPolTasks+0x98>
		taskInit_t* police_taskInit = (taskInit_t*)pvPortMalloc(sizeof(taskInit_t));
 80017c4:	2014      	movs	r0, #20
 80017c6:	f008 f8ef 	bl	80099a8 <pvPortMalloc>
 80017ca:	61b8      	str	r0, [r7, #24]
		configASSERT(police_taskInit != NULL);
 80017cc:	69bb      	ldr	r3, [r7, #24]
 80017ce:	2b00      	cmp	r3, #0
 80017d0:	d10d      	bne.n	80017ee <initPolTasks+0x36>
	__asm volatile
 80017d2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80017d6:	b672      	cpsid	i
 80017d8:	f383 8811 	msr	BASEPRI, r3
 80017dc:	f3bf 8f6f 	isb	sy
 80017e0:	f3bf 8f4f 	dsb	sy
 80017e4:	b662      	cpsie	i
 80017e6:	613b      	str	r3, [r7, #16]
}
 80017e8:	bf00      	nop
 80017ea:	bf00      	nop
 80017ec:	e7fd      	b.n	80017ea <initPolTasks+0x32>

		police_taskInit->department = POLICE;
 80017ee:	69bb      	ldr	r3, [r7, #24]
 80017f0:	2201      	movs	r2, #1
 80017f2:	701a      	strb	r2, [r3, #0]
		police_taskInit->taskIdentifier = i;
 80017f4:	69fb      	ldr	r3, [r7, #28]
 80017f6:	b2da      	uxtb	r2, r3
 80017f8:	69bb      	ldr	r3, [r7, #24]
 80017fa:	705a      	strb	r2, [r3, #1]
		police_taskInit->pQhandler = &qPolice;
 80017fc:	69bb      	ldr	r3, [r7, #24]
 80017fe:	4a25      	ldr	r2, [pc, #148]	@ (8001894 <initPolTasks+0xdc>)
 8001800:	605a      	str	r2, [r3, #4]
		police_taskInit->pSemHandler = &PolTasksStatusMutex;
 8001802:	69bb      	ldr	r3, [r7, #24]
 8001804:	4a24      	ldr	r2, [pc, #144]	@ (8001898 <initPolTasks+0xe0>)
 8001806:	609a      	str	r2, [r3, #8]
		police_taskInit->bTaskStatusArr = bPolTasksStatus;
 8001808:	69bb      	ldr	r3, [r7, #24]
 800180a:	4a24      	ldr	r2, [pc, #144]	@ (800189c <initPolTasks+0xe4>)
 800180c:	60da      	str	r2, [r3, #12]
		police_taskInit->numOfTasks = POLICE_TASKS;
 800180e:	69bb      	ldr	r3, [r7, #24]
 8001810:	2205      	movs	r2, #5
 8001812:	741a      	strb	r2, [r3, #16]

		BaseType_t status;
		char taskName[configMAX_TASK_NAME_LEN];
		snprintf(taskName, configMAX_TASK_NAME_LEN, "Police_%d", i);
 8001814:	4638      	mov	r0, r7
 8001816:	69fb      	ldr	r3, [r7, #28]
 8001818:	4a21      	ldr	r2, [pc, #132]	@ (80018a0 <initPolTasks+0xe8>)
 800181a:	2110      	movs	r1, #16
 800181c:	f009 f8fa 	bl	800aa14 <sniprintf>
	 	status = xTaskCreate((TaskFunction_t)vHandleCall,
 8001820:	69fb      	ldr	r3, [r7, #28]
 8001822:	009b      	lsls	r3, r3, #2
 8001824:	4a1f      	ldr	r2, [pc, #124]	@ (80018a4 <initPolTasks+0xec>)
 8001826:	4413      	add	r3, r2
 8001828:	4639      	mov	r1, r7
 800182a:	9301      	str	r3, [sp, #4]
 800182c:	232a      	movs	r3, #42	@ 0x2a
 800182e:	9300      	str	r3, [sp, #0]
 8001830:	69bb      	ldr	r3, [r7, #24]
 8001832:	f44f 72fa 	mov.w	r2, #500	@ 0x1f4
 8001836:	481c      	ldr	r0, [pc, #112]	@ (80018a8 <initPolTasks+0xf0>)
 8001838:	f005 ff46 	bl	80076c8 <xTaskCreate>
 800183c:	6178      	str	r0, [r7, #20]
	 							taskName,
								TASKS_MEMORY_SIZE,
								(void*) police_taskInit,
								HANDLE_TASKS_PRIORITY,
								&vPoliceTasks[i]);
	 	if(status != pdTRUE) {
 800183e:	697b      	ldr	r3, [r7, #20]
 8001840:	2b01      	cmp	r3, #1
 8001842:	d002      	beq.n	800184a <initPolTasks+0x92>
	 		return -1;
 8001844:	f04f 33ff 	mov.w	r3, #4294967295
 8001848:	e020      	b.n	800188c <initPolTasks+0xd4>
	for(int i=0; i<POLICE_TASKS; i++) {
 800184a:	69fb      	ldr	r3, [r7, #28]
 800184c:	3301      	adds	r3, #1
 800184e:	61fb      	str	r3, [r7, #28]
 8001850:	69fb      	ldr	r3, [r7, #28]
 8001852:	2b04      	cmp	r3, #4
 8001854:	ddb6      	ble.n	80017c4 <initPolTasks+0xc>
	 	}
	}
	if(xSemaphoreTake(printfMutex, portMAX_DELAY) == pdTRUE) {
 8001856:	4b15      	ldr	r3, [pc, #84]	@ (80018ac <initPolTasks+0xf4>)
 8001858:	681b      	ldr	r3, [r3, #0]
 800185a:	f04f 31ff 	mov.w	r1, #4294967295
 800185e:	4618      	mov	r0, r3
 8001860:	f005 fbec 	bl	800703c <xQueueSemaphoreTake>
 8001864:	4603      	mov	r3, r0
 8001866:	2b01      	cmp	r3, #1
 8001868:	d10f      	bne.n	800188a <initPolTasks+0xd2>
		printf("Started Police Threads! \r\n");
 800186a:	4811      	ldr	r0, [pc, #68]	@ (80018b0 <initPolTasks+0xf8>)
 800186c:	f009 f8ca 	bl	800aa04 <puts>
		fflush(stdout);
 8001870:	4b10      	ldr	r3, [pc, #64]	@ (80018b4 <initPolTasks+0xfc>)
 8001872:	681b      	ldr	r3, [r3, #0]
 8001874:	689b      	ldr	r3, [r3, #8]
 8001876:	4618      	mov	r0, r3
 8001878:	f008 ff86 	bl	800a788 <fflush>
		xSemaphoreGive(printfMutex);
 800187c:	4b0b      	ldr	r3, [pc, #44]	@ (80018ac <initPolTasks+0xf4>)
 800187e:	6818      	ldr	r0, [r3, #0]
 8001880:	2300      	movs	r3, #0
 8001882:	2200      	movs	r2, #0
 8001884:	2100      	movs	r1, #0
 8001886:	f005 f943 	bl	8006b10 <xQueueGenericSend>
	}
	return 0;
 800188a:	2300      	movs	r3, #0
}
 800188c:	4618      	mov	r0, r3
 800188e:	3720      	adds	r7, #32
 8001890:	46bd      	mov	sp, r7
 8001892:	bd80      	pop	{r7, pc}
 8001894:	20000848 	.word	0x20000848
 8001898:	200008dc 	.word	0x200008dc
 800189c:	200008d4 	.word	0x200008d4
 80018a0:	0800d320 	.word	0x0800d320
 80018a4:	2000087c 	.word	0x2000087c
 80018a8:	08001d19 	.word	0x08001d19
 80018ac:	200008f8 	.word	0x200008f8
 80018b0:	0800d32c 	.word	0x0800d32c
 80018b4:	20000020 	.word	0x20000020

080018b8 <initFireTasks>:
/**
 * @brief Initialize and start Fire Dep tasks.
 *
 * @return int8_t Returns 0 on success, -1 on failure.
 */
int8_t initFireTasks(void) {
 80018b8:	b580      	push	{r7, lr}
 80018ba:	b08a      	sub	sp, #40	@ 0x28
 80018bc:	af02      	add	r7, sp, #8
	for(int i=0; i<FIRE_TASKS; i++) {
 80018be:	2300      	movs	r3, #0
 80018c0:	61fb      	str	r3, [r7, #28]
 80018c2:	e045      	b.n	8001950 <initFireTasks+0x98>
		taskInit_t* fire_taskInit = (taskInit_t*)pvPortMalloc(sizeof(taskInit_t));
 80018c4:	2014      	movs	r0, #20
 80018c6:	f008 f86f 	bl	80099a8 <pvPortMalloc>
 80018ca:	61b8      	str	r0, [r7, #24]
		configASSERT(fire_taskInit != NULL);
 80018cc:	69bb      	ldr	r3, [r7, #24]
 80018ce:	2b00      	cmp	r3, #0
 80018d0:	d10d      	bne.n	80018ee <initFireTasks+0x36>
	__asm volatile
 80018d2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80018d6:	b672      	cpsid	i
 80018d8:	f383 8811 	msr	BASEPRI, r3
 80018dc:	f3bf 8f6f 	isb	sy
 80018e0:	f3bf 8f4f 	dsb	sy
 80018e4:	b662      	cpsie	i
 80018e6:	613b      	str	r3, [r7, #16]
}
 80018e8:	bf00      	nop
 80018ea:	bf00      	nop
 80018ec:	e7fd      	b.n	80018ea <initFireTasks+0x32>

		fire_taskInit->department = FIRE;
 80018ee:	69bb      	ldr	r3, [r7, #24]
 80018f0:	2202      	movs	r2, #2
 80018f2:	701a      	strb	r2, [r3, #0]
		fire_taskInit->taskIdentifier = i;
 80018f4:	69fb      	ldr	r3, [r7, #28]
 80018f6:	b2da      	uxtb	r2, r3
 80018f8:	69bb      	ldr	r3, [r7, #24]
 80018fa:	705a      	strb	r2, [r3, #1]
		fire_taskInit->pQhandler = &qFire;
 80018fc:	69bb      	ldr	r3, [r7, #24]
 80018fe:	4a25      	ldr	r2, [pc, #148]	@ (8001994 <initFireTasks+0xdc>)
 8001900:	605a      	str	r2, [r3, #4]
		fire_taskInit->pSemHandler = &FireTasksStatusMutex;
 8001902:	69bb      	ldr	r3, [r7, #24]
 8001904:	4a24      	ldr	r2, [pc, #144]	@ (8001998 <initFireTasks+0xe0>)
 8001906:	609a      	str	r2, [r3, #8]
		fire_taskInit->bTaskStatusArr = bFireTasksStatus;
 8001908:	69bb      	ldr	r3, [r7, #24]
 800190a:	4a24      	ldr	r2, [pc, #144]	@ (800199c <initFireTasks+0xe4>)
 800190c:	60da      	str	r2, [r3, #12]
		fire_taskInit->numOfTasks = FIRE_TASKS;
 800190e:	69bb      	ldr	r3, [r7, #24]
 8001910:	2205      	movs	r2, #5
 8001912:	741a      	strb	r2, [r3, #16]
		BaseType_t status;
		char taskName[configMAX_TASK_NAME_LEN];
		snprintf(taskName, configMAX_TASK_NAME_LEN, "Fire_%d", i);
 8001914:	4638      	mov	r0, r7
 8001916:	69fb      	ldr	r3, [r7, #28]
 8001918:	4a21      	ldr	r2, [pc, #132]	@ (80019a0 <initFireTasks+0xe8>)
 800191a:	2110      	movs	r1, #16
 800191c:	f009 f87a 	bl	800aa14 <sniprintf>
	 	status = xTaskCreate((TaskFunction_t)vHandleCall,
 8001920:	69fb      	ldr	r3, [r7, #28]
 8001922:	009b      	lsls	r3, r3, #2
 8001924:	4a1f      	ldr	r2, [pc, #124]	@ (80019a4 <initFireTasks+0xec>)
 8001926:	4413      	add	r3, r2
 8001928:	4639      	mov	r1, r7
 800192a:	9301      	str	r3, [sp, #4]
 800192c:	232a      	movs	r3, #42	@ 0x2a
 800192e:	9300      	str	r3, [sp, #0]
 8001930:	69bb      	ldr	r3, [r7, #24]
 8001932:	f44f 72fa 	mov.w	r2, #500	@ 0x1f4
 8001936:	481c      	ldr	r0, [pc, #112]	@ (80019a8 <initFireTasks+0xf0>)
 8001938:	f005 fec6 	bl	80076c8 <xTaskCreate>
 800193c:	6178      	str	r0, [r7, #20]
	 							taskName,
								TASKS_MEMORY_SIZE,
								(void*) fire_taskInit,
								HANDLE_TASKS_PRIORITY,
								&vFireTasks[i]);
	 	if(status != pdTRUE) {
 800193e:	697b      	ldr	r3, [r7, #20]
 8001940:	2b01      	cmp	r3, #1
 8001942:	d002      	beq.n	800194a <initFireTasks+0x92>
	 		return -1;
 8001944:	f04f 33ff 	mov.w	r3, #4294967295
 8001948:	e020      	b.n	800198c <initFireTasks+0xd4>
	for(int i=0; i<FIRE_TASKS; i++) {
 800194a:	69fb      	ldr	r3, [r7, #28]
 800194c:	3301      	adds	r3, #1
 800194e:	61fb      	str	r3, [r7, #28]
 8001950:	69fb      	ldr	r3, [r7, #28]
 8001952:	2b04      	cmp	r3, #4
 8001954:	ddb6      	ble.n	80018c4 <initFireTasks+0xc>
	 	}
	}
	if(xSemaphoreTake(printfMutex, portMAX_DELAY) == pdTRUE) {
 8001956:	4b15      	ldr	r3, [pc, #84]	@ (80019ac <initFireTasks+0xf4>)
 8001958:	681b      	ldr	r3, [r3, #0]
 800195a:	f04f 31ff 	mov.w	r1, #4294967295
 800195e:	4618      	mov	r0, r3
 8001960:	f005 fb6c 	bl	800703c <xQueueSemaphoreTake>
 8001964:	4603      	mov	r3, r0
 8001966:	2b01      	cmp	r3, #1
 8001968:	d10f      	bne.n	800198a <initFireTasks+0xd2>
		printf("Started Fire Dep Threads! \r\n");
 800196a:	4811      	ldr	r0, [pc, #68]	@ (80019b0 <initFireTasks+0xf8>)
 800196c:	f009 f84a 	bl	800aa04 <puts>
		fflush(stdout);
 8001970:	4b10      	ldr	r3, [pc, #64]	@ (80019b4 <initFireTasks+0xfc>)
 8001972:	681b      	ldr	r3, [r3, #0]
 8001974:	689b      	ldr	r3, [r3, #8]
 8001976:	4618      	mov	r0, r3
 8001978:	f008 ff06 	bl	800a788 <fflush>
		xSemaphoreGive(printfMutex);
 800197c:	4b0b      	ldr	r3, [pc, #44]	@ (80019ac <initFireTasks+0xf4>)
 800197e:	6818      	ldr	r0, [r3, #0]
 8001980:	2300      	movs	r3, #0
 8001982:	2200      	movs	r2, #0
 8001984:	2100      	movs	r1, #0
 8001986:	f005 f8c3 	bl	8006b10 <xQueueGenericSend>
	}
	return 0;
 800198a:	2300      	movs	r3, #0
}
 800198c:	4618      	mov	r0, r3
 800198e:	3720      	adds	r7, #32
 8001990:	46bd      	mov	sp, r7
 8001992:	bd80      	pop	{r7, pc}
 8001994:	2000084c 	.word	0x2000084c
 8001998:	200008e8 	.word	0x200008e8
 800199c:	200008e0 	.word	0x200008e0
 80019a0:	0800d348 	.word	0x0800d348
 80019a4:	20000890 	.word	0x20000890
 80019a8:	08001d19 	.word	0x08001d19
 80019ac:	200008f8 	.word	0x200008f8
 80019b0:	0800d350 	.word	0x0800d350
 80019b4:	20000020 	.word	0x20000020

080019b8 <initCoronaTasks>:
/**
 * @brief Initialize and start Corona tasks.
 *
 * @return int8_t Returns 0 on success, -1 on failure.
 */
int8_t initCoronaTasks(void) {
 80019b8:	b580      	push	{r7, lr}
 80019ba:	b08a      	sub	sp, #40	@ 0x28
 80019bc:	af02      	add	r7, sp, #8
	for(int i=0; i<CORONA_TASKS; i++) {
 80019be:	2300      	movs	r3, #0
 80019c0:	61fb      	str	r3, [r7, #28]
 80019c2:	e045      	b.n	8001a50 <initCoronaTasks+0x98>
		taskInit_t* corona_taskInit = (taskInit_t*)pvPortMalloc(sizeof(taskInit_t));
 80019c4:	2014      	movs	r0, #20
 80019c6:	f007 ffef 	bl	80099a8 <pvPortMalloc>
 80019ca:	61b8      	str	r0, [r7, #24]
		configASSERT(corona_taskInit != NULL);
 80019cc:	69bb      	ldr	r3, [r7, #24]
 80019ce:	2b00      	cmp	r3, #0
 80019d0:	d10d      	bne.n	80019ee <initCoronaTasks+0x36>
	__asm volatile
 80019d2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80019d6:	b672      	cpsid	i
 80019d8:	f383 8811 	msr	BASEPRI, r3
 80019dc:	f3bf 8f6f 	isb	sy
 80019e0:	f3bf 8f4f 	dsb	sy
 80019e4:	b662      	cpsie	i
 80019e6:	613b      	str	r3, [r7, #16]
}
 80019e8:	bf00      	nop
 80019ea:	bf00      	nop
 80019ec:	e7fd      	b.n	80019ea <initCoronaTasks+0x32>

		corona_taskInit->department = CORONA;
 80019ee:	69bb      	ldr	r3, [r7, #24]
 80019f0:	2203      	movs	r2, #3
 80019f2:	701a      	strb	r2, [r3, #0]
		corona_taskInit->taskIdentifier = i;
 80019f4:	69fb      	ldr	r3, [r7, #28]
 80019f6:	b2da      	uxtb	r2, r3
 80019f8:	69bb      	ldr	r3, [r7, #24]
 80019fa:	705a      	strb	r2, [r3, #1]
		corona_taskInit->pQhandler = &qCorona;
 80019fc:	69bb      	ldr	r3, [r7, #24]
 80019fe:	4a25      	ldr	r2, [pc, #148]	@ (8001a94 <initCoronaTasks+0xdc>)
 8001a00:	605a      	str	r2, [r3, #4]
		corona_taskInit->pSemHandler = &CorTasksStatusMutex;
 8001a02:	69bb      	ldr	r3, [r7, #24]
 8001a04:	4a24      	ldr	r2, [pc, #144]	@ (8001a98 <initCoronaTasks+0xe0>)
 8001a06:	609a      	str	r2, [r3, #8]
		corona_taskInit->bTaskStatusArr = bCorTasksStatus;
 8001a08:	69bb      	ldr	r3, [r7, #24]
 8001a0a:	4a24      	ldr	r2, [pc, #144]	@ (8001a9c <initCoronaTasks+0xe4>)
 8001a0c:	60da      	str	r2, [r3, #12]
		corona_taskInit->numOfTasks = CORONA_TASKS;
 8001a0e:	69bb      	ldr	r3, [r7, #24]
 8001a10:	2205      	movs	r2, #5
 8001a12:	741a      	strb	r2, [r3, #16]

		BaseType_t status;
		char taskName[configMAX_TASK_NAME_LEN];
		snprintf(taskName, configMAX_TASK_NAME_LEN, "Corona_%d", i);
 8001a14:	4638      	mov	r0, r7
 8001a16:	69fb      	ldr	r3, [r7, #28]
 8001a18:	4a21      	ldr	r2, [pc, #132]	@ (8001aa0 <initCoronaTasks+0xe8>)
 8001a1a:	2110      	movs	r1, #16
 8001a1c:	f008 fffa 	bl	800aa14 <sniprintf>
	 	status = xTaskCreate((TaskFunction_t)vHandleCall,
 8001a20:	69fb      	ldr	r3, [r7, #28]
 8001a22:	009b      	lsls	r3, r3, #2
 8001a24:	4a1f      	ldr	r2, [pc, #124]	@ (8001aa4 <initCoronaTasks+0xec>)
 8001a26:	4413      	add	r3, r2
 8001a28:	4639      	mov	r1, r7
 8001a2a:	9301      	str	r3, [sp, #4]
 8001a2c:	232a      	movs	r3, #42	@ 0x2a
 8001a2e:	9300      	str	r3, [sp, #0]
 8001a30:	69bb      	ldr	r3, [r7, #24]
 8001a32:	f44f 72fa 	mov.w	r2, #500	@ 0x1f4
 8001a36:	481c      	ldr	r0, [pc, #112]	@ (8001aa8 <initCoronaTasks+0xf0>)
 8001a38:	f005 fe46 	bl	80076c8 <xTaskCreate>
 8001a3c:	6178      	str	r0, [r7, #20]
	 							taskName,
								TASKS_MEMORY_SIZE,
								(void*) corona_taskInit,
								HANDLE_TASKS_PRIORITY,
								&vCoronaTasks[i]);
	 	if(status != pdTRUE) {
 8001a3e:	697b      	ldr	r3, [r7, #20]
 8001a40:	2b01      	cmp	r3, #1
 8001a42:	d002      	beq.n	8001a4a <initCoronaTasks+0x92>
	 		return -1;
 8001a44:	f04f 33ff 	mov.w	r3, #4294967295
 8001a48:	e020      	b.n	8001a8c <initCoronaTasks+0xd4>
	for(int i=0; i<CORONA_TASKS; i++) {
 8001a4a:	69fb      	ldr	r3, [r7, #28]
 8001a4c:	3301      	adds	r3, #1
 8001a4e:	61fb      	str	r3, [r7, #28]
 8001a50:	69fb      	ldr	r3, [r7, #28]
 8001a52:	2b04      	cmp	r3, #4
 8001a54:	ddb6      	ble.n	80019c4 <initCoronaTasks+0xc>
	 	}
	}
	if(xSemaphoreTake(printfMutex, portMAX_DELAY) == pdTRUE) {
 8001a56:	4b15      	ldr	r3, [pc, #84]	@ (8001aac <initCoronaTasks+0xf4>)
 8001a58:	681b      	ldr	r3, [r3, #0]
 8001a5a:	f04f 31ff 	mov.w	r1, #4294967295
 8001a5e:	4618      	mov	r0, r3
 8001a60:	f005 faec 	bl	800703c <xQueueSemaphoreTake>
 8001a64:	4603      	mov	r3, r0
 8001a66:	2b01      	cmp	r3, #1
 8001a68:	d10f      	bne.n	8001a8a <initCoronaTasks+0xd2>
		printf("Started Corona Threads! \r\n");
 8001a6a:	4811      	ldr	r0, [pc, #68]	@ (8001ab0 <initCoronaTasks+0xf8>)
 8001a6c:	f008 ffca 	bl	800aa04 <puts>
		fflush(stdout);
 8001a70:	4b10      	ldr	r3, [pc, #64]	@ (8001ab4 <initCoronaTasks+0xfc>)
 8001a72:	681b      	ldr	r3, [r3, #0]
 8001a74:	689b      	ldr	r3, [r3, #8]
 8001a76:	4618      	mov	r0, r3
 8001a78:	f008 fe86 	bl	800a788 <fflush>
		xSemaphoreGive(printfMutex);
 8001a7c:	4b0b      	ldr	r3, [pc, #44]	@ (8001aac <initCoronaTasks+0xf4>)
 8001a7e:	6818      	ldr	r0, [r3, #0]
 8001a80:	2300      	movs	r3, #0
 8001a82:	2200      	movs	r2, #0
 8001a84:	2100      	movs	r1, #0
 8001a86:	f005 f843 	bl	8006b10 <xQueueGenericSend>
	}
	return 0;
 8001a8a:	2300      	movs	r3, #0
}
 8001a8c:	4618      	mov	r0, r3
 8001a8e:	3720      	adds	r7, #32
 8001a90:	46bd      	mov	sp, r7
 8001a92:	bd80      	pop	{r7, pc}
 8001a94:	20000850 	.word	0x20000850
 8001a98:	200008f4 	.word	0x200008f4
 8001a9c:	200008ec 	.word	0x200008ec
 8001aa0:	0800d36c 	.word	0x0800d36c
 8001aa4:	200008a4 	.word	0x200008a4
 8001aa8:	08001d19 	.word	0x08001d19
 8001aac:	200008f8 	.word	0x200008f8
 8001ab0:	0800d378 	.word	0x0800d378
 8001ab4:	20000020 	.word	0x20000020

08001ab8 <tasksManagerTask>:
 * This function continuously checks for available tasks in the queues for
 * Ambulance, Police, Fire Department, and Corona services. If there are
 * available tasks and the current running tasks are below the maximum allowed,
 * it assigns tasks to the appropriate handlers.
 */
void tasksManagerTask(void) {
 8001ab8:	b580      	push	{r7, lr}
 8001aba:	b082      	sub	sp, #8
 8001abc:	af00      	add	r7, sp, #0
	uint32_t ulNotificationValue;
	int8_t newTaskIndex;
	for(;;) {
		if(current_running_tasks >= MAX_TOTAL_CONCURRENT_TASKS) {
 8001abe:	4b82      	ldr	r3, [pc, #520]	@ (8001cc8 <tasksManagerTask+0x210>)
 8001ac0:	f993 3000 	ldrsb.w	r3, [r3]
 8001ac4:	2b13      	cmp	r3, #19
 8001ac6:	dd06      	ble.n	8001ad6 <tasksManagerTask+0x1e>
			xTaskNotifyWait(0x00, 0x00, &ulNotificationValue, TASK_MANAGER_TICKS_TO_WAIT);
 8001ac8:	463a      	mov	r2, r7
 8001aca:	2328      	movs	r3, #40	@ 0x28
 8001acc:	2100      	movs	r1, #0
 8001ace:	2000      	movs	r0, #0
 8001ad0:	f006 fedc 	bl	800888c <xTaskNotifyWait>
 8001ad4:	e7f3      	b.n	8001abe <tasksManagerTask+0x6>
		} else {
			// Check if there are Ambulance tasks to perform
			if(uxQueueMessagesWaiting( qAmbulance ) > 0) {
 8001ad6:	4b7d      	ldr	r3, [pc, #500]	@ (8001ccc <tasksManagerTask+0x214>)
 8001ad8:	681b      	ldr	r3, [r3, #0]
 8001ada:	4618      	mov	r0, r3
 8001adc:	f005 fbc6 	bl	800726c <uxQueueMessagesWaiting>
 8001ae0:	4603      	mov	r3, r0
 8001ae2:	2b00      	cmp	r3, #0
 8001ae4:	d033      	beq.n	8001b4e <tasksManagerTask+0x96>
				newTaskIndex = getAvailableAmbulanceTask();
 8001ae6:	f000 fa95 	bl	8002014 <getAvailableAmbulanceTask>
 8001aea:	4603      	mov	r3, r0
 8001aec:	71fb      	strb	r3, [r7, #7]
				if(newTaskIndex != -1) {
 8001aee:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001af2:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001af6:	d02a      	beq.n	8001b4e <tasksManagerTask+0x96>
					if(xSemaphoreTake(printfMutex, portMAX_DELAY) == pdTRUE) {
 8001af8:	4b75      	ldr	r3, [pc, #468]	@ (8001cd0 <tasksManagerTask+0x218>)
 8001afa:	681b      	ldr	r3, [r3, #0]
 8001afc:	f04f 31ff 	mov.w	r1, #4294967295
 8001b00:	4618      	mov	r0, r3
 8001b02:	f005 fa9b 	bl	800703c <xQueueSemaphoreTake>
 8001b06:	4603      	mov	r3, r0
 8001b08:	2b01      	cmp	r3, #1
 8001b0a:	d112      	bne.n	8001b32 <tasksManagerTask+0x7a>
						printf("Ambulance handler number %d is now active\r\n", newTaskIndex);
 8001b0c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001b10:	4619      	mov	r1, r3
 8001b12:	4870      	ldr	r0, [pc, #448]	@ (8001cd4 <tasksManagerTask+0x21c>)
 8001b14:	f008 ff0e 	bl	800a934 <iprintf>
						fflush(stdout);
 8001b18:	4b6f      	ldr	r3, [pc, #444]	@ (8001cd8 <tasksManagerTask+0x220>)
 8001b1a:	681b      	ldr	r3, [r3, #0]
 8001b1c:	689b      	ldr	r3, [r3, #8]
 8001b1e:	4618      	mov	r0, r3
 8001b20:	f008 fe32 	bl	800a788 <fflush>
						xSemaphoreGive(printfMutex);
 8001b24:	4b6a      	ldr	r3, [pc, #424]	@ (8001cd0 <tasksManagerTask+0x218>)
 8001b26:	6818      	ldr	r0, [r3, #0]
 8001b28:	2300      	movs	r3, #0
 8001b2a:	2200      	movs	r2, #0
 8001b2c:	2100      	movs	r1, #0
 8001b2e:	f004 ffef 	bl	8006b10 <xQueueGenericSend>
					}
					addCurrentRunningTask(&available_amb_tasks);
 8001b32:	486a      	ldr	r0, [pc, #424]	@ (8001cdc <tasksManagerTask+0x224>)
 8001b34:	f000 fa0e 	bl	8001f54 <addCurrentRunningTask>
					xTaskNotify(vAmbulanceTasks[newTaskIndex], 0, eNoAction);
 8001b38:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001b3c:	4a68      	ldr	r2, [pc, #416]	@ (8001ce0 <tasksManagerTask+0x228>)
 8001b3e:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
 8001b42:	2300      	movs	r3, #0
 8001b44:	2200      	movs	r2, #0
 8001b46:	2100      	movs	r1, #0
 8001b48:	f006 ff00 	bl	800894c <xTaskGenericNotify>
					continue;
 8001b4c:	e0bb      	b.n	8001cc6 <tasksManagerTask+0x20e>
				}
			}
			// Check if there are Police tasks to perform
			if(uxQueueMessagesWaiting( qPolice ) > 0) {
 8001b4e:	4b65      	ldr	r3, [pc, #404]	@ (8001ce4 <tasksManagerTask+0x22c>)
 8001b50:	681b      	ldr	r3, [r3, #0]
 8001b52:	4618      	mov	r0, r3
 8001b54:	f005 fb8a 	bl	800726c <uxQueueMessagesWaiting>
 8001b58:	4603      	mov	r3, r0
 8001b5a:	2b00      	cmp	r3, #0
 8001b5c:	d033      	beq.n	8001bc6 <tasksManagerTask+0x10e>
				newTaskIndex = getAvailablePoliceeTask();
 8001b5e:	f000 fa99 	bl	8002094 <getAvailablePoliceeTask>
 8001b62:	4603      	mov	r3, r0
 8001b64:	71fb      	strb	r3, [r7, #7]
				if(newTaskIndex != -1) {
 8001b66:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001b6a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001b6e:	d02a      	beq.n	8001bc6 <tasksManagerTask+0x10e>
					if(xSemaphoreTake(printfMutex, portMAX_DELAY) == pdTRUE) {
 8001b70:	4b57      	ldr	r3, [pc, #348]	@ (8001cd0 <tasksManagerTask+0x218>)
 8001b72:	681b      	ldr	r3, [r3, #0]
 8001b74:	f04f 31ff 	mov.w	r1, #4294967295
 8001b78:	4618      	mov	r0, r3
 8001b7a:	f005 fa5f 	bl	800703c <xQueueSemaphoreTake>
 8001b7e:	4603      	mov	r3, r0
 8001b80:	2b01      	cmp	r3, #1
 8001b82:	d112      	bne.n	8001baa <tasksManagerTask+0xf2>
						printf("Police handler number %d is now active\r\n", newTaskIndex);
 8001b84:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001b88:	4619      	mov	r1, r3
 8001b8a:	4857      	ldr	r0, [pc, #348]	@ (8001ce8 <tasksManagerTask+0x230>)
 8001b8c:	f008 fed2 	bl	800a934 <iprintf>
						fflush(stdout);
 8001b90:	4b51      	ldr	r3, [pc, #324]	@ (8001cd8 <tasksManagerTask+0x220>)
 8001b92:	681b      	ldr	r3, [r3, #0]
 8001b94:	689b      	ldr	r3, [r3, #8]
 8001b96:	4618      	mov	r0, r3
 8001b98:	f008 fdf6 	bl	800a788 <fflush>
						xSemaphoreGive(printfMutex);
 8001b9c:	4b4c      	ldr	r3, [pc, #304]	@ (8001cd0 <tasksManagerTask+0x218>)
 8001b9e:	6818      	ldr	r0, [r3, #0]
 8001ba0:	2300      	movs	r3, #0
 8001ba2:	2200      	movs	r2, #0
 8001ba4:	2100      	movs	r1, #0
 8001ba6:	f004 ffb3 	bl	8006b10 <xQueueGenericSend>
					}
					addCurrentRunningTask(&available_police_tasks);
 8001baa:	4850      	ldr	r0, [pc, #320]	@ (8001cec <tasksManagerTask+0x234>)
 8001bac:	f000 f9d2 	bl	8001f54 <addCurrentRunningTask>
					xTaskNotify(vPoliceTasks[newTaskIndex], 0, eNoAction);
 8001bb0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001bb4:	4a4e      	ldr	r2, [pc, #312]	@ (8001cf0 <tasksManagerTask+0x238>)
 8001bb6:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
 8001bba:	2300      	movs	r3, #0
 8001bbc:	2200      	movs	r2, #0
 8001bbe:	2100      	movs	r1, #0
 8001bc0:	f006 fec4 	bl	800894c <xTaskGenericNotify>
					continue;
 8001bc4:	e07f      	b.n	8001cc6 <tasksManagerTask+0x20e>
				}
			}

			// Check if there are Fire Dep tasks to perform
			if(uxQueueMessagesWaiting( qFire ) > 0) {
 8001bc6:	4b4b      	ldr	r3, [pc, #300]	@ (8001cf4 <tasksManagerTask+0x23c>)
 8001bc8:	681b      	ldr	r3, [r3, #0]
 8001bca:	4618      	mov	r0, r3
 8001bcc:	f005 fb4e 	bl	800726c <uxQueueMessagesWaiting>
 8001bd0:	4603      	mov	r3, r0
 8001bd2:	2b00      	cmp	r3, #0
 8001bd4:	d033      	beq.n	8001c3e <tasksManagerTask+0x186>
				newTaskIndex = getAvailableFireTask();
 8001bd6:	f000 fa9d 	bl	8002114 <getAvailableFireTask>
 8001bda:	4603      	mov	r3, r0
 8001bdc:	71fb      	strb	r3, [r7, #7]
				if(newTaskIndex != -1) {
 8001bde:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001be2:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001be6:	d02a      	beq.n	8001c3e <tasksManagerTask+0x186>
					if(xSemaphoreTake(printfMutex, portMAX_DELAY) == pdTRUE) {
 8001be8:	4b39      	ldr	r3, [pc, #228]	@ (8001cd0 <tasksManagerTask+0x218>)
 8001bea:	681b      	ldr	r3, [r3, #0]
 8001bec:	f04f 31ff 	mov.w	r1, #4294967295
 8001bf0:	4618      	mov	r0, r3
 8001bf2:	f005 fa23 	bl	800703c <xQueueSemaphoreTake>
 8001bf6:	4603      	mov	r3, r0
 8001bf8:	2b01      	cmp	r3, #1
 8001bfa:	d112      	bne.n	8001c22 <tasksManagerTask+0x16a>
						printf("Fire dep handler number %d is now active\r\n", newTaskIndex);
 8001bfc:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001c00:	4619      	mov	r1, r3
 8001c02:	483d      	ldr	r0, [pc, #244]	@ (8001cf8 <tasksManagerTask+0x240>)
 8001c04:	f008 fe96 	bl	800a934 <iprintf>
						fflush(stdout);
 8001c08:	4b33      	ldr	r3, [pc, #204]	@ (8001cd8 <tasksManagerTask+0x220>)
 8001c0a:	681b      	ldr	r3, [r3, #0]
 8001c0c:	689b      	ldr	r3, [r3, #8]
 8001c0e:	4618      	mov	r0, r3
 8001c10:	f008 fdba 	bl	800a788 <fflush>
						xSemaphoreGive(printfMutex);
 8001c14:	4b2e      	ldr	r3, [pc, #184]	@ (8001cd0 <tasksManagerTask+0x218>)
 8001c16:	6818      	ldr	r0, [r3, #0]
 8001c18:	2300      	movs	r3, #0
 8001c1a:	2200      	movs	r2, #0
 8001c1c:	2100      	movs	r1, #0
 8001c1e:	f004 ff77 	bl	8006b10 <xQueueGenericSend>
					}
					addCurrentRunningTask(&available_fire_tasks);
 8001c22:	4836      	ldr	r0, [pc, #216]	@ (8001cfc <tasksManagerTask+0x244>)
 8001c24:	f000 f996 	bl	8001f54 <addCurrentRunningTask>
					xTaskNotify(vFireTasks[newTaskIndex], 0, eNoAction);
 8001c28:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001c2c:	4a34      	ldr	r2, [pc, #208]	@ (8001d00 <tasksManagerTask+0x248>)
 8001c2e:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
 8001c32:	2300      	movs	r3, #0
 8001c34:	2200      	movs	r2, #0
 8001c36:	2100      	movs	r1, #0
 8001c38:	f006 fe88 	bl	800894c <xTaskGenericNotify>
					continue;
 8001c3c:	e043      	b.n	8001cc6 <tasksManagerTask+0x20e>
				}
			}

			// Check if there are Corona tasks to perform
			if(uxQueueMessagesWaiting( qCorona ) > 0) {
 8001c3e:	4b31      	ldr	r3, [pc, #196]	@ (8001d04 <tasksManagerTask+0x24c>)
 8001c40:	681b      	ldr	r3, [r3, #0]
 8001c42:	4618      	mov	r0, r3
 8001c44:	f005 fb12 	bl	800726c <uxQueueMessagesWaiting>
 8001c48:	4603      	mov	r3, r0
 8001c4a:	2b00      	cmp	r3, #0
 8001c4c:	d033      	beq.n	8001cb6 <tasksManagerTask+0x1fe>
				newTaskIndex = getAvailableCoronaTask();
 8001c4e:	f000 faa1 	bl	8002194 <getAvailableCoronaTask>
 8001c52:	4603      	mov	r3, r0
 8001c54:	71fb      	strb	r3, [r7, #7]
				if(newTaskIndex != -1) {
 8001c56:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001c5a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001c5e:	d02a      	beq.n	8001cb6 <tasksManagerTask+0x1fe>
					if(xSemaphoreTake(printfMutex, portMAX_DELAY) == pdTRUE) {
 8001c60:	4b1b      	ldr	r3, [pc, #108]	@ (8001cd0 <tasksManagerTask+0x218>)
 8001c62:	681b      	ldr	r3, [r3, #0]
 8001c64:	f04f 31ff 	mov.w	r1, #4294967295
 8001c68:	4618      	mov	r0, r3
 8001c6a:	f005 f9e7 	bl	800703c <xQueueSemaphoreTake>
 8001c6e:	4603      	mov	r3, r0
 8001c70:	2b01      	cmp	r3, #1
 8001c72:	d112      	bne.n	8001c9a <tasksManagerTask+0x1e2>
						printf("Corona handler number %d is now active\r\n", newTaskIndex);
 8001c74:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001c78:	4619      	mov	r1, r3
 8001c7a:	4823      	ldr	r0, [pc, #140]	@ (8001d08 <tasksManagerTask+0x250>)
 8001c7c:	f008 fe5a 	bl	800a934 <iprintf>
						fflush(stdout);
 8001c80:	4b15      	ldr	r3, [pc, #84]	@ (8001cd8 <tasksManagerTask+0x220>)
 8001c82:	681b      	ldr	r3, [r3, #0]
 8001c84:	689b      	ldr	r3, [r3, #8]
 8001c86:	4618      	mov	r0, r3
 8001c88:	f008 fd7e 	bl	800a788 <fflush>
						xSemaphoreGive(printfMutex);
 8001c8c:	4b10      	ldr	r3, [pc, #64]	@ (8001cd0 <tasksManagerTask+0x218>)
 8001c8e:	6818      	ldr	r0, [r3, #0]
 8001c90:	2300      	movs	r3, #0
 8001c92:	2200      	movs	r2, #0
 8001c94:	2100      	movs	r1, #0
 8001c96:	f004 ff3b 	bl	8006b10 <xQueueGenericSend>
					}
					addCurrentRunningTask(&available_corona_tasks);
 8001c9a:	481c      	ldr	r0, [pc, #112]	@ (8001d0c <tasksManagerTask+0x254>)
 8001c9c:	f000 f95a 	bl	8001f54 <addCurrentRunningTask>
					xTaskNotify(vCoronaTasks[newTaskIndex], 0, eNoAction);
 8001ca0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001ca4:	4a1a      	ldr	r2, [pc, #104]	@ (8001d10 <tasksManagerTask+0x258>)
 8001ca6:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
 8001caa:	2300      	movs	r3, #0
 8001cac:	2200      	movs	r2, #0
 8001cae:	2100      	movs	r1, #0
 8001cb0:	f006 fe4c 	bl	800894c <xTaskGenericNotify>
					continue;
 8001cb4:	e007      	b.n	8001cc6 <tasksManagerTask+0x20e>
				}
			}
			portYIELD();
 8001cb6:	4b17      	ldr	r3, [pc, #92]	@ (8001d14 <tasksManagerTask+0x25c>)
 8001cb8:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8001cbc:	601a      	str	r2, [r3, #0]
 8001cbe:	f3bf 8f4f 	dsb	sy
 8001cc2:	f3bf 8f6f 	isb	sy
		if(current_running_tasks >= MAX_TOTAL_CONCURRENT_TASKS) {
 8001cc6:	e6fa      	b.n	8001abe <tasksManagerTask+0x6>
 8001cc8:	20000908 	.word	0x20000908
 8001ccc:	20000844 	.word	0x20000844
 8001cd0:	200008f8 	.word	0x200008f8
 8001cd4:	0800d394 	.word	0x0800d394
 8001cd8:	20000020 	.word	0x20000020
 8001cdc:	20000000 	.word	0x20000000
 8001ce0:	2000085c 	.word	0x2000085c
 8001ce4:	20000848 	.word	0x20000848
 8001ce8:	0800d3c0 	.word	0x0800d3c0
 8001cec:	20000001 	.word	0x20000001
 8001cf0:	2000087c 	.word	0x2000087c
 8001cf4:	2000084c 	.word	0x2000084c
 8001cf8:	0800d3ec 	.word	0x0800d3ec
 8001cfc:	20000002 	.word	0x20000002
 8001d00:	20000890 	.word	0x20000890
 8001d04:	20000850 	.word	0x20000850
 8001d08:	0800d418 	.word	0x0800d418
 8001d0c:	20000003 	.word	0x20000003
 8001d10:	200008a4 	.word	0x200008a4
 8001d14:	e000ed04 	.word	0xe000ed04

08001d18 <vHandleCall>:
 * notifications indicating a new task to process, executes the task, and updates
 * the shared data with the results.
 *
 * @param pvParameters Pointer to the task initialization parameters.
 */
void vHandleCall(void* pvParameters) {
 8001d18:	b580      	push	{r7, lr}
 8001d1a:	b0be      	sub	sp, #248	@ 0xf8
 8001d1c:	af02      	add	r7, sp, #8
 8001d1e:	6078      	str	r0, [r7, #4]
	uint32_t ulNotifictionValue;
	TickType_t startTick, endTick, totalTicks;
	taskInit_t* pTaskInit = (taskInit_t*)pvParameters;
 8001d20:	687b      	ldr	r3, [r7, #4]
 8001d22:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
	DispatcherPacket new_packet = {0};
 8001d26:	f107 0370 	add.w	r3, r7, #112	@ 0x70
 8001d2a:	226c      	movs	r2, #108	@ 0x6c
 8001d2c:	2100      	movs	r1, #0
 8001d2e:	4618      	mov	r0, r3
 8001d30:	f008 ff7c 	bl	800ac2c <memset>

	char printMSG[100];
	snprintf(printMSG, 100, "New %s task created! \r\nTask index is %d \r\n"
			,GET_ENUM_DEPARTMENT_STR(pTaskInit->department)
 8001d34:	f8d7 30ec 	ldr.w	r3, [r7, #236]	@ 0xec
 8001d38:	781b      	ldrb	r3, [r3, #0]
	snprintf(printMSG, 100, "New %s task created! \r\nTask index is %d \r\n"
 8001d3a:	2b00      	cmp	r3, #0
 8001d3c:	d016      	beq.n	8001d6c <vHandleCall+0x54>
			,GET_ENUM_DEPARTMENT_STR(pTaskInit->department)
 8001d3e:	f8d7 30ec 	ldr.w	r3, [r7, #236]	@ 0xec
 8001d42:	781b      	ldrb	r3, [r3, #0]
 8001d44:	2b01      	cmp	r3, #1
 8001d46:	d00f      	beq.n	8001d68 <vHandleCall+0x50>
 8001d48:	f8d7 30ec 	ldr.w	r3, [r7, #236]	@ 0xec
 8001d4c:	781b      	ldrb	r3, [r3, #0]
 8001d4e:	2b02      	cmp	r3, #2
 8001d50:	d008      	beq.n	8001d64 <vHandleCall+0x4c>
 8001d52:	f8d7 30ec 	ldr.w	r3, [r7, #236]	@ 0xec
 8001d56:	781b      	ldrb	r3, [r3, #0]
 8001d58:	2b03      	cmp	r3, #3
 8001d5a:	d101      	bne.n	8001d60 <vHandleCall+0x48>
 8001d5c:	4b6f      	ldr	r3, [pc, #444]	@ (8001f1c <vHandleCall+0x204>)
 8001d5e:	e006      	b.n	8001d6e <vHandleCall+0x56>
 8001d60:	4b6f      	ldr	r3, [pc, #444]	@ (8001f20 <vHandleCall+0x208>)
 8001d62:	e004      	b.n	8001d6e <vHandleCall+0x56>
 8001d64:	4b6f      	ldr	r3, [pc, #444]	@ (8001f24 <vHandleCall+0x20c>)
 8001d66:	e002      	b.n	8001d6e <vHandleCall+0x56>
 8001d68:	4b6f      	ldr	r3, [pc, #444]	@ (8001f28 <vHandleCall+0x210>)
 8001d6a:	e000      	b.n	8001d6e <vHandleCall+0x56>
	snprintf(printMSG, 100, "New %s task created! \r\nTask index is %d \r\n"
 8001d6c:	4b6f      	ldr	r3, [pc, #444]	@ (8001f2c <vHandleCall+0x214>)
			, pTaskInit->taskIdentifier);
 8001d6e:	f8d7 20ec 	ldr.w	r2, [r7, #236]	@ 0xec
 8001d72:	7852      	ldrb	r2, [r2, #1]
	snprintf(printMSG, 100, "New %s task created! \r\nTask index is %d \r\n"
 8001d74:	f107 000c 	add.w	r0, r7, #12
 8001d78:	9200      	str	r2, [sp, #0]
 8001d7a:	4a6d      	ldr	r2, [pc, #436]	@ (8001f30 <vHandleCall+0x218>)
 8001d7c:	2164      	movs	r1, #100	@ 0x64
 8001d7e:	f008 fe49 	bl	800aa14 <sniprintf>
	if(xSemaphoreTake(printfMutex, portMAX_DELAY) == pdTRUE) {
 8001d82:	4b6c      	ldr	r3, [pc, #432]	@ (8001f34 <vHandleCall+0x21c>)
 8001d84:	681b      	ldr	r3, [r3, #0]
 8001d86:	f04f 31ff 	mov.w	r1, #4294967295
 8001d8a:	4618      	mov	r0, r3
 8001d8c:	f005 f956 	bl	800703c <xQueueSemaphoreTake>
 8001d90:	4603      	mov	r3, r0
 8001d92:	2b01      	cmp	r3, #1
 8001d94:	d111      	bne.n	8001dba <vHandleCall+0xa2>
		printf(printMSG);
 8001d96:	f107 030c 	add.w	r3, r7, #12
 8001d9a:	4618      	mov	r0, r3
 8001d9c:	f008 fdca 	bl	800a934 <iprintf>
		fflush(stdout);
 8001da0:	4b65      	ldr	r3, [pc, #404]	@ (8001f38 <vHandleCall+0x220>)
 8001da2:	681b      	ldr	r3, [r3, #0]
 8001da4:	689b      	ldr	r3, [r3, #8]
 8001da6:	4618      	mov	r0, r3
 8001da8:	f008 fcee 	bl	800a788 <fflush>
		xSemaphoreGive(printfMutex);
 8001dac:	4b61      	ldr	r3, [pc, #388]	@ (8001f34 <vHandleCall+0x21c>)
 8001dae:	6818      	ldr	r0, [r3, #0]
 8001db0:	2300      	movs	r3, #0
 8001db2:	2200      	movs	r2, #0
 8001db4:	2100      	movs	r1, #0
 8001db6:	f004 feab 	bl	8006b10 <xQueueGenericSend>
	}
	for(;;) {
		/* TODO: log a message that this task is created and it's waiting for a job */

		xTaskNotifyWait(0x00, 0x00, &ulNotifictionValue, portMAX_DELAY);
 8001dba:	f107 02dc 	add.w	r2, r7, #220	@ 0xdc
 8001dbe:	f04f 33ff 	mov.w	r3, #4294967295
 8001dc2:	2100      	movs	r1, #0
 8001dc4:	2000      	movs	r0, #0
 8001dc6:	f006 fd61 	bl	800888c <xTaskNotifyWait>

		startTick = xTaskGetTickCount();
 8001dca:	f006 f85f 	bl	8007e8c <xTaskGetTickCount>
 8001dce:	f8c7 00e8 	str.w	r0, [r7, #232]	@ 0xe8

		if(!(xQueueReceive(*(pTaskInit->pQhandler), &new_packet, portMAX_DELAY) == pdTRUE)) {
 8001dd2:	f8d7 30ec 	ldr.w	r3, [r7, #236]	@ 0xec
 8001dd6:	685b      	ldr	r3, [r3, #4]
 8001dd8:	681b      	ldr	r3, [r3, #0]
 8001dda:	f107 0170 	add.w	r1, r7, #112	@ 0x70
 8001dde:	f04f 32ff 	mov.w	r2, #4294967295
 8001de2:	4618      	mov	r0, r3
 8001de4:	f005 f842 	bl	8006e6c <xQueueReceive>
 8001de8:	4603      	mov	r3, r0
 8001dea:	2b01      	cmp	r3, #1
 8001dec:	f040 8094 	bne.w	8001f18 <vHandleCall+0x200>
			continue;
		}

		// Wait for the job to get done.
		// TODO: Should vTaskDelayUntil be used?
		vTaskDelay(new_packet.timeToHandleInTicks);
 8001df0:	f8b7 30d6 	ldrh.w	r3, [r7, #214]	@ 0xd6
 8001df4:	4618      	mov	r0, r3
 8001df6:	f005 fdc7 	bl	8007988 <vTaskDelay>
		if(xSemaphoreTake(printfMutex, portMAX_DELAY) == pdTRUE) {
 8001dfa:	4b4e      	ldr	r3, [pc, #312]	@ (8001f34 <vHandleCall+0x21c>)
 8001dfc:	681b      	ldr	r3, [r3, #0]
 8001dfe:	f04f 31ff 	mov.w	r1, #4294967295
 8001e02:	4618      	mov	r0, r3
 8001e04:	f005 f91a 	bl	800703c <xQueueSemaphoreTake>
 8001e08:	4603      	mov	r3, r0
 8001e0a:	2b01      	cmp	r3, #1
 8001e0c:	d113      	bne.n	8001e36 <vHandleCall+0x11e>
			printf("Handled task: %s \r\n", new_packet.message);
 8001e0e:	f107 0370 	add.w	r3, r7, #112	@ 0x70
 8001e12:	3301      	adds	r3, #1
 8001e14:	4619      	mov	r1, r3
 8001e16:	4849      	ldr	r0, [pc, #292]	@ (8001f3c <vHandleCall+0x224>)
 8001e18:	f008 fd8c 	bl	800a934 <iprintf>
			fflush(stdout);
 8001e1c:	4b46      	ldr	r3, [pc, #280]	@ (8001f38 <vHandleCall+0x220>)
 8001e1e:	681b      	ldr	r3, [r3, #0]
 8001e20:	689b      	ldr	r3, [r3, #8]
 8001e22:	4618      	mov	r0, r3
 8001e24:	f008 fcb0 	bl	800a788 <fflush>
			xSemaphoreGive(printfMutex);
 8001e28:	4b42      	ldr	r3, [pc, #264]	@ (8001f34 <vHandleCall+0x21c>)
 8001e2a:	6818      	ldr	r0, [r3, #0]
 8001e2c:	2300      	movs	r3, #0
 8001e2e:	2200      	movs	r2, #0
 8001e30:	2100      	movs	r1, #0
 8001e32:	f004 fe6d 	bl	8006b10 <xQueueGenericSend>
		}

		// Update shared app data
		if(xTasksDataMutex != NULL) {
 8001e36:	4b42      	ldr	r3, [pc, #264]	@ (8001f40 <vHandleCall+0x228>)
 8001e38:	681b      	ldr	r3, [r3, #0]
 8001e3a:	2b00      	cmp	r3, #0
 8001e3c:	d040      	beq.n	8001ec0 <vHandleCall+0x1a8>
			if(xSemaphoreTake(xTasksDataMutex, portMAX_DELAY) == pdTRUE) {
 8001e3e:	4b40      	ldr	r3, [pc, #256]	@ (8001f40 <vHandleCall+0x228>)
 8001e40:	681b      	ldr	r3, [r3, #0]
 8001e42:	f04f 31ff 	mov.w	r1, #4294967295
 8001e46:	4618      	mov	r0, r3
 8001e48:	f005 f8f8 	bl	800703c <xQueueSemaphoreTake>
 8001e4c:	4603      	mov	r3, r0
 8001e4e:	2b01      	cmp	r3, #1
 8001e50:	d136      	bne.n	8001ec0 <vHandleCall+0x1a8>
				total_tasks_ran++;
 8001e52:	4b3c      	ldr	r3, [pc, #240]	@ (8001f44 <vHandleCall+0x22c>)
 8001e54:	681b      	ldr	r3, [r3, #0]
 8001e56:	3301      	adds	r3, #1
 8001e58:	4a3a      	ldr	r2, [pc, #232]	@ (8001f44 <vHandleCall+0x22c>)
 8001e5a:	6013      	str	r3, [r2, #0]
				endTick = xTaskGetTickCount();
 8001e5c:	f006 f816 	bl	8007e8c <xTaskGetTickCount>
 8001e60:	f8c7 00e4 	str.w	r0, [r7, #228]	@ 0xe4
				totalTicks = endTick - startTick;
 8001e64:	f8d7 20e4 	ldr.w	r2, [r7, #228]	@ 0xe4
 8001e68:	f8d7 30e8 	ldr.w	r3, [r7, #232]	@ 0xe8
 8001e6c:	1ad3      	subs	r3, r2, r3
 8001e6e:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
				total_tasks_time += (float)totalTicks / configTICK_RATE_HZ;
 8001e72:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8001e76:	ee07 3a90 	vmov	s15, r3
 8001e7a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8001e7e:	eddf 6a32 	vldr	s13, [pc, #200]	@ 8001f48 <vHandleCall+0x230>
 8001e82:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 8001e86:	4b31      	ldr	r3, [pc, #196]	@ (8001f4c <vHandleCall+0x234>)
 8001e88:	edd3 7a00 	vldr	s15, [r3]
 8001e8c:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001e90:	4b2e      	ldr	r3, [pc, #184]	@ (8001f4c <vHandleCall+0x234>)
 8001e92:	edc3 7a00 	vstr	s15, [r3]
				average_task_time = (float)total_tasks_time/total_tasks_ran;
 8001e96:	4b2d      	ldr	r3, [pc, #180]	@ (8001f4c <vHandleCall+0x234>)
 8001e98:	edd3 6a00 	vldr	s13, [r3]
 8001e9c:	4b29      	ldr	r3, [pc, #164]	@ (8001f44 <vHandleCall+0x22c>)
 8001e9e:	681b      	ldr	r3, [r3, #0]
 8001ea0:	ee07 3a90 	vmov	s15, r3
 8001ea4:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8001ea8:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8001eac:	4b28      	ldr	r3, [pc, #160]	@ (8001f50 <vHandleCall+0x238>)
 8001eae:	edc3 7a00 	vstr	s15, [r3]
				 * TODO: Calculating the average_task_time in this task is a waste
				 * 		 of resources. Data calculation should be done in its own
				 * 		 lower priority task and only run when printing of data
				 * 		 is required.
				 */
				xSemaphoreGive(xTasksDataMutex);
 8001eb2:	4b23      	ldr	r3, [pc, #140]	@ (8001f40 <vHandleCall+0x228>)
 8001eb4:	6818      	ldr	r0, [r3, #0]
 8001eb6:	2300      	movs	r3, #0
 8001eb8:	2200      	movs	r2, #0
 8001eba:	2100      	movs	r1, #0
 8001ebc:	f004 fe28 	bl	8006b10 <xQueueGenericSend>
				 * The mutex couldn't be obtained. Code should never get here.
				 */
			}
		}
		// Indicate the task is now available for the next incoming packet.
		if(*pTaskInit->pSemHandler != NULL) {
 8001ec0:	f8d7 30ec 	ldr.w	r3, [r7, #236]	@ 0xec
 8001ec4:	689b      	ldr	r3, [r3, #8]
 8001ec6:	681b      	ldr	r3, [r3, #0]
 8001ec8:	2b00      	cmp	r3, #0
 8001eca:	f43f af76 	beq.w	8001dba <vHandleCall+0xa2>
			if(xSemaphoreTake(*(pTaskInit->pSemHandler), portMAX_DELAY) ==  pdTRUE) {
 8001ece:	f8d7 30ec 	ldr.w	r3, [r7, #236]	@ 0xec
 8001ed2:	689b      	ldr	r3, [r3, #8]
 8001ed4:	681b      	ldr	r3, [r3, #0]
 8001ed6:	f04f 31ff 	mov.w	r1, #4294967295
 8001eda:	4618      	mov	r0, r3
 8001edc:	f005 f8ae 	bl	800703c <xQueueSemaphoreTake>
 8001ee0:	4603      	mov	r3, r0
 8001ee2:	2b01      	cmp	r3, #1
 8001ee4:	f47f af69 	bne.w	8001dba <vHandleCall+0xa2>
				removeCurrentRunningTask(new_packet.available_tasks_counter);
 8001ee8:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8001eec:	4618      	mov	r0, r3
 8001eee:	f000 f861 	bl	8001fb4 <removeCurrentRunningTask>
				pTaskInit->bTaskStatusArr[pTaskInit->taskIdentifier] = false;
 8001ef2:	f8d7 30ec 	ldr.w	r3, [r7, #236]	@ 0xec
 8001ef6:	68db      	ldr	r3, [r3, #12]
 8001ef8:	f8d7 20ec 	ldr.w	r2, [r7, #236]	@ 0xec
 8001efc:	7852      	ldrb	r2, [r2, #1]
 8001efe:	4413      	add	r3, r2
 8001f00:	2200      	movs	r2, #0
 8001f02:	701a      	strb	r2, [r3, #0]
				xSemaphoreGive(*(pTaskInit->pSemHandler));
 8001f04:	f8d7 30ec 	ldr.w	r3, [r7, #236]	@ 0xec
 8001f08:	689b      	ldr	r3, [r3, #8]
 8001f0a:	6818      	ldr	r0, [r3, #0]
 8001f0c:	2300      	movs	r3, #0
 8001f0e:	2200      	movs	r2, #0
 8001f10:	2100      	movs	r1, #0
 8001f12:	f004 fdfd 	bl	8006b10 <xQueueGenericSend>
 8001f16:	e750      	b.n	8001dba <vHandleCall+0xa2>
			continue;
 8001f18:	bf00      	nop
		xTaskNotifyWait(0x00, 0x00, &ulNotifictionValue, portMAX_DELAY);
 8001f1a:	e74e      	b.n	8001dba <vHandleCall+0xa2>
 8001f1c:	0800d444 	.word	0x0800d444
 8001f20:	0800d44c 	.word	0x0800d44c
 8001f24:	0800d458 	.word	0x0800d458
 8001f28:	0800d464 	.word	0x0800d464
 8001f2c:	0800d46c 	.word	0x0800d46c
 8001f30:	0800d478 	.word	0x0800d478
 8001f34:	200008f8 	.word	0x200008f8
 8001f38:	20000020 	.word	0x20000020
 8001f3c:	0800d4a4 	.word	0x0800d4a4
 8001f40:	2000090c 	.word	0x2000090c
 8001f44:	20000900 	.word	0x20000900
 8001f48:	447a0000 	.word	0x447a0000
 8001f4c:	200008fc 	.word	0x200008fc
 8001f50:	20000904 	.word	0x20000904

08001f54 <addCurrentRunningTask>:
 * @brief Increments the count of currently running tasks.
 *
 * This function safely increments the count of currently running tasks
 * using a semaphore to ensure thread safety.
 */
static void addCurrentRunningTask(uint8_t* avail_dep_tasks) {
 8001f54:	b580      	push	{r7, lr}
 8001f56:	b082      	sub	sp, #8
 8001f58:	af00      	add	r7, sp, #0
 8001f5a:	6078      	str	r0, [r7, #4]
	if(xTasksDataMutex != NULL) {
 8001f5c:	4b13      	ldr	r3, [pc, #76]	@ (8001fac <addCurrentRunningTask+0x58>)
 8001f5e:	681b      	ldr	r3, [r3, #0]
 8001f60:	2b00      	cmp	r3, #0
 8001f62:	d01f      	beq.n	8001fa4 <addCurrentRunningTask+0x50>
		if(xSemaphoreTake(xTasksDataMutex, portMAX_DELAY) == pdTRUE) {
 8001f64:	4b11      	ldr	r3, [pc, #68]	@ (8001fac <addCurrentRunningTask+0x58>)
 8001f66:	681b      	ldr	r3, [r3, #0]
 8001f68:	f04f 31ff 	mov.w	r1, #4294967295
 8001f6c:	4618      	mov	r0, r3
 8001f6e:	f005 f865 	bl	800703c <xQueueSemaphoreTake>
 8001f72:	4603      	mov	r3, r0
 8001f74:	2b01      	cmp	r3, #1
 8001f76:	d115      	bne.n	8001fa4 <addCurrentRunningTask+0x50>
			current_running_tasks++;
 8001f78:	4b0d      	ldr	r3, [pc, #52]	@ (8001fb0 <addCurrentRunningTask+0x5c>)
 8001f7a:	f993 3000 	ldrsb.w	r3, [r3]
 8001f7e:	b2db      	uxtb	r3, r3
 8001f80:	3301      	adds	r3, #1
 8001f82:	b2db      	uxtb	r3, r3
 8001f84:	b25a      	sxtb	r2, r3
 8001f86:	4b0a      	ldr	r3, [pc, #40]	@ (8001fb0 <addCurrentRunningTask+0x5c>)
 8001f88:	701a      	strb	r2, [r3, #0]
			*(avail_dep_tasks)-=1;
 8001f8a:	687b      	ldr	r3, [r7, #4]
 8001f8c:	781b      	ldrb	r3, [r3, #0]
 8001f8e:	3b01      	subs	r3, #1
 8001f90:	b2da      	uxtb	r2, r3
 8001f92:	687b      	ldr	r3, [r7, #4]
 8001f94:	701a      	strb	r2, [r3, #0]
			xSemaphoreGive(xTasksDataMutex);
 8001f96:	4b05      	ldr	r3, [pc, #20]	@ (8001fac <addCurrentRunningTask+0x58>)
 8001f98:	6818      	ldr	r0, [r3, #0]
 8001f9a:	2300      	movs	r3, #0
 8001f9c:	2200      	movs	r2, #0
 8001f9e:	2100      	movs	r1, #0
 8001fa0:	f004 fdb6 	bl	8006b10 <xQueueGenericSend>
		}
	}
}
 8001fa4:	bf00      	nop
 8001fa6:	3708      	adds	r7, #8
 8001fa8:	46bd      	mov	sp, r7
 8001faa:	bd80      	pop	{r7, pc}
 8001fac:	2000090c 	.word	0x2000090c
 8001fb0:	20000908 	.word	0x20000908

08001fb4 <removeCurrentRunningTask>:
 * @brief Decrements the count of currently running tasks.
 *
 * This function safely decrements the count of currently running tasks
 * using a semaphore to ensure thread safety.
 */
static void removeCurrentRunningTask(uint8_t* avail_dep_tasks) {
 8001fb4:	b580      	push	{r7, lr}
 8001fb6:	b082      	sub	sp, #8
 8001fb8:	af00      	add	r7, sp, #0
 8001fba:	6078      	str	r0, [r7, #4]
	if(xTasksDataMutex != NULL) {
 8001fbc:	4b13      	ldr	r3, [pc, #76]	@ (800200c <removeCurrentRunningTask+0x58>)
 8001fbe:	681b      	ldr	r3, [r3, #0]
 8001fc0:	2b00      	cmp	r3, #0
 8001fc2:	d01f      	beq.n	8002004 <removeCurrentRunningTask+0x50>
		if(xSemaphoreTake(xTasksDataMutex, portMAX_DELAY) == pdTRUE) {
 8001fc4:	4b11      	ldr	r3, [pc, #68]	@ (800200c <removeCurrentRunningTask+0x58>)
 8001fc6:	681b      	ldr	r3, [r3, #0]
 8001fc8:	f04f 31ff 	mov.w	r1, #4294967295
 8001fcc:	4618      	mov	r0, r3
 8001fce:	f005 f835 	bl	800703c <xQueueSemaphoreTake>
 8001fd2:	4603      	mov	r3, r0
 8001fd4:	2b01      	cmp	r3, #1
 8001fd6:	d115      	bne.n	8002004 <removeCurrentRunningTask+0x50>
			current_running_tasks--;
 8001fd8:	4b0d      	ldr	r3, [pc, #52]	@ (8002010 <removeCurrentRunningTask+0x5c>)
 8001fda:	f993 3000 	ldrsb.w	r3, [r3]
 8001fde:	b2db      	uxtb	r3, r3
 8001fe0:	3b01      	subs	r3, #1
 8001fe2:	b2db      	uxtb	r3, r3
 8001fe4:	b25a      	sxtb	r2, r3
 8001fe6:	4b0a      	ldr	r3, [pc, #40]	@ (8002010 <removeCurrentRunningTask+0x5c>)
 8001fe8:	701a      	strb	r2, [r3, #0]
			*(avail_dep_tasks)+=1;
 8001fea:	687b      	ldr	r3, [r7, #4]
 8001fec:	781b      	ldrb	r3, [r3, #0]
 8001fee:	3301      	adds	r3, #1
 8001ff0:	b2da      	uxtb	r2, r3
 8001ff2:	687b      	ldr	r3, [r7, #4]
 8001ff4:	701a      	strb	r2, [r3, #0]
			xSemaphoreGive(xTasksDataMutex);
 8001ff6:	4b05      	ldr	r3, [pc, #20]	@ (800200c <removeCurrentRunningTask+0x58>)
 8001ff8:	6818      	ldr	r0, [r3, #0]
 8001ffa:	2300      	movs	r3, #0
 8001ffc:	2200      	movs	r2, #0
 8001ffe:	2100      	movs	r1, #0
 8002000:	f004 fd86 	bl	8006b10 <xQueueGenericSend>
		}
	}
}
 8002004:	bf00      	nop
 8002006:	3708      	adds	r7, #8
 8002008:	46bd      	mov	sp, r7
 800200a:	bd80      	pop	{r7, pc}
 800200c:	2000090c 	.word	0x2000090c
 8002010:	20000908 	.word	0x20000908

08002014 <getAvailableAmbulanceTask>:
 * This function iterates through the ambulance task statuses to find the first available task.
 * It returns the index of the available task, or -1 if all tasks are busy.
 *
 * @return int8_t The index of the available ambulance tasks, or -1 if all tasks are busy.
 */
static int8_t getAvailableAmbulanceTask(void) {
 8002014:	b580      	push	{r7, lr}
 8002016:	b082      	sub	sp, #8
 8002018:	af00      	add	r7, sp, #0
	if(xSemaphoreTake(AmbTasksStatusMutex, portMAX_DELAY) == pdTRUE) {
 800201a:	4b1c      	ldr	r3, [pc, #112]	@ (800208c <getAvailableAmbulanceTask+0x78>)
 800201c:	681b      	ldr	r3, [r3, #0]
 800201e:	f04f 31ff 	mov.w	r1, #4294967295
 8002022:	4618      	mov	r0, r3
 8002024:	f005 f80a 	bl	800703c <xQueueSemaphoreTake>
 8002028:	4603      	mov	r3, r0
 800202a:	2b01      	cmp	r3, #1
 800202c:	d127      	bne.n	800207e <getAvailableAmbulanceTask+0x6a>
		for(int i = 0; i < AMBULANCE_TASKS; i++) {
 800202e:	2300      	movs	r3, #0
 8002030:	607b      	str	r3, [r7, #4]
 8002032:	e01a      	b.n	800206a <getAvailableAmbulanceTask+0x56>
			if(bAmbTasksStatus[i] == false) {
 8002034:	4a16      	ldr	r2, [pc, #88]	@ (8002090 <getAvailableAmbulanceTask+0x7c>)
 8002036:	687b      	ldr	r3, [r7, #4]
 8002038:	4413      	add	r3, r2
 800203a:	781b      	ldrb	r3, [r3, #0]
 800203c:	f083 0301 	eor.w	r3, r3, #1
 8002040:	b2db      	uxtb	r3, r3
 8002042:	2b00      	cmp	r3, #0
 8002044:	d00e      	beq.n	8002064 <getAvailableAmbulanceTask+0x50>
				bAmbTasksStatus[i] = true;
 8002046:	4a12      	ldr	r2, [pc, #72]	@ (8002090 <getAvailableAmbulanceTask+0x7c>)
 8002048:	687b      	ldr	r3, [r7, #4]
 800204a:	4413      	add	r3, r2
 800204c:	2201      	movs	r2, #1
 800204e:	701a      	strb	r2, [r3, #0]
				xSemaphoreGive(AmbTasksStatusMutex);
 8002050:	4b0e      	ldr	r3, [pc, #56]	@ (800208c <getAvailableAmbulanceTask+0x78>)
 8002052:	6818      	ldr	r0, [r3, #0]
 8002054:	2300      	movs	r3, #0
 8002056:	2200      	movs	r2, #0
 8002058:	2100      	movs	r1, #0
 800205a:	f004 fd59 	bl	8006b10 <xQueueGenericSend>
				return (int8_t)i;
 800205e:	687b      	ldr	r3, [r7, #4]
 8002060:	b25b      	sxtb	r3, r3
 8002062:	e00e      	b.n	8002082 <getAvailableAmbulanceTask+0x6e>
		for(int i = 0; i < AMBULANCE_TASKS; i++) {
 8002064:	687b      	ldr	r3, [r7, #4]
 8002066:	3301      	adds	r3, #1
 8002068:	607b      	str	r3, [r7, #4]
 800206a:	687b      	ldr	r3, [r7, #4]
 800206c:	2b07      	cmp	r3, #7
 800206e:	dde1      	ble.n	8002034 <getAvailableAmbulanceTask+0x20>
			}
		}
		xSemaphoreGive(AmbTasksStatusMutex);
 8002070:	4b06      	ldr	r3, [pc, #24]	@ (800208c <getAvailableAmbulanceTask+0x78>)
 8002072:	6818      	ldr	r0, [r3, #0]
 8002074:	2300      	movs	r3, #0
 8002076:	2200      	movs	r2, #0
 8002078:	2100      	movs	r1, #0
 800207a:	f004 fd49 	bl	8006b10 <xQueueGenericSend>
	}
	return -1;
 800207e:	f04f 33ff 	mov.w	r3, #4294967295
}
 8002082:	4618      	mov	r0, r3
 8002084:	3708      	adds	r7, #8
 8002086:	46bd      	mov	sp, r7
 8002088:	bd80      	pop	{r7, pc}
 800208a:	bf00      	nop
 800208c:	200008d0 	.word	0x200008d0
 8002090:	200008c8 	.word	0x200008c8

08002094 <getAvailablePoliceeTask>:
 * This function iterates through the police task statuses to find the first available task.
 * It returns the index of the available task, or -1 if all tasks are busy.
 *
 * @return int8_t The index of the available police tasks, or -1 if all tasks are busy.
 */
static int8_t getAvailablePoliceeTask(void) {
 8002094:	b580      	push	{r7, lr}
 8002096:	b082      	sub	sp, #8
 8002098:	af00      	add	r7, sp, #0
	if(xSemaphoreTake(PolTasksStatusMutex, portMAX_DELAY) == pdTRUE) {
 800209a:	4b1c      	ldr	r3, [pc, #112]	@ (800210c <getAvailablePoliceeTask+0x78>)
 800209c:	681b      	ldr	r3, [r3, #0]
 800209e:	f04f 31ff 	mov.w	r1, #4294967295
 80020a2:	4618      	mov	r0, r3
 80020a4:	f004 ffca 	bl	800703c <xQueueSemaphoreTake>
 80020a8:	4603      	mov	r3, r0
 80020aa:	2b01      	cmp	r3, #1
 80020ac:	d127      	bne.n	80020fe <getAvailablePoliceeTask+0x6a>
		for(int i = 0; i < POLICE_TASKS; i++) {
 80020ae:	2300      	movs	r3, #0
 80020b0:	607b      	str	r3, [r7, #4]
 80020b2:	e01a      	b.n	80020ea <getAvailablePoliceeTask+0x56>
			if(bPolTasksStatus[i] == false) {
 80020b4:	4a16      	ldr	r2, [pc, #88]	@ (8002110 <getAvailablePoliceeTask+0x7c>)
 80020b6:	687b      	ldr	r3, [r7, #4]
 80020b8:	4413      	add	r3, r2
 80020ba:	781b      	ldrb	r3, [r3, #0]
 80020bc:	f083 0301 	eor.w	r3, r3, #1
 80020c0:	b2db      	uxtb	r3, r3
 80020c2:	2b00      	cmp	r3, #0
 80020c4:	d00e      	beq.n	80020e4 <getAvailablePoliceeTask+0x50>
				bPolTasksStatus[i] = true;
 80020c6:	4a12      	ldr	r2, [pc, #72]	@ (8002110 <getAvailablePoliceeTask+0x7c>)
 80020c8:	687b      	ldr	r3, [r7, #4]
 80020ca:	4413      	add	r3, r2
 80020cc:	2201      	movs	r2, #1
 80020ce:	701a      	strb	r2, [r3, #0]
				xSemaphoreGive(PolTasksStatusMutex);
 80020d0:	4b0e      	ldr	r3, [pc, #56]	@ (800210c <getAvailablePoliceeTask+0x78>)
 80020d2:	6818      	ldr	r0, [r3, #0]
 80020d4:	2300      	movs	r3, #0
 80020d6:	2200      	movs	r2, #0
 80020d8:	2100      	movs	r1, #0
 80020da:	f004 fd19 	bl	8006b10 <xQueueGenericSend>
				return (int8_t)i;
 80020de:	687b      	ldr	r3, [r7, #4]
 80020e0:	b25b      	sxtb	r3, r3
 80020e2:	e00e      	b.n	8002102 <getAvailablePoliceeTask+0x6e>
		for(int i = 0; i < POLICE_TASKS; i++) {
 80020e4:	687b      	ldr	r3, [r7, #4]
 80020e6:	3301      	adds	r3, #1
 80020e8:	607b      	str	r3, [r7, #4]
 80020ea:	687b      	ldr	r3, [r7, #4]
 80020ec:	2b04      	cmp	r3, #4
 80020ee:	dde1      	ble.n	80020b4 <getAvailablePoliceeTask+0x20>
			}
		}
		xSemaphoreGive(PolTasksStatusMutex);
 80020f0:	4b06      	ldr	r3, [pc, #24]	@ (800210c <getAvailablePoliceeTask+0x78>)
 80020f2:	6818      	ldr	r0, [r3, #0]
 80020f4:	2300      	movs	r3, #0
 80020f6:	2200      	movs	r2, #0
 80020f8:	2100      	movs	r1, #0
 80020fa:	f004 fd09 	bl	8006b10 <xQueueGenericSend>
	}
	return -1;
 80020fe:	f04f 33ff 	mov.w	r3, #4294967295
}
 8002102:	4618      	mov	r0, r3
 8002104:	3708      	adds	r7, #8
 8002106:	46bd      	mov	sp, r7
 8002108:	bd80      	pop	{r7, pc}
 800210a:	bf00      	nop
 800210c:	200008dc 	.word	0x200008dc
 8002110:	200008d4 	.word	0x200008d4

08002114 <getAvailableFireTask>:
 * This function iterates through the fire department task statuses to find the first available task.
 * It returns the index of the available task, or -1 if all tasks are busy.
 *
 * @return int8_t The index of the available fire department tasks, or -1 if all tasks are busy.
 */
static int8_t getAvailableFireTask(void) {
 8002114:	b580      	push	{r7, lr}
 8002116:	b082      	sub	sp, #8
 8002118:	af00      	add	r7, sp, #0
	if(xSemaphoreTake(FireTasksStatusMutex, portMAX_DELAY) == pdTRUE) {
 800211a:	4b1c      	ldr	r3, [pc, #112]	@ (800218c <getAvailableFireTask+0x78>)
 800211c:	681b      	ldr	r3, [r3, #0]
 800211e:	f04f 31ff 	mov.w	r1, #4294967295
 8002122:	4618      	mov	r0, r3
 8002124:	f004 ff8a 	bl	800703c <xQueueSemaphoreTake>
 8002128:	4603      	mov	r3, r0
 800212a:	2b01      	cmp	r3, #1
 800212c:	d127      	bne.n	800217e <getAvailableFireTask+0x6a>
		for(int i = 0; i < FIRE_TASKS; i++) {
 800212e:	2300      	movs	r3, #0
 8002130:	607b      	str	r3, [r7, #4]
 8002132:	e01a      	b.n	800216a <getAvailableFireTask+0x56>
			if(bFireTasksStatus[i] == false) {
 8002134:	4a16      	ldr	r2, [pc, #88]	@ (8002190 <getAvailableFireTask+0x7c>)
 8002136:	687b      	ldr	r3, [r7, #4]
 8002138:	4413      	add	r3, r2
 800213a:	781b      	ldrb	r3, [r3, #0]
 800213c:	f083 0301 	eor.w	r3, r3, #1
 8002140:	b2db      	uxtb	r3, r3
 8002142:	2b00      	cmp	r3, #0
 8002144:	d00e      	beq.n	8002164 <getAvailableFireTask+0x50>
				bFireTasksStatus[i] = true;
 8002146:	4a12      	ldr	r2, [pc, #72]	@ (8002190 <getAvailableFireTask+0x7c>)
 8002148:	687b      	ldr	r3, [r7, #4]
 800214a:	4413      	add	r3, r2
 800214c:	2201      	movs	r2, #1
 800214e:	701a      	strb	r2, [r3, #0]
				xSemaphoreGive(FireTasksStatusMutex);
 8002150:	4b0e      	ldr	r3, [pc, #56]	@ (800218c <getAvailableFireTask+0x78>)
 8002152:	6818      	ldr	r0, [r3, #0]
 8002154:	2300      	movs	r3, #0
 8002156:	2200      	movs	r2, #0
 8002158:	2100      	movs	r1, #0
 800215a:	f004 fcd9 	bl	8006b10 <xQueueGenericSend>
				return (int8_t)i;
 800215e:	687b      	ldr	r3, [r7, #4]
 8002160:	b25b      	sxtb	r3, r3
 8002162:	e00e      	b.n	8002182 <getAvailableFireTask+0x6e>
		for(int i = 0; i < FIRE_TASKS; i++) {
 8002164:	687b      	ldr	r3, [r7, #4]
 8002166:	3301      	adds	r3, #1
 8002168:	607b      	str	r3, [r7, #4]
 800216a:	687b      	ldr	r3, [r7, #4]
 800216c:	2b04      	cmp	r3, #4
 800216e:	dde1      	ble.n	8002134 <getAvailableFireTask+0x20>
			}
		}
		xSemaphoreGive(FireTasksStatusMutex);
 8002170:	4b06      	ldr	r3, [pc, #24]	@ (800218c <getAvailableFireTask+0x78>)
 8002172:	6818      	ldr	r0, [r3, #0]
 8002174:	2300      	movs	r3, #0
 8002176:	2200      	movs	r2, #0
 8002178:	2100      	movs	r1, #0
 800217a:	f004 fcc9 	bl	8006b10 <xQueueGenericSend>
	}
	return -1;
 800217e:	f04f 33ff 	mov.w	r3, #4294967295
}
 8002182:	4618      	mov	r0, r3
 8002184:	3708      	adds	r7, #8
 8002186:	46bd      	mov	sp, r7
 8002188:	bd80      	pop	{r7, pc}
 800218a:	bf00      	nop
 800218c:	200008e8 	.word	0x200008e8
 8002190:	200008e0 	.word	0x200008e0

08002194 <getAvailableCoronaTask>:
 * This function iterates through the corona task statuses to find the first available task.
 * It returns the index of the available task, or -1 if all tasks are busy.
 *
 * @return int8_t The index of the available corona tasks, or -1 if all tasks are busy.
 */
static int8_t getAvailableCoronaTask(void) {
 8002194:	b580      	push	{r7, lr}
 8002196:	b082      	sub	sp, #8
 8002198:	af00      	add	r7, sp, #0
	if(xSemaphoreTake(CorTasksStatusMutex, portMAX_DELAY) == pdTRUE) {
 800219a:	4b1c      	ldr	r3, [pc, #112]	@ (800220c <getAvailableCoronaTask+0x78>)
 800219c:	681b      	ldr	r3, [r3, #0]
 800219e:	f04f 31ff 	mov.w	r1, #4294967295
 80021a2:	4618      	mov	r0, r3
 80021a4:	f004 ff4a 	bl	800703c <xQueueSemaphoreTake>
 80021a8:	4603      	mov	r3, r0
 80021aa:	2b01      	cmp	r3, #1
 80021ac:	d127      	bne.n	80021fe <getAvailableCoronaTask+0x6a>
		for(int i = 0; i < CORONA_TASKS; i++) {
 80021ae:	2300      	movs	r3, #0
 80021b0:	607b      	str	r3, [r7, #4]
 80021b2:	e01a      	b.n	80021ea <getAvailableCoronaTask+0x56>
			if(bCorTasksStatus[i] == false) {
 80021b4:	4a16      	ldr	r2, [pc, #88]	@ (8002210 <getAvailableCoronaTask+0x7c>)
 80021b6:	687b      	ldr	r3, [r7, #4]
 80021b8:	4413      	add	r3, r2
 80021ba:	781b      	ldrb	r3, [r3, #0]
 80021bc:	f083 0301 	eor.w	r3, r3, #1
 80021c0:	b2db      	uxtb	r3, r3
 80021c2:	2b00      	cmp	r3, #0
 80021c4:	d00e      	beq.n	80021e4 <getAvailableCoronaTask+0x50>
				bCorTasksStatus[i] = true;
 80021c6:	4a12      	ldr	r2, [pc, #72]	@ (8002210 <getAvailableCoronaTask+0x7c>)
 80021c8:	687b      	ldr	r3, [r7, #4]
 80021ca:	4413      	add	r3, r2
 80021cc:	2201      	movs	r2, #1
 80021ce:	701a      	strb	r2, [r3, #0]
				xSemaphoreGive(CorTasksStatusMutex);
 80021d0:	4b0e      	ldr	r3, [pc, #56]	@ (800220c <getAvailableCoronaTask+0x78>)
 80021d2:	6818      	ldr	r0, [r3, #0]
 80021d4:	2300      	movs	r3, #0
 80021d6:	2200      	movs	r2, #0
 80021d8:	2100      	movs	r1, #0
 80021da:	f004 fc99 	bl	8006b10 <xQueueGenericSend>
				return (int8_t)i;
 80021de:	687b      	ldr	r3, [r7, #4]
 80021e0:	b25b      	sxtb	r3, r3
 80021e2:	e00e      	b.n	8002202 <getAvailableCoronaTask+0x6e>
		for(int i = 0; i < CORONA_TASKS; i++) {
 80021e4:	687b      	ldr	r3, [r7, #4]
 80021e6:	3301      	adds	r3, #1
 80021e8:	607b      	str	r3, [r7, #4]
 80021ea:	687b      	ldr	r3, [r7, #4]
 80021ec:	2b04      	cmp	r3, #4
 80021ee:	dde1      	ble.n	80021b4 <getAvailableCoronaTask+0x20>
			}
		}
		xSemaphoreGive(CorTasksStatusMutex);
 80021f0:	4b06      	ldr	r3, [pc, #24]	@ (800220c <getAvailableCoronaTask+0x78>)
 80021f2:	6818      	ldr	r0, [r3, #0]
 80021f4:	2300      	movs	r3, #0
 80021f6:	2200      	movs	r2, #0
 80021f8:	2100      	movs	r1, #0
 80021fa:	f004 fc89 	bl	8006b10 <xQueueGenericSend>
	}
	return -1;
 80021fe:	f04f 33ff 	mov.w	r3, #4294967295
}
 8002202:	4618      	mov	r0, r3
 8002204:	3708      	adds	r7, #8
 8002206:	46bd      	mov	sp, r7
 8002208:	bd80      	pop	{r7, pc}
 800220a:	bf00      	nop
 800220c:	200008f4 	.word	0x200008f4
 8002210:	200008ec 	.word	0x200008ec

08002214 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8002214:	b580      	push	{r7, lr}
 8002216:	b084      	sub	sp, #16
 8002218:	af02      	add	r7, sp, #8
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800221a:	f000 ff56 	bl	80030ca <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800221e:	f000 f847 	bl	80022b0 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8002222:	f000 f9a1 	bl	8002568 <MX_GPIO_Init>
  MX_USART3_UART_Init();
 8002226:	f000 f941 	bl	80024ac <MX_USART3_UART_Init>
  MX_USB_OTG_FS_PCD_Init();
 800222a:	f000 f96f 	bl	800250c <MX_USB_OTG_FS_PCD_Init>
  MX_RNG_Init();
 800222e:	f000 f8ab 	bl	8002388 <MX_RNG_Init>
  MX_TIM2_Init();
 8002232:	f000 f8bd 	bl	80023b0 <MX_TIM2_Init>
  MX_USART2_UART_Init();
 8002236:	f000 f909 	bl	800244c <MX_USART2_UART_Init>
  /* Create the thread(s) */
  /* creation of defaultTask */


  /* USER CODE BEGIN RTOS_THREADS */
  initQueues();
 800223a:	f7ff f95d 	bl	80014f8 <initQueues>
  initSemaphores();
 800223e:	f7ff f9d1 	bl	80015e4 <initSemaphores>
  xDebounceTimer = xTimerCreate("DebounceTimer",
 8002242:	4b15      	ldr	r3, [pc, #84]	@ (8002298 <main+0x84>)
 8002244:	9300      	str	r3, [sp, #0]
 8002246:	2300      	movs	r3, #0
 8002248:	2200      	movs	r2, #0
 800224a:	2132      	movs	r1, #50	@ 0x32
 800224c:	4813      	ldr	r0, [pc, #76]	@ (800229c <main+0x88>)
 800224e:	f006 fdd3 	bl	8008df8 <xTimerCreate>
 8002252:	4603      	mov	r3, r0
 8002254:	4a12      	ldr	r2, [pc, #72]	@ (80022a0 <main+0x8c>)
 8002256:	6013      	str	r3, [r2, #0]
		  	  	  	  	  	  	 pdMS_TO_TICKS(50),
								 pdFALSE,
								 (void*)0,
								 DebounceTimerCallback);
  BaseType_t status;
  status = xTaskCreate((TaskFunction_t)initTasks,
 8002258:	4b12      	ldr	r3, [pc, #72]	@ (80022a4 <main+0x90>)
 800225a:	9301      	str	r3, [sp, #4]
 800225c:	2338      	movs	r3, #56	@ 0x38
 800225e:	9300      	str	r3, [sp, #0]
 8002260:	2301      	movs	r3, #1
 8002262:	2280      	movs	r2, #128	@ 0x80
 8002264:	4910      	ldr	r1, [pc, #64]	@ (80022a8 <main+0x94>)
 8002266:	4811      	ldr	r0, [pc, #68]	@ (80022ac <main+0x98>)
 8002268:	f005 fa2e 	bl	80076c8 <xTaskCreate>
 800226c:	6078      	str	r0, [r7, #4]
		  "init_task",
		  configMINIMAL_STACK_SIZE,
		  (void*) 1,
		  configMAX_PRIORITIES,
		  &vInitTaskHandle);
  configASSERT(status ==  pdTRUE);
 800226e:	687b      	ldr	r3, [r7, #4]
 8002270:	2b01      	cmp	r3, #1
 8002272:	d00d      	beq.n	8002290 <main+0x7c>
	__asm volatile
 8002274:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002278:	b672      	cpsid	i
 800227a:	f383 8811 	msr	BASEPRI, r3
 800227e:	f3bf 8f6f 	isb	sy
 8002282:	f3bf 8f4f 	dsb	sy
 8002286:	b662      	cpsie	i
 8002288:	603b      	str	r3, [r7, #0]
}
 800228a:	bf00      	nop
 800228c:	bf00      	nop
 800228e:	e7fd      	b.n	800228c <main+0x78>
  /* USER CODE END RTOS_THREADS */

  /* USER CODE BEGIN RTOS_EVENTS */
  /* add events, ... */

  vTaskStartScheduler();
 8002290:	f005 fcc0 	bl	8007c14 <vTaskStartScheduler>

  /* We should never get here as control is now taken by the scheduler */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8002294:	bf00      	nop
 8002296:	e7fd      	b.n	8002294 <main+0x80>
 8002298:	08002745 	.word	0x08002745
 800229c:	0800d4b8 	.word	0x0800d4b8
 80022a0:	20000914 	.word	0x20000914
 80022a4:	200008bc 	.word	0x200008bc
 80022a8:	0800d4c8 	.word	0x0800d4c8
 80022ac:	080013cd 	.word	0x080013cd

080022b0 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80022b0:	b580      	push	{r7, lr}
 80022b2:	b094      	sub	sp, #80	@ 0x50
 80022b4:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80022b6:	f107 0320 	add.w	r3, r7, #32
 80022ba:	2230      	movs	r2, #48	@ 0x30
 80022bc:	2100      	movs	r1, #0
 80022be:	4618      	mov	r0, r3
 80022c0:	f008 fcb4 	bl	800ac2c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80022c4:	f107 030c 	add.w	r3, r7, #12
 80022c8:	2200      	movs	r2, #0
 80022ca:	601a      	str	r2, [r3, #0]
 80022cc:	605a      	str	r2, [r3, #4]
 80022ce:	609a      	str	r2, [r3, #8]
 80022d0:	60da      	str	r2, [r3, #12]
 80022d2:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 80022d4:	4b2a      	ldr	r3, [pc, #168]	@ (8002380 <SystemClock_Config+0xd0>)
 80022d6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80022d8:	4a29      	ldr	r2, [pc, #164]	@ (8002380 <SystemClock_Config+0xd0>)
 80022da:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80022de:	6413      	str	r3, [r2, #64]	@ 0x40
 80022e0:	4b27      	ldr	r3, [pc, #156]	@ (8002380 <SystemClock_Config+0xd0>)
 80022e2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80022e4:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80022e8:	60bb      	str	r3, [r7, #8]
 80022ea:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 80022ec:	4b25      	ldr	r3, [pc, #148]	@ (8002384 <SystemClock_Config+0xd4>)
 80022ee:	681b      	ldr	r3, [r3, #0]
 80022f0:	4a24      	ldr	r2, [pc, #144]	@ (8002384 <SystemClock_Config+0xd4>)
 80022f2:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 80022f6:	6013      	str	r3, [r2, #0]
 80022f8:	4b22      	ldr	r3, [pc, #136]	@ (8002384 <SystemClock_Config+0xd4>)
 80022fa:	681b      	ldr	r3, [r3, #0]
 80022fc:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8002300:	607b      	str	r3, [r7, #4]
 8002302:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8002304:	2301      	movs	r3, #1
 8002306:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8002308:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 800230c:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800230e:	2302      	movs	r3, #2
 8002310:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8002312:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 8002316:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLM = 4;
 8002318:	2304      	movs	r3, #4
 800231a:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLN = 216;
 800231c:	23d8      	movs	r3, #216	@ 0xd8
 800231e:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8002320:	2302      	movs	r3, #2
 8002322:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLQ = 9;
 8002324:	2309      	movs	r3, #9
 8002326:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8002328:	f107 0320 	add.w	r3, r7, #32
 800232c:	4618      	mov	r0, r3
 800232e:	f001 fb7f 	bl	8003a30 <HAL_RCC_OscConfig>
 8002332:	4603      	mov	r3, r0
 8002334:	2b00      	cmp	r3, #0
 8002336:	d001      	beq.n	800233c <SystemClock_Config+0x8c>
  {
    Error_Handler();
 8002338:	f000 fb00 	bl	800293c <Error_Handler>
  }

  /** Activate the Over-Drive mode
  */
  if (HAL_PWREx_EnableOverDrive() != HAL_OK)
 800233c:	f001 fb28 	bl	8003990 <HAL_PWREx_EnableOverDrive>
 8002340:	4603      	mov	r3, r0
 8002342:	2b00      	cmp	r3, #0
 8002344:	d001      	beq.n	800234a <SystemClock_Config+0x9a>
  {
    Error_Handler();
 8002346:	f000 faf9 	bl	800293c <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800234a:	230f      	movs	r3, #15
 800234c:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800234e:	2302      	movs	r3, #2
 8002350:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8002352:	2300      	movs	r3, #0
 8002354:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8002356:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 800235a:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 800235c:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8002360:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_7) != HAL_OK)
 8002362:	f107 030c 	add.w	r3, r7, #12
 8002366:	2107      	movs	r1, #7
 8002368:	4618      	mov	r0, r3
 800236a:	f001 fe05 	bl	8003f78 <HAL_RCC_ClockConfig>
 800236e:	4603      	mov	r3, r0
 8002370:	2b00      	cmp	r3, #0
 8002372:	d001      	beq.n	8002378 <SystemClock_Config+0xc8>
  {
    Error_Handler();
 8002374:	f000 fae2 	bl	800293c <Error_Handler>
  }
}
 8002378:	bf00      	nop
 800237a:	3750      	adds	r7, #80	@ 0x50
 800237c:	46bd      	mov	sp, r7
 800237e:	bd80      	pop	{r7, pc}
 8002380:	40023800 	.word	0x40023800
 8002384:	40007000 	.word	0x40007000

08002388 <MX_RNG_Init>:
  * @brief RNG Initialization Function
  * @param None
  * @retval None
  */
static void MX_RNG_Init(void)
{
 8002388:	b580      	push	{r7, lr}
 800238a:	af00      	add	r7, sp, #0
  /* USER CODE END RNG_Init 0 */

  /* USER CODE BEGIN RNG_Init 1 */

  /* USER CODE END RNG_Init 1 */
  hrng.Instance = RNG;
 800238c:	4b06      	ldr	r3, [pc, #24]	@ (80023a8 <MX_RNG_Init+0x20>)
 800238e:	4a07      	ldr	r2, [pc, #28]	@ (80023ac <MX_RNG_Init+0x24>)
 8002390:	601a      	str	r2, [r3, #0]
  if (HAL_RNG_Init(&hrng) != HAL_OK)
 8002392:	4805      	ldr	r0, [pc, #20]	@ (80023a8 <MX_RNG_Init+0x20>)
 8002394:	f002 fc38 	bl	8004c08 <HAL_RNG_Init>
 8002398:	4603      	mov	r3, r0
 800239a:	2b00      	cmp	r3, #0
 800239c:	d001      	beq.n	80023a2 <MX_RNG_Init+0x1a>
  {
    Error_Handler();
 800239e:	f000 facd 	bl	800293c <Error_Handler>
  }
  /* USER CODE BEGIN RNG_Init 2 */

  /* USER CODE END RNG_Init 2 */

}
 80023a2:	bf00      	nop
 80023a4:	bd80      	pop	{r7, pc}
 80023a6:	bf00      	nop
 80023a8:	200001f8 	.word	0x200001f8
 80023ac:	50060800 	.word	0x50060800

080023b0 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 80023b0:	b580      	push	{r7, lr}
 80023b2:	b088      	sub	sp, #32
 80023b4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80023b6:	f107 0310 	add.w	r3, r7, #16
 80023ba:	2200      	movs	r2, #0
 80023bc:	601a      	str	r2, [r3, #0]
 80023be:	605a      	str	r2, [r3, #4]
 80023c0:	609a      	str	r2, [r3, #8]
 80023c2:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80023c4:	1d3b      	adds	r3, r7, #4
 80023c6:	2200      	movs	r2, #0
 80023c8:	601a      	str	r2, [r3, #0]
 80023ca:	605a      	str	r2, [r3, #4]
 80023cc:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 80023ce:	4b1e      	ldr	r3, [pc, #120]	@ (8002448 <MX_TIM2_Init+0x98>)
 80023d0:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 80023d4:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 539;
 80023d6:	4b1c      	ldr	r3, [pc, #112]	@ (8002448 <MX_TIM2_Init+0x98>)
 80023d8:	f240 221b 	movw	r2, #539	@ 0x21b
 80023dc:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 80023de:	4b1a      	ldr	r3, [pc, #104]	@ (8002448 <MX_TIM2_Init+0x98>)
 80023e0:	2200      	movs	r2, #0
 80023e2:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 4294967295;
 80023e4:	4b18      	ldr	r3, [pc, #96]	@ (8002448 <MX_TIM2_Init+0x98>)
 80023e6:	f04f 32ff 	mov.w	r2, #4294967295
 80023ea:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80023ec:	4b16      	ldr	r3, [pc, #88]	@ (8002448 <MX_TIM2_Init+0x98>)
 80023ee:	2200      	movs	r2, #0
 80023f0:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80023f2:	4b15      	ldr	r3, [pc, #84]	@ (8002448 <MX_TIM2_Init+0x98>)
 80023f4:	2200      	movs	r2, #0
 80023f6:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 80023f8:	4813      	ldr	r0, [pc, #76]	@ (8002448 <MX_TIM2_Init+0x98>)
 80023fa:	f002 fcee 	bl	8004dda <HAL_TIM_Base_Init>
 80023fe:	4603      	mov	r3, r0
 8002400:	2b00      	cmp	r3, #0
 8002402:	d001      	beq.n	8002408 <MX_TIM2_Init+0x58>
  {
    Error_Handler();
 8002404:	f000 fa9a 	bl	800293c <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8002408:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800240c:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 800240e:	f107 0310 	add.w	r3, r7, #16
 8002412:	4619      	mov	r1, r3
 8002414:	480c      	ldr	r0, [pc, #48]	@ (8002448 <MX_TIM2_Init+0x98>)
 8002416:	f002 feb7 	bl	8005188 <HAL_TIM_ConfigClockSource>
 800241a:	4603      	mov	r3, r0
 800241c:	2b00      	cmp	r3, #0
 800241e:	d001      	beq.n	8002424 <MX_TIM2_Init+0x74>
  {
    Error_Handler();
 8002420:	f000 fa8c 	bl	800293c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002424:	2300      	movs	r3, #0
 8002426:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002428:	2300      	movs	r3, #0
 800242a:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 800242c:	1d3b      	adds	r3, r7, #4
 800242e:	4619      	mov	r1, r3
 8002430:	4805      	ldr	r0, [pc, #20]	@ (8002448 <MX_TIM2_Init+0x98>)
 8002432:	f003 f8e1 	bl	80055f8 <HAL_TIMEx_MasterConfigSynchronization>
 8002436:	4603      	mov	r3, r0
 8002438:	2b00      	cmp	r3, #0
 800243a:	d001      	beq.n	8002440 <MX_TIM2_Init+0x90>
  {
    Error_Handler();
 800243c:	f000 fa7e 	bl	800293c <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8002440:	bf00      	nop
 8002442:	3720      	adds	r7, #32
 8002444:	46bd      	mov	sp, r7
 8002446:	bd80      	pop	{r7, pc}
 8002448:	20000208 	.word	0x20000208

0800244c <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 800244c:	b580      	push	{r7, lr}
 800244e:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8002450:	4b14      	ldr	r3, [pc, #80]	@ (80024a4 <MX_USART2_UART_Init+0x58>)
 8002452:	4a15      	ldr	r2, [pc, #84]	@ (80024a8 <MX_USART2_UART_Init+0x5c>)
 8002454:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8002456:	4b13      	ldr	r3, [pc, #76]	@ (80024a4 <MX_USART2_UART_Init+0x58>)
 8002458:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 800245c:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 800245e:	4b11      	ldr	r3, [pc, #68]	@ (80024a4 <MX_USART2_UART_Init+0x58>)
 8002460:	2200      	movs	r2, #0
 8002462:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8002464:	4b0f      	ldr	r3, [pc, #60]	@ (80024a4 <MX_USART2_UART_Init+0x58>)
 8002466:	2200      	movs	r2, #0
 8002468:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 800246a:	4b0e      	ldr	r3, [pc, #56]	@ (80024a4 <MX_USART2_UART_Init+0x58>)
 800246c:	2200      	movs	r2, #0
 800246e:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8002470:	4b0c      	ldr	r3, [pc, #48]	@ (80024a4 <MX_USART2_UART_Init+0x58>)
 8002472:	220c      	movs	r2, #12
 8002474:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8002476:	4b0b      	ldr	r3, [pc, #44]	@ (80024a4 <MX_USART2_UART_Init+0x58>)
 8002478:	2200      	movs	r2, #0
 800247a:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 800247c:	4b09      	ldr	r3, [pc, #36]	@ (80024a4 <MX_USART2_UART_Init+0x58>)
 800247e:	2200      	movs	r2, #0
 8002480:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8002482:	4b08      	ldr	r3, [pc, #32]	@ (80024a4 <MX_USART2_UART_Init+0x58>)
 8002484:	2200      	movs	r2, #0
 8002486:	621a      	str	r2, [r3, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8002488:	4b06      	ldr	r3, [pc, #24]	@ (80024a4 <MX_USART2_UART_Init+0x58>)
 800248a:	2200      	movs	r2, #0
 800248c:	625a      	str	r2, [r3, #36]	@ 0x24
  if (HAL_UART_Init(&huart2) != HAL_OK)
 800248e:	4805      	ldr	r0, [pc, #20]	@ (80024a4 <MX_USART2_UART_Init+0x58>)
 8002490:	f003 f95e 	bl	8005750 <HAL_UART_Init>
 8002494:	4603      	mov	r3, r0
 8002496:	2b00      	cmp	r3, #0
 8002498:	d001      	beq.n	800249e <MX_USART2_UART_Init+0x52>
  {
    Error_Handler();
 800249a:	f000 fa4f 	bl	800293c <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 800249e:	bf00      	nop
 80024a0:	bd80      	pop	{r7, pc}
 80024a2:	bf00      	nop
 80024a4:	20000254 	.word	0x20000254
 80024a8:	40004400 	.word	0x40004400

080024ac <MX_USART3_UART_Init>:
  * @brief USART3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART3_UART_Init(void)
{
 80024ac:	b580      	push	{r7, lr}
 80024ae:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 80024b0:	4b14      	ldr	r3, [pc, #80]	@ (8002504 <MX_USART3_UART_Init+0x58>)
 80024b2:	4a15      	ldr	r2, [pc, #84]	@ (8002508 <MX_USART3_UART_Init+0x5c>)
 80024b4:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 80024b6:	4b13      	ldr	r3, [pc, #76]	@ (8002504 <MX_USART3_UART_Init+0x58>)
 80024b8:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 80024bc:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 80024be:	4b11      	ldr	r3, [pc, #68]	@ (8002504 <MX_USART3_UART_Init+0x58>)
 80024c0:	2200      	movs	r2, #0
 80024c2:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 80024c4:	4b0f      	ldr	r3, [pc, #60]	@ (8002504 <MX_USART3_UART_Init+0x58>)
 80024c6:	2200      	movs	r2, #0
 80024c8:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 80024ca:	4b0e      	ldr	r3, [pc, #56]	@ (8002504 <MX_USART3_UART_Init+0x58>)
 80024cc:	2200      	movs	r2, #0
 80024ce:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 80024d0:	4b0c      	ldr	r3, [pc, #48]	@ (8002504 <MX_USART3_UART_Init+0x58>)
 80024d2:	220c      	movs	r2, #12
 80024d4:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80024d6:	4b0b      	ldr	r3, [pc, #44]	@ (8002504 <MX_USART3_UART_Init+0x58>)
 80024d8:	2200      	movs	r2, #0
 80024da:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 80024dc:	4b09      	ldr	r3, [pc, #36]	@ (8002504 <MX_USART3_UART_Init+0x58>)
 80024de:	2200      	movs	r2, #0
 80024e0:	61da      	str	r2, [r3, #28]
  huart3.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80024e2:	4b08      	ldr	r3, [pc, #32]	@ (8002504 <MX_USART3_UART_Init+0x58>)
 80024e4:	2200      	movs	r2, #0
 80024e6:	621a      	str	r2, [r3, #32]
  huart3.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80024e8:	4b06      	ldr	r3, [pc, #24]	@ (8002504 <MX_USART3_UART_Init+0x58>)
 80024ea:	2200      	movs	r2, #0
 80024ec:	625a      	str	r2, [r3, #36]	@ 0x24
  if (HAL_UART_Init(&huart3) != HAL_OK)
 80024ee:	4805      	ldr	r0, [pc, #20]	@ (8002504 <MX_USART3_UART_Init+0x58>)
 80024f0:	f003 f92e 	bl	8005750 <HAL_UART_Init>
 80024f4:	4603      	mov	r3, r0
 80024f6:	2b00      	cmp	r3, #0
 80024f8:	d001      	beq.n	80024fe <MX_USART3_UART_Init+0x52>
  {
    Error_Handler();
 80024fa:	f000 fa1f 	bl	800293c <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 80024fe:	bf00      	nop
 8002500:	bd80      	pop	{r7, pc}
 8002502:	bf00      	nop
 8002504:	200002dc 	.word	0x200002dc
 8002508:	40004800 	.word	0x40004800

0800250c <MX_USB_OTG_FS_PCD_Init>:
  * @brief USB_OTG_FS Initialization Function
  * @param None
  * @retval None
  */
static void MX_USB_OTG_FS_PCD_Init(void)
{
 800250c:	b580      	push	{r7, lr}
 800250e:	af00      	add	r7, sp, #0
  /* USER CODE END USB_OTG_FS_Init 0 */

  /* USER CODE BEGIN USB_OTG_FS_Init 1 */

  /* USER CODE END USB_OTG_FS_Init 1 */
  hpcd_USB_OTG_FS.Instance = USB_OTG_FS;
 8002510:	4b14      	ldr	r3, [pc, #80]	@ (8002564 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8002512:	f04f 42a0 	mov.w	r2, #1342177280	@ 0x50000000
 8002516:	601a      	str	r2, [r3, #0]
  hpcd_USB_OTG_FS.Init.dev_endpoints = 6;
 8002518:	4b12      	ldr	r3, [pc, #72]	@ (8002564 <MX_USB_OTG_FS_PCD_Init+0x58>)
 800251a:	2206      	movs	r2, #6
 800251c:	711a      	strb	r2, [r3, #4]
  hpcd_USB_OTG_FS.Init.speed = PCD_SPEED_FULL;
 800251e:	4b11      	ldr	r3, [pc, #68]	@ (8002564 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8002520:	2202      	movs	r2, #2
 8002522:	71da      	strb	r2, [r3, #7]
  hpcd_USB_OTG_FS.Init.dma_enable = DISABLE;
 8002524:	4b0f      	ldr	r3, [pc, #60]	@ (8002564 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8002526:	2200      	movs	r2, #0
 8002528:	719a      	strb	r2, [r3, #6]
  hpcd_USB_OTG_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 800252a:	4b0e      	ldr	r3, [pc, #56]	@ (8002564 <MX_USB_OTG_FS_PCD_Init+0x58>)
 800252c:	2202      	movs	r2, #2
 800252e:	725a      	strb	r2, [r3, #9]
  hpcd_USB_OTG_FS.Init.Sof_enable = ENABLE;
 8002530:	4b0c      	ldr	r3, [pc, #48]	@ (8002564 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8002532:	2201      	movs	r2, #1
 8002534:	729a      	strb	r2, [r3, #10]
  hpcd_USB_OTG_FS.Init.low_power_enable = DISABLE;
 8002536:	4b0b      	ldr	r3, [pc, #44]	@ (8002564 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8002538:	2200      	movs	r2, #0
 800253a:	72da      	strb	r2, [r3, #11]
  hpcd_USB_OTG_FS.Init.lpm_enable = DISABLE;
 800253c:	4b09      	ldr	r3, [pc, #36]	@ (8002564 <MX_USB_OTG_FS_PCD_Init+0x58>)
 800253e:	2200      	movs	r2, #0
 8002540:	731a      	strb	r2, [r3, #12]
  hpcd_USB_OTG_FS.Init.vbus_sensing_enable = ENABLE;
 8002542:	4b08      	ldr	r3, [pc, #32]	@ (8002564 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8002544:	2201      	movs	r2, #1
 8002546:	739a      	strb	r2, [r3, #14]
  hpcd_USB_OTG_FS.Init.use_dedicated_ep1 = DISABLE;
 8002548:	4b06      	ldr	r3, [pc, #24]	@ (8002564 <MX_USB_OTG_FS_PCD_Init+0x58>)
 800254a:	2200      	movs	r2, #0
 800254c:	73da      	strb	r2, [r3, #15]
  if (HAL_PCD_Init(&hpcd_USB_OTG_FS) != HAL_OK)
 800254e:	4805      	ldr	r0, [pc, #20]	@ (8002564 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8002550:	f001 f8e4 	bl	800371c <HAL_PCD_Init>
 8002554:	4603      	mov	r3, r0
 8002556:	2b00      	cmp	r3, #0
 8002558:	d001      	beq.n	800255e <MX_USB_OTG_FS_PCD_Init+0x52>
  {
    Error_Handler();
 800255a:	f000 f9ef 	bl	800293c <Error_Handler>
  }
  /* USER CODE BEGIN USB_OTG_FS_Init 2 */

  /* USER CODE END USB_OTG_FS_Init 2 */

}
 800255e:	bf00      	nop
 8002560:	bd80      	pop	{r7, pc}
 8002562:	bf00      	nop
 8002564:	20000364 	.word	0x20000364

08002568 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8002568:	b580      	push	{r7, lr}
 800256a:	b08c      	sub	sp, #48	@ 0x30
 800256c:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800256e:	f107 031c 	add.w	r3, r7, #28
 8002572:	2200      	movs	r2, #0
 8002574:	601a      	str	r2, [r3, #0]
 8002576:	605a      	str	r2, [r3, #4]
 8002578:	609a      	str	r2, [r3, #8]
 800257a:	60da      	str	r2, [r3, #12]
 800257c:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800257e:	4b6c      	ldr	r3, [pc, #432]	@ (8002730 <MX_GPIO_Init+0x1c8>)
 8002580:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002582:	4a6b      	ldr	r2, [pc, #428]	@ (8002730 <MX_GPIO_Init+0x1c8>)
 8002584:	f043 0304 	orr.w	r3, r3, #4
 8002588:	6313      	str	r3, [r2, #48]	@ 0x30
 800258a:	4b69      	ldr	r3, [pc, #420]	@ (8002730 <MX_GPIO_Init+0x1c8>)
 800258c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800258e:	f003 0304 	and.w	r3, r3, #4
 8002592:	61bb      	str	r3, [r7, #24]
 8002594:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8002596:	4b66      	ldr	r3, [pc, #408]	@ (8002730 <MX_GPIO_Init+0x1c8>)
 8002598:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800259a:	4a65      	ldr	r2, [pc, #404]	@ (8002730 <MX_GPIO_Init+0x1c8>)
 800259c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80025a0:	6313      	str	r3, [r2, #48]	@ 0x30
 80025a2:	4b63      	ldr	r3, [pc, #396]	@ (8002730 <MX_GPIO_Init+0x1c8>)
 80025a4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80025a6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80025aa:	617b      	str	r3, [r7, #20]
 80025ac:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80025ae:	4b60      	ldr	r3, [pc, #384]	@ (8002730 <MX_GPIO_Init+0x1c8>)
 80025b0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80025b2:	4a5f      	ldr	r2, [pc, #380]	@ (8002730 <MX_GPIO_Init+0x1c8>)
 80025b4:	f043 0301 	orr.w	r3, r3, #1
 80025b8:	6313      	str	r3, [r2, #48]	@ 0x30
 80025ba:	4b5d      	ldr	r3, [pc, #372]	@ (8002730 <MX_GPIO_Init+0x1c8>)
 80025bc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80025be:	f003 0301 	and.w	r3, r3, #1
 80025c2:	613b      	str	r3, [r7, #16]
 80025c4:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80025c6:	4b5a      	ldr	r3, [pc, #360]	@ (8002730 <MX_GPIO_Init+0x1c8>)
 80025c8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80025ca:	4a59      	ldr	r2, [pc, #356]	@ (8002730 <MX_GPIO_Init+0x1c8>)
 80025cc:	f043 0302 	orr.w	r3, r3, #2
 80025d0:	6313      	str	r3, [r2, #48]	@ 0x30
 80025d2:	4b57      	ldr	r3, [pc, #348]	@ (8002730 <MX_GPIO_Init+0x1c8>)
 80025d4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80025d6:	f003 0302 	and.w	r3, r3, #2
 80025da:	60fb      	str	r3, [r7, #12]
 80025dc:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80025de:	4b54      	ldr	r3, [pc, #336]	@ (8002730 <MX_GPIO_Init+0x1c8>)
 80025e0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80025e2:	4a53      	ldr	r2, [pc, #332]	@ (8002730 <MX_GPIO_Init+0x1c8>)
 80025e4:	f043 0308 	orr.w	r3, r3, #8
 80025e8:	6313      	str	r3, [r2, #48]	@ 0x30
 80025ea:	4b51      	ldr	r3, [pc, #324]	@ (8002730 <MX_GPIO_Init+0x1c8>)
 80025ec:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80025ee:	f003 0308 	and.w	r3, r3, #8
 80025f2:	60bb      	str	r3, [r7, #8]
 80025f4:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 80025f6:	4b4e      	ldr	r3, [pc, #312]	@ (8002730 <MX_GPIO_Init+0x1c8>)
 80025f8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80025fa:	4a4d      	ldr	r2, [pc, #308]	@ (8002730 <MX_GPIO_Init+0x1c8>)
 80025fc:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8002600:	6313      	str	r3, [r2, #48]	@ 0x30
 8002602:	4b4b      	ldr	r3, [pc, #300]	@ (8002730 <MX_GPIO_Init+0x1c8>)
 8002604:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002606:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800260a:	607b      	str	r3, [r7, #4]
 800260c:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, LD1_Pin|LD3_Pin|LD2_Pin, GPIO_PIN_RESET);
 800260e:	2200      	movs	r2, #0
 8002610:	f244 0181 	movw	r1, #16513	@ 0x4081
 8002614:	4847      	ldr	r0, [pc, #284]	@ (8002734 <MX_GPIO_Init+0x1cc>)
 8002616:	f001 f84f 	bl	80036b8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(USB_PowerSwitchOn_GPIO_Port, USB_PowerSwitchOn_Pin, GPIO_PIN_RESET);
 800261a:	2200      	movs	r2, #0
 800261c:	2140      	movs	r1, #64	@ 0x40
 800261e:	4846      	ldr	r0, [pc, #280]	@ (8002738 <MX_GPIO_Init+0x1d0>)
 8002620:	f001 f84a 	bl	80036b8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : USER_Btn_Pin */
  GPIO_InitStruct.Pin = USER_Btn_Pin;
 8002624:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8002628:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING_FALLING;
 800262a:	f44f 1344 	mov.w	r3, #3211264	@ 0x310000
 800262e:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002630:	2300      	movs	r3, #0
 8002632:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(USER_Btn_GPIO_Port, &GPIO_InitStruct);
 8002634:	f107 031c 	add.w	r3, r7, #28
 8002638:	4619      	mov	r1, r3
 800263a:	4840      	ldr	r0, [pc, #256]	@ (800273c <MX_GPIO_Init+0x1d4>)
 800263c:	f000 fe78 	bl	8003330 <HAL_GPIO_Init>

  /*Configure GPIO pins : RMII_MDC_Pin RMII_RXD0_Pin RMII_RXD1_Pin */
  GPIO_InitStruct.Pin = RMII_MDC_Pin|RMII_RXD0_Pin|RMII_RXD1_Pin;
 8002640:	2332      	movs	r3, #50	@ 0x32
 8002642:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002644:	2302      	movs	r3, #2
 8002646:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002648:	2300      	movs	r3, #0
 800264a:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800264c:	2303      	movs	r3, #3
 800264e:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8002650:	230b      	movs	r3, #11
 8002652:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002654:	f107 031c 	add.w	r3, r7, #28
 8002658:	4619      	mov	r1, r3
 800265a:	4838      	ldr	r0, [pc, #224]	@ (800273c <MX_GPIO_Init+0x1d4>)
 800265c:	f000 fe68 	bl	8003330 <HAL_GPIO_Init>

  /*Configure GPIO pins : RMII_REF_CLK_Pin RMII_MDIO_Pin RMII_CRS_DV_Pin */
  GPIO_InitStruct.Pin = RMII_REF_CLK_Pin|RMII_MDIO_Pin|RMII_CRS_DV_Pin;
 8002660:	2386      	movs	r3, #134	@ 0x86
 8002662:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002664:	2302      	movs	r3, #2
 8002666:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002668:	2300      	movs	r3, #0
 800266a:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800266c:	2303      	movs	r3, #3
 800266e:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8002670:	230b      	movs	r3, #11
 8002672:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002674:	f107 031c 	add.w	r3, r7, #28
 8002678:	4619      	mov	r1, r3
 800267a:	4831      	ldr	r0, [pc, #196]	@ (8002740 <MX_GPIO_Init+0x1d8>)
 800267c:	f000 fe58 	bl	8003330 <HAL_GPIO_Init>

  /*Configure GPIO pins : LD1_Pin LD3_Pin LD2_Pin */
  GPIO_InitStruct.Pin = LD1_Pin|LD3_Pin|LD2_Pin;
 8002680:	f244 0381 	movw	r3, #16513	@ 0x4081
 8002684:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002686:	2301      	movs	r3, #1
 8002688:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800268a:	2300      	movs	r3, #0
 800268c:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800268e:	2300      	movs	r3, #0
 8002690:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002692:	f107 031c 	add.w	r3, r7, #28
 8002696:	4619      	mov	r1, r3
 8002698:	4826      	ldr	r0, [pc, #152]	@ (8002734 <MX_GPIO_Init+0x1cc>)
 800269a:	f000 fe49 	bl	8003330 <HAL_GPIO_Init>

  /*Configure GPIO pin : RMII_TXD1_Pin */
  GPIO_InitStruct.Pin = RMII_TXD1_Pin;
 800269e:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 80026a2:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80026a4:	2302      	movs	r3, #2
 80026a6:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80026a8:	2300      	movs	r3, #0
 80026aa:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80026ac:	2303      	movs	r3, #3
 80026ae:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 80026b0:	230b      	movs	r3, #11
 80026b2:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(RMII_TXD1_GPIO_Port, &GPIO_InitStruct);
 80026b4:	f107 031c 	add.w	r3, r7, #28
 80026b8:	4619      	mov	r1, r3
 80026ba:	481e      	ldr	r0, [pc, #120]	@ (8002734 <MX_GPIO_Init+0x1cc>)
 80026bc:	f000 fe38 	bl	8003330 <HAL_GPIO_Init>

  /*Configure GPIO pin : USB_PowerSwitchOn_Pin */
  GPIO_InitStruct.Pin = USB_PowerSwitchOn_Pin;
 80026c0:	2340      	movs	r3, #64	@ 0x40
 80026c2:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80026c4:	2301      	movs	r3, #1
 80026c6:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80026c8:	2300      	movs	r3, #0
 80026ca:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80026cc:	2300      	movs	r3, #0
 80026ce:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(USB_PowerSwitchOn_GPIO_Port, &GPIO_InitStruct);
 80026d0:	f107 031c 	add.w	r3, r7, #28
 80026d4:	4619      	mov	r1, r3
 80026d6:	4818      	ldr	r0, [pc, #96]	@ (8002738 <MX_GPIO_Init+0x1d0>)
 80026d8:	f000 fe2a 	bl	8003330 <HAL_GPIO_Init>

  /*Configure GPIO pin : USB_OverCurrent_Pin */
  GPIO_InitStruct.Pin = USB_OverCurrent_Pin;
 80026dc:	2380      	movs	r3, #128	@ 0x80
 80026de:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80026e0:	2300      	movs	r3, #0
 80026e2:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80026e4:	2300      	movs	r3, #0
 80026e6:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(USB_OverCurrent_GPIO_Port, &GPIO_InitStruct);
 80026e8:	f107 031c 	add.w	r3, r7, #28
 80026ec:	4619      	mov	r1, r3
 80026ee:	4812      	ldr	r0, [pc, #72]	@ (8002738 <MX_GPIO_Init+0x1d0>)
 80026f0:	f000 fe1e 	bl	8003330 <HAL_GPIO_Init>

  /*Configure GPIO pins : RMII_TX_EN_Pin RMII_TXD0_Pin */
  GPIO_InitStruct.Pin = RMII_TX_EN_Pin|RMII_TXD0_Pin;
 80026f4:	f44f 5320 	mov.w	r3, #10240	@ 0x2800
 80026f8:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80026fa:	2302      	movs	r3, #2
 80026fc:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80026fe:	2300      	movs	r3, #0
 8002700:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002702:	2303      	movs	r3, #3
 8002704:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8002706:	230b      	movs	r3, #11
 8002708:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 800270a:	f107 031c 	add.w	r3, r7, #28
 800270e:	4619      	mov	r1, r3
 8002710:	4809      	ldr	r0, [pc, #36]	@ (8002738 <MX_GPIO_Init+0x1d0>)
 8002712:	f000 fe0d 	bl	8003330 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 5, 0);
 8002716:	2200      	movs	r2, #0
 8002718:	2105      	movs	r1, #5
 800271a:	2028      	movs	r0, #40	@ 0x28
 800271c:	f000 fdde 	bl	80032dc <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 8002720:	2028      	movs	r0, #40	@ 0x28
 8002722:	f000 fdf7 	bl	8003314 <HAL_NVIC_EnableIRQ>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8002726:	bf00      	nop
 8002728:	3730      	adds	r7, #48	@ 0x30
 800272a:	46bd      	mov	sp, r7
 800272c:	bd80      	pop	{r7, pc}
 800272e:	bf00      	nop
 8002730:	40023800 	.word	0x40023800
 8002734:	40020400 	.word	0x40020400
 8002738:	40021800 	.word	0x40021800
 800273c:	40020800 	.word	0x40020800
 8002740:	40020000 	.word	0x40020000

08002744 <DebounceTimerCallback>:

/**
 * @brief Timer callback function for debouncing.
 * @param xTimer: Timer handle
 */
void DebounceTimerCallback(TimerHandle_t xTimer) {
 8002744:	b580      	push	{r7, lr}
 8002746:	b086      	sub	sp, #24
 8002748:	af02      	add	r7, sp, #8
 800274a:	6078      	str	r0, [r7, #4]
    // Check the pin state after debounce period
    if(HAL_GPIO_ReadPin(GPIOC, GPIO_PIN_13) == GPIO_PIN_SET) {
 800274c:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8002750:	481d      	ldr	r0, [pc, #116]	@ (80027c8 <DebounceTimerCallback+0x84>)
 8002752:	f000 ff99 	bl	8003688 <HAL_GPIO_ReadPin>
 8002756:	4603      	mov	r3, r0
 8002758:	2b01      	cmp	r3, #1
 800275a:	d131      	bne.n	80027c0 <DebounceTimerCallback+0x7c>
        // Notify the task if the button is still pressed
    	if(btnFlag) {
 800275c:	4b1b      	ldr	r3, [pc, #108]	@ (80027cc <DebounceTimerCallback+0x88>)
 800275e:	781b      	ldrb	r3, [r3, #0]
 8002760:	2b00      	cmp	r3, #0
 8002762:	d004      	beq.n	800276e <DebounceTimerCallback+0x2a>
    		vTaskResume(vTasksManagerTask);
 8002764:	4b1a      	ldr	r3, [pc, #104]	@ (80027d0 <DebounceTimerCallback+0x8c>)
 8002766:	681b      	ldr	r3, [r3, #0]
 8002768:	4618      	mov	r0, r3
 800276a:	f005 f9f1 	bl	8007b50 <vTaskResume>
    	}
    	btnFlag = !btnFlag;
 800276e:	4b17      	ldr	r3, [pc, #92]	@ (80027cc <DebounceTimerCallback+0x88>)
 8002770:	781b      	ldrb	r3, [r3, #0]
 8002772:	2b00      	cmp	r3, #0
 8002774:	bf14      	ite	ne
 8002776:	2301      	movne	r3, #1
 8002778:	2300      	moveq	r3, #0
 800277a:	b2db      	uxtb	r3, r3
 800277c:	f083 0301 	eor.w	r3, r3, #1
 8002780:	b2db      	uxtb	r3, r3
 8002782:	f003 0301 	and.w	r3, r3, #1
 8002786:	b2da      	uxtb	r2, r3
 8002788:	4b10      	ldr	r3, [pc, #64]	@ (80027cc <DebounceTimerCallback+0x88>)
 800278a:	701a      	strb	r2, [r3, #0]
    	BaseType_t xHigherPriorityTaskWoken = pdFALSE;
 800278c:	2300      	movs	r3, #0
 800278e:	60fb      	str	r3, [r7, #12]
    	xTaskNotifyFromISR(vGetDataTask, 0x00, eNoAction, &xHigherPriorityTaskWoken);
 8002790:	4b10      	ldr	r3, [pc, #64]	@ (80027d4 <DebounceTimerCallback+0x90>)
 8002792:	6818      	ldr	r0, [r3, #0]
 8002794:	f107 030c 	add.w	r3, r7, #12
 8002798:	9300      	str	r3, [sp, #0]
 800279a:	2300      	movs	r3, #0
 800279c:	2200      	movs	r2, #0
 800279e:	2100      	movs	r1, #0
 80027a0:	f006 f99c 	bl	8008adc <xTaskGenericNotifyFromISR>
    	 if (xHigherPriorityTaskWoken == pdTRUE) {
 80027a4:	68fb      	ldr	r3, [r7, #12]
 80027a6:	2b01      	cmp	r3, #1
 80027a8:	d10a      	bne.n	80027c0 <DebounceTimerCallback+0x7c>
    		 portYIELD_FROM_ISR(xHigherPriorityTaskWoken);
 80027aa:	68fb      	ldr	r3, [r7, #12]
 80027ac:	2b00      	cmp	r3, #0
 80027ae:	d007      	beq.n	80027c0 <DebounceTimerCallback+0x7c>
 80027b0:	4b09      	ldr	r3, [pc, #36]	@ (80027d8 <DebounceTimerCallback+0x94>)
 80027b2:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80027b6:	601a      	str	r2, [r3, #0]
 80027b8:	f3bf 8f4f 	dsb	sy
 80027bc:	f3bf 8f6f 	isb	sy
    	 }
    }
}
 80027c0:	bf00      	nop
 80027c2:	3710      	adds	r7, #16
 80027c4:	46bd      	mov	sp, r7
 80027c6:	bd80      	pop	{r7, pc}
 80027c8:	40020800 	.word	0x40020800
 80027cc:	20000910 	.word	0x20000910
 80027d0:	200008c0 	.word	0x200008c0
 80027d4:	200008c4 	.word	0x200008c4
 80027d8:	e000ed04 	.word	0xe000ed04

080027dc <HAL_GPIO_EXTI_Callback>:

void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin) {
 80027dc:	b590      	push	{r4, r7, lr}
 80027de:	b085      	sub	sp, #20
 80027e0:	af02      	add	r7, sp, #8
 80027e2:	4603      	mov	r3, r0
 80027e4:	80fb      	strh	r3, [r7, #6]
	if(GPIO_Pin == GPIO_PIN_13) {
 80027e6:	88fb      	ldrh	r3, [r7, #6]
 80027e8:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80027ec:	d142      	bne.n	8002874 <HAL_GPIO_EXTI_Callback+0x98>
		if(HAL_GPIO_ReadPin(USER_Btn_GPIO_Port, USER_Btn_Pin) == GPIO_PIN_SET) {
 80027ee:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 80027f2:	4822      	ldr	r0, [pc, #136]	@ (800287c <HAL_GPIO_EXTI_Callback+0xa0>)
 80027f4:	f000 ff48 	bl	8003688 <HAL_GPIO_ReadPin>
 80027f8:	4603      	mov	r3, r0
 80027fa:	2b01      	cmp	r3, #1
 80027fc:	d13a      	bne.n	8002874 <HAL_GPIO_EXTI_Callback+0x98>
			if(!btnTimerUsed) {
 80027fe:	4b20      	ldr	r3, [pc, #128]	@ (8002880 <HAL_GPIO_EXTI_Callback+0xa4>)
 8002800:	781b      	ldrb	r3, [r3, #0]
 8002802:	f083 0301 	eor.w	r3, r3, #1
 8002806:	b2db      	uxtb	r3, r3
 8002808:	2b00      	cmp	r3, #0
 800280a:	d021      	beq.n	8002850 <HAL_GPIO_EXTI_Callback+0x74>
				btnTimerUsed = !btnTimerUsed;
 800280c:	4b1c      	ldr	r3, [pc, #112]	@ (8002880 <HAL_GPIO_EXTI_Callback+0xa4>)
 800280e:	781b      	ldrb	r3, [r3, #0]
 8002810:	2b00      	cmp	r3, #0
 8002812:	bf14      	ite	ne
 8002814:	2301      	movne	r3, #1
 8002816:	2300      	moveq	r3, #0
 8002818:	b2db      	uxtb	r3, r3
 800281a:	f083 0301 	eor.w	r3, r3, #1
 800281e:	b2db      	uxtb	r3, r3
 8002820:	f003 0301 	and.w	r3, r3, #1
 8002824:	b2da      	uxtb	r2, r3
 8002826:	4b16      	ldr	r3, [pc, #88]	@ (8002880 <HAL_GPIO_EXTI_Callback+0xa4>)
 8002828:	701a      	strb	r2, [r3, #0]
				if(xTimerStartFromISR(xDebounceTimer, 0)!=pdPASS) {
 800282a:	4b16      	ldr	r3, [pc, #88]	@ (8002884 <HAL_GPIO_EXTI_Callback+0xa8>)
 800282c:	681c      	ldr	r4, [r3, #0]
 800282e:	f005 fb3d 	bl	8007eac <xTaskGetTickCountFromISR>
 8002832:	4602      	mov	r2, r0
 8002834:	2300      	movs	r3, #0
 8002836:	9300      	str	r3, [sp, #0]
 8002838:	2300      	movs	r3, #0
 800283a:	2106      	movs	r1, #6
 800283c:	4620      	mov	r0, r4
 800283e:	f006 fb3b 	bl	8008eb8 <xTimerGenericCommand>
 8002842:	4603      	mov	r3, r0
 8002844:	2b01      	cmp	r3, #1
 8002846:	d015      	beq.n	8002874 <HAL_GPIO_EXTI_Callback+0x98>
					error_handling("Couldn't start button timer\r\n");
 8002848:	480f      	ldr	r0, [pc, #60]	@ (8002888 <HAL_GPIO_EXTI_Callback+0xac>)
 800284a:	f7fe fd6f 	bl	800132c <error_handling>
					error_handling("Couldn't start button timer\r\n");
				}
			}
		}
	}
}
 800284e:	e011      	b.n	8002874 <HAL_GPIO_EXTI_Callback+0x98>
				if(xTimerResetFromISR(xDebounceTimer, 0)!=pdPASS) {
 8002850:	4b0c      	ldr	r3, [pc, #48]	@ (8002884 <HAL_GPIO_EXTI_Callback+0xa8>)
 8002852:	681c      	ldr	r4, [r3, #0]
 8002854:	f005 fb2a 	bl	8007eac <xTaskGetTickCountFromISR>
 8002858:	4602      	mov	r2, r0
 800285a:	2300      	movs	r3, #0
 800285c:	9300      	str	r3, [sp, #0]
 800285e:	2300      	movs	r3, #0
 8002860:	2107      	movs	r1, #7
 8002862:	4620      	mov	r0, r4
 8002864:	f006 fb28 	bl	8008eb8 <xTimerGenericCommand>
 8002868:	4603      	mov	r3, r0
 800286a:	2b01      	cmp	r3, #1
 800286c:	d002      	beq.n	8002874 <HAL_GPIO_EXTI_Callback+0x98>
					error_handling("Couldn't start button timer\r\n");
 800286e:	4806      	ldr	r0, [pc, #24]	@ (8002888 <HAL_GPIO_EXTI_Callback+0xac>)
 8002870:	f7fe fd5c 	bl	800132c <error_handling>
}
 8002874:	bf00      	nop
 8002876:	370c      	adds	r7, #12
 8002878:	46bd      	mov	sp, r7
 800287a:	bd90      	pop	{r4, r7, pc}
 800287c:	40020800 	.word	0x40020800
 8002880:	20000918 	.word	0x20000918
 8002884:	20000914 	.word	0x20000914
 8002888:	0800d4d4 	.word	0x0800d4d4

0800288c <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 800288c:	b580      	push	{r7, lr}
 800288e:	b0a2      	sub	sp, #136	@ 0x88
 8002890:	af02      	add	r7, sp, #8
 8002892:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */
	if(htim->Instance == TIM2) {
 8002894:	687b      	ldr	r3, [r7, #4]
 8002896:	681b      	ldr	r3, [r3, #0]
 8002898:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800289c:	d13a      	bne.n	8002914 <HAL_TIM_PeriodElapsedCallback+0x88>
		DispatcherPacket new_packet;
		generateDispatcherMSG(&new_packet);
 800289e:	f107 030c 	add.w	r3, r7, #12
 80028a2:	4618      	mov	r0, r3
 80028a4:	f7fe fc50 	bl	8001148 <generateDispatcherMSG>
		BaseType_t xHigherPriorityTaskWoken = pdFALSE;
 80028a8:	2300      	movs	r3, #0
 80028aa:	67bb      	str	r3, [r7, #120]	@ 0x78
		UBaseType_t qItems = uxQueueMessagesWaitingFromISR( qDispatcher );
 80028ac:	4b1f      	ldr	r3, [pc, #124]	@ (800292c <HAL_TIM_PeriodElapsedCallback+0xa0>)
 80028ae:	681b      	ldr	r3, [r3, #0]
 80028b0:	4618      	mov	r0, r3
 80028b2:	f004 fcfc 	bl	80072ae <uxQueueMessagesWaitingFromISR>
 80028b6:	67f8      	str	r0, [r7, #124]	@ 0x7c
		//UBaseType_t uxHighWaterMark = uxTaskGetStackHighWaterMark(vDispatcherTask);
		if( qItems != TASKS_QUEUE_SIZE) {
 80028b8:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 80028ba:	2b0a      	cmp	r3, #10
 80028bc:	d012      	beq.n	80028e4 <HAL_TIM_PeriodElapsedCallback+0x58>
			xQueueSendFromISR(qDispatcher, &new_packet, NULL);
 80028be:	4b1b      	ldr	r3, [pc, #108]	@ (800292c <HAL_TIM_PeriodElapsedCallback+0xa0>)
 80028c0:	6818      	ldr	r0, [r3, #0]
 80028c2:	f107 010c 	add.w	r1, r7, #12
 80028c6:	2300      	movs	r3, #0
 80028c8:	2200      	movs	r2, #0
 80028ca:	f004 fa2b 	bl	8006d24 <xQueueGenericSendFromISR>
			xTaskNotifyFromISR(vDispatcherTask, 0x00, eNoAction, &xHigherPriorityTaskWoken);
 80028ce:	4b18      	ldr	r3, [pc, #96]	@ (8002930 <HAL_TIM_PeriodElapsedCallback+0xa4>)
 80028d0:	6818      	ldr	r0, [r3, #0]
 80028d2:	f107 0378 	add.w	r3, r7, #120	@ 0x78
 80028d6:	9300      	str	r3, [sp, #0]
 80028d8:	2300      	movs	r3, #0
 80028da:	2200      	movs	r2, #0
 80028dc:	2100      	movs	r1, #0
 80028de:	f006 f8fd 	bl	8008adc <xTaskGenericNotifyFromISR>
 80028e2:	e009      	b.n	80028f8 <HAL_TIM_PeriodElapsedCallback+0x6c>
			//printf("Added to queue! \r\n");
			//fflush(stdout);
		} else {
			xTaskNotifyFromISR(vDispatcherTask, 0x00, eNoAction, &xHigherPriorityTaskWoken);
 80028e4:	4b12      	ldr	r3, [pc, #72]	@ (8002930 <HAL_TIM_PeriodElapsedCallback+0xa4>)
 80028e6:	6818      	ldr	r0, [r3, #0]
 80028e8:	f107 0378 	add.w	r3, r7, #120	@ 0x78
 80028ec:	9300      	str	r3, [sp, #0]
 80028ee:	2300      	movs	r3, #0
 80028f0:	2200      	movs	r2, #0
 80028f2:	2100      	movs	r1, #0
 80028f4:	f006 f8f2 	bl	8008adc <xTaskGenericNotifyFromISR>
		}
		if(xHigherPriorityTaskWoken == pdTRUE)
 80028f8:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 80028fa:	2b01      	cmp	r3, #1
 80028fc:	d10a      	bne.n	8002914 <HAL_TIM_PeriodElapsedCallback+0x88>
			portYIELD_FROM_ISR(xHigherPriorityTaskWoken);
 80028fe:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8002900:	2b00      	cmp	r3, #0
 8002902:	d007      	beq.n	8002914 <HAL_TIM_PeriodElapsedCallback+0x88>
 8002904:	4b0b      	ldr	r3, [pc, #44]	@ (8002934 <HAL_TIM_PeriodElapsedCallback+0xa8>)
 8002906:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800290a:	601a      	str	r2, [r3, #0]
 800290c:	f3bf 8f4f 	dsb	sy
 8002910:	f3bf 8f6f 	isb	sy
	}
  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM6) {
 8002914:	687b      	ldr	r3, [r7, #4]
 8002916:	681b      	ldr	r3, [r3, #0]
 8002918:	4a07      	ldr	r2, [pc, #28]	@ (8002938 <HAL_TIM_PeriodElapsedCallback+0xac>)
 800291a:	4293      	cmp	r3, r2
 800291c:	d101      	bne.n	8002922 <HAL_TIM_PeriodElapsedCallback+0x96>
    HAL_IncTick();
 800291e:	f000 fbe1 	bl	80030e4 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 8002922:	bf00      	nop
 8002924:	3780      	adds	r7, #128	@ 0x80
 8002926:	46bd      	mov	sp, r7
 8002928:	bd80      	pop	{r7, pc}
 800292a:	bf00      	nop
 800292c:	20000854 	.word	0x20000854
 8002930:	200008b8 	.word	0x200008b8
 8002934:	e000ed04 	.word	0xe000ed04
 8002938:	40001000 	.word	0x40001000

0800293c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 800293c:	b580      	push	{r7, lr}
 800293e:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8002940:	b672      	cpsid	i
}
 8002942:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
  {
	  vTaskEndScheduler();
 8002944:	f005 f9da 	bl	8007cfc <vTaskEndScheduler>
	  return;
 8002948:	bf00      	nop
  }
  /* USER CODE END Error_Handler_Debug */
}
 800294a:	bd80      	pop	{r7, pc}

0800294c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 800294c:	b580      	push	{r7, lr}
 800294e:	b082      	sub	sp, #8
 8002950:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_PWR_CLK_ENABLE();
 8002952:	4b1a      	ldr	r3, [pc, #104]	@ (80029bc <HAL_MspInit+0x70>)
 8002954:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002956:	4a19      	ldr	r2, [pc, #100]	@ (80029bc <HAL_MspInit+0x70>)
 8002958:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800295c:	6413      	str	r3, [r2, #64]	@ 0x40
 800295e:	4b17      	ldr	r3, [pc, #92]	@ (80029bc <HAL_MspInit+0x70>)
 8002960:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002962:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002966:	607b      	str	r3, [r7, #4]
 8002968:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800296a:	4b14      	ldr	r3, [pc, #80]	@ (80029bc <HAL_MspInit+0x70>)
 800296c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800296e:	4a13      	ldr	r2, [pc, #76]	@ (80029bc <HAL_MspInit+0x70>)
 8002970:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8002974:	6453      	str	r3, [r2, #68]	@ 0x44
 8002976:	4b11      	ldr	r3, [pc, #68]	@ (80029bc <HAL_MspInit+0x70>)
 8002978:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800297a:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800297e:	603b      	str	r3, [r7, #0]
 8002980:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 8002982:	2200      	movs	r2, #0
 8002984:	210f      	movs	r1, #15
 8002986:	f06f 0001 	mvn.w	r0, #1
 800298a:	f000 fca7 	bl	80032dc <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  HAL_NVIC_SetPriority(RNG_IRQn, configLIBRARY_MAX_SYSCALL_INTERRUPT_PRIORITY -1  , 0);
 800298e:	2200      	movs	r2, #0
 8002990:	2104      	movs	r1, #4
 8002992:	2050      	movs	r0, #80	@ 0x50
 8002994:	f000 fca2 	bl	80032dc <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(HASH_RNG_IRQn);
 8002998:	2050      	movs	r0, #80	@ 0x50
 800299a:	f000 fcbb 	bl	8003314 <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(TIM2_IRQn, configLIBRARY_MAX_SYSCALL_INTERRUPT_PRIORITY -1, 0);
 800299e:	2200      	movs	r2, #0
 80029a0:	2104      	movs	r1, #4
 80029a2:	201c      	movs	r0, #28
 80029a4:	f000 fc9a 	bl	80032dc <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(TIM2_IRQn);
 80029a8:	201c      	movs	r0, #28
 80029aa:	f000 fcb3 	bl	8003314 <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80029ae:	2003      	movs	r0, #3
 80029b0:	f000 fc89 	bl	80032c6 <HAL_NVIC_SetPriorityGrouping>

  /* USER CODE END MspInit 1 */
}
 80029b4:	bf00      	nop
 80029b6:	3708      	adds	r7, #8
 80029b8:	46bd      	mov	sp, r7
 80029ba:	bd80      	pop	{r7, pc}
 80029bc:	40023800 	.word	0x40023800

080029c0 <HAL_RNG_MspInit>:
* This function configures the hardware resources used in this example
* @param hrng: RNG handle pointer
* @retval None
*/
void HAL_RNG_MspInit(RNG_HandleTypeDef* hrng)
{
 80029c0:	b580      	push	{r7, lr}
 80029c2:	b0a4      	sub	sp, #144	@ 0x90
 80029c4:	af00      	add	r7, sp, #0
 80029c6:	6078      	str	r0, [r7, #4]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 80029c8:	f107 030c 	add.w	r3, r7, #12
 80029cc:	2284      	movs	r2, #132	@ 0x84
 80029ce:	2100      	movs	r1, #0
 80029d0:	4618      	mov	r0, r3
 80029d2:	f008 f92b 	bl	800ac2c <memset>
  if(hrng->Instance==RNG)
 80029d6:	687b      	ldr	r3, [r7, #4]
 80029d8:	681b      	ldr	r3, [r3, #0]
 80029da:	4a15      	ldr	r2, [pc, #84]	@ (8002a30 <HAL_RNG_MspInit+0x70>)
 80029dc:	4293      	cmp	r3, r2
 80029de:	d123      	bne.n	8002a28 <HAL_RNG_MspInit+0x68>

  /* USER CODE END RNG_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_CLK48;
 80029e0:	f44f 1300 	mov.w	r3, #2097152	@ 0x200000
 80029e4:	60fb      	str	r3, [r7, #12]
    PeriphClkInitStruct.Clk48ClockSelection = RCC_CLK48SOURCE_PLL;
 80029e6:	2300      	movs	r3, #0
 80029e8:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 80029ec:	f107 030c 	add.w	r3, r7, #12
 80029f0:	4618      	mov	r0, r3
 80029f2:	f001 fd19 	bl	8004428 <HAL_RCCEx_PeriphCLKConfig>
 80029f6:	4603      	mov	r3, r0
 80029f8:	2b00      	cmp	r3, #0
 80029fa:	d001      	beq.n	8002a00 <HAL_RNG_MspInit+0x40>
    {
      Error_Handler();
 80029fc:	f7ff ff9e 	bl	800293c <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_RNG_CLK_ENABLE();
 8002a00:	4b0c      	ldr	r3, [pc, #48]	@ (8002a34 <HAL_RNG_MspInit+0x74>)
 8002a02:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002a04:	4a0b      	ldr	r2, [pc, #44]	@ (8002a34 <HAL_RNG_MspInit+0x74>)
 8002a06:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8002a0a:	6353      	str	r3, [r2, #52]	@ 0x34
 8002a0c:	4b09      	ldr	r3, [pc, #36]	@ (8002a34 <HAL_RNG_MspInit+0x74>)
 8002a0e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002a10:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002a14:	60bb      	str	r3, [r7, #8]
 8002a16:	68bb      	ldr	r3, [r7, #8]
    /* RNG interrupt Init */
    HAL_NVIC_SetPriority(HASH_RNG_IRQn, 15, 0);
 8002a18:	2200      	movs	r2, #0
 8002a1a:	210f      	movs	r1, #15
 8002a1c:	2050      	movs	r0, #80	@ 0x50
 8002a1e:	f000 fc5d 	bl	80032dc <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(HASH_RNG_IRQn);
 8002a22:	2050      	movs	r0, #80	@ 0x50
 8002a24:	f000 fc76 	bl	8003314 <HAL_NVIC_EnableIRQ>

  /* USER CODE END RNG_MspInit 1 */

  }

}
 8002a28:	bf00      	nop
 8002a2a:	3790      	adds	r7, #144	@ 0x90
 8002a2c:	46bd      	mov	sp, r7
 8002a2e:	bd80      	pop	{r7, pc}
 8002a30:	50060800 	.word	0x50060800
 8002a34:	40023800 	.word	0x40023800

08002a38 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8002a38:	b580      	push	{r7, lr}
 8002a3a:	b084      	sub	sp, #16
 8002a3c:	af00      	add	r7, sp, #0
 8002a3e:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 8002a40:	687b      	ldr	r3, [r7, #4]
 8002a42:	681b      	ldr	r3, [r3, #0]
 8002a44:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8002a48:	d113      	bne.n	8002a72 <HAL_TIM_Base_MspInit+0x3a>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8002a4a:	4b0c      	ldr	r3, [pc, #48]	@ (8002a7c <HAL_TIM_Base_MspInit+0x44>)
 8002a4c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002a4e:	4a0b      	ldr	r2, [pc, #44]	@ (8002a7c <HAL_TIM_Base_MspInit+0x44>)
 8002a50:	f043 0301 	orr.w	r3, r3, #1
 8002a54:	6413      	str	r3, [r2, #64]	@ 0x40
 8002a56:	4b09      	ldr	r3, [pc, #36]	@ (8002a7c <HAL_TIM_Base_MspInit+0x44>)
 8002a58:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002a5a:	f003 0301 	and.w	r3, r3, #1
 8002a5e:	60fb      	str	r3, [r7, #12]
 8002a60:	68fb      	ldr	r3, [r7, #12]
    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 10, 0);
 8002a62:	2200      	movs	r2, #0
 8002a64:	210a      	movs	r1, #10
 8002a66:	201c      	movs	r0, #28
 8002a68:	f000 fc38 	bl	80032dc <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8002a6c:	201c      	movs	r0, #28
 8002a6e:	f000 fc51 	bl	8003314 <HAL_NVIC_EnableIRQ>

  /* USER CODE END TIM2_MspInit 1 */

  }

}
 8002a72:	bf00      	nop
 8002a74:	3710      	adds	r7, #16
 8002a76:	46bd      	mov	sp, r7
 8002a78:	bd80      	pop	{r7, pc}
 8002a7a:	bf00      	nop
 8002a7c:	40023800 	.word	0x40023800

08002a80 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8002a80:	b580      	push	{r7, lr}
 8002a82:	b0ae      	sub	sp, #184	@ 0xb8
 8002a84:	af00      	add	r7, sp, #0
 8002a86:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002a88:	f107 03a4 	add.w	r3, r7, #164	@ 0xa4
 8002a8c:	2200      	movs	r2, #0
 8002a8e:	601a      	str	r2, [r3, #0]
 8002a90:	605a      	str	r2, [r3, #4]
 8002a92:	609a      	str	r2, [r3, #8]
 8002a94:	60da      	str	r2, [r3, #12]
 8002a96:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8002a98:	f107 0320 	add.w	r3, r7, #32
 8002a9c:	2284      	movs	r2, #132	@ 0x84
 8002a9e:	2100      	movs	r1, #0
 8002aa0:	4618      	mov	r0, r3
 8002aa2:	f008 f8c3 	bl	800ac2c <memset>
  if(huart->Instance==USART2)
 8002aa6:	687b      	ldr	r3, [r7, #4]
 8002aa8:	681b      	ldr	r3, [r3, #0]
 8002aaa:	4a53      	ldr	r2, [pc, #332]	@ (8002bf8 <HAL_UART_MspInit+0x178>)
 8002aac:	4293      	cmp	r3, r2
 8002aae:	d15c      	bne.n	8002b6a <HAL_UART_MspInit+0xea>

  /* USER CODE END USART2_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 8002ab0:	2380      	movs	r3, #128	@ 0x80
 8002ab2:	623b      	str	r3, [r7, #32]
    PeriphClkInitStruct.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 8002ab4:	2300      	movs	r3, #0
 8002ab6:	66bb      	str	r3, [r7, #104]	@ 0x68
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8002ab8:	f107 0320 	add.w	r3, r7, #32
 8002abc:	4618      	mov	r0, r3
 8002abe:	f001 fcb3 	bl	8004428 <HAL_RCCEx_PeriphCLKConfig>
 8002ac2:	4603      	mov	r3, r0
 8002ac4:	2b00      	cmp	r3, #0
 8002ac6:	d001      	beq.n	8002acc <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 8002ac8:	f7ff ff38 	bl	800293c <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8002acc:	4b4b      	ldr	r3, [pc, #300]	@ (8002bfc <HAL_UART_MspInit+0x17c>)
 8002ace:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002ad0:	4a4a      	ldr	r2, [pc, #296]	@ (8002bfc <HAL_UART_MspInit+0x17c>)
 8002ad2:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002ad6:	6413      	str	r3, [r2, #64]	@ 0x40
 8002ad8:	4b48      	ldr	r3, [pc, #288]	@ (8002bfc <HAL_UART_MspInit+0x17c>)
 8002ada:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002adc:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002ae0:	61fb      	str	r3, [r7, #28]
 8002ae2:	69fb      	ldr	r3, [r7, #28]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002ae4:	4b45      	ldr	r3, [pc, #276]	@ (8002bfc <HAL_UART_MspInit+0x17c>)
 8002ae6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002ae8:	4a44      	ldr	r2, [pc, #272]	@ (8002bfc <HAL_UART_MspInit+0x17c>)
 8002aea:	f043 0301 	orr.w	r3, r3, #1
 8002aee:	6313      	str	r3, [r2, #48]	@ 0x30
 8002af0:	4b42      	ldr	r3, [pc, #264]	@ (8002bfc <HAL_UART_MspInit+0x17c>)
 8002af2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002af4:	f003 0301 	and.w	r3, r3, #1
 8002af8:	61bb      	str	r3, [r7, #24]
 8002afa:	69bb      	ldr	r3, [r7, #24]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8002afc:	4b3f      	ldr	r3, [pc, #252]	@ (8002bfc <HAL_UART_MspInit+0x17c>)
 8002afe:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002b00:	4a3e      	ldr	r2, [pc, #248]	@ (8002bfc <HAL_UART_MspInit+0x17c>)
 8002b02:	f043 0308 	orr.w	r3, r3, #8
 8002b06:	6313      	str	r3, [r2, #48]	@ 0x30
 8002b08:	4b3c      	ldr	r3, [pc, #240]	@ (8002bfc <HAL_UART_MspInit+0x17c>)
 8002b0a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002b0c:	f003 0308 	and.w	r3, r3, #8
 8002b10:	617b      	str	r3, [r7, #20]
 8002b12:	697b      	ldr	r3, [r7, #20]
    /**USART2 GPIO Configuration
    PA3     ------> USART2_RX
    PD5     ------> USART2_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_3;
 8002b14:	2308      	movs	r3, #8
 8002b16:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002b1a:	2302      	movs	r3, #2
 8002b1c:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002b20:	2300      	movs	r3, #0
 8002b22:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002b26:	2303      	movs	r3, #3
 8002b28:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8002b2c:	2307      	movs	r3, #7
 8002b2e:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002b32:	f107 03a4 	add.w	r3, r7, #164	@ 0xa4
 8002b36:	4619      	mov	r1, r3
 8002b38:	4831      	ldr	r0, [pc, #196]	@ (8002c00 <HAL_UART_MspInit+0x180>)
 8002b3a:	f000 fbf9 	bl	8003330 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_5;
 8002b3e:	2320      	movs	r3, #32
 8002b40:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002b44:	2302      	movs	r3, #2
 8002b46:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002b4a:	2300      	movs	r3, #0
 8002b4c:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002b50:	2303      	movs	r3, #3
 8002b52:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8002b56:	2307      	movs	r3, #7
 8002b58:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8002b5c:	f107 03a4 	add.w	r3, r7, #164	@ 0xa4
 8002b60:	4619      	mov	r1, r3
 8002b62:	4828      	ldr	r0, [pc, #160]	@ (8002c04 <HAL_UART_MspInit+0x184>)
 8002b64:	f000 fbe4 	bl	8003330 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }

}
 8002b68:	e041      	b.n	8002bee <HAL_UART_MspInit+0x16e>
  else if(huart->Instance==USART3)
 8002b6a:	687b      	ldr	r3, [r7, #4]
 8002b6c:	681b      	ldr	r3, [r3, #0]
 8002b6e:	4a26      	ldr	r2, [pc, #152]	@ (8002c08 <HAL_UART_MspInit+0x188>)
 8002b70:	4293      	cmp	r3, r2
 8002b72:	d13c      	bne.n	8002bee <HAL_UART_MspInit+0x16e>
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART3;
 8002b74:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8002b78:	623b      	str	r3, [r7, #32]
    PeriphClkInitStruct.Usart3ClockSelection = RCC_USART3CLKSOURCE_PCLK1;
 8002b7a:	2300      	movs	r3, #0
 8002b7c:	66fb      	str	r3, [r7, #108]	@ 0x6c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8002b7e:	f107 0320 	add.w	r3, r7, #32
 8002b82:	4618      	mov	r0, r3
 8002b84:	f001 fc50 	bl	8004428 <HAL_RCCEx_PeriphCLKConfig>
 8002b88:	4603      	mov	r3, r0
 8002b8a:	2b00      	cmp	r3, #0
 8002b8c:	d001      	beq.n	8002b92 <HAL_UART_MspInit+0x112>
      Error_Handler();
 8002b8e:	f7ff fed5 	bl	800293c <Error_Handler>
    __HAL_RCC_USART3_CLK_ENABLE();
 8002b92:	4b1a      	ldr	r3, [pc, #104]	@ (8002bfc <HAL_UART_MspInit+0x17c>)
 8002b94:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002b96:	4a19      	ldr	r2, [pc, #100]	@ (8002bfc <HAL_UART_MspInit+0x17c>)
 8002b98:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8002b9c:	6413      	str	r3, [r2, #64]	@ 0x40
 8002b9e:	4b17      	ldr	r3, [pc, #92]	@ (8002bfc <HAL_UART_MspInit+0x17c>)
 8002ba0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002ba2:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8002ba6:	613b      	str	r3, [r7, #16]
 8002ba8:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8002baa:	4b14      	ldr	r3, [pc, #80]	@ (8002bfc <HAL_UART_MspInit+0x17c>)
 8002bac:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002bae:	4a13      	ldr	r2, [pc, #76]	@ (8002bfc <HAL_UART_MspInit+0x17c>)
 8002bb0:	f043 0308 	orr.w	r3, r3, #8
 8002bb4:	6313      	str	r3, [r2, #48]	@ 0x30
 8002bb6:	4b11      	ldr	r3, [pc, #68]	@ (8002bfc <HAL_UART_MspInit+0x17c>)
 8002bb8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002bba:	f003 0308 	and.w	r3, r3, #8
 8002bbe:	60fb      	str	r3, [r7, #12]
 8002bc0:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = STLK_RX_Pin|STLK_TX_Pin;
 8002bc2:	f44f 7340 	mov.w	r3, #768	@ 0x300
 8002bc6:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002bca:	2302      	movs	r3, #2
 8002bcc:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8002bd0:	2301      	movs	r3, #1
 8002bd2:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002bd6:	2303      	movs	r3, #3
 8002bd8:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8002bdc:	2307      	movs	r3, #7
 8002bde:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8002be2:	f107 03a4 	add.w	r3, r7, #164	@ 0xa4
 8002be6:	4619      	mov	r1, r3
 8002be8:	4806      	ldr	r0, [pc, #24]	@ (8002c04 <HAL_UART_MspInit+0x184>)
 8002bea:	f000 fba1 	bl	8003330 <HAL_GPIO_Init>
}
 8002bee:	bf00      	nop
 8002bf0:	37b8      	adds	r7, #184	@ 0xb8
 8002bf2:	46bd      	mov	sp, r7
 8002bf4:	bd80      	pop	{r7, pc}
 8002bf6:	bf00      	nop
 8002bf8:	40004400 	.word	0x40004400
 8002bfc:	40023800 	.word	0x40023800
 8002c00:	40020000 	.word	0x40020000
 8002c04:	40020c00 	.word	0x40020c00
 8002c08:	40004800 	.word	0x40004800

08002c0c <HAL_PCD_MspInit>:
* This function configures the hardware resources used in this example
* @param hpcd: PCD handle pointer
* @retval None
*/
void HAL_PCD_MspInit(PCD_HandleTypeDef* hpcd)
{
 8002c0c:	b580      	push	{r7, lr}
 8002c0e:	b0ac      	sub	sp, #176	@ 0xb0
 8002c10:	af00      	add	r7, sp, #0
 8002c12:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002c14:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 8002c18:	2200      	movs	r2, #0
 8002c1a:	601a      	str	r2, [r3, #0]
 8002c1c:	605a      	str	r2, [r3, #4]
 8002c1e:	609a      	str	r2, [r3, #8]
 8002c20:	60da      	str	r2, [r3, #12]
 8002c22:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8002c24:	f107 0318 	add.w	r3, r7, #24
 8002c28:	2284      	movs	r2, #132	@ 0x84
 8002c2a:	2100      	movs	r1, #0
 8002c2c:	4618      	mov	r0, r3
 8002c2e:	f007 fffd 	bl	800ac2c <memset>
  if(hpcd->Instance==USB_OTG_FS)
 8002c32:	687b      	ldr	r3, [r7, #4]
 8002c34:	681b      	ldr	r3, [r3, #0]
 8002c36:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8002c3a:	d159      	bne.n	8002cf0 <HAL_PCD_MspInit+0xe4>

  /* USER CODE END USB_OTG_FS_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_CLK48;
 8002c3c:	f44f 1300 	mov.w	r3, #2097152	@ 0x200000
 8002c40:	61bb      	str	r3, [r7, #24]
    PeriphClkInitStruct.Clk48ClockSelection = RCC_CLK48SOURCE_PLL;
 8002c42:	2300      	movs	r3, #0
 8002c44:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8002c48:	f107 0318 	add.w	r3, r7, #24
 8002c4c:	4618      	mov	r0, r3
 8002c4e:	f001 fbeb 	bl	8004428 <HAL_RCCEx_PeriphCLKConfig>
 8002c52:	4603      	mov	r3, r0
 8002c54:	2b00      	cmp	r3, #0
 8002c56:	d001      	beq.n	8002c5c <HAL_PCD_MspInit+0x50>
    {
      Error_Handler();
 8002c58:	f7ff fe70 	bl	800293c <Error_Handler>
    }

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002c5c:	4b26      	ldr	r3, [pc, #152]	@ (8002cf8 <HAL_PCD_MspInit+0xec>)
 8002c5e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002c60:	4a25      	ldr	r2, [pc, #148]	@ (8002cf8 <HAL_PCD_MspInit+0xec>)
 8002c62:	f043 0301 	orr.w	r3, r3, #1
 8002c66:	6313      	str	r3, [r2, #48]	@ 0x30
 8002c68:	4b23      	ldr	r3, [pc, #140]	@ (8002cf8 <HAL_PCD_MspInit+0xec>)
 8002c6a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002c6c:	f003 0301 	and.w	r3, r3, #1
 8002c70:	617b      	str	r3, [r7, #20]
 8002c72:	697b      	ldr	r3, [r7, #20]
    PA9     ------> USB_OTG_FS_VBUS
    PA10     ------> USB_OTG_FS_ID
    PA11     ------> USB_OTG_FS_DM
    PA12     ------> USB_OTG_FS_DP
    */
    GPIO_InitStruct.Pin = USB_SOF_Pin|USB_ID_Pin|USB_DM_Pin|USB_DP_Pin;
 8002c74:	f44f 53e8 	mov.w	r3, #7424	@ 0x1d00
 8002c78:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002c7c:	2302      	movs	r3, #2
 8002c7e:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002c82:	2300      	movs	r3, #0
 8002c84:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002c88:	2303      	movs	r3, #3
 8002c8a:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 8002c8e:	230a      	movs	r3, #10
 8002c90:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002c94:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 8002c98:	4619      	mov	r1, r3
 8002c9a:	4818      	ldr	r0, [pc, #96]	@ (8002cfc <HAL_PCD_MspInit+0xf0>)
 8002c9c:	f000 fb48 	bl	8003330 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = USB_VBUS_Pin;
 8002ca0:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8002ca4:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002ca8:	2300      	movs	r3, #0
 8002caa:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002cae:	2300      	movs	r3, #0
 8002cb0:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    HAL_GPIO_Init(USB_VBUS_GPIO_Port, &GPIO_InitStruct);
 8002cb4:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 8002cb8:	4619      	mov	r1, r3
 8002cba:	4810      	ldr	r0, [pc, #64]	@ (8002cfc <HAL_PCD_MspInit+0xf0>)
 8002cbc:	f000 fb38 	bl	8003330 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 8002cc0:	4b0d      	ldr	r3, [pc, #52]	@ (8002cf8 <HAL_PCD_MspInit+0xec>)
 8002cc2:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002cc4:	4a0c      	ldr	r2, [pc, #48]	@ (8002cf8 <HAL_PCD_MspInit+0xec>)
 8002cc6:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8002cca:	6353      	str	r3, [r2, #52]	@ 0x34
 8002ccc:	4b0a      	ldr	r3, [pc, #40]	@ (8002cf8 <HAL_PCD_MspInit+0xec>)
 8002cce:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002cd0:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002cd4:	613b      	str	r3, [r7, #16]
 8002cd6:	693b      	ldr	r3, [r7, #16]
 8002cd8:	4b07      	ldr	r3, [pc, #28]	@ (8002cf8 <HAL_PCD_MspInit+0xec>)
 8002cda:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002cdc:	4a06      	ldr	r2, [pc, #24]	@ (8002cf8 <HAL_PCD_MspInit+0xec>)
 8002cde:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8002ce2:	6453      	str	r3, [r2, #68]	@ 0x44
 8002ce4:	4b04      	ldr	r3, [pc, #16]	@ (8002cf8 <HAL_PCD_MspInit+0xec>)
 8002ce6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002ce8:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8002cec:	60fb      	str	r3, [r7, #12]
 8002cee:	68fb      	ldr	r3, [r7, #12]

  /* USER CODE END USB_OTG_FS_MspInit 1 */

  }

}
 8002cf0:	bf00      	nop
 8002cf2:	37b0      	adds	r7, #176	@ 0xb0
 8002cf4:	46bd      	mov	sp, r7
 8002cf6:	bd80      	pop	{r7, pc}
 8002cf8:	40023800 	.word	0x40023800
 8002cfc:	40020000 	.word	0x40020000

08002d00 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002d00:	b580      	push	{r7, lr}
 8002d02:	b08e      	sub	sp, #56	@ 0x38
 8002d04:	af00      	add	r7, sp, #0
 8002d06:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock, uwAPB1Prescaler = 0U;
 8002d08:	2300      	movs	r3, #0
 8002d0a:	62fb      	str	r3, [r7, #44]	@ 0x2c

  uint32_t              uwPrescalerValue = 0U;
 8002d0c:	2300      	movs	r3, #0
 8002d0e:	62bb      	str	r3, [r7, #40]	@ 0x28
  uint32_t              pFLatency;
  HAL_StatusTypeDef     status;

  /* Enable TIM6 clock */
  __HAL_RCC_TIM6_CLK_ENABLE();
 8002d10:	4b33      	ldr	r3, [pc, #204]	@ (8002de0 <HAL_InitTick+0xe0>)
 8002d12:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002d14:	4a32      	ldr	r2, [pc, #200]	@ (8002de0 <HAL_InitTick+0xe0>)
 8002d16:	f043 0310 	orr.w	r3, r3, #16
 8002d1a:	6413      	str	r3, [r2, #64]	@ 0x40
 8002d1c:	4b30      	ldr	r3, [pc, #192]	@ (8002de0 <HAL_InitTick+0xe0>)
 8002d1e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002d20:	f003 0310 	and.w	r3, r3, #16
 8002d24:	60fb      	str	r3, [r7, #12]
 8002d26:	68fb      	ldr	r3, [r7, #12]
  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8002d28:	f107 0210 	add.w	r2, r7, #16
 8002d2c:	f107 0314 	add.w	r3, r7, #20
 8002d30:	4611      	mov	r1, r2
 8002d32:	4618      	mov	r0, r3
 8002d34:	f001 fb46 	bl	80043c4 <HAL_RCC_GetClockConfig>
  /* Get APB1 prescaler */
  uwAPB1Prescaler = clkconfig.APB1CLKDivider;
 8002d38:	6a3b      	ldr	r3, [r7, #32]
 8002d3a:	62fb      	str	r3, [r7, #44]	@ 0x2c
  /* Compute TIM6 clock */
  if (uwAPB1Prescaler == RCC_HCLK_DIV1)
 8002d3c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002d3e:	2b00      	cmp	r3, #0
 8002d40:	d103      	bne.n	8002d4a <HAL_InitTick+0x4a>
  {
    uwTimclock = HAL_RCC_GetPCLK1Freq();
 8002d42:	f001 fb17 	bl	8004374 <HAL_RCC_GetPCLK1Freq>
 8002d46:	6378      	str	r0, [r7, #52]	@ 0x34
 8002d48:	e004      	b.n	8002d54 <HAL_InitTick+0x54>
  }
  else
  {
    uwTimclock = 2UL * HAL_RCC_GetPCLK1Freq();
 8002d4a:	f001 fb13 	bl	8004374 <HAL_RCC_GetPCLK1Freq>
 8002d4e:	4603      	mov	r3, r0
 8002d50:	005b      	lsls	r3, r3, #1
 8002d52:	637b      	str	r3, [r7, #52]	@ 0x34
  }

  /* Compute the prescaler value to have TIM6 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 8002d54:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002d56:	4a23      	ldr	r2, [pc, #140]	@ (8002de4 <HAL_InitTick+0xe4>)
 8002d58:	fba2 2303 	umull	r2, r3, r2, r3
 8002d5c:	0c9b      	lsrs	r3, r3, #18
 8002d5e:	3b01      	subs	r3, #1
 8002d60:	62bb      	str	r3, [r7, #40]	@ 0x28

  /* Initialize TIM6 */
  htim6.Instance = TIM6;
 8002d62:	4b21      	ldr	r3, [pc, #132]	@ (8002de8 <HAL_InitTick+0xe8>)
 8002d64:	4a21      	ldr	r2, [pc, #132]	@ (8002dec <HAL_InitTick+0xec>)
 8002d66:	601a      	str	r2, [r3, #0]
  + Period = [(TIM6CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim6.Init.Period = (1000000U / 1000U) - 1U;
 8002d68:	4b1f      	ldr	r3, [pc, #124]	@ (8002de8 <HAL_InitTick+0xe8>)
 8002d6a:	f240 32e7 	movw	r2, #999	@ 0x3e7
 8002d6e:	60da      	str	r2, [r3, #12]
  htim6.Init.Prescaler = uwPrescalerValue;
 8002d70:	4a1d      	ldr	r2, [pc, #116]	@ (8002de8 <HAL_InitTick+0xe8>)
 8002d72:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002d74:	6053      	str	r3, [r2, #4]
  htim6.Init.ClockDivision = 0;
 8002d76:	4b1c      	ldr	r3, [pc, #112]	@ (8002de8 <HAL_InitTick+0xe8>)
 8002d78:	2200      	movs	r2, #0
 8002d7a:	611a      	str	r2, [r3, #16]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002d7c:	4b1a      	ldr	r3, [pc, #104]	@ (8002de8 <HAL_InitTick+0xe8>)
 8002d7e:	2200      	movs	r2, #0
 8002d80:	609a      	str	r2, [r3, #8]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002d82:	4b19      	ldr	r3, [pc, #100]	@ (8002de8 <HAL_InitTick+0xe8>)
 8002d84:	2200      	movs	r2, #0
 8002d86:	619a      	str	r2, [r3, #24]

  status = HAL_TIM_Base_Init(&htim6);
 8002d88:	4817      	ldr	r0, [pc, #92]	@ (8002de8 <HAL_InitTick+0xe8>)
 8002d8a:	f002 f826 	bl	8004dda <HAL_TIM_Base_Init>
 8002d8e:	4603      	mov	r3, r0
 8002d90:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
  if (status == HAL_OK)
 8002d94:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8002d98:	2b00      	cmp	r3, #0
 8002d9a:	d11b      	bne.n	8002dd4 <HAL_InitTick+0xd4>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&htim6);
 8002d9c:	4812      	ldr	r0, [pc, #72]	@ (8002de8 <HAL_InitTick+0xe8>)
 8002d9e:	f002 f873 	bl	8004e88 <HAL_TIM_Base_Start_IT>
 8002da2:	4603      	mov	r3, r0
 8002da4:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
    if (status == HAL_OK)
 8002da8:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8002dac:	2b00      	cmp	r3, #0
 8002dae:	d111      	bne.n	8002dd4 <HAL_InitTick+0xd4>
    {
    /* Enable the TIM6 global Interrupt */
        HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 8002db0:	2036      	movs	r0, #54	@ 0x36
 8002db2:	f000 faaf 	bl	8003314 <HAL_NVIC_EnableIRQ>
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8002db6:	687b      	ldr	r3, [r7, #4]
 8002db8:	2b0f      	cmp	r3, #15
 8002dba:	d808      	bhi.n	8002dce <HAL_InitTick+0xce>
      {
        /* Configure the TIM IRQ priority */
        HAL_NVIC_SetPriority(TIM6_DAC_IRQn, TickPriority, 0U);
 8002dbc:	2200      	movs	r2, #0
 8002dbe:	6879      	ldr	r1, [r7, #4]
 8002dc0:	2036      	movs	r0, #54	@ 0x36
 8002dc2:	f000 fa8b 	bl	80032dc <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8002dc6:	4a0a      	ldr	r2, [pc, #40]	@ (8002df0 <HAL_InitTick+0xf0>)
 8002dc8:	687b      	ldr	r3, [r7, #4]
 8002dca:	6013      	str	r3, [r2, #0]
 8002dcc:	e002      	b.n	8002dd4 <HAL_InitTick+0xd4>
      }
      else
      {
        status = HAL_ERROR;
 8002dce:	2301      	movs	r3, #1
 8002dd0:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
      }
    }
  }

 /* Return function status */
  return status;
 8002dd4:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
}
 8002dd8:	4618      	mov	r0, r3
 8002dda:	3738      	adds	r7, #56	@ 0x38
 8002ddc:	46bd      	mov	sp, r7
 8002dde:	bd80      	pop	{r7, pc}
 8002de0:	40023800 	.word	0x40023800
 8002de4:	431bde83 	.word	0x431bde83
 8002de8:	2000091c 	.word	0x2000091c
 8002dec:	40001000 	.word	0x40001000
 8002df0:	20000008 	.word	0x20000008

08002df4 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8002df4:	b480      	push	{r7}
 8002df6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8002df8:	bf00      	nop
 8002dfa:	e7fd      	b.n	8002df8 <NMI_Handler+0x4>

08002dfc <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8002dfc:	b480      	push	{r7}
 8002dfe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8002e00:	bf00      	nop
 8002e02:	e7fd      	b.n	8002e00 <HardFault_Handler+0x4>

08002e04 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8002e04:	b480      	push	{r7}
 8002e06:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8002e08:	bf00      	nop
 8002e0a:	e7fd      	b.n	8002e08 <MemManage_Handler+0x4>

08002e0c <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8002e0c:	b480      	push	{r7}
 8002e0e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8002e10:	bf00      	nop
 8002e12:	e7fd      	b.n	8002e10 <BusFault_Handler+0x4>

08002e14 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8002e14:	b480      	push	{r7}
 8002e16:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8002e18:	bf00      	nop
 8002e1a:	e7fd      	b.n	8002e18 <UsageFault_Handler+0x4>

08002e1c <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8002e1c:	b480      	push	{r7}
 8002e1e:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8002e20:	bf00      	nop
 8002e22:	46bd      	mov	sp, r7
 8002e24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e28:	4770      	bx	lr
	...

08002e2c <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 8002e2c:	b580      	push	{r7, lr}
 8002e2e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8002e30:	4802      	ldr	r0, [pc, #8]	@ (8002e3c <TIM2_IRQHandler+0x10>)
 8002e32:	f002 f8a1 	bl	8004f78 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 8002e36:	bf00      	nop
 8002e38:	bd80      	pop	{r7, pc}
 8002e3a:	bf00      	nop
 8002e3c:	20000208 	.word	0x20000208

08002e40 <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 8002e40:	b580      	push	{r7, lr}
 8002e42:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(USER_Btn_Pin);
 8002e44:	f44f 5000 	mov.w	r0, #8192	@ 0x2000
 8002e48:	f000 fc50 	bl	80036ec <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 8002e4c:	bf00      	nop
 8002e4e:	bd80      	pop	{r7, pc}

08002e50 <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt, DAC1 and DAC2 underrun error interrupts.
  */
void TIM6_DAC_IRQHandler(void)
{
 8002e50:	b580      	push	{r7, lr}
 8002e52:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 8002e54:	4802      	ldr	r0, [pc, #8]	@ (8002e60 <TIM6_DAC_IRQHandler+0x10>)
 8002e56:	f002 f88f 	bl	8004f78 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 8002e5a:	bf00      	nop
 8002e5c:	bd80      	pop	{r7, pc}
 8002e5e:	bf00      	nop
 8002e60:	2000091c 	.word	0x2000091c

08002e64 <RNG_IRQHandler>:

/**
  * @brief This function handles HASH and RNG global interrupts.
  */
void HASH_RNG_IRQHandler(void)
{
 8002e64:	b580      	push	{r7, lr}
 8002e66:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HASH_RNG_IRQn 0 */

  /* USER CODE END HASH_RNG_IRQn 0 */
  HAL_RNG_IRQHandler(&hrng);
 8002e68:	4802      	ldr	r0, [pc, #8]	@ (8002e74 <RNG_IRQHandler+0x10>)
 8002e6a:	f001 ff4d 	bl	8004d08 <HAL_RNG_IRQHandler>
  /* USER CODE BEGIN HASH_RNG_IRQn 1 */

  /* USER CODE END HASH_RNG_IRQn 1 */
}
 8002e6e:	bf00      	nop
 8002e70:	bd80      	pop	{r7, pc}
 8002e72:	bf00      	nop
 8002e74:	200001f8 	.word	0x200001f8

08002e78 <ITM_SendChar>:

// ITM Register Address
#define ITM_STIMULUS_PORT0 	*((volatile uint32_t*) 0xE0000000)
#define ITM_TRACE_EN		*((volatile uint32_t*) 0xE0000E00)

void ITM_SendChar(uint8_t ch) {
 8002e78:	b480      	push	{r7}
 8002e7a:	b083      	sub	sp, #12
 8002e7c:	af00      	add	r7, sp, #0
 8002e7e:	4603      	mov	r3, r0
 8002e80:	71fb      	strb	r3, [r7, #7]

	// Enable TRCENA
	DEMCR |= (1<<24);
 8002e82:	4b0f      	ldr	r3, [pc, #60]	@ (8002ec0 <ITM_SendChar+0x48>)
 8002e84:	681b      	ldr	r3, [r3, #0]
 8002e86:	4a0e      	ldr	r2, [pc, #56]	@ (8002ec0 <ITM_SendChar+0x48>)
 8002e88:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8002e8c:	6013      	str	r3, [r2, #0]

	//Enable Stimulus Port0
	ITM_TRACE_EN |= (1<<0);
 8002e8e:	4b0d      	ldr	r3, [pc, #52]	@ (8002ec4 <ITM_SendChar+0x4c>)
 8002e90:	681b      	ldr	r3, [r3, #0]
 8002e92:	4a0c      	ldr	r2, [pc, #48]	@ (8002ec4 <ITM_SendChar+0x4c>)
 8002e94:	f043 0301 	orr.w	r3, r3, #1
 8002e98:	6013      	str	r3, [r2, #0]

	// Read FIFO Status in bit [0]
	while(!(ITM_STIMULUS_PORT0 & 1));
 8002e9a:	bf00      	nop
 8002e9c:	f04f 4360 	mov.w	r3, #3758096384	@ 0xe0000000
 8002ea0:	681b      	ldr	r3, [r3, #0]
 8002ea2:	f003 0301 	and.w	r3, r3, #1
 8002ea6:	2b00      	cmp	r3, #0
 8002ea8:	d0f8      	beq.n	8002e9c <ITM_SendChar+0x24>

	// Write to ITM Stimulus Port0
	ITM_STIMULUS_PORT0 = ch;
 8002eaa:	f04f 4260 	mov.w	r2, #3758096384	@ 0xe0000000
 8002eae:	79fb      	ldrb	r3, [r7, #7]
 8002eb0:	6013      	str	r3, [r2, #0]
}
 8002eb2:	bf00      	nop
 8002eb4:	370c      	adds	r7, #12
 8002eb6:	46bd      	mov	sp, r7
 8002eb8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ebc:	4770      	bx	lr
 8002ebe:	bf00      	nop
 8002ec0:	e000edfc 	.word	0xe000edfc
 8002ec4:	e0000e00 	.word	0xe0000e00

08002ec8 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8002ec8:	b480      	push	{r7}
 8002eca:	af00      	add	r7, sp, #0
  return 1;
 8002ecc:	2301      	movs	r3, #1
}
 8002ece:	4618      	mov	r0, r3
 8002ed0:	46bd      	mov	sp, r7
 8002ed2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ed6:	4770      	bx	lr

08002ed8 <_kill>:

int _kill(int pid, int sig)
{
 8002ed8:	b580      	push	{r7, lr}
 8002eda:	b082      	sub	sp, #8
 8002edc:	af00      	add	r7, sp, #0
 8002ede:	6078      	str	r0, [r7, #4]
 8002ee0:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8002ee2:	f007 ff5f 	bl	800ada4 <__errno>
 8002ee6:	4603      	mov	r3, r0
 8002ee8:	2216      	movs	r2, #22
 8002eea:	601a      	str	r2, [r3, #0]
  return -1;
 8002eec:	f04f 33ff 	mov.w	r3, #4294967295
}
 8002ef0:	4618      	mov	r0, r3
 8002ef2:	3708      	adds	r7, #8
 8002ef4:	46bd      	mov	sp, r7
 8002ef6:	bd80      	pop	{r7, pc}

08002ef8 <_exit>:

void _exit (int status)
{
 8002ef8:	b580      	push	{r7, lr}
 8002efa:	b082      	sub	sp, #8
 8002efc:	af00      	add	r7, sp, #0
 8002efe:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8002f00:	f04f 31ff 	mov.w	r1, #4294967295
 8002f04:	6878      	ldr	r0, [r7, #4]
 8002f06:	f7ff ffe7 	bl	8002ed8 <_kill>
  while (1) {}    /* Make sure we hang here */
 8002f0a:	bf00      	nop
 8002f0c:	e7fd      	b.n	8002f0a <_exit+0x12>

08002f0e <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8002f0e:	b580      	push	{r7, lr}
 8002f10:	b086      	sub	sp, #24
 8002f12:	af00      	add	r7, sp, #0
 8002f14:	60f8      	str	r0, [r7, #12]
 8002f16:	60b9      	str	r1, [r7, #8]
 8002f18:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002f1a:	2300      	movs	r3, #0
 8002f1c:	617b      	str	r3, [r7, #20]
 8002f1e:	e00a      	b.n	8002f36 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8002f20:	f3af 8000 	nop.w
 8002f24:	4601      	mov	r1, r0
 8002f26:	68bb      	ldr	r3, [r7, #8]
 8002f28:	1c5a      	adds	r2, r3, #1
 8002f2a:	60ba      	str	r2, [r7, #8]
 8002f2c:	b2ca      	uxtb	r2, r1
 8002f2e:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002f30:	697b      	ldr	r3, [r7, #20]
 8002f32:	3301      	adds	r3, #1
 8002f34:	617b      	str	r3, [r7, #20]
 8002f36:	697a      	ldr	r2, [r7, #20]
 8002f38:	687b      	ldr	r3, [r7, #4]
 8002f3a:	429a      	cmp	r2, r3
 8002f3c:	dbf0      	blt.n	8002f20 <_read+0x12>
  }

  return len;
 8002f3e:	687b      	ldr	r3, [r7, #4]
}
 8002f40:	4618      	mov	r0, r3
 8002f42:	3718      	adds	r7, #24
 8002f44:	46bd      	mov	sp, r7
 8002f46:	bd80      	pop	{r7, pc}

08002f48 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8002f48:	b580      	push	{r7, lr}
 8002f4a:	b086      	sub	sp, #24
 8002f4c:	af00      	add	r7, sp, #0
 8002f4e:	60f8      	str	r0, [r7, #12]
 8002f50:	60b9      	str	r1, [r7, #8]
 8002f52:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002f54:	2300      	movs	r3, #0
 8002f56:	617b      	str	r3, [r7, #20]
 8002f58:	e009      	b.n	8002f6e <_write+0x26>
  {
    //__io_putchar(*ptr++);
	  ITM_SendChar(*ptr++);
 8002f5a:	68bb      	ldr	r3, [r7, #8]
 8002f5c:	1c5a      	adds	r2, r3, #1
 8002f5e:	60ba      	str	r2, [r7, #8]
 8002f60:	781b      	ldrb	r3, [r3, #0]
 8002f62:	4618      	mov	r0, r3
 8002f64:	f7ff ff88 	bl	8002e78 <ITM_SendChar>
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002f68:	697b      	ldr	r3, [r7, #20]
 8002f6a:	3301      	adds	r3, #1
 8002f6c:	617b      	str	r3, [r7, #20]
 8002f6e:	697a      	ldr	r2, [r7, #20]
 8002f70:	687b      	ldr	r3, [r7, #4]
 8002f72:	429a      	cmp	r2, r3
 8002f74:	dbf1      	blt.n	8002f5a <_write+0x12>
  }
  return len;
 8002f76:	687b      	ldr	r3, [r7, #4]
}
 8002f78:	4618      	mov	r0, r3
 8002f7a:	3718      	adds	r7, #24
 8002f7c:	46bd      	mov	sp, r7
 8002f7e:	bd80      	pop	{r7, pc}

08002f80 <_close>:

int _close(int file)
{
 8002f80:	b480      	push	{r7}
 8002f82:	b083      	sub	sp, #12
 8002f84:	af00      	add	r7, sp, #0
 8002f86:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8002f88:	f04f 33ff 	mov.w	r3, #4294967295
}
 8002f8c:	4618      	mov	r0, r3
 8002f8e:	370c      	adds	r7, #12
 8002f90:	46bd      	mov	sp, r7
 8002f92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f96:	4770      	bx	lr

08002f98 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8002f98:	b480      	push	{r7}
 8002f9a:	b083      	sub	sp, #12
 8002f9c:	af00      	add	r7, sp, #0
 8002f9e:	6078      	str	r0, [r7, #4]
 8002fa0:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8002fa2:	683b      	ldr	r3, [r7, #0]
 8002fa4:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8002fa8:	605a      	str	r2, [r3, #4]
  return 0;
 8002faa:	2300      	movs	r3, #0
}
 8002fac:	4618      	mov	r0, r3
 8002fae:	370c      	adds	r7, #12
 8002fb0:	46bd      	mov	sp, r7
 8002fb2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002fb6:	4770      	bx	lr

08002fb8 <_isatty>:

int _isatty(int file)
{
 8002fb8:	b480      	push	{r7}
 8002fba:	b083      	sub	sp, #12
 8002fbc:	af00      	add	r7, sp, #0
 8002fbe:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8002fc0:	2301      	movs	r3, #1
}
 8002fc2:	4618      	mov	r0, r3
 8002fc4:	370c      	adds	r7, #12
 8002fc6:	46bd      	mov	sp, r7
 8002fc8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002fcc:	4770      	bx	lr

08002fce <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8002fce:	b480      	push	{r7}
 8002fd0:	b085      	sub	sp, #20
 8002fd2:	af00      	add	r7, sp, #0
 8002fd4:	60f8      	str	r0, [r7, #12]
 8002fd6:	60b9      	str	r1, [r7, #8]
 8002fd8:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8002fda:	2300      	movs	r3, #0
}
 8002fdc:	4618      	mov	r0, r3
 8002fde:	3714      	adds	r7, #20
 8002fe0:	46bd      	mov	sp, r7
 8002fe2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002fe6:	4770      	bx	lr

08002fe8 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8002fe8:	b580      	push	{r7, lr}
 8002fea:	b086      	sub	sp, #24
 8002fec:	af00      	add	r7, sp, #0
 8002fee:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8002ff0:	4a14      	ldr	r2, [pc, #80]	@ (8003044 <_sbrk+0x5c>)
 8002ff2:	4b15      	ldr	r3, [pc, #84]	@ (8003048 <_sbrk+0x60>)
 8002ff4:	1ad3      	subs	r3, r2, r3
 8002ff6:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8002ff8:	697b      	ldr	r3, [r7, #20]
 8002ffa:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8002ffc:	4b13      	ldr	r3, [pc, #76]	@ (800304c <_sbrk+0x64>)
 8002ffe:	681b      	ldr	r3, [r3, #0]
 8003000:	2b00      	cmp	r3, #0
 8003002:	d102      	bne.n	800300a <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8003004:	4b11      	ldr	r3, [pc, #68]	@ (800304c <_sbrk+0x64>)
 8003006:	4a12      	ldr	r2, [pc, #72]	@ (8003050 <_sbrk+0x68>)
 8003008:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800300a:	4b10      	ldr	r3, [pc, #64]	@ (800304c <_sbrk+0x64>)
 800300c:	681a      	ldr	r2, [r3, #0]
 800300e:	687b      	ldr	r3, [r7, #4]
 8003010:	4413      	add	r3, r2
 8003012:	693a      	ldr	r2, [r7, #16]
 8003014:	429a      	cmp	r2, r3
 8003016:	d207      	bcs.n	8003028 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8003018:	f007 fec4 	bl	800ada4 <__errno>
 800301c:	4603      	mov	r3, r0
 800301e:	220c      	movs	r2, #12
 8003020:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8003022:	f04f 33ff 	mov.w	r3, #4294967295
 8003026:	e009      	b.n	800303c <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8003028:	4b08      	ldr	r3, [pc, #32]	@ (800304c <_sbrk+0x64>)
 800302a:	681b      	ldr	r3, [r3, #0]
 800302c:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800302e:	4b07      	ldr	r3, [pc, #28]	@ (800304c <_sbrk+0x64>)
 8003030:	681a      	ldr	r2, [r3, #0]
 8003032:	687b      	ldr	r3, [r7, #4]
 8003034:	4413      	add	r3, r2
 8003036:	4a05      	ldr	r2, [pc, #20]	@ (800304c <_sbrk+0x64>)
 8003038:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800303a:	68fb      	ldr	r3, [r7, #12]
}
 800303c:	4618      	mov	r0, r3
 800303e:	3718      	adds	r7, #24
 8003040:	46bd      	mov	sp, r7
 8003042:	bd80      	pop	{r7, pc}
 8003044:	20050000 	.word	0x20050000
 8003048:	00000400 	.word	0x00000400
 800304c:	20000968 	.word	0x20000968
 8003050:	20019f38 	.word	0x20019f38

08003054 <SystemInit>:
  *         SystemFrequency variable.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8003054:	b480      	push	{r7}
 8003056:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8003058:	4b06      	ldr	r3, [pc, #24]	@ (8003074 <SystemInit+0x20>)
 800305a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800305e:	4a05      	ldr	r2, [pc, #20]	@ (8003074 <SystemInit+0x20>)
 8003060:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8003064:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8003068:	bf00      	nop
 800306a:	46bd      	mov	sp, r7
 800306c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003070:	4770      	bx	lr
 8003072:	bf00      	nop
 8003074:	e000ed00 	.word	0xe000ed00

08003078 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 8003078:	f8df d034 	ldr.w	sp, [pc, #52]	@ 80030b0 <LoopFillZerobss+0xe>
  
/* Call the clock system initialization function.*/
  bl  SystemInit   
 800307c:	f7ff ffea 	bl	8003054 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8003080:	480c      	ldr	r0, [pc, #48]	@ (80030b4 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8003082:	490d      	ldr	r1, [pc, #52]	@ (80030b8 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8003084:	4a0d      	ldr	r2, [pc, #52]	@ (80030bc <LoopFillZerobss+0x1a>)
  movs r3, #0
 8003086:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8003088:	e002      	b.n	8003090 <LoopCopyDataInit>

0800308a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800308a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 800308c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800308e:	3304      	adds	r3, #4

08003090 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8003090:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8003092:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8003094:	d3f9      	bcc.n	800308a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8003096:	4a0a      	ldr	r2, [pc, #40]	@ (80030c0 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8003098:	4c0a      	ldr	r4, [pc, #40]	@ (80030c4 <LoopFillZerobss+0x22>)
  movs r3, #0
 800309a:	2300      	movs	r3, #0
  b LoopFillZerobss
 800309c:	e001      	b.n	80030a2 <LoopFillZerobss>

0800309e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800309e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80030a0:	3204      	adds	r2, #4

080030a2 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80030a2:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80030a4:	d3fb      	bcc.n	800309e <FillZerobss>
  
/* Call static constructors */
    bl __libc_init_array
 80030a6:	f007 fe83 	bl	800adb0 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80030aa:	f7ff f8b3 	bl	8002214 <main>
  bx  lr    
 80030ae:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 80030b0:	20050000 	.word	0x20050000
  ldr r0, =_sdata
 80030b4:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80030b8:	200001dc 	.word	0x200001dc
  ldr r2, =_sidata
 80030bc:	0800e460 	.word	0x0800e460
  ldr r2, =_sbss
 80030c0:	200001dc 	.word	0x200001dc
  ldr r4, =_ebss
 80030c4:	20019f38 	.word	0x20019f38

080030c8 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80030c8:	e7fe      	b.n	80030c8 <ADC_IRQHandler>

080030ca <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80030ca:	b580      	push	{r7, lr}
 80030cc:	af00      	add	r7, sp, #0
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80030ce:	2003      	movs	r0, #3
 80030d0:	f000 f8f9 	bl	80032c6 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80030d4:	200f      	movs	r0, #15
 80030d6:	f7ff fe13 	bl	8002d00 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80030da:	f7ff fc37 	bl	800294c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80030de:	2300      	movs	r3, #0
}
 80030e0:	4618      	mov	r0, r3
 80030e2:	bd80      	pop	{r7, pc}

080030e4 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80030e4:	b480      	push	{r7}
 80030e6:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80030e8:	4b06      	ldr	r3, [pc, #24]	@ (8003104 <HAL_IncTick+0x20>)
 80030ea:	781b      	ldrb	r3, [r3, #0]
 80030ec:	461a      	mov	r2, r3
 80030ee:	4b06      	ldr	r3, [pc, #24]	@ (8003108 <HAL_IncTick+0x24>)
 80030f0:	681b      	ldr	r3, [r3, #0]
 80030f2:	4413      	add	r3, r2
 80030f4:	4a04      	ldr	r2, [pc, #16]	@ (8003108 <HAL_IncTick+0x24>)
 80030f6:	6013      	str	r3, [r2, #0]
}
 80030f8:	bf00      	nop
 80030fa:	46bd      	mov	sp, r7
 80030fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003100:	4770      	bx	lr
 8003102:	bf00      	nop
 8003104:	2000000c 	.word	0x2000000c
 8003108:	2000096c 	.word	0x2000096c

0800310c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 800310c:	b480      	push	{r7}
 800310e:	af00      	add	r7, sp, #0
  return uwTick;
 8003110:	4b03      	ldr	r3, [pc, #12]	@ (8003120 <HAL_GetTick+0x14>)
 8003112:	681b      	ldr	r3, [r3, #0]
}
 8003114:	4618      	mov	r0, r3
 8003116:	46bd      	mov	sp, r7
 8003118:	f85d 7b04 	ldr.w	r7, [sp], #4
 800311c:	4770      	bx	lr
 800311e:	bf00      	nop
 8003120:	2000096c 	.word	0x2000096c

08003124 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8003124:	b580      	push	{r7, lr}
 8003126:	b084      	sub	sp, #16
 8003128:	af00      	add	r7, sp, #0
 800312a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 800312c:	f7ff ffee 	bl	800310c <HAL_GetTick>
 8003130:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8003132:	687b      	ldr	r3, [r7, #4]
 8003134:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8003136:	68fb      	ldr	r3, [r7, #12]
 8003138:	f1b3 3fff 	cmp.w	r3, #4294967295
 800313c:	d005      	beq.n	800314a <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 800313e:	4b0a      	ldr	r3, [pc, #40]	@ (8003168 <HAL_Delay+0x44>)
 8003140:	781b      	ldrb	r3, [r3, #0]
 8003142:	461a      	mov	r2, r3
 8003144:	68fb      	ldr	r3, [r7, #12]
 8003146:	4413      	add	r3, r2
 8003148:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 800314a:	bf00      	nop
 800314c:	f7ff ffde 	bl	800310c <HAL_GetTick>
 8003150:	4602      	mov	r2, r0
 8003152:	68bb      	ldr	r3, [r7, #8]
 8003154:	1ad3      	subs	r3, r2, r3
 8003156:	68fa      	ldr	r2, [r7, #12]
 8003158:	429a      	cmp	r2, r3
 800315a:	d8f7      	bhi.n	800314c <HAL_Delay+0x28>
  {
  }
}
 800315c:	bf00      	nop
 800315e:	bf00      	nop
 8003160:	3710      	adds	r7, #16
 8003162:	46bd      	mov	sp, r7
 8003164:	bd80      	pop	{r7, pc}
 8003166:	bf00      	nop
 8003168:	2000000c 	.word	0x2000000c

0800316c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800316c:	b480      	push	{r7}
 800316e:	b085      	sub	sp, #20
 8003170:	af00      	add	r7, sp, #0
 8003172:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8003174:	687b      	ldr	r3, [r7, #4]
 8003176:	f003 0307 	and.w	r3, r3, #7
 800317a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800317c:	4b0b      	ldr	r3, [pc, #44]	@ (80031ac <__NVIC_SetPriorityGrouping+0x40>)
 800317e:	68db      	ldr	r3, [r3, #12]
 8003180:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8003182:	68ba      	ldr	r2, [r7, #8]
 8003184:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8003188:	4013      	ands	r3, r2
 800318a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 800318c:	68fb      	ldr	r3, [r7, #12]
 800318e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8003190:	68bb      	ldr	r3, [r7, #8]
 8003192:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 8003194:	4b06      	ldr	r3, [pc, #24]	@ (80031b0 <__NVIC_SetPriorityGrouping+0x44>)
 8003196:	4313      	orrs	r3, r2
 8003198:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800319a:	4a04      	ldr	r2, [pc, #16]	@ (80031ac <__NVIC_SetPriorityGrouping+0x40>)
 800319c:	68bb      	ldr	r3, [r7, #8]
 800319e:	60d3      	str	r3, [r2, #12]
}
 80031a0:	bf00      	nop
 80031a2:	3714      	adds	r7, #20
 80031a4:	46bd      	mov	sp, r7
 80031a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031aa:	4770      	bx	lr
 80031ac:	e000ed00 	.word	0xe000ed00
 80031b0:	05fa0000 	.word	0x05fa0000

080031b4 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80031b4:	b480      	push	{r7}
 80031b6:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80031b8:	4b04      	ldr	r3, [pc, #16]	@ (80031cc <__NVIC_GetPriorityGrouping+0x18>)
 80031ba:	68db      	ldr	r3, [r3, #12]
 80031bc:	0a1b      	lsrs	r3, r3, #8
 80031be:	f003 0307 	and.w	r3, r3, #7
}
 80031c2:	4618      	mov	r0, r3
 80031c4:	46bd      	mov	sp, r7
 80031c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031ca:	4770      	bx	lr
 80031cc:	e000ed00 	.word	0xe000ed00

080031d0 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80031d0:	b480      	push	{r7}
 80031d2:	b083      	sub	sp, #12
 80031d4:	af00      	add	r7, sp, #0
 80031d6:	4603      	mov	r3, r0
 80031d8:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80031da:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80031de:	2b00      	cmp	r3, #0
 80031e0:	db0b      	blt.n	80031fa <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80031e2:	79fb      	ldrb	r3, [r7, #7]
 80031e4:	f003 021f 	and.w	r2, r3, #31
 80031e8:	4907      	ldr	r1, [pc, #28]	@ (8003208 <__NVIC_EnableIRQ+0x38>)
 80031ea:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80031ee:	095b      	lsrs	r3, r3, #5
 80031f0:	2001      	movs	r0, #1
 80031f2:	fa00 f202 	lsl.w	r2, r0, r2
 80031f6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 80031fa:	bf00      	nop
 80031fc:	370c      	adds	r7, #12
 80031fe:	46bd      	mov	sp, r7
 8003200:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003204:	4770      	bx	lr
 8003206:	bf00      	nop
 8003208:	e000e100 	.word	0xe000e100

0800320c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 800320c:	b480      	push	{r7}
 800320e:	b083      	sub	sp, #12
 8003210:	af00      	add	r7, sp, #0
 8003212:	4603      	mov	r3, r0
 8003214:	6039      	str	r1, [r7, #0]
 8003216:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003218:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800321c:	2b00      	cmp	r3, #0
 800321e:	db0a      	blt.n	8003236 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003220:	683b      	ldr	r3, [r7, #0]
 8003222:	b2da      	uxtb	r2, r3
 8003224:	490c      	ldr	r1, [pc, #48]	@ (8003258 <__NVIC_SetPriority+0x4c>)
 8003226:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800322a:	0112      	lsls	r2, r2, #4
 800322c:	b2d2      	uxtb	r2, r2
 800322e:	440b      	add	r3, r1
 8003230:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8003234:	e00a      	b.n	800324c <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003236:	683b      	ldr	r3, [r7, #0]
 8003238:	b2da      	uxtb	r2, r3
 800323a:	4908      	ldr	r1, [pc, #32]	@ (800325c <__NVIC_SetPriority+0x50>)
 800323c:	79fb      	ldrb	r3, [r7, #7]
 800323e:	f003 030f 	and.w	r3, r3, #15
 8003242:	3b04      	subs	r3, #4
 8003244:	0112      	lsls	r2, r2, #4
 8003246:	b2d2      	uxtb	r2, r2
 8003248:	440b      	add	r3, r1
 800324a:	761a      	strb	r2, [r3, #24]
}
 800324c:	bf00      	nop
 800324e:	370c      	adds	r7, #12
 8003250:	46bd      	mov	sp, r7
 8003252:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003256:	4770      	bx	lr
 8003258:	e000e100 	.word	0xe000e100
 800325c:	e000ed00 	.word	0xe000ed00

08003260 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003260:	b480      	push	{r7}
 8003262:	b089      	sub	sp, #36	@ 0x24
 8003264:	af00      	add	r7, sp, #0
 8003266:	60f8      	str	r0, [r7, #12]
 8003268:	60b9      	str	r1, [r7, #8]
 800326a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 800326c:	68fb      	ldr	r3, [r7, #12]
 800326e:	f003 0307 	and.w	r3, r3, #7
 8003272:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8003274:	69fb      	ldr	r3, [r7, #28]
 8003276:	f1c3 0307 	rsb	r3, r3, #7
 800327a:	2b04      	cmp	r3, #4
 800327c:	bf28      	it	cs
 800327e:	2304      	movcs	r3, #4
 8003280:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8003282:	69fb      	ldr	r3, [r7, #28]
 8003284:	3304      	adds	r3, #4
 8003286:	2b06      	cmp	r3, #6
 8003288:	d902      	bls.n	8003290 <NVIC_EncodePriority+0x30>
 800328a:	69fb      	ldr	r3, [r7, #28]
 800328c:	3b03      	subs	r3, #3
 800328e:	e000      	b.n	8003292 <NVIC_EncodePriority+0x32>
 8003290:	2300      	movs	r3, #0
 8003292:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003294:	f04f 32ff 	mov.w	r2, #4294967295
 8003298:	69bb      	ldr	r3, [r7, #24]
 800329a:	fa02 f303 	lsl.w	r3, r2, r3
 800329e:	43da      	mvns	r2, r3
 80032a0:	68bb      	ldr	r3, [r7, #8]
 80032a2:	401a      	ands	r2, r3
 80032a4:	697b      	ldr	r3, [r7, #20]
 80032a6:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80032a8:	f04f 31ff 	mov.w	r1, #4294967295
 80032ac:	697b      	ldr	r3, [r7, #20]
 80032ae:	fa01 f303 	lsl.w	r3, r1, r3
 80032b2:	43d9      	mvns	r1, r3
 80032b4:	687b      	ldr	r3, [r7, #4]
 80032b6:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80032b8:	4313      	orrs	r3, r2
         );
}
 80032ba:	4618      	mov	r0, r3
 80032bc:	3724      	adds	r7, #36	@ 0x24
 80032be:	46bd      	mov	sp, r7
 80032c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032c4:	4770      	bx	lr

080032c6 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80032c6:	b580      	push	{r7, lr}
 80032c8:	b082      	sub	sp, #8
 80032ca:	af00      	add	r7, sp, #0
 80032cc:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80032ce:	6878      	ldr	r0, [r7, #4]
 80032d0:	f7ff ff4c 	bl	800316c <__NVIC_SetPriorityGrouping>
}
 80032d4:	bf00      	nop
 80032d6:	3708      	adds	r7, #8
 80032d8:	46bd      	mov	sp, r7
 80032da:	bd80      	pop	{r7, pc}

080032dc <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80032dc:	b580      	push	{r7, lr}
 80032de:	b086      	sub	sp, #24
 80032e0:	af00      	add	r7, sp, #0
 80032e2:	4603      	mov	r3, r0
 80032e4:	60b9      	str	r1, [r7, #8]
 80032e6:	607a      	str	r2, [r7, #4]
 80032e8:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 80032ea:	2300      	movs	r3, #0
 80032ec:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80032ee:	f7ff ff61 	bl	80031b4 <__NVIC_GetPriorityGrouping>
 80032f2:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80032f4:	687a      	ldr	r2, [r7, #4]
 80032f6:	68b9      	ldr	r1, [r7, #8]
 80032f8:	6978      	ldr	r0, [r7, #20]
 80032fa:	f7ff ffb1 	bl	8003260 <NVIC_EncodePriority>
 80032fe:	4602      	mov	r2, r0
 8003300:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8003304:	4611      	mov	r1, r2
 8003306:	4618      	mov	r0, r3
 8003308:	f7ff ff80 	bl	800320c <__NVIC_SetPriority>
}
 800330c:	bf00      	nop
 800330e:	3718      	adds	r7, #24
 8003310:	46bd      	mov	sp, r7
 8003312:	bd80      	pop	{r7, pc}

08003314 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f7xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003314:	b580      	push	{r7, lr}
 8003316:	b082      	sub	sp, #8
 8003318:	af00      	add	r7, sp, #0
 800331a:	4603      	mov	r3, r0
 800331c:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800331e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003322:	4618      	mov	r0, r3
 8003324:	f7ff ff54 	bl	80031d0 <__NVIC_EnableIRQ>
}
 8003328:	bf00      	nop
 800332a:	3708      	adds	r7, #8
 800332c:	46bd      	mov	sp, r7
 800332e:	bd80      	pop	{r7, pc}

08003330 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8003330:	b480      	push	{r7}
 8003332:	b089      	sub	sp, #36	@ 0x24
 8003334:	af00      	add	r7, sp, #0
 8003336:	6078      	str	r0, [r7, #4]
 8003338:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00;
 800333a:	2300      	movs	r3, #0
 800333c:	61fb      	str	r3, [r7, #28]
  uint32_t ioposition = 0x00;
 800333e:	2300      	movs	r3, #0
 8003340:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00;
 8003342:	2300      	movs	r3, #0
 8003344:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00;
 8003346:	2300      	movs	r3, #0
 8003348:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for (position = 0; position < GPIO_NUMBER; position++)
 800334a:	2300      	movs	r3, #0
 800334c:	61fb      	str	r3, [r7, #28]
 800334e:	e175      	b.n	800363c <HAL_GPIO_Init+0x30c>
  {
    /* Get the IO position */
    ioposition = ((uint32_t)0x01) << position;
 8003350:	2201      	movs	r2, #1
 8003352:	69fb      	ldr	r3, [r7, #28]
 8003354:	fa02 f303 	lsl.w	r3, r2, r3
 8003358:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800335a:	683b      	ldr	r3, [r7, #0]
 800335c:	681b      	ldr	r3, [r3, #0]
 800335e:	697a      	ldr	r2, [r7, #20]
 8003360:	4013      	ands	r3, r2
 8003362:	613b      	str	r3, [r7, #16]

    if (iocurrent == ioposition)
 8003364:	693a      	ldr	r2, [r7, #16]
 8003366:	697b      	ldr	r3, [r7, #20]
 8003368:	429a      	cmp	r2, r3
 800336a:	f040 8164 	bne.w	8003636 <HAL_GPIO_Init+0x306>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 800336e:	683b      	ldr	r3, [r7, #0]
 8003370:	685b      	ldr	r3, [r3, #4]
 8003372:	f003 0303 	and.w	r3, r3, #3
 8003376:	2b01      	cmp	r3, #1
 8003378:	d005      	beq.n	8003386 <HAL_GPIO_Init+0x56>
 800337a:	683b      	ldr	r3, [r7, #0]
 800337c:	685b      	ldr	r3, [r3, #4]
 800337e:	f003 0303 	and.w	r3, r3, #3
 8003382:	2b02      	cmp	r3, #2
 8003384:	d130      	bne.n	80033e8 <HAL_GPIO_Init+0xb8>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8003386:	687b      	ldr	r3, [r7, #4]
 8003388:	689b      	ldr	r3, [r3, #8]
 800338a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2));
 800338c:	69fb      	ldr	r3, [r7, #28]
 800338e:	005b      	lsls	r3, r3, #1
 8003390:	2203      	movs	r2, #3
 8003392:	fa02 f303 	lsl.w	r3, r2, r3
 8003396:	43db      	mvns	r3, r3
 8003398:	69ba      	ldr	r2, [r7, #24]
 800339a:	4013      	ands	r3, r2
 800339c:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2));
 800339e:	683b      	ldr	r3, [r7, #0]
 80033a0:	68da      	ldr	r2, [r3, #12]
 80033a2:	69fb      	ldr	r3, [r7, #28]
 80033a4:	005b      	lsls	r3, r3, #1
 80033a6:	fa02 f303 	lsl.w	r3, r2, r3
 80033aa:	69ba      	ldr	r2, [r7, #24]
 80033ac:	4313      	orrs	r3, r2
 80033ae:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 80033b0:	687b      	ldr	r3, [r7, #4]
 80033b2:	69ba      	ldr	r2, [r7, #24]
 80033b4:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80033b6:	687b      	ldr	r3, [r7, #4]
 80033b8:	685b      	ldr	r3, [r3, #4]
 80033ba:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80033bc:	2201      	movs	r2, #1
 80033be:	69fb      	ldr	r3, [r7, #28]
 80033c0:	fa02 f303 	lsl.w	r3, r2, r3
 80033c4:	43db      	mvns	r3, r3
 80033c6:	69ba      	ldr	r2, [r7, #24]
 80033c8:	4013      	ands	r3, r2
 80033ca:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80033cc:	683b      	ldr	r3, [r7, #0]
 80033ce:	685b      	ldr	r3, [r3, #4]
 80033d0:	091b      	lsrs	r3, r3, #4
 80033d2:	f003 0201 	and.w	r2, r3, #1
 80033d6:	69fb      	ldr	r3, [r7, #28]
 80033d8:	fa02 f303 	lsl.w	r3, r2, r3
 80033dc:	69ba      	ldr	r2, [r7, #24]
 80033de:	4313      	orrs	r3, r2
 80033e0:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 80033e2:	687b      	ldr	r3, [r7, #4]
 80033e4:	69ba      	ldr	r2, [r7, #24]
 80033e6:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80033e8:	683b      	ldr	r3, [r7, #0]
 80033ea:	685b      	ldr	r3, [r3, #4]
 80033ec:	f003 0303 	and.w	r3, r3, #3
 80033f0:	2b03      	cmp	r3, #3
 80033f2:	d017      	beq.n	8003424 <HAL_GPIO_Init+0xf4>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80033f4:	687b      	ldr	r3, [r7, #4]
 80033f6:	68db      	ldr	r3, [r3, #12]
 80033f8:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2));
 80033fa:	69fb      	ldr	r3, [r7, #28]
 80033fc:	005b      	lsls	r3, r3, #1
 80033fe:	2203      	movs	r2, #3
 8003400:	fa02 f303 	lsl.w	r3, r2, r3
 8003404:	43db      	mvns	r3, r3
 8003406:	69ba      	ldr	r2, [r7, #24]
 8003408:	4013      	ands	r3, r2
 800340a:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2));
 800340c:	683b      	ldr	r3, [r7, #0]
 800340e:	689a      	ldr	r2, [r3, #8]
 8003410:	69fb      	ldr	r3, [r7, #28]
 8003412:	005b      	lsls	r3, r3, #1
 8003414:	fa02 f303 	lsl.w	r3, r2, r3
 8003418:	69ba      	ldr	r2, [r7, #24]
 800341a:	4313      	orrs	r3, r2
 800341c:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 800341e:	687b      	ldr	r3, [r7, #4]
 8003420:	69ba      	ldr	r2, [r7, #24]
 8003422:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8003424:	683b      	ldr	r3, [r7, #0]
 8003426:	685b      	ldr	r3, [r3, #4]
 8003428:	f003 0303 	and.w	r3, r3, #3
 800342c:	2b02      	cmp	r3, #2
 800342e:	d123      	bne.n	8003478 <HAL_GPIO_Init+0x148>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3];
 8003430:	69fb      	ldr	r3, [r7, #28]
 8003432:	08da      	lsrs	r2, r3, #3
 8003434:	687b      	ldr	r3, [r7, #4]
 8003436:	3208      	adds	r2, #8
 8003438:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800343c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)0xF << ((uint32_t)(position & (uint32_t)0x07) * 4)) ;
 800343e:	69fb      	ldr	r3, [r7, #28]
 8003440:	f003 0307 	and.w	r3, r3, #7
 8003444:	009b      	lsls	r3, r3, #2
 8003446:	220f      	movs	r2, #15
 8003448:	fa02 f303 	lsl.w	r3, r2, r3
 800344c:	43db      	mvns	r3, r3
 800344e:	69ba      	ldr	r2, [r7, #24]
 8003450:	4013      	ands	r3, r2
 8003452:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & (uint32_t)0x07) * 4));
 8003454:	683b      	ldr	r3, [r7, #0]
 8003456:	691a      	ldr	r2, [r3, #16]
 8003458:	69fb      	ldr	r3, [r7, #28]
 800345a:	f003 0307 	and.w	r3, r3, #7
 800345e:	009b      	lsls	r3, r3, #2
 8003460:	fa02 f303 	lsl.w	r3, r2, r3
 8003464:	69ba      	ldr	r2, [r7, #24]
 8003466:	4313      	orrs	r3, r2
 8003468:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3] = temp;
 800346a:	69fb      	ldr	r3, [r7, #28]
 800346c:	08da      	lsrs	r2, r3, #3
 800346e:	687b      	ldr	r3, [r7, #4]
 8003470:	3208      	adds	r2, #8
 8003472:	69b9      	ldr	r1, [r7, #24]
 8003474:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8003478:	687b      	ldr	r3, [r7, #4]
 800347a:	681b      	ldr	r3, [r3, #0]
 800347c:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2));
 800347e:	69fb      	ldr	r3, [r7, #28]
 8003480:	005b      	lsls	r3, r3, #1
 8003482:	2203      	movs	r2, #3
 8003484:	fa02 f303 	lsl.w	r3, r2, r3
 8003488:	43db      	mvns	r3, r3
 800348a:	69ba      	ldr	r2, [r7, #24]
 800348c:	4013      	ands	r3, r2
 800348e:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2));
 8003490:	683b      	ldr	r3, [r7, #0]
 8003492:	685b      	ldr	r3, [r3, #4]
 8003494:	f003 0203 	and.w	r2, r3, #3
 8003498:	69fb      	ldr	r3, [r7, #28]
 800349a:	005b      	lsls	r3, r3, #1
 800349c:	fa02 f303 	lsl.w	r3, r2, r3
 80034a0:	69ba      	ldr	r2, [r7, #24]
 80034a2:	4313      	orrs	r3, r2
 80034a4:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 80034a6:	687b      	ldr	r3, [r7, #4]
 80034a8:	69ba      	ldr	r2, [r7, #24]
 80034aa:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 80034ac:	683b      	ldr	r3, [r7, #0]
 80034ae:	685b      	ldr	r3, [r3, #4]
 80034b0:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 80034b4:	2b00      	cmp	r3, #0
 80034b6:	f000 80be 	beq.w	8003636 <HAL_GPIO_Init+0x306>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80034ba:	4b66      	ldr	r3, [pc, #408]	@ (8003654 <HAL_GPIO_Init+0x324>)
 80034bc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80034be:	4a65      	ldr	r2, [pc, #404]	@ (8003654 <HAL_GPIO_Init+0x324>)
 80034c0:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80034c4:	6453      	str	r3, [r2, #68]	@ 0x44
 80034c6:	4b63      	ldr	r3, [pc, #396]	@ (8003654 <HAL_GPIO_Init+0x324>)
 80034c8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80034ca:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80034ce:	60fb      	str	r3, [r7, #12]
 80034d0:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2];
 80034d2:	4a61      	ldr	r2, [pc, #388]	@ (8003658 <HAL_GPIO_Init+0x328>)
 80034d4:	69fb      	ldr	r3, [r7, #28]
 80034d6:	089b      	lsrs	r3, r3, #2
 80034d8:	3302      	adds	r3, #2
 80034da:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80034de:	61bb      	str	r3, [r7, #24]
        temp &= ~(((uint32_t)0x0F) << (4 * (position & 0x03)));
 80034e0:	69fb      	ldr	r3, [r7, #28]
 80034e2:	f003 0303 	and.w	r3, r3, #3
 80034e6:	009b      	lsls	r3, r3, #2
 80034e8:	220f      	movs	r2, #15
 80034ea:	fa02 f303 	lsl.w	r3, r2, r3
 80034ee:	43db      	mvns	r3, r3
 80034f0:	69ba      	ldr	r2, [r7, #24]
 80034f2:	4013      	ands	r3, r2
 80034f4:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03)));
 80034f6:	687b      	ldr	r3, [r7, #4]
 80034f8:	4a58      	ldr	r2, [pc, #352]	@ (800365c <HAL_GPIO_Init+0x32c>)
 80034fa:	4293      	cmp	r3, r2
 80034fc:	d037      	beq.n	800356e <HAL_GPIO_Init+0x23e>
 80034fe:	687b      	ldr	r3, [r7, #4]
 8003500:	4a57      	ldr	r2, [pc, #348]	@ (8003660 <HAL_GPIO_Init+0x330>)
 8003502:	4293      	cmp	r3, r2
 8003504:	d031      	beq.n	800356a <HAL_GPIO_Init+0x23a>
 8003506:	687b      	ldr	r3, [r7, #4]
 8003508:	4a56      	ldr	r2, [pc, #344]	@ (8003664 <HAL_GPIO_Init+0x334>)
 800350a:	4293      	cmp	r3, r2
 800350c:	d02b      	beq.n	8003566 <HAL_GPIO_Init+0x236>
 800350e:	687b      	ldr	r3, [r7, #4]
 8003510:	4a55      	ldr	r2, [pc, #340]	@ (8003668 <HAL_GPIO_Init+0x338>)
 8003512:	4293      	cmp	r3, r2
 8003514:	d025      	beq.n	8003562 <HAL_GPIO_Init+0x232>
 8003516:	687b      	ldr	r3, [r7, #4]
 8003518:	4a54      	ldr	r2, [pc, #336]	@ (800366c <HAL_GPIO_Init+0x33c>)
 800351a:	4293      	cmp	r3, r2
 800351c:	d01f      	beq.n	800355e <HAL_GPIO_Init+0x22e>
 800351e:	687b      	ldr	r3, [r7, #4]
 8003520:	4a53      	ldr	r2, [pc, #332]	@ (8003670 <HAL_GPIO_Init+0x340>)
 8003522:	4293      	cmp	r3, r2
 8003524:	d019      	beq.n	800355a <HAL_GPIO_Init+0x22a>
 8003526:	687b      	ldr	r3, [r7, #4]
 8003528:	4a52      	ldr	r2, [pc, #328]	@ (8003674 <HAL_GPIO_Init+0x344>)
 800352a:	4293      	cmp	r3, r2
 800352c:	d013      	beq.n	8003556 <HAL_GPIO_Init+0x226>
 800352e:	687b      	ldr	r3, [r7, #4]
 8003530:	4a51      	ldr	r2, [pc, #324]	@ (8003678 <HAL_GPIO_Init+0x348>)
 8003532:	4293      	cmp	r3, r2
 8003534:	d00d      	beq.n	8003552 <HAL_GPIO_Init+0x222>
 8003536:	687b      	ldr	r3, [r7, #4]
 8003538:	4a50      	ldr	r2, [pc, #320]	@ (800367c <HAL_GPIO_Init+0x34c>)
 800353a:	4293      	cmp	r3, r2
 800353c:	d007      	beq.n	800354e <HAL_GPIO_Init+0x21e>
 800353e:	687b      	ldr	r3, [r7, #4]
 8003540:	4a4f      	ldr	r2, [pc, #316]	@ (8003680 <HAL_GPIO_Init+0x350>)
 8003542:	4293      	cmp	r3, r2
 8003544:	d101      	bne.n	800354a <HAL_GPIO_Init+0x21a>
 8003546:	2309      	movs	r3, #9
 8003548:	e012      	b.n	8003570 <HAL_GPIO_Init+0x240>
 800354a:	230a      	movs	r3, #10
 800354c:	e010      	b.n	8003570 <HAL_GPIO_Init+0x240>
 800354e:	2308      	movs	r3, #8
 8003550:	e00e      	b.n	8003570 <HAL_GPIO_Init+0x240>
 8003552:	2307      	movs	r3, #7
 8003554:	e00c      	b.n	8003570 <HAL_GPIO_Init+0x240>
 8003556:	2306      	movs	r3, #6
 8003558:	e00a      	b.n	8003570 <HAL_GPIO_Init+0x240>
 800355a:	2305      	movs	r3, #5
 800355c:	e008      	b.n	8003570 <HAL_GPIO_Init+0x240>
 800355e:	2304      	movs	r3, #4
 8003560:	e006      	b.n	8003570 <HAL_GPIO_Init+0x240>
 8003562:	2303      	movs	r3, #3
 8003564:	e004      	b.n	8003570 <HAL_GPIO_Init+0x240>
 8003566:	2302      	movs	r3, #2
 8003568:	e002      	b.n	8003570 <HAL_GPIO_Init+0x240>
 800356a:	2301      	movs	r3, #1
 800356c:	e000      	b.n	8003570 <HAL_GPIO_Init+0x240>
 800356e:	2300      	movs	r3, #0
 8003570:	69fa      	ldr	r2, [r7, #28]
 8003572:	f002 0203 	and.w	r2, r2, #3
 8003576:	0092      	lsls	r2, r2, #2
 8003578:	4093      	lsls	r3, r2
 800357a:	69ba      	ldr	r2, [r7, #24]
 800357c:	4313      	orrs	r3, r2
 800357e:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2] = temp;
 8003580:	4935      	ldr	r1, [pc, #212]	@ (8003658 <HAL_GPIO_Init+0x328>)
 8003582:	69fb      	ldr	r3, [r7, #28]
 8003584:	089b      	lsrs	r3, r3, #2
 8003586:	3302      	adds	r3, #2
 8003588:	69ba      	ldr	r2, [r7, #24]
 800358a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 800358e:	4b3d      	ldr	r3, [pc, #244]	@ (8003684 <HAL_GPIO_Init+0x354>)
 8003590:	689b      	ldr	r3, [r3, #8]
 8003592:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003594:	693b      	ldr	r3, [r7, #16]
 8003596:	43db      	mvns	r3, r3
 8003598:	69ba      	ldr	r2, [r7, #24]
 800359a:	4013      	ands	r3, r2
 800359c:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 800359e:	683b      	ldr	r3, [r7, #0]
 80035a0:	685b      	ldr	r3, [r3, #4]
 80035a2:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80035a6:	2b00      	cmp	r3, #0
 80035a8:	d003      	beq.n	80035b2 <HAL_GPIO_Init+0x282>
        {
          temp |= iocurrent;
 80035aa:	69ba      	ldr	r2, [r7, #24]
 80035ac:	693b      	ldr	r3, [r7, #16]
 80035ae:	4313      	orrs	r3, r2
 80035b0:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 80035b2:	4a34      	ldr	r2, [pc, #208]	@ (8003684 <HAL_GPIO_Init+0x354>)
 80035b4:	69bb      	ldr	r3, [r7, #24]
 80035b6:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 80035b8:	4b32      	ldr	r3, [pc, #200]	@ (8003684 <HAL_GPIO_Init+0x354>)
 80035ba:	68db      	ldr	r3, [r3, #12]
 80035bc:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80035be:	693b      	ldr	r3, [r7, #16]
 80035c0:	43db      	mvns	r3, r3
 80035c2:	69ba      	ldr	r2, [r7, #24]
 80035c4:	4013      	ands	r3, r2
 80035c6:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 80035c8:	683b      	ldr	r3, [r7, #0]
 80035ca:	685b      	ldr	r3, [r3, #4]
 80035cc:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80035d0:	2b00      	cmp	r3, #0
 80035d2:	d003      	beq.n	80035dc <HAL_GPIO_Init+0x2ac>
        {
          temp |= iocurrent;
 80035d4:	69ba      	ldr	r2, [r7, #24]
 80035d6:	693b      	ldr	r3, [r7, #16]
 80035d8:	4313      	orrs	r3, r2
 80035da:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 80035dc:	4a29      	ldr	r2, [pc, #164]	@ (8003684 <HAL_GPIO_Init+0x354>)
 80035de:	69bb      	ldr	r3, [r7, #24]
 80035e0:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 80035e2:	4b28      	ldr	r3, [pc, #160]	@ (8003684 <HAL_GPIO_Init+0x354>)
 80035e4:	685b      	ldr	r3, [r3, #4]
 80035e6:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80035e8:	693b      	ldr	r3, [r7, #16]
 80035ea:	43db      	mvns	r3, r3
 80035ec:	69ba      	ldr	r2, [r7, #24]
 80035ee:	4013      	ands	r3, r2
 80035f0:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 80035f2:	683b      	ldr	r3, [r7, #0]
 80035f4:	685b      	ldr	r3, [r3, #4]
 80035f6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80035fa:	2b00      	cmp	r3, #0
 80035fc:	d003      	beq.n	8003606 <HAL_GPIO_Init+0x2d6>
        {
          temp |= iocurrent;
 80035fe:	69ba      	ldr	r2, [r7, #24]
 8003600:	693b      	ldr	r3, [r7, #16]
 8003602:	4313      	orrs	r3, r2
 8003604:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8003606:	4a1f      	ldr	r2, [pc, #124]	@ (8003684 <HAL_GPIO_Init+0x354>)
 8003608:	69bb      	ldr	r3, [r7, #24]
 800360a:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 800360c:	4b1d      	ldr	r3, [pc, #116]	@ (8003684 <HAL_GPIO_Init+0x354>)
 800360e:	681b      	ldr	r3, [r3, #0]
 8003610:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003612:	693b      	ldr	r3, [r7, #16]
 8003614:	43db      	mvns	r3, r3
 8003616:	69ba      	ldr	r2, [r7, #24]
 8003618:	4013      	ands	r3, r2
 800361a:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 800361c:	683b      	ldr	r3, [r7, #0]
 800361e:	685b      	ldr	r3, [r3, #4]
 8003620:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003624:	2b00      	cmp	r3, #0
 8003626:	d003      	beq.n	8003630 <HAL_GPIO_Init+0x300>
        {
          temp |= iocurrent;
 8003628:	69ba      	ldr	r2, [r7, #24]
 800362a:	693b      	ldr	r3, [r7, #16]
 800362c:	4313      	orrs	r3, r2
 800362e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8003630:	4a14      	ldr	r2, [pc, #80]	@ (8003684 <HAL_GPIO_Init+0x354>)
 8003632:	69bb      	ldr	r3, [r7, #24]
 8003634:	6013      	str	r3, [r2, #0]
  for (position = 0; position < GPIO_NUMBER; position++)
 8003636:	69fb      	ldr	r3, [r7, #28]
 8003638:	3301      	adds	r3, #1
 800363a:	61fb      	str	r3, [r7, #28]
 800363c:	69fb      	ldr	r3, [r7, #28]
 800363e:	2b0f      	cmp	r3, #15
 8003640:	f67f ae86 	bls.w	8003350 <HAL_GPIO_Init+0x20>
      }
    }
  }
}
 8003644:	bf00      	nop
 8003646:	bf00      	nop
 8003648:	3724      	adds	r7, #36	@ 0x24
 800364a:	46bd      	mov	sp, r7
 800364c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003650:	4770      	bx	lr
 8003652:	bf00      	nop
 8003654:	40023800 	.word	0x40023800
 8003658:	40013800 	.word	0x40013800
 800365c:	40020000 	.word	0x40020000
 8003660:	40020400 	.word	0x40020400
 8003664:	40020800 	.word	0x40020800
 8003668:	40020c00 	.word	0x40020c00
 800366c:	40021000 	.word	0x40021000
 8003670:	40021400 	.word	0x40021400
 8003674:	40021800 	.word	0x40021800
 8003678:	40021c00 	.word	0x40021c00
 800367c:	40022000 	.word	0x40022000
 8003680:	40022400 	.word	0x40022400
 8003684:	40013c00 	.word	0x40013c00

08003688 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be any combination of GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8003688:	b480      	push	{r7}
 800368a:	b085      	sub	sp, #20
 800368c:	af00      	add	r7, sp, #0
 800368e:	6078      	str	r0, [r7, #4]
 8003690:	460b      	mov	r3, r1
 8003692:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8003694:	687b      	ldr	r3, [r7, #4]
 8003696:	691a      	ldr	r2, [r3, #16]
 8003698:	887b      	ldrh	r3, [r7, #2]
 800369a:	4013      	ands	r3, r2
 800369c:	2b00      	cmp	r3, #0
 800369e:	d002      	beq.n	80036a6 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 80036a0:	2301      	movs	r3, #1
 80036a2:	73fb      	strb	r3, [r7, #15]
 80036a4:	e001      	b.n	80036aa <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 80036a6:	2300      	movs	r3, #0
 80036a8:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 80036aa:	7bfb      	ldrb	r3, [r7, #15]
}
 80036ac:	4618      	mov	r0, r3
 80036ae:	3714      	adds	r7, #20
 80036b0:	46bd      	mov	sp, r7
 80036b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036b6:	4770      	bx	lr

080036b8 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80036b8:	b480      	push	{r7}
 80036ba:	b083      	sub	sp, #12
 80036bc:	af00      	add	r7, sp, #0
 80036be:	6078      	str	r0, [r7, #4]
 80036c0:	460b      	mov	r3, r1
 80036c2:	807b      	strh	r3, [r7, #2]
 80036c4:	4613      	mov	r3, r2
 80036c6:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 80036c8:	787b      	ldrb	r3, [r7, #1]
 80036ca:	2b00      	cmp	r3, #0
 80036cc:	d003      	beq.n	80036d6 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80036ce:	887a      	ldrh	r2, [r7, #2]
 80036d0:	687b      	ldr	r3, [r7, #4]
 80036d2:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16;
  }
}
 80036d4:	e003      	b.n	80036de <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16;
 80036d6:	887b      	ldrh	r3, [r7, #2]
 80036d8:	041a      	lsls	r2, r3, #16
 80036da:	687b      	ldr	r3, [r7, #4]
 80036dc:	619a      	str	r2, [r3, #24]
}
 80036de:	bf00      	nop
 80036e0:	370c      	adds	r7, #12
 80036e2:	46bd      	mov	sp, r7
 80036e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036e8:	4770      	bx	lr
	...

080036ec <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 80036ec:	b580      	push	{r7, lr}
 80036ee:	b082      	sub	sp, #8
 80036f0:	af00      	add	r7, sp, #0
 80036f2:	4603      	mov	r3, r0
 80036f4:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if (__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 80036f6:	4b08      	ldr	r3, [pc, #32]	@ (8003718 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 80036f8:	695a      	ldr	r2, [r3, #20]
 80036fa:	88fb      	ldrh	r3, [r7, #6]
 80036fc:	4013      	ands	r3, r2
 80036fe:	2b00      	cmp	r3, #0
 8003700:	d006      	beq.n	8003710 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8003702:	4a05      	ldr	r2, [pc, #20]	@ (8003718 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8003704:	88fb      	ldrh	r3, [r7, #6]
 8003706:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8003708:	88fb      	ldrh	r3, [r7, #6]
 800370a:	4618      	mov	r0, r3
 800370c:	f7ff f866 	bl	80027dc <HAL_GPIO_EXTI_Callback>
  }
}
 8003710:	bf00      	nop
 8003712:	3708      	adds	r7, #8
 8003714:	46bd      	mov	sp, r7
 8003716:	bd80      	pop	{r7, pc}
 8003718:	40013c00 	.word	0x40013c00

0800371c <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 800371c:	b580      	push	{r7, lr}
 800371e:	b086      	sub	sp, #24
 8003720:	af02      	add	r7, sp, #8
 8003722:	6078      	str	r0, [r7, #4]
  const USB_OTG_GlobalTypeDef *USBx;
#endif /* defined (USB_OTG_FS) */
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 8003724:	687b      	ldr	r3, [r7, #4]
 8003726:	2b00      	cmp	r3, #0
 8003728:	d101      	bne.n	800372e <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 800372a:	2301      	movs	r3, #1
 800372c:	e108      	b.n	8003940 <HAL_PCD_Init+0x224>

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

#if defined (USB_OTG_FS)
  USBx = hpcd->Instance;
 800372e:	687b      	ldr	r3, [r7, #4]
 8003730:	681b      	ldr	r3, [r3, #0]
 8003732:	60bb      	str	r3, [r7, #8]
#endif /* defined (USB_OTG_FS) */

  if (hpcd->State == HAL_PCD_STATE_RESET)
 8003734:	687b      	ldr	r3, [r7, #4]
 8003736:	f893 3495 	ldrb.w	r3, [r3, #1173]	@ 0x495
 800373a:	b2db      	uxtb	r3, r3
 800373c:	2b00      	cmp	r3, #0
 800373e:	d106      	bne.n	800374e <HAL_PCD_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 8003740:	687b      	ldr	r3, [r7, #4]
 8003742:	2200      	movs	r2, #0
 8003744:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 8003748:	6878      	ldr	r0, [r7, #4]
 800374a:	f7ff fa5f 	bl	8002c0c <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 800374e:	687b      	ldr	r3, [r7, #4]
 8003750:	2203      	movs	r2, #3
 8003752:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495

#if defined (USB_OTG_FS)
  /* Disable DMA mode for FS instance */
  if (USBx == USB_OTG_FS)
 8003756:	68bb      	ldr	r3, [r7, #8]
 8003758:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800375c:	d102      	bne.n	8003764 <HAL_PCD_Init+0x48>
  {
    hpcd->Init.dma_enable = 0U;
 800375e:	687b      	ldr	r3, [r7, #4]
 8003760:	2200      	movs	r2, #0
 8003762:	719a      	strb	r2, [r3, #6]
  }
#endif /* defined (USB_OTG_FS) */

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 8003764:	687b      	ldr	r3, [r7, #4]
 8003766:	681b      	ldr	r3, [r3, #0]
 8003768:	4618      	mov	r0, r3
 800376a:	f002 fcc7 	bl	80060fc <USB_DisableGlobalInt>

  /*Init the Core (common init.) */
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 800376e:	687b      	ldr	r3, [r7, #4]
 8003770:	6818      	ldr	r0, [r3, #0]
 8003772:	687b      	ldr	r3, [r7, #4]
 8003774:	7c1a      	ldrb	r2, [r3, #16]
 8003776:	f88d 2000 	strb.w	r2, [sp]
 800377a:	3304      	adds	r3, #4
 800377c:	cb0e      	ldmia	r3, {r1, r2, r3}
 800377e:	f002 fc63 	bl	8006048 <USB_CoreInit>
 8003782:	4603      	mov	r3, r0
 8003784:	2b00      	cmp	r3, #0
 8003786:	d005      	beq.n	8003794 <HAL_PCD_Init+0x78>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8003788:	687b      	ldr	r3, [r7, #4]
 800378a:	2202      	movs	r2, #2
 800378c:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 8003790:	2301      	movs	r3, #1
 8003792:	e0d5      	b.n	8003940 <HAL_PCD_Init+0x224>
  }

  /* Force Device Mode */
  if (USB_SetCurrentMode(hpcd->Instance, USB_DEVICE_MODE) != HAL_OK)
 8003794:	687b      	ldr	r3, [r7, #4]
 8003796:	681b      	ldr	r3, [r3, #0]
 8003798:	2100      	movs	r1, #0
 800379a:	4618      	mov	r0, r3
 800379c:	f002 fcbf 	bl	800611e <USB_SetCurrentMode>
 80037a0:	4603      	mov	r3, r0
 80037a2:	2b00      	cmp	r3, #0
 80037a4:	d005      	beq.n	80037b2 <HAL_PCD_Init+0x96>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 80037a6:	687b      	ldr	r3, [r7, #4]
 80037a8:	2202      	movs	r2, #2
 80037aa:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 80037ae:	2301      	movs	r3, #1
 80037b0:	e0c6      	b.n	8003940 <HAL_PCD_Init+0x224>
  }

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80037b2:	2300      	movs	r3, #0
 80037b4:	73fb      	strb	r3, [r7, #15]
 80037b6:	e04a      	b.n	800384e <HAL_PCD_Init+0x132>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 80037b8:	7bfa      	ldrb	r2, [r7, #15]
 80037ba:	6879      	ldr	r1, [r7, #4]
 80037bc:	4613      	mov	r3, r2
 80037be:	00db      	lsls	r3, r3, #3
 80037c0:	4413      	add	r3, r2
 80037c2:	009b      	lsls	r3, r3, #2
 80037c4:	440b      	add	r3, r1
 80037c6:	3315      	adds	r3, #21
 80037c8:	2201      	movs	r2, #1
 80037ca:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 80037cc:	7bfa      	ldrb	r2, [r7, #15]
 80037ce:	6879      	ldr	r1, [r7, #4]
 80037d0:	4613      	mov	r3, r2
 80037d2:	00db      	lsls	r3, r3, #3
 80037d4:	4413      	add	r3, r2
 80037d6:	009b      	lsls	r3, r3, #2
 80037d8:	440b      	add	r3, r1
 80037da:	3314      	adds	r3, #20
 80037dc:	7bfa      	ldrb	r2, [r7, #15]
 80037de:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].tx_fifo_num = i;
 80037e0:	7bfa      	ldrb	r2, [r7, #15]
 80037e2:	7bfb      	ldrb	r3, [r7, #15]
 80037e4:	b298      	uxth	r0, r3
 80037e6:	6879      	ldr	r1, [r7, #4]
 80037e8:	4613      	mov	r3, r2
 80037ea:	00db      	lsls	r3, r3, #3
 80037ec:	4413      	add	r3, r2
 80037ee:	009b      	lsls	r3, r3, #2
 80037f0:	440b      	add	r3, r1
 80037f2:	332e      	adds	r3, #46	@ 0x2e
 80037f4:	4602      	mov	r2, r0
 80037f6:	801a      	strh	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 80037f8:	7bfa      	ldrb	r2, [r7, #15]
 80037fa:	6879      	ldr	r1, [r7, #4]
 80037fc:	4613      	mov	r3, r2
 80037fe:	00db      	lsls	r3, r3, #3
 8003800:	4413      	add	r3, r2
 8003802:	009b      	lsls	r3, r3, #2
 8003804:	440b      	add	r3, r1
 8003806:	3318      	adds	r3, #24
 8003808:	2200      	movs	r2, #0
 800380a:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 800380c:	7bfa      	ldrb	r2, [r7, #15]
 800380e:	6879      	ldr	r1, [r7, #4]
 8003810:	4613      	mov	r3, r2
 8003812:	00db      	lsls	r3, r3, #3
 8003814:	4413      	add	r3, r2
 8003816:	009b      	lsls	r3, r3, #2
 8003818:	440b      	add	r3, r1
 800381a:	331c      	adds	r3, #28
 800381c:	2200      	movs	r2, #0
 800381e:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 8003820:	7bfa      	ldrb	r2, [r7, #15]
 8003822:	6879      	ldr	r1, [r7, #4]
 8003824:	4613      	mov	r3, r2
 8003826:	00db      	lsls	r3, r3, #3
 8003828:	4413      	add	r3, r2
 800382a:	009b      	lsls	r3, r3, #2
 800382c:	440b      	add	r3, r1
 800382e:	3320      	adds	r3, #32
 8003830:	2200      	movs	r2, #0
 8003832:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 8003834:	7bfa      	ldrb	r2, [r7, #15]
 8003836:	6879      	ldr	r1, [r7, #4]
 8003838:	4613      	mov	r3, r2
 800383a:	00db      	lsls	r3, r3, #3
 800383c:	4413      	add	r3, r2
 800383e:	009b      	lsls	r3, r3, #2
 8003840:	440b      	add	r3, r1
 8003842:	3324      	adds	r3, #36	@ 0x24
 8003844:	2200      	movs	r2, #0
 8003846:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8003848:	7bfb      	ldrb	r3, [r7, #15]
 800384a:	3301      	adds	r3, #1
 800384c:	73fb      	strb	r3, [r7, #15]
 800384e:	687b      	ldr	r3, [r7, #4]
 8003850:	791b      	ldrb	r3, [r3, #4]
 8003852:	7bfa      	ldrb	r2, [r7, #15]
 8003854:	429a      	cmp	r2, r3
 8003856:	d3af      	bcc.n	80037b8 <HAL_PCD_Init+0x9c>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8003858:	2300      	movs	r3, #0
 800385a:	73fb      	strb	r3, [r7, #15]
 800385c:	e044      	b.n	80038e8 <HAL_PCD_Init+0x1cc>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 800385e:	7bfa      	ldrb	r2, [r7, #15]
 8003860:	6879      	ldr	r1, [r7, #4]
 8003862:	4613      	mov	r3, r2
 8003864:	00db      	lsls	r3, r3, #3
 8003866:	4413      	add	r3, r2
 8003868:	009b      	lsls	r3, r3, #2
 800386a:	440b      	add	r3, r1
 800386c:	f203 2355 	addw	r3, r3, #597	@ 0x255
 8003870:	2200      	movs	r2, #0
 8003872:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 8003874:	7bfa      	ldrb	r2, [r7, #15]
 8003876:	6879      	ldr	r1, [r7, #4]
 8003878:	4613      	mov	r3, r2
 800387a:	00db      	lsls	r3, r3, #3
 800387c:	4413      	add	r3, r2
 800387e:	009b      	lsls	r3, r3, #2
 8003880:	440b      	add	r3, r1
 8003882:	f503 7315 	add.w	r3, r3, #596	@ 0x254
 8003886:	7bfa      	ldrb	r2, [r7, #15]
 8003888:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 800388a:	7bfa      	ldrb	r2, [r7, #15]
 800388c:	6879      	ldr	r1, [r7, #4]
 800388e:	4613      	mov	r3, r2
 8003890:	00db      	lsls	r3, r3, #3
 8003892:	4413      	add	r3, r2
 8003894:	009b      	lsls	r3, r3, #2
 8003896:	440b      	add	r3, r1
 8003898:	f503 7316 	add.w	r3, r3, #600	@ 0x258
 800389c:	2200      	movs	r2, #0
 800389e:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 80038a0:	7bfa      	ldrb	r2, [r7, #15]
 80038a2:	6879      	ldr	r1, [r7, #4]
 80038a4:	4613      	mov	r3, r2
 80038a6:	00db      	lsls	r3, r3, #3
 80038a8:	4413      	add	r3, r2
 80038aa:	009b      	lsls	r3, r3, #2
 80038ac:	440b      	add	r3, r1
 80038ae:	f503 7317 	add.w	r3, r3, #604	@ 0x25c
 80038b2:	2200      	movs	r2, #0
 80038b4:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 80038b6:	7bfa      	ldrb	r2, [r7, #15]
 80038b8:	6879      	ldr	r1, [r7, #4]
 80038ba:	4613      	mov	r3, r2
 80038bc:	00db      	lsls	r3, r3, #3
 80038be:	4413      	add	r3, r2
 80038c0:	009b      	lsls	r3, r3, #2
 80038c2:	440b      	add	r3, r1
 80038c4:	f503 7318 	add.w	r3, r3, #608	@ 0x260
 80038c8:	2200      	movs	r2, #0
 80038ca:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 80038cc:	7bfa      	ldrb	r2, [r7, #15]
 80038ce:	6879      	ldr	r1, [r7, #4]
 80038d0:	4613      	mov	r3, r2
 80038d2:	00db      	lsls	r3, r3, #3
 80038d4:	4413      	add	r3, r2
 80038d6:	009b      	lsls	r3, r3, #2
 80038d8:	440b      	add	r3, r1
 80038da:	f503 7319 	add.w	r3, r3, #612	@ 0x264
 80038de:	2200      	movs	r2, #0
 80038e0:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80038e2:	7bfb      	ldrb	r3, [r7, #15]
 80038e4:	3301      	adds	r3, #1
 80038e6:	73fb      	strb	r3, [r7, #15]
 80038e8:	687b      	ldr	r3, [r7, #4]
 80038ea:	791b      	ldrb	r3, [r3, #4]
 80038ec:	7bfa      	ldrb	r2, [r7, #15]
 80038ee:	429a      	cmp	r2, r3
 80038f0:	d3b5      	bcc.n	800385e <HAL_PCD_Init+0x142>
  }

  /* Init Device */
  if (USB_DevInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 80038f2:	687b      	ldr	r3, [r7, #4]
 80038f4:	6818      	ldr	r0, [r3, #0]
 80038f6:	687b      	ldr	r3, [r7, #4]
 80038f8:	7c1a      	ldrb	r2, [r3, #16]
 80038fa:	f88d 2000 	strb.w	r2, [sp]
 80038fe:	3304      	adds	r3, #4
 8003900:	cb0e      	ldmia	r3, {r1, r2, r3}
 8003902:	f002 fc59 	bl	80061b8 <USB_DevInit>
 8003906:	4603      	mov	r3, r0
 8003908:	2b00      	cmp	r3, #0
 800390a:	d005      	beq.n	8003918 <HAL_PCD_Init+0x1fc>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 800390c:	687b      	ldr	r3, [r7, #4]
 800390e:	2202      	movs	r2, #2
 8003910:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 8003914:	2301      	movs	r3, #1
 8003916:	e013      	b.n	8003940 <HAL_PCD_Init+0x224>
  }

  hpcd->USB_Address = 0U;
 8003918:	687b      	ldr	r3, [r7, #4]
 800391a:	2200      	movs	r2, #0
 800391c:	745a      	strb	r2, [r3, #17]
  hpcd->State = HAL_PCD_STATE_READY;
 800391e:	687b      	ldr	r3, [r7, #4]
 8003920:	2201      	movs	r2, #1
 8003922:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495

  /* Activate LPM */
  if (hpcd->Init.lpm_enable == 1U)
 8003926:	687b      	ldr	r3, [r7, #4]
 8003928:	7b1b      	ldrb	r3, [r3, #12]
 800392a:	2b01      	cmp	r3, #1
 800392c:	d102      	bne.n	8003934 <HAL_PCD_Init+0x218>
  {
    (void)HAL_PCDEx_ActivateLPM(hpcd);
 800392e:	6878      	ldr	r0, [r7, #4]
 8003930:	f000 f80a 	bl	8003948 <HAL_PCDEx_ActivateLPM>
  }

  (void)USB_DevDisconnect(hpcd->Instance);
 8003934:	687b      	ldr	r3, [r7, #4]
 8003936:	681b      	ldr	r3, [r3, #0]
 8003938:	4618      	mov	r0, r3
 800393a:	f002 fe14 	bl	8006566 <USB_DevDisconnect>

  return HAL_OK;
 800393e:	2300      	movs	r3, #0
}
 8003940:	4618      	mov	r0, r3
 8003942:	3710      	adds	r7, #16
 8003944:	46bd      	mov	sp, r7
 8003946:	bd80      	pop	{r7, pc}

08003948 <HAL_PCDEx_ActivateLPM>:
  * @brief  Activate LPM feature.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_ActivateLPM(PCD_HandleTypeDef *hpcd)
{
 8003948:	b480      	push	{r7}
 800394a:	b085      	sub	sp, #20
 800394c:	af00      	add	r7, sp, #0
 800394e:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8003950:	687b      	ldr	r3, [r7, #4]
 8003952:	681b      	ldr	r3, [r3, #0]
 8003954:	60fb      	str	r3, [r7, #12]

  hpcd->lpm_active = 1U;
 8003956:	687b      	ldr	r3, [r7, #4]
 8003958:	2201      	movs	r2, #1
 800395a:	f8c3 24d8 	str.w	r2, [r3, #1240]	@ 0x4d8
  hpcd->LPM_State = LPM_L0;
 800395e:	687b      	ldr	r3, [r7, #4]
 8003960:	2200      	movs	r2, #0
 8003962:	f883 24cc 	strb.w	r2, [r3, #1228]	@ 0x4cc
  USBx->GINTMSK |= USB_OTG_GINTMSK_LPMINTM;
 8003966:	68fb      	ldr	r3, [r7, #12]
 8003968:	699b      	ldr	r3, [r3, #24]
 800396a:	f043 6200 	orr.w	r2, r3, #134217728	@ 0x8000000
 800396e:	68fb      	ldr	r3, [r7, #12]
 8003970:	619a      	str	r2, [r3, #24]
  USBx->GLPMCFG |= (USB_OTG_GLPMCFG_LPMEN | USB_OTG_GLPMCFG_LPMACK | USB_OTG_GLPMCFG_ENBESL);
 8003972:	68fb      	ldr	r3, [r7, #12]
 8003974:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8003976:	4b05      	ldr	r3, [pc, #20]	@ (800398c <HAL_PCDEx_ActivateLPM+0x44>)
 8003978:	4313      	orrs	r3, r2
 800397a:	68fa      	ldr	r2, [r7, #12]
 800397c:	6553      	str	r3, [r2, #84]	@ 0x54

  return HAL_OK;
 800397e:	2300      	movs	r3, #0
}
 8003980:	4618      	mov	r0, r3
 8003982:	3714      	adds	r7, #20
 8003984:	46bd      	mov	sp, r7
 8003986:	f85d 7b04 	ldr.w	r7, [sp], #4
 800398a:	4770      	bx	lr
 800398c:	10000003 	.word	0x10000003

08003990 <HAL_PWREx_EnableOverDrive>:
  *         During the Over-drive switch activation, no peripheral clocks should be enabled.   
  *         The peripheral clocks must be enabled once the Over-drive mode is activated.   
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PWREx_EnableOverDrive(void)
{
 8003990:	b580      	push	{r7, lr}
 8003992:	b082      	sub	sp, #8
 8003994:	af00      	add	r7, sp, #0
  uint32_t tickstart = 0;
 8003996:	2300      	movs	r3, #0
 8003998:	607b      	str	r3, [r7, #4]

  __HAL_RCC_PWR_CLK_ENABLE();
 800399a:	4b23      	ldr	r3, [pc, #140]	@ (8003a28 <HAL_PWREx_EnableOverDrive+0x98>)
 800399c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800399e:	4a22      	ldr	r2, [pc, #136]	@ (8003a28 <HAL_PWREx_EnableOverDrive+0x98>)
 80039a0:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80039a4:	6413      	str	r3, [r2, #64]	@ 0x40
 80039a6:	4b20      	ldr	r3, [pc, #128]	@ (8003a28 <HAL_PWREx_EnableOverDrive+0x98>)
 80039a8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80039aa:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80039ae:	603b      	str	r3, [r7, #0]
 80039b0:	683b      	ldr	r3, [r7, #0]
  
  /* Enable the Over-drive to extend the clock frequency to 216 MHz */
  __HAL_PWR_OVERDRIVE_ENABLE();
 80039b2:	4b1e      	ldr	r3, [pc, #120]	@ (8003a2c <HAL_PWREx_EnableOverDrive+0x9c>)
 80039b4:	681b      	ldr	r3, [r3, #0]
 80039b6:	4a1d      	ldr	r2, [pc, #116]	@ (8003a2c <HAL_PWREx_EnableOverDrive+0x9c>)
 80039b8:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80039bc:	6013      	str	r3, [r2, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 80039be:	f7ff fba5 	bl	800310c <HAL_GetTick>
 80039c2:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 80039c4:	e009      	b.n	80039da <HAL_PWREx_EnableOverDrive+0x4a>
  {
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 80039c6:	f7ff fba1 	bl	800310c <HAL_GetTick>
 80039ca:	4602      	mov	r2, r0
 80039cc:	687b      	ldr	r3, [r7, #4]
 80039ce:	1ad3      	subs	r3, r2, r3
 80039d0:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 80039d4:	d901      	bls.n	80039da <HAL_PWREx_EnableOverDrive+0x4a>
    {
      return HAL_TIMEOUT;
 80039d6:	2303      	movs	r3, #3
 80039d8:	e022      	b.n	8003a20 <HAL_PWREx_EnableOverDrive+0x90>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 80039da:	4b14      	ldr	r3, [pc, #80]	@ (8003a2c <HAL_PWREx_EnableOverDrive+0x9c>)
 80039dc:	685b      	ldr	r3, [r3, #4]
 80039de:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80039e2:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80039e6:	d1ee      	bne.n	80039c6 <HAL_PWREx_EnableOverDrive+0x36>
    }
  }
  
  /* Enable the Over-drive switch */
  __HAL_PWR_OVERDRIVESWITCHING_ENABLE();
 80039e8:	4b10      	ldr	r3, [pc, #64]	@ (8003a2c <HAL_PWREx_EnableOverDrive+0x9c>)
 80039ea:	681b      	ldr	r3, [r3, #0]
 80039ec:	4a0f      	ldr	r2, [pc, #60]	@ (8003a2c <HAL_PWREx_EnableOverDrive+0x9c>)
 80039ee:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80039f2:	6013      	str	r3, [r2, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 80039f4:	f7ff fb8a 	bl	800310c <HAL_GetTick>
 80039f8:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 80039fa:	e009      	b.n	8003a10 <HAL_PWREx_EnableOverDrive+0x80>
  {
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 80039fc:	f7ff fb86 	bl	800310c <HAL_GetTick>
 8003a00:	4602      	mov	r2, r0
 8003a02:	687b      	ldr	r3, [r7, #4]
 8003a04:	1ad3      	subs	r3, r2, r3
 8003a06:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8003a0a:	d901      	bls.n	8003a10 <HAL_PWREx_EnableOverDrive+0x80>
    {
      return HAL_TIMEOUT;
 8003a0c:	2303      	movs	r3, #3
 8003a0e:	e007      	b.n	8003a20 <HAL_PWREx_EnableOverDrive+0x90>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 8003a10:	4b06      	ldr	r3, [pc, #24]	@ (8003a2c <HAL_PWREx_EnableOverDrive+0x9c>)
 8003a12:	685b      	ldr	r3, [r3, #4]
 8003a14:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003a18:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8003a1c:	d1ee      	bne.n	80039fc <HAL_PWREx_EnableOverDrive+0x6c>
    }
  } 
  return HAL_OK;
 8003a1e:	2300      	movs	r3, #0
}
 8003a20:	4618      	mov	r0, r3
 8003a22:	3708      	adds	r7, #8
 8003a24:	46bd      	mov	sp, r7
 8003a26:	bd80      	pop	{r7, pc}
 8003a28:	40023800 	.word	0x40023800
 8003a2c:	40007000 	.word	0x40007000

08003a30 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003a30:	b580      	push	{r7, lr}
 8003a32:	b086      	sub	sp, #24
 8003a34:	af00      	add	r7, sp, #0
 8003a36:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  FlagStatus pwrclkchanged = RESET;
 8003a38:	2300      	movs	r3, #0
 8003a3a:	75fb      	strb	r3, [r7, #23]

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8003a3c:	687b      	ldr	r3, [r7, #4]
 8003a3e:	2b00      	cmp	r3, #0
 8003a40:	d101      	bne.n	8003a46 <HAL_RCC_OscConfig+0x16>
  {
    return HAL_ERROR;
 8003a42:	2301      	movs	r3, #1
 8003a44:	e291      	b.n	8003f6a <HAL_RCC_OscConfig+0x53a>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8003a46:	687b      	ldr	r3, [r7, #4]
 8003a48:	681b      	ldr	r3, [r3, #0]
 8003a4a:	f003 0301 	and.w	r3, r3, #1
 8003a4e:	2b00      	cmp	r3, #0
 8003a50:	f000 8087 	beq.w	8003b62 <HAL_RCC_OscConfig+0x132>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL, It can not be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8003a54:	4b96      	ldr	r3, [pc, #600]	@ (8003cb0 <HAL_RCC_OscConfig+0x280>)
 8003a56:	689b      	ldr	r3, [r3, #8]
 8003a58:	f003 030c 	and.w	r3, r3, #12
 8003a5c:	2b04      	cmp	r3, #4
 8003a5e:	d00c      	beq.n	8003a7a <HAL_RCC_OscConfig+0x4a>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8003a60:	4b93      	ldr	r3, [pc, #588]	@ (8003cb0 <HAL_RCC_OscConfig+0x280>)
 8003a62:	689b      	ldr	r3, [r3, #8]
 8003a64:	f003 030c 	and.w	r3, r3, #12
 8003a68:	2b08      	cmp	r3, #8
 8003a6a:	d112      	bne.n	8003a92 <HAL_RCC_OscConfig+0x62>
 8003a6c:	4b90      	ldr	r3, [pc, #576]	@ (8003cb0 <HAL_RCC_OscConfig+0x280>)
 8003a6e:	685b      	ldr	r3, [r3, #4]
 8003a70:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8003a74:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8003a78:	d10b      	bne.n	8003a92 <HAL_RCC_OscConfig+0x62>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003a7a:	4b8d      	ldr	r3, [pc, #564]	@ (8003cb0 <HAL_RCC_OscConfig+0x280>)
 8003a7c:	681b      	ldr	r3, [r3, #0]
 8003a7e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003a82:	2b00      	cmp	r3, #0
 8003a84:	d06c      	beq.n	8003b60 <HAL_RCC_OscConfig+0x130>
 8003a86:	687b      	ldr	r3, [r7, #4]
 8003a88:	685b      	ldr	r3, [r3, #4]
 8003a8a:	2b00      	cmp	r3, #0
 8003a8c:	d168      	bne.n	8003b60 <HAL_RCC_OscConfig+0x130>
      {
        return HAL_ERROR;
 8003a8e:	2301      	movs	r3, #1
 8003a90:	e26b      	b.n	8003f6a <HAL_RCC_OscConfig+0x53a>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003a92:	687b      	ldr	r3, [r7, #4]
 8003a94:	685b      	ldr	r3, [r3, #4]
 8003a96:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003a9a:	d106      	bne.n	8003aaa <HAL_RCC_OscConfig+0x7a>
 8003a9c:	4b84      	ldr	r3, [pc, #528]	@ (8003cb0 <HAL_RCC_OscConfig+0x280>)
 8003a9e:	681b      	ldr	r3, [r3, #0]
 8003aa0:	4a83      	ldr	r2, [pc, #524]	@ (8003cb0 <HAL_RCC_OscConfig+0x280>)
 8003aa2:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003aa6:	6013      	str	r3, [r2, #0]
 8003aa8:	e02e      	b.n	8003b08 <HAL_RCC_OscConfig+0xd8>
 8003aaa:	687b      	ldr	r3, [r7, #4]
 8003aac:	685b      	ldr	r3, [r3, #4]
 8003aae:	2b00      	cmp	r3, #0
 8003ab0:	d10c      	bne.n	8003acc <HAL_RCC_OscConfig+0x9c>
 8003ab2:	4b7f      	ldr	r3, [pc, #508]	@ (8003cb0 <HAL_RCC_OscConfig+0x280>)
 8003ab4:	681b      	ldr	r3, [r3, #0]
 8003ab6:	4a7e      	ldr	r2, [pc, #504]	@ (8003cb0 <HAL_RCC_OscConfig+0x280>)
 8003ab8:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003abc:	6013      	str	r3, [r2, #0]
 8003abe:	4b7c      	ldr	r3, [pc, #496]	@ (8003cb0 <HAL_RCC_OscConfig+0x280>)
 8003ac0:	681b      	ldr	r3, [r3, #0]
 8003ac2:	4a7b      	ldr	r2, [pc, #492]	@ (8003cb0 <HAL_RCC_OscConfig+0x280>)
 8003ac4:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8003ac8:	6013      	str	r3, [r2, #0]
 8003aca:	e01d      	b.n	8003b08 <HAL_RCC_OscConfig+0xd8>
 8003acc:	687b      	ldr	r3, [r7, #4]
 8003ace:	685b      	ldr	r3, [r3, #4]
 8003ad0:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8003ad4:	d10c      	bne.n	8003af0 <HAL_RCC_OscConfig+0xc0>
 8003ad6:	4b76      	ldr	r3, [pc, #472]	@ (8003cb0 <HAL_RCC_OscConfig+0x280>)
 8003ad8:	681b      	ldr	r3, [r3, #0]
 8003ada:	4a75      	ldr	r2, [pc, #468]	@ (8003cb0 <HAL_RCC_OscConfig+0x280>)
 8003adc:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8003ae0:	6013      	str	r3, [r2, #0]
 8003ae2:	4b73      	ldr	r3, [pc, #460]	@ (8003cb0 <HAL_RCC_OscConfig+0x280>)
 8003ae4:	681b      	ldr	r3, [r3, #0]
 8003ae6:	4a72      	ldr	r2, [pc, #456]	@ (8003cb0 <HAL_RCC_OscConfig+0x280>)
 8003ae8:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003aec:	6013      	str	r3, [r2, #0]
 8003aee:	e00b      	b.n	8003b08 <HAL_RCC_OscConfig+0xd8>
 8003af0:	4b6f      	ldr	r3, [pc, #444]	@ (8003cb0 <HAL_RCC_OscConfig+0x280>)
 8003af2:	681b      	ldr	r3, [r3, #0]
 8003af4:	4a6e      	ldr	r2, [pc, #440]	@ (8003cb0 <HAL_RCC_OscConfig+0x280>)
 8003af6:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003afa:	6013      	str	r3, [r2, #0]
 8003afc:	4b6c      	ldr	r3, [pc, #432]	@ (8003cb0 <HAL_RCC_OscConfig+0x280>)
 8003afe:	681b      	ldr	r3, [r3, #0]
 8003b00:	4a6b      	ldr	r2, [pc, #428]	@ (8003cb0 <HAL_RCC_OscConfig+0x280>)
 8003b02:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8003b06:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8003b08:	687b      	ldr	r3, [r7, #4]
 8003b0a:	685b      	ldr	r3, [r3, #4]
 8003b0c:	2b00      	cmp	r3, #0
 8003b0e:	d013      	beq.n	8003b38 <HAL_RCC_OscConfig+0x108>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003b10:	f7ff fafc 	bl	800310c <HAL_GetTick>
 8003b14:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003b16:	e008      	b.n	8003b2a <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003b18:	f7ff faf8 	bl	800310c <HAL_GetTick>
 8003b1c:	4602      	mov	r2, r0
 8003b1e:	693b      	ldr	r3, [r7, #16]
 8003b20:	1ad3      	subs	r3, r2, r3
 8003b22:	2b64      	cmp	r3, #100	@ 0x64
 8003b24:	d901      	bls.n	8003b2a <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8003b26:	2303      	movs	r3, #3
 8003b28:	e21f      	b.n	8003f6a <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003b2a:	4b61      	ldr	r3, [pc, #388]	@ (8003cb0 <HAL_RCC_OscConfig+0x280>)
 8003b2c:	681b      	ldr	r3, [r3, #0]
 8003b2e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003b32:	2b00      	cmp	r3, #0
 8003b34:	d0f0      	beq.n	8003b18 <HAL_RCC_OscConfig+0xe8>
 8003b36:	e014      	b.n	8003b62 <HAL_RCC_OscConfig+0x132>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003b38:	f7ff fae8 	bl	800310c <HAL_GetTick>
 8003b3c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003b3e:	e008      	b.n	8003b52 <HAL_RCC_OscConfig+0x122>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003b40:	f7ff fae4 	bl	800310c <HAL_GetTick>
 8003b44:	4602      	mov	r2, r0
 8003b46:	693b      	ldr	r3, [r7, #16]
 8003b48:	1ad3      	subs	r3, r2, r3
 8003b4a:	2b64      	cmp	r3, #100	@ 0x64
 8003b4c:	d901      	bls.n	8003b52 <HAL_RCC_OscConfig+0x122>
          {
            return HAL_TIMEOUT;
 8003b4e:	2303      	movs	r3, #3
 8003b50:	e20b      	b.n	8003f6a <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003b52:	4b57      	ldr	r3, [pc, #348]	@ (8003cb0 <HAL_RCC_OscConfig+0x280>)
 8003b54:	681b      	ldr	r3, [r3, #0]
 8003b56:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003b5a:	2b00      	cmp	r3, #0
 8003b5c:	d1f0      	bne.n	8003b40 <HAL_RCC_OscConfig+0x110>
 8003b5e:	e000      	b.n	8003b62 <HAL_RCC_OscConfig+0x132>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003b60:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8003b62:	687b      	ldr	r3, [r7, #4]
 8003b64:	681b      	ldr	r3, [r3, #0]
 8003b66:	f003 0302 	and.w	r3, r3, #2
 8003b6a:	2b00      	cmp	r3, #0
 8003b6c:	d069      	beq.n	8003c42 <HAL_RCC_OscConfig+0x212>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8003b6e:	4b50      	ldr	r3, [pc, #320]	@ (8003cb0 <HAL_RCC_OscConfig+0x280>)
 8003b70:	689b      	ldr	r3, [r3, #8]
 8003b72:	f003 030c 	and.w	r3, r3, #12
 8003b76:	2b00      	cmp	r3, #0
 8003b78:	d00b      	beq.n	8003b92 <HAL_RCC_OscConfig+0x162>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8003b7a:	4b4d      	ldr	r3, [pc, #308]	@ (8003cb0 <HAL_RCC_OscConfig+0x280>)
 8003b7c:	689b      	ldr	r3, [r3, #8]
 8003b7e:	f003 030c 	and.w	r3, r3, #12
 8003b82:	2b08      	cmp	r3, #8
 8003b84:	d11c      	bne.n	8003bc0 <HAL_RCC_OscConfig+0x190>
 8003b86:	4b4a      	ldr	r3, [pc, #296]	@ (8003cb0 <HAL_RCC_OscConfig+0x280>)
 8003b88:	685b      	ldr	r3, [r3, #4]
 8003b8a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8003b8e:	2b00      	cmp	r3, #0
 8003b90:	d116      	bne.n	8003bc0 <HAL_RCC_OscConfig+0x190>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003b92:	4b47      	ldr	r3, [pc, #284]	@ (8003cb0 <HAL_RCC_OscConfig+0x280>)
 8003b94:	681b      	ldr	r3, [r3, #0]
 8003b96:	f003 0302 	and.w	r3, r3, #2
 8003b9a:	2b00      	cmp	r3, #0
 8003b9c:	d005      	beq.n	8003baa <HAL_RCC_OscConfig+0x17a>
 8003b9e:	687b      	ldr	r3, [r7, #4]
 8003ba0:	68db      	ldr	r3, [r3, #12]
 8003ba2:	2b01      	cmp	r3, #1
 8003ba4:	d001      	beq.n	8003baa <HAL_RCC_OscConfig+0x17a>
      {
        return HAL_ERROR;
 8003ba6:	2301      	movs	r3, #1
 8003ba8:	e1df      	b.n	8003f6a <HAL_RCC_OscConfig+0x53a>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003baa:	4b41      	ldr	r3, [pc, #260]	@ (8003cb0 <HAL_RCC_OscConfig+0x280>)
 8003bac:	681b      	ldr	r3, [r3, #0]
 8003bae:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8003bb2:	687b      	ldr	r3, [r7, #4]
 8003bb4:	691b      	ldr	r3, [r3, #16]
 8003bb6:	00db      	lsls	r3, r3, #3
 8003bb8:	493d      	ldr	r1, [pc, #244]	@ (8003cb0 <HAL_RCC_OscConfig+0x280>)
 8003bba:	4313      	orrs	r3, r2
 8003bbc:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003bbe:	e040      	b.n	8003c42 <HAL_RCC_OscConfig+0x212>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8003bc0:	687b      	ldr	r3, [r7, #4]
 8003bc2:	68db      	ldr	r3, [r3, #12]
 8003bc4:	2b00      	cmp	r3, #0
 8003bc6:	d023      	beq.n	8003c10 <HAL_RCC_OscConfig+0x1e0>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8003bc8:	4b39      	ldr	r3, [pc, #228]	@ (8003cb0 <HAL_RCC_OscConfig+0x280>)
 8003bca:	681b      	ldr	r3, [r3, #0]
 8003bcc:	4a38      	ldr	r2, [pc, #224]	@ (8003cb0 <HAL_RCC_OscConfig+0x280>)
 8003bce:	f043 0301 	orr.w	r3, r3, #1
 8003bd2:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003bd4:	f7ff fa9a 	bl	800310c <HAL_GetTick>
 8003bd8:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003bda:	e008      	b.n	8003bee <HAL_RCC_OscConfig+0x1be>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003bdc:	f7ff fa96 	bl	800310c <HAL_GetTick>
 8003be0:	4602      	mov	r2, r0
 8003be2:	693b      	ldr	r3, [r7, #16]
 8003be4:	1ad3      	subs	r3, r2, r3
 8003be6:	2b02      	cmp	r3, #2
 8003be8:	d901      	bls.n	8003bee <HAL_RCC_OscConfig+0x1be>
          {
            return HAL_TIMEOUT;
 8003bea:	2303      	movs	r3, #3
 8003bec:	e1bd      	b.n	8003f6a <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003bee:	4b30      	ldr	r3, [pc, #192]	@ (8003cb0 <HAL_RCC_OscConfig+0x280>)
 8003bf0:	681b      	ldr	r3, [r3, #0]
 8003bf2:	f003 0302 	and.w	r3, r3, #2
 8003bf6:	2b00      	cmp	r3, #0
 8003bf8:	d0f0      	beq.n	8003bdc <HAL_RCC_OscConfig+0x1ac>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003bfa:	4b2d      	ldr	r3, [pc, #180]	@ (8003cb0 <HAL_RCC_OscConfig+0x280>)
 8003bfc:	681b      	ldr	r3, [r3, #0]
 8003bfe:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8003c02:	687b      	ldr	r3, [r7, #4]
 8003c04:	691b      	ldr	r3, [r3, #16]
 8003c06:	00db      	lsls	r3, r3, #3
 8003c08:	4929      	ldr	r1, [pc, #164]	@ (8003cb0 <HAL_RCC_OscConfig+0x280>)
 8003c0a:	4313      	orrs	r3, r2
 8003c0c:	600b      	str	r3, [r1, #0]
 8003c0e:	e018      	b.n	8003c42 <HAL_RCC_OscConfig+0x212>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8003c10:	4b27      	ldr	r3, [pc, #156]	@ (8003cb0 <HAL_RCC_OscConfig+0x280>)
 8003c12:	681b      	ldr	r3, [r3, #0]
 8003c14:	4a26      	ldr	r2, [pc, #152]	@ (8003cb0 <HAL_RCC_OscConfig+0x280>)
 8003c16:	f023 0301 	bic.w	r3, r3, #1
 8003c1a:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003c1c:	f7ff fa76 	bl	800310c <HAL_GetTick>
 8003c20:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003c22:	e008      	b.n	8003c36 <HAL_RCC_OscConfig+0x206>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003c24:	f7ff fa72 	bl	800310c <HAL_GetTick>
 8003c28:	4602      	mov	r2, r0
 8003c2a:	693b      	ldr	r3, [r7, #16]
 8003c2c:	1ad3      	subs	r3, r2, r3
 8003c2e:	2b02      	cmp	r3, #2
 8003c30:	d901      	bls.n	8003c36 <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 8003c32:	2303      	movs	r3, #3
 8003c34:	e199      	b.n	8003f6a <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003c36:	4b1e      	ldr	r3, [pc, #120]	@ (8003cb0 <HAL_RCC_OscConfig+0x280>)
 8003c38:	681b      	ldr	r3, [r3, #0]
 8003c3a:	f003 0302 	and.w	r3, r3, #2
 8003c3e:	2b00      	cmp	r3, #0
 8003c40:	d1f0      	bne.n	8003c24 <HAL_RCC_OscConfig+0x1f4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8003c42:	687b      	ldr	r3, [r7, #4]
 8003c44:	681b      	ldr	r3, [r3, #0]
 8003c46:	f003 0308 	and.w	r3, r3, #8
 8003c4a:	2b00      	cmp	r3, #0
 8003c4c:	d038      	beq.n	8003cc0 <HAL_RCC_OscConfig+0x290>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8003c4e:	687b      	ldr	r3, [r7, #4]
 8003c50:	695b      	ldr	r3, [r3, #20]
 8003c52:	2b00      	cmp	r3, #0
 8003c54:	d019      	beq.n	8003c8a <HAL_RCC_OscConfig+0x25a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8003c56:	4b16      	ldr	r3, [pc, #88]	@ (8003cb0 <HAL_RCC_OscConfig+0x280>)
 8003c58:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003c5a:	4a15      	ldr	r2, [pc, #84]	@ (8003cb0 <HAL_RCC_OscConfig+0x280>)
 8003c5c:	f043 0301 	orr.w	r3, r3, #1
 8003c60:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003c62:	f7ff fa53 	bl	800310c <HAL_GetTick>
 8003c66:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003c68:	e008      	b.n	8003c7c <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003c6a:	f7ff fa4f 	bl	800310c <HAL_GetTick>
 8003c6e:	4602      	mov	r2, r0
 8003c70:	693b      	ldr	r3, [r7, #16]
 8003c72:	1ad3      	subs	r3, r2, r3
 8003c74:	2b02      	cmp	r3, #2
 8003c76:	d901      	bls.n	8003c7c <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8003c78:	2303      	movs	r3, #3
 8003c7a:	e176      	b.n	8003f6a <HAL_RCC_OscConfig+0x53a>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003c7c:	4b0c      	ldr	r3, [pc, #48]	@ (8003cb0 <HAL_RCC_OscConfig+0x280>)
 8003c7e:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003c80:	f003 0302 	and.w	r3, r3, #2
 8003c84:	2b00      	cmp	r3, #0
 8003c86:	d0f0      	beq.n	8003c6a <HAL_RCC_OscConfig+0x23a>
 8003c88:	e01a      	b.n	8003cc0 <HAL_RCC_OscConfig+0x290>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8003c8a:	4b09      	ldr	r3, [pc, #36]	@ (8003cb0 <HAL_RCC_OscConfig+0x280>)
 8003c8c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003c8e:	4a08      	ldr	r2, [pc, #32]	@ (8003cb0 <HAL_RCC_OscConfig+0x280>)
 8003c90:	f023 0301 	bic.w	r3, r3, #1
 8003c94:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003c96:	f7ff fa39 	bl	800310c <HAL_GetTick>
 8003c9a:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003c9c:	e00a      	b.n	8003cb4 <HAL_RCC_OscConfig+0x284>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003c9e:	f7ff fa35 	bl	800310c <HAL_GetTick>
 8003ca2:	4602      	mov	r2, r0
 8003ca4:	693b      	ldr	r3, [r7, #16]
 8003ca6:	1ad3      	subs	r3, r2, r3
 8003ca8:	2b02      	cmp	r3, #2
 8003caa:	d903      	bls.n	8003cb4 <HAL_RCC_OscConfig+0x284>
        {
          return HAL_TIMEOUT;
 8003cac:	2303      	movs	r3, #3
 8003cae:	e15c      	b.n	8003f6a <HAL_RCC_OscConfig+0x53a>
 8003cb0:	40023800 	.word	0x40023800
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003cb4:	4b91      	ldr	r3, [pc, #580]	@ (8003efc <HAL_RCC_OscConfig+0x4cc>)
 8003cb6:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003cb8:	f003 0302 	and.w	r3, r3, #2
 8003cbc:	2b00      	cmp	r3, #0
 8003cbe:	d1ee      	bne.n	8003c9e <HAL_RCC_OscConfig+0x26e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003cc0:	687b      	ldr	r3, [r7, #4]
 8003cc2:	681b      	ldr	r3, [r3, #0]
 8003cc4:	f003 0304 	and.w	r3, r3, #4
 8003cc8:	2b00      	cmp	r3, #0
 8003cca:	f000 80a4 	beq.w	8003e16 <HAL_RCC_OscConfig+0x3e6>
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003cce:	4b8b      	ldr	r3, [pc, #556]	@ (8003efc <HAL_RCC_OscConfig+0x4cc>)
 8003cd0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003cd2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003cd6:	2b00      	cmp	r3, #0
 8003cd8:	d10d      	bne.n	8003cf6 <HAL_RCC_OscConfig+0x2c6>
    {
      /* Enable Power Clock*/
      __HAL_RCC_PWR_CLK_ENABLE();
 8003cda:	4b88      	ldr	r3, [pc, #544]	@ (8003efc <HAL_RCC_OscConfig+0x4cc>)
 8003cdc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003cde:	4a87      	ldr	r2, [pc, #540]	@ (8003efc <HAL_RCC_OscConfig+0x4cc>)
 8003ce0:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003ce4:	6413      	str	r3, [r2, #64]	@ 0x40
 8003ce6:	4b85      	ldr	r3, [pc, #532]	@ (8003efc <HAL_RCC_OscConfig+0x4cc>)
 8003ce8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003cea:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003cee:	60bb      	str	r3, [r7, #8]
 8003cf0:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003cf2:	2301      	movs	r3, #1
 8003cf4:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8003cf6:	4b82      	ldr	r3, [pc, #520]	@ (8003f00 <HAL_RCC_OscConfig+0x4d0>)
 8003cf8:	681b      	ldr	r3, [r3, #0]
 8003cfa:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003cfe:	2b00      	cmp	r3, #0
 8003d00:	d118      	bne.n	8003d34 <HAL_RCC_OscConfig+0x304>
    {
      /* Enable write access to Backup domain */
      PWR->CR1 |= PWR_CR1_DBP;
 8003d02:	4b7f      	ldr	r3, [pc, #508]	@ (8003f00 <HAL_RCC_OscConfig+0x4d0>)
 8003d04:	681b      	ldr	r3, [r3, #0]
 8003d06:	4a7e      	ldr	r2, [pc, #504]	@ (8003f00 <HAL_RCC_OscConfig+0x4d0>)
 8003d08:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003d0c:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003d0e:	f7ff f9fd 	bl	800310c <HAL_GetTick>
 8003d12:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8003d14:	e008      	b.n	8003d28 <HAL_RCC_OscConfig+0x2f8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003d16:	f7ff f9f9 	bl	800310c <HAL_GetTick>
 8003d1a:	4602      	mov	r2, r0
 8003d1c:	693b      	ldr	r3, [r7, #16]
 8003d1e:	1ad3      	subs	r3, r2, r3
 8003d20:	2b64      	cmp	r3, #100	@ 0x64
 8003d22:	d901      	bls.n	8003d28 <HAL_RCC_OscConfig+0x2f8>
        {
          return HAL_TIMEOUT;
 8003d24:	2303      	movs	r3, #3
 8003d26:	e120      	b.n	8003f6a <HAL_RCC_OscConfig+0x53a>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8003d28:	4b75      	ldr	r3, [pc, #468]	@ (8003f00 <HAL_RCC_OscConfig+0x4d0>)
 8003d2a:	681b      	ldr	r3, [r3, #0]
 8003d2c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003d30:	2b00      	cmp	r3, #0
 8003d32:	d0f0      	beq.n	8003d16 <HAL_RCC_OscConfig+0x2e6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003d34:	687b      	ldr	r3, [r7, #4]
 8003d36:	689b      	ldr	r3, [r3, #8]
 8003d38:	2b01      	cmp	r3, #1
 8003d3a:	d106      	bne.n	8003d4a <HAL_RCC_OscConfig+0x31a>
 8003d3c:	4b6f      	ldr	r3, [pc, #444]	@ (8003efc <HAL_RCC_OscConfig+0x4cc>)
 8003d3e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003d40:	4a6e      	ldr	r2, [pc, #440]	@ (8003efc <HAL_RCC_OscConfig+0x4cc>)
 8003d42:	f043 0301 	orr.w	r3, r3, #1
 8003d46:	6713      	str	r3, [r2, #112]	@ 0x70
 8003d48:	e02d      	b.n	8003da6 <HAL_RCC_OscConfig+0x376>
 8003d4a:	687b      	ldr	r3, [r7, #4]
 8003d4c:	689b      	ldr	r3, [r3, #8]
 8003d4e:	2b00      	cmp	r3, #0
 8003d50:	d10c      	bne.n	8003d6c <HAL_RCC_OscConfig+0x33c>
 8003d52:	4b6a      	ldr	r3, [pc, #424]	@ (8003efc <HAL_RCC_OscConfig+0x4cc>)
 8003d54:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003d56:	4a69      	ldr	r2, [pc, #420]	@ (8003efc <HAL_RCC_OscConfig+0x4cc>)
 8003d58:	f023 0301 	bic.w	r3, r3, #1
 8003d5c:	6713      	str	r3, [r2, #112]	@ 0x70
 8003d5e:	4b67      	ldr	r3, [pc, #412]	@ (8003efc <HAL_RCC_OscConfig+0x4cc>)
 8003d60:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003d62:	4a66      	ldr	r2, [pc, #408]	@ (8003efc <HAL_RCC_OscConfig+0x4cc>)
 8003d64:	f023 0304 	bic.w	r3, r3, #4
 8003d68:	6713      	str	r3, [r2, #112]	@ 0x70
 8003d6a:	e01c      	b.n	8003da6 <HAL_RCC_OscConfig+0x376>
 8003d6c:	687b      	ldr	r3, [r7, #4]
 8003d6e:	689b      	ldr	r3, [r3, #8]
 8003d70:	2b05      	cmp	r3, #5
 8003d72:	d10c      	bne.n	8003d8e <HAL_RCC_OscConfig+0x35e>
 8003d74:	4b61      	ldr	r3, [pc, #388]	@ (8003efc <HAL_RCC_OscConfig+0x4cc>)
 8003d76:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003d78:	4a60      	ldr	r2, [pc, #384]	@ (8003efc <HAL_RCC_OscConfig+0x4cc>)
 8003d7a:	f043 0304 	orr.w	r3, r3, #4
 8003d7e:	6713      	str	r3, [r2, #112]	@ 0x70
 8003d80:	4b5e      	ldr	r3, [pc, #376]	@ (8003efc <HAL_RCC_OscConfig+0x4cc>)
 8003d82:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003d84:	4a5d      	ldr	r2, [pc, #372]	@ (8003efc <HAL_RCC_OscConfig+0x4cc>)
 8003d86:	f043 0301 	orr.w	r3, r3, #1
 8003d8a:	6713      	str	r3, [r2, #112]	@ 0x70
 8003d8c:	e00b      	b.n	8003da6 <HAL_RCC_OscConfig+0x376>
 8003d8e:	4b5b      	ldr	r3, [pc, #364]	@ (8003efc <HAL_RCC_OscConfig+0x4cc>)
 8003d90:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003d92:	4a5a      	ldr	r2, [pc, #360]	@ (8003efc <HAL_RCC_OscConfig+0x4cc>)
 8003d94:	f023 0301 	bic.w	r3, r3, #1
 8003d98:	6713      	str	r3, [r2, #112]	@ 0x70
 8003d9a:	4b58      	ldr	r3, [pc, #352]	@ (8003efc <HAL_RCC_OscConfig+0x4cc>)
 8003d9c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003d9e:	4a57      	ldr	r2, [pc, #348]	@ (8003efc <HAL_RCC_OscConfig+0x4cc>)
 8003da0:	f023 0304 	bic.w	r3, r3, #4
 8003da4:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8003da6:	687b      	ldr	r3, [r7, #4]
 8003da8:	689b      	ldr	r3, [r3, #8]
 8003daa:	2b00      	cmp	r3, #0
 8003dac:	d015      	beq.n	8003dda <HAL_RCC_OscConfig+0x3aa>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003dae:	f7ff f9ad 	bl	800310c <HAL_GetTick>
 8003db2:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003db4:	e00a      	b.n	8003dcc <HAL_RCC_OscConfig+0x39c>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003db6:	f7ff f9a9 	bl	800310c <HAL_GetTick>
 8003dba:	4602      	mov	r2, r0
 8003dbc:	693b      	ldr	r3, [r7, #16]
 8003dbe:	1ad3      	subs	r3, r2, r3
 8003dc0:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003dc4:	4293      	cmp	r3, r2
 8003dc6:	d901      	bls.n	8003dcc <HAL_RCC_OscConfig+0x39c>
        {
          return HAL_TIMEOUT;
 8003dc8:	2303      	movs	r3, #3
 8003dca:	e0ce      	b.n	8003f6a <HAL_RCC_OscConfig+0x53a>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003dcc:	4b4b      	ldr	r3, [pc, #300]	@ (8003efc <HAL_RCC_OscConfig+0x4cc>)
 8003dce:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003dd0:	f003 0302 	and.w	r3, r3, #2
 8003dd4:	2b00      	cmp	r3, #0
 8003dd6:	d0ee      	beq.n	8003db6 <HAL_RCC_OscConfig+0x386>
 8003dd8:	e014      	b.n	8003e04 <HAL_RCC_OscConfig+0x3d4>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003dda:	f7ff f997 	bl	800310c <HAL_GetTick>
 8003dde:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003de0:	e00a      	b.n	8003df8 <HAL_RCC_OscConfig+0x3c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003de2:	f7ff f993 	bl	800310c <HAL_GetTick>
 8003de6:	4602      	mov	r2, r0
 8003de8:	693b      	ldr	r3, [r7, #16]
 8003dea:	1ad3      	subs	r3, r2, r3
 8003dec:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003df0:	4293      	cmp	r3, r2
 8003df2:	d901      	bls.n	8003df8 <HAL_RCC_OscConfig+0x3c8>
        {
          return HAL_TIMEOUT;
 8003df4:	2303      	movs	r3, #3
 8003df6:	e0b8      	b.n	8003f6a <HAL_RCC_OscConfig+0x53a>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003df8:	4b40      	ldr	r3, [pc, #256]	@ (8003efc <HAL_RCC_OscConfig+0x4cc>)
 8003dfa:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003dfc:	f003 0302 	and.w	r3, r3, #2
 8003e00:	2b00      	cmp	r3, #0
 8003e02:	d1ee      	bne.n	8003de2 <HAL_RCC_OscConfig+0x3b2>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8003e04:	7dfb      	ldrb	r3, [r7, #23]
 8003e06:	2b01      	cmp	r3, #1
 8003e08:	d105      	bne.n	8003e16 <HAL_RCC_OscConfig+0x3e6>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003e0a:	4b3c      	ldr	r3, [pc, #240]	@ (8003efc <HAL_RCC_OscConfig+0x4cc>)
 8003e0c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003e0e:	4a3b      	ldr	r2, [pc, #236]	@ (8003efc <HAL_RCC_OscConfig+0x4cc>)
 8003e10:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8003e14:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8003e16:	687b      	ldr	r3, [r7, #4]
 8003e18:	699b      	ldr	r3, [r3, #24]
 8003e1a:	2b00      	cmp	r3, #0
 8003e1c:	f000 80a4 	beq.w	8003f68 <HAL_RCC_OscConfig+0x538>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8003e20:	4b36      	ldr	r3, [pc, #216]	@ (8003efc <HAL_RCC_OscConfig+0x4cc>)
 8003e22:	689b      	ldr	r3, [r3, #8]
 8003e24:	f003 030c 	and.w	r3, r3, #12
 8003e28:	2b08      	cmp	r3, #8
 8003e2a:	d06b      	beq.n	8003f04 <HAL_RCC_OscConfig+0x4d4>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8003e2c:	687b      	ldr	r3, [r7, #4]
 8003e2e:	699b      	ldr	r3, [r3, #24]
 8003e30:	2b02      	cmp	r3, #2
 8003e32:	d149      	bne.n	8003ec8 <HAL_RCC_OscConfig+0x498>
#if defined (RCC_PLLCFGR_PLLR)
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
#endif

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003e34:	4b31      	ldr	r3, [pc, #196]	@ (8003efc <HAL_RCC_OscConfig+0x4cc>)
 8003e36:	681b      	ldr	r3, [r3, #0]
 8003e38:	4a30      	ldr	r2, [pc, #192]	@ (8003efc <HAL_RCC_OscConfig+0x4cc>)
 8003e3a:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8003e3e:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003e40:	f7ff f964 	bl	800310c <HAL_GetTick>
 8003e44:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003e46:	e008      	b.n	8003e5a <HAL_RCC_OscConfig+0x42a>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003e48:	f7ff f960 	bl	800310c <HAL_GetTick>
 8003e4c:	4602      	mov	r2, r0
 8003e4e:	693b      	ldr	r3, [r7, #16]
 8003e50:	1ad3      	subs	r3, r2, r3
 8003e52:	2b02      	cmp	r3, #2
 8003e54:	d901      	bls.n	8003e5a <HAL_RCC_OscConfig+0x42a>
          {
            return HAL_TIMEOUT;
 8003e56:	2303      	movs	r3, #3
 8003e58:	e087      	b.n	8003f6a <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003e5a:	4b28      	ldr	r3, [pc, #160]	@ (8003efc <HAL_RCC_OscConfig+0x4cc>)
 8003e5c:	681b      	ldr	r3, [r3, #0]
 8003e5e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003e62:	2b00      	cmp	r3, #0
 8003e64:	d1f0      	bne.n	8003e48 <HAL_RCC_OscConfig+0x418>
                             RCC_OscInitStruct->PLL.PLLN,
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);
#else
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8003e66:	687b      	ldr	r3, [r7, #4]
 8003e68:	69da      	ldr	r2, [r3, #28]
 8003e6a:	687b      	ldr	r3, [r7, #4]
 8003e6c:	6a1b      	ldr	r3, [r3, #32]
 8003e6e:	431a      	orrs	r2, r3
 8003e70:	687b      	ldr	r3, [r7, #4]
 8003e72:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003e74:	019b      	lsls	r3, r3, #6
 8003e76:	431a      	orrs	r2, r3
 8003e78:	687b      	ldr	r3, [r7, #4]
 8003e7a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003e7c:	085b      	lsrs	r3, r3, #1
 8003e7e:	3b01      	subs	r3, #1
 8003e80:	041b      	lsls	r3, r3, #16
 8003e82:	431a      	orrs	r2, r3
 8003e84:	687b      	ldr	r3, [r7, #4]
 8003e86:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003e88:	061b      	lsls	r3, r3, #24
 8003e8a:	4313      	orrs	r3, r2
 8003e8c:	4a1b      	ldr	r2, [pc, #108]	@ (8003efc <HAL_RCC_OscConfig+0x4cc>)
 8003e8e:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 8003e92:	6053      	str	r3, [r2, #4]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ);
#endif

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8003e94:	4b19      	ldr	r3, [pc, #100]	@ (8003efc <HAL_RCC_OscConfig+0x4cc>)
 8003e96:	681b      	ldr	r3, [r3, #0]
 8003e98:	4a18      	ldr	r2, [pc, #96]	@ (8003efc <HAL_RCC_OscConfig+0x4cc>)
 8003e9a:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8003e9e:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003ea0:	f7ff f934 	bl	800310c <HAL_GetTick>
 8003ea4:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003ea6:	e008      	b.n	8003eba <HAL_RCC_OscConfig+0x48a>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003ea8:	f7ff f930 	bl	800310c <HAL_GetTick>
 8003eac:	4602      	mov	r2, r0
 8003eae:	693b      	ldr	r3, [r7, #16]
 8003eb0:	1ad3      	subs	r3, r2, r3
 8003eb2:	2b02      	cmp	r3, #2
 8003eb4:	d901      	bls.n	8003eba <HAL_RCC_OscConfig+0x48a>
          {
            return HAL_TIMEOUT;
 8003eb6:	2303      	movs	r3, #3
 8003eb8:	e057      	b.n	8003f6a <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003eba:	4b10      	ldr	r3, [pc, #64]	@ (8003efc <HAL_RCC_OscConfig+0x4cc>)
 8003ebc:	681b      	ldr	r3, [r3, #0]
 8003ebe:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003ec2:	2b00      	cmp	r3, #0
 8003ec4:	d0f0      	beq.n	8003ea8 <HAL_RCC_OscConfig+0x478>
 8003ec6:	e04f      	b.n	8003f68 <HAL_RCC_OscConfig+0x538>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003ec8:	4b0c      	ldr	r3, [pc, #48]	@ (8003efc <HAL_RCC_OscConfig+0x4cc>)
 8003eca:	681b      	ldr	r3, [r3, #0]
 8003ecc:	4a0b      	ldr	r2, [pc, #44]	@ (8003efc <HAL_RCC_OscConfig+0x4cc>)
 8003ece:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8003ed2:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003ed4:	f7ff f91a 	bl	800310c <HAL_GetTick>
 8003ed8:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003eda:	e008      	b.n	8003eee <HAL_RCC_OscConfig+0x4be>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003edc:	f7ff f916 	bl	800310c <HAL_GetTick>
 8003ee0:	4602      	mov	r2, r0
 8003ee2:	693b      	ldr	r3, [r7, #16]
 8003ee4:	1ad3      	subs	r3, r2, r3
 8003ee6:	2b02      	cmp	r3, #2
 8003ee8:	d901      	bls.n	8003eee <HAL_RCC_OscConfig+0x4be>
          {
            return HAL_TIMEOUT;
 8003eea:	2303      	movs	r3, #3
 8003eec:	e03d      	b.n	8003f6a <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003eee:	4b03      	ldr	r3, [pc, #12]	@ (8003efc <HAL_RCC_OscConfig+0x4cc>)
 8003ef0:	681b      	ldr	r3, [r3, #0]
 8003ef2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003ef6:	2b00      	cmp	r3, #0
 8003ef8:	d1f0      	bne.n	8003edc <HAL_RCC_OscConfig+0x4ac>
 8003efa:	e035      	b.n	8003f68 <HAL_RCC_OscConfig+0x538>
 8003efc:	40023800 	.word	0x40023800
 8003f00:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      pll_config = RCC->PLLCFGR;
 8003f04:	4b1b      	ldr	r3, [pc, #108]	@ (8003f74 <HAL_RCC_OscConfig+0x544>)
 8003f06:	685b      	ldr	r3, [r3, #4]
 8003f08:	60fb      	str	r3, [r7, #12]
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8003f0a:	687b      	ldr	r3, [r7, #4]
 8003f0c:	699b      	ldr	r3, [r3, #24]
 8003f0e:	2b01      	cmp	r3, #1
 8003f10:	d028      	beq.n	8003f64 <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003f12:	68fb      	ldr	r3, [r7, #12]
 8003f14:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8003f18:	687b      	ldr	r3, [r7, #4]
 8003f1a:	69db      	ldr	r3, [r3, #28]
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8003f1c:	429a      	cmp	r2, r3
 8003f1e:	d121      	bne.n	8003f64 <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8003f20:	68fb      	ldr	r3, [r7, #12]
 8003f22:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8003f26:	687b      	ldr	r3, [r7, #4]
 8003f28:	6a1b      	ldr	r3, [r3, #32]
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003f2a:	429a      	cmp	r2, r3
 8003f2c:	d11a      	bne.n	8003f64 <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8003f2e:	68fa      	ldr	r2, [r7, #12]
 8003f30:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8003f34:	4013      	ands	r3, r2
 8003f36:	687a      	ldr	r2, [r7, #4]
 8003f38:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8003f3a:	0192      	lsls	r2, r2, #6
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8003f3c:	4293      	cmp	r3, r2
 8003f3e:	d111      	bne.n	8003f64 <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
 8003f40:	68fb      	ldr	r3, [r7, #12]
 8003f42:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 8003f46:	687b      	ldr	r3, [r7, #4]
 8003f48:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003f4a:	085b      	lsrs	r3, r3, #1
 8003f4c:	3b01      	subs	r3, #1
 8003f4e:	041b      	lsls	r3, r3, #16
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8003f50:	429a      	cmp	r2, r3
 8003f52:	d107      	bne.n	8003f64 <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8003f54:	68fb      	ldr	r3, [r7, #12]
 8003f56:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 8003f5a:	687b      	ldr	r3, [r7, #4]
 8003f5c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003f5e:	061b      	lsls	r3, r3, #24
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
 8003f60:	429a      	cmp	r2, r3
 8003f62:	d001      	beq.n	8003f68 <HAL_RCC_OscConfig+0x538>
#endif
      {
        return HAL_ERROR;
 8003f64:	2301      	movs	r3, #1
 8003f66:	e000      	b.n	8003f6a <HAL_RCC_OscConfig+0x53a>
      }
    }
  }
  return HAL_OK;
 8003f68:	2300      	movs	r3, #0
}
 8003f6a:	4618      	mov	r0, r3
 8003f6c:	3718      	adds	r7, #24
 8003f6e:	46bd      	mov	sp, r7
 8003f70:	bd80      	pop	{r7, pc}
 8003f72:	bf00      	nop
 8003f74:	40023800 	.word	0x40023800

08003f78 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003f78:	b580      	push	{r7, lr}
 8003f7a:	b084      	sub	sp, #16
 8003f7c:	af00      	add	r7, sp, #0
 8003f7e:	6078      	str	r0, [r7, #4]
 8003f80:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0;
 8003f82:	2300      	movs	r3, #0
 8003f84:	60fb      	str	r3, [r7, #12]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8003f86:	687b      	ldr	r3, [r7, #4]
 8003f88:	2b00      	cmp	r3, #0
 8003f8a:	d101      	bne.n	8003f90 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8003f8c:	2301      	movs	r3, #1
 8003f8e:	e0d0      	b.n	8004132 <HAL_RCC_ClockConfig+0x1ba>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
     must be correctly programmed according to the frequency of the CPU clock
     (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8003f90:	4b6a      	ldr	r3, [pc, #424]	@ (800413c <HAL_RCC_ClockConfig+0x1c4>)
 8003f92:	681b      	ldr	r3, [r3, #0]
 8003f94:	f003 030f 	and.w	r3, r3, #15
 8003f98:	683a      	ldr	r2, [r7, #0]
 8003f9a:	429a      	cmp	r2, r3
 8003f9c:	d910      	bls.n	8003fc0 <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003f9e:	4b67      	ldr	r3, [pc, #412]	@ (800413c <HAL_RCC_ClockConfig+0x1c4>)
 8003fa0:	681b      	ldr	r3, [r3, #0]
 8003fa2:	f023 020f 	bic.w	r2, r3, #15
 8003fa6:	4965      	ldr	r1, [pc, #404]	@ (800413c <HAL_RCC_ClockConfig+0x1c4>)
 8003fa8:	683b      	ldr	r3, [r7, #0]
 8003faa:	4313      	orrs	r3, r2
 8003fac:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003fae:	4b63      	ldr	r3, [pc, #396]	@ (800413c <HAL_RCC_ClockConfig+0x1c4>)
 8003fb0:	681b      	ldr	r3, [r3, #0]
 8003fb2:	f003 030f 	and.w	r3, r3, #15
 8003fb6:	683a      	ldr	r2, [r7, #0]
 8003fb8:	429a      	cmp	r2, r3
 8003fba:	d001      	beq.n	8003fc0 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8003fbc:	2301      	movs	r3, #1
 8003fbe:	e0b8      	b.n	8004132 <HAL_RCC_ClockConfig+0x1ba>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003fc0:	687b      	ldr	r3, [r7, #4]
 8003fc2:	681b      	ldr	r3, [r3, #0]
 8003fc4:	f003 0302 	and.w	r3, r3, #2
 8003fc8:	2b00      	cmp	r3, #0
 8003fca:	d020      	beq.n	800400e <HAL_RCC_ClockConfig+0x96>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003fcc:	687b      	ldr	r3, [r7, #4]
 8003fce:	681b      	ldr	r3, [r3, #0]
 8003fd0:	f003 0304 	and.w	r3, r3, #4
 8003fd4:	2b00      	cmp	r3, #0
 8003fd6:	d005      	beq.n	8003fe4 <HAL_RCC_ClockConfig+0x6c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8003fd8:	4b59      	ldr	r3, [pc, #356]	@ (8004140 <HAL_RCC_ClockConfig+0x1c8>)
 8003fda:	689b      	ldr	r3, [r3, #8]
 8003fdc:	4a58      	ldr	r2, [pc, #352]	@ (8004140 <HAL_RCC_ClockConfig+0x1c8>)
 8003fde:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 8003fe2:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003fe4:	687b      	ldr	r3, [r7, #4]
 8003fe6:	681b      	ldr	r3, [r3, #0]
 8003fe8:	f003 0308 	and.w	r3, r3, #8
 8003fec:	2b00      	cmp	r3, #0
 8003fee:	d005      	beq.n	8003ffc <HAL_RCC_ClockConfig+0x84>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8003ff0:	4b53      	ldr	r3, [pc, #332]	@ (8004140 <HAL_RCC_ClockConfig+0x1c8>)
 8003ff2:	689b      	ldr	r3, [r3, #8]
 8003ff4:	4a52      	ldr	r2, [pc, #328]	@ (8004140 <HAL_RCC_ClockConfig+0x1c8>)
 8003ff6:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 8003ffa:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003ffc:	4b50      	ldr	r3, [pc, #320]	@ (8004140 <HAL_RCC_ClockConfig+0x1c8>)
 8003ffe:	689b      	ldr	r3, [r3, #8]
 8004000:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8004004:	687b      	ldr	r3, [r7, #4]
 8004006:	689b      	ldr	r3, [r3, #8]
 8004008:	494d      	ldr	r1, [pc, #308]	@ (8004140 <HAL_RCC_ClockConfig+0x1c8>)
 800400a:	4313      	orrs	r3, r2
 800400c:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800400e:	687b      	ldr	r3, [r7, #4]
 8004010:	681b      	ldr	r3, [r3, #0]
 8004012:	f003 0301 	and.w	r3, r3, #1
 8004016:	2b00      	cmp	r3, #0
 8004018:	d040      	beq.n	800409c <HAL_RCC_ClockConfig+0x124>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800401a:	687b      	ldr	r3, [r7, #4]
 800401c:	685b      	ldr	r3, [r3, #4]
 800401e:	2b01      	cmp	r3, #1
 8004020:	d107      	bne.n	8004032 <HAL_RCC_ClockConfig+0xba>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004022:	4b47      	ldr	r3, [pc, #284]	@ (8004140 <HAL_RCC_ClockConfig+0x1c8>)
 8004024:	681b      	ldr	r3, [r3, #0]
 8004026:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800402a:	2b00      	cmp	r3, #0
 800402c:	d115      	bne.n	800405a <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 800402e:	2301      	movs	r3, #1
 8004030:	e07f      	b.n	8004132 <HAL_RCC_ClockConfig+0x1ba>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8004032:	687b      	ldr	r3, [r7, #4]
 8004034:	685b      	ldr	r3, [r3, #4]
 8004036:	2b02      	cmp	r3, #2
 8004038:	d107      	bne.n	800404a <HAL_RCC_ClockConfig+0xd2>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800403a:	4b41      	ldr	r3, [pc, #260]	@ (8004140 <HAL_RCC_ClockConfig+0x1c8>)
 800403c:	681b      	ldr	r3, [r3, #0]
 800403e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004042:	2b00      	cmp	r3, #0
 8004044:	d109      	bne.n	800405a <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 8004046:	2301      	movs	r3, #1
 8004048:	e073      	b.n	8004132 <HAL_RCC_ClockConfig+0x1ba>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800404a:	4b3d      	ldr	r3, [pc, #244]	@ (8004140 <HAL_RCC_ClockConfig+0x1c8>)
 800404c:	681b      	ldr	r3, [r3, #0]
 800404e:	f003 0302 	and.w	r3, r3, #2
 8004052:	2b00      	cmp	r3, #0
 8004054:	d101      	bne.n	800405a <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 8004056:	2301      	movs	r3, #1
 8004058:	e06b      	b.n	8004132 <HAL_RCC_ClockConfig+0x1ba>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800405a:	4b39      	ldr	r3, [pc, #228]	@ (8004140 <HAL_RCC_ClockConfig+0x1c8>)
 800405c:	689b      	ldr	r3, [r3, #8]
 800405e:	f023 0203 	bic.w	r2, r3, #3
 8004062:	687b      	ldr	r3, [r7, #4]
 8004064:	685b      	ldr	r3, [r3, #4]
 8004066:	4936      	ldr	r1, [pc, #216]	@ (8004140 <HAL_RCC_ClockConfig+0x1c8>)
 8004068:	4313      	orrs	r3, r2
 800406a:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800406c:	f7ff f84e 	bl	800310c <HAL_GetTick>
 8004070:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004072:	e00a      	b.n	800408a <HAL_RCC_ClockConfig+0x112>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004074:	f7ff f84a 	bl	800310c <HAL_GetTick>
 8004078:	4602      	mov	r2, r0
 800407a:	68fb      	ldr	r3, [r7, #12]
 800407c:	1ad3      	subs	r3, r2, r3
 800407e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004082:	4293      	cmp	r3, r2
 8004084:	d901      	bls.n	800408a <HAL_RCC_ClockConfig+0x112>
      {
        return HAL_TIMEOUT;
 8004086:	2303      	movs	r3, #3
 8004088:	e053      	b.n	8004132 <HAL_RCC_ClockConfig+0x1ba>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800408a:	4b2d      	ldr	r3, [pc, #180]	@ (8004140 <HAL_RCC_ClockConfig+0x1c8>)
 800408c:	689b      	ldr	r3, [r3, #8]
 800408e:	f003 020c 	and.w	r2, r3, #12
 8004092:	687b      	ldr	r3, [r7, #4]
 8004094:	685b      	ldr	r3, [r3, #4]
 8004096:	009b      	lsls	r3, r3, #2
 8004098:	429a      	cmp	r2, r3
 800409a:	d1eb      	bne.n	8004074 <HAL_RCC_ClockConfig+0xfc>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 800409c:	4b27      	ldr	r3, [pc, #156]	@ (800413c <HAL_RCC_ClockConfig+0x1c4>)
 800409e:	681b      	ldr	r3, [r3, #0]
 80040a0:	f003 030f 	and.w	r3, r3, #15
 80040a4:	683a      	ldr	r2, [r7, #0]
 80040a6:	429a      	cmp	r2, r3
 80040a8:	d210      	bcs.n	80040cc <HAL_RCC_ClockConfig+0x154>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80040aa:	4b24      	ldr	r3, [pc, #144]	@ (800413c <HAL_RCC_ClockConfig+0x1c4>)
 80040ac:	681b      	ldr	r3, [r3, #0]
 80040ae:	f023 020f 	bic.w	r2, r3, #15
 80040b2:	4922      	ldr	r1, [pc, #136]	@ (800413c <HAL_RCC_ClockConfig+0x1c4>)
 80040b4:	683b      	ldr	r3, [r7, #0]
 80040b6:	4313      	orrs	r3, r2
 80040b8:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80040ba:	4b20      	ldr	r3, [pc, #128]	@ (800413c <HAL_RCC_ClockConfig+0x1c4>)
 80040bc:	681b      	ldr	r3, [r3, #0]
 80040be:	f003 030f 	and.w	r3, r3, #15
 80040c2:	683a      	ldr	r2, [r7, #0]
 80040c4:	429a      	cmp	r2, r3
 80040c6:	d001      	beq.n	80040cc <HAL_RCC_ClockConfig+0x154>
    {
      return HAL_ERROR;
 80040c8:	2301      	movs	r3, #1
 80040ca:	e032      	b.n	8004132 <HAL_RCC_ClockConfig+0x1ba>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80040cc:	687b      	ldr	r3, [r7, #4]
 80040ce:	681b      	ldr	r3, [r3, #0]
 80040d0:	f003 0304 	and.w	r3, r3, #4
 80040d4:	2b00      	cmp	r3, #0
 80040d6:	d008      	beq.n	80040ea <HAL_RCC_ClockConfig+0x172>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80040d8:	4b19      	ldr	r3, [pc, #100]	@ (8004140 <HAL_RCC_ClockConfig+0x1c8>)
 80040da:	689b      	ldr	r3, [r3, #8]
 80040dc:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 80040e0:	687b      	ldr	r3, [r7, #4]
 80040e2:	68db      	ldr	r3, [r3, #12]
 80040e4:	4916      	ldr	r1, [pc, #88]	@ (8004140 <HAL_RCC_ClockConfig+0x1c8>)
 80040e6:	4313      	orrs	r3, r2
 80040e8:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80040ea:	687b      	ldr	r3, [r7, #4]
 80040ec:	681b      	ldr	r3, [r3, #0]
 80040ee:	f003 0308 	and.w	r3, r3, #8
 80040f2:	2b00      	cmp	r3, #0
 80040f4:	d009      	beq.n	800410a <HAL_RCC_ClockConfig+0x192>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 80040f6:	4b12      	ldr	r3, [pc, #72]	@ (8004140 <HAL_RCC_ClockConfig+0x1c8>)
 80040f8:	689b      	ldr	r3, [r3, #8]
 80040fa:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 80040fe:	687b      	ldr	r3, [r7, #4]
 8004100:	691b      	ldr	r3, [r3, #16]
 8004102:	00db      	lsls	r3, r3, #3
 8004104:	490e      	ldr	r1, [pc, #56]	@ (8004140 <HAL_RCC_ClockConfig+0x1c8>)
 8004106:	4313      	orrs	r3, r2
 8004108:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 800410a:	f000 f821 	bl	8004150 <HAL_RCC_GetSysClockFreq>
 800410e:	4602      	mov	r2, r0
 8004110:	4b0b      	ldr	r3, [pc, #44]	@ (8004140 <HAL_RCC_ClockConfig+0x1c8>)
 8004112:	689b      	ldr	r3, [r3, #8]
 8004114:	091b      	lsrs	r3, r3, #4
 8004116:	f003 030f 	and.w	r3, r3, #15
 800411a:	490a      	ldr	r1, [pc, #40]	@ (8004144 <HAL_RCC_ClockConfig+0x1cc>)
 800411c:	5ccb      	ldrb	r3, [r1, r3]
 800411e:	fa22 f303 	lsr.w	r3, r2, r3
 8004122:	4a09      	ldr	r2, [pc, #36]	@ (8004148 <HAL_RCC_ClockConfig+0x1d0>)
 8004124:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8004126:	4b09      	ldr	r3, [pc, #36]	@ (800414c <HAL_RCC_ClockConfig+0x1d4>)
 8004128:	681b      	ldr	r3, [r3, #0]
 800412a:	4618      	mov	r0, r3
 800412c:	f7fe fde8 	bl	8002d00 <HAL_InitTick>

  return HAL_OK;
 8004130:	2300      	movs	r3, #0
}
 8004132:	4618      	mov	r0, r3
 8004134:	3710      	adds	r7, #16
 8004136:	46bd      	mov	sp, r7
 8004138:	bd80      	pop	{r7, pc}
 800413a:	bf00      	nop
 800413c:	40023c00 	.word	0x40023c00
 8004140:	40023800 	.word	0x40023800
 8004144:	0800e0c4 	.word	0x0800e0c4
 8004148:	20000004 	.word	0x20000004
 800414c:	20000008 	.word	0x20000008

08004150 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8004150:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8004154:	b094      	sub	sp, #80	@ 0x50
 8004156:	af00      	add	r7, sp, #0
  uint32_t pllm = 0, pllvco = 0, pllp = 0;
 8004158:	2300      	movs	r3, #0
 800415a:	647b      	str	r3, [r7, #68]	@ 0x44
 800415c:	2300      	movs	r3, #0
 800415e:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8004160:	2300      	movs	r3, #0
 8004162:	643b      	str	r3, [r7, #64]	@ 0x40
  uint32_t sysclockfreq = 0;
 8004164:	2300      	movs	r3, #0
 8004166:	64bb      	str	r3, [r7, #72]	@ 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8004168:	4b79      	ldr	r3, [pc, #484]	@ (8004350 <HAL_RCC_GetSysClockFreq+0x200>)
 800416a:	689b      	ldr	r3, [r3, #8]
 800416c:	f003 030c 	and.w	r3, r3, #12
 8004170:	2b08      	cmp	r3, #8
 8004172:	d00d      	beq.n	8004190 <HAL_RCC_GetSysClockFreq+0x40>
 8004174:	2b08      	cmp	r3, #8
 8004176:	f200 80e1 	bhi.w	800433c <HAL_RCC_GetSysClockFreq+0x1ec>
 800417a:	2b00      	cmp	r3, #0
 800417c:	d002      	beq.n	8004184 <HAL_RCC_GetSysClockFreq+0x34>
 800417e:	2b04      	cmp	r3, #4
 8004180:	d003      	beq.n	800418a <HAL_RCC_GetSysClockFreq+0x3a>
 8004182:	e0db      	b.n	800433c <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8004184:	4b73      	ldr	r3, [pc, #460]	@ (8004354 <HAL_RCC_GetSysClockFreq+0x204>)
 8004186:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8004188:	e0db      	b.n	8004342 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 800418a:	4b73      	ldr	r3, [pc, #460]	@ (8004358 <HAL_RCC_GetSysClockFreq+0x208>)
 800418c:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 800418e:	e0d8      	b.n	8004342 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8004190:	4b6f      	ldr	r3, [pc, #444]	@ (8004350 <HAL_RCC_GetSysClockFreq+0x200>)
 8004192:	685b      	ldr	r3, [r3, #4]
 8004194:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8004198:	647b      	str	r3, [r7, #68]	@ 0x44
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLCFGR_PLLSRC_HSI)
 800419a:	4b6d      	ldr	r3, [pc, #436]	@ (8004350 <HAL_RCC_GetSysClockFreq+0x200>)
 800419c:	685b      	ldr	r3, [r3, #4]
 800419e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80041a2:	2b00      	cmp	r3, #0
 80041a4:	d063      	beq.n	800426e <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80041a6:	4b6a      	ldr	r3, [pc, #424]	@ (8004350 <HAL_RCC_GetSysClockFreq+0x200>)
 80041a8:	685b      	ldr	r3, [r3, #4]
 80041aa:	099b      	lsrs	r3, r3, #6
 80041ac:	2200      	movs	r2, #0
 80041ae:	63bb      	str	r3, [r7, #56]	@ 0x38
 80041b0:	63fa      	str	r2, [r7, #60]	@ 0x3c
 80041b2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80041b4:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80041b8:	633b      	str	r3, [r7, #48]	@ 0x30
 80041ba:	2300      	movs	r3, #0
 80041bc:	637b      	str	r3, [r7, #52]	@ 0x34
 80041be:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 80041c2:	4622      	mov	r2, r4
 80041c4:	462b      	mov	r3, r5
 80041c6:	f04f 0000 	mov.w	r0, #0
 80041ca:	f04f 0100 	mov.w	r1, #0
 80041ce:	0159      	lsls	r1, r3, #5
 80041d0:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80041d4:	0150      	lsls	r0, r2, #5
 80041d6:	4602      	mov	r2, r0
 80041d8:	460b      	mov	r3, r1
 80041da:	4621      	mov	r1, r4
 80041dc:	1a51      	subs	r1, r2, r1
 80041de:	6139      	str	r1, [r7, #16]
 80041e0:	4629      	mov	r1, r5
 80041e2:	eb63 0301 	sbc.w	r3, r3, r1
 80041e6:	617b      	str	r3, [r7, #20]
 80041e8:	f04f 0200 	mov.w	r2, #0
 80041ec:	f04f 0300 	mov.w	r3, #0
 80041f0:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 80041f4:	4659      	mov	r1, fp
 80041f6:	018b      	lsls	r3, r1, #6
 80041f8:	4651      	mov	r1, sl
 80041fa:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 80041fe:	4651      	mov	r1, sl
 8004200:	018a      	lsls	r2, r1, #6
 8004202:	4651      	mov	r1, sl
 8004204:	ebb2 0801 	subs.w	r8, r2, r1
 8004208:	4659      	mov	r1, fp
 800420a:	eb63 0901 	sbc.w	r9, r3, r1
 800420e:	f04f 0200 	mov.w	r2, #0
 8004212:	f04f 0300 	mov.w	r3, #0
 8004216:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 800421a:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 800421e:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8004222:	4690      	mov	r8, r2
 8004224:	4699      	mov	r9, r3
 8004226:	4623      	mov	r3, r4
 8004228:	eb18 0303 	adds.w	r3, r8, r3
 800422c:	60bb      	str	r3, [r7, #8]
 800422e:	462b      	mov	r3, r5
 8004230:	eb49 0303 	adc.w	r3, r9, r3
 8004234:	60fb      	str	r3, [r7, #12]
 8004236:	f04f 0200 	mov.w	r2, #0
 800423a:	f04f 0300 	mov.w	r3, #0
 800423e:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 8004242:	4629      	mov	r1, r5
 8004244:	024b      	lsls	r3, r1, #9
 8004246:	4621      	mov	r1, r4
 8004248:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 800424c:	4621      	mov	r1, r4
 800424e:	024a      	lsls	r2, r1, #9
 8004250:	4610      	mov	r0, r2
 8004252:	4619      	mov	r1, r3
 8004254:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8004256:	2200      	movs	r2, #0
 8004258:	62bb      	str	r3, [r7, #40]	@ 0x28
 800425a:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800425c:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8004260:	f7fc fcc2 	bl	8000be8 <__aeabi_uldivmod>
 8004264:	4602      	mov	r2, r0
 8004266:	460b      	mov	r3, r1
 8004268:	4613      	mov	r3, r2
 800426a:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800426c:	e058      	b.n	8004320 <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800426e:	4b38      	ldr	r3, [pc, #224]	@ (8004350 <HAL_RCC_GetSysClockFreq+0x200>)
 8004270:	685b      	ldr	r3, [r3, #4]
 8004272:	099b      	lsrs	r3, r3, #6
 8004274:	2200      	movs	r2, #0
 8004276:	4618      	mov	r0, r3
 8004278:	4611      	mov	r1, r2
 800427a:	f3c0 0308 	ubfx	r3, r0, #0, #9
 800427e:	623b      	str	r3, [r7, #32]
 8004280:	2300      	movs	r3, #0
 8004282:	627b      	str	r3, [r7, #36]	@ 0x24
 8004284:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 8004288:	4642      	mov	r2, r8
 800428a:	464b      	mov	r3, r9
 800428c:	f04f 0000 	mov.w	r0, #0
 8004290:	f04f 0100 	mov.w	r1, #0
 8004294:	0159      	lsls	r1, r3, #5
 8004296:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 800429a:	0150      	lsls	r0, r2, #5
 800429c:	4602      	mov	r2, r0
 800429e:	460b      	mov	r3, r1
 80042a0:	4641      	mov	r1, r8
 80042a2:	ebb2 0a01 	subs.w	sl, r2, r1
 80042a6:	4649      	mov	r1, r9
 80042a8:	eb63 0b01 	sbc.w	fp, r3, r1
 80042ac:	f04f 0200 	mov.w	r2, #0
 80042b0:	f04f 0300 	mov.w	r3, #0
 80042b4:	ea4f 138b 	mov.w	r3, fp, lsl #6
 80042b8:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 80042bc:	ea4f 128a 	mov.w	r2, sl, lsl #6
 80042c0:	ebb2 040a 	subs.w	r4, r2, sl
 80042c4:	eb63 050b 	sbc.w	r5, r3, fp
 80042c8:	f04f 0200 	mov.w	r2, #0
 80042cc:	f04f 0300 	mov.w	r3, #0
 80042d0:	00eb      	lsls	r3, r5, #3
 80042d2:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80042d6:	00e2      	lsls	r2, r4, #3
 80042d8:	4614      	mov	r4, r2
 80042da:	461d      	mov	r5, r3
 80042dc:	4643      	mov	r3, r8
 80042de:	18e3      	adds	r3, r4, r3
 80042e0:	603b      	str	r3, [r7, #0]
 80042e2:	464b      	mov	r3, r9
 80042e4:	eb45 0303 	adc.w	r3, r5, r3
 80042e8:	607b      	str	r3, [r7, #4]
 80042ea:	f04f 0200 	mov.w	r2, #0
 80042ee:	f04f 0300 	mov.w	r3, #0
 80042f2:	e9d7 4500 	ldrd	r4, r5, [r7]
 80042f6:	4629      	mov	r1, r5
 80042f8:	028b      	lsls	r3, r1, #10
 80042fa:	4621      	mov	r1, r4
 80042fc:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8004300:	4621      	mov	r1, r4
 8004302:	028a      	lsls	r2, r1, #10
 8004304:	4610      	mov	r0, r2
 8004306:	4619      	mov	r1, r3
 8004308:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800430a:	2200      	movs	r2, #0
 800430c:	61bb      	str	r3, [r7, #24]
 800430e:	61fa      	str	r2, [r7, #28]
 8004310:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8004314:	f7fc fc68 	bl	8000be8 <__aeabi_uldivmod>
 8004318:	4602      	mov	r2, r0
 800431a:	460b      	mov	r3, r1
 800431c:	4613      	mov	r3, r2
 800431e:	64fb      	str	r3, [r7, #76]	@ 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1) * 2);
 8004320:	4b0b      	ldr	r3, [pc, #44]	@ (8004350 <HAL_RCC_GetSysClockFreq+0x200>)
 8004322:	685b      	ldr	r3, [r3, #4]
 8004324:	0c1b      	lsrs	r3, r3, #16
 8004326:	f003 0303 	and.w	r3, r3, #3
 800432a:	3301      	adds	r3, #1
 800432c:	005b      	lsls	r3, r3, #1
 800432e:	643b      	str	r3, [r7, #64]	@ 0x40

      sysclockfreq = pllvco / pllp;
 8004330:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8004332:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8004334:	fbb2 f3f3 	udiv	r3, r2, r3
 8004338:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 800433a:	e002      	b.n	8004342 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 800433c:	4b05      	ldr	r3, [pc, #20]	@ (8004354 <HAL_RCC_GetSysClockFreq+0x204>)
 800433e:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8004340:	bf00      	nop
    }
  }
  return sysclockfreq;
 8004342:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
}
 8004344:	4618      	mov	r0, r3
 8004346:	3750      	adds	r7, #80	@ 0x50
 8004348:	46bd      	mov	sp, r7
 800434a:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800434e:	bf00      	nop
 8004350:	40023800 	.word	0x40023800
 8004354:	00f42400 	.word	0x00f42400
 8004358:	007a1200 	.word	0x007a1200

0800435c <HAL_RCC_GetHCLKFreq>:
  *         right HCLK value. Otherwise, any configuration based on this function will be incorrect.
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800435c:	b480      	push	{r7}
 800435e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8004360:	4b03      	ldr	r3, [pc, #12]	@ (8004370 <HAL_RCC_GetHCLKFreq+0x14>)
 8004362:	681b      	ldr	r3, [r3, #0]
}
 8004364:	4618      	mov	r0, r3
 8004366:	46bd      	mov	sp, r7
 8004368:	f85d 7b04 	ldr.w	r7, [sp], #4
 800436c:	4770      	bx	lr
 800436e:	bf00      	nop
 8004370:	20000004 	.word	0x20000004

08004374 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8004374:	b580      	push	{r7, lr}
 8004376:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8004378:	f7ff fff0 	bl	800435c <HAL_RCC_GetHCLKFreq>
 800437c:	4602      	mov	r2, r0
 800437e:	4b05      	ldr	r3, [pc, #20]	@ (8004394 <HAL_RCC_GetPCLK1Freq+0x20>)
 8004380:	689b      	ldr	r3, [r3, #8]
 8004382:	0a9b      	lsrs	r3, r3, #10
 8004384:	f003 0307 	and.w	r3, r3, #7
 8004388:	4903      	ldr	r1, [pc, #12]	@ (8004398 <HAL_RCC_GetPCLK1Freq+0x24>)
 800438a:	5ccb      	ldrb	r3, [r1, r3]
 800438c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004390:	4618      	mov	r0, r3
 8004392:	bd80      	pop	{r7, pc}
 8004394:	40023800 	.word	0x40023800
 8004398:	0800e0d4 	.word	0x0800e0d4

0800439c <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 800439c:	b580      	push	{r7, lr}
 800439e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 80043a0:	f7ff ffdc 	bl	800435c <HAL_RCC_GetHCLKFreq>
 80043a4:	4602      	mov	r2, r0
 80043a6:	4b05      	ldr	r3, [pc, #20]	@ (80043bc <HAL_RCC_GetPCLK2Freq+0x20>)
 80043a8:	689b      	ldr	r3, [r3, #8]
 80043aa:	0b5b      	lsrs	r3, r3, #13
 80043ac:	f003 0307 	and.w	r3, r3, #7
 80043b0:	4903      	ldr	r1, [pc, #12]	@ (80043c0 <HAL_RCC_GetPCLK2Freq+0x24>)
 80043b2:	5ccb      	ldrb	r3, [r1, r3]
 80043b4:	fa22 f303 	lsr.w	r3, r2, r3
}
 80043b8:	4618      	mov	r0, r3
 80043ba:	bd80      	pop	{r7, pc}
 80043bc:	40023800 	.word	0x40023800
 80043c0:	0800e0d4 	.word	0x0800e0d4

080043c4 <HAL_RCC_GetClockConfig>:
  * will be configured.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 80043c4:	b480      	push	{r7}
 80043c6:	b083      	sub	sp, #12
 80043c8:	af00      	add	r7, sp, #0
 80043ca:	6078      	str	r0, [r7, #4]
 80043cc:	6039      	str	r1, [r7, #0]
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 80043ce:	687b      	ldr	r3, [r7, #4]
 80043d0:	220f      	movs	r2, #15
 80043d2:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 80043d4:	4b12      	ldr	r3, [pc, #72]	@ (8004420 <HAL_RCC_GetClockConfig+0x5c>)
 80043d6:	689b      	ldr	r3, [r3, #8]
 80043d8:	f003 0203 	and.w	r2, r3, #3
 80043dc:	687b      	ldr	r3, [r7, #4]
 80043de:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 80043e0:	4b0f      	ldr	r3, [pc, #60]	@ (8004420 <HAL_RCC_GetClockConfig+0x5c>)
 80043e2:	689b      	ldr	r3, [r3, #8]
 80043e4:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 80043e8:	687b      	ldr	r3, [r7, #4]
 80043ea:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 80043ec:	4b0c      	ldr	r3, [pc, #48]	@ (8004420 <HAL_RCC_GetClockConfig+0x5c>)
 80043ee:	689b      	ldr	r3, [r3, #8]
 80043f0:	f403 52e0 	and.w	r2, r3, #7168	@ 0x1c00
 80043f4:	687b      	ldr	r3, [r7, #4]
 80043f6:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3);
 80043f8:	4b09      	ldr	r3, [pc, #36]	@ (8004420 <HAL_RCC_GetClockConfig+0x5c>)
 80043fa:	689b      	ldr	r3, [r3, #8]
 80043fc:	08db      	lsrs	r3, r3, #3
 80043fe:	f403 52e0 	and.w	r2, r3, #7168	@ 0x1c00
 8004402:	687b      	ldr	r3, [r7, #4]
 8004404:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 8004406:	4b07      	ldr	r3, [pc, #28]	@ (8004424 <HAL_RCC_GetClockConfig+0x60>)
 8004408:	681b      	ldr	r3, [r3, #0]
 800440a:	f003 020f 	and.w	r2, r3, #15
 800440e:	683b      	ldr	r3, [r7, #0]
 8004410:	601a      	str	r2, [r3, #0]
}
 8004412:	bf00      	nop
 8004414:	370c      	adds	r7, #12
 8004416:	46bd      	mov	sp, r7
 8004418:	f85d 7b04 	ldr.w	r7, [sp], #4
 800441c:	4770      	bx	lr
 800441e:	bf00      	nop
 8004420:	40023800 	.word	0x40023800
 8004424:	40023c00 	.word	0x40023c00

08004428 <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8004428:	b580      	push	{r7, lr}
 800442a:	b088      	sub	sp, #32
 800442c:	af00      	add	r7, sp, #0
 800442e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0;
 8004430:	2300      	movs	r3, #0
 8004432:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg0 = 0;
 8004434:	2300      	movs	r3, #0
 8004436:	613b      	str	r3, [r7, #16]
  uint32_t tmpreg1 = 0;
 8004438:	2300      	movs	r3, #0
 800443a:	60fb      	str	r3, [r7, #12]
  uint32_t plli2sused = 0;
 800443c:	2300      	movs	r3, #0
 800443e:	61fb      	str	r3, [r7, #28]
  uint32_t pllsaiused = 0;
 8004440:	2300      	movs	r3, #0
 8004442:	61bb      	str	r3, [r7, #24]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*----------------------------------- I2S configuration ----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == (RCC_PERIPHCLK_I2S))
 8004444:	687b      	ldr	r3, [r7, #4]
 8004446:	681b      	ldr	r3, [r3, #0]
 8004448:	f003 0301 	and.w	r3, r3, #1
 800444c:	2b00      	cmp	r3, #0
 800444e:	d012      	beq.n	8004476 <HAL_RCCEx_PeriphCLKConfig+0x4e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure I2S Clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 8004450:	4b69      	ldr	r3, [pc, #420]	@ (80045f8 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004452:	689b      	ldr	r3, [r3, #8]
 8004454:	4a68      	ldr	r2, [pc, #416]	@ (80045f8 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004456:	f423 0300 	bic.w	r3, r3, #8388608	@ 0x800000
 800445a:	6093      	str	r3, [r2, #8]
 800445c:	4b66      	ldr	r3, [pc, #408]	@ (80045f8 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800445e:	689a      	ldr	r2, [r3, #8]
 8004460:	687b      	ldr	r3, [r7, #4]
 8004462:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004464:	4964      	ldr	r1, [pc, #400]	@ (80045f8 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004466:	4313      	orrs	r3, r2
 8004468:	608b      	str	r3, [r1, #8]

    /* Enable the PLLI2S when it's used as clock source for I2S */
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)
 800446a:	687b      	ldr	r3, [r7, #4]
 800446c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800446e:	2b00      	cmp	r3, #0
 8004470:	d101      	bne.n	8004476 <HAL_RCCEx_PeriphCLKConfig+0x4e>
    {
      plli2sused = 1;
 8004472:	2301      	movs	r3, #1
 8004474:	61fb      	str	r3, [r7, #28]
    }
  }

  /*------------------------------------ SAI1 configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == (RCC_PERIPHCLK_SAI1))
 8004476:	687b      	ldr	r3, [r7, #4]
 8004478:	681b      	ldr	r3, [r3, #0]
 800447a:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 800447e:	2b00      	cmp	r3, #0
 8004480:	d017      	beq.n	80044b2 <HAL_RCCEx_PeriphCLKConfig+0x8a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure SAI1 Clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8004482:	4b5d      	ldr	r3, [pc, #372]	@ (80045f8 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004484:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8004488:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 800448c:	687b      	ldr	r3, [r7, #4]
 800448e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004490:	4959      	ldr	r1, [pc, #356]	@ (80045f8 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004492:	4313      	orrs	r3, r2
 8004494:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)
 8004498:	687b      	ldr	r3, [r7, #4]
 800449a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800449c:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80044a0:	d101      	bne.n	80044a6 <HAL_RCCEx_PeriphCLKConfig+0x7e>
    {
      plli2sused = 1;
 80044a2:	2301      	movs	r3, #1
 80044a4:	61fb      	str	r3, [r7, #28]
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)
 80044a6:	687b      	ldr	r3, [r7, #4]
 80044a8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80044aa:	2b00      	cmp	r3, #0
 80044ac:	d101      	bne.n	80044b2 <HAL_RCCEx_PeriphCLKConfig+0x8a>
    {
      pllsaiused = 1;
 80044ae:	2301      	movs	r3, #1
 80044b0:	61bb      	str	r3, [r7, #24]
    }
  }

  /*------------------------------------ SAI2 configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == (RCC_PERIPHCLK_SAI2))
 80044b2:	687b      	ldr	r3, [r7, #4]
 80044b4:	681b      	ldr	r3, [r3, #0]
 80044b6:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80044ba:	2b00      	cmp	r3, #0
 80044bc:	d017      	beq.n	80044ee <HAL_RCCEx_PeriphCLKConfig+0xc6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLKSOURCE(PeriphClkInit->Sai2ClockSelection));

    /* Configure SAI2 Clock source */
    __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 80044be:	4b4e      	ldr	r3, [pc, #312]	@ (80045f8 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80044c0:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80044c4:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 80044c8:	687b      	ldr	r3, [r7, #4]
 80044ca:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80044cc:	494a      	ldr	r1, [pc, #296]	@ (80045f8 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80044ce:	4313      	orrs	r3, r2
 80044d0:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c

    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)
 80044d4:	687b      	ldr	r3, [r7, #4]
 80044d6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80044d8:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80044dc:	d101      	bne.n	80044e2 <HAL_RCCEx_PeriphCLKConfig+0xba>
    {
      plli2sused = 1;
 80044de:	2301      	movs	r3, #1
 80044e0:	61fb      	str	r3, [r7, #28]
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)
 80044e2:	687b      	ldr	r3, [r7, #4]
 80044e4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80044e6:	2b00      	cmp	r3, #0
 80044e8:	d101      	bne.n	80044ee <HAL_RCCEx_PeriphCLKConfig+0xc6>
    {
      pllsaiused = 1;
 80044ea:	2301      	movs	r3, #1
 80044ec:	61bb      	str	r3, [r7, #24]
    }
  }

  /*-------------------------------------- SPDIF-RX Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 80044ee:	687b      	ldr	r3, [r7, #4]
 80044f0:	681b      	ldr	r3, [r3, #0]
 80044f2:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 80044f6:	2b00      	cmp	r3, #0
 80044f8:	d001      	beq.n	80044fe <HAL_RCCEx_PeriphCLKConfig+0xd6>
  {
      plli2sused = 1;
 80044fa:	2301      	movs	r3, #1
 80044fc:	61fb      	str	r3, [r7, #28]
  }

  /*------------------------------------ RTC configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 80044fe:	687b      	ldr	r3, [r7, #4]
 8004500:	681b      	ldr	r3, [r3, #0]
 8004502:	f003 0320 	and.w	r3, r3, #32
 8004506:	2b00      	cmp	r3, #0
 8004508:	f000 808b 	beq.w	8004622 <HAL_RCCEx_PeriphCLKConfig+0x1fa>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 800450c:	4b3a      	ldr	r3, [pc, #232]	@ (80045f8 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800450e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004510:	4a39      	ldr	r2, [pc, #228]	@ (80045f8 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004512:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8004516:	6413      	str	r3, [r2, #64]	@ 0x40
 8004518:	4b37      	ldr	r3, [pc, #220]	@ (80045f8 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800451a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800451c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004520:	60bb      	str	r3, [r7, #8]
 8004522:	68bb      	ldr	r3, [r7, #8]

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 8004524:	4b35      	ldr	r3, [pc, #212]	@ (80045fc <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 8004526:	681b      	ldr	r3, [r3, #0]
 8004528:	4a34      	ldr	r2, [pc, #208]	@ (80045fc <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 800452a:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800452e:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004530:	f7fe fdec 	bl	800310c <HAL_GetTick>
 8004534:	6178      	str	r0, [r7, #20]

    /* Wait for Backup domain Write protection disable */
    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 8004536:	e008      	b.n	800454a <HAL_RCCEx_PeriphCLKConfig+0x122>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004538:	f7fe fde8 	bl	800310c <HAL_GetTick>
 800453c:	4602      	mov	r2, r0
 800453e:	697b      	ldr	r3, [r7, #20]
 8004540:	1ad3      	subs	r3, r2, r3
 8004542:	2b64      	cmp	r3, #100	@ 0x64
 8004544:	d901      	bls.n	800454a <HAL_RCCEx_PeriphCLKConfig+0x122>
      {
        return HAL_TIMEOUT;
 8004546:	2303      	movs	r3, #3
 8004548:	e357      	b.n	8004bfa <HAL_RCCEx_PeriphCLKConfig+0x7d2>
    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 800454a:	4b2c      	ldr	r3, [pc, #176]	@ (80045fc <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 800454c:	681b      	ldr	r3, [r3, #0]
 800454e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004552:	2b00      	cmp	r3, #0
 8004554:	d0f0      	beq.n	8004538 <HAL_RCCEx_PeriphCLKConfig+0x110>
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified */
    tmpreg0 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8004556:	4b28      	ldr	r3, [pc, #160]	@ (80045f8 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004558:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800455a:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800455e:	613b      	str	r3, [r7, #16]

    if((tmpreg0 != 0x00000000U) && (tmpreg0 != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8004560:	693b      	ldr	r3, [r7, #16]
 8004562:	2b00      	cmp	r3, #0
 8004564:	d035      	beq.n	80045d2 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
 8004566:	687b      	ldr	r3, [r7, #4]
 8004568:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800456a:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800456e:	693a      	ldr	r2, [r7, #16]
 8004570:	429a      	cmp	r2, r3
 8004572:	d02e      	beq.n	80045d2 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg0 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8004574:	4b20      	ldr	r3, [pc, #128]	@ (80045f8 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004576:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004578:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800457c:	613b      	str	r3, [r7, #16]

      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 800457e:	4b1e      	ldr	r3, [pc, #120]	@ (80045f8 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004580:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004582:	4a1d      	ldr	r2, [pc, #116]	@ (80045f8 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004584:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004588:	6713      	str	r3, [r2, #112]	@ 0x70
      __HAL_RCC_BACKUPRESET_RELEASE();
 800458a:	4b1b      	ldr	r3, [pc, #108]	@ (80045f8 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800458c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800458e:	4a1a      	ldr	r2, [pc, #104]	@ (80045f8 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004590:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8004594:	6713      	str	r3, [r2, #112]	@ 0x70

      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg0;
 8004596:	4a18      	ldr	r2, [pc, #96]	@ (80045f8 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004598:	693b      	ldr	r3, [r7, #16]
 800459a:	6713      	str	r3, [r2, #112]	@ 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 800459c:	4b16      	ldr	r3, [pc, #88]	@ (80045f8 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800459e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80045a0:	f003 0301 	and.w	r3, r3, #1
 80045a4:	2b01      	cmp	r3, #1
 80045a6:	d114      	bne.n	80045d2 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80045a8:	f7fe fdb0 	bl	800310c <HAL_GetTick>
 80045ac:	6178      	str	r0, [r7, #20]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80045ae:	e00a      	b.n	80045c6 <HAL_RCCEx_PeriphCLKConfig+0x19e>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80045b0:	f7fe fdac 	bl	800310c <HAL_GetTick>
 80045b4:	4602      	mov	r2, r0
 80045b6:	697b      	ldr	r3, [r7, #20]
 80045b8:	1ad3      	subs	r3, r2, r3
 80045ba:	f241 3288 	movw	r2, #5000	@ 0x1388
 80045be:	4293      	cmp	r3, r2
 80045c0:	d901      	bls.n	80045c6 <HAL_RCCEx_PeriphCLKConfig+0x19e>
          {
            return HAL_TIMEOUT;
 80045c2:	2303      	movs	r3, #3
 80045c4:	e319      	b.n	8004bfa <HAL_RCCEx_PeriphCLKConfig+0x7d2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80045c6:	4b0c      	ldr	r3, [pc, #48]	@ (80045f8 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80045c8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80045ca:	f003 0302 	and.w	r3, r3, #2
 80045ce:	2b00      	cmp	r3, #0
 80045d0:	d0ee      	beq.n	80045b0 <HAL_RCCEx_PeriphCLKConfig+0x188>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80045d2:	687b      	ldr	r3, [r7, #4]
 80045d4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80045d6:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80045da:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80045de:	d111      	bne.n	8004604 <HAL_RCCEx_PeriphCLKConfig+0x1dc>
 80045e0:	4b05      	ldr	r3, [pc, #20]	@ (80045f8 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80045e2:	689b      	ldr	r3, [r3, #8]
 80045e4:	f423 12f8 	bic.w	r2, r3, #2031616	@ 0x1f0000
 80045e8:	687b      	ldr	r3, [r7, #4]
 80045ea:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 80045ec:	4b04      	ldr	r3, [pc, #16]	@ (8004600 <HAL_RCCEx_PeriphCLKConfig+0x1d8>)
 80045ee:	400b      	ands	r3, r1
 80045f0:	4901      	ldr	r1, [pc, #4]	@ (80045f8 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80045f2:	4313      	orrs	r3, r2
 80045f4:	608b      	str	r3, [r1, #8]
 80045f6:	e00b      	b.n	8004610 <HAL_RCCEx_PeriphCLKConfig+0x1e8>
 80045f8:	40023800 	.word	0x40023800
 80045fc:	40007000 	.word	0x40007000
 8004600:	0ffffcff 	.word	0x0ffffcff
 8004604:	4baa      	ldr	r3, [pc, #680]	@ (80048b0 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8004606:	689b      	ldr	r3, [r3, #8]
 8004608:	4aa9      	ldr	r2, [pc, #676]	@ (80048b0 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800460a:	f423 13f8 	bic.w	r3, r3, #2031616	@ 0x1f0000
 800460e:	6093      	str	r3, [r2, #8]
 8004610:	4ba7      	ldr	r3, [pc, #668]	@ (80048b0 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8004612:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 8004614:	687b      	ldr	r3, [r7, #4]
 8004616:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004618:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800461c:	49a4      	ldr	r1, [pc, #656]	@ (80048b0 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800461e:	4313      	orrs	r3, r2
 8004620:	670b      	str	r3, [r1, #112]	@ 0x70
  }

  /*------------------------------------ TIM configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
 8004622:	687b      	ldr	r3, [r7, #4]
 8004624:	681b      	ldr	r3, [r3, #0]
 8004626:	f003 0310 	and.w	r3, r3, #16
 800462a:	2b00      	cmp	r3, #0
 800462c:	d010      	beq.n	8004650 <HAL_RCCEx_PeriphCLKConfig+0x228>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 800462e:	4ba0      	ldr	r3, [pc, #640]	@ (80048b0 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8004630:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8004634:	4a9e      	ldr	r2, [pc, #632]	@ (80048b0 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8004636:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800463a:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 800463e:	4b9c      	ldr	r3, [pc, #624]	@ (80048b0 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8004640:	f8d3 208c 	ldr.w	r2, [r3, #140]	@ 0x8c
 8004644:	687b      	ldr	r3, [r7, #4]
 8004646:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004648:	4999      	ldr	r1, [pc, #612]	@ (80048b0 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800464a:	4313      	orrs	r3, r2
 800464c:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
  }

  /*-------------------------------------- I2C1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8004650:	687b      	ldr	r3, [r7, #4]
 8004652:	681b      	ldr	r3, [r3, #0]
 8004654:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8004658:	2b00      	cmp	r3, #0
 800465a:	d00a      	beq.n	8004672 <HAL_RCCEx_PeriphCLKConfig+0x24a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 800465c:	4b94      	ldr	r3, [pc, #592]	@ (80048b0 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800465e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004662:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8004666:	687b      	ldr	r3, [r7, #4]
 8004668:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800466a:	4991      	ldr	r1, [pc, #580]	@ (80048b0 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800466c:	4313      	orrs	r3, r2
 800466e:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- I2C2 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8004672:	687b      	ldr	r3, [r7, #4]
 8004674:	681b      	ldr	r3, [r3, #0]
 8004676:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800467a:	2b00      	cmp	r3, #0
 800467c:	d00a      	beq.n	8004694 <HAL_RCCEx_PeriphCLKConfig+0x26c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 800467e:	4b8c      	ldr	r3, [pc, #560]	@ (80048b0 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8004680:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004684:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 8004688:	687b      	ldr	r3, [r7, #4]
 800468a:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800468c:	4988      	ldr	r1, [pc, #544]	@ (80048b0 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800468e:	4313      	orrs	r3, r2
 8004690:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- I2C3 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8004694:	687b      	ldr	r3, [r7, #4]
 8004696:	681b      	ldr	r3, [r3, #0]
 8004698:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800469c:	2b00      	cmp	r3, #0
 800469e:	d00a      	beq.n	80046b6 <HAL_RCCEx_PeriphCLKConfig+0x28e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 80046a0:	4b83      	ldr	r3, [pc, #524]	@ (80048b0 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80046a2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80046a6:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 80046aa:	687b      	ldr	r3, [r7, #4]
 80046ac:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80046ae:	4980      	ldr	r1, [pc, #512]	@ (80048b0 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80046b0:	4313      	orrs	r3, r2
 80046b2:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- I2C4 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 80046b6:	687b      	ldr	r3, [r7, #4]
 80046b8:	681b      	ldr	r3, [r3, #0]
 80046ba:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80046be:	2b00      	cmp	r3, #0
 80046c0:	d00a      	beq.n	80046d8 <HAL_RCCEx_PeriphCLKConfig+0x2b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 80046c2:	4b7b      	ldr	r3, [pc, #492]	@ (80048b0 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80046c4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80046c8:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 80046cc:	687b      	ldr	r3, [r7, #4]
 80046ce:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80046d0:	4977      	ldr	r1, [pc, #476]	@ (80048b0 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80046d2:	4313      	orrs	r3, r2
 80046d4:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- USART1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 80046d8:	687b      	ldr	r3, [r7, #4]
 80046da:	681b      	ldr	r3, [r3, #0]
 80046dc:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80046e0:	2b00      	cmp	r3, #0
 80046e2:	d00a      	beq.n	80046fa <HAL_RCCEx_PeriphCLKConfig+0x2d2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 80046e4:	4b72      	ldr	r3, [pc, #456]	@ (80048b0 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80046e6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80046ea:	f023 0203 	bic.w	r2, r3, #3
 80046ee:	687b      	ldr	r3, [r7, #4]
 80046f0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80046f2:	496f      	ldr	r1, [pc, #444]	@ (80048b0 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80046f4:	4313      	orrs	r3, r2
 80046f6:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- USART2 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 80046fa:	687b      	ldr	r3, [r7, #4]
 80046fc:	681b      	ldr	r3, [r3, #0]
 80046fe:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004702:	2b00      	cmp	r3, #0
 8004704:	d00a      	beq.n	800471c <HAL_RCCEx_PeriphCLKConfig+0x2f4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8004706:	4b6a      	ldr	r3, [pc, #424]	@ (80048b0 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8004708:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800470c:	f023 020c 	bic.w	r2, r3, #12
 8004710:	687b      	ldr	r3, [r7, #4]
 8004712:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004714:	4966      	ldr	r1, [pc, #408]	@ (80048b0 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8004716:	4313      	orrs	r3, r2
 8004718:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- USART3 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 800471c:	687b      	ldr	r3, [r7, #4]
 800471e:	681b      	ldr	r3, [r3, #0]
 8004720:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004724:	2b00      	cmp	r3, #0
 8004726:	d00a      	beq.n	800473e <HAL_RCCEx_PeriphCLKConfig+0x316>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8004728:	4b61      	ldr	r3, [pc, #388]	@ (80048b0 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800472a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800472e:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 8004732:	687b      	ldr	r3, [r7, #4]
 8004734:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004736:	495e      	ldr	r1, [pc, #376]	@ (80048b0 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8004738:	4313      	orrs	r3, r2
 800473a:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- UART4 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 800473e:	687b      	ldr	r3, [r7, #4]
 8004740:	681b      	ldr	r3, [r3, #0]
 8004742:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8004746:	2b00      	cmp	r3, #0
 8004748:	d00a      	beq.n	8004760 <HAL_RCCEx_PeriphCLKConfig+0x338>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 800474a:	4b59      	ldr	r3, [pc, #356]	@ (80048b0 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800474c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004750:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 8004754:	687b      	ldr	r3, [r7, #4]
 8004756:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004758:	4955      	ldr	r1, [pc, #340]	@ (80048b0 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800475a:	4313      	orrs	r3, r2
 800475c:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- UART5 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8004760:	687b      	ldr	r3, [r7, #4]
 8004762:	681b      	ldr	r3, [r3, #0]
 8004764:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004768:	2b00      	cmp	r3, #0
 800476a:	d00a      	beq.n	8004782 <HAL_RCCEx_PeriphCLKConfig+0x35a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 800476c:	4b50      	ldr	r3, [pc, #320]	@ (80048b0 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800476e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004772:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8004776:	687b      	ldr	r3, [r7, #4]
 8004778:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800477a:	494d      	ldr	r1, [pc, #308]	@ (80048b0 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800477c:	4313      	orrs	r3, r2
 800477e:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- USART6 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART6) == RCC_PERIPHCLK_USART6)
 8004782:	687b      	ldr	r3, [r7, #4]
 8004784:	681b      	ldr	r3, [r3, #0]
 8004786:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800478a:	2b00      	cmp	r3, #0
 800478c:	d00a      	beq.n	80047a4 <HAL_RCCEx_PeriphCLKConfig+0x37c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART6CLKSOURCE(PeriphClkInit->Usart6ClockSelection));

    /* Configure the USART6 clock source */
    __HAL_RCC_USART6_CONFIG(PeriphClkInit->Usart6ClockSelection);
 800478e:	4b48      	ldr	r3, [pc, #288]	@ (80048b0 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8004790:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004794:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 8004798:	687b      	ldr	r3, [r7, #4]
 800479a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800479c:	4944      	ldr	r1, [pc, #272]	@ (80048b0 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800479e:	4313      	orrs	r3, r2
 80047a0:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- UART7 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART7) == RCC_PERIPHCLK_UART7)
 80047a4:	687b      	ldr	r3, [r7, #4]
 80047a6:	681b      	ldr	r3, [r3, #0]
 80047a8:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80047ac:	2b00      	cmp	r3, #0
 80047ae:	d00a      	beq.n	80047c6 <HAL_RCCEx_PeriphCLKConfig+0x39e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART7CLKSOURCE(PeriphClkInit->Uart7ClockSelection));

    /* Configure the UART7 clock source */
    __HAL_RCC_UART7_CONFIG(PeriphClkInit->Uart7ClockSelection);
 80047b0:	4b3f      	ldr	r3, [pc, #252]	@ (80048b0 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80047b2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80047b6:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 80047ba:	687b      	ldr	r3, [r7, #4]
 80047bc:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80047be:	493c      	ldr	r1, [pc, #240]	@ (80048b0 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80047c0:	4313      	orrs	r3, r2
 80047c2:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- UART8 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART8) == RCC_PERIPHCLK_UART8)
 80047c6:	687b      	ldr	r3, [r7, #4]
 80047c8:	681b      	ldr	r3, [r3, #0]
 80047ca:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80047ce:	2b00      	cmp	r3, #0
 80047d0:	d00a      	beq.n	80047e8 <HAL_RCCEx_PeriphCLKConfig+0x3c0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART8CLKSOURCE(PeriphClkInit->Uart8ClockSelection));

    /* Configure the UART8 clock source */
    __HAL_RCC_UART8_CONFIG(PeriphClkInit->Uart8ClockSelection);
 80047d2:	4b37      	ldr	r3, [pc, #220]	@ (80048b0 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80047d4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80047d8:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 80047dc:	687b      	ldr	r3, [r7, #4]
 80047de:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80047e0:	4933      	ldr	r1, [pc, #204]	@ (80048b0 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80047e2:	4313      	orrs	r3, r2
 80047e4:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*--------------------------------------- CEC Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 80047e8:	687b      	ldr	r3, [r7, #4]
 80047ea:	681b      	ldr	r3, [r3, #0]
 80047ec:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80047f0:	2b00      	cmp	r3, #0
 80047f2:	d00a      	beq.n	800480a <HAL_RCCEx_PeriphCLKConfig+0x3e2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 80047f4:	4b2e      	ldr	r3, [pc, #184]	@ (80048b0 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80047f6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80047fa:	f023 6280 	bic.w	r2, r3, #67108864	@ 0x4000000
 80047fe:	687b      	ldr	r3, [r7, #4]
 8004800:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8004802:	492b      	ldr	r1, [pc, #172]	@ (80048b0 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8004804:	4313      	orrs	r3, r2
 8004806:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- CK48 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48)
 800480a:	687b      	ldr	r3, [r7, #4]
 800480c:	681b      	ldr	r3, [r3, #0]
 800480e:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8004812:	2b00      	cmp	r3, #0
 8004814:	d011      	beq.n	800483a <HAL_RCCEx_PeriphCLKConfig+0x412>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLK48SOURCE(PeriphClkInit->Clk48ClockSelection));

    /* Configure the CLK48 source */
    __HAL_RCC_CLK48_CONFIG(PeriphClkInit->Clk48ClockSelection);
 8004816:	4b26      	ldr	r3, [pc, #152]	@ (80048b0 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8004818:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800481c:	f023 6200 	bic.w	r2, r3, #134217728	@ 0x8000000
 8004820:	687b      	ldr	r3, [r7, #4]
 8004822:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8004824:	4922      	ldr	r1, [pc, #136]	@ (80048b0 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8004826:	4313      	orrs	r3, r2
 8004828:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90

    /* Enable the PLLSAI when it's used as clock source for CK48 */
    if(PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP)
 800482c:	687b      	ldr	r3, [r7, #4]
 800482e:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8004830:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8004834:	d101      	bne.n	800483a <HAL_RCCEx_PeriphCLKConfig+0x412>
    {
      pllsaiused = 1;
 8004836:	2301      	movs	r3, #1
 8004838:	61bb      	str	r3, [r7, #24]
    }
  }

  /*-------------------------------------- LTDC Configuration -----------------------------------*/
#if defined(STM32F746xx) || defined(STM32F756xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx) || defined (STM32F750xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 800483a:	687b      	ldr	r3, [r7, #4]
 800483c:	681b      	ldr	r3, [r3, #0]
 800483e:	f003 0308 	and.w	r3, r3, #8
 8004842:	2b00      	cmp	r3, #0
 8004844:	d001      	beq.n	800484a <HAL_RCCEx_PeriphCLKConfig+0x422>
  {
    pllsaiused = 1;
 8004846:	2301      	movs	r3, #1
 8004848:	61bb      	str	r3, [r7, #24]
  }
#endif /* STM32F746xx || STM32F756xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx || STM32F750xx */

  /*-------------------------------------- LPTIM1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 800484a:	687b      	ldr	r3, [r7, #4]
 800484c:	681b      	ldr	r3, [r3, #0]
 800484e:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8004852:	2b00      	cmp	r3, #0
 8004854:	d00a      	beq.n	800486c <HAL_RCCEx_PeriphCLKConfig+0x444>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LTPIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8004856:	4b16      	ldr	r3, [pc, #88]	@ (80048b0 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8004858:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800485c:	f023 7240 	bic.w	r2, r3, #50331648	@ 0x3000000
 8004860:	687b      	ldr	r3, [r7, #4]
 8004862:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004864:	4912      	ldr	r1, [pc, #72]	@ (80048b0 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8004866:	4313      	orrs	r3, r2
 8004868:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
   }

  /*------------------------------------- SDMMC1 Configuration ------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == RCC_PERIPHCLK_SDMMC1)
 800486c:	687b      	ldr	r3, [r7, #4]
 800486e:	681b      	ldr	r3, [r3, #0]
 8004870:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8004874:	2b00      	cmp	r3, #0
 8004876:	d00b      	beq.n	8004890 <HAL_RCCEx_PeriphCLKConfig+0x468>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));

    /* Configure the SDMMC1 clock source */
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 8004878:	4b0d      	ldr	r3, [pc, #52]	@ (80048b0 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800487a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800487e:	f023 5280 	bic.w	r2, r3, #268435456	@ 0x10000000
 8004882:	687b      	ldr	r3, [r7, #4]
 8004884:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8004888:	4909      	ldr	r1, [pc, #36]	@ (80048b0 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800488a:	4313      	orrs	r3, r2
 800488c:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }
#endif /* STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx */

  /*-------------------------------------- PLLI2S Configuration ---------------------------------*/
  /* PLLI2S is configured when a peripheral will use it as source clock : SAI1, SAI2, I2S or SPDIF-RX */
  if((plli2sused == 1) || ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S))
 8004890:	69fb      	ldr	r3, [r7, #28]
 8004892:	2b01      	cmp	r3, #1
 8004894:	d006      	beq.n	80048a4 <HAL_RCCEx_PeriphCLKConfig+0x47c>
 8004896:	687b      	ldr	r3, [r7, #4]
 8004898:	681b      	ldr	r3, [r3, #0]
 800489a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800489e:	2b00      	cmp	r3, #0
 80048a0:	f000 80d9 	beq.w	8004a56 <HAL_RCCEx_PeriphCLKConfig+0x62e>
  {
    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 80048a4:	4b02      	ldr	r3, [pc, #8]	@ (80048b0 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80048a6:	681b      	ldr	r3, [r3, #0]
 80048a8:	4a01      	ldr	r2, [pc, #4]	@ (80048b0 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80048aa:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 80048ae:	e001      	b.n	80048b4 <HAL_RCCEx_PeriphCLKConfig+0x48c>
 80048b0:	40023800 	.word	0x40023800
 80048b4:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80048b6:	f7fe fc29 	bl	800310c <HAL_GetTick>
 80048ba:	6178      	str	r0, [r7, #20]

    /* Wait till PLLI2S is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 80048bc:	e008      	b.n	80048d0 <HAL_RCCEx_PeriphCLKConfig+0x4a8>
    {
      if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 80048be:	f7fe fc25 	bl	800310c <HAL_GetTick>
 80048c2:	4602      	mov	r2, r0
 80048c4:	697b      	ldr	r3, [r7, #20]
 80048c6:	1ad3      	subs	r3, r2, r3
 80048c8:	2b64      	cmp	r3, #100	@ 0x64
 80048ca:	d901      	bls.n	80048d0 <HAL_RCCEx_PeriphCLKConfig+0x4a8>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 80048cc:	2303      	movs	r3, #3
 80048ce:	e194      	b.n	8004bfa <HAL_RCCEx_PeriphCLKConfig+0x7d2>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 80048d0:	4b6c      	ldr	r3, [pc, #432]	@ (8004a84 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80048d2:	681b      	ldr	r3, [r3, #0]
 80048d4:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80048d8:	2b00      	cmp	r3, #0
 80048da:	d1f0      	bne.n	80048be <HAL_RCCEx_PeriphCLKConfig+0x496>

    /* check for common PLLI2S Parameters */
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));

    /*----------------- In Case of PLLI2S is selected as source clock for I2S -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) && (PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)))
 80048dc:	687b      	ldr	r3, [r7, #4]
 80048de:	681b      	ldr	r3, [r3, #0]
 80048e0:	f003 0301 	and.w	r3, r3, #1
 80048e4:	2b00      	cmp	r3, #0
 80048e6:	d021      	beq.n	800492c <HAL_RCCEx_PeriphCLKConfig+0x504>
 80048e8:	687b      	ldr	r3, [r7, #4]
 80048ea:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80048ec:	2b00      	cmp	r3, #0
 80048ee:	d11d      	bne.n	800492c <HAL_RCCEx_PeriphCLKConfig+0x504>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));

      /* Read PLLI2SP and PLLI2SQ value from PLLI2SCFGR register (this value is not needed for I2S configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos);
 80048f0:	4b64      	ldr	r3, [pc, #400]	@ (8004a84 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80048f2:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80048f6:	0c1b      	lsrs	r3, r3, #16
 80048f8:	f003 0303 	and.w	r3, r3, #3
 80048fc:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 80048fe:	4b61      	ldr	r3, [pc, #388]	@ (8004a84 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8004900:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8004904:	0e1b      	lsrs	r3, r3, #24
 8004906:	f003 030f 	and.w	r3, r3, #15
 800490a:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLM) */
      /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , tmpreg0, tmpreg1, PeriphClkInit->PLLI2S.PLLI2SR);
 800490c:	687b      	ldr	r3, [r7, #4]
 800490e:	685b      	ldr	r3, [r3, #4]
 8004910:	019a      	lsls	r2, r3, #6
 8004912:	693b      	ldr	r3, [r7, #16]
 8004914:	041b      	lsls	r3, r3, #16
 8004916:	431a      	orrs	r2, r3
 8004918:	68fb      	ldr	r3, [r7, #12]
 800491a:	061b      	lsls	r3, r3, #24
 800491c:	431a      	orrs	r2, r3
 800491e:	687b      	ldr	r3, [r7, #4]
 8004920:	689b      	ldr	r3, [r3, #8]
 8004922:	071b      	lsls	r3, r3, #28
 8004924:	4957      	ldr	r1, [pc, #348]	@ (8004a84 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8004926:	4313      	orrs	r3, r2
 8004928:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
    }

    /*----------------- In Case of PLLI2S is selected as source clock for SAI -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 800492c:	687b      	ldr	r3, [r7, #4]
 800492e:	681b      	ldr	r3, [r3, #0]
 8004930:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8004934:	2b00      	cmp	r3, #0
 8004936:	d004      	beq.n	8004942 <HAL_RCCEx_PeriphCLKConfig+0x51a>
 8004938:	687b      	ldr	r3, [r7, #4]
 800493a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800493c:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8004940:	d00a      	beq.n	8004958 <HAL_RCCEx_PeriphCLKConfig+0x530>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 8004942:	687b      	ldr	r3, [r7, #4]
 8004944:	681b      	ldr	r3, [r3, #0]
 8004946:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 800494a:	2b00      	cmp	r3, #0
 800494c:	d02e      	beq.n	80049ac <HAL_RCCEx_PeriphCLKConfig+0x584>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 800494e:	687b      	ldr	r3, [r7, #4]
 8004950:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004952:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8004956:	d129      	bne.n	80049ac <HAL_RCCEx_PeriphCLKConfig+0x584>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));
      /* Check for PLLI2S/DIVQ parameters */
      assert_param(IS_RCC_PLLI2S_DIVQ_VALUE(PeriphClkInit->PLLI2SDivQ));

      /* Read PLLI2SP and PLLI2SR values from PLLI2SCFGR register (this value is not needed for SAI configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos);
 8004958:	4b4a      	ldr	r3, [pc, #296]	@ (8004a84 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800495a:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800495e:	0c1b      	lsrs	r3, r3, #16
 8004960:	f003 0303 	and.w	r3, r3, #3
 8004964:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 8004966:	4b47      	ldr	r3, [pc, #284]	@ (8004a84 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8004968:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800496c:	0f1b      	lsrs	r3, r3, #28
 800496e:	f003 0307 	and.w	r3, r3, #7
 8004972:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
      /* SAI_CLK(first level) = PLLI2S_VCO Output/PLLI2SQ */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN, tmpreg0, PeriphClkInit->PLLI2S.PLLI2SQ, tmpreg1);
 8004974:	687b      	ldr	r3, [r7, #4]
 8004976:	685b      	ldr	r3, [r3, #4]
 8004978:	019a      	lsls	r2, r3, #6
 800497a:	693b      	ldr	r3, [r7, #16]
 800497c:	041b      	lsls	r3, r3, #16
 800497e:	431a      	orrs	r2, r3
 8004980:	687b      	ldr	r3, [r7, #4]
 8004982:	68db      	ldr	r3, [r3, #12]
 8004984:	061b      	lsls	r3, r3, #24
 8004986:	431a      	orrs	r2, r3
 8004988:	68fb      	ldr	r3, [r7, #12]
 800498a:	071b      	lsls	r3, r3, #28
 800498c:	493d      	ldr	r1, [pc, #244]	@ (8004a84 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800498e:	4313      	orrs	r3, r2
 8004990:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84

      /* SAI_CLK_x = SAI_CLK(first level)/PLLI2SDIVQ */
      __HAL_RCC_PLLI2S_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLI2SDivQ);
 8004994:	4b3b      	ldr	r3, [pc, #236]	@ (8004a84 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8004996:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800499a:	f023 021f 	bic.w	r2, r3, #31
 800499e:	687b      	ldr	r3, [r7, #4]
 80049a0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80049a2:	3b01      	subs	r3, #1
 80049a4:	4937      	ldr	r1, [pc, #220]	@ (8004a84 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80049a6:	4313      	orrs	r3, r2
 80049a8:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    }

    /*----------------- In Case of PLLI2S is selected as source clock for SPDIF-RX -------------------*/
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 80049ac:	687b      	ldr	r3, [r7, #4]
 80049ae:	681b      	ldr	r3, [r3, #0]
 80049b0:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 80049b4:	2b00      	cmp	r3, #0
 80049b6:	d01d      	beq.n	80049f4 <HAL_RCCEx_PeriphCLKConfig+0x5cc>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SP_VALUE(PeriphClkInit->PLLI2S.PLLI2SP));

     /* Read PLLI2SR value from PLLI2SCFGR register (this value is not needed for SPDIF-RX configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 80049b8:	4b32      	ldr	r3, [pc, #200]	@ (8004a84 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80049ba:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80049be:	0e1b      	lsrs	r3, r3, #24
 80049c0:	f003 030f 	and.w	r3, r3, #15
 80049c4:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 80049c6:	4b2f      	ldr	r3, [pc, #188]	@ (8004a84 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80049c8:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80049cc:	0f1b      	lsrs	r3, r3, #28
 80049ce:	f003 0307 	and.w	r3, r3, #7
 80049d2:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLM) */
      /* SPDIFCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, tmpreg0, tmpreg1);
 80049d4:	687b      	ldr	r3, [r7, #4]
 80049d6:	685b      	ldr	r3, [r3, #4]
 80049d8:	019a      	lsls	r2, r3, #6
 80049da:	687b      	ldr	r3, [r7, #4]
 80049dc:	691b      	ldr	r3, [r3, #16]
 80049de:	041b      	lsls	r3, r3, #16
 80049e0:	431a      	orrs	r2, r3
 80049e2:	693b      	ldr	r3, [r7, #16]
 80049e4:	061b      	lsls	r3, r3, #24
 80049e6:	431a      	orrs	r2, r3
 80049e8:	68fb      	ldr	r3, [r7, #12]
 80049ea:	071b      	lsls	r3, r3, #28
 80049ec:	4925      	ldr	r1, [pc, #148]	@ (8004a84 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80049ee:	4313      	orrs	r3, r2
 80049f0:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
    }

    /*----------------- In Case of PLLI2S is just selected  -----------------*/
    if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S)
 80049f4:	687b      	ldr	r3, [r7, #4]
 80049f6:	681b      	ldr	r3, [r3, #0]
 80049f8:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80049fc:	2b00      	cmp	r3, #0
 80049fe:	d011      	beq.n	8004a24 <HAL_RCCEx_PeriphCLKConfig+0x5fc>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));

      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLI2SM) */
      /* SPDIFRXCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, PeriphClkInit->PLLI2S.PLLI2SQ, PeriphClkInit->PLLI2S.PLLI2SR);
 8004a00:	687b      	ldr	r3, [r7, #4]
 8004a02:	685b      	ldr	r3, [r3, #4]
 8004a04:	019a      	lsls	r2, r3, #6
 8004a06:	687b      	ldr	r3, [r7, #4]
 8004a08:	691b      	ldr	r3, [r3, #16]
 8004a0a:	041b      	lsls	r3, r3, #16
 8004a0c:	431a      	orrs	r2, r3
 8004a0e:	687b      	ldr	r3, [r7, #4]
 8004a10:	68db      	ldr	r3, [r3, #12]
 8004a12:	061b      	lsls	r3, r3, #24
 8004a14:	431a      	orrs	r2, r3
 8004a16:	687b      	ldr	r3, [r7, #4]
 8004a18:	689b      	ldr	r3, [r3, #8]
 8004a1a:	071b      	lsls	r3, r3, #28
 8004a1c:	4919      	ldr	r1, [pc, #100]	@ (8004a84 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8004a1e:	4313      	orrs	r3, r2
 8004a20:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
    }

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 8004a24:	4b17      	ldr	r3, [pc, #92]	@ (8004a84 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8004a26:	681b      	ldr	r3, [r3, #0]
 8004a28:	4a16      	ldr	r2, [pc, #88]	@ (8004a84 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8004a2a:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8004a2e:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004a30:	f7fe fb6c 	bl	800310c <HAL_GetTick>
 8004a34:	6178      	str	r0, [r7, #20]

    /* Wait till PLLI2S is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8004a36:	e008      	b.n	8004a4a <HAL_RCCEx_PeriphCLKConfig+0x622>
    {
      if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 8004a38:	f7fe fb68 	bl	800310c <HAL_GetTick>
 8004a3c:	4602      	mov	r2, r0
 8004a3e:	697b      	ldr	r3, [r7, #20]
 8004a40:	1ad3      	subs	r3, r2, r3
 8004a42:	2b64      	cmp	r3, #100	@ 0x64
 8004a44:	d901      	bls.n	8004a4a <HAL_RCCEx_PeriphCLKConfig+0x622>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8004a46:	2303      	movs	r3, #3
 8004a48:	e0d7      	b.n	8004bfa <HAL_RCCEx_PeriphCLKConfig+0x7d2>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8004a4a:	4b0e      	ldr	r3, [pc, #56]	@ (8004a84 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8004a4c:	681b      	ldr	r3, [r3, #0]
 8004a4e:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8004a52:	2b00      	cmp	r3, #0
 8004a54:	d0f0      	beq.n	8004a38 <HAL_RCCEx_PeriphCLKConfig+0x610>
    }
  }

  /*-------------------------------------- PLLSAI Configuration ---------------------------------*/
  /* PLLSAI is configured when a peripheral will use it as source clock : SAI1, SAI2, LTDC or CK48 */
  if(pllsaiused == 1)
 8004a56:	69bb      	ldr	r3, [r7, #24]
 8004a58:	2b01      	cmp	r3, #1
 8004a5a:	f040 80cd 	bne.w	8004bf8 <HAL_RCCEx_PeriphCLKConfig+0x7d0>
  {
    /* Disable PLLSAI Clock */
    __HAL_RCC_PLLSAI_DISABLE();
 8004a5e:	4b09      	ldr	r3, [pc, #36]	@ (8004a84 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8004a60:	681b      	ldr	r3, [r3, #0]
 8004a62:	4a08      	ldr	r2, [pc, #32]	@ (8004a84 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8004a64:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8004a68:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004a6a:	f7fe fb4f 	bl	800310c <HAL_GetTick>
 8004a6e:	6178      	str	r0, [r7, #20]

    /* Wait till PLLSAI is disabled */
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 8004a70:	e00a      	b.n	8004a88 <HAL_RCCEx_PeriphCLKConfig+0x660>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 8004a72:	f7fe fb4b 	bl	800310c <HAL_GetTick>
 8004a76:	4602      	mov	r2, r0
 8004a78:	697b      	ldr	r3, [r7, #20]
 8004a7a:	1ad3      	subs	r3, r2, r3
 8004a7c:	2b64      	cmp	r3, #100	@ 0x64
 8004a7e:	d903      	bls.n	8004a88 <HAL_RCCEx_PeriphCLKConfig+0x660>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8004a80:	2303      	movs	r3, #3
 8004a82:	e0ba      	b.n	8004bfa <HAL_RCCEx_PeriphCLKConfig+0x7d2>
 8004a84:	40023800 	.word	0x40023800
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 8004a88:	4b5e      	ldr	r3, [pc, #376]	@ (8004c04 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8004a8a:	681b      	ldr	r3, [r3, #0]
 8004a8c:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8004a90:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8004a94:	d0ed      	beq.n	8004a72 <HAL_RCCEx_PeriphCLKConfig+0x64a>

    /* Check the PLLSAI division factors */
    assert_param(IS_RCC_PLLSAIN_VALUE(PeriphClkInit->PLLSAI.PLLSAIN));

    /*----------------- In Case of PLLSAI is selected as source clock for SAI -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||\
 8004a96:	687b      	ldr	r3, [r7, #4]
 8004a98:	681b      	ldr	r3, [r3, #0]
 8004a9a:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8004a9e:	2b00      	cmp	r3, #0
 8004aa0:	d003      	beq.n	8004aaa <HAL_RCCEx_PeriphCLKConfig+0x682>
 8004aa2:	687b      	ldr	r3, [r7, #4]
 8004aa4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004aa6:	2b00      	cmp	r3, #0
 8004aa8:	d009      	beq.n	8004abe <HAL_RCCEx_PeriphCLKConfig+0x696>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 8004aaa:	687b      	ldr	r3, [r7, #4]
 8004aac:	681b      	ldr	r3, [r3, #0]
 8004aae:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||\
 8004ab2:	2b00      	cmp	r3, #0
 8004ab4:	d02e      	beq.n	8004b14 <HAL_RCCEx_PeriphCLKConfig+0x6ec>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 8004ab6:	687b      	ldr	r3, [r7, #4]
 8004ab8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004aba:	2b00      	cmp	r3, #0
 8004abc:	d12a      	bne.n	8004b14 <HAL_RCCEx_PeriphCLKConfig+0x6ec>
      assert_param(IS_RCC_PLLSAIQ_VALUE(PeriphClkInit->PLLSAI.PLLSAIQ));
      /* check for PLLSAI/DIVQ Parameter */
      assert_param(IS_RCC_PLLSAI_DIVQ_VALUE(PeriphClkInit->PLLSAIDivQ));

      /* Read PLLSAIP value from PLLSAICFGR register (this value is not needed for SAI configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos);
 8004abe:	4b51      	ldr	r3, [pc, #324]	@ (8004c04 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8004ac0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004ac4:	0c1b      	lsrs	r3, r3, #16
 8004ac6:	f003 0303 	and.w	r3, r3, #3
 8004aca:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 8004acc:	4b4d      	ldr	r3, [pc, #308]	@ (8004c04 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8004ace:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004ad2:	0f1b      	lsrs	r3, r3, #28
 8004ad4:	f003 0307 	and.w	r3, r3, #7
 8004ad8:	60fb      	str	r3, [r7, #12]
      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* SAI_CLK(first level) = PLLSAI_VCO Output/PLLSAIQ */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg0, PeriphClkInit->PLLSAI.PLLSAIQ, tmpreg1);
 8004ada:	687b      	ldr	r3, [r7, #4]
 8004adc:	695b      	ldr	r3, [r3, #20]
 8004ade:	019a      	lsls	r2, r3, #6
 8004ae0:	693b      	ldr	r3, [r7, #16]
 8004ae2:	041b      	lsls	r3, r3, #16
 8004ae4:	431a      	orrs	r2, r3
 8004ae6:	687b      	ldr	r3, [r7, #4]
 8004ae8:	699b      	ldr	r3, [r3, #24]
 8004aea:	061b      	lsls	r3, r3, #24
 8004aec:	431a      	orrs	r2, r3
 8004aee:	68fb      	ldr	r3, [r7, #12]
 8004af0:	071b      	lsls	r3, r3, #28
 8004af2:	4944      	ldr	r1, [pc, #272]	@ (8004c04 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8004af4:	4313      	orrs	r3, r2
 8004af6:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

      /* SAI_CLK_x = SAI_CLK(first level)/PLLSAIDIVQ */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLSAIDivQ);
 8004afa:	4b42      	ldr	r3, [pc, #264]	@ (8004c04 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8004afc:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8004b00:	f423 52f8 	bic.w	r2, r3, #7936	@ 0x1f00
 8004b04:	687b      	ldr	r3, [r7, #4]
 8004b06:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004b08:	3b01      	subs	r3, #1
 8004b0a:	021b      	lsls	r3, r3, #8
 8004b0c:	493d      	ldr	r1, [pc, #244]	@ (8004c04 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8004b0e:	4313      	orrs	r3, r2
 8004b10:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    }

    /*----------------- In Case of PLLSAI is selected as source clock for CLK48 -------------------*/
    /* In Case of PLLI2S is selected as source clock for CK48 */
    if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48) && (PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP))
 8004b14:	687b      	ldr	r3, [r7, #4]
 8004b16:	681b      	ldr	r3, [r3, #0]
 8004b18:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8004b1c:	2b00      	cmp	r3, #0
 8004b1e:	d022      	beq.n	8004b66 <HAL_RCCEx_PeriphCLKConfig+0x73e>
 8004b20:	687b      	ldr	r3, [r7, #4]
 8004b22:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8004b24:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8004b28:	d11d      	bne.n	8004b66 <HAL_RCCEx_PeriphCLKConfig+0x73e>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLSAIP_VALUE(PeriphClkInit->PLLSAI.PLLSAIP));
      /* Read PLLSAIQ and PLLSAIR value from PLLSAICFGR register (this value is not needed for CK48 configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 8004b2a:	4b36      	ldr	r3, [pc, #216]	@ (8004c04 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8004b2c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004b30:	0e1b      	lsrs	r3, r3, #24
 8004b32:	f003 030f 	and.w	r3, r3, #15
 8004b36:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 8004b38:	4b32      	ldr	r3, [pc, #200]	@ (8004c04 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8004b3a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004b3e:	0f1b      	lsrs	r3, r3, #28
 8004b40:	f003 0307 	and.w	r3, r3, #7
 8004b44:	60fb      	str	r3, [r7, #12]

      /* Configure the PLLSAI division factors */
      /* PLLSAI_VCO = f(VCO clock) = f(PLLSAI clock input) x (PLLI2SN/PLLM) */
      /* 48CLK = f(PLLSAI clock output) = f(VCO clock) / PLLSAIP */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , PeriphClkInit->PLLSAI.PLLSAIP, tmpreg0, tmpreg1);
 8004b46:	687b      	ldr	r3, [r7, #4]
 8004b48:	695b      	ldr	r3, [r3, #20]
 8004b4a:	019a      	lsls	r2, r3, #6
 8004b4c:	687b      	ldr	r3, [r7, #4]
 8004b4e:	6a1b      	ldr	r3, [r3, #32]
 8004b50:	041b      	lsls	r3, r3, #16
 8004b52:	431a      	orrs	r2, r3
 8004b54:	693b      	ldr	r3, [r7, #16]
 8004b56:	061b      	lsls	r3, r3, #24
 8004b58:	431a      	orrs	r2, r3
 8004b5a:	68fb      	ldr	r3, [r7, #12]
 8004b5c:	071b      	lsls	r3, r3, #28
 8004b5e:	4929      	ldr	r1, [pc, #164]	@ (8004c04 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8004b60:	4313      	orrs	r3, r2
 8004b62:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    }

#if defined(STM32F746xx) || defined(STM32F756xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx) || defined (STM32F750xx)
    /*---------------------------- LTDC configuration -------------------------------*/
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == (RCC_PERIPHCLK_LTDC))
 8004b66:	687b      	ldr	r3, [r7, #4]
 8004b68:	681b      	ldr	r3, [r3, #0]
 8004b6a:	f003 0308 	and.w	r3, r3, #8
 8004b6e:	2b00      	cmp	r3, #0
 8004b70:	d028      	beq.n	8004bc4 <HAL_RCCEx_PeriphCLKConfig+0x79c>
    {
      assert_param(IS_RCC_PLLSAIR_VALUE(PeriphClkInit->PLLSAI.PLLSAIR));
      assert_param(IS_RCC_PLLSAI_DIVR_VALUE(PeriphClkInit->PLLSAIDivR));

      /* Read PLLSAIP and PLLSAIQ value from PLLSAICFGR register (these value are not needed for LTDC configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 8004b72:	4b24      	ldr	r3, [pc, #144]	@ (8004c04 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8004b74:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004b78:	0e1b      	lsrs	r3, r3, #24
 8004b7a:	f003 030f 	and.w	r3, r3, #15
 8004b7e:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos);
 8004b80:	4b20      	ldr	r3, [pc, #128]	@ (8004c04 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8004b82:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004b86:	0c1b      	lsrs	r3, r3, #16
 8004b88:	f003 0303 	and.w	r3, r3, #3
 8004b8c:	60fb      	str	r3, [r7, #12]

      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* LTDC_CLK(first level) = PLLSAI_VCO Output/PLLSAIR */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg1, tmpreg0, PeriphClkInit->PLLSAI.PLLSAIR);
 8004b8e:	687b      	ldr	r3, [r7, #4]
 8004b90:	695b      	ldr	r3, [r3, #20]
 8004b92:	019a      	lsls	r2, r3, #6
 8004b94:	68fb      	ldr	r3, [r7, #12]
 8004b96:	041b      	lsls	r3, r3, #16
 8004b98:	431a      	orrs	r2, r3
 8004b9a:	693b      	ldr	r3, [r7, #16]
 8004b9c:	061b      	lsls	r3, r3, #24
 8004b9e:	431a      	orrs	r2, r3
 8004ba0:	687b      	ldr	r3, [r7, #4]
 8004ba2:	69db      	ldr	r3, [r3, #28]
 8004ba4:	071b      	lsls	r3, r3, #28
 8004ba6:	4917      	ldr	r1, [pc, #92]	@ (8004c04 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8004ba8:	4313      	orrs	r3, r2
 8004baa:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

      /* LTDC_CLK = LTDC_CLK(first level)/PLLSAIDIVR */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVR_CONFIG(PeriphClkInit->PLLSAIDivR);
 8004bae:	4b15      	ldr	r3, [pc, #84]	@ (8004c04 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8004bb0:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8004bb4:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8004bb8:	687b      	ldr	r3, [r7, #4]
 8004bba:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004bbc:	4911      	ldr	r1, [pc, #68]	@ (8004c04 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8004bbe:	4313      	orrs	r3, r2
 8004bc0:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    }
#endif /* STM32F746xx || STM32F756xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx || STM32F750xx  */

    /* Enable PLLSAI Clock */
    __HAL_RCC_PLLSAI_ENABLE();
 8004bc4:	4b0f      	ldr	r3, [pc, #60]	@ (8004c04 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8004bc6:	681b      	ldr	r3, [r3, #0]
 8004bc8:	4a0e      	ldr	r2, [pc, #56]	@ (8004c04 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8004bca:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8004bce:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004bd0:	f7fe fa9c 	bl	800310c <HAL_GetTick>
 8004bd4:	6178      	str	r0, [r7, #20]

    /* Wait till PLLSAI is ready */
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 8004bd6:	e008      	b.n	8004bea <HAL_RCCEx_PeriphCLKConfig+0x7c2>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 8004bd8:	f7fe fa98 	bl	800310c <HAL_GetTick>
 8004bdc:	4602      	mov	r2, r0
 8004bde:	697b      	ldr	r3, [r7, #20]
 8004be0:	1ad3      	subs	r3, r2, r3
 8004be2:	2b64      	cmp	r3, #100	@ 0x64
 8004be4:	d901      	bls.n	8004bea <HAL_RCCEx_PeriphCLKConfig+0x7c2>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8004be6:	2303      	movs	r3, #3
 8004be8:	e007      	b.n	8004bfa <HAL_RCCEx_PeriphCLKConfig+0x7d2>
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 8004bea:	4b06      	ldr	r3, [pc, #24]	@ (8004c04 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8004bec:	681b      	ldr	r3, [r3, #0]
 8004bee:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8004bf2:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8004bf6:	d1ef      	bne.n	8004bd8 <HAL_RCCEx_PeriphCLKConfig+0x7b0>
      }
    }
  }
  return HAL_OK;
 8004bf8:	2300      	movs	r3, #0
}
 8004bfa:	4618      	mov	r0, r3
 8004bfc:	3720      	adds	r7, #32
 8004bfe:	46bd      	mov	sp, r7
 8004c00:	bd80      	pop	{r7, pc}
 8004c02:	bf00      	nop
 8004c04:	40023800 	.word	0x40023800

08004c08 <HAL_RNG_Init>:
  * @param  hrng pointer to a RNG_HandleTypeDef structure that contains
  *                the configuration information for RNG.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RNG_Init(RNG_HandleTypeDef *hrng)
{
 8004c08:	b580      	push	{r7, lr}
 8004c0a:	b082      	sub	sp, #8
 8004c0c:	af00      	add	r7, sp, #0
 8004c0e:	6078      	str	r0, [r7, #4]
  /* Check the RNG handle allocation */
  if (hrng == NULL)
 8004c10:	687b      	ldr	r3, [r7, #4]
 8004c12:	2b00      	cmp	r3, #0
 8004c14:	d101      	bne.n	8004c1a <HAL_RNG_Init+0x12>
  {
    return HAL_ERROR;
 8004c16:	2301      	movs	r3, #1
 8004c18:	e01c      	b.n	8004c54 <HAL_RNG_Init+0x4c>

    /* Init the low level hardware */
    hrng->MspInitCallback(hrng);
  }
#else
  if (hrng->State == HAL_RNG_STATE_RESET)
 8004c1a:	687b      	ldr	r3, [r7, #4]
 8004c1c:	795b      	ldrb	r3, [r3, #5]
 8004c1e:	b2db      	uxtb	r3, r3
 8004c20:	2b00      	cmp	r3, #0
 8004c22:	d105      	bne.n	8004c30 <HAL_RNG_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    hrng->Lock = HAL_UNLOCKED;
 8004c24:	687b      	ldr	r3, [r7, #4]
 8004c26:	2200      	movs	r2, #0
 8004c28:	711a      	strb	r2, [r3, #4]

    /* Init the low level hardware */
    HAL_RNG_MspInit(hrng);
 8004c2a:	6878      	ldr	r0, [r7, #4]
 8004c2c:	f7fd fec8 	bl	80029c0 <HAL_RNG_MspInit>
  }
#endif /* USE_HAL_RNG_REGISTER_CALLBACKS */

  /* Change RNG peripheral state */
  hrng->State = HAL_RNG_STATE_BUSY;
 8004c30:	687b      	ldr	r3, [r7, #4]
 8004c32:	2202      	movs	r2, #2
 8004c34:	715a      	strb	r2, [r3, #5]


  /* Enable the RNG Peripheral */
  __HAL_RNG_ENABLE(hrng);
 8004c36:	687b      	ldr	r3, [r7, #4]
 8004c38:	681b      	ldr	r3, [r3, #0]
 8004c3a:	681a      	ldr	r2, [r3, #0]
 8004c3c:	687b      	ldr	r3, [r7, #4]
 8004c3e:	681b      	ldr	r3, [r3, #0]
 8004c40:	f042 0204 	orr.w	r2, r2, #4
 8004c44:	601a      	str	r2, [r3, #0]

  /* Initialize the RNG state */
  hrng->State = HAL_RNG_STATE_READY;
 8004c46:	687b      	ldr	r3, [r7, #4]
 8004c48:	2201      	movs	r2, #1
 8004c4a:	715a      	strb	r2, [r3, #5]

  /* Initialise the error code */
  hrng->ErrorCode = HAL_RNG_ERROR_NONE;
 8004c4c:	687b      	ldr	r3, [r7, #4]
 8004c4e:	2200      	movs	r2, #0
 8004c50:	609a      	str	r2, [r3, #8]

  /* Return function status */
  return HAL_OK;
 8004c52:	2300      	movs	r3, #0
}
 8004c54:	4618      	mov	r0, r3
 8004c56:	3708      	adds	r7, #8
 8004c58:	46bd      	mov	sp, r7
 8004c5a:	bd80      	pop	{r7, pc}

08004c5c <HAL_RNG_GenerateRandomNumber>:
  * @param  random32bit pointer to generated random number variable if successful.
  * @retval HAL status
  */

HAL_StatusTypeDef HAL_RNG_GenerateRandomNumber(RNG_HandleTypeDef *hrng, uint32_t *random32bit)
{
 8004c5c:	b580      	push	{r7, lr}
 8004c5e:	b084      	sub	sp, #16
 8004c60:	af00      	add	r7, sp, #0
 8004c62:	6078      	str	r0, [r7, #4]
 8004c64:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8004c66:	2300      	movs	r3, #0
 8004c68:	73fb      	strb	r3, [r7, #15]

  /* Process Locked */
  __HAL_LOCK(hrng);
 8004c6a:	687b      	ldr	r3, [r7, #4]
 8004c6c:	791b      	ldrb	r3, [r3, #4]
 8004c6e:	2b01      	cmp	r3, #1
 8004c70:	d101      	bne.n	8004c76 <HAL_RNG_GenerateRandomNumber+0x1a>
 8004c72:	2302      	movs	r3, #2
 8004c74:	e044      	b.n	8004d00 <HAL_RNG_GenerateRandomNumber+0xa4>
 8004c76:	687b      	ldr	r3, [r7, #4]
 8004c78:	2201      	movs	r2, #1
 8004c7a:	711a      	strb	r2, [r3, #4]

  /* Check RNG peripheral state */
  if (hrng->State == HAL_RNG_STATE_READY)
 8004c7c:	687b      	ldr	r3, [r7, #4]
 8004c7e:	795b      	ldrb	r3, [r3, #5]
 8004c80:	b2db      	uxtb	r3, r3
 8004c82:	2b01      	cmp	r3, #1
 8004c84:	d133      	bne.n	8004cee <HAL_RNG_GenerateRandomNumber+0x92>
  {
    /* Change RNG peripheral state */
    hrng->State = HAL_RNG_STATE_BUSY;
 8004c86:	687b      	ldr	r3, [r7, #4]
 8004c88:	2202      	movs	r2, #2
 8004c8a:	715a      	strb	r2, [r3, #5]

    /* Get tick */
    tickstart = HAL_GetTick();
 8004c8c:	f7fe fa3e 	bl	800310c <HAL_GetTick>
 8004c90:	60b8      	str	r0, [r7, #8]

    /* Check if data register contains valid random data */
    while (__HAL_RNG_GET_FLAG(hrng, RNG_FLAG_DRDY) == RESET)
 8004c92:	e018      	b.n	8004cc6 <HAL_RNG_GenerateRandomNumber+0x6a>
    {
      if ((HAL_GetTick() - tickstart) > RNG_TIMEOUT_VALUE)
 8004c94:	f7fe fa3a 	bl	800310c <HAL_GetTick>
 8004c98:	4602      	mov	r2, r0
 8004c9a:	68bb      	ldr	r3, [r7, #8]
 8004c9c:	1ad3      	subs	r3, r2, r3
 8004c9e:	2b02      	cmp	r3, #2
 8004ca0:	d911      	bls.n	8004cc6 <HAL_RNG_GenerateRandomNumber+0x6a>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if (__HAL_RNG_GET_FLAG(hrng, RNG_FLAG_DRDY) == RESET)
 8004ca2:	687b      	ldr	r3, [r7, #4]
 8004ca4:	681b      	ldr	r3, [r3, #0]
 8004ca6:	685b      	ldr	r3, [r3, #4]
 8004ca8:	f003 0301 	and.w	r3, r3, #1
 8004cac:	2b01      	cmp	r3, #1
 8004cae:	d00a      	beq.n	8004cc6 <HAL_RNG_GenerateRandomNumber+0x6a>
        {
          hrng->State = HAL_RNG_STATE_READY;
 8004cb0:	687b      	ldr	r3, [r7, #4]
 8004cb2:	2201      	movs	r2, #1
 8004cb4:	715a      	strb	r2, [r3, #5]
          hrng->ErrorCode = HAL_RNG_ERROR_TIMEOUT;
 8004cb6:	687b      	ldr	r3, [r7, #4]
 8004cb8:	2202      	movs	r2, #2
 8004cba:	609a      	str	r2, [r3, #8]
          /* Process Unlocked */
          __HAL_UNLOCK(hrng);
 8004cbc:	687b      	ldr	r3, [r7, #4]
 8004cbe:	2200      	movs	r2, #0
 8004cc0:	711a      	strb	r2, [r3, #4]
          return HAL_ERROR;
 8004cc2:	2301      	movs	r3, #1
 8004cc4:	e01c      	b.n	8004d00 <HAL_RNG_GenerateRandomNumber+0xa4>
    while (__HAL_RNG_GET_FLAG(hrng, RNG_FLAG_DRDY) == RESET)
 8004cc6:	687b      	ldr	r3, [r7, #4]
 8004cc8:	681b      	ldr	r3, [r3, #0]
 8004cca:	685b      	ldr	r3, [r3, #4]
 8004ccc:	f003 0301 	and.w	r3, r3, #1
 8004cd0:	2b01      	cmp	r3, #1
 8004cd2:	d1df      	bne.n	8004c94 <HAL_RNG_GenerateRandomNumber+0x38>
        }
      }
    }

    /* Get a 32bit Random number */
    hrng->RandomNumber = hrng->Instance->DR;
 8004cd4:	687b      	ldr	r3, [r7, #4]
 8004cd6:	681b      	ldr	r3, [r3, #0]
 8004cd8:	689a      	ldr	r2, [r3, #8]
 8004cda:	687b      	ldr	r3, [r7, #4]
 8004cdc:	60da      	str	r2, [r3, #12]
    *random32bit = hrng->RandomNumber;
 8004cde:	687b      	ldr	r3, [r7, #4]
 8004ce0:	68da      	ldr	r2, [r3, #12]
 8004ce2:	683b      	ldr	r3, [r7, #0]
 8004ce4:	601a      	str	r2, [r3, #0]

    hrng->State = HAL_RNG_STATE_READY;
 8004ce6:	687b      	ldr	r3, [r7, #4]
 8004ce8:	2201      	movs	r2, #1
 8004cea:	715a      	strb	r2, [r3, #5]
 8004cec:	e004      	b.n	8004cf8 <HAL_RNG_GenerateRandomNumber+0x9c>
  }
  else
  {
    hrng->ErrorCode = HAL_RNG_ERROR_BUSY;
 8004cee:	687b      	ldr	r3, [r7, #4]
 8004cf0:	2204      	movs	r2, #4
 8004cf2:	609a      	str	r2, [r3, #8]
    status = HAL_ERROR;
 8004cf4:	2301      	movs	r3, #1
 8004cf6:	73fb      	strb	r3, [r7, #15]
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hrng);
 8004cf8:	687b      	ldr	r3, [r7, #4]
 8004cfa:	2200      	movs	r2, #0
 8004cfc:	711a      	strb	r2, [r3, #4]

  return status;
 8004cfe:	7bfb      	ldrb	r3, [r7, #15]
}
 8004d00:	4618      	mov	r0, r3
 8004d02:	3710      	adds	r7, #16
 8004d04:	46bd      	mov	sp, r7
 8004d06:	bd80      	pop	{r7, pc}

08004d08 <HAL_RNG_IRQHandler>:
  *                the configuration information for RNG.
  * @retval None

  */
void HAL_RNG_IRQHandler(RNG_HandleTypeDef *hrng)
{
 8004d08:	b580      	push	{r7, lr}
 8004d0a:	b084      	sub	sp, #16
 8004d0c:	af00      	add	r7, sp, #0
 8004d0e:	6078      	str	r0, [r7, #4]
  uint32_t rngclockerror = 0U;
 8004d10:	2300      	movs	r3, #0
 8004d12:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = hrng->Instance->SR;
 8004d14:	687b      	ldr	r3, [r7, #4]
 8004d16:	681b      	ldr	r3, [r3, #0]
 8004d18:	685b      	ldr	r3, [r3, #4]
 8004d1a:	60bb      	str	r3, [r7, #8]

  /* RNG clock error interrupt occurred */
  if ((itflag & RNG_IT_CEI) == RNG_IT_CEI)
 8004d1c:	68bb      	ldr	r3, [r7, #8]
 8004d1e:	f003 0320 	and.w	r3, r3, #32
 8004d22:	2b00      	cmp	r3, #0
 8004d24:	d005      	beq.n	8004d32 <HAL_RNG_IRQHandler+0x2a>
  {
    /* Update the error code */
    hrng->ErrorCode = HAL_RNG_ERROR_CLOCK;
 8004d26:	687b      	ldr	r3, [r7, #4]
 8004d28:	2210      	movs	r2, #16
 8004d2a:	609a      	str	r2, [r3, #8]
    rngclockerror = 1U;
 8004d2c:	2301      	movs	r3, #1
 8004d2e:	60fb      	str	r3, [r7, #12]
 8004d30:	e009      	b.n	8004d46 <HAL_RNG_IRQHandler+0x3e>
  }
  else if ((itflag & RNG_IT_SEI) == RNG_IT_SEI)
 8004d32:	68bb      	ldr	r3, [r7, #8]
 8004d34:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004d38:	2b00      	cmp	r3, #0
 8004d3a:	d004      	beq.n	8004d46 <HAL_RNG_IRQHandler+0x3e>
  {
    /* Update the error code */
    hrng->ErrorCode = HAL_RNG_ERROR_SEED;
 8004d3c:	687b      	ldr	r3, [r7, #4]
 8004d3e:	2208      	movs	r2, #8
 8004d40:	609a      	str	r2, [r3, #8]
    rngclockerror = 1U;
 8004d42:	2301      	movs	r3, #1
 8004d44:	60fb      	str	r3, [r7, #12]
  else
  {
    /* Nothing to do */
  }

  if (rngclockerror == 1U)
 8004d46:	68fb      	ldr	r3, [r7, #12]
 8004d48:	2b01      	cmp	r3, #1
 8004d4a:	d10b      	bne.n	8004d64 <HAL_RNG_IRQHandler+0x5c>
  {
    /* Change RNG peripheral state */
    hrng->State = HAL_RNG_STATE_ERROR;
 8004d4c:	687b      	ldr	r3, [r7, #4]
 8004d4e:	2204      	movs	r2, #4
 8004d50:	715a      	strb	r2, [r3, #5]
#if (USE_HAL_RNG_REGISTER_CALLBACKS == 1)
    /* Call registered Error callback */
    hrng->ErrorCallback(hrng);
#else
    /* Call legacy weak Error callback */
    HAL_RNG_ErrorCallback(hrng);
 8004d52:	6878      	ldr	r0, [r7, #4]
 8004d54:	f000 f837 	bl	8004dc6 <HAL_RNG_ErrorCallback>
#endif /* USE_HAL_RNG_REGISTER_CALLBACKS */

    /* Clear the clock error flag */
    __HAL_RNG_CLEAR_IT(hrng, RNG_IT_CEI | RNG_IT_SEI);
 8004d58:	687b      	ldr	r3, [r7, #4]
 8004d5a:	681b      	ldr	r3, [r3, #0]
 8004d5c:	f06f 0260 	mvn.w	r2, #96	@ 0x60
 8004d60:	605a      	str	r2, [r3, #4]

    return;
 8004d62:	e022      	b.n	8004daa <HAL_RNG_IRQHandler+0xa2>
  }

  /* Check RNG data ready interrupt occurred */
  if ((itflag & RNG_IT_DRDY) == RNG_IT_DRDY)
 8004d64:	68bb      	ldr	r3, [r7, #8]
 8004d66:	f003 0301 	and.w	r3, r3, #1
 8004d6a:	2b00      	cmp	r3, #0
 8004d6c:	d01d      	beq.n	8004daa <HAL_RNG_IRQHandler+0xa2>
  {
    /* Generate random number once, so disable the IT */
    __HAL_RNG_DISABLE_IT(hrng);
 8004d6e:	687b      	ldr	r3, [r7, #4]
 8004d70:	681b      	ldr	r3, [r3, #0]
 8004d72:	681a      	ldr	r2, [r3, #0]
 8004d74:	687b      	ldr	r3, [r7, #4]
 8004d76:	681b      	ldr	r3, [r3, #0]
 8004d78:	f022 0208 	bic.w	r2, r2, #8
 8004d7c:	601a      	str	r2, [r3, #0]

    /* Get the 32bit Random number (DRDY flag automatically cleared) */
    hrng->RandomNumber = hrng->Instance->DR;
 8004d7e:	687b      	ldr	r3, [r7, #4]
 8004d80:	681b      	ldr	r3, [r3, #0]
 8004d82:	689a      	ldr	r2, [r3, #8]
 8004d84:	687b      	ldr	r3, [r7, #4]
 8004d86:	60da      	str	r2, [r3, #12]

    if (hrng->State != HAL_RNG_STATE_ERROR)
 8004d88:	687b      	ldr	r3, [r7, #4]
 8004d8a:	795b      	ldrb	r3, [r3, #5]
 8004d8c:	b2db      	uxtb	r3, r3
 8004d8e:	2b04      	cmp	r3, #4
 8004d90:	d00b      	beq.n	8004daa <HAL_RNG_IRQHandler+0xa2>
    {
      /* Change RNG peripheral state */
      hrng->State = HAL_RNG_STATE_READY;
 8004d92:	687b      	ldr	r3, [r7, #4]
 8004d94:	2201      	movs	r2, #1
 8004d96:	715a      	strb	r2, [r3, #5]
      /* Process Unlocked */
      __HAL_UNLOCK(hrng);
 8004d98:	687b      	ldr	r3, [r7, #4]
 8004d9a:	2200      	movs	r2, #0
 8004d9c:	711a      	strb	r2, [r3, #4]
#if (USE_HAL_RNG_REGISTER_CALLBACKS == 1)
      /* Call registered Data Ready callback */
      hrng->ReadyDataCallback(hrng, hrng->RandomNumber);
#else
      /* Call legacy weak Data Ready callback */
      HAL_RNG_ReadyDataCallback(hrng, hrng->RandomNumber);
 8004d9e:	687b      	ldr	r3, [r7, #4]
 8004da0:	68db      	ldr	r3, [r3, #12]
 8004da2:	4619      	mov	r1, r3
 8004da4:	6878      	ldr	r0, [r7, #4]
 8004da6:	f000 f803 	bl	8004db0 <HAL_RNG_ReadyDataCallback>
#endif /* USE_HAL_RNG_REGISTER_CALLBACKS */
    }
  }
}
 8004daa:	3710      	adds	r7, #16
 8004dac:	46bd      	mov	sp, r7
 8004dae:	bd80      	pop	{r7, pc}

08004db0 <HAL_RNG_ReadyDataCallback>:
  *                the configuration information for RNG.
  * @param  random32bit generated random number.
  * @retval None
  */
__weak void HAL_RNG_ReadyDataCallback(RNG_HandleTypeDef *hrng, uint32_t random32bit)
{
 8004db0:	b480      	push	{r7}
 8004db2:	b083      	sub	sp, #12
 8004db4:	af00      	add	r7, sp, #0
 8004db6:	6078      	str	r0, [r7, #4]
 8004db8:	6039      	str	r1, [r7, #0]
  UNUSED(hrng);
  UNUSED(random32bit);
  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_RNG_ReadyDataCallback must be implemented in the user file.
   */
}
 8004dba:	bf00      	nop
 8004dbc:	370c      	adds	r7, #12
 8004dbe:	46bd      	mov	sp, r7
 8004dc0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004dc4:	4770      	bx	lr

08004dc6 <HAL_RNG_ErrorCallback>:
  * @param  hrng pointer to a RNG_HandleTypeDef structure that contains
  *                the configuration information for RNG.
  * @retval None
  */
__weak void HAL_RNG_ErrorCallback(RNG_HandleTypeDef *hrng)
{
 8004dc6:	b480      	push	{r7}
 8004dc8:	b083      	sub	sp, #12
 8004dca:	af00      	add	r7, sp, #0
 8004dcc:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hrng);
  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_RNG_ErrorCallback must be implemented in the user file.
   */
}
 8004dce:	bf00      	nop
 8004dd0:	370c      	adds	r7, #12
 8004dd2:	46bd      	mov	sp, r7
 8004dd4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004dd8:	4770      	bx	lr

08004dda <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8004dda:	b580      	push	{r7, lr}
 8004ddc:	b082      	sub	sp, #8
 8004dde:	af00      	add	r7, sp, #0
 8004de0:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8004de2:	687b      	ldr	r3, [r7, #4]
 8004de4:	2b00      	cmp	r3, #0
 8004de6:	d101      	bne.n	8004dec <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8004de8:	2301      	movs	r3, #1
 8004dea:	e049      	b.n	8004e80 <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8004dec:	687b      	ldr	r3, [r7, #4]
 8004dee:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004df2:	b2db      	uxtb	r3, r3
 8004df4:	2b00      	cmp	r3, #0
 8004df6:	d106      	bne.n	8004e06 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8004df8:	687b      	ldr	r3, [r7, #4]
 8004dfa:	2200      	movs	r2, #0
 8004dfc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8004e00:	6878      	ldr	r0, [r7, #4]
 8004e02:	f7fd fe19 	bl	8002a38 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004e06:	687b      	ldr	r3, [r7, #4]
 8004e08:	2202      	movs	r2, #2
 8004e0a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004e0e:	687b      	ldr	r3, [r7, #4]
 8004e10:	681a      	ldr	r2, [r3, #0]
 8004e12:	687b      	ldr	r3, [r7, #4]
 8004e14:	3304      	adds	r3, #4
 8004e16:	4619      	mov	r1, r3
 8004e18:	4610      	mov	r0, r2
 8004e1a:	f000 faa7 	bl	800536c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8004e1e:	687b      	ldr	r3, [r7, #4]
 8004e20:	2201      	movs	r2, #1
 8004e22:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004e26:	687b      	ldr	r3, [r7, #4]
 8004e28:	2201      	movs	r2, #1
 8004e2a:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8004e2e:	687b      	ldr	r3, [r7, #4]
 8004e30:	2201      	movs	r2, #1
 8004e32:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8004e36:	687b      	ldr	r3, [r7, #4]
 8004e38:	2201      	movs	r2, #1
 8004e3a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8004e3e:	687b      	ldr	r3, [r7, #4]
 8004e40:	2201      	movs	r2, #1
 8004e42:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8004e46:	687b      	ldr	r3, [r7, #4]
 8004e48:	2201      	movs	r2, #1
 8004e4a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8004e4e:	687b      	ldr	r3, [r7, #4]
 8004e50:	2201      	movs	r2, #1
 8004e52:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004e56:	687b      	ldr	r3, [r7, #4]
 8004e58:	2201      	movs	r2, #1
 8004e5a:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8004e5e:	687b      	ldr	r3, [r7, #4]
 8004e60:	2201      	movs	r2, #1
 8004e62:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8004e66:	687b      	ldr	r3, [r7, #4]
 8004e68:	2201      	movs	r2, #1
 8004e6a:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8004e6e:	687b      	ldr	r3, [r7, #4]
 8004e70:	2201      	movs	r2, #1
 8004e72:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8004e76:	687b      	ldr	r3, [r7, #4]
 8004e78:	2201      	movs	r2, #1
 8004e7a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8004e7e:	2300      	movs	r3, #0
}
 8004e80:	4618      	mov	r0, r3
 8004e82:	3708      	adds	r7, #8
 8004e84:	46bd      	mov	sp, r7
 8004e86:	bd80      	pop	{r7, pc}

08004e88 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8004e88:	b480      	push	{r7}
 8004e8a:	b085      	sub	sp, #20
 8004e8c:	af00      	add	r7, sp, #0
 8004e8e:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8004e90:	687b      	ldr	r3, [r7, #4]
 8004e92:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004e96:	b2db      	uxtb	r3, r3
 8004e98:	2b01      	cmp	r3, #1
 8004e9a:	d001      	beq.n	8004ea0 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8004e9c:	2301      	movs	r3, #1
 8004e9e:	e054      	b.n	8004f4a <HAL_TIM_Base_Start_IT+0xc2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004ea0:	687b      	ldr	r3, [r7, #4]
 8004ea2:	2202      	movs	r2, #2
 8004ea4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8004ea8:	687b      	ldr	r3, [r7, #4]
 8004eaa:	681b      	ldr	r3, [r3, #0]
 8004eac:	68da      	ldr	r2, [r3, #12]
 8004eae:	687b      	ldr	r3, [r7, #4]
 8004eb0:	681b      	ldr	r3, [r3, #0]
 8004eb2:	f042 0201 	orr.w	r2, r2, #1
 8004eb6:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004eb8:	687b      	ldr	r3, [r7, #4]
 8004eba:	681b      	ldr	r3, [r3, #0]
 8004ebc:	4a26      	ldr	r2, [pc, #152]	@ (8004f58 <HAL_TIM_Base_Start_IT+0xd0>)
 8004ebe:	4293      	cmp	r3, r2
 8004ec0:	d022      	beq.n	8004f08 <HAL_TIM_Base_Start_IT+0x80>
 8004ec2:	687b      	ldr	r3, [r7, #4]
 8004ec4:	681b      	ldr	r3, [r3, #0]
 8004ec6:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004eca:	d01d      	beq.n	8004f08 <HAL_TIM_Base_Start_IT+0x80>
 8004ecc:	687b      	ldr	r3, [r7, #4]
 8004ece:	681b      	ldr	r3, [r3, #0]
 8004ed0:	4a22      	ldr	r2, [pc, #136]	@ (8004f5c <HAL_TIM_Base_Start_IT+0xd4>)
 8004ed2:	4293      	cmp	r3, r2
 8004ed4:	d018      	beq.n	8004f08 <HAL_TIM_Base_Start_IT+0x80>
 8004ed6:	687b      	ldr	r3, [r7, #4]
 8004ed8:	681b      	ldr	r3, [r3, #0]
 8004eda:	4a21      	ldr	r2, [pc, #132]	@ (8004f60 <HAL_TIM_Base_Start_IT+0xd8>)
 8004edc:	4293      	cmp	r3, r2
 8004ede:	d013      	beq.n	8004f08 <HAL_TIM_Base_Start_IT+0x80>
 8004ee0:	687b      	ldr	r3, [r7, #4]
 8004ee2:	681b      	ldr	r3, [r3, #0]
 8004ee4:	4a1f      	ldr	r2, [pc, #124]	@ (8004f64 <HAL_TIM_Base_Start_IT+0xdc>)
 8004ee6:	4293      	cmp	r3, r2
 8004ee8:	d00e      	beq.n	8004f08 <HAL_TIM_Base_Start_IT+0x80>
 8004eea:	687b      	ldr	r3, [r7, #4]
 8004eec:	681b      	ldr	r3, [r3, #0]
 8004eee:	4a1e      	ldr	r2, [pc, #120]	@ (8004f68 <HAL_TIM_Base_Start_IT+0xe0>)
 8004ef0:	4293      	cmp	r3, r2
 8004ef2:	d009      	beq.n	8004f08 <HAL_TIM_Base_Start_IT+0x80>
 8004ef4:	687b      	ldr	r3, [r7, #4]
 8004ef6:	681b      	ldr	r3, [r3, #0]
 8004ef8:	4a1c      	ldr	r2, [pc, #112]	@ (8004f6c <HAL_TIM_Base_Start_IT+0xe4>)
 8004efa:	4293      	cmp	r3, r2
 8004efc:	d004      	beq.n	8004f08 <HAL_TIM_Base_Start_IT+0x80>
 8004efe:	687b      	ldr	r3, [r7, #4]
 8004f00:	681b      	ldr	r3, [r3, #0]
 8004f02:	4a1b      	ldr	r2, [pc, #108]	@ (8004f70 <HAL_TIM_Base_Start_IT+0xe8>)
 8004f04:	4293      	cmp	r3, r2
 8004f06:	d115      	bne.n	8004f34 <HAL_TIM_Base_Start_IT+0xac>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8004f08:	687b      	ldr	r3, [r7, #4]
 8004f0a:	681b      	ldr	r3, [r3, #0]
 8004f0c:	689a      	ldr	r2, [r3, #8]
 8004f0e:	4b19      	ldr	r3, [pc, #100]	@ (8004f74 <HAL_TIM_Base_Start_IT+0xec>)
 8004f10:	4013      	ands	r3, r2
 8004f12:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004f14:	68fb      	ldr	r3, [r7, #12]
 8004f16:	2b06      	cmp	r3, #6
 8004f18:	d015      	beq.n	8004f46 <HAL_TIM_Base_Start_IT+0xbe>
 8004f1a:	68fb      	ldr	r3, [r7, #12]
 8004f1c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004f20:	d011      	beq.n	8004f46 <HAL_TIM_Base_Start_IT+0xbe>
    {
      __HAL_TIM_ENABLE(htim);
 8004f22:	687b      	ldr	r3, [r7, #4]
 8004f24:	681b      	ldr	r3, [r3, #0]
 8004f26:	681a      	ldr	r2, [r3, #0]
 8004f28:	687b      	ldr	r3, [r7, #4]
 8004f2a:	681b      	ldr	r3, [r3, #0]
 8004f2c:	f042 0201 	orr.w	r2, r2, #1
 8004f30:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004f32:	e008      	b.n	8004f46 <HAL_TIM_Base_Start_IT+0xbe>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8004f34:	687b      	ldr	r3, [r7, #4]
 8004f36:	681b      	ldr	r3, [r3, #0]
 8004f38:	681a      	ldr	r2, [r3, #0]
 8004f3a:	687b      	ldr	r3, [r7, #4]
 8004f3c:	681b      	ldr	r3, [r3, #0]
 8004f3e:	f042 0201 	orr.w	r2, r2, #1
 8004f42:	601a      	str	r2, [r3, #0]
 8004f44:	e000      	b.n	8004f48 <HAL_TIM_Base_Start_IT+0xc0>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004f46:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8004f48:	2300      	movs	r3, #0
}
 8004f4a:	4618      	mov	r0, r3
 8004f4c:	3714      	adds	r7, #20
 8004f4e:	46bd      	mov	sp, r7
 8004f50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f54:	4770      	bx	lr
 8004f56:	bf00      	nop
 8004f58:	40010000 	.word	0x40010000
 8004f5c:	40000400 	.word	0x40000400
 8004f60:	40000800 	.word	0x40000800
 8004f64:	40000c00 	.word	0x40000c00
 8004f68:	40010400 	.word	0x40010400
 8004f6c:	40014000 	.word	0x40014000
 8004f70:	40001800 	.word	0x40001800
 8004f74:	00010007 	.word	0x00010007

08004f78 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8004f78:	b580      	push	{r7, lr}
 8004f7a:	b084      	sub	sp, #16
 8004f7c:	af00      	add	r7, sp, #0
 8004f7e:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8004f80:	687b      	ldr	r3, [r7, #4]
 8004f82:	681b      	ldr	r3, [r3, #0]
 8004f84:	68db      	ldr	r3, [r3, #12]
 8004f86:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8004f88:	687b      	ldr	r3, [r7, #4]
 8004f8a:	681b      	ldr	r3, [r3, #0]
 8004f8c:	691b      	ldr	r3, [r3, #16]
 8004f8e:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8004f90:	68bb      	ldr	r3, [r7, #8]
 8004f92:	f003 0302 	and.w	r3, r3, #2
 8004f96:	2b00      	cmp	r3, #0
 8004f98:	d020      	beq.n	8004fdc <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8004f9a:	68fb      	ldr	r3, [r7, #12]
 8004f9c:	f003 0302 	and.w	r3, r3, #2
 8004fa0:	2b00      	cmp	r3, #0
 8004fa2:	d01b      	beq.n	8004fdc <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8004fa4:	687b      	ldr	r3, [r7, #4]
 8004fa6:	681b      	ldr	r3, [r3, #0]
 8004fa8:	f06f 0202 	mvn.w	r2, #2
 8004fac:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8004fae:	687b      	ldr	r3, [r7, #4]
 8004fb0:	2201      	movs	r2, #1
 8004fb2:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8004fb4:	687b      	ldr	r3, [r7, #4]
 8004fb6:	681b      	ldr	r3, [r3, #0]
 8004fb8:	699b      	ldr	r3, [r3, #24]
 8004fba:	f003 0303 	and.w	r3, r3, #3
 8004fbe:	2b00      	cmp	r3, #0
 8004fc0:	d003      	beq.n	8004fca <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8004fc2:	6878      	ldr	r0, [r7, #4]
 8004fc4:	f000 f9b4 	bl	8005330 <HAL_TIM_IC_CaptureCallback>
 8004fc8:	e005      	b.n	8004fd6 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8004fca:	6878      	ldr	r0, [r7, #4]
 8004fcc:	f000 f9a6 	bl	800531c <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004fd0:	6878      	ldr	r0, [r7, #4]
 8004fd2:	f000 f9b7 	bl	8005344 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004fd6:	687b      	ldr	r3, [r7, #4]
 8004fd8:	2200      	movs	r2, #0
 8004fda:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8004fdc:	68bb      	ldr	r3, [r7, #8]
 8004fde:	f003 0304 	and.w	r3, r3, #4
 8004fe2:	2b00      	cmp	r3, #0
 8004fe4:	d020      	beq.n	8005028 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8004fe6:	68fb      	ldr	r3, [r7, #12]
 8004fe8:	f003 0304 	and.w	r3, r3, #4
 8004fec:	2b00      	cmp	r3, #0
 8004fee:	d01b      	beq.n	8005028 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8004ff0:	687b      	ldr	r3, [r7, #4]
 8004ff2:	681b      	ldr	r3, [r3, #0]
 8004ff4:	f06f 0204 	mvn.w	r2, #4
 8004ff8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8004ffa:	687b      	ldr	r3, [r7, #4]
 8004ffc:	2202      	movs	r2, #2
 8004ffe:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8005000:	687b      	ldr	r3, [r7, #4]
 8005002:	681b      	ldr	r3, [r3, #0]
 8005004:	699b      	ldr	r3, [r3, #24]
 8005006:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800500a:	2b00      	cmp	r3, #0
 800500c:	d003      	beq.n	8005016 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800500e:	6878      	ldr	r0, [r7, #4]
 8005010:	f000 f98e 	bl	8005330 <HAL_TIM_IC_CaptureCallback>
 8005014:	e005      	b.n	8005022 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005016:	6878      	ldr	r0, [r7, #4]
 8005018:	f000 f980 	bl	800531c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800501c:	6878      	ldr	r0, [r7, #4]
 800501e:	f000 f991 	bl	8005344 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005022:	687b      	ldr	r3, [r7, #4]
 8005024:	2200      	movs	r2, #0
 8005026:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8005028:	68bb      	ldr	r3, [r7, #8]
 800502a:	f003 0308 	and.w	r3, r3, #8
 800502e:	2b00      	cmp	r3, #0
 8005030:	d020      	beq.n	8005074 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8005032:	68fb      	ldr	r3, [r7, #12]
 8005034:	f003 0308 	and.w	r3, r3, #8
 8005038:	2b00      	cmp	r3, #0
 800503a:	d01b      	beq.n	8005074 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 800503c:	687b      	ldr	r3, [r7, #4]
 800503e:	681b      	ldr	r3, [r3, #0]
 8005040:	f06f 0208 	mvn.w	r2, #8
 8005044:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8005046:	687b      	ldr	r3, [r7, #4]
 8005048:	2204      	movs	r2, #4
 800504a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800504c:	687b      	ldr	r3, [r7, #4]
 800504e:	681b      	ldr	r3, [r3, #0]
 8005050:	69db      	ldr	r3, [r3, #28]
 8005052:	f003 0303 	and.w	r3, r3, #3
 8005056:	2b00      	cmp	r3, #0
 8005058:	d003      	beq.n	8005062 <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800505a:	6878      	ldr	r0, [r7, #4]
 800505c:	f000 f968 	bl	8005330 <HAL_TIM_IC_CaptureCallback>
 8005060:	e005      	b.n	800506e <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005062:	6878      	ldr	r0, [r7, #4]
 8005064:	f000 f95a 	bl	800531c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005068:	6878      	ldr	r0, [r7, #4]
 800506a:	f000 f96b 	bl	8005344 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800506e:	687b      	ldr	r3, [r7, #4]
 8005070:	2200      	movs	r2, #0
 8005072:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8005074:	68bb      	ldr	r3, [r7, #8]
 8005076:	f003 0310 	and.w	r3, r3, #16
 800507a:	2b00      	cmp	r3, #0
 800507c:	d020      	beq.n	80050c0 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 800507e:	68fb      	ldr	r3, [r7, #12]
 8005080:	f003 0310 	and.w	r3, r3, #16
 8005084:	2b00      	cmp	r3, #0
 8005086:	d01b      	beq.n	80050c0 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8005088:	687b      	ldr	r3, [r7, #4]
 800508a:	681b      	ldr	r3, [r3, #0]
 800508c:	f06f 0210 	mvn.w	r2, #16
 8005090:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8005092:	687b      	ldr	r3, [r7, #4]
 8005094:	2208      	movs	r2, #8
 8005096:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8005098:	687b      	ldr	r3, [r7, #4]
 800509a:	681b      	ldr	r3, [r3, #0]
 800509c:	69db      	ldr	r3, [r3, #28]
 800509e:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80050a2:	2b00      	cmp	r3, #0
 80050a4:	d003      	beq.n	80050ae <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80050a6:	6878      	ldr	r0, [r7, #4]
 80050a8:	f000 f942 	bl	8005330 <HAL_TIM_IC_CaptureCallback>
 80050ac:	e005      	b.n	80050ba <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80050ae:	6878      	ldr	r0, [r7, #4]
 80050b0:	f000 f934 	bl	800531c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80050b4:	6878      	ldr	r0, [r7, #4]
 80050b6:	f000 f945 	bl	8005344 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80050ba:	687b      	ldr	r3, [r7, #4]
 80050bc:	2200      	movs	r2, #0
 80050be:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 80050c0:	68bb      	ldr	r3, [r7, #8]
 80050c2:	f003 0301 	and.w	r3, r3, #1
 80050c6:	2b00      	cmp	r3, #0
 80050c8:	d00c      	beq.n	80050e4 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 80050ca:	68fb      	ldr	r3, [r7, #12]
 80050cc:	f003 0301 	and.w	r3, r3, #1
 80050d0:	2b00      	cmp	r3, #0
 80050d2:	d007      	beq.n	80050e4 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 80050d4:	687b      	ldr	r3, [r7, #4]
 80050d6:	681b      	ldr	r3, [r3, #0]
 80050d8:	f06f 0201 	mvn.w	r2, #1
 80050dc:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 80050de:	6878      	ldr	r0, [r7, #4]
 80050e0:	f7fd fbd4 	bl	800288c <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 80050e4:	68bb      	ldr	r3, [r7, #8]
 80050e6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80050ea:	2b00      	cmp	r3, #0
 80050ec:	d104      	bne.n	80050f8 <HAL_TIM_IRQHandler+0x180>
      ((itflag & (TIM_FLAG_SYSTEM_BREAK)) == (TIM_FLAG_SYSTEM_BREAK)))
 80050ee:	68bb      	ldr	r3, [r7, #8]
 80050f0:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 80050f4:	2b00      	cmp	r3, #0
 80050f6:	d00c      	beq.n	8005112 <HAL_TIM_IRQHandler+0x19a>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 80050f8:	68fb      	ldr	r3, [r7, #12]
 80050fa:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80050fe:	2b00      	cmp	r3, #0
 8005100:	d007      	beq.n	8005112 <HAL_TIM_IRQHandler+0x19a>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK | TIM_FLAG_SYSTEM_BREAK);
 8005102:	687b      	ldr	r3, [r7, #4]
 8005104:	681b      	ldr	r3, [r3, #0]
 8005106:	f46f 5202 	mvn.w	r2, #8320	@ 0x2080
 800510a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800510c:	6878      	ldr	r0, [r7, #4]
 800510e:	f000 fb0b 	bl	8005728 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 8005112:	68bb      	ldr	r3, [r7, #8]
 8005114:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005118:	2b00      	cmp	r3, #0
 800511a:	d00c      	beq.n	8005136 <HAL_TIM_IRQHandler+0x1be>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 800511c:	68fb      	ldr	r3, [r7, #12]
 800511e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005122:	2b00      	cmp	r3, #0
 8005124:	d007      	beq.n	8005136 <HAL_TIM_IRQHandler+0x1be>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 8005126:	687b      	ldr	r3, [r7, #4]
 8005128:	681b      	ldr	r3, [r3, #0]
 800512a:	f46f 7280 	mvn.w	r2, #256	@ 0x100
 800512e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 8005130:	6878      	ldr	r0, [r7, #4]
 8005132:	f000 fb03 	bl	800573c <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8005136:	68bb      	ldr	r3, [r7, #8]
 8005138:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800513c:	2b00      	cmp	r3, #0
 800513e:	d00c      	beq.n	800515a <HAL_TIM_IRQHandler+0x1e2>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8005140:	68fb      	ldr	r3, [r7, #12]
 8005142:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005146:	2b00      	cmp	r3, #0
 8005148:	d007      	beq.n	800515a <HAL_TIM_IRQHandler+0x1e2>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 800514a:	687b      	ldr	r3, [r7, #4]
 800514c:	681b      	ldr	r3, [r3, #0]
 800514e:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8005152:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8005154:	6878      	ldr	r0, [r7, #4]
 8005156:	f000 f8ff 	bl	8005358 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 800515a:	68bb      	ldr	r3, [r7, #8]
 800515c:	f003 0320 	and.w	r3, r3, #32
 8005160:	2b00      	cmp	r3, #0
 8005162:	d00c      	beq.n	800517e <HAL_TIM_IRQHandler+0x206>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8005164:	68fb      	ldr	r3, [r7, #12]
 8005166:	f003 0320 	and.w	r3, r3, #32
 800516a:	2b00      	cmp	r3, #0
 800516c:	d007      	beq.n	800517e <HAL_TIM_IRQHandler+0x206>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 800516e:	687b      	ldr	r3, [r7, #4]
 8005170:	681b      	ldr	r3, [r3, #0]
 8005172:	f06f 0220 	mvn.w	r2, #32
 8005176:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8005178:	6878      	ldr	r0, [r7, #4]
 800517a:	f000 facb 	bl	8005714 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 800517e:	bf00      	nop
 8005180:	3710      	adds	r7, #16
 8005182:	46bd      	mov	sp, r7
 8005184:	bd80      	pop	{r7, pc}
	...

08005188 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8005188:	b580      	push	{r7, lr}
 800518a:	b084      	sub	sp, #16
 800518c:	af00      	add	r7, sp, #0
 800518e:	6078      	str	r0, [r7, #4]
 8005190:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8005192:	2300      	movs	r3, #0
 8005194:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8005196:	687b      	ldr	r3, [r7, #4]
 8005198:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800519c:	2b01      	cmp	r3, #1
 800519e:	d101      	bne.n	80051a4 <HAL_TIM_ConfigClockSource+0x1c>
 80051a0:	2302      	movs	r3, #2
 80051a2:	e0b4      	b.n	800530e <HAL_TIM_ConfigClockSource+0x186>
 80051a4:	687b      	ldr	r3, [r7, #4]
 80051a6:	2201      	movs	r2, #1
 80051a8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 80051ac:	687b      	ldr	r3, [r7, #4]
 80051ae:	2202      	movs	r2, #2
 80051b0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 80051b4:	687b      	ldr	r3, [r7, #4]
 80051b6:	681b      	ldr	r3, [r3, #0]
 80051b8:	689b      	ldr	r3, [r3, #8]
 80051ba:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 80051bc:	68ba      	ldr	r2, [r7, #8]
 80051be:	4b56      	ldr	r3, [pc, #344]	@ (8005318 <HAL_TIM_ConfigClockSource+0x190>)
 80051c0:	4013      	ands	r3, r2
 80051c2:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80051c4:	68bb      	ldr	r3, [r7, #8]
 80051c6:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 80051ca:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 80051cc:	687b      	ldr	r3, [r7, #4]
 80051ce:	681b      	ldr	r3, [r3, #0]
 80051d0:	68ba      	ldr	r2, [r7, #8]
 80051d2:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 80051d4:	683b      	ldr	r3, [r7, #0]
 80051d6:	681b      	ldr	r3, [r3, #0]
 80051d8:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80051dc:	d03e      	beq.n	800525c <HAL_TIM_ConfigClockSource+0xd4>
 80051de:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80051e2:	f200 8087 	bhi.w	80052f4 <HAL_TIM_ConfigClockSource+0x16c>
 80051e6:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80051ea:	f000 8086 	beq.w	80052fa <HAL_TIM_ConfigClockSource+0x172>
 80051ee:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80051f2:	d87f      	bhi.n	80052f4 <HAL_TIM_ConfigClockSource+0x16c>
 80051f4:	2b70      	cmp	r3, #112	@ 0x70
 80051f6:	d01a      	beq.n	800522e <HAL_TIM_ConfigClockSource+0xa6>
 80051f8:	2b70      	cmp	r3, #112	@ 0x70
 80051fa:	d87b      	bhi.n	80052f4 <HAL_TIM_ConfigClockSource+0x16c>
 80051fc:	2b60      	cmp	r3, #96	@ 0x60
 80051fe:	d050      	beq.n	80052a2 <HAL_TIM_ConfigClockSource+0x11a>
 8005200:	2b60      	cmp	r3, #96	@ 0x60
 8005202:	d877      	bhi.n	80052f4 <HAL_TIM_ConfigClockSource+0x16c>
 8005204:	2b50      	cmp	r3, #80	@ 0x50
 8005206:	d03c      	beq.n	8005282 <HAL_TIM_ConfigClockSource+0xfa>
 8005208:	2b50      	cmp	r3, #80	@ 0x50
 800520a:	d873      	bhi.n	80052f4 <HAL_TIM_ConfigClockSource+0x16c>
 800520c:	2b40      	cmp	r3, #64	@ 0x40
 800520e:	d058      	beq.n	80052c2 <HAL_TIM_ConfigClockSource+0x13a>
 8005210:	2b40      	cmp	r3, #64	@ 0x40
 8005212:	d86f      	bhi.n	80052f4 <HAL_TIM_ConfigClockSource+0x16c>
 8005214:	2b30      	cmp	r3, #48	@ 0x30
 8005216:	d064      	beq.n	80052e2 <HAL_TIM_ConfigClockSource+0x15a>
 8005218:	2b30      	cmp	r3, #48	@ 0x30
 800521a:	d86b      	bhi.n	80052f4 <HAL_TIM_ConfigClockSource+0x16c>
 800521c:	2b20      	cmp	r3, #32
 800521e:	d060      	beq.n	80052e2 <HAL_TIM_ConfigClockSource+0x15a>
 8005220:	2b20      	cmp	r3, #32
 8005222:	d867      	bhi.n	80052f4 <HAL_TIM_ConfigClockSource+0x16c>
 8005224:	2b00      	cmp	r3, #0
 8005226:	d05c      	beq.n	80052e2 <HAL_TIM_ConfigClockSource+0x15a>
 8005228:	2b10      	cmp	r3, #16
 800522a:	d05a      	beq.n	80052e2 <HAL_TIM_ConfigClockSource+0x15a>
 800522c:	e062      	b.n	80052f4 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800522e:	687b      	ldr	r3, [r7, #4]
 8005230:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8005232:	683b      	ldr	r3, [r7, #0]
 8005234:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8005236:	683b      	ldr	r3, [r7, #0]
 8005238:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 800523a:	683b      	ldr	r3, [r7, #0]
 800523c:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 800523e:	f000 f9bb 	bl	80055b8 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8005242:	687b      	ldr	r3, [r7, #4]
 8005244:	681b      	ldr	r3, [r3, #0]
 8005246:	689b      	ldr	r3, [r3, #8]
 8005248:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800524a:	68bb      	ldr	r3, [r7, #8]
 800524c:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 8005250:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8005252:	687b      	ldr	r3, [r7, #4]
 8005254:	681b      	ldr	r3, [r3, #0]
 8005256:	68ba      	ldr	r2, [r7, #8]
 8005258:	609a      	str	r2, [r3, #8]
      break;
 800525a:	e04f      	b.n	80052fc <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800525c:	687b      	ldr	r3, [r7, #4]
 800525e:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8005260:	683b      	ldr	r3, [r7, #0]
 8005262:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8005264:	683b      	ldr	r3, [r7, #0]
 8005266:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8005268:	683b      	ldr	r3, [r7, #0]
 800526a:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 800526c:	f000 f9a4 	bl	80055b8 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8005270:	687b      	ldr	r3, [r7, #4]
 8005272:	681b      	ldr	r3, [r3, #0]
 8005274:	689a      	ldr	r2, [r3, #8]
 8005276:	687b      	ldr	r3, [r7, #4]
 8005278:	681b      	ldr	r3, [r3, #0]
 800527a:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 800527e:	609a      	str	r2, [r3, #8]
      break;
 8005280:	e03c      	b.n	80052fc <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8005282:	687b      	ldr	r3, [r7, #4]
 8005284:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8005286:	683b      	ldr	r3, [r7, #0]
 8005288:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800528a:	683b      	ldr	r3, [r7, #0]
 800528c:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800528e:	461a      	mov	r2, r3
 8005290:	f000 f918 	bl	80054c4 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8005294:	687b      	ldr	r3, [r7, #4]
 8005296:	681b      	ldr	r3, [r3, #0]
 8005298:	2150      	movs	r1, #80	@ 0x50
 800529a:	4618      	mov	r0, r3
 800529c:	f000 f971 	bl	8005582 <TIM_ITRx_SetConfig>
      break;
 80052a0:	e02c      	b.n	80052fc <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 80052a2:	687b      	ldr	r3, [r7, #4]
 80052a4:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80052a6:	683b      	ldr	r3, [r7, #0]
 80052a8:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80052aa:	683b      	ldr	r3, [r7, #0]
 80052ac:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 80052ae:	461a      	mov	r2, r3
 80052b0:	f000 f937 	bl	8005522 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 80052b4:	687b      	ldr	r3, [r7, #4]
 80052b6:	681b      	ldr	r3, [r3, #0]
 80052b8:	2160      	movs	r1, #96	@ 0x60
 80052ba:	4618      	mov	r0, r3
 80052bc:	f000 f961 	bl	8005582 <TIM_ITRx_SetConfig>
      break;
 80052c0:	e01c      	b.n	80052fc <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80052c2:	687b      	ldr	r3, [r7, #4]
 80052c4:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80052c6:	683b      	ldr	r3, [r7, #0]
 80052c8:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80052ca:	683b      	ldr	r3, [r7, #0]
 80052cc:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 80052ce:	461a      	mov	r2, r3
 80052d0:	f000 f8f8 	bl	80054c4 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 80052d4:	687b      	ldr	r3, [r7, #4]
 80052d6:	681b      	ldr	r3, [r3, #0]
 80052d8:	2140      	movs	r1, #64	@ 0x40
 80052da:	4618      	mov	r0, r3
 80052dc:	f000 f951 	bl	8005582 <TIM_ITRx_SetConfig>
      break;
 80052e0:	e00c      	b.n	80052fc <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 80052e2:	687b      	ldr	r3, [r7, #4]
 80052e4:	681a      	ldr	r2, [r3, #0]
 80052e6:	683b      	ldr	r3, [r7, #0]
 80052e8:	681b      	ldr	r3, [r3, #0]
 80052ea:	4619      	mov	r1, r3
 80052ec:	4610      	mov	r0, r2
 80052ee:	f000 f948 	bl	8005582 <TIM_ITRx_SetConfig>
      break;
 80052f2:	e003      	b.n	80052fc <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 80052f4:	2301      	movs	r3, #1
 80052f6:	73fb      	strb	r3, [r7, #15]
      break;
 80052f8:	e000      	b.n	80052fc <HAL_TIM_ConfigClockSource+0x174>
      break;
 80052fa:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 80052fc:	687b      	ldr	r3, [r7, #4]
 80052fe:	2201      	movs	r2, #1
 8005300:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8005304:	687b      	ldr	r3, [r7, #4]
 8005306:	2200      	movs	r2, #0
 8005308:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 800530c:	7bfb      	ldrb	r3, [r7, #15]
}
 800530e:	4618      	mov	r0, r3
 8005310:	3710      	adds	r7, #16
 8005312:	46bd      	mov	sp, r7
 8005314:	bd80      	pop	{r7, pc}
 8005316:	bf00      	nop
 8005318:	fffeff88 	.word	0xfffeff88

0800531c <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800531c:	b480      	push	{r7}
 800531e:	b083      	sub	sp, #12
 8005320:	af00      	add	r7, sp, #0
 8005322:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8005324:	bf00      	nop
 8005326:	370c      	adds	r7, #12
 8005328:	46bd      	mov	sp, r7
 800532a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800532e:	4770      	bx	lr

08005330 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8005330:	b480      	push	{r7}
 8005332:	b083      	sub	sp, #12
 8005334:	af00      	add	r7, sp, #0
 8005336:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8005338:	bf00      	nop
 800533a:	370c      	adds	r7, #12
 800533c:	46bd      	mov	sp, r7
 800533e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005342:	4770      	bx	lr

08005344 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8005344:	b480      	push	{r7}
 8005346:	b083      	sub	sp, #12
 8005348:	af00      	add	r7, sp, #0
 800534a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800534c:	bf00      	nop
 800534e:	370c      	adds	r7, #12
 8005350:	46bd      	mov	sp, r7
 8005352:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005356:	4770      	bx	lr

08005358 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8005358:	b480      	push	{r7}
 800535a:	b083      	sub	sp, #12
 800535c:	af00      	add	r7, sp, #0
 800535e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8005360:	bf00      	nop
 8005362:	370c      	adds	r7, #12
 8005364:	46bd      	mov	sp, r7
 8005366:	f85d 7b04 	ldr.w	r7, [sp], #4
 800536a:	4770      	bx	lr

0800536c <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 800536c:	b480      	push	{r7}
 800536e:	b085      	sub	sp, #20
 8005370:	af00      	add	r7, sp, #0
 8005372:	6078      	str	r0, [r7, #4]
 8005374:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8005376:	687b      	ldr	r3, [r7, #4]
 8005378:	681b      	ldr	r3, [r3, #0]
 800537a:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800537c:	687b      	ldr	r3, [r7, #4]
 800537e:	4a46      	ldr	r2, [pc, #280]	@ (8005498 <TIM_Base_SetConfig+0x12c>)
 8005380:	4293      	cmp	r3, r2
 8005382:	d013      	beq.n	80053ac <TIM_Base_SetConfig+0x40>
 8005384:	687b      	ldr	r3, [r7, #4]
 8005386:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800538a:	d00f      	beq.n	80053ac <TIM_Base_SetConfig+0x40>
 800538c:	687b      	ldr	r3, [r7, #4]
 800538e:	4a43      	ldr	r2, [pc, #268]	@ (800549c <TIM_Base_SetConfig+0x130>)
 8005390:	4293      	cmp	r3, r2
 8005392:	d00b      	beq.n	80053ac <TIM_Base_SetConfig+0x40>
 8005394:	687b      	ldr	r3, [r7, #4]
 8005396:	4a42      	ldr	r2, [pc, #264]	@ (80054a0 <TIM_Base_SetConfig+0x134>)
 8005398:	4293      	cmp	r3, r2
 800539a:	d007      	beq.n	80053ac <TIM_Base_SetConfig+0x40>
 800539c:	687b      	ldr	r3, [r7, #4]
 800539e:	4a41      	ldr	r2, [pc, #260]	@ (80054a4 <TIM_Base_SetConfig+0x138>)
 80053a0:	4293      	cmp	r3, r2
 80053a2:	d003      	beq.n	80053ac <TIM_Base_SetConfig+0x40>
 80053a4:	687b      	ldr	r3, [r7, #4]
 80053a6:	4a40      	ldr	r2, [pc, #256]	@ (80054a8 <TIM_Base_SetConfig+0x13c>)
 80053a8:	4293      	cmp	r3, r2
 80053aa:	d108      	bne.n	80053be <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80053ac:	68fb      	ldr	r3, [r7, #12]
 80053ae:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80053b2:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80053b4:	683b      	ldr	r3, [r7, #0]
 80053b6:	685b      	ldr	r3, [r3, #4]
 80053b8:	68fa      	ldr	r2, [r7, #12]
 80053ba:	4313      	orrs	r3, r2
 80053bc:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80053be:	687b      	ldr	r3, [r7, #4]
 80053c0:	4a35      	ldr	r2, [pc, #212]	@ (8005498 <TIM_Base_SetConfig+0x12c>)
 80053c2:	4293      	cmp	r3, r2
 80053c4:	d02b      	beq.n	800541e <TIM_Base_SetConfig+0xb2>
 80053c6:	687b      	ldr	r3, [r7, #4]
 80053c8:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80053cc:	d027      	beq.n	800541e <TIM_Base_SetConfig+0xb2>
 80053ce:	687b      	ldr	r3, [r7, #4]
 80053d0:	4a32      	ldr	r2, [pc, #200]	@ (800549c <TIM_Base_SetConfig+0x130>)
 80053d2:	4293      	cmp	r3, r2
 80053d4:	d023      	beq.n	800541e <TIM_Base_SetConfig+0xb2>
 80053d6:	687b      	ldr	r3, [r7, #4]
 80053d8:	4a31      	ldr	r2, [pc, #196]	@ (80054a0 <TIM_Base_SetConfig+0x134>)
 80053da:	4293      	cmp	r3, r2
 80053dc:	d01f      	beq.n	800541e <TIM_Base_SetConfig+0xb2>
 80053de:	687b      	ldr	r3, [r7, #4]
 80053e0:	4a30      	ldr	r2, [pc, #192]	@ (80054a4 <TIM_Base_SetConfig+0x138>)
 80053e2:	4293      	cmp	r3, r2
 80053e4:	d01b      	beq.n	800541e <TIM_Base_SetConfig+0xb2>
 80053e6:	687b      	ldr	r3, [r7, #4]
 80053e8:	4a2f      	ldr	r2, [pc, #188]	@ (80054a8 <TIM_Base_SetConfig+0x13c>)
 80053ea:	4293      	cmp	r3, r2
 80053ec:	d017      	beq.n	800541e <TIM_Base_SetConfig+0xb2>
 80053ee:	687b      	ldr	r3, [r7, #4]
 80053f0:	4a2e      	ldr	r2, [pc, #184]	@ (80054ac <TIM_Base_SetConfig+0x140>)
 80053f2:	4293      	cmp	r3, r2
 80053f4:	d013      	beq.n	800541e <TIM_Base_SetConfig+0xb2>
 80053f6:	687b      	ldr	r3, [r7, #4]
 80053f8:	4a2d      	ldr	r2, [pc, #180]	@ (80054b0 <TIM_Base_SetConfig+0x144>)
 80053fa:	4293      	cmp	r3, r2
 80053fc:	d00f      	beq.n	800541e <TIM_Base_SetConfig+0xb2>
 80053fe:	687b      	ldr	r3, [r7, #4]
 8005400:	4a2c      	ldr	r2, [pc, #176]	@ (80054b4 <TIM_Base_SetConfig+0x148>)
 8005402:	4293      	cmp	r3, r2
 8005404:	d00b      	beq.n	800541e <TIM_Base_SetConfig+0xb2>
 8005406:	687b      	ldr	r3, [r7, #4]
 8005408:	4a2b      	ldr	r2, [pc, #172]	@ (80054b8 <TIM_Base_SetConfig+0x14c>)
 800540a:	4293      	cmp	r3, r2
 800540c:	d007      	beq.n	800541e <TIM_Base_SetConfig+0xb2>
 800540e:	687b      	ldr	r3, [r7, #4]
 8005410:	4a2a      	ldr	r2, [pc, #168]	@ (80054bc <TIM_Base_SetConfig+0x150>)
 8005412:	4293      	cmp	r3, r2
 8005414:	d003      	beq.n	800541e <TIM_Base_SetConfig+0xb2>
 8005416:	687b      	ldr	r3, [r7, #4]
 8005418:	4a29      	ldr	r2, [pc, #164]	@ (80054c0 <TIM_Base_SetConfig+0x154>)
 800541a:	4293      	cmp	r3, r2
 800541c:	d108      	bne.n	8005430 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800541e:	68fb      	ldr	r3, [r7, #12]
 8005420:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8005424:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8005426:	683b      	ldr	r3, [r7, #0]
 8005428:	68db      	ldr	r3, [r3, #12]
 800542a:	68fa      	ldr	r2, [r7, #12]
 800542c:	4313      	orrs	r3, r2
 800542e:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8005430:	68fb      	ldr	r3, [r7, #12]
 8005432:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8005436:	683b      	ldr	r3, [r7, #0]
 8005438:	695b      	ldr	r3, [r3, #20]
 800543a:	4313      	orrs	r3, r2
 800543c:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800543e:	687b      	ldr	r3, [r7, #4]
 8005440:	68fa      	ldr	r2, [r7, #12]
 8005442:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8005444:	683b      	ldr	r3, [r7, #0]
 8005446:	689a      	ldr	r2, [r3, #8]
 8005448:	687b      	ldr	r3, [r7, #4]
 800544a:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800544c:	683b      	ldr	r3, [r7, #0]
 800544e:	681a      	ldr	r2, [r3, #0]
 8005450:	687b      	ldr	r3, [r7, #4]
 8005452:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8005454:	687b      	ldr	r3, [r7, #4]
 8005456:	4a10      	ldr	r2, [pc, #64]	@ (8005498 <TIM_Base_SetConfig+0x12c>)
 8005458:	4293      	cmp	r3, r2
 800545a:	d003      	beq.n	8005464 <TIM_Base_SetConfig+0xf8>
 800545c:	687b      	ldr	r3, [r7, #4]
 800545e:	4a12      	ldr	r2, [pc, #72]	@ (80054a8 <TIM_Base_SetConfig+0x13c>)
 8005460:	4293      	cmp	r3, r2
 8005462:	d103      	bne.n	800546c <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8005464:	683b      	ldr	r3, [r7, #0]
 8005466:	691a      	ldr	r2, [r3, #16]
 8005468:	687b      	ldr	r3, [r7, #4]
 800546a:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800546c:	687b      	ldr	r3, [r7, #4]
 800546e:	2201      	movs	r2, #1
 8005470:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8005472:	687b      	ldr	r3, [r7, #4]
 8005474:	691b      	ldr	r3, [r3, #16]
 8005476:	f003 0301 	and.w	r3, r3, #1
 800547a:	2b01      	cmp	r3, #1
 800547c:	d105      	bne.n	800548a <TIM_Base_SetConfig+0x11e>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 800547e:	687b      	ldr	r3, [r7, #4]
 8005480:	691b      	ldr	r3, [r3, #16]
 8005482:	f023 0201 	bic.w	r2, r3, #1
 8005486:	687b      	ldr	r3, [r7, #4]
 8005488:	611a      	str	r2, [r3, #16]
  }
}
 800548a:	bf00      	nop
 800548c:	3714      	adds	r7, #20
 800548e:	46bd      	mov	sp, r7
 8005490:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005494:	4770      	bx	lr
 8005496:	bf00      	nop
 8005498:	40010000 	.word	0x40010000
 800549c:	40000400 	.word	0x40000400
 80054a0:	40000800 	.word	0x40000800
 80054a4:	40000c00 	.word	0x40000c00
 80054a8:	40010400 	.word	0x40010400
 80054ac:	40014000 	.word	0x40014000
 80054b0:	40014400 	.word	0x40014400
 80054b4:	40014800 	.word	0x40014800
 80054b8:	40001800 	.word	0x40001800
 80054bc:	40001c00 	.word	0x40001c00
 80054c0:	40002000 	.word	0x40002000

080054c4 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80054c4:	b480      	push	{r7}
 80054c6:	b087      	sub	sp, #28
 80054c8:	af00      	add	r7, sp, #0
 80054ca:	60f8      	str	r0, [r7, #12]
 80054cc:	60b9      	str	r1, [r7, #8]
 80054ce:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 80054d0:	68fb      	ldr	r3, [r7, #12]
 80054d2:	6a1b      	ldr	r3, [r3, #32]
 80054d4:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80054d6:	68fb      	ldr	r3, [r7, #12]
 80054d8:	6a1b      	ldr	r3, [r3, #32]
 80054da:	f023 0201 	bic.w	r2, r3, #1
 80054de:	68fb      	ldr	r3, [r7, #12]
 80054e0:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80054e2:	68fb      	ldr	r3, [r7, #12]
 80054e4:	699b      	ldr	r3, [r3, #24]
 80054e6:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80054e8:	693b      	ldr	r3, [r7, #16]
 80054ea:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 80054ee:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 80054f0:	687b      	ldr	r3, [r7, #4]
 80054f2:	011b      	lsls	r3, r3, #4
 80054f4:	693a      	ldr	r2, [r7, #16]
 80054f6:	4313      	orrs	r3, r2
 80054f8:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80054fa:	697b      	ldr	r3, [r7, #20]
 80054fc:	f023 030a 	bic.w	r3, r3, #10
 8005500:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8005502:	697a      	ldr	r2, [r7, #20]
 8005504:	68bb      	ldr	r3, [r7, #8]
 8005506:	4313      	orrs	r3, r2
 8005508:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800550a:	68fb      	ldr	r3, [r7, #12]
 800550c:	693a      	ldr	r2, [r7, #16]
 800550e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8005510:	68fb      	ldr	r3, [r7, #12]
 8005512:	697a      	ldr	r2, [r7, #20]
 8005514:	621a      	str	r2, [r3, #32]
}
 8005516:	bf00      	nop
 8005518:	371c      	adds	r7, #28
 800551a:	46bd      	mov	sp, r7
 800551c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005520:	4770      	bx	lr

08005522 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8005522:	b480      	push	{r7}
 8005524:	b087      	sub	sp, #28
 8005526:	af00      	add	r7, sp, #0
 8005528:	60f8      	str	r0, [r7, #12]
 800552a:	60b9      	str	r1, [r7, #8]
 800552c:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 800552e:	68fb      	ldr	r3, [r7, #12]
 8005530:	6a1b      	ldr	r3, [r3, #32]
 8005532:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8005534:	68fb      	ldr	r3, [r7, #12]
 8005536:	6a1b      	ldr	r3, [r3, #32]
 8005538:	f023 0210 	bic.w	r2, r3, #16
 800553c:	68fb      	ldr	r3, [r7, #12]
 800553e:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8005540:	68fb      	ldr	r3, [r7, #12]
 8005542:	699b      	ldr	r3, [r3, #24]
 8005544:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8005546:	693b      	ldr	r3, [r7, #16]
 8005548:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 800554c:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 800554e:	687b      	ldr	r3, [r7, #4]
 8005550:	031b      	lsls	r3, r3, #12
 8005552:	693a      	ldr	r2, [r7, #16]
 8005554:	4313      	orrs	r3, r2
 8005556:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8005558:	697b      	ldr	r3, [r7, #20]
 800555a:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 800555e:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8005560:	68bb      	ldr	r3, [r7, #8]
 8005562:	011b      	lsls	r3, r3, #4
 8005564:	697a      	ldr	r2, [r7, #20]
 8005566:	4313      	orrs	r3, r2
 8005568:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800556a:	68fb      	ldr	r3, [r7, #12]
 800556c:	693a      	ldr	r2, [r7, #16]
 800556e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8005570:	68fb      	ldr	r3, [r7, #12]
 8005572:	697a      	ldr	r2, [r7, #20]
 8005574:	621a      	str	r2, [r3, #32]
}
 8005576:	bf00      	nop
 8005578:	371c      	adds	r7, #28
 800557a:	46bd      	mov	sp, r7
 800557c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005580:	4770      	bx	lr

08005582 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8005582:	b480      	push	{r7}
 8005584:	b085      	sub	sp, #20
 8005586:	af00      	add	r7, sp, #0
 8005588:	6078      	str	r0, [r7, #4]
 800558a:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 800558c:	687b      	ldr	r3, [r7, #4]
 800558e:	689b      	ldr	r3, [r3, #8]
 8005590:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8005592:	68fb      	ldr	r3, [r7, #12]
 8005594:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005598:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800559a:	683a      	ldr	r2, [r7, #0]
 800559c:	68fb      	ldr	r3, [r7, #12]
 800559e:	4313      	orrs	r3, r2
 80055a0:	f043 0307 	orr.w	r3, r3, #7
 80055a4:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80055a6:	687b      	ldr	r3, [r7, #4]
 80055a8:	68fa      	ldr	r2, [r7, #12]
 80055aa:	609a      	str	r2, [r3, #8]
}
 80055ac:	bf00      	nop
 80055ae:	3714      	adds	r7, #20
 80055b0:	46bd      	mov	sp, r7
 80055b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80055b6:	4770      	bx	lr

080055b8 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 80055b8:	b480      	push	{r7}
 80055ba:	b087      	sub	sp, #28
 80055bc:	af00      	add	r7, sp, #0
 80055be:	60f8      	str	r0, [r7, #12]
 80055c0:	60b9      	str	r1, [r7, #8]
 80055c2:	607a      	str	r2, [r7, #4]
 80055c4:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 80055c6:	68fb      	ldr	r3, [r7, #12]
 80055c8:	689b      	ldr	r3, [r3, #8]
 80055ca:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80055cc:	697b      	ldr	r3, [r7, #20]
 80055ce:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 80055d2:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 80055d4:	683b      	ldr	r3, [r7, #0]
 80055d6:	021a      	lsls	r2, r3, #8
 80055d8:	687b      	ldr	r3, [r7, #4]
 80055da:	431a      	orrs	r2, r3
 80055dc:	68bb      	ldr	r3, [r7, #8]
 80055de:	4313      	orrs	r3, r2
 80055e0:	697a      	ldr	r2, [r7, #20]
 80055e2:	4313      	orrs	r3, r2
 80055e4:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80055e6:	68fb      	ldr	r3, [r7, #12]
 80055e8:	697a      	ldr	r2, [r7, #20]
 80055ea:	609a      	str	r2, [r3, #8]
}
 80055ec:	bf00      	nop
 80055ee:	371c      	adds	r7, #28
 80055f0:	46bd      	mov	sp, r7
 80055f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80055f6:	4770      	bx	lr

080055f8 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 80055f8:	b480      	push	{r7}
 80055fa:	b085      	sub	sp, #20
 80055fc:	af00      	add	r7, sp, #0
 80055fe:	6078      	str	r0, [r7, #4]
 8005600:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8005602:	687b      	ldr	r3, [r7, #4]
 8005604:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8005608:	2b01      	cmp	r3, #1
 800560a:	d101      	bne.n	8005610 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 800560c:	2302      	movs	r3, #2
 800560e:	e06d      	b.n	80056ec <HAL_TIMEx_MasterConfigSynchronization+0xf4>
 8005610:	687b      	ldr	r3, [r7, #4]
 8005612:	2201      	movs	r2, #1
 8005614:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005618:	687b      	ldr	r3, [r7, #4]
 800561a:	2202      	movs	r2, #2
 800561c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8005620:	687b      	ldr	r3, [r7, #4]
 8005622:	681b      	ldr	r3, [r3, #0]
 8005624:	685b      	ldr	r3, [r3, #4]
 8005626:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8005628:	687b      	ldr	r3, [r7, #4]
 800562a:	681b      	ldr	r3, [r3, #0]
 800562c:	689b      	ldr	r3, [r3, #8]
 800562e:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8005630:	687b      	ldr	r3, [r7, #4]
 8005632:	681b      	ldr	r3, [r3, #0]
 8005634:	4a30      	ldr	r2, [pc, #192]	@ (80056f8 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 8005636:	4293      	cmp	r3, r2
 8005638:	d004      	beq.n	8005644 <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 800563a:	687b      	ldr	r3, [r7, #4]
 800563c:	681b      	ldr	r3, [r3, #0]
 800563e:	4a2f      	ldr	r2, [pc, #188]	@ (80056fc <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 8005640:	4293      	cmp	r3, r2
 8005642:	d108      	bne.n	8005656 <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 8005644:	68fb      	ldr	r3, [r7, #12]
 8005646:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
 800564a:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 800564c:	683b      	ldr	r3, [r7, #0]
 800564e:	685b      	ldr	r3, [r3, #4]
 8005650:	68fa      	ldr	r2, [r7, #12]
 8005652:	4313      	orrs	r3, r2
 8005654:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8005656:	68fb      	ldr	r3, [r7, #12]
 8005658:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800565c:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800565e:	683b      	ldr	r3, [r7, #0]
 8005660:	681b      	ldr	r3, [r3, #0]
 8005662:	68fa      	ldr	r2, [r7, #12]
 8005664:	4313      	orrs	r3, r2
 8005666:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8005668:	687b      	ldr	r3, [r7, #4]
 800566a:	681b      	ldr	r3, [r3, #0]
 800566c:	68fa      	ldr	r2, [r7, #12]
 800566e:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005670:	687b      	ldr	r3, [r7, #4]
 8005672:	681b      	ldr	r3, [r3, #0]
 8005674:	4a20      	ldr	r2, [pc, #128]	@ (80056f8 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 8005676:	4293      	cmp	r3, r2
 8005678:	d022      	beq.n	80056c0 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800567a:	687b      	ldr	r3, [r7, #4]
 800567c:	681b      	ldr	r3, [r3, #0]
 800567e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005682:	d01d      	beq.n	80056c0 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8005684:	687b      	ldr	r3, [r7, #4]
 8005686:	681b      	ldr	r3, [r3, #0]
 8005688:	4a1d      	ldr	r2, [pc, #116]	@ (8005700 <HAL_TIMEx_MasterConfigSynchronization+0x108>)
 800568a:	4293      	cmp	r3, r2
 800568c:	d018      	beq.n	80056c0 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800568e:	687b      	ldr	r3, [r7, #4]
 8005690:	681b      	ldr	r3, [r3, #0]
 8005692:	4a1c      	ldr	r2, [pc, #112]	@ (8005704 <HAL_TIMEx_MasterConfigSynchronization+0x10c>)
 8005694:	4293      	cmp	r3, r2
 8005696:	d013      	beq.n	80056c0 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8005698:	687b      	ldr	r3, [r7, #4]
 800569a:	681b      	ldr	r3, [r3, #0]
 800569c:	4a1a      	ldr	r2, [pc, #104]	@ (8005708 <HAL_TIMEx_MasterConfigSynchronization+0x110>)
 800569e:	4293      	cmp	r3, r2
 80056a0:	d00e      	beq.n	80056c0 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 80056a2:	687b      	ldr	r3, [r7, #4]
 80056a4:	681b      	ldr	r3, [r3, #0]
 80056a6:	4a15      	ldr	r2, [pc, #84]	@ (80056fc <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 80056a8:	4293      	cmp	r3, r2
 80056aa:	d009      	beq.n	80056c0 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 80056ac:	687b      	ldr	r3, [r7, #4]
 80056ae:	681b      	ldr	r3, [r3, #0]
 80056b0:	4a16      	ldr	r2, [pc, #88]	@ (800570c <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 80056b2:	4293      	cmp	r3, r2
 80056b4:	d004      	beq.n	80056c0 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 80056b6:	687b      	ldr	r3, [r7, #4]
 80056b8:	681b      	ldr	r3, [r3, #0]
 80056ba:	4a15      	ldr	r2, [pc, #84]	@ (8005710 <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 80056bc:	4293      	cmp	r3, r2
 80056be:	d10c      	bne.n	80056da <HAL_TIMEx_MasterConfigSynchronization+0xe2>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 80056c0:	68bb      	ldr	r3, [r7, #8]
 80056c2:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80056c6:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80056c8:	683b      	ldr	r3, [r7, #0]
 80056ca:	689b      	ldr	r3, [r3, #8]
 80056cc:	68ba      	ldr	r2, [r7, #8]
 80056ce:	4313      	orrs	r3, r2
 80056d0:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 80056d2:	687b      	ldr	r3, [r7, #4]
 80056d4:	681b      	ldr	r3, [r3, #0]
 80056d6:	68ba      	ldr	r2, [r7, #8]
 80056d8:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80056da:	687b      	ldr	r3, [r7, #4]
 80056dc:	2201      	movs	r2, #1
 80056de:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 80056e2:	687b      	ldr	r3, [r7, #4]
 80056e4:	2200      	movs	r2, #0
 80056e6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 80056ea:	2300      	movs	r3, #0
}
 80056ec:	4618      	mov	r0, r3
 80056ee:	3714      	adds	r7, #20
 80056f0:	46bd      	mov	sp, r7
 80056f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80056f6:	4770      	bx	lr
 80056f8:	40010000 	.word	0x40010000
 80056fc:	40010400 	.word	0x40010400
 8005700:	40000400 	.word	0x40000400
 8005704:	40000800 	.word	0x40000800
 8005708:	40000c00 	.word	0x40000c00
 800570c:	40014000 	.word	0x40014000
 8005710:	40001800 	.word	0x40001800

08005714 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8005714:	b480      	push	{r7}
 8005716:	b083      	sub	sp, #12
 8005718:	af00      	add	r7, sp, #0
 800571a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 800571c:	bf00      	nop
 800571e:	370c      	adds	r7, #12
 8005720:	46bd      	mov	sp, r7
 8005722:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005726:	4770      	bx	lr

08005728 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8005728:	b480      	push	{r7}
 800572a:	b083      	sub	sp, #12
 800572c:	af00      	add	r7, sp, #0
 800572e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8005730:	bf00      	nop
 8005732:	370c      	adds	r7, #12
 8005734:	46bd      	mov	sp, r7
 8005736:	f85d 7b04 	ldr.w	r7, [sp], #4
 800573a:	4770      	bx	lr

0800573c <HAL_TIMEx_Break2Callback>:
  * @brief  Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 800573c:	b480      	push	{r7}
 800573e:	b083      	sub	sp, #12
 8005740:	af00      	add	r7, sp, #0
 8005742:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 8005744:	bf00      	nop
 8005746:	370c      	adds	r7, #12
 8005748:	46bd      	mov	sp, r7
 800574a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800574e:	4770      	bx	lr

08005750 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8005750:	b580      	push	{r7, lr}
 8005752:	b082      	sub	sp, #8
 8005754:	af00      	add	r7, sp, #0
 8005756:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8005758:	687b      	ldr	r3, [r7, #4]
 800575a:	2b00      	cmp	r3, #0
 800575c:	d101      	bne.n	8005762 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800575e:	2301      	movs	r3, #1
 8005760:	e040      	b.n	80057e4 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8005762:	687b      	ldr	r3, [r7, #4]
 8005764:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8005766:	2b00      	cmp	r3, #0
 8005768:	d106      	bne.n	8005778 <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800576a:	687b      	ldr	r3, [r7, #4]
 800576c:	2200      	movs	r2, #0
 800576e:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8005772:	6878      	ldr	r0, [r7, #4]
 8005774:	f7fd f984 	bl	8002a80 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8005778:	687b      	ldr	r3, [r7, #4]
 800577a:	2224      	movs	r2, #36	@ 0x24
 800577c:	67da      	str	r2, [r3, #124]	@ 0x7c

  __HAL_UART_DISABLE(huart);
 800577e:	687b      	ldr	r3, [r7, #4]
 8005780:	681b      	ldr	r3, [r3, #0]
 8005782:	681a      	ldr	r2, [r3, #0]
 8005784:	687b      	ldr	r3, [r7, #4]
 8005786:	681b      	ldr	r3, [r3, #0]
 8005788:	f022 0201 	bic.w	r2, r2, #1
 800578c:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 800578e:	687b      	ldr	r3, [r7, #4]
 8005790:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005792:	2b00      	cmp	r3, #0
 8005794:	d002      	beq.n	800579c <HAL_UART_Init+0x4c>
  {
    UART_AdvFeatureConfig(huart);
 8005796:	6878      	ldr	r0, [r7, #4]
 8005798:	f000 fa8c 	bl	8005cb4 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 800579c:	6878      	ldr	r0, [r7, #4]
 800579e:	f000 f825 	bl	80057ec <UART_SetConfig>
 80057a2:	4603      	mov	r3, r0
 80057a4:	2b01      	cmp	r3, #1
 80057a6:	d101      	bne.n	80057ac <HAL_UART_Init+0x5c>
  {
    return HAL_ERROR;
 80057a8:	2301      	movs	r3, #1
 80057aa:	e01b      	b.n	80057e4 <HAL_UART_Init+0x94>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80057ac:	687b      	ldr	r3, [r7, #4]
 80057ae:	681b      	ldr	r3, [r3, #0]
 80057b0:	685a      	ldr	r2, [r3, #4]
 80057b2:	687b      	ldr	r3, [r7, #4]
 80057b4:	681b      	ldr	r3, [r3, #0]
 80057b6:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 80057ba:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80057bc:	687b      	ldr	r3, [r7, #4]
 80057be:	681b      	ldr	r3, [r3, #0]
 80057c0:	689a      	ldr	r2, [r3, #8]
 80057c2:	687b      	ldr	r3, [r7, #4]
 80057c4:	681b      	ldr	r3, [r3, #0]
 80057c6:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 80057ca:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 80057cc:	687b      	ldr	r3, [r7, #4]
 80057ce:	681b      	ldr	r3, [r3, #0]
 80057d0:	681a      	ldr	r2, [r3, #0]
 80057d2:	687b      	ldr	r3, [r7, #4]
 80057d4:	681b      	ldr	r3, [r3, #0]
 80057d6:	f042 0201 	orr.w	r2, r2, #1
 80057da:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 80057dc:	6878      	ldr	r0, [r7, #4]
 80057de:	f000 fb0b 	bl	8005df8 <UART_CheckIdleState>
 80057e2:	4603      	mov	r3, r0
}
 80057e4:	4618      	mov	r0, r3
 80057e6:	3708      	adds	r7, #8
 80057e8:	46bd      	mov	sp, r7
 80057ea:	bd80      	pop	{r7, pc}

080057ec <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 80057ec:	b580      	push	{r7, lr}
 80057ee:	b088      	sub	sp, #32
 80057f0:	af00      	add	r7, sp, #0
 80057f2:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 80057f4:	2300      	movs	r3, #0
 80057f6:	77bb      	strb	r3, [r7, #30]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 80057f8:	687b      	ldr	r3, [r7, #4]
 80057fa:	689a      	ldr	r2, [r3, #8]
 80057fc:	687b      	ldr	r3, [r7, #4]
 80057fe:	691b      	ldr	r3, [r3, #16]
 8005800:	431a      	orrs	r2, r3
 8005802:	687b      	ldr	r3, [r7, #4]
 8005804:	695b      	ldr	r3, [r3, #20]
 8005806:	431a      	orrs	r2, r3
 8005808:	687b      	ldr	r3, [r7, #4]
 800580a:	69db      	ldr	r3, [r3, #28]
 800580c:	4313      	orrs	r3, r2
 800580e:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8005810:	687b      	ldr	r3, [r7, #4]
 8005812:	681b      	ldr	r3, [r3, #0]
 8005814:	681a      	ldr	r2, [r3, #0]
 8005816:	4ba6      	ldr	r3, [pc, #664]	@ (8005ab0 <UART_SetConfig+0x2c4>)
 8005818:	4013      	ands	r3, r2
 800581a:	687a      	ldr	r2, [r7, #4]
 800581c:	6812      	ldr	r2, [r2, #0]
 800581e:	6979      	ldr	r1, [r7, #20]
 8005820:	430b      	orrs	r3, r1
 8005822:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8005824:	687b      	ldr	r3, [r7, #4]
 8005826:	681b      	ldr	r3, [r3, #0]
 8005828:	685b      	ldr	r3, [r3, #4]
 800582a:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 800582e:	687b      	ldr	r3, [r7, #4]
 8005830:	68da      	ldr	r2, [r3, #12]
 8005832:	687b      	ldr	r3, [r7, #4]
 8005834:	681b      	ldr	r3, [r3, #0]
 8005836:	430a      	orrs	r2, r1
 8005838:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 800583a:	687b      	ldr	r3, [r7, #4]
 800583c:	699b      	ldr	r3, [r3, #24]
 800583e:	617b      	str	r3, [r7, #20]

  tmpreg |= huart->Init.OneBitSampling;
 8005840:	687b      	ldr	r3, [r7, #4]
 8005842:	6a1b      	ldr	r3, [r3, #32]
 8005844:	697a      	ldr	r2, [r7, #20]
 8005846:	4313      	orrs	r3, r2
 8005848:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 800584a:	687b      	ldr	r3, [r7, #4]
 800584c:	681b      	ldr	r3, [r3, #0]
 800584e:	689b      	ldr	r3, [r3, #8]
 8005850:	f423 6130 	bic.w	r1, r3, #2816	@ 0xb00
 8005854:	687b      	ldr	r3, [r7, #4]
 8005856:	681b      	ldr	r3, [r3, #0]
 8005858:	697a      	ldr	r2, [r7, #20]
 800585a:	430a      	orrs	r2, r1
 800585c:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 800585e:	687b      	ldr	r3, [r7, #4]
 8005860:	681b      	ldr	r3, [r3, #0]
 8005862:	4a94      	ldr	r2, [pc, #592]	@ (8005ab4 <UART_SetConfig+0x2c8>)
 8005864:	4293      	cmp	r3, r2
 8005866:	d120      	bne.n	80058aa <UART_SetConfig+0xbe>
 8005868:	4b93      	ldr	r3, [pc, #588]	@ (8005ab8 <UART_SetConfig+0x2cc>)
 800586a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800586e:	f003 0303 	and.w	r3, r3, #3
 8005872:	2b03      	cmp	r3, #3
 8005874:	d816      	bhi.n	80058a4 <UART_SetConfig+0xb8>
 8005876:	a201      	add	r2, pc, #4	@ (adr r2, 800587c <UART_SetConfig+0x90>)
 8005878:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800587c:	0800588d 	.word	0x0800588d
 8005880:	08005899 	.word	0x08005899
 8005884:	08005893 	.word	0x08005893
 8005888:	0800589f 	.word	0x0800589f
 800588c:	2301      	movs	r3, #1
 800588e:	77fb      	strb	r3, [r7, #31]
 8005890:	e150      	b.n	8005b34 <UART_SetConfig+0x348>
 8005892:	2302      	movs	r3, #2
 8005894:	77fb      	strb	r3, [r7, #31]
 8005896:	e14d      	b.n	8005b34 <UART_SetConfig+0x348>
 8005898:	2304      	movs	r3, #4
 800589a:	77fb      	strb	r3, [r7, #31]
 800589c:	e14a      	b.n	8005b34 <UART_SetConfig+0x348>
 800589e:	2308      	movs	r3, #8
 80058a0:	77fb      	strb	r3, [r7, #31]
 80058a2:	e147      	b.n	8005b34 <UART_SetConfig+0x348>
 80058a4:	2310      	movs	r3, #16
 80058a6:	77fb      	strb	r3, [r7, #31]
 80058a8:	e144      	b.n	8005b34 <UART_SetConfig+0x348>
 80058aa:	687b      	ldr	r3, [r7, #4]
 80058ac:	681b      	ldr	r3, [r3, #0]
 80058ae:	4a83      	ldr	r2, [pc, #524]	@ (8005abc <UART_SetConfig+0x2d0>)
 80058b0:	4293      	cmp	r3, r2
 80058b2:	d132      	bne.n	800591a <UART_SetConfig+0x12e>
 80058b4:	4b80      	ldr	r3, [pc, #512]	@ (8005ab8 <UART_SetConfig+0x2cc>)
 80058b6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80058ba:	f003 030c 	and.w	r3, r3, #12
 80058be:	2b0c      	cmp	r3, #12
 80058c0:	d828      	bhi.n	8005914 <UART_SetConfig+0x128>
 80058c2:	a201      	add	r2, pc, #4	@ (adr r2, 80058c8 <UART_SetConfig+0xdc>)
 80058c4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80058c8:	080058fd 	.word	0x080058fd
 80058cc:	08005915 	.word	0x08005915
 80058d0:	08005915 	.word	0x08005915
 80058d4:	08005915 	.word	0x08005915
 80058d8:	08005909 	.word	0x08005909
 80058dc:	08005915 	.word	0x08005915
 80058e0:	08005915 	.word	0x08005915
 80058e4:	08005915 	.word	0x08005915
 80058e8:	08005903 	.word	0x08005903
 80058ec:	08005915 	.word	0x08005915
 80058f0:	08005915 	.word	0x08005915
 80058f4:	08005915 	.word	0x08005915
 80058f8:	0800590f 	.word	0x0800590f
 80058fc:	2300      	movs	r3, #0
 80058fe:	77fb      	strb	r3, [r7, #31]
 8005900:	e118      	b.n	8005b34 <UART_SetConfig+0x348>
 8005902:	2302      	movs	r3, #2
 8005904:	77fb      	strb	r3, [r7, #31]
 8005906:	e115      	b.n	8005b34 <UART_SetConfig+0x348>
 8005908:	2304      	movs	r3, #4
 800590a:	77fb      	strb	r3, [r7, #31]
 800590c:	e112      	b.n	8005b34 <UART_SetConfig+0x348>
 800590e:	2308      	movs	r3, #8
 8005910:	77fb      	strb	r3, [r7, #31]
 8005912:	e10f      	b.n	8005b34 <UART_SetConfig+0x348>
 8005914:	2310      	movs	r3, #16
 8005916:	77fb      	strb	r3, [r7, #31]
 8005918:	e10c      	b.n	8005b34 <UART_SetConfig+0x348>
 800591a:	687b      	ldr	r3, [r7, #4]
 800591c:	681b      	ldr	r3, [r3, #0]
 800591e:	4a68      	ldr	r2, [pc, #416]	@ (8005ac0 <UART_SetConfig+0x2d4>)
 8005920:	4293      	cmp	r3, r2
 8005922:	d120      	bne.n	8005966 <UART_SetConfig+0x17a>
 8005924:	4b64      	ldr	r3, [pc, #400]	@ (8005ab8 <UART_SetConfig+0x2cc>)
 8005926:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800592a:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 800592e:	2b30      	cmp	r3, #48	@ 0x30
 8005930:	d013      	beq.n	800595a <UART_SetConfig+0x16e>
 8005932:	2b30      	cmp	r3, #48	@ 0x30
 8005934:	d814      	bhi.n	8005960 <UART_SetConfig+0x174>
 8005936:	2b20      	cmp	r3, #32
 8005938:	d009      	beq.n	800594e <UART_SetConfig+0x162>
 800593a:	2b20      	cmp	r3, #32
 800593c:	d810      	bhi.n	8005960 <UART_SetConfig+0x174>
 800593e:	2b00      	cmp	r3, #0
 8005940:	d002      	beq.n	8005948 <UART_SetConfig+0x15c>
 8005942:	2b10      	cmp	r3, #16
 8005944:	d006      	beq.n	8005954 <UART_SetConfig+0x168>
 8005946:	e00b      	b.n	8005960 <UART_SetConfig+0x174>
 8005948:	2300      	movs	r3, #0
 800594a:	77fb      	strb	r3, [r7, #31]
 800594c:	e0f2      	b.n	8005b34 <UART_SetConfig+0x348>
 800594e:	2302      	movs	r3, #2
 8005950:	77fb      	strb	r3, [r7, #31]
 8005952:	e0ef      	b.n	8005b34 <UART_SetConfig+0x348>
 8005954:	2304      	movs	r3, #4
 8005956:	77fb      	strb	r3, [r7, #31]
 8005958:	e0ec      	b.n	8005b34 <UART_SetConfig+0x348>
 800595a:	2308      	movs	r3, #8
 800595c:	77fb      	strb	r3, [r7, #31]
 800595e:	e0e9      	b.n	8005b34 <UART_SetConfig+0x348>
 8005960:	2310      	movs	r3, #16
 8005962:	77fb      	strb	r3, [r7, #31]
 8005964:	e0e6      	b.n	8005b34 <UART_SetConfig+0x348>
 8005966:	687b      	ldr	r3, [r7, #4]
 8005968:	681b      	ldr	r3, [r3, #0]
 800596a:	4a56      	ldr	r2, [pc, #344]	@ (8005ac4 <UART_SetConfig+0x2d8>)
 800596c:	4293      	cmp	r3, r2
 800596e:	d120      	bne.n	80059b2 <UART_SetConfig+0x1c6>
 8005970:	4b51      	ldr	r3, [pc, #324]	@ (8005ab8 <UART_SetConfig+0x2cc>)
 8005972:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005976:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 800597a:	2bc0      	cmp	r3, #192	@ 0xc0
 800597c:	d013      	beq.n	80059a6 <UART_SetConfig+0x1ba>
 800597e:	2bc0      	cmp	r3, #192	@ 0xc0
 8005980:	d814      	bhi.n	80059ac <UART_SetConfig+0x1c0>
 8005982:	2b80      	cmp	r3, #128	@ 0x80
 8005984:	d009      	beq.n	800599a <UART_SetConfig+0x1ae>
 8005986:	2b80      	cmp	r3, #128	@ 0x80
 8005988:	d810      	bhi.n	80059ac <UART_SetConfig+0x1c0>
 800598a:	2b00      	cmp	r3, #0
 800598c:	d002      	beq.n	8005994 <UART_SetConfig+0x1a8>
 800598e:	2b40      	cmp	r3, #64	@ 0x40
 8005990:	d006      	beq.n	80059a0 <UART_SetConfig+0x1b4>
 8005992:	e00b      	b.n	80059ac <UART_SetConfig+0x1c0>
 8005994:	2300      	movs	r3, #0
 8005996:	77fb      	strb	r3, [r7, #31]
 8005998:	e0cc      	b.n	8005b34 <UART_SetConfig+0x348>
 800599a:	2302      	movs	r3, #2
 800599c:	77fb      	strb	r3, [r7, #31]
 800599e:	e0c9      	b.n	8005b34 <UART_SetConfig+0x348>
 80059a0:	2304      	movs	r3, #4
 80059a2:	77fb      	strb	r3, [r7, #31]
 80059a4:	e0c6      	b.n	8005b34 <UART_SetConfig+0x348>
 80059a6:	2308      	movs	r3, #8
 80059a8:	77fb      	strb	r3, [r7, #31]
 80059aa:	e0c3      	b.n	8005b34 <UART_SetConfig+0x348>
 80059ac:	2310      	movs	r3, #16
 80059ae:	77fb      	strb	r3, [r7, #31]
 80059b0:	e0c0      	b.n	8005b34 <UART_SetConfig+0x348>
 80059b2:	687b      	ldr	r3, [r7, #4]
 80059b4:	681b      	ldr	r3, [r3, #0]
 80059b6:	4a44      	ldr	r2, [pc, #272]	@ (8005ac8 <UART_SetConfig+0x2dc>)
 80059b8:	4293      	cmp	r3, r2
 80059ba:	d125      	bne.n	8005a08 <UART_SetConfig+0x21c>
 80059bc:	4b3e      	ldr	r3, [pc, #248]	@ (8005ab8 <UART_SetConfig+0x2cc>)
 80059be:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80059c2:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80059c6:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80059ca:	d017      	beq.n	80059fc <UART_SetConfig+0x210>
 80059cc:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80059d0:	d817      	bhi.n	8005a02 <UART_SetConfig+0x216>
 80059d2:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80059d6:	d00b      	beq.n	80059f0 <UART_SetConfig+0x204>
 80059d8:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80059dc:	d811      	bhi.n	8005a02 <UART_SetConfig+0x216>
 80059de:	2b00      	cmp	r3, #0
 80059e0:	d003      	beq.n	80059ea <UART_SetConfig+0x1fe>
 80059e2:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80059e6:	d006      	beq.n	80059f6 <UART_SetConfig+0x20a>
 80059e8:	e00b      	b.n	8005a02 <UART_SetConfig+0x216>
 80059ea:	2300      	movs	r3, #0
 80059ec:	77fb      	strb	r3, [r7, #31]
 80059ee:	e0a1      	b.n	8005b34 <UART_SetConfig+0x348>
 80059f0:	2302      	movs	r3, #2
 80059f2:	77fb      	strb	r3, [r7, #31]
 80059f4:	e09e      	b.n	8005b34 <UART_SetConfig+0x348>
 80059f6:	2304      	movs	r3, #4
 80059f8:	77fb      	strb	r3, [r7, #31]
 80059fa:	e09b      	b.n	8005b34 <UART_SetConfig+0x348>
 80059fc:	2308      	movs	r3, #8
 80059fe:	77fb      	strb	r3, [r7, #31]
 8005a00:	e098      	b.n	8005b34 <UART_SetConfig+0x348>
 8005a02:	2310      	movs	r3, #16
 8005a04:	77fb      	strb	r3, [r7, #31]
 8005a06:	e095      	b.n	8005b34 <UART_SetConfig+0x348>
 8005a08:	687b      	ldr	r3, [r7, #4]
 8005a0a:	681b      	ldr	r3, [r3, #0]
 8005a0c:	4a2f      	ldr	r2, [pc, #188]	@ (8005acc <UART_SetConfig+0x2e0>)
 8005a0e:	4293      	cmp	r3, r2
 8005a10:	d125      	bne.n	8005a5e <UART_SetConfig+0x272>
 8005a12:	4b29      	ldr	r3, [pc, #164]	@ (8005ab8 <UART_SetConfig+0x2cc>)
 8005a14:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005a18:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 8005a1c:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8005a20:	d017      	beq.n	8005a52 <UART_SetConfig+0x266>
 8005a22:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8005a26:	d817      	bhi.n	8005a58 <UART_SetConfig+0x26c>
 8005a28:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8005a2c:	d00b      	beq.n	8005a46 <UART_SetConfig+0x25a>
 8005a2e:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8005a32:	d811      	bhi.n	8005a58 <UART_SetConfig+0x26c>
 8005a34:	2b00      	cmp	r3, #0
 8005a36:	d003      	beq.n	8005a40 <UART_SetConfig+0x254>
 8005a38:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8005a3c:	d006      	beq.n	8005a4c <UART_SetConfig+0x260>
 8005a3e:	e00b      	b.n	8005a58 <UART_SetConfig+0x26c>
 8005a40:	2301      	movs	r3, #1
 8005a42:	77fb      	strb	r3, [r7, #31]
 8005a44:	e076      	b.n	8005b34 <UART_SetConfig+0x348>
 8005a46:	2302      	movs	r3, #2
 8005a48:	77fb      	strb	r3, [r7, #31]
 8005a4a:	e073      	b.n	8005b34 <UART_SetConfig+0x348>
 8005a4c:	2304      	movs	r3, #4
 8005a4e:	77fb      	strb	r3, [r7, #31]
 8005a50:	e070      	b.n	8005b34 <UART_SetConfig+0x348>
 8005a52:	2308      	movs	r3, #8
 8005a54:	77fb      	strb	r3, [r7, #31]
 8005a56:	e06d      	b.n	8005b34 <UART_SetConfig+0x348>
 8005a58:	2310      	movs	r3, #16
 8005a5a:	77fb      	strb	r3, [r7, #31]
 8005a5c:	e06a      	b.n	8005b34 <UART_SetConfig+0x348>
 8005a5e:	687b      	ldr	r3, [r7, #4]
 8005a60:	681b      	ldr	r3, [r3, #0]
 8005a62:	4a1b      	ldr	r2, [pc, #108]	@ (8005ad0 <UART_SetConfig+0x2e4>)
 8005a64:	4293      	cmp	r3, r2
 8005a66:	d138      	bne.n	8005ada <UART_SetConfig+0x2ee>
 8005a68:	4b13      	ldr	r3, [pc, #76]	@ (8005ab8 <UART_SetConfig+0x2cc>)
 8005a6a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005a6e:	f403 5340 	and.w	r3, r3, #12288	@ 0x3000
 8005a72:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8005a76:	d017      	beq.n	8005aa8 <UART_SetConfig+0x2bc>
 8005a78:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8005a7c:	d82a      	bhi.n	8005ad4 <UART_SetConfig+0x2e8>
 8005a7e:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8005a82:	d00b      	beq.n	8005a9c <UART_SetConfig+0x2b0>
 8005a84:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8005a88:	d824      	bhi.n	8005ad4 <UART_SetConfig+0x2e8>
 8005a8a:	2b00      	cmp	r3, #0
 8005a8c:	d003      	beq.n	8005a96 <UART_SetConfig+0x2aa>
 8005a8e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005a92:	d006      	beq.n	8005aa2 <UART_SetConfig+0x2b6>
 8005a94:	e01e      	b.n	8005ad4 <UART_SetConfig+0x2e8>
 8005a96:	2300      	movs	r3, #0
 8005a98:	77fb      	strb	r3, [r7, #31]
 8005a9a:	e04b      	b.n	8005b34 <UART_SetConfig+0x348>
 8005a9c:	2302      	movs	r3, #2
 8005a9e:	77fb      	strb	r3, [r7, #31]
 8005aa0:	e048      	b.n	8005b34 <UART_SetConfig+0x348>
 8005aa2:	2304      	movs	r3, #4
 8005aa4:	77fb      	strb	r3, [r7, #31]
 8005aa6:	e045      	b.n	8005b34 <UART_SetConfig+0x348>
 8005aa8:	2308      	movs	r3, #8
 8005aaa:	77fb      	strb	r3, [r7, #31]
 8005aac:	e042      	b.n	8005b34 <UART_SetConfig+0x348>
 8005aae:	bf00      	nop
 8005ab0:	efff69f3 	.word	0xefff69f3
 8005ab4:	40011000 	.word	0x40011000
 8005ab8:	40023800 	.word	0x40023800
 8005abc:	40004400 	.word	0x40004400
 8005ac0:	40004800 	.word	0x40004800
 8005ac4:	40004c00 	.word	0x40004c00
 8005ac8:	40005000 	.word	0x40005000
 8005acc:	40011400 	.word	0x40011400
 8005ad0:	40007800 	.word	0x40007800
 8005ad4:	2310      	movs	r3, #16
 8005ad6:	77fb      	strb	r3, [r7, #31]
 8005ad8:	e02c      	b.n	8005b34 <UART_SetConfig+0x348>
 8005ada:	687b      	ldr	r3, [r7, #4]
 8005adc:	681b      	ldr	r3, [r3, #0]
 8005ade:	4a72      	ldr	r2, [pc, #456]	@ (8005ca8 <UART_SetConfig+0x4bc>)
 8005ae0:	4293      	cmp	r3, r2
 8005ae2:	d125      	bne.n	8005b30 <UART_SetConfig+0x344>
 8005ae4:	4b71      	ldr	r3, [pc, #452]	@ (8005cac <UART_SetConfig+0x4c0>)
 8005ae6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005aea:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8005aee:	f5b3 4f40 	cmp.w	r3, #49152	@ 0xc000
 8005af2:	d017      	beq.n	8005b24 <UART_SetConfig+0x338>
 8005af4:	f5b3 4f40 	cmp.w	r3, #49152	@ 0xc000
 8005af8:	d817      	bhi.n	8005b2a <UART_SetConfig+0x33e>
 8005afa:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8005afe:	d00b      	beq.n	8005b18 <UART_SetConfig+0x32c>
 8005b00:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8005b04:	d811      	bhi.n	8005b2a <UART_SetConfig+0x33e>
 8005b06:	2b00      	cmp	r3, #0
 8005b08:	d003      	beq.n	8005b12 <UART_SetConfig+0x326>
 8005b0a:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8005b0e:	d006      	beq.n	8005b1e <UART_SetConfig+0x332>
 8005b10:	e00b      	b.n	8005b2a <UART_SetConfig+0x33e>
 8005b12:	2300      	movs	r3, #0
 8005b14:	77fb      	strb	r3, [r7, #31]
 8005b16:	e00d      	b.n	8005b34 <UART_SetConfig+0x348>
 8005b18:	2302      	movs	r3, #2
 8005b1a:	77fb      	strb	r3, [r7, #31]
 8005b1c:	e00a      	b.n	8005b34 <UART_SetConfig+0x348>
 8005b1e:	2304      	movs	r3, #4
 8005b20:	77fb      	strb	r3, [r7, #31]
 8005b22:	e007      	b.n	8005b34 <UART_SetConfig+0x348>
 8005b24:	2308      	movs	r3, #8
 8005b26:	77fb      	strb	r3, [r7, #31]
 8005b28:	e004      	b.n	8005b34 <UART_SetConfig+0x348>
 8005b2a:	2310      	movs	r3, #16
 8005b2c:	77fb      	strb	r3, [r7, #31]
 8005b2e:	e001      	b.n	8005b34 <UART_SetConfig+0x348>
 8005b30:	2310      	movs	r3, #16
 8005b32:	77fb      	strb	r3, [r7, #31]

  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8005b34:	687b      	ldr	r3, [r7, #4]
 8005b36:	69db      	ldr	r3, [r3, #28]
 8005b38:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8005b3c:	d15b      	bne.n	8005bf6 <UART_SetConfig+0x40a>
  {
    switch (clocksource)
 8005b3e:	7ffb      	ldrb	r3, [r7, #31]
 8005b40:	2b08      	cmp	r3, #8
 8005b42:	d828      	bhi.n	8005b96 <UART_SetConfig+0x3aa>
 8005b44:	a201      	add	r2, pc, #4	@ (adr r2, 8005b4c <UART_SetConfig+0x360>)
 8005b46:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005b4a:	bf00      	nop
 8005b4c:	08005b71 	.word	0x08005b71
 8005b50:	08005b79 	.word	0x08005b79
 8005b54:	08005b81 	.word	0x08005b81
 8005b58:	08005b97 	.word	0x08005b97
 8005b5c:	08005b87 	.word	0x08005b87
 8005b60:	08005b97 	.word	0x08005b97
 8005b64:	08005b97 	.word	0x08005b97
 8005b68:	08005b97 	.word	0x08005b97
 8005b6c:	08005b8f 	.word	0x08005b8f
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8005b70:	f7fe fc00 	bl	8004374 <HAL_RCC_GetPCLK1Freq>
 8005b74:	61b8      	str	r0, [r7, #24]
        break;
 8005b76:	e013      	b.n	8005ba0 <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8005b78:	f7fe fc10 	bl	800439c <HAL_RCC_GetPCLK2Freq>
 8005b7c:	61b8      	str	r0, [r7, #24]
        break;
 8005b7e:	e00f      	b.n	8005ba0 <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8005b80:	4b4b      	ldr	r3, [pc, #300]	@ (8005cb0 <UART_SetConfig+0x4c4>)
 8005b82:	61bb      	str	r3, [r7, #24]
        break;
 8005b84:	e00c      	b.n	8005ba0 <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8005b86:	f7fe fae3 	bl	8004150 <HAL_RCC_GetSysClockFreq>
 8005b8a:	61b8      	str	r0, [r7, #24]
        break;
 8005b8c:	e008      	b.n	8005ba0 <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8005b8e:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8005b92:	61bb      	str	r3, [r7, #24]
        break;
 8005b94:	e004      	b.n	8005ba0 <UART_SetConfig+0x3b4>
      default:
        pclk = 0U;
 8005b96:	2300      	movs	r3, #0
 8005b98:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 8005b9a:	2301      	movs	r3, #1
 8005b9c:	77bb      	strb	r3, [r7, #30]
        break;
 8005b9e:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8005ba0:	69bb      	ldr	r3, [r7, #24]
 8005ba2:	2b00      	cmp	r3, #0
 8005ba4:	d074      	beq.n	8005c90 <UART_SetConfig+0x4a4>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8005ba6:	69bb      	ldr	r3, [r7, #24]
 8005ba8:	005a      	lsls	r2, r3, #1
 8005baa:	687b      	ldr	r3, [r7, #4]
 8005bac:	685b      	ldr	r3, [r3, #4]
 8005bae:	085b      	lsrs	r3, r3, #1
 8005bb0:	441a      	add	r2, r3
 8005bb2:	687b      	ldr	r3, [r7, #4]
 8005bb4:	685b      	ldr	r3, [r3, #4]
 8005bb6:	fbb2 f3f3 	udiv	r3, r2, r3
 8005bba:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8005bbc:	693b      	ldr	r3, [r7, #16]
 8005bbe:	2b0f      	cmp	r3, #15
 8005bc0:	d916      	bls.n	8005bf0 <UART_SetConfig+0x404>
 8005bc2:	693b      	ldr	r3, [r7, #16]
 8005bc4:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8005bc8:	d212      	bcs.n	8005bf0 <UART_SetConfig+0x404>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8005bca:	693b      	ldr	r3, [r7, #16]
 8005bcc:	b29b      	uxth	r3, r3
 8005bce:	f023 030f 	bic.w	r3, r3, #15
 8005bd2:	81fb      	strh	r3, [r7, #14]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8005bd4:	693b      	ldr	r3, [r7, #16]
 8005bd6:	085b      	lsrs	r3, r3, #1
 8005bd8:	b29b      	uxth	r3, r3
 8005bda:	f003 0307 	and.w	r3, r3, #7
 8005bde:	b29a      	uxth	r2, r3
 8005be0:	89fb      	ldrh	r3, [r7, #14]
 8005be2:	4313      	orrs	r3, r2
 8005be4:	81fb      	strh	r3, [r7, #14]
        huart->Instance->BRR = brrtemp;
 8005be6:	687b      	ldr	r3, [r7, #4]
 8005be8:	681b      	ldr	r3, [r3, #0]
 8005bea:	89fa      	ldrh	r2, [r7, #14]
 8005bec:	60da      	str	r2, [r3, #12]
 8005bee:	e04f      	b.n	8005c90 <UART_SetConfig+0x4a4>
      }
      else
      {
        ret = HAL_ERROR;
 8005bf0:	2301      	movs	r3, #1
 8005bf2:	77bb      	strb	r3, [r7, #30]
 8005bf4:	e04c      	b.n	8005c90 <UART_SetConfig+0x4a4>
      }
    }
  }
  else
  {
    switch (clocksource)
 8005bf6:	7ffb      	ldrb	r3, [r7, #31]
 8005bf8:	2b08      	cmp	r3, #8
 8005bfa:	d828      	bhi.n	8005c4e <UART_SetConfig+0x462>
 8005bfc:	a201      	add	r2, pc, #4	@ (adr r2, 8005c04 <UART_SetConfig+0x418>)
 8005bfe:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005c02:	bf00      	nop
 8005c04:	08005c29 	.word	0x08005c29
 8005c08:	08005c31 	.word	0x08005c31
 8005c0c:	08005c39 	.word	0x08005c39
 8005c10:	08005c4f 	.word	0x08005c4f
 8005c14:	08005c3f 	.word	0x08005c3f
 8005c18:	08005c4f 	.word	0x08005c4f
 8005c1c:	08005c4f 	.word	0x08005c4f
 8005c20:	08005c4f 	.word	0x08005c4f
 8005c24:	08005c47 	.word	0x08005c47
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8005c28:	f7fe fba4 	bl	8004374 <HAL_RCC_GetPCLK1Freq>
 8005c2c:	61b8      	str	r0, [r7, #24]
        break;
 8005c2e:	e013      	b.n	8005c58 <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8005c30:	f7fe fbb4 	bl	800439c <HAL_RCC_GetPCLK2Freq>
 8005c34:	61b8      	str	r0, [r7, #24]
        break;
 8005c36:	e00f      	b.n	8005c58 <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8005c38:	4b1d      	ldr	r3, [pc, #116]	@ (8005cb0 <UART_SetConfig+0x4c4>)
 8005c3a:	61bb      	str	r3, [r7, #24]
        break;
 8005c3c:	e00c      	b.n	8005c58 <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8005c3e:	f7fe fa87 	bl	8004150 <HAL_RCC_GetSysClockFreq>
 8005c42:	61b8      	str	r0, [r7, #24]
        break;
 8005c44:	e008      	b.n	8005c58 <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8005c46:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8005c4a:	61bb      	str	r3, [r7, #24]
        break;
 8005c4c:	e004      	b.n	8005c58 <UART_SetConfig+0x46c>
      default:
        pclk = 0U;
 8005c4e:	2300      	movs	r3, #0
 8005c50:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 8005c52:	2301      	movs	r3, #1
 8005c54:	77bb      	strb	r3, [r7, #30]
        break;
 8005c56:	bf00      	nop
    }

    if (pclk != 0U)
 8005c58:	69bb      	ldr	r3, [r7, #24]
 8005c5a:	2b00      	cmp	r3, #0
 8005c5c:	d018      	beq.n	8005c90 <UART_SetConfig+0x4a4>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8005c5e:	687b      	ldr	r3, [r7, #4]
 8005c60:	685b      	ldr	r3, [r3, #4]
 8005c62:	085a      	lsrs	r2, r3, #1
 8005c64:	69bb      	ldr	r3, [r7, #24]
 8005c66:	441a      	add	r2, r3
 8005c68:	687b      	ldr	r3, [r7, #4]
 8005c6a:	685b      	ldr	r3, [r3, #4]
 8005c6c:	fbb2 f3f3 	udiv	r3, r2, r3
 8005c70:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8005c72:	693b      	ldr	r3, [r7, #16]
 8005c74:	2b0f      	cmp	r3, #15
 8005c76:	d909      	bls.n	8005c8c <UART_SetConfig+0x4a0>
 8005c78:	693b      	ldr	r3, [r7, #16]
 8005c7a:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8005c7e:	d205      	bcs.n	8005c8c <UART_SetConfig+0x4a0>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8005c80:	693b      	ldr	r3, [r7, #16]
 8005c82:	b29a      	uxth	r2, r3
 8005c84:	687b      	ldr	r3, [r7, #4]
 8005c86:	681b      	ldr	r3, [r3, #0]
 8005c88:	60da      	str	r2, [r3, #12]
 8005c8a:	e001      	b.n	8005c90 <UART_SetConfig+0x4a4>
      }
      else
      {
        ret = HAL_ERROR;
 8005c8c:	2301      	movs	r3, #1
 8005c8e:	77bb      	strb	r3, [r7, #30]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8005c90:	687b      	ldr	r3, [r7, #4]
 8005c92:	2200      	movs	r2, #0
 8005c94:	669a      	str	r2, [r3, #104]	@ 0x68
  huart->TxISR = NULL;
 8005c96:	687b      	ldr	r3, [r7, #4]
 8005c98:	2200      	movs	r2, #0
 8005c9a:	66da      	str	r2, [r3, #108]	@ 0x6c

  return ret;
 8005c9c:	7fbb      	ldrb	r3, [r7, #30]
}
 8005c9e:	4618      	mov	r0, r3
 8005ca0:	3720      	adds	r7, #32
 8005ca2:	46bd      	mov	sp, r7
 8005ca4:	bd80      	pop	{r7, pc}
 8005ca6:	bf00      	nop
 8005ca8:	40007c00 	.word	0x40007c00
 8005cac:	40023800 	.word	0x40023800
 8005cb0:	00f42400 	.word	0x00f42400

08005cb4 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8005cb4:	b480      	push	{r7}
 8005cb6:	b083      	sub	sp, #12
 8005cb8:	af00      	add	r7, sp, #0
 8005cba:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8005cbc:	687b      	ldr	r3, [r7, #4]
 8005cbe:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005cc0:	f003 0308 	and.w	r3, r3, #8
 8005cc4:	2b00      	cmp	r3, #0
 8005cc6:	d00a      	beq.n	8005cde <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8005cc8:	687b      	ldr	r3, [r7, #4]
 8005cca:	681b      	ldr	r3, [r3, #0]
 8005ccc:	685b      	ldr	r3, [r3, #4]
 8005cce:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 8005cd2:	687b      	ldr	r3, [r7, #4]
 8005cd4:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8005cd6:	687b      	ldr	r3, [r7, #4]
 8005cd8:	681b      	ldr	r3, [r3, #0]
 8005cda:	430a      	orrs	r2, r1
 8005cdc:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8005cde:	687b      	ldr	r3, [r7, #4]
 8005ce0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005ce2:	f003 0301 	and.w	r3, r3, #1
 8005ce6:	2b00      	cmp	r3, #0
 8005ce8:	d00a      	beq.n	8005d00 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8005cea:	687b      	ldr	r3, [r7, #4]
 8005cec:	681b      	ldr	r3, [r3, #0]
 8005cee:	685b      	ldr	r3, [r3, #4]
 8005cf0:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 8005cf4:	687b      	ldr	r3, [r7, #4]
 8005cf6:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8005cf8:	687b      	ldr	r3, [r7, #4]
 8005cfa:	681b      	ldr	r3, [r3, #0]
 8005cfc:	430a      	orrs	r2, r1
 8005cfe:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8005d00:	687b      	ldr	r3, [r7, #4]
 8005d02:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005d04:	f003 0302 	and.w	r3, r3, #2
 8005d08:	2b00      	cmp	r3, #0
 8005d0a:	d00a      	beq.n	8005d22 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8005d0c:	687b      	ldr	r3, [r7, #4]
 8005d0e:	681b      	ldr	r3, [r3, #0]
 8005d10:	685b      	ldr	r3, [r3, #4]
 8005d12:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 8005d16:	687b      	ldr	r3, [r7, #4]
 8005d18:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005d1a:	687b      	ldr	r3, [r7, #4]
 8005d1c:	681b      	ldr	r3, [r3, #0]
 8005d1e:	430a      	orrs	r2, r1
 8005d20:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8005d22:	687b      	ldr	r3, [r7, #4]
 8005d24:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005d26:	f003 0304 	and.w	r3, r3, #4
 8005d2a:	2b00      	cmp	r3, #0
 8005d2c:	d00a      	beq.n	8005d44 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8005d2e:	687b      	ldr	r3, [r7, #4]
 8005d30:	681b      	ldr	r3, [r3, #0]
 8005d32:	685b      	ldr	r3, [r3, #4]
 8005d34:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 8005d38:	687b      	ldr	r3, [r7, #4]
 8005d3a:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8005d3c:	687b      	ldr	r3, [r7, #4]
 8005d3e:	681b      	ldr	r3, [r3, #0]
 8005d40:	430a      	orrs	r2, r1
 8005d42:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8005d44:	687b      	ldr	r3, [r7, #4]
 8005d46:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005d48:	f003 0310 	and.w	r3, r3, #16
 8005d4c:	2b00      	cmp	r3, #0
 8005d4e:	d00a      	beq.n	8005d66 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8005d50:	687b      	ldr	r3, [r7, #4]
 8005d52:	681b      	ldr	r3, [r3, #0]
 8005d54:	689b      	ldr	r3, [r3, #8]
 8005d56:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 8005d5a:	687b      	ldr	r3, [r7, #4]
 8005d5c:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8005d5e:	687b      	ldr	r3, [r7, #4]
 8005d60:	681b      	ldr	r3, [r3, #0]
 8005d62:	430a      	orrs	r2, r1
 8005d64:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8005d66:	687b      	ldr	r3, [r7, #4]
 8005d68:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005d6a:	f003 0320 	and.w	r3, r3, #32
 8005d6e:	2b00      	cmp	r3, #0
 8005d70:	d00a      	beq.n	8005d88 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8005d72:	687b      	ldr	r3, [r7, #4]
 8005d74:	681b      	ldr	r3, [r3, #0]
 8005d76:	689b      	ldr	r3, [r3, #8]
 8005d78:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 8005d7c:	687b      	ldr	r3, [r7, #4]
 8005d7e:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8005d80:	687b      	ldr	r3, [r7, #4]
 8005d82:	681b      	ldr	r3, [r3, #0]
 8005d84:	430a      	orrs	r2, r1
 8005d86:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8005d88:	687b      	ldr	r3, [r7, #4]
 8005d8a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005d8c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005d90:	2b00      	cmp	r3, #0
 8005d92:	d01a      	beq.n	8005dca <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8005d94:	687b      	ldr	r3, [r7, #4]
 8005d96:	681b      	ldr	r3, [r3, #0]
 8005d98:	685b      	ldr	r3, [r3, #4]
 8005d9a:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 8005d9e:	687b      	ldr	r3, [r7, #4]
 8005da0:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8005da2:	687b      	ldr	r3, [r7, #4]
 8005da4:	681b      	ldr	r3, [r3, #0]
 8005da6:	430a      	orrs	r2, r1
 8005da8:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8005daa:	687b      	ldr	r3, [r7, #4]
 8005dac:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005dae:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8005db2:	d10a      	bne.n	8005dca <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8005db4:	687b      	ldr	r3, [r7, #4]
 8005db6:	681b      	ldr	r3, [r3, #0]
 8005db8:	685b      	ldr	r3, [r3, #4]
 8005dba:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 8005dbe:	687b      	ldr	r3, [r7, #4]
 8005dc0:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8005dc2:	687b      	ldr	r3, [r7, #4]
 8005dc4:	681b      	ldr	r3, [r3, #0]
 8005dc6:	430a      	orrs	r2, r1
 8005dc8:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8005dca:	687b      	ldr	r3, [r7, #4]
 8005dcc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005dce:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005dd2:	2b00      	cmp	r3, #0
 8005dd4:	d00a      	beq.n	8005dec <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8005dd6:	687b      	ldr	r3, [r7, #4]
 8005dd8:	681b      	ldr	r3, [r3, #0]
 8005dda:	685b      	ldr	r3, [r3, #4]
 8005ddc:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 8005de0:	687b      	ldr	r3, [r7, #4]
 8005de2:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8005de4:	687b      	ldr	r3, [r7, #4]
 8005de6:	681b      	ldr	r3, [r3, #0]
 8005de8:	430a      	orrs	r2, r1
 8005dea:	605a      	str	r2, [r3, #4]
  }
}
 8005dec:	bf00      	nop
 8005dee:	370c      	adds	r7, #12
 8005df0:	46bd      	mov	sp, r7
 8005df2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005df6:	4770      	bx	lr

08005df8 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8005df8:	b580      	push	{r7, lr}
 8005dfa:	b08c      	sub	sp, #48	@ 0x30
 8005dfc:	af02      	add	r7, sp, #8
 8005dfe:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005e00:	687b      	ldr	r3, [r7, #4]
 8005e02:	2200      	movs	r2, #0
 8005e04:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8005e08:	f7fd f980 	bl	800310c <HAL_GetTick>
 8005e0c:	6278      	str	r0, [r7, #36]	@ 0x24

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8005e0e:	687b      	ldr	r3, [r7, #4]
 8005e10:	681b      	ldr	r3, [r3, #0]
 8005e12:	681b      	ldr	r3, [r3, #0]
 8005e14:	f003 0308 	and.w	r3, r3, #8
 8005e18:	2b08      	cmp	r3, #8
 8005e1a:	d12e      	bne.n	8005e7a <UART_CheckIdleState+0x82>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8005e1c:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8005e20:	9300      	str	r3, [sp, #0]
 8005e22:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005e24:	2200      	movs	r2, #0
 8005e26:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 8005e2a:	6878      	ldr	r0, [r7, #4]
 8005e2c:	f000 f83b 	bl	8005ea6 <UART_WaitOnFlagUntilTimeout>
 8005e30:	4603      	mov	r3, r0
 8005e32:	2b00      	cmp	r3, #0
 8005e34:	d021      	beq.n	8005e7a <UART_CheckIdleState+0x82>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
 8005e36:	687b      	ldr	r3, [r7, #4]
 8005e38:	681b      	ldr	r3, [r3, #0]
 8005e3a:	613b      	str	r3, [r7, #16]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005e3c:	693b      	ldr	r3, [r7, #16]
 8005e3e:	e853 3f00 	ldrex	r3, [r3]
 8005e42:	60fb      	str	r3, [r7, #12]
   return(result);
 8005e44:	68fb      	ldr	r3, [r7, #12]
 8005e46:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8005e4a:	623b      	str	r3, [r7, #32]
 8005e4c:	687b      	ldr	r3, [r7, #4]
 8005e4e:	681b      	ldr	r3, [r3, #0]
 8005e50:	461a      	mov	r2, r3
 8005e52:	6a3b      	ldr	r3, [r7, #32]
 8005e54:	61fb      	str	r3, [r7, #28]
 8005e56:	61ba      	str	r2, [r7, #24]
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005e58:	69b9      	ldr	r1, [r7, #24]
 8005e5a:	69fa      	ldr	r2, [r7, #28]
 8005e5c:	e841 2300 	strex	r3, r2, [r1]
 8005e60:	617b      	str	r3, [r7, #20]
   return(result);
 8005e62:	697b      	ldr	r3, [r7, #20]
 8005e64:	2b00      	cmp	r3, #0
 8005e66:	d1e6      	bne.n	8005e36 <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 8005e68:	687b      	ldr	r3, [r7, #4]
 8005e6a:	2220      	movs	r2, #32
 8005e6c:	67da      	str	r2, [r3, #124]	@ 0x7c

      __HAL_UNLOCK(huart);
 8005e6e:	687b      	ldr	r3, [r7, #4]
 8005e70:	2200      	movs	r2, #0
 8005e72:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8005e76:	2303      	movs	r3, #3
 8005e78:	e011      	b.n	8005e9e <UART_CheckIdleState+0xa6>
    }
  }
#endif /* USART_ISR_REACK */

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8005e7a:	687b      	ldr	r3, [r7, #4]
 8005e7c:	2220      	movs	r2, #32
 8005e7e:	67da      	str	r2, [r3, #124]	@ 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 8005e80:	687b      	ldr	r3, [r7, #4]
 8005e82:	2220      	movs	r2, #32
 8005e84:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005e88:	687b      	ldr	r3, [r7, #4]
 8005e8a:	2200      	movs	r2, #0
 8005e8c:	661a      	str	r2, [r3, #96]	@ 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8005e8e:	687b      	ldr	r3, [r7, #4]
 8005e90:	2200      	movs	r2, #0
 8005e92:	665a      	str	r2, [r3, #100]	@ 0x64

  __HAL_UNLOCK(huart);
 8005e94:	687b      	ldr	r3, [r7, #4]
 8005e96:	2200      	movs	r2, #0
 8005e98:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

  return HAL_OK;
 8005e9c:	2300      	movs	r3, #0
}
 8005e9e:	4618      	mov	r0, r3
 8005ea0:	3728      	adds	r7, #40	@ 0x28
 8005ea2:	46bd      	mov	sp, r7
 8005ea4:	bd80      	pop	{r7, pc}

08005ea6 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8005ea6:	b580      	push	{r7, lr}
 8005ea8:	b084      	sub	sp, #16
 8005eaa:	af00      	add	r7, sp, #0
 8005eac:	60f8      	str	r0, [r7, #12]
 8005eae:	60b9      	str	r1, [r7, #8]
 8005eb0:	603b      	str	r3, [r7, #0]
 8005eb2:	4613      	mov	r3, r2
 8005eb4:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8005eb6:	e04f      	b.n	8005f58 <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005eb8:	69bb      	ldr	r3, [r7, #24]
 8005eba:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005ebe:	d04b      	beq.n	8005f58 <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005ec0:	f7fd f924 	bl	800310c <HAL_GetTick>
 8005ec4:	4602      	mov	r2, r0
 8005ec6:	683b      	ldr	r3, [r7, #0]
 8005ec8:	1ad3      	subs	r3, r2, r3
 8005eca:	69ba      	ldr	r2, [r7, #24]
 8005ecc:	429a      	cmp	r2, r3
 8005ece:	d302      	bcc.n	8005ed6 <UART_WaitOnFlagUntilTimeout+0x30>
 8005ed0:	69bb      	ldr	r3, [r7, #24]
 8005ed2:	2b00      	cmp	r3, #0
 8005ed4:	d101      	bne.n	8005eda <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8005ed6:	2303      	movs	r3, #3
 8005ed8:	e04e      	b.n	8005f78 <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8005eda:	68fb      	ldr	r3, [r7, #12]
 8005edc:	681b      	ldr	r3, [r3, #0]
 8005ede:	681b      	ldr	r3, [r3, #0]
 8005ee0:	f003 0304 	and.w	r3, r3, #4
 8005ee4:	2b00      	cmp	r3, #0
 8005ee6:	d037      	beq.n	8005f58 <UART_WaitOnFlagUntilTimeout+0xb2>
 8005ee8:	68bb      	ldr	r3, [r7, #8]
 8005eea:	2b80      	cmp	r3, #128	@ 0x80
 8005eec:	d034      	beq.n	8005f58 <UART_WaitOnFlagUntilTimeout+0xb2>
 8005eee:	68bb      	ldr	r3, [r7, #8]
 8005ef0:	2b40      	cmp	r3, #64	@ 0x40
 8005ef2:	d031      	beq.n	8005f58 <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8005ef4:	68fb      	ldr	r3, [r7, #12]
 8005ef6:	681b      	ldr	r3, [r3, #0]
 8005ef8:	69db      	ldr	r3, [r3, #28]
 8005efa:	f003 0308 	and.w	r3, r3, #8
 8005efe:	2b08      	cmp	r3, #8
 8005f00:	d110      	bne.n	8005f24 <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8005f02:	68fb      	ldr	r3, [r7, #12]
 8005f04:	681b      	ldr	r3, [r3, #0]
 8005f06:	2208      	movs	r2, #8
 8005f08:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8005f0a:	68f8      	ldr	r0, [r7, #12]
 8005f0c:	f000 f838 	bl	8005f80 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8005f10:	68fb      	ldr	r3, [r7, #12]
 8005f12:	2208      	movs	r2, #8
 8005f14:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8005f18:	68fb      	ldr	r3, [r7, #12]
 8005f1a:	2200      	movs	r2, #0
 8005f1c:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_ERROR;
 8005f20:	2301      	movs	r3, #1
 8005f22:	e029      	b.n	8005f78 <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8005f24:	68fb      	ldr	r3, [r7, #12]
 8005f26:	681b      	ldr	r3, [r3, #0]
 8005f28:	69db      	ldr	r3, [r3, #28]
 8005f2a:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8005f2e:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8005f32:	d111      	bne.n	8005f58 <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8005f34:	68fb      	ldr	r3, [r7, #12]
 8005f36:	681b      	ldr	r3, [r3, #0]
 8005f38:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8005f3c:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8005f3e:	68f8      	ldr	r0, [r7, #12]
 8005f40:	f000 f81e 	bl	8005f80 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8005f44:	68fb      	ldr	r3, [r7, #12]
 8005f46:	2220      	movs	r2, #32
 8005f48:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8005f4c:	68fb      	ldr	r3, [r7, #12]
 8005f4e:	2200      	movs	r2, #0
 8005f50:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_TIMEOUT;
 8005f54:	2303      	movs	r3, #3
 8005f56:	e00f      	b.n	8005f78 <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8005f58:	68fb      	ldr	r3, [r7, #12]
 8005f5a:	681b      	ldr	r3, [r3, #0]
 8005f5c:	69da      	ldr	r2, [r3, #28]
 8005f5e:	68bb      	ldr	r3, [r7, #8]
 8005f60:	4013      	ands	r3, r2
 8005f62:	68ba      	ldr	r2, [r7, #8]
 8005f64:	429a      	cmp	r2, r3
 8005f66:	bf0c      	ite	eq
 8005f68:	2301      	moveq	r3, #1
 8005f6a:	2300      	movne	r3, #0
 8005f6c:	b2db      	uxtb	r3, r3
 8005f6e:	461a      	mov	r2, r3
 8005f70:	79fb      	ldrb	r3, [r7, #7]
 8005f72:	429a      	cmp	r2, r3
 8005f74:	d0a0      	beq.n	8005eb8 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8005f76:	2300      	movs	r3, #0
}
 8005f78:	4618      	mov	r0, r3
 8005f7a:	3710      	adds	r7, #16
 8005f7c:	46bd      	mov	sp, r7
 8005f7e:	bd80      	pop	{r7, pc}

08005f80 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8005f80:	b480      	push	{r7}
 8005f82:	b095      	sub	sp, #84	@ 0x54
 8005f84:	af00      	add	r7, sp, #0
 8005f86:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8005f88:	687b      	ldr	r3, [r7, #4]
 8005f8a:	681b      	ldr	r3, [r3, #0]
 8005f8c:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005f8e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005f90:	e853 3f00 	ldrex	r3, [r3]
 8005f94:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8005f96:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005f98:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8005f9c:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8005f9e:	687b      	ldr	r3, [r7, #4]
 8005fa0:	681b      	ldr	r3, [r3, #0]
 8005fa2:	461a      	mov	r2, r3
 8005fa4:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8005fa6:	643b      	str	r3, [r7, #64]	@ 0x40
 8005fa8:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005faa:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8005fac:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8005fae:	e841 2300 	strex	r3, r2, [r1]
 8005fb2:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8005fb4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005fb6:	2b00      	cmp	r3, #0
 8005fb8:	d1e6      	bne.n	8005f88 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005fba:	687b      	ldr	r3, [r7, #4]
 8005fbc:	681b      	ldr	r3, [r3, #0]
 8005fbe:	3308      	adds	r3, #8
 8005fc0:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005fc2:	6a3b      	ldr	r3, [r7, #32]
 8005fc4:	e853 3f00 	ldrex	r3, [r3]
 8005fc8:	61fb      	str	r3, [r7, #28]
   return(result);
 8005fca:	69fb      	ldr	r3, [r7, #28]
 8005fcc:	f023 0301 	bic.w	r3, r3, #1
 8005fd0:	64bb      	str	r3, [r7, #72]	@ 0x48
 8005fd2:	687b      	ldr	r3, [r7, #4]
 8005fd4:	681b      	ldr	r3, [r3, #0]
 8005fd6:	3308      	adds	r3, #8
 8005fd8:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8005fda:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8005fdc:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005fde:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8005fe0:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8005fe2:	e841 2300 	strex	r3, r2, [r1]
 8005fe6:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8005fe8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005fea:	2b00      	cmp	r3, #0
 8005fec:	d1e5      	bne.n	8005fba <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005fee:	687b      	ldr	r3, [r7, #4]
 8005ff0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005ff2:	2b01      	cmp	r3, #1
 8005ff4:	d118      	bne.n	8006028 <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005ff6:	687b      	ldr	r3, [r7, #4]
 8005ff8:	681b      	ldr	r3, [r3, #0]
 8005ffa:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005ffc:	68fb      	ldr	r3, [r7, #12]
 8005ffe:	e853 3f00 	ldrex	r3, [r3]
 8006002:	60bb      	str	r3, [r7, #8]
   return(result);
 8006004:	68bb      	ldr	r3, [r7, #8]
 8006006:	f023 0310 	bic.w	r3, r3, #16
 800600a:	647b      	str	r3, [r7, #68]	@ 0x44
 800600c:	687b      	ldr	r3, [r7, #4]
 800600e:	681b      	ldr	r3, [r3, #0]
 8006010:	461a      	mov	r2, r3
 8006012:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8006014:	61bb      	str	r3, [r7, #24]
 8006016:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006018:	6979      	ldr	r1, [r7, #20]
 800601a:	69ba      	ldr	r2, [r7, #24]
 800601c:	e841 2300 	strex	r3, r2, [r1]
 8006020:	613b      	str	r3, [r7, #16]
   return(result);
 8006022:	693b      	ldr	r3, [r7, #16]
 8006024:	2b00      	cmp	r3, #0
 8006026:	d1e6      	bne.n	8005ff6 <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8006028:	687b      	ldr	r3, [r7, #4]
 800602a:	2220      	movs	r2, #32
 800602c:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006030:	687b      	ldr	r3, [r7, #4]
 8006032:	2200      	movs	r2, #0
 8006034:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8006036:	687b      	ldr	r3, [r7, #4]
 8006038:	2200      	movs	r2, #0
 800603a:	669a      	str	r2, [r3, #104]	@ 0x68
}
 800603c:	bf00      	nop
 800603e:	3754      	adds	r7, #84	@ 0x54
 8006040:	46bd      	mov	sp, r7
 8006042:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006046:	4770      	bx	lr

08006048 <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8006048:	b084      	sub	sp, #16
 800604a:	b580      	push	{r7, lr}
 800604c:	b084      	sub	sp, #16
 800604e:	af00      	add	r7, sp, #0
 8006050:	6078      	str	r0, [r7, #4]
 8006052:	f107 001c 	add.w	r0, r7, #28
 8006056:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 800605a:	f897 3021 	ldrb.w	r3, [r7, #33]	@ 0x21
 800605e:	2b01      	cmp	r3, #1
 8006060:	d121      	bne.n	80060a6 <USB_CoreInit+0x5e>
  {
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 8006062:	687b      	ldr	r3, [r7, #4]
 8006064:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006066:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 800606a:	687b      	ldr	r3, [r7, #4]
 800606c:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Init The ULPI Interface */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 800606e:	687b      	ldr	r3, [r7, #4]
 8006070:	68da      	ldr	r2, [r3, #12]
 8006072:	4b21      	ldr	r3, [pc, #132]	@ (80060f8 <USB_CoreInit+0xb0>)
 8006074:	4013      	ands	r3, r2
 8006076:	687a      	ldr	r2, [r7, #4]
 8006078:	60d3      	str	r3, [r2, #12]
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPI_UTMI_SEL;
#endif /* defined(STM32F722xx) || defined(STM32F723xx) || defined(STM32F730xx) ||
          defined(STM32F732xx) || defined(STM32F733xx) */

    /* Select vbus source */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
 800607a:	687b      	ldr	r3, [r7, #4]
 800607c:	68db      	ldr	r3, [r3, #12]
 800607e:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8006082:	687b      	ldr	r3, [r7, #4]
 8006084:	60da      	str	r2, [r3, #12]
    if (cfg.use_external_vbus == 1U)
 8006086:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 800608a:	2b01      	cmp	r3, #1
 800608c:	d105      	bne.n	800609a <USB_CoreInit+0x52>
    {
      USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPIEVBUSD;
 800608e:	687b      	ldr	r3, [r7, #4]
 8006090:	68db      	ldr	r3, [r3, #12]
 8006092:	f443 1280 	orr.w	r2, r3, #1048576	@ 0x100000
 8006096:	687b      	ldr	r3, [r7, #4]
 8006098:	60da      	str	r2, [r3, #12]
    }

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 800609a:	6878      	ldr	r0, [r7, #4]
 800609c:	f000 fa92 	bl	80065c4 <USB_CoreReset>
 80060a0:	4603      	mov	r3, r0
 80060a2:	73fb      	strb	r3, [r7, #15]
 80060a4:	e010      	b.n	80060c8 <USB_CoreInit+0x80>
#endif /* defined(STM32F722xx) || defined(STM32F723xx) || defined(STM32F730xx) ||
          defined(STM32F732xx) || defined(STM32F733xx) */
  else /* FS interface (embedded Phy) */
  {
    /* Select FS Embedded PHY */
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 80060a6:	687b      	ldr	r3, [r7, #4]
 80060a8:	68db      	ldr	r3, [r3, #12]
 80060aa:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 80060ae:	687b      	ldr	r3, [r7, #4]
 80060b0:	60da      	str	r2, [r3, #12]

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 80060b2:	6878      	ldr	r0, [r7, #4]
 80060b4:	f000 fa86 	bl	80065c4 <USB_CoreReset>
 80060b8:	4603      	mov	r3, r0
 80060ba:	73fb      	strb	r3, [r7, #15]

    /* Activate the USB Transceiver */
    USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 80060bc:	687b      	ldr	r3, [r7, #4]
 80060be:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80060c0:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 80060c4:	687b      	ldr	r3, [r7, #4]
 80060c6:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  if (cfg.dma_enable == 1U)
 80060c8:	7fbb      	ldrb	r3, [r7, #30]
 80060ca:	2b01      	cmp	r3, #1
 80060cc:	d10b      	bne.n	80060e6 <USB_CoreInit+0x9e>
  {
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_HBSTLEN_2;
 80060ce:	687b      	ldr	r3, [r7, #4]
 80060d0:	689b      	ldr	r3, [r3, #8]
 80060d2:	f043 0206 	orr.w	r2, r3, #6
 80060d6:	687b      	ldr	r3, [r7, #4]
 80060d8:	609a      	str	r2, [r3, #8]
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_DMAEN;
 80060da:	687b      	ldr	r3, [r7, #4]
 80060dc:	689b      	ldr	r3, [r3, #8]
 80060de:	f043 0220 	orr.w	r2, r3, #32
 80060e2:	687b      	ldr	r3, [r7, #4]
 80060e4:	609a      	str	r2, [r3, #8]
  }

  return ret;
 80060e6:	7bfb      	ldrb	r3, [r7, #15]
}
 80060e8:	4618      	mov	r0, r3
 80060ea:	3710      	adds	r7, #16
 80060ec:	46bd      	mov	sp, r7
 80060ee:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 80060f2:	b004      	add	sp, #16
 80060f4:	4770      	bx	lr
 80060f6:	bf00      	nop
 80060f8:	ffbdffbf 	.word	0xffbdffbf

080060fc <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 80060fc:	b480      	push	{r7}
 80060fe:	b083      	sub	sp, #12
 8006100:	af00      	add	r7, sp, #0
 8006102:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 8006104:	687b      	ldr	r3, [r7, #4]
 8006106:	689b      	ldr	r3, [r3, #8]
 8006108:	f023 0201 	bic.w	r2, r3, #1
 800610c:	687b      	ldr	r3, [r7, #4]
 800610e:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 8006110:	2300      	movs	r3, #0
}
 8006112:	4618      	mov	r0, r3
 8006114:	370c      	adds	r7, #12
 8006116:	46bd      	mov	sp, r7
 8006118:	f85d 7b04 	ldr.w	r7, [sp], #4
 800611c:	4770      	bx	lr

0800611e <USB_SetCurrentMode>:
  *            @arg USB_DEVICE_MODE Peripheral mode
  *            @arg USB_HOST_MODE Host mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_OTG_ModeTypeDef mode)
{
 800611e:	b580      	push	{r7, lr}
 8006120:	b084      	sub	sp, #16
 8006122:	af00      	add	r7, sp, #0
 8006124:	6078      	str	r0, [r7, #4]
 8006126:	460b      	mov	r3, r1
 8006128:	70fb      	strb	r3, [r7, #3]
  uint32_t ms = 0U;
 800612a:	2300      	movs	r3, #0
 800612c:	60fb      	str	r3, [r7, #12]

  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 800612e:	687b      	ldr	r3, [r7, #4]
 8006130:	68db      	ldr	r3, [r3, #12]
 8006132:	f023 42c0 	bic.w	r2, r3, #1610612736	@ 0x60000000
 8006136:	687b      	ldr	r3, [r7, #4]
 8006138:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 800613a:	78fb      	ldrb	r3, [r7, #3]
 800613c:	2b01      	cmp	r3, #1
 800613e:	d115      	bne.n	800616c <USB_SetCurrentMode+0x4e>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 8006140:	687b      	ldr	r3, [r7, #4]
 8006142:	68db      	ldr	r3, [r3, #12]
 8006144:	f043 5200 	orr.w	r2, r3, #536870912	@ 0x20000000
 8006148:	687b      	ldr	r3, [r7, #4]
 800614a:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 800614c:	200a      	movs	r0, #10
 800614e:	f7fc ffe9 	bl	8003124 <HAL_Delay>
      ms += 10U;
 8006152:	68fb      	ldr	r3, [r7, #12]
 8006154:	330a      	adds	r3, #10
 8006156:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_HOST_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 8006158:	6878      	ldr	r0, [r7, #4]
 800615a:	f000 fa25 	bl	80065a8 <USB_GetMode>
 800615e:	4603      	mov	r3, r0
 8006160:	2b01      	cmp	r3, #1
 8006162:	d01e      	beq.n	80061a2 <USB_SetCurrentMode+0x84>
 8006164:	68fb      	ldr	r3, [r7, #12]
 8006166:	2bc7      	cmp	r3, #199	@ 0xc7
 8006168:	d9f0      	bls.n	800614c <USB_SetCurrentMode+0x2e>
 800616a:	e01a      	b.n	80061a2 <USB_SetCurrentMode+0x84>
  }
  else if (mode == USB_DEVICE_MODE)
 800616c:	78fb      	ldrb	r3, [r7, #3]
 800616e:	2b00      	cmp	r3, #0
 8006170:	d115      	bne.n	800619e <USB_SetCurrentMode+0x80>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 8006172:	687b      	ldr	r3, [r7, #4]
 8006174:	68db      	ldr	r3, [r3, #12]
 8006176:	f043 4280 	orr.w	r2, r3, #1073741824	@ 0x40000000
 800617a:	687b      	ldr	r3, [r7, #4]
 800617c:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 800617e:	200a      	movs	r0, #10
 8006180:	f7fc ffd0 	bl	8003124 <HAL_Delay>
      ms += 10U;
 8006184:	68fb      	ldr	r3, [r7, #12]
 8006186:	330a      	adds	r3, #10
 8006188:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_DEVICE_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 800618a:	6878      	ldr	r0, [r7, #4]
 800618c:	f000 fa0c 	bl	80065a8 <USB_GetMode>
 8006190:	4603      	mov	r3, r0
 8006192:	2b00      	cmp	r3, #0
 8006194:	d005      	beq.n	80061a2 <USB_SetCurrentMode+0x84>
 8006196:	68fb      	ldr	r3, [r7, #12]
 8006198:	2bc7      	cmp	r3, #199	@ 0xc7
 800619a:	d9f0      	bls.n	800617e <USB_SetCurrentMode+0x60>
 800619c:	e001      	b.n	80061a2 <USB_SetCurrentMode+0x84>
  }
  else
  {
    return HAL_ERROR;
 800619e:	2301      	movs	r3, #1
 80061a0:	e005      	b.n	80061ae <USB_SetCurrentMode+0x90>
  }

  if (ms == HAL_USB_CURRENT_MODE_MAX_DELAY_MS)
 80061a2:	68fb      	ldr	r3, [r7, #12]
 80061a4:	2bc8      	cmp	r3, #200	@ 0xc8
 80061a6:	d101      	bne.n	80061ac <USB_SetCurrentMode+0x8e>
  {
    return HAL_ERROR;
 80061a8:	2301      	movs	r3, #1
 80061aa:	e000      	b.n	80061ae <USB_SetCurrentMode+0x90>
  }

  return HAL_OK;
 80061ac:	2300      	movs	r3, #0
}
 80061ae:	4618      	mov	r0, r3
 80061b0:	3710      	adds	r7, #16
 80061b2:	46bd      	mov	sp, r7
 80061b4:	bd80      	pop	{r7, pc}
	...

080061b8 <USB_DevInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 80061b8:	b084      	sub	sp, #16
 80061ba:	b580      	push	{r7, lr}
 80061bc:	b086      	sub	sp, #24
 80061be:	af00      	add	r7, sp, #0
 80061c0:	6078      	str	r0, [r7, #4]
 80061c2:	f107 0024 	add.w	r0, r7, #36	@ 0x24
 80061c6:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret = HAL_OK;
 80061ca:	2300      	movs	r3, #0
 80061cc:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80061ce:	687b      	ldr	r3, [r7, #4]
 80061d0:	60fb      	str	r3, [r7, #12]
  uint32_t i;

  for (i = 0U; i < 15U; i++)
 80061d2:	2300      	movs	r3, #0
 80061d4:	613b      	str	r3, [r7, #16]
 80061d6:	e009      	b.n	80061ec <USB_DevInit+0x34>
  {
    USBx->DIEPTXF[i] = 0U;
 80061d8:	687a      	ldr	r2, [r7, #4]
 80061da:	693b      	ldr	r3, [r7, #16]
 80061dc:	3340      	adds	r3, #64	@ 0x40
 80061de:	009b      	lsls	r3, r3, #2
 80061e0:	4413      	add	r3, r2
 80061e2:	2200      	movs	r2, #0
 80061e4:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < 15U; i++)
 80061e6:	693b      	ldr	r3, [r7, #16]
 80061e8:	3301      	adds	r3, #1
 80061ea:	613b      	str	r3, [r7, #16]
 80061ec:	693b      	ldr	r3, [r7, #16]
 80061ee:	2b0e      	cmp	r3, #14
 80061f0:	d9f2      	bls.n	80061d8 <USB_DevInit+0x20>
  }

  /* VBUS Sensing setup */
  if (cfg.vbus_sensing_enable == 0U)
 80061f2:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 80061f6:	2b00      	cmp	r3, #0
 80061f8:	d11c      	bne.n	8006234 <USB_DevInit+0x7c>
  {
    USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 80061fa:	68fb      	ldr	r3, [r7, #12]
 80061fc:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8006200:	685b      	ldr	r3, [r3, #4]
 8006202:	68fa      	ldr	r2, [r7, #12]
 8006204:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8006208:	f043 0302 	orr.w	r3, r3, #2
 800620c:	6053      	str	r3, [r2, #4]

    /* Deactivate VBUS Sensing B */
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBDEN;
 800620e:	687b      	ldr	r3, [r7, #4]
 8006210:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006212:	f423 1200 	bic.w	r2, r3, #2097152	@ 0x200000
 8006216:	687b      	ldr	r3, [r7, #4]
 8006218:	639a      	str	r2, [r3, #56]	@ 0x38

    /* B-peripheral session valid override enable */
    USBx->GOTGCTL |= USB_OTG_GOTGCTL_BVALOEN;
 800621a:	687b      	ldr	r3, [r7, #4]
 800621c:	681b      	ldr	r3, [r3, #0]
 800621e:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8006222:	687b      	ldr	r3, [r7, #4]
 8006224:	601a      	str	r2, [r3, #0]
    USBx->GOTGCTL |= USB_OTG_GOTGCTL_BVALOVAL;
 8006226:	687b      	ldr	r3, [r7, #4]
 8006228:	681b      	ldr	r3, [r3, #0]
 800622a:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 800622e:	687b      	ldr	r3, [r7, #4]
 8006230:	601a      	str	r2, [r3, #0]
 8006232:	e005      	b.n	8006240 <USB_DevInit+0x88>
  }
  else
  {
    /* Enable HW VBUS sensing */
    USBx->GCCFG |= USB_OTG_GCCFG_VBDEN;
 8006234:	687b      	ldr	r3, [r7, #4]
 8006236:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006238:	f443 1200 	orr.w	r2, r3, #2097152	@ 0x200000
 800623c:	687b      	ldr	r3, [r7, #4]
 800623e:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 8006240:	68fb      	ldr	r3, [r7, #12]
 8006242:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 8006246:	461a      	mov	r2, r3
 8006248:	2300      	movs	r3, #0
 800624a:	6013      	str	r3, [r2, #0]

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 800624c:	f897 3029 	ldrb.w	r3, [r7, #41]	@ 0x29
 8006250:	2b01      	cmp	r3, #1
 8006252:	d10d      	bne.n	8006270 <USB_DevInit+0xb8>
  {
    if (cfg.speed == USBD_HS_SPEED)
 8006254:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8006258:	2b00      	cmp	r3, #0
 800625a:	d104      	bne.n	8006266 <USB_DevInit+0xae>
    {
      /* Set Core speed to High speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH);
 800625c:	2100      	movs	r1, #0
 800625e:	6878      	ldr	r0, [r7, #4]
 8006260:	f000 f968 	bl	8006534 <USB_SetDevSpeed>
 8006264:	e008      	b.n	8006278 <USB_DevInit+0xc0>
    }
    else
    {
      /* Set Core speed to Full speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH_IN_FULL);
 8006266:	2101      	movs	r1, #1
 8006268:	6878      	ldr	r0, [r7, #4]
 800626a:	f000 f963 	bl	8006534 <USB_SetDevSpeed>
 800626e:	e003      	b.n	8006278 <USB_DevInit+0xc0>
#endif /* defined(STM32F722xx) || defined(STM32F723xx) || defined(STM32F730xx) ||
          defined(STM32F732xx) || defined(STM32F733xx) */
  else
  {
    /* Set Core speed to Full speed mode */
    (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_FULL);
 8006270:	2103      	movs	r1, #3
 8006272:	6878      	ldr	r0, [r7, #4]
 8006274:	f000 f95e 	bl	8006534 <USB_SetDevSpeed>
  }

  /* Flush the FIFOs */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 8006278:	2110      	movs	r1, #16
 800627a:	6878      	ldr	r0, [r7, #4]
 800627c:	f000 f8fa 	bl	8006474 <USB_FlushTxFifo>
 8006280:	4603      	mov	r3, r0
 8006282:	2b00      	cmp	r3, #0
 8006284:	d001      	beq.n	800628a <USB_DevInit+0xd2>
  {
    ret = HAL_ERROR;
 8006286:	2301      	movs	r3, #1
 8006288:	75fb      	strb	r3, [r7, #23]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 800628a:	6878      	ldr	r0, [r7, #4]
 800628c:	f000 f924 	bl	80064d8 <USB_FlushRxFifo>
 8006290:	4603      	mov	r3, r0
 8006292:	2b00      	cmp	r3, #0
 8006294:	d001      	beq.n	800629a <USB_DevInit+0xe2>
  {
    ret = HAL_ERROR;
 8006296:	2301      	movs	r3, #1
 8006298:	75fb      	strb	r3, [r7, #23]
  }

  /* Clear all pending Device Interrupts */
  USBx_DEVICE->DIEPMSK = 0U;
 800629a:	68fb      	ldr	r3, [r7, #12]
 800629c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80062a0:	461a      	mov	r2, r3
 80062a2:	2300      	movs	r3, #0
 80062a4:	6113      	str	r3, [r2, #16]
  USBx_DEVICE->DOEPMSK = 0U;
 80062a6:	68fb      	ldr	r3, [r7, #12]
 80062a8:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80062ac:	461a      	mov	r2, r3
 80062ae:	2300      	movs	r3, #0
 80062b0:	6153      	str	r3, [r2, #20]
  USBx_DEVICE->DAINTMSK = 0U;
 80062b2:	68fb      	ldr	r3, [r7, #12]
 80062b4:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80062b8:	461a      	mov	r2, r3
 80062ba:	2300      	movs	r3, #0
 80062bc:	61d3      	str	r3, [r2, #28]

  for (i = 0U; i < cfg.dev_endpoints; i++)
 80062be:	2300      	movs	r3, #0
 80062c0:	613b      	str	r3, [r7, #16]
 80062c2:	e043      	b.n	800634c <USB_DevInit+0x194>
  {
    if ((USBx_INEP(i)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 80062c4:	693b      	ldr	r3, [r7, #16]
 80062c6:	015a      	lsls	r2, r3, #5
 80062c8:	68fb      	ldr	r3, [r7, #12]
 80062ca:	4413      	add	r3, r2
 80062cc:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80062d0:	681b      	ldr	r3, [r3, #0]
 80062d2:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 80062d6:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80062da:	d118      	bne.n	800630e <USB_DevInit+0x156>
    {
      if (i == 0U)
 80062dc:	693b      	ldr	r3, [r7, #16]
 80062de:	2b00      	cmp	r3, #0
 80062e0:	d10a      	bne.n	80062f8 <USB_DevInit+0x140>
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_SNAK;
 80062e2:	693b      	ldr	r3, [r7, #16]
 80062e4:	015a      	lsls	r2, r3, #5
 80062e6:	68fb      	ldr	r3, [r7, #12]
 80062e8:	4413      	add	r3, r2
 80062ea:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80062ee:	461a      	mov	r2, r3
 80062f0:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 80062f4:	6013      	str	r3, [r2, #0]
 80062f6:	e013      	b.n	8006320 <USB_DevInit+0x168>
      }
      else
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_EPDIS | USB_OTG_DIEPCTL_SNAK;
 80062f8:	693b      	ldr	r3, [r7, #16]
 80062fa:	015a      	lsls	r2, r3, #5
 80062fc:	68fb      	ldr	r3, [r7, #12]
 80062fe:	4413      	add	r3, r2
 8006300:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006304:	461a      	mov	r2, r3
 8006306:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 800630a:	6013      	str	r3, [r2, #0]
 800630c:	e008      	b.n	8006320 <USB_DevInit+0x168>
      }
    }
    else
    {
      USBx_INEP(i)->DIEPCTL = 0U;
 800630e:	693b      	ldr	r3, [r7, #16]
 8006310:	015a      	lsls	r2, r3, #5
 8006312:	68fb      	ldr	r3, [r7, #12]
 8006314:	4413      	add	r3, r2
 8006316:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800631a:	461a      	mov	r2, r3
 800631c:	2300      	movs	r3, #0
 800631e:	6013      	str	r3, [r2, #0]
    }

    USBx_INEP(i)->DIEPTSIZ = 0U;
 8006320:	693b      	ldr	r3, [r7, #16]
 8006322:	015a      	lsls	r2, r3, #5
 8006324:	68fb      	ldr	r3, [r7, #12]
 8006326:	4413      	add	r3, r2
 8006328:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800632c:	461a      	mov	r2, r3
 800632e:	2300      	movs	r3, #0
 8006330:	6113      	str	r3, [r2, #16]
    USBx_INEP(i)->DIEPINT  = 0xFB7FU;
 8006332:	693b      	ldr	r3, [r7, #16]
 8006334:	015a      	lsls	r2, r3, #5
 8006336:	68fb      	ldr	r3, [r7, #12]
 8006338:	4413      	add	r3, r2
 800633a:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800633e:	461a      	mov	r2, r3
 8006340:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 8006344:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 8006346:	693b      	ldr	r3, [r7, #16]
 8006348:	3301      	adds	r3, #1
 800634a:	613b      	str	r3, [r7, #16]
 800634c:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 8006350:	461a      	mov	r2, r3
 8006352:	693b      	ldr	r3, [r7, #16]
 8006354:	4293      	cmp	r3, r2
 8006356:	d3b5      	bcc.n	80062c4 <USB_DevInit+0x10c>
  }

  for (i = 0U; i < cfg.dev_endpoints; i++)
 8006358:	2300      	movs	r3, #0
 800635a:	613b      	str	r3, [r7, #16]
 800635c:	e043      	b.n	80063e6 <USB_DevInit+0x22e>
  {
    if ((USBx_OUTEP(i)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 800635e:	693b      	ldr	r3, [r7, #16]
 8006360:	015a      	lsls	r2, r3, #5
 8006362:	68fb      	ldr	r3, [r7, #12]
 8006364:	4413      	add	r3, r2
 8006366:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800636a:	681b      	ldr	r3, [r3, #0]
 800636c:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8006370:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8006374:	d118      	bne.n	80063a8 <USB_DevInit+0x1f0>
    {
      if (i == 0U)
 8006376:	693b      	ldr	r3, [r7, #16]
 8006378:	2b00      	cmp	r3, #0
 800637a:	d10a      	bne.n	8006392 <USB_DevInit+0x1da>
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_SNAK;
 800637c:	693b      	ldr	r3, [r7, #16]
 800637e:	015a      	lsls	r2, r3, #5
 8006380:	68fb      	ldr	r3, [r7, #12]
 8006382:	4413      	add	r3, r2
 8006384:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006388:	461a      	mov	r2, r3
 800638a:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 800638e:	6013      	str	r3, [r2, #0]
 8006390:	e013      	b.n	80063ba <USB_DevInit+0x202>
      }
      else
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_EPDIS | USB_OTG_DOEPCTL_SNAK;
 8006392:	693b      	ldr	r3, [r7, #16]
 8006394:	015a      	lsls	r2, r3, #5
 8006396:	68fb      	ldr	r3, [r7, #12]
 8006398:	4413      	add	r3, r2
 800639a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800639e:	461a      	mov	r2, r3
 80063a0:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 80063a4:	6013      	str	r3, [r2, #0]
 80063a6:	e008      	b.n	80063ba <USB_DevInit+0x202>
      }
    }
    else
    {
      USBx_OUTEP(i)->DOEPCTL = 0U;
 80063a8:	693b      	ldr	r3, [r7, #16]
 80063aa:	015a      	lsls	r2, r3, #5
 80063ac:	68fb      	ldr	r3, [r7, #12]
 80063ae:	4413      	add	r3, r2
 80063b0:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80063b4:	461a      	mov	r2, r3
 80063b6:	2300      	movs	r3, #0
 80063b8:	6013      	str	r3, [r2, #0]
    }

    USBx_OUTEP(i)->DOEPTSIZ = 0U;
 80063ba:	693b      	ldr	r3, [r7, #16]
 80063bc:	015a      	lsls	r2, r3, #5
 80063be:	68fb      	ldr	r3, [r7, #12]
 80063c0:	4413      	add	r3, r2
 80063c2:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80063c6:	461a      	mov	r2, r3
 80063c8:	2300      	movs	r3, #0
 80063ca:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(i)->DOEPINT  = 0xFB7FU;
 80063cc:	693b      	ldr	r3, [r7, #16]
 80063ce:	015a      	lsls	r2, r3, #5
 80063d0:	68fb      	ldr	r3, [r7, #12]
 80063d2:	4413      	add	r3, r2
 80063d4:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80063d8:	461a      	mov	r2, r3
 80063da:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 80063de:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 80063e0:	693b      	ldr	r3, [r7, #16]
 80063e2:	3301      	adds	r3, #1
 80063e4:	613b      	str	r3, [r7, #16]
 80063e6:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 80063ea:	461a      	mov	r2, r3
 80063ec:	693b      	ldr	r3, [r7, #16]
 80063ee:	4293      	cmp	r3, r2
 80063f0:	d3b5      	bcc.n	800635e <USB_DevInit+0x1a6>
  }

  USBx_DEVICE->DIEPMSK &= ~(USB_OTG_DIEPMSK_TXFURM);
 80063f2:	68fb      	ldr	r3, [r7, #12]
 80063f4:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80063f8:	691b      	ldr	r3, [r3, #16]
 80063fa:	68fa      	ldr	r2, [r7, #12]
 80063fc:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8006400:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8006404:	6113      	str	r3, [r2, #16]

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 8006406:	687b      	ldr	r3, [r7, #4]
 8006408:	2200      	movs	r2, #0
 800640a:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = 0xBFFFFFFFU;
 800640c:	687b      	ldr	r3, [r7, #4]
 800640e:	f06f 4280 	mvn.w	r2, #1073741824	@ 0x40000000
 8006412:	615a      	str	r2, [r3, #20]

  /* Enable the common interrupts */
  if (cfg.dma_enable == 0U)
 8006414:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8006418:	2b00      	cmp	r3, #0
 800641a:	d105      	bne.n	8006428 <USB_DevInit+0x270>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 800641c:	687b      	ldr	r3, [r7, #4]
 800641e:	699b      	ldr	r3, [r3, #24]
 8006420:	f043 0210 	orr.w	r2, r3, #16
 8006424:	687b      	ldr	r3, [r7, #4]
 8006426:	619a      	str	r2, [r3, #24]
  }

  /* Enable interrupts matching to the Device mode ONLY */
  USBx->GINTMSK |= USB_OTG_GINTMSK_USBSUSPM | USB_OTG_GINTMSK_USBRST |
 8006428:	687b      	ldr	r3, [r7, #4]
 800642a:	699a      	ldr	r2, [r3, #24]
 800642c:	4b0f      	ldr	r3, [pc, #60]	@ (800646c <USB_DevInit+0x2b4>)
 800642e:	4313      	orrs	r3, r2
 8006430:	687a      	ldr	r2, [r7, #4]
 8006432:	6193      	str	r3, [r2, #24]
                   USB_OTG_GINTMSK_ENUMDNEM | USB_OTG_GINTMSK_IEPINT |
                   USB_OTG_GINTMSK_OEPINT   | USB_OTG_GINTMSK_IISOIXFRM |
                   USB_OTG_GINTMSK_PXFRM_IISOOXFRM | USB_OTG_GINTMSK_WUIM;

  if (cfg.Sof_enable != 0U)
 8006434:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
 8006438:	2b00      	cmp	r3, #0
 800643a:	d005      	beq.n	8006448 <USB_DevInit+0x290>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_SOFM;
 800643c:	687b      	ldr	r3, [r7, #4]
 800643e:	699b      	ldr	r3, [r3, #24]
 8006440:	f043 0208 	orr.w	r2, r3, #8
 8006444:	687b      	ldr	r3, [r7, #4]
 8006446:	619a      	str	r2, [r3, #24]
  }

  if (cfg.vbus_sensing_enable == 1U)
 8006448:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 800644c:	2b01      	cmp	r3, #1
 800644e:	d105      	bne.n	800645c <USB_DevInit+0x2a4>
  {
    USBx->GINTMSK |= (USB_OTG_GINTMSK_SRQIM | USB_OTG_GINTMSK_OTGINT);
 8006450:	687b      	ldr	r3, [r7, #4]
 8006452:	699a      	ldr	r2, [r3, #24]
 8006454:	4b06      	ldr	r3, [pc, #24]	@ (8006470 <USB_DevInit+0x2b8>)
 8006456:	4313      	orrs	r3, r2
 8006458:	687a      	ldr	r2, [r7, #4]
 800645a:	6193      	str	r3, [r2, #24]
  }

  return ret;
 800645c:	7dfb      	ldrb	r3, [r7, #23]
}
 800645e:	4618      	mov	r0, r3
 8006460:	3718      	adds	r7, #24
 8006462:	46bd      	mov	sp, r7
 8006464:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8006468:	b004      	add	sp, #16
 800646a:	4770      	bx	lr
 800646c:	803c3800 	.word	0x803c3800
 8006470:	40000004 	.word	0x40000004

08006474 <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 8006474:	b480      	push	{r7}
 8006476:	b085      	sub	sp, #20
 8006478:	af00      	add	r7, sp, #0
 800647a:	6078      	str	r0, [r7, #4]
 800647c:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 800647e:	2300      	movs	r3, #0
 8006480:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8006482:	68fb      	ldr	r3, [r7, #12]
 8006484:	3301      	adds	r3, #1
 8006486:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8006488:	68fb      	ldr	r3, [r7, #12]
 800648a:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 800648e:	d901      	bls.n	8006494 <USB_FlushTxFifo+0x20>
    {
      return HAL_TIMEOUT;
 8006490:	2303      	movs	r3, #3
 8006492:	e01b      	b.n	80064cc <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8006494:	687b      	ldr	r3, [r7, #4]
 8006496:	691b      	ldr	r3, [r3, #16]
 8006498:	2b00      	cmp	r3, #0
 800649a:	daf2      	bge.n	8006482 <USB_FlushTxFifo+0xe>

  /* Flush TX Fifo */
  count = 0U;
 800649c:	2300      	movs	r3, #0
 800649e:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 80064a0:	683b      	ldr	r3, [r7, #0]
 80064a2:	019b      	lsls	r3, r3, #6
 80064a4:	f043 0220 	orr.w	r2, r3, #32
 80064a8:	687b      	ldr	r3, [r7, #4]
 80064aa:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 80064ac:	68fb      	ldr	r3, [r7, #12]
 80064ae:	3301      	adds	r3, #1
 80064b0:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 80064b2:	68fb      	ldr	r3, [r7, #12]
 80064b4:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 80064b8:	d901      	bls.n	80064be <USB_FlushTxFifo+0x4a>
    {
      return HAL_TIMEOUT;
 80064ba:	2303      	movs	r3, #3
 80064bc:	e006      	b.n	80064cc <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 80064be:	687b      	ldr	r3, [r7, #4]
 80064c0:	691b      	ldr	r3, [r3, #16]
 80064c2:	f003 0320 	and.w	r3, r3, #32
 80064c6:	2b20      	cmp	r3, #32
 80064c8:	d0f0      	beq.n	80064ac <USB_FlushTxFifo+0x38>

  return HAL_OK;
 80064ca:	2300      	movs	r3, #0
}
 80064cc:	4618      	mov	r0, r3
 80064ce:	3714      	adds	r7, #20
 80064d0:	46bd      	mov	sp, r7
 80064d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80064d6:	4770      	bx	lr

080064d8 <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo  Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 80064d8:	b480      	push	{r7}
 80064da:	b085      	sub	sp, #20
 80064dc:	af00      	add	r7, sp, #0
 80064de:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 80064e0:	2300      	movs	r3, #0
 80064e2:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 80064e4:	68fb      	ldr	r3, [r7, #12]
 80064e6:	3301      	adds	r3, #1
 80064e8:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 80064ea:	68fb      	ldr	r3, [r7, #12]
 80064ec:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 80064f0:	d901      	bls.n	80064f6 <USB_FlushRxFifo+0x1e>
    {
      return HAL_TIMEOUT;
 80064f2:	2303      	movs	r3, #3
 80064f4:	e018      	b.n	8006528 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 80064f6:	687b      	ldr	r3, [r7, #4]
 80064f8:	691b      	ldr	r3, [r3, #16]
 80064fa:	2b00      	cmp	r3, #0
 80064fc:	daf2      	bge.n	80064e4 <USB_FlushRxFifo+0xc>

  /* Flush RX Fifo */
  count = 0U;
 80064fe:	2300      	movs	r3, #0
 8006500:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 8006502:	687b      	ldr	r3, [r7, #4]
 8006504:	2210      	movs	r2, #16
 8006506:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8006508:	68fb      	ldr	r3, [r7, #12]
 800650a:	3301      	adds	r3, #1
 800650c:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800650e:	68fb      	ldr	r3, [r7, #12]
 8006510:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8006514:	d901      	bls.n	800651a <USB_FlushRxFifo+0x42>
    {
      return HAL_TIMEOUT;
 8006516:	2303      	movs	r3, #3
 8006518:	e006      	b.n	8006528 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 800651a:	687b      	ldr	r3, [r7, #4]
 800651c:	691b      	ldr	r3, [r3, #16]
 800651e:	f003 0310 	and.w	r3, r3, #16
 8006522:	2b10      	cmp	r3, #16
 8006524:	d0f0      	beq.n	8006508 <USB_FlushRxFifo+0x30>

  return HAL_OK;
 8006526:	2300      	movs	r3, #0
}
 8006528:	4618      	mov	r0, r3
 800652a:	3714      	adds	r7, #20
 800652c:	46bd      	mov	sp, r7
 800652e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006532:	4770      	bx	lr

08006534 <USB_SetDevSpeed>:
  *            @arg USB_OTG_SPEED_HIGH_IN_FULL: High speed core in Full Speed mode
  *            @arg USB_OTG_SPEED_FULL: Full speed mode
  * @retval  Hal status
  */
HAL_StatusTypeDef USB_SetDevSpeed(const USB_OTG_GlobalTypeDef *USBx, uint8_t speed)
{
 8006534:	b480      	push	{r7}
 8006536:	b085      	sub	sp, #20
 8006538:	af00      	add	r7, sp, #0
 800653a:	6078      	str	r0, [r7, #4]
 800653c:	460b      	mov	r3, r1
 800653e:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006540:	687b      	ldr	r3, [r7, #4]
 8006542:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG |= speed;
 8006544:	68fb      	ldr	r3, [r7, #12]
 8006546:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800654a:	681a      	ldr	r2, [r3, #0]
 800654c:	78fb      	ldrb	r3, [r7, #3]
 800654e:	68f9      	ldr	r1, [r7, #12]
 8006550:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8006554:	4313      	orrs	r3, r2
 8006556:	600b      	str	r3, [r1, #0]
  return HAL_OK;
 8006558:	2300      	movs	r3, #0
}
 800655a:	4618      	mov	r0, r3
 800655c:	3714      	adds	r7, #20
 800655e:	46bd      	mov	sp, r7
 8006560:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006564:	4770      	bx	lr

08006566 <USB_DevDisconnect>:
  * @brief  USB_DevDisconnect : Disconnect the USB device by disabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevDisconnect(const USB_OTG_GlobalTypeDef *USBx)
{
 8006566:	b480      	push	{r7}
 8006568:	b085      	sub	sp, #20
 800656a:	af00      	add	r7, sp, #0
 800656c:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800656e:	687b      	ldr	r3, [r7, #4]
 8006570:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 8006572:	68fb      	ldr	r3, [r7, #12]
 8006574:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 8006578:	681b      	ldr	r3, [r3, #0]
 800657a:	68fa      	ldr	r2, [r7, #12]
 800657c:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 8006580:	f023 0303 	bic.w	r3, r3, #3
 8006584:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 8006586:	68fb      	ldr	r3, [r7, #12]
 8006588:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800658c:	685b      	ldr	r3, [r3, #4]
 800658e:	68fa      	ldr	r2, [r7, #12]
 8006590:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8006594:	f043 0302 	orr.w	r3, r3, #2
 8006598:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 800659a:	2300      	movs	r3, #0
}
 800659c:	4618      	mov	r0, r3
 800659e:	3714      	adds	r7, #20
 80065a0:	46bd      	mov	sp, r7
 80065a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80065a6:	4770      	bx	lr

080065a8 <USB_GetMode>:
  *          This parameter can be one of these values:
  *           0 : Host
  *           1 : Device
  */
uint32_t USB_GetMode(const USB_OTG_GlobalTypeDef *USBx)
{
 80065a8:	b480      	push	{r7}
 80065aa:	b083      	sub	sp, #12
 80065ac:	af00      	add	r7, sp, #0
 80065ae:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS) & 0x1U);
 80065b0:	687b      	ldr	r3, [r7, #4]
 80065b2:	695b      	ldr	r3, [r3, #20]
 80065b4:	f003 0301 	and.w	r3, r3, #1
}
 80065b8:	4618      	mov	r0, r3
 80065ba:	370c      	adds	r7, #12
 80065bc:	46bd      	mov	sp, r7
 80065be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80065c2:	4770      	bx	lr

080065c4 <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 80065c4:	b480      	push	{r7}
 80065c6:	b085      	sub	sp, #20
 80065c8:	af00      	add	r7, sp, #0
 80065ca:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 80065cc:	2300      	movs	r3, #0
 80065ce:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 80065d0:	68fb      	ldr	r3, [r7, #12]
 80065d2:	3301      	adds	r3, #1
 80065d4:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 80065d6:	68fb      	ldr	r3, [r7, #12]
 80065d8:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 80065dc:	d901      	bls.n	80065e2 <USB_CoreReset+0x1e>
    {
      return HAL_TIMEOUT;
 80065de:	2303      	movs	r3, #3
 80065e0:	e01b      	b.n	800661a <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 80065e2:	687b      	ldr	r3, [r7, #4]
 80065e4:	691b      	ldr	r3, [r3, #16]
 80065e6:	2b00      	cmp	r3, #0
 80065e8:	daf2      	bge.n	80065d0 <USB_CoreReset+0xc>

  /* Core Soft Reset */
  count = 0U;
 80065ea:	2300      	movs	r3, #0
 80065ec:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 80065ee:	687b      	ldr	r3, [r7, #4]
 80065f0:	691b      	ldr	r3, [r3, #16]
 80065f2:	f043 0201 	orr.w	r2, r3, #1
 80065f6:	687b      	ldr	r3, [r7, #4]
 80065f8:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 80065fa:	68fb      	ldr	r3, [r7, #12]
 80065fc:	3301      	adds	r3, #1
 80065fe:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8006600:	68fb      	ldr	r3, [r7, #12]
 8006602:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8006606:	d901      	bls.n	800660c <USB_CoreReset+0x48>
    {
      return HAL_TIMEOUT;
 8006608:	2303      	movs	r3, #3
 800660a:	e006      	b.n	800661a <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 800660c:	687b      	ldr	r3, [r7, #4]
 800660e:	691b      	ldr	r3, [r3, #16]
 8006610:	f003 0301 	and.w	r3, r3, #1
 8006614:	2b01      	cmp	r3, #1
 8006616:	d0f0      	beq.n	80065fa <USB_CoreReset+0x36>

  return HAL_OK;
 8006618:	2300      	movs	r3, #0
}
 800661a:	4618      	mov	r0, r3
 800661c:	3714      	adds	r7, #20
 800661e:	46bd      	mov	sp, r7
 8006620:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006624:	4770      	bx	lr
	...

08006628 <vApplicationGetIdleTaskMemory>:

/*
  vApplicationGetIdleTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
void vApplicationGetIdleTaskMemory (StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
 8006628:	b480      	push	{r7}
 800662a:	b085      	sub	sp, #20
 800662c:	af00      	add	r7, sp, #0
 800662e:	60f8      	str	r0, [r7, #12]
 8006630:	60b9      	str	r1, [r7, #8]
 8006632:	607a      	str	r2, [r7, #4]
  *ppxIdleTaskTCBBuffer   = &Idle_TCB;
 8006634:	68fb      	ldr	r3, [r7, #12]
 8006636:	4a07      	ldr	r2, [pc, #28]	@ (8006654 <vApplicationGetIdleTaskMemory+0x2c>)
 8006638:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &Idle_Stack[0];
 800663a:	68bb      	ldr	r3, [r7, #8]
 800663c:	4a06      	ldr	r2, [pc, #24]	@ (8006658 <vApplicationGetIdleTaskMemory+0x30>)
 800663e:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize   = (uint32_t)configMINIMAL_STACK_SIZE;
 8006640:	687b      	ldr	r3, [r7, #4]
 8006642:	2280      	movs	r2, #128	@ 0x80
 8006644:	601a      	str	r2, [r3, #0]
}
 8006646:	bf00      	nop
 8006648:	3714      	adds	r7, #20
 800664a:	46bd      	mov	sp, r7
 800664c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006650:	4770      	bx	lr
 8006652:	bf00      	nop
 8006654:	20000970 	.word	0x20000970
 8006658:	20000a18 	.word	0x20000a18

0800665c <vApplicationGetTimerTaskMemory>:

/*
  vApplicationGetTimerTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
void vApplicationGetTimerTaskMemory (StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize) {
 800665c:	b480      	push	{r7}
 800665e:	b085      	sub	sp, #20
 8006660:	af00      	add	r7, sp, #0
 8006662:	60f8      	str	r0, [r7, #12]
 8006664:	60b9      	str	r1, [r7, #8]
 8006666:	607a      	str	r2, [r7, #4]
  *ppxTimerTaskTCBBuffer   = &Timer_TCB;
 8006668:	68fb      	ldr	r3, [r7, #12]
 800666a:	4a07      	ldr	r2, [pc, #28]	@ (8006688 <vApplicationGetTimerTaskMemory+0x2c>)
 800666c:	601a      	str	r2, [r3, #0]
  *ppxTimerTaskStackBuffer = &Timer_Stack[0];
 800666e:	68bb      	ldr	r3, [r7, #8]
 8006670:	4a06      	ldr	r2, [pc, #24]	@ (800668c <vApplicationGetTimerTaskMemory+0x30>)
 8006672:	601a      	str	r2, [r3, #0]
  *pulTimerTaskStackSize   = (uint32_t)configTIMER_TASK_STACK_DEPTH;
 8006674:	687b      	ldr	r3, [r7, #4]
 8006676:	f44f 7280 	mov.w	r2, #256	@ 0x100
 800667a:	601a      	str	r2, [r3, #0]
}
 800667c:	bf00      	nop
 800667e:	3714      	adds	r7, #20
 8006680:	46bd      	mov	sp, r7
 8006682:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006686:	4770      	bx	lr
 8006688:	20000c18 	.word	0x20000c18
 800668c:	20000cc0 	.word	0x20000cc0

08006690 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 8006690:	b480      	push	{r7}
 8006692:	b083      	sub	sp, #12
 8006694:	af00      	add	r7, sp, #0
 8006696:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8006698:	687b      	ldr	r3, [r7, #4]
 800669a:	f103 0208 	add.w	r2, r3, #8
 800669e:	687b      	ldr	r3, [r7, #4]
 80066a0:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 80066a2:	687b      	ldr	r3, [r7, #4]
 80066a4:	f04f 32ff 	mov.w	r2, #4294967295
 80066a8:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80066aa:	687b      	ldr	r3, [r7, #4]
 80066ac:	f103 0208 	add.w	r2, r3, #8
 80066b0:	687b      	ldr	r3, [r7, #4]
 80066b2:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80066b4:	687b      	ldr	r3, [r7, #4]
 80066b6:	f103 0208 	add.w	r2, r3, #8
 80066ba:	687b      	ldr	r3, [r7, #4]
 80066bc:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 80066be:	687b      	ldr	r3, [r7, #4]
 80066c0:	2200      	movs	r2, #0
 80066c2:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 80066c4:	bf00      	nop
 80066c6:	370c      	adds	r7, #12
 80066c8:	46bd      	mov	sp, r7
 80066ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80066ce:	4770      	bx	lr

080066d0 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 80066d0:	b480      	push	{r7}
 80066d2:	b083      	sub	sp, #12
 80066d4:	af00      	add	r7, sp, #0
 80066d6:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 80066d8:	687b      	ldr	r3, [r7, #4]
 80066da:	2200      	movs	r2, #0
 80066dc:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 80066de:	bf00      	nop
 80066e0:	370c      	adds	r7, #12
 80066e2:	46bd      	mov	sp, r7
 80066e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80066e8:	4770      	bx	lr

080066ea <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 80066ea:	b480      	push	{r7}
 80066ec:	b085      	sub	sp, #20
 80066ee:	af00      	add	r7, sp, #0
 80066f0:	6078      	str	r0, [r7, #4]
 80066f2:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 80066f4:	687b      	ldr	r3, [r7, #4]
 80066f6:	685b      	ldr	r3, [r3, #4]
 80066f8:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 80066fa:	683b      	ldr	r3, [r7, #0]
 80066fc:	68fa      	ldr	r2, [r7, #12]
 80066fe:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8006700:	68fb      	ldr	r3, [r7, #12]
 8006702:	689a      	ldr	r2, [r3, #8]
 8006704:	683b      	ldr	r3, [r7, #0]
 8006706:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 8006708:	68fb      	ldr	r3, [r7, #12]
 800670a:	689b      	ldr	r3, [r3, #8]
 800670c:	683a      	ldr	r2, [r7, #0]
 800670e:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 8006710:	68fb      	ldr	r3, [r7, #12]
 8006712:	683a      	ldr	r2, [r7, #0]
 8006714:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 8006716:	683b      	ldr	r3, [r7, #0]
 8006718:	687a      	ldr	r2, [r7, #4]
 800671a:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 800671c:	687b      	ldr	r3, [r7, #4]
 800671e:	681b      	ldr	r3, [r3, #0]
 8006720:	1c5a      	adds	r2, r3, #1
 8006722:	687b      	ldr	r3, [r7, #4]
 8006724:	601a      	str	r2, [r3, #0]
}
 8006726:	bf00      	nop
 8006728:	3714      	adds	r7, #20
 800672a:	46bd      	mov	sp, r7
 800672c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006730:	4770      	bx	lr

08006732 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8006732:	b480      	push	{r7}
 8006734:	b085      	sub	sp, #20
 8006736:	af00      	add	r7, sp, #0
 8006738:	6078      	str	r0, [r7, #4]
 800673a:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 800673c:	683b      	ldr	r3, [r7, #0]
 800673e:	681b      	ldr	r3, [r3, #0]
 8006740:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 8006742:	68bb      	ldr	r3, [r7, #8]
 8006744:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006748:	d103      	bne.n	8006752 <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 800674a:	687b      	ldr	r3, [r7, #4]
 800674c:	691b      	ldr	r3, [r3, #16]
 800674e:	60fb      	str	r3, [r7, #12]
 8006750:	e00c      	b.n	800676c <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 8006752:	687b      	ldr	r3, [r7, #4]
 8006754:	3308      	adds	r3, #8
 8006756:	60fb      	str	r3, [r7, #12]
 8006758:	e002      	b.n	8006760 <vListInsert+0x2e>
 800675a:	68fb      	ldr	r3, [r7, #12]
 800675c:	685b      	ldr	r3, [r3, #4]
 800675e:	60fb      	str	r3, [r7, #12]
 8006760:	68fb      	ldr	r3, [r7, #12]
 8006762:	685b      	ldr	r3, [r3, #4]
 8006764:	681b      	ldr	r3, [r3, #0]
 8006766:	68ba      	ldr	r2, [r7, #8]
 8006768:	429a      	cmp	r2, r3
 800676a:	d2f6      	bcs.n	800675a <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 800676c:	68fb      	ldr	r3, [r7, #12]
 800676e:	685a      	ldr	r2, [r3, #4]
 8006770:	683b      	ldr	r3, [r7, #0]
 8006772:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8006774:	683b      	ldr	r3, [r7, #0]
 8006776:	685b      	ldr	r3, [r3, #4]
 8006778:	683a      	ldr	r2, [r7, #0]
 800677a:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 800677c:	683b      	ldr	r3, [r7, #0]
 800677e:	68fa      	ldr	r2, [r7, #12]
 8006780:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 8006782:	68fb      	ldr	r3, [r7, #12]
 8006784:	683a      	ldr	r2, [r7, #0]
 8006786:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 8006788:	683b      	ldr	r3, [r7, #0]
 800678a:	687a      	ldr	r2, [r7, #4]
 800678c:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 800678e:	687b      	ldr	r3, [r7, #4]
 8006790:	681b      	ldr	r3, [r3, #0]
 8006792:	1c5a      	adds	r2, r3, #1
 8006794:	687b      	ldr	r3, [r7, #4]
 8006796:	601a      	str	r2, [r3, #0]
}
 8006798:	bf00      	nop
 800679a:	3714      	adds	r7, #20
 800679c:	46bd      	mov	sp, r7
 800679e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80067a2:	4770      	bx	lr

080067a4 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 80067a4:	b480      	push	{r7}
 80067a6:	b085      	sub	sp, #20
 80067a8:	af00      	add	r7, sp, #0
 80067aa:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 80067ac:	687b      	ldr	r3, [r7, #4]
 80067ae:	691b      	ldr	r3, [r3, #16]
 80067b0:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 80067b2:	687b      	ldr	r3, [r7, #4]
 80067b4:	685b      	ldr	r3, [r3, #4]
 80067b6:	687a      	ldr	r2, [r7, #4]
 80067b8:	6892      	ldr	r2, [r2, #8]
 80067ba:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 80067bc:	687b      	ldr	r3, [r7, #4]
 80067be:	689b      	ldr	r3, [r3, #8]
 80067c0:	687a      	ldr	r2, [r7, #4]
 80067c2:	6852      	ldr	r2, [r2, #4]
 80067c4:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 80067c6:	68fb      	ldr	r3, [r7, #12]
 80067c8:	685b      	ldr	r3, [r3, #4]
 80067ca:	687a      	ldr	r2, [r7, #4]
 80067cc:	429a      	cmp	r2, r3
 80067ce:	d103      	bne.n	80067d8 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 80067d0:	687b      	ldr	r3, [r7, #4]
 80067d2:	689a      	ldr	r2, [r3, #8]
 80067d4:	68fb      	ldr	r3, [r7, #12]
 80067d6:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 80067d8:	687b      	ldr	r3, [r7, #4]
 80067da:	2200      	movs	r2, #0
 80067dc:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 80067de:	68fb      	ldr	r3, [r7, #12]
 80067e0:	681b      	ldr	r3, [r3, #0]
 80067e2:	1e5a      	subs	r2, r3, #1
 80067e4:	68fb      	ldr	r3, [r7, #12]
 80067e6:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 80067e8:	68fb      	ldr	r3, [r7, #12]
 80067ea:	681b      	ldr	r3, [r3, #0]
}
 80067ec:	4618      	mov	r0, r3
 80067ee:	3714      	adds	r7, #20
 80067f0:	46bd      	mov	sp, r7
 80067f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80067f6:	4770      	bx	lr

080067f8 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 80067f8:	b580      	push	{r7, lr}
 80067fa:	b084      	sub	sp, #16
 80067fc:	af00      	add	r7, sp, #0
 80067fe:	6078      	str	r0, [r7, #4]
 8006800:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 8006802:	687b      	ldr	r3, [r7, #4]
 8006804:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 8006806:	68fb      	ldr	r3, [r7, #12]
 8006808:	2b00      	cmp	r3, #0
 800680a:	d10d      	bne.n	8006828 <xQueueGenericReset+0x30>
	__asm volatile
 800680c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006810:	b672      	cpsid	i
 8006812:	f383 8811 	msr	BASEPRI, r3
 8006816:	f3bf 8f6f 	isb	sy
 800681a:	f3bf 8f4f 	dsb	sy
 800681e:	b662      	cpsie	i
 8006820:	60bb      	str	r3, [r7, #8]
}
 8006822:	bf00      	nop
 8006824:	bf00      	nop
 8006826:	e7fd      	b.n	8006824 <xQueueGenericReset+0x2c>

	taskENTER_CRITICAL();
 8006828:	f002 ff8e 	bl	8009748 <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800682c:	68fb      	ldr	r3, [r7, #12]
 800682e:	681a      	ldr	r2, [r3, #0]
 8006830:	68fb      	ldr	r3, [r7, #12]
 8006832:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006834:	68f9      	ldr	r1, [r7, #12]
 8006836:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 8006838:	fb01 f303 	mul.w	r3, r1, r3
 800683c:	441a      	add	r2, r3
 800683e:	68fb      	ldr	r3, [r7, #12]
 8006840:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 8006842:	68fb      	ldr	r3, [r7, #12]
 8006844:	2200      	movs	r2, #0
 8006846:	639a      	str	r2, [r3, #56]	@ 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 8006848:	68fb      	ldr	r3, [r7, #12]
 800684a:	681a      	ldr	r2, [r3, #0]
 800684c:	68fb      	ldr	r3, [r7, #12]
 800684e:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8006850:	68fb      	ldr	r3, [r7, #12]
 8006852:	681a      	ldr	r2, [r3, #0]
 8006854:	68fb      	ldr	r3, [r7, #12]
 8006856:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006858:	3b01      	subs	r3, #1
 800685a:	68f9      	ldr	r1, [r7, #12]
 800685c:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 800685e:	fb01 f303 	mul.w	r3, r1, r3
 8006862:	441a      	add	r2, r3
 8006864:	68fb      	ldr	r3, [r7, #12]
 8006866:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 8006868:	68fb      	ldr	r3, [r7, #12]
 800686a:	22ff      	movs	r2, #255	@ 0xff
 800686c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 8006870:	68fb      	ldr	r3, [r7, #12]
 8006872:	22ff      	movs	r2, #255	@ 0xff
 8006874:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

		if( xNewQueue == pdFALSE )
 8006878:	683b      	ldr	r3, [r7, #0]
 800687a:	2b00      	cmp	r3, #0
 800687c:	d114      	bne.n	80068a8 <xQueueGenericReset+0xb0>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800687e:	68fb      	ldr	r3, [r7, #12]
 8006880:	691b      	ldr	r3, [r3, #16]
 8006882:	2b00      	cmp	r3, #0
 8006884:	d01a      	beq.n	80068bc <xQueueGenericReset+0xc4>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8006886:	68fb      	ldr	r3, [r7, #12]
 8006888:	3310      	adds	r3, #16
 800688a:	4618      	mov	r0, r3
 800688c:	f001 fc9a 	bl	80081c4 <xTaskRemoveFromEventList>
 8006890:	4603      	mov	r3, r0
 8006892:	2b00      	cmp	r3, #0
 8006894:	d012      	beq.n	80068bc <xQueueGenericReset+0xc4>
				{
					queueYIELD_IF_USING_PREEMPTION();
 8006896:	4b0d      	ldr	r3, [pc, #52]	@ (80068cc <xQueueGenericReset+0xd4>)
 8006898:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800689c:	601a      	str	r2, [r3, #0]
 800689e:	f3bf 8f4f 	dsb	sy
 80068a2:	f3bf 8f6f 	isb	sy
 80068a6:	e009      	b.n	80068bc <xQueueGenericReset+0xc4>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 80068a8:	68fb      	ldr	r3, [r7, #12]
 80068aa:	3310      	adds	r3, #16
 80068ac:	4618      	mov	r0, r3
 80068ae:	f7ff feef 	bl	8006690 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 80068b2:	68fb      	ldr	r3, [r7, #12]
 80068b4:	3324      	adds	r3, #36	@ 0x24
 80068b6:	4618      	mov	r0, r3
 80068b8:	f7ff feea 	bl	8006690 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 80068bc:	f002 ff7a 	bl	80097b4 <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 80068c0:	2301      	movs	r3, #1
}
 80068c2:	4618      	mov	r0, r3
 80068c4:	3710      	adds	r7, #16
 80068c6:	46bd      	mov	sp, r7
 80068c8:	bd80      	pop	{r7, pc}
 80068ca:	bf00      	nop
 80068cc:	e000ed04 	.word	0xe000ed04

080068d0 <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 80068d0:	b580      	push	{r7, lr}
 80068d2:	b08e      	sub	sp, #56	@ 0x38
 80068d4:	af02      	add	r7, sp, #8
 80068d6:	60f8      	str	r0, [r7, #12]
 80068d8:	60b9      	str	r1, [r7, #8]
 80068da:	607a      	str	r2, [r7, #4]
 80068dc:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 80068de:	68fb      	ldr	r3, [r7, #12]
 80068e0:	2b00      	cmp	r3, #0
 80068e2:	d10d      	bne.n	8006900 <xQueueGenericCreateStatic+0x30>
	__asm volatile
 80068e4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80068e8:	b672      	cpsid	i
 80068ea:	f383 8811 	msr	BASEPRI, r3
 80068ee:	f3bf 8f6f 	isb	sy
 80068f2:	f3bf 8f4f 	dsb	sy
 80068f6:	b662      	cpsie	i
 80068f8:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 80068fa:	bf00      	nop
 80068fc:	bf00      	nop
 80068fe:	e7fd      	b.n	80068fc <xQueueGenericCreateStatic+0x2c>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 8006900:	683b      	ldr	r3, [r7, #0]
 8006902:	2b00      	cmp	r3, #0
 8006904:	d10d      	bne.n	8006922 <xQueueGenericCreateStatic+0x52>
	__asm volatile
 8006906:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800690a:	b672      	cpsid	i
 800690c:	f383 8811 	msr	BASEPRI, r3
 8006910:	f3bf 8f6f 	isb	sy
 8006914:	f3bf 8f4f 	dsb	sy
 8006918:	b662      	cpsie	i
 800691a:	627b      	str	r3, [r7, #36]	@ 0x24
}
 800691c:	bf00      	nop
 800691e:	bf00      	nop
 8006920:	e7fd      	b.n	800691e <xQueueGenericCreateStatic+0x4e>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 8006922:	687b      	ldr	r3, [r7, #4]
 8006924:	2b00      	cmp	r3, #0
 8006926:	d002      	beq.n	800692e <xQueueGenericCreateStatic+0x5e>
 8006928:	68bb      	ldr	r3, [r7, #8]
 800692a:	2b00      	cmp	r3, #0
 800692c:	d001      	beq.n	8006932 <xQueueGenericCreateStatic+0x62>
 800692e:	2301      	movs	r3, #1
 8006930:	e000      	b.n	8006934 <xQueueGenericCreateStatic+0x64>
 8006932:	2300      	movs	r3, #0
 8006934:	2b00      	cmp	r3, #0
 8006936:	d10d      	bne.n	8006954 <xQueueGenericCreateStatic+0x84>
	__asm volatile
 8006938:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800693c:	b672      	cpsid	i
 800693e:	f383 8811 	msr	BASEPRI, r3
 8006942:	f3bf 8f6f 	isb	sy
 8006946:	f3bf 8f4f 	dsb	sy
 800694a:	b662      	cpsie	i
 800694c:	623b      	str	r3, [r7, #32]
}
 800694e:	bf00      	nop
 8006950:	bf00      	nop
 8006952:	e7fd      	b.n	8006950 <xQueueGenericCreateStatic+0x80>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 8006954:	687b      	ldr	r3, [r7, #4]
 8006956:	2b00      	cmp	r3, #0
 8006958:	d102      	bne.n	8006960 <xQueueGenericCreateStatic+0x90>
 800695a:	68bb      	ldr	r3, [r7, #8]
 800695c:	2b00      	cmp	r3, #0
 800695e:	d101      	bne.n	8006964 <xQueueGenericCreateStatic+0x94>
 8006960:	2301      	movs	r3, #1
 8006962:	e000      	b.n	8006966 <xQueueGenericCreateStatic+0x96>
 8006964:	2300      	movs	r3, #0
 8006966:	2b00      	cmp	r3, #0
 8006968:	d10d      	bne.n	8006986 <xQueueGenericCreateStatic+0xb6>
	__asm volatile
 800696a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800696e:	b672      	cpsid	i
 8006970:	f383 8811 	msr	BASEPRI, r3
 8006974:	f3bf 8f6f 	isb	sy
 8006978:	f3bf 8f4f 	dsb	sy
 800697c:	b662      	cpsie	i
 800697e:	61fb      	str	r3, [r7, #28]
}
 8006980:	bf00      	nop
 8006982:	bf00      	nop
 8006984:	e7fd      	b.n	8006982 <xQueueGenericCreateStatic+0xb2>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 8006986:	2350      	movs	r3, #80	@ 0x50
 8006988:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 800698a:	697b      	ldr	r3, [r7, #20]
 800698c:	2b50      	cmp	r3, #80	@ 0x50
 800698e:	d00d      	beq.n	80069ac <xQueueGenericCreateStatic+0xdc>
	__asm volatile
 8006990:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006994:	b672      	cpsid	i
 8006996:	f383 8811 	msr	BASEPRI, r3
 800699a:	f3bf 8f6f 	isb	sy
 800699e:	f3bf 8f4f 	dsb	sy
 80069a2:	b662      	cpsie	i
 80069a4:	61bb      	str	r3, [r7, #24]
}
 80069a6:	bf00      	nop
 80069a8:	bf00      	nop
 80069aa:	e7fd      	b.n	80069a8 <xQueueGenericCreateStatic+0xd8>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 80069ac:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 80069ae:	683b      	ldr	r3, [r7, #0]
 80069b0:	62fb      	str	r3, [r7, #44]	@ 0x2c

		if( pxNewQueue != NULL )
 80069b2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80069b4:	2b00      	cmp	r3, #0
 80069b6:	d00d      	beq.n	80069d4 <xQueueGenericCreateStatic+0x104>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 80069b8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80069ba:	2201      	movs	r2, #1
 80069bc:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 80069c0:	f897 2038 	ldrb.w	r2, [r7, #56]	@ 0x38
 80069c4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80069c6:	9300      	str	r3, [sp, #0]
 80069c8:	4613      	mov	r3, r2
 80069ca:	687a      	ldr	r2, [r7, #4]
 80069cc:	68b9      	ldr	r1, [r7, #8]
 80069ce:	68f8      	ldr	r0, [r7, #12]
 80069d0:	f000 f848 	bl	8006a64 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 80069d4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
	}
 80069d6:	4618      	mov	r0, r3
 80069d8:	3730      	adds	r7, #48	@ 0x30
 80069da:	46bd      	mov	sp, r7
 80069dc:	bd80      	pop	{r7, pc}

080069de <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
	{
 80069de:	b580      	push	{r7, lr}
 80069e0:	b08a      	sub	sp, #40	@ 0x28
 80069e2:	af02      	add	r7, sp, #8
 80069e4:	60f8      	str	r0, [r7, #12]
 80069e6:	60b9      	str	r1, [r7, #8]
 80069e8:	4613      	mov	r3, r2
 80069ea:	71fb      	strb	r3, [r7, #7]
	Queue_t *pxNewQueue;
	size_t xQueueSizeInBytes;
	uint8_t *pucQueueStorage;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 80069ec:	68fb      	ldr	r3, [r7, #12]
 80069ee:	2b00      	cmp	r3, #0
 80069f0:	d10d      	bne.n	8006a0e <xQueueGenericCreate+0x30>
	__asm volatile
 80069f2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80069f6:	b672      	cpsid	i
 80069f8:	f383 8811 	msr	BASEPRI, r3
 80069fc:	f3bf 8f6f 	isb	sy
 8006a00:	f3bf 8f4f 	dsb	sy
 8006a04:	b662      	cpsie	i
 8006a06:	613b      	str	r3, [r7, #16]
}
 8006a08:	bf00      	nop
 8006a0a:	bf00      	nop
 8006a0c:	e7fd      	b.n	8006a0a <xQueueGenericCreate+0x2c>

		if( uxItemSize == ( UBaseType_t ) 0 )
 8006a0e:	68bb      	ldr	r3, [r7, #8]
 8006a10:	2b00      	cmp	r3, #0
 8006a12:	d102      	bne.n	8006a1a <xQueueGenericCreate+0x3c>
		{
			/* There is not going to be a queue storage area. */
			xQueueSizeInBytes = ( size_t ) 0;
 8006a14:	2300      	movs	r3, #0
 8006a16:	61fb      	str	r3, [r7, #28]
 8006a18:	e004      	b.n	8006a24 <xQueueGenericCreate+0x46>
		}
		else
		{
			/* Allocate enough space to hold the maximum number of items that
			can be in the queue at any time. */
			xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8006a1a:	68fb      	ldr	r3, [r7, #12]
 8006a1c:	68ba      	ldr	r2, [r7, #8]
 8006a1e:	fb02 f303 	mul.w	r3, r2, r3
 8006a22:	61fb      	str	r3, [r7, #28]
		alignment requirements of the Queue_t structure - which in this case
		is an int8_t *.  Therefore, whenever the stack alignment requirements
		are greater than or equal to the pointer to char requirements the cast
		is safe.  In other cases alignment requirements are not strict (one or
		two bytes). */
		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
 8006a24:	69fb      	ldr	r3, [r7, #28]
 8006a26:	3350      	adds	r3, #80	@ 0x50
 8006a28:	4618      	mov	r0, r3
 8006a2a:	f002 ffbd 	bl	80099a8 <pvPortMalloc>
 8006a2e:	61b8      	str	r0, [r7, #24]

		if( pxNewQueue != NULL )
 8006a30:	69bb      	ldr	r3, [r7, #24]
 8006a32:	2b00      	cmp	r3, #0
 8006a34:	d011      	beq.n	8006a5a <xQueueGenericCreate+0x7c>
		{
			/* Jump past the queue structure to find the location of the queue
			storage area. */
			pucQueueStorage = ( uint8_t * ) pxNewQueue;
 8006a36:	69bb      	ldr	r3, [r7, #24]
 8006a38:	617b      	str	r3, [r7, #20]
			pucQueueStorage += sizeof( Queue_t ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8006a3a:	697b      	ldr	r3, [r7, #20]
 8006a3c:	3350      	adds	r3, #80	@ 0x50
 8006a3e:	617b      	str	r3, [r7, #20]
			#if( configSUPPORT_STATIC_ALLOCATION == 1 )
			{
				/* Queues can be created either statically or dynamically, so
				note this task was created dynamically in case it is later
				deleted. */
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
 8006a40:	69bb      	ldr	r3, [r7, #24]
 8006a42:	2200      	movs	r2, #0
 8006a44:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8006a48:	79fa      	ldrb	r2, [r7, #7]
 8006a4a:	69bb      	ldr	r3, [r7, #24]
 8006a4c:	9300      	str	r3, [sp, #0]
 8006a4e:	4613      	mov	r3, r2
 8006a50:	697a      	ldr	r2, [r7, #20]
 8006a52:	68b9      	ldr	r1, [r7, #8]
 8006a54:	68f8      	ldr	r0, [r7, #12]
 8006a56:	f000 f805 	bl	8006a64 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 8006a5a:	69bb      	ldr	r3, [r7, #24]
	}
 8006a5c:	4618      	mov	r0, r3
 8006a5e:	3720      	adds	r7, #32
 8006a60:	46bd      	mov	sp, r7
 8006a62:	bd80      	pop	{r7, pc}

08006a64 <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 8006a64:	b580      	push	{r7, lr}
 8006a66:	b084      	sub	sp, #16
 8006a68:	af00      	add	r7, sp, #0
 8006a6a:	60f8      	str	r0, [r7, #12]
 8006a6c:	60b9      	str	r1, [r7, #8]
 8006a6e:	607a      	str	r2, [r7, #4]
 8006a70:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 8006a72:	68bb      	ldr	r3, [r7, #8]
 8006a74:	2b00      	cmp	r3, #0
 8006a76:	d103      	bne.n	8006a80 <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 8006a78:	69bb      	ldr	r3, [r7, #24]
 8006a7a:	69ba      	ldr	r2, [r7, #24]
 8006a7c:	601a      	str	r2, [r3, #0]
 8006a7e:	e002      	b.n	8006a86 <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 8006a80:	69bb      	ldr	r3, [r7, #24]
 8006a82:	687a      	ldr	r2, [r7, #4]
 8006a84:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 8006a86:	69bb      	ldr	r3, [r7, #24]
 8006a88:	68fa      	ldr	r2, [r7, #12]
 8006a8a:	63da      	str	r2, [r3, #60]	@ 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 8006a8c:	69bb      	ldr	r3, [r7, #24]
 8006a8e:	68ba      	ldr	r2, [r7, #8]
 8006a90:	641a      	str	r2, [r3, #64]	@ 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 8006a92:	2101      	movs	r1, #1
 8006a94:	69b8      	ldr	r0, [r7, #24]
 8006a96:	f7ff feaf 	bl	80067f8 <xQueueGenericReset>

	#if ( configUSE_TRACE_FACILITY == 1 )
	{
		pxNewQueue->ucQueueType = ucQueueType;
 8006a9a:	69bb      	ldr	r3, [r7, #24]
 8006a9c:	78fa      	ldrb	r2, [r7, #3]
 8006a9e:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 8006aa2:	bf00      	nop
 8006aa4:	3710      	adds	r7, #16
 8006aa6:	46bd      	mov	sp, r7
 8006aa8:	bd80      	pop	{r7, pc}

08006aaa <prvInitialiseMutex>:
/*-----------------------------------------------------------*/

#if( configUSE_MUTEXES == 1 )

	static void prvInitialiseMutex( Queue_t *pxNewQueue )
	{
 8006aaa:	b580      	push	{r7, lr}
 8006aac:	b082      	sub	sp, #8
 8006aae:	af00      	add	r7, sp, #0
 8006ab0:	6078      	str	r0, [r7, #4]
		if( pxNewQueue != NULL )
 8006ab2:	687b      	ldr	r3, [r7, #4]
 8006ab4:	2b00      	cmp	r3, #0
 8006ab6:	d00e      	beq.n	8006ad6 <prvInitialiseMutex+0x2c>
		{
			/* The queue create function will set all the queue structure members
			correctly for a generic queue, but this function is creating a
			mutex.  Overwrite those members that need to be set differently -
			in particular the information required for priority inheritance. */
			pxNewQueue->u.xSemaphore.xMutexHolder = NULL;
 8006ab8:	687b      	ldr	r3, [r7, #4]
 8006aba:	2200      	movs	r2, #0
 8006abc:	609a      	str	r2, [r3, #8]
			pxNewQueue->uxQueueType = queueQUEUE_IS_MUTEX;
 8006abe:	687b      	ldr	r3, [r7, #4]
 8006ac0:	2200      	movs	r2, #0
 8006ac2:	601a      	str	r2, [r3, #0]

			/* In case this is a recursive mutex. */
			pxNewQueue->u.xSemaphore.uxRecursiveCallCount = 0;
 8006ac4:	687b      	ldr	r3, [r7, #4]
 8006ac6:	2200      	movs	r2, #0
 8006ac8:	60da      	str	r2, [r3, #12]

			traceCREATE_MUTEX( pxNewQueue );

			/* Start with the semaphore in the expected state. */
			( void ) xQueueGenericSend( pxNewQueue, NULL, ( TickType_t ) 0U, queueSEND_TO_BACK );
 8006aca:	2300      	movs	r3, #0
 8006acc:	2200      	movs	r2, #0
 8006ace:	2100      	movs	r1, #0
 8006ad0:	6878      	ldr	r0, [r7, #4]
 8006ad2:	f000 f81d 	bl	8006b10 <xQueueGenericSend>
		}
		else
		{
			traceCREATE_MUTEX_FAILED();
		}
	}
 8006ad6:	bf00      	nop
 8006ad8:	3708      	adds	r7, #8
 8006ada:	46bd      	mov	sp, r7
 8006adc:	bd80      	pop	{r7, pc}

08006ade <xQueueCreateMutex>:
/*-----------------------------------------------------------*/

#if( ( configUSE_MUTEXES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateMutex( const uint8_t ucQueueType )
	{
 8006ade:	b580      	push	{r7, lr}
 8006ae0:	b086      	sub	sp, #24
 8006ae2:	af00      	add	r7, sp, #0
 8006ae4:	4603      	mov	r3, r0
 8006ae6:	71fb      	strb	r3, [r7, #7]
	QueueHandle_t xNewQueue;
	const UBaseType_t uxMutexLength = ( UBaseType_t ) 1, uxMutexSize = ( UBaseType_t ) 0;
 8006ae8:	2301      	movs	r3, #1
 8006aea:	617b      	str	r3, [r7, #20]
 8006aec:	2300      	movs	r3, #0
 8006aee:	613b      	str	r3, [r7, #16]

		xNewQueue = xQueueGenericCreate( uxMutexLength, uxMutexSize, ucQueueType );
 8006af0:	79fb      	ldrb	r3, [r7, #7]
 8006af2:	461a      	mov	r2, r3
 8006af4:	6939      	ldr	r1, [r7, #16]
 8006af6:	6978      	ldr	r0, [r7, #20]
 8006af8:	f7ff ff71 	bl	80069de <xQueueGenericCreate>
 8006afc:	60f8      	str	r0, [r7, #12]
		prvInitialiseMutex( ( Queue_t * ) xNewQueue );
 8006afe:	68f8      	ldr	r0, [r7, #12]
 8006b00:	f7ff ffd3 	bl	8006aaa <prvInitialiseMutex>

		return xNewQueue;
 8006b04:	68fb      	ldr	r3, [r7, #12]
	}
 8006b06:	4618      	mov	r0, r3
 8006b08:	3718      	adds	r7, #24
 8006b0a:	46bd      	mov	sp, r7
 8006b0c:	bd80      	pop	{r7, pc}
	...

08006b10 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 8006b10:	b580      	push	{r7, lr}
 8006b12:	b08e      	sub	sp, #56	@ 0x38
 8006b14:	af00      	add	r7, sp, #0
 8006b16:	60f8      	str	r0, [r7, #12]
 8006b18:	60b9      	str	r1, [r7, #8]
 8006b1a:	607a      	str	r2, [r7, #4]
 8006b1c:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 8006b1e:	2300      	movs	r3, #0
 8006b20:	637b      	str	r3, [r7, #52]	@ 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8006b22:	68fb      	ldr	r3, [r7, #12]
 8006b24:	633b      	str	r3, [r7, #48]	@ 0x30

	configASSERT( pxQueue );
 8006b26:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006b28:	2b00      	cmp	r3, #0
 8006b2a:	d10d      	bne.n	8006b48 <xQueueGenericSend+0x38>
	__asm volatile
 8006b2c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006b30:	b672      	cpsid	i
 8006b32:	f383 8811 	msr	BASEPRI, r3
 8006b36:	f3bf 8f6f 	isb	sy
 8006b3a:	f3bf 8f4f 	dsb	sy
 8006b3e:	b662      	cpsie	i
 8006b40:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 8006b42:	bf00      	nop
 8006b44:	bf00      	nop
 8006b46:	e7fd      	b.n	8006b44 <xQueueGenericSend+0x34>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8006b48:	68bb      	ldr	r3, [r7, #8]
 8006b4a:	2b00      	cmp	r3, #0
 8006b4c:	d103      	bne.n	8006b56 <xQueueGenericSend+0x46>
 8006b4e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006b50:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006b52:	2b00      	cmp	r3, #0
 8006b54:	d101      	bne.n	8006b5a <xQueueGenericSend+0x4a>
 8006b56:	2301      	movs	r3, #1
 8006b58:	e000      	b.n	8006b5c <xQueueGenericSend+0x4c>
 8006b5a:	2300      	movs	r3, #0
 8006b5c:	2b00      	cmp	r3, #0
 8006b5e:	d10d      	bne.n	8006b7c <xQueueGenericSend+0x6c>
	__asm volatile
 8006b60:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006b64:	b672      	cpsid	i
 8006b66:	f383 8811 	msr	BASEPRI, r3
 8006b6a:	f3bf 8f6f 	isb	sy
 8006b6e:	f3bf 8f4f 	dsb	sy
 8006b72:	b662      	cpsie	i
 8006b74:	627b      	str	r3, [r7, #36]	@ 0x24
}
 8006b76:	bf00      	nop
 8006b78:	bf00      	nop
 8006b7a:	e7fd      	b.n	8006b78 <xQueueGenericSend+0x68>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8006b7c:	683b      	ldr	r3, [r7, #0]
 8006b7e:	2b02      	cmp	r3, #2
 8006b80:	d103      	bne.n	8006b8a <xQueueGenericSend+0x7a>
 8006b82:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006b84:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006b86:	2b01      	cmp	r3, #1
 8006b88:	d101      	bne.n	8006b8e <xQueueGenericSend+0x7e>
 8006b8a:	2301      	movs	r3, #1
 8006b8c:	e000      	b.n	8006b90 <xQueueGenericSend+0x80>
 8006b8e:	2300      	movs	r3, #0
 8006b90:	2b00      	cmp	r3, #0
 8006b92:	d10d      	bne.n	8006bb0 <xQueueGenericSend+0xa0>
	__asm volatile
 8006b94:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006b98:	b672      	cpsid	i
 8006b9a:	f383 8811 	msr	BASEPRI, r3
 8006b9e:	f3bf 8f6f 	isb	sy
 8006ba2:	f3bf 8f4f 	dsb	sy
 8006ba6:	b662      	cpsie	i
 8006ba8:	623b      	str	r3, [r7, #32]
}
 8006baa:	bf00      	nop
 8006bac:	bf00      	nop
 8006bae:	e7fd      	b.n	8006bac <xQueueGenericSend+0x9c>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8006bb0:	f001 fcd6 	bl	8008560 <xTaskGetSchedulerState>
 8006bb4:	4603      	mov	r3, r0
 8006bb6:	2b00      	cmp	r3, #0
 8006bb8:	d102      	bne.n	8006bc0 <xQueueGenericSend+0xb0>
 8006bba:	687b      	ldr	r3, [r7, #4]
 8006bbc:	2b00      	cmp	r3, #0
 8006bbe:	d101      	bne.n	8006bc4 <xQueueGenericSend+0xb4>
 8006bc0:	2301      	movs	r3, #1
 8006bc2:	e000      	b.n	8006bc6 <xQueueGenericSend+0xb6>
 8006bc4:	2300      	movs	r3, #0
 8006bc6:	2b00      	cmp	r3, #0
 8006bc8:	d10d      	bne.n	8006be6 <xQueueGenericSend+0xd6>
	__asm volatile
 8006bca:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006bce:	b672      	cpsid	i
 8006bd0:	f383 8811 	msr	BASEPRI, r3
 8006bd4:	f3bf 8f6f 	isb	sy
 8006bd8:	f3bf 8f4f 	dsb	sy
 8006bdc:	b662      	cpsie	i
 8006bde:	61fb      	str	r3, [r7, #28]
}
 8006be0:	bf00      	nop
 8006be2:	bf00      	nop
 8006be4:	e7fd      	b.n	8006be2 <xQueueGenericSend+0xd2>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8006be6:	f002 fdaf 	bl	8009748 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8006bea:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006bec:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8006bee:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006bf0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006bf2:	429a      	cmp	r2, r3
 8006bf4:	d302      	bcc.n	8006bfc <xQueueGenericSend+0xec>
 8006bf6:	683b      	ldr	r3, [r7, #0]
 8006bf8:	2b02      	cmp	r3, #2
 8006bfa:	d129      	bne.n	8006c50 <xQueueGenericSend+0x140>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8006bfc:	683a      	ldr	r2, [r7, #0]
 8006bfe:	68b9      	ldr	r1, [r7, #8]
 8006c00:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8006c02:	f000 fb8d 	bl	8007320 <prvCopyDataToQueue>
 8006c06:	62f8      	str	r0, [r7, #44]	@ 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8006c08:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006c0a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006c0c:	2b00      	cmp	r3, #0
 8006c0e:	d010      	beq.n	8006c32 <xQueueGenericSend+0x122>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8006c10:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006c12:	3324      	adds	r3, #36	@ 0x24
 8006c14:	4618      	mov	r0, r3
 8006c16:	f001 fad5 	bl	80081c4 <xTaskRemoveFromEventList>
 8006c1a:	4603      	mov	r3, r0
 8006c1c:	2b00      	cmp	r3, #0
 8006c1e:	d013      	beq.n	8006c48 <xQueueGenericSend+0x138>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 8006c20:	4b3f      	ldr	r3, [pc, #252]	@ (8006d20 <xQueueGenericSend+0x210>)
 8006c22:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8006c26:	601a      	str	r2, [r3, #0]
 8006c28:	f3bf 8f4f 	dsb	sy
 8006c2c:	f3bf 8f6f 	isb	sy
 8006c30:	e00a      	b.n	8006c48 <xQueueGenericSend+0x138>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 8006c32:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006c34:	2b00      	cmp	r3, #0
 8006c36:	d007      	beq.n	8006c48 <xQueueGenericSend+0x138>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 8006c38:	4b39      	ldr	r3, [pc, #228]	@ (8006d20 <xQueueGenericSend+0x210>)
 8006c3a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8006c3e:	601a      	str	r2, [r3, #0]
 8006c40:	f3bf 8f4f 	dsb	sy
 8006c44:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 8006c48:	f002 fdb4 	bl	80097b4 <vPortExitCritical>
				return pdPASS;
 8006c4c:	2301      	movs	r3, #1
 8006c4e:	e063      	b.n	8006d18 <xQueueGenericSend+0x208>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8006c50:	687b      	ldr	r3, [r7, #4]
 8006c52:	2b00      	cmp	r3, #0
 8006c54:	d103      	bne.n	8006c5e <xQueueGenericSend+0x14e>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8006c56:	f002 fdad 	bl	80097b4 <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 8006c5a:	2300      	movs	r3, #0
 8006c5c:	e05c      	b.n	8006d18 <xQueueGenericSend+0x208>
				}
				else if( xEntryTimeSet == pdFALSE )
 8006c5e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006c60:	2b00      	cmp	r3, #0
 8006c62:	d106      	bne.n	8006c72 <xQueueGenericSend+0x162>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8006c64:	f107 0314 	add.w	r3, r7, #20
 8006c68:	4618      	mov	r0, r3
 8006c6a:	f001 fb11 	bl	8008290 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8006c6e:	2301      	movs	r3, #1
 8006c70:	637b      	str	r3, [r7, #52]	@ 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8006c72:	f002 fd9f 	bl	80097b4 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8006c76:	f001 f85b 	bl	8007d30 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8006c7a:	f002 fd65 	bl	8009748 <vPortEnterCritical>
 8006c7e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006c80:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8006c84:	b25b      	sxtb	r3, r3
 8006c86:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006c8a:	d103      	bne.n	8006c94 <xQueueGenericSend+0x184>
 8006c8c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006c8e:	2200      	movs	r2, #0
 8006c90:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8006c94:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006c96:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8006c9a:	b25b      	sxtb	r3, r3
 8006c9c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006ca0:	d103      	bne.n	8006caa <xQueueGenericSend+0x19a>
 8006ca2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006ca4:	2200      	movs	r2, #0
 8006ca6:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8006caa:	f002 fd83 	bl	80097b4 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8006cae:	1d3a      	adds	r2, r7, #4
 8006cb0:	f107 0314 	add.w	r3, r7, #20
 8006cb4:	4611      	mov	r1, r2
 8006cb6:	4618      	mov	r0, r3
 8006cb8:	f001 fb00 	bl	80082bc <xTaskCheckForTimeOut>
 8006cbc:	4603      	mov	r3, r0
 8006cbe:	2b00      	cmp	r3, #0
 8006cc0:	d124      	bne.n	8006d0c <xQueueGenericSend+0x1fc>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 8006cc2:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8006cc4:	f000 fc24 	bl	8007510 <prvIsQueueFull>
 8006cc8:	4603      	mov	r3, r0
 8006cca:	2b00      	cmp	r3, #0
 8006ccc:	d018      	beq.n	8006d00 <xQueueGenericSend+0x1f0>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 8006cce:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006cd0:	3310      	adds	r3, #16
 8006cd2:	687a      	ldr	r2, [r7, #4]
 8006cd4:	4611      	mov	r1, r2
 8006cd6:	4618      	mov	r0, r3
 8006cd8:	f001 fa1e 	bl	8008118 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 8006cdc:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8006cde:	f000 fbaf 	bl	8007440 <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 8006ce2:	f001 f833 	bl	8007d4c <xTaskResumeAll>
 8006ce6:	4603      	mov	r3, r0
 8006ce8:	2b00      	cmp	r3, #0
 8006cea:	f47f af7c 	bne.w	8006be6 <xQueueGenericSend+0xd6>
				{
					portYIELD_WITHIN_API();
 8006cee:	4b0c      	ldr	r3, [pc, #48]	@ (8006d20 <xQueueGenericSend+0x210>)
 8006cf0:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8006cf4:	601a      	str	r2, [r3, #0]
 8006cf6:	f3bf 8f4f 	dsb	sy
 8006cfa:	f3bf 8f6f 	isb	sy
 8006cfe:	e772      	b.n	8006be6 <xQueueGenericSend+0xd6>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 8006d00:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8006d02:	f000 fb9d 	bl	8007440 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8006d06:	f001 f821 	bl	8007d4c <xTaskResumeAll>
 8006d0a:	e76c      	b.n	8006be6 <xQueueGenericSend+0xd6>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 8006d0c:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8006d0e:	f000 fb97 	bl	8007440 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8006d12:	f001 f81b 	bl	8007d4c <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 8006d16:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 8006d18:	4618      	mov	r0, r3
 8006d1a:	3738      	adds	r7, #56	@ 0x38
 8006d1c:	46bd      	mov	sp, r7
 8006d1e:	bd80      	pop	{r7, pc}
 8006d20:	e000ed04 	.word	0xe000ed04

08006d24 <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 8006d24:	b580      	push	{r7, lr}
 8006d26:	b08e      	sub	sp, #56	@ 0x38
 8006d28:	af00      	add	r7, sp, #0
 8006d2a:	60f8      	str	r0, [r7, #12]
 8006d2c:	60b9      	str	r1, [r7, #8]
 8006d2e:	607a      	str	r2, [r7, #4]
 8006d30:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 8006d32:	68fb      	ldr	r3, [r7, #12]
 8006d34:	633b      	str	r3, [r7, #48]	@ 0x30

	configASSERT( pxQueue );
 8006d36:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006d38:	2b00      	cmp	r3, #0
 8006d3a:	d10d      	bne.n	8006d58 <xQueueGenericSendFromISR+0x34>
	__asm volatile
 8006d3c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006d40:	b672      	cpsid	i
 8006d42:	f383 8811 	msr	BASEPRI, r3
 8006d46:	f3bf 8f6f 	isb	sy
 8006d4a:	f3bf 8f4f 	dsb	sy
 8006d4e:	b662      	cpsie	i
 8006d50:	627b      	str	r3, [r7, #36]	@ 0x24
}
 8006d52:	bf00      	nop
 8006d54:	bf00      	nop
 8006d56:	e7fd      	b.n	8006d54 <xQueueGenericSendFromISR+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8006d58:	68bb      	ldr	r3, [r7, #8]
 8006d5a:	2b00      	cmp	r3, #0
 8006d5c:	d103      	bne.n	8006d66 <xQueueGenericSendFromISR+0x42>
 8006d5e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006d60:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006d62:	2b00      	cmp	r3, #0
 8006d64:	d101      	bne.n	8006d6a <xQueueGenericSendFromISR+0x46>
 8006d66:	2301      	movs	r3, #1
 8006d68:	e000      	b.n	8006d6c <xQueueGenericSendFromISR+0x48>
 8006d6a:	2300      	movs	r3, #0
 8006d6c:	2b00      	cmp	r3, #0
 8006d6e:	d10d      	bne.n	8006d8c <xQueueGenericSendFromISR+0x68>
	__asm volatile
 8006d70:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006d74:	b672      	cpsid	i
 8006d76:	f383 8811 	msr	BASEPRI, r3
 8006d7a:	f3bf 8f6f 	isb	sy
 8006d7e:	f3bf 8f4f 	dsb	sy
 8006d82:	b662      	cpsie	i
 8006d84:	623b      	str	r3, [r7, #32]
}
 8006d86:	bf00      	nop
 8006d88:	bf00      	nop
 8006d8a:	e7fd      	b.n	8006d88 <xQueueGenericSendFromISR+0x64>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8006d8c:	683b      	ldr	r3, [r7, #0]
 8006d8e:	2b02      	cmp	r3, #2
 8006d90:	d103      	bne.n	8006d9a <xQueueGenericSendFromISR+0x76>
 8006d92:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006d94:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006d96:	2b01      	cmp	r3, #1
 8006d98:	d101      	bne.n	8006d9e <xQueueGenericSendFromISR+0x7a>
 8006d9a:	2301      	movs	r3, #1
 8006d9c:	e000      	b.n	8006da0 <xQueueGenericSendFromISR+0x7c>
 8006d9e:	2300      	movs	r3, #0
 8006da0:	2b00      	cmp	r3, #0
 8006da2:	d10d      	bne.n	8006dc0 <xQueueGenericSendFromISR+0x9c>
	__asm volatile
 8006da4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006da8:	b672      	cpsid	i
 8006daa:	f383 8811 	msr	BASEPRI, r3
 8006dae:	f3bf 8f6f 	isb	sy
 8006db2:	f3bf 8f4f 	dsb	sy
 8006db6:	b662      	cpsie	i
 8006db8:	61fb      	str	r3, [r7, #28]
}
 8006dba:	bf00      	nop
 8006dbc:	bf00      	nop
 8006dbe:	e7fd      	b.n	8006dbc <xQueueGenericSendFromISR+0x98>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8006dc0:	f002 fdac 	bl	800991c <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 8006dc4:	f3ef 8211 	mrs	r2, BASEPRI
 8006dc8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006dcc:	b672      	cpsid	i
 8006dce:	f383 8811 	msr	BASEPRI, r3
 8006dd2:	f3bf 8f6f 	isb	sy
 8006dd6:	f3bf 8f4f 	dsb	sy
 8006dda:	b662      	cpsie	i
 8006ddc:	61ba      	str	r2, [r7, #24]
 8006dde:	617b      	str	r3, [r7, #20]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 8006de0:	69bb      	ldr	r3, [r7, #24]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8006de2:	62fb      	str	r3, [r7, #44]	@ 0x2c
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8006de4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006de6:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8006de8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006dea:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006dec:	429a      	cmp	r2, r3
 8006dee:	d302      	bcc.n	8006df6 <xQueueGenericSendFromISR+0xd2>
 8006df0:	683b      	ldr	r3, [r7, #0]
 8006df2:	2b02      	cmp	r3, #2
 8006df4:	d12c      	bne.n	8006e50 <xQueueGenericSendFromISR+0x12c>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 8006df6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006df8:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8006dfc:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8006e00:	683a      	ldr	r2, [r7, #0]
 8006e02:	68b9      	ldr	r1, [r7, #8]
 8006e04:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8006e06:	f000 fa8b 	bl	8007320 <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 8006e0a:	f997 302b 	ldrsb.w	r3, [r7, #43]	@ 0x2b
 8006e0e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006e12:	d112      	bne.n	8006e3a <xQueueGenericSendFromISR+0x116>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8006e14:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006e16:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006e18:	2b00      	cmp	r3, #0
 8006e1a:	d016      	beq.n	8006e4a <xQueueGenericSendFromISR+0x126>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8006e1c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006e1e:	3324      	adds	r3, #36	@ 0x24
 8006e20:	4618      	mov	r0, r3
 8006e22:	f001 f9cf 	bl	80081c4 <xTaskRemoveFromEventList>
 8006e26:	4603      	mov	r3, r0
 8006e28:	2b00      	cmp	r3, #0
 8006e2a:	d00e      	beq.n	8006e4a <xQueueGenericSendFromISR+0x126>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 8006e2c:	687b      	ldr	r3, [r7, #4]
 8006e2e:	2b00      	cmp	r3, #0
 8006e30:	d00b      	beq.n	8006e4a <xQueueGenericSendFromISR+0x126>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 8006e32:	687b      	ldr	r3, [r7, #4]
 8006e34:	2201      	movs	r2, #1
 8006e36:	601a      	str	r2, [r3, #0]
 8006e38:	e007      	b.n	8006e4a <xQueueGenericSendFromISR+0x126>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 8006e3a:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8006e3e:	3301      	adds	r3, #1
 8006e40:	b2db      	uxtb	r3, r3
 8006e42:	b25a      	sxtb	r2, r3
 8006e44:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006e46:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
			}

			xReturn = pdPASS;
 8006e4a:	2301      	movs	r3, #1
 8006e4c:	637b      	str	r3, [r7, #52]	@ 0x34
		{
 8006e4e:	e001      	b.n	8006e54 <xQueueGenericSendFromISR+0x130>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 8006e50:	2300      	movs	r3, #0
 8006e52:	637b      	str	r3, [r7, #52]	@ 0x34
 8006e54:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006e56:	613b      	str	r3, [r7, #16]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 8006e58:	693b      	ldr	r3, [r7, #16]
 8006e5a:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 8006e5e:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8006e60:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
}
 8006e62:	4618      	mov	r0, r3
 8006e64:	3738      	adds	r7, #56	@ 0x38
 8006e66:	46bd      	mov	sp, r7
 8006e68:	bd80      	pop	{r7, pc}
	...

08006e6c <xQueueReceive>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 8006e6c:	b580      	push	{r7, lr}
 8006e6e:	b08c      	sub	sp, #48	@ 0x30
 8006e70:	af00      	add	r7, sp, #0
 8006e72:	60f8      	str	r0, [r7, #12]
 8006e74:	60b9      	str	r1, [r7, #8]
 8006e76:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 8006e78:	2300      	movs	r3, #0
 8006e7a:	62fb      	str	r3, [r7, #44]	@ 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8006e7c:	68fb      	ldr	r3, [r7, #12]
 8006e7e:	62bb      	str	r3, [r7, #40]	@ 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 8006e80:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006e82:	2b00      	cmp	r3, #0
 8006e84:	d10d      	bne.n	8006ea2 <xQueueReceive+0x36>
	__asm volatile
 8006e86:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006e8a:	b672      	cpsid	i
 8006e8c:	f383 8811 	msr	BASEPRI, r3
 8006e90:	f3bf 8f6f 	isb	sy
 8006e94:	f3bf 8f4f 	dsb	sy
 8006e98:	b662      	cpsie	i
 8006e9a:	623b      	str	r3, [r7, #32]
}
 8006e9c:	bf00      	nop
 8006e9e:	bf00      	nop
 8006ea0:	e7fd      	b.n	8006e9e <xQueueReceive+0x32>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8006ea2:	68bb      	ldr	r3, [r7, #8]
 8006ea4:	2b00      	cmp	r3, #0
 8006ea6:	d103      	bne.n	8006eb0 <xQueueReceive+0x44>
 8006ea8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006eaa:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006eac:	2b00      	cmp	r3, #0
 8006eae:	d101      	bne.n	8006eb4 <xQueueReceive+0x48>
 8006eb0:	2301      	movs	r3, #1
 8006eb2:	e000      	b.n	8006eb6 <xQueueReceive+0x4a>
 8006eb4:	2300      	movs	r3, #0
 8006eb6:	2b00      	cmp	r3, #0
 8006eb8:	d10d      	bne.n	8006ed6 <xQueueReceive+0x6a>
	__asm volatile
 8006eba:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006ebe:	b672      	cpsid	i
 8006ec0:	f383 8811 	msr	BASEPRI, r3
 8006ec4:	f3bf 8f6f 	isb	sy
 8006ec8:	f3bf 8f4f 	dsb	sy
 8006ecc:	b662      	cpsie	i
 8006ece:	61fb      	str	r3, [r7, #28]
}
 8006ed0:	bf00      	nop
 8006ed2:	bf00      	nop
 8006ed4:	e7fd      	b.n	8006ed2 <xQueueReceive+0x66>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8006ed6:	f001 fb43 	bl	8008560 <xTaskGetSchedulerState>
 8006eda:	4603      	mov	r3, r0
 8006edc:	2b00      	cmp	r3, #0
 8006ede:	d102      	bne.n	8006ee6 <xQueueReceive+0x7a>
 8006ee0:	687b      	ldr	r3, [r7, #4]
 8006ee2:	2b00      	cmp	r3, #0
 8006ee4:	d101      	bne.n	8006eea <xQueueReceive+0x7e>
 8006ee6:	2301      	movs	r3, #1
 8006ee8:	e000      	b.n	8006eec <xQueueReceive+0x80>
 8006eea:	2300      	movs	r3, #0
 8006eec:	2b00      	cmp	r3, #0
 8006eee:	d10d      	bne.n	8006f0c <xQueueReceive+0xa0>
	__asm volatile
 8006ef0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006ef4:	b672      	cpsid	i
 8006ef6:	f383 8811 	msr	BASEPRI, r3
 8006efa:	f3bf 8f6f 	isb	sy
 8006efe:	f3bf 8f4f 	dsb	sy
 8006f02:	b662      	cpsie	i
 8006f04:	61bb      	str	r3, [r7, #24]
}
 8006f06:	bf00      	nop
 8006f08:	bf00      	nop
 8006f0a:	e7fd      	b.n	8006f08 <xQueueReceive+0x9c>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8006f0c:	f002 fc1c 	bl	8009748 <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8006f10:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006f12:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006f14:	627b      	str	r3, [r7, #36]	@ 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8006f16:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006f18:	2b00      	cmp	r3, #0
 8006f1a:	d01f      	beq.n	8006f5c <xQueueReceive+0xf0>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 8006f1c:	68b9      	ldr	r1, [r7, #8]
 8006f1e:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8006f20:	f000 fa68 	bl	80073f4 <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 8006f24:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006f26:	1e5a      	subs	r2, r3, #1
 8006f28:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006f2a:	639a      	str	r2, [r3, #56]	@ 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8006f2c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006f2e:	691b      	ldr	r3, [r3, #16]
 8006f30:	2b00      	cmp	r3, #0
 8006f32:	d00f      	beq.n	8006f54 <xQueueReceive+0xe8>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8006f34:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006f36:	3310      	adds	r3, #16
 8006f38:	4618      	mov	r0, r3
 8006f3a:	f001 f943 	bl	80081c4 <xTaskRemoveFromEventList>
 8006f3e:	4603      	mov	r3, r0
 8006f40:	2b00      	cmp	r3, #0
 8006f42:	d007      	beq.n	8006f54 <xQueueReceive+0xe8>
					{
						queueYIELD_IF_USING_PREEMPTION();
 8006f44:	4b3c      	ldr	r3, [pc, #240]	@ (8007038 <xQueueReceive+0x1cc>)
 8006f46:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8006f4a:	601a      	str	r2, [r3, #0]
 8006f4c:	f3bf 8f4f 	dsb	sy
 8006f50:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 8006f54:	f002 fc2e 	bl	80097b4 <vPortExitCritical>
				return pdPASS;
 8006f58:	2301      	movs	r3, #1
 8006f5a:	e069      	b.n	8007030 <xQueueReceive+0x1c4>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8006f5c:	687b      	ldr	r3, [r7, #4]
 8006f5e:	2b00      	cmp	r3, #0
 8006f60:	d103      	bne.n	8006f6a <xQueueReceive+0xfe>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8006f62:	f002 fc27 	bl	80097b4 <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 8006f66:	2300      	movs	r3, #0
 8006f68:	e062      	b.n	8007030 <xQueueReceive+0x1c4>
				}
				else if( xEntryTimeSet == pdFALSE )
 8006f6a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006f6c:	2b00      	cmp	r3, #0
 8006f6e:	d106      	bne.n	8006f7e <xQueueReceive+0x112>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8006f70:	f107 0310 	add.w	r3, r7, #16
 8006f74:	4618      	mov	r0, r3
 8006f76:	f001 f98b 	bl	8008290 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8006f7a:	2301      	movs	r3, #1
 8006f7c:	62fb      	str	r3, [r7, #44]	@ 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8006f7e:	f002 fc19 	bl	80097b4 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8006f82:	f000 fed5 	bl	8007d30 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8006f86:	f002 fbdf 	bl	8009748 <vPortEnterCritical>
 8006f8a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006f8c:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8006f90:	b25b      	sxtb	r3, r3
 8006f92:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006f96:	d103      	bne.n	8006fa0 <xQueueReceive+0x134>
 8006f98:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006f9a:	2200      	movs	r2, #0
 8006f9c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8006fa0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006fa2:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8006fa6:	b25b      	sxtb	r3, r3
 8006fa8:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006fac:	d103      	bne.n	8006fb6 <xQueueReceive+0x14a>
 8006fae:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006fb0:	2200      	movs	r2, #0
 8006fb2:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8006fb6:	f002 fbfd 	bl	80097b4 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8006fba:	1d3a      	adds	r2, r7, #4
 8006fbc:	f107 0310 	add.w	r3, r7, #16
 8006fc0:	4611      	mov	r1, r2
 8006fc2:	4618      	mov	r0, r3
 8006fc4:	f001 f97a 	bl	80082bc <xTaskCheckForTimeOut>
 8006fc8:	4603      	mov	r3, r0
 8006fca:	2b00      	cmp	r3, #0
 8006fcc:	d123      	bne.n	8007016 <xQueueReceive+0x1aa>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8006fce:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8006fd0:	f000 fa88 	bl	80074e4 <prvIsQueueEmpty>
 8006fd4:	4603      	mov	r3, r0
 8006fd6:	2b00      	cmp	r3, #0
 8006fd8:	d017      	beq.n	800700a <xQueueReceive+0x19e>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8006fda:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006fdc:	3324      	adds	r3, #36	@ 0x24
 8006fde:	687a      	ldr	r2, [r7, #4]
 8006fe0:	4611      	mov	r1, r2
 8006fe2:	4618      	mov	r0, r3
 8006fe4:	f001 f898 	bl	8008118 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 8006fe8:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8006fea:	f000 fa29 	bl	8007440 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 8006fee:	f000 fead 	bl	8007d4c <xTaskResumeAll>
 8006ff2:	4603      	mov	r3, r0
 8006ff4:	2b00      	cmp	r3, #0
 8006ff6:	d189      	bne.n	8006f0c <xQueueReceive+0xa0>
				{
					portYIELD_WITHIN_API();
 8006ff8:	4b0f      	ldr	r3, [pc, #60]	@ (8007038 <xQueueReceive+0x1cc>)
 8006ffa:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8006ffe:	601a      	str	r2, [r3, #0]
 8007000:	f3bf 8f4f 	dsb	sy
 8007004:	f3bf 8f6f 	isb	sy
 8007008:	e780      	b.n	8006f0c <xQueueReceive+0xa0>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 800700a:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800700c:	f000 fa18 	bl	8007440 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8007010:	f000 fe9c 	bl	8007d4c <xTaskResumeAll>
 8007014:	e77a      	b.n	8006f0c <xQueueReceive+0xa0>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 8007016:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8007018:	f000 fa12 	bl	8007440 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800701c:	f000 fe96 	bl	8007d4c <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8007020:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8007022:	f000 fa5f 	bl	80074e4 <prvIsQueueEmpty>
 8007026:	4603      	mov	r3, r0
 8007028:	2b00      	cmp	r3, #0
 800702a:	f43f af6f 	beq.w	8006f0c <xQueueReceive+0xa0>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 800702e:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 8007030:	4618      	mov	r0, r3
 8007032:	3730      	adds	r7, #48	@ 0x30
 8007034:	46bd      	mov	sp, r7
 8007036:	bd80      	pop	{r7, pc}
 8007038:	e000ed04 	.word	0xe000ed04

0800703c <xQueueSemaphoreTake>:
/*-----------------------------------------------------------*/

BaseType_t xQueueSemaphoreTake( QueueHandle_t xQueue, TickType_t xTicksToWait )
{
 800703c:	b580      	push	{r7, lr}
 800703e:	b08e      	sub	sp, #56	@ 0x38
 8007040:	af00      	add	r7, sp, #0
 8007042:	6078      	str	r0, [r7, #4]
 8007044:	6039      	str	r1, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE;
 8007046:	2300      	movs	r3, #0
 8007048:	637b      	str	r3, [r7, #52]	@ 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 800704a:	687b      	ldr	r3, [r7, #4]
 800704c:	62fb      	str	r3, [r7, #44]	@ 0x2c

#if( configUSE_MUTEXES == 1 )
	BaseType_t xInheritanceOccurred = pdFALSE;
 800704e:	2300      	movs	r3, #0
 8007050:	633b      	str	r3, [r7, #48]	@ 0x30
#endif

	/* Check the queue pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 8007052:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007054:	2b00      	cmp	r3, #0
 8007056:	d10d      	bne.n	8007074 <xQueueSemaphoreTake+0x38>
	__asm volatile
 8007058:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800705c:	b672      	cpsid	i
 800705e:	f383 8811 	msr	BASEPRI, r3
 8007062:	f3bf 8f6f 	isb	sy
 8007066:	f3bf 8f4f 	dsb	sy
 800706a:	b662      	cpsie	i
 800706c:	623b      	str	r3, [r7, #32]
}
 800706e:	bf00      	nop
 8007070:	bf00      	nop
 8007072:	e7fd      	b.n	8007070 <xQueueSemaphoreTake+0x34>

	/* Check this really is a semaphore, in which case the item size will be
	0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 8007074:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007076:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007078:	2b00      	cmp	r3, #0
 800707a:	d00d      	beq.n	8007098 <xQueueSemaphoreTake+0x5c>
	__asm volatile
 800707c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007080:	b672      	cpsid	i
 8007082:	f383 8811 	msr	BASEPRI, r3
 8007086:	f3bf 8f6f 	isb	sy
 800708a:	f3bf 8f4f 	dsb	sy
 800708e:	b662      	cpsie	i
 8007090:	61fb      	str	r3, [r7, #28]
}
 8007092:	bf00      	nop
 8007094:	bf00      	nop
 8007096:	e7fd      	b.n	8007094 <xQueueSemaphoreTake+0x58>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8007098:	f001 fa62 	bl	8008560 <xTaskGetSchedulerState>
 800709c:	4603      	mov	r3, r0
 800709e:	2b00      	cmp	r3, #0
 80070a0:	d102      	bne.n	80070a8 <xQueueSemaphoreTake+0x6c>
 80070a2:	683b      	ldr	r3, [r7, #0]
 80070a4:	2b00      	cmp	r3, #0
 80070a6:	d101      	bne.n	80070ac <xQueueSemaphoreTake+0x70>
 80070a8:	2301      	movs	r3, #1
 80070aa:	e000      	b.n	80070ae <xQueueSemaphoreTake+0x72>
 80070ac:	2300      	movs	r3, #0
 80070ae:	2b00      	cmp	r3, #0
 80070b0:	d10d      	bne.n	80070ce <xQueueSemaphoreTake+0x92>
	__asm volatile
 80070b2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80070b6:	b672      	cpsid	i
 80070b8:	f383 8811 	msr	BASEPRI, r3
 80070bc:	f3bf 8f6f 	isb	sy
 80070c0:	f3bf 8f4f 	dsb	sy
 80070c4:	b662      	cpsie	i
 80070c6:	61bb      	str	r3, [r7, #24]
}
 80070c8:	bf00      	nop
 80070ca:	bf00      	nop
 80070cc:	e7fd      	b.n	80070ca <xQueueSemaphoreTake+0x8e>
	/*lint -save -e904 This function relaxes the coding standard somewhat to allow return
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 80070ce:	f002 fb3b 	bl	8009748 <vPortEnterCritical>
		{
			/* Semaphores are queues with an item size of 0, and where the
			number of messages in the queue is the semaphore's count value. */
			const UBaseType_t uxSemaphoreCount = pxQueue->uxMessagesWaiting;
 80070d2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80070d4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80070d6:	62bb      	str	r3, [r7, #40]	@ 0x28

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxSemaphoreCount > ( UBaseType_t ) 0 )
 80070d8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80070da:	2b00      	cmp	r3, #0
 80070dc:	d024      	beq.n	8007128 <xQueueSemaphoreTake+0xec>
			{
				traceQUEUE_RECEIVE( pxQueue );

				/* Semaphores are queues with a data size of zero and where the
				messages waiting is the semaphore's count.  Reduce the count. */
				pxQueue->uxMessagesWaiting = uxSemaphoreCount - ( UBaseType_t ) 1;
 80070de:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80070e0:	1e5a      	subs	r2, r3, #1
 80070e2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80070e4:	639a      	str	r2, [r3, #56]	@ 0x38

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 80070e6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80070e8:	681b      	ldr	r3, [r3, #0]
 80070ea:	2b00      	cmp	r3, #0
 80070ec:	d104      	bne.n	80070f8 <xQueueSemaphoreTake+0xbc>
					{
						/* Record the information required to implement
						priority inheritance should it become necessary. */
						pxQueue->u.xSemaphore.xMutexHolder = pvTaskIncrementMutexHeldCount();
 80070ee:	f001 fbb9 	bl	8008864 <pvTaskIncrementMutexHeldCount>
 80070f2:	4602      	mov	r2, r0
 80070f4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80070f6:	609a      	str	r2, [r3, #8]
				}
				#endif /* configUSE_MUTEXES */

				/* Check to see if other tasks are blocked waiting to give the
				semaphore, and if so, unblock the highest priority such task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80070f8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80070fa:	691b      	ldr	r3, [r3, #16]
 80070fc:	2b00      	cmp	r3, #0
 80070fe:	d00f      	beq.n	8007120 <xQueueSemaphoreTake+0xe4>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8007100:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007102:	3310      	adds	r3, #16
 8007104:	4618      	mov	r0, r3
 8007106:	f001 f85d 	bl	80081c4 <xTaskRemoveFromEventList>
 800710a:	4603      	mov	r3, r0
 800710c:	2b00      	cmp	r3, #0
 800710e:	d007      	beq.n	8007120 <xQueueSemaphoreTake+0xe4>
					{
						queueYIELD_IF_USING_PREEMPTION();
 8007110:	4b55      	ldr	r3, [pc, #340]	@ (8007268 <xQueueSemaphoreTake+0x22c>)
 8007112:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8007116:	601a      	str	r2, [r3, #0]
 8007118:	f3bf 8f4f 	dsb	sy
 800711c:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 8007120:	f002 fb48 	bl	80097b4 <vPortExitCritical>
				return pdPASS;
 8007124:	2301      	movs	r3, #1
 8007126:	e09a      	b.n	800725e <xQueueSemaphoreTake+0x222>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8007128:	683b      	ldr	r3, [r7, #0]
 800712a:	2b00      	cmp	r3, #0
 800712c:	d114      	bne.n	8007158 <xQueueSemaphoreTake+0x11c>
					/* For inheritance to have occurred there must have been an
					initial timeout, and an adjusted timeout cannot become 0, as
					if it were 0 the function would have exited. */
					#if( configUSE_MUTEXES == 1 )
					{
						configASSERT( xInheritanceOccurred == pdFALSE );
 800712e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007130:	2b00      	cmp	r3, #0
 8007132:	d00d      	beq.n	8007150 <xQueueSemaphoreTake+0x114>
	__asm volatile
 8007134:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007138:	b672      	cpsid	i
 800713a:	f383 8811 	msr	BASEPRI, r3
 800713e:	f3bf 8f6f 	isb	sy
 8007142:	f3bf 8f4f 	dsb	sy
 8007146:	b662      	cpsie	i
 8007148:	617b      	str	r3, [r7, #20]
}
 800714a:	bf00      	nop
 800714c:	bf00      	nop
 800714e:	e7fd      	b.n	800714c <xQueueSemaphoreTake+0x110>
					}
					#endif /* configUSE_MUTEXES */

					/* The semaphore count was 0 and no block time is specified
					(or the block time has expired) so exit now. */
					taskEXIT_CRITICAL();
 8007150:	f002 fb30 	bl	80097b4 <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 8007154:	2300      	movs	r3, #0
 8007156:	e082      	b.n	800725e <xQueueSemaphoreTake+0x222>
				}
				else if( xEntryTimeSet == pdFALSE )
 8007158:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800715a:	2b00      	cmp	r3, #0
 800715c:	d106      	bne.n	800716c <xQueueSemaphoreTake+0x130>
				{
					/* The semaphore count was 0 and a block time was specified
					so configure the timeout structure ready to block. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 800715e:	f107 030c 	add.w	r3, r7, #12
 8007162:	4618      	mov	r0, r3
 8007164:	f001 f894 	bl	8008290 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8007168:	2301      	movs	r3, #1
 800716a:	637b      	str	r3, [r7, #52]	@ 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800716c:	f002 fb22 	bl	80097b4 <vPortExitCritical>

		/* Interrupts and other tasks can give to and take from the semaphore
		now the critical section has been exited. */

		vTaskSuspendAll();
 8007170:	f000 fdde 	bl	8007d30 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8007174:	f002 fae8 	bl	8009748 <vPortEnterCritical>
 8007178:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800717a:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800717e:	b25b      	sxtb	r3, r3
 8007180:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007184:	d103      	bne.n	800718e <xQueueSemaphoreTake+0x152>
 8007186:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007188:	2200      	movs	r2, #0
 800718a:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800718e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007190:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8007194:	b25b      	sxtb	r3, r3
 8007196:	f1b3 3fff 	cmp.w	r3, #4294967295
 800719a:	d103      	bne.n	80071a4 <xQueueSemaphoreTake+0x168>
 800719c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800719e:	2200      	movs	r2, #0
 80071a0:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 80071a4:	f002 fb06 	bl	80097b4 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 80071a8:	463a      	mov	r2, r7
 80071aa:	f107 030c 	add.w	r3, r7, #12
 80071ae:	4611      	mov	r1, r2
 80071b0:	4618      	mov	r0, r3
 80071b2:	f001 f883 	bl	80082bc <xTaskCheckForTimeOut>
 80071b6:	4603      	mov	r3, r0
 80071b8:	2b00      	cmp	r3, #0
 80071ba:	d132      	bne.n	8007222 <xQueueSemaphoreTake+0x1e6>
		{
			/* A block time is specified and not expired.  If the semaphore
			count is 0 then enter the Blocked state to wait for a semaphore to
			become available.  As semaphores are implemented with queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 80071bc:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 80071be:	f000 f991 	bl	80074e4 <prvIsQueueEmpty>
 80071c2:	4603      	mov	r3, r0
 80071c4:	2b00      	cmp	r3, #0
 80071c6:	d026      	beq.n	8007216 <xQueueSemaphoreTake+0x1da>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 80071c8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80071ca:	681b      	ldr	r3, [r3, #0]
 80071cc:	2b00      	cmp	r3, #0
 80071ce:	d109      	bne.n	80071e4 <xQueueSemaphoreTake+0x1a8>
					{
						taskENTER_CRITICAL();
 80071d0:	f002 faba 	bl	8009748 <vPortEnterCritical>
						{
							xInheritanceOccurred = xTaskPriorityInherit( pxQueue->u.xSemaphore.xMutexHolder );
 80071d4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80071d6:	689b      	ldr	r3, [r3, #8]
 80071d8:	4618      	mov	r0, r3
 80071da:	f001 f9df 	bl	800859c <xTaskPriorityInherit>
 80071de:	6338      	str	r0, [r7, #48]	@ 0x30
						}
						taskEXIT_CRITICAL();
 80071e0:	f002 fae8 	bl	80097b4 <vPortExitCritical>
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif

				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 80071e4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80071e6:	3324      	adds	r3, #36	@ 0x24
 80071e8:	683a      	ldr	r2, [r7, #0]
 80071ea:	4611      	mov	r1, r2
 80071ec:	4618      	mov	r0, r3
 80071ee:	f000 ff93 	bl	8008118 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 80071f2:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 80071f4:	f000 f924 	bl	8007440 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 80071f8:	f000 fda8 	bl	8007d4c <xTaskResumeAll>
 80071fc:	4603      	mov	r3, r0
 80071fe:	2b00      	cmp	r3, #0
 8007200:	f47f af65 	bne.w	80070ce <xQueueSemaphoreTake+0x92>
				{
					portYIELD_WITHIN_API();
 8007204:	4b18      	ldr	r3, [pc, #96]	@ (8007268 <xQueueSemaphoreTake+0x22c>)
 8007206:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800720a:	601a      	str	r2, [r3, #0]
 800720c:	f3bf 8f4f 	dsb	sy
 8007210:	f3bf 8f6f 	isb	sy
 8007214:	e75b      	b.n	80070ce <xQueueSemaphoreTake+0x92>
			}
			else
			{
				/* There was no timeout and the semaphore count was not 0, so
				attempt to take the semaphore again. */
				prvUnlockQueue( pxQueue );
 8007216:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8007218:	f000 f912 	bl	8007440 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800721c:	f000 fd96 	bl	8007d4c <xTaskResumeAll>
 8007220:	e755      	b.n	80070ce <xQueueSemaphoreTake+0x92>
			}
		}
		else
		{
			/* Timed out. */
			prvUnlockQueue( pxQueue );
 8007222:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8007224:	f000 f90c 	bl	8007440 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8007228:	f000 fd90 	bl	8007d4c <xTaskResumeAll>

			/* If the semaphore count is 0 exit now as the timeout has
			expired.  Otherwise return to attempt to take the semaphore that is
			known to be available.  As semaphores are implemented by queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800722c:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 800722e:	f000 f959 	bl	80074e4 <prvIsQueueEmpty>
 8007232:	4603      	mov	r3, r0
 8007234:	2b00      	cmp	r3, #0
 8007236:	f43f af4a 	beq.w	80070ce <xQueueSemaphoreTake+0x92>
				#if ( configUSE_MUTEXES == 1 )
				{
					/* xInheritanceOccurred could only have be set if
					pxQueue->uxQueueType == queueQUEUE_IS_MUTEX so no need to
					test the mutex type again to check it is actually a mutex. */
					if( xInheritanceOccurred != pdFALSE )
 800723a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800723c:	2b00      	cmp	r3, #0
 800723e:	d00d      	beq.n	800725c <xQueueSemaphoreTake+0x220>
					{
						taskENTER_CRITICAL();
 8007240:	f002 fa82 	bl	8009748 <vPortEnterCritical>
							/* This task blocking on the mutex caused another
							task to inherit this task's priority.  Now this task
							has timed out the priority should be disinherited
							again, but only as low as the next highest priority
							task that is waiting for the same mutex. */
							uxHighestWaitingPriority = prvGetDisinheritPriorityAfterTimeout( pxQueue );
 8007244:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8007246:	f000 f853 	bl	80072f0 <prvGetDisinheritPriorityAfterTimeout>
 800724a:	6278      	str	r0, [r7, #36]	@ 0x24
							vTaskPriorityDisinheritAfterTimeout( pxQueue->u.xSemaphore.xMutexHolder, uxHighestWaitingPriority );
 800724c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800724e:	689b      	ldr	r3, [r3, #8]
 8007250:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8007252:	4618      	mov	r0, r3
 8007254:	f001 fa7e 	bl	8008754 <vTaskPriorityDisinheritAfterTimeout>
						}
						taskEXIT_CRITICAL();
 8007258:	f002 faac 	bl	80097b4 <vPortExitCritical>
					}
				}
				#endif /* configUSE_MUTEXES */

				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 800725c:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 800725e:	4618      	mov	r0, r3
 8007260:	3738      	adds	r7, #56	@ 0x38
 8007262:	46bd      	mov	sp, r7
 8007264:	bd80      	pop	{r7, pc}
 8007266:	bf00      	nop
 8007268:	e000ed04 	.word	0xe000ed04

0800726c <uxQueueMessagesWaiting>:
	return xReturn;
}
/*-----------------------------------------------------------*/

UBaseType_t uxQueueMessagesWaiting( const QueueHandle_t xQueue )
{
 800726c:	b580      	push	{r7, lr}
 800726e:	b084      	sub	sp, #16
 8007270:	af00      	add	r7, sp, #0
 8007272:	6078      	str	r0, [r7, #4]
UBaseType_t uxReturn;

	configASSERT( xQueue );
 8007274:	687b      	ldr	r3, [r7, #4]
 8007276:	2b00      	cmp	r3, #0
 8007278:	d10d      	bne.n	8007296 <uxQueueMessagesWaiting+0x2a>
	__asm volatile
 800727a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800727e:	b672      	cpsid	i
 8007280:	f383 8811 	msr	BASEPRI, r3
 8007284:	f3bf 8f6f 	isb	sy
 8007288:	f3bf 8f4f 	dsb	sy
 800728c:	b662      	cpsie	i
 800728e:	60bb      	str	r3, [r7, #8]
}
 8007290:	bf00      	nop
 8007292:	bf00      	nop
 8007294:	e7fd      	b.n	8007292 <uxQueueMessagesWaiting+0x26>

	taskENTER_CRITICAL();
 8007296:	f002 fa57 	bl	8009748 <vPortEnterCritical>
	{
		uxReturn = ( ( Queue_t * ) xQueue )->uxMessagesWaiting;
 800729a:	687b      	ldr	r3, [r7, #4]
 800729c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800729e:	60fb      	str	r3, [r7, #12]
	}
	taskEXIT_CRITICAL();
 80072a0:	f002 fa88 	bl	80097b4 <vPortExitCritical>

	return uxReturn;
 80072a4:	68fb      	ldr	r3, [r7, #12]
} /*lint !e818 Pointer cannot be declared const as xQueue is a typedef not pointer. */
 80072a6:	4618      	mov	r0, r3
 80072a8:	3710      	adds	r7, #16
 80072aa:	46bd      	mov	sp, r7
 80072ac:	bd80      	pop	{r7, pc}

080072ae <uxQueueMessagesWaitingFromISR>:
	return uxReturn;
} /*lint !e818 Pointer cannot be declared const as xQueue is a typedef not pointer. */
/*-----------------------------------------------------------*/

UBaseType_t uxQueueMessagesWaitingFromISR( const QueueHandle_t xQueue )
{
 80072ae:	b480      	push	{r7}
 80072b0:	b087      	sub	sp, #28
 80072b2:	af00      	add	r7, sp, #0
 80072b4:	6078      	str	r0, [r7, #4]
UBaseType_t uxReturn;
Queue_t * const pxQueue = xQueue;
 80072b6:	687b      	ldr	r3, [r7, #4]
 80072b8:	617b      	str	r3, [r7, #20]

	configASSERT( pxQueue );
 80072ba:	697b      	ldr	r3, [r7, #20]
 80072bc:	2b00      	cmp	r3, #0
 80072be:	d10d      	bne.n	80072dc <uxQueueMessagesWaitingFromISR+0x2e>
	__asm volatile
 80072c0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80072c4:	b672      	cpsid	i
 80072c6:	f383 8811 	msr	BASEPRI, r3
 80072ca:	f3bf 8f6f 	isb	sy
 80072ce:	f3bf 8f4f 	dsb	sy
 80072d2:	b662      	cpsie	i
 80072d4:	60fb      	str	r3, [r7, #12]
}
 80072d6:	bf00      	nop
 80072d8:	bf00      	nop
 80072da:	e7fd      	b.n	80072d8 <uxQueueMessagesWaitingFromISR+0x2a>
	uxReturn = pxQueue->uxMessagesWaiting;
 80072dc:	697b      	ldr	r3, [r7, #20]
 80072de:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80072e0:	613b      	str	r3, [r7, #16]

	return uxReturn;
 80072e2:	693b      	ldr	r3, [r7, #16]
} /*lint !e818 Pointer cannot be declared const as xQueue is a typedef not pointer. */
 80072e4:	4618      	mov	r0, r3
 80072e6:	371c      	adds	r7, #28
 80072e8:	46bd      	mov	sp, r7
 80072ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80072ee:	4770      	bx	lr

080072f0 <prvGetDisinheritPriorityAfterTimeout>:
/*-----------------------------------------------------------*/

#if( configUSE_MUTEXES == 1 )

	static UBaseType_t prvGetDisinheritPriorityAfterTimeout( const Queue_t * const pxQueue )
	{
 80072f0:	b480      	push	{r7}
 80072f2:	b085      	sub	sp, #20
 80072f4:	af00      	add	r7, sp, #0
 80072f6:	6078      	str	r0, [r7, #4]
		priority, but the waiting task times out, then the holder should
		disinherit the priority - but only down to the highest priority of any
		other tasks that are waiting for the same mutex.  For this purpose,
		return the priority of the highest priority task that is waiting for the
		mutex. */
		if( listCURRENT_LIST_LENGTH( &( pxQueue->xTasksWaitingToReceive ) ) > 0U )
 80072f8:	687b      	ldr	r3, [r7, #4]
 80072fa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80072fc:	2b00      	cmp	r3, #0
 80072fe:	d006      	beq.n	800730e <prvGetDisinheritPriorityAfterTimeout+0x1e>
		{
			uxHighestPriorityOfWaitingTasks = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) listGET_ITEM_VALUE_OF_HEAD_ENTRY( &( pxQueue->xTasksWaitingToReceive ) );
 8007300:	687b      	ldr	r3, [r7, #4]
 8007302:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007304:	681b      	ldr	r3, [r3, #0]
 8007306:	f1c3 0338 	rsb	r3, r3, #56	@ 0x38
 800730a:	60fb      	str	r3, [r7, #12]
 800730c:	e001      	b.n	8007312 <prvGetDisinheritPriorityAfterTimeout+0x22>
		}
		else
		{
			uxHighestPriorityOfWaitingTasks = tskIDLE_PRIORITY;
 800730e:	2300      	movs	r3, #0
 8007310:	60fb      	str	r3, [r7, #12]
		}

		return uxHighestPriorityOfWaitingTasks;
 8007312:	68fb      	ldr	r3, [r7, #12]
	}
 8007314:	4618      	mov	r0, r3
 8007316:	3714      	adds	r7, #20
 8007318:	46bd      	mov	sp, r7
 800731a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800731e:	4770      	bx	lr

08007320 <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 8007320:	b580      	push	{r7, lr}
 8007322:	b086      	sub	sp, #24
 8007324:	af00      	add	r7, sp, #0
 8007326:	60f8      	str	r0, [r7, #12]
 8007328:	60b9      	str	r1, [r7, #8]
 800732a:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 800732c:	2300      	movs	r3, #0
 800732e:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8007330:	68fb      	ldr	r3, [r7, #12]
 8007332:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007334:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 8007336:	68fb      	ldr	r3, [r7, #12]
 8007338:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800733a:	2b00      	cmp	r3, #0
 800733c:	d10d      	bne.n	800735a <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 800733e:	68fb      	ldr	r3, [r7, #12]
 8007340:	681b      	ldr	r3, [r3, #0]
 8007342:	2b00      	cmp	r3, #0
 8007344:	d14d      	bne.n	80073e2 <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 8007346:	68fb      	ldr	r3, [r7, #12]
 8007348:	689b      	ldr	r3, [r3, #8]
 800734a:	4618      	mov	r0, r3
 800734c:	f001 f98e 	bl	800866c <xTaskPriorityDisinherit>
 8007350:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 8007352:	68fb      	ldr	r3, [r7, #12]
 8007354:	2200      	movs	r2, #0
 8007356:	609a      	str	r2, [r3, #8]
 8007358:	e043      	b.n	80073e2 <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 800735a:	687b      	ldr	r3, [r7, #4]
 800735c:	2b00      	cmp	r3, #0
 800735e:	d119      	bne.n	8007394 <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8007360:	68fb      	ldr	r3, [r7, #12]
 8007362:	6858      	ldr	r0, [r3, #4]
 8007364:	68fb      	ldr	r3, [r7, #12]
 8007366:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007368:	461a      	mov	r2, r3
 800736a:	68b9      	ldr	r1, [r7, #8]
 800736c:	f003 fd47 	bl	800adfe <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8007370:	68fb      	ldr	r3, [r7, #12]
 8007372:	685a      	ldr	r2, [r3, #4]
 8007374:	68fb      	ldr	r3, [r7, #12]
 8007376:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007378:	441a      	add	r2, r3
 800737a:	68fb      	ldr	r3, [r7, #12]
 800737c:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 800737e:	68fb      	ldr	r3, [r7, #12]
 8007380:	685a      	ldr	r2, [r3, #4]
 8007382:	68fb      	ldr	r3, [r7, #12]
 8007384:	689b      	ldr	r3, [r3, #8]
 8007386:	429a      	cmp	r2, r3
 8007388:	d32b      	bcc.n	80073e2 <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 800738a:	68fb      	ldr	r3, [r7, #12]
 800738c:	681a      	ldr	r2, [r3, #0]
 800738e:	68fb      	ldr	r3, [r7, #12]
 8007390:	605a      	str	r2, [r3, #4]
 8007392:	e026      	b.n	80073e2 <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 8007394:	68fb      	ldr	r3, [r7, #12]
 8007396:	68d8      	ldr	r0, [r3, #12]
 8007398:	68fb      	ldr	r3, [r7, #12]
 800739a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800739c:	461a      	mov	r2, r3
 800739e:	68b9      	ldr	r1, [r7, #8]
 80073a0:	f003 fd2d 	bl	800adfe <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 80073a4:	68fb      	ldr	r3, [r7, #12]
 80073a6:	68da      	ldr	r2, [r3, #12]
 80073a8:	68fb      	ldr	r3, [r7, #12]
 80073aa:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80073ac:	425b      	negs	r3, r3
 80073ae:	441a      	add	r2, r3
 80073b0:	68fb      	ldr	r3, [r7, #12]
 80073b2:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 80073b4:	68fb      	ldr	r3, [r7, #12]
 80073b6:	68da      	ldr	r2, [r3, #12]
 80073b8:	68fb      	ldr	r3, [r7, #12]
 80073ba:	681b      	ldr	r3, [r3, #0]
 80073bc:	429a      	cmp	r2, r3
 80073be:	d207      	bcs.n	80073d0 <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 80073c0:	68fb      	ldr	r3, [r7, #12]
 80073c2:	689a      	ldr	r2, [r3, #8]
 80073c4:	68fb      	ldr	r3, [r7, #12]
 80073c6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80073c8:	425b      	negs	r3, r3
 80073ca:	441a      	add	r2, r3
 80073cc:	68fb      	ldr	r3, [r7, #12]
 80073ce:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 80073d0:	687b      	ldr	r3, [r7, #4]
 80073d2:	2b02      	cmp	r3, #2
 80073d4:	d105      	bne.n	80073e2 <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 80073d6:	693b      	ldr	r3, [r7, #16]
 80073d8:	2b00      	cmp	r3, #0
 80073da:	d002      	beq.n	80073e2 <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 80073dc:	693b      	ldr	r3, [r7, #16]
 80073de:	3b01      	subs	r3, #1
 80073e0:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 80073e2:	693b      	ldr	r3, [r7, #16]
 80073e4:	1c5a      	adds	r2, r3, #1
 80073e6:	68fb      	ldr	r3, [r7, #12]
 80073e8:	639a      	str	r2, [r3, #56]	@ 0x38

	return xReturn;
 80073ea:	697b      	ldr	r3, [r7, #20]
}
 80073ec:	4618      	mov	r0, r3
 80073ee:	3718      	adds	r7, #24
 80073f0:	46bd      	mov	sp, r7
 80073f2:	bd80      	pop	{r7, pc}

080073f4 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 80073f4:	b580      	push	{r7, lr}
 80073f6:	b082      	sub	sp, #8
 80073f8:	af00      	add	r7, sp, #0
 80073fa:	6078      	str	r0, [r7, #4]
 80073fc:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 80073fe:	687b      	ldr	r3, [r7, #4]
 8007400:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007402:	2b00      	cmp	r3, #0
 8007404:	d018      	beq.n	8007438 <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8007406:	687b      	ldr	r3, [r7, #4]
 8007408:	68da      	ldr	r2, [r3, #12]
 800740a:	687b      	ldr	r3, [r7, #4]
 800740c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800740e:	441a      	add	r2, r3
 8007410:	687b      	ldr	r3, [r7, #4]
 8007412:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 8007414:	687b      	ldr	r3, [r7, #4]
 8007416:	68da      	ldr	r2, [r3, #12]
 8007418:	687b      	ldr	r3, [r7, #4]
 800741a:	689b      	ldr	r3, [r3, #8]
 800741c:	429a      	cmp	r2, r3
 800741e:	d303      	bcc.n	8007428 <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 8007420:	687b      	ldr	r3, [r7, #4]
 8007422:	681a      	ldr	r2, [r3, #0]
 8007424:	687b      	ldr	r3, [r7, #4]
 8007426:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8007428:	687b      	ldr	r3, [r7, #4]
 800742a:	68d9      	ldr	r1, [r3, #12]
 800742c:	687b      	ldr	r3, [r7, #4]
 800742e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007430:	461a      	mov	r2, r3
 8007432:	6838      	ldr	r0, [r7, #0]
 8007434:	f003 fce3 	bl	800adfe <memcpy>
	}
}
 8007438:	bf00      	nop
 800743a:	3708      	adds	r7, #8
 800743c:	46bd      	mov	sp, r7
 800743e:	bd80      	pop	{r7, pc}

08007440 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 8007440:	b580      	push	{r7, lr}
 8007442:	b084      	sub	sp, #16
 8007444:	af00      	add	r7, sp, #0
 8007446:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 8007448:	f002 f97e 	bl	8009748 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 800744c:	687b      	ldr	r3, [r7, #4]
 800744e:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8007452:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8007454:	e011      	b.n	800747a <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8007456:	687b      	ldr	r3, [r7, #4]
 8007458:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800745a:	2b00      	cmp	r3, #0
 800745c:	d012      	beq.n	8007484 <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800745e:	687b      	ldr	r3, [r7, #4]
 8007460:	3324      	adds	r3, #36	@ 0x24
 8007462:	4618      	mov	r0, r3
 8007464:	f000 feae 	bl	80081c4 <xTaskRemoveFromEventList>
 8007468:	4603      	mov	r3, r0
 800746a:	2b00      	cmp	r3, #0
 800746c:	d001      	beq.n	8007472 <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 800746e:	f000 ff8d 	bl	800838c <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 8007472:	7bfb      	ldrb	r3, [r7, #15]
 8007474:	3b01      	subs	r3, #1
 8007476:	b2db      	uxtb	r3, r3
 8007478:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 800747a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800747e:	2b00      	cmp	r3, #0
 8007480:	dce9      	bgt.n	8007456 <prvUnlockQueue+0x16>
 8007482:	e000      	b.n	8007486 <prvUnlockQueue+0x46>
					break;
 8007484:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 8007486:	687b      	ldr	r3, [r7, #4]
 8007488:	22ff      	movs	r2, #255	@ 0xff
 800748a:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
	}
	taskEXIT_CRITICAL();
 800748e:	f002 f991 	bl	80097b4 <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 8007492:	f002 f959 	bl	8009748 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 8007496:	687b      	ldr	r3, [r7, #4]
 8007498:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800749c:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 800749e:	e011      	b.n	80074c4 <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80074a0:	687b      	ldr	r3, [r7, #4]
 80074a2:	691b      	ldr	r3, [r3, #16]
 80074a4:	2b00      	cmp	r3, #0
 80074a6:	d012      	beq.n	80074ce <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80074a8:	687b      	ldr	r3, [r7, #4]
 80074aa:	3310      	adds	r3, #16
 80074ac:	4618      	mov	r0, r3
 80074ae:	f000 fe89 	bl	80081c4 <xTaskRemoveFromEventList>
 80074b2:	4603      	mov	r3, r0
 80074b4:	2b00      	cmp	r3, #0
 80074b6:	d001      	beq.n	80074bc <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 80074b8:	f000 ff68 	bl	800838c <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 80074bc:	7bbb      	ldrb	r3, [r7, #14]
 80074be:	3b01      	subs	r3, #1
 80074c0:	b2db      	uxtb	r3, r3
 80074c2:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 80074c4:	f997 300e 	ldrsb.w	r3, [r7, #14]
 80074c8:	2b00      	cmp	r3, #0
 80074ca:	dce9      	bgt.n	80074a0 <prvUnlockQueue+0x60>
 80074cc:	e000      	b.n	80074d0 <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 80074ce:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 80074d0:	687b      	ldr	r3, [r7, #4]
 80074d2:	22ff      	movs	r2, #255	@ 0xff
 80074d4:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
	}
	taskEXIT_CRITICAL();
 80074d8:	f002 f96c 	bl	80097b4 <vPortExitCritical>
}
 80074dc:	bf00      	nop
 80074de:	3710      	adds	r7, #16
 80074e0:	46bd      	mov	sp, r7
 80074e2:	bd80      	pop	{r7, pc}

080074e4 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 80074e4:	b580      	push	{r7, lr}
 80074e6:	b084      	sub	sp, #16
 80074e8:	af00      	add	r7, sp, #0
 80074ea:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 80074ec:	f002 f92c 	bl	8009748 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 80074f0:	687b      	ldr	r3, [r7, #4]
 80074f2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80074f4:	2b00      	cmp	r3, #0
 80074f6:	d102      	bne.n	80074fe <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 80074f8:	2301      	movs	r3, #1
 80074fa:	60fb      	str	r3, [r7, #12]
 80074fc:	e001      	b.n	8007502 <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 80074fe:	2300      	movs	r3, #0
 8007500:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8007502:	f002 f957 	bl	80097b4 <vPortExitCritical>

	return xReturn;
 8007506:	68fb      	ldr	r3, [r7, #12]
}
 8007508:	4618      	mov	r0, r3
 800750a:	3710      	adds	r7, #16
 800750c:	46bd      	mov	sp, r7
 800750e:	bd80      	pop	{r7, pc}

08007510 <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 8007510:	b580      	push	{r7, lr}
 8007512:	b084      	sub	sp, #16
 8007514:	af00      	add	r7, sp, #0
 8007516:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8007518:	f002 f916 	bl	8009748 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 800751c:	687b      	ldr	r3, [r7, #4]
 800751e:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8007520:	687b      	ldr	r3, [r7, #4]
 8007522:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007524:	429a      	cmp	r2, r3
 8007526:	d102      	bne.n	800752e <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 8007528:	2301      	movs	r3, #1
 800752a:	60fb      	str	r3, [r7, #12]
 800752c:	e001      	b.n	8007532 <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 800752e:	2300      	movs	r3, #0
 8007530:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8007532:	f002 f93f 	bl	80097b4 <vPortExitCritical>

	return xReturn;
 8007536:	68fb      	ldr	r3, [r7, #12]
}
 8007538:	4618      	mov	r0, r3
 800753a:	3710      	adds	r7, #16
 800753c:	46bd      	mov	sp, r7
 800753e:	bd80      	pop	{r7, pc}

08007540 <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 8007540:	b480      	push	{r7}
 8007542:	b085      	sub	sp, #20
 8007544:	af00      	add	r7, sp, #0
 8007546:	6078      	str	r0, [r7, #4]
 8007548:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 800754a:	2300      	movs	r3, #0
 800754c:	60fb      	str	r3, [r7, #12]
 800754e:	e014      	b.n	800757a <vQueueAddToRegistry+0x3a>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 8007550:	4a0f      	ldr	r2, [pc, #60]	@ (8007590 <vQueueAddToRegistry+0x50>)
 8007552:	68fb      	ldr	r3, [r7, #12]
 8007554:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 8007558:	2b00      	cmp	r3, #0
 800755a:	d10b      	bne.n	8007574 <vQueueAddToRegistry+0x34>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 800755c:	490c      	ldr	r1, [pc, #48]	@ (8007590 <vQueueAddToRegistry+0x50>)
 800755e:	68fb      	ldr	r3, [r7, #12]
 8007560:	683a      	ldr	r2, [r7, #0]
 8007562:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 8007566:	4a0a      	ldr	r2, [pc, #40]	@ (8007590 <vQueueAddToRegistry+0x50>)
 8007568:	68fb      	ldr	r3, [r7, #12]
 800756a:	00db      	lsls	r3, r3, #3
 800756c:	4413      	add	r3, r2
 800756e:	687a      	ldr	r2, [r7, #4]
 8007570:	605a      	str	r2, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 8007572:	e006      	b.n	8007582 <vQueueAddToRegistry+0x42>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8007574:	68fb      	ldr	r3, [r7, #12]
 8007576:	3301      	adds	r3, #1
 8007578:	60fb      	str	r3, [r7, #12]
 800757a:	68fb      	ldr	r3, [r7, #12]
 800757c:	2b07      	cmp	r3, #7
 800757e:	d9e7      	bls.n	8007550 <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 8007580:	bf00      	nop
 8007582:	bf00      	nop
 8007584:	3714      	adds	r7, #20
 8007586:	46bd      	mov	sp, r7
 8007588:	f85d 7b04 	ldr.w	r7, [sp], #4
 800758c:	4770      	bx	lr
 800758e:	bf00      	nop
 8007590:	200010c0 	.word	0x200010c0

08007594 <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8007594:	b580      	push	{r7, lr}
 8007596:	b086      	sub	sp, #24
 8007598:	af00      	add	r7, sp, #0
 800759a:	60f8      	str	r0, [r7, #12]
 800759c:	60b9      	str	r1, [r7, #8]
 800759e:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = xQueue;
 80075a0:	68fb      	ldr	r3, [r7, #12]
 80075a2:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 80075a4:	f002 f8d0 	bl	8009748 <vPortEnterCritical>
 80075a8:	697b      	ldr	r3, [r7, #20]
 80075aa:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 80075ae:	b25b      	sxtb	r3, r3
 80075b0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80075b4:	d103      	bne.n	80075be <vQueueWaitForMessageRestricted+0x2a>
 80075b6:	697b      	ldr	r3, [r7, #20]
 80075b8:	2200      	movs	r2, #0
 80075ba:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80075be:	697b      	ldr	r3, [r7, #20]
 80075c0:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 80075c4:	b25b      	sxtb	r3, r3
 80075c6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80075ca:	d103      	bne.n	80075d4 <vQueueWaitForMessageRestricted+0x40>
 80075cc:	697b      	ldr	r3, [r7, #20]
 80075ce:	2200      	movs	r2, #0
 80075d0:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 80075d4:	f002 f8ee 	bl	80097b4 <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 80075d8:	697b      	ldr	r3, [r7, #20]
 80075da:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80075dc:	2b00      	cmp	r3, #0
 80075de:	d106      	bne.n	80075ee <vQueueWaitForMessageRestricted+0x5a>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 80075e0:	697b      	ldr	r3, [r7, #20]
 80075e2:	3324      	adds	r3, #36	@ 0x24
 80075e4:	687a      	ldr	r2, [r7, #4]
 80075e6:	68b9      	ldr	r1, [r7, #8]
 80075e8:	4618      	mov	r0, r3
 80075ea:	f000 fdbd 	bl	8008168 <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 80075ee:	6978      	ldr	r0, [r7, #20]
 80075f0:	f7ff ff26 	bl	8007440 <prvUnlockQueue>
	}
 80075f4:	bf00      	nop
 80075f6:	3718      	adds	r7, #24
 80075f8:	46bd      	mov	sp, r7
 80075fa:	bd80      	pop	{r7, pc}

080075fc <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 80075fc:	b580      	push	{r7, lr}
 80075fe:	b08e      	sub	sp, #56	@ 0x38
 8007600:	af04      	add	r7, sp, #16
 8007602:	60f8      	str	r0, [r7, #12]
 8007604:	60b9      	str	r1, [r7, #8]
 8007606:	607a      	str	r2, [r7, #4]
 8007608:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 800760a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800760c:	2b00      	cmp	r3, #0
 800760e:	d10d      	bne.n	800762c <xTaskCreateStatic+0x30>
	__asm volatile
 8007610:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007614:	b672      	cpsid	i
 8007616:	f383 8811 	msr	BASEPRI, r3
 800761a:	f3bf 8f6f 	isb	sy
 800761e:	f3bf 8f4f 	dsb	sy
 8007622:	b662      	cpsie	i
 8007624:	623b      	str	r3, [r7, #32]
}
 8007626:	bf00      	nop
 8007628:	bf00      	nop
 800762a:	e7fd      	b.n	8007628 <xTaskCreateStatic+0x2c>
		configASSERT( pxTaskBuffer != NULL );
 800762c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800762e:	2b00      	cmp	r3, #0
 8007630:	d10d      	bne.n	800764e <xTaskCreateStatic+0x52>
	__asm volatile
 8007632:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007636:	b672      	cpsid	i
 8007638:	f383 8811 	msr	BASEPRI, r3
 800763c:	f3bf 8f6f 	isb	sy
 8007640:	f3bf 8f4f 	dsb	sy
 8007644:	b662      	cpsie	i
 8007646:	61fb      	str	r3, [r7, #28]
}
 8007648:	bf00      	nop
 800764a:	bf00      	nop
 800764c:	e7fd      	b.n	800764a <xTaskCreateStatic+0x4e>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 800764e:	23a8      	movs	r3, #168	@ 0xa8
 8007650:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 8007652:	693b      	ldr	r3, [r7, #16]
 8007654:	2ba8      	cmp	r3, #168	@ 0xa8
 8007656:	d00d      	beq.n	8007674 <xTaskCreateStatic+0x78>
	__asm volatile
 8007658:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800765c:	b672      	cpsid	i
 800765e:	f383 8811 	msr	BASEPRI, r3
 8007662:	f3bf 8f6f 	isb	sy
 8007666:	f3bf 8f4f 	dsb	sy
 800766a:	b662      	cpsie	i
 800766c:	61bb      	str	r3, [r7, #24]
}
 800766e:	bf00      	nop
 8007670:	bf00      	nop
 8007672:	e7fd      	b.n	8007670 <xTaskCreateStatic+0x74>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 8007674:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 8007676:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007678:	2b00      	cmp	r3, #0
 800767a:	d01e      	beq.n	80076ba <xTaskCreateStatic+0xbe>
 800767c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800767e:	2b00      	cmp	r3, #0
 8007680:	d01b      	beq.n	80076ba <xTaskCreateStatic+0xbe>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8007682:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007684:	627b      	str	r3, [r7, #36]	@ 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 8007686:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007688:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800768a:	631a      	str	r2, [r3, #48]	@ 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 800768c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800768e:	2202      	movs	r2, #2
 8007690:	f883 20a5 	strb.w	r2, [r3, #165]	@ 0xa5
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 8007694:	2300      	movs	r3, #0
 8007696:	9303      	str	r3, [sp, #12]
 8007698:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800769a:	9302      	str	r3, [sp, #8]
 800769c:	f107 0314 	add.w	r3, r7, #20
 80076a0:	9301      	str	r3, [sp, #4]
 80076a2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80076a4:	9300      	str	r3, [sp, #0]
 80076a6:	683b      	ldr	r3, [r7, #0]
 80076a8:	687a      	ldr	r2, [r7, #4]
 80076aa:	68b9      	ldr	r1, [r7, #8]
 80076ac:	68f8      	ldr	r0, [r7, #12]
 80076ae:	f000 f851 	bl	8007754 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 80076b2:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 80076b4:	f000 f8f8 	bl	80078a8 <prvAddNewTaskToReadyList>
 80076b8:	e001      	b.n	80076be <xTaskCreateStatic+0xc2>
		}
		else
		{
			xReturn = NULL;
 80076ba:	2300      	movs	r3, #0
 80076bc:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 80076be:	697b      	ldr	r3, [r7, #20]
	}
 80076c0:	4618      	mov	r0, r3
 80076c2:	3728      	adds	r7, #40	@ 0x28
 80076c4:	46bd      	mov	sp, r7
 80076c6:	bd80      	pop	{r7, pc}

080076c8 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 80076c8:	b580      	push	{r7, lr}
 80076ca:	b08c      	sub	sp, #48	@ 0x30
 80076cc:	af04      	add	r7, sp, #16
 80076ce:	60f8      	str	r0, [r7, #12]
 80076d0:	60b9      	str	r1, [r7, #8]
 80076d2:	603b      	str	r3, [r7, #0]
 80076d4:	4613      	mov	r3, r2
 80076d6:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 80076d8:	88fb      	ldrh	r3, [r7, #6]
 80076da:	009b      	lsls	r3, r3, #2
 80076dc:	4618      	mov	r0, r3
 80076de:	f002 f963 	bl	80099a8 <pvPortMalloc>
 80076e2:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 80076e4:	697b      	ldr	r3, [r7, #20]
 80076e6:	2b00      	cmp	r3, #0
 80076e8:	d00e      	beq.n	8007708 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 80076ea:	20a8      	movs	r0, #168	@ 0xa8
 80076ec:	f002 f95c 	bl	80099a8 <pvPortMalloc>
 80076f0:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 80076f2:	69fb      	ldr	r3, [r7, #28]
 80076f4:	2b00      	cmp	r3, #0
 80076f6:	d003      	beq.n	8007700 <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 80076f8:	69fb      	ldr	r3, [r7, #28]
 80076fa:	697a      	ldr	r2, [r7, #20]
 80076fc:	631a      	str	r2, [r3, #48]	@ 0x30
 80076fe:	e005      	b.n	800770c <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 8007700:	6978      	ldr	r0, [r7, #20]
 8007702:	f002 fa1f 	bl	8009b44 <vPortFree>
 8007706:	e001      	b.n	800770c <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 8007708:	2300      	movs	r3, #0
 800770a:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 800770c:	69fb      	ldr	r3, [r7, #28]
 800770e:	2b00      	cmp	r3, #0
 8007710:	d017      	beq.n	8007742 <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 8007712:	69fb      	ldr	r3, [r7, #28]
 8007714:	2200      	movs	r2, #0
 8007716:	f883 20a5 	strb.w	r2, [r3, #165]	@ 0xa5
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 800771a:	88fa      	ldrh	r2, [r7, #6]
 800771c:	2300      	movs	r3, #0
 800771e:	9303      	str	r3, [sp, #12]
 8007720:	69fb      	ldr	r3, [r7, #28]
 8007722:	9302      	str	r3, [sp, #8]
 8007724:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007726:	9301      	str	r3, [sp, #4]
 8007728:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800772a:	9300      	str	r3, [sp, #0]
 800772c:	683b      	ldr	r3, [r7, #0]
 800772e:	68b9      	ldr	r1, [r7, #8]
 8007730:	68f8      	ldr	r0, [r7, #12]
 8007732:	f000 f80f 	bl	8007754 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8007736:	69f8      	ldr	r0, [r7, #28]
 8007738:	f000 f8b6 	bl	80078a8 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 800773c:	2301      	movs	r3, #1
 800773e:	61bb      	str	r3, [r7, #24]
 8007740:	e002      	b.n	8007748 <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 8007742:	f04f 33ff 	mov.w	r3, #4294967295
 8007746:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 8007748:	69bb      	ldr	r3, [r7, #24]
	}
 800774a:	4618      	mov	r0, r3
 800774c:	3720      	adds	r7, #32
 800774e:	46bd      	mov	sp, r7
 8007750:	bd80      	pop	{r7, pc}
	...

08007754 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 8007754:	b580      	push	{r7, lr}
 8007756:	b088      	sub	sp, #32
 8007758:	af00      	add	r7, sp, #0
 800775a:	60f8      	str	r0, [r7, #12]
 800775c:	60b9      	str	r1, [r7, #8]
 800775e:	607a      	str	r2, [r7, #4]
 8007760:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 8007762:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007764:	6b18      	ldr	r0, [r3, #48]	@ 0x30
 8007766:	687b      	ldr	r3, [r7, #4]
 8007768:	009b      	lsls	r3, r3, #2
 800776a:	461a      	mov	r2, r3
 800776c:	21a5      	movs	r1, #165	@ 0xa5
 800776e:	f003 fa5d 	bl	800ac2c <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 8007772:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007774:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8007776:	6879      	ldr	r1, [r7, #4]
 8007778:	f06f 4340 	mvn.w	r3, #3221225472	@ 0xc0000000
 800777c:	440b      	add	r3, r1
 800777e:	009b      	lsls	r3, r3, #2
 8007780:	4413      	add	r3, r2
 8007782:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 8007784:	69bb      	ldr	r3, [r7, #24]
 8007786:	f023 0307 	bic.w	r3, r3, #7
 800778a:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 800778c:	69bb      	ldr	r3, [r7, #24]
 800778e:	f003 0307 	and.w	r3, r3, #7
 8007792:	2b00      	cmp	r3, #0
 8007794:	d00d      	beq.n	80077b2 <prvInitialiseNewTask+0x5e>
	__asm volatile
 8007796:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800779a:	b672      	cpsid	i
 800779c:	f383 8811 	msr	BASEPRI, r3
 80077a0:	f3bf 8f6f 	isb	sy
 80077a4:	f3bf 8f4f 	dsb	sy
 80077a8:	b662      	cpsie	i
 80077aa:	617b      	str	r3, [r7, #20]
}
 80077ac:	bf00      	nop
 80077ae:	bf00      	nop
 80077b0:	e7fd      	b.n	80077ae <prvInitialiseNewTask+0x5a>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 80077b2:	68bb      	ldr	r3, [r7, #8]
 80077b4:	2b00      	cmp	r3, #0
 80077b6:	d01f      	beq.n	80077f8 <prvInitialiseNewTask+0xa4>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 80077b8:	2300      	movs	r3, #0
 80077ba:	61fb      	str	r3, [r7, #28]
 80077bc:	e012      	b.n	80077e4 <prvInitialiseNewTask+0x90>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 80077be:	68ba      	ldr	r2, [r7, #8]
 80077c0:	69fb      	ldr	r3, [r7, #28]
 80077c2:	4413      	add	r3, r2
 80077c4:	7819      	ldrb	r1, [r3, #0]
 80077c6:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80077c8:	69fb      	ldr	r3, [r7, #28]
 80077ca:	4413      	add	r3, r2
 80077cc:	3334      	adds	r3, #52	@ 0x34
 80077ce:	460a      	mov	r2, r1
 80077d0:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 80077d2:	68ba      	ldr	r2, [r7, #8]
 80077d4:	69fb      	ldr	r3, [r7, #28]
 80077d6:	4413      	add	r3, r2
 80077d8:	781b      	ldrb	r3, [r3, #0]
 80077da:	2b00      	cmp	r3, #0
 80077dc:	d006      	beq.n	80077ec <prvInitialiseNewTask+0x98>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 80077de:	69fb      	ldr	r3, [r7, #28]
 80077e0:	3301      	adds	r3, #1
 80077e2:	61fb      	str	r3, [r7, #28]
 80077e4:	69fb      	ldr	r3, [r7, #28]
 80077e6:	2b0f      	cmp	r3, #15
 80077e8:	d9e9      	bls.n	80077be <prvInitialiseNewTask+0x6a>
 80077ea:	e000      	b.n	80077ee <prvInitialiseNewTask+0x9a>
			{
				break;
 80077ec:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 80077ee:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80077f0:	2200      	movs	r2, #0
 80077f2:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 80077f6:	e003      	b.n	8007800 <prvInitialiseNewTask+0xac>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 80077f8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80077fa:	2200      	movs	r2, #0
 80077fc:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 8007800:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007802:	2b37      	cmp	r3, #55	@ 0x37
 8007804:	d901      	bls.n	800780a <prvInitialiseNewTask+0xb6>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 8007806:	2337      	movs	r3, #55	@ 0x37
 8007808:	62bb      	str	r3, [r7, #40]	@ 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 800780a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800780c:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800780e:	62da      	str	r2, [r3, #44]	@ 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 8007810:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007812:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8007814:	64da      	str	r2, [r3, #76]	@ 0x4c
		pxNewTCB->uxMutexesHeld = 0;
 8007816:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007818:	2200      	movs	r2, #0
 800781a:	651a      	str	r2, [r3, #80]	@ 0x50
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 800781c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800781e:	3304      	adds	r3, #4
 8007820:	4618      	mov	r0, r3
 8007822:	f7fe ff55 	bl	80066d0 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 8007826:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007828:	3318      	adds	r3, #24
 800782a:	4618      	mov	r0, r3
 800782c:	f7fe ff50 	bl	80066d0 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 8007830:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007832:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8007834:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8007836:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007838:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 800783c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800783e:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 8007840:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007842:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8007844:	625a      	str	r2, [r3, #36]	@ 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 8007846:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007848:	2200      	movs	r2, #0
 800784a:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 800784e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007850:	2200      	movs	r2, #0
 8007852:	f883 20a4 	strb.w	r2, [r3, #164]	@ 0xa4
	#endif

	#if ( configUSE_NEWLIB_REENTRANT == 1 )
	{
		/* Initialise this task's Newlib reent structure. */
		_REENT_INIT_PTR( ( &( pxNewTCB->xNewLib_reent ) ) );
 8007856:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007858:	3354      	adds	r3, #84	@ 0x54
 800785a:	224c      	movs	r2, #76	@ 0x4c
 800785c:	2100      	movs	r1, #0
 800785e:	4618      	mov	r0, r3
 8007860:	f003 f9e4 	bl	800ac2c <memset>
 8007864:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007866:	4a0d      	ldr	r2, [pc, #52]	@ (800789c <prvInitialiseNewTask+0x148>)
 8007868:	659a      	str	r2, [r3, #88]	@ 0x58
 800786a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800786c:	4a0c      	ldr	r2, [pc, #48]	@ (80078a0 <prvInitialiseNewTask+0x14c>)
 800786e:	65da      	str	r2, [r3, #92]	@ 0x5c
 8007870:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007872:	4a0c      	ldr	r2, [pc, #48]	@ (80078a4 <prvInitialiseNewTask+0x150>)
 8007874:	661a      	str	r2, [r3, #96]	@ 0x60
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8007876:	683a      	ldr	r2, [r7, #0]
 8007878:	68f9      	ldr	r1, [r7, #12]
 800787a:	69b8      	ldr	r0, [r7, #24]
 800787c:	f001 fe38 	bl	80094f0 <pxPortInitialiseStack>
 8007880:	4602      	mov	r2, r0
 8007882:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007884:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 8007886:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007888:	2b00      	cmp	r3, #0
 800788a:	d002      	beq.n	8007892 <prvInitialiseNewTask+0x13e>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 800788c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800788e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8007890:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8007892:	bf00      	nop
 8007894:	3720      	adds	r7, #32
 8007896:	46bd      	mov	sp, r7
 8007898:	bd80      	pop	{r7, pc}
 800789a:	bf00      	nop
 800789c:	20019dec 	.word	0x20019dec
 80078a0:	20019e54 	.word	0x20019e54
 80078a4:	20019ebc 	.word	0x20019ebc

080078a8 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 80078a8:	b580      	push	{r7, lr}
 80078aa:	b082      	sub	sp, #8
 80078ac:	af00      	add	r7, sp, #0
 80078ae:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 80078b0:	f001 ff4a 	bl	8009748 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 80078b4:	4b2d      	ldr	r3, [pc, #180]	@ (800796c <prvAddNewTaskToReadyList+0xc4>)
 80078b6:	681b      	ldr	r3, [r3, #0]
 80078b8:	3301      	adds	r3, #1
 80078ba:	4a2c      	ldr	r2, [pc, #176]	@ (800796c <prvAddNewTaskToReadyList+0xc4>)
 80078bc:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 80078be:	4b2c      	ldr	r3, [pc, #176]	@ (8007970 <prvAddNewTaskToReadyList+0xc8>)
 80078c0:	681b      	ldr	r3, [r3, #0]
 80078c2:	2b00      	cmp	r3, #0
 80078c4:	d109      	bne.n	80078da <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 80078c6:	4a2a      	ldr	r2, [pc, #168]	@ (8007970 <prvAddNewTaskToReadyList+0xc8>)
 80078c8:	687b      	ldr	r3, [r7, #4]
 80078ca:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 80078cc:	4b27      	ldr	r3, [pc, #156]	@ (800796c <prvAddNewTaskToReadyList+0xc4>)
 80078ce:	681b      	ldr	r3, [r3, #0]
 80078d0:	2b01      	cmp	r3, #1
 80078d2:	d110      	bne.n	80078f6 <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 80078d4:	f000 fd7e 	bl	80083d4 <prvInitialiseTaskLists>
 80078d8:	e00d      	b.n	80078f6 <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 80078da:	4b26      	ldr	r3, [pc, #152]	@ (8007974 <prvAddNewTaskToReadyList+0xcc>)
 80078dc:	681b      	ldr	r3, [r3, #0]
 80078de:	2b00      	cmp	r3, #0
 80078e0:	d109      	bne.n	80078f6 <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 80078e2:	4b23      	ldr	r3, [pc, #140]	@ (8007970 <prvAddNewTaskToReadyList+0xc8>)
 80078e4:	681b      	ldr	r3, [r3, #0]
 80078e6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80078e8:	687b      	ldr	r3, [r7, #4]
 80078ea:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80078ec:	429a      	cmp	r2, r3
 80078ee:	d802      	bhi.n	80078f6 <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 80078f0:	4a1f      	ldr	r2, [pc, #124]	@ (8007970 <prvAddNewTaskToReadyList+0xc8>)
 80078f2:	687b      	ldr	r3, [r7, #4]
 80078f4:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 80078f6:	4b20      	ldr	r3, [pc, #128]	@ (8007978 <prvAddNewTaskToReadyList+0xd0>)
 80078f8:	681b      	ldr	r3, [r3, #0]
 80078fa:	3301      	adds	r3, #1
 80078fc:	4a1e      	ldr	r2, [pc, #120]	@ (8007978 <prvAddNewTaskToReadyList+0xd0>)
 80078fe:	6013      	str	r3, [r2, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 8007900:	4b1d      	ldr	r3, [pc, #116]	@ (8007978 <prvAddNewTaskToReadyList+0xd0>)
 8007902:	681a      	ldr	r2, [r3, #0]
 8007904:	687b      	ldr	r3, [r7, #4]
 8007906:	645a      	str	r2, [r3, #68]	@ 0x44
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 8007908:	687b      	ldr	r3, [r7, #4]
 800790a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800790c:	4b1b      	ldr	r3, [pc, #108]	@ (800797c <prvAddNewTaskToReadyList+0xd4>)
 800790e:	681b      	ldr	r3, [r3, #0]
 8007910:	429a      	cmp	r2, r3
 8007912:	d903      	bls.n	800791c <prvAddNewTaskToReadyList+0x74>
 8007914:	687b      	ldr	r3, [r7, #4]
 8007916:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007918:	4a18      	ldr	r2, [pc, #96]	@ (800797c <prvAddNewTaskToReadyList+0xd4>)
 800791a:	6013      	str	r3, [r2, #0]
 800791c:	687b      	ldr	r3, [r7, #4]
 800791e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007920:	4613      	mov	r3, r2
 8007922:	009b      	lsls	r3, r3, #2
 8007924:	4413      	add	r3, r2
 8007926:	009b      	lsls	r3, r3, #2
 8007928:	4a15      	ldr	r2, [pc, #84]	@ (8007980 <prvAddNewTaskToReadyList+0xd8>)
 800792a:	441a      	add	r2, r3
 800792c:	687b      	ldr	r3, [r7, #4]
 800792e:	3304      	adds	r3, #4
 8007930:	4619      	mov	r1, r3
 8007932:	4610      	mov	r0, r2
 8007934:	f7fe fed9 	bl	80066ea <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 8007938:	f001 ff3c 	bl	80097b4 <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 800793c:	4b0d      	ldr	r3, [pc, #52]	@ (8007974 <prvAddNewTaskToReadyList+0xcc>)
 800793e:	681b      	ldr	r3, [r3, #0]
 8007940:	2b00      	cmp	r3, #0
 8007942:	d00e      	beq.n	8007962 <prvAddNewTaskToReadyList+0xba>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 8007944:	4b0a      	ldr	r3, [pc, #40]	@ (8007970 <prvAddNewTaskToReadyList+0xc8>)
 8007946:	681b      	ldr	r3, [r3, #0]
 8007948:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800794a:	687b      	ldr	r3, [r7, #4]
 800794c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800794e:	429a      	cmp	r2, r3
 8007950:	d207      	bcs.n	8007962 <prvAddNewTaskToReadyList+0xba>
		{
			taskYIELD_IF_USING_PREEMPTION();
 8007952:	4b0c      	ldr	r3, [pc, #48]	@ (8007984 <prvAddNewTaskToReadyList+0xdc>)
 8007954:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8007958:	601a      	str	r2, [r3, #0]
 800795a:	f3bf 8f4f 	dsb	sy
 800795e:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8007962:	bf00      	nop
 8007964:	3708      	adds	r7, #8
 8007966:	46bd      	mov	sp, r7
 8007968:	bd80      	pop	{r7, pc}
 800796a:	bf00      	nop
 800796c:	200015d4 	.word	0x200015d4
 8007970:	20001100 	.word	0x20001100
 8007974:	200015e0 	.word	0x200015e0
 8007978:	200015f0 	.word	0x200015f0
 800797c:	200015dc 	.word	0x200015dc
 8007980:	20001104 	.word	0x20001104
 8007984:	e000ed04 	.word	0xe000ed04

08007988 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 8007988:	b580      	push	{r7, lr}
 800798a:	b084      	sub	sp, #16
 800798c:	af00      	add	r7, sp, #0
 800798e:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 8007990:	2300      	movs	r3, #0
 8007992:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 8007994:	687b      	ldr	r3, [r7, #4]
 8007996:	2b00      	cmp	r3, #0
 8007998:	d01a      	beq.n	80079d0 <vTaskDelay+0x48>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 800799a:	4b15      	ldr	r3, [pc, #84]	@ (80079f0 <vTaskDelay+0x68>)
 800799c:	681b      	ldr	r3, [r3, #0]
 800799e:	2b00      	cmp	r3, #0
 80079a0:	d00d      	beq.n	80079be <vTaskDelay+0x36>
	__asm volatile
 80079a2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80079a6:	b672      	cpsid	i
 80079a8:	f383 8811 	msr	BASEPRI, r3
 80079ac:	f3bf 8f6f 	isb	sy
 80079b0:	f3bf 8f4f 	dsb	sy
 80079b4:	b662      	cpsie	i
 80079b6:	60bb      	str	r3, [r7, #8]
}
 80079b8:	bf00      	nop
 80079ba:	bf00      	nop
 80079bc:	e7fd      	b.n	80079ba <vTaskDelay+0x32>
			vTaskSuspendAll();
 80079be:	f000 f9b7 	bl	8007d30 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 80079c2:	2100      	movs	r1, #0
 80079c4:	6878      	ldr	r0, [r7, #4]
 80079c6:	f001 f977 	bl	8008cb8 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 80079ca:	f000 f9bf 	bl	8007d4c <xTaskResumeAll>
 80079ce:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 80079d0:	68fb      	ldr	r3, [r7, #12]
 80079d2:	2b00      	cmp	r3, #0
 80079d4:	d107      	bne.n	80079e6 <vTaskDelay+0x5e>
		{
			portYIELD_WITHIN_API();
 80079d6:	4b07      	ldr	r3, [pc, #28]	@ (80079f4 <vTaskDelay+0x6c>)
 80079d8:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80079dc:	601a      	str	r2, [r3, #0]
 80079de:	f3bf 8f4f 	dsb	sy
 80079e2:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 80079e6:	bf00      	nop
 80079e8:	3710      	adds	r7, #16
 80079ea:	46bd      	mov	sp, r7
 80079ec:	bd80      	pop	{r7, pc}
 80079ee:	bf00      	nop
 80079f0:	200015fc 	.word	0x200015fc
 80079f4:	e000ed04 	.word	0xe000ed04

080079f8 <vTaskSuspend>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskSuspend == 1 )

	void vTaskSuspend( TaskHandle_t xTaskToSuspend )
	{
 80079f8:	b580      	push	{r7, lr}
 80079fa:	b084      	sub	sp, #16
 80079fc:	af00      	add	r7, sp, #0
 80079fe:	6078      	str	r0, [r7, #4]
	TCB_t *pxTCB;

		taskENTER_CRITICAL();
 8007a00:	f001 fea2 	bl	8009748 <vPortEnterCritical>
		{
			/* If null is passed in here then it is the running task that is
			being suspended. */
			pxTCB = prvGetTCBFromHandle( xTaskToSuspend );
 8007a04:	687b      	ldr	r3, [r7, #4]
 8007a06:	2b00      	cmp	r3, #0
 8007a08:	d102      	bne.n	8007a10 <vTaskSuspend+0x18>
 8007a0a:	4b31      	ldr	r3, [pc, #196]	@ (8007ad0 <vTaskSuspend+0xd8>)
 8007a0c:	681b      	ldr	r3, [r3, #0]
 8007a0e:	e000      	b.n	8007a12 <vTaskSuspend+0x1a>
 8007a10:	687b      	ldr	r3, [r7, #4]
 8007a12:	60fb      	str	r3, [r7, #12]

			traceTASK_SUSPEND( pxTCB );

			/* Remove task from the ready/delayed list and place in the
			suspended list. */
			if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8007a14:	68fb      	ldr	r3, [r7, #12]
 8007a16:	3304      	adds	r3, #4
 8007a18:	4618      	mov	r0, r3
 8007a1a:	f7fe fec3 	bl	80067a4 <uxListRemove>
			{
				mtCOVERAGE_TEST_MARKER();
			}

			/* Is the task waiting on an event also? */
			if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8007a1e:	68fb      	ldr	r3, [r7, #12]
 8007a20:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007a22:	2b00      	cmp	r3, #0
 8007a24:	d004      	beq.n	8007a30 <vTaskSuspend+0x38>
			{
				( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8007a26:	68fb      	ldr	r3, [r7, #12]
 8007a28:	3318      	adds	r3, #24
 8007a2a:	4618      	mov	r0, r3
 8007a2c:	f7fe feba 	bl	80067a4 <uxListRemove>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			vListInsertEnd( &xSuspendedTaskList, &( pxTCB->xStateListItem ) );
 8007a30:	68fb      	ldr	r3, [r7, #12]
 8007a32:	3304      	adds	r3, #4
 8007a34:	4619      	mov	r1, r3
 8007a36:	4827      	ldr	r0, [pc, #156]	@ (8007ad4 <vTaskSuspend+0xdc>)
 8007a38:	f7fe fe57 	bl	80066ea <vListInsertEnd>

			#if( configUSE_TASK_NOTIFICATIONS == 1 )
			{
				if( pxTCB->ucNotifyState == taskWAITING_NOTIFICATION )
 8007a3c:	68fb      	ldr	r3, [r7, #12]
 8007a3e:	f893 30a4 	ldrb.w	r3, [r3, #164]	@ 0xa4
 8007a42:	b2db      	uxtb	r3, r3
 8007a44:	2b01      	cmp	r3, #1
 8007a46:	d103      	bne.n	8007a50 <vTaskSuspend+0x58>
				{
					/* The task was blocked to wait for a notification, but is
					now suspended, so no notification was received. */
					pxTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8007a48:	68fb      	ldr	r3, [r7, #12]
 8007a4a:	2200      	movs	r2, #0
 8007a4c:	f883 20a4 	strb.w	r2, [r3, #164]	@ 0xa4
				}
			}
			#endif
		}
		taskEXIT_CRITICAL();
 8007a50:	f001 feb0 	bl	80097b4 <vPortExitCritical>

		if( xSchedulerRunning != pdFALSE )
 8007a54:	4b20      	ldr	r3, [pc, #128]	@ (8007ad8 <vTaskSuspend+0xe0>)
 8007a56:	681b      	ldr	r3, [r3, #0]
 8007a58:	2b00      	cmp	r3, #0
 8007a5a:	d005      	beq.n	8007a68 <vTaskSuspend+0x70>
		{
			/* Reset the next expected unblock time in case it referred to the
			task that is now in the Suspended state. */
			taskENTER_CRITICAL();
 8007a5c:	f001 fe74 	bl	8009748 <vPortEnterCritical>
			{
				prvResetNextTaskUnblockTime();
 8007a60:	f000 fd5e 	bl	8008520 <prvResetNextTaskUnblockTime>
			}
			taskEXIT_CRITICAL();
 8007a64:	f001 fea6 	bl	80097b4 <vPortExitCritical>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( pxTCB == pxCurrentTCB )
 8007a68:	4b19      	ldr	r3, [pc, #100]	@ (8007ad0 <vTaskSuspend+0xd8>)
 8007a6a:	681b      	ldr	r3, [r3, #0]
 8007a6c:	68fa      	ldr	r2, [r7, #12]
 8007a6e:	429a      	cmp	r2, r3
 8007a70:	d12a      	bne.n	8007ac8 <vTaskSuspend+0xd0>
		{
			if( xSchedulerRunning != pdFALSE )
 8007a72:	4b19      	ldr	r3, [pc, #100]	@ (8007ad8 <vTaskSuspend+0xe0>)
 8007a74:	681b      	ldr	r3, [r3, #0]
 8007a76:	2b00      	cmp	r3, #0
 8007a78:	d01a      	beq.n	8007ab0 <vTaskSuspend+0xb8>
			{
				/* The current task has just been suspended. */
				configASSERT( uxSchedulerSuspended == 0 );
 8007a7a:	4b18      	ldr	r3, [pc, #96]	@ (8007adc <vTaskSuspend+0xe4>)
 8007a7c:	681b      	ldr	r3, [r3, #0]
 8007a7e:	2b00      	cmp	r3, #0
 8007a80:	d00d      	beq.n	8007a9e <vTaskSuspend+0xa6>
	__asm volatile
 8007a82:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007a86:	b672      	cpsid	i
 8007a88:	f383 8811 	msr	BASEPRI, r3
 8007a8c:	f3bf 8f6f 	isb	sy
 8007a90:	f3bf 8f4f 	dsb	sy
 8007a94:	b662      	cpsie	i
 8007a96:	60bb      	str	r3, [r7, #8]
}
 8007a98:	bf00      	nop
 8007a9a:	bf00      	nop
 8007a9c:	e7fd      	b.n	8007a9a <vTaskSuspend+0xa2>
				portYIELD_WITHIN_API();
 8007a9e:	4b10      	ldr	r3, [pc, #64]	@ (8007ae0 <vTaskSuspend+0xe8>)
 8007aa0:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8007aa4:	601a      	str	r2, [r3, #0]
 8007aa6:	f3bf 8f4f 	dsb	sy
 8007aaa:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8007aae:	e00b      	b.n	8007ac8 <vTaskSuspend+0xd0>
				if( listCURRENT_LIST_LENGTH( &xSuspendedTaskList ) == uxCurrentNumberOfTasks ) /*lint !e931 Right has no side effect, just volatile. */
 8007ab0:	4b08      	ldr	r3, [pc, #32]	@ (8007ad4 <vTaskSuspend+0xdc>)
 8007ab2:	681a      	ldr	r2, [r3, #0]
 8007ab4:	4b0b      	ldr	r3, [pc, #44]	@ (8007ae4 <vTaskSuspend+0xec>)
 8007ab6:	681b      	ldr	r3, [r3, #0]
 8007ab8:	429a      	cmp	r2, r3
 8007aba:	d103      	bne.n	8007ac4 <vTaskSuspend+0xcc>
					pxCurrentTCB = NULL;
 8007abc:	4b04      	ldr	r3, [pc, #16]	@ (8007ad0 <vTaskSuspend+0xd8>)
 8007abe:	2200      	movs	r2, #0
 8007ac0:	601a      	str	r2, [r3, #0]
	}
 8007ac2:	e001      	b.n	8007ac8 <vTaskSuspend+0xd0>
					vTaskSwitchContext();
 8007ac4:	f000 fac0 	bl	8008048 <vTaskSwitchContext>
	}
 8007ac8:	bf00      	nop
 8007aca:	3710      	adds	r7, #16
 8007acc:	46bd      	mov	sp, r7
 8007ace:	bd80      	pop	{r7, pc}
 8007ad0:	20001100 	.word	0x20001100
 8007ad4:	200015c0 	.word	0x200015c0
 8007ad8:	200015e0 	.word	0x200015e0
 8007adc:	200015fc 	.word	0x200015fc
 8007ae0:	e000ed04 	.word	0xe000ed04
 8007ae4:	200015d4 	.word	0x200015d4

08007ae8 <prvTaskIsTaskSuspended>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskSuspend == 1 )

	static BaseType_t prvTaskIsTaskSuspended( const TaskHandle_t xTask )
	{
 8007ae8:	b480      	push	{r7}
 8007aea:	b087      	sub	sp, #28
 8007aec:	af00      	add	r7, sp, #0
 8007aee:	6078      	str	r0, [r7, #4]
	BaseType_t xReturn = pdFALSE;
 8007af0:	2300      	movs	r3, #0
 8007af2:	617b      	str	r3, [r7, #20]
	const TCB_t * const pxTCB = xTask;
 8007af4:	687b      	ldr	r3, [r7, #4]
 8007af6:	613b      	str	r3, [r7, #16]

		/* Accesses xPendingReadyList so must be called from a critical
		section. */

		/* It does not make sense to check if the calling task is suspended. */
		configASSERT( xTask );
 8007af8:	687b      	ldr	r3, [r7, #4]
 8007afa:	2b00      	cmp	r3, #0
 8007afc:	d10d      	bne.n	8007b1a <prvTaskIsTaskSuspended+0x32>
	__asm volatile
 8007afe:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007b02:	b672      	cpsid	i
 8007b04:	f383 8811 	msr	BASEPRI, r3
 8007b08:	f3bf 8f6f 	isb	sy
 8007b0c:	f3bf 8f4f 	dsb	sy
 8007b10:	b662      	cpsie	i
 8007b12:	60fb      	str	r3, [r7, #12]
}
 8007b14:	bf00      	nop
 8007b16:	bf00      	nop
 8007b18:	e7fd      	b.n	8007b16 <prvTaskIsTaskSuspended+0x2e>

		/* Is the task being resumed actually in the suspended list? */
		if( listIS_CONTAINED_WITHIN( &xSuspendedTaskList, &( pxTCB->xStateListItem ) ) != pdFALSE )
 8007b1a:	693b      	ldr	r3, [r7, #16]
 8007b1c:	695b      	ldr	r3, [r3, #20]
 8007b1e:	4a0a      	ldr	r2, [pc, #40]	@ (8007b48 <prvTaskIsTaskSuspended+0x60>)
 8007b20:	4293      	cmp	r3, r2
 8007b22:	d10a      	bne.n	8007b3a <prvTaskIsTaskSuspended+0x52>
		{
			/* Has the task already been resumed from within an ISR? */
			if( listIS_CONTAINED_WITHIN( &xPendingReadyList, &( pxTCB->xEventListItem ) ) == pdFALSE )
 8007b24:	693b      	ldr	r3, [r7, #16]
 8007b26:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007b28:	4a08      	ldr	r2, [pc, #32]	@ (8007b4c <prvTaskIsTaskSuspended+0x64>)
 8007b2a:	4293      	cmp	r3, r2
 8007b2c:	d005      	beq.n	8007b3a <prvTaskIsTaskSuspended+0x52>
			{
				/* Is it in the suspended list because it is in the	Suspended
				state, or because is is blocked with no timeout? */
				if( listIS_CONTAINED_WITHIN( NULL, &( pxTCB->xEventListItem ) ) != pdFALSE ) /*lint !e961.  The cast is only redundant when NULL is used. */
 8007b2e:	693b      	ldr	r3, [r7, #16]
 8007b30:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007b32:	2b00      	cmp	r3, #0
 8007b34:	d101      	bne.n	8007b3a <prvTaskIsTaskSuspended+0x52>
				{
					xReturn = pdTRUE;
 8007b36:	2301      	movs	r3, #1
 8007b38:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 8007b3a:	697b      	ldr	r3, [r7, #20]
	} /*lint !e818 xTask cannot be a pointer to const because it is a typedef. */
 8007b3c:	4618      	mov	r0, r3
 8007b3e:	371c      	adds	r7, #28
 8007b40:	46bd      	mov	sp, r7
 8007b42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b46:	4770      	bx	lr
 8007b48:	200015c0 	.word	0x200015c0
 8007b4c:	20001594 	.word	0x20001594

08007b50 <vTaskResume>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskSuspend == 1 )

	void vTaskResume( TaskHandle_t xTaskToResume )
	{
 8007b50:	b580      	push	{r7, lr}
 8007b52:	b084      	sub	sp, #16
 8007b54:	af00      	add	r7, sp, #0
 8007b56:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = xTaskToResume;
 8007b58:	687b      	ldr	r3, [r7, #4]
 8007b5a:	60fb      	str	r3, [r7, #12]

		/* It does not make sense to resume the calling task. */
		configASSERT( xTaskToResume );
 8007b5c:	687b      	ldr	r3, [r7, #4]
 8007b5e:	2b00      	cmp	r3, #0
 8007b60:	d10d      	bne.n	8007b7e <vTaskResume+0x2e>
	__asm volatile
 8007b62:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007b66:	b672      	cpsid	i
 8007b68:	f383 8811 	msr	BASEPRI, r3
 8007b6c:	f3bf 8f6f 	isb	sy
 8007b70:	f3bf 8f4f 	dsb	sy
 8007b74:	b662      	cpsie	i
 8007b76:	60bb      	str	r3, [r7, #8]
}
 8007b78:	bf00      	nop
 8007b7a:	bf00      	nop
 8007b7c:	e7fd      	b.n	8007b7a <vTaskResume+0x2a>

		/* The parameter cannot be NULL as it is impossible to resume the
		currently executing task. */
		if( ( pxTCB != pxCurrentTCB ) && ( pxTCB != NULL ) )
 8007b7e:	4b21      	ldr	r3, [pc, #132]	@ (8007c04 <vTaskResume+0xb4>)
 8007b80:	681b      	ldr	r3, [r3, #0]
 8007b82:	68fa      	ldr	r2, [r7, #12]
 8007b84:	429a      	cmp	r2, r3
 8007b86:	d038      	beq.n	8007bfa <vTaskResume+0xaa>
 8007b88:	68fb      	ldr	r3, [r7, #12]
 8007b8a:	2b00      	cmp	r3, #0
 8007b8c:	d035      	beq.n	8007bfa <vTaskResume+0xaa>
		{
			taskENTER_CRITICAL();
 8007b8e:	f001 fddb 	bl	8009748 <vPortEnterCritical>
			{
				if( prvTaskIsTaskSuspended( pxTCB ) != pdFALSE )
 8007b92:	68f8      	ldr	r0, [r7, #12]
 8007b94:	f7ff ffa8 	bl	8007ae8 <prvTaskIsTaskSuspended>
 8007b98:	4603      	mov	r3, r0
 8007b9a:	2b00      	cmp	r3, #0
 8007b9c:	d02b      	beq.n	8007bf6 <vTaskResume+0xa6>
				{
					traceTASK_RESUME( pxTCB );

					/* The ready list can be accessed even if the scheduler is
					suspended because this is inside a critical section. */
					( void ) uxListRemove(  &( pxTCB->xStateListItem ) );
 8007b9e:	68fb      	ldr	r3, [r7, #12]
 8007ba0:	3304      	adds	r3, #4
 8007ba2:	4618      	mov	r0, r3
 8007ba4:	f7fe fdfe 	bl	80067a4 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8007ba8:	68fb      	ldr	r3, [r7, #12]
 8007baa:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007bac:	4b16      	ldr	r3, [pc, #88]	@ (8007c08 <vTaskResume+0xb8>)
 8007bae:	681b      	ldr	r3, [r3, #0]
 8007bb0:	429a      	cmp	r2, r3
 8007bb2:	d903      	bls.n	8007bbc <vTaskResume+0x6c>
 8007bb4:	68fb      	ldr	r3, [r7, #12]
 8007bb6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007bb8:	4a13      	ldr	r2, [pc, #76]	@ (8007c08 <vTaskResume+0xb8>)
 8007bba:	6013      	str	r3, [r2, #0]
 8007bbc:	68fb      	ldr	r3, [r7, #12]
 8007bbe:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007bc0:	4613      	mov	r3, r2
 8007bc2:	009b      	lsls	r3, r3, #2
 8007bc4:	4413      	add	r3, r2
 8007bc6:	009b      	lsls	r3, r3, #2
 8007bc8:	4a10      	ldr	r2, [pc, #64]	@ (8007c0c <vTaskResume+0xbc>)
 8007bca:	441a      	add	r2, r3
 8007bcc:	68fb      	ldr	r3, [r7, #12]
 8007bce:	3304      	adds	r3, #4
 8007bd0:	4619      	mov	r1, r3
 8007bd2:	4610      	mov	r0, r2
 8007bd4:	f7fe fd89 	bl	80066ea <vListInsertEnd>

					/* A higher priority task may have just been resumed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8007bd8:	68fb      	ldr	r3, [r7, #12]
 8007bda:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007bdc:	4b09      	ldr	r3, [pc, #36]	@ (8007c04 <vTaskResume+0xb4>)
 8007bde:	681b      	ldr	r3, [r3, #0]
 8007be0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007be2:	429a      	cmp	r2, r3
 8007be4:	d307      	bcc.n	8007bf6 <vTaskResume+0xa6>
					{
						/* This yield may not cause the task just resumed to run,
						but will leave the lists in the correct state for the
						next yield. */
						taskYIELD_IF_USING_PREEMPTION();
 8007be6:	4b0a      	ldr	r3, [pc, #40]	@ (8007c10 <vTaskResume+0xc0>)
 8007be8:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8007bec:	601a      	str	r2, [r3, #0]
 8007bee:	f3bf 8f4f 	dsb	sy
 8007bf2:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}
			}
			taskEXIT_CRITICAL();
 8007bf6:	f001 fddd 	bl	80097b4 <vPortExitCritical>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8007bfa:	bf00      	nop
 8007bfc:	3710      	adds	r7, #16
 8007bfe:	46bd      	mov	sp, r7
 8007c00:	bd80      	pop	{r7, pc}
 8007c02:	bf00      	nop
 8007c04:	20001100 	.word	0x20001100
 8007c08:	200015dc 	.word	0x200015dc
 8007c0c:	20001104 	.word	0x20001104
 8007c10:	e000ed04 	.word	0xe000ed04

08007c14 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 8007c14:	b580      	push	{r7, lr}
 8007c16:	b08a      	sub	sp, #40	@ 0x28
 8007c18:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 8007c1a:	2300      	movs	r3, #0
 8007c1c:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 8007c1e:	2300      	movs	r3, #0
 8007c20:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 8007c22:	463a      	mov	r2, r7
 8007c24:	1d39      	adds	r1, r7, #4
 8007c26:	f107 0308 	add.w	r3, r7, #8
 8007c2a:	4618      	mov	r0, r3
 8007c2c:	f7fe fcfc 	bl	8006628 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 8007c30:	6839      	ldr	r1, [r7, #0]
 8007c32:	687b      	ldr	r3, [r7, #4]
 8007c34:	68ba      	ldr	r2, [r7, #8]
 8007c36:	9202      	str	r2, [sp, #8]
 8007c38:	9301      	str	r3, [sp, #4]
 8007c3a:	2300      	movs	r3, #0
 8007c3c:	9300      	str	r3, [sp, #0]
 8007c3e:	2300      	movs	r3, #0
 8007c40:	460a      	mov	r2, r1
 8007c42:	4926      	ldr	r1, [pc, #152]	@ (8007cdc <vTaskStartScheduler+0xc8>)
 8007c44:	4826      	ldr	r0, [pc, #152]	@ (8007ce0 <vTaskStartScheduler+0xcc>)
 8007c46:	f7ff fcd9 	bl	80075fc <xTaskCreateStatic>
 8007c4a:	4603      	mov	r3, r0
 8007c4c:	4a25      	ldr	r2, [pc, #148]	@ (8007ce4 <vTaskStartScheduler+0xd0>)
 8007c4e:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 8007c50:	4b24      	ldr	r3, [pc, #144]	@ (8007ce4 <vTaskStartScheduler+0xd0>)
 8007c52:	681b      	ldr	r3, [r3, #0]
 8007c54:	2b00      	cmp	r3, #0
 8007c56:	d002      	beq.n	8007c5e <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 8007c58:	2301      	movs	r3, #1
 8007c5a:	617b      	str	r3, [r7, #20]
 8007c5c:	e001      	b.n	8007c62 <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 8007c5e:	2300      	movs	r3, #0
 8007c60:	617b      	str	r3, [r7, #20]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 8007c62:	697b      	ldr	r3, [r7, #20]
 8007c64:	2b01      	cmp	r3, #1
 8007c66:	d102      	bne.n	8007c6e <vTaskStartScheduler+0x5a>
		{
			xReturn = xTimerCreateTimerTask();
 8007c68:	f001 f87a 	bl	8008d60 <xTimerCreateTimerTask>
 8007c6c:	6178      	str	r0, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 8007c6e:	697b      	ldr	r3, [r7, #20]
 8007c70:	2b01      	cmp	r3, #1
 8007c72:	d11d      	bne.n	8007cb0 <vTaskStartScheduler+0x9c>
	__asm volatile
 8007c74:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007c78:	b672      	cpsid	i
 8007c7a:	f383 8811 	msr	BASEPRI, r3
 8007c7e:	f3bf 8f6f 	isb	sy
 8007c82:	f3bf 8f4f 	dsb	sy
 8007c86:	b662      	cpsie	i
 8007c88:	613b      	str	r3, [r7, #16]
}
 8007c8a:	bf00      	nop

		#if ( configUSE_NEWLIB_REENTRANT == 1 )
		{
			/* Switch Newlib's _impure_ptr variable to point to the _reent
			structure specific to the task that will run first. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 8007c8c:	4b16      	ldr	r3, [pc, #88]	@ (8007ce8 <vTaskStartScheduler+0xd4>)
 8007c8e:	681b      	ldr	r3, [r3, #0]
 8007c90:	3354      	adds	r3, #84	@ 0x54
 8007c92:	4a16      	ldr	r2, [pc, #88]	@ (8007cec <vTaskStartScheduler+0xd8>)
 8007c94:	6013      	str	r3, [r2, #0]
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 8007c96:	4b16      	ldr	r3, [pc, #88]	@ (8007cf0 <vTaskStartScheduler+0xdc>)
 8007c98:	f04f 32ff 	mov.w	r2, #4294967295
 8007c9c:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 8007c9e:	4b15      	ldr	r3, [pc, #84]	@ (8007cf4 <vTaskStartScheduler+0xe0>)
 8007ca0:	2201      	movs	r2, #1
 8007ca2:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 8007ca4:	4b14      	ldr	r3, [pc, #80]	@ (8007cf8 <vTaskStartScheduler+0xe4>)
 8007ca6:	2200      	movs	r2, #0
 8007ca8:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 8007caa:	f001 fcb1 	bl	8009610 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 8007cae:	e011      	b.n	8007cd4 <vTaskStartScheduler+0xc0>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 8007cb0:	697b      	ldr	r3, [r7, #20]
 8007cb2:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007cb6:	d10d      	bne.n	8007cd4 <vTaskStartScheduler+0xc0>
	__asm volatile
 8007cb8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007cbc:	b672      	cpsid	i
 8007cbe:	f383 8811 	msr	BASEPRI, r3
 8007cc2:	f3bf 8f6f 	isb	sy
 8007cc6:	f3bf 8f4f 	dsb	sy
 8007cca:	b662      	cpsie	i
 8007ccc:	60fb      	str	r3, [r7, #12]
}
 8007cce:	bf00      	nop
 8007cd0:	bf00      	nop
 8007cd2:	e7fd      	b.n	8007cd0 <vTaskStartScheduler+0xbc>
}
 8007cd4:	bf00      	nop
 8007cd6:	3718      	adds	r7, #24
 8007cd8:	46bd      	mov	sp, r7
 8007cda:	bd80      	pop	{r7, pc}
 8007cdc:	0800d4f4 	.word	0x0800d4f4
 8007ce0:	080083a5 	.word	0x080083a5
 8007ce4:	200015f8 	.word	0x200015f8
 8007ce8:	20001100 	.word	0x20001100
 8007cec:	20000020 	.word	0x20000020
 8007cf0:	200015f4 	.word	0x200015f4
 8007cf4:	200015e0 	.word	0x200015e0
 8007cf8:	200015d8 	.word	0x200015d8

08007cfc <vTaskEndScheduler>:
/*-----------------------------------------------------------*/

void vTaskEndScheduler( void )
{
 8007cfc:	b580      	push	{r7, lr}
 8007cfe:	b082      	sub	sp, #8
 8007d00:	af00      	add	r7, sp, #0
	__asm volatile
 8007d02:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007d06:	b672      	cpsid	i
 8007d08:	f383 8811 	msr	BASEPRI, r3
 8007d0c:	f3bf 8f6f 	isb	sy
 8007d10:	f3bf 8f4f 	dsb	sy
 8007d14:	b662      	cpsie	i
 8007d16:	607b      	str	r3, [r7, #4]
}
 8007d18:	bf00      	nop
	/* Stop the scheduler interrupts and call the portable scheduler end
	routine so the original ISRs can be restored if necessary.  The port
	layer must ensure interrupts enable	bit is left in the correct state. */
	portDISABLE_INTERRUPTS();
	xSchedulerRunning = pdFALSE;
 8007d1a:	4b04      	ldr	r3, [pc, #16]	@ (8007d2c <vTaskEndScheduler+0x30>)
 8007d1c:	2200      	movs	r2, #0
 8007d1e:	601a      	str	r2, [r3, #0]
	vPortEndScheduler();
 8007d20:	f001 fcf4 	bl	800970c <vPortEndScheduler>
}
 8007d24:	bf00      	nop
 8007d26:	3708      	adds	r7, #8
 8007d28:	46bd      	mov	sp, r7
 8007d2a:	bd80      	pop	{r7, pc}
 8007d2c:	200015e0 	.word	0x200015e0

08007d30 <vTaskSuspendAll>:
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8007d30:	b480      	push	{r7}
 8007d32:	af00      	add	r7, sp, #0
	/* A critical section is not required as the variable is of type
	BaseType_t.  Please read Richard Barry's reply in the following link to a
	post in the FreeRTOS support forum before reporting this as a bug! -
	http://goo.gl/wu4acr */
	++uxSchedulerSuspended;
 8007d34:	4b04      	ldr	r3, [pc, #16]	@ (8007d48 <vTaskSuspendAll+0x18>)
 8007d36:	681b      	ldr	r3, [r3, #0]
 8007d38:	3301      	adds	r3, #1
 8007d3a:	4a03      	ldr	r2, [pc, #12]	@ (8007d48 <vTaskSuspendAll+0x18>)
 8007d3c:	6013      	str	r3, [r2, #0]
	portMEMORY_BARRIER();
}
 8007d3e:	bf00      	nop
 8007d40:	46bd      	mov	sp, r7
 8007d42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007d46:	4770      	bx	lr
 8007d48:	200015fc 	.word	0x200015fc

08007d4c <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 8007d4c:	b580      	push	{r7, lr}
 8007d4e:	b084      	sub	sp, #16
 8007d50:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 8007d52:	2300      	movs	r3, #0
 8007d54:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 8007d56:	2300      	movs	r3, #0
 8007d58:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 8007d5a:	4b43      	ldr	r3, [pc, #268]	@ (8007e68 <xTaskResumeAll+0x11c>)
 8007d5c:	681b      	ldr	r3, [r3, #0]
 8007d5e:	2b00      	cmp	r3, #0
 8007d60:	d10d      	bne.n	8007d7e <xTaskResumeAll+0x32>
	__asm volatile
 8007d62:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007d66:	b672      	cpsid	i
 8007d68:	f383 8811 	msr	BASEPRI, r3
 8007d6c:	f3bf 8f6f 	isb	sy
 8007d70:	f3bf 8f4f 	dsb	sy
 8007d74:	b662      	cpsie	i
 8007d76:	603b      	str	r3, [r7, #0]
}
 8007d78:	bf00      	nop
 8007d7a:	bf00      	nop
 8007d7c:	e7fd      	b.n	8007d7a <xTaskResumeAll+0x2e>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 8007d7e:	f001 fce3 	bl	8009748 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 8007d82:	4b39      	ldr	r3, [pc, #228]	@ (8007e68 <xTaskResumeAll+0x11c>)
 8007d84:	681b      	ldr	r3, [r3, #0]
 8007d86:	3b01      	subs	r3, #1
 8007d88:	4a37      	ldr	r2, [pc, #220]	@ (8007e68 <xTaskResumeAll+0x11c>)
 8007d8a:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8007d8c:	4b36      	ldr	r3, [pc, #216]	@ (8007e68 <xTaskResumeAll+0x11c>)
 8007d8e:	681b      	ldr	r3, [r3, #0]
 8007d90:	2b00      	cmp	r3, #0
 8007d92:	d162      	bne.n	8007e5a <xTaskResumeAll+0x10e>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 8007d94:	4b35      	ldr	r3, [pc, #212]	@ (8007e6c <xTaskResumeAll+0x120>)
 8007d96:	681b      	ldr	r3, [r3, #0]
 8007d98:	2b00      	cmp	r3, #0
 8007d9a:	d05e      	beq.n	8007e5a <xTaskResumeAll+0x10e>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8007d9c:	e02f      	b.n	8007dfe <xTaskResumeAll+0xb2>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8007d9e:	4b34      	ldr	r3, [pc, #208]	@ (8007e70 <xTaskResumeAll+0x124>)
 8007da0:	68db      	ldr	r3, [r3, #12]
 8007da2:	68db      	ldr	r3, [r3, #12]
 8007da4:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8007da6:	68fb      	ldr	r3, [r7, #12]
 8007da8:	3318      	adds	r3, #24
 8007daa:	4618      	mov	r0, r3
 8007dac:	f7fe fcfa 	bl	80067a4 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8007db0:	68fb      	ldr	r3, [r7, #12]
 8007db2:	3304      	adds	r3, #4
 8007db4:	4618      	mov	r0, r3
 8007db6:	f7fe fcf5 	bl	80067a4 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8007dba:	68fb      	ldr	r3, [r7, #12]
 8007dbc:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007dbe:	4b2d      	ldr	r3, [pc, #180]	@ (8007e74 <xTaskResumeAll+0x128>)
 8007dc0:	681b      	ldr	r3, [r3, #0]
 8007dc2:	429a      	cmp	r2, r3
 8007dc4:	d903      	bls.n	8007dce <xTaskResumeAll+0x82>
 8007dc6:	68fb      	ldr	r3, [r7, #12]
 8007dc8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007dca:	4a2a      	ldr	r2, [pc, #168]	@ (8007e74 <xTaskResumeAll+0x128>)
 8007dcc:	6013      	str	r3, [r2, #0]
 8007dce:	68fb      	ldr	r3, [r7, #12]
 8007dd0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007dd2:	4613      	mov	r3, r2
 8007dd4:	009b      	lsls	r3, r3, #2
 8007dd6:	4413      	add	r3, r2
 8007dd8:	009b      	lsls	r3, r3, #2
 8007dda:	4a27      	ldr	r2, [pc, #156]	@ (8007e78 <xTaskResumeAll+0x12c>)
 8007ddc:	441a      	add	r2, r3
 8007dde:	68fb      	ldr	r3, [r7, #12]
 8007de0:	3304      	adds	r3, #4
 8007de2:	4619      	mov	r1, r3
 8007de4:	4610      	mov	r0, r2
 8007de6:	f7fe fc80 	bl	80066ea <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8007dea:	68fb      	ldr	r3, [r7, #12]
 8007dec:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007dee:	4b23      	ldr	r3, [pc, #140]	@ (8007e7c <xTaskResumeAll+0x130>)
 8007df0:	681b      	ldr	r3, [r3, #0]
 8007df2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007df4:	429a      	cmp	r2, r3
 8007df6:	d302      	bcc.n	8007dfe <xTaskResumeAll+0xb2>
					{
						xYieldPending = pdTRUE;
 8007df8:	4b21      	ldr	r3, [pc, #132]	@ (8007e80 <xTaskResumeAll+0x134>)
 8007dfa:	2201      	movs	r2, #1
 8007dfc:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8007dfe:	4b1c      	ldr	r3, [pc, #112]	@ (8007e70 <xTaskResumeAll+0x124>)
 8007e00:	681b      	ldr	r3, [r3, #0]
 8007e02:	2b00      	cmp	r3, #0
 8007e04:	d1cb      	bne.n	8007d9e <xTaskResumeAll+0x52>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 8007e06:	68fb      	ldr	r3, [r7, #12]
 8007e08:	2b00      	cmp	r3, #0
 8007e0a:	d001      	beq.n	8007e10 <xTaskResumeAll+0xc4>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 8007e0c:	f000 fb88 	bl	8008520 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					UBaseType_t uxPendedCounts = uxPendedTicks; /* Non-volatile copy. */
 8007e10:	4b1c      	ldr	r3, [pc, #112]	@ (8007e84 <xTaskResumeAll+0x138>)
 8007e12:	681b      	ldr	r3, [r3, #0]
 8007e14:	607b      	str	r3, [r7, #4]

					if( uxPendedCounts > ( UBaseType_t ) 0U )
 8007e16:	687b      	ldr	r3, [r7, #4]
 8007e18:	2b00      	cmp	r3, #0
 8007e1a:	d010      	beq.n	8007e3e <xTaskResumeAll+0xf2>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 8007e1c:	f000 f858 	bl	8007ed0 <xTaskIncrementTick>
 8007e20:	4603      	mov	r3, r0
 8007e22:	2b00      	cmp	r3, #0
 8007e24:	d002      	beq.n	8007e2c <xTaskResumeAll+0xe0>
							{
								xYieldPending = pdTRUE;
 8007e26:	4b16      	ldr	r3, [pc, #88]	@ (8007e80 <xTaskResumeAll+0x134>)
 8007e28:	2201      	movs	r2, #1
 8007e2a:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--uxPendedCounts;
 8007e2c:	687b      	ldr	r3, [r7, #4]
 8007e2e:	3b01      	subs	r3, #1
 8007e30:	607b      	str	r3, [r7, #4]
						} while( uxPendedCounts > ( UBaseType_t ) 0U );
 8007e32:	687b      	ldr	r3, [r7, #4]
 8007e34:	2b00      	cmp	r3, #0
 8007e36:	d1f1      	bne.n	8007e1c <xTaskResumeAll+0xd0>

						uxPendedTicks = 0;
 8007e38:	4b12      	ldr	r3, [pc, #72]	@ (8007e84 <xTaskResumeAll+0x138>)
 8007e3a:	2200      	movs	r2, #0
 8007e3c:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 8007e3e:	4b10      	ldr	r3, [pc, #64]	@ (8007e80 <xTaskResumeAll+0x134>)
 8007e40:	681b      	ldr	r3, [r3, #0]
 8007e42:	2b00      	cmp	r3, #0
 8007e44:	d009      	beq.n	8007e5a <xTaskResumeAll+0x10e>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 8007e46:	2301      	movs	r3, #1
 8007e48:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 8007e4a:	4b0f      	ldr	r3, [pc, #60]	@ (8007e88 <xTaskResumeAll+0x13c>)
 8007e4c:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8007e50:	601a      	str	r2, [r3, #0]
 8007e52:	f3bf 8f4f 	dsb	sy
 8007e56:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8007e5a:	f001 fcab 	bl	80097b4 <vPortExitCritical>

	return xAlreadyYielded;
 8007e5e:	68bb      	ldr	r3, [r7, #8]
}
 8007e60:	4618      	mov	r0, r3
 8007e62:	3710      	adds	r7, #16
 8007e64:	46bd      	mov	sp, r7
 8007e66:	bd80      	pop	{r7, pc}
 8007e68:	200015fc 	.word	0x200015fc
 8007e6c:	200015d4 	.word	0x200015d4
 8007e70:	20001594 	.word	0x20001594
 8007e74:	200015dc 	.word	0x200015dc
 8007e78:	20001104 	.word	0x20001104
 8007e7c:	20001100 	.word	0x20001100
 8007e80:	200015e8 	.word	0x200015e8
 8007e84:	200015e4 	.word	0x200015e4
 8007e88:	e000ed04 	.word	0xe000ed04

08007e8c <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 8007e8c:	b480      	push	{r7}
 8007e8e:	b083      	sub	sp, #12
 8007e90:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 8007e92:	4b05      	ldr	r3, [pc, #20]	@ (8007ea8 <xTaskGetTickCount+0x1c>)
 8007e94:	681b      	ldr	r3, [r3, #0]
 8007e96:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 8007e98:	687b      	ldr	r3, [r7, #4]
}
 8007e9a:	4618      	mov	r0, r3
 8007e9c:	370c      	adds	r7, #12
 8007e9e:	46bd      	mov	sp, r7
 8007ea0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007ea4:	4770      	bx	lr
 8007ea6:	bf00      	nop
 8007ea8:	200015d8 	.word	0x200015d8

08007eac <xTaskGetTickCountFromISR>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCountFromISR( void )
{
 8007eac:	b580      	push	{r7, lr}
 8007eae:	b082      	sub	sp, #8
 8007eb0:	af00      	add	r7, sp, #0
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: https://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8007eb2:	f001 fd33 	bl	800991c <vPortValidateInterruptPriority>

	uxSavedInterruptStatus = portTICK_TYPE_SET_INTERRUPT_MASK_FROM_ISR();
 8007eb6:	2300      	movs	r3, #0
 8007eb8:	607b      	str	r3, [r7, #4]
	{
		xReturn = xTickCount;
 8007eba:	4b04      	ldr	r3, [pc, #16]	@ (8007ecc <xTaskGetTickCountFromISR+0x20>)
 8007ebc:	681b      	ldr	r3, [r3, #0]
 8007ebe:	603b      	str	r3, [r7, #0]
	}
	portTICK_TYPE_CLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8007ec0:	683b      	ldr	r3, [r7, #0]
}
 8007ec2:	4618      	mov	r0, r3
 8007ec4:	3708      	adds	r7, #8
 8007ec6:	46bd      	mov	sp, r7
 8007ec8:	bd80      	pop	{r7, pc}
 8007eca:	bf00      	nop
 8007ecc:	200015d8 	.word	0x200015d8

08007ed0 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 8007ed0:	b580      	push	{r7, lr}
 8007ed2:	b086      	sub	sp, #24
 8007ed4:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 8007ed6:	2300      	movs	r3, #0
 8007ed8:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8007eda:	4b50      	ldr	r3, [pc, #320]	@ (800801c <xTaskIncrementTick+0x14c>)
 8007edc:	681b      	ldr	r3, [r3, #0]
 8007ede:	2b00      	cmp	r3, #0
 8007ee0:	f040 808c 	bne.w	8007ffc <xTaskIncrementTick+0x12c>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 8007ee4:	4b4e      	ldr	r3, [pc, #312]	@ (8008020 <xTaskIncrementTick+0x150>)
 8007ee6:	681b      	ldr	r3, [r3, #0]
 8007ee8:	3301      	adds	r3, #1
 8007eea:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 8007eec:	4a4c      	ldr	r2, [pc, #304]	@ (8008020 <xTaskIncrementTick+0x150>)
 8007eee:	693b      	ldr	r3, [r7, #16]
 8007ef0:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 8007ef2:	693b      	ldr	r3, [r7, #16]
 8007ef4:	2b00      	cmp	r3, #0
 8007ef6:	d123      	bne.n	8007f40 <xTaskIncrementTick+0x70>
		{
			taskSWITCH_DELAYED_LISTS();
 8007ef8:	4b4a      	ldr	r3, [pc, #296]	@ (8008024 <xTaskIncrementTick+0x154>)
 8007efa:	681b      	ldr	r3, [r3, #0]
 8007efc:	681b      	ldr	r3, [r3, #0]
 8007efe:	2b00      	cmp	r3, #0
 8007f00:	d00d      	beq.n	8007f1e <xTaskIncrementTick+0x4e>
	__asm volatile
 8007f02:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007f06:	b672      	cpsid	i
 8007f08:	f383 8811 	msr	BASEPRI, r3
 8007f0c:	f3bf 8f6f 	isb	sy
 8007f10:	f3bf 8f4f 	dsb	sy
 8007f14:	b662      	cpsie	i
 8007f16:	603b      	str	r3, [r7, #0]
}
 8007f18:	bf00      	nop
 8007f1a:	bf00      	nop
 8007f1c:	e7fd      	b.n	8007f1a <xTaskIncrementTick+0x4a>
 8007f1e:	4b41      	ldr	r3, [pc, #260]	@ (8008024 <xTaskIncrementTick+0x154>)
 8007f20:	681b      	ldr	r3, [r3, #0]
 8007f22:	60fb      	str	r3, [r7, #12]
 8007f24:	4b40      	ldr	r3, [pc, #256]	@ (8008028 <xTaskIncrementTick+0x158>)
 8007f26:	681b      	ldr	r3, [r3, #0]
 8007f28:	4a3e      	ldr	r2, [pc, #248]	@ (8008024 <xTaskIncrementTick+0x154>)
 8007f2a:	6013      	str	r3, [r2, #0]
 8007f2c:	4a3e      	ldr	r2, [pc, #248]	@ (8008028 <xTaskIncrementTick+0x158>)
 8007f2e:	68fb      	ldr	r3, [r7, #12]
 8007f30:	6013      	str	r3, [r2, #0]
 8007f32:	4b3e      	ldr	r3, [pc, #248]	@ (800802c <xTaskIncrementTick+0x15c>)
 8007f34:	681b      	ldr	r3, [r3, #0]
 8007f36:	3301      	adds	r3, #1
 8007f38:	4a3c      	ldr	r2, [pc, #240]	@ (800802c <xTaskIncrementTick+0x15c>)
 8007f3a:	6013      	str	r3, [r2, #0]
 8007f3c:	f000 faf0 	bl	8008520 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 8007f40:	4b3b      	ldr	r3, [pc, #236]	@ (8008030 <xTaskIncrementTick+0x160>)
 8007f42:	681b      	ldr	r3, [r3, #0]
 8007f44:	693a      	ldr	r2, [r7, #16]
 8007f46:	429a      	cmp	r2, r3
 8007f48:	d349      	bcc.n	8007fde <xTaskIncrementTick+0x10e>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8007f4a:	4b36      	ldr	r3, [pc, #216]	@ (8008024 <xTaskIncrementTick+0x154>)
 8007f4c:	681b      	ldr	r3, [r3, #0]
 8007f4e:	681b      	ldr	r3, [r3, #0]
 8007f50:	2b00      	cmp	r3, #0
 8007f52:	d104      	bne.n	8007f5e <xTaskIncrementTick+0x8e>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8007f54:	4b36      	ldr	r3, [pc, #216]	@ (8008030 <xTaskIncrementTick+0x160>)
 8007f56:	f04f 32ff 	mov.w	r2, #4294967295
 8007f5a:	601a      	str	r2, [r3, #0]
					break;
 8007f5c:	e03f      	b.n	8007fde <xTaskIncrementTick+0x10e>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8007f5e:	4b31      	ldr	r3, [pc, #196]	@ (8008024 <xTaskIncrementTick+0x154>)
 8007f60:	681b      	ldr	r3, [r3, #0]
 8007f62:	68db      	ldr	r3, [r3, #12]
 8007f64:	68db      	ldr	r3, [r3, #12]
 8007f66:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8007f68:	68bb      	ldr	r3, [r7, #8]
 8007f6a:	685b      	ldr	r3, [r3, #4]
 8007f6c:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 8007f6e:	693a      	ldr	r2, [r7, #16]
 8007f70:	687b      	ldr	r3, [r7, #4]
 8007f72:	429a      	cmp	r2, r3
 8007f74:	d203      	bcs.n	8007f7e <xTaskIncrementTick+0xae>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 8007f76:	4a2e      	ldr	r2, [pc, #184]	@ (8008030 <xTaskIncrementTick+0x160>)
 8007f78:	687b      	ldr	r3, [r7, #4]
 8007f7a:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 8007f7c:	e02f      	b.n	8007fde <xTaskIncrementTick+0x10e>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8007f7e:	68bb      	ldr	r3, [r7, #8]
 8007f80:	3304      	adds	r3, #4
 8007f82:	4618      	mov	r0, r3
 8007f84:	f7fe fc0e 	bl	80067a4 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8007f88:	68bb      	ldr	r3, [r7, #8]
 8007f8a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007f8c:	2b00      	cmp	r3, #0
 8007f8e:	d004      	beq.n	8007f9a <xTaskIncrementTick+0xca>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8007f90:	68bb      	ldr	r3, [r7, #8]
 8007f92:	3318      	adds	r3, #24
 8007f94:	4618      	mov	r0, r3
 8007f96:	f7fe fc05 	bl	80067a4 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 8007f9a:	68bb      	ldr	r3, [r7, #8]
 8007f9c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007f9e:	4b25      	ldr	r3, [pc, #148]	@ (8008034 <xTaskIncrementTick+0x164>)
 8007fa0:	681b      	ldr	r3, [r3, #0]
 8007fa2:	429a      	cmp	r2, r3
 8007fa4:	d903      	bls.n	8007fae <xTaskIncrementTick+0xde>
 8007fa6:	68bb      	ldr	r3, [r7, #8]
 8007fa8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007faa:	4a22      	ldr	r2, [pc, #136]	@ (8008034 <xTaskIncrementTick+0x164>)
 8007fac:	6013      	str	r3, [r2, #0]
 8007fae:	68bb      	ldr	r3, [r7, #8]
 8007fb0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007fb2:	4613      	mov	r3, r2
 8007fb4:	009b      	lsls	r3, r3, #2
 8007fb6:	4413      	add	r3, r2
 8007fb8:	009b      	lsls	r3, r3, #2
 8007fba:	4a1f      	ldr	r2, [pc, #124]	@ (8008038 <xTaskIncrementTick+0x168>)
 8007fbc:	441a      	add	r2, r3
 8007fbe:	68bb      	ldr	r3, [r7, #8]
 8007fc0:	3304      	adds	r3, #4
 8007fc2:	4619      	mov	r1, r3
 8007fc4:	4610      	mov	r0, r2
 8007fc6:	f7fe fb90 	bl	80066ea <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8007fca:	68bb      	ldr	r3, [r7, #8]
 8007fcc:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007fce:	4b1b      	ldr	r3, [pc, #108]	@ (800803c <xTaskIncrementTick+0x16c>)
 8007fd0:	681b      	ldr	r3, [r3, #0]
 8007fd2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007fd4:	429a      	cmp	r2, r3
 8007fd6:	d3b8      	bcc.n	8007f4a <xTaskIncrementTick+0x7a>
						{
							xSwitchRequired = pdTRUE;
 8007fd8:	2301      	movs	r3, #1
 8007fda:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8007fdc:	e7b5      	b.n	8007f4a <xTaskIncrementTick+0x7a>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 8007fde:	4b17      	ldr	r3, [pc, #92]	@ (800803c <xTaskIncrementTick+0x16c>)
 8007fe0:	681b      	ldr	r3, [r3, #0]
 8007fe2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007fe4:	4914      	ldr	r1, [pc, #80]	@ (8008038 <xTaskIncrementTick+0x168>)
 8007fe6:	4613      	mov	r3, r2
 8007fe8:	009b      	lsls	r3, r3, #2
 8007fea:	4413      	add	r3, r2
 8007fec:	009b      	lsls	r3, r3, #2
 8007fee:	440b      	add	r3, r1
 8007ff0:	681b      	ldr	r3, [r3, #0]
 8007ff2:	2b01      	cmp	r3, #1
 8007ff4:	d907      	bls.n	8008006 <xTaskIncrementTick+0x136>
			{
				xSwitchRequired = pdTRUE;
 8007ff6:	2301      	movs	r3, #1
 8007ff8:	617b      	str	r3, [r7, #20]
 8007ffa:	e004      	b.n	8008006 <xTaskIncrementTick+0x136>
		}
		#endif /* configUSE_TICK_HOOK */
	}
	else
	{
		++uxPendedTicks;
 8007ffc:	4b10      	ldr	r3, [pc, #64]	@ (8008040 <xTaskIncrementTick+0x170>)
 8007ffe:	681b      	ldr	r3, [r3, #0]
 8008000:	3301      	adds	r3, #1
 8008002:	4a0f      	ldr	r2, [pc, #60]	@ (8008040 <xTaskIncrementTick+0x170>)
 8008004:	6013      	str	r3, [r2, #0]
		#endif
	}

	#if ( configUSE_PREEMPTION == 1 )
	{
		if( xYieldPending != pdFALSE )
 8008006:	4b0f      	ldr	r3, [pc, #60]	@ (8008044 <xTaskIncrementTick+0x174>)
 8008008:	681b      	ldr	r3, [r3, #0]
 800800a:	2b00      	cmp	r3, #0
 800800c:	d001      	beq.n	8008012 <xTaskIncrementTick+0x142>
		{
			xSwitchRequired = pdTRUE;
 800800e:	2301      	movs	r3, #1
 8008010:	617b      	str	r3, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_PREEMPTION */

	return xSwitchRequired;
 8008012:	697b      	ldr	r3, [r7, #20]
}
 8008014:	4618      	mov	r0, r3
 8008016:	3718      	adds	r7, #24
 8008018:	46bd      	mov	sp, r7
 800801a:	bd80      	pop	{r7, pc}
 800801c:	200015fc 	.word	0x200015fc
 8008020:	200015d8 	.word	0x200015d8
 8008024:	2000158c 	.word	0x2000158c
 8008028:	20001590 	.word	0x20001590
 800802c:	200015ec 	.word	0x200015ec
 8008030:	200015f4 	.word	0x200015f4
 8008034:	200015dc 	.word	0x200015dc
 8008038:	20001104 	.word	0x20001104
 800803c:	20001100 	.word	0x20001100
 8008040:	200015e4 	.word	0x200015e4
 8008044:	200015e8 	.word	0x200015e8

08008048 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 8008048:	b480      	push	{r7}
 800804a:	b085      	sub	sp, #20
 800804c:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 800804e:	4b2c      	ldr	r3, [pc, #176]	@ (8008100 <vTaskSwitchContext+0xb8>)
 8008050:	681b      	ldr	r3, [r3, #0]
 8008052:	2b00      	cmp	r3, #0
 8008054:	d003      	beq.n	800805e <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 8008056:	4b2b      	ldr	r3, [pc, #172]	@ (8008104 <vTaskSwitchContext+0xbc>)
 8008058:	2201      	movs	r2, #1
 800805a:	601a      	str	r2, [r3, #0]
			structure specific to this task. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 800805c:	e049      	b.n	80080f2 <vTaskSwitchContext+0xaa>
		xYieldPending = pdFALSE;
 800805e:	4b29      	ldr	r3, [pc, #164]	@ (8008104 <vTaskSwitchContext+0xbc>)
 8008060:	2200      	movs	r2, #0
 8008062:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8008064:	4b28      	ldr	r3, [pc, #160]	@ (8008108 <vTaskSwitchContext+0xc0>)
 8008066:	681b      	ldr	r3, [r3, #0]
 8008068:	60fb      	str	r3, [r7, #12]
 800806a:	e013      	b.n	8008094 <vTaskSwitchContext+0x4c>
 800806c:	68fb      	ldr	r3, [r7, #12]
 800806e:	2b00      	cmp	r3, #0
 8008070:	d10d      	bne.n	800808e <vTaskSwitchContext+0x46>
	__asm volatile
 8008072:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008076:	b672      	cpsid	i
 8008078:	f383 8811 	msr	BASEPRI, r3
 800807c:	f3bf 8f6f 	isb	sy
 8008080:	f3bf 8f4f 	dsb	sy
 8008084:	b662      	cpsie	i
 8008086:	607b      	str	r3, [r7, #4]
}
 8008088:	bf00      	nop
 800808a:	bf00      	nop
 800808c:	e7fd      	b.n	800808a <vTaskSwitchContext+0x42>
 800808e:	68fb      	ldr	r3, [r7, #12]
 8008090:	3b01      	subs	r3, #1
 8008092:	60fb      	str	r3, [r7, #12]
 8008094:	491d      	ldr	r1, [pc, #116]	@ (800810c <vTaskSwitchContext+0xc4>)
 8008096:	68fa      	ldr	r2, [r7, #12]
 8008098:	4613      	mov	r3, r2
 800809a:	009b      	lsls	r3, r3, #2
 800809c:	4413      	add	r3, r2
 800809e:	009b      	lsls	r3, r3, #2
 80080a0:	440b      	add	r3, r1
 80080a2:	681b      	ldr	r3, [r3, #0]
 80080a4:	2b00      	cmp	r3, #0
 80080a6:	d0e1      	beq.n	800806c <vTaskSwitchContext+0x24>
 80080a8:	68fa      	ldr	r2, [r7, #12]
 80080aa:	4613      	mov	r3, r2
 80080ac:	009b      	lsls	r3, r3, #2
 80080ae:	4413      	add	r3, r2
 80080b0:	009b      	lsls	r3, r3, #2
 80080b2:	4a16      	ldr	r2, [pc, #88]	@ (800810c <vTaskSwitchContext+0xc4>)
 80080b4:	4413      	add	r3, r2
 80080b6:	60bb      	str	r3, [r7, #8]
 80080b8:	68bb      	ldr	r3, [r7, #8]
 80080ba:	685b      	ldr	r3, [r3, #4]
 80080bc:	685a      	ldr	r2, [r3, #4]
 80080be:	68bb      	ldr	r3, [r7, #8]
 80080c0:	605a      	str	r2, [r3, #4]
 80080c2:	68bb      	ldr	r3, [r7, #8]
 80080c4:	685a      	ldr	r2, [r3, #4]
 80080c6:	68bb      	ldr	r3, [r7, #8]
 80080c8:	3308      	adds	r3, #8
 80080ca:	429a      	cmp	r2, r3
 80080cc:	d104      	bne.n	80080d8 <vTaskSwitchContext+0x90>
 80080ce:	68bb      	ldr	r3, [r7, #8]
 80080d0:	685b      	ldr	r3, [r3, #4]
 80080d2:	685a      	ldr	r2, [r3, #4]
 80080d4:	68bb      	ldr	r3, [r7, #8]
 80080d6:	605a      	str	r2, [r3, #4]
 80080d8:	68bb      	ldr	r3, [r7, #8]
 80080da:	685b      	ldr	r3, [r3, #4]
 80080dc:	68db      	ldr	r3, [r3, #12]
 80080de:	4a0c      	ldr	r2, [pc, #48]	@ (8008110 <vTaskSwitchContext+0xc8>)
 80080e0:	6013      	str	r3, [r2, #0]
 80080e2:	4a09      	ldr	r2, [pc, #36]	@ (8008108 <vTaskSwitchContext+0xc0>)
 80080e4:	68fb      	ldr	r3, [r7, #12]
 80080e6:	6013      	str	r3, [r2, #0]
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 80080e8:	4b09      	ldr	r3, [pc, #36]	@ (8008110 <vTaskSwitchContext+0xc8>)
 80080ea:	681b      	ldr	r3, [r3, #0]
 80080ec:	3354      	adds	r3, #84	@ 0x54
 80080ee:	4a09      	ldr	r2, [pc, #36]	@ (8008114 <vTaskSwitchContext+0xcc>)
 80080f0:	6013      	str	r3, [r2, #0]
}
 80080f2:	bf00      	nop
 80080f4:	3714      	adds	r7, #20
 80080f6:	46bd      	mov	sp, r7
 80080f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80080fc:	4770      	bx	lr
 80080fe:	bf00      	nop
 8008100:	200015fc 	.word	0x200015fc
 8008104:	200015e8 	.word	0x200015e8
 8008108:	200015dc 	.word	0x200015dc
 800810c:	20001104 	.word	0x20001104
 8008110:	20001100 	.word	0x20001100
 8008114:	20000020 	.word	0x20000020

08008118 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 8008118:	b580      	push	{r7, lr}
 800811a:	b084      	sub	sp, #16
 800811c:	af00      	add	r7, sp, #0
 800811e:	6078      	str	r0, [r7, #4]
 8008120:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 8008122:	687b      	ldr	r3, [r7, #4]
 8008124:	2b00      	cmp	r3, #0
 8008126:	d10d      	bne.n	8008144 <vTaskPlaceOnEventList+0x2c>
	__asm volatile
 8008128:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800812c:	b672      	cpsid	i
 800812e:	f383 8811 	msr	BASEPRI, r3
 8008132:	f3bf 8f6f 	isb	sy
 8008136:	f3bf 8f4f 	dsb	sy
 800813a:	b662      	cpsie	i
 800813c:	60fb      	str	r3, [r7, #12]
}
 800813e:	bf00      	nop
 8008140:	bf00      	nop
 8008142:	e7fd      	b.n	8008140 <vTaskPlaceOnEventList+0x28>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8008144:	4b07      	ldr	r3, [pc, #28]	@ (8008164 <vTaskPlaceOnEventList+0x4c>)
 8008146:	681b      	ldr	r3, [r3, #0]
 8008148:	3318      	adds	r3, #24
 800814a:	4619      	mov	r1, r3
 800814c:	6878      	ldr	r0, [r7, #4]
 800814e:	f7fe faf0 	bl	8006732 <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 8008152:	2101      	movs	r1, #1
 8008154:	6838      	ldr	r0, [r7, #0]
 8008156:	f000 fdaf 	bl	8008cb8 <prvAddCurrentTaskToDelayedList>
}
 800815a:	bf00      	nop
 800815c:	3710      	adds	r7, #16
 800815e:	46bd      	mov	sp, r7
 8008160:	bd80      	pop	{r7, pc}
 8008162:	bf00      	nop
 8008164:	20001100 	.word	0x20001100

08008168 <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8008168:	b580      	push	{r7, lr}
 800816a:	b086      	sub	sp, #24
 800816c:	af00      	add	r7, sp, #0
 800816e:	60f8      	str	r0, [r7, #12]
 8008170:	60b9      	str	r1, [r7, #8]
 8008172:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 8008174:	68fb      	ldr	r3, [r7, #12]
 8008176:	2b00      	cmp	r3, #0
 8008178:	d10d      	bne.n	8008196 <vTaskPlaceOnEventListRestricted+0x2e>
	__asm volatile
 800817a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800817e:	b672      	cpsid	i
 8008180:	f383 8811 	msr	BASEPRI, r3
 8008184:	f3bf 8f6f 	isb	sy
 8008188:	f3bf 8f4f 	dsb	sy
 800818c:	b662      	cpsie	i
 800818e:	617b      	str	r3, [r7, #20]
}
 8008190:	bf00      	nop
 8008192:	bf00      	nop
 8008194:	e7fd      	b.n	8008192 <vTaskPlaceOnEventListRestricted+0x2a>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8008196:	4b0a      	ldr	r3, [pc, #40]	@ (80081c0 <vTaskPlaceOnEventListRestricted+0x58>)
 8008198:	681b      	ldr	r3, [r3, #0]
 800819a:	3318      	adds	r3, #24
 800819c:	4619      	mov	r1, r3
 800819e:	68f8      	ldr	r0, [r7, #12]
 80081a0:	f7fe faa3 	bl	80066ea <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 80081a4:	687b      	ldr	r3, [r7, #4]
 80081a6:	2b00      	cmp	r3, #0
 80081a8:	d002      	beq.n	80081b0 <vTaskPlaceOnEventListRestricted+0x48>
		{
			xTicksToWait = portMAX_DELAY;
 80081aa:	f04f 33ff 	mov.w	r3, #4294967295
 80081ae:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 80081b0:	6879      	ldr	r1, [r7, #4]
 80081b2:	68b8      	ldr	r0, [r7, #8]
 80081b4:	f000 fd80 	bl	8008cb8 <prvAddCurrentTaskToDelayedList>
	}
 80081b8:	bf00      	nop
 80081ba:	3718      	adds	r7, #24
 80081bc:	46bd      	mov	sp, r7
 80081be:	bd80      	pop	{r7, pc}
 80081c0:	20001100 	.word	0x20001100

080081c4 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 80081c4:	b580      	push	{r7, lr}
 80081c6:	b086      	sub	sp, #24
 80081c8:	af00      	add	r7, sp, #0
 80081ca:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80081cc:	687b      	ldr	r3, [r7, #4]
 80081ce:	68db      	ldr	r3, [r3, #12]
 80081d0:	68db      	ldr	r3, [r3, #12]
 80081d2:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 80081d4:	693b      	ldr	r3, [r7, #16]
 80081d6:	2b00      	cmp	r3, #0
 80081d8:	d10d      	bne.n	80081f6 <xTaskRemoveFromEventList+0x32>
	__asm volatile
 80081da:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80081de:	b672      	cpsid	i
 80081e0:	f383 8811 	msr	BASEPRI, r3
 80081e4:	f3bf 8f6f 	isb	sy
 80081e8:	f3bf 8f4f 	dsb	sy
 80081ec:	b662      	cpsie	i
 80081ee:	60fb      	str	r3, [r7, #12]
}
 80081f0:	bf00      	nop
 80081f2:	bf00      	nop
 80081f4:	e7fd      	b.n	80081f2 <xTaskRemoveFromEventList+0x2e>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 80081f6:	693b      	ldr	r3, [r7, #16]
 80081f8:	3318      	adds	r3, #24
 80081fa:	4618      	mov	r0, r3
 80081fc:	f7fe fad2 	bl	80067a4 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8008200:	4b1d      	ldr	r3, [pc, #116]	@ (8008278 <xTaskRemoveFromEventList+0xb4>)
 8008202:	681b      	ldr	r3, [r3, #0]
 8008204:	2b00      	cmp	r3, #0
 8008206:	d11d      	bne.n	8008244 <xTaskRemoveFromEventList+0x80>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 8008208:	693b      	ldr	r3, [r7, #16]
 800820a:	3304      	adds	r3, #4
 800820c:	4618      	mov	r0, r3
 800820e:	f7fe fac9 	bl	80067a4 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 8008212:	693b      	ldr	r3, [r7, #16]
 8008214:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008216:	4b19      	ldr	r3, [pc, #100]	@ (800827c <xTaskRemoveFromEventList+0xb8>)
 8008218:	681b      	ldr	r3, [r3, #0]
 800821a:	429a      	cmp	r2, r3
 800821c:	d903      	bls.n	8008226 <xTaskRemoveFromEventList+0x62>
 800821e:	693b      	ldr	r3, [r7, #16]
 8008220:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008222:	4a16      	ldr	r2, [pc, #88]	@ (800827c <xTaskRemoveFromEventList+0xb8>)
 8008224:	6013      	str	r3, [r2, #0]
 8008226:	693b      	ldr	r3, [r7, #16]
 8008228:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800822a:	4613      	mov	r3, r2
 800822c:	009b      	lsls	r3, r3, #2
 800822e:	4413      	add	r3, r2
 8008230:	009b      	lsls	r3, r3, #2
 8008232:	4a13      	ldr	r2, [pc, #76]	@ (8008280 <xTaskRemoveFromEventList+0xbc>)
 8008234:	441a      	add	r2, r3
 8008236:	693b      	ldr	r3, [r7, #16]
 8008238:	3304      	adds	r3, #4
 800823a:	4619      	mov	r1, r3
 800823c:	4610      	mov	r0, r2
 800823e:	f7fe fa54 	bl	80066ea <vListInsertEnd>
 8008242:	e005      	b.n	8008250 <xTaskRemoveFromEventList+0x8c>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 8008244:	693b      	ldr	r3, [r7, #16]
 8008246:	3318      	adds	r3, #24
 8008248:	4619      	mov	r1, r3
 800824a:	480e      	ldr	r0, [pc, #56]	@ (8008284 <xTaskRemoveFromEventList+0xc0>)
 800824c:	f7fe fa4d 	bl	80066ea <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 8008250:	693b      	ldr	r3, [r7, #16]
 8008252:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008254:	4b0c      	ldr	r3, [pc, #48]	@ (8008288 <xTaskRemoveFromEventList+0xc4>)
 8008256:	681b      	ldr	r3, [r3, #0]
 8008258:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800825a:	429a      	cmp	r2, r3
 800825c:	d905      	bls.n	800826a <xTaskRemoveFromEventList+0xa6>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 800825e:	2301      	movs	r3, #1
 8008260:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 8008262:	4b0a      	ldr	r3, [pc, #40]	@ (800828c <xTaskRemoveFromEventList+0xc8>)
 8008264:	2201      	movs	r2, #1
 8008266:	601a      	str	r2, [r3, #0]
 8008268:	e001      	b.n	800826e <xTaskRemoveFromEventList+0xaa>
	}
	else
	{
		xReturn = pdFALSE;
 800826a:	2300      	movs	r3, #0
 800826c:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 800826e:	697b      	ldr	r3, [r7, #20]
}
 8008270:	4618      	mov	r0, r3
 8008272:	3718      	adds	r7, #24
 8008274:	46bd      	mov	sp, r7
 8008276:	bd80      	pop	{r7, pc}
 8008278:	200015fc 	.word	0x200015fc
 800827c:	200015dc 	.word	0x200015dc
 8008280:	20001104 	.word	0x20001104
 8008284:	20001594 	.word	0x20001594
 8008288:	20001100 	.word	0x20001100
 800828c:	200015e8 	.word	0x200015e8

08008290 <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 8008290:	b480      	push	{r7}
 8008292:	b083      	sub	sp, #12
 8008294:	af00      	add	r7, sp, #0
 8008296:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 8008298:	4b06      	ldr	r3, [pc, #24]	@ (80082b4 <vTaskInternalSetTimeOutState+0x24>)
 800829a:	681a      	ldr	r2, [r3, #0]
 800829c:	687b      	ldr	r3, [r7, #4]
 800829e:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 80082a0:	4b05      	ldr	r3, [pc, #20]	@ (80082b8 <vTaskInternalSetTimeOutState+0x28>)
 80082a2:	681a      	ldr	r2, [r3, #0]
 80082a4:	687b      	ldr	r3, [r7, #4]
 80082a6:	605a      	str	r2, [r3, #4]
}
 80082a8:	bf00      	nop
 80082aa:	370c      	adds	r7, #12
 80082ac:	46bd      	mov	sp, r7
 80082ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80082b2:	4770      	bx	lr
 80082b4:	200015ec 	.word	0x200015ec
 80082b8:	200015d8 	.word	0x200015d8

080082bc <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 80082bc:	b580      	push	{r7, lr}
 80082be:	b088      	sub	sp, #32
 80082c0:	af00      	add	r7, sp, #0
 80082c2:	6078      	str	r0, [r7, #4]
 80082c4:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 80082c6:	687b      	ldr	r3, [r7, #4]
 80082c8:	2b00      	cmp	r3, #0
 80082ca:	d10d      	bne.n	80082e8 <xTaskCheckForTimeOut+0x2c>
	__asm volatile
 80082cc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80082d0:	b672      	cpsid	i
 80082d2:	f383 8811 	msr	BASEPRI, r3
 80082d6:	f3bf 8f6f 	isb	sy
 80082da:	f3bf 8f4f 	dsb	sy
 80082de:	b662      	cpsie	i
 80082e0:	613b      	str	r3, [r7, #16]
}
 80082e2:	bf00      	nop
 80082e4:	bf00      	nop
 80082e6:	e7fd      	b.n	80082e4 <xTaskCheckForTimeOut+0x28>
	configASSERT( pxTicksToWait );
 80082e8:	683b      	ldr	r3, [r7, #0]
 80082ea:	2b00      	cmp	r3, #0
 80082ec:	d10d      	bne.n	800830a <xTaskCheckForTimeOut+0x4e>
	__asm volatile
 80082ee:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80082f2:	b672      	cpsid	i
 80082f4:	f383 8811 	msr	BASEPRI, r3
 80082f8:	f3bf 8f6f 	isb	sy
 80082fc:	f3bf 8f4f 	dsb	sy
 8008300:	b662      	cpsie	i
 8008302:	60fb      	str	r3, [r7, #12]
}
 8008304:	bf00      	nop
 8008306:	bf00      	nop
 8008308:	e7fd      	b.n	8008306 <xTaskCheckForTimeOut+0x4a>

	taskENTER_CRITICAL();
 800830a:	f001 fa1d 	bl	8009748 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 800830e:	4b1d      	ldr	r3, [pc, #116]	@ (8008384 <xTaskCheckForTimeOut+0xc8>)
 8008310:	681b      	ldr	r3, [r3, #0]
 8008312:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 8008314:	687b      	ldr	r3, [r7, #4]
 8008316:	685b      	ldr	r3, [r3, #4]
 8008318:	69ba      	ldr	r2, [r7, #24]
 800831a:	1ad3      	subs	r3, r2, r3
 800831c:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 800831e:	683b      	ldr	r3, [r7, #0]
 8008320:	681b      	ldr	r3, [r3, #0]
 8008322:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008326:	d102      	bne.n	800832e <xTaskCheckForTimeOut+0x72>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 8008328:	2300      	movs	r3, #0
 800832a:	61fb      	str	r3, [r7, #28]
 800832c:	e023      	b.n	8008376 <xTaskCheckForTimeOut+0xba>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 800832e:	687b      	ldr	r3, [r7, #4]
 8008330:	681a      	ldr	r2, [r3, #0]
 8008332:	4b15      	ldr	r3, [pc, #84]	@ (8008388 <xTaskCheckForTimeOut+0xcc>)
 8008334:	681b      	ldr	r3, [r3, #0]
 8008336:	429a      	cmp	r2, r3
 8008338:	d007      	beq.n	800834a <xTaskCheckForTimeOut+0x8e>
 800833a:	687b      	ldr	r3, [r7, #4]
 800833c:	685b      	ldr	r3, [r3, #4]
 800833e:	69ba      	ldr	r2, [r7, #24]
 8008340:	429a      	cmp	r2, r3
 8008342:	d302      	bcc.n	800834a <xTaskCheckForTimeOut+0x8e>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 8008344:	2301      	movs	r3, #1
 8008346:	61fb      	str	r3, [r7, #28]
 8008348:	e015      	b.n	8008376 <xTaskCheckForTimeOut+0xba>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 800834a:	683b      	ldr	r3, [r7, #0]
 800834c:	681b      	ldr	r3, [r3, #0]
 800834e:	697a      	ldr	r2, [r7, #20]
 8008350:	429a      	cmp	r2, r3
 8008352:	d20b      	bcs.n	800836c <xTaskCheckForTimeOut+0xb0>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 8008354:	683b      	ldr	r3, [r7, #0]
 8008356:	681a      	ldr	r2, [r3, #0]
 8008358:	697b      	ldr	r3, [r7, #20]
 800835a:	1ad2      	subs	r2, r2, r3
 800835c:	683b      	ldr	r3, [r7, #0]
 800835e:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 8008360:	6878      	ldr	r0, [r7, #4]
 8008362:	f7ff ff95 	bl	8008290 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 8008366:	2300      	movs	r3, #0
 8008368:	61fb      	str	r3, [r7, #28]
 800836a:	e004      	b.n	8008376 <xTaskCheckForTimeOut+0xba>
		}
		else
		{
			*pxTicksToWait = 0;
 800836c:	683b      	ldr	r3, [r7, #0]
 800836e:	2200      	movs	r2, #0
 8008370:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 8008372:	2301      	movs	r3, #1
 8008374:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 8008376:	f001 fa1d 	bl	80097b4 <vPortExitCritical>

	return xReturn;
 800837a:	69fb      	ldr	r3, [r7, #28]
}
 800837c:	4618      	mov	r0, r3
 800837e:	3720      	adds	r7, #32
 8008380:	46bd      	mov	sp, r7
 8008382:	bd80      	pop	{r7, pc}
 8008384:	200015d8 	.word	0x200015d8
 8008388:	200015ec 	.word	0x200015ec

0800838c <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 800838c:	b480      	push	{r7}
 800838e:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 8008390:	4b03      	ldr	r3, [pc, #12]	@ (80083a0 <vTaskMissedYield+0x14>)
 8008392:	2201      	movs	r2, #1
 8008394:	601a      	str	r2, [r3, #0]
}
 8008396:	bf00      	nop
 8008398:	46bd      	mov	sp, r7
 800839a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800839e:	4770      	bx	lr
 80083a0:	200015e8 	.word	0x200015e8

080083a4 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 80083a4:	b580      	push	{r7, lr}
 80083a6:	b082      	sub	sp, #8
 80083a8:	af00      	add	r7, sp, #0
 80083aa:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 80083ac:	f000 f852 	bl	8008454 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 80083b0:	4b06      	ldr	r3, [pc, #24]	@ (80083cc <prvIdleTask+0x28>)
 80083b2:	681b      	ldr	r3, [r3, #0]
 80083b4:	2b01      	cmp	r3, #1
 80083b6:	d9f9      	bls.n	80083ac <prvIdleTask+0x8>
			{
				taskYIELD();
 80083b8:	4b05      	ldr	r3, [pc, #20]	@ (80083d0 <prvIdleTask+0x2c>)
 80083ba:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80083be:	601a      	str	r2, [r3, #0]
 80083c0:	f3bf 8f4f 	dsb	sy
 80083c4:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 80083c8:	e7f0      	b.n	80083ac <prvIdleTask+0x8>
 80083ca:	bf00      	nop
 80083cc:	20001104 	.word	0x20001104
 80083d0:	e000ed04 	.word	0xe000ed04

080083d4 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 80083d4:	b580      	push	{r7, lr}
 80083d6:	b082      	sub	sp, #8
 80083d8:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 80083da:	2300      	movs	r3, #0
 80083dc:	607b      	str	r3, [r7, #4]
 80083de:	e00c      	b.n	80083fa <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 80083e0:	687a      	ldr	r2, [r7, #4]
 80083e2:	4613      	mov	r3, r2
 80083e4:	009b      	lsls	r3, r3, #2
 80083e6:	4413      	add	r3, r2
 80083e8:	009b      	lsls	r3, r3, #2
 80083ea:	4a12      	ldr	r2, [pc, #72]	@ (8008434 <prvInitialiseTaskLists+0x60>)
 80083ec:	4413      	add	r3, r2
 80083ee:	4618      	mov	r0, r3
 80083f0:	f7fe f94e 	bl	8006690 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 80083f4:	687b      	ldr	r3, [r7, #4]
 80083f6:	3301      	adds	r3, #1
 80083f8:	607b      	str	r3, [r7, #4]
 80083fa:	687b      	ldr	r3, [r7, #4]
 80083fc:	2b37      	cmp	r3, #55	@ 0x37
 80083fe:	d9ef      	bls.n	80083e0 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 8008400:	480d      	ldr	r0, [pc, #52]	@ (8008438 <prvInitialiseTaskLists+0x64>)
 8008402:	f7fe f945 	bl	8006690 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 8008406:	480d      	ldr	r0, [pc, #52]	@ (800843c <prvInitialiseTaskLists+0x68>)
 8008408:	f7fe f942 	bl	8006690 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 800840c:	480c      	ldr	r0, [pc, #48]	@ (8008440 <prvInitialiseTaskLists+0x6c>)
 800840e:	f7fe f93f 	bl	8006690 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 8008412:	480c      	ldr	r0, [pc, #48]	@ (8008444 <prvInitialiseTaskLists+0x70>)
 8008414:	f7fe f93c 	bl	8006690 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 8008418:	480b      	ldr	r0, [pc, #44]	@ (8008448 <prvInitialiseTaskLists+0x74>)
 800841a:	f7fe f939 	bl	8006690 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 800841e:	4b0b      	ldr	r3, [pc, #44]	@ (800844c <prvInitialiseTaskLists+0x78>)
 8008420:	4a05      	ldr	r2, [pc, #20]	@ (8008438 <prvInitialiseTaskLists+0x64>)
 8008422:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 8008424:	4b0a      	ldr	r3, [pc, #40]	@ (8008450 <prvInitialiseTaskLists+0x7c>)
 8008426:	4a05      	ldr	r2, [pc, #20]	@ (800843c <prvInitialiseTaskLists+0x68>)
 8008428:	601a      	str	r2, [r3, #0]
}
 800842a:	bf00      	nop
 800842c:	3708      	adds	r7, #8
 800842e:	46bd      	mov	sp, r7
 8008430:	bd80      	pop	{r7, pc}
 8008432:	bf00      	nop
 8008434:	20001104 	.word	0x20001104
 8008438:	20001564 	.word	0x20001564
 800843c:	20001578 	.word	0x20001578
 8008440:	20001594 	.word	0x20001594
 8008444:	200015a8 	.word	0x200015a8
 8008448:	200015c0 	.word	0x200015c0
 800844c:	2000158c 	.word	0x2000158c
 8008450:	20001590 	.word	0x20001590

08008454 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 8008454:	b580      	push	{r7, lr}
 8008456:	b082      	sub	sp, #8
 8008458:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800845a:	e019      	b.n	8008490 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 800845c:	f001 f974 	bl	8009748 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8008460:	4b10      	ldr	r3, [pc, #64]	@ (80084a4 <prvCheckTasksWaitingTermination+0x50>)
 8008462:	68db      	ldr	r3, [r3, #12]
 8008464:	68db      	ldr	r3, [r3, #12]
 8008466:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8008468:	687b      	ldr	r3, [r7, #4]
 800846a:	3304      	adds	r3, #4
 800846c:	4618      	mov	r0, r3
 800846e:	f7fe f999 	bl	80067a4 <uxListRemove>
				--uxCurrentNumberOfTasks;
 8008472:	4b0d      	ldr	r3, [pc, #52]	@ (80084a8 <prvCheckTasksWaitingTermination+0x54>)
 8008474:	681b      	ldr	r3, [r3, #0]
 8008476:	3b01      	subs	r3, #1
 8008478:	4a0b      	ldr	r2, [pc, #44]	@ (80084a8 <prvCheckTasksWaitingTermination+0x54>)
 800847a:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 800847c:	4b0b      	ldr	r3, [pc, #44]	@ (80084ac <prvCheckTasksWaitingTermination+0x58>)
 800847e:	681b      	ldr	r3, [r3, #0]
 8008480:	3b01      	subs	r3, #1
 8008482:	4a0a      	ldr	r2, [pc, #40]	@ (80084ac <prvCheckTasksWaitingTermination+0x58>)
 8008484:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 8008486:	f001 f995 	bl	80097b4 <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 800848a:	6878      	ldr	r0, [r7, #4]
 800848c:	f000 f810 	bl	80084b0 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8008490:	4b06      	ldr	r3, [pc, #24]	@ (80084ac <prvCheckTasksWaitingTermination+0x58>)
 8008492:	681b      	ldr	r3, [r3, #0]
 8008494:	2b00      	cmp	r3, #0
 8008496:	d1e1      	bne.n	800845c <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 8008498:	bf00      	nop
 800849a:	bf00      	nop
 800849c:	3708      	adds	r7, #8
 800849e:	46bd      	mov	sp, r7
 80084a0:	bd80      	pop	{r7, pc}
 80084a2:	bf00      	nop
 80084a4:	200015a8 	.word	0x200015a8
 80084a8:	200015d4 	.word	0x200015d4
 80084ac:	200015bc 	.word	0x200015bc

080084b0 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 80084b0:	b580      	push	{r7, lr}
 80084b2:	b084      	sub	sp, #16
 80084b4:	af00      	add	r7, sp, #0
 80084b6:	6078      	str	r0, [r7, #4]

		/* Free up the memory allocated by the scheduler for the task.  It is up
		to the task to free any memory allocated at the application level. */
		#if ( configUSE_NEWLIB_REENTRANT == 1 )
		{
			_reclaim_reent( &( pxTCB->xNewLib_reent ) );
 80084b8:	687b      	ldr	r3, [r7, #4]
 80084ba:	3354      	adds	r3, #84	@ 0x54
 80084bc:	4618      	mov	r0, r3
 80084be:	f002 fbe5 	bl	800ac8c <_reclaim_reent>
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 80084c2:	687b      	ldr	r3, [r7, #4]
 80084c4:	f893 30a5 	ldrb.w	r3, [r3, #165]	@ 0xa5
 80084c8:	2b00      	cmp	r3, #0
 80084ca:	d108      	bne.n	80084de <prvDeleteTCB+0x2e>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 80084cc:	687b      	ldr	r3, [r7, #4]
 80084ce:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80084d0:	4618      	mov	r0, r3
 80084d2:	f001 fb37 	bl	8009b44 <vPortFree>
				vPortFree( pxTCB );
 80084d6:	6878      	ldr	r0, [r7, #4]
 80084d8:	f001 fb34 	bl	8009b44 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 80084dc:	e01b      	b.n	8008516 <prvDeleteTCB+0x66>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 80084de:	687b      	ldr	r3, [r7, #4]
 80084e0:	f893 30a5 	ldrb.w	r3, [r3, #165]	@ 0xa5
 80084e4:	2b01      	cmp	r3, #1
 80084e6:	d103      	bne.n	80084f0 <prvDeleteTCB+0x40>
				vPortFree( pxTCB );
 80084e8:	6878      	ldr	r0, [r7, #4]
 80084ea:	f001 fb2b 	bl	8009b44 <vPortFree>
	}
 80084ee:	e012      	b.n	8008516 <prvDeleteTCB+0x66>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 80084f0:	687b      	ldr	r3, [r7, #4]
 80084f2:	f893 30a5 	ldrb.w	r3, [r3, #165]	@ 0xa5
 80084f6:	2b02      	cmp	r3, #2
 80084f8:	d00d      	beq.n	8008516 <prvDeleteTCB+0x66>
	__asm volatile
 80084fa:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80084fe:	b672      	cpsid	i
 8008500:	f383 8811 	msr	BASEPRI, r3
 8008504:	f3bf 8f6f 	isb	sy
 8008508:	f3bf 8f4f 	dsb	sy
 800850c:	b662      	cpsie	i
 800850e:	60fb      	str	r3, [r7, #12]
}
 8008510:	bf00      	nop
 8008512:	bf00      	nop
 8008514:	e7fd      	b.n	8008512 <prvDeleteTCB+0x62>
	}
 8008516:	bf00      	nop
 8008518:	3710      	adds	r7, #16
 800851a:	46bd      	mov	sp, r7
 800851c:	bd80      	pop	{r7, pc}
	...

08008520 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 8008520:	b480      	push	{r7}
 8008522:	b083      	sub	sp, #12
 8008524:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8008526:	4b0c      	ldr	r3, [pc, #48]	@ (8008558 <prvResetNextTaskUnblockTime+0x38>)
 8008528:	681b      	ldr	r3, [r3, #0]
 800852a:	681b      	ldr	r3, [r3, #0]
 800852c:	2b00      	cmp	r3, #0
 800852e:	d104      	bne.n	800853a <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 8008530:	4b0a      	ldr	r3, [pc, #40]	@ (800855c <prvResetNextTaskUnblockTime+0x3c>)
 8008532:	f04f 32ff 	mov.w	r2, #4294967295
 8008536:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 8008538:	e008      	b.n	800854c <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800853a:	4b07      	ldr	r3, [pc, #28]	@ (8008558 <prvResetNextTaskUnblockTime+0x38>)
 800853c:	681b      	ldr	r3, [r3, #0]
 800853e:	68db      	ldr	r3, [r3, #12]
 8008540:	68db      	ldr	r3, [r3, #12]
 8008542:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 8008544:	687b      	ldr	r3, [r7, #4]
 8008546:	685b      	ldr	r3, [r3, #4]
 8008548:	4a04      	ldr	r2, [pc, #16]	@ (800855c <prvResetNextTaskUnblockTime+0x3c>)
 800854a:	6013      	str	r3, [r2, #0]
}
 800854c:	bf00      	nop
 800854e:	370c      	adds	r7, #12
 8008550:	46bd      	mov	sp, r7
 8008552:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008556:	4770      	bx	lr
 8008558:	2000158c 	.word	0x2000158c
 800855c:	200015f4 	.word	0x200015f4

08008560 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 8008560:	b480      	push	{r7}
 8008562:	b083      	sub	sp, #12
 8008564:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 8008566:	4b0b      	ldr	r3, [pc, #44]	@ (8008594 <xTaskGetSchedulerState+0x34>)
 8008568:	681b      	ldr	r3, [r3, #0]
 800856a:	2b00      	cmp	r3, #0
 800856c:	d102      	bne.n	8008574 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 800856e:	2301      	movs	r3, #1
 8008570:	607b      	str	r3, [r7, #4]
 8008572:	e008      	b.n	8008586 <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8008574:	4b08      	ldr	r3, [pc, #32]	@ (8008598 <xTaskGetSchedulerState+0x38>)
 8008576:	681b      	ldr	r3, [r3, #0]
 8008578:	2b00      	cmp	r3, #0
 800857a:	d102      	bne.n	8008582 <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 800857c:	2302      	movs	r3, #2
 800857e:	607b      	str	r3, [r7, #4]
 8008580:	e001      	b.n	8008586 <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 8008582:	2300      	movs	r3, #0
 8008584:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 8008586:	687b      	ldr	r3, [r7, #4]
	}
 8008588:	4618      	mov	r0, r3
 800858a:	370c      	adds	r7, #12
 800858c:	46bd      	mov	sp, r7
 800858e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008592:	4770      	bx	lr
 8008594:	200015e0 	.word	0x200015e0
 8008598:	200015fc 	.word	0x200015fc

0800859c <xTaskPriorityInherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityInherit( TaskHandle_t const pxMutexHolder )
	{
 800859c:	b580      	push	{r7, lr}
 800859e:	b084      	sub	sp, #16
 80085a0:	af00      	add	r7, sp, #0
 80085a2:	6078      	str	r0, [r7, #4]
	TCB_t * const pxMutexHolderTCB = pxMutexHolder;
 80085a4:	687b      	ldr	r3, [r7, #4]
 80085a6:	60bb      	str	r3, [r7, #8]
	BaseType_t xReturn = pdFALSE;
 80085a8:	2300      	movs	r3, #0
 80085aa:	60fb      	str	r3, [r7, #12]

		/* If the mutex was given back by an interrupt while the queue was
		locked then the mutex holder might now be NULL.  _RB_ Is this still
		needed as interrupts can no longer use mutexes? */
		if( pxMutexHolder != NULL )
 80085ac:	687b      	ldr	r3, [r7, #4]
 80085ae:	2b00      	cmp	r3, #0
 80085b0:	d051      	beq.n	8008656 <xTaskPriorityInherit+0xba>
		{
			/* If the holder of the mutex has a priority below the priority of
			the task attempting to obtain the mutex then it will temporarily
			inherit the priority of the task attempting to obtain the mutex. */
			if( pxMutexHolderTCB->uxPriority < pxCurrentTCB->uxPriority )
 80085b2:	68bb      	ldr	r3, [r7, #8]
 80085b4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80085b6:	4b2a      	ldr	r3, [pc, #168]	@ (8008660 <xTaskPriorityInherit+0xc4>)
 80085b8:	681b      	ldr	r3, [r3, #0]
 80085ba:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80085bc:	429a      	cmp	r2, r3
 80085be:	d241      	bcs.n	8008644 <xTaskPriorityInherit+0xa8>
			{
				/* Adjust the mutex holder state to account for its new
				priority.  Only reset the event list item value if the value is
				not being used for anything else. */
				if( ( listGET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 80085c0:	68bb      	ldr	r3, [r7, #8]
 80085c2:	699b      	ldr	r3, [r3, #24]
 80085c4:	2b00      	cmp	r3, #0
 80085c6:	db06      	blt.n	80085d6 <xTaskPriorityInherit+0x3a>
				{
					listSET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxCurrentTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80085c8:	4b25      	ldr	r3, [pc, #148]	@ (8008660 <xTaskPriorityInherit+0xc4>)
 80085ca:	681b      	ldr	r3, [r3, #0]
 80085cc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80085ce:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 80085d2:	68bb      	ldr	r3, [r7, #8]
 80085d4:	619a      	str	r2, [r3, #24]
					mtCOVERAGE_TEST_MARKER();
				}

				/* If the task being modified is in the ready state it will need
				to be moved into a new list. */
				if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ pxMutexHolderTCB->uxPriority ] ), &( pxMutexHolderTCB->xStateListItem ) ) != pdFALSE )
 80085d6:	68bb      	ldr	r3, [r7, #8]
 80085d8:	6959      	ldr	r1, [r3, #20]
 80085da:	68bb      	ldr	r3, [r7, #8]
 80085dc:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80085de:	4613      	mov	r3, r2
 80085e0:	009b      	lsls	r3, r3, #2
 80085e2:	4413      	add	r3, r2
 80085e4:	009b      	lsls	r3, r3, #2
 80085e6:	4a1f      	ldr	r2, [pc, #124]	@ (8008664 <xTaskPriorityInherit+0xc8>)
 80085e8:	4413      	add	r3, r2
 80085ea:	4299      	cmp	r1, r3
 80085ec:	d122      	bne.n	8008634 <xTaskPriorityInherit+0x98>
				{
					if( uxListRemove( &( pxMutexHolderTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 80085ee:	68bb      	ldr	r3, [r7, #8]
 80085f0:	3304      	adds	r3, #4
 80085f2:	4618      	mov	r0, r3
 80085f4:	f7fe f8d6 	bl	80067a4 <uxListRemove>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* Inherit the priority before being moved into the new list. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 80085f8:	4b19      	ldr	r3, [pc, #100]	@ (8008660 <xTaskPriorityInherit+0xc4>)
 80085fa:	681b      	ldr	r3, [r3, #0]
 80085fc:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80085fe:	68bb      	ldr	r3, [r7, #8]
 8008600:	62da      	str	r2, [r3, #44]	@ 0x2c
					prvAddTaskToReadyList( pxMutexHolderTCB );
 8008602:	68bb      	ldr	r3, [r7, #8]
 8008604:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008606:	4b18      	ldr	r3, [pc, #96]	@ (8008668 <xTaskPriorityInherit+0xcc>)
 8008608:	681b      	ldr	r3, [r3, #0]
 800860a:	429a      	cmp	r2, r3
 800860c:	d903      	bls.n	8008616 <xTaskPriorityInherit+0x7a>
 800860e:	68bb      	ldr	r3, [r7, #8]
 8008610:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008612:	4a15      	ldr	r2, [pc, #84]	@ (8008668 <xTaskPriorityInherit+0xcc>)
 8008614:	6013      	str	r3, [r2, #0]
 8008616:	68bb      	ldr	r3, [r7, #8]
 8008618:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800861a:	4613      	mov	r3, r2
 800861c:	009b      	lsls	r3, r3, #2
 800861e:	4413      	add	r3, r2
 8008620:	009b      	lsls	r3, r3, #2
 8008622:	4a10      	ldr	r2, [pc, #64]	@ (8008664 <xTaskPriorityInherit+0xc8>)
 8008624:	441a      	add	r2, r3
 8008626:	68bb      	ldr	r3, [r7, #8]
 8008628:	3304      	adds	r3, #4
 800862a:	4619      	mov	r1, r3
 800862c:	4610      	mov	r0, r2
 800862e:	f7fe f85c 	bl	80066ea <vListInsertEnd>
 8008632:	e004      	b.n	800863e <xTaskPriorityInherit+0xa2>
				}
				else
				{
					/* Just inherit the priority. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 8008634:	4b0a      	ldr	r3, [pc, #40]	@ (8008660 <xTaskPriorityInherit+0xc4>)
 8008636:	681b      	ldr	r3, [r3, #0]
 8008638:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800863a:	68bb      	ldr	r3, [r7, #8]
 800863c:	62da      	str	r2, [r3, #44]	@ 0x2c
				}

				traceTASK_PRIORITY_INHERIT( pxMutexHolderTCB, pxCurrentTCB->uxPriority );

				/* Inheritance occurred. */
				xReturn = pdTRUE;
 800863e:	2301      	movs	r3, #1
 8008640:	60fb      	str	r3, [r7, #12]
 8008642:	e008      	b.n	8008656 <xTaskPriorityInherit+0xba>
			}
			else
			{
				if( pxMutexHolderTCB->uxBasePriority < pxCurrentTCB->uxPriority )
 8008644:	68bb      	ldr	r3, [r7, #8]
 8008646:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8008648:	4b05      	ldr	r3, [pc, #20]	@ (8008660 <xTaskPriorityInherit+0xc4>)
 800864a:	681b      	ldr	r3, [r3, #0]
 800864c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800864e:	429a      	cmp	r2, r3
 8008650:	d201      	bcs.n	8008656 <xTaskPriorityInherit+0xba>
					current priority of the mutex holder is not lower than the
					priority of the task attempting to take the mutex.
					Therefore the mutex holder must have already inherited a
					priority, but inheritance would have occurred if that had
					not been the case. */
					xReturn = pdTRUE;
 8008652:	2301      	movs	r3, #1
 8008654:	60fb      	str	r3, [r7, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 8008656:	68fb      	ldr	r3, [r7, #12]
	}
 8008658:	4618      	mov	r0, r3
 800865a:	3710      	adds	r7, #16
 800865c:	46bd      	mov	sp, r7
 800865e:	bd80      	pop	{r7, pc}
 8008660:	20001100 	.word	0x20001100
 8008664:	20001104 	.word	0x20001104
 8008668:	200015dc 	.word	0x200015dc

0800866c <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 800866c:	b580      	push	{r7, lr}
 800866e:	b086      	sub	sp, #24
 8008670:	af00      	add	r7, sp, #0
 8008672:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 8008674:	687b      	ldr	r3, [r7, #4]
 8008676:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 8008678:	2300      	movs	r3, #0
 800867a:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 800867c:	687b      	ldr	r3, [r7, #4]
 800867e:	2b00      	cmp	r3, #0
 8008680:	d05c      	beq.n	800873c <xTaskPriorityDisinherit+0xd0>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 8008682:	4b31      	ldr	r3, [pc, #196]	@ (8008748 <xTaskPriorityDisinherit+0xdc>)
 8008684:	681b      	ldr	r3, [r3, #0]
 8008686:	693a      	ldr	r2, [r7, #16]
 8008688:	429a      	cmp	r2, r3
 800868a:	d00d      	beq.n	80086a8 <xTaskPriorityDisinherit+0x3c>
	__asm volatile
 800868c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008690:	b672      	cpsid	i
 8008692:	f383 8811 	msr	BASEPRI, r3
 8008696:	f3bf 8f6f 	isb	sy
 800869a:	f3bf 8f4f 	dsb	sy
 800869e:	b662      	cpsie	i
 80086a0:	60fb      	str	r3, [r7, #12]
}
 80086a2:	bf00      	nop
 80086a4:	bf00      	nop
 80086a6:	e7fd      	b.n	80086a4 <xTaskPriorityDisinherit+0x38>
			configASSERT( pxTCB->uxMutexesHeld );
 80086a8:	693b      	ldr	r3, [r7, #16]
 80086aa:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80086ac:	2b00      	cmp	r3, #0
 80086ae:	d10d      	bne.n	80086cc <xTaskPriorityDisinherit+0x60>
	__asm volatile
 80086b0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80086b4:	b672      	cpsid	i
 80086b6:	f383 8811 	msr	BASEPRI, r3
 80086ba:	f3bf 8f6f 	isb	sy
 80086be:	f3bf 8f4f 	dsb	sy
 80086c2:	b662      	cpsie	i
 80086c4:	60bb      	str	r3, [r7, #8]
}
 80086c6:	bf00      	nop
 80086c8:	bf00      	nop
 80086ca:	e7fd      	b.n	80086c8 <xTaskPriorityDisinherit+0x5c>
			( pxTCB->uxMutexesHeld )--;
 80086cc:	693b      	ldr	r3, [r7, #16]
 80086ce:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80086d0:	1e5a      	subs	r2, r3, #1
 80086d2:	693b      	ldr	r3, [r7, #16]
 80086d4:	651a      	str	r2, [r3, #80]	@ 0x50

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 80086d6:	693b      	ldr	r3, [r7, #16]
 80086d8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80086da:	693b      	ldr	r3, [r7, #16]
 80086dc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80086de:	429a      	cmp	r2, r3
 80086e0:	d02c      	beq.n	800873c <xTaskPriorityDisinherit+0xd0>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 80086e2:	693b      	ldr	r3, [r7, #16]
 80086e4:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80086e6:	2b00      	cmp	r3, #0
 80086e8:	d128      	bne.n	800873c <xTaskPriorityDisinherit+0xd0>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 80086ea:	693b      	ldr	r3, [r7, #16]
 80086ec:	3304      	adds	r3, #4
 80086ee:	4618      	mov	r0, r3
 80086f0:	f7fe f858 	bl	80067a4 <uxListRemove>
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 80086f4:	693b      	ldr	r3, [r7, #16]
 80086f6:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 80086f8:	693b      	ldr	r3, [r7, #16]
 80086fa:	62da      	str	r2, [r3, #44]	@ 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80086fc:	693b      	ldr	r3, [r7, #16]
 80086fe:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008700:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 8008704:	693b      	ldr	r3, [r7, #16]
 8008706:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 8008708:	693b      	ldr	r3, [r7, #16]
 800870a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800870c:	4b0f      	ldr	r3, [pc, #60]	@ (800874c <xTaskPriorityDisinherit+0xe0>)
 800870e:	681b      	ldr	r3, [r3, #0]
 8008710:	429a      	cmp	r2, r3
 8008712:	d903      	bls.n	800871c <xTaskPriorityDisinherit+0xb0>
 8008714:	693b      	ldr	r3, [r7, #16]
 8008716:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008718:	4a0c      	ldr	r2, [pc, #48]	@ (800874c <xTaskPriorityDisinherit+0xe0>)
 800871a:	6013      	str	r3, [r2, #0]
 800871c:	693b      	ldr	r3, [r7, #16]
 800871e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008720:	4613      	mov	r3, r2
 8008722:	009b      	lsls	r3, r3, #2
 8008724:	4413      	add	r3, r2
 8008726:	009b      	lsls	r3, r3, #2
 8008728:	4a09      	ldr	r2, [pc, #36]	@ (8008750 <xTaskPriorityDisinherit+0xe4>)
 800872a:	441a      	add	r2, r3
 800872c:	693b      	ldr	r3, [r7, #16]
 800872e:	3304      	adds	r3, #4
 8008730:	4619      	mov	r1, r3
 8008732:	4610      	mov	r0, r2
 8008734:	f7fd ffd9 	bl	80066ea <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 8008738:	2301      	movs	r3, #1
 800873a:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 800873c:	697b      	ldr	r3, [r7, #20]
	}
 800873e:	4618      	mov	r0, r3
 8008740:	3718      	adds	r7, #24
 8008742:	46bd      	mov	sp, r7
 8008744:	bd80      	pop	{r7, pc}
 8008746:	bf00      	nop
 8008748:	20001100 	.word	0x20001100
 800874c:	200015dc 	.word	0x200015dc
 8008750:	20001104 	.word	0x20001104

08008754 <vTaskPriorityDisinheritAfterTimeout>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	void vTaskPriorityDisinheritAfterTimeout( TaskHandle_t const pxMutexHolder, UBaseType_t uxHighestPriorityWaitingTask )
	{
 8008754:	b580      	push	{r7, lr}
 8008756:	b088      	sub	sp, #32
 8008758:	af00      	add	r7, sp, #0
 800875a:	6078      	str	r0, [r7, #4]
 800875c:	6039      	str	r1, [r7, #0]
	TCB_t * const pxTCB = pxMutexHolder;
 800875e:	687b      	ldr	r3, [r7, #4]
 8008760:	61bb      	str	r3, [r7, #24]
	UBaseType_t uxPriorityUsedOnEntry, uxPriorityToUse;
	const UBaseType_t uxOnlyOneMutexHeld = ( UBaseType_t ) 1;
 8008762:	2301      	movs	r3, #1
 8008764:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 8008766:	687b      	ldr	r3, [r7, #4]
 8008768:	2b00      	cmp	r3, #0
 800876a:	d070      	beq.n	800884e <vTaskPriorityDisinheritAfterTimeout+0xfa>
		{
			/* If pxMutexHolder is not NULL then the holder must hold at least
			one mutex. */
			configASSERT( pxTCB->uxMutexesHeld );
 800876c:	69bb      	ldr	r3, [r7, #24]
 800876e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8008770:	2b00      	cmp	r3, #0
 8008772:	d10d      	bne.n	8008790 <vTaskPriorityDisinheritAfterTimeout+0x3c>
	__asm volatile
 8008774:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008778:	b672      	cpsid	i
 800877a:	f383 8811 	msr	BASEPRI, r3
 800877e:	f3bf 8f6f 	isb	sy
 8008782:	f3bf 8f4f 	dsb	sy
 8008786:	b662      	cpsie	i
 8008788:	60fb      	str	r3, [r7, #12]
}
 800878a:	bf00      	nop
 800878c:	bf00      	nop
 800878e:	e7fd      	b.n	800878c <vTaskPriorityDisinheritAfterTimeout+0x38>

			/* Determine the priority to which the priority of the task that
			holds the mutex should be set.  This will be the greater of the
			holding task's base priority and the priority of the highest
			priority task that is waiting to obtain the mutex. */
			if( pxTCB->uxBasePriority < uxHighestPriorityWaitingTask )
 8008790:	69bb      	ldr	r3, [r7, #24]
 8008792:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8008794:	683a      	ldr	r2, [r7, #0]
 8008796:	429a      	cmp	r2, r3
 8008798:	d902      	bls.n	80087a0 <vTaskPriorityDisinheritAfterTimeout+0x4c>
			{
				uxPriorityToUse = uxHighestPriorityWaitingTask;
 800879a:	683b      	ldr	r3, [r7, #0]
 800879c:	61fb      	str	r3, [r7, #28]
 800879e:	e002      	b.n	80087a6 <vTaskPriorityDisinheritAfterTimeout+0x52>
			}
			else
			{
				uxPriorityToUse = pxTCB->uxBasePriority;
 80087a0:	69bb      	ldr	r3, [r7, #24]
 80087a2:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80087a4:	61fb      	str	r3, [r7, #28]
			}

			/* Does the priority need to change? */
			if( pxTCB->uxPriority != uxPriorityToUse )
 80087a6:	69bb      	ldr	r3, [r7, #24]
 80087a8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80087aa:	69fa      	ldr	r2, [r7, #28]
 80087ac:	429a      	cmp	r2, r3
 80087ae:	d04e      	beq.n	800884e <vTaskPriorityDisinheritAfterTimeout+0xfa>
			{
				/* Only disinherit if no other mutexes are held.  This is a
				simplification in the priority inheritance implementation.  If
				the task that holds the mutex is also holding other mutexes then
				the other mutexes may have caused the priority inheritance. */
				if( pxTCB->uxMutexesHeld == uxOnlyOneMutexHeld )
 80087b0:	69bb      	ldr	r3, [r7, #24]
 80087b2:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80087b4:	697a      	ldr	r2, [r7, #20]
 80087b6:	429a      	cmp	r2, r3
 80087b8:	d149      	bne.n	800884e <vTaskPriorityDisinheritAfterTimeout+0xfa>
				{
					/* If a task has timed out because it already holds the
					mutex it was trying to obtain then it cannot of inherited
					its own priority. */
					configASSERT( pxTCB != pxCurrentTCB );
 80087ba:	4b27      	ldr	r3, [pc, #156]	@ (8008858 <vTaskPriorityDisinheritAfterTimeout+0x104>)
 80087bc:	681b      	ldr	r3, [r3, #0]
 80087be:	69ba      	ldr	r2, [r7, #24]
 80087c0:	429a      	cmp	r2, r3
 80087c2:	d10d      	bne.n	80087e0 <vTaskPriorityDisinheritAfterTimeout+0x8c>
	__asm volatile
 80087c4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80087c8:	b672      	cpsid	i
 80087ca:	f383 8811 	msr	BASEPRI, r3
 80087ce:	f3bf 8f6f 	isb	sy
 80087d2:	f3bf 8f4f 	dsb	sy
 80087d6:	b662      	cpsie	i
 80087d8:	60bb      	str	r3, [r7, #8]
}
 80087da:	bf00      	nop
 80087dc:	bf00      	nop
 80087de:	e7fd      	b.n	80087dc <vTaskPriorityDisinheritAfterTimeout+0x88>

					/* Disinherit the priority, remembering the previous
					priority to facilitate determining the subject task's
					state. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					uxPriorityUsedOnEntry = pxTCB->uxPriority;
 80087e0:	69bb      	ldr	r3, [r7, #24]
 80087e2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80087e4:	613b      	str	r3, [r7, #16]
					pxTCB->uxPriority = uxPriorityToUse;
 80087e6:	69bb      	ldr	r3, [r7, #24]
 80087e8:	69fa      	ldr	r2, [r7, #28]
 80087ea:	62da      	str	r2, [r3, #44]	@ 0x2c

					/* Only reset the event list item value if the value is not
					being used for anything else. */
					if( ( listGET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 80087ec:	69bb      	ldr	r3, [r7, #24]
 80087ee:	699b      	ldr	r3, [r3, #24]
 80087f0:	2b00      	cmp	r3, #0
 80087f2:	db04      	blt.n	80087fe <vTaskPriorityDisinheritAfterTimeout+0xaa>
					{
						listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriorityToUse ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80087f4:	69fb      	ldr	r3, [r7, #28]
 80087f6:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 80087fa:	69bb      	ldr	r3, [r7, #24]
 80087fc:	619a      	str	r2, [r3, #24]
					then the task that holds the mutex could be in either the
					Ready, Blocked or Suspended states.  Only remove the task
					from its current state list if it is in the Ready state as
					the task's priority is going to change and there is one
					Ready list per priority. */
					if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ uxPriorityUsedOnEntry ] ), &( pxTCB->xStateListItem ) ) != pdFALSE )
 80087fe:	69bb      	ldr	r3, [r7, #24]
 8008800:	6959      	ldr	r1, [r3, #20]
 8008802:	693a      	ldr	r2, [r7, #16]
 8008804:	4613      	mov	r3, r2
 8008806:	009b      	lsls	r3, r3, #2
 8008808:	4413      	add	r3, r2
 800880a:	009b      	lsls	r3, r3, #2
 800880c:	4a13      	ldr	r2, [pc, #76]	@ (800885c <vTaskPriorityDisinheritAfterTimeout+0x108>)
 800880e:	4413      	add	r3, r2
 8008810:	4299      	cmp	r1, r3
 8008812:	d11c      	bne.n	800884e <vTaskPriorityDisinheritAfterTimeout+0xfa>
					{
						if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8008814:	69bb      	ldr	r3, [r7, #24]
 8008816:	3304      	adds	r3, #4
 8008818:	4618      	mov	r0, r3
 800881a:	f7fd ffc3 	bl	80067a4 <uxListRemove>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}

						prvAddTaskToReadyList( pxTCB );
 800881e:	69bb      	ldr	r3, [r7, #24]
 8008820:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008822:	4b0f      	ldr	r3, [pc, #60]	@ (8008860 <vTaskPriorityDisinheritAfterTimeout+0x10c>)
 8008824:	681b      	ldr	r3, [r3, #0]
 8008826:	429a      	cmp	r2, r3
 8008828:	d903      	bls.n	8008832 <vTaskPriorityDisinheritAfterTimeout+0xde>
 800882a:	69bb      	ldr	r3, [r7, #24]
 800882c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800882e:	4a0c      	ldr	r2, [pc, #48]	@ (8008860 <vTaskPriorityDisinheritAfterTimeout+0x10c>)
 8008830:	6013      	str	r3, [r2, #0]
 8008832:	69bb      	ldr	r3, [r7, #24]
 8008834:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008836:	4613      	mov	r3, r2
 8008838:	009b      	lsls	r3, r3, #2
 800883a:	4413      	add	r3, r2
 800883c:	009b      	lsls	r3, r3, #2
 800883e:	4a07      	ldr	r2, [pc, #28]	@ (800885c <vTaskPriorityDisinheritAfterTimeout+0x108>)
 8008840:	441a      	add	r2, r3
 8008842:	69bb      	ldr	r3, [r7, #24]
 8008844:	3304      	adds	r3, #4
 8008846:	4619      	mov	r1, r3
 8008848:	4610      	mov	r0, r2
 800884a:	f7fd ff4e 	bl	80066ea <vListInsertEnd>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 800884e:	bf00      	nop
 8008850:	3720      	adds	r7, #32
 8008852:	46bd      	mov	sp, r7
 8008854:	bd80      	pop	{r7, pc}
 8008856:	bf00      	nop
 8008858:	20001100 	.word	0x20001100
 800885c:	20001104 	.word	0x20001104
 8008860:	200015dc 	.word	0x200015dc

08008864 <pvTaskIncrementMutexHeldCount>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	TaskHandle_t pvTaskIncrementMutexHeldCount( void )
	{
 8008864:	b480      	push	{r7}
 8008866:	af00      	add	r7, sp, #0
		/* If xSemaphoreCreateMutex() is called before any tasks have been created
		then pxCurrentTCB will be NULL. */
		if( pxCurrentTCB != NULL )
 8008868:	4b07      	ldr	r3, [pc, #28]	@ (8008888 <pvTaskIncrementMutexHeldCount+0x24>)
 800886a:	681b      	ldr	r3, [r3, #0]
 800886c:	2b00      	cmp	r3, #0
 800886e:	d004      	beq.n	800887a <pvTaskIncrementMutexHeldCount+0x16>
		{
			( pxCurrentTCB->uxMutexesHeld )++;
 8008870:	4b05      	ldr	r3, [pc, #20]	@ (8008888 <pvTaskIncrementMutexHeldCount+0x24>)
 8008872:	681b      	ldr	r3, [r3, #0]
 8008874:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8008876:	3201      	adds	r2, #1
 8008878:	651a      	str	r2, [r3, #80]	@ 0x50
		}

		return pxCurrentTCB;
 800887a:	4b03      	ldr	r3, [pc, #12]	@ (8008888 <pvTaskIncrementMutexHeldCount+0x24>)
 800887c:	681b      	ldr	r3, [r3, #0]
	}
 800887e:	4618      	mov	r0, r3
 8008880:	46bd      	mov	sp, r7
 8008882:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008886:	4770      	bx	lr
 8008888:	20001100 	.word	0x20001100

0800888c <xTaskNotifyWait>:
/*-----------------------------------------------------------*/

#if( configUSE_TASK_NOTIFICATIONS == 1 )

	BaseType_t xTaskNotifyWait( uint32_t ulBitsToClearOnEntry, uint32_t ulBitsToClearOnExit, uint32_t *pulNotificationValue, TickType_t xTicksToWait )
	{
 800888c:	b580      	push	{r7, lr}
 800888e:	b086      	sub	sp, #24
 8008890:	af00      	add	r7, sp, #0
 8008892:	60f8      	str	r0, [r7, #12]
 8008894:	60b9      	str	r1, [r7, #8]
 8008896:	607a      	str	r2, [r7, #4]
 8008898:	603b      	str	r3, [r7, #0]
	BaseType_t xReturn;

		taskENTER_CRITICAL();
 800889a:	f000 ff55 	bl	8009748 <vPortEnterCritical>
		{
			/* Only block if a notification is not already pending. */
			if( pxCurrentTCB->ucNotifyState != taskNOTIFICATION_RECEIVED )
 800889e:	4b29      	ldr	r3, [pc, #164]	@ (8008944 <xTaskNotifyWait+0xb8>)
 80088a0:	681b      	ldr	r3, [r3, #0]
 80088a2:	f893 30a4 	ldrb.w	r3, [r3, #164]	@ 0xa4
 80088a6:	b2db      	uxtb	r3, r3
 80088a8:	2b02      	cmp	r3, #2
 80088aa:	d01c      	beq.n	80088e6 <xTaskNotifyWait+0x5a>
			{
				/* Clear bits in the task's notification value as bits may get
				set	by the notifying task or interrupt.  This can be used to
				clear the value to zero. */
				pxCurrentTCB->ulNotifiedValue &= ~ulBitsToClearOnEntry;
 80088ac:	4b25      	ldr	r3, [pc, #148]	@ (8008944 <xTaskNotifyWait+0xb8>)
 80088ae:	681b      	ldr	r3, [r3, #0]
 80088b0:	f8d3 10a0 	ldr.w	r1, [r3, #160]	@ 0xa0
 80088b4:	68fa      	ldr	r2, [r7, #12]
 80088b6:	43d2      	mvns	r2, r2
 80088b8:	400a      	ands	r2, r1
 80088ba:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0

				/* Mark this task as waiting for a notification. */
				pxCurrentTCB->ucNotifyState = taskWAITING_NOTIFICATION;
 80088be:	4b21      	ldr	r3, [pc, #132]	@ (8008944 <xTaskNotifyWait+0xb8>)
 80088c0:	681b      	ldr	r3, [r3, #0]
 80088c2:	2201      	movs	r2, #1
 80088c4:	f883 20a4 	strb.w	r2, [r3, #164]	@ 0xa4

				if( xTicksToWait > ( TickType_t ) 0 )
 80088c8:	683b      	ldr	r3, [r7, #0]
 80088ca:	2b00      	cmp	r3, #0
 80088cc:	d00b      	beq.n	80088e6 <xTaskNotifyWait+0x5a>
				{
					prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 80088ce:	2101      	movs	r1, #1
 80088d0:	6838      	ldr	r0, [r7, #0]
 80088d2:	f000 f9f1 	bl	8008cb8 <prvAddCurrentTaskToDelayedList>

					/* All ports are written to allow a yield in a critical
					section (some will yield immediately, others wait until the
					critical section exits) - but it is not something that
					application code should ever do. */
					portYIELD_WITHIN_API();
 80088d6:	4b1c      	ldr	r3, [pc, #112]	@ (8008948 <xTaskNotifyWait+0xbc>)
 80088d8:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80088dc:	601a      	str	r2, [r3, #0]
 80088de:	f3bf 8f4f 	dsb	sy
 80088e2:	f3bf 8f6f 	isb	sy
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
		taskEXIT_CRITICAL();
 80088e6:	f000 ff65 	bl	80097b4 <vPortExitCritical>

		taskENTER_CRITICAL();
 80088ea:	f000 ff2d 	bl	8009748 <vPortEnterCritical>
		{
			traceTASK_NOTIFY_WAIT();

			if( pulNotificationValue != NULL )
 80088ee:	687b      	ldr	r3, [r7, #4]
 80088f0:	2b00      	cmp	r3, #0
 80088f2:	d005      	beq.n	8008900 <xTaskNotifyWait+0x74>
			{
				/* Output the current notification value, which may or may not
				have changed. */
				*pulNotificationValue = pxCurrentTCB->ulNotifiedValue;
 80088f4:	4b13      	ldr	r3, [pc, #76]	@ (8008944 <xTaskNotifyWait+0xb8>)
 80088f6:	681b      	ldr	r3, [r3, #0]
 80088f8:	f8d3 20a0 	ldr.w	r2, [r3, #160]	@ 0xa0
 80088fc:	687b      	ldr	r3, [r7, #4]
 80088fe:	601a      	str	r2, [r3, #0]

			/* If ucNotifyValue is set then either the task never entered the
			blocked state (because a notification was already pending) or the
			task unblocked because of a notification.  Otherwise the task
			unblocked because of a timeout. */
			if( pxCurrentTCB->ucNotifyState != taskNOTIFICATION_RECEIVED )
 8008900:	4b10      	ldr	r3, [pc, #64]	@ (8008944 <xTaskNotifyWait+0xb8>)
 8008902:	681b      	ldr	r3, [r3, #0]
 8008904:	f893 30a4 	ldrb.w	r3, [r3, #164]	@ 0xa4
 8008908:	b2db      	uxtb	r3, r3
 800890a:	2b02      	cmp	r3, #2
 800890c:	d002      	beq.n	8008914 <xTaskNotifyWait+0x88>
			{
				/* A notification was not received. */
				xReturn = pdFALSE;
 800890e:	2300      	movs	r3, #0
 8008910:	617b      	str	r3, [r7, #20]
 8008912:	e00a      	b.n	800892a <xTaskNotifyWait+0x9e>
			}
			else
			{
				/* A notification was already pending or a notification was
				received while the task was waiting. */
				pxCurrentTCB->ulNotifiedValue &= ~ulBitsToClearOnExit;
 8008914:	4b0b      	ldr	r3, [pc, #44]	@ (8008944 <xTaskNotifyWait+0xb8>)
 8008916:	681b      	ldr	r3, [r3, #0]
 8008918:	f8d3 10a0 	ldr.w	r1, [r3, #160]	@ 0xa0
 800891c:	68ba      	ldr	r2, [r7, #8]
 800891e:	43d2      	mvns	r2, r2
 8008920:	400a      	ands	r2, r1
 8008922:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
				xReturn = pdTRUE;
 8008926:	2301      	movs	r3, #1
 8008928:	617b      	str	r3, [r7, #20]
			}

			pxCurrentTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 800892a:	4b06      	ldr	r3, [pc, #24]	@ (8008944 <xTaskNotifyWait+0xb8>)
 800892c:	681b      	ldr	r3, [r3, #0]
 800892e:	2200      	movs	r2, #0
 8008930:	f883 20a4 	strb.w	r2, [r3, #164]	@ 0xa4
		}
		taskEXIT_CRITICAL();
 8008934:	f000 ff3e 	bl	80097b4 <vPortExitCritical>

		return xReturn;
 8008938:	697b      	ldr	r3, [r7, #20]
	}
 800893a:	4618      	mov	r0, r3
 800893c:	3718      	adds	r7, #24
 800893e:	46bd      	mov	sp, r7
 8008940:	bd80      	pop	{r7, pc}
 8008942:	bf00      	nop
 8008944:	20001100 	.word	0x20001100
 8008948:	e000ed04 	.word	0xe000ed04

0800894c <xTaskGenericNotify>:
/*-----------------------------------------------------------*/

#if( configUSE_TASK_NOTIFICATIONS == 1 )

	BaseType_t xTaskGenericNotify( TaskHandle_t xTaskToNotify, uint32_t ulValue, eNotifyAction eAction, uint32_t *pulPreviousNotificationValue )
	{
 800894c:	b580      	push	{r7, lr}
 800894e:	b08a      	sub	sp, #40	@ 0x28
 8008950:	af00      	add	r7, sp, #0
 8008952:	60f8      	str	r0, [r7, #12]
 8008954:	60b9      	str	r1, [r7, #8]
 8008956:	603b      	str	r3, [r7, #0]
 8008958:	4613      	mov	r3, r2
 800895a:	71fb      	strb	r3, [r7, #7]
	TCB_t * pxTCB;
	BaseType_t xReturn = pdPASS;
 800895c:	2301      	movs	r3, #1
 800895e:	627b      	str	r3, [r7, #36]	@ 0x24
	uint8_t ucOriginalNotifyState;

		configASSERT( xTaskToNotify );
 8008960:	68fb      	ldr	r3, [r7, #12]
 8008962:	2b00      	cmp	r3, #0
 8008964:	d10d      	bne.n	8008982 <xTaskGenericNotify+0x36>
	__asm volatile
 8008966:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800896a:	b672      	cpsid	i
 800896c:	f383 8811 	msr	BASEPRI, r3
 8008970:	f3bf 8f6f 	isb	sy
 8008974:	f3bf 8f4f 	dsb	sy
 8008978:	b662      	cpsie	i
 800897a:	61bb      	str	r3, [r7, #24]
}
 800897c:	bf00      	nop
 800897e:	bf00      	nop
 8008980:	e7fd      	b.n	800897e <xTaskGenericNotify+0x32>
		pxTCB = xTaskToNotify;
 8008982:	68fb      	ldr	r3, [r7, #12]
 8008984:	623b      	str	r3, [r7, #32]

		taskENTER_CRITICAL();
 8008986:	f000 fedf 	bl	8009748 <vPortEnterCritical>
		{
			if( pulPreviousNotificationValue != NULL )
 800898a:	683b      	ldr	r3, [r7, #0]
 800898c:	2b00      	cmp	r3, #0
 800898e:	d004      	beq.n	800899a <xTaskGenericNotify+0x4e>
			{
				*pulPreviousNotificationValue = pxTCB->ulNotifiedValue;
 8008990:	6a3b      	ldr	r3, [r7, #32]
 8008992:	f8d3 20a0 	ldr.w	r2, [r3, #160]	@ 0xa0
 8008996:	683b      	ldr	r3, [r7, #0]
 8008998:	601a      	str	r2, [r3, #0]
			}

			ucOriginalNotifyState = pxTCB->ucNotifyState;
 800899a:	6a3b      	ldr	r3, [r7, #32]
 800899c:	f893 30a4 	ldrb.w	r3, [r3, #164]	@ 0xa4
 80089a0:	77fb      	strb	r3, [r7, #31]

			pxTCB->ucNotifyState = taskNOTIFICATION_RECEIVED;
 80089a2:	6a3b      	ldr	r3, [r7, #32]
 80089a4:	2202      	movs	r2, #2
 80089a6:	f883 20a4 	strb.w	r2, [r3, #164]	@ 0xa4

			switch( eAction )
 80089aa:	79fb      	ldrb	r3, [r7, #7]
 80089ac:	2b04      	cmp	r3, #4
 80089ae:	d82e      	bhi.n	8008a0e <xTaskGenericNotify+0xc2>
 80089b0:	a201      	add	r2, pc, #4	@ (adr r2, 80089b8 <xTaskGenericNotify+0x6c>)
 80089b2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80089b6:	bf00      	nop
 80089b8:	08008a37 	.word	0x08008a37
 80089bc:	080089cd 	.word	0x080089cd
 80089c0:	080089df 	.word	0x080089df
 80089c4:	080089ef 	.word	0x080089ef
 80089c8:	080089f9 	.word	0x080089f9
			{
				case eSetBits	:
					pxTCB->ulNotifiedValue |= ulValue;
 80089cc:	6a3b      	ldr	r3, [r7, #32]
 80089ce:	f8d3 20a0 	ldr.w	r2, [r3, #160]	@ 0xa0
 80089d2:	68bb      	ldr	r3, [r7, #8]
 80089d4:	431a      	orrs	r2, r3
 80089d6:	6a3b      	ldr	r3, [r7, #32]
 80089d8:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
					break;
 80089dc:	e02e      	b.n	8008a3c <xTaskGenericNotify+0xf0>

				case eIncrement	:
					( pxTCB->ulNotifiedValue )++;
 80089de:	6a3b      	ldr	r3, [r7, #32]
 80089e0:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 80089e4:	1c5a      	adds	r2, r3, #1
 80089e6:	6a3b      	ldr	r3, [r7, #32]
 80089e8:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
					break;
 80089ec:	e026      	b.n	8008a3c <xTaskGenericNotify+0xf0>

				case eSetValueWithOverwrite	:
					pxTCB->ulNotifiedValue = ulValue;
 80089ee:	6a3b      	ldr	r3, [r7, #32]
 80089f0:	68ba      	ldr	r2, [r7, #8]
 80089f2:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
					break;
 80089f6:	e021      	b.n	8008a3c <xTaskGenericNotify+0xf0>

				case eSetValueWithoutOverwrite :
					if( ucOriginalNotifyState != taskNOTIFICATION_RECEIVED )
 80089f8:	7ffb      	ldrb	r3, [r7, #31]
 80089fa:	2b02      	cmp	r3, #2
 80089fc:	d004      	beq.n	8008a08 <xTaskGenericNotify+0xbc>
					{
						pxTCB->ulNotifiedValue = ulValue;
 80089fe:	6a3b      	ldr	r3, [r7, #32]
 8008a00:	68ba      	ldr	r2, [r7, #8]
 8008a02:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
					else
					{
						/* The value could not be written to the task. */
						xReturn = pdFAIL;
					}
					break;
 8008a06:	e019      	b.n	8008a3c <xTaskGenericNotify+0xf0>
						xReturn = pdFAIL;
 8008a08:	2300      	movs	r3, #0
 8008a0a:	627b      	str	r3, [r7, #36]	@ 0x24
					break;
 8008a0c:	e016      	b.n	8008a3c <xTaskGenericNotify+0xf0>

				default:
					/* Should not get here if all enums are handled.
					Artificially force an assert by testing a value the
					compiler can't assume is const. */
					configASSERT( pxTCB->ulNotifiedValue == ~0UL );
 8008a0e:	6a3b      	ldr	r3, [r7, #32]
 8008a10:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 8008a14:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008a18:	d00f      	beq.n	8008a3a <xTaskGenericNotify+0xee>
	__asm volatile
 8008a1a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008a1e:	b672      	cpsid	i
 8008a20:	f383 8811 	msr	BASEPRI, r3
 8008a24:	f3bf 8f6f 	isb	sy
 8008a28:	f3bf 8f4f 	dsb	sy
 8008a2c:	b662      	cpsie	i
 8008a2e:	617b      	str	r3, [r7, #20]
}
 8008a30:	bf00      	nop
 8008a32:	bf00      	nop
 8008a34:	e7fd      	b.n	8008a32 <xTaskGenericNotify+0xe6>
					break;
 8008a36:	bf00      	nop
 8008a38:	e000      	b.n	8008a3c <xTaskGenericNotify+0xf0>

					break;
 8008a3a:	bf00      	nop

			traceTASK_NOTIFY();

			/* If the task is in the blocked state specifically to wait for a
			notification then unblock it now. */
			if( ucOriginalNotifyState == taskWAITING_NOTIFICATION )
 8008a3c:	7ffb      	ldrb	r3, [r7, #31]
 8008a3e:	2b01      	cmp	r3, #1
 8008a40:	d13d      	bne.n	8008abe <xTaskGenericNotify+0x172>
			{
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8008a42:	6a3b      	ldr	r3, [r7, #32]
 8008a44:	3304      	adds	r3, #4
 8008a46:	4618      	mov	r0, r3
 8008a48:	f7fd feac 	bl	80067a4 <uxListRemove>
				prvAddTaskToReadyList( pxTCB );
 8008a4c:	6a3b      	ldr	r3, [r7, #32]
 8008a4e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008a50:	4b1e      	ldr	r3, [pc, #120]	@ (8008acc <xTaskGenericNotify+0x180>)
 8008a52:	681b      	ldr	r3, [r3, #0]
 8008a54:	429a      	cmp	r2, r3
 8008a56:	d903      	bls.n	8008a60 <xTaskGenericNotify+0x114>
 8008a58:	6a3b      	ldr	r3, [r7, #32]
 8008a5a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008a5c:	4a1b      	ldr	r2, [pc, #108]	@ (8008acc <xTaskGenericNotify+0x180>)
 8008a5e:	6013      	str	r3, [r2, #0]
 8008a60:	6a3b      	ldr	r3, [r7, #32]
 8008a62:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008a64:	4613      	mov	r3, r2
 8008a66:	009b      	lsls	r3, r3, #2
 8008a68:	4413      	add	r3, r2
 8008a6a:	009b      	lsls	r3, r3, #2
 8008a6c:	4a18      	ldr	r2, [pc, #96]	@ (8008ad0 <xTaskGenericNotify+0x184>)
 8008a6e:	441a      	add	r2, r3
 8008a70:	6a3b      	ldr	r3, [r7, #32]
 8008a72:	3304      	adds	r3, #4
 8008a74:	4619      	mov	r1, r3
 8008a76:	4610      	mov	r0, r2
 8008a78:	f7fd fe37 	bl	80066ea <vListInsertEnd>

				/* The task should not have been on an event list. */
				configASSERT( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) == NULL );
 8008a7c:	6a3b      	ldr	r3, [r7, #32]
 8008a7e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008a80:	2b00      	cmp	r3, #0
 8008a82:	d00d      	beq.n	8008aa0 <xTaskGenericNotify+0x154>
	__asm volatile
 8008a84:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008a88:	b672      	cpsid	i
 8008a8a:	f383 8811 	msr	BASEPRI, r3
 8008a8e:	f3bf 8f6f 	isb	sy
 8008a92:	f3bf 8f4f 	dsb	sy
 8008a96:	b662      	cpsie	i
 8008a98:	613b      	str	r3, [r7, #16]
}
 8008a9a:	bf00      	nop
 8008a9c:	bf00      	nop
 8008a9e:	e7fd      	b.n	8008a9c <xTaskGenericNotify+0x150>
					earliest possible time. */
					prvResetNextTaskUnblockTime();
				}
				#endif

				if( pxTCB->uxPriority > pxCurrentTCB->uxPriority )
 8008aa0:	6a3b      	ldr	r3, [r7, #32]
 8008aa2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008aa4:	4b0b      	ldr	r3, [pc, #44]	@ (8008ad4 <xTaskGenericNotify+0x188>)
 8008aa6:	681b      	ldr	r3, [r3, #0]
 8008aa8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008aaa:	429a      	cmp	r2, r3
 8008aac:	d907      	bls.n	8008abe <xTaskGenericNotify+0x172>
				{
					/* The notified task has a priority above the currently
					executing task so a yield is required. */
					taskYIELD_IF_USING_PREEMPTION();
 8008aae:	4b0a      	ldr	r3, [pc, #40]	@ (8008ad8 <xTaskGenericNotify+0x18c>)
 8008ab0:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8008ab4:	601a      	str	r2, [r3, #0]
 8008ab6:	f3bf 8f4f 	dsb	sy
 8008aba:	f3bf 8f6f 	isb	sy
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
		taskEXIT_CRITICAL();
 8008abe:	f000 fe79 	bl	80097b4 <vPortExitCritical>

		return xReturn;
 8008ac2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
	}
 8008ac4:	4618      	mov	r0, r3
 8008ac6:	3728      	adds	r7, #40	@ 0x28
 8008ac8:	46bd      	mov	sp, r7
 8008aca:	bd80      	pop	{r7, pc}
 8008acc:	200015dc 	.word	0x200015dc
 8008ad0:	20001104 	.word	0x20001104
 8008ad4:	20001100 	.word	0x20001100
 8008ad8:	e000ed04 	.word	0xe000ed04

08008adc <xTaskGenericNotifyFromISR>:
/*-----------------------------------------------------------*/

#if( configUSE_TASK_NOTIFICATIONS == 1 )

	BaseType_t xTaskGenericNotifyFromISR( TaskHandle_t xTaskToNotify, uint32_t ulValue, eNotifyAction eAction, uint32_t *pulPreviousNotificationValue, BaseType_t *pxHigherPriorityTaskWoken )
	{
 8008adc:	b580      	push	{r7, lr}
 8008ade:	b08e      	sub	sp, #56	@ 0x38
 8008ae0:	af00      	add	r7, sp, #0
 8008ae2:	60f8      	str	r0, [r7, #12]
 8008ae4:	60b9      	str	r1, [r7, #8]
 8008ae6:	603b      	str	r3, [r7, #0]
 8008ae8:	4613      	mov	r3, r2
 8008aea:	71fb      	strb	r3, [r7, #7]
	TCB_t * pxTCB;
	uint8_t ucOriginalNotifyState;
	BaseType_t xReturn = pdPASS;
 8008aec:	2301      	movs	r3, #1
 8008aee:	637b      	str	r3, [r7, #52]	@ 0x34
	UBaseType_t uxSavedInterruptStatus;

		configASSERT( xTaskToNotify );
 8008af0:	68fb      	ldr	r3, [r7, #12]
 8008af2:	2b00      	cmp	r3, #0
 8008af4:	d10d      	bne.n	8008b12 <xTaskGenericNotifyFromISR+0x36>
	__asm volatile
 8008af6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008afa:	b672      	cpsid	i
 8008afc:	f383 8811 	msr	BASEPRI, r3
 8008b00:	f3bf 8f6f 	isb	sy
 8008b04:	f3bf 8f4f 	dsb	sy
 8008b08:	b662      	cpsie	i
 8008b0a:	627b      	str	r3, [r7, #36]	@ 0x24
}
 8008b0c:	bf00      	nop
 8008b0e:	bf00      	nop
 8008b10:	e7fd      	b.n	8008b0e <xTaskGenericNotifyFromISR+0x32>
		below the maximum system call interrupt priority.  FreeRTOS maintains a
		separate interrupt safe API to ensure interrupt entry is as fast and as
		simple as possible.  More information (albeit Cortex-M specific) is
		provided on the following link:
		http://www.freertos.org/RTOS-Cortex-M3-M4.html */
		portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8008b12:	f000 ff03 	bl	800991c <vPortValidateInterruptPriority>

		pxTCB = xTaskToNotify;
 8008b16:	68fb      	ldr	r3, [r7, #12]
 8008b18:	633b      	str	r3, [r7, #48]	@ 0x30
	__asm volatile
 8008b1a:	f3ef 8211 	mrs	r2, BASEPRI
 8008b1e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008b22:	b672      	cpsid	i
 8008b24:	f383 8811 	msr	BASEPRI, r3
 8008b28:	f3bf 8f6f 	isb	sy
 8008b2c:	f3bf 8f4f 	dsb	sy
 8008b30:	b662      	cpsie	i
 8008b32:	623a      	str	r2, [r7, #32]
 8008b34:	61fb      	str	r3, [r7, #28]
	return ulOriginalBASEPRI;
 8008b36:	6a3b      	ldr	r3, [r7, #32]

		uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8008b38:	62fb      	str	r3, [r7, #44]	@ 0x2c
		{
			if( pulPreviousNotificationValue != NULL )
 8008b3a:	683b      	ldr	r3, [r7, #0]
 8008b3c:	2b00      	cmp	r3, #0
 8008b3e:	d004      	beq.n	8008b4a <xTaskGenericNotifyFromISR+0x6e>
			{
				*pulPreviousNotificationValue = pxTCB->ulNotifiedValue;
 8008b40:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008b42:	f8d3 20a0 	ldr.w	r2, [r3, #160]	@ 0xa0
 8008b46:	683b      	ldr	r3, [r7, #0]
 8008b48:	601a      	str	r2, [r3, #0]
			}

			ucOriginalNotifyState = pxTCB->ucNotifyState;
 8008b4a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008b4c:	f893 30a4 	ldrb.w	r3, [r3, #164]	@ 0xa4
 8008b50:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
			pxTCB->ucNotifyState = taskNOTIFICATION_RECEIVED;
 8008b54:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008b56:	2202      	movs	r2, #2
 8008b58:	f883 20a4 	strb.w	r2, [r3, #164]	@ 0xa4

			switch( eAction )
 8008b5c:	79fb      	ldrb	r3, [r7, #7]
 8008b5e:	2b04      	cmp	r3, #4
 8008b60:	d82e      	bhi.n	8008bc0 <xTaskGenericNotifyFromISR+0xe4>
 8008b62:	a201      	add	r2, pc, #4	@ (adr r2, 8008b68 <xTaskGenericNotifyFromISR+0x8c>)
 8008b64:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008b68:	08008be9 	.word	0x08008be9
 8008b6c:	08008b7d 	.word	0x08008b7d
 8008b70:	08008b8f 	.word	0x08008b8f
 8008b74:	08008b9f 	.word	0x08008b9f
 8008b78:	08008ba9 	.word	0x08008ba9
			{
				case eSetBits	:
					pxTCB->ulNotifiedValue |= ulValue;
 8008b7c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008b7e:	f8d3 20a0 	ldr.w	r2, [r3, #160]	@ 0xa0
 8008b82:	68bb      	ldr	r3, [r7, #8]
 8008b84:	431a      	orrs	r2, r3
 8008b86:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008b88:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
					break;
 8008b8c:	e02f      	b.n	8008bee <xTaskGenericNotifyFromISR+0x112>

				case eIncrement	:
					( pxTCB->ulNotifiedValue )++;
 8008b8e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008b90:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 8008b94:	1c5a      	adds	r2, r3, #1
 8008b96:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008b98:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
					break;
 8008b9c:	e027      	b.n	8008bee <xTaskGenericNotifyFromISR+0x112>

				case eSetValueWithOverwrite	:
					pxTCB->ulNotifiedValue = ulValue;
 8008b9e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008ba0:	68ba      	ldr	r2, [r7, #8]
 8008ba2:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
					break;
 8008ba6:	e022      	b.n	8008bee <xTaskGenericNotifyFromISR+0x112>

				case eSetValueWithoutOverwrite :
					if( ucOriginalNotifyState != taskNOTIFICATION_RECEIVED )
 8008ba8:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8008bac:	2b02      	cmp	r3, #2
 8008bae:	d004      	beq.n	8008bba <xTaskGenericNotifyFromISR+0xde>
					{
						pxTCB->ulNotifiedValue = ulValue;
 8008bb0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008bb2:	68ba      	ldr	r2, [r7, #8]
 8008bb4:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
					else
					{
						/* The value could not be written to the task. */
						xReturn = pdFAIL;
					}
					break;
 8008bb8:	e019      	b.n	8008bee <xTaskGenericNotifyFromISR+0x112>
						xReturn = pdFAIL;
 8008bba:	2300      	movs	r3, #0
 8008bbc:	637b      	str	r3, [r7, #52]	@ 0x34
					break;
 8008bbe:	e016      	b.n	8008bee <xTaskGenericNotifyFromISR+0x112>

				default:
					/* Should not get here if all enums are handled.
					Artificially force an assert by testing a value the
					compiler can't assume is const. */
					configASSERT( pxTCB->ulNotifiedValue == ~0UL );
 8008bc0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008bc2:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 8008bc6:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008bca:	d00f      	beq.n	8008bec <xTaskGenericNotifyFromISR+0x110>
	__asm volatile
 8008bcc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008bd0:	b672      	cpsid	i
 8008bd2:	f383 8811 	msr	BASEPRI, r3
 8008bd6:	f3bf 8f6f 	isb	sy
 8008bda:	f3bf 8f4f 	dsb	sy
 8008bde:	b662      	cpsie	i
 8008be0:	61bb      	str	r3, [r7, #24]
}
 8008be2:	bf00      	nop
 8008be4:	bf00      	nop
 8008be6:	e7fd      	b.n	8008be4 <xTaskGenericNotifyFromISR+0x108>
					break;
 8008be8:	bf00      	nop
 8008bea:	e000      	b.n	8008bee <xTaskGenericNotifyFromISR+0x112>
					break;
 8008bec:	bf00      	nop

			traceTASK_NOTIFY_FROM_ISR();

			/* If the task is in the blocked state specifically to wait for a
			notification then unblock it now. */
			if( ucOriginalNotifyState == taskWAITING_NOTIFICATION )
 8008bee:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8008bf2:	2b01      	cmp	r3, #1
 8008bf4:	d149      	bne.n	8008c8a <xTaskGenericNotifyFromISR+0x1ae>
			{
				/* The task should not have been on an event list. */
				configASSERT( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) == NULL );
 8008bf6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008bf8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008bfa:	2b00      	cmp	r3, #0
 8008bfc:	d00d      	beq.n	8008c1a <xTaskGenericNotifyFromISR+0x13e>
	__asm volatile
 8008bfe:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008c02:	b672      	cpsid	i
 8008c04:	f383 8811 	msr	BASEPRI, r3
 8008c08:	f3bf 8f6f 	isb	sy
 8008c0c:	f3bf 8f4f 	dsb	sy
 8008c10:	b662      	cpsie	i
 8008c12:	617b      	str	r3, [r7, #20]
}
 8008c14:	bf00      	nop
 8008c16:	bf00      	nop
 8008c18:	e7fd      	b.n	8008c16 <xTaskGenericNotifyFromISR+0x13a>

				if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8008c1a:	4b21      	ldr	r3, [pc, #132]	@ (8008ca0 <xTaskGenericNotifyFromISR+0x1c4>)
 8008c1c:	681b      	ldr	r3, [r3, #0]
 8008c1e:	2b00      	cmp	r3, #0
 8008c20:	d11d      	bne.n	8008c5e <xTaskGenericNotifyFromISR+0x182>
				{
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8008c22:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008c24:	3304      	adds	r3, #4
 8008c26:	4618      	mov	r0, r3
 8008c28:	f7fd fdbc 	bl	80067a4 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8008c2c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008c2e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008c30:	4b1c      	ldr	r3, [pc, #112]	@ (8008ca4 <xTaskGenericNotifyFromISR+0x1c8>)
 8008c32:	681b      	ldr	r3, [r3, #0]
 8008c34:	429a      	cmp	r2, r3
 8008c36:	d903      	bls.n	8008c40 <xTaskGenericNotifyFromISR+0x164>
 8008c38:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008c3a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008c3c:	4a19      	ldr	r2, [pc, #100]	@ (8008ca4 <xTaskGenericNotifyFromISR+0x1c8>)
 8008c3e:	6013      	str	r3, [r2, #0]
 8008c40:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008c42:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008c44:	4613      	mov	r3, r2
 8008c46:	009b      	lsls	r3, r3, #2
 8008c48:	4413      	add	r3, r2
 8008c4a:	009b      	lsls	r3, r3, #2
 8008c4c:	4a16      	ldr	r2, [pc, #88]	@ (8008ca8 <xTaskGenericNotifyFromISR+0x1cc>)
 8008c4e:	441a      	add	r2, r3
 8008c50:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008c52:	3304      	adds	r3, #4
 8008c54:	4619      	mov	r1, r3
 8008c56:	4610      	mov	r0, r2
 8008c58:	f7fd fd47 	bl	80066ea <vListInsertEnd>
 8008c5c:	e005      	b.n	8008c6a <xTaskGenericNotifyFromISR+0x18e>
				}
				else
				{
					/* The delayed and ready lists cannot be accessed, so hold
					this task pending until the scheduler is resumed. */
					vListInsertEnd( &( xPendingReadyList ), &( pxTCB->xEventListItem ) );
 8008c5e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008c60:	3318      	adds	r3, #24
 8008c62:	4619      	mov	r1, r3
 8008c64:	4811      	ldr	r0, [pc, #68]	@ (8008cac <xTaskGenericNotifyFromISR+0x1d0>)
 8008c66:	f7fd fd40 	bl	80066ea <vListInsertEnd>
				}

				if( pxTCB->uxPriority > pxCurrentTCB->uxPriority )
 8008c6a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008c6c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008c6e:	4b10      	ldr	r3, [pc, #64]	@ (8008cb0 <xTaskGenericNotifyFromISR+0x1d4>)
 8008c70:	681b      	ldr	r3, [r3, #0]
 8008c72:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008c74:	429a      	cmp	r2, r3
 8008c76:	d908      	bls.n	8008c8a <xTaskGenericNotifyFromISR+0x1ae>
				{
					/* The notified task has a priority above the currently
					executing task so a yield is required. */
					if( pxHigherPriorityTaskWoken != NULL )
 8008c78:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8008c7a:	2b00      	cmp	r3, #0
 8008c7c:	d002      	beq.n	8008c84 <xTaskGenericNotifyFromISR+0x1a8>
					{
						*pxHigherPriorityTaskWoken = pdTRUE;
 8008c7e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8008c80:	2201      	movs	r2, #1
 8008c82:	601a      	str	r2, [r3, #0]
					}

					/* Mark that a yield is pending in case the user is not
					using the "xHigherPriorityTaskWoken" parameter to an ISR
					safe FreeRTOS function. */
					xYieldPending = pdTRUE;
 8008c84:	4b0b      	ldr	r3, [pc, #44]	@ (8008cb4 <xTaskGenericNotifyFromISR+0x1d8>)
 8008c86:	2201      	movs	r2, #1
 8008c88:	601a      	str	r2, [r3, #0]
 8008c8a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008c8c:	613b      	str	r3, [r7, #16]
	__asm volatile
 8008c8e:	693b      	ldr	r3, [r7, #16]
 8008c90:	f383 8811 	msr	BASEPRI, r3
}
 8008c94:	bf00      	nop
				}
			}
		}
		portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

		return xReturn;
 8008c96:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
	}
 8008c98:	4618      	mov	r0, r3
 8008c9a:	3738      	adds	r7, #56	@ 0x38
 8008c9c:	46bd      	mov	sp, r7
 8008c9e:	bd80      	pop	{r7, pc}
 8008ca0:	200015fc 	.word	0x200015fc
 8008ca4:	200015dc 	.word	0x200015dc
 8008ca8:	20001104 	.word	0x20001104
 8008cac:	20001594 	.word	0x20001594
 8008cb0:	20001100 	.word	0x20001100
 8008cb4:	200015e8 	.word	0x200015e8

08008cb8 <prvAddCurrentTaskToDelayedList>:
	}
#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 8008cb8:	b580      	push	{r7, lr}
 8008cba:	b084      	sub	sp, #16
 8008cbc:	af00      	add	r7, sp, #0
 8008cbe:	6078      	str	r0, [r7, #4]
 8008cc0:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 8008cc2:	4b21      	ldr	r3, [pc, #132]	@ (8008d48 <prvAddCurrentTaskToDelayedList+0x90>)
 8008cc4:	681b      	ldr	r3, [r3, #0]
 8008cc6:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8008cc8:	4b20      	ldr	r3, [pc, #128]	@ (8008d4c <prvAddCurrentTaskToDelayedList+0x94>)
 8008cca:	681b      	ldr	r3, [r3, #0]
 8008ccc:	3304      	adds	r3, #4
 8008cce:	4618      	mov	r0, r3
 8008cd0:	f7fd fd68 	bl	80067a4 <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 8008cd4:	687b      	ldr	r3, [r7, #4]
 8008cd6:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008cda:	d10a      	bne.n	8008cf2 <prvAddCurrentTaskToDelayedList+0x3a>
 8008cdc:	683b      	ldr	r3, [r7, #0]
 8008cde:	2b00      	cmp	r3, #0
 8008ce0:	d007      	beq.n	8008cf2 <prvAddCurrentTaskToDelayedList+0x3a>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8008ce2:	4b1a      	ldr	r3, [pc, #104]	@ (8008d4c <prvAddCurrentTaskToDelayedList+0x94>)
 8008ce4:	681b      	ldr	r3, [r3, #0]
 8008ce6:	3304      	adds	r3, #4
 8008ce8:	4619      	mov	r1, r3
 8008cea:	4819      	ldr	r0, [pc, #100]	@ (8008d50 <prvAddCurrentTaskToDelayedList+0x98>)
 8008cec:	f7fd fcfd 	bl	80066ea <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 8008cf0:	e026      	b.n	8008d40 <prvAddCurrentTaskToDelayedList+0x88>
			xTimeToWake = xConstTickCount + xTicksToWait;
 8008cf2:	68fa      	ldr	r2, [r7, #12]
 8008cf4:	687b      	ldr	r3, [r7, #4]
 8008cf6:	4413      	add	r3, r2
 8008cf8:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 8008cfa:	4b14      	ldr	r3, [pc, #80]	@ (8008d4c <prvAddCurrentTaskToDelayedList+0x94>)
 8008cfc:	681b      	ldr	r3, [r3, #0]
 8008cfe:	68ba      	ldr	r2, [r7, #8]
 8008d00:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 8008d02:	68ba      	ldr	r2, [r7, #8]
 8008d04:	68fb      	ldr	r3, [r7, #12]
 8008d06:	429a      	cmp	r2, r3
 8008d08:	d209      	bcs.n	8008d1e <prvAddCurrentTaskToDelayedList+0x66>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8008d0a:	4b12      	ldr	r3, [pc, #72]	@ (8008d54 <prvAddCurrentTaskToDelayedList+0x9c>)
 8008d0c:	681a      	ldr	r2, [r3, #0]
 8008d0e:	4b0f      	ldr	r3, [pc, #60]	@ (8008d4c <prvAddCurrentTaskToDelayedList+0x94>)
 8008d10:	681b      	ldr	r3, [r3, #0]
 8008d12:	3304      	adds	r3, #4
 8008d14:	4619      	mov	r1, r3
 8008d16:	4610      	mov	r0, r2
 8008d18:	f7fd fd0b 	bl	8006732 <vListInsert>
}
 8008d1c:	e010      	b.n	8008d40 <prvAddCurrentTaskToDelayedList+0x88>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8008d1e:	4b0e      	ldr	r3, [pc, #56]	@ (8008d58 <prvAddCurrentTaskToDelayedList+0xa0>)
 8008d20:	681a      	ldr	r2, [r3, #0]
 8008d22:	4b0a      	ldr	r3, [pc, #40]	@ (8008d4c <prvAddCurrentTaskToDelayedList+0x94>)
 8008d24:	681b      	ldr	r3, [r3, #0]
 8008d26:	3304      	adds	r3, #4
 8008d28:	4619      	mov	r1, r3
 8008d2a:	4610      	mov	r0, r2
 8008d2c:	f7fd fd01 	bl	8006732 <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 8008d30:	4b0a      	ldr	r3, [pc, #40]	@ (8008d5c <prvAddCurrentTaskToDelayedList+0xa4>)
 8008d32:	681b      	ldr	r3, [r3, #0]
 8008d34:	68ba      	ldr	r2, [r7, #8]
 8008d36:	429a      	cmp	r2, r3
 8008d38:	d202      	bcs.n	8008d40 <prvAddCurrentTaskToDelayedList+0x88>
					xNextTaskUnblockTime = xTimeToWake;
 8008d3a:	4a08      	ldr	r2, [pc, #32]	@ (8008d5c <prvAddCurrentTaskToDelayedList+0xa4>)
 8008d3c:	68bb      	ldr	r3, [r7, #8]
 8008d3e:	6013      	str	r3, [r2, #0]
}
 8008d40:	bf00      	nop
 8008d42:	3710      	adds	r7, #16
 8008d44:	46bd      	mov	sp, r7
 8008d46:	bd80      	pop	{r7, pc}
 8008d48:	200015d8 	.word	0x200015d8
 8008d4c:	20001100 	.word	0x20001100
 8008d50:	200015c0 	.word	0x200015c0
 8008d54:	20001590 	.word	0x20001590
 8008d58:	2000158c 	.word	0x2000158c
 8008d5c:	200015f4 	.word	0x200015f4

08008d60 <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 8008d60:	b580      	push	{r7, lr}
 8008d62:	b08a      	sub	sp, #40	@ 0x28
 8008d64:	af04      	add	r7, sp, #16
BaseType_t xReturn = pdFAIL;
 8008d66:	2300      	movs	r3, #0
 8008d68:	617b      	str	r3, [r7, #20]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 8008d6a:	f000 fb81 	bl	8009470 <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 8008d6e:	4b1e      	ldr	r3, [pc, #120]	@ (8008de8 <xTimerCreateTimerTask+0x88>)
 8008d70:	681b      	ldr	r3, [r3, #0]
 8008d72:	2b00      	cmp	r3, #0
 8008d74:	d021      	beq.n	8008dba <xTimerCreateTimerTask+0x5a>
	{
		#if( configSUPPORT_STATIC_ALLOCATION == 1 )
		{
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 8008d76:	2300      	movs	r3, #0
 8008d78:	60fb      	str	r3, [r7, #12]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 8008d7a:	2300      	movs	r3, #0
 8008d7c:	60bb      	str	r3, [r7, #8]
			uint32_t ulTimerTaskStackSize;

			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 8008d7e:	1d3a      	adds	r2, r7, #4
 8008d80:	f107 0108 	add.w	r1, r7, #8
 8008d84:	f107 030c 	add.w	r3, r7, #12
 8008d88:	4618      	mov	r0, r3
 8008d8a:	f7fd fc67 	bl	800665c <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 8008d8e:	6879      	ldr	r1, [r7, #4]
 8008d90:	68bb      	ldr	r3, [r7, #8]
 8008d92:	68fa      	ldr	r2, [r7, #12]
 8008d94:	9202      	str	r2, [sp, #8]
 8008d96:	9301      	str	r3, [sp, #4]
 8008d98:	2302      	movs	r3, #2
 8008d9a:	9300      	str	r3, [sp, #0]
 8008d9c:	2300      	movs	r3, #0
 8008d9e:	460a      	mov	r2, r1
 8008da0:	4912      	ldr	r1, [pc, #72]	@ (8008dec <xTimerCreateTimerTask+0x8c>)
 8008da2:	4813      	ldr	r0, [pc, #76]	@ (8008df0 <xTimerCreateTimerTask+0x90>)
 8008da4:	f7fe fc2a 	bl	80075fc <xTaskCreateStatic>
 8008da8:	4603      	mov	r3, r0
 8008daa:	4a12      	ldr	r2, [pc, #72]	@ (8008df4 <xTimerCreateTimerTask+0x94>)
 8008dac:	6013      	str	r3, [r2, #0]
													NULL,
													( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
													pxTimerTaskStackBuffer,
													pxTimerTaskTCBBuffer );

			if( xTimerTaskHandle != NULL )
 8008dae:	4b11      	ldr	r3, [pc, #68]	@ (8008df4 <xTimerCreateTimerTask+0x94>)
 8008db0:	681b      	ldr	r3, [r3, #0]
 8008db2:	2b00      	cmp	r3, #0
 8008db4:	d001      	beq.n	8008dba <xTimerCreateTimerTask+0x5a>
			{
				xReturn = pdPASS;
 8008db6:	2301      	movs	r3, #1
 8008db8:	617b      	str	r3, [r7, #20]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 8008dba:	697b      	ldr	r3, [r7, #20]
 8008dbc:	2b00      	cmp	r3, #0
 8008dbe:	d10d      	bne.n	8008ddc <xTimerCreateTimerTask+0x7c>
	__asm volatile
 8008dc0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008dc4:	b672      	cpsid	i
 8008dc6:	f383 8811 	msr	BASEPRI, r3
 8008dca:	f3bf 8f6f 	isb	sy
 8008dce:	f3bf 8f4f 	dsb	sy
 8008dd2:	b662      	cpsie	i
 8008dd4:	613b      	str	r3, [r7, #16]
}
 8008dd6:	bf00      	nop
 8008dd8:	bf00      	nop
 8008dda:	e7fd      	b.n	8008dd8 <xTimerCreateTimerTask+0x78>
	return xReturn;
 8008ddc:	697b      	ldr	r3, [r7, #20]
}
 8008dde:	4618      	mov	r0, r3
 8008de0:	3718      	adds	r7, #24
 8008de2:	46bd      	mov	sp, r7
 8008de4:	bd80      	pop	{r7, pc}
 8008de6:	bf00      	nop
 8008de8:	20001630 	.word	0x20001630
 8008dec:	0800d4fc 	.word	0x0800d4fc
 8008df0:	08008ff9 	.word	0x08008ff9
 8008df4:	20001634 	.word	0x20001634

08008df8 <xTimerCreate>:
	TimerHandle_t xTimerCreate(	const char * const pcTimerName,			/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
								const TickType_t xTimerPeriodInTicks,
								const UBaseType_t uxAutoReload,
								void * const pvTimerID,
								TimerCallbackFunction_t pxCallbackFunction )
	{
 8008df8:	b580      	push	{r7, lr}
 8008dfa:	b088      	sub	sp, #32
 8008dfc:	af02      	add	r7, sp, #8
 8008dfe:	60f8      	str	r0, [r7, #12]
 8008e00:	60b9      	str	r1, [r7, #8]
 8008e02:	607a      	str	r2, [r7, #4]
 8008e04:	603b      	str	r3, [r7, #0]
	Timer_t *pxNewTimer;

		pxNewTimer = ( Timer_t * ) pvPortMalloc( sizeof( Timer_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of Timer_t is always a pointer to the timer's mame. */
 8008e06:	202c      	movs	r0, #44	@ 0x2c
 8008e08:	f000 fdce 	bl	80099a8 <pvPortMalloc>
 8008e0c:	6178      	str	r0, [r7, #20]

		if( pxNewTimer != NULL )
 8008e0e:	697b      	ldr	r3, [r7, #20]
 8008e10:	2b00      	cmp	r3, #0
 8008e12:	d00d      	beq.n	8008e30 <xTimerCreate+0x38>
		{
			/* Status is thus far zero as the timer is not created statically
			and has not been started.  The autoreload bit may get set in
			prvInitialiseNewTimer. */
			pxNewTimer->ucStatus = 0x00;
 8008e14:	697b      	ldr	r3, [r7, #20]
 8008e16:	2200      	movs	r2, #0
 8008e18:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
			prvInitialiseNewTimer( pcTimerName, xTimerPeriodInTicks, uxAutoReload, pvTimerID, pxCallbackFunction, pxNewTimer );
 8008e1c:	697b      	ldr	r3, [r7, #20]
 8008e1e:	9301      	str	r3, [sp, #4]
 8008e20:	6a3b      	ldr	r3, [r7, #32]
 8008e22:	9300      	str	r3, [sp, #0]
 8008e24:	683b      	ldr	r3, [r7, #0]
 8008e26:	687a      	ldr	r2, [r7, #4]
 8008e28:	68b9      	ldr	r1, [r7, #8]
 8008e2a:	68f8      	ldr	r0, [r7, #12]
 8008e2c:	f000 f805 	bl	8008e3a <prvInitialiseNewTimer>
		}

		return pxNewTimer;
 8008e30:	697b      	ldr	r3, [r7, #20]
	}
 8008e32:	4618      	mov	r0, r3
 8008e34:	3718      	adds	r7, #24
 8008e36:	46bd      	mov	sp, r7
 8008e38:	bd80      	pop	{r7, pc}

08008e3a <prvInitialiseNewTimer>:
									const TickType_t xTimerPeriodInTicks,
									const UBaseType_t uxAutoReload,
									void * const pvTimerID,
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer )
{
 8008e3a:	b580      	push	{r7, lr}
 8008e3c:	b086      	sub	sp, #24
 8008e3e:	af00      	add	r7, sp, #0
 8008e40:	60f8      	str	r0, [r7, #12]
 8008e42:	60b9      	str	r1, [r7, #8]
 8008e44:	607a      	str	r2, [r7, #4]
 8008e46:	603b      	str	r3, [r7, #0]
	/* 0 is not a valid value for xTimerPeriodInTicks. */
	configASSERT( ( xTimerPeriodInTicks > 0 ) );
 8008e48:	68bb      	ldr	r3, [r7, #8]
 8008e4a:	2b00      	cmp	r3, #0
 8008e4c:	d10d      	bne.n	8008e6a <prvInitialiseNewTimer+0x30>
	__asm volatile
 8008e4e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008e52:	b672      	cpsid	i
 8008e54:	f383 8811 	msr	BASEPRI, r3
 8008e58:	f3bf 8f6f 	isb	sy
 8008e5c:	f3bf 8f4f 	dsb	sy
 8008e60:	b662      	cpsie	i
 8008e62:	617b      	str	r3, [r7, #20]
}
 8008e64:	bf00      	nop
 8008e66:	bf00      	nop
 8008e68:	e7fd      	b.n	8008e66 <prvInitialiseNewTimer+0x2c>

	if( pxNewTimer != NULL )
 8008e6a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008e6c:	2b00      	cmp	r3, #0
 8008e6e:	d01e      	beq.n	8008eae <prvInitialiseNewTimer+0x74>
	{
		/* Ensure the infrastructure used by the timer service task has been
		created/initialised. */
		prvCheckForValidListAndQueue();
 8008e70:	f000 fafe 	bl	8009470 <prvCheckForValidListAndQueue>

		/* Initialise the timer structure members using the function
		parameters. */
		pxNewTimer->pcTimerName = pcTimerName;
 8008e74:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008e76:	68fa      	ldr	r2, [r7, #12]
 8008e78:	601a      	str	r2, [r3, #0]
		pxNewTimer->xTimerPeriodInTicks = xTimerPeriodInTicks;
 8008e7a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008e7c:	68ba      	ldr	r2, [r7, #8]
 8008e7e:	619a      	str	r2, [r3, #24]
		pxNewTimer->pvTimerID = pvTimerID;
 8008e80:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008e82:	683a      	ldr	r2, [r7, #0]
 8008e84:	61da      	str	r2, [r3, #28]
		pxNewTimer->pxCallbackFunction = pxCallbackFunction;
 8008e86:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008e88:	6a3a      	ldr	r2, [r7, #32]
 8008e8a:	621a      	str	r2, [r3, #32]
		vListInitialiseItem( &( pxNewTimer->xTimerListItem ) );
 8008e8c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008e8e:	3304      	adds	r3, #4
 8008e90:	4618      	mov	r0, r3
 8008e92:	f7fd fc1d 	bl	80066d0 <vListInitialiseItem>
		if( uxAutoReload != pdFALSE )
 8008e96:	687b      	ldr	r3, [r7, #4]
 8008e98:	2b00      	cmp	r3, #0
 8008e9a:	d008      	beq.n	8008eae <prvInitialiseNewTimer+0x74>
		{
			pxNewTimer->ucStatus |= tmrSTATUS_IS_AUTORELOAD;
 8008e9c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008e9e:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8008ea2:	f043 0304 	orr.w	r3, r3, #4
 8008ea6:	b2da      	uxtb	r2, r3
 8008ea8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008eaa:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
		}
		traceTIMER_CREATE( pxNewTimer );
	}
}
 8008eae:	bf00      	nop
 8008eb0:	3718      	adds	r7, #24
 8008eb2:	46bd      	mov	sp, r7
 8008eb4:	bd80      	pop	{r7, pc}
	...

08008eb8 <xTimerGenericCommand>:
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 8008eb8:	b580      	push	{r7, lr}
 8008eba:	b08a      	sub	sp, #40	@ 0x28
 8008ebc:	af00      	add	r7, sp, #0
 8008ebe:	60f8      	str	r0, [r7, #12]
 8008ec0:	60b9      	str	r1, [r7, #8]
 8008ec2:	607a      	str	r2, [r7, #4]
 8008ec4:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 8008ec6:	2300      	movs	r3, #0
 8008ec8:	627b      	str	r3, [r7, #36]	@ 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 8008eca:	68fb      	ldr	r3, [r7, #12]
 8008ecc:	2b00      	cmp	r3, #0
 8008ece:	d10d      	bne.n	8008eec <xTimerGenericCommand+0x34>
	__asm volatile
 8008ed0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008ed4:	b672      	cpsid	i
 8008ed6:	f383 8811 	msr	BASEPRI, r3
 8008eda:	f3bf 8f6f 	isb	sy
 8008ede:	f3bf 8f4f 	dsb	sy
 8008ee2:	b662      	cpsie	i
 8008ee4:	623b      	str	r3, [r7, #32]
}
 8008ee6:	bf00      	nop
 8008ee8:	bf00      	nop
 8008eea:	e7fd      	b.n	8008ee8 <xTimerGenericCommand+0x30>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 8008eec:	4b19      	ldr	r3, [pc, #100]	@ (8008f54 <xTimerGenericCommand+0x9c>)
 8008eee:	681b      	ldr	r3, [r3, #0]
 8008ef0:	2b00      	cmp	r3, #0
 8008ef2:	d02a      	beq.n	8008f4a <xTimerGenericCommand+0x92>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 8008ef4:	68bb      	ldr	r3, [r7, #8]
 8008ef6:	613b      	str	r3, [r7, #16]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 8008ef8:	687b      	ldr	r3, [r7, #4]
 8008efa:	617b      	str	r3, [r7, #20]
		xMessage.u.xTimerParameters.pxTimer = xTimer;
 8008efc:	68fb      	ldr	r3, [r7, #12]
 8008efe:	61bb      	str	r3, [r7, #24]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 8008f00:	68bb      	ldr	r3, [r7, #8]
 8008f02:	2b05      	cmp	r3, #5
 8008f04:	dc18      	bgt.n	8008f38 <xTimerGenericCommand+0x80>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 8008f06:	f7ff fb2b 	bl	8008560 <xTaskGetSchedulerState>
 8008f0a:	4603      	mov	r3, r0
 8008f0c:	2b02      	cmp	r3, #2
 8008f0e:	d109      	bne.n	8008f24 <xTimerGenericCommand+0x6c>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 8008f10:	4b10      	ldr	r3, [pc, #64]	@ (8008f54 <xTimerGenericCommand+0x9c>)
 8008f12:	6818      	ldr	r0, [r3, #0]
 8008f14:	f107 0110 	add.w	r1, r7, #16
 8008f18:	2300      	movs	r3, #0
 8008f1a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8008f1c:	f7fd fdf8 	bl	8006b10 <xQueueGenericSend>
 8008f20:	6278      	str	r0, [r7, #36]	@ 0x24
 8008f22:	e012      	b.n	8008f4a <xTimerGenericCommand+0x92>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 8008f24:	4b0b      	ldr	r3, [pc, #44]	@ (8008f54 <xTimerGenericCommand+0x9c>)
 8008f26:	6818      	ldr	r0, [r3, #0]
 8008f28:	f107 0110 	add.w	r1, r7, #16
 8008f2c:	2300      	movs	r3, #0
 8008f2e:	2200      	movs	r2, #0
 8008f30:	f7fd fdee 	bl	8006b10 <xQueueGenericSend>
 8008f34:	6278      	str	r0, [r7, #36]	@ 0x24
 8008f36:	e008      	b.n	8008f4a <xTimerGenericCommand+0x92>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 8008f38:	4b06      	ldr	r3, [pc, #24]	@ (8008f54 <xTimerGenericCommand+0x9c>)
 8008f3a:	6818      	ldr	r0, [r3, #0]
 8008f3c:	f107 0110 	add.w	r1, r7, #16
 8008f40:	2300      	movs	r3, #0
 8008f42:	683a      	ldr	r2, [r7, #0]
 8008f44:	f7fd feee 	bl	8006d24 <xQueueGenericSendFromISR>
 8008f48:	6278      	str	r0, [r7, #36]	@ 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 8008f4a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 8008f4c:	4618      	mov	r0, r3
 8008f4e:	3728      	adds	r7, #40	@ 0x28
 8008f50:	46bd      	mov	sp, r7
 8008f52:	bd80      	pop	{r7, pc}
 8008f54:	20001630 	.word	0x20001630

08008f58 <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 8008f58:	b580      	push	{r7, lr}
 8008f5a:	b088      	sub	sp, #32
 8008f5c:	af02      	add	r7, sp, #8
 8008f5e:	6078      	str	r0, [r7, #4]
 8008f60:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8008f62:	4b24      	ldr	r3, [pc, #144]	@ (8008ff4 <prvProcessExpiredTimer+0x9c>)
 8008f64:	681b      	ldr	r3, [r3, #0]
 8008f66:	68db      	ldr	r3, [r3, #12]
 8008f68:	68db      	ldr	r3, [r3, #12]
 8008f6a:	617b      	str	r3, [r7, #20]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8008f6c:	697b      	ldr	r3, [r7, #20]
 8008f6e:	3304      	adds	r3, #4
 8008f70:	4618      	mov	r0, r3
 8008f72:	f7fd fc17 	bl	80067a4 <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8008f76:	697b      	ldr	r3, [r7, #20]
 8008f78:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8008f7c:	f003 0304 	and.w	r3, r3, #4
 8008f80:	2b00      	cmp	r3, #0
 8008f82:	d025      	beq.n	8008fd0 <prvProcessExpiredTimer+0x78>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 8008f84:	697b      	ldr	r3, [r7, #20]
 8008f86:	699a      	ldr	r2, [r3, #24]
 8008f88:	687b      	ldr	r3, [r7, #4]
 8008f8a:	18d1      	adds	r1, r2, r3
 8008f8c:	687b      	ldr	r3, [r7, #4]
 8008f8e:	683a      	ldr	r2, [r7, #0]
 8008f90:	6978      	ldr	r0, [r7, #20]
 8008f92:	f000 f8d7 	bl	8009144 <prvInsertTimerInActiveList>
 8008f96:	4603      	mov	r3, r0
 8008f98:	2b00      	cmp	r3, #0
 8008f9a:	d022      	beq.n	8008fe2 <prvProcessExpiredTimer+0x8a>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8008f9c:	2300      	movs	r3, #0
 8008f9e:	9300      	str	r3, [sp, #0]
 8008fa0:	2300      	movs	r3, #0
 8008fa2:	687a      	ldr	r2, [r7, #4]
 8008fa4:	2100      	movs	r1, #0
 8008fa6:	6978      	ldr	r0, [r7, #20]
 8008fa8:	f7ff ff86 	bl	8008eb8 <xTimerGenericCommand>
 8008fac:	6138      	str	r0, [r7, #16]
			configASSERT( xResult );
 8008fae:	693b      	ldr	r3, [r7, #16]
 8008fb0:	2b00      	cmp	r3, #0
 8008fb2:	d116      	bne.n	8008fe2 <prvProcessExpiredTimer+0x8a>
	__asm volatile
 8008fb4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008fb8:	b672      	cpsid	i
 8008fba:	f383 8811 	msr	BASEPRI, r3
 8008fbe:	f3bf 8f6f 	isb	sy
 8008fc2:	f3bf 8f4f 	dsb	sy
 8008fc6:	b662      	cpsie	i
 8008fc8:	60fb      	str	r3, [r7, #12]
}
 8008fca:	bf00      	nop
 8008fcc:	bf00      	nop
 8008fce:	e7fd      	b.n	8008fcc <prvProcessExpiredTimer+0x74>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8008fd0:	697b      	ldr	r3, [r7, #20]
 8008fd2:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8008fd6:	f023 0301 	bic.w	r3, r3, #1
 8008fda:	b2da      	uxtb	r2, r3
 8008fdc:	697b      	ldr	r3, [r7, #20]
 8008fde:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8008fe2:	697b      	ldr	r3, [r7, #20]
 8008fe4:	6a1b      	ldr	r3, [r3, #32]
 8008fe6:	6978      	ldr	r0, [r7, #20]
 8008fe8:	4798      	blx	r3
}
 8008fea:	bf00      	nop
 8008fec:	3718      	adds	r7, #24
 8008fee:	46bd      	mov	sp, r7
 8008ff0:	bd80      	pop	{r7, pc}
 8008ff2:	bf00      	nop
 8008ff4:	20001628 	.word	0x20001628

08008ff8 <prvTimerTask>:
/*-----------------------------------------------------------*/

static portTASK_FUNCTION( prvTimerTask, pvParameters )
{
 8008ff8:	b580      	push	{r7, lr}
 8008ffa:	b084      	sub	sp, #16
 8008ffc:	af00      	add	r7, sp, #0
 8008ffe:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8009000:	f107 0308 	add.w	r3, r7, #8
 8009004:	4618      	mov	r0, r3
 8009006:	f000 f859 	bl	80090bc <prvGetNextExpireTime>
 800900a:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 800900c:	68bb      	ldr	r3, [r7, #8]
 800900e:	4619      	mov	r1, r3
 8009010:	68f8      	ldr	r0, [r7, #12]
 8009012:	f000 f805 	bl	8009020 <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 8009016:	f000 f8d7 	bl	80091c8 <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 800901a:	bf00      	nop
 800901c:	e7f0      	b.n	8009000 <prvTimerTask+0x8>
	...

08009020 <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 8009020:	b580      	push	{r7, lr}
 8009022:	b084      	sub	sp, #16
 8009024:	af00      	add	r7, sp, #0
 8009026:	6078      	str	r0, [r7, #4]
 8009028:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 800902a:	f7fe fe81 	bl	8007d30 <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 800902e:	f107 0308 	add.w	r3, r7, #8
 8009032:	4618      	mov	r0, r3
 8009034:	f000 f866 	bl	8009104 <prvSampleTimeNow>
 8009038:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 800903a:	68bb      	ldr	r3, [r7, #8]
 800903c:	2b00      	cmp	r3, #0
 800903e:	d130      	bne.n	80090a2 <prvProcessTimerOrBlockTask+0x82>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 8009040:	683b      	ldr	r3, [r7, #0]
 8009042:	2b00      	cmp	r3, #0
 8009044:	d10a      	bne.n	800905c <prvProcessTimerOrBlockTask+0x3c>
 8009046:	687a      	ldr	r2, [r7, #4]
 8009048:	68fb      	ldr	r3, [r7, #12]
 800904a:	429a      	cmp	r2, r3
 800904c:	d806      	bhi.n	800905c <prvProcessTimerOrBlockTask+0x3c>
			{
				( void ) xTaskResumeAll();
 800904e:	f7fe fe7d 	bl	8007d4c <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 8009052:	68f9      	ldr	r1, [r7, #12]
 8009054:	6878      	ldr	r0, [r7, #4]
 8009056:	f7ff ff7f 	bl	8008f58 <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 800905a:	e024      	b.n	80090a6 <prvProcessTimerOrBlockTask+0x86>
				if( xListWasEmpty != pdFALSE )
 800905c:	683b      	ldr	r3, [r7, #0]
 800905e:	2b00      	cmp	r3, #0
 8009060:	d008      	beq.n	8009074 <prvProcessTimerOrBlockTask+0x54>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 8009062:	4b13      	ldr	r3, [pc, #76]	@ (80090b0 <prvProcessTimerOrBlockTask+0x90>)
 8009064:	681b      	ldr	r3, [r3, #0]
 8009066:	681b      	ldr	r3, [r3, #0]
 8009068:	2b00      	cmp	r3, #0
 800906a:	d101      	bne.n	8009070 <prvProcessTimerOrBlockTask+0x50>
 800906c:	2301      	movs	r3, #1
 800906e:	e000      	b.n	8009072 <prvProcessTimerOrBlockTask+0x52>
 8009070:	2300      	movs	r3, #0
 8009072:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 8009074:	4b0f      	ldr	r3, [pc, #60]	@ (80090b4 <prvProcessTimerOrBlockTask+0x94>)
 8009076:	6818      	ldr	r0, [r3, #0]
 8009078:	687a      	ldr	r2, [r7, #4]
 800907a:	68fb      	ldr	r3, [r7, #12]
 800907c:	1ad3      	subs	r3, r2, r3
 800907e:	683a      	ldr	r2, [r7, #0]
 8009080:	4619      	mov	r1, r3
 8009082:	f7fe fa87 	bl	8007594 <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 8009086:	f7fe fe61 	bl	8007d4c <xTaskResumeAll>
 800908a:	4603      	mov	r3, r0
 800908c:	2b00      	cmp	r3, #0
 800908e:	d10a      	bne.n	80090a6 <prvProcessTimerOrBlockTask+0x86>
					portYIELD_WITHIN_API();
 8009090:	4b09      	ldr	r3, [pc, #36]	@ (80090b8 <prvProcessTimerOrBlockTask+0x98>)
 8009092:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8009096:	601a      	str	r2, [r3, #0]
 8009098:	f3bf 8f4f 	dsb	sy
 800909c:	f3bf 8f6f 	isb	sy
}
 80090a0:	e001      	b.n	80090a6 <prvProcessTimerOrBlockTask+0x86>
			( void ) xTaskResumeAll();
 80090a2:	f7fe fe53 	bl	8007d4c <xTaskResumeAll>
}
 80090a6:	bf00      	nop
 80090a8:	3710      	adds	r7, #16
 80090aa:	46bd      	mov	sp, r7
 80090ac:	bd80      	pop	{r7, pc}
 80090ae:	bf00      	nop
 80090b0:	2000162c 	.word	0x2000162c
 80090b4:	20001630 	.word	0x20001630
 80090b8:	e000ed04 	.word	0xe000ed04

080090bc <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 80090bc:	b480      	push	{r7}
 80090be:	b085      	sub	sp, #20
 80090c0:	af00      	add	r7, sp, #0
 80090c2:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 80090c4:	4b0e      	ldr	r3, [pc, #56]	@ (8009100 <prvGetNextExpireTime+0x44>)
 80090c6:	681b      	ldr	r3, [r3, #0]
 80090c8:	681b      	ldr	r3, [r3, #0]
 80090ca:	2b00      	cmp	r3, #0
 80090cc:	d101      	bne.n	80090d2 <prvGetNextExpireTime+0x16>
 80090ce:	2201      	movs	r2, #1
 80090d0:	e000      	b.n	80090d4 <prvGetNextExpireTime+0x18>
 80090d2:	2200      	movs	r2, #0
 80090d4:	687b      	ldr	r3, [r7, #4]
 80090d6:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 80090d8:	687b      	ldr	r3, [r7, #4]
 80090da:	681b      	ldr	r3, [r3, #0]
 80090dc:	2b00      	cmp	r3, #0
 80090de:	d105      	bne.n	80090ec <prvGetNextExpireTime+0x30>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 80090e0:	4b07      	ldr	r3, [pc, #28]	@ (8009100 <prvGetNextExpireTime+0x44>)
 80090e2:	681b      	ldr	r3, [r3, #0]
 80090e4:	68db      	ldr	r3, [r3, #12]
 80090e6:	681b      	ldr	r3, [r3, #0]
 80090e8:	60fb      	str	r3, [r7, #12]
 80090ea:	e001      	b.n	80090f0 <prvGetNextExpireTime+0x34>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 80090ec:	2300      	movs	r3, #0
 80090ee:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 80090f0:	68fb      	ldr	r3, [r7, #12]
}
 80090f2:	4618      	mov	r0, r3
 80090f4:	3714      	adds	r7, #20
 80090f6:	46bd      	mov	sp, r7
 80090f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80090fc:	4770      	bx	lr
 80090fe:	bf00      	nop
 8009100:	20001628 	.word	0x20001628

08009104 <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 8009104:	b580      	push	{r7, lr}
 8009106:	b084      	sub	sp, #16
 8009108:	af00      	add	r7, sp, #0
 800910a:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 800910c:	f7fe febe 	bl	8007e8c <xTaskGetTickCount>
 8009110:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
 8009112:	4b0b      	ldr	r3, [pc, #44]	@ (8009140 <prvSampleTimeNow+0x3c>)
 8009114:	681b      	ldr	r3, [r3, #0]
 8009116:	68fa      	ldr	r2, [r7, #12]
 8009118:	429a      	cmp	r2, r3
 800911a:	d205      	bcs.n	8009128 <prvSampleTimeNow+0x24>
	{
		prvSwitchTimerLists();
 800911c:	f000 f940 	bl	80093a0 <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 8009120:	687b      	ldr	r3, [r7, #4]
 8009122:	2201      	movs	r2, #1
 8009124:	601a      	str	r2, [r3, #0]
 8009126:	e002      	b.n	800912e <prvSampleTimeNow+0x2a>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 8009128:	687b      	ldr	r3, [r7, #4]
 800912a:	2200      	movs	r2, #0
 800912c:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 800912e:	4a04      	ldr	r2, [pc, #16]	@ (8009140 <prvSampleTimeNow+0x3c>)
 8009130:	68fb      	ldr	r3, [r7, #12]
 8009132:	6013      	str	r3, [r2, #0]

	return xTimeNow;
 8009134:	68fb      	ldr	r3, [r7, #12]
}
 8009136:	4618      	mov	r0, r3
 8009138:	3710      	adds	r7, #16
 800913a:	46bd      	mov	sp, r7
 800913c:	bd80      	pop	{r7, pc}
 800913e:	bf00      	nop
 8009140:	20001638 	.word	0x20001638

08009144 <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 8009144:	b580      	push	{r7, lr}
 8009146:	b086      	sub	sp, #24
 8009148:	af00      	add	r7, sp, #0
 800914a:	60f8      	str	r0, [r7, #12]
 800914c:	60b9      	str	r1, [r7, #8]
 800914e:	607a      	str	r2, [r7, #4]
 8009150:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 8009152:	2300      	movs	r3, #0
 8009154:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 8009156:	68fb      	ldr	r3, [r7, #12]
 8009158:	68ba      	ldr	r2, [r7, #8]
 800915a:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 800915c:	68fb      	ldr	r3, [r7, #12]
 800915e:	68fa      	ldr	r2, [r7, #12]
 8009160:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 8009162:	68ba      	ldr	r2, [r7, #8]
 8009164:	687b      	ldr	r3, [r7, #4]
 8009166:	429a      	cmp	r2, r3
 8009168:	d812      	bhi.n	8009190 <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800916a:	687a      	ldr	r2, [r7, #4]
 800916c:	683b      	ldr	r3, [r7, #0]
 800916e:	1ad2      	subs	r2, r2, r3
 8009170:	68fb      	ldr	r3, [r7, #12]
 8009172:	699b      	ldr	r3, [r3, #24]
 8009174:	429a      	cmp	r2, r3
 8009176:	d302      	bcc.n	800917e <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 8009178:	2301      	movs	r3, #1
 800917a:	617b      	str	r3, [r7, #20]
 800917c:	e01b      	b.n	80091b6 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 800917e:	4b10      	ldr	r3, [pc, #64]	@ (80091c0 <prvInsertTimerInActiveList+0x7c>)
 8009180:	681a      	ldr	r2, [r3, #0]
 8009182:	68fb      	ldr	r3, [r7, #12]
 8009184:	3304      	adds	r3, #4
 8009186:	4619      	mov	r1, r3
 8009188:	4610      	mov	r0, r2
 800918a:	f7fd fad2 	bl	8006732 <vListInsert>
 800918e:	e012      	b.n	80091b6 <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 8009190:	687a      	ldr	r2, [r7, #4]
 8009192:	683b      	ldr	r3, [r7, #0]
 8009194:	429a      	cmp	r2, r3
 8009196:	d206      	bcs.n	80091a6 <prvInsertTimerInActiveList+0x62>
 8009198:	68ba      	ldr	r2, [r7, #8]
 800919a:	683b      	ldr	r3, [r7, #0]
 800919c:	429a      	cmp	r2, r3
 800919e:	d302      	bcc.n	80091a6 <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 80091a0:	2301      	movs	r3, #1
 80091a2:	617b      	str	r3, [r7, #20]
 80091a4:	e007      	b.n	80091b6 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 80091a6:	4b07      	ldr	r3, [pc, #28]	@ (80091c4 <prvInsertTimerInActiveList+0x80>)
 80091a8:	681a      	ldr	r2, [r3, #0]
 80091aa:	68fb      	ldr	r3, [r7, #12]
 80091ac:	3304      	adds	r3, #4
 80091ae:	4619      	mov	r1, r3
 80091b0:	4610      	mov	r0, r2
 80091b2:	f7fd fabe 	bl	8006732 <vListInsert>
		}
	}

	return xProcessTimerNow;
 80091b6:	697b      	ldr	r3, [r7, #20]
}
 80091b8:	4618      	mov	r0, r3
 80091ba:	3718      	adds	r7, #24
 80091bc:	46bd      	mov	sp, r7
 80091be:	bd80      	pop	{r7, pc}
 80091c0:	2000162c 	.word	0x2000162c
 80091c4:	20001628 	.word	0x20001628

080091c8 <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 80091c8:	b580      	push	{r7, lr}
 80091ca:	b08e      	sub	sp, #56	@ 0x38
 80091cc:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 80091ce:	e0d4      	b.n	800937a <prvProcessReceivedCommands+0x1b2>
	{
		#if ( INCLUDE_xTimerPendFunctionCall == 1 )
		{
			/* Negative commands are pended function calls rather than timer
			commands. */
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 80091d0:	687b      	ldr	r3, [r7, #4]
 80091d2:	2b00      	cmp	r3, #0
 80091d4:	da1b      	bge.n	800920e <prvProcessReceivedCommands+0x46>
			{
				const CallbackParameters_t * const pxCallback = &( xMessage.u.xCallbackParameters );
 80091d6:	1d3b      	adds	r3, r7, #4
 80091d8:	3304      	adds	r3, #4
 80091da:	62fb      	str	r3, [r7, #44]	@ 0x2c

				/* The timer uses the xCallbackParameters member to request a
				callback be executed.  Check the callback is not NULL. */
				configASSERT( pxCallback );
 80091dc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80091de:	2b00      	cmp	r3, #0
 80091e0:	d10d      	bne.n	80091fe <prvProcessReceivedCommands+0x36>
	__asm volatile
 80091e2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80091e6:	b672      	cpsid	i
 80091e8:	f383 8811 	msr	BASEPRI, r3
 80091ec:	f3bf 8f6f 	isb	sy
 80091f0:	f3bf 8f4f 	dsb	sy
 80091f4:	b662      	cpsie	i
 80091f6:	61fb      	str	r3, [r7, #28]
}
 80091f8:	bf00      	nop
 80091fa:	bf00      	nop
 80091fc:	e7fd      	b.n	80091fa <prvProcessReceivedCommands+0x32>

				/* Call the function. */
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 80091fe:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009200:	681b      	ldr	r3, [r3, #0]
 8009202:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8009204:	6850      	ldr	r0, [r2, #4]
 8009206:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8009208:	6892      	ldr	r2, [r2, #8]
 800920a:	4611      	mov	r1, r2
 800920c:	4798      	blx	r3
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 800920e:	687b      	ldr	r3, [r7, #4]
 8009210:	2b00      	cmp	r3, #0
 8009212:	f2c0 80b2 	blt.w	800937a <prvProcessReceivedCommands+0x1b2>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 8009216:	68fb      	ldr	r3, [r7, #12]
 8009218:	62bb      	str	r3, [r7, #40]	@ 0x28

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 800921a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800921c:	695b      	ldr	r3, [r3, #20]
 800921e:	2b00      	cmp	r3, #0
 8009220:	d004      	beq.n	800922c <prvProcessReceivedCommands+0x64>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8009222:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009224:	3304      	adds	r3, #4
 8009226:	4618      	mov	r0, r3
 8009228:	f7fd fabc 	bl	80067a4 <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 800922c:	463b      	mov	r3, r7
 800922e:	4618      	mov	r0, r3
 8009230:	f7ff ff68 	bl	8009104 <prvSampleTimeNow>
 8009234:	6278      	str	r0, [r7, #36]	@ 0x24

			switch( xMessage.xMessageID )
 8009236:	687b      	ldr	r3, [r7, #4]
 8009238:	2b09      	cmp	r3, #9
 800923a:	f200 809b 	bhi.w	8009374 <prvProcessReceivedCommands+0x1ac>
 800923e:	a201      	add	r2, pc, #4	@ (adr r2, 8009244 <prvProcessReceivedCommands+0x7c>)
 8009240:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009244:	0800926d 	.word	0x0800926d
 8009248:	0800926d 	.word	0x0800926d
 800924c:	0800926d 	.word	0x0800926d
 8009250:	080092e7 	.word	0x080092e7
 8009254:	080092fb 	.word	0x080092fb
 8009258:	0800934b 	.word	0x0800934b
 800925c:	0800926d 	.word	0x0800926d
 8009260:	0800926d 	.word	0x0800926d
 8009264:	080092e7 	.word	0x080092e7
 8009268:	080092fb 	.word	0x080092fb
				case tmrCOMMAND_START_FROM_ISR :
				case tmrCOMMAND_RESET :
				case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 800926c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800926e:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8009272:	f043 0301 	orr.w	r3, r3, #1
 8009276:	b2da      	uxtb	r2, r3
 8009278:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800927a:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 800927e:	68ba      	ldr	r2, [r7, #8]
 8009280:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009282:	699b      	ldr	r3, [r3, #24]
 8009284:	18d1      	adds	r1, r2, r3
 8009286:	68bb      	ldr	r3, [r7, #8]
 8009288:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800928a:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800928c:	f7ff ff5a 	bl	8009144 <prvInsertTimerInActiveList>
 8009290:	4603      	mov	r3, r0
 8009292:	2b00      	cmp	r3, #0
 8009294:	d070      	beq.n	8009378 <prvProcessReceivedCommands+0x1b0>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8009296:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009298:	6a1b      	ldr	r3, [r3, #32]
 800929a:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800929c:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800929e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80092a0:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 80092a4:	f003 0304 	and.w	r3, r3, #4
 80092a8:	2b00      	cmp	r3, #0
 80092aa:	d065      	beq.n	8009378 <prvProcessReceivedCommands+0x1b0>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 80092ac:	68ba      	ldr	r2, [r7, #8]
 80092ae:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80092b0:	699b      	ldr	r3, [r3, #24]
 80092b2:	441a      	add	r2, r3
 80092b4:	2300      	movs	r3, #0
 80092b6:	9300      	str	r3, [sp, #0]
 80092b8:	2300      	movs	r3, #0
 80092ba:	2100      	movs	r1, #0
 80092bc:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80092be:	f7ff fdfb 	bl	8008eb8 <xTimerGenericCommand>
 80092c2:	6238      	str	r0, [r7, #32]
							configASSERT( xResult );
 80092c4:	6a3b      	ldr	r3, [r7, #32]
 80092c6:	2b00      	cmp	r3, #0
 80092c8:	d156      	bne.n	8009378 <prvProcessReceivedCommands+0x1b0>
	__asm volatile
 80092ca:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80092ce:	b672      	cpsid	i
 80092d0:	f383 8811 	msr	BASEPRI, r3
 80092d4:	f3bf 8f6f 	isb	sy
 80092d8:	f3bf 8f4f 	dsb	sy
 80092dc:	b662      	cpsie	i
 80092de:	61bb      	str	r3, [r7, #24]
}
 80092e0:	bf00      	nop
 80092e2:	bf00      	nop
 80092e4:	e7fd      	b.n	80092e2 <prvProcessReceivedCommands+0x11a>
					break;

				case tmrCOMMAND_STOP :
				case tmrCOMMAND_STOP_FROM_ISR :
					/* The timer has already been removed from the active list. */
					pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 80092e6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80092e8:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 80092ec:	f023 0301 	bic.w	r3, r3, #1
 80092f0:	b2da      	uxtb	r2, r3
 80092f2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80092f4:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					break;
 80092f8:	e03f      	b.n	800937a <prvProcessReceivedCommands+0x1b2>

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 80092fa:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80092fc:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8009300:	f043 0301 	orr.w	r3, r3, #1
 8009304:	b2da      	uxtb	r2, r3
 8009306:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009308:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 800930c:	68ba      	ldr	r2, [r7, #8]
 800930e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009310:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 8009312:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009314:	699b      	ldr	r3, [r3, #24]
 8009316:	2b00      	cmp	r3, #0
 8009318:	d10d      	bne.n	8009336 <prvProcessReceivedCommands+0x16e>
	__asm volatile
 800931a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800931e:	b672      	cpsid	i
 8009320:	f383 8811 	msr	BASEPRI, r3
 8009324:	f3bf 8f6f 	isb	sy
 8009328:	f3bf 8f4f 	dsb	sy
 800932c:	b662      	cpsie	i
 800932e:	617b      	str	r3, [r7, #20]
}
 8009330:	bf00      	nop
 8009332:	bf00      	nop
 8009334:	e7fd      	b.n	8009332 <prvProcessReceivedCommands+0x16a>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 8009336:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009338:	699a      	ldr	r2, [r3, #24]
 800933a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800933c:	18d1      	adds	r1, r2, r3
 800933e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009340:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8009342:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8009344:	f7ff fefe 	bl	8009144 <prvInsertTimerInActiveList>
					break;
 8009348:	e017      	b.n	800937a <prvProcessReceivedCommands+0x1b2>
					#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
					{
						/* The timer has already been removed from the active list,
						just free up the memory if the memory was dynamically
						allocated. */
						if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 800934a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800934c:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8009350:	f003 0302 	and.w	r3, r3, #2
 8009354:	2b00      	cmp	r3, #0
 8009356:	d103      	bne.n	8009360 <prvProcessReceivedCommands+0x198>
						{
							vPortFree( pxTimer );
 8009358:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800935a:	f000 fbf3 	bl	8009b44 <vPortFree>
						no need to free the memory - just mark the timer as
						"not active". */
						pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 800935e:	e00c      	b.n	800937a <prvProcessReceivedCommands+0x1b2>
							pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8009360:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009362:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8009366:	f023 0301 	bic.w	r3, r3, #1
 800936a:	b2da      	uxtb	r2, r3
 800936c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800936e:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					break;
 8009372:	e002      	b.n	800937a <prvProcessReceivedCommands+0x1b2>

				default	:
					/* Don't expect to get here. */
					break;
 8009374:	bf00      	nop
 8009376:	e000      	b.n	800937a <prvProcessReceivedCommands+0x1b2>
					break;
 8009378:	bf00      	nop
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 800937a:	4b08      	ldr	r3, [pc, #32]	@ (800939c <prvProcessReceivedCommands+0x1d4>)
 800937c:	681b      	ldr	r3, [r3, #0]
 800937e:	1d39      	adds	r1, r7, #4
 8009380:	2200      	movs	r2, #0
 8009382:	4618      	mov	r0, r3
 8009384:	f7fd fd72 	bl	8006e6c <xQueueReceive>
 8009388:	4603      	mov	r3, r0
 800938a:	2b00      	cmp	r3, #0
 800938c:	f47f af20 	bne.w	80091d0 <prvProcessReceivedCommands+0x8>
			}
		}
	}
}
 8009390:	bf00      	nop
 8009392:	bf00      	nop
 8009394:	3730      	adds	r7, #48	@ 0x30
 8009396:	46bd      	mov	sp, r7
 8009398:	bd80      	pop	{r7, pc}
 800939a:	bf00      	nop
 800939c:	20001630 	.word	0x20001630

080093a0 <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 80093a0:	b580      	push	{r7, lr}
 80093a2:	b088      	sub	sp, #32
 80093a4:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 80093a6:	e04b      	b.n	8009440 <prvSwitchTimerLists+0xa0>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 80093a8:	4b2f      	ldr	r3, [pc, #188]	@ (8009468 <prvSwitchTimerLists+0xc8>)
 80093aa:	681b      	ldr	r3, [r3, #0]
 80093ac:	68db      	ldr	r3, [r3, #12]
 80093ae:	681b      	ldr	r3, [r3, #0]
 80093b0:	613b      	str	r3, [r7, #16]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80093b2:	4b2d      	ldr	r3, [pc, #180]	@ (8009468 <prvSwitchTimerLists+0xc8>)
 80093b4:	681b      	ldr	r3, [r3, #0]
 80093b6:	68db      	ldr	r3, [r3, #12]
 80093b8:	68db      	ldr	r3, [r3, #12]
 80093ba:	60fb      	str	r3, [r7, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 80093bc:	68fb      	ldr	r3, [r7, #12]
 80093be:	3304      	adds	r3, #4
 80093c0:	4618      	mov	r0, r3
 80093c2:	f7fd f9ef 	bl	80067a4 <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 80093c6:	68fb      	ldr	r3, [r7, #12]
 80093c8:	6a1b      	ldr	r3, [r3, #32]
 80093ca:	68f8      	ldr	r0, [r7, #12]
 80093cc:	4798      	blx	r3

		if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 80093ce:	68fb      	ldr	r3, [r7, #12]
 80093d0:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 80093d4:	f003 0304 	and.w	r3, r3, #4
 80093d8:	2b00      	cmp	r3, #0
 80093da:	d031      	beq.n	8009440 <prvSwitchTimerLists+0xa0>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 80093dc:	68fb      	ldr	r3, [r7, #12]
 80093de:	699b      	ldr	r3, [r3, #24]
 80093e0:	693a      	ldr	r2, [r7, #16]
 80093e2:	4413      	add	r3, r2
 80093e4:	60bb      	str	r3, [r7, #8]
			if( xReloadTime > xNextExpireTime )
 80093e6:	68ba      	ldr	r2, [r7, #8]
 80093e8:	693b      	ldr	r3, [r7, #16]
 80093ea:	429a      	cmp	r2, r3
 80093ec:	d90e      	bls.n	800940c <prvSwitchTimerLists+0x6c>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 80093ee:	68fb      	ldr	r3, [r7, #12]
 80093f0:	68ba      	ldr	r2, [r7, #8]
 80093f2:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 80093f4:	68fb      	ldr	r3, [r7, #12]
 80093f6:	68fa      	ldr	r2, [r7, #12]
 80093f8:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 80093fa:	4b1b      	ldr	r3, [pc, #108]	@ (8009468 <prvSwitchTimerLists+0xc8>)
 80093fc:	681a      	ldr	r2, [r3, #0]
 80093fe:	68fb      	ldr	r3, [r7, #12]
 8009400:	3304      	adds	r3, #4
 8009402:	4619      	mov	r1, r3
 8009404:	4610      	mov	r0, r2
 8009406:	f7fd f994 	bl	8006732 <vListInsert>
 800940a:	e019      	b.n	8009440 <prvSwitchTimerLists+0xa0>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 800940c:	2300      	movs	r3, #0
 800940e:	9300      	str	r3, [sp, #0]
 8009410:	2300      	movs	r3, #0
 8009412:	693a      	ldr	r2, [r7, #16]
 8009414:	2100      	movs	r1, #0
 8009416:	68f8      	ldr	r0, [r7, #12]
 8009418:	f7ff fd4e 	bl	8008eb8 <xTimerGenericCommand>
 800941c:	6078      	str	r0, [r7, #4]
				configASSERT( xResult );
 800941e:	687b      	ldr	r3, [r7, #4]
 8009420:	2b00      	cmp	r3, #0
 8009422:	d10d      	bne.n	8009440 <prvSwitchTimerLists+0xa0>
	__asm volatile
 8009424:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009428:	b672      	cpsid	i
 800942a:	f383 8811 	msr	BASEPRI, r3
 800942e:	f3bf 8f6f 	isb	sy
 8009432:	f3bf 8f4f 	dsb	sy
 8009436:	b662      	cpsie	i
 8009438:	603b      	str	r3, [r7, #0]
}
 800943a:	bf00      	nop
 800943c:	bf00      	nop
 800943e:	e7fd      	b.n	800943c <prvSwitchTimerLists+0x9c>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8009440:	4b09      	ldr	r3, [pc, #36]	@ (8009468 <prvSwitchTimerLists+0xc8>)
 8009442:	681b      	ldr	r3, [r3, #0]
 8009444:	681b      	ldr	r3, [r3, #0]
 8009446:	2b00      	cmp	r3, #0
 8009448:	d1ae      	bne.n	80093a8 <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 800944a:	4b07      	ldr	r3, [pc, #28]	@ (8009468 <prvSwitchTimerLists+0xc8>)
 800944c:	681b      	ldr	r3, [r3, #0]
 800944e:	617b      	str	r3, [r7, #20]
	pxCurrentTimerList = pxOverflowTimerList;
 8009450:	4b06      	ldr	r3, [pc, #24]	@ (800946c <prvSwitchTimerLists+0xcc>)
 8009452:	681b      	ldr	r3, [r3, #0]
 8009454:	4a04      	ldr	r2, [pc, #16]	@ (8009468 <prvSwitchTimerLists+0xc8>)
 8009456:	6013      	str	r3, [r2, #0]
	pxOverflowTimerList = pxTemp;
 8009458:	4a04      	ldr	r2, [pc, #16]	@ (800946c <prvSwitchTimerLists+0xcc>)
 800945a:	697b      	ldr	r3, [r7, #20]
 800945c:	6013      	str	r3, [r2, #0]
}
 800945e:	bf00      	nop
 8009460:	3718      	adds	r7, #24
 8009462:	46bd      	mov	sp, r7
 8009464:	bd80      	pop	{r7, pc}
 8009466:	bf00      	nop
 8009468:	20001628 	.word	0x20001628
 800946c:	2000162c 	.word	0x2000162c

08009470 <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 8009470:	b580      	push	{r7, lr}
 8009472:	b082      	sub	sp, #8
 8009474:	af02      	add	r7, sp, #8
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 8009476:	f000 f967 	bl	8009748 <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 800947a:	4b15      	ldr	r3, [pc, #84]	@ (80094d0 <prvCheckForValidListAndQueue+0x60>)
 800947c:	681b      	ldr	r3, [r3, #0]
 800947e:	2b00      	cmp	r3, #0
 8009480:	d120      	bne.n	80094c4 <prvCheckForValidListAndQueue+0x54>
		{
			vListInitialise( &xActiveTimerList1 );
 8009482:	4814      	ldr	r0, [pc, #80]	@ (80094d4 <prvCheckForValidListAndQueue+0x64>)
 8009484:	f7fd f904 	bl	8006690 <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 8009488:	4813      	ldr	r0, [pc, #76]	@ (80094d8 <prvCheckForValidListAndQueue+0x68>)
 800948a:	f7fd f901 	bl	8006690 <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 800948e:	4b13      	ldr	r3, [pc, #76]	@ (80094dc <prvCheckForValidListAndQueue+0x6c>)
 8009490:	4a10      	ldr	r2, [pc, #64]	@ (80094d4 <prvCheckForValidListAndQueue+0x64>)
 8009492:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 8009494:	4b12      	ldr	r3, [pc, #72]	@ (80094e0 <prvCheckForValidListAndQueue+0x70>)
 8009496:	4a10      	ldr	r2, [pc, #64]	@ (80094d8 <prvCheckForValidListAndQueue+0x68>)
 8009498:	601a      	str	r2, [r3, #0]
				/* The timer queue is allocated statically in case
				configSUPPORT_DYNAMIC_ALLOCATION is 0. */
				static StaticQueue_t xStaticTimerQueue; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
				static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 800949a:	2300      	movs	r3, #0
 800949c:	9300      	str	r3, [sp, #0]
 800949e:	4b11      	ldr	r3, [pc, #68]	@ (80094e4 <prvCheckForValidListAndQueue+0x74>)
 80094a0:	4a11      	ldr	r2, [pc, #68]	@ (80094e8 <prvCheckForValidListAndQueue+0x78>)
 80094a2:	2110      	movs	r1, #16
 80094a4:	200a      	movs	r0, #10
 80094a6:	f7fd fa13 	bl	80068d0 <xQueueGenericCreateStatic>
 80094aa:	4603      	mov	r3, r0
 80094ac:	4a08      	ldr	r2, [pc, #32]	@ (80094d0 <prvCheckForValidListAndQueue+0x60>)
 80094ae:	6013      	str	r3, [r2, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 80094b0:	4b07      	ldr	r3, [pc, #28]	@ (80094d0 <prvCheckForValidListAndQueue+0x60>)
 80094b2:	681b      	ldr	r3, [r3, #0]
 80094b4:	2b00      	cmp	r3, #0
 80094b6:	d005      	beq.n	80094c4 <prvCheckForValidListAndQueue+0x54>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 80094b8:	4b05      	ldr	r3, [pc, #20]	@ (80094d0 <prvCheckForValidListAndQueue+0x60>)
 80094ba:	681b      	ldr	r3, [r3, #0]
 80094bc:	490b      	ldr	r1, [pc, #44]	@ (80094ec <prvCheckForValidListAndQueue+0x7c>)
 80094be:	4618      	mov	r0, r3
 80094c0:	f7fe f83e 	bl	8007540 <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 80094c4:	f000 f976 	bl	80097b4 <vPortExitCritical>
}
 80094c8:	bf00      	nop
 80094ca:	46bd      	mov	sp, r7
 80094cc:	bd80      	pop	{r7, pc}
 80094ce:	bf00      	nop
 80094d0:	20001630 	.word	0x20001630
 80094d4:	20001600 	.word	0x20001600
 80094d8:	20001614 	.word	0x20001614
 80094dc:	20001628 	.word	0x20001628
 80094e0:	2000162c 	.word	0x2000162c
 80094e4:	200016dc 	.word	0x200016dc
 80094e8:	2000163c 	.word	0x2000163c
 80094ec:	0800d504 	.word	0x0800d504

080094f0 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 80094f0:	b480      	push	{r7}
 80094f2:	b085      	sub	sp, #20
 80094f4:	af00      	add	r7, sp, #0
 80094f6:	60f8      	str	r0, [r7, #12]
 80094f8:	60b9      	str	r1, [r7, #8]
 80094fa:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 80094fc:	68fb      	ldr	r3, [r7, #12]
 80094fe:	3b04      	subs	r3, #4
 8009500:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 8009502:	68fb      	ldr	r3, [r7, #12]
 8009504:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 8009508:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800950a:	68fb      	ldr	r3, [r7, #12]
 800950c:	3b04      	subs	r3, #4
 800950e:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 8009510:	68bb      	ldr	r3, [r7, #8]
 8009512:	f023 0201 	bic.w	r2, r3, #1
 8009516:	68fb      	ldr	r3, [r7, #12]
 8009518:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800951a:	68fb      	ldr	r3, [r7, #12]
 800951c:	3b04      	subs	r3, #4
 800951e:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 8009520:	4a0c      	ldr	r2, [pc, #48]	@ (8009554 <pxPortInitialiseStack+0x64>)
 8009522:	68fb      	ldr	r3, [r7, #12]
 8009524:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 8009526:	68fb      	ldr	r3, [r7, #12]
 8009528:	3b14      	subs	r3, #20
 800952a:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 800952c:	687a      	ldr	r2, [r7, #4]
 800952e:	68fb      	ldr	r3, [r7, #12]
 8009530:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 8009532:	68fb      	ldr	r3, [r7, #12]
 8009534:	3b04      	subs	r3, #4
 8009536:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 8009538:	68fb      	ldr	r3, [r7, #12]
 800953a:	f06f 0202 	mvn.w	r2, #2
 800953e:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 8009540:	68fb      	ldr	r3, [r7, #12]
 8009542:	3b20      	subs	r3, #32
 8009544:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 8009546:	68fb      	ldr	r3, [r7, #12]
}
 8009548:	4618      	mov	r0, r3
 800954a:	3714      	adds	r7, #20
 800954c:	46bd      	mov	sp, r7
 800954e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009552:	4770      	bx	lr
 8009554:	08009559 	.word	0x08009559

08009558 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 8009558:	b480      	push	{r7}
 800955a:	b085      	sub	sp, #20
 800955c:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 800955e:	2300      	movs	r3, #0
 8009560:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 8009562:	4b15      	ldr	r3, [pc, #84]	@ (80095b8 <prvTaskExitError+0x60>)
 8009564:	681b      	ldr	r3, [r3, #0]
 8009566:	f1b3 3fff 	cmp.w	r3, #4294967295
 800956a:	d00d      	beq.n	8009588 <prvTaskExitError+0x30>
	__asm volatile
 800956c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009570:	b672      	cpsid	i
 8009572:	f383 8811 	msr	BASEPRI, r3
 8009576:	f3bf 8f6f 	isb	sy
 800957a:	f3bf 8f4f 	dsb	sy
 800957e:	b662      	cpsie	i
 8009580:	60fb      	str	r3, [r7, #12]
}
 8009582:	bf00      	nop
 8009584:	bf00      	nop
 8009586:	e7fd      	b.n	8009584 <prvTaskExitError+0x2c>
	__asm volatile
 8009588:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800958c:	b672      	cpsid	i
 800958e:	f383 8811 	msr	BASEPRI, r3
 8009592:	f3bf 8f6f 	isb	sy
 8009596:	f3bf 8f4f 	dsb	sy
 800959a:	b662      	cpsie	i
 800959c:	60bb      	str	r3, [r7, #8]
}
 800959e:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 80095a0:	bf00      	nop
 80095a2:	687b      	ldr	r3, [r7, #4]
 80095a4:	2b00      	cmp	r3, #0
 80095a6:	d0fc      	beq.n	80095a2 <prvTaskExitError+0x4a>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 80095a8:	bf00      	nop
 80095aa:	bf00      	nop
 80095ac:	3714      	adds	r7, #20
 80095ae:	46bd      	mov	sp, r7
 80095b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80095b4:	4770      	bx	lr
 80095b6:	bf00      	nop
 80095b8:	20000010 	.word	0x20000010
 80095bc:	00000000 	.word	0x00000000

080095c0 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 80095c0:	4b07      	ldr	r3, [pc, #28]	@ (80095e0 <pxCurrentTCBConst2>)
 80095c2:	6819      	ldr	r1, [r3, #0]
 80095c4:	6808      	ldr	r0, [r1, #0]
 80095c6:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80095ca:	f380 8809 	msr	PSP, r0
 80095ce:	f3bf 8f6f 	isb	sy
 80095d2:	f04f 0000 	mov.w	r0, #0
 80095d6:	f380 8811 	msr	BASEPRI, r0
 80095da:	4770      	bx	lr
 80095dc:	f3af 8000 	nop.w

080095e0 <pxCurrentTCBConst2>:
 80095e0:	20001100 	.word	0x20001100
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 80095e4:	bf00      	nop
 80095e6:	bf00      	nop

080095e8 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 80095e8:	4808      	ldr	r0, [pc, #32]	@ (800960c <prvPortStartFirstTask+0x24>)
 80095ea:	6800      	ldr	r0, [r0, #0]
 80095ec:	6800      	ldr	r0, [r0, #0]
 80095ee:	f380 8808 	msr	MSP, r0
 80095f2:	f04f 0000 	mov.w	r0, #0
 80095f6:	f380 8814 	msr	CONTROL, r0
 80095fa:	b662      	cpsie	i
 80095fc:	b661      	cpsie	f
 80095fe:	f3bf 8f4f 	dsb	sy
 8009602:	f3bf 8f6f 	isb	sy
 8009606:	df00      	svc	0
 8009608:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 800960a:	bf00      	nop
 800960c:	e000ed08 	.word	0xe000ed08

08009610 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8009610:	b580      	push	{r7, lr}
 8009612:	b084      	sub	sp, #16
 8009614:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 8009616:	4b37      	ldr	r3, [pc, #220]	@ (80096f4 <xPortStartScheduler+0xe4>)
 8009618:	60fb      	str	r3, [r7, #12]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 800961a:	68fb      	ldr	r3, [r7, #12]
 800961c:	781b      	ldrb	r3, [r3, #0]
 800961e:	b2db      	uxtb	r3, r3
 8009620:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 8009622:	68fb      	ldr	r3, [r7, #12]
 8009624:	22ff      	movs	r2, #255	@ 0xff
 8009626:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 8009628:	68fb      	ldr	r3, [r7, #12]
 800962a:	781b      	ldrb	r3, [r3, #0]
 800962c:	b2db      	uxtb	r3, r3
 800962e:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8009630:	78fb      	ldrb	r3, [r7, #3]
 8009632:	b2db      	uxtb	r3, r3
 8009634:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 8009638:	b2da      	uxtb	r2, r3
 800963a:	4b2f      	ldr	r3, [pc, #188]	@ (80096f8 <xPortStartScheduler+0xe8>)
 800963c:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 800963e:	4b2f      	ldr	r3, [pc, #188]	@ (80096fc <xPortStartScheduler+0xec>)
 8009640:	2207      	movs	r2, #7
 8009642:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8009644:	e009      	b.n	800965a <xPortStartScheduler+0x4a>
		{
			ulMaxPRIGROUPValue--;
 8009646:	4b2d      	ldr	r3, [pc, #180]	@ (80096fc <xPortStartScheduler+0xec>)
 8009648:	681b      	ldr	r3, [r3, #0]
 800964a:	3b01      	subs	r3, #1
 800964c:	4a2b      	ldr	r2, [pc, #172]	@ (80096fc <xPortStartScheduler+0xec>)
 800964e:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8009650:	78fb      	ldrb	r3, [r7, #3]
 8009652:	b2db      	uxtb	r3, r3
 8009654:	005b      	lsls	r3, r3, #1
 8009656:	b2db      	uxtb	r3, r3
 8009658:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800965a:	78fb      	ldrb	r3, [r7, #3]
 800965c:	b2db      	uxtb	r3, r3
 800965e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8009662:	2b80      	cmp	r3, #128	@ 0x80
 8009664:	d0ef      	beq.n	8009646 <xPortStartScheduler+0x36>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 8009666:	4b25      	ldr	r3, [pc, #148]	@ (80096fc <xPortStartScheduler+0xec>)
 8009668:	681b      	ldr	r3, [r3, #0]
 800966a:	f1c3 0307 	rsb	r3, r3, #7
 800966e:	2b04      	cmp	r3, #4
 8009670:	d00d      	beq.n	800968e <xPortStartScheduler+0x7e>
	__asm volatile
 8009672:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009676:	b672      	cpsid	i
 8009678:	f383 8811 	msr	BASEPRI, r3
 800967c:	f3bf 8f6f 	isb	sy
 8009680:	f3bf 8f4f 	dsb	sy
 8009684:	b662      	cpsie	i
 8009686:	60bb      	str	r3, [r7, #8]
}
 8009688:	bf00      	nop
 800968a:	bf00      	nop
 800968c:	e7fd      	b.n	800968a <xPortStartScheduler+0x7a>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 800968e:	4b1b      	ldr	r3, [pc, #108]	@ (80096fc <xPortStartScheduler+0xec>)
 8009690:	681b      	ldr	r3, [r3, #0]
 8009692:	021b      	lsls	r3, r3, #8
 8009694:	4a19      	ldr	r2, [pc, #100]	@ (80096fc <xPortStartScheduler+0xec>)
 8009696:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 8009698:	4b18      	ldr	r3, [pc, #96]	@ (80096fc <xPortStartScheduler+0xec>)
 800969a:	681b      	ldr	r3, [r3, #0]
 800969c:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 80096a0:	4a16      	ldr	r2, [pc, #88]	@ (80096fc <xPortStartScheduler+0xec>)
 80096a2:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 80096a4:	687b      	ldr	r3, [r7, #4]
 80096a6:	b2da      	uxtb	r2, r3
 80096a8:	68fb      	ldr	r3, [r7, #12]
 80096aa:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 80096ac:	4b14      	ldr	r3, [pc, #80]	@ (8009700 <xPortStartScheduler+0xf0>)
 80096ae:	681b      	ldr	r3, [r3, #0]
 80096b0:	4a13      	ldr	r2, [pc, #76]	@ (8009700 <xPortStartScheduler+0xf0>)
 80096b2:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 80096b6:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 80096b8:	4b11      	ldr	r3, [pc, #68]	@ (8009700 <xPortStartScheduler+0xf0>)
 80096ba:	681b      	ldr	r3, [r3, #0]
 80096bc:	4a10      	ldr	r2, [pc, #64]	@ (8009700 <xPortStartScheduler+0xf0>)
 80096be:	f043 4370 	orr.w	r3, r3, #4026531840	@ 0xf0000000
 80096c2:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 80096c4:	f000 f8fc 	bl	80098c0 <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 80096c8:	4b0e      	ldr	r3, [pc, #56]	@ (8009704 <xPortStartScheduler+0xf4>)
 80096ca:	2200      	movs	r2, #0
 80096cc:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 80096ce:	f000 f91b 	bl	8009908 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 80096d2:	4b0d      	ldr	r3, [pc, #52]	@ (8009708 <xPortStartScheduler+0xf8>)
 80096d4:	681b      	ldr	r3, [r3, #0]
 80096d6:	4a0c      	ldr	r2, [pc, #48]	@ (8009708 <xPortStartScheduler+0xf8>)
 80096d8:	f043 4340 	orr.w	r3, r3, #3221225472	@ 0xc0000000
 80096dc:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 80096de:	f7ff ff83 	bl	80095e8 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 80096e2:	f7fe fcb1 	bl	8008048 <vTaskSwitchContext>
	prvTaskExitError();
 80096e6:	f7ff ff37 	bl	8009558 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 80096ea:	2300      	movs	r3, #0
}
 80096ec:	4618      	mov	r0, r3
 80096ee:	3710      	adds	r7, #16
 80096f0:	46bd      	mov	sp, r7
 80096f2:	bd80      	pop	{r7, pc}
 80096f4:	e000e400 	.word	0xe000e400
 80096f8:	2000172c 	.word	0x2000172c
 80096fc:	20001730 	.word	0x20001730
 8009700:	e000ed20 	.word	0xe000ed20
 8009704:	20000010 	.word	0x20000010
 8009708:	e000ef34 	.word	0xe000ef34

0800970c <vPortEndScheduler>:
/*-----------------------------------------------------------*/

void vPortEndScheduler( void )
{
 800970c:	b480      	push	{r7}
 800970e:	b083      	sub	sp, #12
 8009710:	af00      	add	r7, sp, #0
	/* Not implemented in ports where there is nothing to return to.
	Artificially force an assert. */
	configASSERT( uxCriticalNesting == 1000UL );
 8009712:	4b0c      	ldr	r3, [pc, #48]	@ (8009744 <vPortEndScheduler+0x38>)
 8009714:	681b      	ldr	r3, [r3, #0]
 8009716:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 800971a:	d00d      	beq.n	8009738 <vPortEndScheduler+0x2c>
	__asm volatile
 800971c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009720:	b672      	cpsid	i
 8009722:	f383 8811 	msr	BASEPRI, r3
 8009726:	f3bf 8f6f 	isb	sy
 800972a:	f3bf 8f4f 	dsb	sy
 800972e:	b662      	cpsie	i
 8009730:	607b      	str	r3, [r7, #4]
}
 8009732:	bf00      	nop
 8009734:	bf00      	nop
 8009736:	e7fd      	b.n	8009734 <vPortEndScheduler+0x28>
}
 8009738:	bf00      	nop
 800973a:	370c      	adds	r7, #12
 800973c:	46bd      	mov	sp, r7
 800973e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009742:	4770      	bx	lr
 8009744:	20000010 	.word	0x20000010

08009748 <vPortEnterCritical>:
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 8009748:	b480      	push	{r7}
 800974a:	b083      	sub	sp, #12
 800974c:	af00      	add	r7, sp, #0
	__asm volatile
 800974e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009752:	b672      	cpsid	i
 8009754:	f383 8811 	msr	BASEPRI, r3
 8009758:	f3bf 8f6f 	isb	sy
 800975c:	f3bf 8f4f 	dsb	sy
 8009760:	b662      	cpsie	i
 8009762:	607b      	str	r3, [r7, #4]
}
 8009764:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 8009766:	4b11      	ldr	r3, [pc, #68]	@ (80097ac <vPortEnterCritical+0x64>)
 8009768:	681b      	ldr	r3, [r3, #0]
 800976a:	3301      	adds	r3, #1
 800976c:	4a0f      	ldr	r2, [pc, #60]	@ (80097ac <vPortEnterCritical+0x64>)
 800976e:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 8009770:	4b0e      	ldr	r3, [pc, #56]	@ (80097ac <vPortEnterCritical+0x64>)
 8009772:	681b      	ldr	r3, [r3, #0]
 8009774:	2b01      	cmp	r3, #1
 8009776:	d112      	bne.n	800979e <vPortEnterCritical+0x56>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 8009778:	4b0d      	ldr	r3, [pc, #52]	@ (80097b0 <vPortEnterCritical+0x68>)
 800977a:	681b      	ldr	r3, [r3, #0]
 800977c:	b2db      	uxtb	r3, r3
 800977e:	2b00      	cmp	r3, #0
 8009780:	d00d      	beq.n	800979e <vPortEnterCritical+0x56>
	__asm volatile
 8009782:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009786:	b672      	cpsid	i
 8009788:	f383 8811 	msr	BASEPRI, r3
 800978c:	f3bf 8f6f 	isb	sy
 8009790:	f3bf 8f4f 	dsb	sy
 8009794:	b662      	cpsie	i
 8009796:	603b      	str	r3, [r7, #0]
}
 8009798:	bf00      	nop
 800979a:	bf00      	nop
 800979c:	e7fd      	b.n	800979a <vPortEnterCritical+0x52>
	}
}
 800979e:	bf00      	nop
 80097a0:	370c      	adds	r7, #12
 80097a2:	46bd      	mov	sp, r7
 80097a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80097a8:	4770      	bx	lr
 80097aa:	bf00      	nop
 80097ac:	20000010 	.word	0x20000010
 80097b0:	e000ed04 	.word	0xe000ed04

080097b4 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 80097b4:	b480      	push	{r7}
 80097b6:	b083      	sub	sp, #12
 80097b8:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 80097ba:	4b13      	ldr	r3, [pc, #76]	@ (8009808 <vPortExitCritical+0x54>)
 80097bc:	681b      	ldr	r3, [r3, #0]
 80097be:	2b00      	cmp	r3, #0
 80097c0:	d10d      	bne.n	80097de <vPortExitCritical+0x2a>
	__asm volatile
 80097c2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80097c6:	b672      	cpsid	i
 80097c8:	f383 8811 	msr	BASEPRI, r3
 80097cc:	f3bf 8f6f 	isb	sy
 80097d0:	f3bf 8f4f 	dsb	sy
 80097d4:	b662      	cpsie	i
 80097d6:	607b      	str	r3, [r7, #4]
}
 80097d8:	bf00      	nop
 80097da:	bf00      	nop
 80097dc:	e7fd      	b.n	80097da <vPortExitCritical+0x26>
	uxCriticalNesting--;
 80097de:	4b0a      	ldr	r3, [pc, #40]	@ (8009808 <vPortExitCritical+0x54>)
 80097e0:	681b      	ldr	r3, [r3, #0]
 80097e2:	3b01      	subs	r3, #1
 80097e4:	4a08      	ldr	r2, [pc, #32]	@ (8009808 <vPortExitCritical+0x54>)
 80097e6:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 80097e8:	4b07      	ldr	r3, [pc, #28]	@ (8009808 <vPortExitCritical+0x54>)
 80097ea:	681b      	ldr	r3, [r3, #0]
 80097ec:	2b00      	cmp	r3, #0
 80097ee:	d105      	bne.n	80097fc <vPortExitCritical+0x48>
 80097f0:	2300      	movs	r3, #0
 80097f2:	603b      	str	r3, [r7, #0]
	__asm volatile
 80097f4:	683b      	ldr	r3, [r7, #0]
 80097f6:	f383 8811 	msr	BASEPRI, r3
}
 80097fa:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 80097fc:	bf00      	nop
 80097fe:	370c      	adds	r7, #12
 8009800:	46bd      	mov	sp, r7
 8009802:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009806:	4770      	bx	lr
 8009808:	20000010 	.word	0x20000010
 800980c:	00000000 	.word	0x00000000

08009810 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 8009810:	f3ef 8009 	mrs	r0, PSP
 8009814:	f3bf 8f6f 	isb	sy
 8009818:	4b15      	ldr	r3, [pc, #84]	@ (8009870 <pxCurrentTCBConst>)
 800981a:	681a      	ldr	r2, [r3, #0]
 800981c:	f01e 0f10 	tst.w	lr, #16
 8009820:	bf08      	it	eq
 8009822:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 8009826:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800982a:	6010      	str	r0, [r2, #0]
 800982c:	e92d 0009 	stmdb	sp!, {r0, r3}
 8009830:	f04f 0050 	mov.w	r0, #80	@ 0x50
 8009834:	b672      	cpsid	i
 8009836:	f380 8811 	msr	BASEPRI, r0
 800983a:	f3bf 8f4f 	dsb	sy
 800983e:	f3bf 8f6f 	isb	sy
 8009842:	b662      	cpsie	i
 8009844:	f7fe fc00 	bl	8008048 <vTaskSwitchContext>
 8009848:	f04f 0000 	mov.w	r0, #0
 800984c:	f380 8811 	msr	BASEPRI, r0
 8009850:	bc09      	pop	{r0, r3}
 8009852:	6819      	ldr	r1, [r3, #0]
 8009854:	6808      	ldr	r0, [r1, #0]
 8009856:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800985a:	f01e 0f10 	tst.w	lr, #16
 800985e:	bf08      	it	eq
 8009860:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 8009864:	f380 8809 	msr	PSP, r0
 8009868:	f3bf 8f6f 	isb	sy
 800986c:	4770      	bx	lr
 800986e:	bf00      	nop

08009870 <pxCurrentTCBConst>:
 8009870:	20001100 	.word	0x20001100
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 8009874:	bf00      	nop
 8009876:	bf00      	nop

08009878 <SysTick_Handler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8009878:	b580      	push	{r7, lr}
 800987a:	b082      	sub	sp, #8
 800987c:	af00      	add	r7, sp, #0
	__asm volatile
 800987e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009882:	b672      	cpsid	i
 8009884:	f383 8811 	msr	BASEPRI, r3
 8009888:	f3bf 8f6f 	isb	sy
 800988c:	f3bf 8f4f 	dsb	sy
 8009890:	b662      	cpsie	i
 8009892:	607b      	str	r3, [r7, #4]
}
 8009894:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 8009896:	f7fe fb1b 	bl	8007ed0 <xTaskIncrementTick>
 800989a:	4603      	mov	r3, r0
 800989c:	2b00      	cmp	r3, #0
 800989e:	d003      	beq.n	80098a8 <SysTick_Handler+0x30>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 80098a0:	4b06      	ldr	r3, [pc, #24]	@ (80098bc <SysTick_Handler+0x44>)
 80098a2:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80098a6:	601a      	str	r2, [r3, #0]
 80098a8:	2300      	movs	r3, #0
 80098aa:	603b      	str	r3, [r7, #0]
	__asm volatile
 80098ac:	683b      	ldr	r3, [r7, #0]
 80098ae:	f383 8811 	msr	BASEPRI, r3
}
 80098b2:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 80098b4:	bf00      	nop
 80098b6:	3708      	adds	r7, #8
 80098b8:	46bd      	mov	sp, r7
 80098ba:	bd80      	pop	{r7, pc}
 80098bc:	e000ed04 	.word	0xe000ed04

080098c0 <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 80098c0:	b480      	push	{r7}
 80098c2:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 80098c4:	4b0b      	ldr	r3, [pc, #44]	@ (80098f4 <vPortSetupTimerInterrupt+0x34>)
 80098c6:	2200      	movs	r2, #0
 80098c8:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 80098ca:	4b0b      	ldr	r3, [pc, #44]	@ (80098f8 <vPortSetupTimerInterrupt+0x38>)
 80098cc:	2200      	movs	r2, #0
 80098ce:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 80098d0:	4b0a      	ldr	r3, [pc, #40]	@ (80098fc <vPortSetupTimerInterrupt+0x3c>)
 80098d2:	681b      	ldr	r3, [r3, #0]
 80098d4:	4a0a      	ldr	r2, [pc, #40]	@ (8009900 <vPortSetupTimerInterrupt+0x40>)
 80098d6:	fba2 2303 	umull	r2, r3, r2, r3
 80098da:	099b      	lsrs	r3, r3, #6
 80098dc:	4a09      	ldr	r2, [pc, #36]	@ (8009904 <vPortSetupTimerInterrupt+0x44>)
 80098de:	3b01      	subs	r3, #1
 80098e0:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 80098e2:	4b04      	ldr	r3, [pc, #16]	@ (80098f4 <vPortSetupTimerInterrupt+0x34>)
 80098e4:	2207      	movs	r2, #7
 80098e6:	601a      	str	r2, [r3, #0]
}
 80098e8:	bf00      	nop
 80098ea:	46bd      	mov	sp, r7
 80098ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80098f0:	4770      	bx	lr
 80098f2:	bf00      	nop
 80098f4:	e000e010 	.word	0xe000e010
 80098f8:	e000e018 	.word	0xe000e018
 80098fc:	20000004 	.word	0x20000004
 8009900:	10624dd3 	.word	0x10624dd3
 8009904:	e000e014 	.word	0xe000e014

08009908 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 8009908:	f8df 000c 	ldr.w	r0, [pc, #12]	@ 8009918 <vPortEnableVFP+0x10>
 800990c:	6801      	ldr	r1, [r0, #0]
 800990e:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8009912:	6001      	str	r1, [r0, #0]
 8009914:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 8009916:	bf00      	nop
 8009918:	e000ed88 	.word	0xe000ed88

0800991c <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 800991c:	b480      	push	{r7}
 800991e:	b085      	sub	sp, #20
 8009920:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 8009922:	f3ef 8305 	mrs	r3, IPSR
 8009926:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 8009928:	68fb      	ldr	r3, [r7, #12]
 800992a:	2b0f      	cmp	r3, #15
 800992c:	d917      	bls.n	800995e <vPortValidateInterruptPriority+0x42>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 800992e:	4a1a      	ldr	r2, [pc, #104]	@ (8009998 <vPortValidateInterruptPriority+0x7c>)
 8009930:	68fb      	ldr	r3, [r7, #12]
 8009932:	4413      	add	r3, r2
 8009934:	781b      	ldrb	r3, [r3, #0]
 8009936:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 8009938:	4b18      	ldr	r3, [pc, #96]	@ (800999c <vPortValidateInterruptPriority+0x80>)
 800993a:	781b      	ldrb	r3, [r3, #0]
 800993c:	7afa      	ldrb	r2, [r7, #11]
 800993e:	429a      	cmp	r2, r3
 8009940:	d20d      	bcs.n	800995e <vPortValidateInterruptPriority+0x42>
	__asm volatile
 8009942:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009946:	b672      	cpsid	i
 8009948:	f383 8811 	msr	BASEPRI, r3
 800994c:	f3bf 8f6f 	isb	sy
 8009950:	f3bf 8f4f 	dsb	sy
 8009954:	b662      	cpsie	i
 8009956:	607b      	str	r3, [r7, #4]
}
 8009958:	bf00      	nop
 800995a:	bf00      	nop
 800995c:	e7fd      	b.n	800995a <vPortValidateInterruptPriority+0x3e>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 800995e:	4b10      	ldr	r3, [pc, #64]	@ (80099a0 <vPortValidateInterruptPriority+0x84>)
 8009960:	681b      	ldr	r3, [r3, #0]
 8009962:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 8009966:	4b0f      	ldr	r3, [pc, #60]	@ (80099a4 <vPortValidateInterruptPriority+0x88>)
 8009968:	681b      	ldr	r3, [r3, #0]
 800996a:	429a      	cmp	r2, r3
 800996c:	d90d      	bls.n	800998a <vPortValidateInterruptPriority+0x6e>
	__asm volatile
 800996e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009972:	b672      	cpsid	i
 8009974:	f383 8811 	msr	BASEPRI, r3
 8009978:	f3bf 8f6f 	isb	sy
 800997c:	f3bf 8f4f 	dsb	sy
 8009980:	b662      	cpsie	i
 8009982:	603b      	str	r3, [r7, #0]
}
 8009984:	bf00      	nop
 8009986:	bf00      	nop
 8009988:	e7fd      	b.n	8009986 <vPortValidateInterruptPriority+0x6a>
	}
 800998a:	bf00      	nop
 800998c:	3714      	adds	r7, #20
 800998e:	46bd      	mov	sp, r7
 8009990:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009994:	4770      	bx	lr
 8009996:	bf00      	nop
 8009998:	e000e3f0 	.word	0xe000e3f0
 800999c:	2000172c 	.word	0x2000172c
 80099a0:	e000ed0c 	.word	0xe000ed0c
 80099a4:	20001730 	.word	0x20001730

080099a8 <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 80099a8:	b580      	push	{r7, lr}
 80099aa:	b08a      	sub	sp, #40	@ 0x28
 80099ac:	af00      	add	r7, sp, #0
 80099ae:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 80099b0:	2300      	movs	r3, #0
 80099b2:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 80099b4:	f7fe f9bc 	bl	8007d30 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 80099b8:	4b5d      	ldr	r3, [pc, #372]	@ (8009b30 <pvPortMalloc+0x188>)
 80099ba:	681b      	ldr	r3, [r3, #0]
 80099bc:	2b00      	cmp	r3, #0
 80099be:	d101      	bne.n	80099c4 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 80099c0:	f000 f920 	bl	8009c04 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 80099c4:	4b5b      	ldr	r3, [pc, #364]	@ (8009b34 <pvPortMalloc+0x18c>)
 80099c6:	681a      	ldr	r2, [r3, #0]
 80099c8:	687b      	ldr	r3, [r7, #4]
 80099ca:	4013      	ands	r3, r2
 80099cc:	2b00      	cmp	r3, #0
 80099ce:	f040 8094 	bne.w	8009afa <pvPortMalloc+0x152>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 80099d2:	687b      	ldr	r3, [r7, #4]
 80099d4:	2b00      	cmp	r3, #0
 80099d6:	d020      	beq.n	8009a1a <pvPortMalloc+0x72>
			{
				xWantedSize += xHeapStructSize;
 80099d8:	2208      	movs	r2, #8
 80099da:	687b      	ldr	r3, [r7, #4]
 80099dc:	4413      	add	r3, r2
 80099de:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 80099e0:	687b      	ldr	r3, [r7, #4]
 80099e2:	f003 0307 	and.w	r3, r3, #7
 80099e6:	2b00      	cmp	r3, #0
 80099e8:	d017      	beq.n	8009a1a <pvPortMalloc+0x72>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 80099ea:	687b      	ldr	r3, [r7, #4]
 80099ec:	f023 0307 	bic.w	r3, r3, #7
 80099f0:	3308      	adds	r3, #8
 80099f2:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 80099f4:	687b      	ldr	r3, [r7, #4]
 80099f6:	f003 0307 	and.w	r3, r3, #7
 80099fa:	2b00      	cmp	r3, #0
 80099fc:	d00d      	beq.n	8009a1a <pvPortMalloc+0x72>
	__asm volatile
 80099fe:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009a02:	b672      	cpsid	i
 8009a04:	f383 8811 	msr	BASEPRI, r3
 8009a08:	f3bf 8f6f 	isb	sy
 8009a0c:	f3bf 8f4f 	dsb	sy
 8009a10:	b662      	cpsie	i
 8009a12:	617b      	str	r3, [r7, #20]
}
 8009a14:	bf00      	nop
 8009a16:	bf00      	nop
 8009a18:	e7fd      	b.n	8009a16 <pvPortMalloc+0x6e>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 8009a1a:	687b      	ldr	r3, [r7, #4]
 8009a1c:	2b00      	cmp	r3, #0
 8009a1e:	d06c      	beq.n	8009afa <pvPortMalloc+0x152>
 8009a20:	4b45      	ldr	r3, [pc, #276]	@ (8009b38 <pvPortMalloc+0x190>)
 8009a22:	681b      	ldr	r3, [r3, #0]
 8009a24:	687a      	ldr	r2, [r7, #4]
 8009a26:	429a      	cmp	r2, r3
 8009a28:	d867      	bhi.n	8009afa <pvPortMalloc+0x152>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 8009a2a:	4b44      	ldr	r3, [pc, #272]	@ (8009b3c <pvPortMalloc+0x194>)
 8009a2c:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 8009a2e:	4b43      	ldr	r3, [pc, #268]	@ (8009b3c <pvPortMalloc+0x194>)
 8009a30:	681b      	ldr	r3, [r3, #0]
 8009a32:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8009a34:	e004      	b.n	8009a40 <pvPortMalloc+0x98>
				{
					pxPreviousBlock = pxBlock;
 8009a36:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009a38:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 8009a3a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009a3c:	681b      	ldr	r3, [r3, #0]
 8009a3e:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8009a40:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009a42:	685b      	ldr	r3, [r3, #4]
 8009a44:	687a      	ldr	r2, [r7, #4]
 8009a46:	429a      	cmp	r2, r3
 8009a48:	d903      	bls.n	8009a52 <pvPortMalloc+0xaa>
 8009a4a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009a4c:	681b      	ldr	r3, [r3, #0]
 8009a4e:	2b00      	cmp	r3, #0
 8009a50:	d1f1      	bne.n	8009a36 <pvPortMalloc+0x8e>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 8009a52:	4b37      	ldr	r3, [pc, #220]	@ (8009b30 <pvPortMalloc+0x188>)
 8009a54:	681b      	ldr	r3, [r3, #0]
 8009a56:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8009a58:	429a      	cmp	r2, r3
 8009a5a:	d04e      	beq.n	8009afa <pvPortMalloc+0x152>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 8009a5c:	6a3b      	ldr	r3, [r7, #32]
 8009a5e:	681b      	ldr	r3, [r3, #0]
 8009a60:	2208      	movs	r2, #8
 8009a62:	4413      	add	r3, r2
 8009a64:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 8009a66:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009a68:	681a      	ldr	r2, [r3, #0]
 8009a6a:	6a3b      	ldr	r3, [r7, #32]
 8009a6c:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 8009a6e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009a70:	685a      	ldr	r2, [r3, #4]
 8009a72:	687b      	ldr	r3, [r7, #4]
 8009a74:	1ad2      	subs	r2, r2, r3
 8009a76:	2308      	movs	r3, #8
 8009a78:	005b      	lsls	r3, r3, #1
 8009a7a:	429a      	cmp	r2, r3
 8009a7c:	d922      	bls.n	8009ac4 <pvPortMalloc+0x11c>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 8009a7e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8009a80:	687b      	ldr	r3, [r7, #4]
 8009a82:	4413      	add	r3, r2
 8009a84:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 8009a86:	69bb      	ldr	r3, [r7, #24]
 8009a88:	f003 0307 	and.w	r3, r3, #7
 8009a8c:	2b00      	cmp	r3, #0
 8009a8e:	d00d      	beq.n	8009aac <pvPortMalloc+0x104>
	__asm volatile
 8009a90:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009a94:	b672      	cpsid	i
 8009a96:	f383 8811 	msr	BASEPRI, r3
 8009a9a:	f3bf 8f6f 	isb	sy
 8009a9e:	f3bf 8f4f 	dsb	sy
 8009aa2:	b662      	cpsie	i
 8009aa4:	613b      	str	r3, [r7, #16]
}
 8009aa6:	bf00      	nop
 8009aa8:	bf00      	nop
 8009aaa:	e7fd      	b.n	8009aa8 <pvPortMalloc+0x100>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 8009aac:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009aae:	685a      	ldr	r2, [r3, #4]
 8009ab0:	687b      	ldr	r3, [r7, #4]
 8009ab2:	1ad2      	subs	r2, r2, r3
 8009ab4:	69bb      	ldr	r3, [r7, #24]
 8009ab6:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 8009ab8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009aba:	687a      	ldr	r2, [r7, #4]
 8009abc:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 8009abe:	69b8      	ldr	r0, [r7, #24]
 8009ac0:	f000 f904 	bl	8009ccc <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 8009ac4:	4b1c      	ldr	r3, [pc, #112]	@ (8009b38 <pvPortMalloc+0x190>)
 8009ac6:	681a      	ldr	r2, [r3, #0]
 8009ac8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009aca:	685b      	ldr	r3, [r3, #4]
 8009acc:	1ad3      	subs	r3, r2, r3
 8009ace:	4a1a      	ldr	r2, [pc, #104]	@ (8009b38 <pvPortMalloc+0x190>)
 8009ad0:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 8009ad2:	4b19      	ldr	r3, [pc, #100]	@ (8009b38 <pvPortMalloc+0x190>)
 8009ad4:	681a      	ldr	r2, [r3, #0]
 8009ad6:	4b1a      	ldr	r3, [pc, #104]	@ (8009b40 <pvPortMalloc+0x198>)
 8009ad8:	681b      	ldr	r3, [r3, #0]
 8009ada:	429a      	cmp	r2, r3
 8009adc:	d203      	bcs.n	8009ae6 <pvPortMalloc+0x13e>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 8009ade:	4b16      	ldr	r3, [pc, #88]	@ (8009b38 <pvPortMalloc+0x190>)
 8009ae0:	681b      	ldr	r3, [r3, #0]
 8009ae2:	4a17      	ldr	r2, [pc, #92]	@ (8009b40 <pvPortMalloc+0x198>)
 8009ae4:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 8009ae6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009ae8:	685a      	ldr	r2, [r3, #4]
 8009aea:	4b12      	ldr	r3, [pc, #72]	@ (8009b34 <pvPortMalloc+0x18c>)
 8009aec:	681b      	ldr	r3, [r3, #0]
 8009aee:	431a      	orrs	r2, r3
 8009af0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009af2:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 8009af4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009af6:	2200      	movs	r2, #0
 8009af8:	601a      	str	r2, [r3, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 8009afa:	f7fe f927 	bl	8007d4c <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 8009afe:	69fb      	ldr	r3, [r7, #28]
 8009b00:	f003 0307 	and.w	r3, r3, #7
 8009b04:	2b00      	cmp	r3, #0
 8009b06:	d00d      	beq.n	8009b24 <pvPortMalloc+0x17c>
	__asm volatile
 8009b08:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009b0c:	b672      	cpsid	i
 8009b0e:	f383 8811 	msr	BASEPRI, r3
 8009b12:	f3bf 8f6f 	isb	sy
 8009b16:	f3bf 8f4f 	dsb	sy
 8009b1a:	b662      	cpsie	i
 8009b1c:	60fb      	str	r3, [r7, #12]
}
 8009b1e:	bf00      	nop
 8009b20:	bf00      	nop
 8009b22:	e7fd      	b.n	8009b20 <pvPortMalloc+0x178>
	return pvReturn;
 8009b24:	69fb      	ldr	r3, [r7, #28]
}
 8009b26:	4618      	mov	r0, r3
 8009b28:	3728      	adds	r7, #40	@ 0x28
 8009b2a:	46bd      	mov	sp, r7
 8009b2c:	bd80      	pop	{r7, pc}
 8009b2e:	bf00      	nop
 8009b30:	20019ddc 	.word	0x20019ddc
 8009b34:	20019de8 	.word	0x20019de8
 8009b38:	20019de0 	.word	0x20019de0
 8009b3c:	20019dd4 	.word	0x20019dd4
 8009b40:	20019de4 	.word	0x20019de4

08009b44 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 8009b44:	b580      	push	{r7, lr}
 8009b46:	b086      	sub	sp, #24
 8009b48:	af00      	add	r7, sp, #0
 8009b4a:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 8009b4c:	687b      	ldr	r3, [r7, #4]
 8009b4e:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 8009b50:	687b      	ldr	r3, [r7, #4]
 8009b52:	2b00      	cmp	r3, #0
 8009b54:	d04e      	beq.n	8009bf4 <vPortFree+0xb0>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 8009b56:	2308      	movs	r3, #8
 8009b58:	425b      	negs	r3, r3
 8009b5a:	697a      	ldr	r2, [r7, #20]
 8009b5c:	4413      	add	r3, r2
 8009b5e:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 8009b60:	697b      	ldr	r3, [r7, #20]
 8009b62:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 8009b64:	693b      	ldr	r3, [r7, #16]
 8009b66:	685a      	ldr	r2, [r3, #4]
 8009b68:	4b24      	ldr	r3, [pc, #144]	@ (8009bfc <vPortFree+0xb8>)
 8009b6a:	681b      	ldr	r3, [r3, #0]
 8009b6c:	4013      	ands	r3, r2
 8009b6e:	2b00      	cmp	r3, #0
 8009b70:	d10d      	bne.n	8009b8e <vPortFree+0x4a>
	__asm volatile
 8009b72:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009b76:	b672      	cpsid	i
 8009b78:	f383 8811 	msr	BASEPRI, r3
 8009b7c:	f3bf 8f6f 	isb	sy
 8009b80:	f3bf 8f4f 	dsb	sy
 8009b84:	b662      	cpsie	i
 8009b86:	60fb      	str	r3, [r7, #12]
}
 8009b88:	bf00      	nop
 8009b8a:	bf00      	nop
 8009b8c:	e7fd      	b.n	8009b8a <vPortFree+0x46>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 8009b8e:	693b      	ldr	r3, [r7, #16]
 8009b90:	681b      	ldr	r3, [r3, #0]
 8009b92:	2b00      	cmp	r3, #0
 8009b94:	d00d      	beq.n	8009bb2 <vPortFree+0x6e>
	__asm volatile
 8009b96:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009b9a:	b672      	cpsid	i
 8009b9c:	f383 8811 	msr	BASEPRI, r3
 8009ba0:	f3bf 8f6f 	isb	sy
 8009ba4:	f3bf 8f4f 	dsb	sy
 8009ba8:	b662      	cpsie	i
 8009baa:	60bb      	str	r3, [r7, #8]
}
 8009bac:	bf00      	nop
 8009bae:	bf00      	nop
 8009bb0:	e7fd      	b.n	8009bae <vPortFree+0x6a>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 8009bb2:	693b      	ldr	r3, [r7, #16]
 8009bb4:	685a      	ldr	r2, [r3, #4]
 8009bb6:	4b11      	ldr	r3, [pc, #68]	@ (8009bfc <vPortFree+0xb8>)
 8009bb8:	681b      	ldr	r3, [r3, #0]
 8009bba:	4013      	ands	r3, r2
 8009bbc:	2b00      	cmp	r3, #0
 8009bbe:	d019      	beq.n	8009bf4 <vPortFree+0xb0>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 8009bc0:	693b      	ldr	r3, [r7, #16]
 8009bc2:	681b      	ldr	r3, [r3, #0]
 8009bc4:	2b00      	cmp	r3, #0
 8009bc6:	d115      	bne.n	8009bf4 <vPortFree+0xb0>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 8009bc8:	693b      	ldr	r3, [r7, #16]
 8009bca:	685a      	ldr	r2, [r3, #4]
 8009bcc:	4b0b      	ldr	r3, [pc, #44]	@ (8009bfc <vPortFree+0xb8>)
 8009bce:	681b      	ldr	r3, [r3, #0]
 8009bd0:	43db      	mvns	r3, r3
 8009bd2:	401a      	ands	r2, r3
 8009bd4:	693b      	ldr	r3, [r7, #16]
 8009bd6:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 8009bd8:	f7fe f8aa 	bl	8007d30 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 8009bdc:	693b      	ldr	r3, [r7, #16]
 8009bde:	685a      	ldr	r2, [r3, #4]
 8009be0:	4b07      	ldr	r3, [pc, #28]	@ (8009c00 <vPortFree+0xbc>)
 8009be2:	681b      	ldr	r3, [r3, #0]
 8009be4:	4413      	add	r3, r2
 8009be6:	4a06      	ldr	r2, [pc, #24]	@ (8009c00 <vPortFree+0xbc>)
 8009be8:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 8009bea:	6938      	ldr	r0, [r7, #16]
 8009bec:	f000 f86e 	bl	8009ccc <prvInsertBlockIntoFreeList>
				}
				( void ) xTaskResumeAll();
 8009bf0:	f7fe f8ac 	bl	8007d4c <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 8009bf4:	bf00      	nop
 8009bf6:	3718      	adds	r7, #24
 8009bf8:	46bd      	mov	sp, r7
 8009bfa:	bd80      	pop	{r7, pc}
 8009bfc:	20019de8 	.word	0x20019de8
 8009c00:	20019de0 	.word	0x20019de0

08009c04 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 8009c04:	b480      	push	{r7}
 8009c06:	b085      	sub	sp, #20
 8009c08:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 8009c0a:	4b29      	ldr	r3, [pc, #164]	@ (8009cb0 <prvHeapInit+0xac>)
 8009c0c:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 8009c0e:	4b29      	ldr	r3, [pc, #164]	@ (8009cb4 <prvHeapInit+0xb0>)
 8009c10:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 8009c12:	68fb      	ldr	r3, [r7, #12]
 8009c14:	f003 0307 	and.w	r3, r3, #7
 8009c18:	2b00      	cmp	r3, #0
 8009c1a:	d00c      	beq.n	8009c36 <prvHeapInit+0x32>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 8009c1c:	68fb      	ldr	r3, [r7, #12]
 8009c1e:	3307      	adds	r3, #7
 8009c20:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8009c22:	68fb      	ldr	r3, [r7, #12]
 8009c24:	f023 0307 	bic.w	r3, r3, #7
 8009c28:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 8009c2a:	68ba      	ldr	r2, [r7, #8]
 8009c2c:	68fb      	ldr	r3, [r7, #12]
 8009c2e:	1ad3      	subs	r3, r2, r3
 8009c30:	4a20      	ldr	r2, [pc, #128]	@ (8009cb4 <prvHeapInit+0xb0>)
 8009c32:	4413      	add	r3, r2
 8009c34:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 8009c36:	68fb      	ldr	r3, [r7, #12]
 8009c38:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 8009c3a:	4a1f      	ldr	r2, [pc, #124]	@ (8009cb8 <prvHeapInit+0xb4>)
 8009c3c:	687b      	ldr	r3, [r7, #4]
 8009c3e:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 8009c40:	4b1d      	ldr	r3, [pc, #116]	@ (8009cb8 <prvHeapInit+0xb4>)
 8009c42:	2200      	movs	r2, #0
 8009c44:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 8009c46:	687b      	ldr	r3, [r7, #4]
 8009c48:	68ba      	ldr	r2, [r7, #8]
 8009c4a:	4413      	add	r3, r2
 8009c4c:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 8009c4e:	2208      	movs	r2, #8
 8009c50:	68fb      	ldr	r3, [r7, #12]
 8009c52:	1a9b      	subs	r3, r3, r2
 8009c54:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8009c56:	68fb      	ldr	r3, [r7, #12]
 8009c58:	f023 0307 	bic.w	r3, r3, #7
 8009c5c:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 8009c5e:	68fb      	ldr	r3, [r7, #12]
 8009c60:	4a16      	ldr	r2, [pc, #88]	@ (8009cbc <prvHeapInit+0xb8>)
 8009c62:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 8009c64:	4b15      	ldr	r3, [pc, #84]	@ (8009cbc <prvHeapInit+0xb8>)
 8009c66:	681b      	ldr	r3, [r3, #0]
 8009c68:	2200      	movs	r2, #0
 8009c6a:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 8009c6c:	4b13      	ldr	r3, [pc, #76]	@ (8009cbc <prvHeapInit+0xb8>)
 8009c6e:	681b      	ldr	r3, [r3, #0]
 8009c70:	2200      	movs	r2, #0
 8009c72:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 8009c74:	687b      	ldr	r3, [r7, #4]
 8009c76:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 8009c78:	683b      	ldr	r3, [r7, #0]
 8009c7a:	68fa      	ldr	r2, [r7, #12]
 8009c7c:	1ad2      	subs	r2, r2, r3
 8009c7e:	683b      	ldr	r3, [r7, #0]
 8009c80:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 8009c82:	4b0e      	ldr	r3, [pc, #56]	@ (8009cbc <prvHeapInit+0xb8>)
 8009c84:	681a      	ldr	r2, [r3, #0]
 8009c86:	683b      	ldr	r3, [r7, #0]
 8009c88:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8009c8a:	683b      	ldr	r3, [r7, #0]
 8009c8c:	685b      	ldr	r3, [r3, #4]
 8009c8e:	4a0c      	ldr	r2, [pc, #48]	@ (8009cc0 <prvHeapInit+0xbc>)
 8009c90:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8009c92:	683b      	ldr	r3, [r7, #0]
 8009c94:	685b      	ldr	r3, [r3, #4]
 8009c96:	4a0b      	ldr	r2, [pc, #44]	@ (8009cc4 <prvHeapInit+0xc0>)
 8009c98:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 8009c9a:	4b0b      	ldr	r3, [pc, #44]	@ (8009cc8 <prvHeapInit+0xc4>)
 8009c9c:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 8009ca0:	601a      	str	r2, [r3, #0]
}
 8009ca2:	bf00      	nop
 8009ca4:	3714      	adds	r7, #20
 8009ca6:	46bd      	mov	sp, r7
 8009ca8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009cac:	4770      	bx	lr
 8009cae:	bf00      	nop
 8009cb0:	000186a0 	.word	0x000186a0
 8009cb4:	20001734 	.word	0x20001734
 8009cb8:	20019dd4 	.word	0x20019dd4
 8009cbc:	20019ddc 	.word	0x20019ddc
 8009cc0:	20019de4 	.word	0x20019de4
 8009cc4:	20019de0 	.word	0x20019de0
 8009cc8:	20019de8 	.word	0x20019de8

08009ccc <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 8009ccc:	b480      	push	{r7}
 8009cce:	b085      	sub	sp, #20
 8009cd0:	af00      	add	r7, sp, #0
 8009cd2:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 8009cd4:	4b28      	ldr	r3, [pc, #160]	@ (8009d78 <prvInsertBlockIntoFreeList+0xac>)
 8009cd6:	60fb      	str	r3, [r7, #12]
 8009cd8:	e002      	b.n	8009ce0 <prvInsertBlockIntoFreeList+0x14>
 8009cda:	68fb      	ldr	r3, [r7, #12]
 8009cdc:	681b      	ldr	r3, [r3, #0]
 8009cde:	60fb      	str	r3, [r7, #12]
 8009ce0:	68fb      	ldr	r3, [r7, #12]
 8009ce2:	681b      	ldr	r3, [r3, #0]
 8009ce4:	687a      	ldr	r2, [r7, #4]
 8009ce6:	429a      	cmp	r2, r3
 8009ce8:	d8f7      	bhi.n	8009cda <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 8009cea:	68fb      	ldr	r3, [r7, #12]
 8009cec:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 8009cee:	68fb      	ldr	r3, [r7, #12]
 8009cf0:	685b      	ldr	r3, [r3, #4]
 8009cf2:	68ba      	ldr	r2, [r7, #8]
 8009cf4:	4413      	add	r3, r2
 8009cf6:	687a      	ldr	r2, [r7, #4]
 8009cf8:	429a      	cmp	r2, r3
 8009cfa:	d108      	bne.n	8009d0e <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 8009cfc:	68fb      	ldr	r3, [r7, #12]
 8009cfe:	685a      	ldr	r2, [r3, #4]
 8009d00:	687b      	ldr	r3, [r7, #4]
 8009d02:	685b      	ldr	r3, [r3, #4]
 8009d04:	441a      	add	r2, r3
 8009d06:	68fb      	ldr	r3, [r7, #12]
 8009d08:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 8009d0a:	68fb      	ldr	r3, [r7, #12]
 8009d0c:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 8009d0e:	687b      	ldr	r3, [r7, #4]
 8009d10:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 8009d12:	687b      	ldr	r3, [r7, #4]
 8009d14:	685b      	ldr	r3, [r3, #4]
 8009d16:	68ba      	ldr	r2, [r7, #8]
 8009d18:	441a      	add	r2, r3
 8009d1a:	68fb      	ldr	r3, [r7, #12]
 8009d1c:	681b      	ldr	r3, [r3, #0]
 8009d1e:	429a      	cmp	r2, r3
 8009d20:	d118      	bne.n	8009d54 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 8009d22:	68fb      	ldr	r3, [r7, #12]
 8009d24:	681a      	ldr	r2, [r3, #0]
 8009d26:	4b15      	ldr	r3, [pc, #84]	@ (8009d7c <prvInsertBlockIntoFreeList+0xb0>)
 8009d28:	681b      	ldr	r3, [r3, #0]
 8009d2a:	429a      	cmp	r2, r3
 8009d2c:	d00d      	beq.n	8009d4a <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 8009d2e:	687b      	ldr	r3, [r7, #4]
 8009d30:	685a      	ldr	r2, [r3, #4]
 8009d32:	68fb      	ldr	r3, [r7, #12]
 8009d34:	681b      	ldr	r3, [r3, #0]
 8009d36:	685b      	ldr	r3, [r3, #4]
 8009d38:	441a      	add	r2, r3
 8009d3a:	687b      	ldr	r3, [r7, #4]
 8009d3c:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 8009d3e:	68fb      	ldr	r3, [r7, #12]
 8009d40:	681b      	ldr	r3, [r3, #0]
 8009d42:	681a      	ldr	r2, [r3, #0]
 8009d44:	687b      	ldr	r3, [r7, #4]
 8009d46:	601a      	str	r2, [r3, #0]
 8009d48:	e008      	b.n	8009d5c <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 8009d4a:	4b0c      	ldr	r3, [pc, #48]	@ (8009d7c <prvInsertBlockIntoFreeList+0xb0>)
 8009d4c:	681a      	ldr	r2, [r3, #0]
 8009d4e:	687b      	ldr	r3, [r7, #4]
 8009d50:	601a      	str	r2, [r3, #0]
 8009d52:	e003      	b.n	8009d5c <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 8009d54:	68fb      	ldr	r3, [r7, #12]
 8009d56:	681a      	ldr	r2, [r3, #0]
 8009d58:	687b      	ldr	r3, [r7, #4]
 8009d5a:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 8009d5c:	68fa      	ldr	r2, [r7, #12]
 8009d5e:	687b      	ldr	r3, [r7, #4]
 8009d60:	429a      	cmp	r2, r3
 8009d62:	d002      	beq.n	8009d6a <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 8009d64:	68fb      	ldr	r3, [r7, #12]
 8009d66:	687a      	ldr	r2, [r7, #4]
 8009d68:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8009d6a:	bf00      	nop
 8009d6c:	3714      	adds	r7, #20
 8009d6e:	46bd      	mov	sp, r7
 8009d70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009d74:	4770      	bx	lr
 8009d76:	bf00      	nop
 8009d78:	20019dd4 	.word	0x20019dd4
 8009d7c:	20019ddc 	.word	0x20019ddc

08009d80 <__cvt>:
 8009d80:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8009d84:	ec57 6b10 	vmov	r6, r7, d0
 8009d88:	2f00      	cmp	r7, #0
 8009d8a:	460c      	mov	r4, r1
 8009d8c:	4619      	mov	r1, r3
 8009d8e:	463b      	mov	r3, r7
 8009d90:	bfbb      	ittet	lt
 8009d92:	f107 4300 	addlt.w	r3, r7, #2147483648	@ 0x80000000
 8009d96:	461f      	movlt	r7, r3
 8009d98:	2300      	movge	r3, #0
 8009d9a:	232d      	movlt	r3, #45	@ 0x2d
 8009d9c:	700b      	strb	r3, [r1, #0]
 8009d9e:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8009da0:	f8dd a030 	ldr.w	sl, [sp, #48]	@ 0x30
 8009da4:	4691      	mov	r9, r2
 8009da6:	f023 0820 	bic.w	r8, r3, #32
 8009daa:	bfbc      	itt	lt
 8009dac:	4632      	movlt	r2, r6
 8009dae:	4616      	movlt	r6, r2
 8009db0:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8009db4:	d005      	beq.n	8009dc2 <__cvt+0x42>
 8009db6:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 8009dba:	d100      	bne.n	8009dbe <__cvt+0x3e>
 8009dbc:	3401      	adds	r4, #1
 8009dbe:	2102      	movs	r1, #2
 8009dc0:	e000      	b.n	8009dc4 <__cvt+0x44>
 8009dc2:	2103      	movs	r1, #3
 8009dc4:	ab03      	add	r3, sp, #12
 8009dc6:	9301      	str	r3, [sp, #4]
 8009dc8:	ab02      	add	r3, sp, #8
 8009dca:	9300      	str	r3, [sp, #0]
 8009dcc:	ec47 6b10 	vmov	d0, r6, r7
 8009dd0:	4653      	mov	r3, sl
 8009dd2:	4622      	mov	r2, r4
 8009dd4:	f001 f8ac 	bl	800af30 <_dtoa_r>
 8009dd8:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 8009ddc:	4605      	mov	r5, r0
 8009dde:	d119      	bne.n	8009e14 <__cvt+0x94>
 8009de0:	f019 0f01 	tst.w	r9, #1
 8009de4:	d00e      	beq.n	8009e04 <__cvt+0x84>
 8009de6:	eb00 0904 	add.w	r9, r0, r4
 8009dea:	2200      	movs	r2, #0
 8009dec:	2300      	movs	r3, #0
 8009dee:	4630      	mov	r0, r6
 8009df0:	4639      	mov	r1, r7
 8009df2:	f7f6 fe89 	bl	8000b08 <__aeabi_dcmpeq>
 8009df6:	b108      	cbz	r0, 8009dfc <__cvt+0x7c>
 8009df8:	f8cd 900c 	str.w	r9, [sp, #12]
 8009dfc:	2230      	movs	r2, #48	@ 0x30
 8009dfe:	9b03      	ldr	r3, [sp, #12]
 8009e00:	454b      	cmp	r3, r9
 8009e02:	d31e      	bcc.n	8009e42 <__cvt+0xc2>
 8009e04:	9b03      	ldr	r3, [sp, #12]
 8009e06:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8009e08:	1b5b      	subs	r3, r3, r5
 8009e0a:	4628      	mov	r0, r5
 8009e0c:	6013      	str	r3, [r2, #0]
 8009e0e:	b004      	add	sp, #16
 8009e10:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009e14:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8009e18:	eb00 0904 	add.w	r9, r0, r4
 8009e1c:	d1e5      	bne.n	8009dea <__cvt+0x6a>
 8009e1e:	7803      	ldrb	r3, [r0, #0]
 8009e20:	2b30      	cmp	r3, #48	@ 0x30
 8009e22:	d10a      	bne.n	8009e3a <__cvt+0xba>
 8009e24:	2200      	movs	r2, #0
 8009e26:	2300      	movs	r3, #0
 8009e28:	4630      	mov	r0, r6
 8009e2a:	4639      	mov	r1, r7
 8009e2c:	f7f6 fe6c 	bl	8000b08 <__aeabi_dcmpeq>
 8009e30:	b918      	cbnz	r0, 8009e3a <__cvt+0xba>
 8009e32:	f1c4 0401 	rsb	r4, r4, #1
 8009e36:	f8ca 4000 	str.w	r4, [sl]
 8009e3a:	f8da 3000 	ldr.w	r3, [sl]
 8009e3e:	4499      	add	r9, r3
 8009e40:	e7d3      	b.n	8009dea <__cvt+0x6a>
 8009e42:	1c59      	adds	r1, r3, #1
 8009e44:	9103      	str	r1, [sp, #12]
 8009e46:	701a      	strb	r2, [r3, #0]
 8009e48:	e7d9      	b.n	8009dfe <__cvt+0x7e>

08009e4a <__exponent>:
 8009e4a:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8009e4c:	2900      	cmp	r1, #0
 8009e4e:	bfba      	itte	lt
 8009e50:	4249      	neglt	r1, r1
 8009e52:	232d      	movlt	r3, #45	@ 0x2d
 8009e54:	232b      	movge	r3, #43	@ 0x2b
 8009e56:	2909      	cmp	r1, #9
 8009e58:	7002      	strb	r2, [r0, #0]
 8009e5a:	7043      	strb	r3, [r0, #1]
 8009e5c:	dd29      	ble.n	8009eb2 <__exponent+0x68>
 8009e5e:	f10d 0307 	add.w	r3, sp, #7
 8009e62:	461d      	mov	r5, r3
 8009e64:	270a      	movs	r7, #10
 8009e66:	461a      	mov	r2, r3
 8009e68:	fbb1 f6f7 	udiv	r6, r1, r7
 8009e6c:	fb07 1416 	mls	r4, r7, r6, r1
 8009e70:	3430      	adds	r4, #48	@ 0x30
 8009e72:	f802 4c01 	strb.w	r4, [r2, #-1]
 8009e76:	460c      	mov	r4, r1
 8009e78:	2c63      	cmp	r4, #99	@ 0x63
 8009e7a:	f103 33ff 	add.w	r3, r3, #4294967295
 8009e7e:	4631      	mov	r1, r6
 8009e80:	dcf1      	bgt.n	8009e66 <__exponent+0x1c>
 8009e82:	3130      	adds	r1, #48	@ 0x30
 8009e84:	1e94      	subs	r4, r2, #2
 8009e86:	f803 1c01 	strb.w	r1, [r3, #-1]
 8009e8a:	1c41      	adds	r1, r0, #1
 8009e8c:	4623      	mov	r3, r4
 8009e8e:	42ab      	cmp	r3, r5
 8009e90:	d30a      	bcc.n	8009ea8 <__exponent+0x5e>
 8009e92:	f10d 0309 	add.w	r3, sp, #9
 8009e96:	1a9b      	subs	r3, r3, r2
 8009e98:	42ac      	cmp	r4, r5
 8009e9a:	bf88      	it	hi
 8009e9c:	2300      	movhi	r3, #0
 8009e9e:	3302      	adds	r3, #2
 8009ea0:	4403      	add	r3, r0
 8009ea2:	1a18      	subs	r0, r3, r0
 8009ea4:	b003      	add	sp, #12
 8009ea6:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8009ea8:	f813 6b01 	ldrb.w	r6, [r3], #1
 8009eac:	f801 6f01 	strb.w	r6, [r1, #1]!
 8009eb0:	e7ed      	b.n	8009e8e <__exponent+0x44>
 8009eb2:	2330      	movs	r3, #48	@ 0x30
 8009eb4:	3130      	adds	r1, #48	@ 0x30
 8009eb6:	7083      	strb	r3, [r0, #2]
 8009eb8:	70c1      	strb	r1, [r0, #3]
 8009eba:	1d03      	adds	r3, r0, #4
 8009ebc:	e7f1      	b.n	8009ea2 <__exponent+0x58>
	...

08009ec0 <_printf_float>:
 8009ec0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009ec4:	b08d      	sub	sp, #52	@ 0x34
 8009ec6:	460c      	mov	r4, r1
 8009ec8:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 8009ecc:	4616      	mov	r6, r2
 8009ece:	461f      	mov	r7, r3
 8009ed0:	4605      	mov	r5, r0
 8009ed2:	f000 fec7 	bl	800ac64 <_localeconv_r>
 8009ed6:	6803      	ldr	r3, [r0, #0]
 8009ed8:	9304      	str	r3, [sp, #16]
 8009eda:	4618      	mov	r0, r3
 8009edc:	f7f6 f9e8 	bl	80002b0 <strlen>
 8009ee0:	2300      	movs	r3, #0
 8009ee2:	930a      	str	r3, [sp, #40]	@ 0x28
 8009ee4:	f8d8 3000 	ldr.w	r3, [r8]
 8009ee8:	9005      	str	r0, [sp, #20]
 8009eea:	3307      	adds	r3, #7
 8009eec:	f023 0307 	bic.w	r3, r3, #7
 8009ef0:	f103 0208 	add.w	r2, r3, #8
 8009ef4:	f894 a018 	ldrb.w	sl, [r4, #24]
 8009ef8:	f8d4 b000 	ldr.w	fp, [r4]
 8009efc:	f8c8 2000 	str.w	r2, [r8]
 8009f00:	e9d3 8900 	ldrd	r8, r9, [r3]
 8009f04:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 8009f08:	9307      	str	r3, [sp, #28]
 8009f0a:	f8cd 8018 	str.w	r8, [sp, #24]
 8009f0e:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 8009f12:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8009f16:	4b9c      	ldr	r3, [pc, #624]	@ (800a188 <_printf_float+0x2c8>)
 8009f18:	f04f 32ff 	mov.w	r2, #4294967295
 8009f1c:	f7f6 fe26 	bl	8000b6c <__aeabi_dcmpun>
 8009f20:	bb70      	cbnz	r0, 8009f80 <_printf_float+0xc0>
 8009f22:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8009f26:	4b98      	ldr	r3, [pc, #608]	@ (800a188 <_printf_float+0x2c8>)
 8009f28:	f04f 32ff 	mov.w	r2, #4294967295
 8009f2c:	f7f6 fe00 	bl	8000b30 <__aeabi_dcmple>
 8009f30:	bb30      	cbnz	r0, 8009f80 <_printf_float+0xc0>
 8009f32:	2200      	movs	r2, #0
 8009f34:	2300      	movs	r3, #0
 8009f36:	4640      	mov	r0, r8
 8009f38:	4649      	mov	r1, r9
 8009f3a:	f7f6 fdef 	bl	8000b1c <__aeabi_dcmplt>
 8009f3e:	b110      	cbz	r0, 8009f46 <_printf_float+0x86>
 8009f40:	232d      	movs	r3, #45	@ 0x2d
 8009f42:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8009f46:	4a91      	ldr	r2, [pc, #580]	@ (800a18c <_printf_float+0x2cc>)
 8009f48:	4b91      	ldr	r3, [pc, #580]	@ (800a190 <_printf_float+0x2d0>)
 8009f4a:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 8009f4e:	bf94      	ite	ls
 8009f50:	4690      	movls	r8, r2
 8009f52:	4698      	movhi	r8, r3
 8009f54:	2303      	movs	r3, #3
 8009f56:	6123      	str	r3, [r4, #16]
 8009f58:	f02b 0304 	bic.w	r3, fp, #4
 8009f5c:	6023      	str	r3, [r4, #0]
 8009f5e:	f04f 0900 	mov.w	r9, #0
 8009f62:	9700      	str	r7, [sp, #0]
 8009f64:	4633      	mov	r3, r6
 8009f66:	aa0b      	add	r2, sp, #44	@ 0x2c
 8009f68:	4621      	mov	r1, r4
 8009f6a:	4628      	mov	r0, r5
 8009f6c:	f000 f9d2 	bl	800a314 <_printf_common>
 8009f70:	3001      	adds	r0, #1
 8009f72:	f040 808d 	bne.w	800a090 <_printf_float+0x1d0>
 8009f76:	f04f 30ff 	mov.w	r0, #4294967295
 8009f7a:	b00d      	add	sp, #52	@ 0x34
 8009f7c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009f80:	4642      	mov	r2, r8
 8009f82:	464b      	mov	r3, r9
 8009f84:	4640      	mov	r0, r8
 8009f86:	4649      	mov	r1, r9
 8009f88:	f7f6 fdf0 	bl	8000b6c <__aeabi_dcmpun>
 8009f8c:	b140      	cbz	r0, 8009fa0 <_printf_float+0xe0>
 8009f8e:	464b      	mov	r3, r9
 8009f90:	2b00      	cmp	r3, #0
 8009f92:	bfbc      	itt	lt
 8009f94:	232d      	movlt	r3, #45	@ 0x2d
 8009f96:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 8009f9a:	4a7e      	ldr	r2, [pc, #504]	@ (800a194 <_printf_float+0x2d4>)
 8009f9c:	4b7e      	ldr	r3, [pc, #504]	@ (800a198 <_printf_float+0x2d8>)
 8009f9e:	e7d4      	b.n	8009f4a <_printf_float+0x8a>
 8009fa0:	6863      	ldr	r3, [r4, #4]
 8009fa2:	f00a 02df 	and.w	r2, sl, #223	@ 0xdf
 8009fa6:	9206      	str	r2, [sp, #24]
 8009fa8:	1c5a      	adds	r2, r3, #1
 8009faa:	d13b      	bne.n	800a024 <_printf_float+0x164>
 8009fac:	2306      	movs	r3, #6
 8009fae:	6063      	str	r3, [r4, #4]
 8009fb0:	f44b 6280 	orr.w	r2, fp, #1024	@ 0x400
 8009fb4:	2300      	movs	r3, #0
 8009fb6:	6022      	str	r2, [r4, #0]
 8009fb8:	9303      	str	r3, [sp, #12]
 8009fba:	ab0a      	add	r3, sp, #40	@ 0x28
 8009fbc:	e9cd a301 	strd	sl, r3, [sp, #4]
 8009fc0:	ab09      	add	r3, sp, #36	@ 0x24
 8009fc2:	9300      	str	r3, [sp, #0]
 8009fc4:	6861      	ldr	r1, [r4, #4]
 8009fc6:	ec49 8b10 	vmov	d0, r8, r9
 8009fca:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 8009fce:	4628      	mov	r0, r5
 8009fd0:	f7ff fed6 	bl	8009d80 <__cvt>
 8009fd4:	9b06      	ldr	r3, [sp, #24]
 8009fd6:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8009fd8:	2b47      	cmp	r3, #71	@ 0x47
 8009fda:	4680      	mov	r8, r0
 8009fdc:	d129      	bne.n	800a032 <_printf_float+0x172>
 8009fde:	1cc8      	adds	r0, r1, #3
 8009fe0:	db02      	blt.n	8009fe8 <_printf_float+0x128>
 8009fe2:	6863      	ldr	r3, [r4, #4]
 8009fe4:	4299      	cmp	r1, r3
 8009fe6:	dd41      	ble.n	800a06c <_printf_float+0x1ac>
 8009fe8:	f1aa 0a02 	sub.w	sl, sl, #2
 8009fec:	fa5f fa8a 	uxtb.w	sl, sl
 8009ff0:	3901      	subs	r1, #1
 8009ff2:	4652      	mov	r2, sl
 8009ff4:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 8009ff8:	9109      	str	r1, [sp, #36]	@ 0x24
 8009ffa:	f7ff ff26 	bl	8009e4a <__exponent>
 8009ffe:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800a000:	1813      	adds	r3, r2, r0
 800a002:	2a01      	cmp	r2, #1
 800a004:	4681      	mov	r9, r0
 800a006:	6123      	str	r3, [r4, #16]
 800a008:	dc02      	bgt.n	800a010 <_printf_float+0x150>
 800a00a:	6822      	ldr	r2, [r4, #0]
 800a00c:	07d2      	lsls	r2, r2, #31
 800a00e:	d501      	bpl.n	800a014 <_printf_float+0x154>
 800a010:	3301      	adds	r3, #1
 800a012:	6123      	str	r3, [r4, #16]
 800a014:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 800a018:	2b00      	cmp	r3, #0
 800a01a:	d0a2      	beq.n	8009f62 <_printf_float+0xa2>
 800a01c:	232d      	movs	r3, #45	@ 0x2d
 800a01e:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800a022:	e79e      	b.n	8009f62 <_printf_float+0xa2>
 800a024:	9a06      	ldr	r2, [sp, #24]
 800a026:	2a47      	cmp	r2, #71	@ 0x47
 800a028:	d1c2      	bne.n	8009fb0 <_printf_float+0xf0>
 800a02a:	2b00      	cmp	r3, #0
 800a02c:	d1c0      	bne.n	8009fb0 <_printf_float+0xf0>
 800a02e:	2301      	movs	r3, #1
 800a030:	e7bd      	b.n	8009fae <_printf_float+0xee>
 800a032:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 800a036:	d9db      	bls.n	8009ff0 <_printf_float+0x130>
 800a038:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 800a03c:	d118      	bne.n	800a070 <_printf_float+0x1b0>
 800a03e:	2900      	cmp	r1, #0
 800a040:	6863      	ldr	r3, [r4, #4]
 800a042:	dd0b      	ble.n	800a05c <_printf_float+0x19c>
 800a044:	6121      	str	r1, [r4, #16]
 800a046:	b913      	cbnz	r3, 800a04e <_printf_float+0x18e>
 800a048:	6822      	ldr	r2, [r4, #0]
 800a04a:	07d0      	lsls	r0, r2, #31
 800a04c:	d502      	bpl.n	800a054 <_printf_float+0x194>
 800a04e:	3301      	adds	r3, #1
 800a050:	440b      	add	r3, r1
 800a052:	6123      	str	r3, [r4, #16]
 800a054:	65a1      	str	r1, [r4, #88]	@ 0x58
 800a056:	f04f 0900 	mov.w	r9, #0
 800a05a:	e7db      	b.n	800a014 <_printf_float+0x154>
 800a05c:	b913      	cbnz	r3, 800a064 <_printf_float+0x1a4>
 800a05e:	6822      	ldr	r2, [r4, #0]
 800a060:	07d2      	lsls	r2, r2, #31
 800a062:	d501      	bpl.n	800a068 <_printf_float+0x1a8>
 800a064:	3302      	adds	r3, #2
 800a066:	e7f4      	b.n	800a052 <_printf_float+0x192>
 800a068:	2301      	movs	r3, #1
 800a06a:	e7f2      	b.n	800a052 <_printf_float+0x192>
 800a06c:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 800a070:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800a072:	4299      	cmp	r1, r3
 800a074:	db05      	blt.n	800a082 <_printf_float+0x1c2>
 800a076:	6823      	ldr	r3, [r4, #0]
 800a078:	6121      	str	r1, [r4, #16]
 800a07a:	07d8      	lsls	r0, r3, #31
 800a07c:	d5ea      	bpl.n	800a054 <_printf_float+0x194>
 800a07e:	1c4b      	adds	r3, r1, #1
 800a080:	e7e7      	b.n	800a052 <_printf_float+0x192>
 800a082:	2900      	cmp	r1, #0
 800a084:	bfd4      	ite	le
 800a086:	f1c1 0202 	rsble	r2, r1, #2
 800a08a:	2201      	movgt	r2, #1
 800a08c:	4413      	add	r3, r2
 800a08e:	e7e0      	b.n	800a052 <_printf_float+0x192>
 800a090:	6823      	ldr	r3, [r4, #0]
 800a092:	055a      	lsls	r2, r3, #21
 800a094:	d407      	bmi.n	800a0a6 <_printf_float+0x1e6>
 800a096:	6923      	ldr	r3, [r4, #16]
 800a098:	4642      	mov	r2, r8
 800a09a:	4631      	mov	r1, r6
 800a09c:	4628      	mov	r0, r5
 800a09e:	47b8      	blx	r7
 800a0a0:	3001      	adds	r0, #1
 800a0a2:	d12b      	bne.n	800a0fc <_printf_float+0x23c>
 800a0a4:	e767      	b.n	8009f76 <_printf_float+0xb6>
 800a0a6:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 800a0aa:	f240 80dd 	bls.w	800a268 <_printf_float+0x3a8>
 800a0ae:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 800a0b2:	2200      	movs	r2, #0
 800a0b4:	2300      	movs	r3, #0
 800a0b6:	f7f6 fd27 	bl	8000b08 <__aeabi_dcmpeq>
 800a0ba:	2800      	cmp	r0, #0
 800a0bc:	d033      	beq.n	800a126 <_printf_float+0x266>
 800a0be:	4a37      	ldr	r2, [pc, #220]	@ (800a19c <_printf_float+0x2dc>)
 800a0c0:	2301      	movs	r3, #1
 800a0c2:	4631      	mov	r1, r6
 800a0c4:	4628      	mov	r0, r5
 800a0c6:	47b8      	blx	r7
 800a0c8:	3001      	adds	r0, #1
 800a0ca:	f43f af54 	beq.w	8009f76 <_printf_float+0xb6>
 800a0ce:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 800a0d2:	4543      	cmp	r3, r8
 800a0d4:	db02      	blt.n	800a0dc <_printf_float+0x21c>
 800a0d6:	6823      	ldr	r3, [r4, #0]
 800a0d8:	07d8      	lsls	r0, r3, #31
 800a0da:	d50f      	bpl.n	800a0fc <_printf_float+0x23c>
 800a0dc:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800a0e0:	4631      	mov	r1, r6
 800a0e2:	4628      	mov	r0, r5
 800a0e4:	47b8      	blx	r7
 800a0e6:	3001      	adds	r0, #1
 800a0e8:	f43f af45 	beq.w	8009f76 <_printf_float+0xb6>
 800a0ec:	f04f 0900 	mov.w	r9, #0
 800a0f0:	f108 38ff 	add.w	r8, r8, #4294967295
 800a0f4:	f104 0a1a 	add.w	sl, r4, #26
 800a0f8:	45c8      	cmp	r8, r9
 800a0fa:	dc09      	bgt.n	800a110 <_printf_float+0x250>
 800a0fc:	6823      	ldr	r3, [r4, #0]
 800a0fe:	079b      	lsls	r3, r3, #30
 800a100:	f100 8103 	bmi.w	800a30a <_printf_float+0x44a>
 800a104:	68e0      	ldr	r0, [r4, #12]
 800a106:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800a108:	4298      	cmp	r0, r3
 800a10a:	bfb8      	it	lt
 800a10c:	4618      	movlt	r0, r3
 800a10e:	e734      	b.n	8009f7a <_printf_float+0xba>
 800a110:	2301      	movs	r3, #1
 800a112:	4652      	mov	r2, sl
 800a114:	4631      	mov	r1, r6
 800a116:	4628      	mov	r0, r5
 800a118:	47b8      	blx	r7
 800a11a:	3001      	adds	r0, #1
 800a11c:	f43f af2b 	beq.w	8009f76 <_printf_float+0xb6>
 800a120:	f109 0901 	add.w	r9, r9, #1
 800a124:	e7e8      	b.n	800a0f8 <_printf_float+0x238>
 800a126:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800a128:	2b00      	cmp	r3, #0
 800a12a:	dc39      	bgt.n	800a1a0 <_printf_float+0x2e0>
 800a12c:	4a1b      	ldr	r2, [pc, #108]	@ (800a19c <_printf_float+0x2dc>)
 800a12e:	2301      	movs	r3, #1
 800a130:	4631      	mov	r1, r6
 800a132:	4628      	mov	r0, r5
 800a134:	47b8      	blx	r7
 800a136:	3001      	adds	r0, #1
 800a138:	f43f af1d 	beq.w	8009f76 <_printf_float+0xb6>
 800a13c:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 800a140:	ea59 0303 	orrs.w	r3, r9, r3
 800a144:	d102      	bne.n	800a14c <_printf_float+0x28c>
 800a146:	6823      	ldr	r3, [r4, #0]
 800a148:	07d9      	lsls	r1, r3, #31
 800a14a:	d5d7      	bpl.n	800a0fc <_printf_float+0x23c>
 800a14c:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800a150:	4631      	mov	r1, r6
 800a152:	4628      	mov	r0, r5
 800a154:	47b8      	blx	r7
 800a156:	3001      	adds	r0, #1
 800a158:	f43f af0d 	beq.w	8009f76 <_printf_float+0xb6>
 800a15c:	f04f 0a00 	mov.w	sl, #0
 800a160:	f104 0b1a 	add.w	fp, r4, #26
 800a164:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800a166:	425b      	negs	r3, r3
 800a168:	4553      	cmp	r3, sl
 800a16a:	dc01      	bgt.n	800a170 <_printf_float+0x2b0>
 800a16c:	464b      	mov	r3, r9
 800a16e:	e793      	b.n	800a098 <_printf_float+0x1d8>
 800a170:	2301      	movs	r3, #1
 800a172:	465a      	mov	r2, fp
 800a174:	4631      	mov	r1, r6
 800a176:	4628      	mov	r0, r5
 800a178:	47b8      	blx	r7
 800a17a:	3001      	adds	r0, #1
 800a17c:	f43f aefb 	beq.w	8009f76 <_printf_float+0xb6>
 800a180:	f10a 0a01 	add.w	sl, sl, #1
 800a184:	e7ee      	b.n	800a164 <_printf_float+0x2a4>
 800a186:	bf00      	nop
 800a188:	7fefffff 	.word	0x7fefffff
 800a18c:	0800e0dc 	.word	0x0800e0dc
 800a190:	0800e0e0 	.word	0x0800e0e0
 800a194:	0800e0e4 	.word	0x0800e0e4
 800a198:	0800e0e8 	.word	0x0800e0e8
 800a19c:	0800e0ec 	.word	0x0800e0ec
 800a1a0:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 800a1a2:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 800a1a6:	4553      	cmp	r3, sl
 800a1a8:	bfa8      	it	ge
 800a1aa:	4653      	movge	r3, sl
 800a1ac:	2b00      	cmp	r3, #0
 800a1ae:	4699      	mov	r9, r3
 800a1b0:	dc36      	bgt.n	800a220 <_printf_float+0x360>
 800a1b2:	f04f 0b00 	mov.w	fp, #0
 800a1b6:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800a1ba:	f104 021a 	add.w	r2, r4, #26
 800a1be:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 800a1c0:	9306      	str	r3, [sp, #24]
 800a1c2:	eba3 0309 	sub.w	r3, r3, r9
 800a1c6:	455b      	cmp	r3, fp
 800a1c8:	dc31      	bgt.n	800a22e <_printf_float+0x36e>
 800a1ca:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800a1cc:	459a      	cmp	sl, r3
 800a1ce:	dc3a      	bgt.n	800a246 <_printf_float+0x386>
 800a1d0:	6823      	ldr	r3, [r4, #0]
 800a1d2:	07da      	lsls	r2, r3, #31
 800a1d4:	d437      	bmi.n	800a246 <_printf_float+0x386>
 800a1d6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800a1d8:	ebaa 0903 	sub.w	r9, sl, r3
 800a1dc:	9b06      	ldr	r3, [sp, #24]
 800a1de:	ebaa 0303 	sub.w	r3, sl, r3
 800a1e2:	4599      	cmp	r9, r3
 800a1e4:	bfa8      	it	ge
 800a1e6:	4699      	movge	r9, r3
 800a1e8:	f1b9 0f00 	cmp.w	r9, #0
 800a1ec:	dc33      	bgt.n	800a256 <_printf_float+0x396>
 800a1ee:	f04f 0800 	mov.w	r8, #0
 800a1f2:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800a1f6:	f104 0b1a 	add.w	fp, r4, #26
 800a1fa:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800a1fc:	ebaa 0303 	sub.w	r3, sl, r3
 800a200:	eba3 0309 	sub.w	r3, r3, r9
 800a204:	4543      	cmp	r3, r8
 800a206:	f77f af79 	ble.w	800a0fc <_printf_float+0x23c>
 800a20a:	2301      	movs	r3, #1
 800a20c:	465a      	mov	r2, fp
 800a20e:	4631      	mov	r1, r6
 800a210:	4628      	mov	r0, r5
 800a212:	47b8      	blx	r7
 800a214:	3001      	adds	r0, #1
 800a216:	f43f aeae 	beq.w	8009f76 <_printf_float+0xb6>
 800a21a:	f108 0801 	add.w	r8, r8, #1
 800a21e:	e7ec      	b.n	800a1fa <_printf_float+0x33a>
 800a220:	4642      	mov	r2, r8
 800a222:	4631      	mov	r1, r6
 800a224:	4628      	mov	r0, r5
 800a226:	47b8      	blx	r7
 800a228:	3001      	adds	r0, #1
 800a22a:	d1c2      	bne.n	800a1b2 <_printf_float+0x2f2>
 800a22c:	e6a3      	b.n	8009f76 <_printf_float+0xb6>
 800a22e:	2301      	movs	r3, #1
 800a230:	4631      	mov	r1, r6
 800a232:	4628      	mov	r0, r5
 800a234:	9206      	str	r2, [sp, #24]
 800a236:	47b8      	blx	r7
 800a238:	3001      	adds	r0, #1
 800a23a:	f43f ae9c 	beq.w	8009f76 <_printf_float+0xb6>
 800a23e:	9a06      	ldr	r2, [sp, #24]
 800a240:	f10b 0b01 	add.w	fp, fp, #1
 800a244:	e7bb      	b.n	800a1be <_printf_float+0x2fe>
 800a246:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800a24a:	4631      	mov	r1, r6
 800a24c:	4628      	mov	r0, r5
 800a24e:	47b8      	blx	r7
 800a250:	3001      	adds	r0, #1
 800a252:	d1c0      	bne.n	800a1d6 <_printf_float+0x316>
 800a254:	e68f      	b.n	8009f76 <_printf_float+0xb6>
 800a256:	9a06      	ldr	r2, [sp, #24]
 800a258:	464b      	mov	r3, r9
 800a25a:	4442      	add	r2, r8
 800a25c:	4631      	mov	r1, r6
 800a25e:	4628      	mov	r0, r5
 800a260:	47b8      	blx	r7
 800a262:	3001      	adds	r0, #1
 800a264:	d1c3      	bne.n	800a1ee <_printf_float+0x32e>
 800a266:	e686      	b.n	8009f76 <_printf_float+0xb6>
 800a268:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 800a26c:	f1ba 0f01 	cmp.w	sl, #1
 800a270:	dc01      	bgt.n	800a276 <_printf_float+0x3b6>
 800a272:	07db      	lsls	r3, r3, #31
 800a274:	d536      	bpl.n	800a2e4 <_printf_float+0x424>
 800a276:	2301      	movs	r3, #1
 800a278:	4642      	mov	r2, r8
 800a27a:	4631      	mov	r1, r6
 800a27c:	4628      	mov	r0, r5
 800a27e:	47b8      	blx	r7
 800a280:	3001      	adds	r0, #1
 800a282:	f43f ae78 	beq.w	8009f76 <_printf_float+0xb6>
 800a286:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800a28a:	4631      	mov	r1, r6
 800a28c:	4628      	mov	r0, r5
 800a28e:	47b8      	blx	r7
 800a290:	3001      	adds	r0, #1
 800a292:	f43f ae70 	beq.w	8009f76 <_printf_float+0xb6>
 800a296:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 800a29a:	2200      	movs	r2, #0
 800a29c:	2300      	movs	r3, #0
 800a29e:	f10a 3aff 	add.w	sl, sl, #4294967295
 800a2a2:	f7f6 fc31 	bl	8000b08 <__aeabi_dcmpeq>
 800a2a6:	b9c0      	cbnz	r0, 800a2da <_printf_float+0x41a>
 800a2a8:	4653      	mov	r3, sl
 800a2aa:	f108 0201 	add.w	r2, r8, #1
 800a2ae:	4631      	mov	r1, r6
 800a2b0:	4628      	mov	r0, r5
 800a2b2:	47b8      	blx	r7
 800a2b4:	3001      	adds	r0, #1
 800a2b6:	d10c      	bne.n	800a2d2 <_printf_float+0x412>
 800a2b8:	e65d      	b.n	8009f76 <_printf_float+0xb6>
 800a2ba:	2301      	movs	r3, #1
 800a2bc:	465a      	mov	r2, fp
 800a2be:	4631      	mov	r1, r6
 800a2c0:	4628      	mov	r0, r5
 800a2c2:	47b8      	blx	r7
 800a2c4:	3001      	adds	r0, #1
 800a2c6:	f43f ae56 	beq.w	8009f76 <_printf_float+0xb6>
 800a2ca:	f108 0801 	add.w	r8, r8, #1
 800a2ce:	45d0      	cmp	r8, sl
 800a2d0:	dbf3      	blt.n	800a2ba <_printf_float+0x3fa>
 800a2d2:	464b      	mov	r3, r9
 800a2d4:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 800a2d8:	e6df      	b.n	800a09a <_printf_float+0x1da>
 800a2da:	f04f 0800 	mov.w	r8, #0
 800a2de:	f104 0b1a 	add.w	fp, r4, #26
 800a2e2:	e7f4      	b.n	800a2ce <_printf_float+0x40e>
 800a2e4:	2301      	movs	r3, #1
 800a2e6:	4642      	mov	r2, r8
 800a2e8:	e7e1      	b.n	800a2ae <_printf_float+0x3ee>
 800a2ea:	2301      	movs	r3, #1
 800a2ec:	464a      	mov	r2, r9
 800a2ee:	4631      	mov	r1, r6
 800a2f0:	4628      	mov	r0, r5
 800a2f2:	47b8      	blx	r7
 800a2f4:	3001      	adds	r0, #1
 800a2f6:	f43f ae3e 	beq.w	8009f76 <_printf_float+0xb6>
 800a2fa:	f108 0801 	add.w	r8, r8, #1
 800a2fe:	68e3      	ldr	r3, [r4, #12]
 800a300:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800a302:	1a5b      	subs	r3, r3, r1
 800a304:	4543      	cmp	r3, r8
 800a306:	dcf0      	bgt.n	800a2ea <_printf_float+0x42a>
 800a308:	e6fc      	b.n	800a104 <_printf_float+0x244>
 800a30a:	f04f 0800 	mov.w	r8, #0
 800a30e:	f104 0919 	add.w	r9, r4, #25
 800a312:	e7f4      	b.n	800a2fe <_printf_float+0x43e>

0800a314 <_printf_common>:
 800a314:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800a318:	4616      	mov	r6, r2
 800a31a:	4698      	mov	r8, r3
 800a31c:	688a      	ldr	r2, [r1, #8]
 800a31e:	690b      	ldr	r3, [r1, #16]
 800a320:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800a324:	4293      	cmp	r3, r2
 800a326:	bfb8      	it	lt
 800a328:	4613      	movlt	r3, r2
 800a32a:	6033      	str	r3, [r6, #0]
 800a32c:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 800a330:	4607      	mov	r7, r0
 800a332:	460c      	mov	r4, r1
 800a334:	b10a      	cbz	r2, 800a33a <_printf_common+0x26>
 800a336:	3301      	adds	r3, #1
 800a338:	6033      	str	r3, [r6, #0]
 800a33a:	6823      	ldr	r3, [r4, #0]
 800a33c:	0699      	lsls	r1, r3, #26
 800a33e:	bf42      	ittt	mi
 800a340:	6833      	ldrmi	r3, [r6, #0]
 800a342:	3302      	addmi	r3, #2
 800a344:	6033      	strmi	r3, [r6, #0]
 800a346:	6825      	ldr	r5, [r4, #0]
 800a348:	f015 0506 	ands.w	r5, r5, #6
 800a34c:	d106      	bne.n	800a35c <_printf_common+0x48>
 800a34e:	f104 0a19 	add.w	sl, r4, #25
 800a352:	68e3      	ldr	r3, [r4, #12]
 800a354:	6832      	ldr	r2, [r6, #0]
 800a356:	1a9b      	subs	r3, r3, r2
 800a358:	42ab      	cmp	r3, r5
 800a35a:	dc26      	bgt.n	800a3aa <_printf_common+0x96>
 800a35c:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 800a360:	6822      	ldr	r2, [r4, #0]
 800a362:	3b00      	subs	r3, #0
 800a364:	bf18      	it	ne
 800a366:	2301      	movne	r3, #1
 800a368:	0692      	lsls	r2, r2, #26
 800a36a:	d42b      	bmi.n	800a3c4 <_printf_common+0xb0>
 800a36c:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 800a370:	4641      	mov	r1, r8
 800a372:	4638      	mov	r0, r7
 800a374:	47c8      	blx	r9
 800a376:	3001      	adds	r0, #1
 800a378:	d01e      	beq.n	800a3b8 <_printf_common+0xa4>
 800a37a:	6823      	ldr	r3, [r4, #0]
 800a37c:	6922      	ldr	r2, [r4, #16]
 800a37e:	f003 0306 	and.w	r3, r3, #6
 800a382:	2b04      	cmp	r3, #4
 800a384:	bf02      	ittt	eq
 800a386:	68e5      	ldreq	r5, [r4, #12]
 800a388:	6833      	ldreq	r3, [r6, #0]
 800a38a:	1aed      	subeq	r5, r5, r3
 800a38c:	68a3      	ldr	r3, [r4, #8]
 800a38e:	bf0c      	ite	eq
 800a390:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800a394:	2500      	movne	r5, #0
 800a396:	4293      	cmp	r3, r2
 800a398:	bfc4      	itt	gt
 800a39a:	1a9b      	subgt	r3, r3, r2
 800a39c:	18ed      	addgt	r5, r5, r3
 800a39e:	2600      	movs	r6, #0
 800a3a0:	341a      	adds	r4, #26
 800a3a2:	42b5      	cmp	r5, r6
 800a3a4:	d11a      	bne.n	800a3dc <_printf_common+0xc8>
 800a3a6:	2000      	movs	r0, #0
 800a3a8:	e008      	b.n	800a3bc <_printf_common+0xa8>
 800a3aa:	2301      	movs	r3, #1
 800a3ac:	4652      	mov	r2, sl
 800a3ae:	4641      	mov	r1, r8
 800a3b0:	4638      	mov	r0, r7
 800a3b2:	47c8      	blx	r9
 800a3b4:	3001      	adds	r0, #1
 800a3b6:	d103      	bne.n	800a3c0 <_printf_common+0xac>
 800a3b8:	f04f 30ff 	mov.w	r0, #4294967295
 800a3bc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a3c0:	3501      	adds	r5, #1
 800a3c2:	e7c6      	b.n	800a352 <_printf_common+0x3e>
 800a3c4:	18e1      	adds	r1, r4, r3
 800a3c6:	1c5a      	adds	r2, r3, #1
 800a3c8:	2030      	movs	r0, #48	@ 0x30
 800a3ca:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 800a3ce:	4422      	add	r2, r4
 800a3d0:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 800a3d4:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 800a3d8:	3302      	adds	r3, #2
 800a3da:	e7c7      	b.n	800a36c <_printf_common+0x58>
 800a3dc:	2301      	movs	r3, #1
 800a3de:	4622      	mov	r2, r4
 800a3e0:	4641      	mov	r1, r8
 800a3e2:	4638      	mov	r0, r7
 800a3e4:	47c8      	blx	r9
 800a3e6:	3001      	adds	r0, #1
 800a3e8:	d0e6      	beq.n	800a3b8 <_printf_common+0xa4>
 800a3ea:	3601      	adds	r6, #1
 800a3ec:	e7d9      	b.n	800a3a2 <_printf_common+0x8e>
	...

0800a3f0 <_printf_i>:
 800a3f0:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800a3f4:	7e0f      	ldrb	r7, [r1, #24]
 800a3f6:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 800a3f8:	2f78      	cmp	r7, #120	@ 0x78
 800a3fa:	4691      	mov	r9, r2
 800a3fc:	4680      	mov	r8, r0
 800a3fe:	460c      	mov	r4, r1
 800a400:	469a      	mov	sl, r3
 800a402:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 800a406:	d807      	bhi.n	800a418 <_printf_i+0x28>
 800a408:	2f62      	cmp	r7, #98	@ 0x62
 800a40a:	d80a      	bhi.n	800a422 <_printf_i+0x32>
 800a40c:	2f00      	cmp	r7, #0
 800a40e:	f000 80d2 	beq.w	800a5b6 <_printf_i+0x1c6>
 800a412:	2f58      	cmp	r7, #88	@ 0x58
 800a414:	f000 80b9 	beq.w	800a58a <_printf_i+0x19a>
 800a418:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800a41c:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 800a420:	e03a      	b.n	800a498 <_printf_i+0xa8>
 800a422:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 800a426:	2b15      	cmp	r3, #21
 800a428:	d8f6      	bhi.n	800a418 <_printf_i+0x28>
 800a42a:	a101      	add	r1, pc, #4	@ (adr r1, 800a430 <_printf_i+0x40>)
 800a42c:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800a430:	0800a489 	.word	0x0800a489
 800a434:	0800a49d 	.word	0x0800a49d
 800a438:	0800a419 	.word	0x0800a419
 800a43c:	0800a419 	.word	0x0800a419
 800a440:	0800a419 	.word	0x0800a419
 800a444:	0800a419 	.word	0x0800a419
 800a448:	0800a49d 	.word	0x0800a49d
 800a44c:	0800a419 	.word	0x0800a419
 800a450:	0800a419 	.word	0x0800a419
 800a454:	0800a419 	.word	0x0800a419
 800a458:	0800a419 	.word	0x0800a419
 800a45c:	0800a59d 	.word	0x0800a59d
 800a460:	0800a4c7 	.word	0x0800a4c7
 800a464:	0800a557 	.word	0x0800a557
 800a468:	0800a419 	.word	0x0800a419
 800a46c:	0800a419 	.word	0x0800a419
 800a470:	0800a5bf 	.word	0x0800a5bf
 800a474:	0800a419 	.word	0x0800a419
 800a478:	0800a4c7 	.word	0x0800a4c7
 800a47c:	0800a419 	.word	0x0800a419
 800a480:	0800a419 	.word	0x0800a419
 800a484:	0800a55f 	.word	0x0800a55f
 800a488:	6833      	ldr	r3, [r6, #0]
 800a48a:	1d1a      	adds	r2, r3, #4
 800a48c:	681b      	ldr	r3, [r3, #0]
 800a48e:	6032      	str	r2, [r6, #0]
 800a490:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800a494:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 800a498:	2301      	movs	r3, #1
 800a49a:	e09d      	b.n	800a5d8 <_printf_i+0x1e8>
 800a49c:	6833      	ldr	r3, [r6, #0]
 800a49e:	6820      	ldr	r0, [r4, #0]
 800a4a0:	1d19      	adds	r1, r3, #4
 800a4a2:	6031      	str	r1, [r6, #0]
 800a4a4:	0606      	lsls	r6, r0, #24
 800a4a6:	d501      	bpl.n	800a4ac <_printf_i+0xbc>
 800a4a8:	681d      	ldr	r5, [r3, #0]
 800a4aa:	e003      	b.n	800a4b4 <_printf_i+0xc4>
 800a4ac:	0645      	lsls	r5, r0, #25
 800a4ae:	d5fb      	bpl.n	800a4a8 <_printf_i+0xb8>
 800a4b0:	f9b3 5000 	ldrsh.w	r5, [r3]
 800a4b4:	2d00      	cmp	r5, #0
 800a4b6:	da03      	bge.n	800a4c0 <_printf_i+0xd0>
 800a4b8:	232d      	movs	r3, #45	@ 0x2d
 800a4ba:	426d      	negs	r5, r5
 800a4bc:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800a4c0:	4859      	ldr	r0, [pc, #356]	@ (800a628 <_printf_i+0x238>)
 800a4c2:	230a      	movs	r3, #10
 800a4c4:	e011      	b.n	800a4ea <_printf_i+0xfa>
 800a4c6:	6821      	ldr	r1, [r4, #0]
 800a4c8:	6833      	ldr	r3, [r6, #0]
 800a4ca:	0608      	lsls	r0, r1, #24
 800a4cc:	f853 5b04 	ldr.w	r5, [r3], #4
 800a4d0:	d402      	bmi.n	800a4d8 <_printf_i+0xe8>
 800a4d2:	0649      	lsls	r1, r1, #25
 800a4d4:	bf48      	it	mi
 800a4d6:	b2ad      	uxthmi	r5, r5
 800a4d8:	2f6f      	cmp	r7, #111	@ 0x6f
 800a4da:	4853      	ldr	r0, [pc, #332]	@ (800a628 <_printf_i+0x238>)
 800a4dc:	6033      	str	r3, [r6, #0]
 800a4de:	bf14      	ite	ne
 800a4e0:	230a      	movne	r3, #10
 800a4e2:	2308      	moveq	r3, #8
 800a4e4:	2100      	movs	r1, #0
 800a4e6:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 800a4ea:	6866      	ldr	r6, [r4, #4]
 800a4ec:	60a6      	str	r6, [r4, #8]
 800a4ee:	2e00      	cmp	r6, #0
 800a4f0:	bfa2      	ittt	ge
 800a4f2:	6821      	ldrge	r1, [r4, #0]
 800a4f4:	f021 0104 	bicge.w	r1, r1, #4
 800a4f8:	6021      	strge	r1, [r4, #0]
 800a4fa:	b90d      	cbnz	r5, 800a500 <_printf_i+0x110>
 800a4fc:	2e00      	cmp	r6, #0
 800a4fe:	d04b      	beq.n	800a598 <_printf_i+0x1a8>
 800a500:	4616      	mov	r6, r2
 800a502:	fbb5 f1f3 	udiv	r1, r5, r3
 800a506:	fb03 5711 	mls	r7, r3, r1, r5
 800a50a:	5dc7      	ldrb	r7, [r0, r7]
 800a50c:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800a510:	462f      	mov	r7, r5
 800a512:	42bb      	cmp	r3, r7
 800a514:	460d      	mov	r5, r1
 800a516:	d9f4      	bls.n	800a502 <_printf_i+0x112>
 800a518:	2b08      	cmp	r3, #8
 800a51a:	d10b      	bne.n	800a534 <_printf_i+0x144>
 800a51c:	6823      	ldr	r3, [r4, #0]
 800a51e:	07df      	lsls	r7, r3, #31
 800a520:	d508      	bpl.n	800a534 <_printf_i+0x144>
 800a522:	6923      	ldr	r3, [r4, #16]
 800a524:	6861      	ldr	r1, [r4, #4]
 800a526:	4299      	cmp	r1, r3
 800a528:	bfde      	ittt	le
 800a52a:	2330      	movle	r3, #48	@ 0x30
 800a52c:	f806 3c01 	strble.w	r3, [r6, #-1]
 800a530:	f106 36ff 	addle.w	r6, r6, #4294967295
 800a534:	1b92      	subs	r2, r2, r6
 800a536:	6122      	str	r2, [r4, #16]
 800a538:	f8cd a000 	str.w	sl, [sp]
 800a53c:	464b      	mov	r3, r9
 800a53e:	aa03      	add	r2, sp, #12
 800a540:	4621      	mov	r1, r4
 800a542:	4640      	mov	r0, r8
 800a544:	f7ff fee6 	bl	800a314 <_printf_common>
 800a548:	3001      	adds	r0, #1
 800a54a:	d14a      	bne.n	800a5e2 <_printf_i+0x1f2>
 800a54c:	f04f 30ff 	mov.w	r0, #4294967295
 800a550:	b004      	add	sp, #16
 800a552:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a556:	6823      	ldr	r3, [r4, #0]
 800a558:	f043 0320 	orr.w	r3, r3, #32
 800a55c:	6023      	str	r3, [r4, #0]
 800a55e:	4833      	ldr	r0, [pc, #204]	@ (800a62c <_printf_i+0x23c>)
 800a560:	2778      	movs	r7, #120	@ 0x78
 800a562:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 800a566:	6823      	ldr	r3, [r4, #0]
 800a568:	6831      	ldr	r1, [r6, #0]
 800a56a:	061f      	lsls	r7, r3, #24
 800a56c:	f851 5b04 	ldr.w	r5, [r1], #4
 800a570:	d402      	bmi.n	800a578 <_printf_i+0x188>
 800a572:	065f      	lsls	r7, r3, #25
 800a574:	bf48      	it	mi
 800a576:	b2ad      	uxthmi	r5, r5
 800a578:	6031      	str	r1, [r6, #0]
 800a57a:	07d9      	lsls	r1, r3, #31
 800a57c:	bf44      	itt	mi
 800a57e:	f043 0320 	orrmi.w	r3, r3, #32
 800a582:	6023      	strmi	r3, [r4, #0]
 800a584:	b11d      	cbz	r5, 800a58e <_printf_i+0x19e>
 800a586:	2310      	movs	r3, #16
 800a588:	e7ac      	b.n	800a4e4 <_printf_i+0xf4>
 800a58a:	4827      	ldr	r0, [pc, #156]	@ (800a628 <_printf_i+0x238>)
 800a58c:	e7e9      	b.n	800a562 <_printf_i+0x172>
 800a58e:	6823      	ldr	r3, [r4, #0]
 800a590:	f023 0320 	bic.w	r3, r3, #32
 800a594:	6023      	str	r3, [r4, #0]
 800a596:	e7f6      	b.n	800a586 <_printf_i+0x196>
 800a598:	4616      	mov	r6, r2
 800a59a:	e7bd      	b.n	800a518 <_printf_i+0x128>
 800a59c:	6833      	ldr	r3, [r6, #0]
 800a59e:	6825      	ldr	r5, [r4, #0]
 800a5a0:	6961      	ldr	r1, [r4, #20]
 800a5a2:	1d18      	adds	r0, r3, #4
 800a5a4:	6030      	str	r0, [r6, #0]
 800a5a6:	062e      	lsls	r6, r5, #24
 800a5a8:	681b      	ldr	r3, [r3, #0]
 800a5aa:	d501      	bpl.n	800a5b0 <_printf_i+0x1c0>
 800a5ac:	6019      	str	r1, [r3, #0]
 800a5ae:	e002      	b.n	800a5b6 <_printf_i+0x1c6>
 800a5b0:	0668      	lsls	r0, r5, #25
 800a5b2:	d5fb      	bpl.n	800a5ac <_printf_i+0x1bc>
 800a5b4:	8019      	strh	r1, [r3, #0]
 800a5b6:	2300      	movs	r3, #0
 800a5b8:	6123      	str	r3, [r4, #16]
 800a5ba:	4616      	mov	r6, r2
 800a5bc:	e7bc      	b.n	800a538 <_printf_i+0x148>
 800a5be:	6833      	ldr	r3, [r6, #0]
 800a5c0:	1d1a      	adds	r2, r3, #4
 800a5c2:	6032      	str	r2, [r6, #0]
 800a5c4:	681e      	ldr	r6, [r3, #0]
 800a5c6:	6862      	ldr	r2, [r4, #4]
 800a5c8:	2100      	movs	r1, #0
 800a5ca:	4630      	mov	r0, r6
 800a5cc:	f7f5 fe20 	bl	8000210 <memchr>
 800a5d0:	b108      	cbz	r0, 800a5d6 <_printf_i+0x1e6>
 800a5d2:	1b80      	subs	r0, r0, r6
 800a5d4:	6060      	str	r0, [r4, #4]
 800a5d6:	6863      	ldr	r3, [r4, #4]
 800a5d8:	6123      	str	r3, [r4, #16]
 800a5da:	2300      	movs	r3, #0
 800a5dc:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800a5e0:	e7aa      	b.n	800a538 <_printf_i+0x148>
 800a5e2:	6923      	ldr	r3, [r4, #16]
 800a5e4:	4632      	mov	r2, r6
 800a5e6:	4649      	mov	r1, r9
 800a5e8:	4640      	mov	r0, r8
 800a5ea:	47d0      	blx	sl
 800a5ec:	3001      	adds	r0, #1
 800a5ee:	d0ad      	beq.n	800a54c <_printf_i+0x15c>
 800a5f0:	6823      	ldr	r3, [r4, #0]
 800a5f2:	079b      	lsls	r3, r3, #30
 800a5f4:	d413      	bmi.n	800a61e <_printf_i+0x22e>
 800a5f6:	68e0      	ldr	r0, [r4, #12]
 800a5f8:	9b03      	ldr	r3, [sp, #12]
 800a5fa:	4298      	cmp	r0, r3
 800a5fc:	bfb8      	it	lt
 800a5fe:	4618      	movlt	r0, r3
 800a600:	e7a6      	b.n	800a550 <_printf_i+0x160>
 800a602:	2301      	movs	r3, #1
 800a604:	4632      	mov	r2, r6
 800a606:	4649      	mov	r1, r9
 800a608:	4640      	mov	r0, r8
 800a60a:	47d0      	blx	sl
 800a60c:	3001      	adds	r0, #1
 800a60e:	d09d      	beq.n	800a54c <_printf_i+0x15c>
 800a610:	3501      	adds	r5, #1
 800a612:	68e3      	ldr	r3, [r4, #12]
 800a614:	9903      	ldr	r1, [sp, #12]
 800a616:	1a5b      	subs	r3, r3, r1
 800a618:	42ab      	cmp	r3, r5
 800a61a:	dcf2      	bgt.n	800a602 <_printf_i+0x212>
 800a61c:	e7eb      	b.n	800a5f6 <_printf_i+0x206>
 800a61e:	2500      	movs	r5, #0
 800a620:	f104 0619 	add.w	r6, r4, #25
 800a624:	e7f5      	b.n	800a612 <_printf_i+0x222>
 800a626:	bf00      	nop
 800a628:	0800e0ee 	.word	0x0800e0ee
 800a62c:	0800e0ff 	.word	0x0800e0ff

0800a630 <__sflush_r>:
 800a630:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800a634:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800a638:	0716      	lsls	r6, r2, #28
 800a63a:	4605      	mov	r5, r0
 800a63c:	460c      	mov	r4, r1
 800a63e:	d454      	bmi.n	800a6ea <__sflush_r+0xba>
 800a640:	684b      	ldr	r3, [r1, #4]
 800a642:	2b00      	cmp	r3, #0
 800a644:	dc02      	bgt.n	800a64c <__sflush_r+0x1c>
 800a646:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 800a648:	2b00      	cmp	r3, #0
 800a64a:	dd48      	ble.n	800a6de <__sflush_r+0xae>
 800a64c:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800a64e:	2e00      	cmp	r6, #0
 800a650:	d045      	beq.n	800a6de <__sflush_r+0xae>
 800a652:	2300      	movs	r3, #0
 800a654:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 800a658:	682f      	ldr	r7, [r5, #0]
 800a65a:	6a21      	ldr	r1, [r4, #32]
 800a65c:	602b      	str	r3, [r5, #0]
 800a65e:	d030      	beq.n	800a6c2 <__sflush_r+0x92>
 800a660:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 800a662:	89a3      	ldrh	r3, [r4, #12]
 800a664:	0759      	lsls	r1, r3, #29
 800a666:	d505      	bpl.n	800a674 <__sflush_r+0x44>
 800a668:	6863      	ldr	r3, [r4, #4]
 800a66a:	1ad2      	subs	r2, r2, r3
 800a66c:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 800a66e:	b10b      	cbz	r3, 800a674 <__sflush_r+0x44>
 800a670:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 800a672:	1ad2      	subs	r2, r2, r3
 800a674:	2300      	movs	r3, #0
 800a676:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800a678:	6a21      	ldr	r1, [r4, #32]
 800a67a:	4628      	mov	r0, r5
 800a67c:	47b0      	blx	r6
 800a67e:	1c43      	adds	r3, r0, #1
 800a680:	89a3      	ldrh	r3, [r4, #12]
 800a682:	d106      	bne.n	800a692 <__sflush_r+0x62>
 800a684:	6829      	ldr	r1, [r5, #0]
 800a686:	291d      	cmp	r1, #29
 800a688:	d82b      	bhi.n	800a6e2 <__sflush_r+0xb2>
 800a68a:	4a2a      	ldr	r2, [pc, #168]	@ (800a734 <__sflush_r+0x104>)
 800a68c:	410a      	asrs	r2, r1
 800a68e:	07d6      	lsls	r6, r2, #31
 800a690:	d427      	bmi.n	800a6e2 <__sflush_r+0xb2>
 800a692:	2200      	movs	r2, #0
 800a694:	6062      	str	r2, [r4, #4]
 800a696:	04d9      	lsls	r1, r3, #19
 800a698:	6922      	ldr	r2, [r4, #16]
 800a69a:	6022      	str	r2, [r4, #0]
 800a69c:	d504      	bpl.n	800a6a8 <__sflush_r+0x78>
 800a69e:	1c42      	adds	r2, r0, #1
 800a6a0:	d101      	bne.n	800a6a6 <__sflush_r+0x76>
 800a6a2:	682b      	ldr	r3, [r5, #0]
 800a6a4:	b903      	cbnz	r3, 800a6a8 <__sflush_r+0x78>
 800a6a6:	6560      	str	r0, [r4, #84]	@ 0x54
 800a6a8:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800a6aa:	602f      	str	r7, [r5, #0]
 800a6ac:	b1b9      	cbz	r1, 800a6de <__sflush_r+0xae>
 800a6ae:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800a6b2:	4299      	cmp	r1, r3
 800a6b4:	d002      	beq.n	800a6bc <__sflush_r+0x8c>
 800a6b6:	4628      	mov	r0, r5
 800a6b8:	f001 f9fe 	bl	800bab8 <_free_r>
 800a6bc:	2300      	movs	r3, #0
 800a6be:	6363      	str	r3, [r4, #52]	@ 0x34
 800a6c0:	e00d      	b.n	800a6de <__sflush_r+0xae>
 800a6c2:	2301      	movs	r3, #1
 800a6c4:	4628      	mov	r0, r5
 800a6c6:	47b0      	blx	r6
 800a6c8:	4602      	mov	r2, r0
 800a6ca:	1c50      	adds	r0, r2, #1
 800a6cc:	d1c9      	bne.n	800a662 <__sflush_r+0x32>
 800a6ce:	682b      	ldr	r3, [r5, #0]
 800a6d0:	2b00      	cmp	r3, #0
 800a6d2:	d0c6      	beq.n	800a662 <__sflush_r+0x32>
 800a6d4:	2b1d      	cmp	r3, #29
 800a6d6:	d001      	beq.n	800a6dc <__sflush_r+0xac>
 800a6d8:	2b16      	cmp	r3, #22
 800a6da:	d11e      	bne.n	800a71a <__sflush_r+0xea>
 800a6dc:	602f      	str	r7, [r5, #0]
 800a6de:	2000      	movs	r0, #0
 800a6e0:	e022      	b.n	800a728 <__sflush_r+0xf8>
 800a6e2:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800a6e6:	b21b      	sxth	r3, r3
 800a6e8:	e01b      	b.n	800a722 <__sflush_r+0xf2>
 800a6ea:	690f      	ldr	r7, [r1, #16]
 800a6ec:	2f00      	cmp	r7, #0
 800a6ee:	d0f6      	beq.n	800a6de <__sflush_r+0xae>
 800a6f0:	0793      	lsls	r3, r2, #30
 800a6f2:	680e      	ldr	r6, [r1, #0]
 800a6f4:	bf08      	it	eq
 800a6f6:	694b      	ldreq	r3, [r1, #20]
 800a6f8:	600f      	str	r7, [r1, #0]
 800a6fa:	bf18      	it	ne
 800a6fc:	2300      	movne	r3, #0
 800a6fe:	eba6 0807 	sub.w	r8, r6, r7
 800a702:	608b      	str	r3, [r1, #8]
 800a704:	f1b8 0f00 	cmp.w	r8, #0
 800a708:	dde9      	ble.n	800a6de <__sflush_r+0xae>
 800a70a:	6a21      	ldr	r1, [r4, #32]
 800a70c:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 800a70e:	4643      	mov	r3, r8
 800a710:	463a      	mov	r2, r7
 800a712:	4628      	mov	r0, r5
 800a714:	47b0      	blx	r6
 800a716:	2800      	cmp	r0, #0
 800a718:	dc08      	bgt.n	800a72c <__sflush_r+0xfc>
 800a71a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800a71e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800a722:	81a3      	strh	r3, [r4, #12]
 800a724:	f04f 30ff 	mov.w	r0, #4294967295
 800a728:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800a72c:	4407      	add	r7, r0
 800a72e:	eba8 0800 	sub.w	r8, r8, r0
 800a732:	e7e7      	b.n	800a704 <__sflush_r+0xd4>
 800a734:	dfbffffe 	.word	0xdfbffffe

0800a738 <_fflush_r>:
 800a738:	b538      	push	{r3, r4, r5, lr}
 800a73a:	690b      	ldr	r3, [r1, #16]
 800a73c:	4605      	mov	r5, r0
 800a73e:	460c      	mov	r4, r1
 800a740:	b913      	cbnz	r3, 800a748 <_fflush_r+0x10>
 800a742:	2500      	movs	r5, #0
 800a744:	4628      	mov	r0, r5
 800a746:	bd38      	pop	{r3, r4, r5, pc}
 800a748:	b118      	cbz	r0, 800a752 <_fflush_r+0x1a>
 800a74a:	6a03      	ldr	r3, [r0, #32]
 800a74c:	b90b      	cbnz	r3, 800a752 <_fflush_r+0x1a>
 800a74e:	f000 f8bb 	bl	800a8c8 <__sinit>
 800a752:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800a756:	2b00      	cmp	r3, #0
 800a758:	d0f3      	beq.n	800a742 <_fflush_r+0xa>
 800a75a:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 800a75c:	07d0      	lsls	r0, r2, #31
 800a75e:	d404      	bmi.n	800a76a <_fflush_r+0x32>
 800a760:	0599      	lsls	r1, r3, #22
 800a762:	d402      	bmi.n	800a76a <_fflush_r+0x32>
 800a764:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800a766:	f000 fb48 	bl	800adfa <__retarget_lock_acquire_recursive>
 800a76a:	4628      	mov	r0, r5
 800a76c:	4621      	mov	r1, r4
 800a76e:	f7ff ff5f 	bl	800a630 <__sflush_r>
 800a772:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800a774:	07da      	lsls	r2, r3, #31
 800a776:	4605      	mov	r5, r0
 800a778:	d4e4      	bmi.n	800a744 <_fflush_r+0xc>
 800a77a:	89a3      	ldrh	r3, [r4, #12]
 800a77c:	059b      	lsls	r3, r3, #22
 800a77e:	d4e1      	bmi.n	800a744 <_fflush_r+0xc>
 800a780:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800a782:	f000 fb3b 	bl	800adfc <__retarget_lock_release_recursive>
 800a786:	e7dd      	b.n	800a744 <_fflush_r+0xc>

0800a788 <fflush>:
 800a788:	4601      	mov	r1, r0
 800a78a:	b920      	cbnz	r0, 800a796 <fflush+0xe>
 800a78c:	4a04      	ldr	r2, [pc, #16]	@ (800a7a0 <fflush+0x18>)
 800a78e:	4905      	ldr	r1, [pc, #20]	@ (800a7a4 <fflush+0x1c>)
 800a790:	4805      	ldr	r0, [pc, #20]	@ (800a7a8 <fflush+0x20>)
 800a792:	f000 b8b1 	b.w	800a8f8 <_fwalk_sglue>
 800a796:	4b05      	ldr	r3, [pc, #20]	@ (800a7ac <fflush+0x24>)
 800a798:	6818      	ldr	r0, [r3, #0]
 800a79a:	f7ff bfcd 	b.w	800a738 <_fflush_r>
 800a79e:	bf00      	nop
 800a7a0:	20000014 	.word	0x20000014
 800a7a4:	0800a739 	.word	0x0800a739
 800a7a8:	20000024 	.word	0x20000024
 800a7ac:	20000020 	.word	0x20000020

0800a7b0 <std>:
 800a7b0:	2300      	movs	r3, #0
 800a7b2:	b510      	push	{r4, lr}
 800a7b4:	4604      	mov	r4, r0
 800a7b6:	e9c0 3300 	strd	r3, r3, [r0]
 800a7ba:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800a7be:	6083      	str	r3, [r0, #8]
 800a7c0:	8181      	strh	r1, [r0, #12]
 800a7c2:	6643      	str	r3, [r0, #100]	@ 0x64
 800a7c4:	81c2      	strh	r2, [r0, #14]
 800a7c6:	6183      	str	r3, [r0, #24]
 800a7c8:	4619      	mov	r1, r3
 800a7ca:	2208      	movs	r2, #8
 800a7cc:	305c      	adds	r0, #92	@ 0x5c
 800a7ce:	f000 fa2d 	bl	800ac2c <memset>
 800a7d2:	4b0d      	ldr	r3, [pc, #52]	@ (800a808 <std+0x58>)
 800a7d4:	6263      	str	r3, [r4, #36]	@ 0x24
 800a7d6:	4b0d      	ldr	r3, [pc, #52]	@ (800a80c <std+0x5c>)
 800a7d8:	62a3      	str	r3, [r4, #40]	@ 0x28
 800a7da:	4b0d      	ldr	r3, [pc, #52]	@ (800a810 <std+0x60>)
 800a7dc:	62e3      	str	r3, [r4, #44]	@ 0x2c
 800a7de:	4b0d      	ldr	r3, [pc, #52]	@ (800a814 <std+0x64>)
 800a7e0:	6323      	str	r3, [r4, #48]	@ 0x30
 800a7e2:	4b0d      	ldr	r3, [pc, #52]	@ (800a818 <std+0x68>)
 800a7e4:	6224      	str	r4, [r4, #32]
 800a7e6:	429c      	cmp	r4, r3
 800a7e8:	d006      	beq.n	800a7f8 <std+0x48>
 800a7ea:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 800a7ee:	4294      	cmp	r4, r2
 800a7f0:	d002      	beq.n	800a7f8 <std+0x48>
 800a7f2:	33d0      	adds	r3, #208	@ 0xd0
 800a7f4:	429c      	cmp	r4, r3
 800a7f6:	d105      	bne.n	800a804 <std+0x54>
 800a7f8:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 800a7fc:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800a800:	f000 bafa 	b.w	800adf8 <__retarget_lock_init_recursive>
 800a804:	bd10      	pop	{r4, pc}
 800a806:	bf00      	nop
 800a808:	0800aa7d 	.word	0x0800aa7d
 800a80c:	0800aa9f 	.word	0x0800aa9f
 800a810:	0800aad7 	.word	0x0800aad7
 800a814:	0800aafb 	.word	0x0800aafb
 800a818:	20019dec 	.word	0x20019dec

0800a81c <stdio_exit_handler>:
 800a81c:	4a02      	ldr	r2, [pc, #8]	@ (800a828 <stdio_exit_handler+0xc>)
 800a81e:	4903      	ldr	r1, [pc, #12]	@ (800a82c <stdio_exit_handler+0x10>)
 800a820:	4803      	ldr	r0, [pc, #12]	@ (800a830 <stdio_exit_handler+0x14>)
 800a822:	f000 b869 	b.w	800a8f8 <_fwalk_sglue>
 800a826:	bf00      	nop
 800a828:	20000014 	.word	0x20000014
 800a82c:	0800a739 	.word	0x0800a739
 800a830:	20000024 	.word	0x20000024

0800a834 <cleanup_stdio>:
 800a834:	6841      	ldr	r1, [r0, #4]
 800a836:	4b0c      	ldr	r3, [pc, #48]	@ (800a868 <cleanup_stdio+0x34>)
 800a838:	4299      	cmp	r1, r3
 800a83a:	b510      	push	{r4, lr}
 800a83c:	4604      	mov	r4, r0
 800a83e:	d001      	beq.n	800a844 <cleanup_stdio+0x10>
 800a840:	f7ff ff7a 	bl	800a738 <_fflush_r>
 800a844:	68a1      	ldr	r1, [r4, #8]
 800a846:	4b09      	ldr	r3, [pc, #36]	@ (800a86c <cleanup_stdio+0x38>)
 800a848:	4299      	cmp	r1, r3
 800a84a:	d002      	beq.n	800a852 <cleanup_stdio+0x1e>
 800a84c:	4620      	mov	r0, r4
 800a84e:	f7ff ff73 	bl	800a738 <_fflush_r>
 800a852:	68e1      	ldr	r1, [r4, #12]
 800a854:	4b06      	ldr	r3, [pc, #24]	@ (800a870 <cleanup_stdio+0x3c>)
 800a856:	4299      	cmp	r1, r3
 800a858:	d004      	beq.n	800a864 <cleanup_stdio+0x30>
 800a85a:	4620      	mov	r0, r4
 800a85c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800a860:	f7ff bf6a 	b.w	800a738 <_fflush_r>
 800a864:	bd10      	pop	{r4, pc}
 800a866:	bf00      	nop
 800a868:	20019dec 	.word	0x20019dec
 800a86c:	20019e54 	.word	0x20019e54
 800a870:	20019ebc 	.word	0x20019ebc

0800a874 <global_stdio_init.part.0>:
 800a874:	b510      	push	{r4, lr}
 800a876:	4b0b      	ldr	r3, [pc, #44]	@ (800a8a4 <global_stdio_init.part.0+0x30>)
 800a878:	4c0b      	ldr	r4, [pc, #44]	@ (800a8a8 <global_stdio_init.part.0+0x34>)
 800a87a:	4a0c      	ldr	r2, [pc, #48]	@ (800a8ac <global_stdio_init.part.0+0x38>)
 800a87c:	601a      	str	r2, [r3, #0]
 800a87e:	4620      	mov	r0, r4
 800a880:	2200      	movs	r2, #0
 800a882:	2104      	movs	r1, #4
 800a884:	f7ff ff94 	bl	800a7b0 <std>
 800a888:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 800a88c:	2201      	movs	r2, #1
 800a88e:	2109      	movs	r1, #9
 800a890:	f7ff ff8e 	bl	800a7b0 <std>
 800a894:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 800a898:	2202      	movs	r2, #2
 800a89a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800a89e:	2112      	movs	r1, #18
 800a8a0:	f7ff bf86 	b.w	800a7b0 <std>
 800a8a4:	20019f24 	.word	0x20019f24
 800a8a8:	20019dec 	.word	0x20019dec
 800a8ac:	0800a81d 	.word	0x0800a81d

0800a8b0 <__sfp_lock_acquire>:
 800a8b0:	4801      	ldr	r0, [pc, #4]	@ (800a8b8 <__sfp_lock_acquire+0x8>)
 800a8b2:	f000 baa2 	b.w	800adfa <__retarget_lock_acquire_recursive>
 800a8b6:	bf00      	nop
 800a8b8:	20019f2d 	.word	0x20019f2d

0800a8bc <__sfp_lock_release>:
 800a8bc:	4801      	ldr	r0, [pc, #4]	@ (800a8c4 <__sfp_lock_release+0x8>)
 800a8be:	f000 ba9d 	b.w	800adfc <__retarget_lock_release_recursive>
 800a8c2:	bf00      	nop
 800a8c4:	20019f2d 	.word	0x20019f2d

0800a8c8 <__sinit>:
 800a8c8:	b510      	push	{r4, lr}
 800a8ca:	4604      	mov	r4, r0
 800a8cc:	f7ff fff0 	bl	800a8b0 <__sfp_lock_acquire>
 800a8d0:	6a23      	ldr	r3, [r4, #32]
 800a8d2:	b11b      	cbz	r3, 800a8dc <__sinit+0x14>
 800a8d4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800a8d8:	f7ff bff0 	b.w	800a8bc <__sfp_lock_release>
 800a8dc:	4b04      	ldr	r3, [pc, #16]	@ (800a8f0 <__sinit+0x28>)
 800a8de:	6223      	str	r3, [r4, #32]
 800a8e0:	4b04      	ldr	r3, [pc, #16]	@ (800a8f4 <__sinit+0x2c>)
 800a8e2:	681b      	ldr	r3, [r3, #0]
 800a8e4:	2b00      	cmp	r3, #0
 800a8e6:	d1f5      	bne.n	800a8d4 <__sinit+0xc>
 800a8e8:	f7ff ffc4 	bl	800a874 <global_stdio_init.part.0>
 800a8ec:	e7f2      	b.n	800a8d4 <__sinit+0xc>
 800a8ee:	bf00      	nop
 800a8f0:	0800a835 	.word	0x0800a835
 800a8f4:	20019f24 	.word	0x20019f24

0800a8f8 <_fwalk_sglue>:
 800a8f8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800a8fc:	4607      	mov	r7, r0
 800a8fe:	4688      	mov	r8, r1
 800a900:	4614      	mov	r4, r2
 800a902:	2600      	movs	r6, #0
 800a904:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800a908:	f1b9 0901 	subs.w	r9, r9, #1
 800a90c:	d505      	bpl.n	800a91a <_fwalk_sglue+0x22>
 800a90e:	6824      	ldr	r4, [r4, #0]
 800a910:	2c00      	cmp	r4, #0
 800a912:	d1f7      	bne.n	800a904 <_fwalk_sglue+0xc>
 800a914:	4630      	mov	r0, r6
 800a916:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800a91a:	89ab      	ldrh	r3, [r5, #12]
 800a91c:	2b01      	cmp	r3, #1
 800a91e:	d907      	bls.n	800a930 <_fwalk_sglue+0x38>
 800a920:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800a924:	3301      	adds	r3, #1
 800a926:	d003      	beq.n	800a930 <_fwalk_sglue+0x38>
 800a928:	4629      	mov	r1, r5
 800a92a:	4638      	mov	r0, r7
 800a92c:	47c0      	blx	r8
 800a92e:	4306      	orrs	r6, r0
 800a930:	3568      	adds	r5, #104	@ 0x68
 800a932:	e7e9      	b.n	800a908 <_fwalk_sglue+0x10>

0800a934 <iprintf>:
 800a934:	b40f      	push	{r0, r1, r2, r3}
 800a936:	b507      	push	{r0, r1, r2, lr}
 800a938:	4906      	ldr	r1, [pc, #24]	@ (800a954 <iprintf+0x20>)
 800a93a:	ab04      	add	r3, sp, #16
 800a93c:	6808      	ldr	r0, [r1, #0]
 800a93e:	f853 2b04 	ldr.w	r2, [r3], #4
 800a942:	6881      	ldr	r1, [r0, #8]
 800a944:	9301      	str	r3, [sp, #4]
 800a946:	f001 febb 	bl	800c6c0 <_vfiprintf_r>
 800a94a:	b003      	add	sp, #12
 800a94c:	f85d eb04 	ldr.w	lr, [sp], #4
 800a950:	b004      	add	sp, #16
 800a952:	4770      	bx	lr
 800a954:	20000020 	.word	0x20000020

0800a958 <_puts_r>:
 800a958:	6a03      	ldr	r3, [r0, #32]
 800a95a:	b570      	push	{r4, r5, r6, lr}
 800a95c:	6884      	ldr	r4, [r0, #8]
 800a95e:	4605      	mov	r5, r0
 800a960:	460e      	mov	r6, r1
 800a962:	b90b      	cbnz	r3, 800a968 <_puts_r+0x10>
 800a964:	f7ff ffb0 	bl	800a8c8 <__sinit>
 800a968:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800a96a:	07db      	lsls	r3, r3, #31
 800a96c:	d405      	bmi.n	800a97a <_puts_r+0x22>
 800a96e:	89a3      	ldrh	r3, [r4, #12]
 800a970:	0598      	lsls	r0, r3, #22
 800a972:	d402      	bmi.n	800a97a <_puts_r+0x22>
 800a974:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800a976:	f000 fa40 	bl	800adfa <__retarget_lock_acquire_recursive>
 800a97a:	89a3      	ldrh	r3, [r4, #12]
 800a97c:	0719      	lsls	r1, r3, #28
 800a97e:	d502      	bpl.n	800a986 <_puts_r+0x2e>
 800a980:	6923      	ldr	r3, [r4, #16]
 800a982:	2b00      	cmp	r3, #0
 800a984:	d135      	bne.n	800a9f2 <_puts_r+0x9a>
 800a986:	4621      	mov	r1, r4
 800a988:	4628      	mov	r0, r5
 800a98a:	f000 f8f9 	bl	800ab80 <__swsetup_r>
 800a98e:	b380      	cbz	r0, 800a9f2 <_puts_r+0x9a>
 800a990:	f04f 35ff 	mov.w	r5, #4294967295
 800a994:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800a996:	07da      	lsls	r2, r3, #31
 800a998:	d405      	bmi.n	800a9a6 <_puts_r+0x4e>
 800a99a:	89a3      	ldrh	r3, [r4, #12]
 800a99c:	059b      	lsls	r3, r3, #22
 800a99e:	d402      	bmi.n	800a9a6 <_puts_r+0x4e>
 800a9a0:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800a9a2:	f000 fa2b 	bl	800adfc <__retarget_lock_release_recursive>
 800a9a6:	4628      	mov	r0, r5
 800a9a8:	bd70      	pop	{r4, r5, r6, pc}
 800a9aa:	2b00      	cmp	r3, #0
 800a9ac:	da04      	bge.n	800a9b8 <_puts_r+0x60>
 800a9ae:	69a2      	ldr	r2, [r4, #24]
 800a9b0:	429a      	cmp	r2, r3
 800a9b2:	dc17      	bgt.n	800a9e4 <_puts_r+0x8c>
 800a9b4:	290a      	cmp	r1, #10
 800a9b6:	d015      	beq.n	800a9e4 <_puts_r+0x8c>
 800a9b8:	6823      	ldr	r3, [r4, #0]
 800a9ba:	1c5a      	adds	r2, r3, #1
 800a9bc:	6022      	str	r2, [r4, #0]
 800a9be:	7019      	strb	r1, [r3, #0]
 800a9c0:	68a3      	ldr	r3, [r4, #8]
 800a9c2:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 800a9c6:	3b01      	subs	r3, #1
 800a9c8:	60a3      	str	r3, [r4, #8]
 800a9ca:	2900      	cmp	r1, #0
 800a9cc:	d1ed      	bne.n	800a9aa <_puts_r+0x52>
 800a9ce:	2b00      	cmp	r3, #0
 800a9d0:	da11      	bge.n	800a9f6 <_puts_r+0x9e>
 800a9d2:	4622      	mov	r2, r4
 800a9d4:	210a      	movs	r1, #10
 800a9d6:	4628      	mov	r0, r5
 800a9d8:	f000 f893 	bl	800ab02 <__swbuf_r>
 800a9dc:	3001      	adds	r0, #1
 800a9de:	d0d7      	beq.n	800a990 <_puts_r+0x38>
 800a9e0:	250a      	movs	r5, #10
 800a9e2:	e7d7      	b.n	800a994 <_puts_r+0x3c>
 800a9e4:	4622      	mov	r2, r4
 800a9e6:	4628      	mov	r0, r5
 800a9e8:	f000 f88b 	bl	800ab02 <__swbuf_r>
 800a9ec:	3001      	adds	r0, #1
 800a9ee:	d1e7      	bne.n	800a9c0 <_puts_r+0x68>
 800a9f0:	e7ce      	b.n	800a990 <_puts_r+0x38>
 800a9f2:	3e01      	subs	r6, #1
 800a9f4:	e7e4      	b.n	800a9c0 <_puts_r+0x68>
 800a9f6:	6823      	ldr	r3, [r4, #0]
 800a9f8:	1c5a      	adds	r2, r3, #1
 800a9fa:	6022      	str	r2, [r4, #0]
 800a9fc:	220a      	movs	r2, #10
 800a9fe:	701a      	strb	r2, [r3, #0]
 800aa00:	e7ee      	b.n	800a9e0 <_puts_r+0x88>
	...

0800aa04 <puts>:
 800aa04:	4b02      	ldr	r3, [pc, #8]	@ (800aa10 <puts+0xc>)
 800aa06:	4601      	mov	r1, r0
 800aa08:	6818      	ldr	r0, [r3, #0]
 800aa0a:	f7ff bfa5 	b.w	800a958 <_puts_r>
 800aa0e:	bf00      	nop
 800aa10:	20000020 	.word	0x20000020

0800aa14 <sniprintf>:
 800aa14:	b40c      	push	{r2, r3}
 800aa16:	b530      	push	{r4, r5, lr}
 800aa18:	4b17      	ldr	r3, [pc, #92]	@ (800aa78 <sniprintf+0x64>)
 800aa1a:	1e0c      	subs	r4, r1, #0
 800aa1c:	681d      	ldr	r5, [r3, #0]
 800aa1e:	b09d      	sub	sp, #116	@ 0x74
 800aa20:	da08      	bge.n	800aa34 <sniprintf+0x20>
 800aa22:	238b      	movs	r3, #139	@ 0x8b
 800aa24:	602b      	str	r3, [r5, #0]
 800aa26:	f04f 30ff 	mov.w	r0, #4294967295
 800aa2a:	b01d      	add	sp, #116	@ 0x74
 800aa2c:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800aa30:	b002      	add	sp, #8
 800aa32:	4770      	bx	lr
 800aa34:	f44f 7302 	mov.w	r3, #520	@ 0x208
 800aa38:	f8ad 3014 	strh.w	r3, [sp, #20]
 800aa3c:	bf14      	ite	ne
 800aa3e:	f104 33ff 	addne.w	r3, r4, #4294967295
 800aa42:	4623      	moveq	r3, r4
 800aa44:	9304      	str	r3, [sp, #16]
 800aa46:	9307      	str	r3, [sp, #28]
 800aa48:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 800aa4c:	9002      	str	r0, [sp, #8]
 800aa4e:	9006      	str	r0, [sp, #24]
 800aa50:	f8ad 3016 	strh.w	r3, [sp, #22]
 800aa54:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 800aa56:	ab21      	add	r3, sp, #132	@ 0x84
 800aa58:	a902      	add	r1, sp, #8
 800aa5a:	4628      	mov	r0, r5
 800aa5c:	9301      	str	r3, [sp, #4]
 800aa5e:	f001 fd09 	bl	800c474 <_svfiprintf_r>
 800aa62:	1c43      	adds	r3, r0, #1
 800aa64:	bfbc      	itt	lt
 800aa66:	238b      	movlt	r3, #139	@ 0x8b
 800aa68:	602b      	strlt	r3, [r5, #0]
 800aa6a:	2c00      	cmp	r4, #0
 800aa6c:	d0dd      	beq.n	800aa2a <sniprintf+0x16>
 800aa6e:	9b02      	ldr	r3, [sp, #8]
 800aa70:	2200      	movs	r2, #0
 800aa72:	701a      	strb	r2, [r3, #0]
 800aa74:	e7d9      	b.n	800aa2a <sniprintf+0x16>
 800aa76:	bf00      	nop
 800aa78:	20000020 	.word	0x20000020

0800aa7c <__sread>:
 800aa7c:	b510      	push	{r4, lr}
 800aa7e:	460c      	mov	r4, r1
 800aa80:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800aa84:	f000 f96a 	bl	800ad5c <_read_r>
 800aa88:	2800      	cmp	r0, #0
 800aa8a:	bfab      	itete	ge
 800aa8c:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 800aa8e:	89a3      	ldrhlt	r3, [r4, #12]
 800aa90:	181b      	addge	r3, r3, r0
 800aa92:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 800aa96:	bfac      	ite	ge
 800aa98:	6563      	strge	r3, [r4, #84]	@ 0x54
 800aa9a:	81a3      	strhlt	r3, [r4, #12]
 800aa9c:	bd10      	pop	{r4, pc}

0800aa9e <__swrite>:
 800aa9e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800aaa2:	461f      	mov	r7, r3
 800aaa4:	898b      	ldrh	r3, [r1, #12]
 800aaa6:	05db      	lsls	r3, r3, #23
 800aaa8:	4605      	mov	r5, r0
 800aaaa:	460c      	mov	r4, r1
 800aaac:	4616      	mov	r6, r2
 800aaae:	d505      	bpl.n	800aabc <__swrite+0x1e>
 800aab0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800aab4:	2302      	movs	r3, #2
 800aab6:	2200      	movs	r2, #0
 800aab8:	f000 f93e 	bl	800ad38 <_lseek_r>
 800aabc:	89a3      	ldrh	r3, [r4, #12]
 800aabe:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800aac2:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800aac6:	81a3      	strh	r3, [r4, #12]
 800aac8:	4632      	mov	r2, r6
 800aaca:	463b      	mov	r3, r7
 800aacc:	4628      	mov	r0, r5
 800aace:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800aad2:	f000 b955 	b.w	800ad80 <_write_r>

0800aad6 <__sseek>:
 800aad6:	b510      	push	{r4, lr}
 800aad8:	460c      	mov	r4, r1
 800aada:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800aade:	f000 f92b 	bl	800ad38 <_lseek_r>
 800aae2:	1c43      	adds	r3, r0, #1
 800aae4:	89a3      	ldrh	r3, [r4, #12]
 800aae6:	bf15      	itete	ne
 800aae8:	6560      	strne	r0, [r4, #84]	@ 0x54
 800aaea:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 800aaee:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 800aaf2:	81a3      	strheq	r3, [r4, #12]
 800aaf4:	bf18      	it	ne
 800aaf6:	81a3      	strhne	r3, [r4, #12]
 800aaf8:	bd10      	pop	{r4, pc}

0800aafa <__sclose>:
 800aafa:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800aafe:	f000 b8b5 	b.w	800ac6c <_close_r>

0800ab02 <__swbuf_r>:
 800ab02:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800ab04:	460e      	mov	r6, r1
 800ab06:	4614      	mov	r4, r2
 800ab08:	4605      	mov	r5, r0
 800ab0a:	b118      	cbz	r0, 800ab14 <__swbuf_r+0x12>
 800ab0c:	6a03      	ldr	r3, [r0, #32]
 800ab0e:	b90b      	cbnz	r3, 800ab14 <__swbuf_r+0x12>
 800ab10:	f7ff feda 	bl	800a8c8 <__sinit>
 800ab14:	69a3      	ldr	r3, [r4, #24]
 800ab16:	60a3      	str	r3, [r4, #8]
 800ab18:	89a3      	ldrh	r3, [r4, #12]
 800ab1a:	071a      	lsls	r2, r3, #28
 800ab1c:	d501      	bpl.n	800ab22 <__swbuf_r+0x20>
 800ab1e:	6923      	ldr	r3, [r4, #16]
 800ab20:	b943      	cbnz	r3, 800ab34 <__swbuf_r+0x32>
 800ab22:	4621      	mov	r1, r4
 800ab24:	4628      	mov	r0, r5
 800ab26:	f000 f82b 	bl	800ab80 <__swsetup_r>
 800ab2a:	b118      	cbz	r0, 800ab34 <__swbuf_r+0x32>
 800ab2c:	f04f 37ff 	mov.w	r7, #4294967295
 800ab30:	4638      	mov	r0, r7
 800ab32:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800ab34:	6823      	ldr	r3, [r4, #0]
 800ab36:	6922      	ldr	r2, [r4, #16]
 800ab38:	1a98      	subs	r0, r3, r2
 800ab3a:	6963      	ldr	r3, [r4, #20]
 800ab3c:	b2f6      	uxtb	r6, r6
 800ab3e:	4283      	cmp	r3, r0
 800ab40:	4637      	mov	r7, r6
 800ab42:	dc05      	bgt.n	800ab50 <__swbuf_r+0x4e>
 800ab44:	4621      	mov	r1, r4
 800ab46:	4628      	mov	r0, r5
 800ab48:	f7ff fdf6 	bl	800a738 <_fflush_r>
 800ab4c:	2800      	cmp	r0, #0
 800ab4e:	d1ed      	bne.n	800ab2c <__swbuf_r+0x2a>
 800ab50:	68a3      	ldr	r3, [r4, #8]
 800ab52:	3b01      	subs	r3, #1
 800ab54:	60a3      	str	r3, [r4, #8]
 800ab56:	6823      	ldr	r3, [r4, #0]
 800ab58:	1c5a      	adds	r2, r3, #1
 800ab5a:	6022      	str	r2, [r4, #0]
 800ab5c:	701e      	strb	r6, [r3, #0]
 800ab5e:	6962      	ldr	r2, [r4, #20]
 800ab60:	1c43      	adds	r3, r0, #1
 800ab62:	429a      	cmp	r2, r3
 800ab64:	d004      	beq.n	800ab70 <__swbuf_r+0x6e>
 800ab66:	89a3      	ldrh	r3, [r4, #12]
 800ab68:	07db      	lsls	r3, r3, #31
 800ab6a:	d5e1      	bpl.n	800ab30 <__swbuf_r+0x2e>
 800ab6c:	2e0a      	cmp	r6, #10
 800ab6e:	d1df      	bne.n	800ab30 <__swbuf_r+0x2e>
 800ab70:	4621      	mov	r1, r4
 800ab72:	4628      	mov	r0, r5
 800ab74:	f7ff fde0 	bl	800a738 <_fflush_r>
 800ab78:	2800      	cmp	r0, #0
 800ab7a:	d0d9      	beq.n	800ab30 <__swbuf_r+0x2e>
 800ab7c:	e7d6      	b.n	800ab2c <__swbuf_r+0x2a>
	...

0800ab80 <__swsetup_r>:
 800ab80:	b538      	push	{r3, r4, r5, lr}
 800ab82:	4b29      	ldr	r3, [pc, #164]	@ (800ac28 <__swsetup_r+0xa8>)
 800ab84:	4605      	mov	r5, r0
 800ab86:	6818      	ldr	r0, [r3, #0]
 800ab88:	460c      	mov	r4, r1
 800ab8a:	b118      	cbz	r0, 800ab94 <__swsetup_r+0x14>
 800ab8c:	6a03      	ldr	r3, [r0, #32]
 800ab8e:	b90b      	cbnz	r3, 800ab94 <__swsetup_r+0x14>
 800ab90:	f7ff fe9a 	bl	800a8c8 <__sinit>
 800ab94:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800ab98:	0719      	lsls	r1, r3, #28
 800ab9a:	d422      	bmi.n	800abe2 <__swsetup_r+0x62>
 800ab9c:	06da      	lsls	r2, r3, #27
 800ab9e:	d407      	bmi.n	800abb0 <__swsetup_r+0x30>
 800aba0:	2209      	movs	r2, #9
 800aba2:	602a      	str	r2, [r5, #0]
 800aba4:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800aba8:	81a3      	strh	r3, [r4, #12]
 800abaa:	f04f 30ff 	mov.w	r0, #4294967295
 800abae:	e033      	b.n	800ac18 <__swsetup_r+0x98>
 800abb0:	0758      	lsls	r0, r3, #29
 800abb2:	d512      	bpl.n	800abda <__swsetup_r+0x5a>
 800abb4:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800abb6:	b141      	cbz	r1, 800abca <__swsetup_r+0x4a>
 800abb8:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800abbc:	4299      	cmp	r1, r3
 800abbe:	d002      	beq.n	800abc6 <__swsetup_r+0x46>
 800abc0:	4628      	mov	r0, r5
 800abc2:	f000 ff79 	bl	800bab8 <_free_r>
 800abc6:	2300      	movs	r3, #0
 800abc8:	6363      	str	r3, [r4, #52]	@ 0x34
 800abca:	89a3      	ldrh	r3, [r4, #12]
 800abcc:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 800abd0:	81a3      	strh	r3, [r4, #12]
 800abd2:	2300      	movs	r3, #0
 800abd4:	6063      	str	r3, [r4, #4]
 800abd6:	6923      	ldr	r3, [r4, #16]
 800abd8:	6023      	str	r3, [r4, #0]
 800abda:	89a3      	ldrh	r3, [r4, #12]
 800abdc:	f043 0308 	orr.w	r3, r3, #8
 800abe0:	81a3      	strh	r3, [r4, #12]
 800abe2:	6923      	ldr	r3, [r4, #16]
 800abe4:	b94b      	cbnz	r3, 800abfa <__swsetup_r+0x7a>
 800abe6:	89a3      	ldrh	r3, [r4, #12]
 800abe8:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 800abec:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800abf0:	d003      	beq.n	800abfa <__swsetup_r+0x7a>
 800abf2:	4621      	mov	r1, r4
 800abf4:	4628      	mov	r0, r5
 800abf6:	f001 fea1 	bl	800c93c <__smakebuf_r>
 800abfa:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800abfe:	f013 0201 	ands.w	r2, r3, #1
 800ac02:	d00a      	beq.n	800ac1a <__swsetup_r+0x9a>
 800ac04:	2200      	movs	r2, #0
 800ac06:	60a2      	str	r2, [r4, #8]
 800ac08:	6962      	ldr	r2, [r4, #20]
 800ac0a:	4252      	negs	r2, r2
 800ac0c:	61a2      	str	r2, [r4, #24]
 800ac0e:	6922      	ldr	r2, [r4, #16]
 800ac10:	b942      	cbnz	r2, 800ac24 <__swsetup_r+0xa4>
 800ac12:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 800ac16:	d1c5      	bne.n	800aba4 <__swsetup_r+0x24>
 800ac18:	bd38      	pop	{r3, r4, r5, pc}
 800ac1a:	0799      	lsls	r1, r3, #30
 800ac1c:	bf58      	it	pl
 800ac1e:	6962      	ldrpl	r2, [r4, #20]
 800ac20:	60a2      	str	r2, [r4, #8]
 800ac22:	e7f4      	b.n	800ac0e <__swsetup_r+0x8e>
 800ac24:	2000      	movs	r0, #0
 800ac26:	e7f7      	b.n	800ac18 <__swsetup_r+0x98>
 800ac28:	20000020 	.word	0x20000020

0800ac2c <memset>:
 800ac2c:	4402      	add	r2, r0
 800ac2e:	4603      	mov	r3, r0
 800ac30:	4293      	cmp	r3, r2
 800ac32:	d100      	bne.n	800ac36 <memset+0xa>
 800ac34:	4770      	bx	lr
 800ac36:	f803 1b01 	strb.w	r1, [r3], #1
 800ac3a:	e7f9      	b.n	800ac30 <memset+0x4>

0800ac3c <strncpy>:
 800ac3c:	b510      	push	{r4, lr}
 800ac3e:	3901      	subs	r1, #1
 800ac40:	4603      	mov	r3, r0
 800ac42:	b132      	cbz	r2, 800ac52 <strncpy+0x16>
 800ac44:	f811 4f01 	ldrb.w	r4, [r1, #1]!
 800ac48:	f803 4b01 	strb.w	r4, [r3], #1
 800ac4c:	3a01      	subs	r2, #1
 800ac4e:	2c00      	cmp	r4, #0
 800ac50:	d1f7      	bne.n	800ac42 <strncpy+0x6>
 800ac52:	441a      	add	r2, r3
 800ac54:	2100      	movs	r1, #0
 800ac56:	4293      	cmp	r3, r2
 800ac58:	d100      	bne.n	800ac5c <strncpy+0x20>
 800ac5a:	bd10      	pop	{r4, pc}
 800ac5c:	f803 1b01 	strb.w	r1, [r3], #1
 800ac60:	e7f9      	b.n	800ac56 <strncpy+0x1a>
	...

0800ac64 <_localeconv_r>:
 800ac64:	4800      	ldr	r0, [pc, #0]	@ (800ac68 <_localeconv_r+0x4>)
 800ac66:	4770      	bx	lr
 800ac68:	20000160 	.word	0x20000160

0800ac6c <_close_r>:
 800ac6c:	b538      	push	{r3, r4, r5, lr}
 800ac6e:	4d06      	ldr	r5, [pc, #24]	@ (800ac88 <_close_r+0x1c>)
 800ac70:	2300      	movs	r3, #0
 800ac72:	4604      	mov	r4, r0
 800ac74:	4608      	mov	r0, r1
 800ac76:	602b      	str	r3, [r5, #0]
 800ac78:	f7f8 f982 	bl	8002f80 <_close>
 800ac7c:	1c43      	adds	r3, r0, #1
 800ac7e:	d102      	bne.n	800ac86 <_close_r+0x1a>
 800ac80:	682b      	ldr	r3, [r5, #0]
 800ac82:	b103      	cbz	r3, 800ac86 <_close_r+0x1a>
 800ac84:	6023      	str	r3, [r4, #0]
 800ac86:	bd38      	pop	{r3, r4, r5, pc}
 800ac88:	20019f28 	.word	0x20019f28

0800ac8c <_reclaim_reent>:
 800ac8c:	4b29      	ldr	r3, [pc, #164]	@ (800ad34 <_reclaim_reent+0xa8>)
 800ac8e:	681b      	ldr	r3, [r3, #0]
 800ac90:	4283      	cmp	r3, r0
 800ac92:	b570      	push	{r4, r5, r6, lr}
 800ac94:	4604      	mov	r4, r0
 800ac96:	d04b      	beq.n	800ad30 <_reclaim_reent+0xa4>
 800ac98:	69c3      	ldr	r3, [r0, #28]
 800ac9a:	b1ab      	cbz	r3, 800acc8 <_reclaim_reent+0x3c>
 800ac9c:	68db      	ldr	r3, [r3, #12]
 800ac9e:	b16b      	cbz	r3, 800acbc <_reclaim_reent+0x30>
 800aca0:	2500      	movs	r5, #0
 800aca2:	69e3      	ldr	r3, [r4, #28]
 800aca4:	68db      	ldr	r3, [r3, #12]
 800aca6:	5959      	ldr	r1, [r3, r5]
 800aca8:	2900      	cmp	r1, #0
 800acaa:	d13b      	bne.n	800ad24 <_reclaim_reent+0x98>
 800acac:	3504      	adds	r5, #4
 800acae:	2d80      	cmp	r5, #128	@ 0x80
 800acb0:	d1f7      	bne.n	800aca2 <_reclaim_reent+0x16>
 800acb2:	69e3      	ldr	r3, [r4, #28]
 800acb4:	4620      	mov	r0, r4
 800acb6:	68d9      	ldr	r1, [r3, #12]
 800acb8:	f000 fefe 	bl	800bab8 <_free_r>
 800acbc:	69e3      	ldr	r3, [r4, #28]
 800acbe:	6819      	ldr	r1, [r3, #0]
 800acc0:	b111      	cbz	r1, 800acc8 <_reclaim_reent+0x3c>
 800acc2:	4620      	mov	r0, r4
 800acc4:	f000 fef8 	bl	800bab8 <_free_r>
 800acc8:	6961      	ldr	r1, [r4, #20]
 800acca:	b111      	cbz	r1, 800acd2 <_reclaim_reent+0x46>
 800accc:	4620      	mov	r0, r4
 800acce:	f000 fef3 	bl	800bab8 <_free_r>
 800acd2:	69e1      	ldr	r1, [r4, #28]
 800acd4:	b111      	cbz	r1, 800acdc <_reclaim_reent+0x50>
 800acd6:	4620      	mov	r0, r4
 800acd8:	f000 feee 	bl	800bab8 <_free_r>
 800acdc:	6b21      	ldr	r1, [r4, #48]	@ 0x30
 800acde:	b111      	cbz	r1, 800ace6 <_reclaim_reent+0x5a>
 800ace0:	4620      	mov	r0, r4
 800ace2:	f000 fee9 	bl	800bab8 <_free_r>
 800ace6:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800ace8:	b111      	cbz	r1, 800acf0 <_reclaim_reent+0x64>
 800acea:	4620      	mov	r0, r4
 800acec:	f000 fee4 	bl	800bab8 <_free_r>
 800acf0:	6ba1      	ldr	r1, [r4, #56]	@ 0x38
 800acf2:	b111      	cbz	r1, 800acfa <_reclaim_reent+0x6e>
 800acf4:	4620      	mov	r0, r4
 800acf6:	f000 fedf 	bl	800bab8 <_free_r>
 800acfa:	6ca1      	ldr	r1, [r4, #72]	@ 0x48
 800acfc:	b111      	cbz	r1, 800ad04 <_reclaim_reent+0x78>
 800acfe:	4620      	mov	r0, r4
 800ad00:	f000 feda 	bl	800bab8 <_free_r>
 800ad04:	6c61      	ldr	r1, [r4, #68]	@ 0x44
 800ad06:	b111      	cbz	r1, 800ad0e <_reclaim_reent+0x82>
 800ad08:	4620      	mov	r0, r4
 800ad0a:	f000 fed5 	bl	800bab8 <_free_r>
 800ad0e:	6ae1      	ldr	r1, [r4, #44]	@ 0x2c
 800ad10:	b111      	cbz	r1, 800ad18 <_reclaim_reent+0x8c>
 800ad12:	4620      	mov	r0, r4
 800ad14:	f000 fed0 	bl	800bab8 <_free_r>
 800ad18:	6a23      	ldr	r3, [r4, #32]
 800ad1a:	b14b      	cbz	r3, 800ad30 <_reclaim_reent+0xa4>
 800ad1c:	4620      	mov	r0, r4
 800ad1e:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 800ad22:	4718      	bx	r3
 800ad24:	680e      	ldr	r6, [r1, #0]
 800ad26:	4620      	mov	r0, r4
 800ad28:	f000 fec6 	bl	800bab8 <_free_r>
 800ad2c:	4631      	mov	r1, r6
 800ad2e:	e7bb      	b.n	800aca8 <_reclaim_reent+0x1c>
 800ad30:	bd70      	pop	{r4, r5, r6, pc}
 800ad32:	bf00      	nop
 800ad34:	20000020 	.word	0x20000020

0800ad38 <_lseek_r>:
 800ad38:	b538      	push	{r3, r4, r5, lr}
 800ad3a:	4d07      	ldr	r5, [pc, #28]	@ (800ad58 <_lseek_r+0x20>)
 800ad3c:	4604      	mov	r4, r0
 800ad3e:	4608      	mov	r0, r1
 800ad40:	4611      	mov	r1, r2
 800ad42:	2200      	movs	r2, #0
 800ad44:	602a      	str	r2, [r5, #0]
 800ad46:	461a      	mov	r2, r3
 800ad48:	f7f8 f941 	bl	8002fce <_lseek>
 800ad4c:	1c43      	adds	r3, r0, #1
 800ad4e:	d102      	bne.n	800ad56 <_lseek_r+0x1e>
 800ad50:	682b      	ldr	r3, [r5, #0]
 800ad52:	b103      	cbz	r3, 800ad56 <_lseek_r+0x1e>
 800ad54:	6023      	str	r3, [r4, #0]
 800ad56:	bd38      	pop	{r3, r4, r5, pc}
 800ad58:	20019f28 	.word	0x20019f28

0800ad5c <_read_r>:
 800ad5c:	b538      	push	{r3, r4, r5, lr}
 800ad5e:	4d07      	ldr	r5, [pc, #28]	@ (800ad7c <_read_r+0x20>)
 800ad60:	4604      	mov	r4, r0
 800ad62:	4608      	mov	r0, r1
 800ad64:	4611      	mov	r1, r2
 800ad66:	2200      	movs	r2, #0
 800ad68:	602a      	str	r2, [r5, #0]
 800ad6a:	461a      	mov	r2, r3
 800ad6c:	f7f8 f8cf 	bl	8002f0e <_read>
 800ad70:	1c43      	adds	r3, r0, #1
 800ad72:	d102      	bne.n	800ad7a <_read_r+0x1e>
 800ad74:	682b      	ldr	r3, [r5, #0]
 800ad76:	b103      	cbz	r3, 800ad7a <_read_r+0x1e>
 800ad78:	6023      	str	r3, [r4, #0]
 800ad7a:	bd38      	pop	{r3, r4, r5, pc}
 800ad7c:	20019f28 	.word	0x20019f28

0800ad80 <_write_r>:
 800ad80:	b538      	push	{r3, r4, r5, lr}
 800ad82:	4d07      	ldr	r5, [pc, #28]	@ (800ada0 <_write_r+0x20>)
 800ad84:	4604      	mov	r4, r0
 800ad86:	4608      	mov	r0, r1
 800ad88:	4611      	mov	r1, r2
 800ad8a:	2200      	movs	r2, #0
 800ad8c:	602a      	str	r2, [r5, #0]
 800ad8e:	461a      	mov	r2, r3
 800ad90:	f7f8 f8da 	bl	8002f48 <_write>
 800ad94:	1c43      	adds	r3, r0, #1
 800ad96:	d102      	bne.n	800ad9e <_write_r+0x1e>
 800ad98:	682b      	ldr	r3, [r5, #0]
 800ad9a:	b103      	cbz	r3, 800ad9e <_write_r+0x1e>
 800ad9c:	6023      	str	r3, [r4, #0]
 800ad9e:	bd38      	pop	{r3, r4, r5, pc}
 800ada0:	20019f28 	.word	0x20019f28

0800ada4 <__errno>:
 800ada4:	4b01      	ldr	r3, [pc, #4]	@ (800adac <__errno+0x8>)
 800ada6:	6818      	ldr	r0, [r3, #0]
 800ada8:	4770      	bx	lr
 800adaa:	bf00      	nop
 800adac:	20000020 	.word	0x20000020

0800adb0 <__libc_init_array>:
 800adb0:	b570      	push	{r4, r5, r6, lr}
 800adb2:	4d0d      	ldr	r5, [pc, #52]	@ (800ade8 <__libc_init_array+0x38>)
 800adb4:	4c0d      	ldr	r4, [pc, #52]	@ (800adec <__libc_init_array+0x3c>)
 800adb6:	1b64      	subs	r4, r4, r5
 800adb8:	10a4      	asrs	r4, r4, #2
 800adba:	2600      	movs	r6, #0
 800adbc:	42a6      	cmp	r6, r4
 800adbe:	d109      	bne.n	800add4 <__libc_init_array+0x24>
 800adc0:	4d0b      	ldr	r5, [pc, #44]	@ (800adf0 <__libc_init_array+0x40>)
 800adc2:	4c0c      	ldr	r4, [pc, #48]	@ (800adf4 <__libc_init_array+0x44>)
 800adc4:	f001 ff28 	bl	800cc18 <_init>
 800adc8:	1b64      	subs	r4, r4, r5
 800adca:	10a4      	asrs	r4, r4, #2
 800adcc:	2600      	movs	r6, #0
 800adce:	42a6      	cmp	r6, r4
 800add0:	d105      	bne.n	800adde <__libc_init_array+0x2e>
 800add2:	bd70      	pop	{r4, r5, r6, pc}
 800add4:	f855 3b04 	ldr.w	r3, [r5], #4
 800add8:	4798      	blx	r3
 800adda:	3601      	adds	r6, #1
 800addc:	e7ee      	b.n	800adbc <__libc_init_array+0xc>
 800adde:	f855 3b04 	ldr.w	r3, [r5], #4
 800ade2:	4798      	blx	r3
 800ade4:	3601      	adds	r6, #1
 800ade6:	e7f2      	b.n	800adce <__libc_init_array+0x1e>
 800ade8:	0800e458 	.word	0x0800e458
 800adec:	0800e458 	.word	0x0800e458
 800adf0:	0800e458 	.word	0x0800e458
 800adf4:	0800e45c 	.word	0x0800e45c

0800adf8 <__retarget_lock_init_recursive>:
 800adf8:	4770      	bx	lr

0800adfa <__retarget_lock_acquire_recursive>:
 800adfa:	4770      	bx	lr

0800adfc <__retarget_lock_release_recursive>:
 800adfc:	4770      	bx	lr

0800adfe <memcpy>:
 800adfe:	440a      	add	r2, r1
 800ae00:	4291      	cmp	r1, r2
 800ae02:	f100 33ff 	add.w	r3, r0, #4294967295
 800ae06:	d100      	bne.n	800ae0a <memcpy+0xc>
 800ae08:	4770      	bx	lr
 800ae0a:	b510      	push	{r4, lr}
 800ae0c:	f811 4b01 	ldrb.w	r4, [r1], #1
 800ae10:	f803 4f01 	strb.w	r4, [r3, #1]!
 800ae14:	4291      	cmp	r1, r2
 800ae16:	d1f9      	bne.n	800ae0c <memcpy+0xe>
 800ae18:	bd10      	pop	{r4, pc}

0800ae1a <quorem>:
 800ae1a:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ae1e:	6903      	ldr	r3, [r0, #16]
 800ae20:	690c      	ldr	r4, [r1, #16]
 800ae22:	42a3      	cmp	r3, r4
 800ae24:	4607      	mov	r7, r0
 800ae26:	db7e      	blt.n	800af26 <quorem+0x10c>
 800ae28:	3c01      	subs	r4, #1
 800ae2a:	f101 0814 	add.w	r8, r1, #20
 800ae2e:	00a3      	lsls	r3, r4, #2
 800ae30:	f100 0514 	add.w	r5, r0, #20
 800ae34:	9300      	str	r3, [sp, #0]
 800ae36:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800ae3a:	9301      	str	r3, [sp, #4]
 800ae3c:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 800ae40:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800ae44:	3301      	adds	r3, #1
 800ae46:	429a      	cmp	r2, r3
 800ae48:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 800ae4c:	fbb2 f6f3 	udiv	r6, r2, r3
 800ae50:	d32e      	bcc.n	800aeb0 <quorem+0x96>
 800ae52:	f04f 0a00 	mov.w	sl, #0
 800ae56:	46c4      	mov	ip, r8
 800ae58:	46ae      	mov	lr, r5
 800ae5a:	46d3      	mov	fp, sl
 800ae5c:	f85c 3b04 	ldr.w	r3, [ip], #4
 800ae60:	b298      	uxth	r0, r3
 800ae62:	fb06 a000 	mla	r0, r6, r0, sl
 800ae66:	0c02      	lsrs	r2, r0, #16
 800ae68:	0c1b      	lsrs	r3, r3, #16
 800ae6a:	fb06 2303 	mla	r3, r6, r3, r2
 800ae6e:	f8de 2000 	ldr.w	r2, [lr]
 800ae72:	b280      	uxth	r0, r0
 800ae74:	b292      	uxth	r2, r2
 800ae76:	1a12      	subs	r2, r2, r0
 800ae78:	445a      	add	r2, fp
 800ae7a:	f8de 0000 	ldr.w	r0, [lr]
 800ae7e:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800ae82:	b29b      	uxth	r3, r3
 800ae84:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 800ae88:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 800ae8c:	b292      	uxth	r2, r2
 800ae8e:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 800ae92:	45e1      	cmp	r9, ip
 800ae94:	f84e 2b04 	str.w	r2, [lr], #4
 800ae98:	ea4f 4b23 	mov.w	fp, r3, asr #16
 800ae9c:	d2de      	bcs.n	800ae5c <quorem+0x42>
 800ae9e:	9b00      	ldr	r3, [sp, #0]
 800aea0:	58eb      	ldr	r3, [r5, r3]
 800aea2:	b92b      	cbnz	r3, 800aeb0 <quorem+0x96>
 800aea4:	9b01      	ldr	r3, [sp, #4]
 800aea6:	3b04      	subs	r3, #4
 800aea8:	429d      	cmp	r5, r3
 800aeaa:	461a      	mov	r2, r3
 800aeac:	d32f      	bcc.n	800af0e <quorem+0xf4>
 800aeae:	613c      	str	r4, [r7, #16]
 800aeb0:	4638      	mov	r0, r7
 800aeb2:	f001 f97b 	bl	800c1ac <__mcmp>
 800aeb6:	2800      	cmp	r0, #0
 800aeb8:	db25      	blt.n	800af06 <quorem+0xec>
 800aeba:	4629      	mov	r1, r5
 800aebc:	2000      	movs	r0, #0
 800aebe:	f858 2b04 	ldr.w	r2, [r8], #4
 800aec2:	f8d1 c000 	ldr.w	ip, [r1]
 800aec6:	fa1f fe82 	uxth.w	lr, r2
 800aeca:	fa1f f38c 	uxth.w	r3, ip
 800aece:	eba3 030e 	sub.w	r3, r3, lr
 800aed2:	4403      	add	r3, r0
 800aed4:	0c12      	lsrs	r2, r2, #16
 800aed6:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 800aeda:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 800aede:	b29b      	uxth	r3, r3
 800aee0:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800aee4:	45c1      	cmp	r9, r8
 800aee6:	f841 3b04 	str.w	r3, [r1], #4
 800aeea:	ea4f 4022 	mov.w	r0, r2, asr #16
 800aeee:	d2e6      	bcs.n	800aebe <quorem+0xa4>
 800aef0:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800aef4:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800aef8:	b922      	cbnz	r2, 800af04 <quorem+0xea>
 800aefa:	3b04      	subs	r3, #4
 800aefc:	429d      	cmp	r5, r3
 800aefe:	461a      	mov	r2, r3
 800af00:	d30b      	bcc.n	800af1a <quorem+0x100>
 800af02:	613c      	str	r4, [r7, #16]
 800af04:	3601      	adds	r6, #1
 800af06:	4630      	mov	r0, r6
 800af08:	b003      	add	sp, #12
 800af0a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800af0e:	6812      	ldr	r2, [r2, #0]
 800af10:	3b04      	subs	r3, #4
 800af12:	2a00      	cmp	r2, #0
 800af14:	d1cb      	bne.n	800aeae <quorem+0x94>
 800af16:	3c01      	subs	r4, #1
 800af18:	e7c6      	b.n	800aea8 <quorem+0x8e>
 800af1a:	6812      	ldr	r2, [r2, #0]
 800af1c:	3b04      	subs	r3, #4
 800af1e:	2a00      	cmp	r2, #0
 800af20:	d1ef      	bne.n	800af02 <quorem+0xe8>
 800af22:	3c01      	subs	r4, #1
 800af24:	e7ea      	b.n	800aefc <quorem+0xe2>
 800af26:	2000      	movs	r0, #0
 800af28:	e7ee      	b.n	800af08 <quorem+0xee>
 800af2a:	0000      	movs	r0, r0
 800af2c:	0000      	movs	r0, r0
	...

0800af30 <_dtoa_r>:
 800af30:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800af34:	69c7      	ldr	r7, [r0, #28]
 800af36:	b099      	sub	sp, #100	@ 0x64
 800af38:	ed8d 0b02 	vstr	d0, [sp, #8]
 800af3c:	ec55 4b10 	vmov	r4, r5, d0
 800af40:	9e22      	ldr	r6, [sp, #136]	@ 0x88
 800af42:	9109      	str	r1, [sp, #36]	@ 0x24
 800af44:	4683      	mov	fp, r0
 800af46:	920e      	str	r2, [sp, #56]	@ 0x38
 800af48:	9313      	str	r3, [sp, #76]	@ 0x4c
 800af4a:	b97f      	cbnz	r7, 800af6c <_dtoa_r+0x3c>
 800af4c:	2010      	movs	r0, #16
 800af4e:	f000 fdfd 	bl	800bb4c <malloc>
 800af52:	4602      	mov	r2, r0
 800af54:	f8cb 001c 	str.w	r0, [fp, #28]
 800af58:	b920      	cbnz	r0, 800af64 <_dtoa_r+0x34>
 800af5a:	4ba7      	ldr	r3, [pc, #668]	@ (800b1f8 <_dtoa_r+0x2c8>)
 800af5c:	21ef      	movs	r1, #239	@ 0xef
 800af5e:	48a7      	ldr	r0, [pc, #668]	@ (800b1fc <_dtoa_r+0x2cc>)
 800af60:	f001 fd74 	bl	800ca4c <__assert_func>
 800af64:	e9c0 7701 	strd	r7, r7, [r0, #4]
 800af68:	6007      	str	r7, [r0, #0]
 800af6a:	60c7      	str	r7, [r0, #12]
 800af6c:	f8db 301c 	ldr.w	r3, [fp, #28]
 800af70:	6819      	ldr	r1, [r3, #0]
 800af72:	b159      	cbz	r1, 800af8c <_dtoa_r+0x5c>
 800af74:	685a      	ldr	r2, [r3, #4]
 800af76:	604a      	str	r2, [r1, #4]
 800af78:	2301      	movs	r3, #1
 800af7a:	4093      	lsls	r3, r2
 800af7c:	608b      	str	r3, [r1, #8]
 800af7e:	4658      	mov	r0, fp
 800af80:	f000 feda 	bl	800bd38 <_Bfree>
 800af84:	f8db 301c 	ldr.w	r3, [fp, #28]
 800af88:	2200      	movs	r2, #0
 800af8a:	601a      	str	r2, [r3, #0]
 800af8c:	1e2b      	subs	r3, r5, #0
 800af8e:	bfb9      	ittee	lt
 800af90:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 800af94:	9303      	strlt	r3, [sp, #12]
 800af96:	2300      	movge	r3, #0
 800af98:	6033      	strge	r3, [r6, #0]
 800af9a:	9f03      	ldr	r7, [sp, #12]
 800af9c:	4b98      	ldr	r3, [pc, #608]	@ (800b200 <_dtoa_r+0x2d0>)
 800af9e:	bfbc      	itt	lt
 800afa0:	2201      	movlt	r2, #1
 800afa2:	6032      	strlt	r2, [r6, #0]
 800afa4:	43bb      	bics	r3, r7
 800afa6:	d112      	bne.n	800afce <_dtoa_r+0x9e>
 800afa8:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 800afaa:	f242 730f 	movw	r3, #9999	@ 0x270f
 800afae:	6013      	str	r3, [r2, #0]
 800afb0:	f3c7 0313 	ubfx	r3, r7, #0, #20
 800afb4:	4323      	orrs	r3, r4
 800afb6:	f000 854d 	beq.w	800ba54 <_dtoa_r+0xb24>
 800afba:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 800afbc:	f8df a254 	ldr.w	sl, [pc, #596]	@ 800b214 <_dtoa_r+0x2e4>
 800afc0:	2b00      	cmp	r3, #0
 800afc2:	f000 854f 	beq.w	800ba64 <_dtoa_r+0xb34>
 800afc6:	f10a 0303 	add.w	r3, sl, #3
 800afca:	f000 bd49 	b.w	800ba60 <_dtoa_r+0xb30>
 800afce:	ed9d 7b02 	vldr	d7, [sp, #8]
 800afd2:	2200      	movs	r2, #0
 800afd4:	ec51 0b17 	vmov	r0, r1, d7
 800afd8:	2300      	movs	r3, #0
 800afda:	ed8d 7b0c 	vstr	d7, [sp, #48]	@ 0x30
 800afde:	f7f5 fd93 	bl	8000b08 <__aeabi_dcmpeq>
 800afe2:	4680      	mov	r8, r0
 800afe4:	b158      	cbz	r0, 800affe <_dtoa_r+0xce>
 800afe6:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 800afe8:	2301      	movs	r3, #1
 800afea:	6013      	str	r3, [r2, #0]
 800afec:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 800afee:	b113      	cbz	r3, 800aff6 <_dtoa_r+0xc6>
 800aff0:	9a23      	ldr	r2, [sp, #140]	@ 0x8c
 800aff2:	4b84      	ldr	r3, [pc, #528]	@ (800b204 <_dtoa_r+0x2d4>)
 800aff4:	6013      	str	r3, [r2, #0]
 800aff6:	f8df a220 	ldr.w	sl, [pc, #544]	@ 800b218 <_dtoa_r+0x2e8>
 800affa:	f000 bd33 	b.w	800ba64 <_dtoa_r+0xb34>
 800affe:	ed9d 0b0c 	vldr	d0, [sp, #48]	@ 0x30
 800b002:	aa16      	add	r2, sp, #88	@ 0x58
 800b004:	a917      	add	r1, sp, #92	@ 0x5c
 800b006:	4658      	mov	r0, fp
 800b008:	f001 f980 	bl	800c30c <__d2b>
 800b00c:	f3c7 560a 	ubfx	r6, r7, #20, #11
 800b010:	4681      	mov	r9, r0
 800b012:	2e00      	cmp	r6, #0
 800b014:	d077      	beq.n	800b106 <_dtoa_r+0x1d6>
 800b016:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800b018:	f8cd 8050 	str.w	r8, [sp, #80]	@ 0x50
 800b01c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800b020:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800b024:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 800b028:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 800b02c:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 800b030:	4619      	mov	r1, r3
 800b032:	2200      	movs	r2, #0
 800b034:	4b74      	ldr	r3, [pc, #464]	@ (800b208 <_dtoa_r+0x2d8>)
 800b036:	f7f5 f947 	bl	80002c8 <__aeabi_dsub>
 800b03a:	a369      	add	r3, pc, #420	@ (adr r3, 800b1e0 <_dtoa_r+0x2b0>)
 800b03c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b040:	f7f5 fafa 	bl	8000638 <__aeabi_dmul>
 800b044:	a368      	add	r3, pc, #416	@ (adr r3, 800b1e8 <_dtoa_r+0x2b8>)
 800b046:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b04a:	f7f5 f93f 	bl	80002cc <__adddf3>
 800b04e:	4604      	mov	r4, r0
 800b050:	4630      	mov	r0, r6
 800b052:	460d      	mov	r5, r1
 800b054:	f7f5 fa86 	bl	8000564 <__aeabi_i2d>
 800b058:	a365      	add	r3, pc, #404	@ (adr r3, 800b1f0 <_dtoa_r+0x2c0>)
 800b05a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b05e:	f7f5 faeb 	bl	8000638 <__aeabi_dmul>
 800b062:	4602      	mov	r2, r0
 800b064:	460b      	mov	r3, r1
 800b066:	4620      	mov	r0, r4
 800b068:	4629      	mov	r1, r5
 800b06a:	f7f5 f92f 	bl	80002cc <__adddf3>
 800b06e:	4604      	mov	r4, r0
 800b070:	460d      	mov	r5, r1
 800b072:	f7f5 fd91 	bl	8000b98 <__aeabi_d2iz>
 800b076:	2200      	movs	r2, #0
 800b078:	4607      	mov	r7, r0
 800b07a:	2300      	movs	r3, #0
 800b07c:	4620      	mov	r0, r4
 800b07e:	4629      	mov	r1, r5
 800b080:	f7f5 fd4c 	bl	8000b1c <__aeabi_dcmplt>
 800b084:	b140      	cbz	r0, 800b098 <_dtoa_r+0x168>
 800b086:	4638      	mov	r0, r7
 800b088:	f7f5 fa6c 	bl	8000564 <__aeabi_i2d>
 800b08c:	4622      	mov	r2, r4
 800b08e:	462b      	mov	r3, r5
 800b090:	f7f5 fd3a 	bl	8000b08 <__aeabi_dcmpeq>
 800b094:	b900      	cbnz	r0, 800b098 <_dtoa_r+0x168>
 800b096:	3f01      	subs	r7, #1
 800b098:	2f16      	cmp	r7, #22
 800b09a:	d851      	bhi.n	800b140 <_dtoa_r+0x210>
 800b09c:	4b5b      	ldr	r3, [pc, #364]	@ (800b20c <_dtoa_r+0x2dc>)
 800b09e:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 800b0a2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b0a6:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800b0aa:	f7f5 fd37 	bl	8000b1c <__aeabi_dcmplt>
 800b0ae:	2800      	cmp	r0, #0
 800b0b0:	d048      	beq.n	800b144 <_dtoa_r+0x214>
 800b0b2:	3f01      	subs	r7, #1
 800b0b4:	2300      	movs	r3, #0
 800b0b6:	9312      	str	r3, [sp, #72]	@ 0x48
 800b0b8:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 800b0ba:	1b9b      	subs	r3, r3, r6
 800b0bc:	1e5a      	subs	r2, r3, #1
 800b0be:	bf44      	itt	mi
 800b0c0:	f1c3 0801 	rsbmi	r8, r3, #1
 800b0c4:	2300      	movmi	r3, #0
 800b0c6:	9208      	str	r2, [sp, #32]
 800b0c8:	bf54      	ite	pl
 800b0ca:	f04f 0800 	movpl.w	r8, #0
 800b0ce:	9308      	strmi	r3, [sp, #32]
 800b0d0:	2f00      	cmp	r7, #0
 800b0d2:	db39      	blt.n	800b148 <_dtoa_r+0x218>
 800b0d4:	9b08      	ldr	r3, [sp, #32]
 800b0d6:	970f      	str	r7, [sp, #60]	@ 0x3c
 800b0d8:	443b      	add	r3, r7
 800b0da:	9308      	str	r3, [sp, #32]
 800b0dc:	2300      	movs	r3, #0
 800b0de:	930a      	str	r3, [sp, #40]	@ 0x28
 800b0e0:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800b0e2:	2b09      	cmp	r3, #9
 800b0e4:	d864      	bhi.n	800b1b0 <_dtoa_r+0x280>
 800b0e6:	2b05      	cmp	r3, #5
 800b0e8:	bfc4      	itt	gt
 800b0ea:	3b04      	subgt	r3, #4
 800b0ec:	9309      	strgt	r3, [sp, #36]	@ 0x24
 800b0ee:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800b0f0:	f1a3 0302 	sub.w	r3, r3, #2
 800b0f4:	bfcc      	ite	gt
 800b0f6:	2400      	movgt	r4, #0
 800b0f8:	2401      	movle	r4, #1
 800b0fa:	2b03      	cmp	r3, #3
 800b0fc:	d863      	bhi.n	800b1c6 <_dtoa_r+0x296>
 800b0fe:	e8df f003 	tbb	[pc, r3]
 800b102:	372a      	.short	0x372a
 800b104:	5535      	.short	0x5535
 800b106:	e9dd 6316 	ldrd	r6, r3, [sp, #88]	@ 0x58
 800b10a:	441e      	add	r6, r3
 800b10c:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 800b110:	2b20      	cmp	r3, #32
 800b112:	bfc1      	itttt	gt
 800b114:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 800b118:	409f      	lslgt	r7, r3
 800b11a:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 800b11e:	fa24 f303 	lsrgt.w	r3, r4, r3
 800b122:	bfd6      	itet	le
 800b124:	f1c3 0320 	rsble	r3, r3, #32
 800b128:	ea47 0003 	orrgt.w	r0, r7, r3
 800b12c:	fa04 f003 	lslle.w	r0, r4, r3
 800b130:	f7f5 fa08 	bl	8000544 <__aeabi_ui2d>
 800b134:	2201      	movs	r2, #1
 800b136:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 800b13a:	3e01      	subs	r6, #1
 800b13c:	9214      	str	r2, [sp, #80]	@ 0x50
 800b13e:	e777      	b.n	800b030 <_dtoa_r+0x100>
 800b140:	2301      	movs	r3, #1
 800b142:	e7b8      	b.n	800b0b6 <_dtoa_r+0x186>
 800b144:	9012      	str	r0, [sp, #72]	@ 0x48
 800b146:	e7b7      	b.n	800b0b8 <_dtoa_r+0x188>
 800b148:	427b      	negs	r3, r7
 800b14a:	930a      	str	r3, [sp, #40]	@ 0x28
 800b14c:	2300      	movs	r3, #0
 800b14e:	eba8 0807 	sub.w	r8, r8, r7
 800b152:	930f      	str	r3, [sp, #60]	@ 0x3c
 800b154:	e7c4      	b.n	800b0e0 <_dtoa_r+0x1b0>
 800b156:	2300      	movs	r3, #0
 800b158:	930b      	str	r3, [sp, #44]	@ 0x2c
 800b15a:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800b15c:	2b00      	cmp	r3, #0
 800b15e:	dc35      	bgt.n	800b1cc <_dtoa_r+0x29c>
 800b160:	2301      	movs	r3, #1
 800b162:	9300      	str	r3, [sp, #0]
 800b164:	9307      	str	r3, [sp, #28]
 800b166:	461a      	mov	r2, r3
 800b168:	920e      	str	r2, [sp, #56]	@ 0x38
 800b16a:	e00b      	b.n	800b184 <_dtoa_r+0x254>
 800b16c:	2301      	movs	r3, #1
 800b16e:	e7f3      	b.n	800b158 <_dtoa_r+0x228>
 800b170:	2300      	movs	r3, #0
 800b172:	930b      	str	r3, [sp, #44]	@ 0x2c
 800b174:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800b176:	18fb      	adds	r3, r7, r3
 800b178:	9300      	str	r3, [sp, #0]
 800b17a:	3301      	adds	r3, #1
 800b17c:	2b01      	cmp	r3, #1
 800b17e:	9307      	str	r3, [sp, #28]
 800b180:	bfb8      	it	lt
 800b182:	2301      	movlt	r3, #1
 800b184:	f8db 001c 	ldr.w	r0, [fp, #28]
 800b188:	2100      	movs	r1, #0
 800b18a:	2204      	movs	r2, #4
 800b18c:	f102 0514 	add.w	r5, r2, #20
 800b190:	429d      	cmp	r5, r3
 800b192:	d91f      	bls.n	800b1d4 <_dtoa_r+0x2a4>
 800b194:	6041      	str	r1, [r0, #4]
 800b196:	4658      	mov	r0, fp
 800b198:	f000 fd8e 	bl	800bcb8 <_Balloc>
 800b19c:	4682      	mov	sl, r0
 800b19e:	2800      	cmp	r0, #0
 800b1a0:	d13c      	bne.n	800b21c <_dtoa_r+0x2ec>
 800b1a2:	4b1b      	ldr	r3, [pc, #108]	@ (800b210 <_dtoa_r+0x2e0>)
 800b1a4:	4602      	mov	r2, r0
 800b1a6:	f240 11af 	movw	r1, #431	@ 0x1af
 800b1aa:	e6d8      	b.n	800af5e <_dtoa_r+0x2e>
 800b1ac:	2301      	movs	r3, #1
 800b1ae:	e7e0      	b.n	800b172 <_dtoa_r+0x242>
 800b1b0:	2401      	movs	r4, #1
 800b1b2:	2300      	movs	r3, #0
 800b1b4:	9309      	str	r3, [sp, #36]	@ 0x24
 800b1b6:	940b      	str	r4, [sp, #44]	@ 0x2c
 800b1b8:	f04f 33ff 	mov.w	r3, #4294967295
 800b1bc:	9300      	str	r3, [sp, #0]
 800b1be:	9307      	str	r3, [sp, #28]
 800b1c0:	2200      	movs	r2, #0
 800b1c2:	2312      	movs	r3, #18
 800b1c4:	e7d0      	b.n	800b168 <_dtoa_r+0x238>
 800b1c6:	2301      	movs	r3, #1
 800b1c8:	930b      	str	r3, [sp, #44]	@ 0x2c
 800b1ca:	e7f5      	b.n	800b1b8 <_dtoa_r+0x288>
 800b1cc:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800b1ce:	9300      	str	r3, [sp, #0]
 800b1d0:	9307      	str	r3, [sp, #28]
 800b1d2:	e7d7      	b.n	800b184 <_dtoa_r+0x254>
 800b1d4:	3101      	adds	r1, #1
 800b1d6:	0052      	lsls	r2, r2, #1
 800b1d8:	e7d8      	b.n	800b18c <_dtoa_r+0x25c>
 800b1da:	bf00      	nop
 800b1dc:	f3af 8000 	nop.w
 800b1e0:	636f4361 	.word	0x636f4361
 800b1e4:	3fd287a7 	.word	0x3fd287a7
 800b1e8:	8b60c8b3 	.word	0x8b60c8b3
 800b1ec:	3fc68a28 	.word	0x3fc68a28
 800b1f0:	509f79fb 	.word	0x509f79fb
 800b1f4:	3fd34413 	.word	0x3fd34413
 800b1f8:	0800e11d 	.word	0x0800e11d
 800b1fc:	0800e134 	.word	0x0800e134
 800b200:	7ff00000 	.word	0x7ff00000
 800b204:	0800e0ed 	.word	0x0800e0ed
 800b208:	3ff80000 	.word	0x3ff80000
 800b20c:	0800e230 	.word	0x0800e230
 800b210:	0800e18c 	.word	0x0800e18c
 800b214:	0800e119 	.word	0x0800e119
 800b218:	0800e0ec 	.word	0x0800e0ec
 800b21c:	f8db 301c 	ldr.w	r3, [fp, #28]
 800b220:	6018      	str	r0, [r3, #0]
 800b222:	9b07      	ldr	r3, [sp, #28]
 800b224:	2b0e      	cmp	r3, #14
 800b226:	f200 80a4 	bhi.w	800b372 <_dtoa_r+0x442>
 800b22a:	2c00      	cmp	r4, #0
 800b22c:	f000 80a1 	beq.w	800b372 <_dtoa_r+0x442>
 800b230:	2f00      	cmp	r7, #0
 800b232:	dd33      	ble.n	800b29c <_dtoa_r+0x36c>
 800b234:	4bad      	ldr	r3, [pc, #692]	@ (800b4ec <_dtoa_r+0x5bc>)
 800b236:	f007 020f 	and.w	r2, r7, #15
 800b23a:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800b23e:	ed93 7b00 	vldr	d7, [r3]
 800b242:	05f8      	lsls	r0, r7, #23
 800b244:	ed8d 7b04 	vstr	d7, [sp, #16]
 800b248:	ea4f 1427 	mov.w	r4, r7, asr #4
 800b24c:	d516      	bpl.n	800b27c <_dtoa_r+0x34c>
 800b24e:	4ba8      	ldr	r3, [pc, #672]	@ (800b4f0 <_dtoa_r+0x5c0>)
 800b250:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800b254:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 800b258:	f7f5 fb18 	bl	800088c <__aeabi_ddiv>
 800b25c:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800b260:	f004 040f 	and.w	r4, r4, #15
 800b264:	2603      	movs	r6, #3
 800b266:	4da2      	ldr	r5, [pc, #648]	@ (800b4f0 <_dtoa_r+0x5c0>)
 800b268:	b954      	cbnz	r4, 800b280 <_dtoa_r+0x350>
 800b26a:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800b26e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800b272:	f7f5 fb0b 	bl	800088c <__aeabi_ddiv>
 800b276:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800b27a:	e028      	b.n	800b2ce <_dtoa_r+0x39e>
 800b27c:	2602      	movs	r6, #2
 800b27e:	e7f2      	b.n	800b266 <_dtoa_r+0x336>
 800b280:	07e1      	lsls	r1, r4, #31
 800b282:	d508      	bpl.n	800b296 <_dtoa_r+0x366>
 800b284:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800b288:	e9d5 2300 	ldrd	r2, r3, [r5]
 800b28c:	f7f5 f9d4 	bl	8000638 <__aeabi_dmul>
 800b290:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800b294:	3601      	adds	r6, #1
 800b296:	1064      	asrs	r4, r4, #1
 800b298:	3508      	adds	r5, #8
 800b29a:	e7e5      	b.n	800b268 <_dtoa_r+0x338>
 800b29c:	f000 80d2 	beq.w	800b444 <_dtoa_r+0x514>
 800b2a0:	427c      	negs	r4, r7
 800b2a2:	4b92      	ldr	r3, [pc, #584]	@ (800b4ec <_dtoa_r+0x5bc>)
 800b2a4:	4d92      	ldr	r5, [pc, #584]	@ (800b4f0 <_dtoa_r+0x5c0>)
 800b2a6:	f004 020f 	and.w	r2, r4, #15
 800b2aa:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800b2ae:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b2b2:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800b2b6:	f7f5 f9bf 	bl	8000638 <__aeabi_dmul>
 800b2ba:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800b2be:	1124      	asrs	r4, r4, #4
 800b2c0:	2300      	movs	r3, #0
 800b2c2:	2602      	movs	r6, #2
 800b2c4:	2c00      	cmp	r4, #0
 800b2c6:	f040 80b2 	bne.w	800b42e <_dtoa_r+0x4fe>
 800b2ca:	2b00      	cmp	r3, #0
 800b2cc:	d1d3      	bne.n	800b276 <_dtoa_r+0x346>
 800b2ce:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 800b2d0:	e9dd 4502 	ldrd	r4, r5, [sp, #8]
 800b2d4:	2b00      	cmp	r3, #0
 800b2d6:	f000 80b7 	beq.w	800b448 <_dtoa_r+0x518>
 800b2da:	4b86      	ldr	r3, [pc, #536]	@ (800b4f4 <_dtoa_r+0x5c4>)
 800b2dc:	2200      	movs	r2, #0
 800b2de:	4620      	mov	r0, r4
 800b2e0:	4629      	mov	r1, r5
 800b2e2:	f7f5 fc1b 	bl	8000b1c <__aeabi_dcmplt>
 800b2e6:	2800      	cmp	r0, #0
 800b2e8:	f000 80ae 	beq.w	800b448 <_dtoa_r+0x518>
 800b2ec:	9b07      	ldr	r3, [sp, #28]
 800b2ee:	2b00      	cmp	r3, #0
 800b2f0:	f000 80aa 	beq.w	800b448 <_dtoa_r+0x518>
 800b2f4:	9b00      	ldr	r3, [sp, #0]
 800b2f6:	2b00      	cmp	r3, #0
 800b2f8:	dd37      	ble.n	800b36a <_dtoa_r+0x43a>
 800b2fa:	1e7b      	subs	r3, r7, #1
 800b2fc:	9304      	str	r3, [sp, #16]
 800b2fe:	4620      	mov	r0, r4
 800b300:	4b7d      	ldr	r3, [pc, #500]	@ (800b4f8 <_dtoa_r+0x5c8>)
 800b302:	2200      	movs	r2, #0
 800b304:	4629      	mov	r1, r5
 800b306:	f7f5 f997 	bl	8000638 <__aeabi_dmul>
 800b30a:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800b30e:	9c00      	ldr	r4, [sp, #0]
 800b310:	3601      	adds	r6, #1
 800b312:	4630      	mov	r0, r6
 800b314:	f7f5 f926 	bl	8000564 <__aeabi_i2d>
 800b318:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800b31c:	f7f5 f98c 	bl	8000638 <__aeabi_dmul>
 800b320:	4b76      	ldr	r3, [pc, #472]	@ (800b4fc <_dtoa_r+0x5cc>)
 800b322:	2200      	movs	r2, #0
 800b324:	f7f4 ffd2 	bl	80002cc <__adddf3>
 800b328:	4605      	mov	r5, r0
 800b32a:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 800b32e:	2c00      	cmp	r4, #0
 800b330:	f040 808d 	bne.w	800b44e <_dtoa_r+0x51e>
 800b334:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800b338:	4b71      	ldr	r3, [pc, #452]	@ (800b500 <_dtoa_r+0x5d0>)
 800b33a:	2200      	movs	r2, #0
 800b33c:	f7f4 ffc4 	bl	80002c8 <__aeabi_dsub>
 800b340:	4602      	mov	r2, r0
 800b342:	460b      	mov	r3, r1
 800b344:	e9cd 2302 	strd	r2, r3, [sp, #8]
 800b348:	462a      	mov	r2, r5
 800b34a:	4633      	mov	r3, r6
 800b34c:	f7f5 fc04 	bl	8000b58 <__aeabi_dcmpgt>
 800b350:	2800      	cmp	r0, #0
 800b352:	f040 828b 	bne.w	800b86c <_dtoa_r+0x93c>
 800b356:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800b35a:	462a      	mov	r2, r5
 800b35c:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 800b360:	f7f5 fbdc 	bl	8000b1c <__aeabi_dcmplt>
 800b364:	2800      	cmp	r0, #0
 800b366:	f040 8128 	bne.w	800b5ba <_dtoa_r+0x68a>
 800b36a:	e9dd 340c 	ldrd	r3, r4, [sp, #48]	@ 0x30
 800b36e:	e9cd 3402 	strd	r3, r4, [sp, #8]
 800b372:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 800b374:	2b00      	cmp	r3, #0
 800b376:	f2c0 815a 	blt.w	800b62e <_dtoa_r+0x6fe>
 800b37a:	2f0e      	cmp	r7, #14
 800b37c:	f300 8157 	bgt.w	800b62e <_dtoa_r+0x6fe>
 800b380:	4b5a      	ldr	r3, [pc, #360]	@ (800b4ec <_dtoa_r+0x5bc>)
 800b382:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 800b386:	ed93 7b00 	vldr	d7, [r3]
 800b38a:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800b38c:	2b00      	cmp	r3, #0
 800b38e:	ed8d 7b00 	vstr	d7, [sp]
 800b392:	da03      	bge.n	800b39c <_dtoa_r+0x46c>
 800b394:	9b07      	ldr	r3, [sp, #28]
 800b396:	2b00      	cmp	r3, #0
 800b398:	f340 8101 	ble.w	800b59e <_dtoa_r+0x66e>
 800b39c:	e9dd 4502 	ldrd	r4, r5, [sp, #8]
 800b3a0:	4656      	mov	r6, sl
 800b3a2:	e9dd 2300 	ldrd	r2, r3, [sp]
 800b3a6:	4620      	mov	r0, r4
 800b3a8:	4629      	mov	r1, r5
 800b3aa:	f7f5 fa6f 	bl	800088c <__aeabi_ddiv>
 800b3ae:	f7f5 fbf3 	bl	8000b98 <__aeabi_d2iz>
 800b3b2:	4680      	mov	r8, r0
 800b3b4:	f7f5 f8d6 	bl	8000564 <__aeabi_i2d>
 800b3b8:	e9dd 2300 	ldrd	r2, r3, [sp]
 800b3bc:	f7f5 f93c 	bl	8000638 <__aeabi_dmul>
 800b3c0:	4602      	mov	r2, r0
 800b3c2:	460b      	mov	r3, r1
 800b3c4:	4620      	mov	r0, r4
 800b3c6:	4629      	mov	r1, r5
 800b3c8:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 800b3cc:	f7f4 ff7c 	bl	80002c8 <__aeabi_dsub>
 800b3d0:	f806 4b01 	strb.w	r4, [r6], #1
 800b3d4:	9d07      	ldr	r5, [sp, #28]
 800b3d6:	eba6 040a 	sub.w	r4, r6, sl
 800b3da:	42a5      	cmp	r5, r4
 800b3dc:	4602      	mov	r2, r0
 800b3de:	460b      	mov	r3, r1
 800b3e0:	f040 8117 	bne.w	800b612 <_dtoa_r+0x6e2>
 800b3e4:	f7f4 ff72 	bl	80002cc <__adddf3>
 800b3e8:	e9dd 2300 	ldrd	r2, r3, [sp]
 800b3ec:	4604      	mov	r4, r0
 800b3ee:	460d      	mov	r5, r1
 800b3f0:	f7f5 fbb2 	bl	8000b58 <__aeabi_dcmpgt>
 800b3f4:	2800      	cmp	r0, #0
 800b3f6:	f040 80f9 	bne.w	800b5ec <_dtoa_r+0x6bc>
 800b3fa:	e9dd 2300 	ldrd	r2, r3, [sp]
 800b3fe:	4620      	mov	r0, r4
 800b400:	4629      	mov	r1, r5
 800b402:	f7f5 fb81 	bl	8000b08 <__aeabi_dcmpeq>
 800b406:	b118      	cbz	r0, 800b410 <_dtoa_r+0x4e0>
 800b408:	f018 0f01 	tst.w	r8, #1
 800b40c:	f040 80ee 	bne.w	800b5ec <_dtoa_r+0x6bc>
 800b410:	4649      	mov	r1, r9
 800b412:	4658      	mov	r0, fp
 800b414:	f000 fc90 	bl	800bd38 <_Bfree>
 800b418:	2300      	movs	r3, #0
 800b41a:	7033      	strb	r3, [r6, #0]
 800b41c:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 800b41e:	3701      	adds	r7, #1
 800b420:	601f      	str	r7, [r3, #0]
 800b422:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 800b424:	2b00      	cmp	r3, #0
 800b426:	f000 831d 	beq.w	800ba64 <_dtoa_r+0xb34>
 800b42a:	601e      	str	r6, [r3, #0]
 800b42c:	e31a      	b.n	800ba64 <_dtoa_r+0xb34>
 800b42e:	07e2      	lsls	r2, r4, #31
 800b430:	d505      	bpl.n	800b43e <_dtoa_r+0x50e>
 800b432:	e9d5 2300 	ldrd	r2, r3, [r5]
 800b436:	f7f5 f8ff 	bl	8000638 <__aeabi_dmul>
 800b43a:	3601      	adds	r6, #1
 800b43c:	2301      	movs	r3, #1
 800b43e:	1064      	asrs	r4, r4, #1
 800b440:	3508      	adds	r5, #8
 800b442:	e73f      	b.n	800b2c4 <_dtoa_r+0x394>
 800b444:	2602      	movs	r6, #2
 800b446:	e742      	b.n	800b2ce <_dtoa_r+0x39e>
 800b448:	9c07      	ldr	r4, [sp, #28]
 800b44a:	9704      	str	r7, [sp, #16]
 800b44c:	e761      	b.n	800b312 <_dtoa_r+0x3e2>
 800b44e:	4b27      	ldr	r3, [pc, #156]	@ (800b4ec <_dtoa_r+0x5bc>)
 800b450:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800b452:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 800b456:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 800b45a:	4454      	add	r4, sl
 800b45c:	2900      	cmp	r1, #0
 800b45e:	d053      	beq.n	800b508 <_dtoa_r+0x5d8>
 800b460:	4928      	ldr	r1, [pc, #160]	@ (800b504 <_dtoa_r+0x5d4>)
 800b462:	2000      	movs	r0, #0
 800b464:	f7f5 fa12 	bl	800088c <__aeabi_ddiv>
 800b468:	4633      	mov	r3, r6
 800b46a:	462a      	mov	r2, r5
 800b46c:	f7f4 ff2c 	bl	80002c8 <__aeabi_dsub>
 800b470:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 800b474:	4656      	mov	r6, sl
 800b476:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800b47a:	f7f5 fb8d 	bl	8000b98 <__aeabi_d2iz>
 800b47e:	4605      	mov	r5, r0
 800b480:	f7f5 f870 	bl	8000564 <__aeabi_i2d>
 800b484:	4602      	mov	r2, r0
 800b486:	460b      	mov	r3, r1
 800b488:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800b48c:	f7f4 ff1c 	bl	80002c8 <__aeabi_dsub>
 800b490:	3530      	adds	r5, #48	@ 0x30
 800b492:	4602      	mov	r2, r0
 800b494:	460b      	mov	r3, r1
 800b496:	e9cd 2302 	strd	r2, r3, [sp, #8]
 800b49a:	f806 5b01 	strb.w	r5, [r6], #1
 800b49e:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 800b4a2:	f7f5 fb3b 	bl	8000b1c <__aeabi_dcmplt>
 800b4a6:	2800      	cmp	r0, #0
 800b4a8:	d171      	bne.n	800b58e <_dtoa_r+0x65e>
 800b4aa:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800b4ae:	4911      	ldr	r1, [pc, #68]	@ (800b4f4 <_dtoa_r+0x5c4>)
 800b4b0:	2000      	movs	r0, #0
 800b4b2:	f7f4 ff09 	bl	80002c8 <__aeabi_dsub>
 800b4b6:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 800b4ba:	f7f5 fb2f 	bl	8000b1c <__aeabi_dcmplt>
 800b4be:	2800      	cmp	r0, #0
 800b4c0:	f040 8095 	bne.w	800b5ee <_dtoa_r+0x6be>
 800b4c4:	42a6      	cmp	r6, r4
 800b4c6:	f43f af50 	beq.w	800b36a <_dtoa_r+0x43a>
 800b4ca:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 800b4ce:	4b0a      	ldr	r3, [pc, #40]	@ (800b4f8 <_dtoa_r+0x5c8>)
 800b4d0:	2200      	movs	r2, #0
 800b4d2:	f7f5 f8b1 	bl	8000638 <__aeabi_dmul>
 800b4d6:	4b08      	ldr	r3, [pc, #32]	@ (800b4f8 <_dtoa_r+0x5c8>)
 800b4d8:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 800b4dc:	2200      	movs	r2, #0
 800b4de:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800b4e2:	f7f5 f8a9 	bl	8000638 <__aeabi_dmul>
 800b4e6:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800b4ea:	e7c4      	b.n	800b476 <_dtoa_r+0x546>
 800b4ec:	0800e230 	.word	0x0800e230
 800b4f0:	0800e208 	.word	0x0800e208
 800b4f4:	3ff00000 	.word	0x3ff00000
 800b4f8:	40240000 	.word	0x40240000
 800b4fc:	401c0000 	.word	0x401c0000
 800b500:	40140000 	.word	0x40140000
 800b504:	3fe00000 	.word	0x3fe00000
 800b508:	4631      	mov	r1, r6
 800b50a:	4628      	mov	r0, r5
 800b50c:	f7f5 f894 	bl	8000638 <__aeabi_dmul>
 800b510:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 800b514:	9415      	str	r4, [sp, #84]	@ 0x54
 800b516:	4656      	mov	r6, sl
 800b518:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800b51c:	f7f5 fb3c 	bl	8000b98 <__aeabi_d2iz>
 800b520:	4605      	mov	r5, r0
 800b522:	f7f5 f81f 	bl	8000564 <__aeabi_i2d>
 800b526:	4602      	mov	r2, r0
 800b528:	460b      	mov	r3, r1
 800b52a:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800b52e:	f7f4 fecb 	bl	80002c8 <__aeabi_dsub>
 800b532:	3530      	adds	r5, #48	@ 0x30
 800b534:	f806 5b01 	strb.w	r5, [r6], #1
 800b538:	4602      	mov	r2, r0
 800b53a:	460b      	mov	r3, r1
 800b53c:	42a6      	cmp	r6, r4
 800b53e:	e9cd 2302 	strd	r2, r3, [sp, #8]
 800b542:	f04f 0200 	mov.w	r2, #0
 800b546:	d124      	bne.n	800b592 <_dtoa_r+0x662>
 800b548:	4bac      	ldr	r3, [pc, #688]	@ (800b7fc <_dtoa_r+0x8cc>)
 800b54a:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 800b54e:	f7f4 febd 	bl	80002cc <__adddf3>
 800b552:	4602      	mov	r2, r0
 800b554:	460b      	mov	r3, r1
 800b556:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800b55a:	f7f5 fafd 	bl	8000b58 <__aeabi_dcmpgt>
 800b55e:	2800      	cmp	r0, #0
 800b560:	d145      	bne.n	800b5ee <_dtoa_r+0x6be>
 800b562:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 800b566:	49a5      	ldr	r1, [pc, #660]	@ (800b7fc <_dtoa_r+0x8cc>)
 800b568:	2000      	movs	r0, #0
 800b56a:	f7f4 fead 	bl	80002c8 <__aeabi_dsub>
 800b56e:	4602      	mov	r2, r0
 800b570:	460b      	mov	r3, r1
 800b572:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800b576:	f7f5 fad1 	bl	8000b1c <__aeabi_dcmplt>
 800b57a:	2800      	cmp	r0, #0
 800b57c:	f43f aef5 	beq.w	800b36a <_dtoa_r+0x43a>
 800b580:	9e15      	ldr	r6, [sp, #84]	@ 0x54
 800b582:	1e73      	subs	r3, r6, #1
 800b584:	9315      	str	r3, [sp, #84]	@ 0x54
 800b586:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 800b58a:	2b30      	cmp	r3, #48	@ 0x30
 800b58c:	d0f8      	beq.n	800b580 <_dtoa_r+0x650>
 800b58e:	9f04      	ldr	r7, [sp, #16]
 800b590:	e73e      	b.n	800b410 <_dtoa_r+0x4e0>
 800b592:	4b9b      	ldr	r3, [pc, #620]	@ (800b800 <_dtoa_r+0x8d0>)
 800b594:	f7f5 f850 	bl	8000638 <__aeabi_dmul>
 800b598:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800b59c:	e7bc      	b.n	800b518 <_dtoa_r+0x5e8>
 800b59e:	d10c      	bne.n	800b5ba <_dtoa_r+0x68a>
 800b5a0:	4b98      	ldr	r3, [pc, #608]	@ (800b804 <_dtoa_r+0x8d4>)
 800b5a2:	2200      	movs	r2, #0
 800b5a4:	e9dd 0100 	ldrd	r0, r1, [sp]
 800b5a8:	f7f5 f846 	bl	8000638 <__aeabi_dmul>
 800b5ac:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800b5b0:	f7f5 fac8 	bl	8000b44 <__aeabi_dcmpge>
 800b5b4:	2800      	cmp	r0, #0
 800b5b6:	f000 8157 	beq.w	800b868 <_dtoa_r+0x938>
 800b5ba:	2400      	movs	r4, #0
 800b5bc:	4625      	mov	r5, r4
 800b5be:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800b5c0:	43db      	mvns	r3, r3
 800b5c2:	9304      	str	r3, [sp, #16]
 800b5c4:	4656      	mov	r6, sl
 800b5c6:	2700      	movs	r7, #0
 800b5c8:	4621      	mov	r1, r4
 800b5ca:	4658      	mov	r0, fp
 800b5cc:	f000 fbb4 	bl	800bd38 <_Bfree>
 800b5d0:	2d00      	cmp	r5, #0
 800b5d2:	d0dc      	beq.n	800b58e <_dtoa_r+0x65e>
 800b5d4:	b12f      	cbz	r7, 800b5e2 <_dtoa_r+0x6b2>
 800b5d6:	42af      	cmp	r7, r5
 800b5d8:	d003      	beq.n	800b5e2 <_dtoa_r+0x6b2>
 800b5da:	4639      	mov	r1, r7
 800b5dc:	4658      	mov	r0, fp
 800b5de:	f000 fbab 	bl	800bd38 <_Bfree>
 800b5e2:	4629      	mov	r1, r5
 800b5e4:	4658      	mov	r0, fp
 800b5e6:	f000 fba7 	bl	800bd38 <_Bfree>
 800b5ea:	e7d0      	b.n	800b58e <_dtoa_r+0x65e>
 800b5ec:	9704      	str	r7, [sp, #16]
 800b5ee:	4633      	mov	r3, r6
 800b5f0:	461e      	mov	r6, r3
 800b5f2:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800b5f6:	2a39      	cmp	r2, #57	@ 0x39
 800b5f8:	d107      	bne.n	800b60a <_dtoa_r+0x6da>
 800b5fa:	459a      	cmp	sl, r3
 800b5fc:	d1f8      	bne.n	800b5f0 <_dtoa_r+0x6c0>
 800b5fe:	9a04      	ldr	r2, [sp, #16]
 800b600:	3201      	adds	r2, #1
 800b602:	9204      	str	r2, [sp, #16]
 800b604:	2230      	movs	r2, #48	@ 0x30
 800b606:	f88a 2000 	strb.w	r2, [sl]
 800b60a:	781a      	ldrb	r2, [r3, #0]
 800b60c:	3201      	adds	r2, #1
 800b60e:	701a      	strb	r2, [r3, #0]
 800b610:	e7bd      	b.n	800b58e <_dtoa_r+0x65e>
 800b612:	4b7b      	ldr	r3, [pc, #492]	@ (800b800 <_dtoa_r+0x8d0>)
 800b614:	2200      	movs	r2, #0
 800b616:	f7f5 f80f 	bl	8000638 <__aeabi_dmul>
 800b61a:	2200      	movs	r2, #0
 800b61c:	2300      	movs	r3, #0
 800b61e:	4604      	mov	r4, r0
 800b620:	460d      	mov	r5, r1
 800b622:	f7f5 fa71 	bl	8000b08 <__aeabi_dcmpeq>
 800b626:	2800      	cmp	r0, #0
 800b628:	f43f aebb 	beq.w	800b3a2 <_dtoa_r+0x472>
 800b62c:	e6f0      	b.n	800b410 <_dtoa_r+0x4e0>
 800b62e:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 800b630:	2a00      	cmp	r2, #0
 800b632:	f000 80db 	beq.w	800b7ec <_dtoa_r+0x8bc>
 800b636:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800b638:	2a01      	cmp	r2, #1
 800b63a:	f300 80bf 	bgt.w	800b7bc <_dtoa_r+0x88c>
 800b63e:	9a14      	ldr	r2, [sp, #80]	@ 0x50
 800b640:	2a00      	cmp	r2, #0
 800b642:	f000 80b7 	beq.w	800b7b4 <_dtoa_r+0x884>
 800b646:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 800b64a:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 800b64c:	4646      	mov	r6, r8
 800b64e:	9a08      	ldr	r2, [sp, #32]
 800b650:	2101      	movs	r1, #1
 800b652:	441a      	add	r2, r3
 800b654:	4658      	mov	r0, fp
 800b656:	4498      	add	r8, r3
 800b658:	9208      	str	r2, [sp, #32]
 800b65a:	f000 fc21 	bl	800bea0 <__i2b>
 800b65e:	4605      	mov	r5, r0
 800b660:	b15e      	cbz	r6, 800b67a <_dtoa_r+0x74a>
 800b662:	9b08      	ldr	r3, [sp, #32]
 800b664:	2b00      	cmp	r3, #0
 800b666:	dd08      	ble.n	800b67a <_dtoa_r+0x74a>
 800b668:	42b3      	cmp	r3, r6
 800b66a:	9a08      	ldr	r2, [sp, #32]
 800b66c:	bfa8      	it	ge
 800b66e:	4633      	movge	r3, r6
 800b670:	eba8 0803 	sub.w	r8, r8, r3
 800b674:	1af6      	subs	r6, r6, r3
 800b676:	1ad3      	subs	r3, r2, r3
 800b678:	9308      	str	r3, [sp, #32]
 800b67a:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800b67c:	b1f3      	cbz	r3, 800b6bc <_dtoa_r+0x78c>
 800b67e:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800b680:	2b00      	cmp	r3, #0
 800b682:	f000 80b7 	beq.w	800b7f4 <_dtoa_r+0x8c4>
 800b686:	b18c      	cbz	r4, 800b6ac <_dtoa_r+0x77c>
 800b688:	4629      	mov	r1, r5
 800b68a:	4622      	mov	r2, r4
 800b68c:	4658      	mov	r0, fp
 800b68e:	f000 fcc7 	bl	800c020 <__pow5mult>
 800b692:	464a      	mov	r2, r9
 800b694:	4601      	mov	r1, r0
 800b696:	4605      	mov	r5, r0
 800b698:	4658      	mov	r0, fp
 800b69a:	f000 fc17 	bl	800becc <__multiply>
 800b69e:	4649      	mov	r1, r9
 800b6a0:	9004      	str	r0, [sp, #16]
 800b6a2:	4658      	mov	r0, fp
 800b6a4:	f000 fb48 	bl	800bd38 <_Bfree>
 800b6a8:	9b04      	ldr	r3, [sp, #16]
 800b6aa:	4699      	mov	r9, r3
 800b6ac:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800b6ae:	1b1a      	subs	r2, r3, r4
 800b6b0:	d004      	beq.n	800b6bc <_dtoa_r+0x78c>
 800b6b2:	4649      	mov	r1, r9
 800b6b4:	4658      	mov	r0, fp
 800b6b6:	f000 fcb3 	bl	800c020 <__pow5mult>
 800b6ba:	4681      	mov	r9, r0
 800b6bc:	2101      	movs	r1, #1
 800b6be:	4658      	mov	r0, fp
 800b6c0:	f000 fbee 	bl	800bea0 <__i2b>
 800b6c4:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800b6c6:	4604      	mov	r4, r0
 800b6c8:	2b00      	cmp	r3, #0
 800b6ca:	f000 81cf 	beq.w	800ba6c <_dtoa_r+0xb3c>
 800b6ce:	461a      	mov	r2, r3
 800b6d0:	4601      	mov	r1, r0
 800b6d2:	4658      	mov	r0, fp
 800b6d4:	f000 fca4 	bl	800c020 <__pow5mult>
 800b6d8:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800b6da:	2b01      	cmp	r3, #1
 800b6dc:	4604      	mov	r4, r0
 800b6de:	f300 8095 	bgt.w	800b80c <_dtoa_r+0x8dc>
 800b6e2:	9b02      	ldr	r3, [sp, #8]
 800b6e4:	2b00      	cmp	r3, #0
 800b6e6:	f040 8087 	bne.w	800b7f8 <_dtoa_r+0x8c8>
 800b6ea:	9b03      	ldr	r3, [sp, #12]
 800b6ec:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800b6f0:	2b00      	cmp	r3, #0
 800b6f2:	f040 8089 	bne.w	800b808 <_dtoa_r+0x8d8>
 800b6f6:	9b03      	ldr	r3, [sp, #12]
 800b6f8:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800b6fc:	0d1b      	lsrs	r3, r3, #20
 800b6fe:	051b      	lsls	r3, r3, #20
 800b700:	b12b      	cbz	r3, 800b70e <_dtoa_r+0x7de>
 800b702:	9b08      	ldr	r3, [sp, #32]
 800b704:	3301      	adds	r3, #1
 800b706:	9308      	str	r3, [sp, #32]
 800b708:	f108 0801 	add.w	r8, r8, #1
 800b70c:	2301      	movs	r3, #1
 800b70e:	930a      	str	r3, [sp, #40]	@ 0x28
 800b710:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800b712:	2b00      	cmp	r3, #0
 800b714:	f000 81b0 	beq.w	800ba78 <_dtoa_r+0xb48>
 800b718:	6923      	ldr	r3, [r4, #16]
 800b71a:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 800b71e:	6918      	ldr	r0, [r3, #16]
 800b720:	f000 fb72 	bl	800be08 <__hi0bits>
 800b724:	f1c0 0020 	rsb	r0, r0, #32
 800b728:	9b08      	ldr	r3, [sp, #32]
 800b72a:	4418      	add	r0, r3
 800b72c:	f010 001f 	ands.w	r0, r0, #31
 800b730:	d077      	beq.n	800b822 <_dtoa_r+0x8f2>
 800b732:	f1c0 0320 	rsb	r3, r0, #32
 800b736:	2b04      	cmp	r3, #4
 800b738:	dd6b      	ble.n	800b812 <_dtoa_r+0x8e2>
 800b73a:	9b08      	ldr	r3, [sp, #32]
 800b73c:	f1c0 001c 	rsb	r0, r0, #28
 800b740:	4403      	add	r3, r0
 800b742:	4480      	add	r8, r0
 800b744:	4406      	add	r6, r0
 800b746:	9308      	str	r3, [sp, #32]
 800b748:	f1b8 0f00 	cmp.w	r8, #0
 800b74c:	dd05      	ble.n	800b75a <_dtoa_r+0x82a>
 800b74e:	4649      	mov	r1, r9
 800b750:	4642      	mov	r2, r8
 800b752:	4658      	mov	r0, fp
 800b754:	f000 fcbe 	bl	800c0d4 <__lshift>
 800b758:	4681      	mov	r9, r0
 800b75a:	9b08      	ldr	r3, [sp, #32]
 800b75c:	2b00      	cmp	r3, #0
 800b75e:	dd05      	ble.n	800b76c <_dtoa_r+0x83c>
 800b760:	4621      	mov	r1, r4
 800b762:	461a      	mov	r2, r3
 800b764:	4658      	mov	r0, fp
 800b766:	f000 fcb5 	bl	800c0d4 <__lshift>
 800b76a:	4604      	mov	r4, r0
 800b76c:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 800b76e:	2b00      	cmp	r3, #0
 800b770:	d059      	beq.n	800b826 <_dtoa_r+0x8f6>
 800b772:	4621      	mov	r1, r4
 800b774:	4648      	mov	r0, r9
 800b776:	f000 fd19 	bl	800c1ac <__mcmp>
 800b77a:	2800      	cmp	r0, #0
 800b77c:	da53      	bge.n	800b826 <_dtoa_r+0x8f6>
 800b77e:	1e7b      	subs	r3, r7, #1
 800b780:	9304      	str	r3, [sp, #16]
 800b782:	4649      	mov	r1, r9
 800b784:	2300      	movs	r3, #0
 800b786:	220a      	movs	r2, #10
 800b788:	4658      	mov	r0, fp
 800b78a:	f000 faf7 	bl	800bd7c <__multadd>
 800b78e:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800b790:	4681      	mov	r9, r0
 800b792:	2b00      	cmp	r3, #0
 800b794:	f000 8172 	beq.w	800ba7c <_dtoa_r+0xb4c>
 800b798:	2300      	movs	r3, #0
 800b79a:	4629      	mov	r1, r5
 800b79c:	220a      	movs	r2, #10
 800b79e:	4658      	mov	r0, fp
 800b7a0:	f000 faec 	bl	800bd7c <__multadd>
 800b7a4:	9b00      	ldr	r3, [sp, #0]
 800b7a6:	2b00      	cmp	r3, #0
 800b7a8:	4605      	mov	r5, r0
 800b7aa:	dc67      	bgt.n	800b87c <_dtoa_r+0x94c>
 800b7ac:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800b7ae:	2b02      	cmp	r3, #2
 800b7b0:	dc41      	bgt.n	800b836 <_dtoa_r+0x906>
 800b7b2:	e063      	b.n	800b87c <_dtoa_r+0x94c>
 800b7b4:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 800b7b6:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 800b7ba:	e746      	b.n	800b64a <_dtoa_r+0x71a>
 800b7bc:	9b07      	ldr	r3, [sp, #28]
 800b7be:	1e5c      	subs	r4, r3, #1
 800b7c0:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800b7c2:	42a3      	cmp	r3, r4
 800b7c4:	bfbf      	itttt	lt
 800b7c6:	9b0a      	ldrlt	r3, [sp, #40]	@ 0x28
 800b7c8:	9a0f      	ldrlt	r2, [sp, #60]	@ 0x3c
 800b7ca:	940a      	strlt	r4, [sp, #40]	@ 0x28
 800b7cc:	1ae3      	sublt	r3, r4, r3
 800b7ce:	bfb4      	ite	lt
 800b7d0:	18d2      	addlt	r2, r2, r3
 800b7d2:	1b1c      	subge	r4, r3, r4
 800b7d4:	9b07      	ldr	r3, [sp, #28]
 800b7d6:	bfbc      	itt	lt
 800b7d8:	920f      	strlt	r2, [sp, #60]	@ 0x3c
 800b7da:	2400      	movlt	r4, #0
 800b7dc:	2b00      	cmp	r3, #0
 800b7de:	bfb5      	itete	lt
 800b7e0:	eba8 0603 	sublt.w	r6, r8, r3
 800b7e4:	9b07      	ldrge	r3, [sp, #28]
 800b7e6:	2300      	movlt	r3, #0
 800b7e8:	4646      	movge	r6, r8
 800b7ea:	e730      	b.n	800b64e <_dtoa_r+0x71e>
 800b7ec:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 800b7ee:	9d0b      	ldr	r5, [sp, #44]	@ 0x2c
 800b7f0:	4646      	mov	r6, r8
 800b7f2:	e735      	b.n	800b660 <_dtoa_r+0x730>
 800b7f4:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800b7f6:	e75c      	b.n	800b6b2 <_dtoa_r+0x782>
 800b7f8:	2300      	movs	r3, #0
 800b7fa:	e788      	b.n	800b70e <_dtoa_r+0x7de>
 800b7fc:	3fe00000 	.word	0x3fe00000
 800b800:	40240000 	.word	0x40240000
 800b804:	40140000 	.word	0x40140000
 800b808:	9b02      	ldr	r3, [sp, #8]
 800b80a:	e780      	b.n	800b70e <_dtoa_r+0x7de>
 800b80c:	2300      	movs	r3, #0
 800b80e:	930a      	str	r3, [sp, #40]	@ 0x28
 800b810:	e782      	b.n	800b718 <_dtoa_r+0x7e8>
 800b812:	d099      	beq.n	800b748 <_dtoa_r+0x818>
 800b814:	9a08      	ldr	r2, [sp, #32]
 800b816:	331c      	adds	r3, #28
 800b818:	441a      	add	r2, r3
 800b81a:	4498      	add	r8, r3
 800b81c:	441e      	add	r6, r3
 800b81e:	9208      	str	r2, [sp, #32]
 800b820:	e792      	b.n	800b748 <_dtoa_r+0x818>
 800b822:	4603      	mov	r3, r0
 800b824:	e7f6      	b.n	800b814 <_dtoa_r+0x8e4>
 800b826:	9b07      	ldr	r3, [sp, #28]
 800b828:	9704      	str	r7, [sp, #16]
 800b82a:	2b00      	cmp	r3, #0
 800b82c:	dc20      	bgt.n	800b870 <_dtoa_r+0x940>
 800b82e:	9300      	str	r3, [sp, #0]
 800b830:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800b832:	2b02      	cmp	r3, #2
 800b834:	dd1e      	ble.n	800b874 <_dtoa_r+0x944>
 800b836:	9b00      	ldr	r3, [sp, #0]
 800b838:	2b00      	cmp	r3, #0
 800b83a:	f47f aec0 	bne.w	800b5be <_dtoa_r+0x68e>
 800b83e:	4621      	mov	r1, r4
 800b840:	2205      	movs	r2, #5
 800b842:	4658      	mov	r0, fp
 800b844:	f000 fa9a 	bl	800bd7c <__multadd>
 800b848:	4601      	mov	r1, r0
 800b84a:	4604      	mov	r4, r0
 800b84c:	4648      	mov	r0, r9
 800b84e:	f000 fcad 	bl	800c1ac <__mcmp>
 800b852:	2800      	cmp	r0, #0
 800b854:	f77f aeb3 	ble.w	800b5be <_dtoa_r+0x68e>
 800b858:	4656      	mov	r6, sl
 800b85a:	2331      	movs	r3, #49	@ 0x31
 800b85c:	f806 3b01 	strb.w	r3, [r6], #1
 800b860:	9b04      	ldr	r3, [sp, #16]
 800b862:	3301      	adds	r3, #1
 800b864:	9304      	str	r3, [sp, #16]
 800b866:	e6ae      	b.n	800b5c6 <_dtoa_r+0x696>
 800b868:	9c07      	ldr	r4, [sp, #28]
 800b86a:	9704      	str	r7, [sp, #16]
 800b86c:	4625      	mov	r5, r4
 800b86e:	e7f3      	b.n	800b858 <_dtoa_r+0x928>
 800b870:	9b07      	ldr	r3, [sp, #28]
 800b872:	9300      	str	r3, [sp, #0]
 800b874:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800b876:	2b00      	cmp	r3, #0
 800b878:	f000 8104 	beq.w	800ba84 <_dtoa_r+0xb54>
 800b87c:	2e00      	cmp	r6, #0
 800b87e:	dd05      	ble.n	800b88c <_dtoa_r+0x95c>
 800b880:	4629      	mov	r1, r5
 800b882:	4632      	mov	r2, r6
 800b884:	4658      	mov	r0, fp
 800b886:	f000 fc25 	bl	800c0d4 <__lshift>
 800b88a:	4605      	mov	r5, r0
 800b88c:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800b88e:	2b00      	cmp	r3, #0
 800b890:	d05a      	beq.n	800b948 <_dtoa_r+0xa18>
 800b892:	6869      	ldr	r1, [r5, #4]
 800b894:	4658      	mov	r0, fp
 800b896:	f000 fa0f 	bl	800bcb8 <_Balloc>
 800b89a:	4606      	mov	r6, r0
 800b89c:	b928      	cbnz	r0, 800b8aa <_dtoa_r+0x97a>
 800b89e:	4b84      	ldr	r3, [pc, #528]	@ (800bab0 <_dtoa_r+0xb80>)
 800b8a0:	4602      	mov	r2, r0
 800b8a2:	f240 21ef 	movw	r1, #751	@ 0x2ef
 800b8a6:	f7ff bb5a 	b.w	800af5e <_dtoa_r+0x2e>
 800b8aa:	692a      	ldr	r2, [r5, #16]
 800b8ac:	3202      	adds	r2, #2
 800b8ae:	0092      	lsls	r2, r2, #2
 800b8b0:	f105 010c 	add.w	r1, r5, #12
 800b8b4:	300c      	adds	r0, #12
 800b8b6:	f7ff faa2 	bl	800adfe <memcpy>
 800b8ba:	2201      	movs	r2, #1
 800b8bc:	4631      	mov	r1, r6
 800b8be:	4658      	mov	r0, fp
 800b8c0:	f000 fc08 	bl	800c0d4 <__lshift>
 800b8c4:	f10a 0301 	add.w	r3, sl, #1
 800b8c8:	9307      	str	r3, [sp, #28]
 800b8ca:	9b00      	ldr	r3, [sp, #0]
 800b8cc:	4453      	add	r3, sl
 800b8ce:	930b      	str	r3, [sp, #44]	@ 0x2c
 800b8d0:	9b02      	ldr	r3, [sp, #8]
 800b8d2:	f003 0301 	and.w	r3, r3, #1
 800b8d6:	462f      	mov	r7, r5
 800b8d8:	930a      	str	r3, [sp, #40]	@ 0x28
 800b8da:	4605      	mov	r5, r0
 800b8dc:	9b07      	ldr	r3, [sp, #28]
 800b8de:	4621      	mov	r1, r4
 800b8e0:	3b01      	subs	r3, #1
 800b8e2:	4648      	mov	r0, r9
 800b8e4:	9300      	str	r3, [sp, #0]
 800b8e6:	f7ff fa98 	bl	800ae1a <quorem>
 800b8ea:	4639      	mov	r1, r7
 800b8ec:	9002      	str	r0, [sp, #8]
 800b8ee:	f100 0830 	add.w	r8, r0, #48	@ 0x30
 800b8f2:	4648      	mov	r0, r9
 800b8f4:	f000 fc5a 	bl	800c1ac <__mcmp>
 800b8f8:	462a      	mov	r2, r5
 800b8fa:	9008      	str	r0, [sp, #32]
 800b8fc:	4621      	mov	r1, r4
 800b8fe:	4658      	mov	r0, fp
 800b900:	f000 fc70 	bl	800c1e4 <__mdiff>
 800b904:	68c2      	ldr	r2, [r0, #12]
 800b906:	4606      	mov	r6, r0
 800b908:	bb02      	cbnz	r2, 800b94c <_dtoa_r+0xa1c>
 800b90a:	4601      	mov	r1, r0
 800b90c:	4648      	mov	r0, r9
 800b90e:	f000 fc4d 	bl	800c1ac <__mcmp>
 800b912:	4602      	mov	r2, r0
 800b914:	4631      	mov	r1, r6
 800b916:	4658      	mov	r0, fp
 800b918:	920e      	str	r2, [sp, #56]	@ 0x38
 800b91a:	f000 fa0d 	bl	800bd38 <_Bfree>
 800b91e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800b920:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800b922:	9e07      	ldr	r6, [sp, #28]
 800b924:	ea43 0102 	orr.w	r1, r3, r2
 800b928:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800b92a:	4319      	orrs	r1, r3
 800b92c:	d110      	bne.n	800b950 <_dtoa_r+0xa20>
 800b92e:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 800b932:	d029      	beq.n	800b988 <_dtoa_r+0xa58>
 800b934:	9b08      	ldr	r3, [sp, #32]
 800b936:	2b00      	cmp	r3, #0
 800b938:	dd02      	ble.n	800b940 <_dtoa_r+0xa10>
 800b93a:	9b02      	ldr	r3, [sp, #8]
 800b93c:	f103 0831 	add.w	r8, r3, #49	@ 0x31
 800b940:	9b00      	ldr	r3, [sp, #0]
 800b942:	f883 8000 	strb.w	r8, [r3]
 800b946:	e63f      	b.n	800b5c8 <_dtoa_r+0x698>
 800b948:	4628      	mov	r0, r5
 800b94a:	e7bb      	b.n	800b8c4 <_dtoa_r+0x994>
 800b94c:	2201      	movs	r2, #1
 800b94e:	e7e1      	b.n	800b914 <_dtoa_r+0x9e4>
 800b950:	9b08      	ldr	r3, [sp, #32]
 800b952:	2b00      	cmp	r3, #0
 800b954:	db04      	blt.n	800b960 <_dtoa_r+0xa30>
 800b956:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800b958:	430b      	orrs	r3, r1
 800b95a:	990a      	ldr	r1, [sp, #40]	@ 0x28
 800b95c:	430b      	orrs	r3, r1
 800b95e:	d120      	bne.n	800b9a2 <_dtoa_r+0xa72>
 800b960:	2a00      	cmp	r2, #0
 800b962:	dded      	ble.n	800b940 <_dtoa_r+0xa10>
 800b964:	4649      	mov	r1, r9
 800b966:	2201      	movs	r2, #1
 800b968:	4658      	mov	r0, fp
 800b96a:	f000 fbb3 	bl	800c0d4 <__lshift>
 800b96e:	4621      	mov	r1, r4
 800b970:	4681      	mov	r9, r0
 800b972:	f000 fc1b 	bl	800c1ac <__mcmp>
 800b976:	2800      	cmp	r0, #0
 800b978:	dc03      	bgt.n	800b982 <_dtoa_r+0xa52>
 800b97a:	d1e1      	bne.n	800b940 <_dtoa_r+0xa10>
 800b97c:	f018 0f01 	tst.w	r8, #1
 800b980:	d0de      	beq.n	800b940 <_dtoa_r+0xa10>
 800b982:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 800b986:	d1d8      	bne.n	800b93a <_dtoa_r+0xa0a>
 800b988:	9a00      	ldr	r2, [sp, #0]
 800b98a:	2339      	movs	r3, #57	@ 0x39
 800b98c:	7013      	strb	r3, [r2, #0]
 800b98e:	4633      	mov	r3, r6
 800b990:	461e      	mov	r6, r3
 800b992:	3b01      	subs	r3, #1
 800b994:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 800b998:	2a39      	cmp	r2, #57	@ 0x39
 800b99a:	d052      	beq.n	800ba42 <_dtoa_r+0xb12>
 800b99c:	3201      	adds	r2, #1
 800b99e:	701a      	strb	r2, [r3, #0]
 800b9a0:	e612      	b.n	800b5c8 <_dtoa_r+0x698>
 800b9a2:	2a00      	cmp	r2, #0
 800b9a4:	dd07      	ble.n	800b9b6 <_dtoa_r+0xa86>
 800b9a6:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 800b9aa:	d0ed      	beq.n	800b988 <_dtoa_r+0xa58>
 800b9ac:	9a00      	ldr	r2, [sp, #0]
 800b9ae:	f108 0301 	add.w	r3, r8, #1
 800b9b2:	7013      	strb	r3, [r2, #0]
 800b9b4:	e608      	b.n	800b5c8 <_dtoa_r+0x698>
 800b9b6:	9b07      	ldr	r3, [sp, #28]
 800b9b8:	9a07      	ldr	r2, [sp, #28]
 800b9ba:	f803 8c01 	strb.w	r8, [r3, #-1]
 800b9be:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800b9c0:	4293      	cmp	r3, r2
 800b9c2:	d028      	beq.n	800ba16 <_dtoa_r+0xae6>
 800b9c4:	4649      	mov	r1, r9
 800b9c6:	2300      	movs	r3, #0
 800b9c8:	220a      	movs	r2, #10
 800b9ca:	4658      	mov	r0, fp
 800b9cc:	f000 f9d6 	bl	800bd7c <__multadd>
 800b9d0:	42af      	cmp	r7, r5
 800b9d2:	4681      	mov	r9, r0
 800b9d4:	f04f 0300 	mov.w	r3, #0
 800b9d8:	f04f 020a 	mov.w	r2, #10
 800b9dc:	4639      	mov	r1, r7
 800b9de:	4658      	mov	r0, fp
 800b9e0:	d107      	bne.n	800b9f2 <_dtoa_r+0xac2>
 800b9e2:	f000 f9cb 	bl	800bd7c <__multadd>
 800b9e6:	4607      	mov	r7, r0
 800b9e8:	4605      	mov	r5, r0
 800b9ea:	9b07      	ldr	r3, [sp, #28]
 800b9ec:	3301      	adds	r3, #1
 800b9ee:	9307      	str	r3, [sp, #28]
 800b9f0:	e774      	b.n	800b8dc <_dtoa_r+0x9ac>
 800b9f2:	f000 f9c3 	bl	800bd7c <__multadd>
 800b9f6:	4629      	mov	r1, r5
 800b9f8:	4607      	mov	r7, r0
 800b9fa:	2300      	movs	r3, #0
 800b9fc:	220a      	movs	r2, #10
 800b9fe:	4658      	mov	r0, fp
 800ba00:	f000 f9bc 	bl	800bd7c <__multadd>
 800ba04:	4605      	mov	r5, r0
 800ba06:	e7f0      	b.n	800b9ea <_dtoa_r+0xaba>
 800ba08:	9b00      	ldr	r3, [sp, #0]
 800ba0a:	2b00      	cmp	r3, #0
 800ba0c:	bfcc      	ite	gt
 800ba0e:	461e      	movgt	r6, r3
 800ba10:	2601      	movle	r6, #1
 800ba12:	4456      	add	r6, sl
 800ba14:	2700      	movs	r7, #0
 800ba16:	4649      	mov	r1, r9
 800ba18:	2201      	movs	r2, #1
 800ba1a:	4658      	mov	r0, fp
 800ba1c:	f000 fb5a 	bl	800c0d4 <__lshift>
 800ba20:	4621      	mov	r1, r4
 800ba22:	4681      	mov	r9, r0
 800ba24:	f000 fbc2 	bl	800c1ac <__mcmp>
 800ba28:	2800      	cmp	r0, #0
 800ba2a:	dcb0      	bgt.n	800b98e <_dtoa_r+0xa5e>
 800ba2c:	d102      	bne.n	800ba34 <_dtoa_r+0xb04>
 800ba2e:	f018 0f01 	tst.w	r8, #1
 800ba32:	d1ac      	bne.n	800b98e <_dtoa_r+0xa5e>
 800ba34:	4633      	mov	r3, r6
 800ba36:	461e      	mov	r6, r3
 800ba38:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800ba3c:	2a30      	cmp	r2, #48	@ 0x30
 800ba3e:	d0fa      	beq.n	800ba36 <_dtoa_r+0xb06>
 800ba40:	e5c2      	b.n	800b5c8 <_dtoa_r+0x698>
 800ba42:	459a      	cmp	sl, r3
 800ba44:	d1a4      	bne.n	800b990 <_dtoa_r+0xa60>
 800ba46:	9b04      	ldr	r3, [sp, #16]
 800ba48:	3301      	adds	r3, #1
 800ba4a:	9304      	str	r3, [sp, #16]
 800ba4c:	2331      	movs	r3, #49	@ 0x31
 800ba4e:	f88a 3000 	strb.w	r3, [sl]
 800ba52:	e5b9      	b.n	800b5c8 <_dtoa_r+0x698>
 800ba54:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 800ba56:	f8df a05c 	ldr.w	sl, [pc, #92]	@ 800bab4 <_dtoa_r+0xb84>
 800ba5a:	b11b      	cbz	r3, 800ba64 <_dtoa_r+0xb34>
 800ba5c:	f10a 0308 	add.w	r3, sl, #8
 800ba60:	9a23      	ldr	r2, [sp, #140]	@ 0x8c
 800ba62:	6013      	str	r3, [r2, #0]
 800ba64:	4650      	mov	r0, sl
 800ba66:	b019      	add	sp, #100	@ 0x64
 800ba68:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ba6c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800ba6e:	2b01      	cmp	r3, #1
 800ba70:	f77f ae37 	ble.w	800b6e2 <_dtoa_r+0x7b2>
 800ba74:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800ba76:	930a      	str	r3, [sp, #40]	@ 0x28
 800ba78:	2001      	movs	r0, #1
 800ba7a:	e655      	b.n	800b728 <_dtoa_r+0x7f8>
 800ba7c:	9b00      	ldr	r3, [sp, #0]
 800ba7e:	2b00      	cmp	r3, #0
 800ba80:	f77f aed6 	ble.w	800b830 <_dtoa_r+0x900>
 800ba84:	4656      	mov	r6, sl
 800ba86:	4621      	mov	r1, r4
 800ba88:	4648      	mov	r0, r9
 800ba8a:	f7ff f9c6 	bl	800ae1a <quorem>
 800ba8e:	f100 0830 	add.w	r8, r0, #48	@ 0x30
 800ba92:	f806 8b01 	strb.w	r8, [r6], #1
 800ba96:	9b00      	ldr	r3, [sp, #0]
 800ba98:	eba6 020a 	sub.w	r2, r6, sl
 800ba9c:	4293      	cmp	r3, r2
 800ba9e:	ddb3      	ble.n	800ba08 <_dtoa_r+0xad8>
 800baa0:	4649      	mov	r1, r9
 800baa2:	2300      	movs	r3, #0
 800baa4:	220a      	movs	r2, #10
 800baa6:	4658      	mov	r0, fp
 800baa8:	f000 f968 	bl	800bd7c <__multadd>
 800baac:	4681      	mov	r9, r0
 800baae:	e7ea      	b.n	800ba86 <_dtoa_r+0xb56>
 800bab0:	0800e18c 	.word	0x0800e18c
 800bab4:	0800e110 	.word	0x0800e110

0800bab8 <_free_r>:
 800bab8:	b538      	push	{r3, r4, r5, lr}
 800baba:	4605      	mov	r5, r0
 800babc:	2900      	cmp	r1, #0
 800babe:	d041      	beq.n	800bb44 <_free_r+0x8c>
 800bac0:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800bac4:	1f0c      	subs	r4, r1, #4
 800bac6:	2b00      	cmp	r3, #0
 800bac8:	bfb8      	it	lt
 800baca:	18e4      	addlt	r4, r4, r3
 800bacc:	f000 f8e8 	bl	800bca0 <__malloc_lock>
 800bad0:	4a1d      	ldr	r2, [pc, #116]	@ (800bb48 <_free_r+0x90>)
 800bad2:	6813      	ldr	r3, [r2, #0]
 800bad4:	b933      	cbnz	r3, 800bae4 <_free_r+0x2c>
 800bad6:	6063      	str	r3, [r4, #4]
 800bad8:	6014      	str	r4, [r2, #0]
 800bada:	4628      	mov	r0, r5
 800badc:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800bae0:	f000 b8e4 	b.w	800bcac <__malloc_unlock>
 800bae4:	42a3      	cmp	r3, r4
 800bae6:	d908      	bls.n	800bafa <_free_r+0x42>
 800bae8:	6820      	ldr	r0, [r4, #0]
 800baea:	1821      	adds	r1, r4, r0
 800baec:	428b      	cmp	r3, r1
 800baee:	bf01      	itttt	eq
 800baf0:	6819      	ldreq	r1, [r3, #0]
 800baf2:	685b      	ldreq	r3, [r3, #4]
 800baf4:	1809      	addeq	r1, r1, r0
 800baf6:	6021      	streq	r1, [r4, #0]
 800baf8:	e7ed      	b.n	800bad6 <_free_r+0x1e>
 800bafa:	461a      	mov	r2, r3
 800bafc:	685b      	ldr	r3, [r3, #4]
 800bafe:	b10b      	cbz	r3, 800bb04 <_free_r+0x4c>
 800bb00:	42a3      	cmp	r3, r4
 800bb02:	d9fa      	bls.n	800bafa <_free_r+0x42>
 800bb04:	6811      	ldr	r1, [r2, #0]
 800bb06:	1850      	adds	r0, r2, r1
 800bb08:	42a0      	cmp	r0, r4
 800bb0a:	d10b      	bne.n	800bb24 <_free_r+0x6c>
 800bb0c:	6820      	ldr	r0, [r4, #0]
 800bb0e:	4401      	add	r1, r0
 800bb10:	1850      	adds	r0, r2, r1
 800bb12:	4283      	cmp	r3, r0
 800bb14:	6011      	str	r1, [r2, #0]
 800bb16:	d1e0      	bne.n	800bada <_free_r+0x22>
 800bb18:	6818      	ldr	r0, [r3, #0]
 800bb1a:	685b      	ldr	r3, [r3, #4]
 800bb1c:	6053      	str	r3, [r2, #4]
 800bb1e:	4408      	add	r0, r1
 800bb20:	6010      	str	r0, [r2, #0]
 800bb22:	e7da      	b.n	800bada <_free_r+0x22>
 800bb24:	d902      	bls.n	800bb2c <_free_r+0x74>
 800bb26:	230c      	movs	r3, #12
 800bb28:	602b      	str	r3, [r5, #0]
 800bb2a:	e7d6      	b.n	800bada <_free_r+0x22>
 800bb2c:	6820      	ldr	r0, [r4, #0]
 800bb2e:	1821      	adds	r1, r4, r0
 800bb30:	428b      	cmp	r3, r1
 800bb32:	bf04      	itt	eq
 800bb34:	6819      	ldreq	r1, [r3, #0]
 800bb36:	685b      	ldreq	r3, [r3, #4]
 800bb38:	6063      	str	r3, [r4, #4]
 800bb3a:	bf04      	itt	eq
 800bb3c:	1809      	addeq	r1, r1, r0
 800bb3e:	6021      	streq	r1, [r4, #0]
 800bb40:	6054      	str	r4, [r2, #4]
 800bb42:	e7ca      	b.n	800bada <_free_r+0x22>
 800bb44:	bd38      	pop	{r3, r4, r5, pc}
 800bb46:	bf00      	nop
 800bb48:	20019f34 	.word	0x20019f34

0800bb4c <malloc>:
 800bb4c:	4b02      	ldr	r3, [pc, #8]	@ (800bb58 <malloc+0xc>)
 800bb4e:	4601      	mov	r1, r0
 800bb50:	6818      	ldr	r0, [r3, #0]
 800bb52:	f000 b825 	b.w	800bba0 <_malloc_r>
 800bb56:	bf00      	nop
 800bb58:	20000020 	.word	0x20000020

0800bb5c <sbrk_aligned>:
 800bb5c:	b570      	push	{r4, r5, r6, lr}
 800bb5e:	4e0f      	ldr	r6, [pc, #60]	@ (800bb9c <sbrk_aligned+0x40>)
 800bb60:	460c      	mov	r4, r1
 800bb62:	6831      	ldr	r1, [r6, #0]
 800bb64:	4605      	mov	r5, r0
 800bb66:	b911      	cbnz	r1, 800bb6e <sbrk_aligned+0x12>
 800bb68:	f000 ff60 	bl	800ca2c <_sbrk_r>
 800bb6c:	6030      	str	r0, [r6, #0]
 800bb6e:	4621      	mov	r1, r4
 800bb70:	4628      	mov	r0, r5
 800bb72:	f000 ff5b 	bl	800ca2c <_sbrk_r>
 800bb76:	1c43      	adds	r3, r0, #1
 800bb78:	d103      	bne.n	800bb82 <sbrk_aligned+0x26>
 800bb7a:	f04f 34ff 	mov.w	r4, #4294967295
 800bb7e:	4620      	mov	r0, r4
 800bb80:	bd70      	pop	{r4, r5, r6, pc}
 800bb82:	1cc4      	adds	r4, r0, #3
 800bb84:	f024 0403 	bic.w	r4, r4, #3
 800bb88:	42a0      	cmp	r0, r4
 800bb8a:	d0f8      	beq.n	800bb7e <sbrk_aligned+0x22>
 800bb8c:	1a21      	subs	r1, r4, r0
 800bb8e:	4628      	mov	r0, r5
 800bb90:	f000 ff4c 	bl	800ca2c <_sbrk_r>
 800bb94:	3001      	adds	r0, #1
 800bb96:	d1f2      	bne.n	800bb7e <sbrk_aligned+0x22>
 800bb98:	e7ef      	b.n	800bb7a <sbrk_aligned+0x1e>
 800bb9a:	bf00      	nop
 800bb9c:	20019f30 	.word	0x20019f30

0800bba0 <_malloc_r>:
 800bba0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800bba4:	1ccd      	adds	r5, r1, #3
 800bba6:	f025 0503 	bic.w	r5, r5, #3
 800bbaa:	3508      	adds	r5, #8
 800bbac:	2d0c      	cmp	r5, #12
 800bbae:	bf38      	it	cc
 800bbb0:	250c      	movcc	r5, #12
 800bbb2:	2d00      	cmp	r5, #0
 800bbb4:	4606      	mov	r6, r0
 800bbb6:	db01      	blt.n	800bbbc <_malloc_r+0x1c>
 800bbb8:	42a9      	cmp	r1, r5
 800bbba:	d904      	bls.n	800bbc6 <_malloc_r+0x26>
 800bbbc:	230c      	movs	r3, #12
 800bbbe:	6033      	str	r3, [r6, #0]
 800bbc0:	2000      	movs	r0, #0
 800bbc2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800bbc6:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 800bc9c <_malloc_r+0xfc>
 800bbca:	f000 f869 	bl	800bca0 <__malloc_lock>
 800bbce:	f8d8 3000 	ldr.w	r3, [r8]
 800bbd2:	461c      	mov	r4, r3
 800bbd4:	bb44      	cbnz	r4, 800bc28 <_malloc_r+0x88>
 800bbd6:	4629      	mov	r1, r5
 800bbd8:	4630      	mov	r0, r6
 800bbda:	f7ff ffbf 	bl	800bb5c <sbrk_aligned>
 800bbde:	1c43      	adds	r3, r0, #1
 800bbe0:	4604      	mov	r4, r0
 800bbe2:	d158      	bne.n	800bc96 <_malloc_r+0xf6>
 800bbe4:	f8d8 4000 	ldr.w	r4, [r8]
 800bbe8:	4627      	mov	r7, r4
 800bbea:	2f00      	cmp	r7, #0
 800bbec:	d143      	bne.n	800bc76 <_malloc_r+0xd6>
 800bbee:	2c00      	cmp	r4, #0
 800bbf0:	d04b      	beq.n	800bc8a <_malloc_r+0xea>
 800bbf2:	6823      	ldr	r3, [r4, #0]
 800bbf4:	4639      	mov	r1, r7
 800bbf6:	4630      	mov	r0, r6
 800bbf8:	eb04 0903 	add.w	r9, r4, r3
 800bbfc:	f000 ff16 	bl	800ca2c <_sbrk_r>
 800bc00:	4581      	cmp	r9, r0
 800bc02:	d142      	bne.n	800bc8a <_malloc_r+0xea>
 800bc04:	6821      	ldr	r1, [r4, #0]
 800bc06:	1a6d      	subs	r5, r5, r1
 800bc08:	4629      	mov	r1, r5
 800bc0a:	4630      	mov	r0, r6
 800bc0c:	f7ff ffa6 	bl	800bb5c <sbrk_aligned>
 800bc10:	3001      	adds	r0, #1
 800bc12:	d03a      	beq.n	800bc8a <_malloc_r+0xea>
 800bc14:	6823      	ldr	r3, [r4, #0]
 800bc16:	442b      	add	r3, r5
 800bc18:	6023      	str	r3, [r4, #0]
 800bc1a:	f8d8 3000 	ldr.w	r3, [r8]
 800bc1e:	685a      	ldr	r2, [r3, #4]
 800bc20:	bb62      	cbnz	r2, 800bc7c <_malloc_r+0xdc>
 800bc22:	f8c8 7000 	str.w	r7, [r8]
 800bc26:	e00f      	b.n	800bc48 <_malloc_r+0xa8>
 800bc28:	6822      	ldr	r2, [r4, #0]
 800bc2a:	1b52      	subs	r2, r2, r5
 800bc2c:	d420      	bmi.n	800bc70 <_malloc_r+0xd0>
 800bc2e:	2a0b      	cmp	r2, #11
 800bc30:	d917      	bls.n	800bc62 <_malloc_r+0xc2>
 800bc32:	1961      	adds	r1, r4, r5
 800bc34:	42a3      	cmp	r3, r4
 800bc36:	6025      	str	r5, [r4, #0]
 800bc38:	bf18      	it	ne
 800bc3a:	6059      	strne	r1, [r3, #4]
 800bc3c:	6863      	ldr	r3, [r4, #4]
 800bc3e:	bf08      	it	eq
 800bc40:	f8c8 1000 	streq.w	r1, [r8]
 800bc44:	5162      	str	r2, [r4, r5]
 800bc46:	604b      	str	r3, [r1, #4]
 800bc48:	4630      	mov	r0, r6
 800bc4a:	f000 f82f 	bl	800bcac <__malloc_unlock>
 800bc4e:	f104 000b 	add.w	r0, r4, #11
 800bc52:	1d23      	adds	r3, r4, #4
 800bc54:	f020 0007 	bic.w	r0, r0, #7
 800bc58:	1ac2      	subs	r2, r0, r3
 800bc5a:	bf1c      	itt	ne
 800bc5c:	1a1b      	subne	r3, r3, r0
 800bc5e:	50a3      	strne	r3, [r4, r2]
 800bc60:	e7af      	b.n	800bbc2 <_malloc_r+0x22>
 800bc62:	6862      	ldr	r2, [r4, #4]
 800bc64:	42a3      	cmp	r3, r4
 800bc66:	bf0c      	ite	eq
 800bc68:	f8c8 2000 	streq.w	r2, [r8]
 800bc6c:	605a      	strne	r2, [r3, #4]
 800bc6e:	e7eb      	b.n	800bc48 <_malloc_r+0xa8>
 800bc70:	4623      	mov	r3, r4
 800bc72:	6864      	ldr	r4, [r4, #4]
 800bc74:	e7ae      	b.n	800bbd4 <_malloc_r+0x34>
 800bc76:	463c      	mov	r4, r7
 800bc78:	687f      	ldr	r7, [r7, #4]
 800bc7a:	e7b6      	b.n	800bbea <_malloc_r+0x4a>
 800bc7c:	461a      	mov	r2, r3
 800bc7e:	685b      	ldr	r3, [r3, #4]
 800bc80:	42a3      	cmp	r3, r4
 800bc82:	d1fb      	bne.n	800bc7c <_malloc_r+0xdc>
 800bc84:	2300      	movs	r3, #0
 800bc86:	6053      	str	r3, [r2, #4]
 800bc88:	e7de      	b.n	800bc48 <_malloc_r+0xa8>
 800bc8a:	230c      	movs	r3, #12
 800bc8c:	6033      	str	r3, [r6, #0]
 800bc8e:	4630      	mov	r0, r6
 800bc90:	f000 f80c 	bl	800bcac <__malloc_unlock>
 800bc94:	e794      	b.n	800bbc0 <_malloc_r+0x20>
 800bc96:	6005      	str	r5, [r0, #0]
 800bc98:	e7d6      	b.n	800bc48 <_malloc_r+0xa8>
 800bc9a:	bf00      	nop
 800bc9c:	20019f34 	.word	0x20019f34

0800bca0 <__malloc_lock>:
 800bca0:	4801      	ldr	r0, [pc, #4]	@ (800bca8 <__malloc_lock+0x8>)
 800bca2:	f7ff b8aa 	b.w	800adfa <__retarget_lock_acquire_recursive>
 800bca6:	bf00      	nop
 800bca8:	20019f2c 	.word	0x20019f2c

0800bcac <__malloc_unlock>:
 800bcac:	4801      	ldr	r0, [pc, #4]	@ (800bcb4 <__malloc_unlock+0x8>)
 800bcae:	f7ff b8a5 	b.w	800adfc <__retarget_lock_release_recursive>
 800bcb2:	bf00      	nop
 800bcb4:	20019f2c 	.word	0x20019f2c

0800bcb8 <_Balloc>:
 800bcb8:	b570      	push	{r4, r5, r6, lr}
 800bcba:	69c6      	ldr	r6, [r0, #28]
 800bcbc:	4604      	mov	r4, r0
 800bcbe:	460d      	mov	r5, r1
 800bcc0:	b976      	cbnz	r6, 800bce0 <_Balloc+0x28>
 800bcc2:	2010      	movs	r0, #16
 800bcc4:	f7ff ff42 	bl	800bb4c <malloc>
 800bcc8:	4602      	mov	r2, r0
 800bcca:	61e0      	str	r0, [r4, #28]
 800bccc:	b920      	cbnz	r0, 800bcd8 <_Balloc+0x20>
 800bcce:	4b18      	ldr	r3, [pc, #96]	@ (800bd30 <_Balloc+0x78>)
 800bcd0:	4818      	ldr	r0, [pc, #96]	@ (800bd34 <_Balloc+0x7c>)
 800bcd2:	216b      	movs	r1, #107	@ 0x6b
 800bcd4:	f000 feba 	bl	800ca4c <__assert_func>
 800bcd8:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800bcdc:	6006      	str	r6, [r0, #0]
 800bcde:	60c6      	str	r6, [r0, #12]
 800bce0:	69e6      	ldr	r6, [r4, #28]
 800bce2:	68f3      	ldr	r3, [r6, #12]
 800bce4:	b183      	cbz	r3, 800bd08 <_Balloc+0x50>
 800bce6:	69e3      	ldr	r3, [r4, #28]
 800bce8:	68db      	ldr	r3, [r3, #12]
 800bcea:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800bcee:	b9b8      	cbnz	r0, 800bd20 <_Balloc+0x68>
 800bcf0:	2101      	movs	r1, #1
 800bcf2:	fa01 f605 	lsl.w	r6, r1, r5
 800bcf6:	1d72      	adds	r2, r6, #5
 800bcf8:	0092      	lsls	r2, r2, #2
 800bcfa:	4620      	mov	r0, r4
 800bcfc:	f000 fec4 	bl	800ca88 <_calloc_r>
 800bd00:	b160      	cbz	r0, 800bd1c <_Balloc+0x64>
 800bd02:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800bd06:	e00e      	b.n	800bd26 <_Balloc+0x6e>
 800bd08:	2221      	movs	r2, #33	@ 0x21
 800bd0a:	2104      	movs	r1, #4
 800bd0c:	4620      	mov	r0, r4
 800bd0e:	f000 febb 	bl	800ca88 <_calloc_r>
 800bd12:	69e3      	ldr	r3, [r4, #28]
 800bd14:	60f0      	str	r0, [r6, #12]
 800bd16:	68db      	ldr	r3, [r3, #12]
 800bd18:	2b00      	cmp	r3, #0
 800bd1a:	d1e4      	bne.n	800bce6 <_Balloc+0x2e>
 800bd1c:	2000      	movs	r0, #0
 800bd1e:	bd70      	pop	{r4, r5, r6, pc}
 800bd20:	6802      	ldr	r2, [r0, #0]
 800bd22:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800bd26:	2300      	movs	r3, #0
 800bd28:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800bd2c:	e7f7      	b.n	800bd1e <_Balloc+0x66>
 800bd2e:	bf00      	nop
 800bd30:	0800e11d 	.word	0x0800e11d
 800bd34:	0800e19d 	.word	0x0800e19d

0800bd38 <_Bfree>:
 800bd38:	b570      	push	{r4, r5, r6, lr}
 800bd3a:	69c6      	ldr	r6, [r0, #28]
 800bd3c:	4605      	mov	r5, r0
 800bd3e:	460c      	mov	r4, r1
 800bd40:	b976      	cbnz	r6, 800bd60 <_Bfree+0x28>
 800bd42:	2010      	movs	r0, #16
 800bd44:	f7ff ff02 	bl	800bb4c <malloc>
 800bd48:	4602      	mov	r2, r0
 800bd4a:	61e8      	str	r0, [r5, #28]
 800bd4c:	b920      	cbnz	r0, 800bd58 <_Bfree+0x20>
 800bd4e:	4b09      	ldr	r3, [pc, #36]	@ (800bd74 <_Bfree+0x3c>)
 800bd50:	4809      	ldr	r0, [pc, #36]	@ (800bd78 <_Bfree+0x40>)
 800bd52:	218f      	movs	r1, #143	@ 0x8f
 800bd54:	f000 fe7a 	bl	800ca4c <__assert_func>
 800bd58:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800bd5c:	6006      	str	r6, [r0, #0]
 800bd5e:	60c6      	str	r6, [r0, #12]
 800bd60:	b13c      	cbz	r4, 800bd72 <_Bfree+0x3a>
 800bd62:	69eb      	ldr	r3, [r5, #28]
 800bd64:	6862      	ldr	r2, [r4, #4]
 800bd66:	68db      	ldr	r3, [r3, #12]
 800bd68:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800bd6c:	6021      	str	r1, [r4, #0]
 800bd6e:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800bd72:	bd70      	pop	{r4, r5, r6, pc}
 800bd74:	0800e11d 	.word	0x0800e11d
 800bd78:	0800e19d 	.word	0x0800e19d

0800bd7c <__multadd>:
 800bd7c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800bd80:	690d      	ldr	r5, [r1, #16]
 800bd82:	4607      	mov	r7, r0
 800bd84:	460c      	mov	r4, r1
 800bd86:	461e      	mov	r6, r3
 800bd88:	f101 0c14 	add.w	ip, r1, #20
 800bd8c:	2000      	movs	r0, #0
 800bd8e:	f8dc 3000 	ldr.w	r3, [ip]
 800bd92:	b299      	uxth	r1, r3
 800bd94:	fb02 6101 	mla	r1, r2, r1, r6
 800bd98:	0c1e      	lsrs	r6, r3, #16
 800bd9a:	0c0b      	lsrs	r3, r1, #16
 800bd9c:	fb02 3306 	mla	r3, r2, r6, r3
 800bda0:	b289      	uxth	r1, r1
 800bda2:	3001      	adds	r0, #1
 800bda4:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 800bda8:	4285      	cmp	r5, r0
 800bdaa:	f84c 1b04 	str.w	r1, [ip], #4
 800bdae:	ea4f 4613 	mov.w	r6, r3, lsr #16
 800bdb2:	dcec      	bgt.n	800bd8e <__multadd+0x12>
 800bdb4:	b30e      	cbz	r6, 800bdfa <__multadd+0x7e>
 800bdb6:	68a3      	ldr	r3, [r4, #8]
 800bdb8:	42ab      	cmp	r3, r5
 800bdba:	dc19      	bgt.n	800bdf0 <__multadd+0x74>
 800bdbc:	6861      	ldr	r1, [r4, #4]
 800bdbe:	4638      	mov	r0, r7
 800bdc0:	3101      	adds	r1, #1
 800bdc2:	f7ff ff79 	bl	800bcb8 <_Balloc>
 800bdc6:	4680      	mov	r8, r0
 800bdc8:	b928      	cbnz	r0, 800bdd6 <__multadd+0x5a>
 800bdca:	4602      	mov	r2, r0
 800bdcc:	4b0c      	ldr	r3, [pc, #48]	@ (800be00 <__multadd+0x84>)
 800bdce:	480d      	ldr	r0, [pc, #52]	@ (800be04 <__multadd+0x88>)
 800bdd0:	21ba      	movs	r1, #186	@ 0xba
 800bdd2:	f000 fe3b 	bl	800ca4c <__assert_func>
 800bdd6:	6922      	ldr	r2, [r4, #16]
 800bdd8:	3202      	adds	r2, #2
 800bdda:	f104 010c 	add.w	r1, r4, #12
 800bdde:	0092      	lsls	r2, r2, #2
 800bde0:	300c      	adds	r0, #12
 800bde2:	f7ff f80c 	bl	800adfe <memcpy>
 800bde6:	4621      	mov	r1, r4
 800bde8:	4638      	mov	r0, r7
 800bdea:	f7ff ffa5 	bl	800bd38 <_Bfree>
 800bdee:	4644      	mov	r4, r8
 800bdf0:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800bdf4:	3501      	adds	r5, #1
 800bdf6:	615e      	str	r6, [r3, #20]
 800bdf8:	6125      	str	r5, [r4, #16]
 800bdfa:	4620      	mov	r0, r4
 800bdfc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800be00:	0800e18c 	.word	0x0800e18c
 800be04:	0800e19d 	.word	0x0800e19d

0800be08 <__hi0bits>:
 800be08:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 800be0c:	4603      	mov	r3, r0
 800be0e:	bf36      	itet	cc
 800be10:	0403      	lslcc	r3, r0, #16
 800be12:	2000      	movcs	r0, #0
 800be14:	2010      	movcc	r0, #16
 800be16:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800be1a:	bf3c      	itt	cc
 800be1c:	021b      	lslcc	r3, r3, #8
 800be1e:	3008      	addcc	r0, #8
 800be20:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800be24:	bf3c      	itt	cc
 800be26:	011b      	lslcc	r3, r3, #4
 800be28:	3004      	addcc	r0, #4
 800be2a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800be2e:	bf3c      	itt	cc
 800be30:	009b      	lslcc	r3, r3, #2
 800be32:	3002      	addcc	r0, #2
 800be34:	2b00      	cmp	r3, #0
 800be36:	db05      	blt.n	800be44 <__hi0bits+0x3c>
 800be38:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 800be3c:	f100 0001 	add.w	r0, r0, #1
 800be40:	bf08      	it	eq
 800be42:	2020      	moveq	r0, #32
 800be44:	4770      	bx	lr

0800be46 <__lo0bits>:
 800be46:	6803      	ldr	r3, [r0, #0]
 800be48:	4602      	mov	r2, r0
 800be4a:	f013 0007 	ands.w	r0, r3, #7
 800be4e:	d00b      	beq.n	800be68 <__lo0bits+0x22>
 800be50:	07d9      	lsls	r1, r3, #31
 800be52:	d421      	bmi.n	800be98 <__lo0bits+0x52>
 800be54:	0798      	lsls	r0, r3, #30
 800be56:	bf49      	itett	mi
 800be58:	085b      	lsrmi	r3, r3, #1
 800be5a:	089b      	lsrpl	r3, r3, #2
 800be5c:	2001      	movmi	r0, #1
 800be5e:	6013      	strmi	r3, [r2, #0]
 800be60:	bf5c      	itt	pl
 800be62:	6013      	strpl	r3, [r2, #0]
 800be64:	2002      	movpl	r0, #2
 800be66:	4770      	bx	lr
 800be68:	b299      	uxth	r1, r3
 800be6a:	b909      	cbnz	r1, 800be70 <__lo0bits+0x2a>
 800be6c:	0c1b      	lsrs	r3, r3, #16
 800be6e:	2010      	movs	r0, #16
 800be70:	b2d9      	uxtb	r1, r3
 800be72:	b909      	cbnz	r1, 800be78 <__lo0bits+0x32>
 800be74:	3008      	adds	r0, #8
 800be76:	0a1b      	lsrs	r3, r3, #8
 800be78:	0719      	lsls	r1, r3, #28
 800be7a:	bf04      	itt	eq
 800be7c:	091b      	lsreq	r3, r3, #4
 800be7e:	3004      	addeq	r0, #4
 800be80:	0799      	lsls	r1, r3, #30
 800be82:	bf04      	itt	eq
 800be84:	089b      	lsreq	r3, r3, #2
 800be86:	3002      	addeq	r0, #2
 800be88:	07d9      	lsls	r1, r3, #31
 800be8a:	d403      	bmi.n	800be94 <__lo0bits+0x4e>
 800be8c:	085b      	lsrs	r3, r3, #1
 800be8e:	f100 0001 	add.w	r0, r0, #1
 800be92:	d003      	beq.n	800be9c <__lo0bits+0x56>
 800be94:	6013      	str	r3, [r2, #0]
 800be96:	4770      	bx	lr
 800be98:	2000      	movs	r0, #0
 800be9a:	4770      	bx	lr
 800be9c:	2020      	movs	r0, #32
 800be9e:	4770      	bx	lr

0800bea0 <__i2b>:
 800bea0:	b510      	push	{r4, lr}
 800bea2:	460c      	mov	r4, r1
 800bea4:	2101      	movs	r1, #1
 800bea6:	f7ff ff07 	bl	800bcb8 <_Balloc>
 800beaa:	4602      	mov	r2, r0
 800beac:	b928      	cbnz	r0, 800beba <__i2b+0x1a>
 800beae:	4b05      	ldr	r3, [pc, #20]	@ (800bec4 <__i2b+0x24>)
 800beb0:	4805      	ldr	r0, [pc, #20]	@ (800bec8 <__i2b+0x28>)
 800beb2:	f240 1145 	movw	r1, #325	@ 0x145
 800beb6:	f000 fdc9 	bl	800ca4c <__assert_func>
 800beba:	2301      	movs	r3, #1
 800bebc:	6144      	str	r4, [r0, #20]
 800bebe:	6103      	str	r3, [r0, #16]
 800bec0:	bd10      	pop	{r4, pc}
 800bec2:	bf00      	nop
 800bec4:	0800e18c 	.word	0x0800e18c
 800bec8:	0800e19d 	.word	0x0800e19d

0800becc <__multiply>:
 800becc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800bed0:	4614      	mov	r4, r2
 800bed2:	690a      	ldr	r2, [r1, #16]
 800bed4:	6923      	ldr	r3, [r4, #16]
 800bed6:	429a      	cmp	r2, r3
 800bed8:	bfa8      	it	ge
 800beda:	4623      	movge	r3, r4
 800bedc:	460f      	mov	r7, r1
 800bede:	bfa4      	itt	ge
 800bee0:	460c      	movge	r4, r1
 800bee2:	461f      	movge	r7, r3
 800bee4:	f8d4 a010 	ldr.w	sl, [r4, #16]
 800bee8:	f8d7 9010 	ldr.w	r9, [r7, #16]
 800beec:	68a3      	ldr	r3, [r4, #8]
 800beee:	6861      	ldr	r1, [r4, #4]
 800bef0:	eb0a 0609 	add.w	r6, sl, r9
 800bef4:	42b3      	cmp	r3, r6
 800bef6:	b085      	sub	sp, #20
 800bef8:	bfb8      	it	lt
 800befa:	3101      	addlt	r1, #1
 800befc:	f7ff fedc 	bl	800bcb8 <_Balloc>
 800bf00:	b930      	cbnz	r0, 800bf10 <__multiply+0x44>
 800bf02:	4602      	mov	r2, r0
 800bf04:	4b44      	ldr	r3, [pc, #272]	@ (800c018 <__multiply+0x14c>)
 800bf06:	4845      	ldr	r0, [pc, #276]	@ (800c01c <__multiply+0x150>)
 800bf08:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 800bf0c:	f000 fd9e 	bl	800ca4c <__assert_func>
 800bf10:	f100 0514 	add.w	r5, r0, #20
 800bf14:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 800bf18:	462b      	mov	r3, r5
 800bf1a:	2200      	movs	r2, #0
 800bf1c:	4543      	cmp	r3, r8
 800bf1e:	d321      	bcc.n	800bf64 <__multiply+0x98>
 800bf20:	f107 0114 	add.w	r1, r7, #20
 800bf24:	f104 0214 	add.w	r2, r4, #20
 800bf28:	eb02 028a 	add.w	r2, r2, sl, lsl #2
 800bf2c:	eb01 0389 	add.w	r3, r1, r9, lsl #2
 800bf30:	9302      	str	r3, [sp, #8]
 800bf32:	1b13      	subs	r3, r2, r4
 800bf34:	3b15      	subs	r3, #21
 800bf36:	f023 0303 	bic.w	r3, r3, #3
 800bf3a:	3304      	adds	r3, #4
 800bf3c:	f104 0715 	add.w	r7, r4, #21
 800bf40:	42ba      	cmp	r2, r7
 800bf42:	bf38      	it	cc
 800bf44:	2304      	movcc	r3, #4
 800bf46:	9301      	str	r3, [sp, #4]
 800bf48:	9b02      	ldr	r3, [sp, #8]
 800bf4a:	9103      	str	r1, [sp, #12]
 800bf4c:	428b      	cmp	r3, r1
 800bf4e:	d80c      	bhi.n	800bf6a <__multiply+0x9e>
 800bf50:	2e00      	cmp	r6, #0
 800bf52:	dd03      	ble.n	800bf5c <__multiply+0x90>
 800bf54:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 800bf58:	2b00      	cmp	r3, #0
 800bf5a:	d05b      	beq.n	800c014 <__multiply+0x148>
 800bf5c:	6106      	str	r6, [r0, #16]
 800bf5e:	b005      	add	sp, #20
 800bf60:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800bf64:	f843 2b04 	str.w	r2, [r3], #4
 800bf68:	e7d8      	b.n	800bf1c <__multiply+0x50>
 800bf6a:	f8b1 a000 	ldrh.w	sl, [r1]
 800bf6e:	f1ba 0f00 	cmp.w	sl, #0
 800bf72:	d024      	beq.n	800bfbe <__multiply+0xf2>
 800bf74:	f104 0e14 	add.w	lr, r4, #20
 800bf78:	46a9      	mov	r9, r5
 800bf7a:	f04f 0c00 	mov.w	ip, #0
 800bf7e:	f85e 7b04 	ldr.w	r7, [lr], #4
 800bf82:	f8d9 3000 	ldr.w	r3, [r9]
 800bf86:	fa1f fb87 	uxth.w	fp, r7
 800bf8a:	b29b      	uxth	r3, r3
 800bf8c:	fb0a 330b 	mla	r3, sl, fp, r3
 800bf90:	ea4f 4b17 	mov.w	fp, r7, lsr #16
 800bf94:	f8d9 7000 	ldr.w	r7, [r9]
 800bf98:	4463      	add	r3, ip
 800bf9a:	ea4f 4c17 	mov.w	ip, r7, lsr #16
 800bf9e:	fb0a c70b 	mla	r7, sl, fp, ip
 800bfa2:	eb07 4713 	add.w	r7, r7, r3, lsr #16
 800bfa6:	b29b      	uxth	r3, r3
 800bfa8:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 800bfac:	4572      	cmp	r2, lr
 800bfae:	f849 3b04 	str.w	r3, [r9], #4
 800bfb2:	ea4f 4c17 	mov.w	ip, r7, lsr #16
 800bfb6:	d8e2      	bhi.n	800bf7e <__multiply+0xb2>
 800bfb8:	9b01      	ldr	r3, [sp, #4]
 800bfba:	f845 c003 	str.w	ip, [r5, r3]
 800bfbe:	9b03      	ldr	r3, [sp, #12]
 800bfc0:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 800bfc4:	3104      	adds	r1, #4
 800bfc6:	f1b9 0f00 	cmp.w	r9, #0
 800bfca:	d021      	beq.n	800c010 <__multiply+0x144>
 800bfcc:	682b      	ldr	r3, [r5, #0]
 800bfce:	f104 0c14 	add.w	ip, r4, #20
 800bfd2:	46ae      	mov	lr, r5
 800bfd4:	f04f 0a00 	mov.w	sl, #0
 800bfd8:	f8bc b000 	ldrh.w	fp, [ip]
 800bfdc:	f8be 7002 	ldrh.w	r7, [lr, #2]
 800bfe0:	fb09 770b 	mla	r7, r9, fp, r7
 800bfe4:	4457      	add	r7, sl
 800bfe6:	b29b      	uxth	r3, r3
 800bfe8:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 800bfec:	f84e 3b04 	str.w	r3, [lr], #4
 800bff0:	f85c 3b04 	ldr.w	r3, [ip], #4
 800bff4:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800bff8:	f8be 3000 	ldrh.w	r3, [lr]
 800bffc:	fb09 330a 	mla	r3, r9, sl, r3
 800c000:	eb03 4317 	add.w	r3, r3, r7, lsr #16
 800c004:	4562      	cmp	r2, ip
 800c006:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800c00a:	d8e5      	bhi.n	800bfd8 <__multiply+0x10c>
 800c00c:	9f01      	ldr	r7, [sp, #4]
 800c00e:	51eb      	str	r3, [r5, r7]
 800c010:	3504      	adds	r5, #4
 800c012:	e799      	b.n	800bf48 <__multiply+0x7c>
 800c014:	3e01      	subs	r6, #1
 800c016:	e79b      	b.n	800bf50 <__multiply+0x84>
 800c018:	0800e18c 	.word	0x0800e18c
 800c01c:	0800e19d 	.word	0x0800e19d

0800c020 <__pow5mult>:
 800c020:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800c024:	4615      	mov	r5, r2
 800c026:	f012 0203 	ands.w	r2, r2, #3
 800c02a:	4607      	mov	r7, r0
 800c02c:	460e      	mov	r6, r1
 800c02e:	d007      	beq.n	800c040 <__pow5mult+0x20>
 800c030:	4c25      	ldr	r4, [pc, #148]	@ (800c0c8 <__pow5mult+0xa8>)
 800c032:	3a01      	subs	r2, #1
 800c034:	2300      	movs	r3, #0
 800c036:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800c03a:	f7ff fe9f 	bl	800bd7c <__multadd>
 800c03e:	4606      	mov	r6, r0
 800c040:	10ad      	asrs	r5, r5, #2
 800c042:	d03d      	beq.n	800c0c0 <__pow5mult+0xa0>
 800c044:	69fc      	ldr	r4, [r7, #28]
 800c046:	b97c      	cbnz	r4, 800c068 <__pow5mult+0x48>
 800c048:	2010      	movs	r0, #16
 800c04a:	f7ff fd7f 	bl	800bb4c <malloc>
 800c04e:	4602      	mov	r2, r0
 800c050:	61f8      	str	r0, [r7, #28]
 800c052:	b928      	cbnz	r0, 800c060 <__pow5mult+0x40>
 800c054:	4b1d      	ldr	r3, [pc, #116]	@ (800c0cc <__pow5mult+0xac>)
 800c056:	481e      	ldr	r0, [pc, #120]	@ (800c0d0 <__pow5mult+0xb0>)
 800c058:	f240 11b3 	movw	r1, #435	@ 0x1b3
 800c05c:	f000 fcf6 	bl	800ca4c <__assert_func>
 800c060:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800c064:	6004      	str	r4, [r0, #0]
 800c066:	60c4      	str	r4, [r0, #12]
 800c068:	f8d7 801c 	ldr.w	r8, [r7, #28]
 800c06c:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800c070:	b94c      	cbnz	r4, 800c086 <__pow5mult+0x66>
 800c072:	f240 2171 	movw	r1, #625	@ 0x271
 800c076:	4638      	mov	r0, r7
 800c078:	f7ff ff12 	bl	800bea0 <__i2b>
 800c07c:	2300      	movs	r3, #0
 800c07e:	f8c8 0008 	str.w	r0, [r8, #8]
 800c082:	4604      	mov	r4, r0
 800c084:	6003      	str	r3, [r0, #0]
 800c086:	f04f 0900 	mov.w	r9, #0
 800c08a:	07eb      	lsls	r3, r5, #31
 800c08c:	d50a      	bpl.n	800c0a4 <__pow5mult+0x84>
 800c08e:	4631      	mov	r1, r6
 800c090:	4622      	mov	r2, r4
 800c092:	4638      	mov	r0, r7
 800c094:	f7ff ff1a 	bl	800becc <__multiply>
 800c098:	4631      	mov	r1, r6
 800c09a:	4680      	mov	r8, r0
 800c09c:	4638      	mov	r0, r7
 800c09e:	f7ff fe4b 	bl	800bd38 <_Bfree>
 800c0a2:	4646      	mov	r6, r8
 800c0a4:	106d      	asrs	r5, r5, #1
 800c0a6:	d00b      	beq.n	800c0c0 <__pow5mult+0xa0>
 800c0a8:	6820      	ldr	r0, [r4, #0]
 800c0aa:	b938      	cbnz	r0, 800c0bc <__pow5mult+0x9c>
 800c0ac:	4622      	mov	r2, r4
 800c0ae:	4621      	mov	r1, r4
 800c0b0:	4638      	mov	r0, r7
 800c0b2:	f7ff ff0b 	bl	800becc <__multiply>
 800c0b6:	6020      	str	r0, [r4, #0]
 800c0b8:	f8c0 9000 	str.w	r9, [r0]
 800c0bc:	4604      	mov	r4, r0
 800c0be:	e7e4      	b.n	800c08a <__pow5mult+0x6a>
 800c0c0:	4630      	mov	r0, r6
 800c0c2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800c0c6:	bf00      	nop
 800c0c8:	0800e1f8 	.word	0x0800e1f8
 800c0cc:	0800e11d 	.word	0x0800e11d
 800c0d0:	0800e19d 	.word	0x0800e19d

0800c0d4 <__lshift>:
 800c0d4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800c0d8:	460c      	mov	r4, r1
 800c0da:	6849      	ldr	r1, [r1, #4]
 800c0dc:	6923      	ldr	r3, [r4, #16]
 800c0de:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800c0e2:	68a3      	ldr	r3, [r4, #8]
 800c0e4:	4607      	mov	r7, r0
 800c0e6:	4691      	mov	r9, r2
 800c0e8:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800c0ec:	f108 0601 	add.w	r6, r8, #1
 800c0f0:	42b3      	cmp	r3, r6
 800c0f2:	db0b      	blt.n	800c10c <__lshift+0x38>
 800c0f4:	4638      	mov	r0, r7
 800c0f6:	f7ff fddf 	bl	800bcb8 <_Balloc>
 800c0fa:	4605      	mov	r5, r0
 800c0fc:	b948      	cbnz	r0, 800c112 <__lshift+0x3e>
 800c0fe:	4602      	mov	r2, r0
 800c100:	4b28      	ldr	r3, [pc, #160]	@ (800c1a4 <__lshift+0xd0>)
 800c102:	4829      	ldr	r0, [pc, #164]	@ (800c1a8 <__lshift+0xd4>)
 800c104:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 800c108:	f000 fca0 	bl	800ca4c <__assert_func>
 800c10c:	3101      	adds	r1, #1
 800c10e:	005b      	lsls	r3, r3, #1
 800c110:	e7ee      	b.n	800c0f0 <__lshift+0x1c>
 800c112:	2300      	movs	r3, #0
 800c114:	f100 0114 	add.w	r1, r0, #20
 800c118:	f100 0210 	add.w	r2, r0, #16
 800c11c:	4618      	mov	r0, r3
 800c11e:	4553      	cmp	r3, sl
 800c120:	db33      	blt.n	800c18a <__lshift+0xb6>
 800c122:	6920      	ldr	r0, [r4, #16]
 800c124:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800c128:	f104 0314 	add.w	r3, r4, #20
 800c12c:	f019 091f 	ands.w	r9, r9, #31
 800c130:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800c134:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 800c138:	d02b      	beq.n	800c192 <__lshift+0xbe>
 800c13a:	f1c9 0e20 	rsb	lr, r9, #32
 800c13e:	468a      	mov	sl, r1
 800c140:	2200      	movs	r2, #0
 800c142:	6818      	ldr	r0, [r3, #0]
 800c144:	fa00 f009 	lsl.w	r0, r0, r9
 800c148:	4310      	orrs	r0, r2
 800c14a:	f84a 0b04 	str.w	r0, [sl], #4
 800c14e:	f853 2b04 	ldr.w	r2, [r3], #4
 800c152:	459c      	cmp	ip, r3
 800c154:	fa22 f20e 	lsr.w	r2, r2, lr
 800c158:	d8f3      	bhi.n	800c142 <__lshift+0x6e>
 800c15a:	ebac 0304 	sub.w	r3, ip, r4
 800c15e:	3b15      	subs	r3, #21
 800c160:	f023 0303 	bic.w	r3, r3, #3
 800c164:	3304      	adds	r3, #4
 800c166:	f104 0015 	add.w	r0, r4, #21
 800c16a:	4584      	cmp	ip, r0
 800c16c:	bf38      	it	cc
 800c16e:	2304      	movcc	r3, #4
 800c170:	50ca      	str	r2, [r1, r3]
 800c172:	b10a      	cbz	r2, 800c178 <__lshift+0xa4>
 800c174:	f108 0602 	add.w	r6, r8, #2
 800c178:	3e01      	subs	r6, #1
 800c17a:	4638      	mov	r0, r7
 800c17c:	612e      	str	r6, [r5, #16]
 800c17e:	4621      	mov	r1, r4
 800c180:	f7ff fdda 	bl	800bd38 <_Bfree>
 800c184:	4628      	mov	r0, r5
 800c186:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800c18a:	f842 0f04 	str.w	r0, [r2, #4]!
 800c18e:	3301      	adds	r3, #1
 800c190:	e7c5      	b.n	800c11e <__lshift+0x4a>
 800c192:	3904      	subs	r1, #4
 800c194:	f853 2b04 	ldr.w	r2, [r3], #4
 800c198:	f841 2f04 	str.w	r2, [r1, #4]!
 800c19c:	459c      	cmp	ip, r3
 800c19e:	d8f9      	bhi.n	800c194 <__lshift+0xc0>
 800c1a0:	e7ea      	b.n	800c178 <__lshift+0xa4>
 800c1a2:	bf00      	nop
 800c1a4:	0800e18c 	.word	0x0800e18c
 800c1a8:	0800e19d 	.word	0x0800e19d

0800c1ac <__mcmp>:
 800c1ac:	690a      	ldr	r2, [r1, #16]
 800c1ae:	4603      	mov	r3, r0
 800c1b0:	6900      	ldr	r0, [r0, #16]
 800c1b2:	1a80      	subs	r0, r0, r2
 800c1b4:	b530      	push	{r4, r5, lr}
 800c1b6:	d10e      	bne.n	800c1d6 <__mcmp+0x2a>
 800c1b8:	3314      	adds	r3, #20
 800c1ba:	3114      	adds	r1, #20
 800c1bc:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 800c1c0:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 800c1c4:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 800c1c8:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 800c1cc:	4295      	cmp	r5, r2
 800c1ce:	d003      	beq.n	800c1d8 <__mcmp+0x2c>
 800c1d0:	d205      	bcs.n	800c1de <__mcmp+0x32>
 800c1d2:	f04f 30ff 	mov.w	r0, #4294967295
 800c1d6:	bd30      	pop	{r4, r5, pc}
 800c1d8:	42a3      	cmp	r3, r4
 800c1da:	d3f3      	bcc.n	800c1c4 <__mcmp+0x18>
 800c1dc:	e7fb      	b.n	800c1d6 <__mcmp+0x2a>
 800c1de:	2001      	movs	r0, #1
 800c1e0:	e7f9      	b.n	800c1d6 <__mcmp+0x2a>
	...

0800c1e4 <__mdiff>:
 800c1e4:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c1e8:	4689      	mov	r9, r1
 800c1ea:	4606      	mov	r6, r0
 800c1ec:	4611      	mov	r1, r2
 800c1ee:	4648      	mov	r0, r9
 800c1f0:	4614      	mov	r4, r2
 800c1f2:	f7ff ffdb 	bl	800c1ac <__mcmp>
 800c1f6:	1e05      	subs	r5, r0, #0
 800c1f8:	d112      	bne.n	800c220 <__mdiff+0x3c>
 800c1fa:	4629      	mov	r1, r5
 800c1fc:	4630      	mov	r0, r6
 800c1fe:	f7ff fd5b 	bl	800bcb8 <_Balloc>
 800c202:	4602      	mov	r2, r0
 800c204:	b928      	cbnz	r0, 800c212 <__mdiff+0x2e>
 800c206:	4b3f      	ldr	r3, [pc, #252]	@ (800c304 <__mdiff+0x120>)
 800c208:	f240 2137 	movw	r1, #567	@ 0x237
 800c20c:	483e      	ldr	r0, [pc, #248]	@ (800c308 <__mdiff+0x124>)
 800c20e:	f000 fc1d 	bl	800ca4c <__assert_func>
 800c212:	2301      	movs	r3, #1
 800c214:	e9c0 3504 	strd	r3, r5, [r0, #16]
 800c218:	4610      	mov	r0, r2
 800c21a:	b003      	add	sp, #12
 800c21c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c220:	bfbc      	itt	lt
 800c222:	464b      	movlt	r3, r9
 800c224:	46a1      	movlt	r9, r4
 800c226:	4630      	mov	r0, r6
 800c228:	f8d9 1004 	ldr.w	r1, [r9, #4]
 800c22c:	bfba      	itte	lt
 800c22e:	461c      	movlt	r4, r3
 800c230:	2501      	movlt	r5, #1
 800c232:	2500      	movge	r5, #0
 800c234:	f7ff fd40 	bl	800bcb8 <_Balloc>
 800c238:	4602      	mov	r2, r0
 800c23a:	b918      	cbnz	r0, 800c244 <__mdiff+0x60>
 800c23c:	4b31      	ldr	r3, [pc, #196]	@ (800c304 <__mdiff+0x120>)
 800c23e:	f240 2145 	movw	r1, #581	@ 0x245
 800c242:	e7e3      	b.n	800c20c <__mdiff+0x28>
 800c244:	f8d9 7010 	ldr.w	r7, [r9, #16]
 800c248:	6926      	ldr	r6, [r4, #16]
 800c24a:	60c5      	str	r5, [r0, #12]
 800c24c:	f109 0310 	add.w	r3, r9, #16
 800c250:	f109 0514 	add.w	r5, r9, #20
 800c254:	f104 0e14 	add.w	lr, r4, #20
 800c258:	f100 0b14 	add.w	fp, r0, #20
 800c25c:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 800c260:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 800c264:	9301      	str	r3, [sp, #4]
 800c266:	46d9      	mov	r9, fp
 800c268:	f04f 0c00 	mov.w	ip, #0
 800c26c:	9b01      	ldr	r3, [sp, #4]
 800c26e:	f85e 0b04 	ldr.w	r0, [lr], #4
 800c272:	f853 af04 	ldr.w	sl, [r3, #4]!
 800c276:	9301      	str	r3, [sp, #4]
 800c278:	fa1f f38a 	uxth.w	r3, sl
 800c27c:	4619      	mov	r1, r3
 800c27e:	b283      	uxth	r3, r0
 800c280:	1acb      	subs	r3, r1, r3
 800c282:	0c00      	lsrs	r0, r0, #16
 800c284:	4463      	add	r3, ip
 800c286:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 800c28a:	eb00 4023 	add.w	r0, r0, r3, asr #16
 800c28e:	b29b      	uxth	r3, r3
 800c290:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 800c294:	4576      	cmp	r6, lr
 800c296:	f849 3b04 	str.w	r3, [r9], #4
 800c29a:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800c29e:	d8e5      	bhi.n	800c26c <__mdiff+0x88>
 800c2a0:	1b33      	subs	r3, r6, r4
 800c2a2:	3b15      	subs	r3, #21
 800c2a4:	f023 0303 	bic.w	r3, r3, #3
 800c2a8:	3415      	adds	r4, #21
 800c2aa:	3304      	adds	r3, #4
 800c2ac:	42a6      	cmp	r6, r4
 800c2ae:	bf38      	it	cc
 800c2b0:	2304      	movcc	r3, #4
 800c2b2:	441d      	add	r5, r3
 800c2b4:	445b      	add	r3, fp
 800c2b6:	461e      	mov	r6, r3
 800c2b8:	462c      	mov	r4, r5
 800c2ba:	4544      	cmp	r4, r8
 800c2bc:	d30e      	bcc.n	800c2dc <__mdiff+0xf8>
 800c2be:	f108 0103 	add.w	r1, r8, #3
 800c2c2:	1b49      	subs	r1, r1, r5
 800c2c4:	f021 0103 	bic.w	r1, r1, #3
 800c2c8:	3d03      	subs	r5, #3
 800c2ca:	45a8      	cmp	r8, r5
 800c2cc:	bf38      	it	cc
 800c2ce:	2100      	movcc	r1, #0
 800c2d0:	440b      	add	r3, r1
 800c2d2:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800c2d6:	b191      	cbz	r1, 800c2fe <__mdiff+0x11a>
 800c2d8:	6117      	str	r7, [r2, #16]
 800c2da:	e79d      	b.n	800c218 <__mdiff+0x34>
 800c2dc:	f854 1b04 	ldr.w	r1, [r4], #4
 800c2e0:	46e6      	mov	lr, ip
 800c2e2:	0c08      	lsrs	r0, r1, #16
 800c2e4:	fa1c fc81 	uxtah	ip, ip, r1
 800c2e8:	4471      	add	r1, lr
 800c2ea:	eb00 402c 	add.w	r0, r0, ip, asr #16
 800c2ee:	b289      	uxth	r1, r1
 800c2f0:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 800c2f4:	f846 1b04 	str.w	r1, [r6], #4
 800c2f8:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800c2fc:	e7dd      	b.n	800c2ba <__mdiff+0xd6>
 800c2fe:	3f01      	subs	r7, #1
 800c300:	e7e7      	b.n	800c2d2 <__mdiff+0xee>
 800c302:	bf00      	nop
 800c304:	0800e18c 	.word	0x0800e18c
 800c308:	0800e19d 	.word	0x0800e19d

0800c30c <__d2b>:
 800c30c:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800c310:	460f      	mov	r7, r1
 800c312:	2101      	movs	r1, #1
 800c314:	ec59 8b10 	vmov	r8, r9, d0
 800c318:	4616      	mov	r6, r2
 800c31a:	f7ff fccd 	bl	800bcb8 <_Balloc>
 800c31e:	4604      	mov	r4, r0
 800c320:	b930      	cbnz	r0, 800c330 <__d2b+0x24>
 800c322:	4602      	mov	r2, r0
 800c324:	4b23      	ldr	r3, [pc, #140]	@ (800c3b4 <__d2b+0xa8>)
 800c326:	4824      	ldr	r0, [pc, #144]	@ (800c3b8 <__d2b+0xac>)
 800c328:	f240 310f 	movw	r1, #783	@ 0x30f
 800c32c:	f000 fb8e 	bl	800ca4c <__assert_func>
 800c330:	f3c9 550a 	ubfx	r5, r9, #20, #11
 800c334:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800c338:	b10d      	cbz	r5, 800c33e <__d2b+0x32>
 800c33a:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800c33e:	9301      	str	r3, [sp, #4]
 800c340:	f1b8 0300 	subs.w	r3, r8, #0
 800c344:	d023      	beq.n	800c38e <__d2b+0x82>
 800c346:	4668      	mov	r0, sp
 800c348:	9300      	str	r3, [sp, #0]
 800c34a:	f7ff fd7c 	bl	800be46 <__lo0bits>
 800c34e:	e9dd 1200 	ldrd	r1, r2, [sp]
 800c352:	b1d0      	cbz	r0, 800c38a <__d2b+0x7e>
 800c354:	f1c0 0320 	rsb	r3, r0, #32
 800c358:	fa02 f303 	lsl.w	r3, r2, r3
 800c35c:	430b      	orrs	r3, r1
 800c35e:	40c2      	lsrs	r2, r0
 800c360:	6163      	str	r3, [r4, #20]
 800c362:	9201      	str	r2, [sp, #4]
 800c364:	9b01      	ldr	r3, [sp, #4]
 800c366:	61a3      	str	r3, [r4, #24]
 800c368:	2b00      	cmp	r3, #0
 800c36a:	bf0c      	ite	eq
 800c36c:	2201      	moveq	r2, #1
 800c36e:	2202      	movne	r2, #2
 800c370:	6122      	str	r2, [r4, #16]
 800c372:	b1a5      	cbz	r5, 800c39e <__d2b+0x92>
 800c374:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 800c378:	4405      	add	r5, r0
 800c37a:	603d      	str	r5, [r7, #0]
 800c37c:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 800c380:	6030      	str	r0, [r6, #0]
 800c382:	4620      	mov	r0, r4
 800c384:	b003      	add	sp, #12
 800c386:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800c38a:	6161      	str	r1, [r4, #20]
 800c38c:	e7ea      	b.n	800c364 <__d2b+0x58>
 800c38e:	a801      	add	r0, sp, #4
 800c390:	f7ff fd59 	bl	800be46 <__lo0bits>
 800c394:	9b01      	ldr	r3, [sp, #4]
 800c396:	6163      	str	r3, [r4, #20]
 800c398:	3020      	adds	r0, #32
 800c39a:	2201      	movs	r2, #1
 800c39c:	e7e8      	b.n	800c370 <__d2b+0x64>
 800c39e:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 800c3a2:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 800c3a6:	6038      	str	r0, [r7, #0]
 800c3a8:	6918      	ldr	r0, [r3, #16]
 800c3aa:	f7ff fd2d 	bl	800be08 <__hi0bits>
 800c3ae:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800c3b2:	e7e5      	b.n	800c380 <__d2b+0x74>
 800c3b4:	0800e18c 	.word	0x0800e18c
 800c3b8:	0800e19d 	.word	0x0800e19d

0800c3bc <__ssputs_r>:
 800c3bc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800c3c0:	688e      	ldr	r6, [r1, #8]
 800c3c2:	461f      	mov	r7, r3
 800c3c4:	42be      	cmp	r6, r7
 800c3c6:	680b      	ldr	r3, [r1, #0]
 800c3c8:	4682      	mov	sl, r0
 800c3ca:	460c      	mov	r4, r1
 800c3cc:	4690      	mov	r8, r2
 800c3ce:	d82d      	bhi.n	800c42c <__ssputs_r+0x70>
 800c3d0:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800c3d4:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 800c3d8:	d026      	beq.n	800c428 <__ssputs_r+0x6c>
 800c3da:	6965      	ldr	r5, [r4, #20]
 800c3dc:	6909      	ldr	r1, [r1, #16]
 800c3de:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800c3e2:	eba3 0901 	sub.w	r9, r3, r1
 800c3e6:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800c3ea:	1c7b      	adds	r3, r7, #1
 800c3ec:	444b      	add	r3, r9
 800c3ee:	106d      	asrs	r5, r5, #1
 800c3f0:	429d      	cmp	r5, r3
 800c3f2:	bf38      	it	cc
 800c3f4:	461d      	movcc	r5, r3
 800c3f6:	0553      	lsls	r3, r2, #21
 800c3f8:	d527      	bpl.n	800c44a <__ssputs_r+0x8e>
 800c3fa:	4629      	mov	r1, r5
 800c3fc:	f7ff fbd0 	bl	800bba0 <_malloc_r>
 800c400:	4606      	mov	r6, r0
 800c402:	b360      	cbz	r0, 800c45e <__ssputs_r+0xa2>
 800c404:	6921      	ldr	r1, [r4, #16]
 800c406:	464a      	mov	r2, r9
 800c408:	f7fe fcf9 	bl	800adfe <memcpy>
 800c40c:	89a3      	ldrh	r3, [r4, #12]
 800c40e:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 800c412:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800c416:	81a3      	strh	r3, [r4, #12]
 800c418:	6126      	str	r6, [r4, #16]
 800c41a:	6165      	str	r5, [r4, #20]
 800c41c:	444e      	add	r6, r9
 800c41e:	eba5 0509 	sub.w	r5, r5, r9
 800c422:	6026      	str	r6, [r4, #0]
 800c424:	60a5      	str	r5, [r4, #8]
 800c426:	463e      	mov	r6, r7
 800c428:	42be      	cmp	r6, r7
 800c42a:	d900      	bls.n	800c42e <__ssputs_r+0x72>
 800c42c:	463e      	mov	r6, r7
 800c42e:	6820      	ldr	r0, [r4, #0]
 800c430:	4632      	mov	r2, r6
 800c432:	4641      	mov	r1, r8
 800c434:	f000 fabe 	bl	800c9b4 <memmove>
 800c438:	68a3      	ldr	r3, [r4, #8]
 800c43a:	1b9b      	subs	r3, r3, r6
 800c43c:	60a3      	str	r3, [r4, #8]
 800c43e:	6823      	ldr	r3, [r4, #0]
 800c440:	4433      	add	r3, r6
 800c442:	6023      	str	r3, [r4, #0]
 800c444:	2000      	movs	r0, #0
 800c446:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800c44a:	462a      	mov	r2, r5
 800c44c:	f000 fb42 	bl	800cad4 <_realloc_r>
 800c450:	4606      	mov	r6, r0
 800c452:	2800      	cmp	r0, #0
 800c454:	d1e0      	bne.n	800c418 <__ssputs_r+0x5c>
 800c456:	6921      	ldr	r1, [r4, #16]
 800c458:	4650      	mov	r0, sl
 800c45a:	f7ff fb2d 	bl	800bab8 <_free_r>
 800c45e:	230c      	movs	r3, #12
 800c460:	f8ca 3000 	str.w	r3, [sl]
 800c464:	89a3      	ldrh	r3, [r4, #12]
 800c466:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800c46a:	81a3      	strh	r3, [r4, #12]
 800c46c:	f04f 30ff 	mov.w	r0, #4294967295
 800c470:	e7e9      	b.n	800c446 <__ssputs_r+0x8a>
	...

0800c474 <_svfiprintf_r>:
 800c474:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c478:	4698      	mov	r8, r3
 800c47a:	898b      	ldrh	r3, [r1, #12]
 800c47c:	061b      	lsls	r3, r3, #24
 800c47e:	b09d      	sub	sp, #116	@ 0x74
 800c480:	4607      	mov	r7, r0
 800c482:	460d      	mov	r5, r1
 800c484:	4614      	mov	r4, r2
 800c486:	d510      	bpl.n	800c4aa <_svfiprintf_r+0x36>
 800c488:	690b      	ldr	r3, [r1, #16]
 800c48a:	b973      	cbnz	r3, 800c4aa <_svfiprintf_r+0x36>
 800c48c:	2140      	movs	r1, #64	@ 0x40
 800c48e:	f7ff fb87 	bl	800bba0 <_malloc_r>
 800c492:	6028      	str	r0, [r5, #0]
 800c494:	6128      	str	r0, [r5, #16]
 800c496:	b930      	cbnz	r0, 800c4a6 <_svfiprintf_r+0x32>
 800c498:	230c      	movs	r3, #12
 800c49a:	603b      	str	r3, [r7, #0]
 800c49c:	f04f 30ff 	mov.w	r0, #4294967295
 800c4a0:	b01d      	add	sp, #116	@ 0x74
 800c4a2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c4a6:	2340      	movs	r3, #64	@ 0x40
 800c4a8:	616b      	str	r3, [r5, #20]
 800c4aa:	2300      	movs	r3, #0
 800c4ac:	9309      	str	r3, [sp, #36]	@ 0x24
 800c4ae:	2320      	movs	r3, #32
 800c4b0:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800c4b4:	f8cd 800c 	str.w	r8, [sp, #12]
 800c4b8:	2330      	movs	r3, #48	@ 0x30
 800c4ba:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 800c658 <_svfiprintf_r+0x1e4>
 800c4be:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800c4c2:	f04f 0901 	mov.w	r9, #1
 800c4c6:	4623      	mov	r3, r4
 800c4c8:	469a      	mov	sl, r3
 800c4ca:	f813 2b01 	ldrb.w	r2, [r3], #1
 800c4ce:	b10a      	cbz	r2, 800c4d4 <_svfiprintf_r+0x60>
 800c4d0:	2a25      	cmp	r2, #37	@ 0x25
 800c4d2:	d1f9      	bne.n	800c4c8 <_svfiprintf_r+0x54>
 800c4d4:	ebba 0b04 	subs.w	fp, sl, r4
 800c4d8:	d00b      	beq.n	800c4f2 <_svfiprintf_r+0x7e>
 800c4da:	465b      	mov	r3, fp
 800c4dc:	4622      	mov	r2, r4
 800c4de:	4629      	mov	r1, r5
 800c4e0:	4638      	mov	r0, r7
 800c4e2:	f7ff ff6b 	bl	800c3bc <__ssputs_r>
 800c4e6:	3001      	adds	r0, #1
 800c4e8:	f000 80a7 	beq.w	800c63a <_svfiprintf_r+0x1c6>
 800c4ec:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800c4ee:	445a      	add	r2, fp
 800c4f0:	9209      	str	r2, [sp, #36]	@ 0x24
 800c4f2:	f89a 3000 	ldrb.w	r3, [sl]
 800c4f6:	2b00      	cmp	r3, #0
 800c4f8:	f000 809f 	beq.w	800c63a <_svfiprintf_r+0x1c6>
 800c4fc:	2300      	movs	r3, #0
 800c4fe:	f04f 32ff 	mov.w	r2, #4294967295
 800c502:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800c506:	f10a 0a01 	add.w	sl, sl, #1
 800c50a:	9304      	str	r3, [sp, #16]
 800c50c:	9307      	str	r3, [sp, #28]
 800c50e:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800c512:	931a      	str	r3, [sp, #104]	@ 0x68
 800c514:	4654      	mov	r4, sl
 800c516:	2205      	movs	r2, #5
 800c518:	f814 1b01 	ldrb.w	r1, [r4], #1
 800c51c:	484e      	ldr	r0, [pc, #312]	@ (800c658 <_svfiprintf_r+0x1e4>)
 800c51e:	f7f3 fe77 	bl	8000210 <memchr>
 800c522:	9a04      	ldr	r2, [sp, #16]
 800c524:	b9d8      	cbnz	r0, 800c55e <_svfiprintf_r+0xea>
 800c526:	06d0      	lsls	r0, r2, #27
 800c528:	bf44      	itt	mi
 800c52a:	2320      	movmi	r3, #32
 800c52c:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800c530:	0711      	lsls	r1, r2, #28
 800c532:	bf44      	itt	mi
 800c534:	232b      	movmi	r3, #43	@ 0x2b
 800c536:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800c53a:	f89a 3000 	ldrb.w	r3, [sl]
 800c53e:	2b2a      	cmp	r3, #42	@ 0x2a
 800c540:	d015      	beq.n	800c56e <_svfiprintf_r+0xfa>
 800c542:	9a07      	ldr	r2, [sp, #28]
 800c544:	4654      	mov	r4, sl
 800c546:	2000      	movs	r0, #0
 800c548:	f04f 0c0a 	mov.w	ip, #10
 800c54c:	4621      	mov	r1, r4
 800c54e:	f811 3b01 	ldrb.w	r3, [r1], #1
 800c552:	3b30      	subs	r3, #48	@ 0x30
 800c554:	2b09      	cmp	r3, #9
 800c556:	d94b      	bls.n	800c5f0 <_svfiprintf_r+0x17c>
 800c558:	b1b0      	cbz	r0, 800c588 <_svfiprintf_r+0x114>
 800c55a:	9207      	str	r2, [sp, #28]
 800c55c:	e014      	b.n	800c588 <_svfiprintf_r+0x114>
 800c55e:	eba0 0308 	sub.w	r3, r0, r8
 800c562:	fa09 f303 	lsl.w	r3, r9, r3
 800c566:	4313      	orrs	r3, r2
 800c568:	9304      	str	r3, [sp, #16]
 800c56a:	46a2      	mov	sl, r4
 800c56c:	e7d2      	b.n	800c514 <_svfiprintf_r+0xa0>
 800c56e:	9b03      	ldr	r3, [sp, #12]
 800c570:	1d19      	adds	r1, r3, #4
 800c572:	681b      	ldr	r3, [r3, #0]
 800c574:	9103      	str	r1, [sp, #12]
 800c576:	2b00      	cmp	r3, #0
 800c578:	bfbb      	ittet	lt
 800c57a:	425b      	neglt	r3, r3
 800c57c:	f042 0202 	orrlt.w	r2, r2, #2
 800c580:	9307      	strge	r3, [sp, #28]
 800c582:	9307      	strlt	r3, [sp, #28]
 800c584:	bfb8      	it	lt
 800c586:	9204      	strlt	r2, [sp, #16]
 800c588:	7823      	ldrb	r3, [r4, #0]
 800c58a:	2b2e      	cmp	r3, #46	@ 0x2e
 800c58c:	d10a      	bne.n	800c5a4 <_svfiprintf_r+0x130>
 800c58e:	7863      	ldrb	r3, [r4, #1]
 800c590:	2b2a      	cmp	r3, #42	@ 0x2a
 800c592:	d132      	bne.n	800c5fa <_svfiprintf_r+0x186>
 800c594:	9b03      	ldr	r3, [sp, #12]
 800c596:	1d1a      	adds	r2, r3, #4
 800c598:	681b      	ldr	r3, [r3, #0]
 800c59a:	9203      	str	r2, [sp, #12]
 800c59c:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800c5a0:	3402      	adds	r4, #2
 800c5a2:	9305      	str	r3, [sp, #20]
 800c5a4:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 800c668 <_svfiprintf_r+0x1f4>
 800c5a8:	7821      	ldrb	r1, [r4, #0]
 800c5aa:	2203      	movs	r2, #3
 800c5ac:	4650      	mov	r0, sl
 800c5ae:	f7f3 fe2f 	bl	8000210 <memchr>
 800c5b2:	b138      	cbz	r0, 800c5c4 <_svfiprintf_r+0x150>
 800c5b4:	9b04      	ldr	r3, [sp, #16]
 800c5b6:	eba0 000a 	sub.w	r0, r0, sl
 800c5ba:	2240      	movs	r2, #64	@ 0x40
 800c5bc:	4082      	lsls	r2, r0
 800c5be:	4313      	orrs	r3, r2
 800c5c0:	3401      	adds	r4, #1
 800c5c2:	9304      	str	r3, [sp, #16]
 800c5c4:	f814 1b01 	ldrb.w	r1, [r4], #1
 800c5c8:	4824      	ldr	r0, [pc, #144]	@ (800c65c <_svfiprintf_r+0x1e8>)
 800c5ca:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800c5ce:	2206      	movs	r2, #6
 800c5d0:	f7f3 fe1e 	bl	8000210 <memchr>
 800c5d4:	2800      	cmp	r0, #0
 800c5d6:	d036      	beq.n	800c646 <_svfiprintf_r+0x1d2>
 800c5d8:	4b21      	ldr	r3, [pc, #132]	@ (800c660 <_svfiprintf_r+0x1ec>)
 800c5da:	bb1b      	cbnz	r3, 800c624 <_svfiprintf_r+0x1b0>
 800c5dc:	9b03      	ldr	r3, [sp, #12]
 800c5de:	3307      	adds	r3, #7
 800c5e0:	f023 0307 	bic.w	r3, r3, #7
 800c5e4:	3308      	adds	r3, #8
 800c5e6:	9303      	str	r3, [sp, #12]
 800c5e8:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800c5ea:	4433      	add	r3, r6
 800c5ec:	9309      	str	r3, [sp, #36]	@ 0x24
 800c5ee:	e76a      	b.n	800c4c6 <_svfiprintf_r+0x52>
 800c5f0:	fb0c 3202 	mla	r2, ip, r2, r3
 800c5f4:	460c      	mov	r4, r1
 800c5f6:	2001      	movs	r0, #1
 800c5f8:	e7a8      	b.n	800c54c <_svfiprintf_r+0xd8>
 800c5fa:	2300      	movs	r3, #0
 800c5fc:	3401      	adds	r4, #1
 800c5fe:	9305      	str	r3, [sp, #20]
 800c600:	4619      	mov	r1, r3
 800c602:	f04f 0c0a 	mov.w	ip, #10
 800c606:	4620      	mov	r0, r4
 800c608:	f810 2b01 	ldrb.w	r2, [r0], #1
 800c60c:	3a30      	subs	r2, #48	@ 0x30
 800c60e:	2a09      	cmp	r2, #9
 800c610:	d903      	bls.n	800c61a <_svfiprintf_r+0x1a6>
 800c612:	2b00      	cmp	r3, #0
 800c614:	d0c6      	beq.n	800c5a4 <_svfiprintf_r+0x130>
 800c616:	9105      	str	r1, [sp, #20]
 800c618:	e7c4      	b.n	800c5a4 <_svfiprintf_r+0x130>
 800c61a:	fb0c 2101 	mla	r1, ip, r1, r2
 800c61e:	4604      	mov	r4, r0
 800c620:	2301      	movs	r3, #1
 800c622:	e7f0      	b.n	800c606 <_svfiprintf_r+0x192>
 800c624:	ab03      	add	r3, sp, #12
 800c626:	9300      	str	r3, [sp, #0]
 800c628:	462a      	mov	r2, r5
 800c62a:	4b0e      	ldr	r3, [pc, #56]	@ (800c664 <_svfiprintf_r+0x1f0>)
 800c62c:	a904      	add	r1, sp, #16
 800c62e:	4638      	mov	r0, r7
 800c630:	f7fd fc46 	bl	8009ec0 <_printf_float>
 800c634:	1c42      	adds	r2, r0, #1
 800c636:	4606      	mov	r6, r0
 800c638:	d1d6      	bne.n	800c5e8 <_svfiprintf_r+0x174>
 800c63a:	89ab      	ldrh	r3, [r5, #12]
 800c63c:	065b      	lsls	r3, r3, #25
 800c63e:	f53f af2d 	bmi.w	800c49c <_svfiprintf_r+0x28>
 800c642:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800c644:	e72c      	b.n	800c4a0 <_svfiprintf_r+0x2c>
 800c646:	ab03      	add	r3, sp, #12
 800c648:	9300      	str	r3, [sp, #0]
 800c64a:	462a      	mov	r2, r5
 800c64c:	4b05      	ldr	r3, [pc, #20]	@ (800c664 <_svfiprintf_r+0x1f0>)
 800c64e:	a904      	add	r1, sp, #16
 800c650:	4638      	mov	r0, r7
 800c652:	f7fd fecd 	bl	800a3f0 <_printf_i>
 800c656:	e7ed      	b.n	800c634 <_svfiprintf_r+0x1c0>
 800c658:	0800e2f8 	.word	0x0800e2f8
 800c65c:	0800e302 	.word	0x0800e302
 800c660:	08009ec1 	.word	0x08009ec1
 800c664:	0800c3bd 	.word	0x0800c3bd
 800c668:	0800e2fe 	.word	0x0800e2fe

0800c66c <__sfputc_r>:
 800c66c:	6893      	ldr	r3, [r2, #8]
 800c66e:	3b01      	subs	r3, #1
 800c670:	2b00      	cmp	r3, #0
 800c672:	b410      	push	{r4}
 800c674:	6093      	str	r3, [r2, #8]
 800c676:	da08      	bge.n	800c68a <__sfputc_r+0x1e>
 800c678:	6994      	ldr	r4, [r2, #24]
 800c67a:	42a3      	cmp	r3, r4
 800c67c:	db01      	blt.n	800c682 <__sfputc_r+0x16>
 800c67e:	290a      	cmp	r1, #10
 800c680:	d103      	bne.n	800c68a <__sfputc_r+0x1e>
 800c682:	f85d 4b04 	ldr.w	r4, [sp], #4
 800c686:	f7fe ba3c 	b.w	800ab02 <__swbuf_r>
 800c68a:	6813      	ldr	r3, [r2, #0]
 800c68c:	1c58      	adds	r0, r3, #1
 800c68e:	6010      	str	r0, [r2, #0]
 800c690:	7019      	strb	r1, [r3, #0]
 800c692:	4608      	mov	r0, r1
 800c694:	f85d 4b04 	ldr.w	r4, [sp], #4
 800c698:	4770      	bx	lr

0800c69a <__sfputs_r>:
 800c69a:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c69c:	4606      	mov	r6, r0
 800c69e:	460f      	mov	r7, r1
 800c6a0:	4614      	mov	r4, r2
 800c6a2:	18d5      	adds	r5, r2, r3
 800c6a4:	42ac      	cmp	r4, r5
 800c6a6:	d101      	bne.n	800c6ac <__sfputs_r+0x12>
 800c6a8:	2000      	movs	r0, #0
 800c6aa:	e007      	b.n	800c6bc <__sfputs_r+0x22>
 800c6ac:	f814 1b01 	ldrb.w	r1, [r4], #1
 800c6b0:	463a      	mov	r2, r7
 800c6b2:	4630      	mov	r0, r6
 800c6b4:	f7ff ffda 	bl	800c66c <__sfputc_r>
 800c6b8:	1c43      	adds	r3, r0, #1
 800c6ba:	d1f3      	bne.n	800c6a4 <__sfputs_r+0xa>
 800c6bc:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0800c6c0 <_vfiprintf_r>:
 800c6c0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c6c4:	460d      	mov	r5, r1
 800c6c6:	b09d      	sub	sp, #116	@ 0x74
 800c6c8:	4614      	mov	r4, r2
 800c6ca:	4698      	mov	r8, r3
 800c6cc:	4606      	mov	r6, r0
 800c6ce:	b118      	cbz	r0, 800c6d8 <_vfiprintf_r+0x18>
 800c6d0:	6a03      	ldr	r3, [r0, #32]
 800c6d2:	b90b      	cbnz	r3, 800c6d8 <_vfiprintf_r+0x18>
 800c6d4:	f7fe f8f8 	bl	800a8c8 <__sinit>
 800c6d8:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800c6da:	07d9      	lsls	r1, r3, #31
 800c6dc:	d405      	bmi.n	800c6ea <_vfiprintf_r+0x2a>
 800c6de:	89ab      	ldrh	r3, [r5, #12]
 800c6e0:	059a      	lsls	r2, r3, #22
 800c6e2:	d402      	bmi.n	800c6ea <_vfiprintf_r+0x2a>
 800c6e4:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800c6e6:	f7fe fb88 	bl	800adfa <__retarget_lock_acquire_recursive>
 800c6ea:	89ab      	ldrh	r3, [r5, #12]
 800c6ec:	071b      	lsls	r3, r3, #28
 800c6ee:	d501      	bpl.n	800c6f4 <_vfiprintf_r+0x34>
 800c6f0:	692b      	ldr	r3, [r5, #16]
 800c6f2:	b99b      	cbnz	r3, 800c71c <_vfiprintf_r+0x5c>
 800c6f4:	4629      	mov	r1, r5
 800c6f6:	4630      	mov	r0, r6
 800c6f8:	f7fe fa42 	bl	800ab80 <__swsetup_r>
 800c6fc:	b170      	cbz	r0, 800c71c <_vfiprintf_r+0x5c>
 800c6fe:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800c700:	07dc      	lsls	r4, r3, #31
 800c702:	d504      	bpl.n	800c70e <_vfiprintf_r+0x4e>
 800c704:	f04f 30ff 	mov.w	r0, #4294967295
 800c708:	b01d      	add	sp, #116	@ 0x74
 800c70a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c70e:	89ab      	ldrh	r3, [r5, #12]
 800c710:	0598      	lsls	r0, r3, #22
 800c712:	d4f7      	bmi.n	800c704 <_vfiprintf_r+0x44>
 800c714:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800c716:	f7fe fb71 	bl	800adfc <__retarget_lock_release_recursive>
 800c71a:	e7f3      	b.n	800c704 <_vfiprintf_r+0x44>
 800c71c:	2300      	movs	r3, #0
 800c71e:	9309      	str	r3, [sp, #36]	@ 0x24
 800c720:	2320      	movs	r3, #32
 800c722:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800c726:	f8cd 800c 	str.w	r8, [sp, #12]
 800c72a:	2330      	movs	r3, #48	@ 0x30
 800c72c:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 800c8dc <_vfiprintf_r+0x21c>
 800c730:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800c734:	f04f 0901 	mov.w	r9, #1
 800c738:	4623      	mov	r3, r4
 800c73a:	469a      	mov	sl, r3
 800c73c:	f813 2b01 	ldrb.w	r2, [r3], #1
 800c740:	b10a      	cbz	r2, 800c746 <_vfiprintf_r+0x86>
 800c742:	2a25      	cmp	r2, #37	@ 0x25
 800c744:	d1f9      	bne.n	800c73a <_vfiprintf_r+0x7a>
 800c746:	ebba 0b04 	subs.w	fp, sl, r4
 800c74a:	d00b      	beq.n	800c764 <_vfiprintf_r+0xa4>
 800c74c:	465b      	mov	r3, fp
 800c74e:	4622      	mov	r2, r4
 800c750:	4629      	mov	r1, r5
 800c752:	4630      	mov	r0, r6
 800c754:	f7ff ffa1 	bl	800c69a <__sfputs_r>
 800c758:	3001      	adds	r0, #1
 800c75a:	f000 80a7 	beq.w	800c8ac <_vfiprintf_r+0x1ec>
 800c75e:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800c760:	445a      	add	r2, fp
 800c762:	9209      	str	r2, [sp, #36]	@ 0x24
 800c764:	f89a 3000 	ldrb.w	r3, [sl]
 800c768:	2b00      	cmp	r3, #0
 800c76a:	f000 809f 	beq.w	800c8ac <_vfiprintf_r+0x1ec>
 800c76e:	2300      	movs	r3, #0
 800c770:	f04f 32ff 	mov.w	r2, #4294967295
 800c774:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800c778:	f10a 0a01 	add.w	sl, sl, #1
 800c77c:	9304      	str	r3, [sp, #16]
 800c77e:	9307      	str	r3, [sp, #28]
 800c780:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800c784:	931a      	str	r3, [sp, #104]	@ 0x68
 800c786:	4654      	mov	r4, sl
 800c788:	2205      	movs	r2, #5
 800c78a:	f814 1b01 	ldrb.w	r1, [r4], #1
 800c78e:	4853      	ldr	r0, [pc, #332]	@ (800c8dc <_vfiprintf_r+0x21c>)
 800c790:	f7f3 fd3e 	bl	8000210 <memchr>
 800c794:	9a04      	ldr	r2, [sp, #16]
 800c796:	b9d8      	cbnz	r0, 800c7d0 <_vfiprintf_r+0x110>
 800c798:	06d1      	lsls	r1, r2, #27
 800c79a:	bf44      	itt	mi
 800c79c:	2320      	movmi	r3, #32
 800c79e:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800c7a2:	0713      	lsls	r3, r2, #28
 800c7a4:	bf44      	itt	mi
 800c7a6:	232b      	movmi	r3, #43	@ 0x2b
 800c7a8:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800c7ac:	f89a 3000 	ldrb.w	r3, [sl]
 800c7b0:	2b2a      	cmp	r3, #42	@ 0x2a
 800c7b2:	d015      	beq.n	800c7e0 <_vfiprintf_r+0x120>
 800c7b4:	9a07      	ldr	r2, [sp, #28]
 800c7b6:	4654      	mov	r4, sl
 800c7b8:	2000      	movs	r0, #0
 800c7ba:	f04f 0c0a 	mov.w	ip, #10
 800c7be:	4621      	mov	r1, r4
 800c7c0:	f811 3b01 	ldrb.w	r3, [r1], #1
 800c7c4:	3b30      	subs	r3, #48	@ 0x30
 800c7c6:	2b09      	cmp	r3, #9
 800c7c8:	d94b      	bls.n	800c862 <_vfiprintf_r+0x1a2>
 800c7ca:	b1b0      	cbz	r0, 800c7fa <_vfiprintf_r+0x13a>
 800c7cc:	9207      	str	r2, [sp, #28]
 800c7ce:	e014      	b.n	800c7fa <_vfiprintf_r+0x13a>
 800c7d0:	eba0 0308 	sub.w	r3, r0, r8
 800c7d4:	fa09 f303 	lsl.w	r3, r9, r3
 800c7d8:	4313      	orrs	r3, r2
 800c7da:	9304      	str	r3, [sp, #16]
 800c7dc:	46a2      	mov	sl, r4
 800c7de:	e7d2      	b.n	800c786 <_vfiprintf_r+0xc6>
 800c7e0:	9b03      	ldr	r3, [sp, #12]
 800c7e2:	1d19      	adds	r1, r3, #4
 800c7e4:	681b      	ldr	r3, [r3, #0]
 800c7e6:	9103      	str	r1, [sp, #12]
 800c7e8:	2b00      	cmp	r3, #0
 800c7ea:	bfbb      	ittet	lt
 800c7ec:	425b      	neglt	r3, r3
 800c7ee:	f042 0202 	orrlt.w	r2, r2, #2
 800c7f2:	9307      	strge	r3, [sp, #28]
 800c7f4:	9307      	strlt	r3, [sp, #28]
 800c7f6:	bfb8      	it	lt
 800c7f8:	9204      	strlt	r2, [sp, #16]
 800c7fa:	7823      	ldrb	r3, [r4, #0]
 800c7fc:	2b2e      	cmp	r3, #46	@ 0x2e
 800c7fe:	d10a      	bne.n	800c816 <_vfiprintf_r+0x156>
 800c800:	7863      	ldrb	r3, [r4, #1]
 800c802:	2b2a      	cmp	r3, #42	@ 0x2a
 800c804:	d132      	bne.n	800c86c <_vfiprintf_r+0x1ac>
 800c806:	9b03      	ldr	r3, [sp, #12]
 800c808:	1d1a      	adds	r2, r3, #4
 800c80a:	681b      	ldr	r3, [r3, #0]
 800c80c:	9203      	str	r2, [sp, #12]
 800c80e:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800c812:	3402      	adds	r4, #2
 800c814:	9305      	str	r3, [sp, #20]
 800c816:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 800c8ec <_vfiprintf_r+0x22c>
 800c81a:	7821      	ldrb	r1, [r4, #0]
 800c81c:	2203      	movs	r2, #3
 800c81e:	4650      	mov	r0, sl
 800c820:	f7f3 fcf6 	bl	8000210 <memchr>
 800c824:	b138      	cbz	r0, 800c836 <_vfiprintf_r+0x176>
 800c826:	9b04      	ldr	r3, [sp, #16]
 800c828:	eba0 000a 	sub.w	r0, r0, sl
 800c82c:	2240      	movs	r2, #64	@ 0x40
 800c82e:	4082      	lsls	r2, r0
 800c830:	4313      	orrs	r3, r2
 800c832:	3401      	adds	r4, #1
 800c834:	9304      	str	r3, [sp, #16]
 800c836:	f814 1b01 	ldrb.w	r1, [r4], #1
 800c83a:	4829      	ldr	r0, [pc, #164]	@ (800c8e0 <_vfiprintf_r+0x220>)
 800c83c:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800c840:	2206      	movs	r2, #6
 800c842:	f7f3 fce5 	bl	8000210 <memchr>
 800c846:	2800      	cmp	r0, #0
 800c848:	d03f      	beq.n	800c8ca <_vfiprintf_r+0x20a>
 800c84a:	4b26      	ldr	r3, [pc, #152]	@ (800c8e4 <_vfiprintf_r+0x224>)
 800c84c:	bb1b      	cbnz	r3, 800c896 <_vfiprintf_r+0x1d6>
 800c84e:	9b03      	ldr	r3, [sp, #12]
 800c850:	3307      	adds	r3, #7
 800c852:	f023 0307 	bic.w	r3, r3, #7
 800c856:	3308      	adds	r3, #8
 800c858:	9303      	str	r3, [sp, #12]
 800c85a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800c85c:	443b      	add	r3, r7
 800c85e:	9309      	str	r3, [sp, #36]	@ 0x24
 800c860:	e76a      	b.n	800c738 <_vfiprintf_r+0x78>
 800c862:	fb0c 3202 	mla	r2, ip, r2, r3
 800c866:	460c      	mov	r4, r1
 800c868:	2001      	movs	r0, #1
 800c86a:	e7a8      	b.n	800c7be <_vfiprintf_r+0xfe>
 800c86c:	2300      	movs	r3, #0
 800c86e:	3401      	adds	r4, #1
 800c870:	9305      	str	r3, [sp, #20]
 800c872:	4619      	mov	r1, r3
 800c874:	f04f 0c0a 	mov.w	ip, #10
 800c878:	4620      	mov	r0, r4
 800c87a:	f810 2b01 	ldrb.w	r2, [r0], #1
 800c87e:	3a30      	subs	r2, #48	@ 0x30
 800c880:	2a09      	cmp	r2, #9
 800c882:	d903      	bls.n	800c88c <_vfiprintf_r+0x1cc>
 800c884:	2b00      	cmp	r3, #0
 800c886:	d0c6      	beq.n	800c816 <_vfiprintf_r+0x156>
 800c888:	9105      	str	r1, [sp, #20]
 800c88a:	e7c4      	b.n	800c816 <_vfiprintf_r+0x156>
 800c88c:	fb0c 2101 	mla	r1, ip, r1, r2
 800c890:	4604      	mov	r4, r0
 800c892:	2301      	movs	r3, #1
 800c894:	e7f0      	b.n	800c878 <_vfiprintf_r+0x1b8>
 800c896:	ab03      	add	r3, sp, #12
 800c898:	9300      	str	r3, [sp, #0]
 800c89a:	462a      	mov	r2, r5
 800c89c:	4b12      	ldr	r3, [pc, #72]	@ (800c8e8 <_vfiprintf_r+0x228>)
 800c89e:	a904      	add	r1, sp, #16
 800c8a0:	4630      	mov	r0, r6
 800c8a2:	f7fd fb0d 	bl	8009ec0 <_printf_float>
 800c8a6:	4607      	mov	r7, r0
 800c8a8:	1c78      	adds	r0, r7, #1
 800c8aa:	d1d6      	bne.n	800c85a <_vfiprintf_r+0x19a>
 800c8ac:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800c8ae:	07d9      	lsls	r1, r3, #31
 800c8b0:	d405      	bmi.n	800c8be <_vfiprintf_r+0x1fe>
 800c8b2:	89ab      	ldrh	r3, [r5, #12]
 800c8b4:	059a      	lsls	r2, r3, #22
 800c8b6:	d402      	bmi.n	800c8be <_vfiprintf_r+0x1fe>
 800c8b8:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800c8ba:	f7fe fa9f 	bl	800adfc <__retarget_lock_release_recursive>
 800c8be:	89ab      	ldrh	r3, [r5, #12]
 800c8c0:	065b      	lsls	r3, r3, #25
 800c8c2:	f53f af1f 	bmi.w	800c704 <_vfiprintf_r+0x44>
 800c8c6:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800c8c8:	e71e      	b.n	800c708 <_vfiprintf_r+0x48>
 800c8ca:	ab03      	add	r3, sp, #12
 800c8cc:	9300      	str	r3, [sp, #0]
 800c8ce:	462a      	mov	r2, r5
 800c8d0:	4b05      	ldr	r3, [pc, #20]	@ (800c8e8 <_vfiprintf_r+0x228>)
 800c8d2:	a904      	add	r1, sp, #16
 800c8d4:	4630      	mov	r0, r6
 800c8d6:	f7fd fd8b 	bl	800a3f0 <_printf_i>
 800c8da:	e7e4      	b.n	800c8a6 <_vfiprintf_r+0x1e6>
 800c8dc:	0800e2f8 	.word	0x0800e2f8
 800c8e0:	0800e302 	.word	0x0800e302
 800c8e4:	08009ec1 	.word	0x08009ec1
 800c8e8:	0800c69b 	.word	0x0800c69b
 800c8ec:	0800e2fe 	.word	0x0800e2fe

0800c8f0 <__swhatbuf_r>:
 800c8f0:	b570      	push	{r4, r5, r6, lr}
 800c8f2:	460c      	mov	r4, r1
 800c8f4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800c8f8:	2900      	cmp	r1, #0
 800c8fa:	b096      	sub	sp, #88	@ 0x58
 800c8fc:	4615      	mov	r5, r2
 800c8fe:	461e      	mov	r6, r3
 800c900:	da0d      	bge.n	800c91e <__swhatbuf_r+0x2e>
 800c902:	89a3      	ldrh	r3, [r4, #12]
 800c904:	f013 0f80 	tst.w	r3, #128	@ 0x80
 800c908:	f04f 0100 	mov.w	r1, #0
 800c90c:	bf14      	ite	ne
 800c90e:	2340      	movne	r3, #64	@ 0x40
 800c910:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 800c914:	2000      	movs	r0, #0
 800c916:	6031      	str	r1, [r6, #0]
 800c918:	602b      	str	r3, [r5, #0]
 800c91a:	b016      	add	sp, #88	@ 0x58
 800c91c:	bd70      	pop	{r4, r5, r6, pc}
 800c91e:	466a      	mov	r2, sp
 800c920:	f000 f862 	bl	800c9e8 <_fstat_r>
 800c924:	2800      	cmp	r0, #0
 800c926:	dbec      	blt.n	800c902 <__swhatbuf_r+0x12>
 800c928:	9901      	ldr	r1, [sp, #4]
 800c92a:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 800c92e:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 800c932:	4259      	negs	r1, r3
 800c934:	4159      	adcs	r1, r3
 800c936:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800c93a:	e7eb      	b.n	800c914 <__swhatbuf_r+0x24>

0800c93c <__smakebuf_r>:
 800c93c:	898b      	ldrh	r3, [r1, #12]
 800c93e:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800c940:	079d      	lsls	r5, r3, #30
 800c942:	4606      	mov	r6, r0
 800c944:	460c      	mov	r4, r1
 800c946:	d507      	bpl.n	800c958 <__smakebuf_r+0x1c>
 800c948:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 800c94c:	6023      	str	r3, [r4, #0]
 800c94e:	6123      	str	r3, [r4, #16]
 800c950:	2301      	movs	r3, #1
 800c952:	6163      	str	r3, [r4, #20]
 800c954:	b003      	add	sp, #12
 800c956:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800c958:	ab01      	add	r3, sp, #4
 800c95a:	466a      	mov	r2, sp
 800c95c:	f7ff ffc8 	bl	800c8f0 <__swhatbuf_r>
 800c960:	9f00      	ldr	r7, [sp, #0]
 800c962:	4605      	mov	r5, r0
 800c964:	4639      	mov	r1, r7
 800c966:	4630      	mov	r0, r6
 800c968:	f7ff f91a 	bl	800bba0 <_malloc_r>
 800c96c:	b948      	cbnz	r0, 800c982 <__smakebuf_r+0x46>
 800c96e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800c972:	059a      	lsls	r2, r3, #22
 800c974:	d4ee      	bmi.n	800c954 <__smakebuf_r+0x18>
 800c976:	f023 0303 	bic.w	r3, r3, #3
 800c97a:	f043 0302 	orr.w	r3, r3, #2
 800c97e:	81a3      	strh	r3, [r4, #12]
 800c980:	e7e2      	b.n	800c948 <__smakebuf_r+0xc>
 800c982:	89a3      	ldrh	r3, [r4, #12]
 800c984:	6020      	str	r0, [r4, #0]
 800c986:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800c98a:	81a3      	strh	r3, [r4, #12]
 800c98c:	9b01      	ldr	r3, [sp, #4]
 800c98e:	e9c4 0704 	strd	r0, r7, [r4, #16]
 800c992:	b15b      	cbz	r3, 800c9ac <__smakebuf_r+0x70>
 800c994:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800c998:	4630      	mov	r0, r6
 800c99a:	f000 f837 	bl	800ca0c <_isatty_r>
 800c99e:	b128      	cbz	r0, 800c9ac <__smakebuf_r+0x70>
 800c9a0:	89a3      	ldrh	r3, [r4, #12]
 800c9a2:	f023 0303 	bic.w	r3, r3, #3
 800c9a6:	f043 0301 	orr.w	r3, r3, #1
 800c9aa:	81a3      	strh	r3, [r4, #12]
 800c9ac:	89a3      	ldrh	r3, [r4, #12]
 800c9ae:	431d      	orrs	r5, r3
 800c9b0:	81a5      	strh	r5, [r4, #12]
 800c9b2:	e7cf      	b.n	800c954 <__smakebuf_r+0x18>

0800c9b4 <memmove>:
 800c9b4:	4288      	cmp	r0, r1
 800c9b6:	b510      	push	{r4, lr}
 800c9b8:	eb01 0402 	add.w	r4, r1, r2
 800c9bc:	d902      	bls.n	800c9c4 <memmove+0x10>
 800c9be:	4284      	cmp	r4, r0
 800c9c0:	4623      	mov	r3, r4
 800c9c2:	d807      	bhi.n	800c9d4 <memmove+0x20>
 800c9c4:	1e43      	subs	r3, r0, #1
 800c9c6:	42a1      	cmp	r1, r4
 800c9c8:	d008      	beq.n	800c9dc <memmove+0x28>
 800c9ca:	f811 2b01 	ldrb.w	r2, [r1], #1
 800c9ce:	f803 2f01 	strb.w	r2, [r3, #1]!
 800c9d2:	e7f8      	b.n	800c9c6 <memmove+0x12>
 800c9d4:	4402      	add	r2, r0
 800c9d6:	4601      	mov	r1, r0
 800c9d8:	428a      	cmp	r2, r1
 800c9da:	d100      	bne.n	800c9de <memmove+0x2a>
 800c9dc:	bd10      	pop	{r4, pc}
 800c9de:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800c9e2:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800c9e6:	e7f7      	b.n	800c9d8 <memmove+0x24>

0800c9e8 <_fstat_r>:
 800c9e8:	b538      	push	{r3, r4, r5, lr}
 800c9ea:	4d07      	ldr	r5, [pc, #28]	@ (800ca08 <_fstat_r+0x20>)
 800c9ec:	2300      	movs	r3, #0
 800c9ee:	4604      	mov	r4, r0
 800c9f0:	4608      	mov	r0, r1
 800c9f2:	4611      	mov	r1, r2
 800c9f4:	602b      	str	r3, [r5, #0]
 800c9f6:	f7f6 facf 	bl	8002f98 <_fstat>
 800c9fa:	1c43      	adds	r3, r0, #1
 800c9fc:	d102      	bne.n	800ca04 <_fstat_r+0x1c>
 800c9fe:	682b      	ldr	r3, [r5, #0]
 800ca00:	b103      	cbz	r3, 800ca04 <_fstat_r+0x1c>
 800ca02:	6023      	str	r3, [r4, #0]
 800ca04:	bd38      	pop	{r3, r4, r5, pc}
 800ca06:	bf00      	nop
 800ca08:	20019f28 	.word	0x20019f28

0800ca0c <_isatty_r>:
 800ca0c:	b538      	push	{r3, r4, r5, lr}
 800ca0e:	4d06      	ldr	r5, [pc, #24]	@ (800ca28 <_isatty_r+0x1c>)
 800ca10:	2300      	movs	r3, #0
 800ca12:	4604      	mov	r4, r0
 800ca14:	4608      	mov	r0, r1
 800ca16:	602b      	str	r3, [r5, #0]
 800ca18:	f7f6 face 	bl	8002fb8 <_isatty>
 800ca1c:	1c43      	adds	r3, r0, #1
 800ca1e:	d102      	bne.n	800ca26 <_isatty_r+0x1a>
 800ca20:	682b      	ldr	r3, [r5, #0]
 800ca22:	b103      	cbz	r3, 800ca26 <_isatty_r+0x1a>
 800ca24:	6023      	str	r3, [r4, #0]
 800ca26:	bd38      	pop	{r3, r4, r5, pc}
 800ca28:	20019f28 	.word	0x20019f28

0800ca2c <_sbrk_r>:
 800ca2c:	b538      	push	{r3, r4, r5, lr}
 800ca2e:	4d06      	ldr	r5, [pc, #24]	@ (800ca48 <_sbrk_r+0x1c>)
 800ca30:	2300      	movs	r3, #0
 800ca32:	4604      	mov	r4, r0
 800ca34:	4608      	mov	r0, r1
 800ca36:	602b      	str	r3, [r5, #0]
 800ca38:	f7f6 fad6 	bl	8002fe8 <_sbrk>
 800ca3c:	1c43      	adds	r3, r0, #1
 800ca3e:	d102      	bne.n	800ca46 <_sbrk_r+0x1a>
 800ca40:	682b      	ldr	r3, [r5, #0]
 800ca42:	b103      	cbz	r3, 800ca46 <_sbrk_r+0x1a>
 800ca44:	6023      	str	r3, [r4, #0]
 800ca46:	bd38      	pop	{r3, r4, r5, pc}
 800ca48:	20019f28 	.word	0x20019f28

0800ca4c <__assert_func>:
 800ca4c:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800ca4e:	4614      	mov	r4, r2
 800ca50:	461a      	mov	r2, r3
 800ca52:	4b09      	ldr	r3, [pc, #36]	@ (800ca78 <__assert_func+0x2c>)
 800ca54:	681b      	ldr	r3, [r3, #0]
 800ca56:	4605      	mov	r5, r0
 800ca58:	68d8      	ldr	r0, [r3, #12]
 800ca5a:	b954      	cbnz	r4, 800ca72 <__assert_func+0x26>
 800ca5c:	4b07      	ldr	r3, [pc, #28]	@ (800ca7c <__assert_func+0x30>)
 800ca5e:	461c      	mov	r4, r3
 800ca60:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800ca64:	9100      	str	r1, [sp, #0]
 800ca66:	462b      	mov	r3, r5
 800ca68:	4905      	ldr	r1, [pc, #20]	@ (800ca80 <__assert_func+0x34>)
 800ca6a:	f000 f86f 	bl	800cb4c <fiprintf>
 800ca6e:	f000 f87f 	bl	800cb70 <abort>
 800ca72:	4b04      	ldr	r3, [pc, #16]	@ (800ca84 <__assert_func+0x38>)
 800ca74:	e7f4      	b.n	800ca60 <__assert_func+0x14>
 800ca76:	bf00      	nop
 800ca78:	20000020 	.word	0x20000020
 800ca7c:	0800e34e 	.word	0x0800e34e
 800ca80:	0800e320 	.word	0x0800e320
 800ca84:	0800e313 	.word	0x0800e313

0800ca88 <_calloc_r>:
 800ca88:	b570      	push	{r4, r5, r6, lr}
 800ca8a:	fba1 5402 	umull	r5, r4, r1, r2
 800ca8e:	b93c      	cbnz	r4, 800caa0 <_calloc_r+0x18>
 800ca90:	4629      	mov	r1, r5
 800ca92:	f7ff f885 	bl	800bba0 <_malloc_r>
 800ca96:	4606      	mov	r6, r0
 800ca98:	b928      	cbnz	r0, 800caa6 <_calloc_r+0x1e>
 800ca9a:	2600      	movs	r6, #0
 800ca9c:	4630      	mov	r0, r6
 800ca9e:	bd70      	pop	{r4, r5, r6, pc}
 800caa0:	220c      	movs	r2, #12
 800caa2:	6002      	str	r2, [r0, #0]
 800caa4:	e7f9      	b.n	800ca9a <_calloc_r+0x12>
 800caa6:	462a      	mov	r2, r5
 800caa8:	4621      	mov	r1, r4
 800caaa:	f7fe f8bf 	bl	800ac2c <memset>
 800caae:	e7f5      	b.n	800ca9c <_calloc_r+0x14>

0800cab0 <__ascii_mbtowc>:
 800cab0:	b082      	sub	sp, #8
 800cab2:	b901      	cbnz	r1, 800cab6 <__ascii_mbtowc+0x6>
 800cab4:	a901      	add	r1, sp, #4
 800cab6:	b142      	cbz	r2, 800caca <__ascii_mbtowc+0x1a>
 800cab8:	b14b      	cbz	r3, 800cace <__ascii_mbtowc+0x1e>
 800caba:	7813      	ldrb	r3, [r2, #0]
 800cabc:	600b      	str	r3, [r1, #0]
 800cabe:	7812      	ldrb	r2, [r2, #0]
 800cac0:	1e10      	subs	r0, r2, #0
 800cac2:	bf18      	it	ne
 800cac4:	2001      	movne	r0, #1
 800cac6:	b002      	add	sp, #8
 800cac8:	4770      	bx	lr
 800caca:	4610      	mov	r0, r2
 800cacc:	e7fb      	b.n	800cac6 <__ascii_mbtowc+0x16>
 800cace:	f06f 0001 	mvn.w	r0, #1
 800cad2:	e7f8      	b.n	800cac6 <__ascii_mbtowc+0x16>

0800cad4 <_realloc_r>:
 800cad4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800cad8:	4680      	mov	r8, r0
 800cada:	4615      	mov	r5, r2
 800cadc:	460c      	mov	r4, r1
 800cade:	b921      	cbnz	r1, 800caea <_realloc_r+0x16>
 800cae0:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800cae4:	4611      	mov	r1, r2
 800cae6:	f7ff b85b 	b.w	800bba0 <_malloc_r>
 800caea:	b92a      	cbnz	r2, 800caf8 <_realloc_r+0x24>
 800caec:	f7fe ffe4 	bl	800bab8 <_free_r>
 800caf0:	2400      	movs	r4, #0
 800caf2:	4620      	mov	r0, r4
 800caf4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800caf8:	f000 f841 	bl	800cb7e <_malloc_usable_size_r>
 800cafc:	4285      	cmp	r5, r0
 800cafe:	4606      	mov	r6, r0
 800cb00:	d802      	bhi.n	800cb08 <_realloc_r+0x34>
 800cb02:	ebb5 0f50 	cmp.w	r5, r0, lsr #1
 800cb06:	d8f4      	bhi.n	800caf2 <_realloc_r+0x1e>
 800cb08:	4629      	mov	r1, r5
 800cb0a:	4640      	mov	r0, r8
 800cb0c:	f7ff f848 	bl	800bba0 <_malloc_r>
 800cb10:	4607      	mov	r7, r0
 800cb12:	2800      	cmp	r0, #0
 800cb14:	d0ec      	beq.n	800caf0 <_realloc_r+0x1c>
 800cb16:	42b5      	cmp	r5, r6
 800cb18:	462a      	mov	r2, r5
 800cb1a:	4621      	mov	r1, r4
 800cb1c:	bf28      	it	cs
 800cb1e:	4632      	movcs	r2, r6
 800cb20:	f7fe f96d 	bl	800adfe <memcpy>
 800cb24:	4621      	mov	r1, r4
 800cb26:	4640      	mov	r0, r8
 800cb28:	f7fe ffc6 	bl	800bab8 <_free_r>
 800cb2c:	463c      	mov	r4, r7
 800cb2e:	e7e0      	b.n	800caf2 <_realloc_r+0x1e>

0800cb30 <__ascii_wctomb>:
 800cb30:	4603      	mov	r3, r0
 800cb32:	4608      	mov	r0, r1
 800cb34:	b141      	cbz	r1, 800cb48 <__ascii_wctomb+0x18>
 800cb36:	2aff      	cmp	r2, #255	@ 0xff
 800cb38:	d904      	bls.n	800cb44 <__ascii_wctomb+0x14>
 800cb3a:	228a      	movs	r2, #138	@ 0x8a
 800cb3c:	601a      	str	r2, [r3, #0]
 800cb3e:	f04f 30ff 	mov.w	r0, #4294967295
 800cb42:	4770      	bx	lr
 800cb44:	700a      	strb	r2, [r1, #0]
 800cb46:	2001      	movs	r0, #1
 800cb48:	4770      	bx	lr
	...

0800cb4c <fiprintf>:
 800cb4c:	b40e      	push	{r1, r2, r3}
 800cb4e:	b503      	push	{r0, r1, lr}
 800cb50:	4601      	mov	r1, r0
 800cb52:	ab03      	add	r3, sp, #12
 800cb54:	4805      	ldr	r0, [pc, #20]	@ (800cb6c <fiprintf+0x20>)
 800cb56:	f853 2b04 	ldr.w	r2, [r3], #4
 800cb5a:	6800      	ldr	r0, [r0, #0]
 800cb5c:	9301      	str	r3, [sp, #4]
 800cb5e:	f7ff fdaf 	bl	800c6c0 <_vfiprintf_r>
 800cb62:	b002      	add	sp, #8
 800cb64:	f85d eb04 	ldr.w	lr, [sp], #4
 800cb68:	b003      	add	sp, #12
 800cb6a:	4770      	bx	lr
 800cb6c:	20000020 	.word	0x20000020

0800cb70 <abort>:
 800cb70:	b508      	push	{r3, lr}
 800cb72:	2006      	movs	r0, #6
 800cb74:	f000 f834 	bl	800cbe0 <raise>
 800cb78:	2001      	movs	r0, #1
 800cb7a:	f7f6 f9bd 	bl	8002ef8 <_exit>

0800cb7e <_malloc_usable_size_r>:
 800cb7e:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800cb82:	1f18      	subs	r0, r3, #4
 800cb84:	2b00      	cmp	r3, #0
 800cb86:	bfbc      	itt	lt
 800cb88:	580b      	ldrlt	r3, [r1, r0]
 800cb8a:	18c0      	addlt	r0, r0, r3
 800cb8c:	4770      	bx	lr

0800cb8e <_raise_r>:
 800cb8e:	291f      	cmp	r1, #31
 800cb90:	b538      	push	{r3, r4, r5, lr}
 800cb92:	4605      	mov	r5, r0
 800cb94:	460c      	mov	r4, r1
 800cb96:	d904      	bls.n	800cba2 <_raise_r+0x14>
 800cb98:	2316      	movs	r3, #22
 800cb9a:	6003      	str	r3, [r0, #0]
 800cb9c:	f04f 30ff 	mov.w	r0, #4294967295
 800cba0:	bd38      	pop	{r3, r4, r5, pc}
 800cba2:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 800cba4:	b112      	cbz	r2, 800cbac <_raise_r+0x1e>
 800cba6:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800cbaa:	b94b      	cbnz	r3, 800cbc0 <_raise_r+0x32>
 800cbac:	4628      	mov	r0, r5
 800cbae:	f000 f831 	bl	800cc14 <_getpid_r>
 800cbb2:	4622      	mov	r2, r4
 800cbb4:	4601      	mov	r1, r0
 800cbb6:	4628      	mov	r0, r5
 800cbb8:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800cbbc:	f000 b818 	b.w	800cbf0 <_kill_r>
 800cbc0:	2b01      	cmp	r3, #1
 800cbc2:	d00a      	beq.n	800cbda <_raise_r+0x4c>
 800cbc4:	1c59      	adds	r1, r3, #1
 800cbc6:	d103      	bne.n	800cbd0 <_raise_r+0x42>
 800cbc8:	2316      	movs	r3, #22
 800cbca:	6003      	str	r3, [r0, #0]
 800cbcc:	2001      	movs	r0, #1
 800cbce:	e7e7      	b.n	800cba0 <_raise_r+0x12>
 800cbd0:	2100      	movs	r1, #0
 800cbd2:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 800cbd6:	4620      	mov	r0, r4
 800cbd8:	4798      	blx	r3
 800cbda:	2000      	movs	r0, #0
 800cbdc:	e7e0      	b.n	800cba0 <_raise_r+0x12>
	...

0800cbe0 <raise>:
 800cbe0:	4b02      	ldr	r3, [pc, #8]	@ (800cbec <raise+0xc>)
 800cbe2:	4601      	mov	r1, r0
 800cbe4:	6818      	ldr	r0, [r3, #0]
 800cbe6:	f7ff bfd2 	b.w	800cb8e <_raise_r>
 800cbea:	bf00      	nop
 800cbec:	20000020 	.word	0x20000020

0800cbf0 <_kill_r>:
 800cbf0:	b538      	push	{r3, r4, r5, lr}
 800cbf2:	4d07      	ldr	r5, [pc, #28]	@ (800cc10 <_kill_r+0x20>)
 800cbf4:	2300      	movs	r3, #0
 800cbf6:	4604      	mov	r4, r0
 800cbf8:	4608      	mov	r0, r1
 800cbfa:	4611      	mov	r1, r2
 800cbfc:	602b      	str	r3, [r5, #0]
 800cbfe:	f7f6 f96b 	bl	8002ed8 <_kill>
 800cc02:	1c43      	adds	r3, r0, #1
 800cc04:	d102      	bne.n	800cc0c <_kill_r+0x1c>
 800cc06:	682b      	ldr	r3, [r5, #0]
 800cc08:	b103      	cbz	r3, 800cc0c <_kill_r+0x1c>
 800cc0a:	6023      	str	r3, [r4, #0]
 800cc0c:	bd38      	pop	{r3, r4, r5, pc}
 800cc0e:	bf00      	nop
 800cc10:	20019f28 	.word	0x20019f28

0800cc14 <_getpid_r>:
 800cc14:	f7f6 b958 	b.w	8002ec8 <_getpid>

0800cc18 <_init>:
 800cc18:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800cc1a:	bf00      	nop
 800cc1c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800cc1e:	bc08      	pop	{r3}
 800cc20:	469e      	mov	lr, r3
 800cc22:	4770      	bx	lr

0800cc24 <_fini>:
 800cc24:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800cc26:	bf00      	nop
 800cc28:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800cc2a:	bc08      	pop	{r3}
 800cc2c:	469e      	mov	lr, r3
 800cc2e:	4770      	bx	lr
