# (C) Copyright Axelera AI 2024
# All Rights Reserved
# *** Axelera AI Confidential ***
#
# Description: Testlist for CVA6V
# Owner: Raymond Garcia <raymond.garcia@axelera.ai>

# ================================================================================
#                  Regression test list format
# --------------------------------------------------------------------------------
# test            : Assembly test name
# description     : Description of this test
# gen_opts        : Instruction generator options
# iterations      : Number of iterations of this test
# no_iss          : Enable/disable ISS simulator (Optional)
# gen_test        : Test name used by the instruction generator
# rtl_test        : RTL simulation test name
# cmp_opts        : Compile options passed to the instruction generator
# sim_opts        : Simulation options passed to the instruction generator
# no_post_compare : Enable/disable comparison of trace log and ISS log (Optional)
# compare_opts    : Options for the RTL & ISS trace comparison
# gcc_opts        : gcc compile options
# --------------------------------------------------------------------------------
# Base + Floating point + Vector Base
# To ease debugging, we limit one instruction for each Vector Block
# VALU - VADD (int), VALUE - VFCVT_XU_F_V (float), VSLD - VREDSUM_VS, VLSU - given load store instr

- test: cva6v_rag_Vb
  description: >
    base + fp + vector test, Vector Base (Load and Stores) Instructions
  gen_opts: >
    +instr_cnt=10000
    +num_of_sub_program=0
    +enable_fp_extension=1
    +enable_vector_extension=1
    +vreg_init_method=RANDOM_VALUES_LOAD
    +no_fence=1
    +no_branch_jump=1
    +no_csr_instr=1
    +boot_mode=m
    +specific_v_instructions=VADD,VFCVT_XU_F_V,VREDSUM_VS
    +specific_v_ls_instructions=VLE_V,VSE_V,VLM_V,VSM_V,VLSE_V,VSSE_V,VLOXEI_V,VSOXEI_V,VLEFF_V,VLSEGE_V,VSSEGE_V,VLSEGEFF_V,VLSSEGE_V,VSSSEGE_V,VLOXSEGEI_V,VSOXSEGEI_V,VLRE_V,VSR_V
    +directed_instr_0=riscv_vector_load_store_instr_stream,20
    +report_stats=1
  iterations: 100
  gen_test: riscv_instr_base_test
  rtl_test: core_base_test

- test: cva6v_rag_Vb_vle_v
  description: >
    base + fp + vector test, Vector Base (Load and Stores) Instructions
  gen_opts: >
    +instr_cnt=10000
    +num_of_sub_program=0
    +enable_fp_extension=1
    +enable_vector_extension=1
    +vreg_init_method=RANDOM_VALUES_LOAD
    +no_fence=1
    +no_branch_jump=1
    +no_csr_instr=1
    +boot_mode=m
    +specific_v_instructions=VADD,VFCVT_XU_F_V,VREDSUM_VS
    +specific_v_ls_instructions=VLE_V
    +directed_instr_0=riscv_vector_load_store_instr_stream,10
    +report_stats=1
  iterations: 100
  gen_test: riscv_instr_base_test
  rtl_test: core_base_test

- test: cva6v_rag_Vb_vse_v
  description: >
    base + fp + vector test, Vector Base (Load and Stores) Instructions
  gen_opts: >
    +instr_cnt=10000
    +num_of_sub_program=0
    +enable_fp_extension=1
    +enable_vector_extension=1
    +vreg_init_method=RANDOM_VALUES_LOAD
    +no_fence=1
    +no_branch_jump=1
    +no_csr_instr=1
    +boot_mode=m
    +specific_v_instructions=VADD,VFCVT_XU_F_V,VREDSUM_VS
    +specific_v_ls_instructions=VSE_V
    +directed_instr_0=riscv_vector_load_store_instr_stream,10
    +report_stats=1
  iterations: 100
  gen_test: riscv_instr_base_test
  rtl_test: core_base_test

- test: cva6v_rag_Vb_vlm_v
  description: >
    base + fp + vector test, Vector Base (Load and Stores) Instructions
  gen_opts: >
    +instr_cnt=10000
    +num_of_sub_program=0
    +enable_fp_extension=1
    +enable_vector_extension=1
    +vreg_init_method=RANDOM_VALUES_LOAD
    +no_fence=1
    +no_branch_jump=1
    +no_csr_instr=1
    +boot_mode=m
    +specific_v_instructions=VADD,VFCVT_XU_F_V,VREDSUM_VS
    +specific_v_ls_instructions=VLM_V
    +directed_instr_0=riscv_vector_load_store_instr_stream,10
    +report_stats=1
  iterations: 100
  gen_test: riscv_instr_base_test
  rtl_test: core_base_test

- test: cva6v_rag_Vb_vsm_v
  description: >
    base + fp + vector test, Vector Base (Load and Stores) Instructions
  gen_opts: >
    +instr_cnt=10000
    +num_of_sub_program=0
    +enable_fp_extension=1
    +enable_vector_extension=1
    +vreg_init_method=RANDOM_VALUES_LOAD
    +no_fence=1
    +no_branch_jump=1
    +no_csr_instr=1
    +boot_mode=m
    +specific_v_instructions=VADD,VFCVT_XU_F_V,VREDSUM_VS
    +specific_v_ls_instructions=VSM_V
    +directed_instr_0=riscv_vector_load_store_instr_stream,10
    +report_stats=1
  iterations: 100
  gen_test: riscv_instr_base_test
  rtl_test: core_base_test

- test: cva6v_rag_Vb_vlse_v
  description: >
    base + fp + vector test, Vector Base (Load and Stores) Instructions
  gen_opts: >
    +instr_cnt=10000
    +num_of_sub_program=0
    +enable_fp_extension=1
    +enable_vector_extension=1
    +vreg_init_method=RANDOM_VALUES_LOAD
    +no_fence=1
    +no_branch_jump=1
    +no_csr_instr=1
    +boot_mode=m
    +specific_v_instructions=VADD,VFCVT_XU_F_V,VREDSUM_VS
    +specific_v_ls_instructions=VLSE_V
    +directed_instr_0=riscv_vector_load_store_instr_stream,10
    +report_stats=1
  iterations: 100
  gen_test: riscv_instr_base_test
  rtl_test: core_base_test

- test: cva6v_rag_Vb_vsse_v
  description: >
    base + fp + vector test, Vector Base (Load and Stores) Instructions
  gen_opts: >
    +instr_cnt=10000
    +num_of_sub_program=0
    +enable_fp_extension=1
    +enable_vector_extension=1
    +vreg_init_method=RANDOM_VALUES_LOAD
    +no_fence=1
    +no_branch_jump=1
    +no_csr_instr=1
    +boot_mode=m
    +specific_v_instructions=VADD,VFCVT_XU_F_V,VREDSUM_VS
    +specific_v_ls_instructions=VSSE_V
    +directed_instr_0=riscv_vector_load_store_instr_stream,10
    +report_stats=1
  iterations: 100
  gen_test: riscv_instr_base_test
  rtl_test: core_base_test

- test: cva6v_rag_Vb_vluxei_v
  description: >
    base + fp + vector test, Vector Base (Load and Stores) Instructions
  gen_opts: >
    +instr_cnt=10000
    +num_of_sub_program=0
    +enable_fp_extension=1
    +enable_vector_extension=1
    +vreg_init_method=RANDOM_VALUES_LOAD
    +no_fence=1
    +no_branch_jump=1
    +no_csr_instr=1
    +boot_mode=m
    +specific_v_instructions=VADD,VFCVT_XU_F_V,VREDSUM_VS
    +specific_v_ls_instructions=VLUXEI_V
    +directed_instr_0=riscv_vector_load_store_instr_stream,10
    +report_stats=1
  iterations: 100
  gen_test: riscv_instr_base_test
  rtl_test: core_base_test

- test: cva6v_rag_Vb_vloxei_v
  description: >
    base + fp + vector test, Vector Base (Load and Stores) Instructions
  gen_opts: >
    +instr_cnt=10000
    +num_of_sub_program=0
    +enable_fp_extension=1
    +enable_vector_extension=1
    +vreg_init_method=RANDOM_VALUES_LOAD
    +no_fence=1
    +no_branch_jump=1
    +no_csr_instr=1
    +boot_mode=m
    +specific_v_instructions=VADD,VFCVT_XU_F_V,VREDSUM_VS
    +specific_v_ls_instructions=VLOXEI_V
    +directed_instr_0=riscv_vector_load_store_instr_stream,10
    +report_stats=1
  iterations: 100
  gen_test: riscv_instr_base_test
  rtl_test: core_base_test

- test: cva6v_rag_Vb_vsuxei_v
  description: >
    base + fp + vector test, Vector Base (Load and Stores) Instructions
  gen_opts: >
    +instr_cnt=10000
    +num_of_sub_program=0
    +enable_fp_extension=1
    +enable_vector_extension=1
    +vreg_init_method=RANDOM_VALUES_LOAD
    +no_fence=1
    +no_branch_jump=1
    +no_csr_instr=1
    +boot_mode=m
    +specific_v_instructions=VADD,VFCVT_XU_F_V,VREDSUM_VS
    +specific_v_ls_instructions=VSUXEI_V
    +directed_instr_0=riscv_vector_load_store_instr_stream,10
    +report_stats=1
  iterations: 100
  gen_test: riscv_instr_base_test
  rtl_test: core_base_test

- test: cva6v_rag_Vb_vsoxei_v
  description: >
    base + fp + vector test, Vector Base (Load and Stores) Instructions
  gen_opts: >
    +instr_cnt=10000
    +num_of_sub_program=0
    +enable_fp_extension=1
    +enable_vector_extension=1
    +vreg_init_method=RANDOM_VALUES_LOAD
    +no_fence=1
    +no_branch_jump=1
    +no_csr_instr=1
    +boot_mode=m
    +specific_v_instructions=VADD,VFCVT_XU_F_V,VREDSUM_VS
    +specific_v_ls_instructions=VSOXEI_V
    +directed_instr_0=riscv_vector_load_store_instr_stream,10
    +report_stats=1
  iterations: 100
  gen_test: riscv_instr_base_test
  rtl_test: core_base_test

- test: cva6v_rag_Vb_vleff_v
  description: >
    base + fp + vector test, Vector Base (Load and Stores) Instructions
  gen_opts: >
    +instr_cnt=10000
    +num_of_sub_program=0
    +enable_fp_extension=1
    +enable_vector_extension=1
    +vreg_init_method=RANDOM_VALUES_LOAD
    +no_fence=1
    +no_branch_jump=1
    +no_csr_instr=1
    +boot_mode=m
    +specific_v_instructions=VADD,VFCVT_XU_F_V,VREDSUM_VS
    +specific_v_ls_instructions=VLEFF_V
    +directed_instr_0=riscv_vector_load_store_instr_stream,10
    +report_stats=1
  iterations: 100
  gen_test: riscv_instr_base_test
  rtl_test: core_base_test

- test: cva6v_rag_Vb_vlsege_v
  description: >
    base + fp + vector test, Vector Base (Load and Stores) Instructions
  gen_opts: >
    +instr_cnt=10000
    +num_of_sub_program=0
    +enable_fp_extension=1
    +enable_vector_extension=1
    +vreg_init_method=RANDOM_VALUES_LOAD
    +no_fence=1
    +no_branch_jump=1
    +no_csr_instr=1
    +boot_mode=m
    +specific_v_instructions=VADD,VFCVT_XU_F_V,VREDSUM_VS
    +specific_v_ls_instructions=VLSEGE_V
    +directed_instr_0=riscv_vector_load_store_instr_stream,10
    +report_stats=1
  iterations: 100
  gen_test: riscv_instr_base_test
  rtl_test: core_base_test

- test: cva6v_rag_Vb_vssege_v
  description: >
    base + fp + vector test, Vector Base (Load and Stores) Instructions
  gen_opts: >
    +instr_cnt=10000
    +num_of_sub_program=0
    +enable_fp_extension=1
    +enable_vector_extension=1
    +vreg_init_method=RANDOM_VALUES_LOAD
    +no_fence=1
    +no_branch_jump=1
    +no_csr_instr=1
    +boot_mode=m
    +specific_v_instructions=VADD,VFCVT_XU_F_V,VREDSUM_VS
    +specific_v_ls_instructions=VSSEGE_V
    +directed_instr_0=riscv_vector_load_store_instr_stream,10
    +report_stats=1
  iterations: 100
  gen_test: riscv_instr_base_test
  rtl_test: core_base_test

- test: cva6v_rag_Vb_vlsegeff_v
  description: >
    base + fp + vector test, Vector Base (Load and Stores) Instructions
  gen_opts: >
    +instr_cnt=10000
    +num_of_sub_program=0
    +enable_fp_extension=1
    +enable_vector_extension=1
    +vreg_init_method=RANDOM_VALUES_LOAD
    +no_fence=1
    +no_branch_jump=1
    +no_csr_instr=1
    +boot_mode=m
    +specific_v_instructions=VADD,VFCVT_XU_F_V,VREDSUM_VS
    +specific_v_ls_instructions=VLSEGEFF_V
    +directed_instr_0=riscv_vector_load_store_instr_stream,10
    +report_stats=1
  iterations: 100
  gen_test: riscv_instr_base_test
  rtl_test: core_base_test

- test: cva6v_rag_Vb_vlssege_v
  description: >
    base + fp + vector test, Vector Base (Load and Stores) Instructions
  gen_opts: >
    +instr_cnt=10000
    +num_of_sub_program=0
    +enable_fp_extension=1
    +enable_vector_extension=1
    +vreg_init_method=RANDOM_VALUES_LOAD
    +no_fence=1
    +no_branch_jump=1
    +no_csr_instr=1
    +boot_mode=m
    +specific_v_instructions=VADD,VFCVT_XU_F_V,VREDSUM_VS
    +specific_v_ls_instructions=VLSSEGE_V
    +directed_instr_0=riscv_vector_load_store_instr_stream,10
    +report_stats=1
  iterations: 100
  gen_test: riscv_instr_base_test
  rtl_test: core_base_test

- test: cva6v_rag_Vb_vsssege_v
  description: >
    base + fp + vector test, Vector Base (Load and Stores) Instructions
  gen_opts: >
    +instr_cnt=10000
    +num_of_sub_program=0
    +enable_fp_extension=1
    +enable_vector_extension=1
    +vreg_init_method=RANDOM_VALUES_LOAD
    +no_fence=1
    +no_branch_jump=1
    +no_csr_instr=1
    +boot_mode=m
    +specific_v_instructions=VADD,VFCVT_XU_F_V,VREDSUM_VS
    +specific_v_ls_instructions=VSSSEGE_V
    +directed_instr_0=riscv_vector_load_store_instr_stream,10
    +report_stats=1
  iterations: 100
  gen_test: riscv_instr_base_test
  rtl_test: core_base_test

- test: cva6v_rag_Vb_vluxsegei_v
  description: >
    base + fp + vector test, Vector Base (Load and Stores) Instructions
  gen_opts: >
    +instr_cnt=10000
    +num_of_sub_program=0
    +enable_fp_extension=1
    +enable_vector_extension=1
    +vreg_init_method=RANDOM_VALUES_LOAD
    +no_fence=1
    +no_branch_jump=1
    +no_csr_instr=1
    +boot_mode=m
    +specific_v_instructions=VADD,VFCVT_XU_F_V,VREDSUM_VS
    +specific_v_ls_instructions=VLUXSEGEI_V
    +directed_instr_0=riscv_vector_load_store_instr_stream,10
    +report_stats=1
  iterations: 100
  gen_test: riscv_instr_base_test
  rtl_test: core_base_test

- test: cva6v_rag_Vb_vloxsegei_v
  description: >
    base + fp + vector test, Vector Base (Load and Stores) Instructions
  gen_opts: >
    +instr_cnt=10000
    +num_of_sub_program=0
    +enable_fp_extension=1
    +enable_vector_extension=1
    +vreg_init_method=RANDOM_VALUES_LOAD
    +no_fence=1
    +no_branch_jump=1
    +no_csr_instr=1
    +boot_mode=m
    +specific_v_instructions=VADD,VFCVT_XU_F_V,VREDSUM_VS
    +specific_v_ls_instructions=VLOXSEGEI_V
    +directed_instr_0=riscv_vector_load_store_instr_stream,10
    +report_stats=1
  iterations: 100
  gen_test: riscv_instr_base_test
  rtl_test: core_base_test

- test: cva6v_rag_Vb_vsuxsegei_v
  description: >
    base + fp + vector test, Vector Base (Load and Stores) Instructions
  gen_opts: >
    +instr_cnt=10000
    +num_of_sub_program=0
    +enable_fp_extension=1
    +enable_vector_extension=1
    +vreg_init_method=RANDOM_VALUES_LOAD
    +no_fence=1
    +no_branch_jump=1
    +no_csr_instr=1
    +boot_mode=m
    +specific_v_instructions=VADD,VFCVT_XU_F_V,VREDSUM_VS
    +specific_v_ls_instructions=VSUXSEGEI_V
    +directed_instr_0=riscv_vector_load_store_instr_stream,10
    +report_stats=1
  iterations: 100
  gen_test: riscv_instr_base_test
  rtl_test: core_base_test

- test: cva6v_rag_Vb_vsoxsegei_v
  description: >
    base + fp + vector test, Vector Base (Load and Stores) Instructions
  gen_opts: >
    +instr_cnt=10000
    +num_of_sub_program=0
    +enable_fp_extension=1
    +enable_vector_extension=1
    +vreg_init_method=RANDOM_VALUES_LOAD
    +no_fence=1
    +no_branch_jump=1
    +no_csr_instr=1
    +boot_mode=m
    +specific_v_instructions=VADD,VFCVT_XU_F_V,VREDSUM_VS
    +specific_v_ls_instructions=VSOXSEGEI_V
    +directed_instr_0=riscv_vector_load_store_instr_stream,10
    +report_stats=1
  iterations: 100
  gen_test: riscv_instr_base_test
  rtl_test: core_base_test

- test: cva6v_rag_Vb_vlre_v
  description: >
    base + fp + vector test, Vector Base (Load and Stores) Instructions
  gen_opts: >
    +instr_cnt=10000
    +num_of_sub_program=0
    +enable_fp_extension=1
    +enable_vector_extension=1
    +vreg_init_method=RANDOM_VALUES_LOAD
    +no_fence=1
    +no_branch_jump=1
    +no_csr_instr=1
    +boot_mode=m
    +specific_v_instructions=VADD,VFCVT_XU_F_V,VREDSUM_VS
    +specific_v_ls_instructions=VLRE_V
    +directed_instr_0=riscv_vector_load_store_instr_stream,10
    +report_stats=1
  iterations: 100
  gen_test: riscv_instr_base_test
  rtl_test: core_base_test

- test: cva6v_rag_Vb_vsr_v
  description: >
    base + fp + vector test, Vector Base (Load and Stores) Instructions
  gen_opts: >
    +instr_cnt=10000
    +num_of_sub_program=0
    +enable_fp_extension=1
    +enable_vector_extension=1
    +vreg_init_method=RANDOM_VALUES_LOAD
    +no_fence=1
    +no_branch_jump=1
    +no_csr_instr=1
    +boot_mode=m
    +specific_v_instructions=VADD,VFCVT_XU_F_V,VREDSUM_VS
    +specific_v_ls_instructions=VSR_V
    +directed_instr_0=riscv_vector_load_store_instr_stream,10
    +report_stats=1
  iterations: 100
  gen_test: riscv_instr_base_test
  rtl_test: core_base_test
