$date
	Thu Jun 29 22:43:04 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module FSM_tb $end
$var wire 1 ! y $end
$var reg 1 " clk $end
$var reg 1 # x $end
$scope module uut $end
$var wire 1 " clk $end
$var wire 1 # x $end
$var wire 1 ! y $end
$var reg 2 $ state [1:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx $
0#
0"
0!
$end
#5
b0 $
0!
1"
1#
#10
0"
0#
#15
b1 $
1"
1#
#20
0"
0#
#25
b10 $
1"
1#
#30
0"
#35
1!
b11 $
1"
#40
0!
0"
0#
#45
b0 $
1"
