/*****************************|
|   1. YOU ARE NOT ALLOWED TO SHARE/PUBLISH YOUR CODE (e.g., post on piazza or online)|
|      OR SHARE YOUR STATE MACHINES                                                   |
|   2. Only alter the source code of mipssim.c                                        |
|   3. Do not add any other .c files nor alter mipssim.h, parser.h, definitions.h or  |
|      memory_hierarchy.c                                                             |
|   4. Do not include any other library files                                         |
|*****************************/

#include "mipssim.h"

int BREAK_POINT = 200000; // exit after so many cycles -- useful for debugging

// Global variables
char mem_init_path[1000];
char reg_init_path[1000];

uint32_t task_number = 0;
struct architectural_state arch_state;

uint8_t get_instruction_type(int opcode)
{
    switch (opcode) {
        /// opcodes are defined in definitions.h

        case R_INST:
            return R_TYPE;
        case EOP:
            return EOP_TYPE;
        ///@students task 1: fill in the rest
        case BEQ:
            return BRANCH_TYPE;
        case ADD:
            return R_TYPE;
        case ADDI:
            return I_TYPE;
        case LW:
            return MEM_TYPE;
        case SW:
            return MEM_TYPE;
        case J:
            return JUMP_TYPE;
        case SLT:
            return BRANCH_TYPE;

        default:
            assert(false && "missing opcode case");
    }
    assert(false);
}



int FSM(int state, struct instr_meta *IR_meta)
{
    //states defined in definitions.h
    struct ctrl_signals *control = &arch_state.control;
    //reset control signals
    memset(control, 0, (sizeof(struct ctrl_signals)));

    int opcode = IR_meta->opcode;
    int type = IR_meta->type;
    switch (state) {
        case INSTR_FETCH:
            control->MemRead = 1;
            control->ALUSrcA = 0;
            control->IorD = 0;
            control->IRWrite = 1;
            control->ALUSrcB = 1;
            control->ALUOp = 0;
            control->PCWrite = 1;
            control->PCSource = 0;
            state = DECODE;
            break;
        case DECODE:
            control->ALUSrcA = 0;
            control->ALUSrcB = 3;
            control->ALUOp = 0;
            if (type == R_TYPE) state = EXEC;
            else if (opcode == EOP) state = EXIT_STATE;
            ///@students task 2: fill in the rest
            else if (opcode == LW || opcode == SW) state = MEM_ADDR_COMP;
            else if (opcode == BEQ) state = BRANCH_COMPL;
            else if (opcode == J) state = JUMP_COMPL;
            else if (type == I_TYPE) state = I_TYPE_EXEC;
            else assert(false && "decode not yet implemented");
            break;
        case EXEC:
            control->ALUSrcA = 1;
            control->ALUSrcB = 0;
            control->ALUOp = 2;
            state = R_TYPE_COMPL;
            break;
        case R_TYPE_COMPL:
            control->RegDst = 1;
            control->RegWrite = 1;
            control->MemtoReg = 0;
            state = INSTR_FETCH;
            break;
            ///@students task 3-4: fill in the rest
        case MEM_ADDR_COMP:
            control->ALUSrcA = 1;
            control->ALUSrcB = 2;
            control->ALUOp = 0;
            if (opcode == LW) state = MEM_ACCESS_LD;
            else if (opcode == SW) state = MEM_ACCESS_ST;
            break;
        case MEM_ACCESS_LD:
            control->MemRead = 1;
            control->IorD = 1;
            state = WB_STEP;
            break;
        case MEM_ACCESS_ST:
            control->MemWrite = 1;
            control->IorD = 1;
            state = INSTR_FETCH;
            break;
        case WB_STEP:
            control->RegDst = 0;
            control->RegWrite = 1;
            control->MemtoReg = 1;
            state = INSTR_FETCH;
            break;
        case BRANCH_COMPL:
            control->ALUSrcA = 1;
            control->ALUSrcB = 0;
            control->ALUOp = 1;
            control->PCWriteCond = 1;
            control->PCSource = 1;
            state = INSTR_FETCH;
            break;
        case JUMP_COMPL:
            control->PCWrite = 1;
            control->PCSource = 2;
            state = INSTR_FETCH;
            break;
        case I_TYPE_EXEC:
            control->ALUSrcA = 1;
            control->ALUSrcB = 2;
            control->ALUOp = 2;
            state = I_TYPE_COMPL;
            break;
        case I_TYPE_COMPL:
            control->RegDst = 0;
            control->RegWrite = 1;
            control->MemtoReg = 0;
            state = INSTR_FETCH;
            break;
        case EXIT_STATE:
            break;
        default: assert(false && "FSM state not yet implemented");
    }

    return state;
}


void instruction_fetch()
{
  ///@students task 5: to alter.
    if (arch_state.control.MemRead && !arch_state.control.IorD) {
        int address = arch_state.curr_pipe_regs.pc;
        arch_state.next_pipe_regs.IR = memory_read(address);
        
    }

}
void decode_and_read_RF()
{
    int read_register_1 = arch_state.IR_meta.reg_21_25;
    int read_register_2 = arch_state.IR_meta.reg_16_20;
    check_is_valid_reg_id(read_register_1);
    check_is_valid_reg_id(read_register_2);
    arch_state.next_pipe_regs.A = arch_state.registers[read_register_1];
    arch_state.next_pipe_regs.B = arch_state.registers[read_register_2];
}

void execute()
{
  ///@students task 5: extra instructions must be implemented here.
    struct ctrl_signals *control = &arch_state.control;
    struct instr_meta *IR_meta = &arch_state.IR_meta;
    struct pipe_regs *curr_pipe_regs = &arch_state.curr_pipe_regs;
    struct pipe_regs *next_pipe_regs = &arch_state.next_pipe_regs;

    int alu_opA = control->ALUSrcA == 1 ? curr_pipe_regs->A : curr_pipe_regs->pc;
    int alu_opB = 0;
    int immediate = IR_meta->immediate;
    int shifted_immediate = (immediate) << 2;
    int pc_shiftr = 0;
    int pc_shiftl = 0;
    int jumpos = 0;
    switch (control->ALUSrcB) {
        case 0:
            alu_opB = curr_pipe_regs->B;
            break;
        case 1:
            alu_opB = WORD_SIZE;
            break;
        case 2:
            alu_opB = immediate;
            break;
        case 3:
            alu_opB = shifted_immediate;
            break;
        default:
            assert(false && "missing ALUSrcB control");
    }



    switch (control->ALUOp) {
        case 0:
            next_pipe_regs->ALUOut = alu_opA + alu_opB;
            break;
        case 1:
            next_pipe_regs->ALUOut = alu_opA - alu_opB;
            break;
        case 2:
            if (IR_meta->type == R_TYPE && IR_meta->function == ADD)
            next_pipe_regs->ALUOut = alu_opA + alu_opB;
        else if (IR_meta->type == I_TYPE && IR_meta->function == ADDI)
        next_pipe_regs->ALUOut = alu_opA + alu_opB;
        else if (IR_meta->type == R_TYPE && IR_meta->function == SLT)
                next_pipe_regs->ALUOut = alu_opA < alu_opB;
            else
                assert(false && "unimplemented ALUOp");
            break;
        default:
            assert(false);
    }

    // PC calculation
    switch (control->PCSource) {
        case 0:
            next_pipe_regs->pc = next_pipe_regs->ALUOut;
            break;
        case 1:
            if(alu_opA - alu_opB  == 0)
                next_pipe_regs->pc = curr_pipe_regs->ALUOut;
            break;
        case 2:
            jumpos = IR_meta->jmp_offset << 2;
            pc_shiftr = curr_pipe_regs->pc >> 28;
            pc_shiftl = pc_shiftr << 28;
            next_pipe_regs -> pc = jumpos + pc_shiftl;
            break; 
        default:
            assert(false);
    }
}


void memory_access() {
    ///@students: appropriate calls to functions defined in memory_hierarchy.c must be added

    int data_setB = arch_state.curr_pipe_regs.B;
    int address;

    if(arch_state.control.MemRead && arch_state.state != DECODE){
        address = arch_state.curr_pipe_regs.ALUOut;
        arch_state.next_pipe_regs.MDR = memory_read(address);
    }

    if(arch_state.control.MemWrite && arch_state.control.IorD == 1){
        memory_write(arch_state.curr_pipe_regs.ALUOut, data_setB);
    }

}

void write_back()
{
    int write_reg_id, write_data;
    if (arch_state.control.RegWrite == 1){

        if (arch_state.control.MemtoReg){
            write_data = arch_state.curr_pipe_regs.MDR;
        } else {
            write_data = arch_state.curr_pipe_regs.ALUOut;
        }

        if (arch_state.control.RegDst){
            write_reg_id = arch_state.IR_meta.reg_11_15;
        } else {
            write_reg_id = arch_state.IR_meta.reg_16_20;
        } 
    
        check_is_valid_reg_id(write_reg_id);
        if (write_reg_id > 0) {
            arch_state.registers[write_reg_id] = write_data;
            printf("Reg $%u = %d \n", write_reg_id, write_data);
        } 
        else 
            printf("Attempting to write reg_0. That is likely a mistake \n");

    }

}


void set_up_IR_meta(int IR, struct instr_meta *IR_meta)
{
    IR_meta->opcode = get_piece_of_a_word(IR, OPCODE_OFFSET, OPCODE_SIZE);
    IR_meta->immediate = get_sign_extended_imm_id(IR, IMMEDIATE_OFFSET);
    IR_meta->function = get_piece_of_a_word(IR, 0, 6);
    IR_meta->jmp_offset = get_piece_of_a_word(IR, 0, 26);
    IR_meta->reg_11_15 = (uint8_t) get_piece_of_a_word(IR, 11, REGISTER_ID_SIZE);
    IR_meta->reg_16_20 = (uint8_t) get_piece_of_a_word(IR, 16, REGISTER_ID_SIZE);
    IR_meta->reg_21_25 = (uint8_t) get_piece_of_a_word(IR, 21, REGISTER_ID_SIZE);
    IR_meta->type = get_instruction_type(IR_meta->opcode);

    switch (IR_meta->opcode) {
        case R_INST:
            if (IR_meta->function == ADD)
                printf("Executing ADD(%d), $%u = $%u + $%u (function: %u) \n",
                       IR_meta->opcode,  IR_meta->reg_11_15, IR_meta->reg_21_25,  IR_meta->reg_16_20, IR_meta->function);
	    else if (IR_meta->function == SLT)
                printf("Executing SLT(%d), $%u = $%u < $%u ? 1 : 0 (function: %u) \n",
                       IR_meta->opcode,  IR_meta->reg_11_15, IR_meta->reg_21_25,  IR_meta->reg_16_20, IR_meta->function);
            else assert(false && "unknown R_INST");
            break;
        case EOP:
            printf("Executing EOP(%d) \n", IR_meta->opcode);
            break;
        case ADDI:
          printf("ADDI");
          printf("(%d),  $%u = $%u + #%u; \n",
                         IR_meta->opcode,  IR_meta->reg_16_20, IR_meta->reg_21_25, IR_meta->immediate);
          break;
        case SW:
          printf("SW");
          printf("(%d), mem[$%u + (%d)] = $%u; \n",
                         IR_meta->opcode,  IR_meta->reg_21_25, IR_meta->immediate, IR_meta->reg_16_20);
          break;
        case LW:
          printf("LW");
          printf("(%d), $%u = mem[$%u + (%d)];\n",
                         IR_meta->opcode, IR_meta->reg_16_20, IR_meta->reg_21_25, IR_meta->immediate);
          break;
        case BEQ:
          printf("BEQ");
          printf("(%d), if $%u == $%u then pc = pc + ((%d) * 4); \n",
                         IR_meta->opcode,  IR_meta->reg_16_20, IR_meta->reg_21_25, IR_meta->immediate);
          break;
        case J:
          printf("JUMP");
          printf("(%d), jump  to instruction word jmp_offset %u \n",
                         IR_meta->opcode,   IR_meta->jmp_offset);
          break;
            default: assert(false && "unknown opcode");
    }
}

void assign_pipeline_registers_for_the_next_cycle()
{
    struct ctrl_signals *control = &arch_state.control;
    struct instr_meta *IR_meta = &arch_state.IR_meta;
    struct pipe_regs *curr_pipe_regs = &arch_state.curr_pipe_regs;
    struct pipe_regs *next_pipe_regs = &arch_state.next_pipe_regs;

    if (control->IRWrite) {
        curr_pipe_regs->IR = next_pipe_regs->IR;
        printf("PC %d: ", curr_pipe_regs->pc / 4);
        set_up_IR_meta(curr_pipe_regs->IR, IR_meta);
    }
    curr_pipe_regs->ALUOut = next_pipe_regs->ALUOut;
    curr_pipe_regs->A = next_pipe_regs->A;
    curr_pipe_regs->B = next_pipe_regs->B;
    if (control->PCWrite) {
        check_address_is_word_aligned(next_pipe_regs->pc);
        curr_pipe_regs->pc = next_pipe_regs->pc;
    }
    if (control->PCWriteCond && curr_pipe_regs->ALUOut==0) {
        check_address_is_word_aligned(next_pipe_regs->pc);
        curr_pipe_regs->pc = next_pipe_regs->pc;
    }
}


int main(int argc, const char* argv[])
{
    /*--------------------------------------
    /------- Global Variable Init ----------
    /--------------------------------------*/
    parse_arguments(argc, argv);
    arch_state_init(&arch_state);
    ///@students WARNING: Do NOT change/move/remove main's code above this point!

    switch(task_number) {
        case(INSTRUCTION_TYPE):
        task_1();
        break;
        case(FINITE_STATE_MACHINE_DEC):
        task_2();
        break;
        case(FINITE_STATE_MACHINE):
        task_3();
        break;
        case(FINITE_STATE_MACHINE_EXT):
        task_4();
        break;
        case(FULL):
        task_5();
        break;
        default:
        assert(false && "No task given");
    }
}
