{"Source Block": ["hdl/library/xilinx/axi_adxcvr/axi_adxcvr_mdrp.v@109:132@HdlStmProcess", "  end\n\n  assign up_rdata_mi_s = up_rdata_m | up_rdata_i;\n  assign up_ready_mi_s = up_ready_m & up_ready_i;\n\n  always @(negedge up_rstn or posedge up_clk) begin\n    if (up_rstn == 1'b0) begin\n      up_rdata_i <= 16'd0;\n      up_ready_i <= 1'b0;\n    end else begin\n      if (up_ready_in == 1'b1) begin\n        up_rdata_i <= up_rdata_in;\n        up_ready_i <= 1'b1;\n      end else if (up_enb == 1'b1) begin\n        up_rdata_i <= 16'd0;\n        up_ready_i <= 1'b0;\n      end\n    end\n  end\n\n  generate\n  if (XCVR_ID < NUM_OF_LANES) begin\n  always @(negedge up_rstn or posedge up_clk) begin\n    if (up_rstn == 1'b0) begin\n"], "Clone Blocks": [["hdl/library/xilinx/axi_adxcvr/axi_adxcvr_mdrp.v@125:160", "      end\n    end\n  end\n\n  generate\n  if (XCVR_ID < NUM_OF_LANES) begin\n  always @(negedge up_rstn or posedge up_clk) begin\n    if (up_rstn == 1'b0) begin\n      up_rdata_m <= 16'd0;\n      up_ready_m <= 1'b0;\n    end else begin\n      if (up_ready == 1'b1) begin\n        up_rdata_m <= up_rdata;\n        up_ready_m <= 1'b1;\n      end else if (up_enb == 1'b1) begin\n        up_rdata_m <= 16'd0;\n        up_ready_m <= 1'b0;\n      end\n    end\n  end\n  end else begin\n  always @(negedge up_rstn or posedge up_clk) begin\n    if (up_rstn == 1'b0) begin\n      up_rdata_m <= 16'd0;\n      up_ready_m <= 1'b0;\n    end else begin\n      up_rdata_m <= 16'd0;\n      up_ready_m <= 1'b1;\n    end\n  end\n  end\n  endgenerate\n\nendmodule\n\n// ***************************************************************************\n"]], "Diff Content": {"Delete": [[119, "      if (up_ready_in == 1'b1) begin\n"]], "Add": [[119, "      if (up_ready_in == 1'b1 || XCVR_ID == 0) begin\n"]]}}