Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Fri Nov 11 00:56:58 2022
| Host         : DESKTOP-J7D9945 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file interpolator_top_timing_summary_routed.rpt -pb interpolator_top_timing_summary_routed.pb -rpx interpolator_top_timing_summary_routed.rpx -warn_on_violation
| Design       : interpolator_top
| Device       : 7a200t-fbg676
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 107 register/latch pins with no clock driven by root clock pin: clk_8_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 166 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 17 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 145 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -0.573       -3.131                      9                   26        0.259        0.000                      0                   26        4.500        0.000                       0                    43  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk    {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                -0.573       -3.131                      9                   26        0.259        0.000                      0                   26        4.500        0.000                       0                    43  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            9  Failing Endpoints,  Worst Slack       -0.573ns,  Total Violation       -3.131ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.259ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.573ns  (required time - arrival time)
  Source:                 mu_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            final_buff1_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        10.557ns  (logic 5.680ns (53.803%)  route 4.877ns (46.197%))
  Logic Levels:           14  (CARRY4=9 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.977ns = ( 14.977 - 10.000 ) 
    Source Clock Delay      (SCD):    5.350ns
    Clock Pessimism Removal (CPR):    0.341ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y22                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y22                  IBUF (Prop_ibuf_I_O)         0.982     0.982 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.457     3.438    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.534 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.815     5.350    clk_IBUF_BUFG
    SLICE_X162Y122       FDSE                                         r  mu_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y122       FDSE (Prop_fdse_C_Q)         0.478     5.828 r  mu_reg[2]/Q
                         net (fo=76, routed)          0.735     6.563    mult1/Q[1]
    SLICE_X163Y121       LUT6 (Prop_lut6_I2_O)        0.295     6.858 r  mult1/s10_13_out0__0_carry__0_i_4/O
                         net (fo=2, routed)           0.649     7.507    mult1/s10_13_out0__0_carry__0_i_4_n_0
    SLICE_X160Y121       CARRY4 (Prop_carry4_DI[0]_O[2])
                                                      0.556     8.063 r  mult1/s10_13_out0__0_carry__0/O[2]
                         net (fo=3, routed)           0.650     8.713    mult1/s10_13_out0__0_carry__0_n_5
    SLICE_X161Y122       LUT5 (Prop_lut5_I2_O)        0.302     9.015 r  mult1/s10_13_out0__56_carry_i_4/O
                         net (fo=1, routed)           0.000     9.015    mult1/s10_13_out0__56_carry_i_4_n_0
    SLICE_X161Y122       CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.416 r  mult1/s10_13_out0__56_carry/CO[3]
                         net (fo=1, routed)           0.000     9.416    mult1/s10_13_out0__56_carry_n_0
    SLICE_X161Y123       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.750 r  mult1/s10_13_out0__56_carry__0/O[1]
                         net (fo=3, routed)           0.722    10.472    add1/test1_OBUF[5]
    SLICE_X162Y125       CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.699    11.171 r  add1/s10_13_out0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.171    add1/s10_13_out0_carry__0_n_0
    SLICE_X162Y126       CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    11.410 r  add1/s10_13_out0_carry__1/O[2]
                         net (fo=10, routed)          0.896    12.307    add1/test2_OBUF[13]
    SLICE_X163Y129       LUT6 (Prop_lut6_I3_O)        0.301    12.608 r  add1/s10_13_out0__0_carry__2_i_4__0/O
                         net (fo=2, routed)           0.586    13.194    add1/mu_reg[1]_1[0]
    SLICE_X160Y129       LUT6 (Prop_lut6_I0_O)        0.124    13.318 r  add1/s10_13_out0__0_carry__2_i_8__0/O
                         net (fo=1, routed)           0.000    13.318    mult2/s10_13_out0__56_carry__1_i_6__0_0[0]
    SLICE_X160Y129       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.850 r  mult2/s10_13_out0__0_carry__2/CO[3]
                         net (fo=1, routed)           0.000    13.850    mult2/s10_13_out0__0_carry__2_n_0
    SLICE_X160Y130       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    14.072 r  mult2/s10_13_out0__0_carry__3/O[0]
                         net (fo=2, routed)           0.638    14.710    add1/final_buff1_reg[0][0]
    SLICE_X161Y130       LUT5 (Prop_lut5_I2_O)        0.299    15.009 r  add1/s10_13_out0__56_carry__2_i_7__0/O
                         net (fo=1, routed)           0.000    15.009    mult2/final_buff1_reg[9]_0[1]
    SLICE_X161Y130       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.559 r  mult2/s10_13_out0__56_carry__2/CO[3]
                         net (fo=1, routed)           0.000    15.559    mult2/s10_13_out0__56_carry__2_n_0
    SLICE_X161Y131       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.348    15.907 r  mult2/s10_13_out0__56_carry__3/O[1]
                         net (fo=2, routed)           0.000    15.907    test3_OBUF[6]
    SLICE_X161Y131       FDRE                                         r  final_buff1_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    Y22                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y22                  IBUF (Prop_ibuf_I_O)         0.848    10.848 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.334    13.182    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.273 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.703    14.977    clk_IBUF_BUFG
    SLICE_X161Y131       FDRE                                         r  final_buff1_reg[7]/C
                         clock pessimism              0.341    15.318    
                         clock uncertainty           -0.035    15.283    
    SLICE_X161Y131       FDRE (Setup_fdre_C_D)        0.051    15.334    final_buff1_reg[7]
  -------------------------------------------------------------------
                         required time                         15.334    
                         arrival time                         -15.907    
  -------------------------------------------------------------------
                         slack                                 -0.573    

Slack (VIOLATED) :        -0.538ns  (required time - arrival time)
  Source:                 mu_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            final_buff1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        10.522ns  (logic 5.694ns (54.115%)  route 4.828ns (45.885%))
  Logic Levels:           14  (CARRY4=9 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.977ns = ( 14.977 - 10.000 ) 
    Source Clock Delay      (SCD):    5.350ns
    Clock Pessimism Removal (CPR):    0.341ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y22                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y22                  IBUF (Prop_ibuf_I_O)         0.982     0.982 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.457     3.438    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.534 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.815     5.350    clk_IBUF_BUFG
    SLICE_X162Y122       FDSE                                         r  mu_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y122       FDSE (Prop_fdse_C_Q)         0.478     5.828 r  mu_reg[2]/Q
                         net (fo=76, routed)          0.735     6.563    mult1/Q[1]
    SLICE_X163Y121       LUT6 (Prop_lut6_I2_O)        0.295     6.858 r  mult1/s10_13_out0__0_carry__0_i_4/O
                         net (fo=2, routed)           0.649     7.507    mult1/s10_13_out0__0_carry__0_i_4_n_0
    SLICE_X160Y121       CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     8.033 r  mult1/s10_13_out0__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.033    mult1/s10_13_out0__0_carry__0_n_0
    SLICE_X160Y122       CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.272 r  mult1/s10_13_out0__0_carry__1/O[2]
                         net (fo=3, routed)           0.650     8.922    mult1/s10_13_out0__0_carry__1_n_5
    SLICE_X161Y123       LUT5 (Prop_lut5_I2_O)        0.302     9.224 r  mult1/s10_13_out0__56_carry__0_i_5/O
                         net (fo=1, routed)           0.000     9.224    mult1/s10_13_out0__56_carry__0_i_5_n_0
    SLICE_X161Y123       CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.625 r  mult1/s10_13_out0__56_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.625    mult1/s10_13_out0__56_carry__0_n_0
    SLICE_X161Y124       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.959 r  mult1/s10_13_out0__56_carry__1/O[1]
                         net (fo=3, routed)           0.717    10.676    add1/test1_OBUF[9]
    SLICE_X162Y126       CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.699    11.375 r  add1/s10_13_out0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    11.375    add1/s10_13_out0_carry__1_n_0
    SLICE_X162Y127       CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    11.614 r  add1/s10_13_out0_carry__2/O[2]
                         net (fo=11, routed)          0.883    12.497    add1/test2_OBUF[9]
    SLICE_X163Y130       LUT6 (Prop_lut6_I3_O)        0.301    12.798 r  add1/s10_13_out0__0_carry__3_i_4__0/O
                         net (fo=2, routed)           0.571    13.370    add1/mu_reg[2]_0[0]
    SLICE_X160Y130       LUT6 (Prop_lut6_I0_O)        0.124    13.494 r  add1/s10_13_out0__0_carry__3_i_8__0/O
                         net (fo=1, routed)           0.000    13.494    mult2/s10_13_out0__56_carry__2_i_7__0_0[0]
    SLICE_X160Y130       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    14.026 r  mult2/s10_13_out0__0_carry__3/CO[3]
                         net (fo=1, routed)           0.000    14.026    add1/CO[0]
    SLICE_X160Y131       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    14.297 r  add1/s10_13_out0__56_carry__3_i_6__0/CO[0]
                         net (fo=2, routed)           0.622    14.919    add1/s10_13_out0__56_carry__3_i_6__0_n_3
    SLICE_X161Y131       LUT5 (Prop_lut5_I2_O)        0.373    15.292 r  add1/s10_13_out0__56_carry__3_i_4__0/O
                         net (fo=1, routed)           0.000    15.292    mult2/final_buff1_reg[0][1]
    SLICE_X161Y131       CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    15.872 r  mult2/s10_13_out0__56_carry__3/O[2]
                         net (fo=7, routed)           0.000    15.872    test3_OBUF[5]
    SLICE_X161Y131       FDRE                                         r  final_buff1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    Y22                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y22                  IBUF (Prop_ibuf_I_O)         0.848    10.848 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.334    13.182    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.273 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.703    14.977    clk_IBUF_BUFG
    SLICE_X161Y131       FDRE                                         r  final_buff1_reg[0]/C
                         clock pessimism              0.341    15.318    
                         clock uncertainty           -0.035    15.283    
    SLICE_X161Y131       FDRE (Setup_fdre_C_D)        0.051    15.334    final_buff1_reg[0]
  -------------------------------------------------------------------
                         required time                         15.334    
                         arrival time                         -15.872    
  -------------------------------------------------------------------
                         slack                                 -0.538    

Slack (VIOLATED) :        -0.460ns  (required time - arrival time)
  Source:                 mu_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            final_buff1_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        10.444ns  (logic 5.567ns (53.304%)  route 4.877ns (46.696%))
  Logic Levels:           14  (CARRY4=9 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.977ns = ( 14.977 - 10.000 ) 
    Source Clock Delay      (SCD):    5.350ns
    Clock Pessimism Removal (CPR):    0.341ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y22                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y22                  IBUF (Prop_ibuf_I_O)         0.982     0.982 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.457     3.438    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.534 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.815     5.350    clk_IBUF_BUFG
    SLICE_X162Y122       FDSE                                         r  mu_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y122       FDSE (Prop_fdse_C_Q)         0.478     5.828 r  mu_reg[2]/Q
                         net (fo=76, routed)          0.735     6.563    mult1/Q[1]
    SLICE_X163Y121       LUT6 (Prop_lut6_I2_O)        0.295     6.858 r  mult1/s10_13_out0__0_carry__0_i_4/O
                         net (fo=2, routed)           0.649     7.507    mult1/s10_13_out0__0_carry__0_i_4_n_0
    SLICE_X160Y121       CARRY4 (Prop_carry4_DI[0]_O[2])
                                                      0.556     8.063 r  mult1/s10_13_out0__0_carry__0/O[2]
                         net (fo=3, routed)           0.650     8.713    mult1/s10_13_out0__0_carry__0_n_5
    SLICE_X161Y122       LUT5 (Prop_lut5_I2_O)        0.302     9.015 r  mult1/s10_13_out0__56_carry_i_4/O
                         net (fo=1, routed)           0.000     9.015    mult1/s10_13_out0__56_carry_i_4_n_0
    SLICE_X161Y122       CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.416 r  mult1/s10_13_out0__56_carry/CO[3]
                         net (fo=1, routed)           0.000     9.416    mult1/s10_13_out0__56_carry_n_0
    SLICE_X161Y123       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.750 r  mult1/s10_13_out0__56_carry__0/O[1]
                         net (fo=3, routed)           0.722    10.472    add1/test1_OBUF[5]
    SLICE_X162Y125       CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.699    11.171 r  add1/s10_13_out0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.171    add1/s10_13_out0_carry__0_n_0
    SLICE_X162Y126       CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    11.410 r  add1/s10_13_out0_carry__1/O[2]
                         net (fo=10, routed)          0.896    12.307    add1/test2_OBUF[13]
    SLICE_X163Y129       LUT6 (Prop_lut6_I3_O)        0.301    12.608 r  add1/s10_13_out0__0_carry__2_i_4__0/O
                         net (fo=2, routed)           0.586    13.194    add1/mu_reg[1]_1[0]
    SLICE_X160Y129       LUT6 (Prop_lut6_I0_O)        0.124    13.318 r  add1/s10_13_out0__0_carry__2_i_8__0/O
                         net (fo=1, routed)           0.000    13.318    mult2/s10_13_out0__56_carry__1_i_6__0_0[0]
    SLICE_X160Y129       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.850 r  mult2/s10_13_out0__0_carry__2/CO[3]
                         net (fo=1, routed)           0.000    13.850    mult2/s10_13_out0__0_carry__2_n_0
    SLICE_X160Y130       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    14.072 r  mult2/s10_13_out0__0_carry__3/O[0]
                         net (fo=2, routed)           0.638    14.710    add1/final_buff1_reg[0][0]
    SLICE_X161Y130       LUT5 (Prop_lut5_I2_O)        0.299    15.009 r  add1/s10_13_out0__56_carry__2_i_7__0/O
                         net (fo=1, routed)           0.000    15.009    mult2/final_buff1_reg[9]_0[1]
    SLICE_X161Y130       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.559 r  mult2/s10_13_out0__56_carry__2/CO[3]
                         net (fo=1, routed)           0.000    15.559    mult2/s10_13_out0__56_carry__2_n_0
    SLICE_X161Y131       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.235    15.794 r  mult2/s10_13_out0__56_carry__3/O[0]
                         net (fo=2, routed)           0.000    15.794    test3_OBUF[7]
    SLICE_X161Y131       FDRE                                         r  final_buff1_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    Y22                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y22                  IBUF (Prop_ibuf_I_O)         0.848    10.848 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.334    13.182    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.273 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.703    14.977    clk_IBUF_BUFG
    SLICE_X161Y131       FDRE                                         r  final_buff1_reg[8]/C
                         clock pessimism              0.341    15.318    
                         clock uncertainty           -0.035    15.283    
    SLICE_X161Y131       FDRE (Setup_fdre_C_D)        0.051    15.334    final_buff1_reg[8]
  -------------------------------------------------------------------
                         required time                         15.334    
                         arrival time                         -15.794    
  -------------------------------------------------------------------
                         slack                                 -0.460    

Slack (VIOLATED) :        -0.393ns  (required time - arrival time)
  Source:                 mu_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            final_buff1_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        10.376ns  (logic 5.403ns (52.073%)  route 4.973ns (47.927%))
  Logic Levels:           13  (CARRY4=8 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.976ns = ( 14.976 - 10.000 ) 
    Source Clock Delay      (SCD):    5.350ns
    Clock Pessimism Removal (CPR):    0.341ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y22                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y22                  IBUF (Prop_ibuf_I_O)         0.982     0.982 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.457     3.438    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.534 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.815     5.350    clk_IBUF_BUFG
    SLICE_X162Y122       FDSE                                         r  mu_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y122       FDSE (Prop_fdse_C_Q)         0.478     5.828 r  mu_reg[2]/Q
                         net (fo=76, routed)          0.735     6.563    mult1/Q[1]
    SLICE_X163Y121       LUT6 (Prop_lut6_I2_O)        0.295     6.858 r  mult1/s10_13_out0__0_carry__0_i_4/O
                         net (fo=2, routed)           0.649     7.507    mult1/s10_13_out0__0_carry__0_i_4_n_0
    SLICE_X160Y121       CARRY4 (Prop_carry4_DI[0]_O[2])
                                                      0.556     8.063 r  mult1/s10_13_out0__0_carry__0/O[2]
                         net (fo=3, routed)           0.650     8.713    mult1/s10_13_out0__0_carry__0_n_5
    SLICE_X161Y122       LUT5 (Prop_lut5_I2_O)        0.302     9.015 r  mult1/s10_13_out0__56_carry_i_4/O
                         net (fo=1, routed)           0.000     9.015    mult1/s10_13_out0__56_carry_i_4_n_0
    SLICE_X161Y122       CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.416 r  mult1/s10_13_out0__56_carry/CO[3]
                         net (fo=1, routed)           0.000     9.416    mult1/s10_13_out0__56_carry_n_0
    SLICE_X161Y123       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.750 r  mult1/s10_13_out0__56_carry__0/O[1]
                         net (fo=3, routed)           0.722    10.472    add1/test1_OBUF[5]
    SLICE_X162Y125       CARRY4 (Prop_carry4_DI[1]_O[3])
                                                      0.789    11.261 r  add1/s10_13_out0_carry__0/O[3]
                         net (fo=10, routed)          1.071    12.333    add1/test2_OBUF[16]
    SLICE_X159Y128       LUT6 (Prop_lut6_I1_O)        0.307    12.640 r  add1/s10_13_out0__0_carry__1_i_2__0/O
                         net (fo=2, routed)           0.507    13.147    add1/mu_reg[1]_0[2]
    SLICE_X160Y128       LUT6 (Prop_lut6_I0_O)        0.124    13.271 r  add1/s10_13_out0__0_carry__1_i_6__0/O
                         net (fo=1, routed)           0.000    13.271    mult2/s10_13_out0__56_carry__0_i_6__0_0[2]
    SLICE_X160Y128       CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    13.669 r  mult2/s10_13_out0__0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    13.669    mult2/s10_13_out0__0_carry__1_n_0
    SLICE_X160Y129       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    13.891 r  mult2/s10_13_out0__0_carry__2/O[0]
                         net (fo=3, routed)           0.638    14.529    add1/final_buff1_reg[9][0]
    SLICE_X161Y129       LUT5 (Prop_lut5_I2_O)        0.299    14.828 r  add1/s10_13_out0__56_carry__1_i_7__0/O
                         net (fo=1, routed)           0.000    14.828    mult2/final_buff1_reg[13][1]
    SLICE_X161Y129       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.378 r  mult2/s10_13_out0__56_carry__1/CO[3]
                         net (fo=1, routed)           0.000    15.378    mult2/s10_13_out0__56_carry__1_n_0
    SLICE_X161Y130       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.348    15.726 r  mult2/s10_13_out0__56_carry__2/O[1]
                         net (fo=2, routed)           0.000    15.726    test3_OBUF[10]
    SLICE_X161Y130       FDRE                                         r  final_buff1_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    Y22                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y22                  IBUF (Prop_ibuf_I_O)         0.848    10.848 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.334    13.182    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.273 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.702    14.976    clk_IBUF_BUFG
    SLICE_X161Y130       FDRE                                         r  final_buff1_reg[11]/C
                         clock pessimism              0.341    15.317    
                         clock uncertainty           -0.035    15.282    
    SLICE_X161Y130       FDRE (Setup_fdre_C_D)        0.051    15.333    final_buff1_reg[11]
  -------------------------------------------------------------------
                         required time                         15.333    
                         arrival time                         -15.726    
  -------------------------------------------------------------------
                         slack                                 -0.393    

Slack (VIOLATED) :        -0.374ns  (required time - arrival time)
  Source:                 mu_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            final_buff1_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        10.357ns  (logic 5.384ns (51.985%)  route 4.973ns (48.015%))
  Logic Levels:           13  (CARRY4=8 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.976ns = ( 14.976 - 10.000 ) 
    Source Clock Delay      (SCD):    5.350ns
    Clock Pessimism Removal (CPR):    0.341ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y22                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y22                  IBUF (Prop_ibuf_I_O)         0.982     0.982 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.457     3.438    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.534 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.815     5.350    clk_IBUF_BUFG
    SLICE_X162Y122       FDSE                                         r  mu_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y122       FDSE (Prop_fdse_C_Q)         0.478     5.828 r  mu_reg[2]/Q
                         net (fo=76, routed)          0.735     6.563    mult1/Q[1]
    SLICE_X163Y121       LUT6 (Prop_lut6_I2_O)        0.295     6.858 r  mult1/s10_13_out0__0_carry__0_i_4/O
                         net (fo=2, routed)           0.649     7.507    mult1/s10_13_out0__0_carry__0_i_4_n_0
    SLICE_X160Y121       CARRY4 (Prop_carry4_DI[0]_O[2])
                                                      0.556     8.063 r  mult1/s10_13_out0__0_carry__0/O[2]
                         net (fo=3, routed)           0.650     8.713    mult1/s10_13_out0__0_carry__0_n_5
    SLICE_X161Y122       LUT5 (Prop_lut5_I2_O)        0.302     9.015 r  mult1/s10_13_out0__56_carry_i_4/O
                         net (fo=1, routed)           0.000     9.015    mult1/s10_13_out0__56_carry_i_4_n_0
    SLICE_X161Y122       CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.416 r  mult1/s10_13_out0__56_carry/CO[3]
                         net (fo=1, routed)           0.000     9.416    mult1/s10_13_out0__56_carry_n_0
    SLICE_X161Y123       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.750 r  mult1/s10_13_out0__56_carry__0/O[1]
                         net (fo=3, routed)           0.722    10.472    add1/test1_OBUF[5]
    SLICE_X162Y125       CARRY4 (Prop_carry4_DI[1]_O[3])
                                                      0.789    11.261 r  add1/s10_13_out0_carry__0/O[3]
                         net (fo=10, routed)          1.071    12.333    add1/test2_OBUF[16]
    SLICE_X159Y128       LUT6 (Prop_lut6_I1_O)        0.307    12.640 r  add1/s10_13_out0__0_carry__1_i_2__0/O
                         net (fo=2, routed)           0.507    13.147    add1/mu_reg[1]_0[2]
    SLICE_X160Y128       LUT6 (Prop_lut6_I0_O)        0.124    13.271 r  add1/s10_13_out0__0_carry__1_i_6__0/O
                         net (fo=1, routed)           0.000    13.271    mult2/s10_13_out0__56_carry__0_i_6__0_0[2]
    SLICE_X160Y128       CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    13.669 r  mult2/s10_13_out0__0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    13.669    mult2/s10_13_out0__0_carry__1_n_0
    SLICE_X160Y129       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    13.891 r  mult2/s10_13_out0__0_carry__2/O[0]
                         net (fo=3, routed)           0.638    14.529    add1/final_buff1_reg[9][0]
    SLICE_X161Y129       LUT5 (Prop_lut5_I2_O)        0.299    14.828 r  add1/s10_13_out0__56_carry__1_i_7__0/O
                         net (fo=1, routed)           0.000    14.828    mult2/final_buff1_reg[13][1]
    SLICE_X161Y129       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.378 r  mult2/s10_13_out0__56_carry__1/CO[3]
                         net (fo=1, routed)           0.000    15.378    mult2/s10_13_out0__56_carry__1_n_0
    SLICE_X161Y130       CARRY4 (Prop_carry4_CI_O[3])
                                                      0.329    15.707 r  mult2/s10_13_out0__56_carry__2/O[3]
                         net (fo=2, routed)           0.000    15.707    test3_OBUF[8]
    SLICE_X161Y130       FDRE                                         r  final_buff1_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    Y22                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y22                  IBUF (Prop_ibuf_I_O)         0.848    10.848 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.334    13.182    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.273 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.702    14.976    clk_IBUF_BUFG
    SLICE_X161Y130       FDRE                                         r  final_buff1_reg[9]/C
                         clock pessimism              0.341    15.317    
                         clock uncertainty           -0.035    15.282    
    SLICE_X161Y130       FDRE (Setup_fdre_C_D)        0.051    15.333    final_buff1_reg[9]
  -------------------------------------------------------------------
                         required time                         15.333    
                         arrival time                         -15.707    
  -------------------------------------------------------------------
                         slack                                 -0.374    

Slack (VIOLATED) :        -0.301ns  (required time - arrival time)
  Source:                 mu_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            final_buff1_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        10.284ns  (logic 5.311ns (51.644%)  route 4.973ns (48.356%))
  Logic Levels:           13  (CARRY4=8 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.976ns = ( 14.976 - 10.000 ) 
    Source Clock Delay      (SCD):    5.350ns
    Clock Pessimism Removal (CPR):    0.341ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y22                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y22                  IBUF (Prop_ibuf_I_O)         0.982     0.982 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.457     3.438    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.534 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.815     5.350    clk_IBUF_BUFG
    SLICE_X162Y122       FDSE                                         r  mu_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y122       FDSE (Prop_fdse_C_Q)         0.478     5.828 r  mu_reg[2]/Q
                         net (fo=76, routed)          0.735     6.563    mult1/Q[1]
    SLICE_X163Y121       LUT6 (Prop_lut6_I2_O)        0.295     6.858 r  mult1/s10_13_out0__0_carry__0_i_4/O
                         net (fo=2, routed)           0.649     7.507    mult1/s10_13_out0__0_carry__0_i_4_n_0
    SLICE_X160Y121       CARRY4 (Prop_carry4_DI[0]_O[2])
                                                      0.556     8.063 r  mult1/s10_13_out0__0_carry__0/O[2]
                         net (fo=3, routed)           0.650     8.713    mult1/s10_13_out0__0_carry__0_n_5
    SLICE_X161Y122       LUT5 (Prop_lut5_I2_O)        0.302     9.015 r  mult1/s10_13_out0__56_carry_i_4/O
                         net (fo=1, routed)           0.000     9.015    mult1/s10_13_out0__56_carry_i_4_n_0
    SLICE_X161Y122       CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.416 r  mult1/s10_13_out0__56_carry/CO[3]
                         net (fo=1, routed)           0.000     9.416    mult1/s10_13_out0__56_carry_n_0
    SLICE_X161Y123       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.750 r  mult1/s10_13_out0__56_carry__0/O[1]
                         net (fo=3, routed)           0.722    10.472    add1/test1_OBUF[5]
    SLICE_X162Y125       CARRY4 (Prop_carry4_DI[1]_O[3])
                                                      0.789    11.261 r  add1/s10_13_out0_carry__0/O[3]
                         net (fo=10, routed)          1.071    12.333    add1/test2_OBUF[16]
    SLICE_X159Y128       LUT6 (Prop_lut6_I1_O)        0.307    12.640 r  add1/s10_13_out0__0_carry__1_i_2__0/O
                         net (fo=2, routed)           0.507    13.147    add1/mu_reg[1]_0[2]
    SLICE_X160Y128       LUT6 (Prop_lut6_I0_O)        0.124    13.271 r  add1/s10_13_out0__0_carry__1_i_6__0/O
                         net (fo=1, routed)           0.000    13.271    mult2/s10_13_out0__56_carry__0_i_6__0_0[2]
    SLICE_X160Y128       CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    13.669 r  mult2/s10_13_out0__0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    13.669    mult2/s10_13_out0__0_carry__1_n_0
    SLICE_X160Y129       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    13.891 r  mult2/s10_13_out0__0_carry__2/O[0]
                         net (fo=3, routed)           0.638    14.529    add1/final_buff1_reg[9][0]
    SLICE_X161Y129       LUT5 (Prop_lut5_I2_O)        0.299    14.828 r  add1/s10_13_out0__56_carry__1_i_7__0/O
                         net (fo=1, routed)           0.000    14.828    mult2/final_buff1_reg[13][1]
    SLICE_X161Y129       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.378 r  mult2/s10_13_out0__56_carry__1/CO[3]
                         net (fo=1, routed)           0.000    15.378    mult2/s10_13_out0__56_carry__1_n_0
    SLICE_X161Y130       CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256    15.634 r  mult2/s10_13_out0__56_carry__2/O[2]
                         net (fo=2, routed)           0.000    15.634    test3_OBUF[9]
    SLICE_X161Y130       FDRE                                         r  final_buff1_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    Y22                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y22                  IBUF (Prop_ibuf_I_O)         0.848    10.848 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.334    13.182    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.273 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.702    14.976    clk_IBUF_BUFG
    SLICE_X161Y130       FDRE                                         r  final_buff1_reg[10]/C
                         clock pessimism              0.341    15.317    
                         clock uncertainty           -0.035    15.282    
    SLICE_X161Y130       FDRE (Setup_fdre_C_D)        0.051    15.333    final_buff1_reg[10]
  -------------------------------------------------------------------
                         required time                         15.333    
                         arrival time                         -15.634    
  -------------------------------------------------------------------
                         slack                                 -0.301    

Slack (VIOLATED) :        -0.280ns  (required time - arrival time)
  Source:                 mu_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            final_buff1_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        10.263ns  (logic 5.290ns (51.545%)  route 4.973ns (48.455%))
  Logic Levels:           13  (CARRY4=8 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.976ns = ( 14.976 - 10.000 ) 
    Source Clock Delay      (SCD):    5.350ns
    Clock Pessimism Removal (CPR):    0.341ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y22                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y22                  IBUF (Prop_ibuf_I_O)         0.982     0.982 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.457     3.438    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.534 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.815     5.350    clk_IBUF_BUFG
    SLICE_X162Y122       FDSE                                         r  mu_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y122       FDSE (Prop_fdse_C_Q)         0.478     5.828 r  mu_reg[2]/Q
                         net (fo=76, routed)          0.735     6.563    mult1/Q[1]
    SLICE_X163Y121       LUT6 (Prop_lut6_I2_O)        0.295     6.858 r  mult1/s10_13_out0__0_carry__0_i_4/O
                         net (fo=2, routed)           0.649     7.507    mult1/s10_13_out0__0_carry__0_i_4_n_0
    SLICE_X160Y121       CARRY4 (Prop_carry4_DI[0]_O[2])
                                                      0.556     8.063 r  mult1/s10_13_out0__0_carry__0/O[2]
                         net (fo=3, routed)           0.650     8.713    mult1/s10_13_out0__0_carry__0_n_5
    SLICE_X161Y122       LUT5 (Prop_lut5_I2_O)        0.302     9.015 r  mult1/s10_13_out0__56_carry_i_4/O
                         net (fo=1, routed)           0.000     9.015    mult1/s10_13_out0__56_carry_i_4_n_0
    SLICE_X161Y122       CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.416 r  mult1/s10_13_out0__56_carry/CO[3]
                         net (fo=1, routed)           0.000     9.416    mult1/s10_13_out0__56_carry_n_0
    SLICE_X161Y123       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.750 r  mult1/s10_13_out0__56_carry__0/O[1]
                         net (fo=3, routed)           0.722    10.472    add1/test1_OBUF[5]
    SLICE_X162Y125       CARRY4 (Prop_carry4_DI[1]_O[3])
                                                      0.789    11.261 r  add1/s10_13_out0_carry__0/O[3]
                         net (fo=10, routed)          1.071    12.333    add1/test2_OBUF[16]
    SLICE_X159Y128       LUT6 (Prop_lut6_I1_O)        0.307    12.640 r  add1/s10_13_out0__0_carry__1_i_2__0/O
                         net (fo=2, routed)           0.507    13.147    add1/mu_reg[1]_0[2]
    SLICE_X160Y128       LUT6 (Prop_lut6_I0_O)        0.124    13.271 r  add1/s10_13_out0__0_carry__1_i_6__0/O
                         net (fo=1, routed)           0.000    13.271    mult2/s10_13_out0__56_carry__0_i_6__0_0[2]
    SLICE_X160Y128       CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    13.669 r  mult2/s10_13_out0__0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    13.669    mult2/s10_13_out0__0_carry__1_n_0
    SLICE_X160Y129       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    13.891 r  mult2/s10_13_out0__0_carry__2/O[0]
                         net (fo=3, routed)           0.638    14.529    add1/final_buff1_reg[9][0]
    SLICE_X161Y129       LUT5 (Prop_lut5_I2_O)        0.299    14.828 r  add1/s10_13_out0__56_carry__1_i_7__0/O
                         net (fo=1, routed)           0.000    14.828    mult2/final_buff1_reg[13][1]
    SLICE_X161Y129       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.378 r  mult2/s10_13_out0__56_carry__1/CO[3]
                         net (fo=1, routed)           0.000    15.378    mult2/s10_13_out0__56_carry__1_n_0
    SLICE_X161Y130       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.235    15.613 r  mult2/s10_13_out0__56_carry__2/O[0]
                         net (fo=2, routed)           0.000    15.613    test3_OBUF[11]
    SLICE_X161Y130       FDRE                                         r  final_buff1_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    Y22                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y22                  IBUF (Prop_ibuf_I_O)         0.848    10.848 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.334    13.182    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.273 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.702    14.976    clk_IBUF_BUFG
    SLICE_X161Y130       FDRE                                         r  final_buff1_reg[12]/C
                         clock pessimism              0.341    15.317    
                         clock uncertainty           -0.035    15.282    
    SLICE_X161Y130       FDRE (Setup_fdre_C_D)        0.051    15.333    final_buff1_reg[12]
  -------------------------------------------------------------------
                         required time                         15.333    
                         arrival time                         -15.613    
  -------------------------------------------------------------------
                         slack                                 -0.280    

Slack (VIOLATED) :        -0.135ns  (required time - arrival time)
  Source:                 mu_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            final_buff1_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        10.118ns  (logic 5.145ns (50.851%)  route 4.973ns (49.149%))
  Logic Levels:           12  (CARRY4=7 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.976ns = ( 14.976 - 10.000 ) 
    Source Clock Delay      (SCD):    5.350ns
    Clock Pessimism Removal (CPR):    0.341ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y22                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y22                  IBUF (Prop_ibuf_I_O)         0.982     0.982 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.457     3.438    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.534 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.815     5.350    clk_IBUF_BUFG
    SLICE_X162Y122       FDSE                                         r  mu_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y122       FDSE (Prop_fdse_C_Q)         0.478     5.828 r  mu_reg[2]/Q
                         net (fo=76, routed)          0.735     6.563    mult1/Q[1]
    SLICE_X163Y121       LUT6 (Prop_lut6_I2_O)        0.295     6.858 r  mult1/s10_13_out0__0_carry__0_i_4/O
                         net (fo=2, routed)           0.649     7.507    mult1/s10_13_out0__0_carry__0_i_4_n_0
    SLICE_X160Y121       CARRY4 (Prop_carry4_DI[0]_O[2])
                                                      0.556     8.063 r  mult1/s10_13_out0__0_carry__0/O[2]
                         net (fo=3, routed)           0.650     8.713    mult1/s10_13_out0__0_carry__0_n_5
    SLICE_X161Y122       LUT5 (Prop_lut5_I2_O)        0.302     9.015 r  mult1/s10_13_out0__56_carry_i_4/O
                         net (fo=1, routed)           0.000     9.015    mult1/s10_13_out0__56_carry_i_4_n_0
    SLICE_X161Y122       CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.416 r  mult1/s10_13_out0__56_carry/CO[3]
                         net (fo=1, routed)           0.000     9.416    mult1/s10_13_out0__56_carry_n_0
    SLICE_X161Y123       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.750 r  mult1/s10_13_out0__56_carry__0/O[1]
                         net (fo=3, routed)           0.722    10.472    add1/test1_OBUF[5]
    SLICE_X162Y125       CARRY4 (Prop_carry4_DI[1]_O[3])
                                                      0.789    11.261 r  add1/s10_13_out0_carry__0/O[3]
                         net (fo=10, routed)          1.071    12.333    add1/test2_OBUF[16]
    SLICE_X159Y128       LUT6 (Prop_lut6_I1_O)        0.307    12.640 r  add1/s10_13_out0__0_carry__1_i_2__0/O
                         net (fo=2, routed)           0.507    13.147    add1/mu_reg[1]_0[2]
    SLICE_X160Y128       LUT6 (Prop_lut6_I0_O)        0.124    13.271 r  add1/s10_13_out0__0_carry__1_i_6__0/O
                         net (fo=1, routed)           0.000    13.271    mult2/s10_13_out0__56_carry__0_i_6__0_0[2]
    SLICE_X160Y128       CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    13.669 r  mult2/s10_13_out0__0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    13.669    mult2/s10_13_out0__0_carry__1_n_0
    SLICE_X160Y129       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    13.891 r  mult2/s10_13_out0__0_carry__2/O[0]
                         net (fo=3, routed)           0.638    14.529    add1/final_buff1_reg[9][0]
    SLICE_X161Y129       LUT5 (Prop_lut5_I2_O)        0.299    14.828 r  add1/s10_13_out0__56_carry__1_i_7__0/O
                         net (fo=1, routed)           0.000    14.828    mult2/final_buff1_reg[13][1]
    SLICE_X161Y129       CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    15.468 r  mult2/s10_13_out0__56_carry__1/O[3]
                         net (fo=2, routed)           0.000    15.468    test3_OBUF[12]
    SLICE_X161Y129       FDRE                                         r  final_buff1_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    Y22                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y22                  IBUF (Prop_ibuf_I_O)         0.848    10.848 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.334    13.182    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.273 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.702    14.976    clk_IBUF_BUFG
    SLICE_X161Y129       FDRE                                         r  final_buff1_reg[13]/C
                         clock pessimism              0.341    15.317    
                         clock uncertainty           -0.035    15.282    
    SLICE_X161Y129       FDRE (Setup_fdre_C_D)        0.051    15.333    final_buff1_reg[13]
  -------------------------------------------------------------------
                         required time                         15.333    
                         arrival time                         -15.468    
  -------------------------------------------------------------------
                         slack                                 -0.135    

Slack (VIOLATED) :        -0.075ns  (required time - arrival time)
  Source:                 mu_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            final_buff1_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        10.058ns  (logic 5.085ns (50.558%)  route 4.973ns (49.442%))
  Logic Levels:           12  (CARRY4=7 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.976ns = ( 14.976 - 10.000 ) 
    Source Clock Delay      (SCD):    5.350ns
    Clock Pessimism Removal (CPR):    0.341ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y22                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y22                  IBUF (Prop_ibuf_I_O)         0.982     0.982 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.457     3.438    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.534 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.815     5.350    clk_IBUF_BUFG
    SLICE_X162Y122       FDSE                                         r  mu_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y122       FDSE (Prop_fdse_C_Q)         0.478     5.828 r  mu_reg[2]/Q
                         net (fo=76, routed)          0.735     6.563    mult1/Q[1]
    SLICE_X163Y121       LUT6 (Prop_lut6_I2_O)        0.295     6.858 r  mult1/s10_13_out0__0_carry__0_i_4/O
                         net (fo=2, routed)           0.649     7.507    mult1/s10_13_out0__0_carry__0_i_4_n_0
    SLICE_X160Y121       CARRY4 (Prop_carry4_DI[0]_O[2])
                                                      0.556     8.063 r  mult1/s10_13_out0__0_carry__0/O[2]
                         net (fo=3, routed)           0.650     8.713    mult1/s10_13_out0__0_carry__0_n_5
    SLICE_X161Y122       LUT5 (Prop_lut5_I2_O)        0.302     9.015 r  mult1/s10_13_out0__56_carry_i_4/O
                         net (fo=1, routed)           0.000     9.015    mult1/s10_13_out0__56_carry_i_4_n_0
    SLICE_X161Y122       CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.416 r  mult1/s10_13_out0__56_carry/CO[3]
                         net (fo=1, routed)           0.000     9.416    mult1/s10_13_out0__56_carry_n_0
    SLICE_X161Y123       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.750 r  mult1/s10_13_out0__56_carry__0/O[1]
                         net (fo=3, routed)           0.722    10.472    add1/test1_OBUF[5]
    SLICE_X162Y125       CARRY4 (Prop_carry4_DI[1]_O[3])
                                                      0.789    11.261 r  add1/s10_13_out0_carry__0/O[3]
                         net (fo=10, routed)          1.071    12.333    add1/test2_OBUF[16]
    SLICE_X159Y128       LUT6 (Prop_lut6_I1_O)        0.307    12.640 r  add1/s10_13_out0__0_carry__1_i_2__0/O
                         net (fo=2, routed)           0.507    13.147    add1/mu_reg[1]_0[2]
    SLICE_X160Y128       LUT6 (Prop_lut6_I0_O)        0.124    13.271 r  add1/s10_13_out0__0_carry__1_i_6__0/O
                         net (fo=1, routed)           0.000    13.271    mult2/s10_13_out0__56_carry__0_i_6__0_0[2]
    SLICE_X160Y128       CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    13.669 r  mult2/s10_13_out0__0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    13.669    mult2/s10_13_out0__0_carry__1_n_0
    SLICE_X160Y129       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    13.891 r  mult2/s10_13_out0__0_carry__2/O[0]
                         net (fo=3, routed)           0.638    14.529    add1/final_buff1_reg[9][0]
    SLICE_X161Y129       LUT5 (Prop_lut5_I2_O)        0.299    14.828 r  add1/s10_13_out0__56_carry__1_i_7__0/O
                         net (fo=1, routed)           0.000    14.828    mult2/final_buff1_reg[13][1]
    SLICE_X161Y129       CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    15.408 r  mult2/s10_13_out0__56_carry__1/O[2]
                         net (fo=2, routed)           0.000    15.408    test3_OBUF[13]
    SLICE_X161Y129       FDRE                                         r  final_buff1_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    Y22                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y22                  IBUF (Prop_ibuf_I_O)         0.848    10.848 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.334    13.182    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.273 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.702    14.976    clk_IBUF_BUFG
    SLICE_X161Y129       FDRE                                         r  final_buff1_reg[14]/C
                         clock pessimism              0.341    15.317    
                         clock uncertainty           -0.035    15.282    
    SLICE_X161Y129       FDRE (Setup_fdre_C_D)        0.051    15.333    final_buff1_reg[14]
  -------------------------------------------------------------------
                         required time                         15.333    
                         arrival time                         -15.408    
  -------------------------------------------------------------------
                         slack                                 -0.075    

Slack (MET) :             0.199ns  (required time - arrival time)
  Source:                 mu_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            final_buff1_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        9.784ns  (logic 4.961ns (50.706%)  route 4.823ns (49.294%))
  Logic Levels:           12  (CARRY4=7 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.976ns = ( 14.976 - 10.000 ) 
    Source Clock Delay      (SCD):    5.350ns
    Clock Pessimism Removal (CPR):    0.341ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y22                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y22                  IBUF (Prop_ibuf_I_O)         0.982     0.982 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.457     3.438    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.534 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.815     5.350    clk_IBUF_BUFG
    SLICE_X162Y122       FDSE                                         r  mu_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y122       FDSE (Prop_fdse_C_Q)         0.478     5.828 r  mu_reg[2]/Q
                         net (fo=76, routed)          0.735     6.563    mult1/Q[1]
    SLICE_X163Y121       LUT6 (Prop_lut6_I2_O)        0.295     6.858 r  mult1/s10_13_out0__0_carry__0_i_4/O
                         net (fo=2, routed)           0.649     7.507    mult1/s10_13_out0__0_carry__0_i_4_n_0
    SLICE_X160Y121       CARRY4 (Prop_carry4_DI[0]_O[2])
                                                      0.556     8.063 r  mult1/s10_13_out0__0_carry__0/O[2]
                         net (fo=3, routed)           0.650     8.713    mult1/s10_13_out0__0_carry__0_n_5
    SLICE_X161Y122       LUT5 (Prop_lut5_I2_O)        0.302     9.015 r  mult1/s10_13_out0__56_carry_i_4/O
                         net (fo=1, routed)           0.000     9.015    mult1/s10_13_out0__56_carry_i_4_n_0
    SLICE_X161Y122       CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.416 r  mult1/s10_13_out0__56_carry/CO[3]
                         net (fo=1, routed)           0.000     9.416    mult1/s10_13_out0__56_carry_n_0
    SLICE_X161Y123       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.750 r  mult1/s10_13_out0__56_carry__0/O[1]
                         net (fo=3, routed)           0.722    10.472    add1/test1_OBUF[5]
    SLICE_X162Y125       CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.726    11.198 r  add1/s10_13_out0_carry__0/O[2]
                         net (fo=10, routed)          0.701    11.900    add1/test2_OBUF[17]
    SLICE_X163Y127       LUT6 (Prop_lut6_I3_O)        0.301    12.201 r  add1/s10_13_out0__0_carry__1_i_4__0/O
                         net (fo=2, routed)           0.727    12.928    add1/mu_reg[1]_0[0]
    SLICE_X160Y128       LUT6 (Prop_lut6_I0_O)        0.124    13.052 r  add1/s10_13_out0__0_carry__1_i_8__0/O
                         net (fo=1, routed)           0.000    13.052    mult2/s10_13_out0__56_carry__0_i_6__0_0[0]
    SLICE_X160Y128       CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247    13.299 r  mult2/s10_13_out0__0_carry__1/O[0]
                         net (fo=3, routed)           0.638    13.937    add1/final_buff1_reg[13][0]
    SLICE_X161Y128       LUT5 (Prop_lut5_I2_O)        0.299    14.236 r  add1/s10_13_out0__56_carry__0_i_7__0/O
                         net (fo=1, routed)           0.000    14.236    mult2/final_buff1_reg[17][1]
    SLICE_X161Y128       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.786 r  mult2/s10_13_out0__56_carry__0/CO[3]
                         net (fo=1, routed)           0.000    14.786    mult2/s10_13_out0__56_carry__0_n_0
    SLICE_X161Y129       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.348    15.134 r  mult2/s10_13_out0__56_carry__1/O[1]
                         net (fo=2, routed)           0.000    15.134    test3_OBUF[14]
    SLICE_X161Y129       FDRE                                         r  final_buff1_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    Y22                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y22                  IBUF (Prop_ibuf_I_O)         0.848    10.848 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.334    13.182    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.273 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.702    14.976    clk_IBUF_BUFG
    SLICE_X161Y129       FDRE                                         r  final_buff1_reg[15]/C
                         clock pessimism              0.341    15.317    
                         clock uncertainty           -0.035    15.282    
    SLICE_X161Y129       FDRE (Setup_fdre_C_D)        0.051    15.333    final_buff1_reg[15]
  -------------------------------------------------------------------
                         required time                         15.333    
                         arrival time                         -15.134    
  -------------------------------------------------------------------
                         slack                                  0.199    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.259ns  (arrival time - required time)
  Source:                 mu_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mu_reg[3]/D
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.363ns  (logic 0.186ns (51.258%)  route 0.177ns (48.742%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.248ns
    Source Clock Delay      (SCD):    1.718ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y22                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y22                  IBUF (Prop_ibuf_I_O)         0.211     0.211 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.843     1.054    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.080 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.639     1.718    clk_IBUF_BUFG
    SLICE_X163Y120       FDSE                                         r  mu_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y120       FDSE (Prop_fdse_C_Q)         0.141     1.859 f  mu_reg[0]/Q
                         net (fo=75, routed)          0.177     2.036    mu[0]
    SLICE_X163Y121       LUT2 (Prop_lut2_I1_O)        0.045     2.081 r  mu[3]_i_1/O
                         net (fo=1, routed)           0.000     2.081    mu[3]_i_1_n_0
    SLICE_X163Y121       FDSE                                         r  mu_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y22                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y22                  IBUF (Prop_ibuf_I_O)         0.400     0.400 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.910     1.310    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.339 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.909     2.248    clk_IBUF_BUFG
    SLICE_X163Y121       FDSE                                         r  mu_reg[3]/C
                         clock pessimism             -0.516     1.731    
    SLICE_X163Y121       FDSE (Hold_fdse_C_D)         0.091     1.822    mu_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.822    
                         arrival time                           2.081    
  -------------------------------------------------------------------
                         slack                                  0.259    

Slack (MET) :             0.279ns  (arrival time - required time)
  Source:                 cnt_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_8_reg/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.279ns  (logic 0.148ns (53.096%)  route 0.131ns (46.904%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.223ns
    Source Clock Delay      (SCD):    1.693ns
    Clock Pessimism Removal (CPR):    0.529ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y22                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y22                  IBUF (Prop_ibuf_I_O)         0.211     0.211 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.843     1.054    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.080 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.614     1.693    clk_IBUF_BUFG
    SLICE_X146Y132       FDCE                                         r  cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X146Y132       FDCE (Prop_fdce_C_Q)         0.148     1.841 r  cnt_reg[2]/Q
                         net (fo=2, routed)           0.131     1.972    cnt[2]
    SLICE_X146Y132       FDCE                                         r  clk_8_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y22                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y22                  IBUF (Prop_ibuf_I_O)         0.400     0.400 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.910     1.310    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.339 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.884     2.223    clk_IBUF_BUFG
    SLICE_X146Y132       FDCE                                         r  clk_8_reg/C
                         clock pessimism             -0.529     1.693    
    SLICE_X146Y132       FDCE (Hold_fdce_C_D)         0.000     1.693    clk_8_reg
  -------------------------------------------------------------------
                         required time                         -1.693    
                         arrival time                           1.972    
  -------------------------------------------------------------------
                         slack                                  0.279    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 cnt_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnt_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.411ns  (logic 0.249ns (60.622%)  route 0.162ns (39.378%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.223ns
    Source Clock Delay      (SCD):    1.693ns
    Clock Pessimism Removal (CPR):    0.529ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y22                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y22                  IBUF (Prop_ibuf_I_O)         0.211     0.211 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.843     1.054    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.080 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.614     1.693    clk_IBUF_BUFG
    SLICE_X146Y132       FDCE                                         r  cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X146Y132       FDCE (Prop_fdce_C_Q)         0.148     1.841 r  cnt_reg[2]/Q
                         net (fo=2, routed)           0.162     2.003    cnt[2]
    SLICE_X146Y132       LUT3 (Prop_lut3_I1_O)        0.101     2.104 r  cnt[2]_i_1/O
                         net (fo=1, routed)           0.000     2.104    cnt[2]_i_1_n_0
    SLICE_X146Y132       FDCE                                         r  cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y22                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y22                  IBUF (Prop_ibuf_I_O)         0.400     0.400 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.910     1.310    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.339 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.884     2.223    clk_IBUF_BUFG
    SLICE_X146Y132       FDCE                                         r  cnt_reg[2]/C
                         clock pessimism             -0.529     1.693    
    SLICE_X146Y132       FDCE (Hold_fdce_C_D)         0.131     1.824    cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.824    
                         arrival time                           2.104    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.290ns  (arrival time - required time)
  Source:                 mu_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mu_reg[2]/D
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.434ns  (logic 0.189ns (43.539%)  route 0.245ns (56.461%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.247ns
    Source Clock Delay      (SCD):    1.717ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y22                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y22                  IBUF (Prop_ibuf_I_O)         0.211     0.211 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.843     1.054    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.080 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.638     1.717    clk_IBUF_BUFG
    SLICE_X163Y121       FDSE                                         r  mu_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y121       FDSE (Prop_fdse_C_Q)         0.141     1.858 r  mu_reg[3]/Q
                         net (fo=75, routed)          0.245     2.103    mu[3]
    SLICE_X162Y122       LUT3 (Prop_lut3_I1_O)        0.048     2.151 r  mu[2]_i_1/O
                         net (fo=1, routed)           0.000     2.151    mu[2]_i_1_n_0
    SLICE_X162Y122       FDSE                                         r  mu_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y22                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y22                  IBUF (Prop_ibuf_I_O)         0.400     0.400 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.910     1.310    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.339 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.908     2.247    clk_IBUF_BUFG
    SLICE_X162Y122       FDSE                                         r  mu_reg[2]/C
                         clock pessimism             -0.516     1.730    
    SLICE_X162Y122       FDSE (Hold_fdse_C_D)         0.131     1.861    mu_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.861    
                         arrival time                           2.151    
  -------------------------------------------------------------------
                         slack                                  0.290    

Slack (MET) :             0.298ns  (arrival time - required time)
  Source:                 mu_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mu_reg[1]/D
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.431ns  (logic 0.186ns (43.146%)  route 0.245ns (56.854%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.247ns
    Source Clock Delay      (SCD):    1.717ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y22                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y22                  IBUF (Prop_ibuf_I_O)         0.211     0.211 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.843     1.054    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.080 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.638     1.717    clk_IBUF_BUFG
    SLICE_X163Y121       FDSE                                         r  mu_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y121       FDSE (Prop_fdse_C_Q)         0.141     1.858 r  mu_reg[3]/Q
                         net (fo=75, routed)          0.245     2.103    mu[3]
    SLICE_X162Y122       LUT4 (Prop_lut4_I1_O)        0.045     2.148 r  mu[1]_i_1/O
                         net (fo=1, routed)           0.000     2.148    mu[1]_i_1_n_0
    SLICE_X162Y122       FDSE                                         r  mu_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y22                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y22                  IBUF (Prop_ibuf_I_O)         0.400     0.400 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.910     1.310    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.339 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.908     2.247    clk_IBUF_BUFG
    SLICE_X162Y122       FDSE                                         r  mu_reg[1]/C
                         clock pessimism             -0.516     1.730    
    SLICE_X162Y122       FDSE (Hold_fdse_C_D)         0.120     1.850    mu_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.850    
                         arrival time                           2.148    
  -------------------------------------------------------------------
                         slack                                  0.298    

Slack (MET) :             0.320ns  (arrival time - required time)
  Source:                 cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnt_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.441ns  (logic 0.209ns (47.370%)  route 0.232ns (52.630%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.223ns
    Source Clock Delay      (SCD):    1.693ns
    Clock Pessimism Removal (CPR):    0.529ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y22                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y22                  IBUF (Prop_ibuf_I_O)         0.211     0.211 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.843     1.054    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.080 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.614     1.693    clk_IBUF_BUFG
    SLICE_X146Y132       FDCE                                         r  cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X146Y132       FDCE (Prop_fdce_C_Q)         0.164     1.857 f  cnt_reg[0]/Q
                         net (fo=3, routed)           0.232     2.089    cnt[0]
    SLICE_X146Y132       LUT1 (Prop_lut1_I0_O)        0.045     2.134 r  cnt[0]_i_1/O
                         net (fo=1, routed)           0.000     2.134    cnt[0]_i_1_n_0
    SLICE_X146Y132       FDCE                                         r  cnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y22                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y22                  IBUF (Prop_ibuf_I_O)         0.400     0.400 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.910     1.310    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.339 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.884     2.223    clk_IBUF_BUFG
    SLICE_X146Y132       FDCE                                         r  cnt_reg[0]/C
                         clock pessimism             -0.529     1.693    
    SLICE_X146Y132       FDCE (Hold_fdce_C_D)         0.121     1.814    cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.814    
                         arrival time                           2.134    
  -------------------------------------------------------------------
                         slack                                  0.320    

Slack (MET) :             0.323ns  (arrival time - required time)
  Source:                 cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnt_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.443ns  (logic 0.209ns (47.156%)  route 0.234ns (52.844%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.223ns
    Source Clock Delay      (SCD):    1.693ns
    Clock Pessimism Removal (CPR):    0.529ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y22                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y22                  IBUF (Prop_ibuf_I_O)         0.211     0.211 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.843     1.054    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.080 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.614     1.693    clk_IBUF_BUFG
    SLICE_X146Y132       FDCE                                         r  cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X146Y132       FDCE (Prop_fdce_C_Q)         0.164     1.857 r  cnt_reg[0]/Q
                         net (fo=3, routed)           0.234     2.091    cnt[0]
    SLICE_X146Y132       LUT2 (Prop_lut2_I0_O)        0.045     2.136 r  cnt[1]_i_1/O
                         net (fo=1, routed)           0.000     2.136    cnt[1]_i_1_n_0
    SLICE_X146Y132       FDCE                                         r  cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y22                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y22                  IBUF (Prop_ibuf_I_O)         0.400     0.400 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.910     1.310    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.339 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.884     2.223    clk_IBUF_BUFG
    SLICE_X146Y132       FDCE                                         r  cnt_reg[1]/C
                         clock pessimism             -0.529     1.693    
    SLICE_X146Y132       FDCE (Hold_fdce_C_D)         0.120     1.813    cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.813    
                         arrival time                           2.136    
  -------------------------------------------------------------------
                         slack                                  0.323    

Slack (MET) :             0.743ns  (arrival time - required time)
  Source:                 mu_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            final_buff1_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.880ns  (logic 0.249ns (28.284%)  route 0.631ns (71.716%))
  Logic Levels:           2  (CARRY4=1 LUT5=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.247ns
    Source Clock Delay      (SCD):    1.718ns
    Clock Pessimism Removal (CPR):    0.493ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y22                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y22                  IBUF (Prop_ibuf_I_O)         0.211     0.211 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.843     1.054    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.080 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.639     1.718    clk_IBUF_BUFG
    SLICE_X163Y120       FDSE                                         r  mu_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y120       FDSE (Prop_fdse_C_Q)         0.141     1.859 r  mu_reg[0]/Q
                         net (fo=75, routed)          0.631     2.491    add1/final_buff1_reg[21][3]
    SLICE_X161Y127       LUT5 (Prop_lut5_I4_O)        0.045     2.536 r  add1/s10_13_out0__56_carry_i_4__0/O
                         net (fo=1, routed)           0.000     2.536    mult2/final_buff1_reg[21]_0[2]
    SLICE_X161Y127       CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     2.599 r  mult2/s10_13_out0__56_carry/O[3]
                         net (fo=2, routed)           0.000     2.599    test3_OBUF[20]
    SLICE_X161Y127       FDRE                                         r  final_buff1_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y22                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y22                  IBUF (Prop_ibuf_I_O)         0.400     0.400 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.910     1.310    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.339 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.908     2.247    clk_IBUF_BUFG
    SLICE_X161Y127       FDRE                                         r  final_buff1_reg[21]/C
                         clock pessimism             -0.493     1.753    
    SLICE_X161Y127       FDRE (Hold_fdre_C_D)         0.102     1.855    final_buff1_reg[21]
  -------------------------------------------------------------------
                         required time                         -1.855    
                         arrival time                           2.599    
  -------------------------------------------------------------------
                         slack                                  0.743    

Slack (MET) :             0.765ns  (arrival time - required time)
  Source:                 mu_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            final_buff1_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.902ns  (logic 0.251ns (27.842%)  route 0.651ns (72.158%))
  Logic Levels:           2  (CARRY4=1 LUT5=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.247ns
    Source Clock Delay      (SCD):    1.718ns
    Clock Pessimism Removal (CPR):    0.493ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y22                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y22                  IBUF (Prop_ibuf_I_O)         0.211     0.211 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.843     1.054    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.080 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.639     1.718    clk_IBUF_BUFG
    SLICE_X163Y120       FDSE                                         r  mu_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y120       FDSE (Prop_fdse_C_Q)         0.141     1.859 r  mu_reg[0]/Q
                         net (fo=75, routed)          0.651     2.510    mult2/Q[0]
    SLICE_X161Y127       LUT5 (Prop_lut5_I4_O)        0.045     2.555 r  mult2/s10_13_out0__56_carry_i_6__0/O
                         net (fo=1, routed)           0.000     2.555    mult2/s10_13_out0__56_carry_i_6__0_n_0
    SLICE_X161Y127       CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065     2.620 r  mult2/s10_13_out0__56_carry/O[1]
                         net (fo=2, routed)           0.000     2.620    test3_OBUF[22]
    SLICE_X161Y127       FDRE                                         r  final_buff1_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y22                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y22                  IBUF (Prop_ibuf_I_O)         0.400     0.400 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.910     1.310    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.339 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.908     2.247    clk_IBUF_BUFG
    SLICE_X161Y127       FDRE                                         r  final_buff1_reg[23]/C
                         clock pessimism             -0.493     1.753    
    SLICE_X161Y127       FDRE (Hold_fdre_C_D)         0.102     1.855    final_buff1_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.855    
                         arrival time                           2.620    
  -------------------------------------------------------------------
                         slack                                  0.765    

Slack (MET) :             0.768ns  (arrival time - required time)
  Source:                 mu_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            final_buff1_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.905ns  (logic 0.256ns (28.303%)  route 0.649ns (71.697%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.247ns
    Source Clock Delay      (SCD):    1.718ns
    Clock Pessimism Removal (CPR):    0.493ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y22                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y22                  IBUF (Prop_ibuf_I_O)         0.211     0.211 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.843     1.054    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.080 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.639     1.718    clk_IBUF_BUFG
    SLICE_X163Y120       FDSE                                         r  mu_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y120       FDSE (Prop_fdse_C_Q)         0.141     1.859 r  mu_reg[0]/Q
                         net (fo=75, routed)          0.649     2.508    add1/final_buff1_reg[21][3]
    SLICE_X161Y127       LUT3 (Prop_lut3_I0_O)        0.045     2.553 r  add1/s10_13_out0__56_carry_i_7__0/O
                         net (fo=1, routed)           0.000     2.553    mult2/final_buff1_reg[21]_0[0]
    SLICE_X161Y127       CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     2.623 r  mult2/s10_13_out0__56_carry/O[0]
                         net (fo=2, routed)           0.000     2.623    test3_OBUF[23]
    SLICE_X161Y127       FDRE                                         r  final_buff1_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y22                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y22                  IBUF (Prop_ibuf_I_O)         0.400     0.400 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.910     1.310    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.339 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.908     2.247    clk_IBUF_BUFG
    SLICE_X161Y127       FDRE                                         r  final_buff1_reg[24]/C
                         clock pessimism             -0.493     1.753    
    SLICE_X161Y127       FDRE (Hold_fdre_C_D)         0.102     1.855    final_buff1_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.855    
                         arrival time                           2.623    
  -------------------------------------------------------------------
                         slack                                  0.768    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1   clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X146Y132  cnt_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X146Y132  cnt_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X146Y132  cnt_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X161Y128  final_buff1_reg[17]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X161Y128  final_buff1_reg[18]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X161Y128  final_buff1_reg[19]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X161Y128  final_buff1_reg[20]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X161Y127  final_buff1_reg[21]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X161Y127  final_buff1_reg[22]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X158Y121  final_buff2_reg[23]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X161Y127  final_buff1_reg[21]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X161Y127  final_buff1_reg[22]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X161Y127  final_buff1_reg[23]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X161Y127  final_buff1_reg[24]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X156Y122  final_buff2_reg[18]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X156Y122  final_buff2_reg[21]/C
Low Pulse Width   Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X162Y122  mu_reg[1]/C
Low Pulse Width   Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X162Y122  mu_reg[2]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X146Y132  cnt_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X161Y128  final_buff1_reg[17]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X161Y128  final_buff1_reg[18]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X161Y128  final_buff1_reg[19]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X161Y128  final_buff1_reg[20]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X157Y124  final_buff2_reg[14]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X159Y124  final_buff2_reg[15]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X157Y124  final_buff2_reg[22]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X157Y124  final_buff2_reg[24]/C
High Pulse Width  Fast    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X163Y120  mu_reg[0]/C
High Pulse Width  Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X163Y121  mu_reg[3]/C



