{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1699445416193 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition " "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1699445416193 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Nov  8 17:40:16 2023 " "Processing started: Wed Nov  8 17:40:16 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1699445416193 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699445416193 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off demo1 -c demo1 " "Command: quartus_map --read_settings_files=on --write_settings_files=off demo1 -c demo1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699445416193 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1699445416422 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1699445416422 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/sam-admin/git/Training/HLS_Vivado/A9(PROJ)/PART-2_RTL/codes/axistb.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/sam-admin/git/Training/HLS_Vivado/A9(PROJ)/PART-2_RTL/codes/axistb.v" { { "Info" "ISGN_ENTITY_NAME" "1 axistb " "Found entity 1: axistb" {  } { { "../git/Training/HLS_Vivado/A9(PROJ)/PART-2_RTL/codes/axistb.v" "" { Text "/home/sam-admin/git/Training/HLS_Vivado/A9(PROJ)/PART-2_RTL/codes/axistb.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699445423202 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699445423202 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "crcaxis.v(25) " "Verilog HDL information at crcaxis.v(25): always construct contains both blocking and non-blocking assignments" {  } { { "../git/Training/HLS_Vivado/A9(PROJ)/PART-2_RTL/codes/crcaxis.v" "" { Text "/home/sam-admin/git/Training/HLS_Vivado/A9(PROJ)/PART-2_RTL/codes/crcaxis.v" 25 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1699445423203 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/sam-admin/git/Training/HLS_Vivado/A9(PROJ)/PART-2_RTL/codes/crcaxis.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/sam-admin/git/Training/HLS_Vivado/A9(PROJ)/PART-2_RTL/codes/crcaxis.v" { { "Info" "ISGN_ENTITY_NAME" "1 axis_reg " "Found entity 1: axis_reg" {  } { { "../git/Training/HLS_Vivado/A9(PROJ)/PART-2_RTL/codes/crcaxis.v" "" { Text "/home/sam-admin/git/Training/HLS_Vivado/A9(PROJ)/PART-2_RTL/codes/crcaxis.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699445423203 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699445423203 ""}
{ "Error" "ESGN_TOP_ENTITY_IS_MISSING" "crcaxis " "Top-level design entity \"crcaxis\" is undefined" {  } {  } 0 12007 "Top-level design entity \"%1!s!\" is undefined" 0 0 "Analysis & Synthesis" 0 -1 1699445423245 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 1 error, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "409 " "Peak virtual memory: 409 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1699445423280 ""} { "Error" "EQEXE_END_BANNER_TIME" "Wed Nov  8 17:40:23 2023 " "Processing ended: Wed Nov  8 17:40:23 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1699445423280 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1699445423280 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:20 " "Total CPU time (on all processors): 00:00:20" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1699445423280 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1699445423280 ""}
