(pcb D:\_my\git\CameraAxe6\Pcb\Cards\ESP8266card.dsn
  (parser
    (string_quote ")
    (space_in_quoted_tokens on)
    (host_cad "KiCad's Pcbnew")
    (host_version "4.0.5")
  )
  (resolution um 10)
  (unit um)
  (structure
    (layer F.Cu
      (type signal)
      (property
        (index 0)
      )
    )
    (layer B.Cu
      (type signal)
      (property
        (index 1)
      )
    )
    (boundary
      (path pcb 0  156210 -135890  188595 -135890  188595 -130810  188663 -130038
            188863 -129290  189191 -128588  189635 -127953  190183 -127405
            190818 -126961  191520 -126633  192268 -126433  193040 -126365
            198120 -126365  198120 -99060  156210 -99060  156210 -135890
            156210 -135890)
    )
    (keepout "" (polygon F.Cu 0  186690 -135890  165100 -135890  165100 -128524  186690 -128524))
    (keepout "" (polygon B.Cu 0  186690 -135890  165100 -135890  165100 -128524  186690 -128524))
    (keepout "" (polygon F.Cu 0  181610 -128270  170180 -128270  170180 -111760  181610 -111760))
    (keepout "" (polygon B.Cu 0  181610 -128270  170180 -128270  170180 -111760  181610 -111760))
    (via "Via[0-1]_609.6:355.6_um" "Via[0-1]_762:406.4_um")
    (rule
      (width 152.4)
      (clearance 152.5)
      (clearance 152.5 (type default_smd))
      (clearance 38.1 (type smd_smd))
    )
  )
  (placement
    (component Pin_Header_Straight_1x10_Pitch2.54mm
      (place P3 194310 -101600 back 0 (PN CA6_CONN_01X10))
    )
    (component CA6:c_1206
      (place C1 185420 -106045 front 270 (PN 10uF))
    )
    (component CA6:c_0603
      (place C2 182880 -106680 front 270 (PN .1uF))
    )
    (component "CA6:DO-214AC(SMA)"
      (place D1 185420 -100965 front 180 (PN diode_schottky_20V_1A))
      (place D2 158750 -126365 front 270 (PN diode_schottky_20V_1A))
    )
    (component CA6:SM0603_Resistor
      (place R1 186690 -127000 front 0 (PN 10K))
      (place R2 186690 -123190 front 0 (PN 10K))
      (place R3 189992 -123698 front 270 (PN 1K))
      (place R4 165100 -118745 front 0 (PN 10K))
      (place R5 180340 -105410 front 270 (PN 10K))
      (place R6 165100 -114935 front 0 (PN 10K))
      (place R7 163830 -109220 front 0 (PN 1K))
      (place R8 165100 -116840 front 0 (PN 10K))
      (place R9 165100 -125095 front 180 (PN 1K))
    )
    (component Pin_Headers:Pin_Header_Angled_1x06_Pitch2.54mm
      (place P2 158750 -119380 front 180 (PN " "))
      (place P1 163830 -101600 front 90 (PN " "))
    )
    (component "CA6:ESP-12E-F-no-bottom-pads"
      (place U1 182880 -127000 front 180 (PN "ESP-12E/F"))
    )
  )
  (library
    (image Pin_Header_Straight_1x10_Pitch2.54mm
      (outline (path signal 100  -1270 1270  -1270 -24130))
      (outline (path signal 100  -1270 -24130  1270 -24130))
      (outline (path signal 100  1270 -24130  1270 1270))
      (outline (path signal 100  1270 1270  -1270 1270))
      (outline (path signal 120  -1390 -1270  -1390 -24250))
      (outline (path signal 120  -1390 -24250  1390 -24250))
      (outline (path signal 120  1390 -24250  1390 -1270))
      (outline (path signal 120  1390 -1270  -1390 -1270))
      (outline (path signal 120  -1390 0  -1390 1390))
      (outline (path signal 120  -1390 1390  0 1390))
      (outline (path signal 50  -1600 1600  -1600 -24400))
      (outline (path signal 50  -1600 -24400  1600 -24400))
      (outline (path signal 50  1600 -24400  1600 1600))
      (outline (path signal 50  1600 1600  -1600 1600))
      (pin Rect[A]Pad_1700x1700_um 1 0 0)
      (pin Oval[A]Pad_1700x1700_um 2 0 -2540)
      (pin Oval[A]Pad_1700x1700_um 3 0 -5080)
      (pin Oval[A]Pad_1700x1700_um 4 0 -7620)
      (pin Oval[A]Pad_1700x1700_um 5 0 -10160)
      (pin Oval[A]Pad_1700x1700_um 6 0 -12700)
      (pin Oval[A]Pad_1700x1700_um 7 0 -15240)
      (pin Oval[A]Pad_1700x1700_um 8 0 -17780)
      (pin Oval[A]Pad_1700x1700_um 9 0 -20320)
      (pin Oval[A]Pad_1700x1700_um 10 0 -22860)
    )
    (image CA6:c_1206
      (outline (path signal 149.86  2362.2 -1066.8  2362.2 1066.8))
      (outline (path signal 149.86  -2362.2 1066.8  2362.2 1066.8))
      (outline (path signal 149.86  2336.8 -1066.8  -2362.2 -1066.8))
      (outline (path signal 149.86  -2362.2 -1066.8  -2362.2 1066.8))
      (pin Rect[T]Pad_1600.2x1803.4_um 1 1397 0)
      (pin Rect[T]Pad_1600.2x1803.4_um 2 -1397 0)
    )
    (image CA6:c_0603
      (outline (path signal 149.86  1371.6 -660.4  1371.6 660.4))
      (outline (path signal 149.86  -1371.6 -660.4  1371.6 -660.4))
      (outline (path signal 149.86  1371.6 660.4  -1371.6 660.4))
      (outline (path signal 149.86  -1371.6 -660.4  -1371.6 660.4))
      (pin Rect[T]Pad_899.2x1000.8_um 1 751.8 0)
      (pin Rect[T]Pad_899.2x1000.8_um 2 -751.8 0)
    )
    (image "CA6:DO-214AC(SMA)"
      (outline (path signal 228.6  -2500 1500  2500 1500))
      (outline (path signal 228.6  2500 1500  2500 -1500))
      (outline (path signal 228.6  2500 -1500  -2500 -1500))
      (outline (path signal 228.6  -2500 -1500  -2500 1500))
      (outline (path signal 228.6  -635 1500  -635 -1500))
      (pin Rect[T]Pad_2650x1750_um 1 -2150 0)
      (pin Rect[T]Pad_2650x1750_um 2 2150 0)
    )
    (image CA6:SM0603_Resistor
      (outline (path signal 149.86  -500.38 698.5  -1206.5 698.5))
      (outline (path signal 149.86  -1206.5 698.5  -1206.5 -698.5))
      (outline (path signal 149.86  -1206.5 -698.5  -500.38 -698.5))
      (outline (path signal 149.86  1206.5 698.5  500.38 698.5))
      (outline (path signal 149.86  1206.5 698.5  1206.5 -698.5))
      (outline (path signal 149.86  1206.5 -698.5  500.38 -698.5))
      (pin Rect[T]Pad_635x1143_um 1 -762 0)
      (pin Rect[T]Pad_635x1143_um 2 762 0)
    )
    (image Pin_Headers:Pin_Header_Angled_1x06_Pitch2.54mm
      (outline (path signal 100  1400 1270  1400 -1270))
      (outline (path signal 100  1400 -1270  3900 -1270))
      (outline (path signal 100  3900 -1270  3900 1270))
      (outline (path signal 100  3900 1270  1400 1270))
      (outline (path signal 100  0 320  0 -320))
      (outline (path signal 100  0 -320  9900 -320))
      (outline (path signal 100  9900 -320  9900 320))
      (outline (path signal 100  9900 320  0 320))
      (outline (path signal 100  1400 -1270  1400 -3810))
      (outline (path signal 100  1400 -3810  3900 -3810))
      (outline (path signal 100  3900 -3810  3900 -1270))
      (outline (path signal 100  3900 -1270  1400 -1270))
      (outline (path signal 100  0 -2220  0 -2860))
      (outline (path signal 100  0 -2860  9900 -2860))
      (outline (path signal 100  9900 -2860  9900 -2220))
      (outline (path signal 100  9900 -2220  0 -2220))
      (outline (path signal 100  1400 -3810  1400 -6350))
      (outline (path signal 100  1400 -6350  3900 -6350))
      (outline (path signal 100  3900 -6350  3900 -3810))
      (outline (path signal 100  3900 -3810  1400 -3810))
      (outline (path signal 100  0 -4760  0 -5400))
      (outline (path signal 100  0 -5400  9900 -5400))
      (outline (path signal 100  9900 -5400  9900 -4760))
      (outline (path signal 100  9900 -4760  0 -4760))
      (outline (path signal 100  1400 -6350  1400 -8890))
      (outline (path signal 100  1400 -8890  3900 -8890))
      (outline (path signal 100  3900 -8890  3900 -6350))
      (outline (path signal 100  3900 -6350  1400 -6350))
      (outline (path signal 100  0 -7300  0 -7940))
      (outline (path signal 100  0 -7940  9900 -7940))
      (outline (path signal 100  9900 -7940  9900 -7300))
      (outline (path signal 100  9900 -7300  0 -7300))
      (outline (path signal 100  1400 -8890  1400 -11430))
      (outline (path signal 100  1400 -11430  3900 -11430))
      (outline (path signal 100  3900 -11430  3900 -8890))
      (outline (path signal 100  3900 -8890  1400 -8890))
      (outline (path signal 100  0 -9840  0 -10480))
      (outline (path signal 100  0 -10480  9900 -10480))
      (outline (path signal 100  9900 -10480  9900 -9840))
      (outline (path signal 100  9900 -9840  0 -9840))
      (outline (path signal 100  1400 -11430  1400 -13970))
      (outline (path signal 100  1400 -13970  3900 -13970))
      (outline (path signal 100  3900 -13970  3900 -11430))
      (outline (path signal 100  3900 -11430  1400 -11430))
      (outline (path signal 100  0 -12380  0 -13020))
      (outline (path signal 100  0 -13020  9900 -13020))
      (outline (path signal 100  9900 -13020  9900 -12380))
      (outline (path signal 100  9900 -12380  0 -12380))
      (outline (path signal 120  1280 1390  1280 -1270))
      (outline (path signal 120  1280 -1270  4020 -1270))
      (outline (path signal 120  4020 -1270  4020 1390))
      (outline (path signal 120  4020 1390  1280 1390))
      (outline (path signal 120  4020 440  4020 -440))
      (outline (path signal 120  4020 -440  10020 -440))
      (outline (path signal 120  10020 -440  10020 440))
      (outline (path signal 120  10020 440  4020 440))
      (outline (path signal 120  970 440  1280 440))
      (outline (path signal 120  970 -440  1280 -440))
      (outline (path signal 120  4020 320  10020 320))
      (outline (path signal 120  4020 200  10020 200))
      (outline (path signal 120  4020 80  10020 80))
      (outline (path signal 120  4020 -40  10020 -40))
      (outline (path signal 120  4020 -160  10020 -160))
      (outline (path signal 120  4020 -280  10020 -280))
      (outline (path signal 120  4020 -400  10020 -400))
      (outline (path signal 120  1280 -1270  1280 -3810))
      (outline (path signal 120  1280 -3810  4020 -3810))
      (outline (path signal 120  4020 -3810  4020 -1270))
      (outline (path signal 120  4020 -1270  1280 -1270))
      (outline (path signal 120  4020 -2100  4020 -2980))
      (outline (path signal 120  4020 -2980  10020 -2980))
      (outline (path signal 120  10020 -2980  10020 -2100))
      (outline (path signal 120  10020 -2100  4020 -2100))
      (outline (path signal 120  970 -2100  1280 -2100))
      (outline (path signal 120  970 -2980  1280 -2980))
      (outline (path signal 120  1280 -3810  1280 -6350))
      (outline (path signal 120  1280 -6350  4020 -6350))
      (outline (path signal 120  4020 -6350  4020 -3810))
      (outline (path signal 120  4020 -3810  1280 -3810))
      (outline (path signal 120  4020 -4640  4020 -5520))
      (outline (path signal 120  4020 -5520  10020 -5520))
      (outline (path signal 120  10020 -5520  10020 -4640))
      (outline (path signal 120  10020 -4640  4020 -4640))
      (outline (path signal 120  970 -4640  1280 -4640))
      (outline (path signal 120  970 -5520  1280 -5520))
      (outline (path signal 120  1280 -6350  1280 -8890))
      (outline (path signal 120  1280 -8890  4020 -8890))
      (outline (path signal 120  4020 -8890  4020 -6350))
      (outline (path signal 120  4020 -6350  1280 -6350))
      (outline (path signal 120  4020 -7180  4020 -8060))
      (outline (path signal 120  4020 -8060  10020 -8060))
      (outline (path signal 120  10020 -8060  10020 -7180))
      (outline (path signal 120  10020 -7180  4020 -7180))
      (outline (path signal 120  970 -7180  1280 -7180))
      (outline (path signal 120  970 -8060  1280 -8060))
      (outline (path signal 120  1280 -8890  1280 -11430))
      (outline (path signal 120  1280 -11430  4020 -11430))
      (outline (path signal 120  4020 -11430  4020 -8890))
      (outline (path signal 120  4020 -8890  1280 -8890))
      (outline (path signal 120  4020 -9720  4020 -10600))
      (outline (path signal 120  4020 -10600  10020 -10600))
      (outline (path signal 120  10020 -10600  10020 -9720))
      (outline (path signal 120  10020 -9720  4020 -9720))
      (outline (path signal 120  970 -9720  1280 -9720))
      (outline (path signal 120  970 -10600  1280 -10600))
      (outline (path signal 120  1280 -11430  1280 -14090))
      (outline (path signal 120  1280 -14090  4020 -14090))
      (outline (path signal 120  4020 -14090  4020 -11430))
      (outline (path signal 120  4020 -11430  1280 -11430))
      (outline (path signal 120  4020 -12260  4020 -13140))
      (outline (path signal 120  4020 -13140  10020 -13140))
      (outline (path signal 120  10020 -13140  10020 -12260))
      (outline (path signal 120  10020 -12260  4020 -12260))
      (outline (path signal 120  970 -12260  1280 -12260))
      (outline (path signal 120  970 -13140  1280 -13140))
      (outline (path signal 120  -1270 0  -1270 1270))
      (outline (path signal 120  -1270 1270  0 1270))
      (outline (path signal 50  -1600 1600  -1600 -14300))
      (outline (path signal 50  -1600 -14300  10200 -14300))
      (outline (path signal 50  10200 -14300  10200 1600))
      (outline (path signal 50  10200 1600  -1600 1600))
      (pin Rect[A]Pad_1700x1700_um 1 0 0)
      (pin Oval[A]Pad_1700x1700_um 2 0 -2540)
      (pin Oval[A]Pad_1700x1700_um 3 0 -5080)
      (pin Oval[A]Pad_1700x1700_um 4 0 -7620)
      (pin Oval[A]Pad_1700x1700_um 5 0 -10160)
      (pin Oval[A]Pad_1700x1700_um 6 0 -12700)
    )
    (image "CA6:ESP-12E-F-no-bottom-pads"
      (outline (path signal 50  -2250 500  -2250 8750))
      (outline (path signal 50  -2250 8750  15250 8750))
      (outline (path signal 50  15250 8750  16250 8750))
      (outline (path signal 50  16250 8750  16250 -16000))
      (outline (path signal 50  16250 -16000  -2250 -16000))
      (outline (path signal 50  -2250 -16000  -2250 500))
      (outline (path signal 152.4  -1016 8382  14986 8382))
      (outline (path signal 152.4  14986 8382  14986 889))
      (outline (path signal 152.4  -1016 8382  -1016 1016))
      (outline (path signal 152.4  -1016 -14859  -1016 -15621))
      (outline (path signal 152.4  -1016 -15621  14986 -15621))
      (outline (path signal 152.4  14986 -15621  14986 -14859))
      (outline (path signal 152.4  14992 8400  -1008 2600))
      (outline (path signal 152.4  -1008 8400  14992 2600))
      (outline (path signal 152.4  -1008 2600  14992 2600))
      (outline (path signal 50  15000 8400  15000 -15600))
      (outline (path signal 50  14992 -15600  -1008 -15600))
      (outline (path signal 50  -1008 -15600  -1008 8400))
      (outline (path signal 50  -1008 8400  14992 8400))
      (pin "Rect[T][-700,0]Pad_2500x1100_um" 1 0 0)
      (pin "Oval[T][-700,0]Pad_2500x1100_um" 2 0 -2000)
      (pin "Oval[T][-700,0]Pad_2500x1100_um" 3 0 -4000)
      (pin "Oval[T][-700,0]Pad_2500x1100_um" 4 0 -6000)
      (pin "Oval[T][-700,0]Pad_2500x1100_um" 5 0 -8000)
      (pin "Oval[T][-700,0]Pad_2500x1100_um" 6 0 -10000)
      (pin "Oval[T][-700,0]Pad_2500x1100_um" 7 0 -12000)
      (pin "Oval[T][-700,0]Pad_2500x1100_um" 8 0 -14000)
      (pin Oval[T][700,0]Pad_2500x1100_um 9 14000 -14000)
      (pin Oval[T][600,0]Pad_2500x1100_um 10 14000 -12000)
      (pin Oval[T][700,0]Pad_2500x1100_um 11 14000 -10000)
      (pin Oval[T][700,0]Pad_2500x1100_um 12 14000 -8000)
      (pin Oval[T][700,0]Pad_2500x1100_um 13 14000 -6000)
      (pin Oval[T][700,0]Pad_2500x1100_um 14 14000 -4000)
      (pin Oval[T][700,0]Pad_2500x1100_um 15 14000 -2000)
      (pin Oval[T][700,0]Pad_2500x1100_um 16 14000 0)
    )
    (padstack Oval[T][600,0]Pad_2500x1100_um
      (shape (path F.Cu 1100  -100 0  1300 0))
      (attach off)
    )
    (padstack "Oval[T][-700,0]Pad_2500x1100_um"
      (shape (path F.Cu 1100  -1400 0  0 0))
      (attach off)
    )
    (padstack Oval[T][700,0]Pad_2500x1100_um
      (shape (path F.Cu 1100  0 0  1400 0))
      (attach off)
    )
    (padstack Oval[A]Pad_1700x1700_um
      (shape (path F.Cu 1700  0 0  0 0))
      (shape (path B.Cu 1700  0 0  0 0))
      (attach off)
    )
    (padstack Rect[T]Pad_2650x1750_um
      (shape (rect F.Cu -1325 -875 1325 875))
      (attach off)
    )
    (padstack "Rect[T][-700,0]Pad_2500x1100_um"
      (shape (rect F.Cu -1950 -550 550 550))
      (attach off)
    )
    (padstack Rect[T]Pad_635x1143_um
      (shape (rect F.Cu -317.5 -571.5 317.5 571.5))
      (attach off)
    )
    (padstack Rect[T]Pad_899.2x1000.8_um
      (shape (rect F.Cu -449.6 -500.4 449.6 500.4))
      (attach off)
    )
    (padstack Rect[T]Pad_1600.2x1803.4_um
      (shape (rect F.Cu -800.1 -901.7 800.1 901.7))
      (attach off)
    )
    (padstack Rect[A]Pad_1700x1700_um
      (shape (rect F.Cu -850 -850 850 850))
      (shape (rect B.Cu -850 -850 850 850))
      (attach off)
    )
    (padstack "Via[0-1]_609.6:355.6_um"
      (shape (circle F.Cu 609.6))
      (shape (circle B.Cu 609.6))
      (attach off)
    )
    (padstack "Via[0-1]_762:406.4_um"
      (shape (circle F.Cu 762))
      (shape (circle B.Cu 762))
      (attach off)
    )
  )
  (network
    (net GND
      (pins P3-1 C1-2 C2-2 R6-1 P2-1 P1-1 U1-9)
    )
    (net /CC_TX
      (pins P3-9 D1-1)
    )
    (net /ESP_RX
      (pins R5-2 R9-1 U1-15)
    )
    (net "Net-(D2-Pad1)"
      (pins D2-1 P2-4)
    )
    (net "Net-(P1-Pad2)"
      (pins P1-2)
    )
    (net "Net-(P1-Pad3)"
      (pins P1-3)
    )
    (net "/Debug-RX"
      (pins P1-4 U1-6)
    )
    (net "/Debug-TX"
      (pins P1-5 U1-5)
    )
    (net "Net-(P1-Pad6)"
      (pins P1-6)
    )
    (net "Net-(P2-Pad2)"
      (pins P2-2)
    )
    (net "Net-(P2-Pad3)"
      (pins P2-3)
    )
    (net "Net-(P2-Pad5)"
      (pins R7-1 P2-5)
    )
    (net "Net-(P2-Pad6)"
      (pins P2-6)
    )
    (net "/R-LED"
      (pins P3-3 U1-14)
    )
    (net "/G-LED"
      (pins P3-4 U1-13)
    )
    (net /CC_PROG
      (pins P3-5 R4-2 U1-12)
    )
    (net /CC_RESET
      (pins P3-6 R1-1 U1-1)
    )
    (net /CC_CTS
      (pins P3-7 R6-2 U1-10)
    )
    (net /CC_RTS
      (pins P3-8 U1-7)
    )
    (net /CC_RX
      (pins P3-10 R3-2)
    )
    (net "Net-(R2-Pad1)"
      (pins R2-1 U1-3)
    )
    (net /ESP_TX
      (pins R3-1 R7-2 U1-16)
    )
    (net "Net-(R8-Pad2)"
      (pins R8-2 U1-11)
    )
    (net "Net-(U1-Pad2)"
      (pins U1-2)
    )
    (net "Net-(U1-Pad4)"
      (pins U1-4)
    )
    (net 3V3
      (pins P3-2 C1-1 C2-1 R1-2 R2-2 R4-1 R5-1 R8-1 U1-8)
    )
    (net "Net-(D1-Pad2)"
      (pins D1-2 D2-2 R9-2)
    )
    (class kicad_default "" /CC_CTS /CC_PROG /CC_RESET /CC_RTS /CC_RX /CC_TX
      "/Debug-RX" "/Debug-TX" /ESP_RX /ESP_TX "/G-LED" "/R-LED" 3V3 GND "Net-(D1-Pad2)"
      "Net-(D2-Pad1)" "Net-(P1-Pad2)" "Net-(P1-Pad3)" "Net-(P1-Pad6)" "Net-(P2-Pad2)"
      "Net-(P2-Pad3)" "Net-(P2-Pad5)" "Net-(P2-Pad6)" "Net-(R2-Pad1)" "Net-(R8-Pad2)"
      "Net-(U1-Pad2)" "Net-(U1-Pad4)"
      (circuit
        (use_via Via[0-1]_609.6:355.6_um)
      )
      (rule
        (width 152.4)
        (clearance 152.5)
      )
    )
    (class Thicker
      (circuit
        (use_via Via[0-1]_762:406.4_um)
      )
      (rule
        (width 304.8)
        (clearance 254.1)
      )
    )
  )
  (wiring
    (wire (path F.Cu 304.8  185420 -104648  184160 -104648  182880 -105928)(net GND)(type protect))
    (wire (path F.Cu 304.8  194310 -101600  190754 -101600)(net GND)(type protect))
    (wire (path F.Cu 304.8  187706 -104648  185420 -104648)(net GND)(type protect))
    (wire (path F.Cu 304.8  190754 -101600  187706 -104648)(net GND)(type protect))
    (wire (path F.Cu 152.4  168880 -113000  165384 -113000)(net GND)(type protect))
    (wire (path F.Cu 152.4  164338 -114046  164338 -114935)(net GND)(type protect))
    (wire (path F.Cu 152.4  165384 -113000  164338 -114046)(net GND)(type protect))
    (wire (path F.Cu 304.8  182880 -105928  181620 -105928  181610 -105918)(net GND)(type protect))
    (wire (path B.Cu 304.8  181610 -105918  168910 -105918  168656 -106172  168656 -113030)(net GND)(type protect))
    (wire (path F.Cu 152.4  185928 -127000  182880 -127000)(net /CC_RESET)(type protect))
    (wire (path F.Cu 152.4  185928 -123190  183070 -123190  182880 -123000)(net "Net-(R2-Pad1)")(type protect))
    (wire (path F.Cu 152.4  187452 -127000  187452 -123190)(net 3V3)(type protect))
    (wire (path F.Cu 304.8  194310 -104140  190754 -104140)(net 3V3)(type protect))
    (wire (path F.Cu 304.8  187452 -107442  182890 -107442)(net 3V3)(type protect))
    (wire (path F.Cu 304.8  190754 -104140  187452 -107442)(net 3V3)(type protect))
    (wire (path F.Cu 304.8  182890 -107442  182880 -107432  182880 -113000)(net 3V3)(type protect))
    (via "Via[0-1]_609.6:355.6_um"  181610 -105918 (net GND)(type protect))
  )
)
