Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2025.1 (win64) Build 6140274 Thu May 22 00:12:29 MDT 2025
| Date         : Fri Oct 31 20:55:34 2025
| Host         : LAPTOP-PrashanthPai running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -routable_nets -report_unconstrained -file debounce_top_timing_summary_routed.rpt -pb debounce_top_timing_summary_routed.pb -rpx debounce_top_timing_summary_routed.rpx -warn_on_violation
| Design       : debounce_top
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  8           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (4)
6. checking no_output_delay (4)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (4)
------------------------------
 There are 4 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (4)
-------------------------------
 There are 4 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.831        0.000                      0                  308        0.185        0.000                      0                  308        3.500        0.000                       0                   121  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)         Period(ns)      Frequency(MHz)
-----        ------------         ----------      --------------
sys_clk_pin  {0.000 4.000}        8.000           125.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         3.831        0.000                      0                  308        0.185        0.000                      0                  308        3.500        0.000                       0                   121  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        3.831ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.185ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.831ns  (required time - arrival time)
  Source:                 gen_debounce[2].inst_debounce/count_i_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            gen_debounce[2].inst_debounce/count_i_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.735ns  (logic 1.463ns (39.171%)  route 2.272ns (60.829%))
  Logic Levels:           4  (CARRY4=3 LUT2=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.922ns = ( 12.922 - 8.000 ) 
    Source Clock Delay      (SCD):    5.375ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=120, routed)         1.741     5.375    gen_debounce[2].inst_debounce/i_clk_IBUF_BUFG
    SLICE_X42Y51         FDRE                                         r  gen_debounce[2].inst_debounce/count_i_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y51         FDRE (Prop_fdre_C_Q)         0.518     5.893 f  gen_debounce[2].inst_debounce/count_i_reg[7]/Q
                         net (fo=2, routed)           0.824     6.717    gen_debounce[2].inst_debounce/count_i_reg[7]
    SLICE_X43Y53         LUT2 (Prop_lut2_I1_O)        0.124     6.841 r  gen_debounce[2].inst_debounce/i__carry_i_5__1/O
                         net (fo=1, routed)           0.000     6.841    gen_debounce[2].inst_debounce/i__carry_i_5__1_n_0
    SLICE_X43Y53         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.391 r  gen_debounce[2].inst_debounce/debounce_upd_i0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     7.391    gen_debounce[2].inst_debounce/debounce_upd_i0_inferred__0/i__carry_n_0
    SLICE_X43Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.505 r  gen_debounce[2].inst_debounce/debounce_upd_i0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.505    gen_debounce[2].inst_debounce/debounce_upd_i0_inferred__0/i__carry__0_n_0
    SLICE_X43Y55         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.662 r  gen_debounce[2].inst_debounce/debounce_upd_i0_inferred__0/i__carry__1/CO[1]
                         net (fo=25, routed)          1.448     9.110    gen_debounce[2].inst_debounce/debounce_upd_i0_inferred__0/i__carry__1_n_2
    SLICE_X42Y50         FDRE                                         r  gen_debounce[2].inst_debounce/count_i_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  i_clk (IN)
                         net (fo=0)                   0.000     8.000    i_clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387     9.387 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.267    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.358 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=120, routed)         1.564    12.922    gen_debounce[2].inst_debounce/i_clk_IBUF_BUFG
    SLICE_X42Y50         FDRE                                         r  gen_debounce[2].inst_debounce/count_i_reg[0]/C
                         clock pessimism              0.429    13.350    
                         clock uncertainty           -0.035    13.315    
    SLICE_X42Y50         FDRE (Setup_fdre_C_CE)      -0.374    12.941    gen_debounce[2].inst_debounce/count_i_reg[0]
  -------------------------------------------------------------------
                         required time                         12.941    
                         arrival time                          -9.110    
  -------------------------------------------------------------------
                         slack                                  3.831    

Slack (MET) :             3.831ns  (required time - arrival time)
  Source:                 gen_debounce[2].inst_debounce/count_i_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            gen_debounce[2].inst_debounce/count_i_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.735ns  (logic 1.463ns (39.171%)  route 2.272ns (60.829%))
  Logic Levels:           4  (CARRY4=3 LUT2=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.922ns = ( 12.922 - 8.000 ) 
    Source Clock Delay      (SCD):    5.375ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=120, routed)         1.741     5.375    gen_debounce[2].inst_debounce/i_clk_IBUF_BUFG
    SLICE_X42Y51         FDRE                                         r  gen_debounce[2].inst_debounce/count_i_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y51         FDRE (Prop_fdre_C_Q)         0.518     5.893 f  gen_debounce[2].inst_debounce/count_i_reg[7]/Q
                         net (fo=2, routed)           0.824     6.717    gen_debounce[2].inst_debounce/count_i_reg[7]
    SLICE_X43Y53         LUT2 (Prop_lut2_I1_O)        0.124     6.841 r  gen_debounce[2].inst_debounce/i__carry_i_5__1/O
                         net (fo=1, routed)           0.000     6.841    gen_debounce[2].inst_debounce/i__carry_i_5__1_n_0
    SLICE_X43Y53         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.391 r  gen_debounce[2].inst_debounce/debounce_upd_i0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     7.391    gen_debounce[2].inst_debounce/debounce_upd_i0_inferred__0/i__carry_n_0
    SLICE_X43Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.505 r  gen_debounce[2].inst_debounce/debounce_upd_i0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.505    gen_debounce[2].inst_debounce/debounce_upd_i0_inferred__0/i__carry__0_n_0
    SLICE_X43Y55         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.662 r  gen_debounce[2].inst_debounce/debounce_upd_i0_inferred__0/i__carry__1/CO[1]
                         net (fo=25, routed)          1.448     9.110    gen_debounce[2].inst_debounce/debounce_upd_i0_inferred__0/i__carry__1_n_2
    SLICE_X42Y50         FDRE                                         r  gen_debounce[2].inst_debounce/count_i_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  i_clk (IN)
                         net (fo=0)                   0.000     8.000    i_clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387     9.387 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.267    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.358 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=120, routed)         1.564    12.922    gen_debounce[2].inst_debounce/i_clk_IBUF_BUFG
    SLICE_X42Y50         FDRE                                         r  gen_debounce[2].inst_debounce/count_i_reg[1]/C
                         clock pessimism              0.429    13.350    
                         clock uncertainty           -0.035    13.315    
    SLICE_X42Y50         FDRE (Setup_fdre_C_CE)      -0.374    12.941    gen_debounce[2].inst_debounce/count_i_reg[1]
  -------------------------------------------------------------------
                         required time                         12.941    
                         arrival time                          -9.110    
  -------------------------------------------------------------------
                         slack                                  3.831    

Slack (MET) :             3.831ns  (required time - arrival time)
  Source:                 gen_debounce[2].inst_debounce/count_i_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            gen_debounce[2].inst_debounce/count_i_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.735ns  (logic 1.463ns (39.171%)  route 2.272ns (60.829%))
  Logic Levels:           4  (CARRY4=3 LUT2=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.922ns = ( 12.922 - 8.000 ) 
    Source Clock Delay      (SCD):    5.375ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=120, routed)         1.741     5.375    gen_debounce[2].inst_debounce/i_clk_IBUF_BUFG
    SLICE_X42Y51         FDRE                                         r  gen_debounce[2].inst_debounce/count_i_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y51         FDRE (Prop_fdre_C_Q)         0.518     5.893 f  gen_debounce[2].inst_debounce/count_i_reg[7]/Q
                         net (fo=2, routed)           0.824     6.717    gen_debounce[2].inst_debounce/count_i_reg[7]
    SLICE_X43Y53         LUT2 (Prop_lut2_I1_O)        0.124     6.841 r  gen_debounce[2].inst_debounce/i__carry_i_5__1/O
                         net (fo=1, routed)           0.000     6.841    gen_debounce[2].inst_debounce/i__carry_i_5__1_n_0
    SLICE_X43Y53         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.391 r  gen_debounce[2].inst_debounce/debounce_upd_i0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     7.391    gen_debounce[2].inst_debounce/debounce_upd_i0_inferred__0/i__carry_n_0
    SLICE_X43Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.505 r  gen_debounce[2].inst_debounce/debounce_upd_i0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.505    gen_debounce[2].inst_debounce/debounce_upd_i0_inferred__0/i__carry__0_n_0
    SLICE_X43Y55         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.662 r  gen_debounce[2].inst_debounce/debounce_upd_i0_inferred__0/i__carry__1/CO[1]
                         net (fo=25, routed)          1.448     9.110    gen_debounce[2].inst_debounce/debounce_upd_i0_inferred__0/i__carry__1_n_2
    SLICE_X42Y50         FDRE                                         r  gen_debounce[2].inst_debounce/count_i_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  i_clk (IN)
                         net (fo=0)                   0.000     8.000    i_clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387     9.387 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.267    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.358 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=120, routed)         1.564    12.922    gen_debounce[2].inst_debounce/i_clk_IBUF_BUFG
    SLICE_X42Y50         FDRE                                         r  gen_debounce[2].inst_debounce/count_i_reg[2]/C
                         clock pessimism              0.429    13.350    
                         clock uncertainty           -0.035    13.315    
    SLICE_X42Y50         FDRE (Setup_fdre_C_CE)      -0.374    12.941    gen_debounce[2].inst_debounce/count_i_reg[2]
  -------------------------------------------------------------------
                         required time                         12.941    
                         arrival time                          -9.110    
  -------------------------------------------------------------------
                         slack                                  3.831    

Slack (MET) :             3.831ns  (required time - arrival time)
  Source:                 gen_debounce[2].inst_debounce/count_i_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            gen_debounce[2].inst_debounce/count_i_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.735ns  (logic 1.463ns (39.171%)  route 2.272ns (60.829%))
  Logic Levels:           4  (CARRY4=3 LUT2=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.922ns = ( 12.922 - 8.000 ) 
    Source Clock Delay      (SCD):    5.375ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=120, routed)         1.741     5.375    gen_debounce[2].inst_debounce/i_clk_IBUF_BUFG
    SLICE_X42Y51         FDRE                                         r  gen_debounce[2].inst_debounce/count_i_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y51         FDRE (Prop_fdre_C_Q)         0.518     5.893 f  gen_debounce[2].inst_debounce/count_i_reg[7]/Q
                         net (fo=2, routed)           0.824     6.717    gen_debounce[2].inst_debounce/count_i_reg[7]
    SLICE_X43Y53         LUT2 (Prop_lut2_I1_O)        0.124     6.841 r  gen_debounce[2].inst_debounce/i__carry_i_5__1/O
                         net (fo=1, routed)           0.000     6.841    gen_debounce[2].inst_debounce/i__carry_i_5__1_n_0
    SLICE_X43Y53         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.391 r  gen_debounce[2].inst_debounce/debounce_upd_i0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     7.391    gen_debounce[2].inst_debounce/debounce_upd_i0_inferred__0/i__carry_n_0
    SLICE_X43Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.505 r  gen_debounce[2].inst_debounce/debounce_upd_i0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.505    gen_debounce[2].inst_debounce/debounce_upd_i0_inferred__0/i__carry__0_n_0
    SLICE_X43Y55         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.662 r  gen_debounce[2].inst_debounce/debounce_upd_i0_inferred__0/i__carry__1/CO[1]
                         net (fo=25, routed)          1.448     9.110    gen_debounce[2].inst_debounce/debounce_upd_i0_inferred__0/i__carry__1_n_2
    SLICE_X42Y50         FDRE                                         r  gen_debounce[2].inst_debounce/count_i_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  i_clk (IN)
                         net (fo=0)                   0.000     8.000    i_clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387     9.387 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.267    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.358 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=120, routed)         1.564    12.922    gen_debounce[2].inst_debounce/i_clk_IBUF_BUFG
    SLICE_X42Y50         FDRE                                         r  gen_debounce[2].inst_debounce/count_i_reg[3]/C
                         clock pessimism              0.429    13.350    
                         clock uncertainty           -0.035    13.315    
    SLICE_X42Y50         FDRE (Setup_fdre_C_CE)      -0.374    12.941    gen_debounce[2].inst_debounce/count_i_reg[3]
  -------------------------------------------------------------------
                         required time                         12.941    
                         arrival time                          -9.110    
  -------------------------------------------------------------------
                         slack                                  3.831    

Slack (MET) :             3.972ns  (required time - arrival time)
  Source:                 gen_debounce[2].inst_debounce/count_i_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            gen_debounce[2].inst_debounce/count_i_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.595ns  (logic 1.331ns (37.024%)  route 2.264ns (62.976%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.922ns = ( 12.922 - 8.000 ) 
    Source Clock Delay      (SCD):    5.374ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=120, routed)         1.740     5.374    gen_debounce[2].inst_debounce/i_clk_IBUF_BUFG
    SLICE_X42Y53         FDRE                                         r  gen_debounce[2].inst_debounce/count_i_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y53         FDRE (Prop_fdre_C_Q)         0.518     5.892 r  gen_debounce[2].inst_debounce/count_i_reg[12]/Q
                         net (fo=3, routed)           0.956     6.848    gen_debounce[2].inst_debounce/count_i_reg[12]
    SLICE_X43Y54         LUT2 (Prop_lut2_I0_O)        0.124     6.972 r  gen_debounce[2].inst_debounce/i__carry__0_i_8__1/O
                         net (fo=1, routed)           0.000     6.972    gen_debounce[2].inst_debounce/i__carry__0_i_8__1_n_0
    SLICE_X43Y54         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.504 r  gen_debounce[2].inst_debounce/debounce_upd_i0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.504    gen_debounce[2].inst_debounce/debounce_upd_i0_inferred__0/i__carry__0_n_0
    SLICE_X43Y55         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.661 r  gen_debounce[2].inst_debounce/debounce_upd_i0_inferred__0/i__carry__1/CO[1]
                         net (fo=25, routed)          1.308     8.969    gen_debounce[2].inst_debounce/debounce_upd_i0_inferred__0/i__carry__1_n_2
    SLICE_X42Y51         FDRE                                         r  gen_debounce[2].inst_debounce/count_i_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  i_clk (IN)
                         net (fo=0)                   0.000     8.000    i_clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387     9.387 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.267    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.358 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=120, routed)         1.564    12.922    gen_debounce[2].inst_debounce/i_clk_IBUF_BUFG
    SLICE_X42Y51         FDRE                                         r  gen_debounce[2].inst_debounce/count_i_reg[4]/C
                         clock pessimism              0.429    13.350    
                         clock uncertainty           -0.035    13.315    
    SLICE_X42Y51         FDRE (Setup_fdre_C_CE)      -0.374    12.941    gen_debounce[2].inst_debounce/count_i_reg[4]
  -------------------------------------------------------------------
                         required time                         12.941    
                         arrival time                          -8.969    
  -------------------------------------------------------------------
                         slack                                  3.972    

Slack (MET) :             3.972ns  (required time - arrival time)
  Source:                 gen_debounce[2].inst_debounce/count_i_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            gen_debounce[2].inst_debounce/count_i_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.595ns  (logic 1.331ns (37.024%)  route 2.264ns (62.976%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.922ns = ( 12.922 - 8.000 ) 
    Source Clock Delay      (SCD):    5.374ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=120, routed)         1.740     5.374    gen_debounce[2].inst_debounce/i_clk_IBUF_BUFG
    SLICE_X42Y53         FDRE                                         r  gen_debounce[2].inst_debounce/count_i_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y53         FDRE (Prop_fdre_C_Q)         0.518     5.892 r  gen_debounce[2].inst_debounce/count_i_reg[12]/Q
                         net (fo=3, routed)           0.956     6.848    gen_debounce[2].inst_debounce/count_i_reg[12]
    SLICE_X43Y54         LUT2 (Prop_lut2_I0_O)        0.124     6.972 r  gen_debounce[2].inst_debounce/i__carry__0_i_8__1/O
                         net (fo=1, routed)           0.000     6.972    gen_debounce[2].inst_debounce/i__carry__0_i_8__1_n_0
    SLICE_X43Y54         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.504 r  gen_debounce[2].inst_debounce/debounce_upd_i0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.504    gen_debounce[2].inst_debounce/debounce_upd_i0_inferred__0/i__carry__0_n_0
    SLICE_X43Y55         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.661 r  gen_debounce[2].inst_debounce/debounce_upd_i0_inferred__0/i__carry__1/CO[1]
                         net (fo=25, routed)          1.308     8.969    gen_debounce[2].inst_debounce/debounce_upd_i0_inferred__0/i__carry__1_n_2
    SLICE_X42Y51         FDRE                                         r  gen_debounce[2].inst_debounce/count_i_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  i_clk (IN)
                         net (fo=0)                   0.000     8.000    i_clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387     9.387 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.267    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.358 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=120, routed)         1.564    12.922    gen_debounce[2].inst_debounce/i_clk_IBUF_BUFG
    SLICE_X42Y51         FDRE                                         r  gen_debounce[2].inst_debounce/count_i_reg[5]/C
                         clock pessimism              0.429    13.350    
                         clock uncertainty           -0.035    13.315    
    SLICE_X42Y51         FDRE (Setup_fdre_C_CE)      -0.374    12.941    gen_debounce[2].inst_debounce/count_i_reg[5]
  -------------------------------------------------------------------
                         required time                         12.941    
                         arrival time                          -8.969    
  -------------------------------------------------------------------
                         slack                                  3.972    

Slack (MET) :             3.972ns  (required time - arrival time)
  Source:                 gen_debounce[2].inst_debounce/count_i_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            gen_debounce[2].inst_debounce/count_i_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.595ns  (logic 1.331ns (37.024%)  route 2.264ns (62.976%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.922ns = ( 12.922 - 8.000 ) 
    Source Clock Delay      (SCD):    5.374ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=120, routed)         1.740     5.374    gen_debounce[2].inst_debounce/i_clk_IBUF_BUFG
    SLICE_X42Y53         FDRE                                         r  gen_debounce[2].inst_debounce/count_i_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y53         FDRE (Prop_fdre_C_Q)         0.518     5.892 r  gen_debounce[2].inst_debounce/count_i_reg[12]/Q
                         net (fo=3, routed)           0.956     6.848    gen_debounce[2].inst_debounce/count_i_reg[12]
    SLICE_X43Y54         LUT2 (Prop_lut2_I0_O)        0.124     6.972 r  gen_debounce[2].inst_debounce/i__carry__0_i_8__1/O
                         net (fo=1, routed)           0.000     6.972    gen_debounce[2].inst_debounce/i__carry__0_i_8__1_n_0
    SLICE_X43Y54         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.504 r  gen_debounce[2].inst_debounce/debounce_upd_i0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.504    gen_debounce[2].inst_debounce/debounce_upd_i0_inferred__0/i__carry__0_n_0
    SLICE_X43Y55         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.661 r  gen_debounce[2].inst_debounce/debounce_upd_i0_inferred__0/i__carry__1/CO[1]
                         net (fo=25, routed)          1.308     8.969    gen_debounce[2].inst_debounce/debounce_upd_i0_inferred__0/i__carry__1_n_2
    SLICE_X42Y51         FDRE                                         r  gen_debounce[2].inst_debounce/count_i_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  i_clk (IN)
                         net (fo=0)                   0.000     8.000    i_clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387     9.387 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.267    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.358 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=120, routed)         1.564    12.922    gen_debounce[2].inst_debounce/i_clk_IBUF_BUFG
    SLICE_X42Y51         FDRE                                         r  gen_debounce[2].inst_debounce/count_i_reg[6]/C
                         clock pessimism              0.429    13.350    
                         clock uncertainty           -0.035    13.315    
    SLICE_X42Y51         FDRE (Setup_fdre_C_CE)      -0.374    12.941    gen_debounce[2].inst_debounce/count_i_reg[6]
  -------------------------------------------------------------------
                         required time                         12.941    
                         arrival time                          -8.969    
  -------------------------------------------------------------------
                         slack                                  3.972    

Slack (MET) :             3.972ns  (required time - arrival time)
  Source:                 gen_debounce[2].inst_debounce/count_i_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            gen_debounce[2].inst_debounce/count_i_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.595ns  (logic 1.331ns (37.024%)  route 2.264ns (62.976%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.922ns = ( 12.922 - 8.000 ) 
    Source Clock Delay      (SCD):    5.374ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=120, routed)         1.740     5.374    gen_debounce[2].inst_debounce/i_clk_IBUF_BUFG
    SLICE_X42Y53         FDRE                                         r  gen_debounce[2].inst_debounce/count_i_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y53         FDRE (Prop_fdre_C_Q)         0.518     5.892 r  gen_debounce[2].inst_debounce/count_i_reg[12]/Q
                         net (fo=3, routed)           0.956     6.848    gen_debounce[2].inst_debounce/count_i_reg[12]
    SLICE_X43Y54         LUT2 (Prop_lut2_I0_O)        0.124     6.972 r  gen_debounce[2].inst_debounce/i__carry__0_i_8__1/O
                         net (fo=1, routed)           0.000     6.972    gen_debounce[2].inst_debounce/i__carry__0_i_8__1_n_0
    SLICE_X43Y54         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.504 r  gen_debounce[2].inst_debounce/debounce_upd_i0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.504    gen_debounce[2].inst_debounce/debounce_upd_i0_inferred__0/i__carry__0_n_0
    SLICE_X43Y55         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.661 r  gen_debounce[2].inst_debounce/debounce_upd_i0_inferred__0/i__carry__1/CO[1]
                         net (fo=25, routed)          1.308     8.969    gen_debounce[2].inst_debounce/debounce_upd_i0_inferred__0/i__carry__1_n_2
    SLICE_X42Y51         FDRE                                         r  gen_debounce[2].inst_debounce/count_i_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  i_clk (IN)
                         net (fo=0)                   0.000     8.000    i_clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387     9.387 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.267    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.358 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=120, routed)         1.564    12.922    gen_debounce[2].inst_debounce/i_clk_IBUF_BUFG
    SLICE_X42Y51         FDRE                                         r  gen_debounce[2].inst_debounce/count_i_reg[7]/C
                         clock pessimism              0.429    13.350    
                         clock uncertainty           -0.035    13.315    
    SLICE_X42Y51         FDRE (Setup_fdre_C_CE)      -0.374    12.941    gen_debounce[2].inst_debounce/count_i_reg[7]
  -------------------------------------------------------------------
                         required time                         12.941    
                         arrival time                          -8.969    
  -------------------------------------------------------------------
                         slack                                  3.972    

Slack (MET) :             4.120ns  (required time - arrival time)
  Source:                 gen_debounce[2].inst_debounce/count_i_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            gen_debounce[2].inst_debounce/count_i_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.445ns  (logic 1.463ns (42.464%)  route 1.982ns (57.536%))
  Logic Levels:           4  (CARRY4=3 LUT2=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.922ns = ( 12.922 - 8.000 ) 
    Source Clock Delay      (SCD):    5.375ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=120, routed)         1.741     5.375    gen_debounce[2].inst_debounce/i_clk_IBUF_BUFG
    SLICE_X42Y51         FDRE                                         r  gen_debounce[2].inst_debounce/count_i_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y51         FDRE (Prop_fdre_C_Q)         0.518     5.893 f  gen_debounce[2].inst_debounce/count_i_reg[7]/Q
                         net (fo=2, routed)           0.824     6.717    gen_debounce[2].inst_debounce/count_i_reg[7]
    SLICE_X43Y53         LUT2 (Prop_lut2_I1_O)        0.124     6.841 r  gen_debounce[2].inst_debounce/i__carry_i_5__1/O
                         net (fo=1, routed)           0.000     6.841    gen_debounce[2].inst_debounce/i__carry_i_5__1_n_0
    SLICE_X43Y53         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.391 r  gen_debounce[2].inst_debounce/debounce_upd_i0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     7.391    gen_debounce[2].inst_debounce/debounce_upd_i0_inferred__0/i__carry_n_0
    SLICE_X43Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.505 r  gen_debounce[2].inst_debounce/debounce_upd_i0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.505    gen_debounce[2].inst_debounce/debounce_upd_i0_inferred__0/i__carry__0_n_0
    SLICE_X43Y55         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.662 r  gen_debounce[2].inst_debounce/debounce_upd_i0_inferred__0/i__carry__1/CO[1]
                         net (fo=25, routed)          1.158     8.820    gen_debounce[2].inst_debounce/debounce_upd_i0_inferred__0/i__carry__1_n_2
    SLICE_X42Y52         FDRE                                         r  gen_debounce[2].inst_debounce/count_i_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  i_clk (IN)
                         net (fo=0)                   0.000     8.000    i_clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387     9.387 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.267    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.358 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=120, routed)         1.564    12.922    gen_debounce[2].inst_debounce/i_clk_IBUF_BUFG
    SLICE_X42Y52         FDRE                                         r  gen_debounce[2].inst_debounce/count_i_reg[10]/C
                         clock pessimism              0.429    13.350    
                         clock uncertainty           -0.035    13.315    
    SLICE_X42Y52         FDRE (Setup_fdre_C_CE)      -0.374    12.941    gen_debounce[2].inst_debounce/count_i_reg[10]
  -------------------------------------------------------------------
                         required time                         12.941    
                         arrival time                          -8.820    
  -------------------------------------------------------------------
                         slack                                  4.120    

Slack (MET) :             4.120ns  (required time - arrival time)
  Source:                 gen_debounce[2].inst_debounce/count_i_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            gen_debounce[2].inst_debounce/count_i_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.445ns  (logic 1.463ns (42.464%)  route 1.982ns (57.536%))
  Logic Levels:           4  (CARRY4=3 LUT2=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.922ns = ( 12.922 - 8.000 ) 
    Source Clock Delay      (SCD):    5.375ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=120, routed)         1.741     5.375    gen_debounce[2].inst_debounce/i_clk_IBUF_BUFG
    SLICE_X42Y51         FDRE                                         r  gen_debounce[2].inst_debounce/count_i_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y51         FDRE (Prop_fdre_C_Q)         0.518     5.893 f  gen_debounce[2].inst_debounce/count_i_reg[7]/Q
                         net (fo=2, routed)           0.824     6.717    gen_debounce[2].inst_debounce/count_i_reg[7]
    SLICE_X43Y53         LUT2 (Prop_lut2_I1_O)        0.124     6.841 r  gen_debounce[2].inst_debounce/i__carry_i_5__1/O
                         net (fo=1, routed)           0.000     6.841    gen_debounce[2].inst_debounce/i__carry_i_5__1_n_0
    SLICE_X43Y53         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.391 r  gen_debounce[2].inst_debounce/debounce_upd_i0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     7.391    gen_debounce[2].inst_debounce/debounce_upd_i0_inferred__0/i__carry_n_0
    SLICE_X43Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.505 r  gen_debounce[2].inst_debounce/debounce_upd_i0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.505    gen_debounce[2].inst_debounce/debounce_upd_i0_inferred__0/i__carry__0_n_0
    SLICE_X43Y55         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.662 r  gen_debounce[2].inst_debounce/debounce_upd_i0_inferred__0/i__carry__1/CO[1]
                         net (fo=25, routed)          1.158     8.820    gen_debounce[2].inst_debounce/debounce_upd_i0_inferred__0/i__carry__1_n_2
    SLICE_X42Y52         FDRE                                         r  gen_debounce[2].inst_debounce/count_i_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  i_clk (IN)
                         net (fo=0)                   0.000     8.000    i_clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387     9.387 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.267    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.358 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=120, routed)         1.564    12.922    gen_debounce[2].inst_debounce/i_clk_IBUF_BUFG
    SLICE_X42Y52         FDRE                                         r  gen_debounce[2].inst_debounce/count_i_reg[11]/C
                         clock pessimism              0.429    13.350    
                         clock uncertainty           -0.035    13.315    
    SLICE_X42Y52         FDRE (Setup_fdre_C_CE)      -0.374    12.941    gen_debounce[2].inst_debounce/count_i_reg[11]
  -------------------------------------------------------------------
                         required time                         12.941    
                         arrival time                          -8.820    
  -------------------------------------------------------------------
                         slack                                  4.120    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 gen_led_drive[1].db_button_d_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            gen_led_drive[1].led_i_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.305ns  (logic 0.246ns (80.588%)  route 0.059ns (19.412%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=120, routed)         0.591     1.469    i_clk_IBUF_BUFG
    SLICE_X42Y37         FDRE                                         r  gen_led_drive[1].db_button_d_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y37         FDRE (Prop_fdre_C_Q)         0.148     1.617 r  gen_led_drive[1].db_button_d_reg[1]/Q
                         net (fo=1, routed)           0.059     1.676    gen_debounce[1].inst_debounce/p_0_in1_in
    SLICE_X42Y37         LUT3 (Prop_lut3_I1_O)        0.098     1.774 r  gen_debounce[1].inst_debounce/gen_led_drive[1].led_i[1]_i_1/O
                         net (fo=1, routed)           0.000     1.774    gen_debounce[1].inst_debounce_n_1
    SLICE_X42Y37         FDRE                                         r  gen_led_drive[1].led_i_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=120, routed)         0.859     1.984    i_clk_IBUF_BUFG
    SLICE_X42Y37         FDRE                                         r  gen_led_drive[1].led_i_reg[1]/C
                         clock pessimism             -0.515     1.469    
    SLICE_X42Y37         FDRE (Hold_fdre_C_D)         0.120     1.589    gen_led_drive[1].led_i_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.589    
                         arrival time                           1.774    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 gen_led_drive[0].db_button_d_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            gen_led_drive[0].led_i_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.281ns  (logic 0.227ns (80.665%)  route 0.054ns (19.335%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=120, routed)         0.591     1.469    i_clk_IBUF_BUFG
    SLICE_X43Y37         FDRE                                         r  gen_led_drive[0].db_button_d_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y37         FDRE (Prop_fdre_C_Q)         0.128     1.597 r  gen_led_drive[0].db_button_d_reg[0]/Q
                         net (fo=1, routed)           0.054     1.651    gen_debounce[0].inst_debounce/gen_led_drive[0].led_i_reg[0]
    SLICE_X43Y37         LUT3 (Prop_lut3_I1_O)        0.099     1.750 r  gen_debounce[0].inst_debounce/gen_led_drive[0].led_i[0]_i_1/O
                         net (fo=1, routed)           0.000     1.750    gen_debounce[0].inst_debounce_n_1
    SLICE_X43Y37         FDRE                                         r  gen_led_drive[0].led_i_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=120, routed)         0.859     1.984    i_clk_IBUF_BUFG
    SLICE_X43Y37         FDRE                                         r  gen_led_drive[0].led_i_reg[0]/C
                         clock pessimism             -0.515     1.469    
    SLICE_X43Y37         FDRE (Hold_fdre_C_D)         0.091     1.560    gen_led_drive[0].led_i_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.560    
                         arrival time                           1.750    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 gen_led_drive[3].db_button_d_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            gen_led_drive[3].led_i_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.281ns  (logic 0.227ns (80.665%)  route 0.054ns (19.335%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=120, routed)         0.588     1.466    i_clk_IBUF_BUFG
    SLICE_X41Y55         FDRE                                         r  gen_led_drive[3].db_button_d_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y55         FDRE (Prop_fdre_C_Q)         0.128     1.594 r  gen_led_drive[3].db_button_d_reg[3]/Q
                         net (fo=1, routed)           0.054     1.648    gen_debounce[3].inst_debounce/p_0_in
    SLICE_X41Y55         LUT3 (Prop_lut3_I1_O)        0.099     1.747 r  gen_debounce[3].inst_debounce/gen_led_drive[3].led_i[3]_i_1/O
                         net (fo=1, routed)           0.000     1.747    gen_debounce[3].inst_debounce_n_1
    SLICE_X41Y55         FDRE                                         r  gen_led_drive[3].led_i_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=120, routed)         0.858     1.983    i_clk_IBUF_BUFG
    SLICE_X41Y55         FDRE                                         r  gen_led_drive[3].led_i_reg[3]/C
                         clock pessimism             -0.517     1.466    
    SLICE_X41Y55         FDRE (Hold_fdre_C_D)         0.091     1.557    gen_led_drive[3].led_i_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.557    
                         arrival time                           1.747    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.200ns  (arrival time - required time)
  Source:                 button_dm1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            button_dm2_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.164ns (59.853%)  route 0.110ns (40.147%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=120, routed)         0.594     1.472    i_clk_IBUF_BUFG
    SLICE_X42Y43         FDRE                                         r  button_dm1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y43         FDRE (Prop_fdre_C_Q)         0.164     1.636 r  button_dm1_reg[0]/Q
                         net (fo=1, routed)           0.110     1.746    button_dm1[0]
    SLICE_X42Y42         FDRE                                         r  button_dm2_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=120, routed)         0.862     1.987    i_clk_IBUF_BUFG
    SLICE_X42Y42         FDRE                                         r  button_dm2_reg[0]/C
                         clock pessimism             -0.500     1.487    
    SLICE_X42Y42         FDRE (Hold_fdre_C_D)         0.059     1.546    button_dm2_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.546    
                         arrival time                           1.746    
  -------------------------------------------------------------------
                         slack                                  0.200    

Slack (MET) :             0.211ns  (arrival time - required time)
  Source:                 gen_debounce[2].inst_debounce/debounce_val_i_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            gen_led_drive[2].led_i_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.246ns (74.207%)  route 0.086ns (25.793%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=120, routed)         0.588     1.466    gen_debounce[2].inst_debounce/i_clk_IBUF_BUFG
    SLICE_X42Y56         FDRE                                         r  gen_debounce[2].inst_debounce/debounce_val_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y56         FDRE (Prop_fdre_C_Q)         0.148     1.614 r  gen_debounce[2].inst_debounce/debounce_val_i_reg/Q
                         net (fo=5, routed)           0.086     1.700    gen_debounce[2].inst_debounce/db_button_2
    SLICE_X42Y56         LUT3 (Prop_lut3_I0_O)        0.098     1.798 r  gen_debounce[2].inst_debounce/gen_led_drive[2].led_i[2]_i_1/O
                         net (fo=1, routed)           0.000     1.798    gen_debounce[2].inst_debounce_n_1
    SLICE_X42Y56         FDRE                                         r  gen_led_drive[2].led_i_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=120, routed)         0.858     1.983    i_clk_IBUF_BUFG
    SLICE_X42Y56         FDRE                                         r  gen_led_drive[2].led_i_reg[2]/C
                         clock pessimism             -0.517     1.466    
    SLICE_X42Y56         FDRE (Hold_fdre_C_D)         0.121     1.587    gen_led_drive[2].led_i_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.587    
                         arrival time                           1.798    
  -------------------------------------------------------------------
                         slack                                  0.211    

Slack (MET) :             0.232ns  (arrival time - required time)
  Source:                 gen_debounce[3].inst_debounce/debounce_upd_i_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            gen_debounce[3].inst_debounce/debounce_val_i_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.183ns (53.966%)  route 0.156ns (46.034%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=120, routed)         0.588     1.466    gen_debounce[3].inst_debounce/i_clk_IBUF_BUFG
    SLICE_X41Y56         FDRE                                         r  gen_debounce[3].inst_debounce/debounce_upd_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y56         FDRE (Prop_fdre_C_Q)         0.141     1.607 r  gen_debounce[3].inst_debounce/debounce_upd_i_reg/Q
                         net (fo=1, routed)           0.156     1.763    gen_debounce[3].inst_debounce/debounce_upd_i_reg_n_0
    SLICE_X41Y56         LUT3 (Prop_lut3_I1_O)        0.042     1.805 r  gen_debounce[3].inst_debounce/debounce_val_i_i_1__2/O
                         net (fo=1, routed)           0.000     1.805    gen_debounce[3].inst_debounce/debounce_val_i_i_1__2_n_0
    SLICE_X41Y56         FDRE                                         r  gen_debounce[3].inst_debounce/debounce_val_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=120, routed)         0.858     1.983    gen_debounce[3].inst_debounce/i_clk_IBUF_BUFG
    SLICE_X41Y56         FDRE                                         r  gen_debounce[3].inst_debounce/debounce_val_i_reg/C
                         clock pessimism             -0.517     1.466    
    SLICE_X41Y56         FDRE (Hold_fdre_C_D)         0.107     1.573    gen_debounce[3].inst_debounce/debounce_val_i_reg
  -------------------------------------------------------------------
                         required time                         -1.573    
                         arrival time                           1.805    
  -------------------------------------------------------------------
                         slack                                  0.232    

Slack (MET) :             0.238ns  (arrival time - required time)
  Source:                 button_dm1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            button_dm2_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.321ns  (logic 0.164ns (51.109%)  route 0.157ns (48.891%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=120, routed)         0.587     1.465    i_clk_IBUF_BUFG
    SLICE_X42Y57         FDRE                                         r  button_dm1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y57         FDRE (Prop_fdre_C_Q)         0.164     1.629 r  button_dm1_reg[3]/Q
                         net (fo=1, routed)           0.157     1.786    button_dm1[3]
    SLICE_X41Y56         FDRE                                         r  button_dm2_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=120, routed)         0.858     1.983    i_clk_IBUF_BUFG
    SLICE_X41Y56         FDRE                                         r  button_dm2_reg[3]/C
                         clock pessimism             -0.501     1.482    
    SLICE_X41Y56         FDRE (Hold_fdre_C_D)         0.066     1.548    button_dm2_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.548    
                         arrival time                           1.786    
  -------------------------------------------------------------------
                         slack                                  0.238    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 gen_debounce[1].inst_debounce/count_i_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            gen_debounce[1].inst_debounce/count_i_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.464ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=120, routed)         0.586     1.464    gen_debounce[1].inst_debounce/i_clk_IBUF_BUFG
    SLICE_X42Y30         FDRE                                         r  gen_debounce[1].inst_debounce/count_i_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y30         FDRE (Prop_fdre_C_Q)         0.164     1.628 r  gen_debounce[1].inst_debounce/count_i_reg[2]/Q
                         net (fo=1, routed)           0.114     1.742    gen_debounce[1].inst_debounce/count_i_reg_n_0_[2]
    SLICE_X42Y30         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.852 r  gen_debounce[1].inst_debounce/count_i_reg[0]_i_2__0/O[2]
                         net (fo=1, routed)           0.000     1.852    gen_debounce[1].inst_debounce/count_i_reg[0]_i_2__0_n_5
    SLICE_X42Y30         FDRE                                         r  gen_debounce[1].inst_debounce/count_i_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=120, routed)         0.853     1.978    gen_debounce[1].inst_debounce/i_clk_IBUF_BUFG
    SLICE_X42Y30         FDRE                                         r  gen_debounce[1].inst_debounce/count_i_reg[2]/C
                         clock pessimism             -0.514     1.464    
    SLICE_X42Y30         FDRE (Hold_fdre_C_D)         0.134     1.598    gen_debounce[1].inst_debounce/count_i_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.598    
                         arrival time                           1.852    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 gen_debounce[2].inst_debounce/count_i_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            gen_debounce[2].inst_debounce/count_i_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.467ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=120, routed)         0.589     1.467    gen_debounce[2].inst_debounce/i_clk_IBUF_BUFG
    SLICE_X42Y50         FDRE                                         r  gen_debounce[2].inst_debounce/count_i_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y50         FDRE (Prop_fdre_C_Q)         0.164     1.631 r  gen_debounce[2].inst_debounce/count_i_reg[2]/Q
                         net (fo=1, routed)           0.114     1.745    gen_debounce[2].inst_debounce/count_i_reg_n_0_[2]
    SLICE_X42Y50         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.855 r  gen_debounce[2].inst_debounce/count_i_reg[0]_i_2__1/O[2]
                         net (fo=1, routed)           0.000     1.855    gen_debounce[2].inst_debounce/count_i_reg[0]_i_2__1_n_5
    SLICE_X42Y50         FDRE                                         r  gen_debounce[2].inst_debounce/count_i_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=120, routed)         0.859     1.984    gen_debounce[2].inst_debounce/i_clk_IBUF_BUFG
    SLICE_X42Y50         FDRE                                         r  gen_debounce[2].inst_debounce/count_i_reg[2]/C
                         clock pessimism             -0.517     1.467    
    SLICE_X42Y50         FDRE (Hold_fdre_C_D)         0.134     1.601    gen_debounce[2].inst_debounce/count_i_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.601    
                         arrival time                           1.855    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 gen_debounce[1].inst_debounce/count_i_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            gen_debounce[1].inst_debounce/count_i_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.274ns (68.589%)  route 0.125ns (31.411%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=120, routed)         0.590     1.468    gen_debounce[1].inst_debounce/i_clk_IBUF_BUFG
    SLICE_X42Y34         FDRE                                         r  gen_debounce[1].inst_debounce/count_i_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y34         FDRE (Prop_fdre_C_Q)         0.164     1.632 r  gen_debounce[1].inst_debounce/count_i_reg[18]/Q
                         net (fo=3, routed)           0.125     1.757    gen_debounce[1].inst_debounce/count_i_reg[18]
    SLICE_X42Y34         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.867 r  gen_debounce[1].inst_debounce/count_i_reg[16]_i_1__0/O[2]
                         net (fo=1, routed)           0.000     1.867    gen_debounce[1].inst_debounce/count_i_reg[16]_i_1__0_n_5
    SLICE_X42Y34         FDRE                                         r  gen_debounce[1].inst_debounce/count_i_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=120, routed)         0.857     1.982    gen_debounce[1].inst_debounce/i_clk_IBUF_BUFG
    SLICE_X42Y34         FDRE                                         r  gen_debounce[1].inst_debounce/count_i_reg[18]/C
                         clock pessimism             -0.514     1.468    
    SLICE_X42Y34         FDRE (Hold_fdre_C_D)         0.134     1.602    gen_debounce[1].inst_debounce/count_i_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.602    
                         arrival time                           1.867    
  -------------------------------------------------------------------
                         slack                                  0.265    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { i_clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         8.000       5.845      BUFGCTRL_X0Y16  i_clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X42Y43    button_dm1_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X42Y41    button_dm1_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X42Y61    button_dm1_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X42Y57    button_dm1_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X42Y42    button_dm2_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X42Y41    button_dm2_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X42Y61    button_dm2_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X41Y56    button_dm2_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X43Y37    gen_led_drive[0].db_button_d_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X42Y43    button_dm1_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X42Y43    button_dm1_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X42Y41    button_dm1_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X42Y41    button_dm1_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X42Y61    button_dm1_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X42Y61    button_dm1_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X42Y57    button_dm1_reg[3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X42Y57    button_dm1_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X42Y42    button_dm2_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X42Y42    button_dm2_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X42Y43    button_dm1_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X42Y43    button_dm1_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X42Y41    button_dm1_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X42Y41    button_dm1_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X42Y61    button_dm1_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X42Y61    button_dm1_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X42Y57    button_dm1_reg[3]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X42Y57    button_dm1_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X42Y42    button_dm2_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X42Y42    button_dm2_reg[0]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay             4 Endpoints
Min Delay             4 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 gen_led_drive[1].led_i_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            o_led[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.774ns  (logic 4.090ns (70.834%)  route 1.684ns (29.166%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=120, routed)         1.753     5.387    i_clk_IBUF_BUFG
    SLICE_X42Y37         FDRE                                         r  gen_led_drive[1].led_i_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y37         FDRE (Prop_fdre_C_Q)         0.518     5.905 r  gen_led_drive[1].led_i_reg[1]/Q
                         net (fo=2, routed)           1.684     7.589    o_led_OBUF[1]
    P14                  OBUF (Prop_obuf_I_O)         3.572    11.162 r  o_led_OBUF[1]_inst/O
                         net (fo=0)                   0.000    11.162    o_led[1]
    P14                                                               r  o_led[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 gen_led_drive[2].led_i_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            o_led[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.726ns  (logic 4.047ns (70.679%)  route 1.679ns (29.321%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=120, routed)         1.740     5.374    i_clk_IBUF_BUFG
    SLICE_X42Y56         FDRE                                         r  gen_led_drive[2].led_i_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y56         FDRE (Prop_fdre_C_Q)         0.518     5.892 r  gen_led_drive[2].led_i_reg[2]/Q
                         net (fo=2, routed)           1.679     7.571    o_led_OBUF[2]
    N16                  OBUF (Prop_obuf_I_O)         3.529    11.100 r  o_led_OBUF[2]_inst/O
                         net (fo=0)                   0.000    11.100    o_led[2]
    N16                                                               r  o_led[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 gen_led_drive[0].led_i_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            o_led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.700ns  (logic 4.023ns (70.588%)  route 1.676ns (29.412%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=120, routed)         1.753     5.387    i_clk_IBUF_BUFG
    SLICE_X43Y37         FDRE                                         r  gen_led_drive[0].led_i_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y37         FDRE (Prop_fdre_C_Q)         0.456     5.843 r  gen_led_drive[0].led_i_reg[0]/Q
                         net (fo=2, routed)           1.676     7.520    o_led_OBUF[0]
    R14                  OBUF (Prop_obuf_I_O)         3.567    11.087 r  o_led_OBUF[0]_inst/O
                         net (fo=0)                   0.000    11.087    o_led[0]
    R14                                                               r  o_led[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 gen_led_drive[3].led_i_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            o_led[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.692ns  (logic 3.987ns (70.048%)  route 1.705ns (29.952%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=120, routed)         1.740     5.374    i_clk_IBUF_BUFG
    SLICE_X41Y55         FDRE                                         r  gen_led_drive[3].led_i_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y55         FDRE (Prop_fdre_C_Q)         0.456     5.830 r  gen_led_drive[3].led_i_reg[3]/Q
                         net (fo=2, routed)           1.705     7.535    o_led_OBUF[3]
    M14                  OBUF (Prop_obuf_I_O)         3.531    11.066 r  o_led_OBUF[3]_inst/O
                         net (fo=0)                   0.000    11.066    o_led[3]
    M14                                                               r  o_led[3] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 gen_led_drive[3].led_i_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            o_led[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.728ns  (logic 1.373ns (79.462%)  route 0.355ns (20.539%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=120, routed)         0.588     1.466    i_clk_IBUF_BUFG
    SLICE_X41Y55         FDRE                                         r  gen_led_drive[3].led_i_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y55         FDRE (Prop_fdre_C_Q)         0.141     1.607 r  gen_led_drive[3].led_i_reg[3]/Q
                         net (fo=2, routed)           0.355     1.962    o_led_OBUF[3]
    M14                  OBUF (Prop_obuf_I_O)         1.232     3.194 r  o_led_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.194    o_led[3]
    M14                                                               r  o_led[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 gen_led_drive[2].led_i_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            o_led[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.742ns  (logic 1.394ns (80.028%)  route 0.348ns (19.972%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=120, routed)         0.588     1.466    i_clk_IBUF_BUFG
    SLICE_X42Y56         FDRE                                         r  gen_led_drive[2].led_i_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y56         FDRE (Prop_fdre_C_Q)         0.164     1.630 r  gen_led_drive[2].led_i_reg[2]/Q
                         net (fo=2, routed)           0.348     1.978    o_led_OBUF[2]
    N16                  OBUF (Prop_obuf_I_O)         1.230     3.208 r  o_led_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.208    o_led[2]
    N16                                                               r  o_led[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 gen_led_drive[0].led_i_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            o_led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.752ns  (logic 1.409ns (80.401%)  route 0.343ns (19.599%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=120, routed)         0.591     1.469    i_clk_IBUF_BUFG
    SLICE_X43Y37         FDRE                                         r  gen_led_drive[0].led_i_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y37         FDRE (Prop_fdre_C_Q)         0.141     1.610 r  gen_led_drive[0].led_i_reg[0]/Q
                         net (fo=2, routed)           0.343     1.953    o_led_OBUF[0]
    R14                  OBUF (Prop_obuf_I_O)         1.268     3.221 r  o_led_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.221    o_led[0]
    R14                                                               r  o_led[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 gen_led_drive[1].led_i_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            o_led[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.776ns  (logic 1.437ns (80.902%)  route 0.339ns (19.098%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=120, routed)         0.591     1.469    i_clk_IBUF_BUFG
    SLICE_X42Y37         FDRE                                         r  gen_led_drive[1].led_i_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y37         FDRE (Prop_fdre_C_Q)         0.164     1.633 r  gen_led_drive[1].led_i_reg[1]/Q
                         net (fo=2, routed)           0.339     1.972    o_led_OBUF[1]
    P14                  OBUF (Prop_obuf_I_O)         1.273     3.245 r  o_led_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.245    o_led[1]
    P14                                                               r  o_led[1] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay             4 Endpoints
Min Delay             4 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 i_button[0]
                            (input port)
  Destination:            button_dm1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.046ns  (logic 1.477ns (36.511%)  route 2.569ns (63.489%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.937ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.937ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D19                                               0.000     0.000 r  i_button[0] (IN)
                         net (fo=0)                   0.000     0.000    i_button[0]
    D19                  IBUF (Prop_ibuf_I_O)         1.477     1.477 r  i_button_IBUF[0]_inst/O
                         net (fo=1, routed)           2.569     4.046    i_button_IBUF[0]
    SLICE_X42Y43         FDRE                                         r  button_dm1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387     1.387 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.880     3.267    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.358 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=120, routed)         1.579     4.937    i_clk_IBUF_BUFG
    SLICE_X42Y43         FDRE                                         r  button_dm1_reg[0]/C

Slack:                    inf
  Source:                 i_button[1]
                            (input port)
  Destination:            button_dm1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.759ns  (logic 1.475ns (39.237%)  route 2.284ns (60.763%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.936ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.936ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D20                                               0.000     0.000 r  i_button[1] (IN)
                         net (fo=0)                   0.000     0.000    i_button[1]
    D20                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_button_IBUF[1]_inst/O
                         net (fo=1, routed)           2.284     3.759    i_button_IBUF[1]
    SLICE_X42Y41         FDRE                                         r  button_dm1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387     1.387 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.880     3.267    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.358 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=120, routed)         1.578     4.936    i_clk_IBUF_BUFG
    SLICE_X42Y41         FDRE                                         r  button_dm1_reg[1]/C

Slack:                    inf
  Source:                 i_button[3]
                            (input port)
  Destination:            button_dm1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.257ns  (logic 1.509ns (46.342%)  route 1.748ns (53.658%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.920ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.920ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L19                                               0.000     0.000 r  i_button[3] (IN)
                         net (fo=0)                   0.000     0.000    i_button[3]
    L19                  IBUF (Prop_ibuf_I_O)         1.509     1.509 r  i_button_IBUF[3]_inst/O
                         net (fo=1, routed)           1.748     3.257    i_button_IBUF[3]
    SLICE_X42Y57         FDRE                                         r  button_dm1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387     1.387 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.880     3.267    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.358 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=120, routed)         1.562     4.920    i_clk_IBUF_BUFG
    SLICE_X42Y57         FDRE                                         r  button_dm1_reg[3]/C

Slack:                    inf
  Source:                 i_button[2]
                            (input port)
  Destination:            button_dm1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.056ns  (logic 1.511ns (49.447%)  route 1.545ns (50.553%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.918ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.918ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L20                                               0.000     0.000 r  i_button[2] (IN)
                         net (fo=0)                   0.000     0.000    i_button[2]
    L20                  IBUF (Prop_ibuf_I_O)         1.511     1.511 r  i_button_IBUF[2]_inst/O
                         net (fo=1, routed)           1.545     3.056    i_button_IBUF[2]
    SLICE_X42Y61         FDRE                                         r  button_dm1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387     1.387 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.880     3.267    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.358 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=120, routed)         1.560     4.918    i_clk_IBUF_BUFG
    SLICE_X42Y61         FDRE                                         r  button_dm1_reg[2]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 i_button[2]
                            (input port)
  Destination:            button_dm1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.920ns  (logic 0.279ns (30.266%)  route 0.642ns (69.734%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.981ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L20                                               0.000     0.000 r  i_button[2] (IN)
                         net (fo=0)                   0.000     0.000    i_button[2]
    L20                  IBUF (Prop_ibuf_I_O)         0.279     0.279 r  i_button_IBUF[2]_inst/O
                         net (fo=1, routed)           0.642     0.920    i_button_IBUF[2]
    SLICE_X42Y61         FDRE                                         r  button_dm1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=120, routed)         0.856     1.981    i_clk_IBUF_BUFG
    SLICE_X42Y61         FDRE                                         r  button_dm1_reg[2]/C

Slack:                    inf
  Source:                 i_button[3]
                            (input port)
  Destination:            button_dm1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.999ns  (logic 0.277ns (27.702%)  route 0.723ns (72.298%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.982ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L19                                               0.000     0.000 r  i_button[3] (IN)
                         net (fo=0)                   0.000     0.000    i_button[3]
    L19                  IBUF (Prop_ibuf_I_O)         0.277     0.277 r  i_button_IBUF[3]_inst/O
                         net (fo=1, routed)           0.723     0.999    i_button_IBUF[3]
    SLICE_X42Y57         FDRE                                         r  button_dm1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=120, routed)         0.857     1.982    i_clk_IBUF_BUFG
    SLICE_X42Y57         FDRE                                         r  button_dm1_reg[3]/C

Slack:                    inf
  Source:                 i_button[1]
                            (input port)
  Destination:            button_dm1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.165ns  (logic 0.243ns (20.850%)  route 0.922ns (79.150%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.987ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D20                                               0.000     0.000 r  i_button[1] (IN)
                         net (fo=0)                   0.000     0.000    i_button[1]
    D20                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  i_button_IBUF[1]_inst/O
                         net (fo=1, routed)           0.922     1.165    i_button_IBUF[1]
    SLICE_X42Y41         FDRE                                         r  button_dm1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=120, routed)         0.862     1.987    i_clk_IBUF_BUFG
    SLICE_X42Y41         FDRE                                         r  button_dm1_reg[1]/C

Slack:                    inf
  Source:                 i_button[0]
                            (input port)
  Destination:            button_dm1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.313ns  (logic 0.245ns (18.666%)  route 1.068ns (81.334%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.988ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D19                                               0.000     0.000 r  i_button[0] (IN)
                         net (fo=0)                   0.000     0.000    i_button[0]
    D19                  IBUF (Prop_ibuf_I_O)         0.245     0.245 r  i_button_IBUF[0]_inst/O
                         net (fo=1, routed)           1.068     1.313    i_button_IBUF[0]
    SLICE_X42Y43         FDRE                                         r  button_dm1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=120, routed)         0.863     1.988    i_clk_IBUF_BUFG
    SLICE_X42Y43         FDRE                                         r  button_dm1_reg[0]/C





