// Seed: 3590144377
module module_0 (
    output supply1 id_0,
    input wand id_1,
    input wor id_2,
    input tri1 id_3,
    output uwire id_4,
    input wand id_5,
    input tri1 id_6,
    output wor id_7,
    input supply0 id_8,
    output wand id_9,
    input wor id_10,
    output tri id_11
);
  uwire id_13 = id_8 == 1, id_14;
endmodule
module module_1 (
    output supply1 id_0,
    output logic id_1,
    input wand id_2,
    output supply1 id_3,
    input logic id_4
);
  always @(1 or negedge id_4 << 1) id_1 = #1 id_4;
  wire id_6;
  wire id_7;
  wire id_8;
  module_0(
      id_0, id_2, id_2, id_2, id_3, id_2, id_2, id_3, id_2, id_3, id_2, id_0
  );
  assign id_6 = id_6;
endmodule
