

================================================================
== Vitis HLS Report for 'Crypto1_Pipeline_WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP'
================================================================
* Date:           Thu Mar 27 00:01:16 2025

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        Crypto
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  8.00 ns|  4.985 ns|     2.16 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     4098|     4098|  32.784 us|  32.784 us|  4098|  4098|       no|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                           |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |                 Loop Name                 |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP  |     4096|     4096|         2|          1|          1|  4096|       yes|
        +-------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    107|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|     86|    -|
|Register         |        -|    -|      92|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|      92|    193|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |add_ln76_2_fu_262_p2              |         +|   0|  0|  14|          13|           1|
    |add_ln76_fu_274_p2                |         +|   0|  0|  14|           7|           1|
    |add_ln78_fu_320_p2                |         +|   0|  0|  14|           7|           1|
    |add_ln80_2_fu_339_p2              |         +|   0|  0|  13|          10|          10|
    |ap_block_pp0_stage0_11001         |       and|   0|  0|   2|           1|           1|
    |ap_block_state1_pp0_stage0_iter0  |       and|   0|  0|   2|           1|           1|
    |icmp_ln76_fu_256_p2               |      icmp|   0|  0|  17|          13|          14|
    |icmp_ln78_fu_280_p2               |      icmp|   0|  0|  15|           7|           8|
    |select_ln76_1_fu_294_p3           |    select|   0|  0|   7|           1|           7|
    |select_ln76_fu_286_p3             |    select|   0|  0|   7|           1|           1|
    |ap_enable_pp0                     |       xor|   0|  0|   2|           1|           2|
    +----------------------------------+----------+----+---+----+------------+------------+
    |Total                             |          |   0|  0| 107|          62|          47|
    +----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------------------+----+-----------+-----+-----------+
    |                 Name                 | LUT| Input Size| Bits| Total Bits|
    +--------------------------------------+----+-----------+-----+-----------+
    |DataInStream_TDATA_blk_n              |   9|          2|    1|          2|
    |ap_done_int                           |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1               |   9|          2|    1|          2|
    |ap_sig_allocacmp_indvar_flatten_load  |   9|          2|   13|         26|
    |ap_sig_allocacmp_j_load               |   9|          2|    7|         14|
    |ap_sig_allocacmp_k_load               |  14|          3|    7|         21|
    |indvar_flatten_fu_108                 |   9|          2|   13|         26|
    |j_fu_104                              |   9|          2|    7|         14|
    |k_fu_100                              |   9|          2|    7|         14|
    +--------------------------------------+----+-----------+-----+-----------+
    |Total                                 |  86|         19|   57|        121|
    +--------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------+----+----+-----+-----------+
    |            Name            | FF | LUT| Bits| Const Bits|
    +----------------------------+----+----+-----+-----------+
    |DataStreamReg_data_reg_410  |  32|   0|   32|          0|
    |add_ln78_reg_422            |   7|   0|    7|          0|
    |ap_CS_fsm                   |   1|   0|    1|          0|
    |ap_done_reg                 |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1     |   1|   0|    1|          0|
    |empty_480_reg_401           |   3|   0|    3|          0|
    |empty_reg_388               |  10|   0|   10|          0|
    |indvar_flatten_fu_108       |  13|   0|   13|          0|
    |j_fu_104                    |   7|   0|    7|          0|
    |k_fu_100                    |   7|   0|    7|          0|
    |select_ln76_1_reg_396       |   7|   0|    7|          0|
    |trunc_ln_reg_406            |   3|   0|    3|          0|
    +----------------------------+----+----+-----+-----------+
    |Total                       |  92|   0|   92|          0|
    +----------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------+-----+-----+------------+----------------------------------------------------------+--------------+
|      RTL Ports      | Dir | Bits|  Protocol  |                       Source Object                      |    C Type    |
+---------------------+-----+-----+------------+----------------------------------------------------------+--------------+
|ap_clk               |   in|    1|  ap_ctrl_hs|  Crypto1_Pipeline_WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP|  return value|
|ap_rst               |   in|    1|  ap_ctrl_hs|  Crypto1_Pipeline_WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP|  return value|
|ap_start             |   in|    1|  ap_ctrl_hs|  Crypto1_Pipeline_WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP|  return value|
|ap_done              |  out|    1|  ap_ctrl_hs|  Crypto1_Pipeline_WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP|  return value|
|ap_idle              |  out|    1|  ap_ctrl_hs|  Crypto1_Pipeline_WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP|  return value|
|ap_ready             |  out|    1|  ap_ctrl_hs|  Crypto1_Pipeline_WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP|  return value|
|DataInStream_TVALID  |   in|    1|        axis|                                     DataInStream_V_data_V|       pointer|
|DataInStream_TDATA   |   in|   32|        axis|                                     DataInStream_V_data_V|       pointer|
|sub_ln80             |   in|   41|     ap_none|                                                  sub_ln80|        scalar|
|DataRAM_address0     |  out|   13|   ap_memory|                                                   DataRAM|         array|
|DataRAM_ce0          |  out|    1|   ap_memory|                                                   DataRAM|         array|
|DataRAM_we0          |  out|    1|   ap_memory|                                                   DataRAM|         array|
|DataRAM_d0           |  out|   32|   ap_memory|                                                   DataRAM|         array|
|DataRAM_1_address0   |  out|   13|   ap_memory|                                                 DataRAM_1|         array|
|DataRAM_1_ce0        |  out|    1|   ap_memory|                                                 DataRAM_1|         array|
|DataRAM_1_we0        |  out|    1|   ap_memory|                                                 DataRAM_1|         array|
|DataRAM_1_d0         |  out|   32|   ap_memory|                                                 DataRAM_1|         array|
|DataRAM_2_address0   |  out|   13|   ap_memory|                                                 DataRAM_2|         array|
|DataRAM_2_ce0        |  out|    1|   ap_memory|                                                 DataRAM_2|         array|
|DataRAM_2_we0        |  out|    1|   ap_memory|                                                 DataRAM_2|         array|
|DataRAM_2_d0         |  out|   32|   ap_memory|                                                 DataRAM_2|         array|
|DataRAM_3_address0   |  out|   13|   ap_memory|                                                 DataRAM_3|         array|
|DataRAM_3_ce0        |  out|    1|   ap_memory|                                                 DataRAM_3|         array|
|DataRAM_3_we0        |  out|    1|   ap_memory|                                                 DataRAM_3|         array|
|DataRAM_3_d0         |  out|   32|   ap_memory|                                                 DataRAM_3|         array|
|DataRAM_4_address0   |  out|   13|   ap_memory|                                                 DataRAM_4|         array|
|DataRAM_4_ce0        |  out|    1|   ap_memory|                                                 DataRAM_4|         array|
|DataRAM_4_we0        |  out|    1|   ap_memory|                                                 DataRAM_4|         array|
|DataRAM_4_d0         |  out|   32|   ap_memory|                                                 DataRAM_4|         array|
|DataRAM_5_address0   |  out|   13|   ap_memory|                                                 DataRAM_5|         array|
|DataRAM_5_ce0        |  out|    1|   ap_memory|                                                 DataRAM_5|         array|
|DataRAM_5_we0        |  out|    1|   ap_memory|                                                 DataRAM_5|         array|
|DataRAM_5_d0         |  out|   32|   ap_memory|                                                 DataRAM_5|         array|
|DataRAM_6_address0   |  out|   13|   ap_memory|                                                 DataRAM_6|         array|
|DataRAM_6_ce0        |  out|    1|   ap_memory|                                                 DataRAM_6|         array|
|DataRAM_6_we0        |  out|    1|   ap_memory|                                                 DataRAM_6|         array|
|DataRAM_6_d0         |  out|   32|   ap_memory|                                                 DataRAM_6|         array|
|DataRAM_7_address0   |  out|   13|   ap_memory|                                                 DataRAM_7|         array|
|DataRAM_7_ce0        |  out|    1|   ap_memory|                                                 DataRAM_7|         array|
|DataRAM_7_we0        |  out|    1|   ap_memory|                                                 DataRAM_7|         array|
|DataRAM_7_d0         |  out|   32|   ap_memory|                                                 DataRAM_7|         array|
|DataInStream_TREADY  |  out|    1|        axis|                                     DataInStream_V_last_V|       pointer|
|DataInStream_TLAST   |   in|    1|        axis|                                     DataInStream_V_last_V|       pointer|
|DataInStream_TKEEP   |   in|    4|        axis|                                     DataInStream_V_keep_V|       pointer|
|DataInStream_TSTRB   |   in|    4|        axis|                                     DataInStream_V_strb_V|       pointer|
+---------------------+-----+-----+------------+----------------------------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 4.73>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%k = alloca i32 1"   --->   Operation 5 'alloca' 'k' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%j = alloca i32 1"   --->   Operation 6 'alloca' 'j' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%indvar_flatten = alloca i32 1"   --->   Operation 7 'alloca' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%sub_ln80_read = read i41 @_ssdm_op_Read.ap_auto.i41, i41 %sub_ln80"   --->   Operation 8 'read' 'sub_ln80_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%empty = trunc i41 %sub_ln80_read"   --->   Operation 9 'trunc' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%specaxissidechannel_ln0 = specaxissidechannel void @_ssdm_op_SpecAXISSideChannel, i32 %DataInStream_V_data_V, i4 %DataInStream_V_keep_V, i4 %DataInStream_V_strb_V, i1 0, i1 %DataInStream_V_last_V, i1 0, i1 0, void @empty_39"   --->   Operation 10 'specaxissidechannel' 'specaxissidechannel_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %DataInStream_V_last_V, void @empty_18, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_36, void @empty_36, void @empty_36, i32 0, i32 0, i32 0, i32 0, void @empty_36, void @empty_36, i32 4294967295, i32 0"   --->   Operation 11 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i4 %DataInStream_V_strb_V, void @empty_18, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_36, void @empty_36, void @empty_36, i32 0, i32 0, i32 0, i32 0, void @empty_36, void @empty_36, i32 4294967295, i32 0"   --->   Operation 12 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i4 %DataInStream_V_keep_V, void @empty_18, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_36, void @empty_36, void @empty_36, i32 0, i32 0, i32 0, i32 0, void @empty_36, void @empty_36, i32 4294967295, i32 0"   --->   Operation 13 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %DataInStream_V_data_V, void @empty_18, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_36, void @empty_36, void @empty_36, i32 0, i32 0, i32 0, i32 0, void @empty_36, void @empty_36, i32 4294967295, i32 0"   --->   Operation 14 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (1.58ns)   --->   "%store_ln0 = store i13 0, i13 %indvar_flatten"   --->   Operation 15 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 16 [1/1] (1.58ns)   --->   "%store_ln0 = store i7 0, i7 %j"   --->   Operation 16 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 17 [1/1] (1.58ns)   --->   "%store_ln0 = store i7 0, i7 %k"   --->   Operation 17 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc"   --->   Operation 18 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%indvar_flatten_load = load i13 %indvar_flatten" [Crypto1.cpp:76]   --->   Operation 19 'load' 'indvar_flatten_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 20 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (1.67ns)   --->   "%icmp_ln76 = icmp_eq  i13 %indvar_flatten_load, i13 4096" [Crypto1.cpp:76]   --->   Operation 21 'icmp' 'icmp_ln76' <Predicate = true> <Delay = 1.67> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 22 [1/1] (1.67ns)   --->   "%add_ln76_2 = add i13 %indvar_flatten_load, i13 1" [Crypto1.cpp:76]   --->   Operation 22 'add' 'add_ln76_2' <Predicate = true> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%br_ln76 = br i1 %icmp_ln76, void %for.inc101, void %for.inc.1.preheader.exitStub" [Crypto1.cpp:76]   --->   Operation 23 'br' 'br_ln76' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%k_load = load i7 %k" [Crypto1.cpp:78]   --->   Operation 24 'load' 'k_load' <Predicate = (!icmp_ln76)> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%j_load = load i7 %j" [Crypto1.cpp:76]   --->   Operation 25 'load' 'j_load' <Predicate = (!icmp_ln76)> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (1.87ns)   --->   "%add_ln76 = add i7 %j_load, i7 1" [Crypto1.cpp:76]   --->   Operation 26 'add' 'add_ln76' <Predicate = (!icmp_ln76)> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 27 [1/1] (1.87ns)   --->   "%icmp_ln78 = icmp_eq  i7 %k_load, i7 64" [Crypto1.cpp:78]   --->   Operation 27 'icmp' 'icmp_ln78' <Predicate = (!icmp_ln76)> <Delay = 1.87> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 28 [1/1] (0.99ns)   --->   "%select_ln76 = select i1 %icmp_ln78, i7 0, i7 %k_load" [Crypto1.cpp:76]   --->   Operation 28 'select' 'select_ln76' <Predicate = (!icmp_ln76)> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 29 [1/1] (0.99ns)   --->   "%select_ln76_1 = select i1 %icmp_ln78, i7 %add_ln76, i7 %j_load" [Crypto1.cpp:76]   --->   Operation 29 'select' 'select_ln76_1' <Predicate = (!icmp_ln76)> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%empty_480 = trunc i7 %select_ln76" [Crypto1.cpp:76]   --->   Operation 30 'trunc' 'empty_480' <Predicate = (!icmp_ln76)> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i3 @_ssdm_op_PartSelect.i3.i7.i32.i32, i7 %select_ln76, i32 3, i32 5" [Crypto1.cpp:79]   --->   Operation 31 'partselect' 'trunc_ln' <Predicate = (!icmp_ln76)> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%empty_481 = read i41 @_ssdm_op_Read.axis.volatile.i32P0A.i4P0A.i4P0A.i1P0A, i32 %DataInStream_V_data_V, i4 %DataInStream_V_keep_V, i4 %DataInStream_V_strb_V, i1 %DataInStream_V_last_V" [Crypto1.cpp:79]   --->   Operation 32 'read' 'empty_481' <Predicate = (!icmp_ln76)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%DataStreamReg_data = extractvalue i41 %empty_481" [Crypto1.cpp:79]   --->   Operation 33 'extractvalue' 'DataStreamReg_data' <Predicate = (!icmp_ln76)> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (1.87ns)   --->   "%switch_ln80 = switch i3 %trunc_ln, void %arrayidx10071.case.7, i3 0, void %arrayidx10071.case.0, i3 1, void %arrayidx10071.case.1, i3 2, void %arrayidx10071.case.2, i3 3, void %arrayidx10071.case.3, i3 4, void %arrayidx10071.case.4, i3 5, void %arrayidx10071.case.5, i3 6, void %arrayidx10071.case.6" [Crypto1.cpp:80]   --->   Operation 34 'switch' 'switch_ln80' <Predicate = (!icmp_ln76)> <Delay = 1.87>
ST_1 : Operation 35 [1/1] (1.87ns)   --->   "%add_ln78 = add i7 %select_ln76, i7 1" [Crypto1.cpp:78]   --->   Operation 35 'add' 'add_ln78' <Predicate = (!icmp_ln76)> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 36 [1/1] (1.58ns)   --->   "%store_ln78 = store i13 %add_ln76_2, i13 %indvar_flatten" [Crypto1.cpp:78]   --->   Operation 36 'store' 'store_ln78' <Predicate = (!icmp_ln76)> <Delay = 1.58>
ST_1 : Operation 37 [1/1] (1.58ns)   --->   "%store_ln78 = store i7 %select_ln76_1, i7 %j" [Crypto1.cpp:78]   --->   Operation 37 'store' 'store_ln78' <Predicate = (!icmp_ln76)> <Delay = 1.58>
ST_1 : Operation 72 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 72 'ret' 'ret_ln0' <Predicate = (icmp_ln76)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 4.98>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP_str"   --->   Operation 38 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 4096, i64 4096, i64 4096"   --->   Operation 39 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%select_ln76_1_cast = zext i7 %select_ln76_1" [Crypto1.cpp:76]   --->   Operation 40 'zext' 'select_ln76_1_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (1.73ns)   --->   "%add_ln80_2 = add i10 %empty, i10 %select_ln76_1_cast" [Crypto1.cpp:76]   --->   Operation 41 'add' 'add_ln80_2' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 42 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%specloopname_ln78 = specloopname void @_ssdm_op_SpecLoopName, void @empty_17" [Crypto1.cpp:78]   --->   Operation 43 'specloopname' 'specloopname_ln78' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%tmp_s = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i10.i3, i10 %add_ln80_2, i3 %empty_480" [Crypto1.cpp:80]   --->   Operation 44 'bitconcatenate' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%zext_ln80 = zext i13 %tmp_s" [Crypto1.cpp:80]   --->   Operation 45 'zext' 'zext_ln80' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%DataRAM_addr = getelementptr i32 %DataRAM, i64 0, i64 %zext_ln80" [Crypto1.cpp:80]   --->   Operation 46 'getelementptr' 'DataRAM_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%DataRAM_1_addr = getelementptr i32 %DataRAM_1, i64 0, i64 %zext_ln80" [Crypto1.cpp:80]   --->   Operation 47 'getelementptr' 'DataRAM_1_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%DataRAM_2_addr = getelementptr i32 %DataRAM_2, i64 0, i64 %zext_ln80" [Crypto1.cpp:80]   --->   Operation 48 'getelementptr' 'DataRAM_2_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%DataRAM_3_addr = getelementptr i32 %DataRAM_3, i64 0, i64 %zext_ln80" [Crypto1.cpp:80]   --->   Operation 49 'getelementptr' 'DataRAM_3_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "%DataRAM_4_addr = getelementptr i32 %DataRAM_4, i64 0, i64 %zext_ln80" [Crypto1.cpp:80]   --->   Operation 50 'getelementptr' 'DataRAM_4_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%DataRAM_5_addr = getelementptr i32 %DataRAM_5, i64 0, i64 %zext_ln80" [Crypto1.cpp:80]   --->   Operation 51 'getelementptr' 'DataRAM_5_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "%DataRAM_6_addr = getelementptr i32 %DataRAM_6, i64 0, i64 %zext_ln80" [Crypto1.cpp:80]   --->   Operation 52 'getelementptr' 'DataRAM_6_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "%DataRAM_7_addr = getelementptr i32 %DataRAM_7, i64 0, i64 %zext_ln80" [Crypto1.cpp:80]   --->   Operation 53 'getelementptr' 'DataRAM_7_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 54 [1/1] (3.25ns)   --->   "%store_ln80 = store i32 %DataStreamReg_data, i13 %DataRAM_6_addr" [Crypto1.cpp:80]   --->   Operation 54 'store' 'store_ln80' <Predicate = (trunc_ln == 6)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6144> <RAM>
ST_2 : Operation 55 [1/1] (0.00ns)   --->   "%br_ln80 = br void %arrayidx10071.exit" [Crypto1.cpp:80]   --->   Operation 55 'br' 'br_ln80' <Predicate = (trunc_ln == 6)> <Delay = 0.00>
ST_2 : Operation 56 [1/1] (3.25ns)   --->   "%store_ln80 = store i32 %DataStreamReg_data, i13 %DataRAM_5_addr" [Crypto1.cpp:80]   --->   Operation 56 'store' 'store_ln80' <Predicate = (trunc_ln == 5)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6144> <RAM>
ST_2 : Operation 57 [1/1] (0.00ns)   --->   "%br_ln80 = br void %arrayidx10071.exit" [Crypto1.cpp:80]   --->   Operation 57 'br' 'br_ln80' <Predicate = (trunc_ln == 5)> <Delay = 0.00>
ST_2 : Operation 58 [1/1] (3.25ns)   --->   "%store_ln80 = store i32 %DataStreamReg_data, i13 %DataRAM_4_addr" [Crypto1.cpp:80]   --->   Operation 58 'store' 'store_ln80' <Predicate = (trunc_ln == 4)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6144> <RAM>
ST_2 : Operation 59 [1/1] (0.00ns)   --->   "%br_ln80 = br void %arrayidx10071.exit" [Crypto1.cpp:80]   --->   Operation 59 'br' 'br_ln80' <Predicate = (trunc_ln == 4)> <Delay = 0.00>
ST_2 : Operation 60 [1/1] (3.25ns)   --->   "%store_ln80 = store i32 %DataStreamReg_data, i13 %DataRAM_3_addr" [Crypto1.cpp:80]   --->   Operation 60 'store' 'store_ln80' <Predicate = (trunc_ln == 3)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6144> <RAM>
ST_2 : Operation 61 [1/1] (0.00ns)   --->   "%br_ln80 = br void %arrayidx10071.exit" [Crypto1.cpp:80]   --->   Operation 61 'br' 'br_ln80' <Predicate = (trunc_ln == 3)> <Delay = 0.00>
ST_2 : Operation 62 [1/1] (3.25ns)   --->   "%store_ln80 = store i32 %DataStreamReg_data, i13 %DataRAM_2_addr" [Crypto1.cpp:80]   --->   Operation 62 'store' 'store_ln80' <Predicate = (trunc_ln == 2)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6144> <RAM>
ST_2 : Operation 63 [1/1] (0.00ns)   --->   "%br_ln80 = br void %arrayidx10071.exit" [Crypto1.cpp:80]   --->   Operation 63 'br' 'br_ln80' <Predicate = (trunc_ln == 2)> <Delay = 0.00>
ST_2 : Operation 64 [1/1] (3.25ns)   --->   "%store_ln80 = store i32 %DataStreamReg_data, i13 %DataRAM_1_addr" [Crypto1.cpp:80]   --->   Operation 64 'store' 'store_ln80' <Predicate = (trunc_ln == 1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6144> <RAM>
ST_2 : Operation 65 [1/1] (0.00ns)   --->   "%br_ln80 = br void %arrayidx10071.exit" [Crypto1.cpp:80]   --->   Operation 65 'br' 'br_ln80' <Predicate = (trunc_ln == 1)> <Delay = 0.00>
ST_2 : Operation 66 [1/1] (3.25ns)   --->   "%store_ln80 = store i32 %DataStreamReg_data, i13 %DataRAM_addr" [Crypto1.cpp:80]   --->   Operation 66 'store' 'store_ln80' <Predicate = (trunc_ln == 0)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6144> <RAM>
ST_2 : Operation 67 [1/1] (0.00ns)   --->   "%br_ln80 = br void %arrayidx10071.exit" [Crypto1.cpp:80]   --->   Operation 67 'br' 'br_ln80' <Predicate = (trunc_ln == 0)> <Delay = 0.00>
ST_2 : Operation 68 [1/1] (3.25ns)   --->   "%store_ln80 = store i32 %DataStreamReg_data, i13 %DataRAM_7_addr" [Crypto1.cpp:80]   --->   Operation 68 'store' 'store_ln80' <Predicate = (trunc_ln == 7)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6144> <RAM>
ST_2 : Operation 69 [1/1] (0.00ns)   --->   "%br_ln80 = br void %arrayidx10071.exit" [Crypto1.cpp:80]   --->   Operation 69 'br' 'br_ln80' <Predicate = (trunc_ln == 7)> <Delay = 0.00>
ST_2 : Operation 70 [1/1] (1.58ns)   --->   "%store_ln78 = store i7 %add_ln78, i7 %k" [Crypto1.cpp:78]   --->   Operation 70 'store' 'store_ln78' <Predicate = true> <Delay = 1.58>
ST_2 : Operation 71 [1/1] (0.00ns)   --->   "%br_ln78 = br void %for.inc" [Crypto1.cpp:78]   --->   Operation 71 'br' 'br_ln78' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ sub_ln80]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ DataRAM]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ DataRAM_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ DataRAM_2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ DataRAM_3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ DataRAM_4]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ DataRAM_5]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ DataRAM_6]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ DataRAM_7]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ DataInStream_V_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ DataInStream_V_keep_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ DataInStream_V_strb_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ DataInStream_V_last_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
k                       (alloca             ) [ 011]
j                       (alloca             ) [ 010]
indvar_flatten          (alloca             ) [ 010]
sub_ln80_read           (read               ) [ 000]
empty                   (trunc              ) [ 011]
specaxissidechannel_ln0 (specaxissidechannel) [ 000]
specinterface_ln0       (specinterface      ) [ 000]
specinterface_ln0       (specinterface      ) [ 000]
specinterface_ln0       (specinterface      ) [ 000]
specinterface_ln0       (specinterface      ) [ 000]
store_ln0               (store              ) [ 000]
store_ln0               (store              ) [ 000]
store_ln0               (store              ) [ 000]
br_ln0                  (br                 ) [ 000]
indvar_flatten_load     (load               ) [ 000]
specpipeline_ln0        (specpipeline       ) [ 000]
icmp_ln76               (icmp               ) [ 010]
add_ln76_2              (add                ) [ 000]
br_ln76                 (br                 ) [ 000]
k_load                  (load               ) [ 000]
j_load                  (load               ) [ 000]
add_ln76                (add                ) [ 000]
icmp_ln78               (icmp               ) [ 000]
select_ln76             (select             ) [ 000]
select_ln76_1           (select             ) [ 011]
empty_480               (trunc              ) [ 011]
trunc_ln                (partselect         ) [ 011]
empty_481               (read               ) [ 000]
DataStreamReg_data      (extractvalue       ) [ 011]
switch_ln80             (switch             ) [ 000]
add_ln78                (add                ) [ 011]
store_ln78              (store              ) [ 000]
store_ln78              (store              ) [ 000]
specloopname_ln0        (specloopname       ) [ 000]
speclooptripcount_ln0   (speclooptripcount  ) [ 000]
select_ln76_1_cast      (zext               ) [ 000]
add_ln80_2              (add                ) [ 000]
specpipeline_ln0        (specpipeline       ) [ 000]
specloopname_ln78       (specloopname       ) [ 000]
tmp_s                   (bitconcatenate     ) [ 000]
zext_ln80               (zext               ) [ 000]
DataRAM_addr            (getelementptr      ) [ 000]
DataRAM_1_addr          (getelementptr      ) [ 000]
DataRAM_2_addr          (getelementptr      ) [ 000]
DataRAM_3_addr          (getelementptr      ) [ 000]
DataRAM_4_addr          (getelementptr      ) [ 000]
DataRAM_5_addr          (getelementptr      ) [ 000]
DataRAM_6_addr          (getelementptr      ) [ 000]
DataRAM_7_addr          (getelementptr      ) [ 000]
store_ln80              (store              ) [ 000]
br_ln80                 (br                 ) [ 000]
store_ln80              (store              ) [ 000]
br_ln80                 (br                 ) [ 000]
store_ln80              (store              ) [ 000]
br_ln80                 (br                 ) [ 000]
store_ln80              (store              ) [ 000]
br_ln80                 (br                 ) [ 000]
store_ln80              (store              ) [ 000]
br_ln80                 (br                 ) [ 000]
store_ln80              (store              ) [ 000]
br_ln80                 (br                 ) [ 000]
store_ln80              (store              ) [ 000]
br_ln80                 (br                 ) [ 000]
store_ln80              (store              ) [ 000]
br_ln80                 (br                 ) [ 000]
store_ln78              (store              ) [ 000]
br_ln78                 (br                 ) [ 000]
ret_ln0                 (ret                ) [ 000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="sub_ln80">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sub_ln80"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="DataRAM">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="DataRAM"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="DataRAM_1">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="DataRAM_1"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="DataRAM_2">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="DataRAM_2"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="DataRAM_3">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="DataRAM_3"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="DataRAM_4">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="DataRAM_4"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="DataRAM_5">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="DataRAM_5"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="DataRAM_6">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="DataRAM_6"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="DataRAM_7">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="DataRAM_7"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="DataInStream_V_data_V">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="DataInStream_V_data_V"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="DataInStream_V_keep_V">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="DataInStream_V_keep_V"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="DataInStream_V_strb_V">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="DataInStream_V_strb_V"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="DataInStream_V_last_V">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="DataInStream_V_last_V"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i41"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecAXISSideChannel"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_39"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_18"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_14"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_36"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i3.i7.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.axis.volatile.i32P0A.i4P0A.i4P0A.i1P0A"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP_str"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_17"/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i13.i10.i3"/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1004" name="k_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="1" slack="0"/>
<pin id="102" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="k/1 "/>
</bind>
</comp>

<comp id="104" class="1004" name="j_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="1" slack="0"/>
<pin id="106" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="j/1 "/>
</bind>
</comp>

<comp id="108" class="1004" name="indvar_flatten_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="1" slack="0"/>
<pin id="110" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="indvar_flatten/1 "/>
</bind>
</comp>

<comp id="112" class="1004" name="sub_ln80_read_read_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="41" slack="0"/>
<pin id="114" dir="0" index="1" bw="41" slack="0"/>
<pin id="115" dir="1" index="2" bw="41" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="sub_ln80_read/1 "/>
</bind>
</comp>

<comp id="118" class="1004" name="empty_481_read_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="41" slack="0"/>
<pin id="120" dir="0" index="1" bw="32" slack="0"/>
<pin id="121" dir="0" index="2" bw="4" slack="0"/>
<pin id="122" dir="0" index="3" bw="4" slack="0"/>
<pin id="123" dir="0" index="4" bw="1" slack="0"/>
<pin id="124" dir="1" index="5" bw="41" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="empty_481/1 "/>
</bind>
</comp>

<comp id="130" class="1004" name="DataRAM_addr_gep_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="32" slack="0"/>
<pin id="132" dir="0" index="1" bw="1" slack="0"/>
<pin id="133" dir="0" index="2" bw="13" slack="0"/>
<pin id="134" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="DataRAM_addr/2 "/>
</bind>
</comp>

<comp id="137" class="1004" name="DataRAM_1_addr_gep_fu_137">
<pin_list>
<pin id="138" dir="0" index="0" bw="32" slack="0"/>
<pin id="139" dir="0" index="1" bw="1" slack="0"/>
<pin id="140" dir="0" index="2" bw="13" slack="0"/>
<pin id="141" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="DataRAM_1_addr/2 "/>
</bind>
</comp>

<comp id="144" class="1004" name="DataRAM_2_addr_gep_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="32" slack="0"/>
<pin id="146" dir="0" index="1" bw="1" slack="0"/>
<pin id="147" dir="0" index="2" bw="13" slack="0"/>
<pin id="148" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="DataRAM_2_addr/2 "/>
</bind>
</comp>

<comp id="151" class="1004" name="DataRAM_3_addr_gep_fu_151">
<pin_list>
<pin id="152" dir="0" index="0" bw="32" slack="0"/>
<pin id="153" dir="0" index="1" bw="1" slack="0"/>
<pin id="154" dir="0" index="2" bw="13" slack="0"/>
<pin id="155" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="DataRAM_3_addr/2 "/>
</bind>
</comp>

<comp id="158" class="1004" name="DataRAM_4_addr_gep_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="32" slack="0"/>
<pin id="160" dir="0" index="1" bw="1" slack="0"/>
<pin id="161" dir="0" index="2" bw="13" slack="0"/>
<pin id="162" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="DataRAM_4_addr/2 "/>
</bind>
</comp>

<comp id="165" class="1004" name="DataRAM_5_addr_gep_fu_165">
<pin_list>
<pin id="166" dir="0" index="0" bw="32" slack="0"/>
<pin id="167" dir="0" index="1" bw="1" slack="0"/>
<pin id="168" dir="0" index="2" bw="13" slack="0"/>
<pin id="169" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="DataRAM_5_addr/2 "/>
</bind>
</comp>

<comp id="172" class="1004" name="DataRAM_6_addr_gep_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="32" slack="0"/>
<pin id="174" dir="0" index="1" bw="1" slack="0"/>
<pin id="175" dir="0" index="2" bw="13" slack="0"/>
<pin id="176" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="DataRAM_6_addr/2 "/>
</bind>
</comp>

<comp id="179" class="1004" name="DataRAM_7_addr_gep_fu_179">
<pin_list>
<pin id="180" dir="0" index="0" bw="32" slack="0"/>
<pin id="181" dir="0" index="1" bw="1" slack="0"/>
<pin id="182" dir="0" index="2" bw="13" slack="0"/>
<pin id="183" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="DataRAM_7_addr/2 "/>
</bind>
</comp>

<comp id="186" class="1004" name="store_ln80_access_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="13" slack="0"/>
<pin id="188" dir="0" index="1" bw="32" slack="1"/>
<pin id="189" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="190" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln80/2 "/>
</bind>
</comp>

<comp id="192" class="1004" name="store_ln80_access_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="13" slack="0"/>
<pin id="194" dir="0" index="1" bw="32" slack="1"/>
<pin id="195" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="196" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln80/2 "/>
</bind>
</comp>

<comp id="198" class="1004" name="store_ln80_access_fu_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="13" slack="0"/>
<pin id="200" dir="0" index="1" bw="32" slack="1"/>
<pin id="201" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="202" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln80/2 "/>
</bind>
</comp>

<comp id="204" class="1004" name="store_ln80_access_fu_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="13" slack="0"/>
<pin id="206" dir="0" index="1" bw="32" slack="1"/>
<pin id="207" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="208" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln80/2 "/>
</bind>
</comp>

<comp id="210" class="1004" name="store_ln80_access_fu_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="13" slack="0"/>
<pin id="212" dir="0" index="1" bw="32" slack="1"/>
<pin id="213" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="214" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln80/2 "/>
</bind>
</comp>

<comp id="216" class="1004" name="store_ln80_access_fu_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="13" slack="0"/>
<pin id="218" dir="0" index="1" bw="32" slack="1"/>
<pin id="219" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="220" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln80/2 "/>
</bind>
</comp>

<comp id="222" class="1004" name="store_ln80_access_fu_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="13" slack="0"/>
<pin id="224" dir="0" index="1" bw="32" slack="1"/>
<pin id="225" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="226" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln80/2 "/>
</bind>
</comp>

<comp id="228" class="1004" name="store_ln80_access_fu_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="13" slack="0"/>
<pin id="230" dir="0" index="1" bw="32" slack="1"/>
<pin id="231" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="232" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln80/2 "/>
</bind>
</comp>

<comp id="234" class="1004" name="empty_fu_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="41" slack="0"/>
<pin id="236" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty/1 "/>
</bind>
</comp>

<comp id="238" class="1004" name="store_ln0_store_fu_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="1" slack="0"/>
<pin id="240" dir="0" index="1" bw="13" slack="0"/>
<pin id="241" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="243" class="1004" name="store_ln0_store_fu_243">
<pin_list>
<pin id="244" dir="0" index="0" bw="1" slack="0"/>
<pin id="245" dir="0" index="1" bw="7" slack="0"/>
<pin id="246" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="248" class="1004" name="store_ln0_store_fu_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="1" slack="0"/>
<pin id="250" dir="0" index="1" bw="7" slack="0"/>
<pin id="251" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="253" class="1004" name="indvar_flatten_load_load_fu_253">
<pin_list>
<pin id="254" dir="0" index="0" bw="13" slack="0"/>
<pin id="255" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indvar_flatten_load/1 "/>
</bind>
</comp>

<comp id="256" class="1004" name="icmp_ln76_fu_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="13" slack="0"/>
<pin id="258" dir="0" index="1" bw="13" slack="0"/>
<pin id="259" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln76/1 "/>
</bind>
</comp>

<comp id="262" class="1004" name="add_ln76_2_fu_262">
<pin_list>
<pin id="263" dir="0" index="0" bw="13" slack="0"/>
<pin id="264" dir="0" index="1" bw="1" slack="0"/>
<pin id="265" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln76_2/1 "/>
</bind>
</comp>

<comp id="268" class="1004" name="k_load_load_fu_268">
<pin_list>
<pin id="269" dir="0" index="0" bw="7" slack="0"/>
<pin id="270" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="k_load/1 "/>
</bind>
</comp>

<comp id="271" class="1004" name="j_load_load_fu_271">
<pin_list>
<pin id="272" dir="0" index="0" bw="7" slack="0"/>
<pin id="273" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="j_load/1 "/>
</bind>
</comp>

<comp id="274" class="1004" name="add_ln76_fu_274">
<pin_list>
<pin id="275" dir="0" index="0" bw="7" slack="0"/>
<pin id="276" dir="0" index="1" bw="1" slack="0"/>
<pin id="277" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln76/1 "/>
</bind>
</comp>

<comp id="280" class="1004" name="icmp_ln78_fu_280">
<pin_list>
<pin id="281" dir="0" index="0" bw="7" slack="0"/>
<pin id="282" dir="0" index="1" bw="7" slack="0"/>
<pin id="283" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln78/1 "/>
</bind>
</comp>

<comp id="286" class="1004" name="select_ln76_fu_286">
<pin_list>
<pin id="287" dir="0" index="0" bw="1" slack="0"/>
<pin id="288" dir="0" index="1" bw="7" slack="0"/>
<pin id="289" dir="0" index="2" bw="7" slack="0"/>
<pin id="290" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln76/1 "/>
</bind>
</comp>

<comp id="294" class="1004" name="select_ln76_1_fu_294">
<pin_list>
<pin id="295" dir="0" index="0" bw="1" slack="0"/>
<pin id="296" dir="0" index="1" bw="7" slack="0"/>
<pin id="297" dir="0" index="2" bw="7" slack="0"/>
<pin id="298" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln76_1/1 "/>
</bind>
</comp>

<comp id="302" class="1004" name="empty_480_fu_302">
<pin_list>
<pin id="303" dir="0" index="0" bw="7" slack="0"/>
<pin id="304" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty_480/1 "/>
</bind>
</comp>

<comp id="306" class="1004" name="trunc_ln_fu_306">
<pin_list>
<pin id="307" dir="0" index="0" bw="3" slack="0"/>
<pin id="308" dir="0" index="1" bw="7" slack="0"/>
<pin id="309" dir="0" index="2" bw="3" slack="0"/>
<pin id="310" dir="0" index="3" bw="4" slack="0"/>
<pin id="311" dir="1" index="4" bw="3" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln/1 "/>
</bind>
</comp>

<comp id="316" class="1004" name="DataStreamReg_data_fu_316">
<pin_list>
<pin id="317" dir="0" index="0" bw="41" slack="0"/>
<pin id="318" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="DataStreamReg_data/1 "/>
</bind>
</comp>

<comp id="320" class="1004" name="add_ln78_fu_320">
<pin_list>
<pin id="321" dir="0" index="0" bw="7" slack="0"/>
<pin id="322" dir="0" index="1" bw="1" slack="0"/>
<pin id="323" dir="1" index="2" bw="7" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln78/1 "/>
</bind>
</comp>

<comp id="326" class="1004" name="store_ln78_store_fu_326">
<pin_list>
<pin id="327" dir="0" index="0" bw="13" slack="0"/>
<pin id="328" dir="0" index="1" bw="13" slack="0"/>
<pin id="329" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln78/1 "/>
</bind>
</comp>

<comp id="331" class="1004" name="store_ln78_store_fu_331">
<pin_list>
<pin id="332" dir="0" index="0" bw="7" slack="0"/>
<pin id="333" dir="0" index="1" bw="7" slack="0"/>
<pin id="334" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln78/1 "/>
</bind>
</comp>

<comp id="336" class="1004" name="select_ln76_1_cast_fu_336">
<pin_list>
<pin id="337" dir="0" index="0" bw="7" slack="1"/>
<pin id="338" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="select_ln76_1_cast/2 "/>
</bind>
</comp>

<comp id="339" class="1004" name="add_ln80_2_fu_339">
<pin_list>
<pin id="340" dir="0" index="0" bw="10" slack="1"/>
<pin id="341" dir="0" index="1" bw="7" slack="0"/>
<pin id="342" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln80_2/2 "/>
</bind>
</comp>

<comp id="344" class="1004" name="tmp_s_fu_344">
<pin_list>
<pin id="345" dir="0" index="0" bw="13" slack="0"/>
<pin id="346" dir="0" index="1" bw="10" slack="0"/>
<pin id="347" dir="0" index="2" bw="3" slack="1"/>
<pin id="348" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_s/2 "/>
</bind>
</comp>

<comp id="351" class="1004" name="zext_ln80_fu_351">
<pin_list>
<pin id="352" dir="0" index="0" bw="13" slack="0"/>
<pin id="353" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln80/2 "/>
</bind>
</comp>

<comp id="363" class="1004" name="store_ln78_store_fu_363">
<pin_list>
<pin id="364" dir="0" index="0" bw="7" slack="1"/>
<pin id="365" dir="0" index="1" bw="7" slack="1"/>
<pin id="366" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln78/2 "/>
</bind>
</comp>

<comp id="367" class="1005" name="k_reg_367">
<pin_list>
<pin id="368" dir="0" index="0" bw="7" slack="0"/>
<pin id="369" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="k "/>
</bind>
</comp>

<comp id="374" class="1005" name="j_reg_374">
<pin_list>
<pin id="375" dir="0" index="0" bw="7" slack="0"/>
<pin id="376" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="j "/>
</bind>
</comp>

<comp id="381" class="1005" name="indvar_flatten_reg_381">
<pin_list>
<pin id="382" dir="0" index="0" bw="13" slack="0"/>
<pin id="383" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten "/>
</bind>
</comp>

<comp id="388" class="1005" name="empty_reg_388">
<pin_list>
<pin id="389" dir="0" index="0" bw="10" slack="1"/>
<pin id="390" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="empty "/>
</bind>
</comp>

<comp id="396" class="1005" name="select_ln76_1_reg_396">
<pin_list>
<pin id="397" dir="0" index="0" bw="7" slack="1"/>
<pin id="398" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="select_ln76_1 "/>
</bind>
</comp>

<comp id="401" class="1005" name="empty_480_reg_401">
<pin_list>
<pin id="402" dir="0" index="0" bw="3" slack="1"/>
<pin id="403" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="empty_480 "/>
</bind>
</comp>

<comp id="406" class="1005" name="trunc_ln_reg_406">
<pin_list>
<pin id="407" dir="0" index="0" bw="3" slack="1"/>
<pin id="408" dir="1" index="1" bw="3" slack="2147483647"/>
</pin_list>
<bind>
<opset="trunc_ln "/>
</bind>
</comp>

<comp id="410" class="1005" name="DataStreamReg_data_reg_410">
<pin_list>
<pin id="411" dir="0" index="0" bw="32" slack="1"/>
<pin id="412" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="DataStreamReg_data "/>
</bind>
</comp>

<comp id="422" class="1005" name="add_ln78_reg_422">
<pin_list>
<pin id="423" dir="0" index="0" bw="7" slack="1"/>
<pin id="424" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="add_ln78 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="103"><net_src comp="26" pin="0"/><net_sink comp="100" pin=0"/></net>

<net id="107"><net_src comp="26" pin="0"/><net_sink comp="104" pin=0"/></net>

<net id="111"><net_src comp="26" pin="0"/><net_sink comp="108" pin=0"/></net>

<net id="116"><net_src comp="28" pin="0"/><net_sink comp="112" pin=0"/></net>

<net id="117"><net_src comp="0" pin="0"/><net_sink comp="112" pin=1"/></net>

<net id="125"><net_src comp="70" pin="0"/><net_sink comp="118" pin=0"/></net>

<net id="126"><net_src comp="18" pin="0"/><net_sink comp="118" pin=1"/></net>

<net id="127"><net_src comp="20" pin="0"/><net_sink comp="118" pin=2"/></net>

<net id="128"><net_src comp="22" pin="0"/><net_sink comp="118" pin=3"/></net>

<net id="129"><net_src comp="24" pin="0"/><net_sink comp="118" pin=4"/></net>

<net id="135"><net_src comp="2" pin="0"/><net_sink comp="130" pin=0"/></net>

<net id="136"><net_src comp="98" pin="0"/><net_sink comp="130" pin=1"/></net>

<net id="142"><net_src comp="4" pin="0"/><net_sink comp="137" pin=0"/></net>

<net id="143"><net_src comp="98" pin="0"/><net_sink comp="137" pin=1"/></net>

<net id="149"><net_src comp="6" pin="0"/><net_sink comp="144" pin=0"/></net>

<net id="150"><net_src comp="98" pin="0"/><net_sink comp="144" pin=1"/></net>

<net id="156"><net_src comp="8" pin="0"/><net_sink comp="151" pin=0"/></net>

<net id="157"><net_src comp="98" pin="0"/><net_sink comp="151" pin=1"/></net>

<net id="163"><net_src comp="10" pin="0"/><net_sink comp="158" pin=0"/></net>

<net id="164"><net_src comp="98" pin="0"/><net_sink comp="158" pin=1"/></net>

<net id="170"><net_src comp="12" pin="0"/><net_sink comp="165" pin=0"/></net>

<net id="171"><net_src comp="98" pin="0"/><net_sink comp="165" pin=1"/></net>

<net id="177"><net_src comp="14" pin="0"/><net_sink comp="172" pin=0"/></net>

<net id="178"><net_src comp="98" pin="0"/><net_sink comp="172" pin=1"/></net>

<net id="184"><net_src comp="16" pin="0"/><net_sink comp="179" pin=0"/></net>

<net id="185"><net_src comp="98" pin="0"/><net_sink comp="179" pin=1"/></net>

<net id="191"><net_src comp="172" pin="3"/><net_sink comp="186" pin=0"/></net>

<net id="197"><net_src comp="165" pin="3"/><net_sink comp="192" pin=0"/></net>

<net id="203"><net_src comp="158" pin="3"/><net_sink comp="198" pin=0"/></net>

<net id="209"><net_src comp="151" pin="3"/><net_sink comp="204" pin=0"/></net>

<net id="215"><net_src comp="144" pin="3"/><net_sink comp="210" pin=0"/></net>

<net id="221"><net_src comp="137" pin="3"/><net_sink comp="216" pin=0"/></net>

<net id="227"><net_src comp="130" pin="3"/><net_sink comp="222" pin=0"/></net>

<net id="233"><net_src comp="179" pin="3"/><net_sink comp="228" pin=0"/></net>

<net id="237"><net_src comp="112" pin="2"/><net_sink comp="234" pin=0"/></net>

<net id="242"><net_src comp="48" pin="0"/><net_sink comp="238" pin=0"/></net>

<net id="247"><net_src comp="50" pin="0"/><net_sink comp="243" pin=0"/></net>

<net id="252"><net_src comp="50" pin="0"/><net_sink comp="248" pin=0"/></net>

<net id="260"><net_src comp="253" pin="1"/><net_sink comp="256" pin=0"/></net>

<net id="261"><net_src comp="56" pin="0"/><net_sink comp="256" pin=1"/></net>

<net id="266"><net_src comp="253" pin="1"/><net_sink comp="262" pin=0"/></net>

<net id="267"><net_src comp="58" pin="0"/><net_sink comp="262" pin=1"/></net>

<net id="278"><net_src comp="271" pin="1"/><net_sink comp="274" pin=0"/></net>

<net id="279"><net_src comp="60" pin="0"/><net_sink comp="274" pin=1"/></net>

<net id="284"><net_src comp="268" pin="1"/><net_sink comp="280" pin=0"/></net>

<net id="285"><net_src comp="62" pin="0"/><net_sink comp="280" pin=1"/></net>

<net id="291"><net_src comp="280" pin="2"/><net_sink comp="286" pin=0"/></net>

<net id="292"><net_src comp="50" pin="0"/><net_sink comp="286" pin=1"/></net>

<net id="293"><net_src comp="268" pin="1"/><net_sink comp="286" pin=2"/></net>

<net id="299"><net_src comp="280" pin="2"/><net_sink comp="294" pin=0"/></net>

<net id="300"><net_src comp="274" pin="2"/><net_sink comp="294" pin=1"/></net>

<net id="301"><net_src comp="271" pin="1"/><net_sink comp="294" pin=2"/></net>

<net id="305"><net_src comp="286" pin="3"/><net_sink comp="302" pin=0"/></net>

<net id="312"><net_src comp="64" pin="0"/><net_sink comp="306" pin=0"/></net>

<net id="313"><net_src comp="286" pin="3"/><net_sink comp="306" pin=1"/></net>

<net id="314"><net_src comp="66" pin="0"/><net_sink comp="306" pin=2"/></net>

<net id="315"><net_src comp="68" pin="0"/><net_sink comp="306" pin=3"/></net>

<net id="319"><net_src comp="118" pin="5"/><net_sink comp="316" pin=0"/></net>

<net id="324"><net_src comp="286" pin="3"/><net_sink comp="320" pin=0"/></net>

<net id="325"><net_src comp="60" pin="0"/><net_sink comp="320" pin=1"/></net>

<net id="330"><net_src comp="262" pin="2"/><net_sink comp="326" pin=0"/></net>

<net id="335"><net_src comp="294" pin="3"/><net_sink comp="331" pin=0"/></net>

<net id="343"><net_src comp="336" pin="1"/><net_sink comp="339" pin=1"/></net>

<net id="349"><net_src comp="96" pin="0"/><net_sink comp="344" pin=0"/></net>

<net id="350"><net_src comp="339" pin="2"/><net_sink comp="344" pin=1"/></net>

<net id="354"><net_src comp="344" pin="3"/><net_sink comp="351" pin=0"/></net>

<net id="355"><net_src comp="351" pin="1"/><net_sink comp="130" pin=2"/></net>

<net id="356"><net_src comp="351" pin="1"/><net_sink comp="137" pin=2"/></net>

<net id="357"><net_src comp="351" pin="1"/><net_sink comp="144" pin=2"/></net>

<net id="358"><net_src comp="351" pin="1"/><net_sink comp="151" pin=2"/></net>

<net id="359"><net_src comp="351" pin="1"/><net_sink comp="158" pin=2"/></net>

<net id="360"><net_src comp="351" pin="1"/><net_sink comp="165" pin=2"/></net>

<net id="361"><net_src comp="351" pin="1"/><net_sink comp="172" pin=2"/></net>

<net id="362"><net_src comp="351" pin="1"/><net_sink comp="179" pin=2"/></net>

<net id="370"><net_src comp="100" pin="1"/><net_sink comp="367" pin=0"/></net>

<net id="371"><net_src comp="367" pin="1"/><net_sink comp="248" pin=1"/></net>

<net id="372"><net_src comp="367" pin="1"/><net_sink comp="268" pin=0"/></net>

<net id="373"><net_src comp="367" pin="1"/><net_sink comp="363" pin=1"/></net>

<net id="377"><net_src comp="104" pin="1"/><net_sink comp="374" pin=0"/></net>

<net id="378"><net_src comp="374" pin="1"/><net_sink comp="243" pin=1"/></net>

<net id="379"><net_src comp="374" pin="1"/><net_sink comp="271" pin=0"/></net>

<net id="380"><net_src comp="374" pin="1"/><net_sink comp="331" pin=1"/></net>

<net id="384"><net_src comp="108" pin="1"/><net_sink comp="381" pin=0"/></net>

<net id="385"><net_src comp="381" pin="1"/><net_sink comp="238" pin=1"/></net>

<net id="386"><net_src comp="381" pin="1"/><net_sink comp="253" pin=0"/></net>

<net id="387"><net_src comp="381" pin="1"/><net_sink comp="326" pin=1"/></net>

<net id="391"><net_src comp="234" pin="1"/><net_sink comp="388" pin=0"/></net>

<net id="392"><net_src comp="388" pin="1"/><net_sink comp="339" pin=0"/></net>

<net id="399"><net_src comp="294" pin="3"/><net_sink comp="396" pin=0"/></net>

<net id="400"><net_src comp="396" pin="1"/><net_sink comp="336" pin=0"/></net>

<net id="404"><net_src comp="302" pin="1"/><net_sink comp="401" pin=0"/></net>

<net id="405"><net_src comp="401" pin="1"/><net_sink comp="344" pin=2"/></net>

<net id="409"><net_src comp="306" pin="4"/><net_sink comp="406" pin=0"/></net>

<net id="413"><net_src comp="316" pin="1"/><net_sink comp="410" pin=0"/></net>

<net id="414"><net_src comp="410" pin="1"/><net_sink comp="186" pin=1"/></net>

<net id="415"><net_src comp="410" pin="1"/><net_sink comp="192" pin=1"/></net>

<net id="416"><net_src comp="410" pin="1"/><net_sink comp="198" pin=1"/></net>

<net id="417"><net_src comp="410" pin="1"/><net_sink comp="204" pin=1"/></net>

<net id="418"><net_src comp="410" pin="1"/><net_sink comp="210" pin=1"/></net>

<net id="419"><net_src comp="410" pin="1"/><net_sink comp="216" pin=1"/></net>

<net id="420"><net_src comp="410" pin="1"/><net_sink comp="222" pin=1"/></net>

<net id="421"><net_src comp="410" pin="1"/><net_sink comp="228" pin=1"/></net>

<net id="425"><net_src comp="320" pin="2"/><net_sink comp="422" pin=0"/></net>

<net id="426"><net_src comp="422" pin="1"/><net_sink comp="363" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: DataRAM | {2 }
	Port: DataRAM_1 | {2 }
	Port: DataRAM_2 | {2 }
	Port: DataRAM_3 | {2 }
	Port: DataRAM_4 | {2 }
	Port: DataRAM_5 | {2 }
	Port: DataRAM_6 | {2 }
	Port: DataRAM_7 | {2 }
	Port: DataInStream_V_data_V | {}
	Port: DataInStream_V_keep_V | {}
	Port: DataInStream_V_strb_V | {}
	Port: DataInStream_V_last_V | {}
 - Input state : 
	Port: Crypto1_Pipeline_WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP : sub_ln80 | {1 }
	Port: Crypto1_Pipeline_WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP : DataInStream_V_data_V | {1 }
	Port: Crypto1_Pipeline_WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP : DataInStream_V_keep_V | {1 }
	Port: Crypto1_Pipeline_WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP : DataInStream_V_strb_V | {1 }
	Port: Crypto1_Pipeline_WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP : DataInStream_V_last_V | {1 }
  - Chain level:
	State 1
		store_ln0 : 1
		store_ln0 : 1
		store_ln0 : 1
		indvar_flatten_load : 1
		icmp_ln76 : 2
		add_ln76_2 : 2
		br_ln76 : 3
		k_load : 1
		j_load : 1
		add_ln76 : 2
		icmp_ln78 : 2
		select_ln76 : 3
		select_ln76_1 : 3
		empty_480 : 4
		trunc_ln : 4
		switch_ln80 : 5
		add_ln78 : 4
		store_ln78 : 3
		store_ln78 : 4
	State 2
		add_ln80_2 : 1
		tmp_s : 2
		zext_ln80 : 3
		DataRAM_addr : 4
		DataRAM_1_addr : 4
		DataRAM_2_addr : 4
		DataRAM_3_addr : 4
		DataRAM_4_addr : 4
		DataRAM_5_addr : 4
		DataRAM_6_addr : 4
		DataRAM_7_addr : 4
		store_ln80 : 5
		store_ln80 : 5
		store_ln80 : 5
		store_ln80 : 5
		store_ln80 : 5
		store_ln80 : 5
		store_ln80 : 5
		store_ln80 : 5


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------------|---------|---------|
| Operation|      Functional Unit      |    FF   |   LUT   |
|----------|---------------------------|---------|---------|
|          |     add_ln76_2_fu_262     |    0    |    14   |
|    add   |      add_ln76_fu_274      |    0    |    14   |
|          |      add_ln78_fu_320      |    0    |    14   |
|          |     add_ln80_2_fu_339     |    0    |    13   |
|----------|---------------------------|---------|---------|
|   icmp   |      icmp_ln76_fu_256     |    0    |    14   |
|          |      icmp_ln78_fu_280     |    0    |    14   |
|----------|---------------------------|---------|---------|
|  select  |     select_ln76_fu_286    |    0    |    7    |
|          |    select_ln76_1_fu_294   |    0    |    7    |
|----------|---------------------------|---------|---------|
|   read   | sub_ln80_read_read_fu_112 |    0    |    0    |
|          |   empty_481_read_fu_118   |    0    |    0    |
|----------|---------------------------|---------|---------|
|   trunc  |        empty_fu_234       |    0    |    0    |
|          |      empty_480_fu_302     |    0    |    0    |
|----------|---------------------------|---------|---------|
|partselect|      trunc_ln_fu_306      |    0    |    0    |
|----------|---------------------------|---------|---------|
|extractvalue| DataStreamReg_data_fu_316 |    0    |    0    |
|----------|---------------------------|---------|---------|
|   zext   | select_ln76_1_cast_fu_336 |    0    |    0    |
|          |      zext_ln80_fu_351     |    0    |    0    |
|----------|---------------------------|---------|---------|
|bitconcatenate|        tmp_s_fu_344       |    0    |    0    |
|----------|---------------------------|---------|---------|
|   Total  |                           |    0    |    97   |
|----------|---------------------------|---------|---------|

Memories:
N/A

* Register list:
+--------------------------+--------+
|                          |   FF   |
+--------------------------+--------+
|DataStreamReg_data_reg_410|   32   |
|     add_ln78_reg_422     |    7   |
|     empty_480_reg_401    |    3   |
|       empty_reg_388      |   10   |
|  indvar_flatten_reg_381  |   13   |
|         j_reg_374        |    7   |
|         k_reg_367        |    7   |
|   select_ln76_1_reg_396  |    7   |
|     trunc_ln_reg_406     |    3   |
+--------------------------+--------+
|           Total          |   89   |
+--------------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |    0   |   97   |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |   89   |    -   |
+-----------+--------+--------+
|   Total   |   89   |   97   |
+-----------+--------+--------+
