<html><body><samp><pre>
<!@TC:1435156418>
#Build: Synplify Pro J-2014.09L, Build 047R, Nov  7 2014
#install: C:\Program Files\iCEcube2.2014.12\synpbase
#OS: Windows 7 6.1
#Hostname: MPNT925109O

#Implementation: SimpleVGA_iCEstick_Implmnt

<a name=compilerReport1>Synopsys HDL Compiler, version comp201409rc, Build 144R, built Nov 10 2014</a>
@N: : <!@TM:1435156419> | Running in 32-bit mode 
Copyright (C) 1994-2014 Synopsys, Inc. This software and the associated documentation are proprietary to Synopsys, Inc. This software may only be used in accordance with the terms and conditions of a written license agreement with Synopsys, Inc.  All other use, reproduction, or distribution of this software is strictly prohibited.

<a name=compilerReport2>Synopsys VHDL Compiler, version comp201409rc, Build 144R, built Nov 10 2014</a>
@N: : <!@TM:1435156419> | Running in 32-bit mode 
Copyright (C) 1994-2014 Synopsys, Inc. This software and the associated documentation are proprietary to Synopsys, Inc. This software may only be used in accordance with the terms and conditions of a written license agreement with Synopsys, Inc.  All other use, reproduction, or distribution of this software is strictly prohibited.

@N:<a href="@N:CD720:@XP_HELP">CD720</a> : <a href="C:\Program Files\iCEcube2.2014.12\synpbase\lib\vhd\std.vhd:123:18:123:22:@N:CD720:@XP_MSG">std.vhd(123)</a><!@TM:1435156419> | Setting time resolution to ns
@N: : <a href="U:\SimpleVGA_iCEstick\SimpleVGA.vhdl:7:7:7:16:@N::@XP_MSG">SimpleVGA.vhdl(7)</a><!@TM:1435156419> | Top entity is set to SimpleVGA.
File U:\SimpleVGA_iCEstick\PLL.vhd changed - recompiling
File U:\SimpleVGA_iCEstick\LEDBoardFont.vhdl changed - recompiling
File U:\SimpleVGA_iCEstick\SimpleVGA.vhdl changed - recompiling
<font color=#A52A2A>@W:<a href="@W:CD266:@XP_HELP">CD266</a> : <a href="U:\SimpleVGA_iCEstick\SimpleVGA.vhdl:259:12:259:16:@W:CD266:@XP_MSG">SimpleVGA.vhdl(259)</a><!@TM:1435156419> | ncs1 is not readable.  This may cause a simulation mismatch.</font>
<font color=#A52A2A>@W:<a href="@W:CD266:@XP_HELP">CD266</a> : <a href="U:\SimpleVGA_iCEstick\SimpleVGA.vhdl:260:13:260:18:@W:CD266:@XP_MSG">SimpleVGA.vhdl(260)</a><!@TM:1435156419> | sclk1 is not readable.  This may cause a simulation mismatch.</font>
VHDL syntax check successful!
File U:\SimpleVGA_iCEstick\SimpleVGA.vhdl changed - recompiling
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="U:\SimpleVGA_iCEstick\SimpleVGA.vhdl:7:7:7:16:@N:CD630:@XP_MSG">SimpleVGA.vhdl(7)</a><!@TM:1435156419> | Synthesizing work.simplevga.vga 
<font color=#A52A2A>@W:<a href="@W:CD609:@XP_HELP">CD609</a> : <a href="U:\SimpleVGA_iCEstick\LEDBoardFont.vhdl:149:34:149:55:@W:CD609:@XP_MSG">LEDBoardFont.vhdl(149)</a><!@TM:1435156419> | Index value 0 to 11 could be out of prefix range 0 to 7 </font>
<font color=#A52A2A>@W:<a href="@W:CD609:@XP_HELP">CD609</a> : <a href="U:\SimpleVGA_iCEstick\LEDBoardFont.vhdl:149:34:149:58:@W:CD609:@XP_MSG">LEDBoardFont.vhdl(149)</a><!@TM:1435156419> | Index value 0 to 9 could be out of prefix range 0 to 7 </font>
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="U:\SimpleVGA_iCEstick\PLL.vhd:4:7:4:10:@N:CD630:@XP_MSG">PLL.vhd(4)</a><!@TM:1435156419> | Synthesizing work.pll.behavior 
<font color=#A52A2A>@W:<a href="@W:CD280:@XP_HELP">CD280</a> : <a href="U:\SimpleVGA_iCEstick\PLL.vhd:14:10:14:23:@W:CD280:@XP_MSG">PLL.vhd(14)</a><!@TM:1435156419> | Unbound component SB_PLL40_CORE mapped to black box</font>
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="U:\SimpleVGA_iCEstick\PLL.vhd:14:10:14:23:@N:CD630:@XP_MSG">PLL.vhd(14)</a><!@TM:1435156419> | Synthesizing work.sb_pll40_core.syn_black_box 
Post processing for work.sb_pll40_core.syn_black_box
Post processing for work.pll.behavior
<font color=#A52A2A>@W:<a href="@W:CL167:@XP_HELP">CL167</a> : <a href="U:\SimpleVGA_iCEstick\PLL.vhd:55:0:55:8:@W:CL167:@XP_MSG">PLL.vhd(55)</a><!@TM:1435156419> | Input extfeedback of instance PLL_inst is floating</font>
<font color=#A52A2A>@W:<a href="@W:CL245:@XP_HELP">CL245</a> : <a href="U:\SimpleVGA_iCEstick\PLL.vhd:55:0:55:8:@W:CL245:@XP_MSG">PLL.vhd(55)</a><!@TM:1435156419> | Bit 0 of input dynamicdelay of instance PLL_inst is floating</font>
<font color=#A52A2A>@W:<a href="@W:CL245:@XP_HELP">CL245</a> : <a href="U:\SimpleVGA_iCEstick\PLL.vhd:55:0:55:8:@W:CL245:@XP_MSG">PLL.vhd(55)</a><!@TM:1435156419> | Bit 1 of input dynamicdelay of instance PLL_inst is floating</font>
<font color=#A52A2A>@W:<a href="@W:CL245:@XP_HELP">CL245</a> : <a href="U:\SimpleVGA_iCEstick\PLL.vhd:55:0:55:8:@W:CL245:@XP_MSG">PLL.vhd(55)</a><!@TM:1435156419> | Bit 2 of input dynamicdelay of instance PLL_inst is floating</font>
<font color=#A52A2A>@W:<a href="@W:CL245:@XP_HELP">CL245</a> : <a href="U:\SimpleVGA_iCEstick\PLL.vhd:55:0:55:8:@W:CL245:@XP_MSG">PLL.vhd(55)</a><!@TM:1435156419> | Bit 3 of input dynamicdelay of instance PLL_inst is floating</font>
<font color=#A52A2A>@W:<a href="@W:CL245:@XP_HELP">CL245</a> : <a href="U:\SimpleVGA_iCEstick\PLL.vhd:55:0:55:8:@W:CL245:@XP_MSG">PLL.vhd(55)</a><!@TM:1435156419> | Bit 4 of input dynamicdelay of instance PLL_inst is floating</font>
<font color=#A52A2A>@W:<a href="@W:CL245:@XP_HELP">CL245</a> : <a href="U:\SimpleVGA_iCEstick\PLL.vhd:55:0:55:8:@W:CL245:@XP_MSG">PLL.vhd(55)</a><!@TM:1435156419> | Bit 5 of input dynamicdelay of instance PLL_inst is floating</font>
<font color=#A52A2A>@W:<a href="@W:CL245:@XP_HELP">CL245</a> : <a href="U:\SimpleVGA_iCEstick\PLL.vhd:55:0:55:8:@W:CL245:@XP_MSG">PLL.vhd(55)</a><!@TM:1435156419> | Bit 6 of input dynamicdelay of instance PLL_inst is floating</font>
<font color=#A52A2A>@W:<a href="@W:CL245:@XP_HELP">CL245</a> : <a href="U:\SimpleVGA_iCEstick\PLL.vhd:55:0:55:8:@W:CL245:@XP_MSG">PLL.vhd(55)</a><!@TM:1435156419> | Bit 7 of input dynamicdelay of instance PLL_inst is floating</font>
<font color=#A52A2A>@W:<a href="@W:CL167:@XP_HELP">CL167</a> : <a href="U:\SimpleVGA_iCEstick\PLL.vhd:55:0:55:8:@W:CL167:@XP_MSG">PLL.vhd(55)</a><!@TM:1435156419> | Input latchinputvalue of instance PLL_inst is floating</font>
<font color=#A52A2A>@W:<a href="@W:CL167:@XP_HELP">CL167</a> : <a href="U:\SimpleVGA_iCEstick\PLL.vhd:55:0:55:8:@W:CL167:@XP_MSG">PLL.vhd(55)</a><!@TM:1435156419> | Input sdi of instance PLL_inst is floating</font>
<font color=#A52A2A>@W:<a href="@W:CL167:@XP_HELP">CL167</a> : <a href="U:\SimpleVGA_iCEstick\PLL.vhd:55:0:55:8:@W:CL167:@XP_MSG">PLL.vhd(55)</a><!@TM:1435156419> | Input sclk of instance PLL_inst is floating</font>
Post processing for work.simplevga.vga
@N:<a href="@N:CL134:@XP_HELP">CL134</a> : <a href="U:\SimpleVGA_iCEstick\SimpleVGA.vhdl:82:11:82:18:@N:CL134:@XP_MSG">SimpleVGA.vhdl(82)</a><!@TM:1435156419> | Found RAM content, depth=13, width=8
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="U:\SimpleVGA_iCEstick\SimpleVGA.vhdl:97:8:97:10:@W:CL189:@XP_MSG">SimpleVGA.vhdl(97)</a><!@TM:1435156419> | Register bit Reset is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="U:\SimpleVGA_iCEstick\SimpleVGA.vhdl:206:8:206:10:@W:CL189:@XP_MSG">SimpleVGA.vhdl(206)</a><!@TM:1435156419> | Register bit counter(31) is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL260:@XP_HELP">CL260</a> : <a href="U:\SimpleVGA_iCEstick\SimpleVGA.vhdl:206:8:206:10:@W:CL260:@XP_MSG">SimpleVGA.vhdl(206)</a><!@TM:1435156419> | Pruning register bit 31 of counter(31 downto 0)  </font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="U:\SimpleVGA_iCEstick\SimpleVGA.vhdl:206:8:206:10:@W:CL189:@XP_MSG">SimpleVGA.vhdl(206)</a><!@TM:1435156419> | Register bit counter(6) is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="U:\SimpleVGA_iCEstick\SimpleVGA.vhdl:206:8:206:10:@W:CL189:@XP_MSG">SimpleVGA.vhdl(206)</a><!@TM:1435156419> | Register bit counter(7) is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="U:\SimpleVGA_iCEstick\SimpleVGA.vhdl:206:8:206:10:@W:CL189:@XP_MSG">SimpleVGA.vhdl(206)</a><!@TM:1435156419> | Register bit counter(8) is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="U:\SimpleVGA_iCEstick\SimpleVGA.vhdl:206:8:206:10:@W:CL189:@XP_MSG">SimpleVGA.vhdl(206)</a><!@TM:1435156419> | Register bit counter(9) is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="U:\SimpleVGA_iCEstick\SimpleVGA.vhdl:206:8:206:10:@W:CL189:@XP_MSG">SimpleVGA.vhdl(206)</a><!@TM:1435156419> | Register bit counter(10) is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="U:\SimpleVGA_iCEstick\SimpleVGA.vhdl:206:8:206:10:@W:CL189:@XP_MSG">SimpleVGA.vhdl(206)</a><!@TM:1435156419> | Register bit counter(11) is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="U:\SimpleVGA_iCEstick\SimpleVGA.vhdl:206:8:206:10:@W:CL189:@XP_MSG">SimpleVGA.vhdl(206)</a><!@TM:1435156419> | Register bit counter(12) is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="U:\SimpleVGA_iCEstick\SimpleVGA.vhdl:206:8:206:10:@W:CL189:@XP_MSG">SimpleVGA.vhdl(206)</a><!@TM:1435156419> | Register bit counter(13) is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="U:\SimpleVGA_iCEstick\SimpleVGA.vhdl:206:8:206:10:@W:CL189:@XP_MSG">SimpleVGA.vhdl(206)</a><!@TM:1435156419> | Register bit counter(14) is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="U:\SimpleVGA_iCEstick\SimpleVGA.vhdl:206:8:206:10:@W:CL189:@XP_MSG">SimpleVGA.vhdl(206)</a><!@TM:1435156419> | Register bit counter(15) is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="U:\SimpleVGA_iCEstick\SimpleVGA.vhdl:206:8:206:10:@W:CL189:@XP_MSG">SimpleVGA.vhdl(206)</a><!@TM:1435156419> | Register bit counter(16) is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="U:\SimpleVGA_iCEstick\SimpleVGA.vhdl:206:8:206:10:@W:CL189:@XP_MSG">SimpleVGA.vhdl(206)</a><!@TM:1435156419> | Register bit counter(17) is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="U:\SimpleVGA_iCEstick\SimpleVGA.vhdl:206:8:206:10:@W:CL189:@XP_MSG">SimpleVGA.vhdl(206)</a><!@TM:1435156419> | Register bit counter(18) is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="U:\SimpleVGA_iCEstick\SimpleVGA.vhdl:206:8:206:10:@W:CL189:@XP_MSG">SimpleVGA.vhdl(206)</a><!@TM:1435156419> | Register bit counter(19) is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="U:\SimpleVGA_iCEstick\SimpleVGA.vhdl:206:8:206:10:@W:CL189:@XP_MSG">SimpleVGA.vhdl(206)</a><!@TM:1435156419> | Register bit counter(20) is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="U:\SimpleVGA_iCEstick\SimpleVGA.vhdl:206:8:206:10:@W:CL189:@XP_MSG">SimpleVGA.vhdl(206)</a><!@TM:1435156419> | Register bit counter(21) is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="U:\SimpleVGA_iCEstick\SimpleVGA.vhdl:206:8:206:10:@W:CL189:@XP_MSG">SimpleVGA.vhdl(206)</a><!@TM:1435156419> | Register bit counter(22) is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="U:\SimpleVGA_iCEstick\SimpleVGA.vhdl:206:8:206:10:@W:CL189:@XP_MSG">SimpleVGA.vhdl(206)</a><!@TM:1435156419> | Register bit counter(23) is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="U:\SimpleVGA_iCEstick\SimpleVGA.vhdl:206:8:206:10:@W:CL189:@XP_MSG">SimpleVGA.vhdl(206)</a><!@TM:1435156419> | Register bit counter(24) is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="U:\SimpleVGA_iCEstick\SimpleVGA.vhdl:206:8:206:10:@W:CL189:@XP_MSG">SimpleVGA.vhdl(206)</a><!@TM:1435156419> | Register bit counter(25) is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="U:\SimpleVGA_iCEstick\SimpleVGA.vhdl:206:8:206:10:@W:CL189:@XP_MSG">SimpleVGA.vhdl(206)</a><!@TM:1435156419> | Register bit counter(26) is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="U:\SimpleVGA_iCEstick\SimpleVGA.vhdl:206:8:206:10:@W:CL189:@XP_MSG">SimpleVGA.vhdl(206)</a><!@TM:1435156419> | Register bit counter(27) is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="U:\SimpleVGA_iCEstick\SimpleVGA.vhdl:206:8:206:10:@W:CL189:@XP_MSG">SimpleVGA.vhdl(206)</a><!@TM:1435156419> | Register bit counter(28) is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="U:\SimpleVGA_iCEstick\SimpleVGA.vhdl:206:8:206:10:@W:CL189:@XP_MSG">SimpleVGA.vhdl(206)</a><!@TM:1435156419> | Register bit counter(29) is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="U:\SimpleVGA_iCEstick\SimpleVGA.vhdl:206:8:206:10:@W:CL189:@XP_MSG">SimpleVGA.vhdl(206)</a><!@TM:1435156419> | Register bit counter(30) is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL279:@XP_HELP">CL279</a> : <a href="U:\SimpleVGA_iCEstick\SimpleVGA.vhdl:206:8:206:10:@W:CL279:@XP_MSG">SimpleVGA.vhdl(206)</a><!@TM:1435156419> | Pruning register bits 30 to 6 of counter(30 downto 0)  </font>

At c_vhdl Exit (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 38MB peak: 40MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Wed Jun 24 16:33:39 2015

###########################################################]
<a name=compilerReport3>Synopsys Netlist Linker, version comp201409rc, Build 144R, built Nov 10 2014</a>
@N: : <!@TM:1435156419> | Running in 32-bit mode 
@N:<a href="@N:NF107:@XP_HELP">NF107</a> : <a href="U:\SimpleVGA_iCEstick\SimpleVGA.vhdl:7:7:7:16:@N:NF107:@XP_MSG">SimpleVGA.vhdl(7)</a><!@TM:1435156419> | Selected library: work cell: SimpleVGA view vga as top level
@N:<a href="@N:NF107:@XP_HELP">NF107</a> : <a href="U:\SimpleVGA_iCEstick\SimpleVGA.vhdl:7:7:7:16:@N:NF107:@XP_MSG">SimpleVGA.vhdl(7)</a><!@TM:1435156419> | Selected library: work cell: SimpleVGA view vga as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 36MB peak: 37MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Wed Jun 24 16:33:39 2015

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 3MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Wed Jun 24 16:33:39 2015

###########################################################]
<a name=compilerReport4>Synopsys Netlist Linker, version comp201409rc, Build 144R, built Nov 10 2014</a>
@N: : <!@TM:1435156421> | Running in 32-bit mode 
File U:\SimpleVGA_iCEstick\SimpleVGA_iCEstick_Implmnt\synwork\SimpleVGA_iCEstick_comp.srs changed - recompiling
@N:<a href="@N:NF107:@XP_HELP">NF107</a> : <a href="U:\SimpleVGA_iCEstick\SimpleVGA.vhdl:7:7:7:16:@N:NF107:@XP_MSG">SimpleVGA.vhdl(7)</a><!@TM:1435156421> | Selected library: work cell: SimpleVGA view vga as top level
@N:<a href="@N:NF107:@XP_HELP">NF107</a> : <a href="U:\SimpleVGA_iCEstick\SimpleVGA.vhdl:7:7:7:16:@N:NF107:@XP_MSG">SimpleVGA.vhdl(7)</a><!@TM:1435156421> | Selected library: work cell: SimpleVGA view vga as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 36MB peak: 37MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Wed Jun 24 16:33:41 2015

###########################################################]
Pre-mapping Report

<a name=mapperReport5>Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1061R, Built Nov 12 2014 09:27:19</a>
Copyright (C) 1994-2014, Synopsys, Inc. This software and the associated documentation are proprietary to Synopsys, Inc. This software may only be used in accordance with the terms and conditions of a written license agreement with Synopsys, Inc.  All other use, reproduction, or distribution of this software is strictly prohibited.
Product Version J-2014.09L

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 56MB peak: 56MB)

Linked File: <a href="U:\SimpleVGA_iCEstick\SimpleVGA_iCEstick_Implmnt\SimpleVGA_iCEstick_scck.rpt:@XP_FILE">SimpleVGA_iCEstick_scck.rpt</a>
Printing clock  summary report in "U:\SimpleVGA_iCEstick\SimpleVGA_iCEstick_Implmnt\SimpleVGA_iCEstick_scck.rpt" file 
@N:<a href="@N:MF249:@XP_HELP">MF249</a> : <!@TM:1435156422> | Running in 32-bit mode. 
@N:<a href="@N:MF666:@XP_HELP">MF666</a> : <!@TM:1435156422> | Clock conversion enabled  

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 57MB peak: 59MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 57MB peak: 59MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 58MB peak: 59MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 58MB peak: 60MB)

ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=16  set on top level netlist SimpleVGA

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 76MB peak: 78MB)



<a name=mapperReport6>@S |Clock Summary</a>
****************

Start                            Requested     Requested     Clock                                   Clock                
Clock                            Frequency     Period        Type                                    Group                
--------------------------------------------------------------------------------------------------------------------------
PLL|PLLOUTCORE_derived_clock     8.6 MHz       116.194       derived (from SimpleVGA|Clock12MHz)     Autoconstr_clkgroup_0
SimpleVGA|Clock12MHz             2.1 MHz       486.576       inferred                                Autoconstr_clkgroup_0
System                           1.0 MHz       1000.000      system                                  system_clkgroup      
==========================================================================================================================

<font color=#A52A2A>@W:<a href="@W:MT529:@XP_HELP">MT529</a> : <a href="u:\simplevga_icestick\simplevga.vhdl:82:11:82:18:@W:MT529:@XP_MSG">simplevga.vhdl(82)</a><!@TM:1435156422> | Found inferred clock SimpleVGA|Clock12MHz which controls 13 sequential elements including content[0:3]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. </font>

Finished Pre Mapping Phase.
@N:<a href="@N:BN225:@XP_HELP">BN225</a> : <!@TM:1435156422> | Writing default property annotation file U:\SimpleVGA_iCEstick\SimpleVGA_iCEstick_Implmnt\SimpleVGA_iCEstick.sap. 
Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 43MB peak: 78MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Wed Jun 24 16:33:42 2015

###########################################################]
Map & Optimize Report

<a name=mapperReport7>Synopsys Lattice Technology Mapper, Version maplat, Build 1061R, Built Nov 12 2014 09:27:19</a>
Copyright (C) 1994-2014, Synopsys, Inc. This software and the associated documentation are proprietary to Synopsys, Inc. This software may only be used in accordance with the terms and conditions of a written license agreement with Synopsys, Inc.  All other use, reproduction, or distribution of this software is strictly prohibited.
Product Version J-2014.09L

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 56MB peak: 56MB)

@N:<a href="@N:MF249:@XP_HELP">MF249</a> : <!@TM:1435156439> | Running in 32-bit mode. 
@N:<a href="@N:MF666:@XP_HELP">MF666</a> : <!@TM:1435156439> | Clock conversion enabled  

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 55MB peak: 57MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 55MB peak: 57MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 56MB peak: 57MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 56MB peak: 59MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 76MB peak: 78MB)


Available hyper_sources - for debug and ip models
	None Found

@N:<a href="@N:MT206:@XP_HELP">MT206</a> : <!@TM:1435156439> | Auto Constrain mode is enabled 
@N:<a href="@N:MF236:@XP_HELP">MF236</a> : <a href="u:\simplevga_icestick\simplevga.vhdl:157:30:157:53:@N:MF236:@XP_MSG">simplevga.vhdl(157)</a><!@TM:1435156439> | Generating a type div divider 
@N:<a href="@N:MF236:@XP_HELP">MF236</a> : <a href="u:\simplevga_icestick\simplevga.vhdl:154:30:154:56:@N:MF236:@XP_MSG">simplevga.vhdl(154)</a><!@TM:1435156439> | Generating a type div divider 

Finished RTL optimizations (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 76MB peak: 78MB)

<font color=#A52A2A>@W:<a href="@W:FX703:@XP_HELP">FX703</a> : <a href="u:\simplevga_icestick\simplevga.vhdl:82:11:82:18:@W:FX703:@XP_MSG">simplevga.vhdl(82)</a><!@TM:1435156439> | Unable to map RAM instance content[0:3] to RAM for technology specified. </font>
@N:<a href="@N:MF135:@XP_HELP">MF135</a> : <a href="u:\simplevga_icestick\simplevga.vhdl:82:11:82:18:@N:MF135:@XP_MSG">simplevga.vhdl(82)</a><!@TM:1435156439> | Found RAM 'content[0:3]', 16 words by 4 bits 
RAM:content[0:3] took 52 registers resources during mapping
@N:<a href="@N:MF237:@XP_HELP">MF237</a> : <a href="u:\simplevga_icestick\ledboardfont.vhdl:158:13:158:21:@N:MF237:@XP_MSG">ledboardfont.vhdl(158)</a><!@TM:1435156439> | Generating a type rem remainder 
@N:<a href="@N:MF237:@XP_HELP">MF237</a> : <a href="u:\simplevga_icestick\simplevga.vhdl:155:30:155:58:@N:MF237:@XP_MSG">simplevga.vhdl(155)</a><!@TM:1435156439> | Generating a type rem remainder 
@N:<a href="@N:MF237:@XP_HELP">MF237</a> : <a href="u:\simplevga_icestick\ledboardfont.vhdl:131:47:131:66:@N:MF237:@XP_MSG">ledboardfont.vhdl(131)</a><!@TM:1435156439> | Generating a type rem remainder 
@N:<a href="@N:MF237:@XP_HELP">MF237</a> : <a href="u:\simplevga_icestick\ledboardfont.vhdl:158:33:158:41:@N:MF237:@XP_MSG">ledboardfont.vhdl(158)</a><!@TM:1435156439> | Generating a type rem remainder 
@N:<a href="@N:MF237:@XP_HELP">MF237</a> : <a href="u:\simplevga_icestick\simplevga.vhdl:158:30:158:55:@N:MF237:@XP_MSG">simplevga.vhdl(158)</a><!@TM:1435156439> | Generating a type rem remainder 
@N:<a href="@N:MF237:@XP_HELP">MF237</a> : <a href="u:\simplevga_icestick\ledboardfont.vhdl:132:47:132:67:@N:MF237:@XP_MSG">ledboardfont.vhdl(132)</a><!@TM:1435156439> | Generating a type rem remainder 
<font color=#A52A2A>@W:<a href="@W:MO160:@XP_HELP">MO160</a> : <a href="u:\simplevga_icestick\simplevga.vhdl:82:11:82:18:@W:MO160:@XP_MSG">simplevga.vhdl(82)</a><!@TM:1435156439> | Register bit content_ram12_[3] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:MO160:@XP_HELP">MO160</a> : <a href="u:\simplevga_icestick\simplevga.vhdl:82:11:82:18:@W:MO160:@XP_MSG">simplevga.vhdl(82)</a><!@TM:1435156439> | Register bit content_ram12_[2] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:MO160:@XP_HELP">MO160</a> : <a href="u:\simplevga_icestick\simplevga.vhdl:82:11:82:18:@W:MO160:@XP_MSG">simplevga.vhdl(82)</a><!@TM:1435156439> | Register bit content_ram11_[3] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:MO160:@XP_HELP">MO160</a> : <a href="u:\simplevga_icestick\simplevga.vhdl:82:11:82:18:@W:MO160:@XP_MSG">simplevga.vhdl(82)</a><!@TM:1435156439> | Register bit content_ram11_[2] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:MO160:@XP_HELP">MO160</a> : <a href="u:\simplevga_icestick\simplevga.vhdl:82:11:82:18:@W:MO160:@XP_MSG">simplevga.vhdl(82)</a><!@TM:1435156439> | Register bit content_ram11_[1] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:MO160:@XP_HELP">MO160</a> : <a href="u:\simplevga_icestick\simplevga.vhdl:82:11:82:18:@W:MO160:@XP_MSG">simplevga.vhdl(82)</a><!@TM:1435156439> | Register bit content_ram10_[3] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:MO160:@XP_HELP">MO160</a> : <a href="u:\simplevga_icestick\simplevga.vhdl:82:11:82:18:@W:MO160:@XP_MSG">simplevga.vhdl(82)</a><!@TM:1435156439> | Register bit content_ram10_[2] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:MO160:@XP_HELP">MO160</a> : <a href="u:\simplevga_icestick\simplevga.vhdl:82:11:82:18:@W:MO160:@XP_MSG">simplevga.vhdl(82)</a><!@TM:1435156439> | Register bit content_ram10_[1] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:MO160:@XP_HELP">MO160</a> : <a href="u:\simplevga_icestick\simplevga.vhdl:82:11:82:18:@W:MO160:@XP_MSG">simplevga.vhdl(82)</a><!@TM:1435156439> | Register bit content_ram9_[2] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:MO160:@XP_HELP">MO160</a> : <a href="u:\simplevga_icestick\simplevga.vhdl:82:11:82:18:@W:MO160:@XP_MSG">simplevga.vhdl(82)</a><!@TM:1435156439> | Register bit content_ram9_[1] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:MO160:@XP_HELP">MO160</a> : <a href="u:\simplevga_icestick\simplevga.vhdl:82:11:82:18:@W:MO160:@XP_MSG">simplevga.vhdl(82)</a><!@TM:1435156439> | Register bit content_ram8_[2] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:MO160:@XP_HELP">MO160</a> : <a href="u:\simplevga_icestick\simplevga.vhdl:82:11:82:18:@W:MO160:@XP_MSG">simplevga.vhdl(82)</a><!@TM:1435156439> | Register bit content_ram8_[1] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:MO160:@XP_HELP">MO160</a> : <a href="u:\simplevga_icestick\simplevga.vhdl:82:11:82:18:@W:MO160:@XP_MSG">simplevga.vhdl(82)</a><!@TM:1435156439> | Register bit content_ram7_[3] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:MO160:@XP_HELP">MO160</a> : <a href="u:\simplevga_icestick\simplevga.vhdl:82:11:82:18:@W:MO160:@XP_MSG">simplevga.vhdl(82)</a><!@TM:1435156439> | Register bit content_ram6_[3] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:MO160:@XP_HELP">MO160</a> : <a href="u:\simplevga_icestick\simplevga.vhdl:82:11:82:18:@W:MO160:@XP_MSG">simplevga.vhdl(82)</a><!@TM:1435156439> | Register bit content_ram5_[3] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:MO160:@XP_HELP">MO160</a> : <a href="u:\simplevga_icestick\simplevga.vhdl:82:11:82:18:@W:MO160:@XP_MSG">simplevga.vhdl(82)</a><!@TM:1435156439> | Register bit content_ram5_[1] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:MO160:@XP_HELP">MO160</a> : <a href="u:\simplevga_icestick\simplevga.vhdl:82:11:82:18:@W:MO160:@XP_MSG">simplevga.vhdl(82)</a><!@TM:1435156439> | Register bit content_ram4_[3] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:MO160:@XP_HELP">MO160</a> : <a href="u:\simplevga_icestick\simplevga.vhdl:82:11:82:18:@W:MO160:@XP_MSG">simplevga.vhdl(82)</a><!@TM:1435156439> | Register bit content_ram4_[1] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:MO160:@XP_HELP">MO160</a> : <a href="u:\simplevga_icestick\simplevga.vhdl:82:11:82:18:@W:MO160:@XP_MSG">simplevga.vhdl(82)</a><!@TM:1435156439> | Register bit content_ram3_[3] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:MO160:@XP_HELP">MO160</a> : <a href="u:\simplevga_icestick\simplevga.vhdl:82:11:82:18:@W:MO160:@XP_MSG">simplevga.vhdl(82)</a><!@TM:1435156439> | Register bit content_ram3_[2] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:MO160:@XP_HELP">MO160</a> : <a href="u:\simplevga_icestick\simplevga.vhdl:82:11:82:18:@W:MO160:@XP_MSG">simplevga.vhdl(82)</a><!@TM:1435156439> | Register bit content_ram2_[3] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:MO160:@XP_HELP">MO160</a> : <a href="u:\simplevga_icestick\simplevga.vhdl:82:11:82:18:@W:MO160:@XP_MSG">simplevga.vhdl(82)</a><!@TM:1435156439> | Register bit content_ram2_[2] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:MO160:@XP_HELP">MO160</a> : <a href="u:\simplevga_icestick\simplevga.vhdl:82:11:82:18:@W:MO160:@XP_MSG">simplevga.vhdl(82)</a><!@TM:1435156439> | Register bit content_ram1_[3] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:MO160:@XP_HELP">MO160</a> : <a href="u:\simplevga_icestick\simplevga.vhdl:82:11:82:18:@W:MO160:@XP_MSG">simplevga.vhdl(82)</a><!@TM:1435156439> | Register bit content_ram1_[2] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:MO160:@XP_HELP">MO160</a> : <a href="u:\simplevga_icestick\simplevga.vhdl:82:11:82:18:@W:MO160:@XP_MSG">simplevga.vhdl(82)</a><!@TM:1435156439> | Register bit content_ram1_[1] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:MO160:@XP_HELP">MO160</a> : <a href="u:\simplevga_icestick\simplevga.vhdl:82:11:82:18:@W:MO160:@XP_MSG">simplevga.vhdl(82)</a><!@TM:1435156439> | Register bit content_ram0_[3] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:MO160:@XP_HELP">MO160</a> : <a href="u:\simplevga_icestick\simplevga.vhdl:82:11:82:18:@W:MO160:@XP_MSG">simplevga.vhdl(82)</a><!@TM:1435156439> | Register bit content_ram0_[2] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:MO160:@XP_HELP">MO160</a> : <a href="u:\simplevga_icestick\simplevga.vhdl:82:11:82:18:@W:MO160:@XP_MSG">simplevga.vhdl(82)</a><!@TM:1435156439> | Register bit content_ram0_[1] is always 0, optimizing ...</font>
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="u:\simplevga_icestick\simplevga.vhdl:82:11:82:18:@N:BN362:@XP_MSG">simplevga.vhdl(82)</a><!@TM:1435156439> | Removing sequential instance content_ram6_[1] in hierarchy view:work.SYNRAM16X4(decomp) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="u:\simplevga_icestick\simplevga.vhdl:82:11:82:18:@N:BN362:@XP_MSG">simplevga.vhdl(82)</a><!@TM:1435156439> | Removing sequential instance content_ram6_[2] in hierarchy view:work.SYNRAM16X4(decomp) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="u:\simplevga_icestick\simplevga.vhdl:82:11:82:18:@N:BN362:@XP_MSG">simplevga.vhdl(82)</a><!@TM:1435156439> | Removing sequential instance content_ram7_[1] in hierarchy view:work.SYNRAM16X4(decomp) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="u:\simplevga_icestick\simplevga.vhdl:82:11:82:18:@N:BN362:@XP_MSG">simplevga.vhdl(82)</a><!@TM:1435156439> | Removing sequential instance content_ram7_[2] in hierarchy view:work.SYNRAM16X4(decomp) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="u:\simplevga_icestick\simplevga.vhdl:82:11:82:18:@N:BN362:@XP_MSG">simplevga.vhdl(82)</a><!@TM:1435156439> | Removing sequential instance content_ram8_[3] in hierarchy view:work.SYNRAM16X4(decomp) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="u:\simplevga_icestick\simplevga.vhdl:82:11:82:18:@N:BN362:@XP_MSG">simplevga.vhdl(82)</a><!@TM:1435156439> | Removing sequential instance content_ram9_[3] in hierarchy view:work.SYNRAM16X4(decomp) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="u:\simplevga_icestick\simplevga.vhdl:82:11:82:18:@N:BN362:@XP_MSG">simplevga.vhdl(82)</a><!@TM:1435156439> | Removing sequential instance content_ram12_[1] in hierarchy view:work.SYNRAM16X4(decomp) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="u:\simplevga_icestick\simplevga.vhdl:82:11:82:18:@N:BN362:@XP_MSG">simplevga.vhdl(82)</a><!@TM:1435156439> | Removing sequential instance content_ram2_[1] in hierarchy view:work.SYNRAM16X4(decomp) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="u:\simplevga_icestick\simplevga.vhdl:82:11:82:18:@N:BN362:@XP_MSG">simplevga.vhdl(82)</a><!@TM:1435156439> | Removing sequential instance content_ram3_[1] in hierarchy view:work.SYNRAM16X4(decomp) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="u:\simplevga_icestick\simplevga.vhdl:82:11:82:18:@N:BN362:@XP_MSG">simplevga.vhdl(82)</a><!@TM:1435156439> | Removing sequential instance content_ram4_[2] in hierarchy view:work.SYNRAM16X4(decomp) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="u:\simplevga_icestick\simplevga.vhdl:82:11:82:18:@N:BN362:@XP_MSG">simplevga.vhdl(82)</a><!@TM:1435156439> | Removing sequential instance content_ram5_[2] in hierarchy view:work.SYNRAM16X4(decomp) because there are no references to its outputs 
RAM:content[0:3] took 65 registers resources during mapping

Finished factoring (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:03s; Memory used current: 77MB peak: 78MB)

RAM:content[0:3] took 78 registers resources during mapping

Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:03s; Memory used current: 77MB peak: 78MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:04s; CPU Time elapsed 0h:00m:03s; Memory used current: 79MB peak: 80MB)

RAM:content[0:3] took 91 registers resources during mapping

Starting Early Timing Optimization (Real Time elapsed 0h:00m:04s; CPU Time elapsed 0h:00m:03s; Memory used current: 80MB peak: 80MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:07s; CPU Time elapsed 0h:00m:06s; Memory used current: 84MB peak: 86MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:07s; CPU Time elapsed 0h:00m:06s; Memory used current: 83MB peak: 86MB)

RAM:content[0:3] took 104 registers resources during mapping

Finished preparing to map (Real Time elapsed 0h:00m:07s; CPU Time elapsed 0h:00m:07s; Memory used current: 83MB peak: 86MB)


Finished technology mapping (Real Time elapsed 0h:00m:09s; CPU Time elapsed 0h:00m:09s; Memory used current: 93MB peak: 95MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:09s		   -14.58ns		 380 /        46
------------------------------------------------------------




Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:11s		    -8.98ns		 447 /        46
------------------------------------------------------------



Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:11s		    -8.98ns		 447 /        46
------------------------------------------------------------

@N:<a href="@N:FX1017:@XP_HELP">FX1017</a> : <a href="u:\simplevga_icestick\simplevga.vhdl:86:4:86:14:@N:FX1017:@XP_MSG">simplevga.vhdl(86)</a><!@TM:1435156439> | SB_GB inserted on the net PixelClock.
@N:<a href="@N:FX1016:@XP_HELP">FX1016</a> : <a href="u:\simplevga_icestick\simplevga.vhdl:9:8:9:18:@N:FX1016:@XP_MSG">simplevga.vhdl(9)</a><!@TM:1435156439> | SB_GB_IO inserted on the port Clock12MHz.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:12s; CPU Time elapsed 0h:00m:12s; Memory used current: 86MB peak: 95MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:12s; CPU Time elapsed 0h:00m:12s; Memory used current: 87MB peak: 95MB)



<a name=clockReport8>#### START OF CLOCK OPTIMIZATION REPORT #####[</a>

2 non-gated/non-generated clock tree(s) driving 46 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks

===================================== Non-Gated/Non-Generated Clocks =====================================
Clock Tree ID     Driving Element           Drive Element Type     Fanout     Sample Instance             
----------------------------------------------------------------------------------------------------------
<a href="@|S:Clock12MHz_ibuf_gb_io@|E:content_content_ram8__e_0[0]@|F:@syn_sample_clock_path==CKID0001@|M:ClockId0001  @XP_NAMES_BY_PROP">ClockId0001 </a>       Clock12MHz_ibuf_gb_io     SB_GB_IO               22         content_content_ram8__e_0[0]
<a href="@|S:Clock50MHz.PLL_inst@|E:beamY[2]@|F:@syn_sample_clock_path==CKID0002@|M:ClockId0002  @XP_NAMES_BY_PROP">ClockId0002 </a>       Clock50MHz.PLL_inst       SB_PLL40_CORE          24         beamY[2]                    
==========================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]

Writing Analyst data base U:\SimpleVGA_iCEstick\SimpleVGA_iCEstick_Implmnt\SimpleVGA_iCEstick.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:13s; CPU Time elapsed 0h:00m:12s; Memory used current: 85MB peak: 95MB)

Writing Analyst data base U:\SimpleVGA_iCEstick\SimpleVGA_iCEstick_Implmnt\synwork\SimpleVGA_iCEstick_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:14s; CPU Time elapsed 0h:00m:13s; Memory used current: 85MB peak: 95MB)

Writing EDIF Netlist and constraint files
@N:<a href="@N:BW103:@XP_HELP">BW103</a> : <!@TM:1435156439> | Synopsys Constraint File time units using default value of 1ns  
@N:<a href="@N:BW107:@XP_HELP">BW107</a> : <!@TM:1435156439> | Synopsys Constraint File capacitance units using default value of 1pF  
J-2014.09L

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:15s; CPU Time elapsed 0h:00m:13s; Memory used current: 86MB peak: 95MB)


Start final timing analysis (Real Time elapsed 0h:00m:15s; CPU Time elapsed 0h:00m:13s; Memory used current: 85MB peak: 95MB)

<font color=#A52A2A>@W:<a href="@W:MT420:@XP_HELP">MT420</a> : <!@TM:1435156439> | Found inferred clock SimpleVGA|Clock12MHz with period 47.55ns. Please declare a user-defined clock on object "p:Clock12MHz"</font> 

Found clock PLL|PLLOUTCORE_derived_clock with period 47.55ns 


<a name=timingReport9>@S |##### START OF TIMING REPORT #####[</a>
# Timing Report written on Wed Jun 24 16:33:58 2015
#


Top view:               SimpleVGA
Requested Frequency:    21.0 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N:<a href="@N:MT320:@XP_HELP">MT320</a> : <!@TM:1435156439> | Timing report estimates place and route data. Please look at the place and route timing report for final timing. 

@N:<a href="@N:MT322:@XP_HELP">MT322</a> : <!@TM:1435156439> | Clock constraints cover only FF-to-FF paths associated with the clock. 



<a name=performanceSummary10>Performance Summary </a>
*******************


Worst slack in design: -8.392

                                 Requested     Estimated     Requested     Estimated                Clock                                   Clock                
Starting Clock                   Frequency     Frequency     Period        Period        Slack      Type                                    Group                
-----------------------------------------------------------------------------------------------------------------------------------------------------------------
PLL|PLLOUTCORE_derived_clock     21.0 MHz      17.9 MHz      47.554        55.946        -8.392     derived (from SimpleVGA|Clock12MHz)     Autoconstr_clkgroup_0
SimpleVGA|Clock12MHz             21.0 MHz      54.3 MHz      47.554        18.408        29.146     inferred                                Autoconstr_clkgroup_0
=================================================================================================================================================================





<a name=clockRelationships11>Clock Relationships</a>
*******************

Clocks                                                      |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
---------------------------------------------------------------------------------------------------------------------------------------------------
Starting                      Ending                        |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
---------------------------------------------------------------------------------------------------------------------------------------------------
SimpleVGA|Clock12MHz          SimpleVGA|Clock12MHz          |  47.554      36.306  |  No paths    -      |  No paths    -      |  No paths    -    
SimpleVGA|Clock12MHz          PLL|PLLOUTCORE_derived_clock  |  47.554      29.146  |  No paths    -      |  No paths    -      |  No paths    -    
PLL|PLLOUTCORE_derived_clock  PLL|PLLOUTCORE_derived_clock  |  47.554      -8.392  |  No paths    -      |  No paths    -      |  No paths    -    
===================================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



<a name=interfaceInfo12>Interface Information </a>
*********************

No IO constraint found



====================================
<a name=clockReport13>Detailed Report for Clock: PLL|PLLOUTCORE_derived_clock</a>
====================================



<a name=startingSlack14>Starting Points with Worst Slack</a>
********************************

             Starting                                                         Arrival           
Instance     Reference                        Type       Pin     Net          Time        Slack 
             Clock                                                                              
------------------------------------------------------------------------------------------------
beamX[0]     PLL|PLLOUTCORE_derived_clock     SB_DFF     Q       beamX[0]     0.540       -8.392
beamX[1]     PLL|PLLOUTCORE_derived_clock     SB_DFF     Q       beamX[1]     0.540       -8.252
beamX[2]     PLL|PLLOUTCORE_derived_clock     SB_DFF     Q       beamX[2]     0.540       -8.111
beamX[3]     PLL|PLLOUTCORE_derived_clock     SB_DFF     Q       beamX[3]     0.540       -7.971
beamX[4]     PLL|PLLOUTCORE_derived_clock     SB_DFF     Q       beamX[4]     0.540       -7.831
beamX[5]     PLL|PLLOUTCORE_derived_clock     SB_DFF     Q       beamX[5]     0.540       -7.691
beamX[6]     PLL|PLLOUTCORE_derived_clock     SB_DFF     Q       beamX[6]     0.540       -7.551
beamX[9]     PLL|PLLOUTCORE_derived_clock     SB_DFF     Q       beamX[9]     0.540       -7.525
beamX[7]     PLL|PLLOUTCORE_derived_clock     SB_DFF     Q       beamX[7]     0.540       -7.410
beamX[8]     PLL|PLLOUTCORE_derived_clock     SB_DFF     Q       beamX[8]     0.540       -7.270
================================================================================================


<a name=endingSlack15>Ending Points with Worst Slack</a>
******************************

              Starting                                                             Required           
Instance      Reference                        Type        Pin     Net             Time         Slack 
              Clock                                                                                   
------------------------------------------------------------------------------------------------------
Pixel         PLL|PLLOUTCORE_derived_clock     SB_DFF      D       Pixel_0         47.449       -8.392
beamY[3]      PLL|PLLOUTCORE_derived_clock     SB_DFFE     D       beamY_3[3]      47.449       38.161
beamY[4]      PLL|PLLOUTCORE_derived_clock     SB_DFFE     D       beamY_3[4]      47.449       38.161
beamY[7]      PLL|PLLOUTCORE_derived_clock     SB_DFFE     D       beamY_3[7]      47.449       38.161
beamY[0]      PLL|PLLOUTCORE_derived_clock     SB_DFF      D       beamY_2         47.449       38.196
beamY[9]      PLL|PLLOUTCORE_derived_clock     SB_DFFE     D       beamY_3[9]      47.449       38.196
beamX[4]      PLL|PLLOUTCORE_derived_clock     SB_DFF      D       beamX_3[4]      47.449       38.224
beamX[0]      PLL|PLLOUTCORE_derived_clock     SB_DFF      D       beamX_3[0]      47.449       38.231
beamY[1]      PLL|PLLOUTCORE_derived_clock     SB_DFF      D       beamY_1         47.449       38.231
beamX[10]     PLL|PLLOUTCORE_derived_clock     SB_DFF      D       beamX_3[10]     47.449       38.259
======================================================================================================



<a name=worstPaths16>Worst Path Information</a>
<a href="U:\SimpleVGA_iCEstick\SimpleVGA_iCEstick_Implmnt\SimpleVGA_iCEstick.srr:srsfU:\SimpleVGA_iCEstick\SimpleVGA_iCEstick_Implmnt\SimpleVGA_iCEstick.srs:fp:33391:58501:@XP_NAMES_GATE">View Worst Path in Analyst</a>
***********************


Path information for path number 1: 
      Requested Period:                      47.554
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         47.449

    - Propagation time:                      55.841
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -8.392

    Number of logic level(s):                61
    Starting point:                          beamX[0] / Q
    Ending point:                            Pixel / D
    The start point is clocked by            PLL|PLLOUTCORE_derived_clock [rising] on pin C
    The end   point is clocked by            PLL|PLLOUTCORE_derived_clock [rising] on pin C

Instance / Net                                                                      Pin      Pin               Arrival     No. of    
Name                                                                   Type         Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------------------------------
beamX[0]                                                               SB_DFF       Q        Out     0.540     0.540       -         
beamX[0]                                                               Net          -        -       0.834     -           15        
un5_visiblex_cry_0_c                                                   SB_CARRY     I0       In      -         1.374       -         
un5_visiblex_cry_0_c                                                   SB_CARRY     CO       Out     0.258     1.632       -         
un5_visiblex_cry_0                                                     Net          -        -       0.014     -           2         
un5_visiblex_cry_1_c                                                   SB_CARRY     CI       In      -         1.646       -         
un5_visiblex_cry_1_c                                                   SB_CARRY     CO       Out     0.126     1.772       -         
un5_visiblex_cry_1                                                     Net          -        -       0.014     -           2         
un5_visiblex_cry_2_c                                                   SB_CARRY     CI       In      -         1.786       -         
un5_visiblex_cry_2_c                                                   SB_CARRY     CO       Out     0.126     1.912       -         
un5_visiblex_cry_2                                                     Net          -        -       0.014     -           2         
un5_visiblex_cry_3_c                                                   SB_CARRY     CI       In      -         1.926       -         
un5_visiblex_cry_3_c                                                   SB_CARRY     CO       Out     0.126     2.052       -         
un5_visiblex_cry_3                                                     Net          -        -       0.014     -           2         
un5_visiblex_cry_4_c                                                   SB_CARRY     CI       In      -         2.066       -         
un5_visiblex_cry_4_c                                                   SB_CARRY     CO       Out     0.126     2.192       -         
un5_visiblex_cry_4                                                     Net          -        -       0.014     -           2         
un5_visiblex_cry_5_c                                                   SB_CARRY     CI       In      -         2.206       -         
un5_visiblex_cry_5_c                                                   SB_CARRY     CO       Out     0.126     2.333       -         
un5_visiblex_cry_5                                                     Net          -        -       0.014     -           2         
un5_visiblex_cry_6_c                                                   SB_CARRY     CI       In      -         2.346       -         
un5_visiblex_cry_6_c                                                   SB_CARRY     CO       Out     0.126     2.473       -         
un5_visiblex_cry_6                                                     Net          -        -       0.014     -           2         
un5_visiblex_cry_7_c                                                   SB_CARRY     CI       In      -         2.487       -         
un5_visiblex_cry_7_c                                                   SB_CARRY     CO       Out     0.126     2.613       -         
un5_visiblex_cry_7                                                     Net          -        -       0.014     -           2         
un5_visiblex_cry_8_c                                                   SB_CARRY     CI       In      -         2.627       -         
un5_visiblex_cry_8_c                                                   SB_CARRY     CO       Out     0.126     2.753       -         
un5_visiblex_cry_8                                                     Net          -        -       0.386     -           1         
un5_visiblex_cry_8_c_RNI1D62                                           SB_LUT4      I3       In      -         3.139       -         
un5_visiblex_cry_8_c_RNI1D62                                           SB_LUT4      O        Out     0.316     3.455       -         
charx_if_generate_plus\.mult1_un26_sum_axb_3                           Net          -        -       1.371     -           11        
un5_visiblex_cry_8_c_RNI1D62_2                                         SB_LUT4      I0       In      -         4.826       -         
un5_visiblex_cry_8_c_RNI1D62_2                                         SB_LUT4      O        Out     0.449     5.274       -         
charx_if_generate_plus\.mult1_un26_sum_axb_3_i                         Net          -        -       0.905     -           2         
charx_if_generate_plus\.mult1_un26_sum_cry_2_c                         SB_CARRY     I0       In      -         6.180       -         
charx_if_generate_plus\.mult1_un26_sum_cry_2_c                         SB_CARRY     CO       Out     0.258     6.437       -         
charx_if_generate_plus\.mult1_un26_sum_cry_2                           Net          -        -       0.014     -           2         
charx_if_generate_plus\.mult1_un26_sum_cry_3_c                         SB_CARRY     CI       In      -         6.451       -         
charx_if_generate_plus\.mult1_un26_sum_cry_3_c                         SB_CARRY     CO       Out     0.126     6.577       -         
charx_if_generate_plus\.mult1_un26_sum_cry_3                           Net          -        -       0.014     -           2         
charx_if_generate_plus\.mult1_un26_sum_cry_4_c                         SB_CARRY     CI       In      -         6.591       -         
charx_if_generate_plus\.mult1_un26_sum_cry_4_c                         SB_CARRY     CO       Out     0.126     6.717       -         
charx_if_generate_plus\.mult1_un26_sum_cry_4                           Net          -        -       0.386     -           3         
charx_if_generate_plus\.mult1_un26_sum_cry_4_c_RNIISU5                 SB_LUT4      I3       In      -         7.103       -         
charx_if_generate_plus\.mult1_un26_sum_cry_4_c_RNIISU5                 SB_LUT4      O        Out     0.287     7.391       -         
charx_if_generate_plus\.mult1_un26_sum_cry_4_c_RNIISU5                 Net          -        -       1.371     -           4         
charx_if_generate_plus\.mult1_un26_sum_cry_4_c_RNIISU5_0               SB_LUT4      I0       In      -         8.762       -         
charx_if_generate_plus\.mult1_un26_sum_cry_4_c_RNIISU5_0               SB_LUT4      O        Out     0.449     9.211       -         
charx_if_generate_plus\.mult1_un26_sum_i[5]                            Net          -        -       0.905     -           2         
charx_if_generate_plus\.mult1_un33_sum_cry_4_c                         SB_CARRY     I0       In      -         10.116      -         
charx_if_generate_plus\.mult1_un33_sum_cry_4_c                         SB_CARRY     CO       Out     0.258     10.373      -         
charx_if_generate_plus\.mult1_un33_sum_cry_4                           Net          -        -       0.386     -           1         
charx_if_generate_plus\.mult1_un33_sum_cry_4_c_RNIK99Q                 SB_LUT4      I3       In      -         10.759      -         
charx_if_generate_plus\.mult1_un33_sum_cry_4_c_RNIK99Q                 SB_LUT4      O        Out     0.316     11.075      -         
charx_if_generate_plus\.mult1_un33_sum_cry_4_c_RNIK99Q                 Net          -        -       1.371     -           4         
charx_if_generate_plus\.mult1_un33_sum_cry_4_c_RNIK99Q_0               SB_LUT4      I0       In      -         12.446      -         
charx_if_generate_plus\.mult1_un33_sum_cry_4_c_RNIK99Q_0               SB_LUT4      O        Out     0.449     12.895      -         
charx_if_generate_plus\.mult1_un33_sum_i[5]                            Net          -        -       0.905     -           4         
charx_if_generate_plus\.mult1_un40_sum_cry_2_c                         SB_CARRY     I0       In      -         13.800      -         
charx_if_generate_plus\.mult1_un40_sum_cry_2_c                         SB_CARRY     CO       Out     0.258     14.057      -         
charx_if_generate_plus\.mult1_un40_sum_cry_2                           Net          -        -       0.014     -           2         
charx_if_generate_plus\.mult1_un40_sum_cry_3_c                         SB_CARRY     CI       In      -         14.071      -         
charx_if_generate_plus\.mult1_un40_sum_cry_3_c                         SB_CARRY     CO       Out     0.126     14.197      -         
charx_if_generate_plus\.mult1_un40_sum_cry_3                           Net          -        -       0.014     -           2         
charx_if_generate_plus\.mult1_un40_sum_cry_4_c                         SB_CARRY     CI       In      -         14.211      -         
charx_if_generate_plus\.mult1_un40_sum_cry_4_c                         SB_CARRY     CO       Out     0.126     14.338      -         
charx_if_generate_plus\.mult1_un40_sum_cry_4                           Net          -        -       0.386     -           1         
charx_if_generate_plus\.mult1_un40_sum_cry_4_c_RNIKTTM1                SB_LUT4      I3       In      -         14.724      -         
charx_if_generate_plus\.mult1_un40_sum_cry_4_c_RNIKTTM1                SB_LUT4      O        Out     0.316     15.039      -         
charx_if_generate_plus\.mult1_un40_sum_cry_4_c_RNIKTTM1                Net          -        -       1.371     -           4         
charx_if_generate_plus\.mult1_un40_sum_cry_4_c_RNIKTTM1_0              SB_LUT4      I0       In      -         16.410      -         
charx_if_generate_plus\.mult1_un40_sum_cry_4_c_RNIKTTM1_0              SB_LUT4      O        Out     0.449     16.859      -         
charx_if_generate_plus\.mult1_un40_sum_i[5]                            Net          -        -       0.905     -           4         
charx_if_generate_plus\.mult1_un47_sum_cry_2_c                         SB_CARRY     I0       In      -         17.764      -         
charx_if_generate_plus\.mult1_un47_sum_cry_2_c                         SB_CARRY     CO       Out     0.258     18.021      -         
charx_if_generate_plus\.mult1_un47_sum_cry_2                           Net          -        -       0.014     -           2         
charx_if_generate_plus\.mult1_un47_sum_cry_3_c                         SB_CARRY     CI       In      -         18.035      -         
charx_if_generate_plus\.mult1_un47_sum_cry_3_c                         SB_CARRY     CO       Out     0.126     18.162      -         
charx_if_generate_plus\.mult1_un47_sum_cry_3                           Net          -        -       0.014     -           2         
charx_if_generate_plus\.mult1_un47_sum_cry_4_c                         SB_CARRY     CI       In      -         18.176      -         
charx_if_generate_plus\.mult1_un47_sum_cry_4_c                         SB_CARRY     CO       Out     0.126     18.302      -         
charx_if_generate_plus\.mult1_un47_sum_cry_4                           Net          -        -       0.386     -           1         
charx_if_generate_plus\.mult1_un47_sum_cry_4_c_RNIQNMI3                SB_LUT4      I3       In      -         18.688      -         
charx_if_generate_plus\.mult1_un47_sum_cry_4_c_RNIQNMI3                SB_LUT4      O        Out     0.316     19.003      -         
charx_if_generate_plus\.mult1_un47_sum_cry_4_c_RNIQNMI3                Net          -        -       1.371     -           5         
charx_if_generate_plus\.mult1_un47_sum_cry_4_c_RNIQNMI3_0              SB_LUT4      I0       In      -         20.374      -         
charx_if_generate_plus\.mult1_un47_sum_cry_4_c_RNIQNMI3_0              SB_LUT4      O        Out     0.449     20.823      -         
charx_if_generate_plus\.mult1_un47_sum_i[5]                            Net          -        -       0.905     -           2         
charx_if_generate_plus\.mult1_un54_sum_cry_2_c                         SB_CARRY     I0       In      -         21.728      -         
charx_if_generate_plus\.mult1_un54_sum_cry_2_c                         SB_CARRY     CO       Out     0.258     21.986      -         
charx_if_generate_plus\.mult1_un54_sum_cry_2                           Net          -        -       0.014     -           2         
charx_if_generate_plus\.mult1_un54_sum_cry_3_c                         SB_CARRY     CI       In      -         22.000      -         
charx_if_generate_plus\.mult1_un54_sum_cry_3_c                         SB_CARRY     CO       Out     0.126     22.126      -         
charx_if_generate_plus\.mult1_un54_sum_cry_3                           Net          -        -       0.014     -           2         
charx_if_generate_plus\.mult1_un54_sum_cry_4_c                         SB_CARRY     CI       In      -         22.140      -         
charx_if_generate_plus\.mult1_un54_sum_cry_4_c                         SB_CARRY     CO       Out     0.126     22.266      -         
charx_if_generate_plus\.mult1_un54_sum_cry_4                           Net          -        -       0.386     -           1         
charx_if_generate_plus\.mult1_un54_sum_cry_4_c_RNIJRIA7                SB_LUT4      I3       In      -         22.652      -         
charx_if_generate_plus\.mult1_un54_sum_cry_4_c_RNIJRIA7                SB_LUT4      O        Out     0.316     22.968      -         
charx_if_generate_plus\.mult1_un54_sum_cry_4_c_RNIJRIA7                Net          -        -       1.371     -           4         
charx_if_generate_plus\.mult1_un54_sum_cry_4_c_RNIJRIA7_0              SB_LUT4      I0       In      -         24.339      -         
charx_if_generate_plus\.mult1_un54_sum_cry_4_c_RNIJRIA7_0              SB_LUT4      O        Out     0.449     24.788      -         
charx_if_generate_plus\.mult1_un54_sum_i[5]                            Net          -        -       0.905     -           4         
charx_if_generate_plus\.mult1_un61_sum_cry_2_c                         SB_CARRY     I0       In      -         25.692      -         
charx_if_generate_plus\.mult1_un61_sum_cry_2_c                         SB_CARRY     CO       Out     0.258     25.950      -         
charx_if_generate_plus\.mult1_un61_sum_cry_2                           Net          -        -       0.014     -           2         
charx_if_generate_plus\.mult1_un61_sum_cry_3_c                         SB_CARRY     CI       In      -         25.964      -         
charx_if_generate_plus\.mult1_un61_sum_cry_3_c                         SB_CARRY     CO       Out     0.126     26.090      -         
charx_if_generate_plus\.mult1_un61_sum_cry_3                           Net          -        -       0.014     -           2         
charx_if_generate_plus\.mult1_un61_sum_cry_4_c                         SB_CARRY     CI       In      -         26.104      -         
charx_if_generate_plus\.mult1_un61_sum_cry_4_c                         SB_CARRY     CO       Out     0.126     26.230      -         
charx_if_generate_plus\.mult1_un61_sum_cry_4                           Net          -        -       0.386     -           1         
charx_if_generate_plus\.mult1_un61_sum_cry_4_c_RNIMRTUG                SB_LUT4      I3       In      -         26.616      -         
charx_if_generate_plus\.mult1_un61_sum_cry_4_c_RNIMRTUG                SB_LUT4      O        Out     0.316     26.932      -         
charx_if_generate_plus\.mult1_un61_sum_cry_4_c_RNIMRTUG                Net          -        -       1.371     -           4         
charx_if_generate_plus\.mult1_un61_sum_cry_4_c_RNIMRTUG_0              SB_LUT4      I0       In      -         28.303      -         
charx_if_generate_plus\.mult1_un61_sum_cry_4_c_RNIMRTUG_0              SB_LUT4      O        Out     0.449     28.752      -         
charx_if_generate_plus\.mult1_un61_sum_i[5]                            Net          -        -       0.905     -           4         
charx_if_generate_plus\.mult1_un68_sum_cry_2_c                         SB_CARRY     I0       In      -         29.657      -         
charx_if_generate_plus\.mult1_un68_sum_cry_2_c                         SB_CARRY     CO       Out     0.258     29.914      -         
charx_if_generate_plus\.mult1_un68_sum_cry_2                           Net          -        -       0.014     -           2         
charx_if_generate_plus\.mult1_un68_sum_cry_3_c                         SB_CARRY     CI       In      -         29.928      -         
charx_if_generate_plus\.mult1_un68_sum_cry_3_c                         SB_CARRY     CO       Out     0.126     30.055      -         
charx_if_generate_plus\.mult1_un68_sum_cry_3                           Net          -        -       0.014     -           2         
charx_if_generate_plus\.mult1_un68_sum_cry_4_c                         SB_CARRY     CI       In      -         30.069      -         
charx_if_generate_plus\.mult1_un68_sum_cry_4_c                         SB_CARRY     CO       Out     0.126     30.195      -         
charx_if_generate_plus\.mult1_un68_sum_cry_4                           Net          -        -       0.386     -           1         
charx_if_generate_plus\.mult1_un68_sum_cry_4_c_RNITFFAU                SB_LUT4      I3       In      -         30.581      -         
charx_if_generate_plus\.mult1_un68_sum_cry_4_c_RNITFFAU                SB_LUT4      O        Out     0.316     30.896      -         
charx_if_generate_plus\.mult1_un68_sum_cry_4_c_RNITFFAU                Net          -        -       1.371     -           4         
charx_if_generate_plus\.mult1_un68_sum_cry_3_c_RNIFS1PQ1               SB_LUT4      I0       In      -         32.267      -         
charx_if_generate_plus\.mult1_un68_sum_cry_3_c_RNIFS1PQ1               SB_LUT4      O        Out     0.449     32.716      -         
charx_if_generate_plus\.mult1_un75_sum_axb_5                           Net          -        -       1.371     -           1         
charx_if_generate_plus\.mult1_un75_sum_cry_4_c_RNI5E63R1               SB_LUT4      I0       In      -         34.087      -         
charx_if_generate_plus\.mult1_un75_sum_cry_4_c_RNI5E63R1               SB_LUT4      O        Out     0.449     34.536      -         
charx_if_generate_plus\.mult1_un75_sum_cry_4_c_RNI5E63R1               Net          -        -       1.371     -           6         
font\.un3_pixel_if_generate_plus\.mult1_un25_sum_cry_1_c_RNO           SB_LUT4      I2       In      -         35.907      -         
font\.un3_pixel_if_generate_plus\.mult1_un25_sum_cry_1_c_RNO           SB_LUT4      O        Out     0.379     36.286      -         
font\.un3_pixel_if_generate_plus\.mult1_un25_sum_cry_1_c_RNO           Net          -        -       0.905     -           1         
font\.un3_pixel_if_generate_plus\.mult1_un25_sum_cry_1_c               SB_CARRY     I0       In      -         37.191      -         
font\.un3_pixel_if_generate_plus\.mult1_un25_sum_cry_1_c               SB_CARRY     CO       Out     0.258     37.448      -         
font\.un3_pixel_if_generate_plus\.mult1_un25_sum_cry_1                 Net          -        -       0.014     -           2         
font\.un3_pixel_if_generate_plus\.mult1_un25_sum_cry_2_c               SB_CARRY     CI       In      -         37.462      -         
font\.un3_pixel_if_generate_plus\.mult1_un25_sum_cry_2_c               SB_CARRY     CO       Out     0.126     37.588      -         
font\.un3_pixel_if_generate_plus\.mult1_un25_sum_cry_2                 Net          -        -       0.014     -           2         
font\.un3_pixel_if_generate_plus\.mult1_un25_sum_cry_3_c               SB_CARRY     CI       In      -         37.602      -         
font\.un3_pixel_if_generate_plus\.mult1_un25_sum_cry_3_c               SB_CARRY     CO       Out     0.126     37.728      -         
font\.un3_pixel_if_generate_plus\.mult1_un25_sum_cry_3                 Net          -        -       0.014     -           2         
font\.un3_pixel_if_generate_plus\.mult1_un25_sum_cry_4_c               SB_CARRY     CI       In      -         37.743      -         
font\.un3_pixel_if_generate_plus\.mult1_un25_sum_cry_4_c               SB_CARRY     CO       Out     0.126     37.869      -         
font\.un3_pixel_if_generate_plus\.mult1_un25_sum_cry_4                 Net          -        -       0.386     -           3         
font\.un3_pixel_if_generate_plus\.mult1_un25_sum_cry_4_c_RNIN803       SB_LUT4      I3       In      -         38.255      -         
font\.un3_pixel_if_generate_plus\.mult1_un25_sum_cry_4_c_RNIN803       SB_LUT4      O        Out     0.287     38.542      -         
font\.un3_pixel_if_generate_plus\.mult1_un25_sum_cry_4_c_RNIN803       Net          -        -       1.371     -           4         
font\.un3_pixel_if_generate_plus\.mult1_un32_sum_cry_4_c_inv           SB_LUT4      I0       In      -         39.913      -         
font\.un3_pixel_if_generate_plus\.mult1_un32_sum_cry_4_c_inv           SB_LUT4      O        Out     0.449     40.362      -         
font\.un3_pixel_if_generate_plus\.mult1_un25_sum_i[5]                  Net          -        -       0.905     -           2         
font\.un3_pixel_if_generate_plus\.mult1_un32_sum_cry_4_c               SB_CARRY     I0       In      -         41.267      -         
font\.un3_pixel_if_generate_plus\.mult1_un32_sum_cry_4_c               SB_CARRY     CO       Out     0.258     41.525      -         
font\.un3_pixel_if_generate_plus\.mult1_un32_sum_cry_4                 Net          -        -       0.386     -           1         
font\.un3_pixel_if_generate_plus\.mult1_un32_sum_cry_4_c_RNIFTKPB3     SB_LUT4      I3       In      -         41.910      -         
font\.un3_pixel_if_generate_plus\.mult1_un32_sum_cry_4_c_RNIFTKPB3     SB_LUT4      O        Out     0.316     42.226      -         
font\.un3_pixel_if_generate_plus\.mult1_un32_sum_cry_4_c_RNIFTKPB3     Net          -        -       1.371     -           13        
font\.un3_pixel_if_generate_plus\.mult1_un32_sum_cry_1_c_RNIAQ1S27     SB_LUT4      I2       In      -         43.597      -         
font\.un3_pixel_if_generate_plus\.mult1_un32_sum_cry_1_c_RNIAQ1S27     SB_LUT4      O        Out     0.379     43.976      -         
g2_1                                                                   Net          -        -       1.371     -           2         
Pixel_RNO_74                                                           SB_LUT4      I2       In      -         45.347      -         
Pixel_RNO_74                                                           SB_LUT4      O        Out     0.379     45.725      -         
N_7                                                                    Net          -        -       1.371     -           1         
Pixel_RNO_58                                                           SB_LUT4      I0       In      -         47.096      -         
Pixel_RNO_58                                                           SB_LUT4      O        Out     0.449     47.545      -         
g1_1_0                                                                 Net          -        -       1.371     -           1         
Pixel_RNO_34                                                           SB_LUT4      I3       In      -         48.916      -         
Pixel_RNO_34                                                           SB_LUT4      O        Out     0.316     49.232      -         
g1_1                                                                   Net          -        -       1.371     -           1         
Pixel_RNO_12                                                           SB_LUT4      I2       In      -         50.603      -         
Pixel_RNO_12                                                           SB_LUT4      O        Out     0.351     50.953      -         
g0_5                                                                   Net          -        -       1.371     -           1         
Pixel_RNO_3                                                            SB_LUT4      I2       In      -         52.325      -         
Pixel_RNO_3                                                            SB_LUT4      O        Out     0.351     52.675      -         
g0_4                                                                   Net          -        -       1.371     -           1         
Pixel_RNO                                                              SB_LUT4      I3       In      -         54.046      -         
Pixel_RNO                                                              SB_LUT4      O        Out     0.287     54.334      -         
Pixel_0                                                                Net          -        -       1.507     -           1         
Pixel                                                                  SB_DFF       D        In      -         55.841      -         
=====================================================================================================================================
Total path delay (propagation time + setup) of 55.946 is 16.600(29.7%) logic and 39.346(70.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      47.554
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         47.449

    - Propagation time:                      55.700
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -8.252

    Number of logic level(s):                60
    Starting point:                          beamX[1] / Q
    Ending point:                            Pixel / D
    The start point is clocked by            PLL|PLLOUTCORE_derived_clock [rising] on pin C
    The end   point is clocked by            PLL|PLLOUTCORE_derived_clock [rising] on pin C

Instance / Net                                                                      Pin      Pin               Arrival     No. of    
Name                                                                   Type         Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------------------------------
beamX[1]                                                               SB_DFF       Q        Out     0.540     0.540       -         
beamX[1]                                                               Net          -        -       0.834     -           6         
un5_visiblex_cry_1_c                                                   SB_CARRY     I0       In      -         1.374       -         
un5_visiblex_cry_1_c                                                   SB_CARRY     CO       Out     0.258     1.632       -         
un5_visiblex_cry_1                                                     Net          -        -       0.014     -           2         
un5_visiblex_cry_2_c                                                   SB_CARRY     CI       In      -         1.646       -         
un5_visiblex_cry_2_c                                                   SB_CARRY     CO       Out     0.126     1.772       -         
un5_visiblex_cry_2                                                     Net          -        -       0.014     -           2         
un5_visiblex_cry_3_c                                                   SB_CARRY     CI       In      -         1.786       -         
un5_visiblex_cry_3_c                                                   SB_CARRY     CO       Out     0.126     1.912       -         
un5_visiblex_cry_3                                                     Net          -        -       0.014     -           2         
un5_visiblex_cry_4_c                                                   SB_CARRY     CI       In      -         1.926       -         
un5_visiblex_cry_4_c                                                   SB_CARRY     CO       Out     0.126     2.052       -         
un5_visiblex_cry_4                                                     Net          -        -       0.014     -           2         
un5_visiblex_cry_5_c                                                   SB_CARRY     CI       In      -         2.066       -         
un5_visiblex_cry_5_c                                                   SB_CARRY     CO       Out     0.126     2.192       -         
un5_visiblex_cry_5                                                     Net          -        -       0.014     -           2         
un5_visiblex_cry_6_c                                                   SB_CARRY     CI       In      -         2.206       -         
un5_visiblex_cry_6_c                                                   SB_CARRY     CO       Out     0.126     2.333       -         
un5_visiblex_cry_6                                                     Net          -        -       0.014     -           2         
un5_visiblex_cry_7_c                                                   SB_CARRY     CI       In      -         2.346       -         
un5_visiblex_cry_7_c                                                   SB_CARRY     CO       Out     0.126     2.473       -         
un5_visiblex_cry_7                                                     Net          -        -       0.014     -           2         
un5_visiblex_cry_8_c                                                   SB_CARRY     CI       In      -         2.487       -         
un5_visiblex_cry_8_c                                                   SB_CARRY     CO       Out     0.126     2.613       -         
un5_visiblex_cry_8                                                     Net          -        -       0.386     -           1         
un5_visiblex_cry_8_c_RNI1D62                                           SB_LUT4      I3       In      -         2.999       -         
un5_visiblex_cry_8_c_RNI1D62                                           SB_LUT4      O        Out     0.316     3.314       -         
charx_if_generate_plus\.mult1_un26_sum_axb_3                           Net          -        -       1.371     -           11        
un5_visiblex_cry_8_c_RNI1D62_2                                         SB_LUT4      I0       In      -         4.686       -         
un5_visiblex_cry_8_c_RNI1D62_2                                         SB_LUT4      O        Out     0.449     5.134       -         
charx_if_generate_plus\.mult1_un26_sum_axb_3_i                         Net          -        -       0.905     -           2         
charx_if_generate_plus\.mult1_un26_sum_cry_2_c                         SB_CARRY     I0       In      -         6.039       -         
charx_if_generate_plus\.mult1_un26_sum_cry_2_c                         SB_CARRY     CO       Out     0.258     6.297       -         
charx_if_generate_plus\.mult1_un26_sum_cry_2                           Net          -        -       0.014     -           2         
charx_if_generate_plus\.mult1_un26_sum_cry_3_c                         SB_CARRY     CI       In      -         6.311       -         
charx_if_generate_plus\.mult1_un26_sum_cry_3_c                         SB_CARRY     CO       Out     0.126     6.437       -         
charx_if_generate_plus\.mult1_un26_sum_cry_3                           Net          -        -       0.014     -           2         
charx_if_generate_plus\.mult1_un26_sum_cry_4_c                         SB_CARRY     CI       In      -         6.451       -         
charx_if_generate_plus\.mult1_un26_sum_cry_4_c                         SB_CARRY     CO       Out     0.126     6.577       -         
charx_if_generate_plus\.mult1_un26_sum_cry_4                           Net          -        -       0.386     -           3         
charx_if_generate_plus\.mult1_un26_sum_cry_4_c_RNIISU5                 SB_LUT4      I3       In      -         6.963       -         
charx_if_generate_plus\.mult1_un26_sum_cry_4_c_RNIISU5                 SB_LUT4      O        Out     0.287     7.251       -         
charx_if_generate_plus\.mult1_un26_sum_cry_4_c_RNIISU5                 Net          -        -       1.371     -           4         
charx_if_generate_plus\.mult1_un26_sum_cry_4_c_RNIISU5_0               SB_LUT4      I0       In      -         8.622       -         
charx_if_generate_plus\.mult1_un26_sum_cry_4_c_RNIISU5_0               SB_LUT4      O        Out     0.449     9.070       -         
charx_if_generate_plus\.mult1_un26_sum_i[5]                            Net          -        -       0.905     -           2         
charx_if_generate_plus\.mult1_un33_sum_cry_4_c                         SB_CARRY     I0       In      -         9.976       -         
charx_if_generate_plus\.mult1_un33_sum_cry_4_c                         SB_CARRY     CO       Out     0.258     10.233      -         
charx_if_generate_plus\.mult1_un33_sum_cry_4                           Net          -        -       0.386     -           1         
charx_if_generate_plus\.mult1_un33_sum_cry_4_c_RNIK99Q                 SB_LUT4      I3       In      -         10.619      -         
charx_if_generate_plus\.mult1_un33_sum_cry_4_c_RNIK99Q                 SB_LUT4      O        Out     0.316     10.935      -         
charx_if_generate_plus\.mult1_un33_sum_cry_4_c_RNIK99Q                 Net          -        -       1.371     -           4         
charx_if_generate_plus\.mult1_un33_sum_cry_4_c_RNIK99Q_0               SB_LUT4      I0       In      -         12.306      -         
charx_if_generate_plus\.mult1_un33_sum_cry_4_c_RNIK99Q_0               SB_LUT4      O        Out     0.449     12.754      -         
charx_if_generate_plus\.mult1_un33_sum_i[5]                            Net          -        -       0.905     -           4         
charx_if_generate_plus\.mult1_un40_sum_cry_2_c                         SB_CARRY     I0       In      -         13.659      -         
charx_if_generate_plus\.mult1_un40_sum_cry_2_c                         SB_CARRY     CO       Out     0.258     13.917      -         
charx_if_generate_plus\.mult1_un40_sum_cry_2                           Net          -        -       0.014     -           2         
charx_if_generate_plus\.mult1_un40_sum_cry_3_c                         SB_CARRY     CI       In      -         13.931      -         
charx_if_generate_plus\.mult1_un40_sum_cry_3_c                         SB_CARRY     CO       Out     0.126     14.057      -         
charx_if_generate_plus\.mult1_un40_sum_cry_3                           Net          -        -       0.014     -           2         
charx_if_generate_plus\.mult1_un40_sum_cry_4_c                         SB_CARRY     CI       In      -         14.071      -         
charx_if_generate_plus\.mult1_un40_sum_cry_4_c                         SB_CARRY     CO       Out     0.126     14.197      -         
charx_if_generate_plus\.mult1_un40_sum_cry_4                           Net          -        -       0.386     -           1         
charx_if_generate_plus\.mult1_un40_sum_cry_4_c_RNIKTTM1                SB_LUT4      I3       In      -         14.583      -         
charx_if_generate_plus\.mult1_un40_sum_cry_4_c_RNIKTTM1                SB_LUT4      O        Out     0.316     14.899      -         
charx_if_generate_plus\.mult1_un40_sum_cry_4_c_RNIKTTM1                Net          -        -       1.371     -           4         
charx_if_generate_plus\.mult1_un40_sum_cry_4_c_RNIKTTM1_0              SB_LUT4      I0       In      -         16.270      -         
charx_if_generate_plus\.mult1_un40_sum_cry_4_c_RNIKTTM1_0              SB_LUT4      O        Out     0.449     16.719      -         
charx_if_generate_plus\.mult1_un40_sum_i[5]                            Net          -        -       0.905     -           4         
charx_if_generate_plus\.mult1_un47_sum_cry_2_c                         SB_CARRY     I0       In      -         17.624      -         
charx_if_generate_plus\.mult1_un47_sum_cry_2_c                         SB_CARRY     CO       Out     0.258     17.881      -         
charx_if_generate_plus\.mult1_un47_sum_cry_2                           Net          -        -       0.014     -           2         
charx_if_generate_plus\.mult1_un47_sum_cry_3_c                         SB_CARRY     CI       In      -         17.895      -         
charx_if_generate_plus\.mult1_un47_sum_cry_3_c                         SB_CARRY     CO       Out     0.126     18.021      -         
charx_if_generate_plus\.mult1_un47_sum_cry_3                           Net          -        -       0.014     -           2         
charx_if_generate_plus\.mult1_un47_sum_cry_4_c                         SB_CARRY     CI       In      -         18.035      -         
charx_if_generate_plus\.mult1_un47_sum_cry_4_c                         SB_CARRY     CO       Out     0.126     18.162      -         
charx_if_generate_plus\.mult1_un47_sum_cry_4                           Net          -        -       0.386     -           1         
charx_if_generate_plus\.mult1_un47_sum_cry_4_c_RNIQNMI3                SB_LUT4      I3       In      -         18.548      -         
charx_if_generate_plus\.mult1_un47_sum_cry_4_c_RNIQNMI3                SB_LUT4      O        Out     0.316     18.863      -         
charx_if_generate_plus\.mult1_un47_sum_cry_4_c_RNIQNMI3                Net          -        -       1.371     -           5         
charx_if_generate_plus\.mult1_un47_sum_cry_4_c_RNIQNMI3_0              SB_LUT4      I0       In      -         20.234      -         
charx_if_generate_plus\.mult1_un47_sum_cry_4_c_RNIQNMI3_0              SB_LUT4      O        Out     0.449     20.683      -         
charx_if_generate_plus\.mult1_un47_sum_i[5]                            Net          -        -       0.905     -           2         
charx_if_generate_plus\.mult1_un54_sum_cry_2_c                         SB_CARRY     I0       In      -         21.588      -         
charx_if_generate_plus\.mult1_un54_sum_cry_2_c                         SB_CARRY     CO       Out     0.258     21.846      -         
charx_if_generate_plus\.mult1_un54_sum_cry_2                           Net          -        -       0.014     -           2         
charx_if_generate_plus\.mult1_un54_sum_cry_3_c                         SB_CARRY     CI       In      -         21.860      -         
charx_if_generate_plus\.mult1_un54_sum_cry_3_c                         SB_CARRY     CO       Out     0.126     21.986      -         
charx_if_generate_plus\.mult1_un54_sum_cry_3                           Net          -        -       0.014     -           2         
charx_if_generate_plus\.mult1_un54_sum_cry_4_c                         SB_CARRY     CI       In      -         22.000      -         
charx_if_generate_plus\.mult1_un54_sum_cry_4_c                         SB_CARRY     CO       Out     0.126     22.126      -         
charx_if_generate_plus\.mult1_un54_sum_cry_4                           Net          -        -       0.386     -           1         
charx_if_generate_plus\.mult1_un54_sum_cry_4_c_RNIJRIA7                SB_LUT4      I3       In      -         22.512      -         
charx_if_generate_plus\.mult1_un54_sum_cry_4_c_RNIJRIA7                SB_LUT4      O        Out     0.316     22.828      -         
charx_if_generate_plus\.mult1_un54_sum_cry_4_c_RNIJRIA7                Net          -        -       1.371     -           4         
charx_if_generate_plus\.mult1_un54_sum_cry_4_c_RNIJRIA7_0              SB_LUT4      I0       In      -         24.198      -         
charx_if_generate_plus\.mult1_un54_sum_cry_4_c_RNIJRIA7_0              SB_LUT4      O        Out     0.449     24.647      -         
charx_if_generate_plus\.mult1_un54_sum_i[5]                            Net          -        -       0.905     -           4         
charx_if_generate_plus\.mult1_un61_sum_cry_2_c                         SB_CARRY     I0       In      -         25.552      -         
charx_if_generate_plus\.mult1_un61_sum_cry_2_c                         SB_CARRY     CO       Out     0.258     25.810      -         
charx_if_generate_plus\.mult1_un61_sum_cry_2                           Net          -        -       0.014     -           2         
charx_if_generate_plus\.mult1_un61_sum_cry_3_c                         SB_CARRY     CI       In      -         25.824      -         
charx_if_generate_plus\.mult1_un61_sum_cry_3_c                         SB_CARRY     CO       Out     0.126     25.950      -         
charx_if_generate_plus\.mult1_un61_sum_cry_3                           Net          -        -       0.014     -           2         
charx_if_generate_plus\.mult1_un61_sum_cry_4_c                         SB_CARRY     CI       In      -         25.964      -         
charx_if_generate_plus\.mult1_un61_sum_cry_4_c                         SB_CARRY     CO       Out     0.126     26.090      -         
charx_if_generate_plus\.mult1_un61_sum_cry_4                           Net          -        -       0.386     -           1         
charx_if_generate_plus\.mult1_un61_sum_cry_4_c_RNIMRTUG                SB_LUT4      I3       In      -         26.476      -         
charx_if_generate_plus\.mult1_un61_sum_cry_4_c_RNIMRTUG                SB_LUT4      O        Out     0.316     26.792      -         
charx_if_generate_plus\.mult1_un61_sum_cry_4_c_RNIMRTUG                Net          -        -       1.371     -           4         
charx_if_generate_plus\.mult1_un61_sum_cry_4_c_RNIMRTUG_0              SB_LUT4      I0       In      -         28.163      -         
charx_if_generate_plus\.mult1_un61_sum_cry_4_c_RNIMRTUG_0              SB_LUT4      O        Out     0.449     28.612      -         
charx_if_generate_plus\.mult1_un61_sum_i[5]                            Net          -        -       0.905     -           4         
charx_if_generate_plus\.mult1_un68_sum_cry_2_c                         SB_CARRY     I0       In      -         29.517      -         
charx_if_generate_plus\.mult1_un68_sum_cry_2_c                         SB_CARRY     CO       Out     0.258     29.774      -         
charx_if_generate_plus\.mult1_un68_sum_cry_2                           Net          -        -       0.014     -           2         
charx_if_generate_plus\.mult1_un68_sum_cry_3_c                         SB_CARRY     CI       In      -         29.788      -         
charx_if_generate_plus\.mult1_un68_sum_cry_3_c                         SB_CARRY     CO       Out     0.126     29.914      -         
charx_if_generate_plus\.mult1_un68_sum_cry_3                           Net          -        -       0.014     -           2         
charx_if_generate_plus\.mult1_un68_sum_cry_4_c                         SB_CARRY     CI       In      -         29.928      -         
charx_if_generate_plus\.mult1_un68_sum_cry_4_c                         SB_CARRY     CO       Out     0.126     30.055      -         
charx_if_generate_plus\.mult1_un68_sum_cry_4                           Net          -        -       0.386     -           1         
charx_if_generate_plus\.mult1_un68_sum_cry_4_c_RNITFFAU                SB_LUT4      I3       In      -         30.441      -         
charx_if_generate_plus\.mult1_un68_sum_cry_4_c_RNITFFAU                SB_LUT4      O        Out     0.316     30.756      -         
charx_if_generate_plus\.mult1_un68_sum_cry_4_c_RNITFFAU                Net          -        -       1.371     -           4         
charx_if_generate_plus\.mult1_un68_sum_cry_3_c_RNIFS1PQ1               SB_LUT4      I0       In      -         32.127      -         
charx_if_generate_plus\.mult1_un68_sum_cry_3_c_RNIFS1PQ1               SB_LUT4      O        Out     0.449     32.576      -         
charx_if_generate_plus\.mult1_un75_sum_axb_5                           Net          -        -       1.371     -           1         
charx_if_generate_plus\.mult1_un75_sum_cry_4_c_RNI5E63R1               SB_LUT4      I0       In      -         33.947      -         
charx_if_generate_plus\.mult1_un75_sum_cry_4_c_RNI5E63R1               SB_LUT4      O        Out     0.449     34.396      -         
charx_if_generate_plus\.mult1_un75_sum_cry_4_c_RNI5E63R1               Net          -        -       1.371     -           6         
font\.un3_pixel_if_generate_plus\.mult1_un25_sum_cry_1_c_RNO           SB_LUT4      I2       In      -         35.767      -         
font\.un3_pixel_if_generate_plus\.mult1_un25_sum_cry_1_c_RNO           SB_LUT4      O        Out     0.379     36.145      -         
font\.un3_pixel_if_generate_plus\.mult1_un25_sum_cry_1_c_RNO           Net          -        -       0.905     -           1         
font\.un3_pixel_if_generate_plus\.mult1_un25_sum_cry_1_c               SB_CARRY     I0       In      -         37.050      -         
font\.un3_pixel_if_generate_plus\.mult1_un25_sum_cry_1_c               SB_CARRY     CO       Out     0.258     37.308      -         
font\.un3_pixel_if_generate_plus\.mult1_un25_sum_cry_1                 Net          -        -       0.014     -           2         
font\.un3_pixel_if_generate_plus\.mult1_un25_sum_cry_2_c               SB_CARRY     CI       In      -         37.322      -         
font\.un3_pixel_if_generate_plus\.mult1_un25_sum_cry_2_c               SB_CARRY     CO       Out     0.126     37.448      -         
font\.un3_pixel_if_generate_plus\.mult1_un25_sum_cry_2                 Net          -        -       0.014     -           2         
font\.un3_pixel_if_generate_plus\.mult1_un25_sum_cry_3_c               SB_CARRY     CI       In      -         37.462      -         
font\.un3_pixel_if_generate_plus\.mult1_un25_sum_cry_3_c               SB_CARRY     CO       Out     0.126     37.588      -         
font\.un3_pixel_if_generate_plus\.mult1_un25_sum_cry_3                 Net          -        -       0.014     -           2         
font\.un3_pixel_if_generate_plus\.mult1_un25_sum_cry_4_c               SB_CARRY     CI       In      -         37.602      -         
font\.un3_pixel_if_generate_plus\.mult1_un25_sum_cry_4_c               SB_CARRY     CO       Out     0.126     37.728      -         
font\.un3_pixel_if_generate_plus\.mult1_un25_sum_cry_4                 Net          -        -       0.386     -           3         
font\.un3_pixel_if_generate_plus\.mult1_un25_sum_cry_4_c_RNIN803       SB_LUT4      I3       In      -         38.115      -         
font\.un3_pixel_if_generate_plus\.mult1_un25_sum_cry_4_c_RNIN803       SB_LUT4      O        Out     0.287     38.402      -         
font\.un3_pixel_if_generate_plus\.mult1_un25_sum_cry_4_c_RNIN803       Net          -        -       1.371     -           4         
font\.un3_pixel_if_generate_plus\.mult1_un32_sum_cry_4_c_inv           SB_LUT4      I0       In      -         39.773      -         
font\.un3_pixel_if_generate_plus\.mult1_un32_sum_cry_4_c_inv           SB_LUT4      O        Out     0.449     40.222      -         
font\.un3_pixel_if_generate_plus\.mult1_un25_sum_i[5]                  Net          -        -       0.905     -           2         
font\.un3_pixel_if_generate_plus\.mult1_un32_sum_cry_4_c               SB_CARRY     I0       In      -         41.127      -         
font\.un3_pixel_if_generate_plus\.mult1_un32_sum_cry_4_c               SB_CARRY     CO       Out     0.258     41.384      -         
font\.un3_pixel_if_generate_plus\.mult1_un32_sum_cry_4                 Net          -        -       0.386     -           1         
font\.un3_pixel_if_generate_plus\.mult1_un32_sum_cry_4_c_RNIFTKPB3     SB_LUT4      I3       In      -         41.770      -         
font\.un3_pixel_if_generate_plus\.mult1_un32_sum_cry_4_c_RNIFTKPB3     SB_LUT4      O        Out     0.316     42.086      -         
font\.un3_pixel_if_generate_plus\.mult1_un32_sum_cry_4_c_RNIFTKPB3     Net          -        -       1.371     -           13        
font\.un3_pixel_if_generate_plus\.mult1_un32_sum_cry_1_c_RNIAQ1S27     SB_LUT4      I2       In      -         43.457      -         
font\.un3_pixel_if_generate_plus\.mult1_un32_sum_cry_1_c_RNIAQ1S27     SB_LUT4      O        Out     0.379     43.836      -         
g2_1                                                                   Net          -        -       1.371     -           2         
Pixel_RNO_74                                                           SB_LUT4      I2       In      -         45.207      -         
Pixel_RNO_74                                                           SB_LUT4      O        Out     0.379     45.585      -         
N_7                                                                    Net          -        -       1.371     -           1         
Pixel_RNO_58                                                           SB_LUT4      I0       In      -         46.956      -         
Pixel_RNO_58                                                           SB_LUT4      O        Out     0.449     47.405      -         
g1_1_0                                                                 Net          -        -       1.371     -           1         
Pixel_RNO_34                                                           SB_LUT4      I3       In      -         48.776      -         
Pixel_RNO_34                                                           SB_LUT4      O        Out     0.316     49.092      -         
g1_1                                                                   Net          -        -       1.371     -           1         
Pixel_RNO_12                                                           SB_LUT4      I2       In      -         50.463      -         
Pixel_RNO_12                                                           SB_LUT4      O        Out     0.351     50.813      -         
g0_5                                                                   Net          -        -       1.371     -           1         
Pixel_RNO_3                                                            SB_LUT4      I2       In      -         52.184      -         
Pixel_RNO_3                                                            SB_LUT4      O        Out     0.351     52.535      -         
g0_4                                                                   Net          -        -       1.371     -           1         
Pixel_RNO                                                              SB_LUT4      I3       In      -         53.906      -         
Pixel_RNO                                                              SB_LUT4      O        Out     0.287     54.193      -         
Pixel_0                                                                Net          -        -       1.507     -           1         
Pixel                                                                  SB_DFF       D        In      -         55.700      -         
=====================================================================================================================================
Total path delay (propagation time + setup) of 55.806 is 16.474(29.5%) logic and 39.332(70.5%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      47.554
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         47.449

    - Propagation time:                      55.700
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -8.252

    Number of logic level(s):                60
    Starting point:                          beamX[0] / Q
    Ending point:                            Pixel / D
    The start point is clocked by            PLL|PLLOUTCORE_derived_clock [rising] on pin C
    The end   point is clocked by            PLL|PLLOUTCORE_derived_clock [rising] on pin C

Instance / Net                                                                      Pin      Pin               Arrival     No. of    
Name                                                                   Type         Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------------------------------
beamX[0]                                                               SB_DFF       Q        Out     0.540     0.540       -         
beamX[0]                                                               Net          -        -       0.834     -           15        
un5_visiblex_cry_0_c                                                   SB_CARRY     I0       In      -         1.374       -         
un5_visiblex_cry_0_c                                                   SB_CARRY     CO       Out     0.258     1.632       -         
un5_visiblex_cry_0                                                     Net          -        -       0.014     -           2         
un5_visiblex_cry_1_c                                                   SB_CARRY     CI       In      -         1.646       -         
un5_visiblex_cry_1_c                                                   SB_CARRY     CO       Out     0.126     1.772       -         
un5_visiblex_cry_1                                                     Net          -        -       0.014     -           2         
un5_visiblex_cry_2_c                                                   SB_CARRY     CI       In      -         1.786       -         
un5_visiblex_cry_2_c                                                   SB_CARRY     CO       Out     0.126     1.912       -         
un5_visiblex_cry_2                                                     Net          -        -       0.014     -           2         
un5_visiblex_cry_3_c                                                   SB_CARRY     CI       In      -         1.926       -         
un5_visiblex_cry_3_c                                                   SB_CARRY     CO       Out     0.126     2.052       -         
un5_visiblex_cry_3                                                     Net          -        -       0.014     -           2         
un5_visiblex_cry_4_c                                                   SB_CARRY     CI       In      -         2.066       -         
un5_visiblex_cry_4_c                                                   SB_CARRY     CO       Out     0.126     2.192       -         
un5_visiblex_cry_4                                                     Net          -        -       0.014     -           2         
un5_visiblex_cry_5_c                                                   SB_CARRY     CI       In      -         2.206       -         
un5_visiblex_cry_5_c                                                   SB_CARRY     CO       Out     0.126     2.333       -         
un5_visiblex_cry_5                                                     Net          -        -       0.014     -           2         
un5_visiblex_cry_6_c                                                   SB_CARRY     CI       In      -         2.346       -         
un5_visiblex_cry_6_c                                                   SB_CARRY     CO       Out     0.126     2.473       -         
un5_visiblex_cry_6                                                     Net          -        -       0.014     -           2         
un5_visiblex_cry_7_c                                                   SB_CARRY     CI       In      -         2.487       -         
un5_visiblex_cry_7_c                                                   SB_CARRY     CO       Out     0.126     2.613       -         
un5_visiblex_cry_7                                                     Net          -        -       0.014     -           2         
un5_visiblex_cry_8_c                                                   SB_CARRY     CI       In      -         2.627       -         
un5_visiblex_cry_8_c                                                   SB_CARRY     CO       Out     0.126     2.753       -         
un5_visiblex_cry_8                                                     Net          -        -       0.386     -           1         
un5_visiblex_cry_8_c_RNI1D62                                           SB_LUT4      I3       In      -         3.139       -         
un5_visiblex_cry_8_c_RNI1D62                                           SB_LUT4      O        Out     0.316     3.455       -         
charx_if_generate_plus\.mult1_un26_sum_axb_3                           Net          -        -       1.371     -           11        
un5_visiblex_cry_8_c_RNI1D62_1                                         SB_LUT4      I0       In      -         4.826       -         
un5_visiblex_cry_8_c_RNI1D62_1                                         SB_LUT4      O        Out     0.449     5.274       -         
un5_visiblex_cry_8_c_RNI1D62_1                                         Net          -        -       0.905     -           2         
charx_if_generate_plus\.mult1_un26_sum_cry_3_c                         SB_CARRY     I0       In      -         6.180       -         
charx_if_generate_plus\.mult1_un26_sum_cry_3_c                         SB_CARRY     CO       Out     0.258     6.437       -         
charx_if_generate_plus\.mult1_un26_sum_cry_3                           Net          -        -       0.014     -           2         
charx_if_generate_plus\.mult1_un26_sum_cry_4_c                         SB_CARRY     CI       In      -         6.451       -         
charx_if_generate_plus\.mult1_un26_sum_cry_4_c                         SB_CARRY     CO       Out     0.126     6.577       -         
charx_if_generate_plus\.mult1_un26_sum_cry_4                           Net          -        -       0.386     -           3         
charx_if_generate_plus\.mult1_un26_sum_cry_4_c_RNIISU5                 SB_LUT4      I3       In      -         6.963       -         
charx_if_generate_plus\.mult1_un26_sum_cry_4_c_RNIISU5                 SB_LUT4      O        Out     0.287     7.251       -         
charx_if_generate_plus\.mult1_un26_sum_cry_4_c_RNIISU5                 Net          -        -       1.371     -           4         
charx_if_generate_plus\.mult1_un26_sum_cry_4_c_RNIISU5_0               SB_LUT4      I0       In      -         8.622       -         
charx_if_generate_plus\.mult1_un26_sum_cry_4_c_RNIISU5_0               SB_LUT4      O        Out     0.449     9.070       -         
charx_if_generate_plus\.mult1_un26_sum_i[5]                            Net          -        -       0.905     -           2         
charx_if_generate_plus\.mult1_un33_sum_cry_4_c                         SB_CARRY     I0       In      -         9.976       -         
charx_if_generate_plus\.mult1_un33_sum_cry_4_c                         SB_CARRY     CO       Out     0.258     10.233      -         
charx_if_generate_plus\.mult1_un33_sum_cry_4                           Net          -        -       0.386     -           1         
charx_if_generate_plus\.mult1_un33_sum_cry_4_c_RNIK99Q                 SB_LUT4      I3       In      -         10.619      -         
charx_if_generate_plus\.mult1_un33_sum_cry_4_c_RNIK99Q                 SB_LUT4      O        Out     0.316     10.935      -         
charx_if_generate_plus\.mult1_un33_sum_cry_4_c_RNIK99Q                 Net          -        -       1.371     -           4         
charx_if_generate_plus\.mult1_un33_sum_cry_4_c_RNIK99Q_0               SB_LUT4      I0       In      -         12.306      -         
charx_if_generate_plus\.mult1_un33_sum_cry_4_c_RNIK99Q_0               SB_LUT4      O        Out     0.449     12.754      -         
charx_if_generate_plus\.mult1_un33_sum_i[5]                            Net          -        -       0.905     -           4         
charx_if_generate_plus\.mult1_un40_sum_cry_2_c                         SB_CARRY     I0       In      -         13.659      -         
charx_if_generate_plus\.mult1_un40_sum_cry_2_c                         SB_CARRY     CO       Out     0.258     13.917      -         
charx_if_generate_plus\.mult1_un40_sum_cry_2                           Net          -        -       0.014     -           2         
charx_if_generate_plus\.mult1_un40_sum_cry_3_c                         SB_CARRY     CI       In      -         13.931      -         
charx_if_generate_plus\.mult1_un40_sum_cry_3_c                         SB_CARRY     CO       Out     0.126     14.057      -         
charx_if_generate_plus\.mult1_un40_sum_cry_3                           Net          -        -       0.014     -           2         
charx_if_generate_plus\.mult1_un40_sum_cry_4_c                         SB_CARRY     CI       In      -         14.071      -         
charx_if_generate_plus\.mult1_un40_sum_cry_4_c                         SB_CARRY     CO       Out     0.126     14.197      -         
charx_if_generate_plus\.mult1_un40_sum_cry_4                           Net          -        -       0.386     -           1         
charx_if_generate_plus\.mult1_un40_sum_cry_4_c_RNIKTTM1                SB_LUT4      I3       In      -         14.583      -         
charx_if_generate_plus\.mult1_un40_sum_cry_4_c_RNIKTTM1                SB_LUT4      O        Out     0.316     14.899      -         
charx_if_generate_plus\.mult1_un40_sum_cry_4_c_RNIKTTM1                Net          -        -       1.371     -           4         
charx_if_generate_plus\.mult1_un40_sum_cry_4_c_RNIKTTM1_0              SB_LUT4      I0       In      -         16.270      -         
charx_if_generate_plus\.mult1_un40_sum_cry_4_c_RNIKTTM1_0              SB_LUT4      O        Out     0.449     16.719      -         
charx_if_generate_plus\.mult1_un40_sum_i[5]                            Net          -        -       0.905     -           4         
charx_if_generate_plus\.mult1_un47_sum_cry_2_c                         SB_CARRY     I0       In      -         17.624      -         
charx_if_generate_plus\.mult1_un47_sum_cry_2_c                         SB_CARRY     CO       Out     0.258     17.881      -         
charx_if_generate_plus\.mult1_un47_sum_cry_2                           Net          -        -       0.014     -           2         
charx_if_generate_plus\.mult1_un47_sum_cry_3_c                         SB_CARRY     CI       In      -         17.895      -         
charx_if_generate_plus\.mult1_un47_sum_cry_3_c                         SB_CARRY     CO       Out     0.126     18.021      -         
charx_if_generate_plus\.mult1_un47_sum_cry_3                           Net          -        -       0.014     -           2         
charx_if_generate_plus\.mult1_un47_sum_cry_4_c                         SB_CARRY     CI       In      -         18.035      -         
charx_if_generate_plus\.mult1_un47_sum_cry_4_c                         SB_CARRY     CO       Out     0.126     18.162      -         
charx_if_generate_plus\.mult1_un47_sum_cry_4                           Net          -        -       0.386     -           1         
charx_if_generate_plus\.mult1_un47_sum_cry_4_c_RNIQNMI3                SB_LUT4      I3       In      -         18.548      -         
charx_if_generate_plus\.mult1_un47_sum_cry_4_c_RNIQNMI3                SB_LUT4      O        Out     0.316     18.863      -         
charx_if_generate_plus\.mult1_un47_sum_cry_4_c_RNIQNMI3                Net          -        -       1.371     -           5         
charx_if_generate_plus\.mult1_un47_sum_cry_4_c_RNIQNMI3_0              SB_LUT4      I0       In      -         20.234      -         
charx_if_generate_plus\.mult1_un47_sum_cry_4_c_RNIQNMI3_0              SB_LUT4      O        Out     0.449     20.683      -         
charx_if_generate_plus\.mult1_un47_sum_i[5]                            Net          -        -       0.905     -           2         
charx_if_generate_plus\.mult1_un54_sum_cry_2_c                         SB_CARRY     I0       In      -         21.588      -         
charx_if_generate_plus\.mult1_un54_sum_cry_2_c                         SB_CARRY     CO       Out     0.258     21.846      -         
charx_if_generate_plus\.mult1_un54_sum_cry_2                           Net          -        -       0.014     -           2         
charx_if_generate_plus\.mult1_un54_sum_cry_3_c                         SB_CARRY     CI       In      -         21.860      -         
charx_if_generate_plus\.mult1_un54_sum_cry_3_c                         SB_CARRY     CO       Out     0.126     21.986      -         
charx_if_generate_plus\.mult1_un54_sum_cry_3                           Net          -        -       0.014     -           2         
charx_if_generate_plus\.mult1_un54_sum_cry_4_c                         SB_CARRY     CI       In      -         22.000      -         
charx_if_generate_plus\.mult1_un54_sum_cry_4_c                         SB_CARRY     CO       Out     0.126     22.126      -         
charx_if_generate_plus\.mult1_un54_sum_cry_4                           Net          -        -       0.386     -           1         
charx_if_generate_plus\.mult1_un54_sum_cry_4_c_RNIJRIA7                SB_LUT4      I3       In      -         22.512      -         
charx_if_generate_plus\.mult1_un54_sum_cry_4_c_RNIJRIA7                SB_LUT4      O        Out     0.316     22.828      -         
charx_if_generate_plus\.mult1_un54_sum_cry_4_c_RNIJRIA7                Net          -        -       1.371     -           4         
charx_if_generate_plus\.mult1_un54_sum_cry_4_c_RNIJRIA7_0              SB_LUT4      I0       In      -         24.198      -         
charx_if_generate_plus\.mult1_un54_sum_cry_4_c_RNIJRIA7_0              SB_LUT4      O        Out     0.449     24.647      -         
charx_if_generate_plus\.mult1_un54_sum_i[5]                            Net          -        -       0.905     -           4         
charx_if_generate_plus\.mult1_un61_sum_cry_2_c                         SB_CARRY     I0       In      -         25.552      -         
charx_if_generate_plus\.mult1_un61_sum_cry_2_c                         SB_CARRY     CO       Out     0.258     25.810      -         
charx_if_generate_plus\.mult1_un61_sum_cry_2                           Net          -        -       0.014     -           2         
charx_if_generate_plus\.mult1_un61_sum_cry_3_c                         SB_CARRY     CI       In      -         25.824      -         
charx_if_generate_plus\.mult1_un61_sum_cry_3_c                         SB_CARRY     CO       Out     0.126     25.950      -         
charx_if_generate_plus\.mult1_un61_sum_cry_3                           Net          -        -       0.014     -           2         
charx_if_generate_plus\.mult1_un61_sum_cry_4_c                         SB_CARRY     CI       In      -         25.964      -         
charx_if_generate_plus\.mult1_un61_sum_cry_4_c                         SB_CARRY     CO       Out     0.126     26.090      -         
charx_if_generate_plus\.mult1_un61_sum_cry_4                           Net          -        -       0.386     -           1         
charx_if_generate_plus\.mult1_un61_sum_cry_4_c_RNIMRTUG                SB_LUT4      I3       In      -         26.476      -         
charx_if_generate_plus\.mult1_un61_sum_cry_4_c_RNIMRTUG                SB_LUT4      O        Out     0.316     26.792      -         
charx_if_generate_plus\.mult1_un61_sum_cry_4_c_RNIMRTUG                Net          -        -       1.371     -           4         
charx_if_generate_plus\.mult1_un61_sum_cry_4_c_RNIMRTUG_0              SB_LUT4      I0       In      -         28.163      -         
charx_if_generate_plus\.mult1_un61_sum_cry_4_c_RNIMRTUG_0              SB_LUT4      O        Out     0.449     28.612      -         
charx_if_generate_plus\.mult1_un61_sum_i[5]                            Net          -        -       0.905     -           4         
charx_if_generate_plus\.mult1_un68_sum_cry_2_c                         SB_CARRY     I0       In      -         29.517      -         
charx_if_generate_plus\.mult1_un68_sum_cry_2_c                         SB_CARRY     CO       Out     0.258     29.774      -         
charx_if_generate_plus\.mult1_un68_sum_cry_2                           Net          -        -       0.014     -           2         
charx_if_generate_plus\.mult1_un68_sum_cry_3_c                         SB_CARRY     CI       In      -         29.788      -         
charx_if_generate_plus\.mult1_un68_sum_cry_3_c                         SB_CARRY     CO       Out     0.126     29.914      -         
charx_if_generate_plus\.mult1_un68_sum_cry_3                           Net          -        -       0.014     -           2         
charx_if_generate_plus\.mult1_un68_sum_cry_4_c                         SB_CARRY     CI       In      -         29.928      -         
charx_if_generate_plus\.mult1_un68_sum_cry_4_c                         SB_CARRY     CO       Out     0.126     30.055      -         
charx_if_generate_plus\.mult1_un68_sum_cry_4                           Net          -        -       0.386     -           1         
charx_if_generate_plus\.mult1_un68_sum_cry_4_c_RNITFFAU                SB_LUT4      I3       In      -         30.441      -         
charx_if_generate_plus\.mult1_un68_sum_cry_4_c_RNITFFAU                SB_LUT4      O        Out     0.316     30.756      -         
charx_if_generate_plus\.mult1_un68_sum_cry_4_c_RNITFFAU                Net          -        -       1.371     -           4         
charx_if_generate_plus\.mult1_un68_sum_cry_3_c_RNIFS1PQ1               SB_LUT4      I0       In      -         32.127      -         
charx_if_generate_plus\.mult1_un68_sum_cry_3_c_RNIFS1PQ1               SB_LUT4      O        Out     0.449     32.576      -         
charx_if_generate_plus\.mult1_un75_sum_axb_5                           Net          -        -       1.371     -           1         
charx_if_generate_plus\.mult1_un75_sum_cry_4_c_RNI5E63R1               SB_LUT4      I0       In      -         33.947      -         
charx_if_generate_plus\.mult1_un75_sum_cry_4_c_RNI5E63R1               SB_LUT4      O        Out     0.449     34.396      -         
charx_if_generate_plus\.mult1_un75_sum_cry_4_c_RNI5E63R1               Net          -        -       1.371     -           6         
font\.un3_pixel_if_generate_plus\.mult1_un25_sum_cry_1_c_RNO           SB_LUT4      I2       In      -         35.767      -         
font\.un3_pixel_if_generate_plus\.mult1_un25_sum_cry_1_c_RNO           SB_LUT4      O        Out     0.379     36.145      -         
font\.un3_pixel_if_generate_plus\.mult1_un25_sum_cry_1_c_RNO           Net          -        -       0.905     -           1         
font\.un3_pixel_if_generate_plus\.mult1_un25_sum_cry_1_c               SB_CARRY     I0       In      -         37.050      -         
font\.un3_pixel_if_generate_plus\.mult1_un25_sum_cry_1_c               SB_CARRY     CO       Out     0.258     37.308      -         
font\.un3_pixel_if_generate_plus\.mult1_un25_sum_cry_1                 Net          -        -       0.014     -           2         
font\.un3_pixel_if_generate_plus\.mult1_un25_sum_cry_2_c               SB_CARRY     CI       In      -         37.322      -         
font\.un3_pixel_if_generate_plus\.mult1_un25_sum_cry_2_c               SB_CARRY     CO       Out     0.126     37.448      -         
font\.un3_pixel_if_generate_plus\.mult1_un25_sum_cry_2                 Net          -        -       0.014     -           2         
font\.un3_pixel_if_generate_plus\.mult1_un25_sum_cry_3_c               SB_CARRY     CI       In      -         37.462      -         
font\.un3_pixel_if_generate_plus\.mult1_un25_sum_cry_3_c               SB_CARRY     CO       Out     0.126     37.588      -         
font\.un3_pixel_if_generate_plus\.mult1_un25_sum_cry_3                 Net          -        -       0.014     -           2         
font\.un3_pixel_if_generate_plus\.mult1_un25_sum_cry_4_c               SB_CARRY     CI       In      -         37.602      -         
font\.un3_pixel_if_generate_plus\.mult1_un25_sum_cry_4_c               SB_CARRY     CO       Out     0.126     37.728      -         
font\.un3_pixel_if_generate_plus\.mult1_un25_sum_cry_4                 Net          -        -       0.386     -           3         
font\.un3_pixel_if_generate_plus\.mult1_un25_sum_cry_4_c_RNIN803       SB_LUT4      I3       In      -         38.115      -         
font\.un3_pixel_if_generate_plus\.mult1_un25_sum_cry_4_c_RNIN803       SB_LUT4      O        Out     0.287     38.402      -         
font\.un3_pixel_if_generate_plus\.mult1_un25_sum_cry_4_c_RNIN803       Net          -        -       1.371     -           4         
font\.un3_pixel_if_generate_plus\.mult1_un32_sum_cry_4_c_inv           SB_LUT4      I0       In      -         39.773      -         
font\.un3_pixel_if_generate_plus\.mult1_un32_sum_cry_4_c_inv           SB_LUT4      O        Out     0.449     40.222      -         
font\.un3_pixel_if_generate_plus\.mult1_un25_sum_i[5]                  Net          -        -       0.905     -           2         
font\.un3_pixel_if_generate_plus\.mult1_un32_sum_cry_4_c               SB_CARRY     I0       In      -         41.127      -         
font\.un3_pixel_if_generate_plus\.mult1_un32_sum_cry_4_c               SB_CARRY     CO       Out     0.258     41.384      -         
font\.un3_pixel_if_generate_plus\.mult1_un32_sum_cry_4                 Net          -        -       0.386     -           1         
font\.un3_pixel_if_generate_plus\.mult1_un32_sum_cry_4_c_RNIFTKPB3     SB_LUT4      I3       In      -         41.770      -         
font\.un3_pixel_if_generate_plus\.mult1_un32_sum_cry_4_c_RNIFTKPB3     SB_LUT4      O        Out     0.316     42.086      -         
font\.un3_pixel_if_generate_plus\.mult1_un32_sum_cry_4_c_RNIFTKPB3     Net          -        -       1.371     -           13        
font\.un3_pixel_if_generate_plus\.mult1_un32_sum_cry_1_c_RNIAQ1S27     SB_LUT4      I2       In      -         43.457      -         
font\.un3_pixel_if_generate_plus\.mult1_un32_sum_cry_1_c_RNIAQ1S27     SB_LUT4      O        Out     0.379     43.836      -         
g2_1                                                                   Net          -        -       1.371     -           2         
Pixel_RNO_74                                                           SB_LUT4      I2       In      -         45.207      -         
Pixel_RNO_74                                                           SB_LUT4      O        Out     0.379     45.585      -         
N_7                                                                    Net          -        -       1.371     -           1         
Pixel_RNO_58                                                           SB_LUT4      I0       In      -         46.956      -         
Pixel_RNO_58                                                           SB_LUT4      O        Out     0.449     47.405      -         
g1_1_0                                                                 Net          -        -       1.371     -           1         
Pixel_RNO_34                                                           SB_LUT4      I3       In      -         48.776      -         
Pixel_RNO_34                                                           SB_LUT4      O        Out     0.316     49.092      -         
g1_1                                                                   Net          -        -       1.371     -           1         
Pixel_RNO_12                                                           SB_LUT4      I2       In      -         50.463      -         
Pixel_RNO_12                                                           SB_LUT4      O        Out     0.351     50.813      -         
g0_5                                                                   Net          -        -       1.371     -           1         
Pixel_RNO_3                                                            SB_LUT4      I2       In      -         52.184      -         
Pixel_RNO_3                                                            SB_LUT4      O        Out     0.351     52.535      -         
g0_4                                                                   Net          -        -       1.371     -           1         
Pixel_RNO                                                              SB_LUT4      I3       In      -         53.906      -         
Pixel_RNO                                                              SB_LUT4      O        Out     0.287     54.193      -         
Pixel_0                                                                Net          -        -       1.507     -           1         
Pixel                                                                  SB_DFF       D        In      -         55.700      -         
=====================================================================================================================================
Total path delay (propagation time + setup) of 55.806 is 16.474(29.5%) logic and 39.332(70.5%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      47.554
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         47.449

    - Propagation time:                      55.637
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -8.189

    Number of logic level(s):                60
    Starting point:                          beamX[0] / Q
    Ending point:                            Pixel / D
    The start point is clocked by            PLL|PLLOUTCORE_derived_clock [rising] on pin C
    The end   point is clocked by            PLL|PLLOUTCORE_derived_clock [rising] on pin C

Instance / Net                                                                      Pin      Pin               Arrival     No. of    
Name                                                                   Type         Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------------------------------
beamX[0]                                                               SB_DFF       Q        Out     0.540     0.540       -         
beamX[0]                                                               Net          -        -       0.834     -           15        
un5_visiblex_cry_0_c                                                   SB_CARRY     I0       In      -         1.374       -         
un5_visiblex_cry_0_c                                                   SB_CARRY     CO       Out     0.258     1.632       -         
un5_visiblex_cry_0                                                     Net          -        -       0.014     -           2         
un5_visiblex_cry_1_c                                                   SB_CARRY     CI       In      -         1.646       -         
un5_visiblex_cry_1_c                                                   SB_CARRY     CO       Out     0.126     1.772       -         
un5_visiblex_cry_1                                                     Net          -        -       0.014     -           2         
un5_visiblex_cry_2_c                                                   SB_CARRY     CI       In      -         1.786       -         
un5_visiblex_cry_2_c                                                   SB_CARRY     CO       Out     0.126     1.912       -         
un5_visiblex_cry_2                                                     Net          -        -       0.014     -           2         
un5_visiblex_cry_3_c                                                   SB_CARRY     CI       In      -         1.926       -         
un5_visiblex_cry_3_c                                                   SB_CARRY     CO       Out     0.126     2.052       -         
un5_visiblex_cry_3                                                     Net          -        -       0.014     -           2         
un5_visiblex_cry_4_c                                                   SB_CARRY     CI       In      -         2.066       -         
un5_visiblex_cry_4_c                                                   SB_CARRY     CO       Out     0.126     2.192       -         
un5_visiblex_cry_4                                                     Net          -        -       0.014     -           2         
un5_visiblex_cry_5_c                                                   SB_CARRY     CI       In      -         2.206       -         
un5_visiblex_cry_5_c                                                   SB_CARRY     CO       Out     0.126     2.333       -         
un5_visiblex_cry_5                                                     Net          -        -       0.014     -           2         
un5_visiblex_cry_6_c                                                   SB_CARRY     CI       In      -         2.346       -         
un5_visiblex_cry_6_c                                                   SB_CARRY     CO       Out     0.126     2.473       -         
un5_visiblex_cry_6                                                     Net          -        -       0.014     -           2         
un5_visiblex_cry_7_c                                                   SB_CARRY     CI       In      -         2.487       -         
un5_visiblex_cry_7_c                                                   SB_CARRY     CO       Out     0.126     2.613       -         
un5_visiblex_cry_7                                                     Net          -        -       0.014     -           2         
un5_visiblex_cry_8_c                                                   SB_CARRY     CI       In      -         2.627       -         
un5_visiblex_cry_8_c                                                   SB_CARRY     CO       Out     0.126     2.753       -         
un5_visiblex_cry_8                                                     Net          -        -       0.386     -           1         
un5_visiblex_cry_8_c_RNI1D62                                           SB_LUT4      I3       In      -         3.139       -         
un5_visiblex_cry_8_c_RNI1D62                                           SB_LUT4      O        Out     0.316     3.455       -         
charx_if_generate_plus\.mult1_un26_sum_axb_3                           Net          -        -       1.371     -           11        
un5_visiblex_cry_8_c_RNI1D62_2                                         SB_LUT4      I0       In      -         4.826       -         
un5_visiblex_cry_8_c_RNI1D62_2                                         SB_LUT4      O        Out     0.449     5.274       -         
charx_if_generate_plus\.mult1_un26_sum_axb_3_i                         Net          -        -       0.905     -           2         
charx_if_generate_plus\.mult1_un26_sum_cry_2_c                         SB_CARRY     I0       In      -         6.180       -         
charx_if_generate_plus\.mult1_un26_sum_cry_2_c                         SB_CARRY     CO       Out     0.258     6.437       -         
charx_if_generate_plus\.mult1_un26_sum_cry_2                           Net          -        -       0.014     -           2         
charx_if_generate_plus\.mult1_un26_sum_cry_3_c                         SB_CARRY     CI       In      -         6.451       -         
charx_if_generate_plus\.mult1_un26_sum_cry_3_c                         SB_CARRY     CO       Out     0.126     6.577       -         
charx_if_generate_plus\.mult1_un26_sum_cry_3                           Net          -        -       0.014     -           2         
charx_if_generate_plus\.mult1_un26_sum_cry_4_c                         SB_CARRY     CI       In      -         6.591       -         
charx_if_generate_plus\.mult1_un26_sum_cry_4_c                         SB_CARRY     CO       Out     0.126     6.717       -         
charx_if_generate_plus\.mult1_un26_sum_cry_4                           Net          -        -       0.386     -           3         
charx_if_generate_plus\.mult1_un26_sum_cry_4_c_RNIISU5                 SB_LUT4      I3       In      -         7.103       -         
charx_if_generate_plus\.mult1_un26_sum_cry_4_c_RNIISU5                 SB_LUT4      O        Out     0.287     7.391       -         
charx_if_generate_plus\.mult1_un26_sum_cry_4_c_RNIISU5                 Net          -        -       1.371     -           4         
charx_if_generate_plus\.mult1_un26_sum_cry_4_c_RNIISU5_0               SB_LUT4      I0       In      -         8.762       -         
charx_if_generate_plus\.mult1_un26_sum_cry_4_c_RNIISU5_0               SB_LUT4      O        Out     0.449     9.211       -         
charx_if_generate_plus\.mult1_un26_sum_i[5]                            Net          -        -       0.905     -           2         
charx_if_generate_plus\.mult1_un33_sum_cry_4_c                         SB_CARRY     I0       In      -         10.116      -         
charx_if_generate_plus\.mult1_un33_sum_cry_4_c                         SB_CARRY     CO       Out     0.258     10.373      -         
charx_if_generate_plus\.mult1_un33_sum_cry_4                           Net          -        -       0.386     -           1         
charx_if_generate_plus\.mult1_un33_sum_cry_4_c_RNIK99Q                 SB_LUT4      I3       In      -         10.759      -         
charx_if_generate_plus\.mult1_un33_sum_cry_4_c_RNIK99Q                 SB_LUT4      O        Out     0.316     11.075      -         
charx_if_generate_plus\.mult1_un33_sum_cry_4_c_RNIK99Q                 Net          -        -       1.371     -           4         
charx_if_generate_plus\.mult1_un33_sum_cry_4_c_RNIK99Q_0               SB_LUT4      I0       In      -         12.446      -         
charx_if_generate_plus\.mult1_un33_sum_cry_4_c_RNIK99Q_0               SB_LUT4      O        Out     0.449     12.895      -         
charx_if_generate_plus\.mult1_un33_sum_i[5]                            Net          -        -       0.905     -           4         
charx_if_generate_plus\.mult1_un40_sum_cry_2_c                         SB_CARRY     I0       In      -         13.800      -         
charx_if_generate_plus\.mult1_un40_sum_cry_2_c                         SB_CARRY     CO       Out     0.258     14.057      -         
charx_if_generate_plus\.mult1_un40_sum_cry_2                           Net          -        -       0.014     -           2         
charx_if_generate_plus\.mult1_un40_sum_cry_3_c                         SB_CARRY     CI       In      -         14.071      -         
charx_if_generate_plus\.mult1_un40_sum_cry_3_c                         SB_CARRY     CO       Out     0.126     14.197      -         
charx_if_generate_plus\.mult1_un40_sum_cry_3                           Net          -        -       0.014     -           2         
charx_if_generate_plus\.mult1_un40_sum_cry_4_c                         SB_CARRY     CI       In      -         14.211      -         
charx_if_generate_plus\.mult1_un40_sum_cry_4_c                         SB_CARRY     CO       Out     0.126     14.338      -         
charx_if_generate_plus\.mult1_un40_sum_cry_4                           Net          -        -       0.386     -           1         
charx_if_generate_plus\.mult1_un40_sum_cry_4_c_RNIKTTM1                SB_LUT4      I3       In      -         14.724      -         
charx_if_generate_plus\.mult1_un40_sum_cry_4_c_RNIKTTM1                SB_LUT4      O        Out     0.316     15.039      -         
charx_if_generate_plus\.mult1_un40_sum_cry_4_c_RNIKTTM1                Net          -        -       1.371     -           4         
charx_if_generate_plus\.mult1_un40_sum_cry_4_c_RNIKTTM1_0              SB_LUT4      I0       In      -         16.410      -         
charx_if_generate_plus\.mult1_un40_sum_cry_4_c_RNIKTTM1_0              SB_LUT4      O        Out     0.449     16.859      -         
charx_if_generate_plus\.mult1_un40_sum_i[5]                            Net          -        -       0.905     -           4         
charx_if_generate_plus\.mult1_un47_sum_cry_2_c                         SB_CARRY     I0       In      -         17.764      -         
charx_if_generate_plus\.mult1_un47_sum_cry_2_c                         SB_CARRY     CO       Out     0.258     18.021      -         
charx_if_generate_plus\.mult1_un47_sum_cry_2                           Net          -        -       0.014     -           2         
charx_if_generate_plus\.mult1_un47_sum_cry_3_c                         SB_CARRY     CI       In      -         18.035      -         
charx_if_generate_plus\.mult1_un47_sum_cry_3_c                         SB_CARRY     CO       Out     0.126     18.162      -         
charx_if_generate_plus\.mult1_un47_sum_cry_3                           Net          -        -       0.014     -           2         
charx_if_generate_plus\.mult1_un47_sum_cry_4_c                         SB_CARRY     CI       In      -         18.176      -         
charx_if_generate_plus\.mult1_un47_sum_cry_4_c                         SB_CARRY     CO       Out     0.126     18.302      -         
charx_if_generate_plus\.mult1_un47_sum_cry_4                           Net          -        -       0.386     -           1         
charx_if_generate_plus\.mult1_un47_sum_cry_4_c_RNIQNMI3                SB_LUT4      I3       In      -         18.688      -         
charx_if_generate_plus\.mult1_un47_sum_cry_4_c_RNIQNMI3                SB_LUT4      O        Out     0.316     19.003      -         
charx_if_generate_plus\.mult1_un47_sum_cry_4_c_RNIQNMI3                Net          -        -       1.371     -           5         
charx_if_generate_plus\.mult1_un47_sum_cry_4_c_RNIQNMI3_0              SB_LUT4      I0       In      -         20.374      -         
charx_if_generate_plus\.mult1_un47_sum_cry_4_c_RNIQNMI3_0              SB_LUT4      O        Out     0.449     20.823      -         
charx_if_generate_plus\.mult1_un47_sum_i[5]                            Net          -        -       0.905     -           2         
charx_if_generate_plus\.mult1_un54_sum_cry_2_c                         SB_CARRY     I0       In      -         21.728      -         
charx_if_generate_plus\.mult1_un54_sum_cry_2_c                         SB_CARRY     CO       Out     0.258     21.986      -         
charx_if_generate_plus\.mult1_un54_sum_cry_2                           Net          -        -       0.014     -           2         
charx_if_generate_plus\.mult1_un54_sum_cry_3_c                         SB_CARRY     CI       In      -         22.000      -         
charx_if_generate_plus\.mult1_un54_sum_cry_3_c                         SB_CARRY     CO       Out     0.126     22.126      -         
charx_if_generate_plus\.mult1_un54_sum_cry_3                           Net          -        -       0.014     -           2         
charx_if_generate_plus\.mult1_un54_sum_cry_4_c                         SB_CARRY     CI       In      -         22.140      -         
charx_if_generate_plus\.mult1_un54_sum_cry_4_c                         SB_CARRY     CO       Out     0.126     22.266      -         
charx_if_generate_plus\.mult1_un54_sum_cry_4                           Net          -        -       0.386     -           1         
charx_if_generate_plus\.mult1_un54_sum_cry_4_c_RNIJRIA7                SB_LUT4      I3       In      -         22.652      -         
charx_if_generate_plus\.mult1_un54_sum_cry_4_c_RNIJRIA7                SB_LUT4      O        Out     0.316     22.968      -         
charx_if_generate_plus\.mult1_un54_sum_cry_4_c_RNIJRIA7                Net          -        -       1.371     -           4         
charx_if_generate_plus\.mult1_un54_sum_cry_4_c_RNIJRIA7_0              SB_LUT4      I0       In      -         24.339      -         
charx_if_generate_plus\.mult1_un54_sum_cry_4_c_RNIJRIA7_0              SB_LUT4      O        Out     0.449     24.788      -         
charx_if_generate_plus\.mult1_un54_sum_i[5]                            Net          -        -       0.905     -           4         
charx_if_generate_plus\.mult1_un61_sum_cry_2_c                         SB_CARRY     I0       In      -         25.692      -         
charx_if_generate_plus\.mult1_un61_sum_cry_2_c                         SB_CARRY     CO       Out     0.258     25.950      -         
charx_if_generate_plus\.mult1_un61_sum_cry_2                           Net          -        -       0.014     -           2         
charx_if_generate_plus\.mult1_un61_sum_cry_3_c                         SB_CARRY     CI       In      -         25.964      -         
charx_if_generate_plus\.mult1_un61_sum_cry_3_c                         SB_CARRY     CO       Out     0.126     26.090      -         
charx_if_generate_plus\.mult1_un61_sum_cry_3                           Net          -        -       0.014     -           2         
charx_if_generate_plus\.mult1_un61_sum_cry_4_c                         SB_CARRY     CI       In      -         26.104      -         
charx_if_generate_plus\.mult1_un61_sum_cry_4_c                         SB_CARRY     CO       Out     0.126     26.230      -         
charx_if_generate_plus\.mult1_un61_sum_cry_4                           Net          -        -       0.386     -           1         
charx_if_generate_plus\.mult1_un61_sum_cry_4_c_RNIMRTUG                SB_LUT4      I3       In      -         26.616      -         
charx_if_generate_plus\.mult1_un61_sum_cry_4_c_RNIMRTUG                SB_LUT4      O        Out     0.316     26.932      -         
charx_if_generate_plus\.mult1_un61_sum_cry_4_c_RNIMRTUG                Net          -        -       1.371     -           4         
charx_if_generate_plus\.mult1_un61_sum_cry_4_c_RNIMRTUG_0              SB_LUT4      I0       In      -         28.303      -         
charx_if_generate_plus\.mult1_un61_sum_cry_4_c_RNIMRTUG_0              SB_LUT4      O        Out     0.449     28.752      -         
charx_if_generate_plus\.mult1_un61_sum_i[5]                            Net          -        -       0.905     -           4         
charx_if_generate_plus\.mult1_un68_sum_cry_2_c                         SB_CARRY     I0       In      -         29.657      -         
charx_if_generate_plus\.mult1_un68_sum_cry_2_c                         SB_CARRY     CO       Out     0.258     29.914      -         
charx_if_generate_plus\.mult1_un68_sum_cry_2                           Net          -        -       0.014     -           2         
charx_if_generate_plus\.mult1_un68_sum_cry_3_c                         SB_CARRY     CI       In      -         29.928      -         
charx_if_generate_plus\.mult1_un68_sum_cry_3_c                         SB_CARRY     CO       Out     0.126     30.055      -         
charx_if_generate_plus\.mult1_un68_sum_cry_3                           Net          -        -       0.014     -           2         
charx_if_generate_plus\.mult1_un68_sum_cry_4_c                         SB_CARRY     CI       In      -         30.069      -         
charx_if_generate_plus\.mult1_un68_sum_cry_4_c                         SB_CARRY     CO       Out     0.126     30.195      -         
charx_if_generate_plus\.mult1_un68_sum_cry_4                           Net          -        -       0.386     -           1         
charx_if_generate_plus\.mult1_un68_sum_cry_4_c_RNITFFAU                SB_LUT4      I3       In      -         30.581      -         
charx_if_generate_plus\.mult1_un68_sum_cry_4_c_RNITFFAU                SB_LUT4      O        Out     0.316     30.896      -         
charx_if_generate_plus\.mult1_un68_sum_cry_4_c_RNITFFAU                Net          -        -       1.371     -           4         
charx_if_generate_plus\.mult1_un68_sum_cry_3_c_RNIFS1PQ1               SB_LUT4      I0       In      -         32.267      -         
charx_if_generate_plus\.mult1_un68_sum_cry_3_c_RNIFS1PQ1               SB_LUT4      O        Out     0.449     32.716      -         
charx_if_generate_plus\.mult1_un75_sum_axb_5                           Net          -        -       1.371     -           1         
charx_if_generate_plus\.mult1_un75_sum_cry_4_c_RNI5E63R1               SB_LUT4      I0       In      -         34.087      -         
charx_if_generate_plus\.mult1_un75_sum_cry_4_c_RNI5E63R1               SB_LUT4      O        Out     0.449     34.536      -         
charx_if_generate_plus\.mult1_un75_sum_cry_4_c_RNI5E63R1               Net          -        -       1.371     -           6         
charx_if_generate_plus\.mult1_un75_sum_cry_2_c_RNIDSDAB3_0             SB_LUT4      I3       In      -         35.907      -         
charx_if_generate_plus\.mult1_un75_sum_cry_2_c_RNIDSDAB3_0             SB_LUT4      O        Out     0.316     36.222      -         
charx_i[24]                                                            Net          -        -       0.905     -           2         
font\.un3_pixel_if_generate_plus\.mult1_un25_sum_cry_2_c               SB_CARRY     I0       In      -         37.127      -         
font\.un3_pixel_if_generate_plus\.mult1_un25_sum_cry_2_c               SB_CARRY     CO       Out     0.258     37.385      -         
font\.un3_pixel_if_generate_plus\.mult1_un25_sum_cry_2                 Net          -        -       0.014     -           2         
font\.un3_pixel_if_generate_plus\.mult1_un25_sum_cry_3_c               SB_CARRY     CI       In      -         37.399      -         
font\.un3_pixel_if_generate_plus\.mult1_un25_sum_cry_3_c               SB_CARRY     CO       Out     0.126     37.525      -         
font\.un3_pixel_if_generate_plus\.mult1_un25_sum_cry_3                 Net          -        -       0.014     -           2         
font\.un3_pixel_if_generate_plus\.mult1_un25_sum_cry_4_c               SB_CARRY     CI       In      -         37.539      -         
font\.un3_pixel_if_generate_plus\.mult1_un25_sum_cry_4_c               SB_CARRY     CO       Out     0.126     37.665      -         
font\.un3_pixel_if_generate_plus\.mult1_un25_sum_cry_4                 Net          -        -       0.386     -           3         
font\.un3_pixel_if_generate_plus\.mult1_un25_sum_cry_4_c_RNIN803       SB_LUT4      I3       In      -         38.051      -         
font\.un3_pixel_if_generate_plus\.mult1_un25_sum_cry_4_c_RNIN803       SB_LUT4      O        Out     0.287     38.339      -         
font\.un3_pixel_if_generate_plus\.mult1_un25_sum_cry_4_c_RNIN803       Net          -        -       1.371     -           4         
font\.un3_pixel_if_generate_plus\.mult1_un32_sum_cry_4_c_inv           SB_LUT4      I0       In      -         39.710      -         
font\.un3_pixel_if_generate_plus\.mult1_un32_sum_cry_4_c_inv           SB_LUT4      O        Out     0.449     40.159      -         
font\.un3_pixel_if_generate_plus\.mult1_un25_sum_i[5]                  Net          -        -       0.905     -           2         
font\.un3_pixel_if_generate_plus\.mult1_un32_sum_cry_4_c               SB_CARRY     I0       In      -         41.064      -         
font\.un3_pixel_if_generate_plus\.mult1_un32_sum_cry_4_c               SB_CARRY     CO       Out     0.258     41.321      -         
font\.un3_pixel_if_generate_plus\.mult1_un32_sum_cry_4                 Net          -        -       0.386     -           1         
font\.un3_pixel_if_generate_plus\.mult1_un32_sum_cry_4_c_RNIFTKPB3     SB_LUT4      I3       In      -         41.707      -         
font\.un3_pixel_if_generate_plus\.mult1_un32_sum_cry_4_c_RNIFTKPB3     SB_LUT4      O        Out     0.316     42.023      -         
font\.un3_pixel_if_generate_plus\.mult1_un32_sum_cry_4_c_RNIFTKPB3     Net          -        -       1.371     -           13        
font\.un3_pixel_if_generate_plus\.mult1_un32_sum_cry_1_c_RNIAQ1S27     SB_LUT4      I2       In      -         43.394      -         
font\.un3_pixel_if_generate_plus\.mult1_un32_sum_cry_1_c_RNIAQ1S27     SB_LUT4      O        Out     0.379     43.773      -         
g2_1                                                                   Net          -        -       1.371     -           2         
Pixel_RNO_74                                                           SB_LUT4      I2       In      -         45.144      -         
Pixel_RNO_74                                                           SB_LUT4      O        Out     0.379     45.522      -         
N_7                                                                    Net          -        -       1.371     -           1         
Pixel_RNO_58                                                           SB_LUT4      I0       In      -         46.893      -         
Pixel_RNO_58                                                           SB_LUT4      O        Out     0.449     47.342      -         
g1_1_0                                                                 Net          -        -       1.371     -           1         
Pixel_RNO_34                                                           SB_LUT4      I3       In      -         48.713      -         
Pixel_RNO_34                                                           SB_LUT4      O        Out     0.316     49.029      -         
g1_1                                                                   Net          -        -       1.371     -           1         
Pixel_RNO_12                                                           SB_LUT4      I2       In      -         50.400      -         
Pixel_RNO_12                                                           SB_LUT4      O        Out     0.351     50.750      -         
g0_5                                                                   Net          -        -       1.371     -           1         
Pixel_RNO_3                                                            SB_LUT4      I2       In      -         52.121      -         
Pixel_RNO_3                                                            SB_LUT4      O        Out     0.351     52.472      -         
g0_4                                                                   Net          -        -       1.371     -           1         
Pixel_RNO                                                              SB_LUT4      I3       In      -         53.843      -         
Pixel_RNO                                                              SB_LUT4      O        Out     0.287     54.130      -         
Pixel_0                                                                Net          -        -       1.507     -           1         
Pixel                                                                  SB_DFF       D        In      -         55.637      -         
=====================================================================================================================================
Total path delay (propagation time + setup) of 55.743 is 16.411(29.4%) logic and 39.332(70.6%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      47.554
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         47.449

    - Propagation time:                      55.560
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -8.111

    Number of logic level(s):                59
    Starting point:                          beamX[2] / Q
    Ending point:                            Pixel / D
    The start point is clocked by            PLL|PLLOUTCORE_derived_clock [rising] on pin C
    The end   point is clocked by            PLL|PLLOUTCORE_derived_clock [rising] on pin C

Instance / Net                                                                      Pin      Pin               Arrival     No. of    
Name                                                                   Type         Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------------------------------
beamX[2]                                                               SB_DFF       Q        Out     0.540     0.540       -         
beamX[2]                                                               Net          -        -       0.834     -           6         
un5_visiblex_cry_2_c                                                   SB_CARRY     I0       In      -         1.374       -         
un5_visiblex_cry_2_c                                                   SB_CARRY     CO       Out     0.258     1.632       -         
un5_visiblex_cry_2                                                     Net          -        -       0.014     -           2         
un5_visiblex_cry_3_c                                                   SB_CARRY     CI       In      -         1.646       -         
un5_visiblex_cry_3_c                                                   SB_CARRY     CO       Out     0.126     1.772       -         
un5_visiblex_cry_3                                                     Net          -        -       0.014     -           2         
un5_visiblex_cry_4_c                                                   SB_CARRY     CI       In      -         1.786       -         
un5_visiblex_cry_4_c                                                   SB_CARRY     CO       Out     0.126     1.912       -         
un5_visiblex_cry_4                                                     Net          -        -       0.014     -           2         
un5_visiblex_cry_5_c                                                   SB_CARRY     CI       In      -         1.926       -         
un5_visiblex_cry_5_c                                                   SB_CARRY     CO       Out     0.126     2.052       -         
un5_visiblex_cry_5                                                     Net          -        -       0.014     -           2         
un5_visiblex_cry_6_c                                                   SB_CARRY     CI       In      -         2.066       -         
un5_visiblex_cry_6_c                                                   SB_CARRY     CO       Out     0.126     2.192       -         
un5_visiblex_cry_6                                                     Net          -        -       0.014     -           2         
un5_visiblex_cry_7_c                                                   SB_CARRY     CI       In      -         2.206       -         
un5_visiblex_cry_7_c                                                   SB_CARRY     CO       Out     0.126     2.333       -         
un5_visiblex_cry_7                                                     Net          -        -       0.014     -           2         
un5_visiblex_cry_8_c                                                   SB_CARRY     CI       In      -         2.346       -         
un5_visiblex_cry_8_c                                                   SB_CARRY     CO       Out     0.126     2.473       -         
un5_visiblex_cry_8                                                     Net          -        -       0.386     -           1         
un5_visiblex_cry_8_c_RNI1D62                                           SB_LUT4      I3       In      -         2.859       -         
un5_visiblex_cry_8_c_RNI1D62                                           SB_LUT4      O        Out     0.316     3.174       -         
charx_if_generate_plus\.mult1_un26_sum_axb_3                           Net          -        -       1.371     -           11        
un5_visiblex_cry_8_c_RNI1D62_2                                         SB_LUT4      I0       In      -         4.545       -         
un5_visiblex_cry_8_c_RNI1D62_2                                         SB_LUT4      O        Out     0.449     4.994       -         
charx_if_generate_plus\.mult1_un26_sum_axb_3_i                         Net          -        -       0.905     -           2         
charx_if_generate_plus\.mult1_un26_sum_cry_2_c                         SB_CARRY     I0       In      -         5.899       -         
charx_if_generate_plus\.mult1_un26_sum_cry_2_c                         SB_CARRY     CO       Out     0.258     6.157       -         
charx_if_generate_plus\.mult1_un26_sum_cry_2                           Net          -        -       0.014     -           2         
charx_if_generate_plus\.mult1_un26_sum_cry_3_c                         SB_CARRY     CI       In      -         6.171       -         
charx_if_generate_plus\.mult1_un26_sum_cry_3_c                         SB_CARRY     CO       Out     0.126     6.297       -         
charx_if_generate_plus\.mult1_un26_sum_cry_3                           Net          -        -       0.014     -           2         
charx_if_generate_plus\.mult1_un26_sum_cry_4_c                         SB_CARRY     CI       In      -         6.311       -         
charx_if_generate_plus\.mult1_un26_sum_cry_4_c                         SB_CARRY     CO       Out     0.126     6.437       -         
charx_if_generate_plus\.mult1_un26_sum_cry_4                           Net          -        -       0.386     -           3         
charx_if_generate_plus\.mult1_un26_sum_cry_4_c_RNIISU5                 SB_LUT4      I3       In      -         6.823       -         
charx_if_generate_plus\.mult1_un26_sum_cry_4_c_RNIISU5                 SB_LUT4      O        Out     0.287     7.111       -         
charx_if_generate_plus\.mult1_un26_sum_cry_4_c_RNIISU5                 Net          -        -       1.371     -           4         
charx_if_generate_plus\.mult1_un26_sum_cry_4_c_RNIISU5_0               SB_LUT4      I0       In      -         8.482       -         
charx_if_generate_plus\.mult1_un26_sum_cry_4_c_RNIISU5_0               SB_LUT4      O        Out     0.449     8.930       -         
charx_if_generate_plus\.mult1_un26_sum_i[5]                            Net          -        -       0.905     -           2         
charx_if_generate_plus\.mult1_un33_sum_cry_4_c                         SB_CARRY     I0       In      -         9.835       -         
charx_if_generate_plus\.mult1_un33_sum_cry_4_c                         SB_CARRY     CO       Out     0.258     10.093      -         
charx_if_generate_plus\.mult1_un33_sum_cry_4                           Net          -        -       0.386     -           1         
charx_if_generate_plus\.mult1_un33_sum_cry_4_c_RNIK99Q                 SB_LUT4      I3       In      -         10.479      -         
charx_if_generate_plus\.mult1_un33_sum_cry_4_c_RNIK99Q                 SB_LUT4      O        Out     0.316     10.794      -         
charx_if_generate_plus\.mult1_un33_sum_cry_4_c_RNIK99Q                 Net          -        -       1.371     -           4         
charx_if_generate_plus\.mult1_un33_sum_cry_4_c_RNIK99Q_0               SB_LUT4      I0       In      -         12.165      -         
charx_if_generate_plus\.mult1_un33_sum_cry_4_c_RNIK99Q_0               SB_LUT4      O        Out     0.449     12.614      -         
charx_if_generate_plus\.mult1_un33_sum_i[5]                            Net          -        -       0.905     -           4         
charx_if_generate_plus\.mult1_un40_sum_cry_2_c                         SB_CARRY     I0       In      -         13.519      -         
charx_if_generate_plus\.mult1_un40_sum_cry_2_c                         SB_CARRY     CO       Out     0.258     13.777      -         
charx_if_generate_plus\.mult1_un40_sum_cry_2                           Net          -        -       0.014     -           2         
charx_if_generate_plus\.mult1_un40_sum_cry_3_c                         SB_CARRY     CI       In      -         13.791      -         
charx_if_generate_plus\.mult1_un40_sum_cry_3_c                         SB_CARRY     CO       Out     0.126     13.917      -         
charx_if_generate_plus\.mult1_un40_sum_cry_3                           Net          -        -       0.014     -           2         
charx_if_generate_plus\.mult1_un40_sum_cry_4_c                         SB_CARRY     CI       In      -         13.931      -         
charx_if_generate_plus\.mult1_un40_sum_cry_4_c                         SB_CARRY     CO       Out     0.126     14.057      -         
charx_if_generate_plus\.mult1_un40_sum_cry_4                           Net          -        -       0.386     -           1         
charx_if_generate_plus\.mult1_un40_sum_cry_4_c_RNIKTTM1                SB_LUT4      I3       In      -         14.443      -         
charx_if_generate_plus\.mult1_un40_sum_cry_4_c_RNIKTTM1                SB_LUT4      O        Out     0.316     14.759      -         
charx_if_generate_plus\.mult1_un40_sum_cry_4_c_RNIKTTM1                Net          -        -       1.371     -           4         
charx_if_generate_plus\.mult1_un40_sum_cry_4_c_RNIKTTM1_0              SB_LUT4      I0       In      -         16.130      -         
charx_if_generate_plus\.mult1_un40_sum_cry_4_c_RNIKTTM1_0              SB_LUT4      O        Out     0.449     16.578      -         
charx_if_generate_plus\.mult1_un40_sum_i[5]                            Net          -        -       0.905     -           4         
charx_if_generate_plus\.mult1_un47_sum_cry_2_c                         SB_CARRY     I0       In      -         17.483      -         
charx_if_generate_plus\.mult1_un47_sum_cry_2_c                         SB_CARRY     CO       Out     0.258     17.741      -         
charx_if_generate_plus\.mult1_un47_sum_cry_2                           Net          -        -       0.014     -           2         
charx_if_generate_plus\.mult1_un47_sum_cry_3_c                         SB_CARRY     CI       In      -         17.755      -         
charx_if_generate_plus\.mult1_un47_sum_cry_3_c                         SB_CARRY     CO       Out     0.126     17.881      -         
charx_if_generate_plus\.mult1_un47_sum_cry_3                           Net          -        -       0.014     -           2         
charx_if_generate_plus\.mult1_un47_sum_cry_4_c                         SB_CARRY     CI       In      -         17.895      -         
charx_if_generate_plus\.mult1_un47_sum_cry_4_c                         SB_CARRY     CO       Out     0.126     18.021      -         
charx_if_generate_plus\.mult1_un47_sum_cry_4                           Net          -        -       0.386     -           1         
charx_if_generate_plus\.mult1_un47_sum_cry_4_c_RNIQNMI3                SB_LUT4      I3       In      -         18.407      -         
charx_if_generate_plus\.mult1_un47_sum_cry_4_c_RNIQNMI3                SB_LUT4      O        Out     0.316     18.723      -         
charx_if_generate_plus\.mult1_un47_sum_cry_4_c_RNIQNMI3                Net          -        -       1.371     -           5         
charx_if_generate_plus\.mult1_un47_sum_cry_4_c_RNIQNMI3_0              SB_LUT4      I0       In      -         20.094      -         
charx_if_generate_plus\.mult1_un47_sum_cry_4_c_RNIQNMI3_0              SB_LUT4      O        Out     0.449     20.543      -         
charx_if_generate_plus\.mult1_un47_sum_i[5]                            Net          -        -       0.905     -           2         
charx_if_generate_plus\.mult1_un54_sum_cry_2_c                         SB_CARRY     I0       In      -         21.448      -         
charx_if_generate_plus\.mult1_un54_sum_cry_2_c                         SB_CARRY     CO       Out     0.258     21.705      -         
charx_if_generate_plus\.mult1_un54_sum_cry_2                           Net          -        -       0.014     -           2         
charx_if_generate_plus\.mult1_un54_sum_cry_3_c                         SB_CARRY     CI       In      -         21.719      -         
charx_if_generate_plus\.mult1_un54_sum_cry_3_c                         SB_CARRY     CO       Out     0.126     21.846      -         
charx_if_generate_plus\.mult1_un54_sum_cry_3                           Net          -        -       0.014     -           2         
charx_if_generate_plus\.mult1_un54_sum_cry_4_c                         SB_CARRY     CI       In      -         21.860      -         
charx_if_generate_plus\.mult1_un54_sum_cry_4_c                         SB_CARRY     CO       Out     0.126     21.986      -         
charx_if_generate_plus\.mult1_un54_sum_cry_4                           Net          -        -       0.386     -           1         
charx_if_generate_plus\.mult1_un54_sum_cry_4_c_RNIJRIA7                SB_LUT4      I3       In      -         22.372      -         
charx_if_generate_plus\.mult1_un54_sum_cry_4_c_RNIJRIA7                SB_LUT4      O        Out     0.316     22.687      -         
charx_if_generate_plus\.mult1_un54_sum_cry_4_c_RNIJRIA7                Net          -        -       1.371     -           4         
charx_if_generate_plus\.mult1_un54_sum_cry_4_c_RNIJRIA7_0              SB_LUT4      I0       In      -         24.058      -         
charx_if_generate_plus\.mult1_un54_sum_cry_4_c_RNIJRIA7_0              SB_LUT4      O        Out     0.449     24.507      -         
charx_if_generate_plus\.mult1_un54_sum_i[5]                            Net          -        -       0.905     -           4         
charx_if_generate_plus\.mult1_un61_sum_cry_2_c                         SB_CARRY     I0       In      -         25.412      -         
charx_if_generate_plus\.mult1_un61_sum_cry_2_c                         SB_CARRY     CO       Out     0.258     25.670      -         
charx_if_generate_plus\.mult1_un61_sum_cry_2                           Net          -        -       0.014     -           2         
charx_if_generate_plus\.mult1_un61_sum_cry_3_c                         SB_CARRY     CI       In      -         25.684      -         
charx_if_generate_plus\.mult1_un61_sum_cry_3_c                         SB_CARRY     CO       Out     0.126     25.810      -         
charx_if_generate_plus\.mult1_un61_sum_cry_3                           Net          -        -       0.014     -           2         
charx_if_generate_plus\.mult1_un61_sum_cry_4_c                         SB_CARRY     CI       In      -         25.824      -         
charx_if_generate_plus\.mult1_un61_sum_cry_4_c                         SB_CARRY     CO       Out     0.126     25.950      -         
charx_if_generate_plus\.mult1_un61_sum_cry_4                           Net          -        -       0.386     -           1         
charx_if_generate_plus\.mult1_un61_sum_cry_4_c_RNIMRTUG                SB_LUT4      I3       In      -         26.336      -         
charx_if_generate_plus\.mult1_un61_sum_cry_4_c_RNIMRTUG                SB_LUT4      O        Out     0.316     26.652      -         
charx_if_generate_plus\.mult1_un61_sum_cry_4_c_RNIMRTUG                Net          -        -       1.371     -           4         
charx_if_generate_plus\.mult1_un61_sum_cry_4_c_RNIMRTUG_0              SB_LUT4      I0       In      -         28.023      -         
charx_if_generate_plus\.mult1_un61_sum_cry_4_c_RNIMRTUG_0              SB_LUT4      O        Out     0.449     28.471      -         
charx_if_generate_plus\.mult1_un61_sum_i[5]                            Net          -        -       0.905     -           4         
charx_if_generate_plus\.mult1_un68_sum_cry_2_c                         SB_CARRY     I0       In      -         29.376      -         
charx_if_generate_plus\.mult1_un68_sum_cry_2_c                         SB_CARRY     CO       Out     0.258     29.634      -         
charx_if_generate_plus\.mult1_un68_sum_cry_2                           Net          -        -       0.014     -           2         
charx_if_generate_plus\.mult1_un68_sum_cry_3_c                         SB_CARRY     CI       In      -         29.648      -         
charx_if_generate_plus\.mult1_un68_sum_cry_3_c                         SB_CARRY     CO       Out     0.126     29.774      -         
charx_if_generate_plus\.mult1_un68_sum_cry_3                           Net          -        -       0.014     -           2         
charx_if_generate_plus\.mult1_un68_sum_cry_4_c                         SB_CARRY     CI       In      -         29.788      -         
charx_if_generate_plus\.mult1_un68_sum_cry_4_c                         SB_CARRY     CO       Out     0.126     29.914      -         
charx_if_generate_plus\.mult1_un68_sum_cry_4                           Net          -        -       0.386     -           1         
charx_if_generate_plus\.mult1_un68_sum_cry_4_c_RNITFFAU                SB_LUT4      I3       In      -         30.300      -         
charx_if_generate_plus\.mult1_un68_sum_cry_4_c_RNITFFAU                SB_LUT4      O        Out     0.316     30.616      -         
charx_if_generate_plus\.mult1_un68_sum_cry_4_c_RNITFFAU                Net          -        -       1.371     -           4         
charx_if_generate_plus\.mult1_un68_sum_cry_3_c_RNIFS1PQ1               SB_LUT4      I0       In      -         31.987      -         
charx_if_generate_plus\.mult1_un68_sum_cry_3_c_RNIFS1PQ1               SB_LUT4      O        Out     0.449     32.436      -         
charx_if_generate_plus\.mult1_un75_sum_axb_5                           Net          -        -       1.371     -           1         
charx_if_generate_plus\.mult1_un75_sum_cry_4_c_RNI5E63R1               SB_LUT4      I0       In      -         33.807      -         
charx_if_generate_plus\.mult1_un75_sum_cry_4_c_RNI5E63R1               SB_LUT4      O        Out     0.449     34.255      -         
charx_if_generate_plus\.mult1_un75_sum_cry_4_c_RNI5E63R1               Net          -        -       1.371     -           6         
font\.un3_pixel_if_generate_plus\.mult1_un25_sum_cry_1_c_RNO           SB_LUT4      I2       In      -         35.627      -         
font\.un3_pixel_if_generate_plus\.mult1_un25_sum_cry_1_c_RNO           SB_LUT4      O        Out     0.379     36.005      -         
font\.un3_pixel_if_generate_plus\.mult1_un25_sum_cry_1_c_RNO           Net          -        -       0.905     -           1         
font\.un3_pixel_if_generate_plus\.mult1_un25_sum_cry_1_c               SB_CARRY     I0       In      -         36.910      -         
font\.un3_pixel_if_generate_plus\.mult1_un25_sum_cry_1_c               SB_CARRY     CO       Out     0.258     37.168      -         
font\.un3_pixel_if_generate_plus\.mult1_un25_sum_cry_1                 Net          -        -       0.014     -           2         
font\.un3_pixel_if_generate_plus\.mult1_un25_sum_cry_2_c               SB_CARRY     CI       In      -         37.182      -         
font\.un3_pixel_if_generate_plus\.mult1_un25_sum_cry_2_c               SB_CARRY     CO       Out     0.126     37.308      -         
font\.un3_pixel_if_generate_plus\.mult1_un25_sum_cry_2                 Net          -        -       0.014     -           2         
font\.un3_pixel_if_generate_plus\.mult1_un25_sum_cry_3_c               SB_CARRY     CI       In      -         37.322      -         
font\.un3_pixel_if_generate_plus\.mult1_un25_sum_cry_3_c               SB_CARRY     CO       Out     0.126     37.448      -         
font\.un3_pixel_if_generate_plus\.mult1_un25_sum_cry_3                 Net          -        -       0.014     -           2         
font\.un3_pixel_if_generate_plus\.mult1_un25_sum_cry_4_c               SB_CARRY     CI       In      -         37.462      -         
font\.un3_pixel_if_generate_plus\.mult1_un25_sum_cry_4_c               SB_CARRY     CO       Out     0.126     37.588      -         
font\.un3_pixel_if_generate_plus\.mult1_un25_sum_cry_4                 Net          -        -       0.386     -           3         
font\.un3_pixel_if_generate_plus\.mult1_un25_sum_cry_4_c_RNIN803       SB_LUT4      I3       In      -         37.974      -         
font\.un3_pixel_if_generate_plus\.mult1_un25_sum_cry_4_c_RNIN803       SB_LUT4      O        Out     0.287     38.262      -         
font\.un3_pixel_if_generate_plus\.mult1_un25_sum_cry_4_c_RNIN803       Net          -        -       1.371     -           4         
font\.un3_pixel_if_generate_plus\.mult1_un32_sum_cry_4_c_inv           SB_LUT4      I0       In      -         39.633      -         
font\.un3_pixel_if_generate_plus\.mult1_un32_sum_cry_4_c_inv           SB_LUT4      O        Out     0.449     40.082      -         
font\.un3_pixel_if_generate_plus\.mult1_un25_sum_i[5]                  Net          -        -       0.905     -           2         
font\.un3_pixel_if_generate_plus\.mult1_un32_sum_cry_4_c               SB_CARRY     I0       In      -         40.987      -         
font\.un3_pixel_if_generate_plus\.mult1_un32_sum_cry_4_c               SB_CARRY     CO       Out     0.258     41.244      -         
font\.un3_pixel_if_generate_plus\.mult1_un32_sum_cry_4                 Net          -        -       0.386     -           1         
font\.un3_pixel_if_generate_plus\.mult1_un32_sum_cry_4_c_RNIFTKPB3     SB_LUT4      I3       In      -         41.630      -         
font\.un3_pixel_if_generate_plus\.mult1_un32_sum_cry_4_c_RNIFTKPB3     SB_LUT4      O        Out     0.316     41.946      -         
font\.un3_pixel_if_generate_plus\.mult1_un32_sum_cry_4_c_RNIFTKPB3     Net          -        -       1.371     -           13        
font\.un3_pixel_if_generate_plus\.mult1_un32_sum_cry_1_c_RNIAQ1S27     SB_LUT4      I2       In      -         43.317      -         
font\.un3_pixel_if_generate_plus\.mult1_un32_sum_cry_1_c_RNIAQ1S27     SB_LUT4      O        Out     0.379     43.695      -         
g2_1                                                                   Net          -        -       1.371     -           2         
Pixel_RNO_74                                                           SB_LUT4      I2       In      -         45.066      -         
Pixel_RNO_74                                                           SB_LUT4      O        Out     0.379     45.445      -         
N_7                                                                    Net          -        -       1.371     -           1         
Pixel_RNO_58                                                           SB_LUT4      I0       In      -         46.816      -         
Pixel_RNO_58                                                           SB_LUT4      O        Out     0.449     47.265      -         
g1_1_0                                                                 Net          -        -       1.371     -           1         
Pixel_RNO_34                                                           SB_LUT4      I3       In      -         48.636      -         
Pixel_RNO_34                                                           SB_LUT4      O        Out     0.316     48.952      -         
g1_1                                                                   Net          -        -       1.371     -           1         
Pixel_RNO_12                                                           SB_LUT4      I2       In      -         50.322      -         
Pixel_RNO_12                                                           SB_LUT4      O        Out     0.351     50.673      -         
g0_5                                                                   Net          -        -       1.371     -           1         
Pixel_RNO_3                                                            SB_LUT4      I2       In      -         52.044      -         
Pixel_RNO_3                                                            SB_LUT4      O        Out     0.351     52.395      -         
g0_4                                                                   Net          -        -       1.371     -           1         
Pixel_RNO                                                              SB_LUT4      I3       In      -         53.766      -         
Pixel_RNO                                                              SB_LUT4      O        Out     0.287     54.053      -         
Pixel_0                                                                Net          -        -       1.507     -           1         
Pixel                                                                  SB_DFF       D        In      -         55.560      -         
=====================================================================================================================================
Total path delay (propagation time + setup) of 55.665 is 16.347(29.4%) logic and 39.318(70.6%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
<a name=clockReport17>Detailed Report for Clock: SimpleVGA|Clock12MHz</a>
====================================



<a name=startingSlack18>Starting Points with Worst Slack</a>
********************************

                                  Starting                                                         Arrival           
Instance                          Reference                Type        Pin     Net                 Time        Slack 
                                  Clock                                                                              
---------------------------------------------------------------------------------------------------------------------
content_content_ram3_[0]          SimpleVGA|Clock12MHz     SB_DFF      Q       content_ram3_0      0.540       29.146
content_content_ram1_[0]          SimpleVGA|Clock12MHz     SB_DFF      Q       content_ram1_0      0.540       29.195
content_content_ram8__e_0[0]      SimpleVGA|Clock12MHz     SB_DFFE     Q       content_ram8_0      0.540       29.209
content_content_ram11__e_0[0]     SimpleVGA|Clock12MHz     SB_DFFE     Q       content_ram11_0     0.540       29.209
content_content_ram2_[0]          SimpleVGA|Clock12MHz     SB_DFF      Q       content_ram2_0      0.540       29.258
content_content_ram9__e_0[0]      SimpleVGA|Clock12MHz     SB_DFFE     Q       content_ram9_0      0.540       29.258
content_content_ram12_[0]         SimpleVGA|Clock12MHz     SB_DFF      Q       content_ram12_0     0.540       29.272
content_content_ram10__e_0[0]     SimpleVGA|Clock12MHz     SB_DFFE     Q       content_ram10_0     0.540       29.321
content_content_ram7_[0]          SimpleVGA|Clock12MHz     SB_DFF      Q       content_ram7_0      0.540       30.847
content_content_ram5_[0]          SimpleVGA|Clock12MHz     SB_DFF      Q       content_ram5_0      0.540       30.896
=====================================================================================================================


<a name=endingSlack19>Ending Points with Worst Slack</a>
******************************

                              Starting                                                               Required           
Instance                      Reference                Type       Pin     Net                        Time         Slack 
                              Clock                                                                                     
------------------------------------------------------------------------------------------------------------------------
Pixel                         SimpleVGA|Clock12MHz     SB_DFF     D       Pixel_0                    47.449       29.146
content_content_ram6_[0]      SimpleVGA|Clock12MHz     SB_DFF     D       content_content_ram6_      47.449       36.306
content_content_ram7_[0]      SimpleVGA|Clock12MHz     SB_DFF     D       content_content_ram7_      47.449       36.306
content_content_ram2_[0]      SimpleVGA|Clock12MHz     SB_DFF     D       content_content_ram2_      47.449       36.355
content_content_ram3_[0]      SimpleVGA|Clock12MHz     SB_DFF     D       content_content_ram3_      47.449       36.355
content_content_ram0_[0]      SimpleVGA|Clock12MHz     SB_DFF     D       content_content_ram0_      47.449       38.112
content_content_ram1_[0]      SimpleVGA|Clock12MHz     SB_DFF     D       content_content_ram1_      47.449       38.112
content_content_ram4_[0]      SimpleVGA|Clock12MHz     SB_DFF     D       content_content_ram4_      47.449       38.112
content_content_ram5_[0]      SimpleVGA|Clock12MHz     SB_DFF     D       content_content_ram5_      47.449       38.112
content_content_ram12_[0]     SimpleVGA|Clock12MHz     SB_DFF     D       content_content_ram12_     47.449       38.133
========================================================================================================================



<a name=worstPaths20>Worst Path Information</a>
<a href="U:\SimpleVGA_iCEstick\SimpleVGA_iCEstick_Implmnt\SimpleVGA_iCEstick.srr:srsfU:\SimpleVGA_iCEstick\SimpleVGA_iCEstick_Implmnt\SimpleVGA_iCEstick.srs:fp:168534:171804:@XP_NAMES_GATE">View Worst Path in Analyst</a>
***********************


Path information for path number 1: 
      Requested Period:                      47.554
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         47.449

    - Propagation time:                      18.303
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 29.146

    Number of logic level(s):                9
    Starting point:                          content_content_ram3_[0] / Q
    Ending point:                            Pixel / D
    The start point is clocked by            SimpleVGA|Clock12MHz [rising] on pin C
    The end   point is clocked by            PLL|PLLOUTCORE_derived_clock [rising] on pin C

Instance / Net                                            Pin      Pin               Arrival     No. of    
Name                                          Type        Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------
content_content_ram3_[0]                      SB_DFF      Q        Out     0.540     0.540       -         
content_ram3_0                                Net         -        -       1.599     -           3         
content_content_ram11__e_0_RNIQ1Q3O1_0[0]     SB_LUT4     I2       In      -         2.139       -         
content_content_ram11__e_0_RNIQ1Q3O1_0[0]     SB_LUT4     O        Out     0.379     2.518       -         
content_content_ram11__e_0_RNIQ1Q3O1_0[0]     Net         -        -       1.371     -           1         
content_content_ram7__RNI6B0NG3[0]            SB_LUT4     I1       In      -         3.889       -         
content_content_ram7__RNI6B0NG3[0]            SB_LUT4     O        Out     0.400     4.288       -         
content_content_ram7__RNI6B0NG3[0]            Net         -        -       1.371     -           1         
content_content_ram5__RNIKAVJ9F[0]            SB_LUT4     I0       In      -         5.659       -         
content_content_ram5__RNIKAVJ9F[0]            SB_LUT4     O        Out     0.449     6.108       -         
content_N_25                                  Net         -        -       1.371     -           2         
content_content_ram0__RNIAENOV03[0]           SB_LUT4     I0       In      -         7.479       -         
content_content_ram0__RNIAENOV03[0]           SB_LUT4     O        Out     0.449     7.928       -         
N_331_i                                       Net         -        -       1.371     -           14        
Pixel_RNO_44                                  SB_LUT4     I0       In      -         9.299       -         
Pixel_RNO_44                                  SB_LUT4     O        Out     0.449     9.748       -         
Pixel_RNO_44                                  Net         -        -       1.371     -           1         
Pixel_RNO_21                                  SB_LUT4     I1       In      -         11.119      -         
Pixel_RNO_21                                  SB_LUT4     O        Out     0.379     11.498      -         
N_10_0_0                                      Net         -        -       1.371     -           1         
Pixel_RNO_6                                   SB_LUT4     I0       In      -         12.868      -         
Pixel_RNO_6                                   SB_LUT4     O        Out     0.386     13.254      -         
g0_0                                          Net         -        -       1.371     -           1         
Pixel_RNO_0                                   SB_LUT4     I2       In      -         14.625      -         
Pixel_RNO_0                                   SB_LUT4     O        Out     0.351     14.976      -         
G_21_i_2                                      Net         -        -       1.371     -           1         
Pixel_RNO                                     SB_LUT4     I0       In      -         16.347      -         
Pixel_RNO                                     SB_LUT4     O        Out     0.449     16.796      -         
Pixel_0                                       Net         -        -       1.507     -           1         
Pixel                                         SB_DFF      D        In      -         18.303      -         
===========================================================================================================
Total path delay (propagation time + setup) of 18.408 is 4.334(23.5%) logic and 14.074(76.5%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]


Finished timing report (Real Time elapsed 0h:00m:16s; CPU Time elapsed 0h:00m:13s; Memory used current: 85MB peak: 95MB)

---------------------------------------
<a name=resourceUsage21>Resource Usage Report for SimpleVGA </a>

Mapping to part: ice40hx1ktq144
Cell usage:
GND             1 use
SB_CARRY        148 uses
SB_DFF          33 uses
SB_DFFE         12 uses
SB_DFFSS        1 use
SB_GB           1 use
SB_PLL40_CORE   1 use
VCC             1 use
SB_LUT4         453 uses

I/O ports: 10
I/O primitives: 10
SB_GB_IO       1 use
SB_IO          9 uses

I/O Register bits:                  0
Register bits not including I/Os:   46 (3%)
Total load per clock:
   SimpleVGA|Clock12MHz: 1
   PLL|PLLOUTCORE_derived_clock: 1

Mapping Summary:
Total  LUTs: 453 (35%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 453 = 453 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:16s; CPU Time elapsed 0h:00m:13s; Memory used current: 40MB peak: 95MB)

Process took 0h:00m:16s realtime, 0h:00m:13s cputime
# Wed Jun 24 16:33:58 2015

###########################################################]

</pre></samp></body></html>
