# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../project_2.srcs/sources_1/imports/Lab3/Lab3.srcs/sources_1/new/circuito.vhdl" \
"../../../../project_2.srcs/sources_1/imports/Lab3/Lab3.srcs/sources_1/new/control.vhd" \
"../../../../project_2.srcs/sources_1/imports/Lab3/datapath.vhd" \
"../../../../project_2.srcs/sources_1/imports/Lab3/Lab3.srcs/sources_1/imports/P3/mem_acesses.vhd" \
"../../../../project_2.srcs/sim_1/imports/new/circuito_tb.vhd" \

# Do not sort compile order
nosort
