###############################################################
#  Generated by:      Cadence Tempus 22.13-s095_1
#  OS:                Linux x86_64(Host ID rhcadence)
#  Generated on:      Tue Jun  3 10:20:24 2025
#  Design:            counter
#  Command:           report_timing -path_type full_clock -max_paths 100 > reports/timing_report_late.rpt
###############################################################
Path 1: MET (7.524 ns) Setup Check with Pin q_o_reg[2]/CN->D
               View: func_slow_max
              Group: clk
         Startpoint: (F) q_o_reg[0]/CN
              Clock: (R) clk
           Endpoint: (F) q_o_reg[2]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+   10.000        0.000
        Src Latency:+    0.000        0.000
        Net Latency:+    0.000 (I)    0.000 (I)
            Arrival:=   10.000        0.000

              Setup:-    0.440
        Uncertainty:-    0.300
      Required Time:=    9.260
       Launch Clock:=    0.000
          Data Path:+    1.736
              Slack:=    7.524
     Timing Path:

#----------------------------------------------------------------------------
# Timing Point  Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                       (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------
  clk_i         -      clk_i  R     (arrival)       1  0.000   0.000    0.000  
  g69/Y         -      A->Y   F     INVX0           3  0.000   0.000    0.000  
  q_o_reg[0]/Q  -      CN->Q  F     DFFX0           3  0.000   0.824    0.824  
  g68__1617/Y   -      B->Y   R     NANDX0          3  0.141   0.305    1.129  
  g61__5526/Y   -      A->Y   F     NORX0           1  0.286   0.146    1.275  
  g60__6260/Y   -      B->Y   R     NORX0           1  0.105   0.320    1.595  
  g58__2398/Y   -      A->Y   F     NORX0           1  0.257   0.141    1.736  
  q_o_reg[2]/D  -      D      F     DFFX0           1  0.101   0.000    1.736  
#----------------------------------------------------------------------------
     Other End Path:

#-----------------------------------------------------------------------------
# Timing Point   Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                        (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------
  clk_i          -      clk_i  R     (arrival)       1  0.000   0.000   10.000  
  g69/Y          -      A->Y   F     INVX0           3  0.000   0.000   10.000  
  q_o_reg[2]/CN  -      CN     F     DFFX0           3  0.000   0.000   10.000  
#-----------------------------------------------------------------------------
Path 2: MET (7.800 ns) Setup Check with Pin q_o_reg[1]/CN->D
               View: func_slow_max
              Group: clk
         Startpoint: (F) q_o_reg[0]/CN
              Clock: (R) clk
           Endpoint: (R) q_o_reg[1]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+   10.000        0.000
        Src Latency:+    0.000        0.000
        Net Latency:+    0.000 (I)    0.000 (I)
            Arrival:=   10.000        0.000

              Setup:-    0.284
        Uncertainty:-    0.300
      Required Time:=    9.416
       Launch Clock:=    0.000
          Data Path:+    1.616
              Slack:=    7.800
     Timing Path:

#----------------------------------------------------------------------------
# Timing Point  Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                       (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------
  clk_i         -      clk_i  R     (arrival)       1  0.000   0.000    0.000  
  g69/Y         -      A->Y   F     INVX0           3  0.000   0.000    0.000  
  q_o_reg[0]/Q  -      CN->Q  F     DFFX0           3  0.000   0.824    0.824  
  g68__1617/Y   -      B->Y   R     NANDX0          3  0.141   0.305    1.129  
  g64__8428/Y   -      A->Y   F     NANDX0          1  0.286   0.203    1.333  
  g59__5107/Y   -      A->Y   R     NORX0           1  0.178   0.283    1.616  
  q_o_reg[1]/D  -      D      R     DFFX0           1  0.260   0.000    1.616  
#----------------------------------------------------------------------------
     Other End Path:

#-----------------------------------------------------------------------------
# Timing Point   Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                        (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------
  clk_i          -      clk_i  R     (arrival)       1  0.000   0.000   10.000  
  g69/Y          -      A->Y   F     INVX0           3  0.000   0.000   10.000  
  q_o_reg[1]/CN  -      CN     F     DFFX0           3  0.000   0.000   10.000  
#-----------------------------------------------------------------------------
Path 3: MET (7.876 ns) Late Output Delay Assertion
               View: func_slow_max
              Group: clk
         Startpoint: (F) q_o_reg[0]/CN
              Clock: (R) clk
           Endpoint: (F) q_o[0]
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+   10.000        0.000
        Src Latency:+    0.000        0.000
        Net Latency:+    0.000 (I)    0.000 (I)
            Arrival:=   10.000        0.000

       Output Delay:-    1.000
        Uncertainty:-    0.300
      Required Time:=    8.700
       Launch Clock:=    0.000
          Data Path:+    0.824
              Slack:=    7.876

#-----------------------------------------------------------------------------
# Timing Point  Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                        (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------
  clk_i         -      clk_i   R     (arrival)       1  0.000   0.000    0.000  
  g69/Y         -      A->Y    F     INVX0           3  0.000   0.000    0.000  
  q_o_reg[0]/Q  -      CN->Q   F     DFFX0           3  0.000   0.824    0.824  
  q_o[0]        -      q_o[0]  F     -               3  0.141   0.000    0.824  
#-----------------------------------------------------------------------------
Path 4: MET (7.895 ns) Late Output Delay Assertion
               View: func_slow_max
              Group: clk
         Startpoint: (F) q_o_reg[2]/CN
              Clock: (R) clk
           Endpoint: (F) q_o[2]
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+   10.000        0.000
        Src Latency:+    0.000        0.000
        Net Latency:+    0.000 (I)    0.000 (I)
            Arrival:=   10.000        0.000

       Output Delay:-    1.000
        Uncertainty:-    0.300
      Required Time:=    8.700
       Launch Clock:=    0.000
          Data Path:+    0.805
              Slack:=    7.895

#-----------------------------------------------------------------------------
# Timing Point  Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                        (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------
  clk_i         -      clk_i   R     (arrival)       1  0.000   0.000    0.000  
  g69/Y         -      A->Y    F     INVX0           3  0.000   0.000    0.000  
  q_o_reg[2]/Q  -      CN->Q   F     DFFX0           2  0.000   0.805    0.805  
  q_o[2]        -      q_o[2]  F     -               2  0.127   0.000    0.805  
#-----------------------------------------------------------------------------
Path 5: MET (7.920 ns) Late Output Delay Assertion
               View: func_slow_max
              Group: clk
         Startpoint: (F) q_o_reg[1]/CN
              Clock: (R) clk
           Endpoint: (F) q_o[1]
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+   10.000        0.000
        Src Latency:+    0.000        0.000
        Net Latency:+    0.000 (I)    0.000 (I)
            Arrival:=   10.000        0.000

       Output Delay:-    1.000
        Uncertainty:-    0.300
      Required Time:=    8.700
       Launch Clock:=    0.000
          Data Path:+    0.780
              Slack:=    7.920

#-----------------------------------------------------------------------------
# Timing Point  Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                        (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------
  clk_i         -      clk_i   R     (arrival)       1  0.000   0.000    0.000  
  g69/Y         -      A->Y    F     INVX0           3  0.000   0.000    0.000  
  q_o_reg[1]/Q  -      CN->Q   F     DFFX0           2  0.000   0.780    0.780  
  q_o[1]        -      q_o[1]  F     -               2  0.109   0.000    0.780  
#-----------------------------------------------------------------------------
Path 6: MET (8.326 ns) Setup Check with Pin q_o_reg[0]/CN->D
               View: func_slow_max
              Group: clk
         Startpoint: (F) q_o_reg[0]/CN
              Clock: (R) clk
           Endpoint: (R) q_o_reg[0]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+   10.000        0.000
        Src Latency:+    0.000        0.000
        Net Latency:+    0.000 (I)    0.000 (I)
            Arrival:=   10.000        0.000

              Setup:-    0.284
        Uncertainty:-    0.300
      Required Time:=    9.416
       Launch Clock:=    0.000
          Data Path:+    1.090
              Slack:=    8.326
     Timing Path:

#----------------------------------------------------------------------------
# Timing Point  Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                       (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------
  clk_i         -      clk_i  R     (arrival)       1  0.000   0.000    0.000  
  g69/Y         -      A->Y   F     INVX0           3  0.000   0.000    0.000  
  q_o_reg[0]/Q  -      CN->Q  F     DFFX0           3  0.000   0.824    0.824  
  g65__3680/Y   -      A->Y   R     NORX0           1  0.141   0.266    1.090  
  q_o_reg[0]/D  -      D      R     DFFX0           1  0.259   0.000    1.090  
#----------------------------------------------------------------------------
     Other End Path:

#-----------------------------------------------------------------------------
# Timing Point   Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                        (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------
  clk_i          -      clk_i  R     (arrival)       1  0.000   0.000   10.000  
  g69/Y          -      A->Y   F     INVX0           3  0.000   0.000   10.000  
  q_o_reg[0]/CN  -      CN     F     DFFX0           3  0.000   0.000   10.000  
#-----------------------------------------------------------------------------

