$comment
	File created using the following command:
		vcd file Mux2_1Demo.msim.vcd -direction
$end
$date
	Fri Feb 28 10:58:52 2025
$end
$version
	Questa Intel Starter FPGA Edition Version 2021.2
$end
$timescale
	1ps
$end

$scope module mux2_1_vhd_vec_tst $end
$var wire 1 ! A $end
$var wire 1 " B $end
$var wire 1 # Sel $end
$var wire 1 $ Y $end

$scope module i1 $end
$var wire 1 % gnd $end
$var wire 1 & vcc $end
$var wire 1 ' unknown $end
$var wire 1 ( devoe $end
$var wire 1 ) devclrn $end
$var wire 1 * devpor $end
$var wire 1 + ww_devoe $end
$var wire 1 , ww_devclrn $end
$var wire 1 - ww_devpor $end
$var wire 1 . ww_A $end
$var wire 1 / ww_B $end
$var wire 1 0 ww_Sel $end
$var wire 1 1 ww_Y $end
$var wire 1 2 \Y~output_o\ $end
$var wire 1 3 \B~input_o\ $end
$var wire 1 4 \A~input_o\ $end
$var wire 1 5 \Sel~input_o\ $end
$var wire 1 6 \Y~0_combout\ $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0!
0"
0#
0$
0%
1&
x'
1(
1)
1*
1+
1,
1-
0.
0/
00
01
02
03
04
05
06
$end
#120000
1#
10
15
#180000
1!
1.
14
#260000
0!
0.
04
#300000
1!
1"
1.
1/
13
14
16
12
11
1$
#400000
0!
0"
0.
0/
03
04
06
02
01
0$
#440000
1"
1/
13
16
12
11
1$
#480000
0"
0#
0/
00
05
03
06
02
01
0$
#620000
1#
10
15
#640000
1!
1.
14
#660000
1"
1/
13
16
12
11
1$
#680000
0!
0.
04
#720000
0"
0/
03
06
02
01
0$
#760000
0#
00
05
#1000000
