{
   "ActiveEmotionalView":"Default View",
   "Addressing View_Layers":"/dac_0_dac_rst:false|/mult_0_P:false|/dac_0_dac_clk:false|/pll_0_clk_out1:false|/pll_0_clk_out2:false|/rst_0_peripheral_aresetn:false|/pll_0_clk_out3:false|",
   "Addressing View_ScaleFactor":"0.210171",
   "Addressing View_TopLeft":"-2641,-776",
   "Color Coded_ScaleFactor":"0.143021",
   "Color Coded_TopLeft":"-2643,-706",
   "Default View_Layers":"/dac_0_dac_rst:true|/mult_0_P:true|/dac_0_dac_clk:true|/pll_0_clk_out1:true|/pll_0_clk_out2:true|/rst_0_peripheral_aresetn:true|/pll_0_clk_out3:true|",
   "Default View_ScaleFactor":"0.966791",
   "Default View_TopLeft":"1592,-2690",
   "Display-PortTypeClock":"true",
   "Display-PortTypeData":"true",
   "Display-PortTypeOthers":"true",
   "Display-PortTypeReset":"true",
   "ExpandedHierarchyInLayout":"/Core|/feedback_and_generation|/downsampling|/feedback_and_generation/CH2|/feedback_and_generation/CBC",
   "Grouping and No Loops_ScaleFactor":"0.140863",
   "Grouping and No Loops_TopLeft":"-2641,-696",
   "Interfaces View_Layers":"/dac_0_dac_rst:false|/mult_0_P:false|/dac_0_dac_clk:false|/pll_0_clk_out1:false|/pll_0_clk_out2:false|/rst_0_peripheral_aresetn:false|/pll_0_clk_out3:false|",
   "Interfaces View_ScaleFactor":"0.789513",
   "Interfaces View_TopLeft":"1479,37",
   "No Loops_ScaleFactor":"0.140158",
   "No Loops_TopLeft":"-2640,-671",
   "Reduced Jogs_Layers":"/dac_0_dac_rst:true|/mult_0_P:true|/dac_0_dac_clk:true|/pll_0_clk_out1:true|/pll_0_clk_out2:true|/rst_0_peripheral_aresetn:true|/pll_0_clk_out3:true|",
   "Reduced Jogs_ScaleFactor":"0.13946",
   "Reduced Jogs_TopLeft":"-2639,-660",
   "commentid":"",
   "guistr":"# # String gsaved with Nlview 7.0r4  2019-12-20 bk=1.5203 VDI=41 GEI=36 GUI=JA:10.0 TLS
#  -string -flagsOSRD
preplace port Vp_Vn -pg 1 -lvl 0 -x -1270 -y 100 -defaultsOSRD
preplace port Vaux0 -pg 1 -lvl 0 -x -1270 -y 20 -defaultsOSRD
preplace port Vaux1 -pg 1 -lvl 0 -x -1270 -y 40 -defaultsOSRD
preplace port Vaux9 -pg 1 -lvl 0 -x -1270 -y 80 -defaultsOSRD
preplace port Vaux8 -pg 1 -lvl 0 -x -1270 -y 60 -defaultsOSRD
preplace port DDR -pg 1 -lvl 5 -x 3830 -y 160 -defaultsOSRD
preplace port FIXED_IO -pg 1 -lvl 5 -x 3830 -y 180 -defaultsOSRD
preplace port adc_clk_p_i -pg 1 -lvl 0 -x -1270 -y 450 -defaultsOSRD
preplace port adc_clk_n_i -pg 1 -lvl 0 -x -1270 -y 430 -defaultsOSRD
preplace port adc_enc_p_o -pg 1 -lvl 5 -x 3830 -y 220 -defaultsOSRD
preplace port adc_enc_n_o -pg 1 -lvl 5 -x 3830 -y 200 -defaultsOSRD
preplace port adc_csn_o -pg 1 -lvl 5 -x 3830 -y 390 -defaultsOSRD
preplace port dac_clk_o -pg 1 -lvl 5 -x 3830 -y 40 -defaultsOSRD
preplace port dac_rst_o -pg 1 -lvl 5 -x 3830 -y 120 -defaultsOSRD
preplace port dac_sel_o -pg 1 -lvl 5 -x 3830 -y 140 -defaultsOSRD
preplace port dac_wrt_o -pg 1 -lvl 5 -x 3830 -y 80 -defaultsOSRD
preplace portBus adc_dat_a_i -pg 1 -lvl 0 -x -1270 -y 630 -defaultsOSRD
preplace portBus adc_dat_b_i -pg 1 -lvl 0 -x -1270 -y 610 -defaultsOSRD
preplace portBus dac_dat_o -pg 1 -lvl 5 -x 3830 -y 100 -defaultsOSRD
preplace portBus dac_pwm_o -pg 1 -lvl 5 -x 3830 -y 240 -defaultsOSRD
preplace portBus exp_p_tri_io -pg 1 -lvl 5 -x 3830 -y 60 -defaultsOSRD
preplace portBus exp_n_tri_io -pg 1 -lvl 5 -x 3830 -y 260 -defaultsOSRD
preplace portBus led_o -pg 1 -lvl 5 -x 3830 -y 20 -defaultsOSRD
preplace inst Core -pg 1 -lvl 1 -x -960 -y 440 -defaultsOSRD
preplace inst Memory_IO -pg 1 -lvl 2 -x 220 -y 1720 -defaultsOSRD
preplace inst Reg_Brakeout -pg 1 -lvl 2 -x 220 -y -2382 -defaultsOSRD
preplace inst axis_red_pitaya_adc_0 -pg 1 -lvl 1 -x -960 -y 1060 -defaultsOSRD
preplace inst ch1_mem_fb_split -pg 1 -lvl 2 -x 220 -y -2760 -defaultsOSRD
preplace inst feedback_and_generation -pg 1 -lvl 3 -x 1414 -y -3540 -defaultsOSRD
preplace inst axis_red_pitaya_dac_0 -pg 1 -lvl 4 -x 3608 -y 730 -defaultsOSRD
preplace inst downsampling -pg 1 -lvl 3 -x 1414 -y -4250 -defaultsOSRD
preplace inst Core|rst_0 -pg 1 -lvl 1 -x -850 -y 690 -defaultsOSRD
preplace inst Core|pll_0 -pg 1 -lvl 1 -x -850 -y 880 -defaultsOSRD
preplace inst Core|ps_0 -pg 1 -lvl 1 -x -850 -y 460 -defaultsOSRD
preplace inst Core|ps_0_axi_periph -pg 1 -lvl 2 -x -480 -y 570 -defaultsOSRD
preplace inst feedback_and_generation|ch1_output_dac_mem_split -pg 1 -lvl 3 -x 2964 -y -3440 -defaultsOSRD
preplace inst feedback_and_generation|CH1 -pg 1 -lvl 1 -x 1594 -y -3780 -defaultsOSRD
preplace inst feedback_and_generation|CH2 -pg 1 -lvl 1 -x 1594 -y -3510 -defaultsOSRD
preplace inst feedback_and_generation|CBC -pg 1 -lvl 1 -x 1594 -y -2710 -defaultsOSRD
preplace inst feedback_and_generation|feedback_combined_0 -pg 1 -lvl 2 -x 2624 -y -3450 -defaultsOSRD
preplace inst downsampling|fir_compiler_0 -pg 1 -lvl 3 -x 2184 -y -4090 -defaultsOSRD
preplace inst downsampling|axis_combiner_1 -pg 1 -lvl 2 -x 1754 -y -4140 -defaultsOSRD
preplace inst downsampling|axis_combiner_2 -pg 1 -lvl 1 -x 1384 -y -4170 -defaultsOSRD
preplace inst feedback_and_generation|CH2|CH2_mult2 -pg 1 -lvl 2 -x 1974 -y -3530 -defaultsOSRD
preplace inst feedback_and_generation|CH2|CH2_mult3 -pg 1 -lvl 2 -x 1974 -y -3250 -defaultsOSRD
preplace inst feedback_and_generation|CH2|CH2_mult4 -pg 1 -lvl 2 -x 1974 -y -3090 -defaultsOSRD
preplace inst feedback_and_generation|CH2|CH2_multiplier_breakout -pg 1 -lvl 1 -x 1674 -y -3260 -defaultsOSRD
preplace inst feedback_and_generation|CH2|CH2_mult1 -pg 1 -lvl 2 -x 1974 -y -3390 -defaultsOSRD
preplace inst feedback_and_generation|CBC|CBC_Mult1 -pg 1 -lvl 2 -x 2024 -y -2740 -defaultsOSRD
preplace inst feedback_and_generation|CBC|CBC_mult2 -pg 1 -lvl 2 -x 2024 -y -2600 -defaultsOSRD
preplace inst feedback_and_generation|CBC|CBC_mult4 -pg 1 -lvl 2 -x 2024 -y -2130 -defaultsOSRD
preplace inst feedback_and_generation|CBC|CBC_mult5 -pg 1 -lvl 2 -x 2024 -y -2290 -defaultsOSRD
preplace inst feedback_and_generation|CBC|CBC_0 -pg 1 -lvl 1 -x 1674 -y -2420 -defaultsOSRD
preplace inst feedback_and_generation|CBC|CBC_Mult3 -pg 1 -lvl 2 -x 2024 -y -2430 -defaultsOSRD
preplace netloc adc_clk_p_i_1 1 0 1 -1230J 450n
preplace netloc adc_clk_n_i_1 1 0 1 -1220J 430n
preplace netloc rst_0_peripheral_aresetn 1 1 2 -100 -2940 N
preplace netloc slice_0_dout 1 2 1 450J -4140n
preplace netloc slice_3_dout 1 1 2 -50 -2102 410
preplace netloc pll_0_clk_out1 1 0 4 -1200 1140 -110 -2960 510 -3940 3280
preplace netloc slice_1_dout 1 1 2 -60 -2112 380J
preplace netloc const_0_dout 1 0 3 -1200 -670 N -670 430
preplace netloc feedback_combined_0_trig_out 1 3 2 N -3360 3810
preplace netloc adc_dat_a_i_1 1 0 1 -1250J 630n
preplace netloc adc_dat_b_i_1 1 0 1 -1240J 610n
preplace netloc axis_red_pitaya_adc_0_adc_csn 1 1 4 -80 390 N 390 N 390 N
preplace netloc Memory_IO_cfg_data 1 1 2 -50 -2132 420J
preplace netloc Reg_Brakeout_dout4 1 2 1 530J -2920n
preplace netloc axis_red_pitaya_dac_0_dac_dat 1 4 1 3800 100n
preplace netloc axis_red_pitaya_dac_0_dac_clk 1 4 1 3770 40n
preplace netloc axis_red_pitaya_dac_0_dac_rst 1 4 1 3790 120n
preplace netloc axis_red_pitaya_dac_0_dac_sel 1 4 1 3810 140n
preplace netloc axis_red_pitaya_dac_0_dac_wrt 1 4 1 3780 80n
preplace netloc Core_locked 1 1 3 NJ 730 NJ 730 3260
preplace netloc Core_clk_out2 1 1 3 NJ 870 NJ 870 3270
preplace netloc Core_clk_out3 1 1 3 NJ 890 NJ 890 3280
preplace netloc sts_data_1 1 1 2 -40 -2092 390J
preplace netloc Memory_IO_sts_data1 1 1 2 -40 -2122 400
preplace netloc input_select_1 1 2 1 540 -2900n
preplace netloc input_select1_1 1 2 1 570 -2840n
preplace netloc Reg_Brakeout_Dout9 1 2 1 560J -2860n
preplace netloc continuous_output_in_1 1 2 1 550J -2880n
preplace netloc displacement_int_ext_1 1 2 1 590 -2410n
preplace netloc polynomial_target_1 1 2 1 600 -2390n
preplace netloc velocity_int_ext_1 1 2 1 610 -2370n
preplace netloc input_select2_1 1 2 1 620 -2350n
preplace netloc Reg_Brakeout_Dout 1 2 1 580J -2330n
preplace netloc ps_0_FIXED_IO 1 1 4 -90 180 N 180 N 180 N
preplace netloc ps_0_axi_periph_M01_AXI 1 1 1 -130 580n
preplace netloc conv_0_M_AXIS 1 1 3 -70 -3960 N -3960 3260
preplace netloc writer_0_M_AXI 1 0 3 -1210 1150 N 1150 380
preplace netloc axis_red_pitaya_adc_0_M_AXIS 1 1 1 -140 -2780n
preplace netloc ps_0_DDR 1 1 4 -150 160 N 160 N 160 N
preplace netloc feedback_and_generation_M01_AXIS 1 3 1 3260 -3430n
preplace netloc ps_0_axi_periph_M00_AXI 1 1 1 -120 560n
preplace netloc ch1_mem_fb_split_M02_AXIS 1 2 1 400J -3850n
preplace netloc S_AXIS_ADC2_1 1 2 1 410J -3830n
preplace netloc ch1_mem_fb_split_M04_AXIS 1 2 1 420J -3330n
preplace netloc ch1_mem_fb_split_M05_AXIS 1 2 1 430J -3310n
preplace netloc S_AXIS_CFG_1 1 2 1 440J -3290n
preplace netloc ch1_mem_fb_split_M00_AXIS 1 2 1 380 -4300n
preplace netloc ch1_mem_fb_split_M01_AXIS 1 2 1 390 -4280n
preplace netloc feedback_and_generation_M00_AXIS 1 2 2 520 -3950 3260
preplace netloc Reg_Brakeout_M_AXIS3 1 2 1 460 -3270n
preplace netloc S_AXIS_CFG2_1 1 2 1 490 -3060n
preplace netloc ch1_mem_fb_split_M07_AXIS 1 2 1 470 -3040n
preplace netloc ch1_mem_fb_split_M06_AXIS 1 2 1 480 -3020n
preplace netloc Reg_Brakeout_M_AXIS4 1 2 1 500 -3000n
preplace netloc S_AXIS_RNG2_1 1 2 1 520 -2980n
preplace netloc Core|pll_0_clk_out1 1 0 3 -1050 590 -650 710 NJ
preplace netloc Core|const_0_dout 1 0 1 N 670
preplace netloc Core|pll_0_locked 1 0 3 -1050 790 -630 730 NJ
preplace netloc Core|rst_0_peripheral_aresetn 1 1 2 -640 750 NJ
preplace netloc Core|adc_clk_p_i_1 1 0 1 -1050 860n
preplace netloc Core|adc_clk_n_i_1 1 0 1 N 880
preplace netloc Core|pll_0_clk_out2 1 1 2 N 870 NJ
preplace netloc Core|pll_0_clk_out3 1 1 2 N 890 NJ
preplace netloc Core|ps_0_FIXED_IO 1 1 2 N 430 NJ
preplace netloc Core|ps_0_M_AXI_GP0 1 1 1 N 490
preplace netloc Core|ps_0_axi_periph_M00_AXI 1 2 1 N 560
preplace netloc Core|writer_0_M_AXI 1 0 1 N 440
preplace netloc Core|ps_0_DDR 1 1 2 N 410 NJ
preplace netloc Core|ps_0_axi_periph_M01_AXI 1 2 1 N 580
preplace netloc feedback_and_generation|pll_0_clk_out1 1 0 3 1274 -3660 2374 -3180 2794J
preplace netloc feedback_and_generation|rst_0_peripheral_aresetn 1 0 3 NJ -2940 NJ -2940 2804
preplace netloc feedback_and_generation|premultiplier_P2 1 1 1 2324 -3770n
preplace netloc feedback_and_generation|premultiplier_P1 1 1 1 2404 -3790n
preplace netloc feedback_and_generation|feedback_combined_0_trig_out 1 2 2 2784 -3360 NJ
preplace netloc feedback_and_generation|mult_gen_0_P 1 1 1 2434 -3830n
preplace netloc feedback_and_generation|mult_gen_1_P 1 1 1 2414 -3810n
preplace netloc feedback_and_generation|multiplier_breakout_0_OFFSET 1 1 1 2314 -3730n
preplace netloc feedback_and_generation|input_select_1 1 0 1 1204 -3730n
preplace netloc feedback_and_generation|continuous_output_in_1 1 0 2 1224J -3640 2354J
preplace netloc feedback_and_generation|multiplier_breakout_0_trigger_out 1 1 1 2424 -3750n
preplace netloc feedback_and_generation|CH2_mult1_P 1 1 1 2314 -3440n
preplace netloc feedback_and_generation|CH2_mult2_P 1 1 1 2294 -3530n
preplace netloc feedback_and_generation|CH2_mult3_P 1 1 1 2294 -3400n
preplace netloc feedback_and_generation|CH2_mult4_P 1 1 1 2324 -3380n
preplace netloc feedback_and_generation|CH2_multiplier_breakout_OFFSET 1 1 1 2334 -3360n
preplace netloc feedback_and_generation|Net1 1 0 2 1304 -2990 2304J
preplace netloc feedback_and_generation|input_select1_1 1 0 1 1294 -3210n
preplace netloc feedback_and_generation|trig_in_1 1 0 1 1284 -3750n
preplace netloc feedback_and_generation|CBC_OFFSET 1 1 1 2434 -3240n
preplace netloc feedback_and_generation|CBC_P4 1 1 1 2414 -3260n
preplace netloc feedback_and_generation|CBC_P3 1 1 1 2404 -3280n
preplace netloc feedback_and_generation|CBC_P1 1 1 1 2394 -3320n
preplace netloc feedback_and_generation|CBC_P 1 1 1 2384 -3340n
preplace netloc feedback_and_generation|displacement_int_ext_1 1 0 1 1214 -2410n
preplace netloc feedback_and_generation|polynomial_target_1 1 0 1 1184 -2390n
preplace netloc feedback_and_generation|velocity_int_ext_1 1 0 1 N -2370
preplace netloc feedback_and_generation|input_select2_1 1 0 1 1304 -2390n
preplace netloc feedback_and_generation|sel_1 1 0 2 1264 -3650 2364
preplace netloc feedback_and_generation|CBC_trigger_out 1 1 1 2344 -3620n
preplace netloc feedback_and_generation|CBC_P2 1 1 1 2424 -3300n
preplace netloc feedback_and_generation|Conn3 1 0 1 N -3850
preplace netloc feedback_and_generation|Conn4 1 0 1 N -3830
preplace netloc feedback_and_generation|Conn1 1 3 1 N -3450
preplace netloc feedback_and_generation|Conn5 1 3 1 N -3430
preplace netloc feedback_and_generation|feedback_combined_0_M_AXIS 1 2 1 N -3460
preplace netloc feedback_and_generation|Conn6 1 0 1 N -3330
preplace netloc feedback_and_generation|Conn7 1 0 1 N -3310
preplace netloc feedback_and_generation|S_AXIS_CFG_1 1 0 1 N -3290
preplace netloc feedback_and_generation|S_AXIS_CFG1_1 1 0 1 1184 -3810n
preplace netloc feedback_and_generation|Conn10 1 0 1 1254 -3060n
preplace netloc feedback_and_generation|Conn9 1 0 1 1244 -3040n
preplace netloc feedback_and_generation|Conn8 1 0 1 1234 -3020n
preplace netloc feedback_and_generation|S_AXIS_RNG1_1 1 0 1 1194 -3790n
preplace netloc feedback_and_generation|S_AXIS_RNG2_1 1 0 1 1214 -3270n
preplace netloc downsampling|pll_0_clk_out1 1 0 3 1224J -4270 1544 -4040 N
preplace netloc downsampling|slice_0_dout 1 0 3 1214J -4080 1554 -4050 1954
preplace netloc downsampling|axis_combiner_1_M_AXIS 1 2 1 1954 -4170n
preplace netloc downsampling|Conn1 1 0 1 1214 -4300n
preplace netloc downsampling|Conn2 1 0 1 1204 -4280n
preplace netloc downsampling|axis_combiner_2_M_AXIS 1 1 1 N -4170
preplace netloc downsampling|Conn3 1 0 2 NJ -4260 1554
preplace netloc downsampling|fir_compiler_0_M_AXIS_DATA 1 3 1 NJ -4110
preplace netloc feedback_and_generation|CH2|CH2_multiplier_breakout_OP3 1 1 1 1844 -3530n
preplace netloc feedback_and_generation|CH2|CH2_multiplier_breakout_OP4 1 1 1 1834 -3510n
preplace netloc feedback_and_generation|CH2|CH2_multiplier_breakout_OP5 1 1 1 N -3250
preplace netloc feedback_and_generation|CH2|CH2_multiplier_breakout_OP6 1 1 1 N -3230
preplace netloc feedback_and_generation|CH2|CH2_multiplier_breakout_OP7 1 1 1 1874 -3210n
preplace netloc feedback_and_generation|CH2|CH2_multiplier_breakout_LONG_7F 1 1 1 1834 -3190n
preplace netloc feedback_and_generation|CH2|CH2_multiplier_breakout_OP1 1 1 1 1854 -3390n
preplace netloc feedback_and_generation|CH2|CH2_multiplier_breakout_OP2 1 1 1 1874 -3370n
preplace netloc feedback_and_generation|CH2|pll_0_clk_out1 1 0 2 1514 -3110 1864
preplace netloc feedback_and_generation|CH2|CH2_mult2_P 1 2 1 N -3530
preplace netloc feedback_and_generation|CH2|CH2_mult3_P 1 2 1 N -3250
preplace netloc feedback_and_generation|CH2|CH2_mult4_P 1 2 1 2084 -3190n
preplace netloc feedback_and_generation|CH2|trig_in_1 1 0 1 N -3230
preplace netloc feedback_and_generation|CH2|input_select1_1 1 0 1 N -3210
preplace netloc feedback_and_generation|CH2|Net1 1 0 1 N -3190
preplace netloc feedback_and_generation|CH2|CH2_multiplier_breakout_OFFSET 1 1 2 N -3170 NJ
preplace netloc feedback_and_generation|CH2|CH2_mult1_P 1 2 1 2074 -3390n
preplace netloc feedback_and_generation|CH2|Conn6 1 0 1 N -3330
preplace netloc feedback_and_generation|CH2|Conn7 1 0 1 N -3310
preplace netloc feedback_and_generation|CH2|S_AXIS_CFG_1 1 0 1 N -3290
preplace netloc feedback_and_generation|CH2|Conn1 1 0 1 N -3270
preplace netloc feedback_and_generation|CBC|CBC_0_OP10 1 1 1 1854 -2330n
preplace netloc feedback_and_generation|CBC|CBC_0_OP9 1 1 1 1874 -2350n
preplace netloc feedback_and_generation|CBC|CBC_0_OP8 1 1 1 1844 -2370n
preplace netloc feedback_and_generation|CBC|CBC_0_OP7 1 1 1 1864 -2390n
preplace netloc feedback_and_generation|CBC|CBC_0_OP2 1 1 1 1854 -2720n
preplace netloc feedback_and_generation|CBC|CBC_0_OP1 1 1 1 1844 -2740n
preplace netloc feedback_and_generation|CBC|aclk_1 1 0 2 1474 -2590 1894
preplace netloc feedback_and_generation|CBC|trig_in_1 1 0 1 N -2430
preplace netloc feedback_and_generation|CBC|sel_1 1 0 1 1474 -2410n
preplace netloc feedback_and_generation|CBC|input_select2_1 1 0 1 1484 -2410n
preplace netloc feedback_and_generation|CBC|velocity_int_ext_1 1 0 1 1494 -2390n
preplace netloc feedback_and_generation|CBC|polynomial_target_1 1 0 1 N -2350
preplace netloc feedback_and_generation|CBC|displacement_int_ext_1 1 0 1 1504 -2370n
preplace netloc feedback_and_generation|CBC|CBC_Mult1_P 1 2 1 N -2740
preplace netloc feedback_and_generation|CBC|CBC_mult2_P 1 2 1 N -2600
preplace netloc feedback_and_generation|CBC|CBC_mult4_P 1 2 1 2134 -2550n
preplace netloc feedback_and_generation|CBC|CBC_mult5_P 1 2 1 2144 -2530n
preplace netloc feedback_and_generation|CBC|CBC_0_OFFSET 1 1 2 1884 -2510 NJ
preplace netloc feedback_and_generation|CBC|CBC_0_trigger_out 1 1 2 1904 -2520 2124J
preplace netloc feedback_and_generation|CBC|CBC_Mult3_P 1 2 1 N -2430
preplace netloc feedback_and_generation|CBC|CBC_0_OP3 1 1 1 1864 -2600n
preplace netloc feedback_and_generation|CBC|CBC_0_OP4 1 1 1 1874 -2580n
preplace netloc feedback_and_generation|CBC|CBC_0_OP5 1 1 1 N -2430
preplace netloc feedback_and_generation|CBC|CBC_0_OP6 1 1 1 N -2410
preplace netloc feedback_and_generation|CBC|Conn1 1 0 1 N -2510
preplace netloc feedback_and_generation|CBC|Conn2 1 0 1 N -2490
preplace netloc feedback_and_generation|CBC|Conn3 1 0 1 N -2470
levelinfo -pg 1 -1270 -960 220 1414 3608 3830
levelinfo -hier Core * -850 -480 *
levelinfo -hier feedback_and_generation * 1594 2624 2964 *
levelinfo -hier downsampling * 1384 1754 2184 *
levelinfo -hier feedback_and_generation|CH2 * 1674 1974 *
levelinfo -hier feedback_and_generation|CBC * 1674 2024 *
pagesize -pg 1 -db -bbox -sgen -1450 -4380 4000 3040
pagesize -hier Core -db -bbox -sgen -1080 330 -300 970
pagesize -hier feedback_and_generation -db -bbox -sgen 1154 -3910 3154 -2030
pagesize -hier downsampling -db -bbox -sgen 1174 -4320 2434 -3980
pagesize -hier feedback_and_generation|CH2 -db -bbox -sgen 1484 -3610 2114 -3010
pagesize -hier feedback_and_generation|CBC -db -bbox -sgen 1444 -2830 2174 -2050
"
}
{
   """""""""""""""""""""""""""""""""""""""""""""""""""""""""""""""""""""""""""""""""""""da_clkrst_cnt""""""""""""""""""""""""""""""""""""""""""""""""""""""""""""""""""""""""""""""""""""":"13",
   """"""""""""""""""""""""""""""""""""""""""""""""""""""""""""""""""""""""""""""""""""da_clkrst_cnt"""""""""""""""""""""""""""""""""""""""""""""""""""""""""""""""""""""""""""""""""""":"10"
}
