Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto b26be5e4c3c2492c9ad6a7f80fdc43f9 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot mips_min_sopc_sim_behav xil_defaultlib.mips_min_sopc_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 6 differs from formal bit length 1 for port stallreq [C:/Users/ZhangFirst1/Desktop/cclab/mips/mips.srcs/sources_1/new/mips.v:155]
WARNING: [VRFC 10-278] actual bit length 6 differs from formal bit length 1 for port stallreq [C:/Users/ZhangFirst1/Desktop/cclab/mips/mips.srcs/sources_1/new/mips.v:201]
WARNING: [VRFC 10-278] actual bit length 6 differs from formal bit length 1 for port stallreq_from_id [C:/Users/ZhangFirst1/Desktop/cclab/mips/mips.srcs/sources_1/new/mips.v:258]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.pc_reg
Compiling module xil_defaultlib.if_id
Compiling module xil_defaultlib.id
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.id_ex
Compiling module xil_defaultlib.ex
Compiling module xil_defaultlib.ex_mem
Compiling module xil_defaultlib.mem
Compiling module xil_defaultlib.mem_wb
Compiling module xil_defaultlib.ctrl
Compiling module xil_defaultlib.mips
Compiling module xil_defaultlib.inst_rom
Compiling module xil_defaultlib.data_ram
Compiling module xil_defaultlib.mips_min_sopc
Compiling module xil_defaultlib.mips_min_sopc_sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot mips_min_sopc_sim_behav
