

================================================================
== Vivado HLS Report for 'encrypt'
================================================================
* Date:           Wed Oct 31 14:44:18 2018

* Version:        2017.1 (Build 1846317 on Thu Jun 22 18:17:09 MDT 2017)
* Project:        encrypt
* Solution:       solution
* Product family: zynq
* Target device:  xc7z020clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   7.00|      5.11|        1.89|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-------+-------+-------+-------+---------+
    |    Latency    |    Interval   | Pipeline|
    |  min  |  max  |  min  |  max  |   Type  |
    +-------+-------+-------+-------+---------+
    |  15109|  21869|  15110|  21870|   none  |
    +-------+-------+-------+-------+---------+

    + Detail: 
        * Instance: 
        +--------------------------------+---------------------+-----+-----+-----+-----+---------+
        |                                |                     |  Latency  |  Interval | Pipeline|
        |            Instance            |        Module       | min | max | min | max |   Type  |
        +--------------------------------+---------------------+-----+-----+-----+-----+---------+
        |grp_aes_expandEncKey_fu_236     |aes_expandEncKey     |  520|  520|  520|  520|   none  |
        |grp_aes_shiftRows_fu_248        |aes_shiftRows        |  124|  124|  124|  124|   none  |
        |grp_aes_mixColumns_fu_255       |aes_mixColumns       |  101|  101|  101|  101|   none  |
        |grp_aes_addRoundKey_cpy_fu_262  |aes_addRoundKey_cpy  |  289|  289|  289|  289|   none  |
        |grp_aes_addRoundKey_fu_275      |aes_addRoundKey      |  273|  273|  273|  273|   none  |
        |grp_aes_subBytes_fu_288         |aes_subBytes         |  273|  273|  273|  273|   none  |
        +--------------------------------+---------------------+-----+-----+-----+-----+---------+

        * Loop: 
        +----------+-------+-------+------------+-----------+-----------+------+----------+
        |          |    Latency    |  Iteration |  Initiation Interval  | Trip |          |
        | Loop Name|  min  |  max  |   Latency  |  achieved |   target  | Count| Pipelined|
        +----------+-------+-------+------------+-----------+-----------+------+----------+
        |- ecb1    |     96|     96|           3|          -|          -|    32|    no    |
        |- ecb2    |   3654|   3654|         522|          -|          -|     7|    no    |
        |- ecb3    |  10140|  16900| 780 ~ 1300 |          -|          -|    13|    no    |
        +----------+-------+-------+------------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      -|       0|    109|
|FIFO             |        -|      -|       -|      -|
|Instance         |       10|      -|    5176|   9334|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|   2289|
|Register         |        -|      -|      92|      -|
+-----------------+---------+-------+--------+-------+
|Total            |       10|      0|    5268|  11732|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        3|      0|       4|     22|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +--------------------------------+--------------------------+---------+-------+------+------+
    |            Instance            |          Module          | BRAM_18K| DSP48E|  FF  |  LUT |
    +--------------------------------+--------------------------+---------+-------+------+------+
    |grp_aes_addRoundKey_fu_275      |aes_addRoundKey           |        0|      0|   130|   351|
    |grp_aes_addRoundKey_cpy_fu_262  |aes_addRoundKey_cpy       |        0|      0|   227|   586|
    |grp_aes_expandEncKey_fu_236     |aes_expandEncKey          |        1|      0|  1709|  3333|
    |grp_aes_mixColumns_fu_255       |aes_mixColumns            |        0|      0|   231|   778|
    |grp_aes_shiftRows_fu_248        |aes_shiftRows             |        0|      0|   608|  1247|
    |grp_aes_subBytes_fu_288         |aes_subBytes              |        1|      0|    79|   239|
    |encrypt_buf_r_m_axi_U           |encrypt_buf_r_m_axi       |        2|      0|   548|   700|
    |encrypt_ctx_deckey_m_axi_U      |encrypt_ctx_deckey_m_axi  |        2|      0|   548|   700|
    |encrypt_ctx_enckey_m_axi_U      |encrypt_ctx_enckey_m_axi  |        2|      0|   548|   700|
    |encrypt_ctx_key_m_axi_U         |encrypt_ctx_key_m_axi     |        2|      0|   548|   700|
    +--------------------------------+--------------------------+---------+-------+------+------+
    |Total                           |                          |       10|      0|  5176|  9334|
    +--------------------------------+--------------------------+---------+-------+------+------+

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+-------+---+----+------------+------------+
    |           Variable Name          | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |i_3_fu_326_p2                     |     +    |      0|  0|  15|           6|           1|
    |i_4_fu_369_p2                     |     +    |      0|  0|  13|           4|           1|
    |phitmp_fu_343_p2                  |     +    |      0|  0|  12|           3|           2|
    |ap_block_state20_on_subcall_done  |    and   |      0|  0|   8|           1|           1|
    |exitcond_fu_354_p2                |   icmp   |      0|  0|   9|           4|           3|
    |tmp_7_fu_337_p2                   |   icmp   |      0|  0|   9|           3|           1|
    |tmp_fu_320_p2                     |   icmp   |      0|  0|  11|           6|           7|
    |ap_block_state1_io                |    or    |      0|  0|   8|           1|           1|
    |ap_block_state23_on_subcall_done  |    or    |      0|  0|   8|           1|           1|
    |ap_block_state4_io                |    or    |      0|  0|   8|           1|           1|
    |ap_block_state8                   |    or    |      0|  0|   8|           1|           1|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |Total                             |          |      0|  0| 109|          31|          20|
    +----------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------------------+-----+-----------+-----+-----------+
    |                     Name                     | LUT | Input Size| Bits| Total Bits|
    +----------------------------------------------+-----+-----------+-----+-----------+
    |ap_NS_fsm                                     |  129|         28|    1|         28|
    |ap_sig_ioackin_ctx_deckey_AWREADY             |    9|          2|    1|          2|
    |ap_sig_ioackin_ctx_deckey_WREADY              |    9|          2|    1|          2|
    |ap_sig_ioackin_ctx_enckey_AWREADY             |    9|          2|    1|          2|
    |ap_sig_ioackin_ctx_enckey_WREADY              |    9|          2|    1|          2|
    |buf_r_ARADDR                                  |   33|          6|   32|        192|
    |buf_r_ARBURST                                 |   33|          6|    2|         12|
    |buf_r_ARCACHE                                 |   33|          6|    4|         24|
    |buf_r_ARID                                    |   33|          6|    1|          6|
    |buf_r_ARLEN                                   |   33|          6|   32|        192|
    |buf_r_ARLOCK                                  |   33|          6|    2|         12|
    |buf_r_ARPROT                                  |   33|          6|    3|         18|
    |buf_r_ARQOS                                   |   33|          6|    4|         24|
    |buf_r_ARREGION                                |   33|          6|    4|         24|
    |buf_r_ARSIZE                                  |   33|          6|    3|         18|
    |buf_r_ARUSER                                  |   33|          6|    1|          6|
    |buf_r_ARVALID                                 |   33|          6|    1|          6|
    |buf_r_AWADDR                                  |   33|          6|   32|        192|
    |buf_r_AWBURST                                 |   33|          6|    2|         12|
    |buf_r_AWCACHE                                 |   33|          6|    4|         24|
    |buf_r_AWID                                    |   33|          6|    1|          6|
    |buf_r_AWLEN                                   |   33|          6|   32|        192|
    |buf_r_AWLOCK                                  |   33|          6|    2|         12|
    |buf_r_AWPROT                                  |   33|          6|    3|         18|
    |buf_r_AWQOS                                   |   33|          6|    4|         24|
    |buf_r_AWREGION                                |   33|          6|    4|         24|
    |buf_r_AWSIZE                                  |   33|          6|    3|         18|
    |buf_r_AWUSER                                  |   33|          6|    1|          6|
    |buf_r_AWVALID                                 |   33|          6|    1|          6|
    |buf_r_BREADY                                  |   33|          6|    1|          6|
    |buf_r_RREADY                                  |   33|          6|    1|          6|
    |buf_r_WDATA                                   |   33|          6|    8|         48|
    |buf_r_WID                                     |   33|          6|    1|          6|
    |buf_r_WLAST                                   |   33|          6|    1|          6|
    |buf_r_WSTRB                                   |   33|          6|    1|          6|
    |buf_r_WUSER                                   |   33|          6|    1|          6|
    |buf_r_WVALID                                  |   33|          6|    1|          6|
    |ctx_deckey_ARVALID                            |    9|          2|    1|          2|
    |ctx_deckey_AWADDR                             |   15|          3|   32|         96|
    |ctx_deckey_AWBURST                            |    9|          2|    2|          4|
    |ctx_deckey_AWCACHE                            |    9|          2|    4|          8|
    |ctx_deckey_AWID                               |    9|          2|    1|          2|
    |ctx_deckey_AWLEN                              |   15|          3|   32|         96|
    |ctx_deckey_AWLOCK                             |    9|          2|    2|          4|
    |ctx_deckey_AWPROT                             |    9|          2|    3|          6|
    |ctx_deckey_AWQOS                              |    9|          2|    4|          8|
    |ctx_deckey_AWREGION                           |    9|          2|    4|          8|
    |ctx_deckey_AWSIZE                             |    9|          2|    3|          6|
    |ctx_deckey_AWUSER                             |    9|          2|    1|          2|
    |ctx_deckey_AWVALID                            |   15|          3|    1|          3|
    |ctx_deckey_BREADY                             |   15|          3|    1|          3|
    |ctx_deckey_RREADY                             |    9|          2|    1|          2|
    |ctx_deckey_WDATA                              |   15|          3|    8|         24|
    |ctx_deckey_WID                                |    9|          2|    1|          2|
    |ctx_deckey_WLAST                              |    9|          2|    1|          2|
    |ctx_deckey_WSTRB                              |   15|          3|    1|          3|
    |ctx_deckey_WUSER                              |    9|          2|    1|          2|
    |ctx_deckey_WVALID                             |   15|          3|    1|          3|
    |ctx_deckey_blk_n_AW                           |    9|          2|    1|          2|
    |ctx_deckey_blk_n_B                            |    9|          2|    1|          2|
    |ctx_deckey_blk_n_W                            |    9|          2|    1|          2|
    |ctx_enckey_ARVALID                            |    9|          2|    1|          2|
    |ctx_enckey_RREADY                             |    9|          2|    1|          2|
    |ctx_enckey_blk_n_AW                           |    9|          2|    1|          2|
    |ctx_enckey_blk_n_B                            |    9|          2|    1|          2|
    |ctx_enckey_blk_n_W                            |    9|          2|    1|          2|
    |ctx_key_ARADDR                                |   15|          3|   32|         96|
    |ctx_key_ARBURST                               |   15|          3|    2|          6|
    |ctx_key_ARCACHE                               |   15|          3|    4|         12|
    |ctx_key_ARID                                  |   15|          3|    1|          3|
    |ctx_key_ARLEN                                 |   15|          3|   32|         96|
    |ctx_key_ARLOCK                                |   15|          3|    2|          6|
    |ctx_key_ARPROT                                |   15|          3|    3|          9|
    |ctx_key_ARQOS                                 |   15|          3|    4|         12|
    |ctx_key_ARREGION                              |   15|          3|    4|         12|
    |ctx_key_ARSIZE                                |   15|          3|    3|          9|
    |ctx_key_ARUSER                                |   15|          3|    1|          3|
    |ctx_key_ARVALID                               |   15|          3|    1|          3|
    |ctx_key_AWADDR                                |   15|          3|   32|         96|
    |ctx_key_AWBURST                               |   15|          3|    2|          6|
    |ctx_key_AWCACHE                               |   15|          3|    4|         12|
    |ctx_key_AWID                                  |   15|          3|    1|          3|
    |ctx_key_AWLEN                                 |   15|          3|   32|         96|
    |ctx_key_AWLOCK                                |   15|          3|    2|          6|
    |ctx_key_AWPROT                                |   15|          3|    3|          9|
    |ctx_key_AWQOS                                 |   15|          3|    4|         12|
    |ctx_key_AWREGION                              |   15|          3|    4|         12|
    |ctx_key_AWSIZE                                |   15|          3|    3|          9|
    |ctx_key_AWUSER                                |   15|          3|    1|          3|
    |ctx_key_AWVALID                               |   15|          3|    1|          3|
    |ctx_key_BREADY                                |   15|          3|    1|          3|
    |ctx_key_RREADY                                |   15|          3|    1|          3|
    |ctx_key_WDATA                                 |   15|          3|    8|         24|
    |ctx_key_WID                                   |   15|          3|    1|          3|
    |ctx_key_WLAST                                 |   15|          3|    1|          3|
    |ctx_key_WSTRB                                 |   15|          3|    1|          3|
    |ctx_key_WUSER                                 |   15|          3|    1|          3|
    |ctx_key_WVALID                                |   15|          3|    1|          3|
    |grp_aes_addRoundKey_fu_275_key_offset_offset  |   15|          3|    6|         18|
    |grp_aes_expandEncKey_fu_236_k_offset          |   15|          3|   32|         96|
    |grp_aes_expandEncKey_fu_236_m_axi_k_ARREADY   |   15|          3|    1|          3|
    |grp_aes_expandEncKey_fu_236_m_axi_k_AWREADY   |   15|          3|    1|          3|
    |grp_aes_expandEncKey_fu_236_m_axi_k_BID       |   15|          3|    1|          3|
    |grp_aes_expandEncKey_fu_236_m_axi_k_BRESP     |   15|          3|    2|          6|
    |grp_aes_expandEncKey_fu_236_m_axi_k_BUSER     |   15|          3|    1|          3|
    |grp_aes_expandEncKey_fu_236_m_axi_k_BVALID    |   15|          3|    1|          3|
    |grp_aes_expandEncKey_fu_236_m_axi_k_RDATA     |   15|          3|    8|         24|
    |grp_aes_expandEncKey_fu_236_m_axi_k_RID       |   15|          3|    1|          3|
    |grp_aes_expandEncKey_fu_236_m_axi_k_RLAST     |   15|          3|    1|          3|
    |grp_aes_expandEncKey_fu_236_m_axi_k_RRESP     |   15|          3|    2|          6|
    |grp_aes_expandEncKey_fu_236_m_axi_k_RUSER     |   15|          3|    1|          3|
    |grp_aes_expandEncKey_fu_236_m_axi_k_RVALID    |   15|          3|    1|          3|
    |grp_aes_expandEncKey_fu_236_m_axi_k_WREADY    |   15|          3|    1|          3|
    |grp_aes_expandEncKey_fu_236_rc_read           |   15|          3|    8|         24|
    |i_1_reg_213                                   |    9|          2|    3|          6|
    |i_2_reg_224                                   |    9|          2|    4|          8|
    |i_reg_190                                     |    9|          2|    6|         12|
    |rcon_1_fu_118                                 |    9|          2|    8|         16|
    |rcon_reg_201                                  |    9|          2|    8|         16|
    +----------------------------------------------+-----+-----------+-----+-----------+
    |Total                                         | 2289|        447|  601|       2337|
    +----------------------------------------------+-----+-----------+-----+-----------+

    * Register: 
    +------------------------------------------------+----+----+-----+-----------+
    |                      Name                      | FF | LUT| Bits| Const Bits|
    +------------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                       |  27|   0|   27|          0|
    |ap_reg_grp_aes_addRoundKey_cpy_fu_262_ap_start  |   1|   0|    1|          0|
    |ap_reg_grp_aes_addRoundKey_fu_275_ap_start      |   1|   0|    1|          0|
    |ap_reg_grp_aes_expandEncKey_fu_236_ap_start     |   1|   0|    1|          0|
    |ap_reg_grp_aes_mixColumns_fu_255_ap_start       |   1|   0|    1|          0|
    |ap_reg_grp_aes_shiftRows_fu_248_ap_start        |   1|   0|    1|          0|
    |ap_reg_grp_aes_subBytes_fu_288_ap_start         |   1|   0|    1|          0|
    |ap_reg_ioackin_ctx_deckey_AWREADY               |   1|   0|    1|          0|
    |ap_reg_ioackin_ctx_deckey_WREADY                |   1|   0|    1|          0|
    |ap_reg_ioackin_ctx_enckey_AWREADY               |   1|   0|    1|          0|
    |ap_reg_ioackin_ctx_enckey_WREADY                |   1|   0|    1|          0|
    |i_1_reg_213                                     |   3|   0|    3|          0|
    |i_2_reg_224                                     |   4|   0|    4|          0|
    |i_3_reg_416                                     |   6|   0|    6|          0|
    |i_reg_190                                       |   6|   0|    6|          0|
    |k_load_reg_426                                  |   8|   0|    8|          0|
    |phitmp_reg_435                                  |   3|   0|    3|          0|
    |rcon_1_fu_118                                   |   8|   0|    8|          0|
    |rcon_reg_201                                    |   8|   0|    8|          0|
    |reg_301                                         |   8|   0|    8|          0|
    |tmp_1_reg_455                                   |   1|   0|    1|          0|
    +------------------------------------------------+----+----+-----+-----------+
    |Total                                           |  92|   0|   92|          0|
    +------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------------+-----+-----+------------+-------------------+--------------+
|         RTL Ports         | Dir | Bits|  Protocol  |   Source Object   |    C Type    |
+---------------------------+-----+-----+------------+-------------------+--------------+
|ap_clk                     |  in |    1| ap_ctrl_hs |      encrypt      | return value |
|ap_rst_n                   |  in |    1| ap_ctrl_hs |      encrypt      | return value |
|ap_start                   |  in |    1| ap_ctrl_hs |      encrypt      | return value |
|ap_done                    | out |    1| ap_ctrl_hs |      encrypt      | return value |
|ap_idle                    | out |    1| ap_ctrl_hs |      encrypt      | return value |
|ap_ready                   | out |    1| ap_ctrl_hs |      encrypt      | return value |
|m_axi_ctx_key_AWVALID      | out |    1|    m_axi   |      ctx_key      |    pointer   |
|m_axi_ctx_key_AWREADY      |  in |    1|    m_axi   |      ctx_key      |    pointer   |
|m_axi_ctx_key_AWADDR       | out |   32|    m_axi   |      ctx_key      |    pointer   |
|m_axi_ctx_key_AWID         | out |    1|    m_axi   |      ctx_key      |    pointer   |
|m_axi_ctx_key_AWLEN        | out |    8|    m_axi   |      ctx_key      |    pointer   |
|m_axi_ctx_key_AWSIZE       | out |    3|    m_axi   |      ctx_key      |    pointer   |
|m_axi_ctx_key_AWBURST      | out |    2|    m_axi   |      ctx_key      |    pointer   |
|m_axi_ctx_key_AWLOCK       | out |    2|    m_axi   |      ctx_key      |    pointer   |
|m_axi_ctx_key_AWCACHE      | out |    4|    m_axi   |      ctx_key      |    pointer   |
|m_axi_ctx_key_AWPROT       | out |    3|    m_axi   |      ctx_key      |    pointer   |
|m_axi_ctx_key_AWQOS        | out |    4|    m_axi   |      ctx_key      |    pointer   |
|m_axi_ctx_key_AWREGION     | out |    4|    m_axi   |      ctx_key      |    pointer   |
|m_axi_ctx_key_AWUSER       | out |    1|    m_axi   |      ctx_key      |    pointer   |
|m_axi_ctx_key_WVALID       | out |    1|    m_axi   |      ctx_key      |    pointer   |
|m_axi_ctx_key_WREADY       |  in |    1|    m_axi   |      ctx_key      |    pointer   |
|m_axi_ctx_key_WDATA        | out |   32|    m_axi   |      ctx_key      |    pointer   |
|m_axi_ctx_key_WSTRB        | out |    4|    m_axi   |      ctx_key      |    pointer   |
|m_axi_ctx_key_WLAST        | out |    1|    m_axi   |      ctx_key      |    pointer   |
|m_axi_ctx_key_WID          | out |    1|    m_axi   |      ctx_key      |    pointer   |
|m_axi_ctx_key_WUSER        | out |    1|    m_axi   |      ctx_key      |    pointer   |
|m_axi_ctx_key_ARVALID      | out |    1|    m_axi   |      ctx_key      |    pointer   |
|m_axi_ctx_key_ARREADY      |  in |    1|    m_axi   |      ctx_key      |    pointer   |
|m_axi_ctx_key_ARADDR       | out |   32|    m_axi   |      ctx_key      |    pointer   |
|m_axi_ctx_key_ARID         | out |    1|    m_axi   |      ctx_key      |    pointer   |
|m_axi_ctx_key_ARLEN        | out |    8|    m_axi   |      ctx_key      |    pointer   |
|m_axi_ctx_key_ARSIZE       | out |    3|    m_axi   |      ctx_key      |    pointer   |
|m_axi_ctx_key_ARBURST      | out |    2|    m_axi   |      ctx_key      |    pointer   |
|m_axi_ctx_key_ARLOCK       | out |    2|    m_axi   |      ctx_key      |    pointer   |
|m_axi_ctx_key_ARCACHE      | out |    4|    m_axi   |      ctx_key      |    pointer   |
|m_axi_ctx_key_ARPROT       | out |    3|    m_axi   |      ctx_key      |    pointer   |
|m_axi_ctx_key_ARQOS        | out |    4|    m_axi   |      ctx_key      |    pointer   |
|m_axi_ctx_key_ARREGION     | out |    4|    m_axi   |      ctx_key      |    pointer   |
|m_axi_ctx_key_ARUSER       | out |    1|    m_axi   |      ctx_key      |    pointer   |
|m_axi_ctx_key_RVALID       |  in |    1|    m_axi   |      ctx_key      |    pointer   |
|m_axi_ctx_key_RREADY       | out |    1|    m_axi   |      ctx_key      |    pointer   |
|m_axi_ctx_key_RDATA        |  in |   32|    m_axi   |      ctx_key      |    pointer   |
|m_axi_ctx_key_RLAST        |  in |    1|    m_axi   |      ctx_key      |    pointer   |
|m_axi_ctx_key_RID          |  in |    1|    m_axi   |      ctx_key      |    pointer   |
|m_axi_ctx_key_RUSER        |  in |    1|    m_axi   |      ctx_key      |    pointer   |
|m_axi_ctx_key_RRESP        |  in |    2|    m_axi   |      ctx_key      |    pointer   |
|m_axi_ctx_key_BVALID       |  in |    1|    m_axi   |      ctx_key      |    pointer   |
|m_axi_ctx_key_BREADY       | out |    1|    m_axi   |      ctx_key      |    pointer   |
|m_axi_ctx_key_BRESP        |  in |    2|    m_axi   |      ctx_key      |    pointer   |
|m_axi_ctx_key_BID          |  in |    1|    m_axi   |      ctx_key      |    pointer   |
|m_axi_ctx_key_BUSER        |  in |    1|    m_axi   |      ctx_key      |    pointer   |
|m_axi_ctx_enckey_AWVALID   | out |    1|    m_axi   |     ctx_enckey    |    pointer   |
|m_axi_ctx_enckey_AWREADY   |  in |    1|    m_axi   |     ctx_enckey    |    pointer   |
|m_axi_ctx_enckey_AWADDR    | out |   32|    m_axi   |     ctx_enckey    |    pointer   |
|m_axi_ctx_enckey_AWID      | out |    1|    m_axi   |     ctx_enckey    |    pointer   |
|m_axi_ctx_enckey_AWLEN     | out |    8|    m_axi   |     ctx_enckey    |    pointer   |
|m_axi_ctx_enckey_AWSIZE    | out |    3|    m_axi   |     ctx_enckey    |    pointer   |
|m_axi_ctx_enckey_AWBURST   | out |    2|    m_axi   |     ctx_enckey    |    pointer   |
|m_axi_ctx_enckey_AWLOCK    | out |    2|    m_axi   |     ctx_enckey    |    pointer   |
|m_axi_ctx_enckey_AWCACHE   | out |    4|    m_axi   |     ctx_enckey    |    pointer   |
|m_axi_ctx_enckey_AWPROT    | out |    3|    m_axi   |     ctx_enckey    |    pointer   |
|m_axi_ctx_enckey_AWQOS     | out |    4|    m_axi   |     ctx_enckey    |    pointer   |
|m_axi_ctx_enckey_AWREGION  | out |    4|    m_axi   |     ctx_enckey    |    pointer   |
|m_axi_ctx_enckey_AWUSER    | out |    1|    m_axi   |     ctx_enckey    |    pointer   |
|m_axi_ctx_enckey_WVALID    | out |    1|    m_axi   |     ctx_enckey    |    pointer   |
|m_axi_ctx_enckey_WREADY    |  in |    1|    m_axi   |     ctx_enckey    |    pointer   |
|m_axi_ctx_enckey_WDATA     | out |   32|    m_axi   |     ctx_enckey    |    pointer   |
|m_axi_ctx_enckey_WSTRB     | out |    4|    m_axi   |     ctx_enckey    |    pointer   |
|m_axi_ctx_enckey_WLAST     | out |    1|    m_axi   |     ctx_enckey    |    pointer   |
|m_axi_ctx_enckey_WID       | out |    1|    m_axi   |     ctx_enckey    |    pointer   |
|m_axi_ctx_enckey_WUSER     | out |    1|    m_axi   |     ctx_enckey    |    pointer   |
|m_axi_ctx_enckey_ARVALID   | out |    1|    m_axi   |     ctx_enckey    |    pointer   |
|m_axi_ctx_enckey_ARREADY   |  in |    1|    m_axi   |     ctx_enckey    |    pointer   |
|m_axi_ctx_enckey_ARADDR    | out |   32|    m_axi   |     ctx_enckey    |    pointer   |
|m_axi_ctx_enckey_ARID      | out |    1|    m_axi   |     ctx_enckey    |    pointer   |
|m_axi_ctx_enckey_ARLEN     | out |    8|    m_axi   |     ctx_enckey    |    pointer   |
|m_axi_ctx_enckey_ARSIZE    | out |    3|    m_axi   |     ctx_enckey    |    pointer   |
|m_axi_ctx_enckey_ARBURST   | out |    2|    m_axi   |     ctx_enckey    |    pointer   |
|m_axi_ctx_enckey_ARLOCK    | out |    2|    m_axi   |     ctx_enckey    |    pointer   |
|m_axi_ctx_enckey_ARCACHE   | out |    4|    m_axi   |     ctx_enckey    |    pointer   |
|m_axi_ctx_enckey_ARPROT    | out |    3|    m_axi   |     ctx_enckey    |    pointer   |
|m_axi_ctx_enckey_ARQOS     | out |    4|    m_axi   |     ctx_enckey    |    pointer   |
|m_axi_ctx_enckey_ARREGION  | out |    4|    m_axi   |     ctx_enckey    |    pointer   |
|m_axi_ctx_enckey_ARUSER    | out |    1|    m_axi   |     ctx_enckey    |    pointer   |
|m_axi_ctx_enckey_RVALID    |  in |    1|    m_axi   |     ctx_enckey    |    pointer   |
|m_axi_ctx_enckey_RREADY    | out |    1|    m_axi   |     ctx_enckey    |    pointer   |
|m_axi_ctx_enckey_RDATA     |  in |   32|    m_axi   |     ctx_enckey    |    pointer   |
|m_axi_ctx_enckey_RLAST     |  in |    1|    m_axi   |     ctx_enckey    |    pointer   |
|m_axi_ctx_enckey_RID       |  in |    1|    m_axi   |     ctx_enckey    |    pointer   |
|m_axi_ctx_enckey_RUSER     |  in |    1|    m_axi   |     ctx_enckey    |    pointer   |
|m_axi_ctx_enckey_RRESP     |  in |    2|    m_axi   |     ctx_enckey    |    pointer   |
|m_axi_ctx_enckey_BVALID    |  in |    1|    m_axi   |     ctx_enckey    |    pointer   |
|m_axi_ctx_enckey_BREADY    | out |    1|    m_axi   |     ctx_enckey    |    pointer   |
|m_axi_ctx_enckey_BRESP     |  in |    2|    m_axi   |     ctx_enckey    |    pointer   |
|m_axi_ctx_enckey_BID       |  in |    1|    m_axi   |     ctx_enckey    |    pointer   |
|m_axi_ctx_enckey_BUSER     |  in |    1|    m_axi   |     ctx_enckey    |    pointer   |
|m_axi_ctx_deckey_AWVALID   | out |    1|    m_axi   |     ctx_deckey    |    pointer   |
|m_axi_ctx_deckey_AWREADY   |  in |    1|    m_axi   |     ctx_deckey    |    pointer   |
|m_axi_ctx_deckey_AWADDR    | out |   32|    m_axi   |     ctx_deckey    |    pointer   |
|m_axi_ctx_deckey_AWID      | out |    1|    m_axi   |     ctx_deckey    |    pointer   |
|m_axi_ctx_deckey_AWLEN     | out |    8|    m_axi   |     ctx_deckey    |    pointer   |
|m_axi_ctx_deckey_AWSIZE    | out |    3|    m_axi   |     ctx_deckey    |    pointer   |
|m_axi_ctx_deckey_AWBURST   | out |    2|    m_axi   |     ctx_deckey    |    pointer   |
|m_axi_ctx_deckey_AWLOCK    | out |    2|    m_axi   |     ctx_deckey    |    pointer   |
|m_axi_ctx_deckey_AWCACHE   | out |    4|    m_axi   |     ctx_deckey    |    pointer   |
|m_axi_ctx_deckey_AWPROT    | out |    3|    m_axi   |     ctx_deckey    |    pointer   |
|m_axi_ctx_deckey_AWQOS     | out |    4|    m_axi   |     ctx_deckey    |    pointer   |
|m_axi_ctx_deckey_AWREGION  | out |    4|    m_axi   |     ctx_deckey    |    pointer   |
|m_axi_ctx_deckey_AWUSER    | out |    1|    m_axi   |     ctx_deckey    |    pointer   |
|m_axi_ctx_deckey_WVALID    | out |    1|    m_axi   |     ctx_deckey    |    pointer   |
|m_axi_ctx_deckey_WREADY    |  in |    1|    m_axi   |     ctx_deckey    |    pointer   |
|m_axi_ctx_deckey_WDATA     | out |   32|    m_axi   |     ctx_deckey    |    pointer   |
|m_axi_ctx_deckey_WSTRB     | out |    4|    m_axi   |     ctx_deckey    |    pointer   |
|m_axi_ctx_deckey_WLAST     | out |    1|    m_axi   |     ctx_deckey    |    pointer   |
|m_axi_ctx_deckey_WID       | out |    1|    m_axi   |     ctx_deckey    |    pointer   |
|m_axi_ctx_deckey_WUSER     | out |    1|    m_axi   |     ctx_deckey    |    pointer   |
|m_axi_ctx_deckey_ARVALID   | out |    1|    m_axi   |     ctx_deckey    |    pointer   |
|m_axi_ctx_deckey_ARREADY   |  in |    1|    m_axi   |     ctx_deckey    |    pointer   |
|m_axi_ctx_deckey_ARADDR    | out |   32|    m_axi   |     ctx_deckey    |    pointer   |
|m_axi_ctx_deckey_ARID      | out |    1|    m_axi   |     ctx_deckey    |    pointer   |
|m_axi_ctx_deckey_ARLEN     | out |    8|    m_axi   |     ctx_deckey    |    pointer   |
|m_axi_ctx_deckey_ARSIZE    | out |    3|    m_axi   |     ctx_deckey    |    pointer   |
|m_axi_ctx_deckey_ARBURST   | out |    2|    m_axi   |     ctx_deckey    |    pointer   |
|m_axi_ctx_deckey_ARLOCK    | out |    2|    m_axi   |     ctx_deckey    |    pointer   |
|m_axi_ctx_deckey_ARCACHE   | out |    4|    m_axi   |     ctx_deckey    |    pointer   |
|m_axi_ctx_deckey_ARPROT    | out |    3|    m_axi   |     ctx_deckey    |    pointer   |
|m_axi_ctx_deckey_ARQOS     | out |    4|    m_axi   |     ctx_deckey    |    pointer   |
|m_axi_ctx_deckey_ARREGION  | out |    4|    m_axi   |     ctx_deckey    |    pointer   |
|m_axi_ctx_deckey_ARUSER    | out |    1|    m_axi   |     ctx_deckey    |    pointer   |
|m_axi_ctx_deckey_RVALID    |  in |    1|    m_axi   |     ctx_deckey    |    pointer   |
|m_axi_ctx_deckey_RREADY    | out |    1|    m_axi   |     ctx_deckey    |    pointer   |
|m_axi_ctx_deckey_RDATA     |  in |   32|    m_axi   |     ctx_deckey    |    pointer   |
|m_axi_ctx_deckey_RLAST     |  in |    1|    m_axi   |     ctx_deckey    |    pointer   |
|m_axi_ctx_deckey_RID       |  in |    1|    m_axi   |     ctx_deckey    |    pointer   |
|m_axi_ctx_deckey_RUSER     |  in |    1|    m_axi   |     ctx_deckey    |    pointer   |
|m_axi_ctx_deckey_RRESP     |  in |    2|    m_axi   |     ctx_deckey    |    pointer   |
|m_axi_ctx_deckey_BVALID    |  in |    1|    m_axi   |     ctx_deckey    |    pointer   |
|m_axi_ctx_deckey_BREADY    | out |    1|    m_axi   |     ctx_deckey    |    pointer   |
|m_axi_ctx_deckey_BRESP     |  in |    2|    m_axi   |     ctx_deckey    |    pointer   |
|m_axi_ctx_deckey_BID       |  in |    1|    m_axi   |     ctx_deckey    |    pointer   |
|m_axi_ctx_deckey_BUSER     |  in |    1|    m_axi   |     ctx_deckey    |    pointer   |
|m_axi_buf_r_AWVALID        | out |    1|    m_axi   |       buf_r       |    pointer   |
|m_axi_buf_r_AWREADY        |  in |    1|    m_axi   |       buf_r       |    pointer   |
|m_axi_buf_r_AWADDR         | out |   32|    m_axi   |       buf_r       |    pointer   |
|m_axi_buf_r_AWID           | out |    1|    m_axi   |       buf_r       |    pointer   |
|m_axi_buf_r_AWLEN          | out |    8|    m_axi   |       buf_r       |    pointer   |
|m_axi_buf_r_AWSIZE         | out |    3|    m_axi   |       buf_r       |    pointer   |
|m_axi_buf_r_AWBURST        | out |    2|    m_axi   |       buf_r       |    pointer   |
|m_axi_buf_r_AWLOCK         | out |    2|    m_axi   |       buf_r       |    pointer   |
|m_axi_buf_r_AWCACHE        | out |    4|    m_axi   |       buf_r       |    pointer   |
|m_axi_buf_r_AWPROT         | out |    3|    m_axi   |       buf_r       |    pointer   |
|m_axi_buf_r_AWQOS          | out |    4|    m_axi   |       buf_r       |    pointer   |
|m_axi_buf_r_AWREGION       | out |    4|    m_axi   |       buf_r       |    pointer   |
|m_axi_buf_r_AWUSER         | out |    1|    m_axi   |       buf_r       |    pointer   |
|m_axi_buf_r_WVALID         | out |    1|    m_axi   |       buf_r       |    pointer   |
|m_axi_buf_r_WREADY         |  in |    1|    m_axi   |       buf_r       |    pointer   |
|m_axi_buf_r_WDATA          | out |   32|    m_axi   |       buf_r       |    pointer   |
|m_axi_buf_r_WSTRB          | out |    4|    m_axi   |       buf_r       |    pointer   |
|m_axi_buf_r_WLAST          | out |    1|    m_axi   |       buf_r       |    pointer   |
|m_axi_buf_r_WID            | out |    1|    m_axi   |       buf_r       |    pointer   |
|m_axi_buf_r_WUSER          | out |    1|    m_axi   |       buf_r       |    pointer   |
|m_axi_buf_r_ARVALID        | out |    1|    m_axi   |       buf_r       |    pointer   |
|m_axi_buf_r_ARREADY        |  in |    1|    m_axi   |       buf_r       |    pointer   |
|m_axi_buf_r_ARADDR         | out |   32|    m_axi   |       buf_r       |    pointer   |
|m_axi_buf_r_ARID           | out |    1|    m_axi   |       buf_r       |    pointer   |
|m_axi_buf_r_ARLEN          | out |    8|    m_axi   |       buf_r       |    pointer   |
|m_axi_buf_r_ARSIZE         | out |    3|    m_axi   |       buf_r       |    pointer   |
|m_axi_buf_r_ARBURST        | out |    2|    m_axi   |       buf_r       |    pointer   |
|m_axi_buf_r_ARLOCK         | out |    2|    m_axi   |       buf_r       |    pointer   |
|m_axi_buf_r_ARCACHE        | out |    4|    m_axi   |       buf_r       |    pointer   |
|m_axi_buf_r_ARPROT         | out |    3|    m_axi   |       buf_r       |    pointer   |
|m_axi_buf_r_ARQOS          | out |    4|    m_axi   |       buf_r       |    pointer   |
|m_axi_buf_r_ARREGION       | out |    4|    m_axi   |       buf_r       |    pointer   |
|m_axi_buf_r_ARUSER         | out |    1|    m_axi   |       buf_r       |    pointer   |
|m_axi_buf_r_RVALID         |  in |    1|    m_axi   |       buf_r       |    pointer   |
|m_axi_buf_r_RREADY         | out |    1|    m_axi   |       buf_r       |    pointer   |
|m_axi_buf_r_RDATA          |  in |   32|    m_axi   |       buf_r       |    pointer   |
|m_axi_buf_r_RLAST          |  in |    1|    m_axi   |       buf_r       |    pointer   |
|m_axi_buf_r_RID            |  in |    1|    m_axi   |       buf_r       |    pointer   |
|m_axi_buf_r_RUSER          |  in |    1|    m_axi   |       buf_r       |    pointer   |
|m_axi_buf_r_RRESP          |  in |    2|    m_axi   |       buf_r       |    pointer   |
|m_axi_buf_r_BVALID         |  in |    1|    m_axi   |       buf_r       |    pointer   |
|m_axi_buf_r_BREADY         | out |    1|    m_axi   |       buf_r       |    pointer   |
|m_axi_buf_r_BRESP          |  in |    2|    m_axi   |       buf_r       |    pointer   |
|m_axi_buf_r_BID            |  in |    1|    m_axi   |       buf_r       |    pointer   |
|m_axi_buf_r_BUSER          |  in |    1|    m_axi   |       buf_r       |    pointer   |
|ctx_key_offset             |  in |   32|   ap_none  |   ctx_key_offset  |    scalar    |
|ctx_enckey_offset          |  in |   32|   ap_none  | ctx_enckey_offset |    scalar    |
|ctx_deckey_offset          |  in |   32|   ap_none  | ctx_deckey_offset |    scalar    |
|k_Addr_A                   | out |   32|    bram    |         k         |     array    |
|k_EN_A                     | out |    1|    bram    |         k         |     array    |
|k_WEN_A                    | out |    1|    bram    |         k         |     array    |
|k_Din_A                    | out |    8|    bram    |         k         |     array    |
|k_Dout_A                   |  in |    8|    bram    |         k         |     array    |
|k_Clk_A                    | out |    1|    bram    |         k         |     array    |
|k_Rst_A                    | out |    1|    bram    |         k         |     array    |
|buf_offset                 |  in |   32|   ap_none  |     buf_offset    |    scalar    |
+---------------------------+-----+-----+------------+-------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 27
* Pipeline: 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / (!tmp)
	5  / (tmp)
3 --> 
	4  / true
4 --> 
	2  / true
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
	10  / (!tmp_7)
	11  / (tmp_7)
10 --> 
	9  / true
11 --> 
	12  / true
12 --> 
	13  / (!exitcond)
	23  / (exitcond)
13 --> 
	14  / true
14 --> 
	15  / true
15 --> 
	16  / true
16 --> 
	17  / true
17 --> 
	18  / (!tmp_1)
	21  / (tmp_1)
18 --> 
	19  / true
19 --> 
	20  / true
20 --> 
	12  / true
21 --> 
	22  / true
22 --> 
	20  / true
23 --> 
	24  / true
24 --> 
	25  / true
25 --> 
	26  / true
26 --> 
	27  / true
27 --> 
* FSM state operations: 

 <State 1>: 5.11ns
ST_1: buf_offset_read (11)  [1/1] 0.00ns
:0  %buf_offset_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %buf_offset)

ST_1: ctx_deckey_offset_re (12)  [1/1] 0.00ns
:1  %ctx_deckey_offset_re = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %ctx_deckey_offset)

ST_1: ctx_enckey_offset_re (13)  [1/1] 0.00ns
:2  %ctx_enckey_offset_re = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %ctx_enckey_offset)

ST_1: ctx_key_offset_read (14)  [1/1] 0.00ns
:3  %ctx_key_offset_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %ctx_key_offset)

ST_1: ctx_deckey_addr (15)  [1/1] 0.00ns
:4  %ctx_deckey_addr = getelementptr i8* %ctx_deckey, i32 %ctx_deckey_offset_re

ST_1: ctx_enckey_addr (16)  [1/1] 0.00ns
:5  %ctx_enckey_addr = getelementptr i8* %ctx_enckey, i32 %ctx_enckey_offset_re

ST_1: StgValue_34 (17)  [1/1] 0.00ns
:6  call void (...)* @_ssdm_op_SpecBitsMap(i8* %buf_r), !map !35

ST_1: StgValue_35 (18)  [1/1] 0.00ns
:7  call void (...)* @_ssdm_op_SpecBitsMap(i8* %ctx_deckey), !map !41

ST_1: StgValue_36 (19)  [1/1] 0.00ns
:8  call void (...)* @_ssdm_op_SpecBitsMap(i8* %ctx_enckey), !map !47

ST_1: StgValue_37 (20)  [1/1] 0.00ns
:9  call void (...)* @_ssdm_op_SpecBitsMap(i8* %ctx_key), !map !51

ST_1: StgValue_38 (21)  [1/1] 0.00ns
:10  call void (...)* @_ssdm_op_SpecBitsMap([32 x i8]* %k) nounwind, !map !55

ST_1: StgValue_39 (22)  [1/1] 0.00ns
:11  call void (...)* @_ssdm_op_SpecTopModule([8 x i8]* @encrypt_str) nounwind

ST_1: StgValue_40 (23)  [1/1] 0.00ns  loc: /mnt/icgridio2/safe/giesen/HLS_tuner/1/TestApps/MachSuite/aes/Sources/aes.c:304
:12  call void (...)* @_ssdm_op_SpecLatency(i32 1, i32 65535, [1 x i8]* @p_str1) nounwind

ST_1: StgValue_41 (24)  [1/1] 0.00ns
:13  call void (...)* @_ssdm_op_SpecMemCore([32 x i8]* %k, [1 x i8]* @p_str1, [7 x i8]* @p_str7, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

ST_1: StgValue_42 (25)  [1/1] 0.00ns
:14  call void (...)* @_ssdm_op_SpecInterface([32 x i8]* %k, [5 x i8]* @p_str8, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

ST_1: StgValue_43 (26)  [1/1] 0.00ns
:15  call void (...)* @_ssdm_op_SpecInterface(i8* %ctx_deckey, [6 x i8]* @p_str9, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [11 x i8]* @p_str10, [7 x i8]* @p_str11, [1 x i8]* @p_str1, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str1, [1 x i8]* @p_str1)

ST_1: StgValue_44 (27)  [1/1] 0.00ns
:16  call void (...)* @_ssdm_op_SpecInterface(i8* %ctx_enckey, [6 x i8]* @p_str9, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [11 x i8]* @p_str12, [7 x i8]* @p_str11, [1 x i8]* @p_str1, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str1, [1 x i8]* @p_str1)

ST_1: StgValue_45 (28)  [1/1] 0.00ns
:17  call void (...)* @_ssdm_op_SpecInterface(i8* %ctx_key, [6 x i8]* @p_str9, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [8 x i8]* @p_str13, [7 x i8]* @p_str11, [1 x i8]* @p_str1, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str1, [1 x i8]* @p_str1)

ST_1: StgValue_46 (29)  [1/1] 0.00ns
:18  call void (...)* @_ssdm_op_SpecInterface(i8* %buf_r, [6 x i8]* @p_str9, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [4 x i8]* @p_str14, [7 x i8]* @p_str11, [1 x i8]* @p_str1, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str1, [1 x i8]* @p_str1)

ST_1: ctx_deckey_addr_wr_r (30)  [1/1] 5.11ns  loc: /mnt/icgridio2/safe/giesen/HLS_tuner/1/TestApps/MachSuite/aes/Sources/aes.c:314
:19  %ctx_deckey_addr_wr_r = call i1 @_ssdm_op_WriteReq.m_axi.i8P(i8* %ctx_deckey_addr, i32 32)

ST_1: ctx_enckey_addr_wr_r (31)  [1/1] 5.11ns  loc: /mnt/icgridio2/safe/giesen/HLS_tuner/1/TestApps/MachSuite/aes/Sources/aes.c:314
:20  %ctx_enckey_addr_wr_r = call i1 @_ssdm_op_WriteReq.m_axi.i8P(i8* %ctx_enckey_addr, i32 32)

ST_1: StgValue_49 (32)  [1/1] 1.77ns  loc: /mnt/icgridio2/safe/giesen/HLS_tuner/1/TestApps/MachSuite/aes/Sources/aes.c:308
:21  br label %1


 <State 2>: 5.11ns
ST_2: i (34)  [1/1] 0.00ns
:0  %i = phi i6 [ 0, %0 ], [ %i_3, %2 ]

ST_2: tmp (35)  [1/1] 1.43ns  loc: /mnt/icgridio2/safe/giesen/HLS_tuner/1/TestApps/MachSuite/aes/Sources/aes.c:308
:1  %tmp = icmp eq i6 %i, -32

ST_2: empty (36)  [1/1] 0.00ns
:2  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 32, i64 32, i64 32) nounwind

ST_2: i_3 (37)  [1/1] 1.83ns  loc: /mnt/icgridio2/safe/giesen/HLS_tuner/1/TestApps/MachSuite/aes/Sources/aes.c:308
:3  %i_3 = add i6 %i, 1

ST_2: StgValue_54 (38)  [1/1] 0.00ns  loc: /mnt/icgridio2/safe/giesen/HLS_tuner/1/TestApps/MachSuite/aes/Sources/aes.c:308
:4  br i1 %tmp, label %.preheader.preheader, label %2

ST_2: tmp_5 (41)  [1/1] 0.00ns  loc: /mnt/icgridio2/safe/giesen/HLS_tuner/1/TestApps/MachSuite/aes/Sources/aes.c:314
:1  %tmp_5 = zext i6 %i to i32

ST_2: k_addr (42)  [1/1] 0.00ns  loc: /mnt/icgridio2/safe/giesen/HLS_tuner/1/TestApps/MachSuite/aes/Sources/aes.c:314
:2  %k_addr = getelementptr [32 x i8]* %k, i32 0, i32 %tmp_5

ST_2: k_load (43)  [2/2] 2.32ns  loc: /mnt/icgridio2/safe/giesen/HLS_tuner/1/TestApps/MachSuite/aes/Sources/aes.c:314
:3  %k_load = load i8* %k_addr, align 1

ST_2: ctx_enckey_addr_wr_r_1 (48)  [5/5] 5.11ns  loc: /mnt/icgridio2/safe/giesen/HLS_tuner/1/TestApps/MachSuite/aes/Sources/aes.c:314
.preheader.preheader:0  %ctx_enckey_addr_wr_r_1 = call i1 @_ssdm_op_WriteResp.m_axi.i8P(i8* %ctx_enckey_addr)

ST_2: ctx_deckey_addr_wr_r_1 (49)  [5/5] 5.11ns  loc: /mnt/icgridio2/safe/giesen/HLS_tuner/1/TestApps/MachSuite/aes/Sources/aes.c:314
.preheader.preheader:1  %ctx_deckey_addr_wr_r_1 = call i1 @_ssdm_op_WriteResp.m_axi.i8P(i8* %ctx_deckey_addr)


 <State 3>: 2.32ns
ST_3: k_load (43)  [1/2] 2.32ns  loc: /mnt/icgridio2/safe/giesen/HLS_tuner/1/TestApps/MachSuite/aes/Sources/aes.c:314
:3  %k_load = load i8* %k_addr, align 1


 <State 4>: 5.11ns
ST_4: StgValue_61 (40)  [1/1] 0.00ns  loc: /mnt/icgridio2/safe/giesen/HLS_tuner/1/TestApps/MachSuite/aes/Sources/aes.c:308
:0  call void (...)* @_ssdm_op_SpecLoopName([5 x i8]* @p_str15) nounwind

ST_4: StgValue_62 (44)  [1/1] 5.11ns  loc: /mnt/icgridio2/safe/giesen/HLS_tuner/1/TestApps/MachSuite/aes/Sources/aes.c:314
:4  call void @_ssdm_op_Write.m_axi.i8P(i8* %ctx_deckey_addr, i8 %k_load, i1 true)

ST_4: StgValue_63 (45)  [1/1] 5.11ns  loc: /mnt/icgridio2/safe/giesen/HLS_tuner/1/TestApps/MachSuite/aes/Sources/aes.c:314
:5  call void @_ssdm_op_Write.m_axi.i8P(i8* %ctx_enckey_addr, i8 %k_load, i1 true)

ST_4: StgValue_64 (46)  [1/1] 0.00ns  loc: /mnt/icgridio2/safe/giesen/HLS_tuner/1/TestApps/MachSuite/aes/Sources/aes.c:308
:6  br label %1


 <State 5>: 5.11ns
ST_5: ctx_enckey_addr_wr_r_1 (48)  [4/5] 5.11ns  loc: /mnt/icgridio2/safe/giesen/HLS_tuner/1/TestApps/MachSuite/aes/Sources/aes.c:314
.preheader.preheader:0  %ctx_enckey_addr_wr_r_1 = call i1 @_ssdm_op_WriteResp.m_axi.i8P(i8* %ctx_enckey_addr)

ST_5: ctx_deckey_addr_wr_r_1 (49)  [4/5] 5.11ns  loc: /mnt/icgridio2/safe/giesen/HLS_tuner/1/TestApps/MachSuite/aes/Sources/aes.c:314
.preheader.preheader:1  %ctx_deckey_addr_wr_r_1 = call i1 @_ssdm_op_WriteResp.m_axi.i8P(i8* %ctx_deckey_addr)


 <State 6>: 5.11ns
ST_6: ctx_enckey_addr_wr_r_1 (48)  [3/5] 5.11ns  loc: /mnt/icgridio2/safe/giesen/HLS_tuner/1/TestApps/MachSuite/aes/Sources/aes.c:314
.preheader.preheader:0  %ctx_enckey_addr_wr_r_1 = call i1 @_ssdm_op_WriteResp.m_axi.i8P(i8* %ctx_enckey_addr)

ST_6: ctx_deckey_addr_wr_r_1 (49)  [3/5] 5.11ns  loc: /mnt/icgridio2/safe/giesen/HLS_tuner/1/TestApps/MachSuite/aes/Sources/aes.c:314
.preheader.preheader:1  %ctx_deckey_addr_wr_r_1 = call i1 @_ssdm_op_WriteResp.m_axi.i8P(i8* %ctx_deckey_addr)


 <State 7>: 5.11ns
ST_7: ctx_enckey_addr_wr_r_1 (48)  [2/5] 5.11ns  loc: /mnt/icgridio2/safe/giesen/HLS_tuner/1/TestApps/MachSuite/aes/Sources/aes.c:314
.preheader.preheader:0  %ctx_enckey_addr_wr_r_1 = call i1 @_ssdm_op_WriteResp.m_axi.i8P(i8* %ctx_enckey_addr)

ST_7: ctx_deckey_addr_wr_r_1 (49)  [2/5] 5.11ns  loc: /mnt/icgridio2/safe/giesen/HLS_tuner/1/TestApps/MachSuite/aes/Sources/aes.c:314
.preheader.preheader:1  %ctx_deckey_addr_wr_r_1 = call i1 @_ssdm_op_WriteResp.m_axi.i8P(i8* %ctx_deckey_addr)


 <State 8>: 5.11ns
ST_8: ctx_enckey_addr_wr_r_1 (48)  [1/5] 5.11ns  loc: /mnt/icgridio2/safe/giesen/HLS_tuner/1/TestApps/MachSuite/aes/Sources/aes.c:314
.preheader.preheader:0  %ctx_enckey_addr_wr_r_1 = call i1 @_ssdm_op_WriteResp.m_axi.i8P(i8* %ctx_enckey_addr)

ST_8: ctx_deckey_addr_wr_r_1 (49)  [1/5] 5.11ns  loc: /mnt/icgridio2/safe/giesen/HLS_tuner/1/TestApps/MachSuite/aes/Sources/aes.c:314
.preheader.preheader:1  %ctx_deckey_addr_wr_r_1 = call i1 @_ssdm_op_WriteResp.m_axi.i8P(i8* %ctx_deckey_addr)

ST_8: StgValue_73 (50)  [1/1] 1.77ns  loc: /mnt/icgridio2/safe/giesen/HLS_tuner/1/TestApps/MachSuite/aes/Sources/aes.c:316
.preheader.preheader:2  br label %.preheader


 <State 9>: 4.37ns
ST_9: rcon (52)  [1/1] 0.00ns
.preheader:0  %rcon = phi i8 [ %rcon_2, %3 ], [ 1, %.preheader.preheader ]

ST_9: i_1 (53)  [1/1] 0.00ns  loc: /mnt/icgridio2/safe/giesen/HLS_tuner/1/TestApps/MachSuite/aes/Sources/aes.c:323
.preheader:1  %i_1 = phi i3 [ %phitmp, %3 ], [ -1, %.preheader.preheader ]

ST_9: tmp_7 (54)  [1/1] 1.13ns  loc: /mnt/icgridio2/safe/giesen/HLS_tuner/1/TestApps/MachSuite/aes/Sources/aes.c:316
.preheader:2  %tmp_7 = icmp eq i3 %i_1, 0

ST_9: empty_3 (55)  [1/1] 0.00ns
.preheader:3  %empty_3 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 7, i64 7, i64 7) nounwind

ST_9: StgValue_78 (56)  [1/1] 0.00ns  loc: /mnt/icgridio2/safe/giesen/HLS_tuner/1/TestApps/MachSuite/aes/Sources/aes.c:316
.preheader:4  br i1 %tmp_7, label %4, label %3

ST_9: rcon_2 (59)  [2/2] 4.37ns  loc: /mnt/icgridio2/safe/giesen/HLS_tuner/1/TestApps/MachSuite/aes/Sources/aes.c:322
:1  %rcon_2 = call fastcc i8 @aes_expandEncKey(i8* %ctx_deckey, i32 %ctx_deckey_offset_re, i8 %rcon)

ST_9: phitmp (60)  [1/1] 1.65ns  loc: /mnt/icgridio2/safe/giesen/HLS_tuner/1/TestApps/MachSuite/aes/Sources/aes.c:323
:2  %phitmp = add i3 %i_1, -1

ST_9: rcon_1 (63)  [1/1] 0.00ns
:0  %rcon_1 = alloca i8

ST_9: StgValue_82 (64)  [2/2] 0.00ns  loc: /mnt/icgridio2/safe/giesen/HLS_tuner/1/TestApps/MachSuite/aes/Sources/aes.c:326
:1  call fastcc void @aes_addRoundKey_cpy(i8* %buf_r, i32 %buf_offset_read, i8* %ctx_enckey, i32 %ctx_enckey_offset_re, i8* %ctx_key, i32 %ctx_key_offset_read)

ST_9: StgValue_83 (65)  [1/1] 1.77ns
:2  store i8 1, i8* %rcon_1


 <State 10>: 0.00ns
ST_10: StgValue_84 (58)  [1/1] 0.00ns  loc: /mnt/icgridio2/safe/giesen/HLS_tuner/1/TestApps/MachSuite/aes/Sources/aes.c:316
:0  call void (...)* @_ssdm_op_SpecLoopName([5 x i8]* @p_str16) nounwind

ST_10: rcon_2 (59)  [1/2] 0.00ns  loc: /mnt/icgridio2/safe/giesen/HLS_tuner/1/TestApps/MachSuite/aes/Sources/aes.c:322
:1  %rcon_2 = call fastcc i8 @aes_expandEncKey(i8* %ctx_deckey, i32 %ctx_deckey_offset_re, i8 %rcon)

ST_10: StgValue_86 (61)  [1/1] 0.00ns  loc: /mnt/icgridio2/safe/giesen/HLS_tuner/1/TestApps/MachSuite/aes/Sources/aes.c:323
:3  br label %.preheader


 <State 11>: 1.77ns
ST_11: StgValue_87 (64)  [1/2] 0.00ns  loc: /mnt/icgridio2/safe/giesen/HLS_tuner/1/TestApps/MachSuite/aes/Sources/aes.c:326
:1  call fastcc void @aes_addRoundKey_cpy(i8* %buf_r, i32 %buf_offset_read, i8* %ctx_enckey, i32 %ctx_enckey_offset_re, i8* %ctx_key, i32 %ctx_key_offset_read)

ST_11: StgValue_88 (66)  [1/1] 1.77ns  loc: /mnt/icgridio2/safe/giesen/HLS_tuner/1/TestApps/MachSuite/aes/Sources/aes.c:327
:3  br label %5


 <State 12>: 4.37ns
ST_12: i_2 (68)  [1/1] 0.00ns
:0  %i_2 = phi i4 [ 1, %4 ], [ %i_4, %9 ]

ST_12: exitcond (69)  [1/1] 1.30ns  loc: /mnt/icgridio2/safe/giesen/HLS_tuner/1/TestApps/MachSuite/aes/Sources/aes.c:327
:1  %exitcond = icmp eq i4 %i_2, -2

ST_12: empty_4 (70)  [1/1] 0.00ns
:2  %empty_4 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 13, i64 13, i64 13) nounwind

ST_12: StgValue_92 (71)  [1/1] 0.00ns  loc: /mnt/icgridio2/safe/giesen/HLS_tuner/1/TestApps/MachSuite/aes/Sources/aes.c:327
:3  br i1 %exitcond, label %10, label %6

ST_12: StgValue_93 (74)  [2/2] 1.77ns  loc: /mnt/icgridio2/safe/giesen/HLS_tuner/1/TestApps/MachSuite/aes/Sources/aes.c:334
:1  call fastcc void @aes_subBytes(i8* %buf_r, i32 %buf_offset_read)

ST_12: rcon_1_load (92)  [1/1] 0.00ns  loc: /mnt/icgridio2/safe/giesen/HLS_tuner/1/TestApps/MachSuite/aes/Sources/aes.c:342
:0  %rcon_1_load = load i8* %rcon_1

ST_12: StgValue_95 (93)  [2/2] 1.77ns  loc: /mnt/icgridio2/safe/giesen/HLS_tuner/1/TestApps/MachSuite/aes/Sources/aes.c:340
:1  call fastcc void @aes_subBytes(i8* %buf_r, i32 %buf_offset_read)

ST_12: empty_5 (95)  [2/2] 4.37ns  loc: /mnt/icgridio2/safe/giesen/HLS_tuner/1/TestApps/MachSuite/aes/Sources/aes.c:342
:3  %empty_5 = call fastcc i8 @aes_expandEncKey(i8* %ctx_key, i32 %ctx_key_offset_read, i8 %rcon_1_load)


 <State 13>: 0.00ns
ST_13: StgValue_97 (74)  [1/2] 0.00ns  loc: /mnt/icgridio2/safe/giesen/HLS_tuner/1/TestApps/MachSuite/aes/Sources/aes.c:334
:1  call fastcc void @aes_subBytes(i8* %buf_r, i32 %buf_offset_read)


 <State 14>: 4.32ns
ST_14: StgValue_98 (75)  [2/2] 4.32ns  loc: /mnt/icgridio2/safe/giesen/HLS_tuner/1/TestApps/MachSuite/aes/Sources/aes.c:335
:2  call fastcc void @aes_shiftRows(i8* %buf_r, i32 %buf_offset_read)


 <State 15>: 0.00ns
ST_15: StgValue_99 (75)  [1/2] 0.00ns  loc: /mnt/icgridio2/safe/giesen/HLS_tuner/1/TestApps/MachSuite/aes/Sources/aes.c:335
:2  call fastcc void @aes_shiftRows(i8* %buf_r, i32 %buf_offset_read)


 <State 16>: 0.00ns
ST_16: StgValue_100 (76)  [2/2] 0.00ns  loc: /mnt/icgridio2/safe/giesen/HLS_tuner/1/TestApps/MachSuite/aes/Sources/aes.c:336
:3  call fastcc void @aes_mixColumns(i8* %buf_r, i32 %buf_offset_read)


 <State 17>: 4.37ns
ST_17: StgValue_101 (73)  [1/1] 0.00ns  loc: /mnt/icgridio2/safe/giesen/HLS_tuner/1/TestApps/MachSuite/aes/Sources/aes.c:328
:0  call void (...)* @_ssdm_op_SpecLoopName([5 x i8]* @p_str17) nounwind

ST_17: StgValue_102 (76)  [1/2] 0.00ns  loc: /mnt/icgridio2/safe/giesen/HLS_tuner/1/TestApps/MachSuite/aes/Sources/aes.c:336
:3  call fastcc void @aes_mixColumns(i8* %buf_r, i32 %buf_offset_read)

ST_17: tmp_1 (77)  [1/1] 0.00ns  loc: /mnt/icgridio2/safe/giesen/HLS_tuner/1/TestApps/MachSuite/aes/Sources/aes.c:327
:4  %tmp_1 = trunc i4 %i_2 to i1

ST_17: StgValue_104 (78)  [1/1] 0.00ns  loc: /mnt/icgridio2/safe/giesen/HLS_tuner/1/TestApps/MachSuite/aes/Sources/aes.c:337
:5  br i1 %tmp_1, label %7, label %8

ST_17: rcon_1_load_1 (80)  [1/1] 0.00ns  loc: /mnt/icgridio2/safe/giesen/HLS_tuner/1/TestApps/MachSuite/aes/Sources/aes.c:338
:0  %rcon_1_load_1 = load i8* %rcon_1

ST_17: rcon_3 (81)  [2/2] 4.37ns  loc: /mnt/icgridio2/safe/giesen/HLS_tuner/1/TestApps/MachSuite/aes/Sources/aes.c:338
:1  %rcon_3 = call fastcc i8 @aes_expandEncKey(i8* %ctx_key, i32 %ctx_key_offset_read, i8 %rcon_1_load_1)


 <State 18>: 1.77ns
ST_18: rcon_3 (81)  [1/2] 0.00ns  loc: /mnt/icgridio2/safe/giesen/HLS_tuner/1/TestApps/MachSuite/aes/Sources/aes.c:338
:1  %rcon_3 = call fastcc i8 @aes_expandEncKey(i8* %ctx_key, i32 %ctx_key_offset_read, i8 %rcon_1_load_1)

ST_18: StgValue_108 (83)  [1/1] 1.77ns  loc: /mnt/icgridio2/safe/giesen/HLS_tuner/1/TestApps/MachSuite/aes/Sources/aes.c:338
:3  store i8 %rcon_3, i8* %rcon_1


 <State 19>: 1.81ns
ST_19: StgValue_109 (82)  [2/2] 1.81ns  loc: /mnt/icgridio2/safe/giesen/HLS_tuner/1/TestApps/MachSuite/aes/Sources/aes.c:338
:2  call fastcc void @aes_addRoundKey(i8* %buf_r, i32 %buf_offset_read, i8* %ctx_key, i32 %ctx_key_offset_read, i6 0)


 <State 20>: 1.74ns
ST_20: StgValue_110 (82)  [1/2] 0.00ns  loc: /mnt/icgridio2/safe/giesen/HLS_tuner/1/TestApps/MachSuite/aes/Sources/aes.c:338
:2  call fastcc void @aes_addRoundKey(i8* %buf_r, i32 %buf_offset_read, i8* %ctx_key, i32 %ctx_key_offset_read, i6 0)

ST_20: StgValue_111 (84)  [1/1] 0.00ns
:4  br label %9

ST_20: i_4 (89)  [1/1] 1.74ns  loc: /mnt/icgridio2/safe/giesen/HLS_tuner/1/TestApps/MachSuite/aes/Sources/aes.c:327
:0  %i_4 = add i4 %i_2, 1

ST_20: StgValue_113 (90)  [1/1] 0.00ns  loc: /mnt/icgridio2/safe/giesen/HLS_tuner/1/TestApps/MachSuite/aes/Sources/aes.c:327
:1  br label %5


 <State 21>: 1.81ns
ST_21: StgValue_114 (86)  [2/2] 1.81ns  loc: /mnt/icgridio2/safe/giesen/HLS_tuner/1/TestApps/MachSuite/aes/Sources/aes.c:337
:0  call fastcc void @aes_addRoundKey(i8* %buf_r, i32 %buf_offset_read, i8* %ctx_key, i32 %ctx_key_offset_read, i6 16)


 <State 22>: 0.00ns
ST_22: StgValue_115 (86)  [1/2] 0.00ns  loc: /mnt/icgridio2/safe/giesen/HLS_tuner/1/TestApps/MachSuite/aes/Sources/aes.c:337
:0  call fastcc void @aes_addRoundKey(i8* %buf_r, i32 %buf_offset_read, i8* %ctx_key, i32 %ctx_key_offset_read, i6 16)

ST_22: StgValue_116 (87)  [1/1] 0.00ns  loc: /mnt/icgridio2/safe/giesen/HLS_tuner/1/TestApps/MachSuite/aes/Sources/aes.c:337
:1  br label %9


 <State 23>: 0.00ns
ST_23: StgValue_117 (93)  [1/2] 0.00ns  loc: /mnt/icgridio2/safe/giesen/HLS_tuner/1/TestApps/MachSuite/aes/Sources/aes.c:340
:1  call fastcc void @aes_subBytes(i8* %buf_r, i32 %buf_offset_read)

ST_23: empty_5 (95)  [1/2] 0.00ns  loc: /mnt/icgridio2/safe/giesen/HLS_tuner/1/TestApps/MachSuite/aes/Sources/aes.c:342
:3  %empty_5 = call fastcc i8 @aes_expandEncKey(i8* %ctx_key, i32 %ctx_key_offset_read, i8 %rcon_1_load)


 <State 24>: 4.32ns
ST_24: StgValue_119 (94)  [2/2] 4.32ns  loc: /mnt/icgridio2/safe/giesen/HLS_tuner/1/TestApps/MachSuite/aes/Sources/aes.c:341
:2  call fastcc void @aes_shiftRows(i8* %buf_r, i32 %buf_offset_read)


 <State 25>: 0.00ns
ST_25: StgValue_120 (94)  [1/2] 0.00ns  loc: /mnt/icgridio2/safe/giesen/HLS_tuner/1/TestApps/MachSuite/aes/Sources/aes.c:341
:2  call fastcc void @aes_shiftRows(i8* %buf_r, i32 %buf_offset_read)


 <State 26>: 1.81ns
ST_26: StgValue_121 (96)  [2/2] 1.81ns  loc: /mnt/icgridio2/safe/giesen/HLS_tuner/1/TestApps/MachSuite/aes/Sources/aes.c:343
:4  call fastcc void @aes_addRoundKey(i8* %buf_r, i32 %buf_offset_read, i8* %ctx_key, i32 %ctx_key_offset_read, i6 0)


 <State 27>: 0.00ns
ST_27: StgValue_122 (96)  [1/2] 0.00ns  loc: /mnt/icgridio2/safe/giesen/HLS_tuner/1/TestApps/MachSuite/aes/Sources/aes.c:343
:4  call fastcc void @aes_addRoundKey(i8* %buf_r, i32 %buf_offset_read, i8* %ctx_key, i32 %ctx_key_offset_read, i6 0)

ST_27: StgValue_123 (97)  [1/1] 0.00ns  loc: /mnt/icgridio2/safe/giesen/HLS_tuner/1/TestApps/MachSuite/aes/Sources/aes.c:344
:5  ret void



============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ ctx_key]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ ctx_enckey]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ ctx_deckey]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ buf_r]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ ctx_key_offset]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ ctx_enckey_offset]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ ctx_deckey_offset]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ k]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=bram:ce=0
Port [ buf_offset]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ sbox]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=0; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
buf_offset_read        (read             ) [ 0011111111111111111111111111]
ctx_deckey_offset_re   (read             ) [ 0011111111100000000000000000]
ctx_enckey_offset_re   (read             ) [ 0011111111110000000000000000]
ctx_key_offset_read    (read             ) [ 0011111111111111111111111111]
ctx_deckey_addr        (getelementptr    ) [ 0011111110000000000000000000]
ctx_enckey_addr        (getelementptr    ) [ 0011111110000000000000000000]
StgValue_34            (specbitsmap      ) [ 0000000000000000000000000000]
StgValue_35            (specbitsmap      ) [ 0000000000000000000000000000]
StgValue_36            (specbitsmap      ) [ 0000000000000000000000000000]
StgValue_37            (specbitsmap      ) [ 0000000000000000000000000000]
StgValue_38            (specbitsmap      ) [ 0000000000000000000000000000]
StgValue_39            (spectopmodule    ) [ 0000000000000000000000000000]
StgValue_40            (speclatency      ) [ 0000000000000000000000000000]
StgValue_41            (specmemcore      ) [ 0000000000000000000000000000]
StgValue_42            (specinterface    ) [ 0000000000000000000000000000]
StgValue_43            (specinterface    ) [ 0000000000000000000000000000]
StgValue_44            (specinterface    ) [ 0000000000000000000000000000]
StgValue_45            (specinterface    ) [ 0000000000000000000000000000]
StgValue_46            (specinterface    ) [ 0000000000000000000000000000]
ctx_deckey_addr_wr_r   (writereq         ) [ 0000000000000000000000000000]
ctx_enckey_addr_wr_r   (writereq         ) [ 0000000000000000000000000000]
StgValue_49            (br               ) [ 0111100000000000000000000000]
i                      (phi              ) [ 0010000000000000000000000000]
tmp                    (icmp             ) [ 0011100000000000000000000000]
empty                  (speclooptripcount) [ 0000000000000000000000000000]
i_3                    (add              ) [ 0111100000000000000000000000]
StgValue_54            (br               ) [ 0000000000000000000000000000]
tmp_5                  (zext             ) [ 0000000000000000000000000000]
k_addr                 (getelementptr    ) [ 0001000000000000000000000000]
k_load                 (load             ) [ 0000100000000000000000000000]
StgValue_61            (specloopname     ) [ 0000000000000000000000000000]
StgValue_62            (write            ) [ 0000000000000000000000000000]
StgValue_63            (write            ) [ 0000000000000000000000000000]
StgValue_64            (br               ) [ 0111100000000000000000000000]
ctx_enckey_addr_wr_r_1 (writeresp        ) [ 0000000000000000000000000000]
ctx_deckey_addr_wr_r_1 (writeresp        ) [ 0000000000000000000000000000]
StgValue_73            (br               ) [ 0000000011100000000000000000]
rcon                   (phi              ) [ 0000000001100000000000000000]
i_1                    (phi              ) [ 0000000001000000000000000000]
tmp_7                  (icmp             ) [ 0000000001100000000000000000]
empty_3                (speclooptripcount) [ 0000000000000000000000000000]
StgValue_78            (br               ) [ 0000000000000000000000000000]
phitmp                 (add              ) [ 0000000011100000000000000000]
rcon_1                 (alloca           ) [ 0000000001111111111111100000]
StgValue_83            (store            ) [ 0000000000000000000000000000]
StgValue_84            (specloopname     ) [ 0000000000000000000000000000]
rcon_2                 (call             ) [ 0000000011100000000000000000]
StgValue_86            (br               ) [ 0000000011100000000000000000]
StgValue_87            (call             ) [ 0000000000000000000000000000]
StgValue_88            (br               ) [ 0000000000011111111111100000]
i_2                    (phi              ) [ 0000000000001111111111100000]
exitcond               (icmp             ) [ 0000000000001111111111100000]
empty_4                (speclooptripcount) [ 0000000000000000000000000000]
StgValue_92            (br               ) [ 0000000000000000000000000000]
rcon_1_load            (load             ) [ 0000000000000000000000010000]
StgValue_97            (call             ) [ 0000000000000000000000000000]
StgValue_99            (call             ) [ 0000000000000000000000000000]
StgValue_101           (specloopname     ) [ 0000000000000000000000000000]
StgValue_102           (call             ) [ 0000000000000000000000000000]
tmp_1                  (trunc            ) [ 0000000000001111111111100000]
StgValue_104           (br               ) [ 0000000000000000000000000000]
rcon_1_load_1          (load             ) [ 0000000000000000001000000000]
rcon_3                 (call             ) [ 0000000000000000000000000000]
StgValue_108           (store            ) [ 0000000000000000000000000000]
StgValue_110           (call             ) [ 0000000000000000000000000000]
StgValue_111           (br               ) [ 0000000000000000000000000000]
i_4                    (add              ) [ 0000000000011111111111100000]
StgValue_113           (br               ) [ 0000000000011111111111100000]
StgValue_115           (call             ) [ 0000000000000000000000000000]
StgValue_116           (br               ) [ 0000000000000000000000000000]
StgValue_117           (call             ) [ 0000000000000000000000000000]
empty_5                (call             ) [ 0000000000000000000000000000]
StgValue_120           (call             ) [ 0000000000000000000000000000]
StgValue_122           (call             ) [ 0000000000000000000000000000]
StgValue_123           (ret              ) [ 0000000000000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="ctx_key">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ctx_key"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="ctx_enckey">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ctx_enckey"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="ctx_deckey">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ctx_deckey"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="buf_r">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="buf_r"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="ctx_key_offset">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ctx_key_offset"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="ctx_enckey_offset">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ctx_enckey_offset"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="ctx_deckey_offset">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ctx_deckey_offset"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="k">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="k"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="buf_offset">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="buf_offset"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="sbox">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sbox"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="encrypt_str"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLatency"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecMemCore"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str7"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str8"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str9"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str10"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str11"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str12"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str13"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str14"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_WriteReq.m_axi.i8P"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_WriteResp.m_axi.i8P"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str15"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.m_axi.i8P"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="aes_expandEncKey"/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="aes_addRoundKey_cpy"/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str16"/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="aes_subBytes"/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="aes_shiftRows"/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="aes_mixColumns"/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str17"/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="aes_addRoundKey"/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="118" class="1004" name="rcon_1_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="1" slack="0"/>
<pin id="120" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="rcon_1/9 "/>
</bind>
</comp>

<comp id="122" class="1004" name="buf_offset_read_read_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="32" slack="0"/>
<pin id="124" dir="0" index="1" bw="32" slack="0"/>
<pin id="125" dir="1" index="2" bw="32" slack="6"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="buf_offset_read/1 "/>
</bind>
</comp>

<comp id="128" class="1004" name="ctx_deckey_offset_re_read_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="32" slack="0"/>
<pin id="130" dir="0" index="1" bw="32" slack="0"/>
<pin id="131" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="ctx_deckey_offset_re/1 "/>
</bind>
</comp>

<comp id="134" class="1004" name="ctx_enckey_offset_re_read_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="32" slack="0"/>
<pin id="136" dir="0" index="1" bw="32" slack="0"/>
<pin id="137" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="ctx_enckey_offset_re/1 "/>
</bind>
</comp>

<comp id="140" class="1004" name="ctx_key_offset_read_read_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="32" slack="0"/>
<pin id="142" dir="0" index="1" bw="32" slack="0"/>
<pin id="143" dir="1" index="2" bw="32" slack="6"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="ctx_key_offset_read/1 "/>
</bind>
</comp>

<comp id="146" class="1004" name="grp_writeresp_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="1" slack="0"/>
<pin id="148" dir="0" index="1" bw="8" slack="0"/>
<pin id="149" dir="0" index="2" bw="7" slack="0"/>
<pin id="150" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="writereq(1155) writeresp(1158) " fcode="writeresp"/>
<opset="ctx_deckey_addr_wr_r/1 ctx_deckey_addr_wr_r_1/2 "/>
</bind>
</comp>

<comp id="153" class="1004" name="grp_writeresp_fu_153">
<pin_list>
<pin id="154" dir="0" index="0" bw="1" slack="0"/>
<pin id="155" dir="0" index="1" bw="8" slack="0"/>
<pin id="156" dir="0" index="2" bw="7" slack="0"/>
<pin id="157" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="writereq(1155) writeresp(1158) " fcode="writeresp"/>
<opset="ctx_enckey_addr_wr_r/1 ctx_enckey_addr_wr_r_1/2 "/>
</bind>
</comp>

<comp id="162" class="1004" name="StgValue_62_write_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="0" slack="0"/>
<pin id="164" dir="0" index="1" bw="8" slack="3"/>
<pin id="165" dir="0" index="2" bw="8" slack="1"/>
<pin id="166" dir="0" index="3" bw="1" slack="0"/>
<pin id="167" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_62/4 "/>
</bind>
</comp>

<comp id="170" class="1004" name="StgValue_63_write_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="0" slack="0"/>
<pin id="172" dir="0" index="1" bw="8" slack="3"/>
<pin id="173" dir="0" index="2" bw="8" slack="1"/>
<pin id="174" dir="0" index="3" bw="1" slack="0"/>
<pin id="175" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_63/4 "/>
</bind>
</comp>

<comp id="178" class="1004" name="k_addr_gep_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="8" slack="0"/>
<pin id="180" dir="0" index="1" bw="1" slack="0"/>
<pin id="181" dir="0" index="2" bw="6" slack="0"/>
<pin id="182" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="k_addr/2 "/>
</bind>
</comp>

<comp id="185" class="1004" name="grp_access_fu_185">
<pin_list>
<pin id="186" dir="0" index="0" bw="5" slack="0"/>
<pin id="187" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="188" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="k_load/2 "/>
</bind>
</comp>

<comp id="190" class="1005" name="i_reg_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="6" slack="1"/>
<pin id="192" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="i (phireg) "/>
</bind>
</comp>

<comp id="194" class="1004" name="i_phi_fu_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="1" slack="1"/>
<pin id="196" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="197" dir="0" index="2" bw="6" slack="0"/>
<pin id="198" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="199" dir="1" index="4" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i/2 "/>
</bind>
</comp>

<comp id="201" class="1005" name="rcon_reg_201">
<pin_list>
<pin id="202" dir="0" index="0" bw="8" slack="1"/>
<pin id="203" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="rcon (phireg) "/>
</bind>
</comp>

<comp id="205" class="1004" name="rcon_phi_fu_205">
<pin_list>
<pin id="206" dir="0" index="0" bw="8" slack="1"/>
<pin id="207" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="208" dir="0" index="2" bw="1" slack="1"/>
<pin id="209" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="210" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="rcon/9 "/>
</bind>
</comp>

<comp id="213" class="1005" name="i_1_reg_213">
<pin_list>
<pin id="214" dir="0" index="0" bw="3" slack="1"/>
<pin id="215" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="i_1 (phireg) "/>
</bind>
</comp>

<comp id="217" class="1004" name="i_1_phi_fu_217">
<pin_list>
<pin id="218" dir="0" index="0" bw="3" slack="0"/>
<pin id="219" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="220" dir="0" index="2" bw="1" slack="1"/>
<pin id="221" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="222" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_1/9 "/>
</bind>
</comp>

<comp id="224" class="1005" name="i_2_reg_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="4" slack="1"/>
<pin id="226" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="i_2 (phireg) "/>
</bind>
</comp>

<comp id="228" class="1004" name="i_2_phi_fu_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="1" slack="1"/>
<pin id="230" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="231" dir="0" index="2" bw="4" slack="1"/>
<pin id="232" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="233" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_2/12 "/>
</bind>
</comp>

<comp id="236" class="1004" name="grp_aes_expandEncKey_fu_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="8" slack="0"/>
<pin id="238" dir="0" index="1" bw="8" slack="0"/>
<pin id="239" dir="0" index="2" bw="32" slack="6"/>
<pin id="240" dir="0" index="3" bw="8" slack="0"/>
<pin id="241" dir="0" index="4" bw="8" slack="0"/>
<pin id="242" dir="1" index="5" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="rcon_2/9 empty_5/12 rcon_3/17 "/>
</bind>
</comp>

<comp id="248" class="1004" name="grp_aes_shiftRows_fu_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="0" slack="0"/>
<pin id="250" dir="0" index="1" bw="8" slack="0"/>
<pin id="251" dir="0" index="2" bw="32" slack="10"/>
<pin id="252" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="StgValue_98/14 StgValue_119/24 "/>
</bind>
</comp>

<comp id="255" class="1004" name="grp_aes_mixColumns_fu_255">
<pin_list>
<pin id="256" dir="0" index="0" bw="0" slack="0"/>
<pin id="257" dir="0" index="1" bw="8" slack="0"/>
<pin id="258" dir="0" index="2" bw="32" slack="12"/>
<pin id="259" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="StgValue_100/16 "/>
</bind>
</comp>

<comp id="262" class="1004" name="grp_aes_addRoundKey_cpy_fu_262">
<pin_list>
<pin id="263" dir="0" index="0" bw="0" slack="0"/>
<pin id="264" dir="0" index="1" bw="8" slack="0"/>
<pin id="265" dir="0" index="2" bw="32" slack="6"/>
<pin id="266" dir="0" index="3" bw="8" slack="0"/>
<pin id="267" dir="0" index="4" bw="32" slack="6"/>
<pin id="268" dir="0" index="5" bw="8" slack="0"/>
<pin id="269" dir="0" index="6" bw="32" slack="6"/>
<pin id="270" dir="1" index="7" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="StgValue_82/9 "/>
</bind>
</comp>

<comp id="275" class="1004" name="grp_aes_addRoundKey_fu_275">
<pin_list>
<pin id="276" dir="0" index="0" bw="0" slack="0"/>
<pin id="277" dir="0" index="1" bw="8" slack="0"/>
<pin id="278" dir="0" index="2" bw="32" slack="12"/>
<pin id="279" dir="0" index="3" bw="8" slack="0"/>
<pin id="280" dir="0" index="4" bw="32" slack="12"/>
<pin id="281" dir="0" index="5" bw="6" slack="0"/>
<pin id="282" dir="1" index="6" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="StgValue_109/19 StgValue_114/21 StgValue_121/26 "/>
</bind>
</comp>

<comp id="288" class="1004" name="grp_aes_subBytes_fu_288">
<pin_list>
<pin id="289" dir="0" index="0" bw="0" slack="0"/>
<pin id="290" dir="0" index="1" bw="8" slack="0"/>
<pin id="291" dir="0" index="2" bw="32" slack="8"/>
<pin id="292" dir="0" index="3" bw="8" slack="0"/>
<pin id="293" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="StgValue_93/12 StgValue_95/12 "/>
</bind>
</comp>

<comp id="297" class="1004" name="grp_load_fu_297">
<pin_list>
<pin id="298" dir="0" index="0" bw="8" slack="2"/>
<pin id="299" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="rcon_1_load/12 rcon_1_load_1/17 "/>
</bind>
</comp>

<comp id="301" class="1005" name="reg_301">
<pin_list>
<pin id="302" dir="0" index="0" bw="8" slack="1"/>
<pin id="303" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="rcon_1_load rcon_1_load_1 "/>
</bind>
</comp>

<comp id="306" class="1004" name="ctx_deckey_addr_fu_306">
<pin_list>
<pin id="307" dir="0" index="0" bw="32" slack="0"/>
<pin id="308" dir="0" index="1" bw="32" slack="0"/>
<pin id="309" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="ctx_deckey_addr/1 "/>
</bind>
</comp>

<comp id="313" class="1004" name="ctx_enckey_addr_fu_313">
<pin_list>
<pin id="314" dir="0" index="0" bw="32" slack="0"/>
<pin id="315" dir="0" index="1" bw="32" slack="0"/>
<pin id="316" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="ctx_enckey_addr/1 "/>
</bind>
</comp>

<comp id="320" class="1004" name="tmp_fu_320">
<pin_list>
<pin id="321" dir="0" index="0" bw="6" slack="0"/>
<pin id="322" dir="0" index="1" bw="6" slack="0"/>
<pin id="323" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="326" class="1004" name="i_3_fu_326">
<pin_list>
<pin id="327" dir="0" index="0" bw="6" slack="0"/>
<pin id="328" dir="0" index="1" bw="1" slack="0"/>
<pin id="329" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_3/2 "/>
</bind>
</comp>

<comp id="332" class="1004" name="tmp_5_fu_332">
<pin_list>
<pin id="333" dir="0" index="0" bw="6" slack="0"/>
<pin id="334" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_5/2 "/>
</bind>
</comp>

<comp id="337" class="1004" name="tmp_7_fu_337">
<pin_list>
<pin id="338" dir="0" index="0" bw="3" slack="0"/>
<pin id="339" dir="0" index="1" bw="3" slack="0"/>
<pin id="340" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_7/9 "/>
</bind>
</comp>

<comp id="343" class="1004" name="phitmp_fu_343">
<pin_list>
<pin id="344" dir="0" index="0" bw="3" slack="0"/>
<pin id="345" dir="0" index="1" bw="1" slack="0"/>
<pin id="346" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="phitmp/9 "/>
</bind>
</comp>

<comp id="349" class="1004" name="StgValue_83_store_fu_349">
<pin_list>
<pin id="350" dir="0" index="0" bw="1" slack="0"/>
<pin id="351" dir="0" index="1" bw="8" slack="0"/>
<pin id="352" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_83/9 "/>
</bind>
</comp>

<comp id="354" class="1004" name="exitcond_fu_354">
<pin_list>
<pin id="355" dir="0" index="0" bw="4" slack="0"/>
<pin id="356" dir="0" index="1" bw="4" slack="0"/>
<pin id="357" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond/12 "/>
</bind>
</comp>

<comp id="360" class="1004" name="tmp_1_fu_360">
<pin_list>
<pin id="361" dir="0" index="0" bw="4" slack="5"/>
<pin id="362" dir="1" index="1" bw="1" slack="3"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_1/17 "/>
</bind>
</comp>

<comp id="364" class="1004" name="StgValue_108_store_fu_364">
<pin_list>
<pin id="365" dir="0" index="0" bw="8" slack="0"/>
<pin id="366" dir="0" index="1" bw="8" slack="8"/>
<pin id="367" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_108/18 "/>
</bind>
</comp>

<comp id="369" class="1004" name="i_4_fu_369">
<pin_list>
<pin id="370" dir="0" index="0" bw="4" slack="8"/>
<pin id="371" dir="0" index="1" bw="1" slack="0"/>
<pin id="372" dir="1" index="2" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_4/20 "/>
</bind>
</comp>

<comp id="375" class="1005" name="buf_offset_read_reg_375">
<pin_list>
<pin id="376" dir="0" index="0" bw="32" slack="6"/>
<pin id="377" dir="1" index="1" bw="32" slack="6"/>
</pin_list>
<bind>
<opset="buf_offset_read "/>
</bind>
</comp>

<comp id="384" class="1005" name="ctx_deckey_offset_re_reg_384">
<pin_list>
<pin id="385" dir="0" index="0" bw="32" slack="6"/>
<pin id="386" dir="1" index="1" bw="32" slack="6"/>
</pin_list>
<bind>
<opset="ctx_deckey_offset_re "/>
</bind>
</comp>

<comp id="389" class="1005" name="ctx_enckey_offset_re_reg_389">
<pin_list>
<pin id="390" dir="0" index="0" bw="32" slack="6"/>
<pin id="391" dir="1" index="1" bw="32" slack="6"/>
</pin_list>
<bind>
<opset="ctx_enckey_offset_re "/>
</bind>
</comp>

<comp id="394" class="1005" name="ctx_key_offset_read_reg_394">
<pin_list>
<pin id="395" dir="0" index="0" bw="32" slack="6"/>
<pin id="396" dir="1" index="1" bw="32" slack="6"/>
</pin_list>
<bind>
<opset="ctx_key_offset_read "/>
</bind>
</comp>

<comp id="401" class="1005" name="ctx_deckey_addr_reg_401">
<pin_list>
<pin id="402" dir="0" index="0" bw="8" slack="1"/>
<pin id="403" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="ctx_deckey_addr "/>
</bind>
</comp>

<comp id="407" class="1005" name="ctx_enckey_addr_reg_407">
<pin_list>
<pin id="408" dir="0" index="0" bw="8" slack="1"/>
<pin id="409" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="ctx_enckey_addr "/>
</bind>
</comp>

<comp id="416" class="1005" name="i_3_reg_416">
<pin_list>
<pin id="417" dir="0" index="0" bw="6" slack="0"/>
<pin id="418" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opset="i_3 "/>
</bind>
</comp>

<comp id="421" class="1005" name="k_addr_reg_421">
<pin_list>
<pin id="422" dir="0" index="0" bw="5" slack="1"/>
<pin id="423" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="k_addr "/>
</bind>
</comp>

<comp id="426" class="1005" name="k_load_reg_426">
<pin_list>
<pin id="427" dir="0" index="0" bw="8" slack="1"/>
<pin id="428" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="k_load "/>
</bind>
</comp>

<comp id="435" class="1005" name="phitmp_reg_435">
<pin_list>
<pin id="436" dir="0" index="0" bw="3" slack="0"/>
<pin id="437" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="phitmp "/>
</bind>
</comp>

<comp id="440" class="1005" name="rcon_1_reg_440">
<pin_list>
<pin id="441" dir="0" index="0" bw="8" slack="0"/>
<pin id="442" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="rcon_1 "/>
</bind>
</comp>

<comp id="447" class="1005" name="rcon_2_reg_447">
<pin_list>
<pin id="448" dir="0" index="0" bw="8" slack="1"/>
<pin id="449" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="rcon_2 "/>
</bind>
</comp>

<comp id="455" class="1005" name="tmp_1_reg_455">
<pin_list>
<pin id="456" dir="0" index="0" bw="1" slack="3"/>
<pin id="457" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_1 "/>
</bind>
</comp>

<comp id="459" class="1005" name="i_4_reg_459">
<pin_list>
<pin id="460" dir="0" index="0" bw="4" slack="1"/>
<pin id="461" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="i_4 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="121"><net_src comp="30" pin="0"/><net_sink comp="118" pin=0"/></net>

<net id="126"><net_src comp="20" pin="0"/><net_sink comp="122" pin=0"/></net>

<net id="127"><net_src comp="16" pin="0"/><net_sink comp="122" pin=1"/></net>

<net id="132"><net_src comp="20" pin="0"/><net_sink comp="128" pin=0"/></net>

<net id="133"><net_src comp="12" pin="0"/><net_sink comp="128" pin=1"/></net>

<net id="138"><net_src comp="20" pin="0"/><net_sink comp="134" pin=0"/></net>

<net id="139"><net_src comp="10" pin="0"/><net_sink comp="134" pin=1"/></net>

<net id="144"><net_src comp="20" pin="0"/><net_sink comp="140" pin=0"/></net>

<net id="145"><net_src comp="8" pin="0"/><net_sink comp="140" pin=1"/></net>

<net id="151"><net_src comp="62" pin="0"/><net_sink comp="146" pin=0"/></net>

<net id="152"><net_src comp="64" pin="0"/><net_sink comp="146" pin=2"/></net>

<net id="158"><net_src comp="62" pin="0"/><net_sink comp="153" pin=0"/></net>

<net id="159"><net_src comp="64" pin="0"/><net_sink comp="153" pin=2"/></net>

<net id="160"><net_src comp="76" pin="0"/><net_sink comp="153" pin=0"/></net>

<net id="161"><net_src comp="76" pin="0"/><net_sink comp="146" pin=0"/></net>

<net id="168"><net_src comp="82" pin="0"/><net_sink comp="162" pin=0"/></net>

<net id="169"><net_src comp="84" pin="0"/><net_sink comp="162" pin=3"/></net>

<net id="176"><net_src comp="82" pin="0"/><net_sink comp="170" pin=0"/></net>

<net id="177"><net_src comp="84" pin="0"/><net_sink comp="170" pin=3"/></net>

<net id="183"><net_src comp="14" pin="0"/><net_sink comp="178" pin=0"/></net>

<net id="184"><net_src comp="46" pin="0"/><net_sink comp="178" pin=1"/></net>

<net id="189"><net_src comp="178" pin="3"/><net_sink comp="185" pin=0"/></net>

<net id="193"><net_src comp="66" pin="0"/><net_sink comp="190" pin=0"/></net>

<net id="200"><net_src comp="190" pin="1"/><net_sink comp="194" pin=0"/></net>

<net id="204"><net_src comp="86" pin="0"/><net_sink comp="201" pin=0"/></net>

<net id="211"><net_src comp="201" pin="1"/><net_sink comp="205" pin=2"/></net>

<net id="212"><net_src comp="205" pin="4"/><net_sink comp="201" pin=0"/></net>

<net id="216"><net_src comp="88" pin="0"/><net_sink comp="213" pin=0"/></net>

<net id="223"><net_src comp="213" pin="1"/><net_sink comp="217" pin=2"/></net>

<net id="227"><net_src comp="100" pin="0"/><net_sink comp="224" pin=0"/></net>

<net id="234"><net_src comp="224" pin="1"/><net_sink comp="228" pin=0"/></net>

<net id="235"><net_src comp="228" pin="4"/><net_sink comp="224" pin=0"/></net>

<net id="243"><net_src comp="94" pin="0"/><net_sink comp="236" pin=0"/></net>

<net id="244"><net_src comp="4" pin="0"/><net_sink comp="236" pin=1"/></net>

<net id="245"><net_src comp="205" pin="4"/><net_sink comp="236" pin=3"/></net>

<net id="246"><net_src comp="18" pin="0"/><net_sink comp="236" pin=4"/></net>

<net id="247"><net_src comp="0" pin="0"/><net_sink comp="236" pin=1"/></net>

<net id="253"><net_src comp="108" pin="0"/><net_sink comp="248" pin=0"/></net>

<net id="254"><net_src comp="6" pin="0"/><net_sink comp="248" pin=1"/></net>

<net id="260"><net_src comp="110" pin="0"/><net_sink comp="255" pin=0"/></net>

<net id="261"><net_src comp="6" pin="0"/><net_sink comp="255" pin=1"/></net>

<net id="271"><net_src comp="96" pin="0"/><net_sink comp="262" pin=0"/></net>

<net id="272"><net_src comp="6" pin="0"/><net_sink comp="262" pin=1"/></net>

<net id="273"><net_src comp="2" pin="0"/><net_sink comp="262" pin=3"/></net>

<net id="274"><net_src comp="0" pin="0"/><net_sink comp="262" pin=5"/></net>

<net id="283"><net_src comp="114" pin="0"/><net_sink comp="275" pin=0"/></net>

<net id="284"><net_src comp="6" pin="0"/><net_sink comp="275" pin=1"/></net>

<net id="285"><net_src comp="0" pin="0"/><net_sink comp="275" pin=3"/></net>

<net id="286"><net_src comp="66" pin="0"/><net_sink comp="275" pin=5"/></net>

<net id="287"><net_src comp="116" pin="0"/><net_sink comp="275" pin=5"/></net>

<net id="294"><net_src comp="106" pin="0"/><net_sink comp="288" pin=0"/></net>

<net id="295"><net_src comp="6" pin="0"/><net_sink comp="288" pin=1"/></net>

<net id="296"><net_src comp="18" pin="0"/><net_sink comp="288" pin=3"/></net>

<net id="300"><net_src comp="297" pin="1"/><net_sink comp="236" pin=3"/></net>

<net id="304"><net_src comp="297" pin="1"/><net_sink comp="301" pin=0"/></net>

<net id="305"><net_src comp="301" pin="1"/><net_sink comp="236" pin=3"/></net>

<net id="310"><net_src comp="4" pin="0"/><net_sink comp="306" pin=0"/></net>

<net id="311"><net_src comp="128" pin="2"/><net_sink comp="306" pin=1"/></net>

<net id="312"><net_src comp="306" pin="2"/><net_sink comp="146" pin=1"/></net>

<net id="317"><net_src comp="2" pin="0"/><net_sink comp="313" pin=0"/></net>

<net id="318"><net_src comp="134" pin="2"/><net_sink comp="313" pin=1"/></net>

<net id="319"><net_src comp="313" pin="2"/><net_sink comp="153" pin=1"/></net>

<net id="324"><net_src comp="194" pin="4"/><net_sink comp="320" pin=0"/></net>

<net id="325"><net_src comp="68" pin="0"/><net_sink comp="320" pin=1"/></net>

<net id="330"><net_src comp="194" pin="4"/><net_sink comp="326" pin=0"/></net>

<net id="331"><net_src comp="74" pin="0"/><net_sink comp="326" pin=1"/></net>

<net id="335"><net_src comp="194" pin="4"/><net_sink comp="332" pin=0"/></net>

<net id="336"><net_src comp="332" pin="1"/><net_sink comp="178" pin=2"/></net>

<net id="341"><net_src comp="217" pin="4"/><net_sink comp="337" pin=0"/></net>

<net id="342"><net_src comp="90" pin="0"/><net_sink comp="337" pin=1"/></net>

<net id="347"><net_src comp="217" pin="4"/><net_sink comp="343" pin=0"/></net>

<net id="348"><net_src comp="88" pin="0"/><net_sink comp="343" pin=1"/></net>

<net id="353"><net_src comp="86" pin="0"/><net_sink comp="349" pin=0"/></net>

<net id="358"><net_src comp="228" pin="4"/><net_sink comp="354" pin=0"/></net>

<net id="359"><net_src comp="102" pin="0"/><net_sink comp="354" pin=1"/></net>

<net id="363"><net_src comp="224" pin="1"/><net_sink comp="360" pin=0"/></net>

<net id="368"><net_src comp="236" pin="5"/><net_sink comp="364" pin=0"/></net>

<net id="373"><net_src comp="224" pin="1"/><net_sink comp="369" pin=0"/></net>

<net id="374"><net_src comp="100" pin="0"/><net_sink comp="369" pin=1"/></net>

<net id="378"><net_src comp="122" pin="2"/><net_sink comp="375" pin=0"/></net>

<net id="379"><net_src comp="375" pin="1"/><net_sink comp="262" pin=2"/></net>

<net id="380"><net_src comp="375" pin="1"/><net_sink comp="288" pin=2"/></net>

<net id="381"><net_src comp="375" pin="1"/><net_sink comp="248" pin=2"/></net>

<net id="382"><net_src comp="375" pin="1"/><net_sink comp="255" pin=2"/></net>

<net id="383"><net_src comp="375" pin="1"/><net_sink comp="275" pin=2"/></net>

<net id="387"><net_src comp="128" pin="2"/><net_sink comp="384" pin=0"/></net>

<net id="388"><net_src comp="384" pin="1"/><net_sink comp="236" pin=2"/></net>

<net id="392"><net_src comp="134" pin="2"/><net_sink comp="389" pin=0"/></net>

<net id="393"><net_src comp="389" pin="1"/><net_sink comp="262" pin=4"/></net>

<net id="397"><net_src comp="140" pin="2"/><net_sink comp="394" pin=0"/></net>

<net id="398"><net_src comp="394" pin="1"/><net_sink comp="262" pin=6"/></net>

<net id="399"><net_src comp="394" pin="1"/><net_sink comp="236" pin=2"/></net>

<net id="400"><net_src comp="394" pin="1"/><net_sink comp="275" pin=4"/></net>

<net id="404"><net_src comp="306" pin="2"/><net_sink comp="401" pin=0"/></net>

<net id="405"><net_src comp="401" pin="1"/><net_sink comp="146" pin=1"/></net>

<net id="406"><net_src comp="401" pin="1"/><net_sink comp="162" pin=1"/></net>

<net id="410"><net_src comp="313" pin="2"/><net_sink comp="407" pin=0"/></net>

<net id="411"><net_src comp="407" pin="1"/><net_sink comp="153" pin=1"/></net>

<net id="412"><net_src comp="407" pin="1"/><net_sink comp="170" pin=1"/></net>

<net id="419"><net_src comp="326" pin="2"/><net_sink comp="416" pin=0"/></net>

<net id="420"><net_src comp="416" pin="1"/><net_sink comp="194" pin=2"/></net>

<net id="424"><net_src comp="178" pin="3"/><net_sink comp="421" pin=0"/></net>

<net id="425"><net_src comp="421" pin="1"/><net_sink comp="185" pin=0"/></net>

<net id="429"><net_src comp="185" pin="2"/><net_sink comp="426" pin=0"/></net>

<net id="430"><net_src comp="426" pin="1"/><net_sink comp="162" pin=2"/></net>

<net id="431"><net_src comp="426" pin="1"/><net_sink comp="170" pin=2"/></net>

<net id="438"><net_src comp="343" pin="2"/><net_sink comp="435" pin=0"/></net>

<net id="439"><net_src comp="435" pin="1"/><net_sink comp="217" pin=0"/></net>

<net id="443"><net_src comp="118" pin="1"/><net_sink comp="440" pin=0"/></net>

<net id="444"><net_src comp="440" pin="1"/><net_sink comp="349" pin=1"/></net>

<net id="445"><net_src comp="440" pin="1"/><net_sink comp="297" pin=0"/></net>

<net id="446"><net_src comp="440" pin="1"/><net_sink comp="364" pin=1"/></net>

<net id="450"><net_src comp="236" pin="5"/><net_sink comp="447" pin=0"/></net>

<net id="451"><net_src comp="447" pin="1"/><net_sink comp="205" pin=0"/></net>

<net id="458"><net_src comp="360" pin="1"/><net_sink comp="455" pin=0"/></net>

<net id="462"><net_src comp="369" pin="2"/><net_sink comp="459" pin=0"/></net>

<net id="463"><net_src comp="459" pin="1"/><net_sink comp="228" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: ctx_key | {9 11 12 17 18 23 }
	Port: ctx_enckey | {1 2 4 5 6 7 8 }
	Port: ctx_deckey | {1 2 4 5 6 7 8 9 10 }
	Port: buf_r | {9 11 12 13 14 15 16 17 19 20 21 22 23 24 25 26 27 }
 - Input state : 
	Port: encrypt : ctx_key | {12 17 18 19 20 21 22 23 26 27 }
	Port: encrypt : ctx_enckey | {9 11 }
	Port: encrypt : ctx_deckey | {9 10 }
	Port: encrypt : buf_r | {9 11 12 13 14 15 16 17 19 20 21 22 23 24 25 26 27 }
	Port: encrypt : ctx_key_offset | {1 }
	Port: encrypt : ctx_enckey_offset | {1 }
	Port: encrypt : ctx_deckey_offset | {1 }
	Port: encrypt : k | {2 3 }
	Port: encrypt : buf_offset | {1 }
	Port: encrypt : sbox | {9 10 12 13 17 18 23 }
  - Chain level:
	State 1
		ctx_deckey_addr_wr_r : 1
		ctx_enckey_addr_wr_r : 1
	State 2
		tmp : 1
		i_3 : 1
		StgValue_54 : 2
		tmp_5 : 1
		k_addr : 2
		k_load : 3
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
		tmp_7 : 1
		StgValue_78 : 2
		rcon_2 : 1
		phitmp : 1
		StgValue_83 : 1
	State 10
	State 11
	State 12
		exitcond : 1
		StgValue_92 : 2
		empty_5 : 1
	State 13
	State 14
	State 15
	State 16
	State 17
		StgValue_104 : 1
		rcon_3 : 1
	State 18
		StgValue_108 : 1
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------------|---------|---------|---------|
| Operation|          Functional Unit         |  Delay  |    FF   |   LUT   |
|----------|----------------------------------|---------|---------|---------|
|          |    grp_aes_expandEncKey_fu_236   |  36.542 |   775   |   1721  |
|          |     grp_aes_shiftRows_fu_248     |  21.777 |   224   |   468   |
|   call   |     grp_aes_mixColumns_fu_255    |  7.259  |   138   |   458   |
|          |  grp_aes_addRoundKey_cpy_fu_262  | 5.35275 |   178   |   251   |
|          |    grp_aes_addRoundKey_fu_275    | 1.81475 |   124   |   134   |
|          |      grp_aes_subBytes_fu_288     | 3.58375 |    74   |    74   |
|----------|----------------------------------|---------|---------|---------|
|          |            i_3_fu_326            |    0    |    0    |    15   |
|    add   |           phitmp_fu_343          |    0    |    0    |    12   |
|          |            i_4_fu_369            |    0    |    0    |    13   |
|----------|----------------------------------|---------|---------|---------|
|          |            tmp_fu_320            |    0    |    0    |    11   |
|   icmp   |           tmp_7_fu_337           |    0    |    0    |    9    |
|          |          exitcond_fu_354         |    0    |    0    |    9    |
|----------|----------------------------------|---------|---------|---------|
|          |    buf_offset_read_read_fu_122   |    0    |    0    |    0    |
|   read   | ctx_deckey_offset_re_read_fu_128 |    0    |    0    |    0    |
|          | ctx_enckey_offset_re_read_fu_134 |    0    |    0    |    0    |
|          |  ctx_key_offset_read_read_fu_140 |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|
| writeresp|       grp_writeresp_fu_146       |    0    |    0    |    0    |
|          |       grp_writeresp_fu_153       |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|
|   write  |     StgValue_62_write_fu_162     |    0    |    0    |    0    |
|          |     StgValue_63_write_fu_170     |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|
|   zext   |           tmp_5_fu_332           |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|
|   trunc  |           tmp_1_fu_360           |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|
|   Total  |                                  | 76.3292 |   1513  |   3175  |
|----------|----------------------------------|---------|---------|---------|

Memories:
+----+--------+--------+--------+
|    |  BRAM  |   FF   |   LUT  |
+----+--------+--------+--------+
|sbox|    1   |    0   |    0   |
+----+--------+--------+--------+
|Total|    1   |    0   |    0   |
+----+--------+--------+--------+

* Register list:
+----------------------------+--------+
|                            |   FF   |
+----------------------------+--------+
|   buf_offset_read_reg_375  |   32   |
|   ctx_deckey_addr_reg_401  |    8   |
|ctx_deckey_offset_re_reg_384|   32   |
|   ctx_enckey_addr_reg_407  |    8   |
|ctx_enckey_offset_re_reg_389|   32   |
| ctx_key_offset_read_reg_394|   32   |
|         i_1_reg_213        |    3   |
|         i_2_reg_224        |    4   |
|         i_3_reg_416        |    6   |
|         i_4_reg_459        |    4   |
|          i_reg_190         |    6   |
|       k_addr_reg_421       |    5   |
|       k_load_reg_426       |    8   |
|       phitmp_reg_435       |    3   |
|       rcon_1_reg_440       |    8   |
|       rcon_2_reg_447       |    8   |
|        rcon_reg_201        |    8   |
|           reg_301          |    8   |
|        tmp_1_reg_455       |    1   |
+----------------------------+--------+
|            Total           |   216  |
+----------------------------+--------+

* Multiplexer (MUX) list: 
|-----------------------------|------|------|------|--------||---------||---------|
|             Comp            |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-----------------------------|------|------|------|--------||---------||---------|
|     grp_writeresp_fu_146    |  p0  |   2  |   1  |    2   |
|     grp_writeresp_fu_146    |  p1  |   2  |   8  |   16   ||    9    |
|     grp_writeresp_fu_153    |  p0  |   2  |   1  |    2   |
|     grp_writeresp_fu_153    |  p1  |   2  |   8  |   16   ||    9    |
|      grp_access_fu_185      |  p0  |   2  |   5  |   10   ||    9    |
|         rcon_reg_201        |  p0  |   2  |   8  |   16   ||    9    |
|         i_2_reg_224         |  p0  |   2  |   4  |    8   ||    9    |
| grp_aes_expandEncKey_fu_236 |  p1  |   2  |   8  |   16   ||    9    |
| grp_aes_expandEncKey_fu_236 |  p2  |   2  |  32  |   64   ||    9    |
| grp_aes_expandEncKey_fu_236 |  p3  |   3  |   8  |   24   ||    15   |
|  grp_aes_addRoundKey_fu_275 |  p5  |   2  |   6  |   12   |
|-----------------------------|------|------|------|--------||---------||---------|
|            Total            |      |      |      |   186  || 19.5047 ||    78   |
|-----------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |  BRAM  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    -   |   76   |  1513  |  3175  |
|   Memory  |    1   |    -   |    0   |    0   |
|Multiplexer|    -   |   19   |    -   |   78   |
|  Register |    -   |    -   |   216  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    1   |   95   |  1729  |  3253  |
+-----------+--------+--------+--------+--------+
