

================================================================
== Vivado HLS Report for 'getRequestHead'
================================================================
* Date:           Mon Nov 11 13:37:59 2019

* Version:        2017.4 (Build 2086221 on Fri Dec 15 21:13:33 MST 2017)
* Project:        prj.hlsObj
* Solution:       solution
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      5.96|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    4|    4|    4|    4|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |          |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name| min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1  |    2|    2|         1|          -|          -|     2|    no    |
        +----------+-----+-----+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / (tmp_i)
	2  / (!tmp_i)
3 --> 

* FSM state operations: 

 <State 1> : 1.77ns
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%words32 = alloca [2 x i32], align 4" [./wrapperAdmin.cc:19]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %src_V, [8 x i8]* @p_str2, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind"
ST_1 : Operation 6 [1/1] (1.76ns)   --->   "br label %0" [./wrapperAdmin.cc:21]

 <State 2> : 5.96ns
ST_2 : Operation 7 [1/1] (0.00ns)   --->   "%it_i = phi i2 [ 0, %entry ], [ %it, %1 ]"
ST_2 : Operation 8 [1/1] (0.95ns)   --->   "%tmp_i = icmp eq i2 %it_i, -2" [./wrapperAdmin.cc:21]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 9 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2, i64 2, i64 2)"
ST_2 : Operation 10 [1/1] (1.56ns)   --->   "%it = add i2 %it_i, 1" [./wrapperAdmin.cc:21]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 11 [1/1] (0.00ns)   --->   "br i1 %tmp_i, label %getRequestHead.exit, label %1" [./wrapperAdmin.cc:21]
ST_2 : Operation 12 [1/1] (3.63ns)   --->   "%tmp_1 = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* %src_V)" [./wrapperAdmin.cc:22]   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>
ST_2 : Operation 13 [1/1] (0.00ns)   --->   "%tmp_44_i = zext i2 %it_i to i64" [./wrapperAdmin.cc:22]
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "%words32_addr_2 = getelementptr inbounds [2 x i32]* %words32, i64 0, i64 %tmp_44_i" [./wrapperAdmin.cc:22]
ST_2 : Operation 15 [1/1] (2.32ns)   --->   "store i32 %tmp_1, i32* %words32_addr_2, align 4" [./wrapperAdmin.cc:22]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "br label %0" [./wrapperAdmin.cc:21]
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%words32_addr = getelementptr inbounds [2 x i32]* %words32, i64 0, i64 0" [./wrapperAdmin.cc:24]
ST_2 : Operation 18 [2/2] (2.32ns)   --->   "%words32_load = load i32* %words32_addr, align 4" [./wrapperAdmin.cc:24]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%words32_addr_1 = getelementptr inbounds [2 x i32]* %words32, i64 0, i64 1" [./wrapperAdmin.cc:28]
ST_2 : Operation 20 [2/2] (2.32ns)   --->   "%words32_load_1 = load i32* %words32_addr_1, align 4" [./wrapperAdmin.cc:28]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>

 <State 3> : 2.32ns
ST_3 : Operation 21 [1/2] (2.32ns)   --->   "%words32_load = load i32* %words32_addr, align 4" [./wrapperAdmin.cc:24]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_3 : Operation 22 [1/1] (0.00ns)   --->   "%tmp_37_i = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %words32_load, i32 16, i32 23)" [./wrapperAdmin.cc:25]
ST_3 : Operation 23 [1/1] (0.00ns)   --->   "store i8 %tmp_37_i, i8* @header_objectID, align 1" [./wrapperAdmin.cc:25]
ST_3 : Operation 24 [1/1] (0.00ns)   --->   "%tmp_39_i = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %words32_load, i32 8, i32 15)" [./wrapperAdmin.cc:26]
ST_3 : Operation 25 [1/1] (0.00ns)   --->   "store i8 %tmp_39_i, i8* @header_methodID, align 1" [./wrapperAdmin.cc:26]
ST_3 : Operation 26 [1/2] (2.32ns)   --->   "%words32_load_1 = load i32* %words32_addr_1, align 4" [./wrapperAdmin.cc:28]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_3 : Operation 27 [1/1] (0.00ns)   --->   "%tmp_41_i = call i16 @_ssdm_op_PartSelect.i16.i32.i32.i32(i32 %words32_load_1, i32 16, i32 31)" [./wrapperAdmin.cc:28]
ST_3 : Operation 28 [1/1] (0.00ns)   --->   "store i16 %tmp_41_i, i16* @header_cb, align 2" [./wrapperAdmin.cc:28]
ST_3 : Operation 29 [1/1] (0.00ns)   --->   "%tmp = trunc i32 %words32_load_1 to i16" [./wrapperAdmin.cc:29]
ST_3 : Operation 30 [1/1] (0.00ns)   --->   "store i16 %tmp, i16* @header_size, align 2" [./wrapperAdmin.cc:29]
ST_3 : Operation 31 [1/1] (0.00ns)   --->   "ret void"


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('it') with incoming values : ('it', ./wrapperAdmin.cc:21) [10]  (1.77 ns)

 <State 2>: 5.96ns
The critical path consists of the following:
	fifo read on port 'src_V' (./wrapperAdmin.cc:22) [16]  (3.63 ns)
	'store' operation (./wrapperAdmin.cc:22) of variable 'tmp', ./wrapperAdmin.cc:22 on array 'words32', ./wrapperAdmin.cc:19 [19]  (2.32 ns)

 <State 3>: 2.32ns
The critical path consists of the following:
	'load' operation ('words32_load', ./wrapperAdmin.cc:24) on array 'words32', ./wrapperAdmin.cc:19 [23]  (2.32 ns)
	'store' operation (./wrapperAdmin.cc:25) of variable 'tmp_37_i', ./wrapperAdmin.cc:25 on static variable 'header_objectID' [25]  (0 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
