Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.2 (win64) Build 3367213 Tue Oct 19 02:48:09 MDT 2021
| Date         : Fri Jan  7 01:59:54 2022
| Host         : Derrick running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file soc_lite_top_control_sets_placed.rpt
| Design       : soc_lite_top
| Device       : xc7a100t
-----------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    34 |
|    Minimum number of control sets                        |    34 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    47 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    34 |
| >= 0 to < 4        |     1 |
| >= 4 to < 6        |     0 |
| >= 6 to < 8        |     1 |
| >= 8 to < 10       |     3 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |    29 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             161 |           39 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |             339 |          155 |
| Yes          | No                    | No                     |              32 |            6 |
| Yes          | No                    | Yes                    |              32 |           14 |
| Yes          | Yes                   | No                     |             845 |          353 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-----------------------------+--------------------------------+-----------------------------------------+------------------+----------------+--------------+
|         Clock Signal        |          Enable Signal         |             Set/Reset Signal            | Slice Load Count | Bel Load Count | Bels / Slice |
+-----------------------------+--------------------------------+-----------------------------------------+------------------+----------------+--------------+
|  pll.clk_pll/inst/cpu_clk   |                                |                                         |                3 |              3 |         1.00 |
|  pll.clk_pll/inst/cpu_clk   |                                | u_cpu/dp/alu/diviser/i[5]_i_1_n_1       |                2 |              6 |         3.00 |
|  u_cpu/dp/r4W/E[0]          |                                |                                         |                2 |              8 |         4.00 |
|  n_0_3191_BUFG              |                                |                                         |                3 |              8 |         2.67 |
|  rf_reg_r1_0_31_0_5_i_1_n_1 | u_cpu/dp/r2M/q_reg[13]_2[0]    | confreg/SR[0]                           |                3 |              8 |         2.67 |
|  rf_reg_r1_0_31_0_5_i_1_n_1 |                                | confreg/step0_count0                    |                5 |             20 |         4.00 |
|  rf_reg_r1_0_31_0_5_i_1_n_1 |                                | confreg/step1_count0                    |                5 |             20 |         4.00 |
|  pll.clk_pll/inst/cpu_clk   | u_cpu/c/regE/q_reg[5]_0[0]     | confreg/SR[0]                           |               15 |             32 |         2.13 |
|  pll.clk_pll/inst/cpu_clk   | u_cpu/c/regE/done_r_reg_0[0]   | confreg/SR[0]                           |                5 |             32 |         6.40 |
|  pll.clk_pll/inst/timer_clk |                                | confreg/SR[0]                           |                8 |             32 |         4.00 |
|  rf_reg_r1_0_31_0_5_i_1_n_1 | u_cpu/dp/r6M/q_reg[2]_1[0]     | confreg/SR[0]                           |               17 |             32 |         1.88 |
|  rf_reg_r1_0_31_0_5_i_1_n_1 | u_cpu/dp/r2M/q_reg[3]_0[0]     | confreg/SR[0]                           |               12 |             32 |         2.67 |
|  rf_reg_r1_0_31_0_5_i_1_n_1 | u_cpu/dp/r2M/q_reg[13]_0[0]    | confreg/SR[0]                           |                7 |             32 |         4.57 |
|  rf_reg_r1_0_31_0_5_i_1_n_1 | u_cpu/dp/r2M/q_reg[3]_6[0]     | confreg/SR[0]                           |                9 |             32 |         3.56 |
|  rf_reg_r1_0_31_0_5_i_1_n_1 | u_cpu/dp/r2M/q_reg[2]_2[0]     | confreg/SR[0]                           |               10 |             32 |         3.20 |
|  rf_reg_r1_0_31_0_5_i_1_n_1 | u_cpu/dp/r2M/q_reg[4]_3[0]     | confreg/SR[0]                           |                5 |             32 |         6.40 |
|  rf_reg_r1_0_31_0_5_i_1_n_1 | u_cpu/dp/r2M/q_reg[2]_1[0]     | confreg/SR[0]                           |               10 |             32 |         3.20 |
|  rf_reg_r1_0_31_0_5_i_1_n_1 | u_cpu/dp/r2M/q_reg[3]_3[0]     | confreg/SR[0]                           |                7 |             32 |         4.57 |
|  rf_reg_r1_0_31_0_5_i_1_n_1 | u_cpu/dp/r2M/q_reg[3]_2[0]     | confreg/SR[0]                           |               10 |             32 |         3.20 |
|  rf_reg_r1_0_31_0_5_i_1_n_1 | u_cpu/dp/r2M/q_reg[3]_4[0]     | confreg/SR[0]                           |               12 |             32 |         2.67 |
|  rf_reg_r1_0_31_0_5_i_1_n_1 | u_cpu/dp/r2M/q_reg[3]_5[0]     | confreg/SR[0]                           |               11 |             32 |         2.91 |
|  rf_reg_r1_0_31_0_5_i_1_n_1 | u_cpu/dp/r2M/cpu_resetn_reg[0] |                                         |                6 |             32 |         5.33 |
|  pll.clk_pll/inst/cpu_clk   | u_cpu/c/regE/q_reg[5]_0[0]     | u_cpu/dp/alu/diviser/temp_a[63]_i_1_n_1 |               14 |             32 |         2.29 |
|  rf_reg_r1_0_31_0_5_i_1_n_1 | u_cpu/dp/r2M/q_reg[12]_0[0]    | confreg/SR[0]                           |               10 |             34 |         3.40 |
|  rf_reg_r1_0_31_0_5_i_1_n_1 | u_cpu/dp/r2M/q_reg[4]_0[0]     | confreg/SR[0]                           |               13 |             34 |         2.62 |
|  rf_reg_r1_0_31_0_5_i_1_n_1 |                                | confreg/SR[0]                           |               17 |             46 |         2.71 |
|  rf_reg_r1_0_31_0_5_i_1_n_1 | u_cpu/dp/r2M/q_reg[4]_2[0]     | confreg/SR[0]                           |               20 |             48 |         2.40 |
| ~pll.clk_pll/inst/cpu_clk   | u_cpu/c/regM/q_reg[0]_0[0]     | confreg/SR[0]                           |               45 |             64 |         1.42 |
|  pll.clk_pll/inst/timer_clk |                                |                                         |               11 |             67 |         6.09 |
|  rf_reg_r1_0_31_0_5_i_1_n_1 |                                |                                         |               20 |             75 |         3.75 |
|  rf_reg_r1_0_31_0_5_i_1_n_1 | u_cpu/c/regW/q_reg[0]_0        |                                         |               11 |             88 |         8.00 |
|  pll.clk_pll/inst/cpu_clk   | u_cpu/c/regE/E[0]              | confreg/SR[0]                           |               52 |             96 |         1.85 |
|  pll.clk_pll/inst/cpu_clk   | u_cpu/c/regE/done_r_reg[0]     | u_cpu/dp/r2D/cpu_resetn_reg             |               80 |            145 |         1.81 |
|  pll.clk_pll/inst/cpu_clk   |                                | confreg/SR[0]                           |              118 |            215 |         1.82 |
+-----------------------------+--------------------------------+-----------------------------------------+------------------+----------------+--------------+


