set a(0-6884) {AREA_SCORE 0.00 LIBRARY ccs_ioport MODULE ccs_in(2,32) QUANTITY 1 NAME p:io_read(p:rsc.@) TYPE {I/O_READ VAR} DELAY {0.00 ns} PAR 0-6881 XREFS 02c81ea0-983a-4c60-8851-0583a6dc08ce-16 LOC {1 0.0 1 0.9999999250374814 1 0.9999999250374814 1 0.9999999250374814 1 0.9999999250374814} PREDS {{774 0 0 0-7442 {}}} SUCCS {{258 0 0 0-6882 {}} {256 0 0 0-7442 {}}} CYCLES {}}
set a(0-6885) {AREA_SCORE {} NAME asn(x(3))#1 TYPE ASSIGN DELAY {0.00 ns} PAR 0-6881 XREFS 02c81ea0-983a-4c60-8851-0583a6dc08ce-17 LOC {0 0.9999999250374814 1 0.9999999250374814 1 0.9999999250374814 1 0.9999999250374814 1 0.9999999250374814} PREDS {{772 0 0 0-6882 {}}} SUCCS {{258 0 0 0-6882 {}}} CYCLES {}}
set a(0-6886) {AREA_SCORE {} NAME asn(y(3))#1 TYPE ASSIGN DELAY {0.00 ns} PAR 0-6881 XREFS 02c81ea0-983a-4c60-8851-0583a6dc08ce-18 LOC {0 0.9999999250374814 1 0.9999999250374814 1 0.9999999250374814 1 0.9999999250374814 1 0.9999999250374814} PREDS {{772 0 0 0-6882 {}}} SUCCS {{258 0 0 0-6882 {}}} CYCLES {}}
set a(0-6887) {AREA_SCORE {} NAME s:asn(s(13:0)) TYPE ASSIGN DELAY {0.00 ns} PAR 0-6881 XREFS 02c81ea0-983a-4c60-8851-0583a6dc08ce-19 LOC {0 0.9999999250374814 1 0.9999999250374814 1 0.9999999250374814 1 0.9999999250374814 1 0.9999999250374814} PREDS {{772 0 0 0-6882 {}}} SUCCS {{258 0 0 0-6882 {}}} CYCLES {}}
set a(0-6888) {AREA_SCORE {} NAME shift:asn(shift(3:0)) TYPE ASSIGN DELAY {0.00 ns} PAR 0-6881 XREFS 02c81ea0-983a-4c60-8851-0583a6dc08ce-20 LOC {0 0.9999999250374814 1 0.9999999250374814 1 0.9999999250374814 1 0.9999999250374814 1 0.9999999250374814} PREDS {{772 0 0 0-6882 {}}} SUCCS {{258 0 0 0-6882 {}}} CYCLES {}}
set a(0-6889) {AREA_SCORE {} NAME nn:asn(nn(7)) TYPE ASSIGN DELAY {0.00 ns} PAR 0-6881 XREFS 02c81ea0-983a-4c60-8851-0583a6dc08ce-21 LOC {0 0.9999999250374814 1 0.9999999250374814 1 0.9999999250374814 1 0.9999999250374814 1 0.9999999250374814} PREDS {{772 0 0 0-6882 {}}} SUCCS {{258 0 0 0-6882 {}}} CYCLES {}}
set a(0-6890) {AREA_SCORE {} NAME nn:asn(nn(8)) TYPE ASSIGN DELAY {0.00 ns} PAR 0-6881 XREFS 02c81ea0-983a-4c60-8851-0583a6dc08ce-22 LOC {0 0.9999999250374814 1 0.9999999250374814 1 0.9999999250374814 1 0.9999999250374814 1 0.9999999250374814} PREDS {{772 0 0 0-6882 {}}} SUCCS {{258 0 0 0-6882 {}}} CYCLES {}}
set a(0-6891) {AREA_SCORE {} NAME nn:asn(nn(6)) TYPE ASSIGN DELAY {0.00 ns} PAR 0-6881 XREFS 02c81ea0-983a-4c60-8851-0583a6dc08ce-23 LOC {0 0.9999999250374814 1 0.9999999250374814 1 0.9999999250374814 1 0.9999999250374814 1 0.9999999250374814} PREDS {{772 0 0 0-6882 {}}} SUCCS {{258 0 0 0-6882 {}}} CYCLES {}}
set a(0-6892) {AREA_SCORE {} NAME nn:asn(nn(9)) TYPE ASSIGN DELAY {0.00 ns} PAR 0-6881 XREFS 02c81ea0-983a-4c60-8851-0583a6dc08ce-24 LOC {0 0.9999999250374814 1 0.9999999250374814 1 0.9999999250374814 1 0.9999999250374814 1 0.9999999250374814} PREDS {{772 0 0 0-6882 {}}} SUCCS {{258 0 0 0-6882 {}}} CYCLES {}}
set a(0-6893) {AREA_SCORE {} NAME nn:asn(nn(5)) TYPE ASSIGN DELAY {0.00 ns} PAR 0-6881 XREFS 02c81ea0-983a-4c60-8851-0583a6dc08ce-25 LOC {0 0.9999999250374814 1 0.9999999250374814 1 0.9999999250374814 1 0.9999999250374814 1 0.9999999250374814} PREDS {{772 0 0 0-6882 {}}} SUCCS {{258 0 0 0-6882 {}}} CYCLES {}}
set a(0-6894) {AREA_SCORE {} NAME nn:asn(nn(10)) TYPE ASSIGN DELAY {0.00 ns} PAR 0-6881 XREFS 02c81ea0-983a-4c60-8851-0583a6dc08ce-26 LOC {0 0.9999999250374814 1 0.9999999250374814 1 0.9999999250374814 1 0.9999999250374814 1 0.9999999250374814} PREDS {{772 0 0 0-6882 {}}} SUCCS {{258 0 0 0-6882 {}}} CYCLES {}}
set a(0-6895) {AREA_SCORE {} NAME nn:asn(nn(4)) TYPE ASSIGN DELAY {0.00 ns} PAR 0-6881 XREFS 02c81ea0-983a-4c60-8851-0583a6dc08ce-27 LOC {0 0.9999999250374814 1 0.9999999250374814 1 0.9999999250374814 1 0.9999999250374814 1 0.9999999250374814} PREDS {{772 0 0 0-6882 {}}} SUCCS {{258 0 0 0-6882 {}}} CYCLES {}}
set a(0-6896) {AREA_SCORE {} NAME nn:asn(nn(11)) TYPE ASSIGN DELAY {0.00 ns} PAR 0-6881 XREFS 02c81ea0-983a-4c60-8851-0583a6dc08ce-28 LOC {0 0.9999999250374814 1 0.9999999250374814 1 0.9999999250374814 1 0.9999999250374814 1 0.9999999250374814} PREDS {{772 0 0 0-6882 {}}} SUCCS {{258 0 0 0-6882 {}}} CYCLES {}}
set a(0-6897) {AREA_SCORE {} NAME nn:asn(nn(3)) TYPE ASSIGN DELAY {0.00 ns} PAR 0-6881 XREFS 02c81ea0-983a-4c60-8851-0583a6dc08ce-29 LOC {0 0.9999999250374814 1 0.9999999250374814 1 0.9999999250374814 1 0.9999999250374814 1 0.9999999250374814} PREDS {{772 0 0 0-6882 {}}} SUCCS {{258 0 0 0-6882 {}}} CYCLES {}}
set a(0-6898) {AREA_SCORE {} NAME nn:asn(nn(12)) TYPE ASSIGN DELAY {0.00 ns} PAR 0-6881 XREFS 02c81ea0-983a-4c60-8851-0583a6dc08ce-30 LOC {0 0.9999999250374814 1 0.9999999250374814 1 0.9999999250374814 1 0.9999999250374814 1 0.9999999250374814} PREDS {{772 0 0 0-6882 {}}} SUCCS {{258 0 0 0-6882 {}}} CYCLES {}}
set a(0-6899) {AREA_SCORE {} NAME nn:asn(nn(2)) TYPE ASSIGN DELAY {0.00 ns} PAR 0-6881 XREFS 02c81ea0-983a-4c60-8851-0583a6dc08ce-31 LOC {0 0.9999999250374814 1 0.9999999250374814 1 0.9999999250374814 1 0.9999999250374814 1 0.9999999250374814} PREDS {{772 0 0 0-6882 {}}} SUCCS {{258 0 0 0-6882 {}}} CYCLES {}}
set a(0-6900) {AREA_SCORE {} NAME nn:asn(nn(13)) TYPE ASSIGN DELAY {0.00 ns} PAR 0-6881 XREFS 02c81ea0-983a-4c60-8851-0583a6dc08ce-32 LOC {0 0.9999999250374814 1 0.9999999250374814 1 0.9999999250374814 1 0.9999999250374814 1 0.9999999250374814} PREDS {{772 0 0 0-6882 {}}} SUCCS {{258 0 0 0-6882 {}}} CYCLES {}}
set a(0-6901) {AREA_SCORE {} NAME nn:asn(nn(1)) TYPE ASSIGN DELAY {0.00 ns} PAR 0-6881 XREFS 02c81ea0-983a-4c60-8851-0583a6dc08ce-33 LOC {0 0.9999999250374814 1 0.9999999250374814 1 0.9999999250374814 1 0.9999999250374814 1 0.9999999250374814} PREDS {{772 0 0 0-6882 {}}} SUCCS {{258 0 0 0-6882 {}}} CYCLES {}}
set a(0-6902) {AREA_SCORE {} NAME nn:asn(nn(14)) TYPE ASSIGN DELAY {0.00 ns} PAR 0-6881 XREFS 02c81ea0-983a-4c60-8851-0583a6dc08ce-34 LOC {0 0.9999999250374814 1 0.9999999250374814 1 0.9999999250374814 1 0.9999999250374814 1 0.9999999250374814} PREDS {{772 0 0 0-6882 {}}} SUCCS {{258 0 0 0-6882 {}}} CYCLES {}}
set a(0-6903) {AREA_SCORE {} NAME for:asn(idx(3:0)) TYPE ASSIGN DELAY {0.00 ns} PAR 0-6881 XREFS 02c81ea0-983a-4c60-8851-0583a6dc08ce-35 LOC {0 0.9999999250374814 1 0.9999999250374814 1 0.9999999250374814 1 0.9999999250374814 1 0.9999999250374814} PREDS {{772 0 0 0-6882 {}}} SUCCS {{259 0 0 0-6882 {}}} CYCLES {}}
set a(0-6904) {AREA_SCORE {} NAME for:for:t:asn(for:for:t(13:0)) TYPE ASSIGN DELAY {0.00 ns} PAR 0-6882 XREFS 02c81ea0-983a-4c60-8851-0583a6dc08ce-36 LOC {0 0.9999999250374814 0 0.9999999250374814 0 0.9999999250374814 0 0.9999999250374814 0 0.9999999250374814} PREDS {{772 0 0 0-6883 {}}} SUCCS {{259 0 0 0-6883 {}}} CYCLES {}}
set a(0-6905) {AREA_SCORE {} NAME for:for:asn(exit:for:for) TYPE ASSIGN DELAY {0.00 ns} PAR 0-6883 XREFS 02c81ea0-983a-4c60-8851-0583a6dc08ce-37 LOC {0 0.9999999250374814 1 0.9999999250374814 1 0.9999999250374814 1 0.9999999250374814 6 0.9999999250374814} PREDS {{132 0 0 0-7387 {}} {260 0 0 0-7386 {}} {260 0 0 0-7383 {}} {260 0 0 0-7382 {}}} SUCCS {{256 0 0 0-7382 {}}} CYCLES {}}
set a(0-6906) {AREA_SCORE {} NAME modulo_sub:qelse:asn(modulo_sub:_qr.sva#1) TYPE ASSIGN DELAY {0.00 ns} PAR 0-6883 XREFS 02c81ea0-983a-4c60-8851-0583a6dc08ce-38 LOC {0 0.9999999250374814 8 0.0 8 0.0 8 0.0 8 0.8913042728635683} PREDS {} SUCCS {{258 0 0 0-7336 {}}} CYCLES {}}
set a(0-6907) {AREA_SCORE {} NAME modulo_sub:qelse:asn(modulo_sub:_qr.sva) TYPE ASSIGN DELAY {0.00 ns} PAR 0-6883 XREFS 02c81ea0-983a-4c60-8851-0583a6dc08ce-39 LOC {0 0.9999999250374814 8 0.8913042728635683 8 0.8913042728635683 8 0.8913042728635683 8 0.8913042728635683} PREDS {} SUCCS {{258 0 0 0-7339 {}}} CYCLES {}}
set a(0-6908) {AREA_SCORE {} NAME modulo_add:qelse:asn(modulo_add:_qr.sva) TYPE ASSIGN DELAY {0.00 ns} PAR 0-6883 XREFS 02c81ea0-983a-4c60-8851-0583a6dc08ce-40 LOC {0 0.9999999250374814 8 0.8913042728635683 8 0.8913042728635683 8 0.8913042728635683 8 0.8913042728635683} PREDS {} SUCCS {{258 0 0 0-7269 {}}} CYCLES {}}
set a(0-6909) {AREA_SCORE {} NAME mult:res:asn(mult:res.sva#1) TYPE ASSIGN DELAY {0.00 ns} PAR 0-6883 XREFS 02c81ea0-983a-4c60-8851-0583a6dc08ce-41 LOC {0 0.9999999250374814 6 0.9850074212893555 6 0.9850074212893555 6 0.9850074212893555 8 0.10607188905547227} PREDS {} SUCCS {{258 0 0 0-7259 {}}} CYCLES {}}
set a(0-6910) {AREA_SCORE {} NAME for:for:b:asn(tmp#1.sva#7) TYPE ASSIGN DELAY {0.00 ns} PAR 0-6883 XREFS 02c81ea0-983a-4c60-8851-0583a6dc08ce-42 LOC {0 0.9999999250374814 2 0.44977511244377816 2 0.44977511244377816 2 0.44977511244377816 4 0.71889047976012} PREDS {} SUCCS {{258 0 0 0-7243 {}}} CYCLES {}}
set a(0-6911) {AREA_SCORE {} NAME for:for:b:asn(tmp#1.sva#6) TYPE ASSIGN DELAY {0.00 ns} PAR 0-6883 XREFS 02c81ea0-983a-4c60-8851-0583a6dc08ce-43 LOC {0 0.9999999250374814 2 0.44977511244377816 2 0.44977511244377816 2 0.44977511244377816 4 0.71889047976012} PREDS {} SUCCS {{258 0 0 0-7243 {}}} CYCLES {}}
set a(0-6912) {AREA_SCORE {} NAME for:for:b:asn(tmp#1.sva#5) TYPE ASSIGN DELAY {0.00 ns} PAR 0-6883 XREFS 02c81ea0-983a-4c60-8851-0583a6dc08ce-44 LOC {0 0.9999999250374814 2 0.44977511244377816 2 0.44977511244377816 2 0.44977511244377816 4 0.71889047976012} PREDS {} SUCCS {{258 0 0 0-7243 {}}} CYCLES {}}
set a(0-6913) {AREA_SCORE {} NAME for:for:b:asn(tmp#1.sva#4) TYPE ASSIGN DELAY {0.00 ns} PAR 0-6883 XREFS 02c81ea0-983a-4c60-8851-0583a6dc08ce-45 LOC {0 0.9999999250374814 2 0.44977511244377816 2 0.44977511244377816 2 0.44977511244377816 4 0.71889047976012} PREDS {} SUCCS {{258 0 0 0-7243 {}}} CYCLES {}}
set a(0-6914) {AREA_SCORE {} NAME for:for:b:asn(tmp#1.sva#3) TYPE ASSIGN DELAY {0.00 ns} PAR 0-6883 XREFS 02c81ea0-983a-4c60-8851-0583a6dc08ce-46 LOC {0 0.9999999250374814 2 0.44977511244377816 2 0.44977511244377816 2 0.44977511244377816 4 0.71889047976012} PREDS {} SUCCS {{258 0 0 0-7243 {}}} CYCLES {}}
set a(0-6915) {AREA_SCORE {} NAME for:for:b:asn(tmp#1.sva#2) TYPE ASSIGN DELAY {0.00 ns} PAR 0-6883 XREFS 02c81ea0-983a-4c60-8851-0583a6dc08ce-47 LOC {0 0.9999999250374814 2 0.44977511244377816 2 0.44977511244377816 2 0.44977511244377816 4 0.71889047976012} PREDS {} SUCCS {{258 0 0 0-7243 {}}} CYCLES {}}
set a(0-6916) {AREA_SCORE {} NAME for:for:b:asn(tmp#1.sva#1) TYPE ASSIGN DELAY {0.00 ns} PAR 0-6883 XREFS 02c81ea0-983a-4c60-8851-0583a6dc08ce-48 LOC {0 0.9999999250374814 2 0.44977511244377816 2 0.44977511244377816 2 0.44977511244377816 4 0.71889047976012} PREDS {} SUCCS {{258 0 0 0-7243 {}}} CYCLES {}}
set a(0-6917) {AREA_SCORE {} NAME for:for:b:asn(tmp#1.sva) TYPE ASSIGN DELAY {0.00 ns} PAR 0-6883 XREFS 02c81ea0-983a-4c60-8851-0583a6dc08ce-49 LOC {0 0.9999999250374814 2 0.44977511244377816 2 0.44977511244377816 2 0.44977511244377816 4 0.71889047976012} PREDS {} SUCCS {{258 0 0 0-7243 {}}} CYCLES {}}
set a(0-6918) {AREA_SCORE {} NAME for:for:b:asn(tmp#3.sva#7) TYPE ASSIGN DELAY {0.00 ns} PAR 0-6883 XREFS 02c81ea0-983a-4c60-8851-0583a6dc08ce-50 LOC {0 0.9999999250374814 2 0.44977511244377816 2 0.44977511244377816 2 0.44977511244377816 4 0.71889047976012} PREDS {} SUCCS {{258 0 0 0-7243 {}}} CYCLES {}}
set a(0-6919) {AREA_SCORE {} NAME for:for:b:asn(tmp#3.sva#6) TYPE ASSIGN DELAY {0.00 ns} PAR 0-6883 XREFS 02c81ea0-983a-4c60-8851-0583a6dc08ce-51 LOC {0 0.9999999250374814 2 0.44977511244377816 2 0.44977511244377816 2 0.44977511244377816 4 0.71889047976012} PREDS {} SUCCS {{258 0 0 0-7243 {}}} CYCLES {}}
set a(0-6920) {AREA_SCORE {} NAME for:for:b:asn(tmp#3.sva#5) TYPE ASSIGN DELAY {0.00 ns} PAR 0-6883 XREFS 02c81ea0-983a-4c60-8851-0583a6dc08ce-52 LOC {0 0.9999999250374814 2 0.44977511244377816 2 0.44977511244377816 2 0.44977511244377816 4 0.71889047976012} PREDS {} SUCCS {{258 0 0 0-7243 {}}} CYCLES {}}
set a(0-6921) {AREA_SCORE {} NAME for:for:b:asn(tmp#3.sva#4) TYPE ASSIGN DELAY {0.00 ns} PAR 0-6883 XREFS 02c81ea0-983a-4c60-8851-0583a6dc08ce-53 LOC {0 0.9999999250374814 2 0.44977511244377816 2 0.44977511244377816 2 0.44977511244377816 4 0.71889047976012} PREDS {} SUCCS {{258 0 0 0-7243 {}}} CYCLES {}}
set a(0-6922) {AREA_SCORE {} NAME for:for:b:asn(tmp#3.sva#3) TYPE ASSIGN DELAY {0.00 ns} PAR 0-6883 XREFS 02c81ea0-983a-4c60-8851-0583a6dc08ce-54 LOC {0 0.9999999250374814 2 0.44977511244377816 2 0.44977511244377816 2 0.44977511244377816 4 0.71889047976012} PREDS {} SUCCS {{258 0 0 0-7243 {}}} CYCLES {}}
set a(0-6923) {AREA_SCORE {} NAME for:for:b:asn(tmp#3.sva#2) TYPE ASSIGN DELAY {0.00 ns} PAR 0-6883 XREFS 02c81ea0-983a-4c60-8851-0583a6dc08ce-55 LOC {0 0.9999999250374814 2 0.44977511244377816 2 0.44977511244377816 2 0.44977511244377816 4 0.71889047976012} PREDS {} SUCCS {{258 0 0 0-7243 {}}} CYCLES {}}
set a(0-6924) {AREA_SCORE {} NAME for:for:b:asn(tmp#3.sva#1) TYPE ASSIGN DELAY {0.00 ns} PAR 0-6883 XREFS 02c81ea0-983a-4c60-8851-0583a6dc08ce-56 LOC {0 0.9999999250374814 2 0.44977511244377816 2 0.44977511244377816 2 0.44977511244377816 4 0.71889047976012} PREDS {} SUCCS {{258 0 0 0-7243 {}}} CYCLES {}}
set a(0-6925) {AREA_SCORE {} NAME for:for:b:asn(tmp#3.sva) TYPE ASSIGN DELAY {0.00 ns} PAR 0-6883 XREFS 02c81ea0-983a-4c60-8851-0583a6dc08ce-57 LOC {0 0.9999999250374814 2 0.44977511244377816 2 0.44977511244377816 2 0.44977511244377816 4 0.71889047976012} PREDS {} SUCCS {{258 0 0 0-7243 {}}} CYCLES {}}
set a(0-6926) {AREA_SCORE {} NAME for:for:a:asn(tmp.sva#7) TYPE ASSIGN DELAY {0.00 ns} PAR 0-6883 XREFS 02c81ea0-983a-4c60-8851-0583a6dc08ce-58 LOC {0 0.9999999250374814 2 0.44977511244377816 2 0.44977511244377816 2 0.44977511244377816 7 0.71889047976012} PREDS {} SUCCS {{258 0 0 0-7100 {}}} CYCLES {}}
set a(0-6927) {AREA_SCORE {} NAME for:for:a:asn(tmp.sva#6) TYPE ASSIGN DELAY {0.00 ns} PAR 0-6883 XREFS 02c81ea0-983a-4c60-8851-0583a6dc08ce-59 LOC {0 0.9999999250374814 2 0.44977511244377816 2 0.44977511244377816 2 0.44977511244377816 7 0.71889047976012} PREDS {} SUCCS {{258 0 0 0-7100 {}}} CYCLES {}}
set a(0-6928) {AREA_SCORE {} NAME for:for:a:asn(tmp.sva#5) TYPE ASSIGN DELAY {0.00 ns} PAR 0-6883 XREFS 02c81ea0-983a-4c60-8851-0583a6dc08ce-60 LOC {0 0.9999999250374814 2 0.44977511244377816 2 0.44977511244377816 2 0.44977511244377816 7 0.71889047976012} PREDS {} SUCCS {{258 0 0 0-7100 {}}} CYCLES {}}
set a(0-6929) {AREA_SCORE {} NAME for:for:a:asn(tmp.sva#4) TYPE ASSIGN DELAY {0.00 ns} PAR 0-6883 XREFS 02c81ea0-983a-4c60-8851-0583a6dc08ce-61 LOC {0 0.9999999250374814 2 0.44977511244377816 2 0.44977511244377816 2 0.44977511244377816 7 0.71889047976012} PREDS {} SUCCS {{258 0 0 0-7100 {}}} CYCLES {}}
set a(0-6930) {AREA_SCORE {} NAME for:for:a:asn(tmp.sva#3) TYPE ASSIGN DELAY {0.00 ns} PAR 0-6883 XREFS 02c81ea0-983a-4c60-8851-0583a6dc08ce-62 LOC {0 0.9999999250374814 2 0.44977511244377816 2 0.44977511244377816 2 0.44977511244377816 7 0.71889047976012} PREDS {} SUCCS {{258 0 0 0-7100 {}}} CYCLES {}}
set a(0-6931) {AREA_SCORE {} NAME for:for:a:asn(tmp.sva#2) TYPE ASSIGN DELAY {0.00 ns} PAR 0-6883 XREFS 02c81ea0-983a-4c60-8851-0583a6dc08ce-63 LOC {0 0.9999999250374814 2 0.44977511244377816 2 0.44977511244377816 2 0.44977511244377816 7 0.71889047976012} PREDS {} SUCCS {{258 0 0 0-7100 {}}} CYCLES {}}
set a(0-6932) {AREA_SCORE {} NAME for:for:a:asn(tmp.sva#1) TYPE ASSIGN DELAY {0.00 ns} PAR 0-6883 XREFS 02c81ea0-983a-4c60-8851-0583a6dc08ce-64 LOC {0 0.9999999250374814 2 0.44977511244377816 2 0.44977511244377816 2 0.44977511244377816 7 0.71889047976012} PREDS {} SUCCS {{258 0 0 0-7100 {}}} CYCLES {}}
set a(0-6933) {AREA_SCORE {} NAME for:for:a:asn(tmp.sva) TYPE ASSIGN DELAY {0.00 ns} PAR 0-6883 XREFS 02c81ea0-983a-4c60-8851-0583a6dc08ce-65 LOC {0 0.9999999250374814 2 0.44977511244377816 2 0.44977511244377816 2 0.44977511244377816 7 0.71889047976012} PREDS {} SUCCS {{258 0 0 0-7100 {}}} CYCLES {}}
set a(0-6934) {AREA_SCORE {} NAME for:for:a:asn(tmp#2.sva#7) TYPE ASSIGN DELAY {0.00 ns} PAR 0-6883 XREFS 02c81ea0-983a-4c60-8851-0583a6dc08ce-66 LOC {0 0.9999999250374814 2 0.44977511244377816 2 0.44977511244377816 2 0.44977511244377816 7 0.71889047976012} PREDS {} SUCCS {{258 0 0 0-7100 {}}} CYCLES {}}
set a(0-6935) {AREA_SCORE {} NAME for:for:a:asn(tmp#2.sva#6) TYPE ASSIGN DELAY {0.00 ns} PAR 0-6883 XREFS 02c81ea0-983a-4c60-8851-0583a6dc08ce-67 LOC {0 0.9999999250374814 2 0.44977511244377816 2 0.44977511244377816 2 0.44977511244377816 7 0.71889047976012} PREDS {} SUCCS {{258 0 0 0-7100 {}}} CYCLES {}}
set a(0-6936) {AREA_SCORE {} NAME for:for:a:asn(tmp#2.sva#5) TYPE ASSIGN DELAY {0.00 ns} PAR 0-6883 XREFS 02c81ea0-983a-4c60-8851-0583a6dc08ce-68 LOC {0 0.9999999250374814 2 0.44977511244377816 2 0.44977511244377816 2 0.44977511244377816 7 0.71889047976012} PREDS {} SUCCS {{258 0 0 0-7100 {}}} CYCLES {}}
set a(0-6937) {AREA_SCORE {} NAME for:for:a:asn(tmp#2.sva#4) TYPE ASSIGN DELAY {0.00 ns} PAR 0-6883 XREFS 02c81ea0-983a-4c60-8851-0583a6dc08ce-69 LOC {0 0.9999999250374814 2 0.44977511244377816 2 0.44977511244377816 2 0.44977511244377816 7 0.71889047976012} PREDS {} SUCCS {{258 0 0 0-7100 {}}} CYCLES {}}
set a(0-6938) {AREA_SCORE {} NAME for:for:a:asn(tmp#2.sva#3) TYPE ASSIGN DELAY {0.00 ns} PAR 0-6883 XREFS 02c81ea0-983a-4c60-8851-0583a6dc08ce-70 LOC {0 0.9999999250374814 2 0.44977511244377816 2 0.44977511244377816 2 0.44977511244377816 7 0.71889047976012} PREDS {} SUCCS {{258 0 0 0-7100 {}}} CYCLES {}}
set a(0-6939) {AREA_SCORE {} NAME for:for:a:asn(tmp#2.sva#2) TYPE ASSIGN DELAY {0.00 ns} PAR 0-6883 XREFS 02c81ea0-983a-4c60-8851-0583a6dc08ce-71 LOC {0 0.9999999250374814 2 0.44977511244377816 2 0.44977511244377816 2 0.44977511244377816 7 0.71889047976012} PREDS {} SUCCS {{258 0 0 0-7100 {}}} CYCLES {}}
set a(0-6940) {AREA_SCORE {} NAME for:for:a:asn(tmp#2.sva#1) TYPE ASSIGN DELAY {0.00 ns} PAR 0-6883 XREFS 02c81ea0-983a-4c60-8851-0583a6dc08ce-72 LOC {0 0.9999999250374814 2 0.44977511244377816 2 0.44977511244377816 2 0.44977511244377816 7 0.71889047976012} PREDS {} SUCCS {{258 0 0 0-7100 {}}} CYCLES {}}
set a(0-6941) {AREA_SCORE {} NAME for:for:a:asn(tmp#2.sva) TYPE ASSIGN DELAY {0.00 ns} PAR 0-6883 XREFS 02c81ea0-983a-4c60-8851-0583a6dc08ce-73 LOC {0 0.9999999250374814 7 0.44977511244377816 7 0.44977511244377816 7 0.44977511244377816 7 0.71889047976012} PREDS {} SUCCS {{258 0 0 0-7100 {}}} CYCLES {}}
set a(0-6942) {AREA_SCORE {} NAME operator-<32,false>:asn TYPE ASSIGN DELAY {0.00 ns} PAR 0-6883 XREFS 02c81ea0-983a-4c60-8851-0583a6dc08ce-74 LOC {0 0.9999999250374814 1 0.0 1 0.0 1 0.0 3 0.03860569715142429} PREDS {} SUCCS {{259 0 0 0-6943 {}}} CYCLES {}}
set a(0-6943) {AREA_SCORE {} NAME operator-<32,false>:slc(s(13:0))(12-0) TYPE READSLICE PAR 0-6883 XREFS 02c81ea0-983a-4c60-8851-0583a6dc08ce-75 LOC {0 0.9999999250374814 1 0.0 1 0.0 3 0.03860569715142429} PREDS {{259 0 0 0-6942 {}}} SUCCS {{259 0 0 0-6944 {}}} CYCLES {}}
set a(0-6944) {AREA_SCORE 13.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(13,0,1,1,13) QUANTITY 1 NAME operator-<32,false>:acc TYPE ACCU DELAY {1.08 ns} PAR 0-6883 XREFS 02c81ea0-983a-4c60-8851-0583a6dc08ce-76 LOC {1 0.0 1 0.03860569715142429 1 0.03860569715142429 1 0.24100431034482758 3 0.24100431034482758} PREDS {{259 0 0 0-6943 {}}} SUCCS {{259 0 0 0-6945 {}} {258 0 0 0-6955 {}}} CYCLES {}}
set a(0-6945) {AREA_SCORE {} NAME for:for:upper:not TYPE NOT PAR 0-6883 XREFS 02c81ea0-983a-4c60-8851-0583a6dc08ce-77 LOC {1 0.20239872563718145 1 0.24100442278860573 1 0.24100442278860573 3 0.24100442278860573} PREDS {{259 0 0 0-6944 {}}} SUCCS {{258 0 0 0-6948 {}}} CYCLES {}}
set a(0-6946) {AREA_SCORE {} NAME for:for:t:asn TYPE ASSIGN DELAY {0.00 ns} PAR 0-6883 XREFS 02c81ea0-983a-4c60-8851-0583a6dc08ce-78 LOC {0 0.9999999250374814 1 0.0 1 0.0 1 0.0 3 0.24100442278860573} PREDS {{262 0 0 0-7385 {}}} SUCCS {{259 0 0 0-6947 {}} {256 0 0 0-7385 {}}} CYCLES {}}
set a(0-6947) {AREA_SCORE {} NAME for:for:t:slc(for:for:t(13:0))(12-0)#1 TYPE READSLICE PAR 0-6883 XREFS 02c81ea0-983a-4c60-8851-0583a6dc08ce-79 LOC {0 0.9999999250374814 1 0.0 1 0.0 3 0.24100442278860573} PREDS {{259 0 0 0-6946 {}}} SUCCS {{259 0 0 0-6948 {}}} CYCLES {}}
set a(0-6948) {AREA_SCORE 13.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_and(13,2) QUANTITY 2 NAME operator&<34,true>:and TYPE AND DELAY {0.55 ns} PAR 0-6883 XREFS 02c81ea0-983a-4c60-8851-0583a6dc08ce-80 LOC {1 0.20239872563718145 1 0.24100442278860573 1 0.24100442278860573 1 0.3440776986506747 3 0.3440776986506747} PREDS {{259 0 0 0-6947 {}} {258 0 0 0-6945 {}}} SUCCS {{258 0 0 0-6950 {}} {258 0 0 0-6957 {}} {258 0 0 0-7103 {}} {258 0 0 0-7260 {}} {258 0 0 0-7308 {}}} CYCLES {}}
set a(0-6949) {AREA_SCORE {} NAME for:for:w:asn TYPE ASSIGN DELAY {0.00 ns} PAR 0-6883 XREFS 02c81ea0-983a-4c60-8851-0583a6dc08ce-81 LOC {0 0.9999999250374814 1 0.34407788605697154 1 0.34407788605697154 1 0.34407788605697154 3 0.34407788605697154} PREDS {} SUCCS {{259 0 0 0-6950 {}}} CYCLES {}}
set a(0-6950) {AREA_SCORE 26.28 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_shift_r(13,0,4,13) QUANTITY 1 NAME for:for:w:rshift TYPE SHIFTRIGHT DELAY {1.50 ns} PAR 0-6883 XREFS 02c81ea0-983a-4c60-8851-0583a6dc08ce-82 LOC {1 0.3054721889055472 1 0.34407788605697154 1 0.34407788605697154 1 0.6251871439280361 3 0.6251871439280361} PREDS {{259 0 0 0-6949 {}} {258 0 0 0-6948 {}}} SUCCS {{258 0 0 0-6952 {}}} CYCLES {}}
set a(0-6951) {AREA_SCORE {} NAME for:for:w:asn#1 TYPE ASSIGN DELAY {0.00 ns} PAR 0-6883 XREFS 02c81ea0-983a-4c60-8851-0583a6dc08ce-83 LOC {0 0.9999999250374814 1 0.6251873313343329 1 0.6251873313343329 1 0.6251873313343329 3 0.6251873313343329} PREDS {} SUCCS {{259 0 0 0-6952 {}}} CYCLES {}}
set a(0-6952) {AREA_SCORE 26.20 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_shift_l(13,0,4,14) QUANTITY 1 NAME for:for:w:lshift TYPE SHIFTLEFT DELAY {1.50 ns} PAR 0-6883 XREFS 02c81ea0-983a-4c60-8851-0583a6dc08ce-84 LOC {1 0.5865816341829085 1 0.6251873313343329 1 0.6251873313343329 1 0.9062965892053974 3 0.9062965892053974} PREDS {{259 0 0 0-6951 {}} {258 0 0 0-6950 {}}} SUCCS {{258 0 0 0-7244 {}} {258 0 0 0-7246 {}}} CYCLES {}}
set a(0-6953) {AREA_SCORE {} NAME for:for:t:asn#1 TYPE ASSIGN DELAY {0.00 ns} PAR 0-6883 XREFS 02c81ea0-983a-4c60-8851-0583a6dc08ce-85 LOC {0 0.9999999250374814 1 0.0 1 0.0 1 0.0 3 0.3928035232383808} PREDS {{262 0 0 0-7385 {}}} SUCCS {{259 0 0 0-6954 {}} {256 0 0 0-7385 {}}} CYCLES {}}
set a(0-6954) {AREA_SCORE {} NAME for:for:t:slc(for:for:t(13:0))(12-0)#2 TYPE READSLICE PAR 0-6883 XREFS 02c81ea0-983a-4c60-8851-0583a6dc08ce-86 LOC {0 0.9999999250374814 1 0.0 1 0.0 3 0.3928035232383808} PREDS {{259 0 0 0-6953 {}}} SUCCS {{259 0 0 0-6955 {}}} CYCLES {}}
set a(0-6955) {AREA_SCORE 13.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_and(13,2) QUANTITY 2 NAME operator&<34,true>#1:and TYPE AND DELAY {0.55 ns} PAR 0-6883 XREFS 02c81ea0-983a-4c60-8851-0583a6dc08ce-87 LOC {1 0.20239872563718145 1 0.3928035232383808 1 0.3928035232383808 1 0.4958767991004498 3 0.4958767991004498} PREDS {{259 0 0 0-6954 {}} {258 0 0 0-6944 {}}} SUCCS {{259 0 0 0-6956 {}} {258 0 0 0-6961 {}} {258 0 0 0-6981 {}} {258 0 0 0-7002 {}} {258 0 0 0-7005 {}} {258 0 0 0-7014 {}} {258 0 0 0-7020 {}} {258 0 0 0-7028 {}} {258 0 0 0-7034 {}} {258 0 0 0-7042 {}} {258 0 0 0-7049 {}} {258 0 0 0-7055 {}} {258 0 0 0-7059 {}} {258 0 0 0-7067 {}} {258 0 0 0-7072 {}} {258 0 0 0-7079 {}} {258 0 0 0-7084 {}} {258 0 0 0-7091 {}} {258 0 0 0-7097 {}} {258 0 0 0-7102 {}} {258 0 0 0-7260 {}} {258 0 0 0-7308 {}}} CYCLES {}}
set a(0-6956) {AREA_SCORE {} NAME for:for:a:slc(operator&<34,true>#1:and.psp)(12-1) TYPE READSLICE PAR 0-6883 XREFS 02c81ea0-983a-4c60-8851-0583a6dc08ce-88 LOC {1 0.3054721889055472 1 0.4958769865067466 1 0.4958769865067466 6 0.7038980509745127} PREDS {{259 0 0 0-6955 {}}} SUCCS {{259 0 0 0-6957 {}}} CYCLES {}}
set a(0-6957) {AREA_SCORE 13.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(13,0,12,0,13) QUANTITY 1 NAME for:for:a:acc TYPE ACCU DELAY {1.08 ns} PAR 0-6883 XREFS 02c81ea0-983a-4c60-8851-0583a6dc08ce-89 LOC {1 0.3054721889055472 1 0.7038980509745127 1 0.7038980509745127 1 0.906296664167916 6 0.906296664167916} PREDS {{259 0 0 0-6956 {}} {258 0 0 0-6948 {}}} SUCCS {{258 0 0 0-6960 {}} {258 0 0 0-6964 {}} {258 0 0 0-6966 {}} {258 0 0 0-6968 {}} {258 0 0 0-6970 {}} {258 0 0 0-6972 {}} {258 0 0 0-6974 {}} {258 0 0 0-6976 {}} {258 0 0 0-6978 {}} {258 0 0 0-6980 {}} {258 0 0 0-6984 {}} {258 0 0 0-6986 {}} {258 0 0 0-6988 {}} {258 0 0 0-6990 {}} {258 0 0 0-6992 {}} {258 0 0 0-6994 {}} {258 0 0 0-6996 {}} {258 0 0 0-6998 {}} {258 0 0 0-7000 {}} {258 0 0 0-7001 {}} {258 0 0 0-7006 {}} {258 0 0 0-7007 {}} {258 0 0 0-7012 {}} {258 0 0 0-7013 {}} {258 0 0 0-7019 {}} {258 0 0 0-7021 {}} {258 0 0 0-7026 {}} {258 0 0 0-7027 {}} {258 0 0 0-7033 {}} {258 0 0 0-7035 {}} {258 0 0 0-7040 {}} {258 0 0 0-7041 {}} {258 0 0 0-7047 {}} {258 0 0 0-7048 {}} {258 0 0 0-7053 {}} {258 0 0 0-7054 {}} {258 0 0 0-7060 {}} {258 0 0 0-7061 {}} {258 0 0 0-7065 {}} {258 0 0 0-7066 {}} {258 0 0 0-7071 {}} {258 0 0 0-7073 {}} {258 0 0 0-7077 {}} {258 0 0 0-7078 {}} {258 0 0 0-7083 {}} {258 0 0 0-7085 {}} {258 0 0 0-7089 {}} {258 0 0 0-7090 {}} {258 0 0 0-7095 {}} {258 0 0 0-7096 {}}} CYCLES {}}
set a(0-6958) {AREA_SCORE {} NAME for:for:a:asn TYPE ASSIGN DELAY {0.00 ns} PAR 0-6883 XREFS 02c81ea0-983a-4c60-8851-0583a6dc08ce-90 LOC {0 0.9999999250374814 0 0.9999999250374814 0 0.9999999250374814 0 0.9999999250374814 6 0.9062967766116943} PREDS {} SUCCS {{259 0 0 0-6959 {}}} CYCLES {}}
set a(0-6959) {AREA_SCORE {} NAME for:for:a:drf(y) TYPE SELECT PAR 0-6883 XREFS 02c81ea0-983a-4c60-8851-0583a6dc08ce-91 LOC {0 0.9999999250374814 0 0.9999999250374814 0 0.9999999250374814 6 0.9062967766116943} PREDS {{259 0 0 0-6958 {}}} SUCCS {{146 0 0 0-6960 {}} {146 0 0 0-6961 {}} {146 0 0 0-6962 {}} {130 0 0 0-6963 {}} {146 0 0 0-6980 {}} {146 0 0 0-6981 {}} {146 0 0 0-6982 {}} {130 0 0 0-6983 {}}} CYCLES {}}
set a(0-6960) {AREA_SCORE {} NAME for:for:a:slc(for:for:a:for:for:a:for:for:a:conc#1.idiv(13:1))(1-0) TYPE READSLICE PAR 0-6883 XREFS 02c81ea0-983a-4c60-8851-0583a6dc08ce-92 LOC {1 0.5078709145427287 1 0.9062967766116943 1 0.9062967766116943 6 0.9062967766116943} PREDS {{146 0 0 0-6959 {}} {258 0 0 0-6957 {}}} SUCCS {{258 0 0 0-6962 {}}} CYCLES {}}
set a(0-6961) {AREA_SCORE {} NAME for:for:a:slc(operator&<34,true>#1:and.psp)(0) TYPE READSLICE PAR 0-6883 XREFS 02c81ea0-983a-4c60-8851-0583a6dc08ce-93 LOC {1 0.3054721889055472 1 0.4958769865067466 1 0.4958769865067466 6 0.9062967766116943} PREDS {{146 0 0 0-6959 {}} {258 0 0 0-6955 {}}} SUCCS {{259 0 0 0-6962 {}}} CYCLES {}}
set a(0-6962) {AREA_SCORE {} NAME for:for:a:conc#2 TYPE CONCATENATE PAR 0-6883 XREFS 02c81ea0-983a-4c60-8851-0583a6dc08ce-94 LOC {1 0.5078709145427287 1 0.9062967766116943 1 0.9062967766116943 6 0.9062967766116943} PREDS {{259 0 0 0-6961 {}} {258 0 0 0-6960 {}} {146 0 0 0-6959 {}}} SUCCS {{259 0 0 0-6963 {}}} CYCLES {}}
set a(0-6963) {AREA_SCORE {} NAME for:for:a:switch#1 TYPE SELECT PAR 0-6883 XREFS 02c81ea0-983a-4c60-8851-0583a6dc08ce-95 LOC {1 0.5078709145427287 1 0.9062967766116943 1 0.9062967766116943 6 0.9062967766116943} PREDS {{259 0 0 0-6962 {}} {130 0 0 0-6959 {}}} SUCCS {{146 0 0 0-6964 {}} {130 0 0 0-6965 {}} {146 0 0 0-6966 {}} {130 0 0 0-6967 {}} {146 0 0 0-6968 {}} {130 0 0 0-6969 {}} {146 0 0 0-6970 {}} {130 0 0 0-6971 {}} {146 0 0 0-6972 {}} {130 0 0 0-6973 {}} {146 0 0 0-6974 {}} {130 0 0 0-6975 {}} {146 0 0 0-6976 {}} {130 0 0 0-6977 {}} {146 0 0 0-6978 {}} {130 0 0 0-6979 {}}} CYCLES {}}
set a(0-6964) {AREA_SCORE {} NAME for:for:a:for:for:a:slc(for:for:a:acc.psp)(12-2)#2 TYPE READSLICE PAR 0-6883 XREFS 02c81ea0-983a-4c60-8851-0583a6dc08ce-96 LOC {1 0.5078709145427287 6 0.0 6 0.0 6 0.9062967766116943} PREDS {{146 0 0 0-6963 {}} {258 0 0 0-6957 {}}} SUCCS {{259 0 0 0-6965 {}}} CYCLES {}}
set a(0-6965) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(14,11,32,2048,2048,32,1) QUANTITY 1 NAME for:for:a:read_mem(xt:rsc(0)(0).@) TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-6883 XREFS 02c81ea0-983a-4c60-8851-0583a6dc08ce-97 LOC {4 1.0 6 0.9250374812593704 6 1.0 7 0.4497749250374814 7 0.4497749250374814} PREDS {{259 0 0 0-6964 {}} {130 0 0 0-6963 {}} {132 0 0 0-7387 {}} {592 -2 0 0-7359 {}} {592 -2 0 0-7357 {}} {592 -2 0 0-7355 {}} {592 -2 0 0-7353 {}} {592 -2 0 0-7351 {}} {592 -2 0 0-7349 {}} {592 -2 0 0-7347 {}} {262 0 0 0-7345 {}} {592 -2 0 0-7345 {}} {592 -2 0 0-7289 {}} {592 -2 0 0-7287 {}} {592 -2 0 0-7285 {}} {592 -2 0 0-7283 {}} {592 -2 0 0-7281 {}} {592 -2 0 0-7279 {}} {592 -2 0 0-7277 {}} {262 0 0 0-7275 {}} {592 -2 0 0-7275 {}} {592 -2 0 0-7124 {}} {592 -2 0 0-7122 {}} {592 -2 0 0-7120 {}} {592 -2 0 0-7118 {}} {592 -2 0 0-7116 {}} {592 -2 0 0-7114 {}} {592 -2 0 0-7112 {}} {592 -2 0 0-7110 {}} {592 -2 0 0-6979 {}} {592 -2 0 0-6977 {}} {592 -2 0 0-6975 {}} {592 -2 0 0-6973 {}} {592 -2 0 0-6971 {}} {592 -2 0 0-6969 {}} {592 -2 0 0-6967 {}}} SUCCS {{592 -2 0 0-6967 {}} {592 -2 0 0-6969 {}} {592 -2 0 0-6971 {}} {592 -2 0 0-6973 {}} {592 -2 0 0-6975 {}} {592 -2 0 0-6977 {}} {592 -2 0 0-6979 {}} {258 0 0 0-7100 {}} {592 -2 0 0-7110 {}} {592 -2 0 0-7112 {}} {592 -2 0 0-7114 {}} {592 -2 0 0-7116 {}} {592 -2 0 0-7118 {}} {592 -2 0 0-7120 {}} {592 -2 0 0-7122 {}} {592 -2 0 0-7124 {}} {256 0 0 0-7275 {}} {80 -2 0 0-7275 {}} {592 -2 0 0-7277 {}} {592 -2 0 0-7279 {}} {592 -2 0 0-7281 {}} {592 -2 0 0-7283 {}} {592 -2 0 0-7285 {}} {592 -2 0 0-7287 {}} {592 -2 0 0-7289 {}} {256 0 0 0-7345 {}} {80 -2 0 0-7345 {}} {80 -2 0 0-7347 {}} {80 -2 0 0-7349 {}} {80 -2 0 0-7351 {}} {80 -2 0 0-7353 {}} {80 -2 0 0-7355 {}} {80 -2 0 0-7357 {}} {80 -2 0 0-7359 {}}} CYCLES {}}
set a(0-6966) {AREA_SCORE {} NAME for:for:a:for:for:a:slc(for:for:a:acc.psp)(12-2)#3 TYPE READSLICE PAR 0-6883 XREFS 02c81ea0-983a-4c60-8851-0583a6dc08ce-98 LOC {1 0.5078709145427287 1 0.9062967766116943 1 0.9062967766116943 6 0.9062967766116943} PREDS {{146 0 0 0-6963 {}} {258 0 0 0-6957 {}}} SUCCS {{259 0 0 0-6967 {}}} CYCLES {}}
set a(0-6967) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(15,11,32,2048,2048,32,1) QUANTITY 1 NAME for:for:a:read_mem(xt:rsc(0)(1).@) TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-6883 XREFS 02c81ea0-983a-4c60-8851-0583a6dc08ce-99 LOC {1 1.0 1 0.9250374812593704 1 1.0 2 0.4497749250374814 7 0.4497749250374814} PREDS {{259 0 0 0-6966 {}} {592 -2 0 0-6965 {}} {130 0 0 0-6963 {}} {132 0 0 0-7387 {}} {592 -2 0 0-7359 {}} {592 -2 0 0-7357 {}} {592 -2 0 0-7355 {}} {592 -2 0 0-7353 {}} {592 -2 0 0-7351 {}} {592 -2 0 0-7349 {}} {592 -2 0 0-7347 {}} {592 -2 0 0-7345 {}} {592 -2 0 0-7289 {}} {592 -2 0 0-7287 {}} {592 -2 0 0-7285 {}} {592 -2 0 0-7283 {}} {592 -2 0 0-7281 {}} {592 -2 0 0-7279 {}} {592 -2 0 0-7277 {}} {592 -2 0 0-7275 {}} {592 -2 0 0-7124 {}} {592 -2 0 0-7122 {}} {592 -2 0 0-7120 {}} {592 -2 0 0-7118 {}} {592 -2 0 0-7116 {}} {592 -2 0 0-7114 {}} {592 -2 0 0-7112 {}} {592 -2 0 0-7110 {}} {592 -2 0 0-6979 {}} {592 -2 0 0-6977 {}} {592 -2 0 0-6975 {}} {592 -2 0 0-6973 {}} {592 -2 0 0-6971 {}} {592 -2 0 0-6969 {}}} SUCCS {{592 -2 0 0-6965 {}} {592 -2 0 0-6969 {}} {592 -2 0 0-6971 {}} {592 -2 0 0-6973 {}} {592 -2 0 0-6975 {}} {592 -2 0 0-6977 {}} {592 -2 0 0-6979 {}} {258 0 0 0-7100 {}} {592 -2 0 0-7110 {}} {592 -2 0 0-7112 {}} {592 -2 0 0-7114 {}} {592 -2 0 0-7116 {}} {592 -2 0 0-7118 {}} {592 -2 0 0-7120 {}} {592 -2 0 0-7122 {}} {592 -2 0 0-7124 {}} {80 -2 0 0-7275 {}} {256 0 0 0-7277 {}} {592 -2 0 0-7277 {}} {592 -2 0 0-7279 {}} {592 -2 0 0-7281 {}} {592 -2 0 0-7283 {}} {592 -2 0 0-7285 {}} {592 -2 0 0-7287 {}} {592 -2 0 0-7289 {}} {80 -2 0 0-7345 {}} {256 0 0 0-7347 {}} {80 -2 0 0-7347 {}} {80 -2 0 0-7349 {}} {80 -2 0 0-7351 {}} {80 -2 0 0-7353 {}} {80 -2 0 0-7355 {}} {80 -2 0 0-7357 {}} {80 -2 0 0-7359 {}}} CYCLES {}}
set a(0-6968) {AREA_SCORE {} NAME for:for:a:for:for:a:slc(for:for:a:acc.psp)(12-2)#4 TYPE READSLICE PAR 0-6883 XREFS 02c81ea0-983a-4c60-8851-0583a6dc08ce-100 LOC {1 0.5078709145427287 1 0.9062967766116943 1 0.9062967766116943 6 0.9062967766116943} PREDS {{146 0 0 0-6963 {}} {258 0 0 0-6957 {}}} SUCCS {{259 0 0 0-6969 {}}} CYCLES {}}
set a(0-6969) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(16,11,32,2048,2048,32,1) QUANTITY 1 NAME for:for:a:read_mem(xt:rsc(0)(2).@) TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-6883 XREFS 02c81ea0-983a-4c60-8851-0583a6dc08ce-101 LOC {1 1.0 1 0.9250374812593704 1 1.0 2 0.4497749250374814 7 0.4497749250374814} PREDS {{259 0 0 0-6968 {}} {592 -2 0 0-6967 {}} {592 -2 0 0-6965 {}} {130 0 0 0-6963 {}} {132 0 0 0-7387 {}} {592 -2 0 0-7359 {}} {592 -2 0 0-7357 {}} {592 -2 0 0-7355 {}} {592 -2 0 0-7353 {}} {592 -2 0 0-7351 {}} {592 -2 0 0-7349 {}} {592 -2 0 0-7347 {}} {592 -2 0 0-7345 {}} {592 -2 0 0-7289 {}} {592 -2 0 0-7287 {}} {592 -2 0 0-7285 {}} {592 -2 0 0-7283 {}} {592 -2 0 0-7281 {}} {592 -2 0 0-7279 {}} {592 -2 0 0-7277 {}} {592 -2 0 0-7275 {}} {592 -2 0 0-7124 {}} {592 -2 0 0-7122 {}} {592 -2 0 0-7120 {}} {592 -2 0 0-7118 {}} {592 -2 0 0-7116 {}} {592 -2 0 0-7114 {}} {592 -2 0 0-7112 {}} {592 -2 0 0-7110 {}} {592 -2 0 0-6979 {}} {592 -2 0 0-6977 {}} {592 -2 0 0-6975 {}} {592 -2 0 0-6973 {}} {592 -2 0 0-6971 {}}} SUCCS {{592 -2 0 0-6965 {}} {592 -2 0 0-6967 {}} {592 -2 0 0-6971 {}} {592 -2 0 0-6973 {}} {592 -2 0 0-6975 {}} {592 -2 0 0-6977 {}} {592 -2 0 0-6979 {}} {258 0 0 0-7100 {}} {592 -2 0 0-7110 {}} {592 -2 0 0-7112 {}} {592 -2 0 0-7114 {}} {592 -2 0 0-7116 {}} {592 -2 0 0-7118 {}} {592 -2 0 0-7120 {}} {592 -2 0 0-7122 {}} {592 -2 0 0-7124 {}} {80 -2 0 0-7275 {}} {592 -2 0 0-7277 {}} {256 0 0 0-7279 {}} {592 -2 0 0-7279 {}} {592 -2 0 0-7281 {}} {592 -2 0 0-7283 {}} {592 -2 0 0-7285 {}} {592 -2 0 0-7287 {}} {592 -2 0 0-7289 {}} {80 -2 0 0-7345 {}} {80 -2 0 0-7347 {}} {256 0 0 0-7349 {}} {80 -2 0 0-7349 {}} {80 -2 0 0-7351 {}} {80 -2 0 0-7353 {}} {80 -2 0 0-7355 {}} {80 -2 0 0-7357 {}} {80 -2 0 0-7359 {}}} CYCLES {}}
set a(0-6970) {AREA_SCORE {} NAME for:for:a:for:for:a:slc(for:for:a:acc.psp)(12-2)#5 TYPE READSLICE PAR 0-6883 XREFS 02c81ea0-983a-4c60-8851-0583a6dc08ce-102 LOC {1 0.5078709145427287 1 0.9062967766116943 1 0.9062967766116943 6 0.9062967766116943} PREDS {{146 0 0 0-6963 {}} {258 0 0 0-6957 {}}} SUCCS {{259 0 0 0-6971 {}}} CYCLES {}}
set a(0-6971) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(17,11,32,2048,2048,32,1) QUANTITY 1 NAME for:for:a:read_mem(xt:rsc(0)(3).@) TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-6883 XREFS 02c81ea0-983a-4c60-8851-0583a6dc08ce-103 LOC {1 1.0 1 0.9250374812593704 1 1.0 2 0.4497749250374814 7 0.4497749250374814} PREDS {{259 0 0 0-6970 {}} {592 -2 0 0-6969 {}} {592 -2 0 0-6967 {}} {592 -2 0 0-6965 {}} {130 0 0 0-6963 {}} {132 0 0 0-7387 {}} {592 -2 0 0-7359 {}} {592 -2 0 0-7357 {}} {592 -2 0 0-7355 {}} {592 -2 0 0-7353 {}} {592 -2 0 0-7351 {}} {592 -2 0 0-7349 {}} {592 -2 0 0-7347 {}} {592 -2 0 0-7345 {}} {592 -2 0 0-7289 {}} {592 -2 0 0-7287 {}} {592 -2 0 0-7285 {}} {592 -2 0 0-7283 {}} {592 -2 0 0-7281 {}} {592 -2 0 0-7279 {}} {592 -2 0 0-7277 {}} {592 -2 0 0-7275 {}} {592 -2 0 0-7124 {}} {592 -2 0 0-7122 {}} {592 -2 0 0-7120 {}} {592 -2 0 0-7118 {}} {592 -2 0 0-7116 {}} {592 -2 0 0-7114 {}} {592 -2 0 0-7112 {}} {592 -2 0 0-7110 {}} {592 -2 0 0-6979 {}} {592 -2 0 0-6977 {}} {592 -2 0 0-6975 {}} {592 -2 0 0-6973 {}}} SUCCS {{592 -2 0 0-6965 {}} {592 -2 0 0-6967 {}} {592 -2 0 0-6969 {}} {592 -2 0 0-6973 {}} {592 -2 0 0-6975 {}} {592 -2 0 0-6977 {}} {592 -2 0 0-6979 {}} {258 0 0 0-7100 {}} {592 -2 0 0-7110 {}} {592 -2 0 0-7112 {}} {592 -2 0 0-7114 {}} {592 -2 0 0-7116 {}} {592 -2 0 0-7118 {}} {592 -2 0 0-7120 {}} {592 -2 0 0-7122 {}} {592 -2 0 0-7124 {}} {80 -2 0 0-7275 {}} {592 -2 0 0-7277 {}} {592 -2 0 0-7279 {}} {256 0 0 0-7281 {}} {592 -2 0 0-7281 {}} {592 -2 0 0-7283 {}} {592 -2 0 0-7285 {}} {592 -2 0 0-7287 {}} {592 -2 0 0-7289 {}} {80 -2 0 0-7345 {}} {80 -2 0 0-7347 {}} {80 -2 0 0-7349 {}} {256 0 0 0-7351 {}} {80 -2 0 0-7351 {}} {80 -2 0 0-7353 {}} {80 -2 0 0-7355 {}} {80 -2 0 0-7357 {}} {80 -2 0 0-7359 {}}} CYCLES {}}
set a(0-6972) {AREA_SCORE {} NAME for:for:a:for:for:a:slc(for:for:a:acc.psp)(12-2)#6 TYPE READSLICE PAR 0-6883 XREFS 02c81ea0-983a-4c60-8851-0583a6dc08ce-104 LOC {1 0.5078709145427287 1 0.9062967766116943 1 0.9062967766116943 6 0.9062967766116943} PREDS {{146 0 0 0-6963 {}} {258 0 0 0-6957 {}}} SUCCS {{259 0 0 0-6973 {}}} CYCLES {}}
set a(0-6973) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(18,11,32,2048,2048,32,1) QUANTITY 1 NAME for:for:a:read_mem(xt:rsc(0)(4).@) TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-6883 XREFS 02c81ea0-983a-4c60-8851-0583a6dc08ce-105 LOC {1 1.0 1 0.9250374812593704 1 1.0 2 0.4497749250374814 7 0.4497749250374814} PREDS {{259 0 0 0-6972 {}} {592 -2 0 0-6971 {}} {592 -2 0 0-6969 {}} {592 -2 0 0-6967 {}} {592 -2 0 0-6965 {}} {130 0 0 0-6963 {}} {132 0 0 0-7387 {}} {592 -2 0 0-7359 {}} {592 -2 0 0-7357 {}} {592 -2 0 0-7355 {}} {592 -2 0 0-7353 {}} {592 -2 0 0-7351 {}} {592 -2 0 0-7349 {}} {592 -2 0 0-7347 {}} {592 -2 0 0-7345 {}} {592 -2 0 0-7289 {}} {592 -2 0 0-7287 {}} {592 -2 0 0-7285 {}} {592 -2 0 0-7283 {}} {592 -2 0 0-7281 {}} {592 -2 0 0-7279 {}} {592 -2 0 0-7277 {}} {592 -2 0 0-7275 {}} {592 -2 0 0-7124 {}} {592 -2 0 0-7122 {}} {592 -2 0 0-7120 {}} {592 -2 0 0-7118 {}} {592 -2 0 0-7116 {}} {592 -2 0 0-7114 {}} {592 -2 0 0-7112 {}} {592 -2 0 0-7110 {}} {592 -2 0 0-6979 {}} {592 -2 0 0-6977 {}} {592 -2 0 0-6975 {}}} SUCCS {{592 -2 0 0-6965 {}} {592 -2 0 0-6967 {}} {592 -2 0 0-6969 {}} {592 -2 0 0-6971 {}} {592 -2 0 0-6975 {}} {592 -2 0 0-6977 {}} {592 -2 0 0-6979 {}} {258 0 0 0-7100 {}} {592 -2 0 0-7110 {}} {592 -2 0 0-7112 {}} {592 -2 0 0-7114 {}} {592 -2 0 0-7116 {}} {592 -2 0 0-7118 {}} {592 -2 0 0-7120 {}} {592 -2 0 0-7122 {}} {592 -2 0 0-7124 {}} {80 -2 0 0-7275 {}} {592 -2 0 0-7277 {}} {592 -2 0 0-7279 {}} {592 -2 0 0-7281 {}} {256 0 0 0-7283 {}} {592 -2 0 0-7283 {}} {592 -2 0 0-7285 {}} {592 -2 0 0-7287 {}} {592 -2 0 0-7289 {}} {80 -2 0 0-7345 {}} {80 -2 0 0-7347 {}} {80 -2 0 0-7349 {}} {80 -2 0 0-7351 {}} {256 0 0 0-7353 {}} {80 -2 0 0-7353 {}} {80 -2 0 0-7355 {}} {80 -2 0 0-7357 {}} {80 -2 0 0-7359 {}}} CYCLES {}}
set a(0-6974) {AREA_SCORE {} NAME for:for:a:for:for:a:slc(for:for:a:acc.psp)(12-2)#7 TYPE READSLICE PAR 0-6883 XREFS 02c81ea0-983a-4c60-8851-0583a6dc08ce-106 LOC {1 0.5078709145427287 1 0.9062967766116943 1 0.9062967766116943 6 0.9062967766116943} PREDS {{146 0 0 0-6963 {}} {258 0 0 0-6957 {}}} SUCCS {{259 0 0 0-6975 {}}} CYCLES {}}
set a(0-6975) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(19,11,32,2048,2048,32,1) QUANTITY 1 NAME for:for:a:read_mem(xt:rsc(0)(5).@) TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-6883 XREFS 02c81ea0-983a-4c60-8851-0583a6dc08ce-107 LOC {1 1.0 1 0.9250374812593704 1 1.0 2 0.4497749250374814 7 0.4497749250374814} PREDS {{259 0 0 0-6974 {}} {592 -2 0 0-6973 {}} {592 -2 0 0-6971 {}} {592 -2 0 0-6969 {}} {592 -2 0 0-6967 {}} {592 -2 0 0-6965 {}} {130 0 0 0-6963 {}} {132 0 0 0-7387 {}} {592 -2 0 0-7359 {}} {592 -2 0 0-7357 {}} {592 -2 0 0-7355 {}} {592 -2 0 0-7353 {}} {592 -2 0 0-7351 {}} {592 -2 0 0-7349 {}} {592 -2 0 0-7347 {}} {592 -2 0 0-7345 {}} {592 -2 0 0-7289 {}} {592 -2 0 0-7287 {}} {592 -2 0 0-7285 {}} {592 -2 0 0-7283 {}} {592 -2 0 0-7281 {}} {592 -2 0 0-7279 {}} {592 -2 0 0-7277 {}} {592 -2 0 0-7275 {}} {592 -2 0 0-7124 {}} {592 -2 0 0-7122 {}} {592 -2 0 0-7120 {}} {592 -2 0 0-7118 {}} {592 -2 0 0-7116 {}} {592 -2 0 0-7114 {}} {592 -2 0 0-7112 {}} {592 -2 0 0-7110 {}} {592 -2 0 0-6979 {}} {592 -2 0 0-6977 {}}} SUCCS {{592 -2 0 0-6965 {}} {592 -2 0 0-6967 {}} {592 -2 0 0-6969 {}} {592 -2 0 0-6971 {}} {592 -2 0 0-6973 {}} {592 -2 0 0-6977 {}} {592 -2 0 0-6979 {}} {258 0 0 0-7100 {}} {592 -2 0 0-7110 {}} {592 -2 0 0-7112 {}} {592 -2 0 0-7114 {}} {592 -2 0 0-7116 {}} {592 -2 0 0-7118 {}} {592 -2 0 0-7120 {}} {592 -2 0 0-7122 {}} {592 -2 0 0-7124 {}} {80 -2 0 0-7275 {}} {592 -2 0 0-7277 {}} {592 -2 0 0-7279 {}} {592 -2 0 0-7281 {}} {592 -2 0 0-7283 {}} {256 0 0 0-7285 {}} {592 -2 0 0-7285 {}} {592 -2 0 0-7287 {}} {592 -2 0 0-7289 {}} {80 -2 0 0-7345 {}} {80 -2 0 0-7347 {}} {80 -2 0 0-7349 {}} {80 -2 0 0-7351 {}} {80 -2 0 0-7353 {}} {256 0 0 0-7355 {}} {80 -2 0 0-7355 {}} {80 -2 0 0-7357 {}} {80 -2 0 0-7359 {}}} CYCLES {}}
set a(0-6976) {AREA_SCORE {} NAME for:for:a:for:for:a:slc(for:for:a:acc.psp)(12-2)#8 TYPE READSLICE PAR 0-6883 XREFS 02c81ea0-983a-4c60-8851-0583a6dc08ce-108 LOC {1 0.5078709145427287 1 0.9062967766116943 1 0.9062967766116943 6 0.9062967766116943} PREDS {{146 0 0 0-6963 {}} {258 0 0 0-6957 {}}} SUCCS {{259 0 0 0-6977 {}}} CYCLES {}}
set a(0-6977) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(20,11,32,2048,2048,32,1) QUANTITY 1 NAME for:for:a:read_mem(xt:rsc(0)(6).@) TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-6883 XREFS 02c81ea0-983a-4c60-8851-0583a6dc08ce-109 LOC {1 1.0 1 0.9250374812593704 1 1.0 2 0.4497749250374814 7 0.4497749250374814} PREDS {{259 0 0 0-6976 {}} {592 -2 0 0-6975 {}} {592 -2 0 0-6973 {}} {592 -2 0 0-6971 {}} {592 -2 0 0-6969 {}} {592 -2 0 0-6967 {}} {592 -2 0 0-6965 {}} {130 0 0 0-6963 {}} {132 0 0 0-7387 {}} {592 -2 0 0-7359 {}} {592 -2 0 0-7357 {}} {592 -2 0 0-7355 {}} {592 -2 0 0-7353 {}} {592 -2 0 0-7351 {}} {592 -2 0 0-7349 {}} {592 -2 0 0-7347 {}} {592 -2 0 0-7345 {}} {592 -2 0 0-7289 {}} {592 -2 0 0-7287 {}} {592 -2 0 0-7285 {}} {592 -2 0 0-7283 {}} {592 -2 0 0-7281 {}} {592 -2 0 0-7279 {}} {592 -2 0 0-7277 {}} {592 -2 0 0-7275 {}} {592 -2 0 0-7124 {}} {592 -2 0 0-7122 {}} {592 -2 0 0-7120 {}} {592 -2 0 0-7118 {}} {592 -2 0 0-7116 {}} {592 -2 0 0-7114 {}} {592 -2 0 0-7112 {}} {592 -2 0 0-7110 {}} {592 -2 0 0-6979 {}}} SUCCS {{592 -2 0 0-6965 {}} {592 -2 0 0-6967 {}} {592 -2 0 0-6969 {}} {592 -2 0 0-6971 {}} {592 -2 0 0-6973 {}} {592 -2 0 0-6975 {}} {592 -2 0 0-6979 {}} {258 0 0 0-7100 {}} {592 -2 0 0-7110 {}} {592 -2 0 0-7112 {}} {592 -2 0 0-7114 {}} {592 -2 0 0-7116 {}} {592 -2 0 0-7118 {}} {592 -2 0 0-7120 {}} {592 -2 0 0-7122 {}} {592 -2 0 0-7124 {}} {80 -2 0 0-7275 {}} {592 -2 0 0-7277 {}} {592 -2 0 0-7279 {}} {592 -2 0 0-7281 {}} {592 -2 0 0-7283 {}} {592 -2 0 0-7285 {}} {256 0 0 0-7287 {}} {592 -2 0 0-7287 {}} {592 -2 0 0-7289 {}} {80 -2 0 0-7345 {}} {80 -2 0 0-7347 {}} {80 -2 0 0-7349 {}} {80 -2 0 0-7351 {}} {80 -2 0 0-7353 {}} {80 -2 0 0-7355 {}} {256 0 0 0-7357 {}} {80 -2 0 0-7357 {}} {80 -2 0 0-7359 {}}} CYCLES {}}
set a(0-6978) {AREA_SCORE {} NAME for:for:a:for:for:a:slc(for:for:a:acc.psp)(12-2) TYPE READSLICE PAR 0-6883 XREFS 02c81ea0-983a-4c60-8851-0583a6dc08ce-110 LOC {1 0.5078709145427287 1 0.9062967766116943 1 0.9062967766116943 6 0.9062967766116943} PREDS {{146 0 0 0-6963 {}} {258 0 0 0-6957 {}}} SUCCS {{259 0 0 0-6979 {}}} CYCLES {}}
set a(0-6979) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(21,11,32,2048,2048,32,1) QUANTITY 1 NAME for:for:a:read_mem(xt:rsc(0)(7).@) TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-6883 XREFS 02c81ea0-983a-4c60-8851-0583a6dc08ce-111 LOC {1 1.0 1 0.9250374812593704 1 1.0 2 0.4497749250374814 7 0.4497749250374814} PREDS {{259 0 0 0-6978 {}} {592 -2 0 0-6977 {}} {592 -2 0 0-6975 {}} {592 -2 0 0-6973 {}} {592 -2 0 0-6971 {}} {592 -2 0 0-6969 {}} {592 -2 0 0-6967 {}} {592 -2 0 0-6965 {}} {130 0 0 0-6963 {}} {132 0 0 0-7387 {}} {592 -2 0 0-7359 {}} {592 -2 0 0-7357 {}} {592 -2 0 0-7355 {}} {592 -2 0 0-7353 {}} {592 -2 0 0-7351 {}} {592 -2 0 0-7349 {}} {592 -2 0 0-7347 {}} {592 -2 0 0-7345 {}} {592 -2 0 0-7289 {}} {592 -2 0 0-7287 {}} {592 -2 0 0-7285 {}} {592 -2 0 0-7283 {}} {592 -2 0 0-7281 {}} {592 -2 0 0-7279 {}} {592 -2 0 0-7277 {}} {592 -2 0 0-7275 {}} {592 -2 0 0-7124 {}} {592 -2 0 0-7122 {}} {592 -2 0 0-7120 {}} {592 -2 0 0-7118 {}} {592 -2 0 0-7116 {}} {592 -2 0 0-7114 {}} {592 -2 0 0-7112 {}} {592 -2 0 0-7110 {}}} SUCCS {{592 -2 0 0-6965 {}} {592 -2 0 0-6967 {}} {592 -2 0 0-6969 {}} {592 -2 0 0-6971 {}} {592 -2 0 0-6973 {}} {592 -2 0 0-6975 {}} {592 -2 0 0-6977 {}} {258 0 0 0-7100 {}} {592 -2 0 0-7110 {}} {592 -2 0 0-7112 {}} {592 -2 0 0-7114 {}} {592 -2 0 0-7116 {}} {592 -2 0 0-7118 {}} {592 -2 0 0-7120 {}} {592 -2 0 0-7122 {}} {592 -2 0 0-7124 {}} {80 -2 0 0-7275 {}} {592 -2 0 0-7277 {}} {592 -2 0 0-7279 {}} {592 -2 0 0-7281 {}} {592 -2 0 0-7283 {}} {592 -2 0 0-7285 {}} {592 -2 0 0-7287 {}} {256 0 0 0-7289 {}} {592 -2 0 0-7289 {}} {80 -2 0 0-7345 {}} {80 -2 0 0-7347 {}} {80 -2 0 0-7349 {}} {80 -2 0 0-7351 {}} {80 -2 0 0-7353 {}} {80 -2 0 0-7355 {}} {80 -2 0 0-7357 {}} {256 0 0 0-7359 {}} {80 -2 0 0-7359 {}}} CYCLES {}}
set a(0-6980) {AREA_SCORE {} NAME for:for:a:slc(for:for:a:for:for:a:for:for:a:conc.idiv(13:1))(1-0) TYPE READSLICE PAR 0-6883 XREFS 02c81ea0-983a-4c60-8851-0583a6dc08ce-112 LOC {1 0.5078709145427287 1 0.9062967766116943 1 0.9062967766116943 6 0.9062967766116943} PREDS {{146 0 0 0-6959 {}} {258 0 0 0-6957 {}}} SUCCS {{258 0 0 0-6982 {}}} CYCLES {}}
set a(0-6981) {AREA_SCORE {} NAME for:for:a:slc(operator&<34,true>#1:and.psp)(0)#1 TYPE READSLICE PAR 0-6883 XREFS 02c81ea0-983a-4c60-8851-0583a6dc08ce-113 LOC {1 0.3054721889055472 1 0.4958769865067466 1 0.4958769865067466 6 0.9062967766116943} PREDS {{146 0 0 0-6959 {}} {258 0 0 0-6955 {}}} SUCCS {{259 0 0 0-6982 {}}} CYCLES {}}
set a(0-6982) {AREA_SCORE {} NAME for:for:a:conc#1 TYPE CONCATENATE PAR 0-6883 XREFS 02c81ea0-983a-4c60-8851-0583a6dc08ce-114 LOC {1 0.5078709145427287 1 0.9062967766116943 1 0.9062967766116943 6 0.9062967766116943} PREDS {{259 0 0 0-6981 {}} {258 0 0 0-6980 {}} {146 0 0 0-6959 {}}} SUCCS {{259 0 0 0-6983 {}}} CYCLES {}}
set a(0-6983) {AREA_SCORE {} NAME for:for:a:switch TYPE SELECT PAR 0-6883 XREFS 02c81ea0-983a-4c60-8851-0583a6dc08ce-115 LOC {1 0.5078709145427287 1 0.9062967766116943 1 0.9062967766116943 6 0.9062967766116943} PREDS {{259 0 0 0-6982 {}} {130 0 0 0-6959 {}}} SUCCS {{146 0 0 0-6984 {}} {130 0 0 0-6985 {}} {146 0 0 0-6986 {}} {130 0 0 0-6987 {}} {146 0 0 0-6988 {}} {130 0 0 0-6989 {}} {146 0 0 0-6990 {}} {130 0 0 0-6991 {}} {146 0 0 0-6992 {}} {130 0 0 0-6993 {}} {146 0 0 0-6994 {}} {130 0 0 0-6995 {}} {146 0 0 0-6996 {}} {130 0 0 0-6997 {}} {146 0 0 0-6998 {}} {130 0 0 0-6999 {}}} CYCLES {}}
set a(0-6984) {AREA_SCORE {} NAME for:for:a:for:for:a:slc(for:for:a:acc.psp)(12-2)#9 TYPE READSLICE PAR 0-6883 XREFS 02c81ea0-983a-4c60-8851-0583a6dc08ce-116 LOC {1 0.5078709145427287 1 0.9062967766116943 1 0.9062967766116943 6 0.9062967766116943} PREDS {{146 0 0 0-6983 {}} {258 0 0 0-6957 {}}} SUCCS {{259 0 0 0-6985 {}}} CYCLES {}}
set a(0-6985) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport_en(6,11,32,2048,2048,32,1) QUANTITY 1 NAME for:for:a:read_mem(yt:rsc(0)(0).@) TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-6883 XREFS 02c81ea0-983a-4c60-8851-0583a6dc08ce-117 LOC {1 1.0 1 0.9250374812593704 1 1.0 2 0.4497749250374814 7 0.4497749250374814} PREDS {{259 0 0 0-6984 {}} {130 0 0 0-6983 {}} {132 0 0 0-7387 {}}} SUCCS {{258 0 0 0-7100 {}} {256 0 0 0-7293 {}} {256 0 0 0-7363 {}}} CYCLES {}}
set a(0-6986) {AREA_SCORE {} NAME for:for:a:for:for:a:slc(for:for:a:acc.psp)(12-2)#10 TYPE READSLICE PAR 0-6883 XREFS 02c81ea0-983a-4c60-8851-0583a6dc08ce-118 LOC {1 0.5078709145427287 1 0.9062967766116943 1 0.9062967766116943 6 0.9062967766116943} PREDS {{146 0 0 0-6983 {}} {258 0 0 0-6957 {}}} SUCCS {{259 0 0 0-6987 {}}} CYCLES {}}
set a(0-6987) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport_en(7,11,32,2048,2048,32,1) QUANTITY 1 NAME for:for:a:read_mem(yt:rsc(0)(1).@) TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-6883 XREFS 02c81ea0-983a-4c60-8851-0583a6dc08ce-119 LOC {1 1.0 1 0.9250374812593704 1 1.0 2 0.4497749250374814 7 0.4497749250374814} PREDS {{259 0 0 0-6986 {}} {130 0 0 0-6983 {}} {132 0 0 0-7387 {}}} SUCCS {{258 0 0 0-7100 {}} {256 0 0 0-7295 {}} {256 0 0 0-7365 {}}} CYCLES {}}
set a(0-6988) {AREA_SCORE {} NAME for:for:a:for:for:a:slc(for:for:a:acc.psp)(12-2)#11 TYPE READSLICE PAR 0-6883 XREFS 02c81ea0-983a-4c60-8851-0583a6dc08ce-120 LOC {1 0.5078709145427287 1 0.9062967766116943 1 0.9062967766116943 6 0.9062967766116943} PREDS {{146 0 0 0-6983 {}} {258 0 0 0-6957 {}}} SUCCS {{259 0 0 0-6989 {}}} CYCLES {}}
set a(0-6989) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport_en(8,11,32,2048,2048,32,1) QUANTITY 1 NAME for:for:a:read_mem(yt:rsc(0)(2).@) TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-6883 XREFS 02c81ea0-983a-4c60-8851-0583a6dc08ce-121 LOC {1 1.0 1 0.9250374812593704 1 1.0 2 0.4497749250374814 7 0.4497749250374814} PREDS {{259 0 0 0-6988 {}} {130 0 0 0-6983 {}} {132 0 0 0-7387 {}}} SUCCS {{258 0 0 0-7100 {}} {256 0 0 0-7297 {}} {256 0 0 0-7367 {}}} CYCLES {}}
set a(0-6990) {AREA_SCORE {} NAME for:for:a:for:for:a:slc(for:for:a:acc.psp)(12-2)#12 TYPE READSLICE PAR 0-6883 XREFS 02c81ea0-983a-4c60-8851-0583a6dc08ce-122 LOC {1 0.5078709145427287 1 0.9062967766116943 1 0.9062967766116943 6 0.9062967766116943} PREDS {{146 0 0 0-6983 {}} {258 0 0 0-6957 {}}} SUCCS {{259 0 0 0-6991 {}}} CYCLES {}}
set a(0-6991) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport_en(9,11,32,2048,2048,32,1) QUANTITY 1 NAME for:for:a:read_mem(yt:rsc(0)(3).@) TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-6883 XREFS 02c81ea0-983a-4c60-8851-0583a6dc08ce-123 LOC {1 1.0 1 0.9250374812593704 1 1.0 2 0.4497749250374814 7 0.4497749250374814} PREDS {{259 0 0 0-6990 {}} {130 0 0 0-6983 {}} {132 0 0 0-7387 {}}} SUCCS {{258 0 0 0-7100 {}} {256 0 0 0-7299 {}} {256 0 0 0-7369 {}}} CYCLES {}}
set a(0-6992) {AREA_SCORE {} NAME for:for:a:for:for:a:slc(for:for:a:acc.psp)(12-2)#13 TYPE READSLICE PAR 0-6883 XREFS 02c81ea0-983a-4c60-8851-0583a6dc08ce-124 LOC {1 0.5078709145427287 1 0.9062967766116943 1 0.9062967766116943 6 0.9062967766116943} PREDS {{146 0 0 0-6983 {}} {258 0 0 0-6957 {}}} SUCCS {{259 0 0 0-6993 {}}} CYCLES {}}
set a(0-6993) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport_en(10,11,32,2048,2048,32,1) QUANTITY 1 NAME for:for:a:read_mem(yt:rsc(0)(4).@) TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-6883 XREFS 02c81ea0-983a-4c60-8851-0583a6dc08ce-125 LOC {1 1.0 1 0.9250374812593704 1 1.0 2 0.4497749250374814 7 0.4497749250374814} PREDS {{259 0 0 0-6992 {}} {130 0 0 0-6983 {}} {132 0 0 0-7387 {}}} SUCCS {{258 0 0 0-7100 {}} {256 0 0 0-7301 {}} {256 0 0 0-7371 {}}} CYCLES {}}
set a(0-6994) {AREA_SCORE {} NAME for:for:a:for:for:a:slc(for:for:a:acc.psp)(12-2)#14 TYPE READSLICE PAR 0-6883 XREFS 02c81ea0-983a-4c60-8851-0583a6dc08ce-126 LOC {1 0.5078709145427287 1 0.9062967766116943 1 0.9062967766116943 6 0.9062967766116943} PREDS {{146 0 0 0-6983 {}} {258 0 0 0-6957 {}}} SUCCS {{259 0 0 0-6995 {}}} CYCLES {}}
set a(0-6995) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport_en(11,11,32,2048,2048,32,1) QUANTITY 1 NAME for:for:a:read_mem(yt:rsc(0)(5).@) TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-6883 XREFS 02c81ea0-983a-4c60-8851-0583a6dc08ce-127 LOC {1 1.0 1 0.9250374812593704 1 1.0 2 0.4497749250374814 7 0.4497749250374814} PREDS {{259 0 0 0-6994 {}} {130 0 0 0-6983 {}} {132 0 0 0-7387 {}}} SUCCS {{258 0 0 0-7100 {}} {256 0 0 0-7303 {}} {256 0 0 0-7373 {}}} CYCLES {}}
set a(0-6996) {AREA_SCORE {} NAME for:for:a:for:for:a:slc(for:for:a:acc.psp)(12-2)#15 TYPE READSLICE PAR 0-6883 XREFS 02c81ea0-983a-4c60-8851-0583a6dc08ce-128 LOC {1 0.5078709145427287 1 0.9062967766116943 1 0.9062967766116943 6 0.9062967766116943} PREDS {{146 0 0 0-6983 {}} {258 0 0 0-6957 {}}} SUCCS {{259 0 0 0-6997 {}}} CYCLES {}}
set a(0-6997) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport_en(12,11,32,2048,2048,32,1) QUANTITY 1 NAME for:for:a:read_mem(yt:rsc(0)(6).@) TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-6883 XREFS 02c81ea0-983a-4c60-8851-0583a6dc08ce-129 LOC {1 1.0 1 0.9250374812593704 1 1.0 2 0.4497749250374814 7 0.4497749250374814} PREDS {{259 0 0 0-6996 {}} {130 0 0 0-6983 {}} {132 0 0 0-7387 {}}} SUCCS {{258 0 0 0-7100 {}} {256 0 0 0-7305 {}} {256 0 0 0-7375 {}}} CYCLES {}}
set a(0-6998) {AREA_SCORE {} NAME for:for:a:for:for:a:slc(for:for:a:acc.psp)(12-2)#1 TYPE READSLICE PAR 0-6883 XREFS 02c81ea0-983a-4c60-8851-0583a6dc08ce-130 LOC {1 0.5078709145427287 1 0.9062967766116943 1 0.9062967766116943 6 0.9062967766116943} PREDS {{146 0 0 0-6983 {}} {258 0 0 0-6957 {}}} SUCCS {{259 0 0 0-6999 {}}} CYCLES {}}
set a(0-6999) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport_en(13,11,32,2048,2048,32,1) QUANTITY 1 NAME for:for:a:read_mem(yt:rsc(0)(7).@) TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-6883 XREFS 02c81ea0-983a-4c60-8851-0583a6dc08ce-131 LOC {1 1.0 1 0.9250374812593704 1 1.0 2 0.4497749250374814 7 0.4497749250374814} PREDS {{259 0 0 0-6998 {}} {130 0 0 0-6983 {}} {132 0 0 0-7387 {}}} SUCCS {{258 0 0 0-7100 {}} {256 0 0 0-7307 {}} {256 0 0 0-7377 {}}} CYCLES {}}
set a(0-7000) {AREA_SCORE {} NAME for:for:a:slc(for:for:a:for:for:a:for:for:a:conc#1.idiv(13:1))(1-0)#2 TYPE READSLICE PAR 0-6883 XREFS 02c81ea0-983a-4c60-8851-0583a6dc08ce-132 LOC {1 0.5078709145427287 1 0.9062967766116943 1 0.9062967766116943 7 0.71889047976012} PREDS {{258 0 0 0-6957 {}}} SUCCS {{258 0 0 0-7004 {}}} CYCLES {}}
set a(0-7001) {AREA_SCORE {} NAME for:for:a:slc(for:for:a:for:for:a:for:for:a:conc#1.idiv(13:1))(1-0)#3 TYPE READSLICE PAR 0-6883 XREFS 02c81ea0-983a-4c60-8851-0583a6dc08ce-133 LOC {1 0.5078709145427287 1 0.9062967766116943 1 0.9062967766116943 7 0.71889047976012} PREDS {{258 0 0 0-6957 {}}} SUCCS {{258 0 0 0-7004 {}}} CYCLES {}}
set a(0-7002) {AREA_SCORE {} NAME for:for:a:slc(operator&<34,true>#1:and.psp)(0)#4 TYPE READSLICE PAR 0-6883 XREFS 02c81ea0-983a-4c60-8851-0583a6dc08ce-134 LOC {1 0.3054721889055472 1 0.4958769865067466 1 0.4958769865067466 7 0.71889047976012} PREDS {{258 0 0 0-6955 {}}} SUCCS {{258 0 0 0-7004 {}}} CYCLES {}}
set a(0-7003) {AREA_SCORE {} NAME for:for:a:asn#2 TYPE ASSIGN DELAY {0.00 ns} PAR 0-6883 XREFS 02c81ea0-983a-4c60-8851-0583a6dc08ce-135 LOC {0 0.9999999250374814 1 0.9062967766116943 1 0.9062967766116943 1 0.9062967766116943 7 0.71889047976012} PREDS {} SUCCS {{259 0 0 0-7004 {}}} CYCLES {}}
set a(0-7004) {AREA_SCORE {} NAME for:for:a:for:for:a:nor TYPE NOR PAR 0-6883 XREFS 02c81ea0-983a-4c60-8851-0583a6dc08ce-136 LOC {1 0.5078709145427287 1 0.9062967766116943 1 0.9062967766116943 7 0.71889047976012} PREDS {{259 0 0 0-7003 {}} {258 0 0 0-7002 {}} {258 0 0 0-7001 {}} {258 0 0 0-7000 {}}} SUCCS {{258 0 0 0-7100 {}}} CYCLES {}}
set a(0-7005) {AREA_SCORE {} NAME for:for:a:slc(operator&<34,true>#1:and.psp)(0)#5 TYPE READSLICE PAR 0-6883 XREFS 02c81ea0-983a-4c60-8851-0583a6dc08ce-137 LOC {1 0.3054721889055472 1 0.4958769865067466 1 0.4958769865067466 7 0.71889047976012} PREDS {{258 0 0 0-6955 {}}} SUCCS {{258 0 0 0-7011 {}}} CYCLES {}}
set a(0-7006) {AREA_SCORE {} NAME for:for:a:slc(for:for:a:for:for:a:for:for:a:conc#1.idiv(13:1))(1-0)#6 TYPE READSLICE PAR 0-6883 XREFS 02c81ea0-983a-4c60-8851-0583a6dc08ce-138 LOC {1 0.5078709145427287 1 0.9062967766116943 1 0.9062967766116943 7 0.71889047976012} PREDS {{258 0 0 0-6957 {}}} SUCCS {{258 0 0 0-7008 {}}} CYCLES {}}
set a(0-7007) {AREA_SCORE {} NAME for:for:a:slc(for:for:a:for:for:a:for:for:a:conc#1.idiv(13:1))(1-0)#7 TYPE READSLICE PAR 0-6883 XREFS 02c81ea0-983a-4c60-8851-0583a6dc08ce-139 LOC {1 0.5078709145427287 1 0.9062967766116943 1 0.9062967766116943 7 0.71889047976012} PREDS {{258 0 0 0-6957 {}}} SUCCS {{259 0 0 0-7008 {}}} CYCLES {}}
set a(0-7008) {AREA_SCORE {} NAME for:for:a:nor TYPE NOR PAR 0-6883 XREFS 02c81ea0-983a-4c60-8851-0583a6dc08ce-140 LOC {1 0.5078709145427287 1 0.9062967766116943 1 0.9062967766116943 7 0.71889047976012} PREDS {{259 0 0 0-7007 {}} {258 0 0 0-7006 {}}} SUCCS {{258 0 0 0-7011 {}}} CYCLES {}}
set a(0-7009) {AREA_SCORE {} NAME y:asn TYPE ASSIGN DELAY {0.00 ns} PAR 0-6883 XREFS 02c81ea0-983a-4c60-8851-0583a6dc08ce-141 LOC {0 0.9999999250374814 1 0.9062967766116943 1 0.9062967766116943 1 0.9062967766116943 7 0.71889047976012} PREDS {} SUCCS {{259 0 0 0-7010 {}}} CYCLES {}}
set a(0-7010) {AREA_SCORE {} NAME y:not#4 TYPE NOT PAR 0-6883 XREFS 02c81ea0-983a-4c60-8851-0583a6dc08ce-142 LOC {1 0.0 1 0.9062967766116943 1 0.9062967766116943 7 0.71889047976012} PREDS {{259 0 0 0-7009 {}}} SUCCS {{259 0 0 0-7011 {}}} CYCLES {}}
set a(0-7011) {AREA_SCORE {} NAME for:for:a:for:for:a:and TYPE AND PAR 0-6883 XREFS 02c81ea0-983a-4c60-8851-0583a6dc08ce-143 LOC {1 0.5078709145427287 1 0.9062967766116943 1 0.9062967766116943 7 0.71889047976012} PREDS {{259 0 0 0-7010 {}} {258 0 0 0-7008 {}} {258 0 0 0-7005 {}}} SUCCS {{258 0 0 0-7100 {}}} CYCLES {}}
set a(0-7012) {AREA_SCORE {} NAME for:for:a:slc(for:for:a:for:for:a:for:for:a:conc#1.idiv(13:1))(1-0)#8 TYPE READSLICE PAR 0-6883 XREFS 02c81ea0-983a-4c60-8851-0583a6dc08ce-144 LOC {1 0.5078709145427287 1 0.9062967766116943 1 0.9062967766116943 7 0.71889047976012} PREDS {{258 0 0 0-6957 {}}} SUCCS {{258 0 0 0-7018 {}}} CYCLES {}}
set a(0-7013) {AREA_SCORE {} NAME for:for:a:slc(for:for:a:for:for:a:for:for:a:conc#1.idiv(13:1))(1-0)#9 TYPE READSLICE PAR 0-6883 XREFS 02c81ea0-983a-4c60-8851-0583a6dc08ce-145 LOC {1 0.5078709145427287 1 0.9062967766116943 1 0.9062967766116943 7 0.71889047976012} PREDS {{258 0 0 0-6957 {}}} SUCCS {{258 0 0 0-7015 {}}} CYCLES {}}
set a(0-7014) {AREA_SCORE {} NAME for:for:a:slc(operator&<34,true>#1:and.psp)(0)#10 TYPE READSLICE PAR 0-6883 XREFS 02c81ea0-983a-4c60-8851-0583a6dc08ce-146 LOC {1 0.3054721889055472 1 0.4958769865067466 1 0.4958769865067466 7 0.71889047976012} PREDS {{258 0 0 0-6955 {}}} SUCCS {{259 0 0 0-7015 {}}} CYCLES {}}
set a(0-7015) {AREA_SCORE {} NAME for:for:a:nor#1 TYPE NOR PAR 0-6883 XREFS 02c81ea0-983a-4c60-8851-0583a6dc08ce-147 LOC {1 0.5078709145427287 1 0.9062967766116943 1 0.9062967766116943 7 0.71889047976012} PREDS {{259 0 0 0-7014 {}} {258 0 0 0-7013 {}}} SUCCS {{258 0 0 0-7018 {}}} CYCLES {}}
set a(0-7016) {AREA_SCORE {} NAME y:asn#1 TYPE ASSIGN DELAY {0.00 ns} PAR 0-6883 XREFS 02c81ea0-983a-4c60-8851-0583a6dc08ce-148 LOC {0 0.9999999250374814 1 0.9062967766116943 1 0.9062967766116943 1 0.9062967766116943 7 0.71889047976012} PREDS {} SUCCS {{259 0 0 0-7017 {}}} CYCLES {}}
set a(0-7017) {AREA_SCORE {} NAME y:not#5 TYPE NOT PAR 0-6883 XREFS 02c81ea0-983a-4c60-8851-0583a6dc08ce-149 LOC {1 0.0 1 0.9062967766116943 1 0.9062967766116943 7 0.71889047976012} PREDS {{259 0 0 0-7016 {}}} SUCCS {{259 0 0 0-7018 {}}} CYCLES {}}
set a(0-7018) {AREA_SCORE {} NAME for:for:a:for:for:a:and#1 TYPE AND PAR 0-6883 XREFS 02c81ea0-983a-4c60-8851-0583a6dc08ce-150 LOC {1 0.5078709145427287 1 0.9062967766116943 1 0.9062967766116943 7 0.71889047976012} PREDS {{259 0 0 0-7017 {}} {258 0 0 0-7015 {}} {258 0 0 0-7012 {}}} SUCCS {{258 0 0 0-7100 {}}} CYCLES {}}
set a(0-7019) {AREA_SCORE {} NAME for:for:a:slc(for:for:a:for:for:a:for:for:a:conc#1.idiv(13:1))(1-0)#11 TYPE READSLICE PAR 0-6883 XREFS 02c81ea0-983a-4c60-8851-0583a6dc08ce-151 LOC {1 0.5078709145427287 1 0.9062967766116943 1 0.9062967766116943 7 0.71889047976012} PREDS {{258 0 0 0-6957 {}}} SUCCS {{258 0 0 0-7025 {}}} CYCLES {}}
set a(0-7020) {AREA_SCORE {} NAME for:for:a:slc(operator&<34,true>#1:and.psp)(0)#12 TYPE READSLICE PAR 0-6883 XREFS 02c81ea0-983a-4c60-8851-0583a6dc08ce-152 LOC {1 0.3054721889055472 1 0.4958769865067466 1 0.4958769865067466 7 0.71889047976012} PREDS {{258 0 0 0-6955 {}}} SUCCS {{258 0 0 0-7025 {}}} CYCLES {}}
set a(0-7021) {AREA_SCORE {} NAME for:for:a:slc(for:for:a:for:for:a:for:for:a:conc#1.idiv(13:1))(1-0)#13 TYPE READSLICE PAR 0-6883 XREFS 02c81ea0-983a-4c60-8851-0583a6dc08ce-153 LOC {1 0.5078709145427287 1 0.9062967766116943 1 0.9062967766116943 7 0.71889047976012} PREDS {{258 0 0 0-6957 {}}} SUCCS {{259 0 0 0-7022 {}}} CYCLES {}}
set a(0-7022) {AREA_SCORE {} NAME for:for:a:not TYPE NOT PAR 0-6883 XREFS 02c81ea0-983a-4c60-8851-0583a6dc08ce-154 LOC {1 0.5078709145427287 1 0.9062967766116943 1 0.9062967766116943 7 0.71889047976012} PREDS {{259 0 0 0-7021 {}}} SUCCS {{258 0 0 0-7025 {}}} CYCLES {}}
set a(0-7023) {AREA_SCORE {} NAME y:asn#2 TYPE ASSIGN DELAY {0.00 ns} PAR 0-6883 XREFS 02c81ea0-983a-4c60-8851-0583a6dc08ce-155 LOC {0 0.9999999250374814 1 0.9062967766116943 1 0.9062967766116943 1 0.9062967766116943 7 0.71889047976012} PREDS {} SUCCS {{259 0 0 0-7024 {}}} CYCLES {}}
set a(0-7024) {AREA_SCORE {} NAME y:not#6 TYPE NOT PAR 0-6883 XREFS 02c81ea0-983a-4c60-8851-0583a6dc08ce-156 LOC {1 0.0 1 0.9062967766116943 1 0.9062967766116943 7 0.71889047976012} PREDS {{259 0 0 0-7023 {}}} SUCCS {{259 0 0 0-7025 {}}} CYCLES {}}
set a(0-7025) {AREA_SCORE {} NAME for:for:a:for:for:a:and#2 TYPE AND PAR 0-6883 XREFS 02c81ea0-983a-4c60-8851-0583a6dc08ce-157 LOC {1 0.5078709145427287 1 0.9062967766116943 1 0.9062967766116943 7 0.71889047976012} PREDS {{259 0 0 0-7024 {}} {258 0 0 0-7022 {}} {258 0 0 0-7020 {}} {258 0 0 0-7019 {}}} SUCCS {{258 0 0 0-7100 {}}} CYCLES {}}
set a(0-7026) {AREA_SCORE {} NAME for:for:a:slc(for:for:a:for:for:a:for:for:a:conc#1.idiv(13:1))(1-0)#14 TYPE READSLICE PAR 0-6883 XREFS 02c81ea0-983a-4c60-8851-0583a6dc08ce-158 LOC {1 0.5078709145427287 1 0.9062967766116943 1 0.9062967766116943 7 0.71889047976012} PREDS {{258 0 0 0-6957 {}}} SUCCS {{258 0 0 0-7032 {}}} CYCLES {}}
set a(0-7027) {AREA_SCORE {} NAME for:for:a:slc(for:for:a:for:for:a:for:for:a:conc#1.idiv(13:1))(1-0)#15 TYPE READSLICE PAR 0-6883 XREFS 02c81ea0-983a-4c60-8851-0583a6dc08ce-159 LOC {1 0.5078709145427287 1 0.9062967766116943 1 0.9062967766116943 7 0.71889047976012} PREDS {{258 0 0 0-6957 {}}} SUCCS {{258 0 0 0-7029 {}}} CYCLES {}}
set a(0-7028) {AREA_SCORE {} NAME for:for:a:slc(operator&<34,true>#1:and.psp)(0)#16 TYPE READSLICE PAR 0-6883 XREFS 02c81ea0-983a-4c60-8851-0583a6dc08ce-160 LOC {1 0.3054721889055472 1 0.4958769865067466 1 0.4958769865067466 7 0.71889047976012} PREDS {{258 0 0 0-6955 {}}} SUCCS {{259 0 0 0-7029 {}}} CYCLES {}}
set a(0-7029) {AREA_SCORE {} NAME for:for:a:nor#2 TYPE NOR PAR 0-6883 XREFS 02c81ea0-983a-4c60-8851-0583a6dc08ce-161 LOC {1 0.5078709145427287 1 0.9062967766116943 1 0.9062967766116943 7 0.71889047976012} PREDS {{259 0 0 0-7028 {}} {258 0 0 0-7027 {}}} SUCCS {{258 0 0 0-7032 {}}} CYCLES {}}
set a(0-7030) {AREA_SCORE {} NAME y:asn#3 TYPE ASSIGN DELAY {0.00 ns} PAR 0-6883 XREFS 02c81ea0-983a-4c60-8851-0583a6dc08ce-162 LOC {0 0.9999999250374814 1 0.9062967766116943 1 0.9062967766116943 1 0.9062967766116943 7 0.71889047976012} PREDS {} SUCCS {{259 0 0 0-7031 {}}} CYCLES {}}
set a(0-7031) {AREA_SCORE {} NAME y:not#7 TYPE NOT PAR 0-6883 XREFS 02c81ea0-983a-4c60-8851-0583a6dc08ce-163 LOC {1 0.0 1 0.9062967766116943 1 0.9062967766116943 7 0.71889047976012} PREDS {{259 0 0 0-7030 {}}} SUCCS {{259 0 0 0-7032 {}}} CYCLES {}}
set a(0-7032) {AREA_SCORE {} NAME for:for:a:for:for:a:and#3 TYPE AND PAR 0-6883 XREFS 02c81ea0-983a-4c60-8851-0583a6dc08ce-164 LOC {1 0.5078709145427287 1 0.9062967766116943 1 0.9062967766116943 7 0.71889047976012} PREDS {{259 0 0 0-7031 {}} {258 0 0 0-7029 {}} {258 0 0 0-7026 {}}} SUCCS {{258 0 0 0-7100 {}}} CYCLES {}}
set a(0-7033) {AREA_SCORE {} NAME for:for:a:slc(for:for:a:for:for:a:for:for:a:conc#1.idiv(13:1))(1-0)#17 TYPE READSLICE PAR 0-6883 XREFS 02c81ea0-983a-4c60-8851-0583a6dc08ce-165 LOC {1 0.5078709145427287 1 0.9062967766116943 1 0.9062967766116943 7 0.71889047976012} PREDS {{258 0 0 0-6957 {}}} SUCCS {{258 0 0 0-7039 {}}} CYCLES {}}
set a(0-7034) {AREA_SCORE {} NAME for:for:a:slc(operator&<34,true>#1:and.psp)(0)#18 TYPE READSLICE PAR 0-6883 XREFS 02c81ea0-983a-4c60-8851-0583a6dc08ce-166 LOC {1 0.3054721889055472 1 0.4958769865067466 1 0.4958769865067466 7 0.71889047976012} PREDS {{258 0 0 0-6955 {}}} SUCCS {{258 0 0 0-7039 {}}} CYCLES {}}
set a(0-7035) {AREA_SCORE {} NAME for:for:a:slc(for:for:a:for:for:a:for:for:a:conc#1.idiv(13:1))(1-0)#19 TYPE READSLICE PAR 0-6883 XREFS 02c81ea0-983a-4c60-8851-0583a6dc08ce-167 LOC {1 0.5078709145427287 1 0.9062967766116943 1 0.9062967766116943 7 0.71889047976012} PREDS {{258 0 0 0-6957 {}}} SUCCS {{259 0 0 0-7036 {}}} CYCLES {}}
set a(0-7036) {AREA_SCORE {} NAME for:for:a:not#2 TYPE NOT PAR 0-6883 XREFS 02c81ea0-983a-4c60-8851-0583a6dc08ce-168 LOC {1 0.5078709145427287 1 0.9062967766116943 1 0.9062967766116943 7 0.71889047976012} PREDS {{259 0 0 0-7035 {}}} SUCCS {{258 0 0 0-7039 {}}} CYCLES {}}
set a(0-7037) {AREA_SCORE {} NAME y:asn#4 TYPE ASSIGN DELAY {0.00 ns} PAR 0-6883 XREFS 02c81ea0-983a-4c60-8851-0583a6dc08ce-169 LOC {0 0.9999999250374814 1 0.9062967766116943 1 0.9062967766116943 1 0.9062967766116943 7 0.71889047976012} PREDS {} SUCCS {{259 0 0 0-7038 {}}} CYCLES {}}
set a(0-7038) {AREA_SCORE {} NAME y:not#8 TYPE NOT PAR 0-6883 XREFS 02c81ea0-983a-4c60-8851-0583a6dc08ce-170 LOC {1 0.0 1 0.9062967766116943 1 0.9062967766116943 7 0.71889047976012} PREDS {{259 0 0 0-7037 {}}} SUCCS {{259 0 0 0-7039 {}}} CYCLES {}}
set a(0-7039) {AREA_SCORE {} NAME for:for:a:for:for:a:and#4 TYPE AND PAR 0-6883 XREFS 02c81ea0-983a-4c60-8851-0583a6dc08ce-171 LOC {1 0.5078709145427287 1 0.9062967766116943 1 0.9062967766116943 7 0.71889047976012} PREDS {{259 0 0 0-7038 {}} {258 0 0 0-7036 {}} {258 0 0 0-7034 {}} {258 0 0 0-7033 {}}} SUCCS {{258 0 0 0-7100 {}}} CYCLES {}}
set a(0-7040) {AREA_SCORE {} NAME for:for:a:slc(for:for:a:for:for:a:for:for:a:conc#1.idiv(13:1))(1-0)#20 TYPE READSLICE PAR 0-6883 XREFS 02c81ea0-983a-4c60-8851-0583a6dc08ce-172 LOC {1 0.5078709145427287 1 0.9062967766116943 1 0.9062967766116943 7 0.71889047976012} PREDS {{258 0 0 0-6957 {}}} SUCCS {{258 0 0 0-7046 {}}} CYCLES {}}
set a(0-7041) {AREA_SCORE {} NAME for:for:a:slc(for:for:a:for:for:a:for:for:a:conc#1.idiv(13:1))(1-0)#21 TYPE READSLICE PAR 0-6883 XREFS 02c81ea0-983a-4c60-8851-0583a6dc08ce-173 LOC {1 0.5078709145427287 1 0.9062967766116943 1 0.9062967766116943 7 0.71889047976012} PREDS {{258 0 0 0-6957 {}}} SUCCS {{258 0 0 0-7046 {}}} CYCLES {}}
set a(0-7042) {AREA_SCORE {} NAME for:for:a:slc(operator&<34,true>#1:and.psp)(0)#22 TYPE READSLICE PAR 0-6883 XREFS 02c81ea0-983a-4c60-8851-0583a6dc08ce-174 LOC {1 0.3054721889055472 1 0.4958769865067466 1 0.4958769865067466 7 0.71889047976012} PREDS {{258 0 0 0-6955 {}}} SUCCS {{259 0 0 0-7043 {}}} CYCLES {}}
set a(0-7043) {AREA_SCORE {} NAME for:for:a:not#3 TYPE NOT PAR 0-6883 XREFS 02c81ea0-983a-4c60-8851-0583a6dc08ce-175 LOC {1 0.3054721889055472 1 0.9062967766116943 1 0.9062967766116943 7 0.71889047976012} PREDS {{259 0 0 0-7042 {}}} SUCCS {{258 0 0 0-7046 {}}} CYCLES {}}
set a(0-7044) {AREA_SCORE {} NAME y:asn#5 TYPE ASSIGN DELAY {0.00 ns} PAR 0-6883 XREFS 02c81ea0-983a-4c60-8851-0583a6dc08ce-176 LOC {0 0.9999999250374814 1 0.9062967766116943 1 0.9062967766116943 1 0.9062967766116943 7 0.71889047976012} PREDS {} SUCCS {{259 0 0 0-7045 {}}} CYCLES {}}
set a(0-7045) {AREA_SCORE {} NAME y:not#9 TYPE NOT PAR 0-6883 XREFS 02c81ea0-983a-4c60-8851-0583a6dc08ce-177 LOC {1 0.0 1 0.9062967766116943 1 0.9062967766116943 7 0.71889047976012} PREDS {{259 0 0 0-7044 {}}} SUCCS {{259 0 0 0-7046 {}}} CYCLES {}}
set a(0-7046) {AREA_SCORE {} NAME for:for:a:for:for:a:and#5 TYPE AND PAR 0-6883 XREFS 02c81ea0-983a-4c60-8851-0583a6dc08ce-178 LOC {1 0.5078709145427287 1 0.9062967766116943 1 0.9062967766116943 7 0.71889047976012} PREDS {{259 0 0 0-7045 {}} {258 0 0 0-7043 {}} {258 0 0 0-7041 {}} {258 0 0 0-7040 {}}} SUCCS {{258 0 0 0-7100 {}}} CYCLES {}}
set a(0-7047) {AREA_SCORE {} NAME for:for:a:slc(for:for:a:for:for:a:for:for:a:conc#1.idiv(13:1))(1-0)#23 TYPE READSLICE PAR 0-6883 XREFS 02c81ea0-983a-4c60-8851-0583a6dc08ce-179 LOC {1 0.5078709145427287 1 0.9062967766116943 1 0.9062967766116943 7 0.71889047976012} PREDS {{258 0 0 0-6957 {}}} SUCCS {{258 0 0 0-7052 {}}} CYCLES {}}
set a(0-7048) {AREA_SCORE {} NAME for:for:a:slc(for:for:a:for:for:a:for:for:a:conc#1.idiv(13:1))(1-0)#24 TYPE READSLICE PAR 0-6883 XREFS 02c81ea0-983a-4c60-8851-0583a6dc08ce-180 LOC {1 0.5078709145427287 1 0.9062967766116943 1 0.9062967766116943 7 0.71889047976012} PREDS {{258 0 0 0-6957 {}}} SUCCS {{258 0 0 0-7052 {}}} CYCLES {}}
set a(0-7049) {AREA_SCORE {} NAME for:for:a:slc(operator&<34,true>#1:and.psp)(0)#25 TYPE READSLICE PAR 0-6883 XREFS 02c81ea0-983a-4c60-8851-0583a6dc08ce-181 LOC {1 0.3054721889055472 1 0.4958769865067466 1 0.4958769865067466 7 0.71889047976012} PREDS {{258 0 0 0-6955 {}}} SUCCS {{258 0 0 0-7052 {}}} CYCLES {}}
set a(0-7050) {AREA_SCORE {} NAME y:asn#6 TYPE ASSIGN DELAY {0.00 ns} PAR 0-6883 XREFS 02c81ea0-983a-4c60-8851-0583a6dc08ce-182 LOC {0 0.9999999250374814 1 0.9062967766116943 1 0.9062967766116943 1 0.9062967766116943 7 0.71889047976012} PREDS {} SUCCS {{259 0 0 0-7051 {}}} CYCLES {}}
set a(0-7051) {AREA_SCORE {} NAME y:not TYPE NOT PAR 0-6883 XREFS 02c81ea0-983a-4c60-8851-0583a6dc08ce-183 LOC {1 0.0 1 0.9062967766116943 1 0.9062967766116943 7 0.71889047976012} PREDS {{259 0 0 0-7050 {}}} SUCCS {{259 0 0 0-7052 {}}} CYCLES {}}
set a(0-7052) {AREA_SCORE {} NAME for:for:a:for:for:a:and#6 TYPE AND PAR 0-6883 XREFS 02c81ea0-983a-4c60-8851-0583a6dc08ce-184 LOC {1 0.5078709145427287 1 0.9062967766116943 1 0.9062967766116943 7 0.71889047976012} PREDS {{259 0 0 0-7051 {}} {258 0 0 0-7049 {}} {258 0 0 0-7048 {}} {258 0 0 0-7047 {}}} SUCCS {{258 0 0 0-7100 {}}} CYCLES {}}
set a(0-7053) {AREA_SCORE {} NAME for:for:a:slc(for:for:a:for:for:a:for:for:a:conc.idiv(13:1))(1-0)#2 TYPE READSLICE PAR 0-6883 XREFS 02c81ea0-983a-4c60-8851-0583a6dc08ce-185 LOC {1 0.5078709145427287 1 0.9062967766116943 1 0.9062967766116943 7 0.71889047976012} PREDS {{258 0 0 0-6957 {}}} SUCCS {{258 0 0 0-7056 {}}} CYCLES {}}
set a(0-7054) {AREA_SCORE {} NAME for:for:a:slc(for:for:a:for:for:a:for:for:a:conc.idiv(13:1))(1-0)#3 TYPE READSLICE PAR 0-6883 XREFS 02c81ea0-983a-4c60-8851-0583a6dc08ce-186 LOC {1 0.5078709145427287 1 0.9062967766116943 1 0.9062967766116943 7 0.71889047976012} PREDS {{258 0 0 0-6957 {}}} SUCCS {{258 0 0 0-7056 {}}} CYCLES {}}
set a(0-7055) {AREA_SCORE {} NAME for:for:a:slc(operator&<34,true>#1:and.psp)(0)#28 TYPE READSLICE PAR 0-6883 XREFS 02c81ea0-983a-4c60-8851-0583a6dc08ce-187 LOC {1 0.3054721889055472 1 0.4958769865067466 1 0.4958769865067466 7 0.71889047976012} PREDS {{258 0 0 0-6955 {}}} SUCCS {{259 0 0 0-7056 {}}} CYCLES {}}
set a(0-7056) {AREA_SCORE {} NAME for:for:a:for:for:a:nor#1 TYPE NOR PAR 0-6883 XREFS 02c81ea0-983a-4c60-8851-0583a6dc08ce-188 LOC {1 0.5078709145427287 1 0.9062967766116943 1 0.9062967766116943 7 0.71889047976012} PREDS {{259 0 0 0-7055 {}} {258 0 0 0-7054 {}} {258 0 0 0-7053 {}}} SUCCS {{258 0 0 0-7058 {}}} CYCLES {}}
set a(0-7057) {AREA_SCORE {} NAME for:for:a:asn#3 TYPE ASSIGN DELAY {0.00 ns} PAR 0-6883 XREFS 02c81ea0-983a-4c60-8851-0583a6dc08ce-189 LOC {0 0.9999999250374814 7 0.0 7 0.0 7 0.0 7 0.71889047976012} PREDS {} SUCCS {{259 0 0 0-7058 {}}} CYCLES {}}
set a(0-7058) {AREA_SCORE {} NAME for:for:a:and#1 TYPE AND PAR 0-6883 XREFS 02c81ea0-983a-4c60-8851-0583a6dc08ce-190 LOC {1 0.5078709145427287 7 0.0 7 0.0 7 0.71889047976012} PREDS {{259 0 0 0-7057 {}} {258 0 0 0-7056 {}}} SUCCS {{258 0 0 0-7100 {}}} CYCLES {}}
set a(0-7059) {AREA_SCORE {} NAME for:for:a:slc(operator&<34,true>#1:and.psp)(0)#29 TYPE READSLICE PAR 0-6883 XREFS 02c81ea0-983a-4c60-8851-0583a6dc08ce-191 LOC {1 0.3054721889055472 1 0.4958769865067466 1 0.4958769865067466 7 0.71889047976012} PREDS {{258 0 0 0-6955 {}}} SUCCS {{258 0 0 0-7064 {}}} CYCLES {}}
set a(0-7060) {AREA_SCORE {} NAME for:for:a:slc(for:for:a:for:for:a:for:for:a:conc.idiv(13:1))(1-0)#6 TYPE READSLICE PAR 0-6883 XREFS 02c81ea0-983a-4c60-8851-0583a6dc08ce-192 LOC {1 0.5078709145427287 1 0.9062967766116943 1 0.9062967766116943 7 0.71889047976012} PREDS {{258 0 0 0-6957 {}}} SUCCS {{258 0 0 0-7062 {}}} CYCLES {}}
set a(0-7061) {AREA_SCORE {} NAME for:for:a:slc(for:for:a:for:for:a:for:for:a:conc.idiv(13:1))(1-0)#7 TYPE READSLICE PAR 0-6883 XREFS 02c81ea0-983a-4c60-8851-0583a6dc08ce-193 LOC {1 0.5078709145427287 1 0.9062967766116943 1 0.9062967766116943 7 0.71889047976012} PREDS {{258 0 0 0-6957 {}}} SUCCS {{259 0 0 0-7062 {}}} CYCLES {}}
set a(0-7062) {AREA_SCORE {} NAME for:for:a:nor#3 TYPE NOR PAR 0-6883 XREFS 02c81ea0-983a-4c60-8851-0583a6dc08ce-194 LOC {1 0.5078709145427287 1 0.9062967766116943 1 0.9062967766116943 7 0.71889047976012} PREDS {{259 0 0 0-7061 {}} {258 0 0 0-7060 {}}} SUCCS {{258 0 0 0-7064 {}}} CYCLES {}}
set a(0-7063) {AREA_SCORE {} NAME for:for:a:asn#4 TYPE ASSIGN DELAY {0.00 ns} PAR 0-6883 XREFS 02c81ea0-983a-4c60-8851-0583a6dc08ce-195 LOC {0 0.9999999250374814 1 0.9062967766116943 1 0.9062967766116943 1 0.9062967766116943 7 0.71889047976012} PREDS {} SUCCS {{259 0 0 0-7064 {}}} CYCLES {}}
set a(0-7064) {AREA_SCORE {} NAME for:for:a:for:for:a:and#7 TYPE AND PAR 0-6883 XREFS 02c81ea0-983a-4c60-8851-0583a6dc08ce-196 LOC {1 0.5078709145427287 1 0.9062967766116943 1 0.9062967766116943 7 0.71889047976012} PREDS {{259 0 0 0-7063 {}} {258 0 0 0-7062 {}} {258 0 0 0-7059 {}}} SUCCS {{258 0 0 0-7100 {}}} CYCLES {}}
set a(0-7065) {AREA_SCORE {} NAME for:for:a:slc(for:for:a:for:for:a:for:for:a:conc.idiv(13:1))(1-0)#8 TYPE READSLICE PAR 0-6883 XREFS 02c81ea0-983a-4c60-8851-0583a6dc08ce-197 LOC {1 0.5078709145427287 1 0.9062967766116943 1 0.9062967766116943 7 0.71889047976012} PREDS {{258 0 0 0-6957 {}}} SUCCS {{258 0 0 0-7070 {}}} CYCLES {}}
set a(0-7066) {AREA_SCORE {} NAME for:for:a:slc(for:for:a:for:for:a:for:for:a:conc.idiv(13:1))(1-0)#9 TYPE READSLICE PAR 0-6883 XREFS 02c81ea0-983a-4c60-8851-0583a6dc08ce-198 LOC {1 0.5078709145427287 1 0.9062967766116943 1 0.9062967766116943 7 0.71889047976012} PREDS {{258 0 0 0-6957 {}}} SUCCS {{258 0 0 0-7068 {}}} CYCLES {}}
set a(0-7067) {AREA_SCORE {} NAME for:for:a:slc(operator&<34,true>#1:and.psp)(0)#34 TYPE READSLICE PAR 0-6883 XREFS 02c81ea0-983a-4c60-8851-0583a6dc08ce-199 LOC {1 0.3054721889055472 1 0.4958769865067466 1 0.4958769865067466 7 0.71889047976012} PREDS {{258 0 0 0-6955 {}}} SUCCS {{259 0 0 0-7068 {}}} CYCLES {}}
set a(0-7068) {AREA_SCORE {} NAME for:for:a:nor#4 TYPE NOR PAR 0-6883 XREFS 02c81ea0-983a-4c60-8851-0583a6dc08ce-200 LOC {1 0.5078709145427287 1 0.9062967766116943 1 0.9062967766116943 7 0.71889047976012} PREDS {{259 0 0 0-7067 {}} {258 0 0 0-7066 {}}} SUCCS {{258 0 0 0-7070 {}}} CYCLES {}}
set a(0-7069) {AREA_SCORE {} NAME for:for:a:asn#5 TYPE ASSIGN DELAY {0.00 ns} PAR 0-6883 XREFS 02c81ea0-983a-4c60-8851-0583a6dc08ce-201 LOC {0 0.9999999250374814 1 0.9062967766116943 1 0.9062967766116943 1 0.9062967766116943 7 0.71889047976012} PREDS {} SUCCS {{259 0 0 0-7070 {}}} CYCLES {}}
set a(0-7070) {AREA_SCORE {} NAME for:for:a:for:for:a:and#8 TYPE AND PAR 0-6883 XREFS 02c81ea0-983a-4c60-8851-0583a6dc08ce-202 LOC {1 0.5078709145427287 1 0.9062967766116943 1 0.9062967766116943 7 0.71889047976012} PREDS {{259 0 0 0-7069 {}} {258 0 0 0-7068 {}} {258 0 0 0-7065 {}}} SUCCS {{258 0 0 0-7100 {}}} CYCLES {}}
set a(0-7071) {AREA_SCORE {} NAME for:for:a:slc(for:for:a:for:for:a:for:for:a:conc.idiv(13:1))(1-0)#11 TYPE READSLICE PAR 0-6883 XREFS 02c81ea0-983a-4c60-8851-0583a6dc08ce-203 LOC {1 0.5078709145427287 1 0.9062967766116943 1 0.9062967766116943 7 0.71889047976012} PREDS {{258 0 0 0-6957 {}}} SUCCS {{258 0 0 0-7076 {}}} CYCLES {}}
set a(0-7072) {AREA_SCORE {} NAME for:for:a:slc(operator&<34,true>#1:and.psp)(0)#36 TYPE READSLICE PAR 0-6883 XREFS 02c81ea0-983a-4c60-8851-0583a6dc08ce-204 LOC {1 0.3054721889055472 1 0.4958769865067466 1 0.4958769865067466 7 0.71889047976012} PREDS {{258 0 0 0-6955 {}}} SUCCS {{258 0 0 0-7076 {}}} CYCLES {}}
set a(0-7073) {AREA_SCORE {} NAME for:for:a:slc(for:for:a:for:for:a:for:for:a:conc.idiv(13:1))(1-0)#13 TYPE READSLICE PAR 0-6883 XREFS 02c81ea0-983a-4c60-8851-0583a6dc08ce-205 LOC {1 0.5078709145427287 1 0.9062967766116943 1 0.9062967766116943 7 0.71889047976012} PREDS {{258 0 0 0-6957 {}}} SUCCS {{259 0 0 0-7074 {}}} CYCLES {}}
set a(0-7074) {AREA_SCORE {} NAME for:for:a:not#4 TYPE NOT PAR 0-6883 XREFS 02c81ea0-983a-4c60-8851-0583a6dc08ce-206 LOC {1 0.5078709145427287 1 0.9062967766116943 1 0.9062967766116943 7 0.71889047976012} PREDS {{259 0 0 0-7073 {}}} SUCCS {{258 0 0 0-7076 {}}} CYCLES {}}
set a(0-7075) {AREA_SCORE {} NAME for:for:a:asn#6 TYPE ASSIGN DELAY {0.00 ns} PAR 0-6883 XREFS 02c81ea0-983a-4c60-8851-0583a6dc08ce-207 LOC {0 0.9999999250374814 1 0.9062967766116943 1 0.9062967766116943 1 0.9062967766116943 7 0.71889047976012} PREDS {} SUCCS {{259 0 0 0-7076 {}}} CYCLES {}}
set a(0-7076) {AREA_SCORE {} NAME for:for:a:for:for:a:and#9 TYPE AND PAR 0-6883 XREFS 02c81ea0-983a-4c60-8851-0583a6dc08ce-208 LOC {1 0.5078709145427287 1 0.9062967766116943 1 0.9062967766116943 7 0.71889047976012} PREDS {{259 0 0 0-7075 {}} {258 0 0 0-7074 {}} {258 0 0 0-7072 {}} {258 0 0 0-7071 {}}} SUCCS {{258 0 0 0-7100 {}}} CYCLES {}}
set a(0-7077) {AREA_SCORE {} NAME for:for:a:slc(for:for:a:for:for:a:for:for:a:conc.idiv(13:1))(1-0)#14 TYPE READSLICE PAR 0-6883 XREFS 02c81ea0-983a-4c60-8851-0583a6dc08ce-209 LOC {1 0.5078709145427287 1 0.9062967766116943 1 0.9062967766116943 7 0.71889047976012} PREDS {{258 0 0 0-6957 {}}} SUCCS {{258 0 0 0-7082 {}}} CYCLES {}}
set a(0-7078) {AREA_SCORE {} NAME for:for:a:slc(for:for:a:for:for:a:for:for:a:conc.idiv(13:1))(1-0)#15 TYPE READSLICE PAR 0-6883 XREFS 02c81ea0-983a-4c60-8851-0583a6dc08ce-210 LOC {1 0.5078709145427287 1 0.9062967766116943 1 0.9062967766116943 7 0.71889047976012} PREDS {{258 0 0 0-6957 {}}} SUCCS {{258 0 0 0-7080 {}}} CYCLES {}}
set a(0-7079) {AREA_SCORE {} NAME for:for:a:slc(operator&<34,true>#1:and.psp)(0)#40 TYPE READSLICE PAR 0-6883 XREFS 02c81ea0-983a-4c60-8851-0583a6dc08ce-211 LOC {1 0.3054721889055472 1 0.4958769865067466 1 0.4958769865067466 7 0.71889047976012} PREDS {{258 0 0 0-6955 {}}} SUCCS {{259 0 0 0-7080 {}}} CYCLES {}}
set a(0-7080) {AREA_SCORE {} NAME for:for:a:nor#5 TYPE NOR PAR 0-6883 XREFS 02c81ea0-983a-4c60-8851-0583a6dc08ce-212 LOC {1 0.5078709145427287 1 0.9062967766116943 1 0.9062967766116943 7 0.71889047976012} PREDS {{259 0 0 0-7079 {}} {258 0 0 0-7078 {}}} SUCCS {{258 0 0 0-7082 {}}} CYCLES {}}
set a(0-7081) {AREA_SCORE {} NAME for:for:a:asn#7 TYPE ASSIGN DELAY {0.00 ns} PAR 0-6883 XREFS 02c81ea0-983a-4c60-8851-0583a6dc08ce-213 LOC {0 0.9999999250374814 1 0.9062967766116943 1 0.9062967766116943 1 0.9062967766116943 7 0.71889047976012} PREDS {} SUCCS {{259 0 0 0-7082 {}}} CYCLES {}}
set a(0-7082) {AREA_SCORE {} NAME for:for:a:for:for:a:and#10 TYPE AND PAR 0-6883 XREFS 02c81ea0-983a-4c60-8851-0583a6dc08ce-214 LOC {1 0.5078709145427287 1 0.9062967766116943 1 0.9062967766116943 7 0.71889047976012} PREDS {{259 0 0 0-7081 {}} {258 0 0 0-7080 {}} {258 0 0 0-7077 {}}} SUCCS {{258 0 0 0-7100 {}}} CYCLES {}}
set a(0-7083) {AREA_SCORE {} NAME for:for:a:slc(for:for:a:for:for:a:for:for:a:conc.idiv(13:1))(1-0)#17 TYPE READSLICE PAR 0-6883 XREFS 02c81ea0-983a-4c60-8851-0583a6dc08ce-215 LOC {1 0.5078709145427287 1 0.9062967766116943 1 0.9062967766116943 7 0.71889047976012} PREDS {{258 0 0 0-6957 {}}} SUCCS {{258 0 0 0-7088 {}}} CYCLES {}}
set a(0-7084) {AREA_SCORE {} NAME for:for:a:slc(operator&<34,true>#1:and.psp)(0)#42 TYPE READSLICE PAR 0-6883 XREFS 02c81ea0-983a-4c60-8851-0583a6dc08ce-216 LOC {1 0.3054721889055472 1 0.4958769865067466 1 0.4958769865067466 7 0.71889047976012} PREDS {{258 0 0 0-6955 {}}} SUCCS {{258 0 0 0-7088 {}}} CYCLES {}}
set a(0-7085) {AREA_SCORE {} NAME for:for:a:slc(for:for:a:for:for:a:for:for:a:conc.idiv(13:1))(1-0)#19 TYPE READSLICE PAR 0-6883 XREFS 02c81ea0-983a-4c60-8851-0583a6dc08ce-217 LOC {1 0.5078709145427287 1 0.9062967766116943 1 0.9062967766116943 7 0.71889047976012} PREDS {{258 0 0 0-6957 {}}} SUCCS {{259 0 0 0-7086 {}}} CYCLES {}}
set a(0-7086) {AREA_SCORE {} NAME for:for:a:not#5 TYPE NOT PAR 0-6883 XREFS 02c81ea0-983a-4c60-8851-0583a6dc08ce-218 LOC {1 0.5078709145427287 1 0.9062967766116943 1 0.9062967766116943 7 0.71889047976012} PREDS {{259 0 0 0-7085 {}}} SUCCS {{258 0 0 0-7088 {}}} CYCLES {}}
set a(0-7087) {AREA_SCORE {} NAME for:for:a:asn#8 TYPE ASSIGN DELAY {0.00 ns} PAR 0-6883 XREFS 02c81ea0-983a-4c60-8851-0583a6dc08ce-219 LOC {0 0.9999999250374814 1 0.9062967766116943 1 0.9062967766116943 1 0.9062967766116943 7 0.71889047976012} PREDS {} SUCCS {{259 0 0 0-7088 {}}} CYCLES {}}
set a(0-7088) {AREA_SCORE {} NAME for:for:a:for:for:a:and#11 TYPE AND PAR 0-6883 XREFS 02c81ea0-983a-4c60-8851-0583a6dc08ce-220 LOC {1 0.5078709145427287 1 0.9062967766116943 1 0.9062967766116943 7 0.71889047976012} PREDS {{259 0 0 0-7087 {}} {258 0 0 0-7086 {}} {258 0 0 0-7084 {}} {258 0 0 0-7083 {}}} SUCCS {{258 0 0 0-7100 {}}} CYCLES {}}
set a(0-7089) {AREA_SCORE {} NAME for:for:a:slc(for:for:a:for:for:a:for:for:a:conc.idiv(13:1))(1-0)#20 TYPE READSLICE PAR 0-6883 XREFS 02c81ea0-983a-4c60-8851-0583a6dc08ce-221 LOC {1 0.5078709145427287 1 0.9062967766116943 1 0.9062967766116943 7 0.71889047976012} PREDS {{258 0 0 0-6957 {}}} SUCCS {{258 0 0 0-7094 {}}} CYCLES {}}
set a(0-7090) {AREA_SCORE {} NAME for:for:a:slc(for:for:a:for:for:a:for:for:a:conc.idiv(13:1))(1-0)#21 TYPE READSLICE PAR 0-6883 XREFS 02c81ea0-983a-4c60-8851-0583a6dc08ce-222 LOC {1 0.5078709145427287 1 0.9062967766116943 1 0.9062967766116943 7 0.71889047976012} PREDS {{258 0 0 0-6957 {}}} SUCCS {{258 0 0 0-7094 {}}} CYCLES {}}
set a(0-7091) {AREA_SCORE {} NAME for:for:a:slc(operator&<34,true>#1:and.psp)(0)#46 TYPE READSLICE PAR 0-6883 XREFS 02c81ea0-983a-4c60-8851-0583a6dc08ce-223 LOC {1 0.3054721889055472 1 0.4958769865067466 1 0.4958769865067466 7 0.71889047976012} PREDS {{258 0 0 0-6955 {}}} SUCCS {{259 0 0 0-7092 {}}} CYCLES {}}
set a(0-7092) {AREA_SCORE {} NAME for:for:a:not#6 TYPE NOT PAR 0-6883 XREFS 02c81ea0-983a-4c60-8851-0583a6dc08ce-224 LOC {1 0.3054721889055472 1 0.9062967766116943 1 0.9062967766116943 7 0.71889047976012} PREDS {{259 0 0 0-7091 {}}} SUCCS {{258 0 0 0-7094 {}}} CYCLES {}}
set a(0-7093) {AREA_SCORE {} NAME for:for:a:asn#9 TYPE ASSIGN DELAY {0.00 ns} PAR 0-6883 XREFS 02c81ea0-983a-4c60-8851-0583a6dc08ce-225 LOC {0 0.9999999250374814 1 0.9062967766116943 1 0.9062967766116943 1 0.9062967766116943 7 0.71889047976012} PREDS {} SUCCS {{259 0 0 0-7094 {}}} CYCLES {}}
set a(0-7094) {AREA_SCORE {} NAME for:for:a:for:for:a:and#12 TYPE AND PAR 0-6883 XREFS 02c81ea0-983a-4c60-8851-0583a6dc08ce-226 LOC {1 0.5078709145427287 1 0.9062967766116943 1 0.9062967766116943 7 0.71889047976012} PREDS {{259 0 0 0-7093 {}} {258 0 0 0-7092 {}} {258 0 0 0-7090 {}} {258 0 0 0-7089 {}}} SUCCS {{258 0 0 0-7100 {}}} CYCLES {}}
set a(0-7095) {AREA_SCORE {} NAME for:for:a:slc(for:for:a:for:for:a:for:for:a:conc.idiv(13:1))(1-0)#23 TYPE READSLICE PAR 0-6883 XREFS 02c81ea0-983a-4c60-8851-0583a6dc08ce-227 LOC {1 0.5078709145427287 1 0.9062967766116943 1 0.9062967766116943 7 0.71889047976012} PREDS {{258 0 0 0-6957 {}}} SUCCS {{258 0 0 0-7099 {}}} CYCLES {}}
set a(0-7096) {AREA_SCORE {} NAME for:for:a:slc(for:for:a:for:for:a:for:for:a:conc.idiv(13:1))(1-0)#24 TYPE READSLICE PAR 0-6883 XREFS 02c81ea0-983a-4c60-8851-0583a6dc08ce-228 LOC {1 0.5078709145427287 1 0.9062967766116943 1 0.9062967766116943 7 0.71889047976012} PREDS {{258 0 0 0-6957 {}}} SUCCS {{258 0 0 0-7099 {}}} CYCLES {}}
set a(0-7097) {AREA_SCORE {} NAME for:for:a:slc(operator&<34,true>#1:and.psp)(0)#49 TYPE READSLICE PAR 0-6883 XREFS 02c81ea0-983a-4c60-8851-0583a6dc08ce-229 LOC {1 0.3054721889055472 1 0.4958769865067466 1 0.4958769865067466 7 0.71889047976012} PREDS {{258 0 0 0-6955 {}}} SUCCS {{258 0 0 0-7099 {}}} CYCLES {}}
set a(0-7098) {AREA_SCORE {} NAME for:for:a:asn#10 TYPE ASSIGN DELAY {0.00 ns} PAR 0-6883 XREFS 02c81ea0-983a-4c60-8851-0583a6dc08ce-230 LOC {0 0.9999999250374814 1 0.9062967766116943 1 0.9062967766116943 1 0.9062967766116943 7 0.71889047976012} PREDS {} SUCCS {{259 0 0 0-7099 {}}} CYCLES {}}
set a(0-7099) {AREA_SCORE {} NAME for:for:a:for:for:a:and#13 TYPE AND PAR 0-6883 XREFS 02c81ea0-983a-4c60-8851-0583a6dc08ce-231 LOC {1 0.5078709145427287 1 0.9062967766116943 1 0.9062967766116943 7 0.71889047976012} PREDS {{259 0 0 0-7098 {}} {258 0 0 0-7097 {}} {258 0 0 0-7096 {}} {258 0 0 0-7095 {}}} SUCCS {{259 0 0 0-7100 {}}} CYCLES {}}
set a(0-7100) {AREA_SCORE 206.04 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_mux1hot(32,16) QUANTITY 2 NAME for:for:a:for:for:a:mux1h TYPE MUX1HOT DELAY {1.50 ns} PAR 0-6883 XREFS 02c81ea0-983a-4c60-8851-0583a6dc08ce-232 LOC {5 0.44977511244377816 7 0.4630808845577212 7 0.4630808845577212 7 0.7441901424287857 7 0.9999997376311844} PREDS {{259 0 0 0-7099 {}} {258 0 0 0-7094 {}} {258 0 0 0-7088 {}} {258 0 0 0-7082 {}} {258 0 0 0-7076 {}} {258 0 0 0-7070 {}} {258 0 0 0-7064 {}} {258 0 0 0-7058 {}} {258 0 0 0-7052 {}} {258 0 0 0-7046 {}} {258 0 0 0-7039 {}} {258 0 0 0-7032 {}} {258 0 0 0-7025 {}} {258 0 0 0-7018 {}} {258 0 0 0-7011 {}} {258 0 0 0-7004 {}} {258 0 0 0-6999 {}} {258 0 0 0-6997 {}} {258 0 0 0-6995 {}} {258 0 0 0-6993 {}} {258 0 0 0-6991 {}} {258 0 0 0-6989 {}} {258 0 0 0-6987 {}} {258 0 0 0-6985 {}} {258 0 0 0-6979 {}} {258 0 0 0-6977 {}} {258 0 0 0-6975 {}} {258 0 0 0-6973 {}} {258 0 0 0-6971 {}} {258 0 0 0-6969 {}} {258 0 0 0-6967 {}} {258 0 0 0-6965 {}} {258 0 0 0-6941 {}} {258 0 0 0-6940 {}} {258 0 0 0-6939 {}} {258 0 0 0-6938 {}} {258 0 0 0-6937 {}} {258 0 0 0-6936 {}} {258 0 0 0-6935 {}} {258 0 0 0-6934 {}} {258 0 0 0-6933 {}} {258 0 0 0-6932 {}} {258 0 0 0-6931 {}} {258 0 0 0-6930 {}} {258 0 0 0-6929 {}} {258 0 0 0-6928 {}} {258 0 0 0-6927 {}} {258 0 0 0-6926 {}}} SUCCS {{258 0 0 0-7261 {}} {258 0 0 0-7328 {}}} CYCLES {}}
set a(0-7101) {AREA_SCORE {} NAME for:for:b:asn TYPE ASSIGN DELAY {0.00 ns} PAR 0-6883 XREFS 02c81ea0-983a-4c60-8851-0583a6dc08ce-233 LOC {0 0.9999999250374814 1 0.4958769865067466 1 0.4958769865067466 1 0.4958769865067466 3 0.4958769865067466} PREDS {} SUCCS {{259 0 0 0-7102 {}}} CYCLES {}}
set a(0-7102) {AREA_SCORE 14.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(14,0,14,0,14) QUANTITY 3 NAME for:for:b:acc TYPE ACCU DELAY {1.09 ns} PAR 0-6883 XREFS 02c81ea0-983a-4c60-8851-0583a6dc08ce-234 LOC {1 0.3054721889055472 1 0.4958769865067466 1 0.4958769865067466 1 0.7010866941529236 3 0.7010866941529236} PREDS {{259 0 0 0-7101 {}} {258 0 0 0-6955 {}}} SUCCS {{258 0 0 0-7104 {}}} CYCLES {}}
set a(0-7103) {AREA_SCORE {} NAME for:for:b:conc#1 TYPE CONCATENATE PAR 0-6883 XREFS 02c81ea0-983a-4c60-8851-0583a6dc08ce-235 LOC {1 0.3054721889055472 1 0.7010868815592205 1 0.7010868815592205 3 0.7010868815592205} PREDS {{258 0 0 0-6948 {}}} SUCCS {{259 0 0 0-7104 {}}} CYCLES {}}
set a(0-7104) {AREA_SCORE 14.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(14,0,14,0,14) QUANTITY 3 NAME for:for:b:for:for:b:acc TYPE ACCU DELAY {1.09 ns} PAR 0-6883 XREFS 02c81ea0-983a-4c60-8851-0583a6dc08ce-236 LOC {1 0.5106820839580211 1 0.7010868815592205 1 0.7010868815592205 1 0.9062965892053975 3 0.9062965892053975} PREDS {{259 0 0 0-7103 {}} {258 0 0 0-7102 {}}} SUCCS {{258 0 0 0-7107 {}} {258 0 0 0-7109 {}} {258 0 0 0-7111 {}} {258 0 0 0-7113 {}} {258 0 0 0-7115 {}} {258 0 0 0-7117 {}} {258 0 0 0-7119 {}} {258 0 0 0-7121 {}} {258 0 0 0-7123 {}} {258 0 0 0-7125 {}} {258 0 0 0-7127 {}} {258 0 0 0-7129 {}} {258 0 0 0-7131 {}} {258 0 0 0-7133 {}} {258 0 0 0-7135 {}} {258 0 0 0-7137 {}} {258 0 0 0-7139 {}} {258 0 0 0-7141 {}} {258 0 0 0-7143 {}} {258 0 0 0-7144 {}} {258 0 0 0-7145 {}} {258 0 0 0-7148 {}} {258 0 0 0-7149 {}} {258 0 0 0-7150 {}} {258 0 0 0-7155 {}} {258 0 0 0-7156 {}} {258 0 0 0-7157 {}} {258 0 0 0-7162 {}} {258 0 0 0-7163 {}} {258 0 0 0-7164 {}} {258 0 0 0-7169 {}} {258 0 0 0-7170 {}} {258 0 0 0-7171 {}} {258 0 0 0-7176 {}} {258 0 0 0-7177 {}} {258 0 0 0-7178 {}} {258 0 0 0-7183 {}} {258 0 0 0-7184 {}} {258 0 0 0-7185 {}} {258 0 0 0-7190 {}} {258 0 0 0-7191 {}} {258 0 0 0-7192 {}} {258 0 0 0-7196 {}} {258 0 0 0-7197 {}} {258 0 0 0-7198 {}} {258 0 0 0-7202 {}} {258 0 0 0-7203 {}} {258 0 0 0-7204 {}} {258 0 0 0-7208 {}} {258 0 0 0-7209 {}} {258 0 0 0-7210 {}} {258 0 0 0-7214 {}} {258 0 0 0-7215 {}} {258 0 0 0-7216 {}} {258 0 0 0-7220 {}} {258 0 0 0-7221 {}} {258 0 0 0-7222 {}} {258 0 0 0-7226 {}} {258 0 0 0-7227 {}} {258 0 0 0-7228 {}} {258 0 0 0-7232 {}} {258 0 0 0-7233 {}} {258 0 0 0-7234 {}} {258 0 0 0-7238 {}} {258 0 0 0-7239 {}} {258 0 0 0-7240 {}}} CYCLES {}}
set a(0-7105) {AREA_SCORE {} NAME for:for:b:asn#2 TYPE ASSIGN DELAY {0.00 ns} PAR 0-6883 XREFS 02c81ea0-983a-4c60-8851-0583a6dc08ce-237 LOC {0 0.9999999250374814 0 0.9999999250374814 0 0.9999999250374814 0 0.9999999250374814 3 0.9062967766116943} PREDS {} SUCCS {{259 0 0 0-7106 {}}} CYCLES {}}
set a(0-7106) {AREA_SCORE {} NAME mult:drf(y) TYPE SELECT PAR 0-6883 XREFS 02c81ea0-983a-4c60-8851-0583a6dc08ce-238 LOC {0 0.9999999250374814 0 0.9999999250374814 0 0.9999999250374814 3 0.9062967766116943} PREDS {{259 0 0 0-7105 {}}} SUCCS {{146 0 0 0-7107 {}} {130 0 0 0-7108 {}} {146 0 0 0-7125 {}} {130 0 0 0-7126 {}}} CYCLES {}}
set a(0-7107) {AREA_SCORE {} NAME for:for:b:slc(for:for:b:acc.tdx(13:0))(2-0)#1 TYPE READSLICE PAR 0-6883 XREFS 02c81ea0-983a-4c60-8851-0583a6dc08ce-239 LOC {1 0.7158919790104947 1 0.9062967766116943 1 0.9062967766116943 3 0.9062967766116943} PREDS {{146 0 0 0-7106 {}} {258 0 0 0-7104 {}}} SUCCS {{259 0 0 0-7108 {}}} CYCLES {}}
set a(0-7108) {AREA_SCORE {} NAME for:for:b:switch#1 TYPE SELECT PAR 0-6883 XREFS 02c81ea0-983a-4c60-8851-0583a6dc08ce-240 LOC {1 0.7158919790104947 1 0.9062967766116943 1 0.9062967766116943 3 0.9062967766116943} PREDS {{259 0 0 0-7107 {}} {130 0 0 0-7106 {}}} SUCCS {{146 0 0 0-7109 {}} {130 0 0 0-7110 {}} {146 0 0 0-7111 {}} {130 0 0 0-7112 {}} {146 0 0 0-7113 {}} {130 0 0 0-7114 {}} {146 0 0 0-7115 {}} {130 0 0 0-7116 {}} {146 0 0 0-7117 {}} {130 0 0 0-7118 {}} {146 0 0 0-7119 {}} {130 0 0 0-7120 {}} {146 0 0 0-7121 {}} {130 0 0 0-7122 {}} {146 0 0 0-7123 {}} {130 0 0 0-7124 {}}} CYCLES {}}
set a(0-7109) {AREA_SCORE {} NAME for:for:b:for:for:b:slc(for:for:b:acc.tdx(13:0))(13-3)#2 TYPE READSLICE PAR 0-6883 XREFS 02c81ea0-983a-4c60-8851-0583a6dc08ce-241 LOC {1 0.7158919790104947 1 0.9062967766116943 1 0.9062967766116943 3 0.9062967766116943} PREDS {{146 0 0 0-7108 {}} {258 0 0 0-7104 {}}} SUCCS {{259 0 0 0-7110 {}}} CYCLES {}}
set a(0-7110) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(14,11,32,2048,2048,32,1) QUANTITY 1 NAME for:for:b:read_mem(xt:rsc(0)(0).@) TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-6883 XREFS 02c81ea0-983a-4c60-8851-0583a6dc08ce-242 LOC {1 1.0 1 0.9250374812593704 1 1.0 2 0.4497749250374814 4 0.4497749250374814} PREDS {{259 0 0 0-7109 {}} {130 0 0 0-7108 {}} {592 -2 0 0-6979 {}} {592 -2 0 0-6977 {}} {592 -2 0 0-6975 {}} {592 -2 0 0-6973 {}} {592 -2 0 0-6971 {}} {592 -2 0 0-6969 {}} {592 -2 0 0-6967 {}} {592 -2 0 0-6965 {}} {132 0 0 0-7387 {}} {592 -2 0 0-7359 {}} {592 -2 0 0-7357 {}} {592 -2 0 0-7355 {}} {592 -2 0 0-7353 {}} {592 -2 0 0-7351 {}} {592 -2 0 0-7349 {}} {592 -2 0 0-7347 {}} {592 -2 0 0-7345 {}} {592 -2 0 0-7289 {}} {592 -2 0 0-7287 {}} {592 -2 0 0-7285 {}} {592 -2 0 0-7283 {}} {592 -2 0 0-7281 {}} {592 -2 0 0-7279 {}} {592 -2 0 0-7277 {}} {592 -2 0 0-7275 {}} {592 -2 0 0-7124 {}} {592 -2 0 0-7122 {}} {592 -2 0 0-7120 {}} {592 -2 0 0-7118 {}} {592 -2 0 0-7116 {}} {592 -2 0 0-7114 {}} {592 -2 0 0-7112 {}}} SUCCS {{592 -2 0 0-6965 {}} {592 -2 0 0-6967 {}} {592 -2 0 0-6969 {}} {592 -2 0 0-6971 {}} {592 -2 0 0-6973 {}} {592 -2 0 0-6975 {}} {592 -2 0 0-6977 {}} {592 -2 0 0-6979 {}} {592 -2 0 0-7112 {}} {592 -2 0 0-7114 {}} {592 -2 0 0-7116 {}} {592 -2 0 0-7118 {}} {592 -2 0 0-7120 {}} {592 -2 0 0-7122 {}} {592 -2 0 0-7124 {}} {258 0 0 0-7243 {}} {256 0 0 0-7275 {}} {80 -2 0 0-7275 {}} {592 -2 0 0-7277 {}} {592 -2 0 0-7279 {}} {592 -2 0 0-7281 {}} {592 -2 0 0-7283 {}} {592 -2 0 0-7285 {}} {592 -2 0 0-7287 {}} {592 -2 0 0-7289 {}} {256 0 0 0-7345 {}} {80 -2 0 0-7345 {}} {80 -2 0 0-7347 {}} {80 -2 0 0-7349 {}} {80 -2 0 0-7351 {}} {80 -2 0 0-7353 {}} {80 -2 0 0-7355 {}} {80 -2 0 0-7357 {}} {80 -2 0 0-7359 {}}} CYCLES {}}
set a(0-7111) {AREA_SCORE {} NAME for:for:b:for:for:b:slc(for:for:b:acc.tdx(13:0))(13-3)#3 TYPE READSLICE PAR 0-6883 XREFS 02c81ea0-983a-4c60-8851-0583a6dc08ce-243 LOC {1 0.7158919790104947 1 0.9062967766116943 1 0.9062967766116943 3 0.9062967766116943} PREDS {{146 0 0 0-7108 {}} {258 0 0 0-7104 {}}} SUCCS {{259 0 0 0-7112 {}}} CYCLES {}}
set a(0-7112) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(15,11,32,2048,2048,32,1) QUANTITY 1 NAME for:for:b:read_mem(xt:rsc(0)(1).@) TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-6883 XREFS 02c81ea0-983a-4c60-8851-0583a6dc08ce-244 LOC {1 1.0 1 0.9250374812593704 1 1.0 2 0.4497749250374814 4 0.4497749250374814} PREDS {{259 0 0 0-7111 {}} {592 -2 0 0-7110 {}} {130 0 0 0-7108 {}} {592 -2 0 0-6979 {}} {592 -2 0 0-6977 {}} {592 -2 0 0-6975 {}} {592 -2 0 0-6973 {}} {592 -2 0 0-6971 {}} {592 -2 0 0-6969 {}} {592 -2 0 0-6967 {}} {592 -2 0 0-6965 {}} {132 0 0 0-7387 {}} {592 -2 0 0-7359 {}} {592 -2 0 0-7357 {}} {592 -2 0 0-7355 {}} {592 -2 0 0-7353 {}} {592 -2 0 0-7351 {}} {592 -2 0 0-7349 {}} {592 -2 0 0-7347 {}} {592 -2 0 0-7345 {}} {592 -2 0 0-7289 {}} {592 -2 0 0-7287 {}} {592 -2 0 0-7285 {}} {592 -2 0 0-7283 {}} {592 -2 0 0-7281 {}} {592 -2 0 0-7279 {}} {592 -2 0 0-7277 {}} {592 -2 0 0-7275 {}} {592 -2 0 0-7124 {}} {592 -2 0 0-7122 {}} {592 -2 0 0-7120 {}} {592 -2 0 0-7118 {}} {592 -2 0 0-7116 {}} {592 -2 0 0-7114 {}}} SUCCS {{592 -2 0 0-6965 {}} {592 -2 0 0-6967 {}} {592 -2 0 0-6969 {}} {592 -2 0 0-6971 {}} {592 -2 0 0-6973 {}} {592 -2 0 0-6975 {}} {592 -2 0 0-6977 {}} {592 -2 0 0-6979 {}} {592 -2 0 0-7110 {}} {592 -2 0 0-7114 {}} {592 -2 0 0-7116 {}} {592 -2 0 0-7118 {}} {592 -2 0 0-7120 {}} {592 -2 0 0-7122 {}} {592 -2 0 0-7124 {}} {258 0 0 0-7243 {}} {80 -2 0 0-7275 {}} {256 0 0 0-7277 {}} {592 -2 0 0-7277 {}} {592 -2 0 0-7279 {}} {592 -2 0 0-7281 {}} {592 -2 0 0-7283 {}} {592 -2 0 0-7285 {}} {592 -2 0 0-7287 {}} {592 -2 0 0-7289 {}} {80 -2 0 0-7345 {}} {256 0 0 0-7347 {}} {80 -2 0 0-7347 {}} {80 -2 0 0-7349 {}} {80 -2 0 0-7351 {}} {80 -2 0 0-7353 {}} {80 -2 0 0-7355 {}} {80 -2 0 0-7357 {}} {80 -2 0 0-7359 {}}} CYCLES {}}
set a(0-7113) {AREA_SCORE {} NAME for:for:b:for:for:b:slc(for:for:b:acc.tdx(13:0))(13-3)#4 TYPE READSLICE PAR 0-6883 XREFS 02c81ea0-983a-4c60-8851-0583a6dc08ce-245 LOC {1 0.7158919790104947 1 0.9062967766116943 1 0.9062967766116943 3 0.9062967766116943} PREDS {{146 0 0 0-7108 {}} {258 0 0 0-7104 {}}} SUCCS {{259 0 0 0-7114 {}}} CYCLES {}}
set a(0-7114) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(16,11,32,2048,2048,32,1) QUANTITY 1 NAME for:for:b:read_mem(xt:rsc(0)(2).@) TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-6883 XREFS 02c81ea0-983a-4c60-8851-0583a6dc08ce-246 LOC {1 1.0 1 0.9250374812593704 1 1.0 2 0.4497749250374814 4 0.4497749250374814} PREDS {{259 0 0 0-7113 {}} {592 -2 0 0-7112 {}} {592 -2 0 0-7110 {}} {130 0 0 0-7108 {}} {592 -2 0 0-6979 {}} {592 -2 0 0-6977 {}} {592 -2 0 0-6975 {}} {592 -2 0 0-6973 {}} {592 -2 0 0-6971 {}} {592 -2 0 0-6969 {}} {592 -2 0 0-6967 {}} {592 -2 0 0-6965 {}} {132 0 0 0-7387 {}} {592 -2 0 0-7359 {}} {592 -2 0 0-7357 {}} {592 -2 0 0-7355 {}} {592 -2 0 0-7353 {}} {592 -2 0 0-7351 {}} {592 -2 0 0-7349 {}} {592 -2 0 0-7347 {}} {592 -2 0 0-7345 {}} {592 -2 0 0-7289 {}} {592 -2 0 0-7287 {}} {592 -2 0 0-7285 {}} {592 -2 0 0-7283 {}} {592 -2 0 0-7281 {}} {592 -2 0 0-7279 {}} {592 -2 0 0-7277 {}} {592 -2 0 0-7275 {}} {592 -2 0 0-7124 {}} {592 -2 0 0-7122 {}} {592 -2 0 0-7120 {}} {592 -2 0 0-7118 {}} {592 -2 0 0-7116 {}}} SUCCS {{592 -2 0 0-6965 {}} {592 -2 0 0-6967 {}} {592 -2 0 0-6969 {}} {592 -2 0 0-6971 {}} {592 -2 0 0-6973 {}} {592 -2 0 0-6975 {}} {592 -2 0 0-6977 {}} {592 -2 0 0-6979 {}} {592 -2 0 0-7110 {}} {592 -2 0 0-7112 {}} {592 -2 0 0-7116 {}} {592 -2 0 0-7118 {}} {592 -2 0 0-7120 {}} {592 -2 0 0-7122 {}} {592 -2 0 0-7124 {}} {258 0 0 0-7243 {}} {80 -2 0 0-7275 {}} {592 -2 0 0-7277 {}} {256 0 0 0-7279 {}} {592 -2 0 0-7279 {}} {592 -2 0 0-7281 {}} {592 -2 0 0-7283 {}} {592 -2 0 0-7285 {}} {592 -2 0 0-7287 {}} {592 -2 0 0-7289 {}} {80 -2 0 0-7345 {}} {80 -2 0 0-7347 {}} {256 0 0 0-7349 {}} {80 -2 0 0-7349 {}} {80 -2 0 0-7351 {}} {80 -2 0 0-7353 {}} {80 -2 0 0-7355 {}} {80 -2 0 0-7357 {}} {80 -2 0 0-7359 {}}} CYCLES {}}
set a(0-7115) {AREA_SCORE {} NAME for:for:b:for:for:b:slc(for:for:b:acc.tdx(13:0))(13-3)#5 TYPE READSLICE PAR 0-6883 XREFS 02c81ea0-983a-4c60-8851-0583a6dc08ce-247 LOC {1 0.7158919790104947 1 0.9062967766116943 1 0.9062967766116943 3 0.9062967766116943} PREDS {{146 0 0 0-7108 {}} {258 0 0 0-7104 {}}} SUCCS {{259 0 0 0-7116 {}}} CYCLES {}}
set a(0-7116) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(17,11,32,2048,2048,32,1) QUANTITY 1 NAME for:for:b:read_mem(xt:rsc(0)(3).@) TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-6883 XREFS 02c81ea0-983a-4c60-8851-0583a6dc08ce-248 LOC {1 1.0 1 0.9250374812593704 1 1.0 2 0.4497749250374814 4 0.4497749250374814} PREDS {{259 0 0 0-7115 {}} {592 -2 0 0-7114 {}} {592 -2 0 0-7112 {}} {592 -2 0 0-7110 {}} {130 0 0 0-7108 {}} {592 -2 0 0-6979 {}} {592 -2 0 0-6977 {}} {592 -2 0 0-6975 {}} {592 -2 0 0-6973 {}} {592 -2 0 0-6971 {}} {592 -2 0 0-6969 {}} {592 -2 0 0-6967 {}} {592 -2 0 0-6965 {}} {132 0 0 0-7387 {}} {592 -2 0 0-7359 {}} {592 -2 0 0-7357 {}} {592 -2 0 0-7355 {}} {592 -2 0 0-7353 {}} {592 -2 0 0-7351 {}} {592 -2 0 0-7349 {}} {592 -2 0 0-7347 {}} {592 -2 0 0-7345 {}} {592 -2 0 0-7289 {}} {592 -2 0 0-7287 {}} {592 -2 0 0-7285 {}} {592 -2 0 0-7283 {}} {592 -2 0 0-7281 {}} {592 -2 0 0-7279 {}} {592 -2 0 0-7277 {}} {592 -2 0 0-7275 {}} {592 -2 0 0-7124 {}} {592 -2 0 0-7122 {}} {592 -2 0 0-7120 {}} {592 -2 0 0-7118 {}}} SUCCS {{592 -2 0 0-6965 {}} {592 -2 0 0-6967 {}} {592 -2 0 0-6969 {}} {592 -2 0 0-6971 {}} {592 -2 0 0-6973 {}} {592 -2 0 0-6975 {}} {592 -2 0 0-6977 {}} {592 -2 0 0-6979 {}} {592 -2 0 0-7110 {}} {592 -2 0 0-7112 {}} {592 -2 0 0-7114 {}} {592 -2 0 0-7118 {}} {592 -2 0 0-7120 {}} {592 -2 0 0-7122 {}} {592 -2 0 0-7124 {}} {258 0 0 0-7243 {}} {80 -2 0 0-7275 {}} {592 -2 0 0-7277 {}} {592 -2 0 0-7279 {}} {256 0 0 0-7281 {}} {592 -2 0 0-7281 {}} {592 -2 0 0-7283 {}} {592 -2 0 0-7285 {}} {592 -2 0 0-7287 {}} {592 -2 0 0-7289 {}} {80 -2 0 0-7345 {}} {80 -2 0 0-7347 {}} {80 -2 0 0-7349 {}} {256 0 0 0-7351 {}} {80 -2 0 0-7351 {}} {80 -2 0 0-7353 {}} {80 -2 0 0-7355 {}} {80 -2 0 0-7357 {}} {80 -2 0 0-7359 {}}} CYCLES {}}
set a(0-7117) {AREA_SCORE {} NAME for:for:b:for:for:b:slc(for:for:b:acc.tdx(13:0))(13-3)#6 TYPE READSLICE PAR 0-6883 XREFS 02c81ea0-983a-4c60-8851-0583a6dc08ce-249 LOC {1 0.7158919790104947 1 0.9062967766116943 1 0.9062967766116943 3 0.9062967766116943} PREDS {{146 0 0 0-7108 {}} {258 0 0 0-7104 {}}} SUCCS {{259 0 0 0-7118 {}}} CYCLES {}}
set a(0-7118) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(18,11,32,2048,2048,32,1) QUANTITY 1 NAME for:for:b:read_mem(xt:rsc(0)(4).@) TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-6883 XREFS 02c81ea0-983a-4c60-8851-0583a6dc08ce-250 LOC {1 1.0 1 0.9250374812593704 1 1.0 2 0.4497749250374814 4 0.4497749250374814} PREDS {{259 0 0 0-7117 {}} {592 -2 0 0-7116 {}} {592 -2 0 0-7114 {}} {592 -2 0 0-7112 {}} {592 -2 0 0-7110 {}} {130 0 0 0-7108 {}} {592 -2 0 0-6979 {}} {592 -2 0 0-6977 {}} {592 -2 0 0-6975 {}} {592 -2 0 0-6973 {}} {592 -2 0 0-6971 {}} {592 -2 0 0-6969 {}} {592 -2 0 0-6967 {}} {592 -2 0 0-6965 {}} {132 0 0 0-7387 {}} {592 -2 0 0-7359 {}} {592 -2 0 0-7357 {}} {592 -2 0 0-7355 {}} {592 -2 0 0-7353 {}} {592 -2 0 0-7351 {}} {592 -2 0 0-7349 {}} {592 -2 0 0-7347 {}} {592 -2 0 0-7345 {}} {592 -2 0 0-7289 {}} {592 -2 0 0-7287 {}} {592 -2 0 0-7285 {}} {592 -2 0 0-7283 {}} {592 -2 0 0-7281 {}} {592 -2 0 0-7279 {}} {592 -2 0 0-7277 {}} {592 -2 0 0-7275 {}} {592 -2 0 0-7124 {}} {592 -2 0 0-7122 {}} {592 -2 0 0-7120 {}}} SUCCS {{592 -2 0 0-6965 {}} {592 -2 0 0-6967 {}} {592 -2 0 0-6969 {}} {592 -2 0 0-6971 {}} {592 -2 0 0-6973 {}} {592 -2 0 0-6975 {}} {592 -2 0 0-6977 {}} {592 -2 0 0-6979 {}} {592 -2 0 0-7110 {}} {592 -2 0 0-7112 {}} {592 -2 0 0-7114 {}} {592 -2 0 0-7116 {}} {592 -2 0 0-7120 {}} {592 -2 0 0-7122 {}} {592 -2 0 0-7124 {}} {258 0 0 0-7243 {}} {80 -2 0 0-7275 {}} {592 -2 0 0-7277 {}} {592 -2 0 0-7279 {}} {592 -2 0 0-7281 {}} {256 0 0 0-7283 {}} {592 -2 0 0-7283 {}} {592 -2 0 0-7285 {}} {592 -2 0 0-7287 {}} {592 -2 0 0-7289 {}} {80 -2 0 0-7345 {}} {80 -2 0 0-7347 {}} {80 -2 0 0-7349 {}} {80 -2 0 0-7351 {}} {256 0 0 0-7353 {}} {80 -2 0 0-7353 {}} {80 -2 0 0-7355 {}} {80 -2 0 0-7357 {}} {80 -2 0 0-7359 {}}} CYCLES {}}
set a(0-7119) {AREA_SCORE {} NAME for:for:b:for:for:b:slc(for:for:b:acc.tdx(13:0))(13-3)#7 TYPE READSLICE PAR 0-6883 XREFS 02c81ea0-983a-4c60-8851-0583a6dc08ce-251 LOC {1 0.7158919790104947 1 0.9062967766116943 1 0.9062967766116943 3 0.9062967766116943} PREDS {{146 0 0 0-7108 {}} {258 0 0 0-7104 {}}} SUCCS {{259 0 0 0-7120 {}}} CYCLES {}}
set a(0-7120) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(19,11,32,2048,2048,32,1) QUANTITY 1 NAME for:for:b:read_mem(xt:rsc(0)(5).@) TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-6883 XREFS 02c81ea0-983a-4c60-8851-0583a6dc08ce-252 LOC {1 1.0 1 0.9250374812593704 1 1.0 2 0.4497749250374814 4 0.4497749250374814} PREDS {{259 0 0 0-7119 {}} {592 -2 0 0-7118 {}} {592 -2 0 0-7116 {}} {592 -2 0 0-7114 {}} {592 -2 0 0-7112 {}} {592 -2 0 0-7110 {}} {130 0 0 0-7108 {}} {592 -2 0 0-6979 {}} {592 -2 0 0-6977 {}} {592 -2 0 0-6975 {}} {592 -2 0 0-6973 {}} {592 -2 0 0-6971 {}} {592 -2 0 0-6969 {}} {592 -2 0 0-6967 {}} {592 -2 0 0-6965 {}} {132 0 0 0-7387 {}} {592 -2 0 0-7359 {}} {592 -2 0 0-7357 {}} {592 -2 0 0-7355 {}} {592 -2 0 0-7353 {}} {592 -2 0 0-7351 {}} {592 -2 0 0-7349 {}} {592 -2 0 0-7347 {}} {592 -2 0 0-7345 {}} {592 -2 0 0-7289 {}} {592 -2 0 0-7287 {}} {592 -2 0 0-7285 {}} {592 -2 0 0-7283 {}} {592 -2 0 0-7281 {}} {592 -2 0 0-7279 {}} {592 -2 0 0-7277 {}} {592 -2 0 0-7275 {}} {592 -2 0 0-7124 {}} {592 -2 0 0-7122 {}}} SUCCS {{592 -2 0 0-6965 {}} {592 -2 0 0-6967 {}} {592 -2 0 0-6969 {}} {592 -2 0 0-6971 {}} {592 -2 0 0-6973 {}} {592 -2 0 0-6975 {}} {592 -2 0 0-6977 {}} {592 -2 0 0-6979 {}} {592 -2 0 0-7110 {}} {592 -2 0 0-7112 {}} {592 -2 0 0-7114 {}} {592 -2 0 0-7116 {}} {592 -2 0 0-7118 {}} {592 -2 0 0-7122 {}} {592 -2 0 0-7124 {}} {258 0 0 0-7243 {}} {80 -2 0 0-7275 {}} {592 -2 0 0-7277 {}} {592 -2 0 0-7279 {}} {592 -2 0 0-7281 {}} {592 -2 0 0-7283 {}} {256 0 0 0-7285 {}} {592 -2 0 0-7285 {}} {592 -2 0 0-7287 {}} {592 -2 0 0-7289 {}} {80 -2 0 0-7345 {}} {80 -2 0 0-7347 {}} {80 -2 0 0-7349 {}} {80 -2 0 0-7351 {}} {80 -2 0 0-7353 {}} {256 0 0 0-7355 {}} {80 -2 0 0-7355 {}} {80 -2 0 0-7357 {}} {80 -2 0 0-7359 {}}} CYCLES {}}
set a(0-7121) {AREA_SCORE {} NAME for:for:b:for:for:b:slc(for:for:b:acc.tdx(13:0))(13-3)#8 TYPE READSLICE PAR 0-6883 XREFS 02c81ea0-983a-4c60-8851-0583a6dc08ce-253 LOC {1 0.7158919790104947 1 0.9062967766116943 1 0.9062967766116943 3 0.9062967766116943} PREDS {{146 0 0 0-7108 {}} {258 0 0 0-7104 {}}} SUCCS {{259 0 0 0-7122 {}}} CYCLES {}}
set a(0-7122) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(20,11,32,2048,2048,32,1) QUANTITY 1 NAME for:for:b:read_mem(xt:rsc(0)(6).@) TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-6883 XREFS 02c81ea0-983a-4c60-8851-0583a6dc08ce-254 LOC {1 1.0 1 0.9250374812593704 1 1.0 2 0.4497749250374814 4 0.4497749250374814} PREDS {{259 0 0 0-7121 {}} {592 -2 0 0-7120 {}} {592 -2 0 0-7118 {}} {592 -2 0 0-7116 {}} {592 -2 0 0-7114 {}} {592 -2 0 0-7112 {}} {592 -2 0 0-7110 {}} {130 0 0 0-7108 {}} {592 -2 0 0-6979 {}} {592 -2 0 0-6977 {}} {592 -2 0 0-6975 {}} {592 -2 0 0-6973 {}} {592 -2 0 0-6971 {}} {592 -2 0 0-6969 {}} {592 -2 0 0-6967 {}} {592 -2 0 0-6965 {}} {132 0 0 0-7387 {}} {592 -2 0 0-7359 {}} {592 -2 0 0-7357 {}} {592 -2 0 0-7355 {}} {592 -2 0 0-7353 {}} {592 -2 0 0-7351 {}} {592 -2 0 0-7349 {}} {592 -2 0 0-7347 {}} {592 -2 0 0-7345 {}} {592 -2 0 0-7289 {}} {592 -2 0 0-7287 {}} {592 -2 0 0-7285 {}} {592 -2 0 0-7283 {}} {592 -2 0 0-7281 {}} {592 -2 0 0-7279 {}} {592 -2 0 0-7277 {}} {592 -2 0 0-7275 {}} {592 -2 0 0-7124 {}}} SUCCS {{592 -2 0 0-6965 {}} {592 -2 0 0-6967 {}} {592 -2 0 0-6969 {}} {592 -2 0 0-6971 {}} {592 -2 0 0-6973 {}} {592 -2 0 0-6975 {}} {592 -2 0 0-6977 {}} {592 -2 0 0-6979 {}} {592 -2 0 0-7110 {}} {592 -2 0 0-7112 {}} {592 -2 0 0-7114 {}} {592 -2 0 0-7116 {}} {592 -2 0 0-7118 {}} {592 -2 0 0-7120 {}} {592 -2 0 0-7124 {}} {258 0 0 0-7243 {}} {80 -2 0 0-7275 {}} {592 -2 0 0-7277 {}} {592 -2 0 0-7279 {}} {592 -2 0 0-7281 {}} {592 -2 0 0-7283 {}} {592 -2 0 0-7285 {}} {256 0 0 0-7287 {}} {592 -2 0 0-7287 {}} {592 -2 0 0-7289 {}} {80 -2 0 0-7345 {}} {80 -2 0 0-7347 {}} {80 -2 0 0-7349 {}} {80 -2 0 0-7351 {}} {80 -2 0 0-7353 {}} {80 -2 0 0-7355 {}} {256 0 0 0-7357 {}} {80 -2 0 0-7357 {}} {80 -2 0 0-7359 {}}} CYCLES {}}
set a(0-7123) {AREA_SCORE {} NAME for:for:b:for:for:b:slc(for:for:b:acc.tdx(13:0))(13-3) TYPE READSLICE PAR 0-6883 XREFS 02c81ea0-983a-4c60-8851-0583a6dc08ce-255 LOC {1 0.7158919790104947 1 0.9062967766116943 1 0.9062967766116943 3 0.9062967766116943} PREDS {{146 0 0 0-7108 {}} {258 0 0 0-7104 {}}} SUCCS {{259 0 0 0-7124 {}}} CYCLES {}}
set a(0-7124) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(21,11,32,2048,2048,32,1) QUANTITY 1 NAME for:for:b:read_mem(xt:rsc(0)(7).@) TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-6883 XREFS 02c81ea0-983a-4c60-8851-0583a6dc08ce-256 LOC {1 1.0 1 0.9250374812593704 1 1.0 2 0.4497749250374814 4 0.4497749250374814} PREDS {{259 0 0 0-7123 {}} {592 -2 0 0-7122 {}} {592 -2 0 0-7120 {}} {592 -2 0 0-7118 {}} {592 -2 0 0-7116 {}} {592 -2 0 0-7114 {}} {592 -2 0 0-7112 {}} {592 -2 0 0-7110 {}} {130 0 0 0-7108 {}} {592 -2 0 0-6979 {}} {592 -2 0 0-6977 {}} {592 -2 0 0-6975 {}} {592 -2 0 0-6973 {}} {592 -2 0 0-6971 {}} {592 -2 0 0-6969 {}} {592 -2 0 0-6967 {}} {592 -2 0 0-6965 {}} {132 0 0 0-7387 {}} {592 -2 0 0-7359 {}} {592 -2 0 0-7357 {}} {592 -2 0 0-7355 {}} {592 -2 0 0-7353 {}} {592 -2 0 0-7351 {}} {592 -2 0 0-7349 {}} {592 -2 0 0-7347 {}} {592 -2 0 0-7345 {}} {592 -2 0 0-7289 {}} {592 -2 0 0-7287 {}} {592 -2 0 0-7285 {}} {592 -2 0 0-7283 {}} {592 -2 0 0-7281 {}} {592 -2 0 0-7279 {}} {592 -2 0 0-7277 {}} {592 -2 0 0-7275 {}}} SUCCS {{592 -2 0 0-6965 {}} {592 -2 0 0-6967 {}} {592 -2 0 0-6969 {}} {592 -2 0 0-6971 {}} {592 -2 0 0-6973 {}} {592 -2 0 0-6975 {}} {592 -2 0 0-6977 {}} {592 -2 0 0-6979 {}} {592 -2 0 0-7110 {}} {592 -2 0 0-7112 {}} {592 -2 0 0-7114 {}} {592 -2 0 0-7116 {}} {592 -2 0 0-7118 {}} {592 -2 0 0-7120 {}} {592 -2 0 0-7122 {}} {258 0 0 0-7243 {}} {80 -2 0 0-7275 {}} {592 -2 0 0-7277 {}} {592 -2 0 0-7279 {}} {592 -2 0 0-7281 {}} {592 -2 0 0-7283 {}} {592 -2 0 0-7285 {}} {592 -2 0 0-7287 {}} {256 0 0 0-7289 {}} {592 -2 0 0-7289 {}} {80 -2 0 0-7345 {}} {80 -2 0 0-7347 {}} {80 -2 0 0-7349 {}} {80 -2 0 0-7351 {}} {80 -2 0 0-7353 {}} {80 -2 0 0-7355 {}} {80 -2 0 0-7357 {}} {256 0 0 0-7359 {}} {80 -2 0 0-7359 {}}} CYCLES {}}
set a(0-7125) {AREA_SCORE {} NAME for:for:b:slc(for:for:b:acc.tdx(13:0))(2-0) TYPE READSLICE PAR 0-6883 XREFS 02c81ea0-983a-4c60-8851-0583a6dc08ce-257 LOC {1 0.7158919790104947 1 0.9062967766116943 1 0.9062967766116943 3 0.9062967766116943} PREDS {{146 0 0 0-7106 {}} {258 0 0 0-7104 {}}} SUCCS {{259 0 0 0-7126 {}}} CYCLES {}}
set a(0-7126) {AREA_SCORE {} NAME for:for:b:switch TYPE SELECT PAR 0-6883 XREFS 02c81ea0-983a-4c60-8851-0583a6dc08ce-258 LOC {1 0.7158919790104947 1 0.9062967766116943 1 0.9062967766116943 3 0.9062967766116943} PREDS {{259 0 0 0-7125 {}} {130 0 0 0-7106 {}}} SUCCS {{146 0 0 0-7127 {}} {130 0 0 0-7128 {}} {146 0 0 0-7129 {}} {130 0 0 0-7130 {}} {146 0 0 0-7131 {}} {130 0 0 0-7132 {}} {146 0 0 0-7133 {}} {130 0 0 0-7134 {}} {146 0 0 0-7135 {}} {130 0 0 0-7136 {}} {146 0 0 0-7137 {}} {130 0 0 0-7138 {}} {146 0 0 0-7139 {}} {130 0 0 0-7140 {}} {146 0 0 0-7141 {}} {130 0 0 0-7142 {}}} CYCLES {}}
set a(0-7127) {AREA_SCORE {} NAME for:for:b:for:for:b:slc(for:for:b:acc.tdx(13:0))(13-3)#9 TYPE READSLICE PAR 0-6883 XREFS 02c81ea0-983a-4c60-8851-0583a6dc08ce-259 LOC {1 0.7158919790104947 1 0.9062967766116943 1 0.9062967766116943 3 0.9062967766116943} PREDS {{146 0 0 0-7126 {}} {258 0 0 0-7104 {}}} SUCCS {{259 0 0 0-7128 {}}} CYCLES {}}
set a(0-7128) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport_en(6,11,32,2048,2048,32,1) QUANTITY 1 NAME for:for:b:read_mem(yt:rsc(0)(0).@) TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-6883 XREFS 02c81ea0-983a-4c60-8851-0583a6dc08ce-260 LOC {1 1.0 1 0.9250374812593704 1 1.0 2 0.4497749250374814 4 0.4497749250374814} PREDS {{259 0 0 0-7127 {}} {130 0 0 0-7126 {}} {132 0 0 0-7387 {}}} SUCCS {{258 0 0 0-7243 {}} {256 0 0 0-7293 {}} {256 0 0 0-7363 {}}} CYCLES {}}
set a(0-7129) {AREA_SCORE {} NAME for:for:b:for:for:b:slc(for:for:b:acc.tdx(13:0))(13-3)#10 TYPE READSLICE PAR 0-6883 XREFS 02c81ea0-983a-4c60-8851-0583a6dc08ce-261 LOC {1 0.7158919790104947 1 0.9062967766116943 1 0.9062967766116943 3 0.9062967766116943} PREDS {{146 0 0 0-7126 {}} {258 0 0 0-7104 {}}} SUCCS {{259 0 0 0-7130 {}}} CYCLES {}}
set a(0-7130) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport_en(7,11,32,2048,2048,32,1) QUANTITY 1 NAME for:for:b:read_mem(yt:rsc(0)(1).@) TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-6883 XREFS 02c81ea0-983a-4c60-8851-0583a6dc08ce-262 LOC {1 1.0 1 0.9250374812593704 1 1.0 2 0.4497749250374814 4 0.4497749250374814} PREDS {{259 0 0 0-7129 {}} {130 0 0 0-7126 {}} {132 0 0 0-7387 {}}} SUCCS {{258 0 0 0-7243 {}} {256 0 0 0-7295 {}} {256 0 0 0-7365 {}}} CYCLES {}}
set a(0-7131) {AREA_SCORE {} NAME for:for:b:for:for:b:slc(for:for:b:acc.tdx(13:0))(13-3)#11 TYPE READSLICE PAR 0-6883 XREFS 02c81ea0-983a-4c60-8851-0583a6dc08ce-263 LOC {1 0.7158919790104947 1 0.9062967766116943 1 0.9062967766116943 3 0.9062967766116943} PREDS {{146 0 0 0-7126 {}} {258 0 0 0-7104 {}}} SUCCS {{259 0 0 0-7132 {}}} CYCLES {}}
set a(0-7132) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport_en(8,11,32,2048,2048,32,1) QUANTITY 1 NAME for:for:b:read_mem(yt:rsc(0)(2).@) TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-6883 XREFS 02c81ea0-983a-4c60-8851-0583a6dc08ce-264 LOC {1 1.0 1 0.9250374812593704 1 1.0 2 0.4497749250374814 4 0.4497749250374814} PREDS {{259 0 0 0-7131 {}} {130 0 0 0-7126 {}} {132 0 0 0-7387 {}}} SUCCS {{258 0 0 0-7243 {}} {256 0 0 0-7297 {}} {256 0 0 0-7367 {}}} CYCLES {}}
set a(0-7133) {AREA_SCORE {} NAME for:for:b:for:for:b:slc(for:for:b:acc.tdx(13:0))(13-3)#12 TYPE READSLICE PAR 0-6883 XREFS 02c81ea0-983a-4c60-8851-0583a6dc08ce-265 LOC {1 0.7158919790104947 1 0.9062967766116943 1 0.9062967766116943 3 0.9062967766116943} PREDS {{146 0 0 0-7126 {}} {258 0 0 0-7104 {}}} SUCCS {{259 0 0 0-7134 {}}} CYCLES {}}
set a(0-7134) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport_en(9,11,32,2048,2048,32,1) QUANTITY 1 NAME for:for:b:read_mem(yt:rsc(0)(3).@) TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-6883 XREFS 02c81ea0-983a-4c60-8851-0583a6dc08ce-266 LOC {1 1.0 1 0.9250374812593704 1 1.0 2 0.4497749250374814 4 0.4497749250374814} PREDS {{259 0 0 0-7133 {}} {130 0 0 0-7126 {}} {132 0 0 0-7387 {}}} SUCCS {{258 0 0 0-7243 {}} {256 0 0 0-7299 {}} {256 0 0 0-7369 {}}} CYCLES {}}
set a(0-7135) {AREA_SCORE {} NAME for:for:b:for:for:b:slc(for:for:b:acc.tdx(13:0))(13-3)#13 TYPE READSLICE PAR 0-6883 XREFS 02c81ea0-983a-4c60-8851-0583a6dc08ce-267 LOC {1 0.7158919790104947 1 0.9062967766116943 1 0.9062967766116943 3 0.9062967766116943} PREDS {{146 0 0 0-7126 {}} {258 0 0 0-7104 {}}} SUCCS {{259 0 0 0-7136 {}}} CYCLES {}}
set a(0-7136) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport_en(10,11,32,2048,2048,32,1) QUANTITY 1 NAME for:for:b:read_mem(yt:rsc(0)(4).@) TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-6883 XREFS 02c81ea0-983a-4c60-8851-0583a6dc08ce-268 LOC {1 1.0 1 0.9250374812593704 1 1.0 2 0.4497749250374814 4 0.4497749250374814} PREDS {{259 0 0 0-7135 {}} {130 0 0 0-7126 {}} {132 0 0 0-7387 {}}} SUCCS {{258 0 0 0-7243 {}} {256 0 0 0-7301 {}} {256 0 0 0-7371 {}}} CYCLES {}}
set a(0-7137) {AREA_SCORE {} NAME for:for:b:for:for:b:slc(for:for:b:acc.tdx(13:0))(13-3)#14 TYPE READSLICE PAR 0-6883 XREFS 02c81ea0-983a-4c60-8851-0583a6dc08ce-269 LOC {1 0.7158919790104947 1 0.9062967766116943 1 0.9062967766116943 3 0.9062967766116943} PREDS {{146 0 0 0-7126 {}} {258 0 0 0-7104 {}}} SUCCS {{259 0 0 0-7138 {}}} CYCLES {}}
set a(0-7138) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport_en(11,11,32,2048,2048,32,1) QUANTITY 1 NAME for:for:b:read_mem(yt:rsc(0)(5).@) TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-6883 XREFS 02c81ea0-983a-4c60-8851-0583a6dc08ce-270 LOC {1 1.0 1 0.9250374812593704 1 1.0 2 0.4497749250374814 4 0.4497749250374814} PREDS {{259 0 0 0-7137 {}} {130 0 0 0-7126 {}} {132 0 0 0-7387 {}}} SUCCS {{258 0 0 0-7243 {}} {256 0 0 0-7303 {}} {256 0 0 0-7373 {}}} CYCLES {}}
set a(0-7139) {AREA_SCORE {} NAME for:for:b:for:for:b:slc(for:for:b:acc.tdx(13:0))(13-3)#15 TYPE READSLICE PAR 0-6883 XREFS 02c81ea0-983a-4c60-8851-0583a6dc08ce-271 LOC {1 0.7158919790104947 1 0.9062967766116943 1 0.9062967766116943 3 0.9062967766116943} PREDS {{146 0 0 0-7126 {}} {258 0 0 0-7104 {}}} SUCCS {{259 0 0 0-7140 {}}} CYCLES {}}
set a(0-7140) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport_en(12,11,32,2048,2048,32,1) QUANTITY 1 NAME for:for:b:read_mem(yt:rsc(0)(6).@) TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-6883 XREFS 02c81ea0-983a-4c60-8851-0583a6dc08ce-272 LOC {1 1.0 1 0.9250374812593704 1 1.0 2 0.4497749250374814 4 0.4497749250374814} PREDS {{259 0 0 0-7139 {}} {130 0 0 0-7126 {}} {132 0 0 0-7387 {}}} SUCCS {{258 0 0 0-7243 {}} {256 0 0 0-7305 {}} {256 0 0 0-7375 {}}} CYCLES {}}
set a(0-7141) {AREA_SCORE {} NAME for:for:b:for:for:b:slc(for:for:b:acc.tdx(13:0))(13-3)#1 TYPE READSLICE PAR 0-6883 XREFS 02c81ea0-983a-4c60-8851-0583a6dc08ce-273 LOC {1 0.7158919790104947 1 0.9062967766116943 1 0.9062967766116943 3 0.9062967766116943} PREDS {{146 0 0 0-7126 {}} {258 0 0 0-7104 {}}} SUCCS {{259 0 0 0-7142 {}}} CYCLES {}}
set a(0-7142) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport_en(13,11,32,2048,2048,32,1) QUANTITY 1 NAME for:for:b:read_mem(yt:rsc(0)(7).@) TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-6883 XREFS 02c81ea0-983a-4c60-8851-0583a6dc08ce-274 LOC {1 1.0 1 0.9250374812593704 1 1.0 2 0.4497749250374814 4 0.4497749250374814} PREDS {{259 0 0 0-7141 {}} {130 0 0 0-7126 {}} {132 0 0 0-7387 {}}} SUCCS {{258 0 0 0-7243 {}} {256 0 0 0-7307 {}} {256 0 0 0-7377 {}}} CYCLES {}}
set a(0-7143) {AREA_SCORE {} NAME for:for:b:slc(for:for:b:acc.tdx(13:0))(2-0)#4 TYPE READSLICE PAR 0-6883 XREFS 02c81ea0-983a-4c60-8851-0583a6dc08ce-275 LOC {1 0.7158919790104947 1 0.9062967766116943 1 0.9062967766116943 4 0.71889047976012} PREDS {{258 0 0 0-7104 {}}} SUCCS {{258 0 0 0-7147 {}}} CYCLES {}}
set a(0-7144) {AREA_SCORE {} NAME for:for:b:slc(for:for:b:acc.tdx(13:0))(2-0)#5 TYPE READSLICE PAR 0-6883 XREFS 02c81ea0-983a-4c60-8851-0583a6dc08ce-276 LOC {1 0.7158919790104947 1 0.9062967766116943 1 0.9062967766116943 4 0.71889047976012} PREDS {{258 0 0 0-7104 {}}} SUCCS {{258 0 0 0-7147 {}}} CYCLES {}}
set a(0-7145) {AREA_SCORE {} NAME for:for:b:slc(for:for:b:acc.tdx(13:0))(2-0)#6 TYPE READSLICE PAR 0-6883 XREFS 02c81ea0-983a-4c60-8851-0583a6dc08ce-277 LOC {1 0.7158919790104947 1 0.9062967766116943 1 0.9062967766116943 4 0.71889047976012} PREDS {{258 0 0 0-7104 {}}} SUCCS {{258 0 0 0-7147 {}}} CYCLES {}}
set a(0-7146) {AREA_SCORE {} NAME for:for:b:asn#3 TYPE ASSIGN DELAY {0.00 ns} PAR 0-6883 XREFS 02c81ea0-983a-4c60-8851-0583a6dc08ce-278 LOC {0 0.9999999250374814 1 0.9062967766116943 1 0.9062967766116943 1 0.9062967766116943 4 0.71889047976012} PREDS {} SUCCS {{259 0 0 0-7147 {}}} CYCLES {}}
set a(0-7147) {AREA_SCORE {} NAME for:for:b:for:for:b:nor TYPE NOR PAR 0-6883 XREFS 02c81ea0-983a-4c60-8851-0583a6dc08ce-279 LOC {1 0.7158919790104947 1 0.9062967766116943 1 0.9062967766116943 4 0.71889047976012} PREDS {{259 0 0 0-7146 {}} {258 0 0 0-7145 {}} {258 0 0 0-7144 {}} {258 0 0 0-7143 {}}} SUCCS {{258 0 0 0-7243 {}}} CYCLES {}}
set a(0-7148) {AREA_SCORE {} NAME for:for:b:slc(for:for:b:acc.tdx(13:0))(2-0)#7 TYPE READSLICE PAR 0-6883 XREFS 02c81ea0-983a-4c60-8851-0583a6dc08ce-280 LOC {1 0.7158919790104947 1 0.9062967766116943 1 0.9062967766116943 4 0.71889047976012} PREDS {{258 0 0 0-7104 {}}} SUCCS {{258 0 0 0-7154 {}}} CYCLES {}}
set a(0-7149) {AREA_SCORE {} NAME for:for:b:slc(for:for:b:acc.tdx(13:0))(2-0)#8 TYPE READSLICE PAR 0-6883 XREFS 02c81ea0-983a-4c60-8851-0583a6dc08ce-281 LOC {1 0.7158919790104947 1 0.9062967766116943 1 0.9062967766116943 4 0.71889047976012} PREDS {{258 0 0 0-7104 {}}} SUCCS {{258 0 0 0-7151 {}}} CYCLES {}}
set a(0-7150) {AREA_SCORE {} NAME for:for:b:slc(for:for:b:acc.tdx(13:0))(2-0)#9 TYPE READSLICE PAR 0-6883 XREFS 02c81ea0-983a-4c60-8851-0583a6dc08ce-282 LOC {1 0.7158919790104947 1 0.9062967766116943 1 0.9062967766116943 4 0.71889047976012} PREDS {{258 0 0 0-7104 {}}} SUCCS {{259 0 0 0-7151 {}}} CYCLES {}}
set a(0-7151) {AREA_SCORE {} NAME for:for:b:nor TYPE NOR PAR 0-6883 XREFS 02c81ea0-983a-4c60-8851-0583a6dc08ce-283 LOC {1 0.7158919790104947 1 0.9062967766116943 1 0.9062967766116943 4 0.71889047976012} PREDS {{259 0 0 0-7150 {}} {258 0 0 0-7149 {}}} SUCCS {{258 0 0 0-7154 {}}} CYCLES {}}
set a(0-7152) {AREA_SCORE {} NAME y:asn#7 TYPE ASSIGN DELAY {0.00 ns} PAR 0-6883 XREFS 02c81ea0-983a-4c60-8851-0583a6dc08ce-284 LOC {0 0.9999999250374814 1 0.9062967766116943 1 0.9062967766116943 1 0.9062967766116943 4 0.71889047976012} PREDS {} SUCCS {{259 0 0 0-7153 {}}} CYCLES {}}
set a(0-7153) {AREA_SCORE {} NAME y:not#11 TYPE NOT PAR 0-6883 XREFS 02c81ea0-983a-4c60-8851-0583a6dc08ce-285 LOC {1 0.0 1 0.9062967766116943 1 0.9062967766116943 4 0.71889047976012} PREDS {{259 0 0 0-7152 {}}} SUCCS {{259 0 0 0-7154 {}}} CYCLES {}}
set a(0-7154) {AREA_SCORE {} NAME for:for:b:for:for:b:and TYPE AND PAR 0-6883 XREFS 02c81ea0-983a-4c60-8851-0583a6dc08ce-286 LOC {1 0.7158919790104947 1 0.9062967766116943 1 0.9062967766116943 4 0.71889047976012} PREDS {{259 0 0 0-7153 {}} {258 0 0 0-7151 {}} {258 0 0 0-7148 {}}} SUCCS {{258 0 0 0-7243 {}}} CYCLES {}}
set a(0-7155) {AREA_SCORE {} NAME for:for:b:slc(for:for:b:acc.tdx(13:0))(2-0)#10 TYPE READSLICE PAR 0-6883 XREFS 02c81ea0-983a-4c60-8851-0583a6dc08ce-287 LOC {1 0.7158919790104947 1 0.9062967766116943 1 0.9062967766116943 4 0.71889047976012} PREDS {{258 0 0 0-7104 {}}} SUCCS {{258 0 0 0-7161 {}}} CYCLES {}}
set a(0-7156) {AREA_SCORE {} NAME for:for:b:slc(for:for:b:acc.tdx(13:0))(2-0)#11 TYPE READSLICE PAR 0-6883 XREFS 02c81ea0-983a-4c60-8851-0583a6dc08ce-288 LOC {1 0.7158919790104947 1 0.9062967766116943 1 0.9062967766116943 4 0.71889047976012} PREDS {{258 0 0 0-7104 {}}} SUCCS {{258 0 0 0-7158 {}}} CYCLES {}}
set a(0-7157) {AREA_SCORE {} NAME for:for:b:slc(for:for:b:acc.tdx(13:0))(2-0)#12 TYPE READSLICE PAR 0-6883 XREFS 02c81ea0-983a-4c60-8851-0583a6dc08ce-289 LOC {1 0.7158919790104947 1 0.9062967766116943 1 0.9062967766116943 4 0.71889047976012} PREDS {{258 0 0 0-7104 {}}} SUCCS {{259 0 0 0-7158 {}}} CYCLES {}}
set a(0-7158) {AREA_SCORE {} NAME for:for:b:nor#1 TYPE NOR PAR 0-6883 XREFS 02c81ea0-983a-4c60-8851-0583a6dc08ce-290 LOC {1 0.7158919790104947 1 0.9062967766116943 1 0.9062967766116943 4 0.71889047976012} PREDS {{259 0 0 0-7157 {}} {258 0 0 0-7156 {}}} SUCCS {{258 0 0 0-7161 {}}} CYCLES {}}
set a(0-7159) {AREA_SCORE {} NAME y:asn#8 TYPE ASSIGN DELAY {0.00 ns} PAR 0-6883 XREFS 02c81ea0-983a-4c60-8851-0583a6dc08ce-291 LOC {0 0.9999999250374814 1 0.9062967766116943 1 0.9062967766116943 1 0.9062967766116943 4 0.71889047976012} PREDS {} SUCCS {{259 0 0 0-7160 {}}} CYCLES {}}
set a(0-7160) {AREA_SCORE {} NAME y:not#12 TYPE NOT PAR 0-6883 XREFS 02c81ea0-983a-4c60-8851-0583a6dc08ce-292 LOC {1 0.0 1 0.9062967766116943 1 0.9062967766116943 4 0.71889047976012} PREDS {{259 0 0 0-7159 {}}} SUCCS {{259 0 0 0-7161 {}}} CYCLES {}}
set a(0-7161) {AREA_SCORE {} NAME for:for:b:for:for:b:and#1 TYPE AND PAR 0-6883 XREFS 02c81ea0-983a-4c60-8851-0583a6dc08ce-293 LOC {1 0.7158919790104947 1 0.9062967766116943 1 0.9062967766116943 4 0.71889047976012} PREDS {{259 0 0 0-7160 {}} {258 0 0 0-7158 {}} {258 0 0 0-7155 {}}} SUCCS {{258 0 0 0-7243 {}}} CYCLES {}}
set a(0-7162) {AREA_SCORE {} NAME for:for:b:slc(for:for:b:acc.tdx(13:0))(2-0)#13 TYPE READSLICE PAR 0-6883 XREFS 02c81ea0-983a-4c60-8851-0583a6dc08ce-294 LOC {1 0.7158919790104947 1 0.9062967766116943 1 0.9062967766116943 4 0.71889047976012} PREDS {{258 0 0 0-7104 {}}} SUCCS {{258 0 0 0-7168 {}}} CYCLES {}}
set a(0-7163) {AREA_SCORE {} NAME for:for:b:slc(for:for:b:acc.tdx(13:0))(2-0)#14 TYPE READSLICE PAR 0-6883 XREFS 02c81ea0-983a-4c60-8851-0583a6dc08ce-295 LOC {1 0.7158919790104947 1 0.9062967766116943 1 0.9062967766116943 4 0.71889047976012} PREDS {{258 0 0 0-7104 {}}} SUCCS {{258 0 0 0-7168 {}}} CYCLES {}}
set a(0-7164) {AREA_SCORE {} NAME for:for:b:slc(for:for:b:acc.tdx(13:0))(2-0)#15 TYPE READSLICE PAR 0-6883 XREFS 02c81ea0-983a-4c60-8851-0583a6dc08ce-296 LOC {1 0.7158919790104947 1 0.9062967766116943 1 0.9062967766116943 4 0.71889047976012} PREDS {{258 0 0 0-7104 {}}} SUCCS {{259 0 0 0-7165 {}}} CYCLES {}}
set a(0-7165) {AREA_SCORE {} NAME for:for:b:not#5 TYPE NOT PAR 0-6883 XREFS 02c81ea0-983a-4c60-8851-0583a6dc08ce-297 LOC {1 0.7158919790104947 1 0.9062967766116943 1 0.9062967766116943 4 0.71889047976012} PREDS {{259 0 0 0-7164 {}}} SUCCS {{258 0 0 0-7168 {}}} CYCLES {}}
set a(0-7166) {AREA_SCORE {} NAME y:asn#9 TYPE ASSIGN DELAY {0.00 ns} PAR 0-6883 XREFS 02c81ea0-983a-4c60-8851-0583a6dc08ce-298 LOC {0 0.9999999250374814 1 0.9062967766116943 1 0.9062967766116943 1 0.9062967766116943 4 0.71889047976012} PREDS {} SUCCS {{259 0 0 0-7167 {}}} CYCLES {}}
set a(0-7167) {AREA_SCORE {} NAME y:not#13 TYPE NOT PAR 0-6883 XREFS 02c81ea0-983a-4c60-8851-0583a6dc08ce-299 LOC {1 0.0 1 0.9062967766116943 1 0.9062967766116943 4 0.71889047976012} PREDS {{259 0 0 0-7166 {}}} SUCCS {{259 0 0 0-7168 {}}} CYCLES {}}
set a(0-7168) {AREA_SCORE {} NAME for:for:b:for:for:b:and#2 TYPE AND PAR 0-6883 XREFS 02c81ea0-983a-4c60-8851-0583a6dc08ce-300 LOC {1 0.7158919790104947 1 0.9062967766116943 1 0.9062967766116943 4 0.71889047976012} PREDS {{259 0 0 0-7167 {}} {258 0 0 0-7165 {}} {258 0 0 0-7163 {}} {258 0 0 0-7162 {}}} SUCCS {{258 0 0 0-7243 {}}} CYCLES {}}
set a(0-7169) {AREA_SCORE {} NAME for:for:b:slc(for:for:b:acc.tdx(13:0))(2-0)#16 TYPE READSLICE PAR 0-6883 XREFS 02c81ea0-983a-4c60-8851-0583a6dc08ce-301 LOC {1 0.7158919790104947 1 0.9062967766116943 1 0.9062967766116943 4 0.71889047976012} PREDS {{258 0 0 0-7104 {}}} SUCCS {{258 0 0 0-7175 {}}} CYCLES {}}
set a(0-7170) {AREA_SCORE {} NAME for:for:b:slc(for:for:b:acc.tdx(13:0))(2-0)#17 TYPE READSLICE PAR 0-6883 XREFS 02c81ea0-983a-4c60-8851-0583a6dc08ce-302 LOC {1 0.7158919790104947 1 0.9062967766116943 1 0.9062967766116943 4 0.71889047976012} PREDS {{258 0 0 0-7104 {}}} SUCCS {{258 0 0 0-7172 {}}} CYCLES {}}
set a(0-7171) {AREA_SCORE {} NAME for:for:b:slc(for:for:b:acc.tdx(13:0))(2-0)#18 TYPE READSLICE PAR 0-6883 XREFS 02c81ea0-983a-4c60-8851-0583a6dc08ce-303 LOC {1 0.7158919790104947 1 0.9062967766116943 1 0.9062967766116943 4 0.71889047976012} PREDS {{258 0 0 0-7104 {}}} SUCCS {{259 0 0 0-7172 {}}} CYCLES {}}
set a(0-7172) {AREA_SCORE {} NAME for:for:b:nor#2 TYPE NOR PAR 0-6883 XREFS 02c81ea0-983a-4c60-8851-0583a6dc08ce-304 LOC {1 0.7158919790104947 1 0.9062967766116943 1 0.9062967766116943 4 0.71889047976012} PREDS {{259 0 0 0-7171 {}} {258 0 0 0-7170 {}}} SUCCS {{258 0 0 0-7175 {}}} CYCLES {}}
set a(0-7173) {AREA_SCORE {} NAME y:asn#10 TYPE ASSIGN DELAY {0.00 ns} PAR 0-6883 XREFS 02c81ea0-983a-4c60-8851-0583a6dc08ce-305 LOC {0 0.9999999250374814 1 0.9062967766116943 1 0.9062967766116943 1 0.9062967766116943 4 0.71889047976012} PREDS {} SUCCS {{259 0 0 0-7174 {}}} CYCLES {}}
set a(0-7174) {AREA_SCORE {} NAME y:not#14 TYPE NOT PAR 0-6883 XREFS 02c81ea0-983a-4c60-8851-0583a6dc08ce-306 LOC {1 0.0 1 0.9062967766116943 1 0.9062967766116943 4 0.71889047976012} PREDS {{259 0 0 0-7173 {}}} SUCCS {{259 0 0 0-7175 {}}} CYCLES {}}
set a(0-7175) {AREA_SCORE {} NAME for:for:b:for:for:b:and#3 TYPE AND PAR 0-6883 XREFS 02c81ea0-983a-4c60-8851-0583a6dc08ce-307 LOC {1 0.7158919790104947 1 0.9062967766116943 1 0.9062967766116943 4 0.71889047976012} PREDS {{259 0 0 0-7174 {}} {258 0 0 0-7172 {}} {258 0 0 0-7169 {}}} SUCCS {{258 0 0 0-7243 {}}} CYCLES {}}
set a(0-7176) {AREA_SCORE {} NAME for:for:b:slc(for:for:b:acc.tdx(13:0))(2-0)#19 TYPE READSLICE PAR 0-6883 XREFS 02c81ea0-983a-4c60-8851-0583a6dc08ce-308 LOC {1 0.7158919790104947 1 0.9062967766116943 1 0.9062967766116943 4 0.71889047976012} PREDS {{258 0 0 0-7104 {}}} SUCCS {{258 0 0 0-7182 {}}} CYCLES {}}
set a(0-7177) {AREA_SCORE {} NAME for:for:b:slc(for:for:b:acc.tdx(13:0))(2-0)#20 TYPE READSLICE PAR 0-6883 XREFS 02c81ea0-983a-4c60-8851-0583a6dc08ce-309 LOC {1 0.7158919790104947 1 0.9062967766116943 1 0.9062967766116943 4 0.71889047976012} PREDS {{258 0 0 0-7104 {}}} SUCCS {{258 0 0 0-7182 {}}} CYCLES {}}
set a(0-7178) {AREA_SCORE {} NAME for:for:b:slc(for:for:b:acc.tdx(13:0))(2-0)#21 TYPE READSLICE PAR 0-6883 XREFS 02c81ea0-983a-4c60-8851-0583a6dc08ce-310 LOC {1 0.7158919790104947 1 0.9062967766116943 1 0.9062967766116943 4 0.71889047976012} PREDS {{258 0 0 0-7104 {}}} SUCCS {{259 0 0 0-7179 {}}} CYCLES {}}
set a(0-7179) {AREA_SCORE {} NAME for:for:b:not#6 TYPE NOT PAR 0-6883 XREFS 02c81ea0-983a-4c60-8851-0583a6dc08ce-311 LOC {1 0.7158919790104947 1 0.9062967766116943 1 0.9062967766116943 4 0.71889047976012} PREDS {{259 0 0 0-7178 {}}} SUCCS {{258 0 0 0-7182 {}}} CYCLES {}}
set a(0-7180) {AREA_SCORE {} NAME y:asn#11 TYPE ASSIGN DELAY {0.00 ns} PAR 0-6883 XREFS 02c81ea0-983a-4c60-8851-0583a6dc08ce-312 LOC {0 0.9999999250374814 1 0.9062967766116943 1 0.9062967766116943 1 0.9062967766116943 4 0.71889047976012} PREDS {} SUCCS {{259 0 0 0-7181 {}}} CYCLES {}}
set a(0-7181) {AREA_SCORE {} NAME y:not#15 TYPE NOT PAR 0-6883 XREFS 02c81ea0-983a-4c60-8851-0583a6dc08ce-313 LOC {1 0.0 1 0.9062967766116943 1 0.9062967766116943 4 0.71889047976012} PREDS {{259 0 0 0-7180 {}}} SUCCS {{259 0 0 0-7182 {}}} CYCLES {}}
set a(0-7182) {AREA_SCORE {} NAME for:for:b:for:for:b:and#4 TYPE AND PAR 0-6883 XREFS 02c81ea0-983a-4c60-8851-0583a6dc08ce-314 LOC {1 0.7158919790104947 1 0.9062967766116943 1 0.9062967766116943 4 0.71889047976012} PREDS {{259 0 0 0-7181 {}} {258 0 0 0-7179 {}} {258 0 0 0-7177 {}} {258 0 0 0-7176 {}}} SUCCS {{258 0 0 0-7243 {}}} CYCLES {}}
set a(0-7183) {AREA_SCORE {} NAME for:for:b:slc(for:for:b:acc.tdx(13:0))(2-0)#22 TYPE READSLICE PAR 0-6883 XREFS 02c81ea0-983a-4c60-8851-0583a6dc08ce-315 LOC {1 0.7158919790104947 1 0.9062967766116943 1 0.9062967766116943 4 0.71889047976012} PREDS {{258 0 0 0-7104 {}}} SUCCS {{258 0 0 0-7189 {}}} CYCLES {}}
set a(0-7184) {AREA_SCORE {} NAME for:for:b:slc(for:for:b:acc.tdx(13:0))(2-0)#23 TYPE READSLICE PAR 0-6883 XREFS 02c81ea0-983a-4c60-8851-0583a6dc08ce-316 LOC {1 0.7158919790104947 1 0.9062967766116943 1 0.9062967766116943 4 0.71889047976012} PREDS {{258 0 0 0-7104 {}}} SUCCS {{258 0 0 0-7189 {}}} CYCLES {}}
set a(0-7185) {AREA_SCORE {} NAME for:for:b:slc(for:for:b:acc.tdx(13:0))(2-0)#24 TYPE READSLICE PAR 0-6883 XREFS 02c81ea0-983a-4c60-8851-0583a6dc08ce-317 LOC {1 0.7158919790104947 1 0.9062967766116943 1 0.9062967766116943 4 0.71889047976012} PREDS {{258 0 0 0-7104 {}}} SUCCS {{259 0 0 0-7186 {}}} CYCLES {}}
set a(0-7186) {AREA_SCORE {} NAME for:for:b:not#7 TYPE NOT PAR 0-6883 XREFS 02c81ea0-983a-4c60-8851-0583a6dc08ce-318 LOC {1 0.7158919790104947 1 0.9062967766116943 1 0.9062967766116943 4 0.71889047976012} PREDS {{259 0 0 0-7185 {}}} SUCCS {{258 0 0 0-7189 {}}} CYCLES {}}
set a(0-7187) {AREA_SCORE {} NAME y:asn#12 TYPE ASSIGN DELAY {0.00 ns} PAR 0-6883 XREFS 02c81ea0-983a-4c60-8851-0583a6dc08ce-319 LOC {0 0.9999999250374814 1 0.9062967766116943 1 0.9062967766116943 1 0.9062967766116943 4 0.71889047976012} PREDS {} SUCCS {{259 0 0 0-7188 {}}} CYCLES {}}
set a(0-7188) {AREA_SCORE {} NAME y:not#16 TYPE NOT PAR 0-6883 XREFS 02c81ea0-983a-4c60-8851-0583a6dc08ce-320 LOC {1 0.0 1 0.9062967766116943 1 0.9062967766116943 4 0.71889047976012} PREDS {{259 0 0 0-7187 {}}} SUCCS {{259 0 0 0-7189 {}}} CYCLES {}}
set a(0-7189) {AREA_SCORE {} NAME for:for:b:for:for:b:and#5 TYPE AND PAR 0-6883 XREFS 02c81ea0-983a-4c60-8851-0583a6dc08ce-321 LOC {1 0.7158919790104947 1 0.9062967766116943 1 0.9062967766116943 4 0.71889047976012} PREDS {{259 0 0 0-7188 {}} {258 0 0 0-7186 {}} {258 0 0 0-7184 {}} {258 0 0 0-7183 {}}} SUCCS {{258 0 0 0-7243 {}}} CYCLES {}}
set a(0-7190) {AREA_SCORE {} NAME for:for:b:slc(for:for:b:acc.tdx(13:0))(2-0)#25 TYPE READSLICE PAR 0-6883 XREFS 02c81ea0-983a-4c60-8851-0583a6dc08ce-322 LOC {1 0.7158919790104947 1 0.9062967766116943 1 0.9062967766116943 4 0.71889047976012} PREDS {{258 0 0 0-7104 {}}} SUCCS {{258 0 0 0-7195 {}}} CYCLES {}}
set a(0-7191) {AREA_SCORE {} NAME for:for:b:slc(for:for:b:acc.tdx(13:0))(2-0)#26 TYPE READSLICE PAR 0-6883 XREFS 02c81ea0-983a-4c60-8851-0583a6dc08ce-323 LOC {1 0.7158919790104947 1 0.9062967766116943 1 0.9062967766116943 4 0.71889047976012} PREDS {{258 0 0 0-7104 {}}} SUCCS {{258 0 0 0-7195 {}}} CYCLES {}}
set a(0-7192) {AREA_SCORE {} NAME for:for:b:slc(for:for:b:acc.tdx(13:0))(2-0)#27 TYPE READSLICE PAR 0-6883 XREFS 02c81ea0-983a-4c60-8851-0583a6dc08ce-324 LOC {1 0.7158919790104947 1 0.9062967766116943 1 0.9062967766116943 4 0.71889047976012} PREDS {{258 0 0 0-7104 {}}} SUCCS {{258 0 0 0-7195 {}}} CYCLES {}}
set a(0-7193) {AREA_SCORE {} NAME y:asn#13 TYPE ASSIGN DELAY {0.00 ns} PAR 0-6883 XREFS 02c81ea0-983a-4c60-8851-0583a6dc08ce-325 LOC {0 0.9999999250374814 1 0.9062967766116943 1 0.9062967766116943 1 0.9062967766116943 4 0.71889047976012} PREDS {} SUCCS {{259 0 0 0-7194 {}}} CYCLES {}}
set a(0-7194) {AREA_SCORE {} NAME y:not#2 TYPE NOT PAR 0-6883 XREFS 02c81ea0-983a-4c60-8851-0583a6dc08ce-326 LOC {1 0.0 1 0.9062967766116943 1 0.9062967766116943 4 0.71889047976012} PREDS {{259 0 0 0-7193 {}}} SUCCS {{259 0 0 0-7195 {}}} CYCLES {}}
set a(0-7195) {AREA_SCORE {} NAME for:for:b:for:for:b:and#6 TYPE AND PAR 0-6883 XREFS 02c81ea0-983a-4c60-8851-0583a6dc08ce-327 LOC {1 0.7158919790104947 1 0.9062967766116943 1 0.9062967766116943 4 0.71889047976012} PREDS {{259 0 0 0-7194 {}} {258 0 0 0-7192 {}} {258 0 0 0-7191 {}} {258 0 0 0-7190 {}}} SUCCS {{258 0 0 0-7243 {}}} CYCLES {}}
set a(0-7196) {AREA_SCORE {} NAME for:for:b:slc(for:for:b:acc.tdx(13:0))(2-0)#28 TYPE READSLICE PAR 0-6883 XREFS 02c81ea0-983a-4c60-8851-0583a6dc08ce-328 LOC {1 0.7158919790104947 1 0.9062967766116943 1 0.9062967766116943 4 0.71889047976012} PREDS {{258 0 0 0-7104 {}}} SUCCS {{258 0 0 0-7199 {}}} CYCLES {}}
set a(0-7197) {AREA_SCORE {} NAME for:for:b:slc(for:for:b:acc.tdx(13:0))(2-0)#29 TYPE READSLICE PAR 0-6883 XREFS 02c81ea0-983a-4c60-8851-0583a6dc08ce-329 LOC {1 0.7158919790104947 1 0.9062967766116943 1 0.9062967766116943 4 0.71889047976012} PREDS {{258 0 0 0-7104 {}}} SUCCS {{258 0 0 0-7199 {}}} CYCLES {}}
set a(0-7198) {AREA_SCORE {} NAME for:for:b:slc(for:for:b:acc.tdx(13:0))(2-0)#30 TYPE READSLICE PAR 0-6883 XREFS 02c81ea0-983a-4c60-8851-0583a6dc08ce-330 LOC {1 0.7158919790104947 1 0.9062967766116943 1 0.9062967766116943 4 0.71889047976012} PREDS {{258 0 0 0-7104 {}}} SUCCS {{259 0 0 0-7199 {}}} CYCLES {}}
set a(0-7199) {AREA_SCORE {} NAME for:for:b:for:for:b:nor#1 TYPE NOR PAR 0-6883 XREFS 02c81ea0-983a-4c60-8851-0583a6dc08ce-331 LOC {1 0.7158919790104947 1 0.9062967766116943 1 0.9062967766116943 4 0.71889047976012} PREDS {{259 0 0 0-7198 {}} {258 0 0 0-7197 {}} {258 0 0 0-7196 {}}} SUCCS {{258 0 0 0-7201 {}}} CYCLES {}}
set a(0-7200) {AREA_SCORE {} NAME for:for:b:asn#4 TYPE ASSIGN DELAY {0.00 ns} PAR 0-6883 XREFS 02c81ea0-983a-4c60-8851-0583a6dc08ce-332 LOC {0 0.9999999250374814 2 0.0 2 0.0 2 0.0 4 0.71889047976012} PREDS {} SUCCS {{259 0 0 0-7201 {}}} CYCLES {}}
set a(0-7201) {AREA_SCORE {} NAME for:for:b:and#1 TYPE AND PAR 0-6883 XREFS 02c81ea0-983a-4c60-8851-0583a6dc08ce-333 LOC {1 0.7158919790104947 2 0.0 2 0.0 4 0.71889047976012} PREDS {{259 0 0 0-7200 {}} {258 0 0 0-7199 {}}} SUCCS {{258 0 0 0-7243 {}}} CYCLES {}}
set a(0-7202) {AREA_SCORE {} NAME for:for:b:slc(for:for:b:acc.tdx(13:0))(2-0)#31 TYPE READSLICE PAR 0-6883 XREFS 02c81ea0-983a-4c60-8851-0583a6dc08ce-334 LOC {1 0.7158919790104947 1 0.9062967766116943 1 0.9062967766116943 4 0.71889047976012} PREDS {{258 0 0 0-7104 {}}} SUCCS {{258 0 0 0-7207 {}}} CYCLES {}}
set a(0-7203) {AREA_SCORE {} NAME for:for:b:slc(for:for:b:acc.tdx(13:0))(2-0)#32 TYPE READSLICE PAR 0-6883 XREFS 02c81ea0-983a-4c60-8851-0583a6dc08ce-335 LOC {1 0.7158919790104947 1 0.9062967766116943 1 0.9062967766116943 4 0.71889047976012} PREDS {{258 0 0 0-7104 {}}} SUCCS {{258 0 0 0-7205 {}}} CYCLES {}}
set a(0-7204) {AREA_SCORE {} NAME for:for:b:slc(for:for:b:acc.tdx(13:0))(2-0)#33 TYPE READSLICE PAR 0-6883 XREFS 02c81ea0-983a-4c60-8851-0583a6dc08ce-336 LOC {1 0.7158919790104947 1 0.9062967766116943 1 0.9062967766116943 4 0.71889047976012} PREDS {{258 0 0 0-7104 {}}} SUCCS {{259 0 0 0-7205 {}}} CYCLES {}}
set a(0-7205) {AREA_SCORE {} NAME for:for:b:nor#3 TYPE NOR PAR 0-6883 XREFS 02c81ea0-983a-4c60-8851-0583a6dc08ce-337 LOC {1 0.7158919790104947 1 0.9062967766116943 1 0.9062967766116943 4 0.71889047976012} PREDS {{259 0 0 0-7204 {}} {258 0 0 0-7203 {}}} SUCCS {{258 0 0 0-7207 {}}} CYCLES {}}
set a(0-7206) {AREA_SCORE {} NAME for:for:b:asn#5 TYPE ASSIGN DELAY {0.00 ns} PAR 0-6883 XREFS 02c81ea0-983a-4c60-8851-0583a6dc08ce-338 LOC {0 0.9999999250374814 1 0.9062967766116943 1 0.9062967766116943 1 0.9062967766116943 4 0.71889047976012} PREDS {} SUCCS {{259 0 0 0-7207 {}}} CYCLES {}}
set a(0-7207) {AREA_SCORE {} NAME for:for:b:for:for:b:and#7 TYPE AND PAR 0-6883 XREFS 02c81ea0-983a-4c60-8851-0583a6dc08ce-339 LOC {1 0.7158919790104947 1 0.9062967766116943 1 0.9062967766116943 4 0.71889047976012} PREDS {{259 0 0 0-7206 {}} {258 0 0 0-7205 {}} {258 0 0 0-7202 {}}} SUCCS {{258 0 0 0-7243 {}}} CYCLES {}}
set a(0-7208) {AREA_SCORE {} NAME for:for:b:slc(for:for:b:acc.tdx(13:0))(2-0)#34 TYPE READSLICE PAR 0-6883 XREFS 02c81ea0-983a-4c60-8851-0583a6dc08ce-340 LOC {1 0.7158919790104947 1 0.9062967766116943 1 0.9062967766116943 4 0.71889047976012} PREDS {{258 0 0 0-7104 {}}} SUCCS {{258 0 0 0-7213 {}}} CYCLES {}}
set a(0-7209) {AREA_SCORE {} NAME for:for:b:slc(for:for:b:acc.tdx(13:0))(2-0)#35 TYPE READSLICE PAR 0-6883 XREFS 02c81ea0-983a-4c60-8851-0583a6dc08ce-341 LOC {1 0.7158919790104947 1 0.9062967766116943 1 0.9062967766116943 4 0.71889047976012} PREDS {{258 0 0 0-7104 {}}} SUCCS {{258 0 0 0-7211 {}}} CYCLES {}}
set a(0-7210) {AREA_SCORE {} NAME for:for:b:slc(for:for:b:acc.tdx(13:0))(2-0)#36 TYPE READSLICE PAR 0-6883 XREFS 02c81ea0-983a-4c60-8851-0583a6dc08ce-342 LOC {1 0.7158919790104947 1 0.9062967766116943 1 0.9062967766116943 4 0.71889047976012} PREDS {{258 0 0 0-7104 {}}} SUCCS {{259 0 0 0-7211 {}}} CYCLES {}}
set a(0-7211) {AREA_SCORE {} NAME for:for:b:nor#4 TYPE NOR PAR 0-6883 XREFS 02c81ea0-983a-4c60-8851-0583a6dc08ce-343 LOC {1 0.7158919790104947 1 0.9062967766116943 1 0.9062967766116943 4 0.71889047976012} PREDS {{259 0 0 0-7210 {}} {258 0 0 0-7209 {}}} SUCCS {{258 0 0 0-7213 {}}} CYCLES {}}
set a(0-7212) {AREA_SCORE {} NAME for:for:b:asn#6 TYPE ASSIGN DELAY {0.00 ns} PAR 0-6883 XREFS 02c81ea0-983a-4c60-8851-0583a6dc08ce-344 LOC {0 0.9999999250374814 1 0.9062967766116943 1 0.9062967766116943 1 0.9062967766116943 4 0.71889047976012} PREDS {} SUCCS {{259 0 0 0-7213 {}}} CYCLES {}}
set a(0-7213) {AREA_SCORE {} NAME for:for:b:for:for:b:and#8 TYPE AND PAR 0-6883 XREFS 02c81ea0-983a-4c60-8851-0583a6dc08ce-345 LOC {1 0.7158919790104947 1 0.9062967766116943 1 0.9062967766116943 4 0.71889047976012} PREDS {{259 0 0 0-7212 {}} {258 0 0 0-7211 {}} {258 0 0 0-7208 {}}} SUCCS {{258 0 0 0-7243 {}}} CYCLES {}}
set a(0-7214) {AREA_SCORE {} NAME for:for:b:slc(for:for:b:acc.tdx(13:0))(2-0)#37 TYPE READSLICE PAR 0-6883 XREFS 02c81ea0-983a-4c60-8851-0583a6dc08ce-346 LOC {1 0.7158919790104947 1 0.9062967766116943 1 0.9062967766116943 4 0.71889047976012} PREDS {{258 0 0 0-7104 {}}} SUCCS {{258 0 0 0-7219 {}}} CYCLES {}}
set a(0-7215) {AREA_SCORE {} NAME for:for:b:slc(for:for:b:acc.tdx(13:0))(2-0)#38 TYPE READSLICE PAR 0-6883 XREFS 02c81ea0-983a-4c60-8851-0583a6dc08ce-347 LOC {1 0.7158919790104947 1 0.9062967766116943 1 0.9062967766116943 4 0.71889047976012} PREDS {{258 0 0 0-7104 {}}} SUCCS {{258 0 0 0-7219 {}}} CYCLES {}}
set a(0-7216) {AREA_SCORE {} NAME for:for:b:slc(for:for:b:acc.tdx(13:0))(2-0)#39 TYPE READSLICE PAR 0-6883 XREFS 02c81ea0-983a-4c60-8851-0583a6dc08ce-348 LOC {1 0.7158919790104947 1 0.9062967766116943 1 0.9062967766116943 4 0.71889047976012} PREDS {{258 0 0 0-7104 {}}} SUCCS {{259 0 0 0-7217 {}}} CYCLES {}}
set a(0-7217) {AREA_SCORE {} NAME for:for:b:not#8 TYPE NOT PAR 0-6883 XREFS 02c81ea0-983a-4c60-8851-0583a6dc08ce-349 LOC {1 0.7158919790104947 1 0.9062967766116943 1 0.9062967766116943 4 0.71889047976012} PREDS {{259 0 0 0-7216 {}}} SUCCS {{258 0 0 0-7219 {}}} CYCLES {}}
set a(0-7218) {AREA_SCORE {} NAME for:for:b:asn#7 TYPE ASSIGN DELAY {0.00 ns} PAR 0-6883 XREFS 02c81ea0-983a-4c60-8851-0583a6dc08ce-350 LOC {0 0.9999999250374814 1 0.9062967766116943 1 0.9062967766116943 1 0.9062967766116943 4 0.71889047976012} PREDS {} SUCCS {{259 0 0 0-7219 {}}} CYCLES {}}
set a(0-7219) {AREA_SCORE {} NAME for:for:b:for:for:b:and#9 TYPE AND PAR 0-6883 XREFS 02c81ea0-983a-4c60-8851-0583a6dc08ce-351 LOC {1 0.7158919790104947 1 0.9062967766116943 1 0.9062967766116943 4 0.71889047976012} PREDS {{259 0 0 0-7218 {}} {258 0 0 0-7217 {}} {258 0 0 0-7215 {}} {258 0 0 0-7214 {}}} SUCCS {{258 0 0 0-7243 {}}} CYCLES {}}
set a(0-7220) {AREA_SCORE {} NAME for:for:b:slc(for:for:b:acc.tdx(13:0))(2-0)#40 TYPE READSLICE PAR 0-6883 XREFS 02c81ea0-983a-4c60-8851-0583a6dc08ce-352 LOC {1 0.7158919790104947 1 0.9062967766116943 1 0.9062967766116943 4 0.71889047976012} PREDS {{258 0 0 0-7104 {}}} SUCCS {{258 0 0 0-7225 {}}} CYCLES {}}
set a(0-7221) {AREA_SCORE {} NAME for:for:b:slc(for:for:b:acc.tdx(13:0))(2-0)#41 TYPE READSLICE PAR 0-6883 XREFS 02c81ea0-983a-4c60-8851-0583a6dc08ce-353 LOC {1 0.7158919790104947 1 0.9062967766116943 1 0.9062967766116943 4 0.71889047976012} PREDS {{258 0 0 0-7104 {}}} SUCCS {{258 0 0 0-7223 {}}} CYCLES {}}
set a(0-7222) {AREA_SCORE {} NAME for:for:b:slc(for:for:b:acc.tdx(13:0))(2-0)#42 TYPE READSLICE PAR 0-6883 XREFS 02c81ea0-983a-4c60-8851-0583a6dc08ce-354 LOC {1 0.7158919790104947 1 0.9062967766116943 1 0.9062967766116943 4 0.71889047976012} PREDS {{258 0 0 0-7104 {}}} SUCCS {{259 0 0 0-7223 {}}} CYCLES {}}
set a(0-7223) {AREA_SCORE {} NAME for:for:b:nor#5 TYPE NOR PAR 0-6883 XREFS 02c81ea0-983a-4c60-8851-0583a6dc08ce-355 LOC {1 0.7158919790104947 1 0.9062967766116943 1 0.9062967766116943 4 0.71889047976012} PREDS {{259 0 0 0-7222 {}} {258 0 0 0-7221 {}}} SUCCS {{258 0 0 0-7225 {}}} CYCLES {}}
set a(0-7224) {AREA_SCORE {} NAME for:for:b:asn#8 TYPE ASSIGN DELAY {0.00 ns} PAR 0-6883 XREFS 02c81ea0-983a-4c60-8851-0583a6dc08ce-356 LOC {0 0.9999999250374814 1 0.9062967766116943 1 0.9062967766116943 1 0.9062967766116943 4 0.71889047976012} PREDS {} SUCCS {{259 0 0 0-7225 {}}} CYCLES {}}
set a(0-7225) {AREA_SCORE {} NAME for:for:b:for:for:b:and#10 TYPE AND PAR 0-6883 XREFS 02c81ea0-983a-4c60-8851-0583a6dc08ce-357 LOC {1 0.7158919790104947 1 0.9062967766116943 1 0.9062967766116943 4 0.71889047976012} PREDS {{259 0 0 0-7224 {}} {258 0 0 0-7223 {}} {258 0 0 0-7220 {}}} SUCCS {{258 0 0 0-7243 {}}} CYCLES {}}
set a(0-7226) {AREA_SCORE {} NAME for:for:b:slc(for:for:b:acc.tdx(13:0))(2-0)#43 TYPE READSLICE PAR 0-6883 XREFS 02c81ea0-983a-4c60-8851-0583a6dc08ce-358 LOC {1 0.7158919790104947 1 0.9062967766116943 1 0.9062967766116943 4 0.71889047976012} PREDS {{258 0 0 0-7104 {}}} SUCCS {{258 0 0 0-7231 {}}} CYCLES {}}
set a(0-7227) {AREA_SCORE {} NAME for:for:b:slc(for:for:b:acc.tdx(13:0))(2-0)#44 TYPE READSLICE PAR 0-6883 XREFS 02c81ea0-983a-4c60-8851-0583a6dc08ce-359 LOC {1 0.7158919790104947 1 0.9062967766116943 1 0.9062967766116943 4 0.71889047976012} PREDS {{258 0 0 0-7104 {}}} SUCCS {{258 0 0 0-7231 {}}} CYCLES {}}
set a(0-7228) {AREA_SCORE {} NAME for:for:b:slc(for:for:b:acc.tdx(13:0))(2-0)#45 TYPE READSLICE PAR 0-6883 XREFS 02c81ea0-983a-4c60-8851-0583a6dc08ce-360 LOC {1 0.7158919790104947 1 0.9062967766116943 1 0.9062967766116943 4 0.71889047976012} PREDS {{258 0 0 0-7104 {}}} SUCCS {{259 0 0 0-7229 {}}} CYCLES {}}
set a(0-7229) {AREA_SCORE {} NAME for:for:b:not#9 TYPE NOT PAR 0-6883 XREFS 02c81ea0-983a-4c60-8851-0583a6dc08ce-361 LOC {1 0.7158919790104947 1 0.9062967766116943 1 0.9062967766116943 4 0.71889047976012} PREDS {{259 0 0 0-7228 {}}} SUCCS {{258 0 0 0-7231 {}}} CYCLES {}}
set a(0-7230) {AREA_SCORE {} NAME for:for:b:asn#9 TYPE ASSIGN DELAY {0.00 ns} PAR 0-6883 XREFS 02c81ea0-983a-4c60-8851-0583a6dc08ce-362 LOC {0 0.9999999250374814 1 0.9062967766116943 1 0.9062967766116943 1 0.9062967766116943 4 0.71889047976012} PREDS {} SUCCS {{259 0 0 0-7231 {}}} CYCLES {}}
set a(0-7231) {AREA_SCORE {} NAME for:for:b:for:for:b:and#11 TYPE AND PAR 0-6883 XREFS 02c81ea0-983a-4c60-8851-0583a6dc08ce-363 LOC {1 0.7158919790104947 1 0.9062967766116943 1 0.9062967766116943 4 0.71889047976012} PREDS {{259 0 0 0-7230 {}} {258 0 0 0-7229 {}} {258 0 0 0-7227 {}} {258 0 0 0-7226 {}}} SUCCS {{258 0 0 0-7243 {}}} CYCLES {}}
set a(0-7232) {AREA_SCORE {} NAME for:for:b:slc(for:for:b:acc.tdx(13:0))(2-0)#46 TYPE READSLICE PAR 0-6883 XREFS 02c81ea0-983a-4c60-8851-0583a6dc08ce-364 LOC {1 0.7158919790104947 1 0.9062967766116943 1 0.9062967766116943 4 0.71889047976012} PREDS {{258 0 0 0-7104 {}}} SUCCS {{258 0 0 0-7237 {}}} CYCLES {}}
set a(0-7233) {AREA_SCORE {} NAME for:for:b:slc(for:for:b:acc.tdx(13:0))(2-0)#47 TYPE READSLICE PAR 0-6883 XREFS 02c81ea0-983a-4c60-8851-0583a6dc08ce-365 LOC {1 0.7158919790104947 1 0.9062967766116943 1 0.9062967766116943 4 0.71889047976012} PREDS {{258 0 0 0-7104 {}}} SUCCS {{258 0 0 0-7237 {}}} CYCLES {}}
set a(0-7234) {AREA_SCORE {} NAME for:for:b:slc(for:for:b:acc.tdx(13:0))(2-0)#48 TYPE READSLICE PAR 0-6883 XREFS 02c81ea0-983a-4c60-8851-0583a6dc08ce-366 LOC {1 0.7158919790104947 1 0.9062967766116943 1 0.9062967766116943 4 0.71889047976012} PREDS {{258 0 0 0-7104 {}}} SUCCS {{259 0 0 0-7235 {}}} CYCLES {}}
set a(0-7235) {AREA_SCORE {} NAME for:for:b:not#10 TYPE NOT PAR 0-6883 XREFS 02c81ea0-983a-4c60-8851-0583a6dc08ce-367 LOC {1 0.7158919790104947 1 0.9062967766116943 1 0.9062967766116943 4 0.71889047976012} PREDS {{259 0 0 0-7234 {}}} SUCCS {{258 0 0 0-7237 {}}} CYCLES {}}
set a(0-7236) {AREA_SCORE {} NAME for:for:b:asn#10 TYPE ASSIGN DELAY {0.00 ns} PAR 0-6883 XREFS 02c81ea0-983a-4c60-8851-0583a6dc08ce-368 LOC {0 0.9999999250374814 1 0.9062967766116943 1 0.9062967766116943 1 0.9062967766116943 4 0.71889047976012} PREDS {} SUCCS {{259 0 0 0-7237 {}}} CYCLES {}}
set a(0-7237) {AREA_SCORE {} NAME for:for:b:for:for:b:and#12 TYPE AND PAR 0-6883 XREFS 02c81ea0-983a-4c60-8851-0583a6dc08ce-369 LOC {1 0.7158919790104947 1 0.9062967766116943 1 0.9062967766116943 4 0.71889047976012} PREDS {{259 0 0 0-7236 {}} {258 0 0 0-7235 {}} {258 0 0 0-7233 {}} {258 0 0 0-7232 {}}} SUCCS {{258 0 0 0-7243 {}}} CYCLES {}}
set a(0-7238) {AREA_SCORE {} NAME for:for:b:slc(for:for:b:acc.tdx(13:0))(2-0)#49 TYPE READSLICE PAR 0-6883 XREFS 02c81ea0-983a-4c60-8851-0583a6dc08ce-370 LOC {1 0.7158919790104947 1 0.9062967766116943 1 0.9062967766116943 4 0.71889047976012} PREDS {{258 0 0 0-7104 {}}} SUCCS {{258 0 0 0-7242 {}}} CYCLES {}}
set a(0-7239) {AREA_SCORE {} NAME for:for:b:slc(for:for:b:acc.tdx(13:0))(2-0)#50 TYPE READSLICE PAR 0-6883 XREFS 02c81ea0-983a-4c60-8851-0583a6dc08ce-371 LOC {1 0.7158919790104947 1 0.9062967766116943 1 0.9062967766116943 4 0.71889047976012} PREDS {{258 0 0 0-7104 {}}} SUCCS {{258 0 0 0-7242 {}}} CYCLES {}}
set a(0-7240) {AREA_SCORE {} NAME for:for:b:slc(for:for:b:acc.tdx(13:0))(2-0)#51 TYPE READSLICE PAR 0-6883 XREFS 02c81ea0-983a-4c60-8851-0583a6dc08ce-372 LOC {1 0.7158919790104947 1 0.9062967766116943 1 0.9062967766116943 4 0.71889047976012} PREDS {{258 0 0 0-7104 {}}} SUCCS {{258 0 0 0-7242 {}}} CYCLES {}}
set a(0-7241) {AREA_SCORE {} NAME for:for:b:asn#11 TYPE ASSIGN DELAY {0.00 ns} PAR 0-6883 XREFS 02c81ea0-983a-4c60-8851-0583a6dc08ce-373 LOC {0 0.9999999250374814 1 0.9062967766116943 1 0.9062967766116943 1 0.9062967766116943 4 0.71889047976012} PREDS {} SUCCS {{259 0 0 0-7242 {}}} CYCLES {}}
set a(0-7242) {AREA_SCORE {} NAME for:for:b:for:for:b:and#13 TYPE AND PAR 0-6883 XREFS 02c81ea0-983a-4c60-8851-0583a6dc08ce-374 LOC {1 0.7158919790104947 1 0.9062967766116943 1 0.9062967766116943 4 0.71889047976012} PREDS {{259 0 0 0-7241 {}} {258 0 0 0-7240 {}} {258 0 0 0-7239 {}} {258 0 0 0-7238 {}}} SUCCS {{259 0 0 0-7243 {}}} CYCLES {}}
set a(0-7243) {AREA_SCORE 206.04 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_mux1hot(32,16) QUANTITY 2 NAME for:for:b:for:for:b:mux1h TYPE MUX1HOT DELAY {1.50 ns} PAR 0-6883 XREFS 02c81ea0-983a-4c60-8851-0583a6dc08ce-375 LOC {2 0.44977511244377816 2 0.71889047976012 2 0.71889047976012 2 0.9999997376311844 4 0.9999997376311844} PREDS {{259 0 0 0-7242 {}} {258 0 0 0-7237 {}} {258 0 0 0-7231 {}} {258 0 0 0-7225 {}} {258 0 0 0-7219 {}} {258 0 0 0-7213 {}} {258 0 0 0-7207 {}} {258 0 0 0-7201 {}} {258 0 0 0-7195 {}} {258 0 0 0-7189 {}} {258 0 0 0-7182 {}} {258 0 0 0-7175 {}} {258 0 0 0-7168 {}} {258 0 0 0-7161 {}} {258 0 0 0-7154 {}} {258 0 0 0-7147 {}} {258 0 0 0-7142 {}} {258 0 0 0-7140 {}} {258 0 0 0-7138 {}} {258 0 0 0-7136 {}} {258 0 0 0-7134 {}} {258 0 0 0-7132 {}} {258 0 0 0-7130 {}} {258 0 0 0-7128 {}} {258 0 0 0-7124 {}} {258 0 0 0-7122 {}} {258 0 0 0-7120 {}} {258 0 0 0-7118 {}} {258 0 0 0-7116 {}} {258 0 0 0-7114 {}} {258 0 0 0-7112 {}} {258 0 0 0-7110 {}} {258 0 0 0-6925 {}} {258 0 0 0-6924 {}} {258 0 0 0-6923 {}} {258 0 0 0-6922 {}} {258 0 0 0-6921 {}} {258 0 0 0-6920 {}} {258 0 0 0-6919 {}} {258 0 0 0-6918 {}} {258 0 0 0-6917 {}} {258 0 0 0-6916 {}} {258 0 0 0-6915 {}} {258 0 0 0-6914 {}} {258 0 0 0-6913 {}} {258 0 0 0-6912 {}} {258 0 0 0-6911 {}} {258 0 0 0-6910 {}}} SUCCS {{258 0 0 0-7245 {}} {258 0 0 0-7247 {}}} CYCLES {}}
set a(0-7244) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rport(3,14,32,16384,16384,32,1) QUANTITY 1 NAME for:for:w:read_mem(twiddle:rsc.@) TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-6883 XREFS 02c81ea0-983a-4c60-8851-0583a6dc08ce-376 LOC {1 1.0 1 0.9250374812593704 1 1.0 2 0.4497749250374814 5 0.4497749250374814} PREDS {{258 0 0 0-6952 {}} {80 -2 0 0-7246 {}}} SUCCS {{259 0 0 0-7245 {}} {80 -2 0 0-7246 {}}} CYCLES {}}
set a(0-7245) {AREA_SCORE 1840.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_mul(32,0,32,0,32) QUANTITY 1 NAME mult:z:mul TYPE MUL DELAY {4.77 ns} PAR 0-6883 XREFS 02c81ea0-983a-4c60-8851-0583a6dc08ce-377 LOC {3 0.0 3 0.10653283358320839 3 0.10653283358320839 3 0.9999997983508246 6 0.9999997983508246} PREDS {{259 0 0 0-7244 {}} {258 0 0 0-7243 {}}} SUCCS {{258 0 0 0-7251 {}}} CYCLES {}}
set a(0-7246) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rport(4,14,32,16384,16384,32,1) QUANTITY 1 NAME for:for:wh:read_mem(twiddle_h:rsc.@) TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-6883 XREFS 02c81ea0-983a-4c60-8851-0583a6dc08ce-378 LOC {1 1.0 1 0.9250374812593704 1 1.0 2 0.4497749250374814 4 0.4497749250374814} PREDS {{80 -2 0 0-7244 {}} {258 0 0 0-6952 {}}} SUCCS {{80 -2 0 0-7244 {}} {259 0 0 0-7247 {}}} CYCLES {}}
set a(0-7247) {AREA_SCORE 2480.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_mul(32,0,32,0,64) QUANTITY 1 NAME mult:t:mul TYPE MUL DELAY {1cy+0.00 ns} PAR 0-6883 XREFS 02c81ea0-983a-4c60-8851-0583a6dc08ce-379 LOC {2 1.0 2 1.0 2 1.0 3 0.9999 5 0.9999} PREDS {{259 0 0 0-7246 {}} {258 0 0 0-7243 {}}} SUCCS {{259 0 0 0-7248 {}}} CYCLES {}}
set a(0-7248) {AREA_SCORE {} NAME operator>><96,false>:operator>><96,false>:slc(mult:t:mul)(63-32) TYPE READSLICE PAR 0-6883 XREFS 02c81ea0-983a-4c60-8851-0583a6dc08ce-380 LOC {4 0.0 4 0.0 4 0.0 6 0.10653283358320839} PREDS {{259 0 0 0-7247 {}}} SUCCS {{259 0 0 0-7249 {}}} CYCLES {}}
set a(0-7249) {AREA_SCORE 1840.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_mul(32,0,32,0,32) QUANTITY 1 NAME mult:z_:mul TYPE MUL DELAY {4.77 ns} PAR 0-6883 XREFS 02c81ea0-983a-4c60-8851-0583a6dc08ce-381 LOC {4 0.0 5 0.10653283358320839 5 0.10653283358320839 5 0.9999997983508246 6 0.9999997983508246} PREDS {{259 0 0 0-7248 {}}} SUCCS {{259 0 0 0-7250 {}}} CYCLES {}}
set a(0-7250) {AREA_SCORE {} NAME mult:z_:not TYPE NOT PAR 0-6883 XREFS 02c81ea0-983a-4c60-8851-0583a6dc08ce-382 LOC {4 0.8934670914542729 6 0.21476754122938532 6 0.21476754122938532 7 0.22976004497751126} PREDS {{259 0 0 0-7249 {}}} SUCCS {{259 0 0 0-7251 {}}} CYCLES {}}
set a(0-7251) {AREA_SCORE 32.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(32,0,32,0,32) QUANTITY 6 NAME mult:res:acc TYPE ACCU DELAY {1.36 ns} PAR 0-6883 XREFS 02c81ea0-983a-4c60-8851-0583a6dc08ce-383 LOC {5 0.0 6 0.21476754122938532 6 0.21476754122938532 6 0.4705769490254873 7 0.4855694527736133} PREDS {{259 0 0 0-7250 {}} {258 0 0 0-7245 {}}} SUCCS {{259 0 0 0-7252 {}} {258 0 0 0-7258 {}} {258 0 0 0-7259 {}}} CYCLES {}}
set a(0-7252) {AREA_SCORE {} NAME mult:if:conc TYPE CONCATENATE PAR 0-6883 XREFS 02c81ea0-983a-4c60-8851-0583a6dc08ce-384 LOC {5 0.2558095952023988 6 0.4705771364317841 6 0.4705771364317841 7 0.4855696401799101} PREDS {{259 0 0 0-7251 {}}} SUCCS {{258 0 0 0-7254 {}}} CYCLES {}}
set a(0-7253) {AREA_SCORE {} NAME for:for:b:not TYPE NOT PAR 0-6883 XREFS 02c81ea0-983a-4c60-8851-0583a6dc08ce-385 LOC {0 0.9999999250374814 6 0.4705771364317841 6 0.4705771364317841 7 0.4855696401799101} PREDS {} SUCCS {{259 0 0 0-7254 {}}} CYCLES {}}
set a(0-7254) {AREA_SCORE 33.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(33,0,32,0,33) QUANTITY 2 NAME mult:if:acc#1 TYPE ACCU DELAY {1.38 ns} PAR 0-6883 XREFS 02c81ea0-983a-4c60-8851-0583a6dc08ce-386 LOC {5 0.2558095952023988 6 0.4705771364317841 6 0.4705771364317841 6 0.7291976386806598 7 0.7441901424287858} PREDS {{259 0 0 0-7253 {}} {258 0 0 0-7252 {}}} SUCCS {{259 0 0 0-7255 {}}} CYCLES {}}
set a(0-7255) {AREA_SCORE {} NAME mult:slc()(32) TYPE READSLICE PAR 0-6883 XREFS 02c81ea0-983a-4c60-8851-0583a6dc08ce-387 LOC {5 0.5144302848575713 6 0.7291978260869566 6 0.7291978260869566 7 0.7441903298350825} PREDS {{259 0 0 0-7254 {}}} SUCCS {{259 0 0 0-7256 {}} {258 0 0 0-7259 {}}} CYCLES {}}
set a(0-7256) {AREA_SCORE {} NAME mult:sel TYPE SELECT PAR 0-6883 XREFS 02c81ea0-983a-4c60-8851-0583a6dc08ce-388 LOC {5 0.5144302848575713 6 0.7291978260869566 6 0.7291978260869566 7 0.7441903298350825} PREDS {{259 0 0 0-7255 {}}} SUCCS {{146 0 0 0-7257 {}} {146 0 0 0-7258 {}}} CYCLES {}}
set a(0-7257) {AREA_SCORE {} NAME for:for:b:not#1 TYPE NOT PAR 0-6883 XREFS 02c81ea0-983a-4c60-8851-0583a6dc08ce-389 LOC {5 0.5144302848575713 6 0.7291978260869566 6 0.7291978260869566 7 0.7441903298350825} PREDS {{146 0 0 0-7256 {}}} SUCCS {{259 0 0 0-7258 {}}} CYCLES {}}
set a(0-7258) {AREA_SCORE 32.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(32,0,32,0,32) QUANTITY 6 NAME mult:if:acc TYPE ACCU DELAY {1.36 ns} PAR 0-6883 XREFS 02c81ea0-983a-4c60-8851-0583a6dc08ce-390 LOC {5 0.5144302848575713 6 0.7291978260869566 6 0.7291978260869566 6 0.9850072338830587 7 0.9999997376311844} PREDS {{259 0 0 0-7257 {}} {146 0 0 0-7256 {}} {258 0 0 0-7251 {}}} SUCCS {{259 0 0 0-7259 {}}} CYCLES {}}
set a(0-7259) {AREA_SCORE 32.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_mux(32,1,2) QUANTITY 3 NAME mult:mux TYPE MUX DELAY {0.08 ns} PAR 0-6883 XREFS 02c81ea0-983a-4c60-8851-0583a6dc08ce-391 LOC {5 0.77023988005997 6 0.9850074212893555 6 0.9850074212893555 6 0.9999997376311845 8 0.12106420539730137} PREDS {{259 0 0 0-7258 {}} {258 0 0 0-7255 {}} {258 0 0 0-7251 {}} {258 0 0 0-6909 {}}} SUCCS {{258 0 0 0-7261 {}} {258 0 0 0-7327 {}}} CYCLES {}}
set a(0-7260) {AREA_SCORE 13.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(13,0,13,0,14) QUANTITY 2 NAME for:for:for:for:acc TYPE ACCU DELAY {1.08 ns} PAR 0-6883 XREFS 02c81ea0-983a-4c60-8851-0583a6dc08ce-392 LOC {1 0.3054721889055472 1 0.7976011994002999 1 0.7976011994002999 1 0.9999998125937033 8 0.906296664167916} PREDS {{258 0 0 0-6955 {}} {258 0 0 0-6948 {}}} SUCCS {{258 0 0 0-7272 {}} {258 0 0 0-7274 {}} {258 0 0 0-7276 {}} {258 0 0 0-7278 {}} {258 0 0 0-7280 {}} {258 0 0 0-7282 {}} {258 0 0 0-7284 {}} {258 0 0 0-7286 {}} {258 0 0 0-7288 {}} {258 0 0 0-7290 {}} {258 0 0 0-7292 {}} {258 0 0 0-7294 {}} {258 0 0 0-7296 {}} {258 0 0 0-7298 {}} {258 0 0 0-7300 {}} {258 0 0 0-7302 {}} {258 0 0 0-7304 {}} {258 0 0 0-7306 {}}} CYCLES {}}
set a(0-7261) {AREA_SCORE 32.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(32,0,32,0,32) QUANTITY 6 NAME for:for:acc#2 TYPE ACCU DELAY {1.36 ns} PAR 0-6883 XREFS 02c81ea0-983a-4c60-8851-0583a6dc08ce-393 LOC {6 0.0 7 0.7441903298350825 7 0.7441903298350825 7 0.9999997376311844 8 0.3768738005997002} PREDS {{258 0 0 0-7259 {}} {258 0 0 0-7100 {}}} SUCCS {{258 0 0 0-7263 {}} {258 0 0 0-7268 {}} {258 0 0 0-7269 {}}} CYCLES {}}
set a(0-7262) {AREA_SCORE {} NAME modulo_add:conc TYPE CONCATENATE PAR 0-6883 XREFS 02c81ea0-983a-4c60-8851-0583a6dc08ce-394 LOC {0 0.9999999250374814 8 0.37687398800599703 8 0.37687398800599703 8 0.37687398800599703} PREDS {} SUCCS {{258 0 0 0-7264 {}}} CYCLES {}}
set a(0-7263) {AREA_SCORE {} NAME for:for:not#1 TYPE NOT PAR 0-6883 XREFS 02c81ea0-983a-4c60-8851-0583a6dc08ce-395 LOC {6 0.2558095952023988 8 0.37687398800599703 8 0.37687398800599703 8 0.37687398800599703} PREDS {{258 0 0 0-7261 {}}} SUCCS {{259 0 0 0-7264 {}}} CYCLES {}}
set a(0-7264) {AREA_SCORE 33.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(33,0,32,0,33) QUANTITY 2 NAME modulo_add:acc#1 TYPE ACCU DELAY {1.38 ns} PAR 0-6883 XREFS 02c81ea0-983a-4c60-8851-0583a6dc08ce-396 LOC {6 0.2558095952023988 8 0.37687398800599703 8 0.37687398800599703 8 0.6354944902548727 8 0.6354944902548727} PREDS {{259 0 0 0-7263 {}} {258 0 0 0-7262 {}}} SUCCS {{259 0 0 0-7265 {}}} CYCLES {}}
set a(0-7265) {AREA_SCORE {} NAME modulo_add:slc()(32) TYPE READSLICE PAR 0-6883 XREFS 02c81ea0-983a-4c60-8851-0583a6dc08ce-397 LOC {6 0.5144302848575713 8 0.6354946776611694 8 0.6354946776611694 8 0.6354946776611694} PREDS {{259 0 0 0-7264 {}}} SUCCS {{259 0 0 0-7266 {}} {258 0 0 0-7269 {}}} CYCLES {}}
set a(0-7266) {AREA_SCORE {} NAME modulo_add:qsel TYPE SELECT PAR 0-6883 XREFS 02c81ea0-983a-4c60-8851-0583a6dc08ce-398 LOC {6 0.5144302848575713 8 0.6354946776611694 8 0.6354946776611694 8 0.6354946776611694} PREDS {{259 0 0 0-7265 {}}} SUCCS {{146 0 0 0-7267 {}} {146 0 0 0-7268 {}}} CYCLES {}}
set a(0-7267) {AREA_SCORE {} NAME for:for:not#2 TYPE NOT PAR 0-6883 XREFS 02c81ea0-983a-4c60-8851-0583a6dc08ce-399 LOC {6 0.5144302848575713 8 0.6354946776611694 8 0.6354946776611694 8 0.6354946776611694} PREDS {{146 0 0 0-7266 {}}} SUCCS {{259 0 0 0-7268 {}}} CYCLES {}}
set a(0-7268) {AREA_SCORE 32.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(32,0,32,0,32) QUANTITY 6 NAME modulo_add:qif:acc TYPE ACCU DELAY {1.36 ns} PAR 0-6883 XREFS 02c81ea0-983a-4c60-8851-0583a6dc08ce-400 LOC {6 0.5144302848575713 8 0.6354946776611694 8 0.6354946776611694 8 0.8913040854572714 8 0.8913040854572714} PREDS {{259 0 0 0-7267 {}} {146 0 0 0-7266 {}} {258 0 0 0-7261 {}}} SUCCS {{259 0 0 0-7269 {}}} CYCLES {}}
set a(0-7269) {AREA_SCORE 32.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_mux(32,1,2) QUANTITY 3 NAME modulo_add:mux TYPE MUX DELAY {0.08 ns} PAR 0-6883 XREFS 02c81ea0-983a-4c60-8851-0583a6dc08ce-401 LOC {6 0.77023988005997 8 0.8913042728635683 8 0.8913042728635683 8 0.9062965892053974 8 0.9062965892053974} PREDS {{259 0 0 0-7268 {}} {258 0 0 0-7265 {}} {258 0 0 0-7261 {}} {258 0 0 0-6908 {}}} SUCCS {{258 0 0 0-7275 {}} {258 0 0 0-7277 {}} {258 0 0 0-7279 {}} {258 0 0 0-7281 {}} {258 0 0 0-7283 {}} {258 0 0 0-7285 {}} {258 0 0 0-7287 {}} {258 0 0 0-7289 {}} {258 0 0 0-7293 {}} {258 0 0 0-7295 {}} {258 0 0 0-7297 {}} {258 0 0 0-7299 {}} {258 0 0 0-7301 {}} {258 0 0 0-7303 {}} {258 0 0 0-7305 {}} {258 0 0 0-7307 {}}} CYCLES {}}
set a(0-7270) {AREA_SCORE {} NAME for:for:asn TYPE ASSIGN DELAY {0.00 ns} PAR 0-6883 XREFS 02c81ea0-983a-4c60-8851-0583a6dc08ce-402 LOC {0 0.9999999250374814 0 0.9999999250374814 0 0.9999999250374814 0 0.9999999250374814 8 0.9062967766116943} PREDS {} SUCCS {{259 0 0 0-7271 {}}} CYCLES {}}
set a(0-7271) {AREA_SCORE {} NAME for:for:drf(x) TYPE SELECT PAR 0-6883 XREFS 02c81ea0-983a-4c60-8851-0583a6dc08ce-403 LOC {0 0.9999999250374814 0 0.9999999250374814 0 0.9999999250374814 8 0.9062967766116943} PREDS {{259 0 0 0-7270 {}}} SUCCS {{146 0 0 0-7272 {}} {130 0 0 0-7273 {}} {146 0 0 0-7290 {}} {130 0 0 0-7291 {}}} CYCLES {}}
set a(0-7272) {AREA_SCORE {} NAME for:for:slc(for:for:acc.tdx(13:0))(2-0)#1 TYPE READSLICE PAR 0-6883 XREFS 02c81ea0-983a-4c60-8851-0583a6dc08ce-404 LOC {1 0.5078709145427287 1 0.9999999250374814 1 0.9999999250374814 8 0.9062967766116943} PREDS {{146 0 0 0-7271 {}} {258 0 0 0-7260 {}}} SUCCS {{259 0 0 0-7273 {}}} CYCLES {}}
set a(0-7273) {AREA_SCORE {} NAME for:for:switch#2 TYPE SELECT PAR 0-6883 XREFS 02c81ea0-983a-4c60-8851-0583a6dc08ce-405 LOC {1 0.5078709145427287 1 0.9999999250374814 1 0.9999999250374814 8 0.9062967766116943} PREDS {{259 0 0 0-7272 {}} {130 0 0 0-7271 {}}} SUCCS {{146 0 0 0-7274 {}} {130 0 0 0-7275 {}} {146 0 0 0-7276 {}} {130 0 0 0-7277 {}} {146 0 0 0-7278 {}} {130 0 0 0-7279 {}} {146 0 0 0-7280 {}} {130 0 0 0-7281 {}} {146 0 0 0-7282 {}} {130 0 0 0-7283 {}} {146 0 0 0-7284 {}} {130 0 0 0-7285 {}} {146 0 0 0-7286 {}} {130 0 0 0-7287 {}} {146 0 0 0-7288 {}} {130 0 0 0-7289 {}}} CYCLES {}}
set a(0-7274) {AREA_SCORE {} NAME for:for:for:for:slc(for:for:acc.tdx(13:0))(13-3)#2 TYPE READSLICE PAR 0-6883 XREFS 02c81ea0-983a-4c60-8851-0583a6dc08ce-406 LOC {1 0.5078709145427287 8 0.0 8 0.0 8 0.9062967766116943} PREDS {{146 0 0 0-7273 {}} {258 0 0 0-7260 {}}} SUCCS {{259 0 0 0-7275 {}}} CYCLES {}}
set a(0-7275) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(14,11,32,2048,2048,32,1) QUANTITY 1 NAME for:for:write_mem(xt:rsc(0)(0).@) TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-6883 XREFS 02c81ea0-983a-4c60-8851-0583a6dc08ce-407 LOC {6 1.0 8 0.9250374812593704 8 1.0 9 0.018740442278860625 9 0.018740442278860625} PREDS {{262 0 0 0-7275 {}} {259 0 0 0-7274 {}} {130 0 0 0-7273 {}} {258 0 0 0-7269 {}} {80 -2 0 0-7124 {}} {80 -2 0 0-7122 {}} {80 -2 0 0-7120 {}} {80 -2 0 0-7118 {}} {80 -2 0 0-7116 {}} {80 -2 0 0-7114 {}} {80 -2 0 0-7112 {}} {256 0 0 0-7110 {}} {80 -2 0 0-7110 {}} {80 -2 0 0-6979 {}} {80 -2 0 0-6977 {}} {80 -2 0 0-6975 {}} {80 -2 0 0-6973 {}} {80 -2 0 0-6971 {}} {80 -2 0 0-6969 {}} {80 -2 0 0-6967 {}} {256 0 0 0-6965 {}} {80 -2 0 0-6965 {}} {132 0 0 0-7387 {}} {80 -2 0 0-7359 {}} {80 -2 0 0-7357 {}} {80 -2 0 0-7355 {}} {80 -2 0 0-7353 {}} {80 -2 0 0-7351 {}} {80 -2 0 0-7349 {}} {80 -2 0 0-7347 {}} {80 -2 0 0-7345 {}} {80 -2 0 0-7289 {}} {80 -2 0 0-7287 {}} {80 -2 0 0-7285 {}} {80 -2 0 0-7283 {}} {80 -2 0 0-7281 {}} {80 -2 0 0-7279 {}} {80 -2 0 0-7277 {}}} SUCCS {{262 0 0 0-6965 {}} {592 -2 0 0-6965 {}} {592 -2 0 0-6967 {}} {592 -2 0 0-6969 {}} {592 -2 0 0-6971 {}} {592 -2 0 0-6973 {}} {592 -2 0 0-6975 {}} {592 -2 0 0-6977 {}} {592 -2 0 0-6979 {}} {592 -2 0 0-7110 {}} {592 -2 0 0-7112 {}} {592 -2 0 0-7114 {}} {592 -2 0 0-7116 {}} {592 -2 0 0-7118 {}} {592 -2 0 0-7120 {}} {592 -2 0 0-7122 {}} {592 -2 0 0-7124 {}} {262 0 0 0-7275 {}} {592 -2 0 0-7277 {}} {592 -2 0 0-7279 {}} {592 -2 0 0-7281 {}} {592 -2 0 0-7283 {}} {592 -2 0 0-7285 {}} {592 -2 0 0-7287 {}} {592 -2 0 0-7289 {}} {80 -2 0 0-7345 {}} {80 -2 0 0-7347 {}} {80 -2 0 0-7349 {}} {80 -2 0 0-7351 {}} {80 -2 0 0-7353 {}} {80 -2 0 0-7355 {}} {80 -2 0 0-7357 {}} {80 -2 0 0-7359 {}}} CYCLES {}}
set a(0-7276) {AREA_SCORE {} NAME for:for:for:for:slc(for:for:acc.tdx(13:0))(13-3)#3 TYPE READSLICE PAR 0-6883 XREFS 02c81ea0-983a-4c60-8851-0583a6dc08ce-408 LOC {1 0.5078709145427287 8 0.0 8 0.0 8 0.9062967766116943} PREDS {{146 0 0 0-7273 {}} {258 0 0 0-7260 {}}} SUCCS {{259 0 0 0-7277 {}}} CYCLES {}}
set a(0-7277) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(15,11,32,2048,2048,32,1) QUANTITY 1 NAME for:for:write_mem(xt:rsc(0)(1).@) TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-6883 XREFS 02c81ea0-983a-4c60-8851-0583a6dc08ce-409 LOC {6 1.0 8 0.9250374812593704 8 1.0 9 0.018740442278860625 9 0.018740442278860625} PREDS {{262 0 0 0-7277 {}} {259 0 0 0-7276 {}} {592 -2 0 0-7275 {}} {130 0 0 0-7273 {}} {258 0 0 0-7269 {}} {592 -2 0 0-7124 {}} {592 -2 0 0-7122 {}} {592 -2 0 0-7120 {}} {592 -2 0 0-7118 {}} {592 -2 0 0-7116 {}} {592 -2 0 0-7114 {}} {256 0 0 0-7112 {}} {592 -2 0 0-7112 {}} {592 -2 0 0-7110 {}} {592 -2 0 0-6979 {}} {592 -2 0 0-6977 {}} {592 -2 0 0-6975 {}} {592 -2 0 0-6973 {}} {592 -2 0 0-6971 {}} {592 -2 0 0-6969 {}} {256 0 0 0-6967 {}} {592 -2 0 0-6967 {}} {592 -2 0 0-6965 {}} {132 0 0 0-7387 {}} {592 -2 0 0-7359 {}} {592 -2 0 0-7357 {}} {592 -2 0 0-7355 {}} {592 -2 0 0-7353 {}} {592 -2 0 0-7351 {}} {592 -2 0 0-7349 {}} {592 -2 0 0-7347 {}} {592 -2 0 0-7345 {}} {592 -2 0 0-7289 {}} {592 -2 0 0-7287 {}} {592 -2 0 0-7285 {}} {592 -2 0 0-7283 {}} {592 -2 0 0-7281 {}} {592 -2 0 0-7279 {}}} SUCCS {{592 -2 0 0-6965 {}} {592 -2 0 0-6967 {}} {592 -2 0 0-6969 {}} {592 -2 0 0-6971 {}} {592 -2 0 0-6973 {}} {592 -2 0 0-6975 {}} {592 -2 0 0-6977 {}} {592 -2 0 0-6979 {}} {592 -2 0 0-7110 {}} {592 -2 0 0-7112 {}} {592 -2 0 0-7114 {}} {592 -2 0 0-7116 {}} {592 -2 0 0-7118 {}} {592 -2 0 0-7120 {}} {592 -2 0 0-7122 {}} {592 -2 0 0-7124 {}} {80 -2 0 0-7275 {}} {262 0 0 0-7277 {}} {592 -2 0 0-7279 {}} {592 -2 0 0-7281 {}} {592 -2 0 0-7283 {}} {592 -2 0 0-7285 {}} {592 -2 0 0-7287 {}} {592 -2 0 0-7289 {}} {80 -2 0 0-7345 {}} {80 -2 0 0-7347 {}} {80 -2 0 0-7349 {}} {80 -2 0 0-7351 {}} {80 -2 0 0-7353 {}} {80 -2 0 0-7355 {}} {80 -2 0 0-7357 {}} {80 -2 0 0-7359 {}}} CYCLES {}}
set a(0-7278) {AREA_SCORE {} NAME for:for:for:for:slc(for:for:acc.tdx(13:0))(13-3)#4 TYPE READSLICE PAR 0-6883 XREFS 02c81ea0-983a-4c60-8851-0583a6dc08ce-410 LOC {1 0.5078709145427287 8 0.0 8 0.0 8 0.9062967766116943} PREDS {{146 0 0 0-7273 {}} {258 0 0 0-7260 {}}} SUCCS {{259 0 0 0-7279 {}}} CYCLES {}}
set a(0-7279) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(16,11,32,2048,2048,32,1) QUANTITY 1 NAME for:for:write_mem(xt:rsc(0)(2).@) TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-6883 XREFS 02c81ea0-983a-4c60-8851-0583a6dc08ce-411 LOC {6 1.0 8 0.9250374812593704 8 1.0 9 0.018740442278860625 9 0.018740442278860625} PREDS {{262 0 0 0-7279 {}} {259 0 0 0-7278 {}} {592 -2 0 0-7277 {}} {592 -2 0 0-7275 {}} {130 0 0 0-7273 {}} {258 0 0 0-7269 {}} {592 -2 0 0-7124 {}} {592 -2 0 0-7122 {}} {592 -2 0 0-7120 {}} {592 -2 0 0-7118 {}} {592 -2 0 0-7116 {}} {256 0 0 0-7114 {}} {592 -2 0 0-7114 {}} {592 -2 0 0-7112 {}} {592 -2 0 0-7110 {}} {592 -2 0 0-6979 {}} {592 -2 0 0-6977 {}} {592 -2 0 0-6975 {}} {592 -2 0 0-6973 {}} {592 -2 0 0-6971 {}} {256 0 0 0-6969 {}} {592 -2 0 0-6969 {}} {592 -2 0 0-6967 {}} {592 -2 0 0-6965 {}} {132 0 0 0-7387 {}} {592 -2 0 0-7359 {}} {592 -2 0 0-7357 {}} {592 -2 0 0-7355 {}} {592 -2 0 0-7353 {}} {592 -2 0 0-7351 {}} {592 -2 0 0-7349 {}} {592 -2 0 0-7347 {}} {592 -2 0 0-7345 {}} {592 -2 0 0-7289 {}} {592 -2 0 0-7287 {}} {592 -2 0 0-7285 {}} {592 -2 0 0-7283 {}} {592 -2 0 0-7281 {}}} SUCCS {{592 -2 0 0-6965 {}} {592 -2 0 0-6967 {}} {592 -2 0 0-6969 {}} {592 -2 0 0-6971 {}} {592 -2 0 0-6973 {}} {592 -2 0 0-6975 {}} {592 -2 0 0-6977 {}} {592 -2 0 0-6979 {}} {592 -2 0 0-7110 {}} {592 -2 0 0-7112 {}} {592 -2 0 0-7114 {}} {592 -2 0 0-7116 {}} {592 -2 0 0-7118 {}} {592 -2 0 0-7120 {}} {592 -2 0 0-7122 {}} {592 -2 0 0-7124 {}} {80 -2 0 0-7275 {}} {592 -2 0 0-7277 {}} {262 0 0 0-7279 {}} {592 -2 0 0-7281 {}} {592 -2 0 0-7283 {}} {592 -2 0 0-7285 {}} {592 -2 0 0-7287 {}} {592 -2 0 0-7289 {}} {80 -2 0 0-7345 {}} {80 -2 0 0-7347 {}} {80 -2 0 0-7349 {}} {80 -2 0 0-7351 {}} {80 -2 0 0-7353 {}} {80 -2 0 0-7355 {}} {80 -2 0 0-7357 {}} {80 -2 0 0-7359 {}}} CYCLES {}}
set a(0-7280) {AREA_SCORE {} NAME for:for:for:for:slc(for:for:acc.tdx(13:0))(13-3)#5 TYPE READSLICE PAR 0-6883 XREFS 02c81ea0-983a-4c60-8851-0583a6dc08ce-412 LOC {1 0.5078709145427287 8 0.0 8 0.0 8 0.9062967766116943} PREDS {{146 0 0 0-7273 {}} {258 0 0 0-7260 {}}} SUCCS {{259 0 0 0-7281 {}}} CYCLES {}}
set a(0-7281) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(17,11,32,2048,2048,32,1) QUANTITY 1 NAME for:for:write_mem(xt:rsc(0)(3).@) TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-6883 XREFS 02c81ea0-983a-4c60-8851-0583a6dc08ce-413 LOC {6 1.0 8 0.9250374812593704 8 1.0 9 0.018740442278860625 9 0.018740442278860625} PREDS {{262 0 0 0-7281 {}} {259 0 0 0-7280 {}} {592 -2 0 0-7279 {}} {592 -2 0 0-7277 {}} {592 -2 0 0-7275 {}} {130 0 0 0-7273 {}} {258 0 0 0-7269 {}} {592 -2 0 0-7124 {}} {592 -2 0 0-7122 {}} {592 -2 0 0-7120 {}} {592 -2 0 0-7118 {}} {256 0 0 0-7116 {}} {592 -2 0 0-7116 {}} {592 -2 0 0-7114 {}} {592 -2 0 0-7112 {}} {592 -2 0 0-7110 {}} {592 -2 0 0-6979 {}} {592 -2 0 0-6977 {}} {592 -2 0 0-6975 {}} {592 -2 0 0-6973 {}} {256 0 0 0-6971 {}} {592 -2 0 0-6971 {}} {592 -2 0 0-6969 {}} {592 -2 0 0-6967 {}} {592 -2 0 0-6965 {}} {132 0 0 0-7387 {}} {592 -2 0 0-7359 {}} {592 -2 0 0-7357 {}} {592 -2 0 0-7355 {}} {592 -2 0 0-7353 {}} {592 -2 0 0-7351 {}} {592 -2 0 0-7349 {}} {592 -2 0 0-7347 {}} {592 -2 0 0-7345 {}} {592 -2 0 0-7289 {}} {592 -2 0 0-7287 {}} {592 -2 0 0-7285 {}} {592 -2 0 0-7283 {}}} SUCCS {{592 -2 0 0-6965 {}} {592 -2 0 0-6967 {}} {592 -2 0 0-6969 {}} {592 -2 0 0-6971 {}} {592 -2 0 0-6973 {}} {592 -2 0 0-6975 {}} {592 -2 0 0-6977 {}} {592 -2 0 0-6979 {}} {592 -2 0 0-7110 {}} {592 -2 0 0-7112 {}} {592 -2 0 0-7114 {}} {592 -2 0 0-7116 {}} {592 -2 0 0-7118 {}} {592 -2 0 0-7120 {}} {592 -2 0 0-7122 {}} {592 -2 0 0-7124 {}} {80 -2 0 0-7275 {}} {592 -2 0 0-7277 {}} {592 -2 0 0-7279 {}} {262 0 0 0-7281 {}} {592 -2 0 0-7283 {}} {592 -2 0 0-7285 {}} {592 -2 0 0-7287 {}} {592 -2 0 0-7289 {}} {80 -2 0 0-7345 {}} {80 -2 0 0-7347 {}} {80 -2 0 0-7349 {}} {80 -2 0 0-7351 {}} {80 -2 0 0-7353 {}} {80 -2 0 0-7355 {}} {80 -2 0 0-7357 {}} {80 -2 0 0-7359 {}}} CYCLES {}}
set a(0-7282) {AREA_SCORE {} NAME for:for:for:for:slc(for:for:acc.tdx(13:0))(13-3)#6 TYPE READSLICE PAR 0-6883 XREFS 02c81ea0-983a-4c60-8851-0583a6dc08ce-414 LOC {1 0.5078709145427287 8 0.0 8 0.0 8 0.9062967766116943} PREDS {{146 0 0 0-7273 {}} {258 0 0 0-7260 {}}} SUCCS {{259 0 0 0-7283 {}}} CYCLES {}}
set a(0-7283) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(18,11,32,2048,2048,32,1) QUANTITY 1 NAME for:for:write_mem(xt:rsc(0)(4).@) TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-6883 XREFS 02c81ea0-983a-4c60-8851-0583a6dc08ce-415 LOC {6 1.0 8 0.9250374812593704 8 1.0 9 0.018740442278860625 9 0.018740442278860625} PREDS {{262 0 0 0-7283 {}} {259 0 0 0-7282 {}} {592 -2 0 0-7281 {}} {592 -2 0 0-7279 {}} {592 -2 0 0-7277 {}} {592 -2 0 0-7275 {}} {130 0 0 0-7273 {}} {258 0 0 0-7269 {}} {592 -2 0 0-7124 {}} {592 -2 0 0-7122 {}} {592 -2 0 0-7120 {}} {256 0 0 0-7118 {}} {592 -2 0 0-7118 {}} {592 -2 0 0-7116 {}} {592 -2 0 0-7114 {}} {592 -2 0 0-7112 {}} {592 -2 0 0-7110 {}} {592 -2 0 0-6979 {}} {592 -2 0 0-6977 {}} {592 -2 0 0-6975 {}} {256 0 0 0-6973 {}} {592 -2 0 0-6973 {}} {592 -2 0 0-6971 {}} {592 -2 0 0-6969 {}} {592 -2 0 0-6967 {}} {592 -2 0 0-6965 {}} {132 0 0 0-7387 {}} {592 -2 0 0-7359 {}} {592 -2 0 0-7357 {}} {592 -2 0 0-7355 {}} {592 -2 0 0-7353 {}} {592 -2 0 0-7351 {}} {592 -2 0 0-7349 {}} {592 -2 0 0-7347 {}} {592 -2 0 0-7345 {}} {592 -2 0 0-7289 {}} {592 -2 0 0-7287 {}} {592 -2 0 0-7285 {}}} SUCCS {{592 -2 0 0-6965 {}} {592 -2 0 0-6967 {}} {592 -2 0 0-6969 {}} {592 -2 0 0-6971 {}} {592 -2 0 0-6973 {}} {592 -2 0 0-6975 {}} {592 -2 0 0-6977 {}} {592 -2 0 0-6979 {}} {592 -2 0 0-7110 {}} {592 -2 0 0-7112 {}} {592 -2 0 0-7114 {}} {592 -2 0 0-7116 {}} {592 -2 0 0-7118 {}} {592 -2 0 0-7120 {}} {592 -2 0 0-7122 {}} {592 -2 0 0-7124 {}} {80 -2 0 0-7275 {}} {592 -2 0 0-7277 {}} {592 -2 0 0-7279 {}} {592 -2 0 0-7281 {}} {262 0 0 0-7283 {}} {592 -2 0 0-7285 {}} {592 -2 0 0-7287 {}} {592 -2 0 0-7289 {}} {80 -2 0 0-7345 {}} {80 -2 0 0-7347 {}} {80 -2 0 0-7349 {}} {80 -2 0 0-7351 {}} {80 -2 0 0-7353 {}} {80 -2 0 0-7355 {}} {80 -2 0 0-7357 {}} {80 -2 0 0-7359 {}}} CYCLES {}}
set a(0-7284) {AREA_SCORE {} NAME for:for:for:for:slc(for:for:acc.tdx(13:0))(13-3)#7 TYPE READSLICE PAR 0-6883 XREFS 02c81ea0-983a-4c60-8851-0583a6dc08ce-416 LOC {1 0.5078709145427287 8 0.0 8 0.0 8 0.9062967766116943} PREDS {{146 0 0 0-7273 {}} {258 0 0 0-7260 {}}} SUCCS {{259 0 0 0-7285 {}}} CYCLES {}}
set a(0-7285) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(19,11,32,2048,2048,32,1) QUANTITY 1 NAME for:for:write_mem(xt:rsc(0)(5).@) TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-6883 XREFS 02c81ea0-983a-4c60-8851-0583a6dc08ce-417 LOC {6 1.0 8 0.9250374812593704 8 1.0 9 0.018740442278860625 9 0.018740442278860625} PREDS {{262 0 0 0-7285 {}} {259 0 0 0-7284 {}} {592 -2 0 0-7283 {}} {592 -2 0 0-7281 {}} {592 -2 0 0-7279 {}} {592 -2 0 0-7277 {}} {592 -2 0 0-7275 {}} {130 0 0 0-7273 {}} {258 0 0 0-7269 {}} {592 -2 0 0-7124 {}} {592 -2 0 0-7122 {}} {256 0 0 0-7120 {}} {592 -2 0 0-7120 {}} {592 -2 0 0-7118 {}} {592 -2 0 0-7116 {}} {592 -2 0 0-7114 {}} {592 -2 0 0-7112 {}} {592 -2 0 0-7110 {}} {592 -2 0 0-6979 {}} {592 -2 0 0-6977 {}} {256 0 0 0-6975 {}} {592 -2 0 0-6975 {}} {592 -2 0 0-6973 {}} {592 -2 0 0-6971 {}} {592 -2 0 0-6969 {}} {592 -2 0 0-6967 {}} {592 -2 0 0-6965 {}} {132 0 0 0-7387 {}} {592 -2 0 0-7359 {}} {592 -2 0 0-7357 {}} {592 -2 0 0-7355 {}} {592 -2 0 0-7353 {}} {592 -2 0 0-7351 {}} {592 -2 0 0-7349 {}} {592 -2 0 0-7347 {}} {592 -2 0 0-7345 {}} {592 -2 0 0-7289 {}} {592 -2 0 0-7287 {}}} SUCCS {{592 -2 0 0-6965 {}} {592 -2 0 0-6967 {}} {592 -2 0 0-6969 {}} {592 -2 0 0-6971 {}} {592 -2 0 0-6973 {}} {592 -2 0 0-6975 {}} {592 -2 0 0-6977 {}} {592 -2 0 0-6979 {}} {592 -2 0 0-7110 {}} {592 -2 0 0-7112 {}} {592 -2 0 0-7114 {}} {592 -2 0 0-7116 {}} {592 -2 0 0-7118 {}} {592 -2 0 0-7120 {}} {592 -2 0 0-7122 {}} {592 -2 0 0-7124 {}} {80 -2 0 0-7275 {}} {592 -2 0 0-7277 {}} {592 -2 0 0-7279 {}} {592 -2 0 0-7281 {}} {592 -2 0 0-7283 {}} {262 0 0 0-7285 {}} {592 -2 0 0-7287 {}} {592 -2 0 0-7289 {}} {80 -2 0 0-7345 {}} {80 -2 0 0-7347 {}} {80 -2 0 0-7349 {}} {80 -2 0 0-7351 {}} {80 -2 0 0-7353 {}} {80 -2 0 0-7355 {}} {80 -2 0 0-7357 {}} {80 -2 0 0-7359 {}}} CYCLES {}}
set a(0-7286) {AREA_SCORE {} NAME for:for:for:for:slc(for:for:acc.tdx(13:0))(13-3)#8 TYPE READSLICE PAR 0-6883 XREFS 02c81ea0-983a-4c60-8851-0583a6dc08ce-418 LOC {1 0.5078709145427287 8 0.0 8 0.0 8 0.9062967766116943} PREDS {{146 0 0 0-7273 {}} {258 0 0 0-7260 {}}} SUCCS {{259 0 0 0-7287 {}}} CYCLES {}}
set a(0-7287) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(20,11,32,2048,2048,32,1) QUANTITY 1 NAME for:for:write_mem(xt:rsc(0)(6).@) TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-6883 XREFS 02c81ea0-983a-4c60-8851-0583a6dc08ce-419 LOC {6 1.0 8 0.9250374812593704 8 1.0 9 0.018740442278860625 9 0.018740442278860625} PREDS {{262 0 0 0-7287 {}} {259 0 0 0-7286 {}} {592 -2 0 0-7285 {}} {592 -2 0 0-7283 {}} {592 -2 0 0-7281 {}} {592 -2 0 0-7279 {}} {592 -2 0 0-7277 {}} {592 -2 0 0-7275 {}} {130 0 0 0-7273 {}} {258 0 0 0-7269 {}} {592 -2 0 0-7124 {}} {256 0 0 0-7122 {}} {592 -2 0 0-7122 {}} {592 -2 0 0-7120 {}} {592 -2 0 0-7118 {}} {592 -2 0 0-7116 {}} {592 -2 0 0-7114 {}} {592 -2 0 0-7112 {}} {592 -2 0 0-7110 {}} {592 -2 0 0-6979 {}} {256 0 0 0-6977 {}} {592 -2 0 0-6977 {}} {592 -2 0 0-6975 {}} {592 -2 0 0-6973 {}} {592 -2 0 0-6971 {}} {592 -2 0 0-6969 {}} {592 -2 0 0-6967 {}} {592 -2 0 0-6965 {}} {132 0 0 0-7387 {}} {592 -2 0 0-7359 {}} {592 -2 0 0-7357 {}} {592 -2 0 0-7355 {}} {592 -2 0 0-7353 {}} {592 -2 0 0-7351 {}} {592 -2 0 0-7349 {}} {592 -2 0 0-7347 {}} {592 -2 0 0-7345 {}} {592 -2 0 0-7289 {}}} SUCCS {{592 -2 0 0-6965 {}} {592 -2 0 0-6967 {}} {592 -2 0 0-6969 {}} {592 -2 0 0-6971 {}} {592 -2 0 0-6973 {}} {592 -2 0 0-6975 {}} {592 -2 0 0-6977 {}} {592 -2 0 0-6979 {}} {592 -2 0 0-7110 {}} {592 -2 0 0-7112 {}} {592 -2 0 0-7114 {}} {592 -2 0 0-7116 {}} {592 -2 0 0-7118 {}} {592 -2 0 0-7120 {}} {592 -2 0 0-7122 {}} {592 -2 0 0-7124 {}} {80 -2 0 0-7275 {}} {592 -2 0 0-7277 {}} {592 -2 0 0-7279 {}} {592 -2 0 0-7281 {}} {592 -2 0 0-7283 {}} {592 -2 0 0-7285 {}} {262 0 0 0-7287 {}} {592 -2 0 0-7289 {}} {80 -2 0 0-7345 {}} {80 -2 0 0-7347 {}} {80 -2 0 0-7349 {}} {80 -2 0 0-7351 {}} {80 -2 0 0-7353 {}} {80 -2 0 0-7355 {}} {80 -2 0 0-7357 {}} {80 -2 0 0-7359 {}}} CYCLES {}}
set a(0-7288) {AREA_SCORE {} NAME for:for:for:for:slc(for:for:acc.tdx(13:0))(13-3) TYPE READSLICE PAR 0-6883 XREFS 02c81ea0-983a-4c60-8851-0583a6dc08ce-420 LOC {1 0.5078709145427287 8 0.0 8 0.0 8 0.9062967766116943} PREDS {{146 0 0 0-7273 {}} {258 0 0 0-7260 {}}} SUCCS {{259 0 0 0-7289 {}}} CYCLES {}}
set a(0-7289) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(21,11,32,2048,2048,32,1) QUANTITY 1 NAME for:for:write_mem(xt:rsc(0)(7).@) TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-6883 XREFS 02c81ea0-983a-4c60-8851-0583a6dc08ce-421 LOC {6 1.0 8 0.9250374812593704 8 1.0 9 0.018740442278860625 9 0.018740442278860625} PREDS {{262 0 0 0-7289 {}} {259 0 0 0-7288 {}} {592 -2 0 0-7287 {}} {592 -2 0 0-7285 {}} {592 -2 0 0-7283 {}} {592 -2 0 0-7281 {}} {592 -2 0 0-7279 {}} {592 -2 0 0-7277 {}} {592 -2 0 0-7275 {}} {130 0 0 0-7273 {}} {258 0 0 0-7269 {}} {256 0 0 0-7124 {}} {592 -2 0 0-7124 {}} {592 -2 0 0-7122 {}} {592 -2 0 0-7120 {}} {592 -2 0 0-7118 {}} {592 -2 0 0-7116 {}} {592 -2 0 0-7114 {}} {592 -2 0 0-7112 {}} {592 -2 0 0-7110 {}} {256 0 0 0-6979 {}} {592 -2 0 0-6979 {}} {592 -2 0 0-6977 {}} {592 -2 0 0-6975 {}} {592 -2 0 0-6973 {}} {592 -2 0 0-6971 {}} {592 -2 0 0-6969 {}} {592 -2 0 0-6967 {}} {592 -2 0 0-6965 {}} {132 0 0 0-7387 {}} {592 -2 0 0-7359 {}} {592 -2 0 0-7357 {}} {592 -2 0 0-7355 {}} {592 -2 0 0-7353 {}} {592 -2 0 0-7351 {}} {592 -2 0 0-7349 {}} {592 -2 0 0-7347 {}} {592 -2 0 0-7345 {}}} SUCCS {{592 -2 0 0-6965 {}} {592 -2 0 0-6967 {}} {592 -2 0 0-6969 {}} {592 -2 0 0-6971 {}} {592 -2 0 0-6973 {}} {592 -2 0 0-6975 {}} {592 -2 0 0-6977 {}} {592 -2 0 0-6979 {}} {592 -2 0 0-7110 {}} {592 -2 0 0-7112 {}} {592 -2 0 0-7114 {}} {592 -2 0 0-7116 {}} {592 -2 0 0-7118 {}} {592 -2 0 0-7120 {}} {592 -2 0 0-7122 {}} {592 -2 0 0-7124 {}} {80 -2 0 0-7275 {}} {592 -2 0 0-7277 {}} {592 -2 0 0-7279 {}} {592 -2 0 0-7281 {}} {592 -2 0 0-7283 {}} {592 -2 0 0-7285 {}} {592 -2 0 0-7287 {}} {262 0 0 0-7289 {}} {80 -2 0 0-7345 {}} {80 -2 0 0-7347 {}} {80 -2 0 0-7349 {}} {80 -2 0 0-7351 {}} {80 -2 0 0-7353 {}} {80 -2 0 0-7355 {}} {80 -2 0 0-7357 {}} {80 -2 0 0-7359 {}}} CYCLES {}}
set a(0-7290) {AREA_SCORE {} NAME for:for:slc(for:for:acc.tdx(13:0))(2-0) TYPE READSLICE PAR 0-6883 XREFS 02c81ea0-983a-4c60-8851-0583a6dc08ce-422 LOC {1 0.5078709145427287 1 0.9999999250374814 1 0.9999999250374814 8 0.9062967766116943} PREDS {{146 0 0 0-7271 {}} {258 0 0 0-7260 {}}} SUCCS {{259 0 0 0-7291 {}}} CYCLES {}}
set a(0-7291) {AREA_SCORE {} NAME for:for:switch TYPE SELECT PAR 0-6883 XREFS 02c81ea0-983a-4c60-8851-0583a6dc08ce-423 LOC {1 0.5078709145427287 1 0.9999999250374814 1 0.9999999250374814 8 0.9062967766116943} PREDS {{259 0 0 0-7290 {}} {130 0 0 0-7271 {}}} SUCCS {{146 0 0 0-7292 {}} {130 0 0 0-7293 {}} {146 0 0 0-7294 {}} {130 0 0 0-7295 {}} {146 0 0 0-7296 {}} {130 0 0 0-7297 {}} {146 0 0 0-7298 {}} {130 0 0 0-7299 {}} {146 0 0 0-7300 {}} {130 0 0 0-7301 {}} {146 0 0 0-7302 {}} {130 0 0 0-7303 {}} {146 0 0 0-7304 {}} {130 0 0 0-7305 {}} {146 0 0 0-7306 {}} {130 0 0 0-7307 {}}} CYCLES {}}
set a(0-7292) {AREA_SCORE {} NAME for:for:for:for:slc(for:for:acc.tdx(13:0))(13-3)#9 TYPE READSLICE PAR 0-6883 XREFS 02c81ea0-983a-4c60-8851-0583a6dc08ce-424 LOC {1 0.5078709145427287 8 0.0 8 0.0 8 0.9062967766116943} PREDS {{146 0 0 0-7291 {}} {258 0 0 0-7260 {}}} SUCCS {{259 0 0 0-7293 {}}} CYCLES {}}
set a(0-7293) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport_en(6,11,32,2048,2048,32,1) QUANTITY 1 NAME for:for:write_mem(yt:rsc(0)(0).@) TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-6883 XREFS 02c81ea0-983a-4c60-8851-0583a6dc08ce-425 LOC {6 1.0 8 0.9250374812593704 8 1.0 9 0.018740442278860625 9 0.018740442278860625} PREDS {{262 0 0 0-7293 {}} {259 0 0 0-7292 {}} {130 0 0 0-7291 {}} {258 0 0 0-7269 {}} {256 0 0 0-7128 {}} {256 0 0 0-6985 {}} {132 0 0 0-7387 {}}} SUCCS {{262 0 0 0-7293 {}}} CYCLES {}}
set a(0-7294) {AREA_SCORE {} NAME for:for:for:for:slc(for:for:acc.tdx(13:0))(13-3)#10 TYPE READSLICE PAR 0-6883 XREFS 02c81ea0-983a-4c60-8851-0583a6dc08ce-426 LOC {1 0.5078709145427287 8 0.0 8 0.0 8 0.9062967766116943} PREDS {{146 0 0 0-7291 {}} {258 0 0 0-7260 {}}} SUCCS {{259 0 0 0-7295 {}}} CYCLES {}}
set a(0-7295) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport_en(7,11,32,2048,2048,32,1) QUANTITY 1 NAME for:for:write_mem(yt:rsc(0)(1).@) TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-6883 XREFS 02c81ea0-983a-4c60-8851-0583a6dc08ce-427 LOC {6 1.0 8 0.9250374812593704 8 1.0 9 0.018740442278860625 9 0.018740442278860625} PREDS {{262 0 0 0-7295 {}} {259 0 0 0-7294 {}} {130 0 0 0-7291 {}} {258 0 0 0-7269 {}} {256 0 0 0-7130 {}} {256 0 0 0-6987 {}} {132 0 0 0-7387 {}}} SUCCS {{262 0 0 0-7295 {}}} CYCLES {}}
set a(0-7296) {AREA_SCORE {} NAME for:for:for:for:slc(for:for:acc.tdx(13:0))(13-3)#11 TYPE READSLICE PAR 0-6883 XREFS 02c81ea0-983a-4c60-8851-0583a6dc08ce-428 LOC {1 0.5078709145427287 8 0.0 8 0.0 8 0.9062967766116943} PREDS {{146 0 0 0-7291 {}} {258 0 0 0-7260 {}}} SUCCS {{259 0 0 0-7297 {}}} CYCLES {}}
set a(0-7297) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport_en(8,11,32,2048,2048,32,1) QUANTITY 1 NAME for:for:write_mem(yt:rsc(0)(2).@) TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-6883 XREFS 02c81ea0-983a-4c60-8851-0583a6dc08ce-429 LOC {6 1.0 8 0.9250374812593704 8 1.0 9 0.018740442278860625 9 0.018740442278860625} PREDS {{262 0 0 0-7297 {}} {259 0 0 0-7296 {}} {130 0 0 0-7291 {}} {258 0 0 0-7269 {}} {256 0 0 0-7132 {}} {256 0 0 0-6989 {}} {132 0 0 0-7387 {}}} SUCCS {{262 0 0 0-7297 {}}} CYCLES {}}
set a(0-7298) {AREA_SCORE {} NAME for:for:for:for:slc(for:for:acc.tdx(13:0))(13-3)#12 TYPE READSLICE PAR 0-6883 XREFS 02c81ea0-983a-4c60-8851-0583a6dc08ce-430 LOC {1 0.5078709145427287 8 0.0 8 0.0 8 0.9062967766116943} PREDS {{146 0 0 0-7291 {}} {258 0 0 0-7260 {}}} SUCCS {{259 0 0 0-7299 {}}} CYCLES {}}
set a(0-7299) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport_en(9,11,32,2048,2048,32,1) QUANTITY 1 NAME for:for:write_mem(yt:rsc(0)(3).@) TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-6883 XREFS 02c81ea0-983a-4c60-8851-0583a6dc08ce-431 LOC {6 1.0 8 0.9250374812593704 8 1.0 9 0.018740442278860625 9 0.018740442278860625} PREDS {{262 0 0 0-7299 {}} {259 0 0 0-7298 {}} {130 0 0 0-7291 {}} {258 0 0 0-7269 {}} {256 0 0 0-7134 {}} {256 0 0 0-6991 {}} {132 0 0 0-7387 {}}} SUCCS {{262 0 0 0-7299 {}}} CYCLES {}}
set a(0-7300) {AREA_SCORE {} NAME for:for:for:for:slc(for:for:acc.tdx(13:0))(13-3)#13 TYPE READSLICE PAR 0-6883 XREFS 02c81ea0-983a-4c60-8851-0583a6dc08ce-432 LOC {1 0.5078709145427287 8 0.0 8 0.0 8 0.9062967766116943} PREDS {{146 0 0 0-7291 {}} {258 0 0 0-7260 {}}} SUCCS {{259 0 0 0-7301 {}}} CYCLES {}}
set a(0-7301) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport_en(10,11,32,2048,2048,32,1) QUANTITY 1 NAME for:for:write_mem(yt:rsc(0)(4).@) TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-6883 XREFS 02c81ea0-983a-4c60-8851-0583a6dc08ce-433 LOC {6 1.0 8 0.9250374812593704 8 1.0 9 0.018740442278860625 9 0.018740442278860625} PREDS {{262 0 0 0-7301 {}} {259 0 0 0-7300 {}} {130 0 0 0-7291 {}} {258 0 0 0-7269 {}} {256 0 0 0-7136 {}} {256 0 0 0-6993 {}} {132 0 0 0-7387 {}}} SUCCS {{262 0 0 0-7301 {}}} CYCLES {}}
set a(0-7302) {AREA_SCORE {} NAME for:for:for:for:slc(for:for:acc.tdx(13:0))(13-3)#14 TYPE READSLICE PAR 0-6883 XREFS 02c81ea0-983a-4c60-8851-0583a6dc08ce-434 LOC {1 0.5078709145427287 8 0.0 8 0.0 8 0.9062967766116943} PREDS {{146 0 0 0-7291 {}} {258 0 0 0-7260 {}}} SUCCS {{259 0 0 0-7303 {}}} CYCLES {}}
set a(0-7303) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport_en(11,11,32,2048,2048,32,1) QUANTITY 1 NAME for:for:write_mem(yt:rsc(0)(5).@) TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-6883 XREFS 02c81ea0-983a-4c60-8851-0583a6dc08ce-435 LOC {6 1.0 8 0.9250374812593704 8 1.0 9 0.018740442278860625 9 0.018740442278860625} PREDS {{262 0 0 0-7303 {}} {259 0 0 0-7302 {}} {130 0 0 0-7291 {}} {258 0 0 0-7269 {}} {256 0 0 0-7138 {}} {256 0 0 0-6995 {}} {132 0 0 0-7387 {}}} SUCCS {{262 0 0 0-7303 {}}} CYCLES {}}
set a(0-7304) {AREA_SCORE {} NAME for:for:for:for:slc(for:for:acc.tdx(13:0))(13-3)#15 TYPE READSLICE PAR 0-6883 XREFS 02c81ea0-983a-4c60-8851-0583a6dc08ce-436 LOC {1 0.5078709145427287 8 0.0 8 0.0 8 0.9062967766116943} PREDS {{146 0 0 0-7291 {}} {258 0 0 0-7260 {}}} SUCCS {{259 0 0 0-7305 {}}} CYCLES {}}
set a(0-7305) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport_en(12,11,32,2048,2048,32,1) QUANTITY 1 NAME for:for:write_mem(yt:rsc(0)(6).@) TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-6883 XREFS 02c81ea0-983a-4c60-8851-0583a6dc08ce-437 LOC {6 1.0 8 0.9250374812593704 8 1.0 9 0.018740442278860625 9 0.018740442278860625} PREDS {{262 0 0 0-7305 {}} {259 0 0 0-7304 {}} {130 0 0 0-7291 {}} {258 0 0 0-7269 {}} {256 0 0 0-7140 {}} {256 0 0 0-6997 {}} {132 0 0 0-7387 {}}} SUCCS {{262 0 0 0-7305 {}}} CYCLES {}}
set a(0-7306) {AREA_SCORE {} NAME for:for:for:for:slc(for:for:acc.tdx(13:0))(13-3)#1 TYPE READSLICE PAR 0-6883 XREFS 02c81ea0-983a-4c60-8851-0583a6dc08ce-438 LOC {1 0.5078709145427287 8 0.0 8 0.0 8 0.9062967766116943} PREDS {{146 0 0 0-7291 {}} {258 0 0 0-7260 {}}} SUCCS {{259 0 0 0-7307 {}}} CYCLES {}}
set a(0-7307) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport_en(13,11,32,2048,2048,32,1) QUANTITY 1 NAME for:for:write_mem(yt:rsc(0)(7).@) TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-6883 XREFS 02c81ea0-983a-4c60-8851-0583a6dc08ce-439 LOC {6 1.0 8 0.9250374812593704 8 1.0 9 0.018740442278860625 9 0.018740442278860625} PREDS {{262 0 0 0-7307 {}} {259 0 0 0-7306 {}} {130 0 0 0-7291 {}} {258 0 0 0-7269 {}} {256 0 0 0-7142 {}} {256 0 0 0-6999 {}} {132 0 0 0-7387 {}}} SUCCS {{262 0 0 0-7307 {}}} CYCLES {}}
set a(0-7308) {AREA_SCORE 13.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(13,0,13,0,14) QUANTITY 2 NAME for:for:acc TYPE ACCU DELAY {1.08 ns} PAR 0-6883 XREFS 02c81ea0-983a-4c60-8851-0583a6dc08ce-440 LOC {1 0.3054721889055472 1 0.7976011994002999 1 0.7976011994002999 1 0.9999998125937033 8 0.7010867691154423} PREDS {{258 0 0 0-6955 {}} {258 0 0 0-6948 {}}} SUCCS {{258 0 0 0-7326 {}}} CYCLES {}}
set a(0-7309) {AREA_SCORE {} NAME for:for:asn#4 TYPE ASSIGN DELAY {0.00 ns} PAR 0-6883 XREFS 02c81ea0-983a-4c60-8851-0583a6dc08ce-441 LOC {0 0.9999999250374814 1 0.10653283358320839 1 0.10653283358320839 1 0.10653283358320839 7 0.10653283358320839} PREDS {} SUCCS {{258 0 0 0-7325 {}}} CYCLES {}}
set a(0-7310) {AREA_SCORE {} NAME nn:asn TYPE ASSIGN DELAY {0.00 ns} PAR 0-6883 XREFS 02c81ea0-983a-4c60-8851-0583a6dc08ce-442 LOC {0 0.9999999250374814 1 0.10653283358320839 1 0.10653283358320839 1 0.10653283358320839 7 0.10653283358320839} PREDS {} SUCCS {{258 0 0 0-7324 {}}} CYCLES {}}
set a(0-7311) {AREA_SCORE {} NAME nn:asn#1 TYPE ASSIGN DELAY {0.00 ns} PAR 0-6883 XREFS 02c81ea0-983a-4c60-8851-0583a6dc08ce-443 LOC {0 0.9999999250374814 1 0.10653283358320839 1 0.10653283358320839 1 0.10653283358320839 7 0.10653283358320839} PREDS {} SUCCS {{258 0 0 0-7324 {}}} CYCLES {}}
set a(0-7312) {AREA_SCORE {} NAME nn:asn#2 TYPE ASSIGN DELAY {0.00 ns} PAR 0-6883 XREFS 02c81ea0-983a-4c60-8851-0583a6dc08ce-444 LOC {0 0.9999999250374814 1 0.10653283358320839 1 0.10653283358320839 1 0.10653283358320839 7 0.10653283358320839} PREDS {} SUCCS {{258 0 0 0-7324 {}}} CYCLES {}}
set a(0-7313) {AREA_SCORE {} NAME nn:asn#3 TYPE ASSIGN DELAY {0.00 ns} PAR 0-6883 XREFS 02c81ea0-983a-4c60-8851-0583a6dc08ce-445 LOC {0 0.9999999250374814 1 0.10653283358320839 1 0.10653283358320839 1 0.10653283358320839 7 0.10653283358320839} PREDS {} SUCCS {{258 0 0 0-7324 {}}} CYCLES {}}
set a(0-7314) {AREA_SCORE {} NAME nn:asn#4 TYPE ASSIGN DELAY {0.00 ns} PAR 0-6883 XREFS 02c81ea0-983a-4c60-8851-0583a6dc08ce-446 LOC {0 0.9999999250374814 1 0.10653283358320839 1 0.10653283358320839 1 0.10653283358320839 7 0.10653283358320839} PREDS {} SUCCS {{258 0 0 0-7324 {}}} CYCLES {}}
set a(0-7315) {AREA_SCORE {} NAME nn:asn#5 TYPE ASSIGN DELAY {0.00 ns} PAR 0-6883 XREFS 02c81ea0-983a-4c60-8851-0583a6dc08ce-447 LOC {0 0.9999999250374814 1 0.10653283358320839 1 0.10653283358320839 1 0.10653283358320839 7 0.10653283358320839} PREDS {} SUCCS {{258 0 0 0-7324 {}}} CYCLES {}}
set a(0-7316) {AREA_SCORE {} NAME nn:asn#6 TYPE ASSIGN DELAY {0.00 ns} PAR 0-6883 XREFS 02c81ea0-983a-4c60-8851-0583a6dc08ce-448 LOC {0 0.9999999250374814 1 0.10653283358320839 1 0.10653283358320839 1 0.10653283358320839 7 0.10653283358320839} PREDS {} SUCCS {{258 0 0 0-7324 {}}} CYCLES {}}
set a(0-7317) {AREA_SCORE {} NAME nn:asn#7 TYPE ASSIGN DELAY {0.00 ns} PAR 0-6883 XREFS 02c81ea0-983a-4c60-8851-0583a6dc08ce-449 LOC {0 0.9999999250374814 1 0.10653283358320839 1 0.10653283358320839 1 0.10653283358320839 7 0.10653283358320839} PREDS {} SUCCS {{258 0 0 0-7324 {}}} CYCLES {}}
set a(0-7318) {AREA_SCORE {} NAME nn:asn#8 TYPE ASSIGN DELAY {0.00 ns} PAR 0-6883 XREFS 02c81ea0-983a-4c60-8851-0583a6dc08ce-450 LOC {0 0.9999999250374814 1 0.10653283358320839 1 0.10653283358320839 1 0.10653283358320839 7 0.10653283358320839} PREDS {} SUCCS {{258 0 0 0-7324 {}}} CYCLES {}}
set a(0-7319) {AREA_SCORE {} NAME nn:asn#9 TYPE ASSIGN DELAY {0.00 ns} PAR 0-6883 XREFS 02c81ea0-983a-4c60-8851-0583a6dc08ce-451 LOC {0 0.9999999250374814 1 0.10653283358320839 1 0.10653283358320839 1 0.10653283358320839 7 0.10653283358320839} PREDS {} SUCCS {{258 0 0 0-7324 {}}} CYCLES {}}
set a(0-7320) {AREA_SCORE {} NAME nn:asn#10 TYPE ASSIGN DELAY {0.00 ns} PAR 0-6883 XREFS 02c81ea0-983a-4c60-8851-0583a6dc08ce-452 LOC {0 0.9999999250374814 1 0.10653283358320839 1 0.10653283358320839 1 0.10653283358320839 7 0.10653283358320839} PREDS {} SUCCS {{258 0 0 0-7324 {}}} CYCLES {}}
set a(0-7321) {AREA_SCORE {} NAME nn:asn#11 TYPE ASSIGN DELAY {0.00 ns} PAR 0-6883 XREFS 02c81ea0-983a-4c60-8851-0583a6dc08ce-453 LOC {0 0.9999999250374814 1 0.10653283358320839 1 0.10653283358320839 1 0.10653283358320839 7 0.10653283358320839} PREDS {} SUCCS {{258 0 0 0-7324 {}}} CYCLES {}}
set a(0-7322) {AREA_SCORE {} NAME nn:asn#12 TYPE ASSIGN DELAY {0.00 ns} PAR 0-6883 XREFS 02c81ea0-983a-4c60-8851-0583a6dc08ce-454 LOC {0 0.9999999250374814 1 0.10653283358320839 1 0.10653283358320839 1 0.10653283358320839 7 0.10653283358320839} PREDS {} SUCCS {{258 0 0 0-7324 {}}} CYCLES {}}
set a(0-7323) {AREA_SCORE {} NAME nn:asn#13 TYPE ASSIGN DELAY {0.00 ns} PAR 0-6883 XREFS 02c81ea0-983a-4c60-8851-0583a6dc08ce-455 LOC {0 0.9999999250374814 1 0.10653283358320839 1 0.10653283358320839 1 0.10653283358320839 7 0.10653283358320839} PREDS {} SUCCS {{259 0 0 0-7324 {}}} CYCLES {}}
set a(0-7324) {AREA_SCORE {} NAME nn:conc TYPE CONCATENATE PAR 0-6883 XREFS 02c81ea0-983a-4c60-8851-0583a6dc08ce-456 LOC {0 0.9999999250374814 1 0.10653283358320839 1 0.10653283358320839 7 0.10653283358320839} PREDS {{259 0 0 0-7323 {}} {258 0 0 0-7322 {}} {258 0 0 0-7321 {}} {258 0 0 0-7320 {}} {258 0 0 0-7319 {}} {258 0 0 0-7318 {}} {258 0 0 0-7317 {}} {258 0 0 0-7316 {}} {258 0 0 0-7315 {}} {258 0 0 0-7314 {}} {258 0 0 0-7313 {}} {258 0 0 0-7312 {}} {258 0 0 0-7311 {}} {258 0 0 0-7310 {}}} SUCCS {{259 0 0 0-7325 {}}} CYCLES {}}
set a(0-7325) {AREA_SCORE 1840.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_mul(32,0,32,0,32) QUANTITY 1 NAME for:for:mul TYPE MUL DELAY {4.77 ns} PAR 0-6883 XREFS 02c81ea0-983a-4c60-8851-0583a6dc08ce-457 LOC {1 0.0 1 0.10653283358320839 1 0.10653283358320839 1 0.9999997983508246 7 0.9999997983508246} PREDS {{259 0 0 0-7324 {}} {258 0 0 0-7309 {}}} SUCCS {{259 0 0 0-7326 {}}} CYCLES {}}
set a(0-7326) {AREA_SCORE 14.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(14,0,14,0,14) QUANTITY 3 NAME for:for:for:for:acc#1 TYPE ACCU DELAY {1.09 ns} PAR 0-6883 XREFS 02c81ea0-983a-4c60-8851-0583a6dc08ce-458 LOC {2 0.0 2 0.7947900299850075 2 0.7947900299850075 2 0.9999997376311844 8 0.9062965892053975} PREDS {{259 0 0 0-7325 {}} {258 0 0 0-7308 {}}} SUCCS {{258 0 0 0-7342 {}} {258 0 0 0-7344 {}} {258 0 0 0-7346 {}} {258 0 0 0-7348 {}} {258 0 0 0-7350 {}} {258 0 0 0-7352 {}} {258 0 0 0-7354 {}} {258 0 0 0-7356 {}} {258 0 0 0-7358 {}} {258 0 0 0-7360 {}} {258 0 0 0-7362 {}} {258 0 0 0-7364 {}} {258 0 0 0-7366 {}} {258 0 0 0-7368 {}} {258 0 0 0-7370 {}} {258 0 0 0-7372 {}} {258 0 0 0-7374 {}} {258 0 0 0-7376 {}}} CYCLES {}}
set a(0-7327) {AREA_SCORE {} NAME for:for:b:not#2 TYPE NOT PAR 0-6883 XREFS 02c81ea0-983a-4c60-8851-0583a6dc08ce-459 LOC {5 0.7852323838080959 7 0.7441903298350825 7 0.7441903298350825 8 0.37968508245877064} PREDS {{258 0 0 0-7259 {}}} SUCCS {{259 0 0 0-7328 {}}} CYCLES {}}
set a(0-7328) {AREA_SCORE 32.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(32,0,32,0,32) QUANTITY 6 NAME for:for:acc#5 TYPE ACCU DELAY {1.36 ns} PAR 0-6883 XREFS 02c81ea0-983a-4c60-8851-0583a6dc08ce-460 LOC {6 0.0 7 0.7441903298350825 7 0.7441903298350825 7 0.9999997376311844 8 0.6354944902548727} PREDS {{259 0 0 0-7327 {}} {258 0 0 0-7100 {}}} SUCCS {{259 0 0 0-7329 {}} {258 0 0 0-7331 {}} {258 0 0 0-7334 {}} {258 0 0 0-7338 {}}} CYCLES {}}
set a(0-7329) {AREA_SCORE {} NAME operator<<32,true>:slc()(32) TYPE READSLICE PAR 0-6883 XREFS 02c81ea0-983a-4c60-8851-0583a6dc08ce-461 LOC {6 0.2558095952023988 7 0.9999999250374814 7 0.9999999250374814 8 0.6354946776611694} PREDS {{259 0 0 0-7328 {}}} SUCCS {{259 0 0 0-7330 {}}} CYCLES {}}
set a(0-7330) {AREA_SCORE {} NAME modulo_sub:qsel TYPE SELECT PAR 0-6883 XREFS 02c81ea0-983a-4c60-8851-0583a6dc08ce-462 LOC {6 0.2558095952023988 7 0.9999999250374814 7 0.9999999250374814 8 0.6354946776611694} PREDS {{259 0 0 0-7329 {}}} SUCCS {{146 0 0 0-7331 {}} {146 0 0 0-7332 {}} {146 0 0 0-7333 {}} {146 0 0 0-7334 {}} {146 0 0 0-7335 {}}} CYCLES {}}
set a(0-7331) {AREA_SCORE {} NAME modulo_sub:qif:slc(modulo_sub:base)(30-0) TYPE READSLICE PAR 0-6883 XREFS 02c81ea0-983a-4c60-8851-0583a6dc08ce-463 LOC {6 0.2558095952023988 8 0.0 8 0.0 8 0.6354946776611694} PREDS {{146 0 0 0-7330 {}} {258 0 0 0-7328 {}}} SUCCS {{259 0 0 0-7332 {}}} CYCLES {}}
set a(0-7332) {AREA_SCORE {} NAME modulo_sub:qif:conc TYPE CONCATENATE PAR 0-6883 XREFS 02c81ea0-983a-4c60-8851-0583a6dc08ce-464 LOC {6 0.2558095952023988 8 0.6354946776611694 8 0.6354946776611694 8 0.6354946776611694} PREDS {{259 0 0 0-7331 {}} {146 0 0 0-7330 {}}} SUCCS {{259 0 0 0-7333 {}}} CYCLES {}}
set a(0-7333) {AREA_SCORE 32.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(32,0,32,0,32) QUANTITY 6 NAME modulo_sub:qif:acc TYPE ACCU DELAY {1.36 ns} PAR 0-6883 XREFS 02c81ea0-983a-4c60-8851-0583a6dc08ce-465 LOC {6 0.2558095952023988 8 0.6354946776611694 8 0.6354946776611694 8 0.8913040854572714 8 0.8913040854572714} PREDS {{259 0 0 0-7332 {}} {146 0 0 0-7330 {}}} SUCCS {{258 0 0 0-7339 {}}} CYCLES {}}
set a(0-7334) {AREA_SCORE {} NAME modulo_sub:qelse:slc(modulo_sub:base)(30-0) TYPE READSLICE PAR 0-6883 XREFS 02c81ea0-983a-4c60-8851-0583a6dc08ce-466 LOC {6 0.2558095952023988 8 0.0 8 0.0 8 0.8913042728635683} PREDS {{146 0 0 0-7330 {}} {258 0 0 0-7328 {}}} SUCCS {{259 0 0 0-7335 {}}} CYCLES {}}
set a(0-7335) {AREA_SCORE {} NAME modulo_sub:qelse:conc TYPE CONCATENATE PAR 0-6883 XREFS 02c81ea0-983a-4c60-8851-0583a6dc08ce-467 LOC {6 0.2558095952023988 8 0.0 8 0.0 8 0.8913042728635683} PREDS {{259 0 0 0-7334 {}} {146 0 0 0-7330 {}}} SUCCS {{259 0 0 0-7336 {}}} CYCLES {}}
set a(0-7336) {AREA_SCORE {} NAME modulo_sub:slc(modulo_sub:_qr.sva#1)(30-0) TYPE READSLICE PAR 0-6883 XREFS 02c81ea0-983a-4c60-8851-0583a6dc08ce-468 LOC {6 0.2558095952023988 8 0.0 8 0.0 8 0.8913042728635683} PREDS {{259 0 0 0-7335 {}} {258 0 0 0-6906 {}}} SUCCS {{259 0 0 0-7337 {}}} CYCLES {}}
set a(0-7337) {AREA_SCORE {} NAME modulo_sub:exu TYPE PADZEROES PAR 0-6883 XREFS 02c81ea0-983a-4c60-8851-0583a6dc08ce-469 LOC {6 0.2558095952023988 8 0.8913042728635683 8 0.8913042728635683 8 0.8913042728635683} PREDS {{259 0 0 0-7336 {}}} SUCCS {{258 0 0 0-7339 {}}} CYCLES {}}
set a(0-7338) {AREA_SCORE {} NAME operator<<32,true>:slc()(32)#1 TYPE READSLICE PAR 0-6883 XREFS 02c81ea0-983a-4c60-8851-0583a6dc08ce-470 LOC {6 0.2558095952023988 8 0.0 8 0.0 8 0.8913042728635683} PREDS {{258 0 0 0-7328 {}}} SUCCS {{259 0 0 0-7339 {}}} CYCLES {}}
set a(0-7339) {AREA_SCORE 32.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_mux(32,1,2) QUANTITY 3 NAME modulo_sub:mux TYPE MUX DELAY {0.08 ns} PAR 0-6883 XREFS 02c81ea0-983a-4c60-8851-0583a6dc08ce-471 LOC {6 0.5116191904047976 8 0.8913042728635683 8 0.8913042728635683 8 0.9062965892053974 8 0.9062965892053974} PREDS {{259 0 0 0-7338 {}} {258 0 0 0-7337 {}} {258 0 0 0-7333 {}} {258 0 0 0-6907 {}}} SUCCS {{258 0 0 0-7345 {}} {258 0 0 0-7347 {}} {258 0 0 0-7349 {}} {258 0 0 0-7351 {}} {258 0 0 0-7353 {}} {258 0 0 0-7355 {}} {258 0 0 0-7357 {}} {258 0 0 0-7359 {}} {258 0 0 0-7363 {}} {258 0 0 0-7365 {}} {258 0 0 0-7367 {}} {258 0 0 0-7369 {}} {258 0 0 0-7371 {}} {258 0 0 0-7373 {}} {258 0 0 0-7375 {}} {258 0 0 0-7377 {}}} CYCLES {}}
set a(0-7340) {AREA_SCORE {} NAME for:for:asn#5 TYPE ASSIGN DELAY {0.00 ns} PAR 0-6883 XREFS 02c81ea0-983a-4c60-8851-0583a6dc08ce-472 LOC {0 0.9999999250374814 0 0.9999999250374814 0 0.9999999250374814 0 0.9999999250374814 8 0.9062967766116943} PREDS {} SUCCS {{259 0 0 0-7341 {}}} CYCLES {}}
set a(0-7341) {AREA_SCORE {} NAME for:for:drf(x)#1 TYPE SELECT PAR 0-6883 XREFS 02c81ea0-983a-4c60-8851-0583a6dc08ce-473 LOC {0 0.9999999250374814 0 0.9999999250374814 0 0.9999999250374814 8 0.9062967766116943} PREDS {{259 0 0 0-7340 {}}} SUCCS {{146 0 0 0-7342 {}} {130 0 0 0-7343 {}} {146 0 0 0-7360 {}} {130 0 0 0-7361 {}}} CYCLES {}}
set a(0-7342) {AREA_SCORE {} NAME for:for:slc(for:for:acc.tdx#1(13:0))(2-0)#1 TYPE READSLICE PAR 0-6883 XREFS 02c81ea0-983a-4c60-8851-0583a6dc08ce-474 LOC {2 0.20520989505247378 2 0.9999999250374814 2 0.9999999250374814 8 0.9062967766116943} PREDS {{146 0 0 0-7341 {}} {258 0 0 0-7326 {}}} SUCCS {{259 0 0 0-7343 {}}} CYCLES {}}
set a(0-7343) {AREA_SCORE {} NAME for:for:switch#3 TYPE SELECT PAR 0-6883 XREFS 02c81ea0-983a-4c60-8851-0583a6dc08ce-475 LOC {2 0.20520989505247378 2 0.9999999250374814 2 0.9999999250374814 8 0.9062967766116943} PREDS {{259 0 0 0-7342 {}} {130 0 0 0-7341 {}}} SUCCS {{146 0 0 0-7344 {}} {130 0 0 0-7345 {}} {146 0 0 0-7346 {}} {130 0 0 0-7347 {}} {146 0 0 0-7348 {}} {130 0 0 0-7349 {}} {146 0 0 0-7350 {}} {130 0 0 0-7351 {}} {146 0 0 0-7352 {}} {130 0 0 0-7353 {}} {146 0 0 0-7354 {}} {130 0 0 0-7355 {}} {146 0 0 0-7356 {}} {130 0 0 0-7357 {}} {146 0 0 0-7358 {}} {130 0 0 0-7359 {}}} CYCLES {}}
set a(0-7344) {AREA_SCORE {} NAME for:for:for:for:slc(for:for:acc.tdx#1(13:0))(13-3)#2 TYPE READSLICE PAR 0-6883 XREFS 02c81ea0-983a-4c60-8851-0583a6dc08ce-476 LOC {2 0.20520989505247378 8 0.0 8 0.0 8 0.9062967766116943} PREDS {{146 0 0 0-7343 {}} {258 0 0 0-7326 {}}} SUCCS {{259 0 0 0-7345 {}}} CYCLES {}}
set a(0-7345) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(14,11,32,2048,2048,32,1) QUANTITY 1 NAME for:for:write_mem(xt:rsc(0)(0).@)#1 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-6883 XREFS 02c81ea0-983a-4c60-8851-0583a6dc08ce-477 LOC {6 1.0 8 0.9250374812593704 8 1.0 9 0.018740442278860625 9 0.018740442278860625} PREDS {{262 0 0 0-7345 {}} {259 0 0 0-7344 {}} {130 0 0 0-7343 {}} {258 0 0 0-7339 {}} {80 -2 0 0-7289 {}} {80 -2 0 0-7287 {}} {80 -2 0 0-7285 {}} {80 -2 0 0-7283 {}} {80 -2 0 0-7281 {}} {80 -2 0 0-7279 {}} {80 -2 0 0-7277 {}} {80 -2 0 0-7275 {}} {80 -2 0 0-7124 {}} {80 -2 0 0-7122 {}} {80 -2 0 0-7120 {}} {80 -2 0 0-7118 {}} {80 -2 0 0-7116 {}} {80 -2 0 0-7114 {}} {80 -2 0 0-7112 {}} {256 0 0 0-7110 {}} {80 -2 0 0-7110 {}} {80 -2 0 0-6979 {}} {80 -2 0 0-6977 {}} {80 -2 0 0-6975 {}} {80 -2 0 0-6973 {}} {80 -2 0 0-6971 {}} {80 -2 0 0-6969 {}} {80 -2 0 0-6967 {}} {256 0 0 0-6965 {}} {80 -2 0 0-6965 {}} {132 0 0 0-7387 {}} {80 -2 0 0-7359 {}} {80 -2 0 0-7357 {}} {80 -2 0 0-7355 {}} {80 -2 0 0-7353 {}} {80 -2 0 0-7351 {}} {80 -2 0 0-7349 {}} {80 -2 0 0-7347 {}}} SUCCS {{262 0 0 0-6965 {}} {592 -2 0 0-6965 {}} {592 -2 0 0-6967 {}} {592 -2 0 0-6969 {}} {592 -2 0 0-6971 {}} {592 -2 0 0-6973 {}} {592 -2 0 0-6975 {}} {592 -2 0 0-6977 {}} {592 -2 0 0-6979 {}} {592 -2 0 0-7110 {}} {592 -2 0 0-7112 {}} {592 -2 0 0-7114 {}} {592 -2 0 0-7116 {}} {592 -2 0 0-7118 {}} {592 -2 0 0-7120 {}} {592 -2 0 0-7122 {}} {592 -2 0 0-7124 {}} {80 -2 0 0-7275 {}} {592 -2 0 0-7277 {}} {592 -2 0 0-7279 {}} {592 -2 0 0-7281 {}} {592 -2 0 0-7283 {}} {592 -2 0 0-7285 {}} {592 -2 0 0-7287 {}} {592 -2 0 0-7289 {}} {262 0 0 0-7345 {}} {80 -2 0 0-7347 {}} {80 -2 0 0-7349 {}} {80 -2 0 0-7351 {}} {80 -2 0 0-7353 {}} {80 -2 0 0-7355 {}} {80 -2 0 0-7357 {}} {80 -2 0 0-7359 {}}} CYCLES {}}
set a(0-7346) {AREA_SCORE {} NAME for:for:for:for:slc(for:for:acc.tdx#1(13:0))(13-3)#3 TYPE READSLICE PAR 0-6883 XREFS 02c81ea0-983a-4c60-8851-0583a6dc08ce-478 LOC {2 0.20520989505247378 8 0.0 8 0.0 8 0.9062967766116943} PREDS {{146 0 0 0-7343 {}} {258 0 0 0-7326 {}}} SUCCS {{259 0 0 0-7347 {}}} CYCLES {}}
set a(0-7347) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(15,11,32,2048,2048,32,1) QUANTITY 1 NAME for:for:write_mem(xt:rsc(0)(1).@)#1 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-6883 XREFS 02c81ea0-983a-4c60-8851-0583a6dc08ce-479 LOC {6 1.0 8 0.9250374812593704 8 1.0 9 0.018740442278860625 9 0.018740442278860625} PREDS {{262 0 0 0-7347 {}} {259 0 0 0-7346 {}} {80 -2 0 0-7345 {}} {130 0 0 0-7343 {}} {258 0 0 0-7339 {}} {80 -2 0 0-7289 {}} {80 -2 0 0-7287 {}} {80 -2 0 0-7285 {}} {80 -2 0 0-7283 {}} {80 -2 0 0-7281 {}} {80 -2 0 0-7279 {}} {80 -2 0 0-7277 {}} {80 -2 0 0-7275 {}} {80 -2 0 0-7124 {}} {80 -2 0 0-7122 {}} {80 -2 0 0-7120 {}} {80 -2 0 0-7118 {}} {80 -2 0 0-7116 {}} {80 -2 0 0-7114 {}} {256 0 0 0-7112 {}} {80 -2 0 0-7112 {}} {80 -2 0 0-7110 {}} {80 -2 0 0-6979 {}} {80 -2 0 0-6977 {}} {80 -2 0 0-6975 {}} {80 -2 0 0-6973 {}} {80 -2 0 0-6971 {}} {80 -2 0 0-6969 {}} {256 0 0 0-6967 {}} {80 -2 0 0-6967 {}} {80 -2 0 0-6965 {}} {132 0 0 0-7387 {}} {80 -2 0 0-7359 {}} {80 -2 0 0-7357 {}} {80 -2 0 0-7355 {}} {80 -2 0 0-7353 {}} {80 -2 0 0-7351 {}} {80 -2 0 0-7349 {}}} SUCCS {{592 -2 0 0-6965 {}} {592 -2 0 0-6967 {}} {592 -2 0 0-6969 {}} {592 -2 0 0-6971 {}} {592 -2 0 0-6973 {}} {592 -2 0 0-6975 {}} {592 -2 0 0-6977 {}} {592 -2 0 0-6979 {}} {592 -2 0 0-7110 {}} {592 -2 0 0-7112 {}} {592 -2 0 0-7114 {}} {592 -2 0 0-7116 {}} {592 -2 0 0-7118 {}} {592 -2 0 0-7120 {}} {592 -2 0 0-7122 {}} {592 -2 0 0-7124 {}} {80 -2 0 0-7275 {}} {592 -2 0 0-7277 {}} {592 -2 0 0-7279 {}} {592 -2 0 0-7281 {}} {592 -2 0 0-7283 {}} {592 -2 0 0-7285 {}} {592 -2 0 0-7287 {}} {592 -2 0 0-7289 {}} {80 -2 0 0-7345 {}} {262 0 0 0-7347 {}} {80 -2 0 0-7349 {}} {80 -2 0 0-7351 {}} {80 -2 0 0-7353 {}} {80 -2 0 0-7355 {}} {80 -2 0 0-7357 {}} {80 -2 0 0-7359 {}}} CYCLES {}}
set a(0-7348) {AREA_SCORE {} NAME for:for:for:for:slc(for:for:acc.tdx#1(13:0))(13-3)#4 TYPE READSLICE PAR 0-6883 XREFS 02c81ea0-983a-4c60-8851-0583a6dc08ce-480 LOC {2 0.20520989505247378 8 0.0 8 0.0 8 0.9062967766116943} PREDS {{146 0 0 0-7343 {}} {258 0 0 0-7326 {}}} SUCCS {{259 0 0 0-7349 {}}} CYCLES {}}
set a(0-7349) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(16,11,32,2048,2048,32,1) QUANTITY 1 NAME for:for:write_mem(xt:rsc(0)(2).@)#1 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-6883 XREFS 02c81ea0-983a-4c60-8851-0583a6dc08ce-481 LOC {6 1.0 8 0.9250374812593704 8 1.0 9 0.018740442278860625 9 0.018740442278860625} PREDS {{262 0 0 0-7349 {}} {259 0 0 0-7348 {}} {80 -2 0 0-7347 {}} {80 -2 0 0-7345 {}} {130 0 0 0-7343 {}} {258 0 0 0-7339 {}} {80 -2 0 0-7289 {}} {80 -2 0 0-7287 {}} {80 -2 0 0-7285 {}} {80 -2 0 0-7283 {}} {80 -2 0 0-7281 {}} {80 -2 0 0-7279 {}} {80 -2 0 0-7277 {}} {80 -2 0 0-7275 {}} {80 -2 0 0-7124 {}} {80 -2 0 0-7122 {}} {80 -2 0 0-7120 {}} {80 -2 0 0-7118 {}} {80 -2 0 0-7116 {}} {256 0 0 0-7114 {}} {80 -2 0 0-7114 {}} {80 -2 0 0-7112 {}} {80 -2 0 0-7110 {}} {80 -2 0 0-6979 {}} {80 -2 0 0-6977 {}} {80 -2 0 0-6975 {}} {80 -2 0 0-6973 {}} {80 -2 0 0-6971 {}} {256 0 0 0-6969 {}} {80 -2 0 0-6969 {}} {80 -2 0 0-6967 {}} {80 -2 0 0-6965 {}} {132 0 0 0-7387 {}} {80 -2 0 0-7359 {}} {80 -2 0 0-7357 {}} {80 -2 0 0-7355 {}} {80 -2 0 0-7353 {}} {80 -2 0 0-7351 {}}} SUCCS {{592 -2 0 0-6965 {}} {592 -2 0 0-6967 {}} {592 -2 0 0-6969 {}} {592 -2 0 0-6971 {}} {592 -2 0 0-6973 {}} {592 -2 0 0-6975 {}} {592 -2 0 0-6977 {}} {592 -2 0 0-6979 {}} {592 -2 0 0-7110 {}} {592 -2 0 0-7112 {}} {592 -2 0 0-7114 {}} {592 -2 0 0-7116 {}} {592 -2 0 0-7118 {}} {592 -2 0 0-7120 {}} {592 -2 0 0-7122 {}} {592 -2 0 0-7124 {}} {80 -2 0 0-7275 {}} {592 -2 0 0-7277 {}} {592 -2 0 0-7279 {}} {592 -2 0 0-7281 {}} {592 -2 0 0-7283 {}} {592 -2 0 0-7285 {}} {592 -2 0 0-7287 {}} {592 -2 0 0-7289 {}} {80 -2 0 0-7345 {}} {80 -2 0 0-7347 {}} {262 0 0 0-7349 {}} {80 -2 0 0-7351 {}} {80 -2 0 0-7353 {}} {80 -2 0 0-7355 {}} {80 -2 0 0-7357 {}} {80 -2 0 0-7359 {}}} CYCLES {}}
set a(0-7350) {AREA_SCORE {} NAME for:for:for:for:slc(for:for:acc.tdx#1(13:0))(13-3)#5 TYPE READSLICE PAR 0-6883 XREFS 02c81ea0-983a-4c60-8851-0583a6dc08ce-482 LOC {2 0.20520989505247378 8 0.0 8 0.0 8 0.9062967766116943} PREDS {{146 0 0 0-7343 {}} {258 0 0 0-7326 {}}} SUCCS {{259 0 0 0-7351 {}}} CYCLES {}}
set a(0-7351) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(17,11,32,2048,2048,32,1) QUANTITY 1 NAME for:for:write_mem(xt:rsc(0)(3).@)#1 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-6883 XREFS 02c81ea0-983a-4c60-8851-0583a6dc08ce-483 LOC {6 1.0 8 0.9250374812593704 8 1.0 9 0.018740442278860625 9 0.018740442278860625} PREDS {{262 0 0 0-7351 {}} {259 0 0 0-7350 {}} {80 -2 0 0-7349 {}} {80 -2 0 0-7347 {}} {80 -2 0 0-7345 {}} {130 0 0 0-7343 {}} {258 0 0 0-7339 {}} {80 -2 0 0-7289 {}} {80 -2 0 0-7287 {}} {80 -2 0 0-7285 {}} {80 -2 0 0-7283 {}} {80 -2 0 0-7281 {}} {80 -2 0 0-7279 {}} {80 -2 0 0-7277 {}} {80 -2 0 0-7275 {}} {80 -2 0 0-7124 {}} {80 -2 0 0-7122 {}} {80 -2 0 0-7120 {}} {80 -2 0 0-7118 {}} {256 0 0 0-7116 {}} {80 -2 0 0-7116 {}} {80 -2 0 0-7114 {}} {80 -2 0 0-7112 {}} {80 -2 0 0-7110 {}} {80 -2 0 0-6979 {}} {80 -2 0 0-6977 {}} {80 -2 0 0-6975 {}} {80 -2 0 0-6973 {}} {256 0 0 0-6971 {}} {80 -2 0 0-6971 {}} {80 -2 0 0-6969 {}} {80 -2 0 0-6967 {}} {80 -2 0 0-6965 {}} {132 0 0 0-7387 {}} {80 -2 0 0-7359 {}} {80 -2 0 0-7357 {}} {80 -2 0 0-7355 {}} {80 -2 0 0-7353 {}}} SUCCS {{592 -2 0 0-6965 {}} {592 -2 0 0-6967 {}} {592 -2 0 0-6969 {}} {592 -2 0 0-6971 {}} {592 -2 0 0-6973 {}} {592 -2 0 0-6975 {}} {592 -2 0 0-6977 {}} {592 -2 0 0-6979 {}} {592 -2 0 0-7110 {}} {592 -2 0 0-7112 {}} {592 -2 0 0-7114 {}} {592 -2 0 0-7116 {}} {592 -2 0 0-7118 {}} {592 -2 0 0-7120 {}} {592 -2 0 0-7122 {}} {592 -2 0 0-7124 {}} {80 -2 0 0-7275 {}} {592 -2 0 0-7277 {}} {592 -2 0 0-7279 {}} {592 -2 0 0-7281 {}} {592 -2 0 0-7283 {}} {592 -2 0 0-7285 {}} {592 -2 0 0-7287 {}} {592 -2 0 0-7289 {}} {80 -2 0 0-7345 {}} {80 -2 0 0-7347 {}} {80 -2 0 0-7349 {}} {262 0 0 0-7351 {}} {80 -2 0 0-7353 {}} {80 -2 0 0-7355 {}} {80 -2 0 0-7357 {}} {80 -2 0 0-7359 {}}} CYCLES {}}
set a(0-7352) {AREA_SCORE {} NAME for:for:for:for:slc(for:for:acc.tdx#1(13:0))(13-3)#6 TYPE READSLICE PAR 0-6883 XREFS 02c81ea0-983a-4c60-8851-0583a6dc08ce-484 LOC {2 0.20520989505247378 8 0.0 8 0.0 8 0.9062967766116943} PREDS {{146 0 0 0-7343 {}} {258 0 0 0-7326 {}}} SUCCS {{259 0 0 0-7353 {}}} CYCLES {}}
set a(0-7353) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(18,11,32,2048,2048,32,1) QUANTITY 1 NAME for:for:write_mem(xt:rsc(0)(4).@)#1 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-6883 XREFS 02c81ea0-983a-4c60-8851-0583a6dc08ce-485 LOC {6 1.0 8 0.9250374812593704 8 1.0 9 0.018740442278860625 9 0.018740442278860625} PREDS {{262 0 0 0-7353 {}} {259 0 0 0-7352 {}} {80 -2 0 0-7351 {}} {80 -2 0 0-7349 {}} {80 -2 0 0-7347 {}} {80 -2 0 0-7345 {}} {130 0 0 0-7343 {}} {258 0 0 0-7339 {}} {80 -2 0 0-7289 {}} {80 -2 0 0-7287 {}} {80 -2 0 0-7285 {}} {80 -2 0 0-7283 {}} {80 -2 0 0-7281 {}} {80 -2 0 0-7279 {}} {80 -2 0 0-7277 {}} {80 -2 0 0-7275 {}} {80 -2 0 0-7124 {}} {80 -2 0 0-7122 {}} {80 -2 0 0-7120 {}} {256 0 0 0-7118 {}} {80 -2 0 0-7118 {}} {80 -2 0 0-7116 {}} {80 -2 0 0-7114 {}} {80 -2 0 0-7112 {}} {80 -2 0 0-7110 {}} {80 -2 0 0-6979 {}} {80 -2 0 0-6977 {}} {80 -2 0 0-6975 {}} {256 0 0 0-6973 {}} {80 -2 0 0-6973 {}} {80 -2 0 0-6971 {}} {80 -2 0 0-6969 {}} {80 -2 0 0-6967 {}} {80 -2 0 0-6965 {}} {132 0 0 0-7387 {}} {80 -2 0 0-7359 {}} {80 -2 0 0-7357 {}} {80 -2 0 0-7355 {}}} SUCCS {{592 -2 0 0-6965 {}} {592 -2 0 0-6967 {}} {592 -2 0 0-6969 {}} {592 -2 0 0-6971 {}} {592 -2 0 0-6973 {}} {592 -2 0 0-6975 {}} {592 -2 0 0-6977 {}} {592 -2 0 0-6979 {}} {592 -2 0 0-7110 {}} {592 -2 0 0-7112 {}} {592 -2 0 0-7114 {}} {592 -2 0 0-7116 {}} {592 -2 0 0-7118 {}} {592 -2 0 0-7120 {}} {592 -2 0 0-7122 {}} {592 -2 0 0-7124 {}} {80 -2 0 0-7275 {}} {592 -2 0 0-7277 {}} {592 -2 0 0-7279 {}} {592 -2 0 0-7281 {}} {592 -2 0 0-7283 {}} {592 -2 0 0-7285 {}} {592 -2 0 0-7287 {}} {592 -2 0 0-7289 {}} {80 -2 0 0-7345 {}} {80 -2 0 0-7347 {}} {80 -2 0 0-7349 {}} {80 -2 0 0-7351 {}} {262 0 0 0-7353 {}} {80 -2 0 0-7355 {}} {80 -2 0 0-7357 {}} {80 -2 0 0-7359 {}}} CYCLES {}}
set a(0-7354) {AREA_SCORE {} NAME for:for:for:for:slc(for:for:acc.tdx#1(13:0))(13-3)#7 TYPE READSLICE PAR 0-6883 XREFS 02c81ea0-983a-4c60-8851-0583a6dc08ce-486 LOC {2 0.20520989505247378 8 0.0 8 0.0 8 0.9062967766116943} PREDS {{146 0 0 0-7343 {}} {258 0 0 0-7326 {}}} SUCCS {{259 0 0 0-7355 {}}} CYCLES {}}
set a(0-7355) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(19,11,32,2048,2048,32,1) QUANTITY 1 NAME for:for:write_mem(xt:rsc(0)(5).@)#1 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-6883 XREFS 02c81ea0-983a-4c60-8851-0583a6dc08ce-487 LOC {6 1.0 8 0.9250374812593704 8 1.0 9 0.018740442278860625 9 0.018740442278860625} PREDS {{262 0 0 0-7355 {}} {259 0 0 0-7354 {}} {80 -2 0 0-7353 {}} {80 -2 0 0-7351 {}} {80 -2 0 0-7349 {}} {80 -2 0 0-7347 {}} {80 -2 0 0-7345 {}} {130 0 0 0-7343 {}} {258 0 0 0-7339 {}} {80 -2 0 0-7289 {}} {80 -2 0 0-7287 {}} {80 -2 0 0-7285 {}} {80 -2 0 0-7283 {}} {80 -2 0 0-7281 {}} {80 -2 0 0-7279 {}} {80 -2 0 0-7277 {}} {80 -2 0 0-7275 {}} {80 -2 0 0-7124 {}} {80 -2 0 0-7122 {}} {256 0 0 0-7120 {}} {80 -2 0 0-7120 {}} {80 -2 0 0-7118 {}} {80 -2 0 0-7116 {}} {80 -2 0 0-7114 {}} {80 -2 0 0-7112 {}} {80 -2 0 0-7110 {}} {80 -2 0 0-6979 {}} {80 -2 0 0-6977 {}} {256 0 0 0-6975 {}} {80 -2 0 0-6975 {}} {80 -2 0 0-6973 {}} {80 -2 0 0-6971 {}} {80 -2 0 0-6969 {}} {80 -2 0 0-6967 {}} {80 -2 0 0-6965 {}} {132 0 0 0-7387 {}} {80 -2 0 0-7359 {}} {80 -2 0 0-7357 {}}} SUCCS {{592 -2 0 0-6965 {}} {592 -2 0 0-6967 {}} {592 -2 0 0-6969 {}} {592 -2 0 0-6971 {}} {592 -2 0 0-6973 {}} {592 -2 0 0-6975 {}} {592 -2 0 0-6977 {}} {592 -2 0 0-6979 {}} {592 -2 0 0-7110 {}} {592 -2 0 0-7112 {}} {592 -2 0 0-7114 {}} {592 -2 0 0-7116 {}} {592 -2 0 0-7118 {}} {592 -2 0 0-7120 {}} {592 -2 0 0-7122 {}} {592 -2 0 0-7124 {}} {80 -2 0 0-7275 {}} {592 -2 0 0-7277 {}} {592 -2 0 0-7279 {}} {592 -2 0 0-7281 {}} {592 -2 0 0-7283 {}} {592 -2 0 0-7285 {}} {592 -2 0 0-7287 {}} {592 -2 0 0-7289 {}} {80 -2 0 0-7345 {}} {80 -2 0 0-7347 {}} {80 -2 0 0-7349 {}} {80 -2 0 0-7351 {}} {80 -2 0 0-7353 {}} {262 0 0 0-7355 {}} {80 -2 0 0-7357 {}} {80 -2 0 0-7359 {}}} CYCLES {}}
set a(0-7356) {AREA_SCORE {} NAME for:for:for:for:slc(for:for:acc.tdx#1(13:0))(13-3)#8 TYPE READSLICE PAR 0-6883 XREFS 02c81ea0-983a-4c60-8851-0583a6dc08ce-488 LOC {2 0.20520989505247378 8 0.0 8 0.0 8 0.9062967766116943} PREDS {{146 0 0 0-7343 {}} {258 0 0 0-7326 {}}} SUCCS {{259 0 0 0-7357 {}}} CYCLES {}}
set a(0-7357) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(20,11,32,2048,2048,32,1) QUANTITY 1 NAME for:for:write_mem(xt:rsc(0)(6).@)#1 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-6883 XREFS 02c81ea0-983a-4c60-8851-0583a6dc08ce-489 LOC {6 1.0 8 0.9250374812593704 8 1.0 9 0.018740442278860625 9 0.018740442278860625} PREDS {{262 0 0 0-7357 {}} {259 0 0 0-7356 {}} {80 -2 0 0-7355 {}} {80 -2 0 0-7353 {}} {80 -2 0 0-7351 {}} {80 -2 0 0-7349 {}} {80 -2 0 0-7347 {}} {80 -2 0 0-7345 {}} {130 0 0 0-7343 {}} {258 0 0 0-7339 {}} {80 -2 0 0-7289 {}} {80 -2 0 0-7287 {}} {80 -2 0 0-7285 {}} {80 -2 0 0-7283 {}} {80 -2 0 0-7281 {}} {80 -2 0 0-7279 {}} {80 -2 0 0-7277 {}} {80 -2 0 0-7275 {}} {80 -2 0 0-7124 {}} {256 0 0 0-7122 {}} {80 -2 0 0-7122 {}} {80 -2 0 0-7120 {}} {80 -2 0 0-7118 {}} {80 -2 0 0-7116 {}} {80 -2 0 0-7114 {}} {80 -2 0 0-7112 {}} {80 -2 0 0-7110 {}} {80 -2 0 0-6979 {}} {256 0 0 0-6977 {}} {80 -2 0 0-6977 {}} {80 -2 0 0-6975 {}} {80 -2 0 0-6973 {}} {80 -2 0 0-6971 {}} {80 -2 0 0-6969 {}} {80 -2 0 0-6967 {}} {80 -2 0 0-6965 {}} {132 0 0 0-7387 {}} {80 -2 0 0-7359 {}}} SUCCS {{592 -2 0 0-6965 {}} {592 -2 0 0-6967 {}} {592 -2 0 0-6969 {}} {592 -2 0 0-6971 {}} {592 -2 0 0-6973 {}} {592 -2 0 0-6975 {}} {592 -2 0 0-6977 {}} {592 -2 0 0-6979 {}} {592 -2 0 0-7110 {}} {592 -2 0 0-7112 {}} {592 -2 0 0-7114 {}} {592 -2 0 0-7116 {}} {592 -2 0 0-7118 {}} {592 -2 0 0-7120 {}} {592 -2 0 0-7122 {}} {592 -2 0 0-7124 {}} {80 -2 0 0-7275 {}} {592 -2 0 0-7277 {}} {592 -2 0 0-7279 {}} {592 -2 0 0-7281 {}} {592 -2 0 0-7283 {}} {592 -2 0 0-7285 {}} {592 -2 0 0-7287 {}} {592 -2 0 0-7289 {}} {80 -2 0 0-7345 {}} {80 -2 0 0-7347 {}} {80 -2 0 0-7349 {}} {80 -2 0 0-7351 {}} {80 -2 0 0-7353 {}} {80 -2 0 0-7355 {}} {262 0 0 0-7357 {}} {80 -2 0 0-7359 {}}} CYCLES {}}
set a(0-7358) {AREA_SCORE {} NAME for:for:for:for:slc(for:for:acc.tdx#1(13:0))(13-3) TYPE READSLICE PAR 0-6883 XREFS 02c81ea0-983a-4c60-8851-0583a6dc08ce-490 LOC {2 0.20520989505247378 8 0.0 8 0.0 8 0.9062967766116943} PREDS {{146 0 0 0-7343 {}} {258 0 0 0-7326 {}}} SUCCS {{259 0 0 0-7359 {}}} CYCLES {}}
set a(0-7359) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(21,11,32,2048,2048,32,1) QUANTITY 1 NAME for:for:write_mem(xt:rsc(0)(7).@)#1 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-6883 XREFS 02c81ea0-983a-4c60-8851-0583a6dc08ce-491 LOC {6 1.0 8 0.9250374812593704 8 1.0 9 0.018740442278860625 9 0.018740442278860625} PREDS {{262 0 0 0-7359 {}} {259 0 0 0-7358 {}} {80 -2 0 0-7357 {}} {80 -2 0 0-7355 {}} {80 -2 0 0-7353 {}} {80 -2 0 0-7351 {}} {80 -2 0 0-7349 {}} {80 -2 0 0-7347 {}} {80 -2 0 0-7345 {}} {130 0 0 0-7343 {}} {258 0 0 0-7339 {}} {80 -2 0 0-7289 {}} {80 -2 0 0-7287 {}} {80 -2 0 0-7285 {}} {80 -2 0 0-7283 {}} {80 -2 0 0-7281 {}} {80 -2 0 0-7279 {}} {80 -2 0 0-7277 {}} {80 -2 0 0-7275 {}} {256 0 0 0-7124 {}} {80 -2 0 0-7124 {}} {80 -2 0 0-7122 {}} {80 -2 0 0-7120 {}} {80 -2 0 0-7118 {}} {80 -2 0 0-7116 {}} {80 -2 0 0-7114 {}} {80 -2 0 0-7112 {}} {80 -2 0 0-7110 {}} {256 0 0 0-6979 {}} {80 -2 0 0-6979 {}} {80 -2 0 0-6977 {}} {80 -2 0 0-6975 {}} {80 -2 0 0-6973 {}} {80 -2 0 0-6971 {}} {80 -2 0 0-6969 {}} {80 -2 0 0-6967 {}} {80 -2 0 0-6965 {}} {132 0 0 0-7387 {}}} SUCCS {{592 -2 0 0-6965 {}} {592 -2 0 0-6967 {}} {592 -2 0 0-6969 {}} {592 -2 0 0-6971 {}} {592 -2 0 0-6973 {}} {592 -2 0 0-6975 {}} {592 -2 0 0-6977 {}} {592 -2 0 0-6979 {}} {592 -2 0 0-7110 {}} {592 -2 0 0-7112 {}} {592 -2 0 0-7114 {}} {592 -2 0 0-7116 {}} {592 -2 0 0-7118 {}} {592 -2 0 0-7120 {}} {592 -2 0 0-7122 {}} {592 -2 0 0-7124 {}} {80 -2 0 0-7275 {}} {592 -2 0 0-7277 {}} {592 -2 0 0-7279 {}} {592 -2 0 0-7281 {}} {592 -2 0 0-7283 {}} {592 -2 0 0-7285 {}} {592 -2 0 0-7287 {}} {592 -2 0 0-7289 {}} {80 -2 0 0-7345 {}} {80 -2 0 0-7347 {}} {80 -2 0 0-7349 {}} {80 -2 0 0-7351 {}} {80 -2 0 0-7353 {}} {80 -2 0 0-7355 {}} {80 -2 0 0-7357 {}} {262 0 0 0-7359 {}}} CYCLES {}}
set a(0-7360) {AREA_SCORE {} NAME for:for:slc(for:for:acc.tdx#1(13:0))(2-0) TYPE READSLICE PAR 0-6883 XREFS 02c81ea0-983a-4c60-8851-0583a6dc08ce-492 LOC {2 0.20520989505247378 2 0.9999999250374814 2 0.9999999250374814 8 0.9062967766116943} PREDS {{146 0 0 0-7341 {}} {258 0 0 0-7326 {}}} SUCCS {{259 0 0 0-7361 {}}} CYCLES {}}
set a(0-7361) {AREA_SCORE {} NAME for:for:switch#1 TYPE SELECT PAR 0-6883 XREFS 02c81ea0-983a-4c60-8851-0583a6dc08ce-493 LOC {2 0.20520989505247378 2 0.9999999250374814 2 0.9999999250374814 8 0.9062967766116943} PREDS {{259 0 0 0-7360 {}} {130 0 0 0-7341 {}}} SUCCS {{146 0 0 0-7362 {}} {130 0 0 0-7363 {}} {146 0 0 0-7364 {}} {130 0 0 0-7365 {}} {146 0 0 0-7366 {}} {130 0 0 0-7367 {}} {146 0 0 0-7368 {}} {130 0 0 0-7369 {}} {146 0 0 0-7370 {}} {130 0 0 0-7371 {}} {146 0 0 0-7372 {}} {130 0 0 0-7373 {}} {146 0 0 0-7374 {}} {130 0 0 0-7375 {}} {146 0 0 0-7376 {}} {130 0 0 0-7377 {}}} CYCLES {}}
set a(0-7362) {AREA_SCORE {} NAME for:for:for:for:slc(for:for:acc.tdx#1(13:0))(13-3)#9 TYPE READSLICE PAR 0-6883 XREFS 02c81ea0-983a-4c60-8851-0583a6dc08ce-494 LOC {2 0.20520989505247378 8 0.0 8 0.0 8 0.9062967766116943} PREDS {{146 0 0 0-7361 {}} {258 0 0 0-7326 {}}} SUCCS {{259 0 0 0-7363 {}}} CYCLES {}}
set a(0-7363) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport_en(6,11,32,2048,2048,32,1) QUANTITY 1 NAME for:for:write_mem(yt:rsc(0)(0).@)#1 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-6883 XREFS 02c81ea0-983a-4c60-8851-0583a6dc08ce-495 LOC {6 1.0 8 0.9250374812593704 8 1.0 9 0.018740442278860625 9 0.018740442278860625} PREDS {{262 0 0 0-7363 {}} {259 0 0 0-7362 {}} {130 0 0 0-7361 {}} {258 0 0 0-7339 {}} {256 0 0 0-7128 {}} {256 0 0 0-6985 {}} {132 0 0 0-7387 {}}} SUCCS {{262 0 0 0-7363 {}}} CYCLES {}}
set a(0-7364) {AREA_SCORE {} NAME for:for:for:for:slc(for:for:acc.tdx#1(13:0))(13-3)#10 TYPE READSLICE PAR 0-6883 XREFS 02c81ea0-983a-4c60-8851-0583a6dc08ce-496 LOC {2 0.20520989505247378 8 0.0 8 0.0 8 0.9062967766116943} PREDS {{146 0 0 0-7361 {}} {258 0 0 0-7326 {}}} SUCCS {{259 0 0 0-7365 {}}} CYCLES {}}
set a(0-7365) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport_en(7,11,32,2048,2048,32,1) QUANTITY 1 NAME for:for:write_mem(yt:rsc(0)(1).@)#1 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-6883 XREFS 02c81ea0-983a-4c60-8851-0583a6dc08ce-497 LOC {6 1.0 8 0.9250374812593704 8 1.0 9 0.018740442278860625 9 0.018740442278860625} PREDS {{262 0 0 0-7365 {}} {259 0 0 0-7364 {}} {130 0 0 0-7361 {}} {258 0 0 0-7339 {}} {256 0 0 0-7130 {}} {256 0 0 0-6987 {}} {132 0 0 0-7387 {}}} SUCCS {{262 0 0 0-7365 {}}} CYCLES {}}
set a(0-7366) {AREA_SCORE {} NAME for:for:for:for:slc(for:for:acc.tdx#1(13:0))(13-3)#11 TYPE READSLICE PAR 0-6883 XREFS 02c81ea0-983a-4c60-8851-0583a6dc08ce-498 LOC {2 0.20520989505247378 8 0.0 8 0.0 8 0.9062967766116943} PREDS {{146 0 0 0-7361 {}} {258 0 0 0-7326 {}}} SUCCS {{259 0 0 0-7367 {}}} CYCLES {}}
set a(0-7367) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport_en(8,11,32,2048,2048,32,1) QUANTITY 1 NAME for:for:write_mem(yt:rsc(0)(2).@)#1 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-6883 XREFS 02c81ea0-983a-4c60-8851-0583a6dc08ce-499 LOC {6 1.0 8 0.9250374812593704 8 1.0 9 0.018740442278860625 9 0.018740442278860625} PREDS {{262 0 0 0-7367 {}} {259 0 0 0-7366 {}} {130 0 0 0-7361 {}} {258 0 0 0-7339 {}} {256 0 0 0-7132 {}} {256 0 0 0-6989 {}} {132 0 0 0-7387 {}}} SUCCS {{262 0 0 0-7367 {}}} CYCLES {}}
set a(0-7368) {AREA_SCORE {} NAME for:for:for:for:slc(for:for:acc.tdx#1(13:0))(13-3)#12 TYPE READSLICE PAR 0-6883 XREFS 02c81ea0-983a-4c60-8851-0583a6dc08ce-500 LOC {2 0.20520989505247378 8 0.0 8 0.0 8 0.9062967766116943} PREDS {{146 0 0 0-7361 {}} {258 0 0 0-7326 {}}} SUCCS {{259 0 0 0-7369 {}}} CYCLES {}}
set a(0-7369) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport_en(9,11,32,2048,2048,32,1) QUANTITY 1 NAME for:for:write_mem(yt:rsc(0)(3).@)#1 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-6883 XREFS 02c81ea0-983a-4c60-8851-0583a6dc08ce-501 LOC {6 1.0 8 0.9250374812593704 8 1.0 9 0.018740442278860625 9 0.018740442278860625} PREDS {{262 0 0 0-7369 {}} {259 0 0 0-7368 {}} {130 0 0 0-7361 {}} {258 0 0 0-7339 {}} {256 0 0 0-7134 {}} {256 0 0 0-6991 {}} {132 0 0 0-7387 {}}} SUCCS {{262 0 0 0-7369 {}}} CYCLES {}}
set a(0-7370) {AREA_SCORE {} NAME for:for:for:for:slc(for:for:acc.tdx#1(13:0))(13-3)#13 TYPE READSLICE PAR 0-6883 XREFS 02c81ea0-983a-4c60-8851-0583a6dc08ce-502 LOC {2 0.20520989505247378 8 0.0 8 0.0 8 0.9062967766116943} PREDS {{146 0 0 0-7361 {}} {258 0 0 0-7326 {}}} SUCCS {{259 0 0 0-7371 {}}} CYCLES {}}
set a(0-7371) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport_en(10,11,32,2048,2048,32,1) QUANTITY 1 NAME for:for:write_mem(yt:rsc(0)(4).@)#1 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-6883 XREFS 02c81ea0-983a-4c60-8851-0583a6dc08ce-503 LOC {6 1.0 8 0.9250374812593704 8 1.0 9 0.018740442278860625 9 0.018740442278860625} PREDS {{262 0 0 0-7371 {}} {259 0 0 0-7370 {}} {130 0 0 0-7361 {}} {258 0 0 0-7339 {}} {256 0 0 0-7136 {}} {256 0 0 0-6993 {}} {132 0 0 0-7387 {}}} SUCCS {{262 0 0 0-7371 {}}} CYCLES {}}
set a(0-7372) {AREA_SCORE {} NAME for:for:for:for:slc(for:for:acc.tdx#1(13:0))(13-3)#14 TYPE READSLICE PAR 0-6883 XREFS 02c81ea0-983a-4c60-8851-0583a6dc08ce-504 LOC {2 0.20520989505247378 8 0.0 8 0.0 8 0.9062967766116943} PREDS {{146 0 0 0-7361 {}} {258 0 0 0-7326 {}}} SUCCS {{259 0 0 0-7373 {}}} CYCLES {}}
set a(0-7373) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport_en(11,11,32,2048,2048,32,1) QUANTITY 1 NAME for:for:write_mem(yt:rsc(0)(5).@)#1 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-6883 XREFS 02c81ea0-983a-4c60-8851-0583a6dc08ce-505 LOC {6 1.0 8 0.9250374812593704 8 1.0 9 0.018740442278860625 9 0.018740442278860625} PREDS {{262 0 0 0-7373 {}} {259 0 0 0-7372 {}} {130 0 0 0-7361 {}} {258 0 0 0-7339 {}} {256 0 0 0-7138 {}} {256 0 0 0-6995 {}} {132 0 0 0-7387 {}}} SUCCS {{262 0 0 0-7373 {}}} CYCLES {}}
set a(0-7374) {AREA_SCORE {} NAME for:for:for:for:slc(for:for:acc.tdx#1(13:0))(13-3)#15 TYPE READSLICE PAR 0-6883 XREFS 02c81ea0-983a-4c60-8851-0583a6dc08ce-506 LOC {2 0.20520989505247378 8 0.0 8 0.0 8 0.9062967766116943} PREDS {{146 0 0 0-7361 {}} {258 0 0 0-7326 {}}} SUCCS {{259 0 0 0-7375 {}}} CYCLES {}}
set a(0-7375) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport_en(12,11,32,2048,2048,32,1) QUANTITY 1 NAME for:for:write_mem(yt:rsc(0)(6).@)#1 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-6883 XREFS 02c81ea0-983a-4c60-8851-0583a6dc08ce-507 LOC {6 1.0 8 0.9250374812593704 8 1.0 9 0.018740442278860625 9 0.018740442278860625} PREDS {{262 0 0 0-7375 {}} {259 0 0 0-7374 {}} {130 0 0 0-7361 {}} {258 0 0 0-7339 {}} {256 0 0 0-7140 {}} {256 0 0 0-6997 {}} {132 0 0 0-7387 {}}} SUCCS {{262 0 0 0-7375 {}}} CYCLES {}}
set a(0-7376) {AREA_SCORE {} NAME for:for:for:for:slc(for:for:acc.tdx#1(13:0))(13-3)#1 TYPE READSLICE PAR 0-6883 XREFS 02c81ea0-983a-4c60-8851-0583a6dc08ce-508 LOC {2 0.20520989505247378 8 0.0 8 0.0 8 0.9062967766116943} PREDS {{146 0 0 0-7361 {}} {258 0 0 0-7326 {}}} SUCCS {{259 0 0 0-7377 {}}} CYCLES {}}
set a(0-7377) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport_en(13,11,32,2048,2048,32,1) QUANTITY 1 NAME for:for:write_mem(yt:rsc(0)(7).@)#1 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-6883 XREFS 02c81ea0-983a-4c60-8851-0583a6dc08ce-509 LOC {6 1.0 8 0.9250374812593704 8 1.0 9 0.018740442278860625 9 0.018740442278860625} PREDS {{262 0 0 0-7377 {}} {259 0 0 0-7376 {}} {130 0 0 0-7361 {}} {258 0 0 0-7339 {}} {256 0 0 0-7142 {}} {256 0 0 0-6999 {}} {132 0 0 0-7387 {}}} SUCCS {{262 0 0 0-7377 {}}} CYCLES {}}
set a(0-7378) {AREA_SCORE {} NAME for:for:t:asn#2 TYPE ASSIGN DELAY {0.00 ns} PAR 0-6883 XREFS 02c81ea0-983a-4c60-8851-0583a6dc08ce-510 LOC {0 0.9999999250374814 1 0.0 1 0.0 1 0.0 6 0.03860569715142429} PREDS {{262 0 0 0-7385 {}}} SUCCS {{259 0 0 0-7379 {}} {256 0 0 0-7385 {}}} CYCLES {}}
set a(0-7379) {AREA_SCORE {} NAME for:for:t:slc(for:for:t(13:0))(12-0) TYPE READSLICE PAR 0-6883 XREFS 02c81ea0-983a-4c60-8851-0583a6dc08ce-511 LOC {0 0.9999999250374814 1 0.0 1 0.0 6 0.03860569715142429} PREDS {{259 0 0 0-7378 {}}} SUCCS {{259 0 0 0-7380 {}}} CYCLES {}}
set a(0-7380) {AREA_SCORE 13.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(13,0,2,1,14) QUANTITY 1 NAME for:for:acc#6 TYPE ACCU DELAY {1.08 ns} PAR 0-6883 XREFS 02c81ea0-983a-4c60-8851-0583a6dc08ce-512 LOC {1 0.0 1 0.7976011994002999 1 0.7976011994002999 1 0.9999998125937033 6 0.24100431034482758} PREDS {{259 0 0 0-7379 {}}} SUCCS {{259 0 0 0-7381 {}} {258 0 0 0-7385 {}}} CYCLES {}}
set a(0-7381) {AREA_SCORE {} NAME for:for:t:slc(for:for:t(13:0))(13) TYPE READSLICE PAR 0-6883 XREFS 02c81ea0-983a-4c60-8851-0583a6dc08ce-513 LOC {1 0.20239872563718145 1 0.9999999250374814 1 0.9999999250374814 6 0.24100442278860573} PREDS {{259 0 0 0-7380 {}}} SUCCS {{259 0 0 0-7382 {}}} CYCLES {}}
set a(0-7382) {AREA_SCORE {} NAME for:for:t:asn#3 TYPE ASSIGN DELAY {0.00 ns} PAR 0-6883 XREFS 02c81ea0-983a-4c60-8851-0583a6dc08ce-514 LOC {1 0.20239872563718145 1 0.9999999250374814 1 0.9999999250374814 1 0.9999999250374814 6 0.24100442278860573} PREDS {{259 0 0 0-7381 {}} {256 0 0 0-6905 {}} {132 0 0 0-7387 {}}} SUCCS {{260 0 0 0-6905 {}} {259 0 0 0-7383 {}} {258 0 0 0-7386 {}}} CYCLES {}}
set a(0-7383) {AREA_SCORE {} NAME for:for:t:asn#4 TYPE ASSIGN DELAY {0.00 ns} PAR 0-6883 XREFS 02c81ea0-983a-4c60-8851-0583a6dc08ce-515 LOC {1 0.20239872563718145 1 0.9999999250374814 1 0.9999999250374814 1 0.9999999250374814 6 0.24100442278860573} PREDS {{259 0 0 0-7382 {}}} SUCCS {{260 0 0 0-6905 {}} {259 0 0 0-7384 {}}} CYCLES {}}
set a(0-7384) {AREA_SCORE {} NAME for:for:t:select TYPE SELECT PAR 0-6883 XREFS 02c81ea0-983a-4c60-8851-0583a6dc08ce-516 LOC {1 0.20239872563718145 1 0.9999999250374814 1 0.9999999250374814 6 0.24100442278860573} PREDS {{259 0 0 0-7383 {}}} SUCCS {{131 0 0 0-7385 {}}} CYCLES {}}
set a(0-7385) {AREA_SCORE {} NAME asn(for:for:t(13:0).sva) TYPE ASSIGN DELAY {0.00 ns} PAR 0-6883 LOC {1 0.20239872563718145 1 0.9999999250374814 1 0.9999999250374814 1 0.9999999250374814 6 0.24100442278860573} PREDS {{260 0 0 0-7385 {}} {131 0 0 0-7384 {}} {258 0 0 0-7380 {}} {256 0 0 0-7378 {}} {256 0 0 0-6953 {}} {256 0 0 0-6946 {}} {132 0 0 0-7387 {}}} SUCCS {{262 0 0 0-6946 {}} {262 0 0 0-6953 {}} {262 0 0 0-7378 {}} {260 0 0 0-7385 {}}} CYCLES {}}
set a(0-7386) {AREA_SCORE {} NAME for:for:asn#6 TYPE ASSIGN DELAY {0.00 ns} PAR 0-6883 XREFS 02c81ea0-983a-4c60-8851-0583a6dc08ce-517 LOC {1 0.20239872563718145 1 0.9999999250374814 1 0.9999999250374814 1 0.9999999250374814 6 0.9999999250374814} PREDS {{258 0 0 0-7382 {}}} SUCCS {{260 0 0 0-6905 {}} {259 0 0 0-7387 {}}} CYCLES {}}
set a(0-7387) {AREA_SCORE {} NAME for:for:break(for:for) TYPE TERMINATE PAR 0-6883 XREFS 02c81ea0-983a-4c60-8851-0583a6dc08ce-518 LOC {1 0.20239872563718145 1 0.9999999250374814 1 0.9999999250374814 6 0.9999999250374814} PREDS {{259 0 0 0-7386 {}}} SUCCS {{132 0 0 0-6905 {}} {132 0 0 0-6965 {}} {132 0 0 0-6967 {}} {132 0 0 0-6969 {}} {132 0 0 0-6971 {}} {132 0 0 0-6973 {}} {132 0 0 0-6975 {}} {132 0 0 0-6977 {}} {132 0 0 0-6979 {}} {132 0 0 0-6985 {}} {132 0 0 0-6987 {}} {132 0 0 0-6989 {}} {132 0 0 0-6991 {}} {132 0 0 0-6993 {}} {132 0 0 0-6995 {}} {132 0 0 0-6997 {}} {132 0 0 0-6999 {}} {132 0 0 0-7110 {}} {132 0 0 0-7112 {}} {132 0 0 0-7114 {}} {132 0 0 0-7116 {}} {132 0 0 0-7118 {}} {132 0 0 0-7120 {}} {132 0 0 0-7122 {}} {132 0 0 0-7124 {}} {132 0 0 0-7128 {}} {132 0 0 0-7130 {}} {132 0 0 0-7132 {}} {132 0 0 0-7134 {}} {132 0 0 0-7136 {}} {132 0 0 0-7138 {}} {132 0 0 0-7140 {}} {132 0 0 0-7142 {}} {132 0 0 0-7275 {}} {132 0 0 0-7277 {}} {132 0 0 0-7279 {}} {132 0 0 0-7281 {}} {132 0 0 0-7283 {}} {132 0 0 0-7285 {}} {132 0 0 0-7287 {}} {132 0 0 0-7289 {}} {132 0 0 0-7293 {}} {132 0 0 0-7295 {}} {132 0 0 0-7297 {}} {132 0 0 0-7299 {}} {132 0 0 0-7301 {}} {132 0 0 0-7303 {}} {132 0 0 0-7305 {}} {132 0 0 0-7307 {}} {132 0 0 0-7345 {}} {132 0 0 0-7347 {}} {132 0 0 0-7349 {}} {132 0 0 0-7351 {}} {132 0 0 0-7353 {}} {132 0 0 0-7355 {}} {132 0 0 0-7357 {}} {132 0 0 0-7359 {}} {132 0 0 0-7363 {}} {132 0 0 0-7365 {}} {132 0 0 0-7367 {}} {132 0 0 0-7369 {}} {132 0 0 0-7371 {}} {132 0 0 0-7373 {}} {132 0 0 0-7375 {}} {132 0 0 0-7377 {}} {132 0 0 0-7382 {}} {132 0 0 0-7385 {}}} CYCLES {}}
set a(0-6883) {CHI {0-6905 0-6906 0-6907 0-6908 0-6909 0-6910 0-6911 0-6912 0-6913 0-6914 0-6915 0-6916 0-6917 0-6918 0-6919 0-6920 0-6921 0-6922 0-6923 0-6924 0-6925 0-6926 0-6927 0-6928 0-6929 0-6930 0-6931 0-6932 0-6933 0-6934 0-6935 0-6936 0-6937 0-6938 0-6939 0-6940 0-6941 0-6942 0-6943 0-6944 0-6945 0-6946 0-6947 0-6948 0-6949 0-6950 0-6951 0-6952 0-6953 0-6954 0-6955 0-6956 0-6957 0-6958 0-6959 0-6960 0-6961 0-6962 0-6963 0-6964 0-6965 0-6966 0-6967 0-6968 0-6969 0-6970 0-6971 0-6972 0-6973 0-6974 0-6975 0-6976 0-6977 0-6978 0-6979 0-6980 0-6981 0-6982 0-6983 0-6984 0-6985 0-6986 0-6987 0-6988 0-6989 0-6990 0-6991 0-6992 0-6993 0-6994 0-6995 0-6996 0-6997 0-6998 0-6999 0-7000 0-7001 0-7002 0-7003 0-7004 0-7005 0-7006 0-7007 0-7008 0-7009 0-7010 0-7011 0-7012 0-7013 0-7014 0-7015 0-7016 0-7017 0-7018 0-7019 0-7020 0-7021 0-7022 0-7023 0-7024 0-7025 0-7026 0-7027 0-7028 0-7029 0-7030 0-7031 0-7032 0-7033 0-7034 0-7035 0-7036 0-7037 0-7038 0-7039 0-7040 0-7041 0-7042 0-7043 0-7044 0-7045 0-7046 0-7047 0-7048 0-7049 0-7050 0-7051 0-7052 0-7053 0-7054 0-7055 0-7056 0-7057 0-7058 0-7059 0-7060 0-7061 0-7062 0-7063 0-7064 0-7065 0-7066 0-7067 0-7068 0-7069 0-7070 0-7071 0-7072 0-7073 0-7074 0-7075 0-7076 0-7077 0-7078 0-7079 0-7080 0-7081 0-7082 0-7083 0-7084 0-7085 0-7086 0-7087 0-7088 0-7089 0-7090 0-7091 0-7092 0-7093 0-7094 0-7095 0-7096 0-7097 0-7098 0-7099 0-7100 0-7101 0-7102 0-7103 0-7104 0-7105 0-7106 0-7107 0-7108 0-7109 0-7110 0-7111 0-7112 0-7113 0-7114 0-7115 0-7116 0-7117 0-7118 0-7119 0-7120 0-7121 0-7122 0-7123 0-7124 0-7125 0-7126 0-7127 0-7128 0-7129 0-7130 0-7131 0-7132 0-7133 0-7134 0-7135 0-7136 0-7137 0-7138 0-7139 0-7140 0-7141 0-7142 0-7143 0-7144 0-7145 0-7146 0-7147 0-7148 0-7149 0-7150 0-7151 0-7152 0-7153 0-7154 0-7155 0-7156 0-7157 0-7158 0-7159 0-7160 0-7161 0-7162 0-7163 0-7164 0-7165 0-7166 0-7167 0-7168 0-7169 0-7170 0-7171 0-7172 0-7173 0-7174 0-7175 0-7176 0-7177 0-7178 0-7179 0-7180 0-7181 0-7182 0-7183 0-7184 0-7185 0-7186 0-7187 0-7188 0-7189 0-7190 0-7191 0-7192 0-7193 0-7194 0-7195 0-7196 0-7197 0-7198 0-7199 0-7200 0-7201 0-7202 0-7203 0-7204 0-7205 0-7206 0-7207 0-7208 0-7209 0-7210 0-7211 0-7212 0-7213 0-7214 0-7215 0-7216 0-7217 0-7218 0-7219 0-7220 0-7221 0-7222 0-7223 0-7224 0-7225 0-7226 0-7227 0-7228 0-7229 0-7230 0-7231 0-7232 0-7233 0-7234 0-7235 0-7236 0-7237 0-7238 0-7239 0-7240 0-7241 0-7242 0-7243 0-7244 0-7245 0-7246 0-7247 0-7248 0-7249 0-7250 0-7251 0-7252 0-7253 0-7254 0-7255 0-7256 0-7257 0-7258 0-7259 0-7260 0-7261 0-7262 0-7263 0-7264 0-7265 0-7266 0-7267 0-7268 0-7269 0-7270 0-7271 0-7272 0-7273 0-7274 0-7275 0-7276 0-7277 0-7278 0-7279 0-7280 0-7281 0-7282 0-7283 0-7284 0-7285 0-7286 0-7287 0-7288 0-7289 0-7290 0-7291 0-7292 0-7293 0-7294 0-7295 0-7296 0-7297 0-7298 0-7299 0-7300 0-7301 0-7302 0-7303 0-7304 0-7305 0-7306 0-7307 0-7308 0-7309 0-7310 0-7311 0-7312 0-7313 0-7314 0-7315 0-7316 0-7317 0-7318 0-7319 0-7320 0-7321 0-7322 0-7323 0-7324 0-7325 0-7326 0-7327 0-7328 0-7329 0-7330 0-7331 0-7332 0-7333 0-7334 0-7335 0-7336 0-7337 0-7338 0-7339 0-7340 0-7341 0-7342 0-7343 0-7344 0-7345 0-7346 0-7347 0-7348 0-7349 0-7350 0-7351 0-7352 0-7353 0-7354 0-7355 0-7356 0-7357 0-7358 0-7359 0-7360 0-7361 0-7362 0-7363 0-7364 0-7365 0-7366 0-7367 0-7368 0-7369 0-7370 0-7371 0-7372 0-7373 0-7374 0-7375 0-7376 0-7377 0-7378 0-7379 0-7380 0-7381 0-7382 0-7383 0-7384 0-7385 0-7386 0-7387} ITERATIONS 8192 RESET_LATENCY 0 CSTEPS 9 UNROLL 0 PERIOD {6.67 ns} FULL_PERIOD {6.67 ns} THROUGHPUT_PERIOD 3 %_SHARING_ALLOC {20.00000000000001 %} PIPELINED Yes INITIATION 3 STAGES 3.0 CYCLES_IN 24582 TOTAL_CYCLES_IN 344148 TOTAL_CYCLES_UNDER 0 TOTAL_CYCLES 344148 NAME for:for TYPE LOOP DELAY {2295473.83 ns} PAR 0-6882 XREFS 02c81ea0-983a-4c60-8851-0583a6dc08ce-519 LOC {0 1.0 0 1.0 0 1.0 0 1.0} PREDS {{774 0 0 0-6883 {}} {259 0 0 0-6904 {}} {774 0 0 0-7434 {}} {774 0 0 0-7433 {}} {774 0 0 0-7431 {}} {774 0 0 0-7429 {}} {774 0 0 0-7427 {}} {774 0 0 0-7425 {}} {774 0 0 0-7423 {}} {774 0 0 0-7421 {}} {774 0 0 0-7419 {}} {774 0 0 0-7417 {}} {774 0 0 0-7415 {}} {774 0 0 0-7413 {}} {774 0 0 0-7411 {}} {774 0 0 0-7409 {}} {774 0 0 0-7407 {}} {774 0 0 0-7406 {}} {774 0 0 0-7403 {}} {774 0 0 0-7400 {}}} SUCCS {{772 0 0 0-6904 {}} {774 0 0 0-6883 {}} {131 0 0 0-7388 {}} {130 0 0 0-7389 {}} {130 0 0 0-7390 {}} {130 0 0 0-7391 {}} {130 0 0 0-7392 {}} {130 0 0 0-7393 {}} {130 0 0 0-7394 {}} {130 0 0 0-7395 {}} {130 0 0 0-7396 {}} {256 0 0 0-7400 {}} {256 0 0 0-7403 {}} {256 0 0 0-7406 {}} {256 0 0 0-7407 {}} {256 0 0 0-7409 {}} {256 0 0 0-7411 {}} {256 0 0 0-7413 {}} {256 0 0 0-7415 {}} {256 0 0 0-7417 {}} {256 0 0 0-7419 {}} {256 0 0 0-7421 {}} {256 0 0 0-7423 {}} {256 0 0 0-7425 {}} {256 0 0 0-7427 {}} {256 0 0 0-7429 {}} {256 0 0 0-7431 {}} {256 0 0 0-7433 {}} {256 0 0 0-7434 {}}} CYCLES {}}
set a(0-7388) {AREA_SCORE {} NAME x:asn(for:tmp(3)) TYPE ASSIGN DELAY {0.00 ns} PAR 0-6882 XREFS 02c81ea0-983a-4c60-8851-0583a6dc08ce-520 LOC {0 0.9999999250374814 1 0.0 1 0.0 1 0.0 1 0.9999999250374814} PREDS {{131 0 0 0-6883 {}} {774 0 0 0-7406 {}}} SUCCS {{130 0 0 0-7396 {}} {256 0 0 0-7406 {}} {258 0 0 0-7407 {}}} CYCLES {}}
set a(0-7389) {AREA_SCORE {} NAME for:asn TYPE ASSIGN DELAY {0.00 ns} PAR 0-6882 XREFS 02c81ea0-983a-4c60-8851-0583a6dc08ce-521 LOC {0 0.9999999250374814 1 0.645802023988006 1 0.645802023988006 1 0.645802023988006 1 0.645802023988006} PREDS {{130 0 0 0-6883 {}} {774 0 0 0-7404 {}}} SUCCS {{259 0 0 0-7390 {}} {130 0 0 0-7396 {}} {256 0 0 0-7404 {}}} CYCLES {}}
set a(0-7390) {AREA_SCORE 4.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(4,0,2,1,4) QUANTITY 2 NAME for:acc TYPE ACCU DELAY {0.95 ns} PAR 0-6882 XREFS 02c81ea0-983a-4c60-8851-0583a6dc08ce-522 LOC {1 0.0 1 0.645802023988006 1 0.645802023988006 1 0.8229007871064469 1 0.8229007871064469} PREDS {{259 0 0 0-7389 {}} {130 0 0 0-6883 {}}} SUCCS {{259 0 0 0-7391 {}} {130 0 0 0-7396 {}} {258 0 0 0-7404 {}}} CYCLES {}}
set a(0-7391) {AREA_SCORE {} NAME idx:slc(idx(3:0))(3-1) TYPE READSLICE PAR 0-6882 XREFS 02c81ea0-983a-4c60-8851-0583a6dc08ce-523 LOC {1 0.17709895052473765 1 0.8229009745127437 1 0.8229009745127437 1 0.8229009745127437} PREDS {{259 0 0 0-7390 {}} {130 0 0 0-6883 {}}} SUCCS {{259 0 0 0-7392 {}} {130 0 0 0-7396 {}}} CYCLES {}}
set a(0-7392) {AREA_SCORE {} NAME operator<<32,false>:conc TYPE CONCATENATE PAR 0-6882 XREFS 02c81ea0-983a-4c60-8851-0583a6dc08ce-524 LOC {1 0.17709895052473765 1 0.8229009745127437 1 0.8229009745127437 1 0.8229009745127437} PREDS {{259 0 0 0-7391 {}} {130 0 0 0-6883 {}}} SUCCS {{259 0 0 0-7393 {}} {130 0 0 0-7396 {}}} CYCLES {}}
set a(0-7393) {AREA_SCORE 4.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(4,0,4,0,4) QUANTITY 1 NAME operator<<32,false>:acc TYPE ACCU DELAY {0.95 ns} PAR 0-6882 XREFS 02c81ea0-983a-4c60-8851-0583a6dc08ce-525 LOC {1 0.17709895052473765 1 0.8229009745127437 1 0.8229009745127437 1 0.9999997376311844 1 0.9999997376311844} PREDS {{259 0 0 0-7392 {}} {130 0 0 0-6883 {}}} SUCCS {{259 0 0 0-7394 {}} {130 0 0 0-7396 {}}} CYCLES {}}
set a(0-7394) {AREA_SCORE {} NAME operator<<32,false>:slc(operator<<32,false>:acc)(3) TYPE READSLICE PAR 0-6882 XREFS 02c81ea0-983a-4c60-8851-0583a6dc08ce-526 LOC {1 0.3541979010494753 1 0.9999999250374814 1 0.9999999250374814 1 0.9999999250374814} PREDS {{259 0 0 0-7393 {}} {130 0 0 0-6883 {}}} SUCCS {{259 0 0 0-7395 {}} {130 0 0 0-7396 {}}} CYCLES {}}
set a(0-7395) {AREA_SCORE {} NAME for:not TYPE NOT PAR 0-6882 XREFS 02c81ea0-983a-4c60-8851-0583a6dc08ce-527 LOC {1 0.3541979010494753 1 0.9999999250374814 1 0.9999999250374814 1 0.9999999250374814} PREDS {{259 0 0 0-7394 {}} {130 0 0 0-6883 {}}} SUCCS {{259 0 0 0-7396 {}}} CYCLES {}}
set a(0-7396) {AREA_SCORE {} NAME for:break(for) TYPE TERMINATE PAR 0-6882 XREFS 02c81ea0-983a-4c60-8851-0583a6dc08ce-528 LOC {1 0.3541979010494753 1 0.9999999250374814 1 0.9999999250374814 1 0.9999999250374814} PREDS {{259 0 0 0-7395 {}} {130 0 0 0-7394 {}} {130 0 0 0-7393 {}} {130 0 0 0-7392 {}} {130 0 0 0-7391 {}} {130 0 0 0-7390 {}} {130 0 0 0-7389 {}} {130 0 0 0-7388 {}} {130 0 0 0-6883 {}}} SUCCS {{128 0 0 0-7400 {}} {128 0 0 0-7403 {}} {128 0 0 0-7404 {}} {128 0 0 0-7406 {}} {128 0 0 0-7407 {}} {128 0 0 0-7409 {}} {128 0 0 0-7411 {}} {128 0 0 0-7413 {}} {128 0 0 0-7415 {}} {128 0 0 0-7417 {}} {128 0 0 0-7419 {}} {128 0 0 0-7421 {}} {128 0 0 0-7423 {}} {128 0 0 0-7425 {}} {128 0 0 0-7427 {}} {128 0 0 0-7429 {}} {128 0 0 0-7431 {}} {128 0 0 0-7433 {}} {128 0 0 0-7434 {}}} CYCLES {}}
set a(0-7397) {AREA_SCORE {} NAME s:asn TYPE ASSIGN DELAY {0.00 ns} PAR 0-6882 XREFS 02c81ea0-983a-4c60-8851-0583a6dc08ce-529 LOC {0 0.9999999250374814 0 0.9999999250374814 0 0.9999999250374814 0 0.9999999250374814 1 0.9999999250374814} PREDS {{774 0 0 0-7400 {}}} SUCCS {{259 0 0 0-7398 {}} {256 0 0 0-7400 {}}} CYCLES {}}
set a(0-7398) {AREA_SCORE {} NAME s:slc(s(13:0))(13-1) TYPE READSLICE PAR 0-6882 XREFS 02c81ea0-983a-4c60-8851-0583a6dc08ce-530 LOC {0 0.9999999250374814 0 0.9999999250374814 0 0.9999999250374814 1 0.9999999250374814} PREDS {{259 0 0 0-7397 {}}} SUCCS {{259 0 0 0-7399 {}}} CYCLES {}}
set a(0-7399) {AREA_SCORE {} NAME exu TYPE PADZEROES PAR 0-6882 LOC {0 0.9999999250374814 1 0.0 1 0.0 1 0.9999999250374814} PREDS {{259 0 0 0-7398 {}}} SUCCS {{259 0 0 0-7400 {}}} CYCLES {}}
set a(0-7400) {AREA_SCORE {} NAME asn TYPE ASSIGN DELAY {0.00 ns} PAR 0-6882 LOC {1 0.0 1 0.0 1 0.0 1 0.0 1 0.9999999250374814} PREDS {{772 0 0 0-7400 {}} {259 0 0 0-7399 {}} {256 0 0 0-7397 {}} {128 0 0 0-7396 {}} {256 0 0 0-6883 {}}} SUCCS {{774 0 0 0-6883 {}} {774 0 0 0-7397 {}} {772 0 0 0-7400 {}}} CYCLES {}}
set a(0-7401) {AREA_SCORE {} NAME operator-<32,false>#2:asn#1 TYPE ASSIGN DELAY {0.00 ns} PAR 0-6882 XREFS 02c81ea0-983a-4c60-8851-0583a6dc08ce-531 LOC {0 0.9999999250374814 1 0.8229009745127437 1 0.8229009745127437 1 0.8229009745127437 1 0.8229009745127437} PREDS {{774 0 0 0-7403 {}}} SUCCS {{259 0 0 0-7402 {}} {256 0 0 0-7403 {}}} CYCLES {}}
set a(0-7402) {AREA_SCORE 4.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(4,0,2,1,4) QUANTITY 2 NAME operator-<32,false>#2:acc TYPE ACCU DELAY {0.95 ns} PAR 0-6882 XREFS 02c81ea0-983a-4c60-8851-0583a6dc08ce-532 LOC {1 0.0 1 0.8229009745127437 1 0.8229009745127437 1 0.9999997376311844 1 0.9999997376311844} PREDS {{259 0 0 0-7401 {}}} SUCCS {{259 0 0 0-7403 {}}} CYCLES {}}
set a(0-7403) {AREA_SCORE {} NAME operator-<32,false>#2:asn TYPE ASSIGN DELAY {0.00 ns} PAR 0-6882 XREFS 02c81ea0-983a-4c60-8851-0583a6dc08ce-533 LOC {1 0.17709895052473765 1 0.9999999250374814 1 0.9999999250374814 1 0.9999999250374814 1 0.9999999250374814} PREDS {{772 0 0 0-7403 {}} {259 0 0 0-7402 {}} {256 0 0 0-7401 {}} {128 0 0 0-7396 {}} {256 0 0 0-6883 {}}} SUCCS {{774 0 0 0-6883 {}} {774 0 0 0-7401 {}} {772 0 0 0-7403 {}}} CYCLES {}}
set a(0-7404) {AREA_SCORE {} NAME asn(idx(3:0).sva) TYPE ASSIGN DELAY {0.00 ns} PAR 0-6882 LOC {1 0.17709895052473765 1 0.8229009745127437 1 0.8229009745127437 1 0.8229009745127437 1 0.9999999250374814} PREDS {{772 0 0 0-7404 {}} {128 0 0 0-7396 {}} {258 0 0 0-7390 {}} {256 0 0 0-7389 {}}} SUCCS {{774 0 0 0-7389 {}} {772 0 0 0-7404 {}}} CYCLES {}}
set a(0-7405) {AREA_SCORE {} NAME asn(x(3).sva) TYPE ASSIGN DELAY {0.00 ns} PAR 0-6882 LOC {0 0.9999999250374814 1 0.0 1 0.0 1 0.0 1 0.9999999250374814} PREDS {{774 0 0 0-7407 {}}} SUCCS {{259 0 0 0-7406 {}} {256 0 0 0-7407 {}}} CYCLES {}}
set a(0-7406) {AREA_SCORE {} NAME asn#1 TYPE ASSIGN DELAY {0.00 ns} PAR 0-6882 LOC {1 0.0 1 0.0 1 0.0 1 0.0 1 0.9999999250374814} PREDS {{772 0 0 0-7406 {}} {259 0 0 0-7405 {}} {128 0 0 0-7396 {}} {256 0 0 0-7388 {}} {256 0 0 0-6883 {}}} SUCCS {{774 0 0 0-6883 {}} {774 0 0 0-7388 {}} {772 0 0 0-7406 {}}} CYCLES {}}
set a(0-7407) {AREA_SCORE {} NAME asn(y(3).sva) TYPE ASSIGN DELAY {0.00 ns} PAR 0-6882 LOC {1 0.0 1 0.0 1 0.0 1 0.0 1 0.9999999250374814} PREDS {{772 0 0 0-7407 {}} {256 0 0 0-7405 {}} {128 0 0 0-7396 {}} {258 0 0 0-7388 {}} {256 0 0 0-6883 {}}} SUCCS {{774 0 0 0-6883 {}} {774 0 0 0-7405 {}} {772 0 0 0-7407 {}}} CYCLES {}}
set a(0-7408) {AREA_SCORE {} NAME asn(nn(14).sva) TYPE ASSIGN DELAY {0.00 ns} PAR 0-6882 LOC {0 0.9999999250374814 1 0.0 1 0.0 1 0.0 1 0.9999999250374814} PREDS {{774 0 0 0-7411 {}}} SUCCS {{259 0 0 0-7409 {}} {256 0 0 0-7411 {}}} CYCLES {}}
set a(0-7409) {AREA_SCORE {} NAME asn#2 TYPE ASSIGN DELAY {0.00 ns} PAR 0-6882 LOC {1 0.0 1 0.0 1 0.0 1 0.0 1 0.9999999250374814} PREDS {{772 0 0 0-7409 {}} {259 0 0 0-7408 {}} {128 0 0 0-7396 {}} {256 0 0 0-6883 {}}} SUCCS {{774 0 0 0-6883 {}} {772 0 0 0-7409 {}}} CYCLES {}}
set a(0-7410) {AREA_SCORE {} NAME asn(nn(13).sva) TYPE ASSIGN DELAY {0.00 ns} PAR 0-6882 LOC {0 0.9999999250374814 1 0.0 1 0.0 1 0.0 1 0.9999999250374814} PREDS {{774 0 0 0-7413 {}}} SUCCS {{259 0 0 0-7411 {}} {256 0 0 0-7413 {}}} CYCLES {}}
set a(0-7411) {AREA_SCORE {} NAME asn#3 TYPE ASSIGN DELAY {0.00 ns} PAR 0-6882 LOC {1 0.0 1 0.0 1 0.0 1 0.0 1 0.9999999250374814} PREDS {{772 0 0 0-7411 {}} {259 0 0 0-7410 {}} {256 0 0 0-7408 {}} {128 0 0 0-7396 {}} {256 0 0 0-6883 {}}} SUCCS {{774 0 0 0-6883 {}} {774 0 0 0-7408 {}} {772 0 0 0-7411 {}}} CYCLES {}}
set a(0-7412) {AREA_SCORE {} NAME asn(nn(12).sva) TYPE ASSIGN DELAY {0.00 ns} PAR 0-6882 LOC {0 0.9999999250374814 1 0.0 1 0.0 1 0.0 1 0.9999999250374814} PREDS {{774 0 0 0-7415 {}}} SUCCS {{259 0 0 0-7413 {}} {256 0 0 0-7415 {}}} CYCLES {}}
set a(0-7413) {AREA_SCORE {} NAME asn#4 TYPE ASSIGN DELAY {0.00 ns} PAR 0-6882 LOC {1 0.0 1 0.0 1 0.0 1 0.0 1 0.9999999250374814} PREDS {{772 0 0 0-7413 {}} {259 0 0 0-7412 {}} {256 0 0 0-7410 {}} {128 0 0 0-7396 {}} {256 0 0 0-6883 {}}} SUCCS {{774 0 0 0-6883 {}} {774 0 0 0-7410 {}} {772 0 0 0-7413 {}}} CYCLES {}}
set a(0-7414) {AREA_SCORE {} NAME asn(nn(11).sva) TYPE ASSIGN DELAY {0.00 ns} PAR 0-6882 LOC {0 0.9999999250374814 1 0.0 1 0.0 1 0.0 1 0.9999999250374814} PREDS {{774 0 0 0-7417 {}}} SUCCS {{259 0 0 0-7415 {}} {256 0 0 0-7417 {}}} CYCLES {}}
set a(0-7415) {AREA_SCORE {} NAME asn#5 TYPE ASSIGN DELAY {0.00 ns} PAR 0-6882 LOC {1 0.0 1 0.0 1 0.0 1 0.0 1 0.9999999250374814} PREDS {{772 0 0 0-7415 {}} {259 0 0 0-7414 {}} {256 0 0 0-7412 {}} {128 0 0 0-7396 {}} {256 0 0 0-6883 {}}} SUCCS {{774 0 0 0-6883 {}} {774 0 0 0-7412 {}} {772 0 0 0-7415 {}}} CYCLES {}}
set a(0-7416) {AREA_SCORE {} NAME asn(nn(10).sva) TYPE ASSIGN DELAY {0.00 ns} PAR 0-6882 LOC {0 0.9999999250374814 1 0.0 1 0.0 1 0.0 1 0.9999999250374814} PREDS {{774 0 0 0-7419 {}}} SUCCS {{259 0 0 0-7417 {}} {256 0 0 0-7419 {}}} CYCLES {}}
set a(0-7417) {AREA_SCORE {} NAME asn#6 TYPE ASSIGN DELAY {0.00 ns} PAR 0-6882 LOC {1 0.0 1 0.0 1 0.0 1 0.0 1 0.9999999250374814} PREDS {{772 0 0 0-7417 {}} {259 0 0 0-7416 {}} {256 0 0 0-7414 {}} {128 0 0 0-7396 {}} {256 0 0 0-6883 {}}} SUCCS {{774 0 0 0-6883 {}} {774 0 0 0-7414 {}} {772 0 0 0-7417 {}}} CYCLES {}}
set a(0-7418) {AREA_SCORE {} NAME asn(nn(9).sva) TYPE ASSIGN DELAY {0.00 ns} PAR 0-6882 LOC {0 0.9999999250374814 1 0.0 1 0.0 1 0.0 1 0.9999999250374814} PREDS {{774 0 0 0-7421 {}}} SUCCS {{259 0 0 0-7419 {}} {256 0 0 0-7421 {}}} CYCLES {}}
set a(0-7419) {AREA_SCORE {} NAME asn#7 TYPE ASSIGN DELAY {0.00 ns} PAR 0-6882 LOC {1 0.0 1 0.0 1 0.0 1 0.0 1 0.9999999250374814} PREDS {{772 0 0 0-7419 {}} {259 0 0 0-7418 {}} {256 0 0 0-7416 {}} {128 0 0 0-7396 {}} {256 0 0 0-6883 {}}} SUCCS {{774 0 0 0-6883 {}} {774 0 0 0-7416 {}} {772 0 0 0-7419 {}}} CYCLES {}}
set a(0-7420) {AREA_SCORE {} NAME asn(nn(8).sva) TYPE ASSIGN DELAY {0.00 ns} PAR 0-6882 LOC {0 0.9999999250374814 1 0.0 1 0.0 1 0.0 1 0.9999999250374814} PREDS {{774 0 0 0-7423 {}}} SUCCS {{259 0 0 0-7421 {}} {256 0 0 0-7423 {}}} CYCLES {}}
set a(0-7421) {AREA_SCORE {} NAME asn#8 TYPE ASSIGN DELAY {0.00 ns} PAR 0-6882 LOC {1 0.0 1 0.0 1 0.0 1 0.0 1 0.9999999250374814} PREDS {{772 0 0 0-7421 {}} {259 0 0 0-7420 {}} {256 0 0 0-7418 {}} {128 0 0 0-7396 {}} {256 0 0 0-6883 {}}} SUCCS {{774 0 0 0-6883 {}} {774 0 0 0-7418 {}} {772 0 0 0-7421 {}}} CYCLES {}}
set a(0-7422) {AREA_SCORE {} NAME asn(nn(7).sva) TYPE ASSIGN DELAY {0.00 ns} PAR 0-6882 LOC {0 0.9999999250374814 1 0.0 1 0.0 1 0.0 1 0.9999999250374814} PREDS {{774 0 0 0-7425 {}}} SUCCS {{259 0 0 0-7423 {}} {256 0 0 0-7425 {}}} CYCLES {}}
set a(0-7423) {AREA_SCORE {} NAME asn#9 TYPE ASSIGN DELAY {0.00 ns} PAR 0-6882 LOC {1 0.0 1 0.0 1 0.0 1 0.0 1 0.9999999250374814} PREDS {{772 0 0 0-7423 {}} {259 0 0 0-7422 {}} {256 0 0 0-7420 {}} {128 0 0 0-7396 {}} {256 0 0 0-6883 {}}} SUCCS {{774 0 0 0-6883 {}} {774 0 0 0-7420 {}} {772 0 0 0-7423 {}}} CYCLES {}}
set a(0-7424) {AREA_SCORE {} NAME asn(nn(6).sva) TYPE ASSIGN DELAY {0.00 ns} PAR 0-6882 LOC {0 0.9999999250374814 1 0.0 1 0.0 1 0.0 1 0.9999999250374814} PREDS {{774 0 0 0-7427 {}}} SUCCS {{259 0 0 0-7425 {}} {256 0 0 0-7427 {}}} CYCLES {}}
set a(0-7425) {AREA_SCORE {} NAME asn#10 TYPE ASSIGN DELAY {0.00 ns} PAR 0-6882 LOC {1 0.0 1 0.0 1 0.0 1 0.0 1 0.9999999250374814} PREDS {{772 0 0 0-7425 {}} {259 0 0 0-7424 {}} {256 0 0 0-7422 {}} {128 0 0 0-7396 {}} {256 0 0 0-6883 {}}} SUCCS {{774 0 0 0-6883 {}} {774 0 0 0-7422 {}} {772 0 0 0-7425 {}}} CYCLES {}}
set a(0-7426) {AREA_SCORE {} NAME asn(nn(5).sva) TYPE ASSIGN DELAY {0.00 ns} PAR 0-6882 LOC {0 0.9999999250374814 1 0.0 1 0.0 1 0.0 1 0.9999999250374814} PREDS {{774 0 0 0-7429 {}}} SUCCS {{259 0 0 0-7427 {}} {256 0 0 0-7429 {}}} CYCLES {}}
set a(0-7427) {AREA_SCORE {} NAME asn#11 TYPE ASSIGN DELAY {0.00 ns} PAR 0-6882 LOC {1 0.0 1 0.0 1 0.0 1 0.0 1 0.9999999250374814} PREDS {{772 0 0 0-7427 {}} {259 0 0 0-7426 {}} {256 0 0 0-7424 {}} {128 0 0 0-7396 {}} {256 0 0 0-6883 {}}} SUCCS {{774 0 0 0-6883 {}} {774 0 0 0-7424 {}} {772 0 0 0-7427 {}}} CYCLES {}}
set a(0-7428) {AREA_SCORE {} NAME asn(nn(4).sva) TYPE ASSIGN DELAY {0.00 ns} PAR 0-6882 LOC {0 0.9999999250374814 1 0.0 1 0.0 1 0.0 1 0.9999999250374814} PREDS {{774 0 0 0-7431 {}}} SUCCS {{259 0 0 0-7429 {}} {256 0 0 0-7431 {}}} CYCLES {}}
set a(0-7429) {AREA_SCORE {} NAME asn#12 TYPE ASSIGN DELAY {0.00 ns} PAR 0-6882 LOC {1 0.0 1 0.0 1 0.0 1 0.0 1 0.9999999250374814} PREDS {{772 0 0 0-7429 {}} {259 0 0 0-7428 {}} {256 0 0 0-7426 {}} {128 0 0 0-7396 {}} {256 0 0 0-6883 {}}} SUCCS {{774 0 0 0-6883 {}} {774 0 0 0-7426 {}} {772 0 0 0-7429 {}}} CYCLES {}}
set a(0-7430) {AREA_SCORE {} NAME asn(nn(3).sva) TYPE ASSIGN DELAY {0.00 ns} PAR 0-6882 LOC {0 0.9999999250374814 1 0.0 1 0.0 1 0.0 1 0.9999999250374814} PREDS {{774 0 0 0-7433 {}}} SUCCS {{259 0 0 0-7431 {}} {256 0 0 0-7433 {}}} CYCLES {}}
set a(0-7431) {AREA_SCORE {} NAME asn#13 TYPE ASSIGN DELAY {0.00 ns} PAR 0-6882 LOC {1 0.0 1 0.0 1 0.0 1 0.0 1 0.9999999250374814} PREDS {{772 0 0 0-7431 {}} {259 0 0 0-7430 {}} {256 0 0 0-7428 {}} {128 0 0 0-7396 {}} {256 0 0 0-6883 {}}} SUCCS {{774 0 0 0-6883 {}} {774 0 0 0-7428 {}} {772 0 0 0-7431 {}}} CYCLES {}}
set a(0-7432) {AREA_SCORE {} NAME asn(nn(2).sva) TYPE ASSIGN DELAY {0.00 ns} PAR 0-6882 LOC {0 0.9999999250374814 1 0.0 1 0.0 1 0.0 1 0.9999999250374814} PREDS {{774 0 0 0-7434 {}}} SUCCS {{259 0 0 0-7433 {}} {256 0 0 0-7434 {}}} CYCLES {}}
set a(0-7433) {AREA_SCORE {} NAME asn#14 TYPE ASSIGN DELAY {0.00 ns} PAR 0-6882 LOC {1 0.0 1 0.0 1 0.0 1 0.0 1 0.9999999250374814} PREDS {{772 0 0 0-7433 {}} {259 0 0 0-7432 {}} {256 0 0 0-7430 {}} {128 0 0 0-7396 {}} {256 0 0 0-6883 {}}} SUCCS {{774 0 0 0-6883 {}} {774 0 0 0-7430 {}} {772 0 0 0-7433 {}}} CYCLES {}}
set a(0-7434) {AREA_SCORE {} NAME asn(nn(1).sva) TYPE ASSIGN DELAY {0.00 ns} PAR 0-6882 LOC {1 0.0 1 0.9999999250374814 1 0.9999999250374814 1 0.9999999250374814 1 0.9999999250374814} PREDS {{772 0 0 0-7434 {}} {256 0 0 0-7432 {}} {128 0 0 0-7396 {}} {256 0 0 0-6883 {}}} SUCCS {{774 0 0 0-6883 {}} {774 0 0 0-7432 {}} {772 0 0 0-7434 {}}} CYCLES {}}
set a(0-6882) {CHI {0-6904 0-6883 0-7388 0-7389 0-7390 0-7391 0-7392 0-7393 0-7394 0-7395 0-7396 0-7397 0-7398 0-7399 0-7400 0-7401 0-7402 0-7403 0-7404 0-7405 0-7406 0-7407 0-7408 0-7409 0-7410 0-7411 0-7412 0-7413 0-7414 0-7415 0-7416 0-7417 0-7418 0-7419 0-7420 0-7421 0-7422 0-7423 0-7424 0-7425 0-7426 0-7427 0-7428 0-7429 0-7430 0-7431 0-7432 0-7433 0-7434} ITERATIONS 14 RESET_LATENCY 0 CSTEPS 1 UNROLL 0 PERIOD {6.67 ns} FULL_PERIOD {6.67 ns} THROUGHPUT_PERIOD 344162 %_SHARING_ALLOC {20.00000000000001 %} PIPELINED No CYCLES_IN 14 TOTAL_CYCLES_IN 14 TOTAL_CYCLES_UNDER 344148 TOTAL_CYCLES 344162 NAME for TYPE LOOP DELAY {2295567.21 ns} PAR 0-6881 XREFS 02c81ea0-983a-4c60-8851-0583a6dc08ce-534 LOC {1 1.0 1 1.0 1 1.0 1 1.0} PREDS {{774 0 0 0-6882 {}} {259 0 0 0-6903 {}} {258 0 0 0-6902 {}} {258 0 0 0-6901 {}} {258 0 0 0-6900 {}} {258 0 0 0-6899 {}} {258 0 0 0-6898 {}} {258 0 0 0-6897 {}} {258 0 0 0-6896 {}} {258 0 0 0-6895 {}} {258 0 0 0-6894 {}} {258 0 0 0-6893 {}} {258 0 0 0-6892 {}} {258 0 0 0-6891 {}} {258 0 0 0-6890 {}} {258 0 0 0-6889 {}} {258 0 0 0-6888 {}} {258 0 0 0-6887 {}} {258 0 0 0-6886 {}} {258 0 0 0-6885 {}} {258 0 0 0-6884 {}}} SUCCS {{772 0 0 0-6885 {}} {772 0 0 0-6886 {}} {772 0 0 0-6887 {}} {772 0 0 0-6888 {}} {772 0 0 0-6889 {}} {772 0 0 0-6890 {}} {772 0 0 0-6891 {}} {772 0 0 0-6892 {}} {772 0 0 0-6893 {}} {772 0 0 0-6894 {}} {772 0 0 0-6895 {}} {772 0 0 0-6896 {}} {772 0 0 0-6897 {}} {772 0 0 0-6898 {}} {772 0 0 0-6899 {}} {772 0 0 0-6900 {}} {772 0 0 0-6901 {}} {772 0 0 0-6902 {}} {772 0 0 0-6903 {}} {774 0 0 0-6882 {}} {131 0 0 0-7435 {}} {130 0 0 0-7436 {}} {130 0 0 0-7437 {}} {130 0 0 0-7438 {}} {130 0 0 0-7439 {}} {130 0 0 0-7440 {}} {130 0 0 0-7441 {}} {130 0 0 0-7442 {}} {130 0 0 0-7443 {}} {130 0 0 0-7444 {}} {130 0 0 0-7445 {}} {130 0 0 0-7446 {}} {130 0 0 0-7447 {}} {130 0 0 0-7448 {}} {130 0 0 0-7449 {}} {130 0 0 0-7450 {}} {130 0 0 0-7451 {}} {130 0 0 0-7452 {}} {130 0 0 0-7453 {}} {130 0 0 0-7454 {}} {130 0 0 0-7455 {}} {130 0 0 0-7456 {}} {130 0 0 0-7457 {}} {130 0 0 0-7458 {}} {130 0 0 0-7459 {}} {130 0 0 0-7460 {}} {130 0 0 0-7461 {}} {130 0 0 0-7462 {}} {130 0 0 0-7463 {}} {130 0 0 0-7464 {}} {130 0 0 0-7465 {}} {130 0 0 0-7466 {}} {130 0 0 0-7467 {}}} CYCLES {}}
set a(0-7435) {AREA_SCORE {} NAME CHN TYPE {C-CORE PORT} PAR 0-6881 XREFS 02c81ea0-983a-4c60-8851-0583a6dc08ce-535 LOC {1 0.9999999250374814 1 0.9999999250374814 1 0.9999999250374814 1 0.9999999250374814} PREDS {{131 0 0 0-6882 {}} {128 0 0 0-7436 {}}} SUCCS {{259 0 0 0-7436 {}}} CYCLES {}}
set a(0-7436) {AREA_SCORE 0.00 LIBRARY mgc_ioport MODULE mgc_io_sync(0) QUANTITY 11 NAME twiddle_h:io_sync(twiddle_h:rsc.triosy) TYPE {I/O_READ CHAN} DELAY {0.00 ns} PAR 0-6881 XREFS 02c81ea0-983a-4c60-8851-0583a6dc08ce-536 LOC {1 1.0 1 1.0 1 1.0 2 0.0 1 0.9999} PREDS {{772 0 0 0-7436 {}} {259 0 0 0-7435 {}} {130 0 0 0-6882 {}}} SUCCS {{128 0 0 0-7435 {}} {772 0 0 0-7436 {}} {259 0 0 0-7437 {}}} CYCLES {}}
set a(0-7437) {AREA_SCORE {} NAME DataInp TYPE {C-CORE PORT} PAR 0-6881 XREFS 02c81ea0-983a-4c60-8851-0583a6dc08ce-537 LOC {2 0.0 2 0.9999999250374814 2 0.9999999250374814 2 0.9999999250374814} PREDS {{259 0 0 0-7436 {}} {130 0 0 0-6882 {}}} SUCCS {} CYCLES {}}
set a(0-7438) {AREA_SCORE {} NAME CHN#1 TYPE {C-CORE PORT} PAR 0-6881 XREFS 02c81ea0-983a-4c60-8851-0583a6dc08ce-538 LOC {1 0.9999999250374814 1 0.9999999250374814 1 0.9999999250374814 1 0.9999999250374814} PREDS {{130 0 0 0-6882 {}} {128 0 0 0-7439 {}}} SUCCS {{259 0 0 0-7439 {}}} CYCLES {}}
set a(0-7439) {AREA_SCORE 0.00 LIBRARY mgc_ioport MODULE mgc_io_sync(0) QUANTITY 11 NAME twiddle:io_sync(twiddle:rsc.triosy) TYPE {I/O_READ CHAN} DELAY {0.00 ns} PAR 0-6881 XREFS 02c81ea0-983a-4c60-8851-0583a6dc08ce-539 LOC {1 1.0 1 1.0 1 1.0 2 0.0 1 0.9999} PREDS {{772 0 0 0-7439 {}} {259 0 0 0-7438 {}} {130 0 0 0-6882 {}}} SUCCS {{128 0 0 0-7438 {}} {772 0 0 0-7439 {}} {259 0 0 0-7440 {}}} CYCLES {}}
set a(0-7440) {AREA_SCORE {} NAME DataInp#1 TYPE {C-CORE PORT} PAR 0-6881 XREFS 02c81ea0-983a-4c60-8851-0583a6dc08ce-540 LOC {2 0.0 2 0.9999999250374814 2 0.9999999250374814 2 0.9999999250374814} PREDS {{259 0 0 0-7439 {}} {130 0 0 0-6882 {}}} SUCCS {} CYCLES {}}
set a(0-7441) {AREA_SCORE {} NAME CHN#2 TYPE {C-CORE PORT} PAR 0-6881 XREFS 02c81ea0-983a-4c60-8851-0583a6dc08ce-541 LOC {1 0.9999999250374814 1 0.9999999250374814 1 0.9999999250374814 1 0.9999999250374814} PREDS {{130 0 0 0-6882 {}} {128 0 0 0-7442 {}}} SUCCS {{259 0 0 0-7442 {}}} CYCLES {}}
set a(0-7442) {AREA_SCORE 0.00 LIBRARY mgc_ioport MODULE mgc_io_sync(0) QUANTITY 11 NAME p:io_sync(p:rsc.triosy) TYPE {I/O_READ CHAN} DELAY {0.00 ns} PAR 0-6881 XREFS 02c81ea0-983a-4c60-8851-0583a6dc08ce-542 LOC {1 1.0 1 1.0 1 1.0 2 0.0 1 0.9999} PREDS {{772 0 0 0-7442 {}} {259 0 0 0-7441 {}} {130 0 0 0-6882 {}} {256 0 0 0-6884 {}}} SUCCS {{774 0 0 0-6884 {}} {128 0 0 0-7441 {}} {772 0 0 0-7442 {}} {259 0 0 0-7443 {}}} CYCLES {}}
set a(0-7443) {AREA_SCORE {} NAME DataInp#2 TYPE {C-CORE PORT} PAR 0-6881 XREFS 02c81ea0-983a-4c60-8851-0583a6dc08ce-543 LOC {2 0.0 2 0.9999999250374814 2 0.9999999250374814 2 0.9999999250374814} PREDS {{259 0 0 0-7442 {}} {130 0 0 0-6882 {}}} SUCCS {} CYCLES {}}
set a(0-7444) {AREA_SCORE {} NAME CHN#3 TYPE {C-CORE PORT} PAR 0-6881 XREFS 02c81ea0-983a-4c60-8851-0583a6dc08ce-544 LOC {1 0.9999999250374814 1 0.9999999250374814 1 0.9999999250374814 1 0.9999999250374814} PREDS {{130 0 0 0-6882 {}} {128 0 0 0-7445 {}}} SUCCS {{259 0 0 0-7445 {}}} CYCLES {}}
set a(0-7445) {AREA_SCORE 0.00 LIBRARY mgc_ioport MODULE mgc_io_sync(0) QUANTITY 11 NAME xt:io_sync(xt:rsc.triosy(0)(0)) TYPE {I/O_READ CHAN} DELAY {0.00 ns} PAR 0-6881 XREFS 02c81ea0-983a-4c60-8851-0583a6dc08ce-545 LOC {1 1.0 1 1.0 1 1.0 2 0.0 1 0.9999} PREDS {{772 0 0 0-7445 {}} {259 0 0 0-7444 {}} {130 0 0 0-6882 {}}} SUCCS {{128 0 0 0-7444 {}} {772 0 0 0-7445 {}} {259 0 0 0-7446 {}}} CYCLES {}}
set a(0-7446) {AREA_SCORE {} NAME DataInp#3 TYPE {C-CORE PORT} PAR 0-6881 XREFS 02c81ea0-983a-4c60-8851-0583a6dc08ce-546 LOC {2 0.0 2 0.9999999250374814 2 0.9999999250374814 2 0.9999999250374814} PREDS {{259 0 0 0-7445 {}} {130 0 0 0-6882 {}}} SUCCS {} CYCLES {}}
set a(0-7447) {AREA_SCORE {} NAME CHN#4 TYPE {C-CORE PORT} PAR 0-6881 XREFS 02c81ea0-983a-4c60-8851-0583a6dc08ce-547 LOC {1 0.9999999250374814 1 0.9999999250374814 1 0.9999999250374814 1 0.9999999250374814} PREDS {{130 0 0 0-6882 {}} {128 0 0 0-7448 {}}} SUCCS {{259 0 0 0-7448 {}}} CYCLES {}}
set a(0-7448) {AREA_SCORE 0.00 LIBRARY mgc_ioport MODULE mgc_io_sync(0) QUANTITY 11 NAME xt:io_sync(xt:rsc.triosy(0)(1)) TYPE {I/O_READ CHAN} DELAY {0.00 ns} PAR 0-6881 XREFS 02c81ea0-983a-4c60-8851-0583a6dc08ce-548 LOC {1 1.0 1 1.0 1 1.0 2 0.0 1 0.9999} PREDS {{772 0 0 0-7448 {}} {259 0 0 0-7447 {}} {130 0 0 0-6882 {}}} SUCCS {{128 0 0 0-7447 {}} {772 0 0 0-7448 {}} {259 0 0 0-7449 {}}} CYCLES {}}
set a(0-7449) {AREA_SCORE {} NAME DataInp#4 TYPE {C-CORE PORT} PAR 0-6881 XREFS 02c81ea0-983a-4c60-8851-0583a6dc08ce-549 LOC {2 0.0 2 0.9999999250374814 2 0.9999999250374814 2 0.9999999250374814} PREDS {{259 0 0 0-7448 {}} {130 0 0 0-6882 {}}} SUCCS {} CYCLES {}}
set a(0-7450) {AREA_SCORE {} NAME CHN#5 TYPE {C-CORE PORT} PAR 0-6881 XREFS 02c81ea0-983a-4c60-8851-0583a6dc08ce-550 LOC {1 0.9999999250374814 1 0.9999999250374814 1 0.9999999250374814 1 0.9999999250374814} PREDS {{130 0 0 0-6882 {}} {128 0 0 0-7451 {}}} SUCCS {{259 0 0 0-7451 {}}} CYCLES {}}
set a(0-7451) {AREA_SCORE 0.00 LIBRARY mgc_ioport MODULE mgc_io_sync(0) QUANTITY 11 NAME xt:io_sync(xt:rsc.triosy(0)(2)) TYPE {I/O_READ CHAN} DELAY {0.00 ns} PAR 0-6881 XREFS 02c81ea0-983a-4c60-8851-0583a6dc08ce-551 LOC {1 1.0 1 1.0 1 1.0 2 0.0 1 0.9999} PREDS {{772 0 0 0-7451 {}} {259 0 0 0-7450 {}} {130 0 0 0-6882 {}}} SUCCS {{128 0 0 0-7450 {}} {772 0 0 0-7451 {}} {259 0 0 0-7452 {}}} CYCLES {}}
set a(0-7452) {AREA_SCORE {} NAME DataInp#5 TYPE {C-CORE PORT} PAR 0-6881 XREFS 02c81ea0-983a-4c60-8851-0583a6dc08ce-552 LOC {2 0.0 2 0.9999999250374814 2 0.9999999250374814 2 0.9999999250374814} PREDS {{259 0 0 0-7451 {}} {130 0 0 0-6882 {}}} SUCCS {} CYCLES {}}
set a(0-7453) {AREA_SCORE {} NAME CHN#6 TYPE {C-CORE PORT} PAR 0-6881 XREFS 02c81ea0-983a-4c60-8851-0583a6dc08ce-553 LOC {1 0.9999999250374814 1 0.9999999250374814 1 0.9999999250374814 1 0.9999999250374814} PREDS {{130 0 0 0-6882 {}} {128 0 0 0-7454 {}}} SUCCS {{259 0 0 0-7454 {}}} CYCLES {}}
set a(0-7454) {AREA_SCORE 0.00 LIBRARY mgc_ioport MODULE mgc_io_sync(0) QUANTITY 11 NAME xt:io_sync(xt:rsc.triosy(0)(3)) TYPE {I/O_READ CHAN} DELAY {0.00 ns} PAR 0-6881 XREFS 02c81ea0-983a-4c60-8851-0583a6dc08ce-554 LOC {1 1.0 1 1.0 1 1.0 2 0.0 1 0.9999} PREDS {{772 0 0 0-7454 {}} {259 0 0 0-7453 {}} {130 0 0 0-6882 {}}} SUCCS {{128 0 0 0-7453 {}} {772 0 0 0-7454 {}} {259 0 0 0-7455 {}}} CYCLES {}}
set a(0-7455) {AREA_SCORE {} NAME DataInp#6 TYPE {C-CORE PORT} PAR 0-6881 XREFS 02c81ea0-983a-4c60-8851-0583a6dc08ce-555 LOC {2 0.0 2 0.9999999250374814 2 0.9999999250374814 2 0.9999999250374814} PREDS {{259 0 0 0-7454 {}} {130 0 0 0-6882 {}}} SUCCS {} CYCLES {}}
set a(0-7456) {AREA_SCORE {} NAME CHN#7 TYPE {C-CORE PORT} PAR 0-6881 XREFS 02c81ea0-983a-4c60-8851-0583a6dc08ce-556 LOC {1 0.9999999250374814 1 0.9999999250374814 1 0.9999999250374814 1 0.9999999250374814} PREDS {{130 0 0 0-6882 {}} {128 0 0 0-7457 {}}} SUCCS {{259 0 0 0-7457 {}}} CYCLES {}}
set a(0-7457) {AREA_SCORE 0.00 LIBRARY mgc_ioport MODULE mgc_io_sync(0) QUANTITY 11 NAME xt:io_sync(xt:rsc.triosy(0)(4)) TYPE {I/O_READ CHAN} DELAY {0.00 ns} PAR 0-6881 XREFS 02c81ea0-983a-4c60-8851-0583a6dc08ce-557 LOC {1 1.0 1 1.0 1 1.0 2 0.0 1 0.9999} PREDS {{772 0 0 0-7457 {}} {259 0 0 0-7456 {}} {130 0 0 0-6882 {}}} SUCCS {{128 0 0 0-7456 {}} {772 0 0 0-7457 {}} {259 0 0 0-7458 {}}} CYCLES {}}
set a(0-7458) {AREA_SCORE {} NAME DataInp#7 TYPE {C-CORE PORT} PAR 0-6881 XREFS 02c81ea0-983a-4c60-8851-0583a6dc08ce-558 LOC {2 0.0 2 0.9999999250374814 2 0.9999999250374814 2 0.9999999250374814} PREDS {{259 0 0 0-7457 {}} {130 0 0 0-6882 {}}} SUCCS {} CYCLES {}}
set a(0-7459) {AREA_SCORE {} NAME CHN#8 TYPE {C-CORE PORT} PAR 0-6881 XREFS 02c81ea0-983a-4c60-8851-0583a6dc08ce-559 LOC {1 0.9999999250374814 1 0.9999999250374814 1 0.9999999250374814 1 0.9999999250374814} PREDS {{130 0 0 0-6882 {}} {128 0 0 0-7460 {}}} SUCCS {{259 0 0 0-7460 {}}} CYCLES {}}
set a(0-7460) {AREA_SCORE 0.00 LIBRARY mgc_ioport MODULE mgc_io_sync(0) QUANTITY 11 NAME xt:io_sync(xt:rsc.triosy(0)(5)) TYPE {I/O_READ CHAN} DELAY {0.00 ns} PAR 0-6881 XREFS 02c81ea0-983a-4c60-8851-0583a6dc08ce-560 LOC {1 1.0 1 1.0 1 1.0 2 0.0 1 0.9999} PREDS {{772 0 0 0-7460 {}} {259 0 0 0-7459 {}} {130 0 0 0-6882 {}}} SUCCS {{128 0 0 0-7459 {}} {772 0 0 0-7460 {}} {259 0 0 0-7461 {}}} CYCLES {}}
set a(0-7461) {AREA_SCORE {} NAME DataInp#8 TYPE {C-CORE PORT} PAR 0-6881 XREFS 02c81ea0-983a-4c60-8851-0583a6dc08ce-561 LOC {2 0.0 2 0.9999999250374814 2 0.9999999250374814 2 0.9999999250374814} PREDS {{259 0 0 0-7460 {}} {130 0 0 0-6882 {}}} SUCCS {} CYCLES {}}
set a(0-7462) {AREA_SCORE {} NAME CHN#9 TYPE {C-CORE PORT} PAR 0-6881 XREFS 02c81ea0-983a-4c60-8851-0583a6dc08ce-562 LOC {1 0.9999999250374814 1 0.9999999250374814 1 0.9999999250374814 1 0.9999999250374814} PREDS {{130 0 0 0-6882 {}} {128 0 0 0-7463 {}}} SUCCS {{259 0 0 0-7463 {}}} CYCLES {}}
set a(0-7463) {AREA_SCORE 0.00 LIBRARY mgc_ioport MODULE mgc_io_sync(0) QUANTITY 11 NAME xt:io_sync(xt:rsc.triosy(0)(6)) TYPE {I/O_READ CHAN} DELAY {0.00 ns} PAR 0-6881 XREFS 02c81ea0-983a-4c60-8851-0583a6dc08ce-563 LOC {1 1.0 1 1.0 1 1.0 2 0.0 1 0.9999} PREDS {{772 0 0 0-7463 {}} {259 0 0 0-7462 {}} {130 0 0 0-6882 {}}} SUCCS {{128 0 0 0-7462 {}} {772 0 0 0-7463 {}} {259 0 0 0-7464 {}}} CYCLES {}}
set a(0-7464) {AREA_SCORE {} NAME DataInp#9 TYPE {C-CORE PORT} PAR 0-6881 XREFS 02c81ea0-983a-4c60-8851-0583a6dc08ce-564 LOC {2 0.0 2 0.9999999250374814 2 0.9999999250374814 2 0.9999999250374814} PREDS {{259 0 0 0-7463 {}} {130 0 0 0-6882 {}}} SUCCS {} CYCLES {}}
set a(0-7465) {AREA_SCORE {} NAME CHN#10 TYPE {C-CORE PORT} PAR 0-6881 XREFS 02c81ea0-983a-4c60-8851-0583a6dc08ce-565 LOC {1 0.9999999250374814 1 0.9999999250374814 1 0.9999999250374814 1 0.9999999250374814} PREDS {{130 0 0 0-6882 {}} {128 0 0 0-7466 {}}} SUCCS {{259 0 0 0-7466 {}}} CYCLES {}}
set a(0-7466) {AREA_SCORE 0.00 LIBRARY mgc_ioport MODULE mgc_io_sync(0) QUANTITY 11 NAME xt:io_sync(xt:rsc.triosy(0)(7)) TYPE {I/O_READ CHAN} DELAY {0.00 ns} PAR 0-6881 XREFS 02c81ea0-983a-4c60-8851-0583a6dc08ce-566 LOC {1 1.0 1 1.0 1 1.0 2 0.0 1 0.9999} PREDS {{772 0 0 0-7466 {}} {259 0 0 0-7465 {}} {130 0 0 0-6882 {}}} SUCCS {{128 0 0 0-7465 {}} {772 0 0 0-7466 {}} {259 0 0 0-7467 {}}} CYCLES {}}
set a(0-7467) {AREA_SCORE {} NAME DataInp#10 TYPE {C-CORE PORT} PAR 0-6881 XREFS 02c81ea0-983a-4c60-8851-0583a6dc08ce-567 LOC {2 0.0 2 0.9999999250374814 2 0.9999999250374814 2 0.9999999250374814} PREDS {{259 0 0 0-7466 {}} {130 0 0 0-6882 {}}} SUCCS {} CYCLES {}}
set a(0-6881) {CHI {0-6884 0-6885 0-6886 0-6887 0-6888 0-6889 0-6890 0-6891 0-6892 0-6893 0-6894 0-6895 0-6896 0-6897 0-6898 0-6899 0-6900 0-6901 0-6902 0-6903 0-6882 0-7435 0-7436 0-7437 0-7438 0-7439 0-7440 0-7441 0-7442 0-7443 0-7444 0-7445 0-7446 0-7447 0-7448 0-7449 0-7450 0-7451 0-7452 0-7453 0-7454 0-7455 0-7456 0-7457 0-7458 0-7459 0-7460 0-7461 0-7462 0-7463 0-7464 0-7465 0-7466 0-7467} ITERATIONS Infinite LATENCY 344159 RESET_LATENCY 0 CSTEPS 2 UNROLL 0 PERIOD {6.67 ns} FULL_PERIOD {6.67 ns} THROUGHPUT_PERIOD 344164 %_SHARING_ALLOC {20.00000000000001 %} PIPELINED No CYCLES_IN 2 TOTAL_CYCLES_IN 2 TOTAL_CYCLES_UNDER 344162 TOTAL_CYCLES 344164 NAME main TYPE LOOP DELAY {2295580.55 ns} PAR 0-6880 XREFS 02c81ea0-983a-4c60-8851-0583a6dc08ce-568 LOC {0 1.0 0 1.0 0 1.0 0 1.0} PREDS {{774 0 0 0-6881 {}}} SUCCS {{774 0 0 0-6881 {}}} CYCLES {}}
set a(0-6880) {CHI 0-6881 ITERATIONS Infinite LATENCY 344159 RESET_LATENCY 0 CSTEPS 0 UNROLL 0 PERIOD {6.67 ns} FULL_PERIOD {6.67 ns} THROUGHPUT_PERIOD 344164 %_SHARING_ALLOC {20.00000000000001 %} PIPELINED No CYCLES_IN 0 TOTAL_CYCLES_IN 0 TOTAL_CYCLES_UNDER 344164 TOTAL_CYCLES 344164 NAME core:rlp TYPE LOOP DELAY {2295580.55 ns} PAR {} XREFS 02c81ea0-983a-4c60-8851-0583a6dc08ce-569 LOC {0 0.0 0 0.0 0 0.0 1 0.0} PREDS {} SUCCS {} CYCLES {}}
set a(0-6880-TOTALCYCLES) {344164}
set a(0-6880-QMOD) {ccs_in(2,32) 0-6884 mgc_add(13,0,1,1,13) 0-6944 mgc_and(13,2) {0-6948 0-6955} mgc_shift_r(13,0,4,13) 0-6950 mgc_shift_l(13,0,4,14) 0-6952 mgc_add(13,0,12,0,13) 0-6957 BLOCK_DPRAM_RBW_DUAL_rwport(14,11,32,2048,2048,32,1) {0-6965 0-7110 0-7275 0-7345} BLOCK_DPRAM_RBW_DUAL_rwport(15,11,32,2048,2048,32,1) {0-6967 0-7112 0-7277 0-7347} BLOCK_DPRAM_RBW_DUAL_rwport(16,11,32,2048,2048,32,1) {0-6969 0-7114 0-7279 0-7349} BLOCK_DPRAM_RBW_DUAL_rwport(17,11,32,2048,2048,32,1) {0-6971 0-7116 0-7281 0-7351} BLOCK_DPRAM_RBW_DUAL_rwport(18,11,32,2048,2048,32,1) {0-6973 0-7118 0-7283 0-7353} BLOCK_DPRAM_RBW_DUAL_rwport(19,11,32,2048,2048,32,1) {0-6975 0-7120 0-7285 0-7355} BLOCK_DPRAM_RBW_DUAL_rwport(20,11,32,2048,2048,32,1) {0-6977 0-7122 0-7287 0-7357} BLOCK_DPRAM_RBW_DUAL_rwport(21,11,32,2048,2048,32,1) {0-6979 0-7124 0-7289 0-7359} BLOCK_DPRAM_RBW_DUAL_rwport_en(6,11,32,2048,2048,32,1) {0-6985 0-7128 0-7293 0-7363} BLOCK_DPRAM_RBW_DUAL_rwport_en(7,11,32,2048,2048,32,1) {0-6987 0-7130 0-7295 0-7365} BLOCK_DPRAM_RBW_DUAL_rwport_en(8,11,32,2048,2048,32,1) {0-6989 0-7132 0-7297 0-7367} BLOCK_DPRAM_RBW_DUAL_rwport_en(9,11,32,2048,2048,32,1) {0-6991 0-7134 0-7299 0-7369} BLOCK_DPRAM_RBW_DUAL_rwport_en(10,11,32,2048,2048,32,1) {0-6993 0-7136 0-7301 0-7371} BLOCK_DPRAM_RBW_DUAL_rwport_en(11,11,32,2048,2048,32,1) {0-6995 0-7138 0-7303 0-7373} BLOCK_DPRAM_RBW_DUAL_rwport_en(12,11,32,2048,2048,32,1) {0-6997 0-7140 0-7305 0-7375} BLOCK_DPRAM_RBW_DUAL_rwport_en(13,11,32,2048,2048,32,1) {0-6999 0-7142 0-7307 0-7377} mgc_mux1hot(32,16) {0-7100 0-7243} mgc_add(14,0,14,0,14) {0-7102 0-7104 0-7326} BLOCK_1R1W_RBW_rport(3,14,32,16384,16384,32,1) 0-7244 mgc_mul(32,0,32,0,32) {0-7245 0-7249 0-7325} BLOCK_1R1W_RBW_rport(4,14,32,16384,16384,32,1) 0-7246 mgc_mul(32,0,32,0,64) 0-7247 mgc_add(32,0,32,0,32) {0-7251 0-7258 0-7261 0-7268 0-7328 0-7333} mgc_add(33,0,32,0,33) {0-7254 0-7264} mgc_mux(32,1,2) {0-7259 0-7269 0-7339} mgc_add(13,0,13,0,14) {0-7260 0-7308} mgc_add(13,0,2,1,14) 0-7380 mgc_add(4,0,2,1,4) {0-7390 0-7402} mgc_add(4,0,4,0,4) 0-7393 mgc_io_sync(0) {0-7436 0-7439 0-7442 0-7445 0-7448 0-7451 0-7454 0-7457 0-7460 0-7463 0-7466}}
set a(0-6880-PROC_NAME) {core}
set a(0-6880-HIER_NAME) {/stockham_dit/core}
set a(TOP_INDEX) {0}
set a(TOP) {0-6880}

