Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (lin64) Build 2258646 Thu Jun 14 20:02:38 MDT 2018
| Date         : Fri Dec 14 15:00:30 2018
| Host         : ece31 running 64-bit Ubuntu 16.04.5 LTS
| Command      : report_methodology -file design_1_wrapper_methodology_drc_routed.rpt -pb design_1_wrapper_methodology_drc_routed.pb -rpx design_1_wrapper_methodology_drc_routed.rpx
| Design       : design_1_wrapper
| Device       : xc7z010clg400-1
| Speed File   : -1
| Design State : Routed
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
             Max violations: <unlimited>
             Violations found: 86
+-----------+----------+----------------------------------------------------+------------+
| Rule      | Severity | Description                                        | Violations |
+-----------+----------+----------------------------------------------------+------------+
| TIMING-4  | Warning  | Invalid primary clock redefinition on a clock tree | 1          |
| TIMING-18 | Warning  | Missing input or output delay                      | 84         |
| TIMING-27 | Warning  | Invalid primary clock on hierarchical pin          | 1          |
+-----------+----------+----------------------------------------------------+------------+

2. REPORT DETAILS
-----------------
TIMING-4#1 Warning
Invalid primary clock redefinition on a clock tree  
Invalid clock redefinition on a clock tree. The primary clock design_1_i/clk_wiz_0/inst/clk_in1 is defined downstream of clock clk_fpga_0 and overrides its insertion delay and/or waveform definition
Related violations: <none>

TIMING-18#1 Warning
Missing input or output delay  
An input delay is missing on AXI_STR_TXD_0_tready relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#2 Warning
Missing input or output delay  
An input delay is missing on LDATA_RDY_tri_i[0] relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#3 Warning
Missing input or output delay  
An input delay is missing on LDATA_tri_i[0] relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#4 Warning
Missing input or output delay  
An input delay is missing on LDATA_tri_i[10] relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#5 Warning
Missing input or output delay  
An input delay is missing on LDATA_tri_i[11] relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#6 Warning
Missing input or output delay  
An input delay is missing on LDATA_tri_i[12] relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#7 Warning
Missing input or output delay  
An input delay is missing on LDATA_tri_i[13] relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#8 Warning
Missing input or output delay  
An input delay is missing on LDATA_tri_i[14] relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#9 Warning
Missing input or output delay  
An input delay is missing on LDATA_tri_i[15] relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#10 Warning
Missing input or output delay  
An input delay is missing on LDATA_tri_i[16] relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#11 Warning
Missing input or output delay  
An input delay is missing on LDATA_tri_i[17] relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#12 Warning
Missing input or output delay  
An input delay is missing on LDATA_tri_i[18] relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#13 Warning
Missing input or output delay  
An input delay is missing on LDATA_tri_i[19] relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#14 Warning
Missing input or output delay  
An input delay is missing on LDATA_tri_i[1] relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#15 Warning
Missing input or output delay  
An input delay is missing on LDATA_tri_i[20] relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#16 Warning
Missing input or output delay  
An input delay is missing on LDATA_tri_i[21] relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#17 Warning
Missing input or output delay  
An input delay is missing on LDATA_tri_i[22] relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#18 Warning
Missing input or output delay  
An input delay is missing on LDATA_tri_i[23] relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#19 Warning
Missing input or output delay  
An input delay is missing on LDATA_tri_i[2] relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#20 Warning
Missing input or output delay  
An input delay is missing on LDATA_tri_i[3] relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#21 Warning
Missing input or output delay  
An input delay is missing on LDATA_tri_i[4] relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#22 Warning
Missing input or output delay  
An input delay is missing on LDATA_tri_i[5] relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#23 Warning
Missing input or output delay  
An input delay is missing on LDATA_tri_i[6] relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#24 Warning
Missing input or output delay  
An input delay is missing on LDATA_tri_i[7] relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#25 Warning
Missing input or output delay  
An input delay is missing on LDATA_tri_i[8] relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#26 Warning
Missing input or output delay  
An input delay is missing on LDATA_tri_i[9] relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#27 Warning
Missing input or output delay  
An input delay is missing on ready_tri_i[0] relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#28 Warning
Missing input or output delay  
An output delay is missing on AXI_STR_TXD_0_tdata[0] relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#29 Warning
Missing input or output delay  
An output delay is missing on AXI_STR_TXD_0_tdata[10] relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#30 Warning
Missing input or output delay  
An output delay is missing on AXI_STR_TXD_0_tdata[11] relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#31 Warning
Missing input or output delay  
An output delay is missing on AXI_STR_TXD_0_tdata[12] relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#32 Warning
Missing input or output delay  
An output delay is missing on AXI_STR_TXD_0_tdata[13] relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#33 Warning
Missing input or output delay  
An output delay is missing on AXI_STR_TXD_0_tdata[14] relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#34 Warning
Missing input or output delay  
An output delay is missing on AXI_STR_TXD_0_tdata[15] relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#35 Warning
Missing input or output delay  
An output delay is missing on AXI_STR_TXD_0_tdata[16] relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#36 Warning
Missing input or output delay  
An output delay is missing on AXI_STR_TXD_0_tdata[17] relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#37 Warning
Missing input or output delay  
An output delay is missing on AXI_STR_TXD_0_tdata[18] relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#38 Warning
Missing input or output delay  
An output delay is missing on AXI_STR_TXD_0_tdata[19] relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#39 Warning
Missing input or output delay  
An output delay is missing on AXI_STR_TXD_0_tdata[1] relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#40 Warning
Missing input or output delay  
An output delay is missing on AXI_STR_TXD_0_tdata[20] relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#41 Warning
Missing input or output delay  
An output delay is missing on AXI_STR_TXD_0_tdata[21] relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#42 Warning
Missing input or output delay  
An output delay is missing on AXI_STR_TXD_0_tdata[22] relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#43 Warning
Missing input or output delay  
An output delay is missing on AXI_STR_TXD_0_tdata[23] relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#44 Warning
Missing input or output delay  
An output delay is missing on AXI_STR_TXD_0_tdata[24] relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#45 Warning
Missing input or output delay  
An output delay is missing on AXI_STR_TXD_0_tdata[25] relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#46 Warning
Missing input or output delay  
An output delay is missing on AXI_STR_TXD_0_tdata[26] relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#47 Warning
Missing input or output delay  
An output delay is missing on AXI_STR_TXD_0_tdata[27] relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#48 Warning
Missing input or output delay  
An output delay is missing on AXI_STR_TXD_0_tdata[28] relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#49 Warning
Missing input or output delay  
An output delay is missing on AXI_STR_TXD_0_tdata[29] relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#50 Warning
Missing input or output delay  
An output delay is missing on AXI_STR_TXD_0_tdata[2] relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#51 Warning
Missing input or output delay  
An output delay is missing on AXI_STR_TXD_0_tdata[30] relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#52 Warning
Missing input or output delay  
An output delay is missing on AXI_STR_TXD_0_tdata[31] relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#53 Warning
Missing input or output delay  
An output delay is missing on AXI_STR_TXD_0_tdata[3] relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#54 Warning
Missing input or output delay  
An output delay is missing on AXI_STR_TXD_0_tdata[4] relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#55 Warning
Missing input or output delay  
An output delay is missing on AXI_STR_TXD_0_tdata[5] relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#56 Warning
Missing input or output delay  
An output delay is missing on AXI_STR_TXD_0_tdata[6] relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#57 Warning
Missing input or output delay  
An output delay is missing on AXI_STR_TXD_0_tdata[7] relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#58 Warning
Missing input or output delay  
An output delay is missing on AXI_STR_TXD_0_tdata[8] relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#59 Warning
Missing input or output delay  
An output delay is missing on AXI_STR_TXD_0_tdata[9] relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#60 Warning
Missing input or output delay  
An output delay is missing on AXI_STR_TXD_0_tlast relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#61 Warning
Missing input or output delay  
An output delay is missing on AXI_STR_TXD_0_tvalid relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#62 Warning
Missing input or output delay  
An output delay is missing on Addr_tri_o[0] relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#63 Warning
Missing input or output delay  
An output delay is missing on Addr_tri_o[1] relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#64 Warning
Missing input or output delay  
An output delay is missing on Addr_tri_o[2] relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#65 Warning
Missing input or output delay  
An output delay is missing on Addr_tri_o[3] relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#66 Warning
Missing input or output delay  
An output delay is missing on Addr_tri_o[4] relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#67 Warning
Missing input or output delay  
An output delay is missing on Addr_tri_o[5] relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#68 Warning
Missing input or output delay  
An output delay is missing on Addr_tri_o[6] relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#69 Warning
Missing input or output delay  
An output delay is missing on SWITCHES_tri_o[0] relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#70 Warning
Missing input or output delay  
An output delay is missing on SWITCHES_tri_o[1] relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#71 Warning
Missing input or output delay  
An output delay is missing on SWITCHES_tri_o[2] relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#72 Warning
Missing input or output delay  
An output delay is missing on SWITCHES_tri_o[3] relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#73 Warning
Missing input or output delay  
An output delay is missing on data_tri_o[0] relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#74 Warning
Missing input or output delay  
An output delay is missing on data_tri_o[1] relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#75 Warning
Missing input or output delay  
An output delay is missing on data_tri_o[2] relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#76 Warning
Missing input or output delay  
An output delay is missing on data_tri_o[3] relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#77 Warning
Missing input or output delay  
An output delay is missing on data_tri_o[4] relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#78 Warning
Missing input or output delay  
An output delay is missing on data_tri_o[5] relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#79 Warning
Missing input or output delay  
An output delay is missing on data_tri_o[6] relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#80 Warning
Missing input or output delay  
An output delay is missing on data_tri_o[7] relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#81 Warning
Missing input or output delay  
An output delay is missing on data_tri_o[8] relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#82 Warning
Missing input or output delay  
An output delay is missing on gpio_rtl_tri_o[0] relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#83 Warning
Missing input or output delay  
An output delay is missing on reset_tri_o[0] relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#84 Warning
Missing input or output delay  
An output delay is missing on timer_gpio_tri_o[0] relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-27#1 Warning
Invalid primary clock on hierarchical pin  
A primary clock design_1_i/clk_wiz_0/inst/clk_in1 is created on an inappropriate internal pin design_1_i/clk_wiz_0/inst/clk_in1. It is not recommended to create a primary clock on a hierarchical pin when its driver pin has a fanout connected to multiple clock pins
Related violations: <none>


