Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Wed Jan 28 17:52:55 2026
| Host         : C27-5CG3121G96 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file Lab1_control_sets_placed.rpt
| Design       : Lab1
| Device       : xc7a200t
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    11 |
|    Minimum number of control sets                        |    11 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    47 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    11 |
| >= 0 to < 4        |     1 |
| >= 4 to < 6        |     2 |
| >= 6 to < 8        |     1 |
| >= 8 to < 10       |     1 |
| >= 10 to < 12      |     3 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     3 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              78 |           22 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              34 |            9 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              41 |           18 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+--------------------------------------------------------+-------------------------------------------------------------------+--------------------------------------------------------------------------------+------------------+----------------+--------------+
|                      Clock Signal                      |                           Enable Signal                           |                                Set/Reset Signal                                | Slice Load Count | Bel Load Count | Bels / Slice |
+--------------------------------------------------------+-------------------------------------------------------------------+--------------------------------------------------------------------------------+------------------+----------------+--------------+
|  video_main/mmcm_adv_inst_display_clocks/inst/clk_out1 |                                                                   | video_main/Inst_vga/inst_vga_signal_generator/h_counter/processQ[8]_i_1__0_n_0 |                1 |              1 |         1.00 |
|  clk_IBUF                                              |                                                                   |                                                                                |                2 |              4 |         2.00 |
|  video_main/mmcm_adv_inst_display_clocks/inst/clk_out2 |                                                                   | video_main/inst_dvid/shift_red[7]_i_1_n_0                                      |                1 |              5 |         5.00 |
|  video_main/mmcm_adv_inst_display_clocks/inst/clk_out2 |                                                                   | video_main/inst_dvid/shift_red[9]_i_1_n_0                                      |                2 |              6 |         3.00 |
|  video_main/mmcm_adv_inst_display_clocks/inst/clk_out1 | video_main/Inst_vga/inst_vga_signal_generator/h_counter/processQ0 | video_main/Inst_vga/inst_vga_signal_generator/h_counter/processQ[8]_i_1__0_n_0 |                3 |              9 |         3.00 |
|  video_main/mmcm_adv_inst_display_clocks/inst/clk_out1 | video_main/Inst_vga/inst_vga_signal_generator/h_counter/E[0]      | video_main/Inst_vga/inst_vga_signal_generator/h_counter/SR[0]                  |                7 |             10 |         1.43 |
|  clk_IBUF                                              | stepper_t/process_q[10]_i_2_n_0                                   | stepper_v/SR[0]                                                                |                4 |             11 |         2.75 |
|  clk_IBUF                                              | stepper_v/process_q[10]_i_1_n_0                                   | stepper_v/SR[0]                                                                |                4 |             11 |         2.75 |
|  video_main/mmcm_adv_inst_display_clocks/inst/clk_out1 |                                                                   | video_main/Inst_vga/inst_vga_signal_generator/vga_reg[blank]_0                 |                5 |             22 |         4.40 |
|  video_main/mmcm_adv_inst_display_clocks/inst/clk_out2 |                                                                   |                                                                                |                8 |             29 |         3.62 |
|  video_main/mmcm_adv_inst_display_clocks/inst/clk_out1 |                                                                   |                                                                                |               12 |             45 |         3.75 |
+--------------------------------------------------------+-------------------------------------------------------------------+--------------------------------------------------------------------------------+------------------+----------------+--------------+


