 
****************************************
Report : timing
        -path full
        -delay min
        -nworst 10
        -max_paths 10
Design : khu_sensor_pad
Version: L-2016.03-SP5-5
Date   : Thu Nov 19 19:10:55 2020
****************************************

 * Some/all delay information is back-annotated.

Operating Conditions: ss_1p08v_125c   Library: scmetropmk_cmos10lp_rvt_ss_1p08v_125c_sadhm
Wire Load Model Mode: top

  Startpoint: khu_sensor_top/divider_by_2/o_CLK_DIV_2_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/divider_by_2/o_CLK_DIV_2_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.75       0.75
  khu_sensor_top/divider_by_2/o_CLK_DIV_2_reg/CK (DFFRQX1MTR)
                                                          0.00       0.75 r
  khu_sensor_top/divider_by_2/o_CLK_DIV_2_reg/Q (DFFRQX1MTR)
                                                          0.32       1.07 r
  khu_sensor_top/divider_by_2/U3/Y (INVX1MTR)             0.00       1.07 f
  khu_sensor_top/divider_by_2/o_CLK_DIV_2_reg/D (DFFRQX1MTR)
                                                          0.00       1.07 f
  data arrival time                                                  1.07

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.75       0.75
  khu_sensor_top/divider_by_2/o_CLK_DIV_2_reg/CK (DFFRQX1MTR)
                                                          0.00       0.75 r
  library hold time                                       0.16       0.91
  data required time                                                 0.91
  --------------------------------------------------------------------------
  data required time                                                 0.91
  data arrival time                                                 -1.07
  --------------------------------------------------------------------------
  slack (MET)                                                        0.16


  Startpoint: khu_sensor_top/mpr121_controller/i2c_master/sda_i_reg_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/mpr121_controller/i2c_master/last_sda_i_reg_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.75       0.75
  khu_sensor_top/mpr121_controller/i2c_master/sda_i_reg_reg/CK (DFFSX1MTR)
                                                          0.00       0.75 r
  khu_sensor_top/mpr121_controller/i2c_master/sda_i_reg_reg/Q (DFFSX1MTR)
                                                          0.40       1.15 f
  khu_sensor_top/mpr121_controller/i2c_master/last_sda_i_reg_reg/D (DFFRQX1MTR)
                                                          0.00       1.15 f
  data arrival time                                                  1.15

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.75       0.75
  khu_sensor_top/mpr121_controller/i2c_master/last_sda_i_reg_reg/CK (DFFRQX1MTR)
                                                          0.00       0.75 r
  library hold time                                       0.23       0.98
  data required time                                                 0.98
  --------------------------------------------------------------------------
  data required time                                                 0.98
  data arrival time                                                 -1.15
  --------------------------------------------------------------------------
  slack (MET)                                                        0.16


  Startpoint: khu_sensor_top/mpr121_controller/i2c_master/mode_write_multiple_reg_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/mpr121_controller/i2c_master/mode_write_multiple_reg_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.75       0.75
  khu_sensor_top/mpr121_controller/i2c_master/mode_write_multiple_reg_reg/CK (DFFQX1MTR)
                                                          0.00       0.75 r
  khu_sensor_top/mpr121_controller/i2c_master/mode_write_multiple_reg_reg/Q (DFFQX1MTR)
                                                          0.35       1.10 f
  khu_sensor_top/mpr121_controller/i2c_master/U17/Y (INVX1MTR)
                                                          0.05       1.15 r
  khu_sensor_top/mpr121_controller/i2c_master/U11/Y (OAI2B2X1MTR)
                                                          0.07       1.22 f
  khu_sensor_top/mpr121_controller/i2c_master/mode_write_multiple_reg_reg/D (DFFQX1MTR)
                                                          0.00       1.22 f
  data arrival time                                                  1.22

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.75       0.75
  khu_sensor_top/mpr121_controller/i2c_master/mode_write_multiple_reg_reg/CK (DFFQX1MTR)
                                                          0.00       0.75 r
  library hold time                                       0.24       0.99
  data required time                                                 0.99
  --------------------------------------------------------------------------
  data required time                                                 0.99
  data arrival time                                                 -1.22
  --------------------------------------------------------------------------
  slack (MET)                                                        0.23


  Startpoint: khu_sensor_top/mpr121_controller/i2c_master/bit_count_reg_reg[3]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/mpr121_controller/i2c_master/bit_count_reg_reg[3]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.75       0.75
  khu_sensor_top/mpr121_controller/i2c_master/bit_count_reg_reg[3]/CK (DFFQNX1MTR)
                                                          0.00       0.75 r
  khu_sensor_top/mpr121_controller/i2c_master/bit_count_reg_reg[3]/QN (DFFQNX1MTR)
                                                          0.38       1.13 r
  khu_sensor_top/mpr121_controller/i2c_master/U67/Y (AOI32X1MTR)
                                                          0.06       1.19 f
  khu_sensor_top/mpr121_controller/i2c_master/bit_count_reg_reg[3]/D (DFFQNX1MTR)
                                                          0.00       1.19 f
  data arrival time                                                  1.19

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.75       0.75
  khu_sensor_top/mpr121_controller/i2c_master/bit_count_reg_reg[3]/CK (DFFQNX1MTR)
                                                          0.00       0.75 r
  library hold time                                       0.21       0.96
  data required time                                                 0.96
  --------------------------------------------------------------------------
  data required time                                                 0.96
  data arrival time                                                 -1.19
  --------------------------------------------------------------------------
  slack (MET)                                                        0.23


  Startpoint: khu_sensor_top/mpr121_controller/i2c_master/bit_count_reg_reg[3]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/mpr121_controller/i2c_master/bit_count_reg_reg[3]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.75       0.75
  khu_sensor_top/mpr121_controller/i2c_master/bit_count_reg_reg[3]/CK (DFFQNX1MTR)
                                                          0.00       0.75 r
  khu_sensor_top/mpr121_controller/i2c_master/bit_count_reg_reg[3]/QN (DFFQNX1MTR)
                                                          0.38       1.13 r
  khu_sensor_top/mpr121_controller/i2c_master/U67/Y (AOI32X1MTR)
                                                          0.06       1.19 f
  khu_sensor_top/mpr121_controller/i2c_master/bit_count_reg_reg[3]/D (DFFQNX1MTR)
                                                          0.00       1.19 f
  data arrival time                                                  1.19

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.75       0.75
  khu_sensor_top/mpr121_controller/i2c_master/bit_count_reg_reg[3]/CK (DFFQNX1MTR)
                                                          0.00       0.75 r
  library hold time                                       0.21       0.96
  data required time                                                 0.96
  --------------------------------------------------------------------------
  data required time                                                 0.96
  data arrival time                                                 -1.19
  --------------------------------------------------------------------------
  slack (MET)                                                        0.23


  Startpoint: khu_sensor_top/mpr121_controller/i2c_master/bit_count_reg_reg[3]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/mpr121_controller/i2c_master/bit_count_reg_reg[3]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.75       0.75
  khu_sensor_top/mpr121_controller/i2c_master/bit_count_reg_reg[3]/CK (DFFQNX1MTR)
                                                          0.00       0.75 r
  khu_sensor_top/mpr121_controller/i2c_master/bit_count_reg_reg[3]/QN (DFFQNX1MTR)
                                                          0.38       1.13 r
  khu_sensor_top/mpr121_controller/i2c_master/U67/Y (AOI32X1MTR)
                                                          0.06       1.19 f
  khu_sensor_top/mpr121_controller/i2c_master/bit_count_reg_reg[3]/D (DFFQNX1MTR)
                                                          0.00       1.19 f
  data arrival time                                                  1.19

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.75       0.75
  khu_sensor_top/mpr121_controller/i2c_master/bit_count_reg_reg[3]/CK (DFFQNX1MTR)
                                                          0.00       0.75 r
  library hold time                                       0.21       0.96
  data required time                                                 0.96
  --------------------------------------------------------------------------
  data required time                                                 0.96
  data arrival time                                                 -1.19
  --------------------------------------------------------------------------
  slack (MET)                                                        0.23


  Startpoint: khu_sensor_top/mpr121_controller/i2c_master/bit_count_reg_reg[3]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/mpr121_controller/i2c_master/bit_count_reg_reg[3]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.75       0.75
  khu_sensor_top/mpr121_controller/i2c_master/bit_count_reg_reg[3]/CK (DFFQNX1MTR)
                                                          0.00       0.75 r
  khu_sensor_top/mpr121_controller/i2c_master/bit_count_reg_reg[3]/QN (DFFQNX1MTR)
                                                          0.38       1.13 r
  khu_sensor_top/mpr121_controller/i2c_master/U67/Y (AOI32X1MTR)
                                                          0.06       1.19 f
  khu_sensor_top/mpr121_controller/i2c_master/bit_count_reg_reg[3]/D (DFFQNX1MTR)
                                                          0.00       1.19 f
  data arrival time                                                  1.19

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.75       0.75
  khu_sensor_top/mpr121_controller/i2c_master/bit_count_reg_reg[3]/CK (DFFQNX1MTR)
                                                          0.00       0.75 r
  library hold time                                       0.21       0.96
  data required time                                                 0.96
  --------------------------------------------------------------------------
  data required time                                                 0.96
  data arrival time                                                 -1.19
  --------------------------------------------------------------------------
  slack (MET)                                                        0.23


  Startpoint: khu_sensor_top/mpr121_controller/i2c_master/bit_count_reg_reg[3]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/mpr121_controller/i2c_master/bit_count_reg_reg[3]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.75       0.75
  khu_sensor_top/mpr121_controller/i2c_master/bit_count_reg_reg[3]/CK (DFFQNX1MTR)
                                                          0.00       0.75 r
  khu_sensor_top/mpr121_controller/i2c_master/bit_count_reg_reg[3]/QN (DFFQNX1MTR)
                                                          0.38       1.13 r
  khu_sensor_top/mpr121_controller/i2c_master/U67/Y (AOI32X1MTR)
                                                          0.06       1.19 f
  khu_sensor_top/mpr121_controller/i2c_master/bit_count_reg_reg[3]/D (DFFQNX1MTR)
                                                          0.00       1.19 f
  data arrival time                                                  1.19

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.75       0.75
  khu_sensor_top/mpr121_controller/i2c_master/bit_count_reg_reg[3]/CK (DFFQNX1MTR)
                                                          0.00       0.75 r
  library hold time                                       0.21       0.96
  data required time                                                 0.96
  --------------------------------------------------------------------------
  data required time                                                 0.96
  data arrival time                                                 -1.19
  --------------------------------------------------------------------------
  slack (MET)                                                        0.23


  Startpoint: khu_sensor_top/mpr121_controller/i2c_master/bit_count_reg_reg[3]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/mpr121_controller/i2c_master/bit_count_reg_reg[3]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.75       0.75
  khu_sensor_top/mpr121_controller/i2c_master/bit_count_reg_reg[3]/CK (DFFQNX1MTR)
                                                          0.00       0.75 r
  khu_sensor_top/mpr121_controller/i2c_master/bit_count_reg_reg[3]/QN (DFFQNX1MTR)
                                                          0.38       1.13 r
  khu_sensor_top/mpr121_controller/i2c_master/U67/Y (AOI32X1MTR)
                                                          0.06       1.19 f
  khu_sensor_top/mpr121_controller/i2c_master/bit_count_reg_reg[3]/D (DFFQNX1MTR)
                                                          0.00       1.19 f
  data arrival time                                                  1.19

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.75       0.75
  khu_sensor_top/mpr121_controller/i2c_master/bit_count_reg_reg[3]/CK (DFFQNX1MTR)
                                                          0.00       0.75 r
  library hold time                                       0.21       0.96
  data required time                                                 0.96
  --------------------------------------------------------------------------
  data required time                                                 0.96
  data arrival time                                                 -1.19
  --------------------------------------------------------------------------
  slack (MET)                                                        0.23


  Startpoint: khu_sensor_top/mpr121_controller/i2c_master/bit_count_reg_reg[3]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/mpr121_controller/i2c_master/bit_count_reg_reg[3]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.75       0.75
  khu_sensor_top/mpr121_controller/i2c_master/bit_count_reg_reg[3]/CK (DFFQNX1MTR)
                                                          0.00       0.75 r
  khu_sensor_top/mpr121_controller/i2c_master/bit_count_reg_reg[3]/QN (DFFQNX1MTR)
                                                          0.38       1.13 r
  khu_sensor_top/mpr121_controller/i2c_master/U67/Y (AOI32X1MTR)
                                                          0.06       1.19 f
  khu_sensor_top/mpr121_controller/i2c_master/bit_count_reg_reg[3]/D (DFFQNX1MTR)
                                                          0.00       1.19 f
  data arrival time                                                  1.19

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.75       0.75
  khu_sensor_top/mpr121_controller/i2c_master/bit_count_reg_reg[3]/CK (DFFQNX1MTR)
                                                          0.00       0.75 r
  library hold time                                       0.21       0.96
  data required time                                                 0.96
  --------------------------------------------------------------------------
  data required time                                                 0.96
  data arrival time                                                 -1.19
  --------------------------------------------------------------------------
  slack (MET)                                                        0.23


  Startpoint: khu_sensor_top/uart_controller/uart_rx/r_Rx_Data_R_reg
              (rising edge-triggered flip-flop clocked by clk_half)
  Endpoint: khu_sensor_top/uart_controller/uart_rx/r_Rx_Data_reg
            (rising edge-triggered flip-flop clocked by clk_half)
  Path Group: clk_half
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_half (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.75       0.75
  khu_sensor_top/uart_controller/uart_rx/r_Rx_Data_R_reg/CK (DFFSQX1MTR)
                                                          0.00       0.75 r
  khu_sensor_top/uart_controller/uart_rx/r_Rx_Data_R_reg/Q (DFFSQX1MTR)
                                                          0.36       1.11 f
  khu_sensor_top/uart_controller/uart_rx/r_Rx_Data_reg/D (DFFSQX1MTR)
                                                          0.00       1.11 f
  data arrival time                                                  1.11

  clock clk_half (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.75       0.75
  khu_sensor_top/uart_controller/uart_rx/r_Rx_Data_reg/CK (DFFSQX1MTR)
                                                          0.00       0.75 r
  library hold time                                       0.24       0.99
  data required time                                                 0.99
  --------------------------------------------------------------------------
  data required time                                                 0.99
  data arrival time                                                 -1.11
  --------------------------------------------------------------------------
  slack (MET)                                                        0.12


  Startpoint: khu_sensor_top/uart_controller/uart_rx/r_Rx_Data_R_reg
              (rising edge-triggered flip-flop clocked by clk_half)
  Endpoint: khu_sensor_top/uart_controller/uart_rx/r_Rx_Data_reg
            (rising edge-triggered flip-flop clocked by clk_half)
  Path Group: clk_half
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_half (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.75       0.75
  khu_sensor_top/uart_controller/uart_rx/r_Rx_Data_R_reg/CK (DFFSQX1MTR)
                                                          0.00       0.75 r
  khu_sensor_top/uart_controller/uart_rx/r_Rx_Data_R_reg/Q (DFFSQX1MTR)
                                                          0.34       1.09 r
  khu_sensor_top/uart_controller/uart_rx/r_Rx_Data_reg/D (DFFSQX1MTR)
                                                          0.00       1.09 r
  data arrival time                                                  1.09

  clock clk_half (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.75       0.75
  khu_sensor_top/uart_controller/uart_rx/r_Rx_Data_reg/CK (DFFSQX1MTR)
                                                          0.00       0.75 r
  library hold time                                       0.13       0.88
  data required time                                                 0.88
  --------------------------------------------------------------------------
  data required time                                                 0.88
  data arrival time                                                 -1.09
  --------------------------------------------------------------------------
  slack (MET)                                                        0.21


  Startpoint: khu_sensor_top/sensor_core/r_uart_pstate_reg[1]
              (rising edge-triggered flip-flop clocked by clk_half)
  Endpoint: khu_sensor_top/sensor_core/r_uart_pstate_reg[1]
            (rising edge-triggered flip-flop clocked by clk_half)
  Path Group: clk_half
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_half (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.75       0.75
  khu_sensor_top/sensor_core/r_uart_pstate_reg[1]/CK (DFFRQX1MTR)
                                                          0.00       0.75 r
  khu_sensor_top/sensor_core/r_uart_pstate_reg[1]/Q (DFFRQX1MTR)
                                                          0.39       1.14 r
  khu_sensor_top/sensor_core/U643/Y (NOR3BX1MTR)          0.07       1.22 f
  khu_sensor_top/sensor_core/r_uart_pstate_reg[1]/D (DFFRQX1MTR)
                                                          0.00       1.22 f
  data arrival time                                                  1.22

  clock clk_half (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.75       0.75
  khu_sensor_top/sensor_core/r_uart_pstate_reg[1]/CK (DFFRQX1MTR)
                                                          0.00       0.75 r
  library hold time                                       0.23       0.98
  data required time                                                 0.98
  --------------------------------------------------------------------------
  data required time                                                 0.98
  data arrival time                                                 -1.22
  --------------------------------------------------------------------------
  slack (MET)                                                        0.23


  Startpoint: khu_sensor_top/uart_controller/o_UART_DATA_RX_VALID_reg
              (rising edge-triggered flip-flop clocked by clk_half)
  Endpoint: khu_sensor_top/sensor_core/r_uart_pstate_reg[1]
            (rising edge-triggered flip-flop clocked by clk_half)
  Path Group: clk_half
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_half (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.75       0.75
  khu_sensor_top/uart_controller/o_UART_DATA_RX_VALID_reg/CK (DFFRQX1MTR)
                                                          0.00       0.75 r
  khu_sensor_top/uart_controller/o_UART_DATA_RX_VALID_reg/Q (DFFRQX1MTR)
                                                          0.40       1.15 f
  khu_sensor_top/uart_controller/o_UART_DATA_RX_VALID (uart_controller)
                                                          0.00       1.15 f
  khu_sensor_top/sensor_core/i_UART_DATA_RX_VALID (sensor_core)
                                                          0.00       1.15 f
  khu_sensor_top/sensor_core/U643/Y (NOR3BX1MTR)          0.11       1.26 f
  khu_sensor_top/sensor_core/r_uart_pstate_reg[1]/D (DFFRQX1MTR)
                                                          0.00       1.26 f
  data arrival time                                                  1.26

  clock clk_half (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.75       0.75
  khu_sensor_top/sensor_core/r_uart_pstate_reg[1]/CK (DFFRQX1MTR)
                                                          0.00       0.75 r
  library hold time                                       0.23       0.98
  data required time                                                 0.98
  --------------------------------------------------------------------------
  data required time                                                 0.98
  data arrival time                                                 -1.26
  --------------------------------------------------------------------------
  slack (MET)                                                        0.28


  Startpoint: khu_sensor_top/uart_controller/o_UART_DATA_TX_READY_reg
              (rising edge-triggered flip-flop clocked by clk_half)
  Endpoint: khu_sensor_top/uart_controller/o_UART_DATA_TX_READY_reg
            (rising edge-triggered flip-flop clocked by clk_half)
  Path Group: clk_half
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_half (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.75       0.75
  khu_sensor_top/uart_controller/o_UART_DATA_TX_READY_reg/CK (DFFRQX1MTR)
                                                          0.00       0.75 r
  khu_sensor_top/uart_controller/o_UART_DATA_TX_READY_reg/Q (DFFRQX1MTR)
                                                          0.38       1.13 f
  khu_sensor_top/uart_controller/U18/Y (AO2B2X1MTR)       0.13       1.26 f
  khu_sensor_top/uart_controller/o_UART_DATA_TX_READY_reg/D (DFFRQX1MTR)
                                                          0.00       1.26 f
  data arrival time                                                  1.26

  clock clk_half (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.75       0.75
  khu_sensor_top/uart_controller/o_UART_DATA_TX_READY_reg/CK (DFFRQX1MTR)
                                                          0.00       0.75 r
  library hold time                                       0.23       0.98
  data required time                                                 0.98
  --------------------------------------------------------------------------
  data required time                                                 0.98
  data arrival time                                                 -1.26
  --------------------------------------------------------------------------
  slack (MET)                                                        0.28


  Startpoint: khu_sensor_top/sensor_core/r_ads_read_reg_reg
              (rising edge-triggered flip-flop clocked by clk_half)
  Endpoint: khu_sensor_top/sensor_core/r_ads_read_reg_reg
            (rising edge-triggered flip-flop clocked by clk_half)
  Path Group: clk_half
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_half (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.75       0.75
  khu_sensor_top/sensor_core/r_ads_read_reg_reg/CK (DFFRQX1MTR)
                                                          0.00       0.75 r
  khu_sensor_top/sensor_core/r_ads_read_reg_reg/Q (DFFRQX1MTR)
                                                          0.38       1.13 f
  khu_sensor_top/sensor_core/U50/Y (AO2B2X1MTR)           0.13       1.26 f
  khu_sensor_top/sensor_core/r_ads_read_reg_reg/D (DFFRQX1MTR)
                                                          0.00       1.26 f
  data arrival time                                                  1.26

  clock clk_half (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.75       0.75
  khu_sensor_top/sensor_core/r_ads_read_reg_reg/CK (DFFRQX1MTR)
                                                          0.00       0.75 r
  library hold time                                       0.23       0.98
  data required time                                                 0.98
  --------------------------------------------------------------------------
  data required time                                                 0.98
  data arrival time                                                 -1.26
  --------------------------------------------------------------------------
  slack (MET)                                                        0.28


  Startpoint: khu_sensor_top/sensor_core/o_UART_DATA_TX_VALID_reg
              (rising edge-triggered flip-flop clocked by clk_half)
  Endpoint: khu_sensor_top/sensor_core/o_UART_DATA_TX_VALID_reg
            (rising edge-triggered flip-flop clocked by clk_half)
  Path Group: clk_half
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_half (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.75       0.75
  khu_sensor_top/sensor_core/o_UART_DATA_TX_VALID_reg/CK (DFFRQX1MTR)
                                                          0.00       0.75 r
  khu_sensor_top/sensor_core/o_UART_DATA_TX_VALID_reg/Q (DFFRQX1MTR)
                                                          0.38       1.13 f
  khu_sensor_top/sensor_core/U55/Y (AO2B2X1MTR)           0.13       1.26 f
  khu_sensor_top/sensor_core/o_UART_DATA_TX_VALID_reg/D (DFFRQX1MTR)
                                                          0.00       1.26 f
  data arrival time                                                  1.26

  clock clk_half (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.75       0.75
  khu_sensor_top/sensor_core/o_UART_DATA_TX_VALID_reg/CK (DFFRQX1MTR)
                                                          0.00       0.75 r
  library hold time                                       0.23       0.98
  data required time                                                 0.98
  --------------------------------------------------------------------------
  data required time                                                 0.98
  data arrival time                                                 -1.26
  --------------------------------------------------------------------------
  slack (MET)                                                        0.28


  Startpoint: khu_sensor_top/uart_controller/r_lstate_reg[1]
              (rising edge-triggered flip-flop clocked by clk_half)
  Endpoint: khu_sensor_top/uart_controller/r_lstate_reg[1]
            (rising edge-triggered flip-flop clocked by clk_half)
  Path Group: clk_half
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_half (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.75       0.75
  khu_sensor_top/uart_controller/r_lstate_reg[1]/CK (DFFRQX1MTR)
                                                          0.00       0.75 r
  khu_sensor_top/uart_controller/r_lstate_reg[1]/Q (DFFRQX1MTR)
                                                          0.40       1.15 f
  khu_sensor_top/uart_controller/U10/Y (CLKOR2X1MTR)      0.12       1.27 f
  khu_sensor_top/uart_controller/r_lstate_reg[1]/D (DFFRQX1MTR)
                                                          0.00       1.27 f
  data arrival time                                                  1.27

  clock clk_half (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.75       0.75
  khu_sensor_top/uart_controller/r_lstate_reg[1]/CK (DFFRQX1MTR)
                                                          0.00       0.75 r
  library hold time                                       0.23       0.98
  data required time                                                 0.98
  --------------------------------------------------------------------------
  data required time                                                 0.98
  data arrival time                                                 -1.27
  --------------------------------------------------------------------------
  slack (MET)                                                        0.29


  Startpoint: khu_sensor_top/uart_controller/r_lstate_reg[1]
              (rising edge-triggered flip-flop clocked by clk_half)
  Endpoint: khu_sensor_top/uart_controller/r_pstate_reg[0]
            (rising edge-triggered flip-flop clocked by clk_half)
  Path Group: clk_half
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_half (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.75       0.75
  khu_sensor_top/uart_controller/r_lstate_reg[1]/CK (DFFRQX1MTR)
                                                          0.00       0.75 r
  khu_sensor_top/uart_controller/r_lstate_reg[1]/Q (DFFRQX1MTR)
                                                          0.36       1.11 r
  khu_sensor_top/uart_controller/U157/Y (INVX1MTR)        0.05       1.16 f
  khu_sensor_top/uart_controller/U156/Y (NAND2X1MTR)      0.04       1.20 r
  khu_sensor_top/uart_controller/U155/Y (OAI211X1MTR)     0.07       1.27 f
  khu_sensor_top/uart_controller/r_pstate_reg[0]/D (DFFRQX1MTR)
                                                          0.00       1.27 f
  data arrival time                                                  1.27

  clock clk_half (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.75       0.75
  khu_sensor_top/uart_controller/r_pstate_reg[0]/CK (DFFRQX1MTR)
                                                          0.00       0.75 r
  library hold time                                       0.23       0.98
  data required time                                                 0.98
  --------------------------------------------------------------------------
  data required time                                                 0.98
  data arrival time                                                 -1.27
  --------------------------------------------------------------------------
  slack (MET)                                                        0.29


  Startpoint: khu_sensor_top/sensor_core/r_ads_read_reg_mode_reg
              (rising edge-triggered flip-flop clocked by clk_half)
  Endpoint: khu_sensor_top/sensor_core/r_ads_read_reg_mode_reg
            (rising edge-triggered flip-flop clocked by clk_half)
  Path Group: clk_half
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_half (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.75       0.75
  khu_sensor_top/sensor_core/r_ads_read_reg_mode_reg/CK (DFFRQX1MTR)
                                                          0.00       0.75 r
  khu_sensor_top/sensor_core/r_ads_read_reg_mode_reg/Q (DFFRQX1MTR)
                                                          0.39       1.14 f
  khu_sensor_top/sensor_core/U51/Y (AO2B2X1MTR)           0.13       1.27 f
  khu_sensor_top/sensor_core/r_ads_read_reg_mode_reg/D (DFFRQX1MTR)
                                                          0.00       1.27 f
  data arrival time                                                  1.27

  clock clk_half (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.75       0.75
  khu_sensor_top/sensor_core/r_ads_read_reg_mode_reg/CK (DFFRQX1MTR)
                                                          0.00       0.75 r
  library hold time                                       0.23       0.98
  data required time                                                 0.98
  --------------------------------------------------------------------------
  data required time                                                 0.98
  data arrival time                                                 -1.27
  --------------------------------------------------------------------------
  slack (MET)                                                        0.29


1
