#
# Be aware that even a small syntax error here can lead to failures in output.
#

sidebar:
    about: False # set to False or comment line if you want to remove the "how to use?" in the sidebar
    education: True # set to False if you want education in main section instead of in sidebar

    # Profile information
    name: Minhyuk Kweon
    tagline: MS-Ph.D integrated course student of CSDL
    avatar: pic.jpg  #place a 100x100 picture inside /assets/images/ folder and provide the name of the file below

    # Sidebar links
    email: minhyuk.kweon@postech.ac.kr
    #phone: 012 345 6789
    website: minhyuk-kweon.github.io/online-cv #do not add http://
    #linkedin: alandoe
    github: minhyuk-kweon
    gitlab:
    bitbucket:
    #twitter: '@webjeda'
    stack-overflow: # Number/Username, e.g. 123456/alandoe
    codewars:
    goodreads: # Number-Username, e.g. 123456-alandoe

    languages:
      - idiom: Korean
        level: Native

      - idiom: English
        level: Advanced

    interests:
      - item: VLSI Physical Design
        link:

career-profile:
    title: Career Profile
    summary: |
      Minhyuk Kweon is currently Master-PhD integrated student in the
      Department of Electrical Engineering in Pohang University of Science and Technology (POSTECH), Korea.
      He is working with Professor Seokhyeong Kang in [CAD & SoC Design Lab(CSDL).](http://csdl.postech.ac.kr)
      
      His reseach interest includes VLSI physical design.
      
      
education:
    - degree: MS-Ph.D intergated in Electrical Engineering
      university: Pohang University of Science and Technology
      time: Feb.2020 - Present
    - degree: BS in Electrical Engineering
      university: Pohang University of Science and Technology
      time: Feb.2016 - Feb.2020


experiences:
    - role: Graduated Student Researcher
      time: Feb.2020 - Present
      company: CAD & SoC Design Lab(CSDL) in POSTECH, Prof, Seokhyeong Kang
      details: |
    - role: Undergraduated Student Researcher
      time: Jan.2019 - Feb.2020
      company: CAD & SoC Design Lab(CSDL) in POSTECH, Prof, Seokhyeong Kang
      details: |


projects:
    title: Projects
    assignments:
      #- title: ERC
      #  tagline: ", with Sunghye Park, Jan.2019 - Present"
    
      - title: Wafer-Scale Deep Learning Accelerator Placement [(ISPD contest 2020)](https://www.cerebras.net/ispd-2020-contest/)
        tagline: "Cerebras, with Sunghye Park, Jongho Yoon, Daeyeon Kim, Sung-yun Lee, Jan.2019 - Present"
    
      - title: Self-Driving Vehicle Routing Algorithm Simulator
        tagline: "WaveM, with Daeyeon Kim, Sep.2019 - Present"

      - title: LEF/DEF based Initial Detailed Routing [(ISPD contest 2019)](http://www.ispd.cc/contests/19/)
        tagline: "Cadence, with Daeyeon Kim, Sung-yun Lee, Jan.2019 - Mar.2019"

conference:
    title: Conferences
    papers:
      #- title: The art
      #  authors: Donald E. Knuth
      #  conference: Addison-Wesley, 1968

    #  - title: "Genetic Programming III: Darwinian Invention &amp; Problem Solving"
    #    link: "#"
    #    authors: Koza, J.R., Andre, D., Bennett, F.H., Keane, M.A.
    #    conference: "Morgan Kaufmann Publishers Inc., San Francisco, CA, USA, 1st edn. (1999)"

    #  - title: A syntax directed compiler for Algol 60
    #    link: "#"
    #    authors: Edgar T. Irons
    #    conference: "Comm. ACM 4 (1961), 51â€“55"
    
    
journal:
    title: Journals
    papers:
      #- title: 
      #  authors: Donald E. Knuth
      #  journal: Addison-Wesley, 1968
    
    
patents:
    title: Patents
    papers:
      #- title: The Art of Computer Programming
      #  authors: Donald E. Knuth
      #  conference: Addison-Wesley, 1968
    
    
awards:
    title: Awards
    papers:
      - title: 3rd place in the ISPD Contest 2019 (Initial Detailed Routing Contest)


teaching:
    title: Teaching Assistance(TA)
    #intro: I am Teaching Assistance(TA) for the following courses in POSTECH:
    papers:
      - title: EECE490F Introduction to VLSI Design, Spring 2020


skills:
    title: Skills &amp; Proficiency

    toolset:
      - name: C/C++
        level: 85%

      - name: Linux
        level: 80%

      - name: Verilog
        level: 80%

      - name: ncverilog/simvision
        level: 90%
      
      - name: python
        level: 50%


footer: >
    Designed with <i class="fas fa-heart"></i> by <a href="http://themes.3rdwavemedia.com" target="_blank" rel="nofollow">Xiaoying Riley</a>
