{
  "module_name": "sm4-aesni-avx-asm_64.S",
  "hash_id": "6d44124076e2377e927777f11b2b6c16f774f37765dc9cd5f791ceaf05eb5fa9",
  "original_prompt": "Ingested from linux-6.6.14/arch/x86/crypto/sm4-aesni-avx-asm_64.S",
  "human_readable_source": " \n \n\n \n\n#include <linux/linkage.h>\n#include <linux/cfi_types.h>\n#include <asm/frame.h>\n\n#define rRIP         (%rip)\n\n#define RX0          %xmm0\n#define RX1          %xmm1\n#define MASK_4BIT    %xmm2\n#define RTMP0        %xmm3\n#define RTMP1        %xmm4\n#define RTMP2        %xmm5\n#define RTMP3        %xmm6\n#define RTMP4        %xmm7\n\n#define RA0          %xmm8\n#define RA1          %xmm9\n#define RA2          %xmm10\n#define RA3          %xmm11\n\n#define RB0          %xmm12\n#define RB1          %xmm13\n#define RB2          %xmm14\n#define RB3          %xmm15\n\n#define RNOT         %xmm0\n#define RBSWAP       %xmm1\n\n\n \n#define transpose_4x4(x0, x1, x2, x3, t1, t2) \\\n\tvpunpckhdq x1, x0, t2;                \\\n\tvpunpckldq x1, x0, x0;                \\\n\t                                      \\\n\tvpunpckldq x3, x2, t1;                \\\n\tvpunpckhdq x3, x2, x2;                \\\n\t                                      \\\n\tvpunpckhqdq t1, x0, x1;               \\\n\tvpunpcklqdq t1, x0, x0;               \\\n\t                                      \\\n\tvpunpckhqdq x2, t2, x3;               \\\n\tvpunpcklqdq x2, t2, x2;\n\n \n#define transform_pre(x, lo_t, hi_t, mask4bit, tmp0) \\\n\tvpand x, mask4bit, tmp0;                     \\\n\tvpandn x, mask4bit, x;                       \\\n\tvpsrld $4, x, x;                             \\\n\t                                             \\\n\tvpshufb tmp0, lo_t, tmp0;                    \\\n\tvpshufb x, hi_t, x;                          \\\n\tvpxor tmp0, x, x;\n\n \n#define transform_post(x, lo_t, hi_t, mask4bit, tmp0) \\\n\tvpandn mask4bit, x, tmp0;                     \\\n\tvpsrld $4, x, x;                              \\\n\tvpand x, mask4bit, x;                         \\\n\t                                              \\\n\tvpshufb tmp0, lo_t, tmp0;                     \\\n\tvpshufb x, hi_t, x;                           \\\n\tvpxor tmp0, x, x;\n\n\n.section\t.rodata.cst16, \"aM\", @progbits, 16\n.align 16\n\n \n\n \n.Lpre_tf_lo_s:\n\t.quad 0x9197E2E474720701, 0xC7C1B4B222245157\n.Lpre_tf_hi_s:\n\t.quad 0xE240AB09EB49A200, 0xF052B91BF95BB012\n\n \n.Lpost_tf_lo_s:\n\t.quad 0x5B67F2CEA19D0834, 0xEDD14478172BBE82\n.Lpost_tf_hi_s:\n\t.quad 0xAE7201DD73AFDC00, 0x11CDBE62CC1063BF\n\n \n.Linv_shift_row:\n\t.byte 0x00, 0x0d, 0x0a, 0x07, 0x04, 0x01, 0x0e, 0x0b\n\t.byte 0x08, 0x05, 0x02, 0x0f, 0x0c, 0x09, 0x06, 0x03\n\n \n.Linv_shift_row_rol_8:\n\t.byte 0x07, 0x00, 0x0d, 0x0a, 0x0b, 0x04, 0x01, 0x0e\n\t.byte 0x0f, 0x08, 0x05, 0x02, 0x03, 0x0c, 0x09, 0x06\n\n \n.Linv_shift_row_rol_16:\n\t.byte 0x0a, 0x07, 0x00, 0x0d, 0x0e, 0x0b, 0x04, 0x01\n\t.byte 0x02, 0x0f, 0x08, 0x05, 0x06, 0x03, 0x0c, 0x09\n\n \n.Linv_shift_row_rol_24:\n\t.byte 0x0d, 0x0a, 0x07, 0x00, 0x01, 0x0e, 0x0b, 0x04\n\t.byte 0x05, 0x02, 0x0f, 0x08, 0x09, 0x06, 0x03, 0x0c\n\n \n.Lbswap128_mask:\n\t.byte 15, 14, 13, 12, 11, 10, 9, 8, 7, 6, 5, 4, 3, 2, 1, 0\n\n \n.Lbswap32_mask:\n\t.byte 3, 2, 1, 0, 7, 6, 5, 4, 11, 10, 9, 8, 15, 14, 13, 12\n\n.align 4\n \n.L0f0f0f0f:\n\t.long 0x0f0f0f0f\n\n \n.Lpadding_deadbeef:\n\t.long 0xdeadbeef, 0xdeadbeef, 0xdeadbeef\n\n\n.text\n\n \nSYM_FUNC_START(sm4_aesni_avx_crypt4)\n\t \n\tFRAME_BEGIN\n\n\tvmovdqu 0*16(%rdx), RA0;\n\tvmovdqa RA0, RA1;\n\tvmovdqa RA0, RA2;\n\tvmovdqa RA0, RA3;\n\tcmpq $2, %rcx;\n\tjb .Lblk4_load_input_done;\n\tvmovdqu 1*16(%rdx), RA1;\n\tje .Lblk4_load_input_done;\n\tvmovdqu 2*16(%rdx), RA2;\n\tcmpq $3, %rcx;\n\tje .Lblk4_load_input_done;\n\tvmovdqu 3*16(%rdx), RA3;\n\n.Lblk4_load_input_done:\n\n\tvmovdqa .Lbswap32_mask rRIP, RTMP2;\n\tvpshufb RTMP2, RA0, RA0;\n\tvpshufb RTMP2, RA1, RA1;\n\tvpshufb RTMP2, RA2, RA2;\n\tvpshufb RTMP2, RA3, RA3;\n\n\tvbroadcastss .L0f0f0f0f rRIP, MASK_4BIT;\n\tvmovdqa .Lpre_tf_lo_s rRIP, RTMP4;\n\tvmovdqa .Lpre_tf_hi_s rRIP, RB0;\n\tvmovdqa .Lpost_tf_lo_s rRIP, RB1;\n\tvmovdqa .Lpost_tf_hi_s rRIP, RB2;\n\tvmovdqa .Linv_shift_row rRIP, RB3;\n\tvmovdqa .Linv_shift_row_rol_8 rRIP, RTMP2;\n\tvmovdqa .Linv_shift_row_rol_16 rRIP, RTMP3;\n\ttranspose_4x4(RA0, RA1, RA2, RA3, RTMP0, RTMP1);\n\n#define ROUND(round, s0, s1, s2, s3)                                \\\n\tvbroadcastss (4*(round))(%rdi), RX0;                        \\\n\tvpxor s1, RX0, RX0;                                         \\\n\tvpxor s2, RX0, RX0;                                         \\\n\tvpxor s3, RX0, RX0;                   \\\n\t                                                            \\\n\t                                  \\\n\ttransform_pre(RX0, RTMP4, RB0, MASK_4BIT, RTMP0);           \\\n\tvaesenclast MASK_4BIT, RX0, RX0;                            \\\n\ttransform_post(RX0, RB1, RB2, MASK_4BIT, RTMP0);            \\\n\t                                                            \\\n\t                                            \\\n\tvpshufb RB3, RX0, RTMP0;                                    \\\n\tvpxor RTMP0, s0, s0;                             \\\n\tvpshufb RTMP2, RX0, RTMP1;                                  \\\n\tvpxor RTMP1, RTMP0, RTMP0;                 \\\n\tvpshufb RTMP3, RX0, RTMP1;                                  \\\n\tvpxor RTMP1, RTMP0, RTMP0;     \\\n\tvpshufb .Linv_shift_row_rol_24 rRIP, RX0, RTMP1;            \\\n\tvpxor RTMP1, s0, s0;                 \\\n\tvpslld $2, RTMP0, RTMP1;                                    \\\n\tvpsrld $30, RTMP0, RTMP0;                                   \\\n\tvpxor RTMP0, s0, s0;                                        \\\n\t  \\\n\tvpxor RTMP1, s0, s0;\n\n\tleaq (32*4)(%rdi), %rax;\n.align 16\n.Lroundloop_blk4:\n\tROUND(0, RA0, RA1, RA2, RA3);\n\tROUND(1, RA1, RA2, RA3, RA0);\n\tROUND(2, RA2, RA3, RA0, RA1);\n\tROUND(3, RA3, RA0, RA1, RA2);\n\tleaq (4*4)(%rdi), %rdi;\n\tcmpq %rax, %rdi;\n\tjne .Lroundloop_blk4;\n\n#undef ROUND\n\n\tvmovdqa .Lbswap128_mask rRIP, RTMP2;\n\n\ttranspose_4x4(RA0, RA1, RA2, RA3, RTMP0, RTMP1);\n\tvpshufb RTMP2, RA0, RA0;\n\tvpshufb RTMP2, RA1, RA1;\n\tvpshufb RTMP2, RA2, RA2;\n\tvpshufb RTMP2, RA3, RA3;\n\n\tvmovdqu RA0, 0*16(%rsi);\n\tcmpq $2, %rcx;\n\tjb .Lblk4_store_output_done;\n\tvmovdqu RA1, 1*16(%rsi);\n\tje .Lblk4_store_output_done;\n\tvmovdqu RA2, 2*16(%rsi);\n\tcmpq $3, %rcx;\n\tje .Lblk4_store_output_done;\n\tvmovdqu RA3, 3*16(%rsi);\n\n.Lblk4_store_output_done:\n\tvzeroall;\n\tFRAME_END\n\tRET;\nSYM_FUNC_END(sm4_aesni_avx_crypt4)\n\nSYM_FUNC_START_LOCAL(__sm4_crypt_blk8)\n\t \n\tFRAME_BEGIN\n\n\tvmovdqa .Lbswap32_mask rRIP, RTMP2;\n\tvpshufb RTMP2, RA0, RA0;\n\tvpshufb RTMP2, RA1, RA1;\n\tvpshufb RTMP2, RA2, RA2;\n\tvpshufb RTMP2, RA3, RA3;\n\tvpshufb RTMP2, RB0, RB0;\n\tvpshufb RTMP2, RB1, RB1;\n\tvpshufb RTMP2, RB2, RB2;\n\tvpshufb RTMP2, RB3, RB3;\n\n\tvbroadcastss .L0f0f0f0f rRIP, MASK_4BIT;\n\ttranspose_4x4(RA0, RA1, RA2, RA3, RTMP0, RTMP1);\n\ttranspose_4x4(RB0, RB1, RB2, RB3, RTMP0, RTMP1);\n\n#define ROUND(round, s0, s1, s2, s3, r0, r1, r2, r3)                \\\n\tvbroadcastss (4*(round))(%rdi), RX0;                        \\\n\tvmovdqa .Lpre_tf_lo_s rRIP, RTMP4;                          \\\n\tvmovdqa .Lpre_tf_hi_s rRIP, RTMP1;                          \\\n\tvmovdqa RX0, RX1;                                           \\\n\tvpxor s1, RX0, RX0;                                         \\\n\tvpxor s2, RX0, RX0;                                         \\\n\tvpxor s3, RX0, RX0;                   \\\n\tvmovdqa .Lpost_tf_lo_s rRIP, RTMP2;                         \\\n\tvmovdqa .Lpost_tf_hi_s rRIP, RTMP3;                         \\\n\tvpxor r1, RX1, RX1;                                         \\\n\tvpxor r2, RX1, RX1;                                         \\\n\tvpxor r3, RX1, RX1;                   \\\n                                                                    \\\n\t                                  \\\n\ttransform_pre(RX0, RTMP4, RTMP1, MASK_4BIT, RTMP0);         \\\n\ttransform_pre(RX1, RTMP4, RTMP1, MASK_4BIT, RTMP0);         \\\n\tvmovdqa .Linv_shift_row rRIP, RTMP4;                        \\\n\tvaesenclast MASK_4BIT, RX0, RX0;                            \\\n\tvaesenclast MASK_4BIT, RX1, RX1;                            \\\n\ttransform_post(RX0, RTMP2, RTMP3, MASK_4BIT, RTMP0);        \\\n\ttransform_post(RX1, RTMP2, RTMP3, MASK_4BIT, RTMP0);        \\\n                                                                    \\\n\t                                            \\\n\tvpshufb RTMP4, RX0, RTMP0;                                  \\\n\tvpxor RTMP0, s0, s0;                             \\\n\tvpshufb RTMP4, RX1, RTMP2;                                  \\\n\tvmovdqa .Linv_shift_row_rol_8 rRIP, RTMP4;                  \\\n\tvpxor RTMP2, r0, r0;                             \\\n\tvpshufb RTMP4, RX0, RTMP1;                                  \\\n\tvpxor RTMP1, RTMP0, RTMP0;                 \\\n\tvpshufb RTMP4, RX1, RTMP3;                                  \\\n\tvmovdqa .Linv_shift_row_rol_16 rRIP, RTMP4;                 \\\n\tvpxor RTMP3, RTMP2, RTMP2;                 \\\n\tvpshufb RTMP4, RX0, RTMP1;                                  \\\n\tvpxor RTMP1, RTMP0, RTMP0;     \\\n\tvpshufb RTMP4, RX1, RTMP3;                                  \\\n\tvmovdqa .Linv_shift_row_rol_24 rRIP, RTMP4;                 \\\n\tvpxor RTMP3, RTMP2, RTMP2;     \\\n\tvpshufb RTMP4, RX0, RTMP1;                                  \\\n\tvpxor RTMP1, s0, s0;                 \\\n\t  \\\n\tvpslld $2, RTMP0, RTMP1;                                    \\\n\tvpsrld $30, RTMP0, RTMP0;                                   \\\n\tvpxor RTMP0, s0, s0;                                        \\\n\tvpxor RTMP1, s0, s0;                                        \\\n\tvpshufb RTMP4, RX1, RTMP3;                                  \\\n\tvpxor RTMP3, r0, r0;                 \\\n\t  \\\n\tvpslld $2, RTMP2, RTMP3;                                    \\\n\tvpsrld $30, RTMP2, RTMP2;                                   \\\n\tvpxor RTMP2, r0, r0;                                        \\\n\tvpxor RTMP3, r0, r0;\n\n\tleaq (32*4)(%rdi), %rax;\n.align 16\n.Lroundloop_blk8:\n\tROUND(0, RA0, RA1, RA2, RA3, RB0, RB1, RB2, RB3);\n\tROUND(1, RA1, RA2, RA3, RA0, RB1, RB2, RB3, RB0);\n\tROUND(2, RA2, RA3, RA0, RA1, RB2, RB3, RB0, RB1);\n\tROUND(3, RA3, RA0, RA1, RA2, RB3, RB0, RB1, RB2);\n\tleaq (4*4)(%rdi), %rdi;\n\tcmpq %rax, %rdi;\n\tjne .Lroundloop_blk8;\n\n#undef ROUND\n\n\tvmovdqa .Lbswap128_mask rRIP, RTMP2;\n\n\ttranspose_4x4(RA0, RA1, RA2, RA3, RTMP0, RTMP1);\n\ttranspose_4x4(RB0, RB1, RB2, RB3, RTMP0, RTMP1);\n\tvpshufb RTMP2, RA0, RA0;\n\tvpshufb RTMP2, RA1, RA1;\n\tvpshufb RTMP2, RA2, RA2;\n\tvpshufb RTMP2, RA3, RA3;\n\tvpshufb RTMP2, RB0, RB0;\n\tvpshufb RTMP2, RB1, RB1;\n\tvpshufb RTMP2, RB2, RB2;\n\tvpshufb RTMP2, RB3, RB3;\n\n\tFRAME_END\n\tRET;\nSYM_FUNC_END(__sm4_crypt_blk8)\n\n \nSYM_FUNC_START(sm4_aesni_avx_crypt8)\n\t \n\tcmpq $5, %rcx;\n\tjb sm4_aesni_avx_crypt4;\n\n\tFRAME_BEGIN\n\n\tvmovdqu (0 * 16)(%rdx), RA0;\n\tvmovdqu (1 * 16)(%rdx), RA1;\n\tvmovdqu (2 * 16)(%rdx), RA2;\n\tvmovdqu (3 * 16)(%rdx), RA3;\n\tvmovdqu (4 * 16)(%rdx), RB0;\n\tvmovdqa RB0, RB1;\n\tvmovdqa RB0, RB2;\n\tvmovdqa RB0, RB3;\n\tje .Lblk8_load_input_done;\n\tvmovdqu (5 * 16)(%rdx), RB1;\n\tcmpq $7, %rcx;\n\tjb .Lblk8_load_input_done;\n\tvmovdqu (6 * 16)(%rdx), RB2;\n\tje .Lblk8_load_input_done;\n\tvmovdqu (7 * 16)(%rdx), RB3;\n\n.Lblk8_load_input_done:\n\tcall __sm4_crypt_blk8;\n\n\tcmpq $6, %rcx;\n\tvmovdqu RA0, (0 * 16)(%rsi);\n\tvmovdqu RA1, (1 * 16)(%rsi);\n\tvmovdqu RA2, (2 * 16)(%rsi);\n\tvmovdqu RA3, (3 * 16)(%rsi);\n\tvmovdqu RB0, (4 * 16)(%rsi);\n\tjb .Lblk8_store_output_done;\n\tvmovdqu RB1, (5 * 16)(%rsi);\n\tje .Lblk8_store_output_done;\n\tvmovdqu RB2, (6 * 16)(%rsi);\n\tcmpq $7, %rcx;\n\tje .Lblk8_store_output_done;\n\tvmovdqu RB3, (7 * 16)(%rsi);\n\n.Lblk8_store_output_done:\n\tvzeroall;\n\tFRAME_END\n\tRET;\nSYM_FUNC_END(sm4_aesni_avx_crypt8)\n\n \nSYM_TYPED_FUNC_START(sm4_aesni_avx_ctr_enc_blk8)\n\t \n\tFRAME_BEGIN\n\n\t \n\tvmovdqu (%rcx), RA0;\n\n\tvmovdqa .Lbswap128_mask rRIP, RBSWAP;\n\tvpshufb RBSWAP, RA0, RTMP0;  \n\n\tvpcmpeqd RNOT, RNOT, RNOT;\n\tvpsrldq $8, RNOT, RNOT;  \n\n#define inc_le128(x, minus_one, tmp) \\\n\tvpcmpeqq minus_one, x, tmp;  \\\n\tvpsubq minus_one, x, x;      \\\n\tvpslldq $8, tmp, tmp;        \\\n\tvpsubq tmp, x, x;\n\n\t \n\tinc_le128(RTMP0, RNOT, RTMP2);  \n\tvpshufb RBSWAP, RTMP0, RA1;\n\tinc_le128(RTMP0, RNOT, RTMP2);  \n\tvpshufb RBSWAP, RTMP0, RA2;\n\tinc_le128(RTMP0, RNOT, RTMP2);  \n\tvpshufb RBSWAP, RTMP0, RA3;\n\tinc_le128(RTMP0, RNOT, RTMP2);  \n\tvpshufb RBSWAP, RTMP0, RB0;\n\tinc_le128(RTMP0, RNOT, RTMP2);  \n\tvpshufb RBSWAP, RTMP0, RB1;\n\tinc_le128(RTMP0, RNOT, RTMP2);  \n\tvpshufb RBSWAP, RTMP0, RB2;\n\tinc_le128(RTMP0, RNOT, RTMP2);  \n\tvpshufb RBSWAP, RTMP0, RB3;\n\tinc_le128(RTMP0, RNOT, RTMP2);  \n\tvpshufb RBSWAP, RTMP0, RTMP1;\n\n\t \n\tvmovdqu RTMP1, (%rcx);\n\n\tcall __sm4_crypt_blk8;\n\n\tvpxor (0 * 16)(%rdx), RA0, RA0;\n\tvpxor (1 * 16)(%rdx), RA1, RA1;\n\tvpxor (2 * 16)(%rdx), RA2, RA2;\n\tvpxor (3 * 16)(%rdx), RA3, RA3;\n\tvpxor (4 * 16)(%rdx), RB0, RB0;\n\tvpxor (5 * 16)(%rdx), RB1, RB1;\n\tvpxor (6 * 16)(%rdx), RB2, RB2;\n\tvpxor (7 * 16)(%rdx), RB3, RB3;\n\n\tvmovdqu RA0, (0 * 16)(%rsi);\n\tvmovdqu RA1, (1 * 16)(%rsi);\n\tvmovdqu RA2, (2 * 16)(%rsi);\n\tvmovdqu RA3, (3 * 16)(%rsi);\n\tvmovdqu RB0, (4 * 16)(%rsi);\n\tvmovdqu RB1, (5 * 16)(%rsi);\n\tvmovdqu RB2, (6 * 16)(%rsi);\n\tvmovdqu RB3, (7 * 16)(%rsi);\n\n\tvzeroall;\n\tFRAME_END\n\tRET;\nSYM_FUNC_END(sm4_aesni_avx_ctr_enc_blk8)\n\n \nSYM_TYPED_FUNC_START(sm4_aesni_avx_cbc_dec_blk8)\n\t \n\tFRAME_BEGIN\n\n\tvmovdqu (0 * 16)(%rdx), RA0;\n\tvmovdqu (1 * 16)(%rdx), RA1;\n\tvmovdqu (2 * 16)(%rdx), RA2;\n\tvmovdqu (3 * 16)(%rdx), RA3;\n\tvmovdqu (4 * 16)(%rdx), RB0;\n\tvmovdqu (5 * 16)(%rdx), RB1;\n\tvmovdqu (6 * 16)(%rdx), RB2;\n\tvmovdqu (7 * 16)(%rdx), RB3;\n\n\tcall __sm4_crypt_blk8;\n\n\tvmovdqu (7 * 16)(%rdx), RNOT;\n\tvpxor (%rcx), RA0, RA0;\n\tvpxor (0 * 16)(%rdx), RA1, RA1;\n\tvpxor (1 * 16)(%rdx), RA2, RA2;\n\tvpxor (2 * 16)(%rdx), RA3, RA3;\n\tvpxor (3 * 16)(%rdx), RB0, RB0;\n\tvpxor (4 * 16)(%rdx), RB1, RB1;\n\tvpxor (5 * 16)(%rdx), RB2, RB2;\n\tvpxor (6 * 16)(%rdx), RB3, RB3;\n\tvmovdqu RNOT, (%rcx);  \n\n\tvmovdqu RA0, (0 * 16)(%rsi);\n\tvmovdqu RA1, (1 * 16)(%rsi);\n\tvmovdqu RA2, (2 * 16)(%rsi);\n\tvmovdqu RA3, (3 * 16)(%rsi);\n\tvmovdqu RB0, (4 * 16)(%rsi);\n\tvmovdqu RB1, (5 * 16)(%rsi);\n\tvmovdqu RB2, (6 * 16)(%rsi);\n\tvmovdqu RB3, (7 * 16)(%rsi);\n\n\tvzeroall;\n\tFRAME_END\n\tRET;\nSYM_FUNC_END(sm4_aesni_avx_cbc_dec_blk8)\n\n \nSYM_TYPED_FUNC_START(sm4_aesni_avx_cfb_dec_blk8)\n\t \n\tFRAME_BEGIN\n\n\t \n\tvmovdqu (%rcx), RA0;\n\tvmovdqu 0 * 16(%rdx), RA1;\n\tvmovdqu 1 * 16(%rdx), RA2;\n\tvmovdqu 2 * 16(%rdx), RA3;\n\tvmovdqu 3 * 16(%rdx), RB0;\n\tvmovdqu 4 * 16(%rdx), RB1;\n\tvmovdqu 5 * 16(%rdx), RB2;\n\tvmovdqu 6 * 16(%rdx), RB3;\n\n\t \n\tvmovdqu 7 * 16(%rdx), RNOT;\n\tvmovdqu RNOT, (%rcx);\n\n\tcall __sm4_crypt_blk8;\n\n\tvpxor (0 * 16)(%rdx), RA0, RA0;\n\tvpxor (1 * 16)(%rdx), RA1, RA1;\n\tvpxor (2 * 16)(%rdx), RA2, RA2;\n\tvpxor (3 * 16)(%rdx), RA3, RA3;\n\tvpxor (4 * 16)(%rdx), RB0, RB0;\n\tvpxor (5 * 16)(%rdx), RB1, RB1;\n\tvpxor (6 * 16)(%rdx), RB2, RB2;\n\tvpxor (7 * 16)(%rdx), RB3, RB3;\n\n\tvmovdqu RA0, (0 * 16)(%rsi);\n\tvmovdqu RA1, (1 * 16)(%rsi);\n\tvmovdqu RA2, (2 * 16)(%rsi);\n\tvmovdqu RA3, (3 * 16)(%rsi);\n\tvmovdqu RB0, (4 * 16)(%rsi);\n\tvmovdqu RB1, (5 * 16)(%rsi);\n\tvmovdqu RB2, (6 * 16)(%rsi);\n\tvmovdqu RB3, (7 * 16)(%rsi);\n\n\tvzeroall;\n\tFRAME_END\n\tRET;\nSYM_FUNC_END(sm4_aesni_avx_cfb_dec_blk8)\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}