================================================================
== Vivado RTL Synthesis Results
================================================================
+ General Information:
    * Date:            Mon Jan 31 16:32:13 CET 2022
    * Version:         2021.2 (Build 3367213 on Tue Oct 19 02:47:39 MDT 2021)
    * Project:         ban
    * Solution:        solution1 (Vivado IP Flow Target)
    * Product family:  zynquplus
    * Target device:   xczu7ev-ffvc1156-2-e


================================================================
== Run Constraints & Options
================================================================
+ Design Constraints & Options:
    * RTL Synthesis target clock:  10 ns
    * C-Synthesis target clock:    10 ns
    * C-Synthesis uncertainty:     27%

+ RTL Synthesis Options:
    * config_export -vivado_synth_strategy:     default
    * config_export -vivado_synth_design_args:  -directive sdx_optimization_effort_high

+ Reporting Options:
    * config_export -vivado_report_level:      2
    * config_export -vivado_max_timing_paths:  10


================================================================
== RTL Synthesis Resource Summary
================================================================
LUT:              17
FF:               15
DSP:              0
BRAM:             0
URAM:             0
SRL:              0


================================================================
== RTL Synthesis Timing Summary
================================================================
* Timing was met
+------------+-------------+
| Timing     | Period (ns) |
+------------+-------------+
| Target     | 10.000      |
| Post-Route | 0.578       |
+------------+-------------+


================================================================
== RTL Synthesis Resources
================================================================
+------------------------------------------------+-----+----+-----+------+------+-----+--------+------+---------+----------+--------+
| Name                                           | LUT | FF | DSP | BRAM | URAM | SRL | Pragma | Impl | Latency | Variable | Source |
+------------------------------------------------+-----+----+-----+------+------+-----+--------+------+---------+----------+--------+
| inst                                           | 17  | 15 |     |      |      |     |        |      |         |          |        |
|   (inst)                                       | 1   | 6  |     |      |      |     |        |      |         |          |        |
|   grp_main_Pipeline_VITIS_LOOP_142_1_fu_33     | 10  | 5  |     |      |      |     |        |      |         |          |        |
|     (grp_main_Pipeline_VITIS_LOOP_142_1_fu_33) | 4   | 3  |     |      |      |     |        |      |         |          |        |
|     flow_control_loop_pipe_sequential_init_U   | 6   | 2  |     |      |      |     |        |      |         |          |        |
|   grp_main_Pipeline_VITIS_LOOP_21_1_fu_26      | 6   | 4  |     |      |      |     |        |      |         |          |        |
|     (grp_main_Pipeline_VITIS_LOOP_21_1_fu_26)  |     | 2  |     |      |      |     |        |      |         |          |        |
|     flow_control_loop_pipe_sequential_init_U   | 6   | 2  |     |      |      |     |        |      |         |          |        |
+------------------------------------------------+-----+----+-----+------+------+-----+--------+------+---------+----------+--------+


================================================================
== RTL Synthesis Fail Fast
================================================================
+-----------------------------------------------------------+-----------+--------+--------+
| Criteria                                                  | Guideline | Actual | Status |
+-----------------------------------------------------------+-----------+--------+--------+
| LUT                                                       | 70%       | 0.01%  | OK     |
| FD                                                        | 50%       | 0.01%  | OK     |
| LUTRAM+SRL                                                | 25%       | 0.00%  | OK     |
| CARRY8                                                    | 25%       | 0.00%  | OK     |
| MUXF7                                                     | 15%       | 0.00%  | OK     |
| DSP                                                       | 80%       | 0.00%  | OK     |
| RAMB/FIFO                                                 | 80%       | 0.00%  | OK     |
| URAM                                                      | 80%       | 0.00%  | OK     |
| DSP+RAMB+URAM (Avg)                                       | 70%       | 0.00%  | OK     |
| BUFGCE* + BUFGCTRL                                        | 24        | 0      | OK     |
| DONT_TOUCH (cells/nets)                                   | 0         | 0      | OK     |
| MARK_DEBUG (nets)                                         | 0         | 0      | OK     |
| Control Sets                                              | 4320      | 4      | OK     |
| Average Fanout for modules > 100k cells                   | 4         | 0      | OK     |
| Non-FD high fanout nets > 10k loads                       | 0         | 0      | OK     |
+-----------------------------------------------------------+-----------+--------+--------+
| TIMING-6 (No common primary clock between related clocks) | 0         | 0      | OK     |
| TIMING-7 (No common node between related clocks)          | 0         | 0      | OK     |
| TIMING-8 (No common period between related clocks)        | 0         | 0      | OK     |
| TIMING-14 (LUT on the clock tree)                         | 0         | 0      | OK     |
| TIMING-35 (No common node in paths with the same clock)   | 0         | 0      | OK     |
+-----------------------------------------------------------+-----------+--------+--------+
| Number of paths above max LUT budgeting (0.300ns)         | 0         | 0      | OK     |
| Number of paths above max Net budgeting (0.208ns)         | 0         | 0      | OK     |
+-----------------------------------------------------------+-----------+--------+--------+


================================================================
== RTL Synthesis Timing Paths
================================================================
* Timing was met
+-------+-------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+------------+----------------+----------------+--------------+
| Path  | Slack | Startpoint Pin                                              | Endpoint Pin                                                | Logic Levels | Max Fanout | Datapath Delay | Datapath Logic | Datapath Net |
|       |       |                                                             |                                                             |              |            |                |          Delay |        Delay |
+-------+-------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+------------+----------------+----------------+--------------+
| Path1 | 9.422 | grp_main_Pipeline_VITIS_LOOP_21_1_fu_26/i_fu_40_reg[0]/C    | ap_CS_fsm_reg[1]/D                                          |            2 |          8 |          0.568 |          0.215 |        0.353 |
| Path2 | 9.425 | grp_main_Pipeline_VITIS_LOOP_142_1_fu_33_ap_start_reg_reg/C | grp_main_Pipeline_VITIS_LOOP_142_1_fu_33/i_1_fu_36_reg[0]/R |            1 |          8 |          0.466 |          0.115 |        0.351 |
| Path3 | 9.425 | grp_main_Pipeline_VITIS_LOOP_142_1_fu_33_ap_start_reg_reg/C | grp_main_Pipeline_VITIS_LOOP_142_1_fu_33/i_1_fu_36_reg[1]/R |            1 |          8 |          0.466 |          0.115 |        0.351 |
| Path4 | 9.428 | grp_main_Pipeline_VITIS_LOOP_21_1_fu_26/i_fu_40_reg[0]/C    | grp_main_Pipeline_VITIS_LOOP_21_1_fu_26/i_fu_40_reg[0]/CE   |            1 |          8 |          0.476 |          0.216 |        0.260 |
| Path5 | 9.428 | grp_main_Pipeline_VITIS_LOOP_21_1_fu_26/i_fu_40_reg[0]/C    | grp_main_Pipeline_VITIS_LOOP_21_1_fu_26/i_fu_40_reg[1]/CE   |            1 |          8 |          0.476 |          0.216 |        0.260 |
+-------+-------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+------------+----------------+----------------+--------------+

    +---------------------------------------------------------------------------------------------------+-------------------+
    | Path1 Cells                                                                                       | Primitive Type    |
    +---------------------------------------------------------------------------------------------------+-------------------+
    | grp_main_Pipeline_VITIS_LOOP_21_1_fu_26/i_fu_40_reg[0]                                            | REGISTER.SDR.FDRE |
    | grp_main_Pipeline_VITIS_LOOP_21_1_fu_26/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm[1]_i_2 | CLB.LUT.LUT4      |
    | grp_main_Pipeline_VITIS_LOOP_21_1_fu_26/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm[1]_i_1 | CLB.LUT.LUT6      |
    | ap_CS_fsm_reg[1]                                                                                  | REGISTER.SDR.FDRE |
    +---------------------------------------------------------------------------------------------------+-------------------+

    +----------------------------------------------------------------------------------------------------+-------------------+
    | Path2 Cells                                                                                        | Primitive Type    |
    +----------------------------------------------------------------------------------------------------+-------------------+
    | grp_main_Pipeline_VITIS_LOOP_142_1_fu_33_ap_start_reg_reg                                          | REGISTER.SDR.FDRE |
    | grp_main_Pipeline_VITIS_LOOP_142_1_fu_33/flow_control_loop_pipe_sequential_init_U/i_1_fu_36[1]_i_1 | CLB.LUT.LUT2      |
    | grp_main_Pipeline_VITIS_LOOP_142_1_fu_33/i_1_fu_36_reg[0]                                          | REGISTER.SDR.FDRE |
    +----------------------------------------------------------------------------------------------------+-------------------+

    +----------------------------------------------------------------------------------------------------+-------------------+
    | Path3 Cells                                                                                        | Primitive Type    |
    +----------------------------------------------------------------------------------------------------+-------------------+
    | grp_main_Pipeline_VITIS_LOOP_142_1_fu_33_ap_start_reg_reg                                          | REGISTER.SDR.FDRE |
    | grp_main_Pipeline_VITIS_LOOP_142_1_fu_33/flow_control_loop_pipe_sequential_init_U/i_1_fu_36[1]_i_1 | CLB.LUT.LUT2      |
    | grp_main_Pipeline_VITIS_LOOP_142_1_fu_33/i_1_fu_36_reg[1]                                          | REGISTER.SDR.FDRE |
    +----------------------------------------------------------------------------------------------------+-------------------+

    +-------------------------------------------------------------------------------------------------+-------------------+
    | Path4 Cells                                                                                     | Primitive Type    |
    +-------------------------------------------------------------------------------------------------+-------------------+
    | grp_main_Pipeline_VITIS_LOOP_21_1_fu_26/i_fu_40_reg[0]                                          | REGISTER.SDR.FDRE |
    | grp_main_Pipeline_VITIS_LOOP_21_1_fu_26/flow_control_loop_pipe_sequential_init_U/i_fu_40[1]_i_1 | CLB.LUT.LUT4      |
    +-------------------------------------------------------------------------------------------------+-------------------+

    +-------------------------------------------------------------------------------------------------+-------------------+
    | Path5 Cells                                                                                     | Primitive Type    |
    +-------------------------------------------------------------------------------------------------+-------------------+
    | grp_main_Pipeline_VITIS_LOOP_21_1_fu_26/i_fu_40_reg[0]                                          | REGISTER.SDR.FDRE |
    | grp_main_Pipeline_VITIS_LOOP_21_1_fu_26/flow_control_loop_pipe_sequential_init_U/i_fu_40[1]_i_1 | CLB.LUT.LUT4      |
    | grp_main_Pipeline_VITIS_LOOP_21_1_fu_26/i_fu_40_reg[1]                                          | REGISTER.SDR.FDRE |
    +-------------------------------------------------------------------------------------------------+-------------------+


================================================================
== RTL Synthesis Vivado Reports
================================================================
+--------------------------+-------------------------------------------------------------+
| Report Type              | Report Location                                             |
+--------------------------+-------------------------------------------------------------+
| design_analysis          | impl/verilog/report/main_design_analysis_synth.rpt          |
| failfast                 | impl/verilog/report/main_failfast_synth.rpt                 |
| timing                   | impl/verilog/report/main_timing_synth.rpt                   |
| timing_paths             | impl/verilog/report/main_timing_paths_synth.rpt             |
| utilization              | impl/verilog/report/main_utilization_synth.rpt              |
| utilization_hierarchical | impl/verilog/report/main_utilization_hierarchical_synth.rpt |
+--------------------------+-------------------------------------------------------------+


