

================================================================
== Vitis HLS Report for 'decoder_Pipeline_VITIS_LOOP_27_1'
================================================================
* Date:           Mon Dec  5 17:43:02 2022

* Version:        2021.1 (Build 3247384 on Thu Jun 10 19:36:07 MDT 2021)
* Project:        ecc_decoder_src
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck26-sfvc784-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  20.00 ns|  1.551 ns|     5.40 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_27_1  |        ?|        ?|         2|          1|          1|     ?|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.55>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%DATA_LEN = alloca i32 1"   --->   Operation 5 'alloca' 'DATA_LEN' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %data_out_V_last_V, i8 %data_out_V_strb_V, i8 %data_out_V_keep_V, i64 %data_out_V_data_V, void @empty_9, i32 0, i32 0, void @empty_8, i32 0, i32 0, void @empty_7, void @empty_7, void @empty_7, i32 0, i32 0, i32 0, i32 0, void @empty_7, void @empty_7"   --->   Operation 6 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %data_in_V_last_V, i8 %data_in_V_strb_V, i8 %data_in_V_keep_V, i64 %data_in_V_data_V, void @empty_9, i32 0, i32 0, void @empty_8, i32 0, i32 0, void @empty_7, void @empty_7, void @empty_7, i32 0, i32 0, i32 0, i32 0, void @empty_7, void @empty_7"   --->   Operation 7 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 8 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 9 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%specloopname_ln16 = specloopname void @_ssdm_op_SpecLoopName, void @empty_12" [ecc_decoder_src/src/decoder.cpp:16]   --->   Operation 10 'specloopname' 'specloopname_ln16' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%empty = read i81 @_ssdm_op_Read.axis.volatile.i64P0A.i8P0A.i8P0A.i1P0A, i64 %data_in_V_data_V, i8 %data_in_V_keep_V, i8 %data_in_V_strb_V, i1 %data_in_V_last_V"   --->   Operation 11 'read' 'empty' <Predicate = true> <Delay = 0.00> <CoreInst = "axis">   --->   Core 123 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%tmp = extractvalue i81 %empty"   --->   Operation 12 'extractvalue' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%tmp_11 = extractvalue i81 %empty"   --->   Operation 13 'extractvalue' 'tmp_11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%tmp_12 = extractvalue i81 %empty"   --->   Operation 14 'extractvalue' 'tmp_12' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%tmp_13 = extractvalue i81 %empty"   --->   Operation 15 'extractvalue' 'tmp_13' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%p_Result_s = partselect i16 @_ssdm_op_PartSelect.i16.i64.i32.i32, i64 %tmp, i32 48, i32 63"   --->   Operation 16 'partselect' 'p_Result_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (1.10ns)   --->   "%icmp_ln31 = icmp_eq  i16 %p_Result_s, i16 11" [ecc_decoder_src/src/decoder.cpp:31]   --->   Operation 17 'icmp' 'icmp_ln31' <Predicate = true> <Delay = 1.10> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%br_ln31 = br i1 %icmp_ln31, void, void" [ecc_decoder_src/src/decoder.cpp:31]   --->   Operation 18 'br' 'br_ln31' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%DATA_LEN_load = load i32 %DATA_LEN" [ecc_decoder_src/src/decoder.cpp:34]   --->   Operation 19 'load' 'DATA_LEN_load' <Predicate = (icmp_ln31)> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%p_Result_1 = partselect i16 @_ssdm_op_PartSelect.i16.i64.i32.i32, i64 %tmp, i32 32, i32 47"   --->   Operation 20 'partselect' 'p_Result_1' <Predicate = (icmp_ln31)> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%para_val = trunc i64 %tmp"   --->   Operation 21 'trunc' 'para_val' <Predicate = (icmp_ln31)> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (1.10ns)   --->   "%icmp_ln34 = icmp_eq  i16 %p_Result_1, i16 0" [ecc_decoder_src/src/decoder.cpp:34]   --->   Operation 22 'icmp' 'icmp_ln34' <Predicate = (icmp_ln31)> <Delay = 1.10> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 23 [1/1] (0.44ns)   --->   "%select_ln34 = select i1 %icmp_ln34, i32 %para_val, i32 %DATA_LEN_load" [ecc_decoder_src/src/decoder.cpp:34]   --->   Operation 23 'select' 'select_ln34' <Predicate = (icmp_ln31)> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%store_ln34 = store i32 %select_ln34, i32 %DATA_LEN" [ecc_decoder_src/src/decoder.cpp:34]   --->   Operation 24 'store' 'store_ln34' <Predicate = (icmp_ln31)> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%br_ln34 = br void" [ecc_decoder_src/src/decoder.cpp:34]   --->   Operation 25 'br' 'br_ln34' <Predicate = (icmp_ln31)> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (1.10ns)   --->   "%icmp_ln51 = icmp_eq  i16 %p_Result_s, i16 65535" [ecc_decoder_src/src/decoder.cpp:51]   --->   Operation 26 'icmp' 'icmp_ln51' <Predicate = true> <Delay = 1.10> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%br_ln51 = br i1 %icmp_ln51, void, void %.lr.ph.exitStub" [ecc_decoder_src/src/decoder.cpp:51]   --->   Operation 27 'br' 'br_ln51' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%write_ln304 = write void @_ssdm_op_Write.axis.volatile.i64P0A.i8P0A.i8P0A.i1P0A, i64 %data_out_V_data_V, i8 %data_out_V_keep_V, i8 %data_out_V_strb_V, i1 %data_out_V_last_V, i64 %tmp, i8 %tmp_11, i8 %tmp_12, i1 %tmp_13"   --->   Operation 28 'write' 'write_ln304' <Predicate = (!icmp_ln31)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 123 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 29 'br' 'br_ln0' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%DATA_LEN_1 = load i32 %DATA_LEN" [ecc_decoder_src/src/decoder.cpp:16]   --->   Operation 30 'load' 'DATA_LEN_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%trunc_ln16 = trunc i32 %DATA_LEN_1" [ecc_decoder_src/src/decoder.cpp:16]   --->   Operation 31 'trunc' 'trunc_ln16' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%write_ln16 = write void @_ssdm_op_Write.ap_auto.i30P0A, i30 %DATA_LEN_1_out, i30 %trunc_ln16" [ecc_decoder_src/src/decoder.cpp:16]   --->   Operation 32 'write' 'write_ln16' <Predicate = (icmp_ln51)> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 33 'ret' 'ret_ln0' <Predicate = (icmp_ln51)> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 20ns, clock uncertainty: 5.4ns.

 <State 1>: 1.55ns
The critical path consists of the following:
	axis read operation ('empty') on port 'data_in_V_data_V' [17]  (0 ns)
	'icmp' operation ('icmp_ln34', ecc_decoder_src/src/decoder.cpp:34) [32]  (1.1 ns)
	'select' operation ('select_ln34', ecc_decoder_src/src/decoder.cpp:34) [33]  (0.449 ns)

 <State 2>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
