>Dmel_RG2
GTATCCTCTTTTACGAACGCTG
>Dmel_RG3
GTATCCTCTTTTACGAGCGCTG
>Dmel_RG5
GTATCCTCTTTTACGAGCGCTG
>Dmel_RG9
GTATCCTCTTTTACGAGCGCTG
>Dmel_RG18N
GTATCCTCTTTTACGAGCGCTG
>Dmel_RG19
GTATCCTCTTTTACGAGCGCTG
>Dmel_RG22
GTATCCTCTTTTACGAGCGCTG
>Dmel_RG24
GTATCCTCTTTTACGAGCGCTG
>Dmel_RG25
GTATCCTCTTTTACGAGCGCTG
>Dmel_RG28
GTATCCTCTTTTACGAGCGCTG
>Dmel_RG32N
GTATCCTCTTTTACGAGCGCTG
>Dmel_RG34
GTATCCTCTTTTACGAGCGCTG
>Dmel_RG36
GTATCCTCTTTTACGAGCGCTG
>Dmel_RG38N
GTATCCTCTTTTACGAGCGCTG
>Dsim_MD03
GTATCCTCTTTTACGAGCGCTG
>Dsim_MD06
GTACCCTCTTTTACGAGCGCTG
>Dsim_MD105
GTATCCTCTTTTACGAGCGCTG
>Dsim_MD106
GTATCCTCTTTTACGAGCGCTG
>Dsim_MD146
GTATCCTCTTTTACGAGCGCTG
>Dsim_MD15
GTATCCTCTTTTACGAGCGCTG
>Dsim_MD197
GTATCCTCTTTTACGAGCGCTG
>Dsim_MD199
GTATCCTCTTTTACGAGCGCTG
>Dsim_MD201
GTATCCTCTTTTACGAGCGCTG
>Dsim_MD221
GTATCCTCTTTTACGAGCGCTG
>Dsim_MD224
GTATCCTCTTTTACGAGCGCTG
>Dsim_MD225
GTATCCTCTTTTACGAGCGCTG
>Dsim_MD233
GTATCCTCTTTTACGAGCGCTG
>Dsim_MD235
GTATCCTCTTTTACGAGCGCTG
>Dsim_MD238
GTATCCTCTTTTACGAGCGCTG
>Dsim_MD243
GTACCCTCTTTTACGAGCGCTG
>Dsim_MD251
GTATCCTCTTTTACGAGCGCTG
>Dsim_MD255
GTATCCTCTTTTACGAGCGCTG
>Dsim_MD63
GTATCCTCTTTTACGAGCGCTG
>Dsim_MD72
GTATCCTCTTTTACGAGCGCTG
>Dsim_MD73
GTATCCTCTTTTACGAGCGCTG
>Dyak_528_16531
GTATCTCTTTTTACGAGTGCTG
>Dere_528_16531
GTATTCTTTTTTACGGGCGCTA
