Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (lin64) Build 2552052 Fri May 24 14:47:09 MDT 2019
| Date         : Thu Jul 30 13:37:01 2020
| Host         : gorgonzola.cs.cornell.edu running 64-bit CentOS Linux release 7.6.1810 (Core)
| Command      : report_timing_summary -max_paths 10 -file main_timing_summary_routed.rpt -pb main_timing_summary_routed.pb -rpx main_timing_summary_routed.rpx -warn_on_violation
| Design       : main
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.333        0.000                      0                  356        0.192        0.000                      0                  356        3.000        0.000                       0                    78  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)         Period(ns)      Frequency(MHz)
-----  ------------         ----------      --------------
clk    {0.000 3.500}        7.000           142.857         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                 0.333        0.000                      0                  356        0.192        0.000                      0                  356        3.000        0.000                       0                    78  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        0.333ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.192ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.333ns  (required time - arrival time)
  Source:                 fsm12/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            incr0/out__0/A[1]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        4.625ns  (logic 0.890ns (19.242%)  route 3.735ns (80.758%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 7.924 - 7.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=78, unset)           0.973     0.973    fsm12/clk
    SLICE_X8Y35          FDRE                                         r  fsm12/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y35          FDRE (Prop_fdre_C_Q)         0.518     1.491 f  fsm12/out_reg[0]/Q
                         net (fo=5, routed)           1.226     2.717    fsm12/out_reg_n_0_[0]
    SLICE_X23Y35         LUT5 (Prop_lut5_I0_O)        0.124     2.841 f  fsm12/out__0_i_5__3/O
                         net (fo=12, routed)          0.456     3.297    fsm8/done_reg_0
    SLICE_X25Y35         LUT5 (Prop_lut5_I3_O)        0.124     3.421 f  fsm8/i__i_4/O
                         net (fo=50, routed)          1.496     4.917    fsm6/out__0
    SLICE_X36Y25         LUT4 (Prop_lut4_I1_O)        0.124     5.041 r  fsm6/out__0_i_32__0/O
                         net (fo=1, routed)           0.557     5.598    incr0/incr0_right[19]
    DSP48_X2Y10          DSP48E1                                      r  incr0/out__0/A[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=78, unset)           0.924     7.924    incr0/clk
    DSP48_X2Y10          DSP48E1                                      r  incr0/out__0/CLK
                         clock pessimism              0.000     7.924    
                         clock uncertainty           -0.035     7.889    
    DSP48_X2Y10          DSP48E1 (Setup_dsp48e1_CLK_A[1])
                                                     -1.958     5.931    incr0/out__0
  -------------------------------------------------------------------
                         required time                          5.931    
                         arrival time                          -5.598    
  -------------------------------------------------------------------
                         slack                                  0.333    

Slack (MET) :             0.360ns  (required time - arrival time)
  Source:                 fsm12/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            incr0/out__0/A[2]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        4.598ns  (logic 0.890ns (19.355%)  route 3.708ns (80.645%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 7.924 - 7.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=78, unset)           0.973     0.973    fsm12/clk
    SLICE_X8Y35          FDRE                                         r  fsm12/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y35          FDRE (Prop_fdre_C_Q)         0.518     1.491 f  fsm12/out_reg[0]/Q
                         net (fo=5, routed)           1.226     2.717    fsm12/out_reg_n_0_[0]
    SLICE_X23Y35         LUT5 (Prop_lut5_I0_O)        0.124     2.841 f  fsm12/out__0_i_5__3/O
                         net (fo=12, routed)          0.456     3.297    fsm8/done_reg_0
    SLICE_X25Y35         LUT5 (Prop_lut5_I3_O)        0.124     3.421 f  fsm8/i__i_4/O
                         net (fo=50, routed)          1.434     4.855    fsm6/out__0
    SLICE_X36Y25         LUT4 (Prop_lut4_I1_O)        0.124     4.979 r  fsm6/out__0_i_31__0/O
                         net (fo=1, routed)           0.592     5.571    incr0/incr0_right[20]
    DSP48_X2Y10          DSP48E1                                      r  incr0/out__0/A[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=78, unset)           0.924     7.924    incr0/clk
    DSP48_X2Y10          DSP48E1                                      r  incr0/out__0/CLK
                         clock pessimism              0.000     7.924    
                         clock uncertainty           -0.035     7.889    
    DSP48_X2Y10          DSP48E1 (Setup_dsp48e1_CLK_A[2])
                                                     -1.958     5.931    incr0/out__0
  -------------------------------------------------------------------
                         required time                          5.931    
                         arrival time                          -5.571    
  -------------------------------------------------------------------
                         slack                                  0.360    

Slack (MET) :             0.467ns  (required time - arrival time)
  Source:                 cond_stored8/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            incr4/out__0/A[12]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        4.491ns  (logic 0.952ns (21.199%)  route 3.539ns (78.801%))
  Logic Levels:           4  (LUT4=1 LUT6=3)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 7.924 - 7.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=78, unset)           0.973     0.973    cond_stored8/clk
    SLICE_X13Y31         FDRE                                         r  cond_stored8/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y31         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  cond_stored8/out_reg[0]/Q
                         net (fo=4, routed)           1.023     2.452    fsm15/cond_stored8_out
    SLICE_X13Y31         LUT6 (Prop_lut6_I0_O)        0.124     2.576 f  fsm15/out__0_i_5__1/O
                         net (fo=14, routed)          0.351     2.928    fsm14/out_reg[1]_1
    SLICE_X15Y31         LUT4 (Prop_lut4_I3_O)        0.124     3.052 f  fsm14/done_i_2/O
                         net (fo=7, routed)           0.378     3.430    fsm13/out_reg[1]_1
    SLICE_X16Y30         LUT6 (Prop_lut6_I5_O)        0.124     3.554 f  fsm13/out__0_i_35/O
                         net (fo=39, routed)          1.101     4.655    incr5/out__0_5
    SLICE_X22Y37         LUT6 (Prop_lut6_I0_O)        0.124     4.779 r  incr5/out__0_i_21/O
                         net (fo=1, routed)           0.685     5.464    incr4/incr4_right[30]
    DSP48_X1Y15          DSP48E1                                      r  incr4/out__0/A[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=78, unset)           0.924     7.924    incr4/clk
    DSP48_X1Y15          DSP48E1                                      r  incr4/out__0/CLK
                         clock pessimism              0.000     7.924    
                         clock uncertainty           -0.035     7.889    
    DSP48_X1Y15          DSP48E1 (Setup_dsp48e1_CLK_A[12])
                                                     -1.958     5.931    incr4/out__0
  -------------------------------------------------------------------
                         required time                          5.931    
                         arrival time                          -5.464    
  -------------------------------------------------------------------
                         slack                                  0.467    

Slack (MET) :             0.488ns  (required time - arrival time)
  Source:                 fsm12/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            incr0/out__0/A[12]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        4.470ns  (logic 0.890ns (19.913%)  route 3.580ns (80.087%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 7.924 - 7.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=78, unset)           0.973     0.973    fsm12/clk
    SLICE_X8Y35          FDRE                                         r  fsm12/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y35          FDRE (Prop_fdre_C_Q)         0.518     1.491 f  fsm12/out_reg[0]/Q
                         net (fo=5, routed)           1.226     2.717    fsm12/out_reg_n_0_[0]
    SLICE_X23Y35         LUT5 (Prop_lut5_I0_O)        0.124     2.841 f  fsm12/out__0_i_5__3/O
                         net (fo=12, routed)          0.456     3.297    fsm8/done_reg_0
    SLICE_X25Y35         LUT5 (Prop_lut5_I3_O)        0.124     3.421 f  fsm8/i__i_4/O
                         net (fo=50, routed)          1.332     4.754    fsm6/out__0
    SLICE_X34Y28         LUT4 (Prop_lut4_I1_O)        0.124     4.878 r  fsm6/out__0_i_21__0/O
                         net (fo=1, routed)           0.565     5.443    incr0/incr0_right[30]
    DSP48_X2Y10          DSP48E1                                      r  incr0/out__0/A[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=78, unset)           0.924     7.924    incr0/clk
    DSP48_X2Y10          DSP48E1                                      r  incr0/out__0/CLK
                         clock pessimism              0.000     7.924    
                         clock uncertainty           -0.035     7.889    
    DSP48_X2Y10          DSP48E1 (Setup_dsp48e1_CLK_A[12])
                                                     -1.958     5.931    incr0/out__0
  -------------------------------------------------------------------
                         required time                          5.931    
                         arrival time                          -5.443    
  -------------------------------------------------------------------
                         slack                                  0.488    

Slack (MET) :             0.524ns  (required time - arrival time)
  Source:                 incr1/out__0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            incr0/out__0/A[3]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        4.434ns  (logic 1.054ns (23.771%)  route 3.380ns (76.229%))
  Logic Levels:           5  (LUT4=3 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 7.924 - 7.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=78, unset)           0.973     0.973    incr1/clk
    DSP48_X2Y11          DSP48E1                                      r  incr1/out__0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y11          DSP48E1 (Prop_dsp48e1_CLK_P[10])
                                                      0.434     1.407 f  incr1/out__0/P[10]
                         net (fo=2, routed)           0.887     2.294    incr1/fsm1_out[10]
    SLICE_X36Y27         LUT4 (Prop_lut4_I1_O)        0.124     2.418 r  incr1/i__i_13/O
                         net (fo=1, routed)           0.416     2.834    incr1/i__i_13_n_0
    SLICE_X36Y26         LUT6 (Prop_lut6_I0_O)        0.124     2.958 r  incr1/i__i_7__0/O
                         net (fo=3, routed)           0.625     3.583    incr1/i__i_7__0_n_0
    SLICE_X35Y26         LUT5 (Prop_lut5_I0_O)        0.124     3.707 f  incr1/out__0_i_35__0/O
                         net (fo=3, routed)           0.178     3.885    incr1/out__0_i_35__0_n_0
    SLICE_X35Y26         LUT4 (Prop_lut4_I3_O)        0.124     4.009 f  incr1/done_i_2__1/O
                         net (fo=40, routed)          0.708     4.717    fsm6/out__0_1
    SLICE_X35Y25         LUT4 (Prop_lut4_I3_O)        0.124     4.841 r  fsm6/out__0_i_30__0/O
                         net (fo=1, routed)           0.566     5.407    incr0/incr0_right[21]
    DSP48_X2Y10          DSP48E1                                      r  incr0/out__0/A[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=78, unset)           0.924     7.924    incr0/clk
    DSP48_X2Y10          DSP48E1                                      r  incr0/out__0/CLK
                         clock pessimism              0.000     7.924    
                         clock uncertainty           -0.035     7.889    
    DSP48_X2Y10          DSP48E1 (Setup_dsp48e1_CLK_A[3])
                                                     -1.958     5.931    incr0/out__0
  -------------------------------------------------------------------
                         required time                          5.931    
                         arrival time                          -5.407    
  -------------------------------------------------------------------
                         slack                                  0.524    

Slack (MET) :             0.543ns  (required time - arrival time)
  Source:                 fsm12/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            incr0/out__0/A[10]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        4.415ns  (logic 0.890ns (20.161%)  route 3.525ns (79.839%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 7.924 - 7.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=78, unset)           0.973     0.973    fsm12/clk
    SLICE_X8Y35          FDRE                                         r  fsm12/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y35          FDRE (Prop_fdre_C_Q)         0.518     1.491 f  fsm12/out_reg[0]/Q
                         net (fo=5, routed)           1.226     2.717    fsm12/out_reg_n_0_[0]
    SLICE_X23Y35         LUT5 (Prop_lut5_I0_O)        0.124     2.841 f  fsm12/out__0_i_5__3/O
                         net (fo=12, routed)          0.456     3.297    fsm8/done_reg_0
    SLICE_X25Y35         LUT5 (Prop_lut5_I3_O)        0.124     3.421 f  fsm8/i__i_4/O
                         net (fo=50, routed)          1.324     4.746    fsm6/out__0
    SLICE_X34Y27         LUT4 (Prop_lut4_I1_O)        0.124     4.870 r  fsm6/out__0_i_23__0/O
                         net (fo=1, routed)           0.518     5.388    incr0/incr0_right[28]
    DSP48_X2Y10          DSP48E1                                      r  incr0/out__0/A[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=78, unset)           0.924     7.924    incr0/clk
    DSP48_X2Y10          DSP48E1                                      r  incr0/out__0/CLK
                         clock pessimism              0.000     7.924    
                         clock uncertainty           -0.035     7.889    
    DSP48_X2Y10          DSP48E1 (Setup_dsp48e1_CLK_A[10])
                                                     -1.958     5.931    incr0/out__0
  -------------------------------------------------------------------
                         required time                          5.931    
                         arrival time                          -5.388    
  -------------------------------------------------------------------
                         slack                                  0.543    

Slack (MET) :             0.544ns  (required time - arrival time)
  Source:                 cond_stored8/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            incr4/out__0/B[13]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        4.434ns  (logic 0.952ns (21.471%)  route 3.482ns (78.529%))
  Logic Levels:           4  (LUT4=1 LUT6=3)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 7.924 - 7.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=78, unset)           0.973     0.973    cond_stored8/clk
    SLICE_X13Y31         FDRE                                         r  cond_stored8/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y31         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  cond_stored8/out_reg[0]/Q
                         net (fo=4, routed)           1.023     2.452    fsm15/cond_stored8_out
    SLICE_X13Y31         LUT6 (Prop_lut6_I0_O)        0.124     2.576 f  fsm15/out__0_i_5__1/O
                         net (fo=14, routed)          0.351     2.928    fsm14/out_reg[1]_1
    SLICE_X15Y31         LUT4 (Prop_lut4_I3_O)        0.124     3.052 f  fsm14/done_i_2/O
                         net (fo=7, routed)           0.378     3.430    fsm13/out_reg[1]_1
    SLICE_X16Y30         LUT6 (Prop_lut6_I5_O)        0.124     3.554 f  fsm13/out__0_i_35/O
                         net (fo=39, routed)          1.163     4.717    incr5/out__0_5
    SLICE_X20Y38         LUT6 (Prop_lut6_I0_O)        0.124     4.841 r  incr5/out__0_i_6__5/O
                         net (fo=1, routed)           0.566     5.407    incr4/incr4_right[13]
    DSP48_X1Y15          DSP48E1                                      r  incr4/out__0/B[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=78, unset)           0.924     7.924    incr4/clk
    DSP48_X1Y15          DSP48E1                                      r  incr4/out__0/CLK
                         clock pessimism              0.000     7.924    
                         clock uncertainty           -0.035     7.889    
    DSP48_X1Y15          DSP48E1 (Setup_dsp48e1_CLK_B[13])
                                                     -1.938     5.951    incr4/out__0
  -------------------------------------------------------------------
                         required time                          5.951    
                         arrival time                          -5.407    
  -------------------------------------------------------------------
                         slack                                  0.544    

Slack (MET) :             0.545ns  (required time - arrival time)
  Source:                 fsm12/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            incr0/out__0/A[5]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        4.413ns  (logic 0.890ns (20.166%)  route 3.523ns (79.834%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 7.924 - 7.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=78, unset)           0.973     0.973    fsm12/clk
    SLICE_X8Y35          FDRE                                         r  fsm12/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y35          FDRE (Prop_fdre_C_Q)         0.518     1.491 f  fsm12/out_reg[0]/Q
                         net (fo=5, routed)           1.226     2.717    fsm12/out_reg_n_0_[0]
    SLICE_X23Y35         LUT5 (Prop_lut5_I0_O)        0.124     2.841 f  fsm12/out__0_i_5__3/O
                         net (fo=12, routed)          0.456     3.297    fsm8/done_reg_0
    SLICE_X25Y35         LUT5 (Prop_lut5_I3_O)        0.124     3.421 f  fsm8/i__i_4/O
                         net (fo=50, routed)          1.284     4.705    fsm6/out__0
    SLICE_X36Y26         LUT4 (Prop_lut4_I1_O)        0.124     4.829 r  fsm6/out__0_i_28__0/O
                         net (fo=1, routed)           0.557     5.386    incr0/incr0_right[23]
    DSP48_X2Y10          DSP48E1                                      r  incr0/out__0/A[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=78, unset)           0.924     7.924    incr0/clk
    DSP48_X2Y10          DSP48E1                                      r  incr0/out__0/CLK
                         clock pessimism              0.000     7.924    
                         clock uncertainty           -0.035     7.889    
    DSP48_X2Y10          DSP48E1 (Setup_dsp48e1_CLK_A[5])
                                                     -1.958     5.931    incr0/out__0
  -------------------------------------------------------------------
                         required time                          5.931    
                         arrival time                          -5.386    
  -------------------------------------------------------------------
                         slack                                  0.545    

Slack (MET) :             0.548ns  (required time - arrival time)
  Source:                 incr1/out__0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            incr1/out__0/OPMODE[4]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        4.159ns  (logic 0.930ns (22.361%)  route 3.229ns (77.639%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 7.924 - 7.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=78, unset)           0.973     0.973    incr1/clk
    DSP48_X2Y11          DSP48E1                                      r  incr1/out__0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y11          DSP48E1 (Prop_dsp48e1_CLK_P[18])
                                                      0.434     1.407 r  incr1/out__0/P[18]
                         net (fo=2, routed)           0.838     2.245    incr1/fsm1_out[18]
    SLICE_X35Y29         LUT4 (Prop_lut4_I1_O)        0.124     2.369 r  incr1/i__i_10/O
                         net (fo=2, routed)           0.893     3.261    incr1/i__i_10_n_0
    SLICE_X37Y26         LUT5 (Prop_lut5_I1_O)        0.124     3.385 r  incr1/i__i_6__1/O
                         net (fo=1, routed)           0.587     3.973    incr1/i__i_6__1_n_0
    SLICE_X37Y27         LUT6 (Prop_lut6_I4_O)        0.124     4.097 f  incr1/i__i_2__1/O
                         net (fo=8, routed)           0.524     4.621    fsm8/out__0_0
    SLICE_X34Y28         LUT2 (Prop_lut2_I1_O)        0.124     4.745 r  fsm8/out__0_i_3__9/O
                         net (fo=2, routed)           0.387     5.132    incr1/OPMODE[0]
    DSP48_X2Y11          DSP48E1                                      r  incr1/out__0/OPMODE[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=78, unset)           0.924     7.924    incr1/clk
    DSP48_X2Y11          DSP48E1                                      r  incr1/out__0/CLK
                         clock pessimism              0.000     7.924    
                         clock uncertainty           -0.035     7.889    
    DSP48_X2Y11          DSP48E1 (Setup_dsp48e1_CLK_OPMODE[4])
                                                     -2.209     5.680    incr1/out__0
  -------------------------------------------------------------------
                         required time                          5.680    
                         arrival time                          -5.132    
  -------------------------------------------------------------------
                         slack                                  0.548    

Slack (MET) :             0.548ns  (required time - arrival time)
  Source:                 incr1/out__0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            incr1/out__0/OPMODE[5]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        4.159ns  (logic 0.930ns (22.361%)  route 3.229ns (77.639%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 7.924 - 7.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=78, unset)           0.973     0.973    incr1/clk
    DSP48_X2Y11          DSP48E1                                      r  incr1/out__0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y11          DSP48E1 (Prop_dsp48e1_CLK_P[18])
                                                      0.434     1.407 r  incr1/out__0/P[18]
                         net (fo=2, routed)           0.838     2.245    incr1/fsm1_out[18]
    SLICE_X35Y29         LUT4 (Prop_lut4_I1_O)        0.124     2.369 r  incr1/i__i_10/O
                         net (fo=2, routed)           0.893     3.261    incr1/i__i_10_n_0
    SLICE_X37Y26         LUT5 (Prop_lut5_I1_O)        0.124     3.385 r  incr1/i__i_6__1/O
                         net (fo=1, routed)           0.587     3.973    incr1/i__i_6__1_n_0
    SLICE_X37Y27         LUT6 (Prop_lut6_I4_O)        0.124     4.097 f  incr1/i__i_2__1/O
                         net (fo=8, routed)           0.524     4.621    fsm8/out__0_0
    SLICE_X34Y28         LUT2 (Prop_lut2_I1_O)        0.124     4.745 r  fsm8/out__0_i_3__9/O
                         net (fo=2, routed)           0.387     5.132    incr1/OPMODE[0]
    DSP48_X2Y11          DSP48E1                                      r  incr1/out__0/OPMODE[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=78, unset)           0.924     7.924    incr1/clk
    DSP48_X2Y11          DSP48E1                                      r  incr1/out__0/CLK
                         clock pessimism              0.000     7.924    
                         clock uncertainty           -0.035     7.889    
    DSP48_X2Y11          DSP48E1 (Setup_dsp48e1_CLK_OPMODE[5])
                                                     -2.209     5.680    incr1/out__0
  -------------------------------------------------------------------
                         required time                          5.680    
                         arrival time                          -5.132    
  -------------------------------------------------------------------
                         slack                                  0.548    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.192ns  (arrival time - required time)
  Source:                 k2/done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            fsm13/out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.246ns (73.762%)  route 0.088ns (26.238%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=78, unset)           0.410     0.410    k2/clk
    SLICE_X16Y29         FDRE                                         r  k2/done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y29         FDRE (Prop_fdre_C_Q)         0.148     0.558 f  k2/done_reg/Q
                         net (fo=3, routed)           0.088     0.646    fsm13/k2_done
    SLICE_X16Y29         LUT6 (Prop_lut6_I3_O)        0.098     0.744 r  fsm13/out[0]_i_1/O
                         net (fo=1, routed)           0.000     0.744    fsm13/out[0]_i_1_n_0
    SLICE_X16Y29         FDRE                                         r  fsm13/out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=78, unset)           0.432     0.432    fsm13/clk
    SLICE_X16Y29         FDRE                                         r  fsm13/out_reg[0]/C
                         clock pessimism              0.000     0.432    
    SLICE_X16Y29         FDRE (Hold_fdre_C_D)         0.120     0.552    fsm13/out_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.552    
                         arrival time                           0.744    
  -------------------------------------------------------------------
                         slack                                  0.192    

Slack (MET) :             0.195ns  (arrival time - required time)
  Source:                 fsm6/out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            cond_computed0/out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.308ns  (logic 0.186ns (60.363%)  route 0.122ns (39.637%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=78, unset)           0.410     0.410    fsm6/clk
    SLICE_X25Y33         FDRE                                         r  fsm6/out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y33         FDRE (Prop_fdre_C_Q)         0.141     0.551 f  fsm6/out_reg[2]/Q
                         net (fo=7, routed)           0.122     0.673    fsm6/out_reg[2]_0[0]
    SLICE_X24Y33         LUT6 (Prop_lut6_I4_O)        0.045     0.718 r  fsm6/out[0]_i_1__6/O
                         net (fo=1, routed)           0.000     0.718    cond_computed0/out_reg[0]_0
    SLICE_X24Y33         FDRE                                         r  cond_computed0/out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=78, unset)           0.432     0.432    cond_computed0/clk
    SLICE_X24Y33         FDRE                                         r  cond_computed0/out_reg[0]/C
                         clock pessimism              0.000     0.432    
    SLICE_X24Y33         FDRE (Hold_fdre_C_D)         0.092     0.524    cond_computed0/out_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.524    
                         arrival time                           0.718    
  -------------------------------------------------------------------
                         slack                                  0.195    

Slack (MET) :             0.211ns  (arrival time - required time)
  Source:                 cond_computed2/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            cond_computed2/out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.324ns  (logic 0.186ns (57.340%)  route 0.138ns (42.660%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=78, unset)           0.410     0.410    cond_computed2/clk
    SLICE_X11Y37         FDRE                                         r  cond_computed2/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y37         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  cond_computed2/out_reg[0]/Q
                         net (fo=5, routed)           0.138     0.690    fsm9/cond_computed2_out
    SLICE_X11Y37         LUT6 (Prop_lut6_I0_O)        0.045     0.735 r  fsm9/out[0]_i_1__10/O
                         net (fo=1, routed)           0.000     0.735    cond_computed2/out_reg[0]_0
    SLICE_X11Y37         FDRE                                         r  cond_computed2/out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=78, unset)           0.432     0.432    cond_computed2/clk
    SLICE_X11Y37         FDRE                                         r  cond_computed2/out_reg[0]/C
                         clock pessimism              0.000     0.432    
    SLICE_X11Y37         FDRE (Hold_fdre_C_D)         0.092     0.524    cond_computed2/out_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.524    
                         arrival time                           0.735    
  -------------------------------------------------------------------
                         slack                                  0.211    

Slack (MET) :             0.215ns  (arrival time - required time)
  Source:                 cond_computed5/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            cond_stored8/out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.329ns  (logic 0.186ns (56.523%)  route 0.143ns (43.477%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=78, unset)           0.410     0.410    cond_computed5/clk
    SLICE_X13Y31         FDRE                                         r  cond_computed5/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y31         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  cond_computed5/out_reg[0]/Q
                         net (fo=4, routed)           0.143     0.694    i2/cond_computed5_out
    SLICE_X13Y31         LUT4 (Prop_lut4_I2_O)        0.045     0.739 r  i2/out[0]_i_1__17/O
                         net (fo=1, routed)           0.000     0.739    cond_stored8/out_reg[0]_0
    SLICE_X13Y31         FDRE                                         r  cond_stored8/out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=78, unset)           0.432     0.432    cond_stored8/clk
    SLICE_X13Y31         FDRE                                         r  cond_stored8/out_reg[0]/C
                         clock pessimism              0.000     0.432    
    SLICE_X13Y31         FDRE (Hold_fdre_C_D)         0.092     0.524    cond_stored8/out_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.524    
                         arrival time                           0.739    
  -------------------------------------------------------------------
                         slack                                  0.215    

Slack (MET) :             0.218ns  (arrival time - required time)
  Source:                 done_reg5/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            done_reg5/out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.186ns (56.102%)  route 0.146ns (43.898%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=78, unset)           0.410     0.410    done_reg5/clk
    SLICE_X13Y31         FDRE                                         r  done_reg5/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y31         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  done_reg5/out_reg[0]/Q
                         net (fo=5, routed)           0.146     0.697    fsm15/done_reg5_out
    SLICE_X13Y31         LUT6 (Prop_lut6_I0_O)        0.045     0.742 r  fsm15/out[0]_i_1__0/O
                         net (fo=1, routed)           0.000     0.742    done_reg5/out_reg[0]_0
    SLICE_X13Y31         FDRE                                         r  done_reg5/out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=78, unset)           0.432     0.432    done_reg5/clk
    SLICE_X13Y31         FDRE                                         r  done_reg5/out_reg[0]/C
                         clock pessimism              0.000     0.432    
    SLICE_X13Y31         FDRE (Hold_fdre_C_D)         0.092     0.524    done_reg5/out_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.524    
                         arrival time                           0.742    
  -------------------------------------------------------------------
                         slack                                  0.218    

Slack (MET) :             0.219ns  (arrival time - required time)
  Source:                 fsm13/out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            fsm13/out_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.186ns (56.002%)  route 0.146ns (43.998%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=78, unset)           0.410     0.410    fsm13/clk
    SLICE_X17Y30         FDRE                                         r  fsm13/out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y30         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  fsm13/out_reg[1]/Q
                         net (fo=13, routed)          0.146     0.697    fsm13/fsm13_out[1]
    SLICE_X17Y30         LUT6 (Prop_lut6_I5_O)        0.045     0.742 r  fsm13/out[1]_i_1/O
                         net (fo=1, routed)           0.000     0.742    fsm13/out[1]_i_1_n_0
    SLICE_X17Y30         FDRE                                         r  fsm13/out_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=78, unset)           0.432     0.432    fsm13/clk
    SLICE_X17Y30         FDRE                                         r  fsm13/out_reg[1]/C
                         clock pessimism              0.000     0.432    
    SLICE_X17Y30         FDRE (Hold_fdre_C_D)         0.092     0.524    fsm13/out_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.524    
                         arrival time                           0.742    
  -------------------------------------------------------------------
                         slack                                  0.219    

Slack (MET) :             0.228ns  (arrival time - required time)
  Source:                 fsm11/out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            fsm11/out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.189ns (49.358%)  route 0.194ns (50.642%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=78, unset)           0.410     0.410    fsm11/clk
    SLICE_X11Y37         FDRE                                         r  fsm11/out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y37         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  fsm11/out_reg[1]/Q
                         net (fo=7, routed)           0.194     0.745    fsm11/out_reg[1]_0
    SLICE_X10Y37         LUT5 (Prop_lut5_I4_O)        0.048     0.793 r  fsm11/out[0]_i_1/O
                         net (fo=1, routed)           0.000     0.793    fsm11/out[0]_i_1_n_0
    SLICE_X10Y37         FDRE                                         r  fsm11/out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=78, unset)           0.432     0.432    fsm11/clk
    SLICE_X10Y37         FDRE                                         r  fsm11/out_reg[0]/C
                         clock pessimism              0.000     0.432    
    SLICE_X10Y37         FDRE (Hold_fdre_C_D)         0.133     0.565    fsm11/out_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.565    
                         arrival time                           0.793    
  -------------------------------------------------------------------
                         slack                                  0.228    

Slack (MET) :             0.240ns  (arrival time - required time)
  Source:                 fsm7/out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            fsm7/out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.352ns  (logic 0.186ns (52.775%)  route 0.166ns (47.225%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=78, unset)           0.410     0.410    fsm7/clk
    SLICE_X25Y36         FDRE                                         r  fsm7/out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y36         FDRE (Prop_fdre_C_Q)         0.141     0.551 f  fsm7/out_reg[1]/Q
                         net (fo=11, routed)          0.166     0.718    fsm7/fsm7_out[1]
    SLICE_X24Y36         LUT6 (Prop_lut6_I4_O)        0.045     0.763 r  fsm7/out[0]_i_1/O
                         net (fo=1, routed)           0.000     0.763    fsm7/out[0]_i_1_n_0
    SLICE_X24Y36         FDRE                                         r  fsm7/out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=78, unset)           0.432     0.432    fsm7/clk
    SLICE_X24Y36         FDRE                                         r  fsm7/out_reg[0]/C
                         clock pessimism              0.000     0.432    
    SLICE_X24Y36         FDRE (Hold_fdre_C_D)         0.091     0.523    fsm7/out_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.523    
                         arrival time                           0.763    
  -------------------------------------------------------------------
                         slack                                  0.240    

Slack (MET) :             0.240ns  (arrival time - required time)
  Source:                 fsm14/out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            cond_computed5/out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.209ns (59.200%)  route 0.144ns (40.800%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=78, unset)           0.410     0.410    fsm14/clk
    SLICE_X12Y31         FDRE                                         r  fsm14/out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y31         FDRE (Prop_fdre_C_Q)         0.164     0.574 f  fsm14/out_reg[1]/Q
                         net (fo=15, routed)          0.144     0.718    fsm14/fsm14_out[1]
    SLICE_X13Y31         LUT5 (Prop_lut5_I1_O)        0.045     0.763 r  fsm14/out[0]_i_1__16/O
                         net (fo=1, routed)           0.000     0.763    cond_computed5/out_reg[0]_0
    SLICE_X13Y31         FDRE                                         r  cond_computed5/out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=78, unset)           0.432     0.432    cond_computed5/clk
    SLICE_X13Y31         FDRE                                         r  cond_computed5/out_reg[0]/C
                         clock pessimism              0.000     0.432    
    SLICE_X13Y31         FDRE (Hold_fdre_C_D)         0.091     0.523    cond_computed5/out_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.523    
                         arrival time                           0.763    
  -------------------------------------------------------------------
                         slack                                  0.240    

Slack (MET) :             0.241ns  (arrival time - required time)
  Source:                 F/done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            F/done_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.186ns (52.660%)  route 0.167ns (47.340%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=78, unset)           0.410     0.410    F/clk
    SLICE_X13Y34         FDRE                                         r  F/done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y34         FDRE (Prop_fdre_C_Q)         0.141     0.551 f  F/done_reg/Q
                         net (fo=2, routed)           0.167     0.718    fsm9/F_done
    SLICE_X13Y34         LUT6 (Prop_lut6_I5_O)        0.045     0.763 r  fsm9/done_i_1__1/O
                         net (fo=1, routed)           0.000     0.763    F/F_write_en
    SLICE_X13Y34         FDRE                                         r  F/done_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=78, unset)           0.432     0.432    F/clk
    SLICE_X13Y34         FDRE                                         r  F/done_reg/C
                         clock pessimism              0.000     0.432    
    SLICE_X13Y34         FDRE (Hold_fdre_C_D)         0.091     0.523    F/done_reg
  -------------------------------------------------------------------
                         required time                         -0.523    
                         arrival time                           0.763    
  -------------------------------------------------------------------
                         slack                                  0.241    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 3.500 }
Period(ns):         7.000
Sources:            { clk }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     DSP48E1/CLK  n/a            2.154         7.000       4.846      DSP48_X2Y12   add1/out__0/CLK
Min Period        n/a     DSP48E1/CLK  n/a            2.154         7.000       4.846      DSP48_X1Y12   add10/out__0/CLK
Min Period        n/a     DSP48E1/CLK  n/a            2.154         7.000       4.846      DSP48_X1Y13   add2/out__0/CLK
Min Period        n/a     DSP48E1/CLK  n/a            2.154         7.000       4.846      DSP48_X1Y14   add3/out__0/CLK
Min Period        n/a     DSP48E1/CLK  n/a            2.154         7.000       4.846      DSP48_X0Y13   add5/out__0/CLK
Min Period        n/a     DSP48E1/CLK  n/a            2.154         7.000       4.846      DSP48_X0Y15   add7/out__0/CLK
Min Period        n/a     DSP48E1/CLK  n/a            2.154         7.000       4.846      DSP48_X0Y12   add9/out__0/CLK
Min Period        n/a     DSP48E1/CLK  n/a            2.154         7.000       4.846      DSP48_X2Y11   incr1/out__0/CLK
Min Period        n/a     DSP48E1/CLK  n/a            2.154         7.000       4.846      DSP48_X0Y10   incr2/out__0/CLK
Min Period        n/a     DSP48E1/CLK  n/a            2.154         7.000       4.846      DSP48_X0Y11   incr3/out__0/CLK
Low Pulse Width   Slow    FDRE/C       n/a            0.500         3.500       3.000      SLICE_X34Y31  E/done_reg/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         3.500       3.000      SLICE_X13Y34  F/done_reg/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         3.500       3.000      SLICE_X17Y31  G/done_reg/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         3.500       3.000      SLICE_X12Y35  add6/out__0_i_5__5_psdsp/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         3.500       3.000      SLICE_X12Y35  add6/out__0_i_6__3_psdsp/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         3.500       3.000      SLICE_X12Y35  add6/out__0_i_7__2_psdsp/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         3.500       3.000      SLICE_X24Y33  cond_computed0/out_reg[0]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         3.500       3.000      SLICE_X24Y35  cond_computed1/out_reg[0]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         3.500       3.000      SLICE_X11Y37  cond_computed2/out_reg[0]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         3.500       3.000      SLICE_X9Y36   cond_computed3/out_reg[0]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         3.500       3.000      SLICE_X34Y31  E/done_reg/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         3.500       3.000      SLICE_X13Y34  F/done_reg/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         3.500       3.000      SLICE_X17Y31  G/done_reg/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         3.500       3.000      SLICE_X12Y35  add6/out__0_i_5__5_psdsp/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         3.500       3.000      SLICE_X12Y35  add6/out__0_i_6__3_psdsp/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         3.500       3.000      SLICE_X12Y35  add6/out__0_i_7__2_psdsp/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         3.500       3.000      SLICE_X24Y33  cond_computed0/out_reg[0]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         3.500       3.000      SLICE_X24Y35  cond_computed1/out_reg[0]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         3.500       3.000      SLICE_X11Y37  cond_computed2/out_reg[0]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         3.500       3.000      SLICE_X9Y36   cond_computed3/out_reg[0]/C



