
VirtualQueue.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000043f4  08000188  08000188  00010188  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000098  0800457c  0800457c  0001457c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08004614  08004614  0002000c  2**0
                  CONTENTS
  4 .ARM          00000008  08004614  08004614  00014614  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800461c  0800461c  0002000c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800461c  0800461c  0001461c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08004620  08004620  00014620  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000000c  20000000  08004624  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000128  2000000c  08004630  0002000c  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20000134  08004630  00020134  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0002000c  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000be1d  00000000  00000000  0002003c  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 00001ca4  00000000  00000000  0002be59  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 00000a48  00000000  00000000  0002db00  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 00000950  00000000  00000000  0002e548  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macro  000260fc  00000000  00000000  0002ee98  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_line   0000a066  00000000  00000000  00054f94  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    000ebc8e  00000000  00000000  0005effa  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      0000007b  00000000  00000000  0014ac88  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00002894  00000000  00000000  0014ad04  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000188 <__do_global_dtors_aux>:
 8000188:	b510      	push	{r4, lr}
 800018a:	4c05      	ldr	r4, [pc, #20]	; (80001a0 <__do_global_dtors_aux+0x18>)
 800018c:	7823      	ldrb	r3, [r4, #0]
 800018e:	b933      	cbnz	r3, 800019e <__do_global_dtors_aux+0x16>
 8000190:	4b04      	ldr	r3, [pc, #16]	; (80001a4 <__do_global_dtors_aux+0x1c>)
 8000192:	b113      	cbz	r3, 800019a <__do_global_dtors_aux+0x12>
 8000194:	4804      	ldr	r0, [pc, #16]	; (80001a8 <__do_global_dtors_aux+0x20>)
 8000196:	f3af 8000 	nop.w
 800019a:	2301      	movs	r3, #1
 800019c:	7023      	strb	r3, [r4, #0]
 800019e:	bd10      	pop	{r4, pc}
 80001a0:	2000000c 	.word	0x2000000c
 80001a4:	00000000 	.word	0x00000000
 80001a8:	08004564 	.word	0x08004564

080001ac <frame_dummy>:
 80001ac:	b508      	push	{r3, lr}
 80001ae:	4b03      	ldr	r3, [pc, #12]	; (80001bc <frame_dummy+0x10>)
 80001b0:	b11b      	cbz	r3, 80001ba <frame_dummy+0xe>
 80001b2:	4903      	ldr	r1, [pc, #12]	; (80001c0 <frame_dummy+0x14>)
 80001b4:	4803      	ldr	r0, [pc, #12]	; (80001c4 <frame_dummy+0x18>)
 80001b6:	f3af 8000 	nop.w
 80001ba:	bd08      	pop	{r3, pc}
 80001bc:	00000000 	.word	0x00000000
 80001c0:	20000010 	.word	0x20000010
 80001c4:	08004564 	.word	0x08004564

080001c8 <__aeabi_uldivmod>:
 80001c8:	b953      	cbnz	r3, 80001e0 <__aeabi_uldivmod+0x18>
 80001ca:	b94a      	cbnz	r2, 80001e0 <__aeabi_uldivmod+0x18>
 80001cc:	2900      	cmp	r1, #0
 80001ce:	bf08      	it	eq
 80001d0:	2800      	cmpeq	r0, #0
 80001d2:	bf1c      	itt	ne
 80001d4:	f04f 31ff 	movne.w	r1, #4294967295
 80001d8:	f04f 30ff 	movne.w	r0, #4294967295
 80001dc:	f000 b972 	b.w	80004c4 <__aeabi_idiv0>
 80001e0:	f1ad 0c08 	sub.w	ip, sp, #8
 80001e4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80001e8:	f000 f806 	bl	80001f8 <__udivmoddi4>
 80001ec:	f8dd e004 	ldr.w	lr, [sp, #4]
 80001f0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80001f4:	b004      	add	sp, #16
 80001f6:	4770      	bx	lr

080001f8 <__udivmoddi4>:
 80001f8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80001fc:	9e08      	ldr	r6, [sp, #32]
 80001fe:	4604      	mov	r4, r0
 8000200:	4688      	mov	r8, r1
 8000202:	2b00      	cmp	r3, #0
 8000204:	d14b      	bne.n	800029e <__udivmoddi4+0xa6>
 8000206:	428a      	cmp	r2, r1
 8000208:	4615      	mov	r5, r2
 800020a:	d967      	bls.n	80002dc <__udivmoddi4+0xe4>
 800020c:	fab2 f282 	clz	r2, r2
 8000210:	b14a      	cbz	r2, 8000226 <__udivmoddi4+0x2e>
 8000212:	f1c2 0720 	rsb	r7, r2, #32
 8000216:	fa01 f302 	lsl.w	r3, r1, r2
 800021a:	fa20 f707 	lsr.w	r7, r0, r7
 800021e:	4095      	lsls	r5, r2
 8000220:	ea47 0803 	orr.w	r8, r7, r3
 8000224:	4094      	lsls	r4, r2
 8000226:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 800022a:	0c23      	lsrs	r3, r4, #16
 800022c:	fbb8 f7fe 	udiv	r7, r8, lr
 8000230:	fa1f fc85 	uxth.w	ip, r5
 8000234:	fb0e 8817 	mls	r8, lr, r7, r8
 8000238:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 800023c:	fb07 f10c 	mul.w	r1, r7, ip
 8000240:	4299      	cmp	r1, r3
 8000242:	d909      	bls.n	8000258 <__udivmoddi4+0x60>
 8000244:	18eb      	adds	r3, r5, r3
 8000246:	f107 30ff 	add.w	r0, r7, #4294967295
 800024a:	f080 811b 	bcs.w	8000484 <__udivmoddi4+0x28c>
 800024e:	4299      	cmp	r1, r3
 8000250:	f240 8118 	bls.w	8000484 <__udivmoddi4+0x28c>
 8000254:	3f02      	subs	r7, #2
 8000256:	442b      	add	r3, r5
 8000258:	1a5b      	subs	r3, r3, r1
 800025a:	b2a4      	uxth	r4, r4
 800025c:	fbb3 f0fe 	udiv	r0, r3, lr
 8000260:	fb0e 3310 	mls	r3, lr, r0, r3
 8000264:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000268:	fb00 fc0c 	mul.w	ip, r0, ip
 800026c:	45a4      	cmp	ip, r4
 800026e:	d909      	bls.n	8000284 <__udivmoddi4+0x8c>
 8000270:	192c      	adds	r4, r5, r4
 8000272:	f100 33ff 	add.w	r3, r0, #4294967295
 8000276:	f080 8107 	bcs.w	8000488 <__udivmoddi4+0x290>
 800027a:	45a4      	cmp	ip, r4
 800027c:	f240 8104 	bls.w	8000488 <__udivmoddi4+0x290>
 8000280:	3802      	subs	r0, #2
 8000282:	442c      	add	r4, r5
 8000284:	ea40 4007 	orr.w	r0, r0, r7, lsl #16
 8000288:	eba4 040c 	sub.w	r4, r4, ip
 800028c:	2700      	movs	r7, #0
 800028e:	b11e      	cbz	r6, 8000298 <__udivmoddi4+0xa0>
 8000290:	40d4      	lsrs	r4, r2
 8000292:	2300      	movs	r3, #0
 8000294:	e9c6 4300 	strd	r4, r3, [r6]
 8000298:	4639      	mov	r1, r7
 800029a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800029e:	428b      	cmp	r3, r1
 80002a0:	d909      	bls.n	80002b6 <__udivmoddi4+0xbe>
 80002a2:	2e00      	cmp	r6, #0
 80002a4:	f000 80eb 	beq.w	800047e <__udivmoddi4+0x286>
 80002a8:	2700      	movs	r7, #0
 80002aa:	e9c6 0100 	strd	r0, r1, [r6]
 80002ae:	4638      	mov	r0, r7
 80002b0:	4639      	mov	r1, r7
 80002b2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80002b6:	fab3 f783 	clz	r7, r3
 80002ba:	2f00      	cmp	r7, #0
 80002bc:	d147      	bne.n	800034e <__udivmoddi4+0x156>
 80002be:	428b      	cmp	r3, r1
 80002c0:	d302      	bcc.n	80002c8 <__udivmoddi4+0xd0>
 80002c2:	4282      	cmp	r2, r0
 80002c4:	f200 80fa 	bhi.w	80004bc <__udivmoddi4+0x2c4>
 80002c8:	1a84      	subs	r4, r0, r2
 80002ca:	eb61 0303 	sbc.w	r3, r1, r3
 80002ce:	2001      	movs	r0, #1
 80002d0:	4698      	mov	r8, r3
 80002d2:	2e00      	cmp	r6, #0
 80002d4:	d0e0      	beq.n	8000298 <__udivmoddi4+0xa0>
 80002d6:	e9c6 4800 	strd	r4, r8, [r6]
 80002da:	e7dd      	b.n	8000298 <__udivmoddi4+0xa0>
 80002dc:	b902      	cbnz	r2, 80002e0 <__udivmoddi4+0xe8>
 80002de:	deff      	udf	#255	; 0xff
 80002e0:	fab2 f282 	clz	r2, r2
 80002e4:	2a00      	cmp	r2, #0
 80002e6:	f040 808f 	bne.w	8000408 <__udivmoddi4+0x210>
 80002ea:	1b49      	subs	r1, r1, r5
 80002ec:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 80002f0:	fa1f f885 	uxth.w	r8, r5
 80002f4:	2701      	movs	r7, #1
 80002f6:	fbb1 fcfe 	udiv	ip, r1, lr
 80002fa:	0c23      	lsrs	r3, r4, #16
 80002fc:	fb0e 111c 	mls	r1, lr, ip, r1
 8000300:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000304:	fb08 f10c 	mul.w	r1, r8, ip
 8000308:	4299      	cmp	r1, r3
 800030a:	d907      	bls.n	800031c <__udivmoddi4+0x124>
 800030c:	18eb      	adds	r3, r5, r3
 800030e:	f10c 30ff 	add.w	r0, ip, #4294967295
 8000312:	d202      	bcs.n	800031a <__udivmoddi4+0x122>
 8000314:	4299      	cmp	r1, r3
 8000316:	f200 80cd 	bhi.w	80004b4 <__udivmoddi4+0x2bc>
 800031a:	4684      	mov	ip, r0
 800031c:	1a59      	subs	r1, r3, r1
 800031e:	b2a3      	uxth	r3, r4
 8000320:	fbb1 f0fe 	udiv	r0, r1, lr
 8000324:	fb0e 1410 	mls	r4, lr, r0, r1
 8000328:	ea43 4404 	orr.w	r4, r3, r4, lsl #16
 800032c:	fb08 f800 	mul.w	r8, r8, r0
 8000330:	45a0      	cmp	r8, r4
 8000332:	d907      	bls.n	8000344 <__udivmoddi4+0x14c>
 8000334:	192c      	adds	r4, r5, r4
 8000336:	f100 33ff 	add.w	r3, r0, #4294967295
 800033a:	d202      	bcs.n	8000342 <__udivmoddi4+0x14a>
 800033c:	45a0      	cmp	r8, r4
 800033e:	f200 80b6 	bhi.w	80004ae <__udivmoddi4+0x2b6>
 8000342:	4618      	mov	r0, r3
 8000344:	eba4 0408 	sub.w	r4, r4, r8
 8000348:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 800034c:	e79f      	b.n	800028e <__udivmoddi4+0x96>
 800034e:	f1c7 0c20 	rsb	ip, r7, #32
 8000352:	40bb      	lsls	r3, r7
 8000354:	fa22 fe0c 	lsr.w	lr, r2, ip
 8000358:	ea4e 0e03 	orr.w	lr, lr, r3
 800035c:	fa01 f407 	lsl.w	r4, r1, r7
 8000360:	fa20 f50c 	lsr.w	r5, r0, ip
 8000364:	fa21 f30c 	lsr.w	r3, r1, ip
 8000368:	ea4f 481e 	mov.w	r8, lr, lsr #16
 800036c:	4325      	orrs	r5, r4
 800036e:	fbb3 f9f8 	udiv	r9, r3, r8
 8000372:	0c2c      	lsrs	r4, r5, #16
 8000374:	fb08 3319 	mls	r3, r8, r9, r3
 8000378:	fa1f fa8e 	uxth.w	sl, lr
 800037c:	ea44 4303 	orr.w	r3, r4, r3, lsl #16
 8000380:	fb09 f40a 	mul.w	r4, r9, sl
 8000384:	429c      	cmp	r4, r3
 8000386:	fa02 f207 	lsl.w	r2, r2, r7
 800038a:	fa00 f107 	lsl.w	r1, r0, r7
 800038e:	d90b      	bls.n	80003a8 <__udivmoddi4+0x1b0>
 8000390:	eb1e 0303 	adds.w	r3, lr, r3
 8000394:	f109 30ff 	add.w	r0, r9, #4294967295
 8000398:	f080 8087 	bcs.w	80004aa <__udivmoddi4+0x2b2>
 800039c:	429c      	cmp	r4, r3
 800039e:	f240 8084 	bls.w	80004aa <__udivmoddi4+0x2b2>
 80003a2:	f1a9 0902 	sub.w	r9, r9, #2
 80003a6:	4473      	add	r3, lr
 80003a8:	1b1b      	subs	r3, r3, r4
 80003aa:	b2ad      	uxth	r5, r5
 80003ac:	fbb3 f0f8 	udiv	r0, r3, r8
 80003b0:	fb08 3310 	mls	r3, r8, r0, r3
 80003b4:	ea45 4403 	orr.w	r4, r5, r3, lsl #16
 80003b8:	fb00 fa0a 	mul.w	sl, r0, sl
 80003bc:	45a2      	cmp	sl, r4
 80003be:	d908      	bls.n	80003d2 <__udivmoddi4+0x1da>
 80003c0:	eb1e 0404 	adds.w	r4, lr, r4
 80003c4:	f100 33ff 	add.w	r3, r0, #4294967295
 80003c8:	d26b      	bcs.n	80004a2 <__udivmoddi4+0x2aa>
 80003ca:	45a2      	cmp	sl, r4
 80003cc:	d969      	bls.n	80004a2 <__udivmoddi4+0x2aa>
 80003ce:	3802      	subs	r0, #2
 80003d0:	4474      	add	r4, lr
 80003d2:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 80003d6:	fba0 8902 	umull	r8, r9, r0, r2
 80003da:	eba4 040a 	sub.w	r4, r4, sl
 80003de:	454c      	cmp	r4, r9
 80003e0:	46c2      	mov	sl, r8
 80003e2:	464b      	mov	r3, r9
 80003e4:	d354      	bcc.n	8000490 <__udivmoddi4+0x298>
 80003e6:	d051      	beq.n	800048c <__udivmoddi4+0x294>
 80003e8:	2e00      	cmp	r6, #0
 80003ea:	d069      	beq.n	80004c0 <__udivmoddi4+0x2c8>
 80003ec:	ebb1 050a 	subs.w	r5, r1, sl
 80003f0:	eb64 0403 	sbc.w	r4, r4, r3
 80003f4:	fa04 fc0c 	lsl.w	ip, r4, ip
 80003f8:	40fd      	lsrs	r5, r7
 80003fa:	40fc      	lsrs	r4, r7
 80003fc:	ea4c 0505 	orr.w	r5, ip, r5
 8000400:	e9c6 5400 	strd	r5, r4, [r6]
 8000404:	2700      	movs	r7, #0
 8000406:	e747      	b.n	8000298 <__udivmoddi4+0xa0>
 8000408:	f1c2 0320 	rsb	r3, r2, #32
 800040c:	fa20 f703 	lsr.w	r7, r0, r3
 8000410:	4095      	lsls	r5, r2
 8000412:	fa01 f002 	lsl.w	r0, r1, r2
 8000416:	fa21 f303 	lsr.w	r3, r1, r3
 800041a:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 800041e:	4338      	orrs	r0, r7
 8000420:	0c01      	lsrs	r1, r0, #16
 8000422:	fbb3 f7fe 	udiv	r7, r3, lr
 8000426:	fa1f f885 	uxth.w	r8, r5
 800042a:	fb0e 3317 	mls	r3, lr, r7, r3
 800042e:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000432:	fb07 f308 	mul.w	r3, r7, r8
 8000436:	428b      	cmp	r3, r1
 8000438:	fa04 f402 	lsl.w	r4, r4, r2
 800043c:	d907      	bls.n	800044e <__udivmoddi4+0x256>
 800043e:	1869      	adds	r1, r5, r1
 8000440:	f107 3cff 	add.w	ip, r7, #4294967295
 8000444:	d22f      	bcs.n	80004a6 <__udivmoddi4+0x2ae>
 8000446:	428b      	cmp	r3, r1
 8000448:	d92d      	bls.n	80004a6 <__udivmoddi4+0x2ae>
 800044a:	3f02      	subs	r7, #2
 800044c:	4429      	add	r1, r5
 800044e:	1acb      	subs	r3, r1, r3
 8000450:	b281      	uxth	r1, r0
 8000452:	fbb3 f0fe 	udiv	r0, r3, lr
 8000456:	fb0e 3310 	mls	r3, lr, r0, r3
 800045a:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800045e:	fb00 f308 	mul.w	r3, r0, r8
 8000462:	428b      	cmp	r3, r1
 8000464:	d907      	bls.n	8000476 <__udivmoddi4+0x27e>
 8000466:	1869      	adds	r1, r5, r1
 8000468:	f100 3cff 	add.w	ip, r0, #4294967295
 800046c:	d217      	bcs.n	800049e <__udivmoddi4+0x2a6>
 800046e:	428b      	cmp	r3, r1
 8000470:	d915      	bls.n	800049e <__udivmoddi4+0x2a6>
 8000472:	3802      	subs	r0, #2
 8000474:	4429      	add	r1, r5
 8000476:	1ac9      	subs	r1, r1, r3
 8000478:	ea40 4707 	orr.w	r7, r0, r7, lsl #16
 800047c:	e73b      	b.n	80002f6 <__udivmoddi4+0xfe>
 800047e:	4637      	mov	r7, r6
 8000480:	4630      	mov	r0, r6
 8000482:	e709      	b.n	8000298 <__udivmoddi4+0xa0>
 8000484:	4607      	mov	r7, r0
 8000486:	e6e7      	b.n	8000258 <__udivmoddi4+0x60>
 8000488:	4618      	mov	r0, r3
 800048a:	e6fb      	b.n	8000284 <__udivmoddi4+0x8c>
 800048c:	4541      	cmp	r1, r8
 800048e:	d2ab      	bcs.n	80003e8 <__udivmoddi4+0x1f0>
 8000490:	ebb8 0a02 	subs.w	sl, r8, r2
 8000494:	eb69 020e 	sbc.w	r2, r9, lr
 8000498:	3801      	subs	r0, #1
 800049a:	4613      	mov	r3, r2
 800049c:	e7a4      	b.n	80003e8 <__udivmoddi4+0x1f0>
 800049e:	4660      	mov	r0, ip
 80004a0:	e7e9      	b.n	8000476 <__udivmoddi4+0x27e>
 80004a2:	4618      	mov	r0, r3
 80004a4:	e795      	b.n	80003d2 <__udivmoddi4+0x1da>
 80004a6:	4667      	mov	r7, ip
 80004a8:	e7d1      	b.n	800044e <__udivmoddi4+0x256>
 80004aa:	4681      	mov	r9, r0
 80004ac:	e77c      	b.n	80003a8 <__udivmoddi4+0x1b0>
 80004ae:	3802      	subs	r0, #2
 80004b0:	442c      	add	r4, r5
 80004b2:	e747      	b.n	8000344 <__udivmoddi4+0x14c>
 80004b4:	f1ac 0c02 	sub.w	ip, ip, #2
 80004b8:	442b      	add	r3, r5
 80004ba:	e72f      	b.n	800031c <__udivmoddi4+0x124>
 80004bc:	4638      	mov	r0, r7
 80004be:	e708      	b.n	80002d2 <__udivmoddi4+0xda>
 80004c0:	4637      	mov	r7, r6
 80004c2:	e6e9      	b.n	8000298 <__udivmoddi4+0xa0>

080004c4 <__aeabi_idiv0>:
 80004c4:	4770      	bx	lr
 80004c6:	bf00      	nop

080004c8 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80004c8:	b580      	push	{r7, lr}
 80004ca:	b082      	sub	sp, #8
 80004cc:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 80004ce:	2300      	movs	r3, #0
 80004d0:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80004d2:	2003      	movs	r0, #3
 80004d4:	f000 f95a 	bl	800078c <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 80004d8:	2000      	movs	r0, #0
 80004da:	f000 f80d 	bl	80004f8 <HAL_InitTick>
 80004de:	4603      	mov	r3, r0
 80004e0:	2b00      	cmp	r3, #0
 80004e2:	d002      	beq.n	80004ea <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 80004e4:	2301      	movs	r3, #1
 80004e6:	71fb      	strb	r3, [r7, #7]
 80004e8:	e001      	b.n	80004ee <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 80004ea:	f003 fea7 	bl	800423c <HAL_MspInit>
  }

  /* Return function status */
  return status;
 80004ee:	79fb      	ldrb	r3, [r7, #7]
}
 80004f0:	4618      	mov	r0, r3
 80004f2:	3708      	adds	r7, #8
 80004f4:	46bd      	mov	sp, r7
 80004f6:	bd80      	pop	{r7, pc}

080004f8 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority  Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80004f8:	b580      	push	{r7, lr}
 80004fa:	b084      	sub	sp, #16
 80004fc:	af00      	add	r7, sp, #0
 80004fe:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8000500:	2300      	movs	r3, #0
 8000502:	73fb      	strb	r3, [r7, #15]

  if (uwTickFreq != 0U)
 8000504:	4b16      	ldr	r3, [pc, #88]	; (8000560 <HAL_InitTick+0x68>)
 8000506:	681b      	ldr	r3, [r3, #0]
 8000508:	2b00      	cmp	r3, #0
 800050a:	d022      	beq.n	8000552 <HAL_InitTick+0x5a>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) == 0U)
 800050c:	4b15      	ldr	r3, [pc, #84]	; (8000564 <HAL_InitTick+0x6c>)
 800050e:	681a      	ldr	r2, [r3, #0]
 8000510:	4b13      	ldr	r3, [pc, #76]	; (8000560 <HAL_InitTick+0x68>)
 8000512:	681b      	ldr	r3, [r3, #0]
 8000514:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 8000518:	fbb1 f3f3 	udiv	r3, r1, r3
 800051c:	fbb2 f3f3 	udiv	r3, r2, r3
 8000520:	4618      	mov	r0, r3
 8000522:	f000 f968 	bl	80007f6 <HAL_SYSTICK_Config>
 8000526:	4603      	mov	r3, r0
 8000528:	2b00      	cmp	r3, #0
 800052a:	d10f      	bne.n	800054c <HAL_InitTick+0x54>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800052c:	687b      	ldr	r3, [r7, #4]
 800052e:	2b0f      	cmp	r3, #15
 8000530:	d809      	bhi.n	8000546 <HAL_InitTick+0x4e>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000532:	2200      	movs	r2, #0
 8000534:	6879      	ldr	r1, [r7, #4]
 8000536:	f04f 30ff 	mov.w	r0, #4294967295
 800053a:	f000 f932 	bl	80007a2 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 800053e:	4a0a      	ldr	r2, [pc, #40]	; (8000568 <HAL_InitTick+0x70>)
 8000540:	687b      	ldr	r3, [r7, #4]
 8000542:	6013      	str	r3, [r2, #0]
 8000544:	e007      	b.n	8000556 <HAL_InitTick+0x5e>
      }
      else
      {
        status = HAL_ERROR;
 8000546:	2301      	movs	r3, #1
 8000548:	73fb      	strb	r3, [r7, #15]
 800054a:	e004      	b.n	8000556 <HAL_InitTick+0x5e>
      }
    }
    else
    {
      status = HAL_ERROR;
 800054c:	2301      	movs	r3, #1
 800054e:	73fb      	strb	r3, [r7, #15]
 8000550:	e001      	b.n	8000556 <HAL_InitTick+0x5e>
    }
  }
  else
  {
    status = HAL_ERROR;
 8000552:	2301      	movs	r3, #1
 8000554:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 8000556:	7bfb      	ldrb	r3, [r7, #15]
}
 8000558:	4618      	mov	r0, r3
 800055a:	3710      	adds	r7, #16
 800055c:	46bd      	mov	sp, r7
 800055e:	bd80      	pop	{r7, pc}
 8000560:	20000004 	.word	0x20000004
 8000564:	20000008 	.word	0x20000008
 8000568:	20000000 	.word	0x20000000

0800056c <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 800056c:	b480      	push	{r7}
 800056e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000570:	4b05      	ldr	r3, [pc, #20]	; (8000588 <HAL_IncTick+0x1c>)
 8000572:	681a      	ldr	r2, [r3, #0]
 8000574:	4b05      	ldr	r3, [pc, #20]	; (800058c <HAL_IncTick+0x20>)
 8000576:	681b      	ldr	r3, [r3, #0]
 8000578:	4413      	add	r3, r2
 800057a:	4a03      	ldr	r2, [pc, #12]	; (8000588 <HAL_IncTick+0x1c>)
 800057c:	6013      	str	r3, [r2, #0]
}
 800057e:	bf00      	nop
 8000580:	46bd      	mov	sp, r7
 8000582:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000586:	4770      	bx	lr
 8000588:	20000028 	.word	0x20000028
 800058c:	20000004 	.word	0x20000004

08000590 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000590:	b480      	push	{r7}
 8000592:	af00      	add	r7, sp, #0
  return uwTick;
 8000594:	4b03      	ldr	r3, [pc, #12]	; (80005a4 <HAL_GetTick+0x14>)
 8000596:	681b      	ldr	r3, [r3, #0]
}
 8000598:	4618      	mov	r0, r3
 800059a:	46bd      	mov	sp, r7
 800059c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80005a0:	4770      	bx	lr
 80005a2:	bf00      	nop
 80005a4:	20000028 	.word	0x20000028

080005a8 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80005a8:	b580      	push	{r7, lr}
 80005aa:	b084      	sub	sp, #16
 80005ac:	af00      	add	r7, sp, #0
 80005ae:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80005b0:	f7ff ffee 	bl	8000590 <HAL_GetTick>
 80005b4:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80005b6:	687b      	ldr	r3, [r7, #4]
 80005b8:	60fb      	str	r3, [r7, #12]

  /* Add a period to guaranty minimum wait */
  if (wait < HAL_MAX_DELAY)
 80005ba:	68fb      	ldr	r3, [r7, #12]
 80005bc:	f1b3 3fff 	cmp.w	r3, #4294967295
 80005c0:	d004      	beq.n	80005cc <HAL_Delay+0x24>
  {
    wait += (uint32_t)(uwTickFreq);
 80005c2:	4b09      	ldr	r3, [pc, #36]	; (80005e8 <HAL_Delay+0x40>)
 80005c4:	681b      	ldr	r3, [r3, #0]
 80005c6:	68fa      	ldr	r2, [r7, #12]
 80005c8:	4413      	add	r3, r2
 80005ca:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 80005cc:	bf00      	nop
 80005ce:	f7ff ffdf 	bl	8000590 <HAL_GetTick>
 80005d2:	4602      	mov	r2, r0
 80005d4:	68bb      	ldr	r3, [r7, #8]
 80005d6:	1ad3      	subs	r3, r2, r3
 80005d8:	68fa      	ldr	r2, [r7, #12]
 80005da:	429a      	cmp	r2, r3
 80005dc:	d8f7      	bhi.n	80005ce <HAL_Delay+0x26>
  {
  }
}
 80005de:	bf00      	nop
 80005e0:	3710      	adds	r7, #16
 80005e2:	46bd      	mov	sp, r7
 80005e4:	bd80      	pop	{r7, pc}
 80005e6:	bf00      	nop
 80005e8:	20000004 	.word	0x20000004

080005ec <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80005ec:	b480      	push	{r7}
 80005ee:	b085      	sub	sp, #20
 80005f0:	af00      	add	r7, sp, #0
 80005f2:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80005f4:	687b      	ldr	r3, [r7, #4]
 80005f6:	f003 0307 	and.w	r3, r3, #7
 80005fa:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80005fc:	4b0c      	ldr	r3, [pc, #48]	; (8000630 <__NVIC_SetPriorityGrouping+0x44>)
 80005fe:	68db      	ldr	r3, [r3, #12]
 8000600:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000602:	68ba      	ldr	r2, [r7, #8]
 8000604:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8000608:	4013      	ands	r3, r2
 800060a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 800060c:	68fb      	ldr	r3, [r7, #12]
 800060e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000610:	68bb      	ldr	r3, [r7, #8]
 8000612:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000614:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8000618:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800061c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800061e:	4a04      	ldr	r2, [pc, #16]	; (8000630 <__NVIC_SetPriorityGrouping+0x44>)
 8000620:	68bb      	ldr	r3, [r7, #8]
 8000622:	60d3      	str	r3, [r2, #12]
}
 8000624:	bf00      	nop
 8000626:	3714      	adds	r7, #20
 8000628:	46bd      	mov	sp, r7
 800062a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800062e:	4770      	bx	lr
 8000630:	e000ed00 	.word	0xe000ed00

08000634 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8000634:	b480      	push	{r7}
 8000636:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000638:	4b04      	ldr	r3, [pc, #16]	; (800064c <__NVIC_GetPriorityGrouping+0x18>)
 800063a:	68db      	ldr	r3, [r3, #12]
 800063c:	0a1b      	lsrs	r3, r3, #8
 800063e:	f003 0307 	and.w	r3, r3, #7
}
 8000642:	4618      	mov	r0, r3
 8000644:	46bd      	mov	sp, r7
 8000646:	f85d 7b04 	ldr.w	r7, [sp], #4
 800064a:	4770      	bx	lr
 800064c:	e000ed00 	.word	0xe000ed00

08000650 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000650:	b480      	push	{r7}
 8000652:	b083      	sub	sp, #12
 8000654:	af00      	add	r7, sp, #0
 8000656:	4603      	mov	r3, r0
 8000658:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800065a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800065e:	2b00      	cmp	r3, #0
 8000660:	db0b      	blt.n	800067a <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8000662:	79fb      	ldrb	r3, [r7, #7]
 8000664:	f003 021f 	and.w	r2, r3, #31
 8000668:	4907      	ldr	r1, [pc, #28]	; (8000688 <__NVIC_EnableIRQ+0x38>)
 800066a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800066e:	095b      	lsrs	r3, r3, #5
 8000670:	2001      	movs	r0, #1
 8000672:	fa00 f202 	lsl.w	r2, r0, r2
 8000676:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 800067a:	bf00      	nop
 800067c:	370c      	adds	r7, #12
 800067e:	46bd      	mov	sp, r7
 8000680:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000684:	4770      	bx	lr
 8000686:	bf00      	nop
 8000688:	e000e100 	.word	0xe000e100

0800068c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 800068c:	b480      	push	{r7}
 800068e:	b083      	sub	sp, #12
 8000690:	af00      	add	r7, sp, #0
 8000692:	4603      	mov	r3, r0
 8000694:	6039      	str	r1, [r7, #0]
 8000696:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000698:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800069c:	2b00      	cmp	r3, #0
 800069e:	db0a      	blt.n	80006b6 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80006a0:	683b      	ldr	r3, [r7, #0]
 80006a2:	b2da      	uxtb	r2, r3
 80006a4:	490c      	ldr	r1, [pc, #48]	; (80006d8 <__NVIC_SetPriority+0x4c>)
 80006a6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80006aa:	0112      	lsls	r2, r2, #4
 80006ac:	b2d2      	uxtb	r2, r2
 80006ae:	440b      	add	r3, r1
 80006b0:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80006b4:	e00a      	b.n	80006cc <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80006b6:	683b      	ldr	r3, [r7, #0]
 80006b8:	b2da      	uxtb	r2, r3
 80006ba:	4908      	ldr	r1, [pc, #32]	; (80006dc <__NVIC_SetPriority+0x50>)
 80006bc:	79fb      	ldrb	r3, [r7, #7]
 80006be:	f003 030f 	and.w	r3, r3, #15
 80006c2:	3b04      	subs	r3, #4
 80006c4:	0112      	lsls	r2, r2, #4
 80006c6:	b2d2      	uxtb	r2, r2
 80006c8:	440b      	add	r3, r1
 80006ca:	761a      	strb	r2, [r3, #24]
}
 80006cc:	bf00      	nop
 80006ce:	370c      	adds	r7, #12
 80006d0:	46bd      	mov	sp, r7
 80006d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80006d6:	4770      	bx	lr
 80006d8:	e000e100 	.word	0xe000e100
 80006dc:	e000ed00 	.word	0xe000ed00

080006e0 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80006e0:	b480      	push	{r7}
 80006e2:	b089      	sub	sp, #36	; 0x24
 80006e4:	af00      	add	r7, sp, #0
 80006e6:	60f8      	str	r0, [r7, #12]
 80006e8:	60b9      	str	r1, [r7, #8]
 80006ea:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80006ec:	68fb      	ldr	r3, [r7, #12]
 80006ee:	f003 0307 	and.w	r3, r3, #7
 80006f2:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80006f4:	69fb      	ldr	r3, [r7, #28]
 80006f6:	f1c3 0307 	rsb	r3, r3, #7
 80006fa:	2b04      	cmp	r3, #4
 80006fc:	bf28      	it	cs
 80006fe:	2304      	movcs	r3, #4
 8000700:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000702:	69fb      	ldr	r3, [r7, #28]
 8000704:	3304      	adds	r3, #4
 8000706:	2b06      	cmp	r3, #6
 8000708:	d902      	bls.n	8000710 <NVIC_EncodePriority+0x30>
 800070a:	69fb      	ldr	r3, [r7, #28]
 800070c:	3b03      	subs	r3, #3
 800070e:	e000      	b.n	8000712 <NVIC_EncodePriority+0x32>
 8000710:	2300      	movs	r3, #0
 8000712:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000714:	f04f 32ff 	mov.w	r2, #4294967295
 8000718:	69bb      	ldr	r3, [r7, #24]
 800071a:	fa02 f303 	lsl.w	r3, r2, r3
 800071e:	43da      	mvns	r2, r3
 8000720:	68bb      	ldr	r3, [r7, #8]
 8000722:	401a      	ands	r2, r3
 8000724:	697b      	ldr	r3, [r7, #20]
 8000726:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000728:	f04f 31ff 	mov.w	r1, #4294967295
 800072c:	697b      	ldr	r3, [r7, #20]
 800072e:	fa01 f303 	lsl.w	r3, r1, r3
 8000732:	43d9      	mvns	r1, r3
 8000734:	687b      	ldr	r3, [r7, #4]
 8000736:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000738:	4313      	orrs	r3, r2
         );
}
 800073a:	4618      	mov	r0, r3
 800073c:	3724      	adds	r7, #36	; 0x24
 800073e:	46bd      	mov	sp, r7
 8000740:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000744:	4770      	bx	lr
	...

08000748 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8000748:	b580      	push	{r7, lr}
 800074a:	b082      	sub	sp, #8
 800074c:	af00      	add	r7, sp, #0
 800074e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000750:	687b      	ldr	r3, [r7, #4]
 8000752:	3b01      	subs	r3, #1
 8000754:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8000758:	d301      	bcc.n	800075e <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800075a:	2301      	movs	r3, #1
 800075c:	e00f      	b.n	800077e <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800075e:	4a0a      	ldr	r2, [pc, #40]	; (8000788 <SysTick_Config+0x40>)
 8000760:	687b      	ldr	r3, [r7, #4]
 8000762:	3b01      	subs	r3, #1
 8000764:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8000766:	210f      	movs	r1, #15
 8000768:	f04f 30ff 	mov.w	r0, #4294967295
 800076c:	f7ff ff8e 	bl	800068c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000770:	4b05      	ldr	r3, [pc, #20]	; (8000788 <SysTick_Config+0x40>)
 8000772:	2200      	movs	r2, #0
 8000774:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000776:	4b04      	ldr	r3, [pc, #16]	; (8000788 <SysTick_Config+0x40>)
 8000778:	2207      	movs	r2, #7
 800077a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 800077c:	2300      	movs	r3, #0
}
 800077e:	4618      	mov	r0, r3
 8000780:	3708      	adds	r7, #8
 8000782:	46bd      	mov	sp, r7
 8000784:	bd80      	pop	{r7, pc}
 8000786:	bf00      	nop
 8000788:	e000e010 	.word	0xe000e010

0800078c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800078c:	b580      	push	{r7, lr}
 800078e:	b082      	sub	sp, #8
 8000790:	af00      	add	r7, sp, #0
 8000792:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8000794:	6878      	ldr	r0, [r7, #4]
 8000796:	f7ff ff29 	bl	80005ec <__NVIC_SetPriorityGrouping>
}
 800079a:	bf00      	nop
 800079c:	3708      	adds	r7, #8
 800079e:	46bd      	mov	sp, r7
 80007a0:	bd80      	pop	{r7, pc}

080007a2 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80007a2:	b580      	push	{r7, lr}
 80007a4:	b086      	sub	sp, #24
 80007a6:	af00      	add	r7, sp, #0
 80007a8:	4603      	mov	r3, r0
 80007aa:	60b9      	str	r1, [r7, #8]
 80007ac:	607a      	str	r2, [r7, #4]
 80007ae:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 80007b0:	2300      	movs	r3, #0
 80007b2:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 80007b4:	f7ff ff3e 	bl	8000634 <__NVIC_GetPriorityGrouping>
 80007b8:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80007ba:	687a      	ldr	r2, [r7, #4]
 80007bc:	68b9      	ldr	r1, [r7, #8]
 80007be:	6978      	ldr	r0, [r7, #20]
 80007c0:	f7ff ff8e 	bl	80006e0 <NVIC_EncodePriority>
 80007c4:	4602      	mov	r2, r0
 80007c6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80007ca:	4611      	mov	r1, r2
 80007cc:	4618      	mov	r0, r3
 80007ce:	f7ff ff5d 	bl	800068c <__NVIC_SetPriority>
}
 80007d2:	bf00      	nop
 80007d4:	3718      	adds	r7, #24
 80007d6:	46bd      	mov	sp, r7
 80007d8:	bd80      	pop	{r7, pc}

080007da <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80007da:	b580      	push	{r7, lr}
 80007dc:	b082      	sub	sp, #8
 80007de:	af00      	add	r7, sp, #0
 80007e0:	4603      	mov	r3, r0
 80007e2:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80007e4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80007e8:	4618      	mov	r0, r3
 80007ea:	f7ff ff31 	bl	8000650 <__NVIC_EnableIRQ>
}
 80007ee:	bf00      	nop
 80007f0:	3708      	adds	r7, #8
 80007f2:	46bd      	mov	sp, r7
 80007f4:	bd80      	pop	{r7, pc}

080007f6 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80007f6:	b580      	push	{r7, lr}
 80007f8:	b082      	sub	sp, #8
 80007fa:	af00      	add	r7, sp, #0
 80007fc:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80007fe:	6878      	ldr	r0, [r7, #4]
 8000800:	f7ff ffa2 	bl	8000748 <SysTick_Config>
 8000804:	4603      	mov	r3, r0
}
 8000806:	4618      	mov	r0, r3
 8000808:	3708      	adds	r7, #8
 800080a:	46bd      	mov	sp, r7
 800080c:	bd80      	pop	{r7, pc}

0800080e <HAL_DMA_Abort_IT>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 800080e:	b580      	push	{r7, lr}
 8000810:	b084      	sub	sp, #16
 8000812:	af00      	add	r7, sp, #0
 8000814:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8000816:	2300      	movs	r3, #0
 8000818:	73fb      	strb	r3, [r7, #15]

  if(HAL_DMA_STATE_BUSY != hdma->State)
 800081a:	687b      	ldr	r3, [r7, #4]
 800081c:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 8000820:	b2db      	uxtb	r3, r3
 8000822:	2b02      	cmp	r3, #2
 8000824:	d005      	beq.n	8000832 <HAL_DMA_Abort_IT+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8000826:	687b      	ldr	r3, [r7, #4]
 8000828:	2204      	movs	r2, #4
 800082a:	63da      	str	r2, [r3, #60]	; 0x3c

    status = HAL_ERROR;
 800082c:	2301      	movs	r3, #1
 800082e:	73fb      	strb	r3, [r7, #15]
 8000830:	e029      	b.n	8000886 <HAL_DMA_Abort_IT+0x78>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8000832:	687b      	ldr	r3, [r7, #4]
 8000834:	681b      	ldr	r3, [r3, #0]
 8000836:	681a      	ldr	r2, [r3, #0]
 8000838:	687b      	ldr	r3, [r7, #4]
 800083a:	681b      	ldr	r3, [r3, #0]
 800083c:	f022 020e 	bic.w	r2, r2, #14
 8000840:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8000842:	687b      	ldr	r3, [r7, #4]
 8000844:	681b      	ldr	r3, [r3, #0]
 8000846:	681a      	ldr	r2, [r3, #0]
 8000848:	687b      	ldr	r3, [r7, #4]
 800084a:	681b      	ldr	r3, [r3, #0]
 800084c:	f022 0201 	bic.w	r2, r2, #1
 8000850:	601a      	str	r2, [r3, #0]
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
    }

#else
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8000852:	687b      	ldr	r3, [r7, #4]
 8000854:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000856:	f003 021c 	and.w	r2, r3, #28
 800085a:	687b      	ldr	r3, [r7, #4]
 800085c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800085e:	2101      	movs	r1, #1
 8000860:	fa01 f202 	lsl.w	r2, r1, r2
 8000864:	605a      	str	r2, [r3, #4]
#endif /* DMAMUX1 */

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8000866:	687b      	ldr	r3, [r7, #4]
 8000868:	2201      	movs	r2, #1
 800086a:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800086e:	687b      	ldr	r3, [r7, #4]
 8000870:	2200      	movs	r2, #0
 8000872:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    /* Call User Abort callback */
    if(hdma->XferAbortCallback != NULL)
 8000876:	687b      	ldr	r3, [r7, #4]
 8000878:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800087a:	2b00      	cmp	r3, #0
 800087c:	d003      	beq.n	8000886 <HAL_DMA_Abort_IT+0x78>
    {
      hdma->XferAbortCallback(hdma);
 800087e:	687b      	ldr	r3, [r7, #4]
 8000880:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8000882:	6878      	ldr	r0, [r7, #4]
 8000884:	4798      	blx	r3
    }
  }
  return status;
 8000886:	7bfb      	ldrb	r3, [r7, #15]
}
 8000888:	4618      	mov	r0, r3
 800088a:	3710      	adds	r7, #16
 800088c:	46bd      	mov	sp, r7
 800088e:	bd80      	pop	{r7, pc}

08000890 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8000890:	b480      	push	{r7}
 8000892:	b087      	sub	sp, #28
 8000894:	af00      	add	r7, sp, #0
 8000896:	6078      	str	r0, [r7, #4]
 8000898:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 800089a:	2300      	movs	r3, #0
 800089c:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800089e:	e17f      	b.n	8000ba0 <HAL_GPIO_Init+0x310>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 80008a0:	683b      	ldr	r3, [r7, #0]
 80008a2:	681a      	ldr	r2, [r3, #0]
 80008a4:	2101      	movs	r1, #1
 80008a6:	697b      	ldr	r3, [r7, #20]
 80008a8:	fa01 f303 	lsl.w	r3, r1, r3
 80008ac:	4013      	ands	r3, r2
 80008ae:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 80008b0:	68fb      	ldr	r3, [r7, #12]
 80008b2:	2b00      	cmp	r3, #0
 80008b4:	f000 8171 	beq.w	8000b9a <HAL_GPIO_Init+0x30a>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 80008b8:	683b      	ldr	r3, [r7, #0]
 80008ba:	685b      	ldr	r3, [r3, #4]
 80008bc:	2b02      	cmp	r3, #2
 80008be:	d003      	beq.n	80008c8 <HAL_GPIO_Init+0x38>
 80008c0:	683b      	ldr	r3, [r7, #0]
 80008c2:	685b      	ldr	r3, [r3, #4]
 80008c4:	2b12      	cmp	r3, #18
 80008c6:	d123      	bne.n	8000910 <HAL_GPIO_Init+0x80>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 80008c8:	697b      	ldr	r3, [r7, #20]
 80008ca:	08da      	lsrs	r2, r3, #3
 80008cc:	687b      	ldr	r3, [r7, #4]
 80008ce:	3208      	adds	r2, #8
 80008d0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80008d4:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 80008d6:	697b      	ldr	r3, [r7, #20]
 80008d8:	f003 0307 	and.w	r3, r3, #7
 80008dc:	009b      	lsls	r3, r3, #2
 80008de:	220f      	movs	r2, #15
 80008e0:	fa02 f303 	lsl.w	r3, r2, r3
 80008e4:	43db      	mvns	r3, r3
 80008e6:	693a      	ldr	r2, [r7, #16]
 80008e8:	4013      	ands	r3, r2
 80008ea:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 80008ec:	683b      	ldr	r3, [r7, #0]
 80008ee:	691a      	ldr	r2, [r3, #16]
 80008f0:	697b      	ldr	r3, [r7, #20]
 80008f2:	f003 0307 	and.w	r3, r3, #7
 80008f6:	009b      	lsls	r3, r3, #2
 80008f8:	fa02 f303 	lsl.w	r3, r2, r3
 80008fc:	693a      	ldr	r2, [r7, #16]
 80008fe:	4313      	orrs	r3, r2
 8000900:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8000902:	697b      	ldr	r3, [r7, #20]
 8000904:	08da      	lsrs	r2, r3, #3
 8000906:	687b      	ldr	r3, [r7, #4]
 8000908:	3208      	adds	r2, #8
 800090a:	6939      	ldr	r1, [r7, #16]
 800090c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8000910:	687b      	ldr	r3, [r7, #4]
 8000912:	681b      	ldr	r3, [r3, #0]
 8000914:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 8000916:	697b      	ldr	r3, [r7, #20]
 8000918:	005b      	lsls	r3, r3, #1
 800091a:	2203      	movs	r2, #3
 800091c:	fa02 f303 	lsl.w	r3, r2, r3
 8000920:	43db      	mvns	r3, r3
 8000922:	693a      	ldr	r2, [r7, #16]
 8000924:	4013      	ands	r3, r2
 8000926:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8000928:	683b      	ldr	r3, [r7, #0]
 800092a:	685b      	ldr	r3, [r3, #4]
 800092c:	f003 0203 	and.w	r2, r3, #3
 8000930:	697b      	ldr	r3, [r7, #20]
 8000932:	005b      	lsls	r3, r3, #1
 8000934:	fa02 f303 	lsl.w	r3, r2, r3
 8000938:	693a      	ldr	r2, [r7, #16]
 800093a:	4313      	orrs	r3, r2
 800093c:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 800093e:	687b      	ldr	r3, [r7, #4]
 8000940:	693a      	ldr	r2, [r7, #16]
 8000942:	601a      	str	r2, [r3, #0]

      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8000944:	683b      	ldr	r3, [r7, #0]
 8000946:	685b      	ldr	r3, [r3, #4]
 8000948:	2b01      	cmp	r3, #1
 800094a:	d00b      	beq.n	8000964 <HAL_GPIO_Init+0xd4>
 800094c:	683b      	ldr	r3, [r7, #0]
 800094e:	685b      	ldr	r3, [r3, #4]
 8000950:	2b02      	cmp	r3, #2
 8000952:	d007      	beq.n	8000964 <HAL_GPIO_Init+0xd4>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8000954:	683b      	ldr	r3, [r7, #0]
 8000956:	685b      	ldr	r3, [r3, #4]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8000958:	2b11      	cmp	r3, #17
 800095a:	d003      	beq.n	8000964 <HAL_GPIO_Init+0xd4>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 800095c:	683b      	ldr	r3, [r7, #0]
 800095e:	685b      	ldr	r3, [r3, #4]
 8000960:	2b12      	cmp	r3, #18
 8000962:	d130      	bne.n	80009c6 <HAL_GPIO_Init+0x136>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8000964:	687b      	ldr	r3, [r7, #4]
 8000966:	689b      	ldr	r3, [r3, #8]
 8000968:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 800096a:	697b      	ldr	r3, [r7, #20]
 800096c:	005b      	lsls	r3, r3, #1
 800096e:	2203      	movs	r2, #3
 8000970:	fa02 f303 	lsl.w	r3, r2, r3
 8000974:	43db      	mvns	r3, r3
 8000976:	693a      	ldr	r2, [r7, #16]
 8000978:	4013      	ands	r3, r2
 800097a:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 800097c:	683b      	ldr	r3, [r7, #0]
 800097e:	68da      	ldr	r2, [r3, #12]
 8000980:	697b      	ldr	r3, [r7, #20]
 8000982:	005b      	lsls	r3, r3, #1
 8000984:	fa02 f303 	lsl.w	r3, r2, r3
 8000988:	693a      	ldr	r2, [r7, #16]
 800098a:	4313      	orrs	r3, r2
 800098c:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 800098e:	687b      	ldr	r3, [r7, #4]
 8000990:	693a      	ldr	r2, [r7, #16]
 8000992:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8000994:	687b      	ldr	r3, [r7, #4]
 8000996:	685b      	ldr	r3, [r3, #4]
 8000998:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 800099a:	2201      	movs	r2, #1
 800099c:	697b      	ldr	r3, [r7, #20]
 800099e:	fa02 f303 	lsl.w	r3, r2, r3
 80009a2:	43db      	mvns	r3, r3
 80009a4:	693a      	ldr	r2, [r7, #16]
 80009a6:	4013      	ands	r3, r2
 80009a8:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4u) << position);
 80009aa:	683b      	ldr	r3, [r7, #0]
 80009ac:	685b      	ldr	r3, [r3, #4]
 80009ae:	091b      	lsrs	r3, r3, #4
 80009b0:	f003 0201 	and.w	r2, r3, #1
 80009b4:	697b      	ldr	r3, [r7, #20]
 80009b6:	fa02 f303 	lsl.w	r3, r2, r3
 80009ba:	693a      	ldr	r2, [r7, #16]
 80009bc:	4313      	orrs	r3, r2
 80009be:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 80009c0:	687b      	ldr	r3, [r7, #4]
 80009c2:	693a      	ldr	r2, [r7, #16]
 80009c4:	605a      	str	r2, [r3, #4]
      }

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx)

      /* In case of Analog mode, check if ADC control mode is selected */
      if((GPIO_Init->Mode & GPIO_MODE_ANALOG) == GPIO_MODE_ANALOG)
 80009c6:	683b      	ldr	r3, [r7, #0]
 80009c8:	685b      	ldr	r3, [r3, #4]
 80009ca:	f003 0303 	and.w	r3, r3, #3
 80009ce:	2b03      	cmp	r3, #3
 80009d0:	d118      	bne.n	8000a04 <HAL_GPIO_Init+0x174>
      {
        /* Configure the IO Output Type */
        temp = GPIOx->ASCR;
 80009d2:	687b      	ldr	r3, [r7, #4]
 80009d4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80009d6:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_ASCR_ASC0 << position) ;
 80009d8:	2201      	movs	r2, #1
 80009da:	697b      	ldr	r3, [r7, #20]
 80009dc:	fa02 f303 	lsl.w	r3, r2, r3
 80009e0:	43db      	mvns	r3, r3
 80009e2:	693a      	ldr	r2, [r7, #16]
 80009e4:	4013      	ands	r3, r2
 80009e6:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & ANALOG_MODE) >> 3) << position);
 80009e8:	683b      	ldr	r3, [r7, #0]
 80009ea:	685b      	ldr	r3, [r3, #4]
 80009ec:	08db      	lsrs	r3, r3, #3
 80009ee:	f003 0201 	and.w	r2, r3, #1
 80009f2:	697b      	ldr	r3, [r7, #20]
 80009f4:	fa02 f303 	lsl.w	r3, r2, r3
 80009f8:	693a      	ldr	r2, [r7, #16]
 80009fa:	4313      	orrs	r3, r2
 80009fc:	613b      	str	r3, [r7, #16]
        GPIOx->ASCR = temp;
 80009fe:	687b      	ldr	r3, [r7, #4]
 8000a00:	693a      	ldr	r2, [r7, #16]
 8000a02:	62da      	str	r2, [r3, #44]	; 0x2c
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8000a04:	687b      	ldr	r3, [r7, #4]
 8000a06:	68db      	ldr	r3, [r3, #12]
 8000a08:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2u));
 8000a0a:	697b      	ldr	r3, [r7, #20]
 8000a0c:	005b      	lsls	r3, r3, #1
 8000a0e:	2203      	movs	r2, #3
 8000a10:	fa02 f303 	lsl.w	r3, r2, r3
 8000a14:	43db      	mvns	r3, r3
 8000a16:	693a      	ldr	r2, [r7, #16]
 8000a18:	4013      	ands	r3, r2
 8000a1a:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Pull) << (position * 2u));
 8000a1c:	683b      	ldr	r3, [r7, #0]
 8000a1e:	689a      	ldr	r2, [r3, #8]
 8000a20:	697b      	ldr	r3, [r7, #20]
 8000a22:	005b      	lsls	r3, r3, #1
 8000a24:	fa02 f303 	lsl.w	r3, r2, r3
 8000a28:	693a      	ldr	r2, [r7, #16]
 8000a2a:	4313      	orrs	r3, r2
 8000a2c:	613b      	str	r3, [r7, #16]
      GPIOx->PUPDR = temp;
 8000a2e:	687b      	ldr	r3, [r7, #4]
 8000a30:	693a      	ldr	r2, [r7, #16]
 8000a32:	60da      	str	r2, [r3, #12]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8000a34:	683b      	ldr	r3, [r7, #0]
 8000a36:	685b      	ldr	r3, [r3, #4]
 8000a38:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000a3c:	2b00      	cmp	r3, #0
 8000a3e:	f000 80ac 	beq.w	8000b9a <HAL_GPIO_Init+0x30a>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000a42:	4b5e      	ldr	r3, [pc, #376]	; (8000bbc <HAL_GPIO_Init+0x32c>)
 8000a44:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8000a46:	4a5d      	ldr	r2, [pc, #372]	; (8000bbc <HAL_GPIO_Init+0x32c>)
 8000a48:	f043 0301 	orr.w	r3, r3, #1
 8000a4c:	6613      	str	r3, [r2, #96]	; 0x60
 8000a4e:	4b5b      	ldr	r3, [pc, #364]	; (8000bbc <HAL_GPIO_Init+0x32c>)
 8000a50:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8000a52:	f003 0301 	and.w	r3, r3, #1
 8000a56:	60bb      	str	r3, [r7, #8]
 8000a58:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8000a5a:	4a59      	ldr	r2, [pc, #356]	; (8000bc0 <HAL_GPIO_Init+0x330>)
 8000a5c:	697b      	ldr	r3, [r7, #20]
 8000a5e:	089b      	lsrs	r3, r3, #2
 8000a60:	3302      	adds	r3, #2
 8000a62:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000a66:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8000a68:	697b      	ldr	r3, [r7, #20]
 8000a6a:	f003 0303 	and.w	r3, r3, #3
 8000a6e:	009b      	lsls	r3, r3, #2
 8000a70:	220f      	movs	r2, #15
 8000a72:	fa02 f303 	lsl.w	r3, r2, r3
 8000a76:	43db      	mvns	r3, r3
 8000a78:	693a      	ldr	r2, [r7, #16]
 8000a7a:	4013      	ands	r3, r2
 8000a7c:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8000a7e:	687b      	ldr	r3, [r7, #4]
 8000a80:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 8000a84:	d025      	beq.n	8000ad2 <HAL_GPIO_Init+0x242>
 8000a86:	687b      	ldr	r3, [r7, #4]
 8000a88:	4a4e      	ldr	r2, [pc, #312]	; (8000bc4 <HAL_GPIO_Init+0x334>)
 8000a8a:	4293      	cmp	r3, r2
 8000a8c:	d01f      	beq.n	8000ace <HAL_GPIO_Init+0x23e>
 8000a8e:	687b      	ldr	r3, [r7, #4]
 8000a90:	4a4d      	ldr	r2, [pc, #308]	; (8000bc8 <HAL_GPIO_Init+0x338>)
 8000a92:	4293      	cmp	r3, r2
 8000a94:	d019      	beq.n	8000aca <HAL_GPIO_Init+0x23a>
 8000a96:	687b      	ldr	r3, [r7, #4]
 8000a98:	4a4c      	ldr	r2, [pc, #304]	; (8000bcc <HAL_GPIO_Init+0x33c>)
 8000a9a:	4293      	cmp	r3, r2
 8000a9c:	d013      	beq.n	8000ac6 <HAL_GPIO_Init+0x236>
 8000a9e:	687b      	ldr	r3, [r7, #4]
 8000aa0:	4a4b      	ldr	r2, [pc, #300]	; (8000bd0 <HAL_GPIO_Init+0x340>)
 8000aa2:	4293      	cmp	r3, r2
 8000aa4:	d00d      	beq.n	8000ac2 <HAL_GPIO_Init+0x232>
 8000aa6:	687b      	ldr	r3, [r7, #4]
 8000aa8:	4a4a      	ldr	r2, [pc, #296]	; (8000bd4 <HAL_GPIO_Init+0x344>)
 8000aaa:	4293      	cmp	r3, r2
 8000aac:	d007      	beq.n	8000abe <HAL_GPIO_Init+0x22e>
 8000aae:	687b      	ldr	r3, [r7, #4]
 8000ab0:	4a49      	ldr	r2, [pc, #292]	; (8000bd8 <HAL_GPIO_Init+0x348>)
 8000ab2:	4293      	cmp	r3, r2
 8000ab4:	d101      	bne.n	8000aba <HAL_GPIO_Init+0x22a>
 8000ab6:	2306      	movs	r3, #6
 8000ab8:	e00c      	b.n	8000ad4 <HAL_GPIO_Init+0x244>
 8000aba:	2307      	movs	r3, #7
 8000abc:	e00a      	b.n	8000ad4 <HAL_GPIO_Init+0x244>
 8000abe:	2305      	movs	r3, #5
 8000ac0:	e008      	b.n	8000ad4 <HAL_GPIO_Init+0x244>
 8000ac2:	2304      	movs	r3, #4
 8000ac4:	e006      	b.n	8000ad4 <HAL_GPIO_Init+0x244>
 8000ac6:	2303      	movs	r3, #3
 8000ac8:	e004      	b.n	8000ad4 <HAL_GPIO_Init+0x244>
 8000aca:	2302      	movs	r3, #2
 8000acc:	e002      	b.n	8000ad4 <HAL_GPIO_Init+0x244>
 8000ace:	2301      	movs	r3, #1
 8000ad0:	e000      	b.n	8000ad4 <HAL_GPIO_Init+0x244>
 8000ad2:	2300      	movs	r3, #0
 8000ad4:	697a      	ldr	r2, [r7, #20]
 8000ad6:	f002 0203 	and.w	r2, r2, #3
 8000ada:	0092      	lsls	r2, r2, #2
 8000adc:	4093      	lsls	r3, r2
 8000ade:	693a      	ldr	r2, [r7, #16]
 8000ae0:	4313      	orrs	r3, r2
 8000ae2:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8000ae4:	4936      	ldr	r1, [pc, #216]	; (8000bc0 <HAL_GPIO_Init+0x330>)
 8000ae6:	697b      	ldr	r3, [r7, #20]
 8000ae8:	089b      	lsrs	r3, r3, #2
 8000aea:	3302      	adds	r3, #2
 8000aec:	693a      	ldr	r2, [r7, #16]
 8000aee:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 8000af2:	4b3a      	ldr	r3, [pc, #232]	; (8000bdc <HAL_GPIO_Init+0x34c>)
 8000af4:	681b      	ldr	r3, [r3, #0]
 8000af6:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8000af8:	68fb      	ldr	r3, [r7, #12]
 8000afa:	43db      	mvns	r3, r3
 8000afc:	693a      	ldr	r2, [r7, #16]
 8000afe:	4013      	ands	r3, r2
 8000b00:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8000b02:	683b      	ldr	r3, [r7, #0]
 8000b04:	685b      	ldr	r3, [r3, #4]
 8000b06:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8000b0a:	2b00      	cmp	r3, #0
 8000b0c:	d003      	beq.n	8000b16 <HAL_GPIO_Init+0x286>
        {
          temp |= iocurrent;
 8000b0e:	693a      	ldr	r2, [r7, #16]
 8000b10:	68fb      	ldr	r3, [r7, #12]
 8000b12:	4313      	orrs	r3, r2
 8000b14:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8000b16:	4a31      	ldr	r2, [pc, #196]	; (8000bdc <HAL_GPIO_Init+0x34c>)
 8000b18:	693b      	ldr	r3, [r7, #16]
 8000b1a:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR1;
 8000b1c:	4b2f      	ldr	r3, [pc, #188]	; (8000bdc <HAL_GPIO_Init+0x34c>)
 8000b1e:	685b      	ldr	r3, [r3, #4]
 8000b20:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8000b22:	68fb      	ldr	r3, [r7, #12]
 8000b24:	43db      	mvns	r3, r3
 8000b26:	693a      	ldr	r2, [r7, #16]
 8000b28:	4013      	ands	r3, r2
 8000b2a:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8000b2c:	683b      	ldr	r3, [r7, #0]
 8000b2e:	685b      	ldr	r3, [r3, #4]
 8000b30:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000b34:	2b00      	cmp	r3, #0
 8000b36:	d003      	beq.n	8000b40 <HAL_GPIO_Init+0x2b0>
        {
          temp |= iocurrent;
 8000b38:	693a      	ldr	r2, [r7, #16]
 8000b3a:	68fb      	ldr	r3, [r7, #12]
 8000b3c:	4313      	orrs	r3, r2
 8000b3e:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8000b40:	4a26      	ldr	r2, [pc, #152]	; (8000bdc <HAL_GPIO_Init+0x34c>)
 8000b42:	693b      	ldr	r3, [r7, #16]
 8000b44:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8000b46:	4b25      	ldr	r3, [pc, #148]	; (8000bdc <HAL_GPIO_Init+0x34c>)
 8000b48:	689b      	ldr	r3, [r3, #8]
 8000b4a:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8000b4c:	68fb      	ldr	r3, [r7, #12]
 8000b4e:	43db      	mvns	r3, r3
 8000b50:	693a      	ldr	r2, [r7, #16]
 8000b52:	4013      	ands	r3, r2
 8000b54:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8000b56:	683b      	ldr	r3, [r7, #0]
 8000b58:	685b      	ldr	r3, [r3, #4]
 8000b5a:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8000b5e:	2b00      	cmp	r3, #0
 8000b60:	d003      	beq.n	8000b6a <HAL_GPIO_Init+0x2da>
        {
          temp |= iocurrent;
 8000b62:	693a      	ldr	r2, [r7, #16]
 8000b64:	68fb      	ldr	r3, [r7, #12]
 8000b66:	4313      	orrs	r3, r2
 8000b68:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8000b6a:	4a1c      	ldr	r2, [pc, #112]	; (8000bdc <HAL_GPIO_Init+0x34c>)
 8000b6c:	693b      	ldr	r3, [r7, #16]
 8000b6e:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 8000b70:	4b1a      	ldr	r3, [pc, #104]	; (8000bdc <HAL_GPIO_Init+0x34c>)
 8000b72:	68db      	ldr	r3, [r3, #12]
 8000b74:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8000b76:	68fb      	ldr	r3, [r7, #12]
 8000b78:	43db      	mvns	r3, r3
 8000b7a:	693a      	ldr	r2, [r7, #16]
 8000b7c:	4013      	ands	r3, r2
 8000b7e:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8000b80:	683b      	ldr	r3, [r7, #0]
 8000b82:	685b      	ldr	r3, [r3, #4]
 8000b84:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8000b88:	2b00      	cmp	r3, #0
 8000b8a:	d003      	beq.n	8000b94 <HAL_GPIO_Init+0x304>
        {
          temp |= iocurrent;
 8000b8c:	693a      	ldr	r2, [r7, #16]
 8000b8e:	68fb      	ldr	r3, [r7, #12]
 8000b90:	4313      	orrs	r3, r2
 8000b92:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8000b94:	4a11      	ldr	r2, [pc, #68]	; (8000bdc <HAL_GPIO_Init+0x34c>)
 8000b96:	693b      	ldr	r3, [r7, #16]
 8000b98:	60d3      	str	r3, [r2, #12]
      }
    }

    position++;
 8000b9a:	697b      	ldr	r3, [r7, #20]
 8000b9c:	3301      	adds	r3, #1
 8000b9e:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8000ba0:	683b      	ldr	r3, [r7, #0]
 8000ba2:	681a      	ldr	r2, [r3, #0]
 8000ba4:	697b      	ldr	r3, [r7, #20]
 8000ba6:	fa22 f303 	lsr.w	r3, r2, r3
 8000baa:	2b00      	cmp	r3, #0
 8000bac:	f47f ae78 	bne.w	80008a0 <HAL_GPIO_Init+0x10>
  }
}
 8000bb0:	bf00      	nop
 8000bb2:	371c      	adds	r7, #28
 8000bb4:	46bd      	mov	sp, r7
 8000bb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000bba:	4770      	bx	lr
 8000bbc:	40021000 	.word	0x40021000
 8000bc0:	40010000 	.word	0x40010000
 8000bc4:	48000400 	.word	0x48000400
 8000bc8:	48000800 	.word	0x48000800
 8000bcc:	48000c00 	.word	0x48000c00
 8000bd0:	48001000 	.word	0x48001000
 8000bd4:	48001400 	.word	0x48001400
 8000bd8:	48001800 	.word	0x48001800
 8000bdc:	40010400 	.word	0x40010400

08000be0 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8000be0:	b480      	push	{r7}
 8000be2:	b083      	sub	sp, #12
 8000be4:	af00      	add	r7, sp, #0
 8000be6:	6078      	str	r0, [r7, #4]
 8000be8:	460b      	mov	r3, r1
 8000bea:	807b      	strh	r3, [r7, #2]
 8000bec:	4613      	mov	r3, r2
 8000bee:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8000bf0:	787b      	ldrb	r3, [r7, #1]
 8000bf2:	2b00      	cmp	r3, #0
 8000bf4:	d003      	beq.n	8000bfe <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8000bf6:	887a      	ldrh	r2, [r7, #2]
 8000bf8:	687b      	ldr	r3, [r7, #4]
 8000bfa:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8000bfc:	e002      	b.n	8000c04 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8000bfe:	887a      	ldrh	r2, [r7, #2]
 8000c00:	687b      	ldr	r3, [r7, #4]
 8000c02:	629a      	str	r2, [r3, #40]	; 0x28
}
 8000c04:	bf00      	nop
 8000c06:	370c      	adds	r7, #12
 8000c08:	46bd      	mov	sp, r7
 8000c0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c0e:	4770      	bx	lr

08000c10 <HAL_LCD_Init>:
  * @note   This function can be used only when the LCD is disabled.
  * @param hlcd LCD handle
  * @retval None
  */
HAL_StatusTypeDef HAL_LCD_Init(LCD_HandleTypeDef *hlcd)
{
 8000c10:	b580      	push	{r7, lr}
 8000c12:	b086      	sub	sp, #24
 8000c14:	af00      	add	r7, sp, #0
 8000c16:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t counter;
  HAL_StatusTypeDef status;

  /* Check the LCD handle allocation */
  if (hlcd == NULL)
 8000c18:	687b      	ldr	r3, [r7, #4]
 8000c1a:	2b00      	cmp	r3, #0
 8000c1c:	d101      	bne.n	8000c22 <HAL_LCD_Init+0x12>
  {
    return HAL_ERROR;
 8000c1e:	2301      	movs	r3, #1
 8000c20:	e0af      	b.n	8000d82 <HAL_LCD_Init+0x172>
  assert_param(IS_LCD_CONTRAST(hlcd->Init.Contrast));
  assert_param(IS_LCD_BLINK_FREQUENCY(hlcd->Init.BlinkFrequency));
  assert_param(IS_LCD_BLINK_MODE(hlcd->Init.BlinkMode));
  assert_param(IS_LCD_MUX_SEGMENT(hlcd->Init.MuxSegment));

  if (hlcd->State == HAL_LCD_STATE_RESET)
 8000c22:	687b      	ldr	r3, [r7, #4]
 8000c24:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8000c28:	b2db      	uxtb	r3, r3
 8000c2a:	2b00      	cmp	r3, #0
 8000c2c:	d106      	bne.n	8000c3c <HAL_LCD_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hlcd->Lock = HAL_UNLOCKED;
 8000c2e:	687b      	ldr	r3, [r7, #4]
 8000c30:	2200      	movs	r2, #0
 8000c32:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

    /* Initialize the low level hardware (MSP) */
    HAL_LCD_MspInit(hlcd);
 8000c36:	6878      	ldr	r0, [r7, #4]
 8000c38:	f003 fb24 	bl	8004284 <HAL_LCD_MspInit>
  }

  hlcd->State = HAL_LCD_STATE_BUSY;
 8000c3c:	687b      	ldr	r3, [r7, #4]
 8000c3e:	2202      	movs	r2, #2
 8000c40:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  /* Disable the peripheral */
  __HAL_LCD_DISABLE(hlcd);
 8000c44:	687b      	ldr	r3, [r7, #4]
 8000c46:	681b      	ldr	r3, [r3, #0]
 8000c48:	681a      	ldr	r2, [r3, #0]
 8000c4a:	687b      	ldr	r3, [r7, #4]
 8000c4c:	681b      	ldr	r3, [r3, #0]
 8000c4e:	f022 0201 	bic.w	r2, r2, #1
 8000c52:	601a      	str	r2, [r3, #0]

  /* Clear the LCD_RAM registers and enable the display request by setting the UDR bit
     in the LCD_SR register */
  for (counter = LCD_RAM_REGISTER0; counter <= LCD_RAM_REGISTER15; counter++)
 8000c54:	2300      	movs	r3, #0
 8000c56:	617b      	str	r3, [r7, #20]
 8000c58:	e00a      	b.n	8000c70 <HAL_LCD_Init+0x60>
  {
    hlcd->Instance->RAM[counter] = 0;
 8000c5a:	687b      	ldr	r3, [r7, #4]
 8000c5c:	681a      	ldr	r2, [r3, #0]
 8000c5e:	697b      	ldr	r3, [r7, #20]
 8000c60:	3304      	adds	r3, #4
 8000c62:	009b      	lsls	r3, r3, #2
 8000c64:	4413      	add	r3, r2
 8000c66:	2200      	movs	r2, #0
 8000c68:	605a      	str	r2, [r3, #4]
  for (counter = LCD_RAM_REGISTER0; counter <= LCD_RAM_REGISTER15; counter++)
 8000c6a:	697b      	ldr	r3, [r7, #20]
 8000c6c:	3301      	adds	r3, #1
 8000c6e:	617b      	str	r3, [r7, #20]
 8000c70:	697b      	ldr	r3, [r7, #20]
 8000c72:	2b0f      	cmp	r3, #15
 8000c74:	d9f1      	bls.n	8000c5a <HAL_LCD_Init+0x4a>
  }
  /* Enable the display request */
  hlcd->Instance->SR |= LCD_SR_UDR;
 8000c76:	687b      	ldr	r3, [r7, #4]
 8000c78:	681b      	ldr	r3, [r3, #0]
 8000c7a:	689a      	ldr	r2, [r3, #8]
 8000c7c:	687b      	ldr	r3, [r7, #4]
 8000c7e:	681b      	ldr	r3, [r3, #0]
 8000c80:	f042 0204 	orr.w	r2, r2, #4
 8000c84:	609a      	str	r2, [r3, #8]
     Set BLINKF[2:0] bits according to hlcd->Init.BlinkFrequency value
     Set DEAD[2:0] bits according to hlcd->Init.DeadTime value
     Set PON[2:0] bits according to hlcd->Init.PulseOnDuration value
     Set CC[2:0] bits according to hlcd->Init.Contrast value
     Set HD bit according to hlcd->Init.HighDrive value */
  MODIFY_REG(hlcd->Instance->FCR, \
 8000c86:	687b      	ldr	r3, [r7, #4]
 8000c88:	681b      	ldr	r3, [r3, #0]
 8000c8a:	685a      	ldr	r2, [r3, #4]
 8000c8c:	4b3f      	ldr	r3, [pc, #252]	; (8000d8c <HAL_LCD_Init+0x17c>)
 8000c8e:	4013      	ands	r3, r2
 8000c90:	687a      	ldr	r2, [r7, #4]
 8000c92:	6851      	ldr	r1, [r2, #4]
 8000c94:	687a      	ldr	r2, [r7, #4]
 8000c96:	6892      	ldr	r2, [r2, #8]
 8000c98:	4311      	orrs	r1, r2
 8000c9a:	687a      	ldr	r2, [r7, #4]
 8000c9c:	6a92      	ldr	r2, [r2, #40]	; 0x28
 8000c9e:	4311      	orrs	r1, r2
 8000ca0:	687a      	ldr	r2, [r7, #4]
 8000ca2:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 8000ca4:	4311      	orrs	r1, r2
 8000ca6:	687a      	ldr	r2, [r7, #4]
 8000ca8:	69d2      	ldr	r2, [r2, #28]
 8000caa:	4311      	orrs	r1, r2
 8000cac:	687a      	ldr	r2, [r7, #4]
 8000cae:	6a12      	ldr	r2, [r2, #32]
 8000cb0:	4311      	orrs	r1, r2
 8000cb2:	687a      	ldr	r2, [r7, #4]
 8000cb4:	6992      	ldr	r2, [r2, #24]
 8000cb6:	4311      	orrs	r1, r2
 8000cb8:	687a      	ldr	r2, [r7, #4]
 8000cba:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8000cbc:	4311      	orrs	r1, r2
 8000cbe:	687a      	ldr	r2, [r7, #4]
 8000cc0:	6812      	ldr	r2, [r2, #0]
 8000cc2:	430b      	orrs	r3, r1
 8000cc4:	6053      	str	r3, [r2, #4]
              hlcd->Init.DeadTime | hlcd->Init.PulseOnDuration | hlcd->Init.Contrast | hlcd->Init.HighDrive));

  /* Wait until LCD Frame Control Register Synchronization flag (FCRSF) is set in the LCD_SR register
     This bit is set by hardware each time the LCD_FCR register is updated in the LCDCLK
     domain. It is cleared by hardware when writing to the LCD_FCR register.*/
  status = LCD_WaitForSynchro(hlcd);
 8000cc6:	6878      	ldr	r0, [r7, #4]
 8000cc8:	f000 f94c 	bl	8000f64 <LCD_WaitForSynchro>
 8000ccc:	4603      	mov	r3, r0
 8000cce:	74fb      	strb	r3, [r7, #19]
  if (status != HAL_OK)
 8000cd0:	7cfb      	ldrb	r3, [r7, #19]
 8000cd2:	2b00      	cmp	r3, #0
 8000cd4:	d001      	beq.n	8000cda <HAL_LCD_Init+0xca>
  {
    return status;
 8000cd6:	7cfb      	ldrb	r3, [r7, #19]
 8000cd8:	e053      	b.n	8000d82 <HAL_LCD_Init+0x172>
  /* Configure the LCD Duty, Bias, Voltage Source, Dead Time, Pulse On Duration and Contrast:
     Set DUTY[2:0] bits according to hlcd->Init.Duty value
     Set BIAS[1:0] bits according to hlcd->Init.Bias value
     Set VSEL bit according to hlcd->Init.VoltageSource value
     Set MUX_SEG bit according to hlcd->Init.MuxSegment value */
  MODIFY_REG(hlcd->Instance->CR, \
 8000cda:	687b      	ldr	r3, [r7, #4]
 8000cdc:	681b      	ldr	r3, [r3, #0]
 8000cde:	681b      	ldr	r3, [r3, #0]
 8000ce0:	f023 01fe 	bic.w	r1, r3, #254	; 0xfe
 8000ce4:	687b      	ldr	r3, [r7, #4]
 8000ce6:	68da      	ldr	r2, [r3, #12]
 8000ce8:	687b      	ldr	r3, [r7, #4]
 8000cea:	691b      	ldr	r3, [r3, #16]
 8000cec:	431a      	orrs	r2, r3
 8000cee:	687b      	ldr	r3, [r7, #4]
 8000cf0:	695b      	ldr	r3, [r3, #20]
 8000cf2:	431a      	orrs	r2, r3
 8000cf4:	687b      	ldr	r3, [r7, #4]
 8000cf6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000cf8:	431a      	orrs	r2, r3
 8000cfa:	687b      	ldr	r3, [r7, #4]
 8000cfc:	681b      	ldr	r3, [r3, #0]
 8000cfe:	430a      	orrs	r2, r1
 8000d00:	601a      	str	r2, [r3, #0]
             (LCD_CR_DUTY | LCD_CR_BIAS | LCD_CR_VSEL | LCD_CR_MUX_SEG), \
             (hlcd->Init.Duty | hlcd->Init.Bias | hlcd->Init.VoltageSource | hlcd->Init.MuxSegment));

  /* Enable the peripheral */
  __HAL_LCD_ENABLE(hlcd);
 8000d02:	687b      	ldr	r3, [r7, #4]
 8000d04:	681b      	ldr	r3, [r3, #0]
 8000d06:	681a      	ldr	r2, [r3, #0]
 8000d08:	687b      	ldr	r3, [r7, #4]
 8000d0a:	681b      	ldr	r3, [r3, #0]
 8000d0c:	f042 0201 	orr.w	r2, r2, #1
 8000d10:	601a      	str	r2, [r3, #0]

  /* Get timeout */
  tickstart = HAL_GetTick();
 8000d12:	f7ff fc3d 	bl	8000590 <HAL_GetTick>
 8000d16:	60f8      	str	r0, [r7, #12]

  /* Wait Until the LCD is enabled */
  while (__HAL_LCD_GET_FLAG(hlcd, LCD_FLAG_ENS) == RESET)
 8000d18:	e00c      	b.n	8000d34 <HAL_LCD_Init+0x124>
  {
    if ((HAL_GetTick() - tickstart) > LCD_TIMEOUT_VALUE)
 8000d1a:	f7ff fc39 	bl	8000590 <HAL_GetTick>
 8000d1e:	4602      	mov	r2, r0
 8000d20:	68fb      	ldr	r3, [r7, #12]
 8000d22:	1ad3      	subs	r3, r2, r3
 8000d24:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8000d28:	d904      	bls.n	8000d34 <HAL_LCD_Init+0x124>
    {
      hlcd->ErrorCode = HAL_LCD_ERROR_ENS;
 8000d2a:	687b      	ldr	r3, [r7, #4]
 8000d2c:	2208      	movs	r2, #8
 8000d2e:	639a      	str	r2, [r3, #56]	; 0x38
      return HAL_TIMEOUT;
 8000d30:	2303      	movs	r3, #3
 8000d32:	e026      	b.n	8000d82 <HAL_LCD_Init+0x172>
  while (__HAL_LCD_GET_FLAG(hlcd, LCD_FLAG_ENS) == RESET)
 8000d34:	687b      	ldr	r3, [r7, #4]
 8000d36:	681b      	ldr	r3, [r3, #0]
 8000d38:	689b      	ldr	r3, [r3, #8]
 8000d3a:	f003 0301 	and.w	r3, r3, #1
 8000d3e:	2b01      	cmp	r3, #1
 8000d40:	d1eb      	bne.n	8000d1a <HAL_LCD_Init+0x10a>
    }
  }

  /* Get timeout */
  tickstart = HAL_GetTick();
 8000d42:	f7ff fc25 	bl	8000590 <HAL_GetTick>
 8000d46:	60f8      	str	r0, [r7, #12]

  /*!< Wait Until the LCD Booster is ready */
  while (__HAL_LCD_GET_FLAG(hlcd, LCD_FLAG_RDY) == RESET)
 8000d48:	e00c      	b.n	8000d64 <HAL_LCD_Init+0x154>
  {
    if ((HAL_GetTick() - tickstart) > LCD_TIMEOUT_VALUE)
 8000d4a:	f7ff fc21 	bl	8000590 <HAL_GetTick>
 8000d4e:	4602      	mov	r2, r0
 8000d50:	68fb      	ldr	r3, [r7, #12]
 8000d52:	1ad3      	subs	r3, r2, r3
 8000d54:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8000d58:	d904      	bls.n	8000d64 <HAL_LCD_Init+0x154>
    {
      hlcd->ErrorCode = HAL_LCD_ERROR_RDY;
 8000d5a:	687b      	ldr	r3, [r7, #4]
 8000d5c:	2210      	movs	r2, #16
 8000d5e:	639a      	str	r2, [r3, #56]	; 0x38
      return HAL_TIMEOUT;
 8000d60:	2303      	movs	r3, #3
 8000d62:	e00e      	b.n	8000d82 <HAL_LCD_Init+0x172>
  while (__HAL_LCD_GET_FLAG(hlcd, LCD_FLAG_RDY) == RESET)
 8000d64:	687b      	ldr	r3, [r7, #4]
 8000d66:	681b      	ldr	r3, [r3, #0]
 8000d68:	689b      	ldr	r3, [r3, #8]
 8000d6a:	f003 0310 	and.w	r3, r3, #16
 8000d6e:	2b10      	cmp	r3, #16
 8000d70:	d1eb      	bne.n	8000d4a <HAL_LCD_Init+0x13a>
    }
  }

  /* Initialize the LCD state */
  hlcd->ErrorCode = HAL_LCD_ERROR_NONE;
 8000d72:	687b      	ldr	r3, [r7, #4]
 8000d74:	2200      	movs	r2, #0
 8000d76:	639a      	str	r2, [r3, #56]	; 0x38
  hlcd->State = HAL_LCD_STATE_READY;
 8000d78:	687b      	ldr	r3, [r7, #4]
 8000d7a:	2201      	movs	r2, #1
 8000d7c:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  return status;
 8000d80:	7cfb      	ldrb	r3, [r7, #19]
}
 8000d82:	4618      	mov	r0, r3
 8000d84:	3718      	adds	r7, #24
 8000d86:	46bd      	mov	sp, r7
 8000d88:	bd80      	pop	{r7, pc}
 8000d8a:	bf00      	nop
 8000d8c:	fc00000e 	.word	0xfc00000e

08000d90 <HAL_LCD_Write>:
  * @param RAMRegisterMask specifies the LCD RAM Register Data Mask.
  * @param Data specifies LCD Data Value to be written.
  * @retval None
  */
HAL_StatusTypeDef HAL_LCD_Write(LCD_HandleTypeDef *hlcd, uint32_t RAMRegisterIndex, uint32_t RAMRegisterMask, uint32_t Data)
{
 8000d90:	b580      	push	{r7, lr}
 8000d92:	b086      	sub	sp, #24
 8000d94:	af00      	add	r7, sp, #0
 8000d96:	60f8      	str	r0, [r7, #12]
 8000d98:	60b9      	str	r1, [r7, #8]
 8000d9a:	607a      	str	r2, [r7, #4]
 8000d9c:	603b      	str	r3, [r7, #0]
  uint32_t tickstart;
  HAL_LCD_StateTypeDef state = hlcd->State;
 8000d9e:	68fb      	ldr	r3, [r7, #12]
 8000da0:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8000da4:	75fb      	strb	r3, [r7, #23]
  
  if ((state == HAL_LCD_STATE_READY) || (state == HAL_LCD_STATE_BUSY))
 8000da6:	7dfb      	ldrb	r3, [r7, #23]
 8000da8:	2b01      	cmp	r3, #1
 8000daa:	d002      	beq.n	8000db2 <HAL_LCD_Write+0x22>
 8000dac:	7dfb      	ldrb	r3, [r7, #23]
 8000dae:	2b02      	cmp	r3, #2
 8000db0:	d144      	bne.n	8000e3c <HAL_LCD_Write+0xac>
  {
    /* Check the parameters */
    assert_param(IS_LCD_RAM_REGISTER(RAMRegisterIndex));

    if (hlcd->State == HAL_LCD_STATE_READY)
 8000db2:	68fb      	ldr	r3, [r7, #12]
 8000db4:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8000db8:	b2db      	uxtb	r3, r3
 8000dba:	2b01      	cmp	r3, #1
 8000dbc:	d12a      	bne.n	8000e14 <HAL_LCD_Write+0x84>
    {
      /* Process Locked */
      __HAL_LOCK(hlcd);
 8000dbe:	68fb      	ldr	r3, [r7, #12]
 8000dc0:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 8000dc4:	2b01      	cmp	r3, #1
 8000dc6:	d101      	bne.n	8000dcc <HAL_LCD_Write+0x3c>
 8000dc8:	2302      	movs	r3, #2
 8000dca:	e038      	b.n	8000e3e <HAL_LCD_Write+0xae>
 8000dcc:	68fb      	ldr	r3, [r7, #12]
 8000dce:	2201      	movs	r2, #1
 8000dd0:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      hlcd->State = HAL_LCD_STATE_BUSY;
 8000dd4:	68fb      	ldr	r3, [r7, #12]
 8000dd6:	2202      	movs	r2, #2
 8000dd8:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Get timeout */
      tickstart = HAL_GetTick();
 8000ddc:	f7ff fbd8 	bl	8000590 <HAL_GetTick>
 8000de0:	6138      	str	r0, [r7, #16]

      /*!< Wait Until the LCD is ready */
      while (__HAL_LCD_GET_FLAG(hlcd, LCD_FLAG_UDR) != RESET)
 8000de2:	e010      	b.n	8000e06 <HAL_LCD_Write+0x76>
      {
        if ((HAL_GetTick() - tickstart) > LCD_TIMEOUT_VALUE)
 8000de4:	f7ff fbd4 	bl	8000590 <HAL_GetTick>
 8000de8:	4602      	mov	r2, r0
 8000dea:	693b      	ldr	r3, [r7, #16]
 8000dec:	1ad3      	subs	r3, r2, r3
 8000dee:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8000df2:	d908      	bls.n	8000e06 <HAL_LCD_Write+0x76>
        {
          hlcd->ErrorCode = HAL_LCD_ERROR_UDR;
 8000df4:	68fb      	ldr	r3, [r7, #12]
 8000df6:	2202      	movs	r2, #2
 8000df8:	639a      	str	r2, [r3, #56]	; 0x38

          /* Process Unlocked */
          __HAL_UNLOCK(hlcd);
 8000dfa:	68fb      	ldr	r3, [r7, #12]
 8000dfc:	2200      	movs	r2, #0
 8000dfe:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

          return HAL_TIMEOUT;
 8000e02:	2303      	movs	r3, #3
 8000e04:	e01b      	b.n	8000e3e <HAL_LCD_Write+0xae>
      while (__HAL_LCD_GET_FLAG(hlcd, LCD_FLAG_UDR) != RESET)
 8000e06:	68fb      	ldr	r3, [r7, #12]
 8000e08:	681b      	ldr	r3, [r3, #0]
 8000e0a:	689b      	ldr	r3, [r3, #8]
 8000e0c:	f003 0304 	and.w	r3, r3, #4
 8000e10:	2b04      	cmp	r3, #4
 8000e12:	d0e7      	beq.n	8000de4 <HAL_LCD_Write+0x54>
        }
      }
    }

    /* Copy the new Data bytes to LCD RAM register */
    MODIFY_REG(hlcd->Instance->RAM[RAMRegisterIndex], ~(RAMRegisterMask), Data);
 8000e14:	68fb      	ldr	r3, [r7, #12]
 8000e16:	681a      	ldr	r2, [r3, #0]
 8000e18:	68bb      	ldr	r3, [r7, #8]
 8000e1a:	3304      	adds	r3, #4
 8000e1c:	009b      	lsls	r3, r3, #2
 8000e1e:	4413      	add	r3, r2
 8000e20:	685a      	ldr	r2, [r3, #4]
 8000e22:	687b      	ldr	r3, [r7, #4]
 8000e24:	401a      	ands	r2, r3
 8000e26:	68fb      	ldr	r3, [r7, #12]
 8000e28:	6819      	ldr	r1, [r3, #0]
 8000e2a:	683b      	ldr	r3, [r7, #0]
 8000e2c:	431a      	orrs	r2, r3
 8000e2e:	68bb      	ldr	r3, [r7, #8]
 8000e30:	3304      	adds	r3, #4
 8000e32:	009b      	lsls	r3, r3, #2
 8000e34:	440b      	add	r3, r1
 8000e36:	605a      	str	r2, [r3, #4]

    return HAL_OK;
 8000e38:	2300      	movs	r3, #0
 8000e3a:	e000      	b.n	8000e3e <HAL_LCD_Write+0xae>
  }
  else
  {
    return HAL_ERROR;
 8000e3c:	2301      	movs	r3, #1
  }
}
 8000e3e:	4618      	mov	r0, r3
 8000e40:	3718      	adds	r7, #24
 8000e42:	46bd      	mov	sp, r7
 8000e44:	bd80      	pop	{r7, pc}

08000e46 <HAL_LCD_Clear>:
  * @brief Clear the LCD RAM registers.
  * @param hlcd LCD handle
  * @retval None
  */
HAL_StatusTypeDef HAL_LCD_Clear(LCD_HandleTypeDef *hlcd)
{
 8000e46:	b580      	push	{r7, lr}
 8000e48:	b086      	sub	sp, #24
 8000e4a:	af00      	add	r7, sp, #0
 8000e4c:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t counter;
  HAL_StatusTypeDef status = HAL_ERROR;
 8000e4e:	2301      	movs	r3, #1
 8000e50:	74fb      	strb	r3, [r7, #19]
  HAL_LCD_StateTypeDef state = hlcd->State;
 8000e52:	687b      	ldr	r3, [r7, #4]
 8000e54:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8000e58:	74bb      	strb	r3, [r7, #18]
  
  if ((state == HAL_LCD_STATE_READY) || (state == HAL_LCD_STATE_BUSY))
 8000e5a:	7cbb      	ldrb	r3, [r7, #18]
 8000e5c:	2b01      	cmp	r3, #1
 8000e5e:	d002      	beq.n	8000e66 <HAL_LCD_Clear+0x20>
 8000e60:	7cbb      	ldrb	r3, [r7, #18]
 8000e62:	2b02      	cmp	r3, #2
 8000e64:	d140      	bne.n	8000ee8 <HAL_LCD_Clear+0xa2>
  {
    /* Process Locked */
    __HAL_LOCK(hlcd);
 8000e66:	687b      	ldr	r3, [r7, #4]
 8000e68:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 8000e6c:	2b01      	cmp	r3, #1
 8000e6e:	d101      	bne.n	8000e74 <HAL_LCD_Clear+0x2e>
 8000e70:	2302      	movs	r3, #2
 8000e72:	e03a      	b.n	8000eea <HAL_LCD_Clear+0xa4>
 8000e74:	687b      	ldr	r3, [r7, #4]
 8000e76:	2201      	movs	r2, #1
 8000e78:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

    hlcd->State = HAL_LCD_STATE_BUSY;
 8000e7c:	687b      	ldr	r3, [r7, #4]
 8000e7e:	2202      	movs	r2, #2
 8000e80:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

    /* Get timeout */
    tickstart = HAL_GetTick();
 8000e84:	f7ff fb84 	bl	8000590 <HAL_GetTick>
 8000e88:	60f8      	str	r0, [r7, #12]

    /*!< Wait Until the LCD is ready */
    while (__HAL_LCD_GET_FLAG(hlcd, LCD_FLAG_UDR) != RESET)
 8000e8a:	e010      	b.n	8000eae <HAL_LCD_Clear+0x68>
    {
      if ((HAL_GetTick() - tickstart) > LCD_TIMEOUT_VALUE)
 8000e8c:	f7ff fb80 	bl	8000590 <HAL_GetTick>
 8000e90:	4602      	mov	r2, r0
 8000e92:	68fb      	ldr	r3, [r7, #12]
 8000e94:	1ad3      	subs	r3, r2, r3
 8000e96:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8000e9a:	d908      	bls.n	8000eae <HAL_LCD_Clear+0x68>
      {
        hlcd->ErrorCode = HAL_LCD_ERROR_UDR;
 8000e9c:	687b      	ldr	r3, [r7, #4]
 8000e9e:	2202      	movs	r2, #2
 8000ea0:	639a      	str	r2, [r3, #56]	; 0x38

        /* Process Unlocked */
        __HAL_UNLOCK(hlcd);
 8000ea2:	687b      	ldr	r3, [r7, #4]
 8000ea4:	2200      	movs	r2, #0
 8000ea6:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        return HAL_TIMEOUT;
 8000eaa:	2303      	movs	r3, #3
 8000eac:	e01d      	b.n	8000eea <HAL_LCD_Clear+0xa4>
    while (__HAL_LCD_GET_FLAG(hlcd, LCD_FLAG_UDR) != RESET)
 8000eae:	687b      	ldr	r3, [r7, #4]
 8000eb0:	681b      	ldr	r3, [r3, #0]
 8000eb2:	689b      	ldr	r3, [r3, #8]
 8000eb4:	f003 0304 	and.w	r3, r3, #4
 8000eb8:	2b04      	cmp	r3, #4
 8000eba:	d0e7      	beq.n	8000e8c <HAL_LCD_Clear+0x46>
      }
    }
    /* Clear the LCD_RAM registers */
    for (counter = LCD_RAM_REGISTER0; counter <= LCD_RAM_REGISTER15; counter++)
 8000ebc:	2300      	movs	r3, #0
 8000ebe:	617b      	str	r3, [r7, #20]
 8000ec0:	e00a      	b.n	8000ed8 <HAL_LCD_Clear+0x92>
    {
      hlcd->Instance->RAM[counter] = 0;
 8000ec2:	687b      	ldr	r3, [r7, #4]
 8000ec4:	681a      	ldr	r2, [r3, #0]
 8000ec6:	697b      	ldr	r3, [r7, #20]
 8000ec8:	3304      	adds	r3, #4
 8000eca:	009b      	lsls	r3, r3, #2
 8000ecc:	4413      	add	r3, r2
 8000ece:	2200      	movs	r2, #0
 8000ed0:	605a      	str	r2, [r3, #4]
    for (counter = LCD_RAM_REGISTER0; counter <= LCD_RAM_REGISTER15; counter++)
 8000ed2:	697b      	ldr	r3, [r7, #20]
 8000ed4:	3301      	adds	r3, #1
 8000ed6:	617b      	str	r3, [r7, #20]
 8000ed8:	697b      	ldr	r3, [r7, #20]
 8000eda:	2b0f      	cmp	r3, #15
 8000edc:	d9f1      	bls.n	8000ec2 <HAL_LCD_Clear+0x7c>
    }

    /* Update the LCD display */
    status = HAL_LCD_UpdateDisplayRequest(hlcd);
 8000ede:	6878      	ldr	r0, [r7, #4]
 8000ee0:	f000 f807 	bl	8000ef2 <HAL_LCD_UpdateDisplayRequest>
 8000ee4:	4603      	mov	r3, r0
 8000ee6:	74fb      	strb	r3, [r7, #19]
  }
  return status;
 8000ee8:	7cfb      	ldrb	r3, [r7, #19]
}
 8000eea:	4618      	mov	r0, r3
 8000eec:	3718      	adds	r7, #24
 8000eee:	46bd      	mov	sp, r7
 8000ef0:	bd80      	pop	{r7, pc}

08000ef2 <HAL_LCD_UpdateDisplayRequest>:
  *         for which commons are active (depending on DUTY). For example if
  *         DUTY = 1/2, only the LCD_DISPLAY of COM0 and COM1 will be updated.
  * @retval None
  */
HAL_StatusTypeDef HAL_LCD_UpdateDisplayRequest(LCD_HandleTypeDef *hlcd)
{
 8000ef2:	b580      	push	{r7, lr}
 8000ef4:	b084      	sub	sp, #16
 8000ef6:	af00      	add	r7, sp, #0
 8000ef8:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Clear the Update Display Done flag before starting the update display request */
  __HAL_LCD_CLEAR_FLAG(hlcd, LCD_FLAG_UDD);
 8000efa:	687b      	ldr	r3, [r7, #4]
 8000efc:	681b      	ldr	r3, [r3, #0]
 8000efe:	2208      	movs	r2, #8
 8000f00:	60da      	str	r2, [r3, #12]

  /* Enable the display request */
  hlcd->Instance->SR |= LCD_SR_UDR;
 8000f02:	687b      	ldr	r3, [r7, #4]
 8000f04:	681b      	ldr	r3, [r3, #0]
 8000f06:	689a      	ldr	r2, [r3, #8]
 8000f08:	687b      	ldr	r3, [r7, #4]
 8000f0a:	681b      	ldr	r3, [r3, #0]
 8000f0c:	f042 0204 	orr.w	r2, r2, #4
 8000f10:	609a      	str	r2, [r3, #8]

  /* Get timeout */
  tickstart = HAL_GetTick();
 8000f12:	f7ff fb3d 	bl	8000590 <HAL_GetTick>
 8000f16:	60f8      	str	r0, [r7, #12]

  /*!< Wait Until the LCD display is done */
  while (__HAL_LCD_GET_FLAG(hlcd, LCD_FLAG_UDD) == RESET)
 8000f18:	e010      	b.n	8000f3c <HAL_LCD_UpdateDisplayRequest+0x4a>
  {
    if ((HAL_GetTick() - tickstart) > LCD_TIMEOUT_VALUE)
 8000f1a:	f7ff fb39 	bl	8000590 <HAL_GetTick>
 8000f1e:	4602      	mov	r2, r0
 8000f20:	68fb      	ldr	r3, [r7, #12]
 8000f22:	1ad3      	subs	r3, r2, r3
 8000f24:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8000f28:	d908      	bls.n	8000f3c <HAL_LCD_UpdateDisplayRequest+0x4a>
    {
      hlcd->ErrorCode = HAL_LCD_ERROR_UDD;
 8000f2a:	687b      	ldr	r3, [r7, #4]
 8000f2c:	2204      	movs	r2, #4
 8000f2e:	639a      	str	r2, [r3, #56]	; 0x38

      /* Process Unlocked */
      __HAL_UNLOCK(hlcd);
 8000f30:	687b      	ldr	r3, [r7, #4]
 8000f32:	2200      	movs	r2, #0
 8000f34:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

      return HAL_TIMEOUT;
 8000f38:	2303      	movs	r3, #3
 8000f3a:	e00f      	b.n	8000f5c <HAL_LCD_UpdateDisplayRequest+0x6a>
  while (__HAL_LCD_GET_FLAG(hlcd, LCD_FLAG_UDD) == RESET)
 8000f3c:	687b      	ldr	r3, [r7, #4]
 8000f3e:	681b      	ldr	r3, [r3, #0]
 8000f40:	689b      	ldr	r3, [r3, #8]
 8000f42:	f003 0308 	and.w	r3, r3, #8
 8000f46:	2b08      	cmp	r3, #8
 8000f48:	d1e7      	bne.n	8000f1a <HAL_LCD_UpdateDisplayRequest+0x28>
    }
  }

  hlcd->State = HAL_LCD_STATE_READY;
 8000f4a:	687b      	ldr	r3, [r7, #4]
 8000f4c:	2201      	movs	r2, #1
 8000f4e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  /* Process Unlocked */
  __HAL_UNLOCK(hlcd);
 8000f52:	687b      	ldr	r3, [r7, #4]
 8000f54:	2200      	movs	r2, #0
 8000f56:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  return HAL_OK;
 8000f5a:	2300      	movs	r3, #0
}
 8000f5c:	4618      	mov	r0, r3
 8000f5e:	3710      	adds	r7, #16
 8000f60:	46bd      	mov	sp, r7
 8000f62:	bd80      	pop	{r7, pc}

08000f64 <LCD_WaitForSynchro>:
  * @brief  Wait until the LCD FCR register is synchronized in the LCDCLK domain.
  *   This function must be called after any write operation to LCD_FCR register.
  * @retval None
  */
HAL_StatusTypeDef LCD_WaitForSynchro(LCD_HandleTypeDef *hlcd)
{
 8000f64:	b580      	push	{r7, lr}
 8000f66:	b084      	sub	sp, #16
 8000f68:	af00      	add	r7, sp, #0
 8000f6a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Get timeout */
  tickstart = HAL_GetTick();
 8000f6c:	f7ff fb10 	bl	8000590 <HAL_GetTick>
 8000f70:	60f8      	str	r0, [r7, #12]

  /* Loop until FCRSF flag is set */
  while (__HAL_LCD_GET_FLAG(hlcd, LCD_FLAG_FCRSF) == RESET)
 8000f72:	e00c      	b.n	8000f8e <LCD_WaitForSynchro+0x2a>
  {
    if ((HAL_GetTick() - tickstart) > LCD_TIMEOUT_VALUE)
 8000f74:	f7ff fb0c 	bl	8000590 <HAL_GetTick>
 8000f78:	4602      	mov	r2, r0
 8000f7a:	68fb      	ldr	r3, [r7, #12]
 8000f7c:	1ad3      	subs	r3, r2, r3
 8000f7e:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8000f82:	d904      	bls.n	8000f8e <LCD_WaitForSynchro+0x2a>
    {
      hlcd->ErrorCode = HAL_LCD_ERROR_FCRSF;
 8000f84:	687b      	ldr	r3, [r7, #4]
 8000f86:	2201      	movs	r2, #1
 8000f88:	639a      	str	r2, [r3, #56]	; 0x38
      return HAL_TIMEOUT;
 8000f8a:	2303      	movs	r3, #3
 8000f8c:	e007      	b.n	8000f9e <LCD_WaitForSynchro+0x3a>
  while (__HAL_LCD_GET_FLAG(hlcd, LCD_FLAG_FCRSF) == RESET)
 8000f8e:	687b      	ldr	r3, [r7, #4]
 8000f90:	681b      	ldr	r3, [r3, #0]
 8000f92:	689b      	ldr	r3, [r3, #8]
 8000f94:	f003 0320 	and.w	r3, r3, #32
 8000f98:	2b20      	cmp	r3, #32
 8000f9a:	d1eb      	bne.n	8000f74 <LCD_WaitForSynchro+0x10>
    }
  }

  return HAL_OK;
 8000f9c:	2300      	movs	r3, #0
}
 8000f9e:	4618      	mov	r0, r3
 8000fa0:	3710      	adds	r7, #16
 8000fa2:	46bd      	mov	sp, r7
 8000fa4:	bd80      	pop	{r7, pc}
	...

08000fa8 <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_RANGE1 or PWR_REGULATOR_VOLTAGE_RANGE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 8000fa8:	b480      	push	{r7}
 8000faa:	af00      	add	r7, sp, #0
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
 8000fac:	4b04      	ldr	r3, [pc, #16]	; (8000fc0 <HAL_PWREx_GetVoltageRange+0x18>)
 8000fae:	681b      	ldr	r3, [r3, #0]
 8000fb0:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
#endif
}
 8000fb4:	4618      	mov	r0, r3
 8000fb6:	46bd      	mov	sp, r7
 8000fb8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fbc:	4770      	bx	lr
 8000fbe:	bf00      	nop
 8000fc0:	40007000 	.word	0x40007000

08000fc4 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8000fc4:	b480      	push	{r7}
 8000fc6:	b085      	sub	sp, #20
 8000fc8:	af00      	add	r7, sp, #0
 8000fca:	6078      	str	r0, [r7, #4]
  }

#else

  /* If Set Range 1 */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8000fcc:	687b      	ldr	r3, [r7, #4]
 8000fce:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8000fd2:	d130      	bne.n	8001036 <HAL_PWREx_ControlVoltageScaling+0x72>
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
 8000fd4:	4b23      	ldr	r3, [pc, #140]	; (8001064 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8000fd6:	681b      	ldr	r3, [r3, #0]
 8000fd8:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8000fdc:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8000fe0:	d038      	beq.n	8001054 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8000fe2:	4b20      	ldr	r3, [pc, #128]	; (8001064 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8000fe4:	681b      	ldr	r3, [r3, #0]
 8000fe6:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8000fea:	4a1e      	ldr	r2, [pc, #120]	; (8001064 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8000fec:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8000ff0:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8000ff2:	4b1d      	ldr	r3, [pc, #116]	; (8001068 <HAL_PWREx_ControlVoltageScaling+0xa4>)
 8000ff4:	681b      	ldr	r3, [r3, #0]
 8000ff6:	2232      	movs	r2, #50	; 0x32
 8000ff8:	fb02 f303 	mul.w	r3, r2, r3
 8000ffc:	4a1b      	ldr	r2, [pc, #108]	; (800106c <HAL_PWREx_ControlVoltageScaling+0xa8>)
 8000ffe:	fba2 2303 	umull	r2, r3, r2, r3
 8001002:	0c9b      	lsrs	r3, r3, #18
 8001004:	3301      	adds	r3, #1
 8001006:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8001008:	e002      	b.n	8001010 <HAL_PWREx_ControlVoltageScaling+0x4c>
      {
        wait_loop_index--;
 800100a:	68fb      	ldr	r3, [r7, #12]
 800100c:	3b01      	subs	r3, #1
 800100e:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8001010:	4b14      	ldr	r3, [pc, #80]	; (8001064 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8001012:	695b      	ldr	r3, [r3, #20]
 8001014:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001018:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800101c:	d102      	bne.n	8001024 <HAL_PWREx_ControlVoltageScaling+0x60>
 800101e:	68fb      	ldr	r3, [r7, #12]
 8001020:	2b00      	cmp	r3, #0
 8001022:	d1f2      	bne.n	800100a <HAL_PWREx_ControlVoltageScaling+0x46>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8001024:	4b0f      	ldr	r3, [pc, #60]	; (8001064 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8001026:	695b      	ldr	r3, [r3, #20]
 8001028:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800102c:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8001030:	d110      	bne.n	8001054 <HAL_PWREx_ControlVoltageScaling+0x90>
      {
        return HAL_TIMEOUT;
 8001032:	2303      	movs	r3, #3
 8001034:	e00f      	b.n	8001056 <HAL_PWREx_ControlVoltageScaling+0x92>
      }
    }
  }
  else
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE2)
 8001036:	4b0b      	ldr	r3, [pc, #44]	; (8001064 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8001038:	681b      	ldr	r3, [r3, #0]
 800103a:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 800103e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8001042:	d007      	beq.n	8001054 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 2 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8001044:	4b07      	ldr	r3, [pc, #28]	; (8001064 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8001046:	681b      	ldr	r3, [r3, #0]
 8001048:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 800104c:	4a05      	ldr	r2, [pc, #20]	; (8001064 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800104e:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8001052:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 8001054:	2300      	movs	r3, #0
}
 8001056:	4618      	mov	r0, r3
 8001058:	3714      	adds	r7, #20
 800105a:	46bd      	mov	sp, r7
 800105c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001060:	4770      	bx	lr
 8001062:	bf00      	nop
 8001064:	40007000 	.word	0x40007000
 8001068:	20000008 	.word	0x20000008
 800106c:	431bde83 	.word	0x431bde83

08001070 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001070:	b580      	push	{r7, lr}
 8001072:	b088      	sub	sp, #32
 8001074:	af00      	add	r7, sp, #0
 8001076:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8001078:	687b      	ldr	r3, [r7, #4]
 800107a:	2b00      	cmp	r3, #0
 800107c:	d101      	bne.n	8001082 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800107e:	2301      	movs	r3, #1
 8001080:	e39d      	b.n	80017be <HAL_RCC_OscConfig+0x74e>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8001082:	4ba4      	ldr	r3, [pc, #656]	; (8001314 <HAL_RCC_OscConfig+0x2a4>)
 8001084:	689b      	ldr	r3, [r3, #8]
 8001086:	f003 030c 	and.w	r3, r3, #12
 800108a:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 800108c:	4ba1      	ldr	r3, [pc, #644]	; (8001314 <HAL_RCC_OscConfig+0x2a4>)
 800108e:	68db      	ldr	r3, [r3, #12]
 8001090:	f003 0303 	and.w	r3, r3, #3
 8001094:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8001096:	687b      	ldr	r3, [r7, #4]
 8001098:	681b      	ldr	r3, [r3, #0]
 800109a:	f003 0310 	and.w	r3, r3, #16
 800109e:	2b00      	cmp	r3, #0
 80010a0:	f000 80e1 	beq.w	8001266 <HAL_RCC_OscConfig+0x1f6>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 80010a4:	69bb      	ldr	r3, [r7, #24]
 80010a6:	2b00      	cmp	r3, #0
 80010a8:	d007      	beq.n	80010ba <HAL_RCC_OscConfig+0x4a>
 80010aa:	69bb      	ldr	r3, [r7, #24]
 80010ac:	2b0c      	cmp	r3, #12
 80010ae:	f040 8088 	bne.w	80011c2 <HAL_RCC_OscConfig+0x152>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 80010b2:	697b      	ldr	r3, [r7, #20]
 80010b4:	2b01      	cmp	r3, #1
 80010b6:	f040 8084 	bne.w	80011c2 <HAL_RCC_OscConfig+0x152>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 80010ba:	4b96      	ldr	r3, [pc, #600]	; (8001314 <HAL_RCC_OscConfig+0x2a4>)
 80010bc:	681b      	ldr	r3, [r3, #0]
 80010be:	f003 0302 	and.w	r3, r3, #2
 80010c2:	2b00      	cmp	r3, #0
 80010c4:	d005      	beq.n	80010d2 <HAL_RCC_OscConfig+0x62>
 80010c6:	687b      	ldr	r3, [r7, #4]
 80010c8:	699b      	ldr	r3, [r3, #24]
 80010ca:	2b00      	cmp	r3, #0
 80010cc:	d101      	bne.n	80010d2 <HAL_RCC_OscConfig+0x62>
      {
        return HAL_ERROR;
 80010ce:	2301      	movs	r3, #1
 80010d0:	e375      	b.n	80017be <HAL_RCC_OscConfig+0x74e>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 80010d2:	687b      	ldr	r3, [r7, #4]
 80010d4:	6a1a      	ldr	r2, [r3, #32]
 80010d6:	4b8f      	ldr	r3, [pc, #572]	; (8001314 <HAL_RCC_OscConfig+0x2a4>)
 80010d8:	681b      	ldr	r3, [r3, #0]
 80010da:	f003 0308 	and.w	r3, r3, #8
 80010de:	2b00      	cmp	r3, #0
 80010e0:	d004      	beq.n	80010ec <HAL_RCC_OscConfig+0x7c>
 80010e2:	4b8c      	ldr	r3, [pc, #560]	; (8001314 <HAL_RCC_OscConfig+0x2a4>)
 80010e4:	681b      	ldr	r3, [r3, #0]
 80010e6:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80010ea:	e005      	b.n	80010f8 <HAL_RCC_OscConfig+0x88>
 80010ec:	4b89      	ldr	r3, [pc, #548]	; (8001314 <HAL_RCC_OscConfig+0x2a4>)
 80010ee:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80010f2:	091b      	lsrs	r3, r3, #4
 80010f4:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80010f8:	4293      	cmp	r3, r2
 80010fa:	d223      	bcs.n	8001144 <HAL_RCC_OscConfig+0xd4>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 80010fc:	687b      	ldr	r3, [r7, #4]
 80010fe:	6a1b      	ldr	r3, [r3, #32]
 8001100:	4618      	mov	r0, r3
 8001102:	f000 fd09 	bl	8001b18 <RCC_SetFlashLatencyFromMSIRange>
 8001106:	4603      	mov	r3, r0
 8001108:	2b00      	cmp	r3, #0
 800110a:	d001      	beq.n	8001110 <HAL_RCC_OscConfig+0xa0>
          {
            return HAL_ERROR;
 800110c:	2301      	movs	r3, #1
 800110e:	e356      	b.n	80017be <HAL_RCC_OscConfig+0x74e>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8001110:	4b80      	ldr	r3, [pc, #512]	; (8001314 <HAL_RCC_OscConfig+0x2a4>)
 8001112:	681b      	ldr	r3, [r3, #0]
 8001114:	4a7f      	ldr	r2, [pc, #508]	; (8001314 <HAL_RCC_OscConfig+0x2a4>)
 8001116:	f043 0308 	orr.w	r3, r3, #8
 800111a:	6013      	str	r3, [r2, #0]
 800111c:	4b7d      	ldr	r3, [pc, #500]	; (8001314 <HAL_RCC_OscConfig+0x2a4>)
 800111e:	681b      	ldr	r3, [r3, #0]
 8001120:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8001124:	687b      	ldr	r3, [r7, #4]
 8001126:	6a1b      	ldr	r3, [r3, #32]
 8001128:	497a      	ldr	r1, [pc, #488]	; (8001314 <HAL_RCC_OscConfig+0x2a4>)
 800112a:	4313      	orrs	r3, r2
 800112c:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 800112e:	4b79      	ldr	r3, [pc, #484]	; (8001314 <HAL_RCC_OscConfig+0x2a4>)
 8001130:	685b      	ldr	r3, [r3, #4]
 8001132:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8001136:	687b      	ldr	r3, [r7, #4]
 8001138:	69db      	ldr	r3, [r3, #28]
 800113a:	021b      	lsls	r3, r3, #8
 800113c:	4975      	ldr	r1, [pc, #468]	; (8001314 <HAL_RCC_OscConfig+0x2a4>)
 800113e:	4313      	orrs	r3, r2
 8001140:	604b      	str	r3, [r1, #4]
 8001142:	e022      	b.n	800118a <HAL_RCC_OscConfig+0x11a>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8001144:	4b73      	ldr	r3, [pc, #460]	; (8001314 <HAL_RCC_OscConfig+0x2a4>)
 8001146:	681b      	ldr	r3, [r3, #0]
 8001148:	4a72      	ldr	r2, [pc, #456]	; (8001314 <HAL_RCC_OscConfig+0x2a4>)
 800114a:	f043 0308 	orr.w	r3, r3, #8
 800114e:	6013      	str	r3, [r2, #0]
 8001150:	4b70      	ldr	r3, [pc, #448]	; (8001314 <HAL_RCC_OscConfig+0x2a4>)
 8001152:	681b      	ldr	r3, [r3, #0]
 8001154:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8001158:	687b      	ldr	r3, [r7, #4]
 800115a:	6a1b      	ldr	r3, [r3, #32]
 800115c:	496d      	ldr	r1, [pc, #436]	; (8001314 <HAL_RCC_OscConfig+0x2a4>)
 800115e:	4313      	orrs	r3, r2
 8001160:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8001162:	4b6c      	ldr	r3, [pc, #432]	; (8001314 <HAL_RCC_OscConfig+0x2a4>)
 8001164:	685b      	ldr	r3, [r3, #4]
 8001166:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 800116a:	687b      	ldr	r3, [r7, #4]
 800116c:	69db      	ldr	r3, [r3, #28]
 800116e:	021b      	lsls	r3, r3, #8
 8001170:	4968      	ldr	r1, [pc, #416]	; (8001314 <HAL_RCC_OscConfig+0x2a4>)
 8001172:	4313      	orrs	r3, r2
 8001174:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8001176:	687b      	ldr	r3, [r7, #4]
 8001178:	6a1b      	ldr	r3, [r3, #32]
 800117a:	4618      	mov	r0, r3
 800117c:	f000 fccc 	bl	8001b18 <RCC_SetFlashLatencyFromMSIRange>
 8001180:	4603      	mov	r3, r0
 8001182:	2b00      	cmp	r3, #0
 8001184:	d001      	beq.n	800118a <HAL_RCC_OscConfig+0x11a>
          {
            return HAL_ERROR;
 8001186:	2301      	movs	r3, #1
 8001188:	e319      	b.n	80017be <HAL_RCC_OscConfig+0x74e>
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 800118a:	f000 fc03 	bl	8001994 <HAL_RCC_GetSysClockFreq>
 800118e:	4601      	mov	r1, r0
 8001190:	4b60      	ldr	r3, [pc, #384]	; (8001314 <HAL_RCC_OscConfig+0x2a4>)
 8001192:	689b      	ldr	r3, [r3, #8]
 8001194:	091b      	lsrs	r3, r3, #4
 8001196:	f003 030f 	and.w	r3, r3, #15
 800119a:	4a5f      	ldr	r2, [pc, #380]	; (8001318 <HAL_RCC_OscConfig+0x2a8>)
 800119c:	5cd3      	ldrb	r3, [r2, r3]
 800119e:	f003 031f 	and.w	r3, r3, #31
 80011a2:	fa21 f303 	lsr.w	r3, r1, r3
 80011a6:	4a5d      	ldr	r2, [pc, #372]	; (800131c <HAL_RCC_OscConfig+0x2ac>)
 80011a8:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 80011aa:	4b5d      	ldr	r3, [pc, #372]	; (8001320 <HAL_RCC_OscConfig+0x2b0>)
 80011ac:	681b      	ldr	r3, [r3, #0]
 80011ae:	4618      	mov	r0, r3
 80011b0:	f7ff f9a2 	bl	80004f8 <HAL_InitTick>
 80011b4:	4603      	mov	r3, r0
 80011b6:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 80011b8:	7bfb      	ldrb	r3, [r7, #15]
 80011ba:	2b00      	cmp	r3, #0
 80011bc:	d052      	beq.n	8001264 <HAL_RCC_OscConfig+0x1f4>
        {
          return status;
 80011be:	7bfb      	ldrb	r3, [r7, #15]
 80011c0:	e2fd      	b.n	80017be <HAL_RCC_OscConfig+0x74e>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 80011c2:	687b      	ldr	r3, [r7, #4]
 80011c4:	699b      	ldr	r3, [r3, #24]
 80011c6:	2b00      	cmp	r3, #0
 80011c8:	d032      	beq.n	8001230 <HAL_RCC_OscConfig+0x1c0>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 80011ca:	4b52      	ldr	r3, [pc, #328]	; (8001314 <HAL_RCC_OscConfig+0x2a4>)
 80011cc:	681b      	ldr	r3, [r3, #0]
 80011ce:	4a51      	ldr	r2, [pc, #324]	; (8001314 <HAL_RCC_OscConfig+0x2a4>)
 80011d0:	f043 0301 	orr.w	r3, r3, #1
 80011d4:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 80011d6:	f7ff f9db 	bl	8000590 <HAL_GetTick>
 80011da:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 80011dc:	e008      	b.n	80011f0 <HAL_RCC_OscConfig+0x180>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 80011de:	f7ff f9d7 	bl	8000590 <HAL_GetTick>
 80011e2:	4602      	mov	r2, r0
 80011e4:	693b      	ldr	r3, [r7, #16]
 80011e6:	1ad3      	subs	r3, r2, r3
 80011e8:	2b02      	cmp	r3, #2
 80011ea:	d901      	bls.n	80011f0 <HAL_RCC_OscConfig+0x180>
          {
            return HAL_TIMEOUT;
 80011ec:	2303      	movs	r3, #3
 80011ee:	e2e6      	b.n	80017be <HAL_RCC_OscConfig+0x74e>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 80011f0:	4b48      	ldr	r3, [pc, #288]	; (8001314 <HAL_RCC_OscConfig+0x2a4>)
 80011f2:	681b      	ldr	r3, [r3, #0]
 80011f4:	f003 0302 	and.w	r3, r3, #2
 80011f8:	2b00      	cmp	r3, #0
 80011fa:	d0f0      	beq.n	80011de <HAL_RCC_OscConfig+0x16e>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80011fc:	4b45      	ldr	r3, [pc, #276]	; (8001314 <HAL_RCC_OscConfig+0x2a4>)
 80011fe:	681b      	ldr	r3, [r3, #0]
 8001200:	4a44      	ldr	r2, [pc, #272]	; (8001314 <HAL_RCC_OscConfig+0x2a4>)
 8001202:	f043 0308 	orr.w	r3, r3, #8
 8001206:	6013      	str	r3, [r2, #0]
 8001208:	4b42      	ldr	r3, [pc, #264]	; (8001314 <HAL_RCC_OscConfig+0x2a4>)
 800120a:	681b      	ldr	r3, [r3, #0]
 800120c:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8001210:	687b      	ldr	r3, [r7, #4]
 8001212:	6a1b      	ldr	r3, [r3, #32]
 8001214:	493f      	ldr	r1, [pc, #252]	; (8001314 <HAL_RCC_OscConfig+0x2a4>)
 8001216:	4313      	orrs	r3, r2
 8001218:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 800121a:	4b3e      	ldr	r3, [pc, #248]	; (8001314 <HAL_RCC_OscConfig+0x2a4>)
 800121c:	685b      	ldr	r3, [r3, #4]
 800121e:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8001222:	687b      	ldr	r3, [r7, #4]
 8001224:	69db      	ldr	r3, [r3, #28]
 8001226:	021b      	lsls	r3, r3, #8
 8001228:	493a      	ldr	r1, [pc, #232]	; (8001314 <HAL_RCC_OscConfig+0x2a4>)
 800122a:	4313      	orrs	r3, r2
 800122c:	604b      	str	r3, [r1, #4]
 800122e:	e01a      	b.n	8001266 <HAL_RCC_OscConfig+0x1f6>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 8001230:	4b38      	ldr	r3, [pc, #224]	; (8001314 <HAL_RCC_OscConfig+0x2a4>)
 8001232:	681b      	ldr	r3, [r3, #0]
 8001234:	4a37      	ldr	r2, [pc, #220]	; (8001314 <HAL_RCC_OscConfig+0x2a4>)
 8001236:	f023 0301 	bic.w	r3, r3, #1
 800123a:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 800123c:	f7ff f9a8 	bl	8000590 <HAL_GetTick>
 8001240:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8001242:	e008      	b.n	8001256 <HAL_RCC_OscConfig+0x1e6>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8001244:	f7ff f9a4 	bl	8000590 <HAL_GetTick>
 8001248:	4602      	mov	r2, r0
 800124a:	693b      	ldr	r3, [r7, #16]
 800124c:	1ad3      	subs	r3, r2, r3
 800124e:	2b02      	cmp	r3, #2
 8001250:	d901      	bls.n	8001256 <HAL_RCC_OscConfig+0x1e6>
          {
            return HAL_TIMEOUT;
 8001252:	2303      	movs	r3, #3
 8001254:	e2b3      	b.n	80017be <HAL_RCC_OscConfig+0x74e>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8001256:	4b2f      	ldr	r3, [pc, #188]	; (8001314 <HAL_RCC_OscConfig+0x2a4>)
 8001258:	681b      	ldr	r3, [r3, #0]
 800125a:	f003 0302 	and.w	r3, r3, #2
 800125e:	2b00      	cmp	r3, #0
 8001260:	d1f0      	bne.n	8001244 <HAL_RCC_OscConfig+0x1d4>
 8001262:	e000      	b.n	8001266 <HAL_RCC_OscConfig+0x1f6>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8001264:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001266:	687b      	ldr	r3, [r7, #4]
 8001268:	681b      	ldr	r3, [r3, #0]
 800126a:	f003 0301 	and.w	r3, r3, #1
 800126e:	2b00      	cmp	r3, #0
 8001270:	d074      	beq.n	800135c <HAL_RCC_OscConfig+0x2ec>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 8001272:	69bb      	ldr	r3, [r7, #24]
 8001274:	2b08      	cmp	r3, #8
 8001276:	d005      	beq.n	8001284 <HAL_RCC_OscConfig+0x214>
 8001278:	69bb      	ldr	r3, [r7, #24]
 800127a:	2b0c      	cmp	r3, #12
 800127c:	d10e      	bne.n	800129c <HAL_RCC_OscConfig+0x22c>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 800127e:	697b      	ldr	r3, [r7, #20]
 8001280:	2b03      	cmp	r3, #3
 8001282:	d10b      	bne.n	800129c <HAL_RCC_OscConfig+0x22c>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001284:	4b23      	ldr	r3, [pc, #140]	; (8001314 <HAL_RCC_OscConfig+0x2a4>)
 8001286:	681b      	ldr	r3, [r3, #0]
 8001288:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800128c:	2b00      	cmp	r3, #0
 800128e:	d064      	beq.n	800135a <HAL_RCC_OscConfig+0x2ea>
 8001290:	687b      	ldr	r3, [r7, #4]
 8001292:	685b      	ldr	r3, [r3, #4]
 8001294:	2b00      	cmp	r3, #0
 8001296:	d160      	bne.n	800135a <HAL_RCC_OscConfig+0x2ea>
      {
        return HAL_ERROR;
 8001298:	2301      	movs	r3, #1
 800129a:	e290      	b.n	80017be <HAL_RCC_OscConfig+0x74e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800129c:	687b      	ldr	r3, [r7, #4]
 800129e:	685b      	ldr	r3, [r3, #4]
 80012a0:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80012a4:	d106      	bne.n	80012b4 <HAL_RCC_OscConfig+0x244>
 80012a6:	4b1b      	ldr	r3, [pc, #108]	; (8001314 <HAL_RCC_OscConfig+0x2a4>)
 80012a8:	681b      	ldr	r3, [r3, #0]
 80012aa:	4a1a      	ldr	r2, [pc, #104]	; (8001314 <HAL_RCC_OscConfig+0x2a4>)
 80012ac:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80012b0:	6013      	str	r3, [r2, #0]
 80012b2:	e01d      	b.n	80012f0 <HAL_RCC_OscConfig+0x280>
 80012b4:	687b      	ldr	r3, [r7, #4]
 80012b6:	685b      	ldr	r3, [r3, #4]
 80012b8:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80012bc:	d10c      	bne.n	80012d8 <HAL_RCC_OscConfig+0x268>
 80012be:	4b15      	ldr	r3, [pc, #84]	; (8001314 <HAL_RCC_OscConfig+0x2a4>)
 80012c0:	681b      	ldr	r3, [r3, #0]
 80012c2:	4a14      	ldr	r2, [pc, #80]	; (8001314 <HAL_RCC_OscConfig+0x2a4>)
 80012c4:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80012c8:	6013      	str	r3, [r2, #0]
 80012ca:	4b12      	ldr	r3, [pc, #72]	; (8001314 <HAL_RCC_OscConfig+0x2a4>)
 80012cc:	681b      	ldr	r3, [r3, #0]
 80012ce:	4a11      	ldr	r2, [pc, #68]	; (8001314 <HAL_RCC_OscConfig+0x2a4>)
 80012d0:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80012d4:	6013      	str	r3, [r2, #0]
 80012d6:	e00b      	b.n	80012f0 <HAL_RCC_OscConfig+0x280>
 80012d8:	4b0e      	ldr	r3, [pc, #56]	; (8001314 <HAL_RCC_OscConfig+0x2a4>)
 80012da:	681b      	ldr	r3, [r3, #0]
 80012dc:	4a0d      	ldr	r2, [pc, #52]	; (8001314 <HAL_RCC_OscConfig+0x2a4>)
 80012de:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80012e2:	6013      	str	r3, [r2, #0]
 80012e4:	4b0b      	ldr	r3, [pc, #44]	; (8001314 <HAL_RCC_OscConfig+0x2a4>)
 80012e6:	681b      	ldr	r3, [r3, #0]
 80012e8:	4a0a      	ldr	r2, [pc, #40]	; (8001314 <HAL_RCC_OscConfig+0x2a4>)
 80012ea:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80012ee:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80012f0:	687b      	ldr	r3, [r7, #4]
 80012f2:	685b      	ldr	r3, [r3, #4]
 80012f4:	2b00      	cmp	r3, #0
 80012f6:	d01c      	beq.n	8001332 <HAL_RCC_OscConfig+0x2c2>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80012f8:	f7ff f94a 	bl	8000590 <HAL_GetTick>
 80012fc:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80012fe:	e011      	b.n	8001324 <HAL_RCC_OscConfig+0x2b4>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001300:	f7ff f946 	bl	8000590 <HAL_GetTick>
 8001304:	4602      	mov	r2, r0
 8001306:	693b      	ldr	r3, [r7, #16]
 8001308:	1ad3      	subs	r3, r2, r3
 800130a:	2b64      	cmp	r3, #100	; 0x64
 800130c:	d90a      	bls.n	8001324 <HAL_RCC_OscConfig+0x2b4>
          {
            return HAL_TIMEOUT;
 800130e:	2303      	movs	r3, #3
 8001310:	e255      	b.n	80017be <HAL_RCC_OscConfig+0x74e>
 8001312:	bf00      	nop
 8001314:	40021000 	.word	0x40021000
 8001318:	080045cc 	.word	0x080045cc
 800131c:	20000008 	.word	0x20000008
 8001320:	20000000 	.word	0x20000000
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8001324:	4bae      	ldr	r3, [pc, #696]	; (80015e0 <HAL_RCC_OscConfig+0x570>)
 8001326:	681b      	ldr	r3, [r3, #0]
 8001328:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800132c:	2b00      	cmp	r3, #0
 800132e:	d0e7      	beq.n	8001300 <HAL_RCC_OscConfig+0x290>
 8001330:	e014      	b.n	800135c <HAL_RCC_OscConfig+0x2ec>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001332:	f7ff f92d 	bl	8000590 <HAL_GetTick>
 8001336:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8001338:	e008      	b.n	800134c <HAL_RCC_OscConfig+0x2dc>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800133a:	f7ff f929 	bl	8000590 <HAL_GetTick>
 800133e:	4602      	mov	r2, r0
 8001340:	693b      	ldr	r3, [r7, #16]
 8001342:	1ad3      	subs	r3, r2, r3
 8001344:	2b64      	cmp	r3, #100	; 0x64
 8001346:	d901      	bls.n	800134c <HAL_RCC_OscConfig+0x2dc>
          {
            return HAL_TIMEOUT;
 8001348:	2303      	movs	r3, #3
 800134a:	e238      	b.n	80017be <HAL_RCC_OscConfig+0x74e>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800134c:	4ba4      	ldr	r3, [pc, #656]	; (80015e0 <HAL_RCC_OscConfig+0x570>)
 800134e:	681b      	ldr	r3, [r3, #0]
 8001350:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001354:	2b00      	cmp	r3, #0
 8001356:	d1f0      	bne.n	800133a <HAL_RCC_OscConfig+0x2ca>
 8001358:	e000      	b.n	800135c <HAL_RCC_OscConfig+0x2ec>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800135a:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800135c:	687b      	ldr	r3, [r7, #4]
 800135e:	681b      	ldr	r3, [r3, #0]
 8001360:	f003 0302 	and.w	r3, r3, #2
 8001364:	2b00      	cmp	r3, #0
 8001366:	d060      	beq.n	800142a <HAL_RCC_OscConfig+0x3ba>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 8001368:	69bb      	ldr	r3, [r7, #24]
 800136a:	2b04      	cmp	r3, #4
 800136c:	d005      	beq.n	800137a <HAL_RCC_OscConfig+0x30a>
 800136e:	69bb      	ldr	r3, [r7, #24]
 8001370:	2b0c      	cmp	r3, #12
 8001372:	d119      	bne.n	80013a8 <HAL_RCC_OscConfig+0x338>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 8001374:	697b      	ldr	r3, [r7, #20]
 8001376:	2b02      	cmp	r3, #2
 8001378:	d116      	bne.n	80013a8 <HAL_RCC_OscConfig+0x338>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800137a:	4b99      	ldr	r3, [pc, #612]	; (80015e0 <HAL_RCC_OscConfig+0x570>)
 800137c:	681b      	ldr	r3, [r3, #0]
 800137e:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001382:	2b00      	cmp	r3, #0
 8001384:	d005      	beq.n	8001392 <HAL_RCC_OscConfig+0x322>
 8001386:	687b      	ldr	r3, [r7, #4]
 8001388:	68db      	ldr	r3, [r3, #12]
 800138a:	2b00      	cmp	r3, #0
 800138c:	d101      	bne.n	8001392 <HAL_RCC_OscConfig+0x322>
      {
        return HAL_ERROR;
 800138e:	2301      	movs	r3, #1
 8001390:	e215      	b.n	80017be <HAL_RCC_OscConfig+0x74e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001392:	4b93      	ldr	r3, [pc, #588]	; (80015e0 <HAL_RCC_OscConfig+0x570>)
 8001394:	685b      	ldr	r3, [r3, #4]
 8001396:	f023 52f8 	bic.w	r2, r3, #520093696	; 0x1f000000
 800139a:	687b      	ldr	r3, [r7, #4]
 800139c:	691b      	ldr	r3, [r3, #16]
 800139e:	061b      	lsls	r3, r3, #24
 80013a0:	498f      	ldr	r1, [pc, #572]	; (80015e0 <HAL_RCC_OscConfig+0x570>)
 80013a2:	4313      	orrs	r3, r2
 80013a4:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80013a6:	e040      	b.n	800142a <HAL_RCC_OscConfig+0x3ba>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80013a8:	687b      	ldr	r3, [r7, #4]
 80013aa:	68db      	ldr	r3, [r3, #12]
 80013ac:	2b00      	cmp	r3, #0
 80013ae:	d023      	beq.n	80013f8 <HAL_RCC_OscConfig+0x388>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80013b0:	4b8b      	ldr	r3, [pc, #556]	; (80015e0 <HAL_RCC_OscConfig+0x570>)
 80013b2:	681b      	ldr	r3, [r3, #0]
 80013b4:	4a8a      	ldr	r2, [pc, #552]	; (80015e0 <HAL_RCC_OscConfig+0x570>)
 80013b6:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80013ba:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80013bc:	f7ff f8e8 	bl	8000590 <HAL_GetTick>
 80013c0:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80013c2:	e008      	b.n	80013d6 <HAL_RCC_OscConfig+0x366>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80013c4:	f7ff f8e4 	bl	8000590 <HAL_GetTick>
 80013c8:	4602      	mov	r2, r0
 80013ca:	693b      	ldr	r3, [r7, #16]
 80013cc:	1ad3      	subs	r3, r2, r3
 80013ce:	2b02      	cmp	r3, #2
 80013d0:	d901      	bls.n	80013d6 <HAL_RCC_OscConfig+0x366>
          {
            return HAL_TIMEOUT;
 80013d2:	2303      	movs	r3, #3
 80013d4:	e1f3      	b.n	80017be <HAL_RCC_OscConfig+0x74e>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80013d6:	4b82      	ldr	r3, [pc, #520]	; (80015e0 <HAL_RCC_OscConfig+0x570>)
 80013d8:	681b      	ldr	r3, [r3, #0]
 80013da:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80013de:	2b00      	cmp	r3, #0
 80013e0:	d0f0      	beq.n	80013c4 <HAL_RCC_OscConfig+0x354>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80013e2:	4b7f      	ldr	r3, [pc, #508]	; (80015e0 <HAL_RCC_OscConfig+0x570>)
 80013e4:	685b      	ldr	r3, [r3, #4]
 80013e6:	f023 52f8 	bic.w	r2, r3, #520093696	; 0x1f000000
 80013ea:	687b      	ldr	r3, [r7, #4]
 80013ec:	691b      	ldr	r3, [r3, #16]
 80013ee:	061b      	lsls	r3, r3, #24
 80013f0:	497b      	ldr	r1, [pc, #492]	; (80015e0 <HAL_RCC_OscConfig+0x570>)
 80013f2:	4313      	orrs	r3, r2
 80013f4:	604b      	str	r3, [r1, #4]
 80013f6:	e018      	b.n	800142a <HAL_RCC_OscConfig+0x3ba>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80013f8:	4b79      	ldr	r3, [pc, #484]	; (80015e0 <HAL_RCC_OscConfig+0x570>)
 80013fa:	681b      	ldr	r3, [r3, #0]
 80013fc:	4a78      	ldr	r2, [pc, #480]	; (80015e0 <HAL_RCC_OscConfig+0x570>)
 80013fe:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8001402:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001404:	f7ff f8c4 	bl	8000590 <HAL_GetTick>
 8001408:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 800140a:	e008      	b.n	800141e <HAL_RCC_OscConfig+0x3ae>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800140c:	f7ff f8c0 	bl	8000590 <HAL_GetTick>
 8001410:	4602      	mov	r2, r0
 8001412:	693b      	ldr	r3, [r7, #16]
 8001414:	1ad3      	subs	r3, r2, r3
 8001416:	2b02      	cmp	r3, #2
 8001418:	d901      	bls.n	800141e <HAL_RCC_OscConfig+0x3ae>
          {
            return HAL_TIMEOUT;
 800141a:	2303      	movs	r3, #3
 800141c:	e1cf      	b.n	80017be <HAL_RCC_OscConfig+0x74e>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 800141e:	4b70      	ldr	r3, [pc, #448]	; (80015e0 <HAL_RCC_OscConfig+0x570>)
 8001420:	681b      	ldr	r3, [r3, #0]
 8001422:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001426:	2b00      	cmp	r3, #0
 8001428:	d1f0      	bne.n	800140c <HAL_RCC_OscConfig+0x39c>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800142a:	687b      	ldr	r3, [r7, #4]
 800142c:	681b      	ldr	r3, [r3, #0]
 800142e:	f003 0308 	and.w	r3, r3, #8
 8001432:	2b00      	cmp	r3, #0
 8001434:	d03c      	beq.n	80014b0 <HAL_RCC_OscConfig+0x440>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8001436:	687b      	ldr	r3, [r7, #4]
 8001438:	695b      	ldr	r3, [r3, #20]
 800143a:	2b00      	cmp	r3, #0
 800143c:	d01c      	beq.n	8001478 <HAL_RCC_OscConfig+0x408>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800143e:	4b68      	ldr	r3, [pc, #416]	; (80015e0 <HAL_RCC_OscConfig+0x570>)
 8001440:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8001444:	4a66      	ldr	r2, [pc, #408]	; (80015e0 <HAL_RCC_OscConfig+0x570>)
 8001446:	f043 0301 	orr.w	r3, r3, #1
 800144a:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800144e:	f7ff f89f 	bl	8000590 <HAL_GetTick>
 8001452:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8001454:	e008      	b.n	8001468 <HAL_RCC_OscConfig+0x3f8>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001456:	f7ff f89b 	bl	8000590 <HAL_GetTick>
 800145a:	4602      	mov	r2, r0
 800145c:	693b      	ldr	r3, [r7, #16]
 800145e:	1ad3      	subs	r3, r2, r3
 8001460:	2b02      	cmp	r3, #2
 8001462:	d901      	bls.n	8001468 <HAL_RCC_OscConfig+0x3f8>
        {
          return HAL_TIMEOUT;
 8001464:	2303      	movs	r3, #3
 8001466:	e1aa      	b.n	80017be <HAL_RCC_OscConfig+0x74e>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8001468:	4b5d      	ldr	r3, [pc, #372]	; (80015e0 <HAL_RCC_OscConfig+0x570>)
 800146a:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800146e:	f003 0302 	and.w	r3, r3, #2
 8001472:	2b00      	cmp	r3, #0
 8001474:	d0ef      	beq.n	8001456 <HAL_RCC_OscConfig+0x3e6>
 8001476:	e01b      	b.n	80014b0 <HAL_RCC_OscConfig+0x440>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8001478:	4b59      	ldr	r3, [pc, #356]	; (80015e0 <HAL_RCC_OscConfig+0x570>)
 800147a:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800147e:	4a58      	ldr	r2, [pc, #352]	; (80015e0 <HAL_RCC_OscConfig+0x570>)
 8001480:	f023 0301 	bic.w	r3, r3, #1
 8001484:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001488:	f7ff f882 	bl	8000590 <HAL_GetTick>
 800148c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 800148e:	e008      	b.n	80014a2 <HAL_RCC_OscConfig+0x432>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001490:	f7ff f87e 	bl	8000590 <HAL_GetTick>
 8001494:	4602      	mov	r2, r0
 8001496:	693b      	ldr	r3, [r7, #16]
 8001498:	1ad3      	subs	r3, r2, r3
 800149a:	2b02      	cmp	r3, #2
 800149c:	d901      	bls.n	80014a2 <HAL_RCC_OscConfig+0x432>
        {
          return HAL_TIMEOUT;
 800149e:	2303      	movs	r3, #3
 80014a0:	e18d      	b.n	80017be <HAL_RCC_OscConfig+0x74e>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 80014a2:	4b4f      	ldr	r3, [pc, #316]	; (80015e0 <HAL_RCC_OscConfig+0x570>)
 80014a4:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80014a8:	f003 0302 	and.w	r3, r3, #2
 80014ac:	2b00      	cmp	r3, #0
 80014ae:	d1ef      	bne.n	8001490 <HAL_RCC_OscConfig+0x420>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80014b0:	687b      	ldr	r3, [r7, #4]
 80014b2:	681b      	ldr	r3, [r3, #0]
 80014b4:	f003 0304 	and.w	r3, r3, #4
 80014b8:	2b00      	cmp	r3, #0
 80014ba:	f000 80a5 	beq.w	8001608 <HAL_RCC_OscConfig+0x598>
  {
    FlagStatus       pwrclkchanged = RESET;
 80014be:	2300      	movs	r3, #0
 80014c0:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 80014c2:	4b47      	ldr	r3, [pc, #284]	; (80015e0 <HAL_RCC_OscConfig+0x570>)
 80014c4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80014c6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80014ca:	2b00      	cmp	r3, #0
 80014cc:	d10d      	bne.n	80014ea <HAL_RCC_OscConfig+0x47a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80014ce:	4b44      	ldr	r3, [pc, #272]	; (80015e0 <HAL_RCC_OscConfig+0x570>)
 80014d0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80014d2:	4a43      	ldr	r2, [pc, #268]	; (80015e0 <HAL_RCC_OscConfig+0x570>)
 80014d4:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80014d8:	6593      	str	r3, [r2, #88]	; 0x58
 80014da:	4b41      	ldr	r3, [pc, #260]	; (80015e0 <HAL_RCC_OscConfig+0x570>)
 80014dc:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80014de:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80014e2:	60bb      	str	r3, [r7, #8]
 80014e4:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80014e6:	2301      	movs	r3, #1
 80014e8:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80014ea:	4b3e      	ldr	r3, [pc, #248]	; (80015e4 <HAL_RCC_OscConfig+0x574>)
 80014ec:	681b      	ldr	r3, [r3, #0]
 80014ee:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80014f2:	2b00      	cmp	r3, #0
 80014f4:	d118      	bne.n	8001528 <HAL_RCC_OscConfig+0x4b8>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80014f6:	4b3b      	ldr	r3, [pc, #236]	; (80015e4 <HAL_RCC_OscConfig+0x574>)
 80014f8:	681b      	ldr	r3, [r3, #0]
 80014fa:	4a3a      	ldr	r2, [pc, #232]	; (80015e4 <HAL_RCC_OscConfig+0x574>)
 80014fc:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001500:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001502:	f7ff f845 	bl	8000590 <HAL_GetTick>
 8001506:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8001508:	e008      	b.n	800151c <HAL_RCC_OscConfig+0x4ac>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800150a:	f7ff f841 	bl	8000590 <HAL_GetTick>
 800150e:	4602      	mov	r2, r0
 8001510:	693b      	ldr	r3, [r7, #16]
 8001512:	1ad3      	subs	r3, r2, r3
 8001514:	2b02      	cmp	r3, #2
 8001516:	d901      	bls.n	800151c <HAL_RCC_OscConfig+0x4ac>
        {
          return HAL_TIMEOUT;
 8001518:	2303      	movs	r3, #3
 800151a:	e150      	b.n	80017be <HAL_RCC_OscConfig+0x74e>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800151c:	4b31      	ldr	r3, [pc, #196]	; (80015e4 <HAL_RCC_OscConfig+0x574>)
 800151e:	681b      	ldr	r3, [r3, #0]
 8001520:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001524:	2b00      	cmp	r3, #0
 8001526:	d0f0      	beq.n	800150a <HAL_RCC_OscConfig+0x49a>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001528:	687b      	ldr	r3, [r7, #4]
 800152a:	689b      	ldr	r3, [r3, #8]
 800152c:	2b01      	cmp	r3, #1
 800152e:	d108      	bne.n	8001542 <HAL_RCC_OscConfig+0x4d2>
 8001530:	4b2b      	ldr	r3, [pc, #172]	; (80015e0 <HAL_RCC_OscConfig+0x570>)
 8001532:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8001536:	4a2a      	ldr	r2, [pc, #168]	; (80015e0 <HAL_RCC_OscConfig+0x570>)
 8001538:	f043 0301 	orr.w	r3, r3, #1
 800153c:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8001540:	e024      	b.n	800158c <HAL_RCC_OscConfig+0x51c>
 8001542:	687b      	ldr	r3, [r7, #4]
 8001544:	689b      	ldr	r3, [r3, #8]
 8001546:	2b05      	cmp	r3, #5
 8001548:	d110      	bne.n	800156c <HAL_RCC_OscConfig+0x4fc>
 800154a:	4b25      	ldr	r3, [pc, #148]	; (80015e0 <HAL_RCC_OscConfig+0x570>)
 800154c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8001550:	4a23      	ldr	r2, [pc, #140]	; (80015e0 <HAL_RCC_OscConfig+0x570>)
 8001552:	f043 0304 	orr.w	r3, r3, #4
 8001556:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 800155a:	4b21      	ldr	r3, [pc, #132]	; (80015e0 <HAL_RCC_OscConfig+0x570>)
 800155c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8001560:	4a1f      	ldr	r2, [pc, #124]	; (80015e0 <HAL_RCC_OscConfig+0x570>)
 8001562:	f043 0301 	orr.w	r3, r3, #1
 8001566:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 800156a:	e00f      	b.n	800158c <HAL_RCC_OscConfig+0x51c>
 800156c:	4b1c      	ldr	r3, [pc, #112]	; (80015e0 <HAL_RCC_OscConfig+0x570>)
 800156e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8001572:	4a1b      	ldr	r2, [pc, #108]	; (80015e0 <HAL_RCC_OscConfig+0x570>)
 8001574:	f023 0301 	bic.w	r3, r3, #1
 8001578:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 800157c:	4b18      	ldr	r3, [pc, #96]	; (80015e0 <HAL_RCC_OscConfig+0x570>)
 800157e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8001582:	4a17      	ldr	r2, [pc, #92]	; (80015e0 <HAL_RCC_OscConfig+0x570>)
 8001584:	f023 0304 	bic.w	r3, r3, #4
 8001588:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 800158c:	687b      	ldr	r3, [r7, #4]
 800158e:	689b      	ldr	r3, [r3, #8]
 8001590:	2b00      	cmp	r3, #0
 8001592:	d016      	beq.n	80015c2 <HAL_RCC_OscConfig+0x552>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001594:	f7fe fffc 	bl	8000590 <HAL_GetTick>
 8001598:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800159a:	e00a      	b.n	80015b2 <HAL_RCC_OscConfig+0x542>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800159c:	f7fe fff8 	bl	8000590 <HAL_GetTick>
 80015a0:	4602      	mov	r2, r0
 80015a2:	693b      	ldr	r3, [r7, #16]
 80015a4:	1ad3      	subs	r3, r2, r3
 80015a6:	f241 3288 	movw	r2, #5000	; 0x1388
 80015aa:	4293      	cmp	r3, r2
 80015ac:	d901      	bls.n	80015b2 <HAL_RCC_OscConfig+0x542>
        {
          return HAL_TIMEOUT;
 80015ae:	2303      	movs	r3, #3
 80015b0:	e105      	b.n	80017be <HAL_RCC_OscConfig+0x74e>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80015b2:	4b0b      	ldr	r3, [pc, #44]	; (80015e0 <HAL_RCC_OscConfig+0x570>)
 80015b4:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80015b8:	f003 0302 	and.w	r3, r3, #2
 80015bc:	2b00      	cmp	r3, #0
 80015be:	d0ed      	beq.n	800159c <HAL_RCC_OscConfig+0x52c>
 80015c0:	e019      	b.n	80015f6 <HAL_RCC_OscConfig+0x586>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80015c2:	f7fe ffe5 	bl	8000590 <HAL_GetTick>
 80015c6:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 80015c8:	e00e      	b.n	80015e8 <HAL_RCC_OscConfig+0x578>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80015ca:	f7fe ffe1 	bl	8000590 <HAL_GetTick>
 80015ce:	4602      	mov	r2, r0
 80015d0:	693b      	ldr	r3, [r7, #16]
 80015d2:	1ad3      	subs	r3, r2, r3
 80015d4:	f241 3288 	movw	r2, #5000	; 0x1388
 80015d8:	4293      	cmp	r3, r2
 80015da:	d905      	bls.n	80015e8 <HAL_RCC_OscConfig+0x578>
        {
          return HAL_TIMEOUT;
 80015dc:	2303      	movs	r3, #3
 80015de:	e0ee      	b.n	80017be <HAL_RCC_OscConfig+0x74e>
 80015e0:	40021000 	.word	0x40021000
 80015e4:	40007000 	.word	0x40007000
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 80015e8:	4b77      	ldr	r3, [pc, #476]	; (80017c8 <HAL_RCC_OscConfig+0x758>)
 80015ea:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80015ee:	f003 0302 	and.w	r3, r3, #2
 80015f2:	2b00      	cmp	r3, #0
 80015f4:	d1e9      	bne.n	80015ca <HAL_RCC_OscConfig+0x55a>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 80015f6:	7ffb      	ldrb	r3, [r7, #31]
 80015f8:	2b01      	cmp	r3, #1
 80015fa:	d105      	bne.n	8001608 <HAL_RCC_OscConfig+0x598>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80015fc:	4b72      	ldr	r3, [pc, #456]	; (80017c8 <HAL_RCC_OscConfig+0x758>)
 80015fe:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001600:	4a71      	ldr	r2, [pc, #452]	; (80017c8 <HAL_RCC_OscConfig+0x758>)
 8001602:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8001606:	6593      	str	r3, [r2, #88]	; 0x58
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8001608:	687b      	ldr	r3, [r7, #4]
 800160a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800160c:	2b00      	cmp	r3, #0
 800160e:	f000 80d5 	beq.w	80017bc <HAL_RCC_OscConfig+0x74c>
  {
    /* Check if the PLL is used as system clock or not */
    if(sysclk_source != RCC_CFGR_SWS_PLL)
 8001612:	69bb      	ldr	r3, [r7, #24]
 8001614:	2b0c      	cmp	r3, #12
 8001616:	f000 808e 	beq.w	8001736 <HAL_RCC_OscConfig+0x6c6>
    {
      if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 800161a:	687b      	ldr	r3, [r7, #4]
 800161c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800161e:	2b02      	cmp	r3, #2
 8001620:	d15b      	bne.n	80016da <HAL_RCC_OscConfig+0x66a>
#endif /* RCC_PLLP_SUPPORT */
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001622:	4b69      	ldr	r3, [pc, #420]	; (80017c8 <HAL_RCC_OscConfig+0x758>)
 8001624:	681b      	ldr	r3, [r3, #0]
 8001626:	4a68      	ldr	r2, [pc, #416]	; (80017c8 <HAL_RCC_OscConfig+0x758>)
 8001628:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 800162c:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800162e:	f7fe ffaf 	bl	8000590 <HAL_GetTick>
 8001632:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8001634:	e008      	b.n	8001648 <HAL_RCC_OscConfig+0x5d8>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001636:	f7fe ffab 	bl	8000590 <HAL_GetTick>
 800163a:	4602      	mov	r2, r0
 800163c:	693b      	ldr	r3, [r7, #16]
 800163e:	1ad3      	subs	r3, r2, r3
 8001640:	2b02      	cmp	r3, #2
 8001642:	d901      	bls.n	8001648 <HAL_RCC_OscConfig+0x5d8>
          {
            return HAL_TIMEOUT;
 8001644:	2303      	movs	r3, #3
 8001646:	e0ba      	b.n	80017be <HAL_RCC_OscConfig+0x74e>
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8001648:	4b5f      	ldr	r3, [pc, #380]	; (80017c8 <HAL_RCC_OscConfig+0x758>)
 800164a:	681b      	ldr	r3, [r3, #0]
 800164c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001650:	2b00      	cmp	r3, #0
 8001652:	d1f0      	bne.n	8001636 <HAL_RCC_OscConfig+0x5c6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8001654:	4b5c      	ldr	r3, [pc, #368]	; (80017c8 <HAL_RCC_OscConfig+0x758>)
 8001656:	68da      	ldr	r2, [r3, #12]
 8001658:	4b5c      	ldr	r3, [pc, #368]	; (80017cc <HAL_RCC_OscConfig+0x75c>)
 800165a:	4013      	ands	r3, r2
 800165c:	687a      	ldr	r2, [r7, #4]
 800165e:	6ad1      	ldr	r1, [r2, #44]	; 0x2c
 8001660:	687a      	ldr	r2, [r7, #4]
 8001662:	6b12      	ldr	r2, [r2, #48]	; 0x30
 8001664:	3a01      	subs	r2, #1
 8001666:	0112      	lsls	r2, r2, #4
 8001668:	4311      	orrs	r1, r2
 800166a:	687a      	ldr	r2, [r7, #4]
 800166c:	6b52      	ldr	r2, [r2, #52]	; 0x34
 800166e:	0212      	lsls	r2, r2, #8
 8001670:	4311      	orrs	r1, r2
 8001672:	687a      	ldr	r2, [r7, #4]
 8001674:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 8001676:	0852      	lsrs	r2, r2, #1
 8001678:	3a01      	subs	r2, #1
 800167a:	0552      	lsls	r2, r2, #21
 800167c:	4311      	orrs	r1, r2
 800167e:	687a      	ldr	r2, [r7, #4]
 8001680:	6c12      	ldr	r2, [r2, #64]	; 0x40
 8001682:	0852      	lsrs	r2, r2, #1
 8001684:	3a01      	subs	r2, #1
 8001686:	0652      	lsls	r2, r2, #25
 8001688:	4311      	orrs	r1, r2
 800168a:	687a      	ldr	r2, [r7, #4]
 800168c:	6b92      	ldr	r2, [r2, #56]	; 0x38
 800168e:	0912      	lsrs	r2, r2, #4
 8001690:	0452      	lsls	r2, r2, #17
 8001692:	430a      	orrs	r2, r1
 8001694:	494c      	ldr	r1, [pc, #304]	; (80017c8 <HAL_RCC_OscConfig+0x758>)
 8001696:	4313      	orrs	r3, r2
 8001698:	60cb      	str	r3, [r1, #12]
#endif
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800169a:	4b4b      	ldr	r3, [pc, #300]	; (80017c8 <HAL_RCC_OscConfig+0x758>)
 800169c:	681b      	ldr	r3, [r3, #0]
 800169e:	4a4a      	ldr	r2, [pc, #296]	; (80017c8 <HAL_RCC_OscConfig+0x758>)
 80016a0:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80016a4:	6013      	str	r3, [r2, #0]

        /* Enable PLL System Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 80016a6:	4b48      	ldr	r3, [pc, #288]	; (80017c8 <HAL_RCC_OscConfig+0x758>)
 80016a8:	68db      	ldr	r3, [r3, #12]
 80016aa:	4a47      	ldr	r2, [pc, #284]	; (80017c8 <HAL_RCC_OscConfig+0x758>)
 80016ac:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80016b0:	60d3      	str	r3, [r2, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80016b2:	f7fe ff6d 	bl	8000590 <HAL_GetTick>
 80016b6:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80016b8:	e008      	b.n	80016cc <HAL_RCC_OscConfig+0x65c>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80016ba:	f7fe ff69 	bl	8000590 <HAL_GetTick>
 80016be:	4602      	mov	r2, r0
 80016c0:	693b      	ldr	r3, [r7, #16]
 80016c2:	1ad3      	subs	r3, r2, r3
 80016c4:	2b02      	cmp	r3, #2
 80016c6:	d901      	bls.n	80016cc <HAL_RCC_OscConfig+0x65c>
          {
            return HAL_TIMEOUT;
 80016c8:	2303      	movs	r3, #3
 80016ca:	e078      	b.n	80017be <HAL_RCC_OscConfig+0x74e>
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80016cc:	4b3e      	ldr	r3, [pc, #248]	; (80017c8 <HAL_RCC_OscConfig+0x758>)
 80016ce:	681b      	ldr	r3, [r3, #0]
 80016d0:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80016d4:	2b00      	cmp	r3, #0
 80016d6:	d0f0      	beq.n	80016ba <HAL_RCC_OscConfig+0x64a>
 80016d8:	e070      	b.n	80017bc <HAL_RCC_OscConfig+0x74c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80016da:	4b3b      	ldr	r3, [pc, #236]	; (80017c8 <HAL_RCC_OscConfig+0x758>)
 80016dc:	681b      	ldr	r3, [r3, #0]
 80016de:	4a3a      	ldr	r2, [pc, #232]	; (80017c8 <HAL_RCC_OscConfig+0x758>)
 80016e0:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 80016e4:	6013      	str	r3, [r2, #0]

        /* Disable all PLL outputs to save power if no PLLs on */
#if defined(RCC_PLLSAI1_SUPPORT) && defined(RCC_CR_PLLSAI2RDY)
        if(READ_BIT(RCC->CR, (RCC_CR_PLLSAI1RDY | RCC_CR_PLLSAI2RDY)) == 0U)
 80016e6:	4b38      	ldr	r3, [pc, #224]	; (80017c8 <HAL_RCC_OscConfig+0x758>)
 80016e8:	681b      	ldr	r3, [r3, #0]
 80016ea:	f003 5320 	and.w	r3, r3, #671088640	; 0x28000000
 80016ee:	2b00      	cmp	r3, #0
 80016f0:	d105      	bne.n	80016fe <HAL_RCC_OscConfig+0x68e>
        {
          MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, RCC_PLLSOURCE_NONE);
 80016f2:	4b35      	ldr	r3, [pc, #212]	; (80017c8 <HAL_RCC_OscConfig+0x758>)
 80016f4:	68db      	ldr	r3, [r3, #12]
 80016f6:	4a34      	ldr	r2, [pc, #208]	; (80017c8 <HAL_RCC_OscConfig+0x758>)
 80016f8:	f023 0303 	bic.w	r3, r3, #3
 80016fc:	60d3      	str	r3, [r2, #12]
#else
        MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, RCC_PLLSOURCE_NONE);
#endif /* RCC_PLLSAI1_SUPPORT && RCC_CR_PLLSAI2RDY */

#if defined(RCC_PLLSAI2_SUPPORT)
        __HAL_RCC_PLLCLKOUT_DISABLE(RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
 80016fe:	4b32      	ldr	r3, [pc, #200]	; (80017c8 <HAL_RCC_OscConfig+0x758>)
 8001700:	68db      	ldr	r3, [r3, #12]
 8001702:	4a31      	ldr	r2, [pc, #196]	; (80017c8 <HAL_RCC_OscConfig+0x758>)
 8001704:	f023 7388 	bic.w	r3, r3, #17825792	; 0x1100000
 8001708:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800170c:	60d3      	str	r3, [r2, #12]
#else
        __HAL_RCC_PLLCLKOUT_DISABLE(RCC_PLL_SYSCLK | RCC_PLL_48M1CLK);
#endif /* RCC_PLLSAI2_SUPPORT */

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800170e:	f7fe ff3f 	bl	8000590 <HAL_GetTick>
 8001712:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8001714:	e008      	b.n	8001728 <HAL_RCC_OscConfig+0x6b8>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001716:	f7fe ff3b 	bl	8000590 <HAL_GetTick>
 800171a:	4602      	mov	r2, r0
 800171c:	693b      	ldr	r3, [r7, #16]
 800171e:	1ad3      	subs	r3, r2, r3
 8001720:	2b02      	cmp	r3, #2
 8001722:	d901      	bls.n	8001728 <HAL_RCC_OscConfig+0x6b8>
          {
            return HAL_TIMEOUT;
 8001724:	2303      	movs	r3, #3
 8001726:	e04a      	b.n	80017be <HAL_RCC_OscConfig+0x74e>
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8001728:	4b27      	ldr	r3, [pc, #156]	; (80017c8 <HAL_RCC_OscConfig+0x758>)
 800172a:	681b      	ldr	r3, [r3, #0]
 800172c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001730:	2b00      	cmp	r3, #0
 8001732:	d1f0      	bne.n	8001716 <HAL_RCC_OscConfig+0x6a6>
 8001734:	e042      	b.n	80017bc <HAL_RCC_OscConfig+0x74c>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8001736:	687b      	ldr	r3, [r7, #4]
 8001738:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800173a:	2b01      	cmp	r3, #1
 800173c:	d101      	bne.n	8001742 <HAL_RCC_OscConfig+0x6d2>
      {
        return HAL_ERROR;
 800173e:	2301      	movs	r3, #1
 8001740:	e03d      	b.n	80017be <HAL_RCC_OscConfig+0x74e>
      }
      else
      {
        pll_config = RCC->PLLCFGR;
 8001742:	4b21      	ldr	r3, [pc, #132]	; (80017c8 <HAL_RCC_OscConfig+0x758>)
 8001744:	68db      	ldr	r3, [r3, #12]
 8001746:	617b      	str	r3, [r7, #20]
        /* Do not return HAL_ERROR if request repeats the current configuration */
        if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8001748:	697b      	ldr	r3, [r7, #20]
 800174a:	f003 0203 	and.w	r2, r3, #3
 800174e:	687b      	ldr	r3, [r7, #4]
 8001750:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001752:	429a      	cmp	r2, r3
 8001754:	d130      	bne.n	80017b8 <HAL_RCC_OscConfig+0x748>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8001756:	697b      	ldr	r3, [r7, #20]
 8001758:	f003 0270 	and.w	r2, r3, #112	; 0x70
 800175c:	687b      	ldr	r3, [r7, #4]
 800175e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001760:	3b01      	subs	r3, #1
 8001762:	011b      	lsls	r3, r3, #4
        if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8001764:	429a      	cmp	r2, r3
 8001766:	d127      	bne.n	80017b8 <HAL_RCC_OscConfig+0x748>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8001768:	697b      	ldr	r3, [r7, #20]
 800176a:	f403 42fe 	and.w	r2, r3, #32512	; 0x7f00
 800176e:	687b      	ldr	r3, [r7, #4]
 8001770:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001772:	021b      	lsls	r3, r3, #8
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8001774:	429a      	cmp	r2, r3
 8001776:	d11f      	bne.n	80017b8 <HAL_RCC_OscConfig+0x748>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
#else
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 8001778:	697b      	ldr	r3, [r7, #20]
 800177a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800177e:	687a      	ldr	r2, [r7, #4]
 8001780:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8001782:	2a07      	cmp	r2, #7
 8001784:	bf14      	ite	ne
 8001786:	2201      	movne	r2, #1
 8001788:	2200      	moveq	r2, #0
 800178a:	b2d2      	uxtb	r2, r2
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 800178c:	4293      	cmp	r3, r2
 800178e:	d113      	bne.n	80017b8 <HAL_RCC_OscConfig+0x748>
#endif
#endif
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8001790:	697b      	ldr	r3, [r7, #20]
 8001792:	f403 02c0 	and.w	r2, r3, #6291456	; 0x600000
 8001796:	687b      	ldr	r3, [r7, #4]
 8001798:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800179a:	085b      	lsrs	r3, r3, #1
 800179c:	3b01      	subs	r3, #1
 800179e:	055b      	lsls	r3, r3, #21
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 80017a0:	429a      	cmp	r2, r3
 80017a2:	d109      	bne.n	80017b8 <HAL_RCC_OscConfig+0x748>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 80017a4:	697b      	ldr	r3, [r7, #20]
 80017a6:	f003 62c0 	and.w	r2, r3, #100663296	; 0x6000000
 80017aa:	687b      	ldr	r3, [r7, #4]
 80017ac:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80017ae:	085b      	lsrs	r3, r3, #1
 80017b0:	3b01      	subs	r3, #1
 80017b2:	065b      	lsls	r3, r3, #25
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 80017b4:	429a      	cmp	r2, r3
 80017b6:	d001      	beq.n	80017bc <HAL_RCC_OscConfig+0x74c>
        {
          return HAL_ERROR;
 80017b8:	2301      	movs	r3, #1
 80017ba:	e000      	b.n	80017be <HAL_RCC_OscConfig+0x74e>
        }
      }
    }
  }
  return HAL_OK;
 80017bc:	2300      	movs	r3, #0
}
 80017be:	4618      	mov	r0, r3
 80017c0:	3720      	adds	r7, #32
 80017c2:	46bd      	mov	sp, r7
 80017c4:	bd80      	pop	{r7, pc}
 80017c6:	bf00      	nop
 80017c8:	40021000 	.word	0x40021000
 80017cc:	f99d808c 	.word	0xf99d808c

080017d0 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80017d0:	b580      	push	{r7, lr}
 80017d2:	b084      	sub	sp, #16
 80017d4:	af00      	add	r7, sp, #0
 80017d6:	6078      	str	r0, [r7, #4]
 80017d8:	6039      	str	r1, [r7, #0]
  uint32_t hpre = RCC_SYSCLK_DIV1;
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 80017da:	687b      	ldr	r3, [r7, #4]
 80017dc:	2b00      	cmp	r3, #0
 80017de:	d101      	bne.n	80017e4 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80017e0:	2301      	movs	r3, #1
 80017e2:	e0c8      	b.n	8001976 <HAL_RCC_ClockConfig+0x1a6>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80017e4:	4b66      	ldr	r3, [pc, #408]	; (8001980 <HAL_RCC_ClockConfig+0x1b0>)
 80017e6:	681b      	ldr	r3, [r3, #0]
 80017e8:	f003 0307 	and.w	r3, r3, #7
 80017ec:	683a      	ldr	r2, [r7, #0]
 80017ee:	429a      	cmp	r2, r3
 80017f0:	d910      	bls.n	8001814 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80017f2:	4b63      	ldr	r3, [pc, #396]	; (8001980 <HAL_RCC_ClockConfig+0x1b0>)
 80017f4:	681b      	ldr	r3, [r3, #0]
 80017f6:	f023 0207 	bic.w	r2, r3, #7
 80017fa:	4961      	ldr	r1, [pc, #388]	; (8001980 <HAL_RCC_ClockConfig+0x1b0>)
 80017fc:	683b      	ldr	r3, [r7, #0]
 80017fe:	4313      	orrs	r3, r2
 8001800:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8001802:	4b5f      	ldr	r3, [pc, #380]	; (8001980 <HAL_RCC_ClockConfig+0x1b0>)
 8001804:	681b      	ldr	r3, [r3, #0]
 8001806:	f003 0307 	and.w	r3, r3, #7
 800180a:	683a      	ldr	r2, [r7, #0]
 800180c:	429a      	cmp	r2, r3
 800180e:	d001      	beq.n	8001814 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 8001810:	2301      	movs	r3, #1
 8001812:	e0b0      	b.n	8001976 <HAL_RCC_ClockConfig+0x1a6>
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001814:	687b      	ldr	r3, [r7, #4]
 8001816:	681b      	ldr	r3, [r3, #0]
 8001818:	f003 0301 	and.w	r3, r3, #1
 800181c:	2b00      	cmp	r3, #0
 800181e:	d04c      	beq.n	80018ba <HAL_RCC_ClockConfig+0xea>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8001820:	687b      	ldr	r3, [r7, #4]
 8001822:	685b      	ldr	r3, [r3, #4]
 8001824:	2b03      	cmp	r3, #3
 8001826:	d107      	bne.n	8001838 <HAL_RCC_ClockConfig+0x68>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8001828:	4b56      	ldr	r3, [pc, #344]	; (8001984 <HAL_RCC_ClockConfig+0x1b4>)
 800182a:	681b      	ldr	r3, [r3, #0]
 800182c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001830:	2b00      	cmp	r3, #0
 8001832:	d121      	bne.n	8001878 <HAL_RCC_ClockConfig+0xa8>
      {
        return HAL_ERROR;
 8001834:	2301      	movs	r3, #1
 8001836:	e09e      	b.n	8001976 <HAL_RCC_ClockConfig+0x1a6>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001838:	687b      	ldr	r3, [r7, #4]
 800183a:	685b      	ldr	r3, [r3, #4]
 800183c:	2b02      	cmp	r3, #2
 800183e:	d107      	bne.n	8001850 <HAL_RCC_ClockConfig+0x80>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8001840:	4b50      	ldr	r3, [pc, #320]	; (8001984 <HAL_RCC_ClockConfig+0x1b4>)
 8001842:	681b      	ldr	r3, [r3, #0]
 8001844:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001848:	2b00      	cmp	r3, #0
 800184a:	d115      	bne.n	8001878 <HAL_RCC_ClockConfig+0xa8>
        {
          return HAL_ERROR;
 800184c:	2301      	movs	r3, #1
 800184e:	e092      	b.n	8001976 <HAL_RCC_ClockConfig+0x1a6>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 8001850:	687b      	ldr	r3, [r7, #4]
 8001852:	685b      	ldr	r3, [r3, #4]
 8001854:	2b00      	cmp	r3, #0
 8001856:	d107      	bne.n	8001868 <HAL_RCC_ClockConfig+0x98>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8001858:	4b4a      	ldr	r3, [pc, #296]	; (8001984 <HAL_RCC_ClockConfig+0x1b4>)
 800185a:	681b      	ldr	r3, [r3, #0]
 800185c:	f003 0302 	and.w	r3, r3, #2
 8001860:	2b00      	cmp	r3, #0
 8001862:	d109      	bne.n	8001878 <HAL_RCC_ClockConfig+0xa8>
        {
          return HAL_ERROR;
 8001864:	2301      	movs	r3, #1
 8001866:	e086      	b.n	8001976 <HAL_RCC_ClockConfig+0x1a6>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8001868:	4b46      	ldr	r3, [pc, #280]	; (8001984 <HAL_RCC_ClockConfig+0x1b4>)
 800186a:	681b      	ldr	r3, [r3, #0]
 800186c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001870:	2b00      	cmp	r3, #0
 8001872:	d101      	bne.n	8001878 <HAL_RCC_ClockConfig+0xa8>
        {
          return HAL_ERROR;
 8001874:	2301      	movs	r3, #1
 8001876:	e07e      	b.n	8001976 <HAL_RCC_ClockConfig+0x1a6>
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8001878:	4b42      	ldr	r3, [pc, #264]	; (8001984 <HAL_RCC_ClockConfig+0x1b4>)
 800187a:	689b      	ldr	r3, [r3, #8]
 800187c:	f023 0203 	bic.w	r2, r3, #3
 8001880:	687b      	ldr	r3, [r7, #4]
 8001882:	685b      	ldr	r3, [r3, #4]
 8001884:	493f      	ldr	r1, [pc, #252]	; (8001984 <HAL_RCC_ClockConfig+0x1b4>)
 8001886:	4313      	orrs	r3, r2
 8001888:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800188a:	f7fe fe81 	bl	8000590 <HAL_GetTick>
 800188e:	60f8      	str	r0, [r7, #12]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001890:	e00a      	b.n	80018a8 <HAL_RCC_ClockConfig+0xd8>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001892:	f7fe fe7d 	bl	8000590 <HAL_GetTick>
 8001896:	4602      	mov	r2, r0
 8001898:	68fb      	ldr	r3, [r7, #12]
 800189a:	1ad3      	subs	r3, r2, r3
 800189c:	f241 3288 	movw	r2, #5000	; 0x1388
 80018a0:	4293      	cmp	r3, r2
 80018a2:	d901      	bls.n	80018a8 <HAL_RCC_ClockConfig+0xd8>
      {
        return HAL_TIMEOUT;
 80018a4:	2303      	movs	r3, #3
 80018a6:	e066      	b.n	8001976 <HAL_RCC_ClockConfig+0x1a6>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80018a8:	4b36      	ldr	r3, [pc, #216]	; (8001984 <HAL_RCC_ClockConfig+0x1b4>)
 80018aa:	689b      	ldr	r3, [r3, #8]
 80018ac:	f003 020c 	and.w	r2, r3, #12
 80018b0:	687b      	ldr	r3, [r7, #4]
 80018b2:	685b      	ldr	r3, [r3, #4]
 80018b4:	009b      	lsls	r3, r3, #2
 80018b6:	429a      	cmp	r2, r3
 80018b8:	d1eb      	bne.n	8001892 <HAL_RCC_ClockConfig+0xc2>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80018ba:	687b      	ldr	r3, [r7, #4]
 80018bc:	681b      	ldr	r3, [r3, #0]
 80018be:	f003 0302 	and.w	r3, r3, #2
 80018c2:	2b00      	cmp	r3, #0
 80018c4:	d008      	beq.n	80018d8 <HAL_RCC_ClockConfig+0x108>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80018c6:	4b2f      	ldr	r3, [pc, #188]	; (8001984 <HAL_RCC_ClockConfig+0x1b4>)
 80018c8:	689b      	ldr	r3, [r3, #8]
 80018ca:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80018ce:	687b      	ldr	r3, [r7, #4]
 80018d0:	689b      	ldr	r3, [r3, #8]
 80018d2:	492c      	ldr	r1, [pc, #176]	; (8001984 <HAL_RCC_ClockConfig+0x1b4>)
 80018d4:	4313      	orrs	r3, r2
 80018d6:	608b      	str	r3, [r1, #8]
    }
  }
#endif

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 80018d8:	4b29      	ldr	r3, [pc, #164]	; (8001980 <HAL_RCC_ClockConfig+0x1b0>)
 80018da:	681b      	ldr	r3, [r3, #0]
 80018dc:	f003 0307 	and.w	r3, r3, #7
 80018e0:	683a      	ldr	r2, [r7, #0]
 80018e2:	429a      	cmp	r2, r3
 80018e4:	d210      	bcs.n	8001908 <HAL_RCC_ClockConfig+0x138>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80018e6:	4b26      	ldr	r3, [pc, #152]	; (8001980 <HAL_RCC_ClockConfig+0x1b0>)
 80018e8:	681b      	ldr	r3, [r3, #0]
 80018ea:	f023 0207 	bic.w	r2, r3, #7
 80018ee:	4924      	ldr	r1, [pc, #144]	; (8001980 <HAL_RCC_ClockConfig+0x1b0>)
 80018f0:	683b      	ldr	r3, [r7, #0]
 80018f2:	4313      	orrs	r3, r2
 80018f4:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80018f6:	4b22      	ldr	r3, [pc, #136]	; (8001980 <HAL_RCC_ClockConfig+0x1b0>)
 80018f8:	681b      	ldr	r3, [r3, #0]
 80018fa:	f003 0307 	and.w	r3, r3, #7
 80018fe:	683a      	ldr	r2, [r7, #0]
 8001900:	429a      	cmp	r2, r3
 8001902:	d001      	beq.n	8001908 <HAL_RCC_ClockConfig+0x138>
    {
      return HAL_ERROR;
 8001904:	2301      	movs	r3, #1
 8001906:	e036      	b.n	8001976 <HAL_RCC_ClockConfig+0x1a6>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001908:	687b      	ldr	r3, [r7, #4]
 800190a:	681b      	ldr	r3, [r3, #0]
 800190c:	f003 0304 	and.w	r3, r3, #4
 8001910:	2b00      	cmp	r3, #0
 8001912:	d008      	beq.n	8001926 <HAL_RCC_ClockConfig+0x156>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8001914:	4b1b      	ldr	r3, [pc, #108]	; (8001984 <HAL_RCC_ClockConfig+0x1b4>)
 8001916:	689b      	ldr	r3, [r3, #8]
 8001918:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 800191c:	687b      	ldr	r3, [r7, #4]
 800191e:	68db      	ldr	r3, [r3, #12]
 8001920:	4918      	ldr	r1, [pc, #96]	; (8001984 <HAL_RCC_ClockConfig+0x1b4>)
 8001922:	4313      	orrs	r3, r2
 8001924:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001926:	687b      	ldr	r3, [r7, #4]
 8001928:	681b      	ldr	r3, [r3, #0]
 800192a:	f003 0308 	and.w	r3, r3, #8
 800192e:	2b00      	cmp	r3, #0
 8001930:	d009      	beq.n	8001946 <HAL_RCC_ClockConfig+0x176>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8001932:	4b14      	ldr	r3, [pc, #80]	; (8001984 <HAL_RCC_ClockConfig+0x1b4>)
 8001934:	689b      	ldr	r3, [r3, #8]
 8001936:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 800193a:	687b      	ldr	r3, [r7, #4]
 800193c:	691b      	ldr	r3, [r3, #16]
 800193e:	00db      	lsls	r3, r3, #3
 8001940:	4910      	ldr	r1, [pc, #64]	; (8001984 <HAL_RCC_ClockConfig+0x1b4>)
 8001942:	4313      	orrs	r3, r2
 8001944:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8001946:	f000 f825 	bl	8001994 <HAL_RCC_GetSysClockFreq>
 800194a:	4601      	mov	r1, r0
 800194c:	4b0d      	ldr	r3, [pc, #52]	; (8001984 <HAL_RCC_ClockConfig+0x1b4>)
 800194e:	689b      	ldr	r3, [r3, #8]
 8001950:	091b      	lsrs	r3, r3, #4
 8001952:	f003 030f 	and.w	r3, r3, #15
 8001956:	4a0c      	ldr	r2, [pc, #48]	; (8001988 <HAL_RCC_ClockConfig+0x1b8>)
 8001958:	5cd3      	ldrb	r3, [r2, r3]
 800195a:	f003 031f 	and.w	r3, r3, #31
 800195e:	fa21 f303 	lsr.w	r3, r1, r3
 8001962:	4a0a      	ldr	r2, [pc, #40]	; (800198c <HAL_RCC_ClockConfig+0x1bc>)
 8001964:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 8001966:	4b0a      	ldr	r3, [pc, #40]	; (8001990 <HAL_RCC_ClockConfig+0x1c0>)
 8001968:	681b      	ldr	r3, [r3, #0]
 800196a:	4618      	mov	r0, r3
 800196c:	f7fe fdc4 	bl	80004f8 <HAL_InitTick>
 8001970:	4603      	mov	r3, r0
 8001972:	72fb      	strb	r3, [r7, #11]

  return status;
 8001974:	7afb      	ldrb	r3, [r7, #11]
}
 8001976:	4618      	mov	r0, r3
 8001978:	3710      	adds	r7, #16
 800197a:	46bd      	mov	sp, r7
 800197c:	bd80      	pop	{r7, pc}
 800197e:	bf00      	nop
 8001980:	40022000 	.word	0x40022000
 8001984:	40021000 	.word	0x40021000
 8001988:	080045cc 	.word	0x080045cc
 800198c:	20000008 	.word	0x20000008
 8001990:	20000000 	.word	0x20000000

08001994 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8001994:	b480      	push	{r7}
 8001996:	b089      	sub	sp, #36	; 0x24
 8001998:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 800199a:	2300      	movs	r3, #0
 800199c:	61fb      	str	r3, [r7, #28]
 800199e:	2300      	movs	r3, #0
 80019a0:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 80019a2:	4b3d      	ldr	r3, [pc, #244]	; (8001a98 <HAL_RCC_GetSysClockFreq+0x104>)
 80019a4:	689b      	ldr	r3, [r3, #8]
 80019a6:	f003 030c 	and.w	r3, r3, #12
 80019aa:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 80019ac:	4b3a      	ldr	r3, [pc, #232]	; (8001a98 <HAL_RCC_GetSysClockFreq+0x104>)
 80019ae:	68db      	ldr	r3, [r3, #12]
 80019b0:	f003 0303 	and.w	r3, r3, #3
 80019b4:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 80019b6:	693b      	ldr	r3, [r7, #16]
 80019b8:	2b00      	cmp	r3, #0
 80019ba:	d005      	beq.n	80019c8 <HAL_RCC_GetSysClockFreq+0x34>
 80019bc:	693b      	ldr	r3, [r7, #16]
 80019be:	2b0c      	cmp	r3, #12
 80019c0:	d121      	bne.n	8001a06 <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 80019c2:	68fb      	ldr	r3, [r7, #12]
 80019c4:	2b01      	cmp	r3, #1
 80019c6:	d11e      	bne.n	8001a06 <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 80019c8:	4b33      	ldr	r3, [pc, #204]	; (8001a98 <HAL_RCC_GetSysClockFreq+0x104>)
 80019ca:	681b      	ldr	r3, [r3, #0]
 80019cc:	f003 0308 	and.w	r3, r3, #8
 80019d0:	2b00      	cmp	r3, #0
 80019d2:	d107      	bne.n	80019e4 <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 80019d4:	4b30      	ldr	r3, [pc, #192]	; (8001a98 <HAL_RCC_GetSysClockFreq+0x104>)
 80019d6:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80019da:	0a1b      	lsrs	r3, r3, #8
 80019dc:	f003 030f 	and.w	r3, r3, #15
 80019e0:	61fb      	str	r3, [r7, #28]
 80019e2:	e005      	b.n	80019f0 <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 80019e4:	4b2c      	ldr	r3, [pc, #176]	; (8001a98 <HAL_RCC_GetSysClockFreq+0x104>)
 80019e6:	681b      	ldr	r3, [r3, #0]
 80019e8:	091b      	lsrs	r3, r3, #4
 80019ea:	f003 030f 	and.w	r3, r3, #15
 80019ee:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 80019f0:	4a2a      	ldr	r2, [pc, #168]	; (8001a9c <HAL_RCC_GetSysClockFreq+0x108>)
 80019f2:	69fb      	ldr	r3, [r7, #28]
 80019f4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80019f8:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 80019fa:	693b      	ldr	r3, [r7, #16]
 80019fc:	2b00      	cmp	r3, #0
 80019fe:	d10d      	bne.n	8001a1c <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 8001a00:	69fb      	ldr	r3, [r7, #28]
 8001a02:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8001a04:	e00a      	b.n	8001a1c <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 8001a06:	693b      	ldr	r3, [r7, #16]
 8001a08:	2b04      	cmp	r3, #4
 8001a0a:	d102      	bne.n	8001a12 <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8001a0c:	4b24      	ldr	r3, [pc, #144]	; (8001aa0 <HAL_RCC_GetSysClockFreq+0x10c>)
 8001a0e:	61bb      	str	r3, [r7, #24]
 8001a10:	e004      	b.n	8001a1c <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 8001a12:	693b      	ldr	r3, [r7, #16]
 8001a14:	2b08      	cmp	r3, #8
 8001a16:	d101      	bne.n	8001a1c <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8001a18:	4b22      	ldr	r3, [pc, #136]	; (8001aa4 <HAL_RCC_GetSysClockFreq+0x110>)
 8001a1a:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 8001a1c:	693b      	ldr	r3, [r7, #16]
 8001a1e:	2b0c      	cmp	r3, #12
 8001a20:	d133      	bne.n	8001a8a <HAL_RCC_GetSysClockFreq+0xf6>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8001a22:	4b1d      	ldr	r3, [pc, #116]	; (8001a98 <HAL_RCC_GetSysClockFreq+0x104>)
 8001a24:	68db      	ldr	r3, [r3, #12]
 8001a26:	f003 0303 	and.w	r3, r3, #3
 8001a2a:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8001a2c:	68bb      	ldr	r3, [r7, #8]
 8001a2e:	2b02      	cmp	r3, #2
 8001a30:	d002      	beq.n	8001a38 <HAL_RCC_GetSysClockFreq+0xa4>
 8001a32:	2b03      	cmp	r3, #3
 8001a34:	d003      	beq.n	8001a3e <HAL_RCC_GetSysClockFreq+0xaa>
 8001a36:	e005      	b.n	8001a44 <HAL_RCC_GetSysClockFreq+0xb0>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 8001a38:	4b19      	ldr	r3, [pc, #100]	; (8001aa0 <HAL_RCC_GetSysClockFreq+0x10c>)
 8001a3a:	617b      	str	r3, [r7, #20]
      break;
 8001a3c:	e005      	b.n	8001a4a <HAL_RCC_GetSysClockFreq+0xb6>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 8001a3e:	4b19      	ldr	r3, [pc, #100]	; (8001aa4 <HAL_RCC_GetSysClockFreq+0x110>)
 8001a40:	617b      	str	r3, [r7, #20]
      break;
 8001a42:	e002      	b.n	8001a4a <HAL_RCC_GetSysClockFreq+0xb6>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 8001a44:	69fb      	ldr	r3, [r7, #28]
 8001a46:	617b      	str	r3, [r7, #20]
      break;
 8001a48:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8001a4a:	4b13      	ldr	r3, [pc, #76]	; (8001a98 <HAL_RCC_GetSysClockFreq+0x104>)
 8001a4c:	68db      	ldr	r3, [r3, #12]
 8001a4e:	091b      	lsrs	r3, r3, #4
 8001a50:	f003 0307 	and.w	r3, r3, #7
 8001a54:	3301      	adds	r3, #1
 8001a56:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 8001a58:	4b0f      	ldr	r3, [pc, #60]	; (8001a98 <HAL_RCC_GetSysClockFreq+0x104>)
 8001a5a:	68db      	ldr	r3, [r3, #12]
 8001a5c:	0a1b      	lsrs	r3, r3, #8
 8001a5e:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8001a62:	697a      	ldr	r2, [r7, #20]
 8001a64:	fb02 f203 	mul.w	r2, r2, r3
 8001a68:	687b      	ldr	r3, [r7, #4]
 8001a6a:	fbb2 f3f3 	udiv	r3, r2, r3
 8001a6e:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8001a70:	4b09      	ldr	r3, [pc, #36]	; (8001a98 <HAL_RCC_GetSysClockFreq+0x104>)
 8001a72:	68db      	ldr	r3, [r3, #12]
 8001a74:	0e5b      	lsrs	r3, r3, #25
 8001a76:	f003 0303 	and.w	r3, r3, #3
 8001a7a:	3301      	adds	r3, #1
 8001a7c:	005b      	lsls	r3, r3, #1
 8001a7e:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 8001a80:	697a      	ldr	r2, [r7, #20]
 8001a82:	683b      	ldr	r3, [r7, #0]
 8001a84:	fbb2 f3f3 	udiv	r3, r2, r3
 8001a88:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 8001a8a:	69bb      	ldr	r3, [r7, #24]
}
 8001a8c:	4618      	mov	r0, r3
 8001a8e:	3724      	adds	r7, #36	; 0x24
 8001a90:	46bd      	mov	sp, r7
 8001a92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a96:	4770      	bx	lr
 8001a98:	40021000 	.word	0x40021000
 8001a9c:	080045e4 	.word	0x080045e4
 8001aa0:	00f42400 	.word	0x00f42400
 8001aa4:	007a1200 	.word	0x007a1200

08001aa8 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8001aa8:	b480      	push	{r7}
 8001aaa:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8001aac:	4b03      	ldr	r3, [pc, #12]	; (8001abc <HAL_RCC_GetHCLKFreq+0x14>)
 8001aae:	681b      	ldr	r3, [r3, #0]
}
 8001ab0:	4618      	mov	r0, r3
 8001ab2:	46bd      	mov	sp, r7
 8001ab4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ab8:	4770      	bx	lr
 8001aba:	bf00      	nop
 8001abc:	20000008 	.word	0x20000008

08001ac0 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8001ac0:	b580      	push	{r7, lr}
 8001ac2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 8001ac4:	f7ff fff0 	bl	8001aa8 <HAL_RCC_GetHCLKFreq>
 8001ac8:	4601      	mov	r1, r0
 8001aca:	4b06      	ldr	r3, [pc, #24]	; (8001ae4 <HAL_RCC_GetPCLK1Freq+0x24>)
 8001acc:	689b      	ldr	r3, [r3, #8]
 8001ace:	0a1b      	lsrs	r3, r3, #8
 8001ad0:	f003 0307 	and.w	r3, r3, #7
 8001ad4:	4a04      	ldr	r2, [pc, #16]	; (8001ae8 <HAL_RCC_GetPCLK1Freq+0x28>)
 8001ad6:	5cd3      	ldrb	r3, [r2, r3]
 8001ad8:	f003 031f 	and.w	r3, r3, #31
 8001adc:	fa21 f303 	lsr.w	r3, r1, r3
}
 8001ae0:	4618      	mov	r0, r3
 8001ae2:	bd80      	pop	{r7, pc}
 8001ae4:	40021000 	.word	0x40021000
 8001ae8:	080045dc 	.word	0x080045dc

08001aec <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8001aec:	b580      	push	{r7, lr}
 8001aee:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 8001af0:	f7ff ffda 	bl	8001aa8 <HAL_RCC_GetHCLKFreq>
 8001af4:	4601      	mov	r1, r0
 8001af6:	4b06      	ldr	r3, [pc, #24]	; (8001b10 <HAL_RCC_GetPCLK2Freq+0x24>)
 8001af8:	689b      	ldr	r3, [r3, #8]
 8001afa:	0adb      	lsrs	r3, r3, #11
 8001afc:	f003 0307 	and.w	r3, r3, #7
 8001b00:	4a04      	ldr	r2, [pc, #16]	; (8001b14 <HAL_RCC_GetPCLK2Freq+0x28>)
 8001b02:	5cd3      	ldrb	r3, [r2, r3]
 8001b04:	f003 031f 	and.w	r3, r3, #31
 8001b08:	fa21 f303 	lsr.w	r3, r1, r3
}
 8001b0c:	4618      	mov	r0, r3
 8001b0e:	bd80      	pop	{r7, pc}
 8001b10:	40021000 	.word	0x40021000
 8001b14:	080045dc 	.word	0x080045dc

08001b18 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 8001b18:	b580      	push	{r7, lr}
 8001b1a:	b086      	sub	sp, #24
 8001b1c:	af00      	add	r7, sp, #0
 8001b1e:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 8001b20:	2300      	movs	r3, #0
 8001b22:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 8001b24:	4b2a      	ldr	r3, [pc, #168]	; (8001bd0 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8001b26:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001b28:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001b2c:	2b00      	cmp	r3, #0
 8001b2e:	d003      	beq.n	8001b38 <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 8001b30:	f7ff fa3a 	bl	8000fa8 <HAL_PWREx_GetVoltageRange>
 8001b34:	6178      	str	r0, [r7, #20]
 8001b36:	e014      	b.n	8001b62 <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 8001b38:	4b25      	ldr	r3, [pc, #148]	; (8001bd0 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8001b3a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001b3c:	4a24      	ldr	r2, [pc, #144]	; (8001bd0 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8001b3e:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001b42:	6593      	str	r3, [r2, #88]	; 0x58
 8001b44:	4b22      	ldr	r3, [pc, #136]	; (8001bd0 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8001b46:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001b48:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001b4c:	60fb      	str	r3, [r7, #12]
 8001b4e:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 8001b50:	f7ff fa2a 	bl	8000fa8 <HAL_PWREx_GetVoltageRange>
 8001b54:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 8001b56:	4b1e      	ldr	r3, [pc, #120]	; (8001bd0 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8001b58:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001b5a:	4a1d      	ldr	r2, [pc, #116]	; (8001bd0 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8001b5c:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8001b60:	6593      	str	r3, [r2, #88]	; 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 8001b62:	697b      	ldr	r3, [r7, #20]
 8001b64:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8001b68:	d10b      	bne.n	8001b82 <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 8001b6a:	687b      	ldr	r3, [r7, #4]
 8001b6c:	2b80      	cmp	r3, #128	; 0x80
 8001b6e:	d919      	bls.n	8001ba4 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 8001b70:	687b      	ldr	r3, [r7, #4]
 8001b72:	2ba0      	cmp	r3, #160	; 0xa0
 8001b74:	d902      	bls.n	8001b7c <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8001b76:	2302      	movs	r3, #2
 8001b78:	613b      	str	r3, [r7, #16]
 8001b7a:	e013      	b.n	8001ba4 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8001b7c:	2301      	movs	r3, #1
 8001b7e:	613b      	str	r3, [r7, #16]
 8001b80:	e010      	b.n	8001ba4 <RCC_SetFlashLatencyFromMSIRange+0x8c>
        latency = FLASH_LATENCY_1; /* 1WS */
      }
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#else
    if(msirange > RCC_MSIRANGE_8)
 8001b82:	687b      	ldr	r3, [r7, #4]
 8001b84:	2b80      	cmp	r3, #128	; 0x80
 8001b86:	d902      	bls.n	8001b8e <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI > 16Mhz */
      latency = FLASH_LATENCY_3; /* 3WS */
 8001b88:	2303      	movs	r3, #3
 8001b8a:	613b      	str	r3, [r7, #16]
 8001b8c:	e00a      	b.n	8001ba4 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_8)
 8001b8e:	687b      	ldr	r3, [r7, #4]
 8001b90:	2b80      	cmp	r3, #128	; 0x80
 8001b92:	d102      	bne.n	8001b9a <RCC_SetFlashLatencyFromMSIRange+0x82>
      {
        /* MSI 16Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8001b94:	2302      	movs	r3, #2
 8001b96:	613b      	str	r3, [r7, #16]
 8001b98:	e004      	b.n	8001ba4 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else if(msirange == RCC_MSIRANGE_7)
 8001b9a:	687b      	ldr	r3, [r7, #4]
 8001b9c:	2b70      	cmp	r3, #112	; 0x70
 8001b9e:	d101      	bne.n	8001ba4 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8001ba0:	2301      	movs	r3, #1
 8001ba2:	613b      	str	r3, [r7, #16]
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 8001ba4:	4b0b      	ldr	r3, [pc, #44]	; (8001bd4 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8001ba6:	681b      	ldr	r3, [r3, #0]
 8001ba8:	f023 0207 	bic.w	r2, r3, #7
 8001bac:	4909      	ldr	r1, [pc, #36]	; (8001bd4 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8001bae:	693b      	ldr	r3, [r7, #16]
 8001bb0:	4313      	orrs	r3, r2
 8001bb2:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 8001bb4:	4b07      	ldr	r3, [pc, #28]	; (8001bd4 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8001bb6:	681b      	ldr	r3, [r3, #0]
 8001bb8:	f003 0307 	and.w	r3, r3, #7
 8001bbc:	693a      	ldr	r2, [r7, #16]
 8001bbe:	429a      	cmp	r2, r3
 8001bc0:	d001      	beq.n	8001bc6 <RCC_SetFlashLatencyFromMSIRange+0xae>
  {
    return HAL_ERROR;
 8001bc2:	2301      	movs	r3, #1
 8001bc4:	e000      	b.n	8001bc8 <RCC_SetFlashLatencyFromMSIRange+0xb0>
  }

  return HAL_OK;
 8001bc6:	2300      	movs	r3, #0
}
 8001bc8:	4618      	mov	r0, r3
 8001bca:	3718      	adds	r7, #24
 8001bcc:	46bd      	mov	sp, r7
 8001bce:	bd80      	pop	{r7, pc}
 8001bd0:	40021000 	.word	0x40021000
 8001bd4:	40022000 	.word	0x40022000

08001bd8 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8001bd8:	b580      	push	{r7, lr}
 8001bda:	b086      	sub	sp, #24
 8001bdc:	af00      	add	r7, sp, #0
 8001bde:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister, tickstart;     /* no init needed */
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8001be0:	2300      	movs	r3, #0
 8001be2:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8001be4:	2300      	movs	r3, #0
 8001be6:	74bb      	strb	r3, [r7, #18]
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

#if defined(SAI1)

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 8001be8:	687b      	ldr	r3, [r7, #4]
 8001bea:	681b      	ldr	r3, [r3, #0]
 8001bec:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8001bf0:	2b00      	cmp	r3, #0
 8001bf2:	d03f      	beq.n	8001c74 <HAL_RCCEx_PeriphCLKConfig+0x9c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch(PeriphClkInit->Sai1ClockSelection)
 8001bf4:	687b      	ldr	r3, [r7, #4]
 8001bf6:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8001bf8:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8001bfc:	d01c      	beq.n	8001c38 <HAL_RCCEx_PeriphCLKConfig+0x60>
 8001bfe:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8001c02:	d802      	bhi.n	8001c0a <HAL_RCCEx_PeriphCLKConfig+0x32>
 8001c04:	2b00      	cmp	r3, #0
 8001c06:	d00e      	beq.n	8001c26 <HAL_RCCEx_PeriphCLKConfig+0x4e>
 8001c08:	e01f      	b.n	8001c4a <HAL_RCCEx_PeriphCLKConfig+0x72>
 8001c0a:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8001c0e:	d003      	beq.n	8001c18 <HAL_RCCEx_PeriphCLKConfig+0x40>
 8001c10:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 8001c14:	d01c      	beq.n	8001c50 <HAL_RCCEx_PeriphCLKConfig+0x78>
 8001c16:	e018      	b.n	8001c4a <HAL_RCCEx_PeriphCLKConfig+0x72>
    {
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated form System PLL . */
#if defined(RCC_PLLSAI2_SUPPORT)
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8001c18:	4b85      	ldr	r3, [pc, #532]	; (8001e30 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8001c1a:	68db      	ldr	r3, [r3, #12]
 8001c1c:	4a84      	ldr	r2, [pc, #528]	; (8001e30 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8001c1e:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001c22:	60d3      	str	r3, [r2, #12]
#else
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI2CLK);
#endif /* RCC_PLLSAI2_SUPPORT */
      /* SAI1 clock source config set later after clock selection check */
      break;
 8001c24:	e015      	b.n	8001c52 <HAL_RCCEx_PeriphCLKConfig+0x7a>

    case RCC_SAI1CLKSOURCE_PLLSAI1:  /* PLLSAI1 is used as clock source for SAI1*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8001c26:	687b      	ldr	r3, [r7, #4]
 8001c28:	3304      	adds	r3, #4
 8001c2a:	2100      	movs	r1, #0
 8001c2c:	4618      	mov	r0, r3
 8001c2e:	f000 fab9 	bl	80021a4 <RCCEx_PLLSAI1_Config>
 8001c32:	4603      	mov	r3, r0
 8001c34:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 8001c36:	e00c      	b.n	8001c52 <HAL_RCCEx_PeriphCLKConfig+0x7a>

#if defined(RCC_PLLSAI2_SUPPORT)

    case RCC_SAI1CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI1*/
      /* PLLSAI2 input clock, parameters M, N & P configuration clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8001c38:	687b      	ldr	r3, [r7, #4]
 8001c3a:	3320      	adds	r3, #32
 8001c3c:	2100      	movs	r1, #0
 8001c3e:	4618      	mov	r0, r3
 8001c40:	f000 fba0 	bl	8002384 <RCCEx_PLLSAI2_Config>
 8001c44:	4603      	mov	r3, r0
 8001c46:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 8001c48:	e003      	b.n	8001c52 <HAL_RCCEx_PeriphCLKConfig+0x7a>
#endif /* STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI1 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8001c4a:	2301      	movs	r3, #1
 8001c4c:	74fb      	strb	r3, [r7, #19]
      break;
 8001c4e:	e000      	b.n	8001c52 <HAL_RCCEx_PeriphCLKConfig+0x7a>
      break;
 8001c50:	bf00      	nop
    }

    if(ret == HAL_OK)
 8001c52:	7cfb      	ldrb	r3, [r7, #19]
 8001c54:	2b00      	cmp	r3, #0
 8001c56:	d10b      	bne.n	8001c70 <HAL_RCCEx_PeriphCLKConfig+0x98>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8001c58:	4b75      	ldr	r3, [pc, #468]	; (8001e30 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8001c5a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8001c5e:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 8001c62:	687b      	ldr	r3, [r7, #4]
 8001c64:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8001c66:	4972      	ldr	r1, [pc, #456]	; (8001e30 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8001c68:	4313      	orrs	r3, r2
 8001c6a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
 8001c6e:	e001      	b.n	8001c74 <HAL_RCCEx_PeriphCLKConfig+0x9c>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8001c70:	7cfb      	ldrb	r3, [r7, #19]
 8001c72:	74bb      	strb	r3, [r7, #18]
#endif /* SAI1 */

#if defined(SAI2)

  /*-------------------------- SAI2 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2))
 8001c74:	687b      	ldr	r3, [r7, #4]
 8001c76:	681b      	ldr	r3, [r3, #0]
 8001c78:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8001c7c:	2b00      	cmp	r3, #0
 8001c7e:	d03f      	beq.n	8001d00 <HAL_RCCEx_PeriphCLKConfig+0x128>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLK(PeriphClkInit->Sai2ClockSelection));

    switch(PeriphClkInit->Sai2ClockSelection)
 8001c80:	687b      	ldr	r3, [r7, #4]
 8001c82:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8001c84:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8001c88:	d01c      	beq.n	8001cc4 <HAL_RCCEx_PeriphCLKConfig+0xec>
 8001c8a:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8001c8e:	d802      	bhi.n	8001c96 <HAL_RCCEx_PeriphCLKConfig+0xbe>
 8001c90:	2b00      	cmp	r3, #0
 8001c92:	d00e      	beq.n	8001cb2 <HAL_RCCEx_PeriphCLKConfig+0xda>
 8001c94:	e01f      	b.n	8001cd6 <HAL_RCCEx_PeriphCLKConfig+0xfe>
 8001c96:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8001c9a:	d003      	beq.n	8001ca4 <HAL_RCCEx_PeriphCLKConfig+0xcc>
 8001c9c:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 8001ca0:	d01c      	beq.n	8001cdc <HAL_RCCEx_PeriphCLKConfig+0x104>
 8001ca2:	e018      	b.n	8001cd6 <HAL_RCCEx_PeriphCLKConfig+0xfe>
    {
    case RCC_SAI2CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
      /* Enable SAI Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8001ca4:	4b62      	ldr	r3, [pc, #392]	; (8001e30 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8001ca6:	68db      	ldr	r3, [r3, #12]
 8001ca8:	4a61      	ldr	r2, [pc, #388]	; (8001e30 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8001caa:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001cae:	60d3      	str	r3, [r2, #12]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8001cb0:	e015      	b.n	8001cde <HAL_RCCEx_PeriphCLKConfig+0x106>

    case RCC_SAI2CLKSOURCE_PLLSAI1: /* PLLSAI1 is used as clock source for SAI2*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8001cb2:	687b      	ldr	r3, [r7, #4]
 8001cb4:	3304      	adds	r3, #4
 8001cb6:	2100      	movs	r1, #0
 8001cb8:	4618      	mov	r0, r3
 8001cba:	f000 fa73 	bl	80021a4 <RCCEx_PLLSAI1_Config>
 8001cbe:	4603      	mov	r3, r0
 8001cc0:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8001cc2:	e00c      	b.n	8001cde <HAL_RCCEx_PeriphCLKConfig+0x106>

    case RCC_SAI2CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI2*/
      /* PLLSAI2 input clock, parameters M, N & P configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8001cc4:	687b      	ldr	r3, [r7, #4]
 8001cc6:	3320      	adds	r3, #32
 8001cc8:	2100      	movs	r1, #0
 8001cca:	4618      	mov	r0, r3
 8001ccc:	f000 fb5a 	bl	8002384 <RCCEx_PLLSAI2_Config>
 8001cd0:	4603      	mov	r3, r0
 8001cd2:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8001cd4:	e003      	b.n	8001cde <HAL_RCCEx_PeriphCLKConfig+0x106>
#endif /* STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI2 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8001cd6:	2301      	movs	r3, #1
 8001cd8:	74fb      	strb	r3, [r7, #19]
      break;
 8001cda:	e000      	b.n	8001cde <HAL_RCCEx_PeriphCLKConfig+0x106>
      break;
 8001cdc:	bf00      	nop
    }

    if(ret == HAL_OK)
 8001cde:	7cfb      	ldrb	r3, [r7, #19]
 8001ce0:	2b00      	cmp	r3, #0
 8001ce2:	d10b      	bne.n	8001cfc <HAL_RCCEx_PeriphCLKConfig+0x124>
    {
      /* Set the source of SAI2 clock*/
      __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 8001ce4:	4b52      	ldr	r3, [pc, #328]	; (8001e30 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8001ce6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8001cea:	f023 7240 	bic.w	r2, r3, #50331648	; 0x3000000
 8001cee:	687b      	ldr	r3, [r7, #4]
 8001cf0:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8001cf2:	494f      	ldr	r1, [pc, #316]	; (8001e30 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8001cf4:	4313      	orrs	r3, r2
 8001cf6:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
 8001cfa:	e001      	b.n	8001d00 <HAL_RCCEx_PeriphCLKConfig+0x128>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8001cfc:	7cfb      	ldrb	r3, [r7, #19]
 8001cfe:	74bb      	strb	r3, [r7, #18]
    }
  }
#endif /* SAI2 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8001d00:	687b      	ldr	r3, [r7, #4]
 8001d02:	681b      	ldr	r3, [r3, #0]
 8001d04:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001d08:	2b00      	cmp	r3, #0
 8001d0a:	f000 80a0 	beq.w	8001e4e <HAL_RCCEx_PeriphCLKConfig+0x276>
  {
    FlagStatus       pwrclkchanged = RESET;
 8001d0e:	2300      	movs	r3, #0
 8001d10:	747b      	strb	r3, [r7, #17]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8001d12:	4b47      	ldr	r3, [pc, #284]	; (8001e30 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8001d14:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001d16:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001d1a:	2b00      	cmp	r3, #0
 8001d1c:	d101      	bne.n	8001d22 <HAL_RCCEx_PeriphCLKConfig+0x14a>
 8001d1e:	2301      	movs	r3, #1
 8001d20:	e000      	b.n	8001d24 <HAL_RCCEx_PeriphCLKConfig+0x14c>
 8001d22:	2300      	movs	r3, #0
 8001d24:	2b00      	cmp	r3, #0
 8001d26:	d00d      	beq.n	8001d44 <HAL_RCCEx_PeriphCLKConfig+0x16c>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001d28:	4b41      	ldr	r3, [pc, #260]	; (8001e30 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8001d2a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001d2c:	4a40      	ldr	r2, [pc, #256]	; (8001e30 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8001d2e:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001d32:	6593      	str	r3, [r2, #88]	; 0x58
 8001d34:	4b3e      	ldr	r3, [pc, #248]	; (8001e30 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8001d36:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001d38:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001d3c:	60bb      	str	r3, [r7, #8]
 8001d3e:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8001d40:	2301      	movs	r3, #1
 8001d42:	747b      	strb	r3, [r7, #17]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8001d44:	4b3b      	ldr	r3, [pc, #236]	; (8001e34 <HAL_RCCEx_PeriphCLKConfig+0x25c>)
 8001d46:	681b      	ldr	r3, [r3, #0]
 8001d48:	4a3a      	ldr	r2, [pc, #232]	; (8001e34 <HAL_RCCEx_PeriphCLKConfig+0x25c>)
 8001d4a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001d4e:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8001d50:	f7fe fc1e 	bl	8000590 <HAL_GetTick>
 8001d54:	60f8      	str	r0, [r7, #12]

    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8001d56:	e009      	b.n	8001d6c <HAL_RCCEx_PeriphCLKConfig+0x194>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001d58:	f7fe fc1a 	bl	8000590 <HAL_GetTick>
 8001d5c:	4602      	mov	r2, r0
 8001d5e:	68fb      	ldr	r3, [r7, #12]
 8001d60:	1ad3      	subs	r3, r2, r3
 8001d62:	2b02      	cmp	r3, #2
 8001d64:	d902      	bls.n	8001d6c <HAL_RCCEx_PeriphCLKConfig+0x194>
      {
        ret = HAL_TIMEOUT;
 8001d66:	2303      	movs	r3, #3
 8001d68:	74fb      	strb	r3, [r7, #19]
        break;
 8001d6a:	e005      	b.n	8001d78 <HAL_RCCEx_PeriphCLKConfig+0x1a0>
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8001d6c:	4b31      	ldr	r3, [pc, #196]	; (8001e34 <HAL_RCCEx_PeriphCLKConfig+0x25c>)
 8001d6e:	681b      	ldr	r3, [r3, #0]
 8001d70:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001d74:	2b00      	cmp	r3, #0
 8001d76:	d0ef      	beq.n	8001d58 <HAL_RCCEx_PeriphCLKConfig+0x180>
      }
    }

    if(ret == HAL_OK)
 8001d78:	7cfb      	ldrb	r3, [r7, #19]
 8001d7a:	2b00      	cmp	r3, #0
 8001d7c:	d15c      	bne.n	8001e38 <HAL_RCCEx_PeriphCLKConfig+0x260>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8001d7e:	4b2c      	ldr	r3, [pc, #176]	; (8001e30 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8001d80:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8001d84:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8001d88:	617b      	str	r3, [r7, #20]

      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8001d8a:	697b      	ldr	r3, [r7, #20]
 8001d8c:	2b00      	cmp	r3, #0
 8001d8e:	d01f      	beq.n	8001dd0 <HAL_RCCEx_PeriphCLKConfig+0x1f8>
 8001d90:	687b      	ldr	r3, [r7, #4]
 8001d92:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8001d96:	697a      	ldr	r2, [r7, #20]
 8001d98:	429a      	cmp	r2, r3
 8001d9a:	d019      	beq.n	8001dd0 <HAL_RCCEx_PeriphCLKConfig+0x1f8>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8001d9c:	4b24      	ldr	r3, [pc, #144]	; (8001e30 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8001d9e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8001da2:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8001da6:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8001da8:	4b21      	ldr	r3, [pc, #132]	; (8001e30 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8001daa:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8001dae:	4a20      	ldr	r2, [pc, #128]	; (8001e30 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8001db0:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001db4:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 8001db8:	4b1d      	ldr	r3, [pc, #116]	; (8001e30 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8001dba:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8001dbe:	4a1c      	ldr	r2, [pc, #112]	; (8001e30 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8001dc0:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001dc4:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8001dc8:	4a19      	ldr	r2, [pc, #100]	; (8001e30 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8001dca:	697b      	ldr	r3, [r7, #20]
 8001dcc:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8001dd0:	697b      	ldr	r3, [r7, #20]
 8001dd2:	f003 0301 	and.w	r3, r3, #1
 8001dd6:	2b00      	cmp	r3, #0
 8001dd8:	d016      	beq.n	8001e08 <HAL_RCCEx_PeriphCLKConfig+0x230>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001dda:	f7fe fbd9 	bl	8000590 <HAL_GetTick>
 8001dde:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8001de0:	e00b      	b.n	8001dfa <HAL_RCCEx_PeriphCLKConfig+0x222>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001de2:	f7fe fbd5 	bl	8000590 <HAL_GetTick>
 8001de6:	4602      	mov	r2, r0
 8001de8:	68fb      	ldr	r3, [r7, #12]
 8001dea:	1ad3      	subs	r3, r2, r3
 8001dec:	f241 3288 	movw	r2, #5000	; 0x1388
 8001df0:	4293      	cmp	r3, r2
 8001df2:	d902      	bls.n	8001dfa <HAL_RCCEx_PeriphCLKConfig+0x222>
          {
            ret = HAL_TIMEOUT;
 8001df4:	2303      	movs	r3, #3
 8001df6:	74fb      	strb	r3, [r7, #19]
            break;
 8001df8:	e006      	b.n	8001e08 <HAL_RCCEx_PeriphCLKConfig+0x230>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8001dfa:	4b0d      	ldr	r3, [pc, #52]	; (8001e30 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8001dfc:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8001e00:	f003 0302 	and.w	r3, r3, #2
 8001e04:	2b00      	cmp	r3, #0
 8001e06:	d0ec      	beq.n	8001de2 <HAL_RCCEx_PeriphCLKConfig+0x20a>
          }
        }
      }

      if(ret == HAL_OK)
 8001e08:	7cfb      	ldrb	r3, [r7, #19]
 8001e0a:	2b00      	cmp	r3, #0
 8001e0c:	d10c      	bne.n	8001e28 <HAL_RCCEx_PeriphCLKConfig+0x250>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8001e0e:	4b08      	ldr	r3, [pc, #32]	; (8001e30 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8001e10:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8001e14:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8001e18:	687b      	ldr	r3, [r7, #4]
 8001e1a:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8001e1e:	4904      	ldr	r1, [pc, #16]	; (8001e30 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8001e20:	4313      	orrs	r3, r2
 8001e22:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
 8001e26:	e009      	b.n	8001e3c <HAL_RCCEx_PeriphCLKConfig+0x264>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8001e28:	7cfb      	ldrb	r3, [r7, #19]
 8001e2a:	74bb      	strb	r3, [r7, #18]
 8001e2c:	e006      	b.n	8001e3c <HAL_RCCEx_PeriphCLKConfig+0x264>
 8001e2e:	bf00      	nop
 8001e30:	40021000 	.word	0x40021000
 8001e34:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8001e38:	7cfb      	ldrb	r3, [r7, #19]
 8001e3a:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8001e3c:	7c7b      	ldrb	r3, [r7, #17]
 8001e3e:	2b01      	cmp	r3, #1
 8001e40:	d105      	bne.n	8001e4e <HAL_RCCEx_PeriphCLKConfig+0x276>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001e42:	4b9e      	ldr	r3, [pc, #632]	; (80020bc <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8001e44:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001e46:	4a9d      	ldr	r2, [pc, #628]	; (80020bc <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8001e48:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8001e4c:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8001e4e:	687b      	ldr	r3, [r7, #4]
 8001e50:	681b      	ldr	r3, [r3, #0]
 8001e52:	f003 0301 	and.w	r3, r3, #1
 8001e56:	2b00      	cmp	r3, #0
 8001e58:	d00a      	beq.n	8001e70 <HAL_RCCEx_PeriphCLKConfig+0x298>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8001e5a:	4b98      	ldr	r3, [pc, #608]	; (80020bc <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8001e5c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8001e60:	f023 0203 	bic.w	r2, r3, #3
 8001e64:	687b      	ldr	r3, [r7, #4]
 8001e66:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001e68:	4994      	ldr	r1, [pc, #592]	; (80020bc <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8001e6a:	4313      	orrs	r3, r2
 8001e6c:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8001e70:	687b      	ldr	r3, [r7, #4]
 8001e72:	681b      	ldr	r3, [r3, #0]
 8001e74:	f003 0302 	and.w	r3, r3, #2
 8001e78:	2b00      	cmp	r3, #0
 8001e7a:	d00a      	beq.n	8001e92 <HAL_RCCEx_PeriphCLKConfig+0x2ba>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8001e7c:	4b8f      	ldr	r3, [pc, #572]	; (80020bc <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8001e7e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8001e82:	f023 020c 	bic.w	r2, r3, #12
 8001e86:	687b      	ldr	r3, [r7, #4]
 8001e88:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001e8a:	498c      	ldr	r1, [pc, #560]	; (80020bc <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8001e8c:	4313      	orrs	r3, r2
 8001e8e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8001e92:	687b      	ldr	r3, [r7, #4]
 8001e94:	681b      	ldr	r3, [r3, #0]
 8001e96:	f003 0304 	and.w	r3, r3, #4
 8001e9a:	2b00      	cmp	r3, #0
 8001e9c:	d00a      	beq.n	8001eb4 <HAL_RCCEx_PeriphCLKConfig+0x2dc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8001e9e:	4b87      	ldr	r3, [pc, #540]	; (80020bc <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8001ea0:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8001ea4:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 8001ea8:	687b      	ldr	r3, [r7, #4]
 8001eaa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001eac:	4983      	ldr	r1, [pc, #524]	; (80020bc <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8001eae:	4313      	orrs	r3, r2
 8001eb0:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* USART3 */

#if defined(UART4)

  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8001eb4:	687b      	ldr	r3, [r7, #4]
 8001eb6:	681b      	ldr	r3, [r3, #0]
 8001eb8:	f003 0308 	and.w	r3, r3, #8
 8001ebc:	2b00      	cmp	r3, #0
 8001ebe:	d00a      	beq.n	8001ed6 <HAL_RCCEx_PeriphCLKConfig+0x2fe>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8001ec0:	4b7e      	ldr	r3, [pc, #504]	; (80020bc <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8001ec2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8001ec6:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 8001eca:	687b      	ldr	r3, [r7, #4]
 8001ecc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001ece:	497b      	ldr	r1, [pc, #492]	; (80020bc <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8001ed0:	4313      	orrs	r3, r2
 8001ed2:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8001ed6:	687b      	ldr	r3, [r7, #4]
 8001ed8:	681b      	ldr	r3, [r3, #0]
 8001eda:	f003 0310 	and.w	r3, r3, #16
 8001ede:	2b00      	cmp	r3, #0
 8001ee0:	d00a      	beq.n	8001ef8 <HAL_RCCEx_PeriphCLKConfig+0x320>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8001ee2:	4b76      	ldr	r3, [pc, #472]	; (80020bc <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8001ee4:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8001ee8:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8001eec:	687b      	ldr	r3, [r7, #4]
 8001eee:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8001ef0:	4972      	ldr	r1, [pc, #456]	; (80020bc <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8001ef2:	4313      	orrs	r3, r2
 8001ef4:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8001ef8:	687b      	ldr	r3, [r7, #4]
 8001efa:	681b      	ldr	r3, [r3, #0]
 8001efc:	f003 0320 	and.w	r3, r3, #32
 8001f00:	2b00      	cmp	r3, #0
 8001f02:	d00a      	beq.n	8001f1a <HAL_RCCEx_PeriphCLKConfig+0x342>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUAR1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8001f04:	4b6d      	ldr	r3, [pc, #436]	; (80020bc <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8001f06:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8001f0a:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 8001f0e:	687b      	ldr	r3, [r7, #4]
 8001f10:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001f12:	496a      	ldr	r1, [pc, #424]	; (80020bc <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8001f14:	4313      	orrs	r3, r2
 8001f16:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 8001f1a:	687b      	ldr	r3, [r7, #4]
 8001f1c:	681b      	ldr	r3, [r3, #0]
 8001f1e:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8001f22:	2b00      	cmp	r3, #0
 8001f24:	d00a      	beq.n	8001f3c <HAL_RCCEx_PeriphCLKConfig+0x364>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8001f26:	4b65      	ldr	r3, [pc, #404]	; (80020bc <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8001f28:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8001f2c:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 8001f30:	687b      	ldr	r3, [r7, #4]
 8001f32:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001f34:	4961      	ldr	r1, [pc, #388]	; (80020bc <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8001f36:	4313      	orrs	r3, r2
 8001f38:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 8001f3c:	687b      	ldr	r3, [r7, #4]
 8001f3e:	681b      	ldr	r3, [r3, #0]
 8001f40:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001f44:	2b00      	cmp	r3, #0
 8001f46:	d00a      	beq.n	8001f5e <HAL_RCCEx_PeriphCLKConfig+0x386>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8001f48:	4b5c      	ldr	r3, [pc, #368]	; (80020bc <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8001f4a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8001f4e:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8001f52:	687b      	ldr	r3, [r7, #4]
 8001f54:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001f56:	4959      	ldr	r1, [pc, #356]	; (80020bc <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8001f58:	4313      	orrs	r3, r2
 8001f5a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8001f5e:	687b      	ldr	r3, [r7, #4]
 8001f60:	681b      	ldr	r3, [r3, #0]
 8001f62:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8001f66:	2b00      	cmp	r3, #0
 8001f68:	d00a      	beq.n	8001f80 <HAL_RCCEx_PeriphCLKConfig+0x3a8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8001f6a:	4b54      	ldr	r3, [pc, #336]	; (80020bc <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8001f6c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8001f70:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 8001f74:	687b      	ldr	r3, [r7, #4]
 8001f76:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8001f78:	4950      	ldr	r1, [pc, #320]	; (80020bc <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8001f7a:	4313      	orrs	r3, r2
 8001f7c:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(I2C2)

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8001f80:	687b      	ldr	r3, [r7, #4]
 8001f82:	681b      	ldr	r3, [r3, #0]
 8001f84:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001f88:	2b00      	cmp	r3, #0
 8001f8a:	d00a      	beq.n	8001fa2 <HAL_RCCEx_PeriphCLKConfig+0x3ca>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8001f8c:	4b4b      	ldr	r3, [pc, #300]	; (80020bc <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8001f8e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8001f92:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 8001f96:	687b      	ldr	r3, [r7, #4]
 8001f98:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001f9a:	4948      	ldr	r1, [pc, #288]	; (80020bc <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8001f9c:	4313      	orrs	r3, r2
 8001f9e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* I2C2 */

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8001fa2:	687b      	ldr	r3, [r7, #4]
 8001fa4:	681b      	ldr	r3, [r3, #0]
 8001fa6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001faa:	2b00      	cmp	r3, #0
 8001fac:	d00a      	beq.n	8001fc4 <HAL_RCCEx_PeriphCLKConfig+0x3ec>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8001fae:	4b43      	ldr	r3, [pc, #268]	; (80020bc <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8001fb0:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8001fb4:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8001fb8:	687b      	ldr	r3, [r7, #4]
 8001fba:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001fbc:	493f      	ldr	r1, [pc, #252]	; (80020bc <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8001fbe:	4313      	orrs	r3, r2
 8001fc0:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* I2C4 */

#if defined(USB_OTG_FS) || defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8001fc4:	687b      	ldr	r3, [r7, #4]
 8001fc6:	681b      	ldr	r3, [r3, #0]
 8001fc8:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8001fcc:	2b00      	cmp	r3, #0
 8001fce:	d028      	beq.n	8002022 <HAL_RCCEx_PeriphCLKConfig+0x44a>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8001fd0:	4b3a      	ldr	r3, [pc, #232]	; (80020bc <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8001fd2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8001fd6:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 8001fda:	687b      	ldr	r3, [r7, #4]
 8001fdc:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8001fde:	4937      	ldr	r1, [pc, #220]	; (80020bc <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8001fe0:	4313      	orrs	r3, r2
 8001fe2:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 8001fe6:	687b      	ldr	r3, [r7, #4]
 8001fe8:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8001fea:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8001fee:	d106      	bne.n	8001ffe <HAL_RCCEx_PeriphCLKConfig+0x426>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8001ff0:	4b32      	ldr	r3, [pc, #200]	; (80020bc <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8001ff2:	68db      	ldr	r3, [r3, #12]
 8001ff4:	4a31      	ldr	r2, [pc, #196]	; (80020bc <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8001ff6:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8001ffa:	60d3      	str	r3, [r2, #12]
 8001ffc:	e011      	b.n	8002022 <HAL_RCCEx_PeriphCLKConfig+0x44a>
    }
    else
    {
#if defined(RCC_PLLSAI1_SUPPORT)
      if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 8001ffe:	687b      	ldr	r3, [r7, #4]
 8002000:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8002002:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8002006:	d10c      	bne.n	8002022 <HAL_RCCEx_PeriphCLKConfig+0x44a>
      {
        /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8002008:	687b      	ldr	r3, [r7, #4]
 800200a:	3304      	adds	r3, #4
 800200c:	2101      	movs	r1, #1
 800200e:	4618      	mov	r0, r3
 8002010:	f000 f8c8 	bl	80021a4 <RCCEx_PLLSAI1_Config>
 8002014:	4603      	mov	r3, r0
 8002016:	74fb      	strb	r3, [r7, #19]

        if(ret != HAL_OK)
 8002018:	7cfb      	ldrb	r3, [r7, #19]
 800201a:	2b00      	cmp	r3, #0
 800201c:	d001      	beq.n	8002022 <HAL_RCCEx_PeriphCLKConfig+0x44a>
        {
          /* set overall return value */
          status = ret;
 800201e:	7cfb      	ldrb	r3, [r7, #19]
 8002020:	74bb      	strb	r3, [r7, #18]
#endif /* USB_OTG_FS || USB */

#if defined(SDMMC1)

  /*-------------------------- SDMMC1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == (RCC_PERIPHCLK_SDMMC1))
 8002022:	687b      	ldr	r3, [r7, #4]
 8002024:	681b      	ldr	r3, [r3, #0]
 8002026:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 800202a:	2b00      	cmp	r3, #0
 800202c:	d028      	beq.n	8002080 <HAL_RCCEx_PeriphCLKConfig+0x4a8>
  {
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 800202e:	4b23      	ldr	r3, [pc, #140]	; (80020bc <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8002030:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002034:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 8002038:	687b      	ldr	r3, [r7, #4]
 800203a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800203c:	491f      	ldr	r1, [pc, #124]	; (80020bc <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 800203e:	4313      	orrs	r3, r2
 8002040:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLL)   /* PLL "Q" ? */
 8002044:	687b      	ldr	r3, [r7, #4]
 8002046:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002048:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 800204c:	d106      	bne.n	800205c <HAL_RCCEx_PeriphCLKConfig+0x484>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800204e:	4b1b      	ldr	r3, [pc, #108]	; (80020bc <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8002050:	68db      	ldr	r3, [r3, #12]
 8002052:	4a1a      	ldr	r2, [pc, #104]	; (80020bc <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8002054:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8002058:	60d3      	str	r3, [r2, #12]
 800205a:	e011      	b.n	8002080 <HAL_RCCEx_PeriphCLKConfig+0x4a8>
    {
      /* Enable PLLSAI3CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
    }
#endif
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLSAI1)
 800205c:	687b      	ldr	r3, [r7, #4]
 800205e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002060:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8002064:	d10c      	bne.n	8002080 <HAL_RCCEx_PeriphCLKConfig+0x4a8>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8002066:	687b      	ldr	r3, [r7, #4]
 8002068:	3304      	adds	r3, #4
 800206a:	2101      	movs	r1, #1
 800206c:	4618      	mov	r0, r3
 800206e:	f000 f899 	bl	80021a4 <RCCEx_PLLSAI1_Config>
 8002072:	4603      	mov	r3, r0
 8002074:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8002076:	7cfb      	ldrb	r3, [r7, #19]
 8002078:	2b00      	cmp	r3, #0
 800207a:	d001      	beq.n	8002080 <HAL_RCCEx_PeriphCLKConfig+0x4a8>
      {
        /* set overall return value */
        status = ret;
 800207c:	7cfb      	ldrb	r3, [r7, #19]
 800207e:	74bb      	strb	r3, [r7, #18]
  }

#endif /* SDMMC1 */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8002080:	687b      	ldr	r3, [r7, #4]
 8002082:	681b      	ldr	r3, [r3, #0]
 8002084:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8002088:	2b00      	cmp	r3, #0
 800208a:	d02b      	beq.n	80020e4 <HAL_RCCEx_PeriphCLKConfig+0x50c>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 800208c:	4b0b      	ldr	r3, [pc, #44]	; (80020bc <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 800208e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002092:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 8002096:	687b      	ldr	r3, [r7, #4]
 8002098:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800209a:	4908      	ldr	r1, [pc, #32]	; (80020bc <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 800209c:	4313      	orrs	r3, r2
 800209e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 80020a2:	687b      	ldr	r3, [r7, #4]
 80020a4:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80020a6:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 80020aa:	d109      	bne.n	80020c0 <HAL_RCCEx_PeriphCLKConfig+0x4e8>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80020ac:	4b03      	ldr	r3, [pc, #12]	; (80020bc <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 80020ae:	68db      	ldr	r3, [r3, #12]
 80020b0:	4a02      	ldr	r2, [pc, #8]	; (80020bc <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 80020b2:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80020b6:	60d3      	str	r3, [r2, #12]
 80020b8:	e014      	b.n	80020e4 <HAL_RCCEx_PeriphCLKConfig+0x50c>
 80020ba:	bf00      	nop
 80020bc:	40021000 	.word	0x40021000
    }
#if defined(RCC_PLLSAI1_SUPPORT)
    else if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 80020c0:	687b      	ldr	r3, [r7, #4]
 80020c2:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80020c4:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 80020c8:	d10c      	bne.n	80020e4 <HAL_RCCEx_PeriphCLKConfig+0x50c>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 80020ca:	687b      	ldr	r3, [r7, #4]
 80020cc:	3304      	adds	r3, #4
 80020ce:	2101      	movs	r1, #1
 80020d0:	4618      	mov	r0, r3
 80020d2:	f000 f867 	bl	80021a4 <RCCEx_PLLSAI1_Config>
 80020d6:	4603      	mov	r3, r0
 80020d8:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 80020da:	7cfb      	ldrb	r3, [r7, #19]
 80020dc:	2b00      	cmp	r3, #0
 80020de:	d001      	beq.n	80020e4 <HAL_RCCEx_PeriphCLKConfig+0x50c>
      {
        /* set overall return value */
        status = ret;
 80020e0:	7cfb      	ldrb	r3, [r7, #19]
 80020e2:	74bb      	strb	r3, [r7, #18]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
#if !defined(STM32L412xx) && !defined(STM32L422xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 80020e4:	687b      	ldr	r3, [r7, #4]
 80020e6:	681b      	ldr	r3, [r3, #0]
 80020e8:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80020ec:	2b00      	cmp	r3, #0
 80020ee:	d02f      	beq.n	8002150 <HAL_RCCEx_PeriphCLKConfig+0x578>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 80020f0:	4b2b      	ldr	r3, [pc, #172]	; (80021a0 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 80020f2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80020f6:	f023 5240 	bic.w	r2, r3, #805306368	; 0x30000000
 80020fa:	687b      	ldr	r3, [r7, #4]
 80020fc:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 80020fe:	4928      	ldr	r1, [pc, #160]	; (80021a0 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8002100:	4313      	orrs	r3, r2
 8002102:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

#if defined(RCC_PLLSAI1_SUPPORT)
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 8002106:	687b      	ldr	r3, [r7, #4]
 8002108:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800210a:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 800210e:	d10d      	bne.n	800212c <HAL_RCCEx_PeriphCLKConfig+0x554>
    {
      /* PLLSAI1 input clock, parameters M, N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 8002110:	687b      	ldr	r3, [r7, #4]
 8002112:	3304      	adds	r3, #4
 8002114:	2102      	movs	r1, #2
 8002116:	4618      	mov	r0, r3
 8002118:	f000 f844 	bl	80021a4 <RCCEx_PLLSAI1_Config>
 800211c:	4603      	mov	r3, r0
 800211e:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8002120:	7cfb      	ldrb	r3, [r7, #19]
 8002122:	2b00      	cmp	r3, #0
 8002124:	d014      	beq.n	8002150 <HAL_RCCEx_PeriphCLKConfig+0x578>
      {
        /* set overall return value */
        status = ret;
 8002126:	7cfb      	ldrb	r3, [r7, #19]
 8002128:	74bb      	strb	r3, [r7, #18]
 800212a:	e011      	b.n	8002150 <HAL_RCCEx_PeriphCLKConfig+0x578>
    }
#endif /* RCC_PLLSAI1_SUPPORT */

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx) || defined(STM32L496xx) || defined(STM32L4A6xx)

    else if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI2)
 800212c:	687b      	ldr	r3, [r7, #4]
 800212e:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8002130:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8002134:	d10c      	bne.n	8002150 <HAL_RCCEx_PeriphCLKConfig+0x578>
    {
      /* PLLSAI2 input clock, parameters M, N & R configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_R_UPDATE);
 8002136:	687b      	ldr	r3, [r7, #4]
 8002138:	3320      	adds	r3, #32
 800213a:	2102      	movs	r1, #2
 800213c:	4618      	mov	r0, r3
 800213e:	f000 f921 	bl	8002384 <RCCEx_PLLSAI2_Config>
 8002142:	4603      	mov	r3, r0
 8002144:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8002146:	7cfb      	ldrb	r3, [r7, #19]
 8002148:	2b00      	cmp	r3, #0
 800214a:	d001      	beq.n	8002150 <HAL_RCCEx_PeriphCLKConfig+0x578>
      {
        /* set overall return value */
        status = ret;
 800214c:	7cfb      	ldrb	r3, [r7, #19]
 800214e:	74bb      	strb	r3, [r7, #18]
#endif /* !STM32L412xx && !STM32L422xx */

#if defined(SWPMI1)

  /*-------------------------- SWPMI1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 8002150:	687b      	ldr	r3, [r7, #4]
 8002152:	681b      	ldr	r3, [r3, #0]
 8002154:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8002158:	2b00      	cmp	r3, #0
 800215a:	d00a      	beq.n	8002172 <HAL_RCCEx_PeriphCLKConfig+0x59a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 800215c:	4b10      	ldr	r3, [pc, #64]	; (80021a0 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800215e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002162:	f023 4280 	bic.w	r2, r3, #1073741824	; 0x40000000
 8002166:	687b      	ldr	r3, [r7, #4]
 8002168:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800216a:	490d      	ldr	r1, [pc, #52]	; (80021a0 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800216c:	4313      	orrs	r3, r2
 800216e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* SWPMI1 */

#if defined(DFSDM1_Filter0)

  /*-------------------------- DFSDM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 8002172:	687b      	ldr	r3, [r7, #4]
 8002174:	681b      	ldr	r3, [r3, #0]
 8002176:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800217a:	2b00      	cmp	r3, #0
 800217c:	d00b      	beq.n	8002196 <HAL_RCCEx_PeriphCLKConfig+0x5be>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 800217e:	4b08      	ldr	r3, [pc, #32]	; (80021a0 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8002180:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002184:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 8002188:	687b      	ldr	r3, [r7, #4]
 800218a:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800218e:	4904      	ldr	r1, [pc, #16]	; (80021a0 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8002190:	4313      	orrs	r3, r2
 8002192:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    }
  }

#endif /* OCTOSPI1 || OCTOSPI2 */

  return status;
 8002196:	7cbb      	ldrb	r3, [r7, #18]
}
 8002198:	4618      	mov	r0, r3
 800219a:	3718      	adds	r7, #24
 800219c:	46bd      	mov	sp, r7
 800219e:	bd80      	pop	{r7, pc}
 80021a0:	40021000 	.word	0x40021000

080021a4 <RCCEx_PLLSAI1_Config>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *PllSai1, uint32_t Divider)
{
 80021a4:	b580      	push	{r7, lr}
 80021a6:	b084      	sub	sp, #16
 80021a8:	af00      	add	r7, sp, #0
 80021aa:	6078      	str	r0, [r7, #4]
 80021ac:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 80021ae:	2300      	movs	r3, #0
 80021b0:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI1M_VALUE(PllSai1->PLLSAI1M));
  assert_param(IS_RCC_PLLSAI1N_VALUE(PllSai1->PLLSAI1N));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PllSai1->PLLSAI1ClockOut));

  /* Check that PLLSAI1 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 80021b2:	4b73      	ldr	r3, [pc, #460]	; (8002380 <RCCEx_PLLSAI1_Config+0x1dc>)
 80021b4:	68db      	ldr	r3, [r3, #12]
 80021b6:	f003 0303 	and.w	r3, r3, #3
 80021ba:	2b00      	cmp	r3, #0
 80021bc:	d018      	beq.n	80021f0 <RCCEx_PLLSAI1_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
 80021be:	4b70      	ldr	r3, [pc, #448]	; (8002380 <RCCEx_PLLSAI1_Config+0x1dc>)
 80021c0:	68db      	ldr	r3, [r3, #12]
 80021c2:	f003 0203 	and.w	r2, r3, #3
 80021c6:	687b      	ldr	r3, [r7, #4]
 80021c8:	681b      	ldr	r3, [r3, #0]
 80021ca:	429a      	cmp	r2, r3
 80021cc:	d10d      	bne.n	80021ea <RCCEx_PLLSAI1_Config+0x46>
       ||
       (PllSai1->PLLSAI1Source == RCC_PLLSOURCE_NONE)
 80021ce:	687b      	ldr	r3, [r7, #4]
 80021d0:	681b      	ldr	r3, [r3, #0]
       ||
 80021d2:	2b00      	cmp	r3, #0
 80021d4:	d009      	beq.n	80021ea <RCCEx_PLLSAI1_Config+0x46>
#if !defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
 80021d6:	4b6a      	ldr	r3, [pc, #424]	; (8002380 <RCCEx_PLLSAI1_Config+0x1dc>)
 80021d8:	68db      	ldr	r3, [r3, #12]
 80021da:	091b      	lsrs	r3, r3, #4
 80021dc:	f003 0307 	and.w	r3, r3, #7
 80021e0:	1c5a      	adds	r2, r3, #1
 80021e2:	687b      	ldr	r3, [r7, #4]
 80021e4:	685b      	ldr	r3, [r3, #4]
       ||
 80021e6:	429a      	cmp	r2, r3
 80021e8:	d044      	beq.n	8002274 <RCCEx_PLLSAI1_Config+0xd0>
#endif
      )
    {
      status = HAL_ERROR;
 80021ea:	2301      	movs	r3, #1
 80021ec:	73fb      	strb	r3, [r7, #15]
 80021ee:	e041      	b.n	8002274 <RCCEx_PLLSAI1_Config+0xd0>
    }
  }
  else
  {
    /* Check PLLSAI1 clock source availability */
    switch(PllSai1->PLLSAI1Source)
 80021f0:	687b      	ldr	r3, [r7, #4]
 80021f2:	681b      	ldr	r3, [r3, #0]
 80021f4:	2b02      	cmp	r3, #2
 80021f6:	d00c      	beq.n	8002212 <RCCEx_PLLSAI1_Config+0x6e>
 80021f8:	2b03      	cmp	r3, #3
 80021fa:	d013      	beq.n	8002224 <RCCEx_PLLSAI1_Config+0x80>
 80021fc:	2b01      	cmp	r3, #1
 80021fe:	d120      	bne.n	8002242 <RCCEx_PLLSAI1_Config+0x9e>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 8002200:	4b5f      	ldr	r3, [pc, #380]	; (8002380 <RCCEx_PLLSAI1_Config+0x1dc>)
 8002202:	681b      	ldr	r3, [r3, #0]
 8002204:	f003 0302 	and.w	r3, r3, #2
 8002208:	2b00      	cmp	r3, #0
 800220a:	d11d      	bne.n	8002248 <RCCEx_PLLSAI1_Config+0xa4>
      {
        status = HAL_ERROR;
 800220c:	2301      	movs	r3, #1
 800220e:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8002210:	e01a      	b.n	8002248 <RCCEx_PLLSAI1_Config+0xa4>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8002212:	4b5b      	ldr	r3, [pc, #364]	; (8002380 <RCCEx_PLLSAI1_Config+0x1dc>)
 8002214:	681b      	ldr	r3, [r3, #0]
 8002216:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800221a:	2b00      	cmp	r3, #0
 800221c:	d116      	bne.n	800224c <RCCEx_PLLSAI1_Config+0xa8>
      {
        status = HAL_ERROR;
 800221e:	2301      	movs	r3, #1
 8002220:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8002222:	e013      	b.n	800224c <RCCEx_PLLSAI1_Config+0xa8>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 8002224:	4b56      	ldr	r3, [pc, #344]	; (8002380 <RCCEx_PLLSAI1_Config+0x1dc>)
 8002226:	681b      	ldr	r3, [r3, #0]
 8002228:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800222c:	2b00      	cmp	r3, #0
 800222e:	d10f      	bne.n	8002250 <RCCEx_PLLSAI1_Config+0xac>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 8002230:	4b53      	ldr	r3, [pc, #332]	; (8002380 <RCCEx_PLLSAI1_Config+0x1dc>)
 8002232:	681b      	ldr	r3, [r3, #0]
 8002234:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8002238:	2b00      	cmp	r3, #0
 800223a:	d109      	bne.n	8002250 <RCCEx_PLLSAI1_Config+0xac>
        {
          status = HAL_ERROR;
 800223c:	2301      	movs	r3, #1
 800223e:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8002240:	e006      	b.n	8002250 <RCCEx_PLLSAI1_Config+0xac>
    default:
      status = HAL_ERROR;
 8002242:	2301      	movs	r3, #1
 8002244:	73fb      	strb	r3, [r7, #15]
      break;
 8002246:	e004      	b.n	8002252 <RCCEx_PLLSAI1_Config+0xae>
      break;
 8002248:	bf00      	nop
 800224a:	e002      	b.n	8002252 <RCCEx_PLLSAI1_Config+0xae>
      break;
 800224c:	bf00      	nop
 800224e:	e000      	b.n	8002252 <RCCEx_PLLSAI1_Config+0xae>
      break;
 8002250:	bf00      	nop
    }

    if(status == HAL_OK)
 8002252:	7bfb      	ldrb	r3, [r7, #15]
 8002254:	2b00      	cmp	r3, #0
 8002256:	d10d      	bne.n	8002274 <RCCEx_PLLSAI1_Config+0xd0>
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
      /* Set PLLSAI1 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai1->PLLSAI1Source);
#else
      /* Set PLLSAI1 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai1->PLLSAI1Source | (PllSai1->PLLSAI1M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 8002258:	4b49      	ldr	r3, [pc, #292]	; (8002380 <RCCEx_PLLSAI1_Config+0x1dc>)
 800225a:	68db      	ldr	r3, [r3, #12]
 800225c:	f023 0273 	bic.w	r2, r3, #115	; 0x73
 8002260:	687b      	ldr	r3, [r7, #4]
 8002262:	6819      	ldr	r1, [r3, #0]
 8002264:	687b      	ldr	r3, [r7, #4]
 8002266:	685b      	ldr	r3, [r3, #4]
 8002268:	3b01      	subs	r3, #1
 800226a:	011b      	lsls	r3, r3, #4
 800226c:	430b      	orrs	r3, r1
 800226e:	4944      	ldr	r1, [pc, #272]	; (8002380 <RCCEx_PLLSAI1_Config+0x1dc>)
 8002270:	4313      	orrs	r3, r2
 8002272:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 8002274:	7bfb      	ldrb	r3, [r7, #15]
 8002276:	2b00      	cmp	r3, #0
 8002278:	d17d      	bne.n	8002376 <RCCEx_PLLSAI1_Config+0x1d2>
  {
    /* Disable the PLLSAI1 */
    __HAL_RCC_PLLSAI1_DISABLE();
 800227a:	4b41      	ldr	r3, [pc, #260]	; (8002380 <RCCEx_PLLSAI1_Config+0x1dc>)
 800227c:	681b      	ldr	r3, [r3, #0]
 800227e:	4a40      	ldr	r2, [pc, #256]	; (8002380 <RCCEx_PLLSAI1_Config+0x1dc>)
 8002280:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 8002284:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8002286:	f7fe f983 	bl	8000590 <HAL_GetTick>
 800228a:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 800228c:	e009      	b.n	80022a2 <RCCEx_PLLSAI1_Config+0xfe>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 800228e:	f7fe f97f 	bl	8000590 <HAL_GetTick>
 8002292:	4602      	mov	r2, r0
 8002294:	68bb      	ldr	r3, [r7, #8]
 8002296:	1ad3      	subs	r3, r2, r3
 8002298:	2b02      	cmp	r3, #2
 800229a:	d902      	bls.n	80022a2 <RCCEx_PLLSAI1_Config+0xfe>
      {
        status = HAL_TIMEOUT;
 800229c:	2303      	movs	r3, #3
 800229e:	73fb      	strb	r3, [r7, #15]
        break;
 80022a0:	e005      	b.n	80022ae <RCCEx_PLLSAI1_Config+0x10a>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 80022a2:	4b37      	ldr	r3, [pc, #220]	; (8002380 <RCCEx_PLLSAI1_Config+0x1dc>)
 80022a4:	681b      	ldr	r3, [r3, #0]
 80022a6:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 80022aa:	2b00      	cmp	r3, #0
 80022ac:	d1ef      	bne.n	800228e <RCCEx_PLLSAI1_Config+0xea>
      }
    }

    if(status == HAL_OK)
 80022ae:	7bfb      	ldrb	r3, [r7, #15]
 80022b0:	2b00      	cmp	r3, #0
 80022b2:	d160      	bne.n	8002376 <RCCEx_PLLSAI1_Config+0x1d2>
    {
      if(Divider == DIVIDER_P_UPDATE)
 80022b4:	683b      	ldr	r3, [r7, #0]
 80022b6:	2b00      	cmp	r3, #0
 80022b8:	d111      	bne.n	80022de <RCCEx_PLLSAI1_Config+0x13a>
        MODIFY_REG(RCC->PLLSAI1CFGR,
                   RCC_PLLSAI1CFGR_PLLSAI1N | RCC_PLLSAI1CFGR_PLLSAI1PDIV,
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (PllSai1->PLLSAI1P << RCC_PLLSAI1CFGR_PLLSAI1PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI1CFGR,
 80022ba:	4b31      	ldr	r3, [pc, #196]	; (8002380 <RCCEx_PLLSAI1_Config+0x1dc>)
 80022bc:	691b      	ldr	r3, [r3, #16]
 80022be:	f423 331f 	bic.w	r3, r3, #162816	; 0x27c00
 80022c2:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80022c6:	687a      	ldr	r2, [r7, #4]
 80022c8:	6892      	ldr	r2, [r2, #8]
 80022ca:	0211      	lsls	r1, r2, #8
 80022cc:	687a      	ldr	r2, [r7, #4]
 80022ce:	68d2      	ldr	r2, [r2, #12]
 80022d0:	0912      	lsrs	r2, r2, #4
 80022d2:	0452      	lsls	r2, r2, #17
 80022d4:	430a      	orrs	r2, r1
 80022d6:	492a      	ldr	r1, [pc, #168]	; (8002380 <RCCEx_PLLSAI1_Config+0x1dc>)
 80022d8:	4313      	orrs	r3, r2
 80022da:	610b      	str	r3, [r1, #16]
 80022dc:	e027      	b.n	800232e <RCCEx_PLLSAI1_Config+0x18a>
                   ((PllSai1->PLLSAI1P >> 4U) << RCC_PLLSAI1CFGR_PLLSAI1P_Pos));
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }
      else if(Divider == DIVIDER_Q_UPDATE)
 80022de:	683b      	ldr	r3, [r7, #0]
 80022e0:	2b01      	cmp	r3, #1
 80022e2:	d112      	bne.n	800230a <RCCEx_PLLSAI1_Config+0x166>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1Q >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1Q_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 80022e4:	4b26      	ldr	r3, [pc, #152]	; (8002380 <RCCEx_PLLSAI1_Config+0x1dc>)
 80022e6:	691b      	ldr	r3, [r3, #16]
 80022e8:	f423 03c0 	bic.w	r3, r3, #6291456	; 0x600000
 80022ec:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 80022f0:	687a      	ldr	r2, [r7, #4]
 80022f2:	6892      	ldr	r2, [r2, #8]
 80022f4:	0211      	lsls	r1, r2, #8
 80022f6:	687a      	ldr	r2, [r7, #4]
 80022f8:	6912      	ldr	r2, [r2, #16]
 80022fa:	0852      	lsrs	r2, r2, #1
 80022fc:	3a01      	subs	r2, #1
 80022fe:	0552      	lsls	r2, r2, #21
 8002300:	430a      	orrs	r2, r1
 8002302:	491f      	ldr	r1, [pc, #124]	; (8002380 <RCCEx_PLLSAI1_Config+0x1dc>)
 8002304:	4313      	orrs	r3, r2
 8002306:	610b      	str	r3, [r1, #16]
 8002308:	e011      	b.n	800232e <RCCEx_PLLSAI1_Config+0x18a>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 800230a:	4b1d      	ldr	r3, [pc, #116]	; (8002380 <RCCEx_PLLSAI1_Config+0x1dc>)
 800230c:	691b      	ldr	r3, [r3, #16]
 800230e:	f023 63c0 	bic.w	r3, r3, #100663296	; 0x6000000
 8002312:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 8002316:	687a      	ldr	r2, [r7, #4]
 8002318:	6892      	ldr	r2, [r2, #8]
 800231a:	0211      	lsls	r1, r2, #8
 800231c:	687a      	ldr	r2, [r7, #4]
 800231e:	6952      	ldr	r2, [r2, #20]
 8002320:	0852      	lsrs	r2, r2, #1
 8002322:	3a01      	subs	r2, #1
 8002324:	0652      	lsls	r2, r2, #25
 8002326:	430a      	orrs	r2, r1
 8002328:	4915      	ldr	r1, [pc, #84]	; (8002380 <RCCEx_PLLSAI1_Config+0x1dc>)
 800232a:	4313      	orrs	r3, r2
 800232c:	610b      	str	r3, [r1, #16]
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos));
#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
      __HAL_RCC_PLLSAI1_ENABLE();
 800232e:	4b14      	ldr	r3, [pc, #80]	; (8002380 <RCCEx_PLLSAI1_Config+0x1dc>)
 8002330:	681b      	ldr	r3, [r3, #0]
 8002332:	4a13      	ldr	r2, [pc, #76]	; (8002380 <RCCEx_PLLSAI1_Config+0x1dc>)
 8002334:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8002338:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800233a:	f7fe f929 	bl	8000590 <HAL_GetTick>
 800233e:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI1 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8002340:	e009      	b.n	8002356 <RCCEx_PLLSAI1_Config+0x1b2>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8002342:	f7fe f925 	bl	8000590 <HAL_GetTick>
 8002346:	4602      	mov	r2, r0
 8002348:	68bb      	ldr	r3, [r7, #8]
 800234a:	1ad3      	subs	r3, r2, r3
 800234c:	2b02      	cmp	r3, #2
 800234e:	d902      	bls.n	8002356 <RCCEx_PLLSAI1_Config+0x1b2>
        {
          status = HAL_TIMEOUT;
 8002350:	2303      	movs	r3, #3
 8002352:	73fb      	strb	r3, [r7, #15]
          break;
 8002354:	e005      	b.n	8002362 <RCCEx_PLLSAI1_Config+0x1be>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8002356:	4b0a      	ldr	r3, [pc, #40]	; (8002380 <RCCEx_PLLSAI1_Config+0x1dc>)
 8002358:	681b      	ldr	r3, [r3, #0]
 800235a:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800235e:	2b00      	cmp	r3, #0
 8002360:	d0ef      	beq.n	8002342 <RCCEx_PLLSAI1_Config+0x19e>
        }
      }

      if(status == HAL_OK)
 8002362:	7bfb      	ldrb	r3, [r7, #15]
 8002364:	2b00      	cmp	r3, #0
 8002366:	d106      	bne.n	8002376 <RCCEx_PLLSAI1_Config+0x1d2>
      {
        /* Configure the PLLSAI1 Clock output(s) */
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PllSai1->PLLSAI1ClockOut);
 8002368:	4b05      	ldr	r3, [pc, #20]	; (8002380 <RCCEx_PLLSAI1_Config+0x1dc>)
 800236a:	691a      	ldr	r2, [r3, #16]
 800236c:	687b      	ldr	r3, [r7, #4]
 800236e:	699b      	ldr	r3, [r3, #24]
 8002370:	4903      	ldr	r1, [pc, #12]	; (8002380 <RCCEx_PLLSAI1_Config+0x1dc>)
 8002372:	4313      	orrs	r3, r2
 8002374:	610b      	str	r3, [r1, #16]
      }
    }
  }

  return status;
 8002376:	7bfb      	ldrb	r3, [r7, #15]
}
 8002378:	4618      	mov	r0, r3
 800237a:	3710      	adds	r7, #16
 800237c:	46bd      	mov	sp, r7
 800237e:	bd80      	pop	{r7, pc}
 8002380:	40021000 	.word	0x40021000

08002384 <RCCEx_PLLSAI2_Config>:
  * @note   PLLSAI2 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI2_Config(RCC_PLLSAI2InitTypeDef *PllSai2, uint32_t Divider)
{
 8002384:	b580      	push	{r7, lr}
 8002386:	b084      	sub	sp, #16
 8002388:	af00      	add	r7, sp, #0
 800238a:	6078      	str	r0, [r7, #4]
 800238c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 800238e:	2300      	movs	r3, #0
 8002390:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI2M_VALUE(PllSai2->PLLSAI2M));
  assert_param(IS_RCC_PLLSAI2N_VALUE(PllSai2->PLLSAI2N));
  assert_param(IS_RCC_PLLSAI2CLOCKOUT_VALUE(PllSai2->PLLSAI2ClockOut));

  /* Check that PLLSAI2 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 8002392:	4b68      	ldr	r3, [pc, #416]	; (8002534 <RCCEx_PLLSAI2_Config+0x1b0>)
 8002394:	68db      	ldr	r3, [r3, #12]
 8002396:	f003 0303 	and.w	r3, r3, #3
 800239a:	2b00      	cmp	r3, #0
 800239c:	d018      	beq.n	80023d0 <RCCEx_PLLSAI2_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai2->PLLSAI2Source)
 800239e:	4b65      	ldr	r3, [pc, #404]	; (8002534 <RCCEx_PLLSAI2_Config+0x1b0>)
 80023a0:	68db      	ldr	r3, [r3, #12]
 80023a2:	f003 0203 	and.w	r2, r3, #3
 80023a6:	687b      	ldr	r3, [r7, #4]
 80023a8:	681b      	ldr	r3, [r3, #0]
 80023aa:	429a      	cmp	r2, r3
 80023ac:	d10d      	bne.n	80023ca <RCCEx_PLLSAI2_Config+0x46>
       ||
       (PllSai2->PLLSAI2Source == RCC_PLLSOURCE_NONE)
 80023ae:	687b      	ldr	r3, [r7, #4]
 80023b0:	681b      	ldr	r3, [r3, #0]
       ||
 80023b2:	2b00      	cmp	r3, #0
 80023b4:	d009      	beq.n	80023ca <RCCEx_PLLSAI2_Config+0x46>
#if !defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai2->PLLSAI2M)
 80023b6:	4b5f      	ldr	r3, [pc, #380]	; (8002534 <RCCEx_PLLSAI2_Config+0x1b0>)
 80023b8:	68db      	ldr	r3, [r3, #12]
 80023ba:	091b      	lsrs	r3, r3, #4
 80023bc:	f003 0307 	and.w	r3, r3, #7
 80023c0:	1c5a      	adds	r2, r3, #1
 80023c2:	687b      	ldr	r3, [r7, #4]
 80023c4:	685b      	ldr	r3, [r3, #4]
       ||
 80023c6:	429a      	cmp	r2, r3
 80023c8:	d044      	beq.n	8002454 <RCCEx_PLLSAI2_Config+0xd0>
#endif
      )
    {
      status = HAL_ERROR;
 80023ca:	2301      	movs	r3, #1
 80023cc:	73fb      	strb	r3, [r7, #15]
 80023ce:	e041      	b.n	8002454 <RCCEx_PLLSAI2_Config+0xd0>
    }
  }
  else
  {
    /* Check PLLSAI2 clock source availability */
    switch(PllSai2->PLLSAI2Source)
 80023d0:	687b      	ldr	r3, [r7, #4]
 80023d2:	681b      	ldr	r3, [r3, #0]
 80023d4:	2b02      	cmp	r3, #2
 80023d6:	d00c      	beq.n	80023f2 <RCCEx_PLLSAI2_Config+0x6e>
 80023d8:	2b03      	cmp	r3, #3
 80023da:	d013      	beq.n	8002404 <RCCEx_PLLSAI2_Config+0x80>
 80023dc:	2b01      	cmp	r3, #1
 80023de:	d120      	bne.n	8002422 <RCCEx_PLLSAI2_Config+0x9e>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 80023e0:	4b54      	ldr	r3, [pc, #336]	; (8002534 <RCCEx_PLLSAI2_Config+0x1b0>)
 80023e2:	681b      	ldr	r3, [r3, #0]
 80023e4:	f003 0302 	and.w	r3, r3, #2
 80023e8:	2b00      	cmp	r3, #0
 80023ea:	d11d      	bne.n	8002428 <RCCEx_PLLSAI2_Config+0xa4>
      {
        status = HAL_ERROR;
 80023ec:	2301      	movs	r3, #1
 80023ee:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80023f0:	e01a      	b.n	8002428 <RCCEx_PLLSAI2_Config+0xa4>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 80023f2:	4b50      	ldr	r3, [pc, #320]	; (8002534 <RCCEx_PLLSAI2_Config+0x1b0>)
 80023f4:	681b      	ldr	r3, [r3, #0]
 80023f6:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80023fa:	2b00      	cmp	r3, #0
 80023fc:	d116      	bne.n	800242c <RCCEx_PLLSAI2_Config+0xa8>
      {
        status = HAL_ERROR;
 80023fe:	2301      	movs	r3, #1
 8002400:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8002402:	e013      	b.n	800242c <RCCEx_PLLSAI2_Config+0xa8>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 8002404:	4b4b      	ldr	r3, [pc, #300]	; (8002534 <RCCEx_PLLSAI2_Config+0x1b0>)
 8002406:	681b      	ldr	r3, [r3, #0]
 8002408:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800240c:	2b00      	cmp	r3, #0
 800240e:	d10f      	bne.n	8002430 <RCCEx_PLLSAI2_Config+0xac>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 8002410:	4b48      	ldr	r3, [pc, #288]	; (8002534 <RCCEx_PLLSAI2_Config+0x1b0>)
 8002412:	681b      	ldr	r3, [r3, #0]
 8002414:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8002418:	2b00      	cmp	r3, #0
 800241a:	d109      	bne.n	8002430 <RCCEx_PLLSAI2_Config+0xac>
        {
          status = HAL_ERROR;
 800241c:	2301      	movs	r3, #1
 800241e:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8002420:	e006      	b.n	8002430 <RCCEx_PLLSAI2_Config+0xac>
    default:
      status = HAL_ERROR;
 8002422:	2301      	movs	r3, #1
 8002424:	73fb      	strb	r3, [r7, #15]
      break;
 8002426:	e004      	b.n	8002432 <RCCEx_PLLSAI2_Config+0xae>
      break;
 8002428:	bf00      	nop
 800242a:	e002      	b.n	8002432 <RCCEx_PLLSAI2_Config+0xae>
      break;
 800242c:	bf00      	nop
 800242e:	e000      	b.n	8002432 <RCCEx_PLLSAI2_Config+0xae>
      break;
 8002430:	bf00      	nop
    }

    if(status == HAL_OK)
 8002432:	7bfb      	ldrb	r3, [r7, #15]
 8002434:	2b00      	cmp	r3, #0
 8002436:	d10d      	bne.n	8002454 <RCCEx_PLLSAI2_Config+0xd0>
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
      /* Set PLLSAI2 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai2->PLLSAI2Source);
#else
      /* Set PLLSAI2 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai2->PLLSAI2Source | (PllSai2->PLLSAI2M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 8002438:	4b3e      	ldr	r3, [pc, #248]	; (8002534 <RCCEx_PLLSAI2_Config+0x1b0>)
 800243a:	68db      	ldr	r3, [r3, #12]
 800243c:	f023 0273 	bic.w	r2, r3, #115	; 0x73
 8002440:	687b      	ldr	r3, [r7, #4]
 8002442:	6819      	ldr	r1, [r3, #0]
 8002444:	687b      	ldr	r3, [r7, #4]
 8002446:	685b      	ldr	r3, [r3, #4]
 8002448:	3b01      	subs	r3, #1
 800244a:	011b      	lsls	r3, r3, #4
 800244c:	430b      	orrs	r3, r1
 800244e:	4939      	ldr	r1, [pc, #228]	; (8002534 <RCCEx_PLLSAI2_Config+0x1b0>)
 8002450:	4313      	orrs	r3, r2
 8002452:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 8002454:	7bfb      	ldrb	r3, [r7, #15]
 8002456:	2b00      	cmp	r3, #0
 8002458:	d167      	bne.n	800252a <RCCEx_PLLSAI2_Config+0x1a6>
  {
    /* Disable the PLLSAI2 */
    __HAL_RCC_PLLSAI2_DISABLE();
 800245a:	4b36      	ldr	r3, [pc, #216]	; (8002534 <RCCEx_PLLSAI2_Config+0x1b0>)
 800245c:	681b      	ldr	r3, [r3, #0]
 800245e:	4a35      	ldr	r2, [pc, #212]	; (8002534 <RCCEx_PLLSAI2_Config+0x1b0>)
 8002460:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8002464:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8002466:	f7fe f893 	bl	8000590 <HAL_GetTick>
 800246a:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI2 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 800246c:	e009      	b.n	8002482 <RCCEx_PLLSAI2_Config+0xfe>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 800246e:	f7fe f88f 	bl	8000590 <HAL_GetTick>
 8002472:	4602      	mov	r2, r0
 8002474:	68bb      	ldr	r3, [r7, #8]
 8002476:	1ad3      	subs	r3, r2, r3
 8002478:	2b02      	cmp	r3, #2
 800247a:	d902      	bls.n	8002482 <RCCEx_PLLSAI2_Config+0xfe>
      {
        status = HAL_TIMEOUT;
 800247c:	2303      	movs	r3, #3
 800247e:	73fb      	strb	r3, [r7, #15]
        break;
 8002480:	e005      	b.n	800248e <RCCEx_PLLSAI2_Config+0x10a>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 8002482:	4b2c      	ldr	r3, [pc, #176]	; (8002534 <RCCEx_PLLSAI2_Config+0x1b0>)
 8002484:	681b      	ldr	r3, [r3, #0]
 8002486:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 800248a:	2b00      	cmp	r3, #0
 800248c:	d1ef      	bne.n	800246e <RCCEx_PLLSAI2_Config+0xea>
      }
    }

    if(status == HAL_OK)
 800248e:	7bfb      	ldrb	r3, [r7, #15]
 8002490:	2b00      	cmp	r3, #0
 8002492:	d14a      	bne.n	800252a <RCCEx_PLLSAI2_Config+0x1a6>
    {
      if(Divider == DIVIDER_P_UPDATE)
 8002494:	683b      	ldr	r3, [r7, #0]
 8002496:	2b00      	cmp	r3, #0
 8002498:	d111      	bne.n	80024be <RCCEx_PLLSAI2_Config+0x13a>
        MODIFY_REG(RCC->PLLSAI2CFGR,
                   RCC_PLLSAI2CFGR_PLLSAI2N | RCC_PLLSAI2CFGR_PLLSAI2PDIV,
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (PllSai2->PLLSAI2P << RCC_PLLSAI2CFGR_PLLSAI2PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI2CFGR,
 800249a:	4b26      	ldr	r3, [pc, #152]	; (8002534 <RCCEx_PLLSAI2_Config+0x1b0>)
 800249c:	695b      	ldr	r3, [r3, #20]
 800249e:	f423 331f 	bic.w	r3, r3, #162816	; 0x27c00
 80024a2:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80024a6:	687a      	ldr	r2, [r7, #4]
 80024a8:	6892      	ldr	r2, [r2, #8]
 80024aa:	0211      	lsls	r1, r2, #8
 80024ac:	687a      	ldr	r2, [r7, #4]
 80024ae:	68d2      	ldr	r2, [r2, #12]
 80024b0:	0912      	lsrs	r2, r2, #4
 80024b2:	0452      	lsls	r2, r2, #17
 80024b4:	430a      	orrs	r2, r1
 80024b6:	491f      	ldr	r1, [pc, #124]	; (8002534 <RCCEx_PLLSAI2_Config+0x1b0>)
 80024b8:	4313      	orrs	r3, r2
 80024ba:	614b      	str	r3, [r1, #20]
 80024bc:	e011      	b.n	80024e2 <RCCEx_PLLSAI2_Config+0x15e>
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos) |
                   ((PllSai2->PLLSAI2M - 1U) << RCC_PLLSAI2CFGR_PLLSAI2M_Pos));
#else
        /* Configure the PLLSAI2 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI2CFGR,
 80024be:	4b1d      	ldr	r3, [pc, #116]	; (8002534 <RCCEx_PLLSAI2_Config+0x1b0>)
 80024c0:	695b      	ldr	r3, [r3, #20]
 80024c2:	f023 63c0 	bic.w	r3, r3, #100663296	; 0x6000000
 80024c6:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 80024ca:	687a      	ldr	r2, [r7, #4]
 80024cc:	6892      	ldr	r2, [r2, #8]
 80024ce:	0211      	lsls	r1, r2, #8
 80024d0:	687a      	ldr	r2, [r7, #4]
 80024d2:	6912      	ldr	r2, [r2, #16]
 80024d4:	0852      	lsrs	r2, r2, #1
 80024d6:	3a01      	subs	r2, #1
 80024d8:	0652      	lsls	r2, r2, #25
 80024da:	430a      	orrs	r2, r1
 80024dc:	4915      	ldr	r1, [pc, #84]	; (8002534 <RCCEx_PLLSAI2_Config+0x1b0>)
 80024de:	4313      	orrs	r3, r2
 80024e0:	614b      	str	r3, [r1, #20]
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos));
#endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI2 again by setting PLLSAI2ON to 1*/
      __HAL_RCC_PLLSAI2_ENABLE();
 80024e2:	4b14      	ldr	r3, [pc, #80]	; (8002534 <RCCEx_PLLSAI2_Config+0x1b0>)
 80024e4:	681b      	ldr	r3, [r3, #0]
 80024e6:	4a13      	ldr	r2, [pc, #76]	; (8002534 <RCCEx_PLLSAI2_Config+0x1b0>)
 80024e8:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80024ec:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80024ee:	f7fe f84f 	bl	8000590 <HAL_GetTick>
 80024f2:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI2 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 80024f4:	e009      	b.n	800250a <RCCEx_PLLSAI2_Config+0x186>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 80024f6:	f7fe f84b 	bl	8000590 <HAL_GetTick>
 80024fa:	4602      	mov	r2, r0
 80024fc:	68bb      	ldr	r3, [r7, #8]
 80024fe:	1ad3      	subs	r3, r2, r3
 8002500:	2b02      	cmp	r3, #2
 8002502:	d902      	bls.n	800250a <RCCEx_PLLSAI2_Config+0x186>
        {
          status = HAL_TIMEOUT;
 8002504:	2303      	movs	r3, #3
 8002506:	73fb      	strb	r3, [r7, #15]
          break;
 8002508:	e005      	b.n	8002516 <RCCEx_PLLSAI2_Config+0x192>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 800250a:	4b0a      	ldr	r3, [pc, #40]	; (8002534 <RCCEx_PLLSAI2_Config+0x1b0>)
 800250c:	681b      	ldr	r3, [r3, #0]
 800250e:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8002512:	2b00      	cmp	r3, #0
 8002514:	d0ef      	beq.n	80024f6 <RCCEx_PLLSAI2_Config+0x172>
        }
      }

      if(status == HAL_OK)
 8002516:	7bfb      	ldrb	r3, [r7, #15]
 8002518:	2b00      	cmp	r3, #0
 800251a:	d106      	bne.n	800252a <RCCEx_PLLSAI2_Config+0x1a6>
      {
        /* Configure the PLLSAI2 Clock output(s) */
        __HAL_RCC_PLLSAI2CLKOUT_ENABLE(PllSai2->PLLSAI2ClockOut);
 800251c:	4b05      	ldr	r3, [pc, #20]	; (8002534 <RCCEx_PLLSAI2_Config+0x1b0>)
 800251e:	695a      	ldr	r2, [r3, #20]
 8002520:	687b      	ldr	r3, [r7, #4]
 8002522:	695b      	ldr	r3, [r3, #20]
 8002524:	4903      	ldr	r1, [pc, #12]	; (8002534 <RCCEx_PLLSAI2_Config+0x1b0>)
 8002526:	4313      	orrs	r3, r2
 8002528:	614b      	str	r3, [r1, #20]
      }
    }
  }

  return status;
 800252a:	7bfb      	ldrb	r3, [r7, #15]
}
 800252c:	4618      	mov	r0, r3
 800252e:	3710      	adds	r7, #16
 8002530:	46bd      	mov	sp, r7
 8002532:	bd80      	pop	{r7, pc}
 8002534:	40021000 	.word	0x40021000

08002538 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8002538:	b580      	push	{r7, lr}
 800253a:	b082      	sub	sp, #8
 800253c:	af00      	add	r7, sp, #0
 800253e:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8002540:	687b      	ldr	r3, [r7, #4]
 8002542:	2b00      	cmp	r3, #0
 8002544:	d101      	bne.n	800254a <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8002546:	2301      	movs	r3, #1
 8002548:	e040      	b.n	80025cc <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 800254a:	687b      	ldr	r3, [r7, #4]
 800254c:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800254e:	2b00      	cmp	r3, #0
 8002550:	d106      	bne.n	8002560 <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8002552:	687b      	ldr	r3, [r7, #4]
 8002554:	2200      	movs	r2, #0
 8002556:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800255a:	6878      	ldr	r0, [r7, #4]
 800255c:	f001 fef4 	bl	8004348 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8002560:	687b      	ldr	r3, [r7, #4]
 8002562:	2224      	movs	r2, #36	; 0x24
 8002564:	675a      	str	r2, [r3, #116]	; 0x74

  __HAL_UART_DISABLE(huart);
 8002566:	687b      	ldr	r3, [r7, #4]
 8002568:	681b      	ldr	r3, [r3, #0]
 800256a:	681a      	ldr	r2, [r3, #0]
 800256c:	687b      	ldr	r3, [r7, #4]
 800256e:	681b      	ldr	r3, [r3, #0]
 8002570:	f022 0201 	bic.w	r2, r2, #1
 8002574:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8002576:	6878      	ldr	r0, [r7, #4]
 8002578:	f000 fa1c 	bl	80029b4 <UART_SetConfig>
 800257c:	4603      	mov	r3, r0
 800257e:	2b01      	cmp	r3, #1
 8002580:	d101      	bne.n	8002586 <HAL_UART_Init+0x4e>
  {
    return HAL_ERROR;
 8002582:	2301      	movs	r3, #1
 8002584:	e022      	b.n	80025cc <HAL_UART_Init+0x94>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8002586:	687b      	ldr	r3, [r7, #4]
 8002588:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800258a:	2b00      	cmp	r3, #0
 800258c:	d002      	beq.n	8002594 <HAL_UART_Init+0x5c>
  {
    UART_AdvFeatureConfig(huart);
 800258e:	6878      	ldr	r0, [r7, #4]
 8002590:	f000 fd58 	bl	8003044 <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8002594:	687b      	ldr	r3, [r7, #4]
 8002596:	681b      	ldr	r3, [r3, #0]
 8002598:	685a      	ldr	r2, [r3, #4]
 800259a:	687b      	ldr	r3, [r7, #4]
 800259c:	681b      	ldr	r3, [r3, #0]
 800259e:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 80025a2:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80025a4:	687b      	ldr	r3, [r7, #4]
 80025a6:	681b      	ldr	r3, [r3, #0]
 80025a8:	689a      	ldr	r2, [r3, #8]
 80025aa:	687b      	ldr	r3, [r7, #4]
 80025ac:	681b      	ldr	r3, [r3, #0]
 80025ae:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 80025b2:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 80025b4:	687b      	ldr	r3, [r7, #4]
 80025b6:	681b      	ldr	r3, [r3, #0]
 80025b8:	681a      	ldr	r2, [r3, #0]
 80025ba:	687b      	ldr	r3, [r7, #4]
 80025bc:	681b      	ldr	r3, [r3, #0]
 80025be:	f042 0201 	orr.w	r2, r2, #1
 80025c2:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 80025c4:	6878      	ldr	r0, [r7, #4]
 80025c6:	f000 fddf 	bl	8003188 <UART_CheckIdleState>
 80025ca:	4603      	mov	r3, r0
}
 80025cc:	4618      	mov	r0, r3
 80025ce:	3708      	adds	r7, #8
 80025d0:	46bd      	mov	sp, r7
 80025d2:	bd80      	pop	{r7, pc}

080025d4 <HAL_UART_Receive_IT>:
  * @param pData Pointer to data buffer.
  * @param Size  Amount of data to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80025d4:	b480      	push	{r7}
 80025d6:	b085      	sub	sp, #20
 80025d8:	af00      	add	r7, sp, #0
 80025da:	60f8      	str	r0, [r7, #12]
 80025dc:	60b9      	str	r1, [r7, #8]
 80025de:	4613      	mov	r3, r2
 80025e0:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 80025e2:	68fb      	ldr	r3, [r7, #12]
 80025e4:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 80025e6:	2b20      	cmp	r3, #32
 80025e8:	f040 808a 	bne.w	8002700 <HAL_UART_Receive_IT+0x12c>
  {
    if ((pData == NULL) || (Size == 0U))
 80025ec:	68bb      	ldr	r3, [r7, #8]
 80025ee:	2b00      	cmp	r3, #0
 80025f0:	d002      	beq.n	80025f8 <HAL_UART_Receive_IT+0x24>
 80025f2:	88fb      	ldrh	r3, [r7, #6]
 80025f4:	2b00      	cmp	r3, #0
 80025f6:	d101      	bne.n	80025fc <HAL_UART_Receive_IT+0x28>
    {
      return HAL_ERROR;
 80025f8:	2301      	movs	r3, #1
 80025fa:	e082      	b.n	8002702 <HAL_UART_Receive_IT+0x12e>
    }

    __HAL_LOCK(huart);
 80025fc:	68fb      	ldr	r3, [r7, #12]
 80025fe:	f893 3070 	ldrb.w	r3, [r3, #112]	; 0x70
 8002602:	2b01      	cmp	r3, #1
 8002604:	d101      	bne.n	800260a <HAL_UART_Receive_IT+0x36>
 8002606:	2302      	movs	r3, #2
 8002608:	e07b      	b.n	8002702 <HAL_UART_Receive_IT+0x12e>
 800260a:	68fb      	ldr	r3, [r7, #12]
 800260c:	2201      	movs	r2, #1
 800260e:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

    huart->pRxBuffPtr  = pData;
 8002612:	68fb      	ldr	r3, [r7, #12]
 8002614:	68ba      	ldr	r2, [r7, #8]
 8002616:	655a      	str	r2, [r3, #84]	; 0x54
    huart->RxXferSize  = Size;
 8002618:	68fb      	ldr	r3, [r7, #12]
 800261a:	88fa      	ldrh	r2, [r7, #6]
 800261c:	f8a3 2058 	strh.w	r2, [r3, #88]	; 0x58
    huart->RxXferCount = Size;
 8002620:	68fb      	ldr	r3, [r7, #12]
 8002622:	88fa      	ldrh	r2, [r7, #6]
 8002624:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a
    huart->RxISR       = NULL;
 8002628:	68fb      	ldr	r3, [r7, #12]
 800262a:	2200      	movs	r2, #0
 800262c:	661a      	str	r2, [r3, #96]	; 0x60

    /* Computation of UART mask to apply to RDR register */
    UART_MASK_COMPUTATION(huart);
 800262e:	68fb      	ldr	r3, [r7, #12]
 8002630:	689b      	ldr	r3, [r3, #8]
 8002632:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002636:	d10e      	bne.n	8002656 <HAL_UART_Receive_IT+0x82>
 8002638:	68fb      	ldr	r3, [r7, #12]
 800263a:	691b      	ldr	r3, [r3, #16]
 800263c:	2b00      	cmp	r3, #0
 800263e:	d105      	bne.n	800264c <HAL_UART_Receive_IT+0x78>
 8002640:	68fb      	ldr	r3, [r7, #12]
 8002642:	f240 12ff 	movw	r2, #511	; 0x1ff
 8002646:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 800264a:	e02d      	b.n	80026a8 <HAL_UART_Receive_IT+0xd4>
 800264c:	68fb      	ldr	r3, [r7, #12]
 800264e:	22ff      	movs	r2, #255	; 0xff
 8002650:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 8002654:	e028      	b.n	80026a8 <HAL_UART_Receive_IT+0xd4>
 8002656:	68fb      	ldr	r3, [r7, #12]
 8002658:	689b      	ldr	r3, [r3, #8]
 800265a:	2b00      	cmp	r3, #0
 800265c:	d10d      	bne.n	800267a <HAL_UART_Receive_IT+0xa6>
 800265e:	68fb      	ldr	r3, [r7, #12]
 8002660:	691b      	ldr	r3, [r3, #16]
 8002662:	2b00      	cmp	r3, #0
 8002664:	d104      	bne.n	8002670 <HAL_UART_Receive_IT+0x9c>
 8002666:	68fb      	ldr	r3, [r7, #12]
 8002668:	22ff      	movs	r2, #255	; 0xff
 800266a:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 800266e:	e01b      	b.n	80026a8 <HAL_UART_Receive_IT+0xd4>
 8002670:	68fb      	ldr	r3, [r7, #12]
 8002672:	227f      	movs	r2, #127	; 0x7f
 8002674:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 8002678:	e016      	b.n	80026a8 <HAL_UART_Receive_IT+0xd4>
 800267a:	68fb      	ldr	r3, [r7, #12]
 800267c:	689b      	ldr	r3, [r3, #8]
 800267e:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8002682:	d10d      	bne.n	80026a0 <HAL_UART_Receive_IT+0xcc>
 8002684:	68fb      	ldr	r3, [r7, #12]
 8002686:	691b      	ldr	r3, [r3, #16]
 8002688:	2b00      	cmp	r3, #0
 800268a:	d104      	bne.n	8002696 <HAL_UART_Receive_IT+0xc2>
 800268c:	68fb      	ldr	r3, [r7, #12]
 800268e:	227f      	movs	r2, #127	; 0x7f
 8002690:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 8002694:	e008      	b.n	80026a8 <HAL_UART_Receive_IT+0xd4>
 8002696:	68fb      	ldr	r3, [r7, #12]
 8002698:	223f      	movs	r2, #63	; 0x3f
 800269a:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 800269e:	e003      	b.n	80026a8 <HAL_UART_Receive_IT+0xd4>
 80026a0:	68fb      	ldr	r3, [r7, #12]
 80026a2:	2200      	movs	r2, #0
 80026a4:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80026a8:	68fb      	ldr	r3, [r7, #12]
 80026aa:	2200      	movs	r2, #0
 80026ac:	67da      	str	r2, [r3, #124]	; 0x7c
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 80026ae:	68fb      	ldr	r3, [r7, #12]
 80026b0:	2222      	movs	r2, #34	; 0x22
 80026b2:	679a      	str	r2, [r3, #120]	; 0x78

    /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
    SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80026b4:	68fb      	ldr	r3, [r7, #12]
 80026b6:	681b      	ldr	r3, [r3, #0]
 80026b8:	689a      	ldr	r2, [r3, #8]
 80026ba:	68fb      	ldr	r3, [r7, #12]
 80026bc:	681b      	ldr	r3, [r3, #0]
 80026be:	f042 0201 	orr.w	r2, r2, #1
 80026c2:	609a      	str	r2, [r3, #8]
      /* Enable the UART Parity Error interrupt and Data Register Not Empty interrupt */
      SET_BIT(huart->Instance->CR1, USART_CR1_PEIE | USART_CR1_RXNEIE_RXFNEIE);
    }
#else
    /* Set the Rx ISR function pointer according to the data word length */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80026c4:	68fb      	ldr	r3, [r7, #12]
 80026c6:	689b      	ldr	r3, [r3, #8]
 80026c8:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80026cc:	d107      	bne.n	80026de <HAL_UART_Receive_IT+0x10a>
 80026ce:	68fb      	ldr	r3, [r7, #12]
 80026d0:	691b      	ldr	r3, [r3, #16]
 80026d2:	2b00      	cmp	r3, #0
 80026d4:	d103      	bne.n	80026de <HAL_UART_Receive_IT+0x10a>
    {
      huart->RxISR = UART_RxISR_16BIT;
 80026d6:	68fb      	ldr	r3, [r7, #12]
 80026d8:	4a0d      	ldr	r2, [pc, #52]	; (8002710 <HAL_UART_Receive_IT+0x13c>)
 80026da:	661a      	str	r2, [r3, #96]	; 0x60
 80026dc:	e002      	b.n	80026e4 <HAL_UART_Receive_IT+0x110>
    }
    else
    {
      huart->RxISR = UART_RxISR_8BIT;
 80026de:	68fb      	ldr	r3, [r7, #12]
 80026e0:	4a0c      	ldr	r2, [pc, #48]	; (8002714 <HAL_UART_Receive_IT+0x140>)
 80026e2:	661a      	str	r2, [r3, #96]	; 0x60
    }

    __HAL_UNLOCK(huart);
 80026e4:	68fb      	ldr	r3, [r7, #12]
 80026e6:	2200      	movs	r2, #0
 80026e8:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

    /* Enable the UART Parity Error interrupt and Data Register Not Empty interrupt */
    SET_BIT(huart->Instance->CR1, USART_CR1_PEIE | USART_CR1_RXNEIE);
 80026ec:	68fb      	ldr	r3, [r7, #12]
 80026ee:	681b      	ldr	r3, [r3, #0]
 80026f0:	681a      	ldr	r2, [r3, #0]
 80026f2:	68fb      	ldr	r3, [r7, #12]
 80026f4:	681b      	ldr	r3, [r3, #0]
 80026f6:	f442 7290 	orr.w	r2, r2, #288	; 0x120
 80026fa:	601a      	str	r2, [r3, #0]
#endif /* USART_CR1_FIFOEN */

    return HAL_OK;
 80026fc:	2300      	movs	r3, #0
 80026fe:	e000      	b.n	8002702 <HAL_UART_Receive_IT+0x12e>
  }
  else
  {
    return HAL_BUSY;
 8002700:	2302      	movs	r3, #2
  }
}
 8002702:	4618      	mov	r0, r3
 8002704:	3714      	adds	r7, #20
 8002706:	46bd      	mov	sp, r7
 8002708:	f85d 7b04 	ldr.w	r7, [sp], #4
 800270c:	4770      	bx	lr
 800270e:	bf00      	nop
 8002710:	080033eb 	.word	0x080033eb
 8002714:	08003341 	.word	0x08003341

08002718 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8002718:	b580      	push	{r7, lr}
 800271a:	b088      	sub	sp, #32
 800271c:	af00      	add	r7, sp, #0
 800271e:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 8002720:	687b      	ldr	r3, [r7, #4]
 8002722:	681b      	ldr	r3, [r3, #0]
 8002724:	69db      	ldr	r3, [r3, #28]
 8002726:	61fb      	str	r3, [r7, #28]
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8002728:	687b      	ldr	r3, [r7, #4]
 800272a:	681b      	ldr	r3, [r3, #0]
 800272c:	681b      	ldr	r3, [r3, #0]
 800272e:	61bb      	str	r3, [r7, #24]
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8002730:	687b      	ldr	r3, [r7, #4]
 8002732:	681b      	ldr	r3, [r3, #0]
 8002734:	689b      	ldr	r3, [r3, #8]
 8002736:	617b      	str	r3, [r7, #20]

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE));
 8002738:	69fb      	ldr	r3, [r7, #28]
 800273a:	f003 030f 	and.w	r3, r3, #15
 800273e:	613b      	str	r3, [r7, #16]
  if (errorflags == 0U)
 8002740:	693b      	ldr	r3, [r7, #16]
 8002742:	2b00      	cmp	r3, #0
 8002744:	d113      	bne.n	800276e <HAL_UART_IRQHandler+0x56>
#if defined(USART_CR1_FIFOEN)
    if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
            || ((cr3its & USART_CR3_RXFTIE) != 0U)))
#else
    if (((isrflags & USART_ISR_RXNE) != 0U)
 8002746:	69fb      	ldr	r3, [r7, #28]
 8002748:	f003 0320 	and.w	r3, r3, #32
 800274c:	2b00      	cmp	r3, #0
 800274e:	d00e      	beq.n	800276e <HAL_UART_IRQHandler+0x56>
        && ((cr1its & USART_CR1_RXNEIE) != 0U))
 8002750:	69bb      	ldr	r3, [r7, #24]
 8002752:	f003 0320 	and.w	r3, r3, #32
 8002756:	2b00      	cmp	r3, #0
 8002758:	d009      	beq.n	800276e <HAL_UART_IRQHandler+0x56>
#endif /* USART_CR1_FIFOEN */
    {
      if (huart->RxISR != NULL)
 800275a:	687b      	ldr	r3, [r7, #4]
 800275c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800275e:	2b00      	cmp	r3, #0
 8002760:	f000 80ff 	beq.w	8002962 <HAL_UART_IRQHandler+0x24a>
      {
        huart->RxISR(huart);
 8002764:	687b      	ldr	r3, [r7, #4]
 8002766:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002768:	6878      	ldr	r0, [r7, #4]
 800276a:	4798      	blx	r3
      }
      return;
 800276c:	e0f9      	b.n	8002962 <HAL_UART_IRQHandler+0x24a>
#if defined(USART_CR1_FIFOEN)
  if ((errorflags != 0U)
      && ((((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
           || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE)) != 0U))))
#else
  if ((errorflags != 0U)
 800276e:	693b      	ldr	r3, [r7, #16]
 8002770:	2b00      	cmp	r3, #0
 8002772:	f000 80c1 	beq.w	80028f8 <HAL_UART_IRQHandler+0x1e0>
      && (((cr3its & USART_CR3_EIE) != 0U)
 8002776:	697b      	ldr	r3, [r7, #20]
 8002778:	f003 0301 	and.w	r3, r3, #1
 800277c:	2b00      	cmp	r3, #0
 800277e:	d105      	bne.n	800278c <HAL_UART_IRQHandler+0x74>
          || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != 0U)))
 8002780:	69bb      	ldr	r3, [r7, #24]
 8002782:	f403 7390 	and.w	r3, r3, #288	; 0x120
 8002786:	2b00      	cmp	r3, #0
 8002788:	f000 80b6 	beq.w	80028f8 <HAL_UART_IRQHandler+0x1e0>
#endif /* USART_CR1_FIFOEN */
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 800278c:	69fb      	ldr	r3, [r7, #28]
 800278e:	f003 0301 	and.w	r3, r3, #1
 8002792:	2b00      	cmp	r3, #0
 8002794:	d00e      	beq.n	80027b4 <HAL_UART_IRQHandler+0x9c>
 8002796:	69bb      	ldr	r3, [r7, #24]
 8002798:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800279c:	2b00      	cmp	r3, #0
 800279e:	d009      	beq.n	80027b4 <HAL_UART_IRQHandler+0x9c>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 80027a0:	687b      	ldr	r3, [r7, #4]
 80027a2:	681b      	ldr	r3, [r3, #0]
 80027a4:	2201      	movs	r2, #1
 80027a6:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 80027a8:	687b      	ldr	r3, [r7, #4]
 80027aa:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80027ac:	f043 0201 	orr.w	r2, r3, #1
 80027b0:	687b      	ldr	r3, [r7, #4]
 80027b2:	67da      	str	r2, [r3, #124]	; 0x7c
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 80027b4:	69fb      	ldr	r3, [r7, #28]
 80027b6:	f003 0302 	and.w	r3, r3, #2
 80027ba:	2b00      	cmp	r3, #0
 80027bc:	d00e      	beq.n	80027dc <HAL_UART_IRQHandler+0xc4>
 80027be:	697b      	ldr	r3, [r7, #20]
 80027c0:	f003 0301 	and.w	r3, r3, #1
 80027c4:	2b00      	cmp	r3, #0
 80027c6:	d009      	beq.n	80027dc <HAL_UART_IRQHandler+0xc4>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 80027c8:	687b      	ldr	r3, [r7, #4]
 80027ca:	681b      	ldr	r3, [r3, #0]
 80027cc:	2202      	movs	r2, #2
 80027ce:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 80027d0:	687b      	ldr	r3, [r7, #4]
 80027d2:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80027d4:	f043 0204 	orr.w	r2, r3, #4
 80027d8:	687b      	ldr	r3, [r7, #4]
 80027da:	67da      	str	r2, [r3, #124]	; 0x7c
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 80027dc:	69fb      	ldr	r3, [r7, #28]
 80027de:	f003 0304 	and.w	r3, r3, #4
 80027e2:	2b00      	cmp	r3, #0
 80027e4:	d00e      	beq.n	8002804 <HAL_UART_IRQHandler+0xec>
 80027e6:	697b      	ldr	r3, [r7, #20]
 80027e8:	f003 0301 	and.w	r3, r3, #1
 80027ec:	2b00      	cmp	r3, #0
 80027ee:	d009      	beq.n	8002804 <HAL_UART_IRQHandler+0xec>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 80027f0:	687b      	ldr	r3, [r7, #4]
 80027f2:	681b      	ldr	r3, [r3, #0]
 80027f4:	2204      	movs	r2, #4
 80027f6:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 80027f8:	687b      	ldr	r3, [r7, #4]
 80027fa:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80027fc:	f043 0202 	orr.w	r2, r3, #2
 8002800:	687b      	ldr	r3, [r7, #4]
 8002802:	67da      	str	r2, [r3, #124]	; 0x7c
#if defined(USART_CR1_FIFOEN)
    if (((isrflags & USART_ISR_ORE) != 0U)
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
            ((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)))
#else
    if (((isrflags & USART_ISR_ORE) != 0U)
 8002804:	69fb      	ldr	r3, [r7, #28]
 8002806:	f003 0308 	and.w	r3, r3, #8
 800280a:	2b00      	cmp	r3, #0
 800280c:	d013      	beq.n	8002836 <HAL_UART_IRQHandler+0x11e>
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 800280e:	69bb      	ldr	r3, [r7, #24]
 8002810:	f003 0320 	and.w	r3, r3, #32
 8002814:	2b00      	cmp	r3, #0
 8002816:	d104      	bne.n	8002822 <HAL_UART_IRQHandler+0x10a>
            ((cr3its & USART_CR3_EIE) != 0U)))
 8002818:	697b      	ldr	r3, [r7, #20]
 800281a:	f003 0301 	and.w	r3, r3, #1
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 800281e:	2b00      	cmp	r3, #0
 8002820:	d009      	beq.n	8002836 <HAL_UART_IRQHandler+0x11e>
#endif /* USART_CR1_FIFOEN */
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8002822:	687b      	ldr	r3, [r7, #4]
 8002824:	681b      	ldr	r3, [r3, #0]
 8002826:	2208      	movs	r2, #8
 8002828:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 800282a:	687b      	ldr	r3, [r7, #4]
 800282c:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800282e:	f043 0208 	orr.w	r2, r3, #8
 8002832:	687b      	ldr	r3, [r7, #4]
 8002834:	67da      	str	r2, [r3, #124]	; 0x7c
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8002836:	687b      	ldr	r3, [r7, #4]
 8002838:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800283a:	2b00      	cmp	r3, #0
 800283c:	f000 8093 	beq.w	8002966 <HAL_UART_IRQHandler+0x24e>
#if defined(USART_CR1_FIFOEN)
      if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
          && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
              || ((cr3its & USART_CR3_RXFTIE) != 0U)))
#else
      if (((isrflags & USART_ISR_RXNE) != 0U)
 8002840:	69fb      	ldr	r3, [r7, #28]
 8002842:	f003 0320 	and.w	r3, r3, #32
 8002846:	2b00      	cmp	r3, #0
 8002848:	d00c      	beq.n	8002864 <HAL_UART_IRQHandler+0x14c>
          && ((cr1its & USART_CR1_RXNEIE) != 0U))
 800284a:	69bb      	ldr	r3, [r7, #24]
 800284c:	f003 0320 	and.w	r3, r3, #32
 8002850:	2b00      	cmp	r3, #0
 8002852:	d007      	beq.n	8002864 <HAL_UART_IRQHandler+0x14c>
#endif /* USART_CR1_FIFOEN */
      {
        if (huart->RxISR != NULL)
 8002854:	687b      	ldr	r3, [r7, #4]
 8002856:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002858:	2b00      	cmp	r3, #0
 800285a:	d003      	beq.n	8002864 <HAL_UART_IRQHandler+0x14c>
        {
          huart->RxISR(huart);
 800285c:	687b      	ldr	r3, [r7, #4]
 800285e:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002860:	6878      	ldr	r0, [r7, #4]
 8002862:	4798      	blx	r3
        }
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      errorcode = huart->ErrorCode;
 8002864:	687b      	ldr	r3, [r7, #4]
 8002866:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8002868:	60fb      	str	r3, [r7, #12]
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 800286a:	687b      	ldr	r3, [r7, #4]
 800286c:	681b      	ldr	r3, [r3, #0]
 800286e:	689b      	ldr	r3, [r3, #8]
 8002870:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002874:	2b40      	cmp	r3, #64	; 0x40
 8002876:	d004      	beq.n	8002882 <HAL_UART_IRQHandler+0x16a>
          ((errorcode & HAL_UART_ERROR_ORE) != 0U))
 8002878:	68fb      	ldr	r3, [r7, #12]
 800287a:	f003 0308 	and.w	r3, r3, #8
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 800287e:	2b00      	cmp	r3, #0
 8002880:	d031      	beq.n	80028e6 <HAL_UART_IRQHandler+0x1ce>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8002882:	6878      	ldr	r0, [r7, #4]
 8002884:	f000 fd0d 	bl	80032a2 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8002888:	687b      	ldr	r3, [r7, #4]
 800288a:	681b      	ldr	r3, [r3, #0]
 800288c:	689b      	ldr	r3, [r3, #8]
 800288e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002892:	2b40      	cmp	r3, #64	; 0x40
 8002894:	d123      	bne.n	80028de <HAL_UART_IRQHandler+0x1c6>
        {
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8002896:	687b      	ldr	r3, [r7, #4]
 8002898:	681b      	ldr	r3, [r3, #0]
 800289a:	689a      	ldr	r2, [r3, #8]
 800289c:	687b      	ldr	r3, [r7, #4]
 800289e:	681b      	ldr	r3, [r3, #0]
 80028a0:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80028a4:	609a      	str	r2, [r3, #8]

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 80028a6:	687b      	ldr	r3, [r7, #4]
 80028a8:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80028aa:	2b00      	cmp	r3, #0
 80028ac:	d013      	beq.n	80028d6 <HAL_UART_IRQHandler+0x1be>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 80028ae:	687b      	ldr	r3, [r7, #4]
 80028b0:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80028b2:	4a30      	ldr	r2, [pc, #192]	; (8002974 <HAL_UART_IRQHandler+0x25c>)
 80028b4:	639a      	str	r2, [r3, #56]	; 0x38

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 80028b6:	687b      	ldr	r3, [r7, #4]
 80028b8:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80028ba:	4618      	mov	r0, r3
 80028bc:	f7fd ffa7 	bl	800080e <HAL_DMA_Abort_IT>
 80028c0:	4603      	mov	r3, r0
 80028c2:	2b00      	cmp	r3, #0
 80028c4:	d016      	beq.n	80028f4 <HAL_UART_IRQHandler+0x1dc>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 80028c6:	687b      	ldr	r3, [r7, #4]
 80028c8:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80028ca:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80028cc:	687a      	ldr	r2, [r7, #4]
 80028ce:	6ed2      	ldr	r2, [r2, #108]	; 0x6c
 80028d0:	4610      	mov	r0, r2
 80028d2:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80028d4:	e00e      	b.n	80028f4 <HAL_UART_IRQHandler+0x1dc>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 80028d6:	6878      	ldr	r0, [r7, #4]
 80028d8:	f000 f862 	bl	80029a0 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80028dc:	e00a      	b.n	80028f4 <HAL_UART_IRQHandler+0x1dc>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 80028de:	6878      	ldr	r0, [r7, #4]
 80028e0:	f000 f85e 	bl	80029a0 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80028e4:	e006      	b.n	80028f4 <HAL_UART_IRQHandler+0x1dc>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 80028e6:	6878      	ldr	r0, [r7, #4]
 80028e8:	f000 f85a 	bl	80029a0 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 80028ec:	687b      	ldr	r3, [r7, #4]
 80028ee:	2200      	movs	r2, #0
 80028f0:	67da      	str	r2, [r3, #124]	; 0x7c
      }
    }
    return;
 80028f2:	e038      	b.n	8002966 <HAL_UART_IRQHandler+0x24e>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80028f4:	bf00      	nop
    return;
 80028f6:	e036      	b.n	8002966 <HAL_UART_IRQHandler+0x24e>

  } /* End if some error occurs */

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 80028f8:	69fb      	ldr	r3, [r7, #28]
 80028fa:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80028fe:	2b00      	cmp	r3, #0
 8002900:	d00d      	beq.n	800291e <HAL_UART_IRQHandler+0x206>
 8002902:	697b      	ldr	r3, [r7, #20]
 8002904:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8002908:	2b00      	cmp	r3, #0
 800290a:	d008      	beq.n	800291e <HAL_UART_IRQHandler+0x206>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 800290c:	687b      	ldr	r3, [r7, #4]
 800290e:	681b      	ldr	r3, [r3, #0]
 8002910:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
 8002914:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 8002916:	6878      	ldr	r0, [r7, #4]
 8002918:	f000 fdbc 	bl	8003494 <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 800291c:	e026      	b.n	800296c <HAL_UART_IRQHandler+0x254>
#if defined(USART_CR1_FIFOEN)
  if (((isrflags & USART_ISR_TXE_TXFNF) != 0U)
      && (((cr1its & USART_CR1_TXEIE_TXFNFIE) != 0U)
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
#else
  if (((isrflags & USART_ISR_TXE) != 0U)
 800291e:	69fb      	ldr	r3, [r7, #28]
 8002920:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002924:	2b00      	cmp	r3, #0
 8002926:	d00d      	beq.n	8002944 <HAL_UART_IRQHandler+0x22c>
      && ((cr1its & USART_CR1_TXEIE) != 0U))
 8002928:	69bb      	ldr	r3, [r7, #24]
 800292a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800292e:	2b00      	cmp	r3, #0
 8002930:	d008      	beq.n	8002944 <HAL_UART_IRQHandler+0x22c>
#endif /* USART_CR1_FIFOEN */
  {
    if (huart->TxISR != NULL)
 8002932:	687b      	ldr	r3, [r7, #4]
 8002934:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8002936:	2b00      	cmp	r3, #0
 8002938:	d017      	beq.n	800296a <HAL_UART_IRQHandler+0x252>
    {
      huart->TxISR(huart);
 800293a:	687b      	ldr	r3, [r7, #4]
 800293c:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800293e:	6878      	ldr	r0, [r7, #4]
 8002940:	4798      	blx	r3
    }
    return;
 8002942:	e012      	b.n	800296a <HAL_UART_IRQHandler+0x252>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 8002944:	69fb      	ldr	r3, [r7, #28]
 8002946:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800294a:	2b00      	cmp	r3, #0
 800294c:	d00e      	beq.n	800296c <HAL_UART_IRQHandler+0x254>
 800294e:	69bb      	ldr	r3, [r7, #24]
 8002950:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002954:	2b00      	cmp	r3, #0
 8002956:	d009      	beq.n	800296c <HAL_UART_IRQHandler+0x254>
  {
    UART_EndTransmit_IT(huart);
 8002958:	6878      	ldr	r0, [r7, #4]
 800295a:	f000 fcd8 	bl	800330e <UART_EndTransmit_IT>
    return;
 800295e:	bf00      	nop
 8002960:	e004      	b.n	800296c <HAL_UART_IRQHandler+0x254>
      return;
 8002962:	bf00      	nop
 8002964:	e002      	b.n	800296c <HAL_UART_IRQHandler+0x254>
    return;
 8002966:	bf00      	nop
 8002968:	e000      	b.n	800296c <HAL_UART_IRQHandler+0x254>
    return;
 800296a:	bf00      	nop
    HAL_UARTEx_RxFifoFullCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
  }
#endif /* USART_CR1_FIFOEN */
}
 800296c:	3720      	adds	r7, #32
 800296e:	46bd      	mov	sp, r7
 8002970:	bd80      	pop	{r7, pc}
 8002972:	bf00      	nop
 8002974:	080032e3 	.word	0x080032e3

08002978 <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8002978:	b480      	push	{r7}
 800297a:	b083      	sub	sp, #12
 800297c:	af00      	add	r7, sp, #0
 800297e:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 8002980:	bf00      	nop
 8002982:	370c      	adds	r7, #12
 8002984:	46bd      	mov	sp, r7
 8002986:	f85d 7b04 	ldr.w	r7, [sp], #4
 800298a:	4770      	bx	lr

0800298c <HAL_UART_RxCpltCallback>:
  * @brief  Rx Transfer completed callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 800298c:	b480      	push	{r7}
 800298e:	b083      	sub	sp, #12
 8002990:	af00      	add	r7, sp, #0
 8002992:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_RxCpltCallback can be implemented in the user file.
   */
}
 8002994:	bf00      	nop
 8002996:	370c      	adds	r7, #12
 8002998:	46bd      	mov	sp, r7
 800299a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800299e:	4770      	bx	lr

080029a0 <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 80029a0:	b480      	push	{r7}
 80029a2:	b083      	sub	sp, #12
 80029a4:	af00      	add	r7, sp, #0
 80029a6:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 80029a8:	bf00      	nop
 80029aa:	370c      	adds	r7, #12
 80029ac:	46bd      	mov	sp, r7
 80029ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029b2:	4770      	bx	lr

080029b4 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 80029b4:	e92d 4890 	stmdb	sp!, {r4, r7, fp, lr}
 80029b8:	b088      	sub	sp, #32
 80029ba:	af00      	add	r7, sp, #0
 80029bc:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv                   = 0x00000000U;
 80029be:	2300      	movs	r3, #0
 80029c0:	617b      	str	r3, [r7, #20]
  HAL_StatusTypeDef ret               = HAL_OK;
 80029c2:	2300      	movs	r3, #0
 80029c4:	74fb      	strb	r3, [r7, #19]
  uint32_t lpuart_ker_ck_pres         = 0x00000000U;
 80029c6:	2300      	movs	r3, #0
 80029c8:	60fb      	str	r3, [r7, #12]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 80029ca:	687b      	ldr	r3, [r7, #4]
 80029cc:	689a      	ldr	r2, [r3, #8]
 80029ce:	687b      	ldr	r3, [r7, #4]
 80029d0:	691b      	ldr	r3, [r3, #16]
 80029d2:	431a      	orrs	r2, r3
 80029d4:	687b      	ldr	r3, [r7, #4]
 80029d6:	695b      	ldr	r3, [r3, #20]
 80029d8:	431a      	orrs	r2, r3
 80029da:	687b      	ldr	r3, [r7, #4]
 80029dc:	69db      	ldr	r3, [r3, #28]
 80029de:	4313      	orrs	r3, r2
 80029e0:	61fb      	str	r3, [r7, #28]
#if defined(USART_CR1_FIFOEN)
  tmpreg |= (uint32_t)huart->FifoMode;
#endif /* USART_CR1_FIFOEN */
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 80029e2:	687b      	ldr	r3, [r7, #4]
 80029e4:	681b      	ldr	r3, [r3, #0]
 80029e6:	681a      	ldr	r2, [r3, #0]
 80029e8:	4bac      	ldr	r3, [pc, #688]	; (8002c9c <UART_SetConfig+0x2e8>)
 80029ea:	4013      	ands	r3, r2
 80029ec:	687a      	ldr	r2, [r7, #4]
 80029ee:	6812      	ldr	r2, [r2, #0]
 80029f0:	69f9      	ldr	r1, [r7, #28]
 80029f2:	430b      	orrs	r3, r1
 80029f4:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80029f6:	687b      	ldr	r3, [r7, #4]
 80029f8:	681b      	ldr	r3, [r3, #0]
 80029fa:	685b      	ldr	r3, [r3, #4]
 80029fc:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8002a00:	687b      	ldr	r3, [r7, #4]
 8002a02:	68da      	ldr	r2, [r3, #12]
 8002a04:	687b      	ldr	r3, [r7, #4]
 8002a06:	681b      	ldr	r3, [r3, #0]
 8002a08:	430a      	orrs	r2, r1
 8002a0a:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8002a0c:	687b      	ldr	r3, [r7, #4]
 8002a0e:	699b      	ldr	r3, [r3, #24]
 8002a10:	61fb      	str	r3, [r7, #28]

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8002a12:	687b      	ldr	r3, [r7, #4]
 8002a14:	681b      	ldr	r3, [r3, #0]
 8002a16:	4aa2      	ldr	r2, [pc, #648]	; (8002ca0 <UART_SetConfig+0x2ec>)
 8002a18:	4293      	cmp	r3, r2
 8002a1a:	d004      	beq.n	8002a26 <UART_SetConfig+0x72>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8002a1c:	687b      	ldr	r3, [r7, #4]
 8002a1e:	6a1b      	ldr	r3, [r3, #32]
 8002a20:	69fa      	ldr	r2, [r7, #28]
 8002a22:	4313      	orrs	r3, r2
 8002a24:	61fb      	str	r3, [r7, #28]
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8002a26:	687b      	ldr	r3, [r7, #4]
 8002a28:	681b      	ldr	r3, [r3, #0]
 8002a2a:	689b      	ldr	r3, [r3, #8]
 8002a2c:	f423 6130 	bic.w	r1, r3, #2816	; 0xb00
 8002a30:	687b      	ldr	r3, [r7, #4]
 8002a32:	681b      	ldr	r3, [r3, #0]
 8002a34:	69fa      	ldr	r2, [r7, #28]
 8002a36:	430a      	orrs	r2, r1
 8002a38:	609a      	str	r2, [r3, #8]
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
#endif /* USART_PRESC_PRESCALER */

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8002a3a:	687b      	ldr	r3, [r7, #4]
 8002a3c:	681b      	ldr	r3, [r3, #0]
 8002a3e:	4a99      	ldr	r2, [pc, #612]	; (8002ca4 <UART_SetConfig+0x2f0>)
 8002a40:	4293      	cmp	r3, r2
 8002a42:	d121      	bne.n	8002a88 <UART_SetConfig+0xd4>
 8002a44:	4b98      	ldr	r3, [pc, #608]	; (8002ca8 <UART_SetConfig+0x2f4>)
 8002a46:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002a4a:	f003 0303 	and.w	r3, r3, #3
 8002a4e:	2b03      	cmp	r3, #3
 8002a50:	d816      	bhi.n	8002a80 <UART_SetConfig+0xcc>
 8002a52:	a201      	add	r2, pc, #4	; (adr r2, 8002a58 <UART_SetConfig+0xa4>)
 8002a54:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002a58:	08002a69 	.word	0x08002a69
 8002a5c:	08002a75 	.word	0x08002a75
 8002a60:	08002a6f 	.word	0x08002a6f
 8002a64:	08002a7b 	.word	0x08002a7b
 8002a68:	2301      	movs	r3, #1
 8002a6a:	76fb      	strb	r3, [r7, #27]
 8002a6c:	e0e8      	b.n	8002c40 <UART_SetConfig+0x28c>
 8002a6e:	2302      	movs	r3, #2
 8002a70:	76fb      	strb	r3, [r7, #27]
 8002a72:	e0e5      	b.n	8002c40 <UART_SetConfig+0x28c>
 8002a74:	2304      	movs	r3, #4
 8002a76:	76fb      	strb	r3, [r7, #27]
 8002a78:	e0e2      	b.n	8002c40 <UART_SetConfig+0x28c>
 8002a7a:	2308      	movs	r3, #8
 8002a7c:	76fb      	strb	r3, [r7, #27]
 8002a7e:	e0df      	b.n	8002c40 <UART_SetConfig+0x28c>
 8002a80:	2310      	movs	r3, #16
 8002a82:	76fb      	strb	r3, [r7, #27]
 8002a84:	bf00      	nop
 8002a86:	e0db      	b.n	8002c40 <UART_SetConfig+0x28c>
 8002a88:	687b      	ldr	r3, [r7, #4]
 8002a8a:	681b      	ldr	r3, [r3, #0]
 8002a8c:	4a87      	ldr	r2, [pc, #540]	; (8002cac <UART_SetConfig+0x2f8>)
 8002a8e:	4293      	cmp	r3, r2
 8002a90:	d134      	bne.n	8002afc <UART_SetConfig+0x148>
 8002a92:	4b85      	ldr	r3, [pc, #532]	; (8002ca8 <UART_SetConfig+0x2f4>)
 8002a94:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002a98:	f003 030c 	and.w	r3, r3, #12
 8002a9c:	2b0c      	cmp	r3, #12
 8002a9e:	d829      	bhi.n	8002af4 <UART_SetConfig+0x140>
 8002aa0:	a201      	add	r2, pc, #4	; (adr r2, 8002aa8 <UART_SetConfig+0xf4>)
 8002aa2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002aa6:	bf00      	nop
 8002aa8:	08002add 	.word	0x08002add
 8002aac:	08002af5 	.word	0x08002af5
 8002ab0:	08002af5 	.word	0x08002af5
 8002ab4:	08002af5 	.word	0x08002af5
 8002ab8:	08002ae9 	.word	0x08002ae9
 8002abc:	08002af5 	.word	0x08002af5
 8002ac0:	08002af5 	.word	0x08002af5
 8002ac4:	08002af5 	.word	0x08002af5
 8002ac8:	08002ae3 	.word	0x08002ae3
 8002acc:	08002af5 	.word	0x08002af5
 8002ad0:	08002af5 	.word	0x08002af5
 8002ad4:	08002af5 	.word	0x08002af5
 8002ad8:	08002aef 	.word	0x08002aef
 8002adc:	2300      	movs	r3, #0
 8002ade:	76fb      	strb	r3, [r7, #27]
 8002ae0:	e0ae      	b.n	8002c40 <UART_SetConfig+0x28c>
 8002ae2:	2302      	movs	r3, #2
 8002ae4:	76fb      	strb	r3, [r7, #27]
 8002ae6:	e0ab      	b.n	8002c40 <UART_SetConfig+0x28c>
 8002ae8:	2304      	movs	r3, #4
 8002aea:	76fb      	strb	r3, [r7, #27]
 8002aec:	e0a8      	b.n	8002c40 <UART_SetConfig+0x28c>
 8002aee:	2308      	movs	r3, #8
 8002af0:	76fb      	strb	r3, [r7, #27]
 8002af2:	e0a5      	b.n	8002c40 <UART_SetConfig+0x28c>
 8002af4:	2310      	movs	r3, #16
 8002af6:	76fb      	strb	r3, [r7, #27]
 8002af8:	bf00      	nop
 8002afa:	e0a1      	b.n	8002c40 <UART_SetConfig+0x28c>
 8002afc:	687b      	ldr	r3, [r7, #4]
 8002afe:	681b      	ldr	r3, [r3, #0]
 8002b00:	4a6b      	ldr	r2, [pc, #428]	; (8002cb0 <UART_SetConfig+0x2fc>)
 8002b02:	4293      	cmp	r3, r2
 8002b04:	d120      	bne.n	8002b48 <UART_SetConfig+0x194>
 8002b06:	4b68      	ldr	r3, [pc, #416]	; (8002ca8 <UART_SetConfig+0x2f4>)
 8002b08:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002b0c:	f003 0330 	and.w	r3, r3, #48	; 0x30
 8002b10:	2b10      	cmp	r3, #16
 8002b12:	d00f      	beq.n	8002b34 <UART_SetConfig+0x180>
 8002b14:	2b10      	cmp	r3, #16
 8002b16:	d802      	bhi.n	8002b1e <UART_SetConfig+0x16a>
 8002b18:	2b00      	cmp	r3, #0
 8002b1a:	d005      	beq.n	8002b28 <UART_SetConfig+0x174>
 8002b1c:	e010      	b.n	8002b40 <UART_SetConfig+0x18c>
 8002b1e:	2b20      	cmp	r3, #32
 8002b20:	d005      	beq.n	8002b2e <UART_SetConfig+0x17a>
 8002b22:	2b30      	cmp	r3, #48	; 0x30
 8002b24:	d009      	beq.n	8002b3a <UART_SetConfig+0x186>
 8002b26:	e00b      	b.n	8002b40 <UART_SetConfig+0x18c>
 8002b28:	2300      	movs	r3, #0
 8002b2a:	76fb      	strb	r3, [r7, #27]
 8002b2c:	e088      	b.n	8002c40 <UART_SetConfig+0x28c>
 8002b2e:	2302      	movs	r3, #2
 8002b30:	76fb      	strb	r3, [r7, #27]
 8002b32:	e085      	b.n	8002c40 <UART_SetConfig+0x28c>
 8002b34:	2304      	movs	r3, #4
 8002b36:	76fb      	strb	r3, [r7, #27]
 8002b38:	e082      	b.n	8002c40 <UART_SetConfig+0x28c>
 8002b3a:	2308      	movs	r3, #8
 8002b3c:	76fb      	strb	r3, [r7, #27]
 8002b3e:	e07f      	b.n	8002c40 <UART_SetConfig+0x28c>
 8002b40:	2310      	movs	r3, #16
 8002b42:	76fb      	strb	r3, [r7, #27]
 8002b44:	bf00      	nop
 8002b46:	e07b      	b.n	8002c40 <UART_SetConfig+0x28c>
 8002b48:	687b      	ldr	r3, [r7, #4]
 8002b4a:	681b      	ldr	r3, [r3, #0]
 8002b4c:	4a59      	ldr	r2, [pc, #356]	; (8002cb4 <UART_SetConfig+0x300>)
 8002b4e:	4293      	cmp	r3, r2
 8002b50:	d120      	bne.n	8002b94 <UART_SetConfig+0x1e0>
 8002b52:	4b55      	ldr	r3, [pc, #340]	; (8002ca8 <UART_SetConfig+0x2f4>)
 8002b54:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002b58:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 8002b5c:	2b40      	cmp	r3, #64	; 0x40
 8002b5e:	d00f      	beq.n	8002b80 <UART_SetConfig+0x1cc>
 8002b60:	2b40      	cmp	r3, #64	; 0x40
 8002b62:	d802      	bhi.n	8002b6a <UART_SetConfig+0x1b6>
 8002b64:	2b00      	cmp	r3, #0
 8002b66:	d005      	beq.n	8002b74 <UART_SetConfig+0x1c0>
 8002b68:	e010      	b.n	8002b8c <UART_SetConfig+0x1d8>
 8002b6a:	2b80      	cmp	r3, #128	; 0x80
 8002b6c:	d005      	beq.n	8002b7a <UART_SetConfig+0x1c6>
 8002b6e:	2bc0      	cmp	r3, #192	; 0xc0
 8002b70:	d009      	beq.n	8002b86 <UART_SetConfig+0x1d2>
 8002b72:	e00b      	b.n	8002b8c <UART_SetConfig+0x1d8>
 8002b74:	2300      	movs	r3, #0
 8002b76:	76fb      	strb	r3, [r7, #27]
 8002b78:	e062      	b.n	8002c40 <UART_SetConfig+0x28c>
 8002b7a:	2302      	movs	r3, #2
 8002b7c:	76fb      	strb	r3, [r7, #27]
 8002b7e:	e05f      	b.n	8002c40 <UART_SetConfig+0x28c>
 8002b80:	2304      	movs	r3, #4
 8002b82:	76fb      	strb	r3, [r7, #27]
 8002b84:	e05c      	b.n	8002c40 <UART_SetConfig+0x28c>
 8002b86:	2308      	movs	r3, #8
 8002b88:	76fb      	strb	r3, [r7, #27]
 8002b8a:	e059      	b.n	8002c40 <UART_SetConfig+0x28c>
 8002b8c:	2310      	movs	r3, #16
 8002b8e:	76fb      	strb	r3, [r7, #27]
 8002b90:	bf00      	nop
 8002b92:	e055      	b.n	8002c40 <UART_SetConfig+0x28c>
 8002b94:	687b      	ldr	r3, [r7, #4]
 8002b96:	681b      	ldr	r3, [r3, #0]
 8002b98:	4a47      	ldr	r2, [pc, #284]	; (8002cb8 <UART_SetConfig+0x304>)
 8002b9a:	4293      	cmp	r3, r2
 8002b9c:	d124      	bne.n	8002be8 <UART_SetConfig+0x234>
 8002b9e:	4b42      	ldr	r3, [pc, #264]	; (8002ca8 <UART_SetConfig+0x2f4>)
 8002ba0:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002ba4:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8002ba8:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8002bac:	d012      	beq.n	8002bd4 <UART_SetConfig+0x220>
 8002bae:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8002bb2:	d802      	bhi.n	8002bba <UART_SetConfig+0x206>
 8002bb4:	2b00      	cmp	r3, #0
 8002bb6:	d007      	beq.n	8002bc8 <UART_SetConfig+0x214>
 8002bb8:	e012      	b.n	8002be0 <UART_SetConfig+0x22c>
 8002bba:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8002bbe:	d006      	beq.n	8002bce <UART_SetConfig+0x21a>
 8002bc0:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8002bc4:	d009      	beq.n	8002bda <UART_SetConfig+0x226>
 8002bc6:	e00b      	b.n	8002be0 <UART_SetConfig+0x22c>
 8002bc8:	2300      	movs	r3, #0
 8002bca:	76fb      	strb	r3, [r7, #27]
 8002bcc:	e038      	b.n	8002c40 <UART_SetConfig+0x28c>
 8002bce:	2302      	movs	r3, #2
 8002bd0:	76fb      	strb	r3, [r7, #27]
 8002bd2:	e035      	b.n	8002c40 <UART_SetConfig+0x28c>
 8002bd4:	2304      	movs	r3, #4
 8002bd6:	76fb      	strb	r3, [r7, #27]
 8002bd8:	e032      	b.n	8002c40 <UART_SetConfig+0x28c>
 8002bda:	2308      	movs	r3, #8
 8002bdc:	76fb      	strb	r3, [r7, #27]
 8002bde:	e02f      	b.n	8002c40 <UART_SetConfig+0x28c>
 8002be0:	2310      	movs	r3, #16
 8002be2:	76fb      	strb	r3, [r7, #27]
 8002be4:	bf00      	nop
 8002be6:	e02b      	b.n	8002c40 <UART_SetConfig+0x28c>
 8002be8:	687b      	ldr	r3, [r7, #4]
 8002bea:	681b      	ldr	r3, [r3, #0]
 8002bec:	4a2c      	ldr	r2, [pc, #176]	; (8002ca0 <UART_SetConfig+0x2ec>)
 8002bee:	4293      	cmp	r3, r2
 8002bf0:	d124      	bne.n	8002c3c <UART_SetConfig+0x288>
 8002bf2:	4b2d      	ldr	r3, [pc, #180]	; (8002ca8 <UART_SetConfig+0x2f4>)
 8002bf4:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002bf8:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 8002bfc:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002c00:	d012      	beq.n	8002c28 <UART_SetConfig+0x274>
 8002c02:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002c06:	d802      	bhi.n	8002c0e <UART_SetConfig+0x25a>
 8002c08:	2b00      	cmp	r3, #0
 8002c0a:	d007      	beq.n	8002c1c <UART_SetConfig+0x268>
 8002c0c:	e012      	b.n	8002c34 <UART_SetConfig+0x280>
 8002c0e:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8002c12:	d006      	beq.n	8002c22 <UART_SetConfig+0x26e>
 8002c14:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8002c18:	d009      	beq.n	8002c2e <UART_SetConfig+0x27a>
 8002c1a:	e00b      	b.n	8002c34 <UART_SetConfig+0x280>
 8002c1c:	2300      	movs	r3, #0
 8002c1e:	76fb      	strb	r3, [r7, #27]
 8002c20:	e00e      	b.n	8002c40 <UART_SetConfig+0x28c>
 8002c22:	2302      	movs	r3, #2
 8002c24:	76fb      	strb	r3, [r7, #27]
 8002c26:	e00b      	b.n	8002c40 <UART_SetConfig+0x28c>
 8002c28:	2304      	movs	r3, #4
 8002c2a:	76fb      	strb	r3, [r7, #27]
 8002c2c:	e008      	b.n	8002c40 <UART_SetConfig+0x28c>
 8002c2e:	2308      	movs	r3, #8
 8002c30:	76fb      	strb	r3, [r7, #27]
 8002c32:	e005      	b.n	8002c40 <UART_SetConfig+0x28c>
 8002c34:	2310      	movs	r3, #16
 8002c36:	76fb      	strb	r3, [r7, #27]
 8002c38:	bf00      	nop
 8002c3a:	e001      	b.n	8002c40 <UART_SetConfig+0x28c>
 8002c3c:	2310      	movs	r3, #16
 8002c3e:	76fb      	strb	r3, [r7, #27]

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8002c40:	687b      	ldr	r3, [r7, #4]
 8002c42:	681b      	ldr	r3, [r3, #0]
 8002c44:	4a16      	ldr	r2, [pc, #88]	; (8002ca0 <UART_SetConfig+0x2ec>)
 8002c46:	4293      	cmp	r3, r2
 8002c48:	f040 80fa 	bne.w	8002e40 <UART_SetConfig+0x48c>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8002c4c:	7efb      	ldrb	r3, [r7, #27]
 8002c4e:	2b08      	cmp	r3, #8
 8002c50:	d836      	bhi.n	8002cc0 <UART_SetConfig+0x30c>
 8002c52:	a201      	add	r2, pc, #4	; (adr r2, 8002c58 <UART_SetConfig+0x2a4>)
 8002c54:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002c58:	08002c7d 	.word	0x08002c7d
 8002c5c:	08002cc1 	.word	0x08002cc1
 8002c60:	08002c85 	.word	0x08002c85
 8002c64:	08002cc1 	.word	0x08002cc1
 8002c68:	08002c8b 	.word	0x08002c8b
 8002c6c:	08002cc1 	.word	0x08002cc1
 8002c70:	08002cc1 	.word	0x08002cc1
 8002c74:	08002cc1 	.word	0x08002cc1
 8002c78:	08002c93 	.word	0x08002c93
    {
      case UART_CLOCKSOURCE_PCLK1:
#if defined(USART_PRESC_PRESCALER)
        lpuart_ker_ck_pres = (HAL_RCC_GetPCLK1Freq() / UART_GET_DIV_FACTOR(huart->Init.ClockPrescaler));
#else
        lpuart_ker_ck_pres = HAL_RCC_GetPCLK1Freq();
 8002c7c:	f7fe ff20 	bl	8001ac0 <HAL_RCC_GetPCLK1Freq>
 8002c80:	60f8      	str	r0, [r7, #12]
#endif /* USART_PRESC_PRESCALER */
        break;
 8002c82:	e020      	b.n	8002cc6 <UART_SetConfig+0x312>
      case UART_CLOCKSOURCE_HSI:
#if defined(USART_PRESC_PRESCALER)
        lpuart_ker_ck_pres = ((uint32_t)HSI_VALUE / UART_GET_DIV_FACTOR(huart->Init.ClockPrescaler));
#else
        lpuart_ker_ck_pres = (uint32_t)HSI_VALUE;
 8002c84:	4b0d      	ldr	r3, [pc, #52]	; (8002cbc <UART_SetConfig+0x308>)
 8002c86:	60fb      	str	r3, [r7, #12]
#endif /* USART_PRESC_PRESCALER */
        break;
 8002c88:	e01d      	b.n	8002cc6 <UART_SetConfig+0x312>
      case UART_CLOCKSOURCE_SYSCLK:
#if defined(USART_PRESC_PRESCALER)
        lpuart_ker_ck_pres = (HAL_RCC_GetSysClockFreq() / UART_GET_DIV_FACTOR(huart->Init.ClockPrescaler));
#else
        lpuart_ker_ck_pres = HAL_RCC_GetSysClockFreq();
 8002c8a:	f7fe fe83 	bl	8001994 <HAL_RCC_GetSysClockFreq>
 8002c8e:	60f8      	str	r0, [r7, #12]
#endif /* USART_PRESC_PRESCALER */
        break;
 8002c90:	e019      	b.n	8002cc6 <UART_SetConfig+0x312>
      case UART_CLOCKSOURCE_LSE:
#if defined(USART_PRESC_PRESCALER)
        lpuart_ker_ck_pres = ((uint32_t)LSE_VALUE / UART_GET_DIV_FACTOR(huart->Init.ClockPrescaler));
#else
        lpuart_ker_ck_pres = (uint32_t)LSE_VALUE;
 8002c92:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8002c96:	60fb      	str	r3, [r7, #12]
#endif /* USART_PRESC_PRESCALER */
        break;
 8002c98:	e015      	b.n	8002cc6 <UART_SetConfig+0x312>
 8002c9a:	bf00      	nop
 8002c9c:	efff69f3 	.word	0xefff69f3
 8002ca0:	40008000 	.word	0x40008000
 8002ca4:	40013800 	.word	0x40013800
 8002ca8:	40021000 	.word	0x40021000
 8002cac:	40004400 	.word	0x40004400
 8002cb0:	40004800 	.word	0x40004800
 8002cb4:	40004c00 	.word	0x40004c00
 8002cb8:	40005000 	.word	0x40005000
 8002cbc:	00f42400 	.word	0x00f42400
      case UART_CLOCKSOURCE_UNDEFINED:
      default:
        ret = HAL_ERROR;
 8002cc0:	2301      	movs	r3, #1
 8002cc2:	74fb      	strb	r3, [r7, #19]
        break;
 8002cc4:	bf00      	nop
    }

    /* if proper clock source reported */
    if (lpuart_ker_ck_pres != 0U)
 8002cc6:	68fb      	ldr	r3, [r7, #12]
 8002cc8:	2b00      	cmp	r3, #0
 8002cca:	f000 81ac 	beq.w	8003026 <UART_SetConfig+0x672>
    {
      /* ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8002cce:	687b      	ldr	r3, [r7, #4]
 8002cd0:	685a      	ldr	r2, [r3, #4]
 8002cd2:	4613      	mov	r3, r2
 8002cd4:	005b      	lsls	r3, r3, #1
 8002cd6:	4413      	add	r3, r2
 8002cd8:	68fa      	ldr	r2, [r7, #12]
 8002cda:	429a      	cmp	r2, r3
 8002cdc:	d305      	bcc.n	8002cea <UART_SetConfig+0x336>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 8002cde:	687b      	ldr	r3, [r7, #4]
 8002ce0:	685b      	ldr	r3, [r3, #4]
 8002ce2:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8002ce4:	68fa      	ldr	r2, [r7, #12]
 8002ce6:	429a      	cmp	r2, r3
 8002ce8:	d902      	bls.n	8002cf0 <UART_SetConfig+0x33c>
      {
        ret = HAL_ERROR;
 8002cea:	2301      	movs	r3, #1
 8002cec:	74fb      	strb	r3, [r7, #19]
 8002cee:	e19a      	b.n	8003026 <UART_SetConfig+0x672>
      }
      else
      {
        switch (clocksource)
 8002cf0:	7efb      	ldrb	r3, [r7, #27]
 8002cf2:	2b08      	cmp	r3, #8
 8002cf4:	f200 8091 	bhi.w	8002e1a <UART_SetConfig+0x466>
 8002cf8:	a201      	add	r2, pc, #4	; (adr r2, 8002d00 <UART_SetConfig+0x34c>)
 8002cfa:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002cfe:	bf00      	nop
 8002d00:	08002d25 	.word	0x08002d25
 8002d04:	08002e1b 	.word	0x08002e1b
 8002d08:	08002d71 	.word	0x08002d71
 8002d0c:	08002e1b 	.word	0x08002e1b
 8002d10:	08002da5 	.word	0x08002da5
 8002d14:	08002e1b 	.word	0x08002e1b
 8002d18:	08002e1b 	.word	0x08002e1b
 8002d1c:	08002e1b 	.word	0x08002e1b
 8002d20:	08002df1 	.word	0x08002df1
        {
          case UART_CLOCKSOURCE_PCLK1:
#if defined(USART_PRESC_PRESCALER)
            usartdiv = (uint32_t)(UART_DIV_LPUART(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
            usartdiv = (uint32_t)(UART_DIV_LPUART(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate));
 8002d24:	f7fe fecc 	bl	8001ac0 <HAL_RCC_GetPCLK1Freq>
 8002d28:	4603      	mov	r3, r0
 8002d2a:	4619      	mov	r1, r3
 8002d2c:	f04f 0200 	mov.w	r2, #0
 8002d30:	f04f 0300 	mov.w	r3, #0
 8002d34:	f04f 0400 	mov.w	r4, #0
 8002d38:	0214      	lsls	r4, r2, #8
 8002d3a:	ea44 6411 	orr.w	r4, r4, r1, lsr #24
 8002d3e:	020b      	lsls	r3, r1, #8
 8002d40:	687a      	ldr	r2, [r7, #4]
 8002d42:	6852      	ldr	r2, [r2, #4]
 8002d44:	0852      	lsrs	r2, r2, #1
 8002d46:	4611      	mov	r1, r2
 8002d48:	f04f 0200 	mov.w	r2, #0
 8002d4c:	eb13 0b01 	adds.w	fp, r3, r1
 8002d50:	eb44 0c02 	adc.w	ip, r4, r2
 8002d54:	4658      	mov	r0, fp
 8002d56:	4661      	mov	r1, ip
 8002d58:	687b      	ldr	r3, [r7, #4]
 8002d5a:	685b      	ldr	r3, [r3, #4]
 8002d5c:	f04f 0400 	mov.w	r4, #0
 8002d60:	461a      	mov	r2, r3
 8002d62:	4623      	mov	r3, r4
 8002d64:	f7fd fa30 	bl	80001c8 <__aeabi_uldivmod>
 8002d68:	4603      	mov	r3, r0
 8002d6a:	460c      	mov	r4, r1
 8002d6c:	617b      	str	r3, [r7, #20]
#endif /* USART_PRESC_PRESCALER */
            break;
 8002d6e:	e057      	b.n	8002e20 <UART_SetConfig+0x46c>
          case UART_CLOCKSOURCE_HSI:
#if defined(USART_PRESC_PRESCALER)
            usartdiv = (uint32_t)(UART_DIV_LPUART(HSI_VALUE, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
            usartdiv = (uint32_t)(UART_DIV_LPUART(HSI_VALUE, huart->Init.BaudRate));
 8002d70:	687b      	ldr	r3, [r7, #4]
 8002d72:	685b      	ldr	r3, [r3, #4]
 8002d74:	085b      	lsrs	r3, r3, #1
 8002d76:	f04f 0400 	mov.w	r4, #0
 8002d7a:	49b1      	ldr	r1, [pc, #708]	; (8003040 <UART_SetConfig+0x68c>)
 8002d7c:	f04f 0200 	mov.w	r2, #0
 8002d80:	eb13 0b01 	adds.w	fp, r3, r1
 8002d84:	eb44 0c02 	adc.w	ip, r4, r2
 8002d88:	4658      	mov	r0, fp
 8002d8a:	4661      	mov	r1, ip
 8002d8c:	687b      	ldr	r3, [r7, #4]
 8002d8e:	685b      	ldr	r3, [r3, #4]
 8002d90:	f04f 0400 	mov.w	r4, #0
 8002d94:	461a      	mov	r2, r3
 8002d96:	4623      	mov	r3, r4
 8002d98:	f7fd fa16 	bl	80001c8 <__aeabi_uldivmod>
 8002d9c:	4603      	mov	r3, r0
 8002d9e:	460c      	mov	r4, r1
 8002da0:	617b      	str	r3, [r7, #20]
#endif /* USART_PRESC_PRESCALER */
            break;
 8002da2:	e03d      	b.n	8002e20 <UART_SetConfig+0x46c>
          case UART_CLOCKSOURCE_SYSCLK:
#if defined(USART_PRESC_PRESCALER)
            usartdiv = (uint32_t)(UART_DIV_LPUART(HAL_RCC_GetSysClockFreq(), huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
            usartdiv = (uint32_t)(UART_DIV_LPUART(HAL_RCC_GetSysClockFreq(), huart->Init.BaudRate));
 8002da4:	f7fe fdf6 	bl	8001994 <HAL_RCC_GetSysClockFreq>
 8002da8:	4603      	mov	r3, r0
 8002daa:	4619      	mov	r1, r3
 8002dac:	f04f 0200 	mov.w	r2, #0
 8002db0:	f04f 0300 	mov.w	r3, #0
 8002db4:	f04f 0400 	mov.w	r4, #0
 8002db8:	0214      	lsls	r4, r2, #8
 8002dba:	ea44 6411 	orr.w	r4, r4, r1, lsr #24
 8002dbe:	020b      	lsls	r3, r1, #8
 8002dc0:	687a      	ldr	r2, [r7, #4]
 8002dc2:	6852      	ldr	r2, [r2, #4]
 8002dc4:	0852      	lsrs	r2, r2, #1
 8002dc6:	4611      	mov	r1, r2
 8002dc8:	f04f 0200 	mov.w	r2, #0
 8002dcc:	eb13 0b01 	adds.w	fp, r3, r1
 8002dd0:	eb44 0c02 	adc.w	ip, r4, r2
 8002dd4:	4658      	mov	r0, fp
 8002dd6:	4661      	mov	r1, ip
 8002dd8:	687b      	ldr	r3, [r7, #4]
 8002dda:	685b      	ldr	r3, [r3, #4]
 8002ddc:	f04f 0400 	mov.w	r4, #0
 8002de0:	461a      	mov	r2, r3
 8002de2:	4623      	mov	r3, r4
 8002de4:	f7fd f9f0 	bl	80001c8 <__aeabi_uldivmod>
 8002de8:	4603      	mov	r3, r0
 8002dea:	460c      	mov	r4, r1
 8002dec:	617b      	str	r3, [r7, #20]
#endif /* USART_PRESC_PRESCALER */
            break;
 8002dee:	e017      	b.n	8002e20 <UART_SetConfig+0x46c>
          case UART_CLOCKSOURCE_LSE:
#if defined(USART_PRESC_PRESCALER)
            usartdiv = (uint32_t)(UART_DIV_LPUART(LSE_VALUE, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
            usartdiv = (uint32_t)(UART_DIV_LPUART(LSE_VALUE, huart->Init.BaudRate));
 8002df0:	687b      	ldr	r3, [r7, #4]
 8002df2:	685b      	ldr	r3, [r3, #4]
 8002df4:	085b      	lsrs	r3, r3, #1
 8002df6:	f04f 0400 	mov.w	r4, #0
 8002dfa:	f513 0000 	adds.w	r0, r3, #8388608	; 0x800000
 8002dfe:	f144 0100 	adc.w	r1, r4, #0
 8002e02:	687b      	ldr	r3, [r7, #4]
 8002e04:	685b      	ldr	r3, [r3, #4]
 8002e06:	f04f 0400 	mov.w	r4, #0
 8002e0a:	461a      	mov	r2, r3
 8002e0c:	4623      	mov	r3, r4
 8002e0e:	f7fd f9db 	bl	80001c8 <__aeabi_uldivmod>
 8002e12:	4603      	mov	r3, r0
 8002e14:	460c      	mov	r4, r1
 8002e16:	617b      	str	r3, [r7, #20]
#endif /* USART_PRESC_PRESCALER */
            break;
 8002e18:	e002      	b.n	8002e20 <UART_SetConfig+0x46c>
          case UART_CLOCKSOURCE_UNDEFINED:
          default:
            ret = HAL_ERROR;
 8002e1a:	2301      	movs	r3, #1
 8002e1c:	74fb      	strb	r3, [r7, #19]
            break;
 8002e1e:	bf00      	nop
        }

        /* It is forbidden to write values lower than 0x300 in the LPUART_BRR register */
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8002e20:	697b      	ldr	r3, [r7, #20]
 8002e22:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8002e26:	d308      	bcc.n	8002e3a <UART_SetConfig+0x486>
 8002e28:	697b      	ldr	r3, [r7, #20]
 8002e2a:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8002e2e:	d204      	bcs.n	8002e3a <UART_SetConfig+0x486>
        {
          huart->Instance->BRR = usartdiv;
 8002e30:	687b      	ldr	r3, [r7, #4]
 8002e32:	681b      	ldr	r3, [r3, #0]
 8002e34:	697a      	ldr	r2, [r7, #20]
 8002e36:	60da      	str	r2, [r3, #12]
 8002e38:	e0f5      	b.n	8003026 <UART_SetConfig+0x672>
        }
        else
        {
          ret = HAL_ERROR;
 8002e3a:	2301      	movs	r3, #1
 8002e3c:	74fb      	strb	r3, [r7, #19]
 8002e3e:	e0f2      	b.n	8003026 <UART_SetConfig+0x672>
        }
      } /*   if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) || (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (lpuart_ker_ck_pres != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8002e40:	687b      	ldr	r3, [r7, #4]
 8002e42:	69db      	ldr	r3, [r3, #28]
 8002e44:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8002e48:	d17f      	bne.n	8002f4a <UART_SetConfig+0x596>
  {
    switch (clocksource)
 8002e4a:	7efb      	ldrb	r3, [r7, #27]
 8002e4c:	2b08      	cmp	r3, #8
 8002e4e:	d85c      	bhi.n	8002f0a <UART_SetConfig+0x556>
 8002e50:	a201      	add	r2, pc, #4	; (adr r2, 8002e58 <UART_SetConfig+0x4a4>)
 8002e52:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002e56:	bf00      	nop
 8002e58:	08002e7d 	.word	0x08002e7d
 8002e5c:	08002e9b 	.word	0x08002e9b
 8002e60:	08002eb9 	.word	0x08002eb9
 8002e64:	08002f0b 	.word	0x08002f0b
 8002e68:	08002ed5 	.word	0x08002ed5
 8002e6c:	08002f0b 	.word	0x08002f0b
 8002e70:	08002f0b 	.word	0x08002f0b
 8002e74:	08002f0b 	.word	0x08002f0b
 8002e78:	08002ef3 	.word	0x08002ef3
    {
      case UART_CLOCKSOURCE_PCLK1:
#if defined(USART_PRESC_PRESCALER)
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate));
 8002e7c:	f7fe fe20 	bl	8001ac0 <HAL_RCC_GetPCLK1Freq>
 8002e80:	4603      	mov	r3, r0
 8002e82:	005a      	lsls	r2, r3, #1
 8002e84:	687b      	ldr	r3, [r7, #4]
 8002e86:	685b      	ldr	r3, [r3, #4]
 8002e88:	085b      	lsrs	r3, r3, #1
 8002e8a:	441a      	add	r2, r3
 8002e8c:	687b      	ldr	r3, [r7, #4]
 8002e8e:	685b      	ldr	r3, [r3, #4]
 8002e90:	fbb2 f3f3 	udiv	r3, r2, r3
 8002e94:	b29b      	uxth	r3, r3
 8002e96:	617b      	str	r3, [r7, #20]
#endif /* USART_PRESC_PRESCALER */
        break;
 8002e98:	e03a      	b.n	8002f10 <UART_SetConfig+0x55c>
      case UART_CLOCKSOURCE_PCLK2:
#if defined(USART_PRESC_PRESCALER)
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate));
 8002e9a:	f7fe fe27 	bl	8001aec <HAL_RCC_GetPCLK2Freq>
 8002e9e:	4603      	mov	r3, r0
 8002ea0:	005a      	lsls	r2, r3, #1
 8002ea2:	687b      	ldr	r3, [r7, #4]
 8002ea4:	685b      	ldr	r3, [r3, #4]
 8002ea6:	085b      	lsrs	r3, r3, #1
 8002ea8:	441a      	add	r2, r3
 8002eaa:	687b      	ldr	r3, [r7, #4]
 8002eac:	685b      	ldr	r3, [r3, #4]
 8002eae:	fbb2 f3f3 	udiv	r3, r2, r3
 8002eb2:	b29b      	uxth	r3, r3
 8002eb4:	617b      	str	r3, [r7, #20]
#endif /* USART_PRESC_PRESCALER */
        break;
 8002eb6:	e02b      	b.n	8002f10 <UART_SetConfig+0x55c>
      case UART_CLOCKSOURCE_HSI:
#if defined(USART_PRESC_PRESCALER)
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HSI_VALUE, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HSI_VALUE, huart->Init.BaudRate));
 8002eb8:	687b      	ldr	r3, [r7, #4]
 8002eba:	685b      	ldr	r3, [r3, #4]
 8002ebc:	085b      	lsrs	r3, r3, #1
 8002ebe:	f103 73f4 	add.w	r3, r3, #31981568	; 0x1e80000
 8002ec2:	f503 4390 	add.w	r3, r3, #18432	; 0x4800
 8002ec6:	687a      	ldr	r2, [r7, #4]
 8002ec8:	6852      	ldr	r2, [r2, #4]
 8002eca:	fbb3 f3f2 	udiv	r3, r3, r2
 8002ece:	b29b      	uxth	r3, r3
 8002ed0:	617b      	str	r3, [r7, #20]
#endif /* USART_PRESC_PRESCALER */
        break;
 8002ed2:	e01d      	b.n	8002f10 <UART_SetConfig+0x55c>
      case UART_CLOCKSOURCE_SYSCLK:
#if defined(USART_PRESC_PRESCALER)
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HAL_RCC_GetSysClockFreq(), huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HAL_RCC_GetSysClockFreq(), huart->Init.BaudRate));
 8002ed4:	f7fe fd5e 	bl	8001994 <HAL_RCC_GetSysClockFreq>
 8002ed8:	4603      	mov	r3, r0
 8002eda:	005a      	lsls	r2, r3, #1
 8002edc:	687b      	ldr	r3, [r7, #4]
 8002ede:	685b      	ldr	r3, [r3, #4]
 8002ee0:	085b      	lsrs	r3, r3, #1
 8002ee2:	441a      	add	r2, r3
 8002ee4:	687b      	ldr	r3, [r7, #4]
 8002ee6:	685b      	ldr	r3, [r3, #4]
 8002ee8:	fbb2 f3f3 	udiv	r3, r2, r3
 8002eec:	b29b      	uxth	r3, r3
 8002eee:	617b      	str	r3, [r7, #20]
#endif /* USART_PRESC_PRESCALER */
        break;
 8002ef0:	e00e      	b.n	8002f10 <UART_SetConfig+0x55c>
      case UART_CLOCKSOURCE_LSE:
#if defined(USART_PRESC_PRESCALER)
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8((uint32_t)LSE_VALUE, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(LSE_VALUE, huart->Init.BaudRate));
 8002ef2:	687b      	ldr	r3, [r7, #4]
 8002ef4:	685b      	ldr	r3, [r3, #4]
 8002ef6:	085b      	lsrs	r3, r3, #1
 8002ef8:	f503 3280 	add.w	r2, r3, #65536	; 0x10000
 8002efc:	687b      	ldr	r3, [r7, #4]
 8002efe:	685b      	ldr	r3, [r3, #4]
 8002f00:	fbb2 f3f3 	udiv	r3, r2, r3
 8002f04:	b29b      	uxth	r3, r3
 8002f06:	617b      	str	r3, [r7, #20]
#endif /* USART_PRESC_PRESCALER */
        break;
 8002f08:	e002      	b.n	8002f10 <UART_SetConfig+0x55c>
      case UART_CLOCKSOURCE_UNDEFINED:
      default:
        ret = HAL_ERROR;
 8002f0a:	2301      	movs	r3, #1
 8002f0c:	74fb      	strb	r3, [r7, #19]
        break;
 8002f0e:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8002f10:	697b      	ldr	r3, [r7, #20]
 8002f12:	2b0f      	cmp	r3, #15
 8002f14:	d916      	bls.n	8002f44 <UART_SetConfig+0x590>
 8002f16:	697b      	ldr	r3, [r7, #20]
 8002f18:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002f1c:	d212      	bcs.n	8002f44 <UART_SetConfig+0x590>
    {
      brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8002f1e:	697b      	ldr	r3, [r7, #20]
 8002f20:	b29b      	uxth	r3, r3
 8002f22:	f023 030f 	bic.w	r3, r3, #15
 8002f26:	817b      	strh	r3, [r7, #10]
      brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8002f28:	697b      	ldr	r3, [r7, #20]
 8002f2a:	085b      	lsrs	r3, r3, #1
 8002f2c:	b29b      	uxth	r3, r3
 8002f2e:	f003 0307 	and.w	r3, r3, #7
 8002f32:	b29a      	uxth	r2, r3
 8002f34:	897b      	ldrh	r3, [r7, #10]
 8002f36:	4313      	orrs	r3, r2
 8002f38:	817b      	strh	r3, [r7, #10]
      huart->Instance->BRR = brrtemp;
 8002f3a:	687b      	ldr	r3, [r7, #4]
 8002f3c:	681b      	ldr	r3, [r3, #0]
 8002f3e:	897a      	ldrh	r2, [r7, #10]
 8002f40:	60da      	str	r2, [r3, #12]
 8002f42:	e070      	b.n	8003026 <UART_SetConfig+0x672>
    }
    else
    {
      ret = HAL_ERROR;
 8002f44:	2301      	movs	r3, #1
 8002f46:	74fb      	strb	r3, [r7, #19]
 8002f48:	e06d      	b.n	8003026 <UART_SetConfig+0x672>
    }
  }
  else
  {
    switch (clocksource)
 8002f4a:	7efb      	ldrb	r3, [r7, #27]
 8002f4c:	2b08      	cmp	r3, #8
 8002f4e:	d859      	bhi.n	8003004 <UART_SetConfig+0x650>
 8002f50:	a201      	add	r2, pc, #4	; (adr r2, 8002f58 <UART_SetConfig+0x5a4>)
 8002f52:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002f56:	bf00      	nop
 8002f58:	08002f7d 	.word	0x08002f7d
 8002f5c:	08002f99 	.word	0x08002f99
 8002f60:	08002fb5 	.word	0x08002fb5
 8002f64:	08003005 	.word	0x08003005
 8002f68:	08002fd1 	.word	0x08002fd1
 8002f6c:	08003005 	.word	0x08003005
 8002f70:	08003005 	.word	0x08003005
 8002f74:	08003005 	.word	0x08003005
 8002f78:	08002fed 	.word	0x08002fed
    {
      case UART_CLOCKSOURCE_PCLK1:
#if defined(USART_PRESC_PRESCALER)
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate));
 8002f7c:	f7fe fda0 	bl	8001ac0 <HAL_RCC_GetPCLK1Freq>
 8002f80:	4602      	mov	r2, r0
 8002f82:	687b      	ldr	r3, [r7, #4]
 8002f84:	685b      	ldr	r3, [r3, #4]
 8002f86:	085b      	lsrs	r3, r3, #1
 8002f88:	441a      	add	r2, r3
 8002f8a:	687b      	ldr	r3, [r7, #4]
 8002f8c:	685b      	ldr	r3, [r3, #4]
 8002f8e:	fbb2 f3f3 	udiv	r3, r2, r3
 8002f92:	b29b      	uxth	r3, r3
 8002f94:	617b      	str	r3, [r7, #20]
#endif /* USART_PRESC_PRESCALER */
        break;
 8002f96:	e038      	b.n	800300a <UART_SetConfig+0x656>
      case UART_CLOCKSOURCE_PCLK2:
#if defined(USART_PRESC_PRESCALER)
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate));
 8002f98:	f7fe fda8 	bl	8001aec <HAL_RCC_GetPCLK2Freq>
 8002f9c:	4602      	mov	r2, r0
 8002f9e:	687b      	ldr	r3, [r7, #4]
 8002fa0:	685b      	ldr	r3, [r3, #4]
 8002fa2:	085b      	lsrs	r3, r3, #1
 8002fa4:	441a      	add	r2, r3
 8002fa6:	687b      	ldr	r3, [r7, #4]
 8002fa8:	685b      	ldr	r3, [r3, #4]
 8002faa:	fbb2 f3f3 	udiv	r3, r2, r3
 8002fae:	b29b      	uxth	r3, r3
 8002fb0:	617b      	str	r3, [r7, #20]
#endif /* USART_PRESC_PRESCALER */
        break;
 8002fb2:	e02a      	b.n	800300a <UART_SetConfig+0x656>
      case UART_CLOCKSOURCE_HSI:
#if defined(USART_PRESC_PRESCALER)
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(HSI_VALUE, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(HSI_VALUE, huart->Init.BaudRate));
 8002fb4:	687b      	ldr	r3, [r7, #4]
 8002fb6:	685b      	ldr	r3, [r3, #4]
 8002fb8:	085b      	lsrs	r3, r3, #1
 8002fba:	f503 0374 	add.w	r3, r3, #15990784	; 0xf40000
 8002fbe:	f503 5310 	add.w	r3, r3, #9216	; 0x2400
 8002fc2:	687a      	ldr	r2, [r7, #4]
 8002fc4:	6852      	ldr	r2, [r2, #4]
 8002fc6:	fbb3 f3f2 	udiv	r3, r3, r2
 8002fca:	b29b      	uxth	r3, r3
 8002fcc:	617b      	str	r3, [r7, #20]
#endif /* USART_PRESC_PRESCALER */
        break;
 8002fce:	e01c      	b.n	800300a <UART_SetConfig+0x656>
      case UART_CLOCKSOURCE_SYSCLK:
#if defined(USART_PRESC_PRESCALER)
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(HAL_RCC_GetSysClockFreq(), huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(HAL_RCC_GetSysClockFreq(), huart->Init.BaudRate));
 8002fd0:	f7fe fce0 	bl	8001994 <HAL_RCC_GetSysClockFreq>
 8002fd4:	4602      	mov	r2, r0
 8002fd6:	687b      	ldr	r3, [r7, #4]
 8002fd8:	685b      	ldr	r3, [r3, #4]
 8002fda:	085b      	lsrs	r3, r3, #1
 8002fdc:	441a      	add	r2, r3
 8002fde:	687b      	ldr	r3, [r7, #4]
 8002fe0:	685b      	ldr	r3, [r3, #4]
 8002fe2:	fbb2 f3f3 	udiv	r3, r2, r3
 8002fe6:	b29b      	uxth	r3, r3
 8002fe8:	617b      	str	r3, [r7, #20]
#endif /* USART_PRESC_PRESCALER */
        break;
 8002fea:	e00e      	b.n	800300a <UART_SetConfig+0x656>
      case UART_CLOCKSOURCE_LSE:
#if defined(USART_PRESC_PRESCALER)
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16((uint32_t)LSE_VALUE, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(LSE_VALUE, huart->Init.BaudRate));
 8002fec:	687b      	ldr	r3, [r7, #4]
 8002fee:	685b      	ldr	r3, [r3, #4]
 8002ff0:	085b      	lsrs	r3, r3, #1
 8002ff2:	f503 4200 	add.w	r2, r3, #32768	; 0x8000
 8002ff6:	687b      	ldr	r3, [r7, #4]
 8002ff8:	685b      	ldr	r3, [r3, #4]
 8002ffa:	fbb2 f3f3 	udiv	r3, r2, r3
 8002ffe:	b29b      	uxth	r3, r3
 8003000:	617b      	str	r3, [r7, #20]
#endif /* USART_PRESC_PRESCALER */
        break;
 8003002:	e002      	b.n	800300a <UART_SetConfig+0x656>
      case UART_CLOCKSOURCE_UNDEFINED:
      default:
        ret = HAL_ERROR;
 8003004:	2301      	movs	r3, #1
 8003006:	74fb      	strb	r3, [r7, #19]
        break;
 8003008:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800300a:	697b      	ldr	r3, [r7, #20]
 800300c:	2b0f      	cmp	r3, #15
 800300e:	d908      	bls.n	8003022 <UART_SetConfig+0x66e>
 8003010:	697b      	ldr	r3, [r7, #20]
 8003012:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003016:	d204      	bcs.n	8003022 <UART_SetConfig+0x66e>
    {
      huart->Instance->BRR = usartdiv;
 8003018:	687b      	ldr	r3, [r7, #4]
 800301a:	681b      	ldr	r3, [r3, #0]
 800301c:	697a      	ldr	r2, [r7, #20]
 800301e:	60da      	str	r2, [r3, #12]
 8003020:	e001      	b.n	8003026 <UART_SetConfig+0x672>
    }
    else
    {
      ret = HAL_ERROR;
 8003022:	2301      	movs	r3, #1
 8003024:	74fb      	strb	r3, [r7, #19]
  huart->NbTxDataToProcess = 1;
  huart->NbRxDataToProcess = 1;
#endif /* USART_CR1_FIFOEN */

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8003026:	687b      	ldr	r3, [r7, #4]
 8003028:	2200      	movs	r2, #0
 800302a:	661a      	str	r2, [r3, #96]	; 0x60
  huart->TxISR = NULL;
 800302c:	687b      	ldr	r3, [r7, #4]
 800302e:	2200      	movs	r2, #0
 8003030:	665a      	str	r2, [r3, #100]	; 0x64

  return ret;
 8003032:	7cfb      	ldrb	r3, [r7, #19]
}
 8003034:	4618      	mov	r0, r3
 8003036:	3720      	adds	r7, #32
 8003038:	46bd      	mov	sp, r7
 800303a:	e8bd 8890 	ldmia.w	sp!, {r4, r7, fp, pc}
 800303e:	bf00      	nop
 8003040:	f4240000 	.word	0xf4240000

08003044 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8003044:	b480      	push	{r7}
 8003046:	b083      	sub	sp, #12
 8003048:	af00      	add	r7, sp, #0
 800304a:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 800304c:	687b      	ldr	r3, [r7, #4]
 800304e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003050:	f003 0301 	and.w	r3, r3, #1
 8003054:	2b00      	cmp	r3, #0
 8003056:	d00a      	beq.n	800306e <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8003058:	687b      	ldr	r3, [r7, #4]
 800305a:	681b      	ldr	r3, [r3, #0]
 800305c:	685b      	ldr	r3, [r3, #4]
 800305e:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 8003062:	687b      	ldr	r3, [r7, #4]
 8003064:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8003066:	687b      	ldr	r3, [r7, #4]
 8003068:	681b      	ldr	r3, [r3, #0]
 800306a:	430a      	orrs	r2, r1
 800306c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 800306e:	687b      	ldr	r3, [r7, #4]
 8003070:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003072:	f003 0302 	and.w	r3, r3, #2
 8003076:	2b00      	cmp	r3, #0
 8003078:	d00a      	beq.n	8003090 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 800307a:	687b      	ldr	r3, [r7, #4]
 800307c:	681b      	ldr	r3, [r3, #0]
 800307e:	685b      	ldr	r3, [r3, #4]
 8003080:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 8003084:	687b      	ldr	r3, [r7, #4]
 8003086:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003088:	687b      	ldr	r3, [r7, #4]
 800308a:	681b      	ldr	r3, [r3, #0]
 800308c:	430a      	orrs	r2, r1
 800308e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8003090:	687b      	ldr	r3, [r7, #4]
 8003092:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003094:	f003 0304 	and.w	r3, r3, #4
 8003098:	2b00      	cmp	r3, #0
 800309a:	d00a      	beq.n	80030b2 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 800309c:	687b      	ldr	r3, [r7, #4]
 800309e:	681b      	ldr	r3, [r3, #0]
 80030a0:	685b      	ldr	r3, [r3, #4]
 80030a2:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 80030a6:	687b      	ldr	r3, [r7, #4]
 80030a8:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80030aa:	687b      	ldr	r3, [r7, #4]
 80030ac:	681b      	ldr	r3, [r3, #0]
 80030ae:	430a      	orrs	r2, r1
 80030b0:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 80030b2:	687b      	ldr	r3, [r7, #4]
 80030b4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80030b6:	f003 0308 	and.w	r3, r3, #8
 80030ba:	2b00      	cmp	r3, #0
 80030bc:	d00a      	beq.n	80030d4 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 80030be:	687b      	ldr	r3, [r7, #4]
 80030c0:	681b      	ldr	r3, [r3, #0]
 80030c2:	685b      	ldr	r3, [r3, #4]
 80030c4:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 80030c8:	687b      	ldr	r3, [r7, #4]
 80030ca:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80030cc:	687b      	ldr	r3, [r7, #4]
 80030ce:	681b      	ldr	r3, [r3, #0]
 80030d0:	430a      	orrs	r2, r1
 80030d2:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 80030d4:	687b      	ldr	r3, [r7, #4]
 80030d6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80030d8:	f003 0310 	and.w	r3, r3, #16
 80030dc:	2b00      	cmp	r3, #0
 80030de:	d00a      	beq.n	80030f6 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 80030e0:	687b      	ldr	r3, [r7, #4]
 80030e2:	681b      	ldr	r3, [r3, #0]
 80030e4:	689b      	ldr	r3, [r3, #8]
 80030e6:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 80030ea:	687b      	ldr	r3, [r7, #4]
 80030ec:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80030ee:	687b      	ldr	r3, [r7, #4]
 80030f0:	681b      	ldr	r3, [r3, #0]
 80030f2:	430a      	orrs	r2, r1
 80030f4:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 80030f6:	687b      	ldr	r3, [r7, #4]
 80030f8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80030fa:	f003 0320 	and.w	r3, r3, #32
 80030fe:	2b00      	cmp	r3, #0
 8003100:	d00a      	beq.n	8003118 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8003102:	687b      	ldr	r3, [r7, #4]
 8003104:	681b      	ldr	r3, [r3, #0]
 8003106:	689b      	ldr	r3, [r3, #8]
 8003108:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 800310c:	687b      	ldr	r3, [r7, #4]
 800310e:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8003110:	687b      	ldr	r3, [r7, #4]
 8003112:	681b      	ldr	r3, [r3, #0]
 8003114:	430a      	orrs	r2, r1
 8003116:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8003118:	687b      	ldr	r3, [r7, #4]
 800311a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800311c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003120:	2b00      	cmp	r3, #0
 8003122:	d01a      	beq.n	800315a <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8003124:	687b      	ldr	r3, [r7, #4]
 8003126:	681b      	ldr	r3, [r3, #0]
 8003128:	685b      	ldr	r3, [r3, #4]
 800312a:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 800312e:	687b      	ldr	r3, [r7, #4]
 8003130:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8003132:	687b      	ldr	r3, [r7, #4]
 8003134:	681b      	ldr	r3, [r3, #0]
 8003136:	430a      	orrs	r2, r1
 8003138:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800313a:	687b      	ldr	r3, [r7, #4]
 800313c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800313e:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8003142:	d10a      	bne.n	800315a <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8003144:	687b      	ldr	r3, [r7, #4]
 8003146:	681b      	ldr	r3, [r3, #0]
 8003148:	685b      	ldr	r3, [r3, #4]
 800314a:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 800314e:	687b      	ldr	r3, [r7, #4]
 8003150:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8003152:	687b      	ldr	r3, [r7, #4]
 8003154:	681b      	ldr	r3, [r3, #0]
 8003156:	430a      	orrs	r2, r1
 8003158:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800315a:	687b      	ldr	r3, [r7, #4]
 800315c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800315e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003162:	2b00      	cmp	r3, #0
 8003164:	d00a      	beq.n	800317c <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8003166:	687b      	ldr	r3, [r7, #4]
 8003168:	681b      	ldr	r3, [r3, #0]
 800316a:	685b      	ldr	r3, [r3, #4]
 800316c:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 8003170:	687b      	ldr	r3, [r7, #4]
 8003172:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8003174:	687b      	ldr	r3, [r7, #4]
 8003176:	681b      	ldr	r3, [r3, #0]
 8003178:	430a      	orrs	r2, r1
 800317a:	605a      	str	r2, [r3, #4]
  }
}
 800317c:	bf00      	nop
 800317e:	370c      	adds	r7, #12
 8003180:	46bd      	mov	sp, r7
 8003182:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003186:	4770      	bx	lr

08003188 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8003188:	b580      	push	{r7, lr}
 800318a:	b086      	sub	sp, #24
 800318c:	af02      	add	r7, sp, #8
 800318e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003190:	687b      	ldr	r3, [r7, #4]
 8003192:	2200      	movs	r2, #0
 8003194:	67da      	str	r2, [r3, #124]	; 0x7c

  /* Init tickstart for timeout managment*/
  tickstart = HAL_GetTick();
 8003196:	f7fd f9fb 	bl	8000590 <HAL_GetTick>
 800319a:	60f8      	str	r0, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800319c:	687b      	ldr	r3, [r7, #4]
 800319e:	681b      	ldr	r3, [r3, #0]
 80031a0:	681b      	ldr	r3, [r3, #0]
 80031a2:	f003 0308 	and.w	r3, r3, #8
 80031a6:	2b08      	cmp	r3, #8
 80031a8:	d10e      	bne.n	80031c8 <UART_CheckIdleState+0x40>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80031aa:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 80031ae:	9300      	str	r3, [sp, #0]
 80031b0:	68fb      	ldr	r3, [r7, #12]
 80031b2:	2200      	movs	r2, #0
 80031b4:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 80031b8:	6878      	ldr	r0, [r7, #4]
 80031ba:	f000 f82a 	bl	8003212 <UART_WaitOnFlagUntilTimeout>
 80031be:	4603      	mov	r3, r0
 80031c0:	2b00      	cmp	r3, #0
 80031c2:	d001      	beq.n	80031c8 <UART_CheckIdleState+0x40>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 80031c4:	2303      	movs	r3, #3
 80031c6:	e020      	b.n	800320a <UART_CheckIdleState+0x82>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 80031c8:	687b      	ldr	r3, [r7, #4]
 80031ca:	681b      	ldr	r3, [r3, #0]
 80031cc:	681b      	ldr	r3, [r3, #0]
 80031ce:	f003 0304 	and.w	r3, r3, #4
 80031d2:	2b04      	cmp	r3, #4
 80031d4:	d10e      	bne.n	80031f4 <UART_CheckIdleState+0x6c>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80031d6:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 80031da:	9300      	str	r3, [sp, #0]
 80031dc:	68fb      	ldr	r3, [r7, #12]
 80031de:	2200      	movs	r2, #0
 80031e0:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 80031e4:	6878      	ldr	r0, [r7, #4]
 80031e6:	f000 f814 	bl	8003212 <UART_WaitOnFlagUntilTimeout>
 80031ea:	4603      	mov	r3, r0
 80031ec:	2b00      	cmp	r3, #0
 80031ee:	d001      	beq.n	80031f4 <UART_CheckIdleState+0x6c>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 80031f0:	2303      	movs	r3, #3
 80031f2:	e00a      	b.n	800320a <UART_CheckIdleState+0x82>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 80031f4:	687b      	ldr	r3, [r7, #4]
 80031f6:	2220      	movs	r2, #32
 80031f8:	675a      	str	r2, [r3, #116]	; 0x74
  huart->RxState = HAL_UART_STATE_READY;
 80031fa:	687b      	ldr	r3, [r7, #4]
 80031fc:	2220      	movs	r2, #32
 80031fe:	679a      	str	r2, [r3, #120]	; 0x78

  __HAL_UNLOCK(huart);
 8003200:	687b      	ldr	r3, [r7, #4]
 8003202:	2200      	movs	r2, #0
 8003204:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

  return HAL_OK;
 8003208:	2300      	movs	r3, #0
}
 800320a:	4618      	mov	r0, r3
 800320c:	3710      	adds	r7, #16
 800320e:	46bd      	mov	sp, r7
 8003210:	bd80      	pop	{r7, pc}

08003212 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8003212:	b580      	push	{r7, lr}
 8003214:	b084      	sub	sp, #16
 8003216:	af00      	add	r7, sp, #0
 8003218:	60f8      	str	r0, [r7, #12]
 800321a:	60b9      	str	r1, [r7, #8]
 800321c:	603b      	str	r3, [r7, #0]
 800321e:	4613      	mov	r3, r2
 8003220:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8003222:	e02a      	b.n	800327a <UART_WaitOnFlagUntilTimeout+0x68>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003224:	69bb      	ldr	r3, [r7, #24]
 8003226:	f1b3 3fff 	cmp.w	r3, #4294967295
 800322a:	d026      	beq.n	800327a <UART_WaitOnFlagUntilTimeout+0x68>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800322c:	f7fd f9b0 	bl	8000590 <HAL_GetTick>
 8003230:	4602      	mov	r2, r0
 8003232:	683b      	ldr	r3, [r7, #0]
 8003234:	1ad3      	subs	r3, r2, r3
 8003236:	69ba      	ldr	r2, [r7, #24]
 8003238:	429a      	cmp	r2, r3
 800323a:	d302      	bcc.n	8003242 <UART_WaitOnFlagUntilTimeout+0x30>
 800323c:	69bb      	ldr	r3, [r7, #24]
 800323e:	2b00      	cmp	r3, #0
 8003240:	d11b      	bne.n	800327a <UART_WaitOnFlagUntilTimeout+0x68>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_TXEIE_TXFNFIE));
#else
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8003242:	68fb      	ldr	r3, [r7, #12]
 8003244:	681b      	ldr	r3, [r3, #0]
 8003246:	681a      	ldr	r2, [r3, #0]
 8003248:	68fb      	ldr	r3, [r7, #12]
 800324a:	681b      	ldr	r3, [r3, #0]
 800324c:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 8003250:	601a      	str	r2, [r3, #0]
#endif /* USART_CR1_FIFOEN */
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003252:	68fb      	ldr	r3, [r7, #12]
 8003254:	681b      	ldr	r3, [r3, #0]
 8003256:	689a      	ldr	r2, [r3, #8]
 8003258:	68fb      	ldr	r3, [r7, #12]
 800325a:	681b      	ldr	r3, [r3, #0]
 800325c:	f022 0201 	bic.w	r2, r2, #1
 8003260:	609a      	str	r2, [r3, #8]

        huart->gState = HAL_UART_STATE_READY;
 8003262:	68fb      	ldr	r3, [r7, #12]
 8003264:	2220      	movs	r2, #32
 8003266:	675a      	str	r2, [r3, #116]	; 0x74
        huart->RxState = HAL_UART_STATE_READY;
 8003268:	68fb      	ldr	r3, [r7, #12]
 800326a:	2220      	movs	r2, #32
 800326c:	679a      	str	r2, [r3, #120]	; 0x78

        __HAL_UNLOCK(huart);
 800326e:	68fb      	ldr	r3, [r7, #12]
 8003270:	2200      	movs	r2, #0
 8003272:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

        return HAL_TIMEOUT;
 8003276:	2303      	movs	r3, #3
 8003278:	e00f      	b.n	800329a <UART_WaitOnFlagUntilTimeout+0x88>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800327a:	68fb      	ldr	r3, [r7, #12]
 800327c:	681b      	ldr	r3, [r3, #0]
 800327e:	69da      	ldr	r2, [r3, #28]
 8003280:	68bb      	ldr	r3, [r7, #8]
 8003282:	4013      	ands	r3, r2
 8003284:	68ba      	ldr	r2, [r7, #8]
 8003286:	429a      	cmp	r2, r3
 8003288:	bf0c      	ite	eq
 800328a:	2301      	moveq	r3, #1
 800328c:	2300      	movne	r3, #0
 800328e:	b2db      	uxtb	r3, r3
 8003290:	461a      	mov	r2, r3
 8003292:	79fb      	ldrb	r3, [r7, #7]
 8003294:	429a      	cmp	r2, r3
 8003296:	d0c5      	beq.n	8003224 <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8003298:	2300      	movs	r3, #0
}
 800329a:	4618      	mov	r0, r3
 800329c:	3710      	adds	r7, #16
 800329e:	46bd      	mov	sp, r7
 80032a0:	bd80      	pop	{r7, pc}

080032a2 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80032a2:	b480      	push	{r7}
 80032a4:	b083      	sub	sp, #12
 80032a6:	af00      	add	r7, sp, #0
 80032a8:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
#if defined(USART_CR1_FIFOEN)
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
#else
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80032aa:	687b      	ldr	r3, [r7, #4]
 80032ac:	681b      	ldr	r3, [r3, #0]
 80032ae:	681a      	ldr	r2, [r3, #0]
 80032b0:	687b      	ldr	r3, [r7, #4]
 80032b2:	681b      	ldr	r3, [r3, #0]
 80032b4:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 80032b8:	601a      	str	r2, [r3, #0]
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80032ba:	687b      	ldr	r3, [r7, #4]
 80032bc:	681b      	ldr	r3, [r3, #0]
 80032be:	689a      	ldr	r2, [r3, #8]
 80032c0:	687b      	ldr	r3, [r7, #4]
 80032c2:	681b      	ldr	r3, [r3, #0]
 80032c4:	f022 0201 	bic.w	r2, r2, #1
 80032c8:	609a      	str	r2, [r3, #8]
#endif /* USART_CR1_FIFOEN */

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80032ca:	687b      	ldr	r3, [r7, #4]
 80032cc:	2220      	movs	r2, #32
 80032ce:	679a      	str	r2, [r3, #120]	; 0x78

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 80032d0:	687b      	ldr	r3, [r7, #4]
 80032d2:	2200      	movs	r2, #0
 80032d4:	661a      	str	r2, [r3, #96]	; 0x60
}
 80032d6:	bf00      	nop
 80032d8:	370c      	adds	r7, #12
 80032da:	46bd      	mov	sp, r7
 80032dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032e0:	4770      	bx	lr

080032e2 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 80032e2:	b580      	push	{r7, lr}
 80032e4:	b084      	sub	sp, #16
 80032e6:	af00      	add	r7, sp, #0
 80032e8:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 80032ea:	687b      	ldr	r3, [r7, #4]
 80032ec:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80032ee:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 80032f0:	68fb      	ldr	r3, [r7, #12]
 80032f2:	2200      	movs	r2, #0
 80032f4:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a
  huart->TxXferCount = 0U;
 80032f8:	68fb      	ldr	r3, [r7, #12]
 80032fa:	2200      	movs	r2, #0
 80032fc:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8003300:	68f8      	ldr	r0, [r7, #12]
 8003302:	f7ff fb4d 	bl	80029a0 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8003306:	bf00      	nop
 8003308:	3710      	adds	r7, #16
 800330a:	46bd      	mov	sp, r7
 800330c:	bd80      	pop	{r7, pc}

0800330e <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 800330e:	b580      	push	{r7, lr}
 8003310:	b082      	sub	sp, #8
 8003312:	af00      	add	r7, sp, #0
 8003314:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8003316:	687b      	ldr	r3, [r7, #4]
 8003318:	681b      	ldr	r3, [r3, #0]
 800331a:	681a      	ldr	r2, [r3, #0]
 800331c:	687b      	ldr	r3, [r7, #4]
 800331e:	681b      	ldr	r3, [r3, #0]
 8003320:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8003324:	601a      	str	r2, [r3, #0]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8003326:	687b      	ldr	r3, [r7, #4]
 8003328:	2220      	movs	r2, #32
 800332a:	675a      	str	r2, [r3, #116]	; 0x74

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 800332c:	687b      	ldr	r3, [r7, #4]
 800332e:	2200      	movs	r2, #0
 8003330:	665a      	str	r2, [r3, #100]	; 0x64
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8003332:	6878      	ldr	r0, [r7, #4]
 8003334:	f7ff fb20 	bl	8002978 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8003338:	bf00      	nop
 800333a:	3708      	adds	r7, #8
 800333c:	46bd      	mov	sp, r7
 800333e:	bd80      	pop	{r7, pc}

08003340 <UART_RxISR_8BIT>:
  * @brief RX interrrupt handler for 7 or 8 bits data word length .
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT(UART_HandleTypeDef *huart)
{
 8003340:	b580      	push	{r7, lr}
 8003342:	b084      	sub	sp, #16
 8003344:	af00      	add	r7, sp, #0
 8003346:	6078      	str	r0, [r7, #4]
  uint16_t uhMask = huart->Mask;
 8003348:	687b      	ldr	r3, [r7, #4]
 800334a:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 800334e:	81fb      	strh	r3, [r7, #14]
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8003350:	687b      	ldr	r3, [r7, #4]
 8003352:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8003354:	2b22      	cmp	r3, #34	; 0x22
 8003356:	d13a      	bne.n	80033ce <UART_RxISR_8BIT+0x8e>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8003358:	687b      	ldr	r3, [r7, #4]
 800335a:	681b      	ldr	r3, [r3, #0]
 800335c:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 800335e:	81bb      	strh	r3, [r7, #12]
    *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 8003360:	89bb      	ldrh	r3, [r7, #12]
 8003362:	b2d9      	uxtb	r1, r3
 8003364:	89fb      	ldrh	r3, [r7, #14]
 8003366:	b2da      	uxtb	r2, r3
 8003368:	687b      	ldr	r3, [r7, #4]
 800336a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800336c:	400a      	ands	r2, r1
 800336e:	b2d2      	uxtb	r2, r2
 8003370:	701a      	strb	r2, [r3, #0]
    huart->pRxBuffPtr++;
 8003372:	687b      	ldr	r3, [r7, #4]
 8003374:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003376:	1c5a      	adds	r2, r3, #1
 8003378:	687b      	ldr	r3, [r7, #4]
 800337a:	655a      	str	r2, [r3, #84]	; 0x54
    huart->RxXferCount--;
 800337c:	687b      	ldr	r3, [r7, #4]
 800337e:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 8003382:	b29b      	uxth	r3, r3
 8003384:	3b01      	subs	r3, #1
 8003386:	b29a      	uxth	r2, r3
 8003388:	687b      	ldr	r3, [r7, #4]
 800338a:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a

    if (huart->RxXferCount == 0U)
 800338e:	687b      	ldr	r3, [r7, #4]
 8003390:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 8003394:	b29b      	uxth	r3, r3
 8003396:	2b00      	cmp	r3, #0
 8003398:	d123      	bne.n	80033e2 <UART_RxISR_8BIT+0xa2>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupts */
#if defined(USART_CR1_FIFOEN)
      CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
#else
      CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800339a:	687b      	ldr	r3, [r7, #4]
 800339c:	681b      	ldr	r3, [r3, #0]
 800339e:	681a      	ldr	r2, [r3, #0]
 80033a0:	687b      	ldr	r3, [r7, #4]
 80033a2:	681b      	ldr	r3, [r3, #0]
 80033a4:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 80033a8:	601a      	str	r2, [r3, #0]
#endif /* USART_CR1_FIFOEN */

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80033aa:	687b      	ldr	r3, [r7, #4]
 80033ac:	681b      	ldr	r3, [r3, #0]
 80033ae:	689a      	ldr	r2, [r3, #8]
 80033b0:	687b      	ldr	r3, [r7, #4]
 80033b2:	681b      	ldr	r3, [r3, #0]
 80033b4:	f022 0201 	bic.w	r2, r2, #1
 80033b8:	609a      	str	r2, [r3, #8]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 80033ba:	687b      	ldr	r3, [r7, #4]
 80033bc:	2220      	movs	r2, #32
 80033be:	679a      	str	r2, [r3, #120]	; 0x78

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 80033c0:	687b      	ldr	r3, [r7, #4]
 80033c2:	2200      	movs	r2, #0
 80033c4:	661a      	str	r2, [r3, #96]	; 0x60
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
      /*Call registered Rx complete callback*/
      huart->RxCpltCallback(huart);
#else
      /*Call legacy weak Rx complete callback*/
      HAL_UART_RxCpltCallback(huart);
 80033c6:	6878      	ldr	r0, [r7, #4]
 80033c8:	f7ff fae0 	bl	800298c <HAL_UART_RxCpltCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 80033cc:	e009      	b.n	80033e2 <UART_RxISR_8BIT+0xa2>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 80033ce:	687b      	ldr	r3, [r7, #4]
 80033d0:	681b      	ldr	r3, [r3, #0]
 80033d2:	8b1b      	ldrh	r3, [r3, #24]
 80033d4:	b29a      	uxth	r2, r3
 80033d6:	687b      	ldr	r3, [r7, #4]
 80033d8:	681b      	ldr	r3, [r3, #0]
 80033da:	f042 0208 	orr.w	r2, r2, #8
 80033de:	b292      	uxth	r2, r2
 80033e0:	831a      	strh	r2, [r3, #24]
}
 80033e2:	bf00      	nop
 80033e4:	3710      	adds	r7, #16
 80033e6:	46bd      	mov	sp, r7
 80033e8:	bd80      	pop	{r7, pc}

080033ea <UART_RxISR_16BIT>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT(UART_HandleTypeDef *huart)
{
 80033ea:	b580      	push	{r7, lr}
 80033ec:	b084      	sub	sp, #16
 80033ee:	af00      	add	r7, sp, #0
 80033f0:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t uhMask = huart->Mask;
 80033f2:	687b      	ldr	r3, [r7, #4]
 80033f4:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 80033f8:	81fb      	strh	r3, [r7, #14]
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 80033fa:	687b      	ldr	r3, [r7, #4]
 80033fc:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 80033fe:	2b22      	cmp	r3, #34	; 0x22
 8003400:	d13a      	bne.n	8003478 <UART_RxISR_16BIT+0x8e>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8003402:	687b      	ldr	r3, [r7, #4]
 8003404:	681b      	ldr	r3, [r3, #0]
 8003406:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 8003408:	81bb      	strh	r3, [r7, #12]
    tmp = (uint16_t *) huart->pRxBuffPtr ;
 800340a:	687b      	ldr	r3, [r7, #4]
 800340c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800340e:	60bb      	str	r3, [r7, #8]
    *tmp = (uint16_t)(uhdata & uhMask);
 8003410:	89ba      	ldrh	r2, [r7, #12]
 8003412:	89fb      	ldrh	r3, [r7, #14]
 8003414:	4013      	ands	r3, r2
 8003416:	b29a      	uxth	r2, r3
 8003418:	68bb      	ldr	r3, [r7, #8]
 800341a:	801a      	strh	r2, [r3, #0]
    huart->pRxBuffPtr += 2U;
 800341c:	687b      	ldr	r3, [r7, #4]
 800341e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003420:	1c9a      	adds	r2, r3, #2
 8003422:	687b      	ldr	r3, [r7, #4]
 8003424:	655a      	str	r2, [r3, #84]	; 0x54
    huart->RxXferCount--;
 8003426:	687b      	ldr	r3, [r7, #4]
 8003428:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 800342c:	b29b      	uxth	r3, r3
 800342e:	3b01      	subs	r3, #1
 8003430:	b29a      	uxth	r2, r3
 8003432:	687b      	ldr	r3, [r7, #4]
 8003434:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a

    if (huart->RxXferCount == 0U)
 8003438:	687b      	ldr	r3, [r7, #4]
 800343a:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 800343e:	b29b      	uxth	r3, r3
 8003440:	2b00      	cmp	r3, #0
 8003442:	d123      	bne.n	800348c <UART_RxISR_16BIT+0xa2>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupt*/
#if defined(USART_CR1_FIFOEN)
      CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
#else
      CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8003444:	687b      	ldr	r3, [r7, #4]
 8003446:	681b      	ldr	r3, [r3, #0]
 8003448:	681a      	ldr	r2, [r3, #0]
 800344a:	687b      	ldr	r3, [r7, #4]
 800344c:	681b      	ldr	r3, [r3, #0]
 800344e:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 8003452:	601a      	str	r2, [r3, #0]
#endif /* USART_CR1_FIFOEN */

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003454:	687b      	ldr	r3, [r7, #4]
 8003456:	681b      	ldr	r3, [r3, #0]
 8003458:	689a      	ldr	r2, [r3, #8]
 800345a:	687b      	ldr	r3, [r7, #4]
 800345c:	681b      	ldr	r3, [r3, #0]
 800345e:	f022 0201 	bic.w	r2, r2, #1
 8003462:	609a      	str	r2, [r3, #8]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8003464:	687b      	ldr	r3, [r7, #4]
 8003466:	2220      	movs	r2, #32
 8003468:	679a      	str	r2, [r3, #120]	; 0x78

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 800346a:	687b      	ldr	r3, [r7, #4]
 800346c:	2200      	movs	r2, #0
 800346e:	661a      	str	r2, [r3, #96]	; 0x60
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
      /*Call registered Rx complete callback*/
      huart->RxCpltCallback(huart);
#else
      /*Call legacy weak Rx complete callback*/
      HAL_UART_RxCpltCallback(huart);
 8003470:	6878      	ldr	r0, [r7, #4]
 8003472:	f7ff fa8b 	bl	800298c <HAL_UART_RxCpltCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8003476:	e009      	b.n	800348c <UART_RxISR_16BIT+0xa2>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8003478:	687b      	ldr	r3, [r7, #4]
 800347a:	681b      	ldr	r3, [r3, #0]
 800347c:	8b1b      	ldrh	r3, [r3, #24]
 800347e:	b29a      	uxth	r2, r3
 8003480:	687b      	ldr	r3, [r7, #4]
 8003482:	681b      	ldr	r3, [r3, #0]
 8003484:	f042 0208 	orr.w	r2, r2, #8
 8003488:	b292      	uxth	r2, r2
 800348a:	831a      	strh	r2, [r3, #24]
}
 800348c:	bf00      	nop
 800348e:	3710      	adds	r7, #16
 8003490:	46bd      	mov	sp, r7
 8003492:	bd80      	pop	{r7, pc}

08003494 <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 8003494:	b480      	push	{r7}
 8003496:	b083      	sub	sp, #12
 8003498:	af00      	add	r7, sp, #0
 800349a:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 800349c:	bf00      	nop
 800349e:	370c      	adds	r7, #12
 80034a0:	46bd      	mov	sp, r7
 80034a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034a6:	4770      	bx	lr

080034a8 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80034a8:	b580      	push	{r7, lr}
 80034aa:	b082      	sub	sp, #8
 80034ac:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80034ae:	f7fd f80b 	bl	80004c8 <HAL_Init>

  /* USER CODE BEGIN Init */
  BSP_LCD_GLASS_Init();
 80034b2:	f000 f941 	bl	8003738 <BSP_LCD_GLASS_Init>

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80034b6:	f000 f817 	bl	80034e8 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80034ba:	f000 f8eb 	bl	8003694 <MX_GPIO_Init>
  MX_LCD_Init();
 80034be:	f000 f881 	bl	80035c4 <MX_LCD_Init>
  MX_UART4_Init();
 80034c2:	f000 f8b7 	bl	8003634 <MX_UART4_Init>
  /* USER CODE BEGIN 2 */
  BSP_LCD_GLASS_DisplayString("Hello");
 80034c6:	4806      	ldr	r0, [pc, #24]	; (80034e0 <main+0x38>)
 80034c8:	f000 f970 	bl	80037ac <BSP_LCD_GLASS_DisplayString>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */

  uint8_t data;
  HAL_UART_Receive_IT(&huart4, &data, 1); //HAL_UART_Receive_IT(UART handle, data buffer address, amount of data (bytes = 8 bits))
 80034cc:	1cfb      	adds	r3, r7, #3
 80034ce:	2201      	movs	r2, #1
 80034d0:	4619      	mov	r1, r3
 80034d2:	4804      	ldr	r0, [pc, #16]	; (80034e4 <main+0x3c>)
 80034d4:	f7ff f87e 	bl	80025d4 <HAL_UART_Receive_IT>
  //HAL_UART_Transmit_IT(&huart4, &data, 1); //HAL_UART_Receive_IT(UART handle, data buffer address, amount of data (bytes = 8 bits))
  int i = 0;
 80034d8:	2300      	movs	r3, #0
 80034da:	607b      	str	r3, [r7, #4]
  while (1)
 80034dc:	e7fe      	b.n	80034dc <main+0x34>
 80034de:	bf00      	nop
 80034e0:	0800457c 	.word	0x0800457c
 80034e4:	20000068 	.word	0x20000068

080034e8 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80034e8:	b580      	push	{r7, lr}
 80034ea:	b0b8      	sub	sp, #224	; 0xe0
 80034ec:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80034ee:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 80034f2:	2244      	movs	r2, #68	; 0x44
 80034f4:	2100      	movs	r1, #0
 80034f6:	4618      	mov	r0, r3
 80034f8:	f001 f82c 	bl	8004554 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80034fc:	f107 0388 	add.w	r3, r7, #136	; 0x88
 8003500:	2200      	movs	r2, #0
 8003502:	601a      	str	r2, [r3, #0]
 8003504:	605a      	str	r2, [r3, #4]
 8003506:	609a      	str	r2, [r3, #8]
 8003508:	60da      	str	r2, [r3, #12]
 800350a:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 800350c:	463b      	mov	r3, r7
 800350e:	2288      	movs	r2, #136	; 0x88
 8003510:	2100      	movs	r1, #0
 8003512:	4618      	mov	r0, r3
 8003514:	f001 f81e 	bl	8004554 <memset>

  /** Initializes the CPU, AHB and APB busses clocks
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_LSI|RCC_OSCILLATORTYPE_MSI;
 8003518:	2318      	movs	r3, #24
 800351a:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
  RCC_OscInitStruct.LSIState = RCC_LSI_ON;
 800351e:	2301      	movs	r3, #1
 8003520:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
  RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 8003524:	2301      	movs	r3, #1
 8003526:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
  RCC_OscInitStruct.MSICalibrationValue = 0;
 800352a:	2300      	movs	r3, #0
 800352c:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
  RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_6;
 8003530:	2360      	movs	r3, #96	; 0x60
 8003532:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8003536:	2300      	movs	r3, #0
 8003538:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800353c:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 8003540:	4618      	mov	r0, r3
 8003542:	f7fd fd95 	bl	8001070 <HAL_RCC_OscConfig>
 8003546:	4603      	mov	r3, r0
 8003548:	2b00      	cmp	r3, #0
 800354a:	d001      	beq.n	8003550 <SystemClock_Config+0x68>
  {
    Error_Handler();
 800354c:	f000 f8ec 	bl	8003728 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB busses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8003550:	230f      	movs	r3, #15
 8003552:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_MSI;
 8003556:	2300      	movs	r3, #0
 8003558:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800355c:	2300      	movs	r3, #0
 800355e:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8003562:	2300      	movs	r3, #0
 8003564:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8003568:	2300      	movs	r3, #0
 800356a:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 800356e:	f107 0388 	add.w	r3, r7, #136	; 0x88
 8003572:	2100      	movs	r1, #0
 8003574:	4618      	mov	r0, r3
 8003576:	f7fe f92b 	bl	80017d0 <HAL_RCC_ClockConfig>
 800357a:	4603      	mov	r3, r0
 800357c:	2b00      	cmp	r3, #0
 800357e:	d001      	beq.n	8003584 <SystemClock_Config+0x9c>
  {
    Error_Handler();
 8003580:	f000 f8d2 	bl	8003728 <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_RTC|RCC_PERIPHCLK_UART4;
 8003584:	4b0e      	ldr	r3, [pc, #56]	; (80035c0 <SystemClock_Config+0xd8>)
 8003586:	603b      	str	r3, [r7, #0]
  PeriphClkInit.Uart4ClockSelection = RCC_UART4CLKSOURCE_PCLK1;
 8003588:	2300      	movs	r3, #0
 800358a:	647b      	str	r3, [r7, #68]	; 0x44
  PeriphClkInit.RTCClockSelection = RCC_RTCCLKSOURCE_LSI;
 800358c:	f44f 7300 	mov.w	r3, #512	; 0x200
 8003590:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8003594:	463b      	mov	r3, r7
 8003596:	4618      	mov	r0, r3
 8003598:	f7fe fb1e 	bl	8001bd8 <HAL_RCCEx_PeriphCLKConfig>
 800359c:	4603      	mov	r3, r0
 800359e:	2b00      	cmp	r3, #0
 80035a0:	d001      	beq.n	80035a6 <SystemClock_Config+0xbe>
  {
    Error_Handler();
 80035a2:	f000 f8c1 	bl	8003728 <Error_Handler>
  }
  /** Configure the main internal regulator output voltage
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 80035a6:	f44f 7000 	mov.w	r0, #512	; 0x200
 80035aa:	f7fd fd0b 	bl	8000fc4 <HAL_PWREx_ControlVoltageScaling>
 80035ae:	4603      	mov	r3, r0
 80035b0:	2b00      	cmp	r3, #0
 80035b2:	d001      	beq.n	80035b8 <SystemClock_Config+0xd0>
  {
    Error_Handler();
 80035b4:	f000 f8b8 	bl	8003728 <Error_Handler>
  }
}
 80035b8:	bf00      	nop
 80035ba:	37e0      	adds	r7, #224	; 0xe0
 80035bc:	46bd      	mov	sp, r7
 80035be:	bd80      	pop	{r7, pc}
 80035c0:	00020008 	.word	0x00020008

080035c4 <MX_LCD_Init>:
  * @brief LCD Initialization Function
  * @param None
  * @retval None
  */
static void MX_LCD_Init(void)
{
 80035c4:	b580      	push	{r7, lr}
 80035c6:	af00      	add	r7, sp, #0
  /* USER CODE END LCD_Init 0 */

  /* USER CODE BEGIN LCD_Init 1 */

  /* USER CODE END LCD_Init 1 */
  hlcd.Instance = LCD;
 80035c8:	4b18      	ldr	r3, [pc, #96]	; (800362c <MX_LCD_Init+0x68>)
 80035ca:	4a19      	ldr	r2, [pc, #100]	; (8003630 <MX_LCD_Init+0x6c>)
 80035cc:	601a      	str	r2, [r3, #0]
  hlcd.Init.Prescaler = LCD_PRESCALER_1;
 80035ce:	4b17      	ldr	r3, [pc, #92]	; (800362c <MX_LCD_Init+0x68>)
 80035d0:	2200      	movs	r2, #0
 80035d2:	605a      	str	r2, [r3, #4]
  hlcd.Init.Divider = LCD_DIVIDER_16;
 80035d4:	4b15      	ldr	r3, [pc, #84]	; (800362c <MX_LCD_Init+0x68>)
 80035d6:	2200      	movs	r2, #0
 80035d8:	609a      	str	r2, [r3, #8]
  hlcd.Init.Duty = LCD_DUTY_1_2;
 80035da:	4b14      	ldr	r3, [pc, #80]	; (800362c <MX_LCD_Init+0x68>)
 80035dc:	2204      	movs	r2, #4
 80035de:	60da      	str	r2, [r3, #12]
  hlcd.Init.Bias = LCD_BIAS_1_4;
 80035e0:	4b12      	ldr	r3, [pc, #72]	; (800362c <MX_LCD_Init+0x68>)
 80035e2:	2200      	movs	r2, #0
 80035e4:	611a      	str	r2, [r3, #16]
  hlcd.Init.VoltageSource = LCD_VOLTAGESOURCE_INTERNAL;
 80035e6:	4b11      	ldr	r3, [pc, #68]	; (800362c <MX_LCD_Init+0x68>)
 80035e8:	2200      	movs	r2, #0
 80035ea:	615a      	str	r2, [r3, #20]
  hlcd.Init.Contrast = LCD_CONTRASTLEVEL_0;
 80035ec:	4b0f      	ldr	r3, [pc, #60]	; (800362c <MX_LCD_Init+0x68>)
 80035ee:	2200      	movs	r2, #0
 80035f0:	619a      	str	r2, [r3, #24]
  hlcd.Init.DeadTime = LCD_DEADTIME_0;
 80035f2:	4b0e      	ldr	r3, [pc, #56]	; (800362c <MX_LCD_Init+0x68>)
 80035f4:	2200      	movs	r2, #0
 80035f6:	61da      	str	r2, [r3, #28]
  hlcd.Init.PulseOnDuration = LCD_PULSEONDURATION_0;
 80035f8:	4b0c      	ldr	r3, [pc, #48]	; (800362c <MX_LCD_Init+0x68>)
 80035fa:	2200      	movs	r2, #0
 80035fc:	621a      	str	r2, [r3, #32]
  hlcd.Init.MuxSegment = LCD_MUXSEGMENT_DISABLE;
 80035fe:	4b0b      	ldr	r3, [pc, #44]	; (800362c <MX_LCD_Init+0x68>)
 8003600:	2200      	movs	r2, #0
 8003602:	631a      	str	r2, [r3, #48]	; 0x30
  hlcd.Init.BlinkMode = LCD_BLINKMODE_OFF;
 8003604:	4b09      	ldr	r3, [pc, #36]	; (800362c <MX_LCD_Init+0x68>)
 8003606:	2200      	movs	r2, #0
 8003608:	629a      	str	r2, [r3, #40]	; 0x28
  hlcd.Init.BlinkFrequency = LCD_BLINKFREQUENCY_DIV8;
 800360a:	4b08      	ldr	r3, [pc, #32]	; (800362c <MX_LCD_Init+0x68>)
 800360c:	2200      	movs	r2, #0
 800360e:	62da      	str	r2, [r3, #44]	; 0x2c
  hlcd.Init.HighDrive = LCD_HIGHDRIVE_DISABLE;
 8003610:	4b06      	ldr	r3, [pc, #24]	; (800362c <MX_LCD_Init+0x68>)
 8003612:	2200      	movs	r2, #0
 8003614:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_LCD_Init(&hlcd) != HAL_OK)
 8003616:	4805      	ldr	r0, [pc, #20]	; (800362c <MX_LCD_Init+0x68>)
 8003618:	f7fd fafa 	bl	8000c10 <HAL_LCD_Init>
 800361c:	4603      	mov	r3, r0
 800361e:	2b00      	cmp	r3, #0
 8003620:	d001      	beq.n	8003626 <MX_LCD_Init+0x62>
  {
    Error_Handler();
 8003622:	f000 f881 	bl	8003728 <Error_Handler>
  }
  /* USER CODE BEGIN LCD_Init 2 */

  /* USER CODE END LCD_Init 2 */

}
 8003626:	bf00      	nop
 8003628:	bd80      	pop	{r7, pc}
 800362a:	bf00      	nop
 800362c:	2000002c 	.word	0x2000002c
 8003630:	40002400 	.word	0x40002400

08003634 <MX_UART4_Init>:
  * @brief UART4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_UART4_Init(void)
{
 8003634:	b580      	push	{r7, lr}
 8003636:	af00      	add	r7, sp, #0
  /* USER CODE END UART4_Init 0 */

  /* USER CODE BEGIN UART4_Init 1 */

  /* USER CODE END UART4_Init 1 */
  huart4.Instance = UART4;
 8003638:	4b14      	ldr	r3, [pc, #80]	; (800368c <MX_UART4_Init+0x58>)
 800363a:	4a15      	ldr	r2, [pc, #84]	; (8003690 <MX_UART4_Init+0x5c>)
 800363c:	601a      	str	r2, [r3, #0]
  huart4.Init.BaudRate = 115200;
 800363e:	4b13      	ldr	r3, [pc, #76]	; (800368c <MX_UART4_Init+0x58>)
 8003640:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8003644:	605a      	str	r2, [r3, #4]
  huart4.Init.WordLength = UART_WORDLENGTH_8B;
 8003646:	4b11      	ldr	r3, [pc, #68]	; (800368c <MX_UART4_Init+0x58>)
 8003648:	2200      	movs	r2, #0
 800364a:	609a      	str	r2, [r3, #8]
  huart4.Init.StopBits = UART_STOPBITS_1;
 800364c:	4b0f      	ldr	r3, [pc, #60]	; (800368c <MX_UART4_Init+0x58>)
 800364e:	2200      	movs	r2, #0
 8003650:	60da      	str	r2, [r3, #12]
  huart4.Init.Parity = UART_PARITY_NONE;
 8003652:	4b0e      	ldr	r3, [pc, #56]	; (800368c <MX_UART4_Init+0x58>)
 8003654:	2200      	movs	r2, #0
 8003656:	611a      	str	r2, [r3, #16]
  huart4.Init.Mode = UART_MODE_TX_RX;
 8003658:	4b0c      	ldr	r3, [pc, #48]	; (800368c <MX_UART4_Init+0x58>)
 800365a:	220c      	movs	r2, #12
 800365c:	615a      	str	r2, [r3, #20]
  huart4.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800365e:	4b0b      	ldr	r3, [pc, #44]	; (800368c <MX_UART4_Init+0x58>)
 8003660:	2200      	movs	r2, #0
 8003662:	619a      	str	r2, [r3, #24]
  huart4.Init.OverSampling = UART_OVERSAMPLING_16;
 8003664:	4b09      	ldr	r3, [pc, #36]	; (800368c <MX_UART4_Init+0x58>)
 8003666:	2200      	movs	r2, #0
 8003668:	61da      	str	r2, [r3, #28]
  huart4.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 800366a:	4b08      	ldr	r3, [pc, #32]	; (800368c <MX_UART4_Init+0x58>)
 800366c:	2200      	movs	r2, #0
 800366e:	621a      	str	r2, [r3, #32]
  huart4.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8003670:	4b06      	ldr	r3, [pc, #24]	; (800368c <MX_UART4_Init+0x58>)
 8003672:	2200      	movs	r2, #0
 8003674:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart4) != HAL_OK)
 8003676:	4805      	ldr	r0, [pc, #20]	; (800368c <MX_UART4_Init+0x58>)
 8003678:	f7fe ff5e 	bl	8002538 <HAL_UART_Init>
 800367c:	4603      	mov	r3, r0
 800367e:	2b00      	cmp	r3, #0
 8003680:	d001      	beq.n	8003686 <MX_UART4_Init+0x52>
  {
    Error_Handler();
 8003682:	f000 f851 	bl	8003728 <Error_Handler>
  }
  /* USER CODE BEGIN UART4_Init 2 */

  /* USER CODE END UART4_Init 2 */

}
 8003686:	bf00      	nop
 8003688:	bd80      	pop	{r7, pc}
 800368a:	bf00      	nop
 800368c:	20000068 	.word	0x20000068
 8003690:	40004c00 	.word	0x40004c00

08003694 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8003694:	b580      	push	{r7, lr}
 8003696:	b088      	sub	sp, #32
 8003698:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800369a:	f107 030c 	add.w	r3, r7, #12
 800369e:	2200      	movs	r2, #0
 80036a0:	601a      	str	r2, [r3, #0]
 80036a2:	605a      	str	r2, [r3, #4]
 80036a4:	609a      	str	r2, [r3, #8]
 80036a6:	60da      	str	r2, [r3, #12]
 80036a8:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80036aa:	4b1d      	ldr	r3, [pc, #116]	; (8003720 <MX_GPIO_Init+0x8c>)
 80036ac:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80036ae:	4a1c      	ldr	r2, [pc, #112]	; (8003720 <MX_GPIO_Init+0x8c>)
 80036b0:	f043 0304 	orr.w	r3, r3, #4
 80036b4:	64d3      	str	r3, [r2, #76]	; 0x4c
 80036b6:	4b1a      	ldr	r3, [pc, #104]	; (8003720 <MX_GPIO_Init+0x8c>)
 80036b8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80036ba:	f003 0304 	and.w	r3, r3, #4
 80036be:	60bb      	str	r3, [r7, #8]
 80036c0:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80036c2:	4b17      	ldr	r3, [pc, #92]	; (8003720 <MX_GPIO_Init+0x8c>)
 80036c4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80036c6:	4a16      	ldr	r2, [pc, #88]	; (8003720 <MX_GPIO_Init+0x8c>)
 80036c8:	f043 0301 	orr.w	r3, r3, #1
 80036cc:	64d3      	str	r3, [r2, #76]	; 0x4c
 80036ce:	4b14      	ldr	r3, [pc, #80]	; (8003720 <MX_GPIO_Init+0x8c>)
 80036d0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80036d2:	f003 0301 	and.w	r3, r3, #1
 80036d6:	607b      	str	r3, [r7, #4]
 80036d8:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80036da:	4b11      	ldr	r3, [pc, #68]	; (8003720 <MX_GPIO_Init+0x8c>)
 80036dc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80036de:	4a10      	ldr	r2, [pc, #64]	; (8003720 <MX_GPIO_Init+0x8c>)
 80036e0:	f043 0302 	orr.w	r3, r3, #2
 80036e4:	64d3      	str	r3, [r2, #76]	; 0x4c
 80036e6:	4b0e      	ldr	r3, [pc, #56]	; (8003720 <MX_GPIO_Init+0x8c>)
 80036e8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80036ea:	f003 0302 	and.w	r3, r3, #2
 80036ee:	603b      	str	r3, [r7, #0]
 80036f0:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_2, GPIO_PIN_RESET);
 80036f2:	2200      	movs	r2, #0
 80036f4:	2104      	movs	r1, #4
 80036f6:	480b      	ldr	r0, [pc, #44]	; (8003724 <MX_GPIO_Init+0x90>)
 80036f8:	f7fd fa72 	bl	8000be0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PB2 */
  GPIO_InitStruct.Pin = GPIO_PIN_2;
 80036fc:	2304      	movs	r3, #4
 80036fe:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8003700:	2301      	movs	r3, #1
 8003702:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003704:	2300      	movs	r3, #0
 8003706:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003708:	2300      	movs	r3, #0
 800370a:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800370c:	f107 030c 	add.w	r3, r7, #12
 8003710:	4619      	mov	r1, r3
 8003712:	4804      	ldr	r0, [pc, #16]	; (8003724 <MX_GPIO_Init+0x90>)
 8003714:	f7fd f8bc 	bl	8000890 <HAL_GPIO_Init>

}
 8003718:	bf00      	nop
 800371a:	3720      	adds	r7, #32
 800371c:	46bd      	mov	sp, r7
 800371e:	bd80      	pop	{r7, pc}
 8003720:	40021000 	.word	0x40021000
 8003724:	48000400 	.word	0x48000400

08003728 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8003728:	b480      	push	{r7}
 800372a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */

  /* USER CODE END Error_Handler_Debug */
}
 800372c:	bf00      	nop
 800372e:	46bd      	mov	sp, r7
 8003730:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003734:	4770      	bx	lr
	...

08003738 <BSP_LCD_GLASS_Init>:
/**
  * @brief  Initialize the LCD GLASS relative GPIO port IOs and LCD peripheral.
  * @retval None
  */
void BSP_LCD_GLASS_Init(void)
{
 8003738:	b580      	push	{r7, lr}
 800373a:	af00      	add	r7, sp, #0
  LCDHandle.Instance              = LCD;
 800373c:	4b19      	ldr	r3, [pc, #100]	; (80037a4 <BSP_LCD_GLASS_Init+0x6c>)
 800373e:	4a1a      	ldr	r2, [pc, #104]	; (80037a8 <BSP_LCD_GLASS_Init+0x70>)
 8003740:	601a      	str	r2, [r3, #0]
  LCDHandle.Init.Prescaler        = LCD_PRESCALER_1;
 8003742:	4b18      	ldr	r3, [pc, #96]	; (80037a4 <BSP_LCD_GLASS_Init+0x6c>)
 8003744:	2200      	movs	r2, #0
 8003746:	605a      	str	r2, [r3, #4]
  LCDHandle.Init.Divider          = LCD_DIVIDER_31;
 8003748:	4b16      	ldr	r3, [pc, #88]	; (80037a4 <BSP_LCD_GLASS_Init+0x6c>)
 800374a:	f44f 1270 	mov.w	r2, #3932160	; 0x3c0000
 800374e:	609a      	str	r2, [r3, #8]
#if defined (USE_STM32L476G_DISCO_REVC) || defined (USE_STM32L476G_DISCO_REVB)
  LCDHandle.Init.Duty             = LCD_DUTY_1_4;
 8003750:	4b14      	ldr	r3, [pc, #80]	; (80037a4 <BSP_LCD_GLASS_Init+0x6c>)
 8003752:	220c      	movs	r2, #12
 8003754:	60da      	str	r2, [r3, #12]
#elif defined (USE_STM32L476G_DISCO_REVA)
  LCDHandle.Init.Duty             = LCD_DUTY_1_8;
#endif
  LCDHandle.Init.Bias             = LCD_BIAS_1_3;
 8003756:	4b13      	ldr	r3, [pc, #76]	; (80037a4 <BSP_LCD_GLASS_Init+0x6c>)
 8003758:	2240      	movs	r2, #64	; 0x40
 800375a:	611a      	str	r2, [r3, #16]
  LCDHandle.Init.VoltageSource    = LCD_VOLTAGESOURCE_INTERNAL;
 800375c:	4b11      	ldr	r3, [pc, #68]	; (80037a4 <BSP_LCD_GLASS_Init+0x6c>)
 800375e:	2200      	movs	r2, #0
 8003760:	615a      	str	r2, [r3, #20]
  LCDHandle.Init.Contrast         = LCD_CONTRASTLEVEL_5;
 8003762:	4b10      	ldr	r3, [pc, #64]	; (80037a4 <BSP_LCD_GLASS_Init+0x6c>)
 8003764:	f44f 52a0 	mov.w	r2, #5120	; 0x1400
 8003768:	619a      	str	r2, [r3, #24]
  LCDHandle.Init.DeadTime         = LCD_DEADTIME_0;
 800376a:	4b0e      	ldr	r3, [pc, #56]	; (80037a4 <BSP_LCD_GLASS_Init+0x6c>)
 800376c:	2200      	movs	r2, #0
 800376e:	61da      	str	r2, [r3, #28]
  LCDHandle.Init.PulseOnDuration  = LCD_PULSEONDURATION_4;
 8003770:	4b0c      	ldr	r3, [pc, #48]	; (80037a4 <BSP_LCD_GLASS_Init+0x6c>)
 8003772:	2240      	movs	r2, #64	; 0x40
 8003774:	621a      	str	r2, [r3, #32]
  LCDHandle.Init.HighDrive        = LCD_HIGHDRIVE_DISABLE;
 8003776:	4b0b      	ldr	r3, [pc, #44]	; (80037a4 <BSP_LCD_GLASS_Init+0x6c>)
 8003778:	2200      	movs	r2, #0
 800377a:	625a      	str	r2, [r3, #36]	; 0x24
  LCDHandle.Init.BlinkMode        = LCD_BLINKMODE_OFF;
 800377c:	4b09      	ldr	r3, [pc, #36]	; (80037a4 <BSP_LCD_GLASS_Init+0x6c>)
 800377e:	2200      	movs	r2, #0
 8003780:	629a      	str	r2, [r3, #40]	; 0x28
  LCDHandle.Init.BlinkFrequency   = LCD_BLINKFREQUENCY_DIV32;
 8003782:	4b08      	ldr	r3, [pc, #32]	; (80037a4 <BSP_LCD_GLASS_Init+0x6c>)
 8003784:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8003788:	62da      	str	r2, [r3, #44]	; 0x2c
  LCDHandle.Init.MuxSegment       = LCD_MUXSEGMENT_DISABLE;
 800378a:	4b06      	ldr	r3, [pc, #24]	; (80037a4 <BSP_LCD_GLASS_Init+0x6c>)
 800378c:	2200      	movs	r2, #0
 800378e:	631a      	str	r2, [r3, #48]	; 0x30
  
  /* Initialize the LCD */
  LCD_MspInit(&LCDHandle);
 8003790:	4804      	ldr	r0, [pc, #16]	; (80037a4 <BSP_LCD_GLASS_Init+0x6c>)
 8003792:	f000 f843 	bl	800381c <LCD_MspInit>
  HAL_LCD_Init(&LCDHandle);
 8003796:	4803      	ldr	r0, [pc, #12]	; (80037a4 <BSP_LCD_GLASS_Init+0x6c>)
 8003798:	f7fd fa3a 	bl	8000c10 <HAL_LCD_Init>

  BSP_LCD_GLASS_Clear();
 800379c:	f000 f834 	bl	8003808 <BSP_LCD_GLASS_Clear>
}
 80037a0:	bf00      	nop
 80037a2:	bd80      	pop	{r7, pc}
 80037a4:	200000f8 	.word	0x200000f8
 80037a8:	40002400 	.word	0x40002400

080037ac <BSP_LCD_GLASS_DisplayString>:
  * @brief  Write a character string in the LCD RAM buffer.
  * @param  ptr: Pointer to string to display on the LCD Glass.
  * @retval None
  */
void BSP_LCD_GLASS_DisplayString(uint8_t* ptr)
{
 80037ac:	b580      	push	{r7, lr}
 80037ae:	b084      	sub	sp, #16
 80037b0:	af00      	add	r7, sp, #0
 80037b2:	6078      	str	r0, [r7, #4]
  DigitPosition_Typedef position = LCD_DIGIT_POSITION_1;
 80037b4:	2300      	movs	r3, #0
 80037b6:	73fb      	strb	r3, [r7, #15]

  /* Send the string character by character on lCD */
  while ((*ptr != 0) & (position <= LCD_DIGIT_POSITION_6))
 80037b8:	e00b      	b.n	80037d2 <BSP_LCD_GLASS_DisplayString+0x26>
  {
    /* Write one character on LCD */
    WriteChar(ptr, POINT_OFF, DOUBLEPOINT_OFF, position);
 80037ba:	7bfb      	ldrb	r3, [r7, #15]
 80037bc:	2200      	movs	r2, #0
 80037be:	2100      	movs	r1, #0
 80037c0:	6878      	ldr	r0, [r7, #4]
 80037c2:	f000 f9bb 	bl	8003b3c <WriteChar>

    /* Point on the next character */
    ptr++;
 80037c6:	687b      	ldr	r3, [r7, #4]
 80037c8:	3301      	adds	r3, #1
 80037ca:	607b      	str	r3, [r7, #4]

    /* Increment the character counter */
    position++;
 80037cc:	7bfb      	ldrb	r3, [r7, #15]
 80037ce:	3301      	adds	r3, #1
 80037d0:	73fb      	strb	r3, [r7, #15]
  while ((*ptr != 0) & (position <= LCD_DIGIT_POSITION_6))
 80037d2:	687b      	ldr	r3, [r7, #4]
 80037d4:	781b      	ldrb	r3, [r3, #0]
 80037d6:	2b00      	cmp	r3, #0
 80037d8:	bf14      	ite	ne
 80037da:	2301      	movne	r3, #1
 80037dc:	2300      	moveq	r3, #0
 80037de:	b2da      	uxtb	r2, r3
 80037e0:	7bfb      	ldrb	r3, [r7, #15]
 80037e2:	2b05      	cmp	r3, #5
 80037e4:	bf94      	ite	ls
 80037e6:	2301      	movls	r3, #1
 80037e8:	2300      	movhi	r3, #0
 80037ea:	b2db      	uxtb	r3, r3
 80037ec:	4013      	ands	r3, r2
 80037ee:	b2db      	uxtb	r3, r3
 80037f0:	2b00      	cmp	r3, #0
 80037f2:	d1e2      	bne.n	80037ba <BSP_LCD_GLASS_DisplayString+0xe>
  }
  /* Update the LCD display */
  HAL_LCD_UpdateDisplayRequest(&LCDHandle);
 80037f4:	4803      	ldr	r0, [pc, #12]	; (8003804 <BSP_LCD_GLASS_DisplayString+0x58>)
 80037f6:	f7fd fb7c 	bl	8000ef2 <HAL_LCD_UpdateDisplayRequest>
}
 80037fa:	bf00      	nop
 80037fc:	3710      	adds	r7, #16
 80037fe:	46bd      	mov	sp, r7
 8003800:	bd80      	pop	{r7, pc}
 8003802:	bf00      	nop
 8003804:	200000f8 	.word	0x200000f8

08003808 <BSP_LCD_GLASS_Clear>:
/**
  * @brief  Clear the whole LCD RAM buffer.
  * @retval None
  */
void BSP_LCD_GLASS_Clear(void)
{
 8003808:	b580      	push	{r7, lr}
 800380a:	af00      	add	r7, sp, #0
  HAL_LCD_Clear(&LCDHandle); 
 800380c:	4802      	ldr	r0, [pc, #8]	; (8003818 <BSP_LCD_GLASS_Clear+0x10>)
 800380e:	f7fd fb1a 	bl	8000e46 <HAL_LCD_Clear>
}
 8003812:	bf00      	nop
 8003814:	bd80      	pop	{r7, pc}
 8003816:	bf00      	nop
 8003818:	200000f8 	.word	0x200000f8

0800381c <LCD_MspInit>:
  * @brief  Initialize the LCD MSP.
  * @param  hlcd: LCD handle
  * @retval None
  */
static void LCD_MspInit(LCD_HandleTypeDef *hlcd)
{
 800381c:	b580      	push	{r7, lr}
 800381e:	b0c0      	sub	sp, #256	; 0x100
 8003820:	af00      	add	r7, sp, #0
 8003822:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef  gpioinitstruct = {0};
 8003824:	f107 03ec 	add.w	r3, r7, #236	; 0xec
 8003828:	2200      	movs	r2, #0
 800382a:	601a      	str	r2, [r3, #0]
 800382c:	605a      	str	r2, [r3, #4]
 800382e:	609a      	str	r2, [r3, #8]
 8003830:	60da      	str	r2, [r3, #12]
 8003832:	611a      	str	r2, [r3, #16]
  RCC_OscInitTypeDef oscinitstruct = {0};
 8003834:	f107 03a8 	add.w	r3, r7, #168	; 0xa8
 8003838:	2244      	movs	r2, #68	; 0x44
 800383a:	2100      	movs	r1, #0
 800383c:	4618      	mov	r0, r3
 800383e:	f000 fe89 	bl	8004554 <memset>
  RCC_PeriphCLKInitTypeDef periphclkstruct = {0};
 8003842:	f107 0320 	add.w	r3, r7, #32
 8003846:	2288      	movs	r2, #136	; 0x88
 8003848:	2100      	movs	r1, #0
 800384a:	4618      	mov	r0, r3
 800384c:	f000 fe82 	bl	8004554 <memset>
  
  /*##-1- Enable PWR  peripheral Clock #######################################*/
  __HAL_RCC_PWR_CLK_ENABLE();
 8003850:	4b51      	ldr	r3, [pc, #324]	; (8003998 <LCD_MspInit+0x17c>)
 8003852:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003854:	4a50      	ldr	r2, [pc, #320]	; (8003998 <LCD_MspInit+0x17c>)
 8003856:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800385a:	6593      	str	r3, [r2, #88]	; 0x58
 800385c:	4b4e      	ldr	r3, [pc, #312]	; (8003998 <LCD_MspInit+0x17c>)
 800385e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003860:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003864:	61fb      	str	r3, [r7, #28]
 8003866:	69fb      	ldr	r3, [r7, #28]
  
  /*##-2- Configure LSE as RTC clock soucre ###################################*/ 
  oscinitstruct.OscillatorType  = RCC_OSCILLATORTYPE_LSE;
 8003868:	2304      	movs	r3, #4
 800386a:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
  oscinitstruct.PLL.PLLState    = RCC_PLL_NONE;
 800386e:	2300      	movs	r3, #0
 8003870:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
  oscinitstruct.LSEState        = RCC_LSE_ON;
 8003874:	2301      	movs	r3, #1
 8003876:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
  if(HAL_RCC_OscConfig(&oscinitstruct) != HAL_OK)
 800387a:	f107 03a8 	add.w	r3, r7, #168	; 0xa8
 800387e:	4618      	mov	r0, r3
 8003880:	f7fd fbf6 	bl	8001070 <HAL_RCC_OscConfig>
 8003884:	4603      	mov	r3, r0
 8003886:	2b00      	cmp	r3, #0
 8003888:	d000      	beq.n	800388c <LCD_MspInit+0x70>
  { 
    while(1);
 800388a:	e7fe      	b.n	800388a <LCD_MspInit+0x6e>
  }
  
  /*##-3- Select LSE as RTC clock source.##########################*/
  /* Backup domain management is done in RCC function */
  periphclkstruct.PeriphClockSelection = RCC_PERIPHCLK_RTC;
 800388c:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8003890:	623b      	str	r3, [r7, #32]
  periphclkstruct.RTCClockSelection = RCC_RTCCLKSOURCE_LSE;
 8003892:	f44f 7380 	mov.w	r3, #256	; 0x100
 8003896:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
  HAL_RCCEx_PeriphCLKConfig(&periphclkstruct);
 800389a:	f107 0320 	add.w	r3, r7, #32
 800389e:	4618      	mov	r0, r3
 80038a0:	f7fe f99a 	bl	8001bd8 <HAL_RCCEx_PeriphCLKConfig>

  /*##-4- Enable LCD GPIO Clocks #############################################*/
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80038a4:	4b3c      	ldr	r3, [pc, #240]	; (8003998 <LCD_MspInit+0x17c>)
 80038a6:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80038a8:	4a3b      	ldr	r2, [pc, #236]	; (8003998 <LCD_MspInit+0x17c>)
 80038aa:	f043 0301 	orr.w	r3, r3, #1
 80038ae:	64d3      	str	r3, [r2, #76]	; 0x4c
 80038b0:	4b39      	ldr	r3, [pc, #228]	; (8003998 <LCD_MspInit+0x17c>)
 80038b2:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80038b4:	f003 0301 	and.w	r3, r3, #1
 80038b8:	61bb      	str	r3, [r7, #24]
 80038ba:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80038bc:	4b36      	ldr	r3, [pc, #216]	; (8003998 <LCD_MspInit+0x17c>)
 80038be:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80038c0:	4a35      	ldr	r2, [pc, #212]	; (8003998 <LCD_MspInit+0x17c>)
 80038c2:	f043 0302 	orr.w	r3, r3, #2
 80038c6:	64d3      	str	r3, [r2, #76]	; 0x4c
 80038c8:	4b33      	ldr	r3, [pc, #204]	; (8003998 <LCD_MspInit+0x17c>)
 80038ca:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80038cc:	f003 0302 	and.w	r3, r3, #2
 80038d0:	617b      	str	r3, [r7, #20]
 80038d2:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80038d4:	4b30      	ldr	r3, [pc, #192]	; (8003998 <LCD_MspInit+0x17c>)
 80038d6:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80038d8:	4a2f      	ldr	r2, [pc, #188]	; (8003998 <LCD_MspInit+0x17c>)
 80038da:	f043 0304 	orr.w	r3, r3, #4
 80038de:	64d3      	str	r3, [r2, #76]	; 0x4c
 80038e0:	4b2d      	ldr	r3, [pc, #180]	; (8003998 <LCD_MspInit+0x17c>)
 80038e2:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80038e4:	f003 0304 	and.w	r3, r3, #4
 80038e8:	613b      	str	r3, [r7, #16]
 80038ea:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80038ec:	4b2a      	ldr	r3, [pc, #168]	; (8003998 <LCD_MspInit+0x17c>)
 80038ee:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80038f0:	4a29      	ldr	r2, [pc, #164]	; (8003998 <LCD_MspInit+0x17c>)
 80038f2:	f043 0308 	orr.w	r3, r3, #8
 80038f6:	64d3      	str	r3, [r2, #76]	; 0x4c
 80038f8:	4b27      	ldr	r3, [pc, #156]	; (8003998 <LCD_MspInit+0x17c>)
 80038fa:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80038fc:	f003 0308 	and.w	r3, r3, #8
 8003900:	60fb      	str	r3, [r7, #12]
 8003902:	68fb      	ldr	r3, [r7, #12]

  
  /*##-5- Configure peripheral GPIO ##########################################*/
  /* Configure Output for LCD */
  /* Port A */
  gpioinitstruct.Pin        = LCD_GPIO_BANKA_PINS;
 8003904:	f248 73c0 	movw	r3, #34752	; 0x87c0
 8003908:	f8c7 30ec 	str.w	r3, [r7, #236]	; 0xec
  gpioinitstruct.Mode       = GPIO_MODE_AF_PP;
 800390c:	2302      	movs	r3, #2
 800390e:	f8c7 30f0 	str.w	r3, [r7, #240]	; 0xf0
  gpioinitstruct.Pull       = GPIO_NOPULL;
 8003912:	2300      	movs	r3, #0
 8003914:	f8c7 30f4 	str.w	r3, [r7, #244]	; 0xf4
  gpioinitstruct.Speed      = GPIO_SPEED_HIGH;
 8003918:	2303      	movs	r3, #3
 800391a:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
  gpioinitstruct.Alternate  = GPIO_AF11_LCD;
 800391e:	230b      	movs	r3, #11
 8003920:	f8c7 30fc 	str.w	r3, [r7, #252]	; 0xfc
  HAL_GPIO_Init(GPIOA, &gpioinitstruct);
 8003924:	f107 03ec 	add.w	r3, r7, #236	; 0xec
 8003928:	4619      	mov	r1, r3
 800392a:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800392e:	f7fc ffaf 	bl	8000890 <HAL_GPIO_Init>

  /* Port B */
  gpioinitstruct.Pin        = LCD_GPIO_BANKB_PINS;
 8003932:	f24f 2333 	movw	r3, #62003	; 0xf233
 8003936:	f8c7 30ec 	str.w	r3, [r7, #236]	; 0xec
  HAL_GPIO_Init(GPIOB, &gpioinitstruct);
 800393a:	f107 03ec 	add.w	r3, r7, #236	; 0xec
 800393e:	4619      	mov	r1, r3
 8003940:	4816      	ldr	r0, [pc, #88]	; (800399c <LCD_MspInit+0x180>)
 8003942:	f7fc ffa5 	bl	8000890 <HAL_GPIO_Init>
  
  /* Port C*/
  gpioinitstruct.Pin        = LCD_GPIO_BANKC_PINS;
 8003946:	f44f 73fc 	mov.w	r3, #504	; 0x1f8
 800394a:	f8c7 30ec 	str.w	r3, [r7, #236]	; 0xec
  HAL_GPIO_Init(GPIOC, &gpioinitstruct);
 800394e:	f107 03ec 	add.w	r3, r7, #236	; 0xec
 8003952:	4619      	mov	r1, r3
 8003954:	4812      	ldr	r0, [pc, #72]	; (80039a0 <LCD_MspInit+0x184>)
 8003956:	f7fc ff9b 	bl	8000890 <HAL_GPIO_Init>

  /* Port D */
  gpioinitstruct.Pin        = LCD_GPIO_BANKD_PINS;
 800395a:	f44f 437f 	mov.w	r3, #65280	; 0xff00
 800395e:	f8c7 30ec 	str.w	r3, [r7, #236]	; 0xec
  HAL_GPIO_Init(GPIOD, &gpioinitstruct);
 8003962:	f107 03ec 	add.w	r3, r7, #236	; 0xec
 8003966:	4619      	mov	r1, r3
 8003968:	480e      	ldr	r0, [pc, #56]	; (80039a4 <LCD_MspInit+0x188>)
 800396a:	f7fc ff91 	bl	8000890 <HAL_GPIO_Init>

  /* Wait for the external capacitor Cext which is connected to the VLCD pin is charged
  (approximately 2ms for Cext=1uF) */
  HAL_Delay(2);
 800396e:	2002      	movs	r0, #2
 8003970:	f7fc fe1a 	bl	80005a8 <HAL_Delay>

  /*##-6- Enable LCD peripheral Clock ########################################*/
  __HAL_RCC_LCD_CLK_ENABLE();
 8003974:	4b08      	ldr	r3, [pc, #32]	; (8003998 <LCD_MspInit+0x17c>)
 8003976:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003978:	4a07      	ldr	r2, [pc, #28]	; (8003998 <LCD_MspInit+0x17c>)
 800397a:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800397e:	6593      	str	r3, [r2, #88]	; 0x58
 8003980:	4b05      	ldr	r3, [pc, #20]	; (8003998 <LCD_MspInit+0x17c>)
 8003982:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003984:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8003988:	60bb      	str	r3, [r7, #8]
 800398a:	68bb      	ldr	r3, [r7, #8]
}
 800398c:	bf00      	nop
 800398e:	f507 7780 	add.w	r7, r7, #256	; 0x100
 8003992:	46bd      	mov	sp, r7
 8003994:	bd80      	pop	{r7, pc}
 8003996:	bf00      	nop
 8003998:	40021000 	.word	0x40021000
 800399c:	48000400 	.word	0x48000400
 80039a0:	48000800 	.word	0x48000800
 80039a4:	48000c00 	.word	0x48000c00

080039a8 <Convert>:
  *         of displayed character.
  *         This parameter can be: DOUBLEPOINT_OFF or DOUBLEPOINT_ON.
  * @retval None
  */
static void Convert(uint8_t* Char, Point_Typedef Point, DoublePoint_Typedef Colon)
{
 80039a8:	b480      	push	{r7}
 80039aa:	b085      	sub	sp, #20
 80039ac:	af00      	add	r7, sp, #0
 80039ae:	6078      	str	r0, [r7, #4]
 80039b0:	460b      	mov	r3, r1
 80039b2:	70fb      	strb	r3, [r7, #3]
 80039b4:	4613      	mov	r3, r2
 80039b6:	70bb      	strb	r3, [r7, #2]
  uint16_t ch = 0 ;
 80039b8:	2300      	movs	r3, #0
 80039ba:	81fb      	strh	r3, [r7, #14]
  uint8_t loop = 0, index = 0;
 80039bc:	2300      	movs	r3, #0
 80039be:	737b      	strb	r3, [r7, #13]
 80039c0:	2300      	movs	r3, #0
 80039c2:	733b      	strb	r3, [r7, #12]
  
  switch (*Char)
 80039c4:	687b      	ldr	r3, [r7, #4]
 80039c6:	781b      	ldrb	r3, [r3, #0]
 80039c8:	2b2f      	cmp	r3, #47	; 0x2f
 80039ca:	d04d      	beq.n	8003a68 <Convert+0xc0>
 80039cc:	2b2f      	cmp	r3, #47	; 0x2f
 80039ce:	dc11      	bgt.n	80039f4 <Convert+0x4c>
 80039d0:	2b29      	cmp	r3, #41	; 0x29
 80039d2:	d02e      	beq.n	8003a32 <Convert+0x8a>
 80039d4:	2b29      	cmp	r3, #41	; 0x29
 80039d6:	dc06      	bgt.n	80039e6 <Convert+0x3e>
 80039d8:	2b25      	cmp	r3, #37	; 0x25
 80039da:	d04c      	beq.n	8003a76 <Convert+0xce>
 80039dc:	2b28      	cmp	r3, #40	; 0x28
 80039de:	d025      	beq.n	8003a2c <Convert+0x84>
 80039e0:	2b20      	cmp	r3, #32
 80039e2:	d01c      	beq.n	8003a1e <Convert+0x76>
 80039e4:	e057      	b.n	8003a96 <Convert+0xee>
 80039e6:	2b2b      	cmp	r3, #43	; 0x2b
 80039e8:	d03a      	beq.n	8003a60 <Convert+0xb8>
 80039ea:	2b2b      	cmp	r3, #43	; 0x2b
 80039ec:	db1a      	blt.n	8003a24 <Convert+0x7c>
 80039ee:	2b2d      	cmp	r3, #45	; 0x2d
 80039f0:	d032      	beq.n	8003a58 <Convert+0xb0>
 80039f2:	e050      	b.n	8003a96 <Convert+0xee>
 80039f4:	2b6d      	cmp	r3, #109	; 0x6d
 80039f6:	d023      	beq.n	8003a40 <Convert+0x98>
 80039f8:	2b6d      	cmp	r3, #109	; 0x6d
 80039fa:	dc04      	bgt.n	8003a06 <Convert+0x5e>
 80039fc:	2b39      	cmp	r3, #57	; 0x39
 80039fe:	dd42      	ble.n	8003a86 <Convert+0xde>
 8003a00:	2b64      	cmp	r3, #100	; 0x64
 8003a02:	d019      	beq.n	8003a38 <Convert+0x90>
 8003a04:	e047      	b.n	8003a96 <Convert+0xee>
 8003a06:	2bb0      	cmp	r3, #176	; 0xb0
 8003a08:	d031      	beq.n	8003a6e <Convert+0xc6>
 8003a0a:	2bb0      	cmp	r3, #176	; 0xb0
 8003a0c:	dc02      	bgt.n	8003a14 <Convert+0x6c>
 8003a0e:	2b6e      	cmp	r3, #110	; 0x6e
 8003a10:	d01a      	beq.n	8003a48 <Convert+0xa0>
 8003a12:	e040      	b.n	8003a96 <Convert+0xee>
 8003a14:	2bb5      	cmp	r3, #181	; 0xb5
 8003a16:	d01b      	beq.n	8003a50 <Convert+0xa8>
 8003a18:	2bff      	cmp	r3, #255	; 0xff
 8003a1a:	d030      	beq.n	8003a7e <Convert+0xd6>
 8003a1c:	e03b      	b.n	8003a96 <Convert+0xee>
    {
    case ' ' :
      ch = 0x00;
 8003a1e:	2300      	movs	r3, #0
 8003a20:	81fb      	strh	r3, [r7, #14]
      break;
 8003a22:	e057      	b.n	8003ad4 <Convert+0x12c>

    case '*':
      ch = C_STAR;
 8003a24:	f24a 03dd 	movw	r3, #41181	; 0xa0dd
 8003a28:	81fb      	strh	r3, [r7, #14]
      break;
 8003a2a:	e053      	b.n	8003ad4 <Convert+0x12c>

    case '(' :
      ch = C_OPENPARMAP;
 8003a2c:	2328      	movs	r3, #40	; 0x28
 8003a2e:	81fb      	strh	r3, [r7, #14]
      break;
 8003a30:	e050      	b.n	8003ad4 <Convert+0x12c>

    case ')' :
      ch = C_CLOSEPARMAP;
 8003a32:	2311      	movs	r3, #17
 8003a34:	81fb      	strh	r3, [r7, #14]
      break;
 8003a36:	e04d      	b.n	8003ad4 <Convert+0x12c>
      
    case 'd' :
      ch = C_DMAP;
 8003a38:	f44f 4373 	mov.w	r3, #62208	; 0xf300
 8003a3c:	81fb      	strh	r3, [r7, #14]
      break;
 8003a3e:	e049      	b.n	8003ad4 <Convert+0x12c>
    
    case 'm' :
      ch = C_MMAP;
 8003a40:	f24b 2310 	movw	r3, #45584	; 0xb210
 8003a44:	81fb      	strh	r3, [r7, #14]
      break;
 8003a46:	e045      	b.n	8003ad4 <Convert+0x12c>
    
    case 'n' :
      ch = C_NMAP;
 8003a48:	f242 2310 	movw	r3, #8720	; 0x2210
 8003a4c:	81fb      	strh	r3, [r7, #14]
      break;
 8003a4e:	e041      	b.n	8003ad4 <Convert+0x12c>

    case '' :
      ch = C_UMAP;
 8003a50:	f246 0384 	movw	r3, #24708	; 0x6084
 8003a54:	81fb      	strh	r3, [r7, #14]
      break;
 8003a56:	e03d      	b.n	8003ad4 <Convert+0x12c>

    case '-' :
      ch = C_MINUS;
 8003a58:	f44f 4320 	mov.w	r3, #40960	; 0xa000
 8003a5c:	81fb      	strh	r3, [r7, #14]
      break;
 8003a5e:	e039      	b.n	8003ad4 <Convert+0x12c>

    case '+' :
      ch = C_PLUS;
 8003a60:	f24a 0314 	movw	r3, #40980	; 0xa014
 8003a64:	81fb      	strh	r3, [r7, #14]
      break;
 8003a66:	e035      	b.n	8003ad4 <Convert+0x12c>

    case '/' :
      ch = C_SLATCH;
 8003a68:	23c0      	movs	r3, #192	; 0xc0
 8003a6a:	81fb      	strh	r3, [r7, #14]
      break;  
 8003a6c:	e032      	b.n	8003ad4 <Convert+0x12c>
      
    case '' :
      ch = C_PERCENT_1;
 8003a6e:	f44f 436c 	mov.w	r3, #60416	; 0xec00
 8003a72:	81fb      	strh	r3, [r7, #14]
      break;  
 8003a74:	e02e      	b.n	8003ad4 <Convert+0x12c>
    case '%' :
      ch = C_PERCENT_2; 
 8003a76:	f44f 4333 	mov.w	r3, #45824	; 0xb300
 8003a7a:	81fb      	strh	r3, [r7, #14]
      break;
 8003a7c:	e02a      	b.n	8003ad4 <Convert+0x12c>
    case 255 :
      ch = C_FULL;
 8003a7e:	f64f 73dd 	movw	r3, #65501	; 0xffdd
 8003a82:	81fb      	strh	r3, [r7, #14]
      break ;
 8003a84:	e026      	b.n	8003ad4 <Convert+0x12c>
    case '5':
    case '6':
    case '7':
    case '8':
    case '9':      
      ch = NumberMap[*Char - ASCII_CHAR_0];    
 8003a86:	687b      	ldr	r3, [r7, #4]
 8003a88:	781b      	ldrb	r3, [r3, #0]
 8003a8a:	3b30      	subs	r3, #48	; 0x30
 8003a8c:	4a28      	ldr	r2, [pc, #160]	; (8003b30 <Convert+0x188>)
 8003a8e:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8003a92:	81fb      	strh	r3, [r7, #14]
      break;
 8003a94:	e01e      	b.n	8003ad4 <Convert+0x12c>
          
    default:
      /* The character Char is one letter in upper case*/
      if ( (*Char < ASCII_CHAR_LEFT_OPEN_BRACKET) && (*Char > ASCII_CHAR_AT_SYMBOL) )
 8003a96:	687b      	ldr	r3, [r7, #4]
 8003a98:	781b      	ldrb	r3, [r3, #0]
 8003a9a:	2b5a      	cmp	r3, #90	; 0x5a
 8003a9c:	d80a      	bhi.n	8003ab4 <Convert+0x10c>
 8003a9e:	687b      	ldr	r3, [r7, #4]
 8003aa0:	781b      	ldrb	r3, [r3, #0]
 8003aa2:	2b40      	cmp	r3, #64	; 0x40
 8003aa4:	d906      	bls.n	8003ab4 <Convert+0x10c>
      {
        ch = CapLetterMap[*Char - 'A'];
 8003aa6:	687b      	ldr	r3, [r7, #4]
 8003aa8:	781b      	ldrb	r3, [r3, #0]
 8003aaa:	3b41      	subs	r3, #65	; 0x41
 8003aac:	4a21      	ldr	r2, [pc, #132]	; (8003b34 <Convert+0x18c>)
 8003aae:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8003ab2:	81fb      	strh	r3, [r7, #14]
      }
      /* The character Char is one letter in lower case*/
      if ( (*Char < ASCII_CHAR_LEFT_OPEN_BRACE) && ( *Char > ASCII_CHAR_APOSTROPHE) )
 8003ab4:	687b      	ldr	r3, [r7, #4]
 8003ab6:	781b      	ldrb	r3, [r3, #0]
 8003ab8:	2b7a      	cmp	r3, #122	; 0x7a
 8003aba:	d80a      	bhi.n	8003ad2 <Convert+0x12a>
 8003abc:	687b      	ldr	r3, [r7, #4]
 8003abe:	781b      	ldrb	r3, [r3, #0]
 8003ac0:	2b60      	cmp	r3, #96	; 0x60
 8003ac2:	d906      	bls.n	8003ad2 <Convert+0x12a>
      {
        ch = CapLetterMap[*Char - 'a'];
 8003ac4:	687b      	ldr	r3, [r7, #4]
 8003ac6:	781b      	ldrb	r3, [r3, #0]
 8003ac8:	3b61      	subs	r3, #97	; 0x61
 8003aca:	4a1a      	ldr	r2, [pc, #104]	; (8003b34 <Convert+0x18c>)
 8003acc:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8003ad0:	81fb      	strh	r3, [r7, #14]
      }
      break;
 8003ad2:	bf00      	nop
  }
       
  /* Set the digital point can be displayed if the point is on */
  if (Point == POINT_ON)
 8003ad4:	78fb      	ldrb	r3, [r7, #3]
 8003ad6:	2b01      	cmp	r3, #1
 8003ad8:	d103      	bne.n	8003ae2 <Convert+0x13a>
  {
    ch |= 0x0002;
 8003ada:	89fb      	ldrh	r3, [r7, #14]
 8003adc:	f043 0302 	orr.w	r3, r3, #2
 8003ae0:	81fb      	strh	r3, [r7, #14]
  }

  /* Set the "COL" segment in the character that can be displayed if the colon is on */
  if (Colon == DOUBLEPOINT_ON)
 8003ae2:	78bb      	ldrb	r3, [r7, #2]
 8003ae4:	2b01      	cmp	r3, #1
 8003ae6:	d103      	bne.n	8003af0 <Convert+0x148>
  {
    ch |= 0x0020;
 8003ae8:	89fb      	ldrh	r3, [r7, #14]
 8003aea:	f043 0320 	orr.w	r3, r3, #32
 8003aee:	81fb      	strh	r3, [r7, #14]
  }    

  for (loop = 12,index=0 ;index < 4; loop -= 4,index++)
 8003af0:	230c      	movs	r3, #12
 8003af2:	737b      	strb	r3, [r7, #13]
 8003af4:	2300      	movs	r3, #0
 8003af6:	733b      	strb	r3, [r7, #12]
 8003af8:	e010      	b.n	8003b1c <Convert+0x174>
  {
    Digit[index] = (ch >> loop) & 0x0f; /*To isolate the less significant digit */
 8003afa:	89fa      	ldrh	r2, [r7, #14]
 8003afc:	7b7b      	ldrb	r3, [r7, #13]
 8003afe:	fa42 f303 	asr.w	r3, r2, r3
 8003b02:	461a      	mov	r2, r3
 8003b04:	7b3b      	ldrb	r3, [r7, #12]
 8003b06:	f002 020f 	and.w	r2, r2, #15
 8003b0a:	490b      	ldr	r1, [pc, #44]	; (8003b38 <Convert+0x190>)
 8003b0c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  for (loop = 12,index=0 ;index < 4; loop -= 4,index++)
 8003b10:	7b7b      	ldrb	r3, [r7, #13]
 8003b12:	3b04      	subs	r3, #4
 8003b14:	737b      	strb	r3, [r7, #13]
 8003b16:	7b3b      	ldrb	r3, [r7, #12]
 8003b18:	3301      	adds	r3, #1
 8003b1a:	733b      	strb	r3, [r7, #12]
 8003b1c:	7b3b      	ldrb	r3, [r7, #12]
 8003b1e:	2b03      	cmp	r3, #3
 8003b20:	d9eb      	bls.n	8003afa <Convert+0x152>
  }
}
 8003b22:	bf00      	nop
 8003b24:	3714      	adds	r7, #20
 8003b26:	46bd      	mov	sp, r7
 8003b28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b2c:	4770      	bx	lr
 8003b2e:	bf00      	nop
 8003b30:	080045b8 	.word	0x080045b8
 8003b34:	08004584 	.word	0x08004584
 8003b38:	200000e8 	.word	0x200000e8

08003b3c <WriteChar>:
  *         This parameter can be: DOUBLEPOINT_OFF or DOUBLEPOINT_ON.           
  * @param  Position: position in the LCD of the character to write [1:6]
  * @retval None
  */
static void WriteChar(uint8_t* ch, Point_Typedef Point, DoublePoint_Typedef Colon, DigitPosition_Typedef Position)
{
 8003b3c:	b580      	push	{r7, lr}
 8003b3e:	b084      	sub	sp, #16
 8003b40:	af00      	add	r7, sp, #0
 8003b42:	6078      	str	r0, [r7, #4]
 8003b44:	4608      	mov	r0, r1
 8003b46:	4611      	mov	r1, r2
 8003b48:	461a      	mov	r2, r3
 8003b4a:	4603      	mov	r3, r0
 8003b4c:	70fb      	strb	r3, [r7, #3]
 8003b4e:	460b      	mov	r3, r1
 8003b50:	70bb      	strb	r3, [r7, #2]
 8003b52:	4613      	mov	r3, r2
 8003b54:	707b      	strb	r3, [r7, #1]
  uint32_t data =0x00;
 8003b56:	2300      	movs	r3, #0
 8003b58:	60fb      	str	r3, [r7, #12]
  /* To convert displayed character in segment in array digit */
  Convert(ch, (Point_Typedef)Point, (DoublePoint_Typedef)Colon);
 8003b5a:	78ba      	ldrb	r2, [r7, #2]
 8003b5c:	78fb      	ldrb	r3, [r7, #3]
 8003b5e:	4619      	mov	r1, r3
 8003b60:	6878      	ldr	r0, [r7, #4]
 8003b62:	f7ff ff21 	bl	80039a8 <Convert>

  switch (Position)
 8003b66:	787b      	ldrb	r3, [r7, #1]
 8003b68:	2b05      	cmp	r3, #5
 8003b6a:	f200 835b 	bhi.w	8004224 <WriteChar+0x6e8>
 8003b6e:	a201      	add	r2, pc, #4	; (adr r2, 8003b74 <WriteChar+0x38>)
 8003b70:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003b74:	08003b8d 	.word	0x08003b8d
 8003b78:	08003c87 	.word	0x08003c87
 8003b7c:	08003da1 	.word	0x08003da1
 8003b80:	08003ea3 	.word	0x08003ea3
 8003b84:	08003fd1 	.word	0x08003fd1
 8003b88:	0800411b 	.word	0x0800411b
  {
    /* Position 1 on LCD (Digit1)*/
    case LCD_DIGIT_POSITION_1:
      data = ((Digit[0] & 0x1) << LCD_SEG0_SHIFT) | (((Digit[0] & 0x2) >> 1) << LCD_SEG1_SHIFT)
 8003b8c:	4b80      	ldr	r3, [pc, #512]	; (8003d90 <WriteChar+0x254>)
 8003b8e:	681b      	ldr	r3, [r3, #0]
 8003b90:	011b      	lsls	r3, r3, #4
 8003b92:	f003 0210 	and.w	r2, r3, #16
 8003b96:	4b7e      	ldr	r3, [pc, #504]	; (8003d90 <WriteChar+0x254>)
 8003b98:	681b      	ldr	r3, [r3, #0]
 8003b9a:	085b      	lsrs	r3, r3, #1
 8003b9c:	05db      	lsls	r3, r3, #23
 8003b9e:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8003ba2:	431a      	orrs	r2, r3
          | (((Digit[0] & 0x4) >> 2) << LCD_SEG22_SHIFT) | (((Digit[0] & 0x8) >> 3) << LCD_SEG23_SHIFT);
 8003ba4:	4b7a      	ldr	r3, [pc, #488]	; (8003d90 <WriteChar+0x254>)
 8003ba6:	681b      	ldr	r3, [r3, #0]
 8003ba8:	089b      	lsrs	r3, r3, #2
 8003baa:	059b      	lsls	r3, r3, #22
 8003bac:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003bb0:	431a      	orrs	r2, r3
 8003bb2:	4b77      	ldr	r3, [pc, #476]	; (8003d90 <WriteChar+0x254>)
 8003bb4:	681b      	ldr	r3, [r3, #0]
 8003bb6:	f003 0308 	and.w	r3, r3, #8
      data = ((Digit[0] & 0x1) << LCD_SEG0_SHIFT) | (((Digit[0] & 0x2) >> 1) << LCD_SEG1_SHIFT)
 8003bba:	4313      	orrs	r3, r2
 8003bbc:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT1_COM0, LCD_DIGIT1_COM0_SEG_MASK, data); /* 1G 1B 1M 1E */
 8003bbe:	68fb      	ldr	r3, [r7, #12]
 8003bc0:	4a74      	ldr	r2, [pc, #464]	; (8003d94 <WriteChar+0x258>)
 8003bc2:	2100      	movs	r1, #0
 8003bc4:	4874      	ldr	r0, [pc, #464]	; (8003d98 <WriteChar+0x25c>)
 8003bc6:	f7fd f8e3 	bl	8000d90 <HAL_LCD_Write>
      
      data = ((Digit[1] & 0x1) << LCD_SEG0_SHIFT) | (((Digit[1] & 0x2) >> 1) << LCD_SEG1_SHIFT)
 8003bca:	4b71      	ldr	r3, [pc, #452]	; (8003d90 <WriteChar+0x254>)
 8003bcc:	685b      	ldr	r3, [r3, #4]
 8003bce:	011b      	lsls	r3, r3, #4
 8003bd0:	f003 0210 	and.w	r2, r3, #16
 8003bd4:	4b6e      	ldr	r3, [pc, #440]	; (8003d90 <WriteChar+0x254>)
 8003bd6:	685b      	ldr	r3, [r3, #4]
 8003bd8:	085b      	lsrs	r3, r3, #1
 8003bda:	05db      	lsls	r3, r3, #23
 8003bdc:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8003be0:	431a      	orrs	r2, r3
          | (((Digit[1] & 0x4) >> 2) << LCD_SEG22_SHIFT) | (((Digit[1] & 0x8) >> 3) << LCD_SEG23_SHIFT);
 8003be2:	4b6b      	ldr	r3, [pc, #428]	; (8003d90 <WriteChar+0x254>)
 8003be4:	685b      	ldr	r3, [r3, #4]
 8003be6:	089b      	lsrs	r3, r3, #2
 8003be8:	059b      	lsls	r3, r3, #22
 8003bea:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003bee:	431a      	orrs	r2, r3
 8003bf0:	4b67      	ldr	r3, [pc, #412]	; (8003d90 <WriteChar+0x254>)
 8003bf2:	685b      	ldr	r3, [r3, #4]
 8003bf4:	f003 0308 	and.w	r3, r3, #8
      data = ((Digit[1] & 0x1) << LCD_SEG0_SHIFT) | (((Digit[1] & 0x2) >> 1) << LCD_SEG1_SHIFT)
 8003bf8:	4313      	orrs	r3, r2
 8003bfa:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT1_COM1, LCD_DIGIT1_COM1_SEG_MASK, data) ; /* 1F 1A 1C 1D  */
 8003bfc:	68fb      	ldr	r3, [r7, #12]
 8003bfe:	4a65      	ldr	r2, [pc, #404]	; (8003d94 <WriteChar+0x258>)
 8003c00:	2102      	movs	r1, #2
 8003c02:	4865      	ldr	r0, [pc, #404]	; (8003d98 <WriteChar+0x25c>)
 8003c04:	f7fd f8c4 	bl	8000d90 <HAL_LCD_Write>
      
      data = ((Digit[2] & 0x1) << LCD_SEG0_SHIFT) | (((Digit[2] & 0x2) >> 1) << LCD_SEG1_SHIFT)
 8003c08:	4b61      	ldr	r3, [pc, #388]	; (8003d90 <WriteChar+0x254>)
 8003c0a:	689b      	ldr	r3, [r3, #8]
 8003c0c:	011b      	lsls	r3, r3, #4
 8003c0e:	f003 0210 	and.w	r2, r3, #16
 8003c12:	4b5f      	ldr	r3, [pc, #380]	; (8003d90 <WriteChar+0x254>)
 8003c14:	689b      	ldr	r3, [r3, #8]
 8003c16:	085b      	lsrs	r3, r3, #1
 8003c18:	05db      	lsls	r3, r3, #23
 8003c1a:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8003c1e:	431a      	orrs	r2, r3
          | (((Digit[2] & 0x4) >> 2) << LCD_SEG22_SHIFT) | (((Digit[2] & 0x8) >> 3) << LCD_SEG23_SHIFT);
 8003c20:	4b5b      	ldr	r3, [pc, #364]	; (8003d90 <WriteChar+0x254>)
 8003c22:	689b      	ldr	r3, [r3, #8]
 8003c24:	089b      	lsrs	r3, r3, #2
 8003c26:	059b      	lsls	r3, r3, #22
 8003c28:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003c2c:	431a      	orrs	r2, r3
 8003c2e:	4b58      	ldr	r3, [pc, #352]	; (8003d90 <WriteChar+0x254>)
 8003c30:	689b      	ldr	r3, [r3, #8]
 8003c32:	f003 0308 	and.w	r3, r3, #8
      data = ((Digit[2] & 0x1) << LCD_SEG0_SHIFT) | (((Digit[2] & 0x2) >> 1) << LCD_SEG1_SHIFT)
 8003c36:	4313      	orrs	r3, r2
 8003c38:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT1_COM2, LCD_DIGIT1_COM2_SEG_MASK, data) ; /* 1Q 1K 1Col 1P  */
 8003c3a:	68fb      	ldr	r3, [r7, #12]
 8003c3c:	4a55      	ldr	r2, [pc, #340]	; (8003d94 <WriteChar+0x258>)
 8003c3e:	2104      	movs	r1, #4
 8003c40:	4855      	ldr	r0, [pc, #340]	; (8003d98 <WriteChar+0x25c>)
 8003c42:	f7fd f8a5 	bl	8000d90 <HAL_LCD_Write>
      
      data = ((Digit[3] & 0x1) << LCD_SEG0_SHIFT) | (((Digit[3] & 0x2) >> 1) << LCD_SEG1_SHIFT)
 8003c46:	4b52      	ldr	r3, [pc, #328]	; (8003d90 <WriteChar+0x254>)
 8003c48:	68db      	ldr	r3, [r3, #12]
 8003c4a:	011b      	lsls	r3, r3, #4
 8003c4c:	f003 0210 	and.w	r2, r3, #16
 8003c50:	4b4f      	ldr	r3, [pc, #316]	; (8003d90 <WriteChar+0x254>)
 8003c52:	68db      	ldr	r3, [r3, #12]
 8003c54:	085b      	lsrs	r3, r3, #1
 8003c56:	05db      	lsls	r3, r3, #23
 8003c58:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8003c5c:	431a      	orrs	r2, r3
          | (((Digit[3] & 0x4) >> 2) << LCD_SEG22_SHIFT) | (((Digit[3] & 0x8) >> 3) << LCD_SEG23_SHIFT);
 8003c5e:	4b4c      	ldr	r3, [pc, #304]	; (8003d90 <WriteChar+0x254>)
 8003c60:	68db      	ldr	r3, [r3, #12]
 8003c62:	089b      	lsrs	r3, r3, #2
 8003c64:	059b      	lsls	r3, r3, #22
 8003c66:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003c6a:	431a      	orrs	r2, r3
 8003c6c:	4b48      	ldr	r3, [pc, #288]	; (8003d90 <WriteChar+0x254>)
 8003c6e:	68db      	ldr	r3, [r3, #12]
 8003c70:	f003 0308 	and.w	r3, r3, #8
      data = ((Digit[3] & 0x1) << LCD_SEG0_SHIFT) | (((Digit[3] & 0x2) >> 1) << LCD_SEG1_SHIFT)
 8003c74:	4313      	orrs	r3, r2
 8003c76:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT1_COM3, LCD_DIGIT1_COM3_SEG_MASK, data) ; /* 1H 1J 1DP 1N  */
 8003c78:	68fb      	ldr	r3, [r7, #12]
 8003c7a:	4a46      	ldr	r2, [pc, #280]	; (8003d94 <WriteChar+0x258>)
 8003c7c:	2106      	movs	r1, #6
 8003c7e:	4846      	ldr	r0, [pc, #280]	; (8003d98 <WriteChar+0x25c>)
 8003c80:	f7fd f886 	bl	8000d90 <HAL_LCD_Write>
      break;
 8003c84:	e2cf      	b.n	8004226 <WriteChar+0x6ea>

    /* Position 2 on LCD (Digit2)*/
    case LCD_DIGIT_POSITION_2:
      data = ((Digit[0] & 0x1) << LCD_SEG2_SHIFT) | (((Digit[0] & 0x2) >> 1) << LCD_SEG3_SHIFT)
 8003c86:	4b42      	ldr	r3, [pc, #264]	; (8003d90 <WriteChar+0x254>)
 8003c88:	681b      	ldr	r3, [r3, #0]
 8003c8a:	019b      	lsls	r3, r3, #6
 8003c8c:	f003 0240 	and.w	r2, r3, #64	; 0x40
 8003c90:	4b3f      	ldr	r3, [pc, #252]	; (8003d90 <WriteChar+0x254>)
 8003c92:	681b      	ldr	r3, [r3, #0]
 8003c94:	085b      	lsrs	r3, r3, #1
 8003c96:	035b      	lsls	r3, r3, #13
 8003c98:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8003c9c:	431a      	orrs	r2, r3
          | (((Digit[0] & 0x4) >> 2) << LCD_SEG20_SHIFT) | (((Digit[0] & 0x8) >> 3) << LCD_SEG21_SHIFT);
 8003c9e:	4b3c      	ldr	r3, [pc, #240]	; (8003d90 <WriteChar+0x254>)
 8003ca0:	681b      	ldr	r3, [r3, #0]
 8003ca2:	089b      	lsrs	r3, r3, #2
 8003ca4:	031b      	lsls	r3, r3, #12
 8003ca6:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8003caa:	431a      	orrs	r2, r3
 8003cac:	4b38      	ldr	r3, [pc, #224]	; (8003d90 <WriteChar+0x254>)
 8003cae:	681b      	ldr	r3, [r3, #0]
 8003cb0:	08db      	lsrs	r3, r3, #3
 8003cb2:	015b      	lsls	r3, r3, #5
 8003cb4:	f003 0320 	and.w	r3, r3, #32
      data = ((Digit[0] & 0x1) << LCD_SEG2_SHIFT) | (((Digit[0] & 0x2) >> 1) << LCD_SEG3_SHIFT)
 8003cb8:	4313      	orrs	r3, r2
 8003cba:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT2_COM0, LCD_DIGIT2_COM0_SEG_MASK, data); /* 1G 1B 1M 1E */
 8003cbc:	68fb      	ldr	r3, [r7, #12]
 8003cbe:	4a37      	ldr	r2, [pc, #220]	; (8003d9c <WriteChar+0x260>)
 8003cc0:	2100      	movs	r1, #0
 8003cc2:	4835      	ldr	r0, [pc, #212]	; (8003d98 <WriteChar+0x25c>)
 8003cc4:	f7fd f864 	bl	8000d90 <HAL_LCD_Write>
      
      data = ((Digit[1] & 0x1) << LCD_SEG2_SHIFT) | (((Digit[1] & 0x2) >> 1) << LCD_SEG3_SHIFT)
 8003cc8:	4b31      	ldr	r3, [pc, #196]	; (8003d90 <WriteChar+0x254>)
 8003cca:	685b      	ldr	r3, [r3, #4]
 8003ccc:	019b      	lsls	r3, r3, #6
 8003cce:	f003 0240 	and.w	r2, r3, #64	; 0x40
 8003cd2:	4b2f      	ldr	r3, [pc, #188]	; (8003d90 <WriteChar+0x254>)
 8003cd4:	685b      	ldr	r3, [r3, #4]
 8003cd6:	085b      	lsrs	r3, r3, #1
 8003cd8:	035b      	lsls	r3, r3, #13
 8003cda:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8003cde:	431a      	orrs	r2, r3
          | (((Digit[1] & 0x4) >> 2) << LCD_SEG20_SHIFT) | (((Digit[1] & 0x8) >> 3) << LCD_SEG21_SHIFT);
 8003ce0:	4b2b      	ldr	r3, [pc, #172]	; (8003d90 <WriteChar+0x254>)
 8003ce2:	685b      	ldr	r3, [r3, #4]
 8003ce4:	089b      	lsrs	r3, r3, #2
 8003ce6:	031b      	lsls	r3, r3, #12
 8003ce8:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8003cec:	431a      	orrs	r2, r3
 8003cee:	4b28      	ldr	r3, [pc, #160]	; (8003d90 <WriteChar+0x254>)
 8003cf0:	685b      	ldr	r3, [r3, #4]
 8003cf2:	08db      	lsrs	r3, r3, #3
 8003cf4:	015b      	lsls	r3, r3, #5
 8003cf6:	f003 0320 	and.w	r3, r3, #32
      data = ((Digit[1] & 0x1) << LCD_SEG2_SHIFT) | (((Digit[1] & 0x2) >> 1) << LCD_SEG3_SHIFT)
 8003cfa:	4313      	orrs	r3, r2
 8003cfc:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT2_COM1, LCD_DIGIT2_COM1_SEG_MASK, data) ; /* 1F 1A 1C 1D  */
 8003cfe:	68fb      	ldr	r3, [r7, #12]
 8003d00:	4a26      	ldr	r2, [pc, #152]	; (8003d9c <WriteChar+0x260>)
 8003d02:	2102      	movs	r1, #2
 8003d04:	4824      	ldr	r0, [pc, #144]	; (8003d98 <WriteChar+0x25c>)
 8003d06:	f7fd f843 	bl	8000d90 <HAL_LCD_Write>
      
      data = ((Digit[2] & 0x1) << LCD_SEG2_SHIFT) | (((Digit[2] & 0x2) >> 1) << LCD_SEG3_SHIFT)
 8003d0a:	4b21      	ldr	r3, [pc, #132]	; (8003d90 <WriteChar+0x254>)
 8003d0c:	689b      	ldr	r3, [r3, #8]
 8003d0e:	019b      	lsls	r3, r3, #6
 8003d10:	f003 0240 	and.w	r2, r3, #64	; 0x40
 8003d14:	4b1e      	ldr	r3, [pc, #120]	; (8003d90 <WriteChar+0x254>)
 8003d16:	689b      	ldr	r3, [r3, #8]
 8003d18:	085b      	lsrs	r3, r3, #1
 8003d1a:	035b      	lsls	r3, r3, #13
 8003d1c:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8003d20:	431a      	orrs	r2, r3
          | (((Digit[2] & 0x4) >> 2) << LCD_SEG20_SHIFT) | (((Digit[2] & 0x8) >> 3) << LCD_SEG21_SHIFT);
 8003d22:	4b1b      	ldr	r3, [pc, #108]	; (8003d90 <WriteChar+0x254>)
 8003d24:	689b      	ldr	r3, [r3, #8]
 8003d26:	089b      	lsrs	r3, r3, #2
 8003d28:	031b      	lsls	r3, r3, #12
 8003d2a:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8003d2e:	431a      	orrs	r2, r3
 8003d30:	4b17      	ldr	r3, [pc, #92]	; (8003d90 <WriteChar+0x254>)
 8003d32:	689b      	ldr	r3, [r3, #8]
 8003d34:	08db      	lsrs	r3, r3, #3
 8003d36:	015b      	lsls	r3, r3, #5
 8003d38:	f003 0320 	and.w	r3, r3, #32
      data = ((Digit[2] & 0x1) << LCD_SEG2_SHIFT) | (((Digit[2] & 0x2) >> 1) << LCD_SEG3_SHIFT)
 8003d3c:	4313      	orrs	r3, r2
 8003d3e:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT2_COM2, LCD_DIGIT2_COM2_SEG_MASK, data) ; /* 1Q 1K 1Col 1P  */
 8003d40:	68fb      	ldr	r3, [r7, #12]
 8003d42:	4a16      	ldr	r2, [pc, #88]	; (8003d9c <WriteChar+0x260>)
 8003d44:	2104      	movs	r1, #4
 8003d46:	4814      	ldr	r0, [pc, #80]	; (8003d98 <WriteChar+0x25c>)
 8003d48:	f7fd f822 	bl	8000d90 <HAL_LCD_Write>
      
      data = ((Digit[3] & 0x1) << LCD_SEG2_SHIFT) | (((Digit[3] & 0x2) >> 1) << LCD_SEG3_SHIFT)
 8003d4c:	4b10      	ldr	r3, [pc, #64]	; (8003d90 <WriteChar+0x254>)
 8003d4e:	68db      	ldr	r3, [r3, #12]
 8003d50:	019b      	lsls	r3, r3, #6
 8003d52:	f003 0240 	and.w	r2, r3, #64	; 0x40
 8003d56:	4b0e      	ldr	r3, [pc, #56]	; (8003d90 <WriteChar+0x254>)
 8003d58:	68db      	ldr	r3, [r3, #12]
 8003d5a:	085b      	lsrs	r3, r3, #1
 8003d5c:	035b      	lsls	r3, r3, #13
 8003d5e:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8003d62:	431a      	orrs	r2, r3
          | (((Digit[3] & 0x4) >> 2) << LCD_SEG20_SHIFT) | (((Digit[3] & 0x8) >> 3) << LCD_SEG21_SHIFT);
 8003d64:	4b0a      	ldr	r3, [pc, #40]	; (8003d90 <WriteChar+0x254>)
 8003d66:	68db      	ldr	r3, [r3, #12]
 8003d68:	089b      	lsrs	r3, r3, #2
 8003d6a:	031b      	lsls	r3, r3, #12
 8003d6c:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8003d70:	431a      	orrs	r2, r3
 8003d72:	4b07      	ldr	r3, [pc, #28]	; (8003d90 <WriteChar+0x254>)
 8003d74:	68db      	ldr	r3, [r3, #12]
 8003d76:	08db      	lsrs	r3, r3, #3
 8003d78:	015b      	lsls	r3, r3, #5
 8003d7a:	f003 0320 	and.w	r3, r3, #32
      data = ((Digit[3] & 0x1) << LCD_SEG2_SHIFT) | (((Digit[3] & 0x2) >> 1) << LCD_SEG3_SHIFT)
 8003d7e:	4313      	orrs	r3, r2
 8003d80:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT2_COM3, LCD_DIGIT2_COM3_SEG_MASK, data) ; /* 1H 1J 1DP 1N  */
 8003d82:	68fb      	ldr	r3, [r7, #12]
 8003d84:	4a05      	ldr	r2, [pc, #20]	; (8003d9c <WriteChar+0x260>)
 8003d86:	2106      	movs	r1, #6
 8003d88:	4803      	ldr	r0, [pc, #12]	; (8003d98 <WriteChar+0x25c>)
 8003d8a:	f7fd f801 	bl	8000d90 <HAL_LCD_Write>
      break;
 8003d8e:	e24a      	b.n	8004226 <WriteChar+0x6ea>
 8003d90:	200000e8 	.word	0x200000e8
 8003d94:	ff3fffe7 	.word	0xff3fffe7
 8003d98:	200000f8 	.word	0x200000f8
 8003d9c:	ffffcf9f 	.word	0xffffcf9f
    
    /* Position 3 on LCD (Digit3)*/
    case LCD_DIGIT_POSITION_3:
      data = ((Digit[0] & 0x1) << LCD_SEG4_SHIFT) | (((Digit[0] & 0x2) >> 1) << LCD_SEG5_SHIFT)
 8003da0:	4b88      	ldr	r3, [pc, #544]	; (8003fc4 <WriteChar+0x488>)
 8003da2:	681b      	ldr	r3, [r3, #0]
 8003da4:	03db      	lsls	r3, r3, #15
 8003da6:	b29a      	uxth	r2, r3
 8003da8:	4b86      	ldr	r3, [pc, #536]	; (8003fc4 <WriteChar+0x488>)
 8003daa:	681b      	ldr	r3, [r3, #0]
 8003dac:	085b      	lsrs	r3, r3, #1
 8003dae:	075b      	lsls	r3, r3, #29
 8003db0:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8003db4:	431a      	orrs	r2, r3
          | (((Digit[0] & 0x4) >> 2) << LCD_SEG18_SHIFT) | (((Digit[0] & 0x8) >> 3) << LCD_SEG19_SHIFT);
 8003db6:	4b83      	ldr	r3, [pc, #524]	; (8003fc4 <WriteChar+0x488>)
 8003db8:	681b      	ldr	r3, [r3, #0]
 8003dba:	089b      	lsrs	r3, r3, #2
 8003dbc:	071b      	lsls	r3, r3, #28
 8003dbe:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003dc2:	431a      	orrs	r2, r3
 8003dc4:	4b7f      	ldr	r3, [pc, #508]	; (8003fc4 <WriteChar+0x488>)
 8003dc6:	681b      	ldr	r3, [r3, #0]
 8003dc8:	08db      	lsrs	r3, r3, #3
 8003dca:	039b      	lsls	r3, r3, #14
 8003dcc:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
      data = ((Digit[0] & 0x1) << LCD_SEG4_SHIFT) | (((Digit[0] & 0x2) >> 1) << LCD_SEG5_SHIFT)
 8003dd0:	4313      	orrs	r3, r2
 8003dd2:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT3_COM0, LCD_DIGIT3_COM0_SEG_MASK, data); /* 1G 1B 1M 1E */
 8003dd4:	68fb      	ldr	r3, [r7, #12]
 8003dd6:	4a7c      	ldr	r2, [pc, #496]	; (8003fc8 <WriteChar+0x48c>)
 8003dd8:	2100      	movs	r1, #0
 8003dda:	487c      	ldr	r0, [pc, #496]	; (8003fcc <WriteChar+0x490>)
 8003ddc:	f7fc ffd8 	bl	8000d90 <HAL_LCD_Write>
      
      data = ((Digit[1] & 0x1) << LCD_SEG4_SHIFT) | (((Digit[1] & 0x2) >> 1) << LCD_SEG5_SHIFT)
 8003de0:	4b78      	ldr	r3, [pc, #480]	; (8003fc4 <WriteChar+0x488>)
 8003de2:	685b      	ldr	r3, [r3, #4]
 8003de4:	03db      	lsls	r3, r3, #15
 8003de6:	b29a      	uxth	r2, r3
 8003de8:	4b76      	ldr	r3, [pc, #472]	; (8003fc4 <WriteChar+0x488>)
 8003dea:	685b      	ldr	r3, [r3, #4]
 8003dec:	085b      	lsrs	r3, r3, #1
 8003dee:	075b      	lsls	r3, r3, #29
 8003df0:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8003df4:	431a      	orrs	r2, r3
          | (((Digit[1] & 0x4) >> 2) << LCD_SEG18_SHIFT) | (((Digit[1] & 0x8) >> 3) << LCD_SEG19_SHIFT);
 8003df6:	4b73      	ldr	r3, [pc, #460]	; (8003fc4 <WriteChar+0x488>)
 8003df8:	685b      	ldr	r3, [r3, #4]
 8003dfa:	089b      	lsrs	r3, r3, #2
 8003dfc:	071b      	lsls	r3, r3, #28
 8003dfe:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003e02:	431a      	orrs	r2, r3
 8003e04:	4b6f      	ldr	r3, [pc, #444]	; (8003fc4 <WriteChar+0x488>)
 8003e06:	685b      	ldr	r3, [r3, #4]
 8003e08:	08db      	lsrs	r3, r3, #3
 8003e0a:	039b      	lsls	r3, r3, #14
 8003e0c:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
      data = ((Digit[1] & 0x1) << LCD_SEG4_SHIFT) | (((Digit[1] & 0x2) >> 1) << LCD_SEG5_SHIFT)
 8003e10:	4313      	orrs	r3, r2
 8003e12:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT3_COM1, LCD_DIGIT3_COM1_SEG_MASK, data) ; /* 1F 1A 1C 1D  */
 8003e14:	68fb      	ldr	r3, [r7, #12]
 8003e16:	4a6c      	ldr	r2, [pc, #432]	; (8003fc8 <WriteChar+0x48c>)
 8003e18:	2102      	movs	r1, #2
 8003e1a:	486c      	ldr	r0, [pc, #432]	; (8003fcc <WriteChar+0x490>)
 8003e1c:	f7fc ffb8 	bl	8000d90 <HAL_LCD_Write>
      
      data = ((Digit[2] & 0x1) << LCD_SEG4_SHIFT) | (((Digit[2] & 0x2) >> 1) << LCD_SEG5_SHIFT)
 8003e20:	4b68      	ldr	r3, [pc, #416]	; (8003fc4 <WriteChar+0x488>)
 8003e22:	689b      	ldr	r3, [r3, #8]
 8003e24:	03db      	lsls	r3, r3, #15
 8003e26:	b29a      	uxth	r2, r3
 8003e28:	4b66      	ldr	r3, [pc, #408]	; (8003fc4 <WriteChar+0x488>)
 8003e2a:	689b      	ldr	r3, [r3, #8]
 8003e2c:	085b      	lsrs	r3, r3, #1
 8003e2e:	075b      	lsls	r3, r3, #29
 8003e30:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8003e34:	431a      	orrs	r2, r3
          | (((Digit[2] & 0x4) >> 2) << LCD_SEG18_SHIFT) | (((Digit[2] & 0x8) >> 3) << LCD_SEG19_SHIFT);
 8003e36:	4b63      	ldr	r3, [pc, #396]	; (8003fc4 <WriteChar+0x488>)
 8003e38:	689b      	ldr	r3, [r3, #8]
 8003e3a:	089b      	lsrs	r3, r3, #2
 8003e3c:	071b      	lsls	r3, r3, #28
 8003e3e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003e42:	431a      	orrs	r2, r3
 8003e44:	4b5f      	ldr	r3, [pc, #380]	; (8003fc4 <WriteChar+0x488>)
 8003e46:	689b      	ldr	r3, [r3, #8]
 8003e48:	08db      	lsrs	r3, r3, #3
 8003e4a:	039b      	lsls	r3, r3, #14
 8003e4c:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
      data = ((Digit[2] & 0x1) << LCD_SEG4_SHIFT) | (((Digit[2] & 0x2) >> 1) << LCD_SEG5_SHIFT)
 8003e50:	4313      	orrs	r3, r2
 8003e52:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT3_COM2, LCD_DIGIT3_COM2_SEG_MASK, data) ; /* 1Q 1K 1Col 1P  */
 8003e54:	68fb      	ldr	r3, [r7, #12]
 8003e56:	4a5c      	ldr	r2, [pc, #368]	; (8003fc8 <WriteChar+0x48c>)
 8003e58:	2104      	movs	r1, #4
 8003e5a:	485c      	ldr	r0, [pc, #368]	; (8003fcc <WriteChar+0x490>)
 8003e5c:	f7fc ff98 	bl	8000d90 <HAL_LCD_Write>
      
      data = ((Digit[3] & 0x1) << LCD_SEG4_SHIFT) | (((Digit[3] & 0x2) >> 1) << LCD_SEG5_SHIFT)
 8003e60:	4b58      	ldr	r3, [pc, #352]	; (8003fc4 <WriteChar+0x488>)
 8003e62:	68db      	ldr	r3, [r3, #12]
 8003e64:	03db      	lsls	r3, r3, #15
 8003e66:	b29a      	uxth	r2, r3
 8003e68:	4b56      	ldr	r3, [pc, #344]	; (8003fc4 <WriteChar+0x488>)
 8003e6a:	68db      	ldr	r3, [r3, #12]
 8003e6c:	085b      	lsrs	r3, r3, #1
 8003e6e:	075b      	lsls	r3, r3, #29
 8003e70:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8003e74:	431a      	orrs	r2, r3
          | (((Digit[3] & 0x4) >> 2) << LCD_SEG18_SHIFT) | (((Digit[3] & 0x8) >> 3) << LCD_SEG19_SHIFT);
 8003e76:	4b53      	ldr	r3, [pc, #332]	; (8003fc4 <WriteChar+0x488>)
 8003e78:	68db      	ldr	r3, [r3, #12]
 8003e7a:	089b      	lsrs	r3, r3, #2
 8003e7c:	071b      	lsls	r3, r3, #28
 8003e7e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003e82:	431a      	orrs	r2, r3
 8003e84:	4b4f      	ldr	r3, [pc, #316]	; (8003fc4 <WriteChar+0x488>)
 8003e86:	68db      	ldr	r3, [r3, #12]
 8003e88:	08db      	lsrs	r3, r3, #3
 8003e8a:	039b      	lsls	r3, r3, #14
 8003e8c:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
      data = ((Digit[3] & 0x1) << LCD_SEG4_SHIFT) | (((Digit[3] & 0x2) >> 1) << LCD_SEG5_SHIFT)
 8003e90:	4313      	orrs	r3, r2
 8003e92:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT3_COM3, LCD_DIGIT3_COM3_SEG_MASK, data) ; /* 1H 1J 1DP 1N  */
 8003e94:	68fb      	ldr	r3, [r7, #12]
 8003e96:	4a4c      	ldr	r2, [pc, #304]	; (8003fc8 <WriteChar+0x48c>)
 8003e98:	2106      	movs	r1, #6
 8003e9a:	484c      	ldr	r0, [pc, #304]	; (8003fcc <WriteChar+0x490>)
 8003e9c:	f7fc ff78 	bl	8000d90 <HAL_LCD_Write>
      break;
 8003ea0:	e1c1      	b.n	8004226 <WriteChar+0x6ea>
    
    /* Position 4 on LCD (Digit4)*/
    case LCD_DIGIT_POSITION_4:
      data = ((Digit[0] & 0x1) << LCD_SEG6_SHIFT) | (((Digit[0] & 0x8) >> 3) << LCD_SEG17_SHIFT);
 8003ea2:	4b48      	ldr	r3, [pc, #288]	; (8003fc4 <WriteChar+0x488>)
 8003ea4:	681b      	ldr	r3, [r3, #0]
 8003ea6:	07da      	lsls	r2, r3, #31
 8003ea8:	4b46      	ldr	r3, [pc, #280]	; (8003fc4 <WriteChar+0x488>)
 8003eaa:	681b      	ldr	r3, [r3, #0]
 8003eac:	08db      	lsrs	r3, r3, #3
 8003eae:	079b      	lsls	r3, r3, #30
 8003eb0:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 8003eb4:	4313      	orrs	r3, r2
 8003eb6:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT4_COM0, LCD_DIGIT4_COM0_SEG_MASK, data); /* 1G 1B 1M 1E */
 8003eb8:	68fb      	ldr	r3, [r7, #12]
 8003eba:	f06f 4240 	mvn.w	r2, #3221225472	; 0xc0000000
 8003ebe:	2100      	movs	r1, #0
 8003ec0:	4842      	ldr	r0, [pc, #264]	; (8003fcc <WriteChar+0x490>)
 8003ec2:	f7fc ff65 	bl	8000d90 <HAL_LCD_Write>
      
      data = (((Digit[0] & 0x2) >> 1) << LCD_SEG7_SHIFT) | (((Digit[0] & 0x4) >> 2) << LCD_SEG16_SHIFT);
 8003ec6:	4b3f      	ldr	r3, [pc, #252]	; (8003fc4 <WriteChar+0x488>)
 8003ec8:	681b      	ldr	r3, [r3, #0]
 8003eca:	f003 0202 	and.w	r2, r3, #2
 8003ece:	4b3d      	ldr	r3, [pc, #244]	; (8003fc4 <WriteChar+0x488>)
 8003ed0:	681b      	ldr	r3, [r3, #0]
 8003ed2:	089b      	lsrs	r3, r3, #2
 8003ed4:	f003 0301 	and.w	r3, r3, #1
 8003ed8:	4313      	orrs	r3, r2
 8003eda:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT4_COM0_1, LCD_DIGIT4_COM0_1_SEG_MASK, data); /* 1G 1B 1M 1E */
 8003edc:	68fb      	ldr	r3, [r7, #12]
 8003ede:	f06f 0203 	mvn.w	r2, #3
 8003ee2:	2101      	movs	r1, #1
 8003ee4:	4839      	ldr	r0, [pc, #228]	; (8003fcc <WriteChar+0x490>)
 8003ee6:	f7fc ff53 	bl	8000d90 <HAL_LCD_Write>
      
      data = ((Digit[1] & 0x1) << LCD_SEG6_SHIFT) | (((Digit[1] & 0x8) >> 3) << LCD_SEG17_SHIFT);
 8003eea:	4b36      	ldr	r3, [pc, #216]	; (8003fc4 <WriteChar+0x488>)
 8003eec:	685b      	ldr	r3, [r3, #4]
 8003eee:	07da      	lsls	r2, r3, #31
 8003ef0:	4b34      	ldr	r3, [pc, #208]	; (8003fc4 <WriteChar+0x488>)
 8003ef2:	685b      	ldr	r3, [r3, #4]
 8003ef4:	08db      	lsrs	r3, r3, #3
 8003ef6:	079b      	lsls	r3, r3, #30
 8003ef8:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 8003efc:	4313      	orrs	r3, r2
 8003efe:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT4_COM1, LCD_DIGIT4_COM1_SEG_MASK, data) ; /* 1F 1A 1C 1D  */
 8003f00:	68fb      	ldr	r3, [r7, #12]
 8003f02:	f06f 4240 	mvn.w	r2, #3221225472	; 0xc0000000
 8003f06:	2102      	movs	r1, #2
 8003f08:	4830      	ldr	r0, [pc, #192]	; (8003fcc <WriteChar+0x490>)
 8003f0a:	f7fc ff41 	bl	8000d90 <HAL_LCD_Write>
      
      data = (((Digit[1] & 0x2) >> 1) << LCD_SEG7_SHIFT) | (((Digit[1] & 0x4) >> 2) << LCD_SEG16_SHIFT);
 8003f0e:	4b2d      	ldr	r3, [pc, #180]	; (8003fc4 <WriteChar+0x488>)
 8003f10:	685b      	ldr	r3, [r3, #4]
 8003f12:	f003 0202 	and.w	r2, r3, #2
 8003f16:	4b2b      	ldr	r3, [pc, #172]	; (8003fc4 <WriteChar+0x488>)
 8003f18:	685b      	ldr	r3, [r3, #4]
 8003f1a:	089b      	lsrs	r3, r3, #2
 8003f1c:	f003 0301 	and.w	r3, r3, #1
 8003f20:	4313      	orrs	r3, r2
 8003f22:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT4_COM1_1, LCD_DIGIT4_COM1_1_SEG_MASK, data) ; /* 1F 1A 1C 1D  */
 8003f24:	68fb      	ldr	r3, [r7, #12]
 8003f26:	f06f 0203 	mvn.w	r2, #3
 8003f2a:	2103      	movs	r1, #3
 8003f2c:	4827      	ldr	r0, [pc, #156]	; (8003fcc <WriteChar+0x490>)
 8003f2e:	f7fc ff2f 	bl	8000d90 <HAL_LCD_Write>
      
      data = ((Digit[2] & 0x1) << LCD_SEG6_SHIFT) | (((Digit[2] & 0x8) >> 3) << LCD_SEG17_SHIFT);
 8003f32:	4b24      	ldr	r3, [pc, #144]	; (8003fc4 <WriteChar+0x488>)
 8003f34:	689b      	ldr	r3, [r3, #8]
 8003f36:	07da      	lsls	r2, r3, #31
 8003f38:	4b22      	ldr	r3, [pc, #136]	; (8003fc4 <WriteChar+0x488>)
 8003f3a:	689b      	ldr	r3, [r3, #8]
 8003f3c:	08db      	lsrs	r3, r3, #3
 8003f3e:	079b      	lsls	r3, r3, #30
 8003f40:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 8003f44:	4313      	orrs	r3, r2
 8003f46:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT4_COM2, LCD_DIGIT4_COM2_SEG_MASK, data) ; /* 1Q 1K 1Col 1P  */
 8003f48:	68fb      	ldr	r3, [r7, #12]
 8003f4a:	f06f 4240 	mvn.w	r2, #3221225472	; 0xc0000000
 8003f4e:	2104      	movs	r1, #4
 8003f50:	481e      	ldr	r0, [pc, #120]	; (8003fcc <WriteChar+0x490>)
 8003f52:	f7fc ff1d 	bl	8000d90 <HAL_LCD_Write>
      
      data = (((Digit[2] & 0x2) >> 1) << LCD_SEG7_SHIFT) | (((Digit[2] & 0x4) >> 2) << LCD_SEG16_SHIFT);
 8003f56:	4b1b      	ldr	r3, [pc, #108]	; (8003fc4 <WriteChar+0x488>)
 8003f58:	689b      	ldr	r3, [r3, #8]
 8003f5a:	f003 0202 	and.w	r2, r3, #2
 8003f5e:	4b19      	ldr	r3, [pc, #100]	; (8003fc4 <WriteChar+0x488>)
 8003f60:	689b      	ldr	r3, [r3, #8]
 8003f62:	089b      	lsrs	r3, r3, #2
 8003f64:	f003 0301 	and.w	r3, r3, #1
 8003f68:	4313      	orrs	r3, r2
 8003f6a:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT4_COM2_1, LCD_DIGIT4_COM2_1_SEG_MASK, data) ; /* 1Q 1K 1Col 1P  */
 8003f6c:	68fb      	ldr	r3, [r7, #12]
 8003f6e:	f06f 0203 	mvn.w	r2, #3
 8003f72:	2105      	movs	r1, #5
 8003f74:	4815      	ldr	r0, [pc, #84]	; (8003fcc <WriteChar+0x490>)
 8003f76:	f7fc ff0b 	bl	8000d90 <HAL_LCD_Write>
      
      data = ((Digit[3] & 0x1) << LCD_SEG6_SHIFT) | (((Digit[3] & 0x8) >> 3) << LCD_SEG17_SHIFT);
 8003f7a:	4b12      	ldr	r3, [pc, #72]	; (8003fc4 <WriteChar+0x488>)
 8003f7c:	68db      	ldr	r3, [r3, #12]
 8003f7e:	07da      	lsls	r2, r3, #31
 8003f80:	4b10      	ldr	r3, [pc, #64]	; (8003fc4 <WriteChar+0x488>)
 8003f82:	68db      	ldr	r3, [r3, #12]
 8003f84:	08db      	lsrs	r3, r3, #3
 8003f86:	079b      	lsls	r3, r3, #30
 8003f88:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 8003f8c:	4313      	orrs	r3, r2
 8003f8e:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT4_COM3, LCD_DIGIT4_COM3_SEG_MASK, data) ; /* 1H 1J 1DP 1N  */
 8003f90:	68fb      	ldr	r3, [r7, #12]
 8003f92:	f06f 4240 	mvn.w	r2, #3221225472	; 0xc0000000
 8003f96:	2106      	movs	r1, #6
 8003f98:	480c      	ldr	r0, [pc, #48]	; (8003fcc <WriteChar+0x490>)
 8003f9a:	f7fc fef9 	bl	8000d90 <HAL_LCD_Write>
      
      data = (((Digit[3] & 0x2) >> 1) << LCD_SEG7_SHIFT) | (((Digit[3] & 0x4) >> 2) << LCD_SEG16_SHIFT);
 8003f9e:	4b09      	ldr	r3, [pc, #36]	; (8003fc4 <WriteChar+0x488>)
 8003fa0:	68db      	ldr	r3, [r3, #12]
 8003fa2:	f003 0202 	and.w	r2, r3, #2
 8003fa6:	4b07      	ldr	r3, [pc, #28]	; (8003fc4 <WriteChar+0x488>)
 8003fa8:	68db      	ldr	r3, [r3, #12]
 8003faa:	089b      	lsrs	r3, r3, #2
 8003fac:	f003 0301 	and.w	r3, r3, #1
 8003fb0:	4313      	orrs	r3, r2
 8003fb2:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT4_COM3_1, LCD_DIGIT4_COM3_1_SEG_MASK, data) ; /* 1H 1J 1DP 1N  */
 8003fb4:	68fb      	ldr	r3, [r7, #12]
 8003fb6:	f06f 0203 	mvn.w	r2, #3
 8003fba:	2107      	movs	r1, #7
 8003fbc:	4803      	ldr	r0, [pc, #12]	; (8003fcc <WriteChar+0x490>)
 8003fbe:	f7fc fee7 	bl	8000d90 <HAL_LCD_Write>
      break;
 8003fc2:	e130      	b.n	8004226 <WriteChar+0x6ea>
 8003fc4:	200000e8 	.word	0x200000e8
 8003fc8:	cfff3fff 	.word	0xcfff3fff
 8003fcc:	200000f8 	.word	0x200000f8
    
    /* Position 5 on LCD (Digit5)*/
    case LCD_DIGIT_POSITION_5:
       data = (((Digit[0] & 0x2) >> 1) << LCD_SEG9_SHIFT) | (((Digit[0] & 0x4) >> 2) << LCD_SEG14_SHIFT);
 8003fd0:	4b97      	ldr	r3, [pc, #604]	; (8004230 <WriteChar+0x6f4>)
 8003fd2:	681b      	ldr	r3, [r3, #0]
 8003fd4:	085b      	lsrs	r3, r3, #1
 8003fd6:	065b      	lsls	r3, r3, #25
 8003fd8:	f003 7200 	and.w	r2, r3, #33554432	; 0x2000000
 8003fdc:	4b94      	ldr	r3, [pc, #592]	; (8004230 <WriteChar+0x6f4>)
 8003fde:	681b      	ldr	r3, [r3, #0]
 8003fe0:	089b      	lsrs	r3, r3, #2
 8003fe2:	061b      	lsls	r3, r3, #24
 8003fe4:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8003fe8:	4313      	orrs	r3, r2
 8003fea:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT5_COM0, LCD_DIGIT5_COM0_SEG_MASK, data); /* 1G 1B 1M 1E */
 8003fec:	68fb      	ldr	r3, [r7, #12]
 8003fee:	f06f 7240 	mvn.w	r2, #50331648	; 0x3000000
 8003ff2:	2100      	movs	r1, #0
 8003ff4:	488f      	ldr	r0, [pc, #572]	; (8004234 <WriteChar+0x6f8>)
 8003ff6:	f7fc fecb 	bl	8000d90 <HAL_LCD_Write>
      
      data = ((Digit[0] & 0x1) << LCD_SEG8_SHIFT) | (((Digit[0] & 0x8) >> 3) << LCD_SEG15_SHIFT);
 8003ffa:	4b8d      	ldr	r3, [pc, #564]	; (8004230 <WriteChar+0x6f4>)
 8003ffc:	681b      	ldr	r3, [r3, #0]
 8003ffe:	00db      	lsls	r3, r3, #3
 8004000:	f003 0208 	and.w	r2, r3, #8
 8004004:	4b8a      	ldr	r3, [pc, #552]	; (8004230 <WriteChar+0x6f4>)
 8004006:	681b      	ldr	r3, [r3, #0]
 8004008:	08db      	lsrs	r3, r3, #3
 800400a:	009b      	lsls	r3, r3, #2
 800400c:	f003 0304 	and.w	r3, r3, #4
 8004010:	4313      	orrs	r3, r2
 8004012:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT5_COM0_1, LCD_DIGIT5_COM0_1_SEG_MASK, data); /* 1G 1B 1M 1E */
 8004014:	68fb      	ldr	r3, [r7, #12]
 8004016:	f06f 020c 	mvn.w	r2, #12
 800401a:	2101      	movs	r1, #1
 800401c:	4885      	ldr	r0, [pc, #532]	; (8004234 <WriteChar+0x6f8>)
 800401e:	f7fc feb7 	bl	8000d90 <HAL_LCD_Write>
      
      data = (((Digit[1] & 0x2) >> 1) << LCD_SEG9_SHIFT) | (((Digit[1] & 0x4) >> 2) << LCD_SEG14_SHIFT);
 8004022:	4b83      	ldr	r3, [pc, #524]	; (8004230 <WriteChar+0x6f4>)
 8004024:	685b      	ldr	r3, [r3, #4]
 8004026:	085b      	lsrs	r3, r3, #1
 8004028:	065b      	lsls	r3, r3, #25
 800402a:	f003 7200 	and.w	r2, r3, #33554432	; 0x2000000
 800402e:	4b80      	ldr	r3, [pc, #512]	; (8004230 <WriteChar+0x6f4>)
 8004030:	685b      	ldr	r3, [r3, #4]
 8004032:	089b      	lsrs	r3, r3, #2
 8004034:	061b      	lsls	r3, r3, #24
 8004036:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 800403a:	4313      	orrs	r3, r2
 800403c:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT5_COM1, LCD_DIGIT5_COM1_SEG_MASK, data) ; /* 1F 1A 1C 1D  */
 800403e:	68fb      	ldr	r3, [r7, #12]
 8004040:	f06f 7240 	mvn.w	r2, #50331648	; 0x3000000
 8004044:	2102      	movs	r1, #2
 8004046:	487b      	ldr	r0, [pc, #492]	; (8004234 <WriteChar+0x6f8>)
 8004048:	f7fc fea2 	bl	8000d90 <HAL_LCD_Write>
      
       data = ((Digit[1] & 0x1) << LCD_SEG8_SHIFT) | (((Digit[1] & 0x8) >> 3) << LCD_SEG15_SHIFT);
 800404c:	4b78      	ldr	r3, [pc, #480]	; (8004230 <WriteChar+0x6f4>)
 800404e:	685b      	ldr	r3, [r3, #4]
 8004050:	00db      	lsls	r3, r3, #3
 8004052:	f003 0208 	and.w	r2, r3, #8
 8004056:	4b76      	ldr	r3, [pc, #472]	; (8004230 <WriteChar+0x6f4>)
 8004058:	685b      	ldr	r3, [r3, #4]
 800405a:	08db      	lsrs	r3, r3, #3
 800405c:	009b      	lsls	r3, r3, #2
 800405e:	f003 0304 	and.w	r3, r3, #4
 8004062:	4313      	orrs	r3, r2
 8004064:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT5_COM1_1, LCD_DIGIT5_COM1_1_SEG_MASK, data) ; /* 1F 1A 1C 1D  */
 8004066:	68fb      	ldr	r3, [r7, #12]
 8004068:	f06f 020c 	mvn.w	r2, #12
 800406c:	2103      	movs	r1, #3
 800406e:	4871      	ldr	r0, [pc, #452]	; (8004234 <WriteChar+0x6f8>)
 8004070:	f7fc fe8e 	bl	8000d90 <HAL_LCD_Write>
      
      data = (((Digit[2] & 0x2) >> 1) << LCD_SEG9_SHIFT) | (((Digit[2] & 0x4) >> 2) << LCD_SEG14_SHIFT);
 8004074:	4b6e      	ldr	r3, [pc, #440]	; (8004230 <WriteChar+0x6f4>)
 8004076:	689b      	ldr	r3, [r3, #8]
 8004078:	085b      	lsrs	r3, r3, #1
 800407a:	065b      	lsls	r3, r3, #25
 800407c:	f003 7200 	and.w	r2, r3, #33554432	; 0x2000000
 8004080:	4b6b      	ldr	r3, [pc, #428]	; (8004230 <WriteChar+0x6f4>)
 8004082:	689b      	ldr	r3, [r3, #8]
 8004084:	089b      	lsrs	r3, r3, #2
 8004086:	061b      	lsls	r3, r3, #24
 8004088:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 800408c:	4313      	orrs	r3, r2
 800408e:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT5_COM2, LCD_DIGIT5_COM2_SEG_MASK, data) ; /* 1Q 1K 1Col 1P  */
 8004090:	68fb      	ldr	r3, [r7, #12]
 8004092:	f06f 7240 	mvn.w	r2, #50331648	; 0x3000000
 8004096:	2104      	movs	r1, #4
 8004098:	4866      	ldr	r0, [pc, #408]	; (8004234 <WriteChar+0x6f8>)
 800409a:	f7fc fe79 	bl	8000d90 <HAL_LCD_Write>
      
      data = ((Digit[2] & 0x1) << LCD_SEG8_SHIFT) | (((Digit[2] & 0x8) >> 3) << LCD_SEG15_SHIFT);
 800409e:	4b64      	ldr	r3, [pc, #400]	; (8004230 <WriteChar+0x6f4>)
 80040a0:	689b      	ldr	r3, [r3, #8]
 80040a2:	00db      	lsls	r3, r3, #3
 80040a4:	f003 0208 	and.w	r2, r3, #8
 80040a8:	4b61      	ldr	r3, [pc, #388]	; (8004230 <WriteChar+0x6f4>)
 80040aa:	689b      	ldr	r3, [r3, #8]
 80040ac:	08db      	lsrs	r3, r3, #3
 80040ae:	009b      	lsls	r3, r3, #2
 80040b0:	f003 0304 	and.w	r3, r3, #4
 80040b4:	4313      	orrs	r3, r2
 80040b6:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT5_COM2_1, LCD_DIGIT5_COM2_1_SEG_MASK, data) ; /* 1Q 1K 1Col 1P  */
 80040b8:	68fb      	ldr	r3, [r7, #12]
 80040ba:	f06f 020c 	mvn.w	r2, #12
 80040be:	2105      	movs	r1, #5
 80040c0:	485c      	ldr	r0, [pc, #368]	; (8004234 <WriteChar+0x6f8>)
 80040c2:	f7fc fe65 	bl	8000d90 <HAL_LCD_Write>
      
      data = (((Digit[3] & 0x2) >> 1) << LCD_SEG9_SHIFT) | (((Digit[3] & 0x4) >> 2) << LCD_SEG14_SHIFT);
 80040c6:	4b5a      	ldr	r3, [pc, #360]	; (8004230 <WriteChar+0x6f4>)
 80040c8:	68db      	ldr	r3, [r3, #12]
 80040ca:	085b      	lsrs	r3, r3, #1
 80040cc:	065b      	lsls	r3, r3, #25
 80040ce:	f003 7200 	and.w	r2, r3, #33554432	; 0x2000000
 80040d2:	4b57      	ldr	r3, [pc, #348]	; (8004230 <WriteChar+0x6f4>)
 80040d4:	68db      	ldr	r3, [r3, #12]
 80040d6:	089b      	lsrs	r3, r3, #2
 80040d8:	061b      	lsls	r3, r3, #24
 80040da:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80040de:	4313      	orrs	r3, r2
 80040e0:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT5_COM3, LCD_DIGIT5_COM3_SEG_MASK, data) ; /* 1H 1J 1DP 1N  */
 80040e2:	68fb      	ldr	r3, [r7, #12]
 80040e4:	f06f 7240 	mvn.w	r2, #50331648	; 0x3000000
 80040e8:	2106      	movs	r1, #6
 80040ea:	4852      	ldr	r0, [pc, #328]	; (8004234 <WriteChar+0x6f8>)
 80040ec:	f7fc fe50 	bl	8000d90 <HAL_LCD_Write>
      
      data = ((Digit[3] & 0x1) << LCD_SEG8_SHIFT) | (((Digit[3] & 0x8) >> 3) << LCD_SEG15_SHIFT);
 80040f0:	4b4f      	ldr	r3, [pc, #316]	; (8004230 <WriteChar+0x6f4>)
 80040f2:	68db      	ldr	r3, [r3, #12]
 80040f4:	00db      	lsls	r3, r3, #3
 80040f6:	f003 0208 	and.w	r2, r3, #8
 80040fa:	4b4d      	ldr	r3, [pc, #308]	; (8004230 <WriteChar+0x6f4>)
 80040fc:	68db      	ldr	r3, [r3, #12]
 80040fe:	08db      	lsrs	r3, r3, #3
 8004100:	009b      	lsls	r3, r3, #2
 8004102:	f003 0304 	and.w	r3, r3, #4
 8004106:	4313      	orrs	r3, r2
 8004108:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT5_COM3_1, LCD_DIGIT5_COM3_1_SEG_MASK, data) ; /* 1H 1J 1DP 1N  */
 800410a:	68fb      	ldr	r3, [r7, #12]
 800410c:	f06f 020c 	mvn.w	r2, #12
 8004110:	2107      	movs	r1, #7
 8004112:	4848      	ldr	r0, [pc, #288]	; (8004234 <WriteChar+0x6f8>)
 8004114:	f7fc fe3c 	bl	8000d90 <HAL_LCD_Write>
      break;
 8004118:	e085      	b.n	8004226 <WriteChar+0x6ea>
    
    /* Position 6 on LCD (Digit6)*/
    case LCD_DIGIT_POSITION_6:
      data = ((Digit[0] & 0x1) << LCD_SEG10_SHIFT) | (((Digit[0] & 0x2) >> 1) << LCD_SEG11_SHIFT)
 800411a:	4b45      	ldr	r3, [pc, #276]	; (8004230 <WriteChar+0x6f4>)
 800411c:	681b      	ldr	r3, [r3, #0]
 800411e:	045b      	lsls	r3, r3, #17
 8004120:	f403 3200 	and.w	r2, r3, #131072	; 0x20000
 8004124:	4b42      	ldr	r3, [pc, #264]	; (8004230 <WriteChar+0x6f4>)
 8004126:	681b      	ldr	r3, [r3, #0]
 8004128:	085b      	lsrs	r3, r3, #1
 800412a:	021b      	lsls	r3, r3, #8
 800412c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004130:	431a      	orrs	r2, r3
          | (((Digit[0] & 0x4) >> 2) << LCD_SEG12_SHIFT) | (((Digit[0] & 0x8) >> 3) << LCD_SEG13_SHIFT);
 8004132:	4b3f      	ldr	r3, [pc, #252]	; (8004230 <WriteChar+0x6f4>)
 8004134:	681b      	ldr	r3, [r3, #0]
 8004136:	089b      	lsrs	r3, r3, #2
 8004138:	025b      	lsls	r3, r3, #9
 800413a:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800413e:	431a      	orrs	r2, r3
 8004140:	4b3b      	ldr	r3, [pc, #236]	; (8004230 <WriteChar+0x6f4>)
 8004142:	681b      	ldr	r3, [r3, #0]
 8004144:	08db      	lsrs	r3, r3, #3
 8004146:	069b      	lsls	r3, r3, #26
 8004148:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
      data = ((Digit[0] & 0x1) << LCD_SEG10_SHIFT) | (((Digit[0] & 0x2) >> 1) << LCD_SEG11_SHIFT)
 800414c:	4313      	orrs	r3, r2
 800414e:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT6_COM0, LCD_DIGIT6_COM0_SEG_MASK, data); /* 1G 1B 1M 1E */
 8004150:	68fb      	ldr	r3, [r7, #12]
 8004152:	4a39      	ldr	r2, [pc, #228]	; (8004238 <WriteChar+0x6fc>)
 8004154:	2100      	movs	r1, #0
 8004156:	4837      	ldr	r0, [pc, #220]	; (8004234 <WriteChar+0x6f8>)
 8004158:	f7fc fe1a 	bl	8000d90 <HAL_LCD_Write>
      
      data = ((Digit[1] & 0x1) << LCD_SEG10_SHIFT) | (((Digit[1] & 0x2) >> 1) << LCD_SEG11_SHIFT)
 800415c:	4b34      	ldr	r3, [pc, #208]	; (8004230 <WriteChar+0x6f4>)
 800415e:	685b      	ldr	r3, [r3, #4]
 8004160:	045b      	lsls	r3, r3, #17
 8004162:	f403 3200 	and.w	r2, r3, #131072	; 0x20000
 8004166:	4b32      	ldr	r3, [pc, #200]	; (8004230 <WriteChar+0x6f4>)
 8004168:	685b      	ldr	r3, [r3, #4]
 800416a:	085b      	lsrs	r3, r3, #1
 800416c:	021b      	lsls	r3, r3, #8
 800416e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004172:	431a      	orrs	r2, r3
          | (((Digit[1] & 0x4) >> 2) << LCD_SEG12_SHIFT) | (((Digit[1] & 0x8) >> 3) << LCD_SEG13_SHIFT);
 8004174:	4b2e      	ldr	r3, [pc, #184]	; (8004230 <WriteChar+0x6f4>)
 8004176:	685b      	ldr	r3, [r3, #4]
 8004178:	089b      	lsrs	r3, r3, #2
 800417a:	025b      	lsls	r3, r3, #9
 800417c:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8004180:	431a      	orrs	r2, r3
 8004182:	4b2b      	ldr	r3, [pc, #172]	; (8004230 <WriteChar+0x6f4>)
 8004184:	685b      	ldr	r3, [r3, #4]
 8004186:	08db      	lsrs	r3, r3, #3
 8004188:	069b      	lsls	r3, r3, #26
 800418a:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
      data = ((Digit[1] & 0x1) << LCD_SEG10_SHIFT) | (((Digit[1] & 0x2) >> 1) << LCD_SEG11_SHIFT)
 800418e:	4313      	orrs	r3, r2
 8004190:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT6_COM1, LCD_DIGIT6_COM1_SEG_MASK, data) ; /* 1F 1A 1C 1D  */
 8004192:	68fb      	ldr	r3, [r7, #12]
 8004194:	4a28      	ldr	r2, [pc, #160]	; (8004238 <WriteChar+0x6fc>)
 8004196:	2102      	movs	r1, #2
 8004198:	4826      	ldr	r0, [pc, #152]	; (8004234 <WriteChar+0x6f8>)
 800419a:	f7fc fdf9 	bl	8000d90 <HAL_LCD_Write>
      
      data = ((Digit[2] & 0x1) << LCD_SEG10_SHIFT) | (((Digit[2] & 0x2) >> 1) << LCD_SEG11_SHIFT)
 800419e:	4b24      	ldr	r3, [pc, #144]	; (8004230 <WriteChar+0x6f4>)
 80041a0:	689b      	ldr	r3, [r3, #8]
 80041a2:	045b      	lsls	r3, r3, #17
 80041a4:	f403 3200 	and.w	r2, r3, #131072	; 0x20000
 80041a8:	4b21      	ldr	r3, [pc, #132]	; (8004230 <WriteChar+0x6f4>)
 80041aa:	689b      	ldr	r3, [r3, #8]
 80041ac:	085b      	lsrs	r3, r3, #1
 80041ae:	021b      	lsls	r3, r3, #8
 80041b0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80041b4:	431a      	orrs	r2, r3
          | (((Digit[2] & 0x4) >> 2) << LCD_SEG12_SHIFT) | (((Digit[2] & 0x8) >> 3) << LCD_SEG13_SHIFT);
 80041b6:	4b1e      	ldr	r3, [pc, #120]	; (8004230 <WriteChar+0x6f4>)
 80041b8:	689b      	ldr	r3, [r3, #8]
 80041ba:	089b      	lsrs	r3, r3, #2
 80041bc:	025b      	lsls	r3, r3, #9
 80041be:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80041c2:	431a      	orrs	r2, r3
 80041c4:	4b1a      	ldr	r3, [pc, #104]	; (8004230 <WriteChar+0x6f4>)
 80041c6:	689b      	ldr	r3, [r3, #8]
 80041c8:	08db      	lsrs	r3, r3, #3
 80041ca:	069b      	lsls	r3, r3, #26
 80041cc:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
      data = ((Digit[2] & 0x1) << LCD_SEG10_SHIFT) | (((Digit[2] & 0x2) >> 1) << LCD_SEG11_SHIFT)
 80041d0:	4313      	orrs	r3, r2
 80041d2:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT6_COM2, LCD_DIGIT6_COM2_SEG_MASK, data) ; /* 1Q 1K 1Col 1P  */
 80041d4:	68fb      	ldr	r3, [r7, #12]
 80041d6:	4a18      	ldr	r2, [pc, #96]	; (8004238 <WriteChar+0x6fc>)
 80041d8:	2104      	movs	r1, #4
 80041da:	4816      	ldr	r0, [pc, #88]	; (8004234 <WriteChar+0x6f8>)
 80041dc:	f7fc fdd8 	bl	8000d90 <HAL_LCD_Write>
      
      data = ((Digit[3] & 0x1) << LCD_SEG10_SHIFT) | (((Digit[3] & 0x2) >> 1) << LCD_SEG11_SHIFT)
 80041e0:	4b13      	ldr	r3, [pc, #76]	; (8004230 <WriteChar+0x6f4>)
 80041e2:	68db      	ldr	r3, [r3, #12]
 80041e4:	045b      	lsls	r3, r3, #17
 80041e6:	f403 3200 	and.w	r2, r3, #131072	; 0x20000
 80041ea:	4b11      	ldr	r3, [pc, #68]	; (8004230 <WriteChar+0x6f4>)
 80041ec:	68db      	ldr	r3, [r3, #12]
 80041ee:	085b      	lsrs	r3, r3, #1
 80041f0:	021b      	lsls	r3, r3, #8
 80041f2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80041f6:	431a      	orrs	r2, r3
          | (((Digit[3] & 0x4) >> 2) << LCD_SEG12_SHIFT) | (((Digit[3] & 0x8) >> 3) << LCD_SEG13_SHIFT);
 80041f8:	4b0d      	ldr	r3, [pc, #52]	; (8004230 <WriteChar+0x6f4>)
 80041fa:	68db      	ldr	r3, [r3, #12]
 80041fc:	089b      	lsrs	r3, r3, #2
 80041fe:	025b      	lsls	r3, r3, #9
 8004200:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8004204:	431a      	orrs	r2, r3
 8004206:	4b0a      	ldr	r3, [pc, #40]	; (8004230 <WriteChar+0x6f4>)
 8004208:	68db      	ldr	r3, [r3, #12]
 800420a:	08db      	lsrs	r3, r3, #3
 800420c:	069b      	lsls	r3, r3, #26
 800420e:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
      data = ((Digit[3] & 0x1) << LCD_SEG10_SHIFT) | (((Digit[3] & 0x2) >> 1) << LCD_SEG11_SHIFT)
 8004212:	4313      	orrs	r3, r2
 8004214:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT6_COM3, LCD_DIGIT6_COM3_SEG_MASK, data) ; /* 1H 1J 1DP 1N  */
 8004216:	68fb      	ldr	r3, [r7, #12]
 8004218:	4a07      	ldr	r2, [pc, #28]	; (8004238 <WriteChar+0x6fc>)
 800421a:	2106      	movs	r1, #6
 800421c:	4805      	ldr	r0, [pc, #20]	; (8004234 <WriteChar+0x6f8>)
 800421e:	f7fc fdb7 	bl	8000d90 <HAL_LCD_Write>
      break;
 8004222:	e000      	b.n	8004226 <WriteChar+0x6ea>
    
     default:
      break;
 8004224:	bf00      	nop
  }
}
 8004226:	bf00      	nop
 8004228:	3710      	adds	r7, #16
 800422a:	46bd      	mov	sp, r7
 800422c:	bd80      	pop	{r7, pc}
 800422e:	bf00      	nop
 8004230:	200000e8 	.word	0x200000e8
 8004234:	200000f8 	.word	0x200000f8
 8004238:	fbfdfcff 	.word	0xfbfdfcff

0800423c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 800423c:	b480      	push	{r7}
 800423e:	b083      	sub	sp, #12
 8004240:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8004242:	4b0f      	ldr	r3, [pc, #60]	; (8004280 <HAL_MspInit+0x44>)
 8004244:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8004246:	4a0e      	ldr	r2, [pc, #56]	; (8004280 <HAL_MspInit+0x44>)
 8004248:	f043 0301 	orr.w	r3, r3, #1
 800424c:	6613      	str	r3, [r2, #96]	; 0x60
 800424e:	4b0c      	ldr	r3, [pc, #48]	; (8004280 <HAL_MspInit+0x44>)
 8004250:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8004252:	f003 0301 	and.w	r3, r3, #1
 8004256:	607b      	str	r3, [r7, #4]
 8004258:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800425a:	4b09      	ldr	r3, [pc, #36]	; (8004280 <HAL_MspInit+0x44>)
 800425c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800425e:	4a08      	ldr	r2, [pc, #32]	; (8004280 <HAL_MspInit+0x44>)
 8004260:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8004264:	6593      	str	r3, [r2, #88]	; 0x58
 8004266:	4b06      	ldr	r3, [pc, #24]	; (8004280 <HAL_MspInit+0x44>)
 8004268:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800426a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800426e:	603b      	str	r3, [r7, #0]
 8004270:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8004272:	bf00      	nop
 8004274:	370c      	adds	r7, #12
 8004276:	46bd      	mov	sp, r7
 8004278:	f85d 7b04 	ldr.w	r7, [sp], #4
 800427c:	4770      	bx	lr
 800427e:	bf00      	nop
 8004280:	40021000 	.word	0x40021000

08004284 <HAL_LCD_MspInit>:
* This function configures the hardware resources used in this example
* @param hlcd: LCD handle pointer
* @retval None
*/
void HAL_LCD_MspInit(LCD_HandleTypeDef* hlcd)
{
 8004284:	b580      	push	{r7, lr}
 8004286:	b08a      	sub	sp, #40	; 0x28
 8004288:	af00      	add	r7, sp, #0
 800428a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800428c:	f107 0314 	add.w	r3, r7, #20
 8004290:	2200      	movs	r2, #0
 8004292:	601a      	str	r2, [r3, #0]
 8004294:	605a      	str	r2, [r3, #4]
 8004296:	609a      	str	r2, [r3, #8]
 8004298:	60da      	str	r2, [r3, #12]
 800429a:	611a      	str	r2, [r3, #16]
  if(hlcd->Instance==LCD)
 800429c:	687b      	ldr	r3, [r7, #4]
 800429e:	681b      	ldr	r3, [r3, #0]
 80042a0:	4a26      	ldr	r2, [pc, #152]	; (800433c <HAL_LCD_MspInit+0xb8>)
 80042a2:	4293      	cmp	r3, r2
 80042a4:	d145      	bne.n	8004332 <HAL_LCD_MspInit+0xae>
  {
  /* USER CODE BEGIN LCD_MspInit 0 */

  /* USER CODE END LCD_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_LCD_CLK_ENABLE();
 80042a6:	4b26      	ldr	r3, [pc, #152]	; (8004340 <HAL_LCD_MspInit+0xbc>)
 80042a8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80042aa:	4a25      	ldr	r2, [pc, #148]	; (8004340 <HAL_LCD_MspInit+0xbc>)
 80042ac:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80042b0:	6593      	str	r3, [r2, #88]	; 0x58
 80042b2:	4b23      	ldr	r3, [pc, #140]	; (8004340 <HAL_LCD_MspInit+0xbc>)
 80042b4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80042b6:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80042ba:	613b      	str	r3, [r7, #16]
 80042bc:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 80042be:	4b20      	ldr	r3, [pc, #128]	; (8004340 <HAL_LCD_MspInit+0xbc>)
 80042c0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80042c2:	4a1f      	ldr	r2, [pc, #124]	; (8004340 <HAL_LCD_MspInit+0xbc>)
 80042c4:	f043 0304 	orr.w	r3, r3, #4
 80042c8:	64d3      	str	r3, [r2, #76]	; 0x4c
 80042ca:	4b1d      	ldr	r3, [pc, #116]	; (8004340 <HAL_LCD_MspInit+0xbc>)
 80042cc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80042ce:	f003 0304 	and.w	r3, r3, #4
 80042d2:	60fb      	str	r3, [r7, #12]
 80042d4:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80042d6:	4b1a      	ldr	r3, [pc, #104]	; (8004340 <HAL_LCD_MspInit+0xbc>)
 80042d8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80042da:	4a19      	ldr	r2, [pc, #100]	; (8004340 <HAL_LCD_MspInit+0xbc>)
 80042dc:	f043 0301 	orr.w	r3, r3, #1
 80042e0:	64d3      	str	r3, [r2, #76]	; 0x4c
 80042e2:	4b17      	ldr	r3, [pc, #92]	; (8004340 <HAL_LCD_MspInit+0xbc>)
 80042e4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80042e6:	f003 0301 	and.w	r3, r3, #1
 80042ea:	60bb      	str	r3, [r7, #8]
 80042ec:	68bb      	ldr	r3, [r7, #8]
    /**LCD GPIO Configuration
    PC3     ------> LCD_VLCD
    PA8     ------> LCD_COM0
    PA9     ------> LCD_COM1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_3;
 80042ee:	2308      	movs	r3, #8
 80042f0:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80042f2:	2302      	movs	r3, #2
 80042f4:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80042f6:	2300      	movs	r3, #0
 80042f8:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80042fa:	2300      	movs	r3, #0
 80042fc:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF11_LCD;
 80042fe:	230b      	movs	r3, #11
 8004300:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8004302:	f107 0314 	add.w	r3, r7, #20
 8004306:	4619      	mov	r1, r3
 8004308:	480e      	ldr	r0, [pc, #56]	; (8004344 <HAL_LCD_MspInit+0xc0>)
 800430a:	f7fc fac1 	bl	8000890 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 800430e:	f44f 7340 	mov.w	r3, #768	; 0x300
 8004312:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004314:	2302      	movs	r3, #2
 8004316:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004318:	2300      	movs	r3, #0
 800431a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800431c:	2300      	movs	r3, #0
 800431e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF11_LCD;
 8004320:	230b      	movs	r3, #11
 8004322:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8004324:	f107 0314 	add.w	r3, r7, #20
 8004328:	4619      	mov	r1, r3
 800432a:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800432e:	f7fc faaf 	bl	8000890 <HAL_GPIO_Init>
  /* USER CODE BEGIN LCD_MspInit 1 */

  /* USER CODE END LCD_MspInit 1 */
  }

}
 8004332:	bf00      	nop
 8004334:	3728      	adds	r7, #40	; 0x28
 8004336:	46bd      	mov	sp, r7
 8004338:	bd80      	pop	{r7, pc}
 800433a:	bf00      	nop
 800433c:	40002400 	.word	0x40002400
 8004340:	40021000 	.word	0x40021000
 8004344:	48000800 	.word	0x48000800

08004348 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8004348:	b580      	push	{r7, lr}
 800434a:	b08a      	sub	sp, #40	; 0x28
 800434c:	af00      	add	r7, sp, #0
 800434e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004350:	f107 0314 	add.w	r3, r7, #20
 8004354:	2200      	movs	r2, #0
 8004356:	601a      	str	r2, [r3, #0]
 8004358:	605a      	str	r2, [r3, #4]
 800435a:	609a      	str	r2, [r3, #8]
 800435c:	60da      	str	r2, [r3, #12]
 800435e:	611a      	str	r2, [r3, #16]
  if(huart->Instance==UART4)
 8004360:	687b      	ldr	r3, [r7, #4]
 8004362:	681b      	ldr	r3, [r3, #0]
 8004364:	4a1b      	ldr	r2, [pc, #108]	; (80043d4 <HAL_UART_MspInit+0x8c>)
 8004366:	4293      	cmp	r3, r2
 8004368:	d130      	bne.n	80043cc <HAL_UART_MspInit+0x84>
  {
  /* USER CODE BEGIN UART4_MspInit 0 */

  /* USER CODE END UART4_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_UART4_CLK_ENABLE();
 800436a:	4b1b      	ldr	r3, [pc, #108]	; (80043d8 <HAL_UART_MspInit+0x90>)
 800436c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800436e:	4a1a      	ldr	r2, [pc, #104]	; (80043d8 <HAL_UART_MspInit+0x90>)
 8004370:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8004374:	6593      	str	r3, [r2, #88]	; 0x58
 8004376:	4b18      	ldr	r3, [pc, #96]	; (80043d8 <HAL_UART_MspInit+0x90>)
 8004378:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800437a:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 800437e:	613b      	str	r3, [r7, #16]
 8004380:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8004382:	4b15      	ldr	r3, [pc, #84]	; (80043d8 <HAL_UART_MspInit+0x90>)
 8004384:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004386:	4a14      	ldr	r2, [pc, #80]	; (80043d8 <HAL_UART_MspInit+0x90>)
 8004388:	f043 0301 	orr.w	r3, r3, #1
 800438c:	64d3      	str	r3, [r2, #76]	; 0x4c
 800438e:	4b12      	ldr	r3, [pc, #72]	; (80043d8 <HAL_UART_MspInit+0x90>)
 8004390:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004392:	f003 0301 	and.w	r3, r3, #1
 8004396:	60fb      	str	r3, [r7, #12]
 8004398:	68fb      	ldr	r3, [r7, #12]
    /**UART4 GPIO Configuration
    PA0     ------> UART4_TX
    PA1     ------> UART4_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 800439a:	2303      	movs	r3, #3
 800439c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800439e:	2302      	movs	r3, #2
 80043a0:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80043a2:	2300      	movs	r3, #0
 80043a4:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80043a6:	2303      	movs	r3, #3
 80043a8:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF8_UART4;
 80043aa:	2308      	movs	r3, #8
 80043ac:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80043ae:	f107 0314 	add.w	r3, r7, #20
 80043b2:	4619      	mov	r1, r3
 80043b4:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80043b8:	f7fc fa6a 	bl	8000890 <HAL_GPIO_Init>

    /* UART4 interrupt Init */
    HAL_NVIC_SetPriority(UART4_IRQn, 0, 0);
 80043bc:	2200      	movs	r2, #0
 80043be:	2100      	movs	r1, #0
 80043c0:	2034      	movs	r0, #52	; 0x34
 80043c2:	f7fc f9ee 	bl	80007a2 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(UART4_IRQn);
 80043c6:	2034      	movs	r0, #52	; 0x34
 80043c8:	f7fc fa07 	bl	80007da <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN UART4_MspInit 1 */

  /* USER CODE END UART4_MspInit 1 */
  }

}
 80043cc:	bf00      	nop
 80043ce:	3728      	adds	r7, #40	; 0x28
 80043d0:	46bd      	mov	sp, r7
 80043d2:	bd80      	pop	{r7, pc}
 80043d4:	40004c00 	.word	0x40004c00
 80043d8:	40021000 	.word	0x40021000

080043dc <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80043dc:	b480      	push	{r7}
 80043de:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 80043e0:	bf00      	nop
 80043e2:	46bd      	mov	sp, r7
 80043e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80043e8:	4770      	bx	lr

080043ea <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80043ea:	b480      	push	{r7}
 80043ec:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80043ee:	e7fe      	b.n	80043ee <HardFault_Handler+0x4>

080043f0 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80043f0:	b480      	push	{r7}
 80043f2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80043f4:	e7fe      	b.n	80043f4 <MemManage_Handler+0x4>

080043f6 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80043f6:	b480      	push	{r7}
 80043f8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80043fa:	e7fe      	b.n	80043fa <BusFault_Handler+0x4>

080043fc <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80043fc:	b480      	push	{r7}
 80043fe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8004400:	e7fe      	b.n	8004400 <UsageFault_Handler+0x4>

08004402 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8004402:	b480      	push	{r7}
 8004404:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8004406:	bf00      	nop
 8004408:	46bd      	mov	sp, r7
 800440a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800440e:	4770      	bx	lr

08004410 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8004410:	b480      	push	{r7}
 8004412:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8004414:	bf00      	nop
 8004416:	46bd      	mov	sp, r7
 8004418:	f85d 7b04 	ldr.w	r7, [sp], #4
 800441c:	4770      	bx	lr

0800441e <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800441e:	b480      	push	{r7}
 8004420:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8004422:	bf00      	nop
 8004424:	46bd      	mov	sp, r7
 8004426:	f85d 7b04 	ldr.w	r7, [sp], #4
 800442a:	4770      	bx	lr

0800442c <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800442c:	b580      	push	{r7, lr}
 800442e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8004430:	f7fc f89c 	bl	800056c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8004434:	bf00      	nop
 8004436:	bd80      	pop	{r7, pc}

08004438 <UART4_IRQHandler>:

/**
  * @brief This function handles UART4 global interrupt.
  */
void UART4_IRQHandler(void)
{
 8004438:	b580      	push	{r7, lr}
 800443a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UART4_IRQn 0 */

  /* USER CODE END UART4_IRQn 0 */
  HAL_UART_IRQHandler(&huart4);
 800443c:	4802      	ldr	r0, [pc, #8]	; (8004448 <UART4_IRQHandler+0x10>)
 800443e:	f7fe f96b 	bl	8002718 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN UART4_IRQn 1 */

  /* USER CODE END UART4_IRQn 1 */
}
 8004442:	bf00      	nop
 8004444:	bd80      	pop	{r7, pc}
 8004446:	bf00      	nop
 8004448:	20000068 	.word	0x20000068

0800444c <SystemInit>:
  * @param  None
  * @retval None
  */

void SystemInit(void)
{
 800444c:	b480      	push	{r7}
 800444e:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8004450:	4b17      	ldr	r3, [pc, #92]	; (80044b0 <SystemInit+0x64>)
 8004452:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004456:	4a16      	ldr	r2, [pc, #88]	; (80044b0 <SystemInit+0x64>)
 8004458:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 800445c:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
  #endif

  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set MSION bit */
  RCC->CR |= RCC_CR_MSION;
 8004460:	4b14      	ldr	r3, [pc, #80]	; (80044b4 <SystemInit+0x68>)
 8004462:	681b      	ldr	r3, [r3, #0]
 8004464:	4a13      	ldr	r2, [pc, #76]	; (80044b4 <SystemInit+0x68>)
 8004466:	f043 0301 	orr.w	r3, r3, #1
 800446a:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000U;
 800446c:	4b11      	ldr	r3, [pc, #68]	; (80044b4 <SystemInit+0x68>)
 800446e:	2200      	movs	r2, #0
 8004470:	609a      	str	r2, [r3, #8]

  /* Reset HSEON, CSSON , HSION, and PLLON bits */
  RCC->CR &= 0xEAF6FFFFU;
 8004472:	4b10      	ldr	r3, [pc, #64]	; (80044b4 <SystemInit+0x68>)
 8004474:	681b      	ldr	r3, [r3, #0]
 8004476:	4a0f      	ldr	r2, [pc, #60]	; (80044b4 <SystemInit+0x68>)
 8004478:	f023 53a8 	bic.w	r3, r3, #352321536	; 0x15000000
 800447c:	f423 2310 	bic.w	r3, r3, #589824	; 0x90000
 8004480:	6013      	str	r3, [r2, #0]

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x00001000U;
 8004482:	4b0c      	ldr	r3, [pc, #48]	; (80044b4 <SystemInit+0x68>)
 8004484:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8004488:	60da      	str	r2, [r3, #12]

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 800448a:	4b0a      	ldr	r3, [pc, #40]	; (80044b4 <SystemInit+0x68>)
 800448c:	681b      	ldr	r3, [r3, #0]
 800448e:	4a09      	ldr	r2, [pc, #36]	; (80044b4 <SystemInit+0x68>)
 8004490:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8004494:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIER = 0x00000000U;
 8004496:	4b07      	ldr	r3, [pc, #28]	; (80044b4 <SystemInit+0x68>)
 8004498:	2200      	movs	r2, #0
 800449a:	619a      	str	r2, [r3, #24]

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 800449c:	4b04      	ldr	r3, [pc, #16]	; (80044b0 <SystemInit+0x64>)
 800449e:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 80044a2:	609a      	str	r2, [r3, #8]
#endif
}
 80044a4:	bf00      	nop
 80044a6:	46bd      	mov	sp, r7
 80044a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80044ac:	4770      	bx	lr
 80044ae:	bf00      	nop
 80044b0:	e000ed00 	.word	0xe000ed00
 80044b4:	40021000 	.word	0x40021000

080044b8 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 80044b8:	f8df d034 	ldr.w	sp, [pc, #52]	; 80044f0 <LoopForever+0x2>

/* Copy the data segment initializers from flash to SRAM */
  movs	r1, #0
 80044bc:	2100      	movs	r1, #0
  b	LoopCopyDataInit
 80044be:	e003      	b.n	80044c8 <LoopCopyDataInit>

080044c0 <CopyDataInit>:

CopyDataInit:
	ldr	r3, =_sidata
 80044c0:	4b0c      	ldr	r3, [pc, #48]	; (80044f4 <LoopForever+0x6>)
	ldr	r3, [r3, r1]
 80044c2:	585b      	ldr	r3, [r3, r1]
	str	r3, [r0, r1]
 80044c4:	5043      	str	r3, [r0, r1]
	adds	r1, r1, #4
 80044c6:	3104      	adds	r1, #4

080044c8 <LoopCopyDataInit>:

LoopCopyDataInit:
	ldr	r0, =_sdata
 80044c8:	480b      	ldr	r0, [pc, #44]	; (80044f8 <LoopForever+0xa>)
	ldr	r3, =_edata
 80044ca:	4b0c      	ldr	r3, [pc, #48]	; (80044fc <LoopForever+0xe>)
	adds	r2, r0, r1
 80044cc:	1842      	adds	r2, r0, r1
	cmp	r2, r3
 80044ce:	429a      	cmp	r2, r3
	bcc	CopyDataInit
 80044d0:	d3f6      	bcc.n	80044c0 <CopyDataInit>
	ldr	r2, =_sbss
 80044d2:	4a0b      	ldr	r2, [pc, #44]	; (8004500 <LoopForever+0x12>)
	b	LoopFillZerobss
 80044d4:	e002      	b.n	80044dc <LoopFillZerobss>

080044d6 <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
	movs	r3, #0
 80044d6:	2300      	movs	r3, #0
	str	r3, [r2], #4
 80044d8:	f842 3b04 	str.w	r3, [r2], #4

080044dc <LoopFillZerobss>:

LoopFillZerobss:
	ldr	r3, = _ebss
 80044dc:	4b09      	ldr	r3, [pc, #36]	; (8004504 <LoopForever+0x16>)
	cmp	r2, r3
 80044de:	429a      	cmp	r2, r3
	bcc	FillZerobss
 80044e0:	d3f9      	bcc.n	80044d6 <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 80044e2:	f7ff ffb3 	bl	800444c <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 80044e6:	f000 f811 	bl	800450c <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 80044ea:	f7fe ffdd 	bl	80034a8 <main>

080044ee <LoopForever>:

LoopForever:
    b LoopForever
 80044ee:	e7fe      	b.n	80044ee <LoopForever>
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 80044f0:	20018000 	.word	0x20018000
	ldr	r3, =_sidata
 80044f4:	08004624 	.word	0x08004624
	ldr	r0, =_sdata
 80044f8:	20000000 	.word	0x20000000
	ldr	r3, =_edata
 80044fc:	2000000c 	.word	0x2000000c
	ldr	r2, =_sbss
 8004500:	2000000c 	.word	0x2000000c
	ldr	r3, = _ebss
 8004504:	20000134 	.word	0x20000134

08004508 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8004508:	e7fe      	b.n	8004508 <ADC1_2_IRQHandler>
	...

0800450c <__libc_init_array>:
 800450c:	b570      	push	{r4, r5, r6, lr}
 800450e:	4e0d      	ldr	r6, [pc, #52]	; (8004544 <__libc_init_array+0x38>)
 8004510:	4c0d      	ldr	r4, [pc, #52]	; (8004548 <__libc_init_array+0x3c>)
 8004512:	1ba4      	subs	r4, r4, r6
 8004514:	10a4      	asrs	r4, r4, #2
 8004516:	2500      	movs	r5, #0
 8004518:	42a5      	cmp	r5, r4
 800451a:	d109      	bne.n	8004530 <__libc_init_array+0x24>
 800451c:	4e0b      	ldr	r6, [pc, #44]	; (800454c <__libc_init_array+0x40>)
 800451e:	4c0c      	ldr	r4, [pc, #48]	; (8004550 <__libc_init_array+0x44>)
 8004520:	f000 f820 	bl	8004564 <_init>
 8004524:	1ba4      	subs	r4, r4, r6
 8004526:	10a4      	asrs	r4, r4, #2
 8004528:	2500      	movs	r5, #0
 800452a:	42a5      	cmp	r5, r4
 800452c:	d105      	bne.n	800453a <__libc_init_array+0x2e>
 800452e:	bd70      	pop	{r4, r5, r6, pc}
 8004530:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8004534:	4798      	blx	r3
 8004536:	3501      	adds	r5, #1
 8004538:	e7ee      	b.n	8004518 <__libc_init_array+0xc>
 800453a:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 800453e:	4798      	blx	r3
 8004540:	3501      	adds	r5, #1
 8004542:	e7f2      	b.n	800452a <__libc_init_array+0x1e>
 8004544:	0800461c 	.word	0x0800461c
 8004548:	0800461c 	.word	0x0800461c
 800454c:	0800461c 	.word	0x0800461c
 8004550:	08004620 	.word	0x08004620

08004554 <memset>:
 8004554:	4402      	add	r2, r0
 8004556:	4603      	mov	r3, r0
 8004558:	4293      	cmp	r3, r2
 800455a:	d100      	bne.n	800455e <memset+0xa>
 800455c:	4770      	bx	lr
 800455e:	f803 1b01 	strb.w	r1, [r3], #1
 8004562:	e7f9      	b.n	8004558 <memset+0x4>

08004564 <_init>:
 8004564:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004566:	bf00      	nop
 8004568:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800456a:	bc08      	pop	{r3}
 800456c:	469e      	mov	lr, r3
 800456e:	4770      	bx	lr

08004570 <_fini>:
 8004570:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004572:	bf00      	nop
 8004574:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8004576:	bc08      	pop	{r3}
 8004578:	469e      	mov	lr, r3
 800457a:	4770      	bx	lr
