
*** Running vivado
    with args -log System_axis_fifo_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source System_axis_fifo_0_0.tcl


****** Vivado v2017.3 (64-bit)
  **** SW Build 2018833 on Wed Oct  4 19:58:22 MDT 2017
  **** IP Build 2016188 on Wed Oct  4 21:52:56 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source System_axis_fifo_0_0.tcl -notrace
CRITICAL WARNING: [Board 49-4] Problem parsing board_part file - C:/Xilinx/Vivado/2017.3/data/boards/board_files/zybo-z7-10/board.xml, Invalid xml file C:/Xilinx/Vivado/2017.3/data/boards/board_files/zybo-z7-10/board.xml: equal sign expected
Command: synth_design -top System_axis_fifo_0_0 -part xc7z010clg400-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 43520 
WARNING: [Synth 8-2507] parameter declaration becomes local in axis_fifo_v1_0 with formal parameter declaration list [h:/FPGA-Neural-Network-/System/System.srcs/sources_1/bd/System/ipshared/dab2/hdl/axis_fifo_v1_0.v:74]
WARNING: [Synth 8-2507] parameter declaration becomes local in axis_fifo_v1_0 with formal parameter declaration list [h:/FPGA-Neural-Network-/System/System.srcs/sources_1/bd/System/ipshared/dab2/hdl/axis_fifo_v1_0.v:75]
WARNING: [Synth 8-2507] parameter declaration becomes local in axis_fifo_v1_0 with formal parameter declaration list [h:/FPGA-Neural-Network-/System/System.srcs/sources_1/bd/System/ipshared/dab2/hdl/axis_fifo_v1_0.v:76]
WARNING: [Synth 8-2507] parameter declaration becomes local in axis_fifo_v1_0 with formal parameter declaration list [h:/FPGA-Neural-Network-/System/System.srcs/sources_1/bd/System/ipshared/dab2/hdl/axis_fifo_v1_0.v:77]
WARNING: [Synth 8-2507] parameter declaration becomes local in axis_fifo_v1_0 with formal parameter declaration list [h:/FPGA-Neural-Network-/System/System.srcs/sources_1/bd/System/ipshared/dab2/hdl/axis_fifo_v1_0.v:78]
WARNING: [Synth 8-2507] parameter declaration becomes local in axis_fifo_v1_0 with formal parameter declaration list [h:/FPGA-Neural-Network-/System/System.srcs/sources_1/bd/System/ipshared/dab2/hdl/axis_fifo_v1_0.v:79]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 367.250 ; gain = 106.320
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'System_axis_fifo_0_0' [h:/FPGA-Neural-Network-/System/System.srcs/sources_1/bd/System/ip/System_axis_fifo_0_0/synth/System_axis_fifo_0_0.v:56]
INFO: [Synth 8-638] synthesizing module 'axis_fifo_v1_0' [h:/FPGA-Neural-Network-/System/System.srcs/sources_1/bd/System/ipshared/dab2/hdl/axis_fifo_v1_0.v:20]
	Parameter ADDR_WIDTH bound to: 8 - type: integer 
	Parameter C_M_AXIS_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M00_AXIS_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M00_AXIS_START_COUNT bound to: 32 - type: integer 
	Parameter C_S00_AXIS_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXIS_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter PACKET_LENGTH bound to: 256 - type: integer 
	Parameter P_IDX_W bound to: 8 - type: string 
	Parameter WAIT bound to: 3'b000 
	Parameter RECV bound to: 3'b001 
	Parameter SEND bound to: 3'b010 
	Parameter S_RC bound to: 3'b011 
	Parameter SLST bound to: 3'b100 
	Parameter RSLS bound to: 3'b101 
INFO: [Synth 8-638] synthesizing module 'ConvEngine' [h:/FPGA-Neural-Network-/System/System.srcs/sources_1/bd/System/fpga/fpga.srcs/sources_1/new/ConvEngine.sv:23]
INFO: [Synth 8-638] synthesizing module 'ConvWrapper' [h:/FPGA-Neural-Network-/System/System.srcs/sources_1/bd/System/fpga/fpga.srcs/sources_1/new/ConvWrapper.sv:23]
	Parameter WIDTH bound to: 5 - type: integer 
	Parameter IDX_SIZE bound to: 3 - type: integer 
INFO: [Synth 8-638] synthesizing module 'design_1_wrapper' [h:/FPGA-Neural-Network-/System/System.srcs/sources_1/bd/System/fpga/fpga.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v:12]
INFO: [Synth 8-638] synthesizing module 'design_1' [h:/FPGA-Neural-Network-/System/System.srcs/sources_1/bd/System/fpga/fpga.srcs/sources_1/bd/design_1/synth/design_1.v:13]
INFO: [Synth 8-638] synthesizing module 'design_1_xbip_dsp48_macro_0_0' [h:/FPGA-Neural-Network-/System/System.srcs/sources_1/bd/System/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_xbip_dsp48_macro_0_0/synth/design_1_xbip_dsp48_macro_0_0.vhd:70]
	Parameter C_VERBOSITY bound to: 0 - type: integer 
	Parameter C_MODEL_TYPE bound to: 0 - type: integer 
	Parameter C_XDEVICEFAMILY bound to: zynq - type: string 
	Parameter C_HAS_CE bound to: 0 - type: integer 
	Parameter C_HAS_INDEP_CE bound to: 0 - type: integer 
	Parameter C_HAS_CED bound to: 0 - type: integer 
	Parameter C_HAS_CEA bound to: 0 - type: integer 
	Parameter C_HAS_CEB bound to: 0 - type: integer 
	Parameter C_HAS_CEC bound to: 0 - type: integer 
	Parameter C_HAS_CECONCAT bound to: 0 - type: integer 
	Parameter C_HAS_CEM bound to: 0 - type: integer 
	Parameter C_HAS_CEP bound to: 0 - type: integer 
	Parameter C_HAS_CESEL bound to: 0 - type: integer 
	Parameter C_HAS_SCLR bound to: 1 - type: integer 
	Parameter C_HAS_INDEP_SCLR bound to: 0 - type: integer 
	Parameter C_HAS_SCLRD bound to: 0 - type: integer 
	Parameter C_HAS_SCLRA bound to: 0 - type: integer 
	Parameter C_HAS_SCLRB bound to: 0 - type: integer 
	Parameter C_HAS_SCLRC bound to: 0 - type: integer 
	Parameter C_HAS_SCLRM bound to: 0 - type: integer 
	Parameter C_HAS_SCLRP bound to: 0 - type: integer 
	Parameter C_HAS_SCLRCONCAT bound to: 0 - type: integer 
	Parameter C_HAS_SCLRSEL bound to: 0 - type: integer 
	Parameter C_HAS_CARRYCASCIN bound to: 0 - type: integer 
	Parameter C_HAS_CARRYIN bound to: 0 - type: integer 
	Parameter C_HAS_ACIN bound to: 0 - type: integer 
	Parameter C_HAS_BCIN bound to: 0 - type: integer 
	Parameter C_HAS_PCIN bound to: 0 - type: integer 
	Parameter C_HAS_A bound to: 1 - type: integer 
	Parameter C_HAS_B bound to: 1 - type: integer 
	Parameter C_HAS_D bound to: 0 - type: integer 
	Parameter C_HAS_CONCAT bound to: 0 - type: integer 
	Parameter C_HAS_C bound to: 0 - type: integer 
	Parameter C_A_WIDTH bound to: 8 - type: integer 
	Parameter C_B_WIDTH bound to: 8 - type: integer 
	Parameter C_C_WIDTH bound to: 48 - type: integer 
	Parameter C_D_WIDTH bound to: 18 - type: integer 
	Parameter C_CONCAT_WIDTH bound to: 48 - type: integer 
	Parameter C_P_MSB bound to: 47 - type: integer 
	Parameter C_P_LSB bound to: 0 - type: integer 
	Parameter C_SEL_WIDTH bound to: 1 - type: integer 
	Parameter C_HAS_ACOUT bound to: 0 - type: integer 
	Parameter C_HAS_BCOUT bound to: 0 - type: integer 
	Parameter C_HAS_CARRYCASCOUT bound to: 0 - type: integer 
	Parameter C_HAS_CARRYOUT bound to: 0 - type: integer 
	Parameter C_HAS_PCOUT bound to: 0 - type: integer 
	Parameter C_CONSTANT_1 bound to: 1 - type: integer 
	Parameter C_LATENCY bound to: 96 - type: integer 
	Parameter C_OPMODES bound to: 000000000010010100000000,000100100000010100000000 - type: string 
	Parameter C_REG_CONFIG bound to: 00000000000000000000000000000100 - type: string 
	Parameter C_TEST_CORE bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'xbip_dsp48_macro_v3_0_15' declared at 'h:/FPGA-Neural-Network-/System/System.srcs/sources_1/bd/System/fpga/fpga.srcs/sources_1/bd/design_1/ipshared/c423/hdl/xbip_dsp48_macro_v3_0_vh_rfs.vhd:5013' bound to instance 'U0' of component 'xbip_dsp48_macro_v3_0_15' [h:/FPGA-Neural-Network-/System/System.srcs/sources_1/bd/System/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_xbip_dsp48_macro_0_0/synth/design_1_xbip_dsp48_macro_0_0.vhd:213]
INFO: [Synth 8-256] done synthesizing module 'design_1_xbip_dsp48_macro_0_0' (6#1) [h:/FPGA-Neural-Network-/System/System.srcs/sources_1/bd/System/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_xbip_dsp48_macro_0_0/synth/design_1_xbip_dsp48_macro_0_0.vhd:70]
INFO: [Synth 8-256] done synthesizing module 'design_1' (7#1) [h:/FPGA-Neural-Network-/System/System.srcs/sources_1/bd/System/fpga/fpga.srcs/sources_1/bd/design_1/synth/design_1.v:13]
INFO: [Synth 8-256] done synthesizing module 'design_1_wrapper' (8#1) [h:/FPGA-Neural-Network-/System/System.srcs/sources_1/bd/System/fpga/fpga.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v:12]
INFO: [Synth 8-256] done synthesizing module 'ConvWrapper' (9#1) [h:/FPGA-Neural-Network-/System/System.srcs/sources_1/bd/System/fpga/fpga.srcs/sources_1/new/ConvWrapper.sv:23]
INFO: [Synth 8-638] synthesizing module 'Buffer' [h:/FPGA-Neural-Network-/System/System.srcs/sources_1/bd/System/fpga/fpga.srcs/sources_1/new/Buffer.sv:23]
INFO: [Synth 8-638] synthesizing module 'bram_wrapper' [h:/FPGA-Neural-Network-/System/System.srcs/sources_1/bd/System/fpga/fpga.srcs/sources_1/bd/bram/hdl/bram_wrapper.v:12]
INFO: [Synth 8-638] synthesizing module 'bram' [h:/FPGA-Neural-Network-/System/System.srcs/sources_1/bd/System/fpga/fpga.srcs/sources_1/bd/bram/synth/bram.v:13]
INFO: [Synth 8-638] synthesizing module 'bram_blk_mem_gen_0_0' [h:/FPGA-Neural-Network-/System/System.srcs/sources_1/bd/System/fpga/fpga.srcs/sources_1/bd/bram/ip/bram_blk_mem_gen_0_0/synth/bram_blk_mem_gen_0_0.vhd:73]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_XDEVICEFAMILY bound to: zynq - type: string 
	Parameter C_ELABORATION_DIR bound to: ./ - type: string 
	Parameter C_INTERFACE_TYPE bound to: 0 - type: integer 
	Parameter C_AXI_TYPE bound to: 1 - type: integer 
	Parameter C_AXI_SLAVE_TYPE bound to: 0 - type: integer 
	Parameter C_USE_BRAM_BLOCK bound to: 0 - type: integer 
	Parameter C_ENABLE_32BIT_ADDRESS bound to: 0 - type: integer 
	Parameter C_CTRL_ECC_ALGO bound to: NONE - type: string 
	Parameter C_HAS_AXI_ID bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 4 - type: integer 
	Parameter C_MEM_TYPE bound to: 1 - type: integer 
	Parameter C_BYTE_SIZE bound to: 9 - type: integer 
	Parameter C_ALGORITHM bound to: 1 - type: integer 
	Parameter C_PRIM_TYPE bound to: 1 - type: integer 
	Parameter C_LOAD_INIT_FILE bound to: 0 - type: integer 
	Parameter C_INIT_FILE_NAME bound to: no_coe_file_loaded - type: string 
	Parameter C_INIT_FILE bound to: NONE - type: string 
	Parameter C_USE_DEFAULT_DATA bound to: 0 - type: integer 
	Parameter C_DEFAULT_DATA bound to: 0 - type: string 
	Parameter C_HAS_RSTA bound to: 0 - type: integer 
	Parameter C_RST_PRIORITY_A bound to: CE - type: string 
	Parameter C_RSTRAM_A bound to: 0 - type: integer 
	Parameter C_INITA_VAL bound to: 0 - type: string 
	Parameter C_HAS_ENA bound to: 1 - type: integer 
	Parameter C_HAS_REGCEA bound to: 0 - type: integer 
	Parameter C_USE_BYTE_WEA bound to: 0 - type: integer 
	Parameter C_WEA_WIDTH bound to: 1 - type: integer 
	Parameter C_WRITE_MODE_A bound to: READ_FIRST - type: string 
	Parameter C_WRITE_WIDTH_A bound to: 8 - type: integer 
	Parameter C_READ_WIDTH_A bound to: 8 - type: integer 
	Parameter C_WRITE_DEPTH_A bound to: 1876 - type: integer 
	Parameter C_READ_DEPTH_A bound to: 1876 - type: integer 
	Parameter C_ADDRA_WIDTH bound to: 11 - type: integer 
	Parameter C_HAS_RSTB bound to: 0 - type: integer 
	Parameter C_RST_PRIORITY_B bound to: CE - type: string 
	Parameter C_RSTRAM_B bound to: 0 - type: integer 
	Parameter C_INITB_VAL bound to: 0 - type: string 
	Parameter C_HAS_ENB bound to: 1 - type: integer 
	Parameter C_HAS_REGCEB bound to: 0 - type: integer 
	Parameter C_USE_BYTE_WEB bound to: 0 - type: integer 
	Parameter C_WEB_WIDTH bound to: 1 - type: integer 
	Parameter C_WRITE_MODE_B bound to: READ_FIRST - type: string 
	Parameter C_WRITE_WIDTH_B bound to: 8 - type: integer 
	Parameter C_READ_WIDTH_B bound to: 8 - type: integer 
	Parameter C_WRITE_DEPTH_B bound to: 1876 - type: integer 
	Parameter C_READ_DEPTH_B bound to: 1876 - type: integer 
	Parameter C_ADDRB_WIDTH bound to: 11 - type: integer 
	Parameter C_HAS_MEM_OUTPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_MEM_OUTPUT_REGS_B bound to: 1 - type: integer 
	Parameter C_HAS_MUX_OUTPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_MUX_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_MUX_PIPELINE_STAGES bound to: 0 - type: integer 
	Parameter C_HAS_SOFTECC_INPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_SOFTECC_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_USE_SOFTECC bound to: 0 - type: integer 
	Parameter C_USE_ECC bound to: 0 - type: integer 
	Parameter C_EN_ECC_PIPE bound to: 0 - type: integer 
	Parameter C_HAS_INJECTERR bound to: 0 - type: integer 
	Parameter C_SIM_COLLISION_CHECK bound to: ALL - type: string 
	Parameter C_COMMON_CLK bound to: 1 - type: integer 
	Parameter C_DISABLE_WARN_BHV_COLL bound to: 0 - type: integer 
	Parameter C_EN_SLEEP_PIN bound to: 0 - type: integer 
	Parameter C_USE_URAM bound to: 0 - type: integer 
	Parameter C_EN_RDADDRA_CHG bound to: 0 - type: integer 
	Parameter C_EN_RDADDRB_CHG bound to: 0 - type: integer 
	Parameter C_EN_DEEPSLEEP_PIN bound to: 0 - type: integer 
	Parameter C_EN_SHUTDOWN_PIN bound to: 0 - type: integer 
	Parameter C_EN_SAFETY_CKT bound to: 0 - type: integer 
	Parameter C_DISABLE_WARN_BHV_RANGE bound to: 0 - type: integer 
	Parameter C_COUNT_36K_BRAM bound to: 0 - type: string 
	Parameter C_COUNT_18K_BRAM bound to: 1 - type: string 
	Parameter C_EST_POWER_SUMMARY bound to: Estimated Power for IP     :     2.67445 mW - type: string 
INFO: [Synth 8-3491] module 'blk_mem_gen_v8_4_0' declared at 'h:/FPGA-Neural-Network-/System/System.srcs/sources_1/bd/System/fpga/fpga.srcs/sources_1/bd/bram/ipshared/e50b/hdl/blk_mem_gen_v8_4_vhsyn_rfs.vhd:195312' bound to instance 'U0' of component 'blk_mem_gen_v8_4_0' [h:/FPGA-Neural-Network-/System/System.srcs/sources_1/bd/System/fpga/fpga.srcs/sources_1/bd/bram/ip/bram_blk_mem_gen_0_0/synth/bram_blk_mem_gen_0_0.vhd:241]
INFO: [Synth 8-256] done synthesizing module 'bram_blk_mem_gen_0_0' (18#1) [h:/FPGA-Neural-Network-/System/System.srcs/sources_1/bd/System/fpga/fpga.srcs/sources_1/bd/bram/ip/bram_blk_mem_gen_0_0/synth/bram_blk_mem_gen_0_0.vhd:73]
INFO: [Synth 8-256] done synthesizing module 'bram' (19#1) [h:/FPGA-Neural-Network-/System/System.srcs/sources_1/bd/System/fpga/fpga.srcs/sources_1/bd/bram/synth/bram.v:13]
INFO: [Synth 8-256] done synthesizing module 'bram_wrapper' (20#1) [h:/FPGA-Neural-Network-/System/System.srcs/sources_1/bd/System/fpga/fpga.srcs/sources_1/bd/bram/hdl/bram_wrapper.v:12]
INFO: [Synth 8-638] synthesizing module 'ShiftReg' [h:/FPGA-Neural-Network-/System/System.srcs/sources_1/bd/System/fpga/fpga.srcs/sources_1/new/ShiftReg.sv:23]
	Parameter WIDTH bound to: 45 - type: integer 
	Parameter DWIDTH bound to: 8 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'ShiftReg' (21#1) [h:/FPGA-Neural-Network-/System/System.srcs/sources_1/bd/System/fpga/fpga.srcs/sources_1/new/ShiftReg.sv:23]
INFO: [Synth 8-256] done synthesizing module 'Buffer' (22#1) [h:/FPGA-Neural-Network-/System/System.srcs/sources_1/bd/System/fpga/fpga.srcs/sources_1/new/Buffer.sv:23]
INFO: [Synth 8-638] synthesizing module 'DDR_Shiftreg' [h:/FPGA-Neural-Network-/System/System.srcs/sources_1/bd/System/fpga/fpga.srcs/sources_1/new/DDR_Shiftreg.sv:23]
INFO: [Synth 8-256] done synthesizing module 'DDR_Shiftreg' (23#1) [h:/FPGA-Neural-Network-/System/System.srcs/sources_1/bd/System/fpga/fpga.srcs/sources_1/new/DDR_Shiftreg.sv:23]
INFO: [Synth 8-256] done synthesizing module 'ConvEngine' (24#1) [h:/FPGA-Neural-Network-/System/System.srcs/sources_1/bd/System/fpga/fpga.srcs/sources_1/new/ConvEngine.sv:23]
INFO: [Synth 8-155] case statement is not full and has no default [h:/FPGA-Neural-Network-/System/System.srcs/sources_1/bd/System/ipshared/dab2/hdl/axis_fifo_v1_0.v:168]
WARNING: [Synth 8-3848] Net m00_axis_tstrb in module/entity axis_fifo_v1_0 does not have driver. [h:/FPGA-Neural-Network-/System/System.srcs/sources_1/bd/System/ipshared/dab2/hdl/axis_fifo_v1_0.v:52]
INFO: [Synth 8-256] done synthesizing module 'axis_fifo_v1_0' (25#1) [h:/FPGA-Neural-Network-/System/System.srcs/sources_1/bd/System/ipshared/dab2/hdl/axis_fifo_v1_0.v:20]
INFO: [Synth 8-256] done synthesizing module 'System_axis_fifo_0_0' (26#1) [h:/FPGA-Neural-Network-/System/System.srcs/sources_1/bd/System/ip/System_axis_fifo_0_0/synth/System_axis_fifo_0_0.v:56]
WARNING: [Synth 8-3331] design xbip_dsp48e1_wrapper_v3_0 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_dsp48e1_wrapper_v3_0 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_dsp48e1_wrapper_v3_0 has unconnected port CEA1
WARNING: [Synth 8-3331] design xbip_dsp48e1_wrapper_v3_0 has unconnected port CEA2
WARNING: [Synth 8-3331] design xbip_dsp48e1_wrapper_v3_0 has unconnected port CEB1
WARNING: [Synth 8-3331] design xbip_dsp48e1_wrapper_v3_0 has unconnected port CEB2
WARNING: [Synth 8-3331] design xbip_dsp48e1_wrapper_v3_0 has unconnected port CEAD
WARNING: [Synth 8-3331] design xbip_dsp48e1_wrapper_v3_0 has unconnected port CED
WARNING: [Synth 8-3331] design xbip_dsp48e1_wrapper_v3_0 has unconnected port CEC
WARNING: [Synth 8-3331] design xbip_dsp48e1_wrapper_v3_0 has unconnected port CECARRYIN
WARNING: [Synth 8-3331] design xbip_dsp48e1_wrapper_v3_0 has unconnected port CECTRL
WARNING: [Synth 8-3331] design xbip_dsp48e1_wrapper_v3_0 has unconnected port CEALUMODE
WARNING: [Synth 8-3331] design xbip_dsp48e1_wrapper_v3_0 has unconnected port CEINMODE
WARNING: [Synth 8-3331] design xbip_dsp48e1_wrapper_v3_0 has unconnected port CEM
WARNING: [Synth 8-3331] design xbip_dsp48e1_wrapper_v3_0 has unconnected port SCLRA
WARNING: [Synth 8-3331] design xbip_dsp48e1_wrapper_v3_0 has unconnected port SCLRB
WARNING: [Synth 8-3331] design xbip_dsp48e1_wrapper_v3_0 has unconnected port SCLRC
WARNING: [Synth 8-3331] design xbip_dsp48e1_wrapper_v3_0 has unconnected port SCLRD
WARNING: [Synth 8-3331] design xbip_dsp48e1_wrapper_v3_0 has unconnected port SCLRALLCARRYIN
WARNING: [Synth 8-3331] design xbip_dsp48e1_wrapper_v3_0 has unconnected port SCLRCTRL
WARNING: [Synth 8-3331] design xbip_dsp48e1_wrapper_v3_0 has unconnected port SCLRALUMODE
WARNING: [Synth 8-3331] design xbip_dsp48e1_wrapper_v3_0 has unconnected port SCLRINMODE
WARNING: [Synth 8-3331] design xbip_dsp48e1_wrapper_v3_0 has unconnected port SCLRM
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_4_viv has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_4_viv has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_4_viv has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_4_viv has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_4_viv has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_4_viv__parameterized3 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_4_viv__parameterized3 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_4_viv__parameterized3 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_4_viv__parameterized3 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_4_viv__parameterized3 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_4_viv__parameterized2 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_4_viv__parameterized2 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_4_viv__parameterized2 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_4_viv__parameterized2 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_4_viv__parameterized2 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_4_viv__parameterized1 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_4_viv__parameterized1 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_4_viv__parameterized1 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_4_viv__parameterized1 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_4_viv__parameterized1 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_4_viv__parameterized0 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_4_viv__parameterized0 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_4_viv__parameterized0 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_4_viv__parameterized0 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_4_viv__parameterized0 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_dsp48_macro_synth has unconnected port CE
WARNING: [Synth 8-3331] design xbip_dsp48_macro_synth has unconnected port C[47]
WARNING: [Synth 8-3331] design xbip_dsp48_macro_synth has unconnected port C[46]
WARNING: [Synth 8-3331] design xbip_dsp48_macro_synth has unconnected port C[45]
WARNING: [Synth 8-3331] design xbip_dsp48_macro_synth has unconnected port C[44]
WARNING: [Synth 8-3331] design xbip_dsp48_macro_synth has unconnected port C[43]
WARNING: [Synth 8-3331] design xbip_dsp48_macro_synth has unconnected port C[42]
WARNING: [Synth 8-3331] design xbip_dsp48_macro_synth has unconnected port C[41]
WARNING: [Synth 8-3331] design xbip_dsp48_macro_synth has unconnected port C[40]
WARNING: [Synth 8-3331] design xbip_dsp48_macro_synth has unconnected port C[39]
WARNING: [Synth 8-3331] design xbip_dsp48_macro_synth has unconnected port C[38]
WARNING: [Synth 8-3331] design xbip_dsp48_macro_synth has unconnected port C[37]
WARNING: [Synth 8-3331] design xbip_dsp48_macro_synth has unconnected port C[36]
WARNING: [Synth 8-3331] design xbip_dsp48_macro_synth has unconnected port C[35]
WARNING: [Synth 8-3331] design xbip_dsp48_macro_synth has unconnected port C[34]
WARNING: [Synth 8-3331] design xbip_dsp48_macro_synth has unconnected port C[33]
WARNING: [Synth 8-3331] design xbip_dsp48_macro_synth has unconnected port C[32]
WARNING: [Synth 8-3331] design xbip_dsp48_macro_synth has unconnected port C[31]
WARNING: [Synth 8-3331] design xbip_dsp48_macro_synth has unconnected port C[30]
WARNING: [Synth 8-3331] design xbip_dsp48_macro_synth has unconnected port C[29]
WARNING: [Synth 8-3331] design xbip_dsp48_macro_synth has unconnected port C[28]
WARNING: [Synth 8-3331] design xbip_dsp48_macro_synth has unconnected port C[27]
WARNING: [Synth 8-3331] design xbip_dsp48_macro_synth has unconnected port C[26]
WARNING: [Synth 8-3331] design xbip_dsp48_macro_synth has unconnected port C[25]
WARNING: [Synth 8-3331] design xbip_dsp48_macro_synth has unconnected port C[24]
WARNING: [Synth 8-3331] design xbip_dsp48_macro_synth has unconnected port C[23]
WARNING: [Synth 8-3331] design xbip_dsp48_macro_synth has unconnected port C[22]
WARNING: [Synth 8-3331] design xbip_dsp48_macro_synth has unconnected port C[21]
WARNING: [Synth 8-3331] design xbip_dsp48_macro_synth has unconnected port C[20]
WARNING: [Synth 8-3331] design xbip_dsp48_macro_synth has unconnected port C[19]
WARNING: [Synth 8-3331] design xbip_dsp48_macro_synth has unconnected port C[18]
WARNING: [Synth 8-3331] design xbip_dsp48_macro_synth has unconnected port C[17]
WARNING: [Synth 8-3331] design xbip_dsp48_macro_synth has unconnected port C[16]
WARNING: [Synth 8-3331] design xbip_dsp48_macro_synth has unconnected port C[15]
WARNING: [Synth 8-3331] design xbip_dsp48_macro_synth has unconnected port C[14]
WARNING: [Synth 8-3331] design xbip_dsp48_macro_synth has unconnected port C[13]
WARNING: [Synth 8-3331] design xbip_dsp48_macro_synth has unconnected port C[12]
WARNING: [Synth 8-3331] design xbip_dsp48_macro_synth has unconnected port C[11]
WARNING: [Synth 8-3331] design xbip_dsp48_macro_synth has unconnected port C[10]
WARNING: [Synth 8-3331] design xbip_dsp48_macro_synth has unconnected port C[9]
WARNING: [Synth 8-3331] design xbip_dsp48_macro_synth has unconnected port C[8]
WARNING: [Synth 8-3331] design xbip_dsp48_macro_synth has unconnected port C[7]
WARNING: [Synth 8-3331] design xbip_dsp48_macro_synth has unconnected port C[6]
WARNING: [Synth 8-3331] design xbip_dsp48_macro_synth has unconnected port C[5]
WARNING: [Synth 8-3331] design xbip_dsp48_macro_synth has unconnected port C[4]
WARNING: [Synth 8-3331] design xbip_dsp48_macro_synth has unconnected port C[3]
WARNING: [Synth 8-3331] design xbip_dsp48_macro_synth has unconnected port C[2]
WARNING: [Synth 8-3331] design xbip_dsp48_macro_synth has unconnected port C[1]
WARNING: [Synth 8-3331] design xbip_dsp48_macro_synth has unconnected port C[0]
WARNING: [Synth 8-3331] design xbip_dsp48_macro_synth has unconnected port D[17]
WARNING: [Synth 8-3331] design xbip_dsp48_macro_synth has unconnected port D[16]
WARNING: [Synth 8-3331] design xbip_dsp48_macro_synth has unconnected port D[15]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:01:15 ; elapsed = 00:01:18 . Memory (MB): peak = 573.805 ; gain = 312.875
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:01:16 ; elapsed = 00:01:20 . Memory (MB): peak = 573.805 ; gain = 312.875
---------------------------------------------------------------------------------
INFO: [Netlist 29-17] Analyzing 87 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [h:/FPGA-Neural-Network-/System/System.srcs/sources_1/bd/System/fpga/fpga.srcs/sources_1/bd/bram/bram_ooc.xdc] for cell 'inst/engine/buffers[0].buffer/brams[0].bram/bram_i'
CRITICAL WARNING: [Constraints 18-1056] Clock 'BRAM_PORTB_0_clk' completely overrides clock 'BRAM_PORTA_0_clk'.
New: create_clock -period 10.000 -name BRAM_PORTB_0_clk [get_ports s00_axis_aclk], [h:/FPGA-Neural-Network-/System/System.srcs/sources_1/bd/System/fpga/fpga.srcs/sources_1/bd/bram/bram_ooc.xdc:10]
Previous: create_clock -period 10.000 -name BRAM_PORTA_0_clk [get_ports s00_axis_aclk], [h:/FPGA-Neural-Network-/System/System.srcs/sources_1/bd/System/fpga/fpga.srcs/sources_1/bd/bram/bram_ooc.xdc:9]
Resolution: Review the constraint files and remove the redundant clock definition(s). If the clock constraints are not saved in a file, you can first save the constraints to an XDC file and reload the design once the constraints have been corrected.
Finished Parsing XDC File [h:/FPGA-Neural-Network-/System/System.srcs/sources_1/bd/System/fpga/fpga.srcs/sources_1/bd/bram/bram_ooc.xdc] for cell 'inst/engine/buffers[0].buffer/brams[0].bram/bram_i'
Parsing XDC File [h:/FPGA-Neural-Network-/System/System.srcs/sources_1/bd/System/fpga/fpga.srcs/sources_1/bd/bram/bram_ooc.xdc] for cell 'inst/engine/buffers[0].buffer/brams[1].bram/bram_i'
CRITICAL WARNING: [Constraints 18-1056] Clock 'BRAM_PORTA_0_clk' completely overrides clock 'BRAM_PORTB_0_clk'.
New: create_clock -period 10.000 -name BRAM_PORTA_0_clk [get_ports s00_axis_aclk], [h:/FPGA-Neural-Network-/System/System.srcs/sources_1/bd/System/fpga/fpga.srcs/sources_1/bd/bram/bram_ooc.xdc:9]
Previous: create_clock -period 10.000 -name BRAM_PORTB_0_clk [get_ports s00_axis_aclk], [h:/FPGA-Neural-Network-/System/System.srcs/sources_1/bd/System/fpga/fpga.srcs/sources_1/bd/bram/bram_ooc.xdc:10]
Resolution: Review the constraint files and remove the redundant clock definition(s). If the clock constraints are not saved in a file, you can first save the constraints to an XDC file and reload the design once the constraints have been corrected.
CRITICAL WARNING: [Constraints 18-1056] Clock 'BRAM_PORTB_0_clk' completely overrides clock 'BRAM_PORTA_0_clk'.
New: create_clock -period 10.000 -name BRAM_PORTB_0_clk [get_ports s00_axis_aclk], [h:/FPGA-Neural-Network-/System/System.srcs/sources_1/bd/System/fpga/fpga.srcs/sources_1/bd/bram/bram_ooc.xdc:10]
Previous: create_clock -period 10.000 -name BRAM_PORTA_0_clk [get_ports s00_axis_aclk], [h:/FPGA-Neural-Network-/System/System.srcs/sources_1/bd/System/fpga/fpga.srcs/sources_1/bd/bram/bram_ooc.xdc:9]
Resolution: Review the constraint files and remove the redundant clock definition(s). If the clock constraints are not saved in a file, you can first save the constraints to an XDC file and reload the design once the constraints have been corrected.
Finished Parsing XDC File [h:/FPGA-Neural-Network-/System/System.srcs/sources_1/bd/System/fpga/fpga.srcs/sources_1/bd/bram/bram_ooc.xdc] for cell 'inst/engine/buffers[0].buffer/brams[1].bram/bram_i'
Parsing XDC File [h:/FPGA-Neural-Network-/System/System.srcs/sources_1/bd/System/fpga/fpga.srcs/sources_1/bd/bram/bram_ooc.xdc] for cell 'inst/engine/buffers[0].buffer/brams[2].bram/bram_i'
CRITICAL WARNING: [Constraints 18-1056] Clock 'BRAM_PORTA_0_clk' completely overrides clock 'BRAM_PORTB_0_clk'.
New: create_clock -period 10.000 -name BRAM_PORTA_0_clk [get_ports s00_axis_aclk], [h:/FPGA-Neural-Network-/System/System.srcs/sources_1/bd/System/fpga/fpga.srcs/sources_1/bd/bram/bram_ooc.xdc:9]
Previous: create_clock -period 10.000 -name BRAM_PORTB_0_clk [get_ports s00_axis_aclk], [h:/FPGA-Neural-Network-/System/System.srcs/sources_1/bd/System/fpga/fpga.srcs/sources_1/bd/bram/bram_ooc.xdc:10]
Resolution: Review the constraint files and remove the redundant clock definition(s). If the clock constraints are not saved in a file, you can first save the constraints to an XDC file and reload the design once the constraints have been corrected.
CRITICAL WARNING: [Constraints 18-1056] Clock 'BRAM_PORTB_0_clk' completely overrides clock 'BRAM_PORTA_0_clk'.
New: create_clock -period 10.000 -name BRAM_PORTB_0_clk [get_ports s00_axis_aclk], [h:/FPGA-Neural-Network-/System/System.srcs/sources_1/bd/System/fpga/fpga.srcs/sources_1/bd/bram/bram_ooc.xdc:10]
Previous: create_clock -period 10.000 -name BRAM_PORTA_0_clk [get_ports s00_axis_aclk], [h:/FPGA-Neural-Network-/System/System.srcs/sources_1/bd/System/fpga/fpga.srcs/sources_1/bd/bram/bram_ooc.xdc:9]
Resolution: Review the constraint files and remove the redundant clock definition(s). If the clock constraints are not saved in a file, you can first save the constraints to an XDC file and reload the design once the constraints have been corrected.
Finished Parsing XDC File [h:/FPGA-Neural-Network-/System/System.srcs/sources_1/bd/System/fpga/fpga.srcs/sources_1/bd/bram/bram_ooc.xdc] for cell 'inst/engine/buffers[0].buffer/brams[2].bram/bram_i'
Parsing XDC File [h:/FPGA-Neural-Network-/System/System.srcs/sources_1/bd/System/fpga/fpga.srcs/sources_1/bd/bram/bram_ooc.xdc] for cell 'inst/engine/buffers[0].buffer/brams[3].bram/bram_i'
CRITICAL WARNING: [Constraints 18-1056] Clock 'BRAM_PORTA_0_clk' completely overrides clock 'BRAM_PORTB_0_clk'.
New: create_clock -period 10.000 -name BRAM_PORTA_0_clk [get_ports s00_axis_aclk], [h:/FPGA-Neural-Network-/System/System.srcs/sources_1/bd/System/fpga/fpga.srcs/sources_1/bd/bram/bram_ooc.xdc:9]
Previous: create_clock -period 10.000 -name BRAM_PORTB_0_clk [get_ports s00_axis_aclk], [h:/FPGA-Neural-Network-/System/System.srcs/sources_1/bd/System/fpga/fpga.srcs/sources_1/bd/bram/bram_ooc.xdc:10]
Resolution: Review the constraint files and remove the redundant clock definition(s). If the clock constraints are not saved in a file, you can first save the constraints to an XDC file and reload the design once the constraints have been corrected.
CRITICAL WARNING: [Constraints 18-1056] Clock 'BRAM_PORTB_0_clk' completely overrides clock 'BRAM_PORTA_0_clk'.
New: create_clock -period 10.000 -name BRAM_PORTB_0_clk [get_ports s00_axis_aclk], [h:/FPGA-Neural-Network-/System/System.srcs/sources_1/bd/System/fpga/fpga.srcs/sources_1/bd/bram/bram_ooc.xdc:10]
Previous: create_clock -period 10.000 -name BRAM_PORTA_0_clk [get_ports s00_axis_aclk], [h:/FPGA-Neural-Network-/System/System.srcs/sources_1/bd/System/fpga/fpga.srcs/sources_1/bd/bram/bram_ooc.xdc:9]
Resolution: Review the constraint files and remove the redundant clock definition(s). If the clock constraints are not saved in a file, you can first save the constraints to an XDC file and reload the design once the constraints have been corrected.
Finished Parsing XDC File [h:/FPGA-Neural-Network-/System/System.srcs/sources_1/bd/System/fpga/fpga.srcs/sources_1/bd/bram/bram_ooc.xdc] for cell 'inst/engine/buffers[0].buffer/brams[3].bram/bram_i'
Parsing XDC File [h:/FPGA-Neural-Network-/System/System.srcs/sources_1/bd/System/fpga/fpga.srcs/sources_1/bd/bram/bram_ooc.xdc] for cell 'inst/engine/buffers[1].buffer/brams[0].bram/bram_i'
CRITICAL WARNING: [Constraints 18-1056] Clock 'BRAM_PORTA_0_clk' completely overrides clock 'BRAM_PORTB_0_clk'.
New: create_clock -period 10.000 -name BRAM_PORTA_0_clk [get_ports s00_axis_aclk], [h:/FPGA-Neural-Network-/System/System.srcs/sources_1/bd/System/fpga/fpga.srcs/sources_1/bd/bram/bram_ooc.xdc:9]
Previous: create_clock -period 10.000 -name BRAM_PORTB_0_clk [get_ports s00_axis_aclk], [h:/FPGA-Neural-Network-/System/System.srcs/sources_1/bd/System/fpga/fpga.srcs/sources_1/bd/bram/bram_ooc.xdc:10]
Resolution: Review the constraint files and remove the redundant clock definition(s). If the clock constraints are not saved in a file, you can first save the constraints to an XDC file and reload the design once the constraints have been corrected.
CRITICAL WARNING: [Constraints 18-1056] Clock 'BRAM_PORTB_0_clk' completely overrides clock 'BRAM_PORTA_0_clk'.
New: create_clock -period 10.000 -name BRAM_PORTB_0_clk [get_ports s00_axis_aclk], [h:/FPGA-Neural-Network-/System/System.srcs/sources_1/bd/System/fpga/fpga.srcs/sources_1/bd/bram/bram_ooc.xdc:10]
Previous: create_clock -period 10.000 -name BRAM_PORTA_0_clk [get_ports s00_axis_aclk], [h:/FPGA-Neural-Network-/System/System.srcs/sources_1/bd/System/fpga/fpga.srcs/sources_1/bd/bram/bram_ooc.xdc:9]
Resolution: Review the constraint files and remove the redundant clock definition(s). If the clock constraints are not saved in a file, you can first save the constraints to an XDC file and reload the design once the constraints have been corrected.
Finished Parsing XDC File [h:/FPGA-Neural-Network-/System/System.srcs/sources_1/bd/System/fpga/fpga.srcs/sources_1/bd/bram/bram_ooc.xdc] for cell 'inst/engine/buffers[1].buffer/brams[0].bram/bram_i'
Parsing XDC File [h:/FPGA-Neural-Network-/System/System.srcs/sources_1/bd/System/fpga/fpga.srcs/sources_1/bd/bram/bram_ooc.xdc] for cell 'inst/engine/buffers[1].buffer/brams[1].bram/bram_i'
CRITICAL WARNING: [Constraints 18-1056] Clock 'BRAM_PORTA_0_clk' completely overrides clock 'BRAM_PORTB_0_clk'.
New: create_clock -period 10.000 -name BRAM_PORTA_0_clk [get_ports s00_axis_aclk], [h:/FPGA-Neural-Network-/System/System.srcs/sources_1/bd/System/fpga/fpga.srcs/sources_1/bd/bram/bram_ooc.xdc:9]
Previous: create_clock -period 10.000 -name BRAM_PORTB_0_clk [get_ports s00_axis_aclk], [h:/FPGA-Neural-Network-/System/System.srcs/sources_1/bd/System/fpga/fpga.srcs/sources_1/bd/bram/bram_ooc.xdc:10]
Resolution: Review the constraint files and remove the redundant clock definition(s). If the clock constraints are not saved in a file, you can first save the constraints to an XDC file and reload the design once the constraints have been corrected.
CRITICAL WARNING: [Constraints 18-1056] Clock 'BRAM_PORTB_0_clk' completely overrides clock 'BRAM_PORTA_0_clk'.
New: create_clock -period 10.000 -name BRAM_PORTB_0_clk [get_ports s00_axis_aclk], [h:/FPGA-Neural-Network-/System/System.srcs/sources_1/bd/System/fpga/fpga.srcs/sources_1/bd/bram/bram_ooc.xdc:10]
Previous: create_clock -period 10.000 -name BRAM_PORTA_0_clk [get_ports s00_axis_aclk], [h:/FPGA-Neural-Network-/System/System.srcs/sources_1/bd/System/fpga/fpga.srcs/sources_1/bd/bram/bram_ooc.xdc:9]
Resolution: Review the constraint files and remove the redundant clock definition(s). If the clock constraints are not saved in a file, you can first save the constraints to an XDC file and reload the design once the constraints have been corrected.
Finished Parsing XDC File [h:/FPGA-Neural-Network-/System/System.srcs/sources_1/bd/System/fpga/fpga.srcs/sources_1/bd/bram/bram_ooc.xdc] for cell 'inst/engine/buffers[1].buffer/brams[1].bram/bram_i'
Parsing XDC File [h:/FPGA-Neural-Network-/System/System.srcs/sources_1/bd/System/fpga/fpga.srcs/sources_1/bd/bram/bram_ooc.xdc] for cell 'inst/engine/buffers[1].buffer/brams[2].bram/bram_i'
CRITICAL WARNING: [Constraints 18-1056] Clock 'BRAM_PORTA_0_clk' completely overrides clock 'BRAM_PORTB_0_clk'.
New: create_clock -period 10.000 -name BRAM_PORTA_0_clk [get_ports s00_axis_aclk], [h:/FPGA-Neural-Network-/System/System.srcs/sources_1/bd/System/fpga/fpga.srcs/sources_1/bd/bram/bram_ooc.xdc:9]
Previous: create_clock -period 10.000 -name BRAM_PORTB_0_clk [get_ports s00_axis_aclk], [h:/FPGA-Neural-Network-/System/System.srcs/sources_1/bd/System/fpga/fpga.srcs/sources_1/bd/bram/bram_ooc.xdc:10]
Resolution: Review the constraint files and remove the redundant clock definition(s). If the clock constraints are not saved in a file, you can first save the constraints to an XDC file and reload the design once the constraints have been corrected.
CRITICAL WARNING: [Constraints 18-1056] Clock 'BRAM_PORTB_0_clk' completely overrides clock 'BRAM_PORTA_0_clk'.
New: create_clock -period 10.000 -name BRAM_PORTB_0_clk [get_ports s00_axis_aclk], [h:/FPGA-Neural-Network-/System/System.srcs/sources_1/bd/System/fpga/fpga.srcs/sources_1/bd/bram/bram_ooc.xdc:10]
Previous: create_clock -period 10.000 -name BRAM_PORTA_0_clk [get_ports s00_axis_aclk], [h:/FPGA-Neural-Network-/System/System.srcs/sources_1/bd/System/fpga/fpga.srcs/sources_1/bd/bram/bram_ooc.xdc:9]
Resolution: Review the constraint files and remove the redundant clock definition(s). If the clock constraints are not saved in a file, you can first save the constraints to an XDC file and reload the design once the constraints have been corrected.
Finished Parsing XDC File [h:/FPGA-Neural-Network-/System/System.srcs/sources_1/bd/System/fpga/fpga.srcs/sources_1/bd/bram/bram_ooc.xdc] for cell 'inst/engine/buffers[1].buffer/brams[2].bram/bram_i'
Parsing XDC File [h:/FPGA-Neural-Network-/System/System.srcs/sources_1/bd/System/fpga/fpga.srcs/sources_1/bd/bram/bram_ooc.xdc] for cell 'inst/engine/buffers[1].buffer/brams[3].bram/bram_i'
CRITICAL WARNING: [Constraints 18-1056] Clock 'BRAM_PORTA_0_clk' completely overrides clock 'BRAM_PORTB_0_clk'.
New: create_clock -period 10.000 -name BRAM_PORTA_0_clk [get_ports s00_axis_aclk], [h:/FPGA-Neural-Network-/System/System.srcs/sources_1/bd/System/fpga/fpga.srcs/sources_1/bd/bram/bram_ooc.xdc:9]
Previous: create_clock -period 10.000 -name BRAM_PORTB_0_clk [get_ports s00_axis_aclk], [h:/FPGA-Neural-Network-/System/System.srcs/sources_1/bd/System/fpga/fpga.srcs/sources_1/bd/bram/bram_ooc.xdc:10]
Resolution: Review the constraint files and remove the redundant clock definition(s). If the clock constraints are not saved in a file, you can first save the constraints to an XDC file and reload the design once the constraints have been corrected.
CRITICAL WARNING: [Constraints 18-1056] Clock 'BRAM_PORTB_0_clk' completely overrides clock 'BRAM_PORTA_0_clk'.
New: create_clock -period 10.000 -name BRAM_PORTB_0_clk [get_ports s00_axis_aclk], [h:/FPGA-Neural-Network-/System/System.srcs/sources_1/bd/System/fpga/fpga.srcs/sources_1/bd/bram/bram_ooc.xdc:10]
Previous: create_clock -period 10.000 -name BRAM_PORTA_0_clk [get_ports s00_axis_aclk], [h:/FPGA-Neural-Network-/System/System.srcs/sources_1/bd/System/fpga/fpga.srcs/sources_1/bd/bram/bram_ooc.xdc:9]
Resolution: Review the constraint files and remove the redundant clock definition(s). If the clock constraints are not saved in a file, you can first save the constraints to an XDC file and reload the design once the constraints have been corrected.
Finished Parsing XDC File [h:/FPGA-Neural-Network-/System/System.srcs/sources_1/bd/System/fpga/fpga.srcs/sources_1/bd/bram/bram_ooc.xdc] for cell 'inst/engine/buffers[1].buffer/brams[3].bram/bram_i'
Parsing XDC File [h:/FPGA-Neural-Network-/System/System.srcs/sources_1/bd/System/fpga/fpga.srcs/sources_1/bd/bram/bram_ooc.xdc] for cell 'inst/engine/buffers[2].buffer/brams[0].bram/bram_i'
CRITICAL WARNING: [Constraints 18-1056] Clock 'BRAM_PORTA_0_clk' completely overrides clock 'BRAM_PORTB_0_clk'.
New: create_clock -period 10.000 -name BRAM_PORTA_0_clk [get_ports s00_axis_aclk], [h:/FPGA-Neural-Network-/System/System.srcs/sources_1/bd/System/fpga/fpga.srcs/sources_1/bd/bram/bram_ooc.xdc:9]
Previous: create_clock -period 10.000 -name BRAM_PORTB_0_clk [get_ports s00_axis_aclk], [h:/FPGA-Neural-Network-/System/System.srcs/sources_1/bd/System/fpga/fpga.srcs/sources_1/bd/bram/bram_ooc.xdc:10]
Resolution: Review the constraint files and remove the redundant clock definition(s). If the clock constraints are not saved in a file, you can first save the constraints to an XDC file and reload the design once the constraints have been corrected.
CRITICAL WARNING: [Constraints 18-1056] Clock 'BRAM_PORTB_0_clk' completely overrides clock 'BRAM_PORTA_0_clk'.
New: create_clock -period 10.000 -name BRAM_PORTB_0_clk [get_ports s00_axis_aclk], [h:/FPGA-Neural-Network-/System/System.srcs/sources_1/bd/System/fpga/fpga.srcs/sources_1/bd/bram/bram_ooc.xdc:10]
Previous: create_clock -period 10.000 -name BRAM_PORTA_0_clk [get_ports s00_axis_aclk], [h:/FPGA-Neural-Network-/System/System.srcs/sources_1/bd/System/fpga/fpga.srcs/sources_1/bd/bram/bram_ooc.xdc:9]
Resolution: Review the constraint files and remove the redundant clock definition(s). If the clock constraints are not saved in a file, you can first save the constraints to an XDC file and reload the design once the constraints have been corrected.
Finished Parsing XDC File [h:/FPGA-Neural-Network-/System/System.srcs/sources_1/bd/System/fpga/fpga.srcs/sources_1/bd/bram/bram_ooc.xdc] for cell 'inst/engine/buffers[2].buffer/brams[0].bram/bram_i'
Parsing XDC File [h:/FPGA-Neural-Network-/System/System.srcs/sources_1/bd/System/fpga/fpga.srcs/sources_1/bd/bram/bram_ooc.xdc] for cell 'inst/engine/buffers[2].buffer/brams[1].bram/bram_i'
CRITICAL WARNING: [Constraints 18-1056] Clock 'BRAM_PORTA_0_clk' completely overrides clock 'BRAM_PORTB_0_clk'.
New: create_clock -period 10.000 -name BRAM_PORTA_0_clk [get_ports s00_axis_aclk], [h:/FPGA-Neural-Network-/System/System.srcs/sources_1/bd/System/fpga/fpga.srcs/sources_1/bd/bram/bram_ooc.xdc:9]
Previous: create_clock -period 10.000 -name BRAM_PORTB_0_clk [get_ports s00_axis_aclk], [h:/FPGA-Neural-Network-/System/System.srcs/sources_1/bd/System/fpga/fpga.srcs/sources_1/bd/bram/bram_ooc.xdc:10]
Resolution: Review the constraint files and remove the redundant clock definition(s). If the clock constraints are not saved in a file, you can first save the constraints to an XDC file and reload the design once the constraints have been corrected.
CRITICAL WARNING: [Constraints 18-1056] Clock 'BRAM_PORTB_0_clk' completely overrides clock 'BRAM_PORTA_0_clk'.
New: create_clock -period 10.000 -name BRAM_PORTB_0_clk [get_ports s00_axis_aclk], [h:/FPGA-Neural-Network-/System/System.srcs/sources_1/bd/System/fpga/fpga.srcs/sources_1/bd/bram/bram_ooc.xdc:10]
Previous: create_clock -period 10.000 -name BRAM_PORTA_0_clk [get_ports s00_axis_aclk], [h:/FPGA-Neural-Network-/System/System.srcs/sources_1/bd/System/fpga/fpga.srcs/sources_1/bd/bram/bram_ooc.xdc:9]
Resolution: Review the constraint files and remove the redundant clock definition(s). If the clock constraints are not saved in a file, you can first save the constraints to an XDC file and reload the design once the constraints have been corrected.
Finished Parsing XDC File [h:/FPGA-Neural-Network-/System/System.srcs/sources_1/bd/System/fpga/fpga.srcs/sources_1/bd/bram/bram_ooc.xdc] for cell 'inst/engine/buffers[2].buffer/brams[1].bram/bram_i'
Parsing XDC File [h:/FPGA-Neural-Network-/System/System.srcs/sources_1/bd/System/fpga/fpga.srcs/sources_1/bd/bram/bram_ooc.xdc] for cell 'inst/engine/buffers[2].buffer/brams[2].bram/bram_i'
CRITICAL WARNING: [Constraints 18-1056] Clock 'BRAM_PORTA_0_clk' completely overrides clock 'BRAM_PORTB_0_clk'.
New: create_clock -period 10.000 -name BRAM_PORTA_0_clk [get_ports s00_axis_aclk], [h:/FPGA-Neural-Network-/System/System.srcs/sources_1/bd/System/fpga/fpga.srcs/sources_1/bd/bram/bram_ooc.xdc:9]
Previous: create_clock -period 10.000 -name BRAM_PORTB_0_clk [get_ports s00_axis_aclk], [h:/FPGA-Neural-Network-/System/System.srcs/sources_1/bd/System/fpga/fpga.srcs/sources_1/bd/bram/bram_ooc.xdc:10]
Resolution: Review the constraint files and remove the redundant clock definition(s). If the clock constraints are not saved in a file, you can first save the constraints to an XDC file and reload the design once the constraints have been corrected.
CRITICAL WARNING: [Constraints 18-1056] Clock 'BRAM_PORTB_0_clk' completely overrides clock 'BRAM_PORTA_0_clk'.
New: create_clock -period 10.000 -name BRAM_PORTB_0_clk [get_ports s00_axis_aclk], [h:/FPGA-Neural-Network-/System/System.srcs/sources_1/bd/System/fpga/fpga.srcs/sources_1/bd/bram/bram_ooc.xdc:10]
Previous: create_clock -period 10.000 -name BRAM_PORTA_0_clk [get_ports s00_axis_aclk], [h:/FPGA-Neural-Network-/System/System.srcs/sources_1/bd/System/fpga/fpga.srcs/sources_1/bd/bram/bram_ooc.xdc:9]
Resolution: Review the constraint files and remove the redundant clock definition(s). If the clock constraints are not saved in a file, you can first save the constraints to an XDC file and reload the design once the constraints have been corrected.
Finished Parsing XDC File [h:/FPGA-Neural-Network-/System/System.srcs/sources_1/bd/System/fpga/fpga.srcs/sources_1/bd/bram/bram_ooc.xdc] for cell 'inst/engine/buffers[2].buffer/brams[2].bram/bram_i'
Parsing XDC File [h:/FPGA-Neural-Network-/System/System.srcs/sources_1/bd/System/fpga/fpga.srcs/sources_1/bd/bram/bram_ooc.xdc] for cell 'inst/engine/buffers[2].buffer/brams[3].bram/bram_i'
CRITICAL WARNING: [Constraints 18-1056] Clock 'BRAM_PORTA_0_clk' completely overrides clock 'BRAM_PORTB_0_clk'.
New: create_clock -period 10.000 -name BRAM_PORTA_0_clk [get_ports s00_axis_aclk], [h:/FPGA-Neural-Network-/System/System.srcs/sources_1/bd/System/fpga/fpga.srcs/sources_1/bd/bram/bram_ooc.xdc:9]
Previous: create_clock -period 10.000 -name BRAM_PORTB_0_clk [get_ports s00_axis_aclk], [h:/FPGA-Neural-Network-/System/System.srcs/sources_1/bd/System/fpga/fpga.srcs/sources_1/bd/bram/bram_ooc.xdc:10]
Resolution: Review the constraint files and remove the redundant clock definition(s). If the clock constraints are not saved in a file, you can first save the constraints to an XDC file and reload the design once the constraints have been corrected.
CRITICAL WARNING: [Constraints 18-1056] Clock 'BRAM_PORTB_0_clk' completely overrides clock 'BRAM_PORTA_0_clk'.
New: create_clock -period 10.000 -name BRAM_PORTB_0_clk [get_ports s00_axis_aclk], [h:/FPGA-Neural-Network-/System/System.srcs/sources_1/bd/System/fpga/fpga.srcs/sources_1/bd/bram/bram_ooc.xdc:10]
Previous: create_clock -period 10.000 -name BRAM_PORTA_0_clk [get_ports s00_axis_aclk], [h:/FPGA-Neural-Network-/System/System.srcs/sources_1/bd/System/fpga/fpga.srcs/sources_1/bd/bram/bram_ooc.xdc:9]
Resolution: Review the constraint files and remove the redundant clock definition(s). If the clock constraints are not saved in a file, you can first save the constraints to an XDC file and reload the design once the constraints have been corrected.
Finished Parsing XDC File [h:/FPGA-Neural-Network-/System/System.srcs/sources_1/bd/System/fpga/fpga.srcs/sources_1/bd/bram/bram_ooc.xdc] for cell 'inst/engine/buffers[2].buffer/brams[3].bram/bram_i'
Parsing XDC File [h:/FPGA-Neural-Network-/System/System.srcs/sources_1/bd/System/fpga/fpga.srcs/sources_1/bd/design_1/design_1_ooc.xdc] for cell 'inst/engine/buffers[0].channel[0].conv/mult_acc/design_1_i'
CRITICAL WARNING: [Constraints 18-1056] Clock 'sys_clock' completely overrides clock 'BRAM_PORTB_0_clk'.
New: create_clock -period 8.000 -name sys_clock [get_ports s00_axis_aclk], [h:/FPGA-Neural-Network-/System/System.srcs/sources_1/bd/System/fpga/fpga.srcs/sources_1/bd/design_1/design_1_ooc.xdc:9]
Previous: create_clock -period 10.000 -name BRAM_PORTB_0_clk [get_ports s00_axis_aclk], [h:/FPGA-Neural-Network-/System/System.srcs/sources_1/bd/System/fpga/fpga.srcs/sources_1/bd/bram/bram_ooc.xdc:10]
Resolution: Review the constraint files and remove the redundant clock definition(s). If the clock constraints are not saved in a file, you can first save the constraints to an XDC file and reload the design once the constraints have been corrected.
Finished Parsing XDC File [h:/FPGA-Neural-Network-/System/System.srcs/sources_1/bd/System/fpga/fpga.srcs/sources_1/bd/design_1/design_1_ooc.xdc] for cell 'inst/engine/buffers[0].channel[0].conv/mult_acc/design_1_i'
Parsing XDC File [h:/FPGA-Neural-Network-/System/System.srcs/sources_1/bd/System/fpga/fpga.srcs/sources_1/bd/design_1/design_1_ooc.xdc] for cell 'inst/engine/buffers[0].channel[1].conv/mult_acc/design_1_i'
WARNING: [Constraints 18-619] A clock with name 'sys_clock' already exists, overwriting the previous clock with the same name. [h:/FPGA-Neural-Network-/System/System.srcs/sources_1/bd/System/fpga/fpga.srcs/sources_1/bd/design_1/design_1_ooc.xdc:9]
Finished Parsing XDC File [h:/FPGA-Neural-Network-/System/System.srcs/sources_1/bd/System/fpga/fpga.srcs/sources_1/bd/design_1/design_1_ooc.xdc] for cell 'inst/engine/buffers[0].channel[1].conv/mult_acc/design_1_i'
Parsing XDC File [h:/FPGA-Neural-Network-/System/System.srcs/sources_1/bd/System/fpga/fpga.srcs/sources_1/bd/design_1/design_1_ooc.xdc] for cell 'inst/engine/buffers[0].channel[2].conv/mult_acc/design_1_i'
WARNING: [Constraints 18-619] A clock with name 'sys_clock' already exists, overwriting the previous clock with the same name. [h:/FPGA-Neural-Network-/System/System.srcs/sources_1/bd/System/fpga/fpga.srcs/sources_1/bd/design_1/design_1_ooc.xdc:9]
Finished Parsing XDC File [h:/FPGA-Neural-Network-/System/System.srcs/sources_1/bd/System/fpga/fpga.srcs/sources_1/bd/design_1/design_1_ooc.xdc] for cell 'inst/engine/buffers[0].channel[2].conv/mult_acc/design_1_i'
Parsing XDC File [h:/FPGA-Neural-Network-/System/System.srcs/sources_1/bd/System/fpga/fpga.srcs/sources_1/bd/design_1/design_1_ooc.xdc] for cell 'inst/engine/buffers[0].channel[3].conv/mult_acc/design_1_i'
WARNING: [Constraints 18-619] A clock with name 'sys_clock' already exists, overwriting the previous clock with the same name. [h:/FPGA-Neural-Network-/System/System.srcs/sources_1/bd/System/fpga/fpga.srcs/sources_1/bd/design_1/design_1_ooc.xdc:9]
Finished Parsing XDC File [h:/FPGA-Neural-Network-/System/System.srcs/sources_1/bd/System/fpga/fpga.srcs/sources_1/bd/design_1/design_1_ooc.xdc] for cell 'inst/engine/buffers[0].channel[3].conv/mult_acc/design_1_i'
Parsing XDC File [h:/FPGA-Neural-Network-/System/System.srcs/sources_1/bd/System/fpga/fpga.srcs/sources_1/bd/design_1/design_1_ooc.xdc] for cell 'inst/engine/buffers[0].channel[4].conv/mult_acc/design_1_i'
WARNING: [Constraints 18-619] A clock with name 'sys_clock' already exists, overwriting the previous clock with the same name. [h:/FPGA-Neural-Network-/System/System.srcs/sources_1/bd/System/fpga/fpga.srcs/sources_1/bd/design_1/design_1_ooc.xdc:9]
Finished Parsing XDC File [h:/FPGA-Neural-Network-/System/System.srcs/sources_1/bd/System/fpga/fpga.srcs/sources_1/bd/design_1/design_1_ooc.xdc] for cell 'inst/engine/buffers[0].channel[4].conv/mult_acc/design_1_i'
Parsing XDC File [h:/FPGA-Neural-Network-/System/System.srcs/sources_1/bd/System/fpga/fpga.srcs/sources_1/bd/design_1/design_1_ooc.xdc] for cell 'inst/engine/buffers[0].channel[5].conv/mult_acc/design_1_i'
WARNING: [Constraints 18-619] A clock with name 'sys_clock' already exists, overwriting the previous clock with the same name. [h:/FPGA-Neural-Network-/System/System.srcs/sources_1/bd/System/fpga/fpga.srcs/sources_1/bd/design_1/design_1_ooc.xdc:9]
Finished Parsing XDC File [h:/FPGA-Neural-Network-/System/System.srcs/sources_1/bd/System/fpga/fpga.srcs/sources_1/bd/design_1/design_1_ooc.xdc] for cell 'inst/engine/buffers[0].channel[5].conv/mult_acc/design_1_i'
Parsing XDC File [h:/FPGA-Neural-Network-/System/System.srcs/sources_1/bd/System/fpga/fpga.srcs/sources_1/bd/design_1/design_1_ooc.xdc] for cell 'inst/engine/buffers[0].channel[6].conv/mult_acc/design_1_i'
WARNING: [Constraints 18-619] A clock with name 'sys_clock' already exists, overwriting the previous clock with the same name. [h:/FPGA-Neural-Network-/System/System.srcs/sources_1/bd/System/fpga/fpga.srcs/sources_1/bd/design_1/design_1_ooc.xdc:9]
Finished Parsing XDC File [h:/FPGA-Neural-Network-/System/System.srcs/sources_1/bd/System/fpga/fpga.srcs/sources_1/bd/design_1/design_1_ooc.xdc] for cell 'inst/engine/buffers[0].channel[6].conv/mult_acc/design_1_i'
Parsing XDC File [h:/FPGA-Neural-Network-/System/System.srcs/sources_1/bd/System/fpga/fpga.srcs/sources_1/bd/design_1/design_1_ooc.xdc] for cell 'inst/engine/buffers[0].channel[7].conv/mult_acc/design_1_i'
WARNING: [Constraints 18-619] A clock with name 'sys_clock' already exists, overwriting the previous clock with the same name. [h:/FPGA-Neural-Network-/System/System.srcs/sources_1/bd/System/fpga/fpga.srcs/sources_1/bd/design_1/design_1_ooc.xdc:9]
Finished Parsing XDC File [h:/FPGA-Neural-Network-/System/System.srcs/sources_1/bd/System/fpga/fpga.srcs/sources_1/bd/design_1/design_1_ooc.xdc] for cell 'inst/engine/buffers[0].channel[7].conv/mult_acc/design_1_i'
Parsing XDC File [h:/FPGA-Neural-Network-/System/System.srcs/sources_1/bd/System/fpga/fpga.srcs/sources_1/bd/design_1/design_1_ooc.xdc] for cell 'inst/engine/buffers[0].channel[8].conv/mult_acc/design_1_i'
WARNING: [Constraints 18-619] A clock with name 'sys_clock' already exists, overwriting the previous clock with the same name. [h:/FPGA-Neural-Network-/System/System.srcs/sources_1/bd/System/fpga/fpga.srcs/sources_1/bd/design_1/design_1_ooc.xdc:9]
Finished Parsing XDC File [h:/FPGA-Neural-Network-/System/System.srcs/sources_1/bd/System/fpga/fpga.srcs/sources_1/bd/design_1/design_1_ooc.xdc] for cell 'inst/engine/buffers[0].channel[8].conv/mult_acc/design_1_i'
Parsing XDC File [h:/FPGA-Neural-Network-/System/System.srcs/sources_1/bd/System/fpga/fpga.srcs/sources_1/bd/design_1/design_1_ooc.xdc] for cell 'inst/engine/buffers[0].channel[9].conv/mult_acc/design_1_i'
WARNING: [Constraints 18-619] A clock with name 'sys_clock' already exists, overwriting the previous clock with the same name. [h:/FPGA-Neural-Network-/System/System.srcs/sources_1/bd/System/fpga/fpga.srcs/sources_1/bd/design_1/design_1_ooc.xdc:9]
Finished Parsing XDC File [h:/FPGA-Neural-Network-/System/System.srcs/sources_1/bd/System/fpga/fpga.srcs/sources_1/bd/design_1/design_1_ooc.xdc] for cell 'inst/engine/buffers[0].channel[9].conv/mult_acc/design_1_i'
Parsing XDC File [h:/FPGA-Neural-Network-/System/System.srcs/sources_1/bd/System/fpga/fpga.srcs/sources_1/bd/design_1/design_1_ooc.xdc] for cell 'inst/engine/buffers[0].channel[10].conv/mult_acc/design_1_i'
WARNING: [Constraints 18-619] A clock with name 'sys_clock' already exists, overwriting the previous clock with the same name. [h:/FPGA-Neural-Network-/System/System.srcs/sources_1/bd/System/fpga/fpga.srcs/sources_1/bd/design_1/design_1_ooc.xdc:9]
Finished Parsing XDC File [h:/FPGA-Neural-Network-/System/System.srcs/sources_1/bd/System/fpga/fpga.srcs/sources_1/bd/design_1/design_1_ooc.xdc] for cell 'inst/engine/buffers[0].channel[10].conv/mult_acc/design_1_i'
Parsing XDC File [h:/FPGA-Neural-Network-/System/System.srcs/sources_1/bd/System/fpga/fpga.srcs/sources_1/bd/design_1/design_1_ooc.xdc] for cell 'inst/engine/buffers[0].channel[11].conv/mult_acc/design_1_i'
WARNING: [Constraints 18-619] A clock with name 'sys_clock' already exists, overwriting the previous clock with the same name. [h:/FPGA-Neural-Network-/System/System.srcs/sources_1/bd/System/fpga/fpga.srcs/sources_1/bd/design_1/design_1_ooc.xdc:9]
Finished Parsing XDC File [h:/FPGA-Neural-Network-/System/System.srcs/sources_1/bd/System/fpga/fpga.srcs/sources_1/bd/design_1/design_1_ooc.xdc] for cell 'inst/engine/buffers[0].channel[11].conv/mult_acc/design_1_i'
Parsing XDC File [h:/FPGA-Neural-Network-/System/System.srcs/sources_1/bd/System/fpga/fpga.srcs/sources_1/bd/design_1/design_1_ooc.xdc] for cell 'inst/engine/buffers[0].channel[12].conv/mult_acc/design_1_i'
WARNING: [Constraints 18-619] A clock with name 'sys_clock' already exists, overwriting the previous clock with the same name. [h:/FPGA-Neural-Network-/System/System.srcs/sources_1/bd/System/fpga/fpga.srcs/sources_1/bd/design_1/design_1_ooc.xdc:9]
Finished Parsing XDC File [h:/FPGA-Neural-Network-/System/System.srcs/sources_1/bd/System/fpga/fpga.srcs/sources_1/bd/design_1/design_1_ooc.xdc] for cell 'inst/engine/buffers[0].channel[12].conv/mult_acc/design_1_i'
Parsing XDC File [h:/FPGA-Neural-Network-/System/System.srcs/sources_1/bd/System/fpga/fpga.srcs/sources_1/bd/design_1/design_1_ooc.xdc] for cell 'inst/engine/buffers[0].channel[13].conv/mult_acc/design_1_i'
WARNING: [Constraints 18-619] A clock with name 'sys_clock' already exists, overwriting the previous clock with the same name. [h:/FPGA-Neural-Network-/System/System.srcs/sources_1/bd/System/fpga/fpga.srcs/sources_1/bd/design_1/design_1_ooc.xdc:9]
Finished Parsing XDC File [h:/FPGA-Neural-Network-/System/System.srcs/sources_1/bd/System/fpga/fpga.srcs/sources_1/bd/design_1/design_1_ooc.xdc] for cell 'inst/engine/buffers[0].channel[13].conv/mult_acc/design_1_i'
Parsing XDC File [h:/FPGA-Neural-Network-/System/System.srcs/sources_1/bd/System/fpga/fpga.srcs/sources_1/bd/design_1/design_1_ooc.xdc] for cell 'inst/engine/buffers[0].channel[14].conv/mult_acc/design_1_i'
WARNING: [Constraints 18-619] A clock with name 'sys_clock' already exists, overwriting the previous clock with the same name. [h:/FPGA-Neural-Network-/System/System.srcs/sources_1/bd/System/fpga/fpga.srcs/sources_1/bd/design_1/design_1_ooc.xdc:9]
Finished Parsing XDC File [h:/FPGA-Neural-Network-/System/System.srcs/sources_1/bd/System/fpga/fpga.srcs/sources_1/bd/design_1/design_1_ooc.xdc] for cell 'inst/engine/buffers[0].channel[14].conv/mult_acc/design_1_i'
Parsing XDC File [h:/FPGA-Neural-Network-/System/System.srcs/sources_1/bd/System/fpga/fpga.srcs/sources_1/bd/design_1/design_1_ooc.xdc] for cell 'inst/engine/buffers[0].channel[15].conv/mult_acc/design_1_i'
WARNING: [Constraints 18-619] A clock with name 'sys_clock' already exists, overwriting the previous clock with the same name. [h:/FPGA-Neural-Network-/System/System.srcs/sources_1/bd/System/fpga/fpga.srcs/sources_1/bd/design_1/design_1_ooc.xdc:9]
Finished Parsing XDC File [h:/FPGA-Neural-Network-/System/System.srcs/sources_1/bd/System/fpga/fpga.srcs/sources_1/bd/design_1/design_1_ooc.xdc] for cell 'inst/engine/buffers[0].channel[15].conv/mult_acc/design_1_i'
Parsing XDC File [h:/FPGA-Neural-Network-/System/System.srcs/sources_1/bd/System/fpga/fpga.srcs/sources_1/bd/design_1/design_1_ooc.xdc] for cell 'inst/engine/buffers[0].channel[16].conv/mult_acc/design_1_i'
WARNING: [Constraints 18-619] A clock with name 'sys_clock' already exists, overwriting the previous clock with the same name. [h:/FPGA-Neural-Network-/System/System.srcs/sources_1/bd/System/fpga/fpga.srcs/sources_1/bd/design_1/design_1_ooc.xdc:9]
Finished Parsing XDC File [h:/FPGA-Neural-Network-/System/System.srcs/sources_1/bd/System/fpga/fpga.srcs/sources_1/bd/design_1/design_1_ooc.xdc] for cell 'inst/engine/buffers[0].channel[16].conv/mult_acc/design_1_i'
Parsing XDC File [h:/FPGA-Neural-Network-/System/System.srcs/sources_1/bd/System/fpga/fpga.srcs/sources_1/bd/design_1/design_1_ooc.xdc] for cell 'inst/engine/buffers[0].channel[17].conv/mult_acc/design_1_i'
WARNING: [Constraints 18-619] A clock with name 'sys_clock' already exists, overwriting the previous clock with the same name. [h:/FPGA-Neural-Network-/System/System.srcs/sources_1/bd/System/fpga/fpga.srcs/sources_1/bd/design_1/design_1_ooc.xdc:9]
Finished Parsing XDC File [h:/FPGA-Neural-Network-/System/System.srcs/sources_1/bd/System/fpga/fpga.srcs/sources_1/bd/design_1/design_1_ooc.xdc] for cell 'inst/engine/buffers[0].channel[17].conv/mult_acc/design_1_i'
Parsing XDC File [h:/FPGA-Neural-Network-/System/System.srcs/sources_1/bd/System/fpga/fpga.srcs/sources_1/bd/design_1/design_1_ooc.xdc] for cell 'inst/engine/buffers[0].channel[18].conv/mult_acc/design_1_i'
WARNING: [Constraints 18-619] A clock with name 'sys_clock' already exists, overwriting the previous clock with the same name. [h:/FPGA-Neural-Network-/System/System.srcs/sources_1/bd/System/fpga/fpga.srcs/sources_1/bd/design_1/design_1_ooc.xdc:9]
Finished Parsing XDC File [h:/FPGA-Neural-Network-/System/System.srcs/sources_1/bd/System/fpga/fpga.srcs/sources_1/bd/design_1/design_1_ooc.xdc] for cell 'inst/engine/buffers[0].channel[18].conv/mult_acc/design_1_i'
Parsing XDC File [h:/FPGA-Neural-Network-/System/System.srcs/sources_1/bd/System/fpga/fpga.srcs/sources_1/bd/design_1/design_1_ooc.xdc] for cell 'inst/engine/buffers[0].channel[19].conv/mult_acc/design_1_i'
WARNING: [Constraints 18-619] A clock with name 'sys_clock' already exists, overwriting the previous clock with the same name. [h:/FPGA-Neural-Network-/System/System.srcs/sources_1/bd/System/fpga/fpga.srcs/sources_1/bd/design_1/design_1_ooc.xdc:9]
Finished Parsing XDC File [h:/FPGA-Neural-Network-/System/System.srcs/sources_1/bd/System/fpga/fpga.srcs/sources_1/bd/design_1/design_1_ooc.xdc] for cell 'inst/engine/buffers[0].channel[19].conv/mult_acc/design_1_i'
Parsing XDC File [h:/FPGA-Neural-Network-/System/System.srcs/sources_1/bd/System/fpga/fpga.srcs/sources_1/bd/design_1/design_1_ooc.xdc] for cell 'inst/engine/buffers[0].channel[20].conv/mult_acc/design_1_i'
WARNING: [Constraints 18-619] A clock with name 'sys_clock' already exists, overwriting the previous clock with the same name. [h:/FPGA-Neural-Network-/System/System.srcs/sources_1/bd/System/fpga/fpga.srcs/sources_1/bd/design_1/design_1_ooc.xdc:9]
Finished Parsing XDC File [h:/FPGA-Neural-Network-/System/System.srcs/sources_1/bd/System/fpga/fpga.srcs/sources_1/bd/design_1/design_1_ooc.xdc] for cell 'inst/engine/buffers[0].channel[20].conv/mult_acc/design_1_i'
Parsing XDC File [h:/FPGA-Neural-Network-/System/System.srcs/sources_1/bd/System/fpga/fpga.srcs/sources_1/bd/design_1/design_1_ooc.xdc] for cell 'inst/engine/buffers[0].channel[21].conv/mult_acc/design_1_i'
WARNING: [Constraints 18-619] A clock with name 'sys_clock' already exists, overwriting the previous clock with the same name. [h:/FPGA-Neural-Network-/System/System.srcs/sources_1/bd/System/fpga/fpga.srcs/sources_1/bd/design_1/design_1_ooc.xdc:9]
Finished Parsing XDC File [h:/FPGA-Neural-Network-/System/System.srcs/sources_1/bd/System/fpga/fpga.srcs/sources_1/bd/design_1/design_1_ooc.xdc] for cell 'inst/engine/buffers[0].channel[21].conv/mult_acc/design_1_i'
Parsing XDC File [h:/FPGA-Neural-Network-/System/System.srcs/sources_1/bd/System/fpga/fpga.srcs/sources_1/bd/design_1/design_1_ooc.xdc] for cell 'inst/engine/buffers[0].channel[22].conv/mult_acc/design_1_i'
WARNING: [Constraints 18-619] A clock with name 'sys_clock' already exists, overwriting the previous clock with the same name. [h:/FPGA-Neural-Network-/System/System.srcs/sources_1/bd/System/fpga/fpga.srcs/sources_1/bd/design_1/design_1_ooc.xdc:9]
Finished Parsing XDC File [h:/FPGA-Neural-Network-/System/System.srcs/sources_1/bd/System/fpga/fpga.srcs/sources_1/bd/design_1/design_1_ooc.xdc] for cell 'inst/engine/buffers[0].channel[22].conv/mult_acc/design_1_i'
Parsing XDC File [h:/FPGA-Neural-Network-/System/System.srcs/sources_1/bd/System/fpga/fpga.srcs/sources_1/bd/design_1/design_1_ooc.xdc] for cell 'inst/engine/buffers[0].channel[23].conv/mult_acc/design_1_i'
WARNING: [Constraints 18-619] A clock with name 'sys_clock' already exists, overwriting the previous clock with the same name. [h:/FPGA-Neural-Network-/System/System.srcs/sources_1/bd/System/fpga/fpga.srcs/sources_1/bd/design_1/design_1_ooc.xdc:9]
Finished Parsing XDC File [h:/FPGA-Neural-Network-/System/System.srcs/sources_1/bd/System/fpga/fpga.srcs/sources_1/bd/design_1/design_1_ooc.xdc] for cell 'inst/engine/buffers[0].channel[23].conv/mult_acc/design_1_i'
Parsing XDC File [h:/FPGA-Neural-Network-/System/System.srcs/sources_1/bd/System/fpga/fpga.srcs/sources_1/bd/design_1/design_1_ooc.xdc] for cell 'inst/engine/buffers[0].channel[24].conv/mult_acc/design_1_i'
WARNING: [Constraints 18-619] A clock with name 'sys_clock' already exists, overwriting the previous clock with the same name. [h:/FPGA-Neural-Network-/System/System.srcs/sources_1/bd/System/fpga/fpga.srcs/sources_1/bd/design_1/design_1_ooc.xdc:9]
Finished Parsing XDC File [h:/FPGA-Neural-Network-/System/System.srcs/sources_1/bd/System/fpga/fpga.srcs/sources_1/bd/design_1/design_1_ooc.xdc] for cell 'inst/engine/buffers[0].channel[24].conv/mult_acc/design_1_i'
Parsing XDC File [h:/FPGA-Neural-Network-/System/System.srcs/sources_1/bd/System/fpga/fpga.srcs/sources_1/bd/design_1/design_1_ooc.xdc] for cell 'inst/engine/buffers[1].channel[0].conv/mult_acc/design_1_i'
WARNING: [Constraints 18-619] A clock with name 'sys_clock' already exists, overwriting the previous clock with the same name. [h:/FPGA-Neural-Network-/System/System.srcs/sources_1/bd/System/fpga/fpga.srcs/sources_1/bd/design_1/design_1_ooc.xdc:9]
Finished Parsing XDC File [h:/FPGA-Neural-Network-/System/System.srcs/sources_1/bd/System/fpga/fpga.srcs/sources_1/bd/design_1/design_1_ooc.xdc] for cell 'inst/engine/buffers[1].channel[0].conv/mult_acc/design_1_i'
Parsing XDC File [h:/FPGA-Neural-Network-/System/System.srcs/sources_1/bd/System/fpga/fpga.srcs/sources_1/bd/design_1/design_1_ooc.xdc] for cell 'inst/engine/buffers[1].channel[1].conv/mult_acc/design_1_i'
WARNING: [Constraints 18-619] A clock with name 'sys_clock' already exists, overwriting the previous clock with the same name. [h:/FPGA-Neural-Network-/System/System.srcs/sources_1/bd/System/fpga/fpga.srcs/sources_1/bd/design_1/design_1_ooc.xdc:9]
Finished Parsing XDC File [h:/FPGA-Neural-Network-/System/System.srcs/sources_1/bd/System/fpga/fpga.srcs/sources_1/bd/design_1/design_1_ooc.xdc] for cell 'inst/engine/buffers[1].channel[1].conv/mult_acc/design_1_i'
Parsing XDC File [h:/FPGA-Neural-Network-/System/System.srcs/sources_1/bd/System/fpga/fpga.srcs/sources_1/bd/design_1/design_1_ooc.xdc] for cell 'inst/engine/buffers[1].channel[2].conv/mult_acc/design_1_i'
WARNING: [Constraints 18-619] A clock with name 'sys_clock' already exists, overwriting the previous clock with the same name. [h:/FPGA-Neural-Network-/System/System.srcs/sources_1/bd/System/fpga/fpga.srcs/sources_1/bd/design_1/design_1_ooc.xdc:9]
Finished Parsing XDC File [h:/FPGA-Neural-Network-/System/System.srcs/sources_1/bd/System/fpga/fpga.srcs/sources_1/bd/design_1/design_1_ooc.xdc] for cell 'inst/engine/buffers[1].channel[2].conv/mult_acc/design_1_i'
Parsing XDC File [h:/FPGA-Neural-Network-/System/System.srcs/sources_1/bd/System/fpga/fpga.srcs/sources_1/bd/design_1/design_1_ooc.xdc] for cell 'inst/engine/buffers[1].channel[3].conv/mult_acc/design_1_i'
WARNING: [Constraints 18-619] A clock with name 'sys_clock' already exists, overwriting the previous clock with the same name. [h:/FPGA-Neural-Network-/System/System.srcs/sources_1/bd/System/fpga/fpga.srcs/sources_1/bd/design_1/design_1_ooc.xdc:9]
Finished Parsing XDC File [h:/FPGA-Neural-Network-/System/System.srcs/sources_1/bd/System/fpga/fpga.srcs/sources_1/bd/design_1/design_1_ooc.xdc] for cell 'inst/engine/buffers[1].channel[3].conv/mult_acc/design_1_i'
Parsing XDC File [h:/FPGA-Neural-Network-/System/System.srcs/sources_1/bd/System/fpga/fpga.srcs/sources_1/bd/design_1/design_1_ooc.xdc] for cell 'inst/engine/buffers[1].channel[4].conv/mult_acc/design_1_i'
WARNING: [Constraints 18-619] A clock with name 'sys_clock' already exists, overwriting the previous clock with the same name. [h:/FPGA-Neural-Network-/System/System.srcs/sources_1/bd/System/fpga/fpga.srcs/sources_1/bd/design_1/design_1_ooc.xdc:9]
Finished Parsing XDC File [h:/FPGA-Neural-Network-/System/System.srcs/sources_1/bd/System/fpga/fpga.srcs/sources_1/bd/design_1/design_1_ooc.xdc] for cell 'inst/engine/buffers[1].channel[4].conv/mult_acc/design_1_i'
Parsing XDC File [h:/FPGA-Neural-Network-/System/System.srcs/sources_1/bd/System/fpga/fpga.srcs/sources_1/bd/design_1/design_1_ooc.xdc] for cell 'inst/engine/buffers[1].channel[5].conv/mult_acc/design_1_i'
WARNING: [Constraints 18-619] A clock with name 'sys_clock' already exists, overwriting the previous clock with the same name. [h:/FPGA-Neural-Network-/System/System.srcs/sources_1/bd/System/fpga/fpga.srcs/sources_1/bd/design_1/design_1_ooc.xdc:9]
Finished Parsing XDC File [h:/FPGA-Neural-Network-/System/System.srcs/sources_1/bd/System/fpga/fpga.srcs/sources_1/bd/design_1/design_1_ooc.xdc] for cell 'inst/engine/buffers[1].channel[5].conv/mult_acc/design_1_i'
Parsing XDC File [h:/FPGA-Neural-Network-/System/System.srcs/sources_1/bd/System/fpga/fpga.srcs/sources_1/bd/design_1/design_1_ooc.xdc] for cell 'inst/engine/buffers[1].channel[6].conv/mult_acc/design_1_i'
WARNING: [Constraints 18-619] A clock with name 'sys_clock' already exists, overwriting the previous clock with the same name. [h:/FPGA-Neural-Network-/System/System.srcs/sources_1/bd/System/fpga/fpga.srcs/sources_1/bd/design_1/design_1_ooc.xdc:9]
Finished Parsing XDC File [h:/FPGA-Neural-Network-/System/System.srcs/sources_1/bd/System/fpga/fpga.srcs/sources_1/bd/design_1/design_1_ooc.xdc] for cell 'inst/engine/buffers[1].channel[6].conv/mult_acc/design_1_i'
Parsing XDC File [h:/FPGA-Neural-Network-/System/System.srcs/sources_1/bd/System/fpga/fpga.srcs/sources_1/bd/design_1/design_1_ooc.xdc] for cell 'inst/engine/buffers[1].channel[7].conv/mult_acc/design_1_i'
WARNING: [Constraints 18-619] A clock with name 'sys_clock' already exists, overwriting the previous clock with the same name. [h:/FPGA-Neural-Network-/System/System.srcs/sources_1/bd/System/fpga/fpga.srcs/sources_1/bd/design_1/design_1_ooc.xdc:9]
Finished Parsing XDC File [h:/FPGA-Neural-Network-/System/System.srcs/sources_1/bd/System/fpga/fpga.srcs/sources_1/bd/design_1/design_1_ooc.xdc] for cell 'inst/engine/buffers[1].channel[7].conv/mult_acc/design_1_i'
Parsing XDC File [h:/FPGA-Neural-Network-/System/System.srcs/sources_1/bd/System/fpga/fpga.srcs/sources_1/bd/design_1/design_1_ooc.xdc] for cell 'inst/engine/buffers[1].channel[8].conv/mult_acc/design_1_i'
WARNING: [Constraints 18-619] A clock with name 'sys_clock' already exists, overwriting the previous clock with the same name. [h:/FPGA-Neural-Network-/System/System.srcs/sources_1/bd/System/fpga/fpga.srcs/sources_1/bd/design_1/design_1_ooc.xdc:9]
Finished Parsing XDC File [h:/FPGA-Neural-Network-/System/System.srcs/sources_1/bd/System/fpga/fpga.srcs/sources_1/bd/design_1/design_1_ooc.xdc] for cell 'inst/engine/buffers[1].channel[8].conv/mult_acc/design_1_i'
Parsing XDC File [h:/FPGA-Neural-Network-/System/System.srcs/sources_1/bd/System/fpga/fpga.srcs/sources_1/bd/design_1/design_1_ooc.xdc] for cell 'inst/engine/buffers[1].channel[9].conv/mult_acc/design_1_i'
WARNING: [Constraints 18-619] A clock with name 'sys_clock' already exists, overwriting the previous clock with the same name. [h:/FPGA-Neural-Network-/System/System.srcs/sources_1/bd/System/fpga/fpga.srcs/sources_1/bd/design_1/design_1_ooc.xdc:9]
Finished Parsing XDC File [h:/FPGA-Neural-Network-/System/System.srcs/sources_1/bd/System/fpga/fpga.srcs/sources_1/bd/design_1/design_1_ooc.xdc] for cell 'inst/engine/buffers[1].channel[9].conv/mult_acc/design_1_i'
Parsing XDC File [h:/FPGA-Neural-Network-/System/System.srcs/sources_1/bd/System/fpga/fpga.srcs/sources_1/bd/design_1/design_1_ooc.xdc] for cell 'inst/engine/buffers[1].channel[10].conv/mult_acc/design_1_i'
WARNING: [Constraints 18-619] A clock with name 'sys_clock' already exists, overwriting the previous clock with the same name. [h:/FPGA-Neural-Network-/System/System.srcs/sources_1/bd/System/fpga/fpga.srcs/sources_1/bd/design_1/design_1_ooc.xdc:9]
Finished Parsing XDC File [h:/FPGA-Neural-Network-/System/System.srcs/sources_1/bd/System/fpga/fpga.srcs/sources_1/bd/design_1/design_1_ooc.xdc] for cell 'inst/engine/buffers[1].channel[10].conv/mult_acc/design_1_i'
Parsing XDC File [h:/FPGA-Neural-Network-/System/System.srcs/sources_1/bd/System/fpga/fpga.srcs/sources_1/bd/design_1/design_1_ooc.xdc] for cell 'inst/engine/buffers[1].channel[11].conv/mult_acc/design_1_i'
WARNING: [Constraints 18-619] A clock with name 'sys_clock' already exists, overwriting the previous clock with the same name. [h:/FPGA-Neural-Network-/System/System.srcs/sources_1/bd/System/fpga/fpga.srcs/sources_1/bd/design_1/design_1_ooc.xdc:9]
Finished Parsing XDC File [h:/FPGA-Neural-Network-/System/System.srcs/sources_1/bd/System/fpga/fpga.srcs/sources_1/bd/design_1/design_1_ooc.xdc] for cell 'inst/engine/buffers[1].channel[11].conv/mult_acc/design_1_i'
Parsing XDC File [h:/FPGA-Neural-Network-/System/System.srcs/sources_1/bd/System/fpga/fpga.srcs/sources_1/bd/design_1/design_1_ooc.xdc] for cell 'inst/engine/buffers[1].channel[12].conv/mult_acc/design_1_i'
WARNING: [Constraints 18-619] A clock with name 'sys_clock' already exists, overwriting the previous clock with the same name. [h:/FPGA-Neural-Network-/System/System.srcs/sources_1/bd/System/fpga/fpga.srcs/sources_1/bd/design_1/design_1_ooc.xdc:9]
Finished Parsing XDC File [h:/FPGA-Neural-Network-/System/System.srcs/sources_1/bd/System/fpga/fpga.srcs/sources_1/bd/design_1/design_1_ooc.xdc] for cell 'inst/engine/buffers[1].channel[12].conv/mult_acc/design_1_i'
Parsing XDC File [h:/FPGA-Neural-Network-/System/System.srcs/sources_1/bd/System/fpga/fpga.srcs/sources_1/bd/design_1/design_1_ooc.xdc] for cell 'inst/engine/buffers[1].channel[13].conv/mult_acc/design_1_i'
WARNING: [Constraints 18-619] A clock with name 'sys_clock' already exists, overwriting the previous clock with the same name. [h:/FPGA-Neural-Network-/System/System.srcs/sources_1/bd/System/fpga/fpga.srcs/sources_1/bd/design_1/design_1_ooc.xdc:9]
Finished Parsing XDC File [h:/FPGA-Neural-Network-/System/System.srcs/sources_1/bd/System/fpga/fpga.srcs/sources_1/bd/design_1/design_1_ooc.xdc] for cell 'inst/engine/buffers[1].channel[13].conv/mult_acc/design_1_i'
Parsing XDC File [h:/FPGA-Neural-Network-/System/System.srcs/sources_1/bd/System/fpga/fpga.srcs/sources_1/bd/design_1/design_1_ooc.xdc] for cell 'inst/engine/buffers[1].channel[14].conv/mult_acc/design_1_i'
WARNING: [Constraints 18-619] A clock with name 'sys_clock' already exists, overwriting the previous clock with the same name. [h:/FPGA-Neural-Network-/System/System.srcs/sources_1/bd/System/fpga/fpga.srcs/sources_1/bd/design_1/design_1_ooc.xdc:9]
Finished Parsing XDC File [h:/FPGA-Neural-Network-/System/System.srcs/sources_1/bd/System/fpga/fpga.srcs/sources_1/bd/design_1/design_1_ooc.xdc] for cell 'inst/engine/buffers[1].channel[14].conv/mult_acc/design_1_i'
Parsing XDC File [h:/FPGA-Neural-Network-/System/System.srcs/sources_1/bd/System/fpga/fpga.srcs/sources_1/bd/design_1/design_1_ooc.xdc] for cell 'inst/engine/buffers[1].channel[15].conv/mult_acc/design_1_i'
WARNING: [Constraints 18-619] A clock with name 'sys_clock' already exists, overwriting the previous clock with the same name. [h:/FPGA-Neural-Network-/System/System.srcs/sources_1/bd/System/fpga/fpga.srcs/sources_1/bd/design_1/design_1_ooc.xdc:9]
Finished Parsing XDC File [h:/FPGA-Neural-Network-/System/System.srcs/sources_1/bd/System/fpga/fpga.srcs/sources_1/bd/design_1/design_1_ooc.xdc] for cell 'inst/engine/buffers[1].channel[15].conv/mult_acc/design_1_i'
Parsing XDC File [h:/FPGA-Neural-Network-/System/System.srcs/sources_1/bd/System/fpga/fpga.srcs/sources_1/bd/design_1/design_1_ooc.xdc] for cell 'inst/engine/buffers[1].channel[16].conv/mult_acc/design_1_i'
WARNING: [Constraints 18-619] A clock with name 'sys_clock' already exists, overwriting the previous clock with the same name. [h:/FPGA-Neural-Network-/System/System.srcs/sources_1/bd/System/fpga/fpga.srcs/sources_1/bd/design_1/design_1_ooc.xdc:9]
Finished Parsing XDC File [h:/FPGA-Neural-Network-/System/System.srcs/sources_1/bd/System/fpga/fpga.srcs/sources_1/bd/design_1/design_1_ooc.xdc] for cell 'inst/engine/buffers[1].channel[16].conv/mult_acc/design_1_i'
Parsing XDC File [h:/FPGA-Neural-Network-/System/System.srcs/sources_1/bd/System/fpga/fpga.srcs/sources_1/bd/design_1/design_1_ooc.xdc] for cell 'inst/engine/buffers[1].channel[17].conv/mult_acc/design_1_i'
WARNING: [Constraints 18-619] A clock with name 'sys_clock' already exists, overwriting the previous clock with the same name. [h:/FPGA-Neural-Network-/System/System.srcs/sources_1/bd/System/fpga/fpga.srcs/sources_1/bd/design_1/design_1_ooc.xdc:9]
Finished Parsing XDC File [h:/FPGA-Neural-Network-/System/System.srcs/sources_1/bd/System/fpga/fpga.srcs/sources_1/bd/design_1/design_1_ooc.xdc] for cell 'inst/engine/buffers[1].channel[17].conv/mult_acc/design_1_i'
Parsing XDC File [h:/FPGA-Neural-Network-/System/System.srcs/sources_1/bd/System/fpga/fpga.srcs/sources_1/bd/design_1/design_1_ooc.xdc] for cell 'inst/engine/buffers[1].channel[18].conv/mult_acc/design_1_i'
WARNING: [Constraints 18-619] A clock with name 'sys_clock' already exists, overwriting the previous clock with the same name. [h:/FPGA-Neural-Network-/System/System.srcs/sources_1/bd/System/fpga/fpga.srcs/sources_1/bd/design_1/design_1_ooc.xdc:9]
Finished Parsing XDC File [h:/FPGA-Neural-Network-/System/System.srcs/sources_1/bd/System/fpga/fpga.srcs/sources_1/bd/design_1/design_1_ooc.xdc] for cell 'inst/engine/buffers[1].channel[18].conv/mult_acc/design_1_i'
Parsing XDC File [h:/FPGA-Neural-Network-/System/System.srcs/sources_1/bd/System/fpga/fpga.srcs/sources_1/bd/design_1/design_1_ooc.xdc] for cell 'inst/engine/buffers[1].channel[19].conv/mult_acc/design_1_i'
WARNING: [Constraints 18-619] A clock with name 'sys_clock' already exists, overwriting the previous clock with the same name. [h:/FPGA-Neural-Network-/System/System.srcs/sources_1/bd/System/fpga/fpga.srcs/sources_1/bd/design_1/design_1_ooc.xdc:9]
Finished Parsing XDC File [h:/FPGA-Neural-Network-/System/System.srcs/sources_1/bd/System/fpga/fpga.srcs/sources_1/bd/design_1/design_1_ooc.xdc] for cell 'inst/engine/buffers[1].channel[19].conv/mult_acc/design_1_i'
Parsing XDC File [h:/FPGA-Neural-Network-/System/System.srcs/sources_1/bd/System/fpga/fpga.srcs/sources_1/bd/design_1/design_1_ooc.xdc] for cell 'inst/engine/buffers[1].channel[20].conv/mult_acc/design_1_i'
WARNING: [Constraints 18-619] A clock with name 'sys_clock' already exists, overwriting the previous clock with the same name. [h:/FPGA-Neural-Network-/System/System.srcs/sources_1/bd/System/fpga/fpga.srcs/sources_1/bd/design_1/design_1_ooc.xdc:9]
Finished Parsing XDC File [h:/FPGA-Neural-Network-/System/System.srcs/sources_1/bd/System/fpga/fpga.srcs/sources_1/bd/design_1/design_1_ooc.xdc] for cell 'inst/engine/buffers[1].channel[20].conv/mult_acc/design_1_i'
Parsing XDC File [h:/FPGA-Neural-Network-/System/System.srcs/sources_1/bd/System/fpga/fpga.srcs/sources_1/bd/design_1/design_1_ooc.xdc] for cell 'inst/engine/buffers[1].channel[21].conv/mult_acc/design_1_i'
WARNING: [Constraints 18-619] A clock with name 'sys_clock' already exists, overwriting the previous clock with the same name. [h:/FPGA-Neural-Network-/System/System.srcs/sources_1/bd/System/fpga/fpga.srcs/sources_1/bd/design_1/design_1_ooc.xdc:9]
Finished Parsing XDC File [h:/FPGA-Neural-Network-/System/System.srcs/sources_1/bd/System/fpga/fpga.srcs/sources_1/bd/design_1/design_1_ooc.xdc] for cell 'inst/engine/buffers[1].channel[21].conv/mult_acc/design_1_i'
Parsing XDC File [h:/FPGA-Neural-Network-/System/System.srcs/sources_1/bd/System/fpga/fpga.srcs/sources_1/bd/design_1/design_1_ooc.xdc] for cell 'inst/engine/buffers[1].channel[22].conv/mult_acc/design_1_i'
WARNING: [Constraints 18-619] A clock with name 'sys_clock' already exists, overwriting the previous clock with the same name. [h:/FPGA-Neural-Network-/System/System.srcs/sources_1/bd/System/fpga/fpga.srcs/sources_1/bd/design_1/design_1_ooc.xdc:9]
Finished Parsing XDC File [h:/FPGA-Neural-Network-/System/System.srcs/sources_1/bd/System/fpga/fpga.srcs/sources_1/bd/design_1/design_1_ooc.xdc] for cell 'inst/engine/buffers[1].channel[22].conv/mult_acc/design_1_i'
Parsing XDC File [h:/FPGA-Neural-Network-/System/System.srcs/sources_1/bd/System/fpga/fpga.srcs/sources_1/bd/design_1/design_1_ooc.xdc] for cell 'inst/engine/buffers[1].channel[23].conv/mult_acc/design_1_i'
WARNING: [Constraints 18-619] A clock with name 'sys_clock' already exists, overwriting the previous clock with the same name. [h:/FPGA-Neural-Network-/System/System.srcs/sources_1/bd/System/fpga/fpga.srcs/sources_1/bd/design_1/design_1_ooc.xdc:9]
Finished Parsing XDC File [h:/FPGA-Neural-Network-/System/System.srcs/sources_1/bd/System/fpga/fpga.srcs/sources_1/bd/design_1/design_1_ooc.xdc] for cell 'inst/engine/buffers[1].channel[23].conv/mult_acc/design_1_i'
Parsing XDC File [h:/FPGA-Neural-Network-/System/System.srcs/sources_1/bd/System/fpga/fpga.srcs/sources_1/bd/design_1/design_1_ooc.xdc] for cell 'inst/engine/buffers[1].channel[24].conv/mult_acc/design_1_i'
WARNING: [Constraints 18-619] A clock with name 'sys_clock' already exists, overwriting the previous clock with the same name. [h:/FPGA-Neural-Network-/System/System.srcs/sources_1/bd/System/fpga/fpga.srcs/sources_1/bd/design_1/design_1_ooc.xdc:9]
Finished Parsing XDC File [h:/FPGA-Neural-Network-/System/System.srcs/sources_1/bd/System/fpga/fpga.srcs/sources_1/bd/design_1/design_1_ooc.xdc] for cell 'inst/engine/buffers[1].channel[24].conv/mult_acc/design_1_i'
Parsing XDC File [h:/FPGA-Neural-Network-/System/System.srcs/sources_1/bd/System/fpga/fpga.srcs/sources_1/bd/design_1/design_1_ooc.xdc] for cell 'inst/engine/buffers[2].channel[0].conv/mult_acc/design_1_i'
WARNING: [Constraints 18-619] A clock with name 'sys_clock' already exists, overwriting the previous clock with the same name. [h:/FPGA-Neural-Network-/System/System.srcs/sources_1/bd/System/fpga/fpga.srcs/sources_1/bd/design_1/design_1_ooc.xdc:9]
Finished Parsing XDC File [h:/FPGA-Neural-Network-/System/System.srcs/sources_1/bd/System/fpga/fpga.srcs/sources_1/bd/design_1/design_1_ooc.xdc] for cell 'inst/engine/buffers[2].channel[0].conv/mult_acc/design_1_i'
Parsing XDC File [h:/FPGA-Neural-Network-/System/System.srcs/sources_1/bd/System/fpga/fpga.srcs/sources_1/bd/design_1/design_1_ooc.xdc] for cell 'inst/engine/buffers[2].channel[1].conv/mult_acc/design_1_i'
WARNING: [Constraints 18-619] A clock with name 'sys_clock' already exists, overwriting the previous clock with the same name. [h:/FPGA-Neural-Network-/System/System.srcs/sources_1/bd/System/fpga/fpga.srcs/sources_1/bd/design_1/design_1_ooc.xdc:9]
Finished Parsing XDC File [h:/FPGA-Neural-Network-/System/System.srcs/sources_1/bd/System/fpga/fpga.srcs/sources_1/bd/design_1/design_1_ooc.xdc] for cell 'inst/engine/buffers[2].channel[1].conv/mult_acc/design_1_i'
Parsing XDC File [h:/FPGA-Neural-Network-/System/System.srcs/sources_1/bd/System/fpga/fpga.srcs/sources_1/bd/design_1/design_1_ooc.xdc] for cell 'inst/engine/buffers[2].channel[2].conv/mult_acc/design_1_i'
WARNING: [Constraints 18-619] A clock with name 'sys_clock' already exists, overwriting the previous clock with the same name. [h:/FPGA-Neural-Network-/System/System.srcs/sources_1/bd/System/fpga/fpga.srcs/sources_1/bd/design_1/design_1_ooc.xdc:9]
Finished Parsing XDC File [h:/FPGA-Neural-Network-/System/System.srcs/sources_1/bd/System/fpga/fpga.srcs/sources_1/bd/design_1/design_1_ooc.xdc] for cell 'inst/engine/buffers[2].channel[2].conv/mult_acc/design_1_i'
Parsing XDC File [h:/FPGA-Neural-Network-/System/System.srcs/sources_1/bd/System/fpga/fpga.srcs/sources_1/bd/design_1/design_1_ooc.xdc] for cell 'inst/engine/buffers[2].channel[3].conv/mult_acc/design_1_i'
WARNING: [Constraints 18-619] A clock with name 'sys_clock' already exists, overwriting the previous clock with the same name. [h:/FPGA-Neural-Network-/System/System.srcs/sources_1/bd/System/fpga/fpga.srcs/sources_1/bd/design_1/design_1_ooc.xdc:9]
Finished Parsing XDC File [h:/FPGA-Neural-Network-/System/System.srcs/sources_1/bd/System/fpga/fpga.srcs/sources_1/bd/design_1/design_1_ooc.xdc] for cell 'inst/engine/buffers[2].channel[3].conv/mult_acc/design_1_i'
Parsing XDC File [h:/FPGA-Neural-Network-/System/System.srcs/sources_1/bd/System/fpga/fpga.srcs/sources_1/bd/design_1/design_1_ooc.xdc] for cell 'inst/engine/buffers[2].channel[4].conv/mult_acc/design_1_i'
WARNING: [Constraints 18-619] A clock with name 'sys_clock' already exists, overwriting the previous clock with the same name. [h:/FPGA-Neural-Network-/System/System.srcs/sources_1/bd/System/fpga/fpga.srcs/sources_1/bd/design_1/design_1_ooc.xdc:9]
Finished Parsing XDC File [h:/FPGA-Neural-Network-/System/System.srcs/sources_1/bd/System/fpga/fpga.srcs/sources_1/bd/design_1/design_1_ooc.xdc] for cell 'inst/engine/buffers[2].channel[4].conv/mult_acc/design_1_i'
Parsing XDC File [h:/FPGA-Neural-Network-/System/System.srcs/sources_1/bd/System/fpga/fpga.srcs/sources_1/bd/design_1/design_1_ooc.xdc] for cell 'inst/engine/buffers[2].channel[5].conv/mult_acc/design_1_i'
WARNING: [Constraints 18-619] A clock with name 'sys_clock' already exists, overwriting the previous clock with the same name. [h:/FPGA-Neural-Network-/System/System.srcs/sources_1/bd/System/fpga/fpga.srcs/sources_1/bd/design_1/design_1_ooc.xdc:9]
Finished Parsing XDC File [h:/FPGA-Neural-Network-/System/System.srcs/sources_1/bd/System/fpga/fpga.srcs/sources_1/bd/design_1/design_1_ooc.xdc] for cell 'inst/engine/buffers[2].channel[5].conv/mult_acc/design_1_i'
Parsing XDC File [h:/FPGA-Neural-Network-/System/System.srcs/sources_1/bd/System/fpga/fpga.srcs/sources_1/bd/design_1/design_1_ooc.xdc] for cell 'inst/engine/buffers[2].channel[6].conv/mult_acc/design_1_i'
WARNING: [Constraints 18-619] A clock with name 'sys_clock' already exists, overwriting the previous clock with the same name. [h:/FPGA-Neural-Network-/System/System.srcs/sources_1/bd/System/fpga/fpga.srcs/sources_1/bd/design_1/design_1_ooc.xdc:9]
Finished Parsing XDC File [h:/FPGA-Neural-Network-/System/System.srcs/sources_1/bd/System/fpga/fpga.srcs/sources_1/bd/design_1/design_1_ooc.xdc] for cell 'inst/engine/buffers[2].channel[6].conv/mult_acc/design_1_i'
Parsing XDC File [h:/FPGA-Neural-Network-/System/System.srcs/sources_1/bd/System/fpga/fpga.srcs/sources_1/bd/design_1/design_1_ooc.xdc] for cell 'inst/engine/buffers[2].channel[7].conv/mult_acc/design_1_i'
WARNING: [Constraints 18-619] A clock with name 'sys_clock' already exists, overwriting the previous clock with the same name. [h:/FPGA-Neural-Network-/System/System.srcs/sources_1/bd/System/fpga/fpga.srcs/sources_1/bd/design_1/design_1_ooc.xdc:9]
Finished Parsing XDC File [h:/FPGA-Neural-Network-/System/System.srcs/sources_1/bd/System/fpga/fpga.srcs/sources_1/bd/design_1/design_1_ooc.xdc] for cell 'inst/engine/buffers[2].channel[7].conv/mult_acc/design_1_i'
Parsing XDC File [h:/FPGA-Neural-Network-/System/System.srcs/sources_1/bd/System/fpga/fpga.srcs/sources_1/bd/design_1/design_1_ooc.xdc] for cell 'inst/engine/buffers[2].channel[8].conv/mult_acc/design_1_i'
WARNING: [Constraints 18-619] A clock with name 'sys_clock' already exists, overwriting the previous clock with the same name. [h:/FPGA-Neural-Network-/System/System.srcs/sources_1/bd/System/fpga/fpga.srcs/sources_1/bd/design_1/design_1_ooc.xdc:9]
Finished Parsing XDC File [h:/FPGA-Neural-Network-/System/System.srcs/sources_1/bd/System/fpga/fpga.srcs/sources_1/bd/design_1/design_1_ooc.xdc] for cell 'inst/engine/buffers[2].channel[8].conv/mult_acc/design_1_i'
Parsing XDC File [h:/FPGA-Neural-Network-/System/System.srcs/sources_1/bd/System/fpga/fpga.srcs/sources_1/bd/design_1/design_1_ooc.xdc] for cell 'inst/engine/buffers[2].channel[9].conv/mult_acc/design_1_i'
WARNING: [Constraints 18-619] A clock with name 'sys_clock' already exists, overwriting the previous clock with the same name. [h:/FPGA-Neural-Network-/System/System.srcs/sources_1/bd/System/fpga/fpga.srcs/sources_1/bd/design_1/design_1_ooc.xdc:9]
Finished Parsing XDC File [h:/FPGA-Neural-Network-/System/System.srcs/sources_1/bd/System/fpga/fpga.srcs/sources_1/bd/design_1/design_1_ooc.xdc] for cell 'inst/engine/buffers[2].channel[9].conv/mult_acc/design_1_i'
Parsing XDC File [h:/FPGA-Neural-Network-/System/System.srcs/sources_1/bd/System/fpga/fpga.srcs/sources_1/bd/design_1/design_1_ooc.xdc] for cell 'inst/engine/buffers[2].channel[10].conv/mult_acc/design_1_i'
WARNING: [Constraints 18-619] A clock with name 'sys_clock' already exists, overwriting the previous clock with the same name. [h:/FPGA-Neural-Network-/System/System.srcs/sources_1/bd/System/fpga/fpga.srcs/sources_1/bd/design_1/design_1_ooc.xdc:9]
Finished Parsing XDC File [h:/FPGA-Neural-Network-/System/System.srcs/sources_1/bd/System/fpga/fpga.srcs/sources_1/bd/design_1/design_1_ooc.xdc] for cell 'inst/engine/buffers[2].channel[10].conv/mult_acc/design_1_i'
Parsing XDC File [h:/FPGA-Neural-Network-/System/System.srcs/sources_1/bd/System/fpga/fpga.srcs/sources_1/bd/design_1/design_1_ooc.xdc] for cell 'inst/engine/buffers[2].channel[11].conv/mult_acc/design_1_i'
WARNING: [Constraints 18-619] A clock with name 'sys_clock' already exists, overwriting the previous clock with the same name. [h:/FPGA-Neural-Network-/System/System.srcs/sources_1/bd/System/fpga/fpga.srcs/sources_1/bd/design_1/design_1_ooc.xdc:9]
Finished Parsing XDC File [h:/FPGA-Neural-Network-/System/System.srcs/sources_1/bd/System/fpga/fpga.srcs/sources_1/bd/design_1/design_1_ooc.xdc] for cell 'inst/engine/buffers[2].channel[11].conv/mult_acc/design_1_i'
Parsing XDC File [h:/FPGA-Neural-Network-/System/System.srcs/sources_1/bd/System/fpga/fpga.srcs/sources_1/bd/design_1/design_1_ooc.xdc] for cell 'inst/engine/buffers[2].channel[12].conv/mult_acc/design_1_i'
WARNING: [Constraints 18-619] A clock with name 'sys_clock' already exists, overwriting the previous clock with the same name. [h:/FPGA-Neural-Network-/System/System.srcs/sources_1/bd/System/fpga/fpga.srcs/sources_1/bd/design_1/design_1_ooc.xdc:9]
Finished Parsing XDC File [h:/FPGA-Neural-Network-/System/System.srcs/sources_1/bd/System/fpga/fpga.srcs/sources_1/bd/design_1/design_1_ooc.xdc] for cell 'inst/engine/buffers[2].channel[12].conv/mult_acc/design_1_i'
Parsing XDC File [h:/FPGA-Neural-Network-/System/System.srcs/sources_1/bd/System/fpga/fpga.srcs/sources_1/bd/design_1/design_1_ooc.xdc] for cell 'inst/engine/buffers[2].channel[13].conv/mult_acc/design_1_i'
WARNING: [Constraints 18-619] A clock with name 'sys_clock' already exists, overwriting the previous clock with the same name. [h:/FPGA-Neural-Network-/System/System.srcs/sources_1/bd/System/fpga/fpga.srcs/sources_1/bd/design_1/design_1_ooc.xdc:9]
Finished Parsing XDC File [h:/FPGA-Neural-Network-/System/System.srcs/sources_1/bd/System/fpga/fpga.srcs/sources_1/bd/design_1/design_1_ooc.xdc] for cell 'inst/engine/buffers[2].channel[13].conv/mult_acc/design_1_i'
Parsing XDC File [h:/FPGA-Neural-Network-/System/System.srcs/sources_1/bd/System/fpga/fpga.srcs/sources_1/bd/design_1/design_1_ooc.xdc] for cell 'inst/engine/buffers[2].channel[14].conv/mult_acc/design_1_i'
WARNING: [Constraints 18-619] A clock with name 'sys_clock' already exists, overwriting the previous clock with the same name. [h:/FPGA-Neural-Network-/System/System.srcs/sources_1/bd/System/fpga/fpga.srcs/sources_1/bd/design_1/design_1_ooc.xdc:9]
Finished Parsing XDC File [h:/FPGA-Neural-Network-/System/System.srcs/sources_1/bd/System/fpga/fpga.srcs/sources_1/bd/design_1/design_1_ooc.xdc] for cell 'inst/engine/buffers[2].channel[14].conv/mult_acc/design_1_i'
Parsing XDC File [h:/FPGA-Neural-Network-/System/System.srcs/sources_1/bd/System/fpga/fpga.srcs/sources_1/bd/design_1/design_1_ooc.xdc] for cell 'inst/engine/buffers[2].channel[15].conv/mult_acc/design_1_i'
WARNING: [Constraints 18-619] A clock with name 'sys_clock' already exists, overwriting the previous clock with the same name. [h:/FPGA-Neural-Network-/System/System.srcs/sources_1/bd/System/fpga/fpga.srcs/sources_1/bd/design_1/design_1_ooc.xdc:9]
Finished Parsing XDC File [h:/FPGA-Neural-Network-/System/System.srcs/sources_1/bd/System/fpga/fpga.srcs/sources_1/bd/design_1/design_1_ooc.xdc] for cell 'inst/engine/buffers[2].channel[15].conv/mult_acc/design_1_i'
Parsing XDC File [h:/FPGA-Neural-Network-/System/System.srcs/sources_1/bd/System/fpga/fpga.srcs/sources_1/bd/design_1/design_1_ooc.xdc] for cell 'inst/engine/buffers[2].channel[16].conv/mult_acc/design_1_i'
WARNING: [Constraints 18-619] A clock with name 'sys_clock' already exists, overwriting the previous clock with the same name. [h:/FPGA-Neural-Network-/System/System.srcs/sources_1/bd/System/fpga/fpga.srcs/sources_1/bd/design_1/design_1_ooc.xdc:9]
Finished Parsing XDC File [h:/FPGA-Neural-Network-/System/System.srcs/sources_1/bd/System/fpga/fpga.srcs/sources_1/bd/design_1/design_1_ooc.xdc] for cell 'inst/engine/buffers[2].channel[16].conv/mult_acc/design_1_i'
Parsing XDC File [h:/FPGA-Neural-Network-/System/System.srcs/sources_1/bd/System/fpga/fpga.srcs/sources_1/bd/design_1/design_1_ooc.xdc] for cell 'inst/engine/buffers[2].channel[17].conv/mult_acc/design_1_i'
WARNING: [Constraints 18-619] A clock with name 'sys_clock' already exists, overwriting the previous clock with the same name. [h:/FPGA-Neural-Network-/System/System.srcs/sources_1/bd/System/fpga/fpga.srcs/sources_1/bd/design_1/design_1_ooc.xdc:9]
Finished Parsing XDC File [h:/FPGA-Neural-Network-/System/System.srcs/sources_1/bd/System/fpga/fpga.srcs/sources_1/bd/design_1/design_1_ooc.xdc] for cell 'inst/engine/buffers[2].channel[17].conv/mult_acc/design_1_i'
Parsing XDC File [h:/FPGA-Neural-Network-/System/System.srcs/sources_1/bd/System/fpga/fpga.srcs/sources_1/bd/design_1/design_1_ooc.xdc] for cell 'inst/engine/buffers[2].channel[18].conv/mult_acc/design_1_i'
WARNING: [Constraints 18-619] A clock with name 'sys_clock' already exists, overwriting the previous clock with the same name. [h:/FPGA-Neural-Network-/System/System.srcs/sources_1/bd/System/fpga/fpga.srcs/sources_1/bd/design_1/design_1_ooc.xdc:9]
Finished Parsing XDC File [h:/FPGA-Neural-Network-/System/System.srcs/sources_1/bd/System/fpga/fpga.srcs/sources_1/bd/design_1/design_1_ooc.xdc] for cell 'inst/engine/buffers[2].channel[18].conv/mult_acc/design_1_i'
Parsing XDC File [h:/FPGA-Neural-Network-/System/System.srcs/sources_1/bd/System/fpga/fpga.srcs/sources_1/bd/design_1/design_1_ooc.xdc] for cell 'inst/engine/buffers[2].channel[19].conv/mult_acc/design_1_i'
WARNING: [Constraints 18-619] A clock with name 'sys_clock' already exists, overwriting the previous clock with the same name. [h:/FPGA-Neural-Network-/System/System.srcs/sources_1/bd/System/fpga/fpga.srcs/sources_1/bd/design_1/design_1_ooc.xdc:9]
Finished Parsing XDC File [h:/FPGA-Neural-Network-/System/System.srcs/sources_1/bd/System/fpga/fpga.srcs/sources_1/bd/design_1/design_1_ooc.xdc] for cell 'inst/engine/buffers[2].channel[19].conv/mult_acc/design_1_i'
Parsing XDC File [h:/FPGA-Neural-Network-/System/System.srcs/sources_1/bd/System/fpga/fpga.srcs/sources_1/bd/design_1/design_1_ooc.xdc] for cell 'inst/engine/buffers[2].channel[20].conv/mult_acc/design_1_i'
WARNING: [Constraints 18-619] A clock with name 'sys_clock' already exists, overwriting the previous clock with the same name. [h:/FPGA-Neural-Network-/System/System.srcs/sources_1/bd/System/fpga/fpga.srcs/sources_1/bd/design_1/design_1_ooc.xdc:9]
Finished Parsing XDC File [h:/FPGA-Neural-Network-/System/System.srcs/sources_1/bd/System/fpga/fpga.srcs/sources_1/bd/design_1/design_1_ooc.xdc] for cell 'inst/engine/buffers[2].channel[20].conv/mult_acc/design_1_i'
Parsing XDC File [h:/FPGA-Neural-Network-/System/System.srcs/sources_1/bd/System/fpga/fpga.srcs/sources_1/bd/design_1/design_1_ooc.xdc] for cell 'inst/engine/buffers[2].channel[21].conv/mult_acc/design_1_i'
WARNING: [Constraints 18-619] A clock with name 'sys_clock' already exists, overwriting the previous clock with the same name. [h:/FPGA-Neural-Network-/System/System.srcs/sources_1/bd/System/fpga/fpga.srcs/sources_1/bd/design_1/design_1_ooc.xdc:9]
Finished Parsing XDC File [h:/FPGA-Neural-Network-/System/System.srcs/sources_1/bd/System/fpga/fpga.srcs/sources_1/bd/design_1/design_1_ooc.xdc] for cell 'inst/engine/buffers[2].channel[21].conv/mult_acc/design_1_i'
Parsing XDC File [h:/FPGA-Neural-Network-/System/System.srcs/sources_1/bd/System/fpga/fpga.srcs/sources_1/bd/design_1/design_1_ooc.xdc] for cell 'inst/engine/buffers[2].channel[22].conv/mult_acc/design_1_i'
WARNING: [Constraints 18-619] A clock with name 'sys_clock' already exists, overwriting the previous clock with the same name. [h:/FPGA-Neural-Network-/System/System.srcs/sources_1/bd/System/fpga/fpga.srcs/sources_1/bd/design_1/design_1_ooc.xdc:9]
Finished Parsing XDC File [h:/FPGA-Neural-Network-/System/System.srcs/sources_1/bd/System/fpga/fpga.srcs/sources_1/bd/design_1/design_1_ooc.xdc] for cell 'inst/engine/buffers[2].channel[22].conv/mult_acc/design_1_i'
Parsing XDC File [h:/FPGA-Neural-Network-/System/System.srcs/sources_1/bd/System/fpga/fpga.srcs/sources_1/bd/design_1/design_1_ooc.xdc] for cell 'inst/engine/buffers[2].channel[23].conv/mult_acc/design_1_i'
WARNING: [Constraints 18-619] A clock with name 'sys_clock' already exists, overwriting the previous clock with the same name. [h:/FPGA-Neural-Network-/System/System.srcs/sources_1/bd/System/fpga/fpga.srcs/sources_1/bd/design_1/design_1_ooc.xdc:9]
Finished Parsing XDC File [h:/FPGA-Neural-Network-/System/System.srcs/sources_1/bd/System/fpga/fpga.srcs/sources_1/bd/design_1/design_1_ooc.xdc] for cell 'inst/engine/buffers[2].channel[23].conv/mult_acc/design_1_i'
Parsing XDC File [h:/FPGA-Neural-Network-/System/System.srcs/sources_1/bd/System/fpga/fpga.srcs/sources_1/bd/design_1/design_1_ooc.xdc] for cell 'inst/engine/buffers[2].channel[24].conv/mult_acc/design_1_i'
WARNING: [Constraints 18-619] A clock with name 'sys_clock' already exists, overwriting the previous clock with the same name. [h:/FPGA-Neural-Network-/System/System.srcs/sources_1/bd/System/fpga/fpga.srcs/sources_1/bd/design_1/design_1_ooc.xdc:9]
Finished Parsing XDC File [h:/FPGA-Neural-Network-/System/System.srcs/sources_1/bd/System/fpga/fpga.srcs/sources_1/bd/design_1/design_1_ooc.xdc] for cell 'inst/engine/buffers[2].channel[24].conv/mult_acc/design_1_i'
Parsing XDC File [H:/FPGA-Neural-Network-/System/System.runs/System_axis_fifo_0_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [H:/FPGA-Neural-Network-/System/System.runs/System_axis_fifo_0_0_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.171 . Memory (MB): peak = 808.152 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:01:32 ; elapsed = 00:01:41 . Memory (MB): peak = 808.152 ; gain = 547.223
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z010clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:01:32 ; elapsed = 00:01:41 . Memory (MB): peak = 808.152 ; gain = 547.223
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for inst/engine/\buffers[0].buffer /\brams[0].bram /bram_i/blk_mem_gen_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/engine/\buffers[0].buffer /\brams[1].bram /bram_i/blk_mem_gen_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/engine/\buffers[0].buffer /\brams[2].bram /bram_i/blk_mem_gen_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/engine/\buffers[0].buffer /\brams[3].bram /bram_i/blk_mem_gen_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/engine/\buffers[0].channel[0].conv /mult_acc/design_1_i/xbip_dsp48_macro_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/engine/\buffers[0].channel[10].conv /mult_acc/design_1_i/xbip_dsp48_macro_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/engine/\buffers[0].channel[11].conv /mult_acc/design_1_i/xbip_dsp48_macro_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/engine/\buffers[0].channel[12].conv /mult_acc/design_1_i/xbip_dsp48_macro_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/engine/\buffers[0].channel[13].conv /mult_acc/design_1_i/xbip_dsp48_macro_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/engine/\buffers[0].channel[14].conv /mult_acc/design_1_i/xbip_dsp48_macro_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/engine/\buffers[0].channel[15].conv /mult_acc/design_1_i/xbip_dsp48_macro_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/engine/\buffers[0].channel[16].conv /mult_acc/design_1_i/xbip_dsp48_macro_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/engine/\buffers[0].channel[17].conv /mult_acc/design_1_i/xbip_dsp48_macro_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/engine/\buffers[0].channel[18].conv /mult_acc/design_1_i/xbip_dsp48_macro_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/engine/\buffers[0].channel[19].conv /mult_acc/design_1_i/xbip_dsp48_macro_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/engine/\buffers[0].channel[1].conv /mult_acc/design_1_i/xbip_dsp48_macro_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/engine/\buffers[0].channel[20].conv /mult_acc/design_1_i/xbip_dsp48_macro_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/engine/\buffers[0].channel[21].conv /mult_acc/design_1_i/xbip_dsp48_macro_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/engine/\buffers[0].channel[22].conv /mult_acc/design_1_i/xbip_dsp48_macro_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/engine/\buffers[0].channel[23].conv /mult_acc/design_1_i/xbip_dsp48_macro_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/engine/\buffers[0].channel[24].conv /mult_acc/design_1_i/xbip_dsp48_macro_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/engine/\buffers[0].channel[2].conv /mult_acc/design_1_i/xbip_dsp48_macro_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/engine/\buffers[0].channel[3].conv /mult_acc/design_1_i/xbip_dsp48_macro_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/engine/\buffers[0].channel[4].conv /mult_acc/design_1_i/xbip_dsp48_macro_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/engine/\buffers[0].channel[5].conv /mult_acc/design_1_i/xbip_dsp48_macro_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/engine/\buffers[0].channel[6].conv /mult_acc/design_1_i/xbip_dsp48_macro_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/engine/\buffers[0].channel[7].conv /mult_acc/design_1_i/xbip_dsp48_macro_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/engine/\buffers[0].channel[8].conv /mult_acc/design_1_i/xbip_dsp48_macro_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/engine/\buffers[0].channel[9].conv /mult_acc/design_1_i/xbip_dsp48_macro_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/engine/\buffers[1].buffer /\brams[0].bram /bram_i/blk_mem_gen_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/engine/\buffers[1].buffer /\brams[1].bram /bram_i/blk_mem_gen_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/engine/\buffers[1].buffer /\brams[2].bram /bram_i/blk_mem_gen_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/engine/\buffers[1].buffer /\brams[3].bram /bram_i/blk_mem_gen_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/engine/\buffers[1].channel[0].conv /mult_acc/design_1_i/xbip_dsp48_macro_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/engine/\buffers[1].channel[10].conv /mult_acc/design_1_i/xbip_dsp48_macro_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/engine/\buffers[1].channel[11].conv /mult_acc/design_1_i/xbip_dsp48_macro_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/engine/\buffers[1].channel[12].conv /mult_acc/design_1_i/xbip_dsp48_macro_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/engine/\buffers[1].channel[13].conv /mult_acc/design_1_i/xbip_dsp48_macro_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/engine/\buffers[1].channel[14].conv /mult_acc/design_1_i/xbip_dsp48_macro_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/engine/\buffers[1].channel[15].conv /mult_acc/design_1_i/xbip_dsp48_macro_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/engine/\buffers[1].channel[16].conv /mult_acc/design_1_i/xbip_dsp48_macro_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/engine/\buffers[1].channel[17].conv /mult_acc/design_1_i/xbip_dsp48_macro_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/engine/\buffers[1].channel[18].conv /mult_acc/design_1_i/xbip_dsp48_macro_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/engine/\buffers[1].channel[19].conv /mult_acc/design_1_i/xbip_dsp48_macro_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/engine/\buffers[1].channel[1].conv /mult_acc/design_1_i/xbip_dsp48_macro_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/engine/\buffers[1].channel[20].conv /mult_acc/design_1_i/xbip_dsp48_macro_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/engine/\buffers[1].channel[21].conv /mult_acc/design_1_i/xbip_dsp48_macro_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/engine/\buffers[1].channel[22].conv /mult_acc/design_1_i/xbip_dsp48_macro_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/engine/\buffers[1].channel[23].conv /mult_acc/design_1_i/xbip_dsp48_macro_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/engine/\buffers[1].channel[24].conv /mult_acc/design_1_i/xbip_dsp48_macro_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/engine/\buffers[1].channel[2].conv /mult_acc/design_1_i/xbip_dsp48_macro_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/engine/\buffers[1].channel[3].conv /mult_acc/design_1_i/xbip_dsp48_macro_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/engine/\buffers[1].channel[4].conv /mult_acc/design_1_i/xbip_dsp48_macro_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/engine/\buffers[1].channel[5].conv /mult_acc/design_1_i/xbip_dsp48_macro_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/engine/\buffers[1].channel[6].conv /mult_acc/design_1_i/xbip_dsp48_macro_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/engine/\buffers[1].channel[7].conv /mult_acc/design_1_i/xbip_dsp48_macro_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/engine/\buffers[1].channel[8].conv /mult_acc/design_1_i/xbip_dsp48_macro_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/engine/\buffers[1].channel[9].conv /mult_acc/design_1_i/xbip_dsp48_macro_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/engine/\buffers[2].buffer /\brams[0].bram /bram_i/blk_mem_gen_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/engine/\buffers[2].buffer /\brams[1].bram /bram_i/blk_mem_gen_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/engine/\buffers[2].buffer /\brams[2].bram /bram_i/blk_mem_gen_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/engine/\buffers[2].buffer /\brams[3].bram /bram_i/blk_mem_gen_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/engine/\buffers[2].channel[0].conv /mult_acc/design_1_i/xbip_dsp48_macro_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/engine/\buffers[2].channel[10].conv /mult_acc/design_1_i/xbip_dsp48_macro_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/engine/\buffers[2].channel[11].conv /mult_acc/design_1_i/xbip_dsp48_macro_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/engine/\buffers[2].channel[12].conv /mult_acc/design_1_i/xbip_dsp48_macro_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/engine/\buffers[2].channel[13].conv /mult_acc/design_1_i/xbip_dsp48_macro_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/engine/\buffers[2].channel[14].conv /mult_acc/design_1_i/xbip_dsp48_macro_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/engine/\buffers[2].channel[15].conv /mult_acc/design_1_i/xbip_dsp48_macro_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/engine/\buffers[2].channel[16].conv /mult_acc/design_1_i/xbip_dsp48_macro_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/engine/\buffers[2].channel[17].conv /mult_acc/design_1_i/xbip_dsp48_macro_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/engine/\buffers[2].channel[18].conv /mult_acc/design_1_i/xbip_dsp48_macro_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/engine/\buffers[2].channel[19].conv /mult_acc/design_1_i/xbip_dsp48_macro_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/engine/\buffers[2].channel[1].conv /mult_acc/design_1_i/xbip_dsp48_macro_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/engine/\buffers[2].channel[20].conv /mult_acc/design_1_i/xbip_dsp48_macro_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/engine/\buffers[2].channel[21].conv /mult_acc/design_1_i/xbip_dsp48_macro_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/engine/\buffers[2].channel[22].conv /mult_acc/design_1_i/xbip_dsp48_macro_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/engine/\buffers[2].channel[23].conv /mult_acc/design_1_i/xbip_dsp48_macro_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/engine/\buffers[2].channel[24].conv /mult_acc/design_1_i/xbip_dsp48_macro_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/engine/\buffers[2].channel[2].conv /mult_acc/design_1_i/xbip_dsp48_macro_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/engine/\buffers[2].channel[3].conv /mult_acc/design_1_i/xbip_dsp48_macro_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/engine/\buffers[2].channel[4].conv /mult_acc/design_1_i/xbip_dsp48_macro_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/engine/\buffers[2].channel[5].conv /mult_acc/design_1_i/xbip_dsp48_macro_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/engine/\buffers[2].channel[6].conv /mult_acc/design_1_i/xbip_dsp48_macro_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/engine/\buffers[2].channel[7].conv /mult_acc/design_1_i/xbip_dsp48_macro_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/engine/\buffers[2].channel[8].conv /mult_acc/design_1_i/xbip_dsp48_macro_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/engine/\buffers[2].channel[9].conv /mult_acc/design_1_i/xbip_dsp48_macro_0. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:01:33 ; elapsed = 00:01:42 . Memory (MB): peak = 808.152 ; gain = 547.223
---------------------------------------------------------------------------------
WARNING: [Synth 8-6014] Unused sequential element bram_idx_reg was removed.  [h:/FPGA-Neural-Network-/System/System.srcs/sources_1/bd/System/fpga/fpga.srcs/sources_1/new/Buffer.sv:49]
WARNING: [Synth 8-6014] Unused sequential element bram_idx_reg was removed.  [h:/FPGA-Neural-Network-/System/System.srcs/sources_1/bd/System/fpga/fpga.srcs/sources_1/new/Buffer.sv:49]
WARNING: [Synth 8-6014] Unused sequential element bram_idx_reg was removed.  [h:/FPGA-Neural-Network-/System/System.srcs/sources_1/bd/System/fpga/fpga.srcs/sources_1/new/Buffer.sv:49]
INFO: [Synth 8-5546] ROM "buffer_fill_timer" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ddr_wren" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element buffer_fill_timer_reg was removed.  [h:/FPGA-Neural-Network-/System/System.srcs/sources_1/bd/System/fpga/fpga.srcs/sources_1/new/ConvEngine.sv:56]
WARNING: [Synth 8-6014] Unused sequential element count_reg was removed.  [h:/FPGA-Neural-Network-/System/System.srcs/sources_1/bd/System/fpga/fpga.srcs/sources_1/new/ConvEngine.sv:52]
WARNING: [Synth 8-6014] Unused sequential element cnt_reg was removed.  [h:/FPGA-Neural-Network-/System/System.srcs/sources_1/bd/System/ipshared/dab2/hdl/axis_fifo_v1_0.v:114]
WARNING: [Synth 8-6014] Unused sequential element ecnt_reg was removed.  [h:/FPGA-Neural-Network-/System/System.srcs/sources_1/bd/System/ipshared/dab2/hdl/axis_fifo_v1_0.v:114]
WARNING: [Synth 8-6014] Unused sequential element oecnt_reg was removed.  [h:/FPGA-Neural-Network-/System/System.srcs/sources_1/bd/System/ipshared/dab2/hdl/axis_fifo_v1_0.v:116]
WARNING: [Synth 8-6014] Unused sequential element ocnt_reg was removed.  [h:/FPGA-Neural-Network-/System/System.srcs/sources_1/bd/System/ipshared/dab2/hdl/axis_fifo_v1_0.v:116]
WARNING: [Synth 8-6014] Unused sequential element scnt_reg was removed.  [h:/FPGA-Neural-Network-/System/System.srcs/sources_1/bd/System/ipshared/dab2/hdl/axis_fifo_v1_0.v:147]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:01:35 ; elapsed = 00:01:44 . Memory (MB): peak = 808.152 ; gain = 547.223
---------------------------------------------------------------------------------
INFO: [Synth 8-223] decloning instance 'design_1_xbip_dsp48_macro_0_0:/U0/i_synth/i_synth_option.i_synth_model/i_a2' (xbip_pipe_v3_0_4_viv) to 'design_1_xbip_dsp48_macro_0_0:/U0/i_synth/i_synth_option.i_synth_model/i_has_a.i_a1'
INFO: [Synth 8-223] decloning instance 'design_1_xbip_dsp48_macro_0_0:/U0/i_synth/i_synth_option.i_synth_model/i_op1' (xbip_pipe_v3_0_4_viv__parameterized2) to 'design_1_xbip_dsp48_macro_0_0:/U0/i_synth/i_synth_option.i_synth_model/i_op2'
INFO: [Synth 8-223] decloning instance 'design_1_xbip_dsp48_macro_0_0:/U0/i_synth/i_synth_option.i_synth_model/i_op1' (xbip_pipe_v3_0_4_viv__parameterized2) to 'design_1_xbip_dsp48_macro_0_0:/U0/i_synth/i_synth_option.i_synth_model/i_op3'
INFO: [Synth 8-223] decloning instance 'design_1_xbip_dsp48_macro_0_0:/U0/i_synth/i_synth_option.i_synth_model/i_op1' (xbip_pipe_v3_0_4_viv__parameterized2) to 'design_1_xbip_dsp48_macro_0_0:/U0/i_synth/i_synth_option.i_synth_model/i_op4'
INFO: [Synth 8-223] decloning instance 'design_1_xbip_dsp48_macro_0_0:/U0/i_synth/i_synth_option.i_synth_model/i_carryin1' (xbip_pipe_v3_0_4_viv__parameterized3) to 'design_1_xbip_dsp48_macro_0_0:/U0/i_synth/i_synth_option.i_synth_model/i_carryin2'
INFO: [Synth 8-223] decloning instance 'design_1_xbip_dsp48_macro_0_0:/U0/i_synth/i_synth_option.i_synth_model/i_carryin1' (xbip_pipe_v3_0_4_viv__parameterized3) to 'design_1_xbip_dsp48_macro_0_0:/U0/i_synth/i_synth_option.i_synth_model/i_carryin3'

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 80 (col length:40)
BRAMs: 120 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-6014] Unused sequential element bram_idx_reg was removed.  [h:/FPGA-Neural-Network-/System/System.srcs/sources_1/bd/System/fpga/fpga.srcs/sources_1/new/Buffer.sv:49]
WARNING: [Synth 8-6014] Unused sequential element bram_idx_reg was removed.  [h:/FPGA-Neural-Network-/System/System.srcs/sources_1/bd/System/fpga/fpga.srcs/sources_1/new/Buffer.sv:49]
WARNING: [Synth 8-6014] Unused sequential element bram_idx_reg was removed.  [h:/FPGA-Neural-Network-/System/System.srcs/sources_1/bd/System/fpga/fpga.srcs/sources_1/new/Buffer.sv:49]
INFO: [Synth 8-5546] ROM "buffer_fill_timer" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ddr_wren" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element buffer_fill_timer_reg was removed.  [h:/FPGA-Neural-Network-/System/System.srcs/sources_1/bd/System/fpga/fpga.srcs/sources_1/new/ConvEngine.sv:56]
WARNING: [Synth 8-6014] Unused sequential element count_reg was removed.  [h:/FPGA-Neural-Network-/System/System.srcs/sources_1/bd/System/fpga/fpga.srcs/sources_1/new/ConvEngine.sv:52]
WARNING: [Synth 8-6014] Unused sequential element inst/cnt_reg was removed.  [h:/FPGA-Neural-Network-/System/System.srcs/sources_1/bd/System/ipshared/dab2/hdl/axis_fifo_v1_0.v:114]
WARNING: [Synth 8-6014] Unused sequential element inst/ecnt_reg was removed.  [h:/FPGA-Neural-Network-/System/System.srcs/sources_1/bd/System/ipshared/dab2/hdl/axis_fifo_v1_0.v:114]
WARNING: [Synth 8-6014] Unused sequential element inst/scnt_reg was removed.  [h:/FPGA-Neural-Network-/System/System.srcs/sources_1/bd/System/ipshared/dab2/hdl/axis_fifo_v1_0.v:147]
WARNING: [Synth 8-6014] Unused sequential element inst/ocnt_reg was removed.  [h:/FPGA-Neural-Network-/System/System.srcs/sources_1/bd/System/ipshared/dab2/hdl/axis_fifo_v1_0.v:116]
WARNING: [Synth 8-6014] Unused sequential element inst/oecnt_reg was removed.  [h:/FPGA-Neural-Network-/System/System.srcs/sources_1/bd/System/ipshared/dab2/hdl/axis_fifo_v1_0.v:116]
WARNING: [Synth 8-3332] Sequential element (out/genblk3[4].ddr_write_queue_reg[4][7]) is unused and will be removed from module ConvEngine.
WARNING: [Synth 8-3332] Sequential element (out/genblk3[4].ddr_write_queue_reg[4][6]) is unused and will be removed from module ConvEngine.
WARNING: [Synth 8-3332] Sequential element (out/genblk3[4].ddr_write_queue_reg[4][5]) is unused and will be removed from module ConvEngine.
WARNING: [Synth 8-3332] Sequential element (out/genblk3[4].ddr_write_queue_reg[4][4]) is unused and will be removed from module ConvEngine.
WARNING: [Synth 8-3332] Sequential element (out/genblk3[4].ddr_write_queue_reg[4][3]) is unused and will be removed from module ConvEngine.
WARNING: [Synth 8-3332] Sequential element (out/genblk3[4].ddr_write_queue_reg[4][2]) is unused and will be removed from module ConvEngine.
WARNING: [Synth 8-3332] Sequential element (out/genblk3[4].ddr_write_queue_reg[4][1]) is unused and will be removed from module ConvEngine.
WARNING: [Synth 8-3332] Sequential element (out/genblk3[4].ddr_write_queue_reg[4][0]) is unused and will be removed from module ConvEngine.
WARNING: [Synth 8-3332] Sequential element (out/genblk3[5].ddr_write_queue_reg[5][7]) is unused and will be removed from module ConvEngine.
WARNING: [Synth 8-3332] Sequential element (out/genblk3[5].ddr_write_queue_reg[5][6]) is unused and will be removed from module ConvEngine.
WARNING: [Synth 8-3332] Sequential element (out/genblk3[5].ddr_write_queue_reg[5][5]) is unused and will be removed from module ConvEngine.
WARNING: [Synth 8-3332] Sequential element (out/genblk3[5].ddr_write_queue_reg[5][4]) is unused and will be removed from module ConvEngine.
WARNING: [Synth 8-3332] Sequential element (out/genblk3[5].ddr_write_queue_reg[5][3]) is unused and will be removed from module ConvEngine.
WARNING: [Synth 8-3332] Sequential element (out/genblk3[5].ddr_write_queue_reg[5][2]) is unused and will be removed from module ConvEngine.
WARNING: [Synth 8-3332] Sequential element (out/genblk3[5].ddr_write_queue_reg[5][1]) is unused and will be removed from module ConvEngine.
WARNING: [Synth 8-3332] Sequential element (out/genblk3[5].ddr_write_queue_reg[5][0]) is unused and will be removed from module ConvEngine.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:47 ; elapsed = 00:01:59 . Memory (MB): peak = 836.195 ; gain = 575.266
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
WARNING: [Synth 8-565] redefining clock 'BRAM_PORTA_0_clk'
WARNING: [Synth 8-565] redefining clock 'BRAM_PORTB_0_clk'
WARNING: [Synth 8-565] redefining clock 'BRAM_PORTA_0_clk'
WARNING: [Synth 8-565] redefining clock 'BRAM_PORTB_0_clk'
WARNING: [Synth 8-565] redefining clock 'BRAM_PORTA_0_clk'
WARNING: [Synth 8-565] redefining clock 'BRAM_PORTB_0_clk'
WARNING: [Synth 8-565] redefining clock 'BRAM_PORTA_0_clk'
WARNING: [Synth 8-565] redefining clock 'BRAM_PORTB_0_clk'
WARNING: [Synth 8-565] redefining clock 'BRAM_PORTA_0_clk'
WARNING: [Synth 8-565] redefining clock 'BRAM_PORTB_0_clk'
WARNING: [Synth 8-565] redefining clock 'BRAM_PORTA_0_clk'
WARNING: [Synth 8-565] redefining clock 'BRAM_PORTB_0_clk'
WARNING: [Synth 8-565] redefining clock 'BRAM_PORTA_0_clk'
WARNING: [Synth 8-565] redefining clock 'BRAM_PORTB_0_clk'
WARNING: [Synth 8-565] redefining clock 'BRAM_PORTA_0_clk'
WARNING: [Synth 8-565] redefining clock 'BRAM_PORTB_0_clk'
WARNING: [Synth 8-565] redefining clock 'BRAM_PORTA_0_clk'
WARNING: [Synth 8-565] redefining clock 'BRAM_PORTB_0_clk'
WARNING: [Synth 8-565] redefining clock 'BRAM_PORTA_0_clk'
WARNING: [Synth 8-565] redefining clock 'BRAM_PORTB_0_clk'
WARNING: [Synth 8-565] redefining clock 'BRAM_PORTA_0_clk'
WARNING: [Synth 8-565] redefining clock 'BRAM_PORTB_0_clk'
WARNING: [Synth 8-565] redefining clock 'sys_clock'
WARNING: [Synth 8-565] redefining clock 'sys_clock'
WARNING: [Synth 8-565] redefining clock 'sys_clock'
WARNING: [Synth 8-565] redefining clock 'sys_clock'
WARNING: [Synth 8-565] redefining clock 'sys_clock'
WARNING: [Synth 8-565] redefining clock 'sys_clock'
WARNING: [Synth 8-565] redefining clock 'sys_clock'
WARNING: [Synth 8-565] redefining clock 'sys_clock'
WARNING: [Synth 8-565] redefining clock 'sys_clock'
WARNING: [Synth 8-565] redefining clock 'sys_clock'
WARNING: [Synth 8-565] redefining clock 'sys_clock'
WARNING: [Synth 8-565] redefining clock 'sys_clock'
WARNING: [Synth 8-565] redefining clock 'sys_clock'
WARNING: [Synth 8-565] redefining clock 'sys_clock'
WARNING: [Synth 8-565] redefining clock 'sys_clock'
WARNING: [Synth 8-565] redefining clock 'sys_clock'
WARNING: [Synth 8-565] redefining clock 'sys_clock'
WARNING: [Synth 8-565] redefining clock 'sys_clock'
WARNING: [Synth 8-565] redefining clock 'sys_clock'
WARNING: [Synth 8-565] redefining clock 'sys_clock'
WARNING: [Synth 8-565] redefining clock 'sys_clock'
WARNING: [Synth 8-565] redefining clock 'sys_clock'
WARNING: [Synth 8-565] redefining clock 'sys_clock'
WARNING: [Synth 8-565] redefining clock 'sys_clock'
WARNING: [Synth 8-565] redefining clock 'sys_clock'
WARNING: [Synth 8-565] redefining clock 'sys_clock'
WARNING: [Synth 8-565] redefining clock 'sys_clock'
WARNING: [Synth 8-565] redefining clock 'sys_clock'
WARNING: [Synth 8-565] redefining clock 'sys_clock'
WARNING: [Synth 8-565] redefining clock 'sys_clock'
WARNING: [Synth 8-565] redefining clock 'sys_clock'
WARNING: [Synth 8-565] redefining clock 'sys_clock'
WARNING: [Synth 8-565] redefining clock 'sys_clock'
WARNING: [Synth 8-565] redefining clock 'sys_clock'
WARNING: [Synth 8-565] redefining clock 'sys_clock'
WARNING: [Synth 8-565] redefining clock 'sys_clock'
WARNING: [Synth 8-565] redefining clock 'sys_clock'
WARNING: [Synth 8-565] redefining clock 'sys_clock'
WARNING: [Synth 8-565] redefining clock 'sys_clock'
WARNING: [Synth 8-565] redefining clock 'sys_clock'
WARNING: [Synth 8-565] redefining clock 'sys_clock'
WARNING: [Synth 8-565] redefining clock 'sys_clock'
WARNING: [Synth 8-565] redefining clock 'sys_clock'
WARNING: [Synth 8-565] redefining clock 'sys_clock'
WARNING: [Synth 8-565] redefining clock 'sys_clock'
WARNING: [Synth 8-565] redefining clock 'sys_clock'
WARNING: [Synth 8-565] redefining clock 'sys_clock'
WARNING: [Synth 8-565] redefining clock 'sys_clock'
WARNING: [Synth 8-565] redefining clock 'sys_clock'
WARNING: [Synth 8-565] redefining clock 'sys_clock'
WARNING: [Synth 8-565] redefining clock 'sys_clock'
WARNING: [Synth 8-565] redefining clock 'sys_clock'
WARNING: [Synth 8-565] redefining clock 'sys_clock'
WARNING: [Synth 8-565] redefining clock 'sys_clock'
WARNING: [Synth 8-565] redefining clock 'sys_clock'
WARNING: [Synth 8-565] redefining clock 'sys_clock'
WARNING: [Synth 8-565] redefining clock 'sys_clock'
WARNING: [Synth 8-565] redefining clock 'sys_clock'
WARNING: [Synth 8-565] redefining clock 'sys_clock'
WARNING: [Synth 8-565] redefining clock 'sys_clock'
WARNING: [Synth 8-565] redefining clock 'sys_clock'
WARNING: [Synth 8-565] redefining clock 'sys_clock'
WARNING: [Synth 8-565] redefining clock 'sys_clock'
WARNING: [Synth 8-565] redefining clock 'sys_clock'
WARNING: [Synth 8-565] redefining clock 'sys_clock'
WARNING: [Synth 8-565] redefining clock 'sys_clock'
WARNING: [Synth 8-565] redefining clock 'sys_clock'
WARNING: [Synth 8-565] redefining clock 'sys_clock'
WARNING: [Synth 8-565] redefining clock 'sys_clock'
WARNING: [Synth 8-565] redefining clock 'sys_clock'
WARNING: [Synth 8-565] redefining clock 'sys_clock'
WARNING: [Synth 8-565] redefining clock 'sys_clock'
WARNING: [Synth 8-565] redefining clock 'sys_clock'
WARNING: [Synth 8-565] redefining clock 'sys_clock'
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:02:00 ; elapsed = 00:02:12 . Memory (MB): peak = 836.195 ; gain = 575.266
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:02:04 ; elapsed = 00:02:16 . Memory (MB): peak = 861.867 ; gain = 600.938
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-3886] merging instance 'inst/ecnt_reg_rep[0]' (FDRE) to 'inst/ecnt_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/ecnt_reg_rep[1]' (FDRE) to 'inst/ecnt_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/ecnt_reg_rep[2]' (FDRE) to 'inst/ecnt_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/ecnt_reg_rep[3]' (FDRE) to 'inst/ecnt_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/ecnt_reg_rep[4]' (FDRE) to 'inst/ecnt_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/ecnt_reg_rep[5]' (FDRE) to 'inst/ecnt_reg[5]'
INFO: [Synth 8-3886] merging instance 'inst/ecnt_reg_rep[6]' (FDRE) to 'inst/ecnt_reg[6]'
INFO: [Synth 8-3886] merging instance 'inst/ecnt_reg_rep[7]' (FDRE) to 'inst/ecnt_reg[7]'
INFO: [Synth 8-3886] merging instance 'inst/ocnt_reg_rep[5]' (FDRE) to 'inst/ocnt_reg[5]'
INFO: [Synth 8-3886] merging instance 'inst/ocnt_reg_rep[4]' (FDRE) to 'inst/ocnt_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/ocnt_reg_rep[3]' (FDRE) to 'inst/ocnt_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/ocnt_reg_rep[2]' (FDRE) to 'inst/ocnt_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/ocnt_reg_rep[1]' (FDRE) to 'inst/ocnt_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/ocnt_reg_rep[0]' (FDRE) to 'inst/ocnt_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/ocnt_reg_rep[7]' (FDRE) to 'inst/ocnt_reg[7]'
INFO: [Synth 8-3886] merging instance 'inst/ocnt_reg_rep[6]' (FDRE) to 'inst/ocnt_reg[6]'
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:02:10 ; elapsed = 00:02:23 . Memory (MB): peak = 881.297 ; gain = 620.367
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:02:11 ; elapsed = 00:02:24 . Memory (MB): peak = 881.297 ; gain = 620.367
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:02:11 ; elapsed = 00:02:24 . Memory (MB): peak = 881.297 ; gain = 620.367
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:02:12 ; elapsed = 00:02:26 . Memory (MB): peak = 881.297 ; gain = 620.367
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:02:12 ; elapsed = 00:02:26 . Memory (MB): peak = 881.297 ; gain = 620.367
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:02:13 ; elapsed = 00:02:26 . Memory (MB): peak = 881.297 ; gain = 620.367
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:02:13 ; elapsed = 00:02:26 . Memory (MB): peak = 881.297 ; gain = 620.367
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |CARRY4   |    21|
|2     |DSP48E1  |    75|
|3     |LUT1     |   153|
|4     |LUT2     |   232|
|5     |LUT3     |   639|
|6     |LUT4     |   638|
|7     |LUT5     |    34|
|8     |LUT6     |   743|
|9     |RAM64M   |    80|
|10    |RAM64X1D |    16|
|11    |RAMB18E1 |    12|
|12    |SRL16E   |   144|
|13    |SRLC32E  |    48|
|14    |FDRE     |  4129|
|15    |FDSE     |    15|
+------+---------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:02:13 ; elapsed = 00:02:26 . Memory (MB): peak = 881.297 ; gain = 620.367
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 512 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:46 ; elapsed = 00:02:13 . Memory (MB): peak = 881.297 ; gain = 386.020
Synthesis Optimization Complete : Time (s): cpu = 00:02:13 ; elapsed = 00:02:26 . Memory (MB): peak = 881.297 ; gain = 620.367
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 204 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 96 instances were transformed.
  RAM64M => RAM64M (RAMD64E, RAMD64E, RAMD64E, RAMD64E): 80 instances
  RAM64X1D => RAM64X1D (RAMD64E, RAMD64E): 16 instances

INFO: [Common 17-83] Releasing license: Synthesis
69 Infos, 313 Warnings, 25 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:02:18 ; elapsed = 00:02:32 . Memory (MB): peak = 881.297 ; gain = 629.391
INFO: [Common 17-1381] The checkpoint 'H:/FPGA-Neural-Network-/System/System.runs/System_axis_fifo_0_0_synth_1/System_axis_fifo_0_0.dcp' has been generated.
