Running: X:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -lib unisims_ver -lib unimacro_ver -lib xilinxcorelib_ver -o X:/Xilinx/Manteghi/lab 10/FSM/t_system_isim_beh.exe -prj X:/Xilinx/Manteghi/lab 10/FSM/t_system_beh.prj work.t_system work.glbl 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 4
Turning on mult-threading, number of parallel sub-compilation jobs: 8 
Determining compilation order of HDL files
Analyzing Verilog file "X:/Xilinx/Manteghi/lab 10/FSM/FSM.v" into library work
WARNING:HDLCompiler:329 - "X:/Xilinx/Manteghi/lab 10/FSM/FSM.v" Line 34: Target <state> of concurrent assignment or output port connection should be a net type.
WARNING:HDLCompiler:329 - "X:/Xilinx/Manteghi/lab 10/FSM/FSM.v" Line 35: Target <en_right> of concurrent assignment or output port connection should be a net type.
WARNING:HDLCompiler:329 - "X:/Xilinx/Manteghi/lab 10/FSM/FSM.v" Line 36: Target <en_left> of concurrent assignment or output port connection should be a net type.
Analyzing Verilog file "X:/Xilinx/Manteghi/lab 10/FSM/DFF.v" into library work
Analyzing Verilog file "X:/Xilinx/Manteghi/lab 10/FSM/system.v" into library work
Analyzing Verilog file "X:/Xilinx/Manteghi/lab 10/FSM/t_system.v" into library work
Analyzing Verilog file "X:/Xilinx/14.7/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
WARNING:HDLCompiler:329 - "X:/Xilinx/Manteghi/lab 10/FSM/system.v" Line 37: Target <en_left> of concurrent assignment or output port connection should be a net type.
WARNING:HDLCompiler:329 - "X:/Xilinx/Manteghi/lab 10/FSM/FSM.v" Line 34: Target <state> of concurrent assignment or output port connection should be a net type.
WARNING:HDLCompiler:329 - "X:/Xilinx/Manteghi/lab 10/FSM/FSM.v" Line 35: Target <en_right> of concurrent assignment or output port connection should be a net type.
WARNING:HDLCompiler:329 - "X:/Xilinx/Manteghi/lab 10/FSM/FSM.v" Line 36: Target <en_left> of concurrent assignment or output port connection should be a net type.
WARNING:HDLCompiler:329 - "X:/Xilinx/Manteghi/lab 10/FSM/DFF.v" Line 39: Target <O> of concurrent assignment or output port connection should be a net type.
WARNING:HDLCompiler:329 - "X:/Xilinx/Manteghi/lab 10/FSM/DFF.v" Line 40: Target <O> of concurrent assignment or output port connection should be a net type.
WARNING:HDLCompiler:329 - "X:/Xilinx/Manteghi/lab 10/FSM/DFF.v" Line 41: Target <O> of concurrent assignment or output port connection should be a net type.
WARNING:HDLCompiler:329 - "X:/Xilinx/Manteghi/lab 10/FSM/DFF.v" Line 42: Target <O> of concurrent assignment or output port connection should be a net type.
Completed static elaboration
Compiling module fsm
Compiling module DFF
Compiling module register
Compiling module system
Compiling module t_system
Compiling module glbl
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 6 Verilog Units
Built simulation executable X:/Xilinx/Manteghi/lab 10/FSM/t_system_isim_beh.exe
Fuse Memory Usage: 28180 KB
Fuse CPU Usage: 1327 ms
