# Reading F:/Quartus_II/modelsim_ase/tcl/vsim/pref.tcl 
# do FSM_run_msim_rtl_verilog.do 
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Copying F:\Quartus_II\modelsim_ase\win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# ** Warning: Copied F:\Quartus_II\modelsim_ase\win32aloem/../modelsim.ini to modelsim.ini.
#          Updated modelsim.ini.
# 
# vlog -vlog01compat -work work +incdir+C:/Users/Hpy/Desktop/FPGAProject/Training/FSMmodle {C:/Users/Hpy/Desktop/FPGAProject/Training/FSMmodle/FSM.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module FSM
# 
# Top level modules:
# 	FSM
# 
# vlog -vlog01compat -work work +incdir+C:/Users/Hpy/Desktop/FPGAProject/Training/FSMmodle/simulation/modelsim {C:/Users/Hpy/Desktop/FPGAProject/Training/FSMmodle/simulation/modelsim/FSM.vt}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module FSM_vlg_tst
# 
# Top level modules:
# 	FSM_vlg_tst
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneiv_hssi_ver -L cycloneiv_pcie_hip_ver -L cycloneiv_ver -L rtl_work -L work -voptargs="+acc"  FSM_vlg_tst
# vsim -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneiv_hssi_ver -L cycloneiv_pcie_hip_ver -L cycloneiv_ver -L rtl_work -L work -voptargs=\"+acc\" -t 1ps FSM_vlg_tst 
# Loading work.FSM_vlg_tst
# Loading work.FSM
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# Break in Module FSM_vlg_tst at C:/Users/Hpy/Desktop/FPGAProject/Training/FSMmodle/simulation/modelsim/FSM.vt line 60
# Simulation Breakpoint: Break in Module FSM_vlg_tst at C:/Users/Hpy/Desktop/FPGAProject/Training/FSMmodle/simulation/modelsim/FSM.vt line 60
# MACRO ./FSM_run_msim_rtl_verilog.do PAUSED at line 17
vlog -vlog01compat -work work +incdir+C:/Users/Hpy/Desktop/FPGAProject/Training/FSMmodle -O0 C:/Users/Hpy/Desktop/FPGAProject/Training/FSMmodle/FSM.v
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module FSM
# 
# Top level modules:
# 	FSM
vlog -vlog01compat -work work +incdir+C:/Users/Hpy/Desktop/FPGAProject/Training/FSMmodle/simulation/modelsim -O0 C:/Users/Hpy/Desktop/FPGAProject/Training/FSMmodle/simulation/modelsim/FSM.vt
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module FSM_vlg_tst
# 
# Top level modules:
# 	FSM_vlg_tst
# Break key hit 
restart -f
# Loading work.FSM_vlg_tst
# Loading work.FSM
# Warning in wave window restart: (vish-4014) No objects found matching '/FSM_vlg_tst/eachvec'. 
run -all
# Break in Module FSM_vlg_tst at C:/Users/Hpy/Desktop/FPGAProject/Training/FSMmodle/simulation/modelsim/FSM.vt line 58
vlog -vlog01compat -work work +incdir+C:/Users/Hpy/Desktop/FPGAProject/Training/FSMmodle -O0 C:/Users/Hpy/Desktop/FPGAProject/Training/FSMmodle/FSM.v
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module FSM
# 
# Top level modules:
# 	FSM
vlog -vlog01compat -work work +incdir+C:/Users/Hpy/Desktop/FPGAProject/Training/FSMmodle/simulation/modelsim -O0 C:/Users/Hpy/Desktop/FPGAProject/Training/FSMmodle/simulation/modelsim/FSM.vt
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module FSM_vlg_tst
# 
# Top level modules:
# 	FSM_vlg_tst
restart -f
# Loading work.FSM_vlg_tst
# Loading work.FSM
run -all
# Break in Module FSM_vlg_tst at C:/Users/Hpy/Desktop/FPGAProject/Training/FSMmodle/simulation/modelsim/FSM.vt line 58
