*
*/*
!*/

.idea
.bsp
.metals
/verilog-gen/
/target/
/build/

!build.sbt
!*.scala
!*.cpp
!*.cc
!Makefile
!.gtkwave.config
