#!/bin/sh -e
# This file is automatically generated by VCS.  Any changes you make
# to it will be overwritten the next time VCS is run.
vcs '-R' '-full64' '../tb.v' '../../dc/huffman_syn.v' '-kdb' '-lca' '-l' 'POST.log' '-debug_access+all' '-v' '/users/m1053011/Desktop/verilog_sim/ic_contest/CBDK_IC_Contest_v2.5/Verilog/tsmc13_neg.v' '+define+SDF+tb3'  -static_dbgen_only -daidir=$1 2>&1
