<BaliSimProject version="1.3" path="timing_controller" stage="0" language="-1" name="sim_behavioral" simType="Active-HDL">
    <Source worklib="work" path="../../../../Users/AndrewPC1/Documents/Work/fpga/pattern_generator/led_blinker.vhd" type="VHDL" include="none"/>
    <Source worklib="work" path="../../../../Users/AndrewPC1/Documents/Work/fpga/pattern_generator/instrom.vhd" type="VHDL" include="none"/>
    <Source worklib="work" path="../../../../Users/AndrewPC1/Documents/Work/fpga/pattern_generator/datarom.vhd" type="VHDL" include="none"/>
    <Source worklib="work" path="../../../../Users/AndrewPC1/Documents/Work/fpga/pattern_generator/ucontroller.vhd" type="VHDL" include="none"/>
    <Source worklib="work" path="../../../../Users/AndrewPC1/Documents/Work/fpga/pattern_generator/reset_generator_v0p1.vhd" type="VHDL" include="none"/>
    <Source worklib="work" path="../../../../Users/AndrewPC1/Documents/Work/fpga/pattern_generator/timing_controller_top.vhd" type="VHDL" include="none"/>
    <Source worklib="" path="../../../../my_designs/pattern_generator/pattern_generator_v0p1/src/TestBench/timing_controller_TB.vhd" type="none" include="none"/>
    <SimLib value="pmi_work ovi_machxo2"/>
    <GlbInc value=""/>
    <Macro value=""/>
    <TopModule instance="" language="VHDL" name="TESTBENCH_FOR_pat_gen_top"/>
</BaliSimProject>
