`timescale 1ns/1ns
module ADDER_TB();
reg [31:0]op1;
reg [31:0]op2;
wire [31:0]salida;
endmodule
