# //  ModelSim SE-64 2019.1 Jan  1 2019 Linux 3.10.0-1160.95.1.el7.x86_64
# //
# //  Copyright 1991-2019 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim SE-64 and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading project alu
cd /home/labor/digilab1/digilab1_301/VHDL_kurs/V2/teil1/src
# reading /home/software/modelsim2019.1/modeltech/linux_x86_64/../modelsim.ini
# reading modelsim.ini
vsim work.blu
# vsim work.blu 
# Start time: 13:41:49 on Dec 12,2023
# ** Note: (vsim-8009) Loading existing optimized design _opt
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.blu(verhalten)#1
# Loading project blu
vsim work.blu
# End time: 13:42:50 on Dec 12,2023, Elapsed time: 0:01:01
# Errors: 0, Warnings: 0
# vsim work.blu 
# Start time: 13:42:50 on Dec 12,2023
# ** Note: (vsim-8009) Loading existing optimized design _opt
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.blu(verhalten)#1
add list  \
sim:/blu/operation \
sim:/blu/a \
sim:/blu/b \
sim:/blu/result
# Compile of blu.vhd was successful.
# Compile of blu_tb.vhd was successful.
# 2 compiles, 0 failed with no errors.
run 50 ns
add wave  \
sim:/blu/operation \
sim:/blu/a \
sim:/blu/b \
sim:/blu/result
add list  \
sim:/blu/operation \
sim:/blu/a \
sim:/blu/b \
sim:/blu/result
add wave  \
sim:/blu/operation \
sim:/blu/a \
sim:/blu/b \
sim:/blu/result
restart -f
# ** Note: (vsim-8009) Loading existing optimized design _opt
run 50 ns
vsim work.blu_tb
# End time: 13:48:10 on Dec 12,2023, Elapsed time: 0:05:20
# Errors: 6, Warnings: 0
# vsim work.blu_tb 
# Start time: 13:48:10 on Dec 12,2023
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.blu_tb(sim)#1
add wave  \
sim:/blu_tb/t_op \
sim:/blu_tb/t_a \
sim:/blu_tb/t_b \
sim:/blu_tb/t_res
run 50 ns
quit -sim
# End time: 13:54:44 on Dec 12,2023, Elapsed time: 0:06:34
# Errors: 27, Warnings: 0
cd /home/labor/digilab1/digilab1_301/VHDL_kurs/V2/teil2/src
# reading modelsim.ini
# reading /home/software/modelsim2019.1/modeltech/linux_x86_64/../modelsim.ini
# Loading project alu
# Compile of alu_tb.vhd was successful.
vsim work.alu_tb
# vsim work.alu_tb 
# Start time: 13:55:44 on Dec 12,2023
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.alu_tb(sim)#1
add wave  \
sim:/alu_tb/t_op \
sim:/alu_tb/t_a \
sim:/alu_tb/t_b \
sim:/alu_tb/t_res
add list  \
sim:/alu_tb/t_op \
sim:/alu_tb/t_a \
sim:/alu_tb/t_b \
sim:/alu_tb/t_res
run 100 ns
# ** Note: *** Beginn Test ALU ***
#    Time: 0 ns  Iteration: 0  Instance: /alu_tb
# ** Failure: Simulation beendet
#    Time: 40 ns  Iteration: 0  Process: /alu_tb/stimuli File: /home/labor/digilab1/digilab1_301/VHDL_kurs/V2/teil2/src/alu_tb.vhd
# Break in Process stimuli at /home/labor/digilab1/digilab1_301/VHDL_kurs/V2/teil2/src/alu_tb.vhd line 60
quit -sim
# End time: 14:03:50 on Dec 12,2023, Elapsed time: 0:08:06
# Errors: 1, Warnings: 0
cd /home/labor/digilab1/digilab1_301/VHDL_kurs/V2/teil3/src
# reading /home/software/modelsim2019.1/modeltech/linux_x86_64/../modelsim.ini
# Loading project fcalc
# Compile of fcalc.vhd was successful.
# Compile of fcalc_tb.vhd was successful.
# 2 compiles, 0 failed with no errors.
vsim work.fcalc_tb
# vsim work.fcalc_tb 
# Start time: 14:04:34 on Dec 12,2023
# ** Note: (vsim-8009) Loading existing optimized design _opt1
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.fcalc_tb(sim)#1
add list  \
sim:/fcalc_tb/tb_a \
sim:/fcalc_tb/tb_b \
sim:/fcalc_tb/tb_c \
sim:/fcalc_tb/tb_en
run 100 ns
# ** Note: Test unterer Grenzwert
#    Time: 0 ns  Iteration: 0  Instance: /fcalc_tb
# ** Note: Test oberer Grenzwert
#    Time: 20 ns  Iteration: 0  Instance: /fcalc_tb
# ** Note: Test Null
#    Time: 40 ns  Iteration: 0  Instance: /fcalc_tb
# ** Failure: Simulation finished!
#    Time: 60 ns  Iteration: 0  Process: /fcalc_tb/stimuli File: /home/labor/digilab1/digilab1_301/VHDL_kurs/V2/teil3/src/fcalc_tb.vhd
# Break in Process stimuli at /home/labor/digilab1/digilab1_301/VHDL_kurs/V2/teil3/src/fcalc_tb.vhd line 59
# End time: 14:15:31 on Dec 12,2023, Elapsed time: 0:10:57
# Errors: 1, Warnings: 0
