# This is the template file for creating symbols with tragesym
# every line starting with '#' is a comment line.

[options]
# wordswap swaps labels if the pin is on the right side an looks like this:
#   "PB1 (CLK)". That's useful for micro controller port labels
# rotate_labels rotates the pintext of top and bottom pins
#   this is useful for large symbols like FPGAs with more than 100 pins
# sort_labels will sort the pins by it's labels
#   useful for address ports, busses, ...
wordswap=no
rotate_labels=no
sort_labels=no
generate_pinseq=yes
sym_width=5000
pinwidthvertical=500
pinwidthhorizontal=600

[geda_attr]
# name will be printed in the top of the symbol
# name is only some graphical text, not an attribute
# version specifies a gschem version.
# if you have a device with slots, you'll have to use slot= and slotdef=
# use comment= if there are special information you want to add
version=20060113 1
name=MSP430F5504IPTR
device=MSP430F5504IPTR
refdes=U?
footprint=LQFP48
description=
documentation=
author=
dist-license=
use-license=
numslots=0
#slot=1
#slotdef=1:
#slotdef=2:
#slotdef=3:
#slotdef=4:
#comment=
#comment=
#comment=

[pins]
# tabseparated list of pin descriptions
# ----------------------------------------
# pinnr is the physical number of the pin
# seq is the pinseq= attribute, leave it blank if it doesn't matter
# type can be (in, out, io, oc, oe, pas, tp, tri, clk, pwr)
# style can be (line,dot,clk,dotclk,none). none if only want to add a net
# posit. can be (l,r,t,b) or empty for nets
# net specifies the name of the net. Vcc or GND for example.
# label represents the pinlabel.
#	negation lines can be added with "\_" example: \_enable\_ 
#	if you want to write a "\" use "\\" as escape sequence
#-----------------------------------------------------
#pinnr	seq	type	style	posit.	net	label	
#-----------------------------------------------------
47		i	line	l		TEST/SBWTCK
48		io	line	l		\_RST\_/SBWTDIO
14		io	line	r		P1.0
15		io	line	r		P1.1
16		io	line	r		P1.2
17		io	line	r		P1.3
18		io	line	r		P1.4
19		io	line	r		P1.5
20		io	line	r		P1.6
21		io	line	r		P1.7
22		io	line	r		P2.0
29		io	line	r		P4.0
30		io	line	r		P4.1
31		io	line	r		P4.2
32		io	line	r		P4.3
33		io	line	r		P4.4
34		io	line	r		P4.5
35		io	line	r		P4.6
36		io	line	r		P4.7
5		io	line	l		P5.0
6		io	line	l		P5.1
45		io	line	l		P5.2/XT2IN
46		io	line	l		P5.3/XT2OUT
8		io	line	l		P5.4/XIN
9		io	line	l		P5.5/XOUT
1		io	line	l		P6.0
2		io	line	l		P6.1
3		io	line	l		P6.2
4		io	line	l		P6.3
23		io	line	l		PJ.0
24		io	line	l		PJ.1
25		io	line	l		PJ.2
26		io	line	l		PJ.3
38		io	line	l		PU.0/DP
40		io	line	l		PU.1/DM
39		io	line	l		PUR
7		pwr	line	t		AVCC1
11		pwr	line	t		DVCC1
28		pwr	line	t		DVCC2
41		pwr	line	r		VBUS
42		pwr	line	r		VUSB
37		pwr	line	r		VSSU
13		io	line	l		VCORE
43		io	line	l		V18
0		pwr	line	b		PAD
10		pwr	line	b		AVSS1
12		pwr	line	b		DVSS1
27		pwr	line	b		DVSS2
44		io	line	b		AVSS2
