* Z:\mnt\design.r\spice\examples\ADP5071.asc
R2 N003 0 15.8K
R1 OUT1 N003 115K
R6 N011 0 50K
C5 N010 N011 2n
L1 N001 N002 6.8
D1 N002 OUT1 MBRS140
C1 OUT1 0 5
Rload1 OUT1 0 200
C4 N009 0 1
C6 N007 0 1
V1 IN 0 5
R5 N008 N009 15.8K
R4 OUT2 N008 115K
L2 N006 0 6.8
D2 OUT2 N006 MBRS140
C3 OUT2 0 5
Rload2 OUT2 0 200
R3 N005 0 50K
C2 N004 N005 2n
XU1 0 IN N010 IN N002 IN N004 N003 NC_01 0 N007 NC_02 N008 0 N001 IN IN N009 N006 ADP5070_1 CL1=2.2 CS1=80m Ron1=175m CL2=1.32 CS2=80m Ron2=350m IQ=3.5m SS=1 CL_INBK1=2 CL_INBK2=3
.model D D
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.dio
.tran 4.5m startup
.lib ADP5070_1.sub
.backanno
.end
