{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1442052581535 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Functional Simulation Netlist Generation Quartus II 64-Bit " "Running Quartus II 64-Bit Functional Simulation Netlist Generation" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1442052581536 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Sep 12 18:09:41 2015 " "Processing started: Sat Sep 12 18:09:41 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1442052581536 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1442052581536 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map FPGA2AR9331 -c FPGA2AR9331 --generate_functional_sim_netlist " "Command: quartus_map FPGA2AR9331 -c FPGA2AR9331 --generate_functional_sim_netlist" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1442052581536 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "2 2 4 " "Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1442052582098 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fpga2ar9331.v 2 2 " "Found 2 design units, including 2 entities, in source file fpga2ar9331.v" { { "Info" "ISGN_ENTITY_NAME" "1 FPGA2AR9331 " "Found entity 1: FPGA2AR9331" {  } { { "FPGA2AR9331.v" "" { Text "E:/WORKSPACE/WIFI_OSC/FPGA/FPGA2AR9331_GPIO/FPGA2AR9331.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1442052582176 ""} { "Info" "ISGN_ENTITY_NAME" "2 fifo_control " "Found entity 2: fifo_control" {  } { { "FPGA2AR9331.v" "" { Text "E:/WORKSPACE/WIFI_OSC/FPGA/FPGA2AR9331_GPIO/FPGA2AR9331.v" 119 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1442052582176 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1442052582176 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "main.bdf 1 1 " "Found 1 design units, including 1 entities, in source file main.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 main " "Found entity 1: main" {  } { { "main.bdf" "" { Schematic "E:/WORKSPACE/WIFI_OSC/FPGA/FPGA2AR9331_GPIO/main.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1442052582176 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1442052582176 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 fifo " "Found entity 1: fifo" {  } { { "fifo.v" "" { Text "E:/WORKSPACE/WIFI_OSC/FPGA/FPGA2AR9331_GPIO/fifo.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1442052582192 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1442052582192 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "FPGA2AR9331.v(120) " "Verilog HDL Instantiation warning at FPGA2AR9331.v(120): instance has no name" {  } { { "FPGA2AR9331.v" "" { Text "E:/WORKSPACE/WIFI_OSC/FPGA/FPGA2AR9331_GPIO/FPGA2AR9331.v" 120 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Quartus II" 0 -1 1442052582192 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "main " "Elaborating entity \"main\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1442052582223 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FPGA2AR9331 FPGA2AR9331:inst " "Elaborating entity \"FPGA2AR9331\" for hierarchy \"FPGA2AR9331:inst\"" {  } { { "main.bdf" "inst" { Schematic "E:/WORKSPACE/WIFI_OSC/FPGA/FPGA2AR9331_GPIO/main.bdf" { { 232 288 464 344 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1442052582254 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 FPGA2AR9331.v(89) " "Verilog HDL assignment warning at FPGA2AR9331.v(89): truncated value with size 32 to match size of target (5)" {  } { { "FPGA2AR9331.v" "" { Text "E:/WORKSPACE/WIFI_OSC/FPGA/FPGA2AR9331_GPIO/FPGA2AR9331.v" 89 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1442052582254 "|main|FPGA2AR9331:inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 FPGA2AR9331.v(112) " "Verilog HDL assignment warning at FPGA2AR9331.v(112): truncated value with size 32 to match size of target (5)" {  } { { "FPGA2AR9331.v" "" { Text "E:/WORKSPACE/WIFI_OSC/FPGA/FPGA2AR9331_GPIO/FPGA2AR9331.v" 112 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1442052582254 "|main|FPGA2AR9331:inst"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "FPGA2AR9331.v(85) " "Verilog HDL Case Statement information at FPGA2AR9331.v(85): all case item expressions in this case statement are onehot" {  } { { "FPGA2AR9331.v" "" { Text "E:/WORKSPACE/WIFI_OSC/FPGA/FPGA2AR9331_GPIO/FPGA2AR9331.v" 85 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Quartus II" 0 -1 1442052582254 "|main|FPGA2AR9331:inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fifo fifo:inst1 " "Elaborating entity \"fifo\" for hierarchy \"fifo:inst1\"" {  } { { "main.bdf" "inst1" { Schematic "E:/WORKSPACE/WIFI_OSC/FPGA/FPGA2AR9331_GPIO/main.bdf" { { 0 168 344 168 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1442052582286 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo fifo:inst1\|scfifo:scfifo_component " "Elaborating entity \"scfifo\" for hierarchy \"fifo:inst1\|scfifo:scfifo_component\"" {  } { { "fifo.v" "scfifo_component" { Text "E:/WORKSPACE/WIFI_OSC/FPGA/FPGA2AR9331_GPIO/fifo.v" 75 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1442052582426 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "fifo:inst1\|scfifo:scfifo_component " "Elaborated megafunction instantiation \"fifo:inst1\|scfifo:scfifo_component\"" {  } { { "fifo.v" "" { Text "E:/WORKSPACE/WIFI_OSC/FPGA/FPGA2AR9331_GPIO/fifo.v" 75 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1442052582426 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "fifo:inst1\|scfifo:scfifo_component " "Instantiated megafunction \"fifo:inst1\|scfifo:scfifo_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register OFF " "Parameter \"add_ram_output_register\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1442052582426 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1442052582426 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 2048 " "Parameter \"lpm_numwords\" = \"2048\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1442052582426 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1442052582426 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1442052582426 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1442052582426 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 11 " "Parameter \"lpm_widthu\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1442052582426 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1442052582426 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1442052582426 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1442052582426 ""}  } { { "fifo.v" "" { Text "E:/WORKSPACE/WIFI_OSC/FPGA/FPGA2AR9331_GPIO/fifo.v" 75 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1442052582426 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_st21.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_st21.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_st21 " "Found entity 1: scfifo_st21" {  } { { "db/scfifo_st21.tdf" "" { Text "E:/WORKSPACE/WIFI_OSC/FPGA/FPGA2AR9331_GPIO/db/scfifo_st21.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1442052582598 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1442052582598 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_st21 fifo:inst1\|scfifo:scfifo_component\|scfifo_st21:auto_generated " "Elaborating entity \"scfifo_st21\" for hierarchy \"fifo:inst1\|scfifo:scfifo_component\|scfifo_st21:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "g:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1442052582598 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_3431.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_3431.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_3431 " "Found entity 1: a_dpfifo_3431" {  } { { "db/a_dpfifo_3431.tdf" "" { Text "E:/WORKSPACE/WIFI_OSC/FPGA/FPGA2AR9331_GPIO/db/a_dpfifo_3431.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1442052582629 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1442052582629 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_3431 fifo:inst1\|scfifo:scfifo_component\|scfifo_st21:auto_generated\|a_dpfifo_3431:dpfifo " "Elaborating entity \"a_dpfifo_3431\" for hierarchy \"fifo:inst1\|scfifo:scfifo_component\|scfifo_st21:auto_generated\|a_dpfifo_3431:dpfifo\"" {  } { { "db/scfifo_st21.tdf" "dpfifo" { Text "E:/WORKSPACE/WIFI_OSC/FPGA/FPGA2AR9331_GPIO/db/scfifo_st21.tdf" 35 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1442052582629 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_sae.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_fefifo_sae.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_sae " "Found entity 1: a_fefifo_sae" {  } { { "db/a_fefifo_sae.tdf" "" { Text "E:/WORKSPACE/WIFI_OSC/FPGA/FPGA2AR9331_GPIO/db/a_fefifo_sae.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1442052582661 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1442052582661 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_sae fifo:inst1\|scfifo:scfifo_component\|scfifo_st21:auto_generated\|a_dpfifo_3431:dpfifo\|a_fefifo_sae:fifo_state " "Elaborating entity \"a_fefifo_sae\" for hierarchy \"fifo:inst1\|scfifo:scfifo_component\|scfifo_st21:auto_generated\|a_dpfifo_3431:dpfifo\|a_fefifo_sae:fifo_state\"" {  } { { "db/a_dpfifo_3431.tdf" "fifo_state" { Text "E:/WORKSPACE/WIFI_OSC/FPGA/FPGA2AR9331_GPIO/db/a_dpfifo_3431.tdf" 40 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1442052582661 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_7l7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_7l7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_7l7 " "Found entity 1: cntr_7l7" {  } { { "db/cntr_7l7.tdf" "" { Text "E:/WORKSPACE/WIFI_OSC/FPGA/FPGA2AR9331_GPIO/db/cntr_7l7.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1442052582817 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1442052582817 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_7l7 fifo:inst1\|scfifo:scfifo_component\|scfifo_st21:auto_generated\|a_dpfifo_3431:dpfifo\|a_fefifo_sae:fifo_state\|cntr_7l7:count_usedw " "Elaborating entity \"cntr_7l7\" for hierarchy \"fifo:inst1\|scfifo:scfifo_component\|scfifo_st21:auto_generated\|a_dpfifo_3431:dpfifo\|a_fefifo_sae:fifo_state\|cntr_7l7:count_usedw\"" {  } { { "db/a_fefifo_sae.tdf" "count_usedw" { Text "E:/WORKSPACE/WIFI_OSC/FPGA/FPGA2AR9331_GPIO/db/a_fefifo_sae.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1442052582832 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dpram_av01.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dpram_av01.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dpram_av01 " "Found entity 1: dpram_av01" {  } { { "db/dpram_av01.tdf" "" { Text "E:/WORKSPACE/WIFI_OSC/FPGA/FPGA2AR9331_GPIO/db/dpram_av01.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1442052583004 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1442052583004 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dpram_av01 fifo:inst1\|scfifo:scfifo_component\|scfifo_st21:auto_generated\|a_dpfifo_3431:dpfifo\|dpram_av01:FIFOram " "Elaborating entity \"dpram_av01\" for hierarchy \"fifo:inst1\|scfifo:scfifo_component\|scfifo_st21:auto_generated\|a_dpfifo_3431:dpfifo\|dpram_av01:FIFOram\"" {  } { { "db/a_dpfifo_3431.tdf" "FIFOram" { Text "E:/WORKSPACE/WIFI_OSC/FPGA/FPGA2AR9331_GPIO/db/a_dpfifo_3431.tdf" 41 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1442052583004 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_suj1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_suj1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_suj1 " "Found entity 1: altsyncram_suj1" {  } { { "db/altsyncram_suj1.tdf" "" { Text "E:/WORKSPACE/WIFI_OSC/FPGA/FPGA2AR9331_GPIO/db/altsyncram_suj1.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1442052583174 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1442052583174 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_suj1 fifo:inst1\|scfifo:scfifo_component\|scfifo_st21:auto_generated\|a_dpfifo_3431:dpfifo\|dpram_av01:FIFOram\|altsyncram_suj1:altsyncram2 " "Elaborating entity \"altsyncram_suj1\" for hierarchy \"fifo:inst1\|scfifo:scfifo_component\|scfifo_st21:auto_generated\|a_dpfifo_3431:dpfifo\|dpram_av01:FIFOram\|altsyncram_suj1:altsyncram2\"" {  } { { "db/dpram_av01.tdf" "altsyncram2" { Text "E:/WORKSPACE/WIFI_OSC/FPGA/FPGA2AR9331_GPIO/db/dpram_av01.tdf" 36 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1442052583174 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_uoc1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_uoc1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_uoc1 " "Found entity 1: altsyncram_uoc1" {  } { { "db/altsyncram_uoc1.tdf" "" { Text "E:/WORKSPACE/WIFI_OSC/FPGA/FPGA2AR9331_GPIO/db/altsyncram_uoc1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1442052583369 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1442052583369 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_uoc1 fifo:inst1\|scfifo:scfifo_component\|scfifo_st21:auto_generated\|a_dpfifo_3431:dpfifo\|dpram_av01:FIFOram\|altsyncram_suj1:altsyncram2\|altsyncram_uoc1:altsyncram3 " "Elaborating entity \"altsyncram_uoc1\" for hierarchy \"fifo:inst1\|scfifo:scfifo_component\|scfifo_st21:auto_generated\|a_dpfifo_3431:dpfifo\|dpram_av01:FIFOram\|altsyncram_suj1:altsyncram2\|altsyncram_uoc1:altsyncram3\"" {  } { { "db/altsyncram_suj1.tdf" "altsyncram3" { Text "E:/WORKSPACE/WIFI_OSC/FPGA/FPGA2AR9331_GPIO/db/altsyncram_suj1.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1442052583372 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_rkb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_rkb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_rkb " "Found entity 1: cntr_rkb" {  } { { "db/cntr_rkb.tdf" "" { Text "E:/WORKSPACE/WIFI_OSC/FPGA/FPGA2AR9331_GPIO/db/cntr_rkb.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1442052583553 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1442052583553 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_rkb fifo:inst1\|scfifo:scfifo_component\|scfifo_st21:auto_generated\|a_dpfifo_3431:dpfifo\|cntr_rkb:rd_ptr_count " "Elaborating entity \"cntr_rkb\" for hierarchy \"fifo:inst1\|scfifo:scfifo_component\|scfifo_st21:auto_generated\|a_dpfifo_3431:dpfifo\|cntr_rkb:rd_ptr_count\"" {  } { { "db/a_dpfifo_3431.tdf" "rd_ptr_count" { Text "E:/WORKSPACE/WIFI_OSC/FPGA/FPGA2AR9331_GPIO/db/a_dpfifo_3431.tdf" 42 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1442052583553 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "fifo:inst1\|scfifo:scfifo_component\|scfifo_st21:auto_generated\|a_dpfifo_3431:dpfifo\|dpram_av01:FIFOram\|altsyncram_suj1:altsyncram2\|altsyncram_uoc1:altsyncram3\|q_a\[0\] " "Synthesized away node \"fifo:inst1\|scfifo:scfifo_component\|scfifo_st21:auto_generated\|a_dpfifo_3431:dpfifo\|dpram_av01:FIFOram\|altsyncram_suj1:altsyncram2\|altsyncram_uoc1:altsyncram3\|q_a\[0\]\"" {  } { { "db/altsyncram_uoc1.tdf" "" { Text "E:/WORKSPACE/WIFI_OSC/FPGA/FPGA2AR9331_GPIO/db/altsyncram_uoc1.tdf" 43 2 0 } } { "db/altsyncram_suj1.tdf" "" { Text "E:/WORKSPACE/WIFI_OSC/FPGA/FPGA2AR9331_GPIO/db/altsyncram_suj1.tdf" 38 2 0 } } { "db/dpram_av01.tdf" "" { Text "E:/WORKSPACE/WIFI_OSC/FPGA/FPGA2AR9331_GPIO/db/dpram_av01.tdf" 36 2 0 } } { "db/a_dpfifo_3431.tdf" "" { Text "E:/WORKSPACE/WIFI_OSC/FPGA/FPGA2AR9331_GPIO/db/a_dpfifo_3431.tdf" 41 2 0 } } { "db/scfifo_st21.tdf" "" { Text "E:/WORKSPACE/WIFI_OSC/FPGA/FPGA2AR9331_GPIO/db/scfifo_st21.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "g:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "fifo.v" "" { Text "E:/WORKSPACE/WIFI_OSC/FPGA/FPGA2AR9331_GPIO/fifo.v" 75 0 0 } } { "main.bdf" "" { Schematic "E:/WORKSPACE/WIFI_OSC/FPGA/FPGA2AR9331_GPIO/main.bdf" { { 0 168 344 168 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1442052583696 "|main|fifo:inst1|scfifo:scfifo_component|scfifo_st21:auto_generated|a_dpfifo_3431:dpfifo|dpram_av01:FIFOram|altsyncram_suj1:altsyncram2|altsyncram_uoc1:altsyncram3|ram_block4a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "fifo:inst1\|scfifo:scfifo_component\|scfifo_st21:auto_generated\|a_dpfifo_3431:dpfifo\|dpram_av01:FIFOram\|altsyncram_suj1:altsyncram2\|altsyncram_uoc1:altsyncram3\|q_a\[1\] " "Synthesized away node \"fifo:inst1\|scfifo:scfifo_component\|scfifo_st21:auto_generated\|a_dpfifo_3431:dpfifo\|dpram_av01:FIFOram\|altsyncram_suj1:altsyncram2\|altsyncram_uoc1:altsyncram3\|q_a\[1\]\"" {  } { { "db/altsyncram_uoc1.tdf" "" { Text "E:/WORKSPACE/WIFI_OSC/FPGA/FPGA2AR9331_GPIO/db/altsyncram_uoc1.tdf" 72 2 0 } } { "db/altsyncram_suj1.tdf" "" { Text "E:/WORKSPACE/WIFI_OSC/FPGA/FPGA2AR9331_GPIO/db/altsyncram_suj1.tdf" 38 2 0 } } { "db/dpram_av01.tdf" "" { Text "E:/WORKSPACE/WIFI_OSC/FPGA/FPGA2AR9331_GPIO/db/dpram_av01.tdf" 36 2 0 } } { "db/a_dpfifo_3431.tdf" "" { Text "E:/WORKSPACE/WIFI_OSC/FPGA/FPGA2AR9331_GPIO/db/a_dpfifo_3431.tdf" 41 2 0 } } { "db/scfifo_st21.tdf" "" { Text "E:/WORKSPACE/WIFI_OSC/FPGA/FPGA2AR9331_GPIO/db/scfifo_st21.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "g:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "fifo.v" "" { Text "E:/WORKSPACE/WIFI_OSC/FPGA/FPGA2AR9331_GPIO/fifo.v" 75 0 0 } } { "main.bdf" "" { Schematic "E:/WORKSPACE/WIFI_OSC/FPGA/FPGA2AR9331_GPIO/main.bdf" { { 0 168 344 168 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1442052583696 "|main|fifo:inst1|scfifo:scfifo_component|scfifo_st21:auto_generated|a_dpfifo_3431:dpfifo|dpram_av01:FIFOram|altsyncram_suj1:altsyncram2|altsyncram_uoc1:altsyncram3|ram_block4a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "fifo:inst1\|scfifo:scfifo_component\|scfifo_st21:auto_generated\|a_dpfifo_3431:dpfifo\|dpram_av01:FIFOram\|altsyncram_suj1:altsyncram2\|altsyncram_uoc1:altsyncram3\|q_a\[2\] " "Synthesized away node \"fifo:inst1\|scfifo:scfifo_component\|scfifo_st21:auto_generated\|a_dpfifo_3431:dpfifo\|dpram_av01:FIFOram\|altsyncram_suj1:altsyncram2\|altsyncram_uoc1:altsyncram3\|q_a\[2\]\"" {  } { { "db/altsyncram_uoc1.tdf" "" { Text "E:/WORKSPACE/WIFI_OSC/FPGA/FPGA2AR9331_GPIO/db/altsyncram_uoc1.tdf" 101 2 0 } } { "db/altsyncram_suj1.tdf" "" { Text "E:/WORKSPACE/WIFI_OSC/FPGA/FPGA2AR9331_GPIO/db/altsyncram_suj1.tdf" 38 2 0 } } { "db/dpram_av01.tdf" "" { Text "E:/WORKSPACE/WIFI_OSC/FPGA/FPGA2AR9331_GPIO/db/dpram_av01.tdf" 36 2 0 } } { "db/a_dpfifo_3431.tdf" "" { Text "E:/WORKSPACE/WIFI_OSC/FPGA/FPGA2AR9331_GPIO/db/a_dpfifo_3431.tdf" 41 2 0 } } { "db/scfifo_st21.tdf" "" { Text "E:/WORKSPACE/WIFI_OSC/FPGA/FPGA2AR9331_GPIO/db/scfifo_st21.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "g:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "fifo.v" "" { Text "E:/WORKSPACE/WIFI_OSC/FPGA/FPGA2AR9331_GPIO/fifo.v" 75 0 0 } } { "main.bdf" "" { Schematic "E:/WORKSPACE/WIFI_OSC/FPGA/FPGA2AR9331_GPIO/main.bdf" { { 0 168 344 168 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1442052583696 "|main|fifo:inst1|scfifo:scfifo_component|scfifo_st21:auto_generated|a_dpfifo_3431:dpfifo|dpram_av01:FIFOram|altsyncram_suj1:altsyncram2|altsyncram_uoc1:altsyncram3|ram_block4a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "fifo:inst1\|scfifo:scfifo_component\|scfifo_st21:auto_generated\|a_dpfifo_3431:dpfifo\|dpram_av01:FIFOram\|altsyncram_suj1:altsyncram2\|altsyncram_uoc1:altsyncram3\|q_a\[3\] " "Synthesized away node \"fifo:inst1\|scfifo:scfifo_component\|scfifo_st21:auto_generated\|a_dpfifo_3431:dpfifo\|dpram_av01:FIFOram\|altsyncram_suj1:altsyncram2\|altsyncram_uoc1:altsyncram3\|q_a\[3\]\"" {  } { { "db/altsyncram_uoc1.tdf" "" { Text "E:/WORKSPACE/WIFI_OSC/FPGA/FPGA2AR9331_GPIO/db/altsyncram_uoc1.tdf" 130 2 0 } } { "db/altsyncram_suj1.tdf" "" { Text "E:/WORKSPACE/WIFI_OSC/FPGA/FPGA2AR9331_GPIO/db/altsyncram_suj1.tdf" 38 2 0 } } { "db/dpram_av01.tdf" "" { Text "E:/WORKSPACE/WIFI_OSC/FPGA/FPGA2AR9331_GPIO/db/dpram_av01.tdf" 36 2 0 } } { "db/a_dpfifo_3431.tdf" "" { Text "E:/WORKSPACE/WIFI_OSC/FPGA/FPGA2AR9331_GPIO/db/a_dpfifo_3431.tdf" 41 2 0 } } { "db/scfifo_st21.tdf" "" { Text "E:/WORKSPACE/WIFI_OSC/FPGA/FPGA2AR9331_GPIO/db/scfifo_st21.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "g:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "fifo.v" "" { Text "E:/WORKSPACE/WIFI_OSC/FPGA/FPGA2AR9331_GPIO/fifo.v" 75 0 0 } } { "main.bdf" "" { Schematic "E:/WORKSPACE/WIFI_OSC/FPGA/FPGA2AR9331_GPIO/main.bdf" { { 0 168 344 168 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1442052583696 "|main|fifo:inst1|scfifo:scfifo_component|scfifo_st21:auto_generated|a_dpfifo_3431:dpfifo|dpram_av01:FIFOram|altsyncram_suj1:altsyncram2|altsyncram_uoc1:altsyncram3|ram_block4a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "fifo:inst1\|scfifo:scfifo_component\|scfifo_st21:auto_generated\|a_dpfifo_3431:dpfifo\|dpram_av01:FIFOram\|altsyncram_suj1:altsyncram2\|altsyncram_uoc1:altsyncram3\|q_a\[4\] " "Synthesized away node \"fifo:inst1\|scfifo:scfifo_component\|scfifo_st21:auto_generated\|a_dpfifo_3431:dpfifo\|dpram_av01:FIFOram\|altsyncram_suj1:altsyncram2\|altsyncram_uoc1:altsyncram3\|q_a\[4\]\"" {  } { { "db/altsyncram_uoc1.tdf" "" { Text "E:/WORKSPACE/WIFI_OSC/FPGA/FPGA2AR9331_GPIO/db/altsyncram_uoc1.tdf" 159 2 0 } } { "db/altsyncram_suj1.tdf" "" { Text "E:/WORKSPACE/WIFI_OSC/FPGA/FPGA2AR9331_GPIO/db/altsyncram_suj1.tdf" 38 2 0 } } { "db/dpram_av01.tdf" "" { Text "E:/WORKSPACE/WIFI_OSC/FPGA/FPGA2AR9331_GPIO/db/dpram_av01.tdf" 36 2 0 } } { "db/a_dpfifo_3431.tdf" "" { Text "E:/WORKSPACE/WIFI_OSC/FPGA/FPGA2AR9331_GPIO/db/a_dpfifo_3431.tdf" 41 2 0 } } { "db/scfifo_st21.tdf" "" { Text "E:/WORKSPACE/WIFI_OSC/FPGA/FPGA2AR9331_GPIO/db/scfifo_st21.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "g:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "fifo.v" "" { Text "E:/WORKSPACE/WIFI_OSC/FPGA/FPGA2AR9331_GPIO/fifo.v" 75 0 0 } } { "main.bdf" "" { Schematic "E:/WORKSPACE/WIFI_OSC/FPGA/FPGA2AR9331_GPIO/main.bdf" { { 0 168 344 168 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1442052583696 "|main|fifo:inst1|scfifo:scfifo_component|scfifo_st21:auto_generated|a_dpfifo_3431:dpfifo|dpram_av01:FIFOram|altsyncram_suj1:altsyncram2|altsyncram_uoc1:altsyncram3|ram_block4a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "fifo:inst1\|scfifo:scfifo_component\|scfifo_st21:auto_generated\|a_dpfifo_3431:dpfifo\|dpram_av01:FIFOram\|altsyncram_suj1:altsyncram2\|altsyncram_uoc1:altsyncram3\|q_a\[5\] " "Synthesized away node \"fifo:inst1\|scfifo:scfifo_component\|scfifo_st21:auto_generated\|a_dpfifo_3431:dpfifo\|dpram_av01:FIFOram\|altsyncram_suj1:altsyncram2\|altsyncram_uoc1:altsyncram3\|q_a\[5\]\"" {  } { { "db/altsyncram_uoc1.tdf" "" { Text "E:/WORKSPACE/WIFI_OSC/FPGA/FPGA2AR9331_GPIO/db/altsyncram_uoc1.tdf" 188 2 0 } } { "db/altsyncram_suj1.tdf" "" { Text "E:/WORKSPACE/WIFI_OSC/FPGA/FPGA2AR9331_GPIO/db/altsyncram_suj1.tdf" 38 2 0 } } { "db/dpram_av01.tdf" "" { Text "E:/WORKSPACE/WIFI_OSC/FPGA/FPGA2AR9331_GPIO/db/dpram_av01.tdf" 36 2 0 } } { "db/a_dpfifo_3431.tdf" "" { Text "E:/WORKSPACE/WIFI_OSC/FPGA/FPGA2AR9331_GPIO/db/a_dpfifo_3431.tdf" 41 2 0 } } { "db/scfifo_st21.tdf" "" { Text "E:/WORKSPACE/WIFI_OSC/FPGA/FPGA2AR9331_GPIO/db/scfifo_st21.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "g:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "fifo.v" "" { Text "E:/WORKSPACE/WIFI_OSC/FPGA/FPGA2AR9331_GPIO/fifo.v" 75 0 0 } } { "main.bdf" "" { Schematic "E:/WORKSPACE/WIFI_OSC/FPGA/FPGA2AR9331_GPIO/main.bdf" { { 0 168 344 168 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1442052583696 "|main|fifo:inst1|scfifo:scfifo_component|scfifo_st21:auto_generated|a_dpfifo_3431:dpfifo|dpram_av01:FIFOram|altsyncram_suj1:altsyncram2|altsyncram_uoc1:altsyncram3|ram_block4a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "fifo:inst1\|scfifo:scfifo_component\|scfifo_st21:auto_generated\|a_dpfifo_3431:dpfifo\|dpram_av01:FIFOram\|altsyncram_suj1:altsyncram2\|altsyncram_uoc1:altsyncram3\|q_a\[6\] " "Synthesized away node \"fifo:inst1\|scfifo:scfifo_component\|scfifo_st21:auto_generated\|a_dpfifo_3431:dpfifo\|dpram_av01:FIFOram\|altsyncram_suj1:altsyncram2\|altsyncram_uoc1:altsyncram3\|q_a\[6\]\"" {  } { { "db/altsyncram_uoc1.tdf" "" { Text "E:/WORKSPACE/WIFI_OSC/FPGA/FPGA2AR9331_GPIO/db/altsyncram_uoc1.tdf" 217 2 0 } } { "db/altsyncram_suj1.tdf" "" { Text "E:/WORKSPACE/WIFI_OSC/FPGA/FPGA2AR9331_GPIO/db/altsyncram_suj1.tdf" 38 2 0 } } { "db/dpram_av01.tdf" "" { Text "E:/WORKSPACE/WIFI_OSC/FPGA/FPGA2AR9331_GPIO/db/dpram_av01.tdf" 36 2 0 } } { "db/a_dpfifo_3431.tdf" "" { Text "E:/WORKSPACE/WIFI_OSC/FPGA/FPGA2AR9331_GPIO/db/a_dpfifo_3431.tdf" 41 2 0 } } { "db/scfifo_st21.tdf" "" { Text "E:/WORKSPACE/WIFI_OSC/FPGA/FPGA2AR9331_GPIO/db/scfifo_st21.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "g:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "fifo.v" "" { Text "E:/WORKSPACE/WIFI_OSC/FPGA/FPGA2AR9331_GPIO/fifo.v" 75 0 0 } } { "main.bdf" "" { Schematic "E:/WORKSPACE/WIFI_OSC/FPGA/FPGA2AR9331_GPIO/main.bdf" { { 0 168 344 168 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1442052583696 "|main|fifo:inst1|scfifo:scfifo_component|scfifo_st21:auto_generated|a_dpfifo_3431:dpfifo|dpram_av01:FIFOram|altsyncram_suj1:altsyncram2|altsyncram_uoc1:altsyncram3|ram_block4a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "fifo:inst1\|scfifo:scfifo_component\|scfifo_st21:auto_generated\|a_dpfifo_3431:dpfifo\|dpram_av01:FIFOram\|altsyncram_suj1:altsyncram2\|altsyncram_uoc1:altsyncram3\|q_a\[7\] " "Synthesized away node \"fifo:inst1\|scfifo:scfifo_component\|scfifo_st21:auto_generated\|a_dpfifo_3431:dpfifo\|dpram_av01:FIFOram\|altsyncram_suj1:altsyncram2\|altsyncram_uoc1:altsyncram3\|q_a\[7\]\"" {  } { { "db/altsyncram_uoc1.tdf" "" { Text "E:/WORKSPACE/WIFI_OSC/FPGA/FPGA2AR9331_GPIO/db/altsyncram_uoc1.tdf" 246 2 0 } } { "db/altsyncram_suj1.tdf" "" { Text "E:/WORKSPACE/WIFI_OSC/FPGA/FPGA2AR9331_GPIO/db/altsyncram_suj1.tdf" 38 2 0 } } { "db/dpram_av01.tdf" "" { Text "E:/WORKSPACE/WIFI_OSC/FPGA/FPGA2AR9331_GPIO/db/dpram_av01.tdf" 36 2 0 } } { "db/a_dpfifo_3431.tdf" "" { Text "E:/WORKSPACE/WIFI_OSC/FPGA/FPGA2AR9331_GPIO/db/a_dpfifo_3431.tdf" 41 2 0 } } { "db/scfifo_st21.tdf" "" { Text "E:/WORKSPACE/WIFI_OSC/FPGA/FPGA2AR9331_GPIO/db/scfifo_st21.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "g:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "fifo.v" "" { Text "E:/WORKSPACE/WIFI_OSC/FPGA/FPGA2AR9331_GPIO/fifo.v" 75 0 0 } } { "main.bdf" "" { Schematic "E:/WORKSPACE/WIFI_OSC/FPGA/FPGA2AR9331_GPIO/main.bdf" { { 0 168 344 168 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1442052583696 "|main|fifo:inst1|scfifo:scfifo_component|scfifo_st21:auto_generated|a_dpfifo_3431:dpfifo|dpram_av01:FIFOram|altsyncram_suj1:altsyncram2|altsyncram_uoc1:altsyncram3|ram_block4a7"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Quartus II" 0 -1 1442052583696 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Quartus II" 0 -1 1442052583696 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Functional Simulation Netlist Generation 0 s 13 s Quartus II 64-Bit " "Quartus II 64-Bit Functional Simulation Netlist Generation was successful. 0 errors, 13 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "473 " "Peak virtual memory: 473 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1442052583821 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Sep 12 18:09:43 2015 " "Processing ended: Sat Sep 12 18:09:43 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1442052583821 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1442052583821 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1442052583821 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1442052583821 ""}
