verilog work "../../libsrc/hdl/ocpi/ClockInvToBool.v"
verilog work "../../libsrc/hdl/ocpi/arSRLFIFO.v"
verilog work "../../libsrc/hdl/ocpi/arSRLFIFOD.v"
verilog work "../../libsrc/hdl/ocpi/Ethernet_v6.v"

verilog work "../../coregen/pcie_4243_axi_k7_gtx_x4_250/source/axi_basic_rx_null_gen.v"
verilog work "../../coregen/pcie_4243_axi_k7_gtx_x4_250/source/axi_basic_rx_pipeline.v"
verilog work "../../coregen/pcie_4243_axi_k7_gtx_x4_250/source/axi_basic_rx.v"
verilog work "../../coregen/pcie_4243_axi_k7_gtx_x4_250/source/axi_basic_top.v"
verilog work "../../coregen/pcie_4243_axi_k7_gtx_x4_250/source/axi_basic_tx_pipeline.v"
verilog work "../../coregen/pcie_4243_axi_k7_gtx_x4_250/source/axi_basic_tx_thrtl_ctl.v"
verilog work "../../coregen/pcie_4243_axi_k7_gtx_x4_250/source/axi_basic_tx.v"
verilog work "../../coregen/pcie_4243_axi_k7_gtx_x4_250/source/gtx_wrapper.v"
verilog work "../../coregen/pcie_4243_axi_k7_gtx_x4_250/source/pcie_2_1_7x.v"
verilog work "../../coregen/pcie_4243_axi_k7_gtx_x4_250/source/pcie_7x_v1_1.v"
verilog work "../../coregen/pcie_4243_axi_k7_gtx_x4_250/source/pcie_bram_7x.v"
verilog work "../../coregen/pcie_4243_axi_k7_gtx_x4_250/source/pcie_brams_7x.v"
verilog work "../../coregen/pcie_4243_axi_k7_gtx_x4_250/source/pcie_bram_top_7x.v"
verilog work "../../coregen/pcie_4243_axi_k7_gtx_x4_250/source/pcie_gtx_7x.v"
verilog work "../../coregen/pcie_4243_axi_k7_gtx_x4_250/source/pcie_pipe_2_1.v"
verilog work "../../coregen/pcie_4243_axi_k7_gtx_x4_250/source/pcie_pipe_lane_v7.v"
verilog work "../../coregen/pcie_4243_axi_k7_gtx_x4_250/source/pcie_pipe_misc_v7.v"
verilog work "../../coregen/pcie_4243_axi_k7_gtx_x4_250/source/pcie_pipe_v7.v"
verilog work "../../coregen/pcie_4243_axi_k7_gtx_x4_250/source/pipe_clock.v"
verilog work "../../coregen/pcie_4243_axi_k7_gtx_x4_250/source/pipe_drp.v"
verilog work "../../coregen/pcie_4243_axi_k7_gtx_x4_250/source/pipe_rate.v"
verilog work "../../coregen/pcie_4243_axi_k7_gtx_x4_250/source/pipe_reset.v"
verilog work "../../coregen/pcie_4243_axi_k7_gtx_x4_250/source/pipe_sync.v"
verilog work "../../coregen/pcie_4243_axi_k7_gtx_x4_250/source/pipe_user.v"
verilog work "../../coregen/pcie_4243_axi_k7_gtx_x4_250/source/pipe_wrapper.v"
verilog work "../../coregen/pcie_4243_axi_k7_gtx_x4_250/source/qpll_drp.v"
verilog work "../../coregen/pcie_4243_axi_k7_gtx_x4_250/source/qpll_reset.v"
verilog work "../../coregen/pcie_4243_axi_k7_gtx_x4_250/source/qpll_wrapper.v"

verilog work "../../rtl/mkSMAdapter4B.v"
verilog work "../../rtl/mkSMAdapter16B.v"
verilog work "../../libsrc/hdl/ocpi/duc_ddc_compiler_v1_0.v"
verilog work "../../rtl/mkBiasWorker4B.v"
verilog work "../../rtl/mkGbeWorker.v"
verilog work "../../rtl/mkICAPWorker.v"
verilog work "../../rtl/mkFlashWorker.v"

verilog work "../../rtl/mkTLPSM.v"
verilog work "../../rtl/mkTLPCM.v"
verilog work "../../rtl/mkPktFork.v"
verilog work "../../rtl/mkPktMerge.v"
verilog work "../../rtl/mkUUID.v"
verilog work "../../rtl/mkOCCP.v"
verilog work "../../rtl/mkOCDP4B.v"
verilog work "../../rtl/mkOCDP16B.v"
verilog work "../../rtl/mkOCInf4B.v"
verilog work "../../rtl/mkOCInf16B.v"
verilog work "../../rtl/mkOCApp16B.v"
verilog work "../../rtl/mkCTop4B.v"
verilog work "../../rtl/mkCTop16B.v"

verilog work "../../rtl/mkWciMonitor.v"

verilog work "../../rtl/mkFTop_kc705.v"

verilog work "../../libsrc/hdl/ocpi/fpgaTop_kc705.v"
