============================================================
  Generated by:           Genus(TM) Synthesis Solution 19.13-s073_1
  Generated on:           Aug 01 2020  08:52:37 pm
  Module:                 bound_flasher
  Operating conditions:   slow 
  Interconnect mode:      global
  Area mode:              physical library
============================================================


Path 1: MET (0 ps) Setup Check with Pin lamp_reg[14]/CK->D
          Group: clk
     Startpoint: (R) min_max_key_reg[1]/CK
          Clock: (R) clk
       Endpoint: (R) lamp_reg[14]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1200            0     
                                              
             Setup:-     115                  
     Required Time:=    1085                  
      Launch Clock:-       0                  
         Data Path:-    1085                  
             Slack:=       0                  

#----------------------------------------------------------------------------------------------
#     Timing Point      Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  min_max_key_reg[1]/CK -       -     R     (arrival)     20    -     0     -       0    (-,-) 
  min_max_key_reg[1]/Q  -       CK->Q R     DFFSRHQX8      8 34.8    86   314     314    (-,-) 
  fopt5433/Y            -       A->Y  F     CLKINVX12      1 10.0    36    46     360    (-,-) 
  g5299__5107/Y         -       B->Y  R     NOR2X8         2 10.5    66    46     406    (-,-) 
  g5408/Y               -       A->Y  R     BUFX16         4 20.6    40    88     495    (-,-) 
  g5280__1705/Y         -       B->Y  F     NOR2X4         1  8.5    57    42     537    (-,-) 
  g5260__2346/Y         -       A->Y  R     NOR2X6         1 10.0    77    66     603    (-,-) 
  g5247__4733/Y         -       B->Y  F     NAND2X8        1  9.8    75    67     670    (-,-) 
  g5228__5122/Y         -       A->Y  R     NOR2X8         2 11.1    75    68     738    (-,-) 
  g5223__6783/Y         -       B->Y  R     CLKAND2X6      2 14.0    54    99     838    (-,-) 
  g5220__6260/Y         -       B->Y  F     NOR2X8         2 21.4    67    52     890    (-,-) 
  g5210/Y               -       A->Y  R     CLKINVX20     14 70.3    66    57     947    (-,-) 
  g5191__6260/Y         -       A1->Y F     AOI21X4        1  7.0   100    84    1031    (-,-) 
  g5368__5107/Y         -       B->Y  R     NAND2X4        1  4.6    42    54    1085    (-,-) 
  lamp_reg[14]/D        -       -     R     DFFRHQX8       1    -     -     0    1085    (-,-) 
#----------------------------------------------------------------------------------------------



Path 2: MET (0 ps) Setup Check with Pin lamp_reg[4]/CK->D
          Group: clk
     Startpoint: (R) min_max_key_reg[1]/CK
          Clock: (R) clk
       Endpoint: (R) lamp_reg[4]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1200            0     
                                              
             Setup:-     115                  
     Required Time:=    1085                  
      Launch Clock:-       0                  
         Data Path:-    1085                  
             Slack:=       0                  

#----------------------------------------------------------------------------------------------
#     Timing Point      Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  min_max_key_reg[1]/CK -       -     R     (arrival)     20    -     0     -       0    (-,-) 
  min_max_key_reg[1]/Q  -       CK->Q R     DFFSRHQX8      8 34.8    86   314     314    (-,-) 
  fopt5433/Y            -       A->Y  F     CLKINVX12      1 10.0    36    46     360    (-,-) 
  g5299__5107/Y         -       B->Y  R     NOR2X8         2 10.5    66    46     406    (-,-) 
  g5408/Y               -       A->Y  R     BUFX16         4 20.6    40    88     495    (-,-) 
  g5280__1705/Y         -       B->Y  F     NOR2X4         1  8.5    57    42     537    (-,-) 
  g5260__2346/Y         -       A->Y  R     NOR2X6         1 10.0    77    66     603    (-,-) 
  g5247__4733/Y         -       B->Y  F     NAND2X8        1  9.8    75    67     670    (-,-) 
  g5228__5122/Y         -       A->Y  R     NOR2X8         2 11.1    75    68     738    (-,-) 
  g5223__6783/Y         -       B->Y  R     CLKAND2X6      2 14.0    54    99     838    (-,-) 
  g5220__6260/Y         -       B->Y  F     NOR2X8         2 21.4    67    52     890    (-,-) 
  g5210/Y               -       A->Y  R     CLKINVX20     14 70.3    66    57     947    (-,-) 
  g5181__6783/Y         -       A1->Y F     AOI21X4        1  7.0   100    84    1031    (-,-) 
  g5362__6417/Y         -       B->Y  R     NAND2X4        1  4.6    42    54    1085    (-,-) 
  lamp_reg[4]/D         -       -     R     DFFRHQX8       1    -     -     0    1085    (-,-) 
#----------------------------------------------------------------------------------------------



Path 3: MET (0 ps) Setup Check with Pin lamp_reg[3]/CK->D
          Group: clk
     Startpoint: (R) min_max_key_reg[1]/CK
          Clock: (R) clk
       Endpoint: (R) lamp_reg[3]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1200            0     
                                              
             Setup:-     115                  
     Required Time:=    1085                  
      Launch Clock:-       0                  
         Data Path:-    1085                  
             Slack:=       0                  

#----------------------------------------------------------------------------------------------
#     Timing Point      Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  min_max_key_reg[1]/CK -       -     R     (arrival)     20    -     0     -       0    (-,-) 
  min_max_key_reg[1]/Q  -       CK->Q R     DFFSRHQX8      8 34.8    86   314     314    (-,-) 
  fopt5433/Y            -       A->Y  F     CLKINVX12      1 10.0    36    46     360    (-,-) 
  g5299__5107/Y         -       B->Y  R     NOR2X8         2 10.5    66    46     406    (-,-) 
  g5408/Y               -       A->Y  R     BUFX16         4 20.6    40    88     495    (-,-) 
  g5280__1705/Y         -       B->Y  F     NOR2X4         1  8.5    57    42     537    (-,-) 
  g5260__2346/Y         -       A->Y  R     NOR2X6         1 10.0    77    66     603    (-,-) 
  g5247__4733/Y         -       B->Y  F     NAND2X8        1  9.8    75    67     670    (-,-) 
  g5228__5122/Y         -       A->Y  R     NOR2X8         2 11.1    75    68     738    (-,-) 
  g5223__6783/Y         -       B->Y  R     CLKAND2X6      2 14.0    54    99     838    (-,-) 
  g5220__6260/Y         -       B->Y  F     NOR2X8         2 21.4    67    52     890    (-,-) 
  g5210/Y               -       A->Y  R     CLKINVX20     14 70.3    66    57     947    (-,-) 
  g5180__5526/Y         -       A1->Y F     AOI21X4        1  7.0   100    84    1031    (-,-) 
  g5360__7410/Y         -       B->Y  R     NAND2X4        1  4.6    42    54    1085    (-,-) 
  lamp_reg[3]/D         -       -     R     DFFRHQX8       1    -     -     0    1085    (-,-) 
#----------------------------------------------------------------------------------------------



Path 4: MET (0 ps) Setup Check with Pin lamp_reg[5]/CK->D
          Group: clk
     Startpoint: (R) min_max_key_reg[1]/CK
          Clock: (R) clk
       Endpoint: (R) lamp_reg[5]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1200            0     
                                              
             Setup:-     115                  
     Required Time:=    1085                  
      Launch Clock:-       0                  
         Data Path:-    1085                  
             Slack:=       0                  

#----------------------------------------------------------------------------------------------
#     Timing Point      Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  min_max_key_reg[1]/CK -       -     R     (arrival)     20    -     0     -       0    (-,-) 
  min_max_key_reg[1]/Q  -       CK->Q R     DFFSRHQX8      8 34.8    86   314     314    (-,-) 
  fopt5433/Y            -       A->Y  F     CLKINVX12      1 10.0    36    46     360    (-,-) 
  g5299__5107/Y         -       B->Y  R     NOR2X8         2 10.5    66    46     406    (-,-) 
  g5408/Y               -       A->Y  R     BUFX16         4 20.6    40    88     495    (-,-) 
  g5280__1705/Y         -       B->Y  F     NOR2X4         1  8.5    57    42     537    (-,-) 
  g5260__2346/Y         -       A->Y  R     NOR2X6         1 10.0    77    66     603    (-,-) 
  g5247__4733/Y         -       B->Y  F     NAND2X8        1  9.8    75    67     670    (-,-) 
  g5228__5122/Y         -       A->Y  R     NOR2X8         2 11.1    75    68     738    (-,-) 
  g5223__6783/Y         -       B->Y  R     CLKAND2X6      2 14.0    54    99     838    (-,-) 
  g5220__6260/Y         -       B->Y  F     NOR2X8         2 21.4    67    52     890    (-,-) 
  g5210/Y               -       A->Y  R     CLKINVX20     14 70.3    66    57     947    (-,-) 
  g5182__3680/Y         -       A1->Y F     AOI21X4        1  7.0   100    84    1031    (-,-) 
  g5366__2398/Y         -       B->Y  R     NAND2X4        1  4.6    42    54    1085    (-,-) 
  lamp_reg[5]/D         -       -     R     DFFRHQX8       1    -     -     0    1085    (-,-) 
#----------------------------------------------------------------------------------------------



Path 5: MET (0 ps) Setup Check with Pin lamp_reg[2]/CK->D
          Group: clk
     Startpoint: (R) min_max_key_reg[1]/CK
          Clock: (R) clk
       Endpoint: (R) lamp_reg[2]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1200            0     
                                              
             Setup:-     115                  
     Required Time:=    1085                  
      Launch Clock:-       0                  
         Data Path:-    1085                  
             Slack:=       0                  

#----------------------------------------------------------------------------------------------
#     Timing Point      Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  min_max_key_reg[1]/CK -       -     R     (arrival)     20    -     0     -       0    (-,-) 
  min_max_key_reg[1]/Q  -       CK->Q R     DFFSRHQX8      8 34.8    86   314     314    (-,-) 
  fopt5433/Y            -       A->Y  F     CLKINVX12      1 10.0    36    46     360    (-,-) 
  g5299__5107/Y         -       B->Y  R     NOR2X8         2 10.5    66    46     406    (-,-) 
  g5408/Y               -       A->Y  R     BUFX16         4 20.6    40    88     495    (-,-) 
  g5280__1705/Y         -       B->Y  F     NOR2X4         1  8.5    57    42     537    (-,-) 
  g5260__2346/Y         -       A->Y  R     NOR2X6         1 10.0    77    66     603    (-,-) 
  g5247__4733/Y         -       B->Y  F     NAND2X8        1  9.8    75    67     670    (-,-) 
  g5228__5122/Y         -       A->Y  R     NOR2X8         2 11.1    75    68     738    (-,-) 
  g5223__6783/Y         -       B->Y  R     CLKAND2X6      2 14.0    54    99     838    (-,-) 
  g5220__6260/Y         -       B->Y  F     NOR2X8         2 21.4    67    52     890    (-,-) 
  g5210/Y               -       A->Y  R     CLKINVX20     14 70.3    66    57     947    (-,-) 
  g5179__8428/Y         -       A1->Y F     AOI21X4        1  7.0   100    84    1031    (-,-) 
  g5358__1666/Y         -       B->Y  R     NAND2X4        1  4.6    42    54    1085    (-,-) 
  lamp_reg[2]/D         -       -     R     DFFRHQX8       1    -     -     0    1085    (-,-) 
#----------------------------------------------------------------------------------------------



Path 6: MET (0 ps) Setup Check with Pin lamp_reg[6]/CK->D
          Group: clk
     Startpoint: (R) min_max_key_reg[1]/CK
          Clock: (R) clk
       Endpoint: (R) lamp_reg[6]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1200            0     
                                              
             Setup:-     115                  
     Required Time:=    1085                  
      Launch Clock:-       0                  
         Data Path:-    1085                  
             Slack:=       0                  

#----------------------------------------------------------------------------------------------
#     Timing Point      Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  min_max_key_reg[1]/CK -       -     R     (arrival)     20    -     0     -       0    (-,-) 
  min_max_key_reg[1]/Q  -       CK->Q R     DFFSRHQX8      8 34.8    86   314     314    (-,-) 
  fopt5433/Y            -       A->Y  F     CLKINVX12      1 10.0    36    46     360    (-,-) 
  g5299__5107/Y         -       B->Y  R     NOR2X8         2 10.5    66    46     406    (-,-) 
  g5408/Y               -       A->Y  R     BUFX16         4 20.6    40    88     495    (-,-) 
  g5280__1705/Y         -       B->Y  F     NOR2X4         1  8.5    57    42     537    (-,-) 
  g5260__2346/Y         -       A->Y  R     NOR2X6         1 10.0    77    66     603    (-,-) 
  g5247__4733/Y         -       B->Y  F     NAND2X8        1  9.8    75    67     670    (-,-) 
  g5228__5122/Y         -       A->Y  R     NOR2X8         2 11.1    75    68     738    (-,-) 
  g5223__6783/Y         -       B->Y  R     CLKAND2X6      2 14.0    54    99     838    (-,-) 
  g5220__6260/Y         -       B->Y  F     NOR2X8         2 21.4    67    52     890    (-,-) 
  g5210/Y               -       A->Y  R     CLKINVX20     14 70.3    66    57     947    (-,-) 
  g5183__1617/Y         -       A1->Y F     AOI21X4        1  7.0   100    84    1031    (-,-) 
  g5370__6260/Y         -       B->Y  R     NAND2X4        1  4.6    42    54    1085    (-,-) 
  lamp_reg[6]/D         -       -     R     DFFRHQX8       1    -     -     0    1085    (-,-) 
#----------------------------------------------------------------------------------------------



Path 7: MET (0 ps) Setup Check with Pin lamp_reg[7]/CK->D
          Group: clk
     Startpoint: (R) min_max_key_reg[1]/CK
          Clock: (R) clk
       Endpoint: (R) lamp_reg[7]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1200            0     
                                              
             Setup:-     115                  
     Required Time:=    1085                  
      Launch Clock:-       0                  
         Data Path:-    1085                  
             Slack:=       0                  

#----------------------------------------------------------------------------------------------
#     Timing Point      Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  min_max_key_reg[1]/CK -       -     R     (arrival)     20    -     0     -       0    (-,-) 
  min_max_key_reg[1]/Q  -       CK->Q R     DFFSRHQX8      8 34.8    86   314     314    (-,-) 
  fopt5433/Y            -       A->Y  F     CLKINVX12      1 10.0    36    46     360    (-,-) 
  g5299__5107/Y         -       B->Y  R     NOR2X8         2 10.5    66    46     406    (-,-) 
  g5408/Y               -       A->Y  R     BUFX16         4 20.6    40    88     495    (-,-) 
  g5280__1705/Y         -       B->Y  F     NOR2X4         1  8.5    57    42     537    (-,-) 
  g5260__2346/Y         -       A->Y  R     NOR2X6         1 10.0    77    66     603    (-,-) 
  g5247__4733/Y         -       B->Y  F     NAND2X8        1  9.8    75    67     670    (-,-) 
  g5228__5122/Y         -       A->Y  R     NOR2X8         2 11.1    75    68     738    (-,-) 
  g5223__6783/Y         -       B->Y  R     CLKAND2X6      2 14.0    54    99     838    (-,-) 
  g5220__6260/Y         -       B->Y  F     NOR2X8         2 21.4    67    52     890    (-,-) 
  g5210/Y               -       A->Y  R     CLKINVX20     14 70.3    66    57     947    (-,-) 
  g5184__2802/Y         -       A1->Y F     AOI21X4        1  7.0   100    84    1031    (-,-) 
  g5384__2802/Y         -       B->Y  R     NAND2X4        1  4.6    42    54    1085    (-,-) 
  lamp_reg[7]/D         -       -     R     DFFRHQX8       1    -     -     0    1085    (-,-) 
#----------------------------------------------------------------------------------------------



Path 8: MET (0 ps) Setup Check with Pin lamp_reg[1]/CK->D
          Group: clk
     Startpoint: (R) min_max_key_reg[1]/CK
          Clock: (R) clk
       Endpoint: (R) lamp_reg[1]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1200            0     
                                              
             Setup:-     115                  
     Required Time:=    1085                  
      Launch Clock:-       0                  
         Data Path:-    1085                  
             Slack:=       0                  

#----------------------------------------------------------------------------------------------
#     Timing Point      Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  min_max_key_reg[1]/CK -       -     R     (arrival)     20    -     0     -       0    (-,-) 
  min_max_key_reg[1]/Q  -       CK->Q R     DFFSRHQX8      8 34.8    86   314     314    (-,-) 
  fopt5433/Y            -       A->Y  F     CLKINVX12      1 10.0    36    46     360    (-,-) 
  g5299__5107/Y         -       B->Y  R     NOR2X8         2 10.5    66    46     406    (-,-) 
  g5408/Y               -       A->Y  R     BUFX16         4 20.6    40    88     495    (-,-) 
  g5280__1705/Y         -       B->Y  F     NOR2X4         1  8.5    57    42     537    (-,-) 
  g5260__2346/Y         -       A->Y  R     NOR2X6         1 10.0    77    66     603    (-,-) 
  g5247__4733/Y         -       B->Y  F     NAND2X8        1  9.8    75    67     670    (-,-) 
  g5228__5122/Y         -       A->Y  R     NOR2X8         2 11.1    75    68     738    (-,-) 
  g5223__6783/Y         -       B->Y  R     CLKAND2X6      2 14.0    54    99     838    (-,-) 
  g5220__6260/Y         -       B->Y  F     NOR2X8         2 21.4    67    52     890    (-,-) 
  g5210/Y               -       A->Y  R     CLKINVX20     14 70.3    66    57     947    (-,-) 
  g5177__4319/Y         -       A1->Y F     AOI21X4        1  7.0   100    84    1031    (-,-) 
  g5354__2883/Y         -       B->Y  R     NAND2X4        1  4.6    42    54    1085    (-,-) 
  lamp_reg[1]/D         -       -     R     DFFRHQX8       1    -     -     0    1085    (-,-) 
#----------------------------------------------------------------------------------------------



Path 9: MET (0 ps) Setup Check with Pin lamp_reg[12]/CK->D
          Group: clk
     Startpoint: (R) min_max_key_reg[1]/CK
          Clock: (R) clk
       Endpoint: (R) lamp_reg[12]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1200            0     
                                              
             Setup:-     115                  
     Required Time:=    1085                  
      Launch Clock:-       0                  
         Data Path:-    1085                  
             Slack:=       0                  

#----------------------------------------------------------------------------------------------
#     Timing Point      Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  min_max_key_reg[1]/CK -       -     R     (arrival)     20    -     0     -       0    (-,-) 
  min_max_key_reg[1]/Q  -       CK->Q R     DFFSRHQX8      8 34.8    86   314     314    (-,-) 
  fopt5433/Y            -       A->Y  F     CLKINVX12      1 10.0    36    46     360    (-,-) 
  g5299__5107/Y         -       B->Y  R     NOR2X8         2 10.5    66    46     406    (-,-) 
  g5408/Y               -       A->Y  R     BUFX16         4 20.6    40    88     495    (-,-) 
  g5280__1705/Y         -       B->Y  F     NOR2X4         1  8.5    57    42     537    (-,-) 
  g5260__2346/Y         -       A->Y  R     NOR2X6         1 10.0    77    66     603    (-,-) 
  g5247__4733/Y         -       B->Y  F     NAND2X8        1  9.8    75    67     670    (-,-) 
  g5228__5122/Y         -       A->Y  R     NOR2X8         2 11.1    75    68     738    (-,-) 
  g5223__6783/Y         -       B->Y  R     CLKAND2X6      2 14.0    54    99     838    (-,-) 
  g5220__6260/Y         -       B->Y  F     NOR2X8         2 21.4    67    52     890    (-,-) 
  g5210/Y               -       A->Y  R     CLKINVX20     14 70.3    66    57     947    (-,-) 
  g5189__6131/Y         -       A1->Y F     AOI21X4        1  7.0   100    84    1031    (-,-) 
  g5376__5526/Y         -       B->Y  R     NAND2X4        1  4.6    42    54    1085    (-,-) 
  lamp_reg[12]/D        -       -     R     DFFRHQX8       1    -     -     0    1085    (-,-) 
#----------------------------------------------------------------------------------------------



Path 10: MET (0 ps) Setup Check with Pin lamp_reg[13]/CK->D
          Group: clk
     Startpoint: (R) min_max_key_reg[1]/CK
          Clock: (R) clk
       Endpoint: (R) lamp_reg[13]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1200            0     
                                              
             Setup:-     115                  
     Required Time:=    1085                  
      Launch Clock:-       0                  
         Data Path:-    1085                  
             Slack:=       0                  

#----------------------------------------------------------------------------------------------
#     Timing Point      Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  min_max_key_reg[1]/CK -       -     R     (arrival)     20    -     0     -       0    (-,-) 
  min_max_key_reg[1]/Q  -       CK->Q R     DFFSRHQX8      8 34.8    86   314     314    (-,-) 
  fopt5433/Y            -       A->Y  F     CLKINVX12      1 10.0    36    46     360    (-,-) 
  g5299__5107/Y         -       B->Y  R     NOR2X8         2 10.5    66    46     406    (-,-) 
  g5408/Y               -       A->Y  R     BUFX16         4 20.6    40    88     495    (-,-) 
  g5280__1705/Y         -       B->Y  F     NOR2X4         1  8.5    57    42     537    (-,-) 
  g5260__2346/Y         -       A->Y  R     NOR2X6         1 10.0    77    66     603    (-,-) 
  g5247__4733/Y         -       B->Y  F     NAND2X8        1  9.8    75    67     670    (-,-) 
  g5228__5122/Y         -       A->Y  R     NOR2X8         2 11.1    75    68     738    (-,-) 
  g5223__6783/Y         -       B->Y  R     CLKAND2X6      2 14.0    54    99     838    (-,-) 
  g5220__6260/Y         -       B->Y  F     NOR2X8         2 21.4    67    52     890    (-,-) 
  g5210/Y               -       A->Y  R     CLKINVX20     14 70.3    66    57     947    (-,-) 
  g5190__1881/Y         -       A1->Y F     AOI21X4        1  7.0   100    84    1031    (-,-) 
  g5382__1617/Y         -       B->Y  R     NAND2X4        1  4.6    42    54    1085    (-,-) 
  lamp_reg[13]/D        -       -     R     DFFRHQX8       1    -     -     0    1085    (-,-) 
#----------------------------------------------------------------------------------------------



Path 11: MET (0 ps) Setup Check with Pin lamp_reg[11]/CK->D
          Group: clk
     Startpoint: (R) min_max_key_reg[1]/CK
          Clock: (R) clk
       Endpoint: (R) lamp_reg[11]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1200            0     
                                              
             Setup:-     115                  
     Required Time:=    1085                  
      Launch Clock:-       0                  
         Data Path:-    1085                  
             Slack:=       0                  

#----------------------------------------------------------------------------------------------
#     Timing Point      Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  min_max_key_reg[1]/CK -       -     R     (arrival)     20    -     0     -       0    (-,-) 
  min_max_key_reg[1]/Q  -       CK->Q R     DFFSRHQX8      8 34.8    86   314     314    (-,-) 
  fopt5433/Y            -       A->Y  F     CLKINVX12      1 10.0    36    46     360    (-,-) 
  g5299__5107/Y         -       B->Y  R     NOR2X8         2 10.5    66    46     406    (-,-) 
  g5408/Y               -       A->Y  R     BUFX16         4 20.6    40    88     495    (-,-) 
  g5280__1705/Y         -       B->Y  F     NOR2X4         1  8.5    57    42     537    (-,-) 
  g5260__2346/Y         -       A->Y  R     NOR2X6         1 10.0    77    66     603    (-,-) 
  g5247__4733/Y         -       B->Y  F     NAND2X8        1  9.8    75    67     670    (-,-) 
  g5228__5122/Y         -       A->Y  R     NOR2X8         2 11.1    75    68     738    (-,-) 
  g5223__6783/Y         -       B->Y  R     CLKAND2X6      2 14.0    54    99     838    (-,-) 
  g5220__6260/Y         -       B->Y  F     NOR2X8         2 21.4    67    52     890    (-,-) 
  g5210/Y               -       A->Y  R     CLKINVX20     14 70.3    66    57     947    (-,-) 
  g5188__7098/Y         -       A1->Y F     AOI21X4        1  7.0   100    84    1031    (-,-) 
  g5380__3680/Y         -       B->Y  R     NAND2X4        1  4.6    42    54    1085    (-,-) 
  lamp_reg[11]/D        -       -     R     DFFRHQX8       1    -     -     0    1085    (-,-) 
#----------------------------------------------------------------------------------------------



Path 12: MET (0 ps) Setup Check with Pin lamp_reg[10]/CK->D
          Group: clk
     Startpoint: (R) min_max_key_reg[1]/CK
          Clock: (R) clk
       Endpoint: (R) lamp_reg[10]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1200            0     
                                              
             Setup:-     115                  
     Required Time:=    1085                  
      Launch Clock:-       0                  
         Data Path:-    1085                  
             Slack:=       0                  

#----------------------------------------------------------------------------------------------
#     Timing Point      Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  min_max_key_reg[1]/CK -       -     R     (arrival)     20    -     0     -       0    (-,-) 
  min_max_key_reg[1]/Q  -       CK->Q R     DFFSRHQX8      8 34.8    86   314     314    (-,-) 
  fopt5433/Y            -       A->Y  F     CLKINVX12      1 10.0    36    46     360    (-,-) 
  g5299__5107/Y         -       B->Y  R     NOR2X8         2 10.5    66    46     406    (-,-) 
  g5408/Y               -       A->Y  R     BUFX16         4 20.6    40    88     495    (-,-) 
  g5280__1705/Y         -       B->Y  F     NOR2X4         1  8.5    57    42     537    (-,-) 
  g5260__2346/Y         -       A->Y  R     NOR2X6         1 10.0    77    66     603    (-,-) 
  g5247__4733/Y         -       B->Y  F     NAND2X8        1  9.8    75    67     670    (-,-) 
  g5228__5122/Y         -       A->Y  R     NOR2X8         2 11.1    75    68     738    (-,-) 
  g5223__6783/Y         -       B->Y  R     CLKAND2X6      2 14.0    54    99     838    (-,-) 
  g5220__6260/Y         -       B->Y  F     NOR2X8         2 21.4    67    52     890    (-,-) 
  g5210/Y               -       A->Y  R     CLKINVX20     14 70.3    66    57     947    (-,-) 
  g5187__8246/Y         -       A1->Y F     AOI21X4        1  7.0   100    84    1031    (-,-) 
  g5372__4319/Y         -       B->Y  R     NAND2X4        1  4.6    42    54    1085    (-,-) 
  lamp_reg[10]/D        -       -     R     DFFRHQX8       1    -     -     0    1085    (-,-) 
#----------------------------------------------------------------------------------------------



Path 13: MET (0 ps) Setup Check with Pin lamp_reg[9]/CK->D
          Group: clk
     Startpoint: (R) min_max_key_reg[1]/CK
          Clock: (R) clk
       Endpoint: (R) lamp_reg[9]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1200            0     
                                              
             Setup:-     115                  
     Required Time:=    1085                  
      Launch Clock:-       0                  
         Data Path:-    1085                  
             Slack:=       0                  

#----------------------------------------------------------------------------------------------
#     Timing Point      Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  min_max_key_reg[1]/CK -       -     R     (arrival)     20    -     0     -       0    (-,-) 
  min_max_key_reg[1]/Q  -       CK->Q R     DFFSRHQX8      8 34.8    86   314     314    (-,-) 
  fopt5433/Y            -       A->Y  F     CLKINVX12      1 10.0    36    46     360    (-,-) 
  g5299__5107/Y         -       B->Y  R     NOR2X8         2 10.5    66    46     406    (-,-) 
  g5408/Y               -       A->Y  R     BUFX16         4 20.6    40    88     495    (-,-) 
  g5280__1705/Y         -       B->Y  F     NOR2X4         1  8.5    57    42     537    (-,-) 
  g5260__2346/Y         -       A->Y  R     NOR2X6         1 10.0    77    66     603    (-,-) 
  g5247__4733/Y         -       B->Y  F     NAND2X8        1  9.8    75    67     670    (-,-) 
  g5228__5122/Y         -       A->Y  R     NOR2X8         2 11.1    75    68     738    (-,-) 
  g5223__6783/Y         -       B->Y  R     CLKAND2X6      2 14.0    54    99     838    (-,-) 
  g5220__6260/Y         -       B->Y  F     NOR2X8         2 21.4    67    52     890    (-,-) 
  g5210/Y               -       A->Y  R     CLKINVX20     14 70.3    66    57     947    (-,-) 
  g5186__5122/Y         -       A1->Y F     AOI21X4        1  7.0   100    84    1031    (-,-) 
  g5364__5477/Y         -       B->Y  R     NAND2X4        1  4.6    42    54    1085    (-,-) 
  lamp_reg[9]/D         -       -     R     DFFRHQX8       1    -     -     0    1085    (-,-) 
#----------------------------------------------------------------------------------------------



Path 14: MET (0 ps) Setup Check with Pin lamp_reg[8]/CK->D
          Group: clk
     Startpoint: (R) min_max_key_reg[1]/CK
          Clock: (R) clk
       Endpoint: (R) lamp_reg[8]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1200            0     
                                              
             Setup:-     115                  
     Required Time:=    1085                  
      Launch Clock:-       0                  
         Data Path:-    1085                  
             Slack:=       0                  

#----------------------------------------------------------------------------------------------
#     Timing Point      Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  min_max_key_reg[1]/CK -       -     R     (arrival)     20    -     0     -       0    (-,-) 
  min_max_key_reg[1]/Q  -       CK->Q R     DFFSRHQX8      8 34.8    86   314     314    (-,-) 
  fopt5433/Y            -       A->Y  F     CLKINVX12      1 10.0    36    46     360    (-,-) 
  g5299__5107/Y         -       B->Y  R     NOR2X8         2 10.5    66    46     406    (-,-) 
  g5408/Y               -       A->Y  R     BUFX16         4 20.6    40    88     495    (-,-) 
  g5280__1705/Y         -       B->Y  F     NOR2X4         1  8.5    57    42     537    (-,-) 
  g5260__2346/Y         -       A->Y  R     NOR2X6         1 10.0    77    66     603    (-,-) 
  g5247__4733/Y         -       B->Y  F     NAND2X8        1  9.8    75    67     670    (-,-) 
  g5228__5122/Y         -       A->Y  R     NOR2X8         2 11.1    75    68     738    (-,-) 
  g5223__6783/Y         -       B->Y  R     CLKAND2X6      2 14.0    54    99     838    (-,-) 
  g5220__6260/Y         -       B->Y  F     NOR2X8         2 21.4    67    52     890    (-,-) 
  g5210/Y               -       A->Y  R     CLKINVX20     14 70.3    66    57     947    (-,-) 
  g5185__1705/Y         -       A1->Y F     AOI21X4        1  7.0   100    84    1031    (-,-) 
  g5378__6783/Y         -       B->Y  R     NAND2X4        1  4.6    42    54    1085    (-,-) 
  lamp_reg[8]/D         -       -     R     DFFRHQX8       1    -     -     0    1085    (-,-) 
#----------------------------------------------------------------------------------------------



Path 15: MET (1 ps) Setup Check with Pin min_max_key_reg[1]/CK->D
          Group: clk
     Startpoint: (R) min_max_key_reg[1]/CK
          Clock: (R) clk
       Endpoint: (F) min_max_key_reg[1]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1200            0     
                                              
             Setup:-     110                  
     Required Time:=    1090                  
      Launch Clock:-       0                  
         Data Path:-    1088                  
             Slack:=       1                  

#----------------------------------------------------------------------------------------------
#     Timing Point      Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  min_max_key_reg[1]/CK -       -     R     (arrival)     20    -     0     -       0    (-,-) 
  min_max_key_reg[1]/Q  -       CK->Q F     DFFSRHQX8      8 34.8    94   345     345    (-,-) 
  g5311__6161/Y         -       B->Y  F     OR2X6          4 16.3    74   139     483    (-,-) 
  fopt5510/Y            -       A->Y  R     INVX2          2  9.4    80    67     550    (-,-) 
  g5240__9315/Y         -       B0->Y F     AOI22X4        1  9.8   149    96     646    (-,-) 
  g5226__1617/Y         -       A->Y  R     NOR2X8         2 10.5    73    90     736    (-,-) 
  fopt5502/Y            -       A->Y  F     INVX2          1  5.5    57    57     793    (-,-) 
  g5198__5122/Y         -       B->Y  F     OR3X6          3 14.6    84   185     978    (-,-) 
  g5178__8428/Y         -       B->Y  R     NAND2X4        1  7.0    56    53    1031    (-,-) 
  g5352__9945/Y         -       B->Y  F     NAND2X4        1  4.6    69    58    1088    (-,-) 
  min_max_key_reg[1]/D  -       -     F     DFFSRHQX8      1    -     -     0    1088    (-,-) 
#----------------------------------------------------------------------------------------------



Path 16: MET (1 ps) Setup Check with Pin min_max_key_reg[0]/CK->D
          Group: clk
     Startpoint: (R) lamp_reg[2]/CK
          Clock: (R) clk
       Endpoint: (R) min_max_key_reg[0]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1200            0     
                                              
             Setup:-     162                  
     Required Time:=    1038                  
      Launch Clock:-       0                  
         Data Path:-    1037                  
             Slack:=       1                  

#---------------------------------------------------------------------------------------------
#    Timing Point      Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                           (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------
  lamp_reg[2]/CK       -       -     R     (arrival)     20    -     0     -       0    (-,-) 
  lamp_reg[2]/Q        -       CK->Q R     DFFRHQX8       8 36.2    95   325     325    (-,-) 
  g5475/Y              -       A->Y  F     NAND3X6        1  6.9   123   115     441    (-,-) 
  g5263__1617/Y        -       B->Y  R     NOR2X4         2 10.3   110    94     535    (-,-) 
  g5244__5477/Y        -       B->Y  R     OR2X6          2 13.0    50   107     642    (-,-) 
  g5241/Y              -       A->Y  F     CLKINVX4       1  8.5    47    44     685    (-,-) 
  g5236__5115/Y        -       B->Y  R     NOR2X6         2  8.8    71    52     737    (-,-) 
  g5229__2802/Y        -       B->Y  R     CLKAND2X6      3 10.3    46    94     830    (-,-) 
  g5198__5122/Y        -       C->Y  R     OR3X6          3 14.6    56    89     920    (-,-) 
  g5160__3680/Y        -       B->Y  F     NAND2X4        1  7.0    88    68     987    (-,-) 
  g5356__2346/Y        -       B->Y  R     NAND2X4        1  4.6    53    49    1037    (-,-) 
  min_max_key_reg[0]/D -       -     R     DFFSRHQX8      1    -     -     0    1037    (-,-) 
#---------------------------------------------------------------------------------------------



Path 17: MET (4 ps) Setup Check with Pin lamp_reg[0]/CK->D
          Group: clk
     Startpoint: (R) lamp_reg[6]/CK
          Clock: (R) clk
       Endpoint: (F) lamp_reg[0]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1200            0     
                                              
             Setup:-      78                  
     Required Time:=    1122                  
      Launch Clock:-       0                  
         Data Path:-    1118                  
             Slack:=       4                  

#---------------------------------------------------------------------------------------
# Timing Point   Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                     (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------
  lamp_reg[6]/CK -       -     R     (arrival)     20    -     0     -       0    (-,-) 
  lamp_reg[6]/Q  -       CK->Q R     DFFRHQX8       7 29.6    84   318     318    (-,-) 
  fopt5449/Y     -       A->Y  F     CLKINVX4       1  5.4    39    50     368    (-,-) 
  g5282__2883/Y  -       A1->Y R     AOI22X2        1  6.3   144   105     474    (-,-) 
  g5262__3680/Y  -       A->Y  R     CLKAND2X6      2 13.4    53   128     601    (-,-) 
  g5243__7410/Y  -       A->Y  F     NAND2X4        1  7.1    88    73     674    (-,-) 
  g5238__1881/Y  -       A->Y  R     NOR2X4         1  6.9    82    78     752    (-,-) 
  g5217__4319/Y  -       A1->Y F     AOI21X4        1  9.8   122   100     852    (-,-) 
  g5199__6131/Y  -       A->Y  R     NOR2X8         3 21.8   111   104     955    (-,-) 
  g5156__4319/Y  -       C0->Y F     OAI221X2       1  4.6   214   163    1118    (-,-) 
  lamp_reg[0]/D  -       -     F     DFFRHQX4       1    -     -     0    1118    (-,-) 
#---------------------------------------------------------------------------------------



Path 18: MET (7 ps) Setup Check with Pin state_reg[1]/CK->D
          Group: clk
     Startpoint: (R) lamp_reg[2]/CK
          Clock: (R) clk
       Endpoint: (R) state_reg[1]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1200            0     
                                              
             Setup:-     126                  
     Required Time:=    1074                  
      Launch Clock:-       0                  
         Data Path:-    1067                  
             Slack:=       7                  

#----------------------------------------------------------------------------------------
# Timing Point   Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                      (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------
  lamp_reg[2]/CK -       -      R     (arrival)     20    -     0     -       0    (-,-) 
  lamp_reg[2]/Q  -       CK->Q  R     DFFRHQX8       8 36.2    95   325     325    (-,-) 
  g5475/Y        -       A->Y   F     NAND3X6        1  6.9   123   115     441    (-,-) 
  g5263__1617/Y  -       B->Y   R     NOR2X4         2 10.3   110    94     535    (-,-) 
  g5244__5477/Y  -       B->Y   R     OR2X6          2 13.0    50   107     642    (-,-) 
  g5241/Y        -       A->Y   F     CLKINVX4       1  8.5    47    44     685    (-,-) 
  g5236__5115/Y  -       B->Y   R     NOR2X6         2  8.8    71    52     737    (-,-) 
  g5229__2802/Y  -       B->Y   R     CLKAND2X6      3 10.3    46    94     830    (-,-) 
  g5198__5122/Y  -       C->Y   R     OR3X6          3 14.6    56    89     920    (-,-) 
  g5396__6131/Y  -       A1N->Y R     OAI2BB1X4      1  4.5    60   147    1066    (-,-) 
  state_reg[1]/D -       -      R     DFFRX2         1    -     -     0    1067    (-,-) 
#----------------------------------------------------------------------------------------



Path 19: MET (9 ps) Setup Check with Pin state_reg[0]/CK->D
          Group: clk
     Startpoint: (R) min_max_key_reg[1]/CK
          Clock: (R) clk
       Endpoint: (R) state_reg[0]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1200            0     
                                              
             Setup:-     160                  
     Required Time:=    1040                  
      Launch Clock:-       0                  
         Data Path:-    1031                  
             Slack:=       9                  

#----------------------------------------------------------------------------------------------
#     Timing Point      Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  min_max_key_reg[1]/CK -       -     R     (arrival)     20    -     0     -       0    (-,-) 
  min_max_key_reg[1]/Q  -       CK->Q R     DFFSRHQX8      8 34.8    86   314     314    (-,-) 
  fopt5433/Y            -       A->Y  F     CLKINVX12      1 10.0    36    46     360    (-,-) 
  g5299__5107/Y         -       B->Y  R     NOR2X8         2 10.5    66    46     406    (-,-) 
  g5408/Y               -       A->Y  R     BUFX16         4 20.6    40    88     495    (-,-) 
  g5350__9315/Y         -       B->Y  F     NAND2X6        2 11.0    92    65     560    (-,-) 
  g5252__6417/Y         -       B->Y  F     CLKAND2X6      1 10.0    48   102     662    (-,-) 
  g5246__7482/Y         -       B->Y  R     NAND2X8        1  8.4    40    35     696    (-,-) 
  g5237__7098/Y         -       B->Y  F     NOR2X6         1  6.2    37    33     729    (-,-) 
  g5223__6783/Y         -       A->Y  F     CLKAND2X6      2 14.0    59    93     823    (-,-) 
  g5504/Y               -       A->Y  R     INVX3          2  9.8    60    52     874    (-,-) 
  g5197__1617/Y         -       A1->Y R     AO21X4         1  4.6    56   157    1031    (-,-) 
  state_reg[0]/D        -       -     R     DFFSRHQX4      1    -     -     0    1031    (-,-) 
#----------------------------------------------------------------------------------------------



Path 20: MET (24 ps) Setup Check with Pin lamp_reg[15]/CK->D
          Group: clk
     Startpoint: (R) lamp_reg[13]/CK
          Clock: (R) clk
       Endpoint: (R) lamp_reg[15]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1200            0     
                                              
             Setup:-     158                  
     Required Time:=    1042                  
      Launch Clock:-       0                  
         Data Path:-    1018                  
             Slack:=      24                  

#-----------------------------------------------------------------------------------------
#  Timing Point   Flags   Arc   Edge    Cell     Fanout Load Trans Delay Arrival Instance 
#                                                       (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------
  lamp_reg[13]/CK -       -     R     (arrival)      20    -     0     -       0    (-,-) 
  lamp_reg[13]/Q  -       CK->Q F     DFFRHQX8        7 30.7    85   313     313    (-,-) 
  g5292__3680/Y   -       A->Y  R     NOR2X6          1  6.3    60    66     379    (-,-) 
  g5285__6417/Y   -       A->Y  R     CLKAND2X6       2 14.6    56   101     480    (-,-) 
  g5402/Y         -       A->Y  F     CLKINVX4        1  8.5    48    46     526    (-,-) 
  g5251__8428/Y   -       B->Y  R     NOR2X6          1 10.0    79    55     581    (-,-) 
  g5245__2883/Y   -       B->Y  F     NAND2X8         2 13.4    89    75     655    (-,-) 
  g5232__8246/Y   -       A1->Y R     AOI21X4         1  7.2    92    86     742    (-,-) 
  g5227__3680/Y   -       B->Y  R     CLKAND2X12     15 41.4    72   124     866    (-,-) 
  g5225/Y         -       A->Y  F     INVX2           2  8.7    83    70     936    (-,-) 
  g5157__7482/Y   -       B1->Y R     OAI22X2         1  4.6   139    82    1017    (-,-) 
  lamp_reg[15]/D  -       -     R     DFFRX4          1    -     -     0    1018    (-,-) 
#-----------------------------------------------------------------------------------------



Path 21: MET (197 ps) Late External Delay Assertion at pin lamp[14]
          Group: clk
     Startpoint: (R) lamp_reg[14]/CK
          Clock: (R) clk
       Endpoint: (R) lamp[14]
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1200            0     
                                              
      Output Delay:-     600                  
     Required Time:=     600                  
      Launch Clock:-       0                  
         Data Path:-     403                  
             Slack:=     197                  

Exceptions/Constraints:
  output_delay             600             bound_flasher_gate.s_line_8_1_1 

#----------------------------------------------------------------------------------------
#  Timing Point   Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                      (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------
  lamp_reg[14]/CK -       -     R     (arrival)     20    -     0     -       0    (-,-) 
  lamp_reg[14]/Q  -       CK->Q R     DFFRHQX8       3 11.4    53   299     299    (-,-) 
  fopt5478/Y      -       A->Y  R     BUFX3          4 14.2    86   103     403    (-,-) 
  lamp[14]        -       -     R     (port)         -    -     -     0     403    (-,-) 
#----------------------------------------------------------------------------------------



Path 22: MET (275 ps) Late External Delay Assertion at pin lamp[2]
          Group: clk
     Startpoint: (R) lamp_reg[2]/CK
          Clock: (R) clk
       Endpoint: (R) lamp[2]
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1200            0     
                                              
      Output Delay:-     600                  
     Required Time:=     600                  
      Launch Clock:-       0                  
         Data Path:-     325                  
             Slack:=     275                  

Exceptions/Constraints:
  output_delay             600             bound_flasher_gate.s_line_8_13_1 

#---------------------------------------------------------------------------------------
# Timing Point   Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                     (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------
  lamp_reg[2]/CK -       -     R     (arrival)     20    -     0     -       0    (-,-) 
  lamp_reg[2]/Q  -       CK->Q R     DFFRHQX8       8 36.2    95   325     325    (-,-) 
  lamp[2]        -       -     R     (port)         -    -     -     0     325    (-,-) 
#---------------------------------------------------------------------------------------



Path 23: MET (279 ps) Late External Delay Assertion at pin lamp[5]
          Group: clk
     Startpoint: (R) lamp_reg[5]/CK
          Clock: (R) clk
       Endpoint: (R) lamp[5]
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1200            0     
                                              
      Output Delay:-     600                  
     Required Time:=     600                  
      Launch Clock:-       0                  
         Data Path:-     321                  
             Slack:=     279                  

Exceptions/Constraints:
  output_delay             600             bound_flasher_gate.s_line_8_10_1 

#---------------------------------------------------------------------------------------
# Timing Point   Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                     (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------
  lamp_reg[5]/CK -       -     R     (arrival)     20    -     0     -       0    (-,-) 
  lamp_reg[5]/Q  -       CK->Q R     DFFRHQX8       8 32.3    89   321     321    (-,-) 
  lamp[5]        -       -     R     (port)         -    -     -     0     321    (-,-) 
#---------------------------------------------------------------------------------------



Path 24: MET (280 ps) Late External Delay Assertion at pin lamp[15]
          Group: clk
     Startpoint: (R) lamp_reg[15]/CK
          Clock: (R) clk
       Endpoint: (R) lamp[15]
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1200            0     
                                              
      Output Delay:-     600                  
     Required Time:=     600                  
      Launch Clock:-       0                  
         Data Path:-     320                  
             Slack:=     280                  

Exceptions/Constraints:
  output_delay             600             bound_flasher_gate.s_line_8 

#----------------------------------------------------------------------------------------
#  Timing Point   Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                      (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------
  lamp_reg[15]/CK -       -     R     (arrival)     20    -     0     -       0    (-,-) 
  lamp_reg[15]/Q  -       CK->Q R     DFFRX4         4 18.9   105   320     320    (-,-) 
  lamp[15]        -       -     R     (port)         -    -     -     0     320    (-,-) 
#----------------------------------------------------------------------------------------



Path 25: MET (280 ps) Late External Delay Assertion at pin lamp[10]
          Group: clk
     Startpoint: (R) lamp_reg[10]/CK
          Clock: (R) clk
       Endpoint: (R) lamp[10]
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1200            0     
                                              
      Output Delay:-     600                  
     Required Time:=     600                  
      Launch Clock:-       0                  
         Data Path:-     320                  
             Slack:=     280                  

Exceptions/Constraints:
  output_delay             600             bound_flasher_gate.s_line_8_5_1 

#----------------------------------------------------------------------------------------
#  Timing Point   Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                      (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------
  lamp_reg[10]/CK -       -     R     (arrival)     20    -     0     -       0    (-,-) 
  lamp_reg[10]/Q  -       CK->Q R     DFFRHQX8       7 30.8    86   320     320    (-,-) 
  lamp[10]        -       -     R     (port)         -    -     -     0     320    (-,-) 
#----------------------------------------------------------------------------------------



Path 26: MET (280 ps) Late External Delay Assertion at pin lamp[13]
          Group: clk
     Startpoint: (R) lamp_reg[13]/CK
          Clock: (R) clk
       Endpoint: (R) lamp[13]
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1200            0     
                                              
      Output Delay:-     600                  
     Required Time:=     600                  
      Launch Clock:-       0                  
         Data Path:-     320                  
             Slack:=     280                  

Exceptions/Constraints:
  output_delay             600             bound_flasher_gate.s_line_8_2_1 

#----------------------------------------------------------------------------------------
#  Timing Point   Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                      (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------
  lamp_reg[13]/CK -       -     R     (arrival)     20    -     0     -       0    (-,-) 
  lamp_reg[13]/Q  -       CK->Q R     DFFRHQX8       7 30.7    86   320     320    (-,-) 
  lamp[13]        -       -     R     (port)         -    -     -     0     320    (-,-) 
#----------------------------------------------------------------------------------------



Path 27: MET (281 ps) Late External Delay Assertion at pin lamp[11]
          Group: clk
     Startpoint: (R) lamp_reg[11]/CK
          Clock: (R) clk
       Endpoint: (R) lamp[11]
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1200            0     
                                              
      Output Delay:-     600                  
     Required Time:=     600                  
      Launch Clock:-       0                  
         Data Path:-     319                  
             Slack:=     281                  

Exceptions/Constraints:
  output_delay             600             bound_flasher_gate.s_line_8_4_1 

#----------------------------------------------------------------------------------------
#  Timing Point   Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                      (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------
  lamp_reg[11]/CK -       -     R     (arrival)     20    -     0     -       0    (-,-) 
  lamp_reg[11]/Q  -       CK->Q R     DFFRHQX8       7 30.1    85   319     319    (-,-) 
  lamp[11]        -       -     R     (port)         -    -     -     0     319    (-,-) 
#----------------------------------------------------------------------------------------



Path 28: MET (281 ps) Late External Delay Assertion at pin lamp[8]
          Group: clk
     Startpoint: (R) lamp_reg[8]/CK
          Clock: (R) clk
       Endpoint: (R) lamp[8]
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1200            0     
                                              
      Output Delay:-     600                  
     Required Time:=     600                  
      Launch Clock:-       0                  
         Data Path:-     319                  
             Slack:=     281                  

Exceptions/Constraints:
  output_delay             600             bound_flasher_gate.s_line_8_7_1 

#---------------------------------------------------------------------------------------
# Timing Point   Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                     (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------
  lamp_reg[8]/CK -       -     R     (arrival)     20    -     0     -       0    (-,-) 
  lamp_reg[8]/Q  -       CK->Q R     DFFRHQX8       7 30.0    85   319     319    (-,-) 
  lamp[8]        -       -     R     (port)         -    -     -     0     319    (-,-) 
#---------------------------------------------------------------------------------------



Path 29: MET (282 ps) Late External Delay Assertion at pin lamp[6]
          Group: clk
     Startpoint: (R) lamp_reg[6]/CK
          Clock: (R) clk
       Endpoint: (R) lamp[6]
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1200            0     
                                              
      Output Delay:-     600                  
     Required Time:=     600                  
      Launch Clock:-       0                  
         Data Path:-     318                  
             Slack:=     282                  

Exceptions/Constraints:
  output_delay             600             bound_flasher_gate.s_line_8_9_1 

#---------------------------------------------------------------------------------------
# Timing Point   Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                     (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------
  lamp_reg[6]/CK -       -     R     (arrival)     20    -     0     -       0    (-,-) 
  lamp_reg[6]/Q  -       CK->Q R     DFFRHQX8       7 29.6    84   318     318    (-,-) 
  lamp[6]        -       -     R     (port)         -    -     -     0     318    (-,-) 
#---------------------------------------------------------------------------------------



Path 30: MET (283 ps) Late External Delay Assertion at pin lamp[7]
          Group: clk
     Startpoint: (R) lamp_reg[7]/CK
          Clock: (R) clk
       Endpoint: (R) lamp[7]
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1200            0     
                                              
      Output Delay:-     600                  
     Required Time:=     600                  
      Launch Clock:-       0                  
         Data Path:-     317                  
             Slack:=     283                  

Exceptions/Constraints:
  output_delay             600             bound_flasher_gate.s_line_8_8_1 

#---------------------------------------------------------------------------------------
# Timing Point   Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                     (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------
  lamp_reg[7]/CK -       -     R     (arrival)     20    -     0     -       0    (-,-) 
  lamp_reg[7]/Q  -       CK->Q R     DFFRHQX8       7 28.6    82   317     317    (-,-) 
  lamp[7]        -       -     R     (port)         -    -     -     0     317    (-,-) 
#---------------------------------------------------------------------------------------



Path 31: MET (284 ps) Late External Delay Assertion at pin lamp[1]
          Group: clk
     Startpoint: (R) lamp_reg[1]/CK
          Clock: (R) clk
       Endpoint: (R) lamp[1]
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1200            0     
                                              
      Output Delay:-     600                  
     Required Time:=     600                  
      Launch Clock:-       0                  
         Data Path:-     316                  
             Slack:=     284                  

Exceptions/Constraints:
  output_delay             600             bound_flasher_gate.s_line_8_14_1 

#---------------------------------------------------------------------------------------
# Timing Point   Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                     (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------
  lamp_reg[1]/CK -       -     R     (arrival)     20    -     0     -       0    (-,-) 
  lamp_reg[1]/Q  -       CK->Q R     DFFRHQX8       6 27.3    80   316     316    (-,-) 
  lamp[1]        -       -     R     (port)         -    -     -     0     316    (-,-) 
#---------------------------------------------------------------------------------------



Path 32: MET (290 ps) Late External Delay Assertion at pin lamp[9]
          Group: clk
     Startpoint: (R) lamp_reg[9]/CK
          Clock: (R) clk
       Endpoint: (R) lamp[9]
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1200            0     
                                              
      Output Delay:-     600                  
     Required Time:=     600                  
      Launch Clock:-       0                  
         Data Path:-     310                  
             Slack:=     290                  

Exceptions/Constraints:
  output_delay             600             bound_flasher_gate.s_line_8_6_1 

#---------------------------------------------------------------------------------------
# Timing Point   Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                     (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------
  lamp_reg[9]/CK -       -     R     (arrival)     20    -     0     -       0    (-,-) 
  lamp_reg[9]/Q  -       CK->Q R     DFFRHQX8       5 21.5    70   310     310    (-,-) 
  lamp[9]        -       -     R     (port)         -    -     -     0     310    (-,-) 
#---------------------------------------------------------------------------------------



Path 33: MET (290 ps) Late External Delay Assertion at pin lamp[4]
          Group: clk
     Startpoint: (R) lamp_reg[4]/CK
          Clock: (R) clk
       Endpoint: (R) lamp[4]
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1200            0     
                                              
      Output Delay:-     600                  
     Required Time:=     600                  
      Launch Clock:-       0                  
         Data Path:-     310                  
             Slack:=     290                  

Exceptions/Constraints:
  output_delay             600             bound_flasher_gate.s_line_8_11_1 

#---------------------------------------------------------------------------------------
# Timing Point   Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                     (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------
  lamp_reg[4]/CK -       -     R     (arrival)     20    -     0     -       0    (-,-) 
  lamp_reg[4]/Q  -       CK->Q R     DFFRHQX8       6 21.4    70   310     310    (-,-) 
  lamp[4]        -       -     R     (port)         -    -     -     0     310    (-,-) 
#---------------------------------------------------------------------------------------



Path 34: MET (290 ps) Late External Delay Assertion at pin lamp[3]
          Group: clk
     Startpoint: (R) lamp_reg[3]/CK
          Clock: (R) clk
       Endpoint: (R) lamp[3]
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1200            0     
                                              
      Output Delay:-     600                  
     Required Time:=     600                  
      Launch Clock:-       0                  
         Data Path:-     310                  
             Slack:=     290                  

Exceptions/Constraints:
  output_delay             600             bound_flasher_gate.s_line_8_12_1 

#---------------------------------------------------------------------------------------
# Timing Point   Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                     (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------
  lamp_reg[3]/CK -       -     R     (arrival)     20    -     0     -       0    (-,-) 
  lamp_reg[3]/Q  -       CK->Q R     DFFRHQX8       6 21.2    70   310     310    (-,-) 
  lamp[3]        -       -     R     (port)         -    -     -     0     310    (-,-) 
#---------------------------------------------------------------------------------------



Path 35: MET (291 ps) Late External Delay Assertion at pin lamp[0]
          Group: clk
     Startpoint: (R) lamp_reg[0]/CK
          Clock: (R) clk
       Endpoint: (R) lamp[0]
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1200            0     
                                              
      Output Delay:-     600                  
     Required Time:=     600                  
      Launch Clock:-       0                  
         Data Path:-     309                  
             Slack:=     291                  

Exceptions/Constraints:
  output_delay             600             bound_flasher_gate.s_line_8_15_1 

#---------------------------------------------------------------------------------------
# Timing Point   Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                     (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------
  lamp_reg[0]/CK -       -     R     (arrival)     20    -     0     -       0    (-,-) 
  lamp_reg[0]/Q  -       CK->Q R     DFFRHQX4       6 26.1   124   309     309    (-,-) 
  lamp[0]        -       -     R     (port)         -    -     -     0     309    (-,-) 
#---------------------------------------------------------------------------------------



Path 36: MET (301 ps) Late External Delay Assertion at pin lamp[12]
          Group: clk
     Startpoint: (R) lamp_reg[12]/CK
          Clock: (R) clk
       Endpoint: (R) lamp[12]
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1200            0     
                                              
      Output Delay:-     600                  
     Required Time:=     600                  
      Launch Clock:-       0                  
         Data Path:-     299                  
             Slack:=     301                  

Exceptions/Constraints:
  output_delay             600             bound_flasher_gate.s_line_8_3_1 

#----------------------------------------------------------------------------------------
#  Timing Point   Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                      (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------
  lamp_reg[12]/CK -       -     R     (arrival)     20    -     0     -       0    (-,-) 
  lamp_reg[12]/Q  -       CK->Q R     DFFRHQX8       3 11.3    53   299     299    (-,-) 
  lamp[12]        -       -     R     (port)         -    -     -     0     299    (-,-) 
#----------------------------------------------------------------------------------------

Some unconstrained paths have not been displayed.
Use -unconstrained or set the root attribute 'timing_report_unconstrained' to 'true' to see only these unconstrained paths.

