<?xml version="1.0"?>
<Runs Version="1" Minor="0">
	<Run Id="uart_fifo_axi_hw_inst_1_axi_lite_slave_0_synth_1" LaunchDir="D:/FPGA/fpga-pl_uart/pl_uart/pl_uart.runs/uart_fifo_axi_hw_inst_1_axi_lite_slave_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="zynq_uart_fifo_axi_processing_system7_0_0_synth_1" LaunchDir="D:/FPGA/fpga-pl_uart/pl_uart/pl_uart.runs/zynq_uart_fifo_axi_processing_system7_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="zynq_uart_fifo_axi_rst_ps7_0_50M_0_synth_1" LaunchDir="D:/FPGA/fpga-pl_uart/pl_uart/pl_uart.runs/zynq_uart_fifo_axi_rst_ps7_0_50M_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="zynq_uart_fifo_axi_auto_pc_0_synth_1" LaunchDir="D:/FPGA/fpga-pl_uart/pl_uart/pl_uart.runs/zynq_uart_fifo_axi_auto_pc_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="synth_1" LaunchDir="D:/FPGA/fpga-pl_uart/pl_uart/pl_uart.runs/synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado">
		<Parent Id="uart_fifo_axi_hw_inst_1_axi_lite_slave_0_synth_1"/>
		<Parent Id="zynq_uart_fifo_axi_processing_system7_0_0_synth_1"/>
		<Parent Id="zynq_uart_fifo_axi_rst_ps7_0_50M_0_synth_1"/>
		<Parent Id="zynq_uart_fifo_axi_auto_pc_0_synth_1"/>
	</Run>
	<Parameters>
		<Parameter Name="runs.monitorLSFJobs" Val="true" Type="bool"/>
		<Parameter Name="runs.enableClusterConf" Val="true" Type="bool"/>
		<Parameter Name="general.shortenLongPath" Val="true" Type="bool"/>
	</Parameters>
	<ProductInfo Name="vivado"/>
</Runs>

