
7. ADC + DMA Test.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00008644  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000002e0  080087d8  080087d8  000187d8  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM          00000008  08008ab8  08008ab8  00018ab8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .init_array   00000004  08008ac0  08008ac0  00018ac0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .fini_array   00000004  08008ac4  08008ac4  00018ac4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .data         000001dc  20000000  08008ac8  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .ccmram       00000000  10000000  10000000  000201dc  2**0
                  CONTENTS
  8 .bss          00000288  200001dc  200001dc  000201dc  2**2
                  ALLOC
  9 ._user_heap_stack 00000600  20000464  20000464  000201dc  2**0
                  ALLOC
 10 .ARM.attributes 00000030  00000000  00000000  000201dc  2**0
                  CONTENTS, READONLY
 11 .debug_info   00017e13  00000000  00000000  0002020c  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_abbrev 00002da7  00000000  00000000  0003801f  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_aranges 00000d98  00000000  00000000  0003adc8  2**3
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_ranges 00000c50  00000000  00000000  0003bb60  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_line   00006da9  00000000  00000000  0003c7b0  2**0
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_str    00003fbf  00000000  00000000  00043559  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .comment      0000007c  00000000  00000000  00047518  2**0
                  CONTENTS, READONLY
 18 .debug_frame  000040ec  00000000  00000000  00047594  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	200001dc 	.word	0x200001dc
 80001ac:	00000000 	.word	0x00000000
 80001b0:	080087bc 	.word	0x080087bc

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	200001e0 	.word	0x200001e0
 80001cc:	080087bc 	.word	0x080087bc

080001d0 <strlen>:
 80001d0:	4603      	mov	r3, r0
 80001d2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001d6:	2a00      	cmp	r2, #0
 80001d8:	d1fb      	bne.n	80001d2 <strlen+0x2>
 80001da:	1a18      	subs	r0, r3, r0
 80001dc:	3801      	subs	r0, #1
 80001de:	4770      	bx	lr

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <__aeabi_drsub>:
 8000280:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000284:	e002      	b.n	800028c <__adddf3>
 8000286:	bf00      	nop

08000288 <__aeabi_dsub>:
 8000288:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800028c <__adddf3>:
 800028c:	b530      	push	{r4, r5, lr}
 800028e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000292:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000296:	ea94 0f05 	teq	r4, r5
 800029a:	bf08      	it	eq
 800029c:	ea90 0f02 	teqeq	r0, r2
 80002a0:	bf1f      	itttt	ne
 80002a2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002a6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002aa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ae:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002b2:	f000 80e2 	beq.w	800047a <__adddf3+0x1ee>
 80002b6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ba:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002be:	bfb8      	it	lt
 80002c0:	426d      	neglt	r5, r5
 80002c2:	dd0c      	ble.n	80002de <__adddf3+0x52>
 80002c4:	442c      	add	r4, r5
 80002c6:	ea80 0202 	eor.w	r2, r0, r2
 80002ca:	ea81 0303 	eor.w	r3, r1, r3
 80002ce:	ea82 0000 	eor.w	r0, r2, r0
 80002d2:	ea83 0101 	eor.w	r1, r3, r1
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	2d36      	cmp	r5, #54	; 0x36
 80002e0:	bf88      	it	hi
 80002e2:	bd30      	pophi	{r4, r5, pc}
 80002e4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80002e8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002ec:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80002f0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002f4:	d002      	beq.n	80002fc <__adddf3+0x70>
 80002f6:	4240      	negs	r0, r0
 80002f8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002fc:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000300:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000304:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000308:	d002      	beq.n	8000310 <__adddf3+0x84>
 800030a:	4252      	negs	r2, r2
 800030c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000310:	ea94 0f05 	teq	r4, r5
 8000314:	f000 80a7 	beq.w	8000466 <__adddf3+0x1da>
 8000318:	f1a4 0401 	sub.w	r4, r4, #1
 800031c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000320:	db0d      	blt.n	800033e <__adddf3+0xb2>
 8000322:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000326:	fa22 f205 	lsr.w	r2, r2, r5
 800032a:	1880      	adds	r0, r0, r2
 800032c:	f141 0100 	adc.w	r1, r1, #0
 8000330:	fa03 f20e 	lsl.w	r2, r3, lr
 8000334:	1880      	adds	r0, r0, r2
 8000336:	fa43 f305 	asr.w	r3, r3, r5
 800033a:	4159      	adcs	r1, r3
 800033c:	e00e      	b.n	800035c <__adddf3+0xd0>
 800033e:	f1a5 0520 	sub.w	r5, r5, #32
 8000342:	f10e 0e20 	add.w	lr, lr, #32
 8000346:	2a01      	cmp	r2, #1
 8000348:	fa03 fc0e 	lsl.w	ip, r3, lr
 800034c:	bf28      	it	cs
 800034e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000352:	fa43 f305 	asr.w	r3, r3, r5
 8000356:	18c0      	adds	r0, r0, r3
 8000358:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800035c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000360:	d507      	bpl.n	8000372 <__adddf3+0xe6>
 8000362:	f04f 0e00 	mov.w	lr, #0
 8000366:	f1dc 0c00 	rsbs	ip, ip, #0
 800036a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800036e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000372:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000376:	d31b      	bcc.n	80003b0 <__adddf3+0x124>
 8000378:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800037c:	d30c      	bcc.n	8000398 <__adddf3+0x10c>
 800037e:	0849      	lsrs	r1, r1, #1
 8000380:	ea5f 0030 	movs.w	r0, r0, rrx
 8000384:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000388:	f104 0401 	add.w	r4, r4, #1
 800038c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000390:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000394:	f080 809a 	bcs.w	80004cc <__adddf3+0x240>
 8000398:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800039c:	bf08      	it	eq
 800039e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003a2:	f150 0000 	adcs.w	r0, r0, #0
 80003a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003aa:	ea41 0105 	orr.w	r1, r1, r5
 80003ae:	bd30      	pop	{r4, r5, pc}
 80003b0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003b4:	4140      	adcs	r0, r0
 80003b6:	eb41 0101 	adc.w	r1, r1, r1
 80003ba:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80003be:	f1a4 0401 	sub.w	r4, r4, #1
 80003c2:	d1e9      	bne.n	8000398 <__adddf3+0x10c>
 80003c4:	f091 0f00 	teq	r1, #0
 80003c8:	bf04      	itt	eq
 80003ca:	4601      	moveq	r1, r0
 80003cc:	2000      	moveq	r0, #0
 80003ce:	fab1 f381 	clz	r3, r1
 80003d2:	bf08      	it	eq
 80003d4:	3320      	addeq	r3, #32
 80003d6:	f1a3 030b 	sub.w	r3, r3, #11
 80003da:	f1b3 0220 	subs.w	r2, r3, #32
 80003de:	da0c      	bge.n	80003fa <__adddf3+0x16e>
 80003e0:	320c      	adds	r2, #12
 80003e2:	dd08      	ble.n	80003f6 <__adddf3+0x16a>
 80003e4:	f102 0c14 	add.w	ip, r2, #20
 80003e8:	f1c2 020c 	rsb	r2, r2, #12
 80003ec:	fa01 f00c 	lsl.w	r0, r1, ip
 80003f0:	fa21 f102 	lsr.w	r1, r1, r2
 80003f4:	e00c      	b.n	8000410 <__adddf3+0x184>
 80003f6:	f102 0214 	add.w	r2, r2, #20
 80003fa:	bfd8      	it	le
 80003fc:	f1c2 0c20 	rsble	ip, r2, #32
 8000400:	fa01 f102 	lsl.w	r1, r1, r2
 8000404:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000408:	bfdc      	itt	le
 800040a:	ea41 010c 	orrle.w	r1, r1, ip
 800040e:	4090      	lslle	r0, r2
 8000410:	1ae4      	subs	r4, r4, r3
 8000412:	bfa2      	ittt	ge
 8000414:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000418:	4329      	orrge	r1, r5
 800041a:	bd30      	popge	{r4, r5, pc}
 800041c:	ea6f 0404 	mvn.w	r4, r4
 8000420:	3c1f      	subs	r4, #31
 8000422:	da1c      	bge.n	800045e <__adddf3+0x1d2>
 8000424:	340c      	adds	r4, #12
 8000426:	dc0e      	bgt.n	8000446 <__adddf3+0x1ba>
 8000428:	f104 0414 	add.w	r4, r4, #20
 800042c:	f1c4 0220 	rsb	r2, r4, #32
 8000430:	fa20 f004 	lsr.w	r0, r0, r4
 8000434:	fa01 f302 	lsl.w	r3, r1, r2
 8000438:	ea40 0003 	orr.w	r0, r0, r3
 800043c:	fa21 f304 	lsr.w	r3, r1, r4
 8000440:	ea45 0103 	orr.w	r1, r5, r3
 8000444:	bd30      	pop	{r4, r5, pc}
 8000446:	f1c4 040c 	rsb	r4, r4, #12
 800044a:	f1c4 0220 	rsb	r2, r4, #32
 800044e:	fa20 f002 	lsr.w	r0, r0, r2
 8000452:	fa01 f304 	lsl.w	r3, r1, r4
 8000456:	ea40 0003 	orr.w	r0, r0, r3
 800045a:	4629      	mov	r1, r5
 800045c:	bd30      	pop	{r4, r5, pc}
 800045e:	fa21 f004 	lsr.w	r0, r1, r4
 8000462:	4629      	mov	r1, r5
 8000464:	bd30      	pop	{r4, r5, pc}
 8000466:	f094 0f00 	teq	r4, #0
 800046a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800046e:	bf06      	itte	eq
 8000470:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000474:	3401      	addeq	r4, #1
 8000476:	3d01      	subne	r5, #1
 8000478:	e74e      	b.n	8000318 <__adddf3+0x8c>
 800047a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800047e:	bf18      	it	ne
 8000480:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000484:	d029      	beq.n	80004da <__adddf3+0x24e>
 8000486:	ea94 0f05 	teq	r4, r5
 800048a:	bf08      	it	eq
 800048c:	ea90 0f02 	teqeq	r0, r2
 8000490:	d005      	beq.n	800049e <__adddf3+0x212>
 8000492:	ea54 0c00 	orrs.w	ip, r4, r0
 8000496:	bf04      	itt	eq
 8000498:	4619      	moveq	r1, r3
 800049a:	4610      	moveq	r0, r2
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	ea91 0f03 	teq	r1, r3
 80004a2:	bf1e      	ittt	ne
 80004a4:	2100      	movne	r1, #0
 80004a6:	2000      	movne	r0, #0
 80004a8:	bd30      	popne	{r4, r5, pc}
 80004aa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ae:	d105      	bne.n	80004bc <__adddf3+0x230>
 80004b0:	0040      	lsls	r0, r0, #1
 80004b2:	4149      	adcs	r1, r1
 80004b4:	bf28      	it	cs
 80004b6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004ba:	bd30      	pop	{r4, r5, pc}
 80004bc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004c0:	bf3c      	itt	cc
 80004c2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004c6:	bd30      	popcc	{r4, r5, pc}
 80004c8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004cc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80004d0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80004d4:	f04f 0000 	mov.w	r0, #0
 80004d8:	bd30      	pop	{r4, r5, pc}
 80004da:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004de:	bf1a      	itte	ne
 80004e0:	4619      	movne	r1, r3
 80004e2:	4610      	movne	r0, r2
 80004e4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004e8:	bf1c      	itt	ne
 80004ea:	460b      	movne	r3, r1
 80004ec:	4602      	movne	r2, r0
 80004ee:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004f2:	bf06      	itte	eq
 80004f4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004f8:	ea91 0f03 	teqeq	r1, r3
 80004fc:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000500:	bd30      	pop	{r4, r5, pc}
 8000502:	bf00      	nop

08000504 <__aeabi_ui2d>:
 8000504:	f090 0f00 	teq	r0, #0
 8000508:	bf04      	itt	eq
 800050a:	2100      	moveq	r1, #0
 800050c:	4770      	bxeq	lr
 800050e:	b530      	push	{r4, r5, lr}
 8000510:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000514:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000518:	f04f 0500 	mov.w	r5, #0
 800051c:	f04f 0100 	mov.w	r1, #0
 8000520:	e750      	b.n	80003c4 <__adddf3+0x138>
 8000522:	bf00      	nop

08000524 <__aeabi_i2d>:
 8000524:	f090 0f00 	teq	r0, #0
 8000528:	bf04      	itt	eq
 800052a:	2100      	moveq	r1, #0
 800052c:	4770      	bxeq	lr
 800052e:	b530      	push	{r4, r5, lr}
 8000530:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000534:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000538:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800053c:	bf48      	it	mi
 800053e:	4240      	negmi	r0, r0
 8000540:	f04f 0100 	mov.w	r1, #0
 8000544:	e73e      	b.n	80003c4 <__adddf3+0x138>
 8000546:	bf00      	nop

08000548 <__aeabi_f2d>:
 8000548:	0042      	lsls	r2, r0, #1
 800054a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800054e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000552:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000556:	bf1f      	itttt	ne
 8000558:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800055c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000560:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000564:	4770      	bxne	lr
 8000566:	f092 0f00 	teq	r2, #0
 800056a:	bf14      	ite	ne
 800056c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000570:	4770      	bxeq	lr
 8000572:	b530      	push	{r4, r5, lr}
 8000574:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000578:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 800057c:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000580:	e720      	b.n	80003c4 <__adddf3+0x138>
 8000582:	bf00      	nop

08000584 <__aeabi_ul2d>:
 8000584:	ea50 0201 	orrs.w	r2, r0, r1
 8000588:	bf08      	it	eq
 800058a:	4770      	bxeq	lr
 800058c:	b530      	push	{r4, r5, lr}
 800058e:	f04f 0500 	mov.w	r5, #0
 8000592:	e00a      	b.n	80005aa <__aeabi_l2d+0x16>

08000594 <__aeabi_l2d>:
 8000594:	ea50 0201 	orrs.w	r2, r0, r1
 8000598:	bf08      	it	eq
 800059a:	4770      	bxeq	lr
 800059c:	b530      	push	{r4, r5, lr}
 800059e:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005a2:	d502      	bpl.n	80005aa <__aeabi_l2d+0x16>
 80005a4:	4240      	negs	r0, r0
 80005a6:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005aa:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005ae:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005b2:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005b6:	f43f aedc 	beq.w	8000372 <__adddf3+0xe6>
 80005ba:	f04f 0203 	mov.w	r2, #3
 80005be:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005c2:	bf18      	it	ne
 80005c4:	3203      	addne	r2, #3
 80005c6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ca:	bf18      	it	ne
 80005cc:	3203      	addne	r2, #3
 80005ce:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005d2:	f1c2 0320 	rsb	r3, r2, #32
 80005d6:	fa00 fc03 	lsl.w	ip, r0, r3
 80005da:	fa20 f002 	lsr.w	r0, r0, r2
 80005de:	fa01 fe03 	lsl.w	lr, r1, r3
 80005e2:	ea40 000e 	orr.w	r0, r0, lr
 80005e6:	fa21 f102 	lsr.w	r1, r1, r2
 80005ea:	4414      	add	r4, r2
 80005ec:	e6c1      	b.n	8000372 <__adddf3+0xe6>
 80005ee:	bf00      	nop

080005f0 <__aeabi_dmul>:
 80005f0:	b570      	push	{r4, r5, r6, lr}
 80005f2:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80005f6:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80005fa:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80005fe:	bf1d      	ittte	ne
 8000600:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000604:	ea94 0f0c 	teqne	r4, ip
 8000608:	ea95 0f0c 	teqne	r5, ip
 800060c:	f000 f8de 	bleq	80007cc <__aeabi_dmul+0x1dc>
 8000610:	442c      	add	r4, r5
 8000612:	ea81 0603 	eor.w	r6, r1, r3
 8000616:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 800061a:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 800061e:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 8000622:	bf18      	it	ne
 8000624:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000628:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800062c:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000630:	d038      	beq.n	80006a4 <__aeabi_dmul+0xb4>
 8000632:	fba0 ce02 	umull	ip, lr, r0, r2
 8000636:	f04f 0500 	mov.w	r5, #0
 800063a:	fbe1 e502 	umlal	lr, r5, r1, r2
 800063e:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 8000642:	fbe0 e503 	umlal	lr, r5, r0, r3
 8000646:	f04f 0600 	mov.w	r6, #0
 800064a:	fbe1 5603 	umlal	r5, r6, r1, r3
 800064e:	f09c 0f00 	teq	ip, #0
 8000652:	bf18      	it	ne
 8000654:	f04e 0e01 	orrne.w	lr, lr, #1
 8000658:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 800065c:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000660:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 8000664:	d204      	bcs.n	8000670 <__aeabi_dmul+0x80>
 8000666:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 800066a:	416d      	adcs	r5, r5
 800066c:	eb46 0606 	adc.w	r6, r6, r6
 8000670:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 8000674:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000678:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 800067c:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000680:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 8000684:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000688:	bf88      	it	hi
 800068a:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 800068e:	d81e      	bhi.n	80006ce <__aeabi_dmul+0xde>
 8000690:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 8000694:	bf08      	it	eq
 8000696:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 800069a:	f150 0000 	adcs.w	r0, r0, #0
 800069e:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006a2:	bd70      	pop	{r4, r5, r6, pc}
 80006a4:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006a8:	ea46 0101 	orr.w	r1, r6, r1
 80006ac:	ea40 0002 	orr.w	r0, r0, r2
 80006b0:	ea81 0103 	eor.w	r1, r1, r3
 80006b4:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006b8:	bfc2      	ittt	gt
 80006ba:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006be:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006c2:	bd70      	popgt	{r4, r5, r6, pc}
 80006c4:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80006c8:	f04f 0e00 	mov.w	lr, #0
 80006cc:	3c01      	subs	r4, #1
 80006ce:	f300 80ab 	bgt.w	8000828 <__aeabi_dmul+0x238>
 80006d2:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80006d6:	bfde      	ittt	le
 80006d8:	2000      	movle	r0, #0
 80006da:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80006de:	bd70      	pople	{r4, r5, r6, pc}
 80006e0:	f1c4 0400 	rsb	r4, r4, #0
 80006e4:	3c20      	subs	r4, #32
 80006e6:	da35      	bge.n	8000754 <__aeabi_dmul+0x164>
 80006e8:	340c      	adds	r4, #12
 80006ea:	dc1b      	bgt.n	8000724 <__aeabi_dmul+0x134>
 80006ec:	f104 0414 	add.w	r4, r4, #20
 80006f0:	f1c4 0520 	rsb	r5, r4, #32
 80006f4:	fa00 f305 	lsl.w	r3, r0, r5
 80006f8:	fa20 f004 	lsr.w	r0, r0, r4
 80006fc:	fa01 f205 	lsl.w	r2, r1, r5
 8000700:	ea40 0002 	orr.w	r0, r0, r2
 8000704:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000708:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 800070c:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000710:	fa21 f604 	lsr.w	r6, r1, r4
 8000714:	eb42 0106 	adc.w	r1, r2, r6
 8000718:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800071c:	bf08      	it	eq
 800071e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000722:	bd70      	pop	{r4, r5, r6, pc}
 8000724:	f1c4 040c 	rsb	r4, r4, #12
 8000728:	f1c4 0520 	rsb	r5, r4, #32
 800072c:	fa00 f304 	lsl.w	r3, r0, r4
 8000730:	fa20 f005 	lsr.w	r0, r0, r5
 8000734:	fa01 f204 	lsl.w	r2, r1, r4
 8000738:	ea40 0002 	orr.w	r0, r0, r2
 800073c:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000740:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000744:	f141 0100 	adc.w	r1, r1, #0
 8000748:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800074c:	bf08      	it	eq
 800074e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000752:	bd70      	pop	{r4, r5, r6, pc}
 8000754:	f1c4 0520 	rsb	r5, r4, #32
 8000758:	fa00 f205 	lsl.w	r2, r0, r5
 800075c:	ea4e 0e02 	orr.w	lr, lr, r2
 8000760:	fa20 f304 	lsr.w	r3, r0, r4
 8000764:	fa01 f205 	lsl.w	r2, r1, r5
 8000768:	ea43 0302 	orr.w	r3, r3, r2
 800076c:	fa21 f004 	lsr.w	r0, r1, r4
 8000770:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000774:	fa21 f204 	lsr.w	r2, r1, r4
 8000778:	ea20 0002 	bic.w	r0, r0, r2
 800077c:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000780:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000784:	bf08      	it	eq
 8000786:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800078a:	bd70      	pop	{r4, r5, r6, pc}
 800078c:	f094 0f00 	teq	r4, #0
 8000790:	d10f      	bne.n	80007b2 <__aeabi_dmul+0x1c2>
 8000792:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 8000796:	0040      	lsls	r0, r0, #1
 8000798:	eb41 0101 	adc.w	r1, r1, r1
 800079c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007a0:	bf08      	it	eq
 80007a2:	3c01      	subeq	r4, #1
 80007a4:	d0f7      	beq.n	8000796 <__aeabi_dmul+0x1a6>
 80007a6:	ea41 0106 	orr.w	r1, r1, r6
 80007aa:	f095 0f00 	teq	r5, #0
 80007ae:	bf18      	it	ne
 80007b0:	4770      	bxne	lr
 80007b2:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007b6:	0052      	lsls	r2, r2, #1
 80007b8:	eb43 0303 	adc.w	r3, r3, r3
 80007bc:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007c0:	bf08      	it	eq
 80007c2:	3d01      	subeq	r5, #1
 80007c4:	d0f7      	beq.n	80007b6 <__aeabi_dmul+0x1c6>
 80007c6:	ea43 0306 	orr.w	r3, r3, r6
 80007ca:	4770      	bx	lr
 80007cc:	ea94 0f0c 	teq	r4, ip
 80007d0:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007d4:	bf18      	it	ne
 80007d6:	ea95 0f0c 	teqne	r5, ip
 80007da:	d00c      	beq.n	80007f6 <__aeabi_dmul+0x206>
 80007dc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007e0:	bf18      	it	ne
 80007e2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007e6:	d1d1      	bne.n	800078c <__aeabi_dmul+0x19c>
 80007e8:	ea81 0103 	eor.w	r1, r1, r3
 80007ec:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007f0:	f04f 0000 	mov.w	r0, #0
 80007f4:	bd70      	pop	{r4, r5, r6, pc}
 80007f6:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007fa:	bf06      	itte	eq
 80007fc:	4610      	moveq	r0, r2
 80007fe:	4619      	moveq	r1, r3
 8000800:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000804:	d019      	beq.n	800083a <__aeabi_dmul+0x24a>
 8000806:	ea94 0f0c 	teq	r4, ip
 800080a:	d102      	bne.n	8000812 <__aeabi_dmul+0x222>
 800080c:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000810:	d113      	bne.n	800083a <__aeabi_dmul+0x24a>
 8000812:	ea95 0f0c 	teq	r5, ip
 8000816:	d105      	bne.n	8000824 <__aeabi_dmul+0x234>
 8000818:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 800081c:	bf1c      	itt	ne
 800081e:	4610      	movne	r0, r2
 8000820:	4619      	movne	r1, r3
 8000822:	d10a      	bne.n	800083a <__aeabi_dmul+0x24a>
 8000824:	ea81 0103 	eor.w	r1, r1, r3
 8000828:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800082c:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000830:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000834:	f04f 0000 	mov.w	r0, #0
 8000838:	bd70      	pop	{r4, r5, r6, pc}
 800083a:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 800083e:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 8000842:	bd70      	pop	{r4, r5, r6, pc}

08000844 <__aeabi_ddiv>:
 8000844:	b570      	push	{r4, r5, r6, lr}
 8000846:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800084a:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 800084e:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000852:	bf1d      	ittte	ne
 8000854:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000858:	ea94 0f0c 	teqne	r4, ip
 800085c:	ea95 0f0c 	teqne	r5, ip
 8000860:	f000 f8a7 	bleq	80009b2 <__aeabi_ddiv+0x16e>
 8000864:	eba4 0405 	sub.w	r4, r4, r5
 8000868:	ea81 0e03 	eor.w	lr, r1, r3
 800086c:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000870:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000874:	f000 8088 	beq.w	8000988 <__aeabi_ddiv+0x144>
 8000878:	ea4f 3303 	mov.w	r3, r3, lsl #12
 800087c:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000880:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 8000884:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000888:	ea4f 2202 	mov.w	r2, r2, lsl #8
 800088c:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000890:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 8000894:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000898:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 800089c:	429d      	cmp	r5, r3
 800089e:	bf08      	it	eq
 80008a0:	4296      	cmpeq	r6, r2
 80008a2:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008a6:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008aa:	d202      	bcs.n	80008b2 <__aeabi_ddiv+0x6e>
 80008ac:	085b      	lsrs	r3, r3, #1
 80008ae:	ea4f 0232 	mov.w	r2, r2, rrx
 80008b2:	1ab6      	subs	r6, r6, r2
 80008b4:	eb65 0503 	sbc.w	r5, r5, r3
 80008b8:	085b      	lsrs	r3, r3, #1
 80008ba:	ea4f 0232 	mov.w	r2, r2, rrx
 80008be:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008c2:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008c6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008ca:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008ce:	bf22      	ittt	cs
 80008d0:	1ab6      	subcs	r6, r6, r2
 80008d2:	4675      	movcs	r5, lr
 80008d4:	ea40 000c 	orrcs.w	r0, r0, ip
 80008d8:	085b      	lsrs	r3, r3, #1
 80008da:	ea4f 0232 	mov.w	r2, r2, rrx
 80008de:	ebb6 0e02 	subs.w	lr, r6, r2
 80008e2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008e6:	bf22      	ittt	cs
 80008e8:	1ab6      	subcs	r6, r6, r2
 80008ea:	4675      	movcs	r5, lr
 80008ec:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008f0:	085b      	lsrs	r3, r3, #1
 80008f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008f6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008fa:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008fe:	bf22      	ittt	cs
 8000900:	1ab6      	subcs	r6, r6, r2
 8000902:	4675      	movcs	r5, lr
 8000904:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000908:	085b      	lsrs	r3, r3, #1
 800090a:	ea4f 0232 	mov.w	r2, r2, rrx
 800090e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000912:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000916:	bf22      	ittt	cs
 8000918:	1ab6      	subcs	r6, r6, r2
 800091a:	4675      	movcs	r5, lr
 800091c:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000920:	ea55 0e06 	orrs.w	lr, r5, r6
 8000924:	d018      	beq.n	8000958 <__aeabi_ddiv+0x114>
 8000926:	ea4f 1505 	mov.w	r5, r5, lsl #4
 800092a:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 800092e:	ea4f 1606 	mov.w	r6, r6, lsl #4
 8000932:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 8000936:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 800093a:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 800093e:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 8000942:	d1c0      	bne.n	80008c6 <__aeabi_ddiv+0x82>
 8000944:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000948:	d10b      	bne.n	8000962 <__aeabi_ddiv+0x11e>
 800094a:	ea41 0100 	orr.w	r1, r1, r0
 800094e:	f04f 0000 	mov.w	r0, #0
 8000952:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 8000956:	e7b6      	b.n	80008c6 <__aeabi_ddiv+0x82>
 8000958:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 800095c:	bf04      	itt	eq
 800095e:	4301      	orreq	r1, r0
 8000960:	2000      	moveq	r0, #0
 8000962:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000966:	bf88      	it	hi
 8000968:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 800096c:	f63f aeaf 	bhi.w	80006ce <__aeabi_dmul+0xde>
 8000970:	ebb5 0c03 	subs.w	ip, r5, r3
 8000974:	bf04      	itt	eq
 8000976:	ebb6 0c02 	subseq.w	ip, r6, r2
 800097a:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 800097e:	f150 0000 	adcs.w	r0, r0, #0
 8000982:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000986:	bd70      	pop	{r4, r5, r6, pc}
 8000988:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 800098c:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000990:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 8000994:	bfc2      	ittt	gt
 8000996:	ebd4 050c 	rsbsgt	r5, r4, ip
 800099a:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800099e:	bd70      	popgt	{r4, r5, r6, pc}
 80009a0:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009a4:	f04f 0e00 	mov.w	lr, #0
 80009a8:	3c01      	subs	r4, #1
 80009aa:	e690      	b.n	80006ce <__aeabi_dmul+0xde>
 80009ac:	ea45 0e06 	orr.w	lr, r5, r6
 80009b0:	e68d      	b.n	80006ce <__aeabi_dmul+0xde>
 80009b2:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009b6:	ea94 0f0c 	teq	r4, ip
 80009ba:	bf08      	it	eq
 80009bc:	ea95 0f0c 	teqeq	r5, ip
 80009c0:	f43f af3b 	beq.w	800083a <__aeabi_dmul+0x24a>
 80009c4:	ea94 0f0c 	teq	r4, ip
 80009c8:	d10a      	bne.n	80009e0 <__aeabi_ddiv+0x19c>
 80009ca:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009ce:	f47f af34 	bne.w	800083a <__aeabi_dmul+0x24a>
 80009d2:	ea95 0f0c 	teq	r5, ip
 80009d6:	f47f af25 	bne.w	8000824 <__aeabi_dmul+0x234>
 80009da:	4610      	mov	r0, r2
 80009dc:	4619      	mov	r1, r3
 80009de:	e72c      	b.n	800083a <__aeabi_dmul+0x24a>
 80009e0:	ea95 0f0c 	teq	r5, ip
 80009e4:	d106      	bne.n	80009f4 <__aeabi_ddiv+0x1b0>
 80009e6:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009ea:	f43f aefd 	beq.w	80007e8 <__aeabi_dmul+0x1f8>
 80009ee:	4610      	mov	r0, r2
 80009f0:	4619      	mov	r1, r3
 80009f2:	e722      	b.n	800083a <__aeabi_dmul+0x24a>
 80009f4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80009f8:	bf18      	it	ne
 80009fa:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80009fe:	f47f aec5 	bne.w	800078c <__aeabi_dmul+0x19c>
 8000a02:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a06:	f47f af0d 	bne.w	8000824 <__aeabi_dmul+0x234>
 8000a0a:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a0e:	f47f aeeb 	bne.w	80007e8 <__aeabi_dmul+0x1f8>
 8000a12:	e712      	b.n	800083a <__aeabi_dmul+0x24a>

08000a14 <__gedf2>:
 8000a14:	f04f 3cff 	mov.w	ip, #4294967295
 8000a18:	e006      	b.n	8000a28 <__cmpdf2+0x4>
 8000a1a:	bf00      	nop

08000a1c <__ledf2>:
 8000a1c:	f04f 0c01 	mov.w	ip, #1
 8000a20:	e002      	b.n	8000a28 <__cmpdf2+0x4>
 8000a22:	bf00      	nop

08000a24 <__cmpdf2>:
 8000a24:	f04f 0c01 	mov.w	ip, #1
 8000a28:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a2c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a30:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a34:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a38:	bf18      	it	ne
 8000a3a:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a3e:	d01b      	beq.n	8000a78 <__cmpdf2+0x54>
 8000a40:	b001      	add	sp, #4
 8000a42:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a46:	bf0c      	ite	eq
 8000a48:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a4c:	ea91 0f03 	teqne	r1, r3
 8000a50:	bf02      	ittt	eq
 8000a52:	ea90 0f02 	teqeq	r0, r2
 8000a56:	2000      	moveq	r0, #0
 8000a58:	4770      	bxeq	lr
 8000a5a:	f110 0f00 	cmn.w	r0, #0
 8000a5e:	ea91 0f03 	teq	r1, r3
 8000a62:	bf58      	it	pl
 8000a64:	4299      	cmppl	r1, r3
 8000a66:	bf08      	it	eq
 8000a68:	4290      	cmpeq	r0, r2
 8000a6a:	bf2c      	ite	cs
 8000a6c:	17d8      	asrcs	r0, r3, #31
 8000a6e:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a72:	f040 0001 	orr.w	r0, r0, #1
 8000a76:	4770      	bx	lr
 8000a78:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a7c:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a80:	d102      	bne.n	8000a88 <__cmpdf2+0x64>
 8000a82:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a86:	d107      	bne.n	8000a98 <__cmpdf2+0x74>
 8000a88:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a8c:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a90:	d1d6      	bne.n	8000a40 <__cmpdf2+0x1c>
 8000a92:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a96:	d0d3      	beq.n	8000a40 <__cmpdf2+0x1c>
 8000a98:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000a9c:	4770      	bx	lr
 8000a9e:	bf00      	nop

08000aa0 <__aeabi_cdrcmple>:
 8000aa0:	4684      	mov	ip, r0
 8000aa2:	4610      	mov	r0, r2
 8000aa4:	4662      	mov	r2, ip
 8000aa6:	468c      	mov	ip, r1
 8000aa8:	4619      	mov	r1, r3
 8000aaa:	4663      	mov	r3, ip
 8000aac:	e000      	b.n	8000ab0 <__aeabi_cdcmpeq>
 8000aae:	bf00      	nop

08000ab0 <__aeabi_cdcmpeq>:
 8000ab0:	b501      	push	{r0, lr}
 8000ab2:	f7ff ffb7 	bl	8000a24 <__cmpdf2>
 8000ab6:	2800      	cmp	r0, #0
 8000ab8:	bf48      	it	mi
 8000aba:	f110 0f00 	cmnmi.w	r0, #0
 8000abe:	bd01      	pop	{r0, pc}

08000ac0 <__aeabi_dcmpeq>:
 8000ac0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ac4:	f7ff fff4 	bl	8000ab0 <__aeabi_cdcmpeq>
 8000ac8:	bf0c      	ite	eq
 8000aca:	2001      	moveq	r0, #1
 8000acc:	2000      	movne	r0, #0
 8000ace:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ad2:	bf00      	nop

08000ad4 <__aeabi_dcmplt>:
 8000ad4:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ad8:	f7ff ffea 	bl	8000ab0 <__aeabi_cdcmpeq>
 8000adc:	bf34      	ite	cc
 8000ade:	2001      	movcc	r0, #1
 8000ae0:	2000      	movcs	r0, #0
 8000ae2:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ae6:	bf00      	nop

08000ae8 <__aeabi_dcmple>:
 8000ae8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000aec:	f7ff ffe0 	bl	8000ab0 <__aeabi_cdcmpeq>
 8000af0:	bf94      	ite	ls
 8000af2:	2001      	movls	r0, #1
 8000af4:	2000      	movhi	r0, #0
 8000af6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000afa:	bf00      	nop

08000afc <__aeabi_dcmpge>:
 8000afc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b00:	f7ff ffce 	bl	8000aa0 <__aeabi_cdrcmple>
 8000b04:	bf94      	ite	ls
 8000b06:	2001      	movls	r0, #1
 8000b08:	2000      	movhi	r0, #0
 8000b0a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b0e:	bf00      	nop

08000b10 <__aeabi_dcmpgt>:
 8000b10:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b14:	f7ff ffc4 	bl	8000aa0 <__aeabi_cdrcmple>
 8000b18:	bf34      	ite	cc
 8000b1a:	2001      	movcc	r0, #1
 8000b1c:	2000      	movcs	r0, #0
 8000b1e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b22:	bf00      	nop

08000b24 <__aeabi_dcmpun>:
 8000b24:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b28:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b2c:	d102      	bne.n	8000b34 <__aeabi_dcmpun+0x10>
 8000b2e:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b32:	d10a      	bne.n	8000b4a <__aeabi_dcmpun+0x26>
 8000b34:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b38:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b3c:	d102      	bne.n	8000b44 <__aeabi_dcmpun+0x20>
 8000b3e:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b42:	d102      	bne.n	8000b4a <__aeabi_dcmpun+0x26>
 8000b44:	f04f 0000 	mov.w	r0, #0
 8000b48:	4770      	bx	lr
 8000b4a:	f04f 0001 	mov.w	r0, #1
 8000b4e:	4770      	bx	lr

08000b50 <__aeabi_d2iz>:
 8000b50:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b54:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b58:	d215      	bcs.n	8000b86 <__aeabi_d2iz+0x36>
 8000b5a:	d511      	bpl.n	8000b80 <__aeabi_d2iz+0x30>
 8000b5c:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b60:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b64:	d912      	bls.n	8000b8c <__aeabi_d2iz+0x3c>
 8000b66:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b6a:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b6e:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b72:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b76:	fa23 f002 	lsr.w	r0, r3, r2
 8000b7a:	bf18      	it	ne
 8000b7c:	4240      	negne	r0, r0
 8000b7e:	4770      	bx	lr
 8000b80:	f04f 0000 	mov.w	r0, #0
 8000b84:	4770      	bx	lr
 8000b86:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b8a:	d105      	bne.n	8000b98 <__aeabi_d2iz+0x48>
 8000b8c:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000b90:	bf08      	it	eq
 8000b92:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000b96:	4770      	bx	lr
 8000b98:	f04f 0000 	mov.w	r0, #0
 8000b9c:	4770      	bx	lr
 8000b9e:	bf00      	nop

08000ba0 <__aeabi_uldivmod>:
 8000ba0:	b953      	cbnz	r3, 8000bb8 <__aeabi_uldivmod+0x18>
 8000ba2:	b94a      	cbnz	r2, 8000bb8 <__aeabi_uldivmod+0x18>
 8000ba4:	2900      	cmp	r1, #0
 8000ba6:	bf08      	it	eq
 8000ba8:	2800      	cmpeq	r0, #0
 8000baa:	bf1c      	itt	ne
 8000bac:	f04f 31ff 	movne.w	r1, #4294967295
 8000bb0:	f04f 30ff 	movne.w	r0, #4294967295
 8000bb4:	f000 b97a 	b.w	8000eac <__aeabi_idiv0>
 8000bb8:	f1ad 0c08 	sub.w	ip, sp, #8
 8000bbc:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000bc0:	f000 f806 	bl	8000bd0 <__udivmoddi4>
 8000bc4:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000bc8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000bcc:	b004      	add	sp, #16
 8000bce:	4770      	bx	lr

08000bd0 <__udivmoddi4>:
 8000bd0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000bd4:	468c      	mov	ip, r1
 8000bd6:	460d      	mov	r5, r1
 8000bd8:	4604      	mov	r4, r0
 8000bda:	9e08      	ldr	r6, [sp, #32]
 8000bdc:	2b00      	cmp	r3, #0
 8000bde:	d151      	bne.n	8000c84 <__udivmoddi4+0xb4>
 8000be0:	428a      	cmp	r2, r1
 8000be2:	4617      	mov	r7, r2
 8000be4:	d96d      	bls.n	8000cc2 <__udivmoddi4+0xf2>
 8000be6:	fab2 fe82 	clz	lr, r2
 8000bea:	f1be 0f00 	cmp.w	lr, #0
 8000bee:	d00b      	beq.n	8000c08 <__udivmoddi4+0x38>
 8000bf0:	f1ce 0c20 	rsb	ip, lr, #32
 8000bf4:	fa01 f50e 	lsl.w	r5, r1, lr
 8000bf8:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000bfc:	fa02 f70e 	lsl.w	r7, r2, lr
 8000c00:	ea4c 0c05 	orr.w	ip, ip, r5
 8000c04:	fa00 f40e 	lsl.w	r4, r0, lr
 8000c08:	ea4f 4a17 	mov.w	sl, r7, lsr #16
 8000c0c:	0c25      	lsrs	r5, r4, #16
 8000c0e:	fbbc f8fa 	udiv	r8, ip, sl
 8000c12:	fa1f f987 	uxth.w	r9, r7
 8000c16:	fb0a cc18 	mls	ip, sl, r8, ip
 8000c1a:	ea45 450c 	orr.w	r5, r5, ip, lsl #16
 8000c1e:	fb08 f309 	mul.w	r3, r8, r9
 8000c22:	42ab      	cmp	r3, r5
 8000c24:	d90a      	bls.n	8000c3c <__udivmoddi4+0x6c>
 8000c26:	19ed      	adds	r5, r5, r7
 8000c28:	f108 32ff 	add.w	r2, r8, #4294967295
 8000c2c:	f080 8123 	bcs.w	8000e76 <__udivmoddi4+0x2a6>
 8000c30:	42ab      	cmp	r3, r5
 8000c32:	f240 8120 	bls.w	8000e76 <__udivmoddi4+0x2a6>
 8000c36:	f1a8 0802 	sub.w	r8, r8, #2
 8000c3a:	443d      	add	r5, r7
 8000c3c:	1aed      	subs	r5, r5, r3
 8000c3e:	b2a4      	uxth	r4, r4
 8000c40:	fbb5 f0fa 	udiv	r0, r5, sl
 8000c44:	fb0a 5510 	mls	r5, sl, r0, r5
 8000c48:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 8000c4c:	fb00 f909 	mul.w	r9, r0, r9
 8000c50:	45a1      	cmp	r9, r4
 8000c52:	d909      	bls.n	8000c68 <__udivmoddi4+0x98>
 8000c54:	19e4      	adds	r4, r4, r7
 8000c56:	f100 33ff 	add.w	r3, r0, #4294967295
 8000c5a:	f080 810a 	bcs.w	8000e72 <__udivmoddi4+0x2a2>
 8000c5e:	45a1      	cmp	r9, r4
 8000c60:	f240 8107 	bls.w	8000e72 <__udivmoddi4+0x2a2>
 8000c64:	3802      	subs	r0, #2
 8000c66:	443c      	add	r4, r7
 8000c68:	eba4 0409 	sub.w	r4, r4, r9
 8000c6c:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000c70:	2100      	movs	r1, #0
 8000c72:	2e00      	cmp	r6, #0
 8000c74:	d061      	beq.n	8000d3a <__udivmoddi4+0x16a>
 8000c76:	fa24 f40e 	lsr.w	r4, r4, lr
 8000c7a:	2300      	movs	r3, #0
 8000c7c:	6034      	str	r4, [r6, #0]
 8000c7e:	6073      	str	r3, [r6, #4]
 8000c80:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000c84:	428b      	cmp	r3, r1
 8000c86:	d907      	bls.n	8000c98 <__udivmoddi4+0xc8>
 8000c88:	2e00      	cmp	r6, #0
 8000c8a:	d054      	beq.n	8000d36 <__udivmoddi4+0x166>
 8000c8c:	2100      	movs	r1, #0
 8000c8e:	e886 0021 	stmia.w	r6, {r0, r5}
 8000c92:	4608      	mov	r0, r1
 8000c94:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000c98:	fab3 f183 	clz	r1, r3
 8000c9c:	2900      	cmp	r1, #0
 8000c9e:	f040 808e 	bne.w	8000dbe <__udivmoddi4+0x1ee>
 8000ca2:	42ab      	cmp	r3, r5
 8000ca4:	d302      	bcc.n	8000cac <__udivmoddi4+0xdc>
 8000ca6:	4282      	cmp	r2, r0
 8000ca8:	f200 80fa 	bhi.w	8000ea0 <__udivmoddi4+0x2d0>
 8000cac:	1a84      	subs	r4, r0, r2
 8000cae:	eb65 0503 	sbc.w	r5, r5, r3
 8000cb2:	2001      	movs	r0, #1
 8000cb4:	46ac      	mov	ip, r5
 8000cb6:	2e00      	cmp	r6, #0
 8000cb8:	d03f      	beq.n	8000d3a <__udivmoddi4+0x16a>
 8000cba:	e886 1010 	stmia.w	r6, {r4, ip}
 8000cbe:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000cc2:	b912      	cbnz	r2, 8000cca <__udivmoddi4+0xfa>
 8000cc4:	2701      	movs	r7, #1
 8000cc6:	fbb7 f7f2 	udiv	r7, r7, r2
 8000cca:	fab7 fe87 	clz	lr, r7
 8000cce:	f1be 0f00 	cmp.w	lr, #0
 8000cd2:	d134      	bne.n	8000d3e <__udivmoddi4+0x16e>
 8000cd4:	1beb      	subs	r3, r5, r7
 8000cd6:	0c3a      	lsrs	r2, r7, #16
 8000cd8:	fa1f fc87 	uxth.w	ip, r7
 8000cdc:	2101      	movs	r1, #1
 8000cde:	fbb3 f8f2 	udiv	r8, r3, r2
 8000ce2:	0c25      	lsrs	r5, r4, #16
 8000ce4:	fb02 3318 	mls	r3, r2, r8, r3
 8000ce8:	ea45 4503 	orr.w	r5, r5, r3, lsl #16
 8000cec:	fb0c f308 	mul.w	r3, ip, r8
 8000cf0:	42ab      	cmp	r3, r5
 8000cf2:	d907      	bls.n	8000d04 <__udivmoddi4+0x134>
 8000cf4:	19ed      	adds	r5, r5, r7
 8000cf6:	f108 30ff 	add.w	r0, r8, #4294967295
 8000cfa:	d202      	bcs.n	8000d02 <__udivmoddi4+0x132>
 8000cfc:	42ab      	cmp	r3, r5
 8000cfe:	f200 80d1 	bhi.w	8000ea4 <__udivmoddi4+0x2d4>
 8000d02:	4680      	mov	r8, r0
 8000d04:	1aed      	subs	r5, r5, r3
 8000d06:	b2a3      	uxth	r3, r4
 8000d08:	fbb5 f0f2 	udiv	r0, r5, r2
 8000d0c:	fb02 5510 	mls	r5, r2, r0, r5
 8000d10:	ea43 4405 	orr.w	r4, r3, r5, lsl #16
 8000d14:	fb0c fc00 	mul.w	ip, ip, r0
 8000d18:	45a4      	cmp	ip, r4
 8000d1a:	d907      	bls.n	8000d2c <__udivmoddi4+0x15c>
 8000d1c:	19e4      	adds	r4, r4, r7
 8000d1e:	f100 33ff 	add.w	r3, r0, #4294967295
 8000d22:	d202      	bcs.n	8000d2a <__udivmoddi4+0x15a>
 8000d24:	45a4      	cmp	ip, r4
 8000d26:	f200 80b8 	bhi.w	8000e9a <__udivmoddi4+0x2ca>
 8000d2a:	4618      	mov	r0, r3
 8000d2c:	eba4 040c 	sub.w	r4, r4, ip
 8000d30:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000d34:	e79d      	b.n	8000c72 <__udivmoddi4+0xa2>
 8000d36:	4631      	mov	r1, r6
 8000d38:	4630      	mov	r0, r6
 8000d3a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d3e:	f1ce 0420 	rsb	r4, lr, #32
 8000d42:	fa05 f30e 	lsl.w	r3, r5, lr
 8000d46:	fa07 f70e 	lsl.w	r7, r7, lr
 8000d4a:	fa20 f804 	lsr.w	r8, r0, r4
 8000d4e:	0c3a      	lsrs	r2, r7, #16
 8000d50:	fa25 f404 	lsr.w	r4, r5, r4
 8000d54:	ea48 0803 	orr.w	r8, r8, r3
 8000d58:	fbb4 f1f2 	udiv	r1, r4, r2
 8000d5c:	ea4f 4518 	mov.w	r5, r8, lsr #16
 8000d60:	fb02 4411 	mls	r4, r2, r1, r4
 8000d64:	fa1f fc87 	uxth.w	ip, r7
 8000d68:	ea45 4504 	orr.w	r5, r5, r4, lsl #16
 8000d6c:	fb01 f30c 	mul.w	r3, r1, ip
 8000d70:	42ab      	cmp	r3, r5
 8000d72:	fa00 f40e 	lsl.w	r4, r0, lr
 8000d76:	d909      	bls.n	8000d8c <__udivmoddi4+0x1bc>
 8000d78:	19ed      	adds	r5, r5, r7
 8000d7a:	f101 30ff 	add.w	r0, r1, #4294967295
 8000d7e:	f080 808a 	bcs.w	8000e96 <__udivmoddi4+0x2c6>
 8000d82:	42ab      	cmp	r3, r5
 8000d84:	f240 8087 	bls.w	8000e96 <__udivmoddi4+0x2c6>
 8000d88:	3902      	subs	r1, #2
 8000d8a:	443d      	add	r5, r7
 8000d8c:	1aeb      	subs	r3, r5, r3
 8000d8e:	fa1f f588 	uxth.w	r5, r8
 8000d92:	fbb3 f0f2 	udiv	r0, r3, r2
 8000d96:	fb02 3310 	mls	r3, r2, r0, r3
 8000d9a:	ea45 4503 	orr.w	r5, r5, r3, lsl #16
 8000d9e:	fb00 f30c 	mul.w	r3, r0, ip
 8000da2:	42ab      	cmp	r3, r5
 8000da4:	d907      	bls.n	8000db6 <__udivmoddi4+0x1e6>
 8000da6:	19ed      	adds	r5, r5, r7
 8000da8:	f100 38ff 	add.w	r8, r0, #4294967295
 8000dac:	d26f      	bcs.n	8000e8e <__udivmoddi4+0x2be>
 8000dae:	42ab      	cmp	r3, r5
 8000db0:	d96d      	bls.n	8000e8e <__udivmoddi4+0x2be>
 8000db2:	3802      	subs	r0, #2
 8000db4:	443d      	add	r5, r7
 8000db6:	1aeb      	subs	r3, r5, r3
 8000db8:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000dbc:	e78f      	b.n	8000cde <__udivmoddi4+0x10e>
 8000dbe:	f1c1 0720 	rsb	r7, r1, #32
 8000dc2:	fa22 f807 	lsr.w	r8, r2, r7
 8000dc6:	408b      	lsls	r3, r1
 8000dc8:	fa05 f401 	lsl.w	r4, r5, r1
 8000dcc:	ea48 0303 	orr.w	r3, r8, r3
 8000dd0:	fa20 fe07 	lsr.w	lr, r0, r7
 8000dd4:	ea4f 4c13 	mov.w	ip, r3, lsr #16
 8000dd8:	40fd      	lsrs	r5, r7
 8000dda:	ea4e 0e04 	orr.w	lr, lr, r4
 8000dde:	fbb5 f9fc 	udiv	r9, r5, ip
 8000de2:	ea4f 441e 	mov.w	r4, lr, lsr #16
 8000de6:	fb0c 5519 	mls	r5, ip, r9, r5
 8000dea:	fa1f f883 	uxth.w	r8, r3
 8000dee:	ea44 4505 	orr.w	r5, r4, r5, lsl #16
 8000df2:	fb09 f408 	mul.w	r4, r9, r8
 8000df6:	42ac      	cmp	r4, r5
 8000df8:	fa02 f201 	lsl.w	r2, r2, r1
 8000dfc:	fa00 fa01 	lsl.w	sl, r0, r1
 8000e00:	d908      	bls.n	8000e14 <__udivmoddi4+0x244>
 8000e02:	18ed      	adds	r5, r5, r3
 8000e04:	f109 30ff 	add.w	r0, r9, #4294967295
 8000e08:	d243      	bcs.n	8000e92 <__udivmoddi4+0x2c2>
 8000e0a:	42ac      	cmp	r4, r5
 8000e0c:	d941      	bls.n	8000e92 <__udivmoddi4+0x2c2>
 8000e0e:	f1a9 0902 	sub.w	r9, r9, #2
 8000e12:	441d      	add	r5, r3
 8000e14:	1b2d      	subs	r5, r5, r4
 8000e16:	fa1f fe8e 	uxth.w	lr, lr
 8000e1a:	fbb5 f0fc 	udiv	r0, r5, ip
 8000e1e:	fb0c 5510 	mls	r5, ip, r0, r5
 8000e22:	ea4e 4405 	orr.w	r4, lr, r5, lsl #16
 8000e26:	fb00 f808 	mul.w	r8, r0, r8
 8000e2a:	45a0      	cmp	r8, r4
 8000e2c:	d907      	bls.n	8000e3e <__udivmoddi4+0x26e>
 8000e2e:	18e4      	adds	r4, r4, r3
 8000e30:	f100 35ff 	add.w	r5, r0, #4294967295
 8000e34:	d229      	bcs.n	8000e8a <__udivmoddi4+0x2ba>
 8000e36:	45a0      	cmp	r8, r4
 8000e38:	d927      	bls.n	8000e8a <__udivmoddi4+0x2ba>
 8000e3a:	3802      	subs	r0, #2
 8000e3c:	441c      	add	r4, r3
 8000e3e:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 8000e42:	eba4 0408 	sub.w	r4, r4, r8
 8000e46:	fba0 8902 	umull	r8, r9, r0, r2
 8000e4a:	454c      	cmp	r4, r9
 8000e4c:	46c6      	mov	lr, r8
 8000e4e:	464d      	mov	r5, r9
 8000e50:	d315      	bcc.n	8000e7e <__udivmoddi4+0x2ae>
 8000e52:	d012      	beq.n	8000e7a <__udivmoddi4+0x2aa>
 8000e54:	b156      	cbz	r6, 8000e6c <__udivmoddi4+0x29c>
 8000e56:	ebba 030e 	subs.w	r3, sl, lr
 8000e5a:	eb64 0405 	sbc.w	r4, r4, r5
 8000e5e:	fa04 f707 	lsl.w	r7, r4, r7
 8000e62:	40cb      	lsrs	r3, r1
 8000e64:	431f      	orrs	r7, r3
 8000e66:	40cc      	lsrs	r4, r1
 8000e68:	6037      	str	r7, [r6, #0]
 8000e6a:	6074      	str	r4, [r6, #4]
 8000e6c:	2100      	movs	r1, #0
 8000e6e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000e72:	4618      	mov	r0, r3
 8000e74:	e6f8      	b.n	8000c68 <__udivmoddi4+0x98>
 8000e76:	4690      	mov	r8, r2
 8000e78:	e6e0      	b.n	8000c3c <__udivmoddi4+0x6c>
 8000e7a:	45c2      	cmp	sl, r8
 8000e7c:	d2ea      	bcs.n	8000e54 <__udivmoddi4+0x284>
 8000e7e:	ebb8 0e02 	subs.w	lr, r8, r2
 8000e82:	eb69 0503 	sbc.w	r5, r9, r3
 8000e86:	3801      	subs	r0, #1
 8000e88:	e7e4      	b.n	8000e54 <__udivmoddi4+0x284>
 8000e8a:	4628      	mov	r0, r5
 8000e8c:	e7d7      	b.n	8000e3e <__udivmoddi4+0x26e>
 8000e8e:	4640      	mov	r0, r8
 8000e90:	e791      	b.n	8000db6 <__udivmoddi4+0x1e6>
 8000e92:	4681      	mov	r9, r0
 8000e94:	e7be      	b.n	8000e14 <__udivmoddi4+0x244>
 8000e96:	4601      	mov	r1, r0
 8000e98:	e778      	b.n	8000d8c <__udivmoddi4+0x1bc>
 8000e9a:	3802      	subs	r0, #2
 8000e9c:	443c      	add	r4, r7
 8000e9e:	e745      	b.n	8000d2c <__udivmoddi4+0x15c>
 8000ea0:	4608      	mov	r0, r1
 8000ea2:	e708      	b.n	8000cb6 <__udivmoddi4+0xe6>
 8000ea4:	f1a8 0802 	sub.w	r8, r8, #2
 8000ea8:	443d      	add	r5, r7
 8000eaa:	e72b      	b.n	8000d04 <__udivmoddi4+0x134>

08000eac <__aeabi_idiv0>:
 8000eac:	4770      	bx	lr
 8000eae:	bf00      	nop

08000eb0 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000eb0:	b580      	push	{r7, lr}
 8000eb2:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8000eb4:	4a0e      	ldr	r2, [pc, #56]	; (8000ef0 <HAL_Init+0x40>)
 8000eb6:	4b0e      	ldr	r3, [pc, #56]	; (8000ef0 <HAL_Init+0x40>)
 8000eb8:	681b      	ldr	r3, [r3, #0]
 8000eba:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8000ebe:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8000ec0:	4a0b      	ldr	r2, [pc, #44]	; (8000ef0 <HAL_Init+0x40>)
 8000ec2:	4b0b      	ldr	r3, [pc, #44]	; (8000ef0 <HAL_Init+0x40>)
 8000ec4:	681b      	ldr	r3, [r3, #0]
 8000ec6:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8000eca:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000ecc:	4a08      	ldr	r2, [pc, #32]	; (8000ef0 <HAL_Init+0x40>)
 8000ece:	4b08      	ldr	r3, [pc, #32]	; (8000ef0 <HAL_Init+0x40>)
 8000ed0:	681b      	ldr	r3, [r3, #0]
 8000ed2:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8000ed6:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000ed8:	2003      	movs	r0, #3
 8000eda:	f000 fd11 	bl	8001900 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8000ede:	2000      	movs	r0, #0
 8000ee0:	f000 f808 	bl	8000ef4 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000ee4:	f004 feac 	bl	8005c40 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000ee8:	2300      	movs	r3, #0
}
 8000eea:	4618      	mov	r0, r3
 8000eec:	bd80      	pop	{r7, pc}
 8000eee:	bf00      	nop
 8000ef0:	40023c00 	.word	0x40023c00

08000ef4 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000ef4:	b580      	push	{r7, lr}
 8000ef6:	b082      	sub	sp, #8
 8000ef8:	af00      	add	r7, sp, #0
 8000efa:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000efc:	4b12      	ldr	r3, [pc, #72]	; (8000f48 <HAL_InitTick+0x54>)
 8000efe:	681a      	ldr	r2, [r3, #0]
 8000f00:	4b12      	ldr	r3, [pc, #72]	; (8000f4c <HAL_InitTick+0x58>)
 8000f02:	781b      	ldrb	r3, [r3, #0]
 8000f04:	4619      	mov	r1, r3
 8000f06:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000f0a:	fbb3 f3f1 	udiv	r3, r3, r1
 8000f0e:	fbb2 f3f3 	udiv	r3, r2, r3
 8000f12:	4618      	mov	r0, r3
 8000f14:	f000 fd29 	bl	800196a <HAL_SYSTICK_Config>
 8000f18:	4603      	mov	r3, r0
 8000f1a:	2b00      	cmp	r3, #0
 8000f1c:	d001      	beq.n	8000f22 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8000f1e:	2301      	movs	r3, #1
 8000f20:	e00e      	b.n	8000f40 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000f22:	687b      	ldr	r3, [r7, #4]
 8000f24:	2b0f      	cmp	r3, #15
 8000f26:	d80a      	bhi.n	8000f3e <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000f28:	2200      	movs	r2, #0
 8000f2a:	6879      	ldr	r1, [r7, #4]
 8000f2c:	f04f 30ff 	mov.w	r0, #4294967295
 8000f30:	f000 fcf1 	bl	8001916 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000f34:	4a06      	ldr	r2, [pc, #24]	; (8000f50 <HAL_InitTick+0x5c>)
 8000f36:	687b      	ldr	r3, [r7, #4]
 8000f38:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8000f3a:	2300      	movs	r3, #0
 8000f3c:	e000      	b.n	8000f40 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8000f3e:	2301      	movs	r3, #1
}
 8000f40:	4618      	mov	r0, r3
 8000f42:	3708      	adds	r7, #8
 8000f44:	46bd      	mov	sp, r7
 8000f46:	bd80      	pop	{r7, pc}
 8000f48:	20000008 	.word	0x20000008
 8000f4c:	20000004 	.word	0x20000004
 8000f50:	20000000 	.word	0x20000000

08000f54 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000f54:	b480      	push	{r7}
 8000f56:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000f58:	4b06      	ldr	r3, [pc, #24]	; (8000f74 <HAL_IncTick+0x20>)
 8000f5a:	781b      	ldrb	r3, [r3, #0]
 8000f5c:	461a      	mov	r2, r3
 8000f5e:	4b06      	ldr	r3, [pc, #24]	; (8000f78 <HAL_IncTick+0x24>)
 8000f60:	681b      	ldr	r3, [r3, #0]
 8000f62:	4413      	add	r3, r2
 8000f64:	4a04      	ldr	r2, [pc, #16]	; (8000f78 <HAL_IncTick+0x24>)
 8000f66:	6013      	str	r3, [r2, #0]
}
 8000f68:	bf00      	nop
 8000f6a:	46bd      	mov	sp, r7
 8000f6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f70:	4770      	bx	lr
 8000f72:	bf00      	nop
 8000f74:	20000004 	.word	0x20000004
 8000f78:	20000208 	.word	0x20000208

08000f7c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000f7c:	b480      	push	{r7}
 8000f7e:	af00      	add	r7, sp, #0
  return uwTick;
 8000f80:	4b03      	ldr	r3, [pc, #12]	; (8000f90 <HAL_GetTick+0x14>)
 8000f82:	681b      	ldr	r3, [r3, #0]
}
 8000f84:	4618      	mov	r0, r3
 8000f86:	46bd      	mov	sp, r7
 8000f88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f8c:	4770      	bx	lr
 8000f8e:	bf00      	nop
 8000f90:	20000208 	.word	0x20000208

08000f94 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8000f94:	b580      	push	{r7, lr}
 8000f96:	b084      	sub	sp, #16
 8000f98:	af00      	add	r7, sp, #0
 8000f9a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8000f9c:	f7ff ffee 	bl	8000f7c <HAL_GetTick>
 8000fa0:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8000fa2:	687b      	ldr	r3, [r7, #4]
 8000fa4:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8000fa6:	68fb      	ldr	r3, [r7, #12]
 8000fa8:	f1b3 3fff 	cmp.w	r3, #4294967295
 8000fac:	d005      	beq.n	8000fba <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8000fae:	4b09      	ldr	r3, [pc, #36]	; (8000fd4 <HAL_Delay+0x40>)
 8000fb0:	781b      	ldrb	r3, [r3, #0]
 8000fb2:	461a      	mov	r2, r3
 8000fb4:	68fb      	ldr	r3, [r7, #12]
 8000fb6:	4413      	add	r3, r2
 8000fb8:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8000fba:	bf00      	nop
 8000fbc:	f7ff ffde 	bl	8000f7c <HAL_GetTick>
 8000fc0:	4602      	mov	r2, r0
 8000fc2:	68bb      	ldr	r3, [r7, #8]
 8000fc4:	1ad2      	subs	r2, r2, r3
 8000fc6:	68fb      	ldr	r3, [r7, #12]
 8000fc8:	429a      	cmp	r2, r3
 8000fca:	d3f7      	bcc.n	8000fbc <HAL_Delay+0x28>
  {
  }
}
 8000fcc:	bf00      	nop
 8000fce:	3710      	adds	r7, #16
 8000fd0:	46bd      	mov	sp, r7
 8000fd2:	bd80      	pop	{r7, pc}
 8000fd4:	20000004 	.word	0x20000004

08000fd8 <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8000fd8:	b580      	push	{r7, lr}
 8000fda:	b084      	sub	sp, #16
 8000fdc:	af00      	add	r7, sp, #0
 8000fde:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8000fe0:	2300      	movs	r3, #0
 8000fe2:	73fb      	strb	r3, [r7, #15]
  
  /* Check ADC handle */
  if(hadc == NULL)
 8000fe4:	687b      	ldr	r3, [r7, #4]
 8000fe6:	2b00      	cmp	r3, #0
 8000fe8:	d101      	bne.n	8000fee <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 8000fea:	2301      	movs	r3, #1
 8000fec:	e033      	b.n	8001056 <HAL_ADC_Init+0x7e>
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }
  
  if(hadc->State == HAL_ADC_STATE_RESET)
 8000fee:	687b      	ldr	r3, [r7, #4]
 8000ff0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000ff2:	2b00      	cmp	r3, #0
 8000ff4:	d109      	bne.n	800100a <HAL_ADC_Init+0x32>
  {
    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8000ff6:	687b      	ldr	r3, [r7, #4]
 8000ff8:	2200      	movs	r2, #0
 8000ffa:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8000ffc:	687b      	ldr	r3, [r7, #4]
 8000ffe:	2200      	movs	r2, #0
 8001000:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8001004:	6878      	ldr	r0, [r7, #4]
 8001006:	f004 faff 	bl	8005608 <HAL_ADC_MspInit>
  }
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 800100a:	687b      	ldr	r3, [r7, #4]
 800100c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800100e:	f003 0310 	and.w	r3, r3, #16
 8001012:	2b00      	cmp	r3, #0
 8001014:	d118      	bne.n	8001048 <HAL_ADC_Init+0x70>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8001016:	687b      	ldr	r3, [r7, #4]
 8001018:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800101a:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 800101e:	f023 0302 	bic.w	r3, r3, #2
 8001022:	f043 0202 	orr.w	r2, r3, #2
 8001026:	687b      	ldr	r3, [r7, #4]
 8001028:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);
    
    /* Set ADC parameters */
    ADC_Init(hadc);
 800102a:	6878      	ldr	r0, [r7, #4]
 800102c:	f000 fa2c 	bl	8001488 <ADC_Init>
    
    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8001030:	687b      	ldr	r3, [r7, #4]
 8001032:	2200      	movs	r2, #0
 8001034:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8001036:	687b      	ldr	r3, [r7, #4]
 8001038:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800103a:	f023 0303 	bic.w	r3, r3, #3
 800103e:	f043 0201 	orr.w	r2, r3, #1
 8001042:	687b      	ldr	r3, [r7, #4]
 8001044:	641a      	str	r2, [r3, #64]	; 0x40
 8001046:	e001      	b.n	800104c <HAL_ADC_Init+0x74>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 8001048:	2301      	movs	r3, #1
 800104a:	73fb      	strb	r3, [r7, #15]
  }
  
  /* Release Lock */
  __HAL_UNLOCK(hadc);
 800104c:	687b      	ldr	r3, [r7, #4]
 800104e:	2200      	movs	r2, #0
 8001050:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Return function status */
  return tmp_hal_status;
 8001054:	7bfb      	ldrb	r3, [r7, #15]
}
 8001056:	4618      	mov	r0, r3
 8001058:	3710      	adds	r7, #16
 800105a:	46bd      	mov	sp, r7
 800105c:	bd80      	pop	{r7, pc}
	...

08001060 <HAL_ADC_Start_DMA>:
  * @param  pData The destination Buffer address.
  * @param  Length The length of data to be transferred from ADC peripheral to memory.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef* hadc, uint32_t* pData, uint32_t Length)
{
 8001060:	b580      	push	{r7, lr}
 8001062:	b086      	sub	sp, #24
 8001064:	af00      	add	r7, sp, #0
 8001066:	60f8      	str	r0, [r7, #12]
 8001068:	60b9      	str	r1, [r7, #8]
 800106a:	607a      	str	r2, [r7, #4]
  __IO uint32_t counter = 0U;
 800106c:	2300      	movs	r3, #0
 800106e:	613b      	str	r3, [r7, #16]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge)); 
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8001070:	68fb      	ldr	r3, [r7, #12]
 8001072:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8001076:	2b01      	cmp	r3, #1
 8001078:	d101      	bne.n	800107e <HAL_ADC_Start_DMA+0x1e>
 800107a:	2302      	movs	r3, #2
 800107c:	e0b0      	b.n	80011e0 <HAL_ADC_Start_DMA+0x180>
 800107e:	68fb      	ldr	r3, [r7, #12]
 8001080:	2201      	movs	r2, #1
 8001082:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Enable the ADC peripheral */
  /* Check if ADC peripheral is disabled in order to enable it and wait during 
  Tstab time the ADC's stabilization */
  if((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 8001086:	68fb      	ldr	r3, [r7, #12]
 8001088:	681b      	ldr	r3, [r3, #0]
 800108a:	689b      	ldr	r3, [r3, #8]
 800108c:	f003 0301 	and.w	r3, r3, #1
 8001090:	2b01      	cmp	r3, #1
 8001092:	d018      	beq.n	80010c6 <HAL_ADC_Start_DMA+0x66>
  {  
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 8001094:	68fb      	ldr	r3, [r7, #12]
 8001096:	681b      	ldr	r3, [r3, #0]
 8001098:	68fa      	ldr	r2, [r7, #12]
 800109a:	6812      	ldr	r2, [r2, #0]
 800109c:	6892      	ldr	r2, [r2, #8]
 800109e:	f042 0201 	orr.w	r2, r2, #1
 80010a2:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 80010a4:	4b50      	ldr	r3, [pc, #320]	; (80011e8 <HAL_ADC_Start_DMA+0x188>)
 80010a6:	681b      	ldr	r3, [r3, #0]
 80010a8:	4a50      	ldr	r2, [pc, #320]	; (80011ec <HAL_ADC_Start_DMA+0x18c>)
 80010aa:	fba2 2303 	umull	r2, r3, r2, r3
 80010ae:	0c9a      	lsrs	r2, r3, #18
 80010b0:	4613      	mov	r3, r2
 80010b2:	005b      	lsls	r3, r3, #1
 80010b4:	4413      	add	r3, r2
 80010b6:	613b      	str	r3, [r7, #16]
    while(counter != 0U)
 80010b8:	e002      	b.n	80010c0 <HAL_ADC_Start_DMA+0x60>
    {
      counter--;
 80010ba:	693b      	ldr	r3, [r7, #16]
 80010bc:	3b01      	subs	r3, #1
 80010be:	613b      	str	r3, [r7, #16]
    while(counter != 0U)
 80010c0:	693b      	ldr	r3, [r7, #16]
 80010c2:	2b00      	cmp	r3, #0
 80010c4:	d1f9      	bne.n	80010ba <HAL_ADC_Start_DMA+0x5a>
    }
  }
  
  /* Start conversion if ADC is effectively enabled */
  if(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON))
 80010c6:	68fb      	ldr	r3, [r7, #12]
 80010c8:	681b      	ldr	r3, [r3, #0]
 80010ca:	689b      	ldr	r3, [r3, #8]
 80010cc:	f003 0301 	and.w	r3, r3, #1
 80010d0:	2b00      	cmp	r3, #0
 80010d2:	f000 8084 	beq.w	80011de <HAL_ADC_Start_DMA+0x17e>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular group operation                */
    ADC_STATE_CLR_SET(hadc->State,
 80010d6:	68fb      	ldr	r3, [r7, #12]
 80010d8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80010da:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 80010de:	f023 0301 	bic.w	r3, r3, #1
 80010e2:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 80010e6:	68fb      	ldr	r3, [r7, #12]
 80010e8:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR,
                      HAL_ADC_STATE_REG_BUSY);
    
    /* If conversions on group regular are also triggering group injected,    */
    /* update ADC state.                                                      */
    if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 80010ea:	68fb      	ldr	r3, [r7, #12]
 80010ec:	681b      	ldr	r3, [r3, #0]
 80010ee:	685b      	ldr	r3, [r3, #4]
 80010f0:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80010f4:	2b00      	cmp	r3, #0
 80010f6:	d007      	beq.n	8001108 <HAL_ADC_Start_DMA+0xa8>
    {
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 80010f8:	68fb      	ldr	r3, [r7, #12]
 80010fa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80010fc:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8001100:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 8001104:	68fb      	ldr	r3, [r7, #12]
 8001106:	641a      	str	r2, [r3, #64]	; 0x40
    }
    
    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8001108:	68fb      	ldr	r3, [r7, #12]
 800110a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800110c:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8001110:	2b00      	cmp	r3, #0
 8001112:	d006      	beq.n	8001122 <HAL_ADC_Start_DMA+0xc2>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 8001114:	68fb      	ldr	r3, [r7, #12]
 8001116:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001118:	f023 0206 	bic.w	r2, r3, #6
 800111c:	68fb      	ldr	r3, [r7, #12]
 800111e:	645a      	str	r2, [r3, #68]	; 0x44
 8001120:	e002      	b.n	8001128 <HAL_ADC_Start_DMA+0xc8>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 8001122:	68fb      	ldr	r3, [r7, #12]
 8001124:	2200      	movs	r2, #0
 8001126:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);   
 8001128:	68fb      	ldr	r3, [r7, #12]
 800112a:	2200      	movs	r2, #0
 800112c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8001130:	4b2f      	ldr	r3, [pc, #188]	; (80011f0 <HAL_ADC_Start_DMA+0x190>)
 8001132:	617b      	str	r3, [r7, #20]

    /* Set the DMA transfer complete callback */
    hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 8001134:	68fb      	ldr	r3, [r7, #12]
 8001136:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001138:	4a2e      	ldr	r2, [pc, #184]	; (80011f4 <HAL_ADC_Start_DMA+0x194>)
 800113a:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Set the DMA half transfer complete callback */
    hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 800113c:	68fb      	ldr	r3, [r7, #12]
 800113e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001140:	4a2d      	ldr	r2, [pc, #180]	; (80011f8 <HAL_ADC_Start_DMA+0x198>)
 8001142:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Set the DMA error callback */
    hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 8001144:	68fb      	ldr	r3, [r7, #12]
 8001146:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001148:	4a2c      	ldr	r2, [pc, #176]	; (80011fc <HAL_ADC_Start_DMA+0x19c>)
 800114a:	64da      	str	r2, [r3, #76]	; 0x4c
    /* Manage ADC and DMA start: ADC overrun interruption, DMA start, ADC     */
    /* start (in case of SW start):                                           */
    
    /* Clear regular group conversion flag and overrun flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
 800114c:	68fb      	ldr	r3, [r7, #12]
 800114e:	681b      	ldr	r3, [r3, #0]
 8001150:	f06f 0222 	mvn.w	r2, #34	; 0x22
 8001154:	601a      	str	r2, [r3, #0]

    /* Enable ADC overrun interrupt */
    __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 8001156:	68fb      	ldr	r3, [r7, #12]
 8001158:	681b      	ldr	r3, [r3, #0]
 800115a:	68fa      	ldr	r2, [r7, #12]
 800115c:	6812      	ldr	r2, [r2, #0]
 800115e:	6852      	ldr	r2, [r2, #4]
 8001160:	f042 6280 	orr.w	r2, r2, #67108864	; 0x4000000
 8001164:	605a      	str	r2, [r3, #4]
    
    /* Enable ADC DMA mode */
    hadc->Instance->CR2 |= ADC_CR2_DMA;
 8001166:	68fb      	ldr	r3, [r7, #12]
 8001168:	681b      	ldr	r3, [r3, #0]
 800116a:	68fa      	ldr	r2, [r7, #12]
 800116c:	6812      	ldr	r2, [r2, #0]
 800116e:	6892      	ldr	r2, [r2, #8]
 8001170:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8001174:	609a      	str	r2, [r3, #8]
    
    /* Start the DMA channel */
    HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 8001176:	68fb      	ldr	r3, [r7, #12]
 8001178:	6b98      	ldr	r0, [r3, #56]	; 0x38
 800117a:	68fb      	ldr	r3, [r7, #12]
 800117c:	681b      	ldr	r3, [r3, #0]
 800117e:	334c      	adds	r3, #76	; 0x4c
 8001180:	4619      	mov	r1, r3
 8001182:	68ba      	ldr	r2, [r7, #8]
 8001184:	687b      	ldr	r3, [r7, #4]
 8001186:	f000 fcd5 	bl	8001b34 <HAL_DMA_Start_IT>
    
    /* Check if Multimode enabled */
    if(HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_MULTI))
 800118a:	697b      	ldr	r3, [r7, #20]
 800118c:	685b      	ldr	r3, [r3, #4]
 800118e:	f003 031f 	and.w	r3, r3, #31
 8001192:	2b00      	cmp	r3, #0
 8001194:	d10f      	bne.n	80011b6 <HAL_ADC_Start_DMA+0x156>
    {
      /* if no external trigger present enable software conversion of regular channels */
      if((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET) 
 8001196:	68fb      	ldr	r3, [r7, #12]
 8001198:	681b      	ldr	r3, [r3, #0]
 800119a:	689b      	ldr	r3, [r3, #8]
 800119c:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 80011a0:	2b00      	cmp	r3, #0
 80011a2:	d11c      	bne.n	80011de <HAL_ADC_Start_DMA+0x17e>
      {
        /* Enable the selected ADC software conversion for regular group */
        hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 80011a4:	68fb      	ldr	r3, [r7, #12]
 80011a6:	681b      	ldr	r3, [r3, #0]
 80011a8:	68fa      	ldr	r2, [r7, #12]
 80011aa:	6812      	ldr	r2, [r2, #0]
 80011ac:	6892      	ldr	r2, [r2, #8]
 80011ae:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 80011b2:	609a      	str	r2, [r3, #8]
 80011b4:	e013      	b.n	80011de <HAL_ADC_Start_DMA+0x17e>
      }
    }
    else
    {
      /* if instance of handle correspond to ADC1 and  no external trigger present enable software conversion of regular channels */
      if((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 80011b6:	68fb      	ldr	r3, [r7, #12]
 80011b8:	681b      	ldr	r3, [r3, #0]
 80011ba:	4a11      	ldr	r2, [pc, #68]	; (8001200 <HAL_ADC_Start_DMA+0x1a0>)
 80011bc:	4293      	cmp	r3, r2
 80011be:	d10e      	bne.n	80011de <HAL_ADC_Start_DMA+0x17e>
 80011c0:	68fb      	ldr	r3, [r7, #12]
 80011c2:	681b      	ldr	r3, [r3, #0]
 80011c4:	689b      	ldr	r3, [r3, #8]
 80011c6:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 80011ca:	2b00      	cmp	r3, #0
 80011cc:	d107      	bne.n	80011de <HAL_ADC_Start_DMA+0x17e>
      {
        /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 80011ce:	68fb      	ldr	r3, [r7, #12]
 80011d0:	681b      	ldr	r3, [r3, #0]
 80011d2:	68fa      	ldr	r2, [r7, #12]
 80011d4:	6812      	ldr	r2, [r2, #0]
 80011d6:	6892      	ldr	r2, [r2, #8]
 80011d8:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 80011dc:	609a      	str	r2, [r3, #8]
      }
    }
  }
  
  /* Return function status */
  return HAL_OK;
 80011de:	2300      	movs	r3, #0
}
 80011e0:	4618      	mov	r0, r3
 80011e2:	3718      	adds	r7, #24
 80011e4:	46bd      	mov	sp, r7
 80011e6:	bd80      	pop	{r7, pc}
 80011e8:	20000008 	.word	0x20000008
 80011ec:	431bde83 	.word	0x431bde83
 80011f0:	40012300 	.word	0x40012300
 80011f4:	0800167d 	.word	0x0800167d
 80011f8:	08001723 	.word	0x08001723
 80011fc:	0800173f 	.word	0x0800173f
 8001200:	40012000 	.word	0x40012000

08001204 <HAL_ADC_ConvCpltCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef* hadc)
{
 8001204:	b480      	push	{r7}
 8001206:	b083      	sub	sp, #12
 8001208:	af00      	add	r7, sp, #0
 800120a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ConvCpltCallback could be implemented in the user file
   */
}
 800120c:	bf00      	nop
 800120e:	370c      	adds	r7, #12
 8001210:	46bd      	mov	sp, r7
 8001212:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001216:	4770      	bx	lr

08001218 <HAL_ADC_ConvHalfCpltCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef* hadc)
{
 8001218:	b480      	push	{r7}
 800121a:	b083      	sub	sp, #12
 800121c:	af00      	add	r7, sp, #0
 800121e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ConvHalfCpltCallback could be implemented in the user file
   */
}
 8001220:	bf00      	nop
 8001222:	370c      	adds	r7, #12
 8001224:	46bd      	mov	sp, r7
 8001226:	f85d 7b04 	ldr.w	r7, [sp], #4
 800122a:	4770      	bx	lr

0800122c <HAL_ADC_ErrorCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 800122c:	b480      	push	{r7}
 800122e:	b083      	sub	sp, #12
 8001230:	af00      	add	r7, sp, #0
 8001232:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ErrorCallback could be implemented in the user file
   */
}
 8001234:	bf00      	nop
 8001236:	370c      	adds	r7, #12
 8001238:	46bd      	mov	sp, r7
 800123a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800123e:	4770      	bx	lr

08001240 <HAL_ADC_ConfigChannel>:
  *         the configuration information for the specified ADC.
  * @param  sConfig ADC configuration structure. 
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 8001240:	b490      	push	{r4, r7}
 8001242:	b084      	sub	sp, #16
 8001244:	af00      	add	r7, sp, #0
 8001246:	6078      	str	r0, [r7, #4]
 8001248:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0U;
 800124a:	2300      	movs	r3, #0
 800124c:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 800124e:	687b      	ldr	r3, [r7, #4]
 8001250:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8001254:	2b01      	cmp	r3, #1
 8001256:	d101      	bne.n	800125c <HAL_ADC_ConfigChannel+0x1c>
 8001258:	2302      	movs	r3, #2
 800125a:	e107      	b.n	800146c <HAL_ADC_ConfigChannel+0x22c>
 800125c:	687b      	ldr	r3, [r7, #4]
 800125e:	2201      	movs	r2, #1
 8001260:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (sConfig->Channel > ADC_CHANNEL_9)
 8001264:	683b      	ldr	r3, [r7, #0]
 8001266:	681b      	ldr	r3, [r3, #0]
 8001268:	2b09      	cmp	r3, #9
 800126a:	d926      	bls.n	80012ba <HAL_ADC_ConfigChannel+0x7a>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 800126c:	687b      	ldr	r3, [r7, #4]
 800126e:	681a      	ldr	r2, [r3, #0]
 8001270:	687b      	ldr	r3, [r7, #4]
 8001272:	681b      	ldr	r3, [r3, #0]
 8001274:	68d9      	ldr	r1, [r3, #12]
 8001276:	683b      	ldr	r3, [r7, #0]
 8001278:	681b      	ldr	r3, [r3, #0]
 800127a:	b29b      	uxth	r3, r3
 800127c:	4618      	mov	r0, r3
 800127e:	4603      	mov	r3, r0
 8001280:	005b      	lsls	r3, r3, #1
 8001282:	4403      	add	r3, r0
 8001284:	3b1e      	subs	r3, #30
 8001286:	2007      	movs	r0, #7
 8001288:	fa00 f303 	lsl.w	r3, r0, r3
 800128c:	43db      	mvns	r3, r3
 800128e:	400b      	ands	r3, r1
 8001290:	60d3      	str	r3, [r2, #12]
    
    /* Set the new sample time */
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 8001292:	687b      	ldr	r3, [r7, #4]
 8001294:	681a      	ldr	r2, [r3, #0]
 8001296:	687b      	ldr	r3, [r7, #4]
 8001298:	681b      	ldr	r3, [r3, #0]
 800129a:	68d9      	ldr	r1, [r3, #12]
 800129c:	683b      	ldr	r3, [r7, #0]
 800129e:	6898      	ldr	r0, [r3, #8]
 80012a0:	683b      	ldr	r3, [r7, #0]
 80012a2:	681b      	ldr	r3, [r3, #0]
 80012a4:	b29b      	uxth	r3, r3
 80012a6:	461c      	mov	r4, r3
 80012a8:	4623      	mov	r3, r4
 80012aa:	005b      	lsls	r3, r3, #1
 80012ac:	4423      	add	r3, r4
 80012ae:	3b1e      	subs	r3, #30
 80012b0:	fa00 f303 	lsl.w	r3, r0, r3
 80012b4:	430b      	orrs	r3, r1
 80012b6:	60d3      	str	r3, [r2, #12]
 80012b8:	e023      	b.n	8001302 <HAL_ADC_ConfigChannel+0xc2>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 80012ba:	687b      	ldr	r3, [r7, #4]
 80012bc:	681a      	ldr	r2, [r3, #0]
 80012be:	687b      	ldr	r3, [r7, #4]
 80012c0:	681b      	ldr	r3, [r3, #0]
 80012c2:	6919      	ldr	r1, [r3, #16]
 80012c4:	683b      	ldr	r3, [r7, #0]
 80012c6:	681b      	ldr	r3, [r3, #0]
 80012c8:	b29b      	uxth	r3, r3
 80012ca:	4618      	mov	r0, r3
 80012cc:	4603      	mov	r3, r0
 80012ce:	005b      	lsls	r3, r3, #1
 80012d0:	4403      	add	r3, r0
 80012d2:	2007      	movs	r0, #7
 80012d4:	fa00 f303 	lsl.w	r3, r0, r3
 80012d8:	43db      	mvns	r3, r3
 80012da:	400b      	ands	r3, r1
 80012dc:	6113      	str	r3, [r2, #16]
    
    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 80012de:	687b      	ldr	r3, [r7, #4]
 80012e0:	681a      	ldr	r2, [r3, #0]
 80012e2:	687b      	ldr	r3, [r7, #4]
 80012e4:	681b      	ldr	r3, [r3, #0]
 80012e6:	6919      	ldr	r1, [r3, #16]
 80012e8:	683b      	ldr	r3, [r7, #0]
 80012ea:	6898      	ldr	r0, [r3, #8]
 80012ec:	683b      	ldr	r3, [r7, #0]
 80012ee:	681b      	ldr	r3, [r3, #0]
 80012f0:	b29b      	uxth	r3, r3
 80012f2:	461c      	mov	r4, r3
 80012f4:	4623      	mov	r3, r4
 80012f6:	005b      	lsls	r3, r3, #1
 80012f8:	4423      	add	r3, r4
 80012fa:	fa00 f303 	lsl.w	r3, r0, r3
 80012fe:	430b      	orrs	r3, r1
 8001300:	6113      	str	r3, [r2, #16]
  }
  
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 8001302:	683b      	ldr	r3, [r7, #0]
 8001304:	685b      	ldr	r3, [r3, #4]
 8001306:	2b06      	cmp	r3, #6
 8001308:	d824      	bhi.n	8001354 <HAL_ADC_ConfigChannel+0x114>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 800130a:	687b      	ldr	r3, [r7, #4]
 800130c:	6819      	ldr	r1, [r3, #0]
 800130e:	687b      	ldr	r3, [r7, #4]
 8001310:	681b      	ldr	r3, [r3, #0]
 8001312:	6b58      	ldr	r0, [r3, #52]	; 0x34
 8001314:	683b      	ldr	r3, [r7, #0]
 8001316:	685a      	ldr	r2, [r3, #4]
 8001318:	4613      	mov	r3, r2
 800131a:	009b      	lsls	r3, r3, #2
 800131c:	4413      	add	r3, r2
 800131e:	3b05      	subs	r3, #5
 8001320:	221f      	movs	r2, #31
 8001322:	fa02 f303 	lsl.w	r3, r2, r3
 8001326:	43db      	mvns	r3, r3
 8001328:	4003      	ands	r3, r0
 800132a:	634b      	str	r3, [r1, #52]	; 0x34
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 800132c:	687b      	ldr	r3, [r7, #4]
 800132e:	6819      	ldr	r1, [r3, #0]
 8001330:	687b      	ldr	r3, [r7, #4]
 8001332:	681b      	ldr	r3, [r3, #0]
 8001334:	6b58      	ldr	r0, [r3, #52]	; 0x34
 8001336:	683b      	ldr	r3, [r7, #0]
 8001338:	681b      	ldr	r3, [r3, #0]
 800133a:	b29b      	uxth	r3, r3
 800133c:	461c      	mov	r4, r3
 800133e:	683b      	ldr	r3, [r7, #0]
 8001340:	685a      	ldr	r2, [r3, #4]
 8001342:	4613      	mov	r3, r2
 8001344:	009b      	lsls	r3, r3, #2
 8001346:	4413      	add	r3, r2
 8001348:	3b05      	subs	r3, #5
 800134a:	fa04 f303 	lsl.w	r3, r4, r3
 800134e:	4303      	orrs	r3, r0
 8001350:	634b      	str	r3, [r1, #52]	; 0x34
 8001352:	e04c      	b.n	80013ee <HAL_ADC_ConfigChannel+0x1ae>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 8001354:	683b      	ldr	r3, [r7, #0]
 8001356:	685b      	ldr	r3, [r3, #4]
 8001358:	2b0c      	cmp	r3, #12
 800135a:	d824      	bhi.n	80013a6 <HAL_ADC_ConfigChannel+0x166>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 800135c:	687b      	ldr	r3, [r7, #4]
 800135e:	6819      	ldr	r1, [r3, #0]
 8001360:	687b      	ldr	r3, [r7, #4]
 8001362:	681b      	ldr	r3, [r3, #0]
 8001364:	6b18      	ldr	r0, [r3, #48]	; 0x30
 8001366:	683b      	ldr	r3, [r7, #0]
 8001368:	685a      	ldr	r2, [r3, #4]
 800136a:	4613      	mov	r3, r2
 800136c:	009b      	lsls	r3, r3, #2
 800136e:	4413      	add	r3, r2
 8001370:	3b23      	subs	r3, #35	; 0x23
 8001372:	221f      	movs	r2, #31
 8001374:	fa02 f303 	lsl.w	r3, r2, r3
 8001378:	43db      	mvns	r3, r3
 800137a:	4003      	ands	r3, r0
 800137c:	630b      	str	r3, [r1, #48]	; 0x30
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 800137e:	687b      	ldr	r3, [r7, #4]
 8001380:	6819      	ldr	r1, [r3, #0]
 8001382:	687b      	ldr	r3, [r7, #4]
 8001384:	681b      	ldr	r3, [r3, #0]
 8001386:	6b18      	ldr	r0, [r3, #48]	; 0x30
 8001388:	683b      	ldr	r3, [r7, #0]
 800138a:	681b      	ldr	r3, [r3, #0]
 800138c:	b29b      	uxth	r3, r3
 800138e:	461c      	mov	r4, r3
 8001390:	683b      	ldr	r3, [r7, #0]
 8001392:	685a      	ldr	r2, [r3, #4]
 8001394:	4613      	mov	r3, r2
 8001396:	009b      	lsls	r3, r3, #2
 8001398:	4413      	add	r3, r2
 800139a:	3b23      	subs	r3, #35	; 0x23
 800139c:	fa04 f303 	lsl.w	r3, r4, r3
 80013a0:	4303      	orrs	r3, r0
 80013a2:	630b      	str	r3, [r1, #48]	; 0x30
 80013a4:	e023      	b.n	80013ee <HAL_ADC_ConfigChannel+0x1ae>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 80013a6:	687b      	ldr	r3, [r7, #4]
 80013a8:	6819      	ldr	r1, [r3, #0]
 80013aa:	687b      	ldr	r3, [r7, #4]
 80013ac:	681b      	ldr	r3, [r3, #0]
 80013ae:	6ad8      	ldr	r0, [r3, #44]	; 0x2c
 80013b0:	683b      	ldr	r3, [r7, #0]
 80013b2:	685a      	ldr	r2, [r3, #4]
 80013b4:	4613      	mov	r3, r2
 80013b6:	009b      	lsls	r3, r3, #2
 80013b8:	4413      	add	r3, r2
 80013ba:	3b41      	subs	r3, #65	; 0x41
 80013bc:	221f      	movs	r2, #31
 80013be:	fa02 f303 	lsl.w	r3, r2, r3
 80013c2:	43db      	mvns	r3, r3
 80013c4:	4003      	ands	r3, r0
 80013c6:	62cb      	str	r3, [r1, #44]	; 0x2c
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 80013c8:	687b      	ldr	r3, [r7, #4]
 80013ca:	6819      	ldr	r1, [r3, #0]
 80013cc:	687b      	ldr	r3, [r7, #4]
 80013ce:	681b      	ldr	r3, [r3, #0]
 80013d0:	6ad8      	ldr	r0, [r3, #44]	; 0x2c
 80013d2:	683b      	ldr	r3, [r7, #0]
 80013d4:	681b      	ldr	r3, [r3, #0]
 80013d6:	b29b      	uxth	r3, r3
 80013d8:	461c      	mov	r4, r3
 80013da:	683b      	ldr	r3, [r7, #0]
 80013dc:	685a      	ldr	r2, [r3, #4]
 80013de:	4613      	mov	r3, r2
 80013e0:	009b      	lsls	r3, r3, #2
 80013e2:	4413      	add	r3, r2
 80013e4:	3b41      	subs	r3, #65	; 0x41
 80013e6:	fa04 f303 	lsl.w	r3, r4, r3
 80013ea:	4303      	orrs	r3, r0
 80013ec:	62cb      	str	r3, [r1, #44]	; 0x2c
  }

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 80013ee:	4b22      	ldr	r3, [pc, #136]	; (8001478 <HAL_ADC_ConfigChannel+0x238>)
 80013f0:	60fb      	str	r3, [r7, #12]

  /* if ADC1 Channel_18 is selected enable VBAT Channel */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 80013f2:	687b      	ldr	r3, [r7, #4]
 80013f4:	681b      	ldr	r3, [r3, #0]
 80013f6:	4a21      	ldr	r2, [pc, #132]	; (800147c <HAL_ADC_ConfigChannel+0x23c>)
 80013f8:	4293      	cmp	r3, r2
 80013fa:	d109      	bne.n	8001410 <HAL_ADC_ConfigChannel+0x1d0>
 80013fc:	683b      	ldr	r3, [r7, #0]
 80013fe:	681b      	ldr	r3, [r3, #0]
 8001400:	2b12      	cmp	r3, #18
 8001402:	d105      	bne.n	8001410 <HAL_ADC_ConfigChannel+0x1d0>
  {
    /* Enable the VBAT channel*/
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 8001404:	68fb      	ldr	r3, [r7, #12]
 8001406:	685b      	ldr	r3, [r3, #4]
 8001408:	f443 0280 	orr.w	r2, r3, #4194304	; 0x400000
 800140c:	68fb      	ldr	r3, [r7, #12]
 800140e:	605a      	str	r2, [r3, #4]
  }
  
  /* if ADC1 Channel_16 or Channel_17 is selected enable TSVREFE Channel(Temperature sensor and VREFINT) */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 8001410:	687b      	ldr	r3, [r7, #4]
 8001412:	681b      	ldr	r3, [r3, #0]
 8001414:	4a19      	ldr	r2, [pc, #100]	; (800147c <HAL_ADC_ConfigChannel+0x23c>)
 8001416:	4293      	cmp	r3, r2
 8001418:	d123      	bne.n	8001462 <HAL_ADC_ConfigChannel+0x222>
 800141a:	683b      	ldr	r3, [r7, #0]
 800141c:	681b      	ldr	r3, [r3, #0]
 800141e:	2b10      	cmp	r3, #16
 8001420:	d003      	beq.n	800142a <HAL_ADC_ConfigChannel+0x1ea>
 8001422:	683b      	ldr	r3, [r7, #0]
 8001424:	681b      	ldr	r3, [r3, #0]
 8001426:	2b11      	cmp	r3, #17
 8001428:	d11b      	bne.n	8001462 <HAL_ADC_ConfigChannel+0x222>
  {
    /* Enable the TSVREFE channel*/
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 800142a:	68fb      	ldr	r3, [r7, #12]
 800142c:	685b      	ldr	r3, [r3, #4]
 800142e:	f443 0200 	orr.w	r2, r3, #8388608	; 0x800000
 8001432:	68fb      	ldr	r3, [r7, #12]
 8001434:	605a      	str	r2, [r3, #4]
    
    if((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR))
 8001436:	683b      	ldr	r3, [r7, #0]
 8001438:	681b      	ldr	r3, [r3, #0]
 800143a:	2b10      	cmp	r3, #16
 800143c:	d111      	bne.n	8001462 <HAL_ADC_ConfigChannel+0x222>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 800143e:	4b10      	ldr	r3, [pc, #64]	; (8001480 <HAL_ADC_ConfigChannel+0x240>)
 8001440:	681b      	ldr	r3, [r3, #0]
 8001442:	4a10      	ldr	r2, [pc, #64]	; (8001484 <HAL_ADC_ConfigChannel+0x244>)
 8001444:	fba2 2303 	umull	r2, r3, r2, r3
 8001448:	0c9a      	lsrs	r2, r3, #18
 800144a:	4613      	mov	r3, r2
 800144c:	009b      	lsls	r3, r3, #2
 800144e:	4413      	add	r3, r2
 8001450:	005b      	lsls	r3, r3, #1
 8001452:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 8001454:	e002      	b.n	800145c <HAL_ADC_ConfigChannel+0x21c>
      {
        counter--;
 8001456:	68bb      	ldr	r3, [r7, #8]
 8001458:	3b01      	subs	r3, #1
 800145a:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 800145c:	68bb      	ldr	r3, [r7, #8]
 800145e:	2b00      	cmp	r3, #0
 8001460:	d1f9      	bne.n	8001456 <HAL_ADC_ConfigChannel+0x216>
      }
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8001462:	687b      	ldr	r3, [r7, #4]
 8001464:	2200      	movs	r2, #0
 8001466:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return HAL_OK;
 800146a:	2300      	movs	r3, #0
}
 800146c:	4618      	mov	r0, r3
 800146e:	3710      	adds	r7, #16
 8001470:	46bd      	mov	sp, r7
 8001472:	bc90      	pop	{r4, r7}
 8001474:	4770      	bx	lr
 8001476:	bf00      	nop
 8001478:	40012300 	.word	0x40012300
 800147c:	40012000 	.word	0x40012000
 8001480:	20000008 	.word	0x20000008
 8001484:	431bde83 	.word	0x431bde83

08001488 <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef* hadc)
{
 8001488:	b480      	push	{r7}
 800148a:	b085      	sub	sp, #20
 800148c:	af00      	add	r7, sp, #0
 800148e:	6078      	str	r0, [r7, #4]
  
  /* Set ADC parameters */
  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8001490:	4b78      	ldr	r3, [pc, #480]	; (8001674 <ADC_Init+0x1ec>)
 8001492:	60fb      	str	r3, [r7, #12]
  
  /* Set the ADC clock prescaler */
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 8001494:	68fb      	ldr	r3, [r7, #12]
 8001496:	685b      	ldr	r3, [r3, #4]
 8001498:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 800149c:	68fb      	ldr	r3, [r7, #12]
 800149e:	605a      	str	r2, [r3, #4]
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
 80014a0:	68fb      	ldr	r3, [r7, #12]
 80014a2:	685a      	ldr	r2, [r3, #4]
 80014a4:	687b      	ldr	r3, [r7, #4]
 80014a6:	685b      	ldr	r3, [r3, #4]
 80014a8:	431a      	orrs	r2, r3
 80014aa:	68fb      	ldr	r3, [r7, #12]
 80014ac:	605a      	str	r2, [r3, #4]
  
  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 80014ae:	687b      	ldr	r3, [r7, #4]
 80014b0:	681b      	ldr	r3, [r3, #0]
 80014b2:	687a      	ldr	r2, [r7, #4]
 80014b4:	6812      	ldr	r2, [r2, #0]
 80014b6:	6852      	ldr	r2, [r2, #4]
 80014b8:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 80014bc:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 80014be:	687b      	ldr	r3, [r7, #4]
 80014c0:	681b      	ldr	r3, [r3, #0]
 80014c2:	687a      	ldr	r2, [r7, #4]
 80014c4:	6812      	ldr	r2, [r2, #0]
 80014c6:	6851      	ldr	r1, [r2, #4]
 80014c8:	687a      	ldr	r2, [r7, #4]
 80014ca:	6912      	ldr	r2, [r2, #16]
 80014cc:	0212      	lsls	r2, r2, #8
 80014ce:	430a      	orrs	r2, r1
 80014d0:	605a      	str	r2, [r3, #4]
  
  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 80014d2:	687b      	ldr	r3, [r7, #4]
 80014d4:	681b      	ldr	r3, [r3, #0]
 80014d6:	687a      	ldr	r2, [r7, #4]
 80014d8:	6812      	ldr	r2, [r2, #0]
 80014da:	6852      	ldr	r2, [r2, #4]
 80014dc:	f022 7240 	bic.w	r2, r2, #50331648	; 0x3000000
 80014e0:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 80014e2:	687b      	ldr	r3, [r7, #4]
 80014e4:	681b      	ldr	r3, [r3, #0]
 80014e6:	687a      	ldr	r2, [r7, #4]
 80014e8:	6812      	ldr	r2, [r2, #0]
 80014ea:	6851      	ldr	r1, [r2, #4]
 80014ec:	687a      	ldr	r2, [r7, #4]
 80014ee:	6892      	ldr	r2, [r2, #8]
 80014f0:	430a      	orrs	r2, r1
 80014f2:	605a      	str	r2, [r3, #4]
  
  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 80014f4:	687b      	ldr	r3, [r7, #4]
 80014f6:	681b      	ldr	r3, [r3, #0]
 80014f8:	687a      	ldr	r2, [r7, #4]
 80014fa:	6812      	ldr	r2, [r2, #0]
 80014fc:	6892      	ldr	r2, [r2, #8]
 80014fe:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8001502:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 8001504:	687b      	ldr	r3, [r7, #4]
 8001506:	681b      	ldr	r3, [r3, #0]
 8001508:	687a      	ldr	r2, [r7, #4]
 800150a:	6812      	ldr	r2, [r2, #0]
 800150c:	6891      	ldr	r1, [r2, #8]
 800150e:	687a      	ldr	r2, [r7, #4]
 8001510:	68d2      	ldr	r2, [r2, #12]
 8001512:	430a      	orrs	r2, r1
 8001514:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8001516:	687b      	ldr	r3, [r7, #4]
 8001518:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800151a:	4a57      	ldr	r2, [pc, #348]	; (8001678 <ADC_Init+0x1f0>)
 800151c:	4293      	cmp	r3, r2
 800151e:	d022      	beq.n	8001566 <ADC_Init+0xde>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8001520:	687b      	ldr	r3, [r7, #4]
 8001522:	681b      	ldr	r3, [r3, #0]
 8001524:	687a      	ldr	r2, [r7, #4]
 8001526:	6812      	ldr	r2, [r2, #0]
 8001528:	6892      	ldr	r2, [r2, #8]
 800152a:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 800152e:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 8001530:	687b      	ldr	r3, [r7, #4]
 8001532:	681b      	ldr	r3, [r3, #0]
 8001534:	687a      	ldr	r2, [r7, #4]
 8001536:	6812      	ldr	r2, [r2, #0]
 8001538:	6891      	ldr	r1, [r2, #8]
 800153a:	687a      	ldr	r2, [r7, #4]
 800153c:	6a92      	ldr	r2, [r2, #40]	; 0x28
 800153e:	430a      	orrs	r2, r1
 8001540:	609a      	str	r2, [r3, #8]
    
    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8001542:	687b      	ldr	r3, [r7, #4]
 8001544:	681b      	ldr	r3, [r3, #0]
 8001546:	687a      	ldr	r2, [r7, #4]
 8001548:	6812      	ldr	r2, [r2, #0]
 800154a:	6892      	ldr	r2, [r2, #8]
 800154c:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8001550:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 8001552:	687b      	ldr	r3, [r7, #4]
 8001554:	681b      	ldr	r3, [r3, #0]
 8001556:	687a      	ldr	r2, [r7, #4]
 8001558:	6812      	ldr	r2, [r2, #0]
 800155a:	6891      	ldr	r1, [r2, #8]
 800155c:	687a      	ldr	r2, [r7, #4]
 800155e:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 8001560:	430a      	orrs	r2, r1
 8001562:	609a      	str	r2, [r3, #8]
 8001564:	e00f      	b.n	8001586 <ADC_Init+0xfe>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8001566:	687b      	ldr	r3, [r7, #4]
 8001568:	681b      	ldr	r3, [r3, #0]
 800156a:	687a      	ldr	r2, [r7, #4]
 800156c:	6812      	ldr	r2, [r2, #0]
 800156e:	6892      	ldr	r2, [r2, #8]
 8001570:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8001574:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8001576:	687b      	ldr	r3, [r7, #4]
 8001578:	681b      	ldr	r3, [r3, #0]
 800157a:	687a      	ldr	r2, [r7, #4]
 800157c:	6812      	ldr	r2, [r2, #0]
 800157e:	6892      	ldr	r2, [r2, #8]
 8001580:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8001584:	609a      	str	r2, [r3, #8]
  }
  
  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 8001586:	687b      	ldr	r3, [r7, #4]
 8001588:	681b      	ldr	r3, [r3, #0]
 800158a:	687a      	ldr	r2, [r7, #4]
 800158c:	6812      	ldr	r2, [r2, #0]
 800158e:	6892      	ldr	r2, [r2, #8]
 8001590:	f022 0202 	bic.w	r2, r2, #2
 8001594:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS(hadc->Init.ContinuousConvMode);
 8001596:	687b      	ldr	r3, [r7, #4]
 8001598:	681b      	ldr	r3, [r3, #0]
 800159a:	687a      	ldr	r2, [r7, #4]
 800159c:	6812      	ldr	r2, [r2, #0]
 800159e:	6891      	ldr	r1, [r2, #8]
 80015a0:	687a      	ldr	r2, [r7, #4]
 80015a2:	6992      	ldr	r2, [r2, #24]
 80015a4:	0052      	lsls	r2, r2, #1
 80015a6:	430a      	orrs	r2, r1
 80015a8:	609a      	str	r2, [r3, #8]
  
  if(hadc->Init.DiscontinuousConvMode != DISABLE)
 80015aa:	687b      	ldr	r3, [r7, #4]
 80015ac:	6a1b      	ldr	r3, [r3, #32]
 80015ae:	2b00      	cmp	r3, #0
 80015b0:	d01b      	beq.n	80015ea <ADC_Init+0x162>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));
  
    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 80015b2:	687b      	ldr	r3, [r7, #4]
 80015b4:	681b      	ldr	r3, [r3, #0]
 80015b6:	687a      	ldr	r2, [r7, #4]
 80015b8:	6812      	ldr	r2, [r2, #0]
 80015ba:	6852      	ldr	r2, [r2, #4]
 80015bc:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80015c0:	605a      	str	r2, [r3, #4]
    
    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 80015c2:	687b      	ldr	r3, [r7, #4]
 80015c4:	681b      	ldr	r3, [r3, #0]
 80015c6:	687a      	ldr	r2, [r7, #4]
 80015c8:	6812      	ldr	r2, [r2, #0]
 80015ca:	6852      	ldr	r2, [r2, #4]
 80015cc:	f422 4260 	bic.w	r2, r2, #57344	; 0xe000
 80015d0:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 80015d2:	687b      	ldr	r3, [r7, #4]
 80015d4:	681b      	ldr	r3, [r3, #0]
 80015d6:	687a      	ldr	r2, [r7, #4]
 80015d8:	6812      	ldr	r2, [r2, #0]
 80015da:	6851      	ldr	r1, [r2, #4]
 80015dc:	687a      	ldr	r2, [r7, #4]
 80015de:	6a52      	ldr	r2, [r2, #36]	; 0x24
 80015e0:	3a01      	subs	r2, #1
 80015e2:	0352      	lsls	r2, r2, #13
 80015e4:	430a      	orrs	r2, r1
 80015e6:	605a      	str	r2, [r3, #4]
 80015e8:	e007      	b.n	80015fa <ADC_Init+0x172>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 80015ea:	687b      	ldr	r3, [r7, #4]
 80015ec:	681b      	ldr	r3, [r3, #0]
 80015ee:	687a      	ldr	r2, [r7, #4]
 80015f0:	6812      	ldr	r2, [r2, #0]
 80015f2:	6852      	ldr	r2, [r2, #4]
 80015f4:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80015f8:	605a      	str	r2, [r3, #4]
  }
  
  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 80015fa:	687b      	ldr	r3, [r7, #4]
 80015fc:	681b      	ldr	r3, [r3, #0]
 80015fe:	687a      	ldr	r2, [r7, #4]
 8001600:	6812      	ldr	r2, [r2, #0]
 8001602:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 8001604:	f422 0270 	bic.w	r2, r2, #15728640	; 0xf00000
 8001608:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 800160a:	687b      	ldr	r3, [r7, #4]
 800160c:	681b      	ldr	r3, [r3, #0]
 800160e:	687a      	ldr	r2, [r7, #4]
 8001610:	6812      	ldr	r2, [r2, #0]
 8001612:	6ad1      	ldr	r1, [r2, #44]	; 0x2c
 8001614:	687a      	ldr	r2, [r7, #4]
 8001616:	69d2      	ldr	r2, [r2, #28]
 8001618:	3a01      	subs	r2, #1
 800161a:	0512      	lsls	r2, r2, #20
 800161c:	430a      	orrs	r2, r1
 800161e:	62da      	str	r2, [r3, #44]	; 0x2c
  
  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 8001620:	687b      	ldr	r3, [r7, #4]
 8001622:	681b      	ldr	r3, [r3, #0]
 8001624:	687a      	ldr	r2, [r7, #4]
 8001626:	6812      	ldr	r2, [r2, #0]
 8001628:	6892      	ldr	r2, [r2, #8]
 800162a:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 800162e:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq(hadc->Init.DMAContinuousRequests);
 8001630:	687b      	ldr	r3, [r7, #4]
 8001632:	681b      	ldr	r3, [r3, #0]
 8001634:	687a      	ldr	r2, [r7, #4]
 8001636:	6812      	ldr	r2, [r2, #0]
 8001638:	6891      	ldr	r1, [r2, #8]
 800163a:	687a      	ldr	r2, [r7, #4]
 800163c:	6b12      	ldr	r2, [r2, #48]	; 0x30
 800163e:	0252      	lsls	r2, r2, #9
 8001640:	430a      	orrs	r2, r1
 8001642:	609a      	str	r2, [r3, #8]
  
  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 8001644:	687b      	ldr	r3, [r7, #4]
 8001646:	681b      	ldr	r3, [r3, #0]
 8001648:	687a      	ldr	r2, [r7, #4]
 800164a:	6812      	ldr	r2, [r2, #0]
 800164c:	6892      	ldr	r2, [r2, #8]
 800164e:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8001652:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 8001654:	687b      	ldr	r3, [r7, #4]
 8001656:	681b      	ldr	r3, [r3, #0]
 8001658:	687a      	ldr	r2, [r7, #4]
 800165a:	6812      	ldr	r2, [r2, #0]
 800165c:	6891      	ldr	r1, [r2, #8]
 800165e:	687a      	ldr	r2, [r7, #4]
 8001660:	6952      	ldr	r2, [r2, #20]
 8001662:	0292      	lsls	r2, r2, #10
 8001664:	430a      	orrs	r2, r1
 8001666:	609a      	str	r2, [r3, #8]
}
 8001668:	bf00      	nop
 800166a:	3714      	adds	r7, #20
 800166c:	46bd      	mov	sp, r7
 800166e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001672:	4770      	bx	lr
 8001674:	40012300 	.word	0x40012300
 8001678:	0f000001 	.word	0x0f000001

0800167c <ADC_DMAConvCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)   
{
 800167c:	b580      	push	{r7, lr}
 800167e:	b084      	sub	sp, #16
 8001680:	af00      	add	r7, sp, #0
 8001682:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8001684:	687b      	ldr	r3, [r7, #4]
 8001686:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001688:	60fb      	str	r3, [r7, #12]
  
  /* Update state machine on conversion status if not in error state */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA))
 800168a:	68fb      	ldr	r3, [r7, #12]
 800168c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800168e:	f003 0350 	and.w	r3, r3, #80	; 0x50
 8001692:	2b00      	cmp	r3, #0
 8001694:	d13c      	bne.n	8001710 <ADC_DMAConvCplt+0x94>
  {
    /* Update ADC state machine */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8001696:	68fb      	ldr	r3, [r7, #12]
 8001698:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800169a:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 800169e:	68fb      	ldr	r3, [r7, #12]
 80016a0:	641a      	str	r2, [r3, #64]	; 0x40
    /* by external trigger, continuous mode or scan sequence on going.      */
    /* Note: On STM32F4, there is no independent flag of end of sequence.   */
    /*       The test of scan sequence on going is done either with scan    */
    /*       sequence disabled or with end of conversion flag set to        */
    /*       of end of sequence.                                            */
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 80016a2:	68fb      	ldr	r3, [r7, #12]
 80016a4:	681b      	ldr	r3, [r3, #0]
 80016a6:	689b      	ldr	r3, [r3, #8]
 80016a8:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 80016ac:	2b00      	cmp	r3, #0
 80016ae:	d12b      	bne.n	8001708 <ADC_DMAConvCplt+0x8c>
       (hadc->Init.ContinuousConvMode == DISABLE)            &&
 80016b0:	68fb      	ldr	r3, [r7, #12]
 80016b2:	699b      	ldr	r3, [r3, #24]
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 80016b4:	2b00      	cmp	r3, #0
 80016b6:	d127      	bne.n	8001708 <ADC_DMAConvCplt+0x8c>
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 80016b8:	68fb      	ldr	r3, [r7, #12]
 80016ba:	681b      	ldr	r3, [r3, #0]
 80016bc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80016be:	f403 0370 	and.w	r3, r3, #15728640	; 0xf00000
       (hadc->Init.ContinuousConvMode == DISABLE)            &&
 80016c2:	2b00      	cmp	r3, #0
 80016c4:	d006      	beq.n	80016d4 <ADC_DMAConvCplt+0x58>
        HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)  )   )
 80016c6:	68fb      	ldr	r3, [r7, #12]
 80016c8:	681b      	ldr	r3, [r3, #0]
 80016ca:	689b      	ldr	r3, [r3, #8]
 80016cc:	f403 6380 	and.w	r3, r3, #1024	; 0x400
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 80016d0:	2b00      	cmp	r3, #0
 80016d2:	d119      	bne.n	8001708 <ADC_DMAConvCplt+0x8c>
    {
      /* Disable ADC end of single conversion interrupt on group regular */
      /* Note: Overrun interrupt was enabled with EOC interrupt in          */
      /* HAL_ADC_Start_IT(), but is not disabled here because can be used   */
      /* by overrun IRQ process below.                                      */
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC);
 80016d4:	68fb      	ldr	r3, [r7, #12]
 80016d6:	681b      	ldr	r3, [r3, #0]
 80016d8:	68fa      	ldr	r2, [r7, #12]
 80016da:	6812      	ldr	r2, [r2, #0]
 80016dc:	6852      	ldr	r2, [r2, #4]
 80016de:	f022 0220 	bic.w	r2, r2, #32
 80016e2:	605a      	str	r2, [r3, #4]
      
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 80016e4:	68fb      	ldr	r3, [r7, #12]
 80016e6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80016e8:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 80016ec:	68fb      	ldr	r3, [r7, #12]
 80016ee:	641a      	str	r2, [r3, #64]	; 0x40
      
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 80016f0:	68fb      	ldr	r3, [r7, #12]
 80016f2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80016f4:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80016f8:	2b00      	cmp	r3, #0
 80016fa:	d105      	bne.n	8001708 <ADC_DMAConvCplt+0x8c>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 80016fc:	68fb      	ldr	r3, [r7, #12]
 80016fe:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001700:	f043 0201 	orr.w	r2, r3, #1
 8001704:	68fb      	ldr	r3, [r7, #12]
 8001706:	641a      	str	r2, [r3, #64]	; 0x40
      }
    }
    
    /* Conversion complete callback */
    HAL_ADC_ConvCpltCallback(hadc);
 8001708:	68f8      	ldr	r0, [r7, #12]
 800170a:	f7ff fd7b 	bl	8001204 <HAL_ADC_ConvCpltCallback>
  else
  {
    /* Call DMA error callback */
    hadc->DMA_Handle->XferErrorCallback(hdma);
  }
}
 800170e:	e004      	b.n	800171a <ADC_DMAConvCplt+0x9e>
    hadc->DMA_Handle->XferErrorCallback(hdma);
 8001710:	68fb      	ldr	r3, [r7, #12]
 8001712:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001714:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001716:	6878      	ldr	r0, [r7, #4]
 8001718:	4798      	blx	r3
}
 800171a:	bf00      	nop
 800171c:	3710      	adds	r7, #16
 800171e:	46bd      	mov	sp, r7
 8001720:	bd80      	pop	{r7, pc}

08001722 <ADC_DMAHalfConvCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)   
{
 8001722:	b580      	push	{r7, lr}
 8001724:	b084      	sub	sp, #16
 8001726:	af00      	add	r7, sp, #0
 8001728:	6078      	str	r0, [r7, #4]
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 800172a:	687b      	ldr	r3, [r7, #4]
 800172c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800172e:	60fb      	str	r3, [r7, #12]
  /* Conversion complete callback */
  HAL_ADC_ConvHalfCpltCallback(hadc); 
 8001730:	68f8      	ldr	r0, [r7, #12]
 8001732:	f7ff fd71 	bl	8001218 <HAL_ADC_ConvHalfCpltCallback>
}
 8001736:	bf00      	nop
 8001738:	3710      	adds	r7, #16
 800173a:	46bd      	mov	sp, r7
 800173c:	bd80      	pop	{r7, pc}

0800173e <ADC_DMAError>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAError(DMA_HandleTypeDef *hdma)   
{
 800173e:	b580      	push	{r7, lr}
 8001740:	b084      	sub	sp, #16
 8001742:	af00      	add	r7, sp, #0
 8001744:	6078      	str	r0, [r7, #4]
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8001746:	687b      	ldr	r3, [r7, #4]
 8001748:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800174a:	60fb      	str	r3, [r7, #12]
  hadc->State= HAL_ADC_STATE_ERROR_DMA;
 800174c:	68fb      	ldr	r3, [r7, #12]
 800174e:	2240      	movs	r2, #64	; 0x40
 8001750:	641a      	str	r2, [r3, #64]	; 0x40
  /* Set ADC error code to DMA error */
  hadc->ErrorCode |= HAL_ADC_ERROR_DMA;
 8001752:	68fb      	ldr	r3, [r7, #12]
 8001754:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001756:	f043 0204 	orr.w	r2, r3, #4
 800175a:	68fb      	ldr	r3, [r7, #12]
 800175c:	645a      	str	r2, [r3, #68]	; 0x44
  HAL_ADC_ErrorCallback(hadc); 
 800175e:	68f8      	ldr	r0, [r7, #12]
 8001760:	f7ff fd64 	bl	800122c <HAL_ADC_ErrorCallback>
}
 8001764:	bf00      	nop
 8001766:	3710      	adds	r7, #16
 8001768:	46bd      	mov	sp, r7
 800176a:	bd80      	pop	{r7, pc}

0800176c <NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800176c:	b480      	push	{r7}
 800176e:	b085      	sub	sp, #20
 8001770:	af00      	add	r7, sp, #0
 8001772:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001774:	687b      	ldr	r3, [r7, #4]
 8001776:	f003 0307 	and.w	r3, r3, #7
 800177a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800177c:	4b0c      	ldr	r3, [pc, #48]	; (80017b0 <NVIC_SetPriorityGrouping+0x44>)
 800177e:	68db      	ldr	r3, [r3, #12]
 8001780:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001782:	68ba      	ldr	r2, [r7, #8]
 8001784:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8001788:	4013      	ands	r3, r2
 800178a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << 8U)                      );              /* Insert write key and priorty group */
 800178c:	68fb      	ldr	r3, [r7, #12]
 800178e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001790:	68bb      	ldr	r3, [r7, #8]
 8001792:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001794:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8001798:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800179c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800179e:	4a04      	ldr	r2, [pc, #16]	; (80017b0 <NVIC_SetPriorityGrouping+0x44>)
 80017a0:	68bb      	ldr	r3, [r7, #8]
 80017a2:	60d3      	str	r3, [r2, #12]
}
 80017a4:	bf00      	nop
 80017a6:	3714      	adds	r7, #20
 80017a8:	46bd      	mov	sp, r7
 80017aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017ae:	4770      	bx	lr
 80017b0:	e000ed00 	.word	0xe000ed00

080017b4 <NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t NVIC_GetPriorityGrouping(void)
{
 80017b4:	b480      	push	{r7}
 80017b6:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80017b8:	4b04      	ldr	r3, [pc, #16]	; (80017cc <NVIC_GetPriorityGrouping+0x18>)
 80017ba:	68db      	ldr	r3, [r3, #12]
 80017bc:	0a1b      	lsrs	r3, r3, #8
 80017be:	f003 0307 	and.w	r3, r3, #7
}
 80017c2:	4618      	mov	r0, r3
 80017c4:	46bd      	mov	sp, r7
 80017c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017ca:	4770      	bx	lr
 80017cc:	e000ed00 	.word	0xe000ed00

080017d0 <NVIC_EnableIRQ>:
  \brief   Enable External Interrupt
  \details Enables a device-specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80017d0:	b480      	push	{r7}
 80017d2:	b083      	sub	sp, #12
 80017d4:	af00      	add	r7, sp, #0
 80017d6:	4603      	mov	r3, r0
 80017d8:	71fb      	strb	r3, [r7, #7]
  NVIC->ISER[(((uint32_t)(int32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));
 80017da:	4909      	ldr	r1, [pc, #36]	; (8001800 <NVIC_EnableIRQ+0x30>)
 80017dc:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80017e0:	095b      	lsrs	r3, r3, #5
 80017e2:	79fa      	ldrb	r2, [r7, #7]
 80017e4:	f002 021f 	and.w	r2, r2, #31
 80017e8:	2001      	movs	r0, #1
 80017ea:	fa00 f202 	lsl.w	r2, r0, r2
 80017ee:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 80017f2:	bf00      	nop
 80017f4:	370c      	adds	r7, #12
 80017f6:	46bd      	mov	sp, r7
 80017f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017fc:	4770      	bx	lr
 80017fe:	bf00      	nop
 8001800:	e000e100 	.word	0xe000e100

08001804 <NVIC_SetPriority>:
  \note    The priority cannot be set for every core interrupt.
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
 */
__STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001804:	b480      	push	{r7}
 8001806:	b083      	sub	sp, #12
 8001808:	af00      	add	r7, sp, #0
 800180a:	4603      	mov	r3, r0
 800180c:	6039      	str	r1, [r7, #0]
 800180e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) < 0)
 8001810:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001814:	2b00      	cmp	r3, #0
 8001816:	da0b      	bge.n	8001830 <NVIC_SetPriority+0x2c>
  {
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001818:	490d      	ldr	r1, [pc, #52]	; (8001850 <NVIC_SetPriority+0x4c>)
 800181a:	79fb      	ldrb	r3, [r7, #7]
 800181c:	f003 030f 	and.w	r3, r3, #15
 8001820:	3b04      	subs	r3, #4
 8001822:	683a      	ldr	r2, [r7, #0]
 8001824:	b2d2      	uxtb	r2, r2
 8001826:	0112      	lsls	r2, r2, #4
 8001828:	b2d2      	uxtb	r2, r2
 800182a:	440b      	add	r3, r1
 800182c:	761a      	strb	r2, [r3, #24]
  }
  else
  {
    NVIC->IP[((uint32_t)(int32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 800182e:	e009      	b.n	8001844 <NVIC_SetPriority+0x40>
    NVIC->IP[((uint32_t)(int32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001830:	4908      	ldr	r1, [pc, #32]	; (8001854 <NVIC_SetPriority+0x50>)
 8001832:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001836:	683a      	ldr	r2, [r7, #0]
 8001838:	b2d2      	uxtb	r2, r2
 800183a:	0112      	lsls	r2, r2, #4
 800183c:	b2d2      	uxtb	r2, r2
 800183e:	440b      	add	r3, r1
 8001840:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 8001844:	bf00      	nop
 8001846:	370c      	adds	r7, #12
 8001848:	46bd      	mov	sp, r7
 800184a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800184e:	4770      	bx	lr
 8001850:	e000ed00 	.word	0xe000ed00
 8001854:	e000e100 	.word	0xe000e100

08001858 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001858:	b480      	push	{r7}
 800185a:	b089      	sub	sp, #36	; 0x24
 800185c:	af00      	add	r7, sp, #0
 800185e:	60f8      	str	r0, [r7, #12]
 8001860:	60b9      	str	r1, [r7, #8]
 8001862:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001864:	68fb      	ldr	r3, [r7, #12]
 8001866:	f003 0307 	and.w	r3, r3, #7
 800186a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800186c:	69fb      	ldr	r3, [r7, #28]
 800186e:	f1c3 0307 	rsb	r3, r3, #7
 8001872:	2b04      	cmp	r3, #4
 8001874:	bf28      	it	cs
 8001876:	2304      	movcs	r3, #4
 8001878:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800187a:	69fb      	ldr	r3, [r7, #28]
 800187c:	3304      	adds	r3, #4
 800187e:	2b06      	cmp	r3, #6
 8001880:	d902      	bls.n	8001888 <NVIC_EncodePriority+0x30>
 8001882:	69fb      	ldr	r3, [r7, #28]
 8001884:	3b03      	subs	r3, #3
 8001886:	e000      	b.n	800188a <NVIC_EncodePriority+0x32>
 8001888:	2300      	movs	r3, #0
 800188a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800188c:	2201      	movs	r2, #1
 800188e:	69bb      	ldr	r3, [r7, #24]
 8001890:	fa02 f303 	lsl.w	r3, r2, r3
 8001894:	1e5a      	subs	r2, r3, #1
 8001896:	68bb      	ldr	r3, [r7, #8]
 8001898:	401a      	ands	r2, r3
 800189a:	697b      	ldr	r3, [r7, #20]
 800189c:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800189e:	2101      	movs	r1, #1
 80018a0:	697b      	ldr	r3, [r7, #20]
 80018a2:	fa01 f303 	lsl.w	r3, r1, r3
 80018a6:	1e59      	subs	r1, r3, #1
 80018a8:	687b      	ldr	r3, [r7, #4]
 80018aa:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80018ac:	4313      	orrs	r3, r2
         );
}
 80018ae:	4618      	mov	r0, r3
 80018b0:	3724      	adds	r7, #36	; 0x24
 80018b2:	46bd      	mov	sp, r7
 80018b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018b8:	4770      	bx	lr
	...

080018bc <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80018bc:	b580      	push	{r7, lr}
 80018be:	b082      	sub	sp, #8
 80018c0:	af00      	add	r7, sp, #0
 80018c2:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80018c4:	687b      	ldr	r3, [r7, #4]
 80018c6:	3b01      	subs	r3, #1
 80018c8:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80018cc:	d301      	bcc.n	80018d2 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80018ce:	2301      	movs	r3, #1
 80018d0:	e00f      	b.n	80018f2 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80018d2:	4a0a      	ldr	r2, [pc, #40]	; (80018fc <SysTick_Config+0x40>)
 80018d4:	687b      	ldr	r3, [r7, #4]
 80018d6:	3b01      	subs	r3, #1
 80018d8:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80018da:	210f      	movs	r1, #15
 80018dc:	f04f 30ff 	mov.w	r0, #4294967295
 80018e0:	f7ff ff90 	bl	8001804 <NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80018e4:	4b05      	ldr	r3, [pc, #20]	; (80018fc <SysTick_Config+0x40>)
 80018e6:	2200      	movs	r2, #0
 80018e8:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80018ea:	4b04      	ldr	r3, [pc, #16]	; (80018fc <SysTick_Config+0x40>)
 80018ec:	2207      	movs	r2, #7
 80018ee:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80018f0:	2300      	movs	r3, #0
}
 80018f2:	4618      	mov	r0, r3
 80018f4:	3708      	adds	r7, #8
 80018f6:	46bd      	mov	sp, r7
 80018f8:	bd80      	pop	{r7, pc}
 80018fa:	bf00      	nop
 80018fc:	e000e010 	.word	0xe000e010

08001900 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001900:	b580      	push	{r7, lr}
 8001902:	b082      	sub	sp, #8
 8001904:	af00      	add	r7, sp, #0
 8001906:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001908:	6878      	ldr	r0, [r7, #4]
 800190a:	f7ff ff2f 	bl	800176c <NVIC_SetPriorityGrouping>
}
 800190e:	bf00      	nop
 8001910:	3708      	adds	r7, #8
 8001912:	46bd      	mov	sp, r7
 8001914:	bd80      	pop	{r7, pc}

08001916 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001916:	b580      	push	{r7, lr}
 8001918:	b086      	sub	sp, #24
 800191a:	af00      	add	r7, sp, #0
 800191c:	4603      	mov	r3, r0
 800191e:	60b9      	str	r1, [r7, #8]
 8001920:	607a      	str	r2, [r7, #4]
 8001922:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8001924:	2300      	movs	r3, #0
 8001926:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001928:	f7ff ff44 	bl	80017b4 <NVIC_GetPriorityGrouping>
 800192c:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800192e:	687a      	ldr	r2, [r7, #4]
 8001930:	68b9      	ldr	r1, [r7, #8]
 8001932:	6978      	ldr	r0, [r7, #20]
 8001934:	f7ff ff90 	bl	8001858 <NVIC_EncodePriority>
 8001938:	4602      	mov	r2, r0
 800193a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800193e:	4611      	mov	r1, r2
 8001940:	4618      	mov	r0, r3
 8001942:	f7ff ff5f 	bl	8001804 <NVIC_SetPriority>
}
 8001946:	bf00      	nop
 8001948:	3718      	adds	r7, #24
 800194a:	46bd      	mov	sp, r7
 800194c:	bd80      	pop	{r7, pc}

0800194e <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800194e:	b580      	push	{r7, lr}
 8001950:	b082      	sub	sp, #8
 8001952:	af00      	add	r7, sp, #0
 8001954:	4603      	mov	r3, r0
 8001956:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001958:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800195c:	4618      	mov	r0, r3
 800195e:	f7ff ff37 	bl	80017d0 <NVIC_EnableIRQ>
}
 8001962:	bf00      	nop
 8001964:	3708      	adds	r7, #8
 8001966:	46bd      	mov	sp, r7
 8001968:	bd80      	pop	{r7, pc}

0800196a <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800196a:	b580      	push	{r7, lr}
 800196c:	b082      	sub	sp, #8
 800196e:	af00      	add	r7, sp, #0
 8001970:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001972:	6878      	ldr	r0, [r7, #4]
 8001974:	f7ff ffa2 	bl	80018bc <SysTick_Config>
 8001978:	4603      	mov	r3, r0
}
 800197a:	4618      	mov	r0, r3
 800197c:	3708      	adds	r7, #8
 800197e:	46bd      	mov	sp, r7
 8001980:	bd80      	pop	{r7, pc}
	...

08001984 <HAL_SYSTICK_CLKSourceConfig>:
  *             @arg SYSTICK_CLKSOURCE_HCLK_DIV8: AHB clock divided by 8 selected as SysTick clock source.
  *             @arg SYSTICK_CLKSOURCE_HCLK: AHB clock selected as SysTick clock source.
  * @retval None
  */
void HAL_SYSTICK_CLKSourceConfig(uint32_t CLKSource)
{
 8001984:	b480      	push	{r7}
 8001986:	b083      	sub	sp, #12
 8001988:	af00      	add	r7, sp, #0
 800198a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_SYSTICK_CLK_SOURCE(CLKSource));
  if (CLKSource == SYSTICK_CLKSOURCE_HCLK)
 800198c:	687b      	ldr	r3, [r7, #4]
 800198e:	2b04      	cmp	r3, #4
 8001990:	d106      	bne.n	80019a0 <HAL_SYSTICK_CLKSourceConfig+0x1c>
  {
    SysTick->CTRL |= SYSTICK_CLKSOURCE_HCLK;
 8001992:	4a09      	ldr	r2, [pc, #36]	; (80019b8 <HAL_SYSTICK_CLKSourceConfig+0x34>)
 8001994:	4b08      	ldr	r3, [pc, #32]	; (80019b8 <HAL_SYSTICK_CLKSourceConfig+0x34>)
 8001996:	681b      	ldr	r3, [r3, #0]
 8001998:	f043 0304 	orr.w	r3, r3, #4
 800199c:	6013      	str	r3, [r2, #0]
  }
  else
  {
    SysTick->CTRL &= ~SYSTICK_CLKSOURCE_HCLK;
  }
}
 800199e:	e005      	b.n	80019ac <HAL_SYSTICK_CLKSourceConfig+0x28>
    SysTick->CTRL &= ~SYSTICK_CLKSOURCE_HCLK;
 80019a0:	4a05      	ldr	r2, [pc, #20]	; (80019b8 <HAL_SYSTICK_CLKSourceConfig+0x34>)
 80019a2:	4b05      	ldr	r3, [pc, #20]	; (80019b8 <HAL_SYSTICK_CLKSourceConfig+0x34>)
 80019a4:	681b      	ldr	r3, [r3, #0]
 80019a6:	f023 0304 	bic.w	r3, r3, #4
 80019aa:	6013      	str	r3, [r2, #0]
}
 80019ac:	bf00      	nop
 80019ae:	370c      	adds	r7, #12
 80019b0:	46bd      	mov	sp, r7
 80019b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019b6:	4770      	bx	lr
 80019b8:	e000e010 	.word	0xe000e010

080019bc <HAL_SYSTICK_IRQHandler>:
/**
  * @brief  This function handles SYSTICK interrupt request.
  * @retval None
  */
void HAL_SYSTICK_IRQHandler(void)
{
 80019bc:	b580      	push	{r7, lr}
 80019be:	af00      	add	r7, sp, #0
  HAL_SYSTICK_Callback();
 80019c0:	f000 f802 	bl	80019c8 <HAL_SYSTICK_Callback>
}
 80019c4:	bf00      	nop
 80019c6:	bd80      	pop	{r7, pc}

080019c8 <HAL_SYSTICK_Callback>:
/**
  * @brief  SYSTICK callback.
  * @retval None
  */
__weak void HAL_SYSTICK_Callback(void)
{
 80019c8:	b480      	push	{r7}
 80019ca:	af00      	add	r7, sp, #0
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_SYSTICK_Callback could be implemented in the user file
   */
}
 80019cc:	bf00      	nop
 80019ce:	46bd      	mov	sp, r7
 80019d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019d4:	4770      	bx	lr
	...

080019d8 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 80019d8:	b580      	push	{r7, lr}
 80019da:	b086      	sub	sp, #24
 80019dc:	af00      	add	r7, sp, #0
 80019de:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 80019e0:	2300      	movs	r3, #0
 80019e2:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 80019e4:	f7ff faca 	bl	8000f7c <HAL_GetTick>
 80019e8:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 80019ea:	687b      	ldr	r3, [r7, #4]
 80019ec:	2b00      	cmp	r3, #0
 80019ee:	d101      	bne.n	80019f4 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 80019f0:	2301      	movs	r3, #1
 80019f2:	e099      	b.n	8001b28 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }
  
  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 80019f4:	687b      	ldr	r3, [r7, #4]
 80019f6:	2200      	movs	r2, #0
 80019f8:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 80019fc:	687b      	ldr	r3, [r7, #4]
 80019fe:	2202      	movs	r2, #2
 8001a00:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 8001a04:	687b      	ldr	r3, [r7, #4]
 8001a06:	681b      	ldr	r3, [r3, #0]
 8001a08:	687a      	ldr	r2, [r7, #4]
 8001a0a:	6812      	ldr	r2, [r2, #0]
 8001a0c:	6812      	ldr	r2, [r2, #0]
 8001a0e:	f022 0201 	bic.w	r2, r2, #1
 8001a12:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8001a14:	e00f      	b.n	8001a36 <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8001a16:	f7ff fab1 	bl	8000f7c <HAL_GetTick>
 8001a1a:	4602      	mov	r2, r0
 8001a1c:	693b      	ldr	r3, [r7, #16]
 8001a1e:	1ad3      	subs	r3, r2, r3
 8001a20:	2b05      	cmp	r3, #5
 8001a22:	d908      	bls.n	8001a36 <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8001a24:	687b      	ldr	r3, [r7, #4]
 8001a26:	2220      	movs	r2, #32
 8001a28:	655a      	str	r2, [r3, #84]	; 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 8001a2a:	687b      	ldr	r3, [r7, #4]
 8001a2c:	2203      	movs	r2, #3
 8001a2e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
      
      return HAL_TIMEOUT;
 8001a32:	2303      	movs	r3, #3
 8001a34:	e078      	b.n	8001b28 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8001a36:	687b      	ldr	r3, [r7, #4]
 8001a38:	681b      	ldr	r3, [r3, #0]
 8001a3a:	681b      	ldr	r3, [r3, #0]
 8001a3c:	f003 0301 	and.w	r3, r3, #1
 8001a40:	2b00      	cmp	r3, #0
 8001a42:	d1e8      	bne.n	8001a16 <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 8001a44:	687b      	ldr	r3, [r7, #4]
 8001a46:	681b      	ldr	r3, [r3, #0]
 8001a48:	681b      	ldr	r3, [r3, #0]
 8001a4a:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8001a4c:	697a      	ldr	r2, [r7, #20]
 8001a4e:	4b38      	ldr	r3, [pc, #224]	; (8001b30 <HAL_DMA_Init+0x158>)
 8001a50:	4013      	ands	r3, r2
 8001a52:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8001a54:	687b      	ldr	r3, [r7, #4]
 8001a56:	685a      	ldr	r2, [r3, #4]
 8001a58:	687b      	ldr	r3, [r7, #4]
 8001a5a:	689b      	ldr	r3, [r3, #8]
 8001a5c:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001a5e:	687b      	ldr	r3, [r7, #4]
 8001a60:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8001a62:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001a64:	687b      	ldr	r3, [r7, #4]
 8001a66:	691b      	ldr	r3, [r3, #16]
 8001a68:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001a6a:	687b      	ldr	r3, [r7, #4]
 8001a6c:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001a6e:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001a70:	687b      	ldr	r3, [r7, #4]
 8001a72:	699b      	ldr	r3, [r3, #24]
 8001a74:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8001a76:	687b      	ldr	r3, [r7, #4]
 8001a78:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001a7a:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8001a7c:	687b      	ldr	r3, [r7, #4]
 8001a7e:	6a1b      	ldr	r3, [r3, #32]
 8001a80:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8001a82:	697a      	ldr	r2, [r7, #20]
 8001a84:	4313      	orrs	r3, r2
 8001a86:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8001a88:	687b      	ldr	r3, [r7, #4]
 8001a8a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001a8c:	2b04      	cmp	r3, #4
 8001a8e:	d107      	bne.n	8001aa0 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8001a90:	687b      	ldr	r3, [r7, #4]
 8001a92:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8001a94:	687b      	ldr	r3, [r7, #4]
 8001a96:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001a98:	4313      	orrs	r3, r2
 8001a9a:	697a      	ldr	r2, [r7, #20]
 8001a9c:	4313      	orrs	r3, r2
 8001a9e:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 8001aa0:	687b      	ldr	r3, [r7, #4]
 8001aa2:	681b      	ldr	r3, [r3, #0]
 8001aa4:	697a      	ldr	r2, [r7, #20]
 8001aa6:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 8001aa8:	687b      	ldr	r3, [r7, #4]
 8001aaa:	681b      	ldr	r3, [r3, #0]
 8001aac:	695b      	ldr	r3, [r3, #20]
 8001aae:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8001ab0:	697b      	ldr	r3, [r7, #20]
 8001ab2:	f023 0307 	bic.w	r3, r3, #7
 8001ab6:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 8001ab8:	687b      	ldr	r3, [r7, #4]
 8001aba:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001abc:	697a      	ldr	r2, [r7, #20]
 8001abe:	4313      	orrs	r3, r2
 8001ac0:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8001ac2:	687b      	ldr	r3, [r7, #4]
 8001ac4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001ac6:	2b04      	cmp	r3, #4
 8001ac8:	d117      	bne.n	8001afa <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 8001aca:	687b      	ldr	r3, [r7, #4]
 8001acc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001ace:	697a      	ldr	r2, [r7, #20]
 8001ad0:	4313      	orrs	r3, r2
 8001ad2:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8001ad4:	687b      	ldr	r3, [r7, #4]
 8001ad6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001ad8:	2b00      	cmp	r3, #0
 8001ada:	d00e      	beq.n	8001afa <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8001adc:	6878      	ldr	r0, [r7, #4]
 8001ade:	f000 fa99 	bl	8002014 <DMA_CheckFifoParam>
 8001ae2:	4603      	mov	r3, r0
 8001ae4:	2b00      	cmp	r3, #0
 8001ae6:	d008      	beq.n	8001afa <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8001ae8:	687b      	ldr	r3, [r7, #4]
 8001aea:	2240      	movs	r2, #64	; 0x40
 8001aec:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8001aee:	687b      	ldr	r3, [r7, #4]
 8001af0:	2201      	movs	r2, #1
 8001af2:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        return HAL_ERROR; 
 8001af6:	2301      	movs	r3, #1
 8001af8:	e016      	b.n	8001b28 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 8001afa:	687b      	ldr	r3, [r7, #4]
 8001afc:	681b      	ldr	r3, [r3, #0]
 8001afe:	697a      	ldr	r2, [r7, #20]
 8001b00:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8001b02:	6878      	ldr	r0, [r7, #4]
 8001b04:	f000 fa50 	bl	8001fa8 <DMA_CalcBaseAndBitshift>
 8001b08:	4603      	mov	r3, r0
 8001b0a:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8001b0c:	687b      	ldr	r3, [r7, #4]
 8001b0e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001b10:	223f      	movs	r2, #63	; 0x3f
 8001b12:	409a      	lsls	r2, r3
 8001b14:	68fb      	ldr	r3, [r7, #12]
 8001b16:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8001b18:	687b      	ldr	r3, [r7, #4]
 8001b1a:	2200      	movs	r2, #0
 8001b1c:	655a      	str	r2, [r3, #84]	; 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8001b1e:	687b      	ldr	r3, [r7, #4]
 8001b20:	2201      	movs	r2, #1
 8001b22:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  return HAL_OK;
 8001b26:	2300      	movs	r3, #0
}
 8001b28:	4618      	mov	r0, r3
 8001b2a:	3718      	adds	r7, #24
 8001b2c:	46bd      	mov	sp, r7
 8001b2e:	bd80      	pop	{r7, pc}
 8001b30:	f010803f 	.word	0xf010803f

08001b34 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8001b34:	b580      	push	{r7, lr}
 8001b36:	b086      	sub	sp, #24
 8001b38:	af00      	add	r7, sp, #0
 8001b3a:	60f8      	str	r0, [r7, #12]
 8001b3c:	60b9      	str	r1, [r7, #8]
 8001b3e:	607a      	str	r2, [r7, #4]
 8001b40:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8001b42:	2300      	movs	r3, #0
 8001b44:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8001b46:	68fb      	ldr	r3, [r7, #12]
 8001b48:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001b4a:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 8001b4c:	68fb      	ldr	r3, [r7, #12]
 8001b4e:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 8001b52:	2b01      	cmp	r3, #1
 8001b54:	d101      	bne.n	8001b5a <HAL_DMA_Start_IT+0x26>
 8001b56:	2302      	movs	r3, #2
 8001b58:	e048      	b.n	8001bec <HAL_DMA_Start_IT+0xb8>
 8001b5a:	68fb      	ldr	r3, [r7, #12]
 8001b5c:	2201      	movs	r2, #1
 8001b5e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8001b62:	68fb      	ldr	r3, [r7, #12]
 8001b64:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8001b68:	b2db      	uxtb	r3, r3
 8001b6a:	2b01      	cmp	r3, #1
 8001b6c:	d137      	bne.n	8001bde <HAL_DMA_Start_IT+0xaa>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8001b6e:	68fb      	ldr	r3, [r7, #12]
 8001b70:	2202      	movs	r2, #2
 8001b72:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8001b76:	68fb      	ldr	r3, [r7, #12]
 8001b78:	2200      	movs	r2, #0
 8001b7a:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8001b7c:	683b      	ldr	r3, [r7, #0]
 8001b7e:	687a      	ldr	r2, [r7, #4]
 8001b80:	68b9      	ldr	r1, [r7, #8]
 8001b82:	68f8      	ldr	r0, [r7, #12]
 8001b84:	f000 f9e2 	bl	8001f4c <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8001b88:	68fb      	ldr	r3, [r7, #12]
 8001b8a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001b8c:	223f      	movs	r2, #63	; 0x3f
 8001b8e:	409a      	lsls	r2, r3
 8001b90:	693b      	ldr	r3, [r7, #16]
 8001b92:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 8001b94:	68fb      	ldr	r3, [r7, #12]
 8001b96:	681b      	ldr	r3, [r3, #0]
 8001b98:	68fa      	ldr	r2, [r7, #12]
 8001b9a:	6812      	ldr	r2, [r2, #0]
 8001b9c:	6812      	ldr	r2, [r2, #0]
 8001b9e:	f042 0216 	orr.w	r2, r2, #22
 8001ba2:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR |= DMA_IT_FE;
 8001ba4:	68fb      	ldr	r3, [r7, #12]
 8001ba6:	681b      	ldr	r3, [r3, #0]
 8001ba8:	68fa      	ldr	r2, [r7, #12]
 8001baa:	6812      	ldr	r2, [r2, #0]
 8001bac:	6952      	ldr	r2, [r2, #20]
 8001bae:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8001bb2:	615a      	str	r2, [r3, #20]
    
    if(hdma->XferHalfCpltCallback != NULL)
 8001bb4:	68fb      	ldr	r3, [r7, #12]
 8001bb6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001bb8:	2b00      	cmp	r3, #0
 8001bba:	d007      	beq.n	8001bcc <HAL_DMA_Start_IT+0x98>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 8001bbc:	68fb      	ldr	r3, [r7, #12]
 8001bbe:	681b      	ldr	r3, [r3, #0]
 8001bc0:	68fa      	ldr	r2, [r7, #12]
 8001bc2:	6812      	ldr	r2, [r2, #0]
 8001bc4:	6812      	ldr	r2, [r2, #0]
 8001bc6:	f042 0208 	orr.w	r2, r2, #8
 8001bca:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8001bcc:	68fb      	ldr	r3, [r7, #12]
 8001bce:	681b      	ldr	r3, [r3, #0]
 8001bd0:	68fa      	ldr	r2, [r7, #12]
 8001bd2:	6812      	ldr	r2, [r2, #0]
 8001bd4:	6812      	ldr	r2, [r2, #0]
 8001bd6:	f042 0201 	orr.w	r2, r2, #1
 8001bda:	601a      	str	r2, [r3, #0]
 8001bdc:	e005      	b.n	8001bea <HAL_DMA_Start_IT+0xb6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 8001bde:	68fb      	ldr	r3, [r7, #12]
 8001be0:	2200      	movs	r2, #0
 8001be2:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 8001be6:	2302      	movs	r3, #2
 8001be8:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 8001bea:	7dfb      	ldrb	r3, [r7, #23]
}
 8001bec:	4618      	mov	r0, r3
 8001bee:	3718      	adds	r7, #24
 8001bf0:	46bd      	mov	sp, r7
 8001bf2:	bd80      	pop	{r7, pc}

08001bf4 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8001bf4:	b480      	push	{r7}
 8001bf6:	b083      	sub	sp, #12
 8001bf8:	af00      	add	r7, sp, #0
 8001bfa:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8001bfc:	687b      	ldr	r3, [r7, #4]
 8001bfe:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8001c02:	b2db      	uxtb	r3, r3
 8001c04:	2b02      	cmp	r3, #2
 8001c06:	d004      	beq.n	8001c12 <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8001c08:	687b      	ldr	r3, [r7, #4]
 8001c0a:	2280      	movs	r2, #128	; 0x80
 8001c0c:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 8001c0e:	2301      	movs	r3, #1
 8001c10:	e00c      	b.n	8001c2c <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 8001c12:	687b      	ldr	r3, [r7, #4]
 8001c14:	2205      	movs	r2, #5
 8001c16:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8001c1a:	687b      	ldr	r3, [r7, #4]
 8001c1c:	681b      	ldr	r3, [r3, #0]
 8001c1e:	687a      	ldr	r2, [r7, #4]
 8001c20:	6812      	ldr	r2, [r2, #0]
 8001c22:	6812      	ldr	r2, [r2, #0]
 8001c24:	f022 0201 	bic.w	r2, r2, #1
 8001c28:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 8001c2a:	2300      	movs	r3, #0
}
 8001c2c:	4618      	mov	r0, r3
 8001c2e:	370c      	adds	r7, #12
 8001c30:	46bd      	mov	sp, r7
 8001c32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c36:	4770      	bx	lr

08001c38 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8001c38:	b580      	push	{r7, lr}
 8001c3a:	b086      	sub	sp, #24
 8001c3c:	af00      	add	r7, sp, #0
 8001c3e:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 8001c40:	2300      	movs	r3, #0
 8001c42:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 8001c44:	4b92      	ldr	r3, [pc, #584]	; (8001e90 <HAL_DMA_IRQHandler+0x258>)
 8001c46:	681b      	ldr	r3, [r3, #0]
 8001c48:	4a92      	ldr	r2, [pc, #584]	; (8001e94 <HAL_DMA_IRQHandler+0x25c>)
 8001c4a:	fba2 2303 	umull	r2, r3, r2, r3
 8001c4e:	0a9b      	lsrs	r3, r3, #10
 8001c50:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8001c52:	687b      	ldr	r3, [r7, #4]
 8001c54:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001c56:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 8001c58:	693b      	ldr	r3, [r7, #16]
 8001c5a:	681b      	ldr	r3, [r3, #0]
 8001c5c:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 8001c5e:	687b      	ldr	r3, [r7, #4]
 8001c60:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001c62:	2208      	movs	r2, #8
 8001c64:	409a      	lsls	r2, r3
 8001c66:	68fb      	ldr	r3, [r7, #12]
 8001c68:	4013      	ands	r3, r2
 8001c6a:	2b00      	cmp	r3, #0
 8001c6c:	d01a      	beq.n	8001ca4 <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 8001c6e:	687b      	ldr	r3, [r7, #4]
 8001c70:	681b      	ldr	r3, [r3, #0]
 8001c72:	681b      	ldr	r3, [r3, #0]
 8001c74:	f003 0304 	and.w	r3, r3, #4
 8001c78:	2b00      	cmp	r3, #0
 8001c7a:	d013      	beq.n	8001ca4 <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 8001c7c:	687b      	ldr	r3, [r7, #4]
 8001c7e:	681b      	ldr	r3, [r3, #0]
 8001c80:	687a      	ldr	r2, [r7, #4]
 8001c82:	6812      	ldr	r2, [r2, #0]
 8001c84:	6812      	ldr	r2, [r2, #0]
 8001c86:	f022 0204 	bic.w	r2, r2, #4
 8001c8a:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 8001c8c:	687b      	ldr	r3, [r7, #4]
 8001c8e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001c90:	2208      	movs	r2, #8
 8001c92:	409a      	lsls	r2, r3
 8001c94:	693b      	ldr	r3, [r7, #16]
 8001c96:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8001c98:	687b      	ldr	r3, [r7, #4]
 8001c9a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001c9c:	f043 0201 	orr.w	r2, r3, #1
 8001ca0:	687b      	ldr	r3, [r7, #4]
 8001ca2:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 8001ca4:	687b      	ldr	r3, [r7, #4]
 8001ca6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001ca8:	2201      	movs	r2, #1
 8001caa:	409a      	lsls	r2, r3
 8001cac:	68fb      	ldr	r3, [r7, #12]
 8001cae:	4013      	ands	r3, r2
 8001cb0:	2b00      	cmp	r3, #0
 8001cb2:	d012      	beq.n	8001cda <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 8001cb4:	687b      	ldr	r3, [r7, #4]
 8001cb6:	681b      	ldr	r3, [r3, #0]
 8001cb8:	695b      	ldr	r3, [r3, #20]
 8001cba:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001cbe:	2b00      	cmp	r3, #0
 8001cc0:	d00b      	beq.n	8001cda <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 8001cc2:	687b      	ldr	r3, [r7, #4]
 8001cc4:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001cc6:	2201      	movs	r2, #1
 8001cc8:	409a      	lsls	r2, r3
 8001cca:	693b      	ldr	r3, [r7, #16]
 8001ccc:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 8001cce:	687b      	ldr	r3, [r7, #4]
 8001cd0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001cd2:	f043 0202 	orr.w	r2, r3, #2
 8001cd6:	687b      	ldr	r3, [r7, #4]
 8001cd8:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 8001cda:	687b      	ldr	r3, [r7, #4]
 8001cdc:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001cde:	2204      	movs	r2, #4
 8001ce0:	409a      	lsls	r2, r3
 8001ce2:	68fb      	ldr	r3, [r7, #12]
 8001ce4:	4013      	ands	r3, r2
 8001ce6:	2b00      	cmp	r3, #0
 8001ce8:	d012      	beq.n	8001d10 <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 8001cea:	687b      	ldr	r3, [r7, #4]
 8001cec:	681b      	ldr	r3, [r3, #0]
 8001cee:	681b      	ldr	r3, [r3, #0]
 8001cf0:	f003 0302 	and.w	r3, r3, #2
 8001cf4:	2b00      	cmp	r3, #0
 8001cf6:	d00b      	beq.n	8001d10 <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 8001cf8:	687b      	ldr	r3, [r7, #4]
 8001cfa:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001cfc:	2204      	movs	r2, #4
 8001cfe:	409a      	lsls	r2, r3
 8001d00:	693b      	ldr	r3, [r7, #16]
 8001d02:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8001d04:	687b      	ldr	r3, [r7, #4]
 8001d06:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001d08:	f043 0204 	orr.w	r2, r3, #4
 8001d0c:	687b      	ldr	r3, [r7, #4]
 8001d0e:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 8001d10:	687b      	ldr	r3, [r7, #4]
 8001d12:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001d14:	2210      	movs	r2, #16
 8001d16:	409a      	lsls	r2, r3
 8001d18:	68fb      	ldr	r3, [r7, #12]
 8001d1a:	4013      	ands	r3, r2
 8001d1c:	2b00      	cmp	r3, #0
 8001d1e:	d043      	beq.n	8001da8 <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 8001d20:	687b      	ldr	r3, [r7, #4]
 8001d22:	681b      	ldr	r3, [r3, #0]
 8001d24:	681b      	ldr	r3, [r3, #0]
 8001d26:	f003 0308 	and.w	r3, r3, #8
 8001d2a:	2b00      	cmp	r3, #0
 8001d2c:	d03c      	beq.n	8001da8 <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 8001d2e:	687b      	ldr	r3, [r7, #4]
 8001d30:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001d32:	2210      	movs	r2, #16
 8001d34:	409a      	lsls	r2, r3
 8001d36:	693b      	ldr	r3, [r7, #16]
 8001d38:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8001d3a:	687b      	ldr	r3, [r7, #4]
 8001d3c:	681b      	ldr	r3, [r3, #0]
 8001d3e:	681b      	ldr	r3, [r3, #0]
 8001d40:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8001d44:	2b00      	cmp	r3, #0
 8001d46:	d018      	beq.n	8001d7a <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8001d48:	687b      	ldr	r3, [r7, #4]
 8001d4a:	681b      	ldr	r3, [r3, #0]
 8001d4c:	681b      	ldr	r3, [r3, #0]
 8001d4e:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8001d52:	2b00      	cmp	r3, #0
 8001d54:	d108      	bne.n	8001d68 <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 8001d56:	687b      	ldr	r3, [r7, #4]
 8001d58:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001d5a:	2b00      	cmp	r3, #0
 8001d5c:	d024      	beq.n	8001da8 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 8001d5e:	687b      	ldr	r3, [r7, #4]
 8001d60:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001d62:	6878      	ldr	r0, [r7, #4]
 8001d64:	4798      	blx	r3
 8001d66:	e01f      	b.n	8001da8 <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 8001d68:	687b      	ldr	r3, [r7, #4]
 8001d6a:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8001d6c:	2b00      	cmp	r3, #0
 8001d6e:	d01b      	beq.n	8001da8 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 8001d70:	687b      	ldr	r3, [r7, #4]
 8001d72:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8001d74:	6878      	ldr	r0, [r7, #4]
 8001d76:	4798      	blx	r3
 8001d78:	e016      	b.n	8001da8 <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8001d7a:	687b      	ldr	r3, [r7, #4]
 8001d7c:	681b      	ldr	r3, [r3, #0]
 8001d7e:	681b      	ldr	r3, [r3, #0]
 8001d80:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001d84:	2b00      	cmp	r3, #0
 8001d86:	d107      	bne.n	8001d98 <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8001d88:	687b      	ldr	r3, [r7, #4]
 8001d8a:	681b      	ldr	r3, [r3, #0]
 8001d8c:	687a      	ldr	r2, [r7, #4]
 8001d8e:	6812      	ldr	r2, [r2, #0]
 8001d90:	6812      	ldr	r2, [r2, #0]
 8001d92:	f022 0208 	bic.w	r2, r2, #8
 8001d96:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 8001d98:	687b      	ldr	r3, [r7, #4]
 8001d9a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001d9c:	2b00      	cmp	r3, #0
 8001d9e:	d003      	beq.n	8001da8 <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8001da0:	687b      	ldr	r3, [r7, #4]
 8001da2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001da4:	6878      	ldr	r0, [r7, #4]
 8001da6:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 8001da8:	687b      	ldr	r3, [r7, #4]
 8001daa:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001dac:	2220      	movs	r2, #32
 8001dae:	409a      	lsls	r2, r3
 8001db0:	68fb      	ldr	r3, [r7, #12]
 8001db2:	4013      	ands	r3, r2
 8001db4:	2b00      	cmp	r3, #0
 8001db6:	f000 808e 	beq.w	8001ed6 <HAL_DMA_IRQHandler+0x29e>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 8001dba:	687b      	ldr	r3, [r7, #4]
 8001dbc:	681b      	ldr	r3, [r3, #0]
 8001dbe:	681b      	ldr	r3, [r3, #0]
 8001dc0:	f003 0310 	and.w	r3, r3, #16
 8001dc4:	2b00      	cmp	r3, #0
 8001dc6:	f000 8086 	beq.w	8001ed6 <HAL_DMA_IRQHandler+0x29e>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 8001dca:	687b      	ldr	r3, [r7, #4]
 8001dcc:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001dce:	2220      	movs	r2, #32
 8001dd0:	409a      	lsls	r2, r3
 8001dd2:	693b      	ldr	r3, [r7, #16]
 8001dd4:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 8001dd6:	687b      	ldr	r3, [r7, #4]
 8001dd8:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8001ddc:	b2db      	uxtb	r3, r3
 8001dde:	2b05      	cmp	r3, #5
 8001de0:	d136      	bne.n	8001e50 <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8001de2:	687b      	ldr	r3, [r7, #4]
 8001de4:	681b      	ldr	r3, [r3, #0]
 8001de6:	687a      	ldr	r2, [r7, #4]
 8001de8:	6812      	ldr	r2, [r2, #0]
 8001dea:	6812      	ldr	r2, [r2, #0]
 8001dec:	f022 0216 	bic.w	r2, r2, #22
 8001df0:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 8001df2:	687b      	ldr	r3, [r7, #4]
 8001df4:	681b      	ldr	r3, [r3, #0]
 8001df6:	687a      	ldr	r2, [r7, #4]
 8001df8:	6812      	ldr	r2, [r2, #0]
 8001dfa:	6952      	ldr	r2, [r2, #20]
 8001dfc:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8001e00:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8001e02:	687b      	ldr	r3, [r7, #4]
 8001e04:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001e06:	2b00      	cmp	r3, #0
 8001e08:	d103      	bne.n	8001e12 <HAL_DMA_IRQHandler+0x1da>
 8001e0a:	687b      	ldr	r3, [r7, #4]
 8001e0c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8001e0e:	2b00      	cmp	r3, #0
 8001e10:	d007      	beq.n	8001e22 <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8001e12:	687b      	ldr	r3, [r7, #4]
 8001e14:	681b      	ldr	r3, [r3, #0]
 8001e16:	687a      	ldr	r2, [r7, #4]
 8001e18:	6812      	ldr	r2, [r2, #0]
 8001e1a:	6812      	ldr	r2, [r2, #0]
 8001e1c:	f022 0208 	bic.w	r2, r2, #8
 8001e20:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 8001e22:	687b      	ldr	r3, [r7, #4]
 8001e24:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001e26:	223f      	movs	r2, #63	; 0x3f
 8001e28:	409a      	lsls	r2, r3
 8001e2a:	693b      	ldr	r3, [r7, #16]
 8001e2c:	609a      	str	r2, [r3, #8]

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8001e2e:	687b      	ldr	r3, [r7, #4]
 8001e30:	2200      	movs	r2, #0
 8001e32:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8001e36:	687b      	ldr	r3, [r7, #4]
 8001e38:	2201      	movs	r2, #1
 8001e3a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

        if(hdma->XferAbortCallback != NULL)
 8001e3e:	687b      	ldr	r3, [r7, #4]
 8001e40:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8001e42:	2b00      	cmp	r3, #0
 8001e44:	d07d      	beq.n	8001f42 <HAL_DMA_IRQHandler+0x30a>
        {
          hdma->XferAbortCallback(hdma);
 8001e46:	687b      	ldr	r3, [r7, #4]
 8001e48:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8001e4a:	6878      	ldr	r0, [r7, #4]
 8001e4c:	4798      	blx	r3
        }
        return;
 8001e4e:	e078      	b.n	8001f42 <HAL_DMA_IRQHandler+0x30a>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8001e50:	687b      	ldr	r3, [r7, #4]
 8001e52:	681b      	ldr	r3, [r3, #0]
 8001e54:	681b      	ldr	r3, [r3, #0]
 8001e56:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8001e5a:	2b00      	cmp	r3, #0
 8001e5c:	d01c      	beq.n	8001e98 <HAL_DMA_IRQHandler+0x260>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8001e5e:	687b      	ldr	r3, [r7, #4]
 8001e60:	681b      	ldr	r3, [r3, #0]
 8001e62:	681b      	ldr	r3, [r3, #0]
 8001e64:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8001e68:	2b00      	cmp	r3, #0
 8001e6a:	d108      	bne.n	8001e7e <HAL_DMA_IRQHandler+0x246>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8001e6c:	687b      	ldr	r3, [r7, #4]
 8001e6e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001e70:	2b00      	cmp	r3, #0
 8001e72:	d030      	beq.n	8001ed6 <HAL_DMA_IRQHandler+0x29e>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 8001e74:	687b      	ldr	r3, [r7, #4]
 8001e76:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001e78:	6878      	ldr	r0, [r7, #4]
 8001e7a:	4798      	blx	r3
 8001e7c:	e02b      	b.n	8001ed6 <HAL_DMA_IRQHandler+0x29e>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 8001e7e:	687b      	ldr	r3, [r7, #4]
 8001e80:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001e82:	2b00      	cmp	r3, #0
 8001e84:	d027      	beq.n	8001ed6 <HAL_DMA_IRQHandler+0x29e>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 8001e86:	687b      	ldr	r3, [r7, #4]
 8001e88:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001e8a:	6878      	ldr	r0, [r7, #4]
 8001e8c:	4798      	blx	r3
 8001e8e:	e022      	b.n	8001ed6 <HAL_DMA_IRQHandler+0x29e>
 8001e90:	20000008 	.word	0x20000008
 8001e94:	1b4e81b5 	.word	0x1b4e81b5
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8001e98:	687b      	ldr	r3, [r7, #4]
 8001e9a:	681b      	ldr	r3, [r3, #0]
 8001e9c:	681b      	ldr	r3, [r3, #0]
 8001e9e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001ea2:	2b00      	cmp	r3, #0
 8001ea4:	d10f      	bne.n	8001ec6 <HAL_DMA_IRQHandler+0x28e>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 8001ea6:	687b      	ldr	r3, [r7, #4]
 8001ea8:	681b      	ldr	r3, [r3, #0]
 8001eaa:	687a      	ldr	r2, [r7, #4]
 8001eac:	6812      	ldr	r2, [r2, #0]
 8001eae:	6812      	ldr	r2, [r2, #0]
 8001eb0:	f022 0210 	bic.w	r2, r2, #16
 8001eb4:	601a      	str	r2, [r3, #0]

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8001eb6:	687b      	ldr	r3, [r7, #4]
 8001eb8:	2200      	movs	r2, #0
 8001eba:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8001ebe:	687b      	ldr	r3, [r7, #4]
 8001ec0:	2201      	movs	r2, #1
 8001ec2:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        }

        if(hdma->XferCpltCallback != NULL)
 8001ec6:	687b      	ldr	r3, [r7, #4]
 8001ec8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001eca:	2b00      	cmp	r3, #0
 8001ecc:	d003      	beq.n	8001ed6 <HAL_DMA_IRQHandler+0x29e>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 8001ece:	687b      	ldr	r3, [r7, #4]
 8001ed0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001ed2:	6878      	ldr	r0, [r7, #4]
 8001ed4:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8001ed6:	687b      	ldr	r3, [r7, #4]
 8001ed8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001eda:	2b00      	cmp	r3, #0
 8001edc:	d032      	beq.n	8001f44 <HAL_DMA_IRQHandler+0x30c>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 8001ede:	687b      	ldr	r3, [r7, #4]
 8001ee0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001ee2:	f003 0301 	and.w	r3, r3, #1
 8001ee6:	2b00      	cmp	r3, #0
 8001ee8:	d022      	beq.n	8001f30 <HAL_DMA_IRQHandler+0x2f8>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 8001eea:	687b      	ldr	r3, [r7, #4]
 8001eec:	2205      	movs	r2, #5
 8001eee:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 8001ef2:	687b      	ldr	r3, [r7, #4]
 8001ef4:	681b      	ldr	r3, [r3, #0]
 8001ef6:	687a      	ldr	r2, [r7, #4]
 8001ef8:	6812      	ldr	r2, [r2, #0]
 8001efa:	6812      	ldr	r2, [r2, #0]
 8001efc:	f022 0201 	bic.w	r2, r2, #1
 8001f00:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 8001f02:	68bb      	ldr	r3, [r7, #8]
 8001f04:	3301      	adds	r3, #1
 8001f06:	60bb      	str	r3, [r7, #8]
 8001f08:	697a      	ldr	r2, [r7, #20]
 8001f0a:	4293      	cmp	r3, r2
 8001f0c:	d807      	bhi.n	8001f1e <HAL_DMA_IRQHandler+0x2e6>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 8001f0e:	687b      	ldr	r3, [r7, #4]
 8001f10:	681b      	ldr	r3, [r3, #0]
 8001f12:	681b      	ldr	r3, [r3, #0]
 8001f14:	f003 0301 	and.w	r3, r3, #1
 8001f18:	2b00      	cmp	r3, #0
 8001f1a:	d1f2      	bne.n	8001f02 <HAL_DMA_IRQHandler+0x2ca>
 8001f1c:	e000      	b.n	8001f20 <HAL_DMA_IRQHandler+0x2e8>
          break;
 8001f1e:	bf00      	nop

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8001f20:	687b      	ldr	r3, [r7, #4]
 8001f22:	2200      	movs	r2, #0
 8001f24:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8001f28:	687b      	ldr	r3, [r7, #4]
 8001f2a:	2201      	movs	r2, #1
 8001f2c:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    }

    if(hdma->XferErrorCallback != NULL)
 8001f30:	687b      	ldr	r3, [r7, #4]
 8001f32:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001f34:	2b00      	cmp	r3, #0
 8001f36:	d005      	beq.n	8001f44 <HAL_DMA_IRQHandler+0x30c>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8001f38:	687b      	ldr	r3, [r7, #4]
 8001f3a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001f3c:	6878      	ldr	r0, [r7, #4]
 8001f3e:	4798      	blx	r3
 8001f40:	e000      	b.n	8001f44 <HAL_DMA_IRQHandler+0x30c>
        return;
 8001f42:	bf00      	nop
    }
  }
}
 8001f44:	3718      	adds	r7, #24
 8001f46:	46bd      	mov	sp, r7
 8001f48:	bd80      	pop	{r7, pc}
 8001f4a:	bf00      	nop

08001f4c <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8001f4c:	b480      	push	{r7}
 8001f4e:	b085      	sub	sp, #20
 8001f50:	af00      	add	r7, sp, #0
 8001f52:	60f8      	str	r0, [r7, #12]
 8001f54:	60b9      	str	r1, [r7, #8]
 8001f56:	607a      	str	r2, [r7, #4]
 8001f58:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 8001f5a:	68fb      	ldr	r3, [r7, #12]
 8001f5c:	681b      	ldr	r3, [r3, #0]
 8001f5e:	68fa      	ldr	r2, [r7, #12]
 8001f60:	6812      	ldr	r2, [r2, #0]
 8001f62:	6812      	ldr	r2, [r2, #0]
 8001f64:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8001f68:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 8001f6a:	68fb      	ldr	r3, [r7, #12]
 8001f6c:	681b      	ldr	r3, [r3, #0]
 8001f6e:	683a      	ldr	r2, [r7, #0]
 8001f70:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8001f72:	68fb      	ldr	r3, [r7, #12]
 8001f74:	689b      	ldr	r3, [r3, #8]
 8001f76:	2b40      	cmp	r3, #64	; 0x40
 8001f78:	d108      	bne.n	8001f8c <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 8001f7a:	68fb      	ldr	r3, [r7, #12]
 8001f7c:	681b      	ldr	r3, [r3, #0]
 8001f7e:	687a      	ldr	r2, [r7, #4]
 8001f80:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 8001f82:	68fb      	ldr	r3, [r7, #12]
 8001f84:	681b      	ldr	r3, [r3, #0]
 8001f86:	68ba      	ldr	r2, [r7, #8]
 8001f88:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 8001f8a:	e007      	b.n	8001f9c <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 8001f8c:	68fb      	ldr	r3, [r7, #12]
 8001f8e:	681b      	ldr	r3, [r3, #0]
 8001f90:	68ba      	ldr	r2, [r7, #8]
 8001f92:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 8001f94:	68fb      	ldr	r3, [r7, #12]
 8001f96:	681b      	ldr	r3, [r3, #0]
 8001f98:	687a      	ldr	r2, [r7, #4]
 8001f9a:	60da      	str	r2, [r3, #12]
}
 8001f9c:	bf00      	nop
 8001f9e:	3714      	adds	r7, #20
 8001fa0:	46bd      	mov	sp, r7
 8001fa2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fa6:	4770      	bx	lr

08001fa8 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8001fa8:	b480      	push	{r7}
 8001faa:	b085      	sub	sp, #20
 8001fac:	af00      	add	r7, sp, #0
 8001fae:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8001fb0:	687b      	ldr	r3, [r7, #4]
 8001fb2:	681b      	ldr	r3, [r3, #0]
 8001fb4:	b2db      	uxtb	r3, r3
 8001fb6:	3b10      	subs	r3, #16
 8001fb8:	4a14      	ldr	r2, [pc, #80]	; (800200c <DMA_CalcBaseAndBitshift+0x64>)
 8001fba:	fba2 2303 	umull	r2, r3, r2, r3
 8001fbe:	091b      	lsrs	r3, r3, #4
 8001fc0:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 8001fc2:	4a13      	ldr	r2, [pc, #76]	; (8002010 <DMA_CalcBaseAndBitshift+0x68>)
 8001fc4:	68fb      	ldr	r3, [r7, #12]
 8001fc6:	4413      	add	r3, r2
 8001fc8:	781b      	ldrb	r3, [r3, #0]
 8001fca:	461a      	mov	r2, r3
 8001fcc:	687b      	ldr	r3, [r7, #4]
 8001fce:	65da      	str	r2, [r3, #92]	; 0x5c
  
  if (stream_number > 3U)
 8001fd0:	68fb      	ldr	r3, [r7, #12]
 8001fd2:	2b03      	cmp	r3, #3
 8001fd4:	d909      	bls.n	8001fea <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 8001fd6:	687b      	ldr	r3, [r7, #4]
 8001fd8:	681b      	ldr	r3, [r3, #0]
 8001fda:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 8001fde:	f023 0303 	bic.w	r3, r3, #3
 8001fe2:	1d1a      	adds	r2, r3, #4
 8001fe4:	687b      	ldr	r3, [r7, #4]
 8001fe6:	659a      	str	r2, [r3, #88]	; 0x58
 8001fe8:	e007      	b.n	8001ffa <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 8001fea:	687b      	ldr	r3, [r7, #4]
 8001fec:	681b      	ldr	r3, [r3, #0]
 8001fee:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 8001ff2:	f023 0303 	bic.w	r3, r3, #3
 8001ff6:	687a      	ldr	r2, [r7, #4]
 8001ff8:	6593      	str	r3, [r2, #88]	; 0x58
  }
  
  return hdma->StreamBaseAddress;
 8001ffa:	687b      	ldr	r3, [r7, #4]
 8001ffc:	6d9b      	ldr	r3, [r3, #88]	; 0x58
}
 8001ffe:	4618      	mov	r0, r3
 8002000:	3714      	adds	r7, #20
 8002002:	46bd      	mov	sp, r7
 8002004:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002008:	4770      	bx	lr
 800200a:	bf00      	nop
 800200c:	aaaaaaab 	.word	0xaaaaaaab
 8002010:	08008838 	.word	0x08008838

08002014 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 8002014:	b480      	push	{r7}
 8002016:	b085      	sub	sp, #20
 8002018:	af00      	add	r7, sp, #0
 800201a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800201c:	2300      	movs	r3, #0
 800201e:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 8002020:	687b      	ldr	r3, [r7, #4]
 8002022:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002024:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 8002026:	687b      	ldr	r3, [r7, #4]
 8002028:	699b      	ldr	r3, [r3, #24]
 800202a:	2b00      	cmp	r3, #0
 800202c:	d11f      	bne.n	800206e <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 800202e:	68bb      	ldr	r3, [r7, #8]
 8002030:	2b03      	cmp	r3, #3
 8002032:	d855      	bhi.n	80020e0 <DMA_CheckFifoParam+0xcc>
 8002034:	a201      	add	r2, pc, #4	; (adr r2, 800203c <DMA_CheckFifoParam+0x28>)
 8002036:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800203a:	bf00      	nop
 800203c:	0800204d 	.word	0x0800204d
 8002040:	0800205f 	.word	0x0800205f
 8002044:	0800204d 	.word	0x0800204d
 8002048:	080020e1 	.word	0x080020e1
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 800204c:	687b      	ldr	r3, [r7, #4]
 800204e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002050:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8002054:	2b00      	cmp	r3, #0
 8002056:	d045      	beq.n	80020e4 <DMA_CheckFifoParam+0xd0>
      {
        status = HAL_ERROR;
 8002058:	2301      	movs	r3, #1
 800205a:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800205c:	e042      	b.n	80020e4 <DMA_CheckFifoParam+0xd0>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 800205e:	687b      	ldr	r3, [r7, #4]
 8002060:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002062:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8002066:	d13f      	bne.n	80020e8 <DMA_CheckFifoParam+0xd4>
      {
        status = HAL_ERROR;
 8002068:	2301      	movs	r3, #1
 800206a:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800206c:	e03c      	b.n	80020e8 <DMA_CheckFifoParam+0xd4>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 800206e:	687b      	ldr	r3, [r7, #4]
 8002070:	699b      	ldr	r3, [r3, #24]
 8002072:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8002076:	d121      	bne.n	80020bc <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 8002078:	68bb      	ldr	r3, [r7, #8]
 800207a:	2b03      	cmp	r3, #3
 800207c:	d836      	bhi.n	80020ec <DMA_CheckFifoParam+0xd8>
 800207e:	a201      	add	r2, pc, #4	; (adr r2, 8002084 <DMA_CheckFifoParam+0x70>)
 8002080:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002084:	08002095 	.word	0x08002095
 8002088:	0800209b 	.word	0x0800209b
 800208c:	08002095 	.word	0x08002095
 8002090:	080020ad 	.word	0x080020ad
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 8002094:	2301      	movs	r3, #1
 8002096:	73fb      	strb	r3, [r7, #15]
      break;
 8002098:	e02f      	b.n	80020fa <DMA_CheckFifoParam+0xe6>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 800209a:	687b      	ldr	r3, [r7, #4]
 800209c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800209e:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80020a2:	2b00      	cmp	r3, #0
 80020a4:	d024      	beq.n	80020f0 <DMA_CheckFifoParam+0xdc>
      {
        status = HAL_ERROR;
 80020a6:	2301      	movs	r3, #1
 80020a8:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80020aa:	e021      	b.n	80020f0 <DMA_CheckFifoParam+0xdc>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 80020ac:	687b      	ldr	r3, [r7, #4]
 80020ae:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80020b0:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 80020b4:	d11e      	bne.n	80020f4 <DMA_CheckFifoParam+0xe0>
      {
        status = HAL_ERROR;
 80020b6:	2301      	movs	r3, #1
 80020b8:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 80020ba:	e01b      	b.n	80020f4 <DMA_CheckFifoParam+0xe0>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 80020bc:	68bb      	ldr	r3, [r7, #8]
 80020be:	2b02      	cmp	r3, #2
 80020c0:	d902      	bls.n	80020c8 <DMA_CheckFifoParam+0xb4>
 80020c2:	2b03      	cmp	r3, #3
 80020c4:	d003      	beq.n	80020ce <DMA_CheckFifoParam+0xba>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 80020c6:	e018      	b.n	80020fa <DMA_CheckFifoParam+0xe6>
      status = HAL_ERROR;
 80020c8:	2301      	movs	r3, #1
 80020ca:	73fb      	strb	r3, [r7, #15]
      break;
 80020cc:	e015      	b.n	80020fa <DMA_CheckFifoParam+0xe6>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80020ce:	687b      	ldr	r3, [r7, #4]
 80020d0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80020d2:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80020d6:	2b00      	cmp	r3, #0
 80020d8:	d00e      	beq.n	80020f8 <DMA_CheckFifoParam+0xe4>
        status = HAL_ERROR;
 80020da:	2301      	movs	r3, #1
 80020dc:	73fb      	strb	r3, [r7, #15]
      break;
 80020de:	e00b      	b.n	80020f8 <DMA_CheckFifoParam+0xe4>
      break;
 80020e0:	bf00      	nop
 80020e2:	e00a      	b.n	80020fa <DMA_CheckFifoParam+0xe6>
      break;
 80020e4:	bf00      	nop
 80020e6:	e008      	b.n	80020fa <DMA_CheckFifoParam+0xe6>
      break;
 80020e8:	bf00      	nop
 80020ea:	e006      	b.n	80020fa <DMA_CheckFifoParam+0xe6>
      break;
 80020ec:	bf00      	nop
 80020ee:	e004      	b.n	80020fa <DMA_CheckFifoParam+0xe6>
      break;
 80020f0:	bf00      	nop
 80020f2:	e002      	b.n	80020fa <DMA_CheckFifoParam+0xe6>
      break;   
 80020f4:	bf00      	nop
 80020f6:	e000      	b.n	80020fa <DMA_CheckFifoParam+0xe6>
      break;
 80020f8:	bf00      	nop
    }
  } 
  
  return status; 
 80020fa:	7bfb      	ldrb	r3, [r7, #15]
}
 80020fc:	4618      	mov	r0, r3
 80020fe:	3714      	adds	r7, #20
 8002100:	46bd      	mov	sp, r7
 8002102:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002106:	4770      	bx	lr

08002108 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002108:	b480      	push	{r7}
 800210a:	b089      	sub	sp, #36	; 0x24
 800210c:	af00      	add	r7, sp, #0
 800210e:	6078      	str	r0, [r7, #4]
 8002110:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8002112:	2300      	movs	r3, #0
 8002114:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8002116:	2300      	movs	r3, #0
 8002118:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 800211a:	2300      	movs	r3, #0
 800211c:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 800211e:	2300      	movs	r3, #0
 8002120:	61fb      	str	r3, [r7, #28]
 8002122:	e16b      	b.n	80023fc <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8002124:	2201      	movs	r2, #1
 8002126:	69fb      	ldr	r3, [r7, #28]
 8002128:	fa02 f303 	lsl.w	r3, r2, r3
 800212c:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800212e:	683b      	ldr	r3, [r7, #0]
 8002130:	681a      	ldr	r2, [r3, #0]
 8002132:	697b      	ldr	r3, [r7, #20]
 8002134:	4013      	ands	r3, r2
 8002136:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8002138:	693a      	ldr	r2, [r7, #16]
 800213a:	697b      	ldr	r3, [r7, #20]
 800213c:	429a      	cmp	r2, r3
 800213e:	f040 815a 	bne.w	80023f6 <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8002142:	683b      	ldr	r3, [r7, #0]
 8002144:	685b      	ldr	r3, [r3, #4]
 8002146:	2b02      	cmp	r3, #2
 8002148:	d003      	beq.n	8002152 <HAL_GPIO_Init+0x4a>
 800214a:	683b      	ldr	r3, [r7, #0]
 800214c:	685b      	ldr	r3, [r3, #4]
 800214e:	2b12      	cmp	r3, #18
 8002150:	d123      	bne.n	800219a <HAL_GPIO_Init+0x92>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8002152:	69fb      	ldr	r3, [r7, #28]
 8002154:	08da      	lsrs	r2, r3, #3
 8002156:	687b      	ldr	r3, [r7, #4]
 8002158:	3208      	adds	r2, #8
 800215a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800215e:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8002160:	69fb      	ldr	r3, [r7, #28]
 8002162:	f003 0307 	and.w	r3, r3, #7
 8002166:	009b      	lsls	r3, r3, #2
 8002168:	220f      	movs	r2, #15
 800216a:	fa02 f303 	lsl.w	r3, r2, r3
 800216e:	43db      	mvns	r3, r3
 8002170:	69ba      	ldr	r2, [r7, #24]
 8002172:	4013      	ands	r3, r2
 8002174:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8002176:	683b      	ldr	r3, [r7, #0]
 8002178:	691a      	ldr	r2, [r3, #16]
 800217a:	69fb      	ldr	r3, [r7, #28]
 800217c:	f003 0307 	and.w	r3, r3, #7
 8002180:	009b      	lsls	r3, r3, #2
 8002182:	fa02 f303 	lsl.w	r3, r2, r3
 8002186:	69ba      	ldr	r2, [r7, #24]
 8002188:	4313      	orrs	r3, r2
 800218a:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 800218c:	69fb      	ldr	r3, [r7, #28]
 800218e:	08da      	lsrs	r2, r3, #3
 8002190:	687b      	ldr	r3, [r7, #4]
 8002192:	3208      	adds	r2, #8
 8002194:	69b9      	ldr	r1, [r7, #24]
 8002196:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800219a:	687b      	ldr	r3, [r7, #4]
 800219c:	681b      	ldr	r3, [r3, #0]
 800219e:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 80021a0:	69fb      	ldr	r3, [r7, #28]
 80021a2:	005b      	lsls	r3, r3, #1
 80021a4:	2203      	movs	r2, #3
 80021a6:	fa02 f303 	lsl.w	r3, r2, r3
 80021aa:	43db      	mvns	r3, r3
 80021ac:	69ba      	ldr	r2, [r7, #24]
 80021ae:	4013      	ands	r3, r2
 80021b0:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80021b2:	683b      	ldr	r3, [r7, #0]
 80021b4:	685b      	ldr	r3, [r3, #4]
 80021b6:	f003 0203 	and.w	r2, r3, #3
 80021ba:	69fb      	ldr	r3, [r7, #28]
 80021bc:	005b      	lsls	r3, r3, #1
 80021be:	fa02 f303 	lsl.w	r3, r2, r3
 80021c2:	69ba      	ldr	r2, [r7, #24]
 80021c4:	4313      	orrs	r3, r2
 80021c6:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 80021c8:	687b      	ldr	r3, [r7, #4]
 80021ca:	69ba      	ldr	r2, [r7, #24]
 80021cc:	601a      	str	r2, [r3, #0]

      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 80021ce:	683b      	ldr	r3, [r7, #0]
 80021d0:	685b      	ldr	r3, [r3, #4]
 80021d2:	2b01      	cmp	r3, #1
 80021d4:	d00b      	beq.n	80021ee <HAL_GPIO_Init+0xe6>
 80021d6:	683b      	ldr	r3, [r7, #0]
 80021d8:	685b      	ldr	r3, [r3, #4]
 80021da:	2b02      	cmp	r3, #2
 80021dc:	d007      	beq.n	80021ee <HAL_GPIO_Init+0xe6>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 80021de:	683b      	ldr	r3, [r7, #0]
 80021e0:	685b      	ldr	r3, [r3, #4]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 80021e2:	2b11      	cmp	r3, #17
 80021e4:	d003      	beq.n	80021ee <HAL_GPIO_Init+0xe6>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 80021e6:	683b      	ldr	r3, [r7, #0]
 80021e8:	685b      	ldr	r3, [r3, #4]
 80021ea:	2b12      	cmp	r3, #18
 80021ec:	d130      	bne.n	8002250 <HAL_GPIO_Init+0x148>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 80021ee:	687b      	ldr	r3, [r7, #4]
 80021f0:	689b      	ldr	r3, [r3, #8]
 80021f2:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 80021f4:	69fb      	ldr	r3, [r7, #28]
 80021f6:	005b      	lsls	r3, r3, #1
 80021f8:	2203      	movs	r2, #3
 80021fa:	fa02 f303 	lsl.w	r3, r2, r3
 80021fe:	43db      	mvns	r3, r3
 8002200:	69ba      	ldr	r2, [r7, #24]
 8002202:	4013      	ands	r3, r2
 8002204:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8002206:	683b      	ldr	r3, [r7, #0]
 8002208:	68da      	ldr	r2, [r3, #12]
 800220a:	69fb      	ldr	r3, [r7, #28]
 800220c:	005b      	lsls	r3, r3, #1
 800220e:	fa02 f303 	lsl.w	r3, r2, r3
 8002212:	69ba      	ldr	r2, [r7, #24]
 8002214:	4313      	orrs	r3, r2
 8002216:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8002218:	687b      	ldr	r3, [r7, #4]
 800221a:	69ba      	ldr	r2, [r7, #24]
 800221c:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800221e:	687b      	ldr	r3, [r7, #4]
 8002220:	685b      	ldr	r3, [r3, #4]
 8002222:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8002224:	2201      	movs	r2, #1
 8002226:	69fb      	ldr	r3, [r7, #28]
 8002228:	fa02 f303 	lsl.w	r3, r2, r3
 800222c:	43db      	mvns	r3, r3
 800222e:	69ba      	ldr	r2, [r7, #24]
 8002230:	4013      	ands	r3, r2
 8002232:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 8002234:	683b      	ldr	r3, [r7, #0]
 8002236:	685b      	ldr	r3, [r3, #4]
 8002238:	091b      	lsrs	r3, r3, #4
 800223a:	f003 0201 	and.w	r2, r3, #1
 800223e:	69fb      	ldr	r3, [r7, #28]
 8002240:	fa02 f303 	lsl.w	r3, r2, r3
 8002244:	69ba      	ldr	r2, [r7, #24]
 8002246:	4313      	orrs	r3, r2
 8002248:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 800224a:	687b      	ldr	r3, [r7, #4]
 800224c:	69ba      	ldr	r2, [r7, #24]
 800224e:	605a      	str	r2, [r3, #4]
      }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8002250:	687b      	ldr	r3, [r7, #4]
 8002252:	68db      	ldr	r3, [r3, #12]
 8002254:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8002256:	69fb      	ldr	r3, [r7, #28]
 8002258:	005b      	lsls	r3, r3, #1
 800225a:	2203      	movs	r2, #3
 800225c:	fa02 f303 	lsl.w	r3, r2, r3
 8002260:	43db      	mvns	r3, r3
 8002262:	69ba      	ldr	r2, [r7, #24]
 8002264:	4013      	ands	r3, r2
 8002266:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 8002268:	683b      	ldr	r3, [r7, #0]
 800226a:	689a      	ldr	r2, [r3, #8]
 800226c:	69fb      	ldr	r3, [r7, #28]
 800226e:	005b      	lsls	r3, r3, #1
 8002270:	fa02 f303 	lsl.w	r3, r2, r3
 8002274:	69ba      	ldr	r2, [r7, #24]
 8002276:	4313      	orrs	r3, r2
 8002278:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 800227a:	687b      	ldr	r3, [r7, #4]
 800227c:	69ba      	ldr	r2, [r7, #24]
 800227e:	60da      	str	r2, [r3, #12]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8002280:	683b      	ldr	r3, [r7, #0]
 8002282:	685b      	ldr	r3, [r3, #4]
 8002284:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002288:	2b00      	cmp	r3, #0
 800228a:	f000 80b4 	beq.w	80023f6 <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800228e:	2300      	movs	r3, #0
 8002290:	60fb      	str	r3, [r7, #12]
 8002292:	4a5f      	ldr	r2, [pc, #380]	; (8002410 <HAL_GPIO_Init+0x308>)
 8002294:	4b5e      	ldr	r3, [pc, #376]	; (8002410 <HAL_GPIO_Init+0x308>)
 8002296:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002298:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800229c:	6453      	str	r3, [r2, #68]	; 0x44
 800229e:	4b5c      	ldr	r3, [pc, #368]	; (8002410 <HAL_GPIO_Init+0x308>)
 80022a0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80022a2:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80022a6:	60fb      	str	r3, [r7, #12]
 80022a8:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 80022aa:	4a5a      	ldr	r2, [pc, #360]	; (8002414 <HAL_GPIO_Init+0x30c>)
 80022ac:	69fb      	ldr	r3, [r7, #28]
 80022ae:	089b      	lsrs	r3, r3, #2
 80022b0:	3302      	adds	r3, #2
 80022b2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80022b6:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 80022b8:	69fb      	ldr	r3, [r7, #28]
 80022ba:	f003 0303 	and.w	r3, r3, #3
 80022be:	009b      	lsls	r3, r3, #2
 80022c0:	220f      	movs	r2, #15
 80022c2:	fa02 f303 	lsl.w	r3, r2, r3
 80022c6:	43db      	mvns	r3, r3
 80022c8:	69ba      	ldr	r2, [r7, #24]
 80022ca:	4013      	ands	r3, r2
 80022cc:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80022ce:	687b      	ldr	r3, [r7, #4]
 80022d0:	4a51      	ldr	r2, [pc, #324]	; (8002418 <HAL_GPIO_Init+0x310>)
 80022d2:	4293      	cmp	r3, r2
 80022d4:	d02b      	beq.n	800232e <HAL_GPIO_Init+0x226>
 80022d6:	687b      	ldr	r3, [r7, #4]
 80022d8:	4a50      	ldr	r2, [pc, #320]	; (800241c <HAL_GPIO_Init+0x314>)
 80022da:	4293      	cmp	r3, r2
 80022dc:	d025      	beq.n	800232a <HAL_GPIO_Init+0x222>
 80022de:	687b      	ldr	r3, [r7, #4]
 80022e0:	4a4f      	ldr	r2, [pc, #316]	; (8002420 <HAL_GPIO_Init+0x318>)
 80022e2:	4293      	cmp	r3, r2
 80022e4:	d01f      	beq.n	8002326 <HAL_GPIO_Init+0x21e>
 80022e6:	687b      	ldr	r3, [r7, #4]
 80022e8:	4a4e      	ldr	r2, [pc, #312]	; (8002424 <HAL_GPIO_Init+0x31c>)
 80022ea:	4293      	cmp	r3, r2
 80022ec:	d019      	beq.n	8002322 <HAL_GPIO_Init+0x21a>
 80022ee:	687b      	ldr	r3, [r7, #4]
 80022f0:	4a4d      	ldr	r2, [pc, #308]	; (8002428 <HAL_GPIO_Init+0x320>)
 80022f2:	4293      	cmp	r3, r2
 80022f4:	d013      	beq.n	800231e <HAL_GPIO_Init+0x216>
 80022f6:	687b      	ldr	r3, [r7, #4]
 80022f8:	4a4c      	ldr	r2, [pc, #304]	; (800242c <HAL_GPIO_Init+0x324>)
 80022fa:	4293      	cmp	r3, r2
 80022fc:	d00d      	beq.n	800231a <HAL_GPIO_Init+0x212>
 80022fe:	687b      	ldr	r3, [r7, #4]
 8002300:	4a4b      	ldr	r2, [pc, #300]	; (8002430 <HAL_GPIO_Init+0x328>)
 8002302:	4293      	cmp	r3, r2
 8002304:	d007      	beq.n	8002316 <HAL_GPIO_Init+0x20e>
 8002306:	687b      	ldr	r3, [r7, #4]
 8002308:	4a4a      	ldr	r2, [pc, #296]	; (8002434 <HAL_GPIO_Init+0x32c>)
 800230a:	4293      	cmp	r3, r2
 800230c:	d101      	bne.n	8002312 <HAL_GPIO_Init+0x20a>
 800230e:	2307      	movs	r3, #7
 8002310:	e00e      	b.n	8002330 <HAL_GPIO_Init+0x228>
 8002312:	2308      	movs	r3, #8
 8002314:	e00c      	b.n	8002330 <HAL_GPIO_Init+0x228>
 8002316:	2306      	movs	r3, #6
 8002318:	e00a      	b.n	8002330 <HAL_GPIO_Init+0x228>
 800231a:	2305      	movs	r3, #5
 800231c:	e008      	b.n	8002330 <HAL_GPIO_Init+0x228>
 800231e:	2304      	movs	r3, #4
 8002320:	e006      	b.n	8002330 <HAL_GPIO_Init+0x228>
 8002322:	2303      	movs	r3, #3
 8002324:	e004      	b.n	8002330 <HAL_GPIO_Init+0x228>
 8002326:	2302      	movs	r3, #2
 8002328:	e002      	b.n	8002330 <HAL_GPIO_Init+0x228>
 800232a:	2301      	movs	r3, #1
 800232c:	e000      	b.n	8002330 <HAL_GPIO_Init+0x228>
 800232e:	2300      	movs	r3, #0
 8002330:	69fa      	ldr	r2, [r7, #28]
 8002332:	f002 0203 	and.w	r2, r2, #3
 8002336:	0092      	lsls	r2, r2, #2
 8002338:	4093      	lsls	r3, r2
 800233a:	69ba      	ldr	r2, [r7, #24]
 800233c:	4313      	orrs	r3, r2
 800233e:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8002340:	4934      	ldr	r1, [pc, #208]	; (8002414 <HAL_GPIO_Init+0x30c>)
 8002342:	69fb      	ldr	r3, [r7, #28]
 8002344:	089b      	lsrs	r3, r3, #2
 8002346:	3302      	adds	r3, #2
 8002348:	69ba      	ldr	r2, [r7, #24]
 800234a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 800234e:	4b3a      	ldr	r3, [pc, #232]	; (8002438 <HAL_GPIO_Init+0x330>)
 8002350:	681b      	ldr	r3, [r3, #0]
 8002352:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002354:	693b      	ldr	r3, [r7, #16]
 8002356:	43db      	mvns	r3, r3
 8002358:	69ba      	ldr	r2, [r7, #24]
 800235a:	4013      	ands	r3, r2
 800235c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 800235e:	683b      	ldr	r3, [r7, #0]
 8002360:	685b      	ldr	r3, [r3, #4]
 8002362:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002366:	2b00      	cmp	r3, #0
 8002368:	d003      	beq.n	8002372 <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 800236a:	69ba      	ldr	r2, [r7, #24]
 800236c:	693b      	ldr	r3, [r7, #16]
 800236e:	4313      	orrs	r3, r2
 8002370:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8002372:	4a31      	ldr	r2, [pc, #196]	; (8002438 <HAL_GPIO_Init+0x330>)
 8002374:	69bb      	ldr	r3, [r7, #24]
 8002376:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 8002378:	4b2f      	ldr	r3, [pc, #188]	; (8002438 <HAL_GPIO_Init+0x330>)
 800237a:	685b      	ldr	r3, [r3, #4]
 800237c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800237e:	693b      	ldr	r3, [r7, #16]
 8002380:	43db      	mvns	r3, r3
 8002382:	69ba      	ldr	r2, [r7, #24]
 8002384:	4013      	ands	r3, r2
 8002386:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8002388:	683b      	ldr	r3, [r7, #0]
 800238a:	685b      	ldr	r3, [r3, #4]
 800238c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002390:	2b00      	cmp	r3, #0
 8002392:	d003      	beq.n	800239c <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 8002394:	69ba      	ldr	r2, [r7, #24]
 8002396:	693b      	ldr	r3, [r7, #16]
 8002398:	4313      	orrs	r3, r2
 800239a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 800239c:	4a26      	ldr	r2, [pc, #152]	; (8002438 <HAL_GPIO_Init+0x330>)
 800239e:	69bb      	ldr	r3, [r7, #24]
 80023a0:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80023a2:	4b25      	ldr	r3, [pc, #148]	; (8002438 <HAL_GPIO_Init+0x330>)
 80023a4:	689b      	ldr	r3, [r3, #8]
 80023a6:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80023a8:	693b      	ldr	r3, [r7, #16]
 80023aa:	43db      	mvns	r3, r3
 80023ac:	69ba      	ldr	r2, [r7, #24]
 80023ae:	4013      	ands	r3, r2
 80023b0:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 80023b2:	683b      	ldr	r3, [r7, #0]
 80023b4:	685b      	ldr	r3, [r3, #4]
 80023b6:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80023ba:	2b00      	cmp	r3, #0
 80023bc:	d003      	beq.n	80023c6 <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 80023be:	69ba      	ldr	r2, [r7, #24]
 80023c0:	693b      	ldr	r3, [r7, #16]
 80023c2:	4313      	orrs	r3, r2
 80023c4:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 80023c6:	4a1c      	ldr	r2, [pc, #112]	; (8002438 <HAL_GPIO_Init+0x330>)
 80023c8:	69bb      	ldr	r3, [r7, #24]
 80023ca:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 80023cc:	4b1a      	ldr	r3, [pc, #104]	; (8002438 <HAL_GPIO_Init+0x330>)
 80023ce:	68db      	ldr	r3, [r3, #12]
 80023d0:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80023d2:	693b      	ldr	r3, [r7, #16]
 80023d4:	43db      	mvns	r3, r3
 80023d6:	69ba      	ldr	r2, [r7, #24]
 80023d8:	4013      	ands	r3, r2
 80023da:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 80023dc:	683b      	ldr	r3, [r7, #0]
 80023de:	685b      	ldr	r3, [r3, #4]
 80023e0:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80023e4:	2b00      	cmp	r3, #0
 80023e6:	d003      	beq.n	80023f0 <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 80023e8:	69ba      	ldr	r2, [r7, #24]
 80023ea:	693b      	ldr	r3, [r7, #16]
 80023ec:	4313      	orrs	r3, r2
 80023ee:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 80023f0:	4a11      	ldr	r2, [pc, #68]	; (8002438 <HAL_GPIO_Init+0x330>)
 80023f2:	69bb      	ldr	r3, [r7, #24]
 80023f4:	60d3      	str	r3, [r2, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
 80023f6:	69fb      	ldr	r3, [r7, #28]
 80023f8:	3301      	adds	r3, #1
 80023fa:	61fb      	str	r3, [r7, #28]
 80023fc:	69fb      	ldr	r3, [r7, #28]
 80023fe:	2b0f      	cmp	r3, #15
 8002400:	f67f ae90 	bls.w	8002124 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8002404:	bf00      	nop
 8002406:	3724      	adds	r7, #36	; 0x24
 8002408:	46bd      	mov	sp, r7
 800240a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800240e:	4770      	bx	lr
 8002410:	40023800 	.word	0x40023800
 8002414:	40013800 	.word	0x40013800
 8002418:	40020000 	.word	0x40020000
 800241c:	40020400 	.word	0x40020400
 8002420:	40020800 	.word	0x40020800
 8002424:	40020c00 	.word	0x40020c00
 8002428:	40021000 	.word	0x40021000
 800242c:	40021400 	.word	0x40021400
 8002430:	40021800 	.word	0x40021800
 8002434:	40021c00 	.word	0x40021c00
 8002438:	40013c00 	.word	0x40013c00

0800243c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 800243c:	b480      	push	{r7}
 800243e:	b083      	sub	sp, #12
 8002440:	af00      	add	r7, sp, #0
 8002442:	6078      	str	r0, [r7, #4]
 8002444:	460b      	mov	r3, r1
 8002446:	807b      	strh	r3, [r7, #2]
 8002448:	4613      	mov	r3, r2
 800244a:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 800244c:	787b      	ldrb	r3, [r7, #1]
 800244e:	2b00      	cmp	r3, #0
 8002450:	d003      	beq.n	800245a <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8002452:	887a      	ldrh	r2, [r7, #2]
 8002454:	687b      	ldr	r3, [r7, #4]
 8002456:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8002458:	e003      	b.n	8002462 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 800245a:	887b      	ldrh	r3, [r7, #2]
 800245c:	041a      	lsls	r2, r3, #16
 800245e:	687b      	ldr	r3, [r7, #4]
 8002460:	619a      	str	r2, [r3, #24]
}
 8002462:	bf00      	nop
 8002464:	370c      	adds	r7, #12
 8002466:	46bd      	mov	sp, r7
 8002468:	f85d 7b04 	ldr.w	r7, [sp], #4
 800246c:	4770      	bx	lr

0800246e <HAL_GPIO_TogglePin>:
  *                      x can be (A..I) to select the GPIO peripheral for STM32F40XX and STM32F427X devices.
  * @param  GPIO_Pin Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 800246e:	b480      	push	{r7}
 8002470:	b083      	sub	sp, #12
 8002472:	af00      	add	r7, sp, #0
 8002474:	6078      	str	r0, [r7, #4]
 8002476:	460b      	mov	r3, r1
 8002478:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  GPIOx->ODR ^= GPIO_Pin;
 800247a:	687b      	ldr	r3, [r7, #4]
 800247c:	695a      	ldr	r2, [r3, #20]
 800247e:	887b      	ldrh	r3, [r7, #2]
 8002480:	405a      	eors	r2, r3
 8002482:	687b      	ldr	r3, [r7, #4]
 8002484:	615a      	str	r2, [r3, #20]
}
 8002486:	bf00      	nop
 8002488:	370c      	adds	r7, #12
 800248a:	46bd      	mov	sp, r7
 800248c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002490:	4770      	bx	lr
	...

08002494 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8002494:	b580      	push	{r7, lr}
 8002496:	b082      	sub	sp, #8
 8002498:	af00      	add	r7, sp, #0
 800249a:	4603      	mov	r3, r0
 800249c:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 800249e:	4b08      	ldr	r3, [pc, #32]	; (80024c0 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 80024a0:	695a      	ldr	r2, [r3, #20]
 80024a2:	88fb      	ldrh	r3, [r7, #6]
 80024a4:	4013      	ands	r3, r2
 80024a6:	2b00      	cmp	r3, #0
 80024a8:	d006      	beq.n	80024b8 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 80024aa:	4a05      	ldr	r2, [pc, #20]	; (80024c0 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 80024ac:	88fb      	ldrh	r3, [r7, #6]
 80024ae:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 80024b0:	88fb      	ldrh	r3, [r7, #6]
 80024b2:	4618      	mov	r0, r3
 80024b4:	f003 fb90 	bl	8005bd8 <HAL_GPIO_EXTI_Callback>
  }
}
 80024b8:	bf00      	nop
 80024ba:	3708      	adds	r7, #8
 80024bc:	46bd      	mov	sp, r7
 80024be:	bd80      	pop	{r7, pc}
 80024c0:	40013c00 	.word	0x40013c00

080024c4 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80024c4:	b580      	push	{r7, lr}
 80024c6:	b086      	sub	sp, #24
 80024c8:	af00      	add	r7, sp, #0
 80024ca:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 80024cc:	687b      	ldr	r3, [r7, #4]
 80024ce:	2b00      	cmp	r3, #0
 80024d0:	d101      	bne.n	80024d6 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80024d2:	2301      	movs	r3, #1
 80024d4:	e22d      	b.n	8002932 <HAL_RCC_OscConfig+0x46e>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80024d6:	687b      	ldr	r3, [r7, #4]
 80024d8:	681b      	ldr	r3, [r3, #0]
 80024da:	f003 0301 	and.w	r3, r3, #1
 80024de:	2b00      	cmp	r3, #0
 80024e0:	d075      	beq.n	80025ce <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 80024e2:	4ba3      	ldr	r3, [pc, #652]	; (8002770 <HAL_RCC_OscConfig+0x2ac>)
 80024e4:	689b      	ldr	r3, [r3, #8]
 80024e6:	f003 030c 	and.w	r3, r3, #12
 80024ea:	2b04      	cmp	r3, #4
 80024ec:	d00c      	beq.n	8002508 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80024ee:	4ba0      	ldr	r3, [pc, #640]	; (8002770 <HAL_RCC_OscConfig+0x2ac>)
 80024f0:	689b      	ldr	r3, [r3, #8]
 80024f2:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 80024f6:	2b08      	cmp	r3, #8
 80024f8:	d112      	bne.n	8002520 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80024fa:	4b9d      	ldr	r3, [pc, #628]	; (8002770 <HAL_RCC_OscConfig+0x2ac>)
 80024fc:	685b      	ldr	r3, [r3, #4]
 80024fe:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8002502:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8002506:	d10b      	bne.n	8002520 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002508:	4b99      	ldr	r3, [pc, #612]	; (8002770 <HAL_RCC_OscConfig+0x2ac>)
 800250a:	681b      	ldr	r3, [r3, #0]
 800250c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002510:	2b00      	cmp	r3, #0
 8002512:	d05b      	beq.n	80025cc <HAL_RCC_OscConfig+0x108>
 8002514:	687b      	ldr	r3, [r7, #4]
 8002516:	685b      	ldr	r3, [r3, #4]
 8002518:	2b00      	cmp	r3, #0
 800251a:	d157      	bne.n	80025cc <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 800251c:	2301      	movs	r3, #1
 800251e:	e208      	b.n	8002932 <HAL_RCC_OscConfig+0x46e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002520:	687b      	ldr	r3, [r7, #4]
 8002522:	685b      	ldr	r3, [r3, #4]
 8002524:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002528:	d106      	bne.n	8002538 <HAL_RCC_OscConfig+0x74>
 800252a:	4a91      	ldr	r2, [pc, #580]	; (8002770 <HAL_RCC_OscConfig+0x2ac>)
 800252c:	4b90      	ldr	r3, [pc, #576]	; (8002770 <HAL_RCC_OscConfig+0x2ac>)
 800252e:	681b      	ldr	r3, [r3, #0]
 8002530:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002534:	6013      	str	r3, [r2, #0]
 8002536:	e01d      	b.n	8002574 <HAL_RCC_OscConfig+0xb0>
 8002538:	687b      	ldr	r3, [r7, #4]
 800253a:	685b      	ldr	r3, [r3, #4]
 800253c:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8002540:	d10c      	bne.n	800255c <HAL_RCC_OscConfig+0x98>
 8002542:	4a8b      	ldr	r2, [pc, #556]	; (8002770 <HAL_RCC_OscConfig+0x2ac>)
 8002544:	4b8a      	ldr	r3, [pc, #552]	; (8002770 <HAL_RCC_OscConfig+0x2ac>)
 8002546:	681b      	ldr	r3, [r3, #0]
 8002548:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800254c:	6013      	str	r3, [r2, #0]
 800254e:	4a88      	ldr	r2, [pc, #544]	; (8002770 <HAL_RCC_OscConfig+0x2ac>)
 8002550:	4b87      	ldr	r3, [pc, #540]	; (8002770 <HAL_RCC_OscConfig+0x2ac>)
 8002552:	681b      	ldr	r3, [r3, #0]
 8002554:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002558:	6013      	str	r3, [r2, #0]
 800255a:	e00b      	b.n	8002574 <HAL_RCC_OscConfig+0xb0>
 800255c:	4a84      	ldr	r2, [pc, #528]	; (8002770 <HAL_RCC_OscConfig+0x2ac>)
 800255e:	4b84      	ldr	r3, [pc, #528]	; (8002770 <HAL_RCC_OscConfig+0x2ac>)
 8002560:	681b      	ldr	r3, [r3, #0]
 8002562:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002566:	6013      	str	r3, [r2, #0]
 8002568:	4a81      	ldr	r2, [pc, #516]	; (8002770 <HAL_RCC_OscConfig+0x2ac>)
 800256a:	4b81      	ldr	r3, [pc, #516]	; (8002770 <HAL_RCC_OscConfig+0x2ac>)
 800256c:	681b      	ldr	r3, [r3, #0]
 800256e:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8002572:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8002574:	687b      	ldr	r3, [r7, #4]
 8002576:	685b      	ldr	r3, [r3, #4]
 8002578:	2b00      	cmp	r3, #0
 800257a:	d013      	beq.n	80025a4 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800257c:	f7fe fcfe 	bl	8000f7c <HAL_GetTick>
 8002580:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002582:	e008      	b.n	8002596 <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8002584:	f7fe fcfa 	bl	8000f7c <HAL_GetTick>
 8002588:	4602      	mov	r2, r0
 800258a:	693b      	ldr	r3, [r7, #16]
 800258c:	1ad3      	subs	r3, r2, r3
 800258e:	2b64      	cmp	r3, #100	; 0x64
 8002590:	d901      	bls.n	8002596 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8002592:	2303      	movs	r3, #3
 8002594:	e1cd      	b.n	8002932 <HAL_RCC_OscConfig+0x46e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002596:	4b76      	ldr	r3, [pc, #472]	; (8002770 <HAL_RCC_OscConfig+0x2ac>)
 8002598:	681b      	ldr	r3, [r3, #0]
 800259a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800259e:	2b00      	cmp	r3, #0
 80025a0:	d0f0      	beq.n	8002584 <HAL_RCC_OscConfig+0xc0>
 80025a2:	e014      	b.n	80025ce <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80025a4:	f7fe fcea 	bl	8000f7c <HAL_GetTick>
 80025a8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80025aa:	e008      	b.n	80025be <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80025ac:	f7fe fce6 	bl	8000f7c <HAL_GetTick>
 80025b0:	4602      	mov	r2, r0
 80025b2:	693b      	ldr	r3, [r7, #16]
 80025b4:	1ad3      	subs	r3, r2, r3
 80025b6:	2b64      	cmp	r3, #100	; 0x64
 80025b8:	d901      	bls.n	80025be <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 80025ba:	2303      	movs	r3, #3
 80025bc:	e1b9      	b.n	8002932 <HAL_RCC_OscConfig+0x46e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80025be:	4b6c      	ldr	r3, [pc, #432]	; (8002770 <HAL_RCC_OscConfig+0x2ac>)
 80025c0:	681b      	ldr	r3, [r3, #0]
 80025c2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80025c6:	2b00      	cmp	r3, #0
 80025c8:	d1f0      	bne.n	80025ac <HAL_RCC_OscConfig+0xe8>
 80025ca:	e000      	b.n	80025ce <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80025cc:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80025ce:	687b      	ldr	r3, [r7, #4]
 80025d0:	681b      	ldr	r3, [r3, #0]
 80025d2:	f003 0302 	and.w	r3, r3, #2
 80025d6:	2b00      	cmp	r3, #0
 80025d8:	d063      	beq.n	80026a2 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 80025da:	4b65      	ldr	r3, [pc, #404]	; (8002770 <HAL_RCC_OscConfig+0x2ac>)
 80025dc:	689b      	ldr	r3, [r3, #8]
 80025de:	f003 030c 	and.w	r3, r3, #12
 80025e2:	2b00      	cmp	r3, #0
 80025e4:	d00b      	beq.n	80025fe <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80025e6:	4b62      	ldr	r3, [pc, #392]	; (8002770 <HAL_RCC_OscConfig+0x2ac>)
 80025e8:	689b      	ldr	r3, [r3, #8]
 80025ea:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 80025ee:	2b08      	cmp	r3, #8
 80025f0:	d11c      	bne.n	800262c <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80025f2:	4b5f      	ldr	r3, [pc, #380]	; (8002770 <HAL_RCC_OscConfig+0x2ac>)
 80025f4:	685b      	ldr	r3, [r3, #4]
 80025f6:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80025fa:	2b00      	cmp	r3, #0
 80025fc:	d116      	bne.n	800262c <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80025fe:	4b5c      	ldr	r3, [pc, #368]	; (8002770 <HAL_RCC_OscConfig+0x2ac>)
 8002600:	681b      	ldr	r3, [r3, #0]
 8002602:	f003 0302 	and.w	r3, r3, #2
 8002606:	2b00      	cmp	r3, #0
 8002608:	d005      	beq.n	8002616 <HAL_RCC_OscConfig+0x152>
 800260a:	687b      	ldr	r3, [r7, #4]
 800260c:	68db      	ldr	r3, [r3, #12]
 800260e:	2b01      	cmp	r3, #1
 8002610:	d001      	beq.n	8002616 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8002612:	2301      	movs	r3, #1
 8002614:	e18d      	b.n	8002932 <HAL_RCC_OscConfig+0x46e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002616:	4956      	ldr	r1, [pc, #344]	; (8002770 <HAL_RCC_OscConfig+0x2ac>)
 8002618:	4b55      	ldr	r3, [pc, #340]	; (8002770 <HAL_RCC_OscConfig+0x2ac>)
 800261a:	681b      	ldr	r3, [r3, #0]
 800261c:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8002620:	687b      	ldr	r3, [r7, #4]
 8002622:	691b      	ldr	r3, [r3, #16]
 8002624:	00db      	lsls	r3, r3, #3
 8002626:	4313      	orrs	r3, r2
 8002628:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800262a:	e03a      	b.n	80026a2 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 800262c:	687b      	ldr	r3, [r7, #4]
 800262e:	68db      	ldr	r3, [r3, #12]
 8002630:	2b00      	cmp	r3, #0
 8002632:	d020      	beq.n	8002676 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002634:	4b4f      	ldr	r3, [pc, #316]	; (8002774 <HAL_RCC_OscConfig+0x2b0>)
 8002636:	2201      	movs	r2, #1
 8002638:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800263a:	f7fe fc9f 	bl	8000f7c <HAL_GetTick>
 800263e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002640:	e008      	b.n	8002654 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8002642:	f7fe fc9b 	bl	8000f7c <HAL_GetTick>
 8002646:	4602      	mov	r2, r0
 8002648:	693b      	ldr	r3, [r7, #16]
 800264a:	1ad3      	subs	r3, r2, r3
 800264c:	2b02      	cmp	r3, #2
 800264e:	d901      	bls.n	8002654 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8002650:	2303      	movs	r3, #3
 8002652:	e16e      	b.n	8002932 <HAL_RCC_OscConfig+0x46e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002654:	4b46      	ldr	r3, [pc, #280]	; (8002770 <HAL_RCC_OscConfig+0x2ac>)
 8002656:	681b      	ldr	r3, [r3, #0]
 8002658:	f003 0302 	and.w	r3, r3, #2
 800265c:	2b00      	cmp	r3, #0
 800265e:	d0f0      	beq.n	8002642 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002660:	4943      	ldr	r1, [pc, #268]	; (8002770 <HAL_RCC_OscConfig+0x2ac>)
 8002662:	4b43      	ldr	r3, [pc, #268]	; (8002770 <HAL_RCC_OscConfig+0x2ac>)
 8002664:	681b      	ldr	r3, [r3, #0]
 8002666:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800266a:	687b      	ldr	r3, [r7, #4]
 800266c:	691b      	ldr	r3, [r3, #16]
 800266e:	00db      	lsls	r3, r3, #3
 8002670:	4313      	orrs	r3, r2
 8002672:	600b      	str	r3, [r1, #0]
 8002674:	e015      	b.n	80026a2 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8002676:	4b3f      	ldr	r3, [pc, #252]	; (8002774 <HAL_RCC_OscConfig+0x2b0>)
 8002678:	2200      	movs	r2, #0
 800267a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800267c:	f7fe fc7e 	bl	8000f7c <HAL_GetTick>
 8002680:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002682:	e008      	b.n	8002696 <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8002684:	f7fe fc7a 	bl	8000f7c <HAL_GetTick>
 8002688:	4602      	mov	r2, r0
 800268a:	693b      	ldr	r3, [r7, #16]
 800268c:	1ad3      	subs	r3, r2, r3
 800268e:	2b02      	cmp	r3, #2
 8002690:	d901      	bls.n	8002696 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8002692:	2303      	movs	r3, #3
 8002694:	e14d      	b.n	8002932 <HAL_RCC_OscConfig+0x46e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002696:	4b36      	ldr	r3, [pc, #216]	; (8002770 <HAL_RCC_OscConfig+0x2ac>)
 8002698:	681b      	ldr	r3, [r3, #0]
 800269a:	f003 0302 	and.w	r3, r3, #2
 800269e:	2b00      	cmp	r3, #0
 80026a0:	d1f0      	bne.n	8002684 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80026a2:	687b      	ldr	r3, [r7, #4]
 80026a4:	681b      	ldr	r3, [r3, #0]
 80026a6:	f003 0308 	and.w	r3, r3, #8
 80026aa:	2b00      	cmp	r3, #0
 80026ac:	d030      	beq.n	8002710 <HAL_RCC_OscConfig+0x24c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 80026ae:	687b      	ldr	r3, [r7, #4]
 80026b0:	695b      	ldr	r3, [r3, #20]
 80026b2:	2b00      	cmp	r3, #0
 80026b4:	d016      	beq.n	80026e4 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80026b6:	4b30      	ldr	r3, [pc, #192]	; (8002778 <HAL_RCC_OscConfig+0x2b4>)
 80026b8:	2201      	movs	r2, #1
 80026ba:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80026bc:	f7fe fc5e 	bl	8000f7c <HAL_GetTick>
 80026c0:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80026c2:	e008      	b.n	80026d6 <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80026c4:	f7fe fc5a 	bl	8000f7c <HAL_GetTick>
 80026c8:	4602      	mov	r2, r0
 80026ca:	693b      	ldr	r3, [r7, #16]
 80026cc:	1ad3      	subs	r3, r2, r3
 80026ce:	2b02      	cmp	r3, #2
 80026d0:	d901      	bls.n	80026d6 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 80026d2:	2303      	movs	r3, #3
 80026d4:	e12d      	b.n	8002932 <HAL_RCC_OscConfig+0x46e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80026d6:	4b26      	ldr	r3, [pc, #152]	; (8002770 <HAL_RCC_OscConfig+0x2ac>)
 80026d8:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80026da:	f003 0302 	and.w	r3, r3, #2
 80026de:	2b00      	cmp	r3, #0
 80026e0:	d0f0      	beq.n	80026c4 <HAL_RCC_OscConfig+0x200>
 80026e2:	e015      	b.n	8002710 <HAL_RCC_OscConfig+0x24c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80026e4:	4b24      	ldr	r3, [pc, #144]	; (8002778 <HAL_RCC_OscConfig+0x2b4>)
 80026e6:	2200      	movs	r2, #0
 80026e8:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80026ea:	f7fe fc47 	bl	8000f7c <HAL_GetTick>
 80026ee:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80026f0:	e008      	b.n	8002704 <HAL_RCC_OscConfig+0x240>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80026f2:	f7fe fc43 	bl	8000f7c <HAL_GetTick>
 80026f6:	4602      	mov	r2, r0
 80026f8:	693b      	ldr	r3, [r7, #16]
 80026fa:	1ad3      	subs	r3, r2, r3
 80026fc:	2b02      	cmp	r3, #2
 80026fe:	d901      	bls.n	8002704 <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 8002700:	2303      	movs	r3, #3
 8002702:	e116      	b.n	8002932 <HAL_RCC_OscConfig+0x46e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002704:	4b1a      	ldr	r3, [pc, #104]	; (8002770 <HAL_RCC_OscConfig+0x2ac>)
 8002706:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8002708:	f003 0302 	and.w	r3, r3, #2
 800270c:	2b00      	cmp	r3, #0
 800270e:	d1f0      	bne.n	80026f2 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002710:	687b      	ldr	r3, [r7, #4]
 8002712:	681b      	ldr	r3, [r3, #0]
 8002714:	f003 0304 	and.w	r3, r3, #4
 8002718:	2b00      	cmp	r3, #0
 800271a:	f000 80a0 	beq.w	800285e <HAL_RCC_OscConfig+0x39a>
  {
    FlagStatus       pwrclkchanged = RESET;
 800271e:	2300      	movs	r3, #0
 8002720:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002722:	4b13      	ldr	r3, [pc, #76]	; (8002770 <HAL_RCC_OscConfig+0x2ac>)
 8002724:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002726:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800272a:	2b00      	cmp	r3, #0
 800272c:	d10f      	bne.n	800274e <HAL_RCC_OscConfig+0x28a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800272e:	2300      	movs	r3, #0
 8002730:	60fb      	str	r3, [r7, #12]
 8002732:	4a0f      	ldr	r2, [pc, #60]	; (8002770 <HAL_RCC_OscConfig+0x2ac>)
 8002734:	4b0e      	ldr	r3, [pc, #56]	; (8002770 <HAL_RCC_OscConfig+0x2ac>)
 8002736:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002738:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800273c:	6413      	str	r3, [r2, #64]	; 0x40
 800273e:	4b0c      	ldr	r3, [pc, #48]	; (8002770 <HAL_RCC_OscConfig+0x2ac>)
 8002740:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002742:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002746:	60fb      	str	r3, [r7, #12]
 8002748:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 800274a:	2301      	movs	r3, #1
 800274c:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800274e:	4b0b      	ldr	r3, [pc, #44]	; (800277c <HAL_RCC_OscConfig+0x2b8>)
 8002750:	681b      	ldr	r3, [r3, #0]
 8002752:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002756:	2b00      	cmp	r3, #0
 8002758:	d121      	bne.n	800279e <HAL_RCC_OscConfig+0x2da>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800275a:	4a08      	ldr	r2, [pc, #32]	; (800277c <HAL_RCC_OscConfig+0x2b8>)
 800275c:	4b07      	ldr	r3, [pc, #28]	; (800277c <HAL_RCC_OscConfig+0x2b8>)
 800275e:	681b      	ldr	r3, [r3, #0]
 8002760:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002764:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002766:	f7fe fc09 	bl	8000f7c <HAL_GetTick>
 800276a:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800276c:	e011      	b.n	8002792 <HAL_RCC_OscConfig+0x2ce>
 800276e:	bf00      	nop
 8002770:	40023800 	.word	0x40023800
 8002774:	42470000 	.word	0x42470000
 8002778:	42470e80 	.word	0x42470e80
 800277c:	40007000 	.word	0x40007000
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002780:	f7fe fbfc 	bl	8000f7c <HAL_GetTick>
 8002784:	4602      	mov	r2, r0
 8002786:	693b      	ldr	r3, [r7, #16]
 8002788:	1ad3      	subs	r3, r2, r3
 800278a:	2b02      	cmp	r3, #2
 800278c:	d901      	bls.n	8002792 <HAL_RCC_OscConfig+0x2ce>
        {
          return HAL_TIMEOUT;
 800278e:	2303      	movs	r3, #3
 8002790:	e0cf      	b.n	8002932 <HAL_RCC_OscConfig+0x46e>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002792:	4b6a      	ldr	r3, [pc, #424]	; (800293c <HAL_RCC_OscConfig+0x478>)
 8002794:	681b      	ldr	r3, [r3, #0]
 8002796:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800279a:	2b00      	cmp	r3, #0
 800279c:	d0f0      	beq.n	8002780 <HAL_RCC_OscConfig+0x2bc>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800279e:	687b      	ldr	r3, [r7, #4]
 80027a0:	689b      	ldr	r3, [r3, #8]
 80027a2:	2b01      	cmp	r3, #1
 80027a4:	d106      	bne.n	80027b4 <HAL_RCC_OscConfig+0x2f0>
 80027a6:	4a66      	ldr	r2, [pc, #408]	; (8002940 <HAL_RCC_OscConfig+0x47c>)
 80027a8:	4b65      	ldr	r3, [pc, #404]	; (8002940 <HAL_RCC_OscConfig+0x47c>)
 80027aa:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80027ac:	f043 0301 	orr.w	r3, r3, #1
 80027b0:	6713      	str	r3, [r2, #112]	; 0x70
 80027b2:	e01c      	b.n	80027ee <HAL_RCC_OscConfig+0x32a>
 80027b4:	687b      	ldr	r3, [r7, #4]
 80027b6:	689b      	ldr	r3, [r3, #8]
 80027b8:	2b05      	cmp	r3, #5
 80027ba:	d10c      	bne.n	80027d6 <HAL_RCC_OscConfig+0x312>
 80027bc:	4a60      	ldr	r2, [pc, #384]	; (8002940 <HAL_RCC_OscConfig+0x47c>)
 80027be:	4b60      	ldr	r3, [pc, #384]	; (8002940 <HAL_RCC_OscConfig+0x47c>)
 80027c0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80027c2:	f043 0304 	orr.w	r3, r3, #4
 80027c6:	6713      	str	r3, [r2, #112]	; 0x70
 80027c8:	4a5d      	ldr	r2, [pc, #372]	; (8002940 <HAL_RCC_OscConfig+0x47c>)
 80027ca:	4b5d      	ldr	r3, [pc, #372]	; (8002940 <HAL_RCC_OscConfig+0x47c>)
 80027cc:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80027ce:	f043 0301 	orr.w	r3, r3, #1
 80027d2:	6713      	str	r3, [r2, #112]	; 0x70
 80027d4:	e00b      	b.n	80027ee <HAL_RCC_OscConfig+0x32a>
 80027d6:	4a5a      	ldr	r2, [pc, #360]	; (8002940 <HAL_RCC_OscConfig+0x47c>)
 80027d8:	4b59      	ldr	r3, [pc, #356]	; (8002940 <HAL_RCC_OscConfig+0x47c>)
 80027da:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80027dc:	f023 0301 	bic.w	r3, r3, #1
 80027e0:	6713      	str	r3, [r2, #112]	; 0x70
 80027e2:	4a57      	ldr	r2, [pc, #348]	; (8002940 <HAL_RCC_OscConfig+0x47c>)
 80027e4:	4b56      	ldr	r3, [pc, #344]	; (8002940 <HAL_RCC_OscConfig+0x47c>)
 80027e6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80027e8:	f023 0304 	bic.w	r3, r3, #4
 80027ec:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 80027ee:	687b      	ldr	r3, [r7, #4]
 80027f0:	689b      	ldr	r3, [r3, #8]
 80027f2:	2b00      	cmp	r3, #0
 80027f4:	d015      	beq.n	8002822 <HAL_RCC_OscConfig+0x35e>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80027f6:	f7fe fbc1 	bl	8000f7c <HAL_GetTick>
 80027fa:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80027fc:	e00a      	b.n	8002814 <HAL_RCC_OscConfig+0x350>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80027fe:	f7fe fbbd 	bl	8000f7c <HAL_GetTick>
 8002802:	4602      	mov	r2, r0
 8002804:	693b      	ldr	r3, [r7, #16]
 8002806:	1ad3      	subs	r3, r2, r3
 8002808:	f241 3288 	movw	r2, #5000	; 0x1388
 800280c:	4293      	cmp	r3, r2
 800280e:	d901      	bls.n	8002814 <HAL_RCC_OscConfig+0x350>
        {
          return HAL_TIMEOUT;
 8002810:	2303      	movs	r3, #3
 8002812:	e08e      	b.n	8002932 <HAL_RCC_OscConfig+0x46e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002814:	4b4a      	ldr	r3, [pc, #296]	; (8002940 <HAL_RCC_OscConfig+0x47c>)
 8002816:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002818:	f003 0302 	and.w	r3, r3, #2
 800281c:	2b00      	cmp	r3, #0
 800281e:	d0ee      	beq.n	80027fe <HAL_RCC_OscConfig+0x33a>
 8002820:	e014      	b.n	800284c <HAL_RCC_OscConfig+0x388>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002822:	f7fe fbab 	bl	8000f7c <HAL_GetTick>
 8002826:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002828:	e00a      	b.n	8002840 <HAL_RCC_OscConfig+0x37c>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800282a:	f7fe fba7 	bl	8000f7c <HAL_GetTick>
 800282e:	4602      	mov	r2, r0
 8002830:	693b      	ldr	r3, [r7, #16]
 8002832:	1ad3      	subs	r3, r2, r3
 8002834:	f241 3288 	movw	r2, #5000	; 0x1388
 8002838:	4293      	cmp	r3, r2
 800283a:	d901      	bls.n	8002840 <HAL_RCC_OscConfig+0x37c>
        {
          return HAL_TIMEOUT;
 800283c:	2303      	movs	r3, #3
 800283e:	e078      	b.n	8002932 <HAL_RCC_OscConfig+0x46e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002840:	4b3f      	ldr	r3, [pc, #252]	; (8002940 <HAL_RCC_OscConfig+0x47c>)
 8002842:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002844:	f003 0302 	and.w	r3, r3, #2
 8002848:	2b00      	cmp	r3, #0
 800284a:	d1ee      	bne.n	800282a <HAL_RCC_OscConfig+0x366>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 800284c:	7dfb      	ldrb	r3, [r7, #23]
 800284e:	2b01      	cmp	r3, #1
 8002850:	d105      	bne.n	800285e <HAL_RCC_OscConfig+0x39a>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002852:	4a3b      	ldr	r2, [pc, #236]	; (8002940 <HAL_RCC_OscConfig+0x47c>)
 8002854:	4b3a      	ldr	r3, [pc, #232]	; (8002940 <HAL_RCC_OscConfig+0x47c>)
 8002856:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002858:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800285c:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800285e:	687b      	ldr	r3, [r7, #4]
 8002860:	699b      	ldr	r3, [r3, #24]
 8002862:	2b00      	cmp	r3, #0
 8002864:	d064      	beq.n	8002930 <HAL_RCC_OscConfig+0x46c>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8002866:	4b36      	ldr	r3, [pc, #216]	; (8002940 <HAL_RCC_OscConfig+0x47c>)
 8002868:	689b      	ldr	r3, [r3, #8]
 800286a:	f003 030c 	and.w	r3, r3, #12
 800286e:	2b08      	cmp	r3, #8
 8002870:	d05c      	beq.n	800292c <HAL_RCC_OscConfig+0x468>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8002872:	687b      	ldr	r3, [r7, #4]
 8002874:	699b      	ldr	r3, [r3, #24]
 8002876:	2b02      	cmp	r3, #2
 8002878:	d141      	bne.n	80028fe <HAL_RCC_OscConfig+0x43a>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800287a:	4b32      	ldr	r3, [pc, #200]	; (8002944 <HAL_RCC_OscConfig+0x480>)
 800287c:	2200      	movs	r2, #0
 800287e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002880:	f7fe fb7c 	bl	8000f7c <HAL_GetTick>
 8002884:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002886:	e008      	b.n	800289a <HAL_RCC_OscConfig+0x3d6>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002888:	f7fe fb78 	bl	8000f7c <HAL_GetTick>
 800288c:	4602      	mov	r2, r0
 800288e:	693b      	ldr	r3, [r7, #16]
 8002890:	1ad3      	subs	r3, r2, r3
 8002892:	2b02      	cmp	r3, #2
 8002894:	d901      	bls.n	800289a <HAL_RCC_OscConfig+0x3d6>
          {
            return HAL_TIMEOUT;
 8002896:	2303      	movs	r3, #3
 8002898:	e04b      	b.n	8002932 <HAL_RCC_OscConfig+0x46e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800289a:	4b29      	ldr	r3, [pc, #164]	; (8002940 <HAL_RCC_OscConfig+0x47c>)
 800289c:	681b      	ldr	r3, [r3, #0]
 800289e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80028a2:	2b00      	cmp	r3, #0
 80028a4:	d1f0      	bne.n	8002888 <HAL_RCC_OscConfig+0x3c4>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 80028a6:	4926      	ldr	r1, [pc, #152]	; (8002940 <HAL_RCC_OscConfig+0x47c>)
 80028a8:	687b      	ldr	r3, [r7, #4]
 80028aa:	69da      	ldr	r2, [r3, #28]
 80028ac:	687b      	ldr	r3, [r7, #4]
 80028ae:	6a1b      	ldr	r3, [r3, #32]
 80028b0:	431a      	orrs	r2, r3
 80028b2:	687b      	ldr	r3, [r7, #4]
 80028b4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80028b6:	019b      	lsls	r3, r3, #6
 80028b8:	431a      	orrs	r2, r3
 80028ba:	687b      	ldr	r3, [r7, #4]
 80028bc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80028be:	085b      	lsrs	r3, r3, #1
 80028c0:	3b01      	subs	r3, #1
 80028c2:	041b      	lsls	r3, r3, #16
 80028c4:	431a      	orrs	r2, r3
 80028c6:	687b      	ldr	r3, [r7, #4]
 80028c8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80028ca:	061b      	lsls	r3, r3, #24
 80028cc:	4313      	orrs	r3, r2
 80028ce:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80028d0:	4b1c      	ldr	r3, [pc, #112]	; (8002944 <HAL_RCC_OscConfig+0x480>)
 80028d2:	2201      	movs	r2, #1
 80028d4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80028d6:	f7fe fb51 	bl	8000f7c <HAL_GetTick>
 80028da:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80028dc:	e008      	b.n	80028f0 <HAL_RCC_OscConfig+0x42c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80028de:	f7fe fb4d 	bl	8000f7c <HAL_GetTick>
 80028e2:	4602      	mov	r2, r0
 80028e4:	693b      	ldr	r3, [r7, #16]
 80028e6:	1ad3      	subs	r3, r2, r3
 80028e8:	2b02      	cmp	r3, #2
 80028ea:	d901      	bls.n	80028f0 <HAL_RCC_OscConfig+0x42c>
          {
            return HAL_TIMEOUT;
 80028ec:	2303      	movs	r3, #3
 80028ee:	e020      	b.n	8002932 <HAL_RCC_OscConfig+0x46e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80028f0:	4b13      	ldr	r3, [pc, #76]	; (8002940 <HAL_RCC_OscConfig+0x47c>)
 80028f2:	681b      	ldr	r3, [r3, #0]
 80028f4:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80028f8:	2b00      	cmp	r3, #0
 80028fa:	d0f0      	beq.n	80028de <HAL_RCC_OscConfig+0x41a>
 80028fc:	e018      	b.n	8002930 <HAL_RCC_OscConfig+0x46c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80028fe:	4b11      	ldr	r3, [pc, #68]	; (8002944 <HAL_RCC_OscConfig+0x480>)
 8002900:	2200      	movs	r2, #0
 8002902:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002904:	f7fe fb3a 	bl	8000f7c <HAL_GetTick>
 8002908:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800290a:	e008      	b.n	800291e <HAL_RCC_OscConfig+0x45a>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800290c:	f7fe fb36 	bl	8000f7c <HAL_GetTick>
 8002910:	4602      	mov	r2, r0
 8002912:	693b      	ldr	r3, [r7, #16]
 8002914:	1ad3      	subs	r3, r2, r3
 8002916:	2b02      	cmp	r3, #2
 8002918:	d901      	bls.n	800291e <HAL_RCC_OscConfig+0x45a>
          {
            return HAL_TIMEOUT;
 800291a:	2303      	movs	r3, #3
 800291c:	e009      	b.n	8002932 <HAL_RCC_OscConfig+0x46e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800291e:	4b08      	ldr	r3, [pc, #32]	; (8002940 <HAL_RCC_OscConfig+0x47c>)
 8002920:	681b      	ldr	r3, [r3, #0]
 8002922:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002926:	2b00      	cmp	r3, #0
 8002928:	d1f0      	bne.n	800290c <HAL_RCC_OscConfig+0x448>
 800292a:	e001      	b.n	8002930 <HAL_RCC_OscConfig+0x46c>
        }
      }
    }
    else
    {
      return HAL_ERROR;
 800292c:	2301      	movs	r3, #1
 800292e:	e000      	b.n	8002932 <HAL_RCC_OscConfig+0x46e>
    }
  }
  return HAL_OK;
 8002930:	2300      	movs	r3, #0
}
 8002932:	4618      	mov	r0, r3
 8002934:	3718      	adds	r7, #24
 8002936:	46bd      	mov	sp, r7
 8002938:	bd80      	pop	{r7, pc}
 800293a:	bf00      	nop
 800293c:	40007000 	.word	0x40007000
 8002940:	40023800 	.word	0x40023800
 8002944:	42470060 	.word	0x42470060

08002948 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002948:	b580      	push	{r7, lr}
 800294a:	b084      	sub	sp, #16
 800294c:	af00      	add	r7, sp, #0
 800294e:	6078      	str	r0, [r7, #4]
 8002950:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8002952:	687b      	ldr	r3, [r7, #4]
 8002954:	2b00      	cmp	r3, #0
 8002956:	d101      	bne.n	800295c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8002958:	2301      	movs	r3, #1
 800295a:	e0ca      	b.n	8002af2 <HAL_RCC_ClockConfig+0x1aa>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 800295c:	4b67      	ldr	r3, [pc, #412]	; (8002afc <HAL_RCC_ClockConfig+0x1b4>)
 800295e:	681b      	ldr	r3, [r3, #0]
 8002960:	f003 020f 	and.w	r2, r3, #15
 8002964:	683b      	ldr	r3, [r7, #0]
 8002966:	429a      	cmp	r2, r3
 8002968:	d20c      	bcs.n	8002984 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800296a:	4b64      	ldr	r3, [pc, #400]	; (8002afc <HAL_RCC_ClockConfig+0x1b4>)
 800296c:	683a      	ldr	r2, [r7, #0]
 800296e:	b2d2      	uxtb	r2, r2
 8002970:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8002972:	4b62      	ldr	r3, [pc, #392]	; (8002afc <HAL_RCC_ClockConfig+0x1b4>)
 8002974:	681b      	ldr	r3, [r3, #0]
 8002976:	f003 020f 	and.w	r2, r3, #15
 800297a:	683b      	ldr	r3, [r7, #0]
 800297c:	429a      	cmp	r2, r3
 800297e:	d001      	beq.n	8002984 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8002980:	2301      	movs	r3, #1
 8002982:	e0b6      	b.n	8002af2 <HAL_RCC_ClockConfig+0x1aa>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002984:	687b      	ldr	r3, [r7, #4]
 8002986:	681b      	ldr	r3, [r3, #0]
 8002988:	f003 0302 	and.w	r3, r3, #2
 800298c:	2b00      	cmp	r3, #0
 800298e:	d020      	beq.n	80029d2 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002990:	687b      	ldr	r3, [r7, #4]
 8002992:	681b      	ldr	r3, [r3, #0]
 8002994:	f003 0304 	and.w	r3, r3, #4
 8002998:	2b00      	cmp	r3, #0
 800299a:	d005      	beq.n	80029a8 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 800299c:	4a58      	ldr	r2, [pc, #352]	; (8002b00 <HAL_RCC_ClockConfig+0x1b8>)
 800299e:	4b58      	ldr	r3, [pc, #352]	; (8002b00 <HAL_RCC_ClockConfig+0x1b8>)
 80029a0:	689b      	ldr	r3, [r3, #8]
 80029a2:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 80029a6:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80029a8:	687b      	ldr	r3, [r7, #4]
 80029aa:	681b      	ldr	r3, [r3, #0]
 80029ac:	f003 0308 	and.w	r3, r3, #8
 80029b0:	2b00      	cmp	r3, #0
 80029b2:	d005      	beq.n	80029c0 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80029b4:	4a52      	ldr	r2, [pc, #328]	; (8002b00 <HAL_RCC_ClockConfig+0x1b8>)
 80029b6:	4b52      	ldr	r3, [pc, #328]	; (8002b00 <HAL_RCC_ClockConfig+0x1b8>)
 80029b8:	689b      	ldr	r3, [r3, #8]
 80029ba:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 80029be:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80029c0:	494f      	ldr	r1, [pc, #316]	; (8002b00 <HAL_RCC_ClockConfig+0x1b8>)
 80029c2:	4b4f      	ldr	r3, [pc, #316]	; (8002b00 <HAL_RCC_ClockConfig+0x1b8>)
 80029c4:	689b      	ldr	r3, [r3, #8]
 80029c6:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80029ca:	687b      	ldr	r3, [r7, #4]
 80029cc:	689b      	ldr	r3, [r3, #8]
 80029ce:	4313      	orrs	r3, r2
 80029d0:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80029d2:	687b      	ldr	r3, [r7, #4]
 80029d4:	681b      	ldr	r3, [r3, #0]
 80029d6:	f003 0301 	and.w	r3, r3, #1
 80029da:	2b00      	cmp	r3, #0
 80029dc:	d044      	beq.n	8002a68 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80029de:	687b      	ldr	r3, [r7, #4]
 80029e0:	685b      	ldr	r3, [r3, #4]
 80029e2:	2b01      	cmp	r3, #1
 80029e4:	d107      	bne.n	80029f6 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80029e6:	4b46      	ldr	r3, [pc, #280]	; (8002b00 <HAL_RCC_ClockConfig+0x1b8>)
 80029e8:	681b      	ldr	r3, [r3, #0]
 80029ea:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80029ee:	2b00      	cmp	r3, #0
 80029f0:	d119      	bne.n	8002a26 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80029f2:	2301      	movs	r3, #1
 80029f4:	e07d      	b.n	8002af2 <HAL_RCC_ClockConfig+0x1aa>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80029f6:	687b      	ldr	r3, [r7, #4]
 80029f8:	685b      	ldr	r3, [r3, #4]
 80029fa:	2b02      	cmp	r3, #2
 80029fc:	d003      	beq.n	8002a06 <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 80029fe:	687b      	ldr	r3, [r7, #4]
 8002a00:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8002a02:	2b03      	cmp	r3, #3
 8002a04:	d107      	bne.n	8002a16 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002a06:	4b3e      	ldr	r3, [pc, #248]	; (8002b00 <HAL_RCC_ClockConfig+0x1b8>)
 8002a08:	681b      	ldr	r3, [r3, #0]
 8002a0a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002a0e:	2b00      	cmp	r3, #0
 8002a10:	d109      	bne.n	8002a26 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002a12:	2301      	movs	r3, #1
 8002a14:	e06d      	b.n	8002af2 <HAL_RCC_ClockConfig+0x1aa>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002a16:	4b3a      	ldr	r3, [pc, #232]	; (8002b00 <HAL_RCC_ClockConfig+0x1b8>)
 8002a18:	681b      	ldr	r3, [r3, #0]
 8002a1a:	f003 0302 	and.w	r3, r3, #2
 8002a1e:	2b00      	cmp	r3, #0
 8002a20:	d101      	bne.n	8002a26 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002a22:	2301      	movs	r3, #1
 8002a24:	e065      	b.n	8002af2 <HAL_RCC_ClockConfig+0x1aa>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8002a26:	4936      	ldr	r1, [pc, #216]	; (8002b00 <HAL_RCC_ClockConfig+0x1b8>)
 8002a28:	4b35      	ldr	r3, [pc, #212]	; (8002b00 <HAL_RCC_ClockConfig+0x1b8>)
 8002a2a:	689b      	ldr	r3, [r3, #8]
 8002a2c:	f023 0203 	bic.w	r2, r3, #3
 8002a30:	687b      	ldr	r3, [r7, #4]
 8002a32:	685b      	ldr	r3, [r3, #4]
 8002a34:	4313      	orrs	r3, r2
 8002a36:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8002a38:	f7fe faa0 	bl	8000f7c <HAL_GetTick>
 8002a3c:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002a3e:	e00a      	b.n	8002a56 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002a40:	f7fe fa9c 	bl	8000f7c <HAL_GetTick>
 8002a44:	4602      	mov	r2, r0
 8002a46:	68fb      	ldr	r3, [r7, #12]
 8002a48:	1ad3      	subs	r3, r2, r3
 8002a4a:	f241 3288 	movw	r2, #5000	; 0x1388
 8002a4e:	4293      	cmp	r3, r2
 8002a50:	d901      	bls.n	8002a56 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8002a52:	2303      	movs	r3, #3
 8002a54:	e04d      	b.n	8002af2 <HAL_RCC_ClockConfig+0x1aa>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002a56:	4b2a      	ldr	r3, [pc, #168]	; (8002b00 <HAL_RCC_ClockConfig+0x1b8>)
 8002a58:	689b      	ldr	r3, [r3, #8]
 8002a5a:	f003 020c 	and.w	r2, r3, #12
 8002a5e:	687b      	ldr	r3, [r7, #4]
 8002a60:	685b      	ldr	r3, [r3, #4]
 8002a62:	009b      	lsls	r3, r3, #2
 8002a64:	429a      	cmp	r2, r3
 8002a66:	d1eb      	bne.n	8002a40 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8002a68:	4b24      	ldr	r3, [pc, #144]	; (8002afc <HAL_RCC_ClockConfig+0x1b4>)
 8002a6a:	681b      	ldr	r3, [r3, #0]
 8002a6c:	f003 020f 	and.w	r2, r3, #15
 8002a70:	683b      	ldr	r3, [r7, #0]
 8002a72:	429a      	cmp	r2, r3
 8002a74:	d90c      	bls.n	8002a90 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002a76:	4b21      	ldr	r3, [pc, #132]	; (8002afc <HAL_RCC_ClockConfig+0x1b4>)
 8002a78:	683a      	ldr	r2, [r7, #0]
 8002a7a:	b2d2      	uxtb	r2, r2
 8002a7c:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8002a7e:	4b1f      	ldr	r3, [pc, #124]	; (8002afc <HAL_RCC_ClockConfig+0x1b4>)
 8002a80:	681b      	ldr	r3, [r3, #0]
 8002a82:	f003 020f 	and.w	r2, r3, #15
 8002a86:	683b      	ldr	r3, [r7, #0]
 8002a88:	429a      	cmp	r2, r3
 8002a8a:	d001      	beq.n	8002a90 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8002a8c:	2301      	movs	r3, #1
 8002a8e:	e030      	b.n	8002af2 <HAL_RCC_ClockConfig+0x1aa>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002a90:	687b      	ldr	r3, [r7, #4]
 8002a92:	681b      	ldr	r3, [r3, #0]
 8002a94:	f003 0304 	and.w	r3, r3, #4
 8002a98:	2b00      	cmp	r3, #0
 8002a9a:	d008      	beq.n	8002aae <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002a9c:	4918      	ldr	r1, [pc, #96]	; (8002b00 <HAL_RCC_ClockConfig+0x1b8>)
 8002a9e:	4b18      	ldr	r3, [pc, #96]	; (8002b00 <HAL_RCC_ClockConfig+0x1b8>)
 8002aa0:	689b      	ldr	r3, [r3, #8]
 8002aa2:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8002aa6:	687b      	ldr	r3, [r7, #4]
 8002aa8:	68db      	ldr	r3, [r3, #12]
 8002aaa:	4313      	orrs	r3, r2
 8002aac:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002aae:	687b      	ldr	r3, [r7, #4]
 8002ab0:	681b      	ldr	r3, [r3, #0]
 8002ab2:	f003 0308 	and.w	r3, r3, #8
 8002ab6:	2b00      	cmp	r3, #0
 8002ab8:	d009      	beq.n	8002ace <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8002aba:	4911      	ldr	r1, [pc, #68]	; (8002b00 <HAL_RCC_ClockConfig+0x1b8>)
 8002abc:	4b10      	ldr	r3, [pc, #64]	; (8002b00 <HAL_RCC_ClockConfig+0x1b8>)
 8002abe:	689b      	ldr	r3, [r3, #8]
 8002ac0:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8002ac4:	687b      	ldr	r3, [r7, #4]
 8002ac6:	691b      	ldr	r3, [r3, #16]
 8002ac8:	00db      	lsls	r3, r3, #3
 8002aca:	4313      	orrs	r3, r2
 8002acc:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8002ace:	f000 f81d 	bl	8002b0c <HAL_RCC_GetSysClockFreq>
 8002ad2:	4601      	mov	r1, r0
 8002ad4:	4b0a      	ldr	r3, [pc, #40]	; (8002b00 <HAL_RCC_ClockConfig+0x1b8>)
 8002ad6:	689b      	ldr	r3, [r3, #8]
 8002ad8:	091b      	lsrs	r3, r3, #4
 8002ada:	f003 030f 	and.w	r3, r3, #15
 8002ade:	4a09      	ldr	r2, [pc, #36]	; (8002b04 <HAL_RCC_ClockConfig+0x1bc>)
 8002ae0:	5cd3      	ldrb	r3, [r2, r3]
 8002ae2:	fa21 f303 	lsr.w	r3, r1, r3
 8002ae6:	4a08      	ldr	r2, [pc, #32]	; (8002b08 <HAL_RCC_ClockConfig+0x1c0>)
 8002ae8:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (TICK_INT_PRIORITY);
 8002aea:	2000      	movs	r0, #0
 8002aec:	f7fe fa02 	bl	8000ef4 <HAL_InitTick>

  return HAL_OK;
 8002af0:	2300      	movs	r3, #0
}
 8002af2:	4618      	mov	r0, r3
 8002af4:	3710      	adds	r7, #16
 8002af6:	46bd      	mov	sp, r7
 8002af8:	bd80      	pop	{r7, pc}
 8002afa:	bf00      	nop
 8002afc:	40023c00 	.word	0x40023c00
 8002b00:	40023800 	.word	0x40023800
 8002b04:	08008840 	.word	0x08008840
 8002b08:	20000008 	.word	0x20000008

08002b0c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002b0c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8002b10:	b08f      	sub	sp, #60	; 0x3c
 8002b12:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 8002b14:	2300      	movs	r3, #0
 8002b16:	62fb      	str	r3, [r7, #44]	; 0x2c
 8002b18:	2300      	movs	r3, #0
 8002b1a:	637b      	str	r3, [r7, #52]	; 0x34
 8002b1c:	2300      	movs	r3, #0
 8002b1e:	62bb      	str	r3, [r7, #40]	; 0x28
  uint32_t sysclockfreq = 0U;
 8002b20:	2300      	movs	r3, #0
 8002b22:	633b      	str	r3, [r7, #48]	; 0x30

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8002b24:	4b62      	ldr	r3, [pc, #392]	; (8002cb0 <HAL_RCC_GetSysClockFreq+0x1a4>)
 8002b26:	689b      	ldr	r3, [r3, #8]
 8002b28:	f003 030c 	and.w	r3, r3, #12
 8002b2c:	2b04      	cmp	r3, #4
 8002b2e:	d007      	beq.n	8002b40 <HAL_RCC_GetSysClockFreq+0x34>
 8002b30:	2b08      	cmp	r3, #8
 8002b32:	d008      	beq.n	8002b46 <HAL_RCC_GetSysClockFreq+0x3a>
 8002b34:	2b00      	cmp	r3, #0
 8002b36:	f040 80b2 	bne.w	8002c9e <HAL_RCC_GetSysClockFreq+0x192>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8002b3a:	4b5e      	ldr	r3, [pc, #376]	; (8002cb4 <HAL_RCC_GetSysClockFreq+0x1a8>)
 8002b3c:	633b      	str	r3, [r7, #48]	; 0x30
       break;
 8002b3e:	e0b1      	b.n	8002ca4 <HAL_RCC_GetSysClockFreq+0x198>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8002b40:	4b5d      	ldr	r3, [pc, #372]	; (8002cb8 <HAL_RCC_GetSysClockFreq+0x1ac>)
 8002b42:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 8002b44:	e0ae      	b.n	8002ca4 <HAL_RCC_GetSysClockFreq+0x198>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8002b46:	4b5a      	ldr	r3, [pc, #360]	; (8002cb0 <HAL_RCC_GetSysClockFreq+0x1a4>)
 8002b48:	685b      	ldr	r3, [r3, #4]
 8002b4a:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8002b4e:	62fb      	str	r3, [r7, #44]	; 0x2c
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8002b50:	4b57      	ldr	r3, [pc, #348]	; (8002cb0 <HAL_RCC_GetSysClockFreq+0x1a4>)
 8002b52:	685b      	ldr	r3, [r3, #4]
 8002b54:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8002b58:	2b00      	cmp	r3, #0
 8002b5a:	d04e      	beq.n	8002bfa <HAL_RCC_GetSysClockFreq+0xee>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8002b5c:	4b54      	ldr	r3, [pc, #336]	; (8002cb0 <HAL_RCC_GetSysClockFreq+0x1a4>)
 8002b5e:	685b      	ldr	r3, [r3, #4]
 8002b60:	099b      	lsrs	r3, r3, #6
 8002b62:	f04f 0400 	mov.w	r4, #0
 8002b66:	f240 11ff 	movw	r1, #511	; 0x1ff
 8002b6a:	f04f 0200 	mov.w	r2, #0
 8002b6e:	ea01 0103 	and.w	r1, r1, r3
 8002b72:	ea02 0204 	and.w	r2, r2, r4
 8002b76:	460b      	mov	r3, r1
 8002b78:	4614      	mov	r4, r2
 8002b7a:	0160      	lsls	r0, r4, #5
 8002b7c:	6278      	str	r0, [r7, #36]	; 0x24
 8002b7e:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8002b80:	ea40 60d3 	orr.w	r0, r0, r3, lsr #27
 8002b84:	6278      	str	r0, [r7, #36]	; 0x24
 8002b86:	015b      	lsls	r3, r3, #5
 8002b88:	623b      	str	r3, [r7, #32]
 8002b8a:	e9d7 3408 	ldrd	r3, r4, [r7, #32]
 8002b8e:	1a5b      	subs	r3, r3, r1
 8002b90:	eb64 0402 	sbc.w	r4, r4, r2
 8002b94:	ea4f 1984 	mov.w	r9, r4, lsl #6
 8002b98:	ea49 6993 	orr.w	r9, r9, r3, lsr #26
 8002b9c:	ea4f 1883 	mov.w	r8, r3, lsl #6
 8002ba0:	ebb8 0803 	subs.w	r8, r8, r3
 8002ba4:	eb69 0904 	sbc.w	r9, r9, r4
 8002ba8:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8002bac:	61fb      	str	r3, [r7, #28]
 8002bae:	69fb      	ldr	r3, [r7, #28]
 8002bb0:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8002bb4:	61fb      	str	r3, [r7, #28]
 8002bb6:	ea4f 03c8 	mov.w	r3, r8, lsl #3
 8002bba:	61bb      	str	r3, [r7, #24]
 8002bbc:	e9d7 8906 	ldrd	r8, r9, [r7, #24]
 8002bc0:	eb18 0801 	adds.w	r8, r8, r1
 8002bc4:	eb49 0902 	adc.w	r9, r9, r2
 8002bc8:	ea4f 2349 	mov.w	r3, r9, lsl #9
 8002bcc:	617b      	str	r3, [r7, #20]
 8002bce:	697b      	ldr	r3, [r7, #20]
 8002bd0:	ea43 53d8 	orr.w	r3, r3, r8, lsr #23
 8002bd4:	617b      	str	r3, [r7, #20]
 8002bd6:	ea4f 2348 	mov.w	r3, r8, lsl #9
 8002bda:	613b      	str	r3, [r7, #16]
 8002bdc:	e9d7 8904 	ldrd	r8, r9, [r7, #16]
 8002be0:	4640      	mov	r0, r8
 8002be2:	4649      	mov	r1, r9
 8002be4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002be6:	f04f 0400 	mov.w	r4, #0
 8002bea:	461a      	mov	r2, r3
 8002bec:	4623      	mov	r3, r4
 8002bee:	f7fd ffd7 	bl	8000ba0 <__aeabi_uldivmod>
 8002bf2:	4603      	mov	r3, r0
 8002bf4:	460c      	mov	r4, r1
 8002bf6:	637b      	str	r3, [r7, #52]	; 0x34
 8002bf8:	e043      	b.n	8002c82 <HAL_RCC_GetSysClockFreq+0x176>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8002bfa:	4b2d      	ldr	r3, [pc, #180]	; (8002cb0 <HAL_RCC_GetSysClockFreq+0x1a4>)
 8002bfc:	685b      	ldr	r3, [r3, #4]
 8002bfe:	099b      	lsrs	r3, r3, #6
 8002c00:	f04f 0400 	mov.w	r4, #0
 8002c04:	f240 11ff 	movw	r1, #511	; 0x1ff
 8002c08:	f04f 0200 	mov.w	r2, #0
 8002c0c:	ea01 0103 	and.w	r1, r1, r3
 8002c10:	ea02 0204 	and.w	r2, r2, r4
 8002c14:	460b      	mov	r3, r1
 8002c16:	4614      	mov	r4, r2
 8002c18:	0160      	lsls	r0, r4, #5
 8002c1a:	60f8      	str	r0, [r7, #12]
 8002c1c:	68f8      	ldr	r0, [r7, #12]
 8002c1e:	ea40 60d3 	orr.w	r0, r0, r3, lsr #27
 8002c22:	60f8      	str	r0, [r7, #12]
 8002c24:	015b      	lsls	r3, r3, #5
 8002c26:	60bb      	str	r3, [r7, #8]
 8002c28:	e9d7 3402 	ldrd	r3, r4, [r7, #8]
 8002c2c:	1a5b      	subs	r3, r3, r1
 8002c2e:	eb64 0402 	sbc.w	r4, r4, r2
 8002c32:	01a6      	lsls	r6, r4, #6
 8002c34:	ea46 6693 	orr.w	r6, r6, r3, lsr #26
 8002c38:	019d      	lsls	r5, r3, #6
 8002c3a:	1aed      	subs	r5, r5, r3
 8002c3c:	eb66 0604 	sbc.w	r6, r6, r4
 8002c40:	00f3      	lsls	r3, r6, #3
 8002c42:	607b      	str	r3, [r7, #4]
 8002c44:	687b      	ldr	r3, [r7, #4]
 8002c46:	ea43 7355 	orr.w	r3, r3, r5, lsr #29
 8002c4a:	607b      	str	r3, [r7, #4]
 8002c4c:	00eb      	lsls	r3, r5, #3
 8002c4e:	603b      	str	r3, [r7, #0]
 8002c50:	e897 0060 	ldmia.w	r7, {r5, r6}
 8002c54:	186d      	adds	r5, r5, r1
 8002c56:	eb46 0602 	adc.w	r6, r6, r2
 8002c5a:	ea4f 2b86 	mov.w	fp, r6, lsl #10
 8002c5e:	ea4b 5b95 	orr.w	fp, fp, r5, lsr #22
 8002c62:	ea4f 2a85 	mov.w	sl, r5, lsl #10
 8002c66:	4655      	mov	r5, sl
 8002c68:	465e      	mov	r6, fp
 8002c6a:	4628      	mov	r0, r5
 8002c6c:	4631      	mov	r1, r6
 8002c6e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002c70:	f04f 0400 	mov.w	r4, #0
 8002c74:	461a      	mov	r2, r3
 8002c76:	4623      	mov	r3, r4
 8002c78:	f7fd ff92 	bl	8000ba0 <__aeabi_uldivmod>
 8002c7c:	4603      	mov	r3, r0
 8002c7e:	460c      	mov	r4, r1
 8002c80:	637b      	str	r3, [r7, #52]	; 0x34
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8002c82:	4b0b      	ldr	r3, [pc, #44]	; (8002cb0 <HAL_RCC_GetSysClockFreq+0x1a4>)
 8002c84:	685b      	ldr	r3, [r3, #4]
 8002c86:	0c1b      	lsrs	r3, r3, #16
 8002c88:	f003 0303 	and.w	r3, r3, #3
 8002c8c:	3301      	adds	r3, #1
 8002c8e:	005b      	lsls	r3, r3, #1
 8002c90:	62bb      	str	r3, [r7, #40]	; 0x28

      sysclockfreq = pllvco/pllp;
 8002c92:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8002c94:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002c96:	fbb2 f3f3 	udiv	r3, r2, r3
 8002c9a:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 8002c9c:	e002      	b.n	8002ca4 <HAL_RCC_GetSysClockFreq+0x198>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8002c9e:	4b05      	ldr	r3, [pc, #20]	; (8002cb4 <HAL_RCC_GetSysClockFreq+0x1a8>)
 8002ca0:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 8002ca2:	bf00      	nop
    }
  }
  return sysclockfreq;
 8002ca4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
}
 8002ca6:	4618      	mov	r0, r3
 8002ca8:	373c      	adds	r7, #60	; 0x3c
 8002caa:	46bd      	mov	sp, r7
 8002cac:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8002cb0:	40023800 	.word	0x40023800
 8002cb4:	00f42400 	.word	0x00f42400
 8002cb8:	007a1200 	.word	0x007a1200

08002cbc <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8002cbc:	b480      	push	{r7}
 8002cbe:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8002cc0:	4b03      	ldr	r3, [pc, #12]	; (8002cd0 <HAL_RCC_GetHCLKFreq+0x14>)
 8002cc2:	681b      	ldr	r3, [r3, #0]
}
 8002cc4:	4618      	mov	r0, r3
 8002cc6:	46bd      	mov	sp, r7
 8002cc8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ccc:	4770      	bx	lr
 8002cce:	bf00      	nop
 8002cd0:	20000008 	.word	0x20000008

08002cd4 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8002cd4:	b580      	push	{r7, lr}
 8002cd6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8002cd8:	f7ff fff0 	bl	8002cbc <HAL_RCC_GetHCLKFreq>
 8002cdc:	4601      	mov	r1, r0
 8002cde:	4b05      	ldr	r3, [pc, #20]	; (8002cf4 <HAL_RCC_GetPCLK1Freq+0x20>)
 8002ce0:	689b      	ldr	r3, [r3, #8]
 8002ce2:	0a9b      	lsrs	r3, r3, #10
 8002ce4:	f003 0307 	and.w	r3, r3, #7
 8002ce8:	4a03      	ldr	r2, [pc, #12]	; (8002cf8 <HAL_RCC_GetPCLK1Freq+0x24>)
 8002cea:	5cd3      	ldrb	r3, [r2, r3]
 8002cec:	fa21 f303 	lsr.w	r3, r1, r3
}
 8002cf0:	4618      	mov	r0, r3
 8002cf2:	bd80      	pop	{r7, pc}
 8002cf4:	40023800 	.word	0x40023800
 8002cf8:	08008850 	.word	0x08008850

08002cfc <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8002cfc:	b580      	push	{r7, lr}
 8002cfe:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8002d00:	f7ff ffdc 	bl	8002cbc <HAL_RCC_GetHCLKFreq>
 8002d04:	4601      	mov	r1, r0
 8002d06:	4b05      	ldr	r3, [pc, #20]	; (8002d1c <HAL_RCC_GetPCLK2Freq+0x20>)
 8002d08:	689b      	ldr	r3, [r3, #8]
 8002d0a:	0b5b      	lsrs	r3, r3, #13
 8002d0c:	f003 0307 	and.w	r3, r3, #7
 8002d10:	4a03      	ldr	r2, [pc, #12]	; (8002d20 <HAL_RCC_GetPCLK2Freq+0x24>)
 8002d12:	5cd3      	ldrb	r3, [r2, r3]
 8002d14:	fa21 f303 	lsr.w	r3, r1, r3
}
 8002d18:	4618      	mov	r0, r3
 8002d1a:	bd80      	pop	{r7, pc}
 8002d1c:	40023800 	.word	0x40023800
 8002d20:	08008850 	.word	0x08008850

08002d24 <HAL_TIM_Base_Init>:
  * @param  htim pointer to a TIM_HandleTypeDef structure that contains
  *                the configuration information for TIM module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{ 
 8002d24:	b580      	push	{r7, lr}
 8002d26:	b082      	sub	sp, #8
 8002d28:	af00      	add	r7, sp, #0
 8002d2a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if(htim == NULL)
 8002d2c:	687b      	ldr	r3, [r7, #4]
 8002d2e:	2b00      	cmp	r3, #0
 8002d30:	d101      	bne.n	8002d36 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8002d32:	2301      	movs	r3, #1
 8002d34:	e01d      	b.n	8002d72 <HAL_TIM_Base_Init+0x4e>
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance)); 
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  
  if(htim->State == HAL_TIM_STATE_RESET)
 8002d36:	687b      	ldr	r3, [r7, #4]
 8002d38:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8002d3c:	b2db      	uxtb	r3, r3
 8002d3e:	2b00      	cmp	r3, #0
 8002d40:	d106      	bne.n	8002d50 <HAL_TIM_Base_Init+0x2c>
  {  
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8002d42:	687b      	ldr	r3, [r7, #4]
 8002d44:	2200      	movs	r2, #0
 8002d46:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8002d4a:	6878      	ldr	r0, [r7, #4]
 8002d4c:	f003 faec 	bl	8006328 <HAL_TIM_Base_MspInit>
  }
  
  /* Set the TIM state */
  htim->State= HAL_TIM_STATE_BUSY;
 8002d50:	687b      	ldr	r3, [r7, #4]
 8002d52:	2202      	movs	r2, #2
 8002d54:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  
  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init); 
 8002d58:	687b      	ldr	r3, [r7, #4]
 8002d5a:	681a      	ldr	r2, [r3, #0]
 8002d5c:	687b      	ldr	r3, [r7, #4]
 8002d5e:	3304      	adds	r3, #4
 8002d60:	4619      	mov	r1, r3
 8002d62:	4610      	mov	r0, r2
 8002d64:	f000 fb60 	bl	8003428 <TIM_Base_SetConfig>
  
  /* Initialize the TIM state*/
  htim->State= HAL_TIM_STATE_READY;
 8002d68:	687b      	ldr	r3, [r7, #4]
 8002d6a:	2201      	movs	r2, #1
 8002d6c:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  
  return HAL_OK;
 8002d70:	2300      	movs	r3, #0
}
 8002d72:	4618      	mov	r0, r3
 8002d74:	3708      	adds	r7, #8
 8002d76:	46bd      	mov	sp, r7
 8002d78:	bd80      	pop	{r7, pc}

08002d7a <HAL_TIM_Base_Start_IT>:
  * @param  htim pointer to a TIM_HandleTypeDef structure that contains
  *                the configuration information for TIM module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8002d7a:	b480      	push	{r7}
 8002d7c:	b083      	sub	sp, #12
 8002d7e:	af00      	add	r7, sp, #0
 8002d80:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  
  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8002d82:	687b      	ldr	r3, [r7, #4]
 8002d84:	681b      	ldr	r3, [r3, #0]
 8002d86:	687a      	ldr	r2, [r7, #4]
 8002d88:	6812      	ldr	r2, [r2, #0]
 8002d8a:	68d2      	ldr	r2, [r2, #12]
 8002d8c:	f042 0201 	orr.w	r2, r2, #1
 8002d90:	60da      	str	r2, [r3, #12]
      
  /* Enable the Peripheral */
  __HAL_TIM_ENABLE(htim);
 8002d92:	687b      	ldr	r3, [r7, #4]
 8002d94:	681b      	ldr	r3, [r3, #0]
 8002d96:	687a      	ldr	r2, [r7, #4]
 8002d98:	6812      	ldr	r2, [r2, #0]
 8002d9a:	6812      	ldr	r2, [r2, #0]
 8002d9c:	f042 0201 	orr.w	r2, r2, #1
 8002da0:	601a      	str	r2, [r3, #0]
      
  /* Return function status */
  return HAL_OK;
 8002da2:	2300      	movs	r3, #0
}
 8002da4:	4618      	mov	r0, r3
 8002da6:	370c      	adds	r7, #12
 8002da8:	46bd      	mov	sp, r7
 8002daa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002dae:	4770      	bx	lr

08002db0 <HAL_TIM_PWM_Init>:
  * @param  htim pointer to a TIM_HandleTypeDef structure that contains
  *                the configuration information for TIM module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8002db0:	b580      	push	{r7, lr}
 8002db2:	b082      	sub	sp, #8
 8002db4:	af00      	add	r7, sp, #0
 8002db6:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if(htim == NULL)
 8002db8:	687b      	ldr	r3, [r7, #4]
 8002dba:	2b00      	cmp	r3, #0
 8002dbc:	d101      	bne.n	8002dc2 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8002dbe:	2301      	movs	r3, #1
 8002dc0:	e01d      	b.n	8002dfe <HAL_TIM_PWM_Init+0x4e>
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));

  if(htim->State == HAL_TIM_STATE_RESET)
 8002dc2:	687b      	ldr	r3, [r7, #4]
 8002dc4:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8002dc8:	b2db      	uxtb	r3, r3
 8002dca:	2b00      	cmp	r3, #0
 8002dcc:	d106      	bne.n	8002ddc <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8002dce:	687b      	ldr	r3, [r7, #4]
 8002dd0:	2200      	movs	r2, #0
 8002dd2:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8002dd6:	6878      	ldr	r0, [r7, #4]
 8002dd8:	f000 f815 	bl	8002e06 <HAL_TIM_PWM_MspInit>
  }

  /* Set the TIM state */
  htim->State= HAL_TIM_STATE_BUSY;  
 8002ddc:	687b      	ldr	r3, [r7, #4]
 8002dde:	2202      	movs	r2, #2
 8002de0:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  
  /* Init the base time for the PWM */  
  TIM_Base_SetConfig(htim->Instance, &htim->Init); 
 8002de4:	687b      	ldr	r3, [r7, #4]
 8002de6:	681a      	ldr	r2, [r3, #0]
 8002de8:	687b      	ldr	r3, [r7, #4]
 8002dea:	3304      	adds	r3, #4
 8002dec:	4619      	mov	r1, r3
 8002dee:	4610      	mov	r0, r2
 8002df0:	f000 fb1a 	bl	8003428 <TIM_Base_SetConfig>
   
  /* Initialize the TIM state*/
  htim->State= HAL_TIM_STATE_READY;
 8002df4:	687b      	ldr	r3, [r7, #4]
 8002df6:	2201      	movs	r2, #1
 8002df8:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  
  return HAL_OK;
 8002dfc:	2300      	movs	r3, #0
}  
 8002dfe:	4618      	mov	r0, r3
 8002e00:	3708      	adds	r7, #8
 8002e02:	46bd      	mov	sp, r7
 8002e04:	bd80      	pop	{r7, pc}

08002e06 <HAL_TIM_PWM_MspInit>:
  * @param  htim pointer to a TIM_HandleTypeDef structure that contains
  *                the configuration information for TIM module.
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 8002e06:	b480      	push	{r7}
 8002e08:	b083      	sub	sp, #12
 8002e0a:	af00      	add	r7, sp, #0
 8002e0c:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(htim);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 8002e0e:	bf00      	nop
 8002e10:	370c      	adds	r7, #12
 8002e12:	46bd      	mov	sp, r7
 8002e14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e18:	4770      	bx	lr
	...

08002e1c <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8002e1c:	b580      	push	{r7, lr}
 8002e1e:	b082      	sub	sp, #8
 8002e20:	af00      	add	r7, sp, #0
 8002e22:	6078      	str	r0, [r7, #4]
 8002e24:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8002e26:	687b      	ldr	r3, [r7, #4]
 8002e28:	681b      	ldr	r3, [r3, #0]
 8002e2a:	2201      	movs	r2, #1
 8002e2c:	6839      	ldr	r1, [r7, #0]
 8002e2e:	4618      	mov	r0, r3
 8002e30:	f000 fc1c 	bl	800366c <TIM_CCxChannelCmd>
  
  if(IS_TIM_ADVANCED_INSTANCE(htim->Instance) != RESET)  
 8002e34:	687b      	ldr	r3, [r7, #4]
 8002e36:	681b      	ldr	r3, [r3, #0]
 8002e38:	4a10      	ldr	r2, [pc, #64]	; (8002e7c <HAL_TIM_PWM_Start+0x60>)
 8002e3a:	4293      	cmp	r3, r2
 8002e3c:	d004      	beq.n	8002e48 <HAL_TIM_PWM_Start+0x2c>
 8002e3e:	687b      	ldr	r3, [r7, #4]
 8002e40:	681b      	ldr	r3, [r3, #0]
 8002e42:	4a0f      	ldr	r2, [pc, #60]	; (8002e80 <HAL_TIM_PWM_Start+0x64>)
 8002e44:	4293      	cmp	r3, r2
 8002e46:	d101      	bne.n	8002e4c <HAL_TIM_PWM_Start+0x30>
 8002e48:	2301      	movs	r3, #1
 8002e4a:	e000      	b.n	8002e4e <HAL_TIM_PWM_Start+0x32>
 8002e4c:	2300      	movs	r3, #0
 8002e4e:	2b00      	cmp	r3, #0
 8002e50:	d007      	beq.n	8002e62 <HAL_TIM_PWM_Start+0x46>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8002e52:	687b      	ldr	r3, [r7, #4]
 8002e54:	681b      	ldr	r3, [r3, #0]
 8002e56:	687a      	ldr	r2, [r7, #4]
 8002e58:	6812      	ldr	r2, [r2, #0]
 8002e5a:	6c52      	ldr	r2, [r2, #68]	; 0x44
 8002e5c:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8002e60:	645a      	str	r2, [r3, #68]	; 0x44
  }
    
  /* Enable the Peripheral */
  __HAL_TIM_ENABLE(htim);
 8002e62:	687b      	ldr	r3, [r7, #4]
 8002e64:	681b      	ldr	r3, [r3, #0]
 8002e66:	687a      	ldr	r2, [r7, #4]
 8002e68:	6812      	ldr	r2, [r2, #0]
 8002e6a:	6812      	ldr	r2, [r2, #0]
 8002e6c:	f042 0201 	orr.w	r2, r2, #1
 8002e70:	601a      	str	r2, [r3, #0]
  
  /* Return function status */
  return HAL_OK;
 8002e72:	2300      	movs	r3, #0
} 
 8002e74:	4618      	mov	r0, r3
 8002e76:	3708      	adds	r7, #8
 8002e78:	46bd      	mov	sp, r7
 8002e7a:	bd80      	pop	{r7, pc}
 8002e7c:	40010000 	.word	0x40010000
 8002e80:	40010400 	.word	0x40010400

08002e84 <HAL_TIM_IRQHandler>:
  * @param  htim pointer to a TIM_HandleTypeDef structure that contains
  *                the configuration information for TIM module.
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8002e84:	b580      	push	{r7, lr}
 8002e86:	b082      	sub	sp, #8
 8002e88:	af00      	add	r7, sp, #0
 8002e8a:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8002e8c:	687b      	ldr	r3, [r7, #4]
 8002e8e:	681b      	ldr	r3, [r3, #0]
 8002e90:	691b      	ldr	r3, [r3, #16]
 8002e92:	f003 0302 	and.w	r3, r3, #2
 8002e96:	2b02      	cmp	r3, #2
 8002e98:	d122      	bne.n	8002ee0 <HAL_TIM_IRQHandler+0x5c>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) !=RESET)
 8002e9a:	687b      	ldr	r3, [r7, #4]
 8002e9c:	681b      	ldr	r3, [r3, #0]
 8002e9e:	68db      	ldr	r3, [r3, #12]
 8002ea0:	f003 0302 	and.w	r3, r3, #2
 8002ea4:	2b02      	cmp	r3, #2
 8002ea6:	d11b      	bne.n	8002ee0 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8002ea8:	687b      	ldr	r3, [r7, #4]
 8002eaa:	681b      	ldr	r3, [r3, #0]
 8002eac:	f06f 0202 	mvn.w	r2, #2
 8002eb0:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8002eb2:	687b      	ldr	r3, [r7, #4]
 8002eb4:	2201      	movs	r2, #1
 8002eb6:	761a      	strb	r2, [r3, #24]
        
        /* Input capture event */
        if((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8002eb8:	687b      	ldr	r3, [r7, #4]
 8002eba:	681b      	ldr	r3, [r3, #0]
 8002ebc:	699b      	ldr	r3, [r3, #24]
 8002ebe:	f003 0303 	and.w	r3, r3, #3
 8002ec2:	2b00      	cmp	r3, #0
 8002ec4:	d003      	beq.n	8002ece <HAL_TIM_IRQHandler+0x4a>
        {
          HAL_TIM_IC_CaptureCallback(htim);
 8002ec6:	6878      	ldr	r0, [r7, #4]
 8002ec8:	f000 fa8f 	bl	80033ea <HAL_TIM_IC_CaptureCallback>
 8002ecc:	e005      	b.n	8002eda <HAL_TIM_IRQHandler+0x56>
        }
        /* Output compare event */
        else
        {
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8002ece:	6878      	ldr	r0, [r7, #4]
 8002ed0:	f000 fa81 	bl	80033d6 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002ed4:	6878      	ldr	r0, [r7, #4]
 8002ed6:	f000 fa92 	bl	80033fe <HAL_TIM_PWM_PulseFinishedCallback>
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002eda:	687b      	ldr	r3, [r7, #4]
 8002edc:	2200      	movs	r2, #0
 8002ede:	761a      	strb	r2, [r3, #24]
      }
    }
  }
  /* Capture compare 2 event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8002ee0:	687b      	ldr	r3, [r7, #4]
 8002ee2:	681b      	ldr	r3, [r3, #0]
 8002ee4:	691b      	ldr	r3, [r3, #16]
 8002ee6:	f003 0304 	and.w	r3, r3, #4
 8002eea:	2b04      	cmp	r3, #4
 8002eec:	d122      	bne.n	8002f34 <HAL_TIM_IRQHandler+0xb0>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) !=RESET)
 8002eee:	687b      	ldr	r3, [r7, #4]
 8002ef0:	681b      	ldr	r3, [r3, #0]
 8002ef2:	68db      	ldr	r3, [r3, #12]
 8002ef4:	f003 0304 	and.w	r3, r3, #4
 8002ef8:	2b04      	cmp	r3, #4
 8002efa:	d11b      	bne.n	8002f34 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8002efc:	687b      	ldr	r3, [r7, #4]
 8002efe:	681b      	ldr	r3, [r3, #0]
 8002f00:	f06f 0204 	mvn.w	r2, #4
 8002f04:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8002f06:	687b      	ldr	r3, [r7, #4]
 8002f08:	2202      	movs	r2, #2
 8002f0a:	761a      	strb	r2, [r3, #24]
      /* Input capture event */
      if((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8002f0c:	687b      	ldr	r3, [r7, #4]
 8002f0e:	681b      	ldr	r3, [r3, #0]
 8002f10:	699b      	ldr	r3, [r3, #24]
 8002f12:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8002f16:	2b00      	cmp	r3, #0
 8002f18:	d003      	beq.n	8002f22 <HAL_TIM_IRQHandler+0x9e>
      {          
        HAL_TIM_IC_CaptureCallback(htim);
 8002f1a:	6878      	ldr	r0, [r7, #4]
 8002f1c:	f000 fa65 	bl	80033ea <HAL_TIM_IC_CaptureCallback>
 8002f20:	e005      	b.n	8002f2e <HAL_TIM_IRQHandler+0xaa>
      }
      /* Output compare event */
      else
      {
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002f22:	6878      	ldr	r0, [r7, #4]
 8002f24:	f000 fa57 	bl	80033d6 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002f28:	6878      	ldr	r0, [r7, #4]
 8002f2a:	f000 fa68 	bl	80033fe <HAL_TIM_PWM_PulseFinishedCallback>
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002f2e:	687b      	ldr	r3, [r7, #4]
 8002f30:	2200      	movs	r2, #0
 8002f32:	761a      	strb	r2, [r3, #24]
    }
  }
  /* Capture compare 3 event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8002f34:	687b      	ldr	r3, [r7, #4]
 8002f36:	681b      	ldr	r3, [r3, #0]
 8002f38:	691b      	ldr	r3, [r3, #16]
 8002f3a:	f003 0308 	and.w	r3, r3, #8
 8002f3e:	2b08      	cmp	r3, #8
 8002f40:	d122      	bne.n	8002f88 <HAL_TIM_IRQHandler+0x104>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) !=RESET)
 8002f42:	687b      	ldr	r3, [r7, #4]
 8002f44:	681b      	ldr	r3, [r3, #0]
 8002f46:	68db      	ldr	r3, [r3, #12]
 8002f48:	f003 0308 	and.w	r3, r3, #8
 8002f4c:	2b08      	cmp	r3, #8
 8002f4e:	d11b      	bne.n	8002f88 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8002f50:	687b      	ldr	r3, [r7, #4]
 8002f52:	681b      	ldr	r3, [r3, #0]
 8002f54:	f06f 0208 	mvn.w	r2, #8
 8002f58:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8002f5a:	687b      	ldr	r3, [r7, #4]
 8002f5c:	2204      	movs	r2, #4
 8002f5e:	761a      	strb	r2, [r3, #24]
      /* Input capture event */
      if((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8002f60:	687b      	ldr	r3, [r7, #4]
 8002f62:	681b      	ldr	r3, [r3, #0]
 8002f64:	69db      	ldr	r3, [r3, #28]
 8002f66:	f003 0303 	and.w	r3, r3, #3
 8002f6a:	2b00      	cmp	r3, #0
 8002f6c:	d003      	beq.n	8002f76 <HAL_TIM_IRQHandler+0xf2>
      {          
        HAL_TIM_IC_CaptureCallback(htim);
 8002f6e:	6878      	ldr	r0, [r7, #4]
 8002f70:	f000 fa3b 	bl	80033ea <HAL_TIM_IC_CaptureCallback>
 8002f74:	e005      	b.n	8002f82 <HAL_TIM_IRQHandler+0xfe>
      }
      /* Output compare event */
      else
      {
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002f76:	6878      	ldr	r0, [r7, #4]
 8002f78:	f000 fa2d 	bl	80033d6 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim); 
 8002f7c:	6878      	ldr	r0, [r7, #4]
 8002f7e:	f000 fa3e 	bl	80033fe <HAL_TIM_PWM_PulseFinishedCallback>
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002f82:	687b      	ldr	r3, [r7, #4]
 8002f84:	2200      	movs	r2, #0
 8002f86:	761a      	strb	r2, [r3, #24]
    }
  }
  /* Capture compare 4 event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8002f88:	687b      	ldr	r3, [r7, #4]
 8002f8a:	681b      	ldr	r3, [r3, #0]
 8002f8c:	691b      	ldr	r3, [r3, #16]
 8002f8e:	f003 0310 	and.w	r3, r3, #16
 8002f92:	2b10      	cmp	r3, #16
 8002f94:	d122      	bne.n	8002fdc <HAL_TIM_IRQHandler+0x158>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) !=RESET)
 8002f96:	687b      	ldr	r3, [r7, #4]
 8002f98:	681b      	ldr	r3, [r3, #0]
 8002f9a:	68db      	ldr	r3, [r3, #12]
 8002f9c:	f003 0310 	and.w	r3, r3, #16
 8002fa0:	2b10      	cmp	r3, #16
 8002fa2:	d11b      	bne.n	8002fdc <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8002fa4:	687b      	ldr	r3, [r7, #4]
 8002fa6:	681b      	ldr	r3, [r3, #0]
 8002fa8:	f06f 0210 	mvn.w	r2, #16
 8002fac:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8002fae:	687b      	ldr	r3, [r7, #4]
 8002fb0:	2208      	movs	r2, #8
 8002fb2:	761a      	strb	r2, [r3, #24]
      /* Input capture event */
      if((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8002fb4:	687b      	ldr	r3, [r7, #4]
 8002fb6:	681b      	ldr	r3, [r3, #0]
 8002fb8:	69db      	ldr	r3, [r3, #28]
 8002fba:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8002fbe:	2b00      	cmp	r3, #0
 8002fc0:	d003      	beq.n	8002fca <HAL_TIM_IRQHandler+0x146>
      {          
        HAL_TIM_IC_CaptureCallback(htim);
 8002fc2:	6878      	ldr	r0, [r7, #4]
 8002fc4:	f000 fa11 	bl	80033ea <HAL_TIM_IC_CaptureCallback>
 8002fc8:	e005      	b.n	8002fd6 <HAL_TIM_IRQHandler+0x152>
      }
      /* Output compare event */
      else
      {
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002fca:	6878      	ldr	r0, [r7, #4]
 8002fcc:	f000 fa03 	bl	80033d6 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002fd0:	6878      	ldr	r0, [r7, #4]
 8002fd2:	f000 fa14 	bl	80033fe <HAL_TIM_PWM_PulseFinishedCallback>
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002fd6:	687b      	ldr	r3, [r7, #4]
 8002fd8:	2200      	movs	r2, #0
 8002fda:	761a      	strb	r2, [r3, #24]
    }
  }
  /* TIM Update event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8002fdc:	687b      	ldr	r3, [r7, #4]
 8002fde:	681b      	ldr	r3, [r3, #0]
 8002fe0:	691b      	ldr	r3, [r3, #16]
 8002fe2:	f003 0301 	and.w	r3, r3, #1
 8002fe6:	2b01      	cmp	r3, #1
 8002fe8:	d10e      	bne.n	8003008 <HAL_TIM_IRQHandler+0x184>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) !=RESET)
 8002fea:	687b      	ldr	r3, [r7, #4]
 8002fec:	681b      	ldr	r3, [r3, #0]
 8002fee:	68db      	ldr	r3, [r3, #12]
 8002ff0:	f003 0301 	and.w	r3, r3, #1
 8002ff4:	2b01      	cmp	r3, #1
 8002ff6:	d107      	bne.n	8003008 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8002ff8:	687b      	ldr	r3, [r7, #4]
 8002ffa:	681b      	ldr	r3, [r3, #0]
 8002ffc:	f06f 0201 	mvn.w	r2, #1
 8003000:	611a      	str	r2, [r3, #16]
      HAL_TIM_PeriodElapsedCallback(htim);
 8003002:	6878      	ldr	r0, [r7, #4]
 8003004:	f002 fdce 	bl	8005ba4 <HAL_TIM_PeriodElapsedCallback>
    }
  }
  /* TIM Break input event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8003008:	687b      	ldr	r3, [r7, #4]
 800300a:	681b      	ldr	r3, [r3, #0]
 800300c:	691b      	ldr	r3, [r3, #16]
 800300e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003012:	2b80      	cmp	r3, #128	; 0x80
 8003014:	d10e      	bne.n	8003034 <HAL_TIM_IRQHandler+0x1b0>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) !=RESET)
 8003016:	687b      	ldr	r3, [r7, #4]
 8003018:	681b      	ldr	r3, [r3, #0]
 800301a:	68db      	ldr	r3, [r3, #12]
 800301c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003020:	2b80      	cmp	r3, #128	; 0x80
 8003022:	d107      	bne.n	8003034 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8003024:	687b      	ldr	r3, [r7, #4]
 8003026:	681b      	ldr	r3, [r3, #0]
 8003028:	f06f 0280 	mvn.w	r2, #128	; 0x80
 800302c:	611a      	str	r2, [r3, #16]
      HAL_TIMEx_BreakCallback(htim);
 800302e:	6878      	ldr	r0, [r7, #4]
 8003030:	f000 fd84 	bl	8003b3c <HAL_TIMEx_BreakCallback>
    }
  }
  /* TIM Trigger detection event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8003034:	687b      	ldr	r3, [r7, #4]
 8003036:	681b      	ldr	r3, [r3, #0]
 8003038:	691b      	ldr	r3, [r3, #16]
 800303a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800303e:	2b40      	cmp	r3, #64	; 0x40
 8003040:	d10e      	bne.n	8003060 <HAL_TIM_IRQHandler+0x1dc>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) !=RESET)
 8003042:	687b      	ldr	r3, [r7, #4]
 8003044:	681b      	ldr	r3, [r3, #0]
 8003046:	68db      	ldr	r3, [r3, #12]
 8003048:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800304c:	2b40      	cmp	r3, #64	; 0x40
 800304e:	d107      	bne.n	8003060 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8003050:	687b      	ldr	r3, [r7, #4]
 8003052:	681b      	ldr	r3, [r3, #0]
 8003054:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8003058:	611a      	str	r2, [r3, #16]
      HAL_TIM_TriggerCallback(htim);
 800305a:	6878      	ldr	r0, [r7, #4]
 800305c:	f000 f9d9 	bl	8003412 <HAL_TIM_TriggerCallback>
    }
  }
  /* TIM commutation event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8003060:	687b      	ldr	r3, [r7, #4]
 8003062:	681b      	ldr	r3, [r3, #0]
 8003064:	691b      	ldr	r3, [r3, #16]
 8003066:	f003 0320 	and.w	r3, r3, #32
 800306a:	2b20      	cmp	r3, #32
 800306c:	d10e      	bne.n	800308c <HAL_TIM_IRQHandler+0x208>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) !=RESET)
 800306e:	687b      	ldr	r3, [r7, #4]
 8003070:	681b      	ldr	r3, [r3, #0]
 8003072:	68db      	ldr	r3, [r3, #12]
 8003074:	f003 0320 	and.w	r3, r3, #32
 8003078:	2b20      	cmp	r3, #32
 800307a:	d107      	bne.n	800308c <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 800307c:	687b      	ldr	r3, [r7, #4]
 800307e:	681b      	ldr	r3, [r3, #0]
 8003080:	f06f 0220 	mvn.w	r2, #32
 8003084:	611a      	str	r2, [r3, #16]
      HAL_TIMEx_CommutationCallback(htim);
 8003086:	6878      	ldr	r0, [r7, #4]
 8003088:	f000 fd4e 	bl	8003b28 <HAL_TIMEx_CommutationCallback>
    }
  }
}
 800308c:	bf00      	nop
 800308e:	3708      	adds	r7, #8
 8003090:	46bd      	mov	sp, r7
 8003092:	bd80      	pop	{r7, pc}

08003094 <HAL_TIM_PWM_ConfigChannel>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim, TIM_OC_InitTypeDef* sConfig, uint32_t Channel)
{
 8003094:	b580      	push	{r7, lr}
 8003096:	b084      	sub	sp, #16
 8003098:	af00      	add	r7, sp, #0
 800309a:	60f8      	str	r0, [r7, #12]
 800309c:	60b9      	str	r1, [r7, #8]
 800309e:	607a      	str	r2, [r7, #4]
  __HAL_LOCK(htim);
 80030a0:	68fb      	ldr	r3, [r7, #12]
 80030a2:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 80030a6:	2b01      	cmp	r3, #1
 80030a8:	d101      	bne.n	80030ae <HAL_TIM_PWM_ConfigChannel+0x1a>
 80030aa:	2302      	movs	r3, #2
 80030ac:	e0b4      	b.n	8003218 <HAL_TIM_PWM_ConfigChannel+0x184>
 80030ae:	68fb      	ldr	r3, [r7, #12]
 80030b0:	2201      	movs	r2, #1
 80030b2:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  assert_param(IS_TIM_CHANNELS(Channel)); 
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  htim->State = HAL_TIM_STATE_BUSY;
 80030b6:	68fb      	ldr	r3, [r7, #12]
 80030b8:	2202      	movs	r2, #2
 80030ba:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
    
  switch (Channel)
 80030be:	687b      	ldr	r3, [r7, #4]
 80030c0:	2b0c      	cmp	r3, #12
 80030c2:	f200 809f 	bhi.w	8003204 <HAL_TIM_PWM_ConfigChannel+0x170>
 80030c6:	a201      	add	r2, pc, #4	; (adr r2, 80030cc <HAL_TIM_PWM_ConfigChannel+0x38>)
 80030c8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80030cc:	08003101 	.word	0x08003101
 80030d0:	08003205 	.word	0x08003205
 80030d4:	08003205 	.word	0x08003205
 80030d8:	08003205 	.word	0x08003205
 80030dc:	08003141 	.word	0x08003141
 80030e0:	08003205 	.word	0x08003205
 80030e4:	08003205 	.word	0x08003205
 80030e8:	08003205 	.word	0x08003205
 80030ec:	08003183 	.word	0x08003183
 80030f0:	08003205 	.word	0x08003205
 80030f4:	08003205 	.word	0x08003205
 80030f8:	08003205 	.word	0x08003205
 80030fc:	080031c3 	.word	0x080031c3
  {
    case TIM_CHANNEL_1:
    {
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));
      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8003100:	68fb      	ldr	r3, [r7, #12]
 8003102:	681b      	ldr	r3, [r3, #0]
 8003104:	68b9      	ldr	r1, [r7, #8]
 8003106:	4618      	mov	r0, r3
 8003108:	f000 fad4 	bl	80036b4 <TIM_OC1_SetConfig>
      
      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 800310c:	68fb      	ldr	r3, [r7, #12]
 800310e:	681b      	ldr	r3, [r3, #0]
 8003110:	68fa      	ldr	r2, [r7, #12]
 8003112:	6812      	ldr	r2, [r2, #0]
 8003114:	6992      	ldr	r2, [r2, #24]
 8003116:	f042 0208 	orr.w	r2, r2, #8
 800311a:	619a      	str	r2, [r3, #24]
      
      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 800311c:	68fb      	ldr	r3, [r7, #12]
 800311e:	681b      	ldr	r3, [r3, #0]
 8003120:	68fa      	ldr	r2, [r7, #12]
 8003122:	6812      	ldr	r2, [r2, #0]
 8003124:	6992      	ldr	r2, [r2, #24]
 8003126:	f022 0204 	bic.w	r2, r2, #4
 800312a:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 800312c:	68fb      	ldr	r3, [r7, #12]
 800312e:	681b      	ldr	r3, [r3, #0]
 8003130:	68fa      	ldr	r2, [r7, #12]
 8003132:	6812      	ldr	r2, [r2, #0]
 8003134:	6991      	ldr	r1, [r2, #24]
 8003136:	68ba      	ldr	r2, [r7, #8]
 8003138:	6912      	ldr	r2, [r2, #16]
 800313a:	430a      	orrs	r2, r1
 800313c:	619a      	str	r2, [r3, #24]
    }
    break;
 800313e:	e062      	b.n	8003206 <HAL_TIM_PWM_ConfigChannel+0x172>
    
    case TIM_CHANNEL_2:
    {
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));
      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8003140:	68fb      	ldr	r3, [r7, #12]
 8003142:	681b      	ldr	r3, [r3, #0]
 8003144:	68b9      	ldr	r1, [r7, #8]
 8003146:	4618      	mov	r0, r3
 8003148:	f000 fa18 	bl	800357c <TIM_OC2_SetConfig>
      
      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 800314c:	68fb      	ldr	r3, [r7, #12]
 800314e:	681b      	ldr	r3, [r3, #0]
 8003150:	68fa      	ldr	r2, [r7, #12]
 8003152:	6812      	ldr	r2, [r2, #0]
 8003154:	6992      	ldr	r2, [r2, #24]
 8003156:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800315a:	619a      	str	r2, [r3, #24]
      
      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 800315c:	68fb      	ldr	r3, [r7, #12]
 800315e:	681b      	ldr	r3, [r3, #0]
 8003160:	68fa      	ldr	r2, [r7, #12]
 8003162:	6812      	ldr	r2, [r2, #0]
 8003164:	6992      	ldr	r2, [r2, #24]
 8003166:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800316a:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 800316c:	68fb      	ldr	r3, [r7, #12]
 800316e:	681b      	ldr	r3, [r3, #0]
 8003170:	68fa      	ldr	r2, [r7, #12]
 8003172:	6812      	ldr	r2, [r2, #0]
 8003174:	6991      	ldr	r1, [r2, #24]
 8003176:	68ba      	ldr	r2, [r7, #8]
 8003178:	6912      	ldr	r2, [r2, #16]
 800317a:	0212      	lsls	r2, r2, #8
 800317c:	430a      	orrs	r2, r1
 800317e:	619a      	str	r2, [r3, #24]
    }
    break;
 8003180:	e041      	b.n	8003206 <HAL_TIM_PWM_ConfigChannel+0x172>
    
    case TIM_CHANNEL_3:
    {
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));
      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8003182:	68fb      	ldr	r3, [r7, #12]
 8003184:	681b      	ldr	r3, [r3, #0]
 8003186:	68b9      	ldr	r1, [r7, #8]
 8003188:	4618      	mov	r0, r3
 800318a:	f000 fb07 	bl	800379c <TIM_OC3_SetConfig>
      
      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 800318e:	68fb      	ldr	r3, [r7, #12]
 8003190:	681b      	ldr	r3, [r3, #0]
 8003192:	68fa      	ldr	r2, [r7, #12]
 8003194:	6812      	ldr	r2, [r2, #0]
 8003196:	69d2      	ldr	r2, [r2, #28]
 8003198:	f042 0208 	orr.w	r2, r2, #8
 800319c:	61da      	str	r2, [r3, #28]
      
     /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 800319e:	68fb      	ldr	r3, [r7, #12]
 80031a0:	681b      	ldr	r3, [r3, #0]
 80031a2:	68fa      	ldr	r2, [r7, #12]
 80031a4:	6812      	ldr	r2, [r2, #0]
 80031a6:	69d2      	ldr	r2, [r2, #28]
 80031a8:	f022 0204 	bic.w	r2, r2, #4
 80031ac:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;  
 80031ae:	68fb      	ldr	r3, [r7, #12]
 80031b0:	681b      	ldr	r3, [r3, #0]
 80031b2:	68fa      	ldr	r2, [r7, #12]
 80031b4:	6812      	ldr	r2, [r2, #0]
 80031b6:	69d1      	ldr	r1, [r2, #28]
 80031b8:	68ba      	ldr	r2, [r7, #8]
 80031ba:	6912      	ldr	r2, [r2, #16]
 80031bc:	430a      	orrs	r2, r1
 80031be:	61da      	str	r2, [r3, #28]
    }
    break;
 80031c0:	e021      	b.n	8003206 <HAL_TIM_PWM_ConfigChannel+0x172>
    
    case TIM_CHANNEL_4:
    {
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));
      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 80031c2:	68fb      	ldr	r3, [r7, #12]
 80031c4:	681b      	ldr	r3, [r3, #0]
 80031c6:	68b9      	ldr	r1, [r7, #8]
 80031c8:	4618      	mov	r0, r3
 80031ca:	f000 fb5f 	bl	800388c <TIM_OC4_SetConfig>
      
      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 80031ce:	68fb      	ldr	r3, [r7, #12]
 80031d0:	681b      	ldr	r3, [r3, #0]
 80031d2:	68fa      	ldr	r2, [r7, #12]
 80031d4:	6812      	ldr	r2, [r2, #0]
 80031d6:	69d2      	ldr	r2, [r2, #28]
 80031d8:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80031dc:	61da      	str	r2, [r3, #28]
      
     /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 80031de:	68fb      	ldr	r3, [r7, #12]
 80031e0:	681b      	ldr	r3, [r3, #0]
 80031e2:	68fa      	ldr	r2, [r7, #12]
 80031e4:	6812      	ldr	r2, [r2, #0]
 80031e6:	69d2      	ldr	r2, [r2, #28]
 80031e8:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80031ec:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;  
 80031ee:	68fb      	ldr	r3, [r7, #12]
 80031f0:	681b      	ldr	r3, [r3, #0]
 80031f2:	68fa      	ldr	r2, [r7, #12]
 80031f4:	6812      	ldr	r2, [r2, #0]
 80031f6:	69d1      	ldr	r1, [r2, #28]
 80031f8:	68ba      	ldr	r2, [r7, #8]
 80031fa:	6912      	ldr	r2, [r2, #16]
 80031fc:	0212      	lsls	r2, r2, #8
 80031fe:	430a      	orrs	r2, r1
 8003200:	61da      	str	r2, [r3, #28]
    }
    break;
 8003202:	e000      	b.n	8003206 <HAL_TIM_PWM_ConfigChannel+0x172>
    
    default:
    break;    
 8003204:	bf00      	nop
  }
  
  htim->State = HAL_TIM_STATE_READY;
 8003206:	68fb      	ldr	r3, [r7, #12]
 8003208:	2201      	movs	r2, #1
 800320a:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
    
  __HAL_UNLOCK(htim);
 800320e:	68fb      	ldr	r3, [r7, #12]
 8003210:	2200      	movs	r2, #0
 8003212:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  
  return HAL_OK;
 8003216:	2300      	movs	r3, #0
}
 8003218:	4618      	mov	r0, r3
 800321a:	3710      	adds	r7, #16
 800321c:	46bd      	mov	sp, r7
 800321e:	bd80      	pop	{r7, pc}

08003220 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral. 
  * @retval HAL status
  */ 
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef * sClockSourceConfig)    
{
 8003220:	b580      	push	{r7, lr}
 8003222:	b084      	sub	sp, #16
 8003224:	af00      	add	r7, sp, #0
 8003226:	6078      	str	r0, [r7, #4]
 8003228:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr = 0U;
 800322a:	2300      	movs	r3, #0
 800322c:	60fb      	str	r3, [r7, #12]
    
  /* Process Locked */
  __HAL_LOCK(htim);
 800322e:	687b      	ldr	r3, [r7, #4]
 8003230:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8003234:	2b01      	cmp	r3, #1
 8003236:	d101      	bne.n	800323c <HAL_TIM_ConfigClockSource+0x1c>
 8003238:	2302      	movs	r3, #2
 800323a:	e0c8      	b.n	80033ce <HAL_TIM_ConfigClockSource+0x1ae>
 800323c:	687b      	ldr	r3, [r7, #4]
 800323e:	2201      	movs	r2, #1
 8003240:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  
  htim->State = HAL_TIM_STATE_BUSY;
 8003244:	687b      	ldr	r3, [r7, #4]
 8003246:	2202      	movs	r2, #2
 8003248:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  
  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));
  
  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 800324c:	687b      	ldr	r3, [r7, #4]
 800324e:	681b      	ldr	r3, [r3, #0]
 8003250:	689b      	ldr	r3, [r3, #8]
 8003252:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8003254:	68fb      	ldr	r3, [r7, #12]
 8003256:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 800325a:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800325c:	68fb      	ldr	r3, [r7, #12]
 800325e:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8003262:	60fb      	str	r3, [r7, #12]
  htim->Instance->SMCR = tmpsmcr;
 8003264:	687b      	ldr	r3, [r7, #4]
 8003266:	681b      	ldr	r3, [r3, #0]
 8003268:	68fa      	ldr	r2, [r7, #12]
 800326a:	609a      	str	r2, [r3, #8]
  
  switch (sClockSourceConfig->ClockSource)
 800326c:	683b      	ldr	r3, [r7, #0]
 800326e:	681b      	ldr	r3, [r3, #0]
 8003270:	2b40      	cmp	r3, #64	; 0x40
 8003272:	d077      	beq.n	8003364 <HAL_TIM_ConfigClockSource+0x144>
 8003274:	2b40      	cmp	r3, #64	; 0x40
 8003276:	d80e      	bhi.n	8003296 <HAL_TIM_ConfigClockSource+0x76>
 8003278:	2b10      	cmp	r3, #16
 800327a:	f000 808a 	beq.w	8003392 <HAL_TIM_ConfigClockSource+0x172>
 800327e:	2b10      	cmp	r3, #16
 8003280:	d802      	bhi.n	8003288 <HAL_TIM_ConfigClockSource+0x68>
 8003282:	2b00      	cmp	r3, #0
 8003284:	d07e      	beq.n	8003384 <HAL_TIM_ConfigClockSource+0x164>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_ITR3);
    }
    break;
    
    default:
    break;    
 8003286:	e099      	b.n	80033bc <HAL_TIM_ConfigClockSource+0x19c>
  switch (sClockSourceConfig->ClockSource)
 8003288:	2b20      	cmp	r3, #32
 800328a:	f000 8089 	beq.w	80033a0 <HAL_TIM_ConfigClockSource+0x180>
 800328e:	2b30      	cmp	r3, #48	; 0x30
 8003290:	f000 808d 	beq.w	80033ae <HAL_TIM_ConfigClockSource+0x18e>
    break;    
 8003294:	e092      	b.n	80033bc <HAL_TIM_ConfigClockSource+0x19c>
  switch (sClockSourceConfig->ClockSource)
 8003296:	2b70      	cmp	r3, #112	; 0x70
 8003298:	d016      	beq.n	80032c8 <HAL_TIM_ConfigClockSource+0xa8>
 800329a:	2b70      	cmp	r3, #112	; 0x70
 800329c:	d804      	bhi.n	80032a8 <HAL_TIM_ConfigClockSource+0x88>
 800329e:	2b50      	cmp	r3, #80	; 0x50
 80032a0:	d040      	beq.n	8003324 <HAL_TIM_ConfigClockSource+0x104>
 80032a2:	2b60      	cmp	r3, #96	; 0x60
 80032a4:	d04e      	beq.n	8003344 <HAL_TIM_ConfigClockSource+0x124>
    break;    
 80032a6:	e089      	b.n	80033bc <HAL_TIM_ConfigClockSource+0x19c>
  switch (sClockSourceConfig->ClockSource)
 80032a8:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80032ac:	d003      	beq.n	80032b6 <HAL_TIM_ConfigClockSource+0x96>
 80032ae:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80032b2:	d024      	beq.n	80032fe <HAL_TIM_ConfigClockSource+0xde>
    break;    
 80032b4:	e082      	b.n	80033bc <HAL_TIM_ConfigClockSource+0x19c>
      htim->Instance->SMCR &= ~TIM_SMCR_SMS;
 80032b6:	687b      	ldr	r3, [r7, #4]
 80032b8:	681b      	ldr	r3, [r3, #0]
 80032ba:	687a      	ldr	r2, [r7, #4]
 80032bc:	6812      	ldr	r2, [r2, #0]
 80032be:	6892      	ldr	r2, [r2, #8]
 80032c0:	f022 0207 	bic.w	r2, r2, #7
 80032c4:	609a      	str	r2, [r3, #8]
    break;
 80032c6:	e079      	b.n	80033bc <HAL_TIM_ConfigClockSource+0x19c>
      TIM_ETR_SetConfig(htim->Instance, 
 80032c8:	687b      	ldr	r3, [r7, #4]
 80032ca:	6818      	ldr	r0, [r3, #0]
 80032cc:	683b      	ldr	r3, [r7, #0]
 80032ce:	6899      	ldr	r1, [r3, #8]
 80032d0:	683b      	ldr	r3, [r7, #0]
 80032d2:	685a      	ldr	r2, [r3, #4]
 80032d4:	683b      	ldr	r3, [r7, #0]
 80032d6:	68db      	ldr	r3, [r3, #12]
 80032d8:	f000 fbbf 	bl	8003a5a <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 80032dc:	687b      	ldr	r3, [r7, #4]
 80032de:	681b      	ldr	r3, [r3, #0]
 80032e0:	689b      	ldr	r3, [r3, #8]
 80032e2:	60fb      	str	r3, [r7, #12]
      tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 80032e4:	68fb      	ldr	r3, [r7, #12]
 80032e6:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 80032ea:	60fb      	str	r3, [r7, #12]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 80032ec:	68fb      	ldr	r3, [r7, #12]
 80032ee:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 80032f2:	60fb      	str	r3, [r7, #12]
      htim->Instance->SMCR = tmpsmcr;
 80032f4:	687b      	ldr	r3, [r7, #4]
 80032f6:	681b      	ldr	r3, [r3, #0]
 80032f8:	68fa      	ldr	r2, [r7, #12]
 80032fa:	609a      	str	r2, [r3, #8]
    break;
 80032fc:	e05e      	b.n	80033bc <HAL_TIM_ConfigClockSource+0x19c>
      TIM_ETR_SetConfig(htim->Instance, 
 80032fe:	687b      	ldr	r3, [r7, #4]
 8003300:	6818      	ldr	r0, [r3, #0]
 8003302:	683b      	ldr	r3, [r7, #0]
 8003304:	6899      	ldr	r1, [r3, #8]
 8003306:	683b      	ldr	r3, [r7, #0]
 8003308:	685a      	ldr	r2, [r3, #4]
 800330a:	683b      	ldr	r3, [r7, #0]
 800330c:	68db      	ldr	r3, [r3, #12]
 800330e:	f000 fba4 	bl	8003a5a <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8003312:	687b      	ldr	r3, [r7, #4]
 8003314:	681b      	ldr	r3, [r3, #0]
 8003316:	687a      	ldr	r2, [r7, #4]
 8003318:	6812      	ldr	r2, [r2, #0]
 800331a:	6892      	ldr	r2, [r2, #8]
 800331c:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8003320:	609a      	str	r2, [r3, #8]
    break;
 8003322:	e04b      	b.n	80033bc <HAL_TIM_ConfigClockSource+0x19c>
      TIM_TI1_ConfigInputStage(htim->Instance, 
 8003324:	687b      	ldr	r3, [r7, #4]
 8003326:	6818      	ldr	r0, [r3, #0]
 8003328:	683b      	ldr	r3, [r7, #0]
 800332a:	6859      	ldr	r1, [r3, #4]
 800332c:	683b      	ldr	r3, [r7, #0]
 800332e:	68db      	ldr	r3, [r3, #12]
 8003330:	461a      	mov	r2, r3
 8003332:	f000 fb0b 	bl	800394c <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8003336:	687b      	ldr	r3, [r7, #4]
 8003338:	681b      	ldr	r3, [r3, #0]
 800333a:	2150      	movs	r1, #80	; 0x50
 800333c:	4618      	mov	r0, r3
 800333e:	f000 fb6c 	bl	8003a1a <TIM_ITRx_SetConfig>
    break;
 8003342:	e03b      	b.n	80033bc <HAL_TIM_ConfigClockSource+0x19c>
      TIM_TI2_ConfigInputStage(htim->Instance, 
 8003344:	687b      	ldr	r3, [r7, #4]
 8003346:	6818      	ldr	r0, [r3, #0]
 8003348:	683b      	ldr	r3, [r7, #0]
 800334a:	6859      	ldr	r1, [r3, #4]
 800334c:	683b      	ldr	r3, [r7, #0]
 800334e:	68db      	ldr	r3, [r3, #12]
 8003350:	461a      	mov	r2, r3
 8003352:	f000 fb2e 	bl	80039b2 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8003356:	687b      	ldr	r3, [r7, #4]
 8003358:	681b      	ldr	r3, [r3, #0]
 800335a:	2160      	movs	r1, #96	; 0x60
 800335c:	4618      	mov	r0, r3
 800335e:	f000 fb5c 	bl	8003a1a <TIM_ITRx_SetConfig>
    break;
 8003362:	e02b      	b.n	80033bc <HAL_TIM_ConfigClockSource+0x19c>
      TIM_TI1_ConfigInputStage(htim->Instance, 
 8003364:	687b      	ldr	r3, [r7, #4]
 8003366:	6818      	ldr	r0, [r3, #0]
 8003368:	683b      	ldr	r3, [r7, #0]
 800336a:	6859      	ldr	r1, [r3, #4]
 800336c:	683b      	ldr	r3, [r7, #0]
 800336e:	68db      	ldr	r3, [r3, #12]
 8003370:	461a      	mov	r2, r3
 8003372:	f000 faeb 	bl	800394c <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8003376:	687b      	ldr	r3, [r7, #4]
 8003378:	681b      	ldr	r3, [r3, #0]
 800337a:	2140      	movs	r1, #64	; 0x40
 800337c:	4618      	mov	r0, r3
 800337e:	f000 fb4c 	bl	8003a1a <TIM_ITRx_SetConfig>
    break;
 8003382:	e01b      	b.n	80033bc <HAL_TIM_ConfigClockSource+0x19c>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_ITR0);
 8003384:	687b      	ldr	r3, [r7, #4]
 8003386:	681b      	ldr	r3, [r3, #0]
 8003388:	2100      	movs	r1, #0
 800338a:	4618      	mov	r0, r3
 800338c:	f000 fb45 	bl	8003a1a <TIM_ITRx_SetConfig>
    break;
 8003390:	e014      	b.n	80033bc <HAL_TIM_ConfigClockSource+0x19c>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_ITR1);
 8003392:	687b      	ldr	r3, [r7, #4]
 8003394:	681b      	ldr	r3, [r3, #0]
 8003396:	2110      	movs	r1, #16
 8003398:	4618      	mov	r0, r3
 800339a:	f000 fb3e 	bl	8003a1a <TIM_ITRx_SetConfig>
    break;
 800339e:	e00d      	b.n	80033bc <HAL_TIM_ConfigClockSource+0x19c>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_ITR2);
 80033a0:	687b      	ldr	r3, [r7, #4]
 80033a2:	681b      	ldr	r3, [r3, #0]
 80033a4:	2120      	movs	r1, #32
 80033a6:	4618      	mov	r0, r3
 80033a8:	f000 fb37 	bl	8003a1a <TIM_ITRx_SetConfig>
    break;
 80033ac:	e006      	b.n	80033bc <HAL_TIM_ConfigClockSource+0x19c>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_ITR3);
 80033ae:	687b      	ldr	r3, [r7, #4]
 80033b0:	681b      	ldr	r3, [r3, #0]
 80033b2:	2130      	movs	r1, #48	; 0x30
 80033b4:	4618      	mov	r0, r3
 80033b6:	f000 fb30 	bl	8003a1a <TIM_ITRx_SetConfig>
    break;
 80033ba:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 80033bc:	687b      	ldr	r3, [r7, #4]
 80033be:	2201      	movs	r2, #1
 80033c0:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  
  __HAL_UNLOCK(htim);
 80033c4:	687b      	ldr	r3, [r7, #4]
 80033c6:	2200      	movs	r2, #0
 80033c8:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  
  return HAL_OK;
 80033cc:	2300      	movs	r3, #0
}
 80033ce:	4618      	mov	r0, r3
 80033d0:	3710      	adds	r7, #16
 80033d2:	46bd      	mov	sp, r7
 80033d4:	bd80      	pop	{r7, pc}

080033d6 <HAL_TIM_OC_DelayElapsedCallback>:
  * @param  htim pointer to a TIM_HandleTypeDef structure that contains
  *                the configuration information for TIM module.
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 80033d6:	b480      	push	{r7}
 80033d8:	b083      	sub	sp, #12
 80033da:	af00      	add	r7, sp, #0
 80033dc:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(htim);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the __HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 80033de:	bf00      	nop
 80033e0:	370c      	adds	r7, #12
 80033e2:	46bd      	mov	sp, r7
 80033e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033e8:	4770      	bx	lr

080033ea <HAL_TIM_IC_CaptureCallback>:
  * @param  htim pointer to a TIM_HandleTypeDef structure that contains
  *                the configuration information for TIM module.
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 80033ea:	b480      	push	{r7}
 80033ec:	b083      	sub	sp, #12
 80033ee:	af00      	add	r7, sp, #0
 80033f0:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(htim);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the __HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 80033f2:	bf00      	nop
 80033f4:	370c      	adds	r7, #12
 80033f6:	46bd      	mov	sp, r7
 80033f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033fc:	4770      	bx	lr

080033fe <HAL_TIM_PWM_PulseFinishedCallback>:
  * @param  htim pointer to a TIM_HandleTypeDef structure that contains
  *                the configuration information for TIM module.
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 80033fe:	b480      	push	{r7}
 8003400:	b083      	sub	sp, #12
 8003402:	af00      	add	r7, sp, #0
 8003404:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(htim);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the __HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8003406:	bf00      	nop
 8003408:	370c      	adds	r7, #12
 800340a:	46bd      	mov	sp, r7
 800340c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003410:	4770      	bx	lr

08003412 <HAL_TIM_TriggerCallback>:
  * @param  htim pointer to a TIM_HandleTypeDef structure that contains
  *                the configuration information for TIM module.
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8003412:	b480      	push	{r7}
 8003414:	b083      	sub	sp, #12
 8003416:	af00      	add	r7, sp, #0
 8003418:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(htim);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800341a:	bf00      	nop
 800341c:	370c      	adds	r7, #12
 800341e:	46bd      	mov	sp, r7
 8003420:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003424:	4770      	bx	lr
	...

08003428 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure pointer on TIM Time Base required parameters  
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8003428:	b480      	push	{r7}
 800342a:	b085      	sub	sp, #20
 800342c:	af00      	add	r7, sp, #0
 800342e:	6078      	str	r0, [r7, #4]
 8003430:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1 = 0U;
 8003432:	2300      	movs	r3, #0
 8003434:	60fb      	str	r3, [r7, #12]
  tmpcr1 = TIMx->CR1;
 8003436:	687b      	ldr	r3, [r7, #4]
 8003438:	681b      	ldr	r3, [r3, #0]
 800343a:	60fb      	str	r3, [r7, #12]
  
  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if(IS_TIM_CC3_INSTANCE(TIMx) != RESET)   
 800343c:	687b      	ldr	r3, [r7, #4]
 800343e:	4a44      	ldr	r2, [pc, #272]	; (8003550 <TIM_Base_SetConfig+0x128>)
 8003440:	4293      	cmp	r3, r2
 8003442:	d013      	beq.n	800346c <TIM_Base_SetConfig+0x44>
 8003444:	687b      	ldr	r3, [r7, #4]
 8003446:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800344a:	d00f      	beq.n	800346c <TIM_Base_SetConfig+0x44>
 800344c:	687b      	ldr	r3, [r7, #4]
 800344e:	4a41      	ldr	r2, [pc, #260]	; (8003554 <TIM_Base_SetConfig+0x12c>)
 8003450:	4293      	cmp	r3, r2
 8003452:	d00b      	beq.n	800346c <TIM_Base_SetConfig+0x44>
 8003454:	687b      	ldr	r3, [r7, #4]
 8003456:	4a40      	ldr	r2, [pc, #256]	; (8003558 <TIM_Base_SetConfig+0x130>)
 8003458:	4293      	cmp	r3, r2
 800345a:	d007      	beq.n	800346c <TIM_Base_SetConfig+0x44>
 800345c:	687b      	ldr	r3, [r7, #4]
 800345e:	4a3f      	ldr	r2, [pc, #252]	; (800355c <TIM_Base_SetConfig+0x134>)
 8003460:	4293      	cmp	r3, r2
 8003462:	d003      	beq.n	800346c <TIM_Base_SetConfig+0x44>
 8003464:	687b      	ldr	r3, [r7, #4]
 8003466:	4a3e      	ldr	r2, [pc, #248]	; (8003560 <TIM_Base_SetConfig+0x138>)
 8003468:	4293      	cmp	r3, r2
 800346a:	d101      	bne.n	8003470 <TIM_Base_SetConfig+0x48>
 800346c:	2301      	movs	r3, #1
 800346e:	e000      	b.n	8003472 <TIM_Base_SetConfig+0x4a>
 8003470:	2300      	movs	r3, #0
 8003472:	2b00      	cmp	r3, #0
 8003474:	d008      	beq.n	8003488 <TIM_Base_SetConfig+0x60>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8003476:	68fb      	ldr	r3, [r7, #12]
 8003478:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800347c:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800347e:	683b      	ldr	r3, [r7, #0]
 8003480:	685b      	ldr	r3, [r3, #4]
 8003482:	68fa      	ldr	r2, [r7, #12]
 8003484:	4313      	orrs	r3, r2
 8003486:	60fb      	str	r3, [r7, #12]
  }
 
  if(IS_TIM_CC1_INSTANCE(TIMx) != RESET)  
 8003488:	687b      	ldr	r3, [r7, #4]
 800348a:	4a31      	ldr	r2, [pc, #196]	; (8003550 <TIM_Base_SetConfig+0x128>)
 800348c:	4293      	cmp	r3, r2
 800348e:	d02b      	beq.n	80034e8 <TIM_Base_SetConfig+0xc0>
 8003490:	687b      	ldr	r3, [r7, #4]
 8003492:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003496:	d027      	beq.n	80034e8 <TIM_Base_SetConfig+0xc0>
 8003498:	687b      	ldr	r3, [r7, #4]
 800349a:	4a2e      	ldr	r2, [pc, #184]	; (8003554 <TIM_Base_SetConfig+0x12c>)
 800349c:	4293      	cmp	r3, r2
 800349e:	d023      	beq.n	80034e8 <TIM_Base_SetConfig+0xc0>
 80034a0:	687b      	ldr	r3, [r7, #4]
 80034a2:	4a2d      	ldr	r2, [pc, #180]	; (8003558 <TIM_Base_SetConfig+0x130>)
 80034a4:	4293      	cmp	r3, r2
 80034a6:	d01f      	beq.n	80034e8 <TIM_Base_SetConfig+0xc0>
 80034a8:	687b      	ldr	r3, [r7, #4]
 80034aa:	4a2c      	ldr	r2, [pc, #176]	; (800355c <TIM_Base_SetConfig+0x134>)
 80034ac:	4293      	cmp	r3, r2
 80034ae:	d01b      	beq.n	80034e8 <TIM_Base_SetConfig+0xc0>
 80034b0:	687b      	ldr	r3, [r7, #4]
 80034b2:	4a2b      	ldr	r2, [pc, #172]	; (8003560 <TIM_Base_SetConfig+0x138>)
 80034b4:	4293      	cmp	r3, r2
 80034b6:	d017      	beq.n	80034e8 <TIM_Base_SetConfig+0xc0>
 80034b8:	687b      	ldr	r3, [r7, #4]
 80034ba:	4a2a      	ldr	r2, [pc, #168]	; (8003564 <TIM_Base_SetConfig+0x13c>)
 80034bc:	4293      	cmp	r3, r2
 80034be:	d013      	beq.n	80034e8 <TIM_Base_SetConfig+0xc0>
 80034c0:	687b      	ldr	r3, [r7, #4]
 80034c2:	4a29      	ldr	r2, [pc, #164]	; (8003568 <TIM_Base_SetConfig+0x140>)
 80034c4:	4293      	cmp	r3, r2
 80034c6:	d00f      	beq.n	80034e8 <TIM_Base_SetConfig+0xc0>
 80034c8:	687b      	ldr	r3, [r7, #4]
 80034ca:	4a28      	ldr	r2, [pc, #160]	; (800356c <TIM_Base_SetConfig+0x144>)
 80034cc:	4293      	cmp	r3, r2
 80034ce:	d00b      	beq.n	80034e8 <TIM_Base_SetConfig+0xc0>
 80034d0:	687b      	ldr	r3, [r7, #4]
 80034d2:	4a27      	ldr	r2, [pc, #156]	; (8003570 <TIM_Base_SetConfig+0x148>)
 80034d4:	4293      	cmp	r3, r2
 80034d6:	d007      	beq.n	80034e8 <TIM_Base_SetConfig+0xc0>
 80034d8:	687b      	ldr	r3, [r7, #4]
 80034da:	4a26      	ldr	r2, [pc, #152]	; (8003574 <TIM_Base_SetConfig+0x14c>)
 80034dc:	4293      	cmp	r3, r2
 80034de:	d003      	beq.n	80034e8 <TIM_Base_SetConfig+0xc0>
 80034e0:	687b      	ldr	r3, [r7, #4]
 80034e2:	4a25      	ldr	r2, [pc, #148]	; (8003578 <TIM_Base_SetConfig+0x150>)
 80034e4:	4293      	cmp	r3, r2
 80034e6:	d101      	bne.n	80034ec <TIM_Base_SetConfig+0xc4>
 80034e8:	2301      	movs	r3, #1
 80034ea:	e000      	b.n	80034ee <TIM_Base_SetConfig+0xc6>
 80034ec:	2300      	movs	r3, #0
 80034ee:	2b00      	cmp	r3, #0
 80034f0:	d008      	beq.n	8003504 <TIM_Base_SetConfig+0xdc>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80034f2:	68fb      	ldr	r3, [r7, #12]
 80034f4:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80034f8:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80034fa:	683b      	ldr	r3, [r7, #0]
 80034fc:	68db      	ldr	r3, [r3, #12]
 80034fe:	68fa      	ldr	r2, [r7, #12]
 8003500:	4313      	orrs	r3, r2
 8003502:	60fb      	str	r3, [r7, #12]
  }

  TIMx->CR1 = tmpcr1;
 8003504:	687b      	ldr	r3, [r7, #4]
 8003506:	68fa      	ldr	r2, [r7, #12]
 8003508:	601a      	str	r2, [r3, #0]

  /* Set the Auto-reload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800350a:	683b      	ldr	r3, [r7, #0]
 800350c:	689a      	ldr	r2, [r3, #8]
 800350e:	687b      	ldr	r3, [r7, #4]
 8003510:	62da      	str	r2, [r3, #44]	; 0x2c
 
  /* Set the Prescaler value */
  TIMx->PSC = (uint32_t)Structure->Prescaler;
 8003512:	683b      	ldr	r3, [r7, #0]
 8003514:	681a      	ldr	r2, [r3, #0]
 8003516:	687b      	ldr	r3, [r7, #4]
 8003518:	629a      	str	r2, [r3, #40]	; 0x28
    
  if(IS_TIM_ADVANCED_INSTANCE(TIMx) != RESET)  
 800351a:	687b      	ldr	r3, [r7, #4]
 800351c:	4a0c      	ldr	r2, [pc, #48]	; (8003550 <TIM_Base_SetConfig+0x128>)
 800351e:	4293      	cmp	r3, r2
 8003520:	d003      	beq.n	800352a <TIM_Base_SetConfig+0x102>
 8003522:	687b      	ldr	r3, [r7, #4]
 8003524:	4a0e      	ldr	r2, [pc, #56]	; (8003560 <TIM_Base_SetConfig+0x138>)
 8003526:	4293      	cmp	r3, r2
 8003528:	d101      	bne.n	800352e <TIM_Base_SetConfig+0x106>
 800352a:	2301      	movs	r3, #1
 800352c:	e000      	b.n	8003530 <TIM_Base_SetConfig+0x108>
 800352e:	2300      	movs	r3, #0
 8003530:	2b00      	cmp	r3, #0
 8003532:	d003      	beq.n	800353c <TIM_Base_SetConfig+0x114>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8003534:	683b      	ldr	r3, [r7, #0]
 8003536:	691a      	ldr	r2, [r3, #16]
 8003538:	687b      	ldr	r3, [r7, #4]
 800353a:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler 
     and the repetition counter(only for TIM1 and TIM8) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800353c:	687b      	ldr	r3, [r7, #4]
 800353e:	2201      	movs	r2, #1
 8003540:	615a      	str	r2, [r3, #20]
}
 8003542:	bf00      	nop
 8003544:	3714      	adds	r7, #20
 8003546:	46bd      	mov	sp, r7
 8003548:	f85d 7b04 	ldr.w	r7, [sp], #4
 800354c:	4770      	bx	lr
 800354e:	bf00      	nop
 8003550:	40010000 	.word	0x40010000
 8003554:	40000400 	.word	0x40000400
 8003558:	40000800 	.word	0x40000800
 800355c:	40000c00 	.word	0x40000c00
 8003560:	40010400 	.word	0x40010400
 8003564:	40014000 	.word	0x40014000
 8003568:	40014400 	.word	0x40014400
 800356c:	40014800 	.word	0x40014800
 8003570:	40001800 	.word	0x40001800
 8003574:	40001c00 	.word	0x40001c00
 8003578:	40002000 	.word	0x40002000

0800357c <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800357c:	b480      	push	{r7}
 800357e:	b087      	sub	sp, #28
 8003580:	af00      	add	r7, sp, #0
 8003582:	6078      	str	r0, [r7, #4]
 8003584:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx = 0U;
 8003586:	2300      	movs	r3, #0
 8003588:	60fb      	str	r3, [r7, #12]
  uint32_t tmpccer = 0U;
 800358a:	2300      	movs	r3, #0
 800358c:	617b      	str	r3, [r7, #20]
  uint32_t tmpcr2 = 0U;
 800358e:	2300      	movs	r3, #0
 8003590:	613b      	str	r3, [r7, #16]
   
  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8003592:	687b      	ldr	r3, [r7, #4]
 8003594:	6a1b      	ldr	r3, [r3, #32]
 8003596:	f023 0210 	bic.w	r2, r3, #16
 800359a:	687b      	ldr	r3, [r7, #4]
 800359c:	621a      	str	r2, [r3, #32]
  
  /* Get the TIMx CCER register value */  
  tmpccer = TIMx->CCER;
 800359e:	687b      	ldr	r3, [r7, #4]
 80035a0:	6a1b      	ldr	r3, [r3, #32]
 80035a2:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 = TIMx->CR2;
 80035a4:	687b      	ldr	r3, [r7, #4]
 80035a6:	685b      	ldr	r3, [r3, #4]
 80035a8:	613b      	str	r3, [r7, #16]
  
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80035aa:	687b      	ldr	r3, [r7, #4]
 80035ac:	699b      	ldr	r3, [r3, #24]
 80035ae:	60fb      	str	r3, [r7, #12]
    
  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 80035b0:	68fb      	ldr	r3, [r7, #12]
 80035b2:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80035b6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 80035b8:	68fb      	ldr	r3, [r7, #12]
 80035ba:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80035be:	60fb      	str	r3, [r7, #12]
  
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80035c0:	683b      	ldr	r3, [r7, #0]
 80035c2:	681b      	ldr	r3, [r3, #0]
 80035c4:	021b      	lsls	r3, r3, #8
 80035c6:	68fa      	ldr	r2, [r7, #12]
 80035c8:	4313      	orrs	r3, r2
 80035ca:	60fb      	str	r3, [r7, #12]
  
  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 80035cc:	697b      	ldr	r3, [r7, #20]
 80035ce:	f023 0320 	bic.w	r3, r3, #32
 80035d2:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 80035d4:	683b      	ldr	r3, [r7, #0]
 80035d6:	689b      	ldr	r3, [r3, #8]
 80035d8:	011b      	lsls	r3, r3, #4
 80035da:	697a      	ldr	r2, [r7, #20]
 80035dc:	4313      	orrs	r3, r2
 80035de:	617b      	str	r3, [r7, #20]
    
  if(IS_TIM_ADVANCED_INSTANCE(TIMx) != RESET)
 80035e0:	687b      	ldr	r3, [r7, #4]
 80035e2:	4a20      	ldr	r2, [pc, #128]	; (8003664 <TIM_OC2_SetConfig+0xe8>)
 80035e4:	4293      	cmp	r3, r2
 80035e6:	d003      	beq.n	80035f0 <TIM_OC2_SetConfig+0x74>
 80035e8:	687b      	ldr	r3, [r7, #4]
 80035ea:	4a1f      	ldr	r2, [pc, #124]	; (8003668 <TIM_OC2_SetConfig+0xec>)
 80035ec:	4293      	cmp	r3, r2
 80035ee:	d101      	bne.n	80035f4 <TIM_OC2_SetConfig+0x78>
 80035f0:	2301      	movs	r3, #1
 80035f2:	e000      	b.n	80035f6 <TIM_OC2_SetConfig+0x7a>
 80035f4:	2300      	movs	r3, #0
 80035f6:	2b00      	cmp	r3, #0
 80035f8:	d021      	beq.n	800363e <TIM_OC2_SetConfig+0xc2>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));
    
    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 80035fa:	697b      	ldr	r3, [r7, #20]
 80035fc:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8003600:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8003602:	683b      	ldr	r3, [r7, #0]
 8003604:	68db      	ldr	r3, [r3, #12]
 8003606:	011b      	lsls	r3, r3, #4
 8003608:	697a      	ldr	r2, [r7, #20]
 800360a:	4313      	orrs	r3, r2
 800360c:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 800360e:	697b      	ldr	r3, [r7, #20]
 8003610:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8003614:	617b      	str	r3, [r7, #20]
    
    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8003616:	693b      	ldr	r3, [r7, #16]
 8003618:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 800361c:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 800361e:	693b      	ldr	r3, [r7, #16]
 8003620:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8003624:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8003626:	683b      	ldr	r3, [r7, #0]
 8003628:	695b      	ldr	r3, [r3, #20]
 800362a:	009b      	lsls	r3, r3, #2
 800362c:	693a      	ldr	r2, [r7, #16]
 800362e:	4313      	orrs	r3, r2
 8003630:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8003632:	683b      	ldr	r3, [r7, #0]
 8003634:	699b      	ldr	r3, [r3, #24]
 8003636:	009b      	lsls	r3, r3, #2
 8003638:	693a      	ldr	r2, [r7, #16]
 800363a:	4313      	orrs	r3, r2
 800363c:	613b      	str	r3, [r7, #16]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800363e:	687b      	ldr	r3, [r7, #4]
 8003640:	693a      	ldr	r2, [r7, #16]
 8003642:	605a      	str	r2, [r3, #4]
  
  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8003644:	687b      	ldr	r3, [r7, #4]
 8003646:	68fa      	ldr	r2, [r7, #12]
 8003648:	619a      	str	r2, [r3, #24]
  
  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 800364a:	683b      	ldr	r3, [r7, #0]
 800364c:	685a      	ldr	r2, [r3, #4]
 800364e:	687b      	ldr	r3, [r7, #4]
 8003650:	639a      	str	r2, [r3, #56]	; 0x38
  
  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003652:	687b      	ldr	r3, [r7, #4]
 8003654:	697a      	ldr	r2, [r7, #20]
 8003656:	621a      	str	r2, [r3, #32]
}
 8003658:	bf00      	nop
 800365a:	371c      	adds	r7, #28
 800365c:	46bd      	mov	sp, r7
 800365e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003662:	4770      	bx	lr
 8003664:	40010000 	.word	0x40010000
 8003668:	40010400 	.word	0x40010400

0800366c <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_Disable. 
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef* TIMx, uint32_t Channel, uint32_t ChannelState)
{
 800366c:	b480      	push	{r7}
 800366e:	b087      	sub	sp, #28
 8003670:	af00      	add	r7, sp, #0
 8003672:	60f8      	str	r0, [r7, #12]
 8003674:	60b9      	str	r1, [r7, #8]
 8003676:	607a      	str	r2, [r7, #4]
  uint32_t tmp = 0U;
 8003678:	2300      	movs	r3, #0
 800367a:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx)); 
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << Channel;
 800367c:	2201      	movs	r2, #1
 800367e:	68bb      	ldr	r3, [r7, #8]
 8003680:	fa02 f303 	lsl.w	r3, r2, r3
 8003684:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8003686:	68fb      	ldr	r3, [r7, #12]
 8003688:	6a1a      	ldr	r2, [r3, #32]
 800368a:	697b      	ldr	r3, [r7, #20]
 800368c:	43db      	mvns	r3, r3
 800368e:	401a      	ands	r2, r3
 8003690:	68fb      	ldr	r3, [r7, #12]
 8003692:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */ 
  TIMx->CCER |= (uint32_t)(ChannelState << Channel);
 8003694:	68fb      	ldr	r3, [r7, #12]
 8003696:	6a1a      	ldr	r2, [r3, #32]
 8003698:	6879      	ldr	r1, [r7, #4]
 800369a:	68bb      	ldr	r3, [r7, #8]
 800369c:	fa01 f303 	lsl.w	r3, r1, r3
 80036a0:	431a      	orrs	r2, r3
 80036a2:	68fb      	ldr	r3, [r7, #12]
 80036a4:	621a      	str	r2, [r3, #32]
}
 80036a6:	bf00      	nop
 80036a8:	371c      	adds	r7, #28
 80036aa:	46bd      	mov	sp, r7
 80036ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036b0:	4770      	bx	lr
	...

080036b4 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80036b4:	b480      	push	{r7}
 80036b6:	b087      	sub	sp, #28
 80036b8:	af00      	add	r7, sp, #0
 80036ba:	6078      	str	r0, [r7, #4]
 80036bc:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx = 0U;
 80036be:	2300      	movs	r3, #0
 80036c0:	60fb      	str	r3, [r7, #12]
  uint32_t tmpccer = 0U;
 80036c2:	2300      	movs	r3, #0
 80036c4:	617b      	str	r3, [r7, #20]
  uint32_t tmpcr2 = 0U;  
 80036c6:	2300      	movs	r3, #0
 80036c8:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80036ca:	687b      	ldr	r3, [r7, #4]
 80036cc:	6a1b      	ldr	r3, [r3, #32]
 80036ce:	f023 0201 	bic.w	r2, r3, #1
 80036d2:	687b      	ldr	r3, [r7, #4]
 80036d4:	621a      	str	r2, [r3, #32]
  
  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80036d6:	687b      	ldr	r3, [r7, #4]
 80036d8:	6a1b      	ldr	r3, [r3, #32]
 80036da:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 = TIMx->CR2;
 80036dc:	687b      	ldr	r3, [r7, #4]
 80036de:	685b      	ldr	r3, [r3, #4]
 80036e0:	613b      	str	r3, [r7, #16]
  
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80036e2:	687b      	ldr	r3, [r7, #4]
 80036e4:	699b      	ldr	r3, [r3, #24]
 80036e6:	60fb      	str	r3, [r7, #12]
    
  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 80036e8:	68fb      	ldr	r3, [r7, #12]
 80036ea:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80036ee:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 80036f0:	68fb      	ldr	r3, [r7, #12]
 80036f2:	f023 0303 	bic.w	r3, r3, #3
 80036f6:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80036f8:	683b      	ldr	r3, [r7, #0]
 80036fa:	681b      	ldr	r3, [r3, #0]
 80036fc:	68fa      	ldr	r2, [r7, #12]
 80036fe:	4313      	orrs	r3, r2
 8003700:	60fb      	str	r3, [r7, #12]
  
  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8003702:	697b      	ldr	r3, [r7, #20]
 8003704:	f023 0302 	bic.w	r3, r3, #2
 8003708:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 800370a:	683b      	ldr	r3, [r7, #0]
 800370c:	689b      	ldr	r3, [r3, #8]
 800370e:	697a      	ldr	r2, [r7, #20]
 8003710:	4313      	orrs	r3, r2
 8003712:	617b      	str	r3, [r7, #20]

    
  if(IS_TIM_ADVANCED_INSTANCE(TIMx) != RESET)
 8003714:	687b      	ldr	r3, [r7, #4]
 8003716:	4a1f      	ldr	r2, [pc, #124]	; (8003794 <TIM_OC1_SetConfig+0xe0>)
 8003718:	4293      	cmp	r3, r2
 800371a:	d003      	beq.n	8003724 <TIM_OC1_SetConfig+0x70>
 800371c:	687b      	ldr	r3, [r7, #4]
 800371e:	4a1e      	ldr	r2, [pc, #120]	; (8003798 <TIM_OC1_SetConfig+0xe4>)
 8003720:	4293      	cmp	r3, r2
 8003722:	d101      	bne.n	8003728 <TIM_OC1_SetConfig+0x74>
 8003724:	2301      	movs	r3, #1
 8003726:	e000      	b.n	800372a <TIM_OC1_SetConfig+0x76>
 8003728:	2300      	movs	r3, #0
 800372a:	2b00      	cmp	r3, #0
 800372c:	d01e      	beq.n	800376c <TIM_OC1_SetConfig+0xb8>
  {   
    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 800372e:	697b      	ldr	r3, [r7, #20]
 8003730:	f023 0308 	bic.w	r3, r3, #8
 8003734:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8003736:	683b      	ldr	r3, [r7, #0]
 8003738:	68db      	ldr	r3, [r3, #12]
 800373a:	697a      	ldr	r2, [r7, #20]
 800373c:	4313      	orrs	r3, r2
 800373e:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8003740:	697b      	ldr	r3, [r7, #20]
 8003742:	f023 0304 	bic.w	r3, r3, #4
 8003746:	617b      	str	r3, [r7, #20]
    
    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8003748:	693b      	ldr	r3, [r7, #16]
 800374a:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800374e:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8003750:	693b      	ldr	r3, [r7, #16]
 8003752:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8003756:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8003758:	683b      	ldr	r3, [r7, #0]
 800375a:	695b      	ldr	r3, [r3, #20]
 800375c:	693a      	ldr	r2, [r7, #16]
 800375e:	4313      	orrs	r3, r2
 8003760:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8003762:	683b      	ldr	r3, [r7, #0]
 8003764:	699b      	ldr	r3, [r3, #24]
 8003766:	693a      	ldr	r2, [r7, #16]
 8003768:	4313      	orrs	r3, r2
 800376a:	613b      	str	r3, [r7, #16]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800376c:	687b      	ldr	r3, [r7, #4]
 800376e:	693a      	ldr	r2, [r7, #16]
 8003770:	605a      	str	r2, [r3, #4]
  
  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8003772:	687b      	ldr	r3, [r7, #4]
 8003774:	68fa      	ldr	r2, [r7, #12]
 8003776:	619a      	str	r2, [r3, #24]
  
  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8003778:	683b      	ldr	r3, [r7, #0]
 800377a:	685a      	ldr	r2, [r3, #4]
 800377c:	687b      	ldr	r3, [r7, #4]
 800377e:	635a      	str	r2, [r3, #52]	; 0x34
  
  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;  
 8003780:	687b      	ldr	r3, [r7, #4]
 8003782:	697a      	ldr	r2, [r7, #20]
 8003784:	621a      	str	r2, [r3, #32]
} 
 8003786:	bf00      	nop
 8003788:	371c      	adds	r7, #28
 800378a:	46bd      	mov	sp, r7
 800378c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003790:	4770      	bx	lr
 8003792:	bf00      	nop
 8003794:	40010000 	.word	0x40010000
 8003798:	40010400 	.word	0x40010400

0800379c <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800379c:	b480      	push	{r7}
 800379e:	b087      	sub	sp, #28
 80037a0:	af00      	add	r7, sp, #0
 80037a2:	6078      	str	r0, [r7, #4]
 80037a4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx = 0U;
 80037a6:	2300      	movs	r3, #0
 80037a8:	60fb      	str	r3, [r7, #12]
  uint32_t tmpccer = 0U;
 80037aa:	2300      	movs	r3, #0
 80037ac:	617b      	str	r3, [r7, #20]
  uint32_t tmpcr2 = 0U;   
 80037ae:	2300      	movs	r3, #0
 80037b0:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 80037b2:	687b      	ldr	r3, [r7, #4]
 80037b4:	6a1b      	ldr	r3, [r3, #32]
 80037b6:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 80037ba:	687b      	ldr	r3, [r7, #4]
 80037bc:	621a      	str	r2, [r3, #32]
  
  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80037be:	687b      	ldr	r3, [r7, #4]
 80037c0:	6a1b      	ldr	r3, [r3, #32]
 80037c2:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 = TIMx->CR2;
 80037c4:	687b      	ldr	r3, [r7, #4]
 80037c6:	685b      	ldr	r3, [r3, #4]
 80037c8:	613b      	str	r3, [r7, #16]
  
  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80037ca:	687b      	ldr	r3, [r7, #4]
 80037cc:	69db      	ldr	r3, [r3, #28]
 80037ce:	60fb      	str	r3, [r7, #12]
    
  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 80037d0:	68fb      	ldr	r3, [r7, #12]
 80037d2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80037d6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;  
 80037d8:	68fb      	ldr	r3, [r7, #12]
 80037da:	f023 0303 	bic.w	r3, r3, #3
 80037de:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80037e0:	683b      	ldr	r3, [r7, #0]
 80037e2:	681b      	ldr	r3, [r3, #0]
 80037e4:	68fa      	ldr	r2, [r7, #12]
 80037e6:	4313      	orrs	r3, r2
 80037e8:	60fb      	str	r3, [r7, #12]
  
  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 80037ea:	697b      	ldr	r3, [r7, #20]
 80037ec:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 80037f0:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 80037f2:	683b      	ldr	r3, [r7, #0]
 80037f4:	689b      	ldr	r3, [r3, #8]
 80037f6:	021b      	lsls	r3, r3, #8
 80037f8:	697a      	ldr	r2, [r7, #20]
 80037fa:	4313      	orrs	r3, r2
 80037fc:	617b      	str	r3, [r7, #20]
    
  if(IS_TIM_ADVANCED_INSTANCE(TIMx) != RESET)
 80037fe:	687b      	ldr	r3, [r7, #4]
 8003800:	4a20      	ldr	r2, [pc, #128]	; (8003884 <TIM_OC3_SetConfig+0xe8>)
 8003802:	4293      	cmp	r3, r2
 8003804:	d003      	beq.n	800380e <TIM_OC3_SetConfig+0x72>
 8003806:	687b      	ldr	r3, [r7, #4]
 8003808:	4a1f      	ldr	r2, [pc, #124]	; (8003888 <TIM_OC3_SetConfig+0xec>)
 800380a:	4293      	cmp	r3, r2
 800380c:	d101      	bne.n	8003812 <TIM_OC3_SetConfig+0x76>
 800380e:	2301      	movs	r3, #1
 8003810:	e000      	b.n	8003814 <TIM_OC3_SetConfig+0x78>
 8003812:	2300      	movs	r3, #0
 8003814:	2b00      	cmp	r3, #0
 8003816:	d021      	beq.n	800385c <TIM_OC3_SetConfig+0xc0>
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));
    
    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8003818:	697b      	ldr	r3, [r7, #20]
 800381a:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 800381e:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8003820:	683b      	ldr	r3, [r7, #0]
 8003822:	68db      	ldr	r3, [r3, #12]
 8003824:	021b      	lsls	r3, r3, #8
 8003826:	697a      	ldr	r2, [r7, #20]
 8003828:	4313      	orrs	r3, r2
 800382a:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 800382c:	697b      	ldr	r3, [r7, #20]
 800382e:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8003832:	617b      	str	r3, [r7, #20]
    
    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8003834:	693b      	ldr	r3, [r7, #16]
 8003836:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800383a:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 800383c:	693b      	ldr	r3, [r7, #16]
 800383e:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8003842:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8003844:	683b      	ldr	r3, [r7, #0]
 8003846:	695b      	ldr	r3, [r3, #20]
 8003848:	011b      	lsls	r3, r3, #4
 800384a:	693a      	ldr	r2, [r7, #16]
 800384c:	4313      	orrs	r3, r2
 800384e:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8003850:	683b      	ldr	r3, [r7, #0]
 8003852:	699b      	ldr	r3, [r3, #24]
 8003854:	011b      	lsls	r3, r3, #4
 8003856:	693a      	ldr	r2, [r7, #16]
 8003858:	4313      	orrs	r3, r2
 800385a:	613b      	str	r3, [r7, #16]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800385c:	687b      	ldr	r3, [r7, #4]
 800385e:	693a      	ldr	r2, [r7, #16]
 8003860:	605a      	str	r2, [r3, #4]
  
  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8003862:	687b      	ldr	r3, [r7, #4]
 8003864:	68fa      	ldr	r2, [r7, #12]
 8003866:	61da      	str	r2, [r3, #28]
  
  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8003868:	683b      	ldr	r3, [r7, #0]
 800386a:	685a      	ldr	r2, [r3, #4]
 800386c:	687b      	ldr	r3, [r7, #4]
 800386e:	63da      	str	r2, [r3, #60]	; 0x3c
  
  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003870:	687b      	ldr	r3, [r7, #4]
 8003872:	697a      	ldr	r2, [r7, #20]
 8003874:	621a      	str	r2, [r3, #32]
}
 8003876:	bf00      	nop
 8003878:	371c      	adds	r7, #28
 800387a:	46bd      	mov	sp, r7
 800387c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003880:	4770      	bx	lr
 8003882:	bf00      	nop
 8003884:	40010000 	.word	0x40010000
 8003888:	40010400 	.word	0x40010400

0800388c <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800388c:	b480      	push	{r7}
 800388e:	b087      	sub	sp, #28
 8003890:	af00      	add	r7, sp, #0
 8003892:	6078      	str	r0, [r7, #4]
 8003894:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx = 0U;
 8003896:	2300      	movs	r3, #0
 8003898:	613b      	str	r3, [r7, #16]
  uint32_t tmpccer = 0U;
 800389a:	2300      	movs	r3, #0
 800389c:	60fb      	str	r3, [r7, #12]
  uint32_t tmpcr2 = 0U;
 800389e:	2300      	movs	r3, #0
 80038a0:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 80038a2:	687b      	ldr	r3, [r7, #4]
 80038a4:	6a1b      	ldr	r3, [r3, #32]
 80038a6:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 80038aa:	687b      	ldr	r3, [r7, #4]
 80038ac:	621a      	str	r2, [r3, #32]
  
  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80038ae:	687b      	ldr	r3, [r7, #4]
 80038b0:	6a1b      	ldr	r3, [r3, #32]
 80038b2:	60fb      	str	r3, [r7, #12]
  /* Get the TIMx CR2 register value */
  tmpcr2 = TIMx->CR2;
 80038b4:	687b      	ldr	r3, [r7, #4]
 80038b6:	685b      	ldr	r3, [r3, #4]
 80038b8:	617b      	str	r3, [r7, #20]
  
  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80038ba:	687b      	ldr	r3, [r7, #4]
 80038bc:	69db      	ldr	r3, [r3, #28]
 80038be:	613b      	str	r3, [r7, #16]
    
  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 80038c0:	693b      	ldr	r3, [r7, #16]
 80038c2:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80038c6:	613b      	str	r3, [r7, #16]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 80038c8:	693b      	ldr	r3, [r7, #16]
 80038ca:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80038ce:	613b      	str	r3, [r7, #16]
  
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80038d0:	683b      	ldr	r3, [r7, #0]
 80038d2:	681b      	ldr	r3, [r3, #0]
 80038d4:	021b      	lsls	r3, r3, #8
 80038d6:	693a      	ldr	r2, [r7, #16]
 80038d8:	4313      	orrs	r3, r2
 80038da:	613b      	str	r3, [r7, #16]
  
  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 80038dc:	68fb      	ldr	r3, [r7, #12]
 80038de:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 80038e2:	60fb      	str	r3, [r7, #12]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 80038e4:	683b      	ldr	r3, [r7, #0]
 80038e6:	689b      	ldr	r3, [r3, #8]
 80038e8:	031b      	lsls	r3, r3, #12
 80038ea:	68fa      	ldr	r2, [r7, #12]
 80038ec:	4313      	orrs	r3, r2
 80038ee:	60fb      	str	r3, [r7, #12]
   
  /*if((TIMx == TIM1) || (TIMx == TIM8))*/
  if(IS_TIM_ADVANCED_INSTANCE(TIMx) != RESET)
 80038f0:	687b      	ldr	r3, [r7, #4]
 80038f2:	4a14      	ldr	r2, [pc, #80]	; (8003944 <TIM_OC4_SetConfig+0xb8>)
 80038f4:	4293      	cmp	r3, r2
 80038f6:	d003      	beq.n	8003900 <TIM_OC4_SetConfig+0x74>
 80038f8:	687b      	ldr	r3, [r7, #4]
 80038fa:	4a13      	ldr	r2, [pc, #76]	; (8003948 <TIM_OC4_SetConfig+0xbc>)
 80038fc:	4293      	cmp	r3, r2
 80038fe:	d101      	bne.n	8003904 <TIM_OC4_SetConfig+0x78>
 8003900:	2301      	movs	r3, #1
 8003902:	e000      	b.n	8003906 <TIM_OC4_SetConfig+0x7a>
 8003904:	2300      	movs	r3, #0
 8003906:	2b00      	cmp	r3, #0
 8003908:	d009      	beq.n	800391e <TIM_OC4_SetConfig+0x92>
  {
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 800390a:	697b      	ldr	r3, [r7, #20]
 800390c:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8003910:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8003912:	683b      	ldr	r3, [r7, #0]
 8003914:	695b      	ldr	r3, [r3, #20]
 8003916:	019b      	lsls	r3, r3, #6
 8003918:	697a      	ldr	r2, [r7, #20]
 800391a:	4313      	orrs	r3, r2
 800391c:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800391e:	687b      	ldr	r3, [r7, #4]
 8003920:	697a      	ldr	r2, [r7, #20]
 8003922:	605a      	str	r2, [r3, #4]
  
  /* Write to TIMx CCMR2 */  
  TIMx->CCMR2 = tmpccmrx;
 8003924:	687b      	ldr	r3, [r7, #4]
 8003926:	693a      	ldr	r2, [r7, #16]
 8003928:	61da      	str	r2, [r3, #28]
    
  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 800392a:	683b      	ldr	r3, [r7, #0]
 800392c:	685a      	ldr	r2, [r3, #4]
 800392e:	687b      	ldr	r3, [r7, #4]
 8003930:	641a      	str	r2, [r3, #64]	; 0x40
  
  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003932:	687b      	ldr	r3, [r7, #4]
 8003934:	68fa      	ldr	r2, [r7, #12]
 8003936:	621a      	str	r2, [r3, #32]
}
 8003938:	bf00      	nop
 800393a:	371c      	adds	r7, #28
 800393c:	46bd      	mov	sp, r7
 800393e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003942:	4770      	bx	lr
 8003944:	40010000 	.word	0x40010000
 8003948:	40010400 	.word	0x40010400

0800394c <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800394c:	b480      	push	{r7}
 800394e:	b087      	sub	sp, #28
 8003950:	af00      	add	r7, sp, #0
 8003952:	60f8      	str	r0, [r7, #12]
 8003954:	60b9      	str	r1, [r7, #8]
 8003956:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1 = 0U;
 8003958:	2300      	movs	r3, #0
 800395a:	617b      	str	r3, [r7, #20]
  uint32_t tmpccer = 0U;
 800395c:	2300      	movs	r3, #0
 800395e:	613b      	str	r3, [r7, #16]
  
  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8003960:	68fb      	ldr	r3, [r7, #12]
 8003962:	6a1b      	ldr	r3, [r3, #32]
 8003964:	613b      	str	r3, [r7, #16]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8003966:	68fb      	ldr	r3, [r7, #12]
 8003968:	6a1b      	ldr	r3, [r3, #32]
 800396a:	f023 0201 	bic.w	r2, r3, #1
 800396e:	68fb      	ldr	r3, [r7, #12]
 8003970:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;    
 8003972:	68fb      	ldr	r3, [r7, #12]
 8003974:	699b      	ldr	r3, [r3, #24]
 8003976:	617b      	str	r3, [r7, #20]
  
  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8003978:	697b      	ldr	r3, [r7, #20]
 800397a:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800397e:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8003980:	687b      	ldr	r3, [r7, #4]
 8003982:	011b      	lsls	r3, r3, #4
 8003984:	697a      	ldr	r2, [r7, #20]
 8003986:	4313      	orrs	r3, r2
 8003988:	617b      	str	r3, [r7, #20]
  
  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800398a:	693b      	ldr	r3, [r7, #16]
 800398c:	f023 030a 	bic.w	r3, r3, #10
 8003990:	613b      	str	r3, [r7, #16]
  tmpccer |= TIM_ICPolarity;
 8003992:	693a      	ldr	r2, [r7, #16]
 8003994:	68bb      	ldr	r3, [r7, #8]
 8003996:	4313      	orrs	r3, r2
 8003998:	613b      	str	r3, [r7, #16]
  
  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800399a:	68fb      	ldr	r3, [r7, #12]
 800399c:	697a      	ldr	r2, [r7, #20]
 800399e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80039a0:	68fb      	ldr	r3, [r7, #12]
 80039a2:	693a      	ldr	r2, [r7, #16]
 80039a4:	621a      	str	r2, [r3, #32]
}
 80039a6:	bf00      	nop
 80039a8:	371c      	adds	r7, #28
 80039aa:	46bd      	mov	sp, r7
 80039ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039b0:	4770      	bx	lr

080039b2 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80039b2:	b480      	push	{r7}
 80039b4:	b087      	sub	sp, #28
 80039b6:	af00      	add	r7, sp, #0
 80039b8:	60f8      	str	r0, [r7, #12]
 80039ba:	60b9      	str	r1, [r7, #8]
 80039bc:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1 = 0U;
 80039be:	2300      	movs	r3, #0
 80039c0:	617b      	str	r3, [r7, #20]
  uint32_t tmpccer = 0U;
 80039c2:	2300      	movs	r3, #0
 80039c4:	613b      	str	r3, [r7, #16]
  
  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80039c6:	68fb      	ldr	r3, [r7, #12]
 80039c8:	6a1b      	ldr	r3, [r3, #32]
 80039ca:	f023 0210 	bic.w	r2, r3, #16
 80039ce:	68fb      	ldr	r3, [r7, #12]
 80039d0:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80039d2:	68fb      	ldr	r3, [r7, #12]
 80039d4:	699b      	ldr	r3, [r3, #24]
 80039d6:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 80039d8:	68fb      	ldr	r3, [r7, #12]
 80039da:	6a1b      	ldr	r3, [r3, #32]
 80039dc:	613b      	str	r3, [r7, #16]
  
  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80039de:	697b      	ldr	r3, [r7, #20]
 80039e0:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 80039e4:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 80039e6:	687b      	ldr	r3, [r7, #4]
 80039e8:	031b      	lsls	r3, r3, #12
 80039ea:	697a      	ldr	r2, [r7, #20]
 80039ec:	4313      	orrs	r3, r2
 80039ee:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80039f0:	693b      	ldr	r3, [r7, #16]
 80039f2:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 80039f6:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 80039f8:	68bb      	ldr	r3, [r7, #8]
 80039fa:	011b      	lsls	r3, r3, #4
 80039fc:	693a      	ldr	r2, [r7, #16]
 80039fe:	4313      	orrs	r3, r2
 8003a00:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8003a02:	68fb      	ldr	r3, [r7, #12]
 8003a04:	697a      	ldr	r2, [r7, #20]
 8003a06:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8003a08:	68fb      	ldr	r3, [r7, #12]
 8003a0a:	693a      	ldr	r2, [r7, #16]
 8003a0c:	621a      	str	r2, [r3, #32]
}
 8003a0e:	bf00      	nop
 8003a10:	371c      	adds	r7, #28
 8003a12:	46bd      	mov	sp, r7
 8003a14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a18:	4770      	bx	lr

08003a1a <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint16_t TIM_ITRx)
{
 8003a1a:	b480      	push	{r7}
 8003a1c:	b085      	sub	sp, #20
 8003a1e:	af00      	add	r7, sp, #0
 8003a20:	6078      	str	r0, [r7, #4]
 8003a22:	460b      	mov	r3, r1
 8003a24:	807b      	strh	r3, [r7, #2]
  uint32_t tmpsmcr = 0U;
 8003a26:	2300      	movs	r3, #0
 8003a28:	60fb      	str	r3, [r7, #12]
  
   /* Get the TIMx SMCR register value */
   tmpsmcr = TIMx->SMCR;
 8003a2a:	687b      	ldr	r3, [r7, #4]
 8003a2c:	689b      	ldr	r3, [r3, #8]
 8003a2e:	60fb      	str	r3, [r7, #12]
   /* Reset the TS Bits */
   tmpsmcr &= ~TIM_SMCR_TS;
 8003a30:	68fb      	ldr	r3, [r7, #12]
 8003a32:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003a36:	60fb      	str	r3, [r7, #12]
   /* Set the Input Trigger source and the slave mode*/
   tmpsmcr |= TIM_ITRx | TIM_SLAVEMODE_EXTERNAL1;
 8003a38:	887b      	ldrh	r3, [r7, #2]
 8003a3a:	f043 0307 	orr.w	r3, r3, #7
 8003a3e:	b29b      	uxth	r3, r3
 8003a40:	461a      	mov	r2, r3
 8003a42:	68fb      	ldr	r3, [r7, #12]
 8003a44:	4313      	orrs	r3, r2
 8003a46:	60fb      	str	r3, [r7, #12]
   /* Write to TIMx SMCR */
   TIMx->SMCR = tmpsmcr;
 8003a48:	687b      	ldr	r3, [r7, #4]
 8003a4a:	68fa      	ldr	r2, [r7, #12]
 8003a4c:	609a      	str	r2, [r3, #8]
}
 8003a4e:	bf00      	nop
 8003a50:	3714      	adds	r7, #20
 8003a52:	46bd      	mov	sp, r7
 8003a54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a58:	4770      	bx	lr

08003a5a <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
static void TIM_ETR_SetConfig(TIM_TypeDef* TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8003a5a:	b480      	push	{r7}
 8003a5c:	b087      	sub	sp, #28
 8003a5e:	af00      	add	r7, sp, #0
 8003a60:	60f8      	str	r0, [r7, #12]
 8003a62:	60b9      	str	r1, [r7, #8]
 8003a64:	607a      	str	r2, [r7, #4]
 8003a66:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr = 0U;
 8003a68:	2300      	movs	r3, #0
 8003a6a:	617b      	str	r3, [r7, #20]

  tmpsmcr = TIMx->SMCR;
 8003a6c:	68fb      	ldr	r3, [r7, #12]
 8003a6e:	689b      	ldr	r3, [r3, #8]
 8003a70:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8003a72:	697b      	ldr	r3, [r7, #20]
 8003a74:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8003a78:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8)));
 8003a7a:	683b      	ldr	r3, [r7, #0]
 8003a7c:	021a      	lsls	r2, r3, #8
 8003a7e:	687b      	ldr	r3, [r7, #4]
 8003a80:	431a      	orrs	r2, r3
 8003a82:	68bb      	ldr	r3, [r7, #8]
 8003a84:	4313      	orrs	r3, r2
 8003a86:	697a      	ldr	r2, [r7, #20]
 8003a88:	4313      	orrs	r3, r2
 8003a8a:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8003a8c:	68fb      	ldr	r3, [r7, #12]
 8003a8e:	697a      	ldr	r2, [r7, #20]
 8003a90:	609a      	str	r2, [r3, #8]
} 
 8003a92:	bf00      	nop
 8003a94:	371c      	adds	r7, #28
 8003a96:	46bd      	mov	sp, r7
 8003a98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a9c:	4770      	bx	lr

08003a9e <HAL_TIMEx_MasterConfigSynchronization>:
  *         contains the selected trigger output (TRGO) and the Master/Slave 
  *         mode. 
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim, TIM_MasterConfigTypeDef * sMasterConfig)
{
 8003a9e:	b480      	push	{r7}
 8003aa0:	b083      	sub	sp, #12
 8003aa2:	af00      	add	r7, sp, #0
 8003aa4:	6078      	str	r0, [r7, #4]
 8003aa6:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));
  
  __HAL_LOCK(htim);
 8003aa8:	687b      	ldr	r3, [r7, #4]
 8003aaa:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8003aae:	2b01      	cmp	r3, #1
 8003ab0:	d101      	bne.n	8003ab6 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8003ab2:	2302      	movs	r3, #2
 8003ab4:	e032      	b.n	8003b1c <HAL_TIMEx_MasterConfigSynchronization+0x7e>
 8003ab6:	687b      	ldr	r3, [r7, #4]
 8003ab8:	2201      	movs	r2, #1
 8003aba:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  
  htim->State = HAL_TIM_STATE_BUSY;
 8003abe:	687b      	ldr	r3, [r7, #4]
 8003ac0:	2202      	movs	r2, #2
 8003ac2:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* Reset the MMS Bits */
  htim->Instance->CR2 &= ~TIM_CR2_MMS;
 8003ac6:	687b      	ldr	r3, [r7, #4]
 8003ac8:	681b      	ldr	r3, [r3, #0]
 8003aca:	687a      	ldr	r2, [r7, #4]
 8003acc:	6812      	ldr	r2, [r2, #0]
 8003ace:	6852      	ldr	r2, [r2, #4]
 8003ad0:	f022 0270 	bic.w	r2, r2, #112	; 0x70
 8003ad4:	605a      	str	r2, [r3, #4]
  /* Select the TRGO source */
  htim->Instance->CR2 |= sMasterConfig->MasterOutputTrigger;
 8003ad6:	687b      	ldr	r3, [r7, #4]
 8003ad8:	681b      	ldr	r3, [r3, #0]
 8003ada:	687a      	ldr	r2, [r7, #4]
 8003adc:	6812      	ldr	r2, [r2, #0]
 8003ade:	6851      	ldr	r1, [r2, #4]
 8003ae0:	683a      	ldr	r2, [r7, #0]
 8003ae2:	6812      	ldr	r2, [r2, #0]
 8003ae4:	430a      	orrs	r2, r1
 8003ae6:	605a      	str	r2, [r3, #4]

  /* Reset the MSM Bit */
  htim->Instance->SMCR &= ~TIM_SMCR_MSM;
 8003ae8:	687b      	ldr	r3, [r7, #4]
 8003aea:	681b      	ldr	r3, [r3, #0]
 8003aec:	687a      	ldr	r2, [r7, #4]
 8003aee:	6812      	ldr	r2, [r2, #0]
 8003af0:	6892      	ldr	r2, [r2, #8]
 8003af2:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8003af6:	609a      	str	r2, [r3, #8]
  /* Set or Reset the MSM Bit */
  htim->Instance->SMCR |= sMasterConfig->MasterSlaveMode;
 8003af8:	687b      	ldr	r3, [r7, #4]
 8003afa:	681b      	ldr	r3, [r3, #0]
 8003afc:	687a      	ldr	r2, [r7, #4]
 8003afe:	6812      	ldr	r2, [r2, #0]
 8003b00:	6891      	ldr	r1, [r2, #8]
 8003b02:	683a      	ldr	r2, [r7, #0]
 8003b04:	6852      	ldr	r2, [r2, #4]
 8003b06:	430a      	orrs	r2, r1
 8003b08:	609a      	str	r2, [r3, #8]
  
  htim->State = HAL_TIM_STATE_READY;
 8003b0a:	687b      	ldr	r3, [r7, #4]
 8003b0c:	2201      	movs	r2, #1
 8003b0e:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  
  __HAL_UNLOCK(htim);
 8003b12:	687b      	ldr	r3, [r7, #4]
 8003b14:	2200      	movs	r2, #0
 8003b16:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  
  return HAL_OK;
 8003b1a:	2300      	movs	r3, #0
} 
 8003b1c:	4618      	mov	r0, r3
 8003b1e:	370c      	adds	r7, #12
 8003b20:	46bd      	mov	sp, r7
 8003b22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b26:	4770      	bx	lr

08003b28 <HAL_TIMEx_CommutationCallback>:
  * @param  htim pointer to a TIM_HandleTypeDef structure that contains
  *                the configuration information for TIM module.
  * @retval None
  */
__weak void HAL_TIMEx_CommutationCallback(TIM_HandleTypeDef *htim)
{
 8003b28:	b480      	push	{r7}
 8003b2a:	b083      	sub	sp, #12
 8003b2c:	af00      	add	r7, sp, #0
 8003b2e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(htim);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutationCallback could be implemented in the user file
   */
}
 8003b30:	bf00      	nop
 8003b32:	370c      	adds	r7, #12
 8003b34:	46bd      	mov	sp, r7
 8003b36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b3a:	4770      	bx	lr

08003b3c <HAL_TIMEx_BreakCallback>:
  * @param  htim pointer to a TIM_HandleTypeDef structure that contains
  *                the configuration information for TIM module.
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8003b3c:	b480      	push	{r7}
 8003b3e:	b083      	sub	sp, #12
 8003b40:	af00      	add	r7, sp, #0
 8003b42:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(htim);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8003b44:	bf00      	nop
 8003b46:	370c      	adds	r7, #12
 8003b48:	46bd      	mov	sp, r7
 8003b4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b4e:	4770      	bx	lr

08003b50 <HAL_UART_Init>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8003b50:	b580      	push	{r7, lr}
 8003b52:	b082      	sub	sp, #8
 8003b54:	af00      	add	r7, sp, #0
 8003b56:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if(huart == NULL)
 8003b58:	687b      	ldr	r3, [r7, #4]
 8003b5a:	2b00      	cmp	r3, #0
 8003b5c:	d101      	bne.n	8003b62 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8003b5e:	2301      	movs	r3, #1
 8003b60:	e03f      	b.n	8003be2 <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
  
  if(huart->gState == HAL_UART_STATE_RESET)
 8003b62:	687b      	ldr	r3, [r7, #4]
 8003b64:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8003b68:	b2db      	uxtb	r3, r3
 8003b6a:	2b00      	cmp	r3, #0
 8003b6c:	d106      	bne.n	8003b7c <HAL_UART_Init+0x2c>
  {  
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8003b6e:	687b      	ldr	r3, [r7, #4]
 8003b70:	2200      	movs	r2, #0
 8003b72:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
    /* Init the low level hardware */
    HAL_UART_MspInit(huart);
 8003b76:	6878      	ldr	r0, [r7, #4]
 8003b78:	f002 fd2a 	bl	80065d0 <HAL_UART_MspInit>
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8003b7c:	687b      	ldr	r3, [r7, #4]
 8003b7e:	2224      	movs	r2, #36	; 0x24
 8003b80:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8003b84:	687b      	ldr	r3, [r7, #4]
 8003b86:	681b      	ldr	r3, [r3, #0]
 8003b88:	687a      	ldr	r2, [r7, #4]
 8003b8a:	6812      	ldr	r2, [r2, #0]
 8003b8c:	68d2      	ldr	r2, [r2, #12]
 8003b8e:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8003b92:	60da      	str	r2, [r3, #12]
  
  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8003b94:	6878      	ldr	r0, [r7, #4]
 8003b96:	f000 fb7f 	bl	8004298 <UART_SetConfig>
  
  /* In asynchronous mode, the following bits must be kept cleared: 
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8003b9a:	687b      	ldr	r3, [r7, #4]
 8003b9c:	681b      	ldr	r3, [r3, #0]
 8003b9e:	687a      	ldr	r2, [r7, #4]
 8003ba0:	6812      	ldr	r2, [r2, #0]
 8003ba2:	6912      	ldr	r2, [r2, #16]
 8003ba4:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8003ba8:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8003baa:	687b      	ldr	r3, [r7, #4]
 8003bac:	681b      	ldr	r3, [r3, #0]
 8003bae:	687a      	ldr	r2, [r7, #4]
 8003bb0:	6812      	ldr	r2, [r2, #0]
 8003bb2:	6952      	ldr	r2, [r2, #20]
 8003bb4:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8003bb8:	615a      	str	r2, [r3, #20]
  
  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8003bba:	687b      	ldr	r3, [r7, #4]
 8003bbc:	681b      	ldr	r3, [r3, #0]
 8003bbe:	687a      	ldr	r2, [r7, #4]
 8003bc0:	6812      	ldr	r2, [r2, #0]
 8003bc2:	68d2      	ldr	r2, [r2, #12]
 8003bc4:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8003bc8:	60da      	str	r2, [r3, #12]
  
  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003bca:	687b      	ldr	r3, [r7, #4]
 8003bcc:	2200      	movs	r2, #0
 8003bce:	63da      	str	r2, [r3, #60]	; 0x3c
  huart->gState= HAL_UART_STATE_READY;
 8003bd0:	687b      	ldr	r3, [r7, #4]
 8003bd2:	2220      	movs	r2, #32
 8003bd4:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  huart->RxState= HAL_UART_STATE_READY;
 8003bd8:	687b      	ldr	r3, [r7, #4]
 8003bda:	2220      	movs	r2, #32
 8003bdc:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
  
  return HAL_OK;
 8003be0:	2300      	movs	r3, #0
}
 8003be2:	4618      	mov	r0, r3
 8003be4:	3708      	adds	r7, #8
 8003be6:	46bd      	mov	sp, r7
 8003be8:	bd80      	pop	{r7, pc}

08003bea <HAL_UART_Transmit>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003bea:	b580      	push	{r7, lr}
 8003bec:	b088      	sub	sp, #32
 8003bee:	af02      	add	r7, sp, #8
 8003bf0:	60f8      	str	r0, [r7, #12]
 8003bf2:	60b9      	str	r1, [r7, #8]
 8003bf4:	603b      	str	r3, [r7, #0]
 8003bf6:	4613      	mov	r3, r2
 8003bf8:	80fb      	strh	r3, [r7, #6]
  uint16_t* tmp;
  uint32_t tickstart = 0U;
 8003bfa:	2300      	movs	r3, #0
 8003bfc:	617b      	str	r3, [r7, #20]
  
  /* Check that a Tx process is not already ongoing */
  if(huart->gState == HAL_UART_STATE_READY) 
 8003bfe:	68fb      	ldr	r3, [r7, #12]
 8003c00:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8003c04:	b2db      	uxtb	r3, r3
 8003c06:	2b20      	cmp	r3, #32
 8003c08:	f040 8082 	bne.w	8003d10 <HAL_UART_Transmit+0x126>
  {
    if((pData == NULL ) || (Size == 0)) 
 8003c0c:	68bb      	ldr	r3, [r7, #8]
 8003c0e:	2b00      	cmp	r3, #0
 8003c10:	d002      	beq.n	8003c18 <HAL_UART_Transmit+0x2e>
 8003c12:	88fb      	ldrh	r3, [r7, #6]
 8003c14:	2b00      	cmp	r3, #0
 8003c16:	d101      	bne.n	8003c1c <HAL_UART_Transmit+0x32>
    {
      return  HAL_ERROR;
 8003c18:	2301      	movs	r3, #1
 8003c1a:	e07a      	b.n	8003d12 <HAL_UART_Transmit+0x128>
    }
    
    /* Process Locked */
    __HAL_LOCK(huart);
 8003c1c:	68fb      	ldr	r3, [r7, #12]
 8003c1e:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8003c22:	2b01      	cmp	r3, #1
 8003c24:	d101      	bne.n	8003c2a <HAL_UART_Transmit+0x40>
 8003c26:	2302      	movs	r3, #2
 8003c28:	e073      	b.n	8003d12 <HAL_UART_Transmit+0x128>
 8003c2a:	68fb      	ldr	r3, [r7, #12]
 8003c2c:	2201      	movs	r2, #1
 8003c2e:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
    
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003c32:	68fb      	ldr	r3, [r7, #12]
 8003c34:	2200      	movs	r2, #0
 8003c36:	63da      	str	r2, [r3, #60]	; 0x3c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8003c38:	68fb      	ldr	r3, [r7, #12]
 8003c3a:	2221      	movs	r2, #33	; 0x21
 8003c3c:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
	
    /* Init tickstart for timeout managment */
    tickstart = HAL_GetTick();
 8003c40:	f7fd f99c 	bl	8000f7c <HAL_GetTick>
 8003c44:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8003c46:	68fb      	ldr	r3, [r7, #12]
 8003c48:	88fa      	ldrh	r2, [r7, #6]
 8003c4a:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 8003c4c:	68fb      	ldr	r3, [r7, #12]
 8003c4e:	88fa      	ldrh	r2, [r7, #6]
 8003c50:	84da      	strh	r2, [r3, #38]	; 0x26
    while(huart->TxXferCount > 0U)
 8003c52:	e041      	b.n	8003cd8 <HAL_UART_Transmit+0xee>
    {
      huart->TxXferCount--;
 8003c54:	68fb      	ldr	r3, [r7, #12]
 8003c56:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8003c58:	b29b      	uxth	r3, r3
 8003c5a:	3b01      	subs	r3, #1
 8003c5c:	b29a      	uxth	r2, r3
 8003c5e:	68fb      	ldr	r3, [r7, #12]
 8003c60:	84da      	strh	r2, [r3, #38]	; 0x26
      if(huart->Init.WordLength == UART_WORDLENGTH_9B)
 8003c62:	68fb      	ldr	r3, [r7, #12]
 8003c64:	689b      	ldr	r3, [r3, #8]
 8003c66:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003c6a:	d121      	bne.n	8003cb0 <HAL_UART_Transmit+0xc6>
      {
        if(UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8003c6c:	683b      	ldr	r3, [r7, #0]
 8003c6e:	9300      	str	r3, [sp, #0]
 8003c70:	697b      	ldr	r3, [r7, #20]
 8003c72:	2200      	movs	r2, #0
 8003c74:	2180      	movs	r1, #128	; 0x80
 8003c76:	68f8      	ldr	r0, [r7, #12]
 8003c78:	f000 f9ac 	bl	8003fd4 <UART_WaitOnFlagUntilTimeout>
 8003c7c:	4603      	mov	r3, r0
 8003c7e:	2b00      	cmp	r3, #0
 8003c80:	d001      	beq.n	8003c86 <HAL_UART_Transmit+0x9c>
        { 
          return HAL_TIMEOUT;
 8003c82:	2303      	movs	r3, #3
 8003c84:	e045      	b.n	8003d12 <HAL_UART_Transmit+0x128>
        }
        tmp = (uint16_t*) pData;
 8003c86:	68bb      	ldr	r3, [r7, #8]
 8003c88:	613b      	str	r3, [r7, #16]
        huart->Instance->DR = (*tmp & (uint16_t)0x01FF);
 8003c8a:	68fb      	ldr	r3, [r7, #12]
 8003c8c:	681b      	ldr	r3, [r3, #0]
 8003c8e:	693a      	ldr	r2, [r7, #16]
 8003c90:	8812      	ldrh	r2, [r2, #0]
 8003c92:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8003c96:	605a      	str	r2, [r3, #4]
        if(huart->Init.Parity == UART_PARITY_NONE)
 8003c98:	68fb      	ldr	r3, [r7, #12]
 8003c9a:	691b      	ldr	r3, [r3, #16]
 8003c9c:	2b00      	cmp	r3, #0
 8003c9e:	d103      	bne.n	8003ca8 <HAL_UART_Transmit+0xbe>
        {
          pData +=2U;
 8003ca0:	68bb      	ldr	r3, [r7, #8]
 8003ca2:	3302      	adds	r3, #2
 8003ca4:	60bb      	str	r3, [r7, #8]
 8003ca6:	e017      	b.n	8003cd8 <HAL_UART_Transmit+0xee>
        }
        else
        { 
          pData +=1U;
 8003ca8:	68bb      	ldr	r3, [r7, #8]
 8003caa:	3301      	adds	r3, #1
 8003cac:	60bb      	str	r3, [r7, #8]
 8003cae:	e013      	b.n	8003cd8 <HAL_UART_Transmit+0xee>
        }
      } 
      else
      {
        if(UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8003cb0:	683b      	ldr	r3, [r7, #0]
 8003cb2:	9300      	str	r3, [sp, #0]
 8003cb4:	697b      	ldr	r3, [r7, #20]
 8003cb6:	2200      	movs	r2, #0
 8003cb8:	2180      	movs	r1, #128	; 0x80
 8003cba:	68f8      	ldr	r0, [r7, #12]
 8003cbc:	f000 f98a 	bl	8003fd4 <UART_WaitOnFlagUntilTimeout>
 8003cc0:	4603      	mov	r3, r0
 8003cc2:	2b00      	cmp	r3, #0
 8003cc4:	d001      	beq.n	8003cca <HAL_UART_Transmit+0xe0>
        {
          return HAL_TIMEOUT;
 8003cc6:	2303      	movs	r3, #3
 8003cc8:	e023      	b.n	8003d12 <HAL_UART_Transmit+0x128>
        }
        huart->Instance->DR = (*pData++ & (uint8_t)0xFF);
 8003cca:	68fb      	ldr	r3, [r7, #12]
 8003ccc:	681a      	ldr	r2, [r3, #0]
 8003cce:	68bb      	ldr	r3, [r7, #8]
 8003cd0:	1c59      	adds	r1, r3, #1
 8003cd2:	60b9      	str	r1, [r7, #8]
 8003cd4:	781b      	ldrb	r3, [r3, #0]
 8003cd6:	6053      	str	r3, [r2, #4]
    while(huart->TxXferCount > 0U)
 8003cd8:	68fb      	ldr	r3, [r7, #12]
 8003cda:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8003cdc:	b29b      	uxth	r3, r3
 8003cde:	2b00      	cmp	r3, #0
 8003ce0:	d1b8      	bne.n	8003c54 <HAL_UART_Transmit+0x6a>
      } 
    }
    
    if(UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8003ce2:	683b      	ldr	r3, [r7, #0]
 8003ce4:	9300      	str	r3, [sp, #0]
 8003ce6:	697b      	ldr	r3, [r7, #20]
 8003ce8:	2200      	movs	r2, #0
 8003cea:	2140      	movs	r1, #64	; 0x40
 8003cec:	68f8      	ldr	r0, [r7, #12]
 8003cee:	f000 f971 	bl	8003fd4 <UART_WaitOnFlagUntilTimeout>
 8003cf2:	4603      	mov	r3, r0
 8003cf4:	2b00      	cmp	r3, #0
 8003cf6:	d001      	beq.n	8003cfc <HAL_UART_Transmit+0x112>
    { 
      return HAL_TIMEOUT;
 8003cf8:	2303      	movs	r3, #3
 8003cfa:	e00a      	b.n	8003d12 <HAL_UART_Transmit+0x128>
    }
    
    /* At end of Tx process, restore huart->gState to Ready */
      huart->gState = HAL_UART_STATE_READY;
 8003cfc:	68fb      	ldr	r3, [r7, #12]
 8003cfe:	2220      	movs	r2, #32
 8003d00:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
    
    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8003d04:	68fb      	ldr	r3, [r7, #12]
 8003d06:	2200      	movs	r2, #0
 8003d08:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
    
    return HAL_OK;
 8003d0c:	2300      	movs	r3, #0
 8003d0e:	e000      	b.n	8003d12 <HAL_UART_Transmit+0x128>
  }
  else
  {
    return HAL_BUSY;
 8003d10:	2302      	movs	r3, #2
  }
}
 8003d12:	4618      	mov	r0, r3
 8003d14:	3718      	adds	r7, #24
 8003d16:	46bd      	mov	sp, r7
 8003d18:	bd80      	pop	{r7, pc}

08003d1a <HAL_UART_Receive_IT>:
  * @param  pData Pointer to data buffer
  * @param  Size Amount of data to be received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8003d1a:	b480      	push	{r7}
 8003d1c:	b085      	sub	sp, #20
 8003d1e:	af00      	add	r7, sp, #0
 8003d20:	60f8      	str	r0, [r7, #12]
 8003d22:	60b9      	str	r1, [r7, #8]
 8003d24:	4613      	mov	r3, r2
 8003d26:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */ 
  if(huart->RxState == HAL_UART_STATE_READY)
 8003d28:	68fb      	ldr	r3, [r7, #12]
 8003d2a:	f893 303a 	ldrb.w	r3, [r3, #58]	; 0x3a
 8003d2e:	b2db      	uxtb	r3, r3
 8003d30:	2b20      	cmp	r3, #32
 8003d32:	d138      	bne.n	8003da6 <HAL_UART_Receive_IT+0x8c>
  {
    if((pData == NULL ) || (Size == 0)) 
 8003d34:	68bb      	ldr	r3, [r7, #8]
 8003d36:	2b00      	cmp	r3, #0
 8003d38:	d002      	beq.n	8003d40 <HAL_UART_Receive_IT+0x26>
 8003d3a:	88fb      	ldrh	r3, [r7, #6]
 8003d3c:	2b00      	cmp	r3, #0
 8003d3e:	d101      	bne.n	8003d44 <HAL_UART_Receive_IT+0x2a>
    {
      return HAL_ERROR;
 8003d40:	2301      	movs	r3, #1
 8003d42:	e031      	b.n	8003da8 <HAL_UART_Receive_IT+0x8e>
    }
    
    /* Process Locked */
    __HAL_LOCK(huart);
 8003d44:	68fb      	ldr	r3, [r7, #12]
 8003d46:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8003d4a:	2b01      	cmp	r3, #1
 8003d4c:	d101      	bne.n	8003d52 <HAL_UART_Receive_IT+0x38>
 8003d4e:	2302      	movs	r3, #2
 8003d50:	e02a      	b.n	8003da8 <HAL_UART_Receive_IT+0x8e>
 8003d52:	68fb      	ldr	r3, [r7, #12]
 8003d54:	2201      	movs	r2, #1
 8003d56:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
    
    huart->pRxBuffPtr = pData;
 8003d5a:	68fb      	ldr	r3, [r7, #12]
 8003d5c:	68ba      	ldr	r2, [r7, #8]
 8003d5e:	629a      	str	r2, [r3, #40]	; 0x28
    huart->RxXferSize = Size;
 8003d60:	68fb      	ldr	r3, [r7, #12]
 8003d62:	88fa      	ldrh	r2, [r7, #6]
 8003d64:	859a      	strh	r2, [r3, #44]	; 0x2c
    huart->RxXferCount = Size;
 8003d66:	68fb      	ldr	r3, [r7, #12]
 8003d68:	88fa      	ldrh	r2, [r7, #6]
 8003d6a:	85da      	strh	r2, [r3, #46]	; 0x2e
    
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003d6c:	68fb      	ldr	r3, [r7, #12]
 8003d6e:	2200      	movs	r2, #0
 8003d70:	63da      	str	r2, [r3, #60]	; 0x3c
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 8003d72:	68fb      	ldr	r3, [r7, #12]
 8003d74:	2222      	movs	r2, #34	; 0x22
 8003d76:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
    
    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8003d7a:	68fb      	ldr	r3, [r7, #12]
 8003d7c:	2200      	movs	r2, #0
 8003d7e:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
        
    /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
    SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003d82:	68fb      	ldr	r3, [r7, #12]
 8003d84:	681b      	ldr	r3, [r3, #0]
 8003d86:	68fa      	ldr	r2, [r7, #12]
 8003d88:	6812      	ldr	r2, [r2, #0]
 8003d8a:	6952      	ldr	r2, [r2, #20]
 8003d8c:	f042 0201 	orr.w	r2, r2, #1
 8003d90:	615a      	str	r2, [r3, #20]

    /* Enable the UART Parity Error and Data Register not empty Interrupts */
    SET_BIT(huart->Instance->CR1, USART_CR1_PEIE | USART_CR1_RXNEIE);
 8003d92:	68fb      	ldr	r3, [r7, #12]
 8003d94:	681b      	ldr	r3, [r3, #0]
 8003d96:	68fa      	ldr	r2, [r7, #12]
 8003d98:	6812      	ldr	r2, [r2, #0]
 8003d9a:	68d2      	ldr	r2, [r2, #12]
 8003d9c:	f442 7290 	orr.w	r2, r2, #288	; 0x120
 8003da0:	60da      	str	r2, [r3, #12]
    
    return HAL_OK;
 8003da2:	2300      	movs	r3, #0
 8003da4:	e000      	b.n	8003da8 <HAL_UART_Receive_IT+0x8e>
  }
  else
  {
    return HAL_BUSY; 
 8003da6:	2302      	movs	r3, #2
  }
}
 8003da8:	4618      	mov	r0, r3
 8003daa:	3714      	adds	r7, #20
 8003dac:	46bd      	mov	sp, r7
 8003dae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003db2:	4770      	bx	lr

08003db4 <HAL_UART_IRQHandler>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8003db4:	b580      	push	{r7, lr}
 8003db6:	b088      	sub	sp, #32
 8003db8:	af00      	add	r7, sp, #0
 8003dba:	6078      	str	r0, [r7, #4]
   uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8003dbc:	687b      	ldr	r3, [r7, #4]
 8003dbe:	681b      	ldr	r3, [r3, #0]
 8003dc0:	681b      	ldr	r3, [r3, #0]
 8003dc2:	61fb      	str	r3, [r7, #28]
   uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8003dc4:	687b      	ldr	r3, [r7, #4]
 8003dc6:	681b      	ldr	r3, [r3, #0]
 8003dc8:	68db      	ldr	r3, [r3, #12]
 8003dca:	61bb      	str	r3, [r7, #24]
   uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8003dcc:	687b      	ldr	r3, [r7, #4]
 8003dce:	681b      	ldr	r3, [r3, #0]
 8003dd0:	695b      	ldr	r3, [r3, #20]
 8003dd2:	617b      	str	r3, [r7, #20]
   uint32_t errorflags = 0x00U;
 8003dd4:	2300      	movs	r3, #0
 8003dd6:	613b      	str	r3, [r7, #16]
   uint32_t dmarequest = 0x00U;
 8003dd8:	2300      	movs	r3, #0
 8003dda:	60fb      	str	r3, [r7, #12]

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 8003ddc:	69fb      	ldr	r3, [r7, #28]
 8003dde:	f003 030f 	and.w	r3, r3, #15
 8003de2:	613b      	str	r3, [r7, #16]
  if(errorflags == RESET)
 8003de4:	693b      	ldr	r3, [r7, #16]
 8003de6:	2b00      	cmp	r3, #0
 8003de8:	d10d      	bne.n	8003e06 <HAL_UART_IRQHandler+0x52>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if(((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8003dea:	69fb      	ldr	r3, [r7, #28]
 8003dec:	f003 0320 	and.w	r3, r3, #32
 8003df0:	2b00      	cmp	r3, #0
 8003df2:	d008      	beq.n	8003e06 <HAL_UART_IRQHandler+0x52>
 8003df4:	69bb      	ldr	r3, [r7, #24]
 8003df6:	f003 0320 	and.w	r3, r3, #32
 8003dfa:	2b00      	cmp	r3, #0
 8003dfc:	d003      	beq.n	8003e06 <HAL_UART_IRQHandler+0x52>
    {
      UART_Receive_IT(huart);
 8003dfe:	6878      	ldr	r0, [r7, #4]
 8003e00:	f000 f9d1 	bl	80041a6 <UART_Receive_IT>
      return;
 8003e04:	e0cc      	b.n	8003fa0 <HAL_UART_IRQHandler+0x1ec>
    }
  }  

  /* If some errors occur */
  if((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET) || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8003e06:	693b      	ldr	r3, [r7, #16]
 8003e08:	2b00      	cmp	r3, #0
 8003e0a:	f000 80ab 	beq.w	8003f64 <HAL_UART_IRQHandler+0x1b0>
 8003e0e:	697b      	ldr	r3, [r7, #20]
 8003e10:	f003 0301 	and.w	r3, r3, #1
 8003e14:	2b00      	cmp	r3, #0
 8003e16:	d105      	bne.n	8003e24 <HAL_UART_IRQHandler+0x70>
 8003e18:	69bb      	ldr	r3, [r7, #24]
 8003e1a:	f403 7390 	and.w	r3, r3, #288	; 0x120
 8003e1e:	2b00      	cmp	r3, #0
 8003e20:	f000 80a0 	beq.w	8003f64 <HAL_UART_IRQHandler+0x1b0>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if(((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8003e24:	69fb      	ldr	r3, [r7, #28]
 8003e26:	f003 0301 	and.w	r3, r3, #1
 8003e2a:	2b00      	cmp	r3, #0
 8003e2c:	d00a      	beq.n	8003e44 <HAL_UART_IRQHandler+0x90>
 8003e2e:	69bb      	ldr	r3, [r7, #24]
 8003e30:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003e34:	2b00      	cmp	r3, #0
 8003e36:	d005      	beq.n	8003e44 <HAL_UART_IRQHandler+0x90>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8003e38:	687b      	ldr	r3, [r7, #4]
 8003e3a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003e3c:	f043 0201 	orr.w	r2, r3, #1
 8003e40:	687b      	ldr	r3, [r7, #4]
 8003e42:	63da      	str	r2, [r3, #60]	; 0x3c
    }
    
    /* UART noise error interrupt occurred -----------------------------------*/
    if(((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8003e44:	69fb      	ldr	r3, [r7, #28]
 8003e46:	f003 0304 	and.w	r3, r3, #4
 8003e4a:	2b00      	cmp	r3, #0
 8003e4c:	d00a      	beq.n	8003e64 <HAL_UART_IRQHandler+0xb0>
 8003e4e:	697b      	ldr	r3, [r7, #20]
 8003e50:	f003 0301 	and.w	r3, r3, #1
 8003e54:	2b00      	cmp	r3, #0
 8003e56:	d005      	beq.n	8003e64 <HAL_UART_IRQHandler+0xb0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8003e58:	687b      	ldr	r3, [r7, #4]
 8003e5a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003e5c:	f043 0202 	orr.w	r2, r3, #2
 8003e60:	687b      	ldr	r3, [r7, #4]
 8003e62:	63da      	str	r2, [r3, #60]	; 0x3c
    }
    
    /* UART frame error interrupt occurred -----------------------------------*/
    if(((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8003e64:	69fb      	ldr	r3, [r7, #28]
 8003e66:	f003 0302 	and.w	r3, r3, #2
 8003e6a:	2b00      	cmp	r3, #0
 8003e6c:	d00a      	beq.n	8003e84 <HAL_UART_IRQHandler+0xd0>
 8003e6e:	697b      	ldr	r3, [r7, #20]
 8003e70:	f003 0301 	and.w	r3, r3, #1
 8003e74:	2b00      	cmp	r3, #0
 8003e76:	d005      	beq.n	8003e84 <HAL_UART_IRQHandler+0xd0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8003e78:	687b      	ldr	r3, [r7, #4]
 8003e7a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003e7c:	f043 0204 	orr.w	r2, r3, #4
 8003e80:	687b      	ldr	r3, [r7, #4]
 8003e82:	63da      	str	r2, [r3, #60]	; 0x3c
    }
    
    /* UART Over-Run interrupt occurred --------------------------------------*/
    if(((isrflags & USART_SR_ORE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8003e84:	69fb      	ldr	r3, [r7, #28]
 8003e86:	f003 0308 	and.w	r3, r3, #8
 8003e8a:	2b00      	cmp	r3, #0
 8003e8c:	d00a      	beq.n	8003ea4 <HAL_UART_IRQHandler+0xf0>
 8003e8e:	697b      	ldr	r3, [r7, #20]
 8003e90:	f003 0301 	and.w	r3, r3, #1
 8003e94:	2b00      	cmp	r3, #0
 8003e96:	d005      	beq.n	8003ea4 <HAL_UART_IRQHandler+0xf0>
    { 
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8003e98:	687b      	ldr	r3, [r7, #4]
 8003e9a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003e9c:	f043 0208 	orr.w	r2, r3, #8
 8003ea0:	687b      	ldr	r3, [r7, #4]
 8003ea2:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* Call UART Error Call back function if need be --------------------------*/    
    if(huart->ErrorCode != HAL_UART_ERROR_NONE)
 8003ea4:	687b      	ldr	r3, [r7, #4]
 8003ea6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003ea8:	2b00      	cmp	r3, #0
 8003eaa:	d078      	beq.n	8003f9e <HAL_UART_IRQHandler+0x1ea>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if(((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8003eac:	69fb      	ldr	r3, [r7, #28]
 8003eae:	f003 0320 	and.w	r3, r3, #32
 8003eb2:	2b00      	cmp	r3, #0
 8003eb4:	d007      	beq.n	8003ec6 <HAL_UART_IRQHandler+0x112>
 8003eb6:	69bb      	ldr	r3, [r7, #24]
 8003eb8:	f003 0320 	and.w	r3, r3, #32
 8003ebc:	2b00      	cmp	r3, #0
 8003ebe:	d002      	beq.n	8003ec6 <HAL_UART_IRQHandler+0x112>
      {
        UART_Receive_IT(huart);
 8003ec0:	6878      	ldr	r0, [r7, #4]
 8003ec2:	f000 f970 	bl	80041a6 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8003ec6:	687b      	ldr	r3, [r7, #4]
 8003ec8:	681b      	ldr	r3, [r3, #0]
 8003eca:	695b      	ldr	r3, [r3, #20]
 8003ecc:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003ed0:	2b00      	cmp	r3, #0
 8003ed2:	bf14      	ite	ne
 8003ed4:	2301      	movne	r3, #1
 8003ed6:	2300      	moveq	r3, #0
 8003ed8:	b2db      	uxtb	r3, r3
 8003eda:	60fb      	str	r3, [r7, #12]
      if(((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8003edc:	687b      	ldr	r3, [r7, #4]
 8003ede:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003ee0:	f003 0308 	and.w	r3, r3, #8
 8003ee4:	2b00      	cmp	r3, #0
 8003ee6:	d102      	bne.n	8003eee <HAL_UART_IRQHandler+0x13a>
 8003ee8:	68fb      	ldr	r3, [r7, #12]
 8003eea:	2b00      	cmp	r3, #0
 8003eec:	d031      	beq.n	8003f52 <HAL_UART_IRQHandler+0x19e>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8003eee:	6878      	ldr	r0, [r7, #4]
 8003ef0:	f000 f8ba 	bl	8004068 <UART_EndRxTransfer>
        
        /* Disable the UART DMA Rx request if enabled */
        if(HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003ef4:	687b      	ldr	r3, [r7, #4]
 8003ef6:	681b      	ldr	r3, [r3, #0]
 8003ef8:	695b      	ldr	r3, [r3, #20]
 8003efa:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003efe:	2b00      	cmp	r3, #0
 8003f00:	d023      	beq.n	8003f4a <HAL_UART_IRQHandler+0x196>
        {
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8003f02:	687b      	ldr	r3, [r7, #4]
 8003f04:	681b      	ldr	r3, [r3, #0]
 8003f06:	687a      	ldr	r2, [r7, #4]
 8003f08:	6812      	ldr	r2, [r2, #0]
 8003f0a:	6952      	ldr	r2, [r2, #20]
 8003f0c:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8003f10:	615a      	str	r2, [r3, #20]
          
          /* Abort the UART DMA Rx channel */
          if(huart->hdmarx != NULL)
 8003f12:	687b      	ldr	r3, [r7, #4]
 8003f14:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003f16:	2b00      	cmp	r3, #0
 8003f18:	d013      	beq.n	8003f42 <HAL_UART_IRQHandler+0x18e>
          {
            /* Set the UART DMA Abort callback : 
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8003f1a:	687b      	ldr	r3, [r7, #4]
 8003f1c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003f1e:	4a22      	ldr	r2, [pc, #136]	; (8003fa8 <HAL_UART_IRQHandler+0x1f4>)
 8003f20:	651a      	str	r2, [r3, #80]	; 0x50
            if(HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8003f22:	687b      	ldr	r3, [r7, #4]
 8003f24:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003f26:	4618      	mov	r0, r3
 8003f28:	f7fd fe64 	bl	8001bf4 <HAL_DMA_Abort_IT>
 8003f2c:	4603      	mov	r3, r0
 8003f2e:	2b00      	cmp	r3, #0
 8003f30:	d016      	beq.n	8003f60 <HAL_UART_IRQHandler+0x1ac>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8003f32:	687b      	ldr	r3, [r7, #4]
 8003f34:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003f36:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003f38:	687a      	ldr	r2, [r7, #4]
 8003f3a:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8003f3c:	4610      	mov	r0, r2
 8003f3e:	4798      	blx	r3
        if(HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003f40:	e00e      	b.n	8003f60 <HAL_UART_IRQHandler+0x1ac>
            }
          }
          else
          {
            /* Call user error callback */
            HAL_UART_ErrorCallback(huart);
 8003f42:	6878      	ldr	r0, [r7, #4]
 8003f44:	f000 f83c 	bl	8003fc0 <HAL_UART_ErrorCallback>
        if(HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003f48:	e00a      	b.n	8003f60 <HAL_UART_IRQHandler+0x1ac>
          }
        }
        else
        {
          /* Call user error callback */
          HAL_UART_ErrorCallback(huart);
 8003f4a:	6878      	ldr	r0, [r7, #4]
 8003f4c:	f000 f838 	bl	8003fc0 <HAL_UART_ErrorCallback>
        if(HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003f50:	e006      	b.n	8003f60 <HAL_UART_IRQHandler+0x1ac>
      }
      else
      {
        /* Non Blocking error : transfer could go on. 
           Error is notified to user through user error callback */
        HAL_UART_ErrorCallback(huart);
 8003f52:	6878      	ldr	r0, [r7, #4]
 8003f54:	f000 f834 	bl	8003fc0 <HAL_UART_ErrorCallback>
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003f58:	687b      	ldr	r3, [r7, #4]
 8003f5a:	2200      	movs	r2, #0
 8003f5c:	63da      	str	r2, [r3, #60]	; 0x3c
      }
    }
    return;
 8003f5e:	e01e      	b.n	8003f9e <HAL_UART_IRQHandler+0x1ea>
        if(HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003f60:	bf00      	nop
    return;
 8003f62:	e01c      	b.n	8003f9e <HAL_UART_IRQHandler+0x1ea>
  } /* End if some error occurs */

  /* UART in mode Transmitter ------------------------------------------------*/
  if(((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8003f64:	69fb      	ldr	r3, [r7, #28]
 8003f66:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003f6a:	2b00      	cmp	r3, #0
 8003f6c:	d008      	beq.n	8003f80 <HAL_UART_IRQHandler+0x1cc>
 8003f6e:	69bb      	ldr	r3, [r7, #24]
 8003f70:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003f74:	2b00      	cmp	r3, #0
 8003f76:	d003      	beq.n	8003f80 <HAL_UART_IRQHandler+0x1cc>
  {
    UART_Transmit_IT(huart);
 8003f78:	6878      	ldr	r0, [r7, #4]
 8003f7a:	f000 f8a7 	bl	80040cc <UART_Transmit_IT>
    return;
 8003f7e:	e00f      	b.n	8003fa0 <HAL_UART_IRQHandler+0x1ec>
  }
  
  /* UART in mode Transmitter end --------------------------------------------*/
  if(((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8003f80:	69fb      	ldr	r3, [r7, #28]
 8003f82:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003f86:	2b00      	cmp	r3, #0
 8003f88:	d00a      	beq.n	8003fa0 <HAL_UART_IRQHandler+0x1ec>
 8003f8a:	69bb      	ldr	r3, [r7, #24]
 8003f8c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003f90:	2b00      	cmp	r3, #0
 8003f92:	d005      	beq.n	8003fa0 <HAL_UART_IRQHandler+0x1ec>
  {
    UART_EndTransmit_IT(huart);
 8003f94:	6878      	ldr	r0, [r7, #4]
 8003f96:	f000 f8ee 	bl	8004176 <UART_EndTransmit_IT>
    return;
 8003f9a:	bf00      	nop
 8003f9c:	e000      	b.n	8003fa0 <HAL_UART_IRQHandler+0x1ec>
    return;
 8003f9e:	bf00      	nop
  }
}
 8003fa0:	3720      	adds	r7, #32
 8003fa2:	46bd      	mov	sp, r7
 8003fa4:	bd80      	pop	{r7, pc}
 8003fa6:	bf00      	nop
 8003fa8:	080040a5 	.word	0x080040a5

08003fac <HAL_UART_TxCpltCallback>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
 __weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8003fac:	b480      	push	{r7}
 8003fae:	b083      	sub	sp, #12
 8003fb0:	af00      	add	r7, sp, #0
 8003fb2:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function Should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */ 
}
 8003fb4:	bf00      	nop
 8003fb6:	370c      	adds	r7, #12
 8003fb8:	46bd      	mov	sp, r7
 8003fba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003fbe:	4770      	bx	lr

08003fc0 <HAL_UART_ErrorCallback>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
 __weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8003fc0:	b480      	push	{r7}
 8003fc2:	b083      	sub	sp, #12
 8003fc4:	af00      	add	r7, sp, #0
 8003fc6:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart); 
  /* NOTE: This function Should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */ 
}
 8003fc8:	bf00      	nop
 8003fca:	370c      	adds	r7, #12
 8003fcc:	46bd      	mov	sp, r7
 8003fce:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003fd2:	4770      	bx	lr

08003fd4 <UART_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status, uint32_t Tickstart, uint32_t Timeout)
{
 8003fd4:	b580      	push	{r7, lr}
 8003fd6:	b084      	sub	sp, #16
 8003fd8:	af00      	add	r7, sp, #0
 8003fda:	60f8      	str	r0, [r7, #12]
 8003fdc:	60b9      	str	r1, [r7, #8]
 8003fde:	603b      	str	r3, [r7, #0]
 8003fe0:	4613      	mov	r3, r2
 8003fe2:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status) 
 8003fe4:	e02c      	b.n	8004040 <UART_WaitOnFlagUntilTimeout+0x6c>
  {
    /* Check for the Timeout */
    if(Timeout != HAL_MAX_DELAY)
 8003fe6:	69bb      	ldr	r3, [r7, #24]
 8003fe8:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003fec:	d028      	beq.n	8004040 <UART_WaitOnFlagUntilTimeout+0x6c>
    {
      if((Timeout == 0U)||((HAL_GetTick() - Tickstart ) > Timeout))
 8003fee:	69bb      	ldr	r3, [r7, #24]
 8003ff0:	2b00      	cmp	r3, #0
 8003ff2:	d007      	beq.n	8004004 <UART_WaitOnFlagUntilTimeout+0x30>
 8003ff4:	f7fc ffc2 	bl	8000f7c <HAL_GetTick>
 8003ff8:	4602      	mov	r2, r0
 8003ffa:	683b      	ldr	r3, [r7, #0]
 8003ffc:	1ad2      	subs	r2, r2, r3
 8003ffe:	69bb      	ldr	r3, [r7, #24]
 8004000:	429a      	cmp	r2, r3
 8004002:	d91d      	bls.n	8004040 <UART_WaitOnFlagUntilTimeout+0x6c>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8004004:	68fb      	ldr	r3, [r7, #12]
 8004006:	681b      	ldr	r3, [r3, #0]
 8004008:	68fa      	ldr	r2, [r7, #12]
 800400a:	6812      	ldr	r2, [r2, #0]
 800400c:	68d2      	ldr	r2, [r2, #12]
 800400e:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 8004012:	60da      	str	r2, [r3, #12]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004014:	68fb      	ldr	r3, [r7, #12]
 8004016:	681b      	ldr	r3, [r3, #0]
 8004018:	68fa      	ldr	r2, [r7, #12]
 800401a:	6812      	ldr	r2, [r2, #0]
 800401c:	6952      	ldr	r2, [r2, #20]
 800401e:	f022 0201 	bic.w	r2, r2, #1
 8004022:	615a      	str	r2, [r3, #20]
        
        huart->gState  = HAL_UART_STATE_READY;
 8004024:	68fb      	ldr	r3, [r7, #12]
 8004026:	2220      	movs	r2, #32
 8004028:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
        huart->RxState = HAL_UART_STATE_READY;
 800402c:	68fb      	ldr	r3, [r7, #12]
 800402e:	2220      	movs	r2, #32
 8004030:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
        
        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 8004034:	68fb      	ldr	r3, [r7, #12]
 8004036:	2200      	movs	r2, #0
 8004038:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
        
        return HAL_TIMEOUT;
 800403c:	2303      	movs	r3, #3
 800403e:	e00f      	b.n	8004060 <UART_WaitOnFlagUntilTimeout+0x8c>
  while((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status) 
 8004040:	68fb      	ldr	r3, [r7, #12]
 8004042:	681b      	ldr	r3, [r3, #0]
 8004044:	681a      	ldr	r2, [r3, #0]
 8004046:	68bb      	ldr	r3, [r7, #8]
 8004048:	401a      	ands	r2, r3
 800404a:	68bb      	ldr	r3, [r7, #8]
 800404c:	429a      	cmp	r2, r3
 800404e:	bf0c      	ite	eq
 8004050:	2301      	moveq	r3, #1
 8004052:	2300      	movne	r3, #0
 8004054:	b2db      	uxtb	r3, r3
 8004056:	461a      	mov	r2, r3
 8004058:	79fb      	ldrb	r3, [r7, #7]
 800405a:	429a      	cmp	r2, r3
 800405c:	d0c3      	beq.n	8003fe6 <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  
  return HAL_OK;
 800405e:	2300      	movs	r3, #0
}
 8004060:	4618      	mov	r0, r3
 8004062:	3710      	adds	r7, #16
 8004064:	46bd      	mov	sp, r7
 8004066:	bd80      	pop	{r7, pc}

08004068 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8004068:	b480      	push	{r7}
 800406a:	b083      	sub	sp, #12
 800406c:	af00      	add	r7, sp, #0
 800406e:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8004070:	687b      	ldr	r3, [r7, #4]
 8004072:	681b      	ldr	r3, [r3, #0]
 8004074:	687a      	ldr	r2, [r7, #4]
 8004076:	6812      	ldr	r2, [r2, #0]
 8004078:	68d2      	ldr	r2, [r2, #12]
 800407a:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 800407e:	60da      	str	r2, [r3, #12]
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004080:	687b      	ldr	r3, [r7, #4]
 8004082:	681b      	ldr	r3, [r3, #0]
 8004084:	687a      	ldr	r2, [r7, #4]
 8004086:	6812      	ldr	r2, [r2, #0]
 8004088:	6952      	ldr	r2, [r2, #20]
 800408a:	f022 0201 	bic.w	r2, r2, #1
 800408e:	615a      	str	r2, [r3, #20]

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8004090:	687b      	ldr	r3, [r7, #4]
 8004092:	2220      	movs	r2, #32
 8004094:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
}
 8004098:	bf00      	nop
 800409a:	370c      	adds	r7, #12
 800409c:	46bd      	mov	sp, r7
 800409e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80040a2:	4770      	bx	lr

080040a4 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 80040a4:	b580      	push	{r7, lr}
 80040a6:	b084      	sub	sp, #16
 80040a8:	af00      	add	r7, sp, #0
 80040aa:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef* huart = ( UART_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 80040ac:	687b      	ldr	r3, [r7, #4]
 80040ae:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80040b0:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 80040b2:	68fb      	ldr	r3, [r7, #12]
 80040b4:	2200      	movs	r2, #0
 80040b6:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0U;
 80040b8:	68fb      	ldr	r3, [r7, #12]
 80040ba:	2200      	movs	r2, #0
 80040bc:	84da      	strh	r2, [r3, #38]	; 0x26

  HAL_UART_ErrorCallback(huart);
 80040be:	68f8      	ldr	r0, [r7, #12]
 80040c0:	f7ff ff7e 	bl	8003fc0 <HAL_UART_ErrorCallback>
}
 80040c4:	bf00      	nop
 80040c6:	3710      	adds	r7, #16
 80040c8:	46bd      	mov	sp, r7
 80040ca:	bd80      	pop	{r7, pc}

080040cc <UART_Transmit_IT>:
  * @param  huart Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 80040cc:	b480      	push	{r7}
 80040ce:	b085      	sub	sp, #20
 80040d0:	af00      	add	r7, sp, #0
 80040d2:	6078      	str	r0, [r7, #4]
  uint16_t* tmp;
  
  /* Check that a Tx process is ongoing */
  if(huart->gState == HAL_UART_STATE_BUSY_TX)
 80040d4:	687b      	ldr	r3, [r7, #4]
 80040d6:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 80040da:	b2db      	uxtb	r3, r3
 80040dc:	2b21      	cmp	r3, #33	; 0x21
 80040de:	d143      	bne.n	8004168 <UART_Transmit_IT+0x9c>
  {
    if(huart->Init.WordLength == UART_WORDLENGTH_9B)
 80040e0:	687b      	ldr	r3, [r7, #4]
 80040e2:	689b      	ldr	r3, [r3, #8]
 80040e4:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80040e8:	d119      	bne.n	800411e <UART_Transmit_IT+0x52>
    {
      tmp = (uint16_t*) huart->pTxBuffPtr;
 80040ea:	687b      	ldr	r3, [r7, #4]
 80040ec:	6a1b      	ldr	r3, [r3, #32]
 80040ee:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 80040f0:	687b      	ldr	r3, [r7, #4]
 80040f2:	681b      	ldr	r3, [r3, #0]
 80040f4:	68fa      	ldr	r2, [r7, #12]
 80040f6:	8812      	ldrh	r2, [r2, #0]
 80040f8:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80040fc:	605a      	str	r2, [r3, #4]
      if(huart->Init.Parity == UART_PARITY_NONE)
 80040fe:	687b      	ldr	r3, [r7, #4]
 8004100:	691b      	ldr	r3, [r3, #16]
 8004102:	2b00      	cmp	r3, #0
 8004104:	d105      	bne.n	8004112 <UART_Transmit_IT+0x46>
      {
        huart->pTxBuffPtr += 2U;
 8004106:	687b      	ldr	r3, [r7, #4]
 8004108:	6a1b      	ldr	r3, [r3, #32]
 800410a:	1c9a      	adds	r2, r3, #2
 800410c:	687b      	ldr	r3, [r7, #4]
 800410e:	621a      	str	r2, [r3, #32]
 8004110:	e00e      	b.n	8004130 <UART_Transmit_IT+0x64>
      }
      else
      {
        huart->pTxBuffPtr += 1U;
 8004112:	687b      	ldr	r3, [r7, #4]
 8004114:	6a1b      	ldr	r3, [r3, #32]
 8004116:	1c5a      	adds	r2, r3, #1
 8004118:	687b      	ldr	r3, [r7, #4]
 800411a:	621a      	str	r2, [r3, #32]
 800411c:	e008      	b.n	8004130 <UART_Transmit_IT+0x64>
      }
    } 
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 800411e:	687b      	ldr	r3, [r7, #4]
 8004120:	681a      	ldr	r2, [r3, #0]
 8004122:	687b      	ldr	r3, [r7, #4]
 8004124:	6a1b      	ldr	r3, [r3, #32]
 8004126:	1c58      	adds	r0, r3, #1
 8004128:	6879      	ldr	r1, [r7, #4]
 800412a:	6208      	str	r0, [r1, #32]
 800412c:	781b      	ldrb	r3, [r3, #0]
 800412e:	6053      	str	r3, [r2, #4]
    }

    if(--huart->TxXferCount == 0U)
 8004130:	687b      	ldr	r3, [r7, #4]
 8004132:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8004134:	b29b      	uxth	r3, r3
 8004136:	3b01      	subs	r3, #1
 8004138:	b29b      	uxth	r3, r3
 800413a:	687a      	ldr	r2, [r7, #4]
 800413c:	4619      	mov	r1, r3
 800413e:	84d1      	strh	r1, [r2, #38]	; 0x26
 8004140:	2b00      	cmp	r3, #0
 8004142:	d10f      	bne.n	8004164 <UART_Transmit_IT+0x98>
    {
      /* Disable the UART Transmit Complete Interrupt */
      CLEAR_BIT(huart->Instance->CR1, USART_CR1_TXEIE);
 8004144:	687b      	ldr	r3, [r7, #4]
 8004146:	681b      	ldr	r3, [r3, #0]
 8004148:	687a      	ldr	r2, [r7, #4]
 800414a:	6812      	ldr	r2, [r2, #0]
 800414c:	68d2      	ldr	r2, [r2, #12]
 800414e:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8004152:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */    
      SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8004154:	687b      	ldr	r3, [r7, #4]
 8004156:	681b      	ldr	r3, [r3, #0]
 8004158:	687a      	ldr	r2, [r7, #4]
 800415a:	6812      	ldr	r2, [r2, #0]
 800415c:	68d2      	ldr	r2, [r2, #12]
 800415e:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8004162:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8004164:	2300      	movs	r3, #0
 8004166:	e000      	b.n	800416a <UART_Transmit_IT+0x9e>
  }
  else
  {
    return HAL_BUSY;
 8004168:	2302      	movs	r3, #2
  }
}
 800416a:	4618      	mov	r0, r3
 800416c:	3714      	adds	r7, #20
 800416e:	46bd      	mov	sp, r7
 8004170:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004174:	4770      	bx	lr

08004176 <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8004176:	b580      	push	{r7, lr}
 8004178:	b082      	sub	sp, #8
 800417a:	af00      	add	r7, sp, #0
 800417c:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */    
  CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 800417e:	687b      	ldr	r3, [r7, #4]
 8004180:	681b      	ldr	r3, [r3, #0]
 8004182:	687a      	ldr	r2, [r7, #4]
 8004184:	6812      	ldr	r2, [r2, #0]
 8004186:	68d2      	ldr	r2, [r2, #12]
 8004188:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800418c:	60da      	str	r2, [r3, #12]
  
  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800418e:	687b      	ldr	r3, [r7, #4]
 8004190:	2220      	movs	r2, #32
 8004192:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
    
  HAL_UART_TxCpltCallback(huart);
 8004196:	6878      	ldr	r0, [r7, #4]
 8004198:	f7ff ff08 	bl	8003fac <HAL_UART_TxCpltCallback>
  
  return HAL_OK;
 800419c:	2300      	movs	r3, #0
}
 800419e:	4618      	mov	r0, r3
 80041a0:	3708      	adds	r7, #8
 80041a2:	46bd      	mov	sp, r7
 80041a4:	bd80      	pop	{r7, pc}

080041a6 <UART_Receive_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 80041a6:	b580      	push	{r7, lr}
 80041a8:	b084      	sub	sp, #16
 80041aa:	af00      	add	r7, sp, #0
 80041ac:	6078      	str	r0, [r7, #4]
  uint16_t* tmp;
  
  /* Check that a Rx process is ongoing */
  if(huart->RxState == HAL_UART_STATE_BUSY_RX) 
 80041ae:	687b      	ldr	r3, [r7, #4]
 80041b0:	f893 303a 	ldrb.w	r3, [r3, #58]	; 0x3a
 80041b4:	b2db      	uxtb	r3, r3
 80041b6:	2b22      	cmp	r3, #34	; 0x22
 80041b8:	d169      	bne.n	800428e <UART_Receive_IT+0xe8>
  {
    if(huart->Init.WordLength == UART_WORDLENGTH_9B)
 80041ba:	687b      	ldr	r3, [r7, #4]
 80041bc:	689b      	ldr	r3, [r3, #8]
 80041be:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80041c2:	d123      	bne.n	800420c <UART_Receive_IT+0x66>
    {
      tmp = (uint16_t*) huart->pRxBuffPtr;
 80041c4:	687b      	ldr	r3, [r7, #4]
 80041c6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80041c8:	60fb      	str	r3, [r7, #12]
      if(huart->Init.Parity == UART_PARITY_NONE)
 80041ca:	687b      	ldr	r3, [r7, #4]
 80041cc:	691b      	ldr	r3, [r3, #16]
 80041ce:	2b00      	cmp	r3, #0
 80041d0:	d10e      	bne.n	80041f0 <UART_Receive_IT+0x4a>
      {
        *tmp = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 80041d2:	687b      	ldr	r3, [r7, #4]
 80041d4:	681b      	ldr	r3, [r3, #0]
 80041d6:	685b      	ldr	r3, [r3, #4]
 80041d8:	b29b      	uxth	r3, r3
 80041da:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80041de:	b29a      	uxth	r2, r3
 80041e0:	68fb      	ldr	r3, [r7, #12]
 80041e2:	801a      	strh	r2, [r3, #0]
        huart->pRxBuffPtr += 2U;
 80041e4:	687b      	ldr	r3, [r7, #4]
 80041e6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80041e8:	1c9a      	adds	r2, r3, #2
 80041ea:	687b      	ldr	r3, [r7, #4]
 80041ec:	629a      	str	r2, [r3, #40]	; 0x28
 80041ee:	e029      	b.n	8004244 <UART_Receive_IT+0x9e>
      }
      else
      {
        *tmp = (uint16_t)(huart->Instance->DR & (uint16_t)0x00FF);
 80041f0:	687b      	ldr	r3, [r7, #4]
 80041f2:	681b      	ldr	r3, [r3, #0]
 80041f4:	685b      	ldr	r3, [r3, #4]
 80041f6:	b29b      	uxth	r3, r3
 80041f8:	b2db      	uxtb	r3, r3
 80041fa:	b29a      	uxth	r2, r3
 80041fc:	68fb      	ldr	r3, [r7, #12]
 80041fe:	801a      	strh	r2, [r3, #0]
        huart->pRxBuffPtr += 1U;
 8004200:	687b      	ldr	r3, [r7, #4]
 8004202:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004204:	1c5a      	adds	r2, r3, #1
 8004206:	687b      	ldr	r3, [r7, #4]
 8004208:	629a      	str	r2, [r3, #40]	; 0x28
 800420a:	e01b      	b.n	8004244 <UART_Receive_IT+0x9e>
      }
    }
    else
    {
      if(huart->Init.Parity == UART_PARITY_NONE)
 800420c:	687b      	ldr	r3, [r7, #4]
 800420e:	691b      	ldr	r3, [r3, #16]
 8004210:	2b00      	cmp	r3, #0
 8004212:	d10a      	bne.n	800422a <UART_Receive_IT+0x84>
      {
        *huart->pRxBuffPtr++ = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8004214:	687b      	ldr	r3, [r7, #4]
 8004216:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004218:	1c59      	adds	r1, r3, #1
 800421a:	687a      	ldr	r2, [r7, #4]
 800421c:	6291      	str	r1, [r2, #40]	; 0x28
 800421e:	687a      	ldr	r2, [r7, #4]
 8004220:	6812      	ldr	r2, [r2, #0]
 8004222:	6852      	ldr	r2, [r2, #4]
 8004224:	b2d2      	uxtb	r2, r2
 8004226:	701a      	strb	r2, [r3, #0]
 8004228:	e00c      	b.n	8004244 <UART_Receive_IT+0x9e>
      }
      else
      {
        *huart->pRxBuffPtr++ = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 800422a:	687b      	ldr	r3, [r7, #4]
 800422c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800422e:	1c59      	adds	r1, r3, #1
 8004230:	687a      	ldr	r2, [r7, #4]
 8004232:	6291      	str	r1, [r2, #40]	; 0x28
 8004234:	687a      	ldr	r2, [r7, #4]
 8004236:	6812      	ldr	r2, [r2, #0]
 8004238:	6852      	ldr	r2, [r2, #4]
 800423a:	b2d2      	uxtb	r2, r2
 800423c:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 8004240:	b2d2      	uxtb	r2, r2
 8004242:	701a      	strb	r2, [r3, #0]
      }
    }

    if(--huart->RxXferCount == 0U)
 8004244:	687b      	ldr	r3, [r7, #4]
 8004246:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8004248:	b29b      	uxth	r3, r3
 800424a:	3b01      	subs	r3, #1
 800424c:	b29b      	uxth	r3, r3
 800424e:	687a      	ldr	r2, [r7, #4]
 8004250:	4619      	mov	r1, r3
 8004252:	85d1      	strh	r1, [r2, #46]	; 0x2e
 8004254:	2b00      	cmp	r3, #0
 8004256:	d118      	bne.n	800428a <UART_Receive_IT+0xe4>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupt*/
      CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8004258:	687b      	ldr	r3, [r7, #4]
 800425a:	681b      	ldr	r3, [r3, #0]
 800425c:	687a      	ldr	r2, [r7, #4]
 800425e:	6812      	ldr	r2, [r2, #0]
 8004260:	68d2      	ldr	r2, [r2, #12]
 8004262:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 8004266:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004268:	687b      	ldr	r3, [r7, #4]
 800426a:	681b      	ldr	r3, [r3, #0]
 800426c:	687a      	ldr	r2, [r7, #4]
 800426e:	6812      	ldr	r2, [r2, #0]
 8004270:	6952      	ldr	r2, [r2, #20]
 8004272:	f022 0201 	bic.w	r2, r2, #1
 8004276:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8004278:	687b      	ldr	r3, [r7, #4]
 800427a:	2220      	movs	r2, #32
 800427c:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
     
      HAL_UART_RxCpltCallback(huart);
 8004280:	6878      	ldr	r0, [r7, #4]
 8004282:	f001 fc71 	bl	8005b68 <HAL_UART_RxCpltCallback>

      return HAL_OK;
 8004286:	2300      	movs	r3, #0
 8004288:	e002      	b.n	8004290 <UART_Receive_IT+0xea>
    }
    return HAL_OK;
 800428a:	2300      	movs	r3, #0
 800428c:	e000      	b.n	8004290 <UART_Receive_IT+0xea>
  }
  else
  {
    return HAL_BUSY;
 800428e:	2302      	movs	r3, #2
  }
}
 8004290:	4618      	mov	r0, r3
 8004292:	3710      	adds	r7, #16
 8004294:	46bd      	mov	sp, r7
 8004296:	bd80      	pop	{r7, pc}

08004298 <UART_SetConfig>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8004298:	b5f0      	push	{r4, r5, r6, r7, lr}
 800429a:	b085      	sub	sp, #20
 800429c:	af00      	add	r7, sp, #0
 800429e:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg = 0x00U;
 80042a0:	2300      	movs	r3, #0
 80042a2:	60fb      	str	r3, [r7, #12]
  assert_param(IS_UART_STOPBITS(huart->Init.StopBits));
  assert_param(IS_UART_PARITY(huart->Init.Parity));
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  tmpreg = huart->Instance->CR2;
 80042a4:	687b      	ldr	r3, [r7, #4]
 80042a6:	681b      	ldr	r3, [r3, #0]
 80042a8:	691b      	ldr	r3, [r3, #16]
 80042aa:	60fb      	str	r3, [r7, #12]

  /* Clear STOP[13:12] bits */
  tmpreg &= (uint32_t)~((uint32_t)USART_CR2_STOP);
 80042ac:	68fb      	ldr	r3, [r7, #12]
 80042ae:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 80042b2:	60fb      	str	r3, [r7, #12]

  /* Configure the UART Stop Bits: Set STOP[13:12] bits according to huart->Init.StopBits value */
  tmpreg |= (uint32_t)huart->Init.StopBits;
 80042b4:	687b      	ldr	r3, [r7, #4]
 80042b6:	68db      	ldr	r3, [r3, #12]
 80042b8:	68fa      	ldr	r2, [r7, #12]
 80042ba:	4313      	orrs	r3, r2
 80042bc:	60fb      	str	r3, [r7, #12]
  
  /* Write to USART CR2 */
  WRITE_REG(huart->Instance->CR2, (uint32_t)tmpreg);
 80042be:	687b      	ldr	r3, [r7, #4]
 80042c0:	681b      	ldr	r3, [r3, #0]
 80042c2:	68fa      	ldr	r2, [r7, #12]
 80042c4:	611a      	str	r2, [r3, #16]

  /*-------------------------- USART CR1 Configuration -----------------------*/
  tmpreg = huart->Instance->CR1;
 80042c6:	687b      	ldr	r3, [r7, #4]
 80042c8:	681b      	ldr	r3, [r3, #0]
 80042ca:	68db      	ldr	r3, [r3, #12]
 80042cc:	60fb      	str	r3, [r7, #12]

  /* Clear M, PCE, PS, TE and RE bits */
  tmpreg &= (uint32_t)~((uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | \
 80042ce:	68fb      	ldr	r3, [r7, #12]
 80042d0:	f423 4316 	bic.w	r3, r3, #38400	; 0x9600
 80042d4:	f023 030c 	bic.w	r3, r3, #12
 80042d8:	60fb      	str	r3, [r7, #12]
  /* Configure the UART Word Length, Parity and mode: 
     Set the M bits according to huart->Init.WordLength value 
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg |= (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 80042da:	687b      	ldr	r3, [r7, #4]
 80042dc:	689a      	ldr	r2, [r3, #8]
 80042de:	687b      	ldr	r3, [r7, #4]
 80042e0:	691b      	ldr	r3, [r3, #16]
 80042e2:	431a      	orrs	r2, r3
 80042e4:	687b      	ldr	r3, [r7, #4]
 80042e6:	695b      	ldr	r3, [r3, #20]
 80042e8:	431a      	orrs	r2, r3
 80042ea:	687b      	ldr	r3, [r7, #4]
 80042ec:	69db      	ldr	r3, [r3, #28]
 80042ee:	4313      	orrs	r3, r2
 80042f0:	68fa      	ldr	r2, [r7, #12]
 80042f2:	4313      	orrs	r3, r2
 80042f4:	60fb      	str	r3, [r7, #12]
  
  /* Write to USART CR1 */
  WRITE_REG(huart->Instance->CR1, (uint32_t)tmpreg);
 80042f6:	687b      	ldr	r3, [r7, #4]
 80042f8:	681b      	ldr	r3, [r3, #0]
 80042fa:	68fa      	ldr	r2, [r7, #12]
 80042fc:	60da      	str	r2, [r3, #12]
  
  /*-------------------------- USART CR3 Configuration -----------------------*/  
  tmpreg = huart->Instance->CR3;
 80042fe:	687b      	ldr	r3, [r7, #4]
 8004300:	681b      	ldr	r3, [r3, #0]
 8004302:	695b      	ldr	r3, [r3, #20]
 8004304:	60fb      	str	r3, [r7, #12]
  
  /* Clear CTSE and RTSE bits */
  tmpreg &= (uint32_t)~((uint32_t)(USART_CR3_RTSE | USART_CR3_CTSE));
 8004306:	68fb      	ldr	r3, [r7, #12]
 8004308:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800430c:	60fb      	str	r3, [r7, #12]
  
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  tmpreg |= huart->Init.HwFlowCtl;
 800430e:	687b      	ldr	r3, [r7, #4]
 8004310:	699b      	ldr	r3, [r3, #24]
 8004312:	68fa      	ldr	r2, [r7, #12]
 8004314:	4313      	orrs	r3, r2
 8004316:	60fb      	str	r3, [r7, #12]
  
  /* Write to USART CR3 */
  WRITE_REG(huart->Instance->CR3, (uint32_t)tmpreg);
 8004318:	687b      	ldr	r3, [r7, #4]
 800431a:	681b      	ldr	r3, [r3, #0]
 800431c:	68fa      	ldr	r2, [r7, #12]
 800431e:	615a      	str	r2, [r3, #20]
  
  /* Check the Over Sampling */
  if(huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8004320:	687b      	ldr	r3, [r7, #4]
 8004322:	69db      	ldr	r3, [r3, #28]
 8004324:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8004328:	f040 80e4 	bne.w	80044f4 <UART_SetConfig+0x25c>
  {
    /*-------------------------- USART BRR Configuration ---------------------*/
#if defined(USART6) 
    if((huart->Instance == USART1) || (huart->Instance == USART6))
 800432c:	687b      	ldr	r3, [r7, #4]
 800432e:	681b      	ldr	r3, [r3, #0]
 8004330:	4aab      	ldr	r2, [pc, #684]	; (80045e0 <UART_SetConfig+0x348>)
 8004332:	4293      	cmp	r3, r2
 8004334:	d004      	beq.n	8004340 <UART_SetConfig+0xa8>
 8004336:	687b      	ldr	r3, [r7, #4]
 8004338:	681b      	ldr	r3, [r3, #0]
 800433a:	4aaa      	ldr	r2, [pc, #680]	; (80045e4 <UART_SetConfig+0x34c>)
 800433c:	4293      	cmp	r3, r2
 800433e:	d16c      	bne.n	800441a <UART_SetConfig+0x182>
    {
      huart->Instance->BRR = UART_BRR_SAMPLING8(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate);
 8004340:	687b      	ldr	r3, [r7, #4]
 8004342:	681c      	ldr	r4, [r3, #0]
 8004344:	f7fe fcda 	bl	8002cfc <HAL_RCC_GetPCLK2Freq>
 8004348:	4602      	mov	r2, r0
 800434a:	4613      	mov	r3, r2
 800434c:	009b      	lsls	r3, r3, #2
 800434e:	4413      	add	r3, r2
 8004350:	009a      	lsls	r2, r3, #2
 8004352:	441a      	add	r2, r3
 8004354:	687b      	ldr	r3, [r7, #4]
 8004356:	685b      	ldr	r3, [r3, #4]
 8004358:	005b      	lsls	r3, r3, #1
 800435a:	fbb2 f3f3 	udiv	r3, r2, r3
 800435e:	4aa2      	ldr	r2, [pc, #648]	; (80045e8 <UART_SetConfig+0x350>)
 8004360:	fba2 2303 	umull	r2, r3, r2, r3
 8004364:	095b      	lsrs	r3, r3, #5
 8004366:	011d      	lsls	r5, r3, #4
 8004368:	f7fe fcc8 	bl	8002cfc <HAL_RCC_GetPCLK2Freq>
 800436c:	4602      	mov	r2, r0
 800436e:	4613      	mov	r3, r2
 8004370:	009b      	lsls	r3, r3, #2
 8004372:	4413      	add	r3, r2
 8004374:	009a      	lsls	r2, r3, #2
 8004376:	441a      	add	r2, r3
 8004378:	687b      	ldr	r3, [r7, #4]
 800437a:	685b      	ldr	r3, [r3, #4]
 800437c:	005b      	lsls	r3, r3, #1
 800437e:	fbb2 f6f3 	udiv	r6, r2, r3
 8004382:	f7fe fcbb 	bl	8002cfc <HAL_RCC_GetPCLK2Freq>
 8004386:	4602      	mov	r2, r0
 8004388:	4613      	mov	r3, r2
 800438a:	009b      	lsls	r3, r3, #2
 800438c:	4413      	add	r3, r2
 800438e:	009a      	lsls	r2, r3, #2
 8004390:	441a      	add	r2, r3
 8004392:	687b      	ldr	r3, [r7, #4]
 8004394:	685b      	ldr	r3, [r3, #4]
 8004396:	005b      	lsls	r3, r3, #1
 8004398:	fbb2 f3f3 	udiv	r3, r2, r3
 800439c:	4a92      	ldr	r2, [pc, #584]	; (80045e8 <UART_SetConfig+0x350>)
 800439e:	fba2 2303 	umull	r2, r3, r2, r3
 80043a2:	095b      	lsrs	r3, r3, #5
 80043a4:	2264      	movs	r2, #100	; 0x64
 80043a6:	fb02 f303 	mul.w	r3, r2, r3
 80043aa:	1af3      	subs	r3, r6, r3
 80043ac:	00db      	lsls	r3, r3, #3
 80043ae:	3332      	adds	r3, #50	; 0x32
 80043b0:	4a8d      	ldr	r2, [pc, #564]	; (80045e8 <UART_SetConfig+0x350>)
 80043b2:	fba2 2303 	umull	r2, r3, r2, r3
 80043b6:	095b      	lsrs	r3, r3, #5
 80043b8:	005b      	lsls	r3, r3, #1
 80043ba:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 80043be:	441d      	add	r5, r3
 80043c0:	f7fe fc9c 	bl	8002cfc <HAL_RCC_GetPCLK2Freq>
 80043c4:	4602      	mov	r2, r0
 80043c6:	4613      	mov	r3, r2
 80043c8:	009b      	lsls	r3, r3, #2
 80043ca:	4413      	add	r3, r2
 80043cc:	009a      	lsls	r2, r3, #2
 80043ce:	441a      	add	r2, r3
 80043d0:	687b      	ldr	r3, [r7, #4]
 80043d2:	685b      	ldr	r3, [r3, #4]
 80043d4:	005b      	lsls	r3, r3, #1
 80043d6:	fbb2 f6f3 	udiv	r6, r2, r3
 80043da:	f7fe fc8f 	bl	8002cfc <HAL_RCC_GetPCLK2Freq>
 80043de:	4602      	mov	r2, r0
 80043e0:	4613      	mov	r3, r2
 80043e2:	009b      	lsls	r3, r3, #2
 80043e4:	4413      	add	r3, r2
 80043e6:	009a      	lsls	r2, r3, #2
 80043e8:	441a      	add	r2, r3
 80043ea:	687b      	ldr	r3, [r7, #4]
 80043ec:	685b      	ldr	r3, [r3, #4]
 80043ee:	005b      	lsls	r3, r3, #1
 80043f0:	fbb2 f3f3 	udiv	r3, r2, r3
 80043f4:	4a7c      	ldr	r2, [pc, #496]	; (80045e8 <UART_SetConfig+0x350>)
 80043f6:	fba2 2303 	umull	r2, r3, r2, r3
 80043fa:	095b      	lsrs	r3, r3, #5
 80043fc:	2264      	movs	r2, #100	; 0x64
 80043fe:	fb02 f303 	mul.w	r3, r2, r3
 8004402:	1af3      	subs	r3, r6, r3
 8004404:	00db      	lsls	r3, r3, #3
 8004406:	3332      	adds	r3, #50	; 0x32
 8004408:	4a77      	ldr	r2, [pc, #476]	; (80045e8 <UART_SetConfig+0x350>)
 800440a:	fba2 2303 	umull	r2, r3, r2, r3
 800440e:	095b      	lsrs	r3, r3, #5
 8004410:	f003 0307 	and.w	r3, r3, #7
 8004414:	442b      	add	r3, r5
 8004416:	60a3      	str	r3, [r4, #8]
 8004418:	e154      	b.n	80046c4 <UART_SetConfig+0x42c>
      huart->Instance->BRR = UART_BRR_SAMPLING8(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate);
    }	
#endif /* USART6 */
    else
    {
      huart->Instance->BRR = UART_BRR_SAMPLING8(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate);
 800441a:	687b      	ldr	r3, [r7, #4]
 800441c:	681c      	ldr	r4, [r3, #0]
 800441e:	f7fe fc59 	bl	8002cd4 <HAL_RCC_GetPCLK1Freq>
 8004422:	4602      	mov	r2, r0
 8004424:	4613      	mov	r3, r2
 8004426:	009b      	lsls	r3, r3, #2
 8004428:	4413      	add	r3, r2
 800442a:	009a      	lsls	r2, r3, #2
 800442c:	441a      	add	r2, r3
 800442e:	687b      	ldr	r3, [r7, #4]
 8004430:	685b      	ldr	r3, [r3, #4]
 8004432:	005b      	lsls	r3, r3, #1
 8004434:	fbb2 f3f3 	udiv	r3, r2, r3
 8004438:	4a6b      	ldr	r2, [pc, #428]	; (80045e8 <UART_SetConfig+0x350>)
 800443a:	fba2 2303 	umull	r2, r3, r2, r3
 800443e:	095b      	lsrs	r3, r3, #5
 8004440:	011d      	lsls	r5, r3, #4
 8004442:	f7fe fc47 	bl	8002cd4 <HAL_RCC_GetPCLK1Freq>
 8004446:	4602      	mov	r2, r0
 8004448:	4613      	mov	r3, r2
 800444a:	009b      	lsls	r3, r3, #2
 800444c:	4413      	add	r3, r2
 800444e:	009a      	lsls	r2, r3, #2
 8004450:	441a      	add	r2, r3
 8004452:	687b      	ldr	r3, [r7, #4]
 8004454:	685b      	ldr	r3, [r3, #4]
 8004456:	005b      	lsls	r3, r3, #1
 8004458:	fbb2 f6f3 	udiv	r6, r2, r3
 800445c:	f7fe fc3a 	bl	8002cd4 <HAL_RCC_GetPCLK1Freq>
 8004460:	4602      	mov	r2, r0
 8004462:	4613      	mov	r3, r2
 8004464:	009b      	lsls	r3, r3, #2
 8004466:	4413      	add	r3, r2
 8004468:	009a      	lsls	r2, r3, #2
 800446a:	441a      	add	r2, r3
 800446c:	687b      	ldr	r3, [r7, #4]
 800446e:	685b      	ldr	r3, [r3, #4]
 8004470:	005b      	lsls	r3, r3, #1
 8004472:	fbb2 f3f3 	udiv	r3, r2, r3
 8004476:	4a5c      	ldr	r2, [pc, #368]	; (80045e8 <UART_SetConfig+0x350>)
 8004478:	fba2 2303 	umull	r2, r3, r2, r3
 800447c:	095b      	lsrs	r3, r3, #5
 800447e:	2264      	movs	r2, #100	; 0x64
 8004480:	fb02 f303 	mul.w	r3, r2, r3
 8004484:	1af3      	subs	r3, r6, r3
 8004486:	00db      	lsls	r3, r3, #3
 8004488:	3332      	adds	r3, #50	; 0x32
 800448a:	4a57      	ldr	r2, [pc, #348]	; (80045e8 <UART_SetConfig+0x350>)
 800448c:	fba2 2303 	umull	r2, r3, r2, r3
 8004490:	095b      	lsrs	r3, r3, #5
 8004492:	005b      	lsls	r3, r3, #1
 8004494:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 8004498:	441d      	add	r5, r3
 800449a:	f7fe fc1b 	bl	8002cd4 <HAL_RCC_GetPCLK1Freq>
 800449e:	4602      	mov	r2, r0
 80044a0:	4613      	mov	r3, r2
 80044a2:	009b      	lsls	r3, r3, #2
 80044a4:	4413      	add	r3, r2
 80044a6:	009a      	lsls	r2, r3, #2
 80044a8:	441a      	add	r2, r3
 80044aa:	687b      	ldr	r3, [r7, #4]
 80044ac:	685b      	ldr	r3, [r3, #4]
 80044ae:	005b      	lsls	r3, r3, #1
 80044b0:	fbb2 f6f3 	udiv	r6, r2, r3
 80044b4:	f7fe fc0e 	bl	8002cd4 <HAL_RCC_GetPCLK1Freq>
 80044b8:	4602      	mov	r2, r0
 80044ba:	4613      	mov	r3, r2
 80044bc:	009b      	lsls	r3, r3, #2
 80044be:	4413      	add	r3, r2
 80044c0:	009a      	lsls	r2, r3, #2
 80044c2:	441a      	add	r2, r3
 80044c4:	687b      	ldr	r3, [r7, #4]
 80044c6:	685b      	ldr	r3, [r3, #4]
 80044c8:	005b      	lsls	r3, r3, #1
 80044ca:	fbb2 f3f3 	udiv	r3, r2, r3
 80044ce:	4a46      	ldr	r2, [pc, #280]	; (80045e8 <UART_SetConfig+0x350>)
 80044d0:	fba2 2303 	umull	r2, r3, r2, r3
 80044d4:	095b      	lsrs	r3, r3, #5
 80044d6:	2264      	movs	r2, #100	; 0x64
 80044d8:	fb02 f303 	mul.w	r3, r2, r3
 80044dc:	1af3      	subs	r3, r6, r3
 80044de:	00db      	lsls	r3, r3, #3
 80044e0:	3332      	adds	r3, #50	; 0x32
 80044e2:	4a41      	ldr	r2, [pc, #260]	; (80045e8 <UART_SetConfig+0x350>)
 80044e4:	fba2 2303 	umull	r2, r3, r2, r3
 80044e8:	095b      	lsrs	r3, r3, #5
 80044ea:	f003 0307 	and.w	r3, r3, #7
 80044ee:	442b      	add	r3, r5
 80044f0:	60a3      	str	r3, [r4, #8]
    else
    {
      huart->Instance->BRR = UART_BRR_SAMPLING16(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate);
    }
  }
}
 80044f2:	e0e7      	b.n	80046c4 <UART_SetConfig+0x42c>
    if((huart->Instance == USART1) || (huart->Instance == USART6))
 80044f4:	687b      	ldr	r3, [r7, #4]
 80044f6:	681b      	ldr	r3, [r3, #0]
 80044f8:	4a39      	ldr	r2, [pc, #228]	; (80045e0 <UART_SetConfig+0x348>)
 80044fa:	4293      	cmp	r3, r2
 80044fc:	d004      	beq.n	8004508 <UART_SetConfig+0x270>
 80044fe:	687b      	ldr	r3, [r7, #4]
 8004500:	681b      	ldr	r3, [r3, #0]
 8004502:	4a38      	ldr	r2, [pc, #224]	; (80045e4 <UART_SetConfig+0x34c>)
 8004504:	4293      	cmp	r3, r2
 8004506:	d171      	bne.n	80045ec <UART_SetConfig+0x354>
      huart->Instance->BRR = UART_BRR_SAMPLING16(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate);
 8004508:	687b      	ldr	r3, [r7, #4]
 800450a:	681c      	ldr	r4, [r3, #0]
 800450c:	f7fe fbf6 	bl	8002cfc <HAL_RCC_GetPCLK2Freq>
 8004510:	4602      	mov	r2, r0
 8004512:	4613      	mov	r3, r2
 8004514:	009b      	lsls	r3, r3, #2
 8004516:	4413      	add	r3, r2
 8004518:	009a      	lsls	r2, r3, #2
 800451a:	441a      	add	r2, r3
 800451c:	687b      	ldr	r3, [r7, #4]
 800451e:	685b      	ldr	r3, [r3, #4]
 8004520:	009b      	lsls	r3, r3, #2
 8004522:	fbb2 f3f3 	udiv	r3, r2, r3
 8004526:	4a30      	ldr	r2, [pc, #192]	; (80045e8 <UART_SetConfig+0x350>)
 8004528:	fba2 2303 	umull	r2, r3, r2, r3
 800452c:	095b      	lsrs	r3, r3, #5
 800452e:	011d      	lsls	r5, r3, #4
 8004530:	f7fe fbe4 	bl	8002cfc <HAL_RCC_GetPCLK2Freq>
 8004534:	4602      	mov	r2, r0
 8004536:	4613      	mov	r3, r2
 8004538:	009b      	lsls	r3, r3, #2
 800453a:	4413      	add	r3, r2
 800453c:	009a      	lsls	r2, r3, #2
 800453e:	441a      	add	r2, r3
 8004540:	687b      	ldr	r3, [r7, #4]
 8004542:	685b      	ldr	r3, [r3, #4]
 8004544:	009b      	lsls	r3, r3, #2
 8004546:	fbb2 f6f3 	udiv	r6, r2, r3
 800454a:	f7fe fbd7 	bl	8002cfc <HAL_RCC_GetPCLK2Freq>
 800454e:	4602      	mov	r2, r0
 8004550:	4613      	mov	r3, r2
 8004552:	009b      	lsls	r3, r3, #2
 8004554:	4413      	add	r3, r2
 8004556:	009a      	lsls	r2, r3, #2
 8004558:	441a      	add	r2, r3
 800455a:	687b      	ldr	r3, [r7, #4]
 800455c:	685b      	ldr	r3, [r3, #4]
 800455e:	009b      	lsls	r3, r3, #2
 8004560:	fbb2 f3f3 	udiv	r3, r2, r3
 8004564:	4a20      	ldr	r2, [pc, #128]	; (80045e8 <UART_SetConfig+0x350>)
 8004566:	fba2 2303 	umull	r2, r3, r2, r3
 800456a:	095b      	lsrs	r3, r3, #5
 800456c:	2264      	movs	r2, #100	; 0x64
 800456e:	fb02 f303 	mul.w	r3, r2, r3
 8004572:	1af3      	subs	r3, r6, r3
 8004574:	011b      	lsls	r3, r3, #4
 8004576:	3332      	adds	r3, #50	; 0x32
 8004578:	4a1b      	ldr	r2, [pc, #108]	; (80045e8 <UART_SetConfig+0x350>)
 800457a:	fba2 2303 	umull	r2, r3, r2, r3
 800457e:	095b      	lsrs	r3, r3, #5
 8004580:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8004584:	441d      	add	r5, r3
 8004586:	f7fe fbb9 	bl	8002cfc <HAL_RCC_GetPCLK2Freq>
 800458a:	4602      	mov	r2, r0
 800458c:	4613      	mov	r3, r2
 800458e:	009b      	lsls	r3, r3, #2
 8004590:	4413      	add	r3, r2
 8004592:	009a      	lsls	r2, r3, #2
 8004594:	441a      	add	r2, r3
 8004596:	687b      	ldr	r3, [r7, #4]
 8004598:	685b      	ldr	r3, [r3, #4]
 800459a:	009b      	lsls	r3, r3, #2
 800459c:	fbb2 f6f3 	udiv	r6, r2, r3
 80045a0:	f7fe fbac 	bl	8002cfc <HAL_RCC_GetPCLK2Freq>
 80045a4:	4602      	mov	r2, r0
 80045a6:	4613      	mov	r3, r2
 80045a8:	009b      	lsls	r3, r3, #2
 80045aa:	4413      	add	r3, r2
 80045ac:	009a      	lsls	r2, r3, #2
 80045ae:	441a      	add	r2, r3
 80045b0:	687b      	ldr	r3, [r7, #4]
 80045b2:	685b      	ldr	r3, [r3, #4]
 80045b4:	009b      	lsls	r3, r3, #2
 80045b6:	fbb2 f3f3 	udiv	r3, r2, r3
 80045ba:	4a0b      	ldr	r2, [pc, #44]	; (80045e8 <UART_SetConfig+0x350>)
 80045bc:	fba2 2303 	umull	r2, r3, r2, r3
 80045c0:	095b      	lsrs	r3, r3, #5
 80045c2:	2264      	movs	r2, #100	; 0x64
 80045c4:	fb02 f303 	mul.w	r3, r2, r3
 80045c8:	1af3      	subs	r3, r6, r3
 80045ca:	011b      	lsls	r3, r3, #4
 80045cc:	3332      	adds	r3, #50	; 0x32
 80045ce:	4a06      	ldr	r2, [pc, #24]	; (80045e8 <UART_SetConfig+0x350>)
 80045d0:	fba2 2303 	umull	r2, r3, r2, r3
 80045d4:	095b      	lsrs	r3, r3, #5
 80045d6:	f003 030f 	and.w	r3, r3, #15
 80045da:	442b      	add	r3, r5
 80045dc:	60a3      	str	r3, [r4, #8]
 80045de:	e071      	b.n	80046c4 <UART_SetConfig+0x42c>
 80045e0:	40011000 	.word	0x40011000
 80045e4:	40011400 	.word	0x40011400
 80045e8:	51eb851f 	.word	0x51eb851f
      huart->Instance->BRR = UART_BRR_SAMPLING16(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate);
 80045ec:	687b      	ldr	r3, [r7, #4]
 80045ee:	681c      	ldr	r4, [r3, #0]
 80045f0:	f7fe fb70 	bl	8002cd4 <HAL_RCC_GetPCLK1Freq>
 80045f4:	4602      	mov	r2, r0
 80045f6:	4613      	mov	r3, r2
 80045f8:	009b      	lsls	r3, r3, #2
 80045fa:	4413      	add	r3, r2
 80045fc:	009a      	lsls	r2, r3, #2
 80045fe:	441a      	add	r2, r3
 8004600:	687b      	ldr	r3, [r7, #4]
 8004602:	685b      	ldr	r3, [r3, #4]
 8004604:	009b      	lsls	r3, r3, #2
 8004606:	fbb2 f3f3 	udiv	r3, r2, r3
 800460a:	4a30      	ldr	r2, [pc, #192]	; (80046cc <UART_SetConfig+0x434>)
 800460c:	fba2 2303 	umull	r2, r3, r2, r3
 8004610:	095b      	lsrs	r3, r3, #5
 8004612:	011d      	lsls	r5, r3, #4
 8004614:	f7fe fb5e 	bl	8002cd4 <HAL_RCC_GetPCLK1Freq>
 8004618:	4602      	mov	r2, r0
 800461a:	4613      	mov	r3, r2
 800461c:	009b      	lsls	r3, r3, #2
 800461e:	4413      	add	r3, r2
 8004620:	009a      	lsls	r2, r3, #2
 8004622:	441a      	add	r2, r3
 8004624:	687b      	ldr	r3, [r7, #4]
 8004626:	685b      	ldr	r3, [r3, #4]
 8004628:	009b      	lsls	r3, r3, #2
 800462a:	fbb2 f6f3 	udiv	r6, r2, r3
 800462e:	f7fe fb51 	bl	8002cd4 <HAL_RCC_GetPCLK1Freq>
 8004632:	4602      	mov	r2, r0
 8004634:	4613      	mov	r3, r2
 8004636:	009b      	lsls	r3, r3, #2
 8004638:	4413      	add	r3, r2
 800463a:	009a      	lsls	r2, r3, #2
 800463c:	441a      	add	r2, r3
 800463e:	687b      	ldr	r3, [r7, #4]
 8004640:	685b      	ldr	r3, [r3, #4]
 8004642:	009b      	lsls	r3, r3, #2
 8004644:	fbb2 f3f3 	udiv	r3, r2, r3
 8004648:	4a20      	ldr	r2, [pc, #128]	; (80046cc <UART_SetConfig+0x434>)
 800464a:	fba2 2303 	umull	r2, r3, r2, r3
 800464e:	095b      	lsrs	r3, r3, #5
 8004650:	2264      	movs	r2, #100	; 0x64
 8004652:	fb02 f303 	mul.w	r3, r2, r3
 8004656:	1af3      	subs	r3, r6, r3
 8004658:	011b      	lsls	r3, r3, #4
 800465a:	3332      	adds	r3, #50	; 0x32
 800465c:	4a1b      	ldr	r2, [pc, #108]	; (80046cc <UART_SetConfig+0x434>)
 800465e:	fba2 2303 	umull	r2, r3, r2, r3
 8004662:	095b      	lsrs	r3, r3, #5
 8004664:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8004668:	441d      	add	r5, r3
 800466a:	f7fe fb33 	bl	8002cd4 <HAL_RCC_GetPCLK1Freq>
 800466e:	4602      	mov	r2, r0
 8004670:	4613      	mov	r3, r2
 8004672:	009b      	lsls	r3, r3, #2
 8004674:	4413      	add	r3, r2
 8004676:	009a      	lsls	r2, r3, #2
 8004678:	441a      	add	r2, r3
 800467a:	687b      	ldr	r3, [r7, #4]
 800467c:	685b      	ldr	r3, [r3, #4]
 800467e:	009b      	lsls	r3, r3, #2
 8004680:	fbb2 f6f3 	udiv	r6, r2, r3
 8004684:	f7fe fb26 	bl	8002cd4 <HAL_RCC_GetPCLK1Freq>
 8004688:	4602      	mov	r2, r0
 800468a:	4613      	mov	r3, r2
 800468c:	009b      	lsls	r3, r3, #2
 800468e:	4413      	add	r3, r2
 8004690:	009a      	lsls	r2, r3, #2
 8004692:	441a      	add	r2, r3
 8004694:	687b      	ldr	r3, [r7, #4]
 8004696:	685b      	ldr	r3, [r3, #4]
 8004698:	009b      	lsls	r3, r3, #2
 800469a:	fbb2 f3f3 	udiv	r3, r2, r3
 800469e:	4a0b      	ldr	r2, [pc, #44]	; (80046cc <UART_SetConfig+0x434>)
 80046a0:	fba2 2303 	umull	r2, r3, r2, r3
 80046a4:	095b      	lsrs	r3, r3, #5
 80046a6:	2264      	movs	r2, #100	; 0x64
 80046a8:	fb02 f303 	mul.w	r3, r2, r3
 80046ac:	1af3      	subs	r3, r6, r3
 80046ae:	011b      	lsls	r3, r3, #4
 80046b0:	3332      	adds	r3, #50	; 0x32
 80046b2:	4a06      	ldr	r2, [pc, #24]	; (80046cc <UART_SetConfig+0x434>)
 80046b4:	fba2 2303 	umull	r2, r3, r2, r3
 80046b8:	095b      	lsrs	r3, r3, #5
 80046ba:	f003 030f 	and.w	r3, r3, #15
 80046be:	442b      	add	r3, r5
 80046c0:	60a3      	str	r3, [r4, #8]
}
 80046c2:	e7ff      	b.n	80046c4 <UART_SetConfig+0x42c>
 80046c4:	bf00      	nop
 80046c6:	3714      	adds	r7, #20
 80046c8:	46bd      	mov	sp, r7
 80046ca:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80046cc:	51eb851f 	.word	0x51eb851f

080046d0 <_7SEG_GPIO_Init>:
#include "7seg.h"

void _7SEG_GPIO_Init()
{
 80046d0:	b580      	push	{r7, lr}
 80046d2:	b08a      	sub	sp, #40	; 0x28
 80046d4:	af00      	add	r7, sp, #0
	GPIO_InitTypeDef GPIO_InitStruct;

	/* GPIOA,D,E Periph clock enable */
	__HAL_RCC_GPIOA_CLK_ENABLE();
 80046d6:	2300      	movs	r3, #0
 80046d8:	613b      	str	r3, [r7, #16]
 80046da:	4a6b      	ldr	r2, [pc, #428]	; (8004888 <_7SEG_GPIO_Init+0x1b8>)
 80046dc:	4b6a      	ldr	r3, [pc, #424]	; (8004888 <_7SEG_GPIO_Init+0x1b8>)
 80046de:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80046e0:	f043 0301 	orr.w	r3, r3, #1
 80046e4:	6313      	str	r3, [r2, #48]	; 0x30
 80046e6:	4b68      	ldr	r3, [pc, #416]	; (8004888 <_7SEG_GPIO_Init+0x1b8>)
 80046e8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80046ea:	f003 0301 	and.w	r3, r3, #1
 80046ee:	613b      	str	r3, [r7, #16]
 80046f0:	693b      	ldr	r3, [r7, #16]
	__HAL_RCC_GPIOC_CLK_ENABLE();
 80046f2:	2300      	movs	r3, #0
 80046f4:	60fb      	str	r3, [r7, #12]
 80046f6:	4a64      	ldr	r2, [pc, #400]	; (8004888 <_7SEG_GPIO_Init+0x1b8>)
 80046f8:	4b63      	ldr	r3, [pc, #396]	; (8004888 <_7SEG_GPIO_Init+0x1b8>)
 80046fa:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80046fc:	f043 0304 	orr.w	r3, r3, #4
 8004700:	6313      	str	r3, [r2, #48]	; 0x30
 8004702:	4b61      	ldr	r3, [pc, #388]	; (8004888 <_7SEG_GPIO_Init+0x1b8>)
 8004704:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004706:	f003 0304 	and.w	r3, r3, #4
 800470a:	60fb      	str	r3, [r7, #12]
 800470c:	68fb      	ldr	r3, [r7, #12]
	__HAL_RCC_GPIOD_CLK_ENABLE();
 800470e:	2300      	movs	r3, #0
 8004710:	60bb      	str	r3, [r7, #8]
 8004712:	4a5d      	ldr	r2, [pc, #372]	; (8004888 <_7SEG_GPIO_Init+0x1b8>)
 8004714:	4b5c      	ldr	r3, [pc, #368]	; (8004888 <_7SEG_GPIO_Init+0x1b8>)
 8004716:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004718:	f043 0308 	orr.w	r3, r3, #8
 800471c:	6313      	str	r3, [r2, #48]	; 0x30
 800471e:	4b5a      	ldr	r3, [pc, #360]	; (8004888 <_7SEG_GPIO_Init+0x1b8>)
 8004720:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004722:	f003 0308 	and.w	r3, r3, #8
 8004726:	60bb      	str	r3, [r7, #8]
 8004728:	68bb      	ldr	r3, [r7, #8]
	__HAL_RCC_GPIOE_CLK_ENABLE();
 800472a:	2300      	movs	r3, #0
 800472c:	607b      	str	r3, [r7, #4]
 800472e:	4a56      	ldr	r2, [pc, #344]	; (8004888 <_7SEG_GPIO_Init+0x1b8>)
 8004730:	4b55      	ldr	r3, [pc, #340]	; (8004888 <_7SEG_GPIO_Init+0x1b8>)
 8004732:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004734:	f043 0310 	orr.w	r3, r3, #16
 8004738:	6313      	str	r3, [r2, #48]	; 0x30
 800473a:	4b53      	ldr	r3, [pc, #332]	; (8004888 <_7SEG_GPIO_Init+0x1b8>)
 800473c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800473e:	f003 0310 	and.w	r3, r3, #16
 8004742:	607b      	str	r3, [r7, #4]
 8004744:	687b      	ldr	r3, [r7, #4]

	//Digit1
	GPIO_InitStruct.Pin = GPIO_PIN_DGT1_A;
 8004746:	f44f 6300 	mov.w	r3, #2048	; 0x800
 800474a:	617b      	str	r3, [r7, #20]
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800474c:	2301      	movs	r3, #1
 800474e:	61bb      	str	r3, [r7, #24]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004750:	2300      	movs	r3, #0
 8004752:	61fb      	str	r3, [r7, #28]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004754:	2300      	movs	r3, #0
 8004756:	623b      	str	r3, [r7, #32]
	HAL_GPIO_Init(GPIO_DGT1_A, &GPIO_InitStruct);
 8004758:	f107 0314 	add.w	r3, r7, #20
 800475c:	4619      	mov	r1, r3
 800475e:	484b      	ldr	r0, [pc, #300]	; (800488c <_7SEG_GPIO_Init+0x1bc>)
 8004760:	f7fd fcd2 	bl	8002108 <HAL_GPIO_Init>
	GPIO_InitStruct.Pin = GPIO_PIN_DGT1_B;
 8004764:	f44f 7380 	mov.w	r3, #256	; 0x100
 8004768:	617b      	str	r3, [r7, #20]
	HAL_GPIO_Init(GPIO_DGT1_B, &GPIO_InitStruct);
 800476a:	f107 0314 	add.w	r3, r7, #20
 800476e:	4619      	mov	r1, r3
 8004770:	4847      	ldr	r0, [pc, #284]	; (8004890 <_7SEG_GPIO_Init+0x1c0>)
 8004772:	f7fd fcc9 	bl	8002108 <HAL_GPIO_Init>
	GPIO_InitStruct.Pin = GPIO_PIN_DGT1_C;
 8004776:	2340      	movs	r3, #64	; 0x40
 8004778:	617b      	str	r3, [r7, #20]
	HAL_GPIO_Init(GPIO_DGT1_C, &GPIO_InitStruct);
 800477a:	f107 0314 	add.w	r3, r7, #20
 800477e:	4619      	mov	r1, r3
 8004780:	4842      	ldr	r0, [pc, #264]	; (800488c <_7SEG_GPIO_Init+0x1bc>)
 8004782:	f7fd fcc1 	bl	8002108 <HAL_GPIO_Init>
	GPIO_InitStruct.Pin = GPIO_PIN_DGT1_D;
 8004786:	2320      	movs	r3, #32
 8004788:	617b      	str	r3, [r7, #20]
	HAL_GPIO_Init(GPIO_DGT1_D, &GPIO_InitStruct);
 800478a:	f107 0314 	add.w	r3, r7, #20
 800478e:	4619      	mov	r1, r3
 8004790:	483e      	ldr	r0, [pc, #248]	; (800488c <_7SEG_GPIO_Init+0x1bc>)
 8004792:	f7fd fcb9 	bl	8002108 <HAL_GPIO_Init>
	GPIO_InitStruct.Pin = GPIO_PIN_DGT1_E;
 8004796:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 800479a:	617b      	str	r3, [r7, #20]
	HAL_GPIO_Init(GPIO_DGT1_E, &GPIO_InitStruct);
 800479c:	f107 0314 	add.w	r3, r7, #20
 80047a0:	4619      	mov	r1, r3
 80047a2:	483c      	ldr	r0, [pc, #240]	; (8004894 <_7SEG_GPIO_Init+0x1c4>)
 80047a4:	f7fd fcb0 	bl	8002108 <HAL_GPIO_Init>
	GPIO_InitStruct.Pin = GPIO_PIN_DGT1_F;
 80047a8:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80047ac:	617b      	str	r3, [r7, #20]
	HAL_GPIO_Init(GPIO_DGT1_F, &GPIO_InitStruct);
 80047ae:	f107 0314 	add.w	r3, r7, #20
 80047b2:	4619      	mov	r1, r3
 80047b4:	4837      	ldr	r0, [pc, #220]	; (8004894 <_7SEG_GPIO_Init+0x1c4>)
 80047b6:	f7fd fca7 	bl	8002108 <HAL_GPIO_Init>
	GPIO_InitStruct.Pin = GPIO_PIN_DGT1_G;
 80047ba:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80047be:	617b      	str	r3, [r7, #20]
	HAL_GPIO_Init(GPIO_DGT1_G, &GPIO_InitStruct);
 80047c0:	f107 0314 	add.w	r3, r7, #20
 80047c4:	4619      	mov	r1, r3
 80047c6:	4831      	ldr	r0, [pc, #196]	; (800488c <_7SEG_GPIO_Init+0x1bc>)
 80047c8:	f7fd fc9e 	bl	8002108 <HAL_GPIO_Init>
	GPIO_InitStruct.Pin = GPIO_PIN_DGT1_DP;
 80047cc:	2380      	movs	r3, #128	; 0x80
 80047ce:	617b      	str	r3, [r7, #20]
	HAL_GPIO_Init(GPIO_DGT1_DP, &GPIO_InitStruct);
 80047d0:	f107 0314 	add.w	r3, r7, #20
 80047d4:	4619      	mov	r1, r3
 80047d6:	482d      	ldr	r0, [pc, #180]	; (800488c <_7SEG_GPIO_Init+0x1bc>)
 80047d8:	f7fd fc96 	bl	8002108 <HAL_GPIO_Init>

	//Digit2
	GPIO_InitStruct.Pin = GPIO_PIN_DGT2_A;
 80047dc:	f44f 7300 	mov.w	r3, #512	; 0x200
 80047e0:	617b      	str	r3, [r7, #20]
	HAL_GPIO_Init(GPIO_DGT2_A, &GPIO_InitStruct);
 80047e2:	f107 0314 	add.w	r3, r7, #20
 80047e6:	4619      	mov	r1, r3
 80047e8:	482b      	ldr	r0, [pc, #172]	; (8004898 <_7SEG_GPIO_Init+0x1c8>)
 80047ea:	f7fd fc8d 	bl	8002108 <HAL_GPIO_Init>
	GPIO_InitStruct.Pin = GPIO_PIN_DGT2_B;
 80047ee:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80047f2:	617b      	str	r3, [r7, #20]
	HAL_GPIO_Init(GPIO_DGT2_B, &GPIO_InitStruct);
 80047f4:	f107 0314 	add.w	r3, r7, #20
 80047f8:	4619      	mov	r1, r3
 80047fa:	4827      	ldr	r0, [pc, #156]	; (8004898 <_7SEG_GPIO_Init+0x1c8>)
 80047fc:	f7fd fc84 	bl	8002108 <HAL_GPIO_Init>
	GPIO_InitStruct.Pin = GPIO_PIN_DGT2_C;
 8004800:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8004804:	617b      	str	r3, [r7, #20]
	HAL_GPIO_Init(GPIO_DGT2_C, &GPIO_InitStruct);
 8004806:	f107 0314 	add.w	r3, r7, #20
 800480a:	4619      	mov	r1, r3
 800480c:	4822      	ldr	r0, [pc, #136]	; (8004898 <_7SEG_GPIO_Init+0x1c8>)
 800480e:	f7fd fc7b 	bl	8002108 <HAL_GPIO_Init>
	GPIO_InitStruct.Pin = GPIO_PIN_DGT2_D;
 8004812:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8004816:	617b      	str	r3, [r7, #20]
	HAL_GPIO_Init(GPIO_DGT2_D, &GPIO_InitStruct);
 8004818:	f107 0314 	add.w	r3, r7, #20
 800481c:	4619      	mov	r1, r3
 800481e:	481e      	ldr	r0, [pc, #120]	; (8004898 <_7SEG_GPIO_Init+0x1c8>)
 8004820:	f7fd fc72 	bl	8002108 <HAL_GPIO_Init>
	GPIO_InitStruct.Pin = GPIO_PIN_DGT2_E;
 8004824:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8004828:	617b      	str	r3, [r7, #20]
	HAL_GPIO_Init(GPIO_DGT2_E, &GPIO_InitStruct);
 800482a:	f107 0314 	add.w	r3, r7, #20
 800482e:	4619      	mov	r1, r3
 8004830:	4819      	ldr	r0, [pc, #100]	; (8004898 <_7SEG_GPIO_Init+0x1c8>)
 8004832:	f7fd fc69 	bl	8002108 <HAL_GPIO_Init>
	GPIO_InitStruct.Pin = GPIO_PIN_DGT2_F;
 8004836:	f44f 7380 	mov.w	r3, #256	; 0x100
 800483a:	617b      	str	r3, [r7, #20]
	HAL_GPIO_Init(GPIO_DGT2_F, &GPIO_InitStruct);
 800483c:	f107 0314 	add.w	r3, r7, #20
 8004840:	4619      	mov	r1, r3
 8004842:	4815      	ldr	r0, [pc, #84]	; (8004898 <_7SEG_GPIO_Init+0x1c8>)
 8004844:	f7fd fc60 	bl	8002108 <HAL_GPIO_Init>
	GPIO_InitStruct.Pin = GPIO_PIN_DGT2_G;
 8004848:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 800484c:	617b      	str	r3, [r7, #20]
	HAL_GPIO_Init(GPIO_DGT2_G, &GPIO_InitStruct);
 800484e:	f107 0314 	add.w	r3, r7, #20
 8004852:	4619      	mov	r1, r3
 8004854:	4810      	ldr	r0, [pc, #64]	; (8004898 <_7SEG_GPIO_Init+0x1c8>)
 8004856:	f7fd fc57 	bl	8002108 <HAL_GPIO_Init>
	GPIO_InitStruct.Pin = GPIO_PIN_DGT2_DP;
 800485a:	f44f 6300 	mov.w	r3, #2048	; 0x800
 800485e:	617b      	str	r3, [r7, #20]
	HAL_GPIO_Init(GPIO_DGT2_DP, &GPIO_InitStruct);
 8004860:	f107 0314 	add.w	r3, r7, #20
 8004864:	4619      	mov	r1, r3
 8004866:	480c      	ldr	r0, [pc, #48]	; (8004898 <_7SEG_GPIO_Init+0x1c8>)
 8004868:	f7fd fc4e 	bl	8002108 <HAL_GPIO_Init>

	
	_7SEG_SetNumber(DGT1, 0, ON);
 800486c:	2201      	movs	r2, #1
 800486e:	2100      	movs	r1, #0
 8004870:	2000      	movs	r0, #0
 8004872:	f000 f813 	bl	800489c <_7SEG_SetNumber>
	_7SEG_SetNumber(DGT2, 0, ON);
 8004876:	2201      	movs	r2, #1
 8004878:	2100      	movs	r1, #0
 800487a:	2001      	movs	r0, #1
 800487c:	f000 f80e 	bl	800489c <_7SEG_SetNumber>
}
 8004880:	bf00      	nop
 8004882:	3728      	adds	r7, #40	; 0x28
 8004884:	46bd      	mov	sp, r7
 8004886:	bd80      	pop	{r7, pc}
 8004888:	40023800 	.word	0x40023800
 800488c:	40020c00 	.word	0x40020c00
 8004890:	40020000 	.word	0x40020000
 8004894:	40020800 	.word	0x40020800
 8004898:	40021000 	.word	0x40021000

0800489c <_7SEG_SetNumber>:


void _7SEG_SetNumber(int dgt, int num, int dp)
{
 800489c:	b580      	push	{r7, lr}
 800489e:	b084      	sub	sp, #16
 80048a0:	af00      	add	r7, sp, #0
 80048a2:	60f8      	str	r0, [r7, #12]
 80048a4:	60b9      	str	r1, [r7, #8]
 80048a6:	607a      	str	r2, [r7, #4]
	if(dgt == DGT1)
 80048a8:	68fb      	ldr	r3, [r7, #12]
 80048aa:	2b00      	cmp	r3, #0
 80048ac:	f040 81dc 	bne.w	8004c68 <_7SEG_SetNumber+0x3cc>
	{
		switch(num%10)
 80048b0:	68b9      	ldr	r1, [r7, #8]
 80048b2:	4bcb      	ldr	r3, [pc, #812]	; (8004be0 <_7SEG_SetNumber+0x344>)
 80048b4:	fb83 2301 	smull	r2, r3, r3, r1
 80048b8:	109a      	asrs	r2, r3, #2
 80048ba:	17cb      	asrs	r3, r1, #31
 80048bc:	1ad2      	subs	r2, r2, r3
 80048be:	4613      	mov	r3, r2
 80048c0:	009b      	lsls	r3, r3, #2
 80048c2:	4413      	add	r3, r2
 80048c4:	005b      	lsls	r3, r3, #1
 80048c6:	1aca      	subs	r2, r1, r3
 80048c8:	2a09      	cmp	r2, #9
 80048ca:	f200 81ba 	bhi.w	8004c42 <_7SEG_SetNumber+0x3a6>
 80048ce:	a301      	add	r3, pc, #4	; (adr r3, 80048d4 <_7SEG_SetNumber+0x38>)
 80048d0:	f853 f022 	ldr.w	pc, [r3, r2, lsl #2]
 80048d4:	080048fd 	.word	0x080048fd
 80048d8:	0800494f 	.word	0x0800494f
 80048dc:	080049a1 	.word	0x080049a1
 80048e0:	080049f3 	.word	0x080049f3
 80048e4:	08004a45 	.word	0x08004a45
 80048e8:	08004a97 	.word	0x08004a97
 80048ec:	08004ae9 	.word	0x08004ae9
 80048f0:	08004b3b 	.word	0x08004b3b
 80048f4:	08004b8d 	.word	0x08004b8d
 80048f8:	08004bf1 	.word	0x08004bf1
		{
			case 0: DGT1_A_ON; DGT1_B_ON; DGT1_C_ON; DGT1_D_ON; DGT1_E_ON; DGT1_F_ON;
 80048fc:	2200      	movs	r2, #0
 80048fe:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8004902:	48b8      	ldr	r0, [pc, #736]	; (8004be4 <_7SEG_SetNumber+0x348>)
 8004904:	f7fd fd9a 	bl	800243c <HAL_GPIO_WritePin>
 8004908:	2200      	movs	r2, #0
 800490a:	f44f 7180 	mov.w	r1, #256	; 0x100
 800490e:	48b6      	ldr	r0, [pc, #728]	; (8004be8 <_7SEG_SetNumber+0x34c>)
 8004910:	f7fd fd94 	bl	800243c <HAL_GPIO_WritePin>
 8004914:	2200      	movs	r2, #0
 8004916:	2140      	movs	r1, #64	; 0x40
 8004918:	48b2      	ldr	r0, [pc, #712]	; (8004be4 <_7SEG_SetNumber+0x348>)
 800491a:	f7fd fd8f 	bl	800243c <HAL_GPIO_WritePin>
 800491e:	2200      	movs	r2, #0
 8004920:	2120      	movs	r1, #32
 8004922:	48b0      	ldr	r0, [pc, #704]	; (8004be4 <_7SEG_SetNumber+0x348>)
 8004924:	f7fd fd8a 	bl	800243c <HAL_GPIO_WritePin>
 8004928:	2200      	movs	r2, #0
 800492a:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 800492e:	48af      	ldr	r0, [pc, #700]	; (8004bec <_7SEG_SetNumber+0x350>)
 8004930:	f7fd fd84 	bl	800243c <HAL_GPIO_WritePin>
 8004934:	2200      	movs	r2, #0
 8004936:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 800493a:	48ac      	ldr	r0, [pc, #688]	; (8004bec <_7SEG_SetNumber+0x350>)
 800493c:	f7fd fd7e 	bl	800243c <HAL_GPIO_WritePin>
					DGT1_G_OFF;
 8004940:	2201      	movs	r2, #1
 8004942:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8004946:	48a7      	ldr	r0, [pc, #668]	; (8004be4 <_7SEG_SetNumber+0x348>)
 8004948:	f7fd fd78 	bl	800243c <HAL_GPIO_WritePin>
				break;
 800494c:	e179      	b.n	8004c42 <_7SEG_SetNumber+0x3a6>
			case 1: DGT1_B_ON; DGT1_C_ON;
 800494e:	2200      	movs	r2, #0
 8004950:	f44f 7180 	mov.w	r1, #256	; 0x100
 8004954:	48a4      	ldr	r0, [pc, #656]	; (8004be8 <_7SEG_SetNumber+0x34c>)
 8004956:	f7fd fd71 	bl	800243c <HAL_GPIO_WritePin>
 800495a:	2200      	movs	r2, #0
 800495c:	2140      	movs	r1, #64	; 0x40
 800495e:	48a1      	ldr	r0, [pc, #644]	; (8004be4 <_7SEG_SetNumber+0x348>)
 8004960:	f7fd fd6c 	bl	800243c <HAL_GPIO_WritePin>
					DGT1_A_OFF; DGT1_D_OFF; DGT1_E_OFF; DGT1_F_OFF; DGT1_G_OFF;
 8004964:	2201      	movs	r2, #1
 8004966:	f44f 6100 	mov.w	r1, #2048	; 0x800
 800496a:	489e      	ldr	r0, [pc, #632]	; (8004be4 <_7SEG_SetNumber+0x348>)
 800496c:	f7fd fd66 	bl	800243c <HAL_GPIO_WritePin>
 8004970:	2201      	movs	r2, #1
 8004972:	2120      	movs	r1, #32
 8004974:	489b      	ldr	r0, [pc, #620]	; (8004be4 <_7SEG_SetNumber+0x348>)
 8004976:	f7fd fd61 	bl	800243c <HAL_GPIO_WritePin>
 800497a:	2201      	movs	r2, #1
 800497c:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8004980:	489a      	ldr	r0, [pc, #616]	; (8004bec <_7SEG_SetNumber+0x350>)
 8004982:	f7fd fd5b 	bl	800243c <HAL_GPIO_WritePin>
 8004986:	2201      	movs	r2, #1
 8004988:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 800498c:	4897      	ldr	r0, [pc, #604]	; (8004bec <_7SEG_SetNumber+0x350>)
 800498e:	f7fd fd55 	bl	800243c <HAL_GPIO_WritePin>
 8004992:	2201      	movs	r2, #1
 8004994:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8004998:	4892      	ldr	r0, [pc, #584]	; (8004be4 <_7SEG_SetNumber+0x348>)
 800499a:	f7fd fd4f 	bl	800243c <HAL_GPIO_WritePin>
				break;
 800499e:	e150      	b.n	8004c42 <_7SEG_SetNumber+0x3a6>
			case 2: DGT1_A_ON; DGT1_B_ON; DGT1_G_ON; DGT1_E_ON; DGT1_D_ON;
 80049a0:	2200      	movs	r2, #0
 80049a2:	f44f 6100 	mov.w	r1, #2048	; 0x800
 80049a6:	488f      	ldr	r0, [pc, #572]	; (8004be4 <_7SEG_SetNumber+0x348>)
 80049a8:	f7fd fd48 	bl	800243c <HAL_GPIO_WritePin>
 80049ac:	2200      	movs	r2, #0
 80049ae:	f44f 7180 	mov.w	r1, #256	; 0x100
 80049b2:	488d      	ldr	r0, [pc, #564]	; (8004be8 <_7SEG_SetNumber+0x34c>)
 80049b4:	f7fd fd42 	bl	800243c <HAL_GPIO_WritePin>
 80049b8:	2200      	movs	r2, #0
 80049ba:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80049be:	4889      	ldr	r0, [pc, #548]	; (8004be4 <_7SEG_SetNumber+0x348>)
 80049c0:	f7fd fd3c 	bl	800243c <HAL_GPIO_WritePin>
 80049c4:	2200      	movs	r2, #0
 80049c6:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 80049ca:	4888      	ldr	r0, [pc, #544]	; (8004bec <_7SEG_SetNumber+0x350>)
 80049cc:	f7fd fd36 	bl	800243c <HAL_GPIO_WritePin>
 80049d0:	2200      	movs	r2, #0
 80049d2:	2120      	movs	r1, #32
 80049d4:	4883      	ldr	r0, [pc, #524]	; (8004be4 <_7SEG_SetNumber+0x348>)
 80049d6:	f7fd fd31 	bl	800243c <HAL_GPIO_WritePin>
					DGT1_C_OFF; DGT1_F_OFF;
 80049da:	2201      	movs	r2, #1
 80049dc:	2140      	movs	r1, #64	; 0x40
 80049de:	4881      	ldr	r0, [pc, #516]	; (8004be4 <_7SEG_SetNumber+0x348>)
 80049e0:	f7fd fd2c 	bl	800243c <HAL_GPIO_WritePin>
 80049e4:	2201      	movs	r2, #1
 80049e6:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80049ea:	4880      	ldr	r0, [pc, #512]	; (8004bec <_7SEG_SetNumber+0x350>)
 80049ec:	f7fd fd26 	bl	800243c <HAL_GPIO_WritePin>
				break;
 80049f0:	e127      	b.n	8004c42 <_7SEG_SetNumber+0x3a6>
			case 3: DGT1_A_ON; DGT1_B_ON; DGT1_C_ON; DGT1_D_ON; DGT1_G_ON;
 80049f2:	2200      	movs	r2, #0
 80049f4:	f44f 6100 	mov.w	r1, #2048	; 0x800
 80049f8:	487a      	ldr	r0, [pc, #488]	; (8004be4 <_7SEG_SetNumber+0x348>)
 80049fa:	f7fd fd1f 	bl	800243c <HAL_GPIO_WritePin>
 80049fe:	2200      	movs	r2, #0
 8004a00:	f44f 7180 	mov.w	r1, #256	; 0x100
 8004a04:	4878      	ldr	r0, [pc, #480]	; (8004be8 <_7SEG_SetNumber+0x34c>)
 8004a06:	f7fd fd19 	bl	800243c <HAL_GPIO_WritePin>
 8004a0a:	2200      	movs	r2, #0
 8004a0c:	2140      	movs	r1, #64	; 0x40
 8004a0e:	4875      	ldr	r0, [pc, #468]	; (8004be4 <_7SEG_SetNumber+0x348>)
 8004a10:	f7fd fd14 	bl	800243c <HAL_GPIO_WritePin>
 8004a14:	2200      	movs	r2, #0
 8004a16:	2120      	movs	r1, #32
 8004a18:	4872      	ldr	r0, [pc, #456]	; (8004be4 <_7SEG_SetNumber+0x348>)
 8004a1a:	f7fd fd0f 	bl	800243c <HAL_GPIO_WritePin>
 8004a1e:	2200      	movs	r2, #0
 8004a20:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8004a24:	486f      	ldr	r0, [pc, #444]	; (8004be4 <_7SEG_SetNumber+0x348>)
 8004a26:	f7fd fd09 	bl	800243c <HAL_GPIO_WritePin>
					DGT1_E_OFF; DGT1_F_OFF;
 8004a2a:	2201      	movs	r2, #1
 8004a2c:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8004a30:	486e      	ldr	r0, [pc, #440]	; (8004bec <_7SEG_SetNumber+0x350>)
 8004a32:	f7fd fd03 	bl	800243c <HAL_GPIO_WritePin>
 8004a36:	2201      	movs	r2, #1
 8004a38:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8004a3c:	486b      	ldr	r0, [pc, #428]	; (8004bec <_7SEG_SetNumber+0x350>)
 8004a3e:	f7fd fcfd 	bl	800243c <HAL_GPIO_WritePin>
				break;
 8004a42:	e0fe      	b.n	8004c42 <_7SEG_SetNumber+0x3a6>
			case 4: DGT1_F_ON; DGT1_G_ON; DGT1_B_ON; DGT1_C_ON;
 8004a44:	2200      	movs	r2, #0
 8004a46:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8004a4a:	4868      	ldr	r0, [pc, #416]	; (8004bec <_7SEG_SetNumber+0x350>)
 8004a4c:	f7fd fcf6 	bl	800243c <HAL_GPIO_WritePin>
 8004a50:	2200      	movs	r2, #0
 8004a52:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8004a56:	4863      	ldr	r0, [pc, #396]	; (8004be4 <_7SEG_SetNumber+0x348>)
 8004a58:	f7fd fcf0 	bl	800243c <HAL_GPIO_WritePin>
 8004a5c:	2200      	movs	r2, #0
 8004a5e:	f44f 7180 	mov.w	r1, #256	; 0x100
 8004a62:	4861      	ldr	r0, [pc, #388]	; (8004be8 <_7SEG_SetNumber+0x34c>)
 8004a64:	f7fd fcea 	bl	800243c <HAL_GPIO_WritePin>
 8004a68:	2200      	movs	r2, #0
 8004a6a:	2140      	movs	r1, #64	; 0x40
 8004a6c:	485d      	ldr	r0, [pc, #372]	; (8004be4 <_7SEG_SetNumber+0x348>)
 8004a6e:	f7fd fce5 	bl	800243c <HAL_GPIO_WritePin>
					DGT1_A_OFF; DGT1_D_OFF; DGT1_E_OFF;
 8004a72:	2201      	movs	r2, #1
 8004a74:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8004a78:	485a      	ldr	r0, [pc, #360]	; (8004be4 <_7SEG_SetNumber+0x348>)
 8004a7a:	f7fd fcdf 	bl	800243c <HAL_GPIO_WritePin>
 8004a7e:	2201      	movs	r2, #1
 8004a80:	2120      	movs	r1, #32
 8004a82:	4858      	ldr	r0, [pc, #352]	; (8004be4 <_7SEG_SetNumber+0x348>)
 8004a84:	f7fd fcda 	bl	800243c <HAL_GPIO_WritePin>
 8004a88:	2201      	movs	r2, #1
 8004a8a:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8004a8e:	4857      	ldr	r0, [pc, #348]	; (8004bec <_7SEG_SetNumber+0x350>)
 8004a90:	f7fd fcd4 	bl	800243c <HAL_GPIO_WritePin>
				break;
 8004a94:	e0d5      	b.n	8004c42 <_7SEG_SetNumber+0x3a6>
			case 5: DGT1_A_ON; DGT1_F_ON; DGT1_G_ON; DGT1_C_ON; DGT1_D_ON;
 8004a96:	2200      	movs	r2, #0
 8004a98:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8004a9c:	4851      	ldr	r0, [pc, #324]	; (8004be4 <_7SEG_SetNumber+0x348>)
 8004a9e:	f7fd fccd 	bl	800243c <HAL_GPIO_WritePin>
 8004aa2:	2200      	movs	r2, #0
 8004aa4:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8004aa8:	4850      	ldr	r0, [pc, #320]	; (8004bec <_7SEG_SetNumber+0x350>)
 8004aaa:	f7fd fcc7 	bl	800243c <HAL_GPIO_WritePin>
 8004aae:	2200      	movs	r2, #0
 8004ab0:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8004ab4:	484b      	ldr	r0, [pc, #300]	; (8004be4 <_7SEG_SetNumber+0x348>)
 8004ab6:	f7fd fcc1 	bl	800243c <HAL_GPIO_WritePin>
 8004aba:	2200      	movs	r2, #0
 8004abc:	2140      	movs	r1, #64	; 0x40
 8004abe:	4849      	ldr	r0, [pc, #292]	; (8004be4 <_7SEG_SetNumber+0x348>)
 8004ac0:	f7fd fcbc 	bl	800243c <HAL_GPIO_WritePin>
 8004ac4:	2200      	movs	r2, #0
 8004ac6:	2120      	movs	r1, #32
 8004ac8:	4846      	ldr	r0, [pc, #280]	; (8004be4 <_7SEG_SetNumber+0x348>)
 8004aca:	f7fd fcb7 	bl	800243c <HAL_GPIO_WritePin>
					DGT1_B_OFF; DGT1_E_OFF;
 8004ace:	2201      	movs	r2, #1
 8004ad0:	f44f 7180 	mov.w	r1, #256	; 0x100
 8004ad4:	4844      	ldr	r0, [pc, #272]	; (8004be8 <_7SEG_SetNumber+0x34c>)
 8004ad6:	f7fd fcb1 	bl	800243c <HAL_GPIO_WritePin>
 8004ada:	2201      	movs	r2, #1
 8004adc:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8004ae0:	4842      	ldr	r0, [pc, #264]	; (8004bec <_7SEG_SetNumber+0x350>)
 8004ae2:	f7fd fcab 	bl	800243c <HAL_GPIO_WritePin>
				break;
 8004ae6:	e0ac      	b.n	8004c42 <_7SEG_SetNumber+0x3a6>
			case 6: DGT1_A_ON; DGT1_C_ON; DGT1_D_ON; DGT1_E_ON; DGT1_F_ON; DGT1_G_ON;
 8004ae8:	2200      	movs	r2, #0
 8004aea:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8004aee:	483d      	ldr	r0, [pc, #244]	; (8004be4 <_7SEG_SetNumber+0x348>)
 8004af0:	f7fd fca4 	bl	800243c <HAL_GPIO_WritePin>
 8004af4:	2200      	movs	r2, #0
 8004af6:	2140      	movs	r1, #64	; 0x40
 8004af8:	483a      	ldr	r0, [pc, #232]	; (8004be4 <_7SEG_SetNumber+0x348>)
 8004afa:	f7fd fc9f 	bl	800243c <HAL_GPIO_WritePin>
 8004afe:	2200      	movs	r2, #0
 8004b00:	2120      	movs	r1, #32
 8004b02:	4838      	ldr	r0, [pc, #224]	; (8004be4 <_7SEG_SetNumber+0x348>)
 8004b04:	f7fd fc9a 	bl	800243c <HAL_GPIO_WritePin>
 8004b08:	2200      	movs	r2, #0
 8004b0a:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8004b0e:	4837      	ldr	r0, [pc, #220]	; (8004bec <_7SEG_SetNumber+0x350>)
 8004b10:	f7fd fc94 	bl	800243c <HAL_GPIO_WritePin>
 8004b14:	2200      	movs	r2, #0
 8004b16:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8004b1a:	4834      	ldr	r0, [pc, #208]	; (8004bec <_7SEG_SetNumber+0x350>)
 8004b1c:	f7fd fc8e 	bl	800243c <HAL_GPIO_WritePin>
 8004b20:	2200      	movs	r2, #0
 8004b22:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8004b26:	482f      	ldr	r0, [pc, #188]	; (8004be4 <_7SEG_SetNumber+0x348>)
 8004b28:	f7fd fc88 	bl	800243c <HAL_GPIO_WritePin>
					DGT1_B_OFF;
 8004b2c:	2201      	movs	r2, #1
 8004b2e:	f44f 7180 	mov.w	r1, #256	; 0x100
 8004b32:	482d      	ldr	r0, [pc, #180]	; (8004be8 <_7SEG_SetNumber+0x34c>)
 8004b34:	f7fd fc82 	bl	800243c <HAL_GPIO_WritePin>
				break;
 8004b38:	e083      	b.n	8004c42 <_7SEG_SetNumber+0x3a6>
			case 7: DGT1_F_ON; DGT1_A_ON; DGT1_B_ON; DGT1_C_ON;
 8004b3a:	2200      	movs	r2, #0
 8004b3c:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8004b40:	482a      	ldr	r0, [pc, #168]	; (8004bec <_7SEG_SetNumber+0x350>)
 8004b42:	f7fd fc7b 	bl	800243c <HAL_GPIO_WritePin>
 8004b46:	2200      	movs	r2, #0
 8004b48:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8004b4c:	4825      	ldr	r0, [pc, #148]	; (8004be4 <_7SEG_SetNumber+0x348>)
 8004b4e:	f7fd fc75 	bl	800243c <HAL_GPIO_WritePin>
 8004b52:	2200      	movs	r2, #0
 8004b54:	f44f 7180 	mov.w	r1, #256	; 0x100
 8004b58:	4823      	ldr	r0, [pc, #140]	; (8004be8 <_7SEG_SetNumber+0x34c>)
 8004b5a:	f7fd fc6f 	bl	800243c <HAL_GPIO_WritePin>
 8004b5e:	2200      	movs	r2, #0
 8004b60:	2140      	movs	r1, #64	; 0x40
 8004b62:	4820      	ldr	r0, [pc, #128]	; (8004be4 <_7SEG_SetNumber+0x348>)
 8004b64:	f7fd fc6a 	bl	800243c <HAL_GPIO_WritePin>
					DGT1_D_OFF; DGT1_E_OFF; DGT1_G_OFF;
 8004b68:	2201      	movs	r2, #1
 8004b6a:	2120      	movs	r1, #32
 8004b6c:	481d      	ldr	r0, [pc, #116]	; (8004be4 <_7SEG_SetNumber+0x348>)
 8004b6e:	f7fd fc65 	bl	800243c <HAL_GPIO_WritePin>
 8004b72:	2201      	movs	r2, #1
 8004b74:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8004b78:	481c      	ldr	r0, [pc, #112]	; (8004bec <_7SEG_SetNumber+0x350>)
 8004b7a:	f7fd fc5f 	bl	800243c <HAL_GPIO_WritePin>
 8004b7e:	2201      	movs	r2, #1
 8004b80:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8004b84:	4817      	ldr	r0, [pc, #92]	; (8004be4 <_7SEG_SetNumber+0x348>)
 8004b86:	f7fd fc59 	bl	800243c <HAL_GPIO_WritePin>
				break;
 8004b8a:	e05a      	b.n	8004c42 <_7SEG_SetNumber+0x3a6>
			case 8: DGT1_A_ON; DGT1_B_ON; DGT1_C_ON; DGT1_D_ON; DGT1_E_ON; DGT1_F_ON; DGT1_G_ON;
 8004b8c:	2200      	movs	r2, #0
 8004b8e:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8004b92:	4814      	ldr	r0, [pc, #80]	; (8004be4 <_7SEG_SetNumber+0x348>)
 8004b94:	f7fd fc52 	bl	800243c <HAL_GPIO_WritePin>
 8004b98:	2200      	movs	r2, #0
 8004b9a:	f44f 7180 	mov.w	r1, #256	; 0x100
 8004b9e:	4812      	ldr	r0, [pc, #72]	; (8004be8 <_7SEG_SetNumber+0x34c>)
 8004ba0:	f7fd fc4c 	bl	800243c <HAL_GPIO_WritePin>
 8004ba4:	2200      	movs	r2, #0
 8004ba6:	2140      	movs	r1, #64	; 0x40
 8004ba8:	480e      	ldr	r0, [pc, #56]	; (8004be4 <_7SEG_SetNumber+0x348>)
 8004baa:	f7fd fc47 	bl	800243c <HAL_GPIO_WritePin>
 8004bae:	2200      	movs	r2, #0
 8004bb0:	2120      	movs	r1, #32
 8004bb2:	480c      	ldr	r0, [pc, #48]	; (8004be4 <_7SEG_SetNumber+0x348>)
 8004bb4:	f7fd fc42 	bl	800243c <HAL_GPIO_WritePin>
 8004bb8:	2200      	movs	r2, #0
 8004bba:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8004bbe:	480b      	ldr	r0, [pc, #44]	; (8004bec <_7SEG_SetNumber+0x350>)
 8004bc0:	f7fd fc3c 	bl	800243c <HAL_GPIO_WritePin>
 8004bc4:	2200      	movs	r2, #0
 8004bc6:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8004bca:	4808      	ldr	r0, [pc, #32]	; (8004bec <_7SEG_SetNumber+0x350>)
 8004bcc:	f7fd fc36 	bl	800243c <HAL_GPIO_WritePin>
 8004bd0:	2200      	movs	r2, #0
 8004bd2:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8004bd6:	4803      	ldr	r0, [pc, #12]	; (8004be4 <_7SEG_SetNumber+0x348>)
 8004bd8:	f7fd fc30 	bl	800243c <HAL_GPIO_WritePin>
				break;
 8004bdc:	e031      	b.n	8004c42 <_7SEG_SetNumber+0x3a6>
 8004bde:	bf00      	nop
 8004be0:	66666667 	.word	0x66666667
 8004be4:	40020c00 	.word	0x40020c00
 8004be8:	40020000 	.word	0x40020000
 8004bec:	40020800 	.word	0x40020800
			case 9: DGT1_A_ON; DGT1_B_ON; DGT1_C_ON; DGT1_D_ON; DGT1_F_ON; DGT1_G_ON;
 8004bf0:	2200      	movs	r2, #0
 8004bf2:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8004bf6:	48c8      	ldr	r0, [pc, #800]	; (8004f18 <_7SEG_SetNumber+0x67c>)
 8004bf8:	f7fd fc20 	bl	800243c <HAL_GPIO_WritePin>
 8004bfc:	2200      	movs	r2, #0
 8004bfe:	f44f 7180 	mov.w	r1, #256	; 0x100
 8004c02:	48c6      	ldr	r0, [pc, #792]	; (8004f1c <_7SEG_SetNumber+0x680>)
 8004c04:	f7fd fc1a 	bl	800243c <HAL_GPIO_WritePin>
 8004c08:	2200      	movs	r2, #0
 8004c0a:	2140      	movs	r1, #64	; 0x40
 8004c0c:	48c2      	ldr	r0, [pc, #776]	; (8004f18 <_7SEG_SetNumber+0x67c>)
 8004c0e:	f7fd fc15 	bl	800243c <HAL_GPIO_WritePin>
 8004c12:	2200      	movs	r2, #0
 8004c14:	2120      	movs	r1, #32
 8004c16:	48c0      	ldr	r0, [pc, #768]	; (8004f18 <_7SEG_SetNumber+0x67c>)
 8004c18:	f7fd fc10 	bl	800243c <HAL_GPIO_WritePin>
 8004c1c:	2200      	movs	r2, #0
 8004c1e:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8004c22:	48bf      	ldr	r0, [pc, #764]	; (8004f20 <_7SEG_SetNumber+0x684>)
 8004c24:	f7fd fc0a 	bl	800243c <HAL_GPIO_WritePin>
 8004c28:	2200      	movs	r2, #0
 8004c2a:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8004c2e:	48ba      	ldr	r0, [pc, #744]	; (8004f18 <_7SEG_SetNumber+0x67c>)
 8004c30:	f7fd fc04 	bl	800243c <HAL_GPIO_WritePin>
					DGT1_E_OFF;
 8004c34:	2201      	movs	r2, #1
 8004c36:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8004c3a:	48b9      	ldr	r0, [pc, #740]	; (8004f20 <_7SEG_SetNumber+0x684>)
 8004c3c:	f7fd fbfe 	bl	800243c <HAL_GPIO_WritePin>
				break;
 8004c40:	bf00      	nop
		}

		if(dp == ON)
 8004c42:	687b      	ldr	r3, [r7, #4]
 8004c44:	2b01      	cmp	r3, #1
 8004c46:	d105      	bne.n	8004c54 <_7SEG_SetNumber+0x3b8>
		{
			DGT1_DP_ON;
 8004c48:	2200      	movs	r2, #0
 8004c4a:	2180      	movs	r1, #128	; 0x80
 8004c4c:	48b2      	ldr	r0, [pc, #712]	; (8004f18 <_7SEG_SetNumber+0x67c>)
 8004c4e:	f7fd fbf5 	bl	800243c <HAL_GPIO_WritePin>
		else if(dp == OFF)
		{
			DGT2_DP_OFF;
		}
	}
}
 8004c52:	e1ff      	b.n	8005054 <_7SEG_SetNumber+0x7b8>
		else if(dp == OFF)
 8004c54:	687b      	ldr	r3, [r7, #4]
 8004c56:	2b00      	cmp	r3, #0
 8004c58:	f040 81fc 	bne.w	8005054 <_7SEG_SetNumber+0x7b8>
			DGT1_DP_OFF;
 8004c5c:	2201      	movs	r2, #1
 8004c5e:	2180      	movs	r1, #128	; 0x80
 8004c60:	48ad      	ldr	r0, [pc, #692]	; (8004f18 <_7SEG_SetNumber+0x67c>)
 8004c62:	f7fd fbeb 	bl	800243c <HAL_GPIO_WritePin>
}
 8004c66:	e1f5      	b.n	8005054 <_7SEG_SetNumber+0x7b8>
	else if(dgt == DGT2)
 8004c68:	68fb      	ldr	r3, [r7, #12]
 8004c6a:	2b01      	cmp	r3, #1
 8004c6c:	f040 81f2 	bne.w	8005054 <_7SEG_SetNumber+0x7b8>
		switch(num%10)
 8004c70:	68b9      	ldr	r1, [r7, #8]
 8004c72:	4bac      	ldr	r3, [pc, #688]	; (8004f24 <_7SEG_SetNumber+0x688>)
 8004c74:	fb83 2301 	smull	r2, r3, r3, r1
 8004c78:	109a      	asrs	r2, r3, #2
 8004c7a:	17cb      	asrs	r3, r1, #31
 8004c7c:	1ad2      	subs	r2, r2, r3
 8004c7e:	4613      	mov	r3, r2
 8004c80:	009b      	lsls	r3, r3, #2
 8004c82:	4413      	add	r3, r2
 8004c84:	005b      	lsls	r3, r3, #1
 8004c86:	1aca      	subs	r2, r1, r3
 8004c88:	2a09      	cmp	r2, #9
 8004c8a:	f200 81d0 	bhi.w	800502e <_7SEG_SetNumber+0x792>
 8004c8e:	a301      	add	r3, pc, #4	; (adr r3, 8004c94 <_7SEG_SetNumber+0x3f8>)
 8004c90:	f853 f022 	ldr.w	pc, [r3, r2, lsl #2]
 8004c94:	08004cbd 	.word	0x08004cbd
 8004c98:	08004d13 	.word	0x08004d13
 8004c9c:	08004d69 	.word	0x08004d69
 8004ca0:	08004dbf 	.word	0x08004dbf
 8004ca4:	08004e15 	.word	0x08004e15
 8004ca8:	08004e6b 	.word	0x08004e6b
 8004cac:	08004ec1 	.word	0x08004ec1
 8004cb0:	08004f2d 	.word	0x08004f2d
 8004cb4:	08004f83 	.word	0x08004f83
 8004cb8:	08004fd9 	.word	0x08004fd9
			case 0: DGT2_A_ON; DGT2_B_ON; DGT2_C_ON; DGT2_D_ON; DGT2_E_ON; DGT2_F_ON;
 8004cbc:	2200      	movs	r2, #0
 8004cbe:	f44f 7100 	mov.w	r1, #512	; 0x200
 8004cc2:	4899      	ldr	r0, [pc, #612]	; (8004f28 <_7SEG_SetNumber+0x68c>)
 8004cc4:	f7fd fbba 	bl	800243c <HAL_GPIO_WritePin>
 8004cc8:	2200      	movs	r2, #0
 8004cca:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8004cce:	4896      	ldr	r0, [pc, #600]	; (8004f28 <_7SEG_SetNumber+0x68c>)
 8004cd0:	f7fd fbb4 	bl	800243c <HAL_GPIO_WritePin>
 8004cd4:	2200      	movs	r2, #0
 8004cd6:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8004cda:	4893      	ldr	r0, [pc, #588]	; (8004f28 <_7SEG_SetNumber+0x68c>)
 8004cdc:	f7fd fbae 	bl	800243c <HAL_GPIO_WritePin>
 8004ce0:	2200      	movs	r2, #0
 8004ce2:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8004ce6:	4890      	ldr	r0, [pc, #576]	; (8004f28 <_7SEG_SetNumber+0x68c>)
 8004ce8:	f7fd fba8 	bl	800243c <HAL_GPIO_WritePin>
 8004cec:	2200      	movs	r2, #0
 8004cee:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8004cf2:	488d      	ldr	r0, [pc, #564]	; (8004f28 <_7SEG_SetNumber+0x68c>)
 8004cf4:	f7fd fba2 	bl	800243c <HAL_GPIO_WritePin>
 8004cf8:	2200      	movs	r2, #0
 8004cfa:	f44f 7180 	mov.w	r1, #256	; 0x100
 8004cfe:	488a      	ldr	r0, [pc, #552]	; (8004f28 <_7SEG_SetNumber+0x68c>)
 8004d00:	f7fd fb9c 	bl	800243c <HAL_GPIO_WritePin>
					DGT2_G_OFF;
 8004d04:	2201      	movs	r2, #1
 8004d06:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8004d0a:	4887      	ldr	r0, [pc, #540]	; (8004f28 <_7SEG_SetNumber+0x68c>)
 8004d0c:	f7fd fb96 	bl	800243c <HAL_GPIO_WritePin>
				break;
 8004d10:	e18d      	b.n	800502e <_7SEG_SetNumber+0x792>
			case 1: DGT2_B_ON; DGT2_C_ON;
 8004d12:	2200      	movs	r2, #0
 8004d14:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8004d18:	4883      	ldr	r0, [pc, #524]	; (8004f28 <_7SEG_SetNumber+0x68c>)
 8004d1a:	f7fd fb8f 	bl	800243c <HAL_GPIO_WritePin>
 8004d1e:	2200      	movs	r2, #0
 8004d20:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8004d24:	4880      	ldr	r0, [pc, #512]	; (8004f28 <_7SEG_SetNumber+0x68c>)
 8004d26:	f7fd fb89 	bl	800243c <HAL_GPIO_WritePin>
					DGT2_A_OFF; DGT2_D_OFF; DGT2_E_OFF; DGT2_F_OFF; DGT2_G_OFF;
 8004d2a:	2201      	movs	r2, #1
 8004d2c:	f44f 7100 	mov.w	r1, #512	; 0x200
 8004d30:	487d      	ldr	r0, [pc, #500]	; (8004f28 <_7SEG_SetNumber+0x68c>)
 8004d32:	f7fd fb83 	bl	800243c <HAL_GPIO_WritePin>
 8004d36:	2201      	movs	r2, #1
 8004d38:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8004d3c:	487a      	ldr	r0, [pc, #488]	; (8004f28 <_7SEG_SetNumber+0x68c>)
 8004d3e:	f7fd fb7d 	bl	800243c <HAL_GPIO_WritePin>
 8004d42:	2201      	movs	r2, #1
 8004d44:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8004d48:	4877      	ldr	r0, [pc, #476]	; (8004f28 <_7SEG_SetNumber+0x68c>)
 8004d4a:	f7fd fb77 	bl	800243c <HAL_GPIO_WritePin>
 8004d4e:	2201      	movs	r2, #1
 8004d50:	f44f 7180 	mov.w	r1, #256	; 0x100
 8004d54:	4874      	ldr	r0, [pc, #464]	; (8004f28 <_7SEG_SetNumber+0x68c>)
 8004d56:	f7fd fb71 	bl	800243c <HAL_GPIO_WritePin>
 8004d5a:	2201      	movs	r2, #1
 8004d5c:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8004d60:	4871      	ldr	r0, [pc, #452]	; (8004f28 <_7SEG_SetNumber+0x68c>)
 8004d62:	f7fd fb6b 	bl	800243c <HAL_GPIO_WritePin>
				break;
 8004d66:	e162      	b.n	800502e <_7SEG_SetNumber+0x792>
			case 2: DGT2_A_ON; DGT2_B_ON; DGT2_G_ON; DGT2_E_ON; DGT2_D_ON;
 8004d68:	2200      	movs	r2, #0
 8004d6a:	f44f 7100 	mov.w	r1, #512	; 0x200
 8004d6e:	486e      	ldr	r0, [pc, #440]	; (8004f28 <_7SEG_SetNumber+0x68c>)
 8004d70:	f7fd fb64 	bl	800243c <HAL_GPIO_WritePin>
 8004d74:	2200      	movs	r2, #0
 8004d76:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8004d7a:	486b      	ldr	r0, [pc, #428]	; (8004f28 <_7SEG_SetNumber+0x68c>)
 8004d7c:	f7fd fb5e 	bl	800243c <HAL_GPIO_WritePin>
 8004d80:	2200      	movs	r2, #0
 8004d82:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8004d86:	4868      	ldr	r0, [pc, #416]	; (8004f28 <_7SEG_SetNumber+0x68c>)
 8004d88:	f7fd fb58 	bl	800243c <HAL_GPIO_WritePin>
 8004d8c:	2200      	movs	r2, #0
 8004d8e:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8004d92:	4865      	ldr	r0, [pc, #404]	; (8004f28 <_7SEG_SetNumber+0x68c>)
 8004d94:	f7fd fb52 	bl	800243c <HAL_GPIO_WritePin>
 8004d98:	2200      	movs	r2, #0
 8004d9a:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8004d9e:	4862      	ldr	r0, [pc, #392]	; (8004f28 <_7SEG_SetNumber+0x68c>)
 8004da0:	f7fd fb4c 	bl	800243c <HAL_GPIO_WritePin>
					DGT2_C_OFF; DGT2_F_OFF;
 8004da4:	2201      	movs	r2, #1
 8004da6:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8004daa:	485f      	ldr	r0, [pc, #380]	; (8004f28 <_7SEG_SetNumber+0x68c>)
 8004dac:	f7fd fb46 	bl	800243c <HAL_GPIO_WritePin>
 8004db0:	2201      	movs	r2, #1
 8004db2:	f44f 7180 	mov.w	r1, #256	; 0x100
 8004db6:	485c      	ldr	r0, [pc, #368]	; (8004f28 <_7SEG_SetNumber+0x68c>)
 8004db8:	f7fd fb40 	bl	800243c <HAL_GPIO_WritePin>
				break;
 8004dbc:	e137      	b.n	800502e <_7SEG_SetNumber+0x792>
			case 3: DGT2_A_ON; DGT2_B_ON; DGT2_C_ON; DGT2_D_ON; DGT2_G_ON;
 8004dbe:	2200      	movs	r2, #0
 8004dc0:	f44f 7100 	mov.w	r1, #512	; 0x200
 8004dc4:	4858      	ldr	r0, [pc, #352]	; (8004f28 <_7SEG_SetNumber+0x68c>)
 8004dc6:	f7fd fb39 	bl	800243c <HAL_GPIO_WritePin>
 8004dca:	2200      	movs	r2, #0
 8004dcc:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8004dd0:	4855      	ldr	r0, [pc, #340]	; (8004f28 <_7SEG_SetNumber+0x68c>)
 8004dd2:	f7fd fb33 	bl	800243c <HAL_GPIO_WritePin>
 8004dd6:	2200      	movs	r2, #0
 8004dd8:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8004ddc:	4852      	ldr	r0, [pc, #328]	; (8004f28 <_7SEG_SetNumber+0x68c>)
 8004dde:	f7fd fb2d 	bl	800243c <HAL_GPIO_WritePin>
 8004de2:	2200      	movs	r2, #0
 8004de4:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8004de8:	484f      	ldr	r0, [pc, #316]	; (8004f28 <_7SEG_SetNumber+0x68c>)
 8004dea:	f7fd fb27 	bl	800243c <HAL_GPIO_WritePin>
 8004dee:	2200      	movs	r2, #0
 8004df0:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8004df4:	484c      	ldr	r0, [pc, #304]	; (8004f28 <_7SEG_SetNumber+0x68c>)
 8004df6:	f7fd fb21 	bl	800243c <HAL_GPIO_WritePin>
					DGT2_E_OFF; DGT2_F_OFF;
 8004dfa:	2201      	movs	r2, #1
 8004dfc:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8004e00:	4849      	ldr	r0, [pc, #292]	; (8004f28 <_7SEG_SetNumber+0x68c>)
 8004e02:	f7fd fb1b 	bl	800243c <HAL_GPIO_WritePin>
 8004e06:	2201      	movs	r2, #1
 8004e08:	f44f 7180 	mov.w	r1, #256	; 0x100
 8004e0c:	4846      	ldr	r0, [pc, #280]	; (8004f28 <_7SEG_SetNumber+0x68c>)
 8004e0e:	f7fd fb15 	bl	800243c <HAL_GPIO_WritePin>
				break;
 8004e12:	e10c      	b.n	800502e <_7SEG_SetNumber+0x792>
			case 4: DGT2_F_ON; DGT2_G_ON; DGT2_B_ON; DGT2_C_ON;
 8004e14:	2200      	movs	r2, #0
 8004e16:	f44f 7180 	mov.w	r1, #256	; 0x100
 8004e1a:	4843      	ldr	r0, [pc, #268]	; (8004f28 <_7SEG_SetNumber+0x68c>)
 8004e1c:	f7fd fb0e 	bl	800243c <HAL_GPIO_WritePin>
 8004e20:	2200      	movs	r2, #0
 8004e22:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8004e26:	4840      	ldr	r0, [pc, #256]	; (8004f28 <_7SEG_SetNumber+0x68c>)
 8004e28:	f7fd fb08 	bl	800243c <HAL_GPIO_WritePin>
 8004e2c:	2200      	movs	r2, #0
 8004e2e:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8004e32:	483d      	ldr	r0, [pc, #244]	; (8004f28 <_7SEG_SetNumber+0x68c>)
 8004e34:	f7fd fb02 	bl	800243c <HAL_GPIO_WritePin>
 8004e38:	2200      	movs	r2, #0
 8004e3a:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8004e3e:	483a      	ldr	r0, [pc, #232]	; (8004f28 <_7SEG_SetNumber+0x68c>)
 8004e40:	f7fd fafc 	bl	800243c <HAL_GPIO_WritePin>
					DGT2_A_OFF; DGT2_D_OFF; DGT2_E_OFF;
 8004e44:	2201      	movs	r2, #1
 8004e46:	f44f 7100 	mov.w	r1, #512	; 0x200
 8004e4a:	4837      	ldr	r0, [pc, #220]	; (8004f28 <_7SEG_SetNumber+0x68c>)
 8004e4c:	f7fd faf6 	bl	800243c <HAL_GPIO_WritePin>
 8004e50:	2201      	movs	r2, #1
 8004e52:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8004e56:	4834      	ldr	r0, [pc, #208]	; (8004f28 <_7SEG_SetNumber+0x68c>)
 8004e58:	f7fd faf0 	bl	800243c <HAL_GPIO_WritePin>
 8004e5c:	2201      	movs	r2, #1
 8004e5e:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8004e62:	4831      	ldr	r0, [pc, #196]	; (8004f28 <_7SEG_SetNumber+0x68c>)
 8004e64:	f7fd faea 	bl	800243c <HAL_GPIO_WritePin>
				break;
 8004e68:	e0e1      	b.n	800502e <_7SEG_SetNumber+0x792>
			case 5: DGT2_A_ON; DGT2_F_ON; DGT2_G_ON; DGT2_C_ON; DGT2_D_ON;
 8004e6a:	2200      	movs	r2, #0
 8004e6c:	f44f 7100 	mov.w	r1, #512	; 0x200
 8004e70:	482d      	ldr	r0, [pc, #180]	; (8004f28 <_7SEG_SetNumber+0x68c>)
 8004e72:	f7fd fae3 	bl	800243c <HAL_GPIO_WritePin>
 8004e76:	2200      	movs	r2, #0
 8004e78:	f44f 7180 	mov.w	r1, #256	; 0x100
 8004e7c:	482a      	ldr	r0, [pc, #168]	; (8004f28 <_7SEG_SetNumber+0x68c>)
 8004e7e:	f7fd fadd 	bl	800243c <HAL_GPIO_WritePin>
 8004e82:	2200      	movs	r2, #0
 8004e84:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8004e88:	4827      	ldr	r0, [pc, #156]	; (8004f28 <_7SEG_SetNumber+0x68c>)
 8004e8a:	f7fd fad7 	bl	800243c <HAL_GPIO_WritePin>
 8004e8e:	2200      	movs	r2, #0
 8004e90:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8004e94:	4824      	ldr	r0, [pc, #144]	; (8004f28 <_7SEG_SetNumber+0x68c>)
 8004e96:	f7fd fad1 	bl	800243c <HAL_GPIO_WritePin>
 8004e9a:	2200      	movs	r2, #0
 8004e9c:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8004ea0:	4821      	ldr	r0, [pc, #132]	; (8004f28 <_7SEG_SetNumber+0x68c>)
 8004ea2:	f7fd facb 	bl	800243c <HAL_GPIO_WritePin>
					DGT2_B_OFF; DGT2_E_OFF;
 8004ea6:	2201      	movs	r2, #1
 8004ea8:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8004eac:	481e      	ldr	r0, [pc, #120]	; (8004f28 <_7SEG_SetNumber+0x68c>)
 8004eae:	f7fd fac5 	bl	800243c <HAL_GPIO_WritePin>
 8004eb2:	2201      	movs	r2, #1
 8004eb4:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8004eb8:	481b      	ldr	r0, [pc, #108]	; (8004f28 <_7SEG_SetNumber+0x68c>)
 8004eba:	f7fd fabf 	bl	800243c <HAL_GPIO_WritePin>
				break;
 8004ebe:	e0b6      	b.n	800502e <_7SEG_SetNumber+0x792>
			case 6: DGT2_A_ON; DGT2_C_ON; DGT2_D_ON; DGT2_E_ON; DGT2_F_ON; DGT2_G_ON;
 8004ec0:	2200      	movs	r2, #0
 8004ec2:	f44f 7100 	mov.w	r1, #512	; 0x200
 8004ec6:	4818      	ldr	r0, [pc, #96]	; (8004f28 <_7SEG_SetNumber+0x68c>)
 8004ec8:	f7fd fab8 	bl	800243c <HAL_GPIO_WritePin>
 8004ecc:	2200      	movs	r2, #0
 8004ece:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8004ed2:	4815      	ldr	r0, [pc, #84]	; (8004f28 <_7SEG_SetNumber+0x68c>)
 8004ed4:	f7fd fab2 	bl	800243c <HAL_GPIO_WritePin>
 8004ed8:	2200      	movs	r2, #0
 8004eda:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8004ede:	4812      	ldr	r0, [pc, #72]	; (8004f28 <_7SEG_SetNumber+0x68c>)
 8004ee0:	f7fd faac 	bl	800243c <HAL_GPIO_WritePin>
 8004ee4:	2200      	movs	r2, #0
 8004ee6:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8004eea:	480f      	ldr	r0, [pc, #60]	; (8004f28 <_7SEG_SetNumber+0x68c>)
 8004eec:	f7fd faa6 	bl	800243c <HAL_GPIO_WritePin>
 8004ef0:	2200      	movs	r2, #0
 8004ef2:	f44f 7180 	mov.w	r1, #256	; 0x100
 8004ef6:	480c      	ldr	r0, [pc, #48]	; (8004f28 <_7SEG_SetNumber+0x68c>)
 8004ef8:	f7fd faa0 	bl	800243c <HAL_GPIO_WritePin>
 8004efc:	2200      	movs	r2, #0
 8004efe:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8004f02:	4809      	ldr	r0, [pc, #36]	; (8004f28 <_7SEG_SetNumber+0x68c>)
 8004f04:	f7fd fa9a 	bl	800243c <HAL_GPIO_WritePin>
					DGT2_B_OFF;
 8004f08:	2201      	movs	r2, #1
 8004f0a:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8004f0e:	4806      	ldr	r0, [pc, #24]	; (8004f28 <_7SEG_SetNumber+0x68c>)
 8004f10:	f7fd fa94 	bl	800243c <HAL_GPIO_WritePin>
				break;
 8004f14:	e08b      	b.n	800502e <_7SEG_SetNumber+0x792>
 8004f16:	bf00      	nop
 8004f18:	40020c00 	.word	0x40020c00
 8004f1c:	40020000 	.word	0x40020000
 8004f20:	40020800 	.word	0x40020800
 8004f24:	66666667 	.word	0x66666667
 8004f28:	40021000 	.word	0x40021000
			case 7: DGT2_F_ON; DGT2_A_ON; DGT2_B_ON; DGT2_C_ON;
 8004f2c:	2200      	movs	r2, #0
 8004f2e:	f44f 7180 	mov.w	r1, #256	; 0x100
 8004f32:	484a      	ldr	r0, [pc, #296]	; (800505c <_7SEG_SetNumber+0x7c0>)
 8004f34:	f7fd fa82 	bl	800243c <HAL_GPIO_WritePin>
 8004f38:	2200      	movs	r2, #0
 8004f3a:	f44f 7100 	mov.w	r1, #512	; 0x200
 8004f3e:	4847      	ldr	r0, [pc, #284]	; (800505c <_7SEG_SetNumber+0x7c0>)
 8004f40:	f7fd fa7c 	bl	800243c <HAL_GPIO_WritePin>
 8004f44:	2200      	movs	r2, #0
 8004f46:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8004f4a:	4844      	ldr	r0, [pc, #272]	; (800505c <_7SEG_SetNumber+0x7c0>)
 8004f4c:	f7fd fa76 	bl	800243c <HAL_GPIO_WritePin>
 8004f50:	2200      	movs	r2, #0
 8004f52:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8004f56:	4841      	ldr	r0, [pc, #260]	; (800505c <_7SEG_SetNumber+0x7c0>)
 8004f58:	f7fd fa70 	bl	800243c <HAL_GPIO_WritePin>
					DGT2_D_OFF; DGT2_E_OFF; DGT2_G_OFF;
 8004f5c:	2201      	movs	r2, #1
 8004f5e:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8004f62:	483e      	ldr	r0, [pc, #248]	; (800505c <_7SEG_SetNumber+0x7c0>)
 8004f64:	f7fd fa6a 	bl	800243c <HAL_GPIO_WritePin>
 8004f68:	2201      	movs	r2, #1
 8004f6a:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8004f6e:	483b      	ldr	r0, [pc, #236]	; (800505c <_7SEG_SetNumber+0x7c0>)
 8004f70:	f7fd fa64 	bl	800243c <HAL_GPIO_WritePin>
 8004f74:	2201      	movs	r2, #1
 8004f76:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8004f7a:	4838      	ldr	r0, [pc, #224]	; (800505c <_7SEG_SetNumber+0x7c0>)
 8004f7c:	f7fd fa5e 	bl	800243c <HAL_GPIO_WritePin>
				break;
 8004f80:	e055      	b.n	800502e <_7SEG_SetNumber+0x792>
			case 8: DGT2_A_ON; DGT2_B_ON; DGT2_C_ON; DGT2_D_ON; DGT2_E_ON; DGT2_F_ON; DGT2_G_ON;
 8004f82:	2200      	movs	r2, #0
 8004f84:	f44f 7100 	mov.w	r1, #512	; 0x200
 8004f88:	4834      	ldr	r0, [pc, #208]	; (800505c <_7SEG_SetNumber+0x7c0>)
 8004f8a:	f7fd fa57 	bl	800243c <HAL_GPIO_WritePin>
 8004f8e:	2200      	movs	r2, #0
 8004f90:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8004f94:	4831      	ldr	r0, [pc, #196]	; (800505c <_7SEG_SetNumber+0x7c0>)
 8004f96:	f7fd fa51 	bl	800243c <HAL_GPIO_WritePin>
 8004f9a:	2200      	movs	r2, #0
 8004f9c:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8004fa0:	482e      	ldr	r0, [pc, #184]	; (800505c <_7SEG_SetNumber+0x7c0>)
 8004fa2:	f7fd fa4b 	bl	800243c <HAL_GPIO_WritePin>
 8004fa6:	2200      	movs	r2, #0
 8004fa8:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8004fac:	482b      	ldr	r0, [pc, #172]	; (800505c <_7SEG_SetNumber+0x7c0>)
 8004fae:	f7fd fa45 	bl	800243c <HAL_GPIO_WritePin>
 8004fb2:	2200      	movs	r2, #0
 8004fb4:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8004fb8:	4828      	ldr	r0, [pc, #160]	; (800505c <_7SEG_SetNumber+0x7c0>)
 8004fba:	f7fd fa3f 	bl	800243c <HAL_GPIO_WritePin>
 8004fbe:	2200      	movs	r2, #0
 8004fc0:	f44f 7180 	mov.w	r1, #256	; 0x100
 8004fc4:	4825      	ldr	r0, [pc, #148]	; (800505c <_7SEG_SetNumber+0x7c0>)
 8004fc6:	f7fd fa39 	bl	800243c <HAL_GPIO_WritePin>
 8004fca:	2200      	movs	r2, #0
 8004fcc:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8004fd0:	4822      	ldr	r0, [pc, #136]	; (800505c <_7SEG_SetNumber+0x7c0>)
 8004fd2:	f7fd fa33 	bl	800243c <HAL_GPIO_WritePin>
				break;
 8004fd6:	e02a      	b.n	800502e <_7SEG_SetNumber+0x792>
			case 9: DGT2_A_ON; DGT2_B_ON; DGT2_C_ON; DGT2_D_ON; DGT2_F_ON; DGT2_G_ON;
 8004fd8:	2200      	movs	r2, #0
 8004fda:	f44f 7100 	mov.w	r1, #512	; 0x200
 8004fde:	481f      	ldr	r0, [pc, #124]	; (800505c <_7SEG_SetNumber+0x7c0>)
 8004fe0:	f7fd fa2c 	bl	800243c <HAL_GPIO_WritePin>
 8004fe4:	2200      	movs	r2, #0
 8004fe6:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8004fea:	481c      	ldr	r0, [pc, #112]	; (800505c <_7SEG_SetNumber+0x7c0>)
 8004fec:	f7fd fa26 	bl	800243c <HAL_GPIO_WritePin>
 8004ff0:	2200      	movs	r2, #0
 8004ff2:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8004ff6:	4819      	ldr	r0, [pc, #100]	; (800505c <_7SEG_SetNumber+0x7c0>)
 8004ff8:	f7fd fa20 	bl	800243c <HAL_GPIO_WritePin>
 8004ffc:	2200      	movs	r2, #0
 8004ffe:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8005002:	4816      	ldr	r0, [pc, #88]	; (800505c <_7SEG_SetNumber+0x7c0>)
 8005004:	f7fd fa1a 	bl	800243c <HAL_GPIO_WritePin>
 8005008:	2200      	movs	r2, #0
 800500a:	f44f 7180 	mov.w	r1, #256	; 0x100
 800500e:	4813      	ldr	r0, [pc, #76]	; (800505c <_7SEG_SetNumber+0x7c0>)
 8005010:	f7fd fa14 	bl	800243c <HAL_GPIO_WritePin>
 8005014:	2200      	movs	r2, #0
 8005016:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 800501a:	4810      	ldr	r0, [pc, #64]	; (800505c <_7SEG_SetNumber+0x7c0>)
 800501c:	f7fd fa0e 	bl	800243c <HAL_GPIO_WritePin>
					DGT2_E_OFF;
 8005020:	2201      	movs	r2, #1
 8005022:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8005026:	480d      	ldr	r0, [pc, #52]	; (800505c <_7SEG_SetNumber+0x7c0>)
 8005028:	f7fd fa08 	bl	800243c <HAL_GPIO_WritePin>
				break;
 800502c:	bf00      	nop
		if(dp == ON)
 800502e:	687b      	ldr	r3, [r7, #4]
 8005030:	2b01      	cmp	r3, #1
 8005032:	d106      	bne.n	8005042 <_7SEG_SetNumber+0x7a6>
			DGT2_DP_ON;
 8005034:	2200      	movs	r2, #0
 8005036:	f44f 6100 	mov.w	r1, #2048	; 0x800
 800503a:	4808      	ldr	r0, [pc, #32]	; (800505c <_7SEG_SetNumber+0x7c0>)
 800503c:	f7fd f9fe 	bl	800243c <HAL_GPIO_WritePin>
}
 8005040:	e008      	b.n	8005054 <_7SEG_SetNumber+0x7b8>
		else if(dp == OFF)
 8005042:	687b      	ldr	r3, [r7, #4]
 8005044:	2b00      	cmp	r3, #0
 8005046:	d105      	bne.n	8005054 <_7SEG_SetNumber+0x7b8>
			DGT2_DP_OFF;
 8005048:	2201      	movs	r2, #1
 800504a:	f44f 6100 	mov.w	r1, #2048	; 0x800
 800504e:	4803      	ldr	r0, [pc, #12]	; (800505c <_7SEG_SetNumber+0x7c0>)
 8005050:	f7fd f9f4 	bl	800243c <HAL_GPIO_WritePin>
}
 8005054:	bf00      	nop
 8005056:	3710      	adds	r7, #16
 8005058:	46bd      	mov	sp, r7
 800505a:	bd80      	pop	{r7, pc}
 800505c:	40021000 	.word	0x40021000

08005060 <CLCD_GPIO_Init>:
#include "CLCD.h"

void CLCD_GPIO_Init(void)
{
 8005060:	b580      	push	{r7, lr}
 8005062:	b086      	sub	sp, #24
 8005064:	af00      	add	r7, sp, #0
	GPIO_InitTypeDef GPIO_InitStruct;

	/* GPIOE Periph clock enable */
	__HAL_RCC_GPIOE_CLK_ENABLE();
 8005066:	2300      	movs	r3, #0
 8005068:	603b      	str	r3, [r7, #0]
 800506a:	4a23      	ldr	r2, [pc, #140]	; (80050f8 <CLCD_GPIO_Init+0x98>)
 800506c:	4b22      	ldr	r3, [pc, #136]	; (80050f8 <CLCD_GPIO_Init+0x98>)
 800506e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005070:	f043 0310 	orr.w	r3, r3, #16
 8005074:	6313      	str	r3, [r2, #48]	; 0x30
 8005076:	4b20      	ldr	r3, [pc, #128]	; (80050f8 <CLCD_GPIO_Init+0x98>)
 8005078:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800507a:	f003 0310 	and.w	r3, r3, #16
 800507e:	603b      	str	r3, [r7, #0]
 8005080:	683b      	ldr	r3, [r7, #0]
	
	/* Configure RS, RW, EN, D4, D5, D6, D7 in output pushpull mode */
	GPIO_InitStruct.Pin = GPIO_PIN_RS;
 8005082:	2301      	movs	r3, #1
 8005084:	607b      	str	r3, [r7, #4]
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8005086:	2301      	movs	r3, #1
 8005088:	60bb      	str	r3, [r7, #8]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 800508a:	2300      	movs	r3, #0
 800508c:	60fb      	str	r3, [r7, #12]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800508e:	2300      	movs	r3, #0
 8005090:	613b      	str	r3, [r7, #16]
	HAL_GPIO_Init(GPIO_RS, &GPIO_InitStruct);
 8005092:	1d3b      	adds	r3, r7, #4
 8005094:	4619      	mov	r1, r3
 8005096:	4819      	ldr	r0, [pc, #100]	; (80050fc <CLCD_GPIO_Init+0x9c>)
 8005098:	f7fd f836 	bl	8002108 <HAL_GPIO_Init>

	GPIO_InitStruct.Pin = GPIO_PIN_RW;
 800509c:	2302      	movs	r3, #2
 800509e:	607b      	str	r3, [r7, #4]
	HAL_GPIO_Init(GPIO_RW, &GPIO_InitStruct);
 80050a0:	1d3b      	adds	r3, r7, #4
 80050a2:	4619      	mov	r1, r3
 80050a4:	4815      	ldr	r0, [pc, #84]	; (80050fc <CLCD_GPIO_Init+0x9c>)
 80050a6:	f7fd f82f 	bl	8002108 <HAL_GPIO_Init>

	GPIO_InitStruct.Pin = GPIO_PIN_EN;
 80050aa:	2304      	movs	r3, #4
 80050ac:	607b      	str	r3, [r7, #4]
	HAL_GPIO_Init(GPIO_EN, &GPIO_InitStruct);
 80050ae:	1d3b      	adds	r3, r7, #4
 80050b0:	4619      	mov	r1, r3
 80050b2:	4812      	ldr	r0, [pc, #72]	; (80050fc <CLCD_GPIO_Init+0x9c>)
 80050b4:	f7fd f828 	bl	8002108 <HAL_GPIO_Init>

	GPIO_InitStruct.Pin = GPIO_PIN_D4;
 80050b8:	2310      	movs	r3, #16
 80050ba:	607b      	str	r3, [r7, #4]
	HAL_GPIO_Init(GPIO_D4, &GPIO_InitStruct);
 80050bc:	1d3b      	adds	r3, r7, #4
 80050be:	4619      	mov	r1, r3
 80050c0:	480e      	ldr	r0, [pc, #56]	; (80050fc <CLCD_GPIO_Init+0x9c>)
 80050c2:	f7fd f821 	bl	8002108 <HAL_GPIO_Init>

	GPIO_InitStruct.Pin = GPIO_PIN_D5;
 80050c6:	2320      	movs	r3, #32
 80050c8:	607b      	str	r3, [r7, #4]
	HAL_GPIO_Init(GPIO_D5, &GPIO_InitStruct);
 80050ca:	1d3b      	adds	r3, r7, #4
 80050cc:	4619      	mov	r1, r3
 80050ce:	480b      	ldr	r0, [pc, #44]	; (80050fc <CLCD_GPIO_Init+0x9c>)
 80050d0:	f7fd f81a 	bl	8002108 <HAL_GPIO_Init>

	GPIO_InitStruct.Pin = GPIO_PIN_D6;
 80050d4:	2340      	movs	r3, #64	; 0x40
 80050d6:	607b      	str	r3, [r7, #4]
	HAL_GPIO_Init(GPIO_D6, &GPIO_InitStruct);
 80050d8:	1d3b      	adds	r3, r7, #4
 80050da:	4619      	mov	r1, r3
 80050dc:	4807      	ldr	r0, [pc, #28]	; (80050fc <CLCD_GPIO_Init+0x9c>)
 80050de:	f7fd f813 	bl	8002108 <HAL_GPIO_Init>

	GPIO_InitStruct.Pin = GPIO_PIN_D7;
 80050e2:	2380      	movs	r3, #128	; 0x80
 80050e4:	607b      	str	r3, [r7, #4]
	HAL_GPIO_Init(GPIO_D7, &GPIO_InitStruct);
 80050e6:	1d3b      	adds	r3, r7, #4
 80050e8:	4619      	mov	r1, r3
 80050ea:	4804      	ldr	r0, [pc, #16]	; (80050fc <CLCD_GPIO_Init+0x9c>)
 80050ec:	f7fd f80c 	bl	8002108 <HAL_GPIO_Init>
}
 80050f0:	bf00      	nop
 80050f2:	3718      	adds	r7, #24
 80050f4:	46bd      	mov	sp, r7
 80050f6:	bd80      	pop	{r7, pc}
 80050f8:	40023800 	.word	0x40023800
 80050fc:	40021000 	.word	0x40021000

08005100 <CLCD_Write_Instruction>:

void CLCD_Write_Instruction(unsigned char b)
{
 8005100:	b580      	push	{r7, lr}
 8005102:	b082      	sub	sp, #8
 8005104:	af00      	add	r7, sp, #0
 8005106:	4603      	mov	r3, r0
 8005108:	71fb      	strb	r3, [r7, #7]
	// 4
	GPIO_D7->ODR = (b & 0x80) ? GPIO_D7->ODR | GPIO_PIN_D7 : GPIO_D7->ODR & ~GPIO_PIN_D7; //D7
 800510a:	4a61      	ldr	r2, [pc, #388]	; (8005290 <CLCD_Write_Instruction+0x190>)
 800510c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005110:	2b00      	cmp	r3, #0
 8005112:	da04      	bge.n	800511e <CLCD_Write_Instruction+0x1e>
 8005114:	4b5e      	ldr	r3, [pc, #376]	; (8005290 <CLCD_Write_Instruction+0x190>)
 8005116:	695b      	ldr	r3, [r3, #20]
 8005118:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800511c:	e003      	b.n	8005126 <CLCD_Write_Instruction+0x26>
 800511e:	4b5c      	ldr	r3, [pc, #368]	; (8005290 <CLCD_Write_Instruction+0x190>)
 8005120:	695b      	ldr	r3, [r3, #20]
 8005122:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8005126:	6153      	str	r3, [r2, #20]
	GPIO_D6->ODR = (b & 0x40) ? GPIO_D6->ODR | GPIO_PIN_D6 : GPIO_D6->ODR & ~GPIO_PIN_D6; //D6
 8005128:	4a59      	ldr	r2, [pc, #356]	; (8005290 <CLCD_Write_Instruction+0x190>)
 800512a:	79fb      	ldrb	r3, [r7, #7]
 800512c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005130:	2b00      	cmp	r3, #0
 8005132:	d004      	beq.n	800513e <CLCD_Write_Instruction+0x3e>
 8005134:	4b56      	ldr	r3, [pc, #344]	; (8005290 <CLCD_Write_Instruction+0x190>)
 8005136:	695b      	ldr	r3, [r3, #20]
 8005138:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800513c:	e003      	b.n	8005146 <CLCD_Write_Instruction+0x46>
 800513e:	4b54      	ldr	r3, [pc, #336]	; (8005290 <CLCD_Write_Instruction+0x190>)
 8005140:	695b      	ldr	r3, [r3, #20]
 8005142:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8005146:	6153      	str	r3, [r2, #20]
	GPIO_D5->ODR = (b & 0x20) ? GPIO_D5->ODR | GPIO_PIN_D5 : GPIO_D5->ODR & ~GPIO_PIN_D5; //D5
 8005148:	4a51      	ldr	r2, [pc, #324]	; (8005290 <CLCD_Write_Instruction+0x190>)
 800514a:	79fb      	ldrb	r3, [r7, #7]
 800514c:	f003 0320 	and.w	r3, r3, #32
 8005150:	2b00      	cmp	r3, #0
 8005152:	d004      	beq.n	800515e <CLCD_Write_Instruction+0x5e>
 8005154:	4b4e      	ldr	r3, [pc, #312]	; (8005290 <CLCD_Write_Instruction+0x190>)
 8005156:	695b      	ldr	r3, [r3, #20]
 8005158:	f043 0320 	orr.w	r3, r3, #32
 800515c:	e003      	b.n	8005166 <CLCD_Write_Instruction+0x66>
 800515e:	4b4c      	ldr	r3, [pc, #304]	; (8005290 <CLCD_Write_Instruction+0x190>)
 8005160:	695b      	ldr	r3, [r3, #20]
 8005162:	f023 0320 	bic.w	r3, r3, #32
 8005166:	6153      	str	r3, [r2, #20]
	GPIO_D4->ODR = (b & 0x10) ? GPIO_D4->ODR | GPIO_PIN_D4 : GPIO_D4->ODR & ~GPIO_PIN_D4; //D4
 8005168:	4a49      	ldr	r2, [pc, #292]	; (8005290 <CLCD_Write_Instruction+0x190>)
 800516a:	79fb      	ldrb	r3, [r7, #7]
 800516c:	f003 0310 	and.w	r3, r3, #16
 8005170:	2b00      	cmp	r3, #0
 8005172:	d004      	beq.n	800517e <CLCD_Write_Instruction+0x7e>
 8005174:	4b46      	ldr	r3, [pc, #280]	; (8005290 <CLCD_Write_Instruction+0x190>)
 8005176:	695b      	ldr	r3, [r3, #20]
 8005178:	f043 0310 	orr.w	r3, r3, #16
 800517c:	e003      	b.n	8005186 <CLCD_Write_Instruction+0x86>
 800517e:	4b44      	ldr	r3, [pc, #272]	; (8005290 <CLCD_Write_Instruction+0x190>)
 8005180:	695b      	ldr	r3, [r3, #20]
 8005182:	f023 0310 	bic.w	r3, r3, #16
 8005186:	6153      	str	r3, [r2, #20]
	
	GPIO_RS->ODR = GPIO_RS->ODR & ~GPIO_PIN_RS; //RS Low
 8005188:	4a41      	ldr	r2, [pc, #260]	; (8005290 <CLCD_Write_Instruction+0x190>)
 800518a:	4b41      	ldr	r3, [pc, #260]	; (8005290 <CLCD_Write_Instruction+0x190>)
 800518c:	695b      	ldr	r3, [r3, #20]
 800518e:	f023 0301 	bic.w	r3, r3, #1
 8005192:	6153      	str	r3, [r2, #20]
	GPIO_RW->ODR = GPIO_RW->ODR & ~GPIO_PIN_RW; //RW Low
 8005194:	4a3e      	ldr	r2, [pc, #248]	; (8005290 <CLCD_Write_Instruction+0x190>)
 8005196:	4b3e      	ldr	r3, [pc, #248]	; (8005290 <CLCD_Write_Instruction+0x190>)
 8005198:	695b      	ldr	r3, [r3, #20]
 800519a:	f023 0302 	bic.w	r3, r3, #2
 800519e:	6153      	str	r3, [r2, #20]
	GPIO_EN->ODR = GPIO_EN->ODR & ~GPIO_PIN_EN; //EN Low
 80051a0:	4a3b      	ldr	r2, [pc, #236]	; (8005290 <CLCD_Write_Instruction+0x190>)
 80051a2:	4b3b      	ldr	r3, [pc, #236]	; (8005290 <CLCD_Write_Instruction+0x190>)
 80051a4:	695b      	ldr	r3, [r3, #20]
 80051a6:	f023 0304 	bic.w	r3, r3, #4
 80051aa:	6153      	str	r3, [r2, #20]
	
	GPIO_EN->ODR = GPIO_EN->ODR | GPIO_PIN_EN; //EN High
 80051ac:	4a38      	ldr	r2, [pc, #224]	; (8005290 <CLCD_Write_Instruction+0x190>)
 80051ae:	4b38      	ldr	r3, [pc, #224]	; (8005290 <CLCD_Write_Instruction+0x190>)
 80051b0:	695b      	ldr	r3, [r3, #20]
 80051b2:	f043 0304 	orr.w	r3, r3, #4
 80051b6:	6153      	str	r3, [r2, #20]
	GPIO_EN->ODR = GPIO_EN->ODR & ~GPIO_PIN_EN; //EN Low
 80051b8:	4a35      	ldr	r2, [pc, #212]	; (8005290 <CLCD_Write_Instruction+0x190>)
 80051ba:	4b35      	ldr	r3, [pc, #212]	; (8005290 <CLCD_Write_Instruction+0x190>)
 80051bc:	695b      	ldr	r3, [r3, #20]
 80051be:	f023 0304 	bic.w	r3, r3, #4
 80051c2:	6153      	str	r3, [r2, #20]
	
	// 4
	GPIO_D7->ODR = (b & 0x08) ? GPIO_D7->ODR | GPIO_PIN_D7 : GPIO_D7->ODR & ~GPIO_PIN_D7; //D7
 80051c4:	4a32      	ldr	r2, [pc, #200]	; (8005290 <CLCD_Write_Instruction+0x190>)
 80051c6:	79fb      	ldrb	r3, [r7, #7]
 80051c8:	f003 0308 	and.w	r3, r3, #8
 80051cc:	2b00      	cmp	r3, #0
 80051ce:	d004      	beq.n	80051da <CLCD_Write_Instruction+0xda>
 80051d0:	4b2f      	ldr	r3, [pc, #188]	; (8005290 <CLCD_Write_Instruction+0x190>)
 80051d2:	695b      	ldr	r3, [r3, #20]
 80051d4:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80051d8:	e003      	b.n	80051e2 <CLCD_Write_Instruction+0xe2>
 80051da:	4b2d      	ldr	r3, [pc, #180]	; (8005290 <CLCD_Write_Instruction+0x190>)
 80051dc:	695b      	ldr	r3, [r3, #20]
 80051de:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80051e2:	6153      	str	r3, [r2, #20]
	GPIO_D6->ODR = (b & 0x04) ? GPIO_D6->ODR | GPIO_PIN_D6 : GPIO_D6->ODR & ~GPIO_PIN_D6; //D6
 80051e4:	4a2a      	ldr	r2, [pc, #168]	; (8005290 <CLCD_Write_Instruction+0x190>)
 80051e6:	79fb      	ldrb	r3, [r7, #7]
 80051e8:	f003 0304 	and.w	r3, r3, #4
 80051ec:	2b00      	cmp	r3, #0
 80051ee:	d004      	beq.n	80051fa <CLCD_Write_Instruction+0xfa>
 80051f0:	4b27      	ldr	r3, [pc, #156]	; (8005290 <CLCD_Write_Instruction+0x190>)
 80051f2:	695b      	ldr	r3, [r3, #20]
 80051f4:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80051f8:	e003      	b.n	8005202 <CLCD_Write_Instruction+0x102>
 80051fa:	4b25      	ldr	r3, [pc, #148]	; (8005290 <CLCD_Write_Instruction+0x190>)
 80051fc:	695b      	ldr	r3, [r3, #20]
 80051fe:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8005202:	6153      	str	r3, [r2, #20]
	GPIO_D5->ODR = (b & 0x02) ? GPIO_D5->ODR | GPIO_PIN_D5 : GPIO_D5->ODR & ~GPIO_PIN_D5; //D5
 8005204:	4a22      	ldr	r2, [pc, #136]	; (8005290 <CLCD_Write_Instruction+0x190>)
 8005206:	79fb      	ldrb	r3, [r7, #7]
 8005208:	f003 0302 	and.w	r3, r3, #2
 800520c:	2b00      	cmp	r3, #0
 800520e:	d004      	beq.n	800521a <CLCD_Write_Instruction+0x11a>
 8005210:	4b1f      	ldr	r3, [pc, #124]	; (8005290 <CLCD_Write_Instruction+0x190>)
 8005212:	695b      	ldr	r3, [r3, #20]
 8005214:	f043 0320 	orr.w	r3, r3, #32
 8005218:	e003      	b.n	8005222 <CLCD_Write_Instruction+0x122>
 800521a:	4b1d      	ldr	r3, [pc, #116]	; (8005290 <CLCD_Write_Instruction+0x190>)
 800521c:	695b      	ldr	r3, [r3, #20]
 800521e:	f023 0320 	bic.w	r3, r3, #32
 8005222:	6153      	str	r3, [r2, #20]
	GPIO_D4->ODR = (b & 0x01) ? GPIO_D4->ODR | GPIO_PIN_D4 : GPIO_D4->ODR & ~GPIO_PIN_D4; //D4
 8005224:	4a1a      	ldr	r2, [pc, #104]	; (8005290 <CLCD_Write_Instruction+0x190>)
 8005226:	79fb      	ldrb	r3, [r7, #7]
 8005228:	f003 0301 	and.w	r3, r3, #1
 800522c:	2b00      	cmp	r3, #0
 800522e:	d004      	beq.n	800523a <CLCD_Write_Instruction+0x13a>
 8005230:	4b17      	ldr	r3, [pc, #92]	; (8005290 <CLCD_Write_Instruction+0x190>)
 8005232:	695b      	ldr	r3, [r3, #20]
 8005234:	f043 0310 	orr.w	r3, r3, #16
 8005238:	e003      	b.n	8005242 <CLCD_Write_Instruction+0x142>
 800523a:	4b15      	ldr	r3, [pc, #84]	; (8005290 <CLCD_Write_Instruction+0x190>)
 800523c:	695b      	ldr	r3, [r3, #20]
 800523e:	f023 0310 	bic.w	r3, r3, #16
 8005242:	6153      	str	r3, [r2, #20]

	GPIO_RS->ODR = GPIO_RS->ODR & ~GPIO_PIN_RS; //RS Low
 8005244:	4a12      	ldr	r2, [pc, #72]	; (8005290 <CLCD_Write_Instruction+0x190>)
 8005246:	4b12      	ldr	r3, [pc, #72]	; (8005290 <CLCD_Write_Instruction+0x190>)
 8005248:	695b      	ldr	r3, [r3, #20]
 800524a:	f023 0301 	bic.w	r3, r3, #1
 800524e:	6153      	str	r3, [r2, #20]
	GPIO_RW->ODR = GPIO_RW->ODR & ~GPIO_PIN_RW; //RW Low
 8005250:	4a0f      	ldr	r2, [pc, #60]	; (8005290 <CLCD_Write_Instruction+0x190>)
 8005252:	4b0f      	ldr	r3, [pc, #60]	; (8005290 <CLCD_Write_Instruction+0x190>)
 8005254:	695b      	ldr	r3, [r3, #20]
 8005256:	f023 0302 	bic.w	r3, r3, #2
 800525a:	6153      	str	r3, [r2, #20]
	GPIO_EN->ODR = GPIO_EN->ODR & ~GPIO_PIN_EN; //EN Low
 800525c:	4a0c      	ldr	r2, [pc, #48]	; (8005290 <CLCD_Write_Instruction+0x190>)
 800525e:	4b0c      	ldr	r3, [pc, #48]	; (8005290 <CLCD_Write_Instruction+0x190>)
 8005260:	695b      	ldr	r3, [r3, #20]
 8005262:	f023 0304 	bic.w	r3, r3, #4
 8005266:	6153      	str	r3, [r2, #20]

	GPIO_EN->ODR = GPIO_EN->ODR | GPIO_PIN_EN; //EN High
 8005268:	4a09      	ldr	r2, [pc, #36]	; (8005290 <CLCD_Write_Instruction+0x190>)
 800526a:	4b09      	ldr	r3, [pc, #36]	; (8005290 <CLCD_Write_Instruction+0x190>)
 800526c:	695b      	ldr	r3, [r3, #20]
 800526e:	f043 0304 	orr.w	r3, r3, #4
 8005272:	6153      	str	r3, [r2, #20]
	GPIO_EN->ODR = GPIO_EN->ODR & ~GPIO_PIN_EN; //EN Low
 8005274:	4a06      	ldr	r2, [pc, #24]	; (8005290 <CLCD_Write_Instruction+0x190>)
 8005276:	4b06      	ldr	r3, [pc, #24]	; (8005290 <CLCD_Write_Instruction+0x190>)
 8005278:	695b      	ldr	r3, [r3, #20]
 800527a:	f023 0304 	bic.w	r3, r3, #4
 800527e:	6153      	str	r3, [r2, #20]

	HAL_Delay(1);
 8005280:	2001      	movs	r0, #1
 8005282:	f7fb fe87 	bl	8000f94 <HAL_Delay>
}
 8005286:	bf00      	nop
 8005288:	3708      	adds	r7, #8
 800528a:	46bd      	mov	sp, r7
 800528c:	bd80      	pop	{r7, pc}
 800528e:	bf00      	nop
 8005290:	40021000 	.word	0x40021000

08005294 <CLCD_Write_Display>:

void CLCD_Write_Display(unsigned char b)
{
 8005294:	b580      	push	{r7, lr}
 8005296:	b082      	sub	sp, #8
 8005298:	af00      	add	r7, sp, #0
 800529a:	4603      	mov	r3, r0
 800529c:	71fb      	strb	r3, [r7, #7]
	// 4
	GPIO_D7->ODR = (b & 0x80) ? GPIO_D7->ODR | GPIO_PIN_D7 : GPIO_D7->ODR & ~GPIO_PIN_D7; //D7
 800529e:	4a61      	ldr	r2, [pc, #388]	; (8005424 <CLCD_Write_Display+0x190>)
 80052a0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80052a4:	2b00      	cmp	r3, #0
 80052a6:	da04      	bge.n	80052b2 <CLCD_Write_Display+0x1e>
 80052a8:	4b5e      	ldr	r3, [pc, #376]	; (8005424 <CLCD_Write_Display+0x190>)
 80052aa:	695b      	ldr	r3, [r3, #20]
 80052ac:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80052b0:	e003      	b.n	80052ba <CLCD_Write_Display+0x26>
 80052b2:	4b5c      	ldr	r3, [pc, #368]	; (8005424 <CLCD_Write_Display+0x190>)
 80052b4:	695b      	ldr	r3, [r3, #20]
 80052b6:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80052ba:	6153      	str	r3, [r2, #20]
	GPIO_D6->ODR = (b & 0x40) ? GPIO_D6->ODR | GPIO_PIN_D6 : GPIO_D6->ODR & ~GPIO_PIN_D6; //D6
 80052bc:	4a59      	ldr	r2, [pc, #356]	; (8005424 <CLCD_Write_Display+0x190>)
 80052be:	79fb      	ldrb	r3, [r7, #7]
 80052c0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80052c4:	2b00      	cmp	r3, #0
 80052c6:	d004      	beq.n	80052d2 <CLCD_Write_Display+0x3e>
 80052c8:	4b56      	ldr	r3, [pc, #344]	; (8005424 <CLCD_Write_Display+0x190>)
 80052ca:	695b      	ldr	r3, [r3, #20]
 80052cc:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80052d0:	e003      	b.n	80052da <CLCD_Write_Display+0x46>
 80052d2:	4b54      	ldr	r3, [pc, #336]	; (8005424 <CLCD_Write_Display+0x190>)
 80052d4:	695b      	ldr	r3, [r3, #20]
 80052d6:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80052da:	6153      	str	r3, [r2, #20]
	GPIO_D5->ODR = (b & 0x20) ? GPIO_D5->ODR | GPIO_PIN_D5 : GPIO_D5->ODR & ~GPIO_PIN_D5; //D5
 80052dc:	4a51      	ldr	r2, [pc, #324]	; (8005424 <CLCD_Write_Display+0x190>)
 80052de:	79fb      	ldrb	r3, [r7, #7]
 80052e0:	f003 0320 	and.w	r3, r3, #32
 80052e4:	2b00      	cmp	r3, #0
 80052e6:	d004      	beq.n	80052f2 <CLCD_Write_Display+0x5e>
 80052e8:	4b4e      	ldr	r3, [pc, #312]	; (8005424 <CLCD_Write_Display+0x190>)
 80052ea:	695b      	ldr	r3, [r3, #20]
 80052ec:	f043 0320 	orr.w	r3, r3, #32
 80052f0:	e003      	b.n	80052fa <CLCD_Write_Display+0x66>
 80052f2:	4b4c      	ldr	r3, [pc, #304]	; (8005424 <CLCD_Write_Display+0x190>)
 80052f4:	695b      	ldr	r3, [r3, #20]
 80052f6:	f023 0320 	bic.w	r3, r3, #32
 80052fa:	6153      	str	r3, [r2, #20]
	GPIO_D4->ODR = (b & 0x10) ? GPIO_D4->ODR | GPIO_PIN_D4 : GPIO_D4->ODR & ~GPIO_PIN_D4; //D4
 80052fc:	4a49      	ldr	r2, [pc, #292]	; (8005424 <CLCD_Write_Display+0x190>)
 80052fe:	79fb      	ldrb	r3, [r7, #7]
 8005300:	f003 0310 	and.w	r3, r3, #16
 8005304:	2b00      	cmp	r3, #0
 8005306:	d004      	beq.n	8005312 <CLCD_Write_Display+0x7e>
 8005308:	4b46      	ldr	r3, [pc, #280]	; (8005424 <CLCD_Write_Display+0x190>)
 800530a:	695b      	ldr	r3, [r3, #20]
 800530c:	f043 0310 	orr.w	r3, r3, #16
 8005310:	e003      	b.n	800531a <CLCD_Write_Display+0x86>
 8005312:	4b44      	ldr	r3, [pc, #272]	; (8005424 <CLCD_Write_Display+0x190>)
 8005314:	695b      	ldr	r3, [r3, #20]
 8005316:	f023 0310 	bic.w	r3, r3, #16
 800531a:	6153      	str	r3, [r2, #20]
	
	GPIO_RS->ODR = GPIO_RS->ODR | GPIO_PIN_RS; //RS High
 800531c:	4a41      	ldr	r2, [pc, #260]	; (8005424 <CLCD_Write_Display+0x190>)
 800531e:	4b41      	ldr	r3, [pc, #260]	; (8005424 <CLCD_Write_Display+0x190>)
 8005320:	695b      	ldr	r3, [r3, #20]
 8005322:	f043 0301 	orr.w	r3, r3, #1
 8005326:	6153      	str	r3, [r2, #20]
	GPIO_RW->ODR = GPIO_RW->ODR & ~GPIO_PIN_RW; //RW Low
 8005328:	4a3e      	ldr	r2, [pc, #248]	; (8005424 <CLCD_Write_Display+0x190>)
 800532a:	4b3e      	ldr	r3, [pc, #248]	; (8005424 <CLCD_Write_Display+0x190>)
 800532c:	695b      	ldr	r3, [r3, #20]
 800532e:	f023 0302 	bic.w	r3, r3, #2
 8005332:	6153      	str	r3, [r2, #20]
	GPIO_EN->ODR = GPIO_EN->ODR & ~GPIO_PIN_EN; //EN Low
 8005334:	4a3b      	ldr	r2, [pc, #236]	; (8005424 <CLCD_Write_Display+0x190>)
 8005336:	4b3b      	ldr	r3, [pc, #236]	; (8005424 <CLCD_Write_Display+0x190>)
 8005338:	695b      	ldr	r3, [r3, #20]
 800533a:	f023 0304 	bic.w	r3, r3, #4
 800533e:	6153      	str	r3, [r2, #20]
	
	GPIO_EN->ODR = GPIO_EN->ODR | GPIO_PIN_EN; //EN High
 8005340:	4a38      	ldr	r2, [pc, #224]	; (8005424 <CLCD_Write_Display+0x190>)
 8005342:	4b38      	ldr	r3, [pc, #224]	; (8005424 <CLCD_Write_Display+0x190>)
 8005344:	695b      	ldr	r3, [r3, #20]
 8005346:	f043 0304 	orr.w	r3, r3, #4
 800534a:	6153      	str	r3, [r2, #20]
	GPIO_EN->ODR = GPIO_EN->ODR & ~GPIO_PIN_EN; //EN Low
 800534c:	4a35      	ldr	r2, [pc, #212]	; (8005424 <CLCD_Write_Display+0x190>)
 800534e:	4b35      	ldr	r3, [pc, #212]	; (8005424 <CLCD_Write_Display+0x190>)
 8005350:	695b      	ldr	r3, [r3, #20]
 8005352:	f023 0304 	bic.w	r3, r3, #4
 8005356:	6153      	str	r3, [r2, #20]
	
	// 4
	GPIO_D7->ODR = (b & 0x08) ? GPIO_D7->ODR | GPIO_PIN_D7 : GPIO_D7->ODR & ~GPIO_PIN_D7; //D7
 8005358:	4a32      	ldr	r2, [pc, #200]	; (8005424 <CLCD_Write_Display+0x190>)
 800535a:	79fb      	ldrb	r3, [r7, #7]
 800535c:	f003 0308 	and.w	r3, r3, #8
 8005360:	2b00      	cmp	r3, #0
 8005362:	d004      	beq.n	800536e <CLCD_Write_Display+0xda>
 8005364:	4b2f      	ldr	r3, [pc, #188]	; (8005424 <CLCD_Write_Display+0x190>)
 8005366:	695b      	ldr	r3, [r3, #20]
 8005368:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800536c:	e003      	b.n	8005376 <CLCD_Write_Display+0xe2>
 800536e:	4b2d      	ldr	r3, [pc, #180]	; (8005424 <CLCD_Write_Display+0x190>)
 8005370:	695b      	ldr	r3, [r3, #20]
 8005372:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8005376:	6153      	str	r3, [r2, #20]
	GPIO_D6->ODR = (b & 0x04) ? GPIO_D6->ODR | GPIO_PIN_D6 : GPIO_D6->ODR & ~GPIO_PIN_D6; //D6
 8005378:	4a2a      	ldr	r2, [pc, #168]	; (8005424 <CLCD_Write_Display+0x190>)
 800537a:	79fb      	ldrb	r3, [r7, #7]
 800537c:	f003 0304 	and.w	r3, r3, #4
 8005380:	2b00      	cmp	r3, #0
 8005382:	d004      	beq.n	800538e <CLCD_Write_Display+0xfa>
 8005384:	4b27      	ldr	r3, [pc, #156]	; (8005424 <CLCD_Write_Display+0x190>)
 8005386:	695b      	ldr	r3, [r3, #20]
 8005388:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800538c:	e003      	b.n	8005396 <CLCD_Write_Display+0x102>
 800538e:	4b25      	ldr	r3, [pc, #148]	; (8005424 <CLCD_Write_Display+0x190>)
 8005390:	695b      	ldr	r3, [r3, #20]
 8005392:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8005396:	6153      	str	r3, [r2, #20]
	GPIO_D5->ODR = (b & 0x02) ? GPIO_D5->ODR | GPIO_PIN_D5 : GPIO_D5->ODR & ~GPIO_PIN_D5; //D5
 8005398:	4a22      	ldr	r2, [pc, #136]	; (8005424 <CLCD_Write_Display+0x190>)
 800539a:	79fb      	ldrb	r3, [r7, #7]
 800539c:	f003 0302 	and.w	r3, r3, #2
 80053a0:	2b00      	cmp	r3, #0
 80053a2:	d004      	beq.n	80053ae <CLCD_Write_Display+0x11a>
 80053a4:	4b1f      	ldr	r3, [pc, #124]	; (8005424 <CLCD_Write_Display+0x190>)
 80053a6:	695b      	ldr	r3, [r3, #20]
 80053a8:	f043 0320 	orr.w	r3, r3, #32
 80053ac:	e003      	b.n	80053b6 <CLCD_Write_Display+0x122>
 80053ae:	4b1d      	ldr	r3, [pc, #116]	; (8005424 <CLCD_Write_Display+0x190>)
 80053b0:	695b      	ldr	r3, [r3, #20]
 80053b2:	f023 0320 	bic.w	r3, r3, #32
 80053b6:	6153      	str	r3, [r2, #20]
	GPIO_D4->ODR = (b & 0x01) ? GPIO_D4->ODR | GPIO_PIN_D4 : GPIO_D4->ODR & ~GPIO_PIN_D4; //D4
 80053b8:	4a1a      	ldr	r2, [pc, #104]	; (8005424 <CLCD_Write_Display+0x190>)
 80053ba:	79fb      	ldrb	r3, [r7, #7]
 80053bc:	f003 0301 	and.w	r3, r3, #1
 80053c0:	2b00      	cmp	r3, #0
 80053c2:	d004      	beq.n	80053ce <CLCD_Write_Display+0x13a>
 80053c4:	4b17      	ldr	r3, [pc, #92]	; (8005424 <CLCD_Write_Display+0x190>)
 80053c6:	695b      	ldr	r3, [r3, #20]
 80053c8:	f043 0310 	orr.w	r3, r3, #16
 80053cc:	e003      	b.n	80053d6 <CLCD_Write_Display+0x142>
 80053ce:	4b15      	ldr	r3, [pc, #84]	; (8005424 <CLCD_Write_Display+0x190>)
 80053d0:	695b      	ldr	r3, [r3, #20]
 80053d2:	f023 0310 	bic.w	r3, r3, #16
 80053d6:	6153      	str	r3, [r2, #20]
	
	GPIO_RS->ODR = GPIO_RS->ODR | GPIO_PIN_RS; //RS High
 80053d8:	4a12      	ldr	r2, [pc, #72]	; (8005424 <CLCD_Write_Display+0x190>)
 80053da:	4b12      	ldr	r3, [pc, #72]	; (8005424 <CLCD_Write_Display+0x190>)
 80053dc:	695b      	ldr	r3, [r3, #20]
 80053de:	f043 0301 	orr.w	r3, r3, #1
 80053e2:	6153      	str	r3, [r2, #20]
	GPIO_RW->ODR = GPIO_RW->ODR & ~GPIO_PIN_RW; //RW Low
 80053e4:	4a0f      	ldr	r2, [pc, #60]	; (8005424 <CLCD_Write_Display+0x190>)
 80053e6:	4b0f      	ldr	r3, [pc, #60]	; (8005424 <CLCD_Write_Display+0x190>)
 80053e8:	695b      	ldr	r3, [r3, #20]
 80053ea:	f023 0302 	bic.w	r3, r3, #2
 80053ee:	6153      	str	r3, [r2, #20]
	GPIO_EN->ODR = GPIO_EN->ODR & ~GPIO_PIN_EN; //EN Low
 80053f0:	4a0c      	ldr	r2, [pc, #48]	; (8005424 <CLCD_Write_Display+0x190>)
 80053f2:	4b0c      	ldr	r3, [pc, #48]	; (8005424 <CLCD_Write_Display+0x190>)
 80053f4:	695b      	ldr	r3, [r3, #20]
 80053f6:	f023 0304 	bic.w	r3, r3, #4
 80053fa:	6153      	str	r3, [r2, #20]
	
	GPIO_EN->ODR = GPIO_EN->ODR | GPIO_PIN_EN; //EN High
 80053fc:	4a09      	ldr	r2, [pc, #36]	; (8005424 <CLCD_Write_Display+0x190>)
 80053fe:	4b09      	ldr	r3, [pc, #36]	; (8005424 <CLCD_Write_Display+0x190>)
 8005400:	695b      	ldr	r3, [r3, #20]
 8005402:	f043 0304 	orr.w	r3, r3, #4
 8005406:	6153      	str	r3, [r2, #20]
	GPIO_EN->ODR = GPIO_EN->ODR & ~GPIO_PIN_EN; //EN Low
 8005408:	4a06      	ldr	r2, [pc, #24]	; (8005424 <CLCD_Write_Display+0x190>)
 800540a:	4b06      	ldr	r3, [pc, #24]	; (8005424 <CLCD_Write_Display+0x190>)
 800540c:	695b      	ldr	r3, [r3, #20]
 800540e:	f023 0304 	bic.w	r3, r3, #4
 8005412:	6153      	str	r3, [r2, #20]
	
	HAL_Delay(1);
 8005414:	2001      	movs	r0, #1
 8005416:	f7fb fdbd 	bl	8000f94 <HAL_Delay>
}
 800541a:	bf00      	nop
 800541c:	3708      	adds	r7, #8
 800541e:	46bd      	mov	sp, r7
 8005420:	bd80      	pop	{r7, pc}
 8005422:	bf00      	nop
 8005424:	40021000 	.word	0x40021000

08005428 <CLCD_Gotoxy>:


void CLCD_Gotoxy(unsigned char x, unsigned char y)
{
 8005428:	b580      	push	{r7, lr}
 800542a:	b082      	sub	sp, #8
 800542c:	af00      	add	r7, sp, #0
 800542e:	4603      	mov	r3, r0
 8005430:	460a      	mov	r2, r1
 8005432:	71fb      	strb	r3, [r7, #7]
 8005434:	4613      	mov	r3, r2
 8005436:	71bb      	strb	r3, [r7, #6]
	// 16 * 2 Character LCD
	switch(y)
 8005438:	79bb      	ldrb	r3, [r7, #6]
 800543a:	2b00      	cmp	r3, #0
 800543c:	d002      	beq.n	8005444 <CLCD_Gotoxy+0x1c>
 800543e:	2b01      	cmp	r3, #1
 8005440:	d007      	beq.n	8005452 <CLCD_Gotoxy+0x2a>
		case 0 : CLCD_Write_Instruction(0x80 + x); break;
		case 1 : CLCD_Write_Instruction(0xC0 + x); break;
		//case 2 : instruction_out(0x90+x); break;
		//case 3 : instruction_out(0xd0+x); break;
	}
}
 8005442:	e00d      	b.n	8005460 <CLCD_Gotoxy+0x38>
		case 0 : CLCD_Write_Instruction(0x80 + x); break;
 8005444:	79fb      	ldrb	r3, [r7, #7]
 8005446:	3b80      	subs	r3, #128	; 0x80
 8005448:	b2db      	uxtb	r3, r3
 800544a:	4618      	mov	r0, r3
 800544c:	f7ff fe58 	bl	8005100 <CLCD_Write_Instruction>
 8005450:	e006      	b.n	8005460 <CLCD_Gotoxy+0x38>
		case 1 : CLCD_Write_Instruction(0xC0 + x); break;
 8005452:	79fb      	ldrb	r3, [r7, #7]
 8005454:	3b40      	subs	r3, #64	; 0x40
 8005456:	b2db      	uxtb	r3, r3
 8005458:	4618      	mov	r0, r3
 800545a:	f7ff fe51 	bl	8005100 <CLCD_Write_Instruction>
 800545e:	bf00      	nop
}
 8005460:	bf00      	nop
 8005462:	3708      	adds	r7, #8
 8005464:	46bd      	mov	sp, r7
 8005466:	bd80      	pop	{r7, pc}

08005468 <CLCD_Puts>:

void CLCD_Puts(unsigned char x, unsigned char y, unsigned char *str)
{
 8005468:	b580      	push	{r7, lr}
 800546a:	b084      	sub	sp, #16
 800546c:	af00      	add	r7, sp, #0
 800546e:	4603      	mov	r3, r0
 8005470:	603a      	str	r2, [r7, #0]
 8005472:	71fb      	strb	r3, [r7, #7]
 8005474:	460b      	mov	r3, r1
 8005476:	71bb      	strb	r3, [r7, #6]
	unsigned int i=0;
 8005478:	2300      	movs	r3, #0
 800547a:	60fb      	str	r3, [r7, #12]

	CLCD_Gotoxy(x,y);
 800547c:	79ba      	ldrb	r2, [r7, #6]
 800547e:	79fb      	ldrb	r3, [r7, #7]
 8005480:	4611      	mov	r1, r2
 8005482:	4618      	mov	r0, r3
 8005484:	f7ff ffd0 	bl	8005428 <CLCD_Gotoxy>
	do
	{
		CLCD_Write_Display(str[i]);
 8005488:	683a      	ldr	r2, [r7, #0]
 800548a:	68fb      	ldr	r3, [r7, #12]
 800548c:	4413      	add	r3, r2
 800548e:	781b      	ldrb	r3, [r3, #0]
 8005490:	4618      	mov	r0, r3
 8005492:	f7ff feff 	bl	8005294 <CLCD_Write_Display>
	}
	while(str[++i]!='\0');
 8005496:	68fb      	ldr	r3, [r7, #12]
 8005498:	3301      	adds	r3, #1
 800549a:	60fb      	str	r3, [r7, #12]
 800549c:	683a      	ldr	r2, [r7, #0]
 800549e:	68fb      	ldr	r3, [r7, #12]
 80054a0:	4413      	add	r3, r2
 80054a2:	781b      	ldrb	r3, [r3, #0]
 80054a4:	2b00      	cmp	r3, #0
 80054a6:	d1ef      	bne.n	8005488 <CLCD_Puts+0x20>
}
 80054a8:	bf00      	nop
 80054aa:	3710      	adds	r7, #16
 80054ac:	46bd      	mov	sp, r7
 80054ae:	bd80      	pop	{r7, pc}

080054b0 <CLCD_Init>:

void CLCD_Init(void)
{
 80054b0:	b580      	push	{r7, lr}
 80054b2:	af00      	add	r7, sp, #0
	HAL_Delay(100);
 80054b4:	2064      	movs	r0, #100	; 0x64
 80054b6:	f7fb fd6d 	bl	8000f94 <HAL_Delay>
	CLCD_Write_Instruction(0x28);
 80054ba:	2028      	movs	r0, #40	; 0x28
 80054bc:	f7ff fe20 	bl	8005100 <CLCD_Write_Instruction>
	HAL_Delay(10);
 80054c0:	200a      	movs	r0, #10
 80054c2:	f7fb fd67 	bl	8000f94 <HAL_Delay>
	CLCD_Write_Instruction(0x28);
 80054c6:	2028      	movs	r0, #40	; 0x28
 80054c8:	f7ff fe1a 	bl	8005100 <CLCD_Write_Instruction>
	HAL_Delay(10);
 80054cc:	200a      	movs	r0, #10
 80054ce:	f7fb fd61 	bl	8000f94 <HAL_Delay>
	CLCD_Write_Instruction(0x0C);
 80054d2:	200c      	movs	r0, #12
 80054d4:	f7ff fe14 	bl	8005100 <CLCD_Write_Instruction>
	CLCD_Write_Instruction(0x06);
 80054d8:	2006      	movs	r0, #6
 80054da:	f7ff fe11 	bl	8005100 <CLCD_Write_Instruction>
	CLCD_Write_Instruction(0x02);
 80054de:	2002      	movs	r0, #2
 80054e0:	f7ff fe0e 	bl	8005100 <CLCD_Write_Instruction>
	CLCD_Write_Instruction(0x01);
 80054e4:	2001      	movs	r0, #1
 80054e6:	f7ff fe0b 	bl	8005100 <CLCD_Write_Instruction>
	CLCD_Write_Instruction(0x01);
 80054ea:	2001      	movs	r0, #1
 80054ec:	f7ff fe08 	bl	8005100 <CLCD_Write_Instruction>
}
 80054f0:	bf00      	nop
 80054f2:	bd80      	pop	{r7, pc}

080054f4 <CLCD_Clear>:

void CLCD_Clear(void)
{
 80054f4:	b580      	push	{r7, lr}
 80054f6:	af00      	add	r7, sp, #0
	CLCD_Write_Instruction(0x01);
 80054f8:	2001      	movs	r0, #1
 80054fa:	f7ff fe01 	bl	8005100 <CLCD_Write_Instruction>
	HAL_Delay(10);
 80054fe:	200a      	movs	r0, #10
 8005500:	f7fb fd48 	bl	8000f94 <HAL_Delay>
}
 8005504:	bf00      	nop
 8005506:	bd80      	pop	{r7, pc}

08005508 <MX_ADC1_Init>:
ADC_HandleTypeDef hadc1;
DMA_HandleTypeDef hdma_adc1;

/* ADC1 init function */
void MX_ADC1_Init(void)
{
 8005508:	b580      	push	{r7, lr}
 800550a:	b084      	sub	sp, #16
 800550c:	af00      	add	r7, sp, #0
  ADC_ChannelConfTypeDef sConfig;

    /**Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion) 
    */
  hadc1.Instance = ADC1;
 800550e:	4b3a      	ldr	r3, [pc, #232]	; (80055f8 <MX_ADC1_Init+0xf0>)
 8005510:	4a3a      	ldr	r2, [pc, #232]	; (80055fc <MX_ADC1_Init+0xf4>)
 8005512:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 8005514:	4b38      	ldr	r3, [pc, #224]	; (80055f8 <MX_ADC1_Init+0xf0>)
 8005516:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 800551a:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 800551c:	4b36      	ldr	r3, [pc, #216]	; (80055f8 <MX_ADC1_Init+0xf0>)
 800551e:	2200      	movs	r2, #0
 8005520:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = ENABLE;
 8005522:	4b35      	ldr	r3, [pc, #212]	; (80055f8 <MX_ADC1_Init+0xf0>)
 8005524:	2201      	movs	r2, #1
 8005526:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = ENABLE;
 8005528:	4b33      	ldr	r3, [pc, #204]	; (80055f8 <MX_ADC1_Init+0xf0>)
 800552a:	2201      	movs	r2, #1
 800552c:	619a      	str	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 800552e:	4b32      	ldr	r3, [pc, #200]	; (80055f8 <MX_ADC1_Init+0xf0>)
 8005530:	2200      	movs	r2, #0
 8005532:	621a      	str	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8005534:	4b30      	ldr	r3, [pc, #192]	; (80055f8 <MX_ADC1_Init+0xf0>)
 8005536:	2200      	movs	r2, #0
 8005538:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 800553a:	4b2f      	ldr	r3, [pc, #188]	; (80055f8 <MX_ADC1_Init+0xf0>)
 800553c:	4a30      	ldr	r2, [pc, #192]	; (8005600 <MX_ADC1_Init+0xf8>)
 800553e:	629a      	str	r2, [r3, #40]	; 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8005540:	4b2d      	ldr	r3, [pc, #180]	; (80055f8 <MX_ADC1_Init+0xf0>)
 8005542:	2200      	movs	r2, #0
 8005544:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 4;
 8005546:	4b2c      	ldr	r3, [pc, #176]	; (80055f8 <MX_ADC1_Init+0xf0>)
 8005548:	2204      	movs	r2, #4
 800554a:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = ENABLE;
 800554c:	4b2a      	ldr	r3, [pc, #168]	; (80055f8 <MX_ADC1_Init+0xf0>)
 800554e:	2201      	movs	r2, #1
 8005550:	631a      	str	r2, [r3, #48]	; 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8005552:	4b29      	ldr	r3, [pc, #164]	; (80055f8 <MX_ADC1_Init+0xf0>)
 8005554:	2201      	movs	r2, #1
 8005556:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8005558:	4827      	ldr	r0, [pc, #156]	; (80055f8 <MX_ADC1_Init+0xf0>)
 800555a:	f7fb fd3d 	bl	8000fd8 <HAL_ADC_Init>
 800555e:	4603      	mov	r3, r0
 8005560:	2b00      	cmp	r3, #0
 8005562:	d003      	beq.n	800556c <MX_ADC1_Init+0x64>
  {
    _Error_Handler(__FILE__, __LINE__);
 8005564:	214a      	movs	r1, #74	; 0x4a
 8005566:	4827      	ldr	r0, [pc, #156]	; (8005604 <MX_ADC1_Init+0xfc>)
 8005568:	f000 fb64 	bl	8005c34 <_Error_Handler>
  }

    /**Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time. 
    */
  sConfig.Channel = ADC_CHANNEL_10;
 800556c:	230a      	movs	r3, #10
 800556e:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 8005570:	2301      	movs	r3, #1
 8005572:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_84CYCLES;
 8005574:	2304      	movs	r3, #4
 8005576:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8005578:	463b      	mov	r3, r7
 800557a:	4619      	mov	r1, r3
 800557c:	481e      	ldr	r0, [pc, #120]	; (80055f8 <MX_ADC1_Init+0xf0>)
 800557e:	f7fb fe5f 	bl	8001240 <HAL_ADC_ConfigChannel>
 8005582:	4603      	mov	r3, r0
 8005584:	2b00      	cmp	r3, #0
 8005586:	d003      	beq.n	8005590 <MX_ADC1_Init+0x88>
  {
    _Error_Handler(__FILE__, __LINE__);
 8005588:	2154      	movs	r1, #84	; 0x54
 800558a:	481e      	ldr	r0, [pc, #120]	; (8005604 <MX_ADC1_Init+0xfc>)
 800558c:	f000 fb52 	bl	8005c34 <_Error_Handler>
  }

    /**Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time. 
    */
  sConfig.Channel = ADC_CHANNEL_12;
 8005590:	230c      	movs	r3, #12
 8005592:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 2;
 8005594:	2302      	movs	r3, #2
 8005596:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8005598:	463b      	mov	r3, r7
 800559a:	4619      	mov	r1, r3
 800559c:	4816      	ldr	r0, [pc, #88]	; (80055f8 <MX_ADC1_Init+0xf0>)
 800559e:	f7fb fe4f 	bl	8001240 <HAL_ADC_ConfigChannel>
 80055a2:	4603      	mov	r3, r0
 80055a4:	2b00      	cmp	r3, #0
 80055a6:	d003      	beq.n	80055b0 <MX_ADC1_Init+0xa8>
  {
    _Error_Handler(__FILE__, __LINE__);
 80055a8:	215d      	movs	r1, #93	; 0x5d
 80055aa:	4816      	ldr	r0, [pc, #88]	; (8005604 <MX_ADC1_Init+0xfc>)
 80055ac:	f000 fb42 	bl	8005c34 <_Error_Handler>
  }

    /**Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time. 
    */
  sConfig.Channel = ADC_CHANNEL_13;
 80055b0:	230d      	movs	r3, #13
 80055b2:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 3;
 80055b4:	2303      	movs	r3, #3
 80055b6:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80055b8:	463b      	mov	r3, r7
 80055ba:	4619      	mov	r1, r3
 80055bc:	480e      	ldr	r0, [pc, #56]	; (80055f8 <MX_ADC1_Init+0xf0>)
 80055be:	f7fb fe3f 	bl	8001240 <HAL_ADC_ConfigChannel>
 80055c2:	4603      	mov	r3, r0
 80055c4:	2b00      	cmp	r3, #0
 80055c6:	d003      	beq.n	80055d0 <MX_ADC1_Init+0xc8>
  {
    _Error_Handler(__FILE__, __LINE__);
 80055c8:	2166      	movs	r1, #102	; 0x66
 80055ca:	480e      	ldr	r0, [pc, #56]	; (8005604 <MX_ADC1_Init+0xfc>)
 80055cc:	f000 fb32 	bl	8005c34 <_Error_Handler>
  }

    /**Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time. 
    */
  sConfig.Channel = ADC_CHANNEL_9;
 80055d0:	2309      	movs	r3, #9
 80055d2:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 4;
 80055d4:	2304      	movs	r3, #4
 80055d6:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80055d8:	463b      	mov	r3, r7
 80055da:	4619      	mov	r1, r3
 80055dc:	4806      	ldr	r0, [pc, #24]	; (80055f8 <MX_ADC1_Init+0xf0>)
 80055de:	f7fb fe2f 	bl	8001240 <HAL_ADC_ConfigChannel>
 80055e2:	4603      	mov	r3, r0
 80055e4:	2b00      	cmp	r3, #0
 80055e6:	d003      	beq.n	80055f0 <MX_ADC1_Init+0xe8>
  {
    _Error_Handler(__FILE__, __LINE__);
 80055e8:	216f      	movs	r1, #111	; 0x6f
 80055ea:	4806      	ldr	r0, [pc, #24]	; (8005604 <MX_ADC1_Init+0xfc>)
 80055ec:	f000 fb22 	bl	8005c34 <_Error_Handler>
  }

}
 80055f0:	bf00      	nop
 80055f2:	3710      	adds	r7, #16
 80055f4:	46bd      	mov	sp, r7
 80055f6:	bd80      	pop	{r7, pc}
 80055f8:	2000020c 	.word	0x2000020c
 80055fc:	40012000 	.word	0x40012000
 8005600:	0f000001 	.word	0x0f000001
 8005604:	080087d8 	.word	0x080087d8

08005608 <HAL_ADC_MspInit>:

void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
{
 8005608:	b580      	push	{r7, lr}
 800560a:	b088      	sub	sp, #32
 800560c:	af00      	add	r7, sp, #0
 800560e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct;
  if(adcHandle->Instance==ADC1)
 8005610:	687b      	ldr	r3, [r7, #4]
 8005612:	681b      	ldr	r3, [r3, #0]
 8005614:	4a2f      	ldr	r2, [pc, #188]	; (80056d4 <HAL_ADC_MspInit+0xcc>)
 8005616:	4293      	cmp	r3, r2
 8005618:	d157      	bne.n	80056ca <HAL_ADC_MspInit+0xc2>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* ADC1 clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 800561a:	2300      	movs	r3, #0
 800561c:	60bb      	str	r3, [r7, #8]
 800561e:	4a2e      	ldr	r2, [pc, #184]	; (80056d8 <HAL_ADC_MspInit+0xd0>)
 8005620:	4b2d      	ldr	r3, [pc, #180]	; (80056d8 <HAL_ADC_MspInit+0xd0>)
 8005622:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005624:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8005628:	6453      	str	r3, [r2, #68]	; 0x44
 800562a:	4b2b      	ldr	r3, [pc, #172]	; (80056d8 <HAL_ADC_MspInit+0xd0>)
 800562c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800562e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005632:	60bb      	str	r3, [r7, #8]
 8005634:	68bb      	ldr	r3, [r7, #8]
    PC0     ------> ADC1_IN10
    PC2     ------> ADC1_IN12
    PC3     ------> ADC1_IN13
    PB1     ------> ADC1_IN9 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_2|GPIO_PIN_3;
 8005636:	230d      	movs	r3, #13
 8005638:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800563a:	2303      	movs	r3, #3
 800563c:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800563e:	2300      	movs	r3, #0
 8005640:	617b      	str	r3, [r7, #20]
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8005642:	f107 030c 	add.w	r3, r7, #12
 8005646:	4619      	mov	r1, r3
 8005648:	4824      	ldr	r0, [pc, #144]	; (80056dc <HAL_ADC_MspInit+0xd4>)
 800564a:	f7fc fd5d 	bl	8002108 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_1;
 800564e:	2302      	movs	r3, #2
 8005650:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8005652:	2303      	movs	r3, #3
 8005654:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005656:	2300      	movs	r3, #0
 8005658:	617b      	str	r3, [r7, #20]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800565a:	f107 030c 	add.w	r3, r7, #12
 800565e:	4619      	mov	r1, r3
 8005660:	481f      	ldr	r0, [pc, #124]	; (80056e0 <HAL_ADC_MspInit+0xd8>)
 8005662:	f7fc fd51 	bl	8002108 <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA2_Stream0;
 8005666:	4b1f      	ldr	r3, [pc, #124]	; (80056e4 <HAL_ADC_MspInit+0xdc>)
 8005668:	4a1f      	ldr	r2, [pc, #124]	; (80056e8 <HAL_ADC_MspInit+0xe0>)
 800566a:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Channel = DMA_CHANNEL_0;
 800566c:	4b1d      	ldr	r3, [pc, #116]	; (80056e4 <HAL_ADC_MspInit+0xdc>)
 800566e:	2200      	movs	r2, #0
 8005670:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8005672:	4b1c      	ldr	r3, [pc, #112]	; (80056e4 <HAL_ADC_MspInit+0xdc>)
 8005674:	2200      	movs	r2, #0
 8005676:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 8005678:	4b1a      	ldr	r3, [pc, #104]	; (80056e4 <HAL_ADC_MspInit+0xdc>)
 800567a:	2200      	movs	r2, #0
 800567c:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 800567e:	4b19      	ldr	r3, [pc, #100]	; (80056e4 <HAL_ADC_MspInit+0xdc>)
 8005680:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8005684:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8005686:	4b17      	ldr	r3, [pc, #92]	; (80056e4 <HAL_ADC_MspInit+0xdc>)
 8005688:	f44f 6200 	mov.w	r2, #2048	; 0x800
 800568c:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 800568e:	4b15      	ldr	r3, [pc, #84]	; (80056e4 <HAL_ADC_MspInit+0xdc>)
 8005690:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8005694:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 8005696:	4b13      	ldr	r3, [pc, #76]	; (80056e4 <HAL_ADC_MspInit+0xdc>)
 8005698:	f44f 7280 	mov.w	r2, #256	; 0x100
 800569c:	61da      	str	r2, [r3, #28]
    hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 800569e:	4b11      	ldr	r3, [pc, #68]	; (80056e4 <HAL_ADC_MspInit+0xdc>)
 80056a0:	2200      	movs	r2, #0
 80056a2:	621a      	str	r2, [r3, #32]
    hdma_adc1.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 80056a4:	4b0f      	ldr	r3, [pc, #60]	; (80056e4 <HAL_ADC_MspInit+0xdc>)
 80056a6:	2200      	movs	r2, #0
 80056a8:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 80056aa:	480e      	ldr	r0, [pc, #56]	; (80056e4 <HAL_ADC_MspInit+0xdc>)
 80056ac:	f7fc f994 	bl	80019d8 <HAL_DMA_Init>
 80056b0:	4603      	mov	r3, r0
 80056b2:	2b00      	cmp	r3, #0
 80056b4:	d003      	beq.n	80056be <HAL_ADC_MspInit+0xb6>
    {
      _Error_Handler(__FILE__, __LINE__);
 80056b6:	219e      	movs	r1, #158	; 0x9e
 80056b8:	480c      	ldr	r0, [pc, #48]	; (80056ec <HAL_ADC_MspInit+0xe4>)
 80056ba:	f000 fabb 	bl	8005c34 <_Error_Handler>
    }

    __HAL_LINKDMA(adcHandle,DMA_Handle,hdma_adc1);
 80056be:	687b      	ldr	r3, [r7, #4]
 80056c0:	4a08      	ldr	r2, [pc, #32]	; (80056e4 <HAL_ADC_MspInit+0xdc>)
 80056c2:	639a      	str	r2, [r3, #56]	; 0x38
 80056c4:	4a07      	ldr	r2, [pc, #28]	; (80056e4 <HAL_ADC_MspInit+0xdc>)
 80056c6:	687b      	ldr	r3, [r7, #4]
 80056c8:	6393      	str	r3, [r2, #56]	; 0x38

  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }
}
 80056ca:	bf00      	nop
 80056cc:	3720      	adds	r7, #32
 80056ce:	46bd      	mov	sp, r7
 80056d0:	bd80      	pop	{r7, pc}
 80056d2:	bf00      	nop
 80056d4:	40012000 	.word	0x40012000
 80056d8:	40023800 	.word	0x40023800
 80056dc:	40020800 	.word	0x40020800
 80056e0:	40020400 	.word	0x40020400
 80056e4:	20000254 	.word	0x20000254
 80056e8:	40026410 	.word	0x40026410
 80056ec:	080087d8 	.word	0x080087d8

080056f0 <MX_DMA_Init>:

/** 
  * Enable DMA controller clock
  */
void MX_DMA_Init(void) 
{
 80056f0:	b580      	push	{r7, lr}
 80056f2:	b082      	sub	sp, #8
 80056f4:	af00      	add	r7, sp, #0
  /* DMA controller clock enable */
  __HAL_RCC_DMA2_CLK_ENABLE();
 80056f6:	2300      	movs	r3, #0
 80056f8:	607b      	str	r3, [r7, #4]
 80056fa:	4a0c      	ldr	r2, [pc, #48]	; (800572c <MX_DMA_Init+0x3c>)
 80056fc:	4b0b      	ldr	r3, [pc, #44]	; (800572c <MX_DMA_Init+0x3c>)
 80056fe:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005700:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8005704:	6313      	str	r3, [r2, #48]	; 0x30
 8005706:	4b09      	ldr	r3, [pc, #36]	; (800572c <MX_DMA_Init+0x3c>)
 8005708:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800570a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800570e:	607b      	str	r3, [r7, #4]
 8005710:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA2_Stream0_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream0_IRQn, 0, 0);
 8005712:	2200      	movs	r2, #0
 8005714:	2100      	movs	r1, #0
 8005716:	2038      	movs	r0, #56	; 0x38
 8005718:	f7fc f8fd 	bl	8001916 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream0_IRQn);
 800571c:	2038      	movs	r0, #56	; 0x38
 800571e:	f7fc f916 	bl	800194e <HAL_NVIC_EnableIRQ>

}
 8005722:	bf00      	nop
 8005724:	3708      	adds	r7, #8
 8005726:	46bd      	mov	sp, r7
 8005728:	bd80      	pop	{r7, pc}
 800572a:	bf00      	nop
 800572c:	40023800 	.word	0x40023800

08005730 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8005730:	b580      	push	{r7, lr}
 8005732:	b08c      	sub	sp, #48	; 0x30
 8005734:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct;

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8005736:	2300      	movs	r3, #0
 8005738:	61bb      	str	r3, [r7, #24]
 800573a:	4a47      	ldr	r2, [pc, #284]	; (8005858 <MX_GPIO_Init+0x128>)
 800573c:	4b46      	ldr	r3, [pc, #280]	; (8005858 <MX_GPIO_Init+0x128>)
 800573e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005740:	f043 0310 	orr.w	r3, r3, #16
 8005744:	6313      	str	r3, [r2, #48]	; 0x30
 8005746:	4b44      	ldr	r3, [pc, #272]	; (8005858 <MX_GPIO_Init+0x128>)
 8005748:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800574a:	f003 0310 	and.w	r3, r3, #16
 800574e:	61bb      	str	r3, [r7, #24]
 8005750:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8005752:	2300      	movs	r3, #0
 8005754:	617b      	str	r3, [r7, #20]
 8005756:	4a40      	ldr	r2, [pc, #256]	; (8005858 <MX_GPIO_Init+0x128>)
 8005758:	4b3f      	ldr	r3, [pc, #252]	; (8005858 <MX_GPIO_Init+0x128>)
 800575a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800575c:	f043 0304 	orr.w	r3, r3, #4
 8005760:	6313      	str	r3, [r2, #48]	; 0x30
 8005762:	4b3d      	ldr	r3, [pc, #244]	; (8005858 <MX_GPIO_Init+0x128>)
 8005764:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005766:	f003 0304 	and.w	r3, r3, #4
 800576a:	617b      	str	r3, [r7, #20]
 800576c:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 800576e:	2300      	movs	r3, #0
 8005770:	613b      	str	r3, [r7, #16]
 8005772:	4a39      	ldr	r2, [pc, #228]	; (8005858 <MX_GPIO_Init+0x128>)
 8005774:	4b38      	ldr	r3, [pc, #224]	; (8005858 <MX_GPIO_Init+0x128>)
 8005776:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005778:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800577c:	6313      	str	r3, [r2, #48]	; 0x30
 800577e:	4b36      	ldr	r3, [pc, #216]	; (8005858 <MX_GPIO_Init+0x128>)
 8005780:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005782:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005786:	613b      	str	r3, [r7, #16]
 8005788:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800578a:	2300      	movs	r3, #0
 800578c:	60fb      	str	r3, [r7, #12]
 800578e:	4a32      	ldr	r2, [pc, #200]	; (8005858 <MX_GPIO_Init+0x128>)
 8005790:	4b31      	ldr	r3, [pc, #196]	; (8005858 <MX_GPIO_Init+0x128>)
 8005792:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005794:	f043 0301 	orr.w	r3, r3, #1
 8005798:	6313      	str	r3, [r2, #48]	; 0x30
 800579a:	4b2f      	ldr	r3, [pc, #188]	; (8005858 <MX_GPIO_Init+0x128>)
 800579c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800579e:	f003 0301 	and.w	r3, r3, #1
 80057a2:	60fb      	str	r3, [r7, #12]
 80057a4:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80057a6:	2300      	movs	r3, #0
 80057a8:	60bb      	str	r3, [r7, #8]
 80057aa:	4a2b      	ldr	r2, [pc, #172]	; (8005858 <MX_GPIO_Init+0x128>)
 80057ac:	4b2a      	ldr	r3, [pc, #168]	; (8005858 <MX_GPIO_Init+0x128>)
 80057ae:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80057b0:	f043 0302 	orr.w	r3, r3, #2
 80057b4:	6313      	str	r3, [r2, #48]	; 0x30
 80057b6:	4b28      	ldr	r3, [pc, #160]	; (8005858 <MX_GPIO_Init+0x128>)
 80057b8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80057ba:	f003 0302 	and.w	r3, r3, #2
 80057be:	60bb      	str	r3, [r7, #8]
 80057c0:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80057c2:	2300      	movs	r3, #0
 80057c4:	607b      	str	r3, [r7, #4]
 80057c6:	4a24      	ldr	r2, [pc, #144]	; (8005858 <MX_GPIO_Init+0x128>)
 80057c8:	4b23      	ldr	r3, [pc, #140]	; (8005858 <MX_GPIO_Init+0x128>)
 80057ca:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80057cc:	f043 0308 	orr.w	r3, r3, #8
 80057d0:	6313      	str	r3, [r2, #48]	; 0x30
 80057d2:	4b21      	ldr	r3, [pc, #132]	; (8005858 <MX_GPIO_Init+0x128>)
 80057d4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80057d6:	f003 0308 	and.w	r3, r3, #8
 80057da:	607b      	str	r3, [r7, #4]
 80057dc:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOE, GPIO_PIN_2|GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_6 
 80057de:	2200      	movs	r2, #0
 80057e0:	21f7      	movs	r1, #247	; 0xf7
 80057e2:	481e      	ldr	r0, [pc, #120]	; (800585c <MX_GPIO_Init+0x12c>)
 80057e4:	f7fc fe2a 	bl	800243c <HAL_GPIO_WritePin>
                          |GPIO_PIN_7|GPIO_PIN_0|GPIO_PIN_1, GPIO_PIN_RESET);

  /*Configure GPIO pins : PE2 PE4 PE5 PE6 
                           PE7 PE0 PE1 */
  GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_6 
 80057e8:	23f7      	movs	r3, #247	; 0xf7
 80057ea:	61fb      	str	r3, [r7, #28]
                          |GPIO_PIN_7|GPIO_PIN_0|GPIO_PIN_1;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80057ec:	2301      	movs	r3, #1
 80057ee:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80057f0:	2300      	movs	r3, #0
 80057f2:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80057f4:	2300      	movs	r3, #0
 80057f6:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 80057f8:	f107 031c 	add.w	r3, r7, #28
 80057fc:	4619      	mov	r1, r3
 80057fe:	4817      	ldr	r0, [pc, #92]	; (800585c <MX_GPIO_Init+0x12c>)
 8005800:	f7fc fc82 	bl	8002108 <HAL_GPIO_Init>

  /*Configure GPIO pin : PE3 */
  GPIO_InitStruct.Pin = GPIO_PIN_3;
 8005804:	2308      	movs	r3, #8
 8005806:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8005808:	4b15      	ldr	r3, [pc, #84]	; (8005860 <MX_GPIO_Init+0x130>)
 800580a:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800580c:	2300      	movs	r3, #0
 800580e:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8005810:	f107 031c 	add.w	r3, r7, #28
 8005814:	4619      	mov	r1, r3
 8005816:	4811      	ldr	r0, [pc, #68]	; (800585c <MX_GPIO_Init+0x12c>)
 8005818:	f7fc fc76 	bl	8002108 <HAL_GPIO_Init>

  /*Configure GPIO pin : PC15 */
  GPIO_InitStruct.Pin = GPIO_PIN_15;
 800581c:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8005820:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8005822:	4b0f      	ldr	r3, [pc, #60]	; (8005860 <MX_GPIO_Init+0x130>)
 8005824:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005826:	2300      	movs	r3, #0
 8005828:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800582a:	f107 031c 	add.w	r3, r7, #28
 800582e:	4619      	mov	r1, r3
 8005830:	480c      	ldr	r0, [pc, #48]	; (8005864 <MX_GPIO_Init+0x134>)
 8005832:	f7fc fc69 	bl	8002108 <HAL_GPIO_Init>

  /*Configure GPIO pins : PD10 PD4 */
  GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_4;
 8005836:	f44f 6382 	mov.w	r3, #1040	; 0x410
 800583a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 800583c:	4b08      	ldr	r3, [pc, #32]	; (8005860 <MX_GPIO_Init+0x130>)
 800583e:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005840:	2300      	movs	r3, #0
 8005842:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8005844:	f107 031c 	add.w	r3, r7, #28
 8005848:	4619      	mov	r1, r3
 800584a:	4807      	ldr	r0, [pc, #28]	; (8005868 <MX_GPIO_Init+0x138>)
 800584c:	f7fc fc5c 	bl	8002108 <HAL_GPIO_Init>

}
 8005850:	bf00      	nop
 8005852:	3730      	adds	r7, #48	; 0x30
 8005854:	46bd      	mov	sp, r7
 8005856:	bd80      	pop	{r7, pc}
 8005858:	40023800 	.word	0x40023800
 800585c:	40021000 	.word	0x40021000
 8005860:	10110000 	.word	0x10110000
 8005864:	40020800 	.word	0x40020800
 8005868:	40020c00 	.word	0x40020c00

0800586c <main>:
  * @brief  The application entry point.
  *
  * @retval None
  */
int main(void)
{
 800586c:	b580      	push	{r7, lr}
 800586e:	b08c      	sub	sp, #48	; 0x30
 8005870:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration----------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8005872:	f7fb fb1d 	bl	8000eb0 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8005876:	f000 f8d5 	bl	8005a24 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800587a:	f7ff ff59 	bl	8005730 <MX_GPIO_Init>
  MX_DMA_Init();
 800587e:	f7ff ff37 	bl	80056f0 <MX_DMA_Init>
  MX_USART3_UART_Init();
 8005882:	f000 fe77 	bl	8006574 <MX_USART3_UART_Init>
  MX_TIM7_Init();
 8005886:	f000 fcc9 	bl	800621c <MX_TIM7_Init>
  MX_TIM3_Init();
 800588a:	f000 fb33 	bl	8005ef4 <MX_TIM3_Init>
  MX_TIM4_Init();
 800588e:	f000 fbbd 	bl	800600c <MX_TIM4_Init>
  MX_TIM10_Init();
 8005892:	f000 fcfb 	bl	800628c <MX_TIM10_Init>
  MX_TIM2_Init();
 8005896:	f000 fac3 	bl	8005e20 <MX_TIM2_Init>
  MX_TIM5_Init();
 800589a:	f000 fc43 	bl	8006124 <MX_TIM5_Init>
  MX_ADC1_Init();
 800589e:	f7ff fe33 	bl	8005508 <MX_ADC1_Init>

  /* Initialize interrupts */
  MX_NVIC_Init();
 80058a2:	f000 f935 	bl	8005b10 <MX_NVIC_Init>
  /* USER CODE BEGIN 2 */
	HAL_GPIO_WritePin(GPIOC, GPIO_PIN_6, GPIO_PIN_SET);
 80058a6:	2201      	movs	r2, #1
 80058a8:	2140      	movs	r1, #64	; 0x40
 80058aa:	484d      	ldr	r0, [pc, #308]	; (80059e0 <main+0x174>)
 80058ac:	f7fc fdc6 	bl	800243c <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOB, GPIO_PIN_0, GPIO_PIN_SET);
 80058b0:	2201      	movs	r2, #1
 80058b2:	2101      	movs	r1, #1
 80058b4:	484b      	ldr	r0, [pc, #300]	; (80059e4 <main+0x178>)
 80058b6:	f7fc fdc1 	bl	800243c <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOB, GPIO_PIN_5, GPIO_PIN_SET);
 80058ba:	2201      	movs	r2, #1
 80058bc:	2120      	movs	r1, #32
 80058be:	4849      	ldr	r0, [pc, #292]	; (80059e4 <main+0x178>)
 80058c0:	f7fc fdbc 	bl	800243c <HAL_GPIO_WritePin>

	HAL_GPIO_WritePin(GPIOD, GPIO_PIN_12, GPIO_PIN_SET);
 80058c4:	2201      	movs	r2, #1
 80058c6:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80058ca:	4847      	ldr	r0, [pc, #284]	; (80059e8 <main+0x17c>)
 80058cc:	f7fc fdb6 	bl	800243c <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOD, GPIO_PIN_13, GPIO_PIN_SET);
 80058d0:	2201      	movs	r2, #1
 80058d2:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80058d6:	4844      	ldr	r0, [pc, #272]	; (80059e8 <main+0x17c>)
 80058d8:	f7fc fdb0 	bl	800243c <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOD, GPIO_PIN_14, GPIO_PIN_SET);
 80058dc:	2201      	movs	r2, #1
 80058de:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 80058e2:	4841      	ldr	r0, [pc, #260]	; (80059e8 <main+0x17c>)
 80058e4:	f7fc fdaa 	bl	800243c <HAL_GPIO_WritePin>

	HAL_UART_Receive_IT(&huart3, &rx3_data, 1);
 80058e8:	2201      	movs	r2, #1
 80058ea:	4940      	ldr	r1, [pc, #256]	; (80059ec <main+0x180>)
 80058ec:	4840      	ldr	r0, [pc, #256]	; (80059f0 <main+0x184>)
 80058ee:	f7fe fa14 	bl	8003d1a <HAL_UART_Receive_IT>
	HAL_TIM_Base_Start_IT(&htim7);
 80058f2:	4840      	ldr	r0, [pc, #256]	; (80059f4 <main+0x188>)
 80058f4:	f7fd fa41 	bl	8002d7a <HAL_TIM_Base_Start_IT>

	CLCD_GPIO_Init();
 80058f8:	f7ff fbb2 	bl	8005060 <CLCD_GPIO_Init>
	CLCD_Init();
 80058fc:	f7ff fdd8 	bl	80054b0 <CLCD_Init>
	CLCD_Puts(0, 0, "Welcome to");
 8005900:	4a3d      	ldr	r2, [pc, #244]	; (80059f8 <main+0x18c>)
 8005902:	2100      	movs	r1, #0
 8005904:	2000      	movs	r0, #0
 8005906:	f7ff fdaf 	bl	8005468 <CLCD_Puts>
	CLCD_Puts(0, 1, "M-HIVE");
 800590a:	4a3c      	ldr	r2, [pc, #240]	; (80059fc <main+0x190>)
 800590c:	2101      	movs	r1, #1
 800590e:	2000      	movs	r0, #0
 8005910:	f7ff fdaa 	bl	8005468 <CLCD_Puts>
	CLCD_Clear();
 8005914:	f7ff fdee 	bl	80054f4 <CLCD_Clear>

	_7SEG_GPIO_Init();
 8005918:	f7fe feda 	bl	80046d0 <_7SEG_GPIO_Init>

	HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_1);
 800591c:	2100      	movs	r1, #0
 800591e:	4838      	ldr	r0, [pc, #224]	; (8005a00 <main+0x194>)
 8005920:	f7fd fa7c 	bl	8002e1c <HAL_TIM_PWM_Start>
	HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_2);
 8005924:	2104      	movs	r1, #4
 8005926:	4836      	ldr	r0, [pc, #216]	; (8005a00 <main+0x194>)
 8005928:	f7fd fa78 	bl	8002e1c <HAL_TIM_PWM_Start>
	HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_3);
 800592c:	2108      	movs	r1, #8
 800592e:	4834      	ldr	r0, [pc, #208]	; (8005a00 <main+0x194>)
 8005930:	f7fd fa74 	bl	8002e1c <HAL_TIM_PWM_Start>

	HAL_TIM_PWM_Start(&htim4, TIM_CHANNEL_1);
 8005934:	2100      	movs	r1, #0
 8005936:	4833      	ldr	r0, [pc, #204]	; (8005a04 <main+0x198>)
 8005938:	f7fd fa70 	bl	8002e1c <HAL_TIM_PWM_Start>
	HAL_TIM_PWM_Start(&htim4, TIM_CHANNEL_2);
 800593c:	2104      	movs	r1, #4
 800593e:	4831      	ldr	r0, [pc, #196]	; (8005a04 <main+0x198>)
 8005940:	f7fd fa6c 	bl	8002e1c <HAL_TIM_PWM_Start>
	HAL_TIM_PWM_Start(&htim4, TIM_CHANNEL_3);
 8005944:	2108      	movs	r1, #8
 8005946:	482f      	ldr	r0, [pc, #188]	; (8005a04 <main+0x198>)
 8005948:	f7fd fa68 	bl	8002e1c <HAL_TIM_PWM_Start>

	HAL_TIM_PWM_Start(&htim10, TIM_CHANNEL_1);
 800594c:	2100      	movs	r1, #0
 800594e:	482e      	ldr	r0, [pc, #184]	; (8005a08 <main+0x19c>)
 8005950:	f7fd fa64 	bl	8002e1c <HAL_TIM_PWM_Start>

	//HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_1);

	HAL_TIM_PWM_Start(&htim5, TIM_CHANNEL_1);
 8005954:	2100      	movs	r1, #0
 8005956:	482d      	ldr	r0, [pc, #180]	; (8005a0c <main+0x1a0>)
 8005958:	f7fd fa60 	bl	8002e1c <HAL_TIM_PWM_Start>
	HAL_TIM_PWM_Start(&htim5, TIM_CHANNEL_4);
 800595c:	210c      	movs	r1, #12
 800595e:	482b      	ldr	r0, [pc, #172]	; (8005a0c <main+0x1a0>)
 8005960:	f7fd fa5c 	bl	8002e1c <HAL_TIM_PWM_Start>

	HAL_ADC_Start_DMA(&hadc1, &adcval[0], 4);
 8005964:	f107 0318 	add.w	r3, r7, #24
 8005968:	2204      	movs	r2, #4
 800596a:	4619      	mov	r1, r3
 800596c:	4828      	ldr	r0, [pc, #160]	; (8005a10 <main+0x1a4>)
 800596e:	f7fb fb77 	bl	8001060 <HAL_ADC_Start_DMA>

	TIM10->CCR1 = 1500;
 8005972:	4b28      	ldr	r3, [pc, #160]	; (8005a14 <main+0x1a8>)
 8005974:	f240 52dc 	movw	r2, #1500	; 0x5dc
 8005978:	635a      	str	r2, [r3, #52]	; 0x34


	TIM5->CCR1 = 0;
 800597a:	4b27      	ldr	r3, [pc, #156]	; (8005a18 <main+0x1ac>)
 800597c:	2200      	movs	r2, #0
 800597e:	635a      	str	r2, [r3, #52]	; 0x34
	TIM5->CCR4 = 5000;
 8005980:	4b25      	ldr	r3, [pc, #148]	; (8005a18 <main+0x1ac>)
 8005982:	f241 3288 	movw	r2, #5000	; 0x1388
 8005986:	641a      	str	r2, [r3, #64]	; 0x40
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
	uint8_t a = 0;
 8005988:	2300      	movs	r3, #0
 800598a:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
	float f = 1.234;
 800598e:	4b23      	ldr	r3, [pc, #140]	; (8005a1c <main+0x1b0>)
 8005990:	62bb      	str	r3, [r7, #40]	; 0x28
	uint8_t str[20];
	uint16_t ccr = 0;
 8005992:	2300      	movs	r3, #0
 8005994:	84fb      	strh	r3, [r7, #38]	; 0x26
	uint16_t psc = 1000;
 8005996:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800599a:	84bb      	strh	r3, [r7, #36]	; 0x24
	uint8_t ud_flag = 0;
 800599c:	2300      	movs	r3, #0
 800599e:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
  while (1)
  {
	  sprintf(str, "%4d  %4d", adcval[0], adcval[1]);
 80059a2:	8b3b      	ldrh	r3, [r7, #24]
 80059a4:	b29b      	uxth	r3, r3
 80059a6:	461a      	mov	r2, r3
 80059a8:	8b7b      	ldrh	r3, [r7, #26]
 80059aa:	b29b      	uxth	r3, r3
 80059ac:	1d38      	adds	r0, r7, #4
 80059ae:	491c      	ldr	r1, [pc, #112]	; (8005a20 <main+0x1b4>)
 80059b0:	f001 fafa 	bl	8006fa8 <siprintf>
	  CLCD_Puts(0, 0, str);
 80059b4:	1d3b      	adds	r3, r7, #4
 80059b6:	461a      	mov	r2, r3
 80059b8:	2100      	movs	r1, #0
 80059ba:	2000      	movs	r0, #0
 80059bc:	f7ff fd54 	bl	8005468 <CLCD_Puts>

	  sprintf(str, "%4d  %4d", adcval[2], adcval[3]);
 80059c0:	8bbb      	ldrh	r3, [r7, #28]
 80059c2:	b29b      	uxth	r3, r3
 80059c4:	461a      	mov	r2, r3
 80059c6:	8bfb      	ldrh	r3, [r7, #30]
 80059c8:	b29b      	uxth	r3, r3
 80059ca:	1d38      	adds	r0, r7, #4
 80059cc:	4914      	ldr	r1, [pc, #80]	; (8005a20 <main+0x1b4>)
 80059ce:	f001 faeb 	bl	8006fa8 <siprintf>
	  CLCD_Puts(0, 1, str);
 80059d2:	1d3b      	adds	r3, r7, #4
 80059d4:	461a      	mov	r2, r3
 80059d6:	2101      	movs	r1, #1
 80059d8:	2000      	movs	r0, #0
 80059da:	f7ff fd45 	bl	8005468 <CLCD_Puts>
	  sprintf(str, "%4d  %4d", adcval[0], adcval[1]);
 80059de:	e7e0      	b.n	80059a2 <main+0x136>
 80059e0:	40020800 	.word	0x40020800
 80059e4:	40020400 	.word	0x40020400
 80059e8:	40020c00 	.word	0x40020c00
 80059ec:	200002b4 	.word	0x200002b4
 80059f0:	20000420 	.word	0x20000420
 80059f4:	200003e4 	.word	0x200003e4
 80059f8:	080087e8 	.word	0x080087e8
 80059fc:	080087f4 	.word	0x080087f4
 8005a00:	2000036c 	.word	0x2000036c
 8005a04:	200002b8 	.word	0x200002b8
 8005a08:	200002f4 	.word	0x200002f4
 8005a0c:	20000330 	.word	0x20000330
 8005a10:	2000020c 	.word	0x2000020c
 8005a14:	40014400 	.word	0x40014400
 8005a18:	40000c00 	.word	0x40000c00
 8005a1c:	3f9df3b6 	.word	0x3f9df3b6
 8005a20:	080087fc 	.word	0x080087fc

08005a24 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8005a24:	b580      	push	{r7, lr}
 8005a26:	b094      	sub	sp, #80	; 0x50
 8005a28:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct;
  RCC_ClkInitTypeDef RCC_ClkInitStruct;

    /**Configure the main internal regulator output voltage 
    */
  __HAL_RCC_PWR_CLK_ENABLE();
 8005a2a:	2300      	movs	r3, #0
 8005a2c:	60bb      	str	r3, [r7, #8]
 8005a2e:	4a34      	ldr	r2, [pc, #208]	; (8005b00 <SystemClock_Config+0xdc>)
 8005a30:	4b33      	ldr	r3, [pc, #204]	; (8005b00 <SystemClock_Config+0xdc>)
 8005a32:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005a34:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8005a38:	6413      	str	r3, [r2, #64]	; 0x40
 8005a3a:	4b31      	ldr	r3, [pc, #196]	; (8005b00 <SystemClock_Config+0xdc>)
 8005a3c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005a3e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005a42:	60bb      	str	r3, [r7, #8]
 8005a44:	68bb      	ldr	r3, [r7, #8]

  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8005a46:	2300      	movs	r3, #0
 8005a48:	607b      	str	r3, [r7, #4]
 8005a4a:	4a2e      	ldr	r2, [pc, #184]	; (8005b04 <SystemClock_Config+0xe0>)
 8005a4c:	4b2d      	ldr	r3, [pc, #180]	; (8005b04 <SystemClock_Config+0xe0>)
 8005a4e:	681b      	ldr	r3, [r3, #0]
 8005a50:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8005a54:	6013      	str	r3, [r2, #0]
 8005a56:	4b2b      	ldr	r3, [pc, #172]	; (8005b04 <SystemClock_Config+0xe0>)
 8005a58:	681b      	ldr	r3, [r3, #0]
 8005a5a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8005a5e:	607b      	str	r3, [r7, #4]
 8005a60:	687b      	ldr	r3, [r7, #4]

    /**Initializes the CPU, AHB and APB busses clocks 
    */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8005a62:	2301      	movs	r3, #1
 8005a64:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8005a66:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8005a6a:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8005a6c:	2302      	movs	r3, #2
 8005a6e:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8005a70:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8005a74:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 4;
 8005a76:	2304      	movs	r3, #4
 8005a78:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 168;
 8005a7a:	23a8      	movs	r3, #168	; 0xa8
 8005a7c:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8005a7e:	2302      	movs	r3, #2
 8005a80:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 8005a82:	2304      	movs	r3, #4
 8005a84:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8005a86:	f107 0320 	add.w	r3, r7, #32
 8005a8a:	4618      	mov	r0, r3
 8005a8c:	f7fc fd1a 	bl	80024c4 <HAL_RCC_OscConfig>
 8005a90:	4603      	mov	r3, r0
 8005a92:	2b00      	cmp	r3, #0
 8005a94:	d003      	beq.n	8005a9e <SystemClock_Config+0x7a>
  {
    _Error_Handler(__FILE__, __LINE__);
 8005a96:	21d7      	movs	r1, #215	; 0xd7
 8005a98:	481b      	ldr	r0, [pc, #108]	; (8005b08 <SystemClock_Config+0xe4>)
 8005a9a:	f000 f8cb 	bl	8005c34 <_Error_Handler>
  }

    /**Initializes the CPU, AHB and APB busses clocks 
    */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8005a9e:	230f      	movs	r3, #15
 8005aa0:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8005aa2:	2302      	movs	r3, #2
 8005aa4:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8005aa6:	2300      	movs	r3, #0
 8005aa8:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8005aaa:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 8005aae:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8005ab0:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8005ab4:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 8005ab6:	f107 030c 	add.w	r3, r7, #12
 8005aba:	2105      	movs	r1, #5
 8005abc:	4618      	mov	r0, r3
 8005abe:	f7fc ff43 	bl	8002948 <HAL_RCC_ClockConfig>
 8005ac2:	4603      	mov	r3, r0
 8005ac4:	2b00      	cmp	r3, #0
 8005ac6:	d003      	beq.n	8005ad0 <SystemClock_Config+0xac>
  {
    _Error_Handler(__FILE__, __LINE__);
 8005ac8:	21e5      	movs	r1, #229	; 0xe5
 8005aca:	480f      	ldr	r0, [pc, #60]	; (8005b08 <SystemClock_Config+0xe4>)
 8005acc:	f000 f8b2 	bl	8005c34 <_Error_Handler>
  }

    /**Configure the Systick interrupt time 
    */
  HAL_SYSTICK_Config(HAL_RCC_GetHCLKFreq()/1000);
 8005ad0:	f7fd f8f4 	bl	8002cbc <HAL_RCC_GetHCLKFreq>
 8005ad4:	4602      	mov	r2, r0
 8005ad6:	4b0d      	ldr	r3, [pc, #52]	; (8005b0c <SystemClock_Config+0xe8>)
 8005ad8:	fba3 2302 	umull	r2, r3, r3, r2
 8005adc:	099b      	lsrs	r3, r3, #6
 8005ade:	4618      	mov	r0, r3
 8005ae0:	f7fb ff43 	bl	800196a <HAL_SYSTICK_Config>

    /**Configure the Systick 
    */
  HAL_SYSTICK_CLKSourceConfig(SYSTICK_CLKSOURCE_HCLK);
 8005ae4:	2004      	movs	r0, #4
 8005ae6:	f7fb ff4d 	bl	8001984 <HAL_SYSTICK_CLKSourceConfig>

  /* SysTick_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(SysTick_IRQn, 0, 0);
 8005aea:	2200      	movs	r2, #0
 8005aec:	2100      	movs	r1, #0
 8005aee:	f04f 30ff 	mov.w	r0, #4294967295
 8005af2:	f7fb ff10 	bl	8001916 <HAL_NVIC_SetPriority>
}
 8005af6:	bf00      	nop
 8005af8:	3750      	adds	r7, #80	; 0x50
 8005afa:	46bd      	mov	sp, r7
 8005afc:	bd80      	pop	{r7, pc}
 8005afe:	bf00      	nop
 8005b00:	40023800 	.word	0x40023800
 8005b04:	40007000 	.word	0x40007000
 8005b08:	08008808 	.word	0x08008808
 8005b0c:	10624dd3 	.word	0x10624dd3

08005b10 <MX_NVIC_Init>:
/**
  * @brief NVIC Configuration.
  * @retval None
  */
static void MX_NVIC_Init(void)
{
 8005b10:	b580      	push	{r7, lr}
 8005b12:	af00      	add	r7, sp, #0
  /* USART3_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(USART3_IRQn, 0, 0);
 8005b14:	2200      	movs	r2, #0
 8005b16:	2100      	movs	r1, #0
 8005b18:	2027      	movs	r0, #39	; 0x27
 8005b1a:	f7fb fefc 	bl	8001916 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(USART3_IRQn);
 8005b1e:	2027      	movs	r0, #39	; 0x27
 8005b20:	f7fb ff15 	bl	800194e <HAL_NVIC_EnableIRQ>
  /* TIM7_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(TIM7_IRQn, 0, 0);
 8005b24:	2200      	movs	r2, #0
 8005b26:	2100      	movs	r1, #0
 8005b28:	2037      	movs	r0, #55	; 0x37
 8005b2a:	f7fb fef4 	bl	8001916 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(TIM7_IRQn);
 8005b2e:	2037      	movs	r0, #55	; 0x37
 8005b30:	f7fb ff0d 	bl	800194e <HAL_NVIC_EnableIRQ>
  /* EXTI3_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(EXTI3_IRQn, 0, 0);
 8005b34:	2200      	movs	r2, #0
 8005b36:	2100      	movs	r1, #0
 8005b38:	2009      	movs	r0, #9
 8005b3a:	f7fb feec 	bl	8001916 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI3_IRQn);
 8005b3e:	2009      	movs	r0, #9
 8005b40:	f7fb ff05 	bl	800194e <HAL_NVIC_EnableIRQ>
  /* EXTI4_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(EXTI4_IRQn, 0, 0);
 8005b44:	2200      	movs	r2, #0
 8005b46:	2100      	movs	r1, #0
 8005b48:	200a      	movs	r0, #10
 8005b4a:	f7fb fee4 	bl	8001916 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI4_IRQn);
 8005b4e:	200a      	movs	r0, #10
 8005b50:	f7fb fefd 	bl	800194e <HAL_NVIC_EnableIRQ>
  /* EXTI15_10_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 0, 0);
 8005b54:	2200      	movs	r2, #0
 8005b56:	2100      	movs	r1, #0
 8005b58:	2028      	movs	r0, #40	; 0x28
 8005b5a:	f7fb fedc 	bl	8001916 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 8005b5e:	2028      	movs	r0, #40	; 0x28
 8005b60:	f7fb fef5 	bl	800194e <HAL_NVIC_EnableIRQ>
}
 8005b64:	bf00      	nop
 8005b66:	bd80      	pop	{r7, pc}

08005b68 <HAL_UART_RxCpltCallback>:

/* USER CODE BEGIN 4 */
void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8005b68:	b580      	push	{r7, lr}
 8005b6a:	b082      	sub	sp, #8
 8005b6c:	af00      	add	r7, sp, #0
 8005b6e:	6078      	str	r0, [r7, #4]
	if(huart->Instance == USART3)
 8005b70:	687b      	ldr	r3, [r7, #4]
 8005b72:	681b      	ldr	r3, [r3, #0]
 8005b74:	4a08      	ldr	r2, [pc, #32]	; (8005b98 <HAL_UART_RxCpltCallback+0x30>)
 8005b76:	4293      	cmp	r3, r2
 8005b78:	d10a      	bne.n	8005b90 <HAL_UART_RxCpltCallback+0x28>
	{
		HAL_UART_Receive_IT(&huart3, &rx3_data, 1);
 8005b7a:	2201      	movs	r2, #1
 8005b7c:	4907      	ldr	r1, [pc, #28]	; (8005b9c <HAL_UART_RxCpltCallback+0x34>)
 8005b7e:	4808      	ldr	r0, [pc, #32]	; (8005ba0 <HAL_UART_RxCpltCallback+0x38>)
 8005b80:	f7fe f8cb 	bl	8003d1a <HAL_UART_Receive_IT>
		HAL_UART_Transmit(&huart3, &rx3_data, 1, 10);
 8005b84:	230a      	movs	r3, #10
 8005b86:	2201      	movs	r2, #1
 8005b88:	4904      	ldr	r1, [pc, #16]	; (8005b9c <HAL_UART_RxCpltCallback+0x34>)
 8005b8a:	4805      	ldr	r0, [pc, #20]	; (8005ba0 <HAL_UART_RxCpltCallback+0x38>)
 8005b8c:	f7fe f82d 	bl	8003bea <HAL_UART_Transmit>
	}
}
 8005b90:	bf00      	nop
 8005b92:	3708      	adds	r7, #8
 8005b94:	46bd      	mov	sp, r7
 8005b96:	bd80      	pop	{r7, pc}
 8005b98:	40004800 	.word	0x40004800
 8005b9c:	200002b4 	.word	0x200002b4
 8005ba0:	20000420 	.word	0x20000420

08005ba4 <HAL_TIM_PeriodElapsedCallback>:

void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8005ba4:	b480      	push	{r7}
 8005ba6:	b083      	sub	sp, #12
 8005ba8:	af00      	add	r7, sp, #0
 8005baa:	6078      	str	r0, [r7, #4]
	static unsigned char cnt = 0;
	if(htim->Instance == TIM7)
 8005bac:	687b      	ldr	r3, [r7, #4]
 8005bae:	681b      	ldr	r3, [r3, #0]
 8005bb0:	4a07      	ldr	r2, [pc, #28]	; (8005bd0 <HAL_TIM_PeriodElapsedCallback+0x2c>)
 8005bb2:	4293      	cmp	r3, r2
 8005bb4:	d105      	bne.n	8005bc2 <HAL_TIM_PeriodElapsedCallback+0x1e>
	{
		cnt++;
 8005bb6:	4b07      	ldr	r3, [pc, #28]	; (8005bd4 <HAL_TIM_PeriodElapsedCallback+0x30>)
 8005bb8:	781b      	ldrb	r3, [r3, #0]
 8005bba:	3301      	adds	r3, #1
 8005bbc:	b2da      	uxtb	r2, r3
 8005bbe:	4b05      	ldr	r3, [pc, #20]	; (8005bd4 <HAL_TIM_PeriodElapsedCallback+0x30>)
 8005bc0:	701a      	strb	r2, [r3, #0]
	}
}
 8005bc2:	bf00      	nop
 8005bc4:	370c      	adds	r7, #12
 8005bc6:	46bd      	mov	sp, r7
 8005bc8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005bcc:	4770      	bx	lr
 8005bce:	bf00      	nop
 8005bd0:	40001400 	.word	0x40001400
 8005bd4:	200001f8 	.word	0x200001f8

08005bd8 <HAL_GPIO_EXTI_Callback>:

void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8005bd8:	b580      	push	{r7, lr}
 8005bda:	b082      	sub	sp, #8
 8005bdc:	af00      	add	r7, sp, #0
 8005bde:	4603      	mov	r3, r0
 8005be0:	80fb      	strh	r3, [r7, #6]
	if(GPIO_Pin == GPIO_PIN_3)
 8005be2:	88fb      	ldrh	r3, [r7, #6]
 8005be4:	2b08      	cmp	r3, #8
 8005be6:	d104      	bne.n	8005bf2 <HAL_GPIO_EXTI_Callback+0x1a>
	{
		HAL_GPIO_TogglePin(GPIOD, GPIO_PIN_12);
 8005be8:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8005bec:	480f      	ldr	r0, [pc, #60]	; (8005c2c <HAL_GPIO_EXTI_Callback+0x54>)
 8005bee:	f7fc fc3e 	bl	800246e <HAL_GPIO_TogglePin>
	}

	if(GPIO_Pin == GPIO_PIN_15)
 8005bf2:	88fb      	ldrh	r3, [r7, #6]
 8005bf4:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8005bf8:	d104      	bne.n	8005c04 <HAL_GPIO_EXTI_Callback+0x2c>
	{
		HAL_GPIO_TogglePin(GPIOD, GPIO_PIN_13);
 8005bfa:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8005bfe:	480b      	ldr	r0, [pc, #44]	; (8005c2c <HAL_GPIO_EXTI_Callback+0x54>)
 8005c00:	f7fc fc35 	bl	800246e <HAL_GPIO_TogglePin>
	}

	if(GPIO_Pin == GPIO_PIN_4)
 8005c04:	88fb      	ldrh	r3, [r7, #6]
 8005c06:	2b10      	cmp	r3, #16
 8005c08:	d104      	bne.n	8005c14 <HAL_GPIO_EXTI_Callback+0x3c>
	{
		HAL_GPIO_TogglePin(GPIOD, GPIO_PIN_14);
 8005c0a:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8005c0e:	4807      	ldr	r0, [pc, #28]	; (8005c2c <HAL_GPIO_EXTI_Callback+0x54>)
 8005c10:	f7fc fc2d 	bl	800246e <HAL_GPIO_TogglePin>
	}

	if(GPIO_Pin == GPIO_PIN_10)
 8005c14:	88fb      	ldrh	r3, [r7, #6]
 8005c16:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8005c1a:	d103      	bne.n	8005c24 <HAL_GPIO_EXTI_Callback+0x4c>
	{
		HAL_GPIO_TogglePin(GPIOB, GPIO_PIN_0);
 8005c1c:	2101      	movs	r1, #1
 8005c1e:	4804      	ldr	r0, [pc, #16]	; (8005c30 <HAL_GPIO_EXTI_Callback+0x58>)
 8005c20:	f7fc fc25 	bl	800246e <HAL_GPIO_TogglePin>
	}
}
 8005c24:	bf00      	nop
 8005c26:	3708      	adds	r7, #8
 8005c28:	46bd      	mov	sp, r7
 8005c2a:	bd80      	pop	{r7, pc}
 8005c2c:	40020c00 	.word	0x40020c00
 8005c30:	40020400 	.word	0x40020400

08005c34 <_Error_Handler>:
  * @param  file: The file name as string.
  * @param  line: The line in file as a number.
  * @retval None
  */
void _Error_Handler(char *file, int line)
{
 8005c34:	b480      	push	{r7}
 8005c36:	b083      	sub	sp, #12
 8005c38:	af00      	add	r7, sp, #0
 8005c3a:	6078      	str	r0, [r7, #4]
 8005c3c:	6039      	str	r1, [r7, #0]
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  while(1)
 8005c3e:	e7fe      	b.n	8005c3e <_Error_Handler+0xa>

08005c40 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8005c40:	b580      	push	{r7, lr}
 8005c42:	b082      	sub	sp, #8
 8005c44:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8005c46:	2300      	movs	r3, #0
 8005c48:	607b      	str	r3, [r7, #4]
 8005c4a:	4a25      	ldr	r2, [pc, #148]	; (8005ce0 <HAL_MspInit+0xa0>)
 8005c4c:	4b24      	ldr	r3, [pc, #144]	; (8005ce0 <HAL_MspInit+0xa0>)
 8005c4e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005c50:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8005c54:	6453      	str	r3, [r2, #68]	; 0x44
 8005c56:	4b22      	ldr	r3, [pc, #136]	; (8005ce0 <HAL_MspInit+0xa0>)
 8005c58:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005c5a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8005c5e:	607b      	str	r3, [r7, #4]
 8005c60:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8005c62:	2300      	movs	r3, #0
 8005c64:	603b      	str	r3, [r7, #0]
 8005c66:	4a1e      	ldr	r2, [pc, #120]	; (8005ce0 <HAL_MspInit+0xa0>)
 8005c68:	4b1d      	ldr	r3, [pc, #116]	; (8005ce0 <HAL_MspInit+0xa0>)
 8005c6a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005c6c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8005c70:	6413      	str	r3, [r2, #64]	; 0x40
 8005c72:	4b1b      	ldr	r3, [pc, #108]	; (8005ce0 <HAL_MspInit+0xa0>)
 8005c74:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005c76:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005c7a:	603b      	str	r3, [r7, #0]
 8005c7c:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8005c7e:	2003      	movs	r0, #3
 8005c80:	f7fb fe3e 	bl	8001900 <HAL_NVIC_SetPriorityGrouping>

  /* System interrupt init*/
  /* MemoryManagement_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(MemoryManagement_IRQn, 0, 0);
 8005c84:	2200      	movs	r2, #0
 8005c86:	2100      	movs	r1, #0
 8005c88:	f06f 000b 	mvn.w	r0, #11
 8005c8c:	f7fb fe43 	bl	8001916 <HAL_NVIC_SetPriority>
  /* BusFault_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(BusFault_IRQn, 0, 0);
 8005c90:	2200      	movs	r2, #0
 8005c92:	2100      	movs	r1, #0
 8005c94:	f06f 000a 	mvn.w	r0, #10
 8005c98:	f7fb fe3d 	bl	8001916 <HAL_NVIC_SetPriority>
  /* UsageFault_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(UsageFault_IRQn, 0, 0);
 8005c9c:	2200      	movs	r2, #0
 8005c9e:	2100      	movs	r1, #0
 8005ca0:	f06f 0009 	mvn.w	r0, #9
 8005ca4:	f7fb fe37 	bl	8001916 <HAL_NVIC_SetPriority>
  /* SVCall_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(SVCall_IRQn, 0, 0);
 8005ca8:	2200      	movs	r2, #0
 8005caa:	2100      	movs	r1, #0
 8005cac:	f06f 0004 	mvn.w	r0, #4
 8005cb0:	f7fb fe31 	bl	8001916 <HAL_NVIC_SetPriority>
  /* DebugMonitor_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DebugMonitor_IRQn, 0, 0);
 8005cb4:	2200      	movs	r2, #0
 8005cb6:	2100      	movs	r1, #0
 8005cb8:	f06f 0003 	mvn.w	r0, #3
 8005cbc:	f7fb fe2b 	bl	8001916 <HAL_NVIC_SetPriority>
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 0, 0);
 8005cc0:	2200      	movs	r2, #0
 8005cc2:	2100      	movs	r1, #0
 8005cc4:	f06f 0001 	mvn.w	r0, #1
 8005cc8:	f7fb fe25 	bl	8001916 <HAL_NVIC_SetPriority>
  /* SysTick_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(SysTick_IRQn, 0, 0);
 8005ccc:	2200      	movs	r2, #0
 8005cce:	2100      	movs	r1, #0
 8005cd0:	f04f 30ff 	mov.w	r0, #4294967295
 8005cd4:	f7fb fe1f 	bl	8001916 <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8005cd8:	bf00      	nop
 8005cda:	3708      	adds	r7, #8
 8005cdc:	46bd      	mov	sp, r7
 8005cde:	bd80      	pop	{r7, pc}
 8005ce0:	40023800 	.word	0x40023800

08005ce4 <NMI_Handler>:

/**
* @brief This function handles Non maskable interrupt.
*/
void NMI_Handler(void)
{
 8005ce4:	b480      	push	{r7}
 8005ce6:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 8005ce8:	bf00      	nop
 8005cea:	46bd      	mov	sp, r7
 8005cec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005cf0:	4770      	bx	lr

08005cf2 <HardFault_Handler>:

/**
* @brief This function handles Hard fault interrupt.
*/
void HardFault_Handler(void)
{
 8005cf2:	b480      	push	{r7}
 8005cf4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8005cf6:	e7fe      	b.n	8005cf6 <HardFault_Handler+0x4>

08005cf8 <MemManage_Handler>:

/**
* @brief This function handles Memory management fault.
*/
void MemManage_Handler(void)
{
 8005cf8:	b480      	push	{r7}
 8005cfa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8005cfc:	e7fe      	b.n	8005cfc <MemManage_Handler+0x4>

08005cfe <BusFault_Handler>:

/**
* @brief This function handles Pre-fetch fault, memory access fault.
*/
void BusFault_Handler(void)
{
 8005cfe:	b480      	push	{r7}
 8005d00:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8005d02:	e7fe      	b.n	8005d02 <BusFault_Handler+0x4>

08005d04 <UsageFault_Handler>:

/**
* @brief This function handles Undefined instruction or illegal state.
*/
void UsageFault_Handler(void)
{
 8005d04:	b480      	push	{r7}
 8005d06:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8005d08:	e7fe      	b.n	8005d08 <UsageFault_Handler+0x4>

08005d0a <SVC_Handler>:

/**
* @brief This function handles System service call via SWI instruction.
*/
void SVC_Handler(void)
{
 8005d0a:	b480      	push	{r7}
 8005d0c:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8005d0e:	bf00      	nop
 8005d10:	46bd      	mov	sp, r7
 8005d12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d16:	4770      	bx	lr

08005d18 <DebugMon_Handler>:

/**
* @brief This function handles Debug monitor.
*/
void DebugMon_Handler(void)
{
 8005d18:	b480      	push	{r7}
 8005d1a:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8005d1c:	bf00      	nop
 8005d1e:	46bd      	mov	sp, r7
 8005d20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d24:	4770      	bx	lr

08005d26 <PendSV_Handler>:

/**
* @brief This function handles Pendable request for system service.
*/
void PendSV_Handler(void)
{
 8005d26:	b480      	push	{r7}
 8005d28:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8005d2a:	bf00      	nop
 8005d2c:	46bd      	mov	sp, r7
 8005d2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d32:	4770      	bx	lr

08005d34 <SysTick_Handler>:

/**
* @brief This function handles System tick timer.
*/
void SysTick_Handler(void)
{
 8005d34:	b580      	push	{r7, lr}
 8005d36:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8005d38:	f7fb f90c 	bl	8000f54 <HAL_IncTick>
  HAL_SYSTICK_IRQHandler();
 8005d3c:	f7fb fe3e 	bl	80019bc <HAL_SYSTICK_IRQHandler>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8005d40:	bf00      	nop
 8005d42:	bd80      	pop	{r7, pc}

08005d44 <EXTI3_IRQHandler>:

/**
* @brief This function handles EXTI line3 interrupt.
*/
void EXTI3_IRQHandler(void)
{
 8005d44:	b580      	push	{r7, lr}
 8005d46:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI3_IRQn 0 */

  /* USER CODE END EXTI3_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_3);
 8005d48:	2008      	movs	r0, #8
 8005d4a:	f7fc fba3 	bl	8002494 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI3_IRQn 1 */

  /* USER CODE END EXTI3_IRQn 1 */
}
 8005d4e:	bf00      	nop
 8005d50:	bd80      	pop	{r7, pc}

08005d52 <EXTI4_IRQHandler>:

/**
* @brief This function handles EXTI line4 interrupt.
*/
void EXTI4_IRQHandler(void)
{
 8005d52:	b580      	push	{r7, lr}
 8005d54:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI4_IRQn 0 */

  /* USER CODE END EXTI4_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_4);
 8005d56:	2010      	movs	r0, #16
 8005d58:	f7fc fb9c 	bl	8002494 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI4_IRQn 1 */

  /* USER CODE END EXTI4_IRQn 1 */
}
 8005d5c:	bf00      	nop
 8005d5e:	bd80      	pop	{r7, pc}

08005d60 <USART3_IRQHandler>:

/**
* @brief This function handles USART3 global interrupt.
*/
void USART3_IRQHandler(void)
{
 8005d60:	b580      	push	{r7, lr}
 8005d62:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART3_IRQn 0 */

  /* USER CODE END USART3_IRQn 0 */
  HAL_UART_IRQHandler(&huart3);
 8005d64:	4802      	ldr	r0, [pc, #8]	; (8005d70 <USART3_IRQHandler+0x10>)
 8005d66:	f7fe f825 	bl	8003db4 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART3_IRQn 1 */

  /* USER CODE END USART3_IRQn 1 */
}
 8005d6a:	bf00      	nop
 8005d6c:	bd80      	pop	{r7, pc}
 8005d6e:	bf00      	nop
 8005d70:	20000420 	.word	0x20000420

08005d74 <EXTI15_10_IRQHandler>:

/**
* @brief This function handles EXTI line[15:10] interrupts.
*/
void EXTI15_10_IRQHandler(void)
{
 8005d74:	b580      	push	{r7, lr}
 8005d76:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_10);
 8005d78:	f44f 6080 	mov.w	r0, #1024	; 0x400
 8005d7c:	f7fc fb8a 	bl	8002494 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_15);
 8005d80:	f44f 4000 	mov.w	r0, #32768	; 0x8000
 8005d84:	f7fc fb86 	bl	8002494 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 8005d88:	bf00      	nop
 8005d8a:	bd80      	pop	{r7, pc}

08005d8c <TIM7_IRQHandler>:

/**
* @brief This function handles TIM7 global interrupt.
*/
void TIM7_IRQHandler(void)
{
 8005d8c:	b580      	push	{r7, lr}
 8005d8e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM7_IRQn 0 */

  /* USER CODE END TIM7_IRQn 0 */
  HAL_TIM_IRQHandler(&htim7);
 8005d90:	4802      	ldr	r0, [pc, #8]	; (8005d9c <TIM7_IRQHandler+0x10>)
 8005d92:	f7fd f877 	bl	8002e84 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM7_IRQn 1 */

  /* USER CODE END TIM7_IRQn 1 */
}
 8005d96:	bf00      	nop
 8005d98:	bd80      	pop	{r7, pc}
 8005d9a:	bf00      	nop
 8005d9c:	200003e4 	.word	0x200003e4

08005da0 <DMA2_Stream0_IRQHandler>:

/**
* @brief This function handles DMA2 stream0 global interrupt.
*/
void DMA2_Stream0_IRQHandler(void)
{
 8005da0:	b580      	push	{r7, lr}
 8005da2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream0_IRQn 0 */

  /* USER CODE END DMA2_Stream0_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 8005da4:	4802      	ldr	r0, [pc, #8]	; (8005db0 <DMA2_Stream0_IRQHandler+0x10>)
 8005da6:	f7fb ff47 	bl	8001c38 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream0_IRQn 1 */

  /* USER CODE END DMA2_Stream0_IRQn 1 */
}
 8005daa:	bf00      	nop
 8005dac:	bd80      	pop	{r7, pc}
 8005dae:	bf00      	nop
 8005db0:	20000254 	.word	0x20000254

08005db4 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8005db4:	b480      	push	{r7}
 8005db6:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8005db8:	4a16      	ldr	r2, [pc, #88]	; (8005e14 <SystemInit+0x60>)
 8005dba:	4b16      	ldr	r3, [pc, #88]	; (8005e14 <SystemInit+0x60>)
 8005dbc:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005dc0:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8005dc4:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
  #endif
  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set HSION bit */
  RCC->CR |= (uint32_t)0x00000001;
 8005dc8:	4a13      	ldr	r2, [pc, #76]	; (8005e18 <SystemInit+0x64>)
 8005dca:	4b13      	ldr	r3, [pc, #76]	; (8005e18 <SystemInit+0x64>)
 8005dcc:	681b      	ldr	r3, [r3, #0]
 8005dce:	f043 0301 	orr.w	r3, r3, #1
 8005dd2:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 8005dd4:	4b10      	ldr	r3, [pc, #64]	; (8005e18 <SystemInit+0x64>)
 8005dd6:	2200      	movs	r2, #0
 8005dd8:	609a      	str	r2, [r3, #8]

  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= (uint32_t)0xFEF6FFFF;
 8005dda:	4a0f      	ldr	r2, [pc, #60]	; (8005e18 <SystemInit+0x64>)
 8005ddc:	4b0e      	ldr	r3, [pc, #56]	; (8005e18 <SystemInit+0x64>)
 8005dde:	681b      	ldr	r3, [r3, #0]
 8005de0:	f023 7384 	bic.w	r3, r3, #17301504	; 0x1080000
 8005de4:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8005de8:	6013      	str	r3, [r2, #0]

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x24003010;
 8005dea:	4b0b      	ldr	r3, [pc, #44]	; (8005e18 <SystemInit+0x64>)
 8005dec:	4a0b      	ldr	r2, [pc, #44]	; (8005e1c <SystemInit+0x68>)
 8005dee:	605a      	str	r2, [r3, #4]

  /* Reset HSEBYP bit */
  RCC->CR &= (uint32_t)0xFFFBFFFF;
 8005df0:	4a09      	ldr	r2, [pc, #36]	; (8005e18 <SystemInit+0x64>)
 8005df2:	4b09      	ldr	r3, [pc, #36]	; (8005e18 <SystemInit+0x64>)
 8005df4:	681b      	ldr	r3, [r3, #0]
 8005df6:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8005dfa:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIR = 0x00000000;
 8005dfc:	4b06      	ldr	r3, [pc, #24]	; (8005e18 <SystemInit+0x64>)
 8005dfe:	2200      	movs	r2, #0
 8005e00:	60da      	str	r2, [r3, #12]

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8005e02:	4b04      	ldr	r3, [pc, #16]	; (8005e14 <SystemInit+0x60>)
 8005e04:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8005e08:	609a      	str	r2, [r3, #8]
#endif
}
 8005e0a:	bf00      	nop
 8005e0c:	46bd      	mov	sp, r7
 8005e0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e12:	4770      	bx	lr
 8005e14:	e000ed00 	.word	0xe000ed00
 8005e18:	40023800 	.word	0x40023800
 8005e1c:	24003010 	.word	0x24003010

08005e20 <MX_TIM2_Init>:
TIM_HandleTypeDef htim7;
TIM_HandleTypeDef htim10;

/* TIM2 init function */
void MX_TIM2_Init(void)
{
 8005e20:	b580      	push	{r7, lr}
 8005e22:	b08e      	sub	sp, #56	; 0x38
 8005e24:	af00      	add	r7, sp, #0
  TIM_ClockConfigTypeDef sClockSourceConfig;
  TIM_MasterConfigTypeDef sMasterConfig;
  TIM_OC_InitTypeDef sConfigOC;

  htim2.Instance = TIM2;
 8005e26:	4b31      	ldr	r3, [pc, #196]	; (8005eec <MX_TIM2_Init+0xcc>)
 8005e28:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8005e2c:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 1000-1;
 8005e2e:	4b2f      	ldr	r3, [pc, #188]	; (8005eec <MX_TIM2_Init+0xcc>)
 8005e30:	f240 32e7 	movw	r2, #999	; 0x3e7
 8005e34:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8005e36:	4b2d      	ldr	r3, [pc, #180]	; (8005eec <MX_TIM2_Init+0xcc>)
 8005e38:	2200      	movs	r2, #0
 8005e3a:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 168-1;
 8005e3c:	4b2b      	ldr	r3, [pc, #172]	; (8005eec <MX_TIM2_Init+0xcc>)
 8005e3e:	22a7      	movs	r2, #167	; 0xa7
 8005e40:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8005e42:	4b2a      	ldr	r3, [pc, #168]	; (8005eec <MX_TIM2_Init+0xcc>)
 8005e44:	2200      	movs	r2, #0
 8005e46:	611a      	str	r2, [r3, #16]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8005e48:	4828      	ldr	r0, [pc, #160]	; (8005eec <MX_TIM2_Init+0xcc>)
 8005e4a:	f7fc ff6b 	bl	8002d24 <HAL_TIM_Base_Init>
 8005e4e:	4603      	mov	r3, r0
 8005e50:	2b00      	cmp	r3, #0
 8005e52:	d003      	beq.n	8005e5c <MX_TIM2_Init+0x3c>
  {
    _Error_Handler(__FILE__, __LINE__);
 8005e54:	2144      	movs	r1, #68	; 0x44
 8005e56:	4826      	ldr	r0, [pc, #152]	; (8005ef0 <MX_TIM2_Init+0xd0>)
 8005e58:	f7ff feec 	bl	8005c34 <_Error_Handler>
  }

  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8005e5c:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8005e60:	62bb      	str	r3, [r7, #40]	; 0x28
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8005e62:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8005e66:	4619      	mov	r1, r3
 8005e68:	4820      	ldr	r0, [pc, #128]	; (8005eec <MX_TIM2_Init+0xcc>)
 8005e6a:	f7fd f9d9 	bl	8003220 <HAL_TIM_ConfigClockSource>
 8005e6e:	4603      	mov	r3, r0
 8005e70:	2b00      	cmp	r3, #0
 8005e72:	d003      	beq.n	8005e7c <MX_TIM2_Init+0x5c>
  {
    _Error_Handler(__FILE__, __LINE__);
 8005e74:	214a      	movs	r1, #74	; 0x4a
 8005e76:	481e      	ldr	r0, [pc, #120]	; (8005ef0 <MX_TIM2_Init+0xd0>)
 8005e78:	f7ff fedc 	bl	8005c34 <_Error_Handler>
  }

  if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 8005e7c:	481b      	ldr	r0, [pc, #108]	; (8005eec <MX_TIM2_Init+0xcc>)
 8005e7e:	f7fc ff97 	bl	8002db0 <HAL_TIM_PWM_Init>
 8005e82:	4603      	mov	r3, r0
 8005e84:	2b00      	cmp	r3, #0
 8005e86:	d003      	beq.n	8005e90 <MX_TIM2_Init+0x70>
  {
    _Error_Handler(__FILE__, __LINE__);
 8005e88:	214f      	movs	r1, #79	; 0x4f
 8005e8a:	4819      	ldr	r0, [pc, #100]	; (8005ef0 <MX_TIM2_Init+0xd0>)
 8005e8c:	f7ff fed2 	bl	8005c34 <_Error_Handler>
  }

  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8005e90:	2300      	movs	r3, #0
 8005e92:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8005e94:	2300      	movs	r3, #0
 8005e96:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8005e98:	f107 0320 	add.w	r3, r7, #32
 8005e9c:	4619      	mov	r1, r3
 8005e9e:	4813      	ldr	r0, [pc, #76]	; (8005eec <MX_TIM2_Init+0xcc>)
 8005ea0:	f7fd fdfd 	bl	8003a9e <HAL_TIMEx_MasterConfigSynchronization>
 8005ea4:	4603      	mov	r3, r0
 8005ea6:	2b00      	cmp	r3, #0
 8005ea8:	d003      	beq.n	8005eb2 <MX_TIM2_Init+0x92>
  {
    _Error_Handler(__FILE__, __LINE__);
 8005eaa:	2156      	movs	r1, #86	; 0x56
 8005eac:	4810      	ldr	r0, [pc, #64]	; (8005ef0 <MX_TIM2_Init+0xd0>)
 8005eae:	f7ff fec1 	bl	8005c34 <_Error_Handler>
  }

  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8005eb2:	2360      	movs	r3, #96	; 0x60
 8005eb4:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 84;
 8005eb6:	2354      	movs	r3, #84	; 0x54
 8005eb8:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8005eba:	2300      	movs	r3, #0
 8005ebc:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8005ebe:	2300      	movs	r3, #0
 8005ec0:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8005ec2:	1d3b      	adds	r3, r7, #4
 8005ec4:	2200      	movs	r2, #0
 8005ec6:	4619      	mov	r1, r3
 8005ec8:	4808      	ldr	r0, [pc, #32]	; (8005eec <MX_TIM2_Init+0xcc>)
 8005eca:	f7fd f8e3 	bl	8003094 <HAL_TIM_PWM_ConfigChannel>
 8005ece:	4603      	mov	r3, r0
 8005ed0:	2b00      	cmp	r3, #0
 8005ed2:	d003      	beq.n	8005edc <MX_TIM2_Init+0xbc>
  {
    _Error_Handler(__FILE__, __LINE__);
 8005ed4:	215f      	movs	r1, #95	; 0x5f
 8005ed6:	4806      	ldr	r0, [pc, #24]	; (8005ef0 <MX_TIM2_Init+0xd0>)
 8005ed8:	f7ff feac 	bl	8005c34 <_Error_Handler>
  }

  HAL_TIM_MspPostInit(&htim2);
 8005edc:	4803      	ldr	r0, [pc, #12]	; (8005eec <MX_TIM2_Init+0xcc>)
 8005ede:	f000 fab1 	bl	8006444 <HAL_TIM_MspPostInit>

}
 8005ee2:	bf00      	nop
 8005ee4:	3738      	adds	r7, #56	; 0x38
 8005ee6:	46bd      	mov	sp, r7
 8005ee8:	bd80      	pop	{r7, pc}
 8005eea:	bf00      	nop
 8005eec:	200003a8 	.word	0x200003a8
 8005ef0:	08008818 	.word	0x08008818

08005ef4 <MX_TIM3_Init>:
/* TIM3 init function */
void MX_TIM3_Init(void)
{
 8005ef4:	b580      	push	{r7, lr}
 8005ef6:	b08e      	sub	sp, #56	; 0x38
 8005ef8:	af00      	add	r7, sp, #0
  TIM_ClockConfigTypeDef sClockSourceConfig;
  TIM_MasterConfigTypeDef sMasterConfig;
  TIM_OC_InitTypeDef sConfigOC;

  htim3.Instance = TIM3;
 8005efa:	4b41      	ldr	r3, [pc, #260]	; (8006000 <MX_TIM3_Init+0x10c>)
 8005efc:	4a41      	ldr	r2, [pc, #260]	; (8006004 <MX_TIM3_Init+0x110>)
 8005efe:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 10-1;
 8005f00:	4b3f      	ldr	r3, [pc, #252]	; (8006000 <MX_TIM3_Init+0x10c>)
 8005f02:	2209      	movs	r2, #9
 8005f04:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8005f06:	4b3e      	ldr	r3, [pc, #248]	; (8006000 <MX_TIM3_Init+0x10c>)
 8005f08:	2200      	movs	r2, #0
 8005f0a:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 42000-1;
 8005f0c:	4b3c      	ldr	r3, [pc, #240]	; (8006000 <MX_TIM3_Init+0x10c>)
 8005f0e:	f24a 420f 	movw	r2, #41999	; 0xa40f
 8005f12:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8005f14:	4b3a      	ldr	r3, [pc, #232]	; (8006000 <MX_TIM3_Init+0x10c>)
 8005f16:	2200      	movs	r2, #0
 8005f18:	611a      	str	r2, [r3, #16]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 8005f1a:	4839      	ldr	r0, [pc, #228]	; (8006000 <MX_TIM3_Init+0x10c>)
 8005f1c:	f7fc ff02 	bl	8002d24 <HAL_TIM_Base_Init>
 8005f20:	4603      	mov	r3, r0
 8005f22:	2b00      	cmp	r3, #0
 8005f24:	d003      	beq.n	8005f2e <MX_TIM3_Init+0x3a>
  {
    _Error_Handler(__FILE__, __LINE__);
 8005f26:	2173      	movs	r1, #115	; 0x73
 8005f28:	4837      	ldr	r0, [pc, #220]	; (8006008 <MX_TIM3_Init+0x114>)
 8005f2a:	f7ff fe83 	bl	8005c34 <_Error_Handler>
  }

  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8005f2e:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8005f32:	62bb      	str	r3, [r7, #40]	; 0x28
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 8005f34:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8005f38:	4619      	mov	r1, r3
 8005f3a:	4831      	ldr	r0, [pc, #196]	; (8006000 <MX_TIM3_Init+0x10c>)
 8005f3c:	f7fd f970 	bl	8003220 <HAL_TIM_ConfigClockSource>
 8005f40:	4603      	mov	r3, r0
 8005f42:	2b00      	cmp	r3, #0
 8005f44:	d003      	beq.n	8005f4e <MX_TIM3_Init+0x5a>
  {
    _Error_Handler(__FILE__, __LINE__);
 8005f46:	2179      	movs	r1, #121	; 0x79
 8005f48:	482f      	ldr	r0, [pc, #188]	; (8006008 <MX_TIM3_Init+0x114>)
 8005f4a:	f7ff fe73 	bl	8005c34 <_Error_Handler>
  }

  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 8005f4e:	482c      	ldr	r0, [pc, #176]	; (8006000 <MX_TIM3_Init+0x10c>)
 8005f50:	f7fc ff2e 	bl	8002db0 <HAL_TIM_PWM_Init>
 8005f54:	4603      	mov	r3, r0
 8005f56:	2b00      	cmp	r3, #0
 8005f58:	d003      	beq.n	8005f62 <MX_TIM3_Init+0x6e>
  {
    _Error_Handler(__FILE__, __LINE__);
 8005f5a:	217e      	movs	r1, #126	; 0x7e
 8005f5c:	482a      	ldr	r0, [pc, #168]	; (8006008 <MX_TIM3_Init+0x114>)
 8005f5e:	f7ff fe69 	bl	8005c34 <_Error_Handler>
  }

  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8005f62:	2300      	movs	r3, #0
 8005f64:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8005f66:	2300      	movs	r3, #0
 8005f68:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8005f6a:	f107 0320 	add.w	r3, r7, #32
 8005f6e:	4619      	mov	r1, r3
 8005f70:	4823      	ldr	r0, [pc, #140]	; (8006000 <MX_TIM3_Init+0x10c>)
 8005f72:	f7fd fd94 	bl	8003a9e <HAL_TIMEx_MasterConfigSynchronization>
 8005f76:	4603      	mov	r3, r0
 8005f78:	2b00      	cmp	r3, #0
 8005f7a:	d003      	beq.n	8005f84 <MX_TIM3_Init+0x90>
  {
    _Error_Handler(__FILE__, __LINE__);
 8005f7c:	2185      	movs	r1, #133	; 0x85
 8005f7e:	4822      	ldr	r0, [pc, #136]	; (8006008 <MX_TIM3_Init+0x114>)
 8005f80:	f7ff fe58 	bl	8005c34 <_Error_Handler>
  }

  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8005f84:	2360      	movs	r3, #96	; 0x60
 8005f86:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 21000-1;
 8005f88:	f245 2307 	movw	r3, #20999	; 0x5207
 8005f8c:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8005f8e:	2300      	movs	r3, #0
 8005f90:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8005f92:	2300      	movs	r3, #0
 8005f94:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8005f96:	1d3b      	adds	r3, r7, #4
 8005f98:	2200      	movs	r2, #0
 8005f9a:	4619      	mov	r1, r3
 8005f9c:	4818      	ldr	r0, [pc, #96]	; (8006000 <MX_TIM3_Init+0x10c>)
 8005f9e:	f7fd f879 	bl	8003094 <HAL_TIM_PWM_ConfigChannel>
 8005fa2:	4603      	mov	r3, r0
 8005fa4:	2b00      	cmp	r3, #0
 8005fa6:	d003      	beq.n	8005fb0 <MX_TIM3_Init+0xbc>
  {
    _Error_Handler(__FILE__, __LINE__);
 8005fa8:	218e      	movs	r1, #142	; 0x8e
 8005faa:	4817      	ldr	r0, [pc, #92]	; (8006008 <MX_TIM3_Init+0x114>)
 8005fac:	f7ff fe42 	bl	8005c34 <_Error_Handler>
  }

  sConfigOC.Pulse = 10500-1;
 8005fb0:	f642 1303 	movw	r3, #10499	; 0x2903
 8005fb4:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8005fb6:	1d3b      	adds	r3, r7, #4
 8005fb8:	2204      	movs	r2, #4
 8005fba:	4619      	mov	r1, r3
 8005fbc:	4810      	ldr	r0, [pc, #64]	; (8006000 <MX_TIM3_Init+0x10c>)
 8005fbe:	f7fd f869 	bl	8003094 <HAL_TIM_PWM_ConfigChannel>
 8005fc2:	4603      	mov	r3, r0
 8005fc4:	2b00      	cmp	r3, #0
 8005fc6:	d003      	beq.n	8005fd0 <MX_TIM3_Init+0xdc>
  {
    _Error_Handler(__FILE__, __LINE__);
 8005fc8:	2194      	movs	r1, #148	; 0x94
 8005fca:	480f      	ldr	r0, [pc, #60]	; (8006008 <MX_TIM3_Init+0x114>)
 8005fcc:	f7ff fe32 	bl	8005c34 <_Error_Handler>
  }

  sConfigOC.Pulse = 5250-1;
 8005fd0:	f241 4381 	movw	r3, #5249	; 0x1481
 8005fd4:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8005fd6:	1d3b      	adds	r3, r7, #4
 8005fd8:	2208      	movs	r2, #8
 8005fda:	4619      	mov	r1, r3
 8005fdc:	4808      	ldr	r0, [pc, #32]	; (8006000 <MX_TIM3_Init+0x10c>)
 8005fde:	f7fd f859 	bl	8003094 <HAL_TIM_PWM_ConfigChannel>
 8005fe2:	4603      	mov	r3, r0
 8005fe4:	2b00      	cmp	r3, #0
 8005fe6:	d003      	beq.n	8005ff0 <MX_TIM3_Init+0xfc>
  {
    _Error_Handler(__FILE__, __LINE__);
 8005fe8:	219a      	movs	r1, #154	; 0x9a
 8005fea:	4807      	ldr	r0, [pc, #28]	; (8006008 <MX_TIM3_Init+0x114>)
 8005fec:	f7ff fe22 	bl	8005c34 <_Error_Handler>
  }

  HAL_TIM_MspPostInit(&htim3);
 8005ff0:	4803      	ldr	r0, [pc, #12]	; (8006000 <MX_TIM3_Init+0x10c>)
 8005ff2:	f000 fa27 	bl	8006444 <HAL_TIM_MspPostInit>

}
 8005ff6:	bf00      	nop
 8005ff8:	3738      	adds	r7, #56	; 0x38
 8005ffa:	46bd      	mov	sp, r7
 8005ffc:	bd80      	pop	{r7, pc}
 8005ffe:	bf00      	nop
 8006000:	2000036c 	.word	0x2000036c
 8006004:	40000400 	.word	0x40000400
 8006008:	08008818 	.word	0x08008818

0800600c <MX_TIM4_Init>:
/* TIM4 init function */
void MX_TIM4_Init(void)
{
 800600c:	b580      	push	{r7, lr}
 800600e:	b08e      	sub	sp, #56	; 0x38
 8006010:	af00      	add	r7, sp, #0
  TIM_ClockConfigTypeDef sClockSourceConfig;
  TIM_MasterConfigTypeDef sMasterConfig;
  TIM_OC_InitTypeDef sConfigOC;

  htim4.Instance = TIM4;
 8006012:	4b41      	ldr	r3, [pc, #260]	; (8006118 <MX_TIM4_Init+0x10c>)
 8006014:	4a41      	ldr	r2, [pc, #260]	; (800611c <MX_TIM4_Init+0x110>)
 8006016:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 20-1;
 8006018:	4b3f      	ldr	r3, [pc, #252]	; (8006118 <MX_TIM4_Init+0x10c>)
 800601a:	2213      	movs	r2, #19
 800601c:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 800601e:	4b3e      	ldr	r3, [pc, #248]	; (8006118 <MX_TIM4_Init+0x10c>)
 8006020:	2200      	movs	r2, #0
 8006022:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 42000-1;
 8006024:	4b3c      	ldr	r3, [pc, #240]	; (8006118 <MX_TIM4_Init+0x10c>)
 8006026:	f24a 420f 	movw	r2, #41999	; 0xa40f
 800602a:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800602c:	4b3a      	ldr	r3, [pc, #232]	; (8006118 <MX_TIM4_Init+0x10c>)
 800602e:	2200      	movs	r2, #0
 8006030:	611a      	str	r2, [r3, #16]
  if (HAL_TIM_Base_Init(&htim4) != HAL_OK)
 8006032:	4839      	ldr	r0, [pc, #228]	; (8006118 <MX_TIM4_Init+0x10c>)
 8006034:	f7fc fe76 	bl	8002d24 <HAL_TIM_Base_Init>
 8006038:	4603      	mov	r3, r0
 800603a:	2b00      	cmp	r3, #0
 800603c:	d003      	beq.n	8006046 <MX_TIM4_Init+0x3a>
  {
    _Error_Handler(__FILE__, __LINE__);
 800603e:	21ae      	movs	r1, #174	; 0xae
 8006040:	4837      	ldr	r0, [pc, #220]	; (8006120 <MX_TIM4_Init+0x114>)
 8006042:	f7ff fdf7 	bl	8005c34 <_Error_Handler>
  }

  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8006046:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800604a:	62bb      	str	r3, [r7, #40]	; 0x28
  if (HAL_TIM_ConfigClockSource(&htim4, &sClockSourceConfig) != HAL_OK)
 800604c:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8006050:	4619      	mov	r1, r3
 8006052:	4831      	ldr	r0, [pc, #196]	; (8006118 <MX_TIM4_Init+0x10c>)
 8006054:	f7fd f8e4 	bl	8003220 <HAL_TIM_ConfigClockSource>
 8006058:	4603      	mov	r3, r0
 800605a:	2b00      	cmp	r3, #0
 800605c:	d003      	beq.n	8006066 <MX_TIM4_Init+0x5a>
  {
    _Error_Handler(__FILE__, __LINE__);
 800605e:	21b4      	movs	r1, #180	; 0xb4
 8006060:	482f      	ldr	r0, [pc, #188]	; (8006120 <MX_TIM4_Init+0x114>)
 8006062:	f7ff fde7 	bl	8005c34 <_Error_Handler>
  }

  if (HAL_TIM_PWM_Init(&htim4) != HAL_OK)
 8006066:	482c      	ldr	r0, [pc, #176]	; (8006118 <MX_TIM4_Init+0x10c>)
 8006068:	f7fc fea2 	bl	8002db0 <HAL_TIM_PWM_Init>
 800606c:	4603      	mov	r3, r0
 800606e:	2b00      	cmp	r3, #0
 8006070:	d003      	beq.n	800607a <MX_TIM4_Init+0x6e>
  {
    _Error_Handler(__FILE__, __LINE__);
 8006072:	21b9      	movs	r1, #185	; 0xb9
 8006074:	482a      	ldr	r0, [pc, #168]	; (8006120 <MX_TIM4_Init+0x114>)
 8006076:	f7ff fddd 	bl	8005c34 <_Error_Handler>
  }

  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800607a:	2300      	movs	r3, #0
 800607c:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800607e:	2300      	movs	r3, #0
 8006080:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 8006082:	f107 0320 	add.w	r3, r7, #32
 8006086:	4619      	mov	r1, r3
 8006088:	4823      	ldr	r0, [pc, #140]	; (8006118 <MX_TIM4_Init+0x10c>)
 800608a:	f7fd fd08 	bl	8003a9e <HAL_TIMEx_MasterConfigSynchronization>
 800608e:	4603      	mov	r3, r0
 8006090:	2b00      	cmp	r3, #0
 8006092:	d003      	beq.n	800609c <MX_TIM4_Init+0x90>
  {
    _Error_Handler(__FILE__, __LINE__);
 8006094:	21c0      	movs	r1, #192	; 0xc0
 8006096:	4822      	ldr	r0, [pc, #136]	; (8006120 <MX_TIM4_Init+0x114>)
 8006098:	f7ff fdcc 	bl	8005c34 <_Error_Handler>
  }

  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 800609c:	2360      	movs	r3, #96	; 0x60
 800609e:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 21000-1;
 80060a0:	f245 2307 	movw	r3, #20999	; 0x5207
 80060a4:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80060a6:	2300      	movs	r3, #0
 80060a8:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80060aa:	2300      	movs	r3, #0
 80060ac:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 80060ae:	1d3b      	adds	r3, r7, #4
 80060b0:	2200      	movs	r2, #0
 80060b2:	4619      	mov	r1, r3
 80060b4:	4818      	ldr	r0, [pc, #96]	; (8006118 <MX_TIM4_Init+0x10c>)
 80060b6:	f7fc ffed 	bl	8003094 <HAL_TIM_PWM_ConfigChannel>
 80060ba:	4603      	mov	r3, r0
 80060bc:	2b00      	cmp	r3, #0
 80060be:	d003      	beq.n	80060c8 <MX_TIM4_Init+0xbc>
  {
    _Error_Handler(__FILE__, __LINE__);
 80060c0:	21c9      	movs	r1, #201	; 0xc9
 80060c2:	4817      	ldr	r0, [pc, #92]	; (8006120 <MX_TIM4_Init+0x114>)
 80060c4:	f7ff fdb6 	bl	8005c34 <_Error_Handler>
  }

  sConfigOC.Pulse = 10500-1;
 80060c8:	f642 1303 	movw	r3, #10499	; 0x2903
 80060cc:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 80060ce:	1d3b      	adds	r3, r7, #4
 80060d0:	2204      	movs	r2, #4
 80060d2:	4619      	mov	r1, r3
 80060d4:	4810      	ldr	r0, [pc, #64]	; (8006118 <MX_TIM4_Init+0x10c>)
 80060d6:	f7fc ffdd 	bl	8003094 <HAL_TIM_PWM_ConfigChannel>
 80060da:	4603      	mov	r3, r0
 80060dc:	2b00      	cmp	r3, #0
 80060de:	d003      	beq.n	80060e8 <MX_TIM4_Init+0xdc>
  {
    _Error_Handler(__FILE__, __LINE__);
 80060e0:	21cf      	movs	r1, #207	; 0xcf
 80060e2:	480f      	ldr	r0, [pc, #60]	; (8006120 <MX_TIM4_Init+0x114>)
 80060e4:	f7ff fda6 	bl	8005c34 <_Error_Handler>
  }

  sConfigOC.Pulse = 5250-1;
 80060e8:	f241 4381 	movw	r3, #5249	; 0x1481
 80060ec:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 80060ee:	1d3b      	adds	r3, r7, #4
 80060f0:	2208      	movs	r2, #8
 80060f2:	4619      	mov	r1, r3
 80060f4:	4808      	ldr	r0, [pc, #32]	; (8006118 <MX_TIM4_Init+0x10c>)
 80060f6:	f7fc ffcd 	bl	8003094 <HAL_TIM_PWM_ConfigChannel>
 80060fa:	4603      	mov	r3, r0
 80060fc:	2b00      	cmp	r3, #0
 80060fe:	d003      	beq.n	8006108 <MX_TIM4_Init+0xfc>
  {
    _Error_Handler(__FILE__, __LINE__);
 8006100:	21d5      	movs	r1, #213	; 0xd5
 8006102:	4807      	ldr	r0, [pc, #28]	; (8006120 <MX_TIM4_Init+0x114>)
 8006104:	f7ff fd96 	bl	8005c34 <_Error_Handler>
  }

  HAL_TIM_MspPostInit(&htim4);
 8006108:	4803      	ldr	r0, [pc, #12]	; (8006118 <MX_TIM4_Init+0x10c>)
 800610a:	f000 f99b 	bl	8006444 <HAL_TIM_MspPostInit>

}
 800610e:	bf00      	nop
 8006110:	3738      	adds	r7, #56	; 0x38
 8006112:	46bd      	mov	sp, r7
 8006114:	bd80      	pop	{r7, pc}
 8006116:	bf00      	nop
 8006118:	200002b8 	.word	0x200002b8
 800611c:	40000800 	.word	0x40000800
 8006120:	08008818 	.word	0x08008818

08006124 <MX_TIM5_Init>:
/* TIM5 init function */
void MX_TIM5_Init(void)
{
 8006124:	b580      	push	{r7, lr}
 8006126:	b08e      	sub	sp, #56	; 0x38
 8006128:	af00      	add	r7, sp, #0
  TIM_ClockConfigTypeDef sClockSourceConfig;
  TIM_MasterConfigTypeDef sMasterConfig;
  TIM_OC_InitTypeDef sConfigOC;

  htim5.Instance = TIM5;
 800612a:	4b39      	ldr	r3, [pc, #228]	; (8006210 <MX_TIM5_Init+0xec>)
 800612c:	4a39      	ldr	r2, [pc, #228]	; (8006214 <MX_TIM5_Init+0xf0>)
 800612e:	601a      	str	r2, [r3, #0]
  htim5.Init.Prescaler = 84-1;
 8006130:	4b37      	ldr	r3, [pc, #220]	; (8006210 <MX_TIM5_Init+0xec>)
 8006132:	2253      	movs	r2, #83	; 0x53
 8006134:	605a      	str	r2, [r3, #4]
  htim5.Init.CounterMode = TIM_COUNTERMODE_UP;
 8006136:	4b36      	ldr	r3, [pc, #216]	; (8006210 <MX_TIM5_Init+0xec>)
 8006138:	2200      	movs	r2, #0
 800613a:	609a      	str	r2, [r3, #8]
  htim5.Init.Period = 10000-1;
 800613c:	4b34      	ldr	r3, [pc, #208]	; (8006210 <MX_TIM5_Init+0xec>)
 800613e:	f242 720f 	movw	r2, #9999	; 0x270f
 8006142:	60da      	str	r2, [r3, #12]
  htim5.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8006144:	4b32      	ldr	r3, [pc, #200]	; (8006210 <MX_TIM5_Init+0xec>)
 8006146:	2200      	movs	r2, #0
 8006148:	611a      	str	r2, [r3, #16]
  if (HAL_TIM_Base_Init(&htim5) != HAL_OK)
 800614a:	4831      	ldr	r0, [pc, #196]	; (8006210 <MX_TIM5_Init+0xec>)
 800614c:	f7fc fdea 	bl	8002d24 <HAL_TIM_Base_Init>
 8006150:	4603      	mov	r3, r0
 8006152:	2b00      	cmp	r3, #0
 8006154:	d003      	beq.n	800615e <MX_TIM5_Init+0x3a>
  {
    _Error_Handler(__FILE__, __LINE__);
 8006156:	21e9      	movs	r1, #233	; 0xe9
 8006158:	482f      	ldr	r0, [pc, #188]	; (8006218 <MX_TIM5_Init+0xf4>)
 800615a:	f7ff fd6b 	bl	8005c34 <_Error_Handler>
  }

  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800615e:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8006162:	62bb      	str	r3, [r7, #40]	; 0x28
  if (HAL_TIM_ConfigClockSource(&htim5, &sClockSourceConfig) != HAL_OK)
 8006164:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8006168:	4619      	mov	r1, r3
 800616a:	4829      	ldr	r0, [pc, #164]	; (8006210 <MX_TIM5_Init+0xec>)
 800616c:	f7fd f858 	bl	8003220 <HAL_TIM_ConfigClockSource>
 8006170:	4603      	mov	r3, r0
 8006172:	2b00      	cmp	r3, #0
 8006174:	d003      	beq.n	800617e <MX_TIM5_Init+0x5a>
  {
    _Error_Handler(__FILE__, __LINE__);
 8006176:	21ef      	movs	r1, #239	; 0xef
 8006178:	4827      	ldr	r0, [pc, #156]	; (8006218 <MX_TIM5_Init+0xf4>)
 800617a:	f7ff fd5b 	bl	8005c34 <_Error_Handler>
  }

  if (HAL_TIM_PWM_Init(&htim5) != HAL_OK)
 800617e:	4824      	ldr	r0, [pc, #144]	; (8006210 <MX_TIM5_Init+0xec>)
 8006180:	f7fc fe16 	bl	8002db0 <HAL_TIM_PWM_Init>
 8006184:	4603      	mov	r3, r0
 8006186:	2b00      	cmp	r3, #0
 8006188:	d003      	beq.n	8006192 <MX_TIM5_Init+0x6e>
  {
    _Error_Handler(__FILE__, __LINE__);
 800618a:	21f4      	movs	r1, #244	; 0xf4
 800618c:	4822      	ldr	r0, [pc, #136]	; (8006218 <MX_TIM5_Init+0xf4>)
 800618e:	f7ff fd51 	bl	8005c34 <_Error_Handler>
  }

  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8006192:	2300      	movs	r3, #0
 8006194:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8006196:	2300      	movs	r3, #0
 8006198:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim5, &sMasterConfig) != HAL_OK)
 800619a:	f107 0320 	add.w	r3, r7, #32
 800619e:	4619      	mov	r1, r3
 80061a0:	481b      	ldr	r0, [pc, #108]	; (8006210 <MX_TIM5_Init+0xec>)
 80061a2:	f7fd fc7c 	bl	8003a9e <HAL_TIMEx_MasterConfigSynchronization>
 80061a6:	4603      	mov	r3, r0
 80061a8:	2b00      	cmp	r3, #0
 80061aa:	d003      	beq.n	80061b4 <MX_TIM5_Init+0x90>
  {
    _Error_Handler(__FILE__, __LINE__);
 80061ac:	21fb      	movs	r1, #251	; 0xfb
 80061ae:	481a      	ldr	r0, [pc, #104]	; (8006218 <MX_TIM5_Init+0xf4>)
 80061b0:	f7ff fd40 	bl	8005c34 <_Error_Handler>
  }

  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80061b4:	2360      	movs	r3, #96	; 0x60
 80061b6:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 5000;
 80061b8:	f241 3388 	movw	r3, #5000	; 0x1388
 80061bc:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80061be:	2300      	movs	r3, #0
 80061c0:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80061c2:	2300      	movs	r3, #0
 80061c4:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim5, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 80061c6:	1d3b      	adds	r3, r7, #4
 80061c8:	2200      	movs	r2, #0
 80061ca:	4619      	mov	r1, r3
 80061cc:	4810      	ldr	r0, [pc, #64]	; (8006210 <MX_TIM5_Init+0xec>)
 80061ce:	f7fc ff61 	bl	8003094 <HAL_TIM_PWM_ConfigChannel>
 80061d2:	4603      	mov	r3, r0
 80061d4:	2b00      	cmp	r3, #0
 80061d6:	d004      	beq.n	80061e2 <MX_TIM5_Init+0xbe>
  {
    _Error_Handler(__FILE__, __LINE__);
 80061d8:	f44f 7182 	mov.w	r1, #260	; 0x104
 80061dc:	480e      	ldr	r0, [pc, #56]	; (8006218 <MX_TIM5_Init+0xf4>)
 80061de:	f7ff fd29 	bl	8005c34 <_Error_Handler>
  }

  sConfigOC.Pulse = 0;
 80061e2:	2300      	movs	r3, #0
 80061e4:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_PWM_ConfigChannel(&htim5, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 80061e6:	1d3b      	adds	r3, r7, #4
 80061e8:	220c      	movs	r2, #12
 80061ea:	4619      	mov	r1, r3
 80061ec:	4808      	ldr	r0, [pc, #32]	; (8006210 <MX_TIM5_Init+0xec>)
 80061ee:	f7fc ff51 	bl	8003094 <HAL_TIM_PWM_ConfigChannel>
 80061f2:	4603      	mov	r3, r0
 80061f4:	2b00      	cmp	r3, #0
 80061f6:	d004      	beq.n	8006202 <MX_TIM5_Init+0xde>
  {
    _Error_Handler(__FILE__, __LINE__);
 80061f8:	f44f 7185 	mov.w	r1, #266	; 0x10a
 80061fc:	4806      	ldr	r0, [pc, #24]	; (8006218 <MX_TIM5_Init+0xf4>)
 80061fe:	f7ff fd19 	bl	8005c34 <_Error_Handler>
  }

  HAL_TIM_MspPostInit(&htim5);
 8006202:	4803      	ldr	r0, [pc, #12]	; (8006210 <MX_TIM5_Init+0xec>)
 8006204:	f000 f91e 	bl	8006444 <HAL_TIM_MspPostInit>

}
 8006208:	bf00      	nop
 800620a:	3738      	adds	r7, #56	; 0x38
 800620c:	46bd      	mov	sp, r7
 800620e:	bd80      	pop	{r7, pc}
 8006210:	20000330 	.word	0x20000330
 8006214:	40000c00 	.word	0x40000c00
 8006218:	08008818 	.word	0x08008818

0800621c <MX_TIM7_Init>:
/* TIM7 init function */
void MX_TIM7_Init(void)
{
 800621c:	b580      	push	{r7, lr}
 800621e:	b082      	sub	sp, #8
 8006220:	af00      	add	r7, sp, #0
  TIM_MasterConfigTypeDef sMasterConfig;

  htim7.Instance = TIM7;
 8006222:	4b17      	ldr	r3, [pc, #92]	; (8006280 <MX_TIM7_Init+0x64>)
 8006224:	4a17      	ldr	r2, [pc, #92]	; (8006284 <MX_TIM7_Init+0x68>)
 8006226:	601a      	str	r2, [r3, #0]
  htim7.Init.Prescaler = 9999;
 8006228:	4b15      	ldr	r3, [pc, #84]	; (8006280 <MX_TIM7_Init+0x64>)
 800622a:	f242 720f 	movw	r2, #9999	; 0x270f
 800622e:	605a      	str	r2, [r3, #4]
  htim7.Init.CounterMode = TIM_COUNTERMODE_UP;
 8006230:	4b13      	ldr	r3, [pc, #76]	; (8006280 <MX_TIM7_Init+0x64>)
 8006232:	2200      	movs	r2, #0
 8006234:	609a      	str	r2, [r3, #8]
  htim7.Init.Period = 8399;
 8006236:	4b12      	ldr	r3, [pc, #72]	; (8006280 <MX_TIM7_Init+0x64>)
 8006238:	f242 02cf 	movw	r2, #8399	; 0x20cf
 800623c:	60da      	str	r2, [r3, #12]
  if (HAL_TIM_Base_Init(&htim7) != HAL_OK)
 800623e:	4810      	ldr	r0, [pc, #64]	; (8006280 <MX_TIM7_Init+0x64>)
 8006240:	f7fc fd70 	bl	8002d24 <HAL_TIM_Base_Init>
 8006244:	4603      	mov	r3, r0
 8006246:	2b00      	cmp	r3, #0
 8006248:	d004      	beq.n	8006254 <MX_TIM7_Init+0x38>
  {
    _Error_Handler(__FILE__, __LINE__);
 800624a:	f240 111b 	movw	r1, #283	; 0x11b
 800624e:	480e      	ldr	r0, [pc, #56]	; (8006288 <MX_TIM7_Init+0x6c>)
 8006250:	f7ff fcf0 	bl	8005c34 <_Error_Handler>
  }

  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8006254:	2300      	movs	r3, #0
 8006256:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8006258:	2300      	movs	r3, #0
 800625a:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim7, &sMasterConfig) != HAL_OK)
 800625c:	463b      	mov	r3, r7
 800625e:	4619      	mov	r1, r3
 8006260:	4807      	ldr	r0, [pc, #28]	; (8006280 <MX_TIM7_Init+0x64>)
 8006262:	f7fd fc1c 	bl	8003a9e <HAL_TIMEx_MasterConfigSynchronization>
 8006266:	4603      	mov	r3, r0
 8006268:	2b00      	cmp	r3, #0
 800626a:	d004      	beq.n	8006276 <MX_TIM7_Init+0x5a>
  {
    _Error_Handler(__FILE__, __LINE__);
 800626c:	f44f 7191 	mov.w	r1, #290	; 0x122
 8006270:	4805      	ldr	r0, [pc, #20]	; (8006288 <MX_TIM7_Init+0x6c>)
 8006272:	f7ff fcdf 	bl	8005c34 <_Error_Handler>
  }

}
 8006276:	bf00      	nop
 8006278:	3708      	adds	r7, #8
 800627a:	46bd      	mov	sp, r7
 800627c:	bd80      	pop	{r7, pc}
 800627e:	bf00      	nop
 8006280:	200003e4 	.word	0x200003e4
 8006284:	40001400 	.word	0x40001400
 8006288:	08008818 	.word	0x08008818

0800628c <MX_TIM10_Init>:
/* TIM10 init function */
void MX_TIM10_Init(void)
{
 800628c:	b580      	push	{r7, lr}
 800628e:	b088      	sub	sp, #32
 8006290:	af00      	add	r7, sp, #0
  TIM_OC_InitTypeDef sConfigOC;

  htim10.Instance = TIM10;
 8006292:	4b22      	ldr	r3, [pc, #136]	; (800631c <MX_TIM10_Init+0x90>)
 8006294:	4a22      	ldr	r2, [pc, #136]	; (8006320 <MX_TIM10_Init+0x94>)
 8006296:	601a      	str	r2, [r3, #0]
  htim10.Init.Prescaler = 336-1;
 8006298:	4b20      	ldr	r3, [pc, #128]	; (800631c <MX_TIM10_Init+0x90>)
 800629a:	f240 124f 	movw	r2, #335	; 0x14f
 800629e:	605a      	str	r2, [r3, #4]
  htim10.Init.CounterMode = TIM_COUNTERMODE_UP;
 80062a0:	4b1e      	ldr	r3, [pc, #120]	; (800631c <MX_TIM10_Init+0x90>)
 80062a2:	2200      	movs	r2, #0
 80062a4:	609a      	str	r2, [r3, #8]
  htim10.Init.Period = 10000-1;
 80062a6:	4b1d      	ldr	r3, [pc, #116]	; (800631c <MX_TIM10_Init+0x90>)
 80062a8:	f242 720f 	movw	r2, #9999	; 0x270f
 80062ac:	60da      	str	r2, [r3, #12]
  htim10.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80062ae:	4b1b      	ldr	r3, [pc, #108]	; (800631c <MX_TIM10_Init+0x90>)
 80062b0:	2200      	movs	r2, #0
 80062b2:	611a      	str	r2, [r3, #16]
  if (HAL_TIM_Base_Init(&htim10) != HAL_OK)
 80062b4:	4819      	ldr	r0, [pc, #100]	; (800631c <MX_TIM10_Init+0x90>)
 80062b6:	f7fc fd35 	bl	8002d24 <HAL_TIM_Base_Init>
 80062ba:	4603      	mov	r3, r0
 80062bc:	2b00      	cmp	r3, #0
 80062be:	d004      	beq.n	80062ca <MX_TIM10_Init+0x3e>
  {
    _Error_Handler(__FILE__, __LINE__);
 80062c0:	f44f 7199 	mov.w	r1, #306	; 0x132
 80062c4:	4817      	ldr	r0, [pc, #92]	; (8006324 <MX_TIM10_Init+0x98>)
 80062c6:	f7ff fcb5 	bl	8005c34 <_Error_Handler>
  }

  if (HAL_TIM_PWM_Init(&htim10) != HAL_OK)
 80062ca:	4814      	ldr	r0, [pc, #80]	; (800631c <MX_TIM10_Init+0x90>)
 80062cc:	f7fc fd70 	bl	8002db0 <HAL_TIM_PWM_Init>
 80062d0:	4603      	mov	r3, r0
 80062d2:	2b00      	cmp	r3, #0
 80062d4:	d004      	beq.n	80062e0 <MX_TIM10_Init+0x54>
  {
    _Error_Handler(__FILE__, __LINE__);
 80062d6:	f240 1137 	movw	r1, #311	; 0x137
 80062da:	4812      	ldr	r0, [pc, #72]	; (8006324 <MX_TIM10_Init+0x98>)
 80062dc:	f7ff fcaa 	bl	8005c34 <_Error_Handler>
  }

  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80062e0:	2360      	movs	r3, #96	; 0x60
 80062e2:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 100;
 80062e4:	2364      	movs	r3, #100	; 0x64
 80062e6:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80062e8:	2300      	movs	r3, #0
 80062ea:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80062ec:	2300      	movs	r3, #0
 80062ee:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim10, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 80062f0:	1d3b      	adds	r3, r7, #4
 80062f2:	2200      	movs	r2, #0
 80062f4:	4619      	mov	r1, r3
 80062f6:	4809      	ldr	r0, [pc, #36]	; (800631c <MX_TIM10_Init+0x90>)
 80062f8:	f7fc fecc 	bl	8003094 <HAL_TIM_PWM_ConfigChannel>
 80062fc:	4603      	mov	r3, r0
 80062fe:	2b00      	cmp	r3, #0
 8006300:	d004      	beq.n	800630c <MX_TIM10_Init+0x80>
  {
    _Error_Handler(__FILE__, __LINE__);
 8006302:	f44f 71a0 	mov.w	r1, #320	; 0x140
 8006306:	4807      	ldr	r0, [pc, #28]	; (8006324 <MX_TIM10_Init+0x98>)
 8006308:	f7ff fc94 	bl	8005c34 <_Error_Handler>
  }

  HAL_TIM_MspPostInit(&htim10);
 800630c:	4803      	ldr	r0, [pc, #12]	; (800631c <MX_TIM10_Init+0x90>)
 800630e:	f000 f899 	bl	8006444 <HAL_TIM_MspPostInit>

}
 8006312:	bf00      	nop
 8006314:	3720      	adds	r7, #32
 8006316:	46bd      	mov	sp, r7
 8006318:	bd80      	pop	{r7, pc}
 800631a:	bf00      	nop
 800631c:	200002f4 	.word	0x200002f4
 8006320:	40014400 	.word	0x40014400
 8006324:	08008818 	.word	0x08008818

08006328 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 8006328:	b480      	push	{r7}
 800632a:	b089      	sub	sp, #36	; 0x24
 800632c:	af00      	add	r7, sp, #0
 800632e:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM2)
 8006330:	687b      	ldr	r3, [r7, #4]
 8006332:	681b      	ldr	r3, [r3, #0]
 8006334:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006338:	d10e      	bne.n	8006358 <HAL_TIM_Base_MspInit+0x30>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* TIM2 clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 800633a:	2300      	movs	r3, #0
 800633c:	61fb      	str	r3, [r7, #28]
 800633e:	4a3b      	ldr	r2, [pc, #236]	; (800642c <HAL_TIM_Base_MspInit+0x104>)
 8006340:	4b3a      	ldr	r3, [pc, #232]	; (800642c <HAL_TIM_Base_MspInit+0x104>)
 8006342:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006344:	f043 0301 	orr.w	r3, r3, #1
 8006348:	6413      	str	r3, [r2, #64]	; 0x40
 800634a:	4b38      	ldr	r3, [pc, #224]	; (800642c <HAL_TIM_Base_MspInit+0x104>)
 800634c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800634e:	f003 0301 	and.w	r3, r3, #1
 8006352:	61fb      	str	r3, [r7, #28]
 8006354:	69fb      	ldr	r3, [r7, #28]
    __HAL_RCC_TIM10_CLK_ENABLE();
  /* USER CODE BEGIN TIM10_MspInit 1 */

  /* USER CODE END TIM10_MspInit 1 */
  }
}
 8006356:	e062      	b.n	800641e <HAL_TIM_Base_MspInit+0xf6>
  else if(tim_baseHandle->Instance==TIM3)
 8006358:	687b      	ldr	r3, [r7, #4]
 800635a:	681b      	ldr	r3, [r3, #0]
 800635c:	4a34      	ldr	r2, [pc, #208]	; (8006430 <HAL_TIM_Base_MspInit+0x108>)
 800635e:	4293      	cmp	r3, r2
 8006360:	d10e      	bne.n	8006380 <HAL_TIM_Base_MspInit+0x58>
    __HAL_RCC_TIM3_CLK_ENABLE();
 8006362:	2300      	movs	r3, #0
 8006364:	61bb      	str	r3, [r7, #24]
 8006366:	4a31      	ldr	r2, [pc, #196]	; (800642c <HAL_TIM_Base_MspInit+0x104>)
 8006368:	4b30      	ldr	r3, [pc, #192]	; (800642c <HAL_TIM_Base_MspInit+0x104>)
 800636a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800636c:	f043 0302 	orr.w	r3, r3, #2
 8006370:	6413      	str	r3, [r2, #64]	; 0x40
 8006372:	4b2e      	ldr	r3, [pc, #184]	; (800642c <HAL_TIM_Base_MspInit+0x104>)
 8006374:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006376:	f003 0302 	and.w	r3, r3, #2
 800637a:	61bb      	str	r3, [r7, #24]
 800637c:	69bb      	ldr	r3, [r7, #24]
}
 800637e:	e04e      	b.n	800641e <HAL_TIM_Base_MspInit+0xf6>
  else if(tim_baseHandle->Instance==TIM4)
 8006380:	687b      	ldr	r3, [r7, #4]
 8006382:	681b      	ldr	r3, [r3, #0]
 8006384:	4a2b      	ldr	r2, [pc, #172]	; (8006434 <HAL_TIM_Base_MspInit+0x10c>)
 8006386:	4293      	cmp	r3, r2
 8006388:	d10e      	bne.n	80063a8 <HAL_TIM_Base_MspInit+0x80>
    __HAL_RCC_TIM4_CLK_ENABLE();
 800638a:	2300      	movs	r3, #0
 800638c:	617b      	str	r3, [r7, #20]
 800638e:	4a27      	ldr	r2, [pc, #156]	; (800642c <HAL_TIM_Base_MspInit+0x104>)
 8006390:	4b26      	ldr	r3, [pc, #152]	; (800642c <HAL_TIM_Base_MspInit+0x104>)
 8006392:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006394:	f043 0304 	orr.w	r3, r3, #4
 8006398:	6413      	str	r3, [r2, #64]	; 0x40
 800639a:	4b24      	ldr	r3, [pc, #144]	; (800642c <HAL_TIM_Base_MspInit+0x104>)
 800639c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800639e:	f003 0304 	and.w	r3, r3, #4
 80063a2:	617b      	str	r3, [r7, #20]
 80063a4:	697b      	ldr	r3, [r7, #20]
}
 80063a6:	e03a      	b.n	800641e <HAL_TIM_Base_MspInit+0xf6>
  else if(tim_baseHandle->Instance==TIM5)
 80063a8:	687b      	ldr	r3, [r7, #4]
 80063aa:	681b      	ldr	r3, [r3, #0]
 80063ac:	4a22      	ldr	r2, [pc, #136]	; (8006438 <HAL_TIM_Base_MspInit+0x110>)
 80063ae:	4293      	cmp	r3, r2
 80063b0:	d10e      	bne.n	80063d0 <HAL_TIM_Base_MspInit+0xa8>
    __HAL_RCC_TIM5_CLK_ENABLE();
 80063b2:	2300      	movs	r3, #0
 80063b4:	613b      	str	r3, [r7, #16]
 80063b6:	4a1d      	ldr	r2, [pc, #116]	; (800642c <HAL_TIM_Base_MspInit+0x104>)
 80063b8:	4b1c      	ldr	r3, [pc, #112]	; (800642c <HAL_TIM_Base_MspInit+0x104>)
 80063ba:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80063bc:	f043 0308 	orr.w	r3, r3, #8
 80063c0:	6413      	str	r3, [r2, #64]	; 0x40
 80063c2:	4b1a      	ldr	r3, [pc, #104]	; (800642c <HAL_TIM_Base_MspInit+0x104>)
 80063c4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80063c6:	f003 0308 	and.w	r3, r3, #8
 80063ca:	613b      	str	r3, [r7, #16]
 80063cc:	693b      	ldr	r3, [r7, #16]
}
 80063ce:	e026      	b.n	800641e <HAL_TIM_Base_MspInit+0xf6>
  else if(tim_baseHandle->Instance==TIM7)
 80063d0:	687b      	ldr	r3, [r7, #4]
 80063d2:	681b      	ldr	r3, [r3, #0]
 80063d4:	4a19      	ldr	r2, [pc, #100]	; (800643c <HAL_TIM_Base_MspInit+0x114>)
 80063d6:	4293      	cmp	r3, r2
 80063d8:	d10e      	bne.n	80063f8 <HAL_TIM_Base_MspInit+0xd0>
    __HAL_RCC_TIM7_CLK_ENABLE();
 80063da:	2300      	movs	r3, #0
 80063dc:	60fb      	str	r3, [r7, #12]
 80063de:	4a13      	ldr	r2, [pc, #76]	; (800642c <HAL_TIM_Base_MspInit+0x104>)
 80063e0:	4b12      	ldr	r3, [pc, #72]	; (800642c <HAL_TIM_Base_MspInit+0x104>)
 80063e2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80063e4:	f043 0320 	orr.w	r3, r3, #32
 80063e8:	6413      	str	r3, [r2, #64]	; 0x40
 80063ea:	4b10      	ldr	r3, [pc, #64]	; (800642c <HAL_TIM_Base_MspInit+0x104>)
 80063ec:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80063ee:	f003 0320 	and.w	r3, r3, #32
 80063f2:	60fb      	str	r3, [r7, #12]
 80063f4:	68fb      	ldr	r3, [r7, #12]
}
 80063f6:	e012      	b.n	800641e <HAL_TIM_Base_MspInit+0xf6>
  else if(tim_baseHandle->Instance==TIM10)
 80063f8:	687b      	ldr	r3, [r7, #4]
 80063fa:	681b      	ldr	r3, [r3, #0]
 80063fc:	4a10      	ldr	r2, [pc, #64]	; (8006440 <HAL_TIM_Base_MspInit+0x118>)
 80063fe:	4293      	cmp	r3, r2
 8006400:	d10d      	bne.n	800641e <HAL_TIM_Base_MspInit+0xf6>
    __HAL_RCC_TIM10_CLK_ENABLE();
 8006402:	2300      	movs	r3, #0
 8006404:	60bb      	str	r3, [r7, #8]
 8006406:	4a09      	ldr	r2, [pc, #36]	; (800642c <HAL_TIM_Base_MspInit+0x104>)
 8006408:	4b08      	ldr	r3, [pc, #32]	; (800642c <HAL_TIM_Base_MspInit+0x104>)
 800640a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800640c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8006410:	6453      	str	r3, [r2, #68]	; 0x44
 8006412:	4b06      	ldr	r3, [pc, #24]	; (800642c <HAL_TIM_Base_MspInit+0x104>)
 8006414:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006416:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800641a:	60bb      	str	r3, [r7, #8]
 800641c:	68bb      	ldr	r3, [r7, #8]
}
 800641e:	bf00      	nop
 8006420:	3724      	adds	r7, #36	; 0x24
 8006422:	46bd      	mov	sp, r7
 8006424:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006428:	4770      	bx	lr
 800642a:	bf00      	nop
 800642c:	40023800 	.word	0x40023800
 8006430:	40000400 	.word	0x40000400
 8006434:	40000800 	.word	0x40000800
 8006438:	40000c00 	.word	0x40000c00
 800643c:	40001400 	.word	0x40001400
 8006440:	40014400 	.word	0x40014400

08006444 <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 8006444:	b580      	push	{r7, lr}
 8006446:	b088      	sub	sp, #32
 8006448:	af00      	add	r7, sp, #0
 800644a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct;
  if(timHandle->Instance==TIM2)
 800644c:	687b      	ldr	r3, [r7, #4]
 800644e:	681b      	ldr	r3, [r3, #0]
 8006450:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006454:	d110      	bne.n	8006478 <HAL_TIM_MspPostInit+0x34>

  /* USER CODE END TIM2_MspPostInit 0 */
    /**TIM2 GPIO Configuration    
    PA5     ------> TIM2_CH1 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5;
 8006456:	2320      	movs	r3, #32
 8006458:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800645a:	2302      	movs	r3, #2
 800645c:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800645e:	2300      	movs	r3, #0
 8006460:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8006462:	2300      	movs	r3, #0
 8006464:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8006466:	2301      	movs	r3, #1
 8006468:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800646a:	f107 030c 	add.w	r3, r7, #12
 800646e:	4619      	mov	r1, r3
 8006470:	4838      	ldr	r0, [pc, #224]	; (8006554 <HAL_TIM_MspPostInit+0x110>)
 8006472:	f7fb fe49 	bl	8002108 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM10_MspPostInit 1 */

  /* USER CODE END TIM10_MspPostInit 1 */
  }

}
 8006476:	e068      	b.n	800654a <HAL_TIM_MspPostInit+0x106>
  else if(timHandle->Instance==TIM3)
 8006478:	687b      	ldr	r3, [r7, #4]
 800647a:	681b      	ldr	r3, [r3, #0]
 800647c:	4a36      	ldr	r2, [pc, #216]	; (8006558 <HAL_TIM_MspPostInit+0x114>)
 800647e:	4293      	cmp	r3, r2
 8006480:	d120      	bne.n	80064c4 <HAL_TIM_MspPostInit+0x80>
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_5;
 8006482:	2321      	movs	r3, #33	; 0x21
 8006484:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8006486:	2302      	movs	r3, #2
 8006488:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800648a:	2300      	movs	r3, #0
 800648c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800648e:	2300      	movs	r3, #0
 8006490:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8006492:	2302      	movs	r3, #2
 8006494:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8006496:	f107 030c 	add.w	r3, r7, #12
 800649a:	4619      	mov	r1, r3
 800649c:	482f      	ldr	r0, [pc, #188]	; (800655c <HAL_TIM_MspPostInit+0x118>)
 800649e:	f7fb fe33 	bl	8002108 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_6;
 80064a2:	2340      	movs	r3, #64	; 0x40
 80064a4:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80064a6:	2302      	movs	r3, #2
 80064a8:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80064aa:	2300      	movs	r3, #0
 80064ac:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80064ae:	2300      	movs	r3, #0
 80064b0:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 80064b2:	2302      	movs	r3, #2
 80064b4:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80064b6:	f107 030c 	add.w	r3, r7, #12
 80064ba:	4619      	mov	r1, r3
 80064bc:	4828      	ldr	r0, [pc, #160]	; (8006560 <HAL_TIM_MspPostInit+0x11c>)
 80064be:	f7fb fe23 	bl	8002108 <HAL_GPIO_Init>
}
 80064c2:	e042      	b.n	800654a <HAL_TIM_MspPostInit+0x106>
  else if(timHandle->Instance==TIM4)
 80064c4:	687b      	ldr	r3, [r7, #4]
 80064c6:	681b      	ldr	r3, [r3, #0]
 80064c8:	4a26      	ldr	r2, [pc, #152]	; (8006564 <HAL_TIM_MspPostInit+0x120>)
 80064ca:	4293      	cmp	r3, r2
 80064cc:	d111      	bne.n	80064f2 <HAL_TIM_MspPostInit+0xae>
    GPIO_InitStruct.Pin = GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_14;
 80064ce:	f44f 43e0 	mov.w	r3, #28672	; 0x7000
 80064d2:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80064d4:	2302      	movs	r3, #2
 80064d6:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80064d8:	2300      	movs	r3, #0
 80064da:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80064dc:	2300      	movs	r3, #0
 80064de:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM4;
 80064e0:	2302      	movs	r3, #2
 80064e2:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80064e4:	f107 030c 	add.w	r3, r7, #12
 80064e8:	4619      	mov	r1, r3
 80064ea:	481f      	ldr	r0, [pc, #124]	; (8006568 <HAL_TIM_MspPostInit+0x124>)
 80064ec:	f7fb fe0c 	bl	8002108 <HAL_GPIO_Init>
}
 80064f0:	e02b      	b.n	800654a <HAL_TIM_MspPostInit+0x106>
  else if(timHandle->Instance==TIM5)
 80064f2:	687b      	ldr	r3, [r7, #4]
 80064f4:	681b      	ldr	r3, [r3, #0]
 80064f6:	4a1d      	ldr	r2, [pc, #116]	; (800656c <HAL_TIM_MspPostInit+0x128>)
 80064f8:	4293      	cmp	r3, r2
 80064fa:	d110      	bne.n	800651e <HAL_TIM_MspPostInit+0xda>
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_3;
 80064fc:	2309      	movs	r3, #9
 80064fe:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8006500:	2302      	movs	r3, #2
 8006502:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8006504:	2300      	movs	r3, #0
 8006506:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8006508:	2300      	movs	r3, #0
 800650a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM5;
 800650c:	2302      	movs	r3, #2
 800650e:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8006510:	f107 030c 	add.w	r3, r7, #12
 8006514:	4619      	mov	r1, r3
 8006516:	480f      	ldr	r0, [pc, #60]	; (8006554 <HAL_TIM_MspPostInit+0x110>)
 8006518:	f7fb fdf6 	bl	8002108 <HAL_GPIO_Init>
}
 800651c:	e015      	b.n	800654a <HAL_TIM_MspPostInit+0x106>
  else if(timHandle->Instance==TIM10)
 800651e:	687b      	ldr	r3, [r7, #4]
 8006520:	681b      	ldr	r3, [r3, #0]
 8006522:	4a13      	ldr	r2, [pc, #76]	; (8006570 <HAL_TIM_MspPostInit+0x12c>)
 8006524:	4293      	cmp	r3, r2
 8006526:	d110      	bne.n	800654a <HAL_TIM_MspPostInit+0x106>
    GPIO_InitStruct.Pin = GPIO_PIN_8;
 8006528:	f44f 7380 	mov.w	r3, #256	; 0x100
 800652c:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800652e:	2302      	movs	r3, #2
 8006530:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8006532:	2300      	movs	r3, #0
 8006534:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8006536:	2300      	movs	r3, #0
 8006538:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF3_TIM10;
 800653a:	2303      	movs	r3, #3
 800653c:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800653e:	f107 030c 	add.w	r3, r7, #12
 8006542:	4619      	mov	r1, r3
 8006544:	4805      	ldr	r0, [pc, #20]	; (800655c <HAL_TIM_MspPostInit+0x118>)
 8006546:	f7fb fddf 	bl	8002108 <HAL_GPIO_Init>
}
 800654a:	bf00      	nop
 800654c:	3720      	adds	r7, #32
 800654e:	46bd      	mov	sp, r7
 8006550:	bd80      	pop	{r7, pc}
 8006552:	bf00      	nop
 8006554:	40020000 	.word	0x40020000
 8006558:	40000400 	.word	0x40000400
 800655c:	40020400 	.word	0x40020400
 8006560:	40020800 	.word	0x40020800
 8006564:	40000800 	.word	0x40000800
 8006568:	40020c00 	.word	0x40020c00
 800656c:	40000c00 	.word	0x40000c00
 8006570:	40014400 	.word	0x40014400

08006574 <MX_USART3_UART_Init>:
UART_HandleTypeDef huart3;

/* USART3 init function */

void MX_USART3_UART_Init(void)
{
 8006574:	b580      	push	{r7, lr}
 8006576:	af00      	add	r7, sp, #0

  huart3.Instance = USART3;
 8006578:	4b12      	ldr	r3, [pc, #72]	; (80065c4 <MX_USART3_UART_Init+0x50>)
 800657a:	4a13      	ldr	r2, [pc, #76]	; (80065c8 <MX_USART3_UART_Init+0x54>)
 800657c:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 800657e:	4b11      	ldr	r3, [pc, #68]	; (80065c4 <MX_USART3_UART_Init+0x50>)
 8006580:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8006584:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 8006586:	4b0f      	ldr	r3, [pc, #60]	; (80065c4 <MX_USART3_UART_Init+0x50>)
 8006588:	2200      	movs	r2, #0
 800658a:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 800658c:	4b0d      	ldr	r3, [pc, #52]	; (80065c4 <MX_USART3_UART_Init+0x50>)
 800658e:	2200      	movs	r2, #0
 8006590:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 8006592:	4b0c      	ldr	r3, [pc, #48]	; (80065c4 <MX_USART3_UART_Init+0x50>)
 8006594:	2200      	movs	r2, #0
 8006596:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 8006598:	4b0a      	ldr	r3, [pc, #40]	; (80065c4 <MX_USART3_UART_Init+0x50>)
 800659a:	220c      	movs	r2, #12
 800659c:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800659e:	4b09      	ldr	r3, [pc, #36]	; (80065c4 <MX_USART3_UART_Init+0x50>)
 80065a0:	2200      	movs	r2, #0
 80065a2:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 80065a4:	4b07      	ldr	r3, [pc, #28]	; (80065c4 <MX_USART3_UART_Init+0x50>)
 80065a6:	2200      	movs	r2, #0
 80065a8:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart3) != HAL_OK)
 80065aa:	4806      	ldr	r0, [pc, #24]	; (80065c4 <MX_USART3_UART_Init+0x50>)
 80065ac:	f7fd fad0 	bl	8003b50 <HAL_UART_Init>
 80065b0:	4603      	mov	r3, r0
 80065b2:	2b00      	cmp	r3, #0
 80065b4:	d003      	beq.n	80065be <MX_USART3_UART_Init+0x4a>
  {
    _Error_Handler(__FILE__, __LINE__);
 80065b6:	2142      	movs	r1, #66	; 0x42
 80065b8:	4804      	ldr	r0, [pc, #16]	; (80065cc <MX_USART3_UART_Init+0x58>)
 80065ba:	f7ff fb3b 	bl	8005c34 <_Error_Handler>
  }

}
 80065be:	bf00      	nop
 80065c0:	bd80      	pop	{r7, pc}
 80065c2:	bf00      	nop
 80065c4:	20000420 	.word	0x20000420
 80065c8:	40004800 	.word	0x40004800
 80065cc:	08008828 	.word	0x08008828

080065d0 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 80065d0:	b580      	push	{r7, lr}
 80065d2:	b088      	sub	sp, #32
 80065d4:	af00      	add	r7, sp, #0
 80065d6:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct;
  if(uartHandle->Instance==USART3)
 80065d8:	687b      	ldr	r3, [r7, #4]
 80065da:	681b      	ldr	r3, [r3, #0]
 80065dc:	4a12      	ldr	r2, [pc, #72]	; (8006628 <HAL_UART_MspInit+0x58>)
 80065de:	4293      	cmp	r3, r2
 80065e0:	d11e      	bne.n	8006620 <HAL_UART_MspInit+0x50>
  {
  /* USER CODE BEGIN USART3_MspInit 0 */

  /* USER CODE END USART3_MspInit 0 */
    /* USART3 clock enable */
    __HAL_RCC_USART3_CLK_ENABLE();
 80065e2:	2300      	movs	r3, #0
 80065e4:	60bb      	str	r3, [r7, #8]
 80065e6:	4a11      	ldr	r2, [pc, #68]	; (800662c <HAL_UART_MspInit+0x5c>)
 80065e8:	4b10      	ldr	r3, [pc, #64]	; (800662c <HAL_UART_MspInit+0x5c>)
 80065ea:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80065ec:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80065f0:	6413      	str	r3, [r2, #64]	; 0x40
 80065f2:	4b0e      	ldr	r3, [pc, #56]	; (800662c <HAL_UART_MspInit+0x5c>)
 80065f4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80065f6:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80065fa:	60bb      	str	r3, [r7, #8]
 80065fc:	68bb      	ldr	r3, [r7, #8]
  
    /**USART3 GPIO Configuration    
    PD8     ------> USART3_TX
    PD9     ------> USART3_RX 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 80065fe:	f44f 7340 	mov.w	r3, #768	; 0x300
 8006602:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8006604:	2302      	movs	r3, #2
 8006606:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8006608:	2301      	movs	r3, #1
 800660a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800660c:	2303      	movs	r3, #3
 800660e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8006610:	2307      	movs	r3, #7
 8006612:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8006614:	f107 030c 	add.w	r3, r7, #12
 8006618:	4619      	mov	r1, r3
 800661a:	4805      	ldr	r0, [pc, #20]	; (8006630 <HAL_UART_MspInit+0x60>)
 800661c:	f7fb fd74 	bl	8002108 <HAL_GPIO_Init>

  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }
}
 8006620:	bf00      	nop
 8006622:	3720      	adds	r7, #32
 8006624:	46bd      	mov	sp, r7
 8006626:	bd80      	pop	{r7, pc}
 8006628:	40004800 	.word	0x40004800
 800662c:	40023800 	.word	0x40023800
 8006630:	40020c00 	.word	0x40020c00

08006634 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 8006634:	f8df d034 	ldr.w	sp, [pc, #52]	; 800666c <LoopFillZerobss+0x14>

/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
 8006638:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 800663a:	e003      	b.n	8006644 <LoopCopyDataInit>

0800663c <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 800663c:	4b0c      	ldr	r3, [pc, #48]	; (8006670 <LoopFillZerobss+0x18>)
  ldr  r3, [r3, r1]
 800663e:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 8006640:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 8006642:	3104      	adds	r1, #4

08006644 <LoopCopyDataInit>:
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 8006644:	480b      	ldr	r0, [pc, #44]	; (8006674 <LoopFillZerobss+0x1c>)
  ldr  r3, =_edata
 8006646:	4b0c      	ldr	r3, [pc, #48]	; (8006678 <LoopFillZerobss+0x20>)
  adds  r2, r0, r1
 8006648:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 800664a:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 800664c:	d3f6      	bcc.n	800663c <CopyDataInit>
  ldr  r2, =_sbss
 800664e:	4a0b      	ldr	r2, [pc, #44]	; (800667c <LoopFillZerobss+0x24>)
  b  LoopFillZerobss
 8006650:	e002      	b.n	8006658 <LoopFillZerobss>

08006652 <FillZerobss>:
/* Zero fill the bss segment. */  
FillZerobss:
  movs  r3, #0
 8006652:	2300      	movs	r3, #0
  str  r3, [r2], #4
 8006654:	f842 3b04 	str.w	r3, [r2], #4

08006658 <LoopFillZerobss>:
    
LoopFillZerobss:
  ldr  r3, = _ebss
 8006658:	4b09      	ldr	r3, [pc, #36]	; (8006680 <LoopFillZerobss+0x28>)
  cmp  r2, r3
 800665a:	429a      	cmp	r2, r3
  bcc  FillZerobss
 800665c:	d3f9      	bcc.n	8006652 <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 800665e:	f7ff fba9 	bl	8005db4 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8006662:	f000 f811 	bl	8006688 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8006666:	f7ff f901 	bl	800586c <main>
  bx  lr    
 800666a:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 800666c:	20020000 	.word	0x20020000
  ldr  r3, =_sidata
 8006670:	08008ac8 	.word	0x08008ac8
  ldr  r0, =_sdata
 8006674:	20000000 	.word	0x20000000
  ldr  r3, =_edata
 8006678:	200001dc 	.word	0x200001dc
  ldr  r2, =_sbss
 800667c:	200001dc 	.word	0x200001dc
  ldr  r3, = _ebss
 8006680:	20000464 	.word	0x20000464

08006684 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8006684:	e7fe      	b.n	8006684 <ADC_IRQHandler>
	...

08006688 <__libc_init_array>:
 8006688:	b570      	push	{r4, r5, r6, lr}
 800668a:	4e0d      	ldr	r6, [pc, #52]	; (80066c0 <__libc_init_array+0x38>)
 800668c:	4c0d      	ldr	r4, [pc, #52]	; (80066c4 <__libc_init_array+0x3c>)
 800668e:	1ba4      	subs	r4, r4, r6
 8006690:	10a4      	asrs	r4, r4, #2
 8006692:	2500      	movs	r5, #0
 8006694:	42a5      	cmp	r5, r4
 8006696:	d109      	bne.n	80066ac <__libc_init_array+0x24>
 8006698:	4e0b      	ldr	r6, [pc, #44]	; (80066c8 <__libc_init_array+0x40>)
 800669a:	4c0c      	ldr	r4, [pc, #48]	; (80066cc <__libc_init_array+0x44>)
 800669c:	f002 f88e 	bl	80087bc <_init>
 80066a0:	1ba4      	subs	r4, r4, r6
 80066a2:	10a4      	asrs	r4, r4, #2
 80066a4:	2500      	movs	r5, #0
 80066a6:	42a5      	cmp	r5, r4
 80066a8:	d105      	bne.n	80066b6 <__libc_init_array+0x2e>
 80066aa:	bd70      	pop	{r4, r5, r6, pc}
 80066ac:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 80066b0:	4798      	blx	r3
 80066b2:	3501      	adds	r5, #1
 80066b4:	e7ee      	b.n	8006694 <__libc_init_array+0xc>
 80066b6:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 80066ba:	4798      	blx	r3
 80066bc:	3501      	adds	r5, #1
 80066be:	e7f2      	b.n	80066a6 <__libc_init_array+0x1e>
 80066c0:	08008ac0 	.word	0x08008ac0
 80066c4:	08008ac0 	.word	0x08008ac0
 80066c8:	08008ac0 	.word	0x08008ac0
 80066cc:	08008ac4 	.word	0x08008ac4

080066d0 <__cvt>:
 80066d0:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80066d4:	ec55 4b10 	vmov	r4, r5, d0
 80066d8:	9f0d      	ldr	r7, [sp, #52]	; 0x34
 80066da:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 80066de:	2d00      	cmp	r5, #0
 80066e0:	460e      	mov	r6, r1
 80066e2:	4691      	mov	r9, r2
 80066e4:	4619      	mov	r1, r3
 80066e6:	bfb8      	it	lt
 80066e8:	4622      	movlt	r2, r4
 80066ea:	462b      	mov	r3, r5
 80066ec:	f027 0720 	bic.w	r7, r7, #32
 80066f0:	bfbb      	ittet	lt
 80066f2:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 80066f6:	461d      	movlt	r5, r3
 80066f8:	2300      	movge	r3, #0
 80066fa:	232d      	movlt	r3, #45	; 0x2d
 80066fc:	bfb8      	it	lt
 80066fe:	4614      	movlt	r4, r2
 8006700:	2f46      	cmp	r7, #70	; 0x46
 8006702:	700b      	strb	r3, [r1, #0]
 8006704:	d004      	beq.n	8006710 <__cvt+0x40>
 8006706:	2f45      	cmp	r7, #69	; 0x45
 8006708:	d100      	bne.n	800670c <__cvt+0x3c>
 800670a:	3601      	adds	r6, #1
 800670c:	2102      	movs	r1, #2
 800670e:	e000      	b.n	8006712 <__cvt+0x42>
 8006710:	2103      	movs	r1, #3
 8006712:	ab03      	add	r3, sp, #12
 8006714:	9301      	str	r3, [sp, #4]
 8006716:	ab02      	add	r3, sp, #8
 8006718:	9300      	str	r3, [sp, #0]
 800671a:	4632      	mov	r2, r6
 800671c:	4653      	mov	r3, sl
 800671e:	ec45 4b10 	vmov	d0, r4, r5
 8006722:	f000 fcf1 	bl	8007108 <_dtoa_r>
 8006726:	2f47      	cmp	r7, #71	; 0x47
 8006728:	4680      	mov	r8, r0
 800672a:	d102      	bne.n	8006732 <__cvt+0x62>
 800672c:	f019 0f01 	tst.w	r9, #1
 8006730:	d026      	beq.n	8006780 <__cvt+0xb0>
 8006732:	2f46      	cmp	r7, #70	; 0x46
 8006734:	eb08 0906 	add.w	r9, r8, r6
 8006738:	d111      	bne.n	800675e <__cvt+0x8e>
 800673a:	f898 3000 	ldrb.w	r3, [r8]
 800673e:	2b30      	cmp	r3, #48	; 0x30
 8006740:	d10a      	bne.n	8006758 <__cvt+0x88>
 8006742:	2200      	movs	r2, #0
 8006744:	2300      	movs	r3, #0
 8006746:	4620      	mov	r0, r4
 8006748:	4629      	mov	r1, r5
 800674a:	f7fa f9b9 	bl	8000ac0 <__aeabi_dcmpeq>
 800674e:	b918      	cbnz	r0, 8006758 <__cvt+0x88>
 8006750:	f1c6 0601 	rsb	r6, r6, #1
 8006754:	f8ca 6000 	str.w	r6, [sl]
 8006758:	f8da 3000 	ldr.w	r3, [sl]
 800675c:	4499      	add	r9, r3
 800675e:	2200      	movs	r2, #0
 8006760:	2300      	movs	r3, #0
 8006762:	4620      	mov	r0, r4
 8006764:	4629      	mov	r1, r5
 8006766:	f7fa f9ab 	bl	8000ac0 <__aeabi_dcmpeq>
 800676a:	b938      	cbnz	r0, 800677c <__cvt+0xac>
 800676c:	2230      	movs	r2, #48	; 0x30
 800676e:	9b03      	ldr	r3, [sp, #12]
 8006770:	4599      	cmp	r9, r3
 8006772:	d905      	bls.n	8006780 <__cvt+0xb0>
 8006774:	1c59      	adds	r1, r3, #1
 8006776:	9103      	str	r1, [sp, #12]
 8006778:	701a      	strb	r2, [r3, #0]
 800677a:	e7f8      	b.n	800676e <__cvt+0x9e>
 800677c:	f8cd 900c 	str.w	r9, [sp, #12]
 8006780:	9b03      	ldr	r3, [sp, #12]
 8006782:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8006784:	eba3 0308 	sub.w	r3, r3, r8
 8006788:	4640      	mov	r0, r8
 800678a:	6013      	str	r3, [r2, #0]
 800678c:	b004      	add	sp, #16
 800678e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}

08006792 <__exponent>:
 8006792:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8006794:	4603      	mov	r3, r0
 8006796:	2900      	cmp	r1, #0
 8006798:	bfb8      	it	lt
 800679a:	4249      	neglt	r1, r1
 800679c:	f803 2b02 	strb.w	r2, [r3], #2
 80067a0:	bfb4      	ite	lt
 80067a2:	222d      	movlt	r2, #45	; 0x2d
 80067a4:	222b      	movge	r2, #43	; 0x2b
 80067a6:	2909      	cmp	r1, #9
 80067a8:	7042      	strb	r2, [r0, #1]
 80067aa:	dd20      	ble.n	80067ee <__exponent+0x5c>
 80067ac:	f10d 0207 	add.w	r2, sp, #7
 80067b0:	4617      	mov	r7, r2
 80067b2:	260a      	movs	r6, #10
 80067b4:	fb91 f5f6 	sdiv	r5, r1, r6
 80067b8:	fb06 1115 	mls	r1, r6, r5, r1
 80067bc:	3130      	adds	r1, #48	; 0x30
 80067be:	2d09      	cmp	r5, #9
 80067c0:	f802 1c01 	strb.w	r1, [r2, #-1]
 80067c4:	f102 34ff 	add.w	r4, r2, #4294967295
 80067c8:	4629      	mov	r1, r5
 80067ca:	dc09      	bgt.n	80067e0 <__exponent+0x4e>
 80067cc:	3130      	adds	r1, #48	; 0x30
 80067ce:	3a02      	subs	r2, #2
 80067d0:	f804 1c01 	strb.w	r1, [r4, #-1]
 80067d4:	42ba      	cmp	r2, r7
 80067d6:	461c      	mov	r4, r3
 80067d8:	d304      	bcc.n	80067e4 <__exponent+0x52>
 80067da:	1a20      	subs	r0, r4, r0
 80067dc:	b003      	add	sp, #12
 80067de:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80067e0:	4622      	mov	r2, r4
 80067e2:	e7e7      	b.n	80067b4 <__exponent+0x22>
 80067e4:	f812 1b01 	ldrb.w	r1, [r2], #1
 80067e8:	f803 1b01 	strb.w	r1, [r3], #1
 80067ec:	e7f2      	b.n	80067d4 <__exponent+0x42>
 80067ee:	2230      	movs	r2, #48	; 0x30
 80067f0:	461c      	mov	r4, r3
 80067f2:	4411      	add	r1, r2
 80067f4:	f804 2b02 	strb.w	r2, [r4], #2
 80067f8:	7059      	strb	r1, [r3, #1]
 80067fa:	e7ee      	b.n	80067da <__exponent+0x48>

080067fc <_printf_float>:
 80067fc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006800:	b08d      	sub	sp, #52	; 0x34
 8006802:	460c      	mov	r4, r1
 8006804:	f8dd 8058 	ldr.w	r8, [sp, #88]	; 0x58
 8006808:	4616      	mov	r6, r2
 800680a:	461f      	mov	r7, r3
 800680c:	4605      	mov	r5, r0
 800680e:	f001 fa49 	bl	8007ca4 <_localeconv_r>
 8006812:	6803      	ldr	r3, [r0, #0]
 8006814:	9304      	str	r3, [sp, #16]
 8006816:	4618      	mov	r0, r3
 8006818:	f7f9 fcda 	bl	80001d0 <strlen>
 800681c:	2300      	movs	r3, #0
 800681e:	930a      	str	r3, [sp, #40]	; 0x28
 8006820:	f8d8 3000 	ldr.w	r3, [r8]
 8006824:	9005      	str	r0, [sp, #20]
 8006826:	3307      	adds	r3, #7
 8006828:	f023 0307 	bic.w	r3, r3, #7
 800682c:	f103 0208 	add.w	r2, r3, #8
 8006830:	f894 a018 	ldrb.w	sl, [r4, #24]
 8006834:	f8d4 b000 	ldr.w	fp, [r4]
 8006838:	f8c8 2000 	str.w	r2, [r8]
 800683c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006840:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 8006844:	e9d4 8912 	ldrd	r8, r9, [r4, #72]	; 0x48
 8006848:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 800684c:	9307      	str	r3, [sp, #28]
 800684e:	f8cd 8018 	str.w	r8, [sp, #24]
 8006852:	f04f 32ff 	mov.w	r2, #4294967295
 8006856:	4ba5      	ldr	r3, [pc, #660]	; (8006aec <_printf_float+0x2f0>)
 8006858:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800685c:	f7fa f962 	bl	8000b24 <__aeabi_dcmpun>
 8006860:	2800      	cmp	r0, #0
 8006862:	f040 81fb 	bne.w	8006c5c <_printf_float+0x460>
 8006866:	f04f 32ff 	mov.w	r2, #4294967295
 800686a:	4ba0      	ldr	r3, [pc, #640]	; (8006aec <_printf_float+0x2f0>)
 800686c:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8006870:	f7fa f93a 	bl	8000ae8 <__aeabi_dcmple>
 8006874:	2800      	cmp	r0, #0
 8006876:	f040 81f1 	bne.w	8006c5c <_printf_float+0x460>
 800687a:	2200      	movs	r2, #0
 800687c:	2300      	movs	r3, #0
 800687e:	4640      	mov	r0, r8
 8006880:	4649      	mov	r1, r9
 8006882:	f7fa f927 	bl	8000ad4 <__aeabi_dcmplt>
 8006886:	b110      	cbz	r0, 800688e <_printf_float+0x92>
 8006888:	232d      	movs	r3, #45	; 0x2d
 800688a:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800688e:	4b98      	ldr	r3, [pc, #608]	; (8006af0 <_printf_float+0x2f4>)
 8006890:	4a98      	ldr	r2, [pc, #608]	; (8006af4 <_printf_float+0x2f8>)
 8006892:	f1ba 0f47 	cmp.w	sl, #71	; 0x47
 8006896:	bf8c      	ite	hi
 8006898:	4690      	movhi	r8, r2
 800689a:	4698      	movls	r8, r3
 800689c:	2303      	movs	r3, #3
 800689e:	f02b 0204 	bic.w	r2, fp, #4
 80068a2:	6123      	str	r3, [r4, #16]
 80068a4:	6022      	str	r2, [r4, #0]
 80068a6:	f04f 0900 	mov.w	r9, #0
 80068aa:	9700      	str	r7, [sp, #0]
 80068ac:	4633      	mov	r3, r6
 80068ae:	aa0b      	add	r2, sp, #44	; 0x2c
 80068b0:	4621      	mov	r1, r4
 80068b2:	4628      	mov	r0, r5
 80068b4:	f000 f9e2 	bl	8006c7c <_printf_common>
 80068b8:	3001      	adds	r0, #1
 80068ba:	f040 8093 	bne.w	80069e4 <_printf_float+0x1e8>
 80068be:	f04f 30ff 	mov.w	r0, #4294967295
 80068c2:	b00d      	add	sp, #52	; 0x34
 80068c4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80068c8:	6861      	ldr	r1, [r4, #4]
 80068ca:	1c4b      	adds	r3, r1, #1
 80068cc:	f44b 6280 	orr.w	r2, fp, #1024	; 0x400
 80068d0:	d13f      	bne.n	8006952 <_printf_float+0x156>
 80068d2:	2306      	movs	r3, #6
 80068d4:	6063      	str	r3, [r4, #4]
 80068d6:	2300      	movs	r3, #0
 80068d8:	9303      	str	r3, [sp, #12]
 80068da:	ab0a      	add	r3, sp, #40	; 0x28
 80068dc:	9302      	str	r3, [sp, #8]
 80068de:	ab09      	add	r3, sp, #36	; 0x24
 80068e0:	9300      	str	r3, [sp, #0]
 80068e2:	ec49 8b10 	vmov	d0, r8, r9
 80068e6:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 80068ea:	6022      	str	r2, [r4, #0]
 80068ec:	f8cd a004 	str.w	sl, [sp, #4]
 80068f0:	6861      	ldr	r1, [r4, #4]
 80068f2:	4628      	mov	r0, r5
 80068f4:	f7ff feec 	bl	80066d0 <__cvt>
 80068f8:	f00a 03df 	and.w	r3, sl, #223	; 0xdf
 80068fc:	2b47      	cmp	r3, #71	; 0x47
 80068fe:	4680      	mov	r8, r0
 8006900:	d109      	bne.n	8006916 <_printf_float+0x11a>
 8006902:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006904:	1cd8      	adds	r0, r3, #3
 8006906:	db02      	blt.n	800690e <_printf_float+0x112>
 8006908:	6862      	ldr	r2, [r4, #4]
 800690a:	4293      	cmp	r3, r2
 800690c:	dd57      	ble.n	80069be <_printf_float+0x1c2>
 800690e:	f1aa 0a02 	sub.w	sl, sl, #2
 8006912:	fa5f fa8a 	uxtb.w	sl, sl
 8006916:	f1ba 0f65 	cmp.w	sl, #101	; 0x65
 800691a:	9909      	ldr	r1, [sp, #36]	; 0x24
 800691c:	d834      	bhi.n	8006988 <_printf_float+0x18c>
 800691e:	3901      	subs	r1, #1
 8006920:	4652      	mov	r2, sl
 8006922:	f104 0050 	add.w	r0, r4, #80	; 0x50
 8006926:	9109      	str	r1, [sp, #36]	; 0x24
 8006928:	f7ff ff33 	bl	8006792 <__exponent>
 800692c:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800692e:	1883      	adds	r3, r0, r2
 8006930:	2a01      	cmp	r2, #1
 8006932:	4681      	mov	r9, r0
 8006934:	6123      	str	r3, [r4, #16]
 8006936:	dc02      	bgt.n	800693e <_printf_float+0x142>
 8006938:	6822      	ldr	r2, [r4, #0]
 800693a:	07d1      	lsls	r1, r2, #31
 800693c:	d501      	bpl.n	8006942 <_printf_float+0x146>
 800693e:	3301      	adds	r3, #1
 8006940:	6123      	str	r3, [r4, #16]
 8006942:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 8006946:	2b00      	cmp	r3, #0
 8006948:	d0af      	beq.n	80068aa <_printf_float+0xae>
 800694a:	232d      	movs	r3, #45	; 0x2d
 800694c:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8006950:	e7ab      	b.n	80068aa <_printf_float+0xae>
 8006952:	f1ba 0f67 	cmp.w	sl, #103	; 0x67
 8006956:	d002      	beq.n	800695e <_printf_float+0x162>
 8006958:	f1ba 0f47 	cmp.w	sl, #71	; 0x47
 800695c:	d1bb      	bne.n	80068d6 <_printf_float+0xda>
 800695e:	b189      	cbz	r1, 8006984 <_printf_float+0x188>
 8006960:	2300      	movs	r3, #0
 8006962:	9303      	str	r3, [sp, #12]
 8006964:	ab0a      	add	r3, sp, #40	; 0x28
 8006966:	9302      	str	r3, [sp, #8]
 8006968:	ab09      	add	r3, sp, #36	; 0x24
 800696a:	9300      	str	r3, [sp, #0]
 800696c:	ec49 8b10 	vmov	d0, r8, r9
 8006970:	6022      	str	r2, [r4, #0]
 8006972:	f8cd a004 	str.w	sl, [sp, #4]
 8006976:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 800697a:	4628      	mov	r0, r5
 800697c:	f7ff fea8 	bl	80066d0 <__cvt>
 8006980:	4680      	mov	r8, r0
 8006982:	e7be      	b.n	8006902 <_printf_float+0x106>
 8006984:	2301      	movs	r3, #1
 8006986:	e7a5      	b.n	80068d4 <_printf_float+0xd8>
 8006988:	f1ba 0f66 	cmp.w	sl, #102	; 0x66
 800698c:	d119      	bne.n	80069c2 <_printf_float+0x1c6>
 800698e:	2900      	cmp	r1, #0
 8006990:	6863      	ldr	r3, [r4, #4]
 8006992:	dd0c      	ble.n	80069ae <_printf_float+0x1b2>
 8006994:	6121      	str	r1, [r4, #16]
 8006996:	b913      	cbnz	r3, 800699e <_printf_float+0x1a2>
 8006998:	6822      	ldr	r2, [r4, #0]
 800699a:	07d2      	lsls	r2, r2, #31
 800699c:	d502      	bpl.n	80069a4 <_printf_float+0x1a8>
 800699e:	3301      	adds	r3, #1
 80069a0:	440b      	add	r3, r1
 80069a2:	6123      	str	r3, [r4, #16]
 80069a4:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80069a6:	65a3      	str	r3, [r4, #88]	; 0x58
 80069a8:	f04f 0900 	mov.w	r9, #0
 80069ac:	e7c9      	b.n	8006942 <_printf_float+0x146>
 80069ae:	b913      	cbnz	r3, 80069b6 <_printf_float+0x1ba>
 80069b0:	6822      	ldr	r2, [r4, #0]
 80069b2:	07d0      	lsls	r0, r2, #31
 80069b4:	d501      	bpl.n	80069ba <_printf_float+0x1be>
 80069b6:	3302      	adds	r3, #2
 80069b8:	e7f3      	b.n	80069a2 <_printf_float+0x1a6>
 80069ba:	2301      	movs	r3, #1
 80069bc:	e7f1      	b.n	80069a2 <_printf_float+0x1a6>
 80069be:	f04f 0a67 	mov.w	sl, #103	; 0x67
 80069c2:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80069c4:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80069c6:	4293      	cmp	r3, r2
 80069c8:	db05      	blt.n	80069d6 <_printf_float+0x1da>
 80069ca:	6822      	ldr	r2, [r4, #0]
 80069cc:	6123      	str	r3, [r4, #16]
 80069ce:	07d1      	lsls	r1, r2, #31
 80069d0:	d5e8      	bpl.n	80069a4 <_printf_float+0x1a8>
 80069d2:	3301      	adds	r3, #1
 80069d4:	e7e5      	b.n	80069a2 <_printf_float+0x1a6>
 80069d6:	2b00      	cmp	r3, #0
 80069d8:	bfd4      	ite	le
 80069da:	f1c3 0302 	rsble	r3, r3, #2
 80069de:	2301      	movgt	r3, #1
 80069e0:	4413      	add	r3, r2
 80069e2:	e7de      	b.n	80069a2 <_printf_float+0x1a6>
 80069e4:	6823      	ldr	r3, [r4, #0]
 80069e6:	055a      	lsls	r2, r3, #21
 80069e8:	d407      	bmi.n	80069fa <_printf_float+0x1fe>
 80069ea:	6923      	ldr	r3, [r4, #16]
 80069ec:	4642      	mov	r2, r8
 80069ee:	4631      	mov	r1, r6
 80069f0:	4628      	mov	r0, r5
 80069f2:	47b8      	blx	r7
 80069f4:	3001      	adds	r0, #1
 80069f6:	d12b      	bne.n	8006a50 <_printf_float+0x254>
 80069f8:	e761      	b.n	80068be <_printf_float+0xc2>
 80069fa:	f1ba 0f65 	cmp.w	sl, #101	; 0x65
 80069fe:	f240 80e2 	bls.w	8006bc6 <_printf_float+0x3ca>
 8006a02:	2200      	movs	r2, #0
 8006a04:	2300      	movs	r3, #0
 8006a06:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8006a0a:	f7fa f859 	bl	8000ac0 <__aeabi_dcmpeq>
 8006a0e:	2800      	cmp	r0, #0
 8006a10:	d03c      	beq.n	8006a8c <_printf_float+0x290>
 8006a12:	2301      	movs	r3, #1
 8006a14:	4a38      	ldr	r2, [pc, #224]	; (8006af8 <_printf_float+0x2fc>)
 8006a16:	4631      	mov	r1, r6
 8006a18:	4628      	mov	r0, r5
 8006a1a:	47b8      	blx	r7
 8006a1c:	3001      	adds	r0, #1
 8006a1e:	f43f af4e 	beq.w	80068be <_printf_float+0xc2>
 8006a22:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006a24:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8006a26:	429a      	cmp	r2, r3
 8006a28:	db02      	blt.n	8006a30 <_printf_float+0x234>
 8006a2a:	6823      	ldr	r3, [r4, #0]
 8006a2c:	07d8      	lsls	r0, r3, #31
 8006a2e:	d50f      	bpl.n	8006a50 <_printf_float+0x254>
 8006a30:	9b05      	ldr	r3, [sp, #20]
 8006a32:	9a04      	ldr	r2, [sp, #16]
 8006a34:	4631      	mov	r1, r6
 8006a36:	4628      	mov	r0, r5
 8006a38:	47b8      	blx	r7
 8006a3a:	3001      	adds	r0, #1
 8006a3c:	f43f af3f 	beq.w	80068be <_printf_float+0xc2>
 8006a40:	f04f 0800 	mov.w	r8, #0
 8006a44:	f104 091a 	add.w	r9, r4, #26
 8006a48:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006a4a:	3b01      	subs	r3, #1
 8006a4c:	4598      	cmp	r8, r3
 8006a4e:	db12      	blt.n	8006a76 <_printf_float+0x27a>
 8006a50:	6823      	ldr	r3, [r4, #0]
 8006a52:	079b      	lsls	r3, r3, #30
 8006a54:	d509      	bpl.n	8006a6a <_printf_float+0x26e>
 8006a56:	f04f 0800 	mov.w	r8, #0
 8006a5a:	f104 0919 	add.w	r9, r4, #25
 8006a5e:	68e3      	ldr	r3, [r4, #12]
 8006a60:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8006a62:	1a9b      	subs	r3, r3, r2
 8006a64:	4598      	cmp	r8, r3
 8006a66:	f2c0 80ee 	blt.w	8006c46 <_printf_float+0x44a>
 8006a6a:	68e0      	ldr	r0, [r4, #12]
 8006a6c:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8006a6e:	4298      	cmp	r0, r3
 8006a70:	bfb8      	it	lt
 8006a72:	4618      	movlt	r0, r3
 8006a74:	e725      	b.n	80068c2 <_printf_float+0xc6>
 8006a76:	2301      	movs	r3, #1
 8006a78:	464a      	mov	r2, r9
 8006a7a:	4631      	mov	r1, r6
 8006a7c:	4628      	mov	r0, r5
 8006a7e:	47b8      	blx	r7
 8006a80:	3001      	adds	r0, #1
 8006a82:	f43f af1c 	beq.w	80068be <_printf_float+0xc2>
 8006a86:	f108 0801 	add.w	r8, r8, #1
 8006a8a:	e7dd      	b.n	8006a48 <_printf_float+0x24c>
 8006a8c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006a8e:	2b00      	cmp	r3, #0
 8006a90:	dc34      	bgt.n	8006afc <_printf_float+0x300>
 8006a92:	2301      	movs	r3, #1
 8006a94:	4a18      	ldr	r2, [pc, #96]	; (8006af8 <_printf_float+0x2fc>)
 8006a96:	4631      	mov	r1, r6
 8006a98:	4628      	mov	r0, r5
 8006a9a:	47b8      	blx	r7
 8006a9c:	3001      	adds	r0, #1
 8006a9e:	f43f af0e 	beq.w	80068be <_printf_float+0xc2>
 8006aa2:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006aa4:	b923      	cbnz	r3, 8006ab0 <_printf_float+0x2b4>
 8006aa6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006aa8:	b913      	cbnz	r3, 8006ab0 <_printf_float+0x2b4>
 8006aaa:	6823      	ldr	r3, [r4, #0]
 8006aac:	07d9      	lsls	r1, r3, #31
 8006aae:	d5cf      	bpl.n	8006a50 <_printf_float+0x254>
 8006ab0:	9b05      	ldr	r3, [sp, #20]
 8006ab2:	9a04      	ldr	r2, [sp, #16]
 8006ab4:	4631      	mov	r1, r6
 8006ab6:	4628      	mov	r0, r5
 8006ab8:	47b8      	blx	r7
 8006aba:	3001      	adds	r0, #1
 8006abc:	f43f aeff 	beq.w	80068be <_printf_float+0xc2>
 8006ac0:	f04f 0900 	mov.w	r9, #0
 8006ac4:	f104 0a1a 	add.w	sl, r4, #26
 8006ac8:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006aca:	425b      	negs	r3, r3
 8006acc:	4599      	cmp	r9, r3
 8006ace:	db01      	blt.n	8006ad4 <_printf_float+0x2d8>
 8006ad0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006ad2:	e78b      	b.n	80069ec <_printf_float+0x1f0>
 8006ad4:	2301      	movs	r3, #1
 8006ad6:	4652      	mov	r2, sl
 8006ad8:	4631      	mov	r1, r6
 8006ada:	4628      	mov	r0, r5
 8006adc:	47b8      	blx	r7
 8006ade:	3001      	adds	r0, #1
 8006ae0:	f43f aeed 	beq.w	80068be <_printf_float+0xc2>
 8006ae4:	f109 0901 	add.w	r9, r9, #1
 8006ae8:	e7ee      	b.n	8006ac8 <_printf_float+0x2cc>
 8006aea:	bf00      	nop
 8006aec:	7fefffff 	.word	0x7fefffff
 8006af0:	08008858 	.word	0x08008858
 8006af4:	0800885c 	.word	0x0800885c
 8006af8:	08008868 	.word	0x08008868
 8006afc:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8006afe:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8006b00:	429a      	cmp	r2, r3
 8006b02:	bfa8      	it	ge
 8006b04:	461a      	movge	r2, r3
 8006b06:	2a00      	cmp	r2, #0
 8006b08:	4691      	mov	r9, r2
 8006b0a:	dc38      	bgt.n	8006b7e <_printf_float+0x382>
 8006b0c:	f104 031a 	add.w	r3, r4, #26
 8006b10:	f04f 0b00 	mov.w	fp, #0
 8006b14:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8006b18:	9306      	str	r3, [sp, #24]
 8006b1a:	f8d4 a058 	ldr.w	sl, [r4, #88]	; 0x58
 8006b1e:	ebaa 0309 	sub.w	r3, sl, r9
 8006b22:	459b      	cmp	fp, r3
 8006b24:	db33      	blt.n	8006b8e <_printf_float+0x392>
 8006b26:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006b28:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8006b2a:	429a      	cmp	r2, r3
 8006b2c:	db3a      	blt.n	8006ba4 <_printf_float+0x3a8>
 8006b2e:	6823      	ldr	r3, [r4, #0]
 8006b30:	07da      	lsls	r2, r3, #31
 8006b32:	d437      	bmi.n	8006ba4 <_printf_float+0x3a8>
 8006b34:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006b36:	9909      	ldr	r1, [sp, #36]	; 0x24
 8006b38:	eba3 020a 	sub.w	r2, r3, sl
 8006b3c:	eba3 0901 	sub.w	r9, r3, r1
 8006b40:	4591      	cmp	r9, r2
 8006b42:	bfa8      	it	ge
 8006b44:	4691      	movge	r9, r2
 8006b46:	f1b9 0f00 	cmp.w	r9, #0
 8006b4a:	dc33      	bgt.n	8006bb4 <_printf_float+0x3b8>
 8006b4c:	f04f 0800 	mov.w	r8, #0
 8006b50:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8006b54:	f104 0a1a 	add.w	sl, r4, #26
 8006b58:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8006b5a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006b5c:	1a9b      	subs	r3, r3, r2
 8006b5e:	eba3 0309 	sub.w	r3, r3, r9
 8006b62:	4598      	cmp	r8, r3
 8006b64:	f6bf af74 	bge.w	8006a50 <_printf_float+0x254>
 8006b68:	2301      	movs	r3, #1
 8006b6a:	4652      	mov	r2, sl
 8006b6c:	4631      	mov	r1, r6
 8006b6e:	4628      	mov	r0, r5
 8006b70:	47b8      	blx	r7
 8006b72:	3001      	adds	r0, #1
 8006b74:	f43f aea3 	beq.w	80068be <_printf_float+0xc2>
 8006b78:	f108 0801 	add.w	r8, r8, #1
 8006b7c:	e7ec      	b.n	8006b58 <_printf_float+0x35c>
 8006b7e:	4613      	mov	r3, r2
 8006b80:	4631      	mov	r1, r6
 8006b82:	4642      	mov	r2, r8
 8006b84:	4628      	mov	r0, r5
 8006b86:	47b8      	blx	r7
 8006b88:	3001      	adds	r0, #1
 8006b8a:	d1bf      	bne.n	8006b0c <_printf_float+0x310>
 8006b8c:	e697      	b.n	80068be <_printf_float+0xc2>
 8006b8e:	2301      	movs	r3, #1
 8006b90:	9a06      	ldr	r2, [sp, #24]
 8006b92:	4631      	mov	r1, r6
 8006b94:	4628      	mov	r0, r5
 8006b96:	47b8      	blx	r7
 8006b98:	3001      	adds	r0, #1
 8006b9a:	f43f ae90 	beq.w	80068be <_printf_float+0xc2>
 8006b9e:	f10b 0b01 	add.w	fp, fp, #1
 8006ba2:	e7ba      	b.n	8006b1a <_printf_float+0x31e>
 8006ba4:	9b05      	ldr	r3, [sp, #20]
 8006ba6:	9a04      	ldr	r2, [sp, #16]
 8006ba8:	4631      	mov	r1, r6
 8006baa:	4628      	mov	r0, r5
 8006bac:	47b8      	blx	r7
 8006bae:	3001      	adds	r0, #1
 8006bb0:	d1c0      	bne.n	8006b34 <_printf_float+0x338>
 8006bb2:	e684      	b.n	80068be <_printf_float+0xc2>
 8006bb4:	464b      	mov	r3, r9
 8006bb6:	eb08 020a 	add.w	r2, r8, sl
 8006bba:	4631      	mov	r1, r6
 8006bbc:	4628      	mov	r0, r5
 8006bbe:	47b8      	blx	r7
 8006bc0:	3001      	adds	r0, #1
 8006bc2:	d1c3      	bne.n	8006b4c <_printf_float+0x350>
 8006bc4:	e67b      	b.n	80068be <_printf_float+0xc2>
 8006bc6:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8006bc8:	2a01      	cmp	r2, #1
 8006bca:	dc01      	bgt.n	8006bd0 <_printf_float+0x3d4>
 8006bcc:	07db      	lsls	r3, r3, #31
 8006bce:	d537      	bpl.n	8006c40 <_printf_float+0x444>
 8006bd0:	2301      	movs	r3, #1
 8006bd2:	4642      	mov	r2, r8
 8006bd4:	4631      	mov	r1, r6
 8006bd6:	4628      	mov	r0, r5
 8006bd8:	47b8      	blx	r7
 8006bda:	3001      	adds	r0, #1
 8006bdc:	f43f ae6f 	beq.w	80068be <_printf_float+0xc2>
 8006be0:	9b05      	ldr	r3, [sp, #20]
 8006be2:	9a04      	ldr	r2, [sp, #16]
 8006be4:	4631      	mov	r1, r6
 8006be6:	4628      	mov	r0, r5
 8006be8:	47b8      	blx	r7
 8006bea:	3001      	adds	r0, #1
 8006bec:	f43f ae67 	beq.w	80068be <_printf_float+0xc2>
 8006bf0:	2200      	movs	r2, #0
 8006bf2:	2300      	movs	r3, #0
 8006bf4:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8006bf8:	f7f9 ff62 	bl	8000ac0 <__aeabi_dcmpeq>
 8006bfc:	b158      	cbz	r0, 8006c16 <_printf_float+0x41a>
 8006bfe:	f04f 0800 	mov.w	r8, #0
 8006c02:	f104 0a1a 	add.w	sl, r4, #26
 8006c06:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006c08:	3b01      	subs	r3, #1
 8006c0a:	4598      	cmp	r8, r3
 8006c0c:	db0d      	blt.n	8006c2a <_printf_float+0x42e>
 8006c0e:	464b      	mov	r3, r9
 8006c10:	f104 0250 	add.w	r2, r4, #80	; 0x50
 8006c14:	e6eb      	b.n	80069ee <_printf_float+0x1f2>
 8006c16:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006c18:	f108 0201 	add.w	r2, r8, #1
 8006c1c:	3b01      	subs	r3, #1
 8006c1e:	4631      	mov	r1, r6
 8006c20:	4628      	mov	r0, r5
 8006c22:	47b8      	blx	r7
 8006c24:	3001      	adds	r0, #1
 8006c26:	d1f2      	bne.n	8006c0e <_printf_float+0x412>
 8006c28:	e649      	b.n	80068be <_printf_float+0xc2>
 8006c2a:	2301      	movs	r3, #1
 8006c2c:	4652      	mov	r2, sl
 8006c2e:	4631      	mov	r1, r6
 8006c30:	4628      	mov	r0, r5
 8006c32:	47b8      	blx	r7
 8006c34:	3001      	adds	r0, #1
 8006c36:	f43f ae42 	beq.w	80068be <_printf_float+0xc2>
 8006c3a:	f108 0801 	add.w	r8, r8, #1
 8006c3e:	e7e2      	b.n	8006c06 <_printf_float+0x40a>
 8006c40:	2301      	movs	r3, #1
 8006c42:	4642      	mov	r2, r8
 8006c44:	e7eb      	b.n	8006c1e <_printf_float+0x422>
 8006c46:	2301      	movs	r3, #1
 8006c48:	464a      	mov	r2, r9
 8006c4a:	4631      	mov	r1, r6
 8006c4c:	4628      	mov	r0, r5
 8006c4e:	47b8      	blx	r7
 8006c50:	3001      	adds	r0, #1
 8006c52:	f43f ae34 	beq.w	80068be <_printf_float+0xc2>
 8006c56:	f108 0801 	add.w	r8, r8, #1
 8006c5a:	e700      	b.n	8006a5e <_printf_float+0x262>
 8006c5c:	4642      	mov	r2, r8
 8006c5e:	464b      	mov	r3, r9
 8006c60:	4640      	mov	r0, r8
 8006c62:	4649      	mov	r1, r9
 8006c64:	f7f9 ff5e 	bl	8000b24 <__aeabi_dcmpun>
 8006c68:	2800      	cmp	r0, #0
 8006c6a:	f43f ae2d 	beq.w	80068c8 <_printf_float+0xcc>
 8006c6e:	4b01      	ldr	r3, [pc, #4]	; (8006c74 <_printf_float+0x478>)
 8006c70:	4a01      	ldr	r2, [pc, #4]	; (8006c78 <_printf_float+0x47c>)
 8006c72:	e60e      	b.n	8006892 <_printf_float+0x96>
 8006c74:	08008860 	.word	0x08008860
 8006c78:	08008864 	.word	0x08008864

08006c7c <_printf_common>:
 8006c7c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006c80:	4691      	mov	r9, r2
 8006c82:	461f      	mov	r7, r3
 8006c84:	688a      	ldr	r2, [r1, #8]
 8006c86:	690b      	ldr	r3, [r1, #16]
 8006c88:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8006c8c:	4293      	cmp	r3, r2
 8006c8e:	bfb8      	it	lt
 8006c90:	4613      	movlt	r3, r2
 8006c92:	f8c9 3000 	str.w	r3, [r9]
 8006c96:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8006c9a:	4606      	mov	r6, r0
 8006c9c:	460c      	mov	r4, r1
 8006c9e:	b112      	cbz	r2, 8006ca6 <_printf_common+0x2a>
 8006ca0:	3301      	adds	r3, #1
 8006ca2:	f8c9 3000 	str.w	r3, [r9]
 8006ca6:	6823      	ldr	r3, [r4, #0]
 8006ca8:	0699      	lsls	r1, r3, #26
 8006caa:	bf42      	ittt	mi
 8006cac:	f8d9 3000 	ldrmi.w	r3, [r9]
 8006cb0:	3302      	addmi	r3, #2
 8006cb2:	f8c9 3000 	strmi.w	r3, [r9]
 8006cb6:	6825      	ldr	r5, [r4, #0]
 8006cb8:	f015 0506 	ands.w	r5, r5, #6
 8006cbc:	d107      	bne.n	8006cce <_printf_common+0x52>
 8006cbe:	f104 0a19 	add.w	sl, r4, #25
 8006cc2:	68e3      	ldr	r3, [r4, #12]
 8006cc4:	f8d9 2000 	ldr.w	r2, [r9]
 8006cc8:	1a9b      	subs	r3, r3, r2
 8006cca:	429d      	cmp	r5, r3
 8006ccc:	db29      	blt.n	8006d22 <_printf_common+0xa6>
 8006cce:	f894 3043 	ldrb.w	r3, [r4, #67]	; 0x43
 8006cd2:	6822      	ldr	r2, [r4, #0]
 8006cd4:	3300      	adds	r3, #0
 8006cd6:	bf18      	it	ne
 8006cd8:	2301      	movne	r3, #1
 8006cda:	0692      	lsls	r2, r2, #26
 8006cdc:	d42e      	bmi.n	8006d3c <_printf_common+0xc0>
 8006cde:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8006ce2:	4639      	mov	r1, r7
 8006ce4:	4630      	mov	r0, r6
 8006ce6:	47c0      	blx	r8
 8006ce8:	3001      	adds	r0, #1
 8006cea:	d021      	beq.n	8006d30 <_printf_common+0xb4>
 8006cec:	6823      	ldr	r3, [r4, #0]
 8006cee:	68e5      	ldr	r5, [r4, #12]
 8006cf0:	f8d9 2000 	ldr.w	r2, [r9]
 8006cf4:	f003 0306 	and.w	r3, r3, #6
 8006cf8:	2b04      	cmp	r3, #4
 8006cfa:	bf08      	it	eq
 8006cfc:	1aad      	subeq	r5, r5, r2
 8006cfe:	68a3      	ldr	r3, [r4, #8]
 8006d00:	6922      	ldr	r2, [r4, #16]
 8006d02:	bf0c      	ite	eq
 8006d04:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8006d08:	2500      	movne	r5, #0
 8006d0a:	4293      	cmp	r3, r2
 8006d0c:	bfc4      	itt	gt
 8006d0e:	1a9b      	subgt	r3, r3, r2
 8006d10:	18ed      	addgt	r5, r5, r3
 8006d12:	f04f 0900 	mov.w	r9, #0
 8006d16:	341a      	adds	r4, #26
 8006d18:	454d      	cmp	r5, r9
 8006d1a:	d11b      	bne.n	8006d54 <_printf_common+0xd8>
 8006d1c:	2000      	movs	r0, #0
 8006d1e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006d22:	2301      	movs	r3, #1
 8006d24:	4652      	mov	r2, sl
 8006d26:	4639      	mov	r1, r7
 8006d28:	4630      	mov	r0, r6
 8006d2a:	47c0      	blx	r8
 8006d2c:	3001      	adds	r0, #1
 8006d2e:	d103      	bne.n	8006d38 <_printf_common+0xbc>
 8006d30:	f04f 30ff 	mov.w	r0, #4294967295
 8006d34:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006d38:	3501      	adds	r5, #1
 8006d3a:	e7c2      	b.n	8006cc2 <_printf_common+0x46>
 8006d3c:	18e1      	adds	r1, r4, r3
 8006d3e:	1c5a      	adds	r2, r3, #1
 8006d40:	2030      	movs	r0, #48	; 0x30
 8006d42:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8006d46:	4422      	add	r2, r4
 8006d48:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8006d4c:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8006d50:	3302      	adds	r3, #2
 8006d52:	e7c4      	b.n	8006cde <_printf_common+0x62>
 8006d54:	2301      	movs	r3, #1
 8006d56:	4622      	mov	r2, r4
 8006d58:	4639      	mov	r1, r7
 8006d5a:	4630      	mov	r0, r6
 8006d5c:	47c0      	blx	r8
 8006d5e:	3001      	adds	r0, #1
 8006d60:	d0e6      	beq.n	8006d30 <_printf_common+0xb4>
 8006d62:	f109 0901 	add.w	r9, r9, #1
 8006d66:	e7d7      	b.n	8006d18 <_printf_common+0x9c>

08006d68 <_printf_i>:
 8006d68:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8006d6c:	4617      	mov	r7, r2
 8006d6e:	7e0a      	ldrb	r2, [r1, #24]
 8006d70:	b085      	sub	sp, #20
 8006d72:	2a6e      	cmp	r2, #110	; 0x6e
 8006d74:	4698      	mov	r8, r3
 8006d76:	4606      	mov	r6, r0
 8006d78:	460c      	mov	r4, r1
 8006d7a:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8006d7c:	f101 0e43 	add.w	lr, r1, #67	; 0x43
 8006d80:	f000 80bc 	beq.w	8006efc <_printf_i+0x194>
 8006d84:	d81a      	bhi.n	8006dbc <_printf_i+0x54>
 8006d86:	2a63      	cmp	r2, #99	; 0x63
 8006d88:	d02e      	beq.n	8006de8 <_printf_i+0x80>
 8006d8a:	d80a      	bhi.n	8006da2 <_printf_i+0x3a>
 8006d8c:	2a00      	cmp	r2, #0
 8006d8e:	f000 80c8 	beq.w	8006f22 <_printf_i+0x1ba>
 8006d92:	2a58      	cmp	r2, #88	; 0x58
 8006d94:	f000 808a 	beq.w	8006eac <_printf_i+0x144>
 8006d98:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8006d9c:	f884 2042 	strb.w	r2, [r4, #66]	; 0x42
 8006da0:	e02a      	b.n	8006df8 <_printf_i+0x90>
 8006da2:	2a64      	cmp	r2, #100	; 0x64
 8006da4:	d001      	beq.n	8006daa <_printf_i+0x42>
 8006da6:	2a69      	cmp	r2, #105	; 0x69
 8006da8:	d1f6      	bne.n	8006d98 <_printf_i+0x30>
 8006daa:	6821      	ldr	r1, [r4, #0]
 8006dac:	681a      	ldr	r2, [r3, #0]
 8006dae:	f011 0f80 	tst.w	r1, #128	; 0x80
 8006db2:	d023      	beq.n	8006dfc <_printf_i+0x94>
 8006db4:	1d11      	adds	r1, r2, #4
 8006db6:	6019      	str	r1, [r3, #0]
 8006db8:	6813      	ldr	r3, [r2, #0]
 8006dba:	e027      	b.n	8006e0c <_printf_i+0xa4>
 8006dbc:	2a73      	cmp	r2, #115	; 0x73
 8006dbe:	f000 80b4 	beq.w	8006f2a <_printf_i+0x1c2>
 8006dc2:	d808      	bhi.n	8006dd6 <_printf_i+0x6e>
 8006dc4:	2a6f      	cmp	r2, #111	; 0x6f
 8006dc6:	d02a      	beq.n	8006e1e <_printf_i+0xb6>
 8006dc8:	2a70      	cmp	r2, #112	; 0x70
 8006dca:	d1e5      	bne.n	8006d98 <_printf_i+0x30>
 8006dcc:	680a      	ldr	r2, [r1, #0]
 8006dce:	f042 0220 	orr.w	r2, r2, #32
 8006dd2:	600a      	str	r2, [r1, #0]
 8006dd4:	e003      	b.n	8006dde <_printf_i+0x76>
 8006dd6:	2a75      	cmp	r2, #117	; 0x75
 8006dd8:	d021      	beq.n	8006e1e <_printf_i+0xb6>
 8006dda:	2a78      	cmp	r2, #120	; 0x78
 8006ddc:	d1dc      	bne.n	8006d98 <_printf_i+0x30>
 8006dde:	2278      	movs	r2, #120	; 0x78
 8006de0:	f884 2045 	strb.w	r2, [r4, #69]	; 0x45
 8006de4:	496e      	ldr	r1, [pc, #440]	; (8006fa0 <_printf_i+0x238>)
 8006de6:	e064      	b.n	8006eb2 <_printf_i+0x14a>
 8006de8:	681a      	ldr	r2, [r3, #0]
 8006dea:	f101 0542 	add.w	r5, r1, #66	; 0x42
 8006dee:	1d11      	adds	r1, r2, #4
 8006df0:	6019      	str	r1, [r3, #0]
 8006df2:	6813      	ldr	r3, [r2, #0]
 8006df4:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8006df8:	2301      	movs	r3, #1
 8006dfa:	e0a3      	b.n	8006f44 <_printf_i+0x1dc>
 8006dfc:	f011 0f40 	tst.w	r1, #64	; 0x40
 8006e00:	f102 0104 	add.w	r1, r2, #4
 8006e04:	6019      	str	r1, [r3, #0]
 8006e06:	d0d7      	beq.n	8006db8 <_printf_i+0x50>
 8006e08:	f9b2 3000 	ldrsh.w	r3, [r2]
 8006e0c:	2b00      	cmp	r3, #0
 8006e0e:	da03      	bge.n	8006e18 <_printf_i+0xb0>
 8006e10:	222d      	movs	r2, #45	; 0x2d
 8006e12:	425b      	negs	r3, r3
 8006e14:	f884 2043 	strb.w	r2, [r4, #67]	; 0x43
 8006e18:	4962      	ldr	r1, [pc, #392]	; (8006fa4 <_printf_i+0x23c>)
 8006e1a:	220a      	movs	r2, #10
 8006e1c:	e017      	b.n	8006e4e <_printf_i+0xe6>
 8006e1e:	6820      	ldr	r0, [r4, #0]
 8006e20:	6819      	ldr	r1, [r3, #0]
 8006e22:	f010 0f80 	tst.w	r0, #128	; 0x80
 8006e26:	d003      	beq.n	8006e30 <_printf_i+0xc8>
 8006e28:	1d08      	adds	r0, r1, #4
 8006e2a:	6018      	str	r0, [r3, #0]
 8006e2c:	680b      	ldr	r3, [r1, #0]
 8006e2e:	e006      	b.n	8006e3e <_printf_i+0xd6>
 8006e30:	f010 0f40 	tst.w	r0, #64	; 0x40
 8006e34:	f101 0004 	add.w	r0, r1, #4
 8006e38:	6018      	str	r0, [r3, #0]
 8006e3a:	d0f7      	beq.n	8006e2c <_printf_i+0xc4>
 8006e3c:	880b      	ldrh	r3, [r1, #0]
 8006e3e:	4959      	ldr	r1, [pc, #356]	; (8006fa4 <_printf_i+0x23c>)
 8006e40:	2a6f      	cmp	r2, #111	; 0x6f
 8006e42:	bf14      	ite	ne
 8006e44:	220a      	movne	r2, #10
 8006e46:	2208      	moveq	r2, #8
 8006e48:	2000      	movs	r0, #0
 8006e4a:	f884 0043 	strb.w	r0, [r4, #67]	; 0x43
 8006e4e:	6865      	ldr	r5, [r4, #4]
 8006e50:	60a5      	str	r5, [r4, #8]
 8006e52:	2d00      	cmp	r5, #0
 8006e54:	f2c0 809c 	blt.w	8006f90 <_printf_i+0x228>
 8006e58:	6820      	ldr	r0, [r4, #0]
 8006e5a:	f020 0004 	bic.w	r0, r0, #4
 8006e5e:	6020      	str	r0, [r4, #0]
 8006e60:	2b00      	cmp	r3, #0
 8006e62:	d13f      	bne.n	8006ee4 <_printf_i+0x17c>
 8006e64:	2d00      	cmp	r5, #0
 8006e66:	f040 8095 	bne.w	8006f94 <_printf_i+0x22c>
 8006e6a:	4675      	mov	r5, lr
 8006e6c:	2a08      	cmp	r2, #8
 8006e6e:	d10b      	bne.n	8006e88 <_printf_i+0x120>
 8006e70:	6823      	ldr	r3, [r4, #0]
 8006e72:	07da      	lsls	r2, r3, #31
 8006e74:	d508      	bpl.n	8006e88 <_printf_i+0x120>
 8006e76:	6923      	ldr	r3, [r4, #16]
 8006e78:	6862      	ldr	r2, [r4, #4]
 8006e7a:	429a      	cmp	r2, r3
 8006e7c:	bfde      	ittt	le
 8006e7e:	2330      	movle	r3, #48	; 0x30
 8006e80:	f805 3c01 	strble.w	r3, [r5, #-1]
 8006e84:	f105 35ff 	addle.w	r5, r5, #4294967295
 8006e88:	ebae 0305 	sub.w	r3, lr, r5
 8006e8c:	6123      	str	r3, [r4, #16]
 8006e8e:	f8cd 8000 	str.w	r8, [sp]
 8006e92:	463b      	mov	r3, r7
 8006e94:	aa03      	add	r2, sp, #12
 8006e96:	4621      	mov	r1, r4
 8006e98:	4630      	mov	r0, r6
 8006e9a:	f7ff feef 	bl	8006c7c <_printf_common>
 8006e9e:	3001      	adds	r0, #1
 8006ea0:	d155      	bne.n	8006f4e <_printf_i+0x1e6>
 8006ea2:	f04f 30ff 	mov.w	r0, #4294967295
 8006ea6:	b005      	add	sp, #20
 8006ea8:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8006eac:	f881 2045 	strb.w	r2, [r1, #69]	; 0x45
 8006eb0:	493c      	ldr	r1, [pc, #240]	; (8006fa4 <_printf_i+0x23c>)
 8006eb2:	6822      	ldr	r2, [r4, #0]
 8006eb4:	6818      	ldr	r0, [r3, #0]
 8006eb6:	f012 0f80 	tst.w	r2, #128	; 0x80
 8006eba:	f100 0504 	add.w	r5, r0, #4
 8006ebe:	601d      	str	r5, [r3, #0]
 8006ec0:	d001      	beq.n	8006ec6 <_printf_i+0x15e>
 8006ec2:	6803      	ldr	r3, [r0, #0]
 8006ec4:	e002      	b.n	8006ecc <_printf_i+0x164>
 8006ec6:	0655      	lsls	r5, r2, #25
 8006ec8:	d5fb      	bpl.n	8006ec2 <_printf_i+0x15a>
 8006eca:	8803      	ldrh	r3, [r0, #0]
 8006ecc:	07d0      	lsls	r0, r2, #31
 8006ece:	bf44      	itt	mi
 8006ed0:	f042 0220 	orrmi.w	r2, r2, #32
 8006ed4:	6022      	strmi	r2, [r4, #0]
 8006ed6:	b91b      	cbnz	r3, 8006ee0 <_printf_i+0x178>
 8006ed8:	6822      	ldr	r2, [r4, #0]
 8006eda:	f022 0220 	bic.w	r2, r2, #32
 8006ede:	6022      	str	r2, [r4, #0]
 8006ee0:	2210      	movs	r2, #16
 8006ee2:	e7b1      	b.n	8006e48 <_printf_i+0xe0>
 8006ee4:	4675      	mov	r5, lr
 8006ee6:	fbb3 f0f2 	udiv	r0, r3, r2
 8006eea:	fb02 3310 	mls	r3, r2, r0, r3
 8006eee:	5ccb      	ldrb	r3, [r1, r3]
 8006ef0:	f805 3d01 	strb.w	r3, [r5, #-1]!
 8006ef4:	4603      	mov	r3, r0
 8006ef6:	2800      	cmp	r0, #0
 8006ef8:	d1f5      	bne.n	8006ee6 <_printf_i+0x17e>
 8006efa:	e7b7      	b.n	8006e6c <_printf_i+0x104>
 8006efc:	6808      	ldr	r0, [r1, #0]
 8006efe:	681a      	ldr	r2, [r3, #0]
 8006f00:	6949      	ldr	r1, [r1, #20]
 8006f02:	f010 0f80 	tst.w	r0, #128	; 0x80
 8006f06:	d004      	beq.n	8006f12 <_printf_i+0x1aa>
 8006f08:	1d10      	adds	r0, r2, #4
 8006f0a:	6018      	str	r0, [r3, #0]
 8006f0c:	6813      	ldr	r3, [r2, #0]
 8006f0e:	6019      	str	r1, [r3, #0]
 8006f10:	e007      	b.n	8006f22 <_printf_i+0x1ba>
 8006f12:	f010 0f40 	tst.w	r0, #64	; 0x40
 8006f16:	f102 0004 	add.w	r0, r2, #4
 8006f1a:	6018      	str	r0, [r3, #0]
 8006f1c:	6813      	ldr	r3, [r2, #0]
 8006f1e:	d0f6      	beq.n	8006f0e <_printf_i+0x1a6>
 8006f20:	8019      	strh	r1, [r3, #0]
 8006f22:	2300      	movs	r3, #0
 8006f24:	6123      	str	r3, [r4, #16]
 8006f26:	4675      	mov	r5, lr
 8006f28:	e7b1      	b.n	8006e8e <_printf_i+0x126>
 8006f2a:	681a      	ldr	r2, [r3, #0]
 8006f2c:	1d11      	adds	r1, r2, #4
 8006f2e:	6019      	str	r1, [r3, #0]
 8006f30:	6815      	ldr	r5, [r2, #0]
 8006f32:	6862      	ldr	r2, [r4, #4]
 8006f34:	2100      	movs	r1, #0
 8006f36:	4628      	mov	r0, r5
 8006f38:	f7f9 f952 	bl	80001e0 <memchr>
 8006f3c:	b108      	cbz	r0, 8006f42 <_printf_i+0x1da>
 8006f3e:	1b40      	subs	r0, r0, r5
 8006f40:	6060      	str	r0, [r4, #4]
 8006f42:	6863      	ldr	r3, [r4, #4]
 8006f44:	6123      	str	r3, [r4, #16]
 8006f46:	2300      	movs	r3, #0
 8006f48:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8006f4c:	e79f      	b.n	8006e8e <_printf_i+0x126>
 8006f4e:	6923      	ldr	r3, [r4, #16]
 8006f50:	462a      	mov	r2, r5
 8006f52:	4639      	mov	r1, r7
 8006f54:	4630      	mov	r0, r6
 8006f56:	47c0      	blx	r8
 8006f58:	3001      	adds	r0, #1
 8006f5a:	d0a2      	beq.n	8006ea2 <_printf_i+0x13a>
 8006f5c:	6823      	ldr	r3, [r4, #0]
 8006f5e:	079b      	lsls	r3, r3, #30
 8006f60:	d507      	bpl.n	8006f72 <_printf_i+0x20a>
 8006f62:	2500      	movs	r5, #0
 8006f64:	f104 0919 	add.w	r9, r4, #25
 8006f68:	68e3      	ldr	r3, [r4, #12]
 8006f6a:	9a03      	ldr	r2, [sp, #12]
 8006f6c:	1a9b      	subs	r3, r3, r2
 8006f6e:	429d      	cmp	r5, r3
 8006f70:	db05      	blt.n	8006f7e <_printf_i+0x216>
 8006f72:	68e0      	ldr	r0, [r4, #12]
 8006f74:	9b03      	ldr	r3, [sp, #12]
 8006f76:	4298      	cmp	r0, r3
 8006f78:	bfb8      	it	lt
 8006f7a:	4618      	movlt	r0, r3
 8006f7c:	e793      	b.n	8006ea6 <_printf_i+0x13e>
 8006f7e:	2301      	movs	r3, #1
 8006f80:	464a      	mov	r2, r9
 8006f82:	4639      	mov	r1, r7
 8006f84:	4630      	mov	r0, r6
 8006f86:	47c0      	blx	r8
 8006f88:	3001      	adds	r0, #1
 8006f8a:	d08a      	beq.n	8006ea2 <_printf_i+0x13a>
 8006f8c:	3501      	adds	r5, #1
 8006f8e:	e7eb      	b.n	8006f68 <_printf_i+0x200>
 8006f90:	2b00      	cmp	r3, #0
 8006f92:	d1a7      	bne.n	8006ee4 <_printf_i+0x17c>
 8006f94:	780b      	ldrb	r3, [r1, #0]
 8006f96:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8006f9a:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8006f9e:	e765      	b.n	8006e6c <_printf_i+0x104>
 8006fa0:	0800887b 	.word	0x0800887b
 8006fa4:	0800886a 	.word	0x0800886a

08006fa8 <siprintf>:
 8006fa8:	b40e      	push	{r1, r2, r3}
 8006faa:	b500      	push	{lr}
 8006fac:	b09c      	sub	sp, #112	; 0x70
 8006fae:	f44f 7102 	mov.w	r1, #520	; 0x208
 8006fb2:	ab1d      	add	r3, sp, #116	; 0x74
 8006fb4:	f8ad 1014 	strh.w	r1, [sp, #20]
 8006fb8:	9002      	str	r0, [sp, #8]
 8006fba:	9006      	str	r0, [sp, #24]
 8006fbc:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8006fc0:	480a      	ldr	r0, [pc, #40]	; (8006fec <siprintf+0x44>)
 8006fc2:	9104      	str	r1, [sp, #16]
 8006fc4:	9107      	str	r1, [sp, #28]
 8006fc6:	f64f 71ff 	movw	r1, #65535	; 0xffff
 8006fca:	f853 2b04 	ldr.w	r2, [r3], #4
 8006fce:	f8ad 1016 	strh.w	r1, [sp, #22]
 8006fd2:	6800      	ldr	r0, [r0, #0]
 8006fd4:	9301      	str	r3, [sp, #4]
 8006fd6:	a902      	add	r1, sp, #8
 8006fd8:	f001 fa6c 	bl	80084b4 <_svfiprintf_r>
 8006fdc:	9b02      	ldr	r3, [sp, #8]
 8006fde:	2200      	movs	r2, #0
 8006fe0:	701a      	strb	r2, [r3, #0]
 8006fe2:	b01c      	add	sp, #112	; 0x70
 8006fe4:	f85d eb04 	ldr.w	lr, [sp], #4
 8006fe8:	b003      	add	sp, #12
 8006fea:	4770      	bx	lr
 8006fec:	2000000c 	.word	0x2000000c

08006ff0 <quorem>:
 8006ff0:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006ff4:	6903      	ldr	r3, [r0, #16]
 8006ff6:	690c      	ldr	r4, [r1, #16]
 8006ff8:	429c      	cmp	r4, r3
 8006ffa:	4680      	mov	r8, r0
 8006ffc:	f300 8082 	bgt.w	8007104 <quorem+0x114>
 8007000:	3c01      	subs	r4, #1
 8007002:	f101 0714 	add.w	r7, r1, #20
 8007006:	ea4f 0e84 	mov.w	lr, r4, lsl #2
 800700a:	f100 0614 	add.w	r6, r0, #20
 800700e:	f857 5024 	ldr.w	r5, [r7, r4, lsl #2]
 8007012:	f856 0024 	ldr.w	r0, [r6, r4, lsl #2]
 8007016:	eb06 030e 	add.w	r3, r6, lr
 800701a:	3501      	adds	r5, #1
 800701c:	eb07 090e 	add.w	r9, r7, lr
 8007020:	9301      	str	r3, [sp, #4]
 8007022:	fbb0 f5f5 	udiv	r5, r0, r5
 8007026:	b395      	cbz	r5, 800708e <quorem+0x9e>
 8007028:	f04f 0a00 	mov.w	sl, #0
 800702c:	4638      	mov	r0, r7
 800702e:	46b4      	mov	ip, r6
 8007030:	46d3      	mov	fp, sl
 8007032:	f850 2b04 	ldr.w	r2, [r0], #4
 8007036:	b293      	uxth	r3, r2
 8007038:	fb05 a303 	mla	r3, r5, r3, sl
 800703c:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8007040:	b29b      	uxth	r3, r3
 8007042:	ebab 0303 	sub.w	r3, fp, r3
 8007046:	0c12      	lsrs	r2, r2, #16
 8007048:	f8bc b000 	ldrh.w	fp, [ip]
 800704c:	fb05 a202 	mla	r2, r5, r2, sl
 8007050:	fa13 f38b 	uxtah	r3, r3, fp
 8007054:	ea4f 4a12 	mov.w	sl, r2, lsr #16
 8007058:	fa1f fb82 	uxth.w	fp, r2
 800705c:	f8dc 2000 	ldr.w	r2, [ip]
 8007060:	ebcb 4212 	rsb	r2, fp, r2, lsr #16
 8007064:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8007068:	b29b      	uxth	r3, r3
 800706a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800706e:	4581      	cmp	r9, r0
 8007070:	ea4f 4b22 	mov.w	fp, r2, asr #16
 8007074:	f84c 3b04 	str.w	r3, [ip], #4
 8007078:	d2db      	bcs.n	8007032 <quorem+0x42>
 800707a:	f856 300e 	ldr.w	r3, [r6, lr]
 800707e:	b933      	cbnz	r3, 800708e <quorem+0x9e>
 8007080:	9b01      	ldr	r3, [sp, #4]
 8007082:	3b04      	subs	r3, #4
 8007084:	429e      	cmp	r6, r3
 8007086:	461a      	mov	r2, r3
 8007088:	d330      	bcc.n	80070ec <quorem+0xfc>
 800708a:	f8c8 4010 	str.w	r4, [r8, #16]
 800708e:	4640      	mov	r0, r8
 8007090:	f001 f833 	bl	80080fa <__mcmp>
 8007094:	2800      	cmp	r0, #0
 8007096:	db25      	blt.n	80070e4 <quorem+0xf4>
 8007098:	3501      	adds	r5, #1
 800709a:	4630      	mov	r0, r6
 800709c:	f04f 0e00 	mov.w	lr, #0
 80070a0:	f857 2b04 	ldr.w	r2, [r7], #4
 80070a4:	f8d0 c000 	ldr.w	ip, [r0]
 80070a8:	b293      	uxth	r3, r2
 80070aa:	ebae 0303 	sub.w	r3, lr, r3
 80070ae:	0c12      	lsrs	r2, r2, #16
 80070b0:	fa13 f38c 	uxtah	r3, r3, ip
 80070b4:	ebc2 421c 	rsb	r2, r2, ip, lsr #16
 80070b8:	eb02 4223 	add.w	r2, r2, r3, asr #16
 80070bc:	b29b      	uxth	r3, r3
 80070be:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80070c2:	45b9      	cmp	r9, r7
 80070c4:	ea4f 4e22 	mov.w	lr, r2, asr #16
 80070c8:	f840 3b04 	str.w	r3, [r0], #4
 80070cc:	d2e8      	bcs.n	80070a0 <quorem+0xb0>
 80070ce:	f856 2024 	ldr.w	r2, [r6, r4, lsl #2]
 80070d2:	eb06 0384 	add.w	r3, r6, r4, lsl #2
 80070d6:	b92a      	cbnz	r2, 80070e4 <quorem+0xf4>
 80070d8:	3b04      	subs	r3, #4
 80070da:	429e      	cmp	r6, r3
 80070dc:	461a      	mov	r2, r3
 80070de:	d30b      	bcc.n	80070f8 <quorem+0x108>
 80070e0:	f8c8 4010 	str.w	r4, [r8, #16]
 80070e4:	4628      	mov	r0, r5
 80070e6:	b003      	add	sp, #12
 80070e8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80070ec:	6812      	ldr	r2, [r2, #0]
 80070ee:	3b04      	subs	r3, #4
 80070f0:	2a00      	cmp	r2, #0
 80070f2:	d1ca      	bne.n	800708a <quorem+0x9a>
 80070f4:	3c01      	subs	r4, #1
 80070f6:	e7c5      	b.n	8007084 <quorem+0x94>
 80070f8:	6812      	ldr	r2, [r2, #0]
 80070fa:	3b04      	subs	r3, #4
 80070fc:	2a00      	cmp	r2, #0
 80070fe:	d1ef      	bne.n	80070e0 <quorem+0xf0>
 8007100:	3c01      	subs	r4, #1
 8007102:	e7ea      	b.n	80070da <quorem+0xea>
 8007104:	2000      	movs	r0, #0
 8007106:	e7ee      	b.n	80070e6 <quorem+0xf6>

08007108 <_dtoa_r>:
 8007108:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800710c:	ec57 6b10 	vmov	r6, r7, d0
 8007110:	b097      	sub	sp, #92	; 0x5c
 8007112:	e9cd 6700 	strd	r6, r7, [sp]
 8007116:	6a46      	ldr	r6, [r0, #36]	; 0x24
 8007118:	9107      	str	r1, [sp, #28]
 800711a:	4604      	mov	r4, r0
 800711c:	920a      	str	r2, [sp, #40]	; 0x28
 800711e:	930f      	str	r3, [sp, #60]	; 0x3c
 8007120:	9d20      	ldr	r5, [sp, #128]	; 0x80
 8007122:	b93e      	cbnz	r6, 8007134 <_dtoa_r+0x2c>
 8007124:	2010      	movs	r0, #16
 8007126:	f000 fdcb 	bl	8007cc0 <malloc>
 800712a:	6260      	str	r0, [r4, #36]	; 0x24
 800712c:	6046      	str	r6, [r0, #4]
 800712e:	6086      	str	r6, [r0, #8]
 8007130:	6006      	str	r6, [r0, #0]
 8007132:	60c6      	str	r6, [r0, #12]
 8007134:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8007136:	6819      	ldr	r1, [r3, #0]
 8007138:	b151      	cbz	r1, 8007150 <_dtoa_r+0x48>
 800713a:	685a      	ldr	r2, [r3, #4]
 800713c:	604a      	str	r2, [r1, #4]
 800713e:	2301      	movs	r3, #1
 8007140:	4093      	lsls	r3, r2
 8007142:	608b      	str	r3, [r1, #8]
 8007144:	4620      	mov	r0, r4
 8007146:	f000 fe02 	bl	8007d4e <_Bfree>
 800714a:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800714c:	2200      	movs	r2, #0
 800714e:	601a      	str	r2, [r3, #0]
 8007150:	9b01      	ldr	r3, [sp, #4]
 8007152:	2b00      	cmp	r3, #0
 8007154:	bfbf      	itttt	lt
 8007156:	2301      	movlt	r3, #1
 8007158:	602b      	strlt	r3, [r5, #0]
 800715a:	9b01      	ldrlt	r3, [sp, #4]
 800715c:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 8007160:	bfb2      	itee	lt
 8007162:	9301      	strlt	r3, [sp, #4]
 8007164:	2300      	movge	r3, #0
 8007166:	602b      	strge	r3, [r5, #0]
 8007168:	f8dd 8004 	ldr.w	r8, [sp, #4]
 800716c:	4ba8      	ldr	r3, [pc, #672]	; (8007410 <_dtoa_r+0x308>)
 800716e:	ea33 0308 	bics.w	r3, r3, r8
 8007172:	d11b      	bne.n	80071ac <_dtoa_r+0xa4>
 8007174:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8007176:	f242 730f 	movw	r3, #9999	; 0x270f
 800717a:	6013      	str	r3, [r2, #0]
 800717c:	9b00      	ldr	r3, [sp, #0]
 800717e:	b923      	cbnz	r3, 800718a <_dtoa_r+0x82>
 8007180:	f3c8 0013 	ubfx	r0, r8, #0, #20
 8007184:	2800      	cmp	r0, #0
 8007186:	f000 8578 	beq.w	8007c7a <_dtoa_r+0xb72>
 800718a:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800718c:	b953      	cbnz	r3, 80071a4 <_dtoa_r+0x9c>
 800718e:	4ba1      	ldr	r3, [pc, #644]	; (8007414 <_dtoa_r+0x30c>)
 8007190:	e021      	b.n	80071d6 <_dtoa_r+0xce>
 8007192:	4ba1      	ldr	r3, [pc, #644]	; (8007418 <_dtoa_r+0x310>)
 8007194:	9302      	str	r3, [sp, #8]
 8007196:	3308      	adds	r3, #8
 8007198:	9a21      	ldr	r2, [sp, #132]	; 0x84
 800719a:	6013      	str	r3, [r2, #0]
 800719c:	9802      	ldr	r0, [sp, #8]
 800719e:	b017      	add	sp, #92	; 0x5c
 80071a0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80071a4:	4b9b      	ldr	r3, [pc, #620]	; (8007414 <_dtoa_r+0x30c>)
 80071a6:	9302      	str	r3, [sp, #8]
 80071a8:	3303      	adds	r3, #3
 80071aa:	e7f5      	b.n	8007198 <_dtoa_r+0x90>
 80071ac:	e9dd 6700 	ldrd	r6, r7, [sp]
 80071b0:	2200      	movs	r2, #0
 80071b2:	2300      	movs	r3, #0
 80071b4:	4630      	mov	r0, r6
 80071b6:	4639      	mov	r1, r7
 80071b8:	f7f9 fc82 	bl	8000ac0 <__aeabi_dcmpeq>
 80071bc:	4681      	mov	r9, r0
 80071be:	b160      	cbz	r0, 80071da <_dtoa_r+0xd2>
 80071c0:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 80071c2:	2301      	movs	r3, #1
 80071c4:	6013      	str	r3, [r2, #0]
 80071c6:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80071c8:	2b00      	cmp	r3, #0
 80071ca:	f000 8553 	beq.w	8007c74 <_dtoa_r+0xb6c>
 80071ce:	4b93      	ldr	r3, [pc, #588]	; (800741c <_dtoa_r+0x314>)
 80071d0:	9a21      	ldr	r2, [sp, #132]	; 0x84
 80071d2:	6013      	str	r3, [r2, #0]
 80071d4:	3b01      	subs	r3, #1
 80071d6:	9302      	str	r3, [sp, #8]
 80071d8:	e7e0      	b.n	800719c <_dtoa_r+0x94>
 80071da:	aa14      	add	r2, sp, #80	; 0x50
 80071dc:	a915      	add	r1, sp, #84	; 0x54
 80071de:	ec47 6b10 	vmov	d0, r6, r7
 80071e2:	4620      	mov	r0, r4
 80071e4:	f001 f801 	bl	80081ea <__d2b>
 80071e8:	f3c8 550a 	ubfx	r5, r8, #20, #11
 80071ec:	4682      	mov	sl, r0
 80071ee:	2d00      	cmp	r5, #0
 80071f0:	d07e      	beq.n	80072f0 <_dtoa_r+0x1e8>
 80071f2:	f3c7 0313 	ubfx	r3, r7, #0, #20
 80071f6:	f043 517f 	orr.w	r1, r3, #1069547520	; 0x3fc00000
 80071fa:	4630      	mov	r0, r6
 80071fc:	f441 1140 	orr.w	r1, r1, #3145728	; 0x300000
 8007200:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 8007204:	f8cd 9048 	str.w	r9, [sp, #72]	; 0x48
 8007208:	2200      	movs	r2, #0
 800720a:	4b85      	ldr	r3, [pc, #532]	; (8007420 <_dtoa_r+0x318>)
 800720c:	f7f9 f83c 	bl	8000288 <__aeabi_dsub>
 8007210:	a379      	add	r3, pc, #484	; (adr r3, 80073f8 <_dtoa_r+0x2f0>)
 8007212:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007216:	f7f9 f9eb 	bl	80005f0 <__aeabi_dmul>
 800721a:	a379      	add	r3, pc, #484	; (adr r3, 8007400 <_dtoa_r+0x2f8>)
 800721c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007220:	f7f9 f834 	bl	800028c <__adddf3>
 8007224:	4606      	mov	r6, r0
 8007226:	4628      	mov	r0, r5
 8007228:	460f      	mov	r7, r1
 800722a:	f7f9 f97b 	bl	8000524 <__aeabi_i2d>
 800722e:	a376      	add	r3, pc, #472	; (adr r3, 8007408 <_dtoa_r+0x300>)
 8007230:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007234:	f7f9 f9dc 	bl	80005f0 <__aeabi_dmul>
 8007238:	4602      	mov	r2, r0
 800723a:	460b      	mov	r3, r1
 800723c:	4630      	mov	r0, r6
 800723e:	4639      	mov	r1, r7
 8007240:	f7f9 f824 	bl	800028c <__adddf3>
 8007244:	4606      	mov	r6, r0
 8007246:	460f      	mov	r7, r1
 8007248:	f7f9 fc82 	bl	8000b50 <__aeabi_d2iz>
 800724c:	2200      	movs	r2, #0
 800724e:	4683      	mov	fp, r0
 8007250:	2300      	movs	r3, #0
 8007252:	4630      	mov	r0, r6
 8007254:	4639      	mov	r1, r7
 8007256:	f7f9 fc3d 	bl	8000ad4 <__aeabi_dcmplt>
 800725a:	b158      	cbz	r0, 8007274 <_dtoa_r+0x16c>
 800725c:	4658      	mov	r0, fp
 800725e:	f7f9 f961 	bl	8000524 <__aeabi_i2d>
 8007262:	4602      	mov	r2, r0
 8007264:	460b      	mov	r3, r1
 8007266:	4630      	mov	r0, r6
 8007268:	4639      	mov	r1, r7
 800726a:	f7f9 fc29 	bl	8000ac0 <__aeabi_dcmpeq>
 800726e:	b908      	cbnz	r0, 8007274 <_dtoa_r+0x16c>
 8007270:	f10b 3bff 	add.w	fp, fp, #4294967295
 8007274:	f1bb 0f16 	cmp.w	fp, #22
 8007278:	d859      	bhi.n	800732e <_dtoa_r+0x226>
 800727a:	496a      	ldr	r1, [pc, #424]	; (8007424 <_dtoa_r+0x31c>)
 800727c:	eb01 01cb 	add.w	r1, r1, fp, lsl #3
 8007280:	e9dd 2300 	ldrd	r2, r3, [sp]
 8007284:	e9d1 0100 	ldrd	r0, r1, [r1]
 8007288:	f7f9 fc42 	bl	8000b10 <__aeabi_dcmpgt>
 800728c:	2800      	cmp	r0, #0
 800728e:	d050      	beq.n	8007332 <_dtoa_r+0x22a>
 8007290:	f10b 3bff 	add.w	fp, fp, #4294967295
 8007294:	2300      	movs	r3, #0
 8007296:	930e      	str	r3, [sp, #56]	; 0x38
 8007298:	9b14      	ldr	r3, [sp, #80]	; 0x50
 800729a:	1b5d      	subs	r5, r3, r5
 800729c:	1e6b      	subs	r3, r5, #1
 800729e:	9306      	str	r3, [sp, #24]
 80072a0:	bf45      	ittet	mi
 80072a2:	f1c5 0301 	rsbmi	r3, r5, #1
 80072a6:	9305      	strmi	r3, [sp, #20]
 80072a8:	2300      	movpl	r3, #0
 80072aa:	2300      	movmi	r3, #0
 80072ac:	bf4c      	ite	mi
 80072ae:	9306      	strmi	r3, [sp, #24]
 80072b0:	9305      	strpl	r3, [sp, #20]
 80072b2:	f1bb 0f00 	cmp.w	fp, #0
 80072b6:	db3e      	blt.n	8007336 <_dtoa_r+0x22e>
 80072b8:	9b06      	ldr	r3, [sp, #24]
 80072ba:	f8cd b02c 	str.w	fp, [sp, #44]	; 0x2c
 80072be:	445b      	add	r3, fp
 80072c0:	9306      	str	r3, [sp, #24]
 80072c2:	2300      	movs	r3, #0
 80072c4:	9308      	str	r3, [sp, #32]
 80072c6:	9b07      	ldr	r3, [sp, #28]
 80072c8:	2b09      	cmp	r3, #9
 80072ca:	f200 80af 	bhi.w	800742c <_dtoa_r+0x324>
 80072ce:	2b05      	cmp	r3, #5
 80072d0:	bfc4      	itt	gt
 80072d2:	3b04      	subgt	r3, #4
 80072d4:	9307      	strgt	r3, [sp, #28]
 80072d6:	9b07      	ldr	r3, [sp, #28]
 80072d8:	f1a3 0302 	sub.w	r3, r3, #2
 80072dc:	bfcc      	ite	gt
 80072de:	2600      	movgt	r6, #0
 80072e0:	2601      	movle	r6, #1
 80072e2:	2b03      	cmp	r3, #3
 80072e4:	f200 80ae 	bhi.w	8007444 <_dtoa_r+0x33c>
 80072e8:	e8df f003 	tbb	[pc, r3]
 80072ec:	772f8482 	.word	0x772f8482
 80072f0:	9b15      	ldr	r3, [sp, #84]	; 0x54
 80072f2:	9d14      	ldr	r5, [sp, #80]	; 0x50
 80072f4:	441d      	add	r5, r3
 80072f6:	f205 4332 	addw	r3, r5, #1074	; 0x432
 80072fa:	2b20      	cmp	r3, #32
 80072fc:	dd11      	ble.n	8007322 <_dtoa_r+0x21a>
 80072fe:	9a00      	ldr	r2, [sp, #0]
 8007300:	f205 4012 	addw	r0, r5, #1042	; 0x412
 8007304:	f1c3 0340 	rsb	r3, r3, #64	; 0x40
 8007308:	fa22 f000 	lsr.w	r0, r2, r0
 800730c:	fa08 f303 	lsl.w	r3, r8, r3
 8007310:	4318      	orrs	r0, r3
 8007312:	f7f9 f8f7 	bl	8000504 <__aeabi_ui2d>
 8007316:	2301      	movs	r3, #1
 8007318:	f1a1 71f8 	sub.w	r1, r1, #32505856	; 0x1f00000
 800731c:	3d01      	subs	r5, #1
 800731e:	9312      	str	r3, [sp, #72]	; 0x48
 8007320:	e772      	b.n	8007208 <_dtoa_r+0x100>
 8007322:	f1c3 0020 	rsb	r0, r3, #32
 8007326:	9b00      	ldr	r3, [sp, #0]
 8007328:	fa03 f000 	lsl.w	r0, r3, r0
 800732c:	e7f1      	b.n	8007312 <_dtoa_r+0x20a>
 800732e:	2301      	movs	r3, #1
 8007330:	e7b1      	b.n	8007296 <_dtoa_r+0x18e>
 8007332:	900e      	str	r0, [sp, #56]	; 0x38
 8007334:	e7b0      	b.n	8007298 <_dtoa_r+0x190>
 8007336:	9b05      	ldr	r3, [sp, #20]
 8007338:	eba3 030b 	sub.w	r3, r3, fp
 800733c:	9305      	str	r3, [sp, #20]
 800733e:	f1cb 0300 	rsb	r3, fp, #0
 8007342:	9308      	str	r3, [sp, #32]
 8007344:	2300      	movs	r3, #0
 8007346:	930b      	str	r3, [sp, #44]	; 0x2c
 8007348:	e7bd      	b.n	80072c6 <_dtoa_r+0x1be>
 800734a:	2301      	movs	r3, #1
 800734c:	9309      	str	r3, [sp, #36]	; 0x24
 800734e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007350:	2b00      	cmp	r3, #0
 8007352:	dd7a      	ble.n	800744a <_dtoa_r+0x342>
 8007354:	9304      	str	r3, [sp, #16]
 8007356:	9303      	str	r3, [sp, #12]
 8007358:	6a65      	ldr	r5, [r4, #36]	; 0x24
 800735a:	2200      	movs	r2, #0
 800735c:	606a      	str	r2, [r5, #4]
 800735e:	2104      	movs	r1, #4
 8007360:	f101 0214 	add.w	r2, r1, #20
 8007364:	429a      	cmp	r2, r3
 8007366:	d975      	bls.n	8007454 <_dtoa_r+0x34c>
 8007368:	6869      	ldr	r1, [r5, #4]
 800736a:	4620      	mov	r0, r4
 800736c:	f000 fcbb 	bl	8007ce6 <_Balloc>
 8007370:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8007372:	6028      	str	r0, [r5, #0]
 8007374:	681b      	ldr	r3, [r3, #0]
 8007376:	9302      	str	r3, [sp, #8]
 8007378:	9b03      	ldr	r3, [sp, #12]
 800737a:	2b0e      	cmp	r3, #14
 800737c:	f200 80e5 	bhi.w	800754a <_dtoa_r+0x442>
 8007380:	2e00      	cmp	r6, #0
 8007382:	f000 80e2 	beq.w	800754a <_dtoa_r+0x442>
 8007386:	ed9d 7b00 	vldr	d7, [sp]
 800738a:	f1bb 0f00 	cmp.w	fp, #0
 800738e:	ed8d 7b0c 	vstr	d7, [sp, #48]	; 0x30
 8007392:	dd74      	ble.n	800747e <_dtoa_r+0x376>
 8007394:	4a23      	ldr	r2, [pc, #140]	; (8007424 <_dtoa_r+0x31c>)
 8007396:	f00b 030f 	and.w	r3, fp, #15
 800739a:	ea4f 162b 	mov.w	r6, fp, asr #4
 800739e:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 80073a2:	06f0      	lsls	r0, r6, #27
 80073a4:	e9d3 8900 	ldrd	r8, r9, [r3]
 80073a8:	d559      	bpl.n	800745e <_dtoa_r+0x356>
 80073aa:	4b1f      	ldr	r3, [pc, #124]	; (8007428 <_dtoa_r+0x320>)
 80073ac:	ec51 0b17 	vmov	r0, r1, d7
 80073b0:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 80073b4:	f7f9 fa46 	bl	8000844 <__aeabi_ddiv>
 80073b8:	e9cd 0100 	strd	r0, r1, [sp]
 80073bc:	f006 060f 	and.w	r6, r6, #15
 80073c0:	2503      	movs	r5, #3
 80073c2:	4f19      	ldr	r7, [pc, #100]	; (8007428 <_dtoa_r+0x320>)
 80073c4:	2e00      	cmp	r6, #0
 80073c6:	d14c      	bne.n	8007462 <_dtoa_r+0x35a>
 80073c8:	4642      	mov	r2, r8
 80073ca:	464b      	mov	r3, r9
 80073cc:	e9dd 0100 	ldrd	r0, r1, [sp]
 80073d0:	f7f9 fa38 	bl	8000844 <__aeabi_ddiv>
 80073d4:	e9cd 0100 	strd	r0, r1, [sp]
 80073d8:	e06a      	b.n	80074b0 <_dtoa_r+0x3a8>
 80073da:	2301      	movs	r3, #1
 80073dc:	9309      	str	r3, [sp, #36]	; 0x24
 80073de:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80073e0:	445b      	add	r3, fp
 80073e2:	9304      	str	r3, [sp, #16]
 80073e4:	3301      	adds	r3, #1
 80073e6:	2b01      	cmp	r3, #1
 80073e8:	9303      	str	r3, [sp, #12]
 80073ea:	bfb8      	it	lt
 80073ec:	2301      	movlt	r3, #1
 80073ee:	e7b3      	b.n	8007358 <_dtoa_r+0x250>
 80073f0:	2300      	movs	r3, #0
 80073f2:	e7ab      	b.n	800734c <_dtoa_r+0x244>
 80073f4:	2300      	movs	r3, #0
 80073f6:	e7f1      	b.n	80073dc <_dtoa_r+0x2d4>
 80073f8:	636f4361 	.word	0x636f4361
 80073fc:	3fd287a7 	.word	0x3fd287a7
 8007400:	8b60c8b3 	.word	0x8b60c8b3
 8007404:	3fc68a28 	.word	0x3fc68a28
 8007408:	509f79fb 	.word	0x509f79fb
 800740c:	3fd34413 	.word	0x3fd34413
 8007410:	7ff00000 	.word	0x7ff00000
 8007414:	08008895 	.word	0x08008895
 8007418:	0800888c 	.word	0x0800888c
 800741c:	08008869 	.word	0x08008869
 8007420:	3ff80000 	.word	0x3ff80000
 8007424:	080088c8 	.word	0x080088c8
 8007428:	080088a0 	.word	0x080088a0
 800742c:	2601      	movs	r6, #1
 800742e:	2300      	movs	r3, #0
 8007430:	9307      	str	r3, [sp, #28]
 8007432:	9609      	str	r6, [sp, #36]	; 0x24
 8007434:	f04f 33ff 	mov.w	r3, #4294967295
 8007438:	9304      	str	r3, [sp, #16]
 800743a:	9303      	str	r3, [sp, #12]
 800743c:	2200      	movs	r2, #0
 800743e:	2312      	movs	r3, #18
 8007440:	920a      	str	r2, [sp, #40]	; 0x28
 8007442:	e789      	b.n	8007358 <_dtoa_r+0x250>
 8007444:	2301      	movs	r3, #1
 8007446:	9309      	str	r3, [sp, #36]	; 0x24
 8007448:	e7f4      	b.n	8007434 <_dtoa_r+0x32c>
 800744a:	2301      	movs	r3, #1
 800744c:	9304      	str	r3, [sp, #16]
 800744e:	9303      	str	r3, [sp, #12]
 8007450:	461a      	mov	r2, r3
 8007452:	e7f5      	b.n	8007440 <_dtoa_r+0x338>
 8007454:	686a      	ldr	r2, [r5, #4]
 8007456:	3201      	adds	r2, #1
 8007458:	606a      	str	r2, [r5, #4]
 800745a:	0049      	lsls	r1, r1, #1
 800745c:	e780      	b.n	8007360 <_dtoa_r+0x258>
 800745e:	2502      	movs	r5, #2
 8007460:	e7af      	b.n	80073c2 <_dtoa_r+0x2ba>
 8007462:	07f1      	lsls	r1, r6, #31
 8007464:	d508      	bpl.n	8007478 <_dtoa_r+0x370>
 8007466:	4640      	mov	r0, r8
 8007468:	4649      	mov	r1, r9
 800746a:	e9d7 2300 	ldrd	r2, r3, [r7]
 800746e:	f7f9 f8bf 	bl	80005f0 <__aeabi_dmul>
 8007472:	3501      	adds	r5, #1
 8007474:	4680      	mov	r8, r0
 8007476:	4689      	mov	r9, r1
 8007478:	1076      	asrs	r6, r6, #1
 800747a:	3708      	adds	r7, #8
 800747c:	e7a2      	b.n	80073c4 <_dtoa_r+0x2bc>
 800747e:	f000 809d 	beq.w	80075bc <_dtoa_r+0x4b4>
 8007482:	f1cb 0600 	rsb	r6, fp, #0
 8007486:	4b9f      	ldr	r3, [pc, #636]	; (8007704 <_dtoa_r+0x5fc>)
 8007488:	4f9f      	ldr	r7, [pc, #636]	; (8007708 <_dtoa_r+0x600>)
 800748a:	f006 020f 	and.w	r2, r6, #15
 800748e:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8007492:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007496:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 800749a:	f7f9 f8a9 	bl	80005f0 <__aeabi_dmul>
 800749e:	e9cd 0100 	strd	r0, r1, [sp]
 80074a2:	1136      	asrs	r6, r6, #4
 80074a4:	2300      	movs	r3, #0
 80074a6:	2502      	movs	r5, #2
 80074a8:	2e00      	cmp	r6, #0
 80074aa:	d17c      	bne.n	80075a6 <_dtoa_r+0x49e>
 80074ac:	2b00      	cmp	r3, #0
 80074ae:	d191      	bne.n	80073d4 <_dtoa_r+0x2cc>
 80074b0:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80074b2:	2b00      	cmp	r3, #0
 80074b4:	f000 8084 	beq.w	80075c0 <_dtoa_r+0x4b8>
 80074b8:	e9dd 8900 	ldrd	r8, r9, [sp]
 80074bc:	2200      	movs	r2, #0
 80074be:	4b93      	ldr	r3, [pc, #588]	; (800770c <_dtoa_r+0x604>)
 80074c0:	4640      	mov	r0, r8
 80074c2:	4649      	mov	r1, r9
 80074c4:	f7f9 fb06 	bl	8000ad4 <__aeabi_dcmplt>
 80074c8:	2800      	cmp	r0, #0
 80074ca:	d079      	beq.n	80075c0 <_dtoa_r+0x4b8>
 80074cc:	9b03      	ldr	r3, [sp, #12]
 80074ce:	2b00      	cmp	r3, #0
 80074d0:	d076      	beq.n	80075c0 <_dtoa_r+0x4b8>
 80074d2:	9b04      	ldr	r3, [sp, #16]
 80074d4:	2b00      	cmp	r3, #0
 80074d6:	dd34      	ble.n	8007542 <_dtoa_r+0x43a>
 80074d8:	2200      	movs	r2, #0
 80074da:	4b8d      	ldr	r3, [pc, #564]	; (8007710 <_dtoa_r+0x608>)
 80074dc:	4640      	mov	r0, r8
 80074de:	4649      	mov	r1, r9
 80074e0:	f7f9 f886 	bl	80005f0 <__aeabi_dmul>
 80074e4:	e9cd 0100 	strd	r0, r1, [sp]
 80074e8:	9e04      	ldr	r6, [sp, #16]
 80074ea:	f10b 37ff 	add.w	r7, fp, #4294967295
 80074ee:	3501      	adds	r5, #1
 80074f0:	4628      	mov	r0, r5
 80074f2:	f7f9 f817 	bl	8000524 <__aeabi_i2d>
 80074f6:	e9dd 2300 	ldrd	r2, r3, [sp]
 80074fa:	f7f9 f879 	bl	80005f0 <__aeabi_dmul>
 80074fe:	2200      	movs	r2, #0
 8007500:	4b84      	ldr	r3, [pc, #528]	; (8007714 <_dtoa_r+0x60c>)
 8007502:	f7f8 fec3 	bl	800028c <__adddf3>
 8007506:	4680      	mov	r8, r0
 8007508:	f1a1 7950 	sub.w	r9, r1, #54525952	; 0x3400000
 800750c:	2e00      	cmp	r6, #0
 800750e:	d15a      	bne.n	80075c6 <_dtoa_r+0x4be>
 8007510:	2200      	movs	r2, #0
 8007512:	4b81      	ldr	r3, [pc, #516]	; (8007718 <_dtoa_r+0x610>)
 8007514:	e9dd 0100 	ldrd	r0, r1, [sp]
 8007518:	f7f8 feb6 	bl	8000288 <__aeabi_dsub>
 800751c:	4642      	mov	r2, r8
 800751e:	464b      	mov	r3, r9
 8007520:	e9cd 0100 	strd	r0, r1, [sp]
 8007524:	f7f9 faf4 	bl	8000b10 <__aeabi_dcmpgt>
 8007528:	2800      	cmp	r0, #0
 800752a:	f040 829b 	bne.w	8007a64 <_dtoa_r+0x95c>
 800752e:	4642      	mov	r2, r8
 8007530:	f109 4300 	add.w	r3, r9, #2147483648	; 0x80000000
 8007534:	e9dd 0100 	ldrd	r0, r1, [sp]
 8007538:	f7f9 facc 	bl	8000ad4 <__aeabi_dcmplt>
 800753c:	2800      	cmp	r0, #0
 800753e:	f040 828f 	bne.w	8007a60 <_dtoa_r+0x958>
 8007542:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 8007546:	e9cd 2300 	strd	r2, r3, [sp]
 800754a:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800754c:	2b00      	cmp	r3, #0
 800754e:	f2c0 8150 	blt.w	80077f2 <_dtoa_r+0x6ea>
 8007552:	f1bb 0f0e 	cmp.w	fp, #14
 8007556:	f300 814c 	bgt.w	80077f2 <_dtoa_r+0x6ea>
 800755a:	4b6a      	ldr	r3, [pc, #424]	; (8007704 <_dtoa_r+0x5fc>)
 800755c:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 8007560:	e9d3 8900 	ldrd	r8, r9, [r3]
 8007564:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007566:	2b00      	cmp	r3, #0
 8007568:	f280 80da 	bge.w	8007720 <_dtoa_r+0x618>
 800756c:	9b03      	ldr	r3, [sp, #12]
 800756e:	2b00      	cmp	r3, #0
 8007570:	f300 80d6 	bgt.w	8007720 <_dtoa_r+0x618>
 8007574:	f040 8273 	bne.w	8007a5e <_dtoa_r+0x956>
 8007578:	2200      	movs	r2, #0
 800757a:	4b67      	ldr	r3, [pc, #412]	; (8007718 <_dtoa_r+0x610>)
 800757c:	4640      	mov	r0, r8
 800757e:	4649      	mov	r1, r9
 8007580:	f7f9 f836 	bl	80005f0 <__aeabi_dmul>
 8007584:	e9dd 2300 	ldrd	r2, r3, [sp]
 8007588:	f7f9 fab8 	bl	8000afc <__aeabi_dcmpge>
 800758c:	9e03      	ldr	r6, [sp, #12]
 800758e:	4637      	mov	r7, r6
 8007590:	2800      	cmp	r0, #0
 8007592:	f040 824a 	bne.w	8007a2a <_dtoa_r+0x922>
 8007596:	9b02      	ldr	r3, [sp, #8]
 8007598:	9a02      	ldr	r2, [sp, #8]
 800759a:	1c5d      	adds	r5, r3, #1
 800759c:	2331      	movs	r3, #49	; 0x31
 800759e:	7013      	strb	r3, [r2, #0]
 80075a0:	f10b 0b01 	add.w	fp, fp, #1
 80075a4:	e245      	b.n	8007a32 <_dtoa_r+0x92a>
 80075a6:	07f2      	lsls	r2, r6, #31
 80075a8:	d505      	bpl.n	80075b6 <_dtoa_r+0x4ae>
 80075aa:	e9d7 2300 	ldrd	r2, r3, [r7]
 80075ae:	f7f9 f81f 	bl	80005f0 <__aeabi_dmul>
 80075b2:	3501      	adds	r5, #1
 80075b4:	2301      	movs	r3, #1
 80075b6:	1076      	asrs	r6, r6, #1
 80075b8:	3708      	adds	r7, #8
 80075ba:	e775      	b.n	80074a8 <_dtoa_r+0x3a0>
 80075bc:	2502      	movs	r5, #2
 80075be:	e777      	b.n	80074b0 <_dtoa_r+0x3a8>
 80075c0:	465f      	mov	r7, fp
 80075c2:	9e03      	ldr	r6, [sp, #12]
 80075c4:	e794      	b.n	80074f0 <_dtoa_r+0x3e8>
 80075c6:	9a02      	ldr	r2, [sp, #8]
 80075c8:	4b4e      	ldr	r3, [pc, #312]	; (8007704 <_dtoa_r+0x5fc>)
 80075ca:	4432      	add	r2, r6
 80075cc:	9213      	str	r2, [sp, #76]	; 0x4c
 80075ce:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80075d0:	1e71      	subs	r1, r6, #1
 80075d2:	2a00      	cmp	r2, #0
 80075d4:	d048      	beq.n	8007668 <_dtoa_r+0x560>
 80075d6:	eb03 03c1 	add.w	r3, r3, r1, lsl #3
 80075da:	e9d3 2300 	ldrd	r2, r3, [r3]
 80075de:	2000      	movs	r0, #0
 80075e0:	494e      	ldr	r1, [pc, #312]	; (800771c <_dtoa_r+0x614>)
 80075e2:	f7f9 f92f 	bl	8000844 <__aeabi_ddiv>
 80075e6:	4642      	mov	r2, r8
 80075e8:	464b      	mov	r3, r9
 80075ea:	f7f8 fe4d 	bl	8000288 <__aeabi_dsub>
 80075ee:	9d02      	ldr	r5, [sp, #8]
 80075f0:	4680      	mov	r8, r0
 80075f2:	4689      	mov	r9, r1
 80075f4:	e9dd 0100 	ldrd	r0, r1, [sp]
 80075f8:	f7f9 faaa 	bl	8000b50 <__aeabi_d2iz>
 80075fc:	4606      	mov	r6, r0
 80075fe:	f7f8 ff91 	bl	8000524 <__aeabi_i2d>
 8007602:	4602      	mov	r2, r0
 8007604:	460b      	mov	r3, r1
 8007606:	e9dd 0100 	ldrd	r0, r1, [sp]
 800760a:	f7f8 fe3d 	bl	8000288 <__aeabi_dsub>
 800760e:	3630      	adds	r6, #48	; 0x30
 8007610:	f805 6b01 	strb.w	r6, [r5], #1
 8007614:	4642      	mov	r2, r8
 8007616:	464b      	mov	r3, r9
 8007618:	e9cd 0100 	strd	r0, r1, [sp]
 800761c:	f7f9 fa5a 	bl	8000ad4 <__aeabi_dcmplt>
 8007620:	2800      	cmp	r0, #0
 8007622:	d165      	bne.n	80076f0 <_dtoa_r+0x5e8>
 8007624:	e9dd 2300 	ldrd	r2, r3, [sp]
 8007628:	2000      	movs	r0, #0
 800762a:	4938      	ldr	r1, [pc, #224]	; (800770c <_dtoa_r+0x604>)
 800762c:	f7f8 fe2c 	bl	8000288 <__aeabi_dsub>
 8007630:	4642      	mov	r2, r8
 8007632:	464b      	mov	r3, r9
 8007634:	f7f9 fa4e 	bl	8000ad4 <__aeabi_dcmplt>
 8007638:	2800      	cmp	r0, #0
 800763a:	f040 80ba 	bne.w	80077b2 <_dtoa_r+0x6aa>
 800763e:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 8007640:	429d      	cmp	r5, r3
 8007642:	f43f af7e 	beq.w	8007542 <_dtoa_r+0x43a>
 8007646:	2200      	movs	r2, #0
 8007648:	4b31      	ldr	r3, [pc, #196]	; (8007710 <_dtoa_r+0x608>)
 800764a:	4640      	mov	r0, r8
 800764c:	4649      	mov	r1, r9
 800764e:	f7f8 ffcf 	bl	80005f0 <__aeabi_dmul>
 8007652:	2200      	movs	r2, #0
 8007654:	4680      	mov	r8, r0
 8007656:	4689      	mov	r9, r1
 8007658:	4b2d      	ldr	r3, [pc, #180]	; (8007710 <_dtoa_r+0x608>)
 800765a:	e9dd 0100 	ldrd	r0, r1, [sp]
 800765e:	f7f8 ffc7 	bl	80005f0 <__aeabi_dmul>
 8007662:	e9cd 0100 	strd	r0, r1, [sp]
 8007666:	e7c5      	b.n	80075f4 <_dtoa_r+0x4ec>
 8007668:	eb03 01c1 	add.w	r1, r3, r1, lsl #3
 800766c:	4642      	mov	r2, r8
 800766e:	464b      	mov	r3, r9
 8007670:	e9d1 0100 	ldrd	r0, r1, [r1]
 8007674:	f7f8 ffbc 	bl	80005f0 <__aeabi_dmul>
 8007678:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 800767c:	9d02      	ldr	r5, [sp, #8]
 800767e:	e9dd 0100 	ldrd	r0, r1, [sp]
 8007682:	f7f9 fa65 	bl	8000b50 <__aeabi_d2iz>
 8007686:	4606      	mov	r6, r0
 8007688:	f7f8 ff4c 	bl	8000524 <__aeabi_i2d>
 800768c:	3630      	adds	r6, #48	; 0x30
 800768e:	4602      	mov	r2, r0
 8007690:	460b      	mov	r3, r1
 8007692:	e9dd 0100 	ldrd	r0, r1, [sp]
 8007696:	f7f8 fdf7 	bl	8000288 <__aeabi_dsub>
 800769a:	f805 6b01 	strb.w	r6, [r5], #1
 800769e:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 80076a0:	42ab      	cmp	r3, r5
 80076a2:	4680      	mov	r8, r0
 80076a4:	4689      	mov	r9, r1
 80076a6:	f04f 0200 	mov.w	r2, #0
 80076aa:	d125      	bne.n	80076f8 <_dtoa_r+0x5f0>
 80076ac:	4b1b      	ldr	r3, [pc, #108]	; (800771c <_dtoa_r+0x614>)
 80076ae:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 80076b2:	f7f8 fdeb 	bl	800028c <__adddf3>
 80076b6:	4602      	mov	r2, r0
 80076b8:	460b      	mov	r3, r1
 80076ba:	4640      	mov	r0, r8
 80076bc:	4649      	mov	r1, r9
 80076be:	f7f9 fa27 	bl	8000b10 <__aeabi_dcmpgt>
 80076c2:	2800      	cmp	r0, #0
 80076c4:	d175      	bne.n	80077b2 <_dtoa_r+0x6aa>
 80076c6:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 80076ca:	2000      	movs	r0, #0
 80076cc:	4913      	ldr	r1, [pc, #76]	; (800771c <_dtoa_r+0x614>)
 80076ce:	f7f8 fddb 	bl	8000288 <__aeabi_dsub>
 80076d2:	4602      	mov	r2, r0
 80076d4:	460b      	mov	r3, r1
 80076d6:	4640      	mov	r0, r8
 80076d8:	4649      	mov	r1, r9
 80076da:	f7f9 f9fb 	bl	8000ad4 <__aeabi_dcmplt>
 80076de:	2800      	cmp	r0, #0
 80076e0:	f43f af2f 	beq.w	8007542 <_dtoa_r+0x43a>
 80076e4:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 80076e8:	2b30      	cmp	r3, #48	; 0x30
 80076ea:	f105 32ff 	add.w	r2, r5, #4294967295
 80076ee:	d001      	beq.n	80076f4 <_dtoa_r+0x5ec>
 80076f0:	46bb      	mov	fp, r7
 80076f2:	e04d      	b.n	8007790 <_dtoa_r+0x688>
 80076f4:	4615      	mov	r5, r2
 80076f6:	e7f5      	b.n	80076e4 <_dtoa_r+0x5dc>
 80076f8:	4b05      	ldr	r3, [pc, #20]	; (8007710 <_dtoa_r+0x608>)
 80076fa:	f7f8 ff79 	bl	80005f0 <__aeabi_dmul>
 80076fe:	e9cd 0100 	strd	r0, r1, [sp]
 8007702:	e7bc      	b.n	800767e <_dtoa_r+0x576>
 8007704:	080088c8 	.word	0x080088c8
 8007708:	080088a0 	.word	0x080088a0
 800770c:	3ff00000 	.word	0x3ff00000
 8007710:	40240000 	.word	0x40240000
 8007714:	401c0000 	.word	0x401c0000
 8007718:	40140000 	.word	0x40140000
 800771c:	3fe00000 	.word	0x3fe00000
 8007720:	e9dd 6700 	ldrd	r6, r7, [sp]
 8007724:	9d02      	ldr	r5, [sp, #8]
 8007726:	4642      	mov	r2, r8
 8007728:	464b      	mov	r3, r9
 800772a:	4630      	mov	r0, r6
 800772c:	4639      	mov	r1, r7
 800772e:	f7f9 f889 	bl	8000844 <__aeabi_ddiv>
 8007732:	f7f9 fa0d 	bl	8000b50 <__aeabi_d2iz>
 8007736:	9000      	str	r0, [sp, #0]
 8007738:	f7f8 fef4 	bl	8000524 <__aeabi_i2d>
 800773c:	4642      	mov	r2, r8
 800773e:	464b      	mov	r3, r9
 8007740:	f7f8 ff56 	bl	80005f0 <__aeabi_dmul>
 8007744:	4602      	mov	r2, r0
 8007746:	460b      	mov	r3, r1
 8007748:	4630      	mov	r0, r6
 800774a:	4639      	mov	r1, r7
 800774c:	f7f8 fd9c 	bl	8000288 <__aeabi_dsub>
 8007750:	9e00      	ldr	r6, [sp, #0]
 8007752:	9f03      	ldr	r7, [sp, #12]
 8007754:	3630      	adds	r6, #48	; 0x30
 8007756:	f805 6b01 	strb.w	r6, [r5], #1
 800775a:	9e02      	ldr	r6, [sp, #8]
 800775c:	1bae      	subs	r6, r5, r6
 800775e:	42b7      	cmp	r7, r6
 8007760:	4602      	mov	r2, r0
 8007762:	460b      	mov	r3, r1
 8007764:	d138      	bne.n	80077d8 <_dtoa_r+0x6d0>
 8007766:	f7f8 fd91 	bl	800028c <__adddf3>
 800776a:	4606      	mov	r6, r0
 800776c:	460f      	mov	r7, r1
 800776e:	4602      	mov	r2, r0
 8007770:	460b      	mov	r3, r1
 8007772:	4640      	mov	r0, r8
 8007774:	4649      	mov	r1, r9
 8007776:	f7f9 f9ad 	bl	8000ad4 <__aeabi_dcmplt>
 800777a:	b9c8      	cbnz	r0, 80077b0 <_dtoa_r+0x6a8>
 800777c:	4632      	mov	r2, r6
 800777e:	463b      	mov	r3, r7
 8007780:	4640      	mov	r0, r8
 8007782:	4649      	mov	r1, r9
 8007784:	f7f9 f99c 	bl	8000ac0 <__aeabi_dcmpeq>
 8007788:	b110      	cbz	r0, 8007790 <_dtoa_r+0x688>
 800778a:	9b00      	ldr	r3, [sp, #0]
 800778c:	07db      	lsls	r3, r3, #31
 800778e:	d40f      	bmi.n	80077b0 <_dtoa_r+0x6a8>
 8007790:	4651      	mov	r1, sl
 8007792:	4620      	mov	r0, r4
 8007794:	f000 fadb 	bl	8007d4e <_Bfree>
 8007798:	2300      	movs	r3, #0
 800779a:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 800779c:	702b      	strb	r3, [r5, #0]
 800779e:	f10b 0301 	add.w	r3, fp, #1
 80077a2:	6013      	str	r3, [r2, #0]
 80077a4:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80077a6:	2b00      	cmp	r3, #0
 80077a8:	f43f acf8 	beq.w	800719c <_dtoa_r+0x94>
 80077ac:	601d      	str	r5, [r3, #0]
 80077ae:	e4f5      	b.n	800719c <_dtoa_r+0x94>
 80077b0:	465f      	mov	r7, fp
 80077b2:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 80077b6:	2a39      	cmp	r2, #57	; 0x39
 80077b8:	f105 33ff 	add.w	r3, r5, #4294967295
 80077bc:	d106      	bne.n	80077cc <_dtoa_r+0x6c4>
 80077be:	9a02      	ldr	r2, [sp, #8]
 80077c0:	429a      	cmp	r2, r3
 80077c2:	d107      	bne.n	80077d4 <_dtoa_r+0x6cc>
 80077c4:	2330      	movs	r3, #48	; 0x30
 80077c6:	7013      	strb	r3, [r2, #0]
 80077c8:	3701      	adds	r7, #1
 80077ca:	4613      	mov	r3, r2
 80077cc:	781a      	ldrb	r2, [r3, #0]
 80077ce:	3201      	adds	r2, #1
 80077d0:	701a      	strb	r2, [r3, #0]
 80077d2:	e78d      	b.n	80076f0 <_dtoa_r+0x5e8>
 80077d4:	461d      	mov	r5, r3
 80077d6:	e7ec      	b.n	80077b2 <_dtoa_r+0x6aa>
 80077d8:	2200      	movs	r2, #0
 80077da:	4ba4      	ldr	r3, [pc, #656]	; (8007a6c <_dtoa_r+0x964>)
 80077dc:	f7f8 ff08 	bl	80005f0 <__aeabi_dmul>
 80077e0:	2200      	movs	r2, #0
 80077e2:	2300      	movs	r3, #0
 80077e4:	4606      	mov	r6, r0
 80077e6:	460f      	mov	r7, r1
 80077e8:	f7f9 f96a 	bl	8000ac0 <__aeabi_dcmpeq>
 80077ec:	2800      	cmp	r0, #0
 80077ee:	d09a      	beq.n	8007726 <_dtoa_r+0x61e>
 80077f0:	e7ce      	b.n	8007790 <_dtoa_r+0x688>
 80077f2:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80077f4:	2a00      	cmp	r2, #0
 80077f6:	f000 80cd 	beq.w	8007994 <_dtoa_r+0x88c>
 80077fa:	9a07      	ldr	r2, [sp, #28]
 80077fc:	2a01      	cmp	r2, #1
 80077fe:	f300 80af 	bgt.w	8007960 <_dtoa_r+0x858>
 8007802:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8007804:	2a00      	cmp	r2, #0
 8007806:	f000 80a7 	beq.w	8007958 <_dtoa_r+0x850>
 800780a:	f203 4333 	addw	r3, r3, #1075	; 0x433
 800780e:	9e08      	ldr	r6, [sp, #32]
 8007810:	9d05      	ldr	r5, [sp, #20]
 8007812:	9a05      	ldr	r2, [sp, #20]
 8007814:	441a      	add	r2, r3
 8007816:	9205      	str	r2, [sp, #20]
 8007818:	9a06      	ldr	r2, [sp, #24]
 800781a:	2101      	movs	r1, #1
 800781c:	441a      	add	r2, r3
 800781e:	4620      	mov	r0, r4
 8007820:	9206      	str	r2, [sp, #24]
 8007822:	f000 fb34 	bl	8007e8e <__i2b>
 8007826:	4607      	mov	r7, r0
 8007828:	2d00      	cmp	r5, #0
 800782a:	dd0c      	ble.n	8007846 <_dtoa_r+0x73e>
 800782c:	9b06      	ldr	r3, [sp, #24]
 800782e:	2b00      	cmp	r3, #0
 8007830:	dd09      	ble.n	8007846 <_dtoa_r+0x73e>
 8007832:	42ab      	cmp	r3, r5
 8007834:	9a05      	ldr	r2, [sp, #20]
 8007836:	bfa8      	it	ge
 8007838:	462b      	movge	r3, r5
 800783a:	1ad2      	subs	r2, r2, r3
 800783c:	9205      	str	r2, [sp, #20]
 800783e:	9a06      	ldr	r2, [sp, #24]
 8007840:	1aed      	subs	r5, r5, r3
 8007842:	1ad3      	subs	r3, r2, r3
 8007844:	9306      	str	r3, [sp, #24]
 8007846:	9b08      	ldr	r3, [sp, #32]
 8007848:	b1f3      	cbz	r3, 8007888 <_dtoa_r+0x780>
 800784a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800784c:	2b00      	cmp	r3, #0
 800784e:	f000 80a5 	beq.w	800799c <_dtoa_r+0x894>
 8007852:	2e00      	cmp	r6, #0
 8007854:	dd10      	ble.n	8007878 <_dtoa_r+0x770>
 8007856:	4639      	mov	r1, r7
 8007858:	4632      	mov	r2, r6
 800785a:	4620      	mov	r0, r4
 800785c:	f000 fbae 	bl	8007fbc <__pow5mult>
 8007860:	4652      	mov	r2, sl
 8007862:	4601      	mov	r1, r0
 8007864:	4607      	mov	r7, r0
 8007866:	4620      	mov	r0, r4
 8007868:	f000 fb1a 	bl	8007ea0 <__multiply>
 800786c:	4651      	mov	r1, sl
 800786e:	4680      	mov	r8, r0
 8007870:	4620      	mov	r0, r4
 8007872:	f000 fa6c 	bl	8007d4e <_Bfree>
 8007876:	46c2      	mov	sl, r8
 8007878:	9b08      	ldr	r3, [sp, #32]
 800787a:	1b9a      	subs	r2, r3, r6
 800787c:	d004      	beq.n	8007888 <_dtoa_r+0x780>
 800787e:	4651      	mov	r1, sl
 8007880:	4620      	mov	r0, r4
 8007882:	f000 fb9b 	bl	8007fbc <__pow5mult>
 8007886:	4682      	mov	sl, r0
 8007888:	2101      	movs	r1, #1
 800788a:	4620      	mov	r0, r4
 800788c:	f000 faff 	bl	8007e8e <__i2b>
 8007890:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8007892:	2b00      	cmp	r3, #0
 8007894:	4606      	mov	r6, r0
 8007896:	f340 8083 	ble.w	80079a0 <_dtoa_r+0x898>
 800789a:	461a      	mov	r2, r3
 800789c:	4601      	mov	r1, r0
 800789e:	4620      	mov	r0, r4
 80078a0:	f000 fb8c 	bl	8007fbc <__pow5mult>
 80078a4:	9b07      	ldr	r3, [sp, #28]
 80078a6:	2b01      	cmp	r3, #1
 80078a8:	4606      	mov	r6, r0
 80078aa:	dd7c      	ble.n	80079a6 <_dtoa_r+0x89e>
 80078ac:	f04f 0800 	mov.w	r8, #0
 80078b0:	6933      	ldr	r3, [r6, #16]
 80078b2:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 80078b6:	6918      	ldr	r0, [r3, #16]
 80078b8:	f000 fa9b 	bl	8007df2 <__hi0bits>
 80078bc:	f1c0 0020 	rsb	r0, r0, #32
 80078c0:	9b06      	ldr	r3, [sp, #24]
 80078c2:	4418      	add	r0, r3
 80078c4:	f010 001f 	ands.w	r0, r0, #31
 80078c8:	f000 8096 	beq.w	80079f8 <_dtoa_r+0x8f0>
 80078cc:	f1c0 0320 	rsb	r3, r0, #32
 80078d0:	2b04      	cmp	r3, #4
 80078d2:	f340 8087 	ble.w	80079e4 <_dtoa_r+0x8dc>
 80078d6:	9b05      	ldr	r3, [sp, #20]
 80078d8:	f1c0 001c 	rsb	r0, r0, #28
 80078dc:	4403      	add	r3, r0
 80078de:	9305      	str	r3, [sp, #20]
 80078e0:	9b06      	ldr	r3, [sp, #24]
 80078e2:	4405      	add	r5, r0
 80078e4:	4403      	add	r3, r0
 80078e6:	9306      	str	r3, [sp, #24]
 80078e8:	9b05      	ldr	r3, [sp, #20]
 80078ea:	2b00      	cmp	r3, #0
 80078ec:	dd05      	ble.n	80078fa <_dtoa_r+0x7f2>
 80078ee:	4651      	mov	r1, sl
 80078f0:	461a      	mov	r2, r3
 80078f2:	4620      	mov	r0, r4
 80078f4:	f000 fbb0 	bl	8008058 <__lshift>
 80078f8:	4682      	mov	sl, r0
 80078fa:	9b06      	ldr	r3, [sp, #24]
 80078fc:	2b00      	cmp	r3, #0
 80078fe:	dd05      	ble.n	800790c <_dtoa_r+0x804>
 8007900:	4631      	mov	r1, r6
 8007902:	461a      	mov	r2, r3
 8007904:	4620      	mov	r0, r4
 8007906:	f000 fba7 	bl	8008058 <__lshift>
 800790a:	4606      	mov	r6, r0
 800790c:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800790e:	2b00      	cmp	r3, #0
 8007910:	d074      	beq.n	80079fc <_dtoa_r+0x8f4>
 8007912:	4631      	mov	r1, r6
 8007914:	4650      	mov	r0, sl
 8007916:	f000 fbf0 	bl	80080fa <__mcmp>
 800791a:	2800      	cmp	r0, #0
 800791c:	da6e      	bge.n	80079fc <_dtoa_r+0x8f4>
 800791e:	2300      	movs	r3, #0
 8007920:	4651      	mov	r1, sl
 8007922:	220a      	movs	r2, #10
 8007924:	4620      	mov	r0, r4
 8007926:	f000 fa29 	bl	8007d7c <__multadd>
 800792a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800792c:	f10b 3bff 	add.w	fp, fp, #4294967295
 8007930:	4682      	mov	sl, r0
 8007932:	2b00      	cmp	r3, #0
 8007934:	f000 81a8 	beq.w	8007c88 <_dtoa_r+0xb80>
 8007938:	2300      	movs	r3, #0
 800793a:	4639      	mov	r1, r7
 800793c:	220a      	movs	r2, #10
 800793e:	4620      	mov	r0, r4
 8007940:	f000 fa1c 	bl	8007d7c <__multadd>
 8007944:	9b04      	ldr	r3, [sp, #16]
 8007946:	2b00      	cmp	r3, #0
 8007948:	4607      	mov	r7, r0
 800794a:	f300 80c8 	bgt.w	8007ade <_dtoa_r+0x9d6>
 800794e:	9b07      	ldr	r3, [sp, #28]
 8007950:	2b02      	cmp	r3, #2
 8007952:	f340 80c4 	ble.w	8007ade <_dtoa_r+0x9d6>
 8007956:	e059      	b.n	8007a0c <_dtoa_r+0x904>
 8007958:	9b14      	ldr	r3, [sp, #80]	; 0x50
 800795a:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 800795e:	e756      	b.n	800780e <_dtoa_r+0x706>
 8007960:	9b03      	ldr	r3, [sp, #12]
 8007962:	1e5e      	subs	r6, r3, #1
 8007964:	9b08      	ldr	r3, [sp, #32]
 8007966:	42b3      	cmp	r3, r6
 8007968:	bfbf      	itttt	lt
 800796a:	9b08      	ldrlt	r3, [sp, #32]
 800796c:	9608      	strlt	r6, [sp, #32]
 800796e:	1af2      	sublt	r2, r6, r3
 8007970:	9b0b      	ldrlt	r3, [sp, #44]	; 0x2c
 8007972:	bfb6      	itet	lt
 8007974:	189b      	addlt	r3, r3, r2
 8007976:	1b9e      	subge	r6, r3, r6
 8007978:	930b      	strlt	r3, [sp, #44]	; 0x2c
 800797a:	9b03      	ldr	r3, [sp, #12]
 800797c:	bfb8      	it	lt
 800797e:	2600      	movlt	r6, #0
 8007980:	2b00      	cmp	r3, #0
 8007982:	bfb9      	ittee	lt
 8007984:	9b05      	ldrlt	r3, [sp, #20]
 8007986:	9a03      	ldrlt	r2, [sp, #12]
 8007988:	9d05      	ldrge	r5, [sp, #20]
 800798a:	9b03      	ldrge	r3, [sp, #12]
 800798c:	bfbc      	itt	lt
 800798e:	1a9d      	sublt	r5, r3, r2
 8007990:	2300      	movlt	r3, #0
 8007992:	e73e      	b.n	8007812 <_dtoa_r+0x70a>
 8007994:	9e08      	ldr	r6, [sp, #32]
 8007996:	9d05      	ldr	r5, [sp, #20]
 8007998:	9f09      	ldr	r7, [sp, #36]	; 0x24
 800799a:	e745      	b.n	8007828 <_dtoa_r+0x720>
 800799c:	9a08      	ldr	r2, [sp, #32]
 800799e:	e76e      	b.n	800787e <_dtoa_r+0x776>
 80079a0:	9b07      	ldr	r3, [sp, #28]
 80079a2:	2b01      	cmp	r3, #1
 80079a4:	dc19      	bgt.n	80079da <_dtoa_r+0x8d2>
 80079a6:	9b00      	ldr	r3, [sp, #0]
 80079a8:	b9bb      	cbnz	r3, 80079da <_dtoa_r+0x8d2>
 80079aa:	9b01      	ldr	r3, [sp, #4]
 80079ac:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80079b0:	b99b      	cbnz	r3, 80079da <_dtoa_r+0x8d2>
 80079b2:	9b01      	ldr	r3, [sp, #4]
 80079b4:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 80079b8:	0d1b      	lsrs	r3, r3, #20
 80079ba:	051b      	lsls	r3, r3, #20
 80079bc:	b183      	cbz	r3, 80079e0 <_dtoa_r+0x8d8>
 80079be:	9b05      	ldr	r3, [sp, #20]
 80079c0:	3301      	adds	r3, #1
 80079c2:	9305      	str	r3, [sp, #20]
 80079c4:	9b06      	ldr	r3, [sp, #24]
 80079c6:	3301      	adds	r3, #1
 80079c8:	9306      	str	r3, [sp, #24]
 80079ca:	f04f 0801 	mov.w	r8, #1
 80079ce:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80079d0:	2b00      	cmp	r3, #0
 80079d2:	f47f af6d 	bne.w	80078b0 <_dtoa_r+0x7a8>
 80079d6:	2001      	movs	r0, #1
 80079d8:	e772      	b.n	80078c0 <_dtoa_r+0x7b8>
 80079da:	f04f 0800 	mov.w	r8, #0
 80079de:	e7f6      	b.n	80079ce <_dtoa_r+0x8c6>
 80079e0:	4698      	mov	r8, r3
 80079e2:	e7f4      	b.n	80079ce <_dtoa_r+0x8c6>
 80079e4:	d080      	beq.n	80078e8 <_dtoa_r+0x7e0>
 80079e6:	9a05      	ldr	r2, [sp, #20]
 80079e8:	331c      	adds	r3, #28
 80079ea:	441a      	add	r2, r3
 80079ec:	9205      	str	r2, [sp, #20]
 80079ee:	9a06      	ldr	r2, [sp, #24]
 80079f0:	441a      	add	r2, r3
 80079f2:	441d      	add	r5, r3
 80079f4:	4613      	mov	r3, r2
 80079f6:	e776      	b.n	80078e6 <_dtoa_r+0x7de>
 80079f8:	4603      	mov	r3, r0
 80079fa:	e7f4      	b.n	80079e6 <_dtoa_r+0x8de>
 80079fc:	9b03      	ldr	r3, [sp, #12]
 80079fe:	2b00      	cmp	r3, #0
 8007a00:	dc36      	bgt.n	8007a70 <_dtoa_r+0x968>
 8007a02:	9b07      	ldr	r3, [sp, #28]
 8007a04:	2b02      	cmp	r3, #2
 8007a06:	dd33      	ble.n	8007a70 <_dtoa_r+0x968>
 8007a08:	9b03      	ldr	r3, [sp, #12]
 8007a0a:	9304      	str	r3, [sp, #16]
 8007a0c:	9b04      	ldr	r3, [sp, #16]
 8007a0e:	b963      	cbnz	r3, 8007a2a <_dtoa_r+0x922>
 8007a10:	4631      	mov	r1, r6
 8007a12:	2205      	movs	r2, #5
 8007a14:	4620      	mov	r0, r4
 8007a16:	f000 f9b1 	bl	8007d7c <__multadd>
 8007a1a:	4601      	mov	r1, r0
 8007a1c:	4606      	mov	r6, r0
 8007a1e:	4650      	mov	r0, sl
 8007a20:	f000 fb6b 	bl	80080fa <__mcmp>
 8007a24:	2800      	cmp	r0, #0
 8007a26:	f73f adb6 	bgt.w	8007596 <_dtoa_r+0x48e>
 8007a2a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007a2c:	9d02      	ldr	r5, [sp, #8]
 8007a2e:	ea6f 0b03 	mvn.w	fp, r3
 8007a32:	2300      	movs	r3, #0
 8007a34:	9303      	str	r3, [sp, #12]
 8007a36:	4631      	mov	r1, r6
 8007a38:	4620      	mov	r0, r4
 8007a3a:	f000 f988 	bl	8007d4e <_Bfree>
 8007a3e:	2f00      	cmp	r7, #0
 8007a40:	f43f aea6 	beq.w	8007790 <_dtoa_r+0x688>
 8007a44:	9b03      	ldr	r3, [sp, #12]
 8007a46:	b12b      	cbz	r3, 8007a54 <_dtoa_r+0x94c>
 8007a48:	42bb      	cmp	r3, r7
 8007a4a:	d003      	beq.n	8007a54 <_dtoa_r+0x94c>
 8007a4c:	4619      	mov	r1, r3
 8007a4e:	4620      	mov	r0, r4
 8007a50:	f000 f97d 	bl	8007d4e <_Bfree>
 8007a54:	4639      	mov	r1, r7
 8007a56:	4620      	mov	r0, r4
 8007a58:	f000 f979 	bl	8007d4e <_Bfree>
 8007a5c:	e698      	b.n	8007790 <_dtoa_r+0x688>
 8007a5e:	2600      	movs	r6, #0
 8007a60:	4637      	mov	r7, r6
 8007a62:	e7e2      	b.n	8007a2a <_dtoa_r+0x922>
 8007a64:	46bb      	mov	fp, r7
 8007a66:	4637      	mov	r7, r6
 8007a68:	e595      	b.n	8007596 <_dtoa_r+0x48e>
 8007a6a:	bf00      	nop
 8007a6c:	40240000 	.word	0x40240000
 8007a70:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007a72:	bb93      	cbnz	r3, 8007ada <_dtoa_r+0x9d2>
 8007a74:	9b03      	ldr	r3, [sp, #12]
 8007a76:	9304      	str	r3, [sp, #16]
 8007a78:	9d02      	ldr	r5, [sp, #8]
 8007a7a:	4631      	mov	r1, r6
 8007a7c:	4650      	mov	r0, sl
 8007a7e:	f7ff fab7 	bl	8006ff0 <quorem>
 8007a82:	f100 0930 	add.w	r9, r0, #48	; 0x30
 8007a86:	f805 9b01 	strb.w	r9, [r5], #1
 8007a8a:	9b02      	ldr	r3, [sp, #8]
 8007a8c:	9a04      	ldr	r2, [sp, #16]
 8007a8e:	1aeb      	subs	r3, r5, r3
 8007a90:	429a      	cmp	r2, r3
 8007a92:	f300 80dc 	bgt.w	8007c4e <_dtoa_r+0xb46>
 8007a96:	9b02      	ldr	r3, [sp, #8]
 8007a98:	2a01      	cmp	r2, #1
 8007a9a:	bfac      	ite	ge
 8007a9c:	189b      	addge	r3, r3, r2
 8007a9e:	3301      	addlt	r3, #1
 8007aa0:	4698      	mov	r8, r3
 8007aa2:	2300      	movs	r3, #0
 8007aa4:	9303      	str	r3, [sp, #12]
 8007aa6:	4651      	mov	r1, sl
 8007aa8:	2201      	movs	r2, #1
 8007aaa:	4620      	mov	r0, r4
 8007aac:	f000 fad4 	bl	8008058 <__lshift>
 8007ab0:	4631      	mov	r1, r6
 8007ab2:	4682      	mov	sl, r0
 8007ab4:	f000 fb21 	bl	80080fa <__mcmp>
 8007ab8:	2800      	cmp	r0, #0
 8007aba:	f300 808d 	bgt.w	8007bd8 <_dtoa_r+0xad0>
 8007abe:	d103      	bne.n	8007ac8 <_dtoa_r+0x9c0>
 8007ac0:	f019 0f01 	tst.w	r9, #1
 8007ac4:	f040 8088 	bne.w	8007bd8 <_dtoa_r+0xad0>
 8007ac8:	4645      	mov	r5, r8
 8007aca:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 8007ace:	2b30      	cmp	r3, #48	; 0x30
 8007ad0:	f105 32ff 	add.w	r2, r5, #4294967295
 8007ad4:	d1af      	bne.n	8007a36 <_dtoa_r+0x92e>
 8007ad6:	4615      	mov	r5, r2
 8007ad8:	e7f7      	b.n	8007aca <_dtoa_r+0x9c2>
 8007ada:	9b03      	ldr	r3, [sp, #12]
 8007adc:	9304      	str	r3, [sp, #16]
 8007ade:	2d00      	cmp	r5, #0
 8007ae0:	dd05      	ble.n	8007aee <_dtoa_r+0x9e6>
 8007ae2:	4639      	mov	r1, r7
 8007ae4:	462a      	mov	r2, r5
 8007ae6:	4620      	mov	r0, r4
 8007ae8:	f000 fab6 	bl	8008058 <__lshift>
 8007aec:	4607      	mov	r7, r0
 8007aee:	f1b8 0f00 	cmp.w	r8, #0
 8007af2:	d04c      	beq.n	8007b8e <_dtoa_r+0xa86>
 8007af4:	6879      	ldr	r1, [r7, #4]
 8007af6:	4620      	mov	r0, r4
 8007af8:	f000 f8f5 	bl	8007ce6 <_Balloc>
 8007afc:	693a      	ldr	r2, [r7, #16]
 8007afe:	3202      	adds	r2, #2
 8007b00:	4605      	mov	r5, r0
 8007b02:	0092      	lsls	r2, r2, #2
 8007b04:	f107 010c 	add.w	r1, r7, #12
 8007b08:	300c      	adds	r0, #12
 8007b0a:	f000 f8e1 	bl	8007cd0 <memcpy>
 8007b0e:	2201      	movs	r2, #1
 8007b10:	4629      	mov	r1, r5
 8007b12:	4620      	mov	r0, r4
 8007b14:	f000 faa0 	bl	8008058 <__lshift>
 8007b18:	9b00      	ldr	r3, [sp, #0]
 8007b1a:	f8dd 8008 	ldr.w	r8, [sp, #8]
 8007b1e:	9703      	str	r7, [sp, #12]
 8007b20:	f003 0301 	and.w	r3, r3, #1
 8007b24:	4607      	mov	r7, r0
 8007b26:	9305      	str	r3, [sp, #20]
 8007b28:	4631      	mov	r1, r6
 8007b2a:	4650      	mov	r0, sl
 8007b2c:	f7ff fa60 	bl	8006ff0 <quorem>
 8007b30:	9903      	ldr	r1, [sp, #12]
 8007b32:	4605      	mov	r5, r0
 8007b34:	f100 0930 	add.w	r9, r0, #48	; 0x30
 8007b38:	4650      	mov	r0, sl
 8007b3a:	f000 fade 	bl	80080fa <__mcmp>
 8007b3e:	463a      	mov	r2, r7
 8007b40:	9000      	str	r0, [sp, #0]
 8007b42:	4631      	mov	r1, r6
 8007b44:	4620      	mov	r0, r4
 8007b46:	f000 faf2 	bl	800812e <__mdiff>
 8007b4a:	68c3      	ldr	r3, [r0, #12]
 8007b4c:	4602      	mov	r2, r0
 8007b4e:	bb03      	cbnz	r3, 8007b92 <_dtoa_r+0xa8a>
 8007b50:	4601      	mov	r1, r0
 8007b52:	9006      	str	r0, [sp, #24]
 8007b54:	4650      	mov	r0, sl
 8007b56:	f000 fad0 	bl	80080fa <__mcmp>
 8007b5a:	9a06      	ldr	r2, [sp, #24]
 8007b5c:	4603      	mov	r3, r0
 8007b5e:	4611      	mov	r1, r2
 8007b60:	4620      	mov	r0, r4
 8007b62:	9306      	str	r3, [sp, #24]
 8007b64:	f000 f8f3 	bl	8007d4e <_Bfree>
 8007b68:	9b06      	ldr	r3, [sp, #24]
 8007b6a:	b9a3      	cbnz	r3, 8007b96 <_dtoa_r+0xa8e>
 8007b6c:	9a07      	ldr	r2, [sp, #28]
 8007b6e:	b992      	cbnz	r2, 8007b96 <_dtoa_r+0xa8e>
 8007b70:	9a05      	ldr	r2, [sp, #20]
 8007b72:	b982      	cbnz	r2, 8007b96 <_dtoa_r+0xa8e>
 8007b74:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 8007b78:	d029      	beq.n	8007bce <_dtoa_r+0xac6>
 8007b7a:	9b00      	ldr	r3, [sp, #0]
 8007b7c:	2b00      	cmp	r3, #0
 8007b7e:	dd01      	ble.n	8007b84 <_dtoa_r+0xa7c>
 8007b80:	f105 0931 	add.w	r9, r5, #49	; 0x31
 8007b84:	f108 0501 	add.w	r5, r8, #1
 8007b88:	f888 9000 	strb.w	r9, [r8]
 8007b8c:	e753      	b.n	8007a36 <_dtoa_r+0x92e>
 8007b8e:	4638      	mov	r0, r7
 8007b90:	e7c2      	b.n	8007b18 <_dtoa_r+0xa10>
 8007b92:	2301      	movs	r3, #1
 8007b94:	e7e3      	b.n	8007b5e <_dtoa_r+0xa56>
 8007b96:	9a00      	ldr	r2, [sp, #0]
 8007b98:	2a00      	cmp	r2, #0
 8007b9a:	db04      	blt.n	8007ba6 <_dtoa_r+0xa9e>
 8007b9c:	d125      	bne.n	8007bea <_dtoa_r+0xae2>
 8007b9e:	9a07      	ldr	r2, [sp, #28]
 8007ba0:	bb1a      	cbnz	r2, 8007bea <_dtoa_r+0xae2>
 8007ba2:	9a05      	ldr	r2, [sp, #20]
 8007ba4:	bb0a      	cbnz	r2, 8007bea <_dtoa_r+0xae2>
 8007ba6:	2b00      	cmp	r3, #0
 8007ba8:	ddec      	ble.n	8007b84 <_dtoa_r+0xa7c>
 8007baa:	4651      	mov	r1, sl
 8007bac:	2201      	movs	r2, #1
 8007bae:	4620      	mov	r0, r4
 8007bb0:	f000 fa52 	bl	8008058 <__lshift>
 8007bb4:	4631      	mov	r1, r6
 8007bb6:	4682      	mov	sl, r0
 8007bb8:	f000 fa9f 	bl	80080fa <__mcmp>
 8007bbc:	2800      	cmp	r0, #0
 8007bbe:	dc03      	bgt.n	8007bc8 <_dtoa_r+0xac0>
 8007bc0:	d1e0      	bne.n	8007b84 <_dtoa_r+0xa7c>
 8007bc2:	f019 0f01 	tst.w	r9, #1
 8007bc6:	d0dd      	beq.n	8007b84 <_dtoa_r+0xa7c>
 8007bc8:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 8007bcc:	d1d8      	bne.n	8007b80 <_dtoa_r+0xa78>
 8007bce:	2339      	movs	r3, #57	; 0x39
 8007bd0:	f888 3000 	strb.w	r3, [r8]
 8007bd4:	f108 0801 	add.w	r8, r8, #1
 8007bd8:	4645      	mov	r5, r8
 8007bda:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 8007bde:	2b39      	cmp	r3, #57	; 0x39
 8007be0:	f105 32ff 	add.w	r2, r5, #4294967295
 8007be4:	d03b      	beq.n	8007c5e <_dtoa_r+0xb56>
 8007be6:	3301      	adds	r3, #1
 8007be8:	e040      	b.n	8007c6c <_dtoa_r+0xb64>
 8007bea:	2b00      	cmp	r3, #0
 8007bec:	f108 0501 	add.w	r5, r8, #1
 8007bf0:	dd05      	ble.n	8007bfe <_dtoa_r+0xaf6>
 8007bf2:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 8007bf6:	d0ea      	beq.n	8007bce <_dtoa_r+0xac6>
 8007bf8:	f109 0901 	add.w	r9, r9, #1
 8007bfc:	e7c4      	b.n	8007b88 <_dtoa_r+0xa80>
 8007bfe:	9b02      	ldr	r3, [sp, #8]
 8007c00:	9a04      	ldr	r2, [sp, #16]
 8007c02:	f805 9c01 	strb.w	r9, [r5, #-1]
 8007c06:	1aeb      	subs	r3, r5, r3
 8007c08:	4293      	cmp	r3, r2
 8007c0a:	46a8      	mov	r8, r5
 8007c0c:	f43f af4b 	beq.w	8007aa6 <_dtoa_r+0x99e>
 8007c10:	4651      	mov	r1, sl
 8007c12:	2300      	movs	r3, #0
 8007c14:	220a      	movs	r2, #10
 8007c16:	4620      	mov	r0, r4
 8007c18:	f000 f8b0 	bl	8007d7c <__multadd>
 8007c1c:	9b03      	ldr	r3, [sp, #12]
 8007c1e:	9903      	ldr	r1, [sp, #12]
 8007c20:	42bb      	cmp	r3, r7
 8007c22:	4682      	mov	sl, r0
 8007c24:	f04f 0300 	mov.w	r3, #0
 8007c28:	f04f 020a 	mov.w	r2, #10
 8007c2c:	4620      	mov	r0, r4
 8007c2e:	d104      	bne.n	8007c3a <_dtoa_r+0xb32>
 8007c30:	f000 f8a4 	bl	8007d7c <__multadd>
 8007c34:	9003      	str	r0, [sp, #12]
 8007c36:	4607      	mov	r7, r0
 8007c38:	e776      	b.n	8007b28 <_dtoa_r+0xa20>
 8007c3a:	f000 f89f 	bl	8007d7c <__multadd>
 8007c3e:	2300      	movs	r3, #0
 8007c40:	9003      	str	r0, [sp, #12]
 8007c42:	220a      	movs	r2, #10
 8007c44:	4639      	mov	r1, r7
 8007c46:	4620      	mov	r0, r4
 8007c48:	f000 f898 	bl	8007d7c <__multadd>
 8007c4c:	e7f3      	b.n	8007c36 <_dtoa_r+0xb2e>
 8007c4e:	4651      	mov	r1, sl
 8007c50:	2300      	movs	r3, #0
 8007c52:	220a      	movs	r2, #10
 8007c54:	4620      	mov	r0, r4
 8007c56:	f000 f891 	bl	8007d7c <__multadd>
 8007c5a:	4682      	mov	sl, r0
 8007c5c:	e70d      	b.n	8007a7a <_dtoa_r+0x972>
 8007c5e:	9b02      	ldr	r3, [sp, #8]
 8007c60:	4293      	cmp	r3, r2
 8007c62:	d105      	bne.n	8007c70 <_dtoa_r+0xb68>
 8007c64:	9a02      	ldr	r2, [sp, #8]
 8007c66:	f10b 0b01 	add.w	fp, fp, #1
 8007c6a:	2331      	movs	r3, #49	; 0x31
 8007c6c:	7013      	strb	r3, [r2, #0]
 8007c6e:	e6e2      	b.n	8007a36 <_dtoa_r+0x92e>
 8007c70:	4615      	mov	r5, r2
 8007c72:	e7b2      	b.n	8007bda <_dtoa_r+0xad2>
 8007c74:	4b09      	ldr	r3, [pc, #36]	; (8007c9c <_dtoa_r+0xb94>)
 8007c76:	f7ff baae 	b.w	80071d6 <_dtoa_r+0xce>
 8007c7a:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8007c7c:	2b00      	cmp	r3, #0
 8007c7e:	f47f aa88 	bne.w	8007192 <_dtoa_r+0x8a>
 8007c82:	4b07      	ldr	r3, [pc, #28]	; (8007ca0 <_dtoa_r+0xb98>)
 8007c84:	f7ff baa7 	b.w	80071d6 <_dtoa_r+0xce>
 8007c88:	9b04      	ldr	r3, [sp, #16]
 8007c8a:	2b00      	cmp	r3, #0
 8007c8c:	f73f aef4 	bgt.w	8007a78 <_dtoa_r+0x970>
 8007c90:	9b07      	ldr	r3, [sp, #28]
 8007c92:	2b02      	cmp	r3, #2
 8007c94:	f77f aef0 	ble.w	8007a78 <_dtoa_r+0x970>
 8007c98:	e6b8      	b.n	8007a0c <_dtoa_r+0x904>
 8007c9a:	bf00      	nop
 8007c9c:	08008868 	.word	0x08008868
 8007ca0:	0800888c 	.word	0x0800888c

08007ca4 <_localeconv_r>:
 8007ca4:	4b04      	ldr	r3, [pc, #16]	; (8007cb8 <_localeconv_r+0x14>)
 8007ca6:	681b      	ldr	r3, [r3, #0]
 8007ca8:	6a18      	ldr	r0, [r3, #32]
 8007caa:	4b04      	ldr	r3, [pc, #16]	; (8007cbc <_localeconv_r+0x18>)
 8007cac:	2800      	cmp	r0, #0
 8007cae:	bf08      	it	eq
 8007cb0:	4618      	moveq	r0, r3
 8007cb2:	30f0      	adds	r0, #240	; 0xf0
 8007cb4:	4770      	bx	lr
 8007cb6:	bf00      	nop
 8007cb8:	2000000c 	.word	0x2000000c
 8007cbc:	20000070 	.word	0x20000070

08007cc0 <malloc>:
 8007cc0:	4b02      	ldr	r3, [pc, #8]	; (8007ccc <malloc+0xc>)
 8007cc2:	4601      	mov	r1, r0
 8007cc4:	6818      	ldr	r0, [r3, #0]
 8007cc6:	f000 bb3b 	b.w	8008340 <_malloc_r>
 8007cca:	bf00      	nop
 8007ccc:	2000000c 	.word	0x2000000c

08007cd0 <memcpy>:
 8007cd0:	b510      	push	{r4, lr}
 8007cd2:	1e43      	subs	r3, r0, #1
 8007cd4:	440a      	add	r2, r1
 8007cd6:	4291      	cmp	r1, r2
 8007cd8:	d100      	bne.n	8007cdc <memcpy+0xc>
 8007cda:	bd10      	pop	{r4, pc}
 8007cdc:	f811 4b01 	ldrb.w	r4, [r1], #1
 8007ce0:	f803 4f01 	strb.w	r4, [r3, #1]!
 8007ce4:	e7f7      	b.n	8007cd6 <memcpy+0x6>

08007ce6 <_Balloc>:
 8007ce6:	b570      	push	{r4, r5, r6, lr}
 8007ce8:	6a45      	ldr	r5, [r0, #36]	; 0x24
 8007cea:	4604      	mov	r4, r0
 8007cec:	460e      	mov	r6, r1
 8007cee:	b93d      	cbnz	r5, 8007d00 <_Balloc+0x1a>
 8007cf0:	2010      	movs	r0, #16
 8007cf2:	f7ff ffe5 	bl	8007cc0 <malloc>
 8007cf6:	6260      	str	r0, [r4, #36]	; 0x24
 8007cf8:	6045      	str	r5, [r0, #4]
 8007cfa:	6085      	str	r5, [r0, #8]
 8007cfc:	6005      	str	r5, [r0, #0]
 8007cfe:	60c5      	str	r5, [r0, #12]
 8007d00:	6a65      	ldr	r5, [r4, #36]	; 0x24
 8007d02:	68eb      	ldr	r3, [r5, #12]
 8007d04:	b183      	cbz	r3, 8007d28 <_Balloc+0x42>
 8007d06:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8007d08:	68db      	ldr	r3, [r3, #12]
 8007d0a:	f853 0026 	ldr.w	r0, [r3, r6, lsl #2]
 8007d0e:	b9b8      	cbnz	r0, 8007d40 <_Balloc+0x5a>
 8007d10:	2101      	movs	r1, #1
 8007d12:	fa01 f506 	lsl.w	r5, r1, r6
 8007d16:	1d6a      	adds	r2, r5, #5
 8007d18:	0092      	lsls	r2, r2, #2
 8007d1a:	4620      	mov	r0, r4
 8007d1c:	f000 fab4 	bl	8008288 <_calloc_r>
 8007d20:	b160      	cbz	r0, 8007d3c <_Balloc+0x56>
 8007d22:	6046      	str	r6, [r0, #4]
 8007d24:	6085      	str	r5, [r0, #8]
 8007d26:	e00e      	b.n	8007d46 <_Balloc+0x60>
 8007d28:	2221      	movs	r2, #33	; 0x21
 8007d2a:	2104      	movs	r1, #4
 8007d2c:	4620      	mov	r0, r4
 8007d2e:	f000 faab 	bl	8008288 <_calloc_r>
 8007d32:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8007d34:	60e8      	str	r0, [r5, #12]
 8007d36:	68db      	ldr	r3, [r3, #12]
 8007d38:	2b00      	cmp	r3, #0
 8007d3a:	d1e4      	bne.n	8007d06 <_Balloc+0x20>
 8007d3c:	2000      	movs	r0, #0
 8007d3e:	bd70      	pop	{r4, r5, r6, pc}
 8007d40:	6802      	ldr	r2, [r0, #0]
 8007d42:	f843 2026 	str.w	r2, [r3, r6, lsl #2]
 8007d46:	2300      	movs	r3, #0
 8007d48:	6103      	str	r3, [r0, #16]
 8007d4a:	60c3      	str	r3, [r0, #12]
 8007d4c:	bd70      	pop	{r4, r5, r6, pc}

08007d4e <_Bfree>:
 8007d4e:	b570      	push	{r4, r5, r6, lr}
 8007d50:	6a44      	ldr	r4, [r0, #36]	; 0x24
 8007d52:	4606      	mov	r6, r0
 8007d54:	460d      	mov	r5, r1
 8007d56:	b93c      	cbnz	r4, 8007d68 <_Bfree+0x1a>
 8007d58:	2010      	movs	r0, #16
 8007d5a:	f7ff ffb1 	bl	8007cc0 <malloc>
 8007d5e:	6270      	str	r0, [r6, #36]	; 0x24
 8007d60:	6044      	str	r4, [r0, #4]
 8007d62:	6084      	str	r4, [r0, #8]
 8007d64:	6004      	str	r4, [r0, #0]
 8007d66:	60c4      	str	r4, [r0, #12]
 8007d68:	b13d      	cbz	r5, 8007d7a <_Bfree+0x2c>
 8007d6a:	6a73      	ldr	r3, [r6, #36]	; 0x24
 8007d6c:	686a      	ldr	r2, [r5, #4]
 8007d6e:	68db      	ldr	r3, [r3, #12]
 8007d70:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8007d74:	6029      	str	r1, [r5, #0]
 8007d76:	f843 5022 	str.w	r5, [r3, r2, lsl #2]
 8007d7a:	bd70      	pop	{r4, r5, r6, pc}

08007d7c <__multadd>:
 8007d7c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007d80:	690d      	ldr	r5, [r1, #16]
 8007d82:	461f      	mov	r7, r3
 8007d84:	4606      	mov	r6, r0
 8007d86:	460c      	mov	r4, r1
 8007d88:	f101 0e14 	add.w	lr, r1, #20
 8007d8c:	2300      	movs	r3, #0
 8007d8e:	f8de 0000 	ldr.w	r0, [lr]
 8007d92:	b281      	uxth	r1, r0
 8007d94:	fb02 7101 	mla	r1, r2, r1, r7
 8007d98:	0c0f      	lsrs	r7, r1, #16
 8007d9a:	0c00      	lsrs	r0, r0, #16
 8007d9c:	fb02 7000 	mla	r0, r2, r0, r7
 8007da0:	b289      	uxth	r1, r1
 8007da2:	3301      	adds	r3, #1
 8007da4:	eb01 4100 	add.w	r1, r1, r0, lsl #16
 8007da8:	429d      	cmp	r5, r3
 8007daa:	ea4f 4710 	mov.w	r7, r0, lsr #16
 8007dae:	f84e 1b04 	str.w	r1, [lr], #4
 8007db2:	dcec      	bgt.n	8007d8e <__multadd+0x12>
 8007db4:	b1d7      	cbz	r7, 8007dec <__multadd+0x70>
 8007db6:	68a3      	ldr	r3, [r4, #8]
 8007db8:	429d      	cmp	r5, r3
 8007dba:	db12      	blt.n	8007de2 <__multadd+0x66>
 8007dbc:	6861      	ldr	r1, [r4, #4]
 8007dbe:	4630      	mov	r0, r6
 8007dc0:	3101      	adds	r1, #1
 8007dc2:	f7ff ff90 	bl	8007ce6 <_Balloc>
 8007dc6:	6922      	ldr	r2, [r4, #16]
 8007dc8:	3202      	adds	r2, #2
 8007dca:	f104 010c 	add.w	r1, r4, #12
 8007dce:	4680      	mov	r8, r0
 8007dd0:	0092      	lsls	r2, r2, #2
 8007dd2:	300c      	adds	r0, #12
 8007dd4:	f7ff ff7c 	bl	8007cd0 <memcpy>
 8007dd8:	4621      	mov	r1, r4
 8007dda:	4630      	mov	r0, r6
 8007ddc:	f7ff ffb7 	bl	8007d4e <_Bfree>
 8007de0:	4644      	mov	r4, r8
 8007de2:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8007de6:	3501      	adds	r5, #1
 8007de8:	615f      	str	r7, [r3, #20]
 8007dea:	6125      	str	r5, [r4, #16]
 8007dec:	4620      	mov	r0, r4
 8007dee:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

08007df2 <__hi0bits>:
 8007df2:	0c02      	lsrs	r2, r0, #16
 8007df4:	0412      	lsls	r2, r2, #16
 8007df6:	4603      	mov	r3, r0
 8007df8:	b9b2      	cbnz	r2, 8007e28 <__hi0bits+0x36>
 8007dfa:	0403      	lsls	r3, r0, #16
 8007dfc:	2010      	movs	r0, #16
 8007dfe:	f013 4f7f 	tst.w	r3, #4278190080	; 0xff000000
 8007e02:	bf04      	itt	eq
 8007e04:	021b      	lsleq	r3, r3, #8
 8007e06:	3008      	addeq	r0, #8
 8007e08:	f013 4f70 	tst.w	r3, #4026531840	; 0xf0000000
 8007e0c:	bf04      	itt	eq
 8007e0e:	011b      	lsleq	r3, r3, #4
 8007e10:	3004      	addeq	r0, #4
 8007e12:	f013 4f40 	tst.w	r3, #3221225472	; 0xc0000000
 8007e16:	bf04      	itt	eq
 8007e18:	009b      	lsleq	r3, r3, #2
 8007e1a:	3002      	addeq	r0, #2
 8007e1c:	2b00      	cmp	r3, #0
 8007e1e:	db06      	blt.n	8007e2e <__hi0bits+0x3c>
 8007e20:	005b      	lsls	r3, r3, #1
 8007e22:	d503      	bpl.n	8007e2c <__hi0bits+0x3a>
 8007e24:	3001      	adds	r0, #1
 8007e26:	4770      	bx	lr
 8007e28:	2000      	movs	r0, #0
 8007e2a:	e7e8      	b.n	8007dfe <__hi0bits+0xc>
 8007e2c:	2020      	movs	r0, #32
 8007e2e:	4770      	bx	lr

08007e30 <__lo0bits>:
 8007e30:	6803      	ldr	r3, [r0, #0]
 8007e32:	f013 0207 	ands.w	r2, r3, #7
 8007e36:	4601      	mov	r1, r0
 8007e38:	d00b      	beq.n	8007e52 <__lo0bits+0x22>
 8007e3a:	07da      	lsls	r2, r3, #31
 8007e3c:	d423      	bmi.n	8007e86 <__lo0bits+0x56>
 8007e3e:	0798      	lsls	r0, r3, #30
 8007e40:	bf49      	itett	mi
 8007e42:	085b      	lsrmi	r3, r3, #1
 8007e44:	089b      	lsrpl	r3, r3, #2
 8007e46:	2001      	movmi	r0, #1
 8007e48:	600b      	strmi	r3, [r1, #0]
 8007e4a:	bf5c      	itt	pl
 8007e4c:	600b      	strpl	r3, [r1, #0]
 8007e4e:	2002      	movpl	r0, #2
 8007e50:	4770      	bx	lr
 8007e52:	b298      	uxth	r0, r3
 8007e54:	b9a8      	cbnz	r0, 8007e82 <__lo0bits+0x52>
 8007e56:	0c1b      	lsrs	r3, r3, #16
 8007e58:	2010      	movs	r0, #16
 8007e5a:	f013 0fff 	tst.w	r3, #255	; 0xff
 8007e5e:	bf04      	itt	eq
 8007e60:	0a1b      	lsreq	r3, r3, #8
 8007e62:	3008      	addeq	r0, #8
 8007e64:	071a      	lsls	r2, r3, #28
 8007e66:	bf04      	itt	eq
 8007e68:	091b      	lsreq	r3, r3, #4
 8007e6a:	3004      	addeq	r0, #4
 8007e6c:	079a      	lsls	r2, r3, #30
 8007e6e:	bf04      	itt	eq
 8007e70:	089b      	lsreq	r3, r3, #2
 8007e72:	3002      	addeq	r0, #2
 8007e74:	07da      	lsls	r2, r3, #31
 8007e76:	d402      	bmi.n	8007e7e <__lo0bits+0x4e>
 8007e78:	085b      	lsrs	r3, r3, #1
 8007e7a:	d006      	beq.n	8007e8a <__lo0bits+0x5a>
 8007e7c:	3001      	adds	r0, #1
 8007e7e:	600b      	str	r3, [r1, #0]
 8007e80:	4770      	bx	lr
 8007e82:	4610      	mov	r0, r2
 8007e84:	e7e9      	b.n	8007e5a <__lo0bits+0x2a>
 8007e86:	2000      	movs	r0, #0
 8007e88:	4770      	bx	lr
 8007e8a:	2020      	movs	r0, #32
 8007e8c:	4770      	bx	lr

08007e8e <__i2b>:
 8007e8e:	b510      	push	{r4, lr}
 8007e90:	460c      	mov	r4, r1
 8007e92:	2101      	movs	r1, #1
 8007e94:	f7ff ff27 	bl	8007ce6 <_Balloc>
 8007e98:	2201      	movs	r2, #1
 8007e9a:	6144      	str	r4, [r0, #20]
 8007e9c:	6102      	str	r2, [r0, #16]
 8007e9e:	bd10      	pop	{r4, pc}

08007ea0 <__multiply>:
 8007ea0:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007ea4:	4614      	mov	r4, r2
 8007ea6:	690a      	ldr	r2, [r1, #16]
 8007ea8:	6923      	ldr	r3, [r4, #16]
 8007eaa:	429a      	cmp	r2, r3
 8007eac:	bfb8      	it	lt
 8007eae:	460b      	movlt	r3, r1
 8007eb0:	4689      	mov	r9, r1
 8007eb2:	bfbc      	itt	lt
 8007eb4:	46a1      	movlt	r9, r4
 8007eb6:	461c      	movlt	r4, r3
 8007eb8:	f8d9 7010 	ldr.w	r7, [r9, #16]
 8007ebc:	f8d4 a010 	ldr.w	sl, [r4, #16]
 8007ec0:	f8d9 3008 	ldr.w	r3, [r9, #8]
 8007ec4:	f8d9 1004 	ldr.w	r1, [r9, #4]
 8007ec8:	eb07 060a 	add.w	r6, r7, sl
 8007ecc:	429e      	cmp	r6, r3
 8007ece:	bfc8      	it	gt
 8007ed0:	3101      	addgt	r1, #1
 8007ed2:	f7ff ff08 	bl	8007ce6 <_Balloc>
 8007ed6:	f100 0514 	add.w	r5, r0, #20
 8007eda:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 8007ede:	462b      	mov	r3, r5
 8007ee0:	2200      	movs	r2, #0
 8007ee2:	4543      	cmp	r3, r8
 8007ee4:	d316      	bcc.n	8007f14 <__multiply+0x74>
 8007ee6:	f104 0214 	add.w	r2, r4, #20
 8007eea:	f109 0114 	add.w	r1, r9, #20
 8007eee:	eb02 038a 	add.w	r3, r2, sl, lsl #2
 8007ef2:	eb01 0787 	add.w	r7, r1, r7, lsl #2
 8007ef6:	9301      	str	r3, [sp, #4]
 8007ef8:	9c01      	ldr	r4, [sp, #4]
 8007efa:	4294      	cmp	r4, r2
 8007efc:	4613      	mov	r3, r2
 8007efe:	d80c      	bhi.n	8007f1a <__multiply+0x7a>
 8007f00:	2e00      	cmp	r6, #0
 8007f02:	dd03      	ble.n	8007f0c <__multiply+0x6c>
 8007f04:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 8007f08:	2b00      	cmp	r3, #0
 8007f0a:	d054      	beq.n	8007fb6 <__multiply+0x116>
 8007f0c:	6106      	str	r6, [r0, #16]
 8007f0e:	b003      	add	sp, #12
 8007f10:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007f14:	f843 2b04 	str.w	r2, [r3], #4
 8007f18:	e7e3      	b.n	8007ee2 <__multiply+0x42>
 8007f1a:	f8b3 a000 	ldrh.w	sl, [r3]
 8007f1e:	3204      	adds	r2, #4
 8007f20:	f1ba 0f00 	cmp.w	sl, #0
 8007f24:	d020      	beq.n	8007f68 <__multiply+0xc8>
 8007f26:	46ae      	mov	lr, r5
 8007f28:	4689      	mov	r9, r1
 8007f2a:	f04f 0c00 	mov.w	ip, #0
 8007f2e:	f859 4b04 	ldr.w	r4, [r9], #4
 8007f32:	f8be b000 	ldrh.w	fp, [lr]
 8007f36:	b2a3      	uxth	r3, r4
 8007f38:	fb0a b303 	mla	r3, sl, r3, fp
 8007f3c:	ea4f 4b14 	mov.w	fp, r4, lsr #16
 8007f40:	f8de 4000 	ldr.w	r4, [lr]
 8007f44:	4463      	add	r3, ip
 8007f46:	ea4f 4c14 	mov.w	ip, r4, lsr #16
 8007f4a:	fb0a c40b 	mla	r4, sl, fp, ip
 8007f4e:	eb04 4413 	add.w	r4, r4, r3, lsr #16
 8007f52:	b29b      	uxth	r3, r3
 8007f54:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8007f58:	454f      	cmp	r7, r9
 8007f5a:	ea4f 4c14 	mov.w	ip, r4, lsr #16
 8007f5e:	f84e 3b04 	str.w	r3, [lr], #4
 8007f62:	d8e4      	bhi.n	8007f2e <__multiply+0x8e>
 8007f64:	f8ce c000 	str.w	ip, [lr]
 8007f68:	f832 9c02 	ldrh.w	r9, [r2, #-2]
 8007f6c:	f1b9 0f00 	cmp.w	r9, #0
 8007f70:	d01f      	beq.n	8007fb2 <__multiply+0x112>
 8007f72:	682b      	ldr	r3, [r5, #0]
 8007f74:	46ae      	mov	lr, r5
 8007f76:	468c      	mov	ip, r1
 8007f78:	f04f 0a00 	mov.w	sl, #0
 8007f7c:	f8bc 4000 	ldrh.w	r4, [ip]
 8007f80:	f8be b002 	ldrh.w	fp, [lr, #2]
 8007f84:	fb09 b404 	mla	r4, r9, r4, fp
 8007f88:	44a2      	add	sl, r4
 8007f8a:	b29b      	uxth	r3, r3
 8007f8c:	ea43 430a 	orr.w	r3, r3, sl, lsl #16
 8007f90:	f84e 3b04 	str.w	r3, [lr], #4
 8007f94:	f85c 3b04 	ldr.w	r3, [ip], #4
 8007f98:	f8be 4000 	ldrh.w	r4, [lr]
 8007f9c:	0c1b      	lsrs	r3, r3, #16
 8007f9e:	fb09 4303 	mla	r3, r9, r3, r4
 8007fa2:	eb03 431a 	add.w	r3, r3, sl, lsr #16
 8007fa6:	4567      	cmp	r7, ip
 8007fa8:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8007fac:	d8e6      	bhi.n	8007f7c <__multiply+0xdc>
 8007fae:	f8ce 3000 	str.w	r3, [lr]
 8007fb2:	3504      	adds	r5, #4
 8007fb4:	e7a0      	b.n	8007ef8 <__multiply+0x58>
 8007fb6:	3e01      	subs	r6, #1
 8007fb8:	e7a2      	b.n	8007f00 <__multiply+0x60>
	...

08007fbc <__pow5mult>:
 8007fbc:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8007fc0:	4615      	mov	r5, r2
 8007fc2:	f012 0203 	ands.w	r2, r2, #3
 8007fc6:	4606      	mov	r6, r0
 8007fc8:	460f      	mov	r7, r1
 8007fca:	d007      	beq.n	8007fdc <__pow5mult+0x20>
 8007fcc:	3a01      	subs	r2, #1
 8007fce:	4c21      	ldr	r4, [pc, #132]	; (8008054 <__pow5mult+0x98>)
 8007fd0:	2300      	movs	r3, #0
 8007fd2:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8007fd6:	f7ff fed1 	bl	8007d7c <__multadd>
 8007fda:	4607      	mov	r7, r0
 8007fdc:	10ad      	asrs	r5, r5, #2
 8007fde:	d035      	beq.n	800804c <__pow5mult+0x90>
 8007fe0:	6a74      	ldr	r4, [r6, #36]	; 0x24
 8007fe2:	b93c      	cbnz	r4, 8007ff4 <__pow5mult+0x38>
 8007fe4:	2010      	movs	r0, #16
 8007fe6:	f7ff fe6b 	bl	8007cc0 <malloc>
 8007fea:	6270      	str	r0, [r6, #36]	; 0x24
 8007fec:	6044      	str	r4, [r0, #4]
 8007fee:	6084      	str	r4, [r0, #8]
 8007ff0:	6004      	str	r4, [r0, #0]
 8007ff2:	60c4      	str	r4, [r0, #12]
 8007ff4:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 8007ff8:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8007ffc:	b94c      	cbnz	r4, 8008012 <__pow5mult+0x56>
 8007ffe:	f240 2171 	movw	r1, #625	; 0x271
 8008002:	4630      	mov	r0, r6
 8008004:	f7ff ff43 	bl	8007e8e <__i2b>
 8008008:	2300      	movs	r3, #0
 800800a:	f8c8 0008 	str.w	r0, [r8, #8]
 800800e:	4604      	mov	r4, r0
 8008010:	6003      	str	r3, [r0, #0]
 8008012:	f04f 0800 	mov.w	r8, #0
 8008016:	07eb      	lsls	r3, r5, #31
 8008018:	d50a      	bpl.n	8008030 <__pow5mult+0x74>
 800801a:	4639      	mov	r1, r7
 800801c:	4622      	mov	r2, r4
 800801e:	4630      	mov	r0, r6
 8008020:	f7ff ff3e 	bl	8007ea0 <__multiply>
 8008024:	4639      	mov	r1, r7
 8008026:	4681      	mov	r9, r0
 8008028:	4630      	mov	r0, r6
 800802a:	f7ff fe90 	bl	8007d4e <_Bfree>
 800802e:	464f      	mov	r7, r9
 8008030:	106d      	asrs	r5, r5, #1
 8008032:	d00b      	beq.n	800804c <__pow5mult+0x90>
 8008034:	6820      	ldr	r0, [r4, #0]
 8008036:	b938      	cbnz	r0, 8008048 <__pow5mult+0x8c>
 8008038:	4622      	mov	r2, r4
 800803a:	4621      	mov	r1, r4
 800803c:	4630      	mov	r0, r6
 800803e:	f7ff ff2f 	bl	8007ea0 <__multiply>
 8008042:	6020      	str	r0, [r4, #0]
 8008044:	f8c0 8000 	str.w	r8, [r0]
 8008048:	4604      	mov	r4, r0
 800804a:	e7e4      	b.n	8008016 <__pow5mult+0x5a>
 800804c:	4638      	mov	r0, r7
 800804e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8008052:	bf00      	nop
 8008054:	08008990 	.word	0x08008990

08008058 <__lshift>:
 8008058:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800805c:	460c      	mov	r4, r1
 800805e:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8008062:	6923      	ldr	r3, [r4, #16]
 8008064:	6849      	ldr	r1, [r1, #4]
 8008066:	eb0a 0903 	add.w	r9, sl, r3
 800806a:	68a3      	ldr	r3, [r4, #8]
 800806c:	4607      	mov	r7, r0
 800806e:	4616      	mov	r6, r2
 8008070:	f109 0501 	add.w	r5, r9, #1
 8008074:	42ab      	cmp	r3, r5
 8008076:	db31      	blt.n	80080dc <__lshift+0x84>
 8008078:	4638      	mov	r0, r7
 800807a:	f7ff fe34 	bl	8007ce6 <_Balloc>
 800807e:	2200      	movs	r2, #0
 8008080:	4680      	mov	r8, r0
 8008082:	f100 0314 	add.w	r3, r0, #20
 8008086:	4611      	mov	r1, r2
 8008088:	4552      	cmp	r2, sl
 800808a:	db2a      	blt.n	80080e2 <__lshift+0x8a>
 800808c:	6920      	ldr	r0, [r4, #16]
 800808e:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8008092:	f104 0114 	add.w	r1, r4, #20
 8008096:	f016 021f 	ands.w	r2, r6, #31
 800809a:	eb03 038a 	add.w	r3, r3, sl, lsl #2
 800809e:	eb01 0e80 	add.w	lr, r1, r0, lsl #2
 80080a2:	d022      	beq.n	80080ea <__lshift+0x92>
 80080a4:	f1c2 0c20 	rsb	ip, r2, #32
 80080a8:	2000      	movs	r0, #0
 80080aa:	680e      	ldr	r6, [r1, #0]
 80080ac:	4096      	lsls	r6, r2
 80080ae:	4330      	orrs	r0, r6
 80080b0:	f843 0b04 	str.w	r0, [r3], #4
 80080b4:	f851 0b04 	ldr.w	r0, [r1], #4
 80080b8:	458e      	cmp	lr, r1
 80080ba:	fa20 f00c 	lsr.w	r0, r0, ip
 80080be:	d8f4      	bhi.n	80080aa <__lshift+0x52>
 80080c0:	6018      	str	r0, [r3, #0]
 80080c2:	b108      	cbz	r0, 80080c8 <__lshift+0x70>
 80080c4:	f109 0502 	add.w	r5, r9, #2
 80080c8:	3d01      	subs	r5, #1
 80080ca:	4638      	mov	r0, r7
 80080cc:	f8c8 5010 	str.w	r5, [r8, #16]
 80080d0:	4621      	mov	r1, r4
 80080d2:	f7ff fe3c 	bl	8007d4e <_Bfree>
 80080d6:	4640      	mov	r0, r8
 80080d8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80080dc:	3101      	adds	r1, #1
 80080de:	005b      	lsls	r3, r3, #1
 80080e0:	e7c8      	b.n	8008074 <__lshift+0x1c>
 80080e2:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
 80080e6:	3201      	adds	r2, #1
 80080e8:	e7ce      	b.n	8008088 <__lshift+0x30>
 80080ea:	3b04      	subs	r3, #4
 80080ec:	f851 2b04 	ldr.w	r2, [r1], #4
 80080f0:	f843 2f04 	str.w	r2, [r3, #4]!
 80080f4:	458e      	cmp	lr, r1
 80080f6:	d8f9      	bhi.n	80080ec <__lshift+0x94>
 80080f8:	e7e6      	b.n	80080c8 <__lshift+0x70>

080080fa <__mcmp>:
 80080fa:	6903      	ldr	r3, [r0, #16]
 80080fc:	690a      	ldr	r2, [r1, #16]
 80080fe:	1a9b      	subs	r3, r3, r2
 8008100:	b530      	push	{r4, r5, lr}
 8008102:	d10c      	bne.n	800811e <__mcmp+0x24>
 8008104:	0092      	lsls	r2, r2, #2
 8008106:	3014      	adds	r0, #20
 8008108:	3114      	adds	r1, #20
 800810a:	1884      	adds	r4, r0, r2
 800810c:	4411      	add	r1, r2
 800810e:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 8008112:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 8008116:	4295      	cmp	r5, r2
 8008118:	d003      	beq.n	8008122 <__mcmp+0x28>
 800811a:	d305      	bcc.n	8008128 <__mcmp+0x2e>
 800811c:	2301      	movs	r3, #1
 800811e:	4618      	mov	r0, r3
 8008120:	bd30      	pop	{r4, r5, pc}
 8008122:	42a0      	cmp	r0, r4
 8008124:	d3f3      	bcc.n	800810e <__mcmp+0x14>
 8008126:	e7fa      	b.n	800811e <__mcmp+0x24>
 8008128:	f04f 33ff 	mov.w	r3, #4294967295
 800812c:	e7f7      	b.n	800811e <__mcmp+0x24>

0800812e <__mdiff>:
 800812e:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8008132:	460d      	mov	r5, r1
 8008134:	4607      	mov	r7, r0
 8008136:	4611      	mov	r1, r2
 8008138:	4628      	mov	r0, r5
 800813a:	4614      	mov	r4, r2
 800813c:	f7ff ffdd 	bl	80080fa <__mcmp>
 8008140:	1e06      	subs	r6, r0, #0
 8008142:	d108      	bne.n	8008156 <__mdiff+0x28>
 8008144:	4631      	mov	r1, r6
 8008146:	4638      	mov	r0, r7
 8008148:	f7ff fdcd 	bl	8007ce6 <_Balloc>
 800814c:	2301      	movs	r3, #1
 800814e:	6103      	str	r3, [r0, #16]
 8008150:	6146      	str	r6, [r0, #20]
 8008152:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008156:	bfa4      	itt	ge
 8008158:	4623      	movge	r3, r4
 800815a:	462c      	movge	r4, r5
 800815c:	4638      	mov	r0, r7
 800815e:	6861      	ldr	r1, [r4, #4]
 8008160:	bfa6      	itte	ge
 8008162:	461d      	movge	r5, r3
 8008164:	2600      	movge	r6, #0
 8008166:	2601      	movlt	r6, #1
 8008168:	f7ff fdbd 	bl	8007ce6 <_Balloc>
 800816c:	692b      	ldr	r3, [r5, #16]
 800816e:	60c6      	str	r6, [r0, #12]
 8008170:	6926      	ldr	r6, [r4, #16]
 8008172:	f105 0914 	add.w	r9, r5, #20
 8008176:	f104 0214 	add.w	r2, r4, #20
 800817a:	eb02 0786 	add.w	r7, r2, r6, lsl #2
 800817e:	eb09 0883 	add.w	r8, r9, r3, lsl #2
 8008182:	f100 0514 	add.w	r5, r0, #20
 8008186:	f04f 0c00 	mov.w	ip, #0
 800818a:	f852 ab04 	ldr.w	sl, [r2], #4
 800818e:	f859 4b04 	ldr.w	r4, [r9], #4
 8008192:	fa1c f18a 	uxtah	r1, ip, sl
 8008196:	b2a3      	uxth	r3, r4
 8008198:	1ac9      	subs	r1, r1, r3
 800819a:	0c23      	lsrs	r3, r4, #16
 800819c:	ebc3 431a 	rsb	r3, r3, sl, lsr #16
 80081a0:	eb03 4321 	add.w	r3, r3, r1, asr #16
 80081a4:	b289      	uxth	r1, r1
 80081a6:	ea4f 4c23 	mov.w	ip, r3, asr #16
 80081aa:	45c8      	cmp	r8, r9
 80081ac:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 80081b0:	4696      	mov	lr, r2
 80081b2:	f845 3b04 	str.w	r3, [r5], #4
 80081b6:	d8e8      	bhi.n	800818a <__mdiff+0x5c>
 80081b8:	45be      	cmp	lr, r7
 80081ba:	d305      	bcc.n	80081c8 <__mdiff+0x9a>
 80081bc:	f855 3d04 	ldr.w	r3, [r5, #-4]!
 80081c0:	b18b      	cbz	r3, 80081e6 <__mdiff+0xb8>
 80081c2:	6106      	str	r6, [r0, #16]
 80081c4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80081c8:	f85e 1b04 	ldr.w	r1, [lr], #4
 80081cc:	fa1c f381 	uxtah	r3, ip, r1
 80081d0:	141a      	asrs	r2, r3, #16
 80081d2:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 80081d6:	b29b      	uxth	r3, r3
 80081d8:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80081dc:	ea4f 4c22 	mov.w	ip, r2, asr #16
 80081e0:	f845 3b04 	str.w	r3, [r5], #4
 80081e4:	e7e8      	b.n	80081b8 <__mdiff+0x8a>
 80081e6:	3e01      	subs	r6, #1
 80081e8:	e7e8      	b.n	80081bc <__mdiff+0x8e>

080081ea <__d2b>:
 80081ea:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 80081ee:	460e      	mov	r6, r1
 80081f0:	2101      	movs	r1, #1
 80081f2:	ec59 8b10 	vmov	r8, r9, d0
 80081f6:	4615      	mov	r5, r2
 80081f8:	f7ff fd75 	bl	8007ce6 <_Balloc>
 80081fc:	f3c9 540a 	ubfx	r4, r9, #20, #11
 8008200:	4607      	mov	r7, r0
 8008202:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8008206:	bb34      	cbnz	r4, 8008256 <__d2b+0x6c>
 8008208:	9301      	str	r3, [sp, #4]
 800820a:	f1b8 0f00 	cmp.w	r8, #0
 800820e:	d027      	beq.n	8008260 <__d2b+0x76>
 8008210:	a802      	add	r0, sp, #8
 8008212:	f840 8d08 	str.w	r8, [r0, #-8]!
 8008216:	f7ff fe0b 	bl	8007e30 <__lo0bits>
 800821a:	9900      	ldr	r1, [sp, #0]
 800821c:	b1f0      	cbz	r0, 800825c <__d2b+0x72>
 800821e:	9a01      	ldr	r2, [sp, #4]
 8008220:	f1c0 0320 	rsb	r3, r0, #32
 8008224:	fa02 f303 	lsl.w	r3, r2, r3
 8008228:	430b      	orrs	r3, r1
 800822a:	40c2      	lsrs	r2, r0
 800822c:	617b      	str	r3, [r7, #20]
 800822e:	9201      	str	r2, [sp, #4]
 8008230:	9b01      	ldr	r3, [sp, #4]
 8008232:	61bb      	str	r3, [r7, #24]
 8008234:	2b00      	cmp	r3, #0
 8008236:	bf14      	ite	ne
 8008238:	2102      	movne	r1, #2
 800823a:	2101      	moveq	r1, #1
 800823c:	6139      	str	r1, [r7, #16]
 800823e:	b1c4      	cbz	r4, 8008272 <__d2b+0x88>
 8008240:	f2a4 4433 	subw	r4, r4, #1075	; 0x433
 8008244:	4404      	add	r4, r0
 8008246:	6034      	str	r4, [r6, #0]
 8008248:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 800824c:	6028      	str	r0, [r5, #0]
 800824e:	4638      	mov	r0, r7
 8008250:	b003      	add	sp, #12
 8008252:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8008256:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800825a:	e7d5      	b.n	8008208 <__d2b+0x1e>
 800825c:	6179      	str	r1, [r7, #20]
 800825e:	e7e7      	b.n	8008230 <__d2b+0x46>
 8008260:	a801      	add	r0, sp, #4
 8008262:	f7ff fde5 	bl	8007e30 <__lo0bits>
 8008266:	9b01      	ldr	r3, [sp, #4]
 8008268:	617b      	str	r3, [r7, #20]
 800826a:	2101      	movs	r1, #1
 800826c:	6139      	str	r1, [r7, #16]
 800826e:	3020      	adds	r0, #32
 8008270:	e7e5      	b.n	800823e <__d2b+0x54>
 8008272:	eb07 0381 	add.w	r3, r7, r1, lsl #2
 8008276:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 800827a:	6030      	str	r0, [r6, #0]
 800827c:	6918      	ldr	r0, [r3, #16]
 800827e:	f7ff fdb8 	bl	8007df2 <__hi0bits>
 8008282:	ebc0 1041 	rsb	r0, r0, r1, lsl #5
 8008286:	e7e1      	b.n	800824c <__d2b+0x62>

08008288 <_calloc_r>:
 8008288:	b538      	push	{r3, r4, r5, lr}
 800828a:	fb02 f401 	mul.w	r4, r2, r1
 800828e:	4621      	mov	r1, r4
 8008290:	f000 f856 	bl	8008340 <_malloc_r>
 8008294:	4605      	mov	r5, r0
 8008296:	b118      	cbz	r0, 80082a0 <_calloc_r+0x18>
 8008298:	4622      	mov	r2, r4
 800829a:	2100      	movs	r1, #0
 800829c:	f000 fa3a 	bl	8008714 <memset>
 80082a0:	4628      	mov	r0, r5
 80082a2:	bd38      	pop	{r3, r4, r5, pc}

080082a4 <_free_r>:
 80082a4:	b538      	push	{r3, r4, r5, lr}
 80082a6:	4605      	mov	r5, r0
 80082a8:	2900      	cmp	r1, #0
 80082aa:	d045      	beq.n	8008338 <_free_r+0x94>
 80082ac:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80082b0:	1f0c      	subs	r4, r1, #4
 80082b2:	2b00      	cmp	r3, #0
 80082b4:	bfb8      	it	lt
 80082b6:	18e4      	addlt	r4, r4, r3
 80082b8:	f000 fa34 	bl	8008724 <__malloc_lock>
 80082bc:	4a1f      	ldr	r2, [pc, #124]	; (800833c <_free_r+0x98>)
 80082be:	6813      	ldr	r3, [r2, #0]
 80082c0:	4610      	mov	r0, r2
 80082c2:	b933      	cbnz	r3, 80082d2 <_free_r+0x2e>
 80082c4:	6063      	str	r3, [r4, #4]
 80082c6:	6014      	str	r4, [r2, #0]
 80082c8:	4628      	mov	r0, r5
 80082ca:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80082ce:	f000 ba2a 	b.w	8008726 <__malloc_unlock>
 80082d2:	42a3      	cmp	r3, r4
 80082d4:	d90c      	bls.n	80082f0 <_free_r+0x4c>
 80082d6:	6821      	ldr	r1, [r4, #0]
 80082d8:	1862      	adds	r2, r4, r1
 80082da:	4293      	cmp	r3, r2
 80082dc:	bf04      	itt	eq
 80082de:	681a      	ldreq	r2, [r3, #0]
 80082e0:	685b      	ldreq	r3, [r3, #4]
 80082e2:	6063      	str	r3, [r4, #4]
 80082e4:	bf04      	itt	eq
 80082e6:	1852      	addeq	r2, r2, r1
 80082e8:	6022      	streq	r2, [r4, #0]
 80082ea:	6004      	str	r4, [r0, #0]
 80082ec:	e7ec      	b.n	80082c8 <_free_r+0x24>
 80082ee:	4613      	mov	r3, r2
 80082f0:	685a      	ldr	r2, [r3, #4]
 80082f2:	b10a      	cbz	r2, 80082f8 <_free_r+0x54>
 80082f4:	42a2      	cmp	r2, r4
 80082f6:	d9fa      	bls.n	80082ee <_free_r+0x4a>
 80082f8:	6819      	ldr	r1, [r3, #0]
 80082fa:	1858      	adds	r0, r3, r1
 80082fc:	42a0      	cmp	r0, r4
 80082fe:	d10b      	bne.n	8008318 <_free_r+0x74>
 8008300:	6820      	ldr	r0, [r4, #0]
 8008302:	4401      	add	r1, r0
 8008304:	1858      	adds	r0, r3, r1
 8008306:	4282      	cmp	r2, r0
 8008308:	6019      	str	r1, [r3, #0]
 800830a:	d1dd      	bne.n	80082c8 <_free_r+0x24>
 800830c:	6810      	ldr	r0, [r2, #0]
 800830e:	6852      	ldr	r2, [r2, #4]
 8008310:	605a      	str	r2, [r3, #4]
 8008312:	4401      	add	r1, r0
 8008314:	6019      	str	r1, [r3, #0]
 8008316:	e7d7      	b.n	80082c8 <_free_r+0x24>
 8008318:	d902      	bls.n	8008320 <_free_r+0x7c>
 800831a:	230c      	movs	r3, #12
 800831c:	602b      	str	r3, [r5, #0]
 800831e:	e7d3      	b.n	80082c8 <_free_r+0x24>
 8008320:	6820      	ldr	r0, [r4, #0]
 8008322:	1821      	adds	r1, r4, r0
 8008324:	428a      	cmp	r2, r1
 8008326:	bf04      	itt	eq
 8008328:	6811      	ldreq	r1, [r2, #0]
 800832a:	6852      	ldreq	r2, [r2, #4]
 800832c:	6062      	str	r2, [r4, #4]
 800832e:	bf04      	itt	eq
 8008330:	1809      	addeq	r1, r1, r0
 8008332:	6021      	streq	r1, [r4, #0]
 8008334:	605c      	str	r4, [r3, #4]
 8008336:	e7c7      	b.n	80082c8 <_free_r+0x24>
 8008338:	bd38      	pop	{r3, r4, r5, pc}
 800833a:	bf00      	nop
 800833c:	200001fc 	.word	0x200001fc

08008340 <_malloc_r>:
 8008340:	b570      	push	{r4, r5, r6, lr}
 8008342:	1ccd      	adds	r5, r1, #3
 8008344:	f025 0503 	bic.w	r5, r5, #3
 8008348:	3508      	adds	r5, #8
 800834a:	2d0c      	cmp	r5, #12
 800834c:	bf38      	it	cc
 800834e:	250c      	movcc	r5, #12
 8008350:	2d00      	cmp	r5, #0
 8008352:	4606      	mov	r6, r0
 8008354:	db01      	blt.n	800835a <_malloc_r+0x1a>
 8008356:	42a9      	cmp	r1, r5
 8008358:	d903      	bls.n	8008362 <_malloc_r+0x22>
 800835a:	230c      	movs	r3, #12
 800835c:	6033      	str	r3, [r6, #0]
 800835e:	2000      	movs	r0, #0
 8008360:	bd70      	pop	{r4, r5, r6, pc}
 8008362:	f000 f9df 	bl	8008724 <__malloc_lock>
 8008366:	4a23      	ldr	r2, [pc, #140]	; (80083f4 <_malloc_r+0xb4>)
 8008368:	6814      	ldr	r4, [r2, #0]
 800836a:	4621      	mov	r1, r4
 800836c:	b991      	cbnz	r1, 8008394 <_malloc_r+0x54>
 800836e:	4c22      	ldr	r4, [pc, #136]	; (80083f8 <_malloc_r+0xb8>)
 8008370:	6823      	ldr	r3, [r4, #0]
 8008372:	b91b      	cbnz	r3, 800837c <_malloc_r+0x3c>
 8008374:	4630      	mov	r0, r6
 8008376:	f000 f991 	bl	800869c <_sbrk_r>
 800837a:	6020      	str	r0, [r4, #0]
 800837c:	4629      	mov	r1, r5
 800837e:	4630      	mov	r0, r6
 8008380:	f000 f98c 	bl	800869c <_sbrk_r>
 8008384:	1c43      	adds	r3, r0, #1
 8008386:	d126      	bne.n	80083d6 <_malloc_r+0x96>
 8008388:	230c      	movs	r3, #12
 800838a:	6033      	str	r3, [r6, #0]
 800838c:	4630      	mov	r0, r6
 800838e:	f000 f9ca 	bl	8008726 <__malloc_unlock>
 8008392:	e7e4      	b.n	800835e <_malloc_r+0x1e>
 8008394:	680b      	ldr	r3, [r1, #0]
 8008396:	1b5b      	subs	r3, r3, r5
 8008398:	d41a      	bmi.n	80083d0 <_malloc_r+0x90>
 800839a:	2b0b      	cmp	r3, #11
 800839c:	d90f      	bls.n	80083be <_malloc_r+0x7e>
 800839e:	600b      	str	r3, [r1, #0]
 80083a0:	50cd      	str	r5, [r1, r3]
 80083a2:	18cc      	adds	r4, r1, r3
 80083a4:	4630      	mov	r0, r6
 80083a6:	f000 f9be 	bl	8008726 <__malloc_unlock>
 80083aa:	f104 000b 	add.w	r0, r4, #11
 80083ae:	1d23      	adds	r3, r4, #4
 80083b0:	f020 0007 	bic.w	r0, r0, #7
 80083b4:	1ac3      	subs	r3, r0, r3
 80083b6:	d01b      	beq.n	80083f0 <_malloc_r+0xb0>
 80083b8:	425a      	negs	r2, r3
 80083ba:	50e2      	str	r2, [r4, r3]
 80083bc:	bd70      	pop	{r4, r5, r6, pc}
 80083be:	428c      	cmp	r4, r1
 80083c0:	bf0d      	iteet	eq
 80083c2:	6863      	ldreq	r3, [r4, #4]
 80083c4:	684b      	ldrne	r3, [r1, #4]
 80083c6:	6063      	strne	r3, [r4, #4]
 80083c8:	6013      	streq	r3, [r2, #0]
 80083ca:	bf18      	it	ne
 80083cc:	460c      	movne	r4, r1
 80083ce:	e7e9      	b.n	80083a4 <_malloc_r+0x64>
 80083d0:	460c      	mov	r4, r1
 80083d2:	6849      	ldr	r1, [r1, #4]
 80083d4:	e7ca      	b.n	800836c <_malloc_r+0x2c>
 80083d6:	1cc4      	adds	r4, r0, #3
 80083d8:	f024 0403 	bic.w	r4, r4, #3
 80083dc:	42a0      	cmp	r0, r4
 80083de:	d005      	beq.n	80083ec <_malloc_r+0xac>
 80083e0:	1a21      	subs	r1, r4, r0
 80083e2:	4630      	mov	r0, r6
 80083e4:	f000 f95a 	bl	800869c <_sbrk_r>
 80083e8:	3001      	adds	r0, #1
 80083ea:	d0cd      	beq.n	8008388 <_malloc_r+0x48>
 80083ec:	6025      	str	r5, [r4, #0]
 80083ee:	e7d9      	b.n	80083a4 <_malloc_r+0x64>
 80083f0:	bd70      	pop	{r4, r5, r6, pc}
 80083f2:	bf00      	nop
 80083f4:	200001fc 	.word	0x200001fc
 80083f8:	20000200 	.word	0x20000200

080083fc <__ssputs_r>:
 80083fc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8008400:	688e      	ldr	r6, [r1, #8]
 8008402:	429e      	cmp	r6, r3
 8008404:	4682      	mov	sl, r0
 8008406:	460c      	mov	r4, r1
 8008408:	4691      	mov	r9, r2
 800840a:	4698      	mov	r8, r3
 800840c:	d835      	bhi.n	800847a <__ssputs_r+0x7e>
 800840e:	898a      	ldrh	r2, [r1, #12]
 8008410:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8008414:	d031      	beq.n	800847a <__ssputs_r+0x7e>
 8008416:	6825      	ldr	r5, [r4, #0]
 8008418:	6909      	ldr	r1, [r1, #16]
 800841a:	1a6f      	subs	r7, r5, r1
 800841c:	6965      	ldr	r5, [r4, #20]
 800841e:	2302      	movs	r3, #2
 8008420:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8008424:	fb95 f5f3 	sdiv	r5, r5, r3
 8008428:	f108 0301 	add.w	r3, r8, #1
 800842c:	443b      	add	r3, r7
 800842e:	429d      	cmp	r5, r3
 8008430:	bf38      	it	cc
 8008432:	461d      	movcc	r5, r3
 8008434:	0553      	lsls	r3, r2, #21
 8008436:	d531      	bpl.n	800849c <__ssputs_r+0xa0>
 8008438:	4629      	mov	r1, r5
 800843a:	f7ff ff81 	bl	8008340 <_malloc_r>
 800843e:	4606      	mov	r6, r0
 8008440:	b950      	cbnz	r0, 8008458 <__ssputs_r+0x5c>
 8008442:	230c      	movs	r3, #12
 8008444:	f8ca 3000 	str.w	r3, [sl]
 8008448:	89a3      	ldrh	r3, [r4, #12]
 800844a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800844e:	81a3      	strh	r3, [r4, #12]
 8008450:	f04f 30ff 	mov.w	r0, #4294967295
 8008454:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008458:	463a      	mov	r2, r7
 800845a:	6921      	ldr	r1, [r4, #16]
 800845c:	f7ff fc38 	bl	8007cd0 <memcpy>
 8008460:	89a3      	ldrh	r3, [r4, #12]
 8008462:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8008466:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800846a:	81a3      	strh	r3, [r4, #12]
 800846c:	6126      	str	r6, [r4, #16]
 800846e:	6165      	str	r5, [r4, #20]
 8008470:	443e      	add	r6, r7
 8008472:	1bed      	subs	r5, r5, r7
 8008474:	6026      	str	r6, [r4, #0]
 8008476:	60a5      	str	r5, [r4, #8]
 8008478:	4646      	mov	r6, r8
 800847a:	4546      	cmp	r6, r8
 800847c:	bf28      	it	cs
 800847e:	4646      	movcs	r6, r8
 8008480:	4632      	mov	r2, r6
 8008482:	4649      	mov	r1, r9
 8008484:	6820      	ldr	r0, [r4, #0]
 8008486:	f000 f92b 	bl	80086e0 <memmove>
 800848a:	68a3      	ldr	r3, [r4, #8]
 800848c:	1b9b      	subs	r3, r3, r6
 800848e:	60a3      	str	r3, [r4, #8]
 8008490:	6823      	ldr	r3, [r4, #0]
 8008492:	441e      	add	r6, r3
 8008494:	6026      	str	r6, [r4, #0]
 8008496:	2000      	movs	r0, #0
 8008498:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800849c:	462a      	mov	r2, r5
 800849e:	f000 f943 	bl	8008728 <_realloc_r>
 80084a2:	4606      	mov	r6, r0
 80084a4:	2800      	cmp	r0, #0
 80084a6:	d1e1      	bne.n	800846c <__ssputs_r+0x70>
 80084a8:	6921      	ldr	r1, [r4, #16]
 80084aa:	4650      	mov	r0, sl
 80084ac:	f7ff fefa 	bl	80082a4 <_free_r>
 80084b0:	e7c7      	b.n	8008442 <__ssputs_r+0x46>
	...

080084b4 <_svfiprintf_r>:
 80084b4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80084b8:	b09d      	sub	sp, #116	; 0x74
 80084ba:	4680      	mov	r8, r0
 80084bc:	9303      	str	r3, [sp, #12]
 80084be:	898b      	ldrh	r3, [r1, #12]
 80084c0:	061c      	lsls	r4, r3, #24
 80084c2:	460d      	mov	r5, r1
 80084c4:	4616      	mov	r6, r2
 80084c6:	d50f      	bpl.n	80084e8 <_svfiprintf_r+0x34>
 80084c8:	690b      	ldr	r3, [r1, #16]
 80084ca:	b96b      	cbnz	r3, 80084e8 <_svfiprintf_r+0x34>
 80084cc:	2140      	movs	r1, #64	; 0x40
 80084ce:	f7ff ff37 	bl	8008340 <_malloc_r>
 80084d2:	6028      	str	r0, [r5, #0]
 80084d4:	6128      	str	r0, [r5, #16]
 80084d6:	b928      	cbnz	r0, 80084e4 <_svfiprintf_r+0x30>
 80084d8:	230c      	movs	r3, #12
 80084da:	f8c8 3000 	str.w	r3, [r8]
 80084de:	f04f 30ff 	mov.w	r0, #4294967295
 80084e2:	e0c5      	b.n	8008670 <_svfiprintf_r+0x1bc>
 80084e4:	2340      	movs	r3, #64	; 0x40
 80084e6:	616b      	str	r3, [r5, #20]
 80084e8:	2300      	movs	r3, #0
 80084ea:	9309      	str	r3, [sp, #36]	; 0x24
 80084ec:	2320      	movs	r3, #32
 80084ee:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 80084f2:	2330      	movs	r3, #48	; 0x30
 80084f4:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 80084f8:	f04f 0b01 	mov.w	fp, #1
 80084fc:	4637      	mov	r7, r6
 80084fe:	463c      	mov	r4, r7
 8008500:	f814 3b01 	ldrb.w	r3, [r4], #1
 8008504:	2b00      	cmp	r3, #0
 8008506:	d13c      	bne.n	8008582 <_svfiprintf_r+0xce>
 8008508:	ebb7 0a06 	subs.w	sl, r7, r6
 800850c:	d00b      	beq.n	8008526 <_svfiprintf_r+0x72>
 800850e:	4653      	mov	r3, sl
 8008510:	4632      	mov	r2, r6
 8008512:	4629      	mov	r1, r5
 8008514:	4640      	mov	r0, r8
 8008516:	f7ff ff71 	bl	80083fc <__ssputs_r>
 800851a:	3001      	adds	r0, #1
 800851c:	f000 80a3 	beq.w	8008666 <_svfiprintf_r+0x1b2>
 8008520:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008522:	4453      	add	r3, sl
 8008524:	9309      	str	r3, [sp, #36]	; 0x24
 8008526:	783b      	ldrb	r3, [r7, #0]
 8008528:	2b00      	cmp	r3, #0
 800852a:	f000 809c 	beq.w	8008666 <_svfiprintf_r+0x1b2>
 800852e:	2300      	movs	r3, #0
 8008530:	f04f 32ff 	mov.w	r2, #4294967295
 8008534:	9304      	str	r3, [sp, #16]
 8008536:	9307      	str	r3, [sp, #28]
 8008538:	9205      	str	r2, [sp, #20]
 800853a:	9306      	str	r3, [sp, #24]
 800853c:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8008540:	931a      	str	r3, [sp, #104]	; 0x68
 8008542:	2205      	movs	r2, #5
 8008544:	7821      	ldrb	r1, [r4, #0]
 8008546:	4850      	ldr	r0, [pc, #320]	; (8008688 <_svfiprintf_r+0x1d4>)
 8008548:	f7f7 fe4a 	bl	80001e0 <memchr>
 800854c:	1c67      	adds	r7, r4, #1
 800854e:	9b04      	ldr	r3, [sp, #16]
 8008550:	b9d8      	cbnz	r0, 800858a <_svfiprintf_r+0xd6>
 8008552:	06d9      	lsls	r1, r3, #27
 8008554:	bf44      	itt	mi
 8008556:	2220      	movmi	r2, #32
 8008558:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 800855c:	071a      	lsls	r2, r3, #28
 800855e:	bf44      	itt	mi
 8008560:	222b      	movmi	r2, #43	; 0x2b
 8008562:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 8008566:	7822      	ldrb	r2, [r4, #0]
 8008568:	2a2a      	cmp	r2, #42	; 0x2a
 800856a:	d016      	beq.n	800859a <_svfiprintf_r+0xe6>
 800856c:	9a07      	ldr	r2, [sp, #28]
 800856e:	2100      	movs	r1, #0
 8008570:	200a      	movs	r0, #10
 8008572:	4627      	mov	r7, r4
 8008574:	3401      	adds	r4, #1
 8008576:	783b      	ldrb	r3, [r7, #0]
 8008578:	3b30      	subs	r3, #48	; 0x30
 800857a:	2b09      	cmp	r3, #9
 800857c:	d951      	bls.n	8008622 <_svfiprintf_r+0x16e>
 800857e:	b1c9      	cbz	r1, 80085b4 <_svfiprintf_r+0x100>
 8008580:	e011      	b.n	80085a6 <_svfiprintf_r+0xf2>
 8008582:	2b25      	cmp	r3, #37	; 0x25
 8008584:	d0c0      	beq.n	8008508 <_svfiprintf_r+0x54>
 8008586:	4627      	mov	r7, r4
 8008588:	e7b9      	b.n	80084fe <_svfiprintf_r+0x4a>
 800858a:	4a3f      	ldr	r2, [pc, #252]	; (8008688 <_svfiprintf_r+0x1d4>)
 800858c:	1a80      	subs	r0, r0, r2
 800858e:	fa0b f000 	lsl.w	r0, fp, r0
 8008592:	4318      	orrs	r0, r3
 8008594:	9004      	str	r0, [sp, #16]
 8008596:	463c      	mov	r4, r7
 8008598:	e7d3      	b.n	8008542 <_svfiprintf_r+0x8e>
 800859a:	9a03      	ldr	r2, [sp, #12]
 800859c:	1d11      	adds	r1, r2, #4
 800859e:	6812      	ldr	r2, [r2, #0]
 80085a0:	9103      	str	r1, [sp, #12]
 80085a2:	2a00      	cmp	r2, #0
 80085a4:	db01      	blt.n	80085aa <_svfiprintf_r+0xf6>
 80085a6:	9207      	str	r2, [sp, #28]
 80085a8:	e004      	b.n	80085b4 <_svfiprintf_r+0x100>
 80085aa:	4252      	negs	r2, r2
 80085ac:	f043 0302 	orr.w	r3, r3, #2
 80085b0:	9207      	str	r2, [sp, #28]
 80085b2:	9304      	str	r3, [sp, #16]
 80085b4:	783b      	ldrb	r3, [r7, #0]
 80085b6:	2b2e      	cmp	r3, #46	; 0x2e
 80085b8:	d10e      	bne.n	80085d8 <_svfiprintf_r+0x124>
 80085ba:	787b      	ldrb	r3, [r7, #1]
 80085bc:	2b2a      	cmp	r3, #42	; 0x2a
 80085be:	f107 0101 	add.w	r1, r7, #1
 80085c2:	d132      	bne.n	800862a <_svfiprintf_r+0x176>
 80085c4:	9b03      	ldr	r3, [sp, #12]
 80085c6:	1d1a      	adds	r2, r3, #4
 80085c8:	681b      	ldr	r3, [r3, #0]
 80085ca:	9203      	str	r2, [sp, #12]
 80085cc:	2b00      	cmp	r3, #0
 80085ce:	bfb8      	it	lt
 80085d0:	f04f 33ff 	movlt.w	r3, #4294967295
 80085d4:	3702      	adds	r7, #2
 80085d6:	9305      	str	r3, [sp, #20]
 80085d8:	4c2c      	ldr	r4, [pc, #176]	; (800868c <_svfiprintf_r+0x1d8>)
 80085da:	7839      	ldrb	r1, [r7, #0]
 80085dc:	2203      	movs	r2, #3
 80085de:	4620      	mov	r0, r4
 80085e0:	f7f7 fdfe 	bl	80001e0 <memchr>
 80085e4:	b138      	cbz	r0, 80085f6 <_svfiprintf_r+0x142>
 80085e6:	2340      	movs	r3, #64	; 0x40
 80085e8:	1b00      	subs	r0, r0, r4
 80085ea:	fa03 f000 	lsl.w	r0, r3, r0
 80085ee:	9b04      	ldr	r3, [sp, #16]
 80085f0:	4303      	orrs	r3, r0
 80085f2:	9304      	str	r3, [sp, #16]
 80085f4:	3701      	adds	r7, #1
 80085f6:	7839      	ldrb	r1, [r7, #0]
 80085f8:	4825      	ldr	r0, [pc, #148]	; (8008690 <_svfiprintf_r+0x1dc>)
 80085fa:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 80085fe:	2206      	movs	r2, #6
 8008600:	1c7e      	adds	r6, r7, #1
 8008602:	f7f7 fded 	bl	80001e0 <memchr>
 8008606:	2800      	cmp	r0, #0
 8008608:	d035      	beq.n	8008676 <_svfiprintf_r+0x1c2>
 800860a:	4b22      	ldr	r3, [pc, #136]	; (8008694 <_svfiprintf_r+0x1e0>)
 800860c:	b9fb      	cbnz	r3, 800864e <_svfiprintf_r+0x19a>
 800860e:	9b03      	ldr	r3, [sp, #12]
 8008610:	3307      	adds	r3, #7
 8008612:	f023 0307 	bic.w	r3, r3, #7
 8008616:	3308      	adds	r3, #8
 8008618:	9303      	str	r3, [sp, #12]
 800861a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800861c:	444b      	add	r3, r9
 800861e:	9309      	str	r3, [sp, #36]	; 0x24
 8008620:	e76c      	b.n	80084fc <_svfiprintf_r+0x48>
 8008622:	fb00 3202 	mla	r2, r0, r2, r3
 8008626:	2101      	movs	r1, #1
 8008628:	e7a3      	b.n	8008572 <_svfiprintf_r+0xbe>
 800862a:	2300      	movs	r3, #0
 800862c:	9305      	str	r3, [sp, #20]
 800862e:	4618      	mov	r0, r3
 8008630:	240a      	movs	r4, #10
 8008632:	460f      	mov	r7, r1
 8008634:	3101      	adds	r1, #1
 8008636:	783a      	ldrb	r2, [r7, #0]
 8008638:	3a30      	subs	r2, #48	; 0x30
 800863a:	2a09      	cmp	r2, #9
 800863c:	d903      	bls.n	8008646 <_svfiprintf_r+0x192>
 800863e:	2b00      	cmp	r3, #0
 8008640:	d0ca      	beq.n	80085d8 <_svfiprintf_r+0x124>
 8008642:	9005      	str	r0, [sp, #20]
 8008644:	e7c8      	b.n	80085d8 <_svfiprintf_r+0x124>
 8008646:	fb04 2000 	mla	r0, r4, r0, r2
 800864a:	2301      	movs	r3, #1
 800864c:	e7f1      	b.n	8008632 <_svfiprintf_r+0x17e>
 800864e:	ab03      	add	r3, sp, #12
 8008650:	9300      	str	r3, [sp, #0]
 8008652:	462a      	mov	r2, r5
 8008654:	4b10      	ldr	r3, [pc, #64]	; (8008698 <_svfiprintf_r+0x1e4>)
 8008656:	a904      	add	r1, sp, #16
 8008658:	4640      	mov	r0, r8
 800865a:	f7fe f8cf 	bl	80067fc <_printf_float>
 800865e:	f1b0 3fff 	cmp.w	r0, #4294967295
 8008662:	4681      	mov	r9, r0
 8008664:	d1d9      	bne.n	800861a <_svfiprintf_r+0x166>
 8008666:	89ab      	ldrh	r3, [r5, #12]
 8008668:	065b      	lsls	r3, r3, #25
 800866a:	f53f af38 	bmi.w	80084de <_svfiprintf_r+0x2a>
 800866e:	9809      	ldr	r0, [sp, #36]	; 0x24
 8008670:	b01d      	add	sp, #116	; 0x74
 8008672:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008676:	ab03      	add	r3, sp, #12
 8008678:	9300      	str	r3, [sp, #0]
 800867a:	462a      	mov	r2, r5
 800867c:	4b06      	ldr	r3, [pc, #24]	; (8008698 <_svfiprintf_r+0x1e4>)
 800867e:	a904      	add	r1, sp, #16
 8008680:	4640      	mov	r0, r8
 8008682:	f7fe fb71 	bl	8006d68 <_printf_i>
 8008686:	e7ea      	b.n	800865e <_svfiprintf_r+0x1aa>
 8008688:	0800899c 	.word	0x0800899c
 800868c:	080089a2 	.word	0x080089a2
 8008690:	080089a6 	.word	0x080089a6
 8008694:	080067fd 	.word	0x080067fd
 8008698:	080083fd 	.word	0x080083fd

0800869c <_sbrk_r>:
 800869c:	b538      	push	{r3, r4, r5, lr}
 800869e:	4c06      	ldr	r4, [pc, #24]	; (80086b8 <_sbrk_r+0x1c>)
 80086a0:	2300      	movs	r3, #0
 80086a2:	4605      	mov	r5, r0
 80086a4:	4608      	mov	r0, r1
 80086a6:	6023      	str	r3, [r4, #0]
 80086a8:	f000 f87a 	bl	80087a0 <_sbrk>
 80086ac:	1c43      	adds	r3, r0, #1
 80086ae:	d102      	bne.n	80086b6 <_sbrk_r+0x1a>
 80086b0:	6823      	ldr	r3, [r4, #0]
 80086b2:	b103      	cbz	r3, 80086b6 <_sbrk_r+0x1a>
 80086b4:	602b      	str	r3, [r5, #0]
 80086b6:	bd38      	pop	{r3, r4, r5, pc}
 80086b8:	20000460 	.word	0x20000460

080086bc <__ascii_mbtowc>:
 80086bc:	b082      	sub	sp, #8
 80086be:	b901      	cbnz	r1, 80086c2 <__ascii_mbtowc+0x6>
 80086c0:	a901      	add	r1, sp, #4
 80086c2:	b142      	cbz	r2, 80086d6 <__ascii_mbtowc+0x1a>
 80086c4:	b14b      	cbz	r3, 80086da <__ascii_mbtowc+0x1e>
 80086c6:	7813      	ldrb	r3, [r2, #0]
 80086c8:	600b      	str	r3, [r1, #0]
 80086ca:	7812      	ldrb	r2, [r2, #0]
 80086cc:	1c10      	adds	r0, r2, #0
 80086ce:	bf18      	it	ne
 80086d0:	2001      	movne	r0, #1
 80086d2:	b002      	add	sp, #8
 80086d4:	4770      	bx	lr
 80086d6:	4610      	mov	r0, r2
 80086d8:	e7fb      	b.n	80086d2 <__ascii_mbtowc+0x16>
 80086da:	f06f 0001 	mvn.w	r0, #1
 80086de:	e7f8      	b.n	80086d2 <__ascii_mbtowc+0x16>

080086e0 <memmove>:
 80086e0:	4288      	cmp	r0, r1
 80086e2:	b510      	push	{r4, lr}
 80086e4:	eb01 0302 	add.w	r3, r1, r2
 80086e8:	d803      	bhi.n	80086f2 <memmove+0x12>
 80086ea:	1e42      	subs	r2, r0, #1
 80086ec:	4299      	cmp	r1, r3
 80086ee:	d10c      	bne.n	800870a <memmove+0x2a>
 80086f0:	bd10      	pop	{r4, pc}
 80086f2:	4298      	cmp	r0, r3
 80086f4:	d2f9      	bcs.n	80086ea <memmove+0xa>
 80086f6:	1881      	adds	r1, r0, r2
 80086f8:	1ad2      	subs	r2, r2, r3
 80086fa:	42d3      	cmn	r3, r2
 80086fc:	d100      	bne.n	8008700 <memmove+0x20>
 80086fe:	bd10      	pop	{r4, pc}
 8008700:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8008704:	f801 4d01 	strb.w	r4, [r1, #-1]!
 8008708:	e7f7      	b.n	80086fa <memmove+0x1a>
 800870a:	f811 4b01 	ldrb.w	r4, [r1], #1
 800870e:	f802 4f01 	strb.w	r4, [r2, #1]!
 8008712:	e7eb      	b.n	80086ec <memmove+0xc>

08008714 <memset>:
 8008714:	4402      	add	r2, r0
 8008716:	4603      	mov	r3, r0
 8008718:	4293      	cmp	r3, r2
 800871a:	d100      	bne.n	800871e <memset+0xa>
 800871c:	4770      	bx	lr
 800871e:	f803 1b01 	strb.w	r1, [r3], #1
 8008722:	e7f9      	b.n	8008718 <memset+0x4>

08008724 <__malloc_lock>:
 8008724:	4770      	bx	lr

08008726 <__malloc_unlock>:
 8008726:	4770      	bx	lr

08008728 <_realloc_r>:
 8008728:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800872a:	4607      	mov	r7, r0
 800872c:	4614      	mov	r4, r2
 800872e:	460e      	mov	r6, r1
 8008730:	b921      	cbnz	r1, 800873c <_realloc_r+0x14>
 8008732:	4611      	mov	r1, r2
 8008734:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 8008738:	f7ff be02 	b.w	8008340 <_malloc_r>
 800873c:	b922      	cbnz	r2, 8008748 <_realloc_r+0x20>
 800873e:	f7ff fdb1 	bl	80082a4 <_free_r>
 8008742:	4625      	mov	r5, r4
 8008744:	4628      	mov	r0, r5
 8008746:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8008748:	f000 f821 	bl	800878e <_malloc_usable_size_r>
 800874c:	4284      	cmp	r4, r0
 800874e:	d90f      	bls.n	8008770 <_realloc_r+0x48>
 8008750:	4621      	mov	r1, r4
 8008752:	4638      	mov	r0, r7
 8008754:	f7ff fdf4 	bl	8008340 <_malloc_r>
 8008758:	4605      	mov	r5, r0
 800875a:	2800      	cmp	r0, #0
 800875c:	d0f2      	beq.n	8008744 <_realloc_r+0x1c>
 800875e:	4631      	mov	r1, r6
 8008760:	4622      	mov	r2, r4
 8008762:	f7ff fab5 	bl	8007cd0 <memcpy>
 8008766:	4631      	mov	r1, r6
 8008768:	4638      	mov	r0, r7
 800876a:	f7ff fd9b 	bl	80082a4 <_free_r>
 800876e:	e7e9      	b.n	8008744 <_realloc_r+0x1c>
 8008770:	4635      	mov	r5, r6
 8008772:	e7e7      	b.n	8008744 <_realloc_r+0x1c>

08008774 <__ascii_wctomb>:
 8008774:	b149      	cbz	r1, 800878a <__ascii_wctomb+0x16>
 8008776:	2aff      	cmp	r2, #255	; 0xff
 8008778:	bf85      	ittet	hi
 800877a:	238a      	movhi	r3, #138	; 0x8a
 800877c:	6003      	strhi	r3, [r0, #0]
 800877e:	700a      	strbls	r2, [r1, #0]
 8008780:	f04f 30ff 	movhi.w	r0, #4294967295
 8008784:	bf98      	it	ls
 8008786:	2001      	movls	r0, #1
 8008788:	4770      	bx	lr
 800878a:	4608      	mov	r0, r1
 800878c:	4770      	bx	lr

0800878e <_malloc_usable_size_r>:
 800878e:	f851 0c04 	ldr.w	r0, [r1, #-4]
 8008792:	2800      	cmp	r0, #0
 8008794:	f1a0 0004 	sub.w	r0, r0, #4
 8008798:	bfbc      	itt	lt
 800879a:	580b      	ldrlt	r3, [r1, r0]
 800879c:	18c0      	addlt	r0, r0, r3
 800879e:	4770      	bx	lr

080087a0 <_sbrk>:
 80087a0:	4b04      	ldr	r3, [pc, #16]	; (80087b4 <_sbrk+0x14>)
 80087a2:	6819      	ldr	r1, [r3, #0]
 80087a4:	4602      	mov	r2, r0
 80087a6:	b909      	cbnz	r1, 80087ac <_sbrk+0xc>
 80087a8:	4903      	ldr	r1, [pc, #12]	; (80087b8 <_sbrk+0x18>)
 80087aa:	6019      	str	r1, [r3, #0]
 80087ac:	6818      	ldr	r0, [r3, #0]
 80087ae:	4402      	add	r2, r0
 80087b0:	601a      	str	r2, [r3, #0]
 80087b2:	4770      	bx	lr
 80087b4:	20000204 	.word	0x20000204
 80087b8:	20000464 	.word	0x20000464

080087bc <_init>:
 80087bc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80087be:	bf00      	nop
 80087c0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80087c2:	bc08      	pop	{r3}
 80087c4:	469e      	mov	lr, r3
 80087c6:	4770      	bx	lr

080087c8 <_fini>:
 80087c8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80087ca:	bf00      	nop
 80087cc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80087ce:	bc08      	pop	{r3}
 80087d0:	469e      	mov	lr, r3
 80087d2:	4770      	bx	lr
