srcscan starts
E:/vivado project/myY-86/myY-86.srcs/sources_1/new/ALU.v(2): INFO: Compiling verilog file "E:/vivado project/myY-86/myY-86.srcs/sources_1/new/const_defination.v" included at line 2. (VERI-9003)
INFO: analyzing module ALU (VERI-9002)
Listing tops:
VeriTop library:xil_defaultlib mod:ALU
END of tops
E:/vivado project/myY-86/myY-86.srcs/sources_1/new/ALU.v(24): INFO: compiling module ALU (VERI-1018)
srcscan exits with return value 0
