[VMEM] WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 20000000
Simulation Instructions: 10000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 16 GiB Channels: 1 Width: 64-bit Data Rate: 3205 MT/s
Tendency balance: 0.371796.
Heartbeat CPU 0 instructions: 10000000 cycles: 4386278 heartbeat IPC: 2.28 cumulative IPC: 2.28 (Simulation time: 00 hr 01 min 42 sec)
Tendency balance: 0.350449.
Heartbeat CPU 0 instructions: 20000001 cycles: 8769723 heartbeat IPC: 2.281 cumulative IPC: 2.281 (Simulation time: 00 hr 03 min 23 sec)
Warmup finished CPU 0 instructions: 20000001 cycles: 8769723 cumulative IPC: 2.281 (Simulation time: 00 hr 03 min 23 sec)
Warmup complete CPU 0 instructions: 20000001 cycles: 8769723 cumulative IPC: 2.281 (Simulation time: 00 hr 03 min 23 sec)
Tendency balance: 0.346558.
Heartbeat CPU 0 instructions: 30000003 cycles: 15949638 heartbeat IPC: 1.393 cumulative IPC: 1.393 (Simulation time: 00 hr 04 min 58 sec)
Simulation finished CPU 0 instructions: 10000002 cycles: 7179915 cumulative IPC: 1.393 (Simulation time: 00 hr 04 min 58 sec)
Simulation complete CPU 0 instructions: 10000002 cycles: 7179915 cumulative IPC: 1.393 (Simulation time: 00 hr 04 min 58 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /home/hugo/APA/traces/400.perlbench-41B.champsimtrace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 1.393 instructions: 10000002 cycles: 7179915
CPU 0 Branch Prediction Accuracy: 97.09% MPKI: 5.941 Average ROB Occupancy at Mispredict: 86.68
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.001
BRANCH_INDIRECT: 0.0094
BRANCH_CONDITIONAL: 5.92
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0.0088
BRANCH_RETURN: 0.0021

cpu0->cpu0_STLB TOTAL        ACCESS:       1368 HIT:       1292 MISS:         76 MSHR_MERGE:          0
cpu0->cpu0_STLB LOAD         ACCESS:       1368 HIT:       1292 MISS:         76 MSHR_MERGE:          0
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: 221.8 cycles
cpu0->cpu0_L2C TOTAL        ACCESS:       3758 HIT:       1902 MISS:       1856 MSHR_MERGE:          0
cpu0->cpu0_L2C LOAD         ACCESS:       3045 HIT:       1315 MISS:       1730 MSHR_MERGE:          0
cpu0->cpu0_L2C RFO          ACCESS:         75 HIT:         21 MISS:         54 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L2C WRITE        ACCESS:        574 HIT:        544 MISS:         30 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:         64 HIT:         22 MISS:         42 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L2C AVERAGE MISS LATENCY: 177.2 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:     373715 HIT:     372198 MISS:       1517 MSHR_MERGE:        193
cpu0->cpu0_L1I LOAD         ACCESS:     373715 HIT:     372198 MISS:       1517 MSHR_MERGE:        193
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1I AVERAGE MISS LATENCY: 7.496 cycles
cpu0->cpu0_L1D TOTAL        ACCESS:    2533742 HIT:    2531619 MISS:       2123 MSHR_MERGE:        263
cpu0->cpu0_L1D LOAD         ACCESS:    1305643 HIT:    1303769 MISS:       1874 MSHR_MERGE:        153
cpu0->cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D WRITE        ACCESS:    1228022 HIT:    1227837 MISS:        185 MSHR_MERGE:        110
cpu0->cpu0_L1D TRANSLATION  ACCESS:         77 HIT:         13 MISS:         64 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1D AVERAGE MISS LATENCY: 183.7 cycles
cpu0->cpu0_ITLB TOTAL        ACCESS:     325351 HIT:     325345 MISS:          6 MSHR_MERGE:          4
cpu0->cpu0_ITLB LOAD         ACCESS:     325351 HIT:     325345 MISS:          6 MSHR_MERGE:          4
cpu0->cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_ITLB AVERAGE MISS LATENCY: 4 cycles
cpu0->cpu0_DTLB TOTAL        ACCESS:    2400226 HIT:    2398624 MISS:       1602 MSHR_MERGE:        236
cpu0->cpu0_DTLB LOAD         ACCESS:    2400226 HIT:    2398624 MISS:       1602 MSHR_MERGE:        236
cpu0->cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_DTLB AVERAGE MISS LATENCY: 16.4 cycles
cpu0->LLC TOTAL        ACCESS:       2084 HIT:        220 MISS:       1864 MSHR_MERGE:          0
cpu0->LLC LOAD         ACCESS:       1730 HIT:         37 MISS:       1693 MSHR_MERGE:          0
cpu0->LLC RFO          ACCESS:         54 HIT:          7 MISS:         47 MSHR_MERGE:          0
cpu0->LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->LLC WRITE        ACCESS:        258 HIT:        159 MISS:         99 MSHR_MERGE:          0
cpu0->LLC TRANSLATION  ACCESS:         42 HIT:         17 MISS:         25 MSHR_MERGE:          0
cpu0->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          2 USELESS:          5
cpu0->LLC AVERAGE MISS LATENCY: 164 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:         16
  ROW_BUFFER_MISS:       1749
  AVG DBUS CONGESTED CYCLE: 20.22
Channel 0 WQ ROW_BUFFER_HIT:         65
  ROW_BUFFER_MISS:        118
  FULL:          0
Channel 0 REFRESHES ISSUED:        599
