Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.2 (win64) Build 1909853 Thu Jun 15 18:39:09 MDT 2017
| Date         : Sat Sep 30 00:16:19 2017
| Host         : DESKTOP-HLT9O59 running 64-bit major release  (build 9200)
| Command      : report_methodology -file AHBLITE_SYS_methodology_drc_routed.rpt -rpx AHBLITE_SYS_methodology_drc_routed.rpx
| Design       : AHBLITE_SYS
| Device       : xc7z010clg400-1
| Speed File   : -1
| Design State : Routed
-----------------------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
             Max violations: <unlimited>
             Violations found: 10
+-----------+----------+--------------------------------------------+------------+
| Rule      | Severity | Description                                | Violations |
+-----------+----------+--------------------------------------------+------------+
| SYNTH-6   | Warning  | Timing of a block RAM might be sub-optimal | 1          |
| TIMING-18 | Warning  | Missing input or output delay              | 9          |
+-----------+----------+--------------------------------------------+------------+

2. REPORT DETAILS
-----------------
SYNTH-6#1 Warning
Timing of a block RAM might be sub-optimal  
The timing for the instance rf_reg[14][31]_i_14, implemented as a block RAM, might be sub-optimal as no output register was merged into the block
Related violations: <none>

TIMING-18#1 Warning
Missing input or output delay  
An input delay is missing on RESETn relative to clock(s) VIRTUAL_clk_out1_ClockDiv 
Related violations: <none>

TIMING-18#2 Warning
Missing input or output delay  
An output delay is missing on LED[0] relative to clock(s) VIRTUAL_clk_out1_ClockDiv 
Related violations: <none>

TIMING-18#3 Warning
Missing input or output delay  
An output delay is missing on LED[1] relative to clock(s) VIRTUAL_clk_out1_ClockDiv 
Related violations: <none>

TIMING-18#4 Warning
Missing input or output delay  
An output delay is missing on LED[2] relative to clock(s) VIRTUAL_clk_out1_ClockDiv 
Related violations: <none>

TIMING-18#5 Warning
Missing input or output delay  
An output delay is missing on LED[3] relative to clock(s) VIRTUAL_clk_out1_ClockDiv 
Related violations: <none>

TIMING-18#6 Warning
Missing input or output delay  
An output delay is missing on LED[4] relative to clock(s) VIRTUAL_clk_out1_ClockDiv 
Related violations: <none>

TIMING-18#7 Warning
Missing input or output delay  
An output delay is missing on LED[5] relative to clock(s) VIRTUAL_clk_out1_ClockDiv 
Related violations: <none>

TIMING-18#8 Warning
Missing input or output delay  
An output delay is missing on LED[6] relative to clock(s) VIRTUAL_clk_out1_ClockDiv 
Related violations: <none>

TIMING-18#9 Warning
Missing input or output delay  
An output delay is missing on LED[7] relative to clock(s) VIRTUAL_clk_out1_ClockDiv 
Related violations: <none>


