<HTML>         	<HEAD><TITLE></TITLE>                                   	<STYLE TYPE="text/css">                               	<!--                                                    	body,pre{                                              	font-family:'Courier New', monospace;             	color: #000000;                                     	font-size:88%;                                      	background-color: #ffffff;                          	}                                                       	h1 {                                                    	font-weight: bold;                                  	margin-top: 24px;                                   	margin-bottom: 10px;                                	border-bottom: 3px solid #000;    font-size: 1em;   	}                                                       	h2 {                                                    	font-weight: bold;                                  	margin-top: 18px;                                   	margin-bottom: 5px;                                 	font-size: 0.90em;                                  	}                                                       	h3 {                                                    	font-weight: bold;                                  	margin-top: 12px;                                   	margin-bottom: 5px;                                 	font-size: 0.80em;                                       	}                                                       	p {                                                     	font-size:78%;                                      	}                                                       	P.Table {                                               	margin-top: 4px;                                    	margin-bottom: 4px;                                 	margin-right: 4px;                                  	margin-left: 4px;                                   	}                                                       	table                                                   	{                                                       	border-width: 1px 1px 1px 1px;                      	border-style: solid solid solid solid;              	border-color: black black black black;              	border-collapse: collapse;                          	}                                                       	th {                                                    	font-weight:bold;                                   	padding: 4px;                                       	border-width: 1px 1px 1px 1px;                      	border-style: solid solid solid solid;              	border-color: black black black black;              	vertical-align:top;                                 	text-align:left;                                    	font-size:78%;                                           	}                                                       	td {                                                    	padding: 4px;                                       	border-width: 1px 1px 1px 1px;                      	border-style: solid solid solid solid;              	border-color: black black black black;              	vertical-align:top;                                 	font-size:78%;                                      	}                                                       	a {                                                     	color:#013C9A;                                      	text-decoration:none;                               	}                                                       		a:visited {                                             	color:#013C9A;                                      	}                                                       		a:hover, a:active {                                     	text-decoration:underline;                          	color:#5BAFD4;                                      	}                                                       	.pass                                                   	{                                                       	background-color: #00ff00;                              	}                                                                	.fail                                                   	{                                                       	background-color: #ff0000;                              	}                                                       	.comment                                                	{                                                       	font-size: 90%;                                     	font-style: italic;                                 	}                                                       		-->                                                     	</STYLE>                                                	</HEAD>                                                 	<BODY>                                                  	<PRE>Setting log file to 'C:/Users/SP5WWP/Documents/Radiant/OpenHT/impl_1/hdla_gen_hierarchy.html'.
Starting: parse design source files
INFO - C:/Users/SP5WWP/Documents/Radiant/OpenHT/source/impl_1/main.vhd(30,14-30,19) (VHDL-1201) re-analyze unit 'magic' since unit 'pll_osc_uniq_1' is overwritten or removed
(VHDL-1481) Analyzing VHDL file 'C:/Radiant/ispfpga/vhdl_packages/standard.vhd'
Analyzing VHDL file C:/Radiant/ispfpga/vhdl_packages/standard.vhd
INFO - C:/Radiant/ispfpga/vhdl_packages/standard.vhd(9,9-9,17) (VHDL-1014) analyzing package 'standard'
(VHDL-1481) Analyzing VHDL file 'C:/Radiant/ispfpga/vhdl_packages/std_1164.vhd'
Analyzing VHDL file C:/Radiant/ispfpga/vhdl_packages/std_1164.vhd
INFO - C:/Radiant/ispfpga/vhdl_packages/std_1164.vhd(15,9-15,23) (VHDL-1014) analyzing package 'std_logic_1164'
INFO - C:/Radiant/ispfpga/vhdl_packages/std_1164.vhd(178,14-178,28) (VHDL-1013) analyzing package body 'std_logic_1164'
(VHDL-1481) Analyzing VHDL file 'C:/Radiant/ispfpga/vhdl_packages/mgc_qsim.vhd'
Analyzing VHDL file C:/Radiant/ispfpga/vhdl_packages/mgc_qsim.vhd
INFO - C:/Radiant/ispfpga/vhdl_packages/mgc_qsim.vhd(18,9-18,19) (VHDL-1014) analyzing package 'qsim_logic'
INFO - C:/Radiant/ispfpga/vhdl_packages/mgc_qsim.vhd(753,14-753,24) (VHDL-1013) analyzing package body 'qsim_logic'
(VHDL-1481) Analyzing VHDL file 'C:/Radiant/ispfpga/vhdl_packages/numeric_bit.vhd'
Analyzing VHDL file C:/Radiant/ispfpga/vhdl_packages/numeric_bit.vhd
INFO - C:/Radiant/ispfpga/vhdl_packages/numeric_bit.vhd(54,9-54,20) (VHDL-1014) analyzing package 'numeric_bit'
INFO - C:/Radiant/ispfpga/vhdl_packages/numeric_bit.vhd(834,14-834,25) (VHDL-1013) analyzing package body 'numeric_bit'
(VHDL-1481) Analyzing VHDL file 'C:/Radiant/ispfpga/vhdl_packages/numeric_std.vhd'
Analyzing VHDL file C:/Radiant/ispfpga/vhdl_packages/numeric_std.vhd
INFO - C:/Radiant/ispfpga/vhdl_packages/numeric_std.vhd(57,9-57,20) (VHDL-1014) analyzing package 'numeric_std'
INFO - C:/Radiant/ispfpga/vhdl_packages/numeric_std.vhd(874,14-874,25) (VHDL-1013) analyzing package body 'numeric_std'
(VHDL-1481) Analyzing VHDL file 'C:/Radiant/ispfpga/vhdl_packages/textio.vhd'
Analyzing VHDL file C:/Radiant/ispfpga/vhdl_packages/textio.vhd
INFO - C:/Radiant/ispfpga/vhdl_packages/textio.vhd(13,9-13,15) (VHDL-1014) analyzing package 'textio'
INFO - C:/Radiant/ispfpga/vhdl_packages/textio.vhd(114,14-114,20) (VHDL-1013) analyzing package body 'textio'
(VHDL-1481) Analyzing VHDL file 'C:/Radiant/ispfpga/vhdl_packages/std_logic_textio.vhd'
Analyzing VHDL file C:/Radiant/ispfpga/vhdl_packages/std_logic_textio.vhd
INFO - C:/Radiant/ispfpga/vhdl_packages/std_logic_textio.vhd(26,9-26,25) (VHDL-1014) analyzing package 'std_logic_textio'
INFO - C:/Radiant/ispfpga/vhdl_packages/std_logic_textio.vhd(72,14-72,30) (VHDL-1013) analyzing package body 'std_logic_textio'
(VHDL-1481) Analyzing VHDL file 'C:/Radiant/ispfpga/vhdl_packages/syn_attr.vhd'
Analyzing VHDL file C:/Radiant/ispfpga/vhdl_packages/syn_attr.vhd
INFO - C:/Radiant/ispfpga/vhdl_packages/syn_attr.vhd(39,9-39,19) (VHDL-1014) analyzing package 'attributes'
(VHDL-1481) Analyzing VHDL file 'C:/Radiant/ispfpga/vhdl_packages/syn_misc.vhd'
Analyzing VHDL file C:/Radiant/ispfpga/vhdl_packages/syn_misc.vhd
INFO - C:/Radiant/ispfpga/vhdl_packages/syn_misc.vhd(30,9-30,23) (VHDL-1014) analyzing package 'std_logic_misc'
INFO - C:/Radiant/ispfpga/vhdl_packages/syn_misc.vhd(182,14-182,28) (VHDL-1013) analyzing package body 'std_logic_misc'
(VHDL-1481) Analyzing VHDL file 'C:/Radiant/ispfpga/vhdl_packages/math_real.vhd'
INFO - ./.__tmp_vxr_0_(56,9-56,18) (VHDL-1014) analyzing package 'math_real'
INFO - ./.__tmp_vxr_0_(685,14-685,23) (VHDL-1013) analyzing package body 'math_real'
(VHDL-1481) Analyzing VHDL file 'C:/Radiant/ispfpga/vhdl_packages/mixed_lang_vltype.vhd'
Analyzing VHDL file C:/Radiant/ispfpga/vhdl_packages/mixed_lang_vltype.vhd
INFO - C:/Radiant/ispfpga/vhdl_packages/mixed_lang_vltype.vhd(9,9-9,17) (VHDL-1014) analyzing package 'vl_types'
INFO - C:/Radiant/ispfpga/vhdl_packages/mixed_lang_vltype.vhd(88,14-88,22) (VHDL-1013) analyzing package body 'vl_types'
(VHDL-1481) Analyzing VHDL file 'C:/Radiant/ispfpga/vhdl_packages/syn_arit.vhd'
Analyzing VHDL file C:/Radiant/ispfpga/vhdl_packages/syn_arit.vhd
INFO - C:/Radiant/ispfpga/vhdl_packages/syn_arit.vhd(25,9-25,24) (VHDL-1014) analyzing package 'std_logic_arith'
INFO - C:/Radiant/ispfpga/vhdl_packages/syn_arit.vhd(206,14-206,29) (VHDL-1013) analyzing package body 'std_logic_arith'
(VHDL-1481) Analyzing VHDL file 'C:/Radiant/ispfpga/vhdl_packages/syn_sign.vhd'
Analyzing VHDL file C:/Radiant/ispfpga/vhdl_packages/syn_sign.vhd
INFO - C:/Radiant/ispfpga/vhdl_packages/syn_sign.vhd(35,9-35,25) (VHDL-1014) analyzing package 'std_logic_signed'
INFO - C:/Radiant/ispfpga/vhdl_packages/syn_sign.vhd(96,14-96,30) (VHDL-1013) analyzing package body 'std_logic_signed'
(VHDL-1481) Analyzing VHDL file 'C:/Radiant/ispfpga/vhdl_packages/syn_unsi.vhd'
Analyzing VHDL file C:/Radiant/ispfpga/vhdl_packages/syn_unsi.vhd
INFO - C:/Radiant/ispfpga/vhdl_packages/syn_unsi.vhd(35,9-35,27) (VHDL-1014) analyzing package 'std_logic_unsigned'
INFO - C:/Radiant/ispfpga/vhdl_packages/syn_unsi.vhd(94,14-94,32) (VHDL-1013) analyzing package body 'std_logic_unsigned'
(VHDL-1481) Analyzing VHDL file 'C:/Radiant/ispfpga/vhdl_packages/synattr.vhd'
Analyzing VHDL file C:/Radiant/ispfpga/vhdl_packages/synattr.vhd
INFO - C:/Radiant/ispfpga/vhdl_packages/synattr.vhd(50,9-50,19) (VHDL-1014) analyzing package 'attributes'
(VERI-1482) Analyzing Verilog file 'C:/Radiant/cae_library/synthesis/verilog/lifcl.v'
(VERI-1482) Analyzing Verilog file 'C:/Users/SP5WWP/Documents/Radiant/OpenHT/pll_osc/rtl/pll_osc.v'
(VERI-1482) Analyzing Verilog file 'C:/Users/SP5WWP/Documents/Radiant/OpenHT/ddr_rx/rtl/ddr_rx.v'
INFO - C:/Users/SP5WWP/Documents/Radiant/OpenHT/ddr_rx/rtl/ddr_rx.v(2905,27-2905,37) (VERI-2561) undeclared symbol 'uddcntln_w', assumed default net type 'wire'
INFO - C:/Users/SP5WWP/Documents/Radiant/OpenHT/ddr_rx/rtl/ddr_rx.v(2906,25-2906,33) (VERI-2561) undeclared symbol 'freeze_w', assumed default net type 'wire'
INFO - C:/Users/SP5WWP/Documents/Radiant/OpenHT/ddr_rx/rtl/ddr_rx.v(3258,27-3258,37) (VERI-2561) undeclared symbol 'uddcntln_w', assumed default net type 'wire'
INFO - C:/Users/SP5WWP/Documents/Radiant/OpenHT/ddr_rx/rtl/ddr_rx.v(3259,25-3259,33) (VERI-2561) undeclared symbol 'freeze_w', assumed default net type 'wire'
(VERI-1482) Analyzing Verilog file 'C:/Users/SP5WWP/Documents/Radiant/OpenHT/ddr_tx/rtl/ddr_tx.v'
INFO - C:/Users/SP5WWP/Documents/Radiant/OpenHT/ddr_tx/rtl/ddr_tx.v(2905,27-2905,37) (VERI-2561) undeclared symbol 'uddcntln_w', assumed default net type 'wire'
INFO - C:/Users/SP5WWP/Documents/Radiant/OpenHT/ddr_tx/rtl/ddr_tx.v(2906,25-2906,33) (VERI-2561) undeclared symbol 'freeze_w', assumed default net type 'wire'
INFO - C:/Users/SP5WWP/Documents/Radiant/OpenHT/ddr_tx/rtl/ddr_tx.v(3258,27-3258,37) (VERI-2561) undeclared symbol 'uddcntln_w', assumed default net type 'wire'
INFO - C:/Users/SP5WWP/Documents/Radiant/OpenHT/ddr_tx/rtl/ddr_tx.v(3259,25-3259,33) (VERI-2561) undeclared symbol 'freeze_w', assumed default net type 'wire'
(VHDL-1481) Analyzing VHDL file 'C:/Radiant/cae_library/synthesis/vhdl/lifcl.vhd'
Analyzing VHDL file C:/Radiant/cae_library/synthesis/vhdl/lifcl.vhd
(VHDL-1481) Analyzing VHDL file 'C:/Radiant/ip/pmi/pmi_lifcl.vhd'
Analyzing VHDL file C:/Radiant/ip/pmi/pmi_lifcl.vhd
(VHDL-1481) Analyzing VHDL file 'C:/Users/SP5WWP/Documents/Radiant/OpenHT/source/impl_1/main.vhd'
Analyzing VHDL file C:/Users/SP5WWP/Documents/Radiant/OpenHT/source/impl_1/main.vhd
INFO - C:/Users/SP5WWP/Documents/Radiant/OpenHT/source/impl_1/main.vhd(6,8-6,16) (VHDL-1012) analyzing entity 'main_all'
INFO - C:/Users/SP5WWP/Documents/Radiant/OpenHT/source/impl_1/main.vhd(30,14-30,19) (VHDL-1010) analyzing architecture 'magic'
(VHDL-1481) Analyzing VHDL file 'C:/Users/SP5WWP/Documents/Radiant/OpenHT/source/impl_1/spi_slave.vhd'
Analyzing VHDL file C:/Users/SP5WWP/Documents/Radiant/OpenHT/source/impl_1/spi_slave.vhd
INFO - C:/Users/SP5WWP/Documents/Radiant/OpenHT/source/impl_1/spi_slave.vhd(6,8-6,17) (VHDL-1012) analyzing entity 'spi_slave'
INFO - C:/Users/SP5WWP/Documents/Radiant/OpenHT/source/impl_1/spi_slave.vhd(18,14-18,19) (VHDL-1010) analyzing architecture 'magic'
INFO - C:/Users/SP5WWP/Documents/Radiant/OpenHT/source/impl_1/main.vhd(6,8-6,16) (VHDL-1067) elaborating 'main_all(magic)'
INFO - C:/Users/SP5WWP/Documents/Radiant/OpenHT/source/impl_1/main.vhd(82,2-85,4) (VHDL-1399) switching to Verilog mode to elaborate module 'pll_osc'
INFO - C:/Users/SP5WWP/Documents/Radiant/OpenHT/pll_osc/rtl/pll_osc.v(11,8-11,15) (VERI-1018) compiling module 'pll_osc_uniq_1'
INFO - C:/Users/SP5WWP/Documents/Radiant/OpenHT/source/impl_1/main.vhd(82,2-85,4) (VHDL-1400) returning to VHDL mode to continue with elaboration
INFO - C:/Users/SP5WWP/Documents/Radiant/OpenHT/source/impl_1/main.vhd(87,2-93,4) (VHDL-1399) switching to Verilog mode to elaborate module 'ddr_tx'
INFO - C:/Users/SP5WWP/Documents/Radiant/OpenHT/ddr_tx/rtl/ddr_tx.v(11,8-11,14) (VERI-1018) compiling module 'ddr_tx_uniq_1'
INFO - C:/Users/SP5WWP/Documents/Radiant/OpenHT/source/impl_1/main.vhd(87,2-93,4) (VHDL-1400) returning to VHDL mode to continue with elaboration
INFO - C:/Users/SP5WWP/Documents/Radiant/OpenHT/source/impl_1/main.vhd(95,2-101,4) (VHDL-1399) switching to Verilog mode to elaborate module 'ddr_rx'
INFO - C:/Users/SP5WWP/Documents/Radiant/OpenHT/ddr_rx/rtl/ddr_rx.v(11,8-11,14) (VERI-1018) compiling module 'ddr_rx_uniq_1'
INFO - C:/Users/SP5WWP/Documents/Radiant/OpenHT/source/impl_1/main.vhd(95,2-101,4) (VHDL-1400) returning to VHDL mode to continue with elaboration
INFO - C:/Users/SP5WWP/Documents/Radiant/OpenHT/source/impl_1/main.vhd(103,2-109,4) (VHDL-1399) switching to Verilog mode to elaborate module 'ddr_rx'
INFO - C:/Users/SP5WWP/Documents/Radiant/OpenHT/ddr_rx/rtl/ddr_rx.v(11,8-11,14) (VERI-1018) compiling module 'ddr_rx_uniq_2'
INFO - C:/Users/SP5WWP/Documents/Radiant/OpenHT/source/impl_1/main.vhd(103,2-109,4) (VHDL-1400) returning to VHDL mode to continue with elaboration
INFO - C:/Users/SP5WWP/Documents/Radiant/OpenHT/source/impl_1/spi_slave.vhd(6,8-6,17) (VHDL-1067) elaborating 'spi_slave_uniq_0(magic)'
Done: design load finished with (0) errors, and (0) warnings

</PRE></BODY></HTML>