C:\lscc\diamond\3.11_x64\synpbase\bin64\c_vhdl.exe  -osyn  "D:\Semestre 2-2020\DSD\Ejercicios\Registro 4b Final\impl1\synwork\reg_4b_top_impl1_hdl_.srs"  -top  reg_fin  -prodtype  synplify_pro  -dspmac -fixsmult -infer_seqShift -nram -sdff_counter -divnmod -nostructver  -encrypt  -pro  -dmgen  "D:\Semestre 2-2020\DSD\Ejercicios\Registro 4b Final\impl1\dm"  -lite -ui -fid2 -ram -sharing on -ll 2000 -autosm  -ignore_undefined_lib  -lib work C:\lscc\diamond\3.11_x64\cae_library\synthesis\vhdl\machxo2.vhd -lib work "D:\Semestre 2-2020\DSD\Ejercicios\Registro 4b Final\reg_4b_top.vhd" -lib work "D:\Semestre 2-2020\DSD\Ejercicios\Reloj Divisor\clk_div.vhd" -lib work "D:\Semestre 2-2020\DSD\Ejercicios\Oscilador\oscilador_ejemplo.vhd" -lib work "D:\Semestre 2-2020\DSD\Ejercicios\Registro Universal 4b\reg_u_4b.vhd"  -log  "D:\Semestre 2-2020\DSD\Ejercicios\Registro 4b Final\impl1\syntax.log"  -fileorder  "D:\Semestre 2-2020\DSD\Ejercicios\Registro 4b Final\impl1\syntmp\hdlorder.tcl"  -jobname  "hdl_info_gen" 
relcom:C:\lscc\diamond\3.11_x64\synpbase\bin64\c_vhdl.exe -osyn "D:\Semestre 2-2020\DSD\Ejercicios\Registro 4b Final\impl1\synwork\reg_4b_top_impl1_hdl_.srs" -top reg_fin -prodtype synplify_pro -dspmac -fixsmult -infer_seqShift -nram -sdff_counter -divnmod -nostructver -encrypt -pro -dmgen "D:\Semestre 2-2020\DSD\Ejercicios\Registro 4b Final\impl1\dm" -lite -ui -fid2 -ram -sharing on -ll 2000 -autosm -ignore_undefined_lib -lib work C:\lscc\diamond\3.11_x64\cae_library\synthesis\vhdl\machxo2.vhd -lib work "D:\Semestre 2-2020\DSD\Ejercicios\Registro 4b Final\reg_4b_top.vhd" -lib work "D:\Semestre 2-2020\DSD\Ejercicios\Reloj Divisor\clk_div.vhd" -lib work "D:\Semestre 2-2020\DSD\Ejercicios\Oscilador\oscilador_ejemplo.vhd" -lib work "D:\Semestre 2-2020\DSD\Ejercicios\Registro Universal 4b\reg_u_4b.vhd" -log "D:\Semestre 2-2020\DSD\Ejercicios\Registro 4b Final\impl1\syntax.log" -fileorder "D:\Semestre 2-2020\DSD\Ejercicios\Registro 4b Final\impl1\syntmp\hdlorder.tcl" -jobname "hdl_info_gen"
rc:0 success:1 runtime:2
file:..\synwork\reg_4b_top_impl1_hdl_.srs|io:o|time:0|size:-1|exec:0|csum:
file:C:\lscc\diamond\3.11_x64\cae_library\synthesis\vhdl\machxo2.vhd|io:i|time:1542263532|size:73964|exec:0|csum:CFF92E93E4FE354031DBB4E0E47DD4A6
file:..\..\reg_4b_top.vhd|io:i|time:1602129186|size:997|exec:0|csum:7010D54EE6EC71F0A7AAF2938CC2A930
file:..\..\..\Reloj Divisor\clk_div.vhd|io:i|time:1602127700|size:493|exec:0|csum:BB07F6FCCFD4DA8654B1E3251A6907BD
file:..\..\..\Oscilador\oscilador_ejemplo.vhd|io:i|time:1602127314|size:580|exec:0|csum:838665B8A0788DF6C463665F8A5216ED
file:..\..\..\Registro Universal 4b\reg_u_4b.vhd|io:i|time:1601948792|size:813|exec:0|csum:3B929D44EBCF95535DC4B0EB80DA56A3
file:..\syntax.log|io:o|time:1602131600|size:1076|exec:0|csum:
file:C:\lscc\diamond\3.11_x64\synpbase\bin64\c_vhdl.exe|io:i|time:1554128468|size:5997056|exec:1|csum:DAAAD176B5AB08B7BBDB4E321AED1C72
