<dec f='llvm/llvm/include/llvm/CodeGen/CallingConvLower.h' l='531' type='static bool llvm::CCState::resultsCompatible(CallingConv::ID CalleeCC, CallingConv::ID CallerCC, llvm::MachineFunction &amp; MF, llvm::LLVMContext &amp; C, const SmallVectorImpl&lt;ISD::InputArg&gt; &amp; Ins, CCAssignFn * CalleeFn, CCAssignFn * CallerFn)'/>
<def f='llvm/llvm/lib/CodeGen/CallingConvLower.cpp' l='269' ll='303' type='static bool llvm::CCState::resultsCompatible(CallingConv::ID CalleeCC, CallingConv::ID CallerCC, llvm::MachineFunction &amp; MF, llvm::LLVMContext &amp; C, const SmallVectorImpl&lt;ISD::InputArg&gt; &amp; Ins, CCAssignFn * CalleeFn, CCAssignFn * CallerFn)'/>
<doc f='llvm/llvm/include/llvm/CodeGen/CallingConvLower.h' l='529'>/// Returns true if the results of the two calling conventions are compatible.
  /// This is usually part of the check for tailcall eligibility.</doc>
<use f='llvm/llvm/lib/Target/AArch64/AArch64ISelLowering.cpp' l='3494' u='c' c='_ZNK4llvm21AArch64TargetLowering33isEligibleForTailCallOptimizationENS_7SDValueEjbRKNS_15SmallVectorImplINS_3ISD9OutputArgEEERKNS2_IS1_EERKNS2_INS3_8I14855144'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIISelLowering.cpp' l='2461' u='c' c='_ZNK4llvm16SITargetLowering33isEligibleForTailCallOptimizationENS_7SDValueEjbRKNS_15SmallVectorImplINS_3ISD9OutputArgEEERKNS2_IS1_EERKNS2_INS3_8InputA12213381'/>
<use f='llvm/llvm/lib/Target/ARM/ARMISelLowering.cpp' l='2363' u='c' c='_ZNK4llvm17ARMTargetLowering33IsEligibleForTailCallOptimizationENS_7SDValueEjbbbRKNS_15SmallVectorImplINS_3ISD9OutputArgEEERKNS2_IS1_EERKNS2_INS3_8Inp11255160'/>
<use f='llvm/llvm/lib/Target/X86/X86ISelLowering.cpp' l='4335' u='c' c='_ZNK4llvm17X86TargetLowering33IsEligibleForTailCallOptimizationENS_7SDValueEjbbbPNS_4TypeERKNS_15SmallVectorImplINS_3ISD9OutputArgEEERKNS4_IS1_EERKNS43411428'/>
