--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 2
-n 3 -fastpaths -xml KIT7_SEG_TOP.twx KIT7_SEG_TOP.ncd -o KIT7_SEG_TOP.twr
KIT7_SEG_TOP.pcf -ucf Wishbone_Controller.ucf

Design file:              KIT7_SEG_TOP.ncd
Physical constraint file: KIT7_SEG_TOP.pcf
Device,package,speed:     xc6slx9,tqg144,C,-2 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock i_clk
------------+------------+------------+------------+------------+------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
------------+------------+------------+------------+------------+------------------+--------+
i_uart_rx   |    2.096(R)|      SLOW  |   -0.614(R)|      FAST  |i_clk_BUFGP       |   0.000|
------------+------------+------------+------------+------------+------------------+--------+

Clock i_clk to Pad
------------+-----------------+------------+-----------------+------------+------------------+--------+
            |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
------------+-----------------+------------+-----------------+------------+------------------+--------+
a_to_g<0>   |        13.296(R)|      SLOW  |         5.447(R)|      FAST  |i_clk_BUFGP       |   0.000|
a_to_g<1>   |        12.830(R)|      SLOW  |         4.785(R)|      FAST  |i_clk_BUFGP       |   0.000|
a_to_g<2>   |        11.922(R)|      SLOW  |         4.648(R)|      FAST  |i_clk_BUFGP       |   0.000|
a_to_g<3>   |        10.751(R)|      SLOW  |         3.976(R)|      FAST  |i_clk_BUFGP       |   0.000|
a_to_g<4>   |        11.649(R)|      SLOW  |         4.306(R)|      FAST  |i_clk_BUFGP       |   0.000|
a_to_g<5>   |        11.899(R)|      SLOW  |         4.439(R)|      FAST  |i_clk_BUFGP       |   0.000|
a_to_g<6>   |        11.693(R)|      SLOW  |         4.142(R)|      FAST  |i_clk_BUFGP       |   0.000|
en<0>       |         8.902(R)|      SLOW  |         3.551(R)|      FAST  |i_clk_BUFGP       |   0.000|
en<1>       |         9.019(R)|      SLOW  |         3.628(R)|      FAST  |i_clk_BUFGP       |   0.000|
en<2>       |         9.229(R)|      SLOW  |         3.747(R)|      FAST  |i_clk_BUFGP       |   0.000|
en<3>       |         9.172(R)|      SLOW  |         3.716(R)|      FAST  |i_clk_BUFGP       |   0.000|
en<4>       |         9.115(R)|      SLOW  |         3.697(R)|      FAST  |i_clk_BUFGP       |   0.000|
en<5>       |         9.286(R)|      SLOW  |         3.833(R)|      FAST  |i_clk_BUFGP       |   0.000|
en<6>       |         9.347(R)|      SLOW  |         3.845(R)|      FAST  |i_clk_BUFGP       |   0.000|
en<7>       |         9.233(R)|      SLOW  |         3.787(R)|      FAST  |i_clk_BUFGP       |   0.000|
o_uart_tx   |        12.274(R)|      SLOW  |         5.537(R)|      FAST  |i_clk_BUFGP       |   0.000|
------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock to Setup on destination clock i_clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
i_clk          |    5.106|         |         |         |
---------------+---------+---------+---------+---------+


Analysis completed Thu Jun 13 14:58:21 2024 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 4591 MB



