<?xml version="1.0" encoding="UTF-8"?>
<!-- Product Version: Vivado v2019.1 (64-bit)              -->
<!--                                                         -->
<!-- Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.   -->

<Project Version="7" Minor="40" Path="C:/Users/Yasharzb/Documents/GitHub/DSD_Lab_AYA/project_2.xpr">
  <DefaultLaunch Dir="$PRUNDIR"/>
  <Configuration>
    <Option Name="Id" Val="8883cfd74e6a4188af8207b73a332961"/>
    <Option Name="Part" Val="xc7a35tcpg236-1"/>
    <Option Name="CompiledLibDir" Val="$PCACHEDIR/compile_simlib"/>
    <Option Name="CompiledLibDirXSim" Val=""/>
    <Option Name="CompiledLibDirModelSim" Val="$PCACHEDIR/compile_simlib/modelsim"/>
    <Option Name="CompiledLibDirQuesta" Val="$PCACHEDIR/compile_simlib/questa"/>
    <Option Name="CompiledLibDirIES" Val="$PCACHEDIR/compile_simlib/ies"/>
    <Option Name="CompiledLibDirXcelium" Val="$PCACHEDIR/compile_simlib/xcelium"/>
    <Option Name="CompiledLibDirVCS" Val="$PCACHEDIR/compile_simlib/vcs"/>
    <Option Name="CompiledLibDirRiviera" Val="$PCACHEDIR/compile_simlib/riviera"/>
    <Option Name="CompiledLibDirActivehdl" Val="$PCACHEDIR/compile_simlib/activehdl"/>
    <Option Name="BoardPart" Val=""/>
    <Option Name="ActiveSimSet" Val="sim_1"/>
    <Option Name="DefaultLib" Val="xil_defaultlib"/>
    <Option Name="ProjectType" Val="Default"/>
    <Option Name="IPOutputRepo" Val="$PCACHEDIR/ip"/>
    <Option Name="IPCachePermission" Val="read"/>
    <Option Name="IPCachePermission" Val="write"/>
    <Option Name="EnableCoreContainer" Val="FALSE"/>
    <Option Name="CreateRefXciForCoreContainers" Val="FALSE"/>
    <Option Name="IPUserFilesDir" Val="$PIPUSERFILESDIR"/>
    <Option Name="IPStaticSourceDir" Val="$PIPUSERFILESDIR/ipstatic"/>
    <Option Name="EnableBDX" Val="FALSE"/>
    <Option Name="DSAVendor" Val="xilinx"/>
    <Option Name="DSANumComputeUnits" Val="60"/>
    <Option Name="WTXSimLaunchSim" Val="22"/>
    <Option Name="WTModelSimLaunchSim" Val="0"/>
    <Option Name="WTQuestaLaunchSim" Val="0"/>
    <Option Name="WTIesLaunchSim" Val="0"/>
    <Option Name="WTVcsLaunchSim" Val="0"/>
    <Option Name="WTRivieraLaunchSim" Val="0"/>
    <Option Name="WTActivehdlLaunchSim" Val="0"/>
    <Option Name="WTXSimExportSim" Val="8"/>
    <Option Name="WTModelSimExportSim" Val="8"/>
    <Option Name="WTQuestaExportSim" Val="8"/>
    <Option Name="WTIesExportSim" Val="8"/>
    <Option Name="WTVcsExportSim" Val="8"/>
    <Option Name="WTRivieraExportSim" Val="8"/>
    <Option Name="WTActivehdlExportSim" Val="8"/>
    <Option Name="GenerateIPUpgradeLog" Val="TRUE"/>
    <Option Name="XSimRadix" Val="hex"/>
    <Option Name="XSimTimeUnit" Val="ns"/>
    <Option Name="XSimArrayDisplayLimit" Val="1024"/>
    <Option Name="XSimTraceLimit" Val="65536"/>
    <Option Name="SimTypes" Val="rtl"/>
    <Option Name="SimTypes" Val="bfm"/>
    <Option Name="SimTypes" Val="tlm"/>
    <Option Name="SimTypes" Val="tlm_dpi"/>
    <Option Name="MEMEnableMemoryMapGeneration" Val="TRUE"/>
  </Configuration>
  <FileSets Version="1" Minor="31">
    <FileSet Name="sources_1" Type="DesignSrcs" RelSrcDir="$PSRCDIR/sources_1">
      <Filter Type="Srcs"/>
      <File Path="$PSRCDIR/sources_1/bd/BCD_modulo_3/BCD_modulo_3.bd">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
        <CompFileExtendedInfo CompFileName="BCD_modulo_3.bd" FileRelPathName="ip/BCD_modulo_3_util_vector_logic_4_16/BCD_modulo_3_util_vector_logic_4_16.xci">
          <Proxy FileSetName="BCD_modulo_3_util_vector_logic_4_16"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="BCD_modulo_3.bd" FileRelPathName="ip/BCD_modulo_3_util_vector_logic_4_15/BCD_modulo_3_util_vector_logic_4_15.xci">
          <Proxy FileSetName="BCD_modulo_3_util_vector_logic_4_15"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="BCD_modulo_3.bd" FileRelPathName="ip/BCD_modulo_3_util_vector_logic_0_10/BCD_modulo_3_util_vector_logic_0_10.xci">
          <Proxy FileSetName="BCD_modulo_3_util_vector_logic_0_10"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="BCD_modulo_3.bd" FileRelPathName="ip/BCD_modulo_3_util_vector_logic_4_8/BCD_modulo_3_util_vector_logic_4_8.xci">
          <Proxy FileSetName="BCD_modulo_3_util_vector_logic_4_8"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="BCD_modulo_3.bd" FileRelPathName="ip/BCD_modulo_3_util_vector_logic_4_9/BCD_modulo_3_util_vector_logic_4_9.xci">
          <Proxy FileSetName="BCD_modulo_3_util_vector_logic_4_9"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="BCD_modulo_3.bd" FileRelPathName="ip/BCD_modulo_3_util_vector_logic_4_10/BCD_modulo_3_util_vector_logic_4_10.xci">
          <Proxy FileSetName="BCD_modulo_3_util_vector_logic_4_10"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="BCD_modulo_3.bd" FileRelPathName="ip/BCD_modulo_3_util_vector_logic_20_2/BCD_modulo_3_util_vector_logic_20_2.xci">
          <Proxy FileSetName="BCD_modulo_3_util_vector_logic_20_2"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="BCD_modulo_3.bd" FileRelPathName="ip/BCD_modulo_3_util_vector_logic_17_4/BCD_modulo_3_util_vector_logic_17_4.xci">
          <Proxy FileSetName="BCD_modulo_3_util_vector_logic_17_4"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="BCD_modulo_3.bd" FileRelPathName="ip/BCD_modulo_3_util_vector_logic_23_2/BCD_modulo_3_util_vector_logic_23_2.xci">
          <Proxy FileSetName="BCD_modulo_3_util_vector_logic_23_2"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="BCD_modulo_3.bd" FileRelPathName="ip/BCD_modulo_3_util_vector_logic_3_3/BCD_modulo_3_util_vector_logic_3_3.xci">
          <Proxy FileSetName="BCD_modulo_3_util_vector_logic_3_3"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="BCD_modulo_3.bd" FileRelPathName="ip/BCD_modulo_3_util_vector_logic_22_4/BCD_modulo_3_util_vector_logic_22_4.xci">
          <Proxy FileSetName="BCD_modulo_3_util_vector_logic_22_4"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="BCD_modulo_3.bd" FileRelPathName="ip/BCD_modulo_3_util_vector_logic_6_3/BCD_modulo_3_util_vector_logic_6_3.xci">
          <Proxy FileSetName="BCD_modulo_3_util_vector_logic_6_3"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="BCD_modulo_3.bd" FileRelPathName="ip/BCD_modulo_3_util_vector_logic_2_3/BCD_modulo_3_util_vector_logic_2_3.xci">
          <Proxy FileSetName="BCD_modulo_3_util_vector_logic_2_3"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="BCD_modulo_3.bd" FileRelPathName="ip/BCD_modulo_3_util_vector_logic_21_2/BCD_modulo_3_util_vector_logic_21_2.xci">
          <Proxy FileSetName="BCD_modulo_3_util_vector_logic_21_2"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="BCD_modulo_3.bd" FileRelPathName="ip/BCD_modulo_3_util_vector_logic_19_2/BCD_modulo_3_util_vector_logic_19_2.xci">
          <Proxy FileSetName="BCD_modulo_3_util_vector_logic_19_2"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="BCD_modulo_3.bd" FileRelPathName="ip/BCD_modulo_3_util_vector_logic_18_2/BCD_modulo_3_util_vector_logic_18_2.xci">
          <Proxy FileSetName="BCD_modulo_3_util_vector_logic_18_2"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="BCD_modulo_3.bd" FileRelPathName="ip/BCD_modulo_3_util_vector_logic_4_20/BCD_modulo_3_util_vector_logic_4_20.xci">
          <Proxy FileSetName="BCD_modulo_3_util_vector_logic_4_20"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="BCD_modulo_3.bd" FileRelPathName="ip/BCD_modulo_3_util_vector_logic_5_4/BCD_modulo_3_util_vector_logic_5_4.xci">
          <Proxy FileSetName="BCD_modulo_3_util_vector_logic_5_4"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="BCD_modulo_3.bd" FileRelPathName="ip/BCD_modulo_3_util_vector_logic_0_13/BCD_modulo_3_util_vector_logic_0_13.xci">
          <Proxy FileSetName="BCD_modulo_3_util_vector_logic_0_13"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="BCD_modulo_3.bd" FileRelPathName="ip/BCD_modulo_3_util_vector_logic_1_3/BCD_modulo_3_util_vector_logic_1_3.xci">
          <Proxy FileSetName="BCD_modulo_3_util_vector_logic_1_3"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="BCD_modulo_3.bd" FileRelPathName="ip/BCD_modulo_3_util_vector_logic_25_0/BCD_modulo_3_util_vector_logic_25_0.xci">
          <Proxy FileSetName="BCD_modulo_3_util_vector_logic_25_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="BCD_modulo_3.bd" FileRelPathName="ip/BCD_modulo_3_util_vector_logic_0_14/BCD_modulo_3_util_vector_logic_0_14.xci">
          <Proxy FileSetName="BCD_modulo_3_util_vector_logic_0_14"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="BCD_modulo_3.bd" FileRelPathName="ip/BCD_modulo_3_util_vector_logic_3_4/BCD_modulo_3_util_vector_logic_3_4.xci">
          <Proxy FileSetName="BCD_modulo_3_util_vector_logic_3_4"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="BCD_modulo_3.bd" FileRelPathName="ip/BCD_modulo_3_util_vector_logic_4_21/BCD_modulo_3_util_vector_logic_4_21.xci">
          <Proxy FileSetName="BCD_modulo_3_util_vector_logic_4_21"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="BCD_modulo_3.bd" FileRelPathName="ip/BCD_modulo_3_util_vector_logic_5_5/BCD_modulo_3_util_vector_logic_5_5.xci">
          <Proxy FileSetName="BCD_modulo_3_util_vector_logic_5_5"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="BCD_modulo_3.bd" FileRelPathName="ip/BCD_modulo_3_util_vector_logic_2_4/BCD_modulo_3_util_vector_logic_2_4.xci">
          <Proxy FileSetName="BCD_modulo_3_util_vector_logic_2_4"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="BCD_modulo_3.bd" FileRelPathName="ip/BCD_modulo_3_util_vector_logic_1_4/BCD_modulo_3_util_vector_logic_1_4.xci">
          <Proxy FileSetName="BCD_modulo_3_util_vector_logic_1_4"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="BCD_modulo_3.bd" FileRelPathName="ip/BCD_modulo_3_util_vector_logic_7_3/BCD_modulo_3_util_vector_logic_7_3.xci">
          <Proxy FileSetName="BCD_modulo_3_util_vector_logic_7_3"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="BCD_modulo_3.bd" FileRelPathName="ip/BCD_modulo_3_util_vector_logic_11_2/BCD_modulo_3_util_vector_logic_11_2.xci">
          <Proxy FileSetName="BCD_modulo_3_util_vector_logic_11_2"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="BCD_modulo_3.bd" FileRelPathName="ip/BCD_modulo_3_util_vector_logic_13_11/BCD_modulo_3_util_vector_logic_13_11.xci">
          <Proxy FileSetName="BCD_modulo_3_util_vector_logic_13_11"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="BCD_modulo_3.bd" FileRelPathName="ip/BCD_modulo_3_util_vector_logic_8_2/BCD_modulo_3_util_vector_logic_8_2.xci">
          <Proxy FileSetName="BCD_modulo_3_util_vector_logic_8_2"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="BCD_modulo_3.bd" FileRelPathName="ip/BCD_modulo_3_util_vector_logic_15_6/BCD_modulo_3_util_vector_logic_15_6.xci">
          <Proxy FileSetName="BCD_modulo_3_util_vector_logic_15_6"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="BCD_modulo_3.bd" FileRelPathName="ip/BCD_modulo_3_util_vector_logic_23_1/BCD_modulo_3_util_vector_logic_23_1.xci">
          <Proxy FileSetName="BCD_modulo_3_util_vector_logic_23_1"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="BCD_modulo_3.bd" FileRelPathName="ip/BCD_modulo_3_util_vector_logic_16_4/BCD_modulo_3_util_vector_logic_16_4.xci">
          <Proxy FileSetName="BCD_modulo_3_util_vector_logic_16_4"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="BCD_modulo_3.bd" FileRelPathName="ip/BCD_modulo_3_util_vector_logic_5_3/BCD_modulo_3_util_vector_logic_5_3.xci">
          <Proxy FileSetName="BCD_modulo_3_util_vector_logic_5_3"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="BCD_modulo_3.bd" FileRelPathName="ip/BCD_modulo_3_util_vector_logic_9_2/BCD_modulo_3_util_vector_logic_9_2.xci">
          <Proxy FileSetName="BCD_modulo_3_util_vector_logic_9_2"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="BCD_modulo_3.bd" FileRelPathName="ip/BCD_modulo_3_util_vector_logic_10_4/BCD_modulo_3_util_vector_logic_10_4.xci">
          <Proxy FileSetName="BCD_modulo_3_util_vector_logic_10_4"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="BCD_modulo_3.bd" FileRelPathName="ip/BCD_modulo_3_util_vector_logic_12_3/BCD_modulo_3_util_vector_logic_12_3.xci">
          <Proxy FileSetName="BCD_modulo_3_util_vector_logic_12_3"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="BCD_modulo_3.bd" FileRelPathName="ip/BCD_modulo_3_util_vector_logic_4_19/BCD_modulo_3_util_vector_logic_4_19.xci">
          <Proxy FileSetName="BCD_modulo_3_util_vector_logic_4_19"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="BCD_modulo_3.bd" FileRelPathName="ip/BCD_modulo_3_util_vector_logic_6_2/BCD_modulo_3_util_vector_logic_6_2.xci">
          <Proxy FileSetName="BCD_modulo_3_util_vector_logic_6_2"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="BCD_modulo_3.bd" FileRelPathName="ip/BCD_modulo_3_util_vector_logic_0_12/BCD_modulo_3_util_vector_logic_0_12.xci">
          <Proxy FileSetName="BCD_modulo_3_util_vector_logic_0_12"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="BCD_modulo_3.bd" FileRelPathName="ip/BCD_modulo_3_util_vector_logic_1_2/BCD_modulo_3_util_vector_logic_1_2.xci">
          <Proxy FileSetName="BCD_modulo_3_util_vector_logic_1_2"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="BCD_modulo_3.bd" FileRelPathName="ip/BCD_modulo_3_util_vector_logic_3_2/BCD_modulo_3_util_vector_logic_3_2.xci">
          <Proxy FileSetName="BCD_modulo_3_util_vector_logic_3_2"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="BCD_modulo_3.bd" FileRelPathName="ip/BCD_modulo_3_util_vector_logic_14_5/BCD_modulo_3_util_vector_logic_14_5.xci">
          <Proxy FileSetName="BCD_modulo_3_util_vector_logic_14_5"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="BCD_modulo_3.bd" FileRelPathName="ip/BCD_modulo_3_util_vector_logic_2_2/BCD_modulo_3_util_vector_logic_2_2.xci">
          <Proxy FileSetName="BCD_modulo_3_util_vector_logic_2_2"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="BCD_modulo_3.bd" FileRelPathName="ip/BCD_modulo_3_util_vector_logic_5_1/BCD_modulo_3_util_vector_logic_5_1.xci">
          <Proxy FileSetName="BCD_modulo_3_util_vector_logic_5_1"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="BCD_modulo_3.bd" FileRelPathName="ip/BCD_modulo_3_util_vector_logic_17_1/BCD_modulo_3_util_vector_logic_17_1.xci">
          <Proxy FileSetName="BCD_modulo_3_util_vector_logic_17_1"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="BCD_modulo_3.bd" FileRelPathName="ip/BCD_modulo_3_util_vector_logic_13_8/BCD_modulo_3_util_vector_logic_13_8.xci">
          <Proxy FileSetName="BCD_modulo_3_util_vector_logic_13_8"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="BCD_modulo_3.bd" FileRelPathName="ip/BCD_modulo_3_util_vector_logic_4_17/BCD_modulo_3_util_vector_logic_4_17.xci">
          <Proxy FileSetName="BCD_modulo_3_util_vector_logic_4_17"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="BCD_modulo_3.bd" FileRelPathName="ip/BCD_modulo_3_util_vector_logic_16_1/BCD_modulo_3_util_vector_logic_16_1.xci">
          <Proxy FileSetName="BCD_modulo_3_util_vector_logic_16_1"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="BCD_modulo_3.bd" FileRelPathName="ip/BCD_modulo_3_util_vector_logic_15_4/BCD_modulo_3_util_vector_logic_15_4.xci">
          <Proxy FileSetName="BCD_modulo_3_util_vector_logic_15_4"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="BCD_modulo_3.bd" FileRelPathName="ip/BCD_modulo_3_util_vector_logic_13_7/BCD_modulo_3_util_vector_logic_13_7.xci">
          <Proxy FileSetName="BCD_modulo_3_util_vector_logic_13_7"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="BCD_modulo_3.bd" FileRelPathName="ip/BCD_modulo_3_util_vector_logic_7_1/BCD_modulo_3_util_vector_logic_7_1.xci">
          <Proxy FileSetName="BCD_modulo_3_util_vector_logic_7_1"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="BCD_modulo_3.bd" FileRelPathName="ip/BCD_modulo_3_util_vector_logic_15_3/BCD_modulo_3_util_vector_logic_15_3.xci">
          <Proxy FileSetName="BCD_modulo_3_util_vector_logic_15_3"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="BCD_modulo_3.bd" FileRelPathName="ip/BCD_modulo_3_util_vector_logic_14_4/BCD_modulo_3_util_vector_logic_14_4.xci">
          <Proxy FileSetName="BCD_modulo_3_util_vector_logic_14_4"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="BCD_modulo_3.bd" FileRelPathName="ip/BCD_modulo_3_util_vector_logic_11_1/BCD_modulo_3_util_vector_logic_11_1.xci">
          <Proxy FileSetName="BCD_modulo_3_util_vector_logic_11_1"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="BCD_modulo_3.bd" FileRelPathName="ip/BCD_modulo_3_util_vector_logic_7_2/BCD_modulo_3_util_vector_logic_7_2.xci">
          <Proxy FileSetName="BCD_modulo_3_util_vector_logic_7_2"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="BCD_modulo_3.bd" FileRelPathName="ip/BCD_modulo_3_util_vector_logic_19_1/BCD_modulo_3_util_vector_logic_19_1.xci">
          <Proxy FileSetName="BCD_modulo_3_util_vector_logic_19_1"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="BCD_modulo_3.bd" FileRelPathName="ip/BCD_modulo_3_util_vector_logic_8_1/BCD_modulo_3_util_vector_logic_8_1.xci">
          <Proxy FileSetName="BCD_modulo_3_util_vector_logic_8_1"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="BCD_modulo_3.bd" FileRelPathName="ip/BCD_modulo_3_util_vector_logic_16_3/BCD_modulo_3_util_vector_logic_16_3.xci">
          <Proxy FileSetName="BCD_modulo_3_util_vector_logic_16_3"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="BCD_modulo_3.bd" FileRelPathName="ip/BCD_modulo_3_util_vector_logic_5_2/BCD_modulo_3_util_vector_logic_5_2.xci">
          <Proxy FileSetName="BCD_modulo_3_util_vector_logic_5_2"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="BCD_modulo_3.bd" FileRelPathName="ip/BCD_modulo_3_util_vector_logic_22_3/BCD_modulo_3_util_vector_logic_22_3.xci">
          <Proxy FileSetName="BCD_modulo_3_util_vector_logic_22_3"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="BCD_modulo_3.bd" FileRelPathName="ip/BCD_modulo_3_util_vector_logic_9_1/BCD_modulo_3_util_vector_logic_9_1.xci">
          <Proxy FileSetName="BCD_modulo_3_util_vector_logic_9_1"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="BCD_modulo_3.bd" FileRelPathName="ip/BCD_modulo_3_util_vector_logic_17_3/BCD_modulo_3_util_vector_logic_17_3.xci">
          <Proxy FileSetName="BCD_modulo_3_util_vector_logic_17_3"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="BCD_modulo_3.bd" FileRelPathName="ip/BCD_modulo_3_util_vector_logic_20_1/BCD_modulo_3_util_vector_logic_20_1.xci">
          <Proxy FileSetName="BCD_modulo_3_util_vector_logic_20_1"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="BCD_modulo_3.bd" FileRelPathName="ip/BCD_modulo_3_util_vector_logic_12_2/BCD_modulo_3_util_vector_logic_12_2.xci">
          <Proxy FileSetName="BCD_modulo_3_util_vector_logic_12_2"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="BCD_modulo_3.bd" FileRelPathName="ip/BCD_modulo_3_util_vector_logic_6_1/BCD_modulo_3_util_vector_logic_6_1.xci">
          <Proxy FileSetName="BCD_modulo_3_util_vector_logic_6_1"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="BCD_modulo_3.bd" FileRelPathName="ip/BCD_modulo_3_util_vector_logic_13_10/BCD_modulo_3_util_vector_logic_13_10.xci">
          <Proxy FileSetName="BCD_modulo_3_util_vector_logic_13_10"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="BCD_modulo_3.bd" FileRelPathName="ip/BCD_modulo_3_util_vector_logic_18_1/BCD_modulo_3_util_vector_logic_18_1.xci">
          <Proxy FileSetName="BCD_modulo_3_util_vector_logic_18_1"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="BCD_modulo_3.bd" FileRelPathName="ip/BCD_modulo_3_util_vector_logic_15_5/BCD_modulo_3_util_vector_logic_15_5.xci">
          <Proxy FileSetName="BCD_modulo_3_util_vector_logic_15_5"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="BCD_modulo_3.bd" FileRelPathName="ip/BCD_modulo_3_util_vector_logic_21_1/BCD_modulo_3_util_vector_logic_21_1.xci">
          <Proxy FileSetName="BCD_modulo_3_util_vector_logic_21_1"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="BCD_modulo_3.bd" FileRelPathName="ip/BCD_modulo_3_util_vector_logic_10_3/BCD_modulo_3_util_vector_logic_10_3.xci">
          <Proxy FileSetName="BCD_modulo_3_util_vector_logic_10_3"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="BCD_modulo_3.bd" FileRelPathName="ip/BCD_modulo_3_util_vector_logic_4_4/BCD_modulo_3_util_vector_logic_4_4.xci">
          <Proxy FileSetName="BCD_modulo_3_util_vector_logic_4_4"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="BCD_modulo_3.bd" FileRelPathName="ip/BCD_modulo_3_util_vector_logic_4_2/BCD_modulo_3_util_vector_logic_4_2.xci">
          <Proxy FileSetName="BCD_modulo_3_util_vector_logic_4_2"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="BCD_modulo_3.bd" FileRelPathName="ip/BCD_modulo_3_util_vector_logic_4_3/BCD_modulo_3_util_vector_logic_4_3.xci">
          <Proxy FileSetName="BCD_modulo_3_util_vector_logic_4_3"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="BCD_modulo_3.bd" FileRelPathName="ip/BCD_modulo_3_util_vector_logic_10_0/BCD_modulo_3_util_vector_logic_10_0.xci">
          <Proxy FileSetName="BCD_modulo_3_util_vector_logic_10_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="BCD_modulo_3.bd" FileRelPathName="ip/BCD_modulo_3_util_vector_logic_12_0/BCD_modulo_3_util_vector_logic_12_0.xci">
          <Proxy FileSetName="BCD_modulo_3_util_vector_logic_12_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="BCD_modulo_3.bd" FileRelPathName="ip/BCD_modulo_3_util_vector_logic_4_6/BCD_modulo_3_util_vector_logic_4_6.xci">
          <Proxy FileSetName="BCD_modulo_3_util_vector_logic_4_6"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="BCD_modulo_3.bd" FileRelPathName="ip/BCD_modulo_3_util_vector_logic_4_5/BCD_modulo_3_util_vector_logic_4_5.xci">
          <Proxy FileSetName="BCD_modulo_3_util_vector_logic_4_5"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="BCD_modulo_3.bd" FileRelPathName="ip/BCD_modulo_3_util_vector_logic_10_1/BCD_modulo_3_util_vector_logic_10_1.xci">
          <Proxy FileSetName="BCD_modulo_3_util_vector_logic_10_1"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="BCD_modulo_3.bd" FileRelPathName="ip/BCD_modulo_3_util_vector_logic_13_0/BCD_modulo_3_util_vector_logic_13_0.xci">
          <Proxy FileSetName="BCD_modulo_3_util_vector_logic_13_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="BCD_modulo_3.bd" FileRelPathName="ip/BCD_modulo_3_util_vector_logic_13_1/BCD_modulo_3_util_vector_logic_13_1.xci">
          <Proxy FileSetName="BCD_modulo_3_util_vector_logic_13_1"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="BCD_modulo_3.bd" FileRelPathName="ip/BCD_modulo_3_util_vector_logic_13_3/BCD_modulo_3_util_vector_logic_13_3.xci">
          <Proxy FileSetName="BCD_modulo_3_util_vector_logic_13_3"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="BCD_modulo_3.bd" FileRelPathName="ip/BCD_modulo_3_util_vector_logic_14_0/BCD_modulo_3_util_vector_logic_14_0.xci">
          <Proxy FileSetName="BCD_modulo_3_util_vector_logic_14_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="BCD_modulo_3.bd" FileRelPathName="ip/BCD_modulo_3_util_vector_logic_13_2/BCD_modulo_3_util_vector_logic_13_2.xci">
          <Proxy FileSetName="BCD_modulo_3_util_vector_logic_13_2"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="BCD_modulo_3.bd" FileRelPathName="ip/BCD_modulo_3_util_vector_logic_15_0/BCD_modulo_3_util_vector_logic_15_0.xci">
          <Proxy FileSetName="BCD_modulo_3_util_vector_logic_15_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="BCD_modulo_3.bd" FileRelPathName="ip/BCD_modulo_3_util_vector_logic_13_4/BCD_modulo_3_util_vector_logic_13_4.xci">
          <Proxy FileSetName="BCD_modulo_3_util_vector_logic_13_4"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="BCD_modulo_3.bd" FileRelPathName="ip/BCD_modulo_3_util_vector_logic_14_1/BCD_modulo_3_util_vector_logic_14_1.xci">
          <Proxy FileSetName="BCD_modulo_3_util_vector_logic_14_1"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="BCD_modulo_3.bd" FileRelPathName="ip/BCD_modulo_3_util_vector_logic_4_12/BCD_modulo_3_util_vector_logic_4_12.xci">
          <Proxy FileSetName="BCD_modulo_3_util_vector_logic_4_12"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="BCD_modulo_3.bd" FileRelPathName="ip/BCD_modulo_3_util_vector_logic_4_13/BCD_modulo_3_util_vector_logic_4_13.xci">
          <Proxy FileSetName="BCD_modulo_3_util_vector_logic_4_13"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="BCD_modulo_3.bd" FileRelPathName="ip/BCD_modulo_3_util_vector_logic_4_14/BCD_modulo_3_util_vector_logic_4_14.xci">
          <Proxy FileSetName="BCD_modulo_3_util_vector_logic_4_14"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="BCD_modulo_3.bd" FileRelPathName="ip/BCD_modulo_3_util_vector_logic_4_11/BCD_modulo_3_util_vector_logic_4_11.xci">
          <Proxy FileSetName="BCD_modulo_3_util_vector_logic_4_11"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="BCD_modulo_3.bd" FileRelPathName="ip/BCD_modulo_3_util_vector_logic_16_0/BCD_modulo_3_util_vector_logic_16_0.xci">
          <Proxy FileSetName="BCD_modulo_3_util_vector_logic_16_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="BCD_modulo_3.bd" FileRelPathName="ip/BCD_modulo_3_util_vector_logic_15_2/BCD_modulo_3_util_vector_logic_15_2.xci">
          <Proxy FileSetName="BCD_modulo_3_util_vector_logic_15_2"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="BCD_modulo_3.bd" FileRelPathName="ip/BCD_modulo_3_util_vector_logic_17_0/BCD_modulo_3_util_vector_logic_17_0.xci">
          <Proxy FileSetName="BCD_modulo_3_util_vector_logic_17_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="BCD_modulo_3.bd" FileRelPathName="ip/BCD_modulo_3_util_vector_logic_18_0/BCD_modulo_3_util_vector_logic_18_0.xci">
          <Proxy FileSetName="BCD_modulo_3_util_vector_logic_18_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="BCD_modulo_3.bd" FileRelPathName="ip/BCD_modulo_3_util_vector_logic_19_0/BCD_modulo_3_util_vector_logic_19_0.xci">
          <Proxy FileSetName="BCD_modulo_3_util_vector_logic_19_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="BCD_modulo_3.bd" FileRelPathName="ip/BCD_modulo_3_util_vector_logic_20_0/BCD_modulo_3_util_vector_logic_20_0.xci">
          <Proxy FileSetName="BCD_modulo_3_util_vector_logic_20_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="BCD_modulo_3.bd" FileRelPathName="ip/BCD_modulo_3_util_vector_logic_9_4/BCD_modulo_3_util_vector_logic_9_4.xci">
          <Proxy FileSetName="BCD_modulo_3_util_vector_logic_9_4"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="BCD_modulo_3.bd" FileRelPathName="ip/BCD_modulo_3_util_vector_logic_11_4/BCD_modulo_3_util_vector_logic_11_4.xci">
          <Proxy FileSetName="BCD_modulo_3_util_vector_logic_11_4"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="BCD_modulo_3.bd" FileRelPathName="ip/BCD_modulo_3_util_vector_logic_12_5/BCD_modulo_3_util_vector_logic_12_5.xci">
          <Proxy FileSetName="BCD_modulo_3_util_vector_logic_12_5"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="BCD_modulo_3.bd" FileRelPathName="ip/BCD_modulo_3_util_vector_logic_8_4/BCD_modulo_3_util_vector_logic_8_4.xci">
          <Proxy FileSetName="BCD_modulo_3_util_vector_logic_8_4"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="BCD_modulo_3.bd" FileRelPathName="ip/BCD_modulo_3_util_vector_logic_10_6/BCD_modulo_3_util_vector_logic_10_6.xci">
          <Proxy FileSetName="BCD_modulo_3_util_vector_logic_10_6"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="BCD_modulo_3.bd" FileRelPathName="ip/BCD_modulo_3_util_vector_logic_6_4/BCD_modulo_3_util_vector_logic_6_4.xci">
          <Proxy FileSetName="BCD_modulo_3_util_vector_logic_6_4"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="BCD_modulo_3.bd" FileRelPathName="ip/BCD_modulo_3_util_vector_logic_7_5/BCD_modulo_3_util_vector_logic_7_5.xci">
          <Proxy FileSetName="BCD_modulo_3_util_vector_logic_7_5"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="BCD_modulo_3.bd" FileRelPathName="ip/BCD_modulo_3_util_vector_logic_11_3/BCD_modulo_3_util_vector_logic_11_3.xci">
          <Proxy FileSetName="BCD_modulo_3_util_vector_logic_11_3"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="BCD_modulo_3.bd" FileRelPathName="ip/BCD_modulo_3_util_vector_logic_12_4/BCD_modulo_3_util_vector_logic_12_4.xci">
          <Proxy FileSetName="BCD_modulo_3_util_vector_logic_12_4"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="BCD_modulo_3.bd" FileRelPathName="ip/BCD_modulo_3_util_vector_logic_13_12/BCD_modulo_3_util_vector_logic_13_12.xci">
          <Proxy FileSetName="BCD_modulo_3_util_vector_logic_13_12"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="BCD_modulo_3.bd" FileRelPathName="ip/BCD_modulo_3_util_vector_logic_14_6/BCD_modulo_3_util_vector_logic_14_6.xci">
          <Proxy FileSetName="BCD_modulo_3_util_vector_logic_14_6"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="BCD_modulo_3.bd" FileRelPathName="ip/BCD_modulo_3_util_vector_logic_15_7/BCD_modulo_3_util_vector_logic_15_7.xci">
          <Proxy FileSetName="BCD_modulo_3_util_vector_logic_15_7"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="BCD_modulo_3.bd" FileRelPathName="ip/BCD_modulo_3_util_vector_logic_7_4/BCD_modulo_3_util_vector_logic_7_4.xci">
          <Proxy FileSetName="BCD_modulo_3_util_vector_logic_7_4"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="BCD_modulo_3.bd" FileRelPathName="ip/BCD_modulo_3_util_vector_logic_10_5/BCD_modulo_3_util_vector_logic_10_5.xci">
          <Proxy FileSetName="BCD_modulo_3_util_vector_logic_10_5"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="BCD_modulo_3.bd" FileRelPathName="ip/BCD_modulo_3_util_vector_logic_16_5/BCD_modulo_3_util_vector_logic_16_5.xci">
          <Proxy FileSetName="BCD_modulo_3_util_vector_logic_16_5"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="BCD_modulo_3.bd" FileRelPathName="ip/BCD_modulo_3_util_vector_logic_8_3/BCD_modulo_3_util_vector_logic_8_3.xci">
          <Proxy FileSetName="BCD_modulo_3_util_vector_logic_8_3"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="BCD_modulo_3.bd" FileRelPathName="ip/BCD_modulo_3_util_vector_logic_9_3/BCD_modulo_3_util_vector_logic_9_3.xci">
          <Proxy FileSetName="BCD_modulo_3_util_vector_logic_9_3"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="BCD_modulo_3.bd" FileRelPathName="ip/BCD_modulo_3_util_vector_logic_0_7/BCD_modulo_3_util_vector_logic_0_7.xci">
          <Proxy FileSetName="BCD_modulo_3_util_vector_logic_0_7"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="BCD_modulo_3.bd" FileRelPathName="ip/BCD_modulo_3_util_vector_logic_23_0/BCD_modulo_3_util_vector_logic_23_0.xci">
          <Proxy FileSetName="BCD_modulo_3_util_vector_logic_23_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="BCD_modulo_3.bd" FileRelPathName="ip/BCD_modulo_3_util_vector_logic_21_0/BCD_modulo_3_util_vector_logic_21_0.xci">
          <Proxy FileSetName="BCD_modulo_3_util_vector_logic_21_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="BCD_modulo_3.bd" FileRelPathName="ip/BCD_modulo_3_util_vector_logic_22_2/BCD_modulo_3_util_vector_logic_22_2.xci">
          <Proxy FileSetName="BCD_modulo_3_util_vector_logic_22_2"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="BCD_modulo_3.bd" FileRelPathName="ip/BCD_modulo_3_util_vector_logic_0_8/BCD_modulo_3_util_vector_logic_0_8.xci">
          <Proxy FileSetName="BCD_modulo_3_util_vector_logic_0_8"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="BCD_modulo_3.bd" FileRelPathName="ip/BCD_modulo_3_util_vector_logic_0_9/BCD_modulo_3_util_vector_logic_0_9.xci">
          <Proxy FileSetName="BCD_modulo_3_util_vector_logic_0_9"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="BCD_modulo_3.bd" FileRelPathName="ip/BCD_modulo_3_util_vector_logic_13_9/BCD_modulo_3_util_vector_logic_13_9.xci">
          <Proxy FileSetName="BCD_modulo_3_util_vector_logic_13_9"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="BCD_modulo_3.bd" FileRelPathName="ip/BCD_modulo_3_util_vector_logic_0_11/BCD_modulo_3_util_vector_logic_0_11.xci">
          <Proxy FileSetName="BCD_modulo_3_util_vector_logic_0_11"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="BCD_modulo_3.bd" FileRelPathName="ip/BCD_modulo_3_util_vector_logic_14_3/BCD_modulo_3_util_vector_logic_14_3.xci">
          <Proxy FileSetName="BCD_modulo_3_util_vector_logic_14_3"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="BCD_modulo_3.bd" FileRelPathName="ip/BCD_modulo_3_util_vector_logic_3_1/BCD_modulo_3_util_vector_logic_3_1.xci">
          <Proxy FileSetName="BCD_modulo_3_util_vector_logic_3_1"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="BCD_modulo_3.bd" FileRelPathName="ip/BCD_modulo_3_util_vector_logic_4_18/BCD_modulo_3_util_vector_logic_4_18.xci">
          <Proxy FileSetName="BCD_modulo_3_util_vector_logic_4_18"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="BCD_modulo_3.bd" FileRelPathName="ip/BCD_modulo_3_util_vector_logic_17_2/BCD_modulo_3_util_vector_logic_17_2.xci">
          <Proxy FileSetName="BCD_modulo_3_util_vector_logic_17_2"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="BCD_modulo_3.bd" FileRelPathName="ip/BCD_modulo_3_util_vector_logic_1_1/BCD_modulo_3_util_vector_logic_1_1.xci">
          <Proxy FileSetName="BCD_modulo_3_util_vector_logic_1_1"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="BCD_modulo_3.bd" FileRelPathName="ip/BCD_modulo_3_util_vector_logic_2_1/BCD_modulo_3_util_vector_logic_2_1.xci">
          <Proxy FileSetName="BCD_modulo_3_util_vector_logic_2_1"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="BCD_modulo_3.bd" FileRelPathName="ip/BCD_modulo_3_util_vector_logic_16_2/BCD_modulo_3_util_vector_logic_16_2.xci">
          <Proxy FileSetName="BCD_modulo_3_util_vector_logic_16_2"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="BCD_modulo_3.bd" FileRelPathName="ip/BCD_modulo_3_util_vector_logic_9_0/BCD_modulo_3_util_vector_logic_9_0.xci">
          <Proxy FileSetName="BCD_modulo_3_util_vector_logic_9_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="BCD_modulo_3.bd" FileRelPathName="ip/BCD_modulo_3_util_vector_logic_12_1/BCD_modulo_3_util_vector_logic_12_1.xci">
          <Proxy FileSetName="BCD_modulo_3_util_vector_logic_12_1"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="BCD_modulo_3.bd" FileRelPathName="ip/BCD_modulo_3_util_vector_logic_11_0/BCD_modulo_3_util_vector_logic_11_0.xci">
          <Proxy FileSetName="BCD_modulo_3_util_vector_logic_11_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="BCD_modulo_3.bd" FileRelPathName="ip/BCD_modulo_3_util_vector_logic_10_2/BCD_modulo_3_util_vector_logic_10_2.xci">
          <Proxy FileSetName="BCD_modulo_3_util_vector_logic_10_2"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="BCD_modulo_3.bd" FileRelPathName="ip/BCD_modulo_3_util_vector_logic_13_5/BCD_modulo_3_util_vector_logic_13_5.xci">
          <Proxy FileSetName="BCD_modulo_3_util_vector_logic_13_5"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="BCD_modulo_3.bd" FileRelPathName="ip/BCD_modulo_3_util_vector_logic_14_2/BCD_modulo_3_util_vector_logic_14_2.xci">
          <Proxy FileSetName="BCD_modulo_3_util_vector_logic_14_2"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="BCD_modulo_3.bd" FileRelPathName="ip/BCD_modulo_3_util_vector_logic_7_0/BCD_modulo_3_util_vector_logic_7_0.xci">
          <Proxy FileSetName="BCD_modulo_3_util_vector_logic_7_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="BCD_modulo_3.bd" FileRelPathName="ip/BCD_modulo_3_util_vector_logic_8_0/BCD_modulo_3_util_vector_logic_8_0.xci">
          <Proxy FileSetName="BCD_modulo_3_util_vector_logic_8_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="BCD_modulo_3.bd" FileRelPathName="ip/BCD_modulo_3_util_vector_logic_3_0/BCD_modulo_3_util_vector_logic_3_0.xci">
          <Proxy FileSetName="BCD_modulo_3_util_vector_logic_3_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="BCD_modulo_3.bd" FileRelPathName="ip/BCD_modulo_3_util_vector_logic_5_0/BCD_modulo_3_util_vector_logic_5_0.xci">
          <Proxy FileSetName="BCD_modulo_3_util_vector_logic_5_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="BCD_modulo_3.bd" FileRelPathName="ip/BCD_modulo_3_util_vector_logic_6_0/BCD_modulo_3_util_vector_logic_6_0.xci">
          <Proxy FileSetName="BCD_modulo_3_util_vector_logic_6_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="BCD_modulo_3.bd" FileRelPathName="ip/BCD_modulo_3_util_vector_logic_4_7/BCD_modulo_3_util_vector_logic_4_7.xci">
          <Proxy FileSetName="BCD_modulo_3_util_vector_logic_4_7"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="BCD_modulo_3.bd" FileRelPathName="ip/BCD_modulo_3_util_vector_logic_21_3/BCD_modulo_3_util_vector_logic_21_3.xci">
          <Proxy FileSetName="BCD_modulo_3_util_vector_logic_21_3"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="BCD_modulo_3.bd" FileRelPathName="ip/BCD_modulo_3_util_vector_logic_23_3/BCD_modulo_3_util_vector_logic_23_3.xci">
          <Proxy FileSetName="BCD_modulo_3_util_vector_logic_23_3"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="BCD_modulo_3.bd" FileRelPathName="ip/BCD_modulo_3_util_vector_logic_19_3/BCD_modulo_3_util_vector_logic_19_3.xci">
          <Proxy FileSetName="BCD_modulo_3_util_vector_logic_19_3"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="BCD_modulo_3.bd" FileRelPathName="ip/BCD_modulo_3_util_vector_logic_17_5/BCD_modulo_3_util_vector_logic_17_5.xci">
          <Proxy FileSetName="BCD_modulo_3_util_vector_logic_17_5"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="BCD_modulo_3.bd" FileRelPathName="ip/BCD_modulo_3_util_vector_logic_20_3/BCD_modulo_3_util_vector_logic_20_3.xci">
          <Proxy FileSetName="BCD_modulo_3_util_vector_logic_20_3"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="BCD_modulo_3.bd" FileRelPathName="ip/BCD_modulo_3_util_vector_logic_24_0/BCD_modulo_3_util_vector_logic_24_0.xci">
          <Proxy FileSetName="BCD_modulo_3_util_vector_logic_24_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="BCD_modulo_3.bd" FileRelPathName="ip/BCD_modulo_3_util_vector_logic_22_5/BCD_modulo_3_util_vector_logic_22_5.xci">
          <Proxy FileSetName="BCD_modulo_3_util_vector_logic_22_5"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="BCD_modulo_3.bd" FileRelPathName="ip/BCD_modulo_3_util_vector_logic_18_3/BCD_modulo_3_util_vector_logic_18_3.xci">
          <Proxy FileSetName="BCD_modulo_3_util_vector_logic_18_3"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="BCD_modulo_3.bd" FileRelPathName="ip/BCD_modulo_3_util_vector_logic_19_4/BCD_modulo_3_util_vector_logic_19_4.xci">
          <Proxy FileSetName="BCD_modulo_3_util_vector_logic_19_4"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="BCD_modulo_3.bd" FileRelPathName="ip/BCD_modulo_3_util_vector_logic_23_4/BCD_modulo_3_util_vector_logic_23_4.xci">
          <Proxy FileSetName="BCD_modulo_3_util_vector_logic_23_4"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="BCD_modulo_3.bd" FileRelPathName="ip/BCD_modulo_3_util_vector_logic_22_6/BCD_modulo_3_util_vector_logic_22_6.xci">
          <Proxy FileSetName="BCD_modulo_3_util_vector_logic_22_6"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="BCD_modulo_3.bd" FileRelPathName="ip/BCD_modulo_3_util_vector_logic_20_4/BCD_modulo_3_util_vector_logic_20_4.xci">
          <Proxy FileSetName="BCD_modulo_3_util_vector_logic_20_4"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="BCD_modulo_3.bd" FileRelPathName="ip/BCD_modulo_3_util_vector_logic_24_1/BCD_modulo_3_util_vector_logic_24_1.xci">
          <Proxy FileSetName="BCD_modulo_3_util_vector_logic_24_1"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="BCD_modulo_3.bd" FileRelPathName="ip/BCD_modulo_3_util_vector_logic_21_4/BCD_modulo_3_util_vector_logic_21_4.xci">
          <Proxy FileSetName="BCD_modulo_3_util_vector_logic_21_4"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="BCD_modulo_3.bd" FileRelPathName="ip/BCD_modulo_3_util_vector_logic_0_6/BCD_modulo_3_util_vector_logic_0_6.xci">
          <Proxy FileSetName="BCD_modulo_3_util_vector_logic_0_6"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="BCD_modulo_3.bd" FileRelPathName="ip/BCD_modulo_3_util_vector_logic_22_1/BCD_modulo_3_util_vector_logic_22_1.xci">
          <Proxy FileSetName="BCD_modulo_3_util_vector_logic_22_1"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="BCD_modulo_3.bd" FileRelPathName="ip/BCD_modulo_3_util_vector_logic_1_0/BCD_modulo_3_util_vector_logic_1_0.xci">
          <Proxy FileSetName="BCD_modulo_3_util_vector_logic_1_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="BCD_modulo_3.bd" FileRelPathName="ip/BCD_modulo_3_util_vector_logic_2_0/BCD_modulo_3_util_vector_logic_2_0.xci">
          <Proxy FileSetName="BCD_modulo_3_util_vector_logic_2_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="BCD_modulo_3.bd" FileRelPathName="ip/BCD_modulo_3_util_vector_logic_15_1/BCD_modulo_3_util_vector_logic_15_1.xci">
          <Proxy FileSetName="BCD_modulo_3_util_vector_logic_15_1"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="BCD_modulo_3.bd" FileRelPathName="ip/BCD_modulo_3_util_vector_logic_22_0/BCD_modulo_3_util_vector_logic_22_0.xci">
          <Proxy FileSetName="BCD_modulo_3_util_vector_logic_22_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="BCD_modulo_3.bd" FileRelPathName="ip/BCD_modulo_3_util_vector_logic_17_6/BCD_modulo_3_util_vector_logic_17_6.xci">
          <Proxy FileSetName="BCD_modulo_3_util_vector_logic_17_6"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="BCD_modulo_3.bd" FileRelPathName="ip/BCD_modulo_3_util_vector_logic_18_4/BCD_modulo_3_util_vector_logic_18_4.xci">
          <Proxy FileSetName="BCD_modulo_3_util_vector_logic_18_4"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="BCD_modulo_3.bd" FileRelPathName="ip/BCD_modulo_3_util_vector_logic_14_7/BCD_modulo_3_util_vector_logic_14_7.xci">
          <Proxy FileSetName="BCD_modulo_3_util_vector_logic_14_7"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="BCD_modulo_3.bd" FileRelPathName="ip/BCD_modulo_3_util_vector_logic_15_8/BCD_modulo_3_util_vector_logic_15_8.xci">
          <Proxy FileSetName="BCD_modulo_3_util_vector_logic_15_8"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="BCD_modulo_3.bd" FileRelPathName="ip/BCD_modulo_3_util_vector_logic_13_13/BCD_modulo_3_util_vector_logic_13_13.xci">
          <Proxy FileSetName="BCD_modulo_3_util_vector_logic_13_13"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="BCD_modulo_3.bd" FileRelPathName="ip/BCD_modulo_3_util_vector_logic_16_6/BCD_modulo_3_util_vector_logic_16_6.xci">
          <Proxy FileSetName="BCD_modulo_3_util_vector_logic_16_6"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="BCD_modulo_3.bd" FileRelPathName="ip/BCD_modulo_3_util_vector_logic_25_1/BCD_modulo_3_util_vector_logic_25_1.xci">
          <Proxy FileSetName="BCD_modulo_3_util_vector_logic_25_1"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="BCD_modulo_3.bd" FileRelPathName="ip/BCD_modulo_3_util_vector_logic_0_17/BCD_modulo_3_util_vector_logic_0_17.xci">
          <Proxy FileSetName="BCD_modulo_3_util_vector_logic_0_17"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="BCD_modulo_3.bd" FileRelPathName="ip/BCD_modulo_3_util_vector_logic_0_16/BCD_modulo_3_util_vector_logic_0_16.xci">
          <Proxy FileSetName="BCD_modulo_3_util_vector_logic_0_16"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="BCD_modulo_3.bd" FileRelPathName="ip/BCD_modulo_3_util_vector_logic_0_15/BCD_modulo_3_util_vector_logic_0_15.xci">
          <Proxy FileSetName="BCD_modulo_3_util_vector_logic_0_15"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="BCD_modulo_3.bd" FileRelPathName="ip/BCD_modulo_3_util_vector_logic_0_3/BCD_modulo_3_util_vector_logic_0_3.xci">
          <Proxy FileSetName="BCD_modulo_3_util_vector_logic_0_3"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="BCD_modulo_3.bd" FileRelPathName="ip/BCD_modulo_3_util_vector_logic_0_2/BCD_modulo_3_util_vector_logic_0_2.xci">
          <Proxy FileSetName="BCD_modulo_3_util_vector_logic_0_2"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="BCD_modulo_3.bd" FileRelPathName="ip/BCD_modulo_3_util_vector_logic_0_4/BCD_modulo_3_util_vector_logic_0_4.xci">
          <Proxy FileSetName="BCD_modulo_3_util_vector_logic_0_4"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="BCD_modulo_3.bd" FileRelPathName="ip/BCD_modulo_3_util_vector_logic_4_1/BCD_modulo_3_util_vector_logic_4_1.xci">
          <Proxy FileSetName="BCD_modulo_3_util_vector_logic_4_1"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="BCD_modulo_3.bd" FileRelPathName="ip/BCD_modulo_3_util_vector_logic_0_5/BCD_modulo_3_util_vector_logic_0_5.xci">
          <Proxy FileSetName="BCD_modulo_3_util_vector_logic_0_5"/>
        </CompFileExtendedInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/new/testbench.v">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/new/1_digit_bcd_mod.v">
        <FileInfo>
          <Attr Name="AutoDisabled" Val="1"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <Config>
        <Option Name="DesignMode" Val="RTL"/>
        <Option Name="TopModule" Val="testbench"/>
        <Option Name="TopAutoSet" Val="TRUE"/>
      </Config>
    </FileSet>
    <FileSet Name="constrs_1" Type="Constrs" RelSrcDir="$PSRCDIR/constrs_1">
      <Filter Type="Constrs"/>
      <Config>
        <Option Name="ConstrsType" Val="XDC"/>
      </Config>
    </FileSet>
    <FileSet Name="sim_1" Type="SimulationSrcs" RelSrcDir="$PSRCDIR/sim_1">
      <Filter Type="Srcs"/>
      <Config>
        <Option Name="DesignMode" Val="RTL"/>
        <Option Name="TopModule" Val="testbench"/>
        <Option Name="TopLib" Val="xil_defaultlib"/>
        <Option Name="TopAutoSet" Val="TRUE"/>
        <Option Name="TransportPathDelay" Val="0"/>
        <Option Name="TransportIntDelay" Val="0"/>
        <Option Name="SrcSet" Val="sources_1"/>
      </Config>
    </FileSet>
    <FileSet Name="utils_1" Type="Utils" RelSrcDir="$PSRCDIR/utils_1">
      <Filter Type="Utils"/>
      <Config>
        <Option Name="TopAutoSet" Val="TRUE"/>
      </Config>
    </FileSet>
    <FileSet Name="BCD_modulo_3_util_vector_logic_17_4" Type="BlockSrcs" RelSrcDir="$PSRCDIR/BCD_modulo_3_util_vector_logic_17_4">
      <Config>
        <Option Name="TopModule" Val="BCD_modulo_3_util_vector_logic_17_4"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="BCD_modulo_3_util_vector_logic_3_3" Type="BlockSrcs" RelSrcDir="$PSRCDIR/BCD_modulo_3_util_vector_logic_3_3">
      <Config>
        <Option Name="TopModule" Val="BCD_modulo_3_util_vector_logic_3_3"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="BCD_modulo_3_util_vector_logic_4_20" Type="BlockSrcs" RelSrcDir="$PSRCDIR/BCD_modulo_3_util_vector_logic_4_20">
      <Config>
        <Option Name="TopModule" Val="BCD_modulo_3_util_vector_logic_4_20"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="BCD_modulo_3_util_vector_logic_5_4" Type="BlockSrcs" RelSrcDir="$PSRCDIR/BCD_modulo_3_util_vector_logic_5_4">
      <Config>
        <Option Name="TopModule" Val="BCD_modulo_3_util_vector_logic_5_4"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="BCD_modulo_3_util_vector_logic_6_3" Type="BlockSrcs" RelSrcDir="$PSRCDIR/BCD_modulo_3_util_vector_logic_6_3">
      <Config>
        <Option Name="TopModule" Val="BCD_modulo_3_util_vector_logic_6_3"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="BCD_modulo_3_util_vector_logic_15_6" Type="BlockSrcs" RelSrcDir="$PSRCDIR/BCD_modulo_3_util_vector_logic_15_6">
      <Config>
        <Option Name="TopModule" Val="BCD_modulo_3_util_vector_logic_15_6"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="BCD_modulo_3_util_vector_logic_18_2" Type="BlockSrcs" RelSrcDir="$PSRCDIR/BCD_modulo_3_util_vector_logic_18_2">
      <Config>
        <Option Name="TopModule" Val="BCD_modulo_3_util_vector_logic_18_2"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="BCD_modulo_3_util_vector_logic_16_4" Type="BlockSrcs" RelSrcDir="$PSRCDIR/BCD_modulo_3_util_vector_logic_16_4">
      <Config>
        <Option Name="TopModule" Val="BCD_modulo_3_util_vector_logic_16_4"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="BCD_modulo_3_util_vector_logic_23_2" Type="BlockSrcs" RelSrcDir="$PSRCDIR/BCD_modulo_3_util_vector_logic_23_2">
      <Config>
        <Option Name="TopModule" Val="BCD_modulo_3_util_vector_logic_23_2"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="BCD_modulo_3_util_vector_logic_0_13" Type="BlockSrcs" RelSrcDir="$PSRCDIR/BCD_modulo_3_util_vector_logic_0_13">
      <Config>
        <Option Name="TopModule" Val="BCD_modulo_3_util_vector_logic_0_13"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="BCD_modulo_3_util_vector_logic_19_2" Type="BlockSrcs" RelSrcDir="$PSRCDIR/BCD_modulo_3_util_vector_logic_19_2">
      <Config>
        <Option Name="TopModule" Val="BCD_modulo_3_util_vector_logic_19_2"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="BCD_modulo_3_util_vector_logic_2_3" Type="BlockSrcs" RelSrcDir="$PSRCDIR/BCD_modulo_3_util_vector_logic_2_3">
      <Config>
        <Option Name="TopModule" Val="BCD_modulo_3_util_vector_logic_2_3"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="BCD_modulo_3_util_vector_logic_7_4" Type="BlockSrcs" RelSrcDir="$PSRCDIR/BCD_modulo_3_util_vector_logic_7_4">
      <Config>
        <Option Name="TopModule" Val="BCD_modulo_3_util_vector_logic_7_4"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="BCD_modulo_3_util_vector_logic_8_3" Type="BlockSrcs" RelSrcDir="$PSRCDIR/BCD_modulo_3_util_vector_logic_8_3">
      <Config>
        <Option Name="TopModule" Val="BCD_modulo_3_util_vector_logic_8_3"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="BCD_modulo_3_util_vector_logic_21_2" Type="BlockSrcs" RelSrcDir="$PSRCDIR/BCD_modulo_3_util_vector_logic_21_2">
      <Config>
        <Option Name="TopModule" Val="BCD_modulo_3_util_vector_logic_21_2"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="BCD_modulo_3_util_vector_logic_20_2" Type="BlockSrcs" RelSrcDir="$PSRCDIR/BCD_modulo_3_util_vector_logic_20_2">
      <Config>
        <Option Name="TopModule" Val="BCD_modulo_3_util_vector_logic_20_2"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="BCD_modulo_3_util_vector_logic_22_4" Type="BlockSrcs" RelSrcDir="$PSRCDIR/BCD_modulo_3_util_vector_logic_22_4">
      <Config>
        <Option Name="TopModule" Val="BCD_modulo_3_util_vector_logic_22_4"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="BCD_modulo_3_util_vector_logic_1_3" Type="BlockSrcs" RelSrcDir="$PSRCDIR/BCD_modulo_3_util_vector_logic_1_3">
      <Config>
        <Option Name="TopModule" Val="BCD_modulo_3_util_vector_logic_1_3"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="BCD_modulo_3_util_vector_logic_11_1" Type="BlockSrcs" RelSrcDir="$PSRCDIR/BCD_modulo_3_util_vector_logic_11_1">
      <Config>
        <Option Name="TopModule" Val="BCD_modulo_3_util_vector_logic_11_1"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="BCD_modulo_3_util_vector_logic_10_3" Type="BlockSrcs" RelSrcDir="$PSRCDIR/BCD_modulo_3_util_vector_logic_10_3">
      <Config>
        <Option Name="TopModule" Val="BCD_modulo_3_util_vector_logic_10_3"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="BCD_modulo_3_util_vector_logic_4_18" Type="BlockSrcs" RelSrcDir="$PSRCDIR/BCD_modulo_3_util_vector_logic_4_18">
      <Config>
        <Option Name="TopModule" Val="BCD_modulo_3_util_vector_logic_4_18"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="BCD_modulo_3_util_vector_logic_7_2" Type="BlockSrcs" RelSrcDir="$PSRCDIR/BCD_modulo_3_util_vector_logic_7_2">
      <Config>
        <Option Name="TopModule" Val="BCD_modulo_3_util_vector_logic_7_2"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="BCD_modulo_3_util_vector_logic_9_1" Type="BlockSrcs" RelSrcDir="$PSRCDIR/BCD_modulo_3_util_vector_logic_9_1">
      <Config>
        <Option Name="TopModule" Val="BCD_modulo_3_util_vector_logic_9_1"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="BCD_modulo_3_util_vector_logic_12_2" Type="BlockSrcs" RelSrcDir="$PSRCDIR/BCD_modulo_3_util_vector_logic_12_2">
      <Config>
        <Option Name="TopModule" Val="BCD_modulo_3_util_vector_logic_12_2"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="BCD_modulo_3_util_vector_logic_16_3" Type="BlockSrcs" RelSrcDir="$PSRCDIR/BCD_modulo_3_util_vector_logic_16_3">
      <Config>
        <Option Name="TopModule" Val="BCD_modulo_3_util_vector_logic_16_3"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="BCD_modulo_3_util_vector_logic_5_2" Type="BlockSrcs" RelSrcDir="$PSRCDIR/BCD_modulo_3_util_vector_logic_5_2">
      <Config>
        <Option Name="TopModule" Val="BCD_modulo_3_util_vector_logic_5_2"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="BCD_modulo_3_util_vector_logic_8_1" Type="BlockSrcs" RelSrcDir="$PSRCDIR/BCD_modulo_3_util_vector_logic_8_1">
      <Config>
        <Option Name="TopModule" Val="BCD_modulo_3_util_vector_logic_8_1"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="BCD_modulo_3_util_vector_logic_13_10" Type="BlockSrcs" RelSrcDir="$PSRCDIR/BCD_modulo_3_util_vector_logic_13_10">
      <Config>
        <Option Name="TopModule" Val="BCD_modulo_3_util_vector_logic_13_10"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="BCD_modulo_3_util_vector_logic_15_5" Type="BlockSrcs" RelSrcDir="$PSRCDIR/BCD_modulo_3_util_vector_logic_15_5">
      <Config>
        <Option Name="TopModule" Val="BCD_modulo_3_util_vector_logic_15_5"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="BCD_modulo_3_util_vector_logic_17_3" Type="BlockSrcs" RelSrcDir="$PSRCDIR/BCD_modulo_3_util_vector_logic_17_3">
      <Config>
        <Option Name="TopModule" Val="BCD_modulo_3_util_vector_logic_17_3"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="BCD_modulo_3_util_vector_logic_6_1" Type="BlockSrcs" RelSrcDir="$PSRCDIR/BCD_modulo_3_util_vector_logic_6_1">
      <Config>
        <Option Name="TopModule" Val="BCD_modulo_3_util_vector_logic_6_1"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="BCD_modulo_3_util_vector_logic_18_1" Type="BlockSrcs" RelSrcDir="$PSRCDIR/BCD_modulo_3_util_vector_logic_18_1">
      <Config>
        <Option Name="TopModule" Val="BCD_modulo_3_util_vector_logic_18_1"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="BCD_modulo_3_util_vector_logic_14_4" Type="BlockSrcs" RelSrcDir="$PSRCDIR/BCD_modulo_3_util_vector_logic_14_4">
      <Config>
        <Option Name="TopModule" Val="BCD_modulo_3_util_vector_logic_14_4"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="BCD_modulo_3_util_vector_logic_19_1" Type="BlockSrcs" RelSrcDir="$PSRCDIR/BCD_modulo_3_util_vector_logic_19_1">
      <Config>
        <Option Name="TopModule" Val="BCD_modulo_3_util_vector_logic_19_1"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="BCD_modulo_3_util_vector_logic_20_1" Type="BlockSrcs" RelSrcDir="$PSRCDIR/BCD_modulo_3_util_vector_logic_20_1">
      <Config>
        <Option Name="TopModule" Val="BCD_modulo_3_util_vector_logic_20_1"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="BCD_modulo_3_util_vector_logic_3_1" Type="BlockSrcs" RelSrcDir="$PSRCDIR/BCD_modulo_3_util_vector_logic_3_1">
      <Config>
        <Option Name="TopModule" Val="BCD_modulo_3_util_vector_logic_3_1"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="BCD_modulo_3_util_vector_logic_23_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/BCD_modulo_3_util_vector_logic_23_0">
      <Config>
        <Option Name="TopModule" Val="BCD_modulo_3_util_vector_logic_23_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="BCD_modulo_3_util_vector_logic_0_7" Type="BlockSrcs" RelSrcDir="$PSRCDIR/BCD_modulo_3_util_vector_logic_0_7">
      <Config>
        <Option Name="TopModule" Val="BCD_modulo_3_util_vector_logic_0_7"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="BCD_modulo_3_util_vector_logic_0_8" Type="BlockSrcs" RelSrcDir="$PSRCDIR/BCD_modulo_3_util_vector_logic_0_8">
      <Config>
        <Option Name="TopModule" Val="BCD_modulo_3_util_vector_logic_0_8"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="BCD_modulo_3_util_vector_logic_18_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/BCD_modulo_3_util_vector_logic_18_0">
      <Config>
        <Option Name="TopModule" Val="BCD_modulo_3_util_vector_logic_18_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="BCD_modulo_3_util_vector_logic_17_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/BCD_modulo_3_util_vector_logic_17_0">
      <Config>
        <Option Name="TopModule" Val="BCD_modulo_3_util_vector_logic_17_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="BCD_modulo_3_util_vector_logic_19_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/BCD_modulo_3_util_vector_logic_19_0">
      <Config>
        <Option Name="TopModule" Val="BCD_modulo_3_util_vector_logic_19_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="BCD_modulo_3_util_vector_logic_20_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/BCD_modulo_3_util_vector_logic_20_0">
      <Config>
        <Option Name="TopModule" Val="BCD_modulo_3_util_vector_logic_20_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="BCD_modulo_3_util_vector_logic_21_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/BCD_modulo_3_util_vector_logic_21_0">
      <Config>
        <Option Name="TopModule" Val="BCD_modulo_3_util_vector_logic_21_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="BCD_modulo_3_util_vector_logic_22_2" Type="BlockSrcs" RelSrcDir="$PSRCDIR/BCD_modulo_3_util_vector_logic_22_2">
      <Config>
        <Option Name="TopModule" Val="BCD_modulo_3_util_vector_logic_22_2"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="BCD_modulo_3_util_vector_logic_4_13" Type="BlockSrcs" RelSrcDir="$PSRCDIR/BCD_modulo_3_util_vector_logic_4_13">
      <Config>
        <Option Name="TopModule" Val="BCD_modulo_3_util_vector_logic_4_13"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="BCD_modulo_3_util_vector_logic_4_14" Type="BlockSrcs" RelSrcDir="$PSRCDIR/BCD_modulo_3_util_vector_logic_4_14">
      <Config>
        <Option Name="TopModule" Val="BCD_modulo_3_util_vector_logic_4_14"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="BCD_modulo_3_util_vector_logic_4_9" Type="BlockSrcs" RelSrcDir="$PSRCDIR/BCD_modulo_3_util_vector_logic_4_9">
      <Config>
        <Option Name="TopModule" Val="BCD_modulo_3_util_vector_logic_4_9"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="BCD_modulo_3_util_vector_logic_4_11" Type="BlockSrcs" RelSrcDir="$PSRCDIR/BCD_modulo_3_util_vector_logic_4_11">
      <Config>
        <Option Name="TopModule" Val="BCD_modulo_3_util_vector_logic_4_11"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="BCD_modulo_3_util_vector_logic_4_8" Type="BlockSrcs" RelSrcDir="$PSRCDIR/BCD_modulo_3_util_vector_logic_4_8">
      <Config>
        <Option Name="TopModule" Val="BCD_modulo_3_util_vector_logic_4_8"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="BCD_modulo_3_util_vector_logic_0_10" Type="BlockSrcs" RelSrcDir="$PSRCDIR/BCD_modulo_3_util_vector_logic_0_10">
      <Config>
        <Option Name="TopModule" Val="BCD_modulo_3_util_vector_logic_0_10"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="BCD_modulo_3_util_vector_logic_4_10" Type="BlockSrcs" RelSrcDir="$PSRCDIR/BCD_modulo_3_util_vector_logic_4_10">
      <Config>
        <Option Name="TopModule" Val="BCD_modulo_3_util_vector_logic_4_10"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="BCD_modulo_3_util_vector_logic_4_12" Type="BlockSrcs" RelSrcDir="$PSRCDIR/BCD_modulo_3_util_vector_logic_4_12">
      <Config>
        <Option Name="TopModule" Val="BCD_modulo_3_util_vector_logic_4_12"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="BCD_modulo_3_util_vector_logic_0_9" Type="BlockSrcs" RelSrcDir="$PSRCDIR/BCD_modulo_3_util_vector_logic_0_9">
      <Config>
        <Option Name="TopModule" Val="BCD_modulo_3_util_vector_logic_0_9"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="BCD_modulo_3_util_vector_logic_0_3" Type="BlockSrcs" RelSrcDir="$PSRCDIR/BCD_modulo_3_util_vector_logic_0_3">
      <Config>
        <Option Name="TopModule" Val="BCD_modulo_3_util_vector_logic_0_3"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="BCD_modulo_3_util_vector_logic_0_4" Type="BlockSrcs" RelSrcDir="$PSRCDIR/BCD_modulo_3_util_vector_logic_0_4">
      <Config>
        <Option Name="TopModule" Val="BCD_modulo_3_util_vector_logic_0_4"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="BCD_modulo_3_util_vector_logic_0_5" Type="BlockSrcs" RelSrcDir="$PSRCDIR/BCD_modulo_3_util_vector_logic_0_5">
      <Config>
        <Option Name="TopModule" Val="BCD_modulo_3_util_vector_logic_0_5"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="BCD_modulo_3_util_vector_logic_4_1" Type="BlockSrcs" RelSrcDir="$PSRCDIR/BCD_modulo_3_util_vector_logic_4_1">
      <Config>
        <Option Name="TopModule" Val="BCD_modulo_3_util_vector_logic_4_1"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="BCD_modulo_3_util_vector_logic_0_2" Type="BlockSrcs" RelSrcDir="$PSRCDIR/BCD_modulo_3_util_vector_logic_0_2">
      <Config>
        <Option Name="TopModule" Val="BCD_modulo_3_util_vector_logic_0_2"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="BCD_modulo_3_util_vector_logic_25_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/BCD_modulo_3_util_vector_logic_25_0">
      <Config>
        <Option Name="TopModule" Val="BCD_modulo_3_util_vector_logic_25_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="BCD_modulo_3_util_vector_logic_0_14" Type="BlockSrcs" RelSrcDir="$PSRCDIR/BCD_modulo_3_util_vector_logic_0_14">
      <Config>
        <Option Name="TopModule" Val="BCD_modulo_3_util_vector_logic_0_14"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="BCD_modulo_3_util_vector_logic_9_3" Type="BlockSrcs" RelSrcDir="$PSRCDIR/BCD_modulo_3_util_vector_logic_9_3">
      <Config>
        <Option Name="TopModule" Val="BCD_modulo_3_util_vector_logic_9_3"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="BCD_modulo_3_util_vector_logic_14_6" Type="BlockSrcs" RelSrcDir="$PSRCDIR/BCD_modulo_3_util_vector_logic_14_6">
      <Config>
        <Option Name="TopModule" Val="BCD_modulo_3_util_vector_logic_14_6"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="BCD_modulo_3_util_vector_logic_12_4" Type="BlockSrcs" RelSrcDir="$PSRCDIR/BCD_modulo_3_util_vector_logic_12_4">
      <Config>
        <Option Name="TopModule" Val="BCD_modulo_3_util_vector_logic_12_4"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="BCD_modulo_3_util_vector_logic_18_3" Type="BlockSrcs" RelSrcDir="$PSRCDIR/BCD_modulo_3_util_vector_logic_18_3">
      <Config>
        <Option Name="TopModule" Val="BCD_modulo_3_util_vector_logic_18_3"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="BCD_modulo_3_util_vector_logic_23_3" Type="BlockSrcs" RelSrcDir="$PSRCDIR/BCD_modulo_3_util_vector_logic_23_3">
      <Config>
        <Option Name="TopModule" Val="BCD_modulo_3_util_vector_logic_23_3"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="BCD_modulo_3_util_vector_logic_24_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/BCD_modulo_3_util_vector_logic_24_0">
      <Config>
        <Option Name="TopModule" Val="BCD_modulo_3_util_vector_logic_24_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="BCD_modulo_3_util_vector_logic_10_5" Type="BlockSrcs" RelSrcDir="$PSRCDIR/BCD_modulo_3_util_vector_logic_10_5">
      <Config>
        <Option Name="TopModule" Val="BCD_modulo_3_util_vector_logic_10_5"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="BCD_modulo_3_util_vector_logic_17_5" Type="BlockSrcs" RelSrcDir="$PSRCDIR/BCD_modulo_3_util_vector_logic_17_5">
      <Config>
        <Option Name="TopModule" Val="BCD_modulo_3_util_vector_logic_17_5"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="BCD_modulo_3_util_vector_logic_11_3" Type="BlockSrcs" RelSrcDir="$PSRCDIR/BCD_modulo_3_util_vector_logic_11_3">
      <Config>
        <Option Name="TopModule" Val="BCD_modulo_3_util_vector_logic_11_3"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="BCD_modulo_3_util_vector_logic_13_12" Type="BlockSrcs" RelSrcDir="$PSRCDIR/BCD_modulo_3_util_vector_logic_13_12">
      <Config>
        <Option Name="TopModule" Val="BCD_modulo_3_util_vector_logic_13_12"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="BCD_modulo_3_util_vector_logic_15_7" Type="BlockSrcs" RelSrcDir="$PSRCDIR/BCD_modulo_3_util_vector_logic_15_7">
      <Config>
        <Option Name="TopModule" Val="BCD_modulo_3_util_vector_logic_15_7"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="BCD_modulo_3_util_vector_logic_16_5" Type="BlockSrcs" RelSrcDir="$PSRCDIR/BCD_modulo_3_util_vector_logic_16_5">
      <Config>
        <Option Name="TopModule" Val="BCD_modulo_3_util_vector_logic_16_5"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="BCD_modulo_3_util_vector_logic_19_3" Type="BlockSrcs" RelSrcDir="$PSRCDIR/BCD_modulo_3_util_vector_logic_19_3">
      <Config>
        <Option Name="TopModule" Val="BCD_modulo_3_util_vector_logic_19_3"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="BCD_modulo_3_util_vector_logic_21_3" Type="BlockSrcs" RelSrcDir="$PSRCDIR/BCD_modulo_3_util_vector_logic_21_3">
      <Config>
        <Option Name="TopModule" Val="BCD_modulo_3_util_vector_logic_21_3"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="BCD_modulo_3_util_vector_logic_22_5" Type="BlockSrcs" RelSrcDir="$PSRCDIR/BCD_modulo_3_util_vector_logic_22_5">
      <Config>
        <Option Name="TopModule" Val="BCD_modulo_3_util_vector_logic_22_5"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="BCD_modulo_3_util_vector_logic_20_3" Type="BlockSrcs" RelSrcDir="$PSRCDIR/BCD_modulo_3_util_vector_logic_20_3">
      <Config>
        <Option Name="TopModule" Val="BCD_modulo_3_util_vector_logic_20_3"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="BCD_modulo_3_util_vector_logic_13_8" Type="BlockSrcs" RelSrcDir="$PSRCDIR/BCD_modulo_3_util_vector_logic_13_8">
      <Config>
        <Option Name="TopModule" Val="BCD_modulo_3_util_vector_logic_13_8"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="BCD_modulo_3_util_vector_logic_7_1" Type="BlockSrcs" RelSrcDir="$PSRCDIR/BCD_modulo_3_util_vector_logic_7_1">
      <Config>
        <Option Name="TopModule" Val="BCD_modulo_3_util_vector_logic_7_1"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="BCD_modulo_3_util_vector_logic_15_3" Type="BlockSrcs" RelSrcDir="$PSRCDIR/BCD_modulo_3_util_vector_logic_15_3">
      <Config>
        <Option Name="TopModule" Val="BCD_modulo_3_util_vector_logic_15_3"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="BCD_modulo_3_util_vector_logic_16_1" Type="BlockSrcs" RelSrcDir="$PSRCDIR/BCD_modulo_3_util_vector_logic_16_1">
      <Config>
        <Option Name="TopModule" Val="BCD_modulo_3_util_vector_logic_16_1"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="BCD_modulo_3_util_vector_logic_5_1" Type="BlockSrcs" RelSrcDir="$PSRCDIR/BCD_modulo_3_util_vector_logic_5_1">
      <Config>
        <Option Name="TopModule" Val="BCD_modulo_3_util_vector_logic_5_1"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="BCD_modulo_3_util_vector_logic_4_16" Type="BlockSrcs" RelSrcDir="$PSRCDIR/BCD_modulo_3_util_vector_logic_4_16">
      <Config>
        <Option Name="TopModule" Val="BCD_modulo_3_util_vector_logic_4_16"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="BCD_modulo_3_util_vector_logic_4_17" Type="BlockSrcs" RelSrcDir="$PSRCDIR/BCD_modulo_3_util_vector_logic_4_17">
      <Config>
        <Option Name="TopModule" Val="BCD_modulo_3_util_vector_logic_4_17"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="BCD_modulo_3_util_vector_logic_4_15" Type="BlockSrcs" RelSrcDir="$PSRCDIR/BCD_modulo_3_util_vector_logic_4_15">
      <Config>
        <Option Name="TopModule" Val="BCD_modulo_3_util_vector_logic_4_15"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="BCD_modulo_3_util_vector_logic_13_7" Type="BlockSrcs" RelSrcDir="$PSRCDIR/BCD_modulo_3_util_vector_logic_13_7">
      <Config>
        <Option Name="TopModule" Val="BCD_modulo_3_util_vector_logic_13_7"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="BCD_modulo_3_util_vector_logic_17_2" Type="BlockSrcs" RelSrcDir="$PSRCDIR/BCD_modulo_3_util_vector_logic_17_2">
      <Config>
        <Option Name="TopModule" Val="BCD_modulo_3_util_vector_logic_17_2"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="BCD_modulo_3_util_vector_logic_13_9" Type="BlockSrcs" RelSrcDir="$PSRCDIR/BCD_modulo_3_util_vector_logic_13_9">
      <Config>
        <Option Name="TopModule" Val="BCD_modulo_3_util_vector_logic_13_9"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="BCD_modulo_3_util_vector_logic_15_4" Type="BlockSrcs" RelSrcDir="$PSRCDIR/BCD_modulo_3_util_vector_logic_15_4">
      <Config>
        <Option Name="TopModule" Val="BCD_modulo_3_util_vector_logic_15_4"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="BCD_modulo_3_util_vector_logic_16_2" Type="BlockSrcs" RelSrcDir="$PSRCDIR/BCD_modulo_3_util_vector_logic_16_2">
      <Config>
        <Option Name="TopModule" Val="BCD_modulo_3_util_vector_logic_16_2"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="BCD_modulo_3_util_vector_logic_14_3" Type="BlockSrcs" RelSrcDir="$PSRCDIR/BCD_modulo_3_util_vector_logic_14_3">
      <Config>
        <Option Name="TopModule" Val="BCD_modulo_3_util_vector_logic_14_3"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="BCD_modulo_3_util_vector_logic_0_11" Type="BlockSrcs" RelSrcDir="$PSRCDIR/BCD_modulo_3_util_vector_logic_0_11">
      <Config>
        <Option Name="TopModule" Val="BCD_modulo_3_util_vector_logic_0_11"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="BCD_modulo_3_util_vector_logic_17_1" Type="BlockSrcs" RelSrcDir="$PSRCDIR/BCD_modulo_3_util_vector_logic_17_1">
      <Config>
        <Option Name="TopModule" Val="BCD_modulo_3_util_vector_logic_17_1"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="BCD_modulo_3_util_vector_logic_1_1" Type="BlockSrcs" RelSrcDir="$PSRCDIR/BCD_modulo_3_util_vector_logic_1_1">
      <Config>
        <Option Name="TopModule" Val="BCD_modulo_3_util_vector_logic_1_1"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="BCD_modulo_3_util_vector_logic_2_1" Type="BlockSrcs" RelSrcDir="$PSRCDIR/BCD_modulo_3_util_vector_logic_2_1">
      <Config>
        <Option Name="TopModule" Val="BCD_modulo_3_util_vector_logic_2_1"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="BCD_modulo_3_util_vector_logic_6_2" Type="BlockSrcs" RelSrcDir="$PSRCDIR/BCD_modulo_3_util_vector_logic_6_2">
      <Config>
        <Option Name="TopModule" Val="BCD_modulo_3_util_vector_logic_6_2"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="BCD_modulo_3_util_vector_logic_8_2" Type="BlockSrcs" RelSrcDir="$PSRCDIR/BCD_modulo_3_util_vector_logic_8_2">
      <Config>
        <Option Name="TopModule" Val="BCD_modulo_3_util_vector_logic_8_2"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="BCD_modulo_3_util_vector_logic_10_4" Type="BlockSrcs" RelSrcDir="$PSRCDIR/BCD_modulo_3_util_vector_logic_10_4">
      <Config>
        <Option Name="TopModule" Val="BCD_modulo_3_util_vector_logic_10_4"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="BCD_modulo_3_util_vector_logic_4_19" Type="BlockSrcs" RelSrcDir="$PSRCDIR/BCD_modulo_3_util_vector_logic_4_19">
      <Config>
        <Option Name="TopModule" Val="BCD_modulo_3_util_vector_logic_4_19"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="BCD_modulo_3_util_vector_logic_22_3" Type="BlockSrcs" RelSrcDir="$PSRCDIR/BCD_modulo_3_util_vector_logic_22_3">
      <Config>
        <Option Name="TopModule" Val="BCD_modulo_3_util_vector_logic_22_3"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="BCD_modulo_3_util_vector_logic_5_3" Type="BlockSrcs" RelSrcDir="$PSRCDIR/BCD_modulo_3_util_vector_logic_5_3">
      <Config>
        <Option Name="TopModule" Val="BCD_modulo_3_util_vector_logic_5_3"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="BCD_modulo_3_util_vector_logic_7_3" Type="BlockSrcs" RelSrcDir="$PSRCDIR/BCD_modulo_3_util_vector_logic_7_3">
      <Config>
        <Option Name="TopModule" Val="BCD_modulo_3_util_vector_logic_7_3"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="BCD_modulo_3_util_vector_logic_2_2" Type="BlockSrcs" RelSrcDir="$PSRCDIR/BCD_modulo_3_util_vector_logic_2_2">
      <Config>
        <Option Name="TopModule" Val="BCD_modulo_3_util_vector_logic_2_2"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="BCD_modulo_3_util_vector_logic_3_2" Type="BlockSrcs" RelSrcDir="$PSRCDIR/BCD_modulo_3_util_vector_logic_3_2">
      <Config>
        <Option Name="TopModule" Val="BCD_modulo_3_util_vector_logic_3_2"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="BCD_modulo_3_util_vector_logic_1_2" Type="BlockSrcs" RelSrcDir="$PSRCDIR/BCD_modulo_3_util_vector_logic_1_2">
      <Config>
        <Option Name="TopModule" Val="BCD_modulo_3_util_vector_logic_1_2"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="BCD_modulo_3_util_vector_logic_11_2" Type="BlockSrcs" RelSrcDir="$PSRCDIR/BCD_modulo_3_util_vector_logic_11_2">
      <Config>
        <Option Name="TopModule" Val="BCD_modulo_3_util_vector_logic_11_2"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="BCD_modulo_3_util_vector_logic_12_3" Type="BlockSrcs" RelSrcDir="$PSRCDIR/BCD_modulo_3_util_vector_logic_12_3">
      <Config>
        <Option Name="TopModule" Val="BCD_modulo_3_util_vector_logic_12_3"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="BCD_modulo_3_util_vector_logic_9_2" Type="BlockSrcs" RelSrcDir="$PSRCDIR/BCD_modulo_3_util_vector_logic_9_2">
      <Config>
        <Option Name="TopModule" Val="BCD_modulo_3_util_vector_logic_9_2"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="BCD_modulo_3_util_vector_logic_13_11" Type="BlockSrcs" RelSrcDir="$PSRCDIR/BCD_modulo_3_util_vector_logic_13_11">
      <Config>
        <Option Name="TopModule" Val="BCD_modulo_3_util_vector_logic_13_11"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="BCD_modulo_3_util_vector_logic_14_5" Type="BlockSrcs" RelSrcDir="$PSRCDIR/BCD_modulo_3_util_vector_logic_14_5">
      <Config>
        <Option Name="TopModule" Val="BCD_modulo_3_util_vector_logic_14_5"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="BCD_modulo_3_util_vector_logic_0_12" Type="BlockSrcs" RelSrcDir="$PSRCDIR/BCD_modulo_3_util_vector_logic_0_12">
      <Config>
        <Option Name="TopModule" Val="BCD_modulo_3_util_vector_logic_0_12"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="BCD_modulo_3_util_vector_logic_21_1" Type="BlockSrcs" RelSrcDir="$PSRCDIR/BCD_modulo_3_util_vector_logic_21_1">
      <Config>
        <Option Name="TopModule" Val="BCD_modulo_3_util_vector_logic_21_1"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="BCD_modulo_3_util_vector_logic_23_1" Type="BlockSrcs" RelSrcDir="$PSRCDIR/BCD_modulo_3_util_vector_logic_23_1">
      <Config>
        <Option Name="TopModule" Val="BCD_modulo_3_util_vector_logic_23_1"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="BCD_modulo_3_util_vector_logic_3_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/BCD_modulo_3_util_vector_logic_3_0">
      <Config>
        <Option Name="TopModule" Val="BCD_modulo_3_util_vector_logic_3_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="BCD_modulo_3_util_vector_logic_7_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/BCD_modulo_3_util_vector_logic_7_0">
      <Config>
        <Option Name="TopModule" Val="BCD_modulo_3_util_vector_logic_7_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="BCD_modulo_3_util_vector_logic_6_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/BCD_modulo_3_util_vector_logic_6_0">
      <Config>
        <Option Name="TopModule" Val="BCD_modulo_3_util_vector_logic_6_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="BCD_modulo_3_util_vector_logic_1_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/BCD_modulo_3_util_vector_logic_1_0">
      <Config>
        <Option Name="TopModule" Val="BCD_modulo_3_util_vector_logic_1_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="BCD_modulo_3_util_vector_logic_22_1" Type="BlockSrcs" RelSrcDir="$PSRCDIR/BCD_modulo_3_util_vector_logic_22_1">
      <Config>
        <Option Name="TopModule" Val="BCD_modulo_3_util_vector_logic_22_1"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="BCD_modulo_3_util_vector_logic_2_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/BCD_modulo_3_util_vector_logic_2_0">
      <Config>
        <Option Name="TopModule" Val="BCD_modulo_3_util_vector_logic_2_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="BCD_modulo_3_util_vector_logic_4_7" Type="BlockSrcs" RelSrcDir="$PSRCDIR/BCD_modulo_3_util_vector_logic_4_7">
      <Config>
        <Option Name="TopModule" Val="BCD_modulo_3_util_vector_logic_4_7"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="BCD_modulo_3_util_vector_logic_5_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/BCD_modulo_3_util_vector_logic_5_0">
      <Config>
        <Option Name="TopModule" Val="BCD_modulo_3_util_vector_logic_5_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="BCD_modulo_3_util_vector_logic_0_6" Type="BlockSrcs" RelSrcDir="$PSRCDIR/BCD_modulo_3_util_vector_logic_0_6">
      <Config>
        <Option Name="TopModule" Val="BCD_modulo_3_util_vector_logic_0_6"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="BCD_modulo_3_util_vector_logic_8_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/BCD_modulo_3_util_vector_logic_8_0">
      <Config>
        <Option Name="TopModule" Val="BCD_modulo_3_util_vector_logic_8_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="BCD_modulo_3_util_vector_logic_14_2" Type="BlockSrcs" RelSrcDir="$PSRCDIR/BCD_modulo_3_util_vector_logic_14_2">
      <Config>
        <Option Name="TopModule" Val="BCD_modulo_3_util_vector_logic_14_2"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="BCD_modulo_3_util_vector_logic_15_2" Type="BlockSrcs" RelSrcDir="$PSRCDIR/BCD_modulo_3_util_vector_logic_15_2">
      <Config>
        <Option Name="TopModule" Val="BCD_modulo_3_util_vector_logic_15_2"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="BCD_modulo_3_util_vector_logic_16_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/BCD_modulo_3_util_vector_logic_16_0">
      <Config>
        <Option Name="TopModule" Val="BCD_modulo_3_util_vector_logic_16_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="BCD_modulo_3_util_vector_logic_10_2" Type="BlockSrcs" RelSrcDir="$PSRCDIR/BCD_modulo_3_util_vector_logic_10_2">
      <Config>
        <Option Name="TopModule" Val="BCD_modulo_3_util_vector_logic_10_2"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="BCD_modulo_3_util_vector_logic_12_1" Type="BlockSrcs" RelSrcDir="$PSRCDIR/BCD_modulo_3_util_vector_logic_12_1">
      <Config>
        <Option Name="TopModule" Val="BCD_modulo_3_util_vector_logic_12_1"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="BCD_modulo_3_util_vector_logic_13_5" Type="BlockSrcs" RelSrcDir="$PSRCDIR/BCD_modulo_3_util_vector_logic_13_5">
      <Config>
        <Option Name="TopModule" Val="BCD_modulo_3_util_vector_logic_13_5"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="BCD_modulo_3_util_vector_logic_9_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/BCD_modulo_3_util_vector_logic_9_0">
      <Config>
        <Option Name="TopModule" Val="BCD_modulo_3_util_vector_logic_9_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="BCD_modulo_3_util_vector_logic_11_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/BCD_modulo_3_util_vector_logic_11_0">
      <Config>
        <Option Name="TopModule" Val="BCD_modulo_3_util_vector_logic_11_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="BCD_modulo_3_util_vector_logic_10_1" Type="BlockSrcs" RelSrcDir="$PSRCDIR/BCD_modulo_3_util_vector_logic_10_1">
      <Config>
        <Option Name="TopModule" Val="BCD_modulo_3_util_vector_logic_10_1"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="BCD_modulo_3_util_vector_logic_4_2" Type="BlockSrcs" RelSrcDir="$PSRCDIR/BCD_modulo_3_util_vector_logic_4_2">
      <Config>
        <Option Name="TopModule" Val="BCD_modulo_3_util_vector_logic_4_2"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="BCD_modulo_3_util_vector_logic_4_4" Type="BlockSrcs" RelSrcDir="$PSRCDIR/BCD_modulo_3_util_vector_logic_4_4">
      <Config>
        <Option Name="TopModule" Val="BCD_modulo_3_util_vector_logic_4_4"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="BCD_modulo_3_util_vector_logic_4_3" Type="BlockSrcs" RelSrcDir="$PSRCDIR/BCD_modulo_3_util_vector_logic_4_3">
      <Config>
        <Option Name="TopModule" Val="BCD_modulo_3_util_vector_logic_4_3"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="BCD_modulo_3_util_vector_logic_4_5" Type="BlockSrcs" RelSrcDir="$PSRCDIR/BCD_modulo_3_util_vector_logic_4_5">
      <Config>
        <Option Name="TopModule" Val="BCD_modulo_3_util_vector_logic_4_5"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="BCD_modulo_3_util_vector_logic_4_6" Type="BlockSrcs" RelSrcDir="$PSRCDIR/BCD_modulo_3_util_vector_logic_4_6">
      <Config>
        <Option Name="TopModule" Val="BCD_modulo_3_util_vector_logic_4_6"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="BCD_modulo_3_util_vector_logic_10_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/BCD_modulo_3_util_vector_logic_10_0">
      <Config>
        <Option Name="TopModule" Val="BCD_modulo_3_util_vector_logic_10_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="BCD_modulo_3_util_vector_logic_12_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/BCD_modulo_3_util_vector_logic_12_0">
      <Config>
        <Option Name="TopModule" Val="BCD_modulo_3_util_vector_logic_12_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="BCD_modulo_3_util_vector_logic_13_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/BCD_modulo_3_util_vector_logic_13_0">
      <Config>
        <Option Name="TopModule" Val="BCD_modulo_3_util_vector_logic_13_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="BCD_modulo_3_util_vector_logic_14_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/BCD_modulo_3_util_vector_logic_14_0">
      <Config>
        <Option Name="TopModule" Val="BCD_modulo_3_util_vector_logic_14_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="BCD_modulo_3_util_vector_logic_13_1" Type="BlockSrcs" RelSrcDir="$PSRCDIR/BCD_modulo_3_util_vector_logic_13_1">
      <Config>
        <Option Name="TopModule" Val="BCD_modulo_3_util_vector_logic_13_1"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="BCD_modulo_3_util_vector_logic_14_1" Type="BlockSrcs" RelSrcDir="$PSRCDIR/BCD_modulo_3_util_vector_logic_14_1">
      <Config>
        <Option Name="TopModule" Val="BCD_modulo_3_util_vector_logic_14_1"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="BCD_modulo_3_util_vector_logic_22_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/BCD_modulo_3_util_vector_logic_22_0">
      <Config>
        <Option Name="TopModule" Val="BCD_modulo_3_util_vector_logic_22_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="BCD_modulo_3_util_vector_logic_13_3" Type="BlockSrcs" RelSrcDir="$PSRCDIR/BCD_modulo_3_util_vector_logic_13_3">
      <Config>
        <Option Name="TopModule" Val="BCD_modulo_3_util_vector_logic_13_3"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="BCD_modulo_3_util_vector_logic_15_1" Type="BlockSrcs" RelSrcDir="$PSRCDIR/BCD_modulo_3_util_vector_logic_15_1">
      <Config>
        <Option Name="TopModule" Val="BCD_modulo_3_util_vector_logic_15_1"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="BCD_modulo_3_util_vector_logic_15_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/BCD_modulo_3_util_vector_logic_15_0">
      <Config>
        <Option Name="TopModule" Val="BCD_modulo_3_util_vector_logic_15_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="BCD_modulo_3_util_vector_logic_13_4" Type="BlockSrcs" RelSrcDir="$PSRCDIR/BCD_modulo_3_util_vector_logic_13_4">
      <Config>
        <Option Name="TopModule" Val="BCD_modulo_3_util_vector_logic_13_4"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="BCD_modulo_3_util_vector_logic_13_2" Type="BlockSrcs" RelSrcDir="$PSRCDIR/BCD_modulo_3_util_vector_logic_13_2">
      <Config>
        <Option Name="TopModule" Val="BCD_modulo_3_util_vector_logic_13_2"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="BCD_modulo_3_util_vector_logic_11_4" Type="BlockSrcs" RelSrcDir="$PSRCDIR/BCD_modulo_3_util_vector_logic_11_4">
      <Config>
        <Option Name="TopModule" Val="BCD_modulo_3_util_vector_logic_11_4"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="BCD_modulo_3_util_vector_logic_15_8" Type="BlockSrcs" RelSrcDir="$PSRCDIR/BCD_modulo_3_util_vector_logic_15_8">
      <Config>
        <Option Name="TopModule" Val="BCD_modulo_3_util_vector_logic_15_8"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="BCD_modulo_3_util_vector_logic_1_4" Type="BlockSrcs" RelSrcDir="$PSRCDIR/BCD_modulo_3_util_vector_logic_1_4">
      <Config>
        <Option Name="TopModule" Val="BCD_modulo_3_util_vector_logic_1_4"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="BCD_modulo_3_util_vector_logic_17_6" Type="BlockSrcs" RelSrcDir="$PSRCDIR/BCD_modulo_3_util_vector_logic_17_6">
      <Config>
        <Option Name="TopModule" Val="BCD_modulo_3_util_vector_logic_17_6"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="BCD_modulo_3_util_vector_logic_5_5" Type="BlockSrcs" RelSrcDir="$PSRCDIR/BCD_modulo_3_util_vector_logic_5_5">
      <Config>
        <Option Name="TopModule" Val="BCD_modulo_3_util_vector_logic_5_5"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="BCD_modulo_3_util_vector_logic_3_4" Type="BlockSrcs" RelSrcDir="$PSRCDIR/BCD_modulo_3_util_vector_logic_3_4">
      <Config>
        <Option Name="TopModule" Val="BCD_modulo_3_util_vector_logic_3_4"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="BCD_modulo_3_util_vector_logic_20_4" Type="BlockSrcs" RelSrcDir="$PSRCDIR/BCD_modulo_3_util_vector_logic_20_4">
      <Config>
        <Option Name="TopModule" Val="BCD_modulo_3_util_vector_logic_20_4"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="BCD_modulo_3_util_vector_logic_12_5" Type="BlockSrcs" RelSrcDir="$PSRCDIR/BCD_modulo_3_util_vector_logic_12_5">
      <Config>
        <Option Name="TopModule" Val="BCD_modulo_3_util_vector_logic_12_5"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="BCD_modulo_3_util_vector_logic_10_6" Type="BlockSrcs" RelSrcDir="$PSRCDIR/BCD_modulo_3_util_vector_logic_10_6">
      <Config>
        <Option Name="TopModule" Val="BCD_modulo_3_util_vector_logic_10_6"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="BCD_modulo_3_util_vector_logic_21_4" Type="BlockSrcs" RelSrcDir="$PSRCDIR/BCD_modulo_3_util_vector_logic_21_4">
      <Config>
        <Option Name="TopModule" Val="BCD_modulo_3_util_vector_logic_21_4"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="BCD_modulo_3_util_vector_logic_6_4" Type="BlockSrcs" RelSrcDir="$PSRCDIR/BCD_modulo_3_util_vector_logic_6_4">
      <Config>
        <Option Name="TopModule" Val="BCD_modulo_3_util_vector_logic_6_4"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="BCD_modulo_3_util_vector_logic_22_6" Type="BlockSrcs" RelSrcDir="$PSRCDIR/BCD_modulo_3_util_vector_logic_22_6">
      <Config>
        <Option Name="TopModule" Val="BCD_modulo_3_util_vector_logic_22_6"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="BCD_modulo_3_util_vector_logic_24_1" Type="BlockSrcs" RelSrcDir="$PSRCDIR/BCD_modulo_3_util_vector_logic_24_1">
      <Config>
        <Option Name="TopModule" Val="BCD_modulo_3_util_vector_logic_24_1"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="BCD_modulo_3_util_vector_logic_25_1" Type="BlockSrcs" RelSrcDir="$PSRCDIR/BCD_modulo_3_util_vector_logic_25_1">
      <Config>
        <Option Name="TopModule" Val="BCD_modulo_3_util_vector_logic_25_1"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="BCD_modulo_3_util_vector_logic_0_15" Type="BlockSrcs" RelSrcDir="$PSRCDIR/BCD_modulo_3_util_vector_logic_0_15">
      <Config>
        <Option Name="TopModule" Val="BCD_modulo_3_util_vector_logic_0_15"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="BCD_modulo_3_util_vector_logic_0_16" Type="BlockSrcs" RelSrcDir="$PSRCDIR/BCD_modulo_3_util_vector_logic_0_16">
      <Config>
        <Option Name="TopModule" Val="BCD_modulo_3_util_vector_logic_0_16"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="BCD_modulo_3_util_vector_logic_7_5" Type="BlockSrcs" RelSrcDir="$PSRCDIR/BCD_modulo_3_util_vector_logic_7_5">
      <Config>
        <Option Name="TopModule" Val="BCD_modulo_3_util_vector_logic_7_5"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="BCD_modulo_3_util_vector_logic_13_13" Type="BlockSrcs" RelSrcDir="$PSRCDIR/BCD_modulo_3_util_vector_logic_13_13">
      <Config>
        <Option Name="TopModule" Val="BCD_modulo_3_util_vector_logic_13_13"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="BCD_modulo_3_util_vector_logic_23_4" Type="BlockSrcs" RelSrcDir="$PSRCDIR/BCD_modulo_3_util_vector_logic_23_4">
      <Config>
        <Option Name="TopModule" Val="BCD_modulo_3_util_vector_logic_23_4"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="BCD_modulo_3_util_vector_logic_8_4" Type="BlockSrcs" RelSrcDir="$PSRCDIR/BCD_modulo_3_util_vector_logic_8_4">
      <Config>
        <Option Name="TopModule" Val="BCD_modulo_3_util_vector_logic_8_4"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="BCD_modulo_3_util_vector_logic_16_6" Type="BlockSrcs" RelSrcDir="$PSRCDIR/BCD_modulo_3_util_vector_logic_16_6">
      <Config>
        <Option Name="TopModule" Val="BCD_modulo_3_util_vector_logic_16_6"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="BCD_modulo_3_util_vector_logic_4_21" Type="BlockSrcs" RelSrcDir="$PSRCDIR/BCD_modulo_3_util_vector_logic_4_21">
      <Config>
        <Option Name="TopModule" Val="BCD_modulo_3_util_vector_logic_4_21"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="BCD_modulo_3_util_vector_logic_14_7" Type="BlockSrcs" RelSrcDir="$PSRCDIR/BCD_modulo_3_util_vector_logic_14_7">
      <Config>
        <Option Name="TopModule" Val="BCD_modulo_3_util_vector_logic_14_7"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="BCD_modulo_3_util_vector_logic_19_4" Type="BlockSrcs" RelSrcDir="$PSRCDIR/BCD_modulo_3_util_vector_logic_19_4">
      <Config>
        <Option Name="TopModule" Val="BCD_modulo_3_util_vector_logic_19_4"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="BCD_modulo_3_util_vector_logic_18_4" Type="BlockSrcs" RelSrcDir="$PSRCDIR/BCD_modulo_3_util_vector_logic_18_4">
      <Config>
        <Option Name="TopModule" Val="BCD_modulo_3_util_vector_logic_18_4"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="BCD_modulo_3_util_vector_logic_9_4" Type="BlockSrcs" RelSrcDir="$PSRCDIR/BCD_modulo_3_util_vector_logic_9_4">
      <Config>
        <Option Name="TopModule" Val="BCD_modulo_3_util_vector_logic_9_4"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="BCD_modulo_3_util_vector_logic_0_17" Type="BlockSrcs" RelSrcDir="$PSRCDIR/BCD_modulo_3_util_vector_logic_0_17">
      <Config>
        <Option Name="TopModule" Val="BCD_modulo_3_util_vector_logic_0_17"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="BCD_modulo_3_util_vector_logic_2_4" Type="BlockSrcs" RelSrcDir="$PSRCDIR/BCD_modulo_3_util_vector_logic_2_4">
      <Config>
        <Option Name="TopModule" Val="BCD_modulo_3_util_vector_logic_2_4"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
  </FileSets>
  <Simulators>
    <Simulator Name="XSim">
      <Option Name="Description" Val="Vivado Simulator"/>
      <Option Name="CompiledLib" Val="0"/>
    </Simulator>
    <Simulator Name="ModelSim">
      <Option Name="Description" Val="ModelSim Simulator"/>
    </Simulator>
    <Simulator Name="Questa">
      <Option Name="Description" Val="Questa Advanced Simulator"/>
    </Simulator>
    <Simulator Name="Riviera">
      <Option Name="Description" Val="Riviera-PRO Simulator"/>
    </Simulator>
    <Simulator Name="ActiveHDL">
      <Option Name="Description" Val="Active-HDL Simulator"/>
    </Simulator>
  </Simulators>
  <Runs Version="1" Minor="10">
    <Run Id="synth_1" Type="Ft3:Synth" SrcSet="sources_1" Part="xc7a35tcpg236-1" ConstrsSet="constrs_1" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" State="current" Dir="$PRUNDIR/synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2019"/>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2019"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="BCD_modulo_3_util_vector_logic_17_4_synth_1" Type="Ft3:Synth" SrcSet="BCD_modulo_3_util_vector_logic_17_4" Part="xc7a35tcpg236-1" ConstrsSet="BCD_modulo_3_util_vector_logic_17_4" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" Dir="$PRUNDIR/BCD_modulo_3_util_vector_logic_17_4_synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2019"/>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2019"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="BCD_modulo_3_util_vector_logic_3_3_synth_1" Type="Ft3:Synth" SrcSet="BCD_modulo_3_util_vector_logic_3_3" Part="xc7a35tcpg236-1" ConstrsSet="BCD_modulo_3_util_vector_logic_3_3" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" Dir="$PRUNDIR/BCD_modulo_3_util_vector_logic_3_3_synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2019"/>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2019"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="BCD_modulo_3_util_vector_logic_4_20_synth_1" Type="Ft3:Synth" SrcSet="BCD_modulo_3_util_vector_logic_4_20" Part="xc7a35tcpg236-1" ConstrsSet="BCD_modulo_3_util_vector_logic_4_20" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" Dir="$PRUNDIR/BCD_modulo_3_util_vector_logic_4_20_synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2019"/>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2019"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="BCD_modulo_3_util_vector_logic_5_4_synth_1" Type="Ft3:Synth" SrcSet="BCD_modulo_3_util_vector_logic_5_4" Part="xc7a35tcpg236-1" ConstrsSet="BCD_modulo_3_util_vector_logic_5_4" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" Dir="$PRUNDIR/BCD_modulo_3_util_vector_logic_5_4_synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2019"/>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2019"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="BCD_modulo_3_util_vector_logic_6_3_synth_1" Type="Ft3:Synth" SrcSet="BCD_modulo_3_util_vector_logic_6_3" Part="xc7a35tcpg236-1" ConstrsSet="BCD_modulo_3_util_vector_logic_6_3" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" Dir="$PRUNDIR/BCD_modulo_3_util_vector_logic_6_3_synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2019"/>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2019"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="BCD_modulo_3_util_vector_logic_15_6_synth_1" Type="Ft3:Synth" SrcSet="BCD_modulo_3_util_vector_logic_15_6" Part="xc7a35tcpg236-1" ConstrsSet="BCD_modulo_3_util_vector_logic_15_6" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" Dir="$PRUNDIR/BCD_modulo_3_util_vector_logic_15_6_synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2019"/>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2019"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="BCD_modulo_3_util_vector_logic_18_2_synth_1" Type="Ft3:Synth" SrcSet="BCD_modulo_3_util_vector_logic_18_2" Part="xc7a35tcpg236-1" ConstrsSet="BCD_modulo_3_util_vector_logic_18_2" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" Dir="$PRUNDIR/BCD_modulo_3_util_vector_logic_18_2_synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2019"/>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2019"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="BCD_modulo_3_util_vector_logic_16_4_synth_1" Type="Ft3:Synth" SrcSet="BCD_modulo_3_util_vector_logic_16_4" Part="xc7a35tcpg236-1" ConstrsSet="BCD_modulo_3_util_vector_logic_16_4" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" Dir="$PRUNDIR/BCD_modulo_3_util_vector_logic_16_4_synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2019"/>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2019"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="BCD_modulo_3_util_vector_logic_23_2_synth_1" Type="Ft3:Synth" SrcSet="BCD_modulo_3_util_vector_logic_23_2" Part="xc7a35tcpg236-1" ConstrsSet="BCD_modulo_3_util_vector_logic_23_2" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" Dir="$PRUNDIR/BCD_modulo_3_util_vector_logic_23_2_synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2019"/>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2019"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="BCD_modulo_3_util_vector_logic_0_13_synth_1" Type="Ft3:Synth" SrcSet="BCD_modulo_3_util_vector_logic_0_13" Part="xc7a35tcpg236-1" ConstrsSet="BCD_modulo_3_util_vector_logic_0_13" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" Dir="$PRUNDIR/BCD_modulo_3_util_vector_logic_0_13_synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2019"/>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2019"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="BCD_modulo_3_util_vector_logic_19_2_synth_1" Type="Ft3:Synth" SrcSet="BCD_modulo_3_util_vector_logic_19_2" Part="xc7a35tcpg236-1" ConstrsSet="BCD_modulo_3_util_vector_logic_19_2" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" Dir="$PRUNDIR/BCD_modulo_3_util_vector_logic_19_2_synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2019"/>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2019"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="BCD_modulo_3_util_vector_logic_2_3_synth_1" Type="Ft3:Synth" SrcSet="BCD_modulo_3_util_vector_logic_2_3" Part="xc7a35tcpg236-1" ConstrsSet="BCD_modulo_3_util_vector_logic_2_3" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" Dir="$PRUNDIR/BCD_modulo_3_util_vector_logic_2_3_synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2019"/>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2019"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="BCD_modulo_3_util_vector_logic_7_4_synth_1" Type="Ft3:Synth" SrcSet="BCD_modulo_3_util_vector_logic_7_4" Part="xc7a35tcpg236-1" ConstrsSet="BCD_modulo_3_util_vector_logic_7_4" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" Dir="$PRUNDIR/BCD_modulo_3_util_vector_logic_7_4_synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2019"/>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2019"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="BCD_modulo_3_util_vector_logic_8_3_synth_1" Type="Ft3:Synth" SrcSet="BCD_modulo_3_util_vector_logic_8_3" Part="xc7a35tcpg236-1" ConstrsSet="BCD_modulo_3_util_vector_logic_8_3" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" Dir="$PRUNDIR/BCD_modulo_3_util_vector_logic_8_3_synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2019"/>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2019"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="BCD_modulo_3_util_vector_logic_21_2_synth_1" Type="Ft3:Synth" SrcSet="BCD_modulo_3_util_vector_logic_21_2" Part="xc7a35tcpg236-1" ConstrsSet="BCD_modulo_3_util_vector_logic_21_2" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" Dir="$PRUNDIR/BCD_modulo_3_util_vector_logic_21_2_synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2019"/>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2019"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="BCD_modulo_3_util_vector_logic_20_2_synth_1" Type="Ft3:Synth" SrcSet="BCD_modulo_3_util_vector_logic_20_2" Part="xc7a35tcpg236-1" ConstrsSet="BCD_modulo_3_util_vector_logic_20_2" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" Dir="$PRUNDIR/BCD_modulo_3_util_vector_logic_20_2_synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2019"/>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2019"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="BCD_modulo_3_util_vector_logic_22_4_synth_1" Type="Ft3:Synth" SrcSet="BCD_modulo_3_util_vector_logic_22_4" Part="xc7a35tcpg236-1" ConstrsSet="BCD_modulo_3_util_vector_logic_22_4" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" Dir="$PRUNDIR/BCD_modulo_3_util_vector_logic_22_4_synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2019"/>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2019"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="BCD_modulo_3_util_vector_logic_1_3_synth_1" Type="Ft3:Synth" SrcSet="BCD_modulo_3_util_vector_logic_1_3" Part="xc7a35tcpg236-1" ConstrsSet="BCD_modulo_3_util_vector_logic_1_3" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" Dir="$PRUNDIR/BCD_modulo_3_util_vector_logic_1_3_synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2019"/>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2019"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="BCD_modulo_3_util_vector_logic_11_1_synth_1" Type="Ft3:Synth" SrcSet="BCD_modulo_3_util_vector_logic_11_1" Part="xc7a35tcpg236-1" ConstrsSet="BCD_modulo_3_util_vector_logic_11_1" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" Dir="$PRUNDIR/BCD_modulo_3_util_vector_logic_11_1_synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2019"/>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2019"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="BCD_modulo_3_util_vector_logic_10_3_synth_1" Type="Ft3:Synth" SrcSet="BCD_modulo_3_util_vector_logic_10_3" Part="xc7a35tcpg236-1" ConstrsSet="BCD_modulo_3_util_vector_logic_10_3" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" Dir="$PRUNDIR/BCD_modulo_3_util_vector_logic_10_3_synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2019"/>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2019"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="BCD_modulo_3_util_vector_logic_4_18_synth_1" Type="Ft3:Synth" SrcSet="BCD_modulo_3_util_vector_logic_4_18" Part="xc7a35tcpg236-1" ConstrsSet="BCD_modulo_3_util_vector_logic_4_18" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" Dir="$PRUNDIR/BCD_modulo_3_util_vector_logic_4_18_synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2019"/>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2019"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="BCD_modulo_3_util_vector_logic_7_2_synth_1" Type="Ft3:Synth" SrcSet="BCD_modulo_3_util_vector_logic_7_2" Part="xc7a35tcpg236-1" ConstrsSet="BCD_modulo_3_util_vector_logic_7_2" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" Dir="$PRUNDIR/BCD_modulo_3_util_vector_logic_7_2_synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2019"/>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2019"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="BCD_modulo_3_util_vector_logic_9_1_synth_1" Type="Ft3:Synth" SrcSet="BCD_modulo_3_util_vector_logic_9_1" Part="xc7a35tcpg236-1" ConstrsSet="BCD_modulo_3_util_vector_logic_9_1" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" Dir="$PRUNDIR/BCD_modulo_3_util_vector_logic_9_1_synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2019"/>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2019"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="BCD_modulo_3_util_vector_logic_12_2_synth_1" Type="Ft3:Synth" SrcSet="BCD_modulo_3_util_vector_logic_12_2" Part="xc7a35tcpg236-1" ConstrsSet="BCD_modulo_3_util_vector_logic_12_2" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" Dir="$PRUNDIR/BCD_modulo_3_util_vector_logic_12_2_synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2019"/>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2019"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="BCD_modulo_3_util_vector_logic_16_3_synth_1" Type="Ft3:Synth" SrcSet="BCD_modulo_3_util_vector_logic_16_3" Part="xc7a35tcpg236-1" ConstrsSet="BCD_modulo_3_util_vector_logic_16_3" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" Dir="$PRUNDIR/BCD_modulo_3_util_vector_logic_16_3_synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2019"/>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2019"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="BCD_modulo_3_util_vector_logic_5_2_synth_1" Type="Ft3:Synth" SrcSet="BCD_modulo_3_util_vector_logic_5_2" Part="xc7a35tcpg236-1" ConstrsSet="BCD_modulo_3_util_vector_logic_5_2" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" Dir="$PRUNDIR/BCD_modulo_3_util_vector_logic_5_2_synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2019"/>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2019"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="BCD_modulo_3_util_vector_logic_8_1_synth_1" Type="Ft3:Synth" SrcSet="BCD_modulo_3_util_vector_logic_8_1" Part="xc7a35tcpg236-1" ConstrsSet="BCD_modulo_3_util_vector_logic_8_1" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" Dir="$PRUNDIR/BCD_modulo_3_util_vector_logic_8_1_synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2019"/>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2019"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="BCD_modulo_3_util_vector_logic_13_10_synth_1" Type="Ft3:Synth" SrcSet="BCD_modulo_3_util_vector_logic_13_10" Part="xc7a35tcpg236-1" ConstrsSet="BCD_modulo_3_util_vector_logic_13_10" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" Dir="$PRUNDIR/BCD_modulo_3_util_vector_logic_13_10_synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2019"/>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2019"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="BCD_modulo_3_util_vector_logic_15_5_synth_1" Type="Ft3:Synth" SrcSet="BCD_modulo_3_util_vector_logic_15_5" Part="xc7a35tcpg236-1" ConstrsSet="BCD_modulo_3_util_vector_logic_15_5" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" Dir="$PRUNDIR/BCD_modulo_3_util_vector_logic_15_5_synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2019"/>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2019"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="BCD_modulo_3_util_vector_logic_17_3_synth_1" Type="Ft3:Synth" SrcSet="BCD_modulo_3_util_vector_logic_17_3" Part="xc7a35tcpg236-1" ConstrsSet="BCD_modulo_3_util_vector_logic_17_3" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" Dir="$PRUNDIR/BCD_modulo_3_util_vector_logic_17_3_synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2019"/>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2019"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="BCD_modulo_3_util_vector_logic_6_1_synth_1" Type="Ft3:Synth" SrcSet="BCD_modulo_3_util_vector_logic_6_1" Part="xc7a35tcpg236-1" ConstrsSet="BCD_modulo_3_util_vector_logic_6_1" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" Dir="$PRUNDIR/BCD_modulo_3_util_vector_logic_6_1_synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2019"/>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2019"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="BCD_modulo_3_util_vector_logic_18_1_synth_1" Type="Ft3:Synth" SrcSet="BCD_modulo_3_util_vector_logic_18_1" Part="xc7a35tcpg236-1" ConstrsSet="BCD_modulo_3_util_vector_logic_18_1" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" Dir="$PRUNDIR/BCD_modulo_3_util_vector_logic_18_1_synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2019"/>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2019"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="BCD_modulo_3_util_vector_logic_14_4_synth_1" Type="Ft3:Synth" SrcSet="BCD_modulo_3_util_vector_logic_14_4" Part="xc7a35tcpg236-1" ConstrsSet="BCD_modulo_3_util_vector_logic_14_4" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" Dir="$PRUNDIR/BCD_modulo_3_util_vector_logic_14_4_synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2019"/>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2019"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="BCD_modulo_3_util_vector_logic_19_1_synth_1" Type="Ft3:Synth" SrcSet="BCD_modulo_3_util_vector_logic_19_1" Part="xc7a35tcpg236-1" ConstrsSet="BCD_modulo_3_util_vector_logic_19_1" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" Dir="$PRUNDIR/BCD_modulo_3_util_vector_logic_19_1_synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2019"/>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2019"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="BCD_modulo_3_util_vector_logic_20_1_synth_1" Type="Ft3:Synth" SrcSet="BCD_modulo_3_util_vector_logic_20_1" Part="xc7a35tcpg236-1" ConstrsSet="BCD_modulo_3_util_vector_logic_20_1" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" Dir="$PRUNDIR/BCD_modulo_3_util_vector_logic_20_1_synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2019"/>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2019"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="BCD_modulo_3_util_vector_logic_3_1_synth_1" Type="Ft3:Synth" SrcSet="BCD_modulo_3_util_vector_logic_3_1" Part="xc7a35tcpg236-1" ConstrsSet="BCD_modulo_3_util_vector_logic_3_1" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" Dir="$PRUNDIR/BCD_modulo_3_util_vector_logic_3_1_synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2019"/>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2019"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="BCD_modulo_3_util_vector_logic_23_0_synth_1" Type="Ft3:Synth" SrcSet="BCD_modulo_3_util_vector_logic_23_0" Part="xc7a35tcpg236-1" ConstrsSet="BCD_modulo_3_util_vector_logic_23_0" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" Dir="$PRUNDIR/BCD_modulo_3_util_vector_logic_23_0_synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2019"/>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2019"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="BCD_modulo_3_util_vector_logic_0_7_synth_1" Type="Ft3:Synth" SrcSet="BCD_modulo_3_util_vector_logic_0_7" Part="xc7a35tcpg236-1" ConstrsSet="BCD_modulo_3_util_vector_logic_0_7" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" Dir="$PRUNDIR/BCD_modulo_3_util_vector_logic_0_7_synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2019"/>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2019"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="BCD_modulo_3_util_vector_logic_0_8_synth_1" Type="Ft3:Synth" SrcSet="BCD_modulo_3_util_vector_logic_0_8" Part="xc7a35tcpg236-1" ConstrsSet="BCD_modulo_3_util_vector_logic_0_8" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" Dir="$PRUNDIR/BCD_modulo_3_util_vector_logic_0_8_synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2019"/>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2019"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="BCD_modulo_3_util_vector_logic_18_0_synth_1" Type="Ft3:Synth" SrcSet="BCD_modulo_3_util_vector_logic_18_0" Part="xc7a35tcpg236-1" ConstrsSet="BCD_modulo_3_util_vector_logic_18_0" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" Dir="$PRUNDIR/BCD_modulo_3_util_vector_logic_18_0_synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2019"/>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2019"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="BCD_modulo_3_util_vector_logic_17_0_synth_1" Type="Ft3:Synth" SrcSet="BCD_modulo_3_util_vector_logic_17_0" Part="xc7a35tcpg236-1" ConstrsSet="BCD_modulo_3_util_vector_logic_17_0" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" Dir="$PRUNDIR/BCD_modulo_3_util_vector_logic_17_0_synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2019"/>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2019"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="BCD_modulo_3_util_vector_logic_19_0_synth_1" Type="Ft3:Synth" SrcSet="BCD_modulo_3_util_vector_logic_19_0" Part="xc7a35tcpg236-1" ConstrsSet="BCD_modulo_3_util_vector_logic_19_0" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" Dir="$PRUNDIR/BCD_modulo_3_util_vector_logic_19_0_synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2019"/>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2019"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="BCD_modulo_3_util_vector_logic_20_0_synth_1" Type="Ft3:Synth" SrcSet="BCD_modulo_3_util_vector_logic_20_0" Part="xc7a35tcpg236-1" ConstrsSet="BCD_modulo_3_util_vector_logic_20_0" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" Dir="$PRUNDIR/BCD_modulo_3_util_vector_logic_20_0_synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2019"/>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2019"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="BCD_modulo_3_util_vector_logic_21_0_synth_1" Type="Ft3:Synth" SrcSet="BCD_modulo_3_util_vector_logic_21_0" Part="xc7a35tcpg236-1" ConstrsSet="BCD_modulo_3_util_vector_logic_21_0" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" Dir="$PRUNDIR/BCD_modulo_3_util_vector_logic_21_0_synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2019"/>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2019"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="BCD_modulo_3_util_vector_logic_22_2_synth_1" Type="Ft3:Synth" SrcSet="BCD_modulo_3_util_vector_logic_22_2" Part="xc7a35tcpg236-1" ConstrsSet="BCD_modulo_3_util_vector_logic_22_2" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" Dir="$PRUNDIR/BCD_modulo_3_util_vector_logic_22_2_synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2019"/>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2019"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="BCD_modulo_3_util_vector_logic_4_13_synth_1" Type="Ft3:Synth" SrcSet="BCD_modulo_3_util_vector_logic_4_13" Part="xc7a35tcpg236-1" ConstrsSet="BCD_modulo_3_util_vector_logic_4_13" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" Dir="$PRUNDIR/BCD_modulo_3_util_vector_logic_4_13_synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2019"/>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2019"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="BCD_modulo_3_util_vector_logic_4_14_synth_1" Type="Ft3:Synth" SrcSet="BCD_modulo_3_util_vector_logic_4_14" Part="xc7a35tcpg236-1" ConstrsSet="BCD_modulo_3_util_vector_logic_4_14" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" Dir="$PRUNDIR/BCD_modulo_3_util_vector_logic_4_14_synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2019"/>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2019"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="BCD_modulo_3_util_vector_logic_4_9_synth_1" Type="Ft3:Synth" SrcSet="BCD_modulo_3_util_vector_logic_4_9" Part="xc7a35tcpg236-1" ConstrsSet="BCD_modulo_3_util_vector_logic_4_9" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" Dir="$PRUNDIR/BCD_modulo_3_util_vector_logic_4_9_synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2019"/>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2019"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="BCD_modulo_3_util_vector_logic_4_11_synth_1" Type="Ft3:Synth" SrcSet="BCD_modulo_3_util_vector_logic_4_11" Part="xc7a35tcpg236-1" ConstrsSet="BCD_modulo_3_util_vector_logic_4_11" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" Dir="$PRUNDIR/BCD_modulo_3_util_vector_logic_4_11_synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2019"/>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2019"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="BCD_modulo_3_util_vector_logic_4_8_synth_1" Type="Ft3:Synth" SrcSet="BCD_modulo_3_util_vector_logic_4_8" Part="xc7a35tcpg236-1" ConstrsSet="BCD_modulo_3_util_vector_logic_4_8" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" Dir="$PRUNDIR/BCD_modulo_3_util_vector_logic_4_8_synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2019"/>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2019"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="BCD_modulo_3_util_vector_logic_0_10_synth_1" Type="Ft3:Synth" SrcSet="BCD_modulo_3_util_vector_logic_0_10" Part="xc7a35tcpg236-1" ConstrsSet="BCD_modulo_3_util_vector_logic_0_10" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" Dir="$PRUNDIR/BCD_modulo_3_util_vector_logic_0_10_synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2019"/>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2019"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="BCD_modulo_3_util_vector_logic_4_10_synth_1" Type="Ft3:Synth" SrcSet="BCD_modulo_3_util_vector_logic_4_10" Part="xc7a35tcpg236-1" ConstrsSet="BCD_modulo_3_util_vector_logic_4_10" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" Dir="$PRUNDIR/BCD_modulo_3_util_vector_logic_4_10_synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2019"/>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2019"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="BCD_modulo_3_util_vector_logic_4_12_synth_1" Type="Ft3:Synth" SrcSet="BCD_modulo_3_util_vector_logic_4_12" Part="xc7a35tcpg236-1" ConstrsSet="BCD_modulo_3_util_vector_logic_4_12" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" Dir="$PRUNDIR/BCD_modulo_3_util_vector_logic_4_12_synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2019"/>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2019"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="BCD_modulo_3_util_vector_logic_0_9_synth_1" Type="Ft3:Synth" SrcSet="BCD_modulo_3_util_vector_logic_0_9" Part="xc7a35tcpg236-1" ConstrsSet="BCD_modulo_3_util_vector_logic_0_9" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" Dir="$PRUNDIR/BCD_modulo_3_util_vector_logic_0_9_synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2019"/>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2019"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="BCD_modulo_3_util_vector_logic_0_3_synth_1" Type="Ft3:Synth" SrcSet="BCD_modulo_3_util_vector_logic_0_3" Part="xc7a35tcpg236-1" ConstrsSet="BCD_modulo_3_util_vector_logic_0_3" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" Dir="$PRUNDIR/BCD_modulo_3_util_vector_logic_0_3_synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2019"/>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2019"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="BCD_modulo_3_util_vector_logic_0_4_synth_1" Type="Ft3:Synth" SrcSet="BCD_modulo_3_util_vector_logic_0_4" Part="xc7a35tcpg236-1" ConstrsSet="BCD_modulo_3_util_vector_logic_0_4" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" Dir="$PRUNDIR/BCD_modulo_3_util_vector_logic_0_4_synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2019"/>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2019"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="BCD_modulo_3_util_vector_logic_0_5_synth_1" Type="Ft3:Synth" SrcSet="BCD_modulo_3_util_vector_logic_0_5" Part="xc7a35tcpg236-1" ConstrsSet="BCD_modulo_3_util_vector_logic_0_5" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" Dir="$PRUNDIR/BCD_modulo_3_util_vector_logic_0_5_synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2019"/>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2019"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="BCD_modulo_3_util_vector_logic_4_1_synth_1" Type="Ft3:Synth" SrcSet="BCD_modulo_3_util_vector_logic_4_1" Part="xc7a35tcpg236-1" ConstrsSet="BCD_modulo_3_util_vector_logic_4_1" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" Dir="$PRUNDIR/BCD_modulo_3_util_vector_logic_4_1_synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2019"/>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2019"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="BCD_modulo_3_util_vector_logic_0_2_synth_1" Type="Ft3:Synth" SrcSet="BCD_modulo_3_util_vector_logic_0_2" Part="xc7a35tcpg236-1" ConstrsSet="BCD_modulo_3_util_vector_logic_0_2" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" Dir="$PRUNDIR/BCD_modulo_3_util_vector_logic_0_2_synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2019"/>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2019"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="BCD_modulo_3_util_vector_logic_25_0_synth_1" Type="Ft3:Synth" SrcSet="BCD_modulo_3_util_vector_logic_25_0" Part="xc7a35tcpg236-1" ConstrsSet="BCD_modulo_3_util_vector_logic_25_0" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" Dir="$PRUNDIR/BCD_modulo_3_util_vector_logic_25_0_synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2019"/>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2019"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="BCD_modulo_3_util_vector_logic_0_14_synth_1" Type="Ft3:Synth" SrcSet="BCD_modulo_3_util_vector_logic_0_14" Part="xc7a35tcpg236-1" ConstrsSet="BCD_modulo_3_util_vector_logic_0_14" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" Dir="$PRUNDIR/BCD_modulo_3_util_vector_logic_0_14_synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2019"/>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2019"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="BCD_modulo_3_util_vector_logic_9_3_synth_1" Type="Ft3:Synth" SrcSet="BCD_modulo_3_util_vector_logic_9_3" Part="xc7a35tcpg236-1" ConstrsSet="BCD_modulo_3_util_vector_logic_9_3" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" Dir="$PRUNDIR/BCD_modulo_3_util_vector_logic_9_3_synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2019"/>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2019"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="BCD_modulo_3_util_vector_logic_14_6_synth_1" Type="Ft3:Synth" SrcSet="BCD_modulo_3_util_vector_logic_14_6" Part="xc7a35tcpg236-1" ConstrsSet="BCD_modulo_3_util_vector_logic_14_6" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" Dir="$PRUNDIR/BCD_modulo_3_util_vector_logic_14_6_synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2019"/>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2019"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="BCD_modulo_3_util_vector_logic_12_4_synth_1" Type="Ft3:Synth" SrcSet="BCD_modulo_3_util_vector_logic_12_4" Part="xc7a35tcpg236-1" ConstrsSet="BCD_modulo_3_util_vector_logic_12_4" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" Dir="$PRUNDIR/BCD_modulo_3_util_vector_logic_12_4_synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2019"/>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2019"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="BCD_modulo_3_util_vector_logic_18_3_synth_1" Type="Ft3:Synth" SrcSet="BCD_modulo_3_util_vector_logic_18_3" Part="xc7a35tcpg236-1" ConstrsSet="BCD_modulo_3_util_vector_logic_18_3" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" Dir="$PRUNDIR/BCD_modulo_3_util_vector_logic_18_3_synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2019"/>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2019"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="BCD_modulo_3_util_vector_logic_23_3_synth_1" Type="Ft3:Synth" SrcSet="BCD_modulo_3_util_vector_logic_23_3" Part="xc7a35tcpg236-1" ConstrsSet="BCD_modulo_3_util_vector_logic_23_3" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" Dir="$PRUNDIR/BCD_modulo_3_util_vector_logic_23_3_synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2019"/>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2019"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="BCD_modulo_3_util_vector_logic_24_0_synth_1" Type="Ft3:Synth" SrcSet="BCD_modulo_3_util_vector_logic_24_0" Part="xc7a35tcpg236-1" ConstrsSet="BCD_modulo_3_util_vector_logic_24_0" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" Dir="$PRUNDIR/BCD_modulo_3_util_vector_logic_24_0_synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2019"/>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2019"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="BCD_modulo_3_util_vector_logic_10_5_synth_1" Type="Ft3:Synth" SrcSet="BCD_modulo_3_util_vector_logic_10_5" Part="xc7a35tcpg236-1" ConstrsSet="BCD_modulo_3_util_vector_logic_10_5" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" Dir="$PRUNDIR/BCD_modulo_3_util_vector_logic_10_5_synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2019"/>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2019"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="BCD_modulo_3_util_vector_logic_17_5_synth_1" Type="Ft3:Synth" SrcSet="BCD_modulo_3_util_vector_logic_17_5" Part="xc7a35tcpg236-1" ConstrsSet="BCD_modulo_3_util_vector_logic_17_5" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" Dir="$PRUNDIR/BCD_modulo_3_util_vector_logic_17_5_synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2019"/>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2019"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="BCD_modulo_3_util_vector_logic_11_3_synth_1" Type="Ft3:Synth" SrcSet="BCD_modulo_3_util_vector_logic_11_3" Part="xc7a35tcpg236-1" ConstrsSet="BCD_modulo_3_util_vector_logic_11_3" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" Dir="$PRUNDIR/BCD_modulo_3_util_vector_logic_11_3_synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2019"/>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2019"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="BCD_modulo_3_util_vector_logic_13_12_synth_1" Type="Ft3:Synth" SrcSet="BCD_modulo_3_util_vector_logic_13_12" Part="xc7a35tcpg236-1" ConstrsSet="BCD_modulo_3_util_vector_logic_13_12" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" Dir="$PRUNDIR/BCD_modulo_3_util_vector_logic_13_12_synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2019"/>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2019"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="BCD_modulo_3_util_vector_logic_15_7_synth_1" Type="Ft3:Synth" SrcSet="BCD_modulo_3_util_vector_logic_15_7" Part="xc7a35tcpg236-1" ConstrsSet="BCD_modulo_3_util_vector_logic_15_7" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" Dir="$PRUNDIR/BCD_modulo_3_util_vector_logic_15_7_synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2019"/>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2019"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="BCD_modulo_3_util_vector_logic_16_5_synth_1" Type="Ft3:Synth" SrcSet="BCD_modulo_3_util_vector_logic_16_5" Part="xc7a35tcpg236-1" ConstrsSet="BCD_modulo_3_util_vector_logic_16_5" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" Dir="$PRUNDIR/BCD_modulo_3_util_vector_logic_16_5_synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2019"/>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2019"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="BCD_modulo_3_util_vector_logic_19_3_synth_1" Type="Ft3:Synth" SrcSet="BCD_modulo_3_util_vector_logic_19_3" Part="xc7a35tcpg236-1" ConstrsSet="BCD_modulo_3_util_vector_logic_19_3" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" Dir="$PRUNDIR/BCD_modulo_3_util_vector_logic_19_3_synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2019"/>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2019"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="BCD_modulo_3_util_vector_logic_21_3_synth_1" Type="Ft3:Synth" SrcSet="BCD_modulo_3_util_vector_logic_21_3" Part="xc7a35tcpg236-1" ConstrsSet="BCD_modulo_3_util_vector_logic_21_3" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" Dir="$PRUNDIR/BCD_modulo_3_util_vector_logic_21_3_synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2019"/>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2019"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="BCD_modulo_3_util_vector_logic_22_5_synth_1" Type="Ft3:Synth" SrcSet="BCD_modulo_3_util_vector_logic_22_5" Part="xc7a35tcpg236-1" ConstrsSet="BCD_modulo_3_util_vector_logic_22_5" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" Dir="$PRUNDIR/BCD_modulo_3_util_vector_logic_22_5_synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2019"/>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2019"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="BCD_modulo_3_util_vector_logic_20_3_synth_1" Type="Ft3:Synth" SrcSet="BCD_modulo_3_util_vector_logic_20_3" Part="xc7a35tcpg236-1" ConstrsSet="BCD_modulo_3_util_vector_logic_20_3" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" Dir="$PRUNDIR/BCD_modulo_3_util_vector_logic_20_3_synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2019"/>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2019"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="BCD_modulo_3_util_vector_logic_13_8_synth_1" Type="Ft3:Synth" SrcSet="BCD_modulo_3_util_vector_logic_13_8" Part="xc7a35tcpg236-1" ConstrsSet="BCD_modulo_3_util_vector_logic_13_8" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" Dir="$PRUNDIR/BCD_modulo_3_util_vector_logic_13_8_synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2019"/>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2019"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="BCD_modulo_3_util_vector_logic_7_1_synth_1" Type="Ft3:Synth" SrcSet="BCD_modulo_3_util_vector_logic_7_1" Part="xc7a35tcpg236-1" ConstrsSet="BCD_modulo_3_util_vector_logic_7_1" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" Dir="$PRUNDIR/BCD_modulo_3_util_vector_logic_7_1_synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2019"/>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2019"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="BCD_modulo_3_util_vector_logic_15_3_synth_1" Type="Ft3:Synth" SrcSet="BCD_modulo_3_util_vector_logic_15_3" Part="xc7a35tcpg236-1" ConstrsSet="BCD_modulo_3_util_vector_logic_15_3" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" Dir="$PRUNDIR/BCD_modulo_3_util_vector_logic_15_3_synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2019"/>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2019"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="BCD_modulo_3_util_vector_logic_16_1_synth_1" Type="Ft3:Synth" SrcSet="BCD_modulo_3_util_vector_logic_16_1" Part="xc7a35tcpg236-1" ConstrsSet="BCD_modulo_3_util_vector_logic_16_1" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" Dir="$PRUNDIR/BCD_modulo_3_util_vector_logic_16_1_synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2019"/>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2019"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="BCD_modulo_3_util_vector_logic_5_1_synth_1" Type="Ft3:Synth" SrcSet="BCD_modulo_3_util_vector_logic_5_1" Part="xc7a35tcpg236-1" ConstrsSet="BCD_modulo_3_util_vector_logic_5_1" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" Dir="$PRUNDIR/BCD_modulo_3_util_vector_logic_5_1_synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2019"/>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2019"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="BCD_modulo_3_util_vector_logic_4_16_synth_1" Type="Ft3:Synth" SrcSet="BCD_modulo_3_util_vector_logic_4_16" Part="xc7a35tcpg236-1" ConstrsSet="BCD_modulo_3_util_vector_logic_4_16" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" Dir="$PRUNDIR/BCD_modulo_3_util_vector_logic_4_16_synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2019"/>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2019"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="BCD_modulo_3_util_vector_logic_4_17_synth_1" Type="Ft3:Synth" SrcSet="BCD_modulo_3_util_vector_logic_4_17" Part="xc7a35tcpg236-1" ConstrsSet="BCD_modulo_3_util_vector_logic_4_17" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" Dir="$PRUNDIR/BCD_modulo_3_util_vector_logic_4_17_synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2019"/>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2019"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="BCD_modulo_3_util_vector_logic_4_15_synth_1" Type="Ft3:Synth" SrcSet="BCD_modulo_3_util_vector_logic_4_15" Part="xc7a35tcpg236-1" ConstrsSet="BCD_modulo_3_util_vector_logic_4_15" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" Dir="$PRUNDIR/BCD_modulo_3_util_vector_logic_4_15_synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2019"/>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2019"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="BCD_modulo_3_util_vector_logic_13_7_synth_1" Type="Ft3:Synth" SrcSet="BCD_modulo_3_util_vector_logic_13_7" Part="xc7a35tcpg236-1" ConstrsSet="BCD_modulo_3_util_vector_logic_13_7" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" Dir="$PRUNDIR/BCD_modulo_3_util_vector_logic_13_7_synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2019"/>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2019"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="BCD_modulo_3_util_vector_logic_17_2_synth_1" Type="Ft3:Synth" SrcSet="BCD_modulo_3_util_vector_logic_17_2" Part="xc7a35tcpg236-1" ConstrsSet="BCD_modulo_3_util_vector_logic_17_2" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" Dir="$PRUNDIR/BCD_modulo_3_util_vector_logic_17_2_synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2019"/>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2019"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="BCD_modulo_3_util_vector_logic_13_9_synth_1" Type="Ft3:Synth" SrcSet="BCD_modulo_3_util_vector_logic_13_9" Part="xc7a35tcpg236-1" ConstrsSet="BCD_modulo_3_util_vector_logic_13_9" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" Dir="$PRUNDIR/BCD_modulo_3_util_vector_logic_13_9_synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2019"/>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2019"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="BCD_modulo_3_util_vector_logic_15_4_synth_1" Type="Ft3:Synth" SrcSet="BCD_modulo_3_util_vector_logic_15_4" Part="xc7a35tcpg236-1" ConstrsSet="BCD_modulo_3_util_vector_logic_15_4" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" Dir="$PRUNDIR/BCD_modulo_3_util_vector_logic_15_4_synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2019"/>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2019"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="BCD_modulo_3_util_vector_logic_16_2_synth_1" Type="Ft3:Synth" SrcSet="BCD_modulo_3_util_vector_logic_16_2" Part="xc7a35tcpg236-1" ConstrsSet="BCD_modulo_3_util_vector_logic_16_2" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" Dir="$PRUNDIR/BCD_modulo_3_util_vector_logic_16_2_synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2019"/>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2019"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="BCD_modulo_3_util_vector_logic_14_3_synth_1" Type="Ft3:Synth" SrcSet="BCD_modulo_3_util_vector_logic_14_3" Part="xc7a35tcpg236-1" ConstrsSet="BCD_modulo_3_util_vector_logic_14_3" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" Dir="$PRUNDIR/BCD_modulo_3_util_vector_logic_14_3_synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2019"/>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2019"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="BCD_modulo_3_util_vector_logic_0_11_synth_1" Type="Ft3:Synth" SrcSet="BCD_modulo_3_util_vector_logic_0_11" Part="xc7a35tcpg236-1" ConstrsSet="BCD_modulo_3_util_vector_logic_0_11" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" Dir="$PRUNDIR/BCD_modulo_3_util_vector_logic_0_11_synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2019"/>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2019"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="BCD_modulo_3_util_vector_logic_17_1_synth_1" Type="Ft3:Synth" SrcSet="BCD_modulo_3_util_vector_logic_17_1" Part="xc7a35tcpg236-1" ConstrsSet="BCD_modulo_3_util_vector_logic_17_1" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" Dir="$PRUNDIR/BCD_modulo_3_util_vector_logic_17_1_synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2019"/>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2019"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="BCD_modulo_3_util_vector_logic_1_1_synth_1" Type="Ft3:Synth" SrcSet="BCD_modulo_3_util_vector_logic_1_1" Part="xc7a35tcpg236-1" ConstrsSet="BCD_modulo_3_util_vector_logic_1_1" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" Dir="$PRUNDIR/BCD_modulo_3_util_vector_logic_1_1_synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2019"/>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2019"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="BCD_modulo_3_util_vector_logic_2_1_synth_1" Type="Ft3:Synth" SrcSet="BCD_modulo_3_util_vector_logic_2_1" Part="xc7a35tcpg236-1" ConstrsSet="BCD_modulo_3_util_vector_logic_2_1" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" Dir="$PRUNDIR/BCD_modulo_3_util_vector_logic_2_1_synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2019"/>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2019"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="BCD_modulo_3_util_vector_logic_6_2_synth_1" Type="Ft3:Synth" SrcSet="BCD_modulo_3_util_vector_logic_6_2" Part="xc7a35tcpg236-1" ConstrsSet="BCD_modulo_3_util_vector_logic_6_2" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" Dir="$PRUNDIR/BCD_modulo_3_util_vector_logic_6_2_synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2019"/>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2019"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="BCD_modulo_3_util_vector_logic_8_2_synth_1" Type="Ft3:Synth" SrcSet="BCD_modulo_3_util_vector_logic_8_2" Part="xc7a35tcpg236-1" ConstrsSet="BCD_modulo_3_util_vector_logic_8_2" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" Dir="$PRUNDIR/BCD_modulo_3_util_vector_logic_8_2_synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2019"/>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2019"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="BCD_modulo_3_util_vector_logic_10_4_synth_1" Type="Ft3:Synth" SrcSet="BCD_modulo_3_util_vector_logic_10_4" Part="xc7a35tcpg236-1" ConstrsSet="BCD_modulo_3_util_vector_logic_10_4" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" Dir="$PRUNDIR/BCD_modulo_3_util_vector_logic_10_4_synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2019"/>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2019"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="BCD_modulo_3_util_vector_logic_4_19_synth_1" Type="Ft3:Synth" SrcSet="BCD_modulo_3_util_vector_logic_4_19" Part="xc7a35tcpg236-1" ConstrsSet="BCD_modulo_3_util_vector_logic_4_19" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" Dir="$PRUNDIR/BCD_modulo_3_util_vector_logic_4_19_synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2019"/>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2019"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="BCD_modulo_3_util_vector_logic_22_3_synth_1" Type="Ft3:Synth" SrcSet="BCD_modulo_3_util_vector_logic_22_3" Part="xc7a35tcpg236-1" ConstrsSet="BCD_modulo_3_util_vector_logic_22_3" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" Dir="$PRUNDIR/BCD_modulo_3_util_vector_logic_22_3_synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2019"/>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2019"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="BCD_modulo_3_util_vector_logic_5_3_synth_1" Type="Ft3:Synth" SrcSet="BCD_modulo_3_util_vector_logic_5_3" Part="xc7a35tcpg236-1" ConstrsSet="BCD_modulo_3_util_vector_logic_5_3" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" Dir="$PRUNDIR/BCD_modulo_3_util_vector_logic_5_3_synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2019"/>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2019"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="BCD_modulo_3_util_vector_logic_7_3_synth_1" Type="Ft3:Synth" SrcSet="BCD_modulo_3_util_vector_logic_7_3" Part="xc7a35tcpg236-1" ConstrsSet="BCD_modulo_3_util_vector_logic_7_3" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" Dir="$PRUNDIR/BCD_modulo_3_util_vector_logic_7_3_synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2019"/>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2019"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="BCD_modulo_3_util_vector_logic_2_2_synth_1" Type="Ft3:Synth" SrcSet="BCD_modulo_3_util_vector_logic_2_2" Part="xc7a35tcpg236-1" ConstrsSet="BCD_modulo_3_util_vector_logic_2_2" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" Dir="$PRUNDIR/BCD_modulo_3_util_vector_logic_2_2_synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2019"/>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2019"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="BCD_modulo_3_util_vector_logic_3_2_synth_1" Type="Ft3:Synth" SrcSet="BCD_modulo_3_util_vector_logic_3_2" Part="xc7a35tcpg236-1" ConstrsSet="BCD_modulo_3_util_vector_logic_3_2" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" Dir="$PRUNDIR/BCD_modulo_3_util_vector_logic_3_2_synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2019"/>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2019"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="BCD_modulo_3_util_vector_logic_1_2_synth_1" Type="Ft3:Synth" SrcSet="BCD_modulo_3_util_vector_logic_1_2" Part="xc7a35tcpg236-1" ConstrsSet="BCD_modulo_3_util_vector_logic_1_2" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" Dir="$PRUNDIR/BCD_modulo_3_util_vector_logic_1_2_synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2019"/>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2019"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="BCD_modulo_3_util_vector_logic_11_2_synth_1" Type="Ft3:Synth" SrcSet="BCD_modulo_3_util_vector_logic_11_2" Part="xc7a35tcpg236-1" ConstrsSet="BCD_modulo_3_util_vector_logic_11_2" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" Dir="$PRUNDIR/BCD_modulo_3_util_vector_logic_11_2_synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2019"/>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2019"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="BCD_modulo_3_util_vector_logic_12_3_synth_1" Type="Ft3:Synth" SrcSet="BCD_modulo_3_util_vector_logic_12_3" Part="xc7a35tcpg236-1" ConstrsSet="BCD_modulo_3_util_vector_logic_12_3" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" Dir="$PRUNDIR/BCD_modulo_3_util_vector_logic_12_3_synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2019"/>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2019"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="BCD_modulo_3_util_vector_logic_9_2_synth_1" Type="Ft3:Synth" SrcSet="BCD_modulo_3_util_vector_logic_9_2" Part="xc7a35tcpg236-1" ConstrsSet="BCD_modulo_3_util_vector_logic_9_2" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" Dir="$PRUNDIR/BCD_modulo_3_util_vector_logic_9_2_synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2019"/>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2019"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="BCD_modulo_3_util_vector_logic_13_11_synth_1" Type="Ft3:Synth" SrcSet="BCD_modulo_3_util_vector_logic_13_11" Part="xc7a35tcpg236-1" ConstrsSet="BCD_modulo_3_util_vector_logic_13_11" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" Dir="$PRUNDIR/BCD_modulo_3_util_vector_logic_13_11_synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2019"/>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2019"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="BCD_modulo_3_util_vector_logic_14_5_synth_1" Type="Ft3:Synth" SrcSet="BCD_modulo_3_util_vector_logic_14_5" Part="xc7a35tcpg236-1" ConstrsSet="BCD_modulo_3_util_vector_logic_14_5" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" Dir="$PRUNDIR/BCD_modulo_3_util_vector_logic_14_5_synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2019"/>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2019"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="BCD_modulo_3_util_vector_logic_0_12_synth_1" Type="Ft3:Synth" SrcSet="BCD_modulo_3_util_vector_logic_0_12" Part="xc7a35tcpg236-1" ConstrsSet="BCD_modulo_3_util_vector_logic_0_12" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" Dir="$PRUNDIR/BCD_modulo_3_util_vector_logic_0_12_synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2019"/>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2019"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="BCD_modulo_3_util_vector_logic_21_1_synth_1" Type="Ft3:Synth" SrcSet="BCD_modulo_3_util_vector_logic_21_1" Part="xc7a35tcpg236-1" ConstrsSet="BCD_modulo_3_util_vector_logic_21_1" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" Dir="$PRUNDIR/BCD_modulo_3_util_vector_logic_21_1_synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2019"/>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2019"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="BCD_modulo_3_util_vector_logic_23_1_synth_1" Type="Ft3:Synth" SrcSet="BCD_modulo_3_util_vector_logic_23_1" Part="xc7a35tcpg236-1" ConstrsSet="BCD_modulo_3_util_vector_logic_23_1" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" Dir="$PRUNDIR/BCD_modulo_3_util_vector_logic_23_1_synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2019"/>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2019"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="BCD_modulo_3_util_vector_logic_3_0_synth_1" Type="Ft3:Synth" SrcSet="BCD_modulo_3_util_vector_logic_3_0" Part="xc7a35tcpg236-1" ConstrsSet="BCD_modulo_3_util_vector_logic_3_0" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" Dir="$PRUNDIR/BCD_modulo_3_util_vector_logic_3_0_synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2019"/>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2019"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="BCD_modulo_3_util_vector_logic_7_0_synth_1" Type="Ft3:Synth" SrcSet="BCD_modulo_3_util_vector_logic_7_0" Part="xc7a35tcpg236-1" ConstrsSet="BCD_modulo_3_util_vector_logic_7_0" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" Dir="$PRUNDIR/BCD_modulo_3_util_vector_logic_7_0_synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2019"/>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2019"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="BCD_modulo_3_util_vector_logic_6_0_synth_1" Type="Ft3:Synth" SrcSet="BCD_modulo_3_util_vector_logic_6_0" Part="xc7a35tcpg236-1" ConstrsSet="BCD_modulo_3_util_vector_logic_6_0" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" Dir="$PRUNDIR/BCD_modulo_3_util_vector_logic_6_0_synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2019"/>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2019"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="BCD_modulo_3_util_vector_logic_1_0_synth_1" Type="Ft3:Synth" SrcSet="BCD_modulo_3_util_vector_logic_1_0" Part="xc7a35tcpg236-1" ConstrsSet="BCD_modulo_3_util_vector_logic_1_0" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" Dir="$PRUNDIR/BCD_modulo_3_util_vector_logic_1_0_synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2019"/>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2019"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="BCD_modulo_3_util_vector_logic_22_1_synth_1" Type="Ft3:Synth" SrcSet="BCD_modulo_3_util_vector_logic_22_1" Part="xc7a35tcpg236-1" ConstrsSet="BCD_modulo_3_util_vector_logic_22_1" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" Dir="$PRUNDIR/BCD_modulo_3_util_vector_logic_22_1_synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2019"/>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2019"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="BCD_modulo_3_util_vector_logic_2_0_synth_1" Type="Ft3:Synth" SrcSet="BCD_modulo_3_util_vector_logic_2_0" Part="xc7a35tcpg236-1" ConstrsSet="BCD_modulo_3_util_vector_logic_2_0" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" Dir="$PRUNDIR/BCD_modulo_3_util_vector_logic_2_0_synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2019"/>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2019"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="BCD_modulo_3_util_vector_logic_4_7_synth_1" Type="Ft3:Synth" SrcSet="BCD_modulo_3_util_vector_logic_4_7" Part="xc7a35tcpg236-1" ConstrsSet="BCD_modulo_3_util_vector_logic_4_7" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" Dir="$PRUNDIR/BCD_modulo_3_util_vector_logic_4_7_synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2019"/>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2019"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="BCD_modulo_3_util_vector_logic_5_0_synth_1" Type="Ft3:Synth" SrcSet="BCD_modulo_3_util_vector_logic_5_0" Part="xc7a35tcpg236-1" ConstrsSet="BCD_modulo_3_util_vector_logic_5_0" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" Dir="$PRUNDIR/BCD_modulo_3_util_vector_logic_5_0_synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2019"/>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2019"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="BCD_modulo_3_util_vector_logic_0_6_synth_1" Type="Ft3:Synth" SrcSet="BCD_modulo_3_util_vector_logic_0_6" Part="xc7a35tcpg236-1" ConstrsSet="BCD_modulo_3_util_vector_logic_0_6" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" Dir="$PRUNDIR/BCD_modulo_3_util_vector_logic_0_6_synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2019"/>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2019"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="BCD_modulo_3_util_vector_logic_8_0_synth_1" Type="Ft3:Synth" SrcSet="BCD_modulo_3_util_vector_logic_8_0" Part="xc7a35tcpg236-1" ConstrsSet="BCD_modulo_3_util_vector_logic_8_0" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" Dir="$PRUNDIR/BCD_modulo_3_util_vector_logic_8_0_synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2019"/>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2019"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="BCD_modulo_3_util_vector_logic_14_2_synth_1" Type="Ft3:Synth" SrcSet="BCD_modulo_3_util_vector_logic_14_2" Part="xc7a35tcpg236-1" ConstrsSet="BCD_modulo_3_util_vector_logic_14_2" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" Dir="$PRUNDIR/BCD_modulo_3_util_vector_logic_14_2_synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2019"/>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2019"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="BCD_modulo_3_util_vector_logic_15_2_synth_1" Type="Ft3:Synth" SrcSet="BCD_modulo_3_util_vector_logic_15_2" Part="xc7a35tcpg236-1" ConstrsSet="BCD_modulo_3_util_vector_logic_15_2" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" Dir="$PRUNDIR/BCD_modulo_3_util_vector_logic_15_2_synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2019"/>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2019"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="BCD_modulo_3_util_vector_logic_16_0_synth_1" Type="Ft3:Synth" SrcSet="BCD_modulo_3_util_vector_logic_16_0" Part="xc7a35tcpg236-1" ConstrsSet="BCD_modulo_3_util_vector_logic_16_0" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" Dir="$PRUNDIR/BCD_modulo_3_util_vector_logic_16_0_synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2019"/>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2019"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="BCD_modulo_3_util_vector_logic_10_2_synth_1" Type="Ft3:Synth" SrcSet="BCD_modulo_3_util_vector_logic_10_2" Part="xc7a35tcpg236-1" ConstrsSet="BCD_modulo_3_util_vector_logic_10_2" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" Dir="$PRUNDIR/BCD_modulo_3_util_vector_logic_10_2_synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2019"/>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2019"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="BCD_modulo_3_util_vector_logic_12_1_synth_1" Type="Ft3:Synth" SrcSet="BCD_modulo_3_util_vector_logic_12_1" Part="xc7a35tcpg236-1" ConstrsSet="BCD_modulo_3_util_vector_logic_12_1" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" Dir="$PRUNDIR/BCD_modulo_3_util_vector_logic_12_1_synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2019"/>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2019"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="BCD_modulo_3_util_vector_logic_13_5_synth_1" Type="Ft3:Synth" SrcSet="BCD_modulo_3_util_vector_logic_13_5" Part="xc7a35tcpg236-1" ConstrsSet="BCD_modulo_3_util_vector_logic_13_5" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" Dir="$PRUNDIR/BCD_modulo_3_util_vector_logic_13_5_synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2019"/>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2019"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="BCD_modulo_3_util_vector_logic_9_0_synth_1" Type="Ft3:Synth" SrcSet="BCD_modulo_3_util_vector_logic_9_0" Part="xc7a35tcpg236-1" ConstrsSet="BCD_modulo_3_util_vector_logic_9_0" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" Dir="$PRUNDIR/BCD_modulo_3_util_vector_logic_9_0_synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2019"/>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2019"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="BCD_modulo_3_util_vector_logic_11_0_synth_1" Type="Ft3:Synth" SrcSet="BCD_modulo_3_util_vector_logic_11_0" Part="xc7a35tcpg236-1" ConstrsSet="BCD_modulo_3_util_vector_logic_11_0" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" Dir="$PRUNDIR/BCD_modulo_3_util_vector_logic_11_0_synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2019"/>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2019"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="BCD_modulo_3_util_vector_logic_10_1_synth_1" Type="Ft3:Synth" SrcSet="BCD_modulo_3_util_vector_logic_10_1" Part="xc7a35tcpg236-1" ConstrsSet="BCD_modulo_3_util_vector_logic_10_1" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" Dir="$PRUNDIR/BCD_modulo_3_util_vector_logic_10_1_synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2019"/>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2019"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="BCD_modulo_3_util_vector_logic_4_2_synth_1" Type="Ft3:Synth" SrcSet="BCD_modulo_3_util_vector_logic_4_2" Part="xc7a35tcpg236-1" ConstrsSet="BCD_modulo_3_util_vector_logic_4_2" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" Dir="$PRUNDIR/BCD_modulo_3_util_vector_logic_4_2_synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2019"/>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2019"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="BCD_modulo_3_util_vector_logic_4_4_synth_1" Type="Ft3:Synth" SrcSet="BCD_modulo_3_util_vector_logic_4_4" Part="xc7a35tcpg236-1" ConstrsSet="BCD_modulo_3_util_vector_logic_4_4" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" Dir="$PRUNDIR/BCD_modulo_3_util_vector_logic_4_4_synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2019"/>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2019"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="BCD_modulo_3_util_vector_logic_4_3_synth_1" Type="Ft3:Synth" SrcSet="BCD_modulo_3_util_vector_logic_4_3" Part="xc7a35tcpg236-1" ConstrsSet="BCD_modulo_3_util_vector_logic_4_3" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" Dir="$PRUNDIR/BCD_modulo_3_util_vector_logic_4_3_synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2019"/>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2019"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="BCD_modulo_3_util_vector_logic_4_5_synth_1" Type="Ft3:Synth" SrcSet="BCD_modulo_3_util_vector_logic_4_5" Part="xc7a35tcpg236-1" ConstrsSet="BCD_modulo_3_util_vector_logic_4_5" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" Dir="$PRUNDIR/BCD_modulo_3_util_vector_logic_4_5_synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2019"/>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2019"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="BCD_modulo_3_util_vector_logic_4_6_synth_1" Type="Ft3:Synth" SrcSet="BCD_modulo_3_util_vector_logic_4_6" Part="xc7a35tcpg236-1" ConstrsSet="BCD_modulo_3_util_vector_logic_4_6" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" Dir="$PRUNDIR/BCD_modulo_3_util_vector_logic_4_6_synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2019"/>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2019"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="BCD_modulo_3_util_vector_logic_10_0_synth_1" Type="Ft3:Synth" SrcSet="BCD_modulo_3_util_vector_logic_10_0" Part="xc7a35tcpg236-1" ConstrsSet="BCD_modulo_3_util_vector_logic_10_0" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" Dir="$PRUNDIR/BCD_modulo_3_util_vector_logic_10_0_synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2019"/>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2019"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="BCD_modulo_3_util_vector_logic_12_0_synth_1" Type="Ft3:Synth" SrcSet="BCD_modulo_3_util_vector_logic_12_0" Part="xc7a35tcpg236-1" ConstrsSet="BCD_modulo_3_util_vector_logic_12_0" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" Dir="$PRUNDIR/BCD_modulo_3_util_vector_logic_12_0_synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2019"/>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2019"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="BCD_modulo_3_util_vector_logic_13_0_synth_1" Type="Ft3:Synth" SrcSet="BCD_modulo_3_util_vector_logic_13_0" Part="xc7a35tcpg236-1" ConstrsSet="BCD_modulo_3_util_vector_logic_13_0" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" Dir="$PRUNDIR/BCD_modulo_3_util_vector_logic_13_0_synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2019"/>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2019"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="BCD_modulo_3_util_vector_logic_14_0_synth_1" Type="Ft3:Synth" SrcSet="BCD_modulo_3_util_vector_logic_14_0" Part="xc7a35tcpg236-1" ConstrsSet="BCD_modulo_3_util_vector_logic_14_0" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" Dir="$PRUNDIR/BCD_modulo_3_util_vector_logic_14_0_synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2019"/>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2019"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="BCD_modulo_3_util_vector_logic_13_1_synth_1" Type="Ft3:Synth" SrcSet="BCD_modulo_3_util_vector_logic_13_1" Part="xc7a35tcpg236-1" ConstrsSet="BCD_modulo_3_util_vector_logic_13_1" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" Dir="$PRUNDIR/BCD_modulo_3_util_vector_logic_13_1_synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2019"/>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2019"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="BCD_modulo_3_util_vector_logic_14_1_synth_1" Type="Ft3:Synth" SrcSet="BCD_modulo_3_util_vector_logic_14_1" Part="xc7a35tcpg236-1" ConstrsSet="BCD_modulo_3_util_vector_logic_14_1" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" Dir="$PRUNDIR/BCD_modulo_3_util_vector_logic_14_1_synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2019"/>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2019"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="BCD_modulo_3_util_vector_logic_22_0_synth_1" Type="Ft3:Synth" SrcSet="BCD_modulo_3_util_vector_logic_22_0" Part="xc7a35tcpg236-1" ConstrsSet="BCD_modulo_3_util_vector_logic_22_0" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" Dir="$PRUNDIR/BCD_modulo_3_util_vector_logic_22_0_synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2019"/>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2019"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="BCD_modulo_3_util_vector_logic_13_3_synth_1" Type="Ft3:Synth" SrcSet="BCD_modulo_3_util_vector_logic_13_3" Part="xc7a35tcpg236-1" ConstrsSet="BCD_modulo_3_util_vector_logic_13_3" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" Dir="$PRUNDIR/BCD_modulo_3_util_vector_logic_13_3_synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2019"/>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2019"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="BCD_modulo_3_util_vector_logic_15_1_synth_1" Type="Ft3:Synth" SrcSet="BCD_modulo_3_util_vector_logic_15_1" Part="xc7a35tcpg236-1" ConstrsSet="BCD_modulo_3_util_vector_logic_15_1" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" Dir="$PRUNDIR/BCD_modulo_3_util_vector_logic_15_1_synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2019"/>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2019"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="BCD_modulo_3_util_vector_logic_15_0_synth_1" Type="Ft3:Synth" SrcSet="BCD_modulo_3_util_vector_logic_15_0" Part="xc7a35tcpg236-1" ConstrsSet="BCD_modulo_3_util_vector_logic_15_0" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" Dir="$PRUNDIR/BCD_modulo_3_util_vector_logic_15_0_synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2019"/>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2019"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="BCD_modulo_3_util_vector_logic_13_4_synth_1" Type="Ft3:Synth" SrcSet="BCD_modulo_3_util_vector_logic_13_4" Part="xc7a35tcpg236-1" ConstrsSet="BCD_modulo_3_util_vector_logic_13_4" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" Dir="$PRUNDIR/BCD_modulo_3_util_vector_logic_13_4_synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2019"/>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2019"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="BCD_modulo_3_util_vector_logic_13_2_synth_1" Type="Ft3:Synth" SrcSet="BCD_modulo_3_util_vector_logic_13_2" Part="xc7a35tcpg236-1" ConstrsSet="BCD_modulo_3_util_vector_logic_13_2" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" Dir="$PRUNDIR/BCD_modulo_3_util_vector_logic_13_2_synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2019"/>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2019"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="BCD_modulo_3_util_vector_logic_11_4_synth_1" Type="Ft3:Synth" SrcSet="BCD_modulo_3_util_vector_logic_11_4" Part="xc7a35tcpg236-1" ConstrsSet="BCD_modulo_3_util_vector_logic_11_4" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" Dir="$PRUNDIR/BCD_modulo_3_util_vector_logic_11_4_synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2019"/>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2019"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="BCD_modulo_3_util_vector_logic_15_8_synth_1" Type="Ft3:Synth" SrcSet="BCD_modulo_3_util_vector_logic_15_8" Part="xc7a35tcpg236-1" ConstrsSet="BCD_modulo_3_util_vector_logic_15_8" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" Dir="$PRUNDIR/BCD_modulo_3_util_vector_logic_15_8_synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2019"/>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2019"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="BCD_modulo_3_util_vector_logic_1_4_synth_1" Type="Ft3:Synth" SrcSet="BCD_modulo_3_util_vector_logic_1_4" Part="xc7a35tcpg236-1" ConstrsSet="BCD_modulo_3_util_vector_logic_1_4" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" Dir="$PRUNDIR/BCD_modulo_3_util_vector_logic_1_4_synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2019"/>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2019"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="BCD_modulo_3_util_vector_logic_17_6_synth_1" Type="Ft3:Synth" SrcSet="BCD_modulo_3_util_vector_logic_17_6" Part="xc7a35tcpg236-1" ConstrsSet="BCD_modulo_3_util_vector_logic_17_6" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" Dir="$PRUNDIR/BCD_modulo_3_util_vector_logic_17_6_synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2019"/>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2019"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="BCD_modulo_3_util_vector_logic_5_5_synth_1" Type="Ft3:Synth" SrcSet="BCD_modulo_3_util_vector_logic_5_5" Part="xc7a35tcpg236-1" ConstrsSet="BCD_modulo_3_util_vector_logic_5_5" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" Dir="$PRUNDIR/BCD_modulo_3_util_vector_logic_5_5_synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2019"/>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2019"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="BCD_modulo_3_util_vector_logic_3_4_synth_1" Type="Ft3:Synth" SrcSet="BCD_modulo_3_util_vector_logic_3_4" Part="xc7a35tcpg236-1" ConstrsSet="BCD_modulo_3_util_vector_logic_3_4" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" Dir="$PRUNDIR/BCD_modulo_3_util_vector_logic_3_4_synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2019"/>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2019"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="BCD_modulo_3_util_vector_logic_20_4_synth_1" Type="Ft3:Synth" SrcSet="BCD_modulo_3_util_vector_logic_20_4" Part="xc7a35tcpg236-1" ConstrsSet="BCD_modulo_3_util_vector_logic_20_4" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" Dir="$PRUNDIR/BCD_modulo_3_util_vector_logic_20_4_synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2019"/>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2019"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="BCD_modulo_3_util_vector_logic_12_5_synth_1" Type="Ft3:Synth" SrcSet="BCD_modulo_3_util_vector_logic_12_5" Part="xc7a35tcpg236-1" ConstrsSet="BCD_modulo_3_util_vector_logic_12_5" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" Dir="$PRUNDIR/BCD_modulo_3_util_vector_logic_12_5_synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2019"/>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2019"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="BCD_modulo_3_util_vector_logic_10_6_synth_1" Type="Ft3:Synth" SrcSet="BCD_modulo_3_util_vector_logic_10_6" Part="xc7a35tcpg236-1" ConstrsSet="BCD_modulo_3_util_vector_logic_10_6" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" Dir="$PRUNDIR/BCD_modulo_3_util_vector_logic_10_6_synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2019"/>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2019"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="BCD_modulo_3_util_vector_logic_21_4_synth_1" Type="Ft3:Synth" SrcSet="BCD_modulo_3_util_vector_logic_21_4" Part="xc7a35tcpg236-1" ConstrsSet="BCD_modulo_3_util_vector_logic_21_4" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" Dir="$PRUNDIR/BCD_modulo_3_util_vector_logic_21_4_synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2019"/>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2019"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="BCD_modulo_3_util_vector_logic_6_4_synth_1" Type="Ft3:Synth" SrcSet="BCD_modulo_3_util_vector_logic_6_4" Part="xc7a35tcpg236-1" ConstrsSet="BCD_modulo_3_util_vector_logic_6_4" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" Dir="$PRUNDIR/BCD_modulo_3_util_vector_logic_6_4_synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2019"/>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2019"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="BCD_modulo_3_util_vector_logic_22_6_synth_1" Type="Ft3:Synth" SrcSet="BCD_modulo_3_util_vector_logic_22_6" Part="xc7a35tcpg236-1" ConstrsSet="BCD_modulo_3_util_vector_logic_22_6" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" Dir="$PRUNDIR/BCD_modulo_3_util_vector_logic_22_6_synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2019"/>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2019"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="BCD_modulo_3_util_vector_logic_24_1_synth_1" Type="Ft3:Synth" SrcSet="BCD_modulo_3_util_vector_logic_24_1" Part="xc7a35tcpg236-1" ConstrsSet="BCD_modulo_3_util_vector_logic_24_1" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" Dir="$PRUNDIR/BCD_modulo_3_util_vector_logic_24_1_synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2019"/>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2019"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="BCD_modulo_3_util_vector_logic_25_1_synth_1" Type="Ft3:Synth" SrcSet="BCD_modulo_3_util_vector_logic_25_1" Part="xc7a35tcpg236-1" ConstrsSet="BCD_modulo_3_util_vector_logic_25_1" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" Dir="$PRUNDIR/BCD_modulo_3_util_vector_logic_25_1_synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2019"/>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2019"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="BCD_modulo_3_util_vector_logic_0_15_synth_1" Type="Ft3:Synth" SrcSet="BCD_modulo_3_util_vector_logic_0_15" Part="xc7a35tcpg236-1" ConstrsSet="BCD_modulo_3_util_vector_logic_0_15" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" Dir="$PRUNDIR/BCD_modulo_3_util_vector_logic_0_15_synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2019"/>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2019"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="BCD_modulo_3_util_vector_logic_0_16_synth_1" Type="Ft3:Synth" SrcSet="BCD_modulo_3_util_vector_logic_0_16" Part="xc7a35tcpg236-1" ConstrsSet="BCD_modulo_3_util_vector_logic_0_16" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" Dir="$PRUNDIR/BCD_modulo_3_util_vector_logic_0_16_synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2019"/>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2019"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="BCD_modulo_3_util_vector_logic_7_5_synth_1" Type="Ft3:Synth" SrcSet="BCD_modulo_3_util_vector_logic_7_5" Part="xc7a35tcpg236-1" ConstrsSet="BCD_modulo_3_util_vector_logic_7_5" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" Dir="$PRUNDIR/BCD_modulo_3_util_vector_logic_7_5_synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2019"/>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2019"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="BCD_modulo_3_util_vector_logic_13_13_synth_1" Type="Ft3:Synth" SrcSet="BCD_modulo_3_util_vector_logic_13_13" Part="xc7a35tcpg236-1" ConstrsSet="BCD_modulo_3_util_vector_logic_13_13" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" Dir="$PRUNDIR/BCD_modulo_3_util_vector_logic_13_13_synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2019"/>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2019"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="BCD_modulo_3_util_vector_logic_23_4_synth_1" Type="Ft3:Synth" SrcSet="BCD_modulo_3_util_vector_logic_23_4" Part="xc7a35tcpg236-1" ConstrsSet="BCD_modulo_3_util_vector_logic_23_4" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" Dir="$PRUNDIR/BCD_modulo_3_util_vector_logic_23_4_synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2019"/>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2019"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="BCD_modulo_3_util_vector_logic_8_4_synth_1" Type="Ft3:Synth" SrcSet="BCD_modulo_3_util_vector_logic_8_4" Part="xc7a35tcpg236-1" ConstrsSet="BCD_modulo_3_util_vector_logic_8_4" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" Dir="$PRUNDIR/BCD_modulo_3_util_vector_logic_8_4_synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2019"/>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2019"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="BCD_modulo_3_util_vector_logic_16_6_synth_1" Type="Ft3:Synth" SrcSet="BCD_modulo_3_util_vector_logic_16_6" Part="xc7a35tcpg236-1" ConstrsSet="BCD_modulo_3_util_vector_logic_16_6" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" Dir="$PRUNDIR/BCD_modulo_3_util_vector_logic_16_6_synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2019"/>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2019"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="BCD_modulo_3_util_vector_logic_4_21_synth_1" Type="Ft3:Synth" SrcSet="BCD_modulo_3_util_vector_logic_4_21" Part="xc7a35tcpg236-1" ConstrsSet="BCD_modulo_3_util_vector_logic_4_21" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" Dir="$PRUNDIR/BCD_modulo_3_util_vector_logic_4_21_synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2019"/>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2019"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="BCD_modulo_3_util_vector_logic_14_7_synth_1" Type="Ft3:Synth" SrcSet="BCD_modulo_3_util_vector_logic_14_7" Part="xc7a35tcpg236-1" ConstrsSet="BCD_modulo_3_util_vector_logic_14_7" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" Dir="$PRUNDIR/BCD_modulo_3_util_vector_logic_14_7_synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2019"/>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2019"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="BCD_modulo_3_util_vector_logic_19_4_synth_1" Type="Ft3:Synth" SrcSet="BCD_modulo_3_util_vector_logic_19_4" Part="xc7a35tcpg236-1" ConstrsSet="BCD_modulo_3_util_vector_logic_19_4" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" Dir="$PRUNDIR/BCD_modulo_3_util_vector_logic_19_4_synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2019"/>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2019"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="BCD_modulo_3_util_vector_logic_18_4_synth_1" Type="Ft3:Synth" SrcSet="BCD_modulo_3_util_vector_logic_18_4" Part="xc7a35tcpg236-1" ConstrsSet="BCD_modulo_3_util_vector_logic_18_4" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" Dir="$PRUNDIR/BCD_modulo_3_util_vector_logic_18_4_synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2019"/>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2019"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="BCD_modulo_3_util_vector_logic_9_4_synth_1" Type="Ft3:Synth" SrcSet="BCD_modulo_3_util_vector_logic_9_4" Part="xc7a35tcpg236-1" ConstrsSet="BCD_modulo_3_util_vector_logic_9_4" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" Dir="$PRUNDIR/BCD_modulo_3_util_vector_logic_9_4_synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2019"/>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2019"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="BCD_modulo_3_util_vector_logic_0_17_synth_1" Type="Ft3:Synth" SrcSet="BCD_modulo_3_util_vector_logic_0_17" Part="xc7a35tcpg236-1" ConstrsSet="BCD_modulo_3_util_vector_logic_0_17" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" Dir="$PRUNDIR/BCD_modulo_3_util_vector_logic_0_17_synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2019"/>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2019"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="BCD_modulo_3_util_vector_logic_2_4_synth_1" Type="Ft3:Synth" SrcSet="BCD_modulo_3_util_vector_logic_2_4" Part="xc7a35tcpg236-1" ConstrsSet="BCD_modulo_3_util_vector_logic_2_4" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" Dir="$PRUNDIR/BCD_modulo_3_util_vector_logic_2_4_synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2019"/>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2019"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="impl_1" Type="Ft2:EntireDesign" Part="xc7a35tcpg236-1" ConstrsSet="constrs_1" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" State="current" Dir="$PRUNDIR/impl_1" SynthRun="synth_1" IncludeInArchive="true" GenFullBitstream="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2019"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2019"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="BCD_modulo_3_util_vector_logic_17_4_impl_1" Type="Ft2:EntireDesign" Part="xc7a35tcpg236-1" ConstrsSet="BCD_modulo_3_util_vector_logic_17_4" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="BCD_modulo_3_util_vector_logic_17_4_synth_1" IncludeInArchive="false" GenFullBitstream="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2019"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2019"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="BCD_modulo_3_util_vector_logic_3_3_impl_1" Type="Ft2:EntireDesign" Part="xc7a35tcpg236-1" ConstrsSet="BCD_modulo_3_util_vector_logic_3_3" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="BCD_modulo_3_util_vector_logic_3_3_synth_1" IncludeInArchive="false" GenFullBitstream="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2019"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2019"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="BCD_modulo_3_util_vector_logic_4_20_impl_1" Type="Ft2:EntireDesign" Part="xc7a35tcpg236-1" ConstrsSet="BCD_modulo_3_util_vector_logic_4_20" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="BCD_modulo_3_util_vector_logic_4_20_synth_1" IncludeInArchive="false" GenFullBitstream="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2019"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2019"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="BCD_modulo_3_util_vector_logic_5_4_impl_1" Type="Ft2:EntireDesign" Part="xc7a35tcpg236-1" ConstrsSet="BCD_modulo_3_util_vector_logic_5_4" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="BCD_modulo_3_util_vector_logic_5_4_synth_1" IncludeInArchive="false" GenFullBitstream="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2019"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2019"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="BCD_modulo_3_util_vector_logic_6_3_impl_1" Type="Ft2:EntireDesign" Part="xc7a35tcpg236-1" ConstrsSet="BCD_modulo_3_util_vector_logic_6_3" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="BCD_modulo_3_util_vector_logic_6_3_synth_1" IncludeInArchive="false" GenFullBitstream="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2019"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2019"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="BCD_modulo_3_util_vector_logic_15_6_impl_1" Type="Ft2:EntireDesign" Part="xc7a35tcpg236-1" ConstrsSet="BCD_modulo_3_util_vector_logic_15_6" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="BCD_modulo_3_util_vector_logic_15_6_synth_1" IncludeInArchive="false" GenFullBitstream="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2019"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2019"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="BCD_modulo_3_util_vector_logic_18_2_impl_1" Type="Ft2:EntireDesign" Part="xc7a35tcpg236-1" ConstrsSet="BCD_modulo_3_util_vector_logic_18_2" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="BCD_modulo_3_util_vector_logic_18_2_synth_1" IncludeInArchive="false" GenFullBitstream="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2019"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2019"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="BCD_modulo_3_util_vector_logic_16_4_impl_1" Type="Ft2:EntireDesign" Part="xc7a35tcpg236-1" ConstrsSet="BCD_modulo_3_util_vector_logic_16_4" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="BCD_modulo_3_util_vector_logic_16_4_synth_1" IncludeInArchive="false" GenFullBitstream="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2019"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2019"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="BCD_modulo_3_util_vector_logic_23_2_impl_1" Type="Ft2:EntireDesign" Part="xc7a35tcpg236-1" ConstrsSet="BCD_modulo_3_util_vector_logic_23_2" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="BCD_modulo_3_util_vector_logic_23_2_synth_1" IncludeInArchive="false" GenFullBitstream="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2019"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2019"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="BCD_modulo_3_util_vector_logic_0_13_impl_1" Type="Ft2:EntireDesign" Part="xc7a35tcpg236-1" ConstrsSet="BCD_modulo_3_util_vector_logic_0_13" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="BCD_modulo_3_util_vector_logic_0_13_synth_1" IncludeInArchive="false" GenFullBitstream="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2019"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2019"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="BCD_modulo_3_util_vector_logic_19_2_impl_1" Type="Ft2:EntireDesign" Part="xc7a35tcpg236-1" ConstrsSet="BCD_modulo_3_util_vector_logic_19_2" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="BCD_modulo_3_util_vector_logic_19_2_synth_1" IncludeInArchive="false" GenFullBitstream="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2019"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2019"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="BCD_modulo_3_util_vector_logic_2_3_impl_1" Type="Ft2:EntireDesign" Part="xc7a35tcpg236-1" ConstrsSet="BCD_modulo_3_util_vector_logic_2_3" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="BCD_modulo_3_util_vector_logic_2_3_synth_1" IncludeInArchive="false" GenFullBitstream="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2019"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2019"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="BCD_modulo_3_util_vector_logic_7_4_impl_1" Type="Ft2:EntireDesign" Part="xc7a35tcpg236-1" ConstrsSet="BCD_modulo_3_util_vector_logic_7_4" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="BCD_modulo_3_util_vector_logic_7_4_synth_1" IncludeInArchive="false" GenFullBitstream="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2019"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2019"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="BCD_modulo_3_util_vector_logic_8_3_impl_1" Type="Ft2:EntireDesign" Part="xc7a35tcpg236-1" ConstrsSet="BCD_modulo_3_util_vector_logic_8_3" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="BCD_modulo_3_util_vector_logic_8_3_synth_1" IncludeInArchive="false" GenFullBitstream="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2019"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2019"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="BCD_modulo_3_util_vector_logic_21_2_impl_1" Type="Ft2:EntireDesign" Part="xc7a35tcpg236-1" ConstrsSet="BCD_modulo_3_util_vector_logic_21_2" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="BCD_modulo_3_util_vector_logic_21_2_synth_1" IncludeInArchive="false" GenFullBitstream="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2019"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2019"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="BCD_modulo_3_util_vector_logic_20_2_impl_1" Type="Ft2:EntireDesign" Part="xc7a35tcpg236-1" ConstrsSet="BCD_modulo_3_util_vector_logic_20_2" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="BCD_modulo_3_util_vector_logic_20_2_synth_1" IncludeInArchive="false" GenFullBitstream="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2019"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2019"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="BCD_modulo_3_util_vector_logic_22_4_impl_1" Type="Ft2:EntireDesign" Part="xc7a35tcpg236-1" ConstrsSet="BCD_modulo_3_util_vector_logic_22_4" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="BCD_modulo_3_util_vector_logic_22_4_synth_1" IncludeInArchive="false" GenFullBitstream="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2019"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2019"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="BCD_modulo_3_util_vector_logic_1_3_impl_1" Type="Ft2:EntireDesign" Part="xc7a35tcpg236-1" ConstrsSet="BCD_modulo_3_util_vector_logic_1_3" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="BCD_modulo_3_util_vector_logic_1_3_synth_1" IncludeInArchive="false" GenFullBitstream="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2019"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2019"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="BCD_modulo_3_util_vector_logic_11_1_impl_1" Type="Ft2:EntireDesign" Part="xc7a35tcpg236-1" ConstrsSet="BCD_modulo_3_util_vector_logic_11_1" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="BCD_modulo_3_util_vector_logic_11_1_synth_1" IncludeInArchive="false" GenFullBitstream="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2019"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2019"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="BCD_modulo_3_util_vector_logic_10_3_impl_1" Type="Ft2:EntireDesign" Part="xc7a35tcpg236-1" ConstrsSet="BCD_modulo_3_util_vector_logic_10_3" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="BCD_modulo_3_util_vector_logic_10_3_synth_1" IncludeInArchive="false" GenFullBitstream="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2019"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2019"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="BCD_modulo_3_util_vector_logic_4_18_impl_1" Type="Ft2:EntireDesign" Part="xc7a35tcpg236-1" ConstrsSet="BCD_modulo_3_util_vector_logic_4_18" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="BCD_modulo_3_util_vector_logic_4_18_synth_1" IncludeInArchive="false" GenFullBitstream="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2019"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2019"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="BCD_modulo_3_util_vector_logic_7_2_impl_1" Type="Ft2:EntireDesign" Part="xc7a35tcpg236-1" ConstrsSet="BCD_modulo_3_util_vector_logic_7_2" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="BCD_modulo_3_util_vector_logic_7_2_synth_1" IncludeInArchive="false" GenFullBitstream="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2019"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2019"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="BCD_modulo_3_util_vector_logic_9_1_impl_1" Type="Ft2:EntireDesign" Part="xc7a35tcpg236-1" ConstrsSet="BCD_modulo_3_util_vector_logic_9_1" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="BCD_modulo_3_util_vector_logic_9_1_synth_1" IncludeInArchive="false" GenFullBitstream="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2019"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2019"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="BCD_modulo_3_util_vector_logic_12_2_impl_1" Type="Ft2:EntireDesign" Part="xc7a35tcpg236-1" ConstrsSet="BCD_modulo_3_util_vector_logic_12_2" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="BCD_modulo_3_util_vector_logic_12_2_synth_1" IncludeInArchive="false" GenFullBitstream="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2019"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2019"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="BCD_modulo_3_util_vector_logic_16_3_impl_1" Type="Ft2:EntireDesign" Part="xc7a35tcpg236-1" ConstrsSet="BCD_modulo_3_util_vector_logic_16_3" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="BCD_modulo_3_util_vector_logic_16_3_synth_1" IncludeInArchive="false" GenFullBitstream="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2019"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2019"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="BCD_modulo_3_util_vector_logic_5_2_impl_1" Type="Ft2:EntireDesign" Part="xc7a35tcpg236-1" ConstrsSet="BCD_modulo_3_util_vector_logic_5_2" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="BCD_modulo_3_util_vector_logic_5_2_synth_1" IncludeInArchive="false" GenFullBitstream="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2019"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2019"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="BCD_modulo_3_util_vector_logic_8_1_impl_1" Type="Ft2:EntireDesign" Part="xc7a35tcpg236-1" ConstrsSet="BCD_modulo_3_util_vector_logic_8_1" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="BCD_modulo_3_util_vector_logic_8_1_synth_1" IncludeInArchive="false" GenFullBitstream="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2019"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2019"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="BCD_modulo_3_util_vector_logic_13_10_impl_1" Type="Ft2:EntireDesign" Part="xc7a35tcpg236-1" ConstrsSet="BCD_modulo_3_util_vector_logic_13_10" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="BCD_modulo_3_util_vector_logic_13_10_synth_1" IncludeInArchive="false" GenFullBitstream="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2019"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2019"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="BCD_modulo_3_util_vector_logic_15_5_impl_1" Type="Ft2:EntireDesign" Part="xc7a35tcpg236-1" ConstrsSet="BCD_modulo_3_util_vector_logic_15_5" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="BCD_modulo_3_util_vector_logic_15_5_synth_1" IncludeInArchive="false" GenFullBitstream="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2019"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2019"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="BCD_modulo_3_util_vector_logic_17_3_impl_1" Type="Ft2:EntireDesign" Part="xc7a35tcpg236-1" ConstrsSet="BCD_modulo_3_util_vector_logic_17_3" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="BCD_modulo_3_util_vector_logic_17_3_synth_1" IncludeInArchive="false" GenFullBitstream="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2019"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2019"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="BCD_modulo_3_util_vector_logic_6_1_impl_1" Type="Ft2:EntireDesign" Part="xc7a35tcpg236-1" ConstrsSet="BCD_modulo_3_util_vector_logic_6_1" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="BCD_modulo_3_util_vector_logic_6_1_synth_1" IncludeInArchive="false" GenFullBitstream="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2019"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2019"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="BCD_modulo_3_util_vector_logic_18_1_impl_1" Type="Ft2:EntireDesign" Part="xc7a35tcpg236-1" ConstrsSet="BCD_modulo_3_util_vector_logic_18_1" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="BCD_modulo_3_util_vector_logic_18_1_synth_1" IncludeInArchive="false" GenFullBitstream="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2019"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2019"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="BCD_modulo_3_util_vector_logic_14_4_impl_1" Type="Ft2:EntireDesign" Part="xc7a35tcpg236-1" ConstrsSet="BCD_modulo_3_util_vector_logic_14_4" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="BCD_modulo_3_util_vector_logic_14_4_synth_1" IncludeInArchive="false" GenFullBitstream="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2019"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2019"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="BCD_modulo_3_util_vector_logic_19_1_impl_1" Type="Ft2:EntireDesign" Part="xc7a35tcpg236-1" ConstrsSet="BCD_modulo_3_util_vector_logic_19_1" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="BCD_modulo_3_util_vector_logic_19_1_synth_1" IncludeInArchive="false" GenFullBitstream="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2019"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2019"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="BCD_modulo_3_util_vector_logic_20_1_impl_1" Type="Ft2:EntireDesign" Part="xc7a35tcpg236-1" ConstrsSet="BCD_modulo_3_util_vector_logic_20_1" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="BCD_modulo_3_util_vector_logic_20_1_synth_1" IncludeInArchive="false" GenFullBitstream="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2019"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2019"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="BCD_modulo_3_util_vector_logic_3_1_impl_1" Type="Ft2:EntireDesign" Part="xc7a35tcpg236-1" ConstrsSet="BCD_modulo_3_util_vector_logic_3_1" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="BCD_modulo_3_util_vector_logic_3_1_synth_1" IncludeInArchive="false" GenFullBitstream="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2019"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2019"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="BCD_modulo_3_util_vector_logic_23_0_impl_1" Type="Ft2:EntireDesign" Part="xc7a35tcpg236-1" ConstrsSet="BCD_modulo_3_util_vector_logic_23_0" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="BCD_modulo_3_util_vector_logic_23_0_synth_1" IncludeInArchive="false" GenFullBitstream="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2019"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2019"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="BCD_modulo_3_util_vector_logic_0_7_impl_1" Type="Ft2:EntireDesign" Part="xc7a35tcpg236-1" ConstrsSet="BCD_modulo_3_util_vector_logic_0_7" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="BCD_modulo_3_util_vector_logic_0_7_synth_1" IncludeInArchive="false" GenFullBitstream="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2019"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2019"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="BCD_modulo_3_util_vector_logic_0_8_impl_1" Type="Ft2:EntireDesign" Part="xc7a35tcpg236-1" ConstrsSet="BCD_modulo_3_util_vector_logic_0_8" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="BCD_modulo_3_util_vector_logic_0_8_synth_1" IncludeInArchive="false" GenFullBitstream="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2019"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2019"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="BCD_modulo_3_util_vector_logic_18_0_impl_1" Type="Ft2:EntireDesign" Part="xc7a35tcpg236-1" ConstrsSet="BCD_modulo_3_util_vector_logic_18_0" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="BCD_modulo_3_util_vector_logic_18_0_synth_1" IncludeInArchive="false" GenFullBitstream="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2019"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2019"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="BCD_modulo_3_util_vector_logic_17_0_impl_1" Type="Ft2:EntireDesign" Part="xc7a35tcpg236-1" ConstrsSet="BCD_modulo_3_util_vector_logic_17_0" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="BCD_modulo_3_util_vector_logic_17_0_synth_1" IncludeInArchive="false" GenFullBitstream="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2019"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2019"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="BCD_modulo_3_util_vector_logic_19_0_impl_1" Type="Ft2:EntireDesign" Part="xc7a35tcpg236-1" ConstrsSet="BCD_modulo_3_util_vector_logic_19_0" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="BCD_modulo_3_util_vector_logic_19_0_synth_1" IncludeInArchive="false" GenFullBitstream="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2019"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2019"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="BCD_modulo_3_util_vector_logic_20_0_impl_1" Type="Ft2:EntireDesign" Part="xc7a35tcpg236-1" ConstrsSet="BCD_modulo_3_util_vector_logic_20_0" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="BCD_modulo_3_util_vector_logic_20_0_synth_1" IncludeInArchive="false" GenFullBitstream="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2019"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2019"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="BCD_modulo_3_util_vector_logic_21_0_impl_1" Type="Ft2:EntireDesign" Part="xc7a35tcpg236-1" ConstrsSet="BCD_modulo_3_util_vector_logic_21_0" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="BCD_modulo_3_util_vector_logic_21_0_synth_1" IncludeInArchive="false" GenFullBitstream="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2019"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2019"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="BCD_modulo_3_util_vector_logic_22_2_impl_1" Type="Ft2:EntireDesign" Part="xc7a35tcpg236-1" ConstrsSet="BCD_modulo_3_util_vector_logic_22_2" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="BCD_modulo_3_util_vector_logic_22_2_synth_1" IncludeInArchive="false" GenFullBitstream="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2019"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2019"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="BCD_modulo_3_util_vector_logic_4_13_impl_1" Type="Ft2:EntireDesign" Part="xc7a35tcpg236-1" ConstrsSet="BCD_modulo_3_util_vector_logic_4_13" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="BCD_modulo_3_util_vector_logic_4_13_synth_1" IncludeInArchive="false" GenFullBitstream="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2019"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2019"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="BCD_modulo_3_util_vector_logic_4_14_impl_1" Type="Ft2:EntireDesign" Part="xc7a35tcpg236-1" ConstrsSet="BCD_modulo_3_util_vector_logic_4_14" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="BCD_modulo_3_util_vector_logic_4_14_synth_1" IncludeInArchive="false" GenFullBitstream="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2019"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2019"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="BCD_modulo_3_util_vector_logic_4_9_impl_1" Type="Ft2:EntireDesign" Part="xc7a35tcpg236-1" ConstrsSet="BCD_modulo_3_util_vector_logic_4_9" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="BCD_modulo_3_util_vector_logic_4_9_synth_1" IncludeInArchive="false" GenFullBitstream="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2019"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2019"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="BCD_modulo_3_util_vector_logic_4_11_impl_1" Type="Ft2:EntireDesign" Part="xc7a35tcpg236-1" ConstrsSet="BCD_modulo_3_util_vector_logic_4_11" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="BCD_modulo_3_util_vector_logic_4_11_synth_1" IncludeInArchive="false" GenFullBitstream="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2019"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2019"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="BCD_modulo_3_util_vector_logic_4_8_impl_1" Type="Ft2:EntireDesign" Part="xc7a35tcpg236-1" ConstrsSet="BCD_modulo_3_util_vector_logic_4_8" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="BCD_modulo_3_util_vector_logic_4_8_synth_1" IncludeInArchive="false" GenFullBitstream="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2019"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2019"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="BCD_modulo_3_util_vector_logic_0_10_impl_1" Type="Ft2:EntireDesign" Part="xc7a35tcpg236-1" ConstrsSet="BCD_modulo_3_util_vector_logic_0_10" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="BCD_modulo_3_util_vector_logic_0_10_synth_1" IncludeInArchive="false" GenFullBitstream="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2019"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2019"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="BCD_modulo_3_util_vector_logic_4_10_impl_1" Type="Ft2:EntireDesign" Part="xc7a35tcpg236-1" ConstrsSet="BCD_modulo_3_util_vector_logic_4_10" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="BCD_modulo_3_util_vector_logic_4_10_synth_1" IncludeInArchive="false" GenFullBitstream="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2019"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2019"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="BCD_modulo_3_util_vector_logic_4_12_impl_1" Type="Ft2:EntireDesign" Part="xc7a35tcpg236-1" ConstrsSet="BCD_modulo_3_util_vector_logic_4_12" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="BCD_modulo_3_util_vector_logic_4_12_synth_1" IncludeInArchive="false" GenFullBitstream="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2019"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2019"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="BCD_modulo_3_util_vector_logic_0_9_impl_1" Type="Ft2:EntireDesign" Part="xc7a35tcpg236-1" ConstrsSet="BCD_modulo_3_util_vector_logic_0_9" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="BCD_modulo_3_util_vector_logic_0_9_synth_1" IncludeInArchive="false" GenFullBitstream="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2019"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2019"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="BCD_modulo_3_util_vector_logic_0_3_impl_1" Type="Ft2:EntireDesign" Part="xc7a35tcpg236-1" ConstrsSet="BCD_modulo_3_util_vector_logic_0_3" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="BCD_modulo_3_util_vector_logic_0_3_synth_1" IncludeInArchive="false" GenFullBitstream="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2019"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2019"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="BCD_modulo_3_util_vector_logic_0_4_impl_1" Type="Ft2:EntireDesign" Part="xc7a35tcpg236-1" ConstrsSet="BCD_modulo_3_util_vector_logic_0_4" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="BCD_modulo_3_util_vector_logic_0_4_synth_1" IncludeInArchive="false" GenFullBitstream="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2019"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2019"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="BCD_modulo_3_util_vector_logic_0_5_impl_1" Type="Ft2:EntireDesign" Part="xc7a35tcpg236-1" ConstrsSet="BCD_modulo_3_util_vector_logic_0_5" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="BCD_modulo_3_util_vector_logic_0_5_synth_1" IncludeInArchive="false" GenFullBitstream="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2019"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2019"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="BCD_modulo_3_util_vector_logic_4_1_impl_1" Type="Ft2:EntireDesign" Part="xc7a35tcpg236-1" ConstrsSet="BCD_modulo_3_util_vector_logic_4_1" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="BCD_modulo_3_util_vector_logic_4_1_synth_1" IncludeInArchive="false" GenFullBitstream="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2019"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2019"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="BCD_modulo_3_util_vector_logic_0_2_impl_1" Type="Ft2:EntireDesign" Part="xc7a35tcpg236-1" ConstrsSet="BCD_modulo_3_util_vector_logic_0_2" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="BCD_modulo_3_util_vector_logic_0_2_synth_1" IncludeInArchive="false" GenFullBitstream="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2019"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2019"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="BCD_modulo_3_util_vector_logic_25_0_impl_1" Type="Ft2:EntireDesign" Part="xc7a35tcpg236-1" ConstrsSet="BCD_modulo_3_util_vector_logic_25_0" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="BCD_modulo_3_util_vector_logic_25_0_synth_1" IncludeInArchive="false" GenFullBitstream="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2019"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2019"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="BCD_modulo_3_util_vector_logic_0_14_impl_1" Type="Ft2:EntireDesign" Part="xc7a35tcpg236-1" ConstrsSet="BCD_modulo_3_util_vector_logic_0_14" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="BCD_modulo_3_util_vector_logic_0_14_synth_1" IncludeInArchive="false" GenFullBitstream="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2019"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2019"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="BCD_modulo_3_util_vector_logic_9_3_impl_1" Type="Ft2:EntireDesign" Part="xc7a35tcpg236-1" ConstrsSet="BCD_modulo_3_util_vector_logic_9_3" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="BCD_modulo_3_util_vector_logic_9_3_synth_1" IncludeInArchive="false" GenFullBitstream="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2019"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2019"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="BCD_modulo_3_util_vector_logic_14_6_impl_1" Type="Ft2:EntireDesign" Part="xc7a35tcpg236-1" ConstrsSet="BCD_modulo_3_util_vector_logic_14_6" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="BCD_modulo_3_util_vector_logic_14_6_synth_1" IncludeInArchive="false" GenFullBitstream="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2019"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2019"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="BCD_modulo_3_util_vector_logic_12_4_impl_1" Type="Ft2:EntireDesign" Part="xc7a35tcpg236-1" ConstrsSet="BCD_modulo_3_util_vector_logic_12_4" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="BCD_modulo_3_util_vector_logic_12_4_synth_1" IncludeInArchive="false" GenFullBitstream="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2019"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2019"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="BCD_modulo_3_util_vector_logic_18_3_impl_1" Type="Ft2:EntireDesign" Part="xc7a35tcpg236-1" ConstrsSet="BCD_modulo_3_util_vector_logic_18_3" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="BCD_modulo_3_util_vector_logic_18_3_synth_1" IncludeInArchive="false" GenFullBitstream="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2019"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2019"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="BCD_modulo_3_util_vector_logic_23_3_impl_1" Type="Ft2:EntireDesign" Part="xc7a35tcpg236-1" ConstrsSet="BCD_modulo_3_util_vector_logic_23_3" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="BCD_modulo_3_util_vector_logic_23_3_synth_1" IncludeInArchive="false" GenFullBitstream="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2019"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2019"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="BCD_modulo_3_util_vector_logic_24_0_impl_1" Type="Ft2:EntireDesign" Part="xc7a35tcpg236-1" ConstrsSet="BCD_modulo_3_util_vector_logic_24_0" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="BCD_modulo_3_util_vector_logic_24_0_synth_1" IncludeInArchive="false" GenFullBitstream="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2019"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2019"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="BCD_modulo_3_util_vector_logic_10_5_impl_1" Type="Ft2:EntireDesign" Part="xc7a35tcpg236-1" ConstrsSet="BCD_modulo_3_util_vector_logic_10_5" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="BCD_modulo_3_util_vector_logic_10_5_synth_1" IncludeInArchive="false" GenFullBitstream="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2019"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2019"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="BCD_modulo_3_util_vector_logic_17_5_impl_1" Type="Ft2:EntireDesign" Part="xc7a35tcpg236-1" ConstrsSet="BCD_modulo_3_util_vector_logic_17_5" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="BCD_modulo_3_util_vector_logic_17_5_synth_1" IncludeInArchive="false" GenFullBitstream="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2019"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2019"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="BCD_modulo_3_util_vector_logic_11_3_impl_1" Type="Ft2:EntireDesign" Part="xc7a35tcpg236-1" ConstrsSet="BCD_modulo_3_util_vector_logic_11_3" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="BCD_modulo_3_util_vector_logic_11_3_synth_1" IncludeInArchive="false" GenFullBitstream="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2019"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2019"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="BCD_modulo_3_util_vector_logic_13_12_impl_1" Type="Ft2:EntireDesign" Part="xc7a35tcpg236-1" ConstrsSet="BCD_modulo_3_util_vector_logic_13_12" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="BCD_modulo_3_util_vector_logic_13_12_synth_1" IncludeInArchive="false" GenFullBitstream="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2019"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2019"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="BCD_modulo_3_util_vector_logic_15_7_impl_1" Type="Ft2:EntireDesign" Part="xc7a35tcpg236-1" ConstrsSet="BCD_modulo_3_util_vector_logic_15_7" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="BCD_modulo_3_util_vector_logic_15_7_synth_1" IncludeInArchive="false" GenFullBitstream="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2019"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2019"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="BCD_modulo_3_util_vector_logic_16_5_impl_1" Type="Ft2:EntireDesign" Part="xc7a35tcpg236-1" ConstrsSet="BCD_modulo_3_util_vector_logic_16_5" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="BCD_modulo_3_util_vector_logic_16_5_synth_1" IncludeInArchive="false" GenFullBitstream="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2019"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2019"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="BCD_modulo_3_util_vector_logic_19_3_impl_1" Type="Ft2:EntireDesign" Part="xc7a35tcpg236-1" ConstrsSet="BCD_modulo_3_util_vector_logic_19_3" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="BCD_modulo_3_util_vector_logic_19_3_synth_1" IncludeInArchive="false" GenFullBitstream="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2019"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2019"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="BCD_modulo_3_util_vector_logic_21_3_impl_1" Type="Ft2:EntireDesign" Part="xc7a35tcpg236-1" ConstrsSet="BCD_modulo_3_util_vector_logic_21_3" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="BCD_modulo_3_util_vector_logic_21_3_synth_1" IncludeInArchive="false" GenFullBitstream="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2019"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2019"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="BCD_modulo_3_util_vector_logic_22_5_impl_1" Type="Ft2:EntireDesign" Part="xc7a35tcpg236-1" ConstrsSet="BCD_modulo_3_util_vector_logic_22_5" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="BCD_modulo_3_util_vector_logic_22_5_synth_1" IncludeInArchive="false" GenFullBitstream="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2019"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2019"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="BCD_modulo_3_util_vector_logic_20_3_impl_1" Type="Ft2:EntireDesign" Part="xc7a35tcpg236-1" ConstrsSet="BCD_modulo_3_util_vector_logic_20_3" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="BCD_modulo_3_util_vector_logic_20_3_synth_1" IncludeInArchive="false" GenFullBitstream="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2019"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2019"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="BCD_modulo_3_util_vector_logic_13_8_impl_1" Type="Ft2:EntireDesign" Part="xc7a35tcpg236-1" ConstrsSet="BCD_modulo_3_util_vector_logic_13_8" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="BCD_modulo_3_util_vector_logic_13_8_synth_1" IncludeInArchive="false" GenFullBitstream="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2019"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2019"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="BCD_modulo_3_util_vector_logic_7_1_impl_1" Type="Ft2:EntireDesign" Part="xc7a35tcpg236-1" ConstrsSet="BCD_modulo_3_util_vector_logic_7_1" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="BCD_modulo_3_util_vector_logic_7_1_synth_1" IncludeInArchive="false" GenFullBitstream="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2019"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2019"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="BCD_modulo_3_util_vector_logic_15_3_impl_1" Type="Ft2:EntireDesign" Part="xc7a35tcpg236-1" ConstrsSet="BCD_modulo_3_util_vector_logic_15_3" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="BCD_modulo_3_util_vector_logic_15_3_synth_1" IncludeInArchive="false" GenFullBitstream="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2019"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2019"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="BCD_modulo_3_util_vector_logic_16_1_impl_1" Type="Ft2:EntireDesign" Part="xc7a35tcpg236-1" ConstrsSet="BCD_modulo_3_util_vector_logic_16_1" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="BCD_modulo_3_util_vector_logic_16_1_synth_1" IncludeInArchive="false" GenFullBitstream="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2019"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2019"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="BCD_modulo_3_util_vector_logic_5_1_impl_1" Type="Ft2:EntireDesign" Part="xc7a35tcpg236-1" ConstrsSet="BCD_modulo_3_util_vector_logic_5_1" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="BCD_modulo_3_util_vector_logic_5_1_synth_1" IncludeInArchive="false" GenFullBitstream="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2019"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2019"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="BCD_modulo_3_util_vector_logic_4_16_impl_1" Type="Ft2:EntireDesign" Part="xc7a35tcpg236-1" ConstrsSet="BCD_modulo_3_util_vector_logic_4_16" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="BCD_modulo_3_util_vector_logic_4_16_synth_1" IncludeInArchive="false" GenFullBitstream="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2019"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2019"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="BCD_modulo_3_util_vector_logic_4_17_impl_1" Type="Ft2:EntireDesign" Part="xc7a35tcpg236-1" ConstrsSet="BCD_modulo_3_util_vector_logic_4_17" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="BCD_modulo_3_util_vector_logic_4_17_synth_1" IncludeInArchive="false" GenFullBitstream="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2019"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2019"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="BCD_modulo_3_util_vector_logic_4_15_impl_1" Type="Ft2:EntireDesign" Part="xc7a35tcpg236-1" ConstrsSet="BCD_modulo_3_util_vector_logic_4_15" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="BCD_modulo_3_util_vector_logic_4_15_synth_1" IncludeInArchive="false" GenFullBitstream="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2019"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2019"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="BCD_modulo_3_util_vector_logic_13_7_impl_1" Type="Ft2:EntireDesign" Part="xc7a35tcpg236-1" ConstrsSet="BCD_modulo_3_util_vector_logic_13_7" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="BCD_modulo_3_util_vector_logic_13_7_synth_1" IncludeInArchive="false" GenFullBitstream="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2019"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2019"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="BCD_modulo_3_util_vector_logic_17_2_impl_1" Type="Ft2:EntireDesign" Part="xc7a35tcpg236-1" ConstrsSet="BCD_modulo_3_util_vector_logic_17_2" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="BCD_modulo_3_util_vector_logic_17_2_synth_1" IncludeInArchive="false" GenFullBitstream="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2019"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2019"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="BCD_modulo_3_util_vector_logic_13_9_impl_1" Type="Ft2:EntireDesign" Part="xc7a35tcpg236-1" ConstrsSet="BCD_modulo_3_util_vector_logic_13_9" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="BCD_modulo_3_util_vector_logic_13_9_synth_1" IncludeInArchive="false" GenFullBitstream="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2019"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2019"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="BCD_modulo_3_util_vector_logic_15_4_impl_1" Type="Ft2:EntireDesign" Part="xc7a35tcpg236-1" ConstrsSet="BCD_modulo_3_util_vector_logic_15_4" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="BCD_modulo_3_util_vector_logic_15_4_synth_1" IncludeInArchive="false" GenFullBitstream="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2019"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2019"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="BCD_modulo_3_util_vector_logic_16_2_impl_1" Type="Ft2:EntireDesign" Part="xc7a35tcpg236-1" ConstrsSet="BCD_modulo_3_util_vector_logic_16_2" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="BCD_modulo_3_util_vector_logic_16_2_synth_1" IncludeInArchive="false" GenFullBitstream="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2019"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2019"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="BCD_modulo_3_util_vector_logic_14_3_impl_1" Type="Ft2:EntireDesign" Part="xc7a35tcpg236-1" ConstrsSet="BCD_modulo_3_util_vector_logic_14_3" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="BCD_modulo_3_util_vector_logic_14_3_synth_1" IncludeInArchive="false" GenFullBitstream="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2019"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2019"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="BCD_modulo_3_util_vector_logic_0_11_impl_1" Type="Ft2:EntireDesign" Part="xc7a35tcpg236-1" ConstrsSet="BCD_modulo_3_util_vector_logic_0_11" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="BCD_modulo_3_util_vector_logic_0_11_synth_1" IncludeInArchive="false" GenFullBitstream="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2019"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2019"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="BCD_modulo_3_util_vector_logic_17_1_impl_1" Type="Ft2:EntireDesign" Part="xc7a35tcpg236-1" ConstrsSet="BCD_modulo_3_util_vector_logic_17_1" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="BCD_modulo_3_util_vector_logic_17_1_synth_1" IncludeInArchive="false" GenFullBitstream="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2019"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2019"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="BCD_modulo_3_util_vector_logic_1_1_impl_1" Type="Ft2:EntireDesign" Part="xc7a35tcpg236-1" ConstrsSet="BCD_modulo_3_util_vector_logic_1_1" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="BCD_modulo_3_util_vector_logic_1_1_synth_1" IncludeInArchive="false" GenFullBitstream="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2019"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2019"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="BCD_modulo_3_util_vector_logic_2_1_impl_1" Type="Ft2:EntireDesign" Part="xc7a35tcpg236-1" ConstrsSet="BCD_modulo_3_util_vector_logic_2_1" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="BCD_modulo_3_util_vector_logic_2_1_synth_1" IncludeInArchive="false" GenFullBitstream="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2019"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2019"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="BCD_modulo_3_util_vector_logic_6_2_impl_1" Type="Ft2:EntireDesign" Part="xc7a35tcpg236-1" ConstrsSet="BCD_modulo_3_util_vector_logic_6_2" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="BCD_modulo_3_util_vector_logic_6_2_synth_1" IncludeInArchive="false" GenFullBitstream="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2019"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2019"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="BCD_modulo_3_util_vector_logic_8_2_impl_1" Type="Ft2:EntireDesign" Part="xc7a35tcpg236-1" ConstrsSet="BCD_modulo_3_util_vector_logic_8_2" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="BCD_modulo_3_util_vector_logic_8_2_synth_1" IncludeInArchive="false" GenFullBitstream="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2019"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2019"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="BCD_modulo_3_util_vector_logic_10_4_impl_1" Type="Ft2:EntireDesign" Part="xc7a35tcpg236-1" ConstrsSet="BCD_modulo_3_util_vector_logic_10_4" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="BCD_modulo_3_util_vector_logic_10_4_synth_1" IncludeInArchive="false" GenFullBitstream="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2019"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2019"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="BCD_modulo_3_util_vector_logic_4_19_impl_1" Type="Ft2:EntireDesign" Part="xc7a35tcpg236-1" ConstrsSet="BCD_modulo_3_util_vector_logic_4_19" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="BCD_modulo_3_util_vector_logic_4_19_synth_1" IncludeInArchive="false" GenFullBitstream="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2019"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2019"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="BCD_modulo_3_util_vector_logic_22_3_impl_1" Type="Ft2:EntireDesign" Part="xc7a35tcpg236-1" ConstrsSet="BCD_modulo_3_util_vector_logic_22_3" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="BCD_modulo_3_util_vector_logic_22_3_synth_1" IncludeInArchive="false" GenFullBitstream="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2019"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2019"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="BCD_modulo_3_util_vector_logic_5_3_impl_1" Type="Ft2:EntireDesign" Part="xc7a35tcpg236-1" ConstrsSet="BCD_modulo_3_util_vector_logic_5_3" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="BCD_modulo_3_util_vector_logic_5_3_synth_1" IncludeInArchive="false" GenFullBitstream="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2019"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2019"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="BCD_modulo_3_util_vector_logic_7_3_impl_1" Type="Ft2:EntireDesign" Part="xc7a35tcpg236-1" ConstrsSet="BCD_modulo_3_util_vector_logic_7_3" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="BCD_modulo_3_util_vector_logic_7_3_synth_1" IncludeInArchive="false" GenFullBitstream="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2019"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2019"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="BCD_modulo_3_util_vector_logic_2_2_impl_1" Type="Ft2:EntireDesign" Part="xc7a35tcpg236-1" ConstrsSet="BCD_modulo_3_util_vector_logic_2_2" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="BCD_modulo_3_util_vector_logic_2_2_synth_1" IncludeInArchive="false" GenFullBitstream="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2019"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2019"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="BCD_modulo_3_util_vector_logic_3_2_impl_1" Type="Ft2:EntireDesign" Part="xc7a35tcpg236-1" ConstrsSet="BCD_modulo_3_util_vector_logic_3_2" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="BCD_modulo_3_util_vector_logic_3_2_synth_1" IncludeInArchive="false" GenFullBitstream="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2019"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2019"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="BCD_modulo_3_util_vector_logic_1_2_impl_1" Type="Ft2:EntireDesign" Part="xc7a35tcpg236-1" ConstrsSet="BCD_modulo_3_util_vector_logic_1_2" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="BCD_modulo_3_util_vector_logic_1_2_synth_1" IncludeInArchive="false" GenFullBitstream="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2019"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2019"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="BCD_modulo_3_util_vector_logic_11_2_impl_1" Type="Ft2:EntireDesign" Part="xc7a35tcpg236-1" ConstrsSet="BCD_modulo_3_util_vector_logic_11_2" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="BCD_modulo_3_util_vector_logic_11_2_synth_1" IncludeInArchive="false" GenFullBitstream="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2019"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2019"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="BCD_modulo_3_util_vector_logic_12_3_impl_1" Type="Ft2:EntireDesign" Part="xc7a35tcpg236-1" ConstrsSet="BCD_modulo_3_util_vector_logic_12_3" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="BCD_modulo_3_util_vector_logic_12_3_synth_1" IncludeInArchive="false" GenFullBitstream="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2019"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2019"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="BCD_modulo_3_util_vector_logic_9_2_impl_1" Type="Ft2:EntireDesign" Part="xc7a35tcpg236-1" ConstrsSet="BCD_modulo_3_util_vector_logic_9_2" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="BCD_modulo_3_util_vector_logic_9_2_synth_1" IncludeInArchive="false" GenFullBitstream="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2019"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2019"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="BCD_modulo_3_util_vector_logic_13_11_impl_1" Type="Ft2:EntireDesign" Part="xc7a35tcpg236-1" ConstrsSet="BCD_modulo_3_util_vector_logic_13_11" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="BCD_modulo_3_util_vector_logic_13_11_synth_1" IncludeInArchive="false" GenFullBitstream="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2019"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2019"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="BCD_modulo_3_util_vector_logic_14_5_impl_1" Type="Ft2:EntireDesign" Part="xc7a35tcpg236-1" ConstrsSet="BCD_modulo_3_util_vector_logic_14_5" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="BCD_modulo_3_util_vector_logic_14_5_synth_1" IncludeInArchive="false" GenFullBitstream="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2019"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2019"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="BCD_modulo_3_util_vector_logic_0_12_impl_1" Type="Ft2:EntireDesign" Part="xc7a35tcpg236-1" ConstrsSet="BCD_modulo_3_util_vector_logic_0_12" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="BCD_modulo_3_util_vector_logic_0_12_synth_1" IncludeInArchive="false" GenFullBitstream="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2019"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2019"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="BCD_modulo_3_util_vector_logic_21_1_impl_1" Type="Ft2:EntireDesign" Part="xc7a35tcpg236-1" ConstrsSet="BCD_modulo_3_util_vector_logic_21_1" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="BCD_modulo_3_util_vector_logic_21_1_synth_1" IncludeInArchive="false" GenFullBitstream="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2019"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2019"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="BCD_modulo_3_util_vector_logic_23_1_impl_1" Type="Ft2:EntireDesign" Part="xc7a35tcpg236-1" ConstrsSet="BCD_modulo_3_util_vector_logic_23_1" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="BCD_modulo_3_util_vector_logic_23_1_synth_1" IncludeInArchive="false" GenFullBitstream="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2019"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2019"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="BCD_modulo_3_util_vector_logic_3_0_impl_1" Type="Ft2:EntireDesign" Part="xc7a35tcpg236-1" ConstrsSet="BCD_modulo_3_util_vector_logic_3_0" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="BCD_modulo_3_util_vector_logic_3_0_synth_1" IncludeInArchive="false" GenFullBitstream="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2019"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2019"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="BCD_modulo_3_util_vector_logic_7_0_impl_1" Type="Ft2:EntireDesign" Part="xc7a35tcpg236-1" ConstrsSet="BCD_modulo_3_util_vector_logic_7_0" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="BCD_modulo_3_util_vector_logic_7_0_synth_1" IncludeInArchive="false" GenFullBitstream="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2019"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2019"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="BCD_modulo_3_util_vector_logic_6_0_impl_1" Type="Ft2:EntireDesign" Part="xc7a35tcpg236-1" ConstrsSet="BCD_modulo_3_util_vector_logic_6_0" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="BCD_modulo_3_util_vector_logic_6_0_synth_1" IncludeInArchive="false" GenFullBitstream="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2019"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2019"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="BCD_modulo_3_util_vector_logic_1_0_impl_1" Type="Ft2:EntireDesign" Part="xc7a35tcpg236-1" ConstrsSet="BCD_modulo_3_util_vector_logic_1_0" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="BCD_modulo_3_util_vector_logic_1_0_synth_1" IncludeInArchive="false" GenFullBitstream="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2019"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2019"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="BCD_modulo_3_util_vector_logic_22_1_impl_1" Type="Ft2:EntireDesign" Part="xc7a35tcpg236-1" ConstrsSet="BCD_modulo_3_util_vector_logic_22_1" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="BCD_modulo_3_util_vector_logic_22_1_synth_1" IncludeInArchive="false" GenFullBitstream="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2019"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2019"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="BCD_modulo_3_util_vector_logic_2_0_impl_1" Type="Ft2:EntireDesign" Part="xc7a35tcpg236-1" ConstrsSet="BCD_modulo_3_util_vector_logic_2_0" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="BCD_modulo_3_util_vector_logic_2_0_synth_1" IncludeInArchive="false" GenFullBitstream="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2019"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2019"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="BCD_modulo_3_util_vector_logic_4_7_impl_1" Type="Ft2:EntireDesign" Part="xc7a35tcpg236-1" ConstrsSet="BCD_modulo_3_util_vector_logic_4_7" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="BCD_modulo_3_util_vector_logic_4_7_synth_1" IncludeInArchive="false" GenFullBitstream="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2019"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2019"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="BCD_modulo_3_util_vector_logic_5_0_impl_1" Type="Ft2:EntireDesign" Part="xc7a35tcpg236-1" ConstrsSet="BCD_modulo_3_util_vector_logic_5_0" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="BCD_modulo_3_util_vector_logic_5_0_synth_1" IncludeInArchive="false" GenFullBitstream="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2019"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2019"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="BCD_modulo_3_util_vector_logic_0_6_impl_1" Type="Ft2:EntireDesign" Part="xc7a35tcpg236-1" ConstrsSet="BCD_modulo_3_util_vector_logic_0_6" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="BCD_modulo_3_util_vector_logic_0_6_synth_1" IncludeInArchive="false" GenFullBitstream="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2019"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2019"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="BCD_modulo_3_util_vector_logic_8_0_impl_1" Type="Ft2:EntireDesign" Part="xc7a35tcpg236-1" ConstrsSet="BCD_modulo_3_util_vector_logic_8_0" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="BCD_modulo_3_util_vector_logic_8_0_synth_1" IncludeInArchive="false" GenFullBitstream="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2019"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2019"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="BCD_modulo_3_util_vector_logic_14_2_impl_1" Type="Ft2:EntireDesign" Part="xc7a35tcpg236-1" ConstrsSet="BCD_modulo_3_util_vector_logic_14_2" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="BCD_modulo_3_util_vector_logic_14_2_synth_1" IncludeInArchive="false" GenFullBitstream="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2019"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2019"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="BCD_modulo_3_util_vector_logic_15_2_impl_1" Type="Ft2:EntireDesign" Part="xc7a35tcpg236-1" ConstrsSet="BCD_modulo_3_util_vector_logic_15_2" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="BCD_modulo_3_util_vector_logic_15_2_synth_1" IncludeInArchive="false" GenFullBitstream="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2019"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2019"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="BCD_modulo_3_util_vector_logic_16_0_impl_1" Type="Ft2:EntireDesign" Part="xc7a35tcpg236-1" ConstrsSet="BCD_modulo_3_util_vector_logic_16_0" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="BCD_modulo_3_util_vector_logic_16_0_synth_1" IncludeInArchive="false" GenFullBitstream="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2019"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2019"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="BCD_modulo_3_util_vector_logic_10_2_impl_1" Type="Ft2:EntireDesign" Part="xc7a35tcpg236-1" ConstrsSet="BCD_modulo_3_util_vector_logic_10_2" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="BCD_modulo_3_util_vector_logic_10_2_synth_1" IncludeInArchive="false" GenFullBitstream="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2019"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2019"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="BCD_modulo_3_util_vector_logic_12_1_impl_1" Type="Ft2:EntireDesign" Part="xc7a35tcpg236-1" ConstrsSet="BCD_modulo_3_util_vector_logic_12_1" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="BCD_modulo_3_util_vector_logic_12_1_synth_1" IncludeInArchive="false" GenFullBitstream="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2019"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2019"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="BCD_modulo_3_util_vector_logic_13_5_impl_1" Type="Ft2:EntireDesign" Part="xc7a35tcpg236-1" ConstrsSet="BCD_modulo_3_util_vector_logic_13_5" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="BCD_modulo_3_util_vector_logic_13_5_synth_1" IncludeInArchive="false" GenFullBitstream="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2019"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2019"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="BCD_modulo_3_util_vector_logic_9_0_impl_1" Type="Ft2:EntireDesign" Part="xc7a35tcpg236-1" ConstrsSet="BCD_modulo_3_util_vector_logic_9_0" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="BCD_modulo_3_util_vector_logic_9_0_synth_1" IncludeInArchive="false" GenFullBitstream="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2019"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2019"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="BCD_modulo_3_util_vector_logic_11_0_impl_1" Type="Ft2:EntireDesign" Part="xc7a35tcpg236-1" ConstrsSet="BCD_modulo_3_util_vector_logic_11_0" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="BCD_modulo_3_util_vector_logic_11_0_synth_1" IncludeInArchive="false" GenFullBitstream="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2019"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2019"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="BCD_modulo_3_util_vector_logic_10_1_impl_1" Type="Ft2:EntireDesign" Part="xc7a35tcpg236-1" ConstrsSet="BCD_modulo_3_util_vector_logic_10_1" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="BCD_modulo_3_util_vector_logic_10_1_synth_1" IncludeInArchive="false" GenFullBitstream="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2019"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2019"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="BCD_modulo_3_util_vector_logic_4_2_impl_1" Type="Ft2:EntireDesign" Part="xc7a35tcpg236-1" ConstrsSet="BCD_modulo_3_util_vector_logic_4_2" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="BCD_modulo_3_util_vector_logic_4_2_synth_1" IncludeInArchive="false" GenFullBitstream="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2019"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2019"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="BCD_modulo_3_util_vector_logic_4_4_impl_1" Type="Ft2:EntireDesign" Part="xc7a35tcpg236-1" ConstrsSet="BCD_modulo_3_util_vector_logic_4_4" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="BCD_modulo_3_util_vector_logic_4_4_synth_1" IncludeInArchive="false" GenFullBitstream="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2019"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2019"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="BCD_modulo_3_util_vector_logic_4_3_impl_1" Type="Ft2:EntireDesign" Part="xc7a35tcpg236-1" ConstrsSet="BCD_modulo_3_util_vector_logic_4_3" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="BCD_modulo_3_util_vector_logic_4_3_synth_1" IncludeInArchive="false" GenFullBitstream="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2019"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2019"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="BCD_modulo_3_util_vector_logic_4_5_impl_1" Type="Ft2:EntireDesign" Part="xc7a35tcpg236-1" ConstrsSet="BCD_modulo_3_util_vector_logic_4_5" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="BCD_modulo_3_util_vector_logic_4_5_synth_1" IncludeInArchive="false" GenFullBitstream="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2019"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2019"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="BCD_modulo_3_util_vector_logic_4_6_impl_1" Type="Ft2:EntireDesign" Part="xc7a35tcpg236-1" ConstrsSet="BCD_modulo_3_util_vector_logic_4_6" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="BCD_modulo_3_util_vector_logic_4_6_synth_1" IncludeInArchive="false" GenFullBitstream="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2019"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2019"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="BCD_modulo_3_util_vector_logic_10_0_impl_1" Type="Ft2:EntireDesign" Part="xc7a35tcpg236-1" ConstrsSet="BCD_modulo_3_util_vector_logic_10_0" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="BCD_modulo_3_util_vector_logic_10_0_synth_1" IncludeInArchive="false" GenFullBitstream="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2019"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2019"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="BCD_modulo_3_util_vector_logic_12_0_impl_1" Type="Ft2:EntireDesign" Part="xc7a35tcpg236-1" ConstrsSet="BCD_modulo_3_util_vector_logic_12_0" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="BCD_modulo_3_util_vector_logic_12_0_synth_1" IncludeInArchive="false" GenFullBitstream="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2019"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2019"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="BCD_modulo_3_util_vector_logic_13_0_impl_1" Type="Ft2:EntireDesign" Part="xc7a35tcpg236-1" ConstrsSet="BCD_modulo_3_util_vector_logic_13_0" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="BCD_modulo_3_util_vector_logic_13_0_synth_1" IncludeInArchive="false" GenFullBitstream="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2019"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2019"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="BCD_modulo_3_util_vector_logic_14_0_impl_1" Type="Ft2:EntireDesign" Part="xc7a35tcpg236-1" ConstrsSet="BCD_modulo_3_util_vector_logic_14_0" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="BCD_modulo_3_util_vector_logic_14_0_synth_1" IncludeInArchive="false" GenFullBitstream="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2019"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2019"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="BCD_modulo_3_util_vector_logic_13_1_impl_1" Type="Ft2:EntireDesign" Part="xc7a35tcpg236-1" ConstrsSet="BCD_modulo_3_util_vector_logic_13_1" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="BCD_modulo_3_util_vector_logic_13_1_synth_1" IncludeInArchive="false" GenFullBitstream="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2019"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2019"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="BCD_modulo_3_util_vector_logic_14_1_impl_1" Type="Ft2:EntireDesign" Part="xc7a35tcpg236-1" ConstrsSet="BCD_modulo_3_util_vector_logic_14_1" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="BCD_modulo_3_util_vector_logic_14_1_synth_1" IncludeInArchive="false" GenFullBitstream="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2019"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2019"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="BCD_modulo_3_util_vector_logic_22_0_impl_1" Type="Ft2:EntireDesign" Part="xc7a35tcpg236-1" ConstrsSet="BCD_modulo_3_util_vector_logic_22_0" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="BCD_modulo_3_util_vector_logic_22_0_synth_1" IncludeInArchive="false" GenFullBitstream="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2019"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2019"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="BCD_modulo_3_util_vector_logic_13_3_impl_1" Type="Ft2:EntireDesign" Part="xc7a35tcpg236-1" ConstrsSet="BCD_modulo_3_util_vector_logic_13_3" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="BCD_modulo_3_util_vector_logic_13_3_synth_1" IncludeInArchive="false" GenFullBitstream="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2019"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2019"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="BCD_modulo_3_util_vector_logic_15_1_impl_1" Type="Ft2:EntireDesign" Part="xc7a35tcpg236-1" ConstrsSet="BCD_modulo_3_util_vector_logic_15_1" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="BCD_modulo_3_util_vector_logic_15_1_synth_1" IncludeInArchive="false" GenFullBitstream="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2019"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2019"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="BCD_modulo_3_util_vector_logic_15_0_impl_1" Type="Ft2:EntireDesign" Part="xc7a35tcpg236-1" ConstrsSet="BCD_modulo_3_util_vector_logic_15_0" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="BCD_modulo_3_util_vector_logic_15_0_synth_1" IncludeInArchive="false" GenFullBitstream="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2019"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2019"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="BCD_modulo_3_util_vector_logic_13_4_impl_1" Type="Ft2:EntireDesign" Part="xc7a35tcpg236-1" ConstrsSet="BCD_modulo_3_util_vector_logic_13_4" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="BCD_modulo_3_util_vector_logic_13_4_synth_1" IncludeInArchive="false" GenFullBitstream="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2019"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2019"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="BCD_modulo_3_util_vector_logic_13_2_impl_1" Type="Ft2:EntireDesign" Part="xc7a35tcpg236-1" ConstrsSet="BCD_modulo_3_util_vector_logic_13_2" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="BCD_modulo_3_util_vector_logic_13_2_synth_1" IncludeInArchive="false" GenFullBitstream="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2019"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2019"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="BCD_modulo_3_util_vector_logic_11_4_impl_1" Type="Ft2:EntireDesign" Part="xc7a35tcpg236-1" ConstrsSet="BCD_modulo_3_util_vector_logic_11_4" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="BCD_modulo_3_util_vector_logic_11_4_synth_1" IncludeInArchive="false" GenFullBitstream="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2019"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2019"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="BCD_modulo_3_util_vector_logic_15_8_impl_1" Type="Ft2:EntireDesign" Part="xc7a35tcpg236-1" ConstrsSet="BCD_modulo_3_util_vector_logic_15_8" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="BCD_modulo_3_util_vector_logic_15_8_synth_1" IncludeInArchive="false" GenFullBitstream="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2019"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2019"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="BCD_modulo_3_util_vector_logic_1_4_impl_1" Type="Ft2:EntireDesign" Part="xc7a35tcpg236-1" ConstrsSet="BCD_modulo_3_util_vector_logic_1_4" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="BCD_modulo_3_util_vector_logic_1_4_synth_1" IncludeInArchive="false" GenFullBitstream="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2019"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2019"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="BCD_modulo_3_util_vector_logic_17_6_impl_1" Type="Ft2:EntireDesign" Part="xc7a35tcpg236-1" ConstrsSet="BCD_modulo_3_util_vector_logic_17_6" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="BCD_modulo_3_util_vector_logic_17_6_synth_1" IncludeInArchive="false" GenFullBitstream="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2019"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2019"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="BCD_modulo_3_util_vector_logic_5_5_impl_1" Type="Ft2:EntireDesign" Part="xc7a35tcpg236-1" ConstrsSet="BCD_modulo_3_util_vector_logic_5_5" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="BCD_modulo_3_util_vector_logic_5_5_synth_1" IncludeInArchive="false" GenFullBitstream="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2019"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2019"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="BCD_modulo_3_util_vector_logic_3_4_impl_1" Type="Ft2:EntireDesign" Part="xc7a35tcpg236-1" ConstrsSet="BCD_modulo_3_util_vector_logic_3_4" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="BCD_modulo_3_util_vector_logic_3_4_synth_1" IncludeInArchive="false" GenFullBitstream="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2019"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2019"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="BCD_modulo_3_util_vector_logic_20_4_impl_1" Type="Ft2:EntireDesign" Part="xc7a35tcpg236-1" ConstrsSet="BCD_modulo_3_util_vector_logic_20_4" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="BCD_modulo_3_util_vector_logic_20_4_synth_1" IncludeInArchive="false" GenFullBitstream="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2019"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2019"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="BCD_modulo_3_util_vector_logic_12_5_impl_1" Type="Ft2:EntireDesign" Part="xc7a35tcpg236-1" ConstrsSet="BCD_modulo_3_util_vector_logic_12_5" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="BCD_modulo_3_util_vector_logic_12_5_synth_1" IncludeInArchive="false" GenFullBitstream="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2019"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2019"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="BCD_modulo_3_util_vector_logic_10_6_impl_1" Type="Ft2:EntireDesign" Part="xc7a35tcpg236-1" ConstrsSet="BCD_modulo_3_util_vector_logic_10_6" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="BCD_modulo_3_util_vector_logic_10_6_synth_1" IncludeInArchive="false" GenFullBitstream="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2019"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2019"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="BCD_modulo_3_util_vector_logic_21_4_impl_1" Type="Ft2:EntireDesign" Part="xc7a35tcpg236-1" ConstrsSet="BCD_modulo_3_util_vector_logic_21_4" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="BCD_modulo_3_util_vector_logic_21_4_synth_1" IncludeInArchive="false" GenFullBitstream="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2019"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2019"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="BCD_modulo_3_util_vector_logic_6_4_impl_1" Type="Ft2:EntireDesign" Part="xc7a35tcpg236-1" ConstrsSet="BCD_modulo_3_util_vector_logic_6_4" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="BCD_modulo_3_util_vector_logic_6_4_synth_1" IncludeInArchive="false" GenFullBitstream="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2019"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2019"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="BCD_modulo_3_util_vector_logic_22_6_impl_1" Type="Ft2:EntireDesign" Part="xc7a35tcpg236-1" ConstrsSet="BCD_modulo_3_util_vector_logic_22_6" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="BCD_modulo_3_util_vector_logic_22_6_synth_1" IncludeInArchive="false" GenFullBitstream="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2019"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2019"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="BCD_modulo_3_util_vector_logic_24_1_impl_1" Type="Ft2:EntireDesign" Part="xc7a35tcpg236-1" ConstrsSet="BCD_modulo_3_util_vector_logic_24_1" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="BCD_modulo_3_util_vector_logic_24_1_synth_1" IncludeInArchive="false" GenFullBitstream="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2019"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2019"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="BCD_modulo_3_util_vector_logic_25_1_impl_1" Type="Ft2:EntireDesign" Part="xc7a35tcpg236-1" ConstrsSet="BCD_modulo_3_util_vector_logic_25_1" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="BCD_modulo_3_util_vector_logic_25_1_synth_1" IncludeInArchive="false" GenFullBitstream="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2019"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2019"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="BCD_modulo_3_util_vector_logic_0_15_impl_1" Type="Ft2:EntireDesign" Part="xc7a35tcpg236-1" ConstrsSet="BCD_modulo_3_util_vector_logic_0_15" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="BCD_modulo_3_util_vector_logic_0_15_synth_1" IncludeInArchive="false" GenFullBitstream="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2019"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2019"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="BCD_modulo_3_util_vector_logic_0_16_impl_1" Type="Ft2:EntireDesign" Part="xc7a35tcpg236-1" ConstrsSet="BCD_modulo_3_util_vector_logic_0_16" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="BCD_modulo_3_util_vector_logic_0_16_synth_1" IncludeInArchive="false" GenFullBitstream="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2019"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2019"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="BCD_modulo_3_util_vector_logic_7_5_impl_1" Type="Ft2:EntireDesign" Part="xc7a35tcpg236-1" ConstrsSet="BCD_modulo_3_util_vector_logic_7_5" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="BCD_modulo_3_util_vector_logic_7_5_synth_1" IncludeInArchive="false" GenFullBitstream="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2019"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2019"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="BCD_modulo_3_util_vector_logic_13_13_impl_1" Type="Ft2:EntireDesign" Part="xc7a35tcpg236-1" ConstrsSet="BCD_modulo_3_util_vector_logic_13_13" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="BCD_modulo_3_util_vector_logic_13_13_synth_1" IncludeInArchive="false" GenFullBitstream="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2019"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2019"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="BCD_modulo_3_util_vector_logic_23_4_impl_1" Type="Ft2:EntireDesign" Part="xc7a35tcpg236-1" ConstrsSet="BCD_modulo_3_util_vector_logic_23_4" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="BCD_modulo_3_util_vector_logic_23_4_synth_1" IncludeInArchive="false" GenFullBitstream="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2019"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2019"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="BCD_modulo_3_util_vector_logic_8_4_impl_1" Type="Ft2:EntireDesign" Part="xc7a35tcpg236-1" ConstrsSet="BCD_modulo_3_util_vector_logic_8_4" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="BCD_modulo_3_util_vector_logic_8_4_synth_1" IncludeInArchive="false" GenFullBitstream="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2019"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2019"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="BCD_modulo_3_util_vector_logic_16_6_impl_1" Type="Ft2:EntireDesign" Part="xc7a35tcpg236-1" ConstrsSet="BCD_modulo_3_util_vector_logic_16_6" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="BCD_modulo_3_util_vector_logic_16_6_synth_1" IncludeInArchive="false" GenFullBitstream="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2019"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2019"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="BCD_modulo_3_util_vector_logic_4_21_impl_1" Type="Ft2:EntireDesign" Part="xc7a35tcpg236-1" ConstrsSet="BCD_modulo_3_util_vector_logic_4_21" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="BCD_modulo_3_util_vector_logic_4_21_synth_1" IncludeInArchive="false" GenFullBitstream="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2019"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2019"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="BCD_modulo_3_util_vector_logic_14_7_impl_1" Type="Ft2:EntireDesign" Part="xc7a35tcpg236-1" ConstrsSet="BCD_modulo_3_util_vector_logic_14_7" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="BCD_modulo_3_util_vector_logic_14_7_synth_1" IncludeInArchive="false" GenFullBitstream="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2019"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2019"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="BCD_modulo_3_util_vector_logic_19_4_impl_1" Type="Ft2:EntireDesign" Part="xc7a35tcpg236-1" ConstrsSet="BCD_modulo_3_util_vector_logic_19_4" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="BCD_modulo_3_util_vector_logic_19_4_synth_1" IncludeInArchive="false" GenFullBitstream="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2019"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2019"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="BCD_modulo_3_util_vector_logic_18_4_impl_1" Type="Ft2:EntireDesign" Part="xc7a35tcpg236-1" ConstrsSet="BCD_modulo_3_util_vector_logic_18_4" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="BCD_modulo_3_util_vector_logic_18_4_synth_1" IncludeInArchive="false" GenFullBitstream="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2019"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2019"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="BCD_modulo_3_util_vector_logic_9_4_impl_1" Type="Ft2:EntireDesign" Part="xc7a35tcpg236-1" ConstrsSet="BCD_modulo_3_util_vector_logic_9_4" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="BCD_modulo_3_util_vector_logic_9_4_synth_1" IncludeInArchive="false" GenFullBitstream="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2019"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2019"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="BCD_modulo_3_util_vector_logic_0_17_impl_1" Type="Ft2:EntireDesign" Part="xc7a35tcpg236-1" ConstrsSet="BCD_modulo_3_util_vector_logic_0_17" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="BCD_modulo_3_util_vector_logic_0_17_synth_1" IncludeInArchive="false" GenFullBitstream="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2019"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2019"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="BCD_modulo_3_util_vector_logic_2_4_impl_1" Type="Ft2:EntireDesign" Part="xc7a35tcpg236-1" ConstrsSet="BCD_modulo_3_util_vector_logic_2_4" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="BCD_modulo_3_util_vector_logic_2_4_synth_1" IncludeInArchive="false" GenFullBitstream="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2019"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2019"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
  </Runs>
  <Board/>
  <DashboardSummary Version="1" Minor="0">
    <Dashboards>
      <Dashboard Name="default_dashboard">
        <Gadgets>
          <Gadget Name="drc_1" Type="drc" Version="1" Row="2" Column="0">
            <GadgetParam Name="REPORTS" Type="string_list" Value="impl_1#impl_1_route_report_drc_0 "/>
          </Gadget>
          <Gadget Name="methodology_1" Type="methodology" Version="1" Row="2" Column="1">
            <GadgetParam Name="REPORTS" Type="string_list" Value="impl_1#impl_1_route_report_methodology_0 "/>
          </Gadget>
          <Gadget Name="power_1" Type="power" Version="1" Row="1" Column="0">
            <GadgetParam Name="REPORTS" Type="string_list" Value="impl_1#impl_1_route_report_power_0 "/>
          </Gadget>
          <Gadget Name="timing_1" Type="timing" Version="1" Row="0" Column="1">
            <GadgetParam Name="REPORTS" Type="string_list" Value="impl_1#impl_1_route_report_timing_summary_0 "/>
          </Gadget>
          <Gadget Name="utilization_1" Type="utilization" Version="1" Row="0" Column="0">
            <GadgetParam Name="REPORTS" Type="string_list" Value="synth_1#synth_1_synth_report_utilization_0 "/>
            <GadgetParam Name="RUN.STEP" Type="string" Value="synth_design"/>
            <GadgetParam Name="RUN.TYPE" Type="string" Value="synthesis"/>
          </Gadget>
          <Gadget Name="utilization_2" Type="utilization" Version="1" Row="1" Column="1">
            <GadgetParam Name="REPORTS" Type="string_list" Value="impl_1#impl_1_place_report_utilization_0 "/>
          </Gadget>
        </Gadgets>
      </Dashboard>
      <CurrentDashboard>default_dashboard</CurrentDashboard>
    </Dashboards>
  </DashboardSummary>
  <BootPmcSettings Version="1" Minor="0">
    <Parameters>
      <Parameter Name="PMC_CDO.ATTRS.LOADADDR" Value="" Type="string"/>
      <Parameter Name="BOOT.PMC.QSPI_ENABLE" Value="0" Type="string"/>
      <Parameter Name="BOOT.PMC.QSPI_FB_CLK" Value="0" Type="string"/>
      <Parameter Name="BOOT.PMC.QSPI_FREQ" Value="300" Type="string"/>
      <Parameter Name="BOOT.PMC.QSPI_BUS_WIDTH" Value="x1" Type="string"/>
      <Parameter Name="BOOT.PMC.QSPI_DATA_MODE" Value="Single" Type="string"/>
      <Parameter Name="BOOT.PMC.SD0_ENABLE" Value="0" Type="string"/>
      <Parameter Name="BOOT.PMC.SD0_FREQ" Value="200" Type="string"/>
      <Parameter Name="BOOT.PMC.SD0_SLOT_TYPE" Value="SD 2.0" Type="string"/>
      <Parameter Name="BOOT.PMC.SD0_DATA_TRANSFER_MODE" Value="4Bit" Type="string"/>
      <Parameter Name="BOOT.PMC.SD1_ENABLE" Value="0" Type="string"/>
      <Parameter Name="BOOT.PMC.SD1_FREQ" Value="200" Type="string"/>
      <Parameter Name="BOOT.PMC.SD1_SLOT_TYPE" Value="SD 2.0" Type="string"/>
      <Parameter Name="BOOT.PMC.SD1_DATA_TRANSFER_MODE" Value="4Bit" Type="string"/>
      <Parameter Name="BOOT.PMC.OSPI_ENABLE" Value="0" Type="string"/>
      <Parameter Name="BOOT.PMC.OSPI_FREQ" Value="300" Type="string"/>
      <Parameter Name="BOOT.USB_ENABLE" Value="0" Type="string"/>
      <Parameter Name="BOOT.PMC.SMAP_ENABLE" Value="0" Type="string"/>
      <Parameter Name="BOOT.PMC.SMAP_DATA_WIDTH" Value="32 Bit" Type="string"/>
      <Parameter Name="BOOT.PMC.OSC_FREQ" Value="33.333" Type="string"/>
      <Parameter Name="BOOT.SECONDARY.PCIE_ENABLE" Value="0" Type="string"/>
    </Parameters>
  </BootPmcSettings>
</Project>
