// Seed: 849414086
module module_0 (
    input supply1 id_0
    , id_11,
    output tri1 id_1,
    input uwire id_2,
    input wor id_3,
    output wor id_4,
    input supply0 id_5,
    input tri id_6,
    input tri0 id_7,
    input wor id_8,
    output wor id_9
);
  wire id_12;
  wire id_13;
  assign id_1 = id_7;
endmodule
module module_1 (
    output supply1 id_0,
    input supply0 id_1,
    output wand id_2,
    output supply1 id_3,
    input supply0 id_4,
    input wor id_5,
    input wire id_6,
    input wand id_7,
    input supply1 id_8,
    output tri id_9,
    output wor id_10,
    input tri1 id_11
    , id_14,
    output tri id_12
);
  assign id_0 = id_7;
  integer id_15;
  assign id_14 = 1 ? 1 == 1 : 1'b0 == id_7;
  module_0(
      id_8, id_2, id_4, id_4, id_9, id_4, id_7, id_4, id_1, id_12
  );
endmodule
