[2025-09-17 23:56:14] START suite=cs trace=cassandra_phase1_core2
CMD: ./bin/champsim -c -w 20000000 -i 100000000 /home/ho/prefetch_aware_insertion_ptr/traces/cs/cassandra_phase1_core2.trace.xz
[VMEM] WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 20000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 16 GiB Channels: 1 Width: 64-bit Data Rate: 3205 MT/s
Heartbeat CPU 0 instructions: 10000004 cycles: 5366973 heartbeat IPC: 1.863 cumulative IPC: 1.863 (Simulation time: 00 hr 00 min 57 sec)
Heartbeat CPU 0 instructions: 20000004 cycles: 9156443 heartbeat IPC: 2.639 cumulative IPC: 2.184 (Simulation time: 00 hr 01 min 42 sec)
Warmup finished CPU 0 instructions: 20000004 cycles: 9156443 cumulative IPC: 2.184 (Simulation time: 00 hr 01 min 42 sec)
Warmup complete CPU 0 instructions: 20000004 cycles: 9156443 cumulative IPC: 2.184 (Simulation time: 00 hr 01 min 42 sec)
Heartbeat CPU 0 instructions: 30000008 cycles: 22449860 heartbeat IPC: 0.7523 cumulative IPC: 0.7523 (Simulation time: 00 hr 03 min 13 sec)
Heartbeat CPU 0 instructions: 40000011 cycles: 35970199 heartbeat IPC: 0.7396 cumulative IPC: 0.7459 (Simulation time: 00 hr 04 min 47 sec)
Heartbeat CPU 0 instructions: 50000012 cycles: 48935024 heartbeat IPC: 0.7713 cumulative IPC: 0.7542 (Simulation time: 00 hr 06 min 05 sec)
Heartbeat CPU 0 instructions: 60000013 cycles: 63315943 heartbeat IPC: 0.6954 cumulative IPC: 0.7386 (Simulation time: 00 hr 07 min 27 sec)
Heartbeat CPU 0 instructions: 70000013 cycles: 77291089 heartbeat IPC: 0.7156 cumulative IPC: 0.7338 (Simulation time: 00 hr 08 min 56 sec)
Heartbeat CPU 0 instructions: 80000013 cycles: 91616956 heartbeat IPC: 0.698 cumulative IPC: 0.7276 (Simulation time: 00 hr 10 min 30 sec)
Heartbeat CPU 0 instructions: 90000014 cycles: 106566414 heartbeat IPC: 0.6689 cumulative IPC: 0.7186 (Simulation time: 00 hr 12 min 04 sec)
*** Reached end of trace: (0, "/home/ho/prefetch_aware_insertion_ptr/traces/cs/cassandra_phase1_core2.trace.xz")
Heartbeat CPU 0 instructions: 100000015 cycles: 120777856 heartbeat IPC: 0.7037 cumulative IPC: 0.7167 (Simulation time: 00 hr 13 min 34 sec)
Heartbeat CPU 0 instructions: 110000016 cycles: 134125722 heartbeat IPC: 0.7492 cumulative IPC: 0.7202 (Simulation time: 00 hr 15 min 00 sec)
Simulation finished CPU 0 instructions: 100000000 cycles: 139400334 cumulative IPC: 0.7174 (Simulation time: 00 hr 16 min 32 sec)
Simulation complete CPU 0 instructions: 100000000 cycles: 139400334 cumulative IPC: 0.7174 (Simulation time: 00 hr 16 min 32 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /home/ho/prefetch_aware_insertion_ptr/traces/cs/cassandra_phase1_core2.trace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 0.7174 instructions: 100000000 cycles: 139400334
CPU 0 Branch Prediction Accuracy: 98.95% MPKI: 0.03167 Average ROB Occupancy at Mispredict: 1.623e+05
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.00403
BRANCH_INDIRECT: 0.02644
BRANCH_CONDITIONAL: 0.0012
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0


====Backend Stall Breakdown====
ROB_STALL: 6346996
LQ_STALL: 189788
SQ_STALL: 324319


====ROB Stall Breakdown====

== Average ==
ADDR_TRANS: 171.30225
REPLAY_LOAD: 96.24946
NON_REPLAY_LOAD: 27.708403

== Total ==
ADDR_TRANS: 2195067
REPLAY_LOAD: 3057364
NON_REPLAY_LOAD: 1094565

== Counts ==
ADDR_TRANS: 12814
REPLAY_LOAD: 31765
NON_REPLAY_LOAD: 39503

cpu0->cpu0_STLB TOTAL        ACCESS:     657646 HIT:     422182 MISS:     235464 MSHR_MERGE:          6
cpu0->cpu0_STLB LOAD         ACCESS:     657646 HIT:     422182 MISS:     235464 MSHR_MERGE:          6
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: 280.1 cycles
cpu0->cpu0_L2C TOTAL        ACCESS:    2481000 HIT:     987839 MISS:    1493161 MSHR_MERGE:     131194
cpu0->cpu0_L2C LOAD         ACCESS:    1044249 HIT:     357598 MISS:     686651 MSHR_MERGE:      23869
cpu0->cpu0_L2C RFO          ACCESS:     105995 HIT:      39828 MISS:      66167 MSHR_MERGE:          1
cpu0->cpu0_L2C PREFETCH     ACCESS:     595491 HIT:     256733 MISS:     338758 MSHR_MERGE:     107324
cpu0->cpu0_L2C WRITE        ACCESS:     272493 HIT:     272194 MISS:        299 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:     462772 HIT:      61486 MISS:     401286 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:     439433 ISSUED:     439433 USEFUL:     143614 USELESS:       7550
cpu0->cpu0_L2C AVERAGE MISS LATENCY: 102.1 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:    3171249 HIT:    2675661 MISS:     495588 MSHR_MERGE:     159036
cpu0->cpu0_L1I LOAD         ACCESS:    3171249 HIT:    2675661 MISS:     495588 MSHR_MERGE:     159036
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1I AVERAGE MISS LATENCY: 55.19 cycles
cpu0->cpu0_L1D TOTAL        ACCESS:   14733578 HIT:   12635740 MISS:    2097838 MSHR_MERGE:     665258
cpu0->cpu0_L1D LOAD         ACCESS:    9630871 HIT:    8690251 MISS:     940620 MSHR_MERGE:     232921
cpu0->cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH     ACCESS:     810867 HIT:     569592 MISS:     241275 MSHR_MERGE:      85161
cpu0->cpu0_L1D WRITE        ACCESS:    3749436 HIT:    3318910 MISS:     430526 MSHR_MERGE:     324531
cpu0->cpu0_L1D TRANSLATION  ACCESS:     542404 HIT:      56987 MISS:     485417 MSHR_MERGE:      22645
cpu0->cpu0_L1D PREFETCH REQUESTED:     978580 ISSUED:     810867 USEFUL:     130339 USELESS:       7002
cpu0->cpu0_L1D AVERAGE MISS LATENCY: 91 cycles
cpu0->cpu0_ITLB TOTAL        ACCESS:    2571928 HIT:    2450316 MISS:     121612 MSHR_MERGE:      67485
cpu0->cpu0_ITLB LOAD         ACCESS:    2571928 HIT:    2450316 MISS:     121612 MSHR_MERGE:      67485
cpu0->cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_ITLB AVERAGE MISS LATENCY: 81.15 cycles
cpu0->cpu0_DTLB TOTAL        ACCESS:   13141831 HIT:   12363972 MISS:     777859 MSHR_MERGE:     174340
cpu0->cpu0_DTLB LOAD         ACCESS:   13141831 HIT:   12363972 MISS:     777859 MSHR_MERGE:     174340
cpu0->cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_DTLB AVERAGE MISS LATENCY: 106.3 cycles
cpu0->LLC TOTAL        ACCESS:    1578822 HIT:     479813 MISS:    1099009 MSHR_MERGE:       3969
cpu0->LLC LOAD         ACCESS:     662781 HIT:     160607 MISS:     502174 MSHR_MERGE:        125
cpu0->LLC RFO          ACCESS:      66166 HIT:      24592 MISS:      41574 MSHR_MERGE:          0
cpu0->LLC PREFETCH     ACCESS:     231434 HIT:       4440 MISS:     226994 MSHR_MERGE:       3844
cpu0->LLC WRITE        ACCESS:     217155 HIT:     216767 MISS:        388 MSHR_MERGE:          0
cpu0->LLC TRANSLATION  ACCESS:     401286 HIT:      73407 MISS:     327879 MSHR_MERGE:          0
cpu0->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->LLC AVERAGE MISS LATENCY: 100.8 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:      31596
  ROW_BUFFER_MISS:    1063016
  AVG DBUS CONGESTED CYCLE: 8.041
Channel 0 WQ ROW_BUFFER_HIT:      64884
  ROW_BUFFER_MISS:     121298
  FULL:          0
Channel 0 REFRESHES ISSUED:      11616

==== TLB→Cache/MEM Breakdown (ROI totals across all caches) ====

DTLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level                  0       219520        59507        29408        87401
---------------------------------------------------------------
  STLB miss resolved @ L1D                0         1525        10230         9266        95324
  STLB miss resolved @ L2C                0         1494         8013        14772        82839
  STLB miss resolved @ LLC                0         1048        12285        24992        49100
  STLB miss resolved @ MEM                0         1733        24356        30571       293403

ITLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level              15127         1594        32638        14391        11100
---------------------------------------------------------------
  STLB miss resolved @ L1D              158           83          794         3479         3184
  STLB miss resolved @ L2C              252           76         1106         2332         1485
  STLB miss resolved @ LLC              470          146         1574        10548         3730
  STLB miss resolved @ MEM              302          147         1531         9455        15263
[2025-09-18 00:12:47] END   suite=cs trace=cassandra_phase1_core2 (rc=0)
