# compile verilog/system verilog design source files
sv xil_defaultlib  \
"../../../../Lab06_.srcs/sources_1/new/mux4_2b.sv" \
"../../../../Lab06_.srcs/sources_1/new/sseg1_.sv" \
"../../../../Lab06_.srcs/sources_1/new/sseg1_wrapper.sv" \
"../../../../Lab06_.srcs/sources_1/new/sseg_decoder.sv" \
"../../../../Lab06_.srcs/sim_2/new/sseg_1_testbench.sv" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
