
ILI93XX_EXAMPLE1.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         00001744  00400000  00400000  00008000  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .relocate     00000438  20000000  00401744  00010000  2**3
                  CONTENTS, ALLOC, LOAD, DATA
  2 .bss          00000468  20000438  00401b7c  00010438  2**2
                  ALLOC
  3 .stack        00003000  200008a0  00401fe4  00010438  2**0
                  ALLOC
  4 .ARM.attributes 0000002a  00000000  00000000  00010438  2**0
                  CONTENTS, READONLY
  5 .comment      0000005b  00000000  00000000  00010462  2**0
                  CONTENTS, READONLY
  6 .debug_info   0000bfa6  00000000  00000000  000104bd  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_abbrev 00001ba5  00000000  00000000  0001c463  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_loc    000057fb  00000000  00000000  0001e008  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_aranges 00000930  00000000  00000000  00023803  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_ranges 00000918  00000000  00000000  00024133  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_macro  0001374e  00000000  00000000  00024a4b  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_line   0000a3e7  00000000  00000000  00038199  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_str    000583b1  00000000  00000000  00042580  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_frame  0000160c  00000000  00000000  0009a934  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00400000 <_sfixed>:
  400000:	200038a0 	.word	0x200038a0
  400004:	0040112d 	.word	0x0040112d
  400008:	00401129 	.word	0x00401129
  40000c:	00401129 	.word	0x00401129
  400010:	00401129 	.word	0x00401129
  400014:	00401129 	.word	0x00401129
  400018:	00401129 	.word	0x00401129
	...
  40002c:	00401129 	.word	0x00401129
  400030:	00401129 	.word	0x00401129
  400034:	00000000 	.word	0x00000000
  400038:	00401129 	.word	0x00401129
  40003c:	00401129 	.word	0x00401129
  400040:	00401129 	.word	0x00401129
  400044:	00401129 	.word	0x00401129
  400048:	00401129 	.word	0x00401129
  40004c:	00401129 	.word	0x00401129
  400050:	00401129 	.word	0x00401129
  400054:	00401129 	.word	0x00401129
  400058:	00401129 	.word	0x00401129
  40005c:	00401129 	.word	0x00401129
  400060:	00401129 	.word	0x00401129
  400064:	00401129 	.word	0x00401129
  400068:	00000000 	.word	0x00000000
  40006c:	00400f71 	.word	0x00400f71
  400070:	00400f85 	.word	0x00400f85
  400074:	00400f99 	.word	0x00400f99
  400078:	00401129 	.word	0x00401129
  40007c:	00401129 	.word	0x00401129
	...
  400088:	00401129 	.word	0x00401129
  40008c:	00401129 	.word	0x00401129
  400090:	00401129 	.word	0x00401129
  400094:	00401129 	.word	0x00401129
  400098:	00401129 	.word	0x00401129
  40009c:	004014fd 	.word	0x004014fd
  4000a0:	00401129 	.word	0x00401129
  4000a4:	00401129 	.word	0x00401129
  4000a8:	00401129 	.word	0x00401129
  4000ac:	00401129 	.word	0x00401129
  4000b0:	00401129 	.word	0x00401129
  4000b4:	00401539 	.word	0x00401539
  4000b8:	00401129 	.word	0x00401129
  4000bc:	00401129 	.word	0x00401129
  4000c0:	00401129 	.word	0x00401129
  4000c4:	00401129 	.word	0x00401129
  4000c8:	00401129 	.word	0x00401129

004000cc <__do_global_dtors_aux>:
  4000cc:	b510      	push	{r4, lr}
  4000ce:	4c05      	ldr	r4, [pc, #20]	; (4000e4 <__do_global_dtors_aux+0x18>)
  4000d0:	7823      	ldrb	r3, [r4, #0]
  4000d2:	b933      	cbnz	r3, 4000e2 <__do_global_dtors_aux+0x16>
  4000d4:	4b04      	ldr	r3, [pc, #16]	; (4000e8 <__do_global_dtors_aux+0x1c>)
  4000d6:	b113      	cbz	r3, 4000de <__do_global_dtors_aux+0x12>
  4000d8:	4804      	ldr	r0, [pc, #16]	; (4000ec <__do_global_dtors_aux+0x20>)
  4000da:	f3af 8000 	nop.w
  4000de:	2301      	movs	r3, #1
  4000e0:	7023      	strb	r3, [r4, #0]
  4000e2:	bd10      	pop	{r4, pc}
  4000e4:	20000438 	.word	0x20000438
  4000e8:	00000000 	.word	0x00000000
  4000ec:	00401744 	.word	0x00401744

004000f0 <frame_dummy>:
  4000f0:	4b08      	ldr	r3, [pc, #32]	; (400114 <frame_dummy+0x24>)
  4000f2:	b510      	push	{r4, lr}
  4000f4:	b11b      	cbz	r3, 4000fe <frame_dummy+0xe>
  4000f6:	4808      	ldr	r0, [pc, #32]	; (400118 <frame_dummy+0x28>)
  4000f8:	4908      	ldr	r1, [pc, #32]	; (40011c <frame_dummy+0x2c>)
  4000fa:	f3af 8000 	nop.w
  4000fe:	4808      	ldr	r0, [pc, #32]	; (400120 <frame_dummy+0x30>)
  400100:	6803      	ldr	r3, [r0, #0]
  400102:	b903      	cbnz	r3, 400106 <frame_dummy+0x16>
  400104:	bd10      	pop	{r4, pc}
  400106:	4b07      	ldr	r3, [pc, #28]	; (400124 <frame_dummy+0x34>)
  400108:	2b00      	cmp	r3, #0
  40010a:	d0fb      	beq.n	400104 <frame_dummy+0x14>
  40010c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  400110:	4718      	bx	r3
  400112:	bf00      	nop
  400114:	00000000 	.word	0x00000000
  400118:	00401744 	.word	0x00401744
  40011c:	2000043c 	.word	0x2000043c
  400120:	00401744 	.word	0x00401744
  400124:	00000000 	.word	0x00000000

00400128 <sysclk_init>:
	pmc_disable_udpck();
}
#endif // CONFIG_USBCLK_SOURCE

void sysclk_init(void)
{
  400128:	b510      	push	{r4, lr}
	/* Set flash wait state to max in case the below clock switching. */
	system_init_flash(CHIP_FREQ_CPU_MAX);
  40012a:	480e      	ldr	r0, [pc, #56]	; (400164 <sysclk_init+0x3c>)
  40012c:	4b0e      	ldr	r3, [pc, #56]	; (400168 <sysclk_init+0x40>)
  40012e:	4798      	blx	r3
		pmc_switch_mainck_to_fastrc(CKGR_MOR_MOSCRCF_12_MHz);
		break;


	case OSC_MAINCK_XTAL:
		pmc_switch_mainck_to_xtal(PMC_OSC_XTAL,
  400130:	2000      	movs	r0, #0
  400132:	213e      	movs	r1, #62	; 0x3e
  400134:	4b0d      	ldr	r3, [pc, #52]	; (40016c <sysclk_init+0x44>)
  400136:	4798      	blx	r3
	case OSC_MAINCK_4M_RC:
	case OSC_MAINCK_8M_RC:
	case OSC_MAINCK_12M_RC:
	case OSC_MAINCK_XTAL:
	case OSC_MAINCK_BYPASS:
		return pmc_osc_is_ready_mainck();
  400138:	4c0d      	ldr	r4, [pc, #52]	; (400170 <sysclk_init+0x48>)
  40013a:	47a0      	blx	r4
 *
 * \param id A number identifying the oscillator to wait for.
 */
static inline void osc_wait_ready(uint8_t id)
{
	while (!osc_is_ready(id)) {
  40013c:	2800      	cmp	r0, #0
  40013e:	d0fc      	beq.n	40013a <sysclk_init+0x12>
static inline void pll_enable(const struct pll_config *p_cfg, uint32_t ul_pll_id)
{
	Assert(ul_pll_id < NR_PLLS);

	if (ul_pll_id == PLLA_ID) {
		pmc_disable_pllack(); // Always stop PLL first!
  400140:	4b0c      	ldr	r3, [pc, #48]	; (400174 <sysclk_init+0x4c>)
  400142:	4798      	blx	r3
		PMC->CKGR_PLLAR = CKGR_PLLAR_ONE | p_cfg->ctrl;
  400144:	4a0c      	ldr	r2, [pc, #48]	; (400178 <sysclk_init+0x50>)
  400146:	4b0d      	ldr	r3, [pc, #52]	; (40017c <sysclk_init+0x54>)
  400148:	629a      	str	r2, [r3, #40]	; 0x28
static inline uint32_t pll_is_locked(uint32_t ul_pll_id)
{
	Assert(ul_pll_id < NR_PLLS);

	if (ul_pll_id == PLLA_ID) {
		return pmc_is_locked_pllack();
  40014a:	4c0d      	ldr	r4, [pc, #52]	; (400180 <sysclk_init+0x58>)
  40014c:	47a0      	blx	r4
 */
static inline int pll_wait_for_lock(unsigned int pll_id)
{
	Assert(pll_id < NR_PLLS);

	while (!pll_is_locked(pll_id)) {
  40014e:	2800      	cmp	r0, #0
  400150:	d0fc      	beq.n	40014c <sysclk_init+0x24>

		pll_enable_source(CONFIG_PLL0_SOURCE);
		pll_config_defaults(&pllcfg, 0);
		pll_enable(&pllcfg, 0);
		pll_wait_for_lock(0);
		pmc_switch_mck_to_pllack(CONFIG_SYSCLK_PRES);
  400152:	2010      	movs	r0, #16
  400154:	4b0b      	ldr	r3, [pc, #44]	; (400184 <sysclk_init+0x5c>)
  400156:	4798      	blx	r3
		pmc_switch_mck_to_pllbck(CONFIG_SYSCLK_PRES);
	}
#endif

	/* Update the SystemFrequency variable */
	SystemCoreClockUpdate();
  400158:	4b0b      	ldr	r3, [pc, #44]	; (400188 <sysclk_init+0x60>)
  40015a:	4798      	blx	r3

	/* Set a flash wait state depending on the new cpu frequency */
	system_init_flash(sysclk_get_cpu_hz());
  40015c:	4801      	ldr	r0, [pc, #4]	; (400164 <sysclk_init+0x3c>)
  40015e:	4b02      	ldr	r3, [pc, #8]	; (400168 <sysclk_init+0x40>)
  400160:	4798      	blx	r3
  400162:	bd10      	pop	{r4, pc}
  400164:	07270e00 	.word	0x07270e00
  400168:	004012f1 	.word	0x004012f1
  40016c:	00401015 	.word	0x00401015
  400170:	00401069 	.word	0x00401069
  400174:	00401079 	.word	0x00401079
  400178:	20133f01 	.word	0x20133f01
  40017c:	400e0400 	.word	0x400e0400
  400180:	00401089 	.word	0x00401089
  400184:	00400fad 	.word	0x00400fad
  400188:	004011dd 	.word	0x004011dd

0040018c <board_init>:
#include "conf_board.h"
#include "gpio.h"
#include "ioport.h"

void board_init(void)
{
  40018c:	b538      	push	{r3, r4, r5, lr}
#ifndef CONF_BOARD_KEEP_WATCHDOG_AT_INIT
	/* Disable the watchdog */
	WDT->WDT_MR = WDT_MR_WDDIS;
  40018e:	f44f 4200 	mov.w	r2, #32768	; 0x8000
  400192:	4b24      	ldr	r3, [pc, #144]	; (400224 <board_init+0x98>)
  400194:	605a      	str	r2, [r3, #4]
 *
 * \param ul_id Id (number) of the peripheral clock.
 */
static inline void sysclk_enable_peripheral_clock(uint32_t ul_id)
{
	pmc_enable_periph_clk(ul_id);
  400196:	200b      	movs	r0, #11
  400198:	4c23      	ldr	r4, [pc, #140]	; (400228 <board_init+0x9c>)
  40019a:	47a0      	blx	r4
  40019c:	200c      	movs	r0, #12
  40019e:	47a0      	blx	r4
  4001a0:	200d      	movs	r0, #13
  4001a2:	47a0      	blx	r4
	 * Here IOPORT must be initialized for others to use before setting up IO.
	 */
	ioport_init();

	/* Configure LED pins */
	gpio_configure_pin(LED0_GPIO, LED0_FLAGS);
  4001a4:	2013      	movs	r0, #19
  4001a6:	f04f 5160 	mov.w	r1, #939524096	; 0x38000000
  4001aa:	4c20      	ldr	r4, [pc, #128]	; (40022c <board_init+0xa0>)
  4001ac:	47a0      	blx	r4
	gpio_configure_pin(LED1_GPIO, LED1_FLAGS);
  4001ae:	2014      	movs	r0, #20
  4001b0:	f04f 5160 	mov.w	r1, #939524096	; 0x38000000
  4001b4:	47a0      	blx	r4

	/* Configure Push Button pins */
	gpio_configure_pin(GPIO_PUSH_BUTTON_1, GPIO_PUSH_BUTTON_1_FLAGS);
  4001b6:	2023      	movs	r0, #35	; 0x23
  4001b8:	491d      	ldr	r1, [pc, #116]	; (400230 <board_init+0xa4>)
  4001ba:	47a0      	blx	r4
	gpio_configure_pin(GPIO_PUSH_BUTTON_2, GPIO_PUSH_BUTTON_2_FLAGS);
  4001bc:	204c      	movs	r0, #76	; 0x4c
  4001be:	491d      	ldr	r1, [pc, #116]	; (400234 <board_init+0xa8>)
  4001c0:	47a0      	blx	r4

#ifdef CONF_BOARD_UART_CONSOLE
	/* Configure UART pins */
	gpio_configure_group(PINS_UART0_PIO, PINS_UART0, PINS_UART0_FLAGS);
  4001c2:	481d      	ldr	r0, [pc, #116]	; (400238 <board_init+0xac>)
  4001c4:	f44f 61c0 	mov.w	r1, #1536	; 0x600
  4001c8:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
  4001cc:	4b1b      	ldr	r3, [pc, #108]	; (40023c <board_init+0xb0>)
  4001ce:	4798      	blx	r3
	gpio_set_pin_low(PIN_RE_IDX);
#endif

#if defined(CONF_BOARD_ILI9325) || defined(CONF_BOARD_ILI93XX)
	/* Configure LCD EBI pins */
	gpio_configure_pin(PIN_EBI_DATA_BUS_D0, PIN_EBI_DATA_BUS_FLAGS);
  4001d0:	4d1b      	ldr	r5, [pc, #108]	; (400240 <board_init+0xb4>)
  4001d2:	2040      	movs	r0, #64	; 0x40
  4001d4:	4629      	mov	r1, r5
  4001d6:	47a0      	blx	r4
	gpio_configure_pin(PIN_EBI_DATA_BUS_D1, PIN_EBI_DATA_BUS_FLAGS);
  4001d8:	2041      	movs	r0, #65	; 0x41
  4001da:	4629      	mov	r1, r5
  4001dc:	47a0      	blx	r4
	gpio_configure_pin(PIN_EBI_DATA_BUS_D2, PIN_EBI_DATA_BUS_FLAGS);
  4001de:	2042      	movs	r0, #66	; 0x42
  4001e0:	4629      	mov	r1, r5
  4001e2:	47a0      	blx	r4
	gpio_configure_pin(PIN_EBI_DATA_BUS_D3, PIN_EBI_DATA_BUS_FLAGS);
  4001e4:	2043      	movs	r0, #67	; 0x43
  4001e6:	4629      	mov	r1, r5
  4001e8:	47a0      	blx	r4
	gpio_configure_pin(PIN_EBI_DATA_BUS_D4, PIN_EBI_DATA_BUS_FLAGS);
  4001ea:	2044      	movs	r0, #68	; 0x44
  4001ec:	4629      	mov	r1, r5
  4001ee:	47a0      	blx	r4
	gpio_configure_pin(PIN_EBI_DATA_BUS_D5, PIN_EBI_DATA_BUS_FLAGS);
  4001f0:	2045      	movs	r0, #69	; 0x45
  4001f2:	4629      	mov	r1, r5
  4001f4:	47a0      	blx	r4
	gpio_configure_pin(PIN_EBI_DATA_BUS_D6, PIN_EBI_DATA_BUS_FLAGS);
  4001f6:	2046      	movs	r0, #70	; 0x46
  4001f8:	4629      	mov	r1, r5
  4001fa:	47a0      	blx	r4
	gpio_configure_pin(PIN_EBI_DATA_BUS_D7, PIN_EBI_DATA_BUS_FLAGS);
  4001fc:	2047      	movs	r0, #71	; 0x47
  4001fe:	4629      	mov	r1, r5
  400200:	47a0      	blx	r4
	gpio_configure_pin(PIN_EBI_NRD, PIN_EBI_NRD_FLAGS);
  400202:	204b      	movs	r0, #75	; 0x4b
  400204:	4629      	mov	r1, r5
  400206:	47a0      	blx	r4
	gpio_configure_pin(PIN_EBI_NWE, PIN_EBI_NWE_FLAGS);
  400208:	2048      	movs	r0, #72	; 0x48
  40020a:	4629      	mov	r1, r5
  40020c:	47a0      	blx	r4
	gpio_configure_pin(PIN_EBI_NCS1, PIN_EBI_NCS1_FLAGS);
  40020e:	204f      	movs	r0, #79	; 0x4f
  400210:	4629      	mov	r1, r5
  400212:	47a0      	blx	r4
	gpio_configure_pin(PIN_EBI_LCD_RS, PIN_EBI_LCD_RS_FLAGS);
  400214:	2053      	movs	r0, #83	; 0x53
  400216:	4629      	mov	r1, r5
  400218:	47a0      	blx	r4
#endif

#ifdef CONF_BOARD_AAT3155
	/* Configure Backlight control pin */
	gpio_configure_pin(BOARD_AAT31XX_SET_GPIO, BOARD_AAT31XX_SET_FLAGS);
  40021a:	204d      	movs	r0, #77	; 0x4d
  40021c:	f04f 5140 	mov.w	r1, #805306368	; 0x30000000
  400220:	47a0      	blx	r4
  400222:	bd38      	pop	{r3, r4, r5, pc}
  400224:	400e1450 	.word	0x400e1450
  400228:	00401099 	.word	0x00401099
  40022c:	00400d09 	.word	0x00400d09
  400230:	28000079 	.word	0x28000079
  400234:	28000059 	.word	0x28000059
  400238:	400e0e00 	.word	0x400e0e00
  40023c:	00400e2d 	.word	0x00400e2d
  400240:	08000001 	.word	0x08000001

00400244 <aat31xx_set_backlight>:
 * \param ul_level backlight level.
 *
 * \note pin BOARD_AAT31XX_SET_GPIO must be configured before calling aat31xx_set_backlight.
 */
void aat31xx_set_backlight(uint32_t ul_level)
{
  400244:	b470      	push	{r4, r5, r6}
  400246:	b083      	sub	sp, #12
	volatile uint32_t ul_delay;
	uint32_t i;

#ifdef CONF_BOARD_AAT3155
	ul_level = AAT31XX_MAX_BACKLIGHT_LEVEL - ul_level + 1;
  400248:	f1c0 0011 	rsb	r0, r0, #17
#ifdef CONF_BOARD_AAT3193
	ul_level = AAT31XX_MAX_BACKLIGHT_LEVEL - ul_level + 1;
#endif

	/* Ensure valid level */
	ul_level = (ul_level > AAT31XX_MAX_BACKLIGHT_LEVEL) ? AAT31XX_MAX_BACKLIGHT_LEVEL : ul_level;
  40024c:	2810      	cmp	r0, #16
  40024e:	bf28      	it	cs
  400250:	2010      	movcs	r0, #16
	ul_level = (ul_level < AAT31XX_MIN_BACKLIGHT_LEVEL) ? AAT31XX_MIN_BACKLIGHT_LEVEL : ul_level;
  400252:	2800      	cmp	r0, #0
  400254:	bf08      	it	eq
  400256:	2001      	moveq	r0, #1
 * \param ul_level backlight level.
 *
 * \note pin BOARD_AAT31XX_SET_GPIO must be configured before calling aat31xx_set_backlight.
 */
void aat31xx_set_backlight(uint32_t ul_level)
{
  400258:	2100      	movs	r1, #0
	Pio *base = arch_ioport_pin_to_base(pin);

	if (level) {
		base->PIO_SODR = arch_ioport_pin_to_mask(pin);
	} else {
		base->PIO_CODR = arch_ioport_pin_to_mask(pin);
  40025a:	4e10      	ldr	r6, [pc, #64]	; (40029c <aat31xx_set_backlight+0x58>)
  40025c:	f44f 5500 	mov.w	r5, #8192	; 0x2000
	ul_level = (ul_level < AAT31XX_MIN_BACKLIGHT_LEVEL) ? AAT31XX_MIN_BACKLIGHT_LEVEL : ul_level;

	/* Set new backlight level */
	for (i = 0; i < ul_level; i++) {
		ioport_set_pin_level(BOARD_AAT31XX_SET_GPIO, IOPORT_PIN_LEVEL_LOW);
		ul_delay = DELAY_PULSE;
  400260:	2418      	movs	r4, #24
  400262:	6375      	str	r5, [r6, #52]	; 0x34
  400264:	9401      	str	r4, [sp, #4]
		while (ul_delay--) {
  400266:	9b01      	ldr	r3, [sp, #4]
  400268:	1e5a      	subs	r2, r3, #1
  40026a:	9201      	str	r2, [sp, #4]
  40026c:	2b00      	cmp	r3, #0
  40026e:	d1fa      	bne.n	400266 <aat31xx_set_backlight+0x22>
		bool level)
{
	Pio *base = arch_ioport_pin_to_base(pin);

	if (level) {
		base->PIO_SODR = arch_ioport_pin_to_mask(pin);
  400270:	6335      	str	r5, [r6, #48]	; 0x30
		}

		ioport_set_pin_level(BOARD_AAT31XX_SET_GPIO, IOPORT_PIN_LEVEL_HIGH);

		ul_delay = DELAY_PULSE;
  400272:	9401      	str	r4, [sp, #4]
		while (ul_delay--) {
  400274:	9b01      	ldr	r3, [sp, #4]
  400276:	1e5a      	subs	r2, r3, #1
  400278:	9201      	str	r2, [sp, #4]
  40027a:	2b00      	cmp	r3, #0
  40027c:	d1fa      	bne.n	400274 <aat31xx_set_backlight+0x30>
	/* Ensure valid level */
	ul_level = (ul_level > AAT31XX_MAX_BACKLIGHT_LEVEL) ? AAT31XX_MAX_BACKLIGHT_LEVEL : ul_level;
	ul_level = (ul_level < AAT31XX_MIN_BACKLIGHT_LEVEL) ? AAT31XX_MIN_BACKLIGHT_LEVEL : ul_level;

	/* Set new backlight level */
	for (i = 0; i < ul_level; i++) {
  40027e:	3101      	adds	r1, #1
  400280:	4281      	cmp	r1, r0
  400282:	d3ee      	bcc.n	400262 <aat31xx_set_backlight+0x1e>
		ul_delay = DELAY_PULSE;
		while (ul_delay--) {
		}
	}

	ul_delay = DELAY_ENABLE;
  400284:	f44f 3300 	mov.w	r3, #131072	; 0x20000
  400288:	9301      	str	r3, [sp, #4]
	while (ul_delay--) {
  40028a:	9b01      	ldr	r3, [sp, #4]
  40028c:	1e5a      	subs	r2, r3, #1
  40028e:	9201      	str	r2, [sp, #4]
  400290:	2b00      	cmp	r3, #0
  400292:	d1fa      	bne.n	40028a <aat31xx_set_backlight+0x46>
	}
}
  400294:	b003      	add	sp, #12
  400296:	bc70      	pop	{r4, r5, r6}
  400298:	4770      	bx	lr
  40029a:	bf00      	nop
  40029c:	400e1200 	.word	0x400e1200

004002a0 <aat31xx_disable_backlight>:

/**
 * \brief Switch off backlight.
 */
void aat31xx_disable_backlight(void)
{
  4002a0:	b082      	sub	sp, #8
	} else {
		base->PIO_CODR = arch_ioport_pin_to_mask(pin);
  4002a2:	f44f 5200 	mov.w	r2, #8192	; 0x2000
  4002a6:	4b06      	ldr	r3, [pc, #24]	; (4002c0 <aat31xx_disable_backlight+0x20>)
  4002a8:	635a      	str	r2, [r3, #52]	; 0x34
	volatile uint32_t ul_delay;

	ioport_set_pin_level(BOARD_AAT31XX_SET_GPIO, IOPORT_PIN_LEVEL_LOW);

	ul_delay = DELAY_DISABLE;
  4002aa:	f44f 3300 	mov.w	r3, #131072	; 0x20000
  4002ae:	9301      	str	r3, [sp, #4]
	while (ul_delay--) {
  4002b0:	9b01      	ldr	r3, [sp, #4]
  4002b2:	1e5a      	subs	r2, r3, #1
  4002b4:	9201      	str	r2, [sp, #4]
  4002b6:	2b00      	cmp	r3, #0
  4002b8:	d1fa      	bne.n	4002b0 <aat31xx_disable_backlight+0x10>
	}
}
  4002ba:	b002      	add	sp, #8
  4002bc:	4770      	bx	lr
  4002be:	bf00      	nop
  4002c0:	400e1200 	.word	0x400e1200

004002c4 <ili93xx_write_ram_prepare>:
/**
 * \brief Prepare to write GRAM data for ili93xx.
 */
static void ili93xx_write_ram_prepare(void)
{
	if (g_uc_device_type == DEVICE_TYPE_ILI9325) {
  4002c4:	4b0a      	ldr	r3, [pc, #40]	; (4002f0 <ili93xx_write_ram_prepare+0x2c>)
  4002c6:	781b      	ldrb	r3, [r3, #0]
  4002c8:	2b01      	cmp	r3, #1
  4002ca:	d106      	bne.n	4002da <ili93xx_write_ram_prepare+0x16>
/** Define EBI access for ILI93xx 8-bit System Interface.*/
#if defined(BOARD_ILI93XX_ADDR) && defined (BOARD_ILI93XX_RS)
static inline void LCD_IR(uint8_t lcd_index)
{
	/** ILI93XX index register address */
	*((volatile uint8_t *)(BOARD_ILI93XX_ADDR)) = lcd_index;
  4002cc:	f04f 43c2 	mov.w	r3, #1627389952	; 0x61000000
  4002d0:	2200      	movs	r2, #0
  4002d2:	701a      	strb	r2, [r3, #0]
  4002d4:	2222      	movs	r2, #34	; 0x22
  4002d6:	701a      	strb	r2, [r3, #0]
  4002d8:	4770      	bx	lr
		/** Write Data to GRAM (R22h) */
		LCD_IR(0);
		LCD_IR(ILI9325_GRAM_DATA_REG);
	} else if (g_uc_device_type == DEVICE_TYPE_ILI9341) {
  4002da:	2b02      	cmp	r3, #2
  4002dc:	d107      	bne.n	4002ee <ili93xx_write_ram_prepare+0x2a>
  4002de:	f04f 43c2 	mov.w	r3, #1627389952	; 0x61000000
  4002e2:	222c      	movs	r2, #44	; 0x2c
  4002e4:	701a      	strb	r2, [r3, #0]
  4002e6:	2200      	movs	r2, #0
  4002e8:	701a      	strb	r2, [r3, #0]
  4002ea:	223c      	movs	r2, #60	; 0x3c
  4002ec:	701a      	strb	r2, [r3, #0]
  4002ee:	4770      	bx	lr
  4002f0:	20000814 	.word	0x20000814

004002f4 <ili93xx_write_ram>:
 *
 * \param ul_color 24-bits RGB color.
 */
static void ili93xx_write_ram(ili93xx_color_t ul_color)
{
	LCD_WD((ul_color >> 16) & 0xFF);
  4002f4:	f3c0 4207 	ubfx	r2, r0, #16, #8
}

static inline void LCD_WD(uint8_t lcd_data)
{
	*((volatile uint8_t *)((BOARD_ILI93XX_ADDR) | (BOARD_ILI93XX_RS))) =
  4002f8:	4b03      	ldr	r3, [pc, #12]	; (400308 <ili93xx_write_ram+0x14>)
  4002fa:	701a      	strb	r2, [r3, #0]
	LCD_WD((ul_color >> 8) & 0xFF);
  4002fc:	f3c0 2207 	ubfx	r2, r0, #8, #8
  400300:	701a      	strb	r2, [r3, #0]
	LCD_WD(ul_color & 0xFF);
  400302:	b2c0      	uxtb	r0, r0
  400304:	7018      	strb	r0, [r3, #0]
  400306:	4770      	bx	lr
  400308:	61000002 	.word	0x61000002

0040030c <ili93xx_write_ram_buffer>:
 * \param p_ul_buf data buffer.
 * \param ul_size size in pixels.
 */
static void ili93xx_write_ram_buffer(const ili93xx_color_t *p_ul_buf,
		uint32_t ul_size)
{
  40030c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  400310:	4607      	mov	r7, r0
  400312:	4688      	mov	r8, r1
	uint32_t ul_addr;
	for (ul_addr = 0; ul_addr < (ul_size - ul_size % 8); ul_addr += 8) {
  400314:	f031 0907 	bics.w	r9, r1, #7
  400318:	d018      	beq.n	40034c <ili93xx_write_ram_buffer+0x40>
  40031a:	4604      	mov	r4, r0
  40031c:	2600      	movs	r6, #0
		ili93xx_write_ram(p_ul_buf[ul_addr]);
  40031e:	4d12      	ldr	r5, [pc, #72]	; (400368 <ili93xx_write_ram_buffer+0x5c>)
  400320:	f857 0026 	ldr.w	r0, [r7, r6, lsl #2]
  400324:	47a8      	blx	r5
		ili93xx_write_ram(p_ul_buf[ul_addr + 1]);
  400326:	6860      	ldr	r0, [r4, #4]
  400328:	47a8      	blx	r5
		ili93xx_write_ram(p_ul_buf[ul_addr + 2]);
  40032a:	68a0      	ldr	r0, [r4, #8]
  40032c:	47a8      	blx	r5
		ili93xx_write_ram(p_ul_buf[ul_addr + 3]);
  40032e:	68e0      	ldr	r0, [r4, #12]
  400330:	47a8      	blx	r5
		ili93xx_write_ram(p_ul_buf[ul_addr + 4]);
  400332:	6920      	ldr	r0, [r4, #16]
  400334:	47a8      	blx	r5
		ili93xx_write_ram(p_ul_buf[ul_addr + 5]);
  400336:	6960      	ldr	r0, [r4, #20]
  400338:	47a8      	blx	r5
		ili93xx_write_ram(p_ul_buf[ul_addr + 6]);
  40033a:	69a0      	ldr	r0, [r4, #24]
  40033c:	47a8      	blx	r5
		ili93xx_write_ram(p_ul_buf[ul_addr + 7]);
  40033e:	69e0      	ldr	r0, [r4, #28]
  400340:	47a8      	blx	r5
 */
static void ili93xx_write_ram_buffer(const ili93xx_color_t *p_ul_buf,
		uint32_t ul_size)
{
	uint32_t ul_addr;
	for (ul_addr = 0; ul_addr < (ul_size - ul_size % 8); ul_addr += 8) {
  400342:	3608      	adds	r6, #8
  400344:	3420      	adds	r4, #32
  400346:	454e      	cmp	r6, r9
  400348:	d3ea      	bcc.n	400320 <ili93xx_write_ram_buffer+0x14>
  40034a:	e000      	b.n	40034e <ili93xx_write_ram_buffer+0x42>
  40034c:	2600      	movs	r6, #0
		ili93xx_write_ram(p_ul_buf[ul_addr + 4]);
		ili93xx_write_ram(p_ul_buf[ul_addr + 5]);
		ili93xx_write_ram(p_ul_buf[ul_addr + 6]);
		ili93xx_write_ram(p_ul_buf[ul_addr + 7]);
	}
	for (; ul_addr < ul_size; ul_addr++) {
  40034e:	45b0      	cmp	r8, r6
  400350:	d908      	bls.n	400364 <ili93xx_write_ram_buffer+0x58>
  400352:	eb07 0486 	add.w	r4, r7, r6, lsl #2
		ili93xx_write_ram(p_ul_buf[ul_addr]);
  400356:	4d04      	ldr	r5, [pc, #16]	; (400368 <ili93xx_write_ram_buffer+0x5c>)
  400358:	f854 0b04 	ldr.w	r0, [r4], #4
  40035c:	47a8      	blx	r5
		ili93xx_write_ram(p_ul_buf[ul_addr + 4]);
		ili93xx_write_ram(p_ul_buf[ul_addr + 5]);
		ili93xx_write_ram(p_ul_buf[ul_addr + 6]);
		ili93xx_write_ram(p_ul_buf[ul_addr + 7]);
	}
	for (; ul_addr < ul_size; ul_addr++) {
  40035e:	3601      	adds	r6, #1
  400360:	45b0      	cmp	r8, r6
  400362:	d8f9      	bhi.n	400358 <ili93xx_write_ram_buffer+0x4c>
  400364:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  400368:	004002f5 	.word	0x004002f5

0040036c <ili93xx_write_register_word>:
/** Define EBI access for ILI93xx 8-bit System Interface.*/
#if defined(BOARD_ILI93XX_ADDR) && defined (BOARD_ILI93XX_RS)
static inline void LCD_IR(uint8_t lcd_index)
{
	/** ILI93XX index register address */
	*((volatile uint8_t *)(BOARD_ILI93XX_ADDR)) = lcd_index;
  40036c:	f04f 43c2 	mov.w	r3, #1627389952	; 0x61000000
  400370:	2200      	movs	r2, #0
  400372:	701a      	strb	r2, [r3, #0]
  400374:	7018      	strb	r0, [r3, #0]
 */
static void ili93xx_write_register_word(uint8_t uc_reg, uint16_t us_data)
{
	LCD_IR(0);
	LCD_IR(uc_reg);
	LCD_WD((us_data >> 8) & 0xFF);
  400376:	0a0a      	lsrs	r2, r1, #8
}

static inline void LCD_WD(uint8_t lcd_data)
{
	*((volatile uint8_t *)((BOARD_ILI93XX_ADDR) | (BOARD_ILI93XX_RS))) =
  400378:	3302      	adds	r3, #2
  40037a:	701a      	strb	r2, [r3, #0]
	LCD_WD(us_data & 0xFF);
  40037c:	b2c9      	uxtb	r1, r1
  40037e:	7019      	strb	r1, [r3, #0]
  400380:	4770      	bx	lr
  400382:	bf00      	nop

00400384 <ili93xx_write_register>:
 * \param uc_reg register address.
 * \param us_data data to be written.
 */
static void ili93xx_write_register(uint8_t uc_reg, uint8_t *p_data,
		uint8_t uc_datacnt)
{
  400384:	b410      	push	{r4}
/** Define EBI access for ILI93xx 8-bit System Interface.*/
#if defined(BOARD_ILI93XX_ADDR) && defined (BOARD_ILI93XX_RS)
static inline void LCD_IR(uint8_t lcd_index)
{
	/** ILI93XX index register address */
	*((volatile uint8_t *)(BOARD_ILI93XX_ADDR)) = lcd_index;
  400386:	f04f 43c2 	mov.w	r3, #1627389952	; 0x61000000
  40038a:	2400      	movs	r4, #0
  40038c:	701c      	strb	r4, [r3, #0]
  40038e:	7018      	strb	r0, [r3, #0]
	LCD_IR(0);
	LCD_IR(uc_reg);
	for (uint8_t i = 0; i < uc_datacnt; i++) {
  400390:	b14a      	cbz	r2, 4003a6 <ili93xx_write_register+0x22>
  400392:	1e4b      	subs	r3, r1, #1
  400394:	1e50      	subs	r0, r2, #1
  400396:	fa51 f180 	uxtab	r1, r1, r0
}

static inline void LCD_WD(uint8_t lcd_data)
{
	*((volatile uint8_t *)((BOARD_ILI93XX_ADDR) | (BOARD_ILI93XX_RS))) =
  40039a:	4804      	ldr	r0, [pc, #16]	; (4003ac <ili93xx_write_register+0x28>)
		LCD_WD(p_data[i]);
  40039c:	f813 2f01 	ldrb.w	r2, [r3, #1]!
  4003a0:	7002      	strb	r2, [r0, #0]
static void ili93xx_write_register(uint8_t uc_reg, uint8_t *p_data,
		uint8_t uc_datacnt)
{
	LCD_IR(0);
	LCD_IR(uc_reg);
	for (uint8_t i = 0; i < uc_datacnt; i++) {
  4003a2:	428b      	cmp	r3, r1
  4003a4:	d1fa      	bne.n	40039c <ili93xx_write_register+0x18>
		LCD_WD(p_data[i]);
	}
}
  4003a6:	f85d 4b04 	ldr.w	r4, [sp], #4
  4003aa:	4770      	bx	lr
  4003ac:	61000002 	.word	0x61000002

004003b0 <ili93xx_delay>:

/**
 * \brief Delay function.
 */
static void ili93xx_delay(uint32_t ul_ms)
{
  4003b0:	b082      	sub	sp, #8
	volatile uint32_t i;

	for (i = 0; i < ul_ms; i++) {
  4003b2:	2300      	movs	r3, #0
  4003b4:	9301      	str	r3, [sp, #4]
  4003b6:	9b01      	ldr	r3, [sp, #4]
  4003b8:	4298      	cmp	r0, r3
  4003ba:	d911      	bls.n	4003e0 <ili93xx_delay+0x30>
		for (i = 0; i < 100000; i++) {
  4003bc:	2100      	movs	r1, #0
  4003be:	4a09      	ldr	r2, [pc, #36]	; (4003e4 <ili93xx_delay+0x34>)
  4003c0:	9101      	str	r1, [sp, #4]
  4003c2:	9b01      	ldr	r3, [sp, #4]
  4003c4:	4293      	cmp	r3, r2
  4003c6:	d805      	bhi.n	4003d4 <ili93xx_delay+0x24>
  4003c8:	9b01      	ldr	r3, [sp, #4]
  4003ca:	3301      	adds	r3, #1
  4003cc:	9301      	str	r3, [sp, #4]
  4003ce:	9b01      	ldr	r3, [sp, #4]
  4003d0:	4293      	cmp	r3, r2
  4003d2:	d9f9      	bls.n	4003c8 <ili93xx_delay+0x18>
 */
static void ili93xx_delay(uint32_t ul_ms)
{
	volatile uint32_t i;

	for (i = 0; i < ul_ms; i++) {
  4003d4:	9b01      	ldr	r3, [sp, #4]
  4003d6:	3301      	adds	r3, #1
  4003d8:	9301      	str	r3, [sp, #4]
  4003da:	9b01      	ldr	r3, [sp, #4]
  4003dc:	4283      	cmp	r3, r0
  4003de:	d3ef      	bcc.n	4003c0 <ili93xx_delay+0x10>
		for (i = 0; i < 100000; i++) {
		}
	}
}
  4003e0:	b002      	add	sp, #8
  4003e2:	4770      	bx	lr
  4003e4:	0001869f 	.word	0x0001869f

004003e8 <ili93xx_check_box_coordinates>:
 * \param p_ul_x2 X coordinate of lower-right corner on LCD.
 * \param p_ul_y2 Y coordinate of lower-right corner on LCD.
 */
static void ili93xx_check_box_coordinates(uint32_t *p_ul_x1, uint32_t *p_ul_y1,
		uint32_t *p_ul_x2, uint32_t *p_ul_y2)
{
  4003e8:	b430      	push	{r4, r5}
	uint32_t dw;

	if (*p_ul_x1 >= g_ul_lcd_x_length) {
  4003ea:	4c15      	ldr	r4, [pc, #84]	; (400440 <ili93xx_check_box_coordinates+0x58>)
  4003ec:	6824      	ldr	r4, [r4, #0]
  4003ee:	6805      	ldr	r5, [r0, #0]
  4003f0:	42a5      	cmp	r5, r4
		*p_ul_x1 = g_ul_lcd_x_length - 1;
  4003f2:	bf24      	itt	cs
  4003f4:	f104 35ff 	addcs.w	r5, r4, #4294967295
  4003f8:	6005      	strcs	r5, [r0, #0]
	}

	if (*p_ul_x2 >= g_ul_lcd_x_length) {
  4003fa:	6815      	ldr	r5, [r2, #0]
  4003fc:	42ac      	cmp	r4, r5
		*p_ul_x2 = g_ul_lcd_x_length - 1;
  4003fe:	bf9c      	itt	ls
  400400:	f104 34ff 	addls.w	r4, r4, #4294967295
  400404:	6014      	strls	r4, [r2, #0]
	}

	if (*p_ul_y1 >= g_ul_lcd_y_length) {
  400406:	4c0f      	ldr	r4, [pc, #60]	; (400444 <ili93xx_check_box_coordinates+0x5c>)
  400408:	6824      	ldr	r4, [r4, #0]
  40040a:	680d      	ldr	r5, [r1, #0]
  40040c:	42a5      	cmp	r5, r4
		*p_ul_y1 = g_ul_lcd_y_length - 1;
  40040e:	bf24      	itt	cs
  400410:	f104 35ff 	addcs.w	r5, r4, #4294967295
  400414:	600d      	strcs	r5, [r1, #0]
	}

	if (*p_ul_y2 >= g_ul_lcd_y_length) {
  400416:	681d      	ldr	r5, [r3, #0]
  400418:	42ac      	cmp	r4, r5
		*p_ul_y2 = g_ul_lcd_y_length - 1;
  40041a:	bf9c      	itt	ls
  40041c:	f104 34ff 	addls.w	r4, r4, #4294967295
  400420:	601c      	strls	r4, [r3, #0]
	}

	if (*p_ul_x1 > *p_ul_x2) {
  400422:	6804      	ldr	r4, [r0, #0]
  400424:	6815      	ldr	r5, [r2, #0]
  400426:	42ac      	cmp	r4, r5
		dw = *p_ul_x1;
		*p_ul_x1 = *p_ul_x2;
  400428:	bf84      	itt	hi
  40042a:	6005      	strhi	r5, [r0, #0]
		*p_ul_x2 = dw;
  40042c:	6014      	strhi	r4, [r2, #0]
	}

	if (*p_ul_y1 > *p_ul_y2) {
  40042e:	680a      	ldr	r2, [r1, #0]
  400430:	6818      	ldr	r0, [r3, #0]
  400432:	4282      	cmp	r2, r0
		dw = *p_ul_y1;
		*p_ul_y1 = *p_ul_y2;
  400434:	bf84      	itt	hi
  400436:	6008      	strhi	r0, [r1, #0]
		*p_ul_y2 = dw;
  400438:	601a      	strhi	r2, [r3, #0]
	}
}
  40043a:	bc30      	pop	{r4, r5}
  40043c:	4770      	bx	lr
  40043e:	bf00      	nop
  400440:	20000000 	.word	0x20000000
  400444:	20000004 	.word	0x20000004

00400448 <ili93xx_device_type_identify>:
 *        ILI9341 device ID locates in Read ID4 (RD3h) register.
 *
 * \return 0 if secceed in identifying device; otherwise fails.
 */
uint8_t ili93xx_device_type_identify(void)
{
  400448:	b082      	sub	sp, #8
/** Define EBI access for ILI93xx 8-bit System Interface.*/
#if defined(BOARD_ILI93XX_ADDR) && defined (BOARD_ILI93XX_RS)
static inline void LCD_IR(uint8_t lcd_index)
{
	/** ILI93XX index register address */
	*((volatile uint8_t *)(BOARD_ILI93XX_ADDR)) = lcd_index;
  40044a:	f04f 43c2 	mov.w	r3, #1627389952	; 0x61000000
  40044e:	2200      	movs	r2, #0
  400450:	701a      	strb	r2, [r3, #0]
  400452:	22d3      	movs	r2, #211	; 0xd3
  400454:	701a      	strb	r2, [r3, #0]
																lcd_data;
}

static inline uint8_t LCD_RD(void)
{
	return *((volatile uint8_t *)((BOARD_ILI93XX_ADDR) |(BOARD_ILI93XX_RS)));
  400456:	3302      	adds	r3, #2
  400458:	781a      	ldrb	r2, [r3, #0]
{
	LCD_IR(0);
	LCD_IR(uc_reg);

	for (uint8_t i = 0; i < uc_datacnt; i++) {
		p_data[i] = LCD_RD();
  40045a:	f88d 2000 	strb.w	r2, [sp]
  40045e:	781a      	ldrb	r2, [r3, #0]
  400460:	f88d 2001 	strb.w	r2, [sp, #1]
  400464:	781a      	ldrb	r2, [r3, #0]
  400466:	f88d 2002 	strb.w	r2, [sp, #2]
  40046a:	781b      	ldrb	r3, [r3, #0]
  40046c:	b2db      	uxtb	r3, r3
  40046e:	f88d 3003 	strb.w	r3, [sp, #3]
	uint8_t paratable[6];
	uint16_t chipid;

	/** Read ID4 (RD4h) register to get device code for ILI9341*/
	ili93xx_read_register(ILI9341_CMD_READ_ID4, paratable, 4);
	chipid = ((uint16_t)paratable[2] << 8) + paratable[3];
  400472:	b2d2      	uxtb	r2, r2
  400474:	eb03 2302 	add.w	r3, r3, r2, lsl #8

	if (chipid == ILI9341_DEVICE_CODE) {
  400478:	b29b      	uxth	r3, r3
  40047a:	f249 3241 	movw	r2, #37697	; 0x9341
  40047e:	4293      	cmp	r3, r2
  400480:	d104      	bne.n	40048c <ili93xx_device_type_identify+0x44>
		g_uc_device_type = DEVICE_TYPE_ILI9341;
  400482:	2202      	movs	r2, #2
  400484:	4b0e      	ldr	r3, [pc, #56]	; (4004c0 <ili93xx_device_type_identify+0x78>)
  400486:	701a      	strb	r2, [r3, #0]
		return 0;
  400488:	2000      	movs	r0, #0
  40048a:	e017      	b.n	4004bc <ili93xx_device_type_identify+0x74>
/** Define EBI access for ILI93xx 8-bit System Interface.*/
#if defined(BOARD_ILI93XX_ADDR) && defined (BOARD_ILI93XX_RS)
static inline void LCD_IR(uint8_t lcd_index)
{
	/** ILI93XX index register address */
	*((volatile uint8_t *)(BOARD_ILI93XX_ADDR)) = lcd_index;
  40048c:	f04f 43c2 	mov.w	r3, #1627389952	; 0x61000000
  400490:	2200      	movs	r2, #0
  400492:	701a      	strb	r2, [r3, #0]
  400494:	701a      	strb	r2, [r3, #0]
																lcd_data;
}

static inline uint8_t LCD_RD(void)
{
	return *((volatile uint8_t *)((BOARD_ILI93XX_ADDR) |(BOARD_ILI93XX_RS)));
  400496:	3302      	adds	r3, #2
  400498:	781a      	ldrb	r2, [r3, #0]
{
	LCD_IR(0);
	LCD_IR(uc_reg);

	for (uint8_t i = 0; i < uc_datacnt; i++) {
		p_data[i] = LCD_RD();
  40049a:	f88d 2000 	strb.w	r2, [sp]
  40049e:	781b      	ldrb	r3, [r3, #0]
		return 0;
	}

	/** Driver Code Read (R00h) for ILI9325*/
	ili93xx_read_register(ILI9325_DEVICE_CODE_REG, paratable, 2);
	chipid = ((uint16_t)paratable[0] << 8) + paratable[1];
  4004a0:	b2d2      	uxtb	r2, r2
  4004a2:	eb03 2302 	add.w	r3, r3, r2, lsl #8
	if (chipid == ILI9325_DEVICE_CODE) {
  4004a6:	b29b      	uxth	r3, r3
  4004a8:	f249 3225 	movw	r2, #37669	; 0x9325
  4004ac:	4293      	cmp	r3, r2
  4004ae:	d104      	bne.n	4004ba <ili93xx_device_type_identify+0x72>
		g_uc_device_type = DEVICE_TYPE_ILI9325;
  4004b0:	2201      	movs	r2, #1
  4004b2:	4b03      	ldr	r3, [pc, #12]	; (4004c0 <ili93xx_device_type_identify+0x78>)
  4004b4:	701a      	strb	r2, [r3, #0]
		return 0;
  4004b6:	2000      	movs	r0, #0
  4004b8:	e000      	b.n	4004bc <ili93xx_device_type_identify+0x74>
	}

	return 1;
  4004ba:	2001      	movs	r0, #1
}
  4004bc:	b002      	add	sp, #8
  4004be:	4770      	bx	lr
  4004c0:	20000814 	.word	0x20000814

004004c4 <ili93xx_display_on>:

/**
 * \brief Turn on the LCD.
 */
void ili93xx_display_on(void)
{
  4004c4:	b508      	push	{r3, lr}
	if (g_uc_device_type == DEVICE_TYPE_ILI9325) {
  4004c6:	4b09      	ldr	r3, [pc, #36]	; (4004ec <ili93xx_display_on+0x28>)
  4004c8:	781b      	ldrb	r3, [r3, #0]
  4004ca:	2b01      	cmp	r3, #1
  4004cc:	d105      	bne.n	4004da <ili93xx_display_on+0x16>
		ili93xx_write_register_word(ILI9325_DISP_CTRL1,
  4004ce:	2007      	movs	r0, #7
  4004d0:	f240 1133 	movw	r1, #307	; 0x133
  4004d4:	4b06      	ldr	r3, [pc, #24]	; (4004f0 <ili93xx_display_on+0x2c>)
  4004d6:	4798      	blx	r3
  4004d8:	bd08      	pop	{r3, pc}
				ILI9325_DISP_CTRL1_BASEE |
				ILI9325_DISP_CTRL1_GON |
				ILI9325_DISP_CTRL1_DTE |
				ILI9325_DISP_CTRL1_D(0x03));
	} else if (g_uc_device_type == DEVICE_TYPE_ILI9341) {
  4004da:	2b02      	cmp	r3, #2
  4004dc:	d104      	bne.n	4004e8 <ili93xx_display_on+0x24>
		ili93xx_write_register(ILI9341_CMD_DISPLAY_ON, NULL, 0);
  4004de:	2029      	movs	r0, #41	; 0x29
  4004e0:	2100      	movs	r1, #0
  4004e2:	460a      	mov	r2, r1
  4004e4:	4b03      	ldr	r3, [pc, #12]	; (4004f4 <ili93xx_display_on+0x30>)
  4004e6:	4798      	blx	r3
  4004e8:	bd08      	pop	{r3, pc}
  4004ea:	bf00      	nop
  4004ec:	20000814 	.word	0x20000814
  4004f0:	0040036d 	.word	0x0040036d
  4004f4:	00400385 	.word	0x00400385

004004f8 <ili93xx_set_foreground_color>:
 * \brief Set foreground color.
 *
 * \param ul_color foreground color.
 */
void ili93xx_set_foreground_color(ili93xx_color_t ul_color)
{
  4004f8:	4a04      	ldr	r2, [pc, #16]	; (40050c <ili93xx_set_foreground_color+0x14>)
  4004fa:	1f13      	subs	r3, r2, #4
  4004fc:	f502 726f 	add.w	r2, r2, #956	; 0x3bc
	uint32_t i;

	/** Fill the cache with selected color */
	for (i = 0; i < LCD_DATA_CACHE_SIZE; ++i) {
		g_ul_pixel_cache[i] = ul_color;
  400500:	f843 0f04 	str.w	r0, [r3, #4]!
void ili93xx_set_foreground_color(ili93xx_color_t ul_color)
{
	uint32_t i;

	/** Fill the cache with selected color */
	for (i = 0; i < LCD_DATA_CACHE_SIZE; ++i) {
  400504:	4293      	cmp	r3, r2
  400506:	d1fb      	bne.n	400500 <ili93xx_set_foreground_color+0x8>
		g_ul_pixel_cache[i] = ul_color;
	}
}
  400508:	4770      	bx	lr
  40050a:	bf00      	nop
  40050c:	20000454 	.word	0x20000454

00400510 <ili93xx_set_window>:
 * \param ul_width The width of the window.
 * \param ul_height The height of the window.
 */
void ili93xx_set_window(uint32_t ul_x, uint32_t ul_y, uint32_t ul_width,
		uint32_t ul_height)
{
  400510:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  400514:	b082      	sub	sp, #8
  400516:	460c      	mov	r4, r1
  400518:	4617      	mov	r7, r2
  40051a:	461e      	mov	r6, r3
	Assert(ul_x <= (g_ul_lcd_x_length - 1));
	Assert(ul_y <= (g_ul_lcd_y_length - 1));
	Assert(ul_width <= (g_ul_lcd_x_length - ul_x));
	Assert(ul_height <= (g_ul_lcd_y_length - ul_y));
	if (g_uc_device_type == DEVICE_TYPE_ILI9325) {
  40051c:	4b22      	ldr	r3, [pc, #136]	; (4005a8 <ili93xx_set_window+0x98>)
  40051e:	781b      	ldrb	r3, [r3, #0]
  400520:	2b01      	cmp	r3, #1
  400522:	d114      	bne.n	40054e <ili93xx_set_window+0x3e>
		/** Set Horizontal Address Start Position */
		ili93xx_write_register_word(ILI9325_HORIZONTAL_ADDR_START,
  400524:	b285      	uxth	r5, r0
  400526:	2050      	movs	r0, #80	; 0x50
  400528:	4629      	mov	r1, r5
  40052a:	f8df 8084 	ldr.w	r8, [pc, #132]	; 4005b0 <ili93xx_set_window+0xa0>
  40052e:	47c0      	blx	r8
  400530:	1e79      	subs	r1, r7, #1
				(uint16_t)ul_x);

		/** Set Horizontal Address End Position */
		ili93xx_write_register_word(ILI9325_HORIZONTAL_ADDR_END,
  400532:	4429      	add	r1, r5
  400534:	2051      	movs	r0, #81	; 0x51
  400536:	b289      	uxth	r1, r1
  400538:	47c0      	blx	r8
				(uint16_t)(ul_x + ul_width - 1));

		/** Set Vertical Address Start Position */
		ili93xx_write_register_word(ILI9325_VERTICAL_ADDR_START,
  40053a:	b2a4      	uxth	r4, r4
  40053c:	2052      	movs	r0, #82	; 0x52
  40053e:	4621      	mov	r1, r4
  400540:	47c0      	blx	r8
  400542:	1e71      	subs	r1, r6, #1
				(uint16_t)ul_y);

		/** Set Vertical Address End Position */
		ili93xx_write_register_word(ILI9325_VERTICAL_ADDR_END,
  400544:	4421      	add	r1, r4
  400546:	2053      	movs	r0, #83	; 0x53
  400548:	b289      	uxth	r1, r1
  40054a:	47c0      	blx	r8
  40054c:	e028      	b.n	4005a0 <ili93xx_set_window+0x90>
				(uint16_t)(ul_y + ul_height - 1));
	} else if (g_uc_device_type == DEVICE_TYPE_ILI9341) {
  40054e:	2b02      	cmp	r3, #2
  400550:	d126      	bne.n	4005a0 <ili93xx_set_window+0x90>
		uint8_t paratable[4];

		/** Set Column Address Position */
		paratable[0] = (ul_x >> 8) & 0xFF;
  400552:	0a03      	lsrs	r3, r0, #8
  400554:	f88d 3004 	strb.w	r3, [sp, #4]
		paratable[1] = ul_x & 0xFF;
  400558:	b2c3      	uxtb	r3, r0
  40055a:	f88d 3005 	strb.w	r3, [sp, #5]
  40055e:	3a01      	subs	r2, #1
		paratable[2] = ((ul_x + ul_width - 1) >> 8) & 0xFF;
  400560:	4410      	add	r0, r2
  400562:	0a00      	lsrs	r0, r0, #8
  400564:	f88d 0006 	strb.w	r0, [sp, #6]
  400568:	4617      	mov	r7, r2
		paratable[3] = (ul_x + ul_width - 1) & 0xFF;
  40056a:	441f      	add	r7, r3
  40056c:	f88d 7007 	strb.w	r7, [sp, #7]
		ili93xx_write_register(ILI9341_CMD_COLUMN_ADDRESS_SET,
  400570:	202a      	movs	r0, #42	; 0x2a
  400572:	a901      	add	r1, sp, #4
  400574:	2204      	movs	r2, #4
  400576:	4d0d      	ldr	r5, [pc, #52]	; (4005ac <ili93xx_set_window+0x9c>)
  400578:	47a8      	blx	r5
				paratable, 4);

		/** Set Page Address Position */
		paratable[0] = (ul_y >> 8) & 0xFF;
  40057a:	0a23      	lsrs	r3, r4, #8
  40057c:	f88d 3004 	strb.w	r3, [sp, #4]
		paratable[1] = ul_y & 0xFF;
  400580:	b2e3      	uxtb	r3, r4
  400582:	f88d 3005 	strb.w	r3, [sp, #5]
  400586:	1e72      	subs	r2, r6, #1
		paratable[2] = ((ul_y + ul_height - 1) >> 8) & 0xFF;
  400588:	4414      	add	r4, r2
  40058a:	0a24      	lsrs	r4, r4, #8
  40058c:	f88d 4006 	strb.w	r4, [sp, #6]
  400590:	4616      	mov	r6, r2
		paratable[3] = (ul_y + ul_height - 1) & 0xFF;
  400592:	441e      	add	r6, r3
  400594:	f88d 6007 	strb.w	r6, [sp, #7]
		ili93xx_write_register(ILI9341_CMD_PAGE_ADDRESS_SET,
  400598:	202b      	movs	r0, #43	; 0x2b
  40059a:	a901      	add	r1, sp, #4
  40059c:	2204      	movs	r2, #4
  40059e:	47a8      	blx	r5
				       paratable, 4);
	}
}
  4005a0:	b002      	add	sp, #8
  4005a2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  4005a6:	bf00      	nop
  4005a8:	20000814 	.word	0x20000814
  4005ac:	00400385 	.word	0x00400385
  4005b0:	0040036d 	.word	0x0040036d

004005b4 <ili93xx_set_cursor_position>:
 *
 * \param us_x X coordinate of upper-left corner on LCD.
 * \param us_y Y coordinate of upper-left corner on LCD.
 */
void ili93xx_set_cursor_position(uint16_t us_x, uint16_t us_y)
{
  4005b4:	b538      	push	{r3, r4, r5, lr}
	if (g_uc_device_type == DEVICE_TYPE_ILI9325) {
  4005b6:	4b06      	ldr	r3, [pc, #24]	; (4005d0 <ili93xx_set_cursor_position+0x1c>)
  4005b8:	781b      	ldrb	r3, [r3, #0]
  4005ba:	2b01      	cmp	r3, #1
  4005bc:	d107      	bne.n	4005ce <ili93xx_set_cursor_position+0x1a>
  4005be:	460c      	mov	r4, r1
  4005c0:	4601      	mov	r1, r0
		/** GRAM Horizontal/Vertical Address Set (R20h, R21h) */
		ili93xx_write_register_word(ILI9325_HORIZONTAL_GRAM_ADDR_SET, us_x);
  4005c2:	2020      	movs	r0, #32
  4005c4:	4d03      	ldr	r5, [pc, #12]	; (4005d4 <ili93xx_set_cursor_position+0x20>)
  4005c6:	47a8      	blx	r5
		ili93xx_write_register_word(ILI9325_VERTICAL_GRAM_ADDR_SET, us_y);
  4005c8:	2021      	movs	r0, #33	; 0x21
  4005ca:	4621      	mov	r1, r4
  4005cc:	47a8      	blx	r5
  4005ce:	bd38      	pop	{r3, r4, r5, pc}
  4005d0:	20000814 	.word	0x20000814
  4005d4:	0040036d 	.word	0x0040036d

004005d8 <ili93xx_init>:
 * \param p_opt pointer to ILI93xx option structure.
 *
 * \return 0 if initialization succeeds, otherwise fails.
 */
uint32_t ili93xx_init(struct ili93xx_opt_t *p_opt)
{
  4005d8:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
  4005dc:	b083      	sub	sp, #12
  4005de:	4606      	mov	r6, r0
	uint8_t paratable[6];

	/** Identify the LCD driver device*/
	if (ili93xx_device_type_identify() != 0) {
  4005e0:	4bac      	ldr	r3, [pc, #688]	; (400894 <ili93xx_init+0x2bc>)
  4005e2:	4798      	blx	r3
  4005e4:	2800      	cmp	r0, #0
  4005e6:	f040 814f 	bne.w	400888 <ili93xx_init+0x2b0>
		return 1;
	}

	g_ul_lcd_x_length = ILI93XX_LCD_WIDTH;
  4005ea:	22f0      	movs	r2, #240	; 0xf0
  4005ec:	4baa      	ldr	r3, [pc, #680]	; (400898 <ili93xx_init+0x2c0>)
  4005ee:	601a      	str	r2, [r3, #0]
	g_ul_lcd_y_length = ILI93XX_LCD_HEIGHT;
  4005f0:	f44f 72a0 	mov.w	r2, #320	; 0x140
  4005f4:	4ba9      	ldr	r3, [pc, #676]	; (40089c <ili93xx_init+0x2c4>)
  4005f6:	601a      	str	r2, [r3, #0]

	if (g_uc_device_type == DEVICE_TYPE_ILI9325) {
  4005f8:	4ba9      	ldr	r3, [pc, #676]	; (4008a0 <ili93xx_init+0x2c8>)
  4005fa:	781b      	ldrb	r3, [r3, #0]
  4005fc:	2b01      	cmp	r3, #1
  4005fe:	f040 80b1 	bne.w	400764 <ili93xx_init+0x18c>
		/** Turn off LCD */
		ili93xx_write_register_word(ILI9325_DISP_CTRL1, ILI9325_DISP_CTRL1_GON |
  400602:	2007      	movs	r0, #7
  400604:	2133      	movs	r1, #51	; 0x33
  400606:	4ca7      	ldr	r4, [pc, #668]	; (4008a4 <ili93xx_init+0x2cc>)
  400608:	47a0      	blx	r4
				ILI9325_DISP_CTRL1_DTE | ILI9325_DISP_CTRL1_D(0x03));

		/** Start initial sequence */
		/** Disable sleep and standby mode*/
		ili93xx_write_register_word(ILI9325_POWER_CTRL1, 0x0000);
  40060a:	2010      	movs	r0, #16
  40060c:	2100      	movs	r1, #0
  40060e:	47a0      	blx	r4
		/** Start internal OSC */
		ili93xx_write_register_word(ILI9325_START_OSC_CTRL,
  400610:	2000      	movs	r0, #0
  400612:	2101      	movs	r1, #1
  400614:	47a0      	blx	r4
				ILI9325_START_OSC_CTRL_EN);
		/** Set SS bit and direction output from S720 to S1 */
		ili93xx_write_register_word(ILI9325_DRIVER_OUTPUT_CTRL1,
  400616:	2001      	movs	r0, #1
  400618:	f44f 7180 	mov.w	r1, #256	; 0x100
  40061c:	47a0      	blx	r4
				ILI9325_DRIVER_OUTPUT_CTRL1_SS);
		/** Set 1 line inversion */
		ili93xx_write_register_word(ILI9325_LCD_DRIVING_CTRL,
  40061e:	2002      	movs	r0, #2
  400620:	f44f 61e0 	mov.w	r1, #1792	; 0x700
  400624:	47a0      	blx	r4
				ILI9325_LCD_DRIVING_CTRL_BIT10 | ILI9325_LCD_DRIVING_CTRL_EOR
				| ILI9325_LCD_DRIVING_CTRL_BC0);
		/** Disable resizing feature */
		ili93xx_write_register_word(ILI9325_RESIZE_CTRL, 0x0000);
  400626:	2004      	movs	r0, #4
  400628:	2100      	movs	r1, #0
  40062a:	47a0      	blx	r4
		/** Set the back porch and front porch */
		ili93xx_write_register_word(ILI9325_DISP_CTRL2,
  40062c:	2008      	movs	r0, #8
  40062e:	f240 2107 	movw	r1, #519	; 0x207
  400632:	47a0      	blx	r4
				ILI9325_DISP_CTRL2_BP(
				0x07) | ILI9325_DISP_CTRL2_FP(0x02));
		/** Set non-display area refresh cycle ISC[3:0] */
		ili93xx_write_register_word(ILI9325_DISP_CTRL3, 0x0000);
  400634:	2009      	movs	r0, #9
  400636:	2100      	movs	r1, #0
  400638:	47a0      	blx	r4
		/** Disable FMARK function */
		ili93xx_write_register_word(ILI9325_DISP_CTRL4, 0x0000);
  40063a:	200a      	movs	r0, #10
  40063c:	2100      	movs	r1, #0
  40063e:	47a0      	blx	r4
		/** 18-bit RGB interface and writing display data by system
		 *interface */
		ili93xx_write_register_word(ILI9325_RGB_DISP_INTERFACE_CTRL1,
  400640:	200c      	movs	r0, #12
  400642:	2100      	movs	r1, #0
  400644:	47a0      	blx	r4
				0x0000);
		/** Set the output position of frame cycle */
		ili93xx_write_register_word(ILI9325_FRAME_MAKER_POS, 0x0000);
  400646:	200d      	movs	r0, #13
  400648:	2100      	movs	r1, #0
  40064a:	47a0      	blx	r4
		/** RGB interface polarity */
		ili93xx_write_register_word(ILI9325_RGB_DISP_INTERFACE_CTRL2,
  40064c:	200f      	movs	r0, #15
  40064e:	2100      	movs	r1, #0
  400650:	47a0      	blx	r4
				0x0000);

		/** Power on sequence */
		/** Disable sleep and standby mode */
		ili93xx_write_register_word(ILI9325_POWER_CTRL1, 0x0000);
  400652:	2010      	movs	r0, #16
  400654:	2100      	movs	r1, #0
  400656:	47a0      	blx	r4

		/**
		 * Selects the operating frequency of the step-up circuit 1,2
		 * and Sets the ratio factor of Vci.
		 */
		ili93xx_write_register_word(ILI9325_POWER_CTRL2, 0x0000);
  400658:	2011      	movs	r0, #17
  40065a:	2100      	movs	r1, #0
  40065c:	47a0      	blx	r4
		/** Set VREG1OUT voltage */
		ili93xx_write_register_word(ILI9325_POWER_CTRL3, 0x0000);
  40065e:	2012      	movs	r0, #18
  400660:	2100      	movs	r1, #0
  400662:	47a0      	blx	r4
		/** Set VCOM amplitude */
		ili93xx_write_register_word(ILI9325_POWER_CTRL4, 0x0000);
  400664:	2013      	movs	r0, #19
  400666:	2100      	movs	r1, #0
  400668:	47a0      	blx	r4
		ili93xx_delay(200);
  40066a:	20c8      	movs	r0, #200	; 0xc8
  40066c:	4d8e      	ldr	r5, [pc, #568]	; (4008a8 <ili93xx_init+0x2d0>)
  40066e:	47a8      	blx	r5

		/**
		 * Adjusts the constant current and Sets the factor used
		 * in the step-up circuits.
		 */
		ili93xx_write_register_word(ILI9325_POWER_CTRL1,
  400670:	2010      	movs	r0, #16
  400672:	f241 2190 	movw	r1, #4752	; 0x1290
  400676:	47a0      	blx	r4

		/**
		 * Select the operating frequency of the step-up circuit 1,2 and
		 * Sets the ratio factor of Vci
		 */
		ili93xx_write_register_word(ILI9325_POWER_CTRL2,
  400678:	2011      	movs	r0, #17
  40067a:	f240 2127 	movw	r1, #551	; 0x227
  40067e:	47a0      	blx	r4
				ILI9325_POWER_CTRL2_DC1(0x02) |
				ILI9325_POWER_CTRL2_DC0(0x02) | ILI9325_POWER_CTRL2_VC(0x07));
		ili93xx_delay(50);
  400680:	2032      	movs	r0, #50	; 0x32
  400682:	47a8      	blx	r5
		/** Internal reference voltage= Vci */
		ili93xx_write_register_word(ILI9325_POWER_CTRL3,
  400684:	2012      	movs	r0, #18
  400686:	211b      	movs	r1, #27
  400688:	47a0      	blx	r4
				ILI9325_POWER_CTRL3_PON | ILI9325_POWER_CTRL3_VRH(0x0B));
		ili93xx_delay(50);
  40068a:	2032      	movs	r0, #50	; 0x32
  40068c:	47a8      	blx	r5
		/** Set VDV[4:0] for VCOM amplitude */
		ili93xx_write_register_word(ILI9325_POWER_CTRL4,
  40068e:	2013      	movs	r0, #19
  400690:	f44f 5188 	mov.w	r1, #4352	; 0x1100
  400694:	47a0      	blx	r4
				ILI9325_POWER_CTRL4_VDV(0x11));
		/** Set VCM[5:0] for VCOMH */
		ili93xx_write_register_word(ILI9325_POWER_CTRL7,
  400696:	2029      	movs	r0, #41	; 0x29
  400698:	2119      	movs	r1, #25
  40069a:	47a0      	blx	r4
				ILI9325_POWER_CTRL7_VCM(0x19));
		/** Set Frame Rate */
		ili93xx_write_register_word(ILI9325_FRAME_RATE_AND_COLOR_CTRL,
  40069c:	202b      	movs	r0, #43	; 0x2b
  40069e:	210d      	movs	r1, #13
  4006a0:	47a0      	blx	r4
				ILI9325_FRAME_RATE_AND_COLOR_CTRL_FRS(0x0D));
		ili93xx_delay(50);
  4006a2:	2032      	movs	r0, #50	; 0x32
  4006a4:	47a8      	blx	r5

		/** Adjust the Gamma Curve */
		ili93xx_write_register_word(ILI9325_GAMMA_CTL1, 0x0000);
  4006a6:	2030      	movs	r0, #48	; 0x30
  4006a8:	2100      	movs	r1, #0
  4006aa:	47a0      	blx	r4
		ili93xx_write_register_word(ILI9325_GAMMA_CTL2,
  4006ac:	2031      	movs	r0, #49	; 0x31
  4006ae:	f44f 7101 	mov.w	r1, #516	; 0x204
  4006b2:	47a0      	blx	r4
				ILI9325_GAMMA_CTL2_KP3(0x02) |
				ILI9325_GAMMA_CTL2_KP2(0x04));
		ili93xx_write_register_word(ILI9325_GAMMA_CTL3,
  4006b4:	2032      	movs	r0, #50	; 0x32
  4006b6:	f44f 7100 	mov.w	r1, #512	; 0x200
  4006ba:	47a0      	blx	r4
				ILI9325_GAMMA_CTL3_KP5(0x02) |
				ILI9325_GAMMA_CTL3_KP4(0x00));
		ili93xx_write_register_word(ILI9325_GAMMA_CTL4,
  4006bc:	2035      	movs	r0, #53	; 0x35
  4006be:	2107      	movs	r1, #7
  4006c0:	47a0      	blx	r4
				ILI9325_GAMMA_CTL4_RP1(0x00) |
				ILI9325_GAMMA_CTL4_RP0(0x07));
		ili93xx_write_register_word(ILI9325_GAMMA_CTL5,
  4006c2:	2036      	movs	r0, #54	; 0x36
  4006c4:	f241 4104 	movw	r1, #5124	; 0x1404
  4006c8:	47a0      	blx	r4
				ILI9325_GAMMA_CTL5_VRP1(0x14) |
				ILI9325_GAMMA_CTL5_VRP0(0x04));
		ili93xx_write_register_word(ILI9325_GAMMA_CTL6,
  4006ca:	2037      	movs	r0, #55	; 0x37
  4006cc:	f240 7105 	movw	r1, #1797	; 0x705
  4006d0:	47a0      	blx	r4
				ILI9325_GAMMA_CTL6_KN1(0x07) |
				ILI9325_GAMMA_CTL6_KN0(0x05));
		ili93xx_write_register_word(ILI9325_GAMMA_CTL7,
  4006d2:	2038      	movs	r0, #56	; 0x38
  4006d4:	f240 3105 	movw	r1, #773	; 0x305
  4006d8:	47a0      	blx	r4
				ILI9325_GAMMA_CTL7_KN3(0x03) |
				ILI9325_GAMMA_CTL7_KN2(0x05));
		ili93xx_write_register_word(ILI9325_GAMMA_CTL8,
  4006da:	2039      	movs	r0, #57	; 0x39
  4006dc:	f240 7107 	movw	r1, #1799	; 0x707
  4006e0:	47a0      	blx	r4
				ILI9325_GAMMA_CTL8_KN5(0x07) |
				ILI9325_GAMMA_CTL8_KN4(0x07));
		ili93xx_write_register_word(ILI9325_GAMMA_CTL9,
  4006e2:	203c      	movs	r0, #60	; 0x3c
  4006e4:	f240 7101 	movw	r1, #1793	; 0x701
  4006e8:	47a0      	blx	r4
				ILI9325_GAMMA_CTL9_RN1(0x07) |
				ILI9325_GAMMA_CTL9_RN0(0x01));
		ili93xx_write_register_word(ILI9325_GAMMA_CTL10,
  4006ea:	203d      	movs	r0, #61	; 0x3d
  4006ec:	210e      	movs	r1, #14
  4006ee:	47a0      	blx	r4
		 * DFM Set the mode of transferring data to the internal RAM
		 * when TRI = 1.
		 * I/D[1:0] = 11 Horizontal : increment Vertical : increment,
		 * AM=0:Horizontal
		 */
		ili93xx_write_register_word(ILI9325_ENTRY_MODE,
  4006f0:	2003      	movs	r0, #3
  4006f2:	f24d 0110 	movw	r1, #53264	; 0xd010
  4006f6:	47a0      	blx	r4
				ILI9325_ENTRY_MODE_ID(0x01) | ILI9325_ENTRY_MODE_BGR);
		/**
		 * Sets the number of lines to drive the LCD at an interval of 8
		 * lines. The scan direction is from G320 to G1
		 */
		ili93xx_write_register_word(ILI9325_DRIVER_OUTPUT_CTRL2,
  4006f8:	2060      	movs	r0, #96	; 0x60
  4006fa:	f44f 4127 	mov.w	r1, #42752	; 0xa700
  4006fe:	47a0      	blx	r4
				ILI9325_DRIVER_OUTPUT_CTRL2_GS |
				ILI9325_DRIVER_OUTPUT_CTRL2_NL(0x27));

		/** Vertical Scrolling */
		/** Disable scrolling and enable the grayscale inversion */
		ili93xx_write_register_word(ILI9325_BASE_IMG_DISP_CTRL,
  400700:	2061      	movs	r0, #97	; 0x61
  400702:	2101      	movs	r1, #1
  400704:	47a0      	blx	r4
				ILI9325_BASE_IMG_DISP_CTRL_REV);
		ili93xx_write_register_word(ILI9325_VERTICAL_SCROLL_CTRL,
  400706:	206a      	movs	r0, #106	; 0x6a
  400708:	2100      	movs	r1, #0
  40070a:	47a0      	blx	r4
				0x0000);

		/** Disable Partial Display */
		ili93xx_write_register_word(ILI9325_PARTIAL_IMG1_DISP_POS,
  40070c:	2080      	movs	r0, #128	; 0x80
  40070e:	2100      	movs	r1, #0
  400710:	47a0      	blx	r4
				0x0000);
		ili93xx_write_register_word(
  400712:	2081      	movs	r0, #129	; 0x81
  400714:	2100      	movs	r1, #0
  400716:	47a0      	blx	r4
				ILI9325_PARTIAL_IMG1_AREA_START_LINE,
				0x0000);
		ili93xx_write_register_word(ILI9325_PARTIAL_IMG1_AREA_END_LINE,
  400718:	2082      	movs	r0, #130	; 0x82
  40071a:	2100      	movs	r1, #0
  40071c:	47a0      	blx	r4
				0x0000);
		ili93xx_write_register_word(ILI9325_PARTIAL_IMG2_DISP_POS,
  40071e:	2083      	movs	r0, #131	; 0x83
  400720:	2100      	movs	r1, #0
  400722:	47a0      	blx	r4
				0x0000);
		ili93xx_write_register_word(
  400724:	2084      	movs	r0, #132	; 0x84
  400726:	2100      	movs	r1, #0
  400728:	47a0      	blx	r4
				ILI9325_PARTIAL_IMG2_AREA_START_LINE,
				0x0000);
		ili93xx_write_register_word(ILI9325_PARTIAL_IMG2_AREA_END_LINE,
  40072a:	2085      	movs	r0, #133	; 0x85
  40072c:	2100      	movs	r1, #0
  40072e:	47a0      	blx	r4
				0x0000);

		/** Panel Control */
		ili93xx_write_register_word(ILI9325_PANEL_INTERFACE_CTRL1,
  400730:	2090      	movs	r0, #144	; 0x90
  400732:	2110      	movs	r1, #16
  400734:	47a0      	blx	r4
				ILI9325_PANEL_INTERFACE_CTRL1_RTNI(0x10));
		ili93xx_write_register_word(ILI9325_PANEL_INTERFACE_CTRL2,
  400736:	2092      	movs	r0, #146	; 0x92
  400738:	f44f 61c0 	mov.w	r1, #1536	; 0x600
  40073c:	47a0      	blx	r4
				ILI9325_PANEL_INTERFACE_CTRL2_NOWI(0x06));
		ili93xx_write_register_word(ILI9325_PANEL_INTERFACE_CTRL4,
  40073e:	2095      	movs	r0, #149	; 0x95
  400740:	f44f 7188 	mov.w	r1, #272	; 0x110
  400744:	47a0      	blx	r4
				ILI9325_PANEL_INTERFACE_CTRL4_DIVE(0x01) |
				ILI9325_PANEL_INTERFACE_CTRL4_RTNE(0x10));

		ili93xx_set_window(0, 0, p_opt->ul_width, p_opt->ul_height);
  400746:	2000      	movs	r0, #0
  400748:	4601      	mov	r1, r0
  40074a:	6832      	ldr	r2, [r6, #0]
  40074c:	6873      	ldr	r3, [r6, #4]
  40074e:	4c57      	ldr	r4, [pc, #348]	; (4008ac <ili93xx_init+0x2d4>)
  400750:	47a0      	blx	r4
		ili93xx_set_foreground_color(p_opt->foreground_color);
  400752:	68b0      	ldr	r0, [r6, #8]
  400754:	4b56      	ldr	r3, [pc, #344]	; (4008b0 <ili93xx_init+0x2d8>)
  400756:	4798      	blx	r3
		ili93xx_set_cursor_position(0, 0);
  400758:	2000      	movs	r0, #0
  40075a:	4601      	mov	r1, r0
  40075c:	4b55      	ldr	r3, [pc, #340]	; (4008b4 <ili93xx_init+0x2dc>)
  40075e:	4798      	blx	r3
	} else {
		/** exit with return value 1 if device type is not supported.*/
		return 1;
	}

	return 0;
  400760:	2000      	movs	r0, #0
  400762:	e094      	b.n	40088e <ili93xx_init+0x2b6>
				ILI9325_PANEL_INTERFACE_CTRL4_RTNE(0x10));

		ili93xx_set_window(0, 0, p_opt->ul_width, p_opt->ul_height);
		ili93xx_set_foreground_color(p_opt->foreground_color);
		ili93xx_set_cursor_position(0, 0);
	} else if (g_uc_device_type == DEVICE_TYPE_ILI9341) {
  400764:	2b02      	cmp	r3, #2
  400766:	f040 8091 	bne.w	40088c <ili93xx_init+0x2b4>
		/** init for ILI9341 **/
		/** power control A configuration*/
		paratable[0] = 0x39;
  40076a:	2339      	movs	r3, #57	; 0x39
  40076c:	f88d 3000 	strb.w	r3, [sp]
		paratable[1] = 0x2C;
  400770:	232c      	movs	r3, #44	; 0x2c
  400772:	f88d 3001 	strb.w	r3, [sp, #1]
		paratable[2] = 0x00;
  400776:	2400      	movs	r4, #0
  400778:	f88d 4002 	strb.w	r4, [sp, #2]
		paratable[3] = 0x34;
  40077c:	2334      	movs	r3, #52	; 0x34
  40077e:	f88d 3003 	strb.w	r3, [sp, #3]
		paratable[4] = 0x02;
  400782:	2702      	movs	r7, #2
  400784:	f88d 7004 	strb.w	r7, [sp, #4]
		ili93xx_write_register(ILI9341_CMD_POWER_CONTROL_A, paratable, 5);
  400788:	20cb      	movs	r0, #203	; 0xcb
  40078a:	4669      	mov	r1, sp
  40078c:	2205      	movs	r2, #5
  40078e:	4d4a      	ldr	r5, [pc, #296]	; (4008b8 <ili93xx_init+0x2e0>)
  400790:	47a8      	blx	r5

		/** power control B configuration */
		paratable[0] = 0;
  400792:	f88d 4000 	strb.w	r4, [sp]
		paratable[1] = 0xAA;
  400796:	23aa      	movs	r3, #170	; 0xaa
  400798:	f88d 3001 	strb.w	r3, [sp, #1]
		paratable[2] = 0xB0;
  40079c:	23b0      	movs	r3, #176	; 0xb0
  40079e:	f88d 3002 	strb.w	r3, [sp, #2]
		ili93xx_write_register(ILI9341_CMD_POWER_CONTROL_B, paratable, 3);
  4007a2:	20cf      	movs	r0, #207	; 0xcf
  4007a4:	4669      	mov	r1, sp
  4007a6:	2203      	movs	r2, #3
  4007a8:	47a8      	blx	r5

		/** Pump Ratio Control configuration */
		paratable[0] = 0x30;
  4007aa:	2330      	movs	r3, #48	; 0x30
  4007ac:	f88d 3000 	strb.w	r3, [sp]
		ili93xx_write_register(ILI9341_CMD_PUMP_RATIO_CONTROL,
  4007b0:	20f7      	movs	r0, #247	; 0xf7
  4007b2:	4669      	mov	r1, sp
  4007b4:	2201      	movs	r2, #1
  4007b6:	47a8      	blx	r5
				paratable, 1);

		/** Power Control 1 configuration*/
		paratable[0] = 0x25;
  4007b8:	2325      	movs	r3, #37	; 0x25
  4007ba:	f88d 3000 	strb.w	r3, [sp]
		ili93xx_write_register(ILI9341_CMD_POWER_CONTROL_1, paratable, 1);
  4007be:	20c0      	movs	r0, #192	; 0xc0
  4007c0:	4669      	mov	r1, sp
  4007c2:	2201      	movs	r2, #1
  4007c4:	47a8      	blx	r5

		/** Power Control 2 configuration*/
		paratable[0] = 0x11;
  4007c6:	f04f 0911 	mov.w	r9, #17
  4007ca:	f88d 9000 	strb.w	r9, [sp]
		ili93xx_write_register(ILI9341_CMD_POWER_CONTROL_2, paratable, 1);
  4007ce:	20c1      	movs	r0, #193	; 0xc1
  4007d0:	4669      	mov	r1, sp
  4007d2:	2201      	movs	r2, #1
  4007d4:	47a8      	blx	r5

		/** VOM Control 1 configuration*/
		paratable[0] = 0x5C;
  4007d6:	235c      	movs	r3, #92	; 0x5c
  4007d8:	f88d 3000 	strb.w	r3, [sp]
		paratable[1] = 0x4C;
  4007dc:	234c      	movs	r3, #76	; 0x4c
  4007de:	f88d 3001 	strb.w	r3, [sp, #1]
		ili93xx_write_register(ILI9341_CMD_VCOM_CONTROL_1, paratable, 2);
  4007e2:	20c5      	movs	r0, #197	; 0xc5
  4007e4:	4669      	mov	r1, sp
  4007e6:	463a      	mov	r2, r7
  4007e8:	47a8      	blx	r5

		/** VOM control 2 configuration*/
		paratable[0] = 0x94;
  4007ea:	2394      	movs	r3, #148	; 0x94
  4007ec:	f88d 3000 	strb.w	r3, [sp]
		ili93xx_write_register(ILI9341_CMD_VCOM_CONTROL_2, paratable, 1);
  4007f0:	20c7      	movs	r0, #199	; 0xc7
  4007f2:	4669      	mov	r1, sp
  4007f4:	2201      	movs	r2, #1
  4007f6:	47a8      	blx	r5

		/** Driver Timing Control A configuration*/
		paratable[0] = 0x85;
  4007f8:	2385      	movs	r3, #133	; 0x85
  4007fa:	f88d 3000 	strb.w	r3, [sp]
		paratable[1] = 0x01;
  4007fe:	f04f 0801 	mov.w	r8, #1
  400802:	f88d 8001 	strb.w	r8, [sp, #1]
		paratable[2] = 0x78;
  400806:	2378      	movs	r3, #120	; 0x78
  400808:	f88d 3002 	strb.w	r3, [sp, #2]
		ili93xx_write_register(ILI9341_CMD_DRIVER_TIMING_CTL_A, paratable, 3);
  40080c:	20e8      	movs	r0, #232	; 0xe8
  40080e:	4669      	mov	r1, sp
  400810:	2203      	movs	r2, #3
  400812:	47a8      	blx	r5

		/** Driver Timing Control B configuration*/
		paratable[0] = 0x00;
  400814:	f88d 4000 	strb.w	r4, [sp]
		paratable[1] = 0x00;
  400818:	f88d 4001 	strb.w	r4, [sp, #1]
		ili93xx_write_register(ILI9341_CMD_DRIVER_TIMING_CTL_B, paratable, 2);
  40081c:	20ea      	movs	r0, #234	; 0xea
  40081e:	4669      	mov	r1, sp
  400820:	463a      	mov	r2, r7
  400822:	47a8      	blx	r5

		/** Memory Access Control configuration*/
		paratable[0] = ILI9341_CMD_MEMORY_ACCESS_CONTROL_MX |
  400824:	2348      	movs	r3, #72	; 0x48
  400826:	f88d 3000 	strb.w	r3, [sp]
				ILI9341_CMD_MEMORY_ACCESS_CONTROL_BGR;
		ili93xx_write_register(ILI9341_CMD_MEMORY_ACCESS_CONTROL,
  40082a:	2036      	movs	r0, #54	; 0x36
  40082c:	4669      	mov	r1, sp
  40082e:	4642      	mov	r2, r8
  400830:	47a8      	blx	r5
				paratable, 1);

		/** Colmod Pixel Format Set configuation*/
		paratable[0] = 0x06;
  400832:	2306      	movs	r3, #6
  400834:	f88d 3000 	strb.w	r3, [sp]
		ili93xx_write_register(ILI9341_CMD_PIXEL_FORMAT_SET, paratable, 1);
  400838:	203a      	movs	r0, #58	; 0x3a
  40083a:	4669      	mov	r1, sp
  40083c:	4642      	mov	r2, r8
  40083e:	47a8      	blx	r5

		/** Display Function Control */
		paratable[0] = 0x02;
  400840:	f88d 7000 	strb.w	r7, [sp]
		paratable[1] = 0x82;
  400844:	2382      	movs	r3, #130	; 0x82
  400846:	f88d 3001 	strb.w	r3, [sp, #1]
		paratable[2] = 0x27;
  40084a:	2327      	movs	r3, #39	; 0x27
  40084c:	f88d 3002 	strb.w	r3, [sp, #2]
		paratable[3] = 0x00;
  400850:	f88d 4003 	strb.w	r4, [sp, #3]
		ili93xx_write_register(ILI9341_CMD_DISPLAY_FUNCTION_CTL, paratable, 4);
  400854:	20b6      	movs	r0, #182	; 0xb6
  400856:	4669      	mov	r1, sp
  400858:	2204      	movs	r2, #4
  40085a:	47a8      	blx	r5
		
		/** set window area*/
		ili93xx_set_window(0, 0, p_opt->ul_width, p_opt->ul_height);
  40085c:	4620      	mov	r0, r4
  40085e:	4621      	mov	r1, r4
  400860:	6832      	ldr	r2, [r6, #0]
  400862:	6873      	ldr	r3, [r6, #4]
  400864:	4f11      	ldr	r7, [pc, #68]	; (4008ac <ili93xx_init+0x2d4>)
  400866:	47b8      	blx	r7
		ili93xx_set_foreground_color(p_opt->foreground_color);
  400868:	68b0      	ldr	r0, [r6, #8]
  40086a:	4b11      	ldr	r3, [pc, #68]	; (4008b0 <ili93xx_init+0x2d8>)
  40086c:	4798      	blx	r3
		/** Leave sleep mode*/
		ili93xx_write_register(ILI9341_CMD_SLEEP_OUT, paratable, 0);
  40086e:	4648      	mov	r0, r9
  400870:	4669      	mov	r1, sp
  400872:	4622      	mov	r2, r4
  400874:	47a8      	blx	r5
		ili93xx_delay(10);
  400876:	200a      	movs	r0, #10
  400878:	4b0b      	ldr	r3, [pc, #44]	; (4008a8 <ili93xx_init+0x2d0>)
  40087a:	4798      	blx	r3
		/** Display on*/
		ili93xx_write_register(ILI9341_CMD_DISPLAY_ON, paratable, 0);
  40087c:	2029      	movs	r0, #41	; 0x29
  40087e:	4669      	mov	r1, sp
  400880:	4622      	mov	r2, r4
  400882:	47a8      	blx	r5
	} else {
		/** exit with return value 1 if device type is not supported.*/
		return 1;
	}

	return 0;
  400884:	4620      	mov	r0, r4
  400886:	e002      	b.n	40088e <ili93xx_init+0x2b6>
{
	uint8_t paratable[6];

	/** Identify the LCD driver device*/
	if (ili93xx_device_type_identify() != 0) {
		return 1;
  400888:	2001      	movs	r0, #1
  40088a:	e000      	b.n	40088e <ili93xx_init+0x2b6>
		ili93xx_delay(10);
		/** Display on*/
		ili93xx_write_register(ILI9341_CMD_DISPLAY_ON, paratable, 0);
	} else {
		/** exit with return value 1 if device type is not supported.*/
		return 1;
  40088c:	2001      	movs	r0, #1
	}

	return 0;
}
  40088e:	b003      	add	sp, #12
  400890:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
  400894:	00400449 	.word	0x00400449
  400898:	20000000 	.word	0x20000000
  40089c:	20000004 	.word	0x20000004
  4008a0:	20000814 	.word	0x20000814
  4008a4:	0040036d 	.word	0x0040036d
  4008a8:	004003b1 	.word	0x004003b1
  4008ac:	00400511 	.word	0x00400511
  4008b0:	004004f9 	.word	0x004004f9
  4008b4:	004005b5 	.word	0x004005b5
  4008b8:	00400385 	.word	0x00400385

004008bc <ili93xx_draw_pixel>:
 * \param ul_y Y coordinate of pixel.
 *
 * \return 0 if succeeds, otherwise fails.
 */
uint32_t ili93xx_draw_pixel(uint32_t ul_x, uint32_t ul_y)
{
  4008bc:	b510      	push	{r4, lr}
	if ((ul_x >= g_ul_lcd_x_length) || (ul_y >= g_ul_lcd_y_length)) {
  4008be:	4b16      	ldr	r3, [pc, #88]	; (400918 <ili93xx_draw_pixel+0x5c>)
  4008c0:	681b      	ldr	r3, [r3, #0]
  4008c2:	4283      	cmp	r3, r0
  4008c4:	d921      	bls.n	40090a <ili93xx_draw_pixel+0x4e>
  4008c6:	4b15      	ldr	r3, [pc, #84]	; (40091c <ili93xx_draw_pixel+0x60>)
  4008c8:	681b      	ldr	r3, [r3, #0]
  4008ca:	428b      	cmp	r3, r1
  4008cc:	d91f      	bls.n	40090e <ili93xx_draw_pixel+0x52>
		return 1;
	}

	if (g_uc_device_type == DEVICE_TYPE_ILI9325) {
  4008ce:	4b14      	ldr	r3, [pc, #80]	; (400920 <ili93xx_draw_pixel+0x64>)
  4008d0:	781b      	ldrb	r3, [r3, #0]
  4008d2:	2b01      	cmp	r3, #1
  4008d4:	d10b      	bne.n	4008ee <ili93xx_draw_pixel+0x32>
		/** Set cursor */
		ili93xx_set_cursor_position(ul_x, ul_y);
  4008d6:	b280      	uxth	r0, r0
  4008d8:	b289      	uxth	r1, r1
  4008da:	4b12      	ldr	r3, [pc, #72]	; (400924 <ili93xx_draw_pixel+0x68>)
  4008dc:	4798      	blx	r3
		/** Prepare to write in GRAM */
		ili93xx_write_ram_prepare();
  4008de:	4b12      	ldr	r3, [pc, #72]	; (400928 <ili93xx_draw_pixel+0x6c>)
  4008e0:	4798      	blx	r3
		ili93xx_write_ram(*g_ul_pixel_cache);
  4008e2:	4b12      	ldr	r3, [pc, #72]	; (40092c <ili93xx_draw_pixel+0x70>)
  4008e4:	6818      	ldr	r0, [r3, #0]
  4008e6:	4b12      	ldr	r3, [pc, #72]	; (400930 <ili93xx_draw_pixel+0x74>)
  4008e8:	4798      	blx	r3
		/** Prepare to write in GRAM */
		ili93xx_write_ram_prepare();
		ili93xx_write_ram(*g_ul_pixel_cache);
	}

	return 0;
  4008ea:	2000      	movs	r0, #0
  4008ec:	bd10      	pop	{r4, pc}
		/** Set cursor */
		ili93xx_set_cursor_position(ul_x, ul_y);
		/** Prepare to write in GRAM */
		ili93xx_write_ram_prepare();
		ili93xx_write_ram(*g_ul_pixel_cache);
	} else if (g_uc_device_type == DEVICE_TYPE_ILI9341) {
  4008ee:	2b02      	cmp	r3, #2
  4008f0:	d10f      	bne.n	400912 <ili93xx_draw_pixel+0x56>
		ili93xx_set_window(ul_x, ul_y, 0, 0);
  4008f2:	2200      	movs	r2, #0
  4008f4:	4613      	mov	r3, r2
  4008f6:	4c0f      	ldr	r4, [pc, #60]	; (400934 <ili93xx_draw_pixel+0x78>)
  4008f8:	47a0      	blx	r4
		/** Prepare to write in GRAM */
		ili93xx_write_ram_prepare();
  4008fa:	4b0b      	ldr	r3, [pc, #44]	; (400928 <ili93xx_draw_pixel+0x6c>)
  4008fc:	4798      	blx	r3
		ili93xx_write_ram(*g_ul_pixel_cache);
  4008fe:	4b0b      	ldr	r3, [pc, #44]	; (40092c <ili93xx_draw_pixel+0x70>)
  400900:	6818      	ldr	r0, [r3, #0]
  400902:	4b0b      	ldr	r3, [pc, #44]	; (400930 <ili93xx_draw_pixel+0x74>)
  400904:	4798      	blx	r3
	}

	return 0;
  400906:	2000      	movs	r0, #0
  400908:	bd10      	pop	{r4, pc}
 * \return 0 if succeeds, otherwise fails.
 */
uint32_t ili93xx_draw_pixel(uint32_t ul_x, uint32_t ul_y)
{
	if ((ul_x >= g_ul_lcd_x_length) || (ul_y >= g_ul_lcd_y_length)) {
		return 1;
  40090a:	2001      	movs	r0, #1
  40090c:	bd10      	pop	{r4, pc}
  40090e:	2001      	movs	r0, #1
  400910:	bd10      	pop	{r4, pc}
		/** Prepare to write in GRAM */
		ili93xx_write_ram_prepare();
		ili93xx_write_ram(*g_ul_pixel_cache);
	}

	return 0;
  400912:	2000      	movs	r0, #0
}
  400914:	bd10      	pop	{r4, pc}
  400916:	bf00      	nop
  400918:	20000000 	.word	0x20000000
  40091c:	20000004 	.word	0x20000004
  400920:	20000814 	.word	0x20000814
  400924:	004005b5 	.word	0x004005b5
  400928:	004002c5 	.word	0x004002c5
  40092c:	20000454 	.word	0x20000454
  400930:	004002f5 	.word	0x004002f5
  400934:	00400511 	.word	0x00400511

00400938 <ili93xx_draw_filled_rectangle>:
 * \param ul_x2 X coordinate of lower-right corner on LCD.
 * \param ul_y2 Y coordinate of lower-right corner on LCD.
 */
void ili93xx_draw_filled_rectangle(uint32_t ul_x1, uint32_t ul_y1,
		uint32_t ul_x2, uint32_t ul_y2)
{
  400938:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  40093c:	b084      	sub	sp, #16
  40093e:	9003      	str	r0, [sp, #12]
  400940:	9102      	str	r1, [sp, #8]
  400942:	9201      	str	r2, [sp, #4]
  400944:	9300      	str	r3, [sp, #0]
	uint32_t size, blocks;

	/** Swap coordinates if necessary */
	ili93xx_check_box_coordinates(&ul_x1, &ul_y1, &ul_x2, &ul_y2);
  400946:	a803      	add	r0, sp, #12
  400948:	a902      	add	r1, sp, #8
  40094a:	aa01      	add	r2, sp, #4
  40094c:	466b      	mov	r3, sp
  40094e:	4c22      	ldr	r4, [pc, #136]	; (4009d8 <ili93xx_draw_filled_rectangle+0xa0>)
  400950:	47a0      	blx	r4

	/** Determine the refresh window area */
	ili93xx_set_window(ul_x1, ul_y1, (ul_x2 - ul_x1) + 1,
  400952:	9d03      	ldr	r5, [sp, #12]
			(ul_y2 - ul_y1) + 1);
  400954:	9c02      	ldr	r4, [sp, #8]
  400956:	9901      	ldr	r1, [sp, #4]
  400958:	1c4a      	adds	r2, r1, #1
  40095a:	9900      	ldr	r1, [sp, #0]
  40095c:	1c4b      	adds	r3, r1, #1

	/** Swap coordinates if necessary */
	ili93xx_check_box_coordinates(&ul_x1, &ul_y1, &ul_x2, &ul_y2);

	/** Determine the refresh window area */
	ili93xx_set_window(ul_x1, ul_y1, (ul_x2 - ul_x1) + 1,
  40095e:	4628      	mov	r0, r5
  400960:	4621      	mov	r1, r4
  400962:	1b52      	subs	r2, r2, r5
  400964:	1b1b      	subs	r3, r3, r4
  400966:	4c1d      	ldr	r4, [pc, #116]	; (4009dc <ili93xx_draw_filled_rectangle+0xa4>)
  400968:	47a0      	blx	r4
			(ul_y2 - ul_y1) + 1);

	/** Set cursor */
	ili93xx_set_cursor_position(ul_x1, ul_y1);
  40096a:	f8bd 000c 	ldrh.w	r0, [sp, #12]
  40096e:	f8bd 1008 	ldrh.w	r1, [sp, #8]
  400972:	4b1b      	ldr	r3, [pc, #108]	; (4009e0 <ili93xx_draw_filled_rectangle+0xa8>)
  400974:	4798      	blx	r3

	/** Prepare to write in Graphic RAM */
	ili93xx_write_ram_prepare();
  400976:	4b1b      	ldr	r3, [pc, #108]	; (4009e4 <ili93xx_draw_filled_rectangle+0xac>)
  400978:	4798      	blx	r3

	size = (ul_x2 - ul_x1 + 1) * (ul_y2 - ul_y1 + 1);
  40097a:	9a02      	ldr	r2, [sp, #8]
  40097c:	9b00      	ldr	r3, [sp, #0]
  40097e:	1a9a      	subs	r2, r3, r2
  400980:	9b01      	ldr	r3, [sp, #4]
  400982:	f103 0801 	add.w	r8, r3, #1
  400986:	9b03      	ldr	r3, [sp, #12]
  400988:	ebc3 0808 	rsb	r8, r3, r8
  40098c:	fb02 8808 	mla	r8, r2, r8, r8

	/** Send pixels blocks => one SPI IT / block */
	blocks = size / LCD_DATA_CACHE_SIZE;
  400990:	4c15      	ldr	r4, [pc, #84]	; (4009e8 <ili93xx_draw_filled_rectangle+0xb0>)
  400992:	fba4 3408 	umull	r3, r4, r4, r8
	while (blocks--) {
  400996:	09e4      	lsrs	r4, r4, #7
  400998:	d007      	beq.n	4009aa <ili93xx_draw_filled_rectangle+0x72>
		ili93xx_write_ram_buffer(g_ul_pixel_cache,
  40099a:	4f14      	ldr	r7, [pc, #80]	; (4009ec <ili93xx_draw_filled_rectangle+0xb4>)
  40099c:	26f0      	movs	r6, #240	; 0xf0
  40099e:	4d14      	ldr	r5, [pc, #80]	; (4009f0 <ili93xx_draw_filled_rectangle+0xb8>)
  4009a0:	4638      	mov	r0, r7
  4009a2:	4631      	mov	r1, r6
  4009a4:	47a8      	blx	r5

	size = (ul_x2 - ul_x1 + 1) * (ul_y2 - ul_y1 + 1);

	/** Send pixels blocks => one SPI IT / block */
	blocks = size / LCD_DATA_CACHE_SIZE;
	while (blocks--) {
  4009a6:	3c01      	subs	r4, #1
  4009a8:	d1fa      	bne.n	4009a0 <ili93xx_draw_filled_rectangle+0x68>
		ili93xx_write_ram_buffer(g_ul_pixel_cache,
								LCD_DATA_CACHE_SIZE);
	}

	/** Send remaining pixels */
	ili93xx_write_ram_buffer(g_ul_pixel_cache,
  4009aa:	490f      	ldr	r1, [pc, #60]	; (4009e8 <ili93xx_draw_filled_rectangle+0xb0>)
  4009ac:	fba1 3108 	umull	r3, r1, r1, r8
  4009b0:	09c9      	lsrs	r1, r1, #7
  4009b2:	ebc1 1101 	rsb	r1, r1, r1, lsl #4
  4009b6:	480d      	ldr	r0, [pc, #52]	; (4009ec <ili93xx_draw_filled_rectangle+0xb4>)
  4009b8:	eba8 1101 	sub.w	r1, r8, r1, lsl #4
  4009bc:	4b0c      	ldr	r3, [pc, #48]	; (4009f0 <ili93xx_draw_filled_rectangle+0xb8>)
  4009be:	4798      	blx	r3
					size % LCD_DATA_CACHE_SIZE);

	/** Reset the refresh window area */
	ili93xx_set_window(0, 0, g_ul_lcd_x_length, g_ul_lcd_y_length);
  4009c0:	2000      	movs	r0, #0
  4009c2:	4601      	mov	r1, r0
  4009c4:	4b0b      	ldr	r3, [pc, #44]	; (4009f4 <ili93xx_draw_filled_rectangle+0xbc>)
  4009c6:	681a      	ldr	r2, [r3, #0]
  4009c8:	4b0b      	ldr	r3, [pc, #44]	; (4009f8 <ili93xx_draw_filled_rectangle+0xc0>)
  4009ca:	681b      	ldr	r3, [r3, #0]
  4009cc:	4c03      	ldr	r4, [pc, #12]	; (4009dc <ili93xx_draw_filled_rectangle+0xa4>)
  4009ce:	47a0      	blx	r4
}
  4009d0:	b004      	add	sp, #16
  4009d2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  4009d6:	bf00      	nop
  4009d8:	004003e9 	.word	0x004003e9
  4009dc:	00400511 	.word	0x00400511
  4009e0:	004005b5 	.word	0x004005b5
  4009e4:	004002c5 	.word	0x004002c5
  4009e8:	88888889 	.word	0x88888889
  4009ec:	20000454 	.word	0x20000454
  4009f0:	0040030d 	.word	0x0040030d
  4009f4:	20000000 	.word	0x20000000
  4009f8:	20000004 	.word	0x20000004

004009fc <ili93xx_draw_line>:
 * \param ul_x2 X coordinate of line end.
 * \param ul_y2 Y coordinate of line end.
 */
void ili93xx_draw_line(uint32_t ul_x1, uint32_t ul_y1,
		uint32_t ul_x2, uint32_t ul_y2)
{
  4009fc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  400a00:	b083      	sub	sp, #12
  400a02:	4606      	mov	r6, r0
  400a04:	4688      	mov	r8, r1
	if ((ul_y1 == ul_y2) || (ul_x1 == ul_x2)) {
  400a06:	4299      	cmp	r1, r3
  400a08:	d001      	beq.n	400a0e <ili93xx_draw_line+0x12>
  400a0a:	4290      	cmp	r0, r2
  400a0c:	d104      	bne.n	400a18 <ili93xx_draw_line+0x1c>
		ili93xx_draw_filled_rectangle(ul_x1, ul_y1, ul_x2, ul_y2);
  400a0e:	4630      	mov	r0, r6
  400a10:	4641      	mov	r1, r8
  400a12:	4c2b      	ldr	r4, [pc, #172]	; (400ac0 <ili93xx_draw_line+0xc4>)
  400a14:	47a0      	blx	r4
  400a16:	e050      	b.n	400aba <ili93xx_draw_line+0xbe>
	int dx, dy;
	int i;
	int xinc, yinc, cumul;
	int x, y;

	x = ul_x1;
  400a18:	4681      	mov	r9, r0
	y = ul_y1;
  400a1a:	460f      	mov	r7, r1
	dx = ul_x2 - ul_x1;
  400a1c:	1a12      	subs	r2, r2, r0
	dy = ul_y2 - ul_y1;
  400a1e:	1a5b      	subs	r3, r3, r1
	xinc = (dx > 0) ? 1 : -1;
  400a20:	2a00      	cmp	r2, #0
  400a22:	bfcc      	ite	gt
  400a24:	2101      	movgt	r1, #1
  400a26:	f04f 31ff 	movle.w	r1, #4294967295
  400a2a:	9100      	str	r1, [sp, #0]
	yinc = (dy > 0) ? 1 : -1;
  400a2c:	2b00      	cmp	r3, #0
  400a2e:	bfcc      	ite	gt
  400a30:	2101      	movgt	r1, #1
  400a32:	f04f 31ff 	movle.w	r1, #4294967295
  400a36:	9101      	str	r1, [sp, #4]
	dx = abs(ul_x2 - ul_x1);
  400a38:	ea82 75e2 	eor.w	r5, r2, r2, asr #31
  400a3c:	eba5 75e2 	sub.w	r5, r5, r2, asr #31
	dy = abs(ul_y2 - ul_y1);
  400a40:	ea83 74e3 	eor.w	r4, r3, r3, asr #31
  400a44:	eba4 74e3 	sub.w	r4, r4, r3, asr #31

	ili93xx_draw_pixel(x, y);
  400a48:	4641      	mov	r1, r8
  400a4a:	4b1e      	ldr	r3, [pc, #120]	; (400ac4 <ili93xx_draw_line+0xc8>)
  400a4c:	4798      	blx	r3

	if (dx > dy) {
  400a4e:	42a5      	cmp	r5, r4
  400a50:	dd1a      	ble.n	400a88 <ili93xx_draw_line+0x8c>
		cumul = dx >> 1;
  400a52:	ea4f 0865 	mov.w	r8, r5, asr #1

		for (i = 1; i <= dx; i++) {
  400a56:	2d00      	cmp	r5, #0
  400a58:	dd2f      	ble.n	400aba <ili93xx_draw_line+0xbe>
  400a5a:	9b00      	ldr	r3, [sp, #0]
  400a5c:	4699      	mov	r9, r3
  400a5e:	441e      	add	r6, r3
  400a60:	f04f 0a01 	mov.w	sl, #1
			if (cumul >= dx) {
				cumul -= dx;
				y += yinc;
			}

			ili93xx_draw_pixel(x, y);
  400a64:	f8df b05c 	ldr.w	fp, [pc, #92]	; 400ac4 <ili93xx_draw_line+0xc8>
	if (dx > dy) {
		cumul = dx >> 1;

		for (i = 1; i <= dx; i++) {
			x += xinc;
			cumul += dy;
  400a68:	44a0      	add	r8, r4

			if (cumul >= dx) {
  400a6a:	4545      	cmp	r5, r8
  400a6c:	dc03      	bgt.n	400a76 <ili93xx_draw_line+0x7a>
				cumul -= dx;
  400a6e:	ebc5 0808 	rsb	r8, r5, r8
				y += yinc;
  400a72:	9b01      	ldr	r3, [sp, #4]
  400a74:	441f      	add	r7, r3
			}

			ili93xx_draw_pixel(x, y);
  400a76:	4630      	mov	r0, r6
  400a78:	4639      	mov	r1, r7
  400a7a:	47d8      	blx	fp
	ili93xx_draw_pixel(x, y);

	if (dx > dy) {
		cumul = dx >> 1;

		for (i = 1; i <= dx; i++) {
  400a7c:	f10a 0a01 	add.w	sl, sl, #1
  400a80:	444e      	add	r6, r9
  400a82:	4555      	cmp	r5, sl
  400a84:	daf0      	bge.n	400a68 <ili93xx_draw_line+0x6c>
  400a86:	e018      	b.n	400aba <ili93xx_draw_line+0xbe>
			}

			ili93xx_draw_pixel(x, y);
		}
	} else {
		cumul = dy >> 1;
  400a88:	1067      	asrs	r7, r4, #1

		for (i = 1; i <= dy; i++) {
  400a8a:	2c00      	cmp	r4, #0
  400a8c:	dd15      	ble.n	400aba <ili93xx_draw_line+0xbe>
  400a8e:	9b01      	ldr	r3, [sp, #4]
  400a90:	469b      	mov	fp, r3
  400a92:	4443      	add	r3, r8
  400a94:	461e      	mov	r6, r3
  400a96:	f04f 0801 	mov.w	r8, #1
			if (cumul >= dy) {
				cumul -= dy;
				x += xinc;
			}

			ili93xx_draw_pixel(x, y);
  400a9a:	f8df a028 	ldr.w	sl, [pc, #40]	; 400ac4 <ili93xx_draw_line+0xc8>
	} else {
		cumul = dy >> 1;

		for (i = 1; i <= dy; i++) {
			y += yinc;
			cumul += dx;
  400a9e:	442f      	add	r7, r5

			if (cumul >= dy) {
  400aa0:	42bc      	cmp	r4, r7
  400aa2:	dc02      	bgt.n	400aaa <ili93xx_draw_line+0xae>
				cumul -= dy;
  400aa4:	1b3f      	subs	r7, r7, r4
				x += xinc;
  400aa6:	9b00      	ldr	r3, [sp, #0]
  400aa8:	4499      	add	r9, r3
			}

			ili93xx_draw_pixel(x, y);
  400aaa:	4648      	mov	r0, r9
  400aac:	4631      	mov	r1, r6
  400aae:	47d0      	blx	sl
			ili93xx_draw_pixel(x, y);
		}
	} else {
		cumul = dy >> 1;

		for (i = 1; i <= dy; i++) {
  400ab0:	f108 0801 	add.w	r8, r8, #1
  400ab4:	445e      	add	r6, fp
  400ab6:	4544      	cmp	r4, r8
  400ab8:	daf1      	bge.n	400a9e <ili93xx_draw_line+0xa2>
	if ((ul_y1 == ul_y2) || (ul_x1 == ul_x2)) {
		ili93xx_draw_filled_rectangle(ul_x1, ul_y1, ul_x2, ul_y2);
	} else {
		ili93xx_draw_line_bresenham(ul_x1, ul_y1, ul_x2, ul_y2);
	}
}
  400aba:	b003      	add	sp, #12
  400abc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  400ac0:	00400939 	.word	0x00400939
  400ac4:	004008bd 	.word	0x004008bd

00400ac8 <ili93xx_draw_circle>:
{
	int32_t d;
	uint32_t curX;
	uint32_t curY;

	if (ul_r == 0) {
  400ac8:	2a00      	cmp	r2, #0
  400aca:	d044      	beq.n	400b56 <ili93xx_draw_circle+0x8e>
 * \param ul_r circle radius.
 *
 * \return 0 if succeeds, otherwise fails.
 */
uint32_t ili93xx_draw_circle(uint32_t ul_x, uint32_t ul_y, uint32_t ul_r)
{
  400acc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  400ad0:	b083      	sub	sp, #12
  400ad2:	4681      	mov	r9, r0
  400ad4:	468a      	mov	sl, r1
  400ad6:	4616      	mov	r6, r2

	if (ul_r == 0) {
		return 1;
	}

	d = 3 - (ul_r << 1);
  400ad8:	0057      	lsls	r7, r2, #1
  400ada:	f1c7 0703 	rsb	r7, r7, #3
	curX = 0;
  400ade:	2500      	movs	r5, #0
	curY = ul_r;

	while (curX <= curY) {
		ili93xx_draw_pixel(ul_x + curX, ul_y + curY);
  400ae0:	4c1f      	ldr	r4, [pc, #124]	; (400b60 <ili93xx_draw_circle+0x98>)
  400ae2:	eb05 0b09 	add.w	fp, r5, r9
  400ae6:	eb06 080a 	add.w	r8, r6, sl
  400aea:	4658      	mov	r0, fp
  400aec:	4641      	mov	r1, r8
  400aee:	47a0      	blx	r4
		ili93xx_draw_pixel(ul_x + curX, ul_y - curY);
  400af0:	ebc6 030a 	rsb	r3, r6, sl
  400af4:	4658      	mov	r0, fp
  400af6:	9301      	str	r3, [sp, #4]
  400af8:	4619      	mov	r1, r3
  400afa:	47a0      	blx	r4
  400afc:	ebc5 0b09 	rsb	fp, r5, r9
		ili93xx_draw_pixel(ul_x - curX, ul_y + curY);
  400b00:	4658      	mov	r0, fp
  400b02:	4641      	mov	r1, r8
  400b04:	47a0      	blx	r4
		ili93xx_draw_pixel(ul_x - curX, ul_y - curY);
  400b06:	4658      	mov	r0, fp
  400b08:	9901      	ldr	r1, [sp, #4]
  400b0a:	47a0      	blx	r4
		ili93xx_draw_pixel(ul_x + curY, ul_y + curX);
  400b0c:	eb06 0b09 	add.w	fp, r6, r9
  400b10:	eb05 080a 	add.w	r8, r5, sl
  400b14:	4658      	mov	r0, fp
  400b16:	4641      	mov	r1, r8
  400b18:	47a0      	blx	r4
  400b1a:	ebc5 030a 	rsb	r3, r5, sl
		ili93xx_draw_pixel(ul_x + curY, ul_y - curX);
  400b1e:	4658      	mov	r0, fp
  400b20:	9301      	str	r3, [sp, #4]
  400b22:	4619      	mov	r1, r3
  400b24:	47a0      	blx	r4
		ili93xx_draw_pixel(ul_x - curY, ul_y + curX);
  400b26:	ebc6 0b09 	rsb	fp, r6, r9
  400b2a:	4658      	mov	r0, fp
  400b2c:	4641      	mov	r1, r8
  400b2e:	47a0      	blx	r4
		ili93xx_draw_pixel(ul_x - curY, ul_y - curX);
  400b30:	4658      	mov	r0, fp
  400b32:	9901      	ldr	r1, [sp, #4]
  400b34:	47a0      	blx	r4

		if (d < 0) {
  400b36:	2f00      	cmp	r7, #0
  400b38:	da03      	bge.n	400b42 <ili93xx_draw_circle+0x7a>
			d += (curX << 2) + 6;
  400b3a:	eb07 0785 	add.w	r7, r7, r5, lsl #2
  400b3e:	3706      	adds	r7, #6
  400b40:	e004      	b.n	400b4c <ili93xx_draw_circle+0x84>
  400b42:	370a      	adds	r7, #10
		} else {
			d += ((curX - curY) << 2) + 10;
  400b44:	1bab      	subs	r3, r5, r6
  400b46:	eb07 0783 	add.w	r7, r7, r3, lsl #2
			curY--;
  400b4a:	3e01      	subs	r6, #1
		}

		curX++;
  400b4c:	3501      	adds	r5, #1

	d = 3 - (ul_r << 1);
	curX = 0;
	curY = ul_r;

	while (curX <= curY) {
  400b4e:	42ae      	cmp	r6, r5
  400b50:	d2c7      	bcs.n	400ae2 <ili93xx_draw_circle+0x1a>
		}

		curX++;
	}

	return 0;
  400b52:	2000      	movs	r0, #0
  400b54:	e001      	b.n	400b5a <ili93xx_draw_circle+0x92>
	int32_t d;
	uint32_t curX;
	uint32_t curY;

	if (ul_r == 0) {
		return 1;
  400b56:	2001      	movs	r0, #1
  400b58:	4770      	bx	lr

		curX++;
	}

	return 0;
}
  400b5a:	b003      	add	sp, #12
  400b5c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  400b60:	004008bd 	.word	0x004008bd

00400b64 <adc_init>:
 *
 * \return 0 on success.
 */
uint32_t adc_init(Adc *p_adc, const uint32_t ul_mck,
		const uint32_t ul_adc_clock, const enum adc_startup_time startup)
{
  400b64:	b430      	push	{r4, r5}
	uint32_t ul_prescal;

	/*  Reset the controller. */
	p_adc->ADC_CR = ADC_CR_SWRST;
  400b66:	2401      	movs	r4, #1
  400b68:	6004      	str	r4, [r0, #0]

	/* Reset Mode Register. */
	p_adc->ADC_MR = 0;
  400b6a:	2400      	movs	r4, #0
  400b6c:	6044      	str	r4, [r0, #4]

	/* Reset PDC transfer. */
	p_adc->ADC_PTCR = (ADC_PTCR_RXTDIS | ADC_PTCR_TXTDIS);
  400b6e:	f240 2502 	movw	r5, #514	; 0x202
  400b72:	f8c0 5120 	str.w	r5, [r0, #288]	; 0x120
	p_adc->ADC_RCR = 0;
  400b76:	f8c0 4104 	str.w	r4, [r0, #260]	; 0x104
	p_adc->ADC_RNCR = 0;
  400b7a:	f8c0 4114 	str.w	r4, [r0, #276]	; 0x114

	ul_prescal = ul_mck / (2 * ul_adc_clock) - 1;
	p_adc->ADC_MR |= ADC_MR_PRESCAL(ul_prescal) | startup;
  400b7e:	6845      	ldr	r5, [r0, #4]
  400b80:	432b      	orrs	r3, r5
	/* Reset PDC transfer. */
	p_adc->ADC_PTCR = (ADC_PTCR_RXTDIS | ADC_PTCR_TXTDIS);
	p_adc->ADC_RCR = 0;
	p_adc->ADC_RNCR = 0;

	ul_prescal = ul_mck / (2 * ul_adc_clock) - 1;
  400b82:	0052      	lsls	r2, r2, #1
  400b84:	fbb1 f1f2 	udiv	r1, r1, r2
  400b88:	1e4a      	subs	r2, r1, #1
	p_adc->ADC_MR |= ADC_MR_PRESCAL(ul_prescal) | startup;
  400b8a:	0212      	lsls	r2, r2, #8
  400b8c:	b292      	uxth	r2, r2
  400b8e:	4313      	orrs	r3, r2
  400b90:	6043      	str	r3, [r0, #4]
	return 0;
}
  400b92:	4620      	mov	r0, r4
  400b94:	bc30      	pop	{r4, r5}
  400b96:	4770      	bx	lr

00400b98 <adc_configure_trigger>:
 *
 */
void adc_configure_trigger(Adc *p_adc, const enum adc_trigger_t trigger,
		uint8_t uc_freerun)
{
	p_adc->ADC_MR |= trigger | ((uc_freerun << 7) & ADC_MR_FREERUN);
  400b98:	6843      	ldr	r3, [r0, #4]
  400b9a:	4319      	orrs	r1, r3
  400b9c:	01d2      	lsls	r2, r2, #7
  400b9e:	b2d2      	uxtb	r2, r2
  400ba0:	4311      	orrs	r1, r2
  400ba2:	6041      	str	r1, [r0, #4]
  400ba4:	4770      	bx	lr
  400ba6:	bf00      	nop

00400ba8 <adc_configure_timing>:
 * \param uc_settling Analog settling time = (uc_settling + 1) / ADC clock.
 * \param uc_transfer Data transfer time = (uc_transfer * 2 + 3) / ADC clock.
 */
void adc_configure_timing(Adc *p_adc, const uint8_t uc_tracking,
		const enum adc_settling_time_t settling,const uint8_t uc_transfer)
{
  400ba8:	b410      	push	{r4}
	p_adc->ADC_MR |= ADC_MR_TRANSFER(uc_transfer)
  400baa:	6844      	ldr	r4, [r0, #4]
  400bac:	4322      	orrs	r2, r4
			| settling | ADC_MR_TRACKTIM(uc_tracking);
  400bae:	0609      	lsls	r1, r1, #24
  400bb0:	f001 6170 	and.w	r1, r1, #251658240	; 0xf000000
  400bb4:	430a      	orrs	r2, r1
 * \param uc_transfer Data transfer time = (uc_transfer * 2 + 3) / ADC clock.
 */
void adc_configure_timing(Adc *p_adc, const uint8_t uc_tracking,
		const enum adc_settling_time_t settling,const uint8_t uc_transfer)
{
	p_adc->ADC_MR |= ADC_MR_TRANSFER(uc_transfer)
  400bb6:	071b      	lsls	r3, r3, #28
  400bb8:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
  400bbc:	4313      	orrs	r3, r2
  400bbe:	6043      	str	r3, [r0, #4]
			| settling | ADC_MR_TRACKTIM(uc_tracking);
}
  400bc0:	f85d 4b04 	ldr.w	r4, [sp], #4
  400bc4:	4770      	bx	lr
  400bc6:	bf00      	nop

00400bc8 <adc_start>:
 * \param p_adc Pointer to an ADC instance.
 */

void adc_start(Adc *p_adc)
{
	p_adc->ADC_CR = ADC_CR_START;
  400bc8:	2302      	movs	r3, #2
  400bca:	6003      	str	r3, [r0, #0]
  400bcc:	4770      	bx	lr
  400bce:	bf00      	nop

00400bd0 <adc_enable_channel>:
 * \param p_adc Pointer to an ADC instance.
 * \param adc_ch ADC channel number.
 */
void adc_enable_channel(Adc *p_adc, const enum adc_channel_num_t adc_ch)
{
	p_adc->ADC_CHER = 1 << adc_ch;
  400bd0:	2301      	movs	r3, #1
  400bd2:	408b      	lsls	r3, r1
  400bd4:	6103      	str	r3, [r0, #16]
  400bd6:	4770      	bx	lr

00400bd8 <adc_get_channel_value>:
 */
uint32_t adc_get_channel_value(const Adc *p_adc, const enum adc_channel_num_t adc_ch)
{
	uint32_t ul_data = 0;

	if (15 >= adc_ch) {
  400bd8:	290f      	cmp	r1, #15
		ul_data = *(p_adc->ADC_CDR + adc_ch);
  400bda:	bf9a      	itte	ls
  400bdc:	3114      	addls	r1, #20
  400bde:	f850 0021 	ldrls.w	r0, [r0, r1, lsl #2]
 *
 * \return ADC value of the specified channel.
 */
uint32_t adc_get_channel_value(const Adc *p_adc, const enum adc_channel_num_t adc_ch)
{
	uint32_t ul_data = 0;
  400be2:	2000      	movhi	r0, #0
	if (15 >= adc_ch) {
		ul_data = *(p_adc->ADC_CDR + adc_ch);
	}

	return ul_data;
}
  400be4:	4770      	bx	lr
  400be6:	bf00      	nop

00400be8 <adc_enable_interrupt>:
 * \param p_adc Pointer to an ADC instance.
 * \param ul_source Interrupts to be enabled.
 */
void adc_enable_interrupt(Adc *p_adc, const uint32_t ul_source)
{
	p_adc->ADC_IER = ul_source;
  400be8:	6241      	str	r1, [r0, #36]	; 0x24
  400bea:	4770      	bx	lr

00400bec <adc_get_status>:
 *
 * \return ADC status structure.
 */
uint32_t adc_get_status(const Adc *p_adc)
{
	return p_adc->ADC_ISR;
  400bec:	6b00      	ldr	r0, [r0, #48]	; 0x30
}
  400bee:	4770      	bx	lr

00400bf0 <smc_set_setup_timing>:
 * \param ul_setup_timing Setup timing for NWE, NCS, NRD.
 */
void smc_set_setup_timing(Smc *p_smc, uint32_t ul_cs,
		uint32_t ul_setup_timing)
{
	p_smc->SMC_CS_NUMBER[ul_cs].SMC_SETUP = ul_setup_timing;
  400bf0:	0109      	lsls	r1, r1, #4
  400bf2:	5042      	str	r2, [r0, r1]
  400bf4:	4770      	bx	lr
  400bf6:	bf00      	nop

00400bf8 <smc_set_pulse_timing>:
 * \param ul_pulse_timing Pulse timing for NWE,NCS,NRD.
 */
void smc_set_pulse_timing(Smc *p_smc, uint32_t ul_cs,
		uint32_t ul_pulse_timing)
{
	p_smc->SMC_CS_NUMBER[ul_cs].SMC_PULSE = ul_pulse_timing;
  400bf8:	eb00 1101 	add.w	r1, r0, r1, lsl #4
  400bfc:	604a      	str	r2, [r1, #4]
  400bfe:	4770      	bx	lr

00400c00 <smc_set_cycle_timing>:
 * \param ul_cycle_timing Cycle timing for NWE and NRD.
 */
void smc_set_cycle_timing(Smc *p_smc, uint32_t ul_cs,
		uint32_t ul_cycle_timing)
{
	p_smc->SMC_CS_NUMBER[ul_cs].SMC_CYCLE = ul_cycle_timing;
  400c00:	eb00 1101 	add.w	r1, r0, r1, lsl #4
  400c04:	608a      	str	r2, [r1, #8]
  400c06:	4770      	bx	lr

00400c08 <smc_set_mode>:
 * \param ul_cs Chip select number to be set.
 * \param ul_mode SMC mode.
 */
void smc_set_mode(Smc *p_smc, uint32_t ul_cs, uint32_t ul_mode)
{
	p_smc->SMC_CS_NUMBER[ul_cs].SMC_MODE = ul_mode;
  400c08:	eb00 1101 	add.w	r1, r0, r1, lsl #4
  400c0c:	60ca      	str	r2, [r1, #12]
  400c0e:	4770      	bx	lr

00400c10 <pio_set_peripheral>:
		const uint32_t ul_mask)
{
	uint32_t ul_sr;

	/* Disable interrupts on the pin(s) */
	p_pio->PIO_IDR = ul_mask;
  400c10:	6442      	str	r2, [r0, #68]	; 0x44

#if (SAM3S || SAM3N || SAM4S || SAM4E || SAM4N || SAM4C || SAMG || SAM4CP || SAM4CM || SAMV71 || SAMV70 || SAME70 || SAMS70)
	switch (ul_type) {
  400c12:	f1b1 5fc0 	cmp.w	r1, #402653184	; 0x18000000
  400c16:	d02f      	beq.n	400c78 <pio_set_peripheral+0x68>
  400c18:	d807      	bhi.n	400c2a <pio_set_peripheral+0x1a>
  400c1a:	f1b1 6f00 	cmp.w	r1, #134217728	; 0x8000000
  400c1e:	d014      	beq.n	400c4a <pio_set_peripheral+0x3a>
  400c20:	f1b1 5f80 	cmp.w	r1, #268435456	; 0x10000000
  400c24:	d01e      	beq.n	400c64 <pio_set_peripheral+0x54>
  400c26:	b939      	cbnz	r1, 400c38 <pio_set_peripheral+0x28>
  400c28:	4770      	bx	lr
  400c2a:	f1b1 5f20 	cmp.w	r1, #671088640	; 0x28000000
  400c2e:	d037      	beq.n	400ca0 <pio_set_peripheral+0x90>
  400c30:	d804      	bhi.n	400c3c <pio_set_peripheral+0x2c>
  400c32:	f1b1 5f00 	cmp.w	r1, #536870912	; 0x20000000
  400c36:	d029      	beq.n	400c8c <pio_set_peripheral+0x7c>
#else
#error "Unsupported device"
#endif

	/* Remove the pins from under the control of PIO */
	p_pio->PIO_PDR = ul_mask;
  400c38:	6042      	str	r2, [r0, #4]
  400c3a:	4770      	bx	lr

	/* Disable interrupts on the pin(s) */
	p_pio->PIO_IDR = ul_mask;

#if (SAM3S || SAM3N || SAM4S || SAM4E || SAM4N || SAM4C || SAMG || SAM4CP || SAM4CM || SAMV71 || SAMV70 || SAME70 || SAMS70)
	switch (ul_type) {
  400c3c:	f1b1 5f40 	cmp.w	r1, #805306368	; 0x30000000
  400c40:	d02e      	beq.n	400ca0 <pio_set_peripheral+0x90>
  400c42:	f1b1 5f60 	cmp.w	r1, #939524096	; 0x38000000
  400c46:	d02b      	beq.n	400ca0 <pio_set_peripheral+0x90>
  400c48:	e7f6      	b.n	400c38 <pio_set_peripheral+0x28>
 * \param ul_type PIO type.
 * \param ul_mask Bitmask of one or more pin(s) to configure.
 */
void pio_set_peripheral(Pio *p_pio, const pio_type_t ul_type,
		const uint32_t ul_mask)
{
  400c4a:	b410      	push	{r4}
	p_pio->PIO_IDR = ul_mask;

#if (SAM3S || SAM3N || SAM4S || SAM4E || SAM4N || SAM4C || SAMG || SAM4CP || SAM4CM || SAMV71 || SAMV70 || SAME70 || SAMS70)
	switch (ul_type) {
	case PIO_PERIPH_A:
		ul_sr = p_pio->PIO_ABCDSR[0];
  400c4c:	6f01      	ldr	r1, [r0, #112]	; 0x70
		p_pio->PIO_ABCDSR[0] &= (~ul_mask & ul_sr);
  400c4e:	6f04      	ldr	r4, [r0, #112]	; 0x70
  400c50:	43d3      	mvns	r3, r2
  400c52:	4021      	ands	r1, r4
  400c54:	4019      	ands	r1, r3
  400c56:	6701      	str	r1, [r0, #112]	; 0x70

		ul_sr = p_pio->PIO_ABCDSR[1];
  400c58:	6f41      	ldr	r1, [r0, #116]	; 0x74
		p_pio->PIO_ABCDSR[1] &= (~ul_mask & ul_sr);
  400c5a:	6f44      	ldr	r4, [r0, #116]	; 0x74
  400c5c:	4021      	ands	r1, r4
  400c5e:	400b      	ands	r3, r1
  400c60:	6743      	str	r3, [r0, #116]	; 0x74
		break;
  400c62:	e01a      	b.n	400c9a <pio_set_peripheral+0x8a>
	case PIO_PERIPH_B:
		ul_sr = p_pio->PIO_ABCDSR[0];
  400c64:	6f03      	ldr	r3, [r0, #112]	; 0x70
		p_pio->PIO_ABCDSR[0] = (ul_mask | ul_sr);
  400c66:	4313      	orrs	r3, r2
  400c68:	6703      	str	r3, [r0, #112]	; 0x70

		ul_sr = p_pio->PIO_ABCDSR[1];
  400c6a:	6f43      	ldr	r3, [r0, #116]	; 0x74
		p_pio->PIO_ABCDSR[1] &= (~ul_mask & ul_sr);
  400c6c:	6f41      	ldr	r1, [r0, #116]	; 0x74
  400c6e:	400b      	ands	r3, r1
  400c70:	ea23 0302 	bic.w	r3, r3, r2
  400c74:	6743      	str	r3, [r0, #116]	; 0x74
		break;
  400c76:	e7df      	b.n	400c38 <pio_set_peripheral+0x28>
#if (!SAMG)
	case PIO_PERIPH_C:
		ul_sr = p_pio->PIO_ABCDSR[0];
  400c78:	6f03      	ldr	r3, [r0, #112]	; 0x70
		p_pio->PIO_ABCDSR[0] &= (~ul_mask & ul_sr);
  400c7a:	6f01      	ldr	r1, [r0, #112]	; 0x70
  400c7c:	400b      	ands	r3, r1
  400c7e:	ea23 0302 	bic.w	r3, r3, r2
  400c82:	6703      	str	r3, [r0, #112]	; 0x70

		ul_sr = p_pio->PIO_ABCDSR[1];
  400c84:	6f43      	ldr	r3, [r0, #116]	; 0x74
		p_pio->PIO_ABCDSR[1] = (ul_mask | ul_sr);
  400c86:	4313      	orrs	r3, r2
  400c88:	6743      	str	r3, [r0, #116]	; 0x74
		break;
  400c8a:	e7d5      	b.n	400c38 <pio_set_peripheral+0x28>
	case PIO_PERIPH_D:
		ul_sr = p_pio->PIO_ABCDSR[0];
  400c8c:	6f03      	ldr	r3, [r0, #112]	; 0x70
		p_pio->PIO_ABCDSR[0] = (ul_mask | ul_sr);
  400c8e:	4313      	orrs	r3, r2
  400c90:	6703      	str	r3, [r0, #112]	; 0x70

		ul_sr = p_pio->PIO_ABCDSR[1];
  400c92:	6f43      	ldr	r3, [r0, #116]	; 0x74
		p_pio->PIO_ABCDSR[1] = (ul_mask | ul_sr);
  400c94:	4313      	orrs	r3, r2
  400c96:	6743      	str	r3, [r0, #116]	; 0x74
		break;
  400c98:	e7ce      	b.n	400c38 <pio_set_peripheral+0x28>
#else
#error "Unsupported device"
#endif

	/* Remove the pins from under the control of PIO */
	p_pio->PIO_PDR = ul_mask;
  400c9a:	6042      	str	r2, [r0, #4]
}
  400c9c:	f85d 4b04 	ldr.w	r4, [sp], #4
  400ca0:	4770      	bx	lr
  400ca2:	bf00      	nop

00400ca4 <pio_set_input>:
 * \param p_pio Pointer to a PIO instance.
 * \param ul_mask Interrupt sources bit map.
 */
void pio_disable_interrupt(Pio *p_pio, const uint32_t ul_mask)
{
	p_pio->PIO_IDR = ul_mask;
  400ca4:	6441      	str	r1, [r0, #68]	; 0x44
 */
void pio_pull_up(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_pull_up_enable)
{
	/* Enable the pull-up(s) if necessary */
	if (ul_pull_up_enable) {
  400ca6:	f012 0f01 	tst.w	r2, #1
		p_pio->PIO_PUER = ul_mask;
  400caa:	bf14      	ite	ne
  400cac:	6641      	strne	r1, [r0, #100]	; 0x64
	} else {
		p_pio->PIO_PUDR = ul_mask;
  400cae:	6601      	streq	r1, [r0, #96]	; 0x60
{
	pio_disable_interrupt(p_pio, ul_mask);
	pio_pull_up(p_pio, ul_mask, ul_attribute & PIO_PULLUP);

	/* Enable Input Filter if necessary */
	if (ul_attribute & (PIO_DEGLITCH | PIO_DEBOUNCE)) {
  400cb0:	f012 0f0a 	tst.w	r2, #10
		p_pio->PIO_IFER = ul_mask;
  400cb4:	bf14      	ite	ne
  400cb6:	6201      	strne	r1, [r0, #32]
	} else {
		p_pio->PIO_IFDR = ul_mask;
  400cb8:	6241      	streq	r1, [r0, #36]	; 0x24
	}

#if (SAM3S || SAM3N || SAM4S || SAM4E || SAM4N || SAM4C || SAMG || SAM4CP || SAM4CM || SAMV71 || SAMV70 || SAME70 || SAMS70)
	/* Enable de-glitch or de-bounce if necessary */
	if (ul_attribute & PIO_DEGLITCH) {
  400cba:	f012 0f02 	tst.w	r2, #2
  400cbe:	d002      	beq.n	400cc6 <pio_set_input+0x22>
		p_pio->PIO_IFSCDR = ul_mask;
  400cc0:	f8c0 1080 	str.w	r1, [r0, #128]	; 0x80
  400cc4:	e004      	b.n	400cd0 <pio_set_input+0x2c>
	} else {
		if (ul_attribute & PIO_DEBOUNCE) {
  400cc6:	f012 0f08 	tst.w	r2, #8
			p_pio->PIO_IFSCER = ul_mask;
  400cca:	bf18      	it	ne
  400ccc:	f8c0 1084 	strne.w	r1, [r0, #132]	; 0x84
#else
#error "Unsupported device"
#endif

	/* Configure pin as input */
	p_pio->PIO_ODR = ul_mask;
  400cd0:	6141      	str	r1, [r0, #20]
	p_pio->PIO_PER = ul_mask;
  400cd2:	6001      	str	r1, [r0, #0]
  400cd4:	4770      	bx	lr
  400cd6:	bf00      	nop

00400cd8 <pio_set_output>:
 */
void pio_set_output(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_default_level,
		const uint32_t ul_multidrive_enable,
		const uint32_t ul_pull_up_enable)
{
  400cd8:	b410      	push	{r4}
 * \param p_pio Pointer to a PIO instance.
 * \param ul_mask Interrupt sources bit map.
 */
void pio_disable_interrupt(Pio *p_pio, const uint32_t ul_mask)
{
	p_pio->PIO_IDR = ul_mask;
  400cda:	6441      	str	r1, [r0, #68]	; 0x44
 */
void pio_pull_up(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_pull_up_enable)
{
	/* Enable the pull-up(s) if necessary */
	if (ul_pull_up_enable) {
  400cdc:	9c01      	ldr	r4, [sp, #4]
  400cde:	b10c      	cbz	r4, 400ce4 <pio_set_output+0xc>
		p_pio->PIO_PUER = ul_mask;
  400ce0:	6641      	str	r1, [r0, #100]	; 0x64
  400ce2:	e000      	b.n	400ce6 <pio_set_output+0xe>
	} else {
		p_pio->PIO_PUDR = ul_mask;
  400ce4:	6601      	str	r1, [r0, #96]	; 0x60
{
	pio_disable_interrupt(p_pio, ul_mask);
	pio_pull_up(p_pio, ul_mask, ul_pull_up_enable);

	/* Enable multi-drive if necessary */
	if (ul_multidrive_enable) {
  400ce6:	b10b      	cbz	r3, 400cec <pio_set_output+0x14>
		p_pio->PIO_MDER = ul_mask;
  400ce8:	6501      	str	r1, [r0, #80]	; 0x50
  400cea:	e000      	b.n	400cee <pio_set_output+0x16>
	} else {
		p_pio->PIO_MDDR = ul_mask;
  400cec:	6541      	str	r1, [r0, #84]	; 0x54
	}

	/* Set default value */
	if (ul_default_level) {
  400cee:	b10a      	cbz	r2, 400cf4 <pio_set_output+0x1c>
		p_pio->PIO_SODR = ul_mask;
  400cf0:	6301      	str	r1, [r0, #48]	; 0x30
  400cf2:	e000      	b.n	400cf6 <pio_set_output+0x1e>
	} else {
		p_pio->PIO_CODR = ul_mask;
  400cf4:	6341      	str	r1, [r0, #52]	; 0x34
	}

	/* Configure pin(s) as output(s) */
	p_pio->PIO_OER = ul_mask;
  400cf6:	6101      	str	r1, [r0, #16]
	p_pio->PIO_PER = ul_mask;
  400cf8:	6001      	str	r1, [r0, #0]
}
  400cfa:	f85d 4b04 	ldr.w	r4, [sp], #4
  400cfe:	4770      	bx	lr

00400d00 <pio_get_interrupt_status>:
 *
 * \return The interrupt status mask value.
 */
uint32_t pio_get_interrupt_status(const Pio *p_pio)
{
	return p_pio->PIO_ISR;
  400d00:	6cc0      	ldr	r0, [r0, #76]	; 0x4c
}
  400d02:	4770      	bx	lr

00400d04 <pio_get_interrupt_mask>:
 *
 * \return The interrupt mask value.
 */
uint32_t pio_get_interrupt_mask(const Pio *p_pio)
{
	return p_pio->PIO_IMR;
  400d04:	6c80      	ldr	r0, [r0, #72]	; 0x48
}
  400d06:	4770      	bx	lr

00400d08 <pio_configure_pin>:
 * \param ul_flags Pins attributes.
 *
 * \return Whether the pin(s) have been configured properly.
 */
uint32_t pio_configure_pin(uint32_t ul_pin, const uint32_t ul_flags)
{
  400d08:	b570      	push	{r4, r5, r6, lr}
  400d0a:	b082      	sub	sp, #8
  400d0c:	460d      	mov	r5, r1
		p_pio = PIOC;
	} else {
		p_pio = (Pio *)((uint32_t)PIOA + (PIO_DELTA * (ul_pin >> 5)));
	}
#else
	p_pio = (Pio *)((uint32_t)PIOA + (PIO_DELTA * (ul_pin >> 5)));
  400d0e:	0943      	lsrs	r3, r0, #5
  400d10:	f503 1300 	add.w	r3, r3, #2097152	; 0x200000
  400d14:	f203 7307 	addw	r3, r3, #1799	; 0x707
  400d18:	025c      	lsls	r4, r3, #9
uint32_t pio_configure_pin(uint32_t ul_pin, const uint32_t ul_flags)
{
	Pio *p_pio = pio_get_pin_group(ul_pin);

	/* Configure pins */
	switch (ul_flags & PIO_TYPE_Msk) {
  400d1a:	f001 43f0 	and.w	r3, r1, #2013265920	; 0x78000000
  400d1e:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
  400d22:	d047      	beq.n	400db4 <pio_configure_pin+0xac>
  400d24:	d809      	bhi.n	400d3a <pio_configure_pin+0x32>
  400d26:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
  400d2a:	d021      	beq.n	400d70 <pio_configure_pin+0x68>
  400d2c:	f1b3 5fc0 	cmp.w	r3, #402653184	; 0x18000000
  400d30:	d02f      	beq.n	400d92 <pio_configure_pin+0x8a>
  400d32:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
  400d36:	d16f      	bne.n	400e18 <pio_configure_pin+0x110>
  400d38:	e009      	b.n	400d4e <pio_configure_pin+0x46>
  400d3a:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
  400d3e:	d055      	beq.n	400dec <pio_configure_pin+0xe4>
  400d40:	f1b3 5f60 	cmp.w	r3, #939524096	; 0x38000000
  400d44:	d052      	beq.n	400dec <pio_configure_pin+0xe4>
  400d46:	f1b3 5f20 	cmp.w	r3, #671088640	; 0x28000000
  400d4a:	d044      	beq.n	400dd6 <pio_configure_pin+0xce>
  400d4c:	e064      	b.n	400e18 <pio_configure_pin+0x110>
	case PIO_TYPE_PIO_PERIPH_A:
		pio_set_peripheral(p_pio, PIO_PERIPH_A, (1 << (ul_pin & 0x1F)));
  400d4e:	f000 001f 	and.w	r0, r0, #31
  400d52:	2601      	movs	r6, #1
  400d54:	4086      	lsls	r6, r0
  400d56:	4620      	mov	r0, r4
  400d58:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
  400d5c:	4632      	mov	r2, r6
  400d5e:	4b30      	ldr	r3, [pc, #192]	; (400e20 <pio_configure_pin+0x118>)
  400d60:	4798      	blx	r3
 */
void pio_pull_up(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_pull_up_enable)
{
	/* Enable the pull-up(s) if necessary */
	if (ul_pull_up_enable) {
  400d62:	f015 0f01 	tst.w	r5, #1
		p_pio->PIO_PUER = ul_mask;
  400d66:	bf14      	ite	ne
  400d68:	6666      	strne	r6, [r4, #100]	; 0x64
	} else {
		p_pio->PIO_PUDR = ul_mask;
  400d6a:	6626      	streq	r6, [r4, #96]	; 0x60

	default:
		return 0;
	}

	return 1;
  400d6c:	2001      	movs	r0, #1
  400d6e:	e054      	b.n	400e1a <pio_configure_pin+0x112>
		pio_set_peripheral(p_pio, PIO_PERIPH_A, (1 << (ul_pin & 0x1F)));
		pio_pull_up(p_pio, (1 << (ul_pin & 0x1F)),
				(ul_flags & PIO_PULLUP));
		break;
	case PIO_TYPE_PIO_PERIPH_B:
		pio_set_peripheral(p_pio, PIO_PERIPH_B, (1 << (ul_pin & 0x1F)));
  400d70:	f000 001f 	and.w	r0, r0, #31
  400d74:	2601      	movs	r6, #1
  400d76:	4086      	lsls	r6, r0
  400d78:	4620      	mov	r0, r4
  400d7a:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
  400d7e:	4632      	mov	r2, r6
  400d80:	4b27      	ldr	r3, [pc, #156]	; (400e20 <pio_configure_pin+0x118>)
  400d82:	4798      	blx	r3
 */
void pio_pull_up(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_pull_up_enable)
{
	/* Enable the pull-up(s) if necessary */
	if (ul_pull_up_enable) {
  400d84:	f015 0f01 	tst.w	r5, #1
		p_pio->PIO_PUER = ul_mask;
  400d88:	bf14      	ite	ne
  400d8a:	6666      	strne	r6, [r4, #100]	; 0x64
	} else {
		p_pio->PIO_PUDR = ul_mask;
  400d8c:	6626      	streq	r6, [r4, #96]	; 0x60

	default:
		return 0;
	}

	return 1;
  400d8e:	2001      	movs	r0, #1
  400d90:	e043      	b.n	400e1a <pio_configure_pin+0x112>
		pio_pull_up(p_pio, (1 << (ul_pin & 0x1F)),
				(ul_flags & PIO_PULLUP));
		break;
#if (SAM3S || SAM3N || SAM4S || SAM4E || SAM4N || SAM4C || SAM4CP || SAM4CM || SAMV71 || SAMV70 || SAME70 || SAMS70)
	case PIO_TYPE_PIO_PERIPH_C:
		pio_set_peripheral(p_pio, PIO_PERIPH_C, (1 << (ul_pin & 0x1F)));
  400d92:	f000 001f 	and.w	r0, r0, #31
  400d96:	2601      	movs	r6, #1
  400d98:	4086      	lsls	r6, r0
  400d9a:	4620      	mov	r0, r4
  400d9c:	f04f 51c0 	mov.w	r1, #402653184	; 0x18000000
  400da0:	4632      	mov	r2, r6
  400da2:	4b1f      	ldr	r3, [pc, #124]	; (400e20 <pio_configure_pin+0x118>)
  400da4:	4798      	blx	r3
 */
void pio_pull_up(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_pull_up_enable)
{
	/* Enable the pull-up(s) if necessary */
	if (ul_pull_up_enable) {
  400da6:	f015 0f01 	tst.w	r5, #1
		p_pio->PIO_PUER = ul_mask;
  400daa:	bf14      	ite	ne
  400dac:	6666      	strne	r6, [r4, #100]	; 0x64
	} else {
		p_pio->PIO_PUDR = ul_mask;
  400dae:	6626      	streq	r6, [r4, #96]	; 0x60

	default:
		return 0;
	}

	return 1;
  400db0:	2001      	movs	r0, #1
  400db2:	e032      	b.n	400e1a <pio_configure_pin+0x112>
		pio_set_peripheral(p_pio, PIO_PERIPH_C, (1 << (ul_pin & 0x1F)));
		pio_pull_up(p_pio, (1 << (ul_pin & 0x1F)),
				(ul_flags & PIO_PULLUP));
		break;
	case PIO_TYPE_PIO_PERIPH_D:
		pio_set_peripheral(p_pio, PIO_PERIPH_D, (1 << (ul_pin & 0x1F)));
  400db4:	f000 001f 	and.w	r0, r0, #31
  400db8:	2601      	movs	r6, #1
  400dba:	4086      	lsls	r6, r0
  400dbc:	4620      	mov	r0, r4
  400dbe:	f04f 5100 	mov.w	r1, #536870912	; 0x20000000
  400dc2:	4632      	mov	r2, r6
  400dc4:	4b16      	ldr	r3, [pc, #88]	; (400e20 <pio_configure_pin+0x118>)
  400dc6:	4798      	blx	r3
 */
void pio_pull_up(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_pull_up_enable)
{
	/* Enable the pull-up(s) if necessary */
	if (ul_pull_up_enable) {
  400dc8:	f015 0f01 	tst.w	r5, #1
		p_pio->PIO_PUER = ul_mask;
  400dcc:	bf14      	ite	ne
  400dce:	6666      	strne	r6, [r4, #100]	; 0x64
	} else {
		p_pio->PIO_PUDR = ul_mask;
  400dd0:	6626      	streq	r6, [r4, #96]	; 0x60

	default:
		return 0;
	}

	return 1;
  400dd2:	2001      	movs	r0, #1
  400dd4:	e021      	b.n	400e1a <pio_configure_pin+0x112>
				(ul_flags & PIO_PULLUP));
		break;
#endif

	case PIO_TYPE_PIO_INPUT:
		pio_set_input(p_pio, (1 << (ul_pin & 0x1F)), ul_flags);
  400dd6:	f000 031f 	and.w	r3, r0, #31
  400dda:	2601      	movs	r6, #1
  400ddc:	4620      	mov	r0, r4
  400dde:	fa06 f103 	lsl.w	r1, r6, r3
  400de2:	462a      	mov	r2, r5
  400de4:	4b0f      	ldr	r3, [pc, #60]	; (400e24 <pio_configure_pin+0x11c>)
  400de6:	4798      	blx	r3

	default:
		return 0;
	}

	return 1;
  400de8:	4630      	mov	r0, r6
		break;
#endif

	case PIO_TYPE_PIO_INPUT:
		pio_set_input(p_pio, (1 << (ul_pin & 0x1F)), ul_flags);
		break;
  400dea:	e016      	b.n	400e1a <pio_configure_pin+0x112>

	case PIO_TYPE_PIO_OUTPUT_0:
	case PIO_TYPE_PIO_OUTPUT_1:
		pio_set_output(p_pio, (1 << (ul_pin & 0x1F)),
  400dec:	f000 031f 	and.w	r3, r0, #31
  400df0:	2601      	movs	r6, #1
				((ul_flags & PIO_TYPE_PIO_OUTPUT_1)
  400df2:	f005 5260 	and.w	r2, r5, #939524096	; 0x38000000
		pio_set_input(p_pio, (1 << (ul_pin & 0x1F)), ul_flags);
		break;

	case PIO_TYPE_PIO_OUTPUT_0:
	case PIO_TYPE_PIO_OUTPUT_1:
		pio_set_output(p_pio, (1 << (ul_pin & 0x1F)),
  400df6:	ea05 0106 	and.w	r1, r5, r6
  400dfa:	9100      	str	r1, [sp, #0]
  400dfc:	4620      	mov	r0, r4
  400dfe:	fa06 f103 	lsl.w	r1, r6, r3
  400e02:	f1b2 5f60 	cmp.w	r2, #939524096	; 0x38000000
  400e06:	bf14      	ite	ne
  400e08:	2200      	movne	r2, #0
  400e0a:	2201      	moveq	r2, #1
  400e0c:	f3c5 0380 	ubfx	r3, r5, #2, #1
  400e10:	4c05      	ldr	r4, [pc, #20]	; (400e28 <pio_configure_pin+0x120>)
  400e12:	47a0      	blx	r4

	default:
		return 0;
	}

	return 1;
  400e14:	4630      	mov	r0, r6
		pio_set_output(p_pio, (1 << (ul_pin & 0x1F)),
				((ul_flags & PIO_TYPE_PIO_OUTPUT_1)
				== PIO_TYPE_PIO_OUTPUT_1) ? 1 : 0,
				(ul_flags & PIO_OPENDRAIN) ? 1 : 0,
				(ul_flags & PIO_PULLUP) ? 1 : 0);
		break;
  400e16:	e000      	b.n	400e1a <pio_configure_pin+0x112>

	default:
		return 0;
  400e18:	2000      	movs	r0, #0
	}

	return 1;
}
  400e1a:	b002      	add	sp, #8
  400e1c:	bd70      	pop	{r4, r5, r6, pc}
  400e1e:	bf00      	nop
  400e20:	00400c11 	.word	0x00400c11
  400e24:	00400ca5 	.word	0x00400ca5
  400e28:	00400cd9 	.word	0x00400cd9

00400e2c <pio_configure_pin_group>:
 *
 * \return Whether the pin(s) have been configured properly.
 */
uint32_t pio_configure_pin_group(Pio *p_pio,
		uint32_t ul_mask, const uint32_t ul_flags)
{
  400e2c:	b570      	push	{r4, r5, r6, lr}
  400e2e:	b082      	sub	sp, #8
  400e30:	4606      	mov	r6, r0
  400e32:	460d      	mov	r5, r1
  400e34:	4614      	mov	r4, r2
	/* Configure pins */
	switch (ul_flags & PIO_TYPE_Msk) {
  400e36:	f002 43f0 	and.w	r3, r2, #2013265920	; 0x78000000
  400e3a:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
  400e3e:	d038      	beq.n	400eb2 <pio_configure_pin_group+0x86>
  400e40:	d809      	bhi.n	400e56 <pio_configure_pin_group+0x2a>
  400e42:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
  400e46:	d01c      	beq.n	400e82 <pio_configure_pin_group+0x56>
  400e48:	f1b3 5fc0 	cmp.w	r3, #402653184	; 0x18000000
  400e4c:	d025      	beq.n	400e9a <pio_configure_pin_group+0x6e>
  400e4e:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
  400e52:	d150      	bne.n	400ef6 <pio_configure_pin_group+0xca>
  400e54:	e009      	b.n	400e6a <pio_configure_pin_group+0x3e>
  400e56:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
  400e5a:	d03a      	beq.n	400ed2 <pio_configure_pin_group+0xa6>
  400e5c:	f1b3 5f60 	cmp.w	r3, #939524096	; 0x38000000
  400e60:	d037      	beq.n	400ed2 <pio_configure_pin_group+0xa6>
  400e62:	f1b3 5f20 	cmp.w	r3, #671088640	; 0x28000000
  400e66:	d030      	beq.n	400eca <pio_configure_pin_group+0x9e>
  400e68:	e045      	b.n	400ef6 <pio_configure_pin_group+0xca>
	case PIO_TYPE_PIO_PERIPH_A:
		pio_set_peripheral(p_pio, PIO_PERIPH_A, ul_mask);
  400e6a:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
  400e6e:	462a      	mov	r2, r5
  400e70:	4b22      	ldr	r3, [pc, #136]	; (400efc <pio_configure_pin_group+0xd0>)
  400e72:	4798      	blx	r3
 */
void pio_pull_up(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_pull_up_enable)
{
	/* Enable the pull-up(s) if necessary */
	if (ul_pull_up_enable) {
  400e74:	f014 0f01 	tst.w	r4, #1
		p_pio->PIO_PUER = ul_mask;
  400e78:	bf14      	ite	ne
  400e7a:	6675      	strne	r5, [r6, #100]	; 0x64
	} else {
		p_pio->PIO_PUDR = ul_mask;
  400e7c:	6635      	streq	r5, [r6, #96]	; 0x60

	default:
		return 0;
	}

	return 1;
  400e7e:	2001      	movs	r0, #1
  400e80:	e03a      	b.n	400ef8 <pio_configure_pin_group+0xcc>
	case PIO_TYPE_PIO_PERIPH_A:
		pio_set_peripheral(p_pio, PIO_PERIPH_A, ul_mask);
		pio_pull_up(p_pio, ul_mask, (ul_flags & PIO_PULLUP));
		break;
	case PIO_TYPE_PIO_PERIPH_B:
		pio_set_peripheral(p_pio, PIO_PERIPH_B, ul_mask);
  400e82:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
  400e86:	462a      	mov	r2, r5
  400e88:	4b1c      	ldr	r3, [pc, #112]	; (400efc <pio_configure_pin_group+0xd0>)
  400e8a:	4798      	blx	r3
 */
void pio_pull_up(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_pull_up_enable)
{
	/* Enable the pull-up(s) if necessary */
	if (ul_pull_up_enable) {
  400e8c:	f014 0f01 	tst.w	r4, #1
		p_pio->PIO_PUER = ul_mask;
  400e90:	bf14      	ite	ne
  400e92:	6675      	strne	r5, [r6, #100]	; 0x64
	} else {
		p_pio->PIO_PUDR = ul_mask;
  400e94:	6635      	streq	r5, [r6, #96]	; 0x60

	default:
		return 0;
	}

	return 1;
  400e96:	2001      	movs	r0, #1
  400e98:	e02e      	b.n	400ef8 <pio_configure_pin_group+0xcc>
		pio_set_peripheral(p_pio, PIO_PERIPH_B, ul_mask);
		pio_pull_up(p_pio, ul_mask, (ul_flags & PIO_PULLUP));
		break;
#if (SAM3S || SAM3N || SAM4S || SAM4E || SAM4N || SAM4C || SAM4CP || SAM4CM || SAMV71 || SAMV70 || SAME70 || SAMS70)
	case PIO_TYPE_PIO_PERIPH_C:
		pio_set_peripheral(p_pio, PIO_PERIPH_C, ul_mask);
  400e9a:	f04f 51c0 	mov.w	r1, #402653184	; 0x18000000
  400e9e:	462a      	mov	r2, r5
  400ea0:	4b16      	ldr	r3, [pc, #88]	; (400efc <pio_configure_pin_group+0xd0>)
  400ea2:	4798      	blx	r3
 */
void pio_pull_up(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_pull_up_enable)
{
	/* Enable the pull-up(s) if necessary */
	if (ul_pull_up_enable) {
  400ea4:	f014 0f01 	tst.w	r4, #1
		p_pio->PIO_PUER = ul_mask;
  400ea8:	bf14      	ite	ne
  400eaa:	6675      	strne	r5, [r6, #100]	; 0x64
	} else {
		p_pio->PIO_PUDR = ul_mask;
  400eac:	6635      	streq	r5, [r6, #96]	; 0x60

	default:
		return 0;
	}

	return 1;
  400eae:	2001      	movs	r0, #1
  400eb0:	e022      	b.n	400ef8 <pio_configure_pin_group+0xcc>
	case PIO_TYPE_PIO_PERIPH_C:
		pio_set_peripheral(p_pio, PIO_PERIPH_C, ul_mask);
		pio_pull_up(p_pio, ul_mask, (ul_flags & PIO_PULLUP));
		break;
	case PIO_TYPE_PIO_PERIPH_D:
		pio_set_peripheral(p_pio, PIO_PERIPH_D, ul_mask);
  400eb2:	f04f 5100 	mov.w	r1, #536870912	; 0x20000000
  400eb6:	462a      	mov	r2, r5
  400eb8:	4b10      	ldr	r3, [pc, #64]	; (400efc <pio_configure_pin_group+0xd0>)
  400eba:	4798      	blx	r3
 */
void pio_pull_up(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_pull_up_enable)
{
	/* Enable the pull-up(s) if necessary */
	if (ul_pull_up_enable) {
  400ebc:	f014 0f01 	tst.w	r4, #1
		p_pio->PIO_PUER = ul_mask;
  400ec0:	bf14      	ite	ne
  400ec2:	6675      	strne	r5, [r6, #100]	; 0x64
	} else {
		p_pio->PIO_PUDR = ul_mask;
  400ec4:	6635      	streq	r5, [r6, #96]	; 0x60

	default:
		return 0;
	}

	return 1;
  400ec6:	2001      	movs	r0, #1
  400ec8:	e016      	b.n	400ef8 <pio_configure_pin_group+0xcc>
		pio_pull_up(p_pio, ul_mask, (ul_flags & PIO_PULLUP));
		break;
#endif

	case PIO_TYPE_PIO_INPUT:
		pio_set_input(p_pio, ul_mask, ul_flags);
  400eca:	4b0d      	ldr	r3, [pc, #52]	; (400f00 <pio_configure_pin_group+0xd4>)
  400ecc:	4798      	blx	r3

	default:
		return 0;
	}

	return 1;
  400ece:	2001      	movs	r0, #1
		break;
#endif

	case PIO_TYPE_PIO_INPUT:
		pio_set_input(p_pio, ul_mask, ul_flags);
		break;
  400ed0:	e012      	b.n	400ef8 <pio_configure_pin_group+0xcc>

	case PIO_TYPE_PIO_OUTPUT_0:
	case PIO_TYPE_PIO_OUTPUT_1:
		pio_set_output(p_pio, ul_mask,
				((ul_flags & PIO_TYPE_PIO_OUTPUT_1)
  400ed2:	f004 5260 	and.w	r2, r4, #939524096	; 0x38000000
		pio_set_input(p_pio, ul_mask, ul_flags);
		break;

	case PIO_TYPE_PIO_OUTPUT_0:
	case PIO_TYPE_PIO_OUTPUT_1:
		pio_set_output(p_pio, ul_mask,
  400ed6:	f004 0301 	and.w	r3, r4, #1
  400eda:	9300      	str	r3, [sp, #0]
  400edc:	4630      	mov	r0, r6
  400ede:	4629      	mov	r1, r5
  400ee0:	f1b2 5f60 	cmp.w	r2, #939524096	; 0x38000000
  400ee4:	bf14      	ite	ne
  400ee6:	2200      	movne	r2, #0
  400ee8:	2201      	moveq	r2, #1
  400eea:	f3c4 0380 	ubfx	r3, r4, #2, #1
  400eee:	4c05      	ldr	r4, [pc, #20]	; (400f04 <pio_configure_pin_group+0xd8>)
  400ef0:	47a0      	blx	r4

	default:
		return 0;
	}

	return 1;
  400ef2:	2001      	movs	r0, #1
		pio_set_output(p_pio, ul_mask,
				((ul_flags & PIO_TYPE_PIO_OUTPUT_1)
				== PIO_TYPE_PIO_OUTPUT_1) ? 1 : 0,
				(ul_flags & PIO_OPENDRAIN) ? 1 : 0,
				(ul_flags & PIO_PULLUP) ? 1 : 0);
		break;
  400ef4:	e000      	b.n	400ef8 <pio_configure_pin_group+0xcc>

	default:
		return 0;
  400ef6:	2000      	movs	r0, #0
	}

	return 1;
}
  400ef8:	b002      	add	sp, #8
  400efa:	bd70      	pop	{r4, r5, r6, pc}
  400efc:	00400c11 	.word	0x00400c11
  400f00:	00400ca5 	.word	0x00400ca5
  400f04:	00400cd9 	.word	0x00400cd9

00400f08 <pio_handler_process>:
 *
 * \param p_pio PIO controller base address.
 * \param ul_id PIO controller ID.
 */
void pio_handler_process(Pio *p_pio, uint32_t ul_id)
{
  400f08:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  400f0c:	4681      	mov	r9, r0
  400f0e:	4688      	mov	r8, r1
	uint32_t status;
	uint32_t i;

	/* Read PIO controller status */
	status = pio_get_interrupt_status(p_pio);
  400f10:	4b12      	ldr	r3, [pc, #72]	; (400f5c <pio_handler_process+0x54>)
  400f12:	4798      	blx	r3
  400f14:	4605      	mov	r5, r0
	status &= pio_get_interrupt_mask(p_pio);
  400f16:	4648      	mov	r0, r9
  400f18:	4b11      	ldr	r3, [pc, #68]	; (400f60 <pio_handler_process+0x58>)
  400f1a:	4798      	blx	r3

	/* Check pending events */
	if (status != 0) {
  400f1c:	4005      	ands	r5, r0
  400f1e:	d013      	beq.n	400f48 <pio_handler_process+0x40>
  400f20:	4c10      	ldr	r4, [pc, #64]	; (400f64 <pio_handler_process+0x5c>)
  400f22:	f104 0660 	add.w	r6, r4, #96	; 0x60
		/* Find triggering source */
		i = 0;
		while (status != 0) {
			/* Source is configured on the same controller */
			if (gs_interrupt_sources[i].id == ul_id) {
  400f26:	6823      	ldr	r3, [r4, #0]
  400f28:	4543      	cmp	r3, r8
  400f2a:	d108      	bne.n	400f3e <pio_handler_process+0x36>
				/* Source has PIOs whose statuses have changed */
				if ((status & gs_interrupt_sources[i].mask) != 0) {
  400f2c:	6861      	ldr	r1, [r4, #4]
  400f2e:	4229      	tst	r1, r5
  400f30:	d005      	beq.n	400f3e <pio_handler_process+0x36>
					gs_interrupt_sources[i].handler(gs_interrupt_sources[i].id,
  400f32:	68e3      	ldr	r3, [r4, #12]
  400f34:	4640      	mov	r0, r8
  400f36:	4798      	blx	r3
							gs_interrupt_sources[i].mask);
					status &= ~(gs_interrupt_sources[i].mask);
  400f38:	6863      	ldr	r3, [r4, #4]
  400f3a:	ea25 0503 	bic.w	r5, r5, r3
				}
			}
			i++;
			if (i >= MAX_INTERRUPT_SOURCES) {
  400f3e:	42b4      	cmp	r4, r6
  400f40:	d002      	beq.n	400f48 <pio_handler_process+0x40>
  400f42:	3410      	adds	r4, #16

	/* Check pending events */
	if (status != 0) {
		/* Find triggering source */
		i = 0;
		while (status != 0) {
  400f44:	2d00      	cmp	r5, #0
  400f46:	d1ee      	bne.n	400f26 <pio_handler_process+0x1e>
		}
	}

	/* Check capture events */
#if (SAM3S || SAM4S || SAM4E)
	if (pio_capture_enable_flag) {
  400f48:	4b07      	ldr	r3, [pc, #28]	; (400f68 <pio_handler_process+0x60>)
  400f4a:	681b      	ldr	r3, [r3, #0]
  400f4c:	b123      	cbz	r3, 400f58 <pio_handler_process+0x50>
		if (pio_capture_handler) {
  400f4e:	4b07      	ldr	r3, [pc, #28]	; (400f6c <pio_handler_process+0x64>)
  400f50:	681b      	ldr	r3, [r3, #0]
  400f52:	b10b      	cbz	r3, 400f58 <pio_handler_process+0x50>
			pio_capture_handler(p_pio);
  400f54:	4648      	mov	r0, r9
  400f56:	4798      	blx	r3
  400f58:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  400f5c:	00400d01 	.word	0x00400d01
  400f60:	00400d05 	.word	0x00400d05
  400f64:	2000081c 	.word	0x2000081c
  400f68:	2000088c 	.word	0x2000088c
  400f6c:	20000818 	.word	0x20000818

00400f70 <PIOA_Handler>:
/**
 * \brief Parallel IO Controller A interrupt handler.
 * Redefined PIOA interrupt handler for NVIC interrupt table.
 */
void PIOA_Handler(void)
{
  400f70:	b508      	push	{r3, lr}
	pio_handler_process(PIOA, ID_PIOA);
  400f72:	4802      	ldr	r0, [pc, #8]	; (400f7c <PIOA_Handler+0xc>)
  400f74:	210b      	movs	r1, #11
  400f76:	4b02      	ldr	r3, [pc, #8]	; (400f80 <PIOA_Handler+0x10>)
  400f78:	4798      	blx	r3
  400f7a:	bd08      	pop	{r3, pc}
  400f7c:	400e0e00 	.word	0x400e0e00
  400f80:	00400f09 	.word	0x00400f09

00400f84 <PIOB_Handler>:
/**
 * \brief Parallel IO Controller B interrupt handler
 * Redefined PIOB interrupt handler for NVIC interrupt table.
 */
void PIOB_Handler(void)
{
  400f84:	b508      	push	{r3, lr}
    pio_handler_process(PIOB, ID_PIOB);
  400f86:	4802      	ldr	r0, [pc, #8]	; (400f90 <PIOB_Handler+0xc>)
  400f88:	210c      	movs	r1, #12
  400f8a:	4b02      	ldr	r3, [pc, #8]	; (400f94 <PIOB_Handler+0x10>)
  400f8c:	4798      	blx	r3
  400f8e:	bd08      	pop	{r3, pc}
  400f90:	400e1000 	.word	0x400e1000
  400f94:	00400f09 	.word	0x00400f09

00400f98 <PIOC_Handler>:
/**
 * \brief Parallel IO Controller C interrupt handler.
 * Redefined PIOC interrupt handler for NVIC interrupt table.
 */
void PIOC_Handler(void)
{
  400f98:	b508      	push	{r3, lr}
	pio_handler_process(PIOC, ID_PIOC);
  400f9a:	4802      	ldr	r0, [pc, #8]	; (400fa4 <PIOC_Handler+0xc>)
  400f9c:	210d      	movs	r1, #13
  400f9e:	4b02      	ldr	r3, [pc, #8]	; (400fa8 <PIOC_Handler+0x10>)
  400fa0:	4798      	blx	r3
  400fa2:	bd08      	pop	{r3, pc}
  400fa4:	400e1200 	.word	0x400e1200
  400fa8:	00400f09 	.word	0x00400f09

00400fac <pmc_switch_mck_to_pllack>:
 */
uint32_t pmc_switch_mck_to_pllack(uint32_t ul_pres)
{
	uint32_t ul_timeout;

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_PRES_Msk)) | ul_pres;
  400fac:	4a18      	ldr	r2, [pc, #96]	; (401010 <pmc_switch_mck_to_pllack+0x64>)
  400fae:	6b13      	ldr	r3, [r2, #48]	; 0x30
  400fb0:	f023 0370 	bic.w	r3, r3, #112	; 0x70
  400fb4:	4318      	orrs	r0, r3
  400fb6:	6310      	str	r0, [r2, #48]	; 0x30
	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
  400fb8:	6e93      	ldr	r3, [r2, #104]	; 0x68
  400fba:	f013 0f08 	tst.w	r3, #8
  400fbe:	d003      	beq.n	400fc8 <pmc_switch_mck_to_pllack+0x1c>
  400fc0:	e009      	b.n	400fd6 <pmc_switch_mck_to_pllack+0x2a>
			--ul_timeout) {
		if (ul_timeout == 0) {
  400fc2:	3b01      	subs	r3, #1
  400fc4:	d103      	bne.n	400fce <pmc_switch_mck_to_pllack+0x22>
  400fc6:	e01e      	b.n	401006 <pmc_switch_mck_to_pllack+0x5a>
uint32_t pmc_switch_mck_to_pllack(uint32_t ul_pres)
{
	uint32_t ul_timeout;

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_PRES_Msk)) | ul_pres;
	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
  400fc8:	f44f 6300 	mov.w	r3, #2048	; 0x800
  400fcc:	4910      	ldr	r1, [pc, #64]	; (401010 <pmc_switch_mck_to_pllack+0x64>)
  400fce:	6e8a      	ldr	r2, [r1, #104]	; 0x68
  400fd0:	f012 0f08 	tst.w	r2, #8
  400fd4:	d0f5      	beq.n	400fc2 <pmc_switch_mck_to_pllack+0x16>
		if (ul_timeout == 0) {
			return 1;
		}
	}

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_CSS_Msk)) |
  400fd6:	4a0e      	ldr	r2, [pc, #56]	; (401010 <pmc_switch_mck_to_pllack+0x64>)
  400fd8:	6b13      	ldr	r3, [r2, #48]	; 0x30
  400fda:	f023 0303 	bic.w	r3, r3, #3
  400fde:	f043 0302 	orr.w	r3, r3, #2
  400fe2:	6313      	str	r3, [r2, #48]	; 0x30
			PMC_MCKR_CSS_PLLA_CLK;

	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
  400fe4:	6e90      	ldr	r0, [r2, #104]	; 0x68
  400fe6:	f010 0008 	ands.w	r0, r0, #8
  400fea:	d004      	beq.n	400ff6 <pmc_switch_mck_to_pllack+0x4a>
		if (ul_timeout == 0) {
			return 1;
		}
	}

	return 0;
  400fec:	2000      	movs	r0, #0
  400fee:	4770      	bx	lr
	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_CSS_Msk)) |
			PMC_MCKR_CSS_PLLA_CLK;

	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
			--ul_timeout) {
		if (ul_timeout == 0) {
  400ff0:	3b01      	subs	r3, #1
  400ff2:	d103      	bne.n	400ffc <pmc_switch_mck_to_pllack+0x50>
  400ff4:	e009      	b.n	40100a <pmc_switch_mck_to_pllack+0x5e>
	}

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_CSS_Msk)) |
			PMC_MCKR_CSS_PLLA_CLK;

	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
  400ff6:	f44f 6300 	mov.w	r3, #2048	; 0x800
  400ffa:	4905      	ldr	r1, [pc, #20]	; (401010 <pmc_switch_mck_to_pllack+0x64>)
  400ffc:	6e8a      	ldr	r2, [r1, #104]	; 0x68
  400ffe:	f012 0f08 	tst.w	r2, #8
  401002:	d0f5      	beq.n	400ff0 <pmc_switch_mck_to_pllack+0x44>
  401004:	4770      	bx	lr

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_PRES_Msk)) | ul_pres;
	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
			--ul_timeout) {
		if (ul_timeout == 0) {
			return 1;
  401006:	2001      	movs	r0, #1
  401008:	4770      	bx	lr
			PMC_MCKR_CSS_PLLA_CLK;

	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
			--ul_timeout) {
		if (ul_timeout == 0) {
			return 1;
  40100a:	2001      	movs	r0, #1
		}
	}

	return 0;
}
  40100c:	4770      	bx	lr
  40100e:	bf00      	nop
  401010:	400e0400 	.word	0x400e0400

00401014 <pmc_switch_mainck_to_xtal>:
 */
void pmc_switch_mainck_to_xtal(uint32_t ul_bypass,
		uint32_t ul_xtal_startup_time)
{
	/* Enable Main Xtal oscillator */
	if (ul_bypass) {
  401014:	b138      	cbz	r0, 401026 <pmc_switch_mainck_to_xtal+0x12>
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
  401016:	4911      	ldr	r1, [pc, #68]	; (40105c <pmc_switch_mainck_to_xtal+0x48>)
  401018:	6a0b      	ldr	r3, [r1, #32]
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTBY |
  40101a:	4a11      	ldr	r2, [pc, #68]	; (401060 <pmc_switch_mainck_to_xtal+0x4c>)
  40101c:	401a      	ands	r2, r3
  40101e:	4b11      	ldr	r3, [pc, #68]	; (401064 <pmc_switch_mainck_to_xtal+0x50>)
  401020:	4313      	orrs	r3, r2
void pmc_switch_mainck_to_xtal(uint32_t ul_bypass,
		uint32_t ul_xtal_startup_time)
{
	/* Enable Main Xtal oscillator */
	if (ul_bypass) {
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
  401022:	620b      	str	r3, [r1, #32]
  401024:	4770      	bx	lr
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTBY |
				CKGR_MOR_MOSCSEL;
	} else {
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTBY) |
  401026:	4a0d      	ldr	r2, [pc, #52]	; (40105c <pmc_switch_mainck_to_xtal+0x48>)
  401028:	6a13      	ldr	r3, [r2, #32]
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTEN |
  40102a:	f423 135c 	bic.w	r3, r3, #3604480	; 0x370000
  40102e:	f023 0303 	bic.w	r3, r3, #3
  401032:	f443 135c 	orr.w	r3, r3, #3604480	; 0x370000
  401036:	f043 0301 	orr.w	r3, r3, #1
				CKGR_MOR_MOSCXTST(ul_xtal_startup_time);
  40103a:	0209      	lsls	r1, r1, #8
  40103c:	b289      	uxth	r1, r1
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTBY |
				CKGR_MOR_MOSCSEL;
	} else {
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTBY) |
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTEN |
  40103e:	430b      	orrs	r3, r1
	if (ul_bypass) {
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTBY |
				CKGR_MOR_MOSCSEL;
	} else {
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTBY) |
  401040:	6213      	str	r3, [r2, #32]
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTEN |
				CKGR_MOR_MOSCXTST(ul_xtal_startup_time);
		/* Wait the Xtal to stabilize */
		while (!(PMC->PMC_SR & PMC_SR_MOSCXTS));
  401042:	6e93      	ldr	r3, [r2, #104]	; 0x68
  401044:	f013 0f01 	tst.w	r3, #1
  401048:	d0fb      	beq.n	401042 <pmc_switch_mainck_to_xtal+0x2e>

		PMC->CKGR_MOR |= CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCSEL;
  40104a:	4a04      	ldr	r2, [pc, #16]	; (40105c <pmc_switch_mainck_to_xtal+0x48>)
  40104c:	6a13      	ldr	r3, [r2, #32]
  40104e:	f043 739b 	orr.w	r3, r3, #20316160	; 0x1360000
  401052:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
  401056:	6213      	str	r3, [r2, #32]
  401058:	4770      	bx	lr
  40105a:	bf00      	nop
  40105c:	400e0400 	.word	0x400e0400
  401060:	fec8fffc 	.word	0xfec8fffc
  401064:	01370002 	.word	0x01370002

00401068 <pmc_osc_is_ready_mainck>:
 * \retval 1 Xtal is ready.
 * \retval 0 Xtal is not ready.
 */
uint32_t pmc_osc_is_ready_mainck(void)
{
	return PMC->PMC_SR & PMC_SR_MOSCSELS;
  401068:	4b02      	ldr	r3, [pc, #8]	; (401074 <pmc_osc_is_ready_mainck+0xc>)
  40106a:	6e98      	ldr	r0, [r3, #104]	; 0x68
}
  40106c:	f400 3080 	and.w	r0, r0, #65536	; 0x10000
  401070:	4770      	bx	lr
  401072:	bf00      	nop
  401074:	400e0400 	.word	0x400e0400

00401078 <pmc_disable_pllack>:
void pmc_disable_pllack(void)
{
#if (SAM4C || SAM4CM || SAM4CP || SAMG)
	PMC->CKGR_PLLAR = CKGR_PLLAR_MULA(0);
#else
	PMC->CKGR_PLLAR = CKGR_PLLAR_ONE | CKGR_PLLAR_MULA(0);
  401078:	f04f 5200 	mov.w	r2, #536870912	; 0x20000000
  40107c:	4b01      	ldr	r3, [pc, #4]	; (401084 <pmc_disable_pllack+0xc>)
  40107e:	629a      	str	r2, [r3, #40]	; 0x28
  401080:	4770      	bx	lr
  401082:	bf00      	nop
  401084:	400e0400 	.word	0x400e0400

00401088 <pmc_is_locked_pllack>:
 * \retval 0 Not locked.
 * \retval 1 Locked.
 */
uint32_t pmc_is_locked_pllack(void)
{
	return (PMC->PMC_SR & PMC_SR_LOCKA);
  401088:	4b02      	ldr	r3, [pc, #8]	; (401094 <pmc_is_locked_pllack+0xc>)
  40108a:	6e98      	ldr	r0, [r3, #104]	; 0x68
}
  40108c:	f000 0002 	and.w	r0, r0, #2
  401090:	4770      	bx	lr
  401092:	bf00      	nop
  401094:	400e0400 	.word	0x400e0400

00401098 <pmc_enable_periph_clk>:
 * \retval 0 Success.
 * \retval 1 Invalid parameter.
 */
uint32_t pmc_enable_periph_clk(uint32_t ul_id)
{
	if (ul_id > MAX_PERIPH_ID) {
  401098:	2822      	cmp	r0, #34	; 0x22
  40109a:	d81e      	bhi.n	4010da <pmc_enable_periph_clk+0x42>
		return 1;
	}

	if (ul_id < 32) {
  40109c:	281f      	cmp	r0, #31
  40109e:	d80c      	bhi.n	4010ba <pmc_enable_periph_clk+0x22>
		if ((PMC->PMC_PCSR0 & (1u << ul_id)) != (1u << ul_id)) {
  4010a0:	4b11      	ldr	r3, [pc, #68]	; (4010e8 <pmc_enable_periph_clk+0x50>)
  4010a2:	699a      	ldr	r2, [r3, #24]
  4010a4:	2301      	movs	r3, #1
  4010a6:	4083      	lsls	r3, r0
  4010a8:	401a      	ands	r2, r3
  4010aa:	4293      	cmp	r3, r2
  4010ac:	d017      	beq.n	4010de <pmc_enable_periph_clk+0x46>
			PMC->PMC_PCER0 = 1 << ul_id;
  4010ae:	2301      	movs	r3, #1
  4010b0:	4083      	lsls	r3, r0
  4010b2:	4a0d      	ldr	r2, [pc, #52]	; (4010e8 <pmc_enable_periph_clk+0x50>)
  4010b4:	6113      	str	r3, [r2, #16]
			PMC->PMC_PCER1 = 1 << ul_id;
		}
#endif
	}

	return 0;
  4010b6:	2000      	movs	r0, #0
  4010b8:	4770      	bx	lr
			PMC->PMC_PCER0 = 1 << ul_id;
		}
#if (SAM3S || SAM3XA || SAM4S || SAM4E || SAM4C || SAM4CM || SAM4CP || SAMG55 || SAMV71 || SAMV70 || SAME70 || SAMS70)
	} else {
		ul_id -= 32;
		if ((PMC->PMC_PCSR1 & (1u << ul_id)) != (1u << ul_id)) {
  4010ba:	4b0b      	ldr	r3, [pc, #44]	; (4010e8 <pmc_enable_periph_clk+0x50>)
  4010bc:	f8d3 2108 	ldr.w	r2, [r3, #264]	; 0x108
		if ((PMC->PMC_PCSR0 & (1u << ul_id)) != (1u << ul_id)) {
			PMC->PMC_PCER0 = 1 << ul_id;
		}
#if (SAM3S || SAM3XA || SAM4S || SAM4E || SAM4C || SAM4CM || SAM4CP || SAMG55 || SAMV71 || SAMV70 || SAME70 || SAMS70)
	} else {
		ul_id -= 32;
  4010c0:	3820      	subs	r0, #32
		if ((PMC->PMC_PCSR1 & (1u << ul_id)) != (1u << ul_id)) {
  4010c2:	2301      	movs	r3, #1
  4010c4:	4083      	lsls	r3, r0
  4010c6:	401a      	ands	r2, r3
  4010c8:	4293      	cmp	r3, r2
  4010ca:	d00a      	beq.n	4010e2 <pmc_enable_periph_clk+0x4a>
			PMC->PMC_PCER1 = 1 << ul_id;
  4010cc:	2301      	movs	r3, #1
  4010ce:	4083      	lsls	r3, r0
  4010d0:	4a05      	ldr	r2, [pc, #20]	; (4010e8 <pmc_enable_periph_clk+0x50>)
  4010d2:	f8c2 3100 	str.w	r3, [r2, #256]	; 0x100
		}
#endif
	}

	return 0;
  4010d6:	2000      	movs	r0, #0
  4010d8:	4770      	bx	lr
 * \retval 1 Invalid parameter.
 */
uint32_t pmc_enable_periph_clk(uint32_t ul_id)
{
	if (ul_id > MAX_PERIPH_ID) {
		return 1;
  4010da:	2001      	movs	r0, #1
  4010dc:	4770      	bx	lr
			PMC->PMC_PCER1 = 1 << ul_id;
		}
#endif
	}

	return 0;
  4010de:	2000      	movs	r0, #0
  4010e0:	4770      	bx	lr
  4010e2:	2000      	movs	r0, #0
}
  4010e4:	4770      	bx	lr
  4010e6:	bf00      	nop
  4010e8:	400e0400 	.word	0x400e0400

004010ec <tc_init>:
 */
void tc_init(
		Tc *p_tc,
		uint32_t ul_channel,
		uint32_t ul_mode)
{
  4010ec:	b410      	push	{r4}
  4010ee:	0189      	lsls	r1, r1, #6
  4010f0:	1843      	adds	r3, r0, r1
	Assert(ul_channel <
			(sizeof(p_tc->TC_CHANNEL) / sizeof(p_tc->TC_CHANNEL[0])));
	tc_channel = p_tc->TC_CHANNEL + ul_channel;

	/*  Disable TC clock. */
	tc_channel->TC_CCR = TC_CCR_CLKDIS;
  4010f2:	2402      	movs	r4, #2
  4010f4:	5044      	str	r4, [r0, r1]

	/*  Disable interrupts. */
	tc_channel->TC_IDR = 0xFFFFFFFF;
  4010f6:	f04f 31ff 	mov.w	r1, #4294967295
  4010fa:	6299      	str	r1, [r3, #40]	; 0x28

	/*  Clear status register. */
	tc_channel->TC_SR;
  4010fc:	6a19      	ldr	r1, [r3, #32]

	/*  Set mode. */
	tc_channel->TC_CMR = ul_mode;
  4010fe:	605a      	str	r2, [r3, #4]
}
  401100:	f85d 4b04 	ldr.w	r4, [sp], #4
  401104:	4770      	bx	lr
  401106:	bf00      	nop

00401108 <tc_start>:
	/* Validate inputs. */
	Assert(p_tc);
	Assert(ul_channel <
			(sizeof(p_tc->TC_CHANNEL) / sizeof(p_tc->TC_CHANNEL[0])));

	p_tc->TC_CHANNEL[ul_channel].TC_CCR = TC_CCR_CLKEN | TC_CCR_SWTRG;
  401108:	0189      	lsls	r1, r1, #6
  40110a:	2305      	movs	r3, #5
  40110c:	5043      	str	r3, [r0, r1]
  40110e:	4770      	bx	lr

00401110 <tc_write_rc>:
	/* Validate inputs. */
	Assert(p_tc);
	Assert(ul_channel <
			(sizeof(p_tc->TC_CHANNEL) / sizeof(p_tc->TC_CHANNEL[0])));

	p_tc->TC_CHANNEL[ul_channel].TC_RC = ul_value;
  401110:	eb00 1181 	add.w	r1, r0, r1, lsl #6
  401114:	61ca      	str	r2, [r1, #28]
  401116:	4770      	bx	lr

00401118 <tc_enable_interrupt>:
	/* Validate inputs. */
	Assert(p_tc);
	Assert(ul_channel <
			(sizeof(p_tc->TC_CHANNEL) / sizeof(p_tc->TC_CHANNEL[0])));
	tc_channel = p_tc->TC_CHANNEL + ul_channel;
	tc_channel->TC_IER = ul_sources;
  401118:	eb00 1181 	add.w	r1, r0, r1, lsl #6
  40111c:	624a      	str	r2, [r1, #36]	; 0x24
  40111e:	4770      	bx	lr

00401120 <tc_get_status>:
	Assert(p_tc);
	Assert(ul_channel <
			(sizeof(p_tc->TC_CHANNEL) / sizeof(p_tc->TC_CHANNEL[0])));
			
	tc_channel = p_tc->TC_CHANNEL + ul_channel;
	return tc_channel->TC_SR;
  401120:	eb00 1181 	add.w	r1, r0, r1, lsl #6
  401124:	6a08      	ldr	r0, [r1, #32]
}
  401126:	4770      	bx	lr

00401128 <Dummy_Handler>:
 * \brief Default interrupt handler for unused IRQs.
 */
void Dummy_Handler(void)
{
	while (1) {
	}
  401128:	e7fe      	b.n	401128 <Dummy_Handler>
  40112a:	bf00      	nop

0040112c <Reset_Handler>:
/**
 * \brief This is the code that gets called on processor reset.
 * To initialize the device, and call the main() routine.
 */
void Reset_Handler(void)
{
  40112c:	b508      	push	{r3, lr}

	/* Initialize the relocate segment */
	pSrc = &_etext;
	pDest = &_srelocate;

	if (pSrc > pDest) {
  40112e:	4b20      	ldr	r3, [pc, #128]	; (4011b0 <Reset_Handler+0x84>)
  401130:	4a20      	ldr	r2, [pc, #128]	; (4011b4 <Reset_Handler+0x88>)
  401132:	429a      	cmp	r2, r3
  401134:	d913      	bls.n	40115e <Reset_Handler+0x32>
		for (; pDest < &_erelocate;) {
  401136:	4b20      	ldr	r3, [pc, #128]	; (4011b8 <Reset_Handler+0x8c>)
  401138:	4a1d      	ldr	r2, [pc, #116]	; (4011b0 <Reset_Handler+0x84>)
  40113a:	429a      	cmp	r2, r3
  40113c:	d21f      	bcs.n	40117e <Reset_Handler+0x52>
  40113e:	4611      	mov	r1, r2
  401140:	3204      	adds	r2, #4
  401142:	3303      	adds	r3, #3
  401144:	1a9b      	subs	r3, r3, r2
  401146:	f023 0303 	bic.w	r3, r3, #3
  40114a:	3304      	adds	r3, #4
  40114c:	4a19      	ldr	r2, [pc, #100]	; (4011b4 <Reset_Handler+0x88>)
  40114e:	4413      	add	r3, r2
			*pDest++ = *pSrc++;
  401150:	f852 0b04 	ldr.w	r0, [r2], #4
  401154:	f841 0b04 	str.w	r0, [r1], #4
	/* Initialize the relocate segment */
	pSrc = &_etext;
	pDest = &_srelocate;

	if (pSrc > pDest) {
		for (; pDest < &_erelocate;) {
  401158:	429a      	cmp	r2, r3
  40115a:	d1f9      	bne.n	401150 <Reset_Handler+0x24>
  40115c:	e00f      	b.n	40117e <Reset_Handler+0x52>
			*pDest++ = *pSrc++;
		}
	} else if (pSrc < pDest) {
  40115e:	4b14      	ldr	r3, [pc, #80]	; (4011b0 <Reset_Handler+0x84>)
  401160:	4a14      	ldr	r2, [pc, #80]	; (4011b4 <Reset_Handler+0x88>)
  401162:	429a      	cmp	r2, r3
  401164:	d20b      	bcs.n	40117e <Reset_Handler+0x52>
		uint32_t nb_bytes = (uint32_t)&_erelocate - (uint32_t)&_srelocate;
  401166:	4b14      	ldr	r3, [pc, #80]	; (4011b8 <Reset_Handler+0x8c>)
  401168:	4a11      	ldr	r2, [pc, #68]	; (4011b0 <Reset_Handler+0x84>)
  40116a:	1a9a      	subs	r2, r3, r2
  40116c:	4813      	ldr	r0, [pc, #76]	; (4011bc <Reset_Handler+0x90>)
		pSrc = (uint32_t*)((uint32_t)pSrc + nb_bytes) - 1;
  40116e:	1881      	adds	r1, r0, r2
		pDest = (uint32_t*)((uint32_t)pDest + nb_bytes) - 1;
		for (;nb_bytes;nb_bytes -= 4) {
  401170:	b12a      	cbz	r2, 40117e <Reset_Handler+0x52>
			*pDest-- = *pSrc--;
  401172:	f851 2904 	ldr.w	r2, [r1], #-4
  401176:	f843 2d04 	str.w	r2, [r3, #-4]!
		}
	} else if (pSrc < pDest) {
		uint32_t nb_bytes = (uint32_t)&_erelocate - (uint32_t)&_srelocate;
		pSrc = (uint32_t*)((uint32_t)pSrc + nb_bytes) - 1;
		pDest = (uint32_t*)((uint32_t)pDest + nb_bytes) - 1;
		for (;nb_bytes;nb_bytes -= 4) {
  40117a:	4281      	cmp	r1, r0
  40117c:	d1f9      	bne.n	401172 <Reset_Handler+0x46>

    No Operation does nothing. This instruction can be used for code alignment purposes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __NOP(void)
{
  __ASM volatile ("nop");
  40117e:	bf00      	nop
		}
	}
	__NOP();

	/* Clear the zero segment */
	for (pDest = &_szero; pDest < &_ezero;) {
  401180:	4b0f      	ldr	r3, [pc, #60]	; (4011c0 <Reset_Handler+0x94>)
  401182:	4a10      	ldr	r2, [pc, #64]	; (4011c4 <Reset_Handler+0x98>)
  401184:	429a      	cmp	r2, r3
  401186:	d20b      	bcs.n	4011a0 <Reset_Handler+0x74>
  401188:	1d13      	adds	r3, r2, #4
  40118a:	4a0f      	ldr	r2, [pc, #60]	; (4011c8 <Reset_Handler+0x9c>)
  40118c:	1ad2      	subs	r2, r2, r3
  40118e:	f022 0203 	bic.w	r2, r2, #3
  401192:	441a      	add	r2, r3
  401194:	3b04      	subs	r3, #4
		*pDest++ = 0;
  401196:	2100      	movs	r1, #0
  401198:	f843 1b04 	str.w	r1, [r3], #4
		}
	}
	__NOP();

	/* Clear the zero segment */
	for (pDest = &_szero; pDest < &_ezero;) {
  40119c:	4293      	cmp	r3, r2
  40119e:	d1fb      	bne.n	401198 <Reset_Handler+0x6c>
		*pDest++ = 0;
	}

	/* Set the vector table base address */
	pSrc = (uint32_t *) & _sfixed;
	SCB->VTOR = ((uint32_t) pSrc);
  4011a0:	4b0a      	ldr	r3, [pc, #40]	; (4011cc <Reset_Handler+0xa0>)
  4011a2:	4a0b      	ldr	r2, [pc, #44]	; (4011d0 <Reset_Handler+0xa4>)
  4011a4:	609a      	str	r2, [r3, #8]

	/* Initialize the C library */
	__libc_init_array();
  4011a6:	4b0b      	ldr	r3, [pc, #44]	; (4011d4 <Reset_Handler+0xa8>)
  4011a8:	4798      	blx	r3

	/* Branch to main function */
	main();
  4011aa:	4b0b      	ldr	r3, [pc, #44]	; (4011d8 <Reset_Handler+0xac>)
  4011ac:	4798      	blx	r3

	/* Infinite loop */
	while (1);
  4011ae:	e7fe      	b.n	4011ae <Reset_Handler+0x82>
  4011b0:	20000000 	.word	0x20000000
  4011b4:	00401744 	.word	0x00401744
  4011b8:	20000438 	.word	0x20000438
  4011bc:	00401740 	.word	0x00401740
  4011c0:	200008a0 	.word	0x200008a0
  4011c4:	20000438 	.word	0x20000438
  4011c8:	200008a3 	.word	0x200008a3
  4011cc:	e000ed00 	.word	0xe000ed00
  4011d0:	00400000 	.word	0x00400000
  4011d4:	004015d9 	.word	0x004015d9
  4011d8:	0040155d 	.word	0x0040155d

004011dc <SystemCoreClockUpdate>:
 * \brief Get Core Clock Frequency.
 */
void SystemCoreClockUpdate( void )
{
	/* Determine clock frequency according to clock register values */
	switch ( PMC->PMC_MCKR & (uint32_t) PMC_MCKR_CSS_Msk ) {
  4011dc:	4b3d      	ldr	r3, [pc, #244]	; (4012d4 <SystemCoreClockUpdate+0xf8>)
  4011de:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  4011e0:	f003 0303 	and.w	r3, r3, #3
  4011e4:	2b03      	cmp	r3, #3
  4011e6:	d85d      	bhi.n	4012a4 <SystemCoreClockUpdate+0xc8>
  4011e8:	e8df f003 	tbb	[pc, r3]
  4011ec:	2b2b0e02 	.word	0x2b2b0e02
	case PMC_MCKR_CSS_SLOW_CLK: /* Slow clock */
			if ( SUPC->SUPC_SR & SUPC_SR_OSCSEL ) {
  4011f0:	4b39      	ldr	r3, [pc, #228]	; (4012d8 <SystemCoreClockUpdate+0xfc>)
  4011f2:	695b      	ldr	r3, [r3, #20]
  4011f4:	f013 0f80 	tst.w	r3, #128	; 0x80
				SystemCoreClock = CHIP_FREQ_XTAL_32K;
  4011f8:	bf14      	ite	ne
  4011fa:	f44f 4200 	movne.w	r2, #32768	; 0x8000
			} else {
				SystemCoreClock = CHIP_FREQ_SLCK_RC;
  4011fe:	f44f 42fa 	moveq.w	r2, #32000	; 0x7d00
  401202:	4b36      	ldr	r3, [pc, #216]	; (4012dc <SystemCoreClockUpdate+0x100>)
  401204:	601a      	str	r2, [r3, #0]
  401206:	e04d      	b.n	4012a4 <SystemCoreClockUpdate+0xc8>
			}
		break;
		
	case PMC_MCKR_CSS_MAIN_CLK: /* Main clock */
		if ( PMC->CKGR_MOR & CKGR_MOR_MOSCSEL ) {
  401208:	4b32      	ldr	r3, [pc, #200]	; (4012d4 <SystemCoreClockUpdate+0xf8>)
  40120a:	6a1b      	ldr	r3, [r3, #32]
  40120c:	f013 7f80 	tst.w	r3, #16777216	; 0x1000000
  401210:	d003      	beq.n	40121a <SystemCoreClockUpdate+0x3e>
			SystemCoreClock = CHIP_FREQ_XTAL;
  401212:	4a33      	ldr	r2, [pc, #204]	; (4012e0 <SystemCoreClockUpdate+0x104>)
  401214:	4b31      	ldr	r3, [pc, #196]	; (4012dc <SystemCoreClockUpdate+0x100>)
  401216:	601a      	str	r2, [r3, #0]
  401218:	e044      	b.n	4012a4 <SystemCoreClockUpdate+0xc8>
		} else {
			SystemCoreClock = CHIP_FREQ_MAINCK_RC_4MHZ;
  40121a:	4a32      	ldr	r2, [pc, #200]	; (4012e4 <SystemCoreClockUpdate+0x108>)
  40121c:	4b2f      	ldr	r3, [pc, #188]	; (4012dc <SystemCoreClockUpdate+0x100>)
  40121e:	601a      	str	r2, [r3, #0]
			
			switch ( PMC->CKGR_MOR & CKGR_MOR_MOSCRCF_Msk ) {
  401220:	4b2c      	ldr	r3, [pc, #176]	; (4012d4 <SystemCoreClockUpdate+0xf8>)
  401222:	6a1b      	ldr	r3, [r3, #32]
  401224:	f003 0370 	and.w	r3, r3, #112	; 0x70
  401228:	2b10      	cmp	r3, #16
  40122a:	d002      	beq.n	401232 <SystemCoreClockUpdate+0x56>
  40122c:	2b20      	cmp	r3, #32
  40122e:	d004      	beq.n	40123a <SystemCoreClockUpdate+0x5e>
  401230:	e038      	b.n	4012a4 <SystemCoreClockUpdate+0xc8>
			case CKGR_MOR_MOSCRCF_4_MHz:
				SystemCoreClock = CHIP_FREQ_MAINCK_RC_4MHZ;
			break;
			
			case CKGR_MOR_MOSCRCF_8_MHz:
				SystemCoreClock = CHIP_FREQ_MAINCK_RC_8MHZ;
  401232:	4a2d      	ldr	r2, [pc, #180]	; (4012e8 <SystemCoreClockUpdate+0x10c>)
  401234:	4b29      	ldr	r3, [pc, #164]	; (4012dc <SystemCoreClockUpdate+0x100>)
  401236:	601a      	str	r2, [r3, #0]
			break;
  401238:	e034      	b.n	4012a4 <SystemCoreClockUpdate+0xc8>
			
			case CKGR_MOR_MOSCRCF_12_MHz:
				SystemCoreClock = CHIP_FREQ_MAINCK_RC_12MHZ;
  40123a:	4a29      	ldr	r2, [pc, #164]	; (4012e0 <SystemCoreClockUpdate+0x104>)
  40123c:	4b27      	ldr	r3, [pc, #156]	; (4012dc <SystemCoreClockUpdate+0x100>)
  40123e:	601a      	str	r2, [r3, #0]
			break;
  401240:	e030      	b.n	4012a4 <SystemCoreClockUpdate+0xc8>
		}
		break;
		
	case PMC_MCKR_CSS_PLLA_CLK:	/* PLLA clock */
	case PMC_MCKR_CSS_PLLB_CLK:	/* PLLB clock */
			if ( PMC->CKGR_MOR & CKGR_MOR_MOSCSEL ) {
  401242:	4b24      	ldr	r3, [pc, #144]	; (4012d4 <SystemCoreClockUpdate+0xf8>)
  401244:	6a1b      	ldr	r3, [r3, #32]
  401246:	f013 7f80 	tst.w	r3, #16777216	; 0x1000000
  40124a:	d003      	beq.n	401254 <SystemCoreClockUpdate+0x78>
				SystemCoreClock = CHIP_FREQ_XTAL;
  40124c:	4a24      	ldr	r2, [pc, #144]	; (4012e0 <SystemCoreClockUpdate+0x104>)
  40124e:	4b23      	ldr	r3, [pc, #140]	; (4012dc <SystemCoreClockUpdate+0x100>)
  401250:	601a      	str	r2, [r3, #0]
  401252:	e012      	b.n	40127a <SystemCoreClockUpdate+0x9e>
			} else {
				SystemCoreClock = CHIP_FREQ_MAINCK_RC_4MHZ;
  401254:	4a23      	ldr	r2, [pc, #140]	; (4012e4 <SystemCoreClockUpdate+0x108>)
  401256:	4b21      	ldr	r3, [pc, #132]	; (4012dc <SystemCoreClockUpdate+0x100>)
  401258:	601a      	str	r2, [r3, #0]
				
				switch ( PMC->CKGR_MOR & CKGR_MOR_MOSCRCF_Msk ) {
  40125a:	4b1e      	ldr	r3, [pc, #120]	; (4012d4 <SystemCoreClockUpdate+0xf8>)
  40125c:	6a1b      	ldr	r3, [r3, #32]
  40125e:	f003 0370 	and.w	r3, r3, #112	; 0x70
  401262:	2b10      	cmp	r3, #16
  401264:	d002      	beq.n	40126c <SystemCoreClockUpdate+0x90>
  401266:	2b20      	cmp	r3, #32
  401268:	d004      	beq.n	401274 <SystemCoreClockUpdate+0x98>
  40126a:	e006      	b.n	40127a <SystemCoreClockUpdate+0x9e>
				case CKGR_MOR_MOSCRCF_4_MHz:
					SystemCoreClock = CHIP_FREQ_MAINCK_RC_4MHZ;
					break;
				
				case CKGR_MOR_MOSCRCF_8_MHz:
					SystemCoreClock = CHIP_FREQ_MAINCK_RC_8MHZ;
  40126c:	4a1e      	ldr	r2, [pc, #120]	; (4012e8 <SystemCoreClockUpdate+0x10c>)
  40126e:	4b1b      	ldr	r3, [pc, #108]	; (4012dc <SystemCoreClockUpdate+0x100>)
  401270:	601a      	str	r2, [r3, #0]
					break;
  401272:	e002      	b.n	40127a <SystemCoreClockUpdate+0x9e>
				
				case CKGR_MOR_MOSCRCF_12_MHz:
					SystemCoreClock = CHIP_FREQ_MAINCK_RC_12MHZ;
  401274:	4a1a      	ldr	r2, [pc, #104]	; (4012e0 <SystemCoreClockUpdate+0x104>)
  401276:	4b19      	ldr	r3, [pc, #100]	; (4012dc <SystemCoreClockUpdate+0x100>)
  401278:	601a      	str	r2, [r3, #0]
				default:
					break;
				}
			}
			
			if ( (uint32_t)(PMC->PMC_MCKR & (uint32_t) PMC_MCKR_CSS_Msk) ==
  40127a:	4b16      	ldr	r3, [pc, #88]	; (4012d4 <SystemCoreClockUpdate+0xf8>)
  40127c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  40127e:	f003 0303 	and.w	r3, r3, #3
  401282:	2b02      	cmp	r3, #2
					PMC_MCKR_CSS_PLLA_CLK ) {
				SystemCoreClock *= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_MULA_Msk)
  401284:	4a13      	ldr	r2, [pc, #76]	; (4012d4 <SystemCoreClockUpdate+0xf8>)
  401286:	bf07      	ittee	eq
  401288:	6a93      	ldreq	r3, [r2, #40]	; 0x28
						>> CKGR_PLLAR_MULA_Pos) + 1U);
				SystemCoreClock /= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_DIVA_Msk)
  40128a:	6a92      	ldreq	r2, [r2, #40]	; 0x28
						>> CKGR_PLLAR_DIVA_Pos));
			} else {
				SystemCoreClock *= ((((PMC->CKGR_PLLBR) & CKGR_PLLBR_MULB_Msk)
  40128c:	6ad3      	ldrne	r3, [r2, #44]	; 0x2c
						>> CKGR_PLLBR_MULB_Pos) + 1U);
				SystemCoreClock /= ((((PMC->CKGR_PLLBR) & CKGR_PLLBR_DIVB_Msk)
  40128e:	6ad2      	ldrne	r2, [r2, #44]	; 0x2c
  401290:	4812      	ldr	r0, [pc, #72]	; (4012dc <SystemCoreClockUpdate+0x100>)
						>> CKGR_PLLAR_MULA_Pos) + 1U);
				SystemCoreClock /= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_DIVA_Msk)
						>> CKGR_PLLAR_DIVA_Pos));
			} else {
				SystemCoreClock *= ((((PMC->CKGR_PLLBR) & CKGR_PLLBR_MULB_Msk)
						>> CKGR_PLLBR_MULB_Pos) + 1U);
  401292:	f3c3 410a 	ubfx	r1, r3, #16, #11
				SystemCoreClock *= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_MULA_Msk)
						>> CKGR_PLLAR_MULA_Pos) + 1U);
				SystemCoreClock /= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_DIVA_Msk)
						>> CKGR_PLLAR_DIVA_Pos));
			} else {
				SystemCoreClock *= ((((PMC->CKGR_PLLBR) & CKGR_PLLBR_MULB_Msk)
  401296:	6803      	ldr	r3, [r0, #0]
  401298:	fb01 3303 	mla	r3, r1, r3, r3
						>> CKGR_PLLBR_MULB_Pos) + 1U);
				SystemCoreClock /= ((((PMC->CKGR_PLLBR) & CKGR_PLLBR_DIVB_Msk)
						>> CKGR_PLLBR_DIVB_Pos));
  40129c:	b2d2      	uxtb	r2, r2
				SystemCoreClock /= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_DIVA_Msk)
						>> CKGR_PLLAR_DIVA_Pos));
			} else {
				SystemCoreClock *= ((((PMC->CKGR_PLLBR) & CKGR_PLLBR_MULB_Msk)
						>> CKGR_PLLBR_MULB_Pos) + 1U);
				SystemCoreClock /= ((((PMC->CKGR_PLLBR) & CKGR_PLLBR_DIVB_Msk)
  40129e:	fbb3 f3f2 	udiv	r3, r3, r2
  4012a2:	6003      	str	r3, [r0, #0]
		
	default:
		break;
	}

	if ( (PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) == PMC_MCKR_PRES_CLK_3 ) {
  4012a4:	4b0b      	ldr	r3, [pc, #44]	; (4012d4 <SystemCoreClockUpdate+0xf8>)
  4012a6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  4012a8:	f003 0370 	and.w	r3, r3, #112	; 0x70
  4012ac:	2b70      	cmp	r3, #112	; 0x70
  4012ae:	d107      	bne.n	4012c0 <SystemCoreClockUpdate+0xe4>
		SystemCoreClock /= 3U;
  4012b0:	4a0a      	ldr	r2, [pc, #40]	; (4012dc <SystemCoreClockUpdate+0x100>)
  4012b2:	6813      	ldr	r3, [r2, #0]
  4012b4:	490d      	ldr	r1, [pc, #52]	; (4012ec <SystemCoreClockUpdate+0x110>)
  4012b6:	fba1 1303 	umull	r1, r3, r1, r3
  4012ba:	085b      	lsrs	r3, r3, #1
  4012bc:	6013      	str	r3, [r2, #0]
  4012be:	4770      	bx	lr
	} else {
		SystemCoreClock >>=
			((PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) >> PMC_MCKR_PRES_Pos);
  4012c0:	4b04      	ldr	r3, [pc, #16]	; (4012d4 <SystemCoreClockUpdate+0xf8>)
  4012c2:	6b1a      	ldr	r2, [r3, #48]	; 0x30
	}

	if ( (PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) == PMC_MCKR_PRES_CLK_3 ) {
		SystemCoreClock /= 3U;
	} else {
		SystemCoreClock >>=
  4012c4:	4905      	ldr	r1, [pc, #20]	; (4012dc <SystemCoreClockUpdate+0x100>)
			((PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) >> PMC_MCKR_PRES_Pos);
  4012c6:	f3c2 1202 	ubfx	r2, r2, #4, #3
	}

	if ( (PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) == PMC_MCKR_PRES_CLK_3 ) {
		SystemCoreClock /= 3U;
	} else {
		SystemCoreClock >>=
  4012ca:	680b      	ldr	r3, [r1, #0]
  4012cc:	40d3      	lsrs	r3, r2
  4012ce:	600b      	str	r3, [r1, #0]
  4012d0:	4770      	bx	lr
  4012d2:	bf00      	nop
  4012d4:	400e0400 	.word	0x400e0400
  4012d8:	400e1410 	.word	0x400e1410
  4012dc:	20000008 	.word	0x20000008
  4012e0:	00b71b00 	.word	0x00b71b00
  4012e4:	003d0900 	.word	0x003d0900
  4012e8:	007a1200 	.word	0x007a1200
  4012ec:	aaaaaaab 	.word	0xaaaaaaab

004012f0 <system_init_flash>:
				}
			}
		}
	}
#else
	if ( ul_clk < CHIP_FREQ_FWS_0 ) {
  4012f0:	4b1a      	ldr	r3, [pc, #104]	; (40135c <system_init_flash+0x6c>)
  4012f2:	4298      	cmp	r0, r3
  4012f4:	d807      	bhi.n	401306 <system_init_flash+0x16>
		EFC0->EEFC_FMR = EEFC_FMR_FWS(0)|EEFC_FMR_CLOE;
  4012f6:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
  4012fa:	4a19      	ldr	r2, [pc, #100]	; (401360 <system_init_flash+0x70>)
  4012fc:	6013      	str	r3, [r2, #0]
		EFC1->EEFC_FMR = EEFC_FMR_FWS(0)|EEFC_FMR_CLOE;
  4012fe:	f502 7200 	add.w	r2, r2, #512	; 0x200
  401302:	6013      	str	r3, [r2, #0]
  401304:	4770      	bx	lr
	} else {
		if ( ul_clk < CHIP_FREQ_FWS_1 ) {
  401306:	4b17      	ldr	r3, [pc, #92]	; (401364 <system_init_flash+0x74>)
  401308:	4298      	cmp	r0, r3
  40130a:	d806      	bhi.n	40131a <system_init_flash+0x2a>
			EFC0->EEFC_FMR = EEFC_FMR_FWS(1)|EEFC_FMR_CLOE;
  40130c:	4b16      	ldr	r3, [pc, #88]	; (401368 <system_init_flash+0x78>)
  40130e:	4a14      	ldr	r2, [pc, #80]	; (401360 <system_init_flash+0x70>)
  401310:	6013      	str	r3, [r2, #0]
			EFC1->EEFC_FMR = EEFC_FMR_FWS(1)|EEFC_FMR_CLOE;
  401312:	f502 7200 	add.w	r2, r2, #512	; 0x200
  401316:	6013      	str	r3, [r2, #0]
  401318:	4770      	bx	lr
		} else {
			if ( ul_clk < CHIP_FREQ_FWS_2 ) {
  40131a:	4b14      	ldr	r3, [pc, #80]	; (40136c <system_init_flash+0x7c>)
  40131c:	4298      	cmp	r0, r3
  40131e:	d806      	bhi.n	40132e <system_init_flash+0x3e>
				EFC0->EEFC_FMR = EEFC_FMR_FWS(2)|EEFC_FMR_CLOE;
  401320:	4b13      	ldr	r3, [pc, #76]	; (401370 <system_init_flash+0x80>)
  401322:	4a0f      	ldr	r2, [pc, #60]	; (401360 <system_init_flash+0x70>)
  401324:	6013      	str	r3, [r2, #0]
				EFC1->EEFC_FMR = EEFC_FMR_FWS(2)|EEFC_FMR_CLOE;
  401326:	f502 7200 	add.w	r2, r2, #512	; 0x200
  40132a:	6013      	str	r3, [r2, #0]
  40132c:	4770      	bx	lr
			} else {
				if ( ul_clk < CHIP_FREQ_FWS_3 ) {
  40132e:	4b11      	ldr	r3, [pc, #68]	; (401374 <system_init_flash+0x84>)
  401330:	4298      	cmp	r0, r3
  401332:	d806      	bhi.n	401342 <system_init_flash+0x52>
					EFC0->EEFC_FMR = EEFC_FMR_FWS(3)|EEFC_FMR_CLOE;
  401334:	4b10      	ldr	r3, [pc, #64]	; (401378 <system_init_flash+0x88>)
  401336:	4a0a      	ldr	r2, [pc, #40]	; (401360 <system_init_flash+0x70>)
  401338:	6013      	str	r3, [r2, #0]
					EFC1->EEFC_FMR = EEFC_FMR_FWS(3)|EEFC_FMR_CLOE;
  40133a:	f502 7200 	add.w	r2, r2, #512	; 0x200
  40133e:	6013      	str	r3, [r2, #0]
  401340:	4770      	bx	lr
				} else {
					if ( ul_clk < CHIP_FREQ_FWS_4 ) {
  401342:	4b0e      	ldr	r3, [pc, #56]	; (40137c <system_init_flash+0x8c>)
  401344:	4298      	cmp	r0, r3
						EFC0->EEFC_FMR = EEFC_FMR_FWS(4)|EEFC_FMR_CLOE;
  401346:	bf94      	ite	ls
  401348:	f04f 2304 	movls.w	r3, #67109888	; 0x4000400
						EFC1->EEFC_FMR = EEFC_FMR_FWS(4)|EEFC_FMR_CLOE;
					} else {
						EFC0->EEFC_FMR = EEFC_FMR_FWS(5)|EEFC_FMR_CLOE;
  40134c:	4b0c      	ldrhi	r3, [pc, #48]	; (401380 <system_init_flash+0x90>)
  40134e:	4a04      	ldr	r2, [pc, #16]	; (401360 <system_init_flash+0x70>)
  401350:	6013      	str	r3, [r2, #0]
						EFC1->EEFC_FMR = EEFC_FMR_FWS(5)|EEFC_FMR_CLOE;
  401352:	f502 7200 	add.w	r2, r2, #512	; 0x200
  401356:	6013      	str	r3, [r2, #0]
  401358:	4770      	bx	lr
  40135a:	bf00      	nop
  40135c:	01312cff 	.word	0x01312cff
  401360:	400e0a00 	.word	0x400e0a00
  401364:	026259ff 	.word	0x026259ff
  401368:	04000100 	.word	0x04000100
  40136c:	039386ff 	.word	0x039386ff
  401370:	04000200 	.word	0x04000200
  401374:	04c4b3ff 	.word	0x04c4b3ff
  401378:	04000300 	.word	0x04000300
  40137c:	05f5e0ff 	.word	0x05f5e0ff
  401380:	04000500 	.word	0x04000500

00401384 <configure_LCD>:
void configure_ADC();
static void configure_tc(void);
/************************************************************************/
/* Configs                                                              */
/************************************************************************/
void configure_LCD(){
  401384:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
	/** Enable peripheral clock */
	pmc_enable_periph_clk(ID_SMC);
  401388:	200a      	movs	r0, #10
  40138a:	4b2a      	ldr	r3, [pc, #168]	; (401434 <configure_LCD+0xb0>)
  40138c:	4798      	blx	r3

	/** Configure SMC interface for Lcd */
	smc_set_setup_timing(SMC, ILI93XX_LCD_CS, SMC_SETUP_NWE_SETUP(2)
  40138e:	4c2a      	ldr	r4, [pc, #168]	; (401438 <configure_LCD+0xb4>)
  401390:	4620      	mov	r0, r4
  401392:	2101      	movs	r1, #1
  401394:	f04f 3202 	mov.w	r2, #33686018	; 0x2020202
  401398:	4b28      	ldr	r3, [pc, #160]	; (40143c <configure_LCD+0xb8>)
  40139a:	4798      	blx	r3
	| SMC_SETUP_NCS_WR_SETUP(2)
	| SMC_SETUP_NRD_SETUP(2)
	| SMC_SETUP_NCS_RD_SETUP(2));
	smc_set_pulse_timing(SMC, ILI93XX_LCD_CS, SMC_PULSE_NWE_PULSE(4)
  40139c:	4620      	mov	r0, r4
  40139e:	2101      	movs	r1, #1
  4013a0:	4a27      	ldr	r2, [pc, #156]	; (401440 <configure_LCD+0xbc>)
  4013a2:	4b28      	ldr	r3, [pc, #160]	; (401444 <configure_LCD+0xc0>)
  4013a4:	4798      	blx	r3
	| SMC_PULSE_NCS_WR_PULSE(4)
	| SMC_PULSE_NRD_PULSE(10)
	| SMC_PULSE_NCS_RD_PULSE(10));
	smc_set_cycle_timing(SMC, ILI93XX_LCD_CS, SMC_CYCLE_NWE_CYCLE(10)
  4013a6:	4620      	mov	r0, r4
  4013a8:	2101      	movs	r1, #1
  4013aa:	4a27      	ldr	r2, [pc, #156]	; (401448 <configure_LCD+0xc4>)
  4013ac:	4b27      	ldr	r3, [pc, #156]	; (40144c <configure_LCD+0xc8>)
  4013ae:	4798      	blx	r3
	#if ((!defined(SAM4S)) && (!defined(SAM4E)))
	smc_set_mode(SMC, ILI93XX_LCD_CS, SMC_MODE_READ_MODE
	| SMC_MODE_WRITE_MODE
	| SMC_MODE_DBW_8_BIT);
	#else
	smc_set_mode(SMC, ILI93XX_LCD_CS, SMC_MODE_READ_MODE
  4013b0:	4620      	mov	r0, r4
  4013b2:	2101      	movs	r1, #1
  4013b4:	2203      	movs	r2, #3
  4013b6:	4b26      	ldr	r3, [pc, #152]	; (401450 <configure_LCD+0xcc>)
  4013b8:	4798      	blx	r3
	| SMC_MODE_WRITE_MODE);
	#endif
	/** Initialize display parameter */
	g_ili93xx_display_opt.ul_width = ILI93XX_LCD_WIDTH;
  4013ba:	4d26      	ldr	r5, [pc, #152]	; (401454 <configure_LCD+0xd0>)
  4013bc:	27f0      	movs	r7, #240	; 0xf0
  4013be:	602f      	str	r7, [r5, #0]
	g_ili93xx_display_opt.ul_height = ILI93XX_LCD_HEIGHT;
  4013c0:	f44f 76a0 	mov.w	r6, #320	; 0x140
  4013c4:	606e      	str	r6, [r5, #4]
	g_ili93xx_display_opt.foreground_color = COLOR_BLACK;
  4013c6:	2400      	movs	r4, #0
  4013c8:	60ac      	str	r4, [r5, #8]
	g_ili93xx_display_opt.background_color = COLOR_WHITE;
  4013ca:	f06f 487f 	mvn.w	r8, #4278190080	; 0xff000000
  4013ce:	f8c5 800c 	str.w	r8, [r5, #12]

	/** Switch off backlight */
	aat31xx_disable_backlight();
  4013d2:	4b21      	ldr	r3, [pc, #132]	; (401458 <configure_LCD+0xd4>)
  4013d4:	4798      	blx	r3

	/** Initialize LCD */
	ili93xx_init(&g_ili93xx_display_opt);
  4013d6:	4628      	mov	r0, r5
  4013d8:	4b20      	ldr	r3, [pc, #128]	; (40145c <configure_LCD+0xd8>)
  4013da:	4798      	blx	r3

	/** Set backlight level */
	aat31xx_set_backlight(AAT31XX_AVG_BACKLIGHT_LEVEL);
  4013dc:	2008      	movs	r0, #8
  4013de:	4b20      	ldr	r3, [pc, #128]	; (401460 <configure_LCD+0xdc>)
  4013e0:	4798      	blx	r3

	ili93xx_set_foreground_color(COLOR_WHITE);
  4013e2:	4640      	mov	r0, r8
  4013e4:	4d1f      	ldr	r5, [pc, #124]	; (401464 <configure_LCD+0xe0>)
  4013e6:	47a8      	blx	r5
	ili93xx_draw_filled_rectangle(0, 0, ILI93XX_LCD_WIDTH,
  4013e8:	4620      	mov	r0, r4
  4013ea:	4621      	mov	r1, r4
  4013ec:	463a      	mov	r2, r7
  4013ee:	4633      	mov	r3, r6
  4013f0:	4e1d      	ldr	r6, [pc, #116]	; (401468 <configure_LCD+0xe4>)
  4013f2:	47b0      	blx	r6
	ILI93XX_LCD_HEIGHT);
	/** Turn on LCD */
	ili93xx_display_on();
  4013f4:	4b1d      	ldr	r3, [pc, #116]	; (40146c <configure_LCD+0xe8>)
  4013f6:	4798      	blx	r3
	ili93xx_set_cursor_position(0, 0);
  4013f8:	4620      	mov	r0, r4
  4013fa:	4621      	mov	r1, r4
  4013fc:	4b1c      	ldr	r3, [pc, #112]	; (401470 <configure_LCD+0xec>)
  4013fe:	4798      	blx	r3
	ili93xx_set_foreground_color(COLOR_BLACK);
  401400:	4620      	mov	r0, r4
  401402:	47a8      	blx	r5
	ili93xx_draw_circle(120, 160, 40);
  401404:	2078      	movs	r0, #120	; 0x78
  401406:	21a0      	movs	r1, #160	; 0xa0
  401408:	2228      	movs	r2, #40	; 0x28
  40140a:	4b1a      	ldr	r3, [pc, #104]	; (401474 <configure_LCD+0xf0>)
  40140c:	4798      	blx	r3
	ili93xx_draw_line(120, 160, 60, 160);
  40140e:	2078      	movs	r0, #120	; 0x78
  401410:	21a0      	movs	r1, #160	; 0xa0
  401412:	223c      	movs	r2, #60	; 0x3c
  401414:	460b      	mov	r3, r1
  401416:	4c18      	ldr	r4, [pc, #96]	; (401478 <configure_LCD+0xf4>)
  401418:	47a0      	blx	r4
	ili93xx_draw_line(120, 160, 120, 100);
  40141a:	2078      	movs	r0, #120	; 0x78
  40141c:	21a0      	movs	r1, #160	; 0xa0
  40141e:	4602      	mov	r2, r0
  401420:	2364      	movs	r3, #100	; 0x64
  401422:	47a0      	blx	r4
	ili93xx_draw_line(120, 160, 180, 160);
  401424:	2078      	movs	r0, #120	; 0x78
  401426:	21a0      	movs	r1, #160	; 0xa0
  401428:	22b4      	movs	r2, #180	; 0xb4
  40142a:	460b      	mov	r3, r1
  40142c:	47a0      	blx	r4
  40142e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  401432:	bf00      	nop
  401434:	00401099 	.word	0x00401099
  401438:	400e0000 	.word	0x400e0000
  40143c:	00400bf1 	.word	0x00400bf1
  401440:	0a0a0404 	.word	0x0a0a0404
  401444:	00400bf9 	.word	0x00400bf9
  401448:	0016000a 	.word	0x0016000a
  40144c:	00400c01 	.word	0x00400c01
  401450:	00400c09 	.word	0x00400c09
  401454:	20000890 	.word	0x20000890
  401458:	004002a1 	.word	0x004002a1
  40145c:	004005d9 	.word	0x004005d9
  401460:	00400245 	.word	0x00400245
  401464:	004004f9 	.word	0x004004f9
  401468:	00400939 	.word	0x00400939
  40146c:	004004c5 	.word	0x004004c5
  401470:	004005b5 	.word	0x004005b5
  401474:	00400ac9 	.word	0x00400ac9
  401478:	004009fd 	.word	0x004009fd

0040147c <configure_ADC>:
}

void configure_ADC(void){
  40147c:	b538      	push	{r3, r4, r5, lr}
	
	/* Enable peripheral clock. */
	pmc_enable_periph_clk(ID_ADC);
  40147e:	201d      	movs	r0, #29
  401480:	4b13      	ldr	r3, [pc, #76]	; (4014d0 <configure_ADC+0x54>)
  401482:	4798      	blx	r3
	 */
	/* Formula:
	 *     Startup  Time = startup value / ADCClock
	 *     Startup time = 64 / 6.4MHz = 10 us
	 */
	adc_init(ADC, sysclk_get_cpu_hz(), 6400000, STARTUP_TIME);
  401484:	4c13      	ldr	r4, [pc, #76]	; (4014d4 <configure_ADC+0x58>)
  401486:	4620      	mov	r0, r4
  401488:	4913      	ldr	r1, [pc, #76]	; (4014d8 <configure_ADC+0x5c>)
  40148a:	4a14      	ldr	r2, [pc, #80]	; (4014dc <configure_ADC+0x60>)
  40148c:	f44f 2380 	mov.w	r3, #262144	; 0x40000
  401490:	4d13      	ldr	r5, [pc, #76]	; (4014e0 <configure_ADC+0x64>)
  401492:	47a8      	blx	r5
	 *
	 *     Transfer Time = (1 * 2 + 3) / 6.4MHz = 781 ns
	 *     Tracking Time = (1 + 1) / 6.4MHz = 312 ns
	 *     Settling Time = 3 / 6.4MHz = 469 ns
	 */
	adc_configure_timing(ADC, TRACKING_TIME	, ADC_SETTLING_TIME_3, TRANSFER_PERIOD);
  401494:	4620      	mov	r0, r4
  401496:	2101      	movs	r1, #1
  401498:	f44f 1240 	mov.w	r2, #3145728	; 0x300000
  40149c:	460b      	mov	r3, r1
  40149e:	4d11      	ldr	r5, [pc, #68]	; (4014e4 <configure_ADC+0x68>)
  4014a0:	47a8      	blx	r5

	/*
	* Configura trigger por software
	*/ 
	adc_configure_trigger(ADC, ADC_TRIG_SW, 0);
  4014a2:	4620      	mov	r0, r4
  4014a4:	2100      	movs	r1, #0
  4014a6:	460a      	mov	r2, r1
  4014a8:	4b0f      	ldr	r3, [pc, #60]	; (4014e8 <configure_ADC+0x6c>)
  4014aa:	4798      	blx	r3
	* Checa se configurao 
	*/
	//adc_check(ADC, sysclk_get_cpu_hz());

	/* Enable channel for potentiometer. */
	adc_enable_channel(ADC, ADC_POT_CHANNEL);
  4014ac:	4620      	mov	r0, r4
  4014ae:	2100      	movs	r1, #0
  4014b0:	4b0e      	ldr	r3, [pc, #56]	; (4014ec <configure_ADC+0x70>)
  4014b2:	4798      	blx	r3
    \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
/*  NVIC->ISER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F));  enable interrupt */
  NVIC->ISER[(uint32_t)((int32_t)IRQn) >> 5] = (uint32_t)(1 << ((uint32_t)((int32_t)IRQn) & (uint32_t)0x1F)); /* enable interrupt */
  4014b4:	f04f 5200 	mov.w	r2, #536870912	; 0x20000000
  4014b8:	4b0d      	ldr	r3, [pc, #52]	; (4014f0 <configure_ADC+0x74>)
  4014ba:	601a      	str	r2, [r3, #0]

	/* Enable ADC interrupt. */
	NVIC_EnableIRQ(ADC_IRQn);

	/* Start conversion. */
	adc_start(ADC);
  4014bc:	4620      	mov	r0, r4
  4014be:	4b0d      	ldr	r3, [pc, #52]	; (4014f4 <configure_ADC+0x78>)
  4014c0:	4798      	blx	r3

	/* Enable PDC channel interrupt. */
	adc_enable_interrupt(ADC, ADC_ISR_RXBUFF);
  4014c2:	4620      	mov	r0, r4
  4014c4:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
  4014c8:	4b0b      	ldr	r3, [pc, #44]	; (4014f8 <configure_ADC+0x7c>)
  4014ca:	4798      	blx	r3
  4014cc:	bd38      	pop	{r3, r4, r5, pc}
  4014ce:	bf00      	nop
  4014d0:	00401099 	.word	0x00401099
  4014d4:	40038000 	.word	0x40038000
  4014d8:	07270e00 	.word	0x07270e00
  4014dc:	0061a800 	.word	0x0061a800
  4014e0:	00400b65 	.word	0x00400b65
  4014e4:	00400ba9 	.word	0x00400ba9
  4014e8:	00400b99 	.word	0x00400b99
  4014ec:	00400bd1 	.word	0x00400bd1
  4014f0:	e000e100 	.word	0xe000e100
  4014f4:	00400bc9 	.word	0x00400bc9
  4014f8:	00400be9 	.word	0x00400be9

004014fc <TC0_Handler>:

/**
 * \brief Timmer handler (100ms) starts a new conversion.
 */
void TC0_Handler(void)
{
  4014fc:	b500      	push	{lr}
  4014fe:	b083      	sub	sp, #12
		volatile uint32_t ul_dummy;

		/* Clear status bit to acknowledge interrupt */
		ul_dummy = tc_get_status(TC0,0);
  401500:	4808      	ldr	r0, [pc, #32]	; (401524 <TC0_Handler+0x28>)
  401502:	2100      	movs	r1, #0
  401504:	4b08      	ldr	r3, [pc, #32]	; (401528 <TC0_Handler+0x2c>)
  401506:	4798      	blx	r3
  401508:	9001      	str	r0, [sp, #4]

		/* Avoid compiler warning */
		UNUSED(ul_dummy);
  40150a:	9b01      	ldr	r3, [sp, #4]
		
	if (adc_get_status(ADC) & (1 << ADC_POT_CHANNEL)) {
  40150c:	4807      	ldr	r0, [pc, #28]	; (40152c <TC0_Handler+0x30>)
  40150e:	4b08      	ldr	r3, [pc, #32]	; (401530 <TC0_Handler+0x34>)
  401510:	4798      	blx	r3
  401512:	f010 0f01 	tst.w	r0, #1
  401516:	d002      	beq.n	40151e <TC0_Handler+0x22>
		adc_start(ADC);
  401518:	4804      	ldr	r0, [pc, #16]	; (40152c <TC0_Handler+0x30>)
  40151a:	4b06      	ldr	r3, [pc, #24]	; (401534 <TC0_Handler+0x38>)
  40151c:	4798      	blx	r3
	}
}
  40151e:	b003      	add	sp, #12
  401520:	f85d fb04 	ldr.w	pc, [sp], #4
  401524:	40010000 	.word	0x40010000
  401528:	00401121 	.word	0x00401121
  40152c:	40038000 	.word	0x40038000
  401530:	00400bed 	.word	0x00400bed
  401534:	00400bc9 	.word	0x00400bc9

00401538 <ADC_Handler>:
/**
 * \brief ADC interrupt handler.
 * Entramos aqui quando a conversao for concluida.
 */
void ADC_Handler(void)
{
  401538:	b508      	push	{r3, lr}
	uint32_t resistencia;
	
	if ((adc_get_status(ADC) & ADC_ISR_RXBUFF) == ADC_ISR_RXBUFF) {
  40153a:	4805      	ldr	r0, [pc, #20]	; (401550 <ADC_Handler+0x18>)
  40153c:	4b05      	ldr	r3, [pc, #20]	; (401554 <ADC_Handler+0x1c>)
  40153e:	4798      	blx	r3
  401540:	f010 5f80 	tst.w	r0, #268435456	; 0x10000000
  401544:	d003      	beq.n	40154e <ADC_Handler+0x16>

		resistencia = adc_get_channel_value(ADC, ADC_POT_CHANNEL);
  401546:	4802      	ldr	r0, [pc, #8]	; (401550 <ADC_Handler+0x18>)
  401548:	2100      	movs	r1, #0
  40154a:	4b03      	ldr	r3, [pc, #12]	; (401558 <ADC_Handler+0x20>)
  40154c:	4798      	blx	r3
  40154e:	bd08      	pop	{r3, pc}
  401550:	40038000 	.word	0x40038000
  401554:	00400bed 	.word	0x00400bed
  401558:	00400bd9 	.word	0x00400bd9

0040155c <main>:
 * \brief Application entry point for smc_lcd example.
 *
 * \return Unused (ANSI-C compatibility).
 */
int main(void)
{
  40155c:	b508      	push	{r3, lr}
	sysclk_init();
  40155e:	4b13      	ldr	r3, [pc, #76]	; (4015ac <main+0x50>)
  401560:	4798      	blx	r3
	board_init();
  401562:	4b13      	ldr	r3, [pc, #76]	; (4015b0 <main+0x54>)
  401564:	4798      	blx	r3

	configure_LCD();
  401566:	4b13      	ldr	r3, [pc, #76]	; (4015b4 <main+0x58>)
  401568:	4798      	blx	r3
	configure_ADC();
  40156a:	4b13      	ldr	r3, [pc, #76]	; (4015b8 <main+0x5c>)
  40156c:	4798      	blx	r3
	
	/*
	*	Ativa o clock do perifrico TC 0
	* 
	*/
	pmc_enable_periph_clk(ID_TC0);
  40156e:	2017      	movs	r0, #23
  401570:	4b12      	ldr	r3, [pc, #72]	; (4015bc <main+0x60>)
  401572:	4798      	blx	r3


	* Uma opo para achar o valor do divisor  utilizar a funcao
	* tc_find_mck_divisor()
	*/
	tc_init(TC0, 0, TC_CMR_CPCTRG | TC_CMR_TCCLKS_TIMER_CLOCK5);
  401574:	4c12      	ldr	r4, [pc, #72]	; (4015c0 <main+0x64>)
  401576:	4620      	mov	r0, r4
  401578:	2100      	movs	r1, #0
  40157a:	f244 0204 	movw	r2, #16388	; 0x4004
  40157e:	4b11      	ldr	r3, [pc, #68]	; (4015c4 <main+0x68>)
  401580:	4798      	blx	r3
		tc_write_rc(TC0, 0, 534);
  401582:	4620      	mov	r0, r4
  401584:	2100      	movs	r1, #0
  401586:	f240 2216 	movw	r2, #534	; 0x216
  40158a:	4b0f      	ldr	r3, [pc, #60]	; (4015c8 <main+0x6c>)
  40158c:	4798      	blx	r3
  40158e:	f44f 0200 	mov.w	r2, #8388608	; 0x800000
  401592:	4b0e      	ldr	r3, [pc, #56]	; (4015cc <main+0x70>)
  401594:	601a      	str	r2, [r3, #0]
	/*
	* Devemos configurar o NVIC para receber interrupes do TC 
	*/
	NVIC_EnableIRQ(ID_TC0);
	
	tc_enable_interrupt(TC0, 0, TC_IER_CPCS); 
  401596:	4620      	mov	r0, r4
  401598:	2100      	movs	r1, #0
  40159a:	2210      	movs	r2, #16
  40159c:	4b0c      	ldr	r3, [pc, #48]	; (4015d0 <main+0x74>)
  40159e:	4798      	blx	r3
	
	tc_start(TC0,0);
  4015a0:	4620      	mov	r0, r4
  4015a2:	2100      	movs	r1, #0
  4015a4:	4b0b      	ldr	r3, [pc, #44]	; (4015d4 <main+0x78>)
  4015a6:	4798      	blx	r3
	configure_LCD();
	configure_ADC();
    configure_tc();
	
	while (1) {
	}
  4015a8:	e7fe      	b.n	4015a8 <main+0x4c>
  4015aa:	bf00      	nop
  4015ac:	00400129 	.word	0x00400129
  4015b0:	0040018d 	.word	0x0040018d
  4015b4:	00401385 	.word	0x00401385
  4015b8:	0040147d 	.word	0x0040147d
  4015bc:	00401099 	.word	0x00401099
  4015c0:	40010000 	.word	0x40010000
  4015c4:	004010ed 	.word	0x004010ed
  4015c8:	00401111 	.word	0x00401111
  4015cc:	e000e100 	.word	0xe000e100
  4015d0:	00401119 	.word	0x00401119
  4015d4:	00401109 	.word	0x00401109

004015d8 <__libc_init_array>:
  4015d8:	b570      	push	{r4, r5, r6, lr}
  4015da:	4e0f      	ldr	r6, [pc, #60]	; (401618 <__libc_init_array+0x40>)
  4015dc:	4d0f      	ldr	r5, [pc, #60]	; (40161c <__libc_init_array+0x44>)
  4015de:	1b76      	subs	r6, r6, r5
  4015e0:	10b6      	asrs	r6, r6, #2
  4015e2:	bf18      	it	ne
  4015e4:	2400      	movne	r4, #0
  4015e6:	d005      	beq.n	4015f4 <__libc_init_array+0x1c>
  4015e8:	3401      	adds	r4, #1
  4015ea:	f855 3b04 	ldr.w	r3, [r5], #4
  4015ee:	4798      	blx	r3
  4015f0:	42a6      	cmp	r6, r4
  4015f2:	d1f9      	bne.n	4015e8 <__libc_init_array+0x10>
  4015f4:	4e0a      	ldr	r6, [pc, #40]	; (401620 <__libc_init_array+0x48>)
  4015f6:	4d0b      	ldr	r5, [pc, #44]	; (401624 <__libc_init_array+0x4c>)
  4015f8:	1b76      	subs	r6, r6, r5
  4015fa:	f000 f891 	bl	401720 <_init>
  4015fe:	10b6      	asrs	r6, r6, #2
  401600:	bf18      	it	ne
  401602:	2400      	movne	r4, #0
  401604:	d006      	beq.n	401614 <__libc_init_array+0x3c>
  401606:	3401      	adds	r4, #1
  401608:	f855 3b04 	ldr.w	r3, [r5], #4
  40160c:	4798      	blx	r3
  40160e:	42a6      	cmp	r6, r4
  401610:	d1f9      	bne.n	401606 <__libc_init_array+0x2e>
  401612:	bd70      	pop	{r4, r5, r6, pc}
  401614:	bd70      	pop	{r4, r5, r6, pc}
  401616:	bf00      	nop
  401618:	0040172c 	.word	0x0040172c
  40161c:	0040172c 	.word	0x0040172c
  401620:	00401734 	.word	0x00401734
  401624:	0040172c 	.word	0x0040172c

00401628 <register_fini>:
  401628:	4b02      	ldr	r3, [pc, #8]	; (401634 <register_fini+0xc>)
  40162a:	b113      	cbz	r3, 401632 <register_fini+0xa>
  40162c:	4802      	ldr	r0, [pc, #8]	; (401638 <register_fini+0x10>)
  40162e:	f000 b805 	b.w	40163c <atexit>
  401632:	4770      	bx	lr
  401634:	00000000 	.word	0x00000000
  401638:	00401649 	.word	0x00401649

0040163c <atexit>:
  40163c:	4601      	mov	r1, r0
  40163e:	2000      	movs	r0, #0
  401640:	4602      	mov	r2, r0
  401642:	4603      	mov	r3, r0
  401644:	f000 b816 	b.w	401674 <__register_exitproc>

00401648 <__libc_fini_array>:
  401648:	b538      	push	{r3, r4, r5, lr}
  40164a:	4b08      	ldr	r3, [pc, #32]	; (40166c <__libc_fini_array+0x24>)
  40164c:	4d08      	ldr	r5, [pc, #32]	; (401670 <__libc_fini_array+0x28>)
  40164e:	1aed      	subs	r5, r5, r3
  401650:	10ac      	asrs	r4, r5, #2
  401652:	bf18      	it	ne
  401654:	18ed      	addne	r5, r5, r3
  401656:	d005      	beq.n	401664 <__libc_fini_array+0x1c>
  401658:	3c01      	subs	r4, #1
  40165a:	f855 3d04 	ldr.w	r3, [r5, #-4]!
  40165e:	4798      	blx	r3
  401660:	2c00      	cmp	r4, #0
  401662:	d1f9      	bne.n	401658 <__libc_fini_array+0x10>
  401664:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
  401668:	f000 b864 	b.w	401734 <_fini>
  40166c:	00401740 	.word	0x00401740
  401670:	00401744 	.word	0x00401744

00401674 <__register_exitproc>:
  401674:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  401678:	4c25      	ldr	r4, [pc, #148]	; (401710 <__register_exitproc+0x9c>)
  40167a:	6825      	ldr	r5, [r4, #0]
  40167c:	f8d5 4148 	ldr.w	r4, [r5, #328]	; 0x148
  401680:	4606      	mov	r6, r0
  401682:	4688      	mov	r8, r1
  401684:	4692      	mov	sl, r2
  401686:	4699      	mov	r9, r3
  401688:	b3cc      	cbz	r4, 4016fe <__register_exitproc+0x8a>
  40168a:	6860      	ldr	r0, [r4, #4]
  40168c:	281f      	cmp	r0, #31
  40168e:	dc18      	bgt.n	4016c2 <__register_exitproc+0x4e>
  401690:	1c43      	adds	r3, r0, #1
  401692:	b17e      	cbz	r6, 4016b4 <__register_exitproc+0x40>
  401694:	eb04 0580 	add.w	r5, r4, r0, lsl #2
  401698:	2101      	movs	r1, #1
  40169a:	f8c5 a088 	str.w	sl, [r5, #136]	; 0x88
  40169e:	f8d4 7188 	ldr.w	r7, [r4, #392]	; 0x188
  4016a2:	fa01 f200 	lsl.w	r2, r1, r0
  4016a6:	4317      	orrs	r7, r2
  4016a8:	2e02      	cmp	r6, #2
  4016aa:	f8c4 7188 	str.w	r7, [r4, #392]	; 0x188
  4016ae:	f8c5 9108 	str.w	r9, [r5, #264]	; 0x108
  4016b2:	d01e      	beq.n	4016f2 <__register_exitproc+0x7e>
  4016b4:	3002      	adds	r0, #2
  4016b6:	6063      	str	r3, [r4, #4]
  4016b8:	f844 8020 	str.w	r8, [r4, r0, lsl #2]
  4016bc:	2000      	movs	r0, #0
  4016be:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  4016c2:	4b14      	ldr	r3, [pc, #80]	; (401714 <__register_exitproc+0xa0>)
  4016c4:	b303      	cbz	r3, 401708 <__register_exitproc+0x94>
  4016c6:	f44f 70c8 	mov.w	r0, #400	; 0x190
  4016ca:	f3af 8000 	nop.w
  4016ce:	4604      	mov	r4, r0
  4016d0:	b1d0      	cbz	r0, 401708 <__register_exitproc+0x94>
  4016d2:	f8d5 3148 	ldr.w	r3, [r5, #328]	; 0x148
  4016d6:	2700      	movs	r7, #0
  4016d8:	e880 0088 	stmia.w	r0, {r3, r7}
  4016dc:	f8c5 4148 	str.w	r4, [r5, #328]	; 0x148
  4016e0:	4638      	mov	r0, r7
  4016e2:	2301      	movs	r3, #1
  4016e4:	f8c4 7188 	str.w	r7, [r4, #392]	; 0x188
  4016e8:	f8c4 718c 	str.w	r7, [r4, #396]	; 0x18c
  4016ec:	2e00      	cmp	r6, #0
  4016ee:	d0e1      	beq.n	4016b4 <__register_exitproc+0x40>
  4016f0:	e7d0      	b.n	401694 <__register_exitproc+0x20>
  4016f2:	f8d4 118c 	ldr.w	r1, [r4, #396]	; 0x18c
  4016f6:	430a      	orrs	r2, r1
  4016f8:	f8c4 218c 	str.w	r2, [r4, #396]	; 0x18c
  4016fc:	e7da      	b.n	4016b4 <__register_exitproc+0x40>
  4016fe:	f505 74a6 	add.w	r4, r5, #332	; 0x14c
  401702:	f8c5 4148 	str.w	r4, [r5, #328]	; 0x148
  401706:	e7c0      	b.n	40168a <__register_exitproc+0x16>
  401708:	f04f 30ff 	mov.w	r0, #4294967295
  40170c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  401710:	0040171c 	.word	0x0040171c
  401714:	00000000 	.word	0x00000000
  401718:	00000043 	.word	0x00000043

0040171c <_global_impure_ptr>:
  40171c:	20000010                                ... 

00401720 <_init>:
  401720:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  401722:	bf00      	nop
  401724:	bcf8      	pop	{r3, r4, r5, r6, r7}
  401726:	bc08      	pop	{r3}
  401728:	469e      	mov	lr, r3
  40172a:	4770      	bx	lr

0040172c <__init_array_start>:
  40172c:	00401629 	.word	0x00401629

00401730 <__frame_dummy_init_array_entry>:
  401730:	004000f1                                ..@.

00401734 <_fini>:
  401734:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  401736:	bf00      	nop
  401738:	bcf8      	pop	{r3, r4, r5, r6, r7}
  40173a:	bc08      	pop	{r3}
  40173c:	469e      	mov	lr, r3
  40173e:	4770      	bx	lr

00401740 <__fini_array_start>:
  401740:	004000cd 	.word	0x004000cd
