{"vcs1":{"timestamp_begin":1723173598.736882700, "rt":1.13, "ut":0.38, "st":0.14}}
{"vcselab":{"timestamp_begin":1723173599.929418424, "rt":0.82, "ut":0.28, "st":0.10}}
{"link":{"timestamp_begin":1723173600.814853575, "rt":0.39, "ut":0.12, "st":0.11}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1723173598.120837675}
{"VCS_COMP_START_TIME": 1723173598.120837675}
{"VCS_COMP_END_TIME": 1723173605.245258244}
{"VCS_USER_OPTIONS": "-R -full64 -sverilog testbench.sv PATTERN.sv conv.v SRAM_I.v SRAM_K.v SRAM_B.v SRAM_BIAS.v +maxdelays -debug_pp +v2k +memcbk +access+r +v2k +access+r -P /usr/cad/synopsys/verdi/cur/share/PLI/VCS/LINUX64/novas.tab /usr/cad/synopsys/verdi/cur/share/PLI/VCS/LINUX64/pli.a"}
{"vcs1": {"peak_mem": 331528}}
{"stitch_vcselab": {"peak_mem": 231536}}
