#-----------------------------------------------------------
# Vivado v2017.4 (64-bit)
# SW Build 2086221 on Fri Dec 15 20:54:30 MST 2017
# IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
# Start of session at: Thu Apr 25 12:29:22 2019
# Process ID: 23358
# Current directory: /home/alex/GitHub/ZyEthCAP/nicap_extend
# Command line: vivado nicap_test.xpr
# Log file: /home/alex/GitHub/ZyEthCAP/nicap_extend/vivado.log
# Journal file: /home/alex/GitHub/ZyEthCAP/nicap_extend/vivado.jou
#-----------------------------------------------------------
start_gui
open_project nicap_test.xpr
open_run synth_1 -name synth_1
update_compile_order -fileset sources_1
write_checkpoint -force ./checkpoints/top_synth.dcp
open_checkpoint ./checkpoints/top_synth.dcp
set_property HD.RECONFIGURABLE true [get_cells design_1_wrapper/design_1_i/partial_led_test_v1_0_0/inst/partial_led_test_v1_0_S00_AXI_inst]
read_xdc ./constraints/top_io.xdc
read_checkpoint ./checkpoints/up.dcp -cell design_1_wrapper/design_1_i/partial_led_test_v1_0_0/inst/partial_led_test_v1_0_S00_AXI_inst
startgroup
create_pblock pblock_1
resize_pblock pblock_1 -add SLICE_X54Y52:SLICE_X67Y73
add_cells_to_pblock pblock_1 [get_cells [list design_1_wrapper/design_1_i/partial_led_test_v1_0_0/inst/partial_led_test_v1_0_S00_AXI_inst]] -clear_locs
endgroup
set_property RESET_AFTER_RECONFIG 1 [get_pblocks pblock_1]
set_property SNAPPING_MODE ON [get_pblocks pblock_1]
create_drc_ruledeck ruledeck_1
add_drc_checks -ruledeck ruledeck_1 [get_drc_checks {HDPRA-62 HDPRA-60 HDPRA-58 HDPRA-57 HDPRA-56 HDPRA-55 HDPRA-54 HDPRA-53 HDPRA-52 HDPRA-51 HDPRA-21 HDPR-43 HDPR-20 HDPR-41 HDPR-40 HDPR-30 HDPR-87 HDPR-86 HDPR-85 HDPR-84 HDPR-83 HDPR-74 HDPR-73 HDPR-72 HDPR-71 HDPR-70 HDPR-69 HDPR-68 HDPR-67 HDPR-66 HDPR-65 HDPR-64 HDPR-63 HDPR-62 HDPR-61 HDPR-60 HDPR-59 HDPR-58 HDPR-57 HDPR-54 HDPR-51 HDPR-50 HDPR-49 HDPR-48 HDPR-47 HDPR-46 HDPR-45 HDPR-44 HDPR-42 HDPR-38 HDPR-37 HDPR-36 HDPR-35 HDPR-34 HDPR-33 HDPR-32 HDPR-29 HDPR-28 HDPR-27 HDPR-26 HDPR-25 HDPR-23 HDPR-22 HDPR-18 HDPR-17 HDPR-16 HDPR-15 HDPR-14 HDPR-13 HDPR-12 HDPR-11 HDPR-10 HDPR-9 HDPR-8 HDPR-7 HDPR-6 HDPR-5 HDPR-4 HDPR-3 HDPR-2 HDPR-1}]
report_drc -name drc_1 -ruledecks {ruledeck_1}
delete_drc_ruledeck ruledeck_1
write_xdc -force ./constraints/top_fplan.xdc
write_checkpoint -force ./checkpoints/top_link_mode1.dcp
opt_design
place_design
route_design
write_checkpoint -force ./checkpoints/top_mode1_routed.dcp
update_design -cell design_1_wrapper/design_1_i/partial_led_test_v1_0_0/inst/partial_led_test_v1_0_S00_AXI_inst -black_box
lock_design -level routing
write_checkpoint -force ./checkpoints/static_routed.dcp
close_design
open_checkpoint ./checkpoints/static_routed.dcp
read_checkpoint -cell design_1_wrapper/design_1_i/partial_led_test_v1_0_0/inst/partial_led_test_v1_0_S00_AXI_inst ./checkpoints/down.dcp
opt_design
place_design
route_design
write_checkpoint -force ./checkpoints/top_mode2_routed.dcp
close_design
pr_verify -full_check ./checkpoints/top_mode1_routed.dcp ./checkpoints/top_mode2_routed.dcp
open_checkpoint ./checkpoints/top_mode1_routed.dcp
write_bitstream -force ./bitstreams/mode_up.bit
close_design
open_checkpoint ./checkpoints/top_mode2_routed.dcp
current_project nicap_test
write_bitstream -force ./bitstreams/mode_down.bit
current_project project_top_mode2_routed
write_bitstream -force ./bitstreams/mode_down.bit
close_design
write_hwdef -file ./software/system.hdf
launch_sdk -workspace ./software -hwspec ./software/system.hdf
open_bd_design {/home/alex/GitHub/ZyEthCAP/nicap_extend/nicap_test.srcs/sources_1/bd/design_1/design_1.bd}
