<stg><name>compute_tile_Pipeline_Conv2_dot32</name>


<trans_list>

<trans id="173" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="164" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="165" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="166" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="167" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="168" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="169" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="170" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="6" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %n2_3 = alloca i32 1

]]></Node>
<StgValue><ssdm name="n2_3"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:1 %acc1_2_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %acc1_2

]]></Node>
<StgValue><ssdm name="acc1_2_read"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
newFuncRoot:2 %zext_ln132_read = read i6 @_ssdm_op_Read.ap_auto.i6, i6 %zext_ln132

]]></Node>
<StgValue><ssdm name="zext_ln132_read"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:3 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_7, i64 666, i64 18, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:4 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_6, i64 666, i64 18, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:5 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_5, i64 666, i64 18, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:6 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_4, i64 666, i64 18, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:7 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_3, i64 666, i64 18, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:8 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_2, i64 666, i64 18, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:9 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_1, i64 666, i64 18, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:10 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f, i64 666, i64 18, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="0" op_0_bw="6" op_1_bw="6">
<![CDATA[
newFuncRoot:11 %store_ln0 = store i6 0, i6 %n2_3

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:12 %br_ln0 = br void %for.inc94.i.i

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
for.inc94.i.i:0 %n2 = load i6 %n2_3

]]></Node>
<StgValue><ssdm name="n2"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="1" op_0_bw="1" op_1_bw="6" op_2_bw="32">
<![CDATA[
for.inc94.i.i:1 %tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i6.i32, i6 %n2, i32 5

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc94.i.i:2 %br_ln217 = br i1 %tmp, void %for.inc94.split.i.i, void %for.inc97.i.i.exitStub

]]></Node>
<StgValue><ssdm name="br_ln217"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="2" op_0_bw="2" op_1_bw="6" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc94.split.i.i:3 %lshr_ln3 = partselect i2 @_ssdm_op_PartSelect.i2.i6.i32.i32, i6 %n2, i32 3, i32 4

]]></Node>
<StgValue><ssdm name="lshr_ln3"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="8" op_0_bw="8" op_1_bw="2" op_2_bw="6">
<![CDATA[
for.inc94.split.i.i:5 %add_ln = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i2.i6, i2 %lshr_ln3, i6 %zext_ln132_read

]]></Node>
<StgValue><ssdm name="add_ln"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="64" op_0_bw="8">
<![CDATA[
for.inc94.split.i.i:6 %zext_ln220 = zext i8 %add_ln

]]></Node>
<StgValue><ssdm name="zext_ln220"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc94.split.i.i:7 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_246 = getelementptr i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_7, i64 0, i64 %zext_ln220

]]></Node>
<StgValue><ssdm name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_246"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc94.split.i.i:8 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_247 = getelementptr i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_6, i64 0, i64 %zext_ln220

]]></Node>
<StgValue><ssdm name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_247"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc94.split.i.i:9 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_248 = getelementptr i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_5, i64 0, i64 %zext_ln220

]]></Node>
<StgValue><ssdm name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_248"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc94.split.i.i:10 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_249 = getelementptr i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_4, i64 0, i64 %zext_ln220

]]></Node>
<StgValue><ssdm name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_249"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc94.split.i.i:11 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_250 = getelementptr i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_3, i64 0, i64 %zext_ln220

]]></Node>
<StgValue><ssdm name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_250"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc94.split.i.i:12 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_251 = getelementptr i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_2, i64 0, i64 %zext_ln220

]]></Node>
<StgValue><ssdm name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_251"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc94.split.i.i:13 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_252 = getelementptr i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_1, i64 0, i64 %zext_ln220

]]></Node>
<StgValue><ssdm name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_252"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc94.split.i.i:14 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_253 = getelementptr i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f, i64 0, i64 %zext_ln220

]]></Node>
<StgValue><ssdm name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_253"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="32" op_0_bw="8">
<![CDATA[
for.inc94.split.i.i:15 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_254 = load i8 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_246

]]></Node>
<StgValue><ssdm name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_254"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="32" op_0_bw="8">
<![CDATA[
for.inc94.split.i.i:26 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_255 = load i8 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_247

]]></Node>
<StgValue><ssdm name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_255"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="32" op_0_bw="8">
<![CDATA[
for.inc94.split.i.i:28 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_256 = load i8 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_248

]]></Node>
<StgValue><ssdm name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_256"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="32" op_0_bw="8">
<![CDATA[
for.inc94.split.i.i:30 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_257 = load i8 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_249

]]></Node>
<StgValue><ssdm name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_257"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="32" op_0_bw="8">
<![CDATA[
for.inc94.split.i.i:32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_258 = load i8 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_250

]]></Node>
<StgValue><ssdm name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_258"/></StgValue>
</operation>

<operation id="44" st_id="1" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="32" op_0_bw="8">
<![CDATA[
for.inc94.split.i.i:34 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_259 = load i8 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_251

]]></Node>
<StgValue><ssdm name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_259"/></StgValue>
</operation>

<operation id="45" st_id="1" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="32" op_0_bw="8">
<![CDATA[
for.inc94.split.i.i:36 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_260 = load i8 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_252

]]></Node>
<StgValue><ssdm name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_260"/></StgValue>
</operation>

<operation id="46" st_id="1" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="32" op_0_bw="8">
<![CDATA[
for.inc94.split.i.i:38 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_261 = load i8 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_253

]]></Node>
<StgValue><ssdm name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_261"/></StgValue>
</operation>

<operation id="47" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
for.inc94.split.i.i:63 %add_ln217 = add i6 %n2, i6 8

]]></Node>
<StgValue><ssdm name="add_ln217"/></StgValue>
</operation>

<operation id="48" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="0" op_0_bw="6" op_1_bw="6" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc94.split.i.i:64 %store_ln217 = store i6 %add_ln217, i6 %n2_3

]]></Node>
<StgValue><ssdm name="store_ln217"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="49" st_id="2" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="32" op_0_bw="8">
<![CDATA[
for.inc94.split.i.i:15 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_254 = load i8 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_246

]]></Node>
<StgValue><ssdm name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_254"/></StgValue>
</operation>

<operation id="50" st_id="2" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="32" op_0_bw="8">
<![CDATA[
for.inc94.split.i.i:26 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_255 = load i8 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_247

]]></Node>
<StgValue><ssdm name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_255"/></StgValue>
</operation>

<operation id="51" st_id="2" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="32" op_0_bw="8">
<![CDATA[
for.inc94.split.i.i:28 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_256 = load i8 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_248

]]></Node>
<StgValue><ssdm name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_256"/></StgValue>
</operation>

<operation id="52" st_id="2" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="32" op_0_bw="8">
<![CDATA[
for.inc94.split.i.i:30 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_257 = load i8 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_249

]]></Node>
<StgValue><ssdm name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_257"/></StgValue>
</operation>

<operation id="53" st_id="2" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="32" op_0_bw="8">
<![CDATA[
for.inc94.split.i.i:32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_258 = load i8 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_250

]]></Node>
<StgValue><ssdm name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_258"/></StgValue>
</operation>

<operation id="54" st_id="2" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="32" op_0_bw="8">
<![CDATA[
for.inc94.split.i.i:34 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_259 = load i8 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_251

]]></Node>
<StgValue><ssdm name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_259"/></StgValue>
</operation>

<operation id="55" st_id="2" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="32" op_0_bw="8">
<![CDATA[
for.inc94.split.i.i:36 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_260 = load i8 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_252

]]></Node>
<StgValue><ssdm name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_260"/></StgValue>
</operation>

<operation id="56" st_id="2" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="32" op_0_bw="8">
<![CDATA[
for.inc94.split.i.i:38 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_261 = load i8 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_253

]]></Node>
<StgValue><ssdm name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_261"/></StgValue>
</operation>
</state>

<state id="3" st_id="4">

<operation id="57" st_id="3" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc94.split.i.i:16 %mul1_i_i = fmul i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_254, i32 %acc1_2_read

]]></Node>
<StgValue><ssdm name="mul1_i_i"/></StgValue>
</operation>

<operation id="58" st_id="3" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc94.split.i.i:27 %mul90_1_i_i = fmul i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_255, i32 %acc1_2_read

]]></Node>
<StgValue><ssdm name="mul90_1_i_i"/></StgValue>
</operation>

<operation id="59" st_id="3" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc94.split.i.i:29 %mul90_2_i_i = fmul i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_256, i32 %acc1_2_read

]]></Node>
<StgValue><ssdm name="mul90_2_i_i"/></StgValue>
</operation>

<operation id="60" st_id="3" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc94.split.i.i:31 %mul90_3_i_i = fmul i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_257, i32 %acc1_2_read

]]></Node>
<StgValue><ssdm name="mul90_3_i_i"/></StgValue>
</operation>

<operation id="61" st_id="3" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc94.split.i.i:33 %mul90_4_i_i = fmul i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_258, i32 %acc1_2_read

]]></Node>
<StgValue><ssdm name="mul90_4_i_i"/></StgValue>
</operation>

<operation id="62" st_id="3" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc94.split.i.i:35 %mul90_5_i_i = fmul i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_259, i32 %acc1_2_read

]]></Node>
<StgValue><ssdm name="mul90_5_i_i"/></StgValue>
</operation>

<operation id="63" st_id="3" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc94.split.i.i:37 %mul90_6_i_i = fmul i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_260, i32 %acc1_2_read

]]></Node>
<StgValue><ssdm name="mul90_6_i_i"/></StgValue>
</operation>

<operation id="64" st_id="3" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc94.split.i.i:39 %mul90_7_i_i = fmul i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_261, i32 %acc1_2_read

]]></Node>
<StgValue><ssdm name="mul90_7_i_i"/></StgValue>
</operation>
</state>

<state id="4" st_id="5">

<operation id="65" st_id="4" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc94.split.i.i:16 %mul1_i_i = fmul i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_254, i32 %acc1_2_read

]]></Node>
<StgValue><ssdm name="mul1_i_i"/></StgValue>
</operation>

<operation id="66" st_id="4" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc94.split.i.i:27 %mul90_1_i_i = fmul i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_255, i32 %acc1_2_read

]]></Node>
<StgValue><ssdm name="mul90_1_i_i"/></StgValue>
</operation>

<operation id="67" st_id="4" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc94.split.i.i:29 %mul90_2_i_i = fmul i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_256, i32 %acc1_2_read

]]></Node>
<StgValue><ssdm name="mul90_2_i_i"/></StgValue>
</operation>

<operation id="68" st_id="4" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc94.split.i.i:31 %mul90_3_i_i = fmul i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_257, i32 %acc1_2_read

]]></Node>
<StgValue><ssdm name="mul90_3_i_i"/></StgValue>
</operation>

<operation id="69" st_id="4" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc94.split.i.i:33 %mul90_4_i_i = fmul i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_258, i32 %acc1_2_read

]]></Node>
<StgValue><ssdm name="mul90_4_i_i"/></StgValue>
</operation>

<operation id="70" st_id="4" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc94.split.i.i:35 %mul90_5_i_i = fmul i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_259, i32 %acc1_2_read

]]></Node>
<StgValue><ssdm name="mul90_5_i_i"/></StgValue>
</operation>

<operation id="71" st_id="4" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc94.split.i.i:37 %mul90_6_i_i = fmul i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_260, i32 %acc1_2_read

]]></Node>
<StgValue><ssdm name="mul90_6_i_i"/></StgValue>
</operation>

<operation id="72" st_id="4" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc94.split.i.i:39 %mul90_7_i_i = fmul i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_261, i32 %acc1_2_read

]]></Node>
<StgValue><ssdm name="mul90_7_i_i"/></StgValue>
</operation>
</state>

<state id="5" st_id="6">

<operation id="73" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="64" op_0_bw="2">
<![CDATA[
for.inc94.split.i.i:4 %zext_ln217 = zext i2 %lshr_ln3

]]></Node>
<StgValue><ssdm name="zext_ln217"/></StgValue>
</operation>

<operation id="74" st_id="5" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc94.split.i.i:16 %mul1_i_i = fmul i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_254, i32 %acc1_2_read

]]></Node>
<StgValue><ssdm name="mul1_i_i"/></StgValue>
</operation>

<operation id="75" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="2" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc94.split.i.i:17 %acc2_addr = getelementptr i32 %acc2, i64 0, i64 %zext_ln217

]]></Node>
<StgValue><ssdm name="acc2_addr"/></StgValue>
</operation>

<operation id="76" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="32" op_0_bw="2">
<![CDATA[
for.inc94.split.i.i:18 %acc2_load = load i2 %acc2_addr

]]></Node>
<StgValue><ssdm name="acc2_load"/></StgValue>
</operation>

<operation id="77" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="2" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc94.split.i.i:20 %acc2_1_addr = getelementptr i32 %acc2_1, i64 0, i64 %zext_ln217

]]></Node>
<StgValue><ssdm name="acc2_1_addr"/></StgValue>
</operation>

<operation id="78" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="2" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc94.split.i.i:21 %acc2_2_addr = getelementptr i32 %acc2_2, i64 0, i64 %zext_ln217

]]></Node>
<StgValue><ssdm name="acc2_2_addr"/></StgValue>
</operation>

<operation id="79" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="2" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc94.split.i.i:22 %acc2_3_addr = getelementptr i32 %acc2_3, i64 0, i64 %zext_ln217

]]></Node>
<StgValue><ssdm name="acc2_3_addr"/></StgValue>
</operation>

<operation id="80" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="2" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc94.split.i.i:23 %acc2_4_addr = getelementptr i32 %acc2_4, i64 0, i64 %zext_ln217

]]></Node>
<StgValue><ssdm name="acc2_4_addr"/></StgValue>
</operation>

<operation id="81" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="2" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc94.split.i.i:24 %acc2_5_addr = getelementptr i32 %acc2_5, i64 0, i64 %zext_ln217

]]></Node>
<StgValue><ssdm name="acc2_5_addr"/></StgValue>
</operation>

<operation id="82" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="2" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc94.split.i.i:25 %acc2_6_addr = getelementptr i32 %acc2_6, i64 0, i64 %zext_ln217

]]></Node>
<StgValue><ssdm name="acc2_6_addr"/></StgValue>
</operation>

<operation id="83" st_id="5" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc94.split.i.i:27 %mul90_1_i_i = fmul i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_255, i32 %acc1_2_read

]]></Node>
<StgValue><ssdm name="mul90_1_i_i"/></StgValue>
</operation>

<operation id="84" st_id="5" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc94.split.i.i:29 %mul90_2_i_i = fmul i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_256, i32 %acc1_2_read

]]></Node>
<StgValue><ssdm name="mul90_2_i_i"/></StgValue>
</operation>

<operation id="85" st_id="5" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc94.split.i.i:31 %mul90_3_i_i = fmul i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_257, i32 %acc1_2_read

]]></Node>
<StgValue><ssdm name="mul90_3_i_i"/></StgValue>
</operation>

<operation id="86" st_id="5" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc94.split.i.i:33 %mul90_4_i_i = fmul i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_258, i32 %acc1_2_read

]]></Node>
<StgValue><ssdm name="mul90_4_i_i"/></StgValue>
</operation>

<operation id="87" st_id="5" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc94.split.i.i:35 %mul90_5_i_i = fmul i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_259, i32 %acc1_2_read

]]></Node>
<StgValue><ssdm name="mul90_5_i_i"/></StgValue>
</operation>

<operation id="88" st_id="5" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc94.split.i.i:37 %mul90_6_i_i = fmul i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_260, i32 %acc1_2_read

]]></Node>
<StgValue><ssdm name="mul90_6_i_i"/></StgValue>
</operation>

<operation id="89" st_id="5" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc94.split.i.i:39 %mul90_7_i_i = fmul i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_261, i32 %acc1_2_read

]]></Node>
<StgValue><ssdm name="mul90_7_i_i"/></StgValue>
</operation>

<operation id="90" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="2" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc94.split.i.i:40 %acc2_7_addr = getelementptr i32 %acc2_7, i64 0, i64 %zext_ln217

]]></Node>
<StgValue><ssdm name="acc2_7_addr"/></StgValue>
</operation>

<operation id="91" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="32" op_0_bw="2">
<![CDATA[
for.inc94.split.i.i:41 %acc2_1_load = load i2 %acc2_1_addr

]]></Node>
<StgValue><ssdm name="acc2_1_load"/></StgValue>
</operation>

<operation id="92" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="32" op_0_bw="2">
<![CDATA[
for.inc94.split.i.i:43 %acc2_2_load = load i2 %acc2_2_addr

]]></Node>
<StgValue><ssdm name="acc2_2_load"/></StgValue>
</operation>

<operation id="93" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="32" op_0_bw="2">
<![CDATA[
for.inc94.split.i.i:45 %acc2_3_load = load i2 %acc2_3_addr

]]></Node>
<StgValue><ssdm name="acc2_3_load"/></StgValue>
</operation>

<operation id="94" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="32" op_0_bw="2">
<![CDATA[
for.inc94.split.i.i:47 %acc2_4_load = load i2 %acc2_4_addr

]]></Node>
<StgValue><ssdm name="acc2_4_load"/></StgValue>
</operation>

<operation id="95" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="32" op_0_bw="2">
<![CDATA[
for.inc94.split.i.i:49 %acc2_5_load = load i2 %acc2_5_addr

]]></Node>
<StgValue><ssdm name="acc2_5_load"/></StgValue>
</operation>

<operation id="96" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="32" op_0_bw="2">
<![CDATA[
for.inc94.split.i.i:51 %acc2_6_load = load i2 %acc2_6_addr

]]></Node>
<StgValue><ssdm name="acc2_6_load"/></StgValue>
</operation>

<operation id="97" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="32" op_0_bw="2">
<![CDATA[
for.inc94.split.i.i:53 %acc2_7_load = load i2 %acc2_7_addr

]]></Node>
<StgValue><ssdm name="acc2_7_load"/></StgValue>
</operation>
</state>

<state id="6" st_id="7">

<operation id="98" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="32" op_0_bw="2">
<![CDATA[
for.inc94.split.i.i:18 %acc2_load = load i2 %acc2_addr

]]></Node>
<StgValue><ssdm name="acc2_load"/></StgValue>
</operation>

<operation id="99" st_id="6" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc94.split.i.i:19 %add3_i_i = fadd i32 %acc2_load, i32 %mul1_i_i

]]></Node>
<StgValue><ssdm name="add3_i_i"/></StgValue>
</operation>

<operation id="100" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="32" op_0_bw="2">
<![CDATA[
for.inc94.split.i.i:41 %acc2_1_load = load i2 %acc2_1_addr

]]></Node>
<StgValue><ssdm name="acc2_1_load"/></StgValue>
</operation>

<operation id="101" st_id="6" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc94.split.i.i:42 %add93_1_i_i = fadd i32 %acc2_1_load, i32 %mul90_1_i_i

]]></Node>
<StgValue><ssdm name="add93_1_i_i"/></StgValue>
</operation>

<operation id="102" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="32" op_0_bw="2">
<![CDATA[
for.inc94.split.i.i:43 %acc2_2_load = load i2 %acc2_2_addr

]]></Node>
<StgValue><ssdm name="acc2_2_load"/></StgValue>
</operation>

<operation id="103" st_id="6" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc94.split.i.i:44 %add93_2_i_i = fadd i32 %acc2_2_load, i32 %mul90_2_i_i

]]></Node>
<StgValue><ssdm name="add93_2_i_i"/></StgValue>
</operation>

<operation id="104" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="32" op_0_bw="2">
<![CDATA[
for.inc94.split.i.i:45 %acc2_3_load = load i2 %acc2_3_addr

]]></Node>
<StgValue><ssdm name="acc2_3_load"/></StgValue>
</operation>

<operation id="105" st_id="6" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc94.split.i.i:46 %add93_3_i_i = fadd i32 %acc2_3_load, i32 %mul90_3_i_i

]]></Node>
<StgValue><ssdm name="add93_3_i_i"/></StgValue>
</operation>

<operation id="106" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="32" op_0_bw="2">
<![CDATA[
for.inc94.split.i.i:47 %acc2_4_load = load i2 %acc2_4_addr

]]></Node>
<StgValue><ssdm name="acc2_4_load"/></StgValue>
</operation>

<operation id="107" st_id="6" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc94.split.i.i:48 %add93_4_i_i = fadd i32 %acc2_4_load, i32 %mul90_4_i_i

]]></Node>
<StgValue><ssdm name="add93_4_i_i"/></StgValue>
</operation>

<operation id="108" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="32" op_0_bw="2">
<![CDATA[
for.inc94.split.i.i:49 %acc2_5_load = load i2 %acc2_5_addr

]]></Node>
<StgValue><ssdm name="acc2_5_load"/></StgValue>
</operation>

<operation id="109" st_id="6" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc94.split.i.i:50 %add93_5_i_i = fadd i32 %acc2_5_load, i32 %mul90_5_i_i

]]></Node>
<StgValue><ssdm name="add93_5_i_i"/></StgValue>
</operation>

<operation id="110" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="32" op_0_bw="2">
<![CDATA[
for.inc94.split.i.i:51 %acc2_6_load = load i2 %acc2_6_addr

]]></Node>
<StgValue><ssdm name="acc2_6_load"/></StgValue>
</operation>

<operation id="111" st_id="6" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc94.split.i.i:52 %add93_6_i_i = fadd i32 %acc2_6_load, i32 %mul90_6_i_i

]]></Node>
<StgValue><ssdm name="add93_6_i_i"/></StgValue>
</operation>

<operation id="112" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="32" op_0_bw="2">
<![CDATA[
for.inc94.split.i.i:53 %acc2_7_load = load i2 %acc2_7_addr

]]></Node>
<StgValue><ssdm name="acc2_7_load"/></StgValue>
</operation>

<operation id="113" st_id="6" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc94.split.i.i:54 %add93_7_i_i = fadd i32 %acc2_7_load, i32 %mul90_7_i_i

]]></Node>
<StgValue><ssdm name="add93_7_i_i"/></StgValue>
</operation>
</state>

<state id="7" st_id="8">

<operation id="114" st_id="7" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc94.split.i.i:19 %add3_i_i = fadd i32 %acc2_load, i32 %mul1_i_i

]]></Node>
<StgValue><ssdm name="add3_i_i"/></StgValue>
</operation>

<operation id="115" st_id="7" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc94.split.i.i:42 %add93_1_i_i = fadd i32 %acc2_1_load, i32 %mul90_1_i_i

]]></Node>
<StgValue><ssdm name="add93_1_i_i"/></StgValue>
</operation>

<operation id="116" st_id="7" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc94.split.i.i:44 %add93_2_i_i = fadd i32 %acc2_2_load, i32 %mul90_2_i_i

]]></Node>
<StgValue><ssdm name="add93_2_i_i"/></StgValue>
</operation>

<operation id="117" st_id="7" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc94.split.i.i:46 %add93_3_i_i = fadd i32 %acc2_3_load, i32 %mul90_3_i_i

]]></Node>
<StgValue><ssdm name="add93_3_i_i"/></StgValue>
</operation>

<operation id="118" st_id="7" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc94.split.i.i:48 %add93_4_i_i = fadd i32 %acc2_4_load, i32 %mul90_4_i_i

]]></Node>
<StgValue><ssdm name="add93_4_i_i"/></StgValue>
</operation>

<operation id="119" st_id="7" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc94.split.i.i:50 %add93_5_i_i = fadd i32 %acc2_5_load, i32 %mul90_5_i_i

]]></Node>
<StgValue><ssdm name="add93_5_i_i"/></StgValue>
</operation>

<operation id="120" st_id="7" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc94.split.i.i:52 %add93_6_i_i = fadd i32 %acc2_6_load, i32 %mul90_6_i_i

]]></Node>
<StgValue><ssdm name="add93_6_i_i"/></StgValue>
</operation>

<operation id="121" st_id="7" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc94.split.i.i:54 %add93_7_i_i = fadd i32 %acc2_7_load, i32 %mul90_7_i_i

]]></Node>
<StgValue><ssdm name="add93_7_i_i"/></StgValue>
</operation>
</state>

<state id="8" st_id="9">

<operation id="122" st_id="8" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc94.split.i.i:19 %add3_i_i = fadd i32 %acc2_load, i32 %mul1_i_i

]]></Node>
<StgValue><ssdm name="add3_i_i"/></StgValue>
</operation>

<operation id="123" st_id="8" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc94.split.i.i:42 %add93_1_i_i = fadd i32 %acc2_1_load, i32 %mul90_1_i_i

]]></Node>
<StgValue><ssdm name="add93_1_i_i"/></StgValue>
</operation>

<operation id="124" st_id="8" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc94.split.i.i:44 %add93_2_i_i = fadd i32 %acc2_2_load, i32 %mul90_2_i_i

]]></Node>
<StgValue><ssdm name="add93_2_i_i"/></StgValue>
</operation>

<operation id="125" st_id="8" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc94.split.i.i:46 %add93_3_i_i = fadd i32 %acc2_3_load, i32 %mul90_3_i_i

]]></Node>
<StgValue><ssdm name="add93_3_i_i"/></StgValue>
</operation>

<operation id="126" st_id="8" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc94.split.i.i:48 %add93_4_i_i = fadd i32 %acc2_4_load, i32 %mul90_4_i_i

]]></Node>
<StgValue><ssdm name="add93_4_i_i"/></StgValue>
</operation>

<operation id="127" st_id="8" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc94.split.i.i:50 %add93_5_i_i = fadd i32 %acc2_5_load, i32 %mul90_5_i_i

]]></Node>
<StgValue><ssdm name="add93_5_i_i"/></StgValue>
</operation>

<operation id="128" st_id="8" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc94.split.i.i:52 %add93_6_i_i = fadd i32 %acc2_6_load, i32 %mul90_6_i_i

]]></Node>
<StgValue><ssdm name="add93_6_i_i"/></StgValue>
</operation>

<operation id="129" st_id="8" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc94.split.i.i:54 %add93_7_i_i = fadd i32 %acc2_7_load, i32 %mul90_7_i_i

]]></Node>
<StgValue><ssdm name="add93_7_i_i"/></StgValue>
</operation>

<operation id="150" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="0">
<![CDATA[
for.inc97.i.i.exitStub:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="9" st_id="10">

<operation id="130" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.inc94.split.i.i:0 %specpipeline_ln219 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_134

]]></Node>
<StgValue><ssdm name="specpipeline_ln219"/></StgValue>
</operation>

<operation id="131" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.inc94.split.i.i:1 %speclooptripcount_ln217 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 4, i64 4, i64 4

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln217"/></StgValue>
</operation>

<operation id="132" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc94.split.i.i:2 %specloopname_ln217 = specloopname void @_ssdm_op_SpecLoopName, void @empty_130

]]></Node>
<StgValue><ssdm name="specloopname_ln217"/></StgValue>
</operation>

<operation id="133" st_id="9" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc94.split.i.i:19 %add3_i_i = fadd i32 %acc2_load, i32 %mul1_i_i

]]></Node>
<StgValue><ssdm name="add3_i_i"/></StgValue>
</operation>

<operation id="134" st_id="9" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc94.split.i.i:42 %add93_1_i_i = fadd i32 %acc2_1_load, i32 %mul90_1_i_i

]]></Node>
<StgValue><ssdm name="add93_1_i_i"/></StgValue>
</operation>

<operation id="135" st_id="9" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc94.split.i.i:44 %add93_2_i_i = fadd i32 %acc2_2_load, i32 %mul90_2_i_i

]]></Node>
<StgValue><ssdm name="add93_2_i_i"/></StgValue>
</operation>

<operation id="136" st_id="9" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc94.split.i.i:46 %add93_3_i_i = fadd i32 %acc2_3_load, i32 %mul90_3_i_i

]]></Node>
<StgValue><ssdm name="add93_3_i_i"/></StgValue>
</operation>

<operation id="137" st_id="9" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc94.split.i.i:48 %add93_4_i_i = fadd i32 %acc2_4_load, i32 %mul90_4_i_i

]]></Node>
<StgValue><ssdm name="add93_4_i_i"/></StgValue>
</operation>

<operation id="138" st_id="9" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc94.split.i.i:50 %add93_5_i_i = fadd i32 %acc2_5_load, i32 %mul90_5_i_i

]]></Node>
<StgValue><ssdm name="add93_5_i_i"/></StgValue>
</operation>

<operation id="139" st_id="9" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc94.split.i.i:52 %add93_6_i_i = fadd i32 %acc2_6_load, i32 %mul90_6_i_i

]]></Node>
<StgValue><ssdm name="add93_6_i_i"/></StgValue>
</operation>

<operation id="140" st_id="9" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc94.split.i.i:54 %add93_7_i_i = fadd i32 %acc2_7_load, i32 %mul90_7_i_i

]]></Node>
<StgValue><ssdm name="add93_7_i_i"/></StgValue>
</operation>

<operation id="141" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="0" op_0_bw="32" op_1_bw="2" op_2_bw="0">
<![CDATA[
for.inc94.split.i.i:55 %store_ln220 = store i32 %add3_i_i, i2 %acc2_addr

]]></Node>
<StgValue><ssdm name="store_ln220"/></StgValue>
</operation>

<operation id="142" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="0" op_0_bw="32" op_1_bw="2" op_2_bw="0">
<![CDATA[
for.inc94.split.i.i:56 %store_ln220 = store i32 %add93_1_i_i, i2 %acc2_1_addr

]]></Node>
<StgValue><ssdm name="store_ln220"/></StgValue>
</operation>

<operation id="143" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="0" op_0_bw="32" op_1_bw="2" op_2_bw="0">
<![CDATA[
for.inc94.split.i.i:57 %store_ln220 = store i32 %add93_2_i_i, i2 %acc2_2_addr

]]></Node>
<StgValue><ssdm name="store_ln220"/></StgValue>
</operation>

<operation id="144" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="0" op_0_bw="32" op_1_bw="2" op_2_bw="0">
<![CDATA[
for.inc94.split.i.i:58 %store_ln220 = store i32 %add93_3_i_i, i2 %acc2_3_addr

]]></Node>
<StgValue><ssdm name="store_ln220"/></StgValue>
</operation>

<operation id="145" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="0" op_0_bw="32" op_1_bw="2" op_2_bw="0">
<![CDATA[
for.inc94.split.i.i:59 %store_ln220 = store i32 %add93_4_i_i, i2 %acc2_4_addr

]]></Node>
<StgValue><ssdm name="store_ln220"/></StgValue>
</operation>

<operation id="146" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="0" op_0_bw="32" op_1_bw="2" op_2_bw="0">
<![CDATA[
for.inc94.split.i.i:60 %store_ln220 = store i32 %add93_5_i_i, i2 %acc2_5_addr

]]></Node>
<StgValue><ssdm name="store_ln220"/></StgValue>
</operation>

<operation id="147" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="0" op_0_bw="32" op_1_bw="2" op_2_bw="0">
<![CDATA[
for.inc94.split.i.i:61 %store_ln220 = store i32 %add93_6_i_i, i2 %acc2_6_addr

]]></Node>
<StgValue><ssdm name="store_ln220"/></StgValue>
</operation>

<operation id="148" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="0" op_0_bw="32" op_1_bw="2" op_2_bw="0">
<![CDATA[
for.inc94.split.i.i:62 %store_ln220 = store i32 %add93_7_i_i, i2 %acc2_7_addr

]]></Node>
<StgValue><ssdm name="store_ln220"/></StgValue>
</operation>

<operation id="149" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="0" op_0_bw="0">
<![CDATA[
for.inc94.split.i.i:65 %br_ln217 = br void %for.inc94.i.i

]]></Node>
<StgValue><ssdm name="br_ln217"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
