 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : CEN598_HW2
Version: L-2016.03
Date   : Sat Feb 24 20:15:11 2018
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: ss0p75v125c   Library: saed32rvt_ss0p75v125c
Wire Load Model Mode: enclosed

  Startpoint: myInterleaved_MAC_PE14/myMAC_PE/myFP_Mult/Delay1_block/GenBlock.theDelay/outreg_reg[41]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: myInterleaved_MAC_PE14/myMAC_PE/myFP_Mult/Delay5_block/GenBlock.theDelay/outreg_reg[92]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  CEN598_HW2         1000000               saed32rvt_ss0p75v125c
  Interleaved_MAC_PE14_MAC_PE
                     70000                 saed32rvt_ss0p75v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  myInterleaved_MAC_PE14/myMAC_PE/myFP_Mult/Delay1_block/GenBlock.theDelay/outreg_reg[41]/CLK (DFFARX1_LVT)
                                                          0.00 #     0.00 r
  myInterleaved_MAC_PE14/myMAC_PE/myFP_Mult/Delay1_block/GenBlock.theDelay/outreg_reg[41]/Q (DFFARX1_LVT)
                                                          0.20       0.20 f
  myInterleaved_MAC_PE14/myMAC_PE/U1041/Y (INVX2_RVT)     0.09       0.28 r
  myInterleaved_MAC_PE14/myMAC_PE/U3033/Y (NOR2X0_HVT)
                                                          0.83       1.11 f
  myInterleaved_MAC_PE14/myMAC_PE/U1590/S (FADDX1_LVT)
                                                          0.30       1.41 r
  myInterleaved_MAC_PE14/myMAC_PE/U1589/CO (FADDX1_LVT)
                                                          0.12       1.54 r
  myInterleaved_MAC_PE14/myMAC_PE/U1764/CO (FADDX1_LVT)
                                                          0.12       1.65 r
  myInterleaved_MAC_PE14/myMAC_PE/U6496/S (FADDX1_LVT)
                                                          0.16       1.81 f
  myInterleaved_MAC_PE14/myMAC_PE/U6552/CO (FADDX1_LVT)
                                                          0.10       1.92 f
  myInterleaved_MAC_PE14/myMAC_PE/U6549/S (FADDX1_LVT)
                                                          0.18       2.10 r
  myInterleaved_MAC_PE14/myMAC_PE/U6594/S (FADDX1_LVT)
                                                          0.16       2.26 f
  myInterleaved_MAC_PE14/myMAC_PE/U6595/Y (NOR2X0_LVT)
                                                          0.10       2.36 r
  myInterleaved_MAC_PE14/myMAC_PE/U6596/Y (INVX0_RVT)     0.04       2.40 f
  myInterleaved_MAC_PE14/myMAC_PE/U6597/Y (NAND2X0_LVT)
                                                          0.09       2.49 r
  myInterleaved_MAC_PE14/myMAC_PE/U1651/Y (NOR2X0_LVT)
                                                          0.10       2.59 f
  myInterleaved_MAC_PE14/myMAC_PE/U303/Y (NAND2X2_LVT)
                                                          0.12       2.71 r
  myInterleaved_MAC_PE14/myMAC_PE/U3595/Y (NOR2X0_RVT)
                                                          0.14       2.84 f
  myInterleaved_MAC_PE14/myMAC_PE/U7476/Y (NAND2X0_RVT)
                                                          0.09       2.93 r
  myInterleaved_MAC_PE14/myMAC_PE/U7477/Y (NOR2X0_RVT)
                                                          0.16       3.09 f
  myInterleaved_MAC_PE14/myMAC_PE/U7479/Y (AOI21X1_LVT)
                                                          0.12       3.21 r
  myInterleaved_MAC_PE14/myMAC_PE/U1931/Y (XOR2X1_LVT)
                                                          0.13       3.34 f
  myInterleaved_MAC_PE14/myMAC_PE/U3384/Y (MUX21X1_LVT)
                                                          0.10       3.45 f
  myInterleaved_MAC_PE14/myMAC_PE/myFP_Mult/Delay5_block/GenBlock.theDelay/outreg_reg[92]/D (DFFARX1_LVT)
                                                          0.00       3.45 f
  data arrival time                                                  3.45

  clock clk (rise edge)                                   3.52       3.52
  clock network delay (ideal)                             0.00       3.52
  myInterleaved_MAC_PE14/myMAC_PE/myFP_Mult/Delay5_block/GenBlock.theDelay/outreg_reg[92]/CLK (DFFARX1_LVT)
                                                          0.00       3.52 r
  library setup time                                     -0.07       3.45
  data required time                                                 3.45
  --------------------------------------------------------------------------
  data required time                                                 3.45
  data arrival time                                                 -3.45
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


1
