{"vcs1":{"timestamp_begin":1731075354.005221880, "rt":1.99, "ut":0.44, "st":0.27}}
{"vcselab":{"timestamp_begin":1731075356.076467386, "rt":1.33, "ut":0.33, "st":0.21}}
{"link":{"timestamp_begin":1731075357.485356960, "rt":0.37, "ut":0.14, "st":0.19}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1731075353.358199093}
{"VCS_COMP_START_TIME": 1731075353.358199093}
{"VCS_COMP_END_TIME": 1731075359.504569581}
{"VCS_USER_OPTIONS": "-timescale=1ns/1fs -j8 -sverilog +v2k -full64 -Mupdate -R -debug_access+all -y /usr/cad/synopsys/synthesis/cur/dw/sim_ver/ +libext+.v -f filelist.f -o simv -l vcs.log -P /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/novas.tab /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/pli.a +define+RTL +define+CG +notimingchecks"}
{"vcs1": {"peak_mem": 330456}}
{"stitch_vcselab": {"peak_mem": 231544}}
