initing gpgpu sim in accel-sim.cc
Accel-Sim [build accelsim-commit-_modified_0.0_25-11-25-18-50-33]

        *** GPGPU-Sim Simulator Version 4.2.0  [build gpgpu-sim_git-commit-_modified_0.0] ***


GPGPU-Sim: Configuration options:

-save_embedded_ptx                      0 # saves ptx files embedded in binary as <n>.ptx
-keep                                   0 # keep intermediate files created by GPGPU-Sim when interfacing with external programs
-gpgpu_ptx_save_converted_ptxplus                    0 # Saved converted ptxplus to a file
-gpgpu_occupancy_sm_number                   86 # The SM number to pass to ptxas when getting register usage for computing GPU occupancy. This parameter is required in the config.
-ptx_opcode_latency_int           4,4,4,4,21 # Opcode latencies for integers <ADD,MAX,MUL,MAD,DIV,SHFL>Default 1,1,19,25,145,32
-ptx_opcode_latency_fp           4,4,4,4,39 # Opcode latencies for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,30
-ptx_opcode_latency_dp      64,64,64,64,330 # Opcode latencies for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,335
-ptx_opcode_latency_sfu                   21 # Opcode latencies for SFU instructionsDefault 8
-ptx_opcode_latency_tesnor                   64 # Opcode latencies for Tensor instructionsDefault 64
-ptx_opcode_initiation_int            2,2,2,2,2 # Opcode initiation intervals for integers <ADD,MAX,MUL,MAD,DIV,SHFL>Default 1,1,4,4,32,4
-ptx_opcode_initiation_fp            1,1,1,1,2 # Opcode initiation intervals for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,5
-ptx_opcode_initiation_dp      64,64,64,64,130 # Opcode initiation intervals for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,130
-ptx_opcode_initiation_sfu                    8 # Opcode initiation intervals for sfu instructionsDefault 8
-ptx_opcode_initiation_tensor                   64 # Opcode initiation intervals for tensor instructionsDefault 64
-cdp_latency         7200,8000,100,12000,1600 # CDP API latency <cudaStreamCreateWithFlags, cudaGetParameterBufferV2_init_perWarp, cudaGetParameterBufferV2_perKernel, cudaLaunchDeviceV2_init_perWarp, cudaLaunchDevicV2_perKernel>Default 7200,8000,100,12000,1600
-network_mode                           2 # Interconnection network mode
-inter_config_file                   mesh # Interconnection network config file
-icnt_in_buffer_limit                  512 # in_buffer_limit
-icnt_out_buffer_limit                  512 # out_buffer_limit
-icnt_subnets                           2 # subnets
-icnt_arbiter_algo                      1 # arbiter_algo
-icnt_verbose                           0 # inct_verbose
-icnt_grant_cycles                      1 # grant_cycles
-gpgpu_ptx_use_cuobjdump                    1 # Use cuobjdump to extract ptx and sass from binaries
-gpgpu_experimental_lib_support                    0 # Try to extract code from cuda libraries [Broken because of unknown cudaGetExportTable]
-checkpoint_option                      0 #  checkpointing flag (0 = no checkpoint)
-checkpoint_kernel                      1 #  checkpointing during execution of which kernel (1- 1st kernel)
-checkpoint_CTA                         0 #  checkpointing after # of CTA (< less than total CTA)
-resume_option                          0 #  resume flag (0 = no resume)
-resume_kernel                          0 #  Resume from which kernel (1= 1st kernel)
-resume_CTA                             0 #  resume from which CTA 
-checkpoint_CTA_t                       0 #  resume from which CTA 
-checkpoint_insn_Y                      0 #  resume from which CTA 
-gpgpu_ptx_convert_to_ptxplus                    0 # Convert SASS (native ISA) to ptxplus and run ptxplus
-gpgpu_ptx_force_max_capability                   86 # Force maximum compute capability
-gpgpu_ptx_inst_debug_to_file                    0 # Dump executed instructions' debug information to file
-gpgpu_ptx_inst_debug_file       inst_debug.txt # Executed instructions' debug output file
-gpgpu_ptx_inst_debug_thread_uid                    1 # Thread UID for executed instructions' debug output
-gpgpu_simd_model                       1 # 1 = post-dominator
-gpgpu_shader_core_pipeline              1536:32 # shader core pipeline config, i.e., {<nthread>:<warpsize>}
-gpgpu_tex_cache:l1  N:4:128:256,L:R:m:N:L,T:512:8,128:2 # per-shader L1 texture cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>:<rf>}
-gpgpu_const_cache:l1 N:128:64:8,L:R:f:N:L,S:2:64,4 # per-shader L1 constant memory cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:il1     N:64:128:16,L:R:f:N:L,S:2:48,4 # shader L1 instruction cache config  {<sector?>:<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>:<set_index_fn>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:dl1     S:4:128:256,L:T:m:L:L,A:384:48,16:0,32 # per-shader L1 data cache config  {<sector?>:<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>:<set_index_fn>,<mshr>:<N>:<merge>,<mq>:<fifo_entry>,<data_port_width> | none}
-gpgpu_l1_cache_write_ratio                   25 # L1D write ratio
-gpgpu_l1_banks                         4 # The number of L1 cache banks
-gpgpu_l1_banks_byte_interleaving                   32 # l1 banks byte interleaving granularity
-gpgpu_l1_banks_hashing_function                    0 # l1 banks hashing function
-gpgpu_l1_latency                      39 # L1 Hit Latency
-gpgpu_smem_latency                    29 # smem Latency
-gpgpu_cache:dl1PrefL1                 none # per-shader L1 data cache config  {<sector?>:<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>:<set_index_fn>,<mshr>:<N>:<merge>,<mq>:<fifo_entry>,<data_port_width> | none}
-gpgpu_cache:dl1PrefShared                 none # per-shader L1 data cache config  {<sector?>:<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>:<set_index_fn>,<mshr>:<N>:<merge>,<mq>:<fifo_entry>,<data_port_width> | none}
-gpgpu_gmem_skip_L1D                    0 # global memory access skip L1D cache (implements -Xptxas -dlcm=cg, default=no skip)
-gpgpu_perfect_mem                      0 # enable perfect memory mode (no cache miss)
-n_regfile_gating_group                    4 # group of lanes that should be read/written together)
-gpgpu_clock_gated_reg_file                    0 # enable clock gated reg file for power calculations
-gpgpu_clock_gated_lanes                    0 # enable clock gated lanes for power calculations
-gpgpu_shader_registers                65536 # Number of registers per shader core. Limits number of concurrent CTAs. (default 8192)
-gpgpu_registers_per_block                65536 # Maximum number of registers per CTA. (default 8192)
-gpgpu_ignore_resources_limitation                    0 # gpgpu_ignore_resources_limitation (default 0)
-gpgpu_shader_cta                      32 # Maximum number of concurrent CTAs in shader (default 32)
-gpgpu_num_cta_barriers                   16 # Maximum number of named barriers per CTA (default 16)
-gpgpu_n_clusters                      46 # number of processing clusters
-gpgpu_n_cores_per_cluster                    1 # number of simd cores per cluster
-gpgpu_n_cluster_ejection_buffer_size                   32 # number of packets in ejection buffer
-gpgpu_n_ldst_response_buffer_size                    2 # number of response packets in ld/st unit ejection buffer
-gpgpu_shmem_per_block                49152 # Size of shared memory per thread block or CTA (default 48kB)
-gpgpu_shmem_size                  102400 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_option      0,8,16,32,64,100 # Option list of shared memory sizes
-gpgpu_unified_l1d_size                  128 # Size of unified data cache(L1D + shared memory) in KB
-gpgpu_adaptive_cache_config                    1 # adaptive_cache_config
-gpgpu_shmem_sizeDefault               102400 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefL1                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefShared                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_num_banks                   32 # Number of banks in the shared memory in each shader core (default 16)
-gpgpu_shmem_limited_broadcast                    0 # Limit shared memory to do one broadcast per cycle (default on)
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_mem_unit_ports                    1 # The number of memory transactions allowed per core cycle
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_warpdistro_shader                   -1 # Specify which shader core to collect the warp size distribution from
-gpgpu_warp_issue_shader                    0 # Specify which shader core to collect the warp issue distribution from
-gpgpu_local_mem_map                    1 # Mapping from local memory space address to simulated GPU physical address space (default = enabled)
-gpgpu_num_reg_banks                    8 # Number of register banks (default = 8)
-gpgpu_reg_bank_use_warp_id                    0 # Use warp ID in mapping registers to banks (default = off)
-gpgpu_sub_core_model                    1 # Sub Core Volta/Pascal model (default = off)
-gpgpu_enable_specialized_operand_collector                    0 # enable_specialized_operand_collector
-gpgpu_operand_collector_num_units_sp                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_dp                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_units_sfu                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_int                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_units_tensor_core                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_mem                    2 # number of collector units (default = 2)
-gpgpu_operand_collector_num_units_gen                    8 # number of collector units (default = 0)
-gpgpu_operand_collector_num_in_ports_sp                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_dp                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_in_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_int                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_in_ports_tensor_core                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_gen                    8 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sp                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_dp                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_int                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_tensor_core                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_gen                    8 # number of collector unit in ports (default = 0)
-gpgpu_coalesce_arch                   86 # Coalescing arch (GT200 = 13, Fermi = 20)
-gpgpu_num_sched_per_core                    4 # Number of warp schedulers per core
-gpgpu_max_insn_issue_per_warp                    1 # Max number of instructions that can be issued per warp in one cycle by scheduler (either 1 or 2)
-gpgpu_dual_issue_diff_exec_units                    1 # should dual issue use two different execution unit resources (Default = 1)
-gpgpu_simt_core_sim_order                    1 # Select the simulation order of cores in a cluster (0=Fix, 1=Round-Robin)
-gpgpu_pipeline_widths 4,4,4,4,4,4,4,4,4,4,8,4,4 # Pipeline widths ID_OC_SP,ID_OC_DP,ID_OC_INT,ID_OC_SFU,ID_OC_MEM,OC_EX_SP,OC_EX_DP,OC_EX_INT,OC_EX_SFU,OC_EX_MEM,EX_WB,ID_OC_TENSOR_CORE,OC_EX_TENSOR_CORE
-gpgpu_tensor_core_avail                    1 # Tensor Core Available (default=0)
-gpgpu_num_sp_units                     4 # Number of SP units (default=1)
-gpgpu_num_dp_units                     4 # Number of DP units (default=0)
-gpgpu_num_int_units                    4 # Number of INT units (default=0)
-gpgpu_num_sfu_units                    4 # Number of SF units (default=1)
-gpgpu_num_tensor_core_units                    4 # Number of tensor_core units (default=1)
-gpgpu_num_mem_units                    1 # Number if ldst units (default=1) WARNING: not hooked up to anything
-gpgpu_scheduler                      lrr # Scheduler configuration: < lrr | gto | two_level_active > If two_level_active:<num_active_warps>:<inner_prioritization>:<outer_prioritization>For complete list of prioritization values see shader.h enum scheduler_prioritization_typeDefault: gto
-gpgpu_concurrent_kernel_sm                    0 # Support concurrent kernels on a SM (default = disabled)
-gpgpu_perfect_inst_const_cache                    1 # perfect inst and const cache mode, so all inst and const hits in the cache(default = disabled)
-gpgpu_inst_fetch_throughput                    4 # the number of fetched intruction per warp each cycle
-gpgpu_reg_file_port_throughput                    2 # the number ports of the register file
-specialized_unit_1         1,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_2       1,4,200,4,4,TEX # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_3     1,4,32,4,4,TENSOR # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_4         1,4,4,4,4,UDP # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_5         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_6         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_7         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_8         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-gpgpu_perf_sim_memcpy                    1 # Fill the L2 cache on memcpy
-gpgpu_simple_dram_model                    0 # simple_dram_model with fixed latency and BW
-gpgpu_dram_scheduler                    1 # 0 = fifo, 1 = FR-FCFS (defaul)
-gpgpu_dram_partition_queues          64:64:64:64 # i2$:$2d:d2$:$2i
-l2_ideal                               0 # Use a ideal L2 cache that always hit
-gpgpu_cache:dl2     S:64:128:16,L:B:m:L:P,A:192:4,32:0,32 # unified banked L2 data cache config  {<sector?>:<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>:<set_index_fn>,<mshr>:<N>:<merge>,<mq>:<fifo_entry>,<data_port_width>
-gpgpu_cache:dl2_texture_only                    0 # L2 cache used for texture only
-gpgpu_n_mem                           16 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_n_sub_partition_per_mchannel                    2 # number of memory subpartition in each memory module
-gpgpu_n_mem_per_ctrlr                    1 # number of memory chips per memory controller
-gpgpu_memlatency_stat                   14 # track and display latency statistics 0x2 enables MC, 0x4 enables queue logs
-gpgpu_frfcfs_dram_sched_queue_size                   64 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_return_queue_size                  192 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_buswidth                    2 # default = 4 bytes (8 bytes per cycle at DDR)
-gpgpu_dram_burst_length                   16 # Burst length of each DRAM request (default = 4 data bus cycle)
-dram_data_command_freq_ratio                    4 # Frequency ratio between DRAM data bus and command bus (default = 2 times, i.e. DDR)
-gpgpu_dram_timing_opt nbk=16:CCD=4:RRD=12:RCD=24:RAS=55:RP=24:RC=78:CL=24:WL=8:CDLR=10:WR=24:nbkgrp=4:CCDL=6:RTPL=4 # DRAM timing parameters = {nbk:tCCD:tRRD:tRCD:tRAS:tRP:tRC:CL:WL:tCDLR:tWR:nbkgrp:tCCDL:tRTPL}
-gpgpu_l2_rop_latency                  187 # ROP queue latency (default 85)
-dram_latency                         254 # DRAM latency (default 30)
-dram_dual_bus_interface                    0 # dual_bus_interface (default = 0) 
-dram_bnk_indexing_policy                    0 # dram_bnk_indexing_policy (0 = normal indexing, 1 = Xoring with the higher bits) (Default = 0)
-dram_bnkgrp_indexing_policy                    1 # dram_bnkgrp_indexing_policy (0 = take higher bits, 1 = take lower bits) (Default = 0)
-dram_seperate_write_queue_enable                    0 # Seperate_Write_Queue_Enable
-dram_write_queue_size             32:28:16 # Write_Queue_Size
-dram_elimnate_rw_turnaround                    0 # elimnate_rw_turnaround i.e set tWTR and tRTW = 0
-icnt_flit_size                        40 # icnt_flit_size
-SST_mode                               0 # SST mode
-HBM_gpgpu_n_mem                       16 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_mem_addr_mapping dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.RBBBCCCC.BCCSSSSS # mapping memory address to dram model {dramid@<start bit>;<memory address map>}
-gpgpu_mem_addr_test                    0 # run sweep test to check address mapping for aliased address
-gpgpu_mem_address_mask                    1 # 0 = old addressing mask, 1 = new addressing mask, 2 = new add. mask + flipped bank sel and chip sel bits
-gpgpu_memory_partition_indexing                    4 # 0 = no indexing, 1 = bitwise xoring, 2 = IPoly, 3 = custom indexing
-gpgpu_perf_sim_memcpy                    1 # Fill the L2 cache on memcpy
-gpgpu_simple_dram_model                    0 # simple_dram_model with fixed latency and BW
-gpgpu_dram_scheduler                    1 # 0 = fifo, 1 = FR-FCFS (defaul)
-gpgpu_dram_partition_queues          64:64:64:64 # i2$:$2d:d2$:$2i
-l2_ideal                               0 # Use a ideal L2 cache that always hit
-gpgpu_cache:dl2     S:64:128:16,L:B:m:L:P,A:192:4,32:0,32 # unified banked L2 data cache config  {<sector?>:<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>:<set_index_fn>,<mshr>:<N>:<merge>,<mq>:<fifo_entry>,<data_port_width>
-gpgpu_cache:dl2_texture_only                    0 # L2 cache used for texture only
-gpgpu_n_mem_per_ctrlr                    1 # number of memory chips per memory controller
-gpgpu_memlatency_stat                   14 # track and display latency statistics 0x2 enables MC, 0x4 enables queue logs
-gpgpu_frfcfs_dram_sched_queue_size                   64 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_return_queue_size                  192 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_burst_length                    2 # Burst length of each DRAM request (default = 4 data bus cycle)
-dram_data_command_freq_ratio                    2 # Frequency ratio between DRAM data bus and command bus (default = 2 times, i.e. DDR)
-gpgpu_dram_timing_opt nbk=16:CCD=1:RRD=7:RCD=22:RAS=50:RP=22:RC=72:CL=22:WL=4:CDLR=5:WR=19:nbkgrp=4:CCDL=4:RTPL=7 # DRAM timing parameters = {nbk:tCCD:tRRD:tRCD:tRAS:tRP:tRC:CL:WL:tCDLR:tWR:nbkgrp:tCCDL:tRTPL}
-gpgpu_l2_rop_latency                  187 # ROP queue latency (default 85)
-dram_latency                         190 # DRAM latency (default 30)
-dram_dual_bus_interface                    1 # dual_bus_interface (default = 0) 
-dram_bnk_indexing_policy                    0 # dram_bnk_indexing_policy (0 = normal indexing, 1 = Xoring with the higher bits) (Default = 0)
-dram_bnkgrp_indexing_policy                    1 # dram_bnkgrp_indexing_policy (0 = take higher bits, 1 = take lower bits) (Default = 0)
-dram_seperate_write_queue_enable                    0 # Seperate_Write_Queue_Enable
-dram_write_queue_size             32:28:16 # Write_Queue_Size
-dram_elimnate_rw_turnaround                    0 # elimnate_rw_turnaround i.e set tWTR and tRTW = 0
-icnt_flit_size                        40 # icnt_flit_size
-SST_mode                               0 # SST mode
-gpgpu_n_mem                           16 # number of memory modules (e.g. memory controllers) in gpu
-HBM_gpgpu_n_mem                       16 # number of memory modules (e.g. memory controllers) in gpu
-HBM_dram_latency                     190 # DRAM latency (default 30)
-gpgpu_dram_scheduler                    1 # 0 = fifo, 1 = FR-FCFS (defaul)
-HBM_gpgpu_n_mem_per_ctrlr                    1 # number of memory chips per memory controller
-HBM_gpgpu_dram_buswidth                   16 # default = 4 bytes (8 bytes per cycle at DDR)
-gpgpu_dram_burst_length                    2 # Burst length of each DRAM request (default = 4 data bus cycle)
-HBM_gpgpu_dram_burst_length                    2 # Burst length of each DRAM request (default = 4 data bus cycle)
-HBM_dram_data_command_freq_ratio                    2 # Frequency ratio between DRAM data bus and command bus (default = 2 times, i.e. DDR)
-HBM_gpgpu_dram_timing_opt nbk=16:CCD=1:RRD=7:RCD=22:RAS=50:RP=22:RC=72:CL=22:WL=4:CDLR=5:WR=19:nbkgrp=4:CCDL=4:RTPL=7 # DRAM timing parameters = {nbk:tCCD:tRRD:tRCD:tRAS:tRP:tRC:CL:WL:tCDLR:tWR:nbkgrp:tCCDL:tRTPL}
-HBM_dram_dual_bus_interface                    1 # dual_bus_interface (default = 0) 
-HBM_dram_dual_bus_interface                    1 # dual_bus_interface (default = 0) 
-HBM_dram_bnk_indexing_policy                    0 # dram_bnk_indexing_policy (0 = normal indexing, 1 = Xoring with the higher bits) (Default = 0)
-HBM_dram_bnkgrp_indexing_policy                    1 # dram_bnkgrp_indexing_policy (0 = take higher bits, 1 = take lower bits) (Default = 0)
-HBM_gpgpu_n_sub_partition_per_mchannel                    2 # number of memory subpartition in each memory module
-gpgpu_mem_addr_mapping dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.RBBBCCCC.BCCSSSSS # mapping memory address to dram model {dramid@<start bit>;<memory address map>}
-gpgpu_mem_addr_test                    0 # run sweep test to check address mapping for aliased address
-gpgpu_mem_address_mask                    1 # 0 = old addressing mask, 1 = new addressing mask, 2 = new add. mask + flipped bank sel and chip sel bits
-gpgpu_memory_partition_indexing                    4 # 0 = no indexing, 1 = bitwise xoring, 2 = IPoly, 3 = custom indexing
-accelwattch_xml_file accelwattch_sass_sim.xml # AccelWattch XML file
-power_simulation_enabled                    0 # Turn on power simulator (1=On, 0=Off)
-power_per_cycle_dump                    0 # Dump detailed power output each cycle
-hw_perf_file_name            hw_perf.csv # Hardware Performance Statistics file
-hw_perf_bench_name                       # Kernel Name in Hardware Performance Statistics file
-power_simulation_mode                    0 # Switch performance counter input for power simulation (0=Sim, 1=HW, 2=HW-Sim Hybrid)
-dvfs_enabled                           0 # Turn on DVFS for power model
-aggregate_power_stats                    0 # Accumulate power across all kernels
-accelwattch_hybrid_perfsim_L1_RH                    0 # Get L1 Read Hits for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L1_RM                    0 # Get L1 Read Misses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L1_WH                    0 # Get L1 Write Hits for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L1_WM                    0 # Get L1 Write Misses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L2_RH                    0 # Get L2 Read Hits for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L2_RM                    0 # Get L2 Read Misses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L2_WH                    0 # Get L2 Write Hits for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L2_WM                    0 # Get L2 Write Misses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_CC_ACC                    0 # Get Constant Cache Acesses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_SHARED_ACC                    0 # Get Shared Memory Acesses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_DRAM_RD                    0 # Get DRAM Reads for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_DRAM_WR                    0 # Get DRAM Writes for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_NOC                    0 # Get Interconnect Acesses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_PIPE_DUTY                    0 # Get Pipeline Duty Cycle Acesses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_NUM_SM_IDLE                    0 # Get Number of Idle SMs for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_CYCLES                    0 # Get Executed Cycles for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_VOLTAGE                    0 # Get Chip Voltage for Accelwattch-Hybrid from Accel-Sim
-power_trace_enabled                    0 # produce a file for the power trace (1=On, 0=Off)
-power_trace_zlevel                     6 # Compression level of the power trace output log (0=no comp, 9=highest)
-steady_power_levels_enabled                    0 # produce a file for the steady power levels (1=On, 0=Off)
-steady_state_definition                  8:4 # allowed deviation:number of samples
-gpgpu_max_cycle                        0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_insn                         0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_cta                          0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_completed_cta                    0 # terminates gpu simulation early (0 = no limit)
-gpgpu_runtime_stat                   500 # display runtime statistics such as dram utilization {<freq>:<flag>}
-liveness_message_freq                    1 # Minimum number of seconds between simulation liveness messages (0 = always print)
-gpgpu_compute_capability_major                    8 # Major compute capability version number
-gpgpu_compute_capability_minor                    6 # Minor compute capability version number
-gpgpu_flush_l1_cache                    1 # Flush L1 cache at the end of each kernel call
-gpgpu_flush_l2_cache                    0 # Flush L2 cache at the end of each kernel call
-gpgpu_deadlock_detect                    1 # Stop the simulation at deadlock (1=on (default), 0=off)
-gpgpu_ptx_instruction_classification                    0 # if enabled will classify ptx instruction types per kernel (Max 255 kernels now)
-gpgpu_ptx_sim_mode                     0 # Select between Performance (default) or Functional simulation (1)
-gpgpu_clock_domains 1132:1132:1132:3500.5:1512 # Clock Domain Frequencies in MhZ {<Core Clock>:<ICNT Clock>:<L2 Clock>:<DRAM Clock>}
-gpgpu_max_concurrent_kernel                  128 # maximum kernels that can run concurrently on GPU, set this value according to max resident grids for your compute capability
-gpgpu_cflog_interval                    0 # Interval between each snapshot in control flow logger
-visualizer_enabled                     0 # Turn on visualizer output (1=On, 0=Off)
-visualizer_outputfile                 NULL # Specifies the output log file for visualizer
-visualizer_zlevel                      6 # Compression level of the visualizer output log (0=no comp, 9=highest)
-gpgpu_stack_size_limit                 1024 # GPU thread stack size
-gpgpu_heap_size_limit              8388608 # GPU malloc heap size 
-gpgpu_runtime_sync_depth_limit                    2 # GPU device runtime synchronize depth
-gpgpu_runtime_pending_launch_count_limit                 2048 # GPU device runtime pending launch count
-trace_enabled                          0 # Turn on traces
-trace_components                    none # comma seperated list of traces to enable. Complete list found in trace_streams.tup. Default none
-trace_sampling_core                    0 # The core which is printed using CORE_DPRINTF. Default 0
-trace_sampling_memory_partition                   -1 # The memory partition which is printed using MEMPART_DPRINTF. Default -1 (i.e. all)
-enable_ptx_file_line_stats                    1 # Turn on PTX source line statistic profiling. (1 = On)
-ptx_line_stats_filename gpgpu_inst_stats.txt # Output file for PTX source line statistics.
-gpgpu_kernel_launch_latency                 5000 # Kernel launch latency in cycles. Default: 0
-gpgpu_cdp_enabled                      0 # Turn on CDP
-gpgpu_TB_launch_latency                    0 # thread block launch latency in cycles. Default: 0
-trace               /root/Repos/shared/accel-sim-framework/hw_run/traces/device-0/12.8/nw-rodinia-2.0-ft/128_10___data_result_128_10_txt/traces/kernelslist.g # traces kernel filetraces kernel file directory
-trace_opcode_latency_initiation_int                  2,2 # Opcode latencies and initiation for integers in trace driven mode <latency,initiation>
-trace_opcode_latency_initiation_sp                  2,1 # Opcode latencies and initiation for sp in trace driven mode <latency,initiation>
-trace_opcode_latency_initiation_dp                64,64 # Opcode latencies and initiation for dp in trace driven mode <latency,initiation>
-trace_opcode_latency_initiation_sfu                 21,8 # Opcode latencies and initiation for sfu in trace driven mode <latency,initiation>
-trace_opcode_latency_initiation_tensor                32,32 # Opcode latencies and initiation for tensor in trace driven mode <latency,initiation>
-trace_opcode_latency_initiation_spec_op_1                  4,4 # specialized unit config <latency,initiation>
-trace_opcode_latency_initiation_spec_op_2                200,4 # specialized unit config <latency,initiation>
-trace_opcode_latency_initiation_spec_op_3                32,32 # specialized unit config <latency,initiation>
-trace_opcode_latency_initiation_spec_op_4                  4,1 # specialized unit config <latency,initiation>
-trace_opcode_latency_initiation_spec_op_5                  4,4 # specialized unit config <latency,initiation>
-trace_opcode_latency_initiation_spec_op_6                  4,4 # specialized unit config <latency,initiation>
-trace_opcode_latency_initiation_spec_op_7                  4,4 # specialized unit config <latency,initiation>
-trace_opcode_latency_initiation_spec_op_8                  4,4 # specialized unit config <latency,initiation>
setting max warps per shader = 48 
DRAM Timing Options:
nbk                                    16 # number of banks
CCD                                     4 # column to column delay
RRD                                    12 # minimal delay between activation of rows in different banks
RCD                                    24 # row to column delay
RAS                                    55 # time needed to activate row
RP                                     24 # time needed to precharge (deactivate) row
RC                                     78 # row cycle time
CDLR                                   10 # switching from write to read (changes tWTR)
WR                                     24 # last data-in to row precharge
CL                                     24 # CAS latency
WL                                      8 # Write latency
nbkgrp                                  4 # number of bank groups
CCDL                                    6 # column to column delay between accesses to different bank groups
RTPL                                    4 # read to precharge delay between accesses to different bank groups
Total number of memory sub partition = 32
addr_dec_mask[CHIP]  = 0000000000001f00 	high:13 low:8
addr_dec_mask[BK]    = 00000000000e0080 	high:20 low:7
addr_dec_mask[ROW]   = 00000001fff00000 	high:33 low:20
addr_dec_mask[COL]   = 000000000001e07f 	high:17 low:0
addr_dec_mask[BURST] = 000000000000001f 	high:5 low:0
sub_partition_id_mask = 0000000000000080
DRAM Timing Options:
nbk                                    16 # number of banks
CCD                                     1 # column to column delay
RRD                                     7 # minimal delay between activation of rows in different banks
RCD                                    22 # row to column delay
RAS                                    50 # time needed to activate row
RP                                     22 # time needed to precharge (deactivate) row
RC                                     72 # row cycle time
CDLR                                    5 # switching from write to read (changes tWTR)
WR                                     19 # last data-in to row precharge
CL                                     22 # CAS latency
WL                                      4 # Write latency
nbkgrp                                  4 # number of bank groups
CCDL                                    4 # column to column delay between accesses to different bank groups
RTPL                                    7 # read to precharge delay between accesses to different bank groups
Total number of memory sub partition = 32
addr_dec_mask[CHIP]  = 0000000000001f00 	high:13 low:8
addr_dec_mask[BK]    = 00000000000e0080 	high:20 low:7
addr_dec_mask[ROW]   = 00000001fff00000 	high:33 low:20
addr_dec_mask[COL]   = 000000000001e07f 	high:17 low:0
addr_dec_mask[BURST] = 000000000000001f 	high:5 low:0
sub_partition_id_mask = 0000000000000080
GPGPU-Sim uArch: clock freqs: 1132000000.000000:1132000000.000000:1132000000.000000:3500500000.000000:1512000000.000000
GPGPU-Sim uArch: clock periods: 0.00000000088339222615:0.00000000088339222615:0.00000000088339222615:0.00000000028567347522:0.00000000066137566138
gpgpu_sim end of init max shader per core: 48 
*** Initializing Memory Statistics ***
GPGPU-Sim uArch: performance model initialization complete.
launching memcpy command : MemcpyHtoD,0x00007f3d0ae00000,66564
launching memcpy command : MemcpyHtoD,0x00007f3d0ae10600,66564
Processing kernel /root/Repos/shared/accel-sim-framework/hw_run/traces/device-0/12.8/nw-rodinia-2.0-ft/128_10___data_result_128_10_txt/traces/kernel-1-ctx_0x55953fa72040.traceg.xz
-kernel name = _Z20needle_cuda_shared_1PiS_S_iiii
-kernel id = 1
-grid dim = (1,1,1)
-block dim = (16,1,1)
-shmem = 2180
-nregs = 40
-binary version = 86
-cuda stream id = 0
-shmem base_addr = 0x00007f3d29000000
-local mem base_addr = 0x00007f3d27000000
-nvbit version = 1.7.6
-accelsim tracer version = 5
-enable lineinfo = 0
Header info loaded for kernel command : /root/Repos/shared/accel-sim-framework/hw_run/traces/device-0/12.8/nw-rodinia-2.0-ft/128_10___data_result_128_10_txt/traces/kernel-1-ctx_0x55953fa72040.traceg.xz
launching kernel name: _Z20needle_cuda_shared_1PiS_S_iiii uid: 1 cuda_stream_id: 0
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z20needle_cuda_shared_1PiS_S_iiii'
GPGPU-Sim uArch: CTA/core = 32, limited by: cta_limit
GPGPU-Sim: Reconfigure L1 cache to 120KB
thread block = 0,0,0
Destroy streams for kernel 1: size 0
kernel_name = _Z20needle_cuda_shared_1PiS_S_iiii 
kernel_launch_uid = 1 
kernel_stream_id = 0
gpu_sim_cycle = 9354
gpu_sim_insn = 7395
gpu_ipc =       0.7906
gpu_tot_sim_cycle = 9354
gpu_tot_sim_insn = 7395
gpu_tot_ipc =       0.7906
gpu_tot_issued_cta = 1
gpu_occupancy = 2.0833% 
gpu_tot_occupancy = 2.0833% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.0119
partiton_level_parallism_total  =       0.0119
partiton_level_parallism_util =       1.0000
partiton_level_parallism_util_total  =       1.0000
L2_BW  =       0.4299 GB/Sec
L2_BW_total  =       0.4299 GB/Sec
gpu_total_sim_rate=7395

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[28]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[29]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[30]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[31]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[32]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[33]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[34]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[35]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[36]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[37]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[38]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[39]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[40]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[41]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[42]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[43]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[44]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[45]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 112
	L1D_total_cache_misses = 97
	L1D_total_cache_miss_rate = 0.8661
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.003
	L1D_cache_fill_port_util = 0.015
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 34
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 31
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 14
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 31
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 66
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 46

Total_core_cache_fail_stats:
ctas_completed 1, Shader 0 warp_id issue ditsribution:
warp_id:
0, 
distro:
661, 
gpgpu_n_tot_thrd_icount = 21152
gpgpu_n_tot_w_icount = 661
gpgpu_n_stall_shd_mem = 433
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 65
gpgpu_n_mem_write_global = 46
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 289
gpgpu_n_store_insn = 256
gpgpu_n_shmem_insn = 1825
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 420
gpgpu_n_l1cache_bkconflict = 13
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 420
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 13
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:4	W0_Idle:13303	W0_Scoreboard:3445	W1:29	W2:26	W3:26	W4:26	W5:26	W6:26	W7:26	W8:26	W9:26	W10:26	W11:26	W12:26	W13:26	W14:26	W15:26	W16:267	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:0
single_issue_nums: WS0:661	WS1:0	WS2:0	WS3:0	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 520 {8:65,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 1840 {40:46,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 2600 {40:65,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 368 {8:46,}
maxmflatency = 504 
max_icnt2mem_latency = 49 
maxmrqlatency = 5 
max_icnt2sh_latency = 3 
averagemflatency = 468 
avg_icnt2mem_latency = 74 
avg_mrq_latency = 1 
avg_icnt2sh_latency = 3 
mrq_lat_table:40 	0 	25 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	46 	65 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	111 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	111 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	0 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:      5535         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:      5604         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:      6159         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:      5618         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:      6162         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:      5590         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:      5633         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:      6163         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:      6167         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:      5625         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:      5597         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:      6171         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:      6097         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:      5498         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:      5485         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:      5491         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:      5505         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:      5547         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:      6105      5581         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:      5578         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:      6093         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:      6101         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:      6104         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:      5519         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:  3.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:  2.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]:  3.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]:  1.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[8]:  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[9]:  5.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[10]:  1.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[11]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[12]:  2.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[13]:  3.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[14]:  3.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[15]:  1.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[16]:  1.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[17]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[18]:  6.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[19]:  3.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[20]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[21]:  7.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[22]:  3.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[23]:  3.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[24]:  2.000000  1.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[25]:  2.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[26]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[27]:  1.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[28]:  1.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[29]:  1.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[30]:  2.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[31]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 65/25 = 2.600000
number of bytes read:
dram[0]:        96         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:       128         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:        96         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:        32         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:       128         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:       160         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:        32         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:        96         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:        96         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:        32         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:        32         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:       192         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:        96         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:       224         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:        96         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:        96         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:        64        32         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:        32         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:        32         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:        32         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total bytes read: 2080
Bmin_bank_accesses = 0!
min_chip_accesses = 0!
number of bytes accessed:
dram[0]:        96         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:       128         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:        96         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:        32         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:       128         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:       160         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:        32         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:        96         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:        96         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:        32         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:        32         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:       192         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:        96         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:       224         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:        96         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:        96         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:        64        32         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:        32         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:        32         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:        32         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram bytes accesed = 2080
min_bank_accesses = 0!
min_chip_accesses = 0!
number of bytes written:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:         15    none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:         19    none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:         37    none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[6]:         15    none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[7]:         37    none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[8]:         21    none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[9]:         15    none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[10]:         37    none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[11]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[12]:         37    none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[13]:         15    none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[14]:         15    none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[15]:         37    none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[16]:         35    none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[17]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[18]:         13    none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[19]:         13    none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[20]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[21]:         16    none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[22]:         13    none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[23]:         13    none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[24]:         35        13    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[25]:         13    none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[26]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[27]:         28    none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[28]:         28    none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[29]:         35    none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[30]:         13    none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[31]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        501         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[1]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[3]:        504         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:        502         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[5]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[6]:        504         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[7]:        502         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[8]:        504         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[9]:        503         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[10]:        502         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[11]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[12]:        503         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[13]:        504         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[14]:        504         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[15]:        503         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[16]:        437         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[17]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[18]:        438         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[19]:        438         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[20]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[21]:        438       238         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[22]:        439         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[23]:        438         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[24]:        438       436         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[25]:        439         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[26]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[27]:        436         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[28]:        437         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[29]:        438         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[30]:        437         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[31]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=41416 n_nop=41412 n_act=1 n_pre=0 n_ref_event=0 n_req=3 n_rd=3 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002897
n_activity=106 dram_eff=0.1132
bk0: 3a 41390i bk1: 0a 41416i bk2: 0a 41416i bk3: 0a 41416i bk4: 0a 41416i bk5: 0a 41416i bk6: 0a 41416i bk7: 0a 41416i bk8: 0a 41416i bk9: 0a 41416i bk10: 0a 41416i bk11: 0a 41416i bk12: 0a 41416i bk13: 0a 41416i bk14: 0a 41416i bk15: 0a 41416i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.666667
Row_Buffer_Locality_read = 0.666667
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000290 
total_CMD = 41416 
util_bw = 12 
Wasted_Col = 26 
Wasted_Row = 0 
Idle = 41378 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 2 
rwq = 0 
CCDLc_limit_alone = 2 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 41416 
n_nop = 41412 
Read = 3 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 1 
n_pre = 0 
n_ref = 0 
n_req = 3 
total_req = 3 

Dual Bus Interface Util: 
issued_total_row = 1 
issued_total_col = 3 
Row_Bus_Util =  0.000024 
CoL_Bus_Util = 0.000072 
Either_Row_CoL_Bus_Util = 0.000097 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=41416 n_nop=41416 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 41416i bk1: 0a 41416i bk2: 0a 41416i bk3: 0a 41416i bk4: 0a 41416i bk5: 0a 41416i bk6: 0a 41416i bk7: 0a 41416i bk8: 0a 41416i bk9: 0a 41416i bk10: 0a 41416i bk11: 0a 41416i bk12: 0a 41416i bk13: 0a 41416i bk14: 0a 41416i bk15: 0a 41416i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 41416 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 41416 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 41416 
n_nop = 41416 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=41416 n_nop=41416 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 41416i bk1: 0a 41416i bk2: 0a 41416i bk3: 0a 41416i bk4: 0a 41416i bk5: 0a 41416i bk6: 0a 41416i bk7: 0a 41416i bk8: 0a 41416i bk9: 0a 41416i bk10: 0a 41416i bk11: 0a 41416i bk12: 0a 41416i bk13: 0a 41416i bk14: 0a 41416i bk15: 0a 41416i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 41416 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 41416 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 41416 
n_nop = 41416 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=41416 n_nop=41411 n_act=1 n_pre=0 n_ref_event=0 n_req=4 n_rd=4 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0003863
n_activity=100 dram_eff=0.16
bk0: 4a 41382i bk1: 0a 41416i bk2: 0a 41416i bk3: 0a 41416i bk4: 0a 41416i bk5: 0a 41416i bk6: 0a 41416i bk7: 0a 41416i bk8: 0a 41416i bk9: 0a 41416i bk10: 0a 41416i bk11: 0a 41416i bk12: 0a 41416i bk13: 0a 41416i bk14: 0a 41416i bk15: 0a 41416i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000386 
total_CMD = 41416 
util_bw = 16 
Wasted_Col = 28 
Wasted_Row = 0 
Idle = 41372 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 4 
rwq = 0 
CCDLc_limit_alone = 4 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 41416 
n_nop = 41411 
Read = 4 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 1 
n_pre = 0 
n_ref = 0 
n_req = 4 
total_req = 4 

Dual Bus Interface Util: 
issued_total_row = 1 
issued_total_col = 4 
Row_Bus_Util =  0.000024 
CoL_Bus_Util = 0.000097 
Either_Row_CoL_Bus_Util = 0.000121 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001014 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.0010141
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=41416 n_nop=41413 n_act=1 n_pre=0 n_ref_event=0 n_req=2 n_rd=2 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001932
n_activity=78 dram_eff=0.1026
bk0: 2a 41387i bk1: 0a 41416i bk2: 0a 41416i bk3: 0a 41416i bk4: 0a 41416i bk5: 0a 41416i bk6: 0a 41416i bk7: 0a 41416i bk8: 0a 41416i bk9: 0a 41416i bk10: 0a 41416i bk11: 0a 41416i bk12: 0a 41416i bk13: 0a 41416i bk14: 0a 41416i bk15: 0a 41416i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.500000
Row_Buffer_Locality_read = 0.500000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000193 
total_CMD = 41416 
util_bw = 8 
Wasted_Col = 26 
Wasted_Row = 0 
Idle = 41382 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 2 
rwq = 0 
CCDLc_limit_alone = 2 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 41416 
n_nop = 41413 
Read = 2 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 1 
n_pre = 0 
n_ref = 0 
n_req = 2 
total_req = 2 

Dual Bus Interface Util: 
issued_total_row = 1 
issued_total_col = 2 
Row_Bus_Util =  0.000024 
CoL_Bus_Util = 0.000048 
Either_Row_CoL_Bus_Util = 0.000072 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000097 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=9.6581e-05
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=41416 n_nop=41416 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 41416i bk1: 0a 41416i bk2: 0a 41416i bk3: 0a 41416i bk4: 0a 41416i bk5: 0a 41416i bk6: 0a 41416i bk7: 0a 41416i bk8: 0a 41416i bk9: 0a 41416i bk10: 0a 41416i bk11: 0a 41416i bk12: 0a 41416i bk13: 0a 41416i bk14: 0a 41416i bk15: 0a 41416i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 41416 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 41416 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 41416 
n_nop = 41416 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=41416 n_nop=41412 n_act=1 n_pre=0 n_ref_event=0 n_req=3 n_rd=3 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002897
n_activity=78 dram_eff=0.1538
bk0: 3a 41382i bk1: 0a 41416i bk2: 0a 41416i bk3: 0a 41416i bk4: 0a 41416i bk5: 0a 41416i bk6: 0a 41416i bk7: 0a 41416i bk8: 0a 41416i bk9: 0a 41416i bk10: 0a 41416i bk11: 0a 41416i bk12: 0a 41416i bk13: 0a 41416i bk14: 0a 41416i bk15: 0a 41416i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.666667
Row_Buffer_Locality_read = 0.666667
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000290 
total_CMD = 41416 
util_bw = 12 
Wasted_Col = 28 
Wasted_Row = 0 
Idle = 41376 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 4 
rwq = 0 
CCDLc_limit_alone = 4 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 41416 
n_nop = 41412 
Read = 3 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 1 
n_pre = 0 
n_ref = 0 
n_req = 3 
total_req = 3 

Dual Bus Interface Util: 
issued_total_row = 1 
issued_total_col = 3 
Row_Bus_Util =  0.000024 
CoL_Bus_Util = 0.000072 
Either_Row_CoL_Bus_Util = 0.000097 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001038 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00103825
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=41416 n_nop=41414 n_act=1 n_pre=0 n_ref_event=0 n_req=1 n_rd=1 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=9.658e-05
n_activity=78 dram_eff=0.05128
bk0: 1a 41392i bk1: 0a 41416i bk2: 0a 41416i bk3: 0a 41416i bk4: 0a 41416i bk5: 0a 41416i bk6: 0a 41416i bk7: 0a 41416i bk8: 0a 41416i bk9: 0a 41416i bk10: 0a 41416i bk11: 0a 41416i bk12: 0a 41416i bk13: 0a 41416i bk14: 0a 41416i bk15: 0a 41416i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.000000
Row_Buffer_Locality_read = 0.000000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000097 
total_CMD = 41416 
util_bw = 4 
Wasted_Col = 24 
Wasted_Row = 0 
Idle = 41388 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 41416 
n_nop = 41414 
Read = 1 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 1 
n_pre = 0 
n_ref = 0 
n_req = 1 
total_req = 1 

Dual Bus Interface Util: 
issued_total_row = 1 
issued_total_col = 1 
Row_Bus_Util =  0.000024 
CoL_Bus_Util = 0.000024 
Either_Row_CoL_Bus_Util = 0.000048 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=41416 n_nop=41411 n_act=1 n_pre=0 n_ref_event=0 n_req=4 n_rd=4 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0003863
n_activity=100 dram_eff=0.16
bk0: 4a 41382i bk1: 0a 41416i bk2: 0a 41416i bk3: 0a 41416i bk4: 0a 41416i bk5: 0a 41416i bk6: 0a 41416i bk7: 0a 41416i bk8: 0a 41416i bk9: 0a 41416i bk10: 0a 41416i bk11: 0a 41416i bk12: 0a 41416i bk13: 0a 41416i bk14: 0a 41416i bk15: 0a 41416i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000386 
total_CMD = 41416 
util_bw = 16 
Wasted_Col = 28 
Wasted_Row = 0 
Idle = 41372 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 4 
rwq = 0 
CCDLc_limit_alone = 4 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 41416 
n_nop = 41411 
Read = 4 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 1 
n_pre = 0 
n_ref = 0 
n_req = 4 
total_req = 4 

Dual Bus Interface Util: 
issued_total_row = 1 
issued_total_col = 4 
Row_Bus_Util =  0.000024 
CoL_Bus_Util = 0.000097 
Either_Row_CoL_Bus_Util = 0.000121 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001014 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.0010141
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=41416 n_nop=41410 n_act=1 n_pre=0 n_ref_event=0 n_req=5 n_rd=5 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0004829
n_activity=86 dram_eff=0.2326
bk0: 5a 41381i bk1: 0a 41416i bk2: 0a 41416i bk3: 0a 41416i bk4: 0a 41416i bk5: 0a 41416i bk6: 0a 41416i bk7: 0a 41416i bk8: 0a 41416i bk9: 0a 41416i bk10: 0a 41416i bk11: 0a 41416i bk12: 0a 41416i bk13: 0a 41416i bk14: 0a 41416i bk15: 0a 41416i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.800000
Row_Buffer_Locality_read = 0.800000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000483 
total_CMD = 41416 
util_bw = 20 
Wasted_Col = 29 
Wasted_Row = 0 
Idle = 41367 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 5 
rwq = 0 
CCDLc_limit_alone = 5 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 41416 
n_nop = 41410 
Read = 5 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 1 
n_pre = 0 
n_ref = 0 
n_req = 5 
total_req = 5 

Dual Bus Interface Util: 
issued_total_row = 1 
issued_total_col = 5 
Row_Bus_Util =  0.000024 
CoL_Bus_Util = 0.000121 
Either_Row_CoL_Bus_Util = 0.000145 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000990 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000989956
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=41416 n_nop=41414 n_act=1 n_pre=0 n_ref_event=0 n_req=1 n_rd=1 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=9.658e-05
n_activity=78 dram_eff=0.05128
bk0: 1a 41392i bk1: 0a 41416i bk2: 0a 41416i bk3: 0a 41416i bk4: 0a 41416i bk5: 0a 41416i bk6: 0a 41416i bk7: 0a 41416i bk8: 0a 41416i bk9: 0a 41416i bk10: 0a 41416i bk11: 0a 41416i bk12: 0a 41416i bk13: 0a 41416i bk14: 0a 41416i bk15: 0a 41416i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.000000
Row_Buffer_Locality_read = 0.000000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000097 
total_CMD = 41416 
util_bw = 4 
Wasted_Col = 24 
Wasted_Row = 0 
Idle = 41388 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 41416 
n_nop = 41414 
Read = 1 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 1 
n_pre = 0 
n_ref = 0 
n_req = 1 
total_req = 1 

Dual Bus Interface Util: 
issued_total_row = 1 
issued_total_col = 1 
Row_Bus_Util =  0.000024 
CoL_Bus_Util = 0.000024 
Either_Row_CoL_Bus_Util = 0.000048 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=41416 n_nop=41416 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 41416i bk1: 0a 41416i bk2: 0a 41416i bk3: 0a 41416i bk4: 0a 41416i bk5: 0a 41416i bk6: 0a 41416i bk7: 0a 41416i bk8: 0a 41416i bk9: 0a 41416i bk10: 0a 41416i bk11: 0a 41416i bk12: 0a 41416i bk13: 0a 41416i bk14: 0a 41416i bk15: 0a 41416i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 41416 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 41416 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 41416 
n_nop = 41416 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=41416 n_nop=41413 n_act=1 n_pre=0 n_ref_event=0 n_req=2 n_rd=2 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001932
n_activity=78 dram_eff=0.1026
bk0: 2a 41387i bk1: 0a 41416i bk2: 0a 41416i bk3: 0a 41416i bk4: 0a 41416i bk5: 0a 41416i bk6: 0a 41416i bk7: 0a 41416i bk8: 0a 41416i bk9: 0a 41416i bk10: 0a 41416i bk11: 0a 41416i bk12: 0a 41416i bk13: 0a 41416i bk14: 0a 41416i bk15: 0a 41416i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.500000
Row_Buffer_Locality_read = 0.500000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000193 
total_CMD = 41416 
util_bw = 8 
Wasted_Col = 26 
Wasted_Row = 0 
Idle = 41382 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 2 
rwq = 0 
CCDLc_limit_alone = 2 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 41416 
n_nop = 41413 
Read = 2 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 1 
n_pre = 0 
n_ref = 0 
n_req = 2 
total_req = 2 

Dual Bus Interface Util: 
issued_total_row = 1 
issued_total_col = 2 
Row_Bus_Util =  0.000024 
CoL_Bus_Util = 0.000048 
Either_Row_CoL_Bus_Util = 0.000072 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000072 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=7.24358e-05
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=41416 n_nop=41412 n_act=1 n_pre=0 n_ref_event=0 n_req=3 n_rd=3 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002897
n_activity=78 dram_eff=0.1538
bk0: 3a 41382i bk1: 0a 41416i bk2: 0a 41416i bk3: 0a 41416i bk4: 0a 41416i bk5: 0a 41416i bk6: 0a 41416i bk7: 0a 41416i bk8: 0a 41416i bk9: 0a 41416i bk10: 0a 41416i bk11: 0a 41416i bk12: 0a 41416i bk13: 0a 41416i bk14: 0a 41416i bk15: 0a 41416i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.666667
Row_Buffer_Locality_read = 0.666667
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000290 
total_CMD = 41416 
util_bw = 12 
Wasted_Col = 28 
Wasted_Row = 0 
Idle = 41376 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 4 
rwq = 0 
CCDLc_limit_alone = 4 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 41416 
n_nop = 41412 
Read = 3 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 1 
n_pre = 0 
n_ref = 0 
n_req = 3 
total_req = 3 

Dual Bus Interface Util: 
issued_total_row = 1 
issued_total_col = 3 
Row_Bus_Util =  0.000024 
CoL_Bus_Util = 0.000072 
Either_Row_CoL_Bus_Util = 0.000097 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001014 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.0010141
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=41416 n_nop=41412 n_act=1 n_pre=0 n_ref_event=0 n_req=3 n_rd=3 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002897
n_activity=78 dram_eff=0.1538
bk0: 3a 41382i bk1: 0a 41416i bk2: 0a 41416i bk3: 0a 41416i bk4: 0a 41416i bk5: 0a 41416i bk6: 0a 41416i bk7: 0a 41416i bk8: 0a 41416i bk9: 0a 41416i bk10: 0a 41416i bk11: 0a 41416i bk12: 0a 41416i bk13: 0a 41416i bk14: 0a 41416i bk15: 0a 41416i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.666667
Row_Buffer_Locality_read = 0.666667
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000290 
total_CMD = 41416 
util_bw = 12 
Wasted_Col = 28 
Wasted_Row = 0 
Idle = 41376 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 4 
rwq = 0 
CCDLc_limit_alone = 4 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 41416 
n_nop = 41412 
Read = 3 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 1 
n_pre = 0 
n_ref = 0 
n_req = 3 
total_req = 3 

Dual Bus Interface Util: 
issued_total_row = 1 
issued_total_col = 3 
Row_Bus_Util =  0.000024 
CoL_Bus_Util = 0.000072 
Either_Row_CoL_Bus_Util = 0.000097 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001038 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00103825
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=41416 n_nop=41414 n_act=1 n_pre=0 n_ref_event=0 n_req=1 n_rd=1 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=9.658e-05
n_activity=78 dram_eff=0.05128
bk0: 1a 41392i bk1: 0a 41416i bk2: 0a 41416i bk3: 0a 41416i bk4: 0a 41416i bk5: 0a 41416i bk6: 0a 41416i bk7: 0a 41416i bk8: 0a 41416i bk9: 0a 41416i bk10: 0a 41416i bk11: 0a 41416i bk12: 0a 41416i bk13: 0a 41416i bk14: 0a 41416i bk15: 0a 41416i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.000000
Row_Buffer_Locality_read = 0.000000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000097 
total_CMD = 41416 
util_bw = 4 
Wasted_Col = 24 
Wasted_Row = 0 
Idle = 41388 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 41416 
n_nop = 41414 
Read = 1 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 1 
n_pre = 0 
n_ref = 0 
n_req = 1 
total_req = 1 

Dual Bus Interface Util: 
issued_total_row = 1 
issued_total_col = 1 
Row_Bus_Util =  0.000024 
CoL_Bus_Util = 0.000024 
Either_Row_CoL_Bus_Util = 0.000048 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 16: 
Cache L2_bank_032:
MSHR contents

Cache L2_bank_033:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[16]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=41416 n_nop=41414 n_act=1 n_pre=0 n_ref_event=0 n_req=1 n_rd=1 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=2.415e-05
n_activity=72 dram_eff=0.01389
bk0: 1a 41394i bk1: 0a 41416i bk2: 0a 41416i bk3: 0a 41416i bk4: 0a 41416i bk5: 0a 41416i bk6: 0a 41416i bk7: 0a 41416i bk8: 0a 41416i bk9: 0a 41416i bk10: 0a 41416i bk11: 0a 41416i bk12: 0a 41416i bk13: 0a 41416i bk14: 0a 41416i bk15: 0a 41416i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.000000
Row_Buffer_Locality_read = 0.000000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000024 
total_CMD = 41416 
util_bw = 1 
Wasted_Col = 22 
Wasted_Row = 0 
Idle = 41393 

BW Util Bottlenecks: 
RCDc_limit = 22 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 41416 
n_nop = 41414 
Read = 1 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 1 
n_pre = 0 
n_ref = 0 
n_req = 1 
total_req = 1 

Dual Bus Interface Util: 
issued_total_row = 1 
issued_total_col = 1 
Row_Bus_Util =  0.000024 
CoL_Bus_Util = 0.000024 
Either_Row_CoL_Bus_Util = 0.000048 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 17: 
Cache L2_bank_034:
MSHR contents

Cache L2_bank_035:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[17]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=41416 n_nop=41416 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 41416i bk1: 0a 41416i bk2: 0a 41416i bk3: 0a 41416i bk4: 0a 41416i bk5: 0a 41416i bk6: 0a 41416i bk7: 0a 41416i bk8: 0a 41416i bk9: 0a 41416i bk10: 0a 41416i bk11: 0a 41416i bk12: 0a 41416i bk13: 0a 41416i bk14: 0a 41416i bk15: 0a 41416i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 41416 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 41416 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 41416 
n_nop = 41416 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 18: 
Cache L2_bank_036:
MSHR contents

Cache L2_bank_037:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[18]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=41416 n_nop=41409 n_act=1 n_pre=0 n_ref_event=0 n_req=6 n_rd=6 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001449
n_activity=101 dram_eff=0.05941
bk0: 6a 41388i bk1: 0a 41416i bk2: 0a 41416i bk3: 0a 41416i bk4: 0a 41416i bk5: 0a 41416i bk6: 0a 41416i bk7: 0a 41416i bk8: 0a 41416i bk9: 0a 41416i bk10: 0a 41416i bk11: 0a 41416i bk12: 0a 41416i bk13: 0a 41416i bk14: 0a 41416i bk15: 0a 41416i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.833333
Row_Buffer_Locality_read = 0.833333
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000145 
total_CMD = 41416 
util_bw = 6 
Wasted_Col = 28 
Wasted_Row = 0 
Idle = 41382 

BW Util Bottlenecks: 
RCDc_limit = 22 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 41416 
n_nop = 41409 
Read = 6 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 1 
n_pre = 0 
n_ref = 0 
n_req = 6 
total_req = 6 

Dual Bus Interface Util: 
issued_total_row = 1 
issued_total_col = 6 
Row_Bus_Util =  0.000024 
CoL_Bus_Util = 0.000145 
Either_Row_CoL_Bus_Util = 0.000169 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000918 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00091752
Memory Partition 19: 
Cache L2_bank_038:
MSHR contents

Cache L2_bank_039:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[19]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=41416 n_nop=41412 n_act=1 n_pre=0 n_ref_event=0 n_req=3 n_rd=3 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=7.244e-05
n_activity=72 dram_eff=0.04167
bk0: 3a 41388i bk1: 0a 41416i bk2: 0a 41416i bk3: 0a 41416i bk4: 0a 41416i bk5: 0a 41416i bk6: 0a 41416i bk7: 0a 41416i bk8: 0a 41416i bk9: 0a 41416i bk10: 0a 41416i bk11: 0a 41416i bk12: 0a 41416i bk13: 0a 41416i bk14: 0a 41416i bk15: 0a 41416i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.666667
Row_Buffer_Locality_read = 0.666667
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000072 
total_CMD = 41416 
util_bw = 3 
Wasted_Col = 28 
Wasted_Row = 0 
Idle = 41385 

BW Util Bottlenecks: 
RCDc_limit = 22 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 41416 
n_nop = 41412 
Read = 3 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 1 
n_pre = 0 
n_ref = 0 
n_req = 3 
total_req = 3 

Dual Bus Interface Util: 
issued_total_row = 1 
issued_total_col = 3 
Row_Bus_Util =  0.000024 
CoL_Bus_Util = 0.000072 
Either_Row_CoL_Bus_Util = 0.000097 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000869 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000869229
Memory Partition 20: 
Cache L2_bank_040:
MSHR contents

Cache L2_bank_041:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[20]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=41416 n_nop=41416 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 41416i bk1: 0a 41416i bk2: 0a 41416i bk3: 0a 41416i bk4: 0a 41416i bk5: 0a 41416i bk6: 0a 41416i bk7: 0a 41416i bk8: 0a 41416i bk9: 0a 41416i bk10: 0a 41416i bk11: 0a 41416i bk12: 0a 41416i bk13: 0a 41416i bk14: 0a 41416i bk15: 0a 41416i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 41416 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 41416 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 41416 
n_nop = 41416 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 21: 
Cache L2_bank_042:
MSHR contents

Cache L2_bank_043:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[21]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=41416 n_nop=41408 n_act=1 n_pre=0 n_ref_event=0 n_req=7 n_rd=7 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.000169
n_activity=123 dram_eff=0.05691
bk0: 7a 41388i bk1: 0a 41416i bk2: 0a 41416i bk3: 0a 41416i bk4: 0a 41416i bk5: 0a 41416i bk6: 0a 41416i bk7: 0a 41416i bk8: 0a 41416i bk9: 0a 41416i bk10: 0a 41416i bk11: 0a 41416i bk12: 0a 41416i bk13: 0a 41416i bk14: 0a 41416i bk15: 0a 41416i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.857143
Row_Buffer_Locality_read = 0.857143
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000169 
total_CMD = 41416 
util_bw = 7 
Wasted_Col = 28 
Wasted_Row = 0 
Idle = 41381 

BW Util Bottlenecks: 
RCDc_limit = 22 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 41416 
n_nop = 41408 
Read = 7 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 1 
n_pre = 0 
n_ref = 0 
n_req = 7 
total_req = 7 

Dual Bus Interface Util: 
issued_total_row = 1 
issued_total_col = 7 
Row_Bus_Util =  0.000024 
CoL_Bus_Util = 0.000169 
Either_Row_CoL_Bus_Util = 0.000193 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000869 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000869229
Memory Partition 22: 
Cache L2_bank_044:
MSHR contents

Cache L2_bank_045:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[22]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=41416 n_nop=41412 n_act=1 n_pre=0 n_ref_event=0 n_req=3 n_rd=3 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=7.244e-05
n_activity=72 dram_eff=0.04167
bk0: 3a 41388i bk1: 0a 41416i bk2: 0a 41416i bk3: 0a 41416i bk4: 0a 41416i bk5: 0a 41416i bk6: 0a 41416i bk7: 0a 41416i bk8: 0a 41416i bk9: 0a 41416i bk10: 0a 41416i bk11: 0a 41416i bk12: 0a 41416i bk13: 0a 41416i bk14: 0a 41416i bk15: 0a 41416i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.666667
Row_Buffer_Locality_read = 0.666667
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000072 
total_CMD = 41416 
util_bw = 3 
Wasted_Col = 28 
Wasted_Row = 0 
Idle = 41385 

BW Util Bottlenecks: 
RCDc_limit = 22 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 41416 
n_nop = 41412 
Read = 3 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 1 
n_pre = 0 
n_ref = 0 
n_req = 3 
total_req = 3 

Dual Bus Interface Util: 
issued_total_row = 1 
issued_total_col = 3 
Row_Bus_Util =  0.000024 
CoL_Bus_Util = 0.000072 
Either_Row_CoL_Bus_Util = 0.000097 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000893 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000893375
Memory Partition 23: 
Cache L2_bank_046:
MSHR contents

Cache L2_bank_047:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[23]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=41416 n_nop=41412 n_act=1 n_pre=0 n_ref_event=0 n_req=3 n_rd=3 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=7.244e-05
n_activity=72 dram_eff=0.04167
bk0: 3a 41388i bk1: 0a 41416i bk2: 0a 41416i bk3: 0a 41416i bk4: 0a 41416i bk5: 0a 41416i bk6: 0a 41416i bk7: 0a 41416i bk8: 0a 41416i bk9: 0a 41416i bk10: 0a 41416i bk11: 0a 41416i bk12: 0a 41416i bk13: 0a 41416i bk14: 0a 41416i bk15: 0a 41416i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.666667
Row_Buffer_Locality_read = 0.666667
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000072 
total_CMD = 41416 
util_bw = 3 
Wasted_Col = 28 
Wasted_Row = 0 
Idle = 41385 

BW Util Bottlenecks: 
RCDc_limit = 22 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 41416 
n_nop = 41412 
Read = 3 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 1 
n_pre = 0 
n_ref = 0 
n_req = 3 
total_req = 3 

Dual Bus Interface Util: 
issued_total_row = 1 
issued_total_col = 3 
Row_Bus_Util =  0.000024 
CoL_Bus_Util = 0.000072 
Either_Row_CoL_Bus_Util = 0.000097 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000821 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000820939
Memory Partition 24: 
Cache L2_bank_048:
MSHR contents

Cache L2_bank_049:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[24]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=41416 n_nop=41411 n_act=2 n_pre=0 n_ref_event=0 n_req=3 n_rd=3 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=7.244e-05
n_activity=144 dram_eff=0.02083
bk0: 2a 41391i bk1: 1a 41394i bk2: 0a 41416i bk3: 0a 41416i bk4: 0a 41416i bk5: 0a 41416i bk6: 0a 41416i bk7: 0a 41416i bk8: 0a 41416i bk9: 0a 41416i bk10: 0a 41416i bk11: 0a 41416i bk12: 0a 41416i bk13: 0a 41416i bk14: 0a 41416i bk15: 0a 41416i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.333333
Row_Buffer_Locality_read = 0.333333
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000072 
total_CMD = 41416 
util_bw = 3 
Wasted_Col = 47 
Wasted_Row = 0 
Idle = 41366 

BW Util Bottlenecks: 
RCDc_limit = 44 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 3 
rwq = 0 
CCDLc_limit_alone = 3 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 41416 
n_nop = 41411 
Read = 3 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 3 
total_req = 3 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 3 
Row_Bus_Util =  0.000048 
CoL_Bus_Util = 0.000072 
Either_Row_CoL_Bus_Util = 0.000121 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000459 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.00045876
Memory Partition 25: 
Cache L2_bank_050:
MSHR contents

Cache L2_bank_051:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[25]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=41416 n_nop=41413 n_act=1 n_pre=0 n_ref_event=0 n_req=2 n_rd=2 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=4.829e-05
n_activity=72 dram_eff=0.02778
bk0: 2a 41391i bk1: 0a 41416i bk2: 0a 41416i bk3: 0a 41416i bk4: 0a 41416i bk5: 0a 41416i bk6: 0a 41416i bk7: 0a 41416i bk8: 0a 41416i bk9: 0a 41416i bk10: 0a 41416i bk11: 0a 41416i bk12: 0a 41416i bk13: 0a 41416i bk14: 0a 41416i bk15: 0a 41416i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.500000
Row_Buffer_Locality_read = 0.500000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000048 
total_CMD = 41416 
util_bw = 2 
Wasted_Col = 25 
Wasted_Row = 0 
Idle = 41389 

BW Util Bottlenecks: 
RCDc_limit = 22 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 3 
rwq = 0 
CCDLc_limit_alone = 3 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 41416 
n_nop = 41413 
Read = 2 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 1 
n_pre = 0 
n_ref = 0 
n_req = 2 
total_req = 2 

Dual Bus Interface Util: 
issued_total_row = 1 
issued_total_col = 2 
Row_Bus_Util =  0.000024 
CoL_Bus_Util = 0.000048 
Either_Row_CoL_Bus_Util = 0.000072 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000459 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.00045876
Memory Partition 26: 
Cache L2_bank_052:
MSHR contents

Cache L2_bank_053:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[26]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=41416 n_nop=41416 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 41416i bk1: 0a 41416i bk2: 0a 41416i bk3: 0a 41416i bk4: 0a 41416i bk5: 0a 41416i bk6: 0a 41416i bk7: 0a 41416i bk8: 0a 41416i bk9: 0a 41416i bk10: 0a 41416i bk11: 0a 41416i bk12: 0a 41416i bk13: 0a 41416i bk14: 0a 41416i bk15: 0a 41416i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 41416 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 41416 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 41416 
n_nop = 41416 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 27: 
Cache L2_bank_054:
MSHR contents

Cache L2_bank_055:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[27]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=41416 n_nop=41414 n_act=1 n_pre=0 n_ref_event=0 n_req=1 n_rd=1 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=2.415e-05
n_activity=72 dram_eff=0.01389
bk0: 1a 41394i bk1: 0a 41416i bk2: 0a 41416i bk3: 0a 41416i bk4: 0a 41416i bk5: 0a 41416i bk6: 0a 41416i bk7: 0a 41416i bk8: 0a 41416i bk9: 0a 41416i bk10: 0a 41416i bk11: 0a 41416i bk12: 0a 41416i bk13: 0a 41416i bk14: 0a 41416i bk15: 0a 41416i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.000000
Row_Buffer_Locality_read = 0.000000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000024 
total_CMD = 41416 
util_bw = 1 
Wasted_Col = 22 
Wasted_Row = 0 
Idle = 41393 

BW Util Bottlenecks: 
RCDc_limit = 22 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 41416 
n_nop = 41414 
Read = 1 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 1 
n_pre = 0 
n_ref = 0 
n_req = 1 
total_req = 1 

Dual Bus Interface Util: 
issued_total_row = 1 
issued_total_col = 1 
Row_Bus_Util =  0.000024 
CoL_Bus_Util = 0.000024 
Either_Row_CoL_Bus_Util = 0.000048 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 28: 
Cache L2_bank_056:
MSHR contents

Cache L2_bank_057:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[28]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=41416 n_nop=41414 n_act=1 n_pre=0 n_ref_event=0 n_req=1 n_rd=1 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=2.415e-05
n_activity=72 dram_eff=0.01389
bk0: 1a 41394i bk1: 0a 41416i bk2: 0a 41416i bk3: 0a 41416i bk4: 0a 41416i bk5: 0a 41416i bk6: 0a 41416i bk7: 0a 41416i bk8: 0a 41416i bk9: 0a 41416i bk10: 0a 41416i bk11: 0a 41416i bk12: 0a 41416i bk13: 0a 41416i bk14: 0a 41416i bk15: 0a 41416i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.000000
Row_Buffer_Locality_read = 0.000000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000024 
total_CMD = 41416 
util_bw = 1 
Wasted_Col = 22 
Wasted_Row = 0 
Idle = 41393 

BW Util Bottlenecks: 
RCDc_limit = 22 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 41416 
n_nop = 41414 
Read = 1 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 1 
n_pre = 0 
n_ref = 0 
n_req = 1 
total_req = 1 

Dual Bus Interface Util: 
issued_total_row = 1 
issued_total_col = 1 
Row_Bus_Util =  0.000024 
CoL_Bus_Util = 0.000024 
Either_Row_CoL_Bus_Util = 0.000048 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 29: 
Cache L2_bank_058:
MSHR contents

Cache L2_bank_059:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[29]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=41416 n_nop=41414 n_act=1 n_pre=0 n_ref_event=0 n_req=1 n_rd=1 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=2.415e-05
n_activity=72 dram_eff=0.01389
bk0: 1a 41394i bk1: 0a 41416i bk2: 0a 41416i bk3: 0a 41416i bk4: 0a 41416i bk5: 0a 41416i bk6: 0a 41416i bk7: 0a 41416i bk8: 0a 41416i bk9: 0a 41416i bk10: 0a 41416i bk11: 0a 41416i bk12: 0a 41416i bk13: 0a 41416i bk14: 0a 41416i bk15: 0a 41416i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.000000
Row_Buffer_Locality_read = 0.000000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000024 
total_CMD = 41416 
util_bw = 1 
Wasted_Col = 22 
Wasted_Row = 0 
Idle = 41393 

BW Util Bottlenecks: 
RCDc_limit = 22 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 41416 
n_nop = 41414 
Read = 1 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 1 
n_pre = 0 
n_ref = 0 
n_req = 1 
total_req = 1 

Dual Bus Interface Util: 
issued_total_row = 1 
issued_total_col = 1 
Row_Bus_Util =  0.000024 
CoL_Bus_Util = 0.000024 
Either_Row_CoL_Bus_Util = 0.000048 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 30: 
Cache L2_bank_060:
MSHR contents

Cache L2_bank_061:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[30]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=41416 n_nop=41413 n_act=1 n_pre=0 n_ref_event=0 n_req=2 n_rd=2 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=4.829e-05
n_activity=72 dram_eff=0.02778
bk0: 2a 41391i bk1: 0a 41416i bk2: 0a 41416i bk3: 0a 41416i bk4: 0a 41416i bk5: 0a 41416i bk6: 0a 41416i bk7: 0a 41416i bk8: 0a 41416i bk9: 0a 41416i bk10: 0a 41416i bk11: 0a 41416i bk12: 0a 41416i bk13: 0a 41416i bk14: 0a 41416i bk15: 0a 41416i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.500000
Row_Buffer_Locality_read = 0.500000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000048 
total_CMD = 41416 
util_bw = 2 
Wasted_Col = 25 
Wasted_Row = 0 
Idle = 41389 

BW Util Bottlenecks: 
RCDc_limit = 22 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 3 
rwq = 0 
CCDLc_limit_alone = 3 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 41416 
n_nop = 41413 
Read = 2 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 1 
n_pre = 0 
n_ref = 0 
n_req = 2 
total_req = 2 

Dual Bus Interface Util: 
issued_total_row = 1 
issued_total_col = 2 
Row_Bus_Util =  0.000024 
CoL_Bus_Util = 0.000048 
Either_Row_CoL_Bus_Util = 0.000072 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000459 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.00045876
Memory Partition 31: 
Cache L2_bank_062:
MSHR contents

Cache L2_bank_063:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[31]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=41416 n_nop=41416 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 41416i bk1: 0a 41416i bk2: 0a 41416i bk3: 0a 41416i bk4: 0a 41416i bk5: 0a 41416i bk6: 0a 41416i bk7: 0a 41416i bk8: 0a 41416i bk9: 0a 41416i bk10: 0a 41416i bk11: 0a 41416i bk12: 0a 41416i bk13: 0a 41416i bk14: 0a 41416i bk15: 0a 41416i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 41416 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 41416 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 41416 
n_nop = 41416 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0

========= L2 cache stats =========
L2_cache_bank[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 3, Miss = 3, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 6, Miss = 5, Miss_rate = 0.833, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 4, Miss = 3, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 4, Miss = 3, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[13]: Access = 3, Miss = 3, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[14]: Access = 4, Miss = 3, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[16]: Access = 4, Miss = 3, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[17]: Access = 3, Miss = 3, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[18]: Access = 5, Miss = 5, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[21]: Access = 4, Miss = 3, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[25]: Access = 8, Miss = 6, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[27]: Access = 3, Miss = 3, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[28]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[29]: Access = 3, Miss = 3, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[30]: Access = 4, Miss = 3, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[31]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 58
L2_total_cache_misses = 49
L2_total_cache_miss_rate = 0.8448
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 17
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 15
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 9
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 17
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 32
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 26
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.000
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=111
icnt_total_pkts_simt_to_mem=111
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 111
Req_Network_cycles = 9354
Req_Network_injected_packets_per_cycle =       0.0119 
Req_Network_conflicts_per_cycle =       0.0000
Req_Network_conflicts_per_cycle_util =       0.0000
Req_Bank_Level_Parallism =       1.0000
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.0000
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0002

Reply_Network_injected_packets_num = 111
Reply_Network_cycles = 9354
Reply_Network_injected_packets_per_cycle =        0.0119
Reply_Network_conflicts_per_cycle =        0.0002
Reply_Network_conflicts_per_cycle_util =       0.0180
Reply_Bank_Level_Parallism =       1.0000
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.0000
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0003
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 1 sec (1 sec)
gpgpu_simulation_rate = 7395 (inst/sec)
gpgpu_simulation_rate = 9354 (cycle/sec)
gpgpu_silicon_slowdown = 121017x
Processing kernel /root/Repos/shared/accel-sim-framework/hw_run/traces/device-0/12.8/nw-rodinia-2.0-ft/128_10___data_result_128_10_txt/traces/kernel-2-ctx_0x55953fa72040.traceg.xz
-kernel name = _Z20needle_cuda_shared_1PiS_S_iiii
-kernel id = 2
-grid dim = (2,1,1)
-block dim = (16,1,1)
-shmem = 2180
-nregs = 40
-binary version = 86
-cuda stream id = 0
-shmem base_addr = 0x00007f3d29000000
-local mem base_addr = 0x00007f3d27000000
-nvbit version = 1.7.6
-accelsim tracer version = 5
-enable lineinfo = 0
Header info loaded for kernel command : /root/Repos/shared/accel-sim-framework/hw_run/traces/device-0/12.8/nw-rodinia-2.0-ft/128_10___data_result_128_10_txt/traces/kernel-2-ctx_0x55953fa72040.traceg.xz
launching kernel name: _Z20needle_cuda_shared_1PiS_S_iiii uid: 2 cuda_stream_id: 0
GPGPU-Sim uArch: Shader 1 bind to kernel 2 '_Z20needle_cuda_shared_1PiS_S_iiii'
GPGPU-Sim: Reconfigure L1 cache to 120KB
thread block = 0,0,0
GPGPU-Sim uArch: Shader 2 bind to kernel 2 '_Z20needle_cuda_shared_1PiS_S_iiii'
thread block = 1,0,0
Destroy streams for kernel 2: size 0
kernel_name = _Z20needle_cuda_shared_1PiS_S_iiii 
kernel_launch_uid = 2 
kernel_stream_id = 0
gpu_sim_cycle = 9343
gpu_sim_insn = 14790
gpu_ipc =       1.5830
gpu_tot_sim_cycle = 18697
gpu_tot_sim_insn = 22185
gpu_tot_ipc =       1.1866
gpu_tot_issued_cta = 3
gpu_occupancy = 2.0833% 
gpu_tot_occupancy = 2.0833% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.0238
partiton_level_parallism_total  =       0.0178
partiton_level_parallism_util =       1.3455
partiton_level_parallism_util_total  =       1.2065
L2_BW  =       0.8607 GB/Sec
L2_BW_total  =       0.6452 GB/Sec
gpu_total_sim_rate=11092

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[28]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[29]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[30]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[31]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[32]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[33]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[34]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[35]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[36]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[37]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[38]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[39]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[40]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[41]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[42]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[43]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[44]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[45]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 336
	L1D_total_cache_misses = 291
	L1D_total_cache_miss_rate = 0.8661
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.004
	L1D_cache_fill_port_util = 0.015
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 3
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 130
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 65
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 42
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 31
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 65
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 198
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 138

Total_core_cache_fail_stats:
ctas_completed 3, Shader 0 warp_id issue ditsribution:
warp_id:
0, 
distro:
661, 
gpgpu_n_tot_thrd_icount = 63456
gpgpu_n_tot_w_icount = 1983
gpgpu_n_stall_shd_mem = 1299
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 195
gpgpu_n_mem_write_global = 138
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 867
gpgpu_n_store_insn = 768
gpgpu_n_shmem_insn = 5475
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 1260
gpgpu_n_l1cache_bkconflict = 39
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 1260
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 39
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:12	W0_Idle:39048	W0_Scoreboard:10048	W1:87	W2:78	W3:78	W4:78	W5:78	W6:78	W7:78	W8:78	W9:78	W10:78	W11:78	W12:78	W13:78	W14:78	W15:78	W16:801	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:0
single_issue_nums: WS0:1983	WS1:0	WS2:0	WS3:0	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 1560 {8:195,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 5520 {40:138,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 7800 {40:195,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 1104 {8:138,}
maxmflatency = 505 
max_icnt2mem_latency = 49 
maxmrqlatency = 5 
max_icnt2sh_latency = 6 
averagemflatency = 395 
avg_icnt2mem_latency = 57 
avg_mrq_latency = 1 
avg_icnt2sh_latency = 2 
mrq_lat_table:133 	5 	37 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	158 	175 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	333 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	326 	7 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	2 	8 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:      5535         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:      5556         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:      5604      5583         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:      6159         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:      6154         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:      5618      5611         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:      6162      6148         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:      5590      5549         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:      5633      5569         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:      6163      5625         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0      5562         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:      6167         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:      5625      5633         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:      5597      5576         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:      6171      5590         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:      6097         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0      5505         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:      5498      5578         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:      5485      5498         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:      5549      5533         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:      5491      5512         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:      5505         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:      5547      5485         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:      6105      5581         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:      5578      5533         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:      6087      5547         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:      6093      5554         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:      6101         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:      6104      5575         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:      5519      5491         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:      6088      5491         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:  4.000000  1.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:  3.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]:  4.000000  2.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]:  2.000000  1.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[8]:  5.000000  1.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[9]:  8.000000  2.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[10]:  2.000000  2.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[11]:      -nan  1.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[12]:  5.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[13]:  5.000000  1.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[14]:  7.000000  1.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[15]:  2.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[16]:  3.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[17]:      -nan  1.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[18]:  8.000000  5.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[19]:  7.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[20]:  1.000000  2.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[21]: 11.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[22]:  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[23]:  6.000000  1.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[24]:  5.000000  5.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[25]:  2.000000  2.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[26]:  3.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[27]:  1.000000  2.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[28]:  3.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[29]:  2.000000  2.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[30]:  3.000000  2.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[31]:  2.000000  1.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 175/52 = 3.365385
number of bytes read:
dram[0]:       128         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:       128         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:       128        32         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:       128         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:        96         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:       128        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:        64        32         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:       160        32         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:       256        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0        32         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:       160         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:       160        32         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:       224        32         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:        64       256         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:        96         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0        32         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:       256       160         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:       224       128         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:        32        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:       352       128         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:       128         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:       192        32         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:       160       160         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:        96       128         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:        32        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:        96         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:        96        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:        64        32         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total bytes read: 5600
Bmin_bank_accesses = 0!
min_chip_accesses = 0!
number of bytes accessed:
dram[0]:       128         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:       128         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:       128        32         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:       128         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:        96         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:       128        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:        64        32         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:       160        32         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:       256        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0        32         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:       160         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:       160        32         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:       224        32         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:        64       256         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:        96         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0        32         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:       256       160         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:       224       128         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:        32        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:       352       128         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:       128         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:       192        32         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:       160       160         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:        96       128         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:        32        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:        96         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:        96        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:        64        32         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram bytes accesed = 5600
min_bank_accesses = 0!
min_chip_accesses = 0!
number of bytes written:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:         17    none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:         15    none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:         24        15    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:         30    none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:         27    none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[6]:         17        22    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[7]:         30        45    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[8]:         22        22    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[9]:         16        19    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[10]:         30        15    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[11]:     none          22    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[12]:         31    none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[13]:         18        30    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[14]:         18        15    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[15]:         34        20    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[16]:         23    none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[17]:     none          13    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[18]:         15        16    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[19]:         16        13    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[20]:         13        13    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[21]:         17        24    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[22]:         15    none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[23]:         19        20    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[24]:         28        19    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[25]:         13        35    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[26]:         21        20    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[27]:         35        17    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[28]:         23    none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[29]:         31        13    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[30]:         13        20    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[31]:         20        13    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        501         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[1]:          0       234         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:        504         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[3]:        504       501         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:        502         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[5]:        502       238         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[6]:        504       502         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[7]:        502       501         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[8]:        504       502         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[9]:        503       501         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[10]:        502       502         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[11]:          0       501         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[12]:        503       233         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[13]:        504       501         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[14]:        504       501         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[15]:        503       505         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[16]:        437       234         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[17]:          0       436         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[18]:        438       443         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[19]:        438       436         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[20]:        438       437         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[21]:        438       436         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[22]:        439       236         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[23]:        438       436         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[24]:        438       436         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[25]:        439       437         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[26]:        439       439         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[27]:        436       437         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[28]:        437         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[29]:        438       437         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[30]:        437       436         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[31]:        437       436         0         0         0         0         0         0         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=82787 n_nop=82782 n_act=1 n_pre=0 n_ref_event=0 n_req=4 n_rd=4 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001933
n_activity=128 dram_eff=0.125
bk0: 4a 82761i bk1: 0a 82787i bk2: 0a 82787i bk3: 0a 82787i bk4: 0a 82787i bk5: 0a 82787i bk6: 0a 82787i bk7: 0a 82787i bk8: 0a 82787i bk9: 0a 82787i bk10: 0a 82787i bk11: 0a 82787i bk12: 0a 82787i bk13: 0a 82787i bk14: 0a 82787i bk15: 0a 82787i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000193 
total_CMD = 82787 
util_bw = 16 
Wasted_Col = 26 
Wasted_Row = 0 
Idle = 82745 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 2 
rwq = 0 
CCDLc_limit_alone = 2 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 82787 
n_nop = 82782 
Read = 4 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 1 
n_pre = 0 
n_ref = 0 
n_req = 4 
total_req = 4 

Dual Bus Interface Util: 
issued_total_row = 1 
issued_total_col = 4 
Row_Bus_Util =  0.000012 
CoL_Bus_Util = 0.000048 
Either_Row_CoL_Bus_Util = 0.000060 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=82787 n_nop=82787 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 82787i bk1: 0a 82787i bk2: 0a 82787i bk3: 0a 82787i bk4: 0a 82787i bk5: 0a 82787i bk6: 0a 82787i bk7: 0a 82787i bk8: 0a 82787i bk9: 0a 82787i bk10: 0a 82787i bk11: 0a 82787i bk12: 0a 82787i bk13: 0a 82787i bk14: 0a 82787i bk15: 0a 82787i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 82787 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 82787 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 82787 
n_nop = 82787 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=82787 n_nop=82782 n_act=1 n_pre=0 n_ref_event=0 n_req=4 n_rd=4 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001933
n_activity=90 dram_eff=0.1778
bk0: 4a 82756i bk1: 0a 82787i bk2: 0a 82787i bk3: 0a 82787i bk4: 0a 82787i bk5: 0a 82787i bk6: 0a 82787i bk7: 0a 82787i bk8: 0a 82787i bk9: 0a 82787i bk10: 0a 82787i bk11: 0a 82787i bk12: 0a 82787i bk13: 0a 82787i bk14: 0a 82787i bk15: 0a 82787i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000193 
total_CMD = 82787 
util_bw = 16 
Wasted_Col = 28 
Wasted_Row = 0 
Idle = 82743 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 4 
rwq = 0 
CCDLc_limit_alone = 4 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 82787 
n_nop = 82782 
Read = 4 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 1 
n_pre = 0 
n_ref = 0 
n_req = 4 
total_req = 4 

Dual Bus Interface Util: 
issued_total_row = 1 
issued_total_col = 4 
Row_Bus_Util =  0.000012 
CoL_Bus_Util = 0.000048 
Either_Row_CoL_Bus_Util = 0.000060 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000242 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000241584
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=82787 n_nop=82780 n_act=2 n_pre=0 n_ref_event=0 n_req=5 n_rd=5 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002416
n_activity=178 dram_eff=0.1124
bk0: 4a 82754i bk1: 1a 82763i bk2: 0a 82786i bk3: 0a 82786i bk4: 0a 82786i bk5: 0a 82787i bk6: 0a 82787i bk7: 0a 82787i bk8: 0a 82787i bk9: 0a 82787i bk10: 0a 82787i bk11: 0a 82787i bk12: 0a 82787i bk13: 0a 82787i bk14: 0a 82787i bk15: 0a 82788i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.600000
Row_Buffer_Locality_read = 0.600000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000242 
total_CMD = 82787 
util_bw = 20 
Wasted_Col = 52 
Wasted_Row = 0 
Idle = 82715 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 4 
rwq = 0 
CCDLc_limit_alone = 4 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 82787 
n_nop = 82780 
Read = 5 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 5 
total_req = 5 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 5 
Row_Bus_Util =  0.000024 
CoL_Bus_Util = 0.000060 
Either_Row_CoL_Bus_Util = 0.000085 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000507 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000507326
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=82787 n_nop=82782 n_act=1 n_pre=0 n_ref_event=0 n_req=4 n_rd=4 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001933
n_activity=121 dram_eff=0.1322
bk0: 4a 82758i bk1: 0a 82787i bk2: 0a 82787i bk3: 0a 82787i bk4: 0a 82787i bk5: 0a 82787i bk6: 0a 82787i bk7: 0a 82787i bk8: 0a 82787i bk9: 0a 82787i bk10: 0a 82787i bk11: 0a 82787i bk12: 0a 82787i bk13: 0a 82787i bk14: 0a 82787i bk15: 0a 82787i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000193 
total_CMD = 82787 
util_bw = 16 
Wasted_Col = 26 
Wasted_Row = 0 
Idle = 82745 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 2 
rwq = 0 
CCDLc_limit_alone = 2 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 82787 
n_nop = 82782 
Read = 4 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 1 
n_pre = 0 
n_ref = 0 
n_req = 4 
total_req = 4 

Dual Bus Interface Util: 
issued_total_row = 1 
issued_total_col = 4 
Row_Bus_Util =  0.000012 
CoL_Bus_Util = 0.000048 
Either_Row_CoL_Bus_Util = 0.000060 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000048 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=4.83168e-05
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=82787 n_nop=82783 n_act=1 n_pre=0 n_ref_event=0 n_req=3 n_rd=3 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.000145
n_activity=78 dram_eff=0.1538
bk0: 3a 82758i bk1: 0a 82787i bk2: 0a 82787i bk3: 0a 82787i bk4: 0a 82787i bk5: 0a 82787i bk6: 0a 82787i bk7: 0a 82787i bk8: 0a 82787i bk9: 0a 82787i bk10: 0a 82787i bk11: 0a 82787i bk12: 0a 82787i bk13: 0a 82787i bk14: 0a 82787i bk15: 0a 82787i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.666667
Row_Buffer_Locality_read = 0.666667
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000145 
total_CMD = 82787 
util_bw = 12 
Wasted_Col = 26 
Wasted_Row = 0 
Idle = 82749 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 2 
rwq = 0 
CCDLc_limit_alone = 2 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 82787 
n_nop = 82783 
Read = 3 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 1 
n_pre = 0 
n_ref = 0 
n_req = 3 
total_req = 3 

Dual Bus Interface Util: 
issued_total_row = 1 
issued_total_col = 3 
Row_Bus_Util =  0.000012 
CoL_Bus_Util = 0.000036 
Either_Row_CoL_Bus_Util = 0.000048 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000036 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=3.62376e-05
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=82787 n_nop=82779 n_act=2 n_pre=0 n_ref_event=0 n_req=6 n_rd=6 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002899
n_activity=178 dram_eff=0.1348
bk0: 4a 82754i bk1: 2a 82758i bk2: 0a 82786i bk3: 0a 82786i bk4: 0a 82786i bk5: 0a 82787i bk6: 0a 82787i bk7: 0a 82787i bk8: 0a 82787i bk9: 0a 82787i bk10: 0a 82787i bk11: 0a 82787i bk12: 0a 82787i bk13: 0a 82787i bk14: 0a 82787i bk15: 0a 82788i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.666667
Row_Buffer_Locality_read = 0.666667
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000290 
total_CMD = 82787 
util_bw = 24 
Wasted_Col = 54 
Wasted_Row = 0 
Idle = 82709 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 82787 
n_nop = 82779 
Read = 6 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 6 
total_req = 6 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 6 
Row_Bus_Util =  0.000024 
CoL_Bus_Util = 0.000072 
Either_Row_CoL_Bus_Util = 0.000097 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000773 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000773068
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=82787 n_nop=82782 n_act=2 n_pre=0 n_ref_event=0 n_req=3 n_rd=3 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.000145
n_activity=156 dram_eff=0.07692
bk0: 2a 82763i bk1: 1a 82763i bk2: 0a 82787i bk3: 0a 82787i bk4: 0a 82787i bk5: 0a 82787i bk6: 0a 82787i bk7: 0a 82787i bk8: 0a 82787i bk9: 0a 82787i bk10: 0a 82787i bk11: 0a 82787i bk12: 0a 82787i bk13: 0a 82787i bk14: 0a 82787i bk15: 0a 82787i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.333333
Row_Buffer_Locality_read = 0.333333
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000145 
total_CMD = 82787 
util_bw = 12 
Wasted_Col = 48 
Wasted_Row = 0 
Idle = 82727 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 82787 
n_nop = 82782 
Read = 3 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 3 
total_req = 3 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 3 
Row_Bus_Util =  0.000024 
CoL_Bus_Util = 0.000036 
Either_Row_CoL_Bus_Util = 0.000060 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=82787 n_nop=82779 n_act=2 n_pre=0 n_ref_event=0 n_req=6 n_rd=6 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002899
n_activity=200 dram_eff=0.12
bk0: 5a 82754i bk1: 1a 82763i bk2: 0a 82786i bk3: 0a 82786i bk4: 0a 82786i bk5: 0a 82787i bk6: 0a 82787i bk7: 0a 82787i bk8: 0a 82787i bk9: 0a 82787i bk10: 0a 82787i bk11: 0a 82787i bk12: 0a 82787i bk13: 0a 82787i bk14: 0a 82787i bk15: 0a 82788i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.666667
Row_Buffer_Locality_read = 0.666667
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000290 
total_CMD = 82787 
util_bw = 24 
Wasted_Col = 52 
Wasted_Row = 0 
Idle = 82711 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 4 
rwq = 0 
CCDLc_limit_alone = 4 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 82787 
n_nop = 82779 
Read = 6 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 6 
total_req = 6 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 6 
Row_Bus_Util =  0.000024 
CoL_Bus_Util = 0.000072 
Either_Row_CoL_Bus_Util = 0.000097 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000507 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000507326
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=82787 n_nop=82775 n_act=2 n_pre=0 n_ref_event=0 n_req=10 n_rd=10 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0004832
n_activity=219 dram_eff=0.1826
bk0: 8a 82752i bk1: 2a 82763i bk2: 0a 82786i bk3: 0a 82786i bk4: 0a 82786i bk5: 0a 82786i bk6: 0a 82786i bk7: 0a 82786i bk8: 0a 82787i bk9: 0a 82787i bk10: 0a 82787i bk11: 0a 82787i bk12: 0a 82788i bk13: 0a 82788i bk14: 0a 82788i bk15: 0a 82788i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.800000
Row_Buffer_Locality_read = 0.800000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000483 
total_CMD = 82787 
util_bw = 40 
Wasted_Col = 54 
Wasted_Row = 0 
Idle = 82693 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 82787 
n_nop = 82775 
Read = 10 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 10 
total_req = 10 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 10 
Row_Bus_Util =  0.000024 
CoL_Bus_Util = 0.000121 
Either_Row_CoL_Bus_Util = 0.000145 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000495 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000495247
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=82787 n_nop=82781 n_act=2 n_pre=0 n_ref_event=0 n_req=4 n_rd=4 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001933
n_activity=178 dram_eff=0.08989
bk0: 2a 82763i bk1: 2a 82758i bk2: 0a 82787i bk3: 0a 82787i bk4: 0a 82787i bk5: 0a 82787i bk6: 0a 82787i bk7: 0a 82787i bk8: 0a 82787i bk9: 0a 82787i bk10: 0a 82787i bk11: 0a 82787i bk12: 0a 82787i bk13: 0a 82787i bk14: 0a 82787i bk15: 0a 82787i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.500000
Row_Buffer_Locality_read = 0.500000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000193 
total_CMD = 82787 
util_bw = 16 
Wasted_Col = 50 
Wasted_Row = 0 
Idle = 82721 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 2 
rwq = 0 
CCDLc_limit_alone = 2 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 82787 
n_nop = 82781 
Read = 4 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 4 
total_req = 4 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 4 
Row_Bus_Util =  0.000024 
CoL_Bus_Util = 0.000048 
Either_Row_CoL_Bus_Util = 0.000072 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000242 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000241584
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=82787 n_nop=82785 n_act=1 n_pre=0 n_ref_event=0 n_req=1 n_rd=1 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=4.832e-05
n_activity=78 dram_eff=0.05128
bk0: 0a 82787i bk1: 1a 82763i bk2: 0a 82786i bk3: 0a 82787i bk4: 0a 82787i bk5: 0a 82787i bk6: 0a 82787i bk7: 0a 82787i bk8: 0a 82787i bk9: 0a 82787i bk10: 0a 82787i bk11: 0a 82787i bk12: 0a 82787i bk13: 0a 82787i bk14: 0a 82787i bk15: 0a 82787i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.000000
Row_Buffer_Locality_read = 0.000000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000048 
total_CMD = 82787 
util_bw = 4 
Wasted_Col = 24 
Wasted_Row = 0 
Idle = 82759 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 82787 
n_nop = 82785 
Read = 1 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 1 
n_pre = 0 
n_ref = 0 
n_req = 1 
total_req = 1 

Dual Bus Interface Util: 
issued_total_row = 1 
issued_total_col = 1 
Row_Bus_Util =  0.000012 
CoL_Bus_Util = 0.000012 
Either_Row_CoL_Bus_Util = 0.000024 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=82787 n_nop=82781 n_act=1 n_pre=0 n_ref_event=0 n_req=5 n_rd=5 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002416
n_activity=144 dram_eff=0.1389
bk0: 5a 82758i bk1: 0a 82787i bk2: 0a 82787i bk3: 0a 82787i bk4: 0a 82787i bk5: 0a 82787i bk6: 0a 82787i bk7: 0a 82787i bk8: 0a 82787i bk9: 0a 82787i bk10: 0a 82787i bk11: 0a 82787i bk12: 0a 82787i bk13: 0a 82787i bk14: 0a 82787i bk15: 0a 82787i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.800000
Row_Buffer_Locality_read = 0.800000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000242 
total_CMD = 82787 
util_bw = 20 
Wasted_Col = 26 
Wasted_Row = 0 
Idle = 82741 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 2 
rwq = 0 
CCDLc_limit_alone = 2 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 82787 
n_nop = 82781 
Read = 5 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 1 
n_pre = 0 
n_ref = 0 
n_req = 5 
total_req = 5 

Dual Bus Interface Util: 
issued_total_row = 1 
issued_total_col = 5 
Row_Bus_Util =  0.000012 
CoL_Bus_Util = 0.000060 
Either_Row_CoL_Bus_Util = 0.000072 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000036 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=3.62376e-05
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=82787 n_nop=82779 n_act=2 n_pre=0 n_ref_event=0 n_req=6 n_rd=6 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002899
n_activity=200 dram_eff=0.12
bk0: 5a 82754i bk1: 1a 82763i bk2: 0a 82786i bk3: 0a 82786i bk4: 0a 82786i bk5: 0a 82787i bk6: 0a 82787i bk7: 0a 82787i bk8: 0a 82787i bk9: 0a 82787i bk10: 0a 82787i bk11: 0a 82787i bk12: 0a 82787i bk13: 0a 82787i bk14: 0a 82787i bk15: 0a 82788i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.666667
Row_Buffer_Locality_read = 0.666667
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000290 
total_CMD = 82787 
util_bw = 24 
Wasted_Col = 52 
Wasted_Row = 0 
Idle = 82711 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 4 
rwq = 0 
CCDLc_limit_alone = 4 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 82787 
n_nop = 82779 
Read = 6 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 6 
total_req = 6 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 6 
Row_Bus_Util =  0.000024 
CoL_Bus_Util = 0.000072 
Either_Row_CoL_Bus_Util = 0.000097 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000507 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000507326
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=82787 n_nop=82777 n_act=2 n_pre=0 n_ref_event=0 n_req=8 n_rd=8 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0003865
n_activity=228 dram_eff=0.1404
bk0: 7a 82753i bk1: 1a 82763i bk2: 0a 82786i bk3: 0a 82786i bk4: 0a 82787i bk5: 0a 82787i bk6: 0a 82787i bk7: 0a 82787i bk8: 0a 82787i bk9: 0a 82787i bk10: 0a 82787i bk11: 0a 82787i bk12: 0a 82787i bk13: 0a 82787i bk14: 0a 82787i bk15: 0a 82787i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000387 
total_CMD = 82787 
util_bw = 32 
Wasted_Col = 53 
Wasted_Row = 0 
Idle = 82702 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 5 
rwq = 0 
CCDLc_limit_alone = 5 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 82787 
n_nop = 82777 
Read = 8 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 8 
total_req = 8 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 8 
Row_Bus_Util =  0.000024 
CoL_Bus_Util = 0.000097 
Either_Row_CoL_Bus_Util = 0.000121 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000519 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000519405
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=82787 n_nop=82775 n_act=2 n_pre=0 n_ref_event=0 n_req=10 n_rd=10 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0004832
n_activity=217 dram_eff=0.1843
bk0: 2a 82763i bk1: 8a 82745i bk2: 0a 82787i bk3: 0a 82787i bk4: 0a 82787i bk5: 0a 82787i bk6: 0a 82787i bk7: 0a 82787i bk8: 0a 82787i bk9: 0a 82787i bk10: 0a 82787i bk11: 0a 82787i bk12: 0a 82787i bk13: 0a 82787i bk14: 0a 82787i bk15: 0a 82787i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.800000
Row_Buffer_Locality_read = 0.800000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000483 
total_CMD = 82787 
util_bw = 40 
Wasted_Col = 57 
Wasted_Row = 0 
Idle = 82690 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 9 
rwq = 0 
CCDLc_limit_alone = 9 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 82787 
n_nop = 82775 
Read = 10 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 10 
total_req = 10 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 10 
Row_Bus_Util =  0.000024 
CoL_Bus_Util = 0.000121 
Either_Row_CoL_Bus_Util = 0.000145 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000821 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000821385
Memory Partition 16: 
Cache L2_bank_032:
MSHR contents

Cache L2_bank_033:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[16]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=82787 n_nop=82783 n_act=1 n_pre=0 n_ref_event=0 n_req=3 n_rd=3 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=3.624e-05
n_activity=114 dram_eff=0.02632
bk0: 3a 82765i bk1: 0a 82787i bk2: 0a 82787i bk3: 0a 82787i bk4: 0a 82787i bk5: 0a 82787i bk6: 0a 82787i bk7: 0a 82787i bk8: 0a 82787i bk9: 0a 82787i bk10: 0a 82787i bk11: 0a 82787i bk12: 0a 82787i bk13: 0a 82787i bk14: 0a 82787i bk15: 0a 82787i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.666667
Row_Buffer_Locality_read = 0.666667
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000036 
total_CMD = 82787 
util_bw = 3 
Wasted_Col = 22 
Wasted_Row = 0 
Idle = 82762 

BW Util Bottlenecks: 
RCDc_limit = 22 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 82787 
n_nop = 82783 
Read = 3 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 1 
n_pre = 0 
n_ref = 0 
n_req = 3 
total_req = 3 

Dual Bus Interface Util: 
issued_total_row = 1 
issued_total_col = 3 
Row_Bus_Util =  0.000012 
CoL_Bus_Util = 0.000036 
Either_Row_CoL_Bus_Util = 0.000048 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 17: 
Cache L2_bank_034:
MSHR contents

Cache L2_bank_035:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[17]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=82787 n_nop=82785 n_act=1 n_pre=0 n_ref_event=0 n_req=1 n_rd=1 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=1.208e-05
n_activity=72 dram_eff=0.01389
bk0: 0a 82787i bk1: 1a 82765i bk2: 0a 82787i bk3: 0a 82787i bk4: 0a 82787i bk5: 0a 82787i bk6: 0a 82787i bk7: 0a 82787i bk8: 0a 82787i bk9: 0a 82787i bk10: 0a 82787i bk11: 0a 82787i bk12: 0a 82787i bk13: 0a 82787i bk14: 0a 82787i bk15: 0a 82787i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.000000
Row_Buffer_Locality_read = 0.000000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000012 
total_CMD = 82787 
util_bw = 1 
Wasted_Col = 22 
Wasted_Row = 0 
Idle = 82764 

BW Util Bottlenecks: 
RCDc_limit = 22 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 82787 
n_nop = 82785 
Read = 1 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 1 
n_pre = 0 
n_ref = 0 
n_req = 1 
total_req = 1 

Dual Bus Interface Util: 
issued_total_row = 1 
issued_total_col = 1 
Row_Bus_Util =  0.000012 
CoL_Bus_Util = 0.000012 
Either_Row_CoL_Bus_Util = 0.000024 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 18: 
Cache L2_bank_036:
MSHR contents

Cache L2_bank_037:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[18]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=82787 n_nop=82772 n_act=2 n_pre=0 n_ref_event=0 n_req=13 n_rd=13 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.000157
n_activity=215 dram_eff=0.06047
bk0: 8a 82759i bk1: 5a 82753i bk2: 0a 82787i bk3: 0a 82787i bk4: 0a 82787i bk5: 0a 82787i bk6: 0a 82787i bk7: 0a 82787i bk8: 0a 82787i bk9: 0a 82787i bk10: 0a 82787i bk11: 0a 82787i bk12: 0a 82787i bk13: 0a 82787i bk14: 0a 82787i bk15: 0a 82787i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.846154
Row_Buffer_Locality_read = 0.846154
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000157 
total_CMD = 82787 
util_bw = 13 
Wasted_Col = 62 
Wasted_Row = 0 
Idle = 82712 

BW Util Bottlenecks: 
RCDc_limit = 44 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 18 
rwq = 0 
CCDLc_limit_alone = 18 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 82787 
n_nop = 82772 
Read = 13 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 13 
total_req = 13 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 13 
Row_Bus_Util =  0.000024 
CoL_Bus_Util = 0.000157 
Either_Row_CoL_Bus_Util = 0.000181 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001196 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00119584
Memory Partition 19: 
Cache L2_bank_038:
MSHR contents

Cache L2_bank_039:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[19]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=82787 n_nop=82774 n_act=2 n_pre=0 n_ref_event=0 n_req=11 n_rd=11 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001329
n_activity=232 dram_eff=0.04741
bk0: 7a 82759i bk1: 4a 82765i bk2: 0a 82787i bk3: 0a 82787i bk4: 0a 82787i bk5: 0a 82787i bk6: 0a 82787i bk7: 0a 82787i bk8: 0a 82787i bk9: 0a 82787i bk10: 0a 82787i bk11: 0a 82787i bk12: 0a 82787i bk13: 0a 82787i bk14: 0a 82787i bk15: 0a 82787i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.818182
Row_Buffer_Locality_read = 0.818182
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.033898
Bank_Level_Parallism_Col = 1.035088
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.035088 

BW Util details:
bwutil = 0.000133 
total_CMD = 82787 
util_bw = 11 
Wasted_Col = 48 
Wasted_Row = 0 
Idle = 82728 

BW Util Bottlenecks: 
RCDc_limit = 42 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 82787 
n_nop = 82774 
Read = 11 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 11 
total_req = 11 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 11 
Row_Bus_Util =  0.000024 
CoL_Bus_Util = 0.000133 
Either_Row_CoL_Bus_Util = 0.000157 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000435 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000434851
Memory Partition 20: 
Cache L2_bank_040:
MSHR contents

Cache L2_bank_041:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[20]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=82787 n_nop=82782 n_act=2 n_pre=0 n_ref_event=0 n_req=3 n_rd=3 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=3.624e-05
n_activity=142 dram_eff=0.02113
bk0: 1a 82765i bk1: 2a 82762i bk2: 0a 82787i bk3: 0a 82787i bk4: 0a 82787i bk5: 0a 82787i bk6: 0a 82787i bk7: 0a 82787i bk8: 0a 82787i bk9: 0a 82787i bk10: 0a 82787i bk11: 0a 82787i bk12: 0a 82787i bk13: 0a 82787i bk14: 0a 82787i bk15: 0a 82787i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.333333
Row_Buffer_Locality_read = 0.333333
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000036 
total_CMD = 82787 
util_bw = 3 
Wasted_Col = 47 
Wasted_Row = 0 
Idle = 82737 

BW Util Bottlenecks: 
RCDc_limit = 44 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 3 
rwq = 0 
CCDLc_limit_alone = 3 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 82787 
n_nop = 82782 
Read = 3 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 3 
total_req = 3 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 3 
Row_Bus_Util =  0.000024 
CoL_Bus_Util = 0.000036 
Either_Row_CoL_Bus_Util = 0.000060 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000230 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000229505
Memory Partition 21: 
Cache L2_bank_042:
MSHR contents

Cache L2_bank_043:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[21]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=82787 n_nop=82770 n_act=2 n_pre=0 n_ref_event=0 n_req=15 n_rd=15 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001812
n_activity=296 dram_eff=0.05068
bk0: 11a 82759i bk1: 4a 82765i bk2: 0a 82787i bk3: 0a 82787i bk4: 0a 82787i bk5: 0a 82787i bk6: 0a 82787i bk7: 0a 82787i bk8: 0a 82787i bk9: 0a 82787i bk10: 0a 82787i bk11: 0a 82787i bk12: 0a 82787i bk13: 0a 82787i bk14: 0a 82787i bk15: 0a 82787i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.866667
Row_Buffer_Locality_read = 0.866667
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.015625
Bank_Level_Parallism_Col = 1.016129
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.016129 

BW Util details:
bwutil = 0.000181 
total_CMD = 82787 
util_bw = 15 
Wasted_Col = 49 
Wasted_Row = 0 
Idle = 82723 

BW Util Bottlenecks: 
RCDc_limit = 43 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 82787 
n_nop = 82770 
Read = 15 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 15 
total_req = 15 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 15 
Row_Bus_Util =  0.000024 
CoL_Bus_Util = 0.000181 
Either_Row_CoL_Bus_Util = 0.000205 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000435 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000434851
Memory Partition 22: 
Cache L2_bank_044:
MSHR contents

Cache L2_bank_045:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[22]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=82787 n_nop=82782 n_act=1 n_pre=0 n_ref_event=0 n_req=4 n_rd=4 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=4.832e-05
n_activity=93 dram_eff=0.04301
bk0: 4a 82759i bk1: 0a 82787i bk2: 0a 82787i bk3: 0a 82787i bk4: 0a 82787i bk5: 0a 82787i bk6: 0a 82787i bk7: 0a 82787i bk8: 0a 82787i bk9: 0a 82787i bk10: 0a 82787i bk11: 0a 82787i bk12: 0a 82787i bk13: 0a 82787i bk14: 0a 82787i bk15: 0a 82787i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000048 
total_CMD = 82787 
util_bw = 4 
Wasted_Col = 28 
Wasted_Row = 0 
Idle = 82755 

BW Util Bottlenecks: 
RCDc_limit = 22 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 82787 
n_nop = 82782 
Read = 4 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 1 
n_pre = 0 
n_ref = 0 
n_req = 4 
total_req = 4 

Dual Bus Interface Util: 
issued_total_row = 1 
issued_total_col = 4 
Row_Bus_Util =  0.000012 
CoL_Bus_Util = 0.000048 
Either_Row_CoL_Bus_Util = 0.000060 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000447 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00044693
Memory Partition 23: 
Cache L2_bank_046:
MSHR contents

Cache L2_bank_047:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[23]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=82787 n_nop=82778 n_act=2 n_pre=0 n_ref_event=0 n_req=7 n_rd=7 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=8.455e-05
n_activity=190 dram_eff=0.03684
bk0: 6a 82759i bk1: 1a 82765i bk2: 0a 82787i bk3: 0a 82787i bk4: 0a 82787i bk5: 0a 82787i bk6: 0a 82787i bk7: 0a 82787i bk8: 0a 82787i bk9: 0a 82787i bk10: 0a 82787i bk11: 0a 82787i bk12: 0a 82787i bk13: 0a 82787i bk14: 0a 82787i bk15: 0a 82787i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.714286
Row_Buffer_Locality_read = 0.714286
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000085 
total_CMD = 82787 
util_bw = 7 
Wasted_Col = 50 
Wasted_Row = 0 
Idle = 82730 

BW Util Bottlenecks: 
RCDc_limit = 44 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 82787 
n_nop = 82778 
Read = 7 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 7 
total_req = 7 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 7 
Row_Bus_Util =  0.000024 
CoL_Bus_Util = 0.000085 
Either_Row_CoL_Bus_Util = 0.000109 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000411 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000410693
Memory Partition 24: 
Cache L2_bank_048:
MSHR contents

Cache L2_bank_049:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[24]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=82787 n_nop=82775 n_act=2 n_pre=0 n_ref_event=0 n_req=10 n_rd=10 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001208
n_activity=240 dram_eff=0.04167
bk0: 5a 82762i bk1: 5a 82765i bk2: 0a 82787i bk3: 0a 82787i bk4: 0a 82787i bk5: 0a 82787i bk6: 0a 82787i bk7: 0a 82787i bk8: 0a 82787i bk9: 0a 82787i bk10: 0a 82787i bk11: 0a 82787i bk12: 0a 82787i bk13: 0a 82787i bk14: 0a 82787i bk15: 0a 82787i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.800000
Row_Buffer_Locality_read = 0.800000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000121 
total_CMD = 82787 
util_bw = 10 
Wasted_Col = 47 
Wasted_Row = 0 
Idle = 82730 

BW Util Bottlenecks: 
RCDc_limit = 44 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 3 
rwq = 0 
CCDLc_limit_alone = 3 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 82787 
n_nop = 82775 
Read = 10 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 10 
total_req = 10 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 10 
Row_Bus_Util =  0.000024 
CoL_Bus_Util = 0.000121 
Either_Row_CoL_Bus_Util = 0.000145 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000230 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000229505
Memory Partition 25: 
Cache L2_bank_050:
MSHR contents

Cache L2_bank_051:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[25]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=82787 n_nop=82781 n_act=2 n_pre=0 n_ref_event=0 n_req=4 n_rd=4 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=4.832e-05
n_activity=144 dram_eff=0.02778
bk0: 2a 82762i bk1: 2a 82762i bk2: 0a 82787i bk3: 0a 82787i bk4: 0a 82787i bk5: 0a 82787i bk6: 0a 82787i bk7: 0a 82787i bk8: 0a 82787i bk9: 0a 82787i bk10: 0a 82787i bk11: 0a 82787i bk12: 0a 82787i bk13: 0a 82787i bk14: 0a 82787i bk15: 0a 82787i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.500000
Row_Buffer_Locality_read = 0.500000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000048 
total_CMD = 82787 
util_bw = 4 
Wasted_Col = 50 
Wasted_Row = 0 
Idle = 82733 

BW Util Bottlenecks: 
RCDc_limit = 44 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 82787 
n_nop = 82781 
Read = 4 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 4 
total_req = 4 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 4 
Row_Bus_Util =  0.000024 
CoL_Bus_Util = 0.000048 
Either_Row_CoL_Bus_Util = 0.000072 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000459 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000459009
Memory Partition 26: 
Cache L2_bank_052:
MSHR contents

Cache L2_bank_053:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[26]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=82787 n_nop=82778 n_act=2 n_pre=0 n_ref_event=0 n_req=7 n_rd=7 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=8.455e-05
n_activity=169 dram_eff=0.04142
bk0: 3a 82759i bk1: 4a 82762i bk2: 0a 82787i bk3: 0a 82787i bk4: 0a 82787i bk5: 0a 82787i bk6: 0a 82787i bk7: 0a 82787i bk8: 0a 82787i bk9: 0a 82787i bk10: 0a 82787i bk11: 0a 82787i bk12: 0a 82787i bk13: 0a 82787i bk14: 0a 82787i bk15: 0a 82787i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.714286
Row_Buffer_Locality_read = 0.714286
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000085 
total_CMD = 82787 
util_bw = 7 
Wasted_Col = 53 
Wasted_Row = 0 
Idle = 82727 

BW Util Bottlenecks: 
RCDc_limit = 44 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 9 
rwq = 0 
CCDLc_limit_alone = 9 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 82787 
n_nop = 82778 
Read = 7 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 7 
total_req = 7 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 7 
Row_Bus_Util =  0.000024 
CoL_Bus_Util = 0.000085 
Either_Row_CoL_Bus_Util = 0.000109 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000519 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000519405
Memory Partition 27: 
Cache L2_bank_054:
MSHR contents

Cache L2_bank_055:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[27]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=82787 n_nop=82782 n_act=2 n_pre=0 n_ref_event=0 n_req=3 n_rd=3 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=3.624e-05
n_activity=144 dram_eff=0.02083
bk0: 1a 82765i bk1: 2a 82762i bk2: 0a 82787i bk3: 0a 82787i bk4: 0a 82787i bk5: 0a 82787i bk6: 0a 82787i bk7: 0a 82787i bk8: 0a 82787i bk9: 0a 82787i bk10: 0a 82787i bk11: 0a 82787i bk12: 0a 82787i bk13: 0a 82787i bk14: 0a 82787i bk15: 0a 82787i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.333333
Row_Buffer_Locality_read = 0.333333
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000036 
total_CMD = 82787 
util_bw = 3 
Wasted_Col = 47 
Wasted_Row = 0 
Idle = 82737 

BW Util Bottlenecks: 
RCDc_limit = 44 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 3 
rwq = 0 
CCDLc_limit_alone = 3 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 82787 
n_nop = 82782 
Read = 3 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 3 
total_req = 3 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 3 
Row_Bus_Util =  0.000024 
CoL_Bus_Util = 0.000036 
Either_Row_CoL_Bus_Util = 0.000060 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000230 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000229505
Memory Partition 28: 
Cache L2_bank_056:
MSHR contents

Cache L2_bank_057:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[28]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=82787 n_nop=82783 n_act=1 n_pre=0 n_ref_event=0 n_req=3 n_rd=3 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=3.624e-05
n_activity=97 dram_eff=0.03093
bk0: 3a 82765i bk1: 0a 82787i bk2: 0a 82787i bk3: 0a 82787i bk4: 0a 82787i bk5: 0a 82787i bk6: 0a 82787i bk7: 0a 82787i bk8: 0a 82787i bk9: 0a 82787i bk10: 0a 82787i bk11: 0a 82787i bk12: 0a 82787i bk13: 0a 82787i bk14: 0a 82787i bk15: 0a 82787i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.666667
Row_Buffer_Locality_read = 0.666667
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000036 
total_CMD = 82787 
util_bw = 3 
Wasted_Col = 22 
Wasted_Row = 0 
Idle = 82762 

BW Util Bottlenecks: 
RCDc_limit = 22 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 82787 
n_nop = 82783 
Read = 3 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 1 
n_pre = 0 
n_ref = 0 
n_req = 3 
total_req = 3 

Dual Bus Interface Util: 
issued_total_row = 1 
issued_total_col = 3 
Row_Bus_Util =  0.000012 
CoL_Bus_Util = 0.000036 
Either_Row_CoL_Bus_Util = 0.000048 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 29: 
Cache L2_bank_058:
MSHR contents

Cache L2_bank_059:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[29]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=82787 n_nop=82781 n_act=2 n_pre=0 n_ref_event=0 n_req=4 n_rd=4 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=4.832e-05
n_activity=165 dram_eff=0.02424
bk0: 2a 82765i bk1: 2a 82762i bk2: 0a 82787i bk3: 0a 82787i bk4: 0a 82787i bk5: 0a 82787i bk6: 0a 82787i bk7: 0a 82787i bk8: 0a 82787i bk9: 0a 82787i bk10: 0a 82787i bk11: 0a 82787i bk12: 0a 82787i bk13: 0a 82787i bk14: 0a 82787i bk15: 0a 82787i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.500000
Row_Buffer_Locality_read = 0.500000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000048 
total_CMD = 82787 
util_bw = 4 
Wasted_Col = 47 
Wasted_Row = 0 
Idle = 82736 

BW Util Bottlenecks: 
RCDc_limit = 44 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 3 
rwq = 0 
CCDLc_limit_alone = 3 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 82787 
n_nop = 82781 
Read = 4 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 4 
total_req = 4 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 4 
Row_Bus_Util =  0.000024 
CoL_Bus_Util = 0.000048 
Either_Row_CoL_Bus_Util = 0.000072 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000230 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000229505
Memory Partition 30: 
Cache L2_bank_060:
MSHR contents

Cache L2_bank_061:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[30]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=82787 n_nop=82780 n_act=2 n_pre=0 n_ref_event=0 n_req=5 n_rd=5 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=6.04e-05
n_activity=186 dram_eff=0.02688
bk0: 3a 82762i bk1: 2a 82765i bk2: 0a 82787i bk3: 0a 82787i bk4: 0a 82787i bk5: 0a 82787i bk6: 0a 82787i bk7: 0a 82787i bk8: 0a 82787i bk9: 0a 82787i bk10: 0a 82787i bk11: 0a 82787i bk12: 0a 82787i bk13: 0a 82787i bk14: 0a 82787i bk15: 0a 82787i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.600000
Row_Buffer_Locality_read = 0.600000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000060 
total_CMD = 82787 
util_bw = 5 
Wasted_Col = 47 
Wasted_Row = 0 
Idle = 82735 

BW Util Bottlenecks: 
RCDc_limit = 44 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 3 
rwq = 0 
CCDLc_limit_alone = 3 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 82787 
n_nop = 82780 
Read = 5 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 5 
total_req = 5 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 5 
Row_Bus_Util =  0.000024 
CoL_Bus_Util = 0.000060 
Either_Row_CoL_Bus_Util = 0.000085 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000230 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000229505
Memory Partition 31: 
Cache L2_bank_062:
MSHR contents

Cache L2_bank_063:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[31]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=82787 n_nop=82782 n_act=2 n_pre=0 n_ref_event=0 n_req=3 n_rd=3 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=3.624e-05
n_activity=144 dram_eff=0.02083
bk0: 2a 82762i bk1: 1a 82765i bk2: 0a 82787i bk3: 0a 82787i bk4: 0a 82787i bk5: 0a 82787i bk6: 0a 82787i bk7: 0a 82787i bk8: 0a 82787i bk9: 0a 82787i bk10: 0a 82787i bk11: 0a 82787i bk12: 0a 82787i bk13: 0a 82787i bk14: 0a 82787i bk15: 0a 82787i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.333333
Row_Buffer_Locality_read = 0.333333
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000036 
total_CMD = 82787 
util_bw = 3 
Wasted_Col = 47 
Wasted_Row = 0 
Idle = 82737 

BW Util Bottlenecks: 
RCDc_limit = 44 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 3 
rwq = 0 
CCDLc_limit_alone = 3 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 82787 
n_nop = 82782 
Read = 3 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 3 
total_req = 3 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 3 
Row_Bus_Util =  0.000024 
CoL_Bus_Util = 0.000036 
Either_Row_CoL_Bus_Util = 0.000060 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000072 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=7.24751e-05

========= L2 cache stats =========
L2_cache_bank[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 5, Miss = 4, Miss_rate = 0.800, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 2, Miss = 2, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 1, Miss = 1, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 4, Miss = 4, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 1, Miss = 1, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 9, Miss = 5, Miss_rate = 0.556, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 6, Miss = 4, Miss_rate = 0.667, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 6, Miss = 4, Miss_rate = 0.667, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 9, Miss = 6, Miss_rate = 0.667, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 4, Miss = 4, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[12]: Access = 2, Miss = 2, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[13]: Access = 7, Miss = 6, Miss_rate = 0.857, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[14]: Access = 6, Miss = 4, Miss_rate = 0.667, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[15]: Access = 5, Miss = 4, Miss_rate = 0.800, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[16]: Access = 7, Miss = 5, Miss_rate = 0.714, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[17]: Access = 5, Miss = 4, Miss_rate = 0.800, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[18]: Access = 9, Miss = 8, Miss_rate = 0.889, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[19]: Access = 3, Miss = 3, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[21]: Access = 8, Miss = 6, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[22]: Access = 1, Miss = 1, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[23]: Access = 1, Miss = 1, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[24]: Access = 1, Miss = 1, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[25]: Access = 16, Miss = 11, Miss_rate = 0.688, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[27]: Access = 10, Miss = 8, Miss_rate = 0.800, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[28]: Access = 2, Miss = 2, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[29]: Access = 9, Miss = 7, Miss_rate = 0.778, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[30]: Access = 12, Miss = 10, Miss_rate = 0.833, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[31]: Access = 8, Miss = 8, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 159
L2_total_cache_misses = 126
L2_total_cache_miss_rate = 0.7925
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 9
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 44
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 35
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 24
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 15
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 32
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 88
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 71
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.000
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=333
icnt_total_pkts_simt_to_mem=333
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 333
Req_Network_cycles = 18697
Req_Network_injected_packets_per_cycle =       0.0178 
Req_Network_conflicts_per_cycle =       0.0002
Req_Network_conflicts_per_cycle_util =       0.0109
Req_Bank_Level_Parallism =       1.2065
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.0000
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0003

Reply_Network_injected_packets_num = 333
Reply_Network_cycles = 18697
Reply_Network_injected_packets_per_cycle =        0.0178
Reply_Network_conflicts_per_cycle =        0.0014
Reply_Network_conflicts_per_cycle_util =       0.0852
Reply_Bank_Level_Parallism =       1.0505
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.0000
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0004
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 2 sec (2 sec)
gpgpu_simulation_rate = 11092 (inst/sec)
gpgpu_simulation_rate = 9348 (cycle/sec)
gpgpu_silicon_slowdown = 121095x
Processing kernel /root/Repos/shared/accel-sim-framework/hw_run/traces/device-0/12.8/nw-rodinia-2.0-ft/128_10___data_result_128_10_txt/traces/kernel-3-ctx_0x55953fa72040.traceg.xz
-kernel name = _Z20needle_cuda_shared_1PiS_S_iiii
-kernel id = 3
-grid dim = (3,1,1)
-block dim = (16,1,1)
-shmem = 2180
-nregs = 40
-binary version = 86
-cuda stream id = 0
-shmem base_addr = 0x00007f3d29000000
-local mem base_addr = 0x00007f3d27000000
-nvbit version = 1.7.6
-accelsim tracer version = 5
-enable lineinfo = 0
Header info loaded for kernel command : /root/Repos/shared/accel-sim-framework/hw_run/traces/device-0/12.8/nw-rodinia-2.0-ft/128_10___data_result_128_10_txt/traces/kernel-3-ctx_0x55953fa72040.traceg.xz
launching kernel name: _Z20needle_cuda_shared_1PiS_S_iiii uid: 3 cuda_stream_id: 0
GPGPU-Sim uArch: Shader 3 bind to kernel 3 '_Z20needle_cuda_shared_1PiS_S_iiii'
GPGPU-Sim: Reconfigure L1 cache to 120KB
thread block = 0,0,0
GPGPU-Sim uArch: Shader 4 bind to kernel 3 '_Z20needle_cuda_shared_1PiS_S_iiii'
thread block = 1,0,0
GPGPU-Sim uArch: Shader 5 bind to kernel 3 '_Z20needle_cuda_shared_1PiS_S_iiii'
thread block = 2,0,0
Destroy streams for kernel 3: size 0
kernel_name = _Z20needle_cuda_shared_1PiS_S_iiii 
kernel_launch_uid = 3 
kernel_stream_id = 0
gpu_sim_cycle = 9275
gpu_sim_insn = 22185
gpu_ipc =       2.3919
gpu_tot_sim_cycle = 27972
gpu_tot_sim_insn = 44370
gpu_tot_ipc =       1.5862
gpu_tot_issued_cta = 6
gpu_occupancy = 2.0833% 
gpu_tot_occupancy = 2.0833% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.0359
partiton_level_parallism_total  =       0.0238
partiton_level_parallism_util =       1.4416
partiton_level_parallism_util_total  =       1.3136
L2_BW  =       1.3005 GB/Sec
L2_BW_total  =       0.8625 GB/Sec
gpu_total_sim_rate=14790

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[28]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[29]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[30]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[31]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[32]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[33]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[34]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[35]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[36]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[37]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[38]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[39]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[40]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[41]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[42]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[43]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[44]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[45]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 672
	L1D_total_cache_misses = 582
	L1D_total_cache_miss_rate = 0.8661
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.004
	L1D_cache_fill_port_util = 0.015
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 6
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 232
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 158
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 84
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 34
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 158
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 396
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 276

Total_core_cache_fail_stats:
ctas_completed 6, Shader 0 warp_id issue ditsribution:
warp_id:
0, 
distro:
661, 
gpgpu_n_tot_thrd_icount = 126912
gpgpu_n_tot_w_icount = 3966
gpgpu_n_stall_shd_mem = 2598
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 390
gpgpu_n_mem_write_global = 276
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 1734
gpgpu_n_store_insn = 1536
gpgpu_n_shmem_insn = 10950
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 2520
gpgpu_n_l1cache_bkconflict = 78
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 2520
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 78
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:24	W0_Idle:77025	W0_Scoreboard:19739	W1:174	W2:156	W3:156	W4:156	W5:156	W6:156	W7:156	W8:156	W9:156	W10:156	W11:156	W12:156	W13:156	W14:156	W15:156	W16:1602	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:0
single_issue_nums: WS0:3966	WS1:0	WS2:0	WS3:0	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 3120 {8:390,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 11040 {40:276,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 15600 {40:390,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2208 {8:276,}
maxmflatency = 505 
max_icnt2mem_latency = 49 
maxmrqlatency = 5 
max_icnt2sh_latency = 6 
averagemflatency = 371 
avg_icnt2mem_latency = 52 
avg_mrq_latency = 0 
avg_icnt2sh_latency = 2 
mrq_lat_table:285 	6 	40 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	335 	331 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	666 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	656 	10 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	5 	11 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:      5535         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0      6155         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:      5556         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:      5604      5583         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:      6159         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:      6154      6129         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:      5618      5611         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:      6162      6148         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:      5590      5549         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:      5633      5569         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:      6163      5625         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0      5562         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:      6167      5646         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:      5625      5633         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:      5597      5576         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:      6171      5590         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:      6097      6089         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0      5505         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:      5498      5578         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:      5485      5498         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:      5549      5533         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:      5491      5512         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:      5505      6061         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:      5547      5485         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:      6105      5581         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:      5578      5533         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:      6087      5547         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:      6093      5554         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:      6101      5540         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:      6104      5575         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:      5519      5491         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:      6088      5491         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:      -nan  2.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:  4.000000  5.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:  3.000000  1.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]:  4.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]:  2.000000  3.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[8]:  5.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[9]:  8.000000 11.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[10]:  3.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[11]:      -nan  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[12]:  5.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[13]:  5.000000  5.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[14]:  7.000000  9.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[15]:  2.000000 20.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[16]:  3.000000  1.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[17]:      -nan  6.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[18]:  8.000000 12.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[19]:  7.000000 13.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[20]:  1.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[21]: 12.000000 11.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[22]:  4.000000  1.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[23]:  6.000000  7.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[24]:  5.000000 12.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[25]:  2.000000 10.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[26]:  3.000000 12.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[27]:  1.000000  6.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[28]:  3.000000  5.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[29]:  2.000000  7.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[30]:  4.000000 14.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[31]:  2.000000  3.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 331/58 = 5.706897
number of bytes read:
dram[0]:       128         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:       128         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:       128       160         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:       128         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:        96        32         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:       128       256         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:        64        96         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:       160       128         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:       256       352         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:        96       256         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0       128         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:       160       128         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:       160       160         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:       224       288         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:        64       640         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:        96        32         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0       192         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:       256       384         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:       224       416         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:        32       128         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:       384       352         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:       128        32         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:       192       224         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:       160       384         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:        64       320         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:        96       384         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:        32       192         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:        96       160         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:        64       224         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:       128       448         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:        64        96         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total bytes read: 10592
Bmin_bank_accesses = 0!
chip skew: 736/64 = 11.50
number of bytes accessed:
dram[0]:       128         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:       128         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:       128       160         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:       128         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:        96        32         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:       128       256         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:        64        96         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:       160       128         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:       256       352         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:        96       256         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0       128         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:       160       128         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:       160       160         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:       224       288         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:        64       640         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:        96        32         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0       192         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:       256       384         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:       224       416         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:        32       128         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:       384       352         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:       128        32         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:       192       224         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:       160       384         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:        64       320         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:        96       384         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:        32       192         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:        96       160         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:        64       224         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:       128       448         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:        64        96         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram bytes accesed = 10592
min_bank_accesses = 0!
chip skew: 736/64 = 11.50
number of bytes written:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:         17    none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:     none          48    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:         15    none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:         24        24    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:         30    none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:         27       118    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[6]:         17        21    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[7]:         30        45    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[8]:         22        24    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[9]:         16        22    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[10]:         25        18    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[11]:     none          24    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[12]:         31        28    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[13]:         18        28    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[14]:         18        16    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[15]:         34        23    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[16]:         23        50    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[17]:     none          14    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[18]:         15        17    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[19]:         17        19    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[20]:         13        15    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[21]:         17        26    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[22]:         15        50    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[23]:         20        18    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[24]:         28        20    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[25]:         13        31    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[26]:         21        20    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[27]:         35        22    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[28]:         23        13    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[29]:         31        14    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[30]:         15        18    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[31]:         20        15    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        501         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[1]:          0       502         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:        504         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[3]:        504       501         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:        502         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[5]:        502       502         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[6]:        504       502         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[7]:        502       501         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[8]:        504       502         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[9]:        503       501         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[10]:        502       502         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[11]:          0       501         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[12]:        503       503         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[13]:        504       501         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[14]:        504       501         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[15]:        503       505         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[16]:        437       437         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[17]:          0       436         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[18]:        438       443         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[19]:        438       436         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[20]:        438       437         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[21]:        438       436         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[22]:        439       438         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[23]:        438       436         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[24]:        438       436         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[25]:        439       437         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[26]:        439       439         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[27]:        436       437         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[28]:        437       438         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[29]:        438       437         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[30]:        437       436         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[31]:        437       436         0         0         0         0         0         0         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=123857 n_nop=123852 n_act=1 n_pre=0 n_ref_event=0 n_req=4 n_rd=4 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001292
n_activity=128 dram_eff=0.125
bk0: 4a 123831i bk1: 0a 123857i bk2: 0a 123857i bk3: 0a 123857i bk4: 0a 123857i bk5: 0a 123857i bk6: 0a 123857i bk7: 0a 123857i bk8: 0a 123857i bk9: 0a 123857i bk10: 0a 123857i bk11: 0a 123857i bk12: 0a 123857i bk13: 0a 123857i bk14: 0a 123857i bk15: 0a 123857i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000129 
total_CMD = 123857 
util_bw = 16 
Wasted_Col = 26 
Wasted_Row = 0 
Idle = 123815 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 2 
rwq = 0 
CCDLc_limit_alone = 2 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 123857 
n_nop = 123852 
Read = 4 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 1 
n_pre = 0 
n_ref = 0 
n_req = 4 
total_req = 4 

Dual Bus Interface Util: 
issued_total_row = 1 
issued_total_col = 4 
Row_Bus_Util =  0.000008 
CoL_Bus_Util = 0.000032 
Either_Row_CoL_Bus_Util = 0.000040 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=123857 n_nop=123854 n_act=1 n_pre=0 n_ref_event=0 n_req=2 n_rd=2 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=6.459e-05
n_activity=78 dram_eff=0.1026
bk0: 0a 123857i bk1: 2a 123833i bk2: 0a 123856i bk3: 0a 123857i bk4: 0a 123857i bk5: 0a 123857i bk6: 0a 123857i bk7: 0a 123857i bk8: 0a 123857i bk9: 0a 123857i bk10: 0a 123857i bk11: 0a 123857i bk12: 0a 123857i bk13: 0a 123857i bk14: 0a 123857i bk15: 0a 123857i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.500000
Row_Buffer_Locality_read = 0.500000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000065 
total_CMD = 123857 
util_bw = 8 
Wasted_Col = 24 
Wasted_Row = 0 
Idle = 123825 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 123857 
n_nop = 123854 
Read = 2 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 1 
n_pre = 0 
n_ref = 0 
n_req = 2 
total_req = 2 

Dual Bus Interface Util: 
issued_total_row = 1 
issued_total_col = 2 
Row_Bus_Util =  0.000008 
CoL_Bus_Util = 0.000016 
Either_Row_CoL_Bus_Util = 0.000024 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=123857 n_nop=123852 n_act=1 n_pre=0 n_ref_event=0 n_req=4 n_rd=4 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001292
n_activity=90 dram_eff=0.1778
bk0: 4a 123826i bk1: 0a 123857i bk2: 0a 123857i bk3: 0a 123857i bk4: 0a 123857i bk5: 0a 123857i bk6: 0a 123857i bk7: 0a 123857i bk8: 0a 123857i bk9: 0a 123857i bk10: 0a 123857i bk11: 0a 123857i bk12: 0a 123857i bk13: 0a 123857i bk14: 0a 123857i bk15: 0a 123857i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000129 
total_CMD = 123857 
util_bw = 16 
Wasted_Col = 28 
Wasted_Row = 0 
Idle = 123813 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 4 
rwq = 0 
CCDLc_limit_alone = 4 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 123857 
n_nop = 123852 
Read = 4 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 1 
n_pre = 0 
n_ref = 0 
n_req = 4 
total_req = 4 

Dual Bus Interface Util: 
issued_total_row = 1 
issued_total_col = 4 
Row_Bus_Util =  0.000008 
CoL_Bus_Util = 0.000032 
Either_Row_CoL_Bus_Util = 0.000040 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000161 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000161477
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=123857 n_nop=123846 n_act=2 n_pre=0 n_ref_event=0 n_req=9 n_rd=9 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002907
n_activity=250 dram_eff=0.144
bk0: 4a 123824i bk1: 5a 123831i bk2: 0a 123856i bk3: 0a 123856i bk4: 0a 123856i bk5: 0a 123857i bk6: 0a 123857i bk7: 0a 123857i bk8: 0a 123857i bk9: 0a 123857i bk10: 0a 123857i bk11: 0a 123857i bk12: 0a 123857i bk13: 0a 123857i bk14: 0a 123857i bk15: 0a 123858i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.777778
Row_Buffer_Locality_read = 0.777778
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000291 
total_CMD = 123857 
util_bw = 36 
Wasted_Col = 54 
Wasted_Row = 0 
Idle = 123767 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 123857 
n_nop = 123846 
Read = 9 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 9 
total_req = 9 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 9 
Row_Bus_Util =  0.000016 
CoL_Bus_Util = 0.000073 
Either_Row_CoL_Bus_Util = 0.000089 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000339 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000339101
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=123857 n_nop=123852 n_act=1 n_pre=0 n_ref_event=0 n_req=4 n_rd=4 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001292
n_activity=121 dram_eff=0.1322
bk0: 4a 123828i bk1: 0a 123857i bk2: 0a 123857i bk3: 0a 123857i bk4: 0a 123857i bk5: 0a 123857i bk6: 0a 123857i bk7: 0a 123857i bk8: 0a 123857i bk9: 0a 123857i bk10: 0a 123857i bk11: 0a 123857i bk12: 0a 123857i bk13: 0a 123857i bk14: 0a 123857i bk15: 0a 123857i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000129 
total_CMD = 123857 
util_bw = 16 
Wasted_Col = 26 
Wasted_Row = 0 
Idle = 123815 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 2 
rwq = 0 
CCDLc_limit_alone = 2 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 123857 
n_nop = 123852 
Read = 4 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 1 
n_pre = 0 
n_ref = 0 
n_req = 4 
total_req = 4 

Dual Bus Interface Util: 
issued_total_row = 1 
issued_total_col = 4 
Row_Bus_Util =  0.000008 
CoL_Bus_Util = 0.000032 
Either_Row_CoL_Bus_Util = 0.000040 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000032 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=3.22953e-05
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=123857 n_nop=123851 n_act=2 n_pre=0 n_ref_event=0 n_req=4 n_rd=4 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001292
n_activity=156 dram_eff=0.1026
bk0: 3a 123829i bk1: 1a 123833i bk2: 0a 123856i bk3: 0a 123856i bk4: 0a 123857i bk5: 0a 123857i bk6: 0a 123857i bk7: 0a 123857i bk8: 0a 123857i bk9: 0a 123857i bk10: 0a 123857i bk11: 0a 123857i bk12: 0a 123857i bk13: 0a 123857i bk14: 0a 123857i bk15: 0a 123857i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.500000
Row_Buffer_Locality_read = 0.500000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000129 
total_CMD = 123857 
util_bw = 16 
Wasted_Col = 50 
Wasted_Row = 0 
Idle = 123791 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 2 
rwq = 0 
CCDLc_limit_alone = 2 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 123857 
n_nop = 123851 
Read = 4 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 4 
total_req = 4 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 4 
Row_Bus_Util =  0.000016 
CoL_Bus_Util = 0.000032 
Either_Row_CoL_Bus_Util = 0.000048 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000024 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=2.42215e-05
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=123857 n_nop=123843 n_act=2 n_pre=0 n_ref_event=0 n_req=12 n_rd=12 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0003875
n_activity=262 dram_eff=0.1832
bk0: 4a 123824i bk1: 8a 123824i bk2: 0a 123856i bk3: 0a 123856i bk4: 0a 123856i bk5: 0a 123857i bk6: 0a 123857i bk7: 0a 123857i bk8: 0a 123857i bk9: 0a 123857i bk10: 0a 123857i bk11: 0a 123857i bk12: 0a 123857i bk13: 0a 123857i bk14: 0a 123857i bk15: 0a 123858i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.833333
Row_Buffer_Locality_read = 0.833333
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000388 
total_CMD = 123857 
util_bw = 48 
Wasted_Col = 57 
Wasted_Row = 0 
Idle = 123752 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 9 
rwq = 0 
CCDLc_limit_alone = 9 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 123857 
n_nop = 123843 
Read = 12 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 12 
total_req = 12 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 12 
Row_Bus_Util =  0.000016 
CoL_Bus_Util = 0.000097 
Either_Row_CoL_Bus_Util = 0.000113 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000517 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000516725
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=123857 n_nop=123850 n_act=2 n_pre=0 n_ref_event=0 n_req=5 n_rd=5 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001615
n_activity=200 dram_eff=0.1
bk0: 2a 123833i bk1: 3a 123833i bk2: 0a 123857i bk3: 0a 123857i bk4: 0a 123857i bk5: 0a 123857i bk6: 0a 123857i bk7: 0a 123857i bk8: 0a 123857i bk9: 0a 123857i bk10: 0a 123857i bk11: 0a 123857i bk12: 0a 123857i bk13: 0a 123857i bk14: 0a 123857i bk15: 0a 123857i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.600000
Row_Buffer_Locality_read = 0.600000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000161 
total_CMD = 123857 
util_bw = 20 
Wasted_Col = 48 
Wasted_Row = 0 
Idle = 123789 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 123857 
n_nop = 123850 
Read = 5 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 5 
total_req = 5 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 5 
Row_Bus_Util =  0.000016 
CoL_Bus_Util = 0.000040 
Either_Row_CoL_Bus_Util = 0.000057 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=123857 n_nop=123846 n_act=2 n_pre=0 n_ref_event=0 n_req=9 n_rd=9 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002907
n_activity=250 dram_eff=0.144
bk0: 5a 123824i bk1: 4a 123831i bk2: 0a 123856i bk3: 0a 123856i bk4: 0a 123856i bk5: 0a 123857i bk6: 0a 123857i bk7: 0a 123857i bk8: 0a 123857i bk9: 0a 123857i bk10: 0a 123857i bk11: 0a 123857i bk12: 0a 123857i bk13: 0a 123857i bk14: 0a 123857i bk15: 0a 123858i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.777778
Row_Buffer_Locality_read = 0.777778
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000291 
total_CMD = 123857 
util_bw = 36 
Wasted_Col = 54 
Wasted_Row = 0 
Idle = 123767 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 123857 
n_nop = 123846 
Read = 9 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 9 
total_req = 9 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 9 
Row_Bus_Util =  0.000016 
CoL_Bus_Util = 0.000073 
Either_Row_CoL_Bus_Util = 0.000089 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000339 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000339101
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=123857 n_nop=123836 n_act=2 n_pre=0 n_ref_event=0 n_req=19 n_rd=19 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0006136
n_activity=353 dram_eff=0.2153
bk0: 8a 123822i bk1: 11a 123826i bk2: 0a 123856i bk3: 0a 123856i bk4: 0a 123856i bk5: 0a 123856i bk6: 0a 123856i bk7: 0a 123856i bk8: 0a 123857i bk9: 0a 123857i bk10: 0a 123857i bk11: 0a 123857i bk12: 0a 123858i bk13: 0a 123858i bk14: 0a 123858i bk15: 0a 123858i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.894737
Row_Buffer_Locality_read = 0.894737
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000614 
total_CMD = 123857 
util_bw = 76 
Wasted_Col = 61 
Wasted_Row = 0 
Idle = 123720 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 13 
rwq = 0 
CCDLc_limit_alone = 13 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 123857 
n_nop = 123836 
Read = 19 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 19 
total_req = 19 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 19 
Row_Bus_Util =  0.000016 
CoL_Bus_Util = 0.000153 
Either_Row_CoL_Bus_Util = 0.000170 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000331 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000331027
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=123857 n_nop=123844 n_act=2 n_pre=0 n_ref_event=0 n_req=11 n_rd=11 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0003552
n_activity=268 dram_eff=0.1642
bk0: 3a 123833i bk1: 8a 123811i bk2: 0a 123857i bk3: 0a 123857i bk4: 0a 123857i bk5: 0a 123857i bk6: 0a 123857i bk7: 0a 123857i bk8: 0a 123857i bk9: 0a 123857i bk10: 0a 123857i bk11: 0a 123857i bk12: 0a 123857i bk13: 0a 123857i bk14: 0a 123857i bk15: 0a 123857i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.818182
Row_Buffer_Locality_read = 0.818182
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000355 
total_CMD = 123857 
util_bw = 44 
Wasted_Col = 58 
Wasted_Row = 0 
Idle = 123755 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 10 
rwq = 0 
CCDLc_limit_alone = 10 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 123857 
n_nop = 123844 
Read = 11 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 11 
total_req = 11 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 11 
Row_Bus_Util =  0.000016 
CoL_Bus_Util = 0.000089 
Either_Row_CoL_Bus_Util = 0.000105 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000299 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000298732
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=123857 n_nop=123852 n_act=1 n_pre=0 n_ref_event=0 n_req=4 n_rd=4 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001292
n_activity=128 dram_eff=0.125
bk0: 0a 123857i bk1: 4a 123831i bk2: 0a 123856i bk3: 0a 123857i bk4: 0a 123857i bk5: 0a 123857i bk6: 0a 123857i bk7: 0a 123857i bk8: 0a 123857i bk9: 0a 123857i bk10: 0a 123857i bk11: 0a 123857i bk12: 0a 123857i bk13: 0a 123857i bk14: 0a 123857i bk15: 0a 123857i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000129 
total_CMD = 123857 
util_bw = 16 
Wasted_Col = 26 
Wasted_Row = 0 
Idle = 123815 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 2 
rwq = 0 
CCDLc_limit_alone = 2 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 123857 
n_nop = 123852 
Read = 4 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 1 
n_pre = 0 
n_ref = 0 
n_req = 4 
total_req = 4 

Dual Bus Interface Util: 
issued_total_row = 1 
issued_total_col = 4 
Row_Bus_Util =  0.000008 
CoL_Bus_Util = 0.000032 
Either_Row_CoL_Bus_Util = 0.000040 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=123857 n_nop=123846 n_act=2 n_pre=0 n_ref_event=0 n_req=9 n_rd=9 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002907
n_activity=266 dram_eff=0.1353
bk0: 5a 123829i bk1: 4a 123828i bk2: 0a 123856i bk3: 0a 123856i bk4: 0a 123856i bk5: 0a 123856i bk6: 0a 123857i bk7: 0a 123857i bk8: 0a 123857i bk9: 0a 123857i bk10: 0a 123857i bk11: 0a 123857i bk12: 0a 123857i bk13: 0a 123857i bk14: 0a 123858i bk15: 0a 123858i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.777778
Row_Buffer_Locality_read = 0.777778
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000291 
total_CMD = 123857 
util_bw = 36 
Wasted_Col = 52 
Wasted_Row = 0 
Idle = 123769 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 4 
rwq = 0 
CCDLc_limit_alone = 4 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 123857 
n_nop = 123846 
Read = 9 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 9 
total_req = 9 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 9 
Row_Bus_Util =  0.000016 
CoL_Bus_Util = 0.000073 
Either_Row_CoL_Bus_Util = 0.000089 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000194 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000193772
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=123857 n_nop=123845 n_act=2 n_pre=0 n_ref_event=0 n_req=10 n_rd=10 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.000323
n_activity=272 dram_eff=0.1471
bk0: 5a 123824i bk1: 5a 123831i bk2: 0a 123856i bk3: 0a 123856i bk4: 0a 123856i bk5: 0a 123857i bk6: 0a 123857i bk7: 0a 123857i bk8: 0a 123857i bk9: 0a 123857i bk10: 0a 123857i bk11: 0a 123857i bk12: 0a 123857i bk13: 0a 123857i bk14: 0a 123857i bk15: 0a 123858i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.800000
Row_Buffer_Locality_read = 0.800000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000323 
total_CMD = 123857 
util_bw = 40 
Wasted_Col = 54 
Wasted_Row = 0 
Idle = 123763 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 123857 
n_nop = 123845 
Read = 10 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 10 
total_req = 10 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 10 
Row_Bus_Util =  0.000016 
CoL_Bus_Util = 0.000081 
Either_Row_CoL_Bus_Util = 0.000097 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000339 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000339101
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=123857 n_nop=123839 n_act=2 n_pre=0 n_ref_event=0 n_req=16 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0005167
n_activity=324 dram_eff=0.1975
bk0: 7a 123823i bk1: 9a 123823i bk2: 0a 123856i bk3: 0a 123856i bk4: 0a 123857i bk5: 0a 123857i bk6: 0a 123857i bk7: 0a 123857i bk8: 0a 123857i bk9: 0a 123857i bk10: 0a 123857i bk11: 0a 123857i bk12: 0a 123857i bk13: 0a 123857i bk14: 0a 123857i bk15: 0a 123857i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000517 
total_CMD = 123857 
util_bw = 64 
Wasted_Col = 61 
Wasted_Row = 0 
Idle = 123732 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 13 
rwq = 0 
CCDLc_limit_alone = 13 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 123857 
n_nop = 123839 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 16 
total_req = 16 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 16 
Row_Bus_Util =  0.000016 
CoL_Bus_Util = 0.000129 
Either_Row_CoL_Bus_Util = 0.000145 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000347 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000347175
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=123857 n_nop=123833 n_act=2 n_pre=0 n_ref_event=0 n_req=22 n_rd=22 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0007105
n_activity=402 dram_eff=0.2189
bk0: 2a 123833i bk1: 20a 123809i bk2: 0a 123857i bk3: 0a 123857i bk4: 0a 123857i bk5: 0a 123857i bk6: 0a 123857i bk7: 0a 123857i bk8: 0a 123857i bk9: 0a 123857i bk10: 0a 123857i bk11: 0a 123857i bk12: 0a 123857i bk13: 0a 123857i bk14: 0a 123857i bk15: 0a 123857i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.909091
Row_Buffer_Locality_read = 0.909091
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000710 
total_CMD = 123857 
util_bw = 88 
Wasted_Col = 63 
Wasted_Row = 0 
Idle = 123706 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 15 
rwq = 0 
CCDLc_limit_alone = 15 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 123857 
n_nop = 123833 
Read = 22 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 22 
total_req = 22 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 22 
Row_Bus_Util =  0.000016 
CoL_Bus_Util = 0.000178 
Either_Row_CoL_Bus_Util = 0.000194 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000549 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00054902
Memory Partition 16: 
Cache L2_bank_032:
MSHR contents

Cache L2_bank_033:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[16]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=123857 n_nop=123851 n_act=2 n_pre=0 n_ref_event=0 n_req=4 n_rd=4 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=3.23e-05
n_activity=186 dram_eff=0.02151
bk0: 3a 123835i bk1: 1a 123835i bk2: 0a 123857i bk3: 0a 123857i bk4: 0a 123857i bk5: 0a 123857i bk6: 0a 123857i bk7: 0a 123857i bk8: 0a 123857i bk9: 0a 123857i bk10: 0a 123857i bk11: 0a 123857i bk12: 0a 123857i bk13: 0a 123857i bk14: 0a 123857i bk15: 0a 123857i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.500000
Row_Buffer_Locality_read = 0.500000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000032 
total_CMD = 123857 
util_bw = 4 
Wasted_Col = 44 
Wasted_Row = 0 
Idle = 123809 

BW Util Bottlenecks: 
RCDc_limit = 44 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 123857 
n_nop = 123851 
Read = 4 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 4 
total_req = 4 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 4 
Row_Bus_Util =  0.000016 
CoL_Bus_Util = 0.000032 
Either_Row_CoL_Bus_Util = 0.000048 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 17: 
Cache L2_bank_034:
MSHR contents

Cache L2_bank_035:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[17]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=123857 n_nop=123850 n_act=1 n_pre=0 n_ref_event=0 n_req=6 n_rd=6 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=4.844e-05
n_activity=127 dram_eff=0.04724
bk0: 0a 123857i bk1: 6a 123835i bk2: 0a 123857i bk3: 0a 123857i bk4: 0a 123857i bk5: 0a 123857i bk6: 0a 123857i bk7: 0a 123857i bk8: 0a 123857i bk9: 0a 123857i bk10: 0a 123857i bk11: 0a 123857i bk12: 0a 123857i bk13: 0a 123857i bk14: 0a 123857i bk15: 0a 123857i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.833333
Row_Buffer_Locality_read = 0.833333
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000048 
total_CMD = 123857 
util_bw = 6 
Wasted_Col = 22 
Wasted_Row = 0 
Idle = 123829 

BW Util Bottlenecks: 
RCDc_limit = 22 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 123857 
n_nop = 123850 
Read = 6 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 1 
n_pre = 0 
n_ref = 0 
n_req = 6 
total_req = 6 

Dual Bus Interface Util: 
issued_total_row = 1 
issued_total_col = 6 
Row_Bus_Util =  0.000008 
CoL_Bus_Util = 0.000048 
Either_Row_CoL_Bus_Util = 0.000057 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 18: 
Cache L2_bank_036:
MSHR contents

Cache L2_bank_037:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[18]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=123857 n_nop=123835 n_act=2 n_pre=0 n_ref_event=0 n_req=20 n_rd=20 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001615
n_activity=310 dram_eff=0.06452
bk0: 8a 123829i bk1: 12a 123823i bk2: 0a 123857i bk3: 0a 123857i bk4: 0a 123857i bk5: 0a 123857i bk6: 0a 123857i bk7: 0a 123857i bk8: 0a 123857i bk9: 0a 123857i bk10: 0a 123857i bk11: 0a 123857i bk12: 0a 123857i bk13: 0a 123857i bk14: 0a 123857i bk15: 0a 123857i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.900000
Row_Buffer_Locality_read = 0.900000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000161 
total_CMD = 123857 
util_bw = 20 
Wasted_Col = 62 
Wasted_Row = 0 
Idle = 123775 

BW Util Bottlenecks: 
RCDc_limit = 44 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 18 
rwq = 0 
CCDLc_limit_alone = 18 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 123857 
n_nop = 123835 
Read = 20 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 20 
total_req = 20 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 20 
Row_Bus_Util =  0.000016 
CoL_Bus_Util = 0.000161 
Either_Row_CoL_Bus_Util = 0.000178 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000799 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.000799309
Memory Partition 19: 
Cache L2_bank_038:
MSHR contents

Cache L2_bank_039:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[19]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=123857 n_nop=123835 n_act=2 n_pre=0 n_ref_event=0 n_req=20 n_rd=20 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001615
n_activity=372 dram_eff=0.05376
bk0: 7a 123829i bk1: 13a 123835i bk2: 0a 123857i bk3: 0a 123857i bk4: 0a 123857i bk5: 0a 123857i bk6: 0a 123857i bk7: 0a 123857i bk8: 0a 123857i bk9: 0a 123857i bk10: 0a 123857i bk11: 0a 123857i bk12: 0a 123857i bk13: 0a 123857i bk14: 0a 123857i bk15: 0a 123857i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.900000
Row_Buffer_Locality_read = 0.900000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.029412
Bank_Level_Parallism_Col = 1.030303
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.030303 

BW Util details:
bwutil = 0.000161 
total_CMD = 123857 
util_bw = 20 
Wasted_Col = 48 
Wasted_Row = 0 
Idle = 123789 

BW Util Bottlenecks: 
RCDc_limit = 42 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 123857 
n_nop = 123835 
Read = 20 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 20 
total_req = 20 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 20 
Row_Bus_Util =  0.000016 
CoL_Bus_Util = 0.000161 
Either_Row_CoL_Bus_Util = 0.000178 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000291 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000290658
Memory Partition 20: 
Cache L2_bank_040:
MSHR contents

Cache L2_bank_041:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[20]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=123857 n_nop=123850 n_act=2 n_pre=0 n_ref_event=0 n_req=5 n_rd=5 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=4.037e-05
n_activity=168 dram_eff=0.02976
bk0: 1a 123835i bk1: 4a 123832i bk2: 0a 123857i bk3: 0a 123857i bk4: 0a 123857i bk5: 0a 123857i bk6: 0a 123857i bk7: 0a 123857i bk8: 0a 123857i bk9: 0a 123857i bk10: 0a 123857i bk11: 0a 123857i bk12: 0a 123857i bk13: 0a 123857i bk14: 0a 123857i bk15: 0a 123857i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.600000
Row_Buffer_Locality_read = 0.600000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000040 
total_CMD = 123857 
util_bw = 5 
Wasted_Col = 47 
Wasted_Row = 0 
Idle = 123805 

BW Util Bottlenecks: 
RCDc_limit = 44 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 3 
rwq = 0 
CCDLc_limit_alone = 3 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 123857 
n_nop = 123850 
Read = 5 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 5 
total_req = 5 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 5 
Row_Bus_Util =  0.000016 
CoL_Bus_Util = 0.000040 
Either_Row_CoL_Bus_Util = 0.000057 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000153 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000153403
Memory Partition 21: 
Cache L2_bank_042:
MSHR contents

Cache L2_bank_043:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[21]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=123857 n_nop=123832 n_act=2 n_pre=0 n_ref_event=0 n_req=23 n_rd=23 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001857
n_activity=431 dram_eff=0.05336
bk0: 12a 123829i bk1: 11a 123835i bk2: 0a 123857i bk3: 0a 123857i bk4: 0a 123857i bk5: 0a 123857i bk6: 0a 123857i bk7: 0a 123857i bk8: 0a 123857i bk9: 0a 123857i bk10: 0a 123857i bk11: 0a 123857i bk12: 0a 123857i bk13: 0a 123857i bk14: 0a 123857i bk15: 0a 123857i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.913043
Row_Buffer_Locality_read = 0.913043
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.013889
Bank_Level_Parallism_Col = 1.014286
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.014286 

BW Util details:
bwutil = 0.000186 
total_CMD = 123857 
util_bw = 23 
Wasted_Col = 49 
Wasted_Row = 0 
Idle = 123785 

BW Util Bottlenecks: 
RCDc_limit = 43 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 123857 
n_nop = 123832 
Read = 23 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 23 
total_req = 23 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 23 
Row_Bus_Util =  0.000016 
CoL_Bus_Util = 0.000186 
Either_Row_CoL_Bus_Util = 0.000202 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000291 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000290658
Memory Partition 22: 
Cache L2_bank_044:
MSHR contents

Cache L2_bank_045:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[22]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=123857 n_nop=123850 n_act=2 n_pre=0 n_ref_event=0 n_req=5 n_rd=5 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=4.037e-05
n_activity=165 dram_eff=0.0303
bk0: 4a 123829i bk1: 1a 123835i bk2: 0a 123857i bk3: 0a 123857i bk4: 0a 123857i bk5: 0a 123857i bk6: 0a 123857i bk7: 0a 123857i bk8: 0a 123857i bk9: 0a 123857i bk10: 0a 123857i bk11: 0a 123857i bk12: 0a 123857i bk13: 0a 123857i bk14: 0a 123857i bk15: 0a 123857i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.600000
Row_Buffer_Locality_read = 0.600000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000040 
total_CMD = 123857 
util_bw = 5 
Wasted_Col = 50 
Wasted_Row = 0 
Idle = 123802 

BW Util Bottlenecks: 
RCDc_limit = 44 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 123857 
n_nop = 123850 
Read = 5 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 5 
total_req = 5 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 5 
Row_Bus_Util =  0.000016 
CoL_Bus_Util = 0.000040 
Either_Row_CoL_Bus_Util = 0.000057 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000299 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000298732
Memory Partition 23: 
Cache L2_bank_046:
MSHR contents

Cache L2_bank_047:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[23]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=123857 n_nop=123842 n_act=2 n_pre=0 n_ref_event=0 n_req=13 n_rd=13 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.000105
n_activity=266 dram_eff=0.04887
bk0: 6a 123829i bk1: 7a 123835i bk2: 0a 123857i bk3: 0a 123857i bk4: 0a 123857i bk5: 0a 123857i bk6: 0a 123857i bk7: 0a 123857i bk8: 0a 123857i bk9: 0a 123857i bk10: 0a 123857i bk11: 0a 123857i bk12: 0a 123857i bk13: 0a 123857i bk14: 0a 123857i bk15: 0a 123857i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.846154
Row_Buffer_Locality_read = 0.846154
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000105 
total_CMD = 123857 
util_bw = 13 
Wasted_Col = 50 
Wasted_Row = 0 
Idle = 123794 

BW Util Bottlenecks: 
RCDc_limit = 44 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 123857 
n_nop = 123842 
Read = 13 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 13 
total_req = 13 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 13 
Row_Bus_Util =  0.000016 
CoL_Bus_Util = 0.000105 
Either_Row_CoL_Bus_Util = 0.000121 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000275 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00027451
Memory Partition 24: 
Cache L2_bank_048:
MSHR contents

Cache L2_bank_049:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[24]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=123857 n_nop=123838 n_act=2 n_pre=0 n_ref_event=0 n_req=17 n_rd=17 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001373
n_activity=354 dram_eff=0.04802
bk0: 5a 123832i bk1: 12a 123835i bk2: 0a 123857i bk3: 0a 123857i bk4: 0a 123857i bk5: 0a 123857i bk6: 0a 123857i bk7: 0a 123857i bk8: 0a 123857i bk9: 0a 123857i bk10: 0a 123857i bk11: 0a 123857i bk12: 0a 123857i bk13: 0a 123857i bk14: 0a 123857i bk15: 0a 123857i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.882353
Row_Buffer_Locality_read = 0.882353
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000137 
total_CMD = 123857 
util_bw = 17 
Wasted_Col = 47 
Wasted_Row = 0 
Idle = 123793 

BW Util Bottlenecks: 
RCDc_limit = 44 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 3 
rwq = 0 
CCDLc_limit_alone = 3 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 123857 
n_nop = 123838 
Read = 17 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 17 
total_req = 17 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 17 
Row_Bus_Util =  0.000016 
CoL_Bus_Util = 0.000137 
Either_Row_CoL_Bus_Util = 0.000153 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000153 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000153403
Memory Partition 25: 
Cache L2_bank_050:
MSHR contents

Cache L2_bank_051:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[25]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=123857 n_nop=123843 n_act=2 n_pre=0 n_ref_event=0 n_req=12 n_rd=12 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=9.689e-05
n_activity=259 dram_eff=0.04633
bk0: 2a 123832i bk1: 10a 123832i bk2: 0a 123857i bk3: 0a 123857i bk4: 0a 123857i bk5: 0a 123857i bk6: 0a 123857i bk7: 0a 123857i bk8: 0a 123857i bk9: 0a 123857i bk10: 0a 123857i bk11: 0a 123857i bk12: 0a 123857i bk13: 0a 123857i bk14: 0a 123857i bk15: 0a 123857i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.833333
Row_Buffer_Locality_read = 0.833333
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000097 
total_CMD = 123857 
util_bw = 12 
Wasted_Col = 50 
Wasted_Row = 0 
Idle = 123795 

BW Util Bottlenecks: 
RCDc_limit = 44 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 123857 
n_nop = 123843 
Read = 12 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 12 
total_req = 12 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 12 
Row_Bus_Util =  0.000016 
CoL_Bus_Util = 0.000097 
Either_Row_CoL_Bus_Util = 0.000113 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000307 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000306805
Memory Partition 26: 
Cache L2_bank_052:
MSHR contents

Cache L2_bank_053:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[26]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=123857 n_nop=123840 n_act=2 n_pre=0 n_ref_event=0 n_req=15 n_rd=15 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001211
n_activity=271 dram_eff=0.05535
bk0: 3a 123829i bk1: 12a 123832i bk2: 0a 123857i bk3: 0a 123857i bk4: 0a 123857i bk5: 0a 123857i bk6: 0a 123857i bk7: 0a 123857i bk8: 0a 123857i bk9: 0a 123857i bk10: 0a 123857i bk11: 0a 123857i bk12: 0a 123857i bk13: 0a 123857i bk14: 0a 123857i bk15: 0a 123857i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.866667
Row_Buffer_Locality_read = 0.866667
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000121 
total_CMD = 123857 
util_bw = 15 
Wasted_Col = 53 
Wasted_Row = 0 
Idle = 123789 

BW Util Bottlenecks: 
RCDc_limit = 44 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 9 
rwq = 0 
CCDLc_limit_alone = 9 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 123857 
n_nop = 123840 
Read = 15 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 15 
total_req = 15 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 15 
Row_Bus_Util =  0.000016 
CoL_Bus_Util = 0.000121 
Either_Row_CoL_Bus_Util = 0.000137 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000347 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000347175
Memory Partition 27: 
Cache L2_bank_054:
MSHR contents

Cache L2_bank_055:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[27]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=123857 n_nop=123848 n_act=2 n_pre=0 n_ref_event=0 n_req=7 n_rd=7 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=5.652e-05
n_activity=212 dram_eff=0.03302
bk0: 1a 123835i bk1: 6a 123832i bk2: 0a 123857i bk3: 0a 123857i bk4: 0a 123857i bk5: 0a 123857i bk6: 0a 123857i bk7: 0a 123857i bk8: 0a 123857i bk9: 0a 123857i bk10: 0a 123857i bk11: 0a 123857i bk12: 0a 123857i bk13: 0a 123857i bk14: 0a 123857i bk15: 0a 123857i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.714286
Row_Buffer_Locality_read = 0.714286
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000057 
total_CMD = 123857 
util_bw = 7 
Wasted_Col = 47 
Wasted_Row = 0 
Idle = 123803 

BW Util Bottlenecks: 
RCDc_limit = 44 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 3 
rwq = 0 
CCDLc_limit_alone = 3 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 123857 
n_nop = 123848 
Read = 7 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 7 
total_req = 7 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 7 
Row_Bus_Util =  0.000016 
CoL_Bus_Util = 0.000057 
Either_Row_CoL_Bus_Util = 0.000073 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000153 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000153403
Memory Partition 28: 
Cache L2_bank_056:
MSHR contents

Cache L2_bank_057:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[28]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=123857 n_nop=123847 n_act=2 n_pre=0 n_ref_event=0 n_req=8 n_rd=8 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=6.459e-05
n_activity=194 dram_eff=0.04124
bk0: 3a 123835i bk1: 5a 123829i bk2: 0a 123857i bk3: 0a 123857i bk4: 0a 123857i bk5: 0a 123857i bk6: 0a 123857i bk7: 0a 123857i bk8: 0a 123857i bk9: 0a 123857i bk10: 0a 123857i bk11: 0a 123857i bk12: 0a 123857i bk13: 0a 123857i bk14: 0a 123857i bk15: 0a 123857i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000065 
total_CMD = 123857 
util_bw = 8 
Wasted_Col = 50 
Wasted_Row = 0 
Idle = 123799 

BW Util Bottlenecks: 
RCDc_limit = 44 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 123857 
n_nop = 123847 
Read = 8 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 8 
total_req = 8 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 8 
Row_Bus_Util =  0.000016 
CoL_Bus_Util = 0.000065 
Either_Row_CoL_Bus_Util = 0.000081 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000291 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000290658
Memory Partition 29: 
Cache L2_bank_058:
MSHR contents

Cache L2_bank_059:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[29]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=123857 n_nop=123846 n_act=2 n_pre=0 n_ref_event=0 n_req=9 n_rd=9 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=7.266e-05
n_activity=220 dram_eff=0.04091
bk0: 2a 123835i bk1: 7a 123832i bk2: 0a 123857i bk3: 0a 123857i bk4: 0a 123857i bk5: 0a 123857i bk6: 0a 123857i bk7: 0a 123857i bk8: 0a 123857i bk9: 0a 123857i bk10: 0a 123857i bk11: 0a 123857i bk12: 0a 123857i bk13: 0a 123857i bk14: 0a 123857i bk15: 0a 123857i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.777778
Row_Buffer_Locality_read = 0.777778
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000073 
total_CMD = 123857 
util_bw = 9 
Wasted_Col = 47 
Wasted_Row = 0 
Idle = 123801 

BW Util Bottlenecks: 
RCDc_limit = 44 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 3 
rwq = 0 
CCDLc_limit_alone = 3 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 123857 
n_nop = 123846 
Read = 9 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 9 
total_req = 9 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 9 
Row_Bus_Util =  0.000016 
CoL_Bus_Util = 0.000073 
Either_Row_CoL_Bus_Util = 0.000089 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000153 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000153403
Memory Partition 30: 
Cache L2_bank_060:
MSHR contents

Cache L2_bank_061:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[30]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=123857 n_nop=123837 n_act=2 n_pre=0 n_ref_event=0 n_req=18 n_rd=18 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001453
n_activity=358 dram_eff=0.05028
bk0: 4a 123832i bk1: 14a 123835i bk2: 0a 123857i bk3: 0a 123857i bk4: 0a 123857i bk5: 0a 123857i bk6: 0a 123857i bk7: 0a 123857i bk8: 0a 123857i bk9: 0a 123857i bk10: 0a 123857i bk11: 0a 123857i bk12: 0a 123857i bk13: 0a 123857i bk14: 0a 123857i bk15: 0a 123857i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.888889
Row_Buffer_Locality_read = 0.888889
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000145 
total_CMD = 123857 
util_bw = 18 
Wasted_Col = 47 
Wasted_Row = 0 
Idle = 123792 

BW Util Bottlenecks: 
RCDc_limit = 44 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 3 
rwq = 0 
CCDLc_limit_alone = 3 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 123857 
n_nop = 123837 
Read = 18 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 18 
total_req = 18 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 18 
Row_Bus_Util =  0.000016 
CoL_Bus_Util = 0.000145 
Either_Row_CoL_Bus_Util = 0.000161 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000153 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000153403
Memory Partition 31: 
Cache L2_bank_062:
MSHR contents

Cache L2_bank_063:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[31]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=123857 n_nop=123850 n_act=2 n_pre=0 n_ref_event=0 n_req=5 n_rd=5 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=4.037e-05
n_activity=169 dram_eff=0.02959
bk0: 2a 123832i bk1: 3a 123835i bk2: 0a 123857i bk3: 0a 123857i bk4: 0a 123857i bk5: 0a 123857i bk6: 0a 123857i bk7: 0a 123857i bk8: 0a 123857i bk9: 0a 123857i bk10: 0a 123857i bk11: 0a 123857i bk12: 0a 123857i bk13: 0a 123857i bk14: 0a 123857i bk15: 0a 123857i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.600000
Row_Buffer_Locality_read = 0.600000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000040 
total_CMD = 123857 
util_bw = 5 
Wasted_Col = 47 
Wasted_Row = 0 
Idle = 123805 

BW Util Bottlenecks: 
RCDc_limit = 44 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 3 
rwq = 0 
CCDLc_limit_alone = 3 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 123857 
n_nop = 123850 
Read = 5 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 5 
total_req = 5 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 5 
Row_Bus_Util =  0.000016 
CoL_Bus_Util = 0.000040 
Either_Row_CoL_Bus_Util = 0.000057 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000048 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=4.8443e-05

========= L2 cache stats =========
L2_cache_bank[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 5, Miss = 4, Miss_rate = 0.800, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 6, Miss = 5, Miss_rate = 0.833, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 5, Miss = 4, Miss_rate = 0.800, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 4, Miss = 4, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 7, Miss = 6, Miss_rate = 0.857, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 13, Miss = 8, Miss_rate = 0.615, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 6, Miss = 4, Miss_rate = 0.667, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 6, Miss = 4, Miss_rate = 0.667, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 12, Miss = 8, Miss_rate = 0.667, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 11, Miss = 9, Miss_rate = 0.818, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[12]: Access = 8, Miss = 7, Miss_rate = 0.875, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[13]: Access = 11, Miss = 9, Miss_rate = 0.818, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[14]: Access = 6, Miss = 4, Miss_rate = 0.667, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[15]: Access = 15, Miss = 9, Miss_rate = 0.600, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[16]: Access = 10, Miss = 7, Miss_rate = 0.700, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[17]: Access = 9, Miss = 7, Miss_rate = 0.778, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[18]: Access = 18, Miss = 15, Miss_rate = 0.833, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[19]: Access = 13, Miss = 11, Miss_rate = 0.846, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[20]: Access = 6, Miss = 5, Miss_rate = 0.833, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[21]: Access = 12, Miss = 9, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[22]: Access = 5, Miss = 4, Miss_rate = 0.800, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[23]: Access = 4, Miss = 3, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[24]: Access = 11, Miss = 9, Miss_rate = 0.818, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[25]: Access = 16, Miss = 11, Miss_rate = 0.688, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[27]: Access = 21, Miss = 16, Miss_rate = 0.762, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[28]: Access = 5, Miss = 5, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[29]: Access = 15, Miss = 12, Miss_rate = 0.800, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[30]: Access = 23, Miss = 18, Miss_rate = 0.783, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[31]: Access = 25, Miss = 20, Miss_rate = 0.800, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 308
L2_total_cache_misses = 237
L2_total_cache_miss_rate = 0.7695
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 26
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 59
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 85
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 45
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 15
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 78
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 170
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 138
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.000
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=666
icnt_total_pkts_simt_to_mem=666
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 666
Req_Network_cycles = 27972
Req_Network_injected_packets_per_cycle =       0.0238 
Req_Network_conflicts_per_cycle =       0.0002
Req_Network_conflicts_per_cycle_util =       0.0118
Req_Bank_Level_Parallism =       1.3136
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.0000
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0004

Reply_Network_injected_packets_num = 666
Reply_Network_cycles = 27972
Reply_Network_injected_packets_per_cycle =        0.0238
Reply_Network_conflicts_per_cycle =        0.0014
Reply_Network_conflicts_per_cycle_util =       0.0672
Reply_Bank_Level_Parallism =       1.1193
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.0000
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0005
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 3 sec (3 sec)
gpgpu_simulation_rate = 14790 (inst/sec)
gpgpu_simulation_rate = 9324 (cycle/sec)
gpgpu_silicon_slowdown = 121407x
Processing kernel /root/Repos/shared/accel-sim-framework/hw_run/traces/device-0/12.8/nw-rodinia-2.0-ft/128_10___data_result_128_10_txt/traces/kernel-4-ctx_0x55953fa72040.traceg.xz
-kernel name = _Z20needle_cuda_shared_1PiS_S_iiii
-kernel id = 4
-grid dim = (4,1,1)
-block dim = (16,1,1)
-shmem = 2180
-nregs = 40
-binary version = 86
-cuda stream id = 0
-shmem base_addr = 0x00007f3d29000000
-local mem base_addr = 0x00007f3d27000000
-nvbit version = 1.7.6
-accelsim tracer version = 5
-enable lineinfo = 0
Header info loaded for kernel command : /root/Repos/shared/accel-sim-framework/hw_run/traces/device-0/12.8/nw-rodinia-2.0-ft/128_10___data_result_128_10_txt/traces/kernel-4-ctx_0x55953fa72040.traceg.xz
launching kernel name: _Z20needle_cuda_shared_1PiS_S_iiii uid: 4 cuda_stream_id: 0
GPGPU-Sim uArch: Shader 6 bind to kernel 4 '_Z20needle_cuda_shared_1PiS_S_iiii'
GPGPU-Sim: Reconfigure L1 cache to 120KB
thread block = 0,0,0
GPGPU-Sim uArch: Shader 7 bind to kernel 4 '_Z20needle_cuda_shared_1PiS_S_iiii'
thread block = 1,0,0
GPGPU-Sim uArch: Shader 8 bind to kernel 4 '_Z20needle_cuda_shared_1PiS_S_iiii'
thread block = 2,0,0
GPGPU-Sim uArch: Shader 9 bind to kernel 4 '_Z20needle_cuda_shared_1PiS_S_iiii'
thread block = 3,0,0
Destroy streams for kernel 4: size 0
kernel_name = _Z20needle_cuda_shared_1PiS_S_iiii 
kernel_launch_uid = 4 
kernel_stream_id = 0
gpu_sim_cycle = 9346
gpu_sim_insn = 29580
gpu_ipc =       3.1650
gpu_tot_sim_cycle = 37318
gpu_tot_sim_insn = 73950
gpu_tot_ipc =       1.9816
gpu_tot_issued_cta = 10
gpu_occupancy = 2.0833% 
gpu_tot_occupancy = 2.0833% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.0475
partiton_level_parallism_total  =       0.0297
partiton_level_parallism_util =       1.9304
partiton_level_parallism_util_total  =       1.5061
L2_BW  =       1.7209 GB/Sec
L2_BW_total  =       1.0775 GB/Sec
gpu_total_sim_rate=18487

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[28]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[29]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[30]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[31]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[32]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[33]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[34]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[35]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[36]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[37]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[38]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[39]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[40]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[41]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[42]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[43]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[44]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[45]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 1120
	L1D_total_cache_misses = 970
	L1D_total_cache_miss_rate = 0.8661
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.004
	L1D_cache_fill_port_util = 0.016
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 10
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 424
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 226
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 140
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 94
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 226
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 660
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 460

Total_core_cache_fail_stats:
ctas_completed 10, Shader 0 warp_id issue ditsribution:
warp_id:
0, 
distro:
661, 
gpgpu_n_tot_thrd_icount = 211520
gpgpu_n_tot_w_icount = 6610
gpgpu_n_stall_shd_mem = 4330
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 650
gpgpu_n_mem_write_global = 460
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 2890
gpgpu_n_store_insn = 2560
gpgpu_n_shmem_insn = 18250
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 4200
gpgpu_n_l1cache_bkconflict = 130
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 4200
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 130
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:40	W0_Idle:127804	W0_Scoreboard:32708	W1:290	W2:260	W3:260	W4:260	W5:260	W6:260	W7:260	W8:260	W9:260	W10:260	W11:260	W12:260	W13:260	W14:260	W15:260	W16:2670	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:0
single_issue_nums: WS0:6610	WS1:0	WS2:0	WS3:0	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 5200 {8:650,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 18400 {40:460,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 26000 {40:650,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 3680 {8:460,}
maxmflatency = 505 
max_icnt2mem_latency = 49 
maxmrqlatency = 6 
max_icnt2sh_latency = 6 
averagemflatency = 363 
avg_icnt2mem_latency = 50 
avg_mrq_latency = 0 
avg_icnt2sh_latency = 2 
mrq_lat_table:483 	6 	44 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	577 	533 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	1110 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	1100 	10 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	8 	14 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:      5535      5556         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:      5633      6155         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:      5556      6168         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:      5604      5583         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:      6159      6172         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:      6154      6129         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:      5618      5611         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:      6162      6148         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:      5590      5549         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:      5633      5569         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:      6163      5625         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:      5583      5562         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:      6167      5646         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:      5625      5633         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:      5597      5576         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:      6171      5590         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:      6097      6089         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:      5547      5505         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:      5498      5578         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:      5485      5498         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:      5549      5533         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:      5491      5512         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:      5505      6061         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:      5547      5485         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:      6105      5581         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:      5578      5533         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:      6087      5547         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:      6093      5554         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:      6101      5540         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:      6104      5575         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:      5519      5491         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:      6088      5491         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:  7.000000  2.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:  1.000000  5.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:  4.000000  1.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:  9.000000  9.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:  6.000000  1.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:  5.000000  2.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]:  4.000000 11.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]:  5.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[8]: 10.000000  6.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[9]: 12.000000 16.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[10]:  8.000000  9.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[11]:  1.000000  9.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[12]: 10.000000  9.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[13]: 13.000000 13.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[14]: 11.000000 14.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[15]:  8.000000 25.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[16]:  5.000000  3.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[17]:  6.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[18]: 12.000000 15.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[19]: 10.000000 18.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[20]:  3.000000  6.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[21]: 14.000000 14.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[22]:  5.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[23]: 13.000000 10.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[24]:  6.000000 15.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[25]:  3.000000 16.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[26]:  5.000000 13.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[27]:  4.000000  7.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[28]:  7.000000  5.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[29]:  6.000000  9.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[30]: 13.000000 19.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[31]:  3.000000  6.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 533/64 = 8.328125
number of bytes read:
dram[0]:       224        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:        32       160         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:       128        32         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:       288       288         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:       192        32         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:       160        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:       128       352         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:       160       128         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:       320       192         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:       384       512         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:       256       288         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:        32       288         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:       320       288         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:       416       416         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:       352       448         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:       256       800         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:       160        96         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:       192       256         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:       384       480         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:       320       576         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:        96       192         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:       448       448         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:       160       128         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:       416       320         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:       192       480         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:        96       512         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:       160       416         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:       128       224         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:       224       160         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:       192       288         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:       416       608         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:        96       192         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total bytes read: 17056
Bmin_bank_accesses = 0!
chip skew: 1056/160 = 6.60
number of bytes accessed:
dram[0]:       224        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:        32       160         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:       128        32         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:       288       288         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:       192        32         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:       160        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:       128       352         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:       160       128         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:       320       192         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:       384       512         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:       256       288         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:        32       288         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:       320       288         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:       416       416         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:       352       448         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:       256       800         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:       160        96         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:       192       256         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:       384       480         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:       320       576         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:        96       192         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:       448       448         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:       160       128         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:       416       320         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:       192       480         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:        96       512         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:       160       416         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:       128       224         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:       224       160         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:       192       288         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:       416       608         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:        96       192         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram bytes accesed = 17056
min_bank_accesses = 0!
chip skew: 1056/160 = 6.60
number of bytes written:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:         16        15    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:         30        34    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:         28        30    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:         22        22    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:         31        30    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:         34        81    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[6]:         24        21    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[7]:         24        45    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[8]:         20        25    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[9]:         16        24    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[10]:         24        21    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[11]:         37        22    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[12]:         24        26    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[13]:         16        22    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[14]:         19        18    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[15]:         25        24    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[16]:         25        33    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[17]:         16        16    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[18]:         14        17    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[19]:         19        21    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[20]:         18        15    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[21]:         19        27    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[22]:         15        24    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[23]:         22        20    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[24]:         26        21    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[25]:         33        29    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[26]:         20        23    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[27]:         24        26    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[28]:         20        15    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[29]:         20        15    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[30]:         19        20    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[31]:         28        18    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        501       504         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[1]:        501       502         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:        504       503         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[3]:        504       501         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:        502       503         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[5]:        502       502         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[6]:        504       502         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[7]:        502       501         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[8]:        504       502         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[9]:        503       501         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[10]:        502       502         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[11]:        501       501         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[12]:        503       503         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[13]:        504       501         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[14]:        504       501         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[15]:        503       505         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[16]:        437       437         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[17]:        440       436         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[18]:        438       443         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[19]:        438       436         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[20]:        438       437         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[21]:        438       436         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[22]:        439       438         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[23]:        438       436         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[24]:        438       436         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[25]:        439       437         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[26]:        439       439         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[27]:        436       437         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[28]:        437       438         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[29]:        438       437         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[30]:        437       436         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[31]:        437       436         0         0         0         0         0         0         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=165240 n_nop=165229 n_act=2 n_pre=0 n_ref_event=0 n_req=9 n_rd=9 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002179
n_activity=234 dram_eff=0.1538
bk0: 7a 165212i bk1: 2a 165209i bk2: 0a 165239i bk3: 0a 165239i bk4: 0a 165239i bk5: 0a 165240i bk6: 0a 165240i bk7: 0a 165240i bk8: 0a 165240i bk9: 0a 165240i bk10: 0a 165240i bk11: 0a 165240i bk12: 0a 165240i bk13: 0a 165240i bk14: 0a 165240i bk15: 0a 165241i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.777778
Row_Buffer_Locality_read = 0.777778
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.045455
Bank_Level_Parallism_Col = 1.046875
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.046875 

BW Util details:
bwutil = 0.000218 
total_CMD = 165240 
util_bw = 36 
Wasted_Col = 51 
Wasted_Row = 0 
Idle = 165153 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 3 
rwq = 0 
CCDLc_limit_alone = 3 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 165240 
n_nop = 165229 
Read = 9 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 9 
total_req = 9 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 9 
Row_Bus_Util =  0.000012 
CoL_Bus_Util = 0.000054 
Either_Row_CoL_Bus_Util = 0.000067 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000127 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000127088
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=165240 n_nop=165232 n_act=2 n_pre=0 n_ref_event=0 n_req=6 n_rd=6 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001452
n_activity=213 dram_eff=0.1127
bk0: 1a 165216i bk1: 5a 165215i bk2: 0a 165238i bk3: 0a 165239i bk4: 0a 165240i bk5: 0a 165240i bk6: 0a 165240i bk7: 0a 165240i bk8: 0a 165240i bk9: 0a 165240i bk10: 0a 165240i bk11: 0a 165240i bk12: 0a 165240i bk13: 0a 165240i bk14: 0a 165241i bk15: 0a 165241i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.666667
Row_Buffer_Locality_read = 0.666667
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000145 
total_CMD = 165240 
util_bw = 24 
Wasted_Col = 48 
Wasted_Row = 0 
Idle = 165168 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 165240 
n_nop = 165232 
Read = 6 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 6 
total_req = 6 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 6 
Row_Bus_Util =  0.000012 
CoL_Bus_Util = 0.000036 
Either_Row_CoL_Bus_Util = 0.000048 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=165240 n_nop=165233 n_act=2 n_pre=0 n_ref_event=0 n_req=5 n_rd=5 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.000121
n_activity=168 dram_eff=0.119
bk0: 4a 165210i bk1: 1a 165216i bk2: 0a 165239i bk3: 0a 165239i bk4: 0a 165239i bk5: 0a 165240i bk6: 0a 165240i bk7: 0a 165240i bk8: 0a 165240i bk9: 0a 165240i bk10: 0a 165240i bk11: 0a 165240i bk12: 0a 165240i bk13: 0a 165240i bk14: 0a 165240i bk15: 0a 165241i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.600000
Row_Buffer_Locality_read = 0.600000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000121 
total_CMD = 165240 
util_bw = 20 
Wasted_Col = 52 
Wasted_Row = 0 
Idle = 165168 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 4 
rwq = 0 
CCDLc_limit_alone = 4 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 165240 
n_nop = 165233 
Read = 5 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 5 
total_req = 5 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 5 
Row_Bus_Util =  0.000012 
CoL_Bus_Util = 0.000030 
Either_Row_CoL_Bus_Util = 0.000042 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000121 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000121036
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=165240 n_nop=165220 n_act=2 n_pre=0 n_ref_event=0 n_req=18 n_rd=18 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0004357
n_activity=416 dram_eff=0.1731
bk0: 9a 165203i bk1: 9a 165214i bk2: 0a 165239i bk3: 0a 165239i bk4: 0a 165239i bk5: 0a 165240i bk6: 0a 165240i bk7: 0a 165240i bk8: 0a 165240i bk9: 0a 165240i bk10: 0a 165240i bk11: 0a 165240i bk12: 0a 165240i bk13: 0a 165240i bk14: 0a 165240i bk15: 0a 165241i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.888889
Row_Buffer_Locality_read = 0.888889
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000436 
total_CMD = 165240 
util_bw = 72 
Wasted_Col = 58 
Wasted_Row = 0 
Idle = 165110 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 10 
rwq = 0 
CCDLc_limit_alone = 10 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 165240 
n_nop = 165220 
Read = 18 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 18 
total_req = 18 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 18 
Row_Bus_Util =  0.000012 
CoL_Bus_Util = 0.000109 
Either_Row_CoL_Bus_Util = 0.000121 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000254 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000254176
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=165240 n_nop=165231 n_act=2 n_pre=0 n_ref_event=0 n_req=7 n_rd=7 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001695
n_activity=227 dram_eff=0.1233
bk0: 6a 165211i bk1: 1a 165216i bk2: 0a 165239i bk3: 0a 165239i bk4: 0a 165239i bk5: 0a 165239i bk6: 0a 165239i bk7: 0a 165240i bk8: 0a 165240i bk9: 0a 165240i bk10: 0a 165240i bk11: 0a 165240i bk12: 0a 165240i bk13: 0a 165241i bk14: 0a 165241i bk15: 0a 165241i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.714286
Row_Buffer_Locality_read = 0.714286
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000169 
total_CMD = 165240 
util_bw = 28 
Wasted_Col = 51 
Wasted_Row = 0 
Idle = 165161 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 3 
rwq = 0 
CCDLc_limit_alone = 3 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 165240 
n_nop = 165231 
Read = 7 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 7 
total_req = 7 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 7 
Row_Bus_Util =  0.000012 
CoL_Bus_Util = 0.000042 
Either_Row_CoL_Bus_Util = 0.000054 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000024 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=2.42072e-05
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=165240 n_nop=165231 n_act=2 n_pre=0 n_ref_event=0 n_req=7 n_rd=7 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001695
n_activity=206 dram_eff=0.1359
bk0: 5a 165211i bk1: 2a 165216i bk2: 0a 165239i bk3: 0a 165239i bk4: 0a 165240i bk5: 0a 165240i bk6: 0a 165240i bk7: 0a 165240i bk8: 0a 165240i bk9: 0a 165240i bk10: 0a 165240i bk11: 0a 165240i bk12: 0a 165240i bk13: 0a 165240i bk14: 0a 165240i bk15: 0a 165240i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.714286
Row_Buffer_Locality_read = 0.714286
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000169 
total_CMD = 165240 
util_bw = 28 
Wasted_Col = 51 
Wasted_Row = 0 
Idle = 165161 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 3 
rwq = 0 
CCDLc_limit_alone = 3 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 165240 
n_nop = 165231 
Read = 7 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 7 
total_req = 7 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 7 
Row_Bus_Util =  0.000012 
CoL_Bus_Util = 0.000042 
Either_Row_CoL_Bus_Util = 0.000054 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000018 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=1.81554e-05
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=165240 n_nop=165223 n_act=2 n_pre=0 n_ref_event=0 n_req=15 n_rd=15 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0003631
n_activity=328 dram_eff=0.1829
bk0: 4a 165207i bk1: 11a 165207i bk2: 0a 165239i bk3: 0a 165239i bk4: 0a 165239i bk5: 0a 165240i bk6: 0a 165240i bk7: 0a 165240i bk8: 0a 165240i bk9: 0a 165240i bk10: 0a 165240i bk11: 0a 165240i bk12: 0a 165240i bk13: 0a 165240i bk14: 0a 165240i bk15: 0a 165241i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.866667
Row_Buffer_Locality_read = 0.866667
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000363 
total_CMD = 165240 
util_bw = 60 
Wasted_Col = 57 
Wasted_Row = 0 
Idle = 165123 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 9 
rwq = 0 
CCDLc_limit_alone = 9 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 165240 
n_nop = 165223 
Read = 15 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 15 
total_req = 15 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 15 
Row_Bus_Util =  0.000012 
CoL_Bus_Util = 0.000091 
Either_Row_CoL_Bus_Util = 0.000103 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000387 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000387315
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=165240 n_nop=165229 n_act=2 n_pre=0 n_ref_event=0 n_req=9 n_rd=9 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002179
n_activity=272 dram_eff=0.1324
bk0: 5a 165214i bk1: 4a 165216i bk2: 0a 165240i bk3: 0a 165240i bk4: 0a 165240i bk5: 0a 165240i bk6: 0a 165240i bk7: 0a 165240i bk8: 0a 165240i bk9: 0a 165240i bk10: 0a 165240i bk11: 0a 165240i bk12: 0a 165240i bk13: 0a 165240i bk14: 0a 165240i bk15: 0a 165240i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.777778
Row_Buffer_Locality_read = 0.777778
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000218 
total_CMD = 165240 
util_bw = 36 
Wasted_Col = 50 
Wasted_Row = 0 
Idle = 165154 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 2 
rwq = 0 
CCDLc_limit_alone = 2 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 165240 
n_nop = 165229 
Read = 9 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 9 
total_req = 9 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 9 
Row_Bus_Util =  0.000012 
CoL_Bus_Util = 0.000054 
Either_Row_CoL_Bus_Util = 0.000067 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=165240 n_nop=165222 n_act=2 n_pre=0 n_ref_event=0 n_req=16 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0003873
n_activity=372 dram_eff=0.172
bk0: 10a 165205i bk1: 6a 165214i bk2: 0a 165239i bk3: 0a 165239i bk4: 0a 165239i bk5: 0a 165240i bk6: 0a 165240i bk7: 0a 165240i bk8: 0a 165240i bk9: 0a 165240i bk10: 0a 165240i bk11: 0a 165240i bk12: 0a 165240i bk13: 0a 165240i bk14: 0a 165240i bk15: 0a 165241i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000387 
total_CMD = 165240 
util_bw = 64 
Wasted_Col = 56 
Wasted_Row = 0 
Idle = 165120 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 8 
rwq = 0 
CCDLc_limit_alone = 8 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 165240 
n_nop = 165222 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 16 
total_req = 16 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 16 
Row_Bus_Util =  0.000012 
CoL_Bus_Util = 0.000097 
Either_Row_CoL_Bus_Util = 0.000109 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000254 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000254176
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=165240 n_nop=165210 n_act=2 n_pre=0 n_ref_event=0 n_req=28 n_rd=28 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0006778
n_activity=507 dram_eff=0.2209
bk0: 12a 165201i bk1: 16a 165209i bk2: 0a 165239i bk3: 0a 165239i bk4: 0a 165239i bk5: 0a 165239i bk6: 0a 165239i bk7: 0a 165239i bk8: 0a 165240i bk9: 0a 165240i bk10: 0a 165240i bk11: 0a 165240i bk12: 0a 165241i bk13: 0a 165241i bk14: 0a 165241i bk15: 0a 165241i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.928571
Row_Buffer_Locality_read = 0.928571
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000678 
total_CMD = 165240 
util_bw = 112 
Wasted_Col = 65 
Wasted_Row = 0 
Idle = 165063 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 17 
rwq = 0 
CCDLc_limit_alone = 17 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 165240 
n_nop = 165210 
Read = 28 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 28 
total_req = 28 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 28 
Row_Bus_Util =  0.000012 
CoL_Bus_Util = 0.000169 
Either_Row_CoL_Bus_Util = 0.000182 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000248 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000248124
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=165240 n_nop=165221 n_act=2 n_pre=0 n_ref_event=0 n_req=17 n_rd=17 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0004115
n_activity=368 dram_eff=0.1848
bk0: 8a 165213i bk1: 9a 165194i bk2: 0a 165240i bk3: 0a 165240i bk4: 0a 165240i bk5: 0a 165240i bk6: 0a 165240i bk7: 0a 165240i bk8: 0a 165240i bk9: 0a 165240i bk10: 0a 165240i bk11: 0a 165240i bk12: 0a 165240i bk13: 0a 165240i bk14: 0a 165240i bk15: 0a 165240i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.882353
Row_Buffer_Locality_read = 0.882353
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000412 
total_CMD = 165240 
util_bw = 68 
Wasted_Col = 61 
Wasted_Row = 0 
Idle = 165111 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 13 
rwq = 0 
CCDLc_limit_alone = 13 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 165240 
n_nop = 165221 
Read = 17 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 17 
total_req = 17 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 17 
Row_Bus_Util =  0.000012 
CoL_Bus_Util = 0.000103 
Either_Row_CoL_Bus_Util = 0.000115 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000224 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000223917
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=165240 n_nop=165228 n_act=2 n_pre=0 n_ref_event=0 n_req=10 n_rd=10 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002421
n_activity=294 dram_eff=0.1361
bk0: 1a 165216i bk1: 9a 165213i bk2: 0a 165238i bk3: 0a 165239i bk4: 0a 165239i bk5: 0a 165239i bk6: 0a 165239i bk7: 0a 165240i bk8: 0a 165240i bk9: 0a 165240i bk10: 0a 165240i bk11: 0a 165241i bk12: 0a 165241i bk13: 0a 165241i bk14: 0a 165241i bk15: 0a 165241i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.800000
Row_Buffer_Locality_read = 0.800000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000242 
total_CMD = 165240 
util_bw = 40 
Wasted_Col = 50 
Wasted_Row = 0 
Idle = 165150 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 2 
rwq = 0 
CCDLc_limit_alone = 2 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 165240 
n_nop = 165228 
Read = 10 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 10 
total_req = 10 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 10 
Row_Bus_Util =  0.000012 
CoL_Bus_Util = 0.000061 
Either_Row_CoL_Bus_Util = 0.000073 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=165240 n_nop=165219 n_act=2 n_pre=0 n_ref_event=0 n_req=19 n_rd=19 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0004599
n_activity=415 dram_eff=0.1831
bk0: 10a 165209i bk1: 9a 165210i bk2: 0a 165239i bk3: 0a 165239i bk4: 0a 165239i bk5: 0a 165239i bk6: 0a 165240i bk7: 0a 165240i bk8: 0a 165240i bk9: 0a 165240i bk10: 0a 165240i bk11: 0a 165240i bk12: 0a 165240i bk13: 0a 165240i bk14: 0a 165241i bk15: 0a 165241i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.894737
Row_Buffer_Locality_read = 0.894737
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000460 
total_CMD = 165240 
util_bw = 76 
Wasted_Col = 56 
Wasted_Row = 0 
Idle = 165108 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 8 
rwq = 0 
CCDLc_limit_alone = 8 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 165240 
n_nop = 165219 
Read = 19 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 19 
total_req = 19 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 19 
Row_Bus_Util =  0.000012 
CoL_Bus_Util = 0.000115 
Either_Row_CoL_Bus_Util = 0.000127 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000145 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000145243
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=165240 n_nop=165212 n_act=2 n_pre=0 n_ref_event=0 n_req=26 n_rd=26 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0006294
n_activity=476 dram_eff=0.2185
bk0: 13a 165193i bk1: 13a 165209i bk2: 0a 165239i bk3: 0a 165239i bk4: 0a 165239i bk5: 0a 165240i bk6: 0a 165240i bk7: 0a 165240i bk8: 0a 165240i bk9: 0a 165240i bk10: 0a 165240i bk11: 0a 165240i bk12: 0a 165240i bk13: 0a 165240i bk14: 0a 165240i bk15: 0a 165241i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.923077
Row_Buffer_Locality_read = 0.923077
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000629 
total_CMD = 165240 
util_bw = 104 
Wasted_Col = 69 
Wasted_Row = 0 
Idle = 165067 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 21 
rwq = 0 
CCDLc_limit_alone = 21 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 165240 
n_nop = 165212 
Read = 26 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 26 
total_req = 26 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 26 
Row_Bus_Util =  0.000012 
CoL_Bus_Util = 0.000157 
Either_Row_CoL_Bus_Util = 0.000169 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000254 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000254176
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=165240 n_nop=165213 n_act=2 n_pre=0 n_ref_event=0 n_req=25 n_rd=25 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0006052
n_activity=487 dram_eff=0.2053
bk0: 11a 165204i bk1: 14a 165205i bk2: 0a 165239i bk3: 0a 165239i bk4: 0a 165240i bk5: 0a 165240i bk6: 0a 165240i bk7: 0a 165240i bk8: 0a 165240i bk9: 0a 165240i bk10: 0a 165240i bk11: 0a 165240i bk12: 0a 165240i bk13: 0a 165240i bk14: 0a 165240i bk15: 0a 165240i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.920000
Row_Buffer_Locality_read = 0.920000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000605 
total_CMD = 165240 
util_bw = 100 
Wasted_Col = 63 
Wasted_Row = 0 
Idle = 165077 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 15 
rwq = 0 
CCDLc_limit_alone = 15 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 165240 
n_nop = 165213 
Read = 25 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 25 
total_req = 25 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 25 
Row_Bus_Util =  0.000012 
CoL_Bus_Util = 0.000151 
Either_Row_CoL_Bus_Util = 0.000163 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000260 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000260228
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=165240 n_nop=165205 n_act=2 n_pre=0 n_ref_event=0 n_req=33 n_rd=33 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0007988
n_activity=564 dram_eff=0.234
bk0: 8a 165209i bk1: 25a 165190i bk2: 0a 165240i bk3: 0a 165240i bk4: 0a 165240i bk5: 0a 165240i bk6: 0a 165240i bk7: 0a 165240i bk8: 0a 165240i bk9: 0a 165240i bk10: 0a 165240i bk11: 0a 165240i bk12: 0a 165240i bk13: 0a 165240i bk14: 0a 165240i bk15: 0a 165240i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.939394
Row_Buffer_Locality_read = 0.939394
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000799 
total_CMD = 165240 
util_bw = 132 
Wasted_Col = 71 
Wasted_Row = 0 
Idle = 165037 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 23 
rwq = 0 
CCDLc_limit_alone = 23 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 165240 
n_nop = 165205 
Read = 33 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 33 
total_req = 33 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 33 
Row_Bus_Util =  0.000012 
CoL_Bus_Util = 0.000200 
Either_Row_CoL_Bus_Util = 0.000212 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000412 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000411523
Memory Partition 16: 
Cache L2_bank_032:
MSHR contents

Cache L2_bank_033:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[16]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=165240 n_nop=165230 n_act=2 n_pre=0 n_ref_event=0 n_req=8 n_rd=8 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=4.841e-05
n_activity=254 dram_eff=0.0315
bk0: 5a 165218i bk1: 3a 165218i bk2: 0a 165240i bk3: 0a 165240i bk4: 0a 165240i bk5: 0a 165240i bk6: 0a 165240i bk7: 0a 165240i bk8: 0a 165240i bk9: 0a 165240i bk10: 0a 165240i bk11: 0a 165240i bk12: 0a 165240i bk13: 0a 165240i bk14: 0a 165240i bk15: 0a 165240i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000048 
total_CMD = 165240 
util_bw = 8 
Wasted_Col = 44 
Wasted_Row = 0 
Idle = 165188 

BW Util Bottlenecks: 
RCDc_limit = 44 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 165240 
n_nop = 165230 
Read = 8 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 8 
total_req = 8 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 8 
Row_Bus_Util =  0.000012 
CoL_Bus_Util = 0.000048 
Either_Row_CoL_Bus_Util = 0.000061 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 17: 
Cache L2_bank_034:
MSHR contents

Cache L2_bank_035:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[17]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=165240 n_nop=165224 n_act=2 n_pre=0 n_ref_event=0 n_req=14 n_rd=14 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=8.473e-05
n_activity=266 dram_eff=0.05263
bk0: 6a 165209i bk1: 8a 165218i bk2: 0a 165240i bk3: 0a 165240i bk4: 0a 165240i bk5: 0a 165240i bk6: 0a 165240i bk7: 0a 165240i bk8: 0a 165240i bk9: 0a 165240i bk10: 0a 165240i bk11: 0a 165240i bk12: 0a 165240i bk13: 0a 165240i bk14: 0a 165240i bk15: 0a 165240i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.857143
Row_Buffer_Locality_read = 0.857143
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000085 
total_CMD = 165240 
util_bw = 14 
Wasted_Col = 53 
Wasted_Row = 0 
Idle = 165173 

BW Util Bottlenecks: 
RCDc_limit = 44 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 9 
rwq = 0 
CCDLc_limit_alone = 9 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 165240 
n_nop = 165224 
Read = 14 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 14 
total_req = 14 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 14 
Row_Bus_Util =  0.000012 
CoL_Bus_Util = 0.000085 
Either_Row_CoL_Bus_Util = 0.000097 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000430 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000429678
Memory Partition 18: 
Cache L2_bank_036:
MSHR contents

Cache L2_bank_037:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[18]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=165240 n_nop=165211 n_act=2 n_pre=0 n_ref_event=0 n_req=27 n_rd=27 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001634
n_activity=427 dram_eff=0.06323
bk0: 12a 165212i bk1: 15a 165206i bk2: 0a 165240i bk3: 0a 165240i bk4: 0a 165240i bk5: 0a 165240i bk6: 0a 165240i bk7: 0a 165240i bk8: 0a 165240i bk9: 0a 165240i bk10: 0a 165240i bk11: 0a 165240i bk12: 0a 165240i bk13: 0a 165240i bk14: 0a 165240i bk15: 0a 165240i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.925926
Row_Buffer_Locality_read = 0.925926
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000163 
total_CMD = 165240 
util_bw = 27 
Wasted_Col = 62 
Wasted_Row = 0 
Idle = 165151 

BW Util Bottlenecks: 
RCDc_limit = 44 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 18 
rwq = 0 
CCDLc_limit_alone = 18 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 165240 
n_nop = 165211 
Read = 27 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 27 
total_req = 27 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 27 
Row_Bus_Util =  0.000012 
CoL_Bus_Util = 0.000163 
Either_Row_CoL_Bus_Util = 0.000176 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000599 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.000599129
Memory Partition 19: 
Cache L2_bank_038:
MSHR contents

Cache L2_bank_039:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[19]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=165240 n_nop=165210 n_act=2 n_pre=0 n_ref_event=0 n_req=28 n_rd=28 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001695
n_activity=523 dram_eff=0.05354
bk0: 10a 165212i bk1: 18a 165218i bk2: 0a 165240i bk3: 0a 165240i bk4: 0a 165240i bk5: 0a 165240i bk6: 0a 165240i bk7: 0a 165240i bk8: 0a 165240i bk9: 0a 165240i bk10: 0a 165240i bk11: 0a 165240i bk12: 0a 165240i bk13: 0a 165240i bk14: 0a 165240i bk15: 0a 165240i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.928571
Row_Buffer_Locality_read = 0.928571
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.026316
Bank_Level_Parallism_Col = 1.027027
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.027027 

BW Util details:
bwutil = 0.000169 
total_CMD = 165240 
util_bw = 28 
Wasted_Col = 48 
Wasted_Row = 0 
Idle = 165164 

BW Util Bottlenecks: 
RCDc_limit = 42 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 165240 
n_nop = 165210 
Read = 28 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 28 
total_req = 28 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 28 
Row_Bus_Util =  0.000012 
CoL_Bus_Util = 0.000169 
Either_Row_CoL_Bus_Util = 0.000182 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000218 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000217865
Memory Partition 20: 
Cache L2_bank_040:
MSHR contents

Cache L2_bank_041:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[20]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=165240 n_nop=165229 n_act=2 n_pre=0 n_ref_event=0 n_req=9 n_rd=9 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=5.447e-05
n_activity=218 dram_eff=0.04128
bk0: 3a 165218i bk1: 6a 165215i bk2: 0a 165240i bk3: 0a 165240i bk4: 0a 165240i bk5: 0a 165240i bk6: 0a 165240i bk7: 0a 165240i bk8: 0a 165240i bk9: 0a 165240i bk10: 0a 165240i bk11: 0a 165240i bk12: 0a 165240i bk13: 0a 165240i bk14: 0a 165240i bk15: 0a 165240i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.777778
Row_Buffer_Locality_read = 0.777778
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000054 
total_CMD = 165240 
util_bw = 9 
Wasted_Col = 47 
Wasted_Row = 0 
Idle = 165184 

BW Util Bottlenecks: 
RCDc_limit = 44 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 3 
rwq = 0 
CCDLc_limit_alone = 3 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 165240 
n_nop = 165229 
Read = 9 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 9 
total_req = 9 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 9 
Row_Bus_Util =  0.000012 
CoL_Bus_Util = 0.000054 
Either_Row_CoL_Bus_Util = 0.000067 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000115 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000114984
Memory Partition 21: 
Cache L2_bank_042:
MSHR contents

Cache L2_bank_043:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[21]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=165240 n_nop=165210 n_act=2 n_pre=0 n_ref_event=0 n_req=28 n_rd=28 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001695
n_activity=507 dram_eff=0.05523
bk0: 14a 165212i bk1: 14a 165218i bk2: 0a 165240i bk3: 0a 165240i bk4: 0a 165240i bk5: 0a 165240i bk6: 0a 165240i bk7: 0a 165240i bk8: 0a 165240i bk9: 0a 165240i bk10: 0a 165240i bk11: 0a 165240i bk12: 0a 165240i bk13: 0a 165240i bk14: 0a 165240i bk15: 0a 165240i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.928571
Row_Buffer_Locality_read = 0.928571
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.012987
Bank_Level_Parallism_Col = 1.013333
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.013333 

BW Util details:
bwutil = 0.000169 
total_CMD = 165240 
util_bw = 28 
Wasted_Col = 49 
Wasted_Row = 0 
Idle = 165163 

BW Util Bottlenecks: 
RCDc_limit = 43 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 165240 
n_nop = 165210 
Read = 28 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 28 
total_req = 28 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 28 
Row_Bus_Util =  0.000012 
CoL_Bus_Util = 0.000169 
Either_Row_CoL_Bus_Util = 0.000182 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000218 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000217865
Memory Partition 22: 
Cache L2_bank_044:
MSHR contents

Cache L2_bank_045:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[22]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=165240 n_nop=165229 n_act=2 n_pre=0 n_ref_event=0 n_req=9 n_rd=9 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=5.447e-05
n_activity=232 dram_eff=0.03879
bk0: 5a 165212i bk1: 4a 165218i bk2: 0a 165240i bk3: 0a 165240i bk4: 0a 165240i bk5: 0a 165240i bk6: 0a 165240i bk7: 0a 165240i bk8: 0a 165240i bk9: 0a 165240i bk10: 0a 165240i bk11: 0a 165240i bk12: 0a 165240i bk13: 0a 165240i bk14: 0a 165240i bk15: 0a 165240i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.777778
Row_Buffer_Locality_read = 0.777778
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000054 
total_CMD = 165240 
util_bw = 9 
Wasted_Col = 50 
Wasted_Row = 0 
Idle = 165181 

BW Util Bottlenecks: 
RCDc_limit = 44 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 165240 
n_nop = 165229 
Read = 9 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 9 
total_req = 9 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 9 
Row_Bus_Util =  0.000012 
CoL_Bus_Util = 0.000054 
Either_Row_CoL_Bus_Util = 0.000067 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000224 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000223917
Memory Partition 23: 
Cache L2_bank_046:
MSHR contents

Cache L2_bank_047:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[23]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=165240 n_nop=165215 n_act=2 n_pre=0 n_ref_event=0 n_req=23 n_rd=23 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001392
n_activity=425 dram_eff=0.05412
bk0: 13a 165212i bk1: 10a 165218i bk2: 0a 165240i bk3: 0a 165240i bk4: 0a 165240i bk5: 0a 165240i bk6: 0a 165240i bk7: 0a 165240i bk8: 0a 165240i bk9: 0a 165240i bk10: 0a 165240i bk11: 0a 165240i bk12: 0a 165240i bk13: 0a 165240i bk14: 0a 165240i bk15: 0a 165240i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.913043
Row_Buffer_Locality_read = 0.913043
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000139 
total_CMD = 165240 
util_bw = 23 
Wasted_Col = 50 
Wasted_Row = 0 
Idle = 165167 

BW Util Bottlenecks: 
RCDc_limit = 44 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 165240 
n_nop = 165215 
Read = 23 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 23 
total_req = 23 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 23 
Row_Bus_Util =  0.000012 
CoL_Bus_Util = 0.000139 
Either_Row_CoL_Bus_Util = 0.000151 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000206 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000205761
Memory Partition 24: 
Cache L2_bank_048:
MSHR contents

Cache L2_bank_049:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[24]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=165240 n_nop=165217 n_act=2 n_pre=0 n_ref_event=0 n_req=21 n_rd=21 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001271
n_activity=421 dram_eff=0.04988
bk0: 6a 165215i bk1: 15a 165218i bk2: 0a 165240i bk3: 0a 165240i bk4: 0a 165240i bk5: 0a 165240i bk6: 0a 165240i bk7: 0a 165240i bk8: 0a 165240i bk9: 0a 165240i bk10: 0a 165240i bk11: 0a 165240i bk12: 0a 165240i bk13: 0a 165240i bk14: 0a 165240i bk15: 0a 165240i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.904762
Row_Buffer_Locality_read = 0.904762
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000127 
total_CMD = 165240 
util_bw = 21 
Wasted_Col = 47 
Wasted_Row = 0 
Idle = 165172 

BW Util Bottlenecks: 
RCDc_limit = 44 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 3 
rwq = 0 
CCDLc_limit_alone = 3 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 165240 
n_nop = 165217 
Read = 21 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 21 
total_req = 21 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 21 
Row_Bus_Util =  0.000012 
CoL_Bus_Util = 0.000127 
Either_Row_CoL_Bus_Util = 0.000139 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000115 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000114984
Memory Partition 25: 
Cache L2_bank_050:
MSHR contents

Cache L2_bank_051:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[25]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=165240 n_nop=165219 n_act=2 n_pre=0 n_ref_event=0 n_req=19 n_rd=19 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.000115
n_activity=348 dram_eff=0.0546
bk0: 3a 165215i bk1: 16a 165215i bk2: 0a 165240i bk3: 0a 165240i bk4: 0a 165240i bk5: 0a 165240i bk6: 0a 165240i bk7: 0a 165240i bk8: 0a 165240i bk9: 0a 165240i bk10: 0a 165240i bk11: 0a 165240i bk12: 0a 165240i bk13: 0a 165240i bk14: 0a 165240i bk15: 0a 165240i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.894737
Row_Buffer_Locality_read = 0.894737
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000115 
total_CMD = 165240 
util_bw = 19 
Wasted_Col = 50 
Wasted_Row = 0 
Idle = 165171 

BW Util Bottlenecks: 
RCDc_limit = 44 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 165240 
n_nop = 165219 
Read = 19 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 19 
total_req = 19 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 19 
Row_Bus_Util =  0.000012 
CoL_Bus_Util = 0.000115 
Either_Row_CoL_Bus_Util = 0.000127 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000230 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000229969
Memory Partition 26: 
Cache L2_bank_052:
MSHR contents

Cache L2_bank_053:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[26]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=165240 n_nop=165220 n_act=2 n_pre=0 n_ref_event=0 n_req=18 n_rd=18 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001089
n_activity=317 dram_eff=0.05678
bk0: 5a 165212i bk1: 13a 165215i bk2: 0a 165240i bk3: 0a 165240i bk4: 0a 165240i bk5: 0a 165240i bk6: 0a 165240i bk7: 0a 165240i bk8: 0a 165240i bk9: 0a 165240i bk10: 0a 165240i bk11: 0a 165240i bk12: 0a 165240i bk13: 0a 165240i bk14: 0a 165240i bk15: 0a 165240i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.888889
Row_Buffer_Locality_read = 0.888889
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000109 
total_CMD = 165240 
util_bw = 18 
Wasted_Col = 53 
Wasted_Row = 0 
Idle = 165169 

BW Util Bottlenecks: 
RCDc_limit = 44 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 9 
rwq = 0 
CCDLc_limit_alone = 9 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 165240 
n_nop = 165220 
Read = 18 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 18 
total_req = 18 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 18 
Row_Bus_Util =  0.000012 
CoL_Bus_Util = 0.000109 
Either_Row_CoL_Bus_Util = 0.000121 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000260 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000260228
Memory Partition 27: 
Cache L2_bank_054:
MSHR contents

Cache L2_bank_055:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[27]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=165240 n_nop=165227 n_act=2 n_pre=0 n_ref_event=0 n_req=11 n_rd=11 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=6.657e-05
n_activity=296 dram_eff=0.03716
bk0: 4a 165218i bk1: 7a 165215i bk2: 0a 165240i bk3: 0a 165240i bk4: 0a 165240i bk5: 0a 165240i bk6: 0a 165240i bk7: 0a 165240i bk8: 0a 165240i bk9: 0a 165240i bk10: 0a 165240i bk11: 0a 165240i bk12: 0a 165240i bk13: 0a 165240i bk14: 0a 165240i bk15: 0a 165240i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.818182
Row_Buffer_Locality_read = 0.818182
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000067 
total_CMD = 165240 
util_bw = 11 
Wasted_Col = 47 
Wasted_Row = 0 
Idle = 165182 

BW Util Bottlenecks: 
RCDc_limit = 44 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 3 
rwq = 0 
CCDLc_limit_alone = 3 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 165240 
n_nop = 165227 
Read = 11 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 11 
total_req = 11 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 11 
Row_Bus_Util =  0.000012 
CoL_Bus_Util = 0.000067 
Either_Row_CoL_Bus_Util = 0.000079 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000115 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000114984
Memory Partition 28: 
Cache L2_bank_056:
MSHR contents

Cache L2_bank_057:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[28]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=165240 n_nop=165226 n_act=2 n_pre=0 n_ref_event=0 n_req=12 n_rd=12 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=7.262e-05
n_activity=261 dram_eff=0.04598
bk0: 7a 165218i bk1: 5a 165212i bk2: 0a 165240i bk3: 0a 165240i bk4: 0a 165240i bk5: 0a 165240i bk6: 0a 165240i bk7: 0a 165240i bk8: 0a 165240i bk9: 0a 165240i bk10: 0a 165240i bk11: 0a 165240i bk12: 0a 165240i bk13: 0a 165240i bk14: 0a 165240i bk15: 0a 165240i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.833333
Row_Buffer_Locality_read = 0.833333
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000073 
total_CMD = 165240 
util_bw = 12 
Wasted_Col = 50 
Wasted_Row = 0 
Idle = 165178 

BW Util Bottlenecks: 
RCDc_limit = 44 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 165240 
n_nop = 165226 
Read = 12 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 12 
total_req = 12 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 12 
Row_Bus_Util =  0.000012 
CoL_Bus_Util = 0.000073 
Either_Row_CoL_Bus_Util = 0.000085 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000218 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000217865
Memory Partition 29: 
Cache L2_bank_058:
MSHR contents

Cache L2_bank_059:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[29]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=165240 n_nop=165223 n_act=2 n_pre=0 n_ref_event=0 n_req=15 n_rd=15 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=9.078e-05
n_activity=297 dram_eff=0.05051
bk0: 6a 165218i bk1: 9a 165215i bk2: 0a 165240i bk3: 0a 165240i bk4: 0a 165240i bk5: 0a 165240i bk6: 0a 165240i bk7: 0a 165240i bk8: 0a 165240i bk9: 0a 165240i bk10: 0a 165240i bk11: 0a 165240i bk12: 0a 165240i bk13: 0a 165240i bk14: 0a 165240i bk15: 0a 165240i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.866667
Row_Buffer_Locality_read = 0.866667
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000091 
total_CMD = 165240 
util_bw = 15 
Wasted_Col = 47 
Wasted_Row = 0 
Idle = 165178 

BW Util Bottlenecks: 
RCDc_limit = 44 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 3 
rwq = 0 
CCDLc_limit_alone = 3 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 165240 
n_nop = 165223 
Read = 15 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 15 
total_req = 15 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 15 
Row_Bus_Util =  0.000012 
CoL_Bus_Util = 0.000091 
Either_Row_CoL_Bus_Util = 0.000103 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000115 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000114984
Memory Partition 30: 
Cache L2_bank_060:
MSHR contents

Cache L2_bank_061:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[30]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=165240 n_nop=165206 n_act=2 n_pre=0 n_ref_event=0 n_req=32 n_rd=32 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001937
n_activity=590 dram_eff=0.05424
bk0: 13a 165212i bk1: 19a 165218i bk2: 0a 165240i bk3: 0a 165240i bk4: 0a 165240i bk5: 0a 165240i bk6: 0a 165240i bk7: 0a 165240i bk8: 0a 165240i bk9: 0a 165240i bk10: 0a 165240i bk11: 0a 165240i bk12: 0a 165240i bk13: 0a 165240i bk14: 0a 165240i bk15: 0a 165240i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.937500
Row_Buffer_Locality_read = 0.937500
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000194 
total_CMD = 165240 
util_bw = 32 
Wasted_Col = 50 
Wasted_Row = 0 
Idle = 165158 

BW Util Bottlenecks: 
RCDc_limit = 44 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 165240 
n_nop = 165206 
Read = 32 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 32 
total_req = 32 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 32 
Row_Bus_Util =  0.000012 
CoL_Bus_Util = 0.000194 
Either_Row_CoL_Bus_Util = 0.000206 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000115 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000114984
Memory Partition 31: 
Cache L2_bank_062:
MSHR contents

Cache L2_bank_063:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[31]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=165240 n_nop=165229 n_act=2 n_pre=0 n_ref_event=0 n_req=9 n_rd=9 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=5.447e-05
n_activity=253 dram_eff=0.03557
bk0: 3a 165215i bk1: 6a 165218i bk2: 0a 165240i bk3: 0a 165240i bk4: 0a 165240i bk5: 0a 165240i bk6: 0a 165240i bk7: 0a 165240i bk8: 0a 165240i bk9: 0a 165240i bk10: 0a 165240i bk11: 0a 165240i bk12: 0a 165240i bk13: 0a 165240i bk14: 0a 165240i bk15: 0a 165240i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.777778
Row_Buffer_Locality_read = 0.777778
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000054 
total_CMD = 165240 
util_bw = 9 
Wasted_Col = 47 
Wasted_Row = 0 
Idle = 165184 

BW Util Bottlenecks: 
RCDc_limit = 44 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 3 
rwq = 0 
CCDLc_limit_alone = 3 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 165240 
n_nop = 165229 
Read = 9 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 9 
total_req = 9 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 9 
Row_Bus_Util =  0.000012 
CoL_Bus_Util = 0.000054 
Either_Row_CoL_Bus_Util = 0.000067 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000036 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=3.63108e-05

========= L2 cache stats =========
L2_cache_bank[0]: Access = 3, Miss = 3, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 7, Miss = 6, Miss_rate = 0.857, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 11, Miss = 9, Miss_rate = 0.818, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 10, Miss = 8, Miss_rate = 0.800, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 8, Miss = 8, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 6, Miss = 5, Miss_rate = 0.833, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 15, Miss = 13, Miss_rate = 0.867, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 20, Miss = 14, Miss_rate = 0.700, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 12, Miss = 9, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 10, Miss = 8, Miss_rate = 0.800, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 22, Miss = 17, Miss_rate = 0.773, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 16, Miss = 12, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[12]: Access = 15, Miss = 12, Miss_rate = 0.800, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[13]: Access = 14, Miss = 11, Miss_rate = 0.786, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[14]: Access = 6, Miss = 4, Miss_rate = 0.667, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[15]: Access = 25, Miss = 16, Miss_rate = 0.640, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[16]: Access = 17, Miss = 13, Miss_rate = 0.765, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[17]: Access = 14, Miss = 11, Miss_rate = 0.786, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[18]: Access = 29, Miss = 23, Miss_rate = 0.793, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[19]: Access = 19, Miss = 14, Miss_rate = 0.737, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[20]: Access = 15, Miss = 10, Miss_rate = 0.667, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[21]: Access = 19, Miss = 14, Miss_rate = 0.737, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[22]: Access = 11, Miss = 8, Miss_rate = 0.727, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[23]: Access = 11, Miss = 9, Miss_rate = 0.818, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[24]: Access = 22, Miss = 17, Miss_rate = 0.773, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[25]: Access = 22, Miss = 16, Miss_rate = 0.727, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[26]: Access = 8, Miss = 8, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[27]: Access = 33, Miss = 24, Miss_rate = 0.727, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[28]: Access = 14, Miss = 13, Miss_rate = 0.929, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[29]: Access = 22, Miss = 16, Miss_rate = 0.727, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[30]: Access = 39, Miss = 30, Miss_rate = 0.769, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[31]: Access = 37, Miss = 27, Miss_rate = 0.730, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 532
L2_total_cache_misses = 408
L2_total_cache_miss_rate = 0.7669
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 50
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 111
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 139
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 74
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 44
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 114
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 300
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 232
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.000
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=1110
icnt_total_pkts_simt_to_mem=1110
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 1110
Req_Network_cycles = 37318
Req_Network_injected_packets_per_cycle =       0.0297 
Req_Network_conflicts_per_cycle =       0.0003
Req_Network_conflicts_per_cycle_util =       0.0149
Req_Bank_Level_Parallism =       1.5061
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.0000
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0005

Reply_Network_injected_packets_num = 1110
Reply_Network_cycles = 37318
Reply_Network_injected_packets_per_cycle =        0.0297
Reply_Network_conflicts_per_cycle =        0.0013
Reply_Network_conflicts_per_cycle_util =       0.0551
Reply_Bank_Level_Parallism =       1.2486
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.0000
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0006
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 4 sec (4 sec)
gpgpu_simulation_rate = 18487 (inst/sec)
gpgpu_simulation_rate = 9329 (cycle/sec)
gpgpu_silicon_slowdown = 121342x
Processing kernel /root/Repos/shared/accel-sim-framework/hw_run/traces/device-0/12.8/nw-rodinia-2.0-ft/128_10___data_result_128_10_txt/traces/kernel-5-ctx_0x55953fa72040.traceg.xz
-kernel name = _Z20needle_cuda_shared_1PiS_S_iiii
-kernel id = 5
-grid dim = (5,1,1)
-block dim = (16,1,1)
-shmem = 2180
-nregs = 40
-binary version = 86
-cuda stream id = 0
-shmem base_addr = 0x00007f3d29000000
-local mem base_addr = 0x00007f3d27000000
-nvbit version = 1.7.6
-accelsim tracer version = 5
-enable lineinfo = 0
Header info loaded for kernel command : /root/Repos/shared/accel-sim-framework/hw_run/traces/device-0/12.8/nw-rodinia-2.0-ft/128_10___data_result_128_10_txt/traces/kernel-5-ctx_0x55953fa72040.traceg.xz
launching kernel name: _Z20needle_cuda_shared_1PiS_S_iiii uid: 5 cuda_stream_id: 0
GPGPU-Sim uArch: Shader 10 bind to kernel 5 '_Z20needle_cuda_shared_1PiS_S_iiii'
GPGPU-Sim: Reconfigure L1 cache to 120KB
thread block = 0,0,0
GPGPU-Sim uArch: Shader 11 bind to kernel 5 '_Z20needle_cuda_shared_1PiS_S_iiii'
thread block = 1,0,0
GPGPU-Sim uArch: Shader 12 bind to kernel 5 '_Z20needle_cuda_shared_1PiS_S_iiii'
thread block = 2,0,0
GPGPU-Sim uArch: Shader 13 bind to kernel 5 '_Z20needle_cuda_shared_1PiS_S_iiii'
thread block = 3,0,0
GPGPU-Sim uArch: Shader 14 bind to kernel 5 '_Z20needle_cuda_shared_1PiS_S_iiii'
thread block = 4,0,0
Destroy streams for kernel 5: size 0
kernel_name = _Z20needle_cuda_shared_1PiS_S_iiii 
kernel_launch_uid = 5 
kernel_stream_id = 0
gpu_sim_cycle = 9348
gpu_sim_insn = 36975
gpu_ipc =       3.9554
gpu_tot_sim_cycle = 46666
gpu_tot_sim_insn = 110925
gpu_tot_ipc =       2.3770
gpu_tot_issued_cta = 15
gpu_occupancy = 2.0833% 
gpu_tot_occupancy = 2.0833% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.0594
partiton_level_parallism_total  =       0.0357
partiton_level_parallism_util =       2.4026
partiton_level_parallism_util_total  =       1.7200
L2_BW  =       2.1507 GB/Sec
L2_BW_total  =       1.2924 GB/Sec
gpu_total_sim_rate=22185

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[28]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[29]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[30]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[31]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[32]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[33]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[34]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[35]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[36]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[37]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[38]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[39]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[40]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[41]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[42]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[43]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[44]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[45]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 1680
	L1D_total_cache_misses = 1455
	L1D_total_cache_miss_rate = 0.8661
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.004
	L1D_cache_fill_port_util = 0.016
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 15
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 594
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 381
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 210
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 99
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 381
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 990
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 690

Total_core_cache_fail_stats:
ctas_completed 15, Shader 0 warp_id issue ditsribution:
warp_id:
0, 
distro:
661, 
gpgpu_n_tot_thrd_icount = 317280
gpgpu_n_tot_w_icount = 9915
gpgpu_n_stall_shd_mem = 6495
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 975
gpgpu_n_mem_write_global = 690
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 4335
gpgpu_n_store_insn = 3840
gpgpu_n_shmem_insn = 27375
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 6300
gpgpu_n_l1cache_bkconflict = 195
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 6300
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 195
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:60	W0_Idle:191022	W0_Scoreboard:48834	W1:435	W2:390	W3:390	W4:390	W5:390	W6:390	W7:390	W8:390	W9:390	W10:390	W11:390	W12:390	W13:390	W14:390	W15:390	W16:4005	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:0
single_issue_nums: WS0:9915	WS1:0	WS2:0	WS3:0	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 7800 {8:975,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 27600 {40:690,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 39000 {40:975,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 5520 {8:690,}
maxmflatency = 505 
max_icnt2mem_latency = 49 
maxmrqlatency = 6 
max_icnt2sh_latency = 6 
averagemflatency = 356 
avg_icnt2mem_latency = 49 
avg_mrq_latency = 0 
avg_icnt2sh_latency = 2 
mrq_lat_table:731 	6 	44 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	884 	781 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	1665 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	1651 	14 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	10 	18 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:      5535      5556         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:      5633      6155         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:      5556      6168         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:      5604      5583         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:      6159      6172         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:      6154      6129         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:      5618      5611         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:      6162      6148         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:      5590      5549         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:      5633      5569         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:      6163      5625         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:      5583      5562         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:      6167      5646         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:      5625      5633         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:      5597      5576         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:      6171      5590         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:      6097      6089         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:      5547      5505         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:      5498      5578         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:      5485      5498         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:      5549      5533         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:      5491      5512         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:      5505      6061         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:      5547      5485         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:      6105      5581         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:      5578      5533         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:      6087      5547         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:      6093      5554         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:      6101      5540         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:      6104      5575         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:      5519      5491         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:      6088      5491         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]: 11.000000  2.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:  4.000000  5.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:  7.000000  1.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]: 16.000000  9.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]: 11.000000  1.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]: 12.000000  2.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]: 10.000000 11.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]: 11.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[8]: 20.000000  6.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[9]: 19.000000 16.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[10]: 16.000000  9.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[11]:  6.000000  9.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[12]: 20.000000  9.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[13]: 21.000000 13.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[14]: 22.000000 14.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[15]: 23.000000 25.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[16]: 13.000000  3.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[17]: 16.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[18]: 21.000000 16.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[19]: 17.000000 18.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[20]: 10.000000  6.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[21]: 19.000000 14.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[22]:  7.000000  5.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[23]: 25.000000 11.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[24]: 10.000000 15.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[25]: 12.000000 16.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[26]: 11.000000 13.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[27]: 11.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[28]: 17.000000  6.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[29]: 17.000000  9.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[30]: 29.000000 19.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[31]:  8.000000  6.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 781/64 = 12.203125
number of bytes read:
dram[0]:       352        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:       128       160         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:       224        32         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:       512       288         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:       352        32         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:       384        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:       320       352         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:       352       128         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:       640       192         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:       608       512         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:       512       288         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:       192       288         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:       640       288         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:       672       416         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:       704       448         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:       736       800         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:       416        96         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:       512       256         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:       672       512         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:       544       576         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:       320       192         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:       608       448         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:       224       160         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:       800       352         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:       320       480         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:       384       512         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:       352       416         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:       352       256         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:       544       192         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:       544       288         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:       928       608         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:       256       192         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total bytes read: 24992
Bmin_bank_accesses = 0!
chip skew: 1536/256 = 6.00
number of bytes accessed:
dram[0]:       352        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:       128       160         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:       224        32         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:       512       288         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:       352        32         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:       384        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:       320       352         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:       352       128         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:       640       192         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:       608       512         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:       512       288         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:       192       288         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:       640       288         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:       672       416         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:       704       448         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:       736       800         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:       416        96         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:       512       256         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:       672       512         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:       544       576         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:       320       192         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:       608       448         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:       224       160         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:       800       352         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:       320       480         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:       384       512         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:       352       416         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:       352       256         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:       544       192         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:       544       288         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:       928       608         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:       256       192         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram bytes accesed = 24992
min_bank_accesses = 0!
chip skew: 1536/256 = 6.00
number of bytes written:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:         17        15    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:         32        34    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:         35        30    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:         23        22    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:         32        30    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:         35        81    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[6]:         25        21    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[7]:         24        45    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[8]:         20        25    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[9]:         16        24    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[10]:         24        21    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[11]:         29        23    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[12]:         21        26    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[13]:         17        23    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[14]:         20        18    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[15]:         23        24    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[16]:         28        33    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[17]:         16        16    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[18]:         15        17    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[19]:         20        21    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[20]:         19        15    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[21]:         22        27    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[22]:         14        23    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[23]:         24        19    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[24]:         25        21    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[25]:         28        29    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[26]:         21        23    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[27]:         23        24    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[28]:         22        14    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[29]:         19        15    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[30]:         21        20    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[31]:         28        19    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        501       504         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[1]:        501       502         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:        504       503         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[3]:        504       501         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:        502       503         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[5]:        502       502         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[6]:        504       502         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[7]:        502       501         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[8]:        504       502         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[9]:        503       501         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[10]:        502       502         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[11]:        501       501         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[12]:        503       503         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[13]:        504       501         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[14]:        504       501         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[15]:        503       505         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[16]:        437       437         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[17]:        440       436         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[18]:        438       443         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[19]:        438       436         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[20]:        438       437         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[21]:        438       436         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[22]:        439       438         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[23]:        438       436         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[24]:        438       436         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[25]:        439       437         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[26]:        439       439         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[27]:        436       437         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[28]:        437       438         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[29]:        438       437         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[30]:        437       436         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[31]:        437       436         0         0         0         0         0         0         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=206633 n_nop=206618 n_act=2 n_pre=0 n_ref_event=0 n_req=13 n_rd=13 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002517
n_activity=290 dram_eff=0.1793
bk0: 11a 206601i bk1: 2a 206602i bk2: 0a 206632i bk3: 0a 206632i bk4: 0a 206632i bk5: 0a 206633i bk6: 0a 206633i bk7: 0a 206633i bk8: 0a 206633i bk9: 0a 206633i bk10: 0a 206633i bk11: 0a 206633i bk12: 0a 206633i bk13: 0a 206633i bk14: 0a 206633i bk15: 0a 206634i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.846154
Row_Buffer_Locality_read = 0.846154
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.040541
Bank_Level_Parallism_Col = 1.041667
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.041667 

BW Util details:
bwutil = 0.000252 
total_CMD = 206633 
util_bw = 52 
Wasted_Col = 55 
Wasted_Row = 0 
Idle = 206526 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 7 
rwq = 0 
CCDLc_limit_alone = 7 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 206633 
n_nop = 206618 
Read = 13 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 13 
total_req = 13 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 13 
Row_Bus_Util =  0.000010 
CoL_Bus_Util = 0.000063 
Either_Row_CoL_Bus_Util = 0.000073 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000102 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000101629
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=206633 n_nop=206622 n_act=2 n_pre=0 n_ref_event=0 n_req=9 n_rd=9 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001742
n_activity=263 dram_eff=0.1369
bk0: 4a 206608i bk1: 5a 206608i bk2: 0a 206631i bk3: 0a 206632i bk4: 0a 206633i bk5: 0a 206633i bk6: 0a 206633i bk7: 0a 206633i bk8: 0a 206633i bk9: 0a 206633i bk10: 0a 206633i bk11: 0a 206633i bk12: 0a 206633i bk13: 0a 206633i bk14: 0a 206634i bk15: 0a 206634i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.777778
Row_Buffer_Locality_read = 0.777778
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000174 
total_CMD = 206633 
util_bw = 36 
Wasted_Col = 49 
Wasted_Row = 0 
Idle = 206548 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 1 
rwq = 0 
CCDLc_limit_alone = 1 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 206633 
n_nop = 206622 
Read = 9 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 9 
total_req = 9 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 9 
Row_Bus_Util =  0.000010 
CoL_Bus_Util = 0.000044 
Either_Row_CoL_Bus_Util = 0.000053 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=206633 n_nop=206623 n_act=2 n_pre=0 n_ref_event=0 n_req=8 n_rd=8 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001549
n_activity=221 dram_eff=0.1448
bk0: 7a 206603i bk1: 1a 206609i bk2: 0a 206632i bk3: 0a 206632i bk4: 0a 206632i bk5: 0a 206633i bk6: 0a 206633i bk7: 0a 206633i bk8: 0a 206633i bk9: 0a 206633i bk10: 0a 206633i bk11: 0a 206633i bk12: 0a 206633i bk13: 0a 206633i bk14: 0a 206633i bk15: 0a 206634i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000155 
total_CMD = 206633 
util_bw = 32 
Wasted_Col = 52 
Wasted_Row = 0 
Idle = 206549 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 4 
rwq = 0 
CCDLc_limit_alone = 4 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 206633 
n_nop = 206623 
Read = 8 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 8 
total_req = 8 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 8 
Row_Bus_Util =  0.000010 
CoL_Bus_Util = 0.000039 
Either_Row_CoL_Bus_Util = 0.000048 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000097 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=9.679e-05
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=206633 n_nop=206606 n_act=2 n_pre=0 n_ref_event=0 n_req=25 n_rd=25 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0004839
n_activity=522 dram_eff=0.1916
bk0: 16a 206590i bk1: 9a 206607i bk2: 0a 206632i bk3: 0a 206632i bk4: 0a 206632i bk5: 0a 206633i bk6: 0a 206633i bk7: 0a 206633i bk8: 0a 206633i bk9: 0a 206633i bk10: 0a 206633i bk11: 0a 206633i bk12: 0a 206633i bk13: 0a 206633i bk14: 0a 206633i bk15: 0a 206634i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.920000
Row_Buffer_Locality_read = 0.920000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000484 
total_CMD = 206633 
util_bw = 100 
Wasted_Col = 64 
Wasted_Row = 0 
Idle = 206469 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 16 
rwq = 0 
CCDLc_limit_alone = 16 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 206633 
n_nop = 206606 
Read = 25 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 25 
total_req = 25 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 25 
Row_Bus_Util =  0.000010 
CoL_Bus_Util = 0.000121 
Either_Row_CoL_Bus_Util = 0.000131 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000203 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000203259
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=206633 n_nop=206619 n_act=2 n_pre=0 n_ref_event=0 n_req=12 n_rd=12 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002323
n_activity=305 dram_eff=0.1574
bk0: 11a 206600i bk1: 1a 206609i bk2: 0a 206632i bk3: 0a 206632i bk4: 0a 206632i bk5: 0a 206632i bk6: 0a 206632i bk7: 0a 206633i bk8: 0a 206633i bk9: 0a 206633i bk10: 0a 206633i bk11: 0a 206633i bk12: 0a 206633i bk13: 0a 206634i bk14: 0a 206634i bk15: 0a 206634i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.833333
Row_Buffer_Locality_read = 0.833333
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000232 
total_CMD = 206633 
util_bw = 48 
Wasted_Col = 55 
Wasted_Row = 0 
Idle = 206530 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 7 
rwq = 0 
CCDLc_limit_alone = 7 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 206633 
n_nop = 206619 
Read = 12 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 12 
total_req = 12 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 12 
Row_Bus_Util =  0.000010 
CoL_Bus_Util = 0.000058 
Either_Row_CoL_Bus_Util = 0.000068 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000019 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=1.9358e-05
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=206633 n_nop=206617 n_act=2 n_pre=0 n_ref_event=0 n_req=14 n_rd=14 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.000271
n_activity=312 dram_eff=0.1795
bk0: 12a 206597i bk1: 2a 206609i bk2: 0a 206632i bk3: 0a 206632i bk4: 0a 206633i bk5: 0a 206633i bk6: 0a 206633i bk7: 0a 206633i bk8: 0a 206633i bk9: 0a 206633i bk10: 0a 206633i bk11: 0a 206633i bk12: 0a 206633i bk13: 0a 206633i bk14: 0a 206633i bk15: 0a 206633i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.857143
Row_Buffer_Locality_read = 0.857143
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000271 
total_CMD = 206633 
util_bw = 56 
Wasted_Col = 57 
Wasted_Row = 0 
Idle = 206520 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 9 
rwq = 0 
CCDLc_limit_alone = 9 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 206633 
n_nop = 206617 
Read = 14 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 14 
total_req = 14 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 14 
Row_Bus_Util =  0.000010 
CoL_Bus_Util = 0.000068 
Either_Row_CoL_Bus_Util = 0.000077 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000015 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=1.45185e-05
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=206633 n_nop=206610 n_act=2 n_pre=0 n_ref_event=0 n_req=21 n_rd=21 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0004065
n_activity=412 dram_eff=0.2039
bk0: 10a 206595i bk1: 11a 206600i bk2: 0a 206632i bk3: 0a 206632i bk4: 0a 206632i bk5: 0a 206633i bk6: 0a 206633i bk7: 0a 206633i bk8: 0a 206633i bk9: 0a 206633i bk10: 0a 206633i bk11: 0a 206633i bk12: 0a 206633i bk13: 0a 206633i bk14: 0a 206633i bk15: 0a 206634i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.904762
Row_Buffer_Locality_read = 0.904762
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000407 
total_CMD = 206633 
util_bw = 84 
Wasted_Col = 62 
Wasted_Row = 0 
Idle = 206487 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 14 
rwq = 0 
CCDLc_limit_alone = 14 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 206633 
n_nop = 206610 
Read = 21 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 21 
total_req = 21 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 21 
Row_Bus_Util =  0.000010 
CoL_Bus_Util = 0.000102 
Either_Row_CoL_Bus_Util = 0.000111 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000310 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000309728
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=206633 n_nop=206616 n_act=2 n_pre=0 n_ref_event=0 n_req=15 n_rd=15 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002904
n_activity=356 dram_eff=0.1685
bk0: 11a 206603i bk1: 4a 206609i bk2: 0a 206633i bk3: 0a 206633i bk4: 0a 206633i bk5: 0a 206633i bk6: 0a 206633i bk7: 0a 206633i bk8: 0a 206633i bk9: 0a 206633i bk10: 0a 206633i bk11: 0a 206633i bk12: 0a 206633i bk13: 0a 206633i bk14: 0a 206633i bk15: 0a 206633i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.866667
Row_Buffer_Locality_read = 0.866667
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000290 
total_CMD = 206633 
util_bw = 60 
Wasted_Col = 54 
Wasted_Row = 0 
Idle = 206519 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 206633 
n_nop = 206616 
Read = 15 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 15 
total_req = 15 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 15 
Row_Bus_Util =  0.000010 
CoL_Bus_Util = 0.000073 
Either_Row_CoL_Bus_Util = 0.000082 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=206633 n_nop=206605 n_act=2 n_pre=0 n_ref_event=0 n_req=26 n_rd=26 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0005033
n_activity=510 dram_eff=0.2039
bk0: 20a 206588i bk1: 6a 206607i bk2: 0a 206632i bk3: 0a 206632i bk4: 0a 206632i bk5: 0a 206633i bk6: 0a 206633i bk7: 0a 206633i bk8: 0a 206633i bk9: 0a 206633i bk10: 0a 206633i bk11: 0a 206633i bk12: 0a 206633i bk13: 0a 206633i bk14: 0a 206633i bk15: 0a 206634i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.923077
Row_Buffer_Locality_read = 0.923077
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000503 
total_CMD = 206633 
util_bw = 104 
Wasted_Col = 66 
Wasted_Row = 0 
Idle = 206463 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 18 
rwq = 0 
CCDLc_limit_alone = 18 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 206633 
n_nop = 206605 
Read = 26 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 26 
total_req = 26 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 26 
Row_Bus_Util =  0.000010 
CoL_Bus_Util = 0.000126 
Either_Row_CoL_Bus_Util = 0.000136 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000203 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000203259
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=206633 n_nop=206596 n_act=2 n_pre=0 n_ref_event=0 n_req=35 n_rd=35 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0006775
n_activity=585 dram_eff=0.2393
bk0: 19a 206581i bk1: 16a 206602i bk2: 0a 206632i bk3: 0a 206632i bk4: 0a 206632i bk5: 0a 206632i bk6: 0a 206632i bk7: 0a 206632i bk8: 0a 206633i bk9: 0a 206633i bk10: 0a 206633i bk11: 0a 206633i bk12: 0a 206634i bk13: 0a 206634i bk14: 0a 206634i bk15: 0a 206634i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.942857
Row_Buffer_Locality_read = 0.942857
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000678 
total_CMD = 206633 
util_bw = 140 
Wasted_Col = 73 
Wasted_Row = 0 
Idle = 206420 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 25 
rwq = 0 
CCDLc_limit_alone = 25 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 206633 
n_nop = 206596 
Read = 35 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 35 
total_req = 35 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 35 
Row_Bus_Util =  0.000010 
CoL_Bus_Util = 0.000169 
Either_Row_CoL_Bus_Util = 0.000179 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000198 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000198419
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=206633 n_nop=206606 n_act=2 n_pre=0 n_ref_event=0 n_req=25 n_rd=25 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0004839
n_activity=458 dram_eff=0.2183
bk0: 16a 206599i bk1: 9a 206587i bk2: 0a 206633i bk3: 0a 206633i bk4: 0a 206633i bk5: 0a 206633i bk6: 0a 206633i bk7: 0a 206633i bk8: 0a 206633i bk9: 0a 206633i bk10: 0a 206633i bk11: 0a 206633i bk12: 0a 206633i bk13: 0a 206633i bk14: 0a 206633i bk15: 0a 206633i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.920000
Row_Buffer_Locality_read = 0.920000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000484 
total_CMD = 206633 
util_bw = 100 
Wasted_Col = 67 
Wasted_Row = 0 
Idle = 206466 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 19 
rwq = 0 
CCDLc_limit_alone = 19 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 206633 
n_nop = 206606 
Read = 25 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 25 
total_req = 25 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 25 
Row_Bus_Util =  0.000010 
CoL_Bus_Util = 0.000121 
Either_Row_CoL_Bus_Util = 0.000131 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000179 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000179061
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=206633 n_nop=206616 n_act=2 n_pre=0 n_ref_event=0 n_req=15 n_rd=15 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002904
n_activity=383 dram_eff=0.1567
bk0: 6a 206607i bk1: 9a 206606i bk2: 0a 206631i bk3: 0a 206632i bk4: 0a 206632i bk5: 0a 206632i bk6: 0a 206632i bk7: 0a 206633i bk8: 0a 206633i bk9: 0a 206633i bk10: 0a 206633i bk11: 0a 206634i bk12: 0a 206634i bk13: 0a 206634i bk14: 0a 206634i bk15: 0a 206634i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.866667
Row_Buffer_Locality_read = 0.866667
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000290 
total_CMD = 206633 
util_bw = 60 
Wasted_Col = 52 
Wasted_Row = 0 
Idle = 206521 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 4 
rwq = 0 
CCDLc_limit_alone = 4 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 206633 
n_nop = 206616 
Read = 15 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 15 
total_req = 15 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 15 
Row_Bus_Util =  0.000010 
CoL_Bus_Util = 0.000073 
Either_Row_CoL_Bus_Util = 0.000082 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=206633 n_nop=206602 n_act=2 n_pre=0 n_ref_event=0 n_req=29 n_rd=29 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0005614
n_activity=555 dram_eff=0.209
bk0: 20a 206594i bk1: 9a 206603i bk2: 0a 206632i bk3: 0a 206632i bk4: 0a 206632i bk5: 0a 206632i bk6: 0a 206633i bk7: 0a 206633i bk8: 0a 206633i bk9: 0a 206633i bk10: 0a 206633i bk11: 0a 206633i bk12: 0a 206633i bk13: 0a 206633i bk14: 0a 206634i bk15: 0a 206634i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.931035
Row_Buffer_Locality_read = 0.931035
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000561 
total_CMD = 206633 
util_bw = 116 
Wasted_Col = 62 
Wasted_Row = 0 
Idle = 206455 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 14 
rwq = 0 
CCDLc_limit_alone = 14 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 206633 
n_nop = 206602 
Read = 29 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 29 
total_req = 29 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 29 
Row_Bus_Util =  0.000010 
CoL_Bus_Util = 0.000140 
Either_Row_CoL_Bus_Util = 0.000150 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000116 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000116148
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=206633 n_nop=206597 n_act=2 n_pre=0 n_ref_event=0 n_req=34 n_rd=34 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0006582
n_activity=572 dram_eff=0.2378
bk0: 21a 206573i bk1: 13a 206602i bk2: 0a 206632i bk3: 0a 206632i bk4: 0a 206632i bk5: 0a 206633i bk6: 0a 206633i bk7: 0a 206633i bk8: 0a 206633i bk9: 0a 206633i bk10: 0a 206633i bk11: 0a 206633i bk12: 0a 206633i bk13: 0a 206633i bk14: 0a 206633i bk15: 0a 206634i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.941176
Row_Buffer_Locality_read = 0.941176
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000658 
total_CMD = 206633 
util_bw = 136 
Wasted_Col = 78 
Wasted_Row = 0 
Idle = 206419 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 30 
rwq = 0 
CCDLc_limit_alone = 30 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 206633 
n_nop = 206597 
Read = 34 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 34 
total_req = 34 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 34 
Row_Bus_Util =  0.000010 
CoL_Bus_Util = 0.000165 
Either_Row_CoL_Bus_Util = 0.000174 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000203 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000203259
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=206633 n_nop=206595 n_act=2 n_pre=0 n_ref_event=0 n_req=36 n_rd=36 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0006969
n_activity=644 dram_eff=0.2236
bk0: 22a 206588i bk1: 14a 206598i bk2: 0a 206632i bk3: 0a 206632i bk4: 0a 206633i bk5: 0a 206633i bk6: 0a 206633i bk7: 0a 206633i bk8: 0a 206633i bk9: 0a 206633i bk10: 0a 206633i bk11: 0a 206633i bk12: 0a 206633i bk13: 0a 206633i bk14: 0a 206633i bk15: 0a 206633i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.944444
Row_Buffer_Locality_read = 0.944444
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000697 
total_CMD = 206633 
util_bw = 144 
Wasted_Col = 71 
Wasted_Row = 0 
Idle = 206418 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 23 
rwq = 0 
CCDLc_limit_alone = 23 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 206633 
n_nop = 206595 
Read = 36 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 36 
total_req = 36 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 36 
Row_Bus_Util =  0.000010 
CoL_Bus_Util = 0.000174 
Either_Row_CoL_Bus_Util = 0.000184 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000208 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000208098
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=206633 n_nop=206583 n_act=2 n_pre=0 n_ref_event=0 n_req=48 n_rd=48 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0009292
n_activity=762 dram_eff=0.252
bk0: 23a 206589i bk1: 25a 206583i bk2: 0a 206633i bk3: 0a 206633i bk4: 0a 206633i bk5: 0a 206633i bk6: 0a 206633i bk7: 0a 206633i bk8: 0a 206633i bk9: 0a 206633i bk10: 0a 206633i bk11: 0a 206633i bk12: 0a 206633i bk13: 0a 206633i bk14: 0a 206633i bk15: 0a 206633i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.958333
Row_Buffer_Locality_read = 0.958333
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000929 
total_CMD = 206633 
util_bw = 192 
Wasted_Col = 82 
Wasted_Row = 0 
Idle = 206359 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 34 
rwq = 0 
CCDLc_limit_alone = 34 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 206633 
n_nop = 206583 
Read = 48 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 48 
total_req = 48 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 48 
Row_Bus_Util =  0.000010 
CoL_Bus_Util = 0.000232 
Either_Row_CoL_Bus_Util = 0.000242 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000329 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000329086
Memory Partition 16: 
Cache L2_bank_032:
MSHR contents

Cache L2_bank_033:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[16]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=206633 n_nop=206615 n_act=2 n_pre=0 n_ref_event=0 n_req=16 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=7.743e-05
n_activity=373 dram_eff=0.0429
bk0: 13a 206608i bk1: 3a 206611i bk2: 0a 206633i bk3: 0a 206633i bk4: 0a 206633i bk5: 0a 206633i bk6: 0a 206633i bk7: 0a 206633i bk8: 0a 206633i bk9: 0a 206633i bk10: 0a 206633i bk11: 0a 206633i bk12: 0a 206633i bk13: 0a 206633i bk14: 0a 206633i bk15: 0a 206633i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000077 
total_CMD = 206633 
util_bw = 16 
Wasted_Col = 47 
Wasted_Row = 0 
Idle = 206570 

BW Util Bottlenecks: 
RCDc_limit = 44 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 3 
rwq = 0 
CCDLc_limit_alone = 3 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 206633 
n_nop = 206615 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 16 
total_req = 16 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 16 
Row_Bus_Util =  0.000010 
CoL_Bus_Util = 0.000077 
Either_Row_CoL_Bus_Util = 0.000087 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 17: 
Cache L2_bank_034:
MSHR contents

Cache L2_bank_035:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[17]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=206633 n_nop=206607 n_act=2 n_pre=0 n_ref_event=0 n_req=24 n_rd=24 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001161
n_activity=375 dram_eff=0.064
bk0: 16a 206593i bk1: 8a 206611i bk2: 0a 206633i bk3: 0a 206633i bk4: 0a 206633i bk5: 0a 206633i bk6: 0a 206633i bk7: 0a 206633i bk8: 0a 206633i bk9: 0a 206633i bk10: 0a 206633i bk11: 0a 206633i bk12: 0a 206633i bk13: 0a 206633i bk14: 0a 206633i bk15: 0a 206633i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.916667
Row_Buffer_Locality_read = 0.916667
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000116 
total_CMD = 206633 
util_bw = 24 
Wasted_Col = 62 
Wasted_Row = 0 
Idle = 206547 

BW Util Bottlenecks: 
RCDc_limit = 44 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 18 
rwq = 0 
CCDLc_limit_alone = 18 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 206633 
n_nop = 206607 
Read = 24 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 24 
total_req = 24 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 24 
Row_Bus_Util =  0.000010 
CoL_Bus_Util = 0.000116 
Either_Row_CoL_Bus_Util = 0.000126 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000368 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000367802
Memory Partition 18: 
Cache L2_bank_036:
MSHR contents

Cache L2_bank_037:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[18]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=206633 n_nop=206594 n_act=2 n_pre=0 n_ref_event=0 n_req=37 n_rd=37 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001791
n_activity=542 dram_eff=0.06827
bk0: 21a 206605i bk1: 16a 206599i bk2: 0a 206633i bk3: 0a 206633i bk4: 0a 206633i bk5: 0a 206633i bk6: 0a 206633i bk7: 0a 206633i bk8: 0a 206633i bk9: 0a 206633i bk10: 0a 206633i bk11: 0a 206633i bk12: 0a 206633i bk13: 0a 206633i bk14: 0a 206633i bk15: 0a 206633i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.945946
Row_Buffer_Locality_read = 0.945946
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000179 
total_CMD = 206633 
util_bw = 37 
Wasted_Col = 62 
Wasted_Row = 0 
Idle = 206534 

BW Util Bottlenecks: 
RCDc_limit = 44 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 18 
rwq = 0 
CCDLc_limit_alone = 18 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 206633 
n_nop = 206594 
Read = 37 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 37 
total_req = 37 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 37 
Row_Bus_Util =  0.000010 
CoL_Bus_Util = 0.000179 
Either_Row_CoL_Bus_Util = 0.000189 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000479 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00047911
Memory Partition 19: 
Cache L2_bank_038:
MSHR contents

Cache L2_bank_039:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[19]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=206633 n_nop=206596 n_act=2 n_pre=0 n_ref_event=0 n_req=35 n_rd=35 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001694
n_activity=620 dram_eff=0.05645
bk0: 17a 206605i bk1: 18a 206611i bk2: 0a 206633i bk3: 0a 206633i bk4: 0a 206633i bk5: 0a 206633i bk6: 0a 206633i bk7: 0a 206633i bk8: 0a 206633i bk9: 0a 206633i bk10: 0a 206633i bk11: 0a 206633i bk12: 0a 206633i bk13: 0a 206633i bk14: 0a 206633i bk15: 0a 206633i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.942857
Row_Buffer_Locality_read = 0.942857
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.024096
Bank_Level_Parallism_Col = 1.024691
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.024691 

BW Util details:
bwutil = 0.000169 
total_CMD = 206633 
util_bw = 35 
Wasted_Col = 48 
Wasted_Row = 0 
Idle = 206550 

BW Util Bottlenecks: 
RCDc_limit = 42 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 206633 
n_nop = 206596 
Read = 35 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 35 
total_req = 35 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 35 
Row_Bus_Util =  0.000010 
CoL_Bus_Util = 0.000169 
Either_Row_CoL_Bus_Util = 0.000179 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000174 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000174222
Memory Partition 20: 
Cache L2_bank_040:
MSHR contents

Cache L2_bank_041:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[20]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=206633 n_nop=206615 n_act=2 n_pre=0 n_ref_event=0 n_req=16 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=7.743e-05
n_activity=315 dram_eff=0.05079
bk0: 10a 206611i bk1: 6a 206608i bk2: 0a 206633i bk3: 0a 206633i bk4: 0a 206633i bk5: 0a 206633i bk6: 0a 206633i bk7: 0a 206633i bk8: 0a 206633i bk9: 0a 206633i bk10: 0a 206633i bk11: 0a 206633i bk12: 0a 206633i bk13: 0a 206633i bk14: 0a 206633i bk15: 0a 206633i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000077 
total_CMD = 206633 
util_bw = 16 
Wasted_Col = 47 
Wasted_Row = 0 
Idle = 206570 

BW Util Bottlenecks: 
RCDc_limit = 44 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 3 
rwq = 0 
CCDLc_limit_alone = 3 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 206633 
n_nop = 206615 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 16 
total_req = 16 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 16 
Row_Bus_Util =  0.000010 
CoL_Bus_Util = 0.000077 
Either_Row_CoL_Bus_Util = 0.000087 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000092 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=9.19505e-05
Memory Partition 21: 
Cache L2_bank_042:
MSHR contents

Cache L2_bank_043:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[21]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=206633 n_nop=206598 n_act=2 n_pre=0 n_ref_event=0 n_req=33 n_rd=33 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001597
n_activity=588 dram_eff=0.05612
bk0: 19a 206605i bk1: 14a 206611i bk2: 0a 206633i bk3: 0a 206633i bk4: 0a 206633i bk5: 0a 206633i bk6: 0a 206633i bk7: 0a 206633i bk8: 0a 206633i bk9: 0a 206633i bk10: 0a 206633i bk11: 0a 206633i bk12: 0a 206633i bk13: 0a 206633i bk14: 0a 206633i bk15: 0a 206633i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.939394
Row_Buffer_Locality_read = 0.939394
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.012195
Bank_Level_Parallism_Col = 1.012500
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.012500 

BW Util details:
bwutil = 0.000160 
total_CMD = 206633 
util_bw = 33 
Wasted_Col = 49 
Wasted_Row = 0 
Idle = 206551 

BW Util Bottlenecks: 
RCDc_limit = 43 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 206633 
n_nop = 206598 
Read = 33 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 33 
total_req = 33 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 33 
Row_Bus_Util =  0.000010 
CoL_Bus_Util = 0.000160 
Either_Row_CoL_Bus_Util = 0.000169 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000174 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000174222
Memory Partition 22: 
Cache L2_bank_044:
MSHR contents

Cache L2_bank_045:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[22]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=206633 n_nop=206619 n_act=2 n_pre=0 n_ref_event=0 n_req=12 n_rd=12 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=5.807e-05
n_activity=278 dram_eff=0.04317
bk0: 7a 206605i bk1: 5a 206611i bk2: 0a 206633i bk3: 0a 206633i bk4: 0a 206633i bk5: 0a 206633i bk6: 0a 206633i bk7: 0a 206633i bk8: 0a 206633i bk9: 0a 206633i bk10: 0a 206633i bk11: 0a 206633i bk12: 0a 206633i bk13: 0a 206633i bk14: 0a 206633i bk15: 0a 206633i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.833333
Row_Buffer_Locality_read = 0.833333
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000058 
total_CMD = 206633 
util_bw = 12 
Wasted_Col = 50 
Wasted_Row = 0 
Idle = 206571 

BW Util Bottlenecks: 
RCDc_limit = 44 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 206633 
n_nop = 206619 
Read = 12 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 12 
total_req = 12 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 12 
Row_Bus_Util =  0.000010 
CoL_Bus_Util = 0.000058 
Either_Row_CoL_Bus_Util = 0.000068 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000179 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000179061
Memory Partition 23: 
Cache L2_bank_046:
MSHR contents

Cache L2_bank_047:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[23]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=206633 n_nop=206595 n_act=2 n_pre=0 n_ref_event=0 n_req=36 n_rd=36 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001742
n_activity=608 dram_eff=0.05921
bk0: 25a 206605i bk1: 11a 206611i bk2: 0a 206633i bk3: 0a 206633i bk4: 0a 206633i bk5: 0a 206633i bk6: 0a 206633i bk7: 0a 206633i bk8: 0a 206633i bk9: 0a 206633i bk10: 0a 206633i bk11: 0a 206633i bk12: 0a 206633i bk13: 0a 206633i bk14: 0a 206633i bk15: 0a 206633i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.944444
Row_Buffer_Locality_read = 0.944444
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000174 
total_CMD = 206633 
util_bw = 36 
Wasted_Col = 50 
Wasted_Row = 0 
Idle = 206547 

BW Util Bottlenecks: 
RCDc_limit = 44 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 206633 
n_nop = 206595 
Read = 36 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 36 
total_req = 36 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 36 
Row_Bus_Util =  0.000010 
CoL_Bus_Util = 0.000174 
Either_Row_CoL_Bus_Util = 0.000184 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000165 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000164543
Memory Partition 24: 
Cache L2_bank_048:
MSHR contents

Cache L2_bank_049:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[24]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=206633 n_nop=206606 n_act=2 n_pre=0 n_ref_event=0 n_req=25 n_rd=25 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.000121
n_activity=472 dram_eff=0.05297
bk0: 10a 206608i bk1: 15a 206611i bk2: 0a 206633i bk3: 0a 206633i bk4: 0a 206633i bk5: 0a 206633i bk6: 0a 206633i bk7: 0a 206633i bk8: 0a 206633i bk9: 0a 206633i bk10: 0a 206633i bk11: 0a 206633i bk12: 0a 206633i bk13: 0a 206633i bk14: 0a 206633i bk15: 0a 206633i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.920000
Row_Buffer_Locality_read = 0.920000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000121 
total_CMD = 206633 
util_bw = 25 
Wasted_Col = 47 
Wasted_Row = 0 
Idle = 206561 

BW Util Bottlenecks: 
RCDc_limit = 44 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 3 
rwq = 0 
CCDLc_limit_alone = 3 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 206633 
n_nop = 206606 
Read = 25 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 25 
total_req = 25 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 25 
Row_Bus_Util =  0.000010 
CoL_Bus_Util = 0.000121 
Either_Row_CoL_Bus_Util = 0.000131 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000092 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=9.19505e-05
Memory Partition 25: 
Cache L2_bank_050:
MSHR contents

Cache L2_bank_051:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[25]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=206633 n_nop=206603 n_act=2 n_pre=0 n_ref_event=0 n_req=28 n_rd=28 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001355
n_activity=479 dram_eff=0.05846
bk0: 12a 206608i bk1: 16a 206608i bk2: 0a 206633i bk3: 0a 206633i bk4: 0a 206633i bk5: 0a 206633i bk6: 0a 206633i bk7: 0a 206633i bk8: 0a 206633i bk9: 0a 206633i bk10: 0a 206633i bk11: 0a 206633i bk12: 0a 206633i bk13: 0a 206633i bk14: 0a 206633i bk15: 0a 206633i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.928571
Row_Buffer_Locality_read = 0.928571
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000136 
total_CMD = 206633 
util_bw = 28 
Wasted_Col = 50 
Wasted_Row = 0 
Idle = 206555 

BW Util Bottlenecks: 
RCDc_limit = 44 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 206633 
n_nop = 206603 
Read = 28 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 28 
total_req = 28 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 28 
Row_Bus_Util =  0.000010 
CoL_Bus_Util = 0.000136 
Either_Row_CoL_Bus_Util = 0.000145 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000184 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000183901
Memory Partition 26: 
Cache L2_bank_052:
MSHR contents

Cache L2_bank_053:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[26]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=206633 n_nop=206607 n_act=2 n_pre=0 n_ref_event=0 n_req=24 n_rd=24 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001161
n_activity=393 dram_eff=0.06107
bk0: 11a 206605i bk1: 13a 206608i bk2: 0a 206633i bk3: 0a 206633i bk4: 0a 206633i bk5: 0a 206633i bk6: 0a 206633i bk7: 0a 206633i bk8: 0a 206633i bk9: 0a 206633i bk10: 0a 206633i bk11: 0a 206633i bk12: 0a 206633i bk13: 0a 206633i bk14: 0a 206633i bk15: 0a 206633i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.916667
Row_Buffer_Locality_read = 0.916667
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000116 
total_CMD = 206633 
util_bw = 24 
Wasted_Col = 53 
Wasted_Row = 0 
Idle = 206556 

BW Util Bottlenecks: 
RCDc_limit = 44 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 9 
rwq = 0 
CCDLc_limit_alone = 9 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 206633 
n_nop = 206607 
Read = 24 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 24 
total_req = 24 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 24 
Row_Bus_Util =  0.000010 
CoL_Bus_Util = 0.000116 
Either_Row_CoL_Bus_Util = 0.000126 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000208 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000208098
Memory Partition 27: 
Cache L2_bank_054:
MSHR contents

Cache L2_bank_055:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[27]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=206633 n_nop=206612 n_act=2 n_pre=0 n_ref_event=0 n_req=19 n_rd=19 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=9.195e-05
n_activity=414 dram_eff=0.04589
bk0: 11a 206611i bk1: 8a 206608i bk2: 0a 206633i bk3: 0a 206633i bk4: 0a 206633i bk5: 0a 206633i bk6: 0a 206633i bk7: 0a 206633i bk8: 0a 206633i bk9: 0a 206633i bk10: 0a 206633i bk11: 0a 206633i bk12: 0a 206633i bk13: 0a 206633i bk14: 0a 206633i bk15: 0a 206633i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.894737
Row_Buffer_Locality_read = 0.894737
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000092 
total_CMD = 206633 
util_bw = 19 
Wasted_Col = 47 
Wasted_Row = 0 
Idle = 206567 

BW Util Bottlenecks: 
RCDc_limit = 44 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 3 
rwq = 0 
CCDLc_limit_alone = 3 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 206633 
n_nop = 206612 
Read = 19 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 19 
total_req = 19 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 19 
Row_Bus_Util =  0.000010 
CoL_Bus_Util = 0.000092 
Either_Row_CoL_Bus_Util = 0.000102 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000092 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=9.19505e-05
Memory Partition 28: 
Cache L2_bank_056:
MSHR contents

Cache L2_bank_057:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[28]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=206633 n_nop=206608 n_act=2 n_pre=0 n_ref_event=0 n_req=23 n_rd=23 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001113
n_activity=426 dram_eff=0.05399
bk0: 17a 206611i bk1: 6a 206605i bk2: 0a 206633i bk3: 0a 206633i bk4: 0a 206633i bk5: 0a 206633i bk6: 0a 206633i bk7: 0a 206633i bk8: 0a 206633i bk9: 0a 206633i bk10: 0a 206633i bk11: 0a 206633i bk12: 0a 206633i bk13: 0a 206633i bk14: 0a 206633i bk15: 0a 206633i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.913043
Row_Buffer_Locality_read = 0.913043
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000111 
total_CMD = 206633 
util_bw = 23 
Wasted_Col = 50 
Wasted_Row = 0 
Idle = 206560 

BW Util Bottlenecks: 
RCDc_limit = 44 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 206633 
n_nop = 206608 
Read = 23 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 23 
total_req = 23 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 23 
Row_Bus_Util =  0.000010 
CoL_Bus_Util = 0.000111 
Either_Row_CoL_Bus_Util = 0.000121 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000174 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000174222
Memory Partition 29: 
Cache L2_bank_058:
MSHR contents

Cache L2_bank_059:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[29]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=206633 n_nop=206605 n_act=2 n_pre=0 n_ref_event=0 n_req=26 n_rd=26 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001258
n_activity=437 dram_eff=0.0595
bk0: 17a 206611i bk1: 9a 206608i bk2: 0a 206633i bk3: 0a 206633i bk4: 0a 206633i bk5: 0a 206633i bk6: 0a 206633i bk7: 0a 206633i bk8: 0a 206633i bk9: 0a 206633i bk10: 0a 206633i bk11: 0a 206633i bk12: 0a 206633i bk13: 0a 206633i bk14: 0a 206633i bk15: 0a 206633i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.923077
Row_Buffer_Locality_read = 0.923077
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000126 
total_CMD = 206633 
util_bw = 26 
Wasted_Col = 47 
Wasted_Row = 0 
Idle = 206560 

BW Util Bottlenecks: 
RCDc_limit = 44 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 3 
rwq = 0 
CCDLc_limit_alone = 3 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 206633 
n_nop = 206605 
Read = 26 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 26 
total_req = 26 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 26 
Row_Bus_Util =  0.000010 
CoL_Bus_Util = 0.000126 
Either_Row_CoL_Bus_Util = 0.000136 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000092 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=9.19505e-05
Memory Partition 30: 
Cache L2_bank_060:
MSHR contents

Cache L2_bank_061:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[30]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=206633 n_nop=206583 n_act=2 n_pre=0 n_ref_event=0 n_req=48 n_rd=48 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002323
n_activity=807 dram_eff=0.05948
bk0: 29a 206596i bk1: 19a 206611i bk2: 0a 206633i bk3: 0a 206633i bk4: 0a 206633i bk5: 0a 206633i bk6: 0a 206633i bk7: 0a 206633i bk8: 0a 206633i bk9: 0a 206633i bk10: 0a 206633i bk11: 0a 206633i bk12: 0a 206633i bk13: 0a 206633i bk14: 0a 206633i bk15: 0a 206633i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.958333
Row_Buffer_Locality_read = 0.958333
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000232 
total_CMD = 206633 
util_bw = 48 
Wasted_Col = 59 
Wasted_Row = 0 
Idle = 206526 

BW Util Bottlenecks: 
RCDc_limit = 44 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 15 
rwq = 0 
CCDLc_limit_alone = 15 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 206633 
n_nop = 206583 
Read = 48 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 48 
total_req = 48 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 48 
Row_Bus_Util =  0.000010 
CoL_Bus_Util = 0.000232 
Either_Row_CoL_Bus_Util = 0.000242 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000116 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000116148
Memory Partition 31: 
Cache L2_bank_062:
MSHR contents

Cache L2_bank_063:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[31]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=206633 n_nop=206617 n_act=2 n_pre=0 n_ref_event=0 n_req=14 n_rd=14 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=6.775e-05
n_activity=325 dram_eff=0.04308
bk0: 8a 206608i bk1: 6a 206611i bk2: 0a 206633i bk3: 0a 206633i bk4: 0a 206633i bk5: 0a 206633i bk6: 0a 206633i bk7: 0a 206633i bk8: 0a 206633i bk9: 0a 206633i bk10: 0a 206633i bk11: 0a 206633i bk12: 0a 206633i bk13: 0a 206633i bk14: 0a 206633i bk15: 0a 206633i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.857143
Row_Buffer_Locality_read = 0.857143
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000068 
total_CMD = 206633 
util_bw = 14 
Wasted_Col = 47 
Wasted_Row = 0 
Idle = 206572 

BW Util Bottlenecks: 
RCDc_limit = 44 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 3 
rwq = 0 
CCDLc_limit_alone = 3 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 206633 
n_nop = 206617 
Read = 14 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 14 
total_req = 14 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 14 
Row_Bus_Util =  0.000010 
CoL_Bus_Util = 0.000068 
Either_Row_CoL_Bus_Util = 0.000077 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000029 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=2.9037e-05

========= L2 cache stats =========
L2_cache_bank[0]: Access = 6, Miss = 5, Miss_rate = 0.833, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 10, Miss = 8, Miss_rate = 0.800, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 14, Miss = 11, Miss_rate = 0.786, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 17, Miss = 13, Miss_rate = 0.765, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 15, Miss = 13, Miss_rate = 0.867, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 14, Miss = 11, Miss_rate = 0.786, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 24, Miss = 19, Miss_rate = 0.792, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 27, Miss = 19, Miss_rate = 0.704, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 19, Miss = 14, Miss_rate = 0.737, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 21, Miss = 16, Miss_rate = 0.762, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 45, Miss = 34, Miss_rate = 0.756, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 19, Miss = 14, Miss_rate = 0.737, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[12]: Access = 26, Miss = 21, Miss_rate = 0.808, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[13]: Access = 18, Miss = 14, Miss_rate = 0.778, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[14]: Access = 6, Miss = 4, Miss_rate = 0.667, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[15]: Access = 38, Miss = 26, Miss_rate = 0.684, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[16]: Access = 27, Miss = 20, Miss_rate = 0.741, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[17]: Access = 20, Miss = 16, Miss_rate = 0.800, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[18]: Access = 38, Miss = 30, Miss_rate = 0.789, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[19]: Access = 19, Miss = 14, Miss_rate = 0.737, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[20]: Access = 25, Miss = 15, Miss_rate = 0.600, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[21]: Access = 27, Miss = 20, Miss_rate = 0.741, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[22]: Access = 16, Miss = 12, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[23]: Access = 20, Miss = 16, Miss_rate = 0.800, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[24]: Access = 24, Miss = 19, Miss_rate = 0.792, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[25]: Access = 35, Miss = 26, Miss_rate = 0.743, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[26]: Access = 20, Miss = 16, Miss_rate = 0.800, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[27]: Access = 34, Miss = 25, Miss_rate = 0.735, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[28]: Access = 32, Miss = 27, Miss_rate = 0.844, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[29]: Access = 24, Miss = 18, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[30]: Access = 61, Miss = 47, Miss_rate = 0.770, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[31]: Access = 45, Miss = 33, Miss_rate = 0.733, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 786
L2_total_cache_misses = 596
L2_total_cache_miss_rate = 0.7583
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 86
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 125
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 240
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 104
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 47
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 184
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 451
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 335
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.000
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=1665
icnt_total_pkts_simt_to_mem=1665
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 1665
Req_Network_cycles = 46666
Req_Network_injected_packets_per_cycle =       0.0357 
Req_Network_conflicts_per_cycle =       0.0008
Req_Network_conflicts_per_cycle_util =       0.0382
Req_Bank_Level_Parallism =       1.7200
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.0001
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0006

Reply_Network_injected_packets_num = 1665
Reply_Network_cycles = 46666
Reply_Network_injected_packets_per_cycle =        0.0357
Reply_Network_conflicts_per_cycle =        0.0014
Reply_Network_conflicts_per_cycle_util =       0.0536
Reply_Bank_Level_Parallism =       1.3945
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.0000
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0008
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 5 sec (5 sec)
gpgpu_simulation_rate = 22185 (inst/sec)
gpgpu_simulation_rate = 9333 (cycle/sec)
gpgpu_silicon_slowdown = 121290x
Processing kernel /root/Repos/shared/accel-sim-framework/hw_run/traces/device-0/12.8/nw-rodinia-2.0-ft/128_10___data_result_128_10_txt/traces/kernel-6-ctx_0x55953fa72040.traceg.xz
-kernel name = _Z20needle_cuda_shared_1PiS_S_iiii
-kernel id = 6
-grid dim = (6,1,1)
-block dim = (16,1,1)
-shmem = 2180
-nregs = 40
-binary version = 86
-cuda stream id = 0
-shmem base_addr = 0x00007f3d29000000
-local mem base_addr = 0x00007f3d27000000
-nvbit version = 1.7.6
-accelsim tracer version = 5
-enable lineinfo = 0
Header info loaded for kernel command : /root/Repos/shared/accel-sim-framework/hw_run/traces/device-0/12.8/nw-rodinia-2.0-ft/128_10___data_result_128_10_txt/traces/kernel-6-ctx_0x55953fa72040.traceg.xz
launching kernel name: _Z20needle_cuda_shared_1PiS_S_iiii uid: 6 cuda_stream_id: 0
GPGPU-Sim uArch: Shader 15 bind to kernel 6 '_Z20needle_cuda_shared_1PiS_S_iiii'
GPGPU-Sim: Reconfigure L1 cache to 120KB
thread block = 0,0,0
GPGPU-Sim uArch: Shader 16 bind to kernel 6 '_Z20needle_cuda_shared_1PiS_S_iiii'
thread block = 1,0,0
GPGPU-Sim uArch: Shader 17 bind to kernel 6 '_Z20needle_cuda_shared_1PiS_S_iiii'
thread block = 2,0,0
GPGPU-Sim uArch: Shader 18 bind to kernel 6 '_Z20needle_cuda_shared_1PiS_S_iiii'
thread block = 3,0,0
GPGPU-Sim uArch: Shader 19 bind to kernel 6 '_Z20needle_cuda_shared_1PiS_S_iiii'
thread block = 4,0,0
GPGPU-Sim uArch: Shader 20 bind to kernel 6 '_Z20needle_cuda_shared_1PiS_S_iiii'
thread block = 5,0,0
Destroy streams for kernel 6: size 0
kernel_name = _Z20needle_cuda_shared_1PiS_S_iiii 
kernel_launch_uid = 6 
kernel_stream_id = 0
gpu_sim_cycle = 9344
gpu_sim_insn = 44370
gpu_ipc =       4.7485
gpu_tot_sim_cycle = 56010
gpu_tot_sim_insn = 155295
gpu_tot_ipc =       2.7726
gpu_tot_issued_cta = 21
gpu_occupancy = 2.0833% 
gpu_tot_occupancy = 2.0833% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.0713
partiton_level_parallism_total  =       0.0416
partiton_level_parallism_util =       2.6534
partiton_level_parallism_util_total  =       1.9122
L2_BW  =       2.5819 GB/Sec
L2_BW_total  =       1.5076 GB/Sec
gpu_total_sim_rate=25882

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[28]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[29]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[30]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[31]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[32]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[33]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[34]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[35]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[36]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[37]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[38]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[39]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[40]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[41]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[42]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[43]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[44]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[45]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 2352
	L1D_total_cache_misses = 2037
	L1D_total_cache_miss_rate = 0.8661
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.004
	L1D_cache_fill_port_util = 0.016
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 21
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 882
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 483
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 294
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 189
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 483
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 1386
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 966

Total_core_cache_fail_stats:
ctas_completed 21, Shader 0 warp_id issue ditsribution:
warp_id:
0, 
distro:
661, 
gpgpu_n_tot_thrd_icount = 444192
gpgpu_n_tot_w_icount = 13881
gpgpu_n_stall_shd_mem = 9093
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 1365
gpgpu_n_mem_write_global = 966
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 6069
gpgpu_n_store_insn = 5376
gpgpu_n_shmem_insn = 38325
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 8820
gpgpu_n_l1cache_bkconflict = 273
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 8820
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 273
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:84	W0_Idle:266640	W0_Scoreboard:68096	W1:609	W2:546	W3:546	W4:546	W5:546	W6:546	W7:546	W8:546	W9:546	W10:546	W11:546	W12:546	W13:546	W14:546	W15:546	W16:5607	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:0
single_issue_nums: WS0:13881	WS1:0	WS2:0	WS3:0	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 10920 {8:1365,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 38640 {40:966,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 54600 {40:1365,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 7728 {8:966,}
maxmflatency = 505 
max_icnt2mem_latency = 51 
maxmrqlatency = 6 
max_icnt2sh_latency = 6 
averagemflatency = 351 
avg_icnt2mem_latency = 47 
avg_mrq_latency = 0 
avg_icnt2sh_latency = 2 
mrq_lat_table:1025 	6 	44 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	1256 	1075 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	2331 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	2317 	14 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	13 	21 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:      5535      5556         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:      5633      6155         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:      5556      6168         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:      5604      5583         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:      6159      6172         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:      6154      6129         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:      5618      5611         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:      6162      6148         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:      5590      5549         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:      5633      5569         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:      6163      5625         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:      5583      5562         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:      6167      5646         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:      5625      5633         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:      5597      5576         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:      6171      5590         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:      6097      6089         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:      5547      5505         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:      5498      5578         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:      5485      5498         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:      5549      5533         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:      5491      5512         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:      5505      6061         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:      5547      5485         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:      6105      5581         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:      5578      5533         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:      6087      5547         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:      6093      5554         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:      6101      5540         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:      6104      5575         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:      5519      5491         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:      6088      5491         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]: 14.000000  6.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]: 10.000000 11.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]: 12.000000  2.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]: 19.000000 14.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]: 16.000000  5.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]: 18.000000 10.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]: 15.000000 17.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]: 13.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[8]: 22.000000 18.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[9]: 22.000000 25.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[10]: 17.000000 13.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[11]:  9.000000 20.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[12]: 24.000000 13.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[13]: 22.000000 19.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[14]: 26.000000 17.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[15]: 30.000000 29.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[16]: 20.000000 12.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[17]: 18.000000  9.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[18]: 24.000000 19.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[19]: 20.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[20]: 14.000000 12.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[21]: 23.000000 16.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[22]:  8.000000 13.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[23]: 30.000000 15.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[24]: 15.000000 19.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[25]: 20.000000 16.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[26]: 13.000000 16.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[27]: 18.000000 12.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[28]: 23.000000 12.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[29]: 23.000000 14.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[30]: 37.000000 21.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[31]: 13.000000 10.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 1075/64 = 16.796875
number of bytes read:
dram[0]:       448       192         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:       320       352         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:       384        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:       608       448         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:       512       160         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:       576       320         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:       480       544         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:       416       256         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:       704       576         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:       704       800         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:       544       416         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:       288       640         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:       768       416         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:       704       608         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:       832       544         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:       960       928         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:       640       384         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:       576       288         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:       768       608         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:       640       768         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:       448       384         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:       736       512         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:       256       416         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:       960       480         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:       480       608         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:       640       512         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:       416       512         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:       576       384         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:       736       384         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:       736       448         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:      1184       672         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:       416       320         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total bytes read: 34400
Bmin_bank_accesses = 0!
chip skew: 1888/448 = 4.21
number of bytes accessed:
dram[0]:       448       192         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:       320       352         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:       384        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:       608       448         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:       512       160         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:       576       320         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:       480       544         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:       416       256         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:       704       576         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:       704       800         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:       544       416         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:       288       640         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:       768       416         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:       704       608         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:       832       544         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:       960       928         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:       640       384         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:       576       288         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:       768       608         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:       640       768         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:       448       384         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:       736       512         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:       256       416         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:       960       480         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:       480       608         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:       640       512         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:       416       512         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:       576       384         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:       736       384         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:       736       448         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:      1184       672         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:       416       320         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram bytes accesed = 34400
min_bank_accesses = 0!
chip skew: 1888/448 = 4.21
number of bytes written:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:         18        18    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:         24        24    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:         30        33    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:         24        23    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:         31        19    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:         32        35    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[6]:         24        22    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[7]:         25        34    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[8]:         21        20    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[9]:         17        22    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[10]:         26        20    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[11]:         28        21    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[12]:         23        24    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[13]:         18        25    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[14]:         21        22    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[15]:         24        25    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[16]:         27        20    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[17]:         18        22    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[18]:         16        17    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[19]:         20        20    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[20]:         20        18    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[21]:         23        26    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[22]:         14        26    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[23]:         26        19    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[24]:         23        22    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[25]:         25        32    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[26]:         23        22    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[27]:         22        22    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[28]:         23        19    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[29]:         20        16    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[30]:         22        20    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[31]:         27        21    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        501       504         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[1]:        501       502         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:        504       503         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[3]:        504       501         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:        502       503         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[5]:        502       502         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[6]:        504       502         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[7]:        502       501         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[8]:        504       502         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[9]:        503       501         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[10]:        502       502         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[11]:        501       501         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[12]:        503       503         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[13]:        504       501         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[14]:        504       501         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[15]:        503       505         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[16]:        437       437         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[17]:        440       436         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[18]:        438       443         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[19]:        438       436         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[20]:        438       437         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[21]:        438       436         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[22]:        439       438         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[23]:        438       436         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[24]:        438       436         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[25]:        439       437         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[26]:        439       439         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[27]:        436       437         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[28]:        437       438         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[29]:        438       437         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[30]:        437       436         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[31]:        437       436         0         0         0         0         0         0         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=248009 n_nop=247987 n_act=2 n_pre=0 n_ref_event=0 n_req=20 n_rd=20 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0003226
n_activity=379 dram_eff=0.2111
bk0: 14a 247975i bk1: 6a 247976i bk2: 0a 248008i bk3: 0a 248008i bk4: 0a 248008i bk5: 0a 248009i bk6: 0a 248009i bk7: 0a 248009i bk8: 0a 248009i bk9: 0a 248009i bk10: 0a 248009i bk11: 0a 248009i bk12: 0a 248009i bk13: 0a 248009i bk14: 0a 248009i bk15: 0a 248010i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.900000
Row_Buffer_Locality_read = 0.900000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.035294
Bank_Level_Parallism_Col = 1.036145
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.036145 

BW Util details:
bwutil = 0.000323 
total_CMD = 248009 
util_bw = 80 
Wasted_Col = 59 
Wasted_Row = 0 
Idle = 247870 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 11 
rwq = 0 
CCDLc_limit_alone = 11 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 248009 
n_nop = 247987 
Read = 20 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 20 
total_req = 20 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 20 
Row_Bus_Util =  0.000008 
CoL_Bus_Util = 0.000081 
Either_Row_CoL_Bus_Util = 0.000089 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000085 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=8.46743e-05
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=248009 n_nop=247986 n_act=2 n_pre=0 n_ref_event=0 n_req=21 n_rd=21 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0003387
n_activity=447 dram_eff=0.1879
bk0: 10a 247977i bk1: 11a 247981i bk2: 0a 248007i bk3: 0a 248008i bk4: 0a 248009i bk5: 0a 248009i bk6: 0a 248009i bk7: 0a 248009i bk8: 0a 248009i bk9: 0a 248009i bk10: 0a 248009i bk11: 0a 248009i bk12: 0a 248009i bk13: 0a 248009i bk14: 0a 248010i bk15: 0a 248010i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.904762
Row_Buffer_Locality_read = 0.904762
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000339 
total_CMD = 248009 
util_bw = 84 
Wasted_Col = 56 
Wasted_Row = 0 
Idle = 247869 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 8 
rwq = 0 
CCDLc_limit_alone = 8 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 248009 
n_nop = 247986 
Read = 21 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 21 
total_req = 21 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 21 
Row_Bus_Util =  0.000008 
CoL_Bus_Util = 0.000085 
Either_Row_CoL_Bus_Util = 0.000093 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000004 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=4.03211e-06
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=248009 n_nop=247993 n_act=2 n_pre=0 n_ref_event=0 n_req=14 n_rd=14 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002258
n_activity=325 dram_eff=0.1723
bk0: 12a 247974i bk1: 2a 247985i bk2: 0a 248008i bk3: 0a 248008i bk4: 0a 248008i bk5: 0a 248009i bk6: 0a 248009i bk7: 0a 248009i bk8: 0a 248009i bk9: 0a 248009i bk10: 0a 248009i bk11: 0a 248009i bk12: 0a 248009i bk13: 0a 248009i bk14: 0a 248009i bk15: 0a 248010i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.857143
Row_Buffer_Locality_read = 0.857143
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000226 
total_CMD = 248009 
util_bw = 56 
Wasted_Col = 54 
Wasted_Row = 0 
Idle = 247899 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 248009 
n_nop = 247993 
Read = 14 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 14 
total_req = 14 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 14 
Row_Bus_Util =  0.000008 
CoL_Bus_Util = 0.000056 
Either_Row_CoL_Bus_Util = 0.000065 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000081 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=8.06422e-05
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=248009 n_nop=247974 n_act=2 n_pre=0 n_ref_event=0 n_req=33 n_rd=33 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0005322
n_activity=666 dram_eff=0.1982
bk0: 19a 247966i bk1: 14a 247980i bk2: 0a 248008i bk3: 0a 248008i bk4: 0a 248008i bk5: 0a 248009i bk6: 0a 248009i bk7: 0a 248009i bk8: 0a 248009i bk9: 0a 248009i bk10: 0a 248009i bk11: 0a 248009i bk12: 0a 248009i bk13: 0a 248009i bk14: 0a 248009i bk15: 0a 248010i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.939394
Row_Buffer_Locality_read = 0.939394
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000532 
total_CMD = 248009 
util_bw = 132 
Wasted_Col = 67 
Wasted_Row = 0 
Idle = 247810 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 19 
rwq = 0 
CCDLc_limit_alone = 19 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 248009 
n_nop = 247974 
Read = 33 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 33 
total_req = 33 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 33 
Row_Bus_Util =  0.000008 
CoL_Bus_Util = 0.000133 
Either_Row_CoL_Bus_Util = 0.000141 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000169 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000169349
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=248009 n_nop=247986 n_act=2 n_pre=0 n_ref_event=0 n_req=21 n_rd=21 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0003387
n_activity=458 dram_eff=0.1834
bk0: 16a 247974i bk1: 5a 247983i bk2: 0a 248008i bk3: 0a 248008i bk4: 0a 248008i bk5: 0a 248008i bk6: 0a 248008i bk7: 0a 248009i bk8: 0a 248009i bk9: 0a 248009i bk10: 0a 248009i bk11: 0a 248009i bk12: 0a 248009i bk13: 0a 248010i bk14: 0a 248010i bk15: 0a 248010i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.904762
Row_Buffer_Locality_read = 0.904762
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000339 
total_CMD = 248009 
util_bw = 84 
Wasted_Col = 59 
Wasted_Row = 0 
Idle = 247866 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 11 
rwq = 0 
CCDLc_limit_alone = 11 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 248009 
n_nop = 247986 
Read = 21 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 21 
total_req = 21 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 21 
Row_Bus_Util =  0.000008 
CoL_Bus_Util = 0.000085 
Either_Row_CoL_Bus_Util = 0.000093 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000016 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=1.61284e-05
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=248009 n_nop=247979 n_act=2 n_pre=0 n_ref_event=0 n_req=28 n_rd=28 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0004516
n_activity=479 dram_eff=0.2338
bk0: 18a 247967i bk1: 10a 247972i bk2: 0a 248008i bk3: 0a 248008i bk4: 0a 248009i bk5: 0a 248009i bk6: 0a 248009i bk7: 0a 248009i bk8: 0a 248009i bk9: 0a 248009i bk10: 0a 248009i bk11: 0a 248009i bk12: 0a 248009i bk13: 0a 248009i bk14: 0a 248009i bk15: 0a 248009i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.928571
Row_Buffer_Locality_read = 0.928571
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000452 
total_CMD = 248009 
util_bw = 112 
Wasted_Col = 69 
Wasted_Row = 0 
Idle = 247828 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 21 
rwq = 0 
CCDLc_limit_alone = 21 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 248009 
n_nop = 247979 
Read = 28 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 28 
total_req = 28 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 28 
Row_Bus_Util =  0.000008 
CoL_Bus_Util = 0.000113 
Either_Row_CoL_Bus_Util = 0.000121 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000012 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=1.20963e-05
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=248009 n_nop=247975 n_act=2 n_pre=0 n_ref_event=0 n_req=32 n_rd=32 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0005161
n_activity=611 dram_eff=0.2095
bk0: 15a 247971i bk1: 17a 247973i bk2: 0a 248008i bk3: 0a 248008i bk4: 0a 248008i bk5: 0a 248009i bk6: 0a 248009i bk7: 0a 248009i bk8: 0a 248009i bk9: 0a 248009i bk10: 0a 248009i bk11: 0a 248009i bk12: 0a 248009i bk13: 0a 248009i bk14: 0a 248009i bk15: 0a 248010i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.937500
Row_Buffer_Locality_read = 0.937500
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000516 
total_CMD = 248009 
util_bw = 128 
Wasted_Col = 65 
Wasted_Row = 0 
Idle = 247816 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 17 
rwq = 0 
CCDLc_limit_alone = 17 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 248009 
n_nop = 247975 
Read = 32 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 32 
total_req = 32 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 32 
Row_Bus_Util =  0.000008 
CoL_Bus_Util = 0.000129 
Either_Row_CoL_Bus_Util = 0.000137 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000258 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000258055
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=248009 n_nop=247986 n_act=2 n_pre=0 n_ref_event=0 n_req=21 n_rd=21 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0003387
n_activity=456 dram_eff=0.1842
bk0: 13a 247979i bk1: 8a 247982i bk2: 0a 248009i bk3: 0a 248009i bk4: 0a 248009i bk5: 0a 248009i bk6: 0a 248009i bk7: 0a 248009i bk8: 0a 248009i bk9: 0a 248009i bk10: 0a 248009i bk11: 0a 248009i bk12: 0a 248009i bk13: 0a 248009i bk14: 0a 248009i bk15: 0a 248009i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.904762
Row_Buffer_Locality_read = 0.904762
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000339 
total_CMD = 248009 
util_bw = 84 
Wasted_Col = 57 
Wasted_Row = 0 
Idle = 247868 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 9 
rwq = 0 
CCDLc_limit_alone = 9 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 248009 
n_nop = 247986 
Read = 21 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 21 
total_req = 21 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 21 
Row_Bus_Util =  0.000008 
CoL_Bus_Util = 0.000085 
Either_Row_CoL_Bus_Util = 0.000093 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=248009 n_nop=247967 n_act=2 n_pre=0 n_ref_event=0 n_req=40 n_rd=40 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0006451
n_activity=738 dram_eff=0.2168
bk0: 22a 247964i bk1: 18a 247974i bk2: 0a 248008i bk3: 0a 248008i bk4: 0a 248008i bk5: 0a 248009i bk6: 0a 248009i bk7: 0a 248009i bk8: 0a 248009i bk9: 0a 248009i bk10: 0a 248009i bk11: 0a 248009i bk12: 0a 248009i bk13: 0a 248009i bk14: 0a 248009i bk15: 0a 248010i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.950000
Row_Buffer_Locality_read = 0.950000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000645 
total_CMD = 248009 
util_bw = 160 
Wasted_Col = 75 
Wasted_Row = 0 
Idle = 247774 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 27 
rwq = 0 
CCDLc_limit_alone = 27 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 248009 
n_nop = 247967 
Read = 40 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 40 
total_req = 40 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 40 
Row_Bus_Util =  0.000008 
CoL_Bus_Util = 0.000161 
Either_Row_CoL_Bus_Util = 0.000169 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000169 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000169349
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=248009 n_nop=247960 n_act=2 n_pre=0 n_ref_event=0 n_req=47 n_rd=47 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.000758
n_activity=766 dram_eff=0.2454
bk0: 22a 247955i bk1: 25a 247971i bk2: 0a 248008i bk3: 0a 248008i bk4: 0a 248008i bk5: 0a 248008i bk6: 0a 248008i bk7: 0a 248008i bk8: 0a 248009i bk9: 0a 248009i bk10: 0a 248009i bk11: 0a 248009i bk12: 0a 248010i bk13: 0a 248010i bk14: 0a 248010i bk15: 0a 248010i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.957447
Row_Buffer_Locality_read = 0.957447
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000758 
total_CMD = 248009 
util_bw = 188 
Wasted_Col = 82 
Wasted_Row = 0 
Idle = 247739 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 34 
rwq = 0 
CCDLc_limit_alone = 34 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 248009 
n_nop = 247960 
Read = 47 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 47 
total_req = 47 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 47 
Row_Bus_Util =  0.000008 
CoL_Bus_Util = 0.000190 
Either_Row_CoL_Bus_Util = 0.000198 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000165 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000165317
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=248009 n_nop=247977 n_act=2 n_pre=0 n_ref_event=0 n_req=30 n_rd=30 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0004839
n_activity=552 dram_eff=0.2174
bk0: 17a 247975i bk1: 13a 247962i bk2: 0a 248009i bk3: 0a 248009i bk4: 0a 248009i bk5: 0a 248009i bk6: 0a 248009i bk7: 0a 248009i bk8: 0a 248009i bk9: 0a 248009i bk10: 0a 248009i bk11: 0a 248009i bk12: 0a 248009i bk13: 0a 248009i bk14: 0a 248009i bk15: 0a 248009i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.933333
Row_Buffer_Locality_read = 0.933333
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000484 
total_CMD = 248009 
util_bw = 120 
Wasted_Col = 68 
Wasted_Row = 0 
Idle = 247821 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 20 
rwq = 0 
CCDLc_limit_alone = 20 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 248009 
n_nop = 247977 
Read = 30 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 30 
total_req = 30 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 30 
Row_Bus_Util =  0.000008 
CoL_Bus_Util = 0.000121 
Either_Row_CoL_Bus_Util = 0.000129 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000149 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000149188
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=248009 n_nop=247978 n_act=2 n_pre=0 n_ref_event=0 n_req=29 n_rd=29 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0004677
n_activity=627 dram_eff=0.185
bk0: 9a 247983i bk1: 20a 247976i bk2: 0a 248007i bk3: 0a 248008i bk4: 0a 248008i bk5: 0a 248008i bk6: 0a 248008i bk7: 0a 248009i bk8: 0a 248009i bk9: 0a 248009i bk10: 0a 248009i bk11: 0a 248010i bk12: 0a 248010i bk13: 0a 248010i bk14: 0a 248010i bk15: 0a 248010i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.931035
Row_Buffer_Locality_read = 0.931035
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000468 
total_CMD = 248009 
util_bw = 116 
Wasted_Col = 58 
Wasted_Row = 0 
Idle = 247835 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 10 
rwq = 0 
CCDLc_limit_alone = 10 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 248009 
n_nop = 247978 
Read = 29 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 29 
total_req = 29 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 29 
Row_Bus_Util =  0.000008 
CoL_Bus_Util = 0.000117 
Either_Row_CoL_Bus_Util = 0.000125 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=248009 n_nop=247970 n_act=2 n_pre=0 n_ref_event=0 n_req=37 n_rd=37 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0005968
n_activity=678 dram_eff=0.2183
bk0: 24a 247970i bk1: 13a 247977i bk2: 0a 248008i bk3: 0a 248008i bk4: 0a 248008i bk5: 0a 248008i bk6: 0a 248009i bk7: 0a 248009i bk8: 0a 248009i bk9: 0a 248009i bk10: 0a 248009i bk11: 0a 248009i bk12: 0a 248009i bk13: 0a 248009i bk14: 0a 248010i bk15: 0a 248010i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.945946
Row_Buffer_Locality_read = 0.945946
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000597 
total_CMD = 248009 
util_bw = 148 
Wasted_Col = 64 
Wasted_Row = 0 
Idle = 247797 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 16 
rwq = 0 
CCDLc_limit_alone = 16 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 248009 
n_nop = 247970 
Read = 37 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 37 
total_req = 37 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 37 
Row_Bus_Util =  0.000008 
CoL_Bus_Util = 0.000149 
Either_Row_CoL_Bus_Util = 0.000157 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000097 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=9.67707e-05
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=248009 n_nop=247966 n_act=2 n_pre=0 n_ref_event=0 n_req=41 n_rd=41 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0006613
n_activity=694 dram_eff=0.2363
bk0: 22a 247949i bk1: 19a 247974i bk2: 0a 248008i bk3: 0a 248008i bk4: 0a 248008i bk5: 0a 248009i bk6: 0a 248009i bk7: 0a 248009i bk8: 0a 248009i bk9: 0a 248009i bk10: 0a 248009i bk11: 0a 248009i bk12: 0a 248009i bk13: 0a 248009i bk14: 0a 248009i bk15: 0a 248010i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.951219
Row_Buffer_Locality_read = 0.951219
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000661 
total_CMD = 248009 
util_bw = 164 
Wasted_Col = 82 
Wasted_Row = 0 
Idle = 247763 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 34 
rwq = 0 
CCDLc_limit_alone = 34 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 248009 
n_nop = 247966 
Read = 41 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 41 
total_req = 41 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 41 
Row_Bus_Util =  0.000008 
CoL_Bus_Util = 0.000165 
Either_Row_CoL_Bus_Util = 0.000173 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000169 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000169349
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=248009 n_nop=247964 n_act=2 n_pre=0 n_ref_event=0 n_req=43 n_rd=43 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0006935
n_activity=764 dram_eff=0.2251
bk0: 26a 247962i bk1: 17a 247974i bk2: 0a 248008i bk3: 0a 248008i bk4: 0a 248009i bk5: 0a 248009i bk6: 0a 248009i bk7: 0a 248009i bk8: 0a 248009i bk9: 0a 248009i bk10: 0a 248009i bk11: 0a 248009i bk12: 0a 248009i bk13: 0a 248009i bk14: 0a 248009i bk15: 0a 248009i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.953488
Row_Buffer_Locality_read = 0.953488
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000694 
total_CMD = 248009 
util_bw = 172 
Wasted_Col = 73 
Wasted_Row = 0 
Idle = 247764 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 25 
rwq = 0 
CCDLc_limit_alone = 25 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 248009 
n_nop = 247964 
Read = 43 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 43 
total_req = 43 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 43 
Row_Bus_Util =  0.000008 
CoL_Bus_Util = 0.000173 
Either_Row_CoL_Bus_Util = 0.000181 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000173 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000173381
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=248009 n_nop=247948 n_act=2 n_pre=0 n_ref_event=0 n_req=59 n_rd=59 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0009516
n_activity=955 dram_eff=0.2471
bk0: 30a 247964i bk1: 29a 247957i bk2: 0a 248009i bk3: 0a 248009i bk4: 0a 248009i bk5: 0a 248009i bk6: 0a 248009i bk7: 0a 248009i bk8: 0a 248009i bk9: 0a 248009i bk10: 0a 248009i bk11: 0a 248009i bk12: 0a 248009i bk13: 0a 248009i bk14: 0a 248009i bk15: 0a 248009i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.966102
Row_Buffer_Locality_read = 0.966102
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000952 
total_CMD = 248009 
util_bw = 236 
Wasted_Col = 85 
Wasted_Row = 0 
Idle = 247688 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 37 
rwq = 0 
CCDLc_limit_alone = 37 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 248009 
n_nop = 247948 
Read = 59 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 59 
total_req = 59 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 59 
Row_Bus_Util =  0.000008 
CoL_Bus_Util = 0.000238 
Either_Row_CoL_Bus_Util = 0.000246 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000274 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000274184
Memory Partition 16: 
Cache L2_bank_032:
MSHR contents

Cache L2_bank_033:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[16]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=248009 n_nop=247975 n_act=2 n_pre=0 n_ref_event=0 n_req=32 n_rd=32 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.000129
n_activity=598 dram_eff=0.05351
bk0: 20a 247984i bk1: 12a 247984i bk2: 0a 248009i bk3: 0a 248009i bk4: 0a 248009i bk5: 0a 248009i bk6: 0a 248009i bk7: 0a 248009i bk8: 0a 248009i bk9: 0a 248009i bk10: 0a 248009i bk11: 0a 248009i bk12: 0a 248009i bk13: 0a 248009i bk14: 0a 248009i bk15: 0a 248009i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.937500
Row_Buffer_Locality_read = 0.937500
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000129 
total_CMD = 248009 
util_bw = 32 
Wasted_Col = 50 
Wasted_Row = 0 
Idle = 247927 

BW Util Bottlenecks: 
RCDc_limit = 44 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 248009 
n_nop = 247975 
Read = 32 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 32 
total_req = 32 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 32 
Row_Bus_Util =  0.000008 
CoL_Bus_Util = 0.000129 
Either_Row_CoL_Bus_Util = 0.000137 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 17: 
Cache L2_bank_034:
MSHR contents

Cache L2_bank_035:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[17]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=248009 n_nop=247980 n_act=2 n_pre=0 n_ref_event=0 n_req=27 n_rd=27 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001089
n_activity=421 dram_eff=0.06413
bk0: 18a 247969i bk1: 9a 247987i bk2: 0a 248009i bk3: 0a 248009i bk4: 0a 248009i bk5: 0a 248009i bk6: 0a 248009i bk7: 0a 248009i bk8: 0a 248009i bk9: 0a 248009i bk10: 0a 248009i bk11: 0a 248009i bk12: 0a 248009i bk13: 0a 248009i bk14: 0a 248009i bk15: 0a 248009i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.925926
Row_Buffer_Locality_read = 0.925926
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000109 
total_CMD = 248009 
util_bw = 27 
Wasted_Col = 62 
Wasted_Row = 0 
Idle = 247920 

BW Util Bottlenecks: 
RCDc_limit = 44 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 18 
rwq = 0 
CCDLc_limit_alone = 18 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 248009 
n_nop = 247980 
Read = 27 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 27 
total_req = 27 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 27 
Row_Bus_Util =  0.000008 
CoL_Bus_Util = 0.000109 
Either_Row_CoL_Bus_Util = 0.000117 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000306 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00030644
Memory Partition 18: 
Cache L2_bank_036:
MSHR contents

Cache L2_bank_037:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[18]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=248009 n_nop=247964 n_act=2 n_pre=0 n_ref_event=0 n_req=43 n_rd=43 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001734
n_activity=635 dram_eff=0.06772
bk0: 24a 247981i bk1: 19a 247975i bk2: 0a 248009i bk3: 0a 248009i bk4: 0a 248009i bk5: 0a 248009i bk6: 0a 248009i bk7: 0a 248009i bk8: 0a 248009i bk9: 0a 248009i bk10: 0a 248009i bk11: 0a 248009i bk12: 0a 248009i bk13: 0a 248009i bk14: 0a 248009i bk15: 0a 248009i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.953488
Row_Buffer_Locality_read = 0.953488
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000173 
total_CMD = 248009 
util_bw = 43 
Wasted_Col = 62 
Wasted_Row = 0 
Idle = 247904 

BW Util Bottlenecks: 
RCDc_limit = 44 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 18 
rwq = 0 
CCDLc_limit_alone = 18 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 248009 
n_nop = 247964 
Read = 43 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 43 
total_req = 43 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 43 
Row_Bus_Util =  0.000008 
CoL_Bus_Util = 0.000173 
Either_Row_CoL_Bus_Util = 0.000181 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000399 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.000399179
Memory Partition 19: 
Cache L2_bank_038:
MSHR contents

Cache L2_bank_039:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[19]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=248009 n_nop=247963 n_act=2 n_pre=0 n_ref_event=0 n_req=44 n_rd=44 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001774
n_activity=742 dram_eff=0.0593
bk0: 20a 247981i bk1: 24a 247987i bk2: 0a 248009i bk3: 0a 248009i bk4: 0a 248009i bk5: 0a 248009i bk6: 0a 248009i bk7: 0a 248009i bk8: 0a 248009i bk9: 0a 248009i bk10: 0a 248009i bk11: 0a 248009i bk12: 0a 248009i bk13: 0a 248009i bk14: 0a 248009i bk15: 0a 248009i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.954545
Row_Buffer_Locality_read = 0.954545
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.021739
Bank_Level_Parallism_Col = 1.022222
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.022222 

BW Util details:
bwutil = 0.000177 
total_CMD = 248009 
util_bw = 44 
Wasted_Col = 48 
Wasted_Row = 0 
Idle = 247917 

BW Util Bottlenecks: 
RCDc_limit = 42 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 248009 
n_nop = 247963 
Read = 44 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 44 
total_req = 44 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 44 
Row_Bus_Util =  0.000008 
CoL_Bus_Util = 0.000177 
Either_Row_CoL_Bus_Util = 0.000185 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000145 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000145156
Memory Partition 20: 
Cache L2_bank_040:
MSHR contents

Cache L2_bank_041:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[20]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=248009 n_nop=247981 n_act=2 n_pre=0 n_ref_event=0 n_req=26 n_rd=26 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001048
n_activity=475 dram_eff=0.05474
bk0: 14a 247987i bk1: 12a 247984i bk2: 0a 248009i bk3: 0a 248009i bk4: 0a 248009i bk5: 0a 248009i bk6: 0a 248009i bk7: 0a 248009i bk8: 0a 248009i bk9: 0a 248009i bk10: 0a 248009i bk11: 0a 248009i bk12: 0a 248009i bk13: 0a 248009i bk14: 0a 248009i bk15: 0a 248009i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.923077
Row_Buffer_Locality_read = 0.923077
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000105 
total_CMD = 248009 
util_bw = 26 
Wasted_Col = 47 
Wasted_Row = 0 
Idle = 247936 

BW Util Bottlenecks: 
RCDc_limit = 44 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 3 
rwq = 0 
CCDLc_limit_alone = 3 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 248009 
n_nop = 247981 
Read = 26 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 26 
total_req = 26 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 26 
Row_Bus_Util =  0.000008 
CoL_Bus_Util = 0.000105 
Either_Row_CoL_Bus_Util = 0.000113 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000077 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=7.66101e-05
Memory Partition 21: 
Cache L2_bank_042:
MSHR contents

Cache L2_bank_043:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[21]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=248009 n_nop=247968 n_act=2 n_pre=0 n_ref_event=0 n_req=39 n_rd=39 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001573
n_activity=699 dram_eff=0.05579
bk0: 23a 247981i bk1: 16a 247987i bk2: 0a 248009i bk3: 0a 248009i bk4: 0a 248009i bk5: 0a 248009i bk6: 0a 248009i bk7: 0a 248009i bk8: 0a 248009i bk9: 0a 248009i bk10: 0a 248009i bk11: 0a 248009i bk12: 0a 248009i bk13: 0a 248009i bk14: 0a 248009i bk15: 0a 248009i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.948718
Row_Buffer_Locality_read = 0.948718
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.011364
Bank_Level_Parallism_Col = 1.011628
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.011628 

BW Util details:
bwutil = 0.000157 
total_CMD = 248009 
util_bw = 39 
Wasted_Col = 49 
Wasted_Row = 0 
Idle = 247921 

BW Util Bottlenecks: 
RCDc_limit = 43 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 248009 
n_nop = 247968 
Read = 39 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 39 
total_req = 39 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 39 
Row_Bus_Util =  0.000008 
CoL_Bus_Util = 0.000157 
Either_Row_CoL_Bus_Util = 0.000165 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000145 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000145156
Memory Partition 22: 
Cache L2_bank_044:
MSHR contents

Cache L2_bank_045:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[22]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=248009 n_nop=247986 n_act=2 n_pre=0 n_ref_event=0 n_req=21 n_rd=21 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=8.467e-05
n_activity=395 dram_eff=0.05316
bk0: 8a 247981i bk1: 13a 247987i bk2: 0a 248009i bk3: 0a 248009i bk4: 0a 248009i bk5: 0a 248009i bk6: 0a 248009i bk7: 0a 248009i bk8: 0a 248009i bk9: 0a 248009i bk10: 0a 248009i bk11: 0a 248009i bk12: 0a 248009i bk13: 0a 248009i bk14: 0a 248009i bk15: 0a 248009i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.904762
Row_Buffer_Locality_read = 0.904762
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000085 
total_CMD = 248009 
util_bw = 21 
Wasted_Col = 50 
Wasted_Row = 0 
Idle = 247938 

BW Util Bottlenecks: 
RCDc_limit = 44 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 248009 
n_nop = 247986 
Read = 21 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 21 
total_req = 21 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 21 
Row_Bus_Util =  0.000008 
CoL_Bus_Util = 0.000085 
Either_Row_CoL_Bus_Util = 0.000093 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000149 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000149188
Memory Partition 23: 
Cache L2_bank_046:
MSHR contents

Cache L2_bank_047:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[23]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=248009 n_nop=247962 n_act=2 n_pre=0 n_ref_event=0 n_req=45 n_rd=45 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001814
n_activity=749 dram_eff=0.06008
bk0: 30a 247978i bk1: 15a 247987i bk2: 0a 248009i bk3: 0a 248009i bk4: 0a 248009i bk5: 0a 248009i bk6: 0a 248009i bk7: 0a 248009i bk8: 0a 248009i bk9: 0a 248009i bk10: 0a 248009i bk11: 0a 248009i bk12: 0a 248009i bk13: 0a 248009i bk14: 0a 248009i bk15: 0a 248009i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.955556
Row_Buffer_Locality_read = 0.955556
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000181 
total_CMD = 248009 
util_bw = 45 
Wasted_Col = 53 
Wasted_Row = 0 
Idle = 247911 

BW Util Bottlenecks: 
RCDc_limit = 44 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 9 
rwq = 0 
CCDLc_limit_alone = 9 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 248009 
n_nop = 247962 
Read = 45 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 45 
total_req = 45 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 45 
Row_Bus_Util =  0.000008 
CoL_Bus_Util = 0.000181 
Either_Row_CoL_Bus_Util = 0.000190 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000137 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000137092
Memory Partition 24: 
Cache L2_bank_048:
MSHR contents

Cache L2_bank_049:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[24]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=248009 n_nop=247973 n_act=2 n_pre=0 n_ref_event=0 n_req=34 n_rd=34 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001371
n_activity=610 dram_eff=0.05574
bk0: 15a 247984i bk1: 19a 247987i bk2: 0a 248009i bk3: 0a 248009i bk4: 0a 248009i bk5: 0a 248009i bk6: 0a 248009i bk7: 0a 248009i bk8: 0a 248009i bk9: 0a 248009i bk10: 0a 248009i bk11: 0a 248009i bk12: 0a 248009i bk13: 0a 248009i bk14: 0a 248009i bk15: 0a 248009i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.941176
Row_Buffer_Locality_read = 0.941176
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000137 
total_CMD = 248009 
util_bw = 34 
Wasted_Col = 47 
Wasted_Row = 0 
Idle = 247928 

BW Util Bottlenecks: 
RCDc_limit = 44 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 3 
rwq = 0 
CCDLc_limit_alone = 3 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 248009 
n_nop = 247973 
Read = 34 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 34 
total_req = 34 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 34 
Row_Bus_Util =  0.000008 
CoL_Bus_Util = 0.000137 
Either_Row_CoL_Bus_Util = 0.000145 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000077 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=7.66101e-05
Memory Partition 25: 
Cache L2_bank_050:
MSHR contents

Cache L2_bank_051:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[25]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=248009 n_nop=247971 n_act=2 n_pre=0 n_ref_event=0 n_req=36 n_rd=36 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001452
n_activity=606 dram_eff=0.05941
bk0: 20a 247984i bk1: 16a 247984i bk2: 0a 248009i bk3: 0a 248009i bk4: 0a 248009i bk5: 0a 248009i bk6: 0a 248009i bk7: 0a 248009i bk8: 0a 248009i bk9: 0a 248009i bk10: 0a 248009i bk11: 0a 248009i bk12: 0a 248009i bk13: 0a 248009i bk14: 0a 248009i bk15: 0a 248009i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.944444
Row_Buffer_Locality_read = 0.944444
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000145 
total_CMD = 248009 
util_bw = 36 
Wasted_Col = 50 
Wasted_Row = 0 
Idle = 247923 

BW Util Bottlenecks: 
RCDc_limit = 44 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 248009 
n_nop = 247971 
Read = 36 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 36 
total_req = 36 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 36 
Row_Bus_Util =  0.000008 
CoL_Bus_Util = 0.000145 
Either_Row_CoL_Bus_Util = 0.000153 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000153 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.00015322
Memory Partition 26: 
Cache L2_bank_052:
MSHR contents

Cache L2_bank_053:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[26]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=248009 n_nop=247978 n_act=2 n_pre=0 n_ref_event=0 n_req=29 n_rd=29 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001169
n_activity=481 dram_eff=0.06029
bk0: 13a 247981i bk1: 16a 247984i bk2: 0a 248009i bk3: 0a 248009i bk4: 0a 248009i bk5: 0a 248009i bk6: 0a 248009i bk7: 0a 248009i bk8: 0a 248009i bk9: 0a 248009i bk10: 0a 248009i bk11: 0a 248009i bk12: 0a 248009i bk13: 0a 248009i bk14: 0a 248009i bk15: 0a 248009i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.931035
Row_Buffer_Locality_read = 0.931035
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000117 
total_CMD = 248009 
util_bw = 29 
Wasted_Col = 53 
Wasted_Row = 0 
Idle = 247927 

BW Util Bottlenecks: 
RCDc_limit = 44 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 9 
rwq = 0 
CCDLc_limit_alone = 9 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 248009 
n_nop = 247978 
Read = 29 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 29 
total_req = 29 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 29 
Row_Bus_Util =  0.000008 
CoL_Bus_Util = 0.000117 
Either_Row_CoL_Bus_Util = 0.000125 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000173 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000173381
Memory Partition 27: 
Cache L2_bank_054:
MSHR contents

Cache L2_bank_055:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[27]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=248009 n_nop=247977 n_act=2 n_pre=0 n_ref_event=0 n_req=30 n_rd=30 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.000121
n_activity=583 dram_eff=0.05146
bk0: 18a 247984i bk1: 12a 247984i bk2: 0a 248009i bk3: 0a 248009i bk4: 0a 248009i bk5: 0a 248009i bk6: 0a 248009i bk7: 0a 248009i bk8: 0a 248009i bk9: 0a 248009i bk10: 0a 248009i bk11: 0a 248009i bk12: 0a 248009i bk13: 0a 248009i bk14: 0a 248009i bk15: 0a 248009i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.933333
Row_Buffer_Locality_read = 0.933333
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000121 
total_CMD = 248009 
util_bw = 30 
Wasted_Col = 50 
Wasted_Row = 0 
Idle = 247929 

BW Util Bottlenecks: 
RCDc_limit = 44 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 248009 
n_nop = 247977 
Read = 30 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 30 
total_req = 30 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 30 
Row_Bus_Util =  0.000008 
CoL_Bus_Util = 0.000121 
Either_Row_CoL_Bus_Util = 0.000129 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000077 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=7.66101e-05
Memory Partition 28: 
Cache L2_bank_056:
MSHR contents

Cache L2_bank_057:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[28]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=248009 n_nop=247972 n_act=2 n_pre=0 n_ref_event=0 n_req=35 n_rd=35 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001411
n_activity=630 dram_eff=0.05556
bk0: 23a 247987i bk1: 12a 247981i bk2: 0a 248009i bk3: 0a 248009i bk4: 0a 248009i bk5: 0a 248009i bk6: 0a 248009i bk7: 0a 248009i bk8: 0a 248009i bk9: 0a 248009i bk10: 0a 248009i bk11: 0a 248009i bk12: 0a 248009i bk13: 0a 248009i bk14: 0a 248009i bk15: 0a 248009i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.942857
Row_Buffer_Locality_read = 0.942857
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000141 
total_CMD = 248009 
util_bw = 35 
Wasted_Col = 50 
Wasted_Row = 0 
Idle = 247924 

BW Util Bottlenecks: 
RCDc_limit = 44 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 248009 
n_nop = 247972 
Read = 35 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 35 
total_req = 35 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 35 
Row_Bus_Util =  0.000008 
CoL_Bus_Util = 0.000141 
Either_Row_CoL_Bus_Util = 0.000149 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000145 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000145156
Memory Partition 29: 
Cache L2_bank_058:
MSHR contents

Cache L2_bank_059:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[29]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=248009 n_nop=247970 n_act=2 n_pre=0 n_ref_event=0 n_req=37 n_rd=37 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001492
n_activity=647 dram_eff=0.05719
bk0: 23a 247987i bk1: 14a 247984i bk2: 0a 248009i bk3: 0a 248009i bk4: 0a 248009i bk5: 0a 248009i bk6: 0a 248009i bk7: 0a 248009i bk8: 0a 248009i bk9: 0a 248009i bk10: 0a 248009i bk11: 0a 248009i bk12: 0a 248009i bk13: 0a 248009i bk14: 0a 248009i bk15: 0a 248009i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.945946
Row_Buffer_Locality_read = 0.945946
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000149 
total_CMD = 248009 
util_bw = 37 
Wasted_Col = 47 
Wasted_Row = 0 
Idle = 247925 

BW Util Bottlenecks: 
RCDc_limit = 44 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 3 
rwq = 0 
CCDLc_limit_alone = 3 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 248009 
n_nop = 247970 
Read = 37 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 37 
total_req = 37 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 37 
Row_Bus_Util =  0.000008 
CoL_Bus_Util = 0.000149 
Either_Row_CoL_Bus_Util = 0.000157 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000077 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=7.66101e-05
Memory Partition 30: 
Cache L2_bank_060:
MSHR contents

Cache L2_bank_061:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[30]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=248009 n_nop=247949 n_act=2 n_pre=0 n_ref_event=0 n_req=58 n_rd=58 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002339
n_activity=976 dram_eff=0.05943
bk0: 37a 247969i bk1: 21a 247987i bk2: 0a 248009i bk3: 0a 248009i bk4: 0a 248009i bk5: 0a 248009i bk6: 0a 248009i bk7: 0a 248009i bk8: 0a 248009i bk9: 0a 248009i bk10: 0a 248009i bk11: 0a 248009i bk12: 0a 248009i bk13: 0a 248009i bk14: 0a 248009i bk15: 0a 248009i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.965517
Row_Buffer_Locality_read = 0.965517
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000234 
total_CMD = 248009 
util_bw = 58 
Wasted_Col = 62 
Wasted_Row = 0 
Idle = 247889 

BW Util Bottlenecks: 
RCDc_limit = 44 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 18 
rwq = 0 
CCDLc_limit_alone = 18 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 248009 
n_nop = 247949 
Read = 58 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 58 
total_req = 58 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 58 
Row_Bus_Util =  0.000008 
CoL_Bus_Util = 0.000234 
Either_Row_CoL_Bus_Util = 0.000242 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000097 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=9.67707e-05
Memory Partition 31: 
Cache L2_bank_062:
MSHR contents

Cache L2_bank_063:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[31]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=248009 n_nop=247984 n_act=2 n_pre=0 n_ref_event=0 n_req=23 n_rd=23 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=9.274e-05
n_activity=465 dram_eff=0.04946
bk0: 13a 247984i bk1: 10a 247987i bk2: 0a 248009i bk3: 0a 248009i bk4: 0a 248009i bk5: 0a 248009i bk6: 0a 248009i bk7: 0a 248009i bk8: 0a 248009i bk9: 0a 248009i bk10: 0a 248009i bk11: 0a 248009i bk12: 0a 248009i bk13: 0a 248009i bk14: 0a 248009i bk15: 0a 248009i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.913043
Row_Buffer_Locality_read = 0.913043
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000093 
total_CMD = 248009 
util_bw = 23 
Wasted_Col = 47 
Wasted_Row = 0 
Idle = 247939 

BW Util Bottlenecks: 
RCDc_limit = 44 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 3 
rwq = 0 
CCDLc_limit_alone = 3 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 248009 
n_nop = 247984 
Read = 23 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 23 
total_req = 23 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 23 
Row_Bus_Util =  0.000008 
CoL_Bus_Util = 0.000093 
Either_Row_CoL_Bus_Util = 0.000101 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000024 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=2.41927e-05

========= L2 cache stats =========
L2_cache_bank[0]: Access = 13, Miss = 11, Miss_rate = 0.846, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 14, Miss = 11, Miss_rate = 0.786, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 19, Miss = 15, Miss_rate = 0.789, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 28, Miss = 22, Miss_rate = 0.786, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 23, Miss = 19, Miss_rate = 0.826, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 21, Miss = 16, Miss_rate = 0.762, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 33, Miss = 25, Miss_rate = 0.758, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 39, Miss = 29, Miss_rate = 0.744, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 26, Miss = 18, Miss_rate = 0.692, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 32, Miss = 24, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 68, Miss = 50, Miss_rate = 0.735, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 28, Miss = 22, Miss_rate = 0.786, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[12]: Access = 42, Miss = 34, Miss_rate = 0.810, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[13]: Access = 24, Miss = 19, Miss_rate = 0.792, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[14]: Access = 10, Miss = 8, Miss_rate = 0.800, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[15]: Access = 49, Miss = 33, Miss_rate = 0.673, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[16]: Access = 39, Miss = 29, Miss_rate = 0.744, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[17]: Access = 30, Miss = 24, Miss_rate = 0.800, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[18]: Access = 54, Miss = 43, Miss_rate = 0.796, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[19]: Access = 23, Miss = 18, Miss_rate = 0.783, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[20]: Access = 31, Miss = 18, Miss_rate = 0.581, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[21]: Access = 33, Miss = 24, Miss_rate = 0.727, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[22]: Access = 27, Miss = 20, Miss_rate = 0.741, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[23]: Access = 34, Miss = 27, Miss_rate = 0.794, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[24]: Access = 24, Miss = 19, Miss_rate = 0.792, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[25]: Access = 55, Miss = 40, Miss_rate = 0.727, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[26]: Access = 34, Miss = 26, Miss_rate = 0.765, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[27]: Access = 42, Miss = 31, Miss_rate = 0.738, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[28]: Access = 51, Miss = 39, Miss_rate = 0.765, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[29]: Access = 27, Miss = 21, Miss_rate = 0.778, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[30]: Access = 81, Miss = 61, Miss_rate = 0.753, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[31]: Access = 52, Miss = 38, Miss_rate = 0.731, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 1106
L2_total_cache_misses = 834
L2_total_cache_miss_rate = 0.7541
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 133
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 196
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 320
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 139
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 90
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 228
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 649
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 457
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.000
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=2331
icnt_total_pkts_simt_to_mem=2331
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 2331
Req_Network_cycles = 56010
Req_Network_injected_packets_per_cycle =       0.0416 
Req_Network_conflicts_per_cycle =       0.0011
Req_Network_conflicts_per_cycle_util =       0.0484
Req_Bank_Level_Parallism =       1.9122
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.0001
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0007

Reply_Network_injected_packets_num = 2331
Reply_Network_cycles = 56010
Reply_Network_injected_packets_per_cycle =        0.0416
Reply_Network_conflicts_per_cycle =        0.0014
Reply_Network_conflicts_per_cycle_util =       0.0534
Reply_Bank_Level_Parallism =       1.5376
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.0000
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0009
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 6 sec (6 sec)
gpgpu_simulation_rate = 25882 (inst/sec)
gpgpu_simulation_rate = 9335 (cycle/sec)
gpgpu_silicon_slowdown = 121264x
Processing kernel /root/Repos/shared/accel-sim-framework/hw_run/traces/device-0/12.8/nw-rodinia-2.0-ft/128_10___data_result_128_10_txt/traces/kernel-7-ctx_0x55953fa72040.traceg.xz
-kernel name = _Z20needle_cuda_shared_1PiS_S_iiii
-kernel id = 7
-grid dim = (7,1,1)
-block dim = (16,1,1)
-shmem = 2180
-nregs = 40
-binary version = 86
-cuda stream id = 0
-shmem base_addr = 0x00007f3d29000000
-local mem base_addr = 0x00007f3d27000000
-nvbit version = 1.7.6
-accelsim tracer version = 5
-enable lineinfo = 0
Header info loaded for kernel command : /root/Repos/shared/accel-sim-framework/hw_run/traces/device-0/12.8/nw-rodinia-2.0-ft/128_10___data_result_128_10_txt/traces/kernel-7-ctx_0x55953fa72040.traceg.xz
launching kernel name: _Z20needle_cuda_shared_1PiS_S_iiii uid: 7 cuda_stream_id: 0
GPGPU-Sim uArch: Shader 21 bind to kernel 7 '_Z20needle_cuda_shared_1PiS_S_iiii'
GPGPU-Sim: Reconfigure L1 cache to 120KB
thread block = 0,0,0
GPGPU-Sim uArch: Shader 22 bind to kernel 7 '_Z20needle_cuda_shared_1PiS_S_iiii'
thread block = 1,0,0
GPGPU-Sim uArch: Shader 23 bind to kernel 7 '_Z20needle_cuda_shared_1PiS_S_iiii'
thread block = 2,0,0
GPGPU-Sim uArch: Shader 24 bind to kernel 7 '_Z20needle_cuda_shared_1PiS_S_iiii'
thread block = 3,0,0
GPGPU-Sim uArch: Shader 25 bind to kernel 7 '_Z20needle_cuda_shared_1PiS_S_iiii'
thread block = 4,0,0
GPGPU-Sim uArch: Shader 26 bind to kernel 7 '_Z20needle_cuda_shared_1PiS_S_iiii'
thread block = 5,0,0
GPGPU-Sim uArch: Shader 27 bind to kernel 7 '_Z20needle_cuda_shared_1PiS_S_iiii'
thread block = 6,0,0
Destroy streams for kernel 7: size 0
kernel_name = _Z20needle_cuda_shared_1PiS_S_iiii 
kernel_launch_uid = 7 
kernel_stream_id = 0
gpu_sim_cycle = 9281
gpu_sim_insn = 51765
gpu_ipc =       5.5775
gpu_tot_sim_cycle = 65291
gpu_tot_sim_insn = 207060
gpu_tot_ipc =       3.1713
gpu_tot_issued_cta = 28
gpu_occupancy = 2.0833% 
gpu_tot_occupancy = 2.0833% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.0837
partiton_level_parallism_total  =       0.0476
partiton_level_parallism_util =       3.7536
partiton_level_parallism_util_total  =       2.1795
L2_BW  =       3.0327 GB/Sec
L2_BW_total  =       1.7243 GB/Sec
gpu_total_sim_rate=29580

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[28]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[29]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[30]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[31]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[32]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[33]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[34]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[35]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[36]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[37]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[38]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[39]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[40]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[41]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[42]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[43]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[44]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[45]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 3136
	L1D_total_cache_misses = 2716
	L1D_total_cache_miss_rate = 0.8661
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.004
	L1D_cache_fill_port_util = 0.016
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 28
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1120
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 700
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 392
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 196
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 700
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 1848
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 1288

Total_core_cache_fail_stats:
ctas_completed 28, Shader 0 warp_id issue ditsribution:
warp_id:
0, 
distro:
661, 
gpgpu_n_tot_thrd_icount = 592256
gpgpu_n_tot_w_icount = 18508
gpgpu_n_stall_shd_mem = 12124
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 1820
gpgpu_n_mem_write_global = 1288
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 8092
gpgpu_n_store_insn = 7168
gpgpu_n_shmem_insn = 51100
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 11760
gpgpu_n_l1cache_bkconflict = 364
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 11760
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 364
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:112	W0_Idle:354683	W0_Scoreboard:90513	W1:812	W2:728	W3:728	W4:728	W5:728	W6:728	W7:728	W8:728	W9:728	W10:728	W11:728	W12:728	W13:728	W14:728	W15:728	W16:7476	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:0
single_issue_nums: WS0:18508	WS1:0	WS2:0	WS3:0	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 14560 {8:1820,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 51520 {40:1288,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 72800 {40:1820,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 10304 {8:1288,}
maxmflatency = 505 
max_icnt2mem_latency = 51 
maxmrqlatency = 6 
max_icnt2sh_latency = 6 
averagemflatency = 349 
avg_icnt2mem_latency = 47 
avg_mrq_latency = 0 
avg_icnt2sh_latency = 2 
mrq_lat_table:1364 	7 	44 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	1693 	1415 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	3108 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	3090 	18 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	16 	24 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:      5535      5556         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:      5633      6155         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:      5556      6168         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:      5604      5583         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:      6159      6172         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:      6154      6129         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:      5618      5611         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:      6162      6148         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:      5590      5549         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:      5633      5569         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:      6163      5625         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:      5583      5562         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:      6167      5646         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:      5625      5633         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:      5597      5576         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:      6171      5590         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:      6097      6089         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:      5547      5505         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:      5498      5578         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:      5485      5498         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:      5549      5533         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:      5491      5512         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:      5505      6061         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:      5547      5485         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:      6105      5581         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:      5578      5533         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:      6087      5547         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:      6093      5554         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:      6101      5540         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:      6104      5575         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:      5519      5491         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:      6088      5491         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]: 14.000000 10.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]: 10.000000 23.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]: 12.000000  9.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]: 20.000000 28.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]: 16.000000 18.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]: 18.000000 23.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]: 15.000000 30.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]: 14.000000 22.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[8]: 22.000000 33.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[9]: 23.000000 38.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[10]: 17.000000 20.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[11]: 10.000000 36.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[12]: 24.000000 21.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[13]: 22.000000 31.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[14]: 26.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[15]: 30.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[16]: 21.000000 36.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[17]: 18.000000 17.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[18]: 24.000000 25.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[19]: 20.000000 35.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[20]: 16.000000 23.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[21]: 23.000000 22.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[22]:  8.000000 26.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[23]: 30.000000 22.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[24]: 15.000000 29.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[25]: 20.000000 22.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[26]: 13.000000 25.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[27]: 18.000000 22.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[28]: 23.000000 20.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[29]: 23.000000 25.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[30]: 37.000000 29.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[31]: 13.000000 16.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 1415/64 = 22.109375
number of bytes read:
dram[0]:       448       320         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:       320       736         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:       384       288         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:       640       896         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:       512       576         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:       576       736         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:       480       960         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:       448       704         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:       704      1056         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:       736      1216         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:       544       640         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:       320      1152         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:       768       672         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:       704       992         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:       832       768         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:       960      1280         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:       672      1152         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:       576       544         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:       768       800         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:       640      1120         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:       512       736         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:       736       704         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:       256       832         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:       960       704         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:       480       928         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:       640       704         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:       416       800         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:       576       704         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:       736       640         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:       736       800         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:      1184       928         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:       416       512         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total bytes read: 45280
Bmin_bank_accesses = 0!
chip skew: 2240/672 = 3.33
number of bytes accessed:
dram[0]:       448       320         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:       320       736         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:       384       288         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:       640       896         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:       512       576         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:       576       736         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:       480       960         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:       448       704         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:       704      1056         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:       736      1216         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:       544       640         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:       320      1152         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:       768       672         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:       704       992         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:       832       768         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:       960      1280         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:       672      1152         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:       576       544         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:       768       800         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:       640      1120         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:       512       736         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:       736       704         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:       256       832         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:       960       704         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:       480       928         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:       640       704         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:       416       800         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:       576       704         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:       736       640         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:       736       800         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:      1184       928         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:       416       512         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram bytes accesed = 45280
min_bank_accesses = 0!
chip skew: 2240/672 = 3.33
number of bytes written:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:         18        20    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:         24        21    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:         30        26    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:         23        25    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:         31        19    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:         32        30    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[6]:         24        23    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[7]:         24        27    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[8]:         21        20    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[9]:         17        22    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[10]:         26        20    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[11]:         27        22    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[12]:         23        23    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[13]:         18        26    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[14]:         21        25    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[15]:         24        25    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[16]:         27        18    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[17]:         18        26    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[18]:         16        19    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[19]:         20        21    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[20]:         19        21    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[21]:         23        27    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[22]:         15        27    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[23]:         26        20    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[24]:         23        22    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[25]:         25        30    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[26]:         23        22    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[27]:         22        21    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[28]:         23        22    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[29]:         20        17    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[30]:         22        23    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[31]:         27        23    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        501       504         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[1]:        501       502         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:        504       503         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[3]:        504       501         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:        502       503         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[5]:        502       502         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[6]:        504       502         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[7]:        502       501         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[8]:        504       502         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[9]:        503       501         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[10]:        502       502         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[11]:        501       501         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[12]:        503       503         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[13]:        504       501         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[14]:        504       501         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[15]:        503       505         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[16]:        437       437         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[17]:        440       436         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[18]:        438       443         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[19]:        438       437         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[20]:        438       437         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[21]:        438       436         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[22]:        439       438         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[23]:        438       436         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[24]:        438       436         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[25]:        439       437         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[26]:        439       439         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[27]:        436       437         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[28]:        437       438         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[29]:        438       437         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[30]:        437       436         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[31]:        437       436         0         0         0         0         0         0         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=289106 n_nop=289080 n_act=2 n_pre=0 n_ref_event=0 n_req=24 n_rd=24 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0003321
n_activity=451 dram_eff=0.2129
bk0: 14a 289072i bk1: 10a 289072i bk2: 0a 289105i bk3: 0a 289105i bk4: 0a 289105i bk5: 0a 289106i bk6: 0a 289106i bk7: 0a 289106i bk8: 0a 289106i bk9: 0a 289106i bk10: 0a 289106i bk11: 0a 289106i bk12: 0a 289106i bk13: 0a 289106i bk14: 0a 289106i bk15: 0a 289107i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.916667
Row_Buffer_Locality_read = 0.916667
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.033333
Bank_Level_Parallism_Col = 1.034091
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.034091 

BW Util details:
bwutil = 0.000332 
total_CMD = 289106 
util_bw = 96 
Wasted_Col = 60 
Wasted_Row = 0 
Idle = 288950 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 12 
rwq = 0 
CCDLc_limit_alone = 12 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 289106 
n_nop = 289080 
Read = 24 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 24 
total_req = 24 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 24 
Row_Bus_Util =  0.000007 
CoL_Bus_Util = 0.000083 
Either_Row_CoL_Bus_Util = 0.000090 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000073 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=7.26377e-05
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=289106 n_nop=289071 n_act=2 n_pre=0 n_ref_event=0 n_req=33 n_rd=33 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0004566
n_activity=588 dram_eff=0.2245
bk0: 10a 289074i bk1: 23a 289057i bk2: 0a 289104i bk3: 0a 289105i bk4: 0a 289106i bk5: 0a 289106i bk6: 0a 289106i bk7: 0a 289106i bk8: 0a 289106i bk9: 0a 289106i bk10: 0a 289106i bk11: 0a 289106i bk12: 0a 289106i bk13: 0a 289106i bk14: 0a 289107i bk15: 0a 289107i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.939394
Row_Buffer_Locality_read = 0.939394
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000457 
total_CMD = 289106 
util_bw = 132 
Wasted_Col = 68 
Wasted_Row = 0 
Idle = 288906 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 20 
rwq = 0 
CCDLc_limit_alone = 20 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 289106 
n_nop = 289071 
Read = 33 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 33 
total_req = 33 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 33 
Row_Bus_Util =  0.000007 
CoL_Bus_Util = 0.000114 
Either_Row_CoL_Bus_Util = 0.000121 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000055 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=5.5343e-05
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=289106 n_nop=289083 n_act=2 n_pre=0 n_ref_event=0 n_req=21 n_rd=21 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002906
n_activity=423 dram_eff=0.1986
bk0: 12a 289071i bk1: 9a 289078i bk2: 0a 289105i bk3: 0a 289105i bk4: 0a 289105i bk5: 0a 289106i bk6: 0a 289106i bk7: 0a 289106i bk8: 0a 289106i bk9: 0a 289106i bk10: 0a 289106i bk11: 0a 289106i bk12: 0a 289106i bk13: 0a 289106i bk14: 0a 289106i bk15: 0a 289107i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.904762
Row_Buffer_Locality_read = 0.904762
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000291 
total_CMD = 289106 
util_bw = 84 
Wasted_Col = 58 
Wasted_Row = 0 
Idle = 288964 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 10 
rwq = 0 
CCDLc_limit_alone = 10 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 289106 
n_nop = 289083 
Read = 21 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 21 
total_req = 21 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 21 
Row_Bus_Util =  0.000007 
CoL_Bus_Util = 0.000073 
Either_Row_CoL_Bus_Util = 0.000080 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000069 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=6.91788e-05
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=289106 n_nop=289056 n_act=2 n_pre=0 n_ref_event=0 n_req=48 n_rd=48 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0006641
n_activity=866 dram_eff=0.2217
bk0: 20a 289063i bk1: 28a 289053i bk2: 0a 289105i bk3: 0a 289105i bk4: 0a 289105i bk5: 0a 289106i bk6: 0a 289106i bk7: 0a 289106i bk8: 0a 289106i bk9: 0a 289106i bk10: 0a 289106i bk11: 0a 289106i bk12: 0a 289106i bk13: 0a 289106i bk14: 0a 289106i bk15: 0a 289107i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.958333
Row_Buffer_Locality_read = 0.958333
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000664 
total_CMD = 289106 
util_bw = 192 
Wasted_Col = 81 
Wasted_Row = 0 
Idle = 288833 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 33 
rwq = 0 
CCDLc_limit_alone = 33 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 289106 
n_nop = 289056 
Read = 48 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 48 
total_req = 48 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 48 
Row_Bus_Util =  0.000007 
CoL_Bus_Util = 0.000166 
Either_Row_CoL_Bus_Util = 0.000173 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000156 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000155652
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=289106 n_nop=289070 n_act=2 n_pre=0 n_ref_event=0 n_req=34 n_rd=34 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0004704
n_activity=632 dram_eff=0.2152
bk0: 16a 289071i bk1: 18a 289064i bk2: 0a 289105i bk3: 0a 289105i bk4: 0a 289105i bk5: 0a 289105i bk6: 0a 289105i bk7: 0a 289106i bk8: 0a 289106i bk9: 0a 289106i bk10: 0a 289106i bk11: 0a 289106i bk12: 0a 289106i bk13: 0a 289107i bk14: 0a 289107i bk15: 0a 289107i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.941176
Row_Buffer_Locality_read = 0.941176
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000470 
total_CMD = 289106 
util_bw = 136 
Wasted_Col = 72 
Wasted_Row = 0 
Idle = 288898 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 24 
rwq = 0 
CCDLc_limit_alone = 24 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 289106 
n_nop = 289070 
Read = 34 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 34 
total_req = 34 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 34 
Row_Bus_Util =  0.000007 
CoL_Bus_Util = 0.000118 
Either_Row_CoL_Bus_Util = 0.000125 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000014 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=1.38358e-05
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=289106 n_nop=289063 n_act=2 n_pre=0 n_ref_event=0 n_req=41 n_rd=41 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0005673
n_activity=632 dram_eff=0.2595
bk0: 18a 289064i bk1: 23a 289060i bk2: 0a 289105i bk3: 0a 289105i bk4: 0a 289106i bk5: 0a 289106i bk6: 0a 289106i bk7: 0a 289106i bk8: 0a 289106i bk9: 0a 289106i bk10: 0a 289106i bk11: 0a 289106i bk12: 0a 289106i bk13: 0a 289106i bk14: 0a 289106i bk15: 0a 289106i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.951219
Row_Buffer_Locality_read = 0.951219
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000567 
total_CMD = 289106 
util_bw = 164 
Wasted_Col = 78 
Wasted_Row = 0 
Idle = 288864 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 30 
rwq = 0 
CCDLc_limit_alone = 30 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 289106 
n_nop = 289063 
Read = 41 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 41 
total_req = 41 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 41 
Row_Bus_Util =  0.000007 
CoL_Bus_Util = 0.000142 
Either_Row_CoL_Bus_Util = 0.000149 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000010 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=1.03768e-05
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=289106 n_nop=289059 n_act=2 n_pre=0 n_ref_event=0 n_req=45 n_rd=45 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0006226
n_activity=772 dram_eff=0.2332
bk0: 15a 289068i bk1: 30a 289055i bk2: 0a 289105i bk3: 0a 289105i bk4: 0a 289105i bk5: 0a 289106i bk6: 0a 289106i bk7: 0a 289106i bk8: 0a 289106i bk9: 0a 289106i bk10: 0a 289106i bk11: 0a 289106i bk12: 0a 289106i bk13: 0a 289106i bk14: 0a 289106i bk15: 0a 289107i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.955556
Row_Buffer_Locality_read = 0.955556
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000623 
total_CMD = 289106 
util_bw = 180 
Wasted_Col = 75 
Wasted_Row = 0 
Idle = 288851 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 27 
rwq = 0 
CCDLc_limit_alone = 27 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 289106 
n_nop = 289059 
Read = 45 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 45 
total_req = 45 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 45 
Row_Bus_Util =  0.000007 
CoL_Bus_Util = 0.000156 
Either_Row_CoL_Bus_Util = 0.000163 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000221 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000221372
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=289106 n_nop=289068 n_act=2 n_pre=0 n_ref_event=0 n_req=36 n_rd=36 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0004981
n_activity=655 dram_eff=0.2198
bk0: 14a 289076i bk1: 22a 289063i bk2: 0a 289106i bk3: 0a 289106i bk4: 0a 289106i bk5: 0a 289106i bk6: 0a 289106i bk7: 0a 289106i bk8: 0a 289106i bk9: 0a 289106i bk10: 0a 289106i bk11: 0a 289106i bk12: 0a 289106i bk13: 0a 289106i bk14: 0a 289106i bk15: 0a 289106i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.944444
Row_Buffer_Locality_read = 0.944444
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000498 
total_CMD = 289106 
util_bw = 144 
Wasted_Col = 70 
Wasted_Row = 0 
Idle = 288892 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 22 
rwq = 0 
CCDLc_limit_alone = 22 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 289106 
n_nop = 289068 
Read = 36 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 36 
total_req = 36 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 36 
Row_Bus_Util =  0.000007 
CoL_Bus_Util = 0.000125 
Either_Row_CoL_Bus_Util = 0.000131 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=289106 n_nop=289049 n_act=2 n_pre=0 n_ref_event=0 n_req=55 n_rd=55 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.000761
n_activity=956 dram_eff=0.2301
bk0: 22a 289061i bk1: 33a 289059i bk2: 0a 289105i bk3: 0a 289105i bk4: 0a 289105i bk5: 0a 289106i bk6: 0a 289106i bk7: 0a 289106i bk8: 0a 289106i bk9: 0a 289106i bk10: 0a 289106i bk11: 0a 289106i bk12: 0a 289106i bk13: 0a 289106i bk14: 0a 289106i bk15: 0a 289107i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.963636
Row_Buffer_Locality_read = 0.963636
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000761 
total_CMD = 289106 
util_bw = 220 
Wasted_Col = 87 
Wasted_Row = 0 
Idle = 288799 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 39 
rwq = 0 
CCDLc_limit_alone = 39 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 289106 
n_nop = 289049 
Read = 55 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 55 
total_req = 55 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 55 
Row_Bus_Util =  0.000007 
CoL_Bus_Util = 0.000190 
Either_Row_CoL_Bus_Util = 0.000197 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000145 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000145275
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=289106 n_nop=289043 n_act=2 n_pre=0 n_ref_event=0 n_req=61 n_rd=61 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.000844
n_activity=971 dram_eff=0.2513
bk0: 23a 289052i bk1: 38a 289059i bk2: 0a 289105i bk3: 0a 289105i bk4: 0a 289105i bk5: 0a 289105i bk6: 0a 289105i bk7: 0a 289105i bk8: 0a 289106i bk9: 0a 289106i bk10: 0a 289106i bk11: 0a 289106i bk12: 0a 289107i bk13: 0a 289107i bk14: 0a 289107i bk15: 0a 289107i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.967213
Row_Buffer_Locality_read = 0.967213
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000844 
total_CMD = 289106 
util_bw = 244 
Wasted_Col = 91 
Wasted_Row = 0 
Idle = 288771 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 43 
rwq = 0 
CCDLc_limit_alone = 43 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 289106 
n_nop = 289043 
Read = 61 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 61 
total_req = 61 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 61 
Row_Bus_Util =  0.000007 
CoL_Bus_Util = 0.000211 
Either_Row_CoL_Bus_Util = 0.000218 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000142 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000141816
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=289106 n_nop=289067 n_act=2 n_pre=0 n_ref_event=0 n_req=37 n_rd=37 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0005119
n_activity=658 dram_eff=0.2249
bk0: 17a 289072i bk1: 20a 289056i bk2: 0a 289106i bk3: 0a 289106i bk4: 0a 289106i bk5: 0a 289106i bk6: 0a 289106i bk7: 0a 289106i bk8: 0a 289106i bk9: 0a 289106i bk10: 0a 289106i bk11: 0a 289106i bk12: 0a 289106i bk13: 0a 289106i bk14: 0a 289106i bk15: 0a 289106i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.945946
Row_Buffer_Locality_read = 0.945946
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000512 
total_CMD = 289106 
util_bw = 148 
Wasted_Col = 71 
Wasted_Row = 0 
Idle = 288887 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 23 
rwq = 0 
CCDLc_limit_alone = 23 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 289106 
n_nop = 289067 
Read = 37 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 37 
total_req = 37 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 37 
Row_Bus_Util =  0.000007 
CoL_Bus_Util = 0.000128 
Either_Row_CoL_Bus_Util = 0.000135 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000128 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000127981
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=289106 n_nop=289058 n_act=2 n_pre=0 n_ref_event=0 n_req=46 n_rd=46 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0006364
n_activity=890 dram_eff=0.2067
bk0: 10a 289080i bk1: 36a 289065i bk2: 0a 289104i bk3: 0a 289105i bk4: 0a 289105i bk5: 0a 289105i bk6: 0a 289105i bk7: 0a 289106i bk8: 0a 289106i bk9: 0a 289106i bk10: 0a 289106i bk11: 0a 289107i bk12: 0a 289107i bk13: 0a 289107i bk14: 0a 289107i bk15: 0a 289107i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.956522
Row_Buffer_Locality_read = 0.956522
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000636 
total_CMD = 289106 
util_bw = 184 
Wasted_Col = 66 
Wasted_Row = 0 
Idle = 288856 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 18 
rwq = 0 
CCDLc_limit_alone = 18 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 289106 
n_nop = 289058 
Read = 46 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 46 
total_req = 46 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 46 
Row_Bus_Util =  0.000007 
CoL_Bus_Util = 0.000159 
Either_Row_CoL_Bus_Util = 0.000166 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=289106 n_nop=289059 n_act=2 n_pre=0 n_ref_event=0 n_req=45 n_rd=45 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0006226
n_activity=795 dram_eff=0.2264
bk0: 24a 289067i bk1: 21a 289070i bk2: 0a 289105i bk3: 0a 289105i bk4: 0a 289105i bk5: 0a 289105i bk6: 0a 289106i bk7: 0a 289106i bk8: 0a 289106i bk9: 0a 289106i bk10: 0a 289106i bk11: 0a 289106i bk12: 0a 289106i bk13: 0a 289106i bk14: 0a 289107i bk15: 0a 289107i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.955556
Row_Buffer_Locality_read = 0.955556
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000623 
total_CMD = 289106 
util_bw = 180 
Wasted_Col = 68 
Wasted_Row = 0 
Idle = 288858 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 20 
rwq = 0 
CCDLc_limit_alone = 20 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 289106 
n_nop = 289059 
Read = 45 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 45 
total_req = 45 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 45 
Row_Bus_Util =  0.000007 
CoL_Bus_Util = 0.000156 
Either_Row_CoL_Bus_Util = 0.000163 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000083 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=8.30145e-05
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=289106 n_nop=289051 n_act=2 n_pre=0 n_ref_event=0 n_req=53 n_rd=53 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0007333
n_activity=853 dram_eff=0.2485
bk0: 22a 289046i bk1: 31a 289057i bk2: 0a 289105i bk3: 0a 289105i bk4: 0a 289105i bk5: 0a 289106i bk6: 0a 289106i bk7: 0a 289106i bk8: 0a 289106i bk9: 0a 289106i bk10: 0a 289106i bk11: 0a 289106i bk12: 0a 289106i bk13: 0a 289106i bk14: 0a 289106i bk15: 0a 289107i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.962264
Row_Buffer_Locality_read = 0.962264
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000733 
total_CMD = 289106 
util_bw = 212 
Wasted_Col = 91 
Wasted_Row = 0 
Idle = 288803 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 43 
rwq = 0 
CCDLc_limit_alone = 43 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 289106 
n_nop = 289051 
Read = 53 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 53 
total_req = 53 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 53 
Row_Bus_Util =  0.000007 
CoL_Bus_Util = 0.000183 
Either_Row_CoL_Bus_Util = 0.000190 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000145 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000145275
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=289106 n_nop=289054 n_act=2 n_pre=0 n_ref_event=0 n_req=50 n_rd=50 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0006918
n_activity=872 dram_eff=0.2294
bk0: 26a 289059i bk1: 24a 289069i bk2: 0a 289105i bk3: 0a 289105i bk4: 0a 289106i bk5: 0a 289106i bk6: 0a 289106i bk7: 0a 289106i bk8: 0a 289106i bk9: 0a 289106i bk10: 0a 289106i bk11: 0a 289106i bk12: 0a 289106i bk13: 0a 289106i bk14: 0a 289106i bk15: 0a 289106i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.960000
Row_Buffer_Locality_read = 0.960000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000692 
total_CMD = 289106 
util_bw = 200 
Wasted_Col = 75 
Wasted_Row = 0 
Idle = 288831 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 27 
rwq = 0 
CCDLc_limit_alone = 27 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 289106 
n_nop = 289054 
Read = 50 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 50 
total_req = 50 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 50 
Row_Bus_Util =  0.000007 
CoL_Bus_Util = 0.000173 
Either_Row_CoL_Bus_Util = 0.000180 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000149 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000148734
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=289106 n_nop=289034 n_act=2 n_pre=0 n_ref_event=0 n_req=70 n_rd=70 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0009685
n_activity=1096 dram_eff=0.2555
bk0: 30a 289061i bk1: 40a 289046i bk2: 0a 289106i bk3: 0a 289106i bk4: 0a 289106i bk5: 0a 289106i bk6: 0a 289106i bk7: 0a 289106i bk8: 0a 289106i bk9: 0a 289106i bk10: 0a 289106i bk11: 0a 289106i bk12: 0a 289106i bk13: 0a 289106i bk14: 0a 289106i bk15: 0a 289106i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.971429
Row_Buffer_Locality_read = 0.971429
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000969 
total_CMD = 289106 
util_bw = 280 
Wasted_Col = 93 
Wasted_Row = 0 
Idle = 288733 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 45 
rwq = 0 
CCDLc_limit_alone = 45 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 289106 
n_nop = 289034 
Read = 70 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 70 
total_req = 70 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 70 
Row_Bus_Util =  0.000007 
CoL_Bus_Util = 0.000242 
Either_Row_CoL_Bus_Util = 0.000249 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000235 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000235208
Memory Partition 16: 
Cache L2_bank_032:
MSHR contents

Cache L2_bank_033:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[16]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=289106 n_nop=289047 n_act=2 n_pre=0 n_ref_event=0 n_req=57 n_rd=57 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001972
n_activity=846 dram_eff=0.06738
bk0: 21a 289081i bk1: 36a 289063i bk2: 0a 289106i bk3: 0a 289106i bk4: 0a 289106i bk5: 0a 289106i bk6: 0a 289106i bk7: 0a 289106i bk8: 0a 289106i bk9: 0a 289106i bk10: 0a 289106i bk11: 0a 289106i bk12: 0a 289106i bk13: 0a 289106i bk14: 0a 289106i bk15: 0a 289106i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.964912
Row_Buffer_Locality_read = 0.964912
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000197 
total_CMD = 289106 
util_bw = 57 
Wasted_Col = 68 
Wasted_Row = 0 
Idle = 288981 

BW Util Bottlenecks: 
RCDc_limit = 44 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 24 
rwq = 0 
CCDLc_limit_alone = 24 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 289106 
n_nop = 289047 
Read = 57 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 57 
total_req = 57 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 57 
Row_Bus_Util =  0.000007 
CoL_Bus_Util = 0.000197 
Either_Row_CoL_Bus_Util = 0.000204 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000035 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=3.45894e-05
Memory Partition 17: 
Cache L2_bank_034:
MSHR contents

Cache L2_bank_035:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[17]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=289106 n_nop=289069 n_act=2 n_pre=0 n_ref_event=0 n_req=35 n_rd=35 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001211
n_activity=493 dram_eff=0.07099
bk0: 18a 289066i bk1: 17a 289084i bk2: 0a 289106i bk3: 0a 289106i bk4: 0a 289106i bk5: 0a 289106i bk6: 0a 289106i bk7: 0a 289106i bk8: 0a 289106i bk9: 0a 289106i bk10: 0a 289106i bk11: 0a 289106i bk12: 0a 289106i bk13: 0a 289106i bk14: 0a 289106i bk15: 0a 289106i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.942857
Row_Buffer_Locality_read = 0.942857
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000121 
total_CMD = 289106 
util_bw = 35 
Wasted_Col = 62 
Wasted_Row = 0 
Idle = 289009 

BW Util Bottlenecks: 
RCDc_limit = 44 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 18 
rwq = 0 
CCDLc_limit_alone = 18 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 289106 
n_nop = 289069 
Read = 35 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 35 
total_req = 35 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 35 
Row_Bus_Util =  0.000007 
CoL_Bus_Util = 0.000121 
Either_Row_CoL_Bus_Util = 0.000128 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000263 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000262879
Memory Partition 18: 
Cache L2_bank_036:
MSHR contents

Cache L2_bank_037:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[18]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=289106 n_nop=289055 n_act=2 n_pre=0 n_ref_event=0 n_req=49 n_rd=49 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001695
n_activity=733 dram_eff=0.06685
bk0: 24a 289078i bk1: 25a 289072i bk2: 0a 289106i bk3: 0a 289106i bk4: 0a 289106i bk5: 0a 289106i bk6: 0a 289106i bk7: 0a 289106i bk8: 0a 289106i bk9: 0a 289106i bk10: 0a 289106i bk11: 0a 289106i bk12: 0a 289106i bk13: 0a 289106i bk14: 0a 289106i bk15: 0a 289106i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.959184
Row_Buffer_Locality_read = 0.959184
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000169 
total_CMD = 289106 
util_bw = 49 
Wasted_Col = 62 
Wasted_Row = 0 
Idle = 288995 

BW Util Bottlenecks: 
RCDc_limit = 44 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 18 
rwq = 0 
CCDLc_limit_alone = 18 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 289106 
n_nop = 289055 
Read = 49 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 49 
total_req = 49 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 49 
Row_Bus_Util =  0.000007 
CoL_Bus_Util = 0.000169 
Either_Row_CoL_Bus_Util = 0.000176 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000342 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.000342435
Memory Partition 19: 
Cache L2_bank_038:
MSHR contents

Cache L2_bank_039:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[19]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=289106 n_nop=289049 n_act=2 n_pre=0 n_ref_event=0 n_req=55 n_rd=55 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001902
n_activity=873 dram_eff=0.063
bk0: 20a 289078i bk1: 35a 289084i bk2: 0a 289106i bk3: 0a 289106i bk4: 0a 289106i bk5: 0a 289106i bk6: 0a 289106i bk7: 0a 289106i bk8: 0a 289106i bk9: 0a 289106i bk10: 0a 289106i bk11: 0a 289106i bk12: 0a 289106i bk13: 0a 289106i bk14: 0a 289106i bk15: 0a 289106i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.963636
Row_Buffer_Locality_read = 0.963636
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.019418
Bank_Level_Parallism_Col = 1.019802
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.019802 

BW Util details:
bwutil = 0.000190 
total_CMD = 289106 
util_bw = 55 
Wasted_Col = 48 
Wasted_Row = 0 
Idle = 289003 

BW Util Bottlenecks: 
RCDc_limit = 42 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 289106 
n_nop = 289049 
Read = 55 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 55 
total_req = 55 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 55 
Row_Bus_Util =  0.000007 
CoL_Bus_Util = 0.000190 
Either_Row_CoL_Bus_Util = 0.000197 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000125 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000124522
Memory Partition 20: 
Cache L2_bank_040:
MSHR contents

Cache L2_bank_041:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[20]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=289106 n_nop=289065 n_act=2 n_pre=0 n_ref_event=0 n_req=39 n_rd=39 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001349
n_activity=630 dram_eff=0.0619
bk0: 16a 289081i bk1: 23a 289081i bk2: 0a 289106i bk3: 0a 289106i bk4: 0a 289106i bk5: 0a 289106i bk6: 0a 289106i bk7: 0a 289106i bk8: 0a 289106i bk9: 0a 289106i bk10: 0a 289106i bk11: 0a 289106i bk12: 0a 289106i bk13: 0a 289106i bk14: 0a 289106i bk15: 0a 289106i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.948718
Row_Buffer_Locality_read = 0.948718
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000135 
total_CMD = 289106 
util_bw = 39 
Wasted_Col = 50 
Wasted_Row = 0 
Idle = 289017 

BW Util Bottlenecks: 
RCDc_limit = 44 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 289106 
n_nop = 289065 
Read = 39 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 39 
total_req = 39 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 39 
Row_Bus_Util =  0.000007 
CoL_Bus_Util = 0.000135 
Either_Row_CoL_Bus_Util = 0.000142 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000066 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=6.57198e-05
Memory Partition 21: 
Cache L2_bank_042:
MSHR contents

Cache L2_bank_043:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[21]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=289106 n_nop=289059 n_act=2 n_pre=0 n_ref_event=0 n_req=45 n_rd=45 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001557
n_activity=781 dram_eff=0.05762
bk0: 23a 289078i bk1: 22a 289084i bk2: 0a 289106i bk3: 0a 289106i bk4: 0a 289106i bk5: 0a 289106i bk6: 0a 289106i bk7: 0a 289106i bk8: 0a 289106i bk9: 0a 289106i bk10: 0a 289106i bk11: 0a 289106i bk12: 0a 289106i bk13: 0a 289106i bk14: 0a 289106i bk15: 0a 289106i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.955556
Row_Buffer_Locality_read = 0.955556
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.010638
Bank_Level_Parallism_Col = 1.010870
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.010870 

BW Util details:
bwutil = 0.000156 
total_CMD = 289106 
util_bw = 45 
Wasted_Col = 49 
Wasted_Row = 0 
Idle = 289012 

BW Util Bottlenecks: 
RCDc_limit = 43 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 289106 
n_nop = 289059 
Read = 45 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 45 
total_req = 45 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 45 
Row_Bus_Util =  0.000007 
CoL_Bus_Util = 0.000156 
Either_Row_CoL_Bus_Util = 0.000163 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000125 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000124522
Memory Partition 22: 
Cache L2_bank_044:
MSHR contents

Cache L2_bank_045:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[22]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=289106 n_nop=289070 n_act=2 n_pre=0 n_ref_event=0 n_req=34 n_rd=34 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001176
n_activity=578 dram_eff=0.05882
bk0: 8a 289078i bk1: 26a 289084i bk2: 0a 289106i bk3: 0a 289106i bk4: 0a 289106i bk5: 0a 289106i bk6: 0a 289106i bk7: 0a 289106i bk8: 0a 289106i bk9: 0a 289106i bk10: 0a 289106i bk11: 0a 289106i bk12: 0a 289106i bk13: 0a 289106i bk14: 0a 289106i bk15: 0a 289106i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.941176
Row_Buffer_Locality_read = 0.941176
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000118 
total_CMD = 289106 
util_bw = 34 
Wasted_Col = 50 
Wasted_Row = 0 
Idle = 289022 

BW Util Bottlenecks: 
RCDc_limit = 44 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 289106 
n_nop = 289070 
Read = 34 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 34 
total_req = 34 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 34 
Row_Bus_Util =  0.000007 
CoL_Bus_Util = 0.000118 
Either_Row_CoL_Bus_Util = 0.000125 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000128 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000127981
Memory Partition 23: 
Cache L2_bank_046:
MSHR contents

Cache L2_bank_047:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[23]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=289106 n_nop=289052 n_act=2 n_pre=0 n_ref_event=0 n_req=52 n_rd=52 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001799
n_activity=862 dram_eff=0.06032
bk0: 30a 289075i bk1: 22a 289084i bk2: 0a 289106i bk3: 0a 289106i bk4: 0a 289106i bk5: 0a 289106i bk6: 0a 289106i bk7: 0a 289106i bk8: 0a 289106i bk9: 0a 289106i bk10: 0a 289106i bk11: 0a 289106i bk12: 0a 289106i bk13: 0a 289106i bk14: 0a 289106i bk15: 0a 289106i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.961538
Row_Buffer_Locality_read = 0.961538
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000180 
total_CMD = 289106 
util_bw = 52 
Wasted_Col = 53 
Wasted_Row = 0 
Idle = 289001 

BW Util Bottlenecks: 
RCDc_limit = 44 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 9 
rwq = 0 
CCDLc_limit_alone = 9 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 289106 
n_nop = 289052 
Read = 52 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 52 
total_req = 52 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 52 
Row_Bus_Util =  0.000007 
CoL_Bus_Util = 0.000180 
Either_Row_CoL_Bus_Util = 0.000187 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000118 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000117604
Memory Partition 24: 
Cache L2_bank_048:
MSHR contents

Cache L2_bank_049:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[24]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=289106 n_nop=289060 n_act=2 n_pre=0 n_ref_event=0 n_req=44 n_rd=44 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001522
n_activity=738 dram_eff=0.05962
bk0: 15a 289081i bk1: 29a 289081i bk2: 0a 289106i bk3: 0a 289106i bk4: 0a 289106i bk5: 0a 289106i bk6: 0a 289106i bk7: 0a 289106i bk8: 0a 289106i bk9: 0a 289106i bk10: 0a 289106i bk11: 0a 289106i bk12: 0a 289106i bk13: 0a 289106i bk14: 0a 289106i bk15: 0a 289106i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.954545
Row_Buffer_Locality_read = 0.954545
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000152 
total_CMD = 289106 
util_bw = 44 
Wasted_Col = 50 
Wasted_Row = 0 
Idle = 289012 

BW Util Bottlenecks: 
RCDc_limit = 44 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 289106 
n_nop = 289060 
Read = 44 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 44 
total_req = 44 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 44 
Row_Bus_Util =  0.000007 
CoL_Bus_Util = 0.000152 
Either_Row_CoL_Bus_Util = 0.000159 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000066 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=6.57198e-05
Memory Partition 25: 
Cache L2_bank_050:
MSHR contents

Cache L2_bank_051:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[25]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=289106 n_nop=289062 n_act=2 n_pre=0 n_ref_event=0 n_req=42 n_rd=42 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001453
n_activity=665 dram_eff=0.06316
bk0: 20a 289081i bk1: 22a 289078i bk2: 0a 289106i bk3: 0a 289106i bk4: 0a 289106i bk5: 0a 289106i bk6: 0a 289106i bk7: 0a 289106i bk8: 0a 289106i bk9: 0a 289106i bk10: 0a 289106i bk11: 0a 289106i bk12: 0a 289106i bk13: 0a 289106i bk14: 0a 289106i bk15: 0a 289106i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.952381
Row_Buffer_Locality_read = 0.952381
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000145 
total_CMD = 289106 
util_bw = 42 
Wasted_Col = 53 
Wasted_Row = 0 
Idle = 289011 

BW Util Bottlenecks: 
RCDc_limit = 44 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 9 
rwq = 0 
CCDLc_limit_alone = 9 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 289106 
n_nop = 289062 
Read = 42 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 42 
total_req = 42 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 42 
Row_Bus_Util =  0.000007 
CoL_Bus_Util = 0.000145 
Either_Row_CoL_Bus_Util = 0.000152 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000131 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.00013144
Memory Partition 26: 
Cache L2_bank_052:
MSHR contents

Cache L2_bank_053:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[26]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=289106 n_nop=289066 n_act=2 n_pre=0 n_ref_event=0 n_req=38 n_rd=38 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001314
n_activity=589 dram_eff=0.06452
bk0: 13a 289078i bk1: 25a 289081i bk2: 0a 289106i bk3: 0a 289106i bk4: 0a 289106i bk5: 0a 289106i bk6: 0a 289106i bk7: 0a 289106i bk8: 0a 289106i bk9: 0a 289106i bk10: 0a 289106i bk11: 0a 289106i bk12: 0a 289106i bk13: 0a 289106i bk14: 0a 289106i bk15: 0a 289106i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.947368
Row_Buffer_Locality_read = 0.947368
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000131 
total_CMD = 289106 
util_bw = 38 
Wasted_Col = 53 
Wasted_Row = 0 
Idle = 289015 

BW Util Bottlenecks: 
RCDc_limit = 44 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 9 
rwq = 0 
CCDLc_limit_alone = 9 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 289106 
n_nop = 289066 
Read = 38 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 38 
total_req = 38 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 38 
Row_Bus_Util =  0.000007 
CoL_Bus_Util = 0.000131 
Either_Row_CoL_Bus_Util = 0.000138 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000149 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000148734
Memory Partition 27: 
Cache L2_bank_054:
MSHR contents

Cache L2_bank_055:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[27]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=289106 n_nop=289064 n_act=2 n_pre=0 n_ref_event=0 n_req=40 n_rd=40 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001384
n_activity=727 dram_eff=0.05502
bk0: 18a 289081i bk1: 22a 289081i bk2: 0a 289106i bk3: 0a 289106i bk4: 0a 289106i bk5: 0a 289106i bk6: 0a 289106i bk7: 0a 289106i bk8: 0a 289106i bk9: 0a 289106i bk10: 0a 289106i bk11: 0a 289106i bk12: 0a 289106i bk13: 0a 289106i bk14: 0a 289106i bk15: 0a 289106i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.950000
Row_Buffer_Locality_read = 0.950000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000138 
total_CMD = 289106 
util_bw = 40 
Wasted_Col = 50 
Wasted_Row = 0 
Idle = 289016 

BW Util Bottlenecks: 
RCDc_limit = 44 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 289106 
n_nop = 289064 
Read = 40 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 40 
total_req = 40 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 40 
Row_Bus_Util =  0.000007 
CoL_Bus_Util = 0.000138 
Either_Row_CoL_Bus_Util = 0.000145 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000066 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=6.57198e-05
Memory Partition 28: 
Cache L2_bank_056:
MSHR contents

Cache L2_bank_057:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[28]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=289106 n_nop=289061 n_act=2 n_pre=0 n_ref_event=0 n_req=43 n_rd=43 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001487
n_activity=764 dram_eff=0.05628
bk0: 23a 289084i bk1: 20a 289078i bk2: 0a 289106i bk3: 0a 289106i bk4: 0a 289106i bk5: 0a 289106i bk6: 0a 289106i bk7: 0a 289106i bk8: 0a 289106i bk9: 0a 289106i bk10: 0a 289106i bk11: 0a 289106i bk12: 0a 289106i bk13: 0a 289106i bk14: 0a 289106i bk15: 0a 289106i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.953488
Row_Buffer_Locality_read = 0.953488
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000149 
total_CMD = 289106 
util_bw = 43 
Wasted_Col = 50 
Wasted_Row = 0 
Idle = 289013 

BW Util Bottlenecks: 
RCDc_limit = 44 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 289106 
n_nop = 289061 
Read = 43 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 43 
total_req = 43 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 43 
Row_Bus_Util =  0.000007 
CoL_Bus_Util = 0.000149 
Either_Row_CoL_Bus_Util = 0.000156 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000125 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000124522
Memory Partition 29: 
Cache L2_bank_058:
MSHR contents

Cache L2_bank_059:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[29]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=289106 n_nop=289056 n_act=2 n_pre=0 n_ref_event=0 n_req=48 n_rd=48 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.000166
n_activity=777 dram_eff=0.06178
bk0: 23a 289084i bk1: 25a 289081i bk2: 0a 289106i bk3: 0a 289106i bk4: 0a 289106i bk5: 0a 289106i bk6: 0a 289106i bk7: 0a 289106i bk8: 0a 289106i bk9: 0a 289106i bk10: 0a 289106i bk11: 0a 289106i bk12: 0a 289106i bk13: 0a 289106i bk14: 0a 289106i bk15: 0a 289106i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.958333
Row_Buffer_Locality_read = 0.958333
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000166 
total_CMD = 289106 
util_bw = 48 
Wasted_Col = 47 
Wasted_Row = 0 
Idle = 289011 

BW Util Bottlenecks: 
RCDc_limit = 44 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 3 
rwq = 0 
CCDLc_limit_alone = 3 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 289106 
n_nop = 289056 
Read = 48 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 48 
total_req = 48 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 48 
Row_Bus_Util =  0.000007 
CoL_Bus_Util = 0.000166 
Either_Row_CoL_Bus_Util = 0.000173 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000066 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=6.57198e-05
Memory Partition 30: 
Cache L2_bank_060:
MSHR contents

Cache L2_bank_061:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[30]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=289106 n_nop=289038 n_act=2 n_pre=0 n_ref_event=0 n_req=66 n_rd=66 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002283
n_activity=1083 dram_eff=0.06094
bk0: 37a 289066i bk1: 29a 289084i bk2: 0a 289106i bk3: 0a 289106i bk4: 0a 289106i bk5: 0a 289106i bk6: 0a 289106i bk7: 0a 289106i bk8: 0a 289106i bk9: 0a 289106i bk10: 0a 289106i bk11: 0a 289106i bk12: 0a 289106i bk13: 0a 289106i bk14: 0a 289106i bk15: 0a 289106i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.969697
Row_Buffer_Locality_read = 0.969697
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000228 
total_CMD = 289106 
util_bw = 66 
Wasted_Col = 62 
Wasted_Row = 0 
Idle = 288978 

BW Util Bottlenecks: 
RCDc_limit = 44 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 18 
rwq = 0 
CCDLc_limit_alone = 18 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 289106 
n_nop = 289038 
Read = 66 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 66 
total_req = 66 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 66 
Row_Bus_Util =  0.000007 
CoL_Bus_Util = 0.000228 
Either_Row_CoL_Bus_Util = 0.000235 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000083 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=8.30145e-05
Memory Partition 31: 
Cache L2_bank_062:
MSHR contents

Cache L2_bank_063:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[31]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=289106 n_nop=289075 n_act=2 n_pre=0 n_ref_event=0 n_req=29 n_rd=29 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001003
n_activity=551 dram_eff=0.05263
bk0: 13a 289081i bk1: 16a 289084i bk2: 0a 289106i bk3: 0a 289106i bk4: 0a 289106i bk5: 0a 289106i bk6: 0a 289106i bk7: 0a 289106i bk8: 0a 289106i bk9: 0a 289106i bk10: 0a 289106i bk11: 0a 289106i bk12: 0a 289106i bk13: 0a 289106i bk14: 0a 289106i bk15: 0a 289106i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.931035
Row_Buffer_Locality_read = 0.931035
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000100 
total_CMD = 289106 
util_bw = 29 
Wasted_Col = 47 
Wasted_Row = 0 
Idle = 289030 

BW Util Bottlenecks: 
RCDc_limit = 44 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 3 
rwq = 0 
CCDLc_limit_alone = 3 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 289106 
n_nop = 289075 
Read = 29 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 29 
total_req = 29 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 29 
Row_Bus_Util =  0.000007 
CoL_Bus_Util = 0.000100 
Either_Row_CoL_Bus_Util = 0.000107 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000021 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=2.07536e-05

========= L2 cache stats =========
L2_cache_bank[0]: Access = 20, Miss = 16, Miss_rate = 0.800, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 17, Miss = 13, Miss_rate = 0.765, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 24, Miss = 20, Miss_rate = 0.833, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 41, Miss = 31, Miss_rate = 0.756, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 30, Miss = 24, Miss_rate = 0.800, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 30, Miss = 24, Miss_rate = 0.800, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 47, Miss = 37, Miss_rate = 0.787, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 63, Miss = 46, Miss_rate = 0.730, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 29, Miss = 21, Miss_rate = 0.724, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 48, Miss = 36, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 86, Miss = 61, Miss_rate = 0.709, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 45, Miss = 34, Miss_rate = 0.756, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[12]: Access = 63, Miss = 50, Miss_rate = 0.794, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[13]: Access = 34, Miss = 26, Miss_rate = 0.765, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[14]: Access = 23, Miss = 19, Miss_rate = 0.826, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[15]: Access = 65, Miss = 45, Miss_rate = 0.692, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[16]: Access = 52, Miss = 38, Miss_rate = 0.731, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[17]: Access = 44, Miss = 34, Miss_rate = 0.773, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[18]: Access = 74, Miss = 57, Miss_rate = 0.770, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[19]: Access = 30, Miss = 24, Miss_rate = 0.800, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[20]: Access = 35, Miss = 21, Miss_rate = 0.600, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[21]: Access = 41, Miss = 30, Miss_rate = 0.732, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[22]: Access = 43, Miss = 29, Miss_rate = 0.674, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[23]: Access = 54, Miss = 41, Miss_rate = 0.759, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[24]: Access = 24, Miss = 19, Miss_rate = 0.792, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[25]: Access = 70, Miss = 52, Miss_rate = 0.743, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[26]: Access = 52, Miss = 39, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[27]: Access = 59, Miss = 41, Miss_rate = 0.695, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[28]: Access = 72, Miss = 52, Miss_rate = 0.722, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[29]: Access = 30, Miss = 23, Miss_rate = 0.767, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[30]: Access = 103, Miss = 77, Miss_rate = 0.748, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[31]: Access = 59, Miss = 43, Miss_rate = 0.729, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 1507
L2_total_cache_misses = 1123
L2_total_cache_miss_rate = 0.7452
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 198
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 214
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 485
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 186
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 92
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 332
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 897
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 610
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.000
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=3108
icnt_total_pkts_simt_to_mem=3108
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 3108
Req_Network_cycles = 65291
Req_Network_injected_packets_per_cycle =       0.0476 
Req_Network_conflicts_per_cycle =       0.0015
Req_Network_conflicts_per_cycle_util =       0.0666
Req_Bank_Level_Parallism =       2.1795
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.0001
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0007

Reply_Network_injected_packets_num = 3108
Reply_Network_cycles = 65291
Reply_Network_injected_packets_per_cycle =        0.0476
Reply_Network_conflicts_per_cycle =        0.0017
Reply_Network_conflicts_per_cycle_util =       0.0602
Reply_Bank_Level_Parallism =       1.7315
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.0000
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0010
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 7 sec (7 sec)
gpgpu_simulation_rate = 29580 (inst/sec)
gpgpu_simulation_rate = 9327 (cycle/sec)
gpgpu_silicon_slowdown = 121368x
Processing kernel /root/Repos/shared/accel-sim-framework/hw_run/traces/device-0/12.8/nw-rodinia-2.0-ft/128_10___data_result_128_10_txt/traces/kernel-8-ctx_0x55953fa72040.traceg.xz
-kernel name = _Z20needle_cuda_shared_1PiS_S_iiii
-kernel id = 8
-grid dim = (8,1,1)
-block dim = (16,1,1)
-shmem = 2180
-nregs = 40
-binary version = 86
-cuda stream id = 0
-shmem base_addr = 0x00007f3d29000000
-local mem base_addr = 0x00007f3d27000000
-nvbit version = 1.7.6
-accelsim tracer version = 5
-enable lineinfo = 0
Header info loaded for kernel command : /root/Repos/shared/accel-sim-framework/hw_run/traces/device-0/12.8/nw-rodinia-2.0-ft/128_10___data_result_128_10_txt/traces/kernel-8-ctx_0x55953fa72040.traceg.xz
launching kernel name: _Z20needle_cuda_shared_1PiS_S_iiii uid: 8 cuda_stream_id: 0
GPGPU-Sim uArch: Shader 28 bind to kernel 8 '_Z20needle_cuda_shared_1PiS_S_iiii'
GPGPU-Sim: Reconfigure L1 cache to 120KB
thread block = 0,0,0
GPGPU-Sim uArch: Shader 29 bind to kernel 8 '_Z20needle_cuda_shared_1PiS_S_iiii'
thread block = 1,0,0
GPGPU-Sim uArch: Shader 30 bind to kernel 8 '_Z20needle_cuda_shared_1PiS_S_iiii'
thread block = 2,0,0
GPGPU-Sim uArch: Shader 31 bind to kernel 8 '_Z20needle_cuda_shared_1PiS_S_iiii'
thread block = 3,0,0
GPGPU-Sim uArch: Shader 32 bind to kernel 8 '_Z20needle_cuda_shared_1PiS_S_iiii'
thread block = 4,0,0
GPGPU-Sim uArch: Shader 33 bind to kernel 8 '_Z20needle_cuda_shared_1PiS_S_iiii'
thread block = 5,0,0
GPGPU-Sim uArch: Shader 34 bind to kernel 8 '_Z20needle_cuda_shared_1PiS_S_iiii'
thread block = 6,0,0
GPGPU-Sim uArch: Shader 35 bind to kernel 8 '_Z20needle_cuda_shared_1PiS_S_iiii'
thread block = 7,0,0
Destroy streams for kernel 8: size 0
kernel_name = _Z20needle_cuda_shared_1PiS_S_iiii 
kernel_launch_uid = 8 
kernel_stream_id = 0
gpu_sim_cycle = 9283
gpu_sim_insn = 59160
gpu_ipc =       6.3729
gpu_tot_sim_cycle = 74574
gpu_tot_sim_insn = 266220
gpu_tot_ipc =       3.5699
gpu_tot_issued_cta = 36
gpu_occupancy = 2.0833% 
gpu_tot_occupancy = 2.0833% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.0957
partiton_level_parallism_total  =       0.0536
partiton_level_parallism_util =       3.7787
partiton_level_parallism_util_total  =       2.4058
L2_BW  =       3.4651 GB/Sec
L2_BW_total  =       1.9410 GB/Sec
gpu_total_sim_rate=33277

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[28]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[29]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[30]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[31]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[32]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[33]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[34]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[35]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[36]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[37]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[38]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[39]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[40]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[41]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[42]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[43]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[44]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[45]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 4032
	L1D_total_cache_misses = 3492
	L1D_total_cache_miss_rate = 0.8661
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.004
	L1D_cache_fill_port_util = 0.016
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 36
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1504
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 836
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 504
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 316
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 836
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 2376
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 1656

Total_core_cache_fail_stats:
ctas_completed 36, Shader 0 warp_id issue ditsribution:
warp_id:
0, 
distro:
661, 
gpgpu_n_tot_thrd_icount = 761472
gpgpu_n_tot_w_icount = 23796
gpgpu_n_stall_shd_mem = 15588
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 2340
gpgpu_n_mem_write_global = 1656
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 10404
gpgpu_n_store_insn = 9216
gpgpu_n_shmem_insn = 65700
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 15120
gpgpu_n_l1cache_bkconflict = 468
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 15120
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 468
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:144	W0_Idle:455203	W0_Scoreboard:116101	W1:1044	W2:936	W3:936	W4:936	W5:936	W6:936	W7:936	W8:936	W9:936	W10:936	W11:936	W12:936	W13:936	W14:936	W15:936	W16:9612	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:0
single_issue_nums: WS0:23796	WS1:0	WS2:0	WS3:0	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 18720 {8:2340,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 66240 {40:1656,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 93600 {40:2340,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 13248 {8:1656,}
maxmflatency = 505 
max_icnt2mem_latency = 51 
maxmrqlatency = 6 
max_icnt2sh_latency = 6 
averagemflatency = 346 
avg_icnt2mem_latency = 47 
avg_mrq_latency = 0 
avg_icnt2sh_latency = 2 
mrq_lat_table:1734 	10 	44 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	2208 	1788 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	3996 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	3975 	21 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	19 	27 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:      5535      5556         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:      5633      6155         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:      5556      6168         0      6156         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:      5604      5583         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:      6159      6172         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:      6154      6129         0      6154         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:      5618      5611      6153         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:      6162      6148         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:      5590      5549         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:      5633      5569         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:      6163      5625         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:      5583      5562         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:      6167      5646         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:      5625      5633         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:      5597      5576         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:      6171      5590         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:      6097      6089         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:      5547      5505         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:      5498      5578         0      6091         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:      5485      5498         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:      5549      5533         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:      5491      5512         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:      5505      6061         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:      5547      5485         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:      6105      5581         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:      5578      5533         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:      6087      5547         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:      6093      5554         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:      6101      5540         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:      6104      5575         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:      5519      5491         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:      6088      5491         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]: 22.000000 13.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]: 15.000000 27.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]: 16.000000 12.000000      -nan  1.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]: 23.000000 36.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]: 22.000000 22.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]: 21.000000 30.000000      -nan  1.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]: 23.000000 39.000000  1.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]: 21.000000 28.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[8]: 27.000000 38.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[9]: 34.000000 42.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[10]: 19.000000 23.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[11]: 16.000000 41.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[12]: 30.000000 23.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[13]: 31.000000 39.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[14]: 37.000000 30.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[15]: 32.000000 49.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[16]: 27.000000 44.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[17]: 26.000000 25.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[18]: 35.000000 30.000000      -nan  1.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[19]: 25.000000 41.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[20]: 27.000000 29.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[21]: 32.000000 26.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[22]: 10.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[23]: 36.000000 26.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[24]: 20.000000 37.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[25]: 24.000000 25.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[26]: 15.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[27]: 23.000000 26.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[28]: 32.000000 23.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[29]: 27.000000 30.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[30]: 47.000000 36.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[31]: 16.000000 19.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 1788/68 = 26.294117
number of bytes read:
dram[0]:       704       416         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:       480       864         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:       512       384         0        32         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:       736      1152         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:       704       704         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:       672       960         0        32         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:       736      1248        32         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:       672       896         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:       864      1216         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:      1088      1344         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:       608       736         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:       512      1312         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:       960       736         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:       992      1248         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:      1184       960         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:      1024      1568         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:       864      1408         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:       832       800         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:      1120       960         0        32         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:       800      1312         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:       864       928         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:      1024       832         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:       320      1024         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:      1152       832         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:       640      1184         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:       768       800         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:       480      1024         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:       736       832         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:      1024       736         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:       864       960         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:      1504      1152         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:       512       608         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total bytes read: 57216
Bmin_bank_accesses = 0!
chip skew: 2656/928 = 2.86
number of bytes accessed:
dram[0]:       704       416         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:       480       864         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:       512       384         0        32         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:       736      1152         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:       704       704         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:       672       960         0        32         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:       736      1248        32         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:       672       896         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:       864      1216         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:      1088      1344         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:       608       736         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:       512      1312         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:       960       736         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:       992      1248         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:      1184       960         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:      1024      1568         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:       864      1408         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:       832       800         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:      1120       960         0        32         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:       800      1312         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:       864       928         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:      1024       832         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:       320      1024         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:      1152       832         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:       640      1184         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:       768       800         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:       480      1024         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:       736       832         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:      1024       736         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:       864       960         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:      1504      1152         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:       512       608         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram bytes accesed = 57216
min_bank_accesses = 0!
chip skew: 2656/928 = 2.86
number of bytes written:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:         20        20    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:         24        22    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:         28        27    none          23    none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:         25        26    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:         29        20    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:         34        30    none          15    none      none      none      none      none      none      none      none      none      none      none      none  
dram[6]:         23        23        38    none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[7]:         23        27    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[8]:         22        21    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[9]:         17        23    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[10]:         27        20    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[11]:         25        24    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[12]:         23        24    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[13]:         20        27    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[14]:         21        25    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[15]:         25        25    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[16]:         27        20    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[17]:         16        24    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[18]:         16        20    none          21    none      none      none      none      none      none      none      none      none      none      none      none  
dram[19]:         22        21    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[20]:         19        22    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[21]:         22        27    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[22]:         19        28    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[23]:         25        21    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[24]:         22        22    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[25]:         24        29    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[26]:         27        22    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[27]:         22        21    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[28]:         21        23    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[29]:         22        19    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[30]:         21        23    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[31]:         27        24    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        501       504         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[1]:        501       502       234         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:        504       503         0       504         0         0         0         0         0         0         0         0         0         0         0         0
dram[3]:        504       501         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:        502       503         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[5]:        502       502         0       503         0         0         0         0         0         0         0         0         0         0         0         0
dram[6]:        504       502       501         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[7]:        502       501         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[8]:        504       502         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[9]:        503       501       234         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[10]:        502       502         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[11]:        501       501         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[12]:        503       503         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[13]:        504       501         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[14]:        504       501         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[15]:        503       505         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[16]:        437       437         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[17]:        440       436         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[18]:        438       443         0       437         0         0         0         0         0         0         0         0         0         0         0         0
dram[19]:        438       437       238         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[20]:        438       437         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[21]:        438       436         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[22]:        439       438         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[23]:        438       436         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[24]:        438       436         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[25]:        439       437         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[26]:        439       439         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[27]:        436       437       236         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[28]:        437       438         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[29]:        438       437         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[30]:        437       436         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[31]:        437       436         0         0         0         0         0         0         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=330211 n_nop=330174 n_act=2 n_pre=0 n_ref_event=0 n_req=35 n_rd=35 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.000424
n_activity=633 dram_eff=0.2212
bk0: 22a 330172i bk1: 13a 330177i bk2: 0a 330210i bk3: 0a 330210i bk4: 0a 330210i bk5: 0a 330211i bk6: 0a 330211i bk7: 0a 330211i bk8: 0a 330211i bk9: 0a 330211i bk10: 0a 330211i bk11: 0a 330211i bk12: 0a 330211i bk13: 0a 330211i bk14: 0a 330211i bk15: 0a 330212i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.942857
Row_Buffer_Locality_read = 0.942857
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.028302
Bank_Level_Parallism_Col = 1.028846
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.028846 

BW Util details:
bwutil = 0.000424 
total_CMD = 330211 
util_bw = 140 
Wasted_Col = 65 
Wasted_Row = 0 
Idle = 330006 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 17 
rwq = 0 
CCDLc_limit_alone = 17 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 330211 
n_nop = 330174 
Read = 35 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 35 
total_req = 35 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 35 
Row_Bus_Util =  0.000006 
CoL_Bus_Util = 0.000106 
Either_Row_CoL_Bus_Util = 0.000112 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000064 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=6.35957e-05
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=330211 n_nop=330167 n_act=2 n_pre=0 n_ref_event=0 n_req=42 n_rd=42 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0005088
n_activity=754 dram_eff=0.2228
bk0: 15a 330176i bk1: 27a 330162i bk2: 0a 330209i bk3: 0a 330210i bk4: 0a 330211i bk5: 0a 330211i bk6: 0a 330211i bk7: 0a 330211i bk8: 0a 330211i bk9: 0a 330211i bk10: 0a 330211i bk11: 0a 330211i bk12: 0a 330211i bk13: 0a 330211i bk14: 0a 330212i bk15: 0a 330212i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.952381
Row_Buffer_Locality_read = 0.952381
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000509 
total_CMD = 330211 
util_bw = 168 
Wasted_Col = 71 
Wasted_Row = 0 
Idle = 329972 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 23 
rwq = 0 
CCDLc_limit_alone = 23 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 330211 
n_nop = 330167 
Read = 42 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 42 
total_req = 42 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 42 
Row_Bus_Util =  0.000006 
CoL_Bus_Util = 0.000127 
Either_Row_CoL_Bus_Util = 0.000133 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000048 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=4.84539e-05
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=330211 n_nop=330179 n_act=3 n_pre=0 n_ref_event=0 n_req=29 n_rd=29 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0003513
n_activity=603 dram_eff=0.1924
bk0: 16a 330175i bk1: 12a 330184i bk2: 0a 330211i bk3: 1a 330186i bk4: 0a 330209i bk5: 0a 330210i bk6: 0a 330210i bk7: 0a 330210i bk8: 0a 330210i bk9: 0a 330211i bk10: 0a 330211i bk11: 0a 330211i bk12: 0a 330211i bk13: 0a 330211i bk14: 0a 330211i bk15: 0a 330213i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.896552
Row_Buffer_Locality_read = 0.896552
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000351 
total_CMD = 330211 
util_bw = 116 
Wasted_Col = 84 
Wasted_Row = 0 
Idle = 330011 

BW Util Bottlenecks: 
RCDc_limit = 72 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 12 
rwq = 0 
CCDLc_limit_alone = 12 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 330211 
n_nop = 330179 
Read = 29 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 0 
n_req = 29 
total_req = 29 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 29 
Row_Bus_Util =  0.000009 
CoL_Bus_Util = 0.000088 
Either_Row_CoL_Bus_Util = 0.000097 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000061 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=6.05673e-05
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=330211 n_nop=330150 n_act=2 n_pre=0 n_ref_event=0 n_req=59 n_rd=59 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0007147
n_activity=1059 dram_eff=0.2229
bk0: 23a 330166i bk1: 36a 330155i bk2: 0a 330210i bk3: 0a 330210i bk4: 0a 330210i bk5: 0a 330211i bk6: 0a 330211i bk7: 0a 330211i bk8: 0a 330211i bk9: 0a 330211i bk10: 0a 330211i bk11: 0a 330211i bk12: 0a 330211i bk13: 0a 330211i bk14: 0a 330211i bk15: 0a 330212i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.966102
Row_Buffer_Locality_read = 0.966102
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000715 
total_CMD = 330211 
util_bw = 236 
Wasted_Col = 86 
Wasted_Row = 0 
Idle = 329889 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 38 
rwq = 0 
CCDLc_limit_alone = 38 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 330211 
n_nop = 330150 
Read = 59 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 59 
total_req = 59 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 59 
Row_Bus_Util =  0.000006 
CoL_Bus_Util = 0.000179 
Either_Row_CoL_Bus_Util = 0.000185 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000136 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000136277
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=330211 n_nop=330165 n_act=2 n_pre=0 n_ref_event=0 n_req=44 n_rd=44 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.000533
n_activity=807 dram_eff=0.2181
bk0: 22a 330172i bk1: 22a 330169i bk2: 0a 330210i bk3: 0a 330210i bk4: 0a 330210i bk5: 0a 330210i bk6: 0a 330210i bk7: 0a 330211i bk8: 0a 330211i bk9: 0a 330211i bk10: 0a 330211i bk11: 0a 330211i bk12: 0a 330211i bk13: 0a 330212i bk14: 0a 330212i bk15: 0a 330212i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.954545
Row_Buffer_Locality_read = 0.954545
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000533 
total_CMD = 330211 
util_bw = 176 
Wasted_Col = 76 
Wasted_Row = 0 
Idle = 329959 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 28 
rwq = 0 
CCDLc_limit_alone = 28 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 330211 
n_nop = 330165 
Read = 44 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 44 
total_req = 44 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 44 
Row_Bus_Util =  0.000006 
CoL_Bus_Util = 0.000133 
Either_Row_CoL_Bus_Util = 0.000139 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000012 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=1.21135e-05
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=330211 n_nop=330156 n_act=3 n_pre=0 n_ref_event=0 n_req=52 n_rd=52 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0006299
n_activity=798 dram_eff=0.2607
bk0: 21a 330170i bk1: 30a 330156i bk2: 0a 330211i bk3: 1a 330184i bk4: 0a 330210i bk5: 0a 330210i bk6: 0a 330210i bk7: 0a 330210i bk8: 0a 330210i bk9: 0a 330210i bk10: 0a 330210i bk11: 0a 330210i bk12: 0a 330212i bk13: 0a 330212i bk14: 0a 330212i bk15: 0a 330212i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.942308
Row_Buffer_Locality_read = 0.942308
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.011429
Bank_Level_Parallism_Col = 1.011628
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.011628 

BW Util details:
bwutil = 0.000630 
total_CMD = 330211 
util_bw = 208 
Wasted_Col = 102 
Wasted_Row = 0 
Idle = 329901 

BW Util Bottlenecks: 
RCDc_limit = 66 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 36 
rwq = 0 
CCDLc_limit_alone = 36 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 330211 
n_nop = 330156 
Read = 52 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 0 
n_req = 52 
total_req = 52 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 52 
Row_Bus_Util =  0.000009 
CoL_Bus_Util = 0.000157 
Either_Row_CoL_Bus_Util = 0.000167 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000009 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=9.0851e-06
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=330211 n_nop=330145 n_act=3 n_pre=0 n_ref_event=0 n_req=63 n_rd=63 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0007631
n_activity=1069 dram_eff=0.2357
bk0: 23a 330168i bk1: 39a 330152i bk2: 1a 330186i bk3: 0a 330209i bk4: 0a 330209i bk5: 0a 330210i bk6: 0a 330210i bk7: 0a 330211i bk8: 0a 330211i bk9: 0a 330211i bk10: 0a 330211i bk11: 0a 330211i bk12: 0a 330211i bk13: 0a 330211i bk14: 0a 330211i bk15: 0a 330213i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.952381
Row_Buffer_Locality_read = 0.952381
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000763 
total_CMD = 330211 
util_bw = 252 
Wasted_Col = 110 
Wasted_Row = 0 
Idle = 329849 

BW Util Bottlenecks: 
RCDc_limit = 72 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 38 
rwq = 0 
CCDLc_limit_alone = 38 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 330211 
n_nop = 330145 
Read = 63 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 0 
n_req = 63 
total_req = 63 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 63 
Row_Bus_Util =  0.000009 
CoL_Bus_Util = 0.000191 
Either_Row_CoL_Bus_Util = 0.000200 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000194 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000193815
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=330211 n_nop=330160 n_act=2 n_pre=0 n_ref_event=0 n_req=49 n_rd=49 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0005936
n_activity=853 dram_eff=0.2298
bk0: 21a 330175i bk1: 28a 330163i bk2: 0a 330211i bk3: 0a 330211i bk4: 0a 330211i bk5: 0a 330211i bk6: 0a 330211i bk7: 0a 330211i bk8: 0a 330211i bk9: 0a 330211i bk10: 0a 330211i bk11: 0a 330211i bk12: 0a 330211i bk13: 0a 330211i bk14: 0a 330211i bk15: 0a 330211i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.959184
Row_Buffer_Locality_read = 0.959184
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000594 
total_CMD = 330211 
util_bw = 196 
Wasted_Col = 78 
Wasted_Row = 0 
Idle = 329937 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 30 
rwq = 0 
CCDLc_limit_alone = 30 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 330211 
n_nop = 330160 
Read = 49 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 49 
total_req = 49 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 49 
Row_Bus_Util =  0.000006 
CoL_Bus_Util = 0.000148 
Either_Row_CoL_Bus_Util = 0.000154 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=330211 n_nop=330144 n_act=2 n_pre=0 n_ref_event=0 n_req=65 n_rd=65 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0007874
n_activity=1146 dram_eff=0.2269
bk0: 27a 330164i bk1: 38a 330164i bk2: 0a 330210i bk3: 0a 330210i bk4: 0a 330210i bk5: 0a 330211i bk6: 0a 330211i bk7: 0a 330211i bk8: 0a 330211i bk9: 0a 330211i bk10: 0a 330211i bk11: 0a 330211i bk12: 0a 330211i bk13: 0a 330211i bk14: 0a 330211i bk15: 0a 330212i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.969231
Row_Buffer_Locality_read = 0.969231
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000787 
total_CMD = 330211 
util_bw = 260 
Wasted_Col = 89 
Wasted_Row = 0 
Idle = 329862 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 41 
rwq = 0 
CCDLc_limit_alone = 41 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 330211 
n_nop = 330144 
Read = 65 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 65 
total_req = 65 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 65 
Row_Bus_Util =  0.000006 
CoL_Bus_Util = 0.000197 
Either_Row_CoL_Bus_Util = 0.000203 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000127 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000127191
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=330211 n_nop=330133 n_act=2 n_pre=0 n_ref_event=0 n_req=76 n_rd=76 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0009206
n_activity=1202 dram_eff=0.2529
bk0: 34a 330148i bk1: 42a 330164i bk2: 0a 330210i bk3: 0a 330210i bk4: 0a 330210i bk5: 0a 330210i bk6: 0a 330210i bk7: 0a 330210i bk8: 0a 330211i bk9: 0a 330211i bk10: 0a 330211i bk11: 0a 330211i bk12: 0a 330212i bk13: 0a 330212i bk14: 0a 330212i bk15: 0a 330212i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.973684
Row_Buffer_Locality_read = 0.973684
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000921 
total_CMD = 330211 
util_bw = 304 
Wasted_Col = 100 
Wasted_Row = 0 
Idle = 329807 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 52 
rwq = 0 
CCDLc_limit_alone = 52 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 330211 
n_nop = 330133 
Read = 76 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 76 
total_req = 76 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 76 
Row_Bus_Util =  0.000006 
CoL_Bus_Util = 0.000230 
Either_Row_CoL_Bus_Util = 0.000236 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000124 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000124163
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=330211 n_nop=330167 n_act=2 n_pre=0 n_ref_event=0 n_req=42 n_rd=42 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0005088
n_activity=752 dram_eff=0.2234
bk0: 19a 330175i bk1: 23a 330161i bk2: 0a 330211i bk3: 0a 330211i bk4: 0a 330211i bk5: 0a 330211i bk6: 0a 330211i bk7: 0a 330211i bk8: 0a 330211i bk9: 0a 330211i bk10: 0a 330211i bk11: 0a 330211i bk12: 0a 330211i bk13: 0a 330211i bk14: 0a 330211i bk15: 0a 330211i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.952381
Row_Buffer_Locality_read = 0.952381
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000509 
total_CMD = 330211 
util_bw = 168 
Wasted_Col = 73 
Wasted_Row = 0 
Idle = 329970 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 25 
rwq = 0 
CCDLc_limit_alone = 25 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 330211 
n_nop = 330167 
Read = 42 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 42 
total_req = 42 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 42 
Row_Bus_Util =  0.000006 
CoL_Bus_Util = 0.000127 
Either_Row_CoL_Bus_Util = 0.000133 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000112 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00011205
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=330211 n_nop=330152 n_act=2 n_pre=0 n_ref_event=0 n_req=57 n_rd=57 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0006905
n_activity=1053 dram_eff=0.2165
bk0: 16a 330176i bk1: 41a 330168i bk2: 0a 330209i bk3: 0a 330210i bk4: 0a 330210i bk5: 0a 330210i bk6: 0a 330210i bk7: 0a 330211i bk8: 0a 330211i bk9: 0a 330211i bk10: 0a 330211i bk11: 0a 330212i bk12: 0a 330212i bk13: 0a 330212i bk14: 0a 330212i bk15: 0a 330212i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.964912
Row_Buffer_Locality_read = 0.964912
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000690 
total_CMD = 330211 
util_bw = 228 
Wasted_Col = 72 
Wasted_Row = 0 
Idle = 329911 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 24 
rwq = 0 
CCDLc_limit_alone = 24 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 330211 
n_nop = 330152 
Read = 57 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 57 
total_req = 57 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 57 
Row_Bus_Util =  0.000006 
CoL_Bus_Util = 0.000173 
Either_Row_CoL_Bus_Util = 0.000179 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=330211 n_nop=330156 n_act=2 n_pre=0 n_ref_event=0 n_req=53 n_rd=53 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.000642
n_activity=939 dram_eff=0.2258
bk0: 30a 330168i bk1: 23a 330175i bk2: 0a 330210i bk3: 0a 330210i bk4: 0a 330210i bk5: 0a 330210i bk6: 0a 330211i bk7: 0a 330211i bk8: 0a 330211i bk9: 0a 330211i bk10: 0a 330211i bk11: 0a 330211i bk12: 0a 330211i bk13: 0a 330211i bk14: 0a 330212i bk15: 0a 330212i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.962264
Row_Buffer_Locality_read = 0.962264
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000642 
total_CMD = 330211 
util_bw = 212 
Wasted_Col = 72 
Wasted_Row = 0 
Idle = 329927 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 24 
rwq = 0 
CCDLc_limit_alone = 24 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 330211 
n_nop = 330156 
Read = 53 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 53 
total_req = 53 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 53 
Row_Bus_Util =  0.000006 
CoL_Bus_Util = 0.000161 
Either_Row_CoL_Bus_Util = 0.000167 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000073 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=7.26808e-05
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=330211 n_nop=330139 n_act=2 n_pre=0 n_ref_event=0 n_req=70 n_rd=70 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0008479
n_activity=1058 dram_eff=0.2647
bk0: 31a 330128i bk1: 39a 330156i bk2: 0a 330210i bk3: 0a 330210i bk4: 0a 330210i bk5: 0a 330211i bk6: 0a 330211i bk7: 0a 330211i bk8: 0a 330211i bk9: 0a 330211i bk10: 0a 330211i bk11: 0a 330211i bk12: 0a 330211i bk13: 0a 330211i bk14: 0a 330211i bk15: 0a 330212i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.971429
Row_Buffer_Locality_read = 0.971429
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000848 
total_CMD = 330211 
util_bw = 280 
Wasted_Col = 105 
Wasted_Row = 0 
Idle = 329826 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 57 
rwq = 0 
CCDLc_limit_alone = 57 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 330211 
n_nop = 330139 
Read = 70 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 70 
total_req = 70 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 70 
Row_Bus_Util =  0.000006 
CoL_Bus_Util = 0.000212 
Either_Row_CoL_Bus_Util = 0.000218 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000191 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000190787
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=330211 n_nop=330142 n_act=2 n_pre=0 n_ref_event=0 n_req=67 n_rd=67 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0008116
n_activity=1120 dram_eff=0.2393
bk0: 37a 330147i bk1: 30a 330172i bk2: 0a 330210i bk3: 0a 330210i bk4: 0a 330211i bk5: 0a 330211i bk6: 0a 330211i bk7: 0a 330211i bk8: 0a 330211i bk9: 0a 330211i bk10: 0a 330211i bk11: 0a 330211i bk12: 0a 330211i bk13: 0a 330211i bk14: 0a 330211i bk15: 0a 330211i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.970149
Row_Buffer_Locality_read = 0.970149
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000812 
total_CMD = 330211 
util_bw = 268 
Wasted_Col = 85 
Wasted_Row = 0 
Idle = 329858 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 37 
rwq = 0 
CCDLc_limit_alone = 37 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 330211 
n_nop = 330142 
Read = 67 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 67 
total_req = 67 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 67 
Row_Bus_Util =  0.000006 
CoL_Bus_Util = 0.000203 
Either_Row_CoL_Bus_Util = 0.000209 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000157 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000157475
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=330211 n_nop=330128 n_act=2 n_pre=0 n_ref_event=0 n_req=81 n_rd=81 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0009812
n_activity=1249 dram_eff=0.2594
bk0: 32a 330166i bk1: 49a 330138i bk2: 0a 330211i bk3: 0a 330211i bk4: 0a 330211i bk5: 0a 330211i bk6: 0a 330211i bk7: 0a 330211i bk8: 0a 330211i bk9: 0a 330211i bk10: 0a 330211i bk11: 0a 330211i bk12: 0a 330211i bk13: 0a 330211i bk14: 0a 330211i bk15: 0a 330211i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.975309
Row_Buffer_Locality_read = 0.975309
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000981 
total_CMD = 330211 
util_bw = 324 
Wasted_Col = 101 
Wasted_Row = 0 
Idle = 329786 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 53 
rwq = 0 
CCDLc_limit_alone = 53 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 330211 
n_nop = 330128 
Read = 81 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 81 
total_req = 81 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 81 
Row_Bus_Util =  0.000006 
CoL_Bus_Util = 0.000245 
Either_Row_CoL_Bus_Util = 0.000251 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000206 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000205929
Memory Partition 16: 
Cache L2_bank_032:
MSHR contents

Cache L2_bank_033:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[16]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=330211 n_nop=330138 n_act=2 n_pre=0 n_ref_event=0 n_req=71 n_rd=71 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.000215
n_activity=1045 dram_eff=0.06794
bk0: 27a 330186i bk1: 44a 330165i bk2: 0a 330211i bk3: 0a 330211i bk4: 0a 330211i bk5: 0a 330211i bk6: 0a 330211i bk7: 0a 330211i bk8: 0a 330211i bk9: 0a 330211i bk10: 0a 330211i bk11: 0a 330211i bk12: 0a 330211i bk13: 0a 330211i bk14: 0a 330211i bk15: 0a 330211i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.971831
Row_Buffer_Locality_read = 0.971831
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000215 
total_CMD = 330211 
util_bw = 71 
Wasted_Col = 71 
Wasted_Row = 0 
Idle = 330069 

BW Util Bottlenecks: 
RCDc_limit = 44 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 27 
rwq = 0 
CCDLc_limit_alone = 27 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 330211 
n_nop = 330138 
Read = 71 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 71 
total_req = 71 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 71 
Row_Bus_Util =  0.000006 
CoL_Bus_Util = 0.000215 
Either_Row_CoL_Bus_Util = 0.000221 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000030 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=3.02837e-05
Memory Partition 17: 
Cache L2_bank_034:
MSHR contents

Cache L2_bank_035:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[17]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=330211 n_nop=330158 n_act=2 n_pre=0 n_ref_event=0 n_req=51 n_rd=51 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001544
n_activity=678 dram_eff=0.07522
bk0: 26a 330171i bk1: 25a 330189i bk2: 0a 330211i bk3: 0a 330211i bk4: 0a 330211i bk5: 0a 330211i bk6: 0a 330211i bk7: 0a 330211i bk8: 0a 330211i bk9: 0a 330211i bk10: 0a 330211i bk11: 0a 330211i bk12: 0a 330211i bk13: 0a 330211i bk14: 0a 330211i bk15: 0a 330211i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.960784
Row_Buffer_Locality_read = 0.960784
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000154 
total_CMD = 330211 
util_bw = 51 
Wasted_Col = 62 
Wasted_Row = 0 
Idle = 330098 

BW Util Bottlenecks: 
RCDc_limit = 44 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 18 
rwq = 0 
CCDLc_limit_alone = 18 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 330211 
n_nop = 330158 
Read = 51 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 51 
total_req = 51 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 51 
Row_Bus_Util =  0.000006 
CoL_Bus_Util = 0.000154 
Either_Row_CoL_Bus_Util = 0.000161 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000230 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000230156
Memory Partition 18: 
Cache L2_bank_036:
MSHR contents

Cache L2_bank_037:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[18]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=330211 n_nop=330142 n_act=3 n_pre=0 n_ref_event=0 n_req=66 n_rd=66 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001999
n_activity=961 dram_eff=0.06868
bk0: 35a 330174i bk1: 30a 330177i bk2: 0a 330211i bk3: 1a 330189i bk4: 0a 330211i bk5: 0a 330211i bk6: 0a 330211i bk7: 0a 330211i bk8: 0a 330211i bk9: 0a 330211i bk10: 0a 330211i bk11: 0a 330211i bk12: 0a 330211i bk13: 0a 330211i bk14: 0a 330211i bk15: 0a 330211i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.954545
Row_Buffer_Locality_read = 0.954545
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000200 
total_CMD = 330211 
util_bw = 66 
Wasted_Col = 93 
Wasted_Row = 0 
Idle = 330052 

BW Util Bottlenecks: 
RCDc_limit = 66 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 27 
rwq = 0 
CCDLc_limit_alone = 27 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 330211 
n_nop = 330142 
Read = 66 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 0 
n_req = 66 
total_req = 66 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 66 
Row_Bus_Util =  0.000009 
CoL_Bus_Util = 0.000200 
Either_Row_CoL_Bus_Util = 0.000209 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000315 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00031495
Memory Partition 19: 
Cache L2_bank_038:
MSHR contents

Cache L2_bank_039:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[19]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=330211 n_nop=330143 n_act=2 n_pre=0 n_ref_event=0 n_req=66 n_rd=66 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001999
n_activity=1049 dram_eff=0.06292
bk0: 25a 330183i bk1: 41a 330189i bk2: 0a 330211i bk3: 0a 330211i bk4: 0a 330211i bk5: 0a 330211i bk6: 0a 330211i bk7: 0a 330211i bk8: 0a 330211i bk9: 0a 330211i bk10: 0a 330211i bk11: 0a 330211i bk12: 0a 330211i bk13: 0a 330211i bk14: 0a 330211i bk15: 0a 330211i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.969697
Row_Buffer_Locality_read = 0.969697
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.017544
Bank_Level_Parallism_Col = 1.017857
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.017857 

BW Util details:
bwutil = 0.000200 
total_CMD = 330211 
util_bw = 66 
Wasted_Col = 48 
Wasted_Row = 0 
Idle = 330097 

BW Util Bottlenecks: 
RCDc_limit = 42 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 330211 
n_nop = 330143 
Read = 66 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 66 
total_req = 66 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 66 
Row_Bus_Util =  0.000006 
CoL_Bus_Util = 0.000200 
Either_Row_CoL_Bus_Util = 0.000206 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000109 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000109021
Memory Partition 20: 
Cache L2_bank_040:
MSHR contents

Cache L2_bank_041:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[20]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=330211 n_nop=330153 n_act=2 n_pre=0 n_ref_event=0 n_req=56 n_rd=56 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001696
n_activity=829 dram_eff=0.06755
bk0: 27a 330174i bk1: 29a 330186i bk2: 0a 330211i bk3: 0a 330211i bk4: 0a 330211i bk5: 0a 330211i bk6: 0a 330211i bk7: 0a 330211i bk8: 0a 330211i bk9: 0a 330211i bk10: 0a 330211i bk11: 0a 330211i bk12: 0a 330211i bk13: 0a 330211i bk14: 0a 330211i bk15: 0a 330211i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.964286
Row_Buffer_Locality_read = 0.964286
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000170 
total_CMD = 330211 
util_bw = 56 
Wasted_Col = 62 
Wasted_Row = 0 
Idle = 330093 

BW Util Bottlenecks: 
RCDc_limit = 44 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 18 
rwq = 0 
CCDLc_limit_alone = 18 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 330211 
n_nop = 330153 
Read = 56 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 56 
total_req = 56 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 56 
Row_Bus_Util =  0.000006 
CoL_Bus_Util = 0.000170 
Either_Row_CoL_Bus_Util = 0.000176 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000064 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=6.35957e-05
Memory Partition 21: 
Cache L2_bank_042:
MSHR contents

Cache L2_bank_043:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[21]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=330211 n_nop=330151 n_act=2 n_pre=0 n_ref_event=0 n_req=58 n_rd=58 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001756
n_activity=952 dram_eff=0.06092
bk0: 32a 330183i bk1: 26a 330186i bk2: 0a 330211i bk3: 0a 330211i bk4: 0a 330211i bk5: 0a 330211i bk6: 0a 330211i bk7: 0a 330211i bk8: 0a 330211i bk9: 0a 330211i bk10: 0a 330211i bk11: 0a 330211i bk12: 0a 330211i bk13: 0a 330211i bk14: 0a 330211i bk15: 0a 330211i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.965517
Row_Buffer_Locality_read = 0.965517
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.009091
Bank_Level_Parallism_Col = 1.009259
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.009259 

BW Util details:
bwutil = 0.000176 
total_CMD = 330211 
util_bw = 58 
Wasted_Col = 52 
Wasted_Row = 0 
Idle = 330101 

BW Util Bottlenecks: 
RCDc_limit = 43 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 9 
rwq = 0 
CCDLc_limit_alone = 9 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 330211 
n_nop = 330151 
Read = 58 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 58 
total_req = 58 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 58 
Row_Bus_Util =  0.000006 
CoL_Bus_Util = 0.000176 
Either_Row_CoL_Bus_Util = 0.000182 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000109 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000109021
Memory Partition 22: 
Cache L2_bank_044:
MSHR contents

Cache L2_bank_045:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[22]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=330211 n_nop=330167 n_act=2 n_pre=0 n_ref_event=0 n_req=42 n_rd=42 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001272
n_activity=690 dram_eff=0.06087
bk0: 10a 330183i bk1: 32a 330189i bk2: 0a 330211i bk3: 0a 330211i bk4: 0a 330211i bk5: 0a 330211i bk6: 0a 330211i bk7: 0a 330211i bk8: 0a 330211i bk9: 0a 330211i bk10: 0a 330211i bk11: 0a 330211i bk12: 0a 330211i bk13: 0a 330211i bk14: 0a 330211i bk15: 0a 330211i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.952381
Row_Buffer_Locality_read = 0.952381
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000127 
total_CMD = 330211 
util_bw = 42 
Wasted_Col = 50 
Wasted_Row = 0 
Idle = 330119 

BW Util Bottlenecks: 
RCDc_limit = 44 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 330211 
n_nop = 330167 
Read = 42 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 42 
total_req = 42 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 42 
Row_Bus_Util =  0.000006 
CoL_Bus_Util = 0.000127 
Either_Row_CoL_Bus_Util = 0.000133 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000112 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00011205
Memory Partition 23: 
Cache L2_bank_046:
MSHR contents

Cache L2_bank_047:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[23]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=330211 n_nop=330147 n_act=2 n_pre=0 n_ref_event=0 n_req=62 n_rd=62 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001878
n_activity=1023 dram_eff=0.06061
bk0: 36a 330180i bk1: 26a 330189i bk2: 0a 330211i bk3: 0a 330211i bk4: 0a 330211i bk5: 0a 330211i bk6: 0a 330211i bk7: 0a 330211i bk8: 0a 330211i bk9: 0a 330211i bk10: 0a 330211i bk11: 0a 330211i bk12: 0a 330211i bk13: 0a 330211i bk14: 0a 330211i bk15: 0a 330211i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.967742
Row_Buffer_Locality_read = 0.967742
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000188 
total_CMD = 330211 
util_bw = 62 
Wasted_Col = 53 
Wasted_Row = 0 
Idle = 330096 

BW Util Bottlenecks: 
RCDc_limit = 44 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 9 
rwq = 0 
CCDLc_limit_alone = 9 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 330211 
n_nop = 330147 
Read = 62 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 62 
total_req = 62 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 62 
Row_Bus_Util =  0.000006 
CoL_Bus_Util = 0.000188 
Either_Row_CoL_Bus_Util = 0.000194 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000103 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000102964
Memory Partition 24: 
Cache L2_bank_048:
MSHR contents

Cache L2_bank_049:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[24]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=330211 n_nop=330152 n_act=2 n_pre=0 n_ref_event=0 n_req=57 n_rd=57 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001726
n_activity=936 dram_eff=0.0609
bk0: 20a 330186i bk1: 37a 330186i bk2: 0a 330211i bk3: 0a 330211i bk4: 0a 330211i bk5: 0a 330211i bk6: 0a 330211i bk7: 0a 330211i bk8: 0a 330211i bk9: 0a 330211i bk10: 0a 330211i bk11: 0a 330211i bk12: 0a 330211i bk13: 0a 330211i bk14: 0a 330211i bk15: 0a 330211i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.964912
Row_Buffer_Locality_read = 0.964912
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000173 
total_CMD = 330211 
util_bw = 57 
Wasted_Col = 50 
Wasted_Row = 0 
Idle = 330104 

BW Util Bottlenecks: 
RCDc_limit = 44 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 330211 
n_nop = 330152 
Read = 57 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 57 
total_req = 57 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 57 
Row_Bus_Util =  0.000006 
CoL_Bus_Util = 0.000173 
Either_Row_CoL_Bus_Util = 0.000179 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000058 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=5.7539e-05
Memory Partition 25: 
Cache L2_bank_050:
MSHR contents

Cache L2_bank_051:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[25]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=330211 n_nop=330160 n_act=2 n_pre=0 n_ref_event=0 n_req=49 n_rd=49 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001484
n_activity=779 dram_eff=0.0629
bk0: 24a 330186i bk1: 25a 330183i bk2: 0a 330211i bk3: 0a 330211i bk4: 0a 330211i bk5: 0a 330211i bk6: 0a 330211i bk7: 0a 330211i bk8: 0a 330211i bk9: 0a 330211i bk10: 0a 330211i bk11: 0a 330211i bk12: 0a 330211i bk13: 0a 330211i bk14: 0a 330211i bk15: 0a 330211i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.959184
Row_Buffer_Locality_read = 0.959184
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000148 
total_CMD = 330211 
util_bw = 49 
Wasted_Col = 53 
Wasted_Row = 0 
Idle = 330109 

BW Util Bottlenecks: 
RCDc_limit = 44 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 9 
rwq = 0 
CCDLc_limit_alone = 9 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 330211 
n_nop = 330160 
Read = 49 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 49 
total_req = 49 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 49 
Row_Bus_Util =  0.000006 
CoL_Bus_Util = 0.000148 
Either_Row_CoL_Bus_Util = 0.000154 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000115 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000115078
Memory Partition 26: 
Cache L2_bank_052:
MSHR contents

Cache L2_bank_053:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[26]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=330211 n_nop=330162 n_act=2 n_pre=0 n_ref_event=0 n_req=47 n_rd=47 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001423
n_activity=704 dram_eff=0.06676
bk0: 15a 330183i bk1: 32a 330186i bk2: 0a 330211i bk3: 0a 330211i bk4: 0a 330211i bk5: 0a 330211i bk6: 0a 330211i bk7: 0a 330211i bk8: 0a 330211i bk9: 0a 330211i bk10: 0a 330211i bk11: 0a 330211i bk12: 0a 330211i bk13: 0a 330211i bk14: 0a 330211i bk15: 0a 330211i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.957447
Row_Buffer_Locality_read = 0.957447
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000142 
total_CMD = 330211 
util_bw = 47 
Wasted_Col = 53 
Wasted_Row = 0 
Idle = 330111 

BW Util Bottlenecks: 
RCDc_limit = 44 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 9 
rwq = 0 
CCDLc_limit_alone = 9 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 330211 
n_nop = 330162 
Read = 47 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 47 
total_req = 47 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 47 
Row_Bus_Util =  0.000006 
CoL_Bus_Util = 0.000142 
Either_Row_CoL_Bus_Util = 0.000148 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000130 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00013022
Memory Partition 27: 
Cache L2_bank_054:
MSHR contents

Cache L2_bank_055:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[27]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=330211 n_nop=330160 n_act=2 n_pre=0 n_ref_event=0 n_req=49 n_rd=49 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001484
n_activity=845 dram_eff=0.05799
bk0: 23a 330181i bk1: 26a 330186i bk2: 0a 330211i bk3: 0a 330211i bk4: 0a 330211i bk5: 0a 330211i bk6: 0a 330211i bk7: 0a 330211i bk8: 0a 330211i bk9: 0a 330211i bk10: 0a 330211i bk11: 0a 330211i bk12: 0a 330211i bk13: 0a 330211i bk14: 0a 330211i bk15: 0a 330211i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.959184
Row_Buffer_Locality_read = 0.959184
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000148 
total_CMD = 330211 
util_bw = 49 
Wasted_Col = 55 
Wasted_Row = 0 
Idle = 330107 

BW Util Bottlenecks: 
RCDc_limit = 44 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 11 
rwq = 0 
CCDLc_limit_alone = 11 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 330211 
n_nop = 330160 
Read = 49 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 49 
total_req = 49 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 49 
Row_Bus_Util =  0.000006 
CoL_Bus_Util = 0.000148 
Either_Row_CoL_Bus_Util = 0.000154 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000058 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=5.7539e-05
Memory Partition 28: 
Cache L2_bank_056:
MSHR contents

Cache L2_bank_057:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[28]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=330211 n_nop=330154 n_act=2 n_pre=0 n_ref_event=0 n_req=55 n_rd=55 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001666
n_activity=966 dram_eff=0.05694
bk0: 32a 330189i bk1: 23a 330183i bk2: 0a 330211i bk3: 0a 330211i bk4: 0a 330211i bk5: 0a 330211i bk6: 0a 330211i bk7: 0a 330211i bk8: 0a 330211i bk9: 0a 330211i bk10: 0a 330211i bk11: 0a 330211i bk12: 0a 330211i bk13: 0a 330211i bk14: 0a 330211i bk15: 0a 330211i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.963636
Row_Buffer_Locality_read = 0.963636
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000167 
total_CMD = 330211 
util_bw = 55 
Wasted_Col = 50 
Wasted_Row = 0 
Idle = 330106 

BW Util Bottlenecks: 
RCDc_limit = 44 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 330211 
n_nop = 330154 
Read = 55 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 55 
total_req = 55 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 55 
Row_Bus_Util =  0.000006 
CoL_Bus_Util = 0.000167 
Either_Row_CoL_Bus_Util = 0.000173 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000109 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000109021
Memory Partition 29: 
Cache L2_bank_058:
MSHR contents

Cache L2_bank_059:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[29]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=330211 n_nop=330152 n_act=2 n_pre=0 n_ref_event=0 n_req=57 n_rd=57 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001726
n_activity=938 dram_eff=0.06077
bk0: 27a 330189i bk1: 30a 330186i bk2: 0a 330211i bk3: 0a 330211i bk4: 0a 330211i bk5: 0a 330211i bk6: 0a 330211i bk7: 0a 330211i bk8: 0a 330211i bk9: 0a 330211i bk10: 0a 330211i bk11: 0a 330211i bk12: 0a 330211i bk13: 0a 330211i bk14: 0a 330211i bk15: 0a 330211i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.964912
Row_Buffer_Locality_read = 0.964912
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000173 
total_CMD = 330211 
util_bw = 57 
Wasted_Col = 47 
Wasted_Row = 0 
Idle = 330107 

BW Util Bottlenecks: 
RCDc_limit = 44 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 3 
rwq = 0 
CCDLc_limit_alone = 3 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 330211 
n_nop = 330152 
Read = 57 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 57 
total_req = 57 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 57 
Row_Bus_Util =  0.000006 
CoL_Bus_Util = 0.000173 
Either_Row_CoL_Bus_Util = 0.000179 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000058 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=5.7539e-05
Memory Partition 30: 
Cache L2_bank_060:
MSHR contents

Cache L2_bank_061:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[30]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=330211 n_nop=330126 n_act=2 n_pre=0 n_ref_event=0 n_req=83 n_rd=83 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002514
n_activity=1350 dram_eff=0.06148
bk0: 47a 330171i bk1: 36a 330189i bk2: 0a 330211i bk3: 0a 330211i bk4: 0a 330211i bk5: 0a 330211i bk6: 0a 330211i bk7: 0a 330211i bk8: 0a 330211i bk9: 0a 330211i bk10: 0a 330211i bk11: 0a 330211i bk12: 0a 330211i bk13: 0a 330211i bk14: 0a 330211i bk15: 0a 330211i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.975904
Row_Buffer_Locality_read = 0.975904
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000251 
total_CMD = 330211 
util_bw = 83 
Wasted_Col = 62 
Wasted_Row = 0 
Idle = 330066 

BW Util Bottlenecks: 
RCDc_limit = 44 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 18 
rwq = 0 
CCDLc_limit_alone = 18 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 330211 
n_nop = 330126 
Read = 83 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 83 
total_req = 83 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 83 
Row_Bus_Util =  0.000006 
CoL_Bus_Util = 0.000251 
Either_Row_CoL_Bus_Util = 0.000257 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000073 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=7.26808e-05
Memory Partition 31: 
Cache L2_bank_062:
MSHR contents

Cache L2_bank_063:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[31]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=330211 n_nop=330174 n_act=2 n_pre=0 n_ref_event=0 n_req=35 n_rd=35 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.000106
n_activity=660 dram_eff=0.05303
bk0: 16a 330186i bk1: 19a 330189i bk2: 0a 330211i bk3: 0a 330211i bk4: 0a 330211i bk5: 0a 330211i bk6: 0a 330211i bk7: 0a 330211i bk8: 0a 330211i bk9: 0a 330211i bk10: 0a 330211i bk11: 0a 330211i bk12: 0a 330211i bk13: 0a 330211i bk14: 0a 330211i bk15: 0a 330211i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.942857
Row_Buffer_Locality_read = 0.942857
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000106 
total_CMD = 330211 
util_bw = 35 
Wasted_Col = 47 
Wasted_Row = 0 
Idle = 330129 

BW Util Bottlenecks: 
RCDc_limit = 44 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 3 
rwq = 0 
CCDLc_limit_alone = 3 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 330211 
n_nop = 330174 
Read = 35 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 35 
total_req = 35 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 35 
Row_Bus_Util =  0.000006 
CoL_Bus_Util = 0.000106 
Either_Row_CoL_Bus_Util = 0.000112 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000018 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=1.81702e-05

========= L2 cache stats =========
L2_cache_bank[0]: Access = 29, Miss = 23, Miss_rate = 0.793, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 30, Miss = 24, Miss_rate = 0.800, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 31, Miss = 26, Miss_rate = 0.839, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 58, Miss = 43, Miss_rate = 0.741, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 41, Miss = 33, Miss_rate = 0.805, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 37, Miss = 27, Miss_rate = 0.730, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 59, Miss = 44, Miss_rate = 0.746, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 87, Miss = 62, Miss_rate = 0.713, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 36, Miss = 26, Miss_rate = 0.722, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 66, Miss = 48, Miss_rate = 0.727, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 107, Miss = 73, Miss_rate = 0.682, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 59, Miss = 43, Miss_rate = 0.729, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[12]: Access = 79, Miss = 61, Miss_rate = 0.772, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[13]: Access = 57, Miss = 44, Miss_rate = 0.772, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[14]: Access = 34, Miss = 25, Miss_rate = 0.735, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[15]: Access = 81, Miss = 56, Miss_rate = 0.691, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[16]: Access = 66, Miss = 48, Miss_rate = 0.727, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[17]: Access = 56, Miss = 42, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[18]: Access = 91, Miss = 67, Miss_rate = 0.736, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[19]: Access = 41, Miss = 32, Miss_rate = 0.780, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[20]: Access = 42, Miss = 27, Miss_rate = 0.643, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[21]: Access = 49, Miss = 35, Miss_rate = 0.714, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[22]: Access = 60, Miss = 39, Miss_rate = 0.650, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[23]: Access = 69, Miss = 50, Miss_rate = 0.725, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[24]: Access = 31, Miss = 26, Miss_rate = 0.839, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[25]: Access = 82, Miss = 59, Miss_rate = 0.720, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[26]: Access = 72, Miss = 53, Miss_rate = 0.736, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[27]: Access = 81, Miss = 56, Miss_rate = 0.691, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[28]: Access = 93, Miss = 65, Miss_rate = 0.699, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[29]: Access = 41, Miss = 32, Miss_rate = 0.780, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[30]: Access = 122, Miss = 89, Miss_rate = 0.730, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[31]: Access = 69, Miss = 51, Miss_rate = 0.739, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 1956
L2_total_cache_misses = 1429
L2_total_cache_miss_rate = 0.7306
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 283
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 276
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 608
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 244
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 142
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 403
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 1167
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 789
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.000
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=3996
icnt_total_pkts_simt_to_mem=3996
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 3996
Req_Network_cycles = 74574
Req_Network_injected_packets_per_cycle =       0.0536 
Req_Network_conflicts_per_cycle =       0.0017
Req_Network_conflicts_per_cycle_util =       0.0777
Req_Bank_Level_Parallism =       2.4058
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.0001
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0008

Reply_Network_injected_packets_num = 3996
Reply_Network_cycles = 74574
Reply_Network_injected_packets_per_cycle =        0.0536
Reply_Network_conflicts_per_cycle =        0.0018
Reply_Network_conflicts_per_cycle_util =       0.0622
Reply_Bank_Level_Parallism =       1.8831
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.0000
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0012
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 8 sec (8 sec)
gpgpu_simulation_rate = 33277 (inst/sec)
gpgpu_simulation_rate = 9321 (cycle/sec)
gpgpu_silicon_slowdown = 121446x
Processing kernel /root/Repos/shared/accel-sim-framework/hw_run/traces/device-0/12.8/nw-rodinia-2.0-ft/128_10___data_result_128_10_txt/traces/kernel-9-ctx_0x55953fa72040.traceg.xz
-kernel name = _Z20needle_cuda_shared_2PiS_S_iiii
-kernel id = 9
-grid dim = (7,1,1)
-block dim = (16,1,1)
-shmem = 2180
-nregs = 40
-binary version = 86
-cuda stream id = 0
-shmem base_addr = 0x00007f3d29000000
-local mem base_addr = 0x00007f3d27000000
-nvbit version = 1.7.6
-accelsim tracer version = 5
-enable lineinfo = 0
Header info loaded for kernel command : /root/Repos/shared/accel-sim-framework/hw_run/traces/device-0/12.8/nw-rodinia-2.0-ft/128_10___data_result_128_10_txt/traces/kernel-9-ctx_0x55953fa72040.traceg.xz
launching kernel name: _Z20needle_cuda_shared_2PiS_S_iiii uid: 9 cuda_stream_id: 0
GPGPU-Sim uArch: Shader 36 bind to kernel 9 '_Z20needle_cuda_shared_2PiS_S_iiii'
GPGPU-Sim: Reconfigure L1 cache to 120KB
thread block = 0,0,0
GPGPU-Sim uArch: Shader 37 bind to kernel 9 '_Z20needle_cuda_shared_2PiS_S_iiii'
thread block = 1,0,0
GPGPU-Sim uArch: Shader 38 bind to kernel 9 '_Z20needle_cuda_shared_2PiS_S_iiii'
thread block = 2,0,0
GPGPU-Sim uArch: Shader 39 bind to kernel 9 '_Z20needle_cuda_shared_2PiS_S_iiii'
thread block = 3,0,0
GPGPU-Sim uArch: Shader 40 bind to kernel 9 '_Z20needle_cuda_shared_2PiS_S_iiii'
thread block = 4,0,0
GPGPU-Sim uArch: Shader 41 bind to kernel 9 '_Z20needle_cuda_shared_2PiS_S_iiii'
thread block = 5,0,0
GPGPU-Sim uArch: Shader 42 bind to kernel 9 '_Z20needle_cuda_shared_2PiS_S_iiii'
thread block = 6,0,0
Destroy streams for kernel 9: size 0
kernel_name = _Z20needle_cuda_shared_2PiS_S_iiii 
kernel_launch_uid = 9 
kernel_stream_id = 0
gpu_sim_cycle = 9098
gpu_sim_insn = 51429
gpu_ipc =       5.6528
gpu_tot_sim_cycle = 83672
gpu_tot_sim_insn = 317649
gpu_tot_ipc =       3.7964
gpu_tot_issued_cta = 43
gpu_occupancy = 2.0833% 
gpu_tot_occupancy = 2.0833% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.0854
partiton_level_parallism_total  =       0.0570
partiton_level_parallism_util =       3.8088
partiton_level_parallism_util_total  =       2.5592
L2_BW  =       3.0937 GB/Sec
L2_BW_total  =       2.0664 GB/Sec
gpu_total_sim_rate=31764

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[28]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[29]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[30]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[31]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[32]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[33]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[34]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[35]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[36]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[37]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[38]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[39]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[40]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[41]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[42]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[43]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[44]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[45]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 4816
	L1D_total_cache_misses = 4171
	L1D_total_cache_miss_rate = 0.8661
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.004
	L1D_cache_fill_port_util = 0.016
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 43
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1742
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 1053
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 602
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 323
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 1053
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 2838
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 1978

Total_core_cache_fail_stats:
ctas_completed 43, Shader 0 warp_id issue ditsribution:
warp_id:
0, 
distro:
661, 
gpgpu_n_tot_thrd_icount = 908864
gpgpu_n_tot_w_icount = 28402
gpgpu_n_stall_shd_mem = 18619
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 2795
gpgpu_n_mem_write_global = 1978
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 12427
gpgpu_n_store_insn = 11008
gpgpu_n_shmem_insn = 78475
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 18060
gpgpu_n_l1cache_bkconflict = 559
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 18060
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 559
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:179	W0_Idle:542861	W0_Scoreboard:138401	W1:1247	W2:1118	W3:1118	W4:1118	W5:1118	W6:1118	W7:1118	W8:1118	W9:1118	W10:1118	W11:1118	W12:1118	W13:1118	W14:1118	W15:1118	W16:11460	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:0
single_issue_nums: WS0:28402	WS1:0	WS2:0	WS3:0	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 22360 {8:2795,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 79120 {40:1978,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 111800 {40:2795,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 15824 {8:1978,}
maxmflatency = 505 
max_icnt2mem_latency = 52 
maxmrqlatency = 6 
max_icnt2sh_latency = 6 
averagemflatency = 342 
avg_icnt2mem_latency = 46 
avg_mrq_latency = 0 
avg_icnt2sh_latency = 2 
mrq_lat_table:2043 	11 	44 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	2675 	2098 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	4773 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	4749 	24 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	22 	29 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:      5535      5556         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:      5633      6155      6171         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:      5556      6168         0      6156         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:      5604      5583         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:      6159      6172         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:      6154      6129         0      6154         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:      5618      5611      6153         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:      6162      6148         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:      5590      5549         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:      5633      5569      6170         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:      6163      5625         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:      5583      5562         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:      6167      5646         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:      5625      5633         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:      5597      5576         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:      6171      5590         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:      6097      6089         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:      5547      5505         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:      5498      5578         0      6091         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:      5485      5498         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:      5549      5533         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:      5491      5512         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:      5505      6061         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:      5547      5485         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:      6105      5581         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:      5578      5533         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:      6087      5547         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:      6093      5554      6105         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:      6101      5540         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:      6104      5575         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:      5519      5491         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:      6088      5491         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]: 33.000000 14.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]: 23.000000 27.000000  1.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]: 22.000000 12.000000      -nan  1.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]: 26.000000 36.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]: 34.000000 22.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]: 31.000000 30.000000      -nan  1.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]: 32.000000 39.000000  2.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]: 30.000000 28.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[8]: 37.000000 38.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[9]: 44.000000 42.000000  1.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[10]: 24.000000 23.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[11]: 25.000000 42.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[12]: 41.000000 23.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[13]: 44.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[14]: 50.000000 31.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[15]: 41.000000 49.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[16]: 38.000000 44.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[17]: 34.000000 25.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[18]: 49.000000 30.000000      -nan  1.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[19]: 35.000000 41.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[20]: 37.000000 30.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[21]: 43.000000 26.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[22]: 14.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[23]: 45.000000 26.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[24]: 30.000000 37.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[25]: 29.000000 25.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[26]: 23.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[27]: 34.000000 26.000000  1.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[28]: 46.000000 23.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[29]: 35.000000 31.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[30]: 59.000000 36.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[31]: 23.000000 19.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 2098/71 = 29.549295
number of bytes read:
dram[0]:      1056       448         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:       736       864        32         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:       704       384         0        32         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:       832      1152         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:      1088       704         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:       992       960         0        32         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:      1024      1248        64         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:       960       896         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:      1184      1216         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:      1408      1344        32         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:       768       736         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:       800      1344         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:      1312       736         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:      1408      1280         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:      1600       992         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:      1312      1568         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:      1216      1408         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:      1088       800         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:      1568       960         0        32         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:      1120      1312         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:      1184       960         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:      1376       832         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:       448      1024         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:      1440       832         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:       960      1184         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:       928       800         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:       736      1024         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:      1088       832        32         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:      1472       736         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:      1120       992         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:      1888      1152         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:       736       608         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total bytes read: 67136
Bmin_bank_accesses = 0!
chip skew: 3040/1120 = 2.71
number of bytes accessed:
dram[0]:      1056       448         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:       736       864        32         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:       704       384         0        32         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:       832      1152         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:      1088       704         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:       992       960         0        32         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:      1024      1248        64         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:       960       896         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:      1184      1216         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:      1408      1344        32         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:       768       736         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:       800      1344         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:      1312       736         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:      1408      1280         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:      1600       992         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:      1312      1568         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:      1216      1408         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:      1088       800         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:      1568       960         0        32         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:      1120      1312         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:      1184       960         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:      1376       832         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:       448      1024         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:      1440       832         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:       960      1184         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:       928       800         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:       736      1024         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:      1088       832        32         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:      1472       736         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:      1120       992         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:      1888      1152         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:       736       608         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram bytes accesed = 67136
min_bank_accesses = 0!
chip skew: 3040/1120 = 2.71
number of bytes written:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:         22        20    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:         24        22        52    none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:         28        27    none          23    none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:         27        26    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:         28        21    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:         33        30    none          15    none      none      none      none      none      none      none      none      none      none      none      none  
dram[6]:         24        24        34    none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[7]:         22        27    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[8]:         23        21    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[9]:         17        23        52    none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[10]:         28        20    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[11]:         25        24    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[12]:         23        24    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[13]:         23        26    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[14]:         22        24    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[15]:         26        25    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[16]:         27        20    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[17]:         16        25    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[18]:         17        20    none          21    none      none      none      none      none      none      none      none      none      none      none      none  
dram[19]:         24        21    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[20]:         22        22    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[21]:         22        27    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[22]:         22        28    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[23]:         26        21    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[24]:         21        22    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[25]:         24        29    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[26]:         28        22    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[27]:         21        21        50    none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[28]:         20        23    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[29]:         24        19    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[30]:         20        23    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[31]:         27        24    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        501       504         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[1]:        501       502       502         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:        504       503         0       504         0         0         0         0         0         0         0         0         0         0         0         0
dram[3]:        504       501         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:        502       503         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[5]:        502       502         0       503         0         0         0         0         0         0         0         0         0         0         0         0
dram[6]:        504       502       501         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[7]:        502       501         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[8]:        504       502         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[9]:        503       501       502         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[10]:        502       502         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[11]:        501       501         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[12]:        503       503         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[13]:        504       501         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[14]:        504       501         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[15]:        503       505         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[16]:        437       437         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[17]:        440       436         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[18]:        438       443         0       437         0         0         0         0         0         0         0         0         0         0         0         0
dram[19]:        438       437       238         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[20]:        438       437         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[21]:        438       436         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[22]:        439       438         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[23]:        438       436         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[24]:        438       436         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[25]:        439       437         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[26]:        439       439         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[27]:        436       437       437       238         0         0         0         0         0         0         0         0         0         0         0         0
dram[28]:        437       438         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[29]:        438       437         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[30]:        437       436         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[31]:        437       436         0         0         0         0         0         0         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=370497 n_nop=370448 n_act=2 n_pre=0 n_ref_event=0 n_req=47 n_rd=47 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0005074
n_activity=803 dram_eff=0.2341
bk0: 33a 370450i bk1: 14a 370463i bk2: 0a 370496i bk3: 0a 370496i bk4: 0a 370496i bk5: 0a 370497i bk6: 0a 370497i bk7: 0a 370497i bk8: 0a 370497i bk9: 0a 370497i bk10: 0a 370497i bk11: 0a 370497i bk12: 0a 370497i bk13: 0a 370497i bk14: 0a 370497i bk15: 0a 370498i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.957447
Row_Buffer_Locality_read = 0.957447
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.023810
Bank_Level_Parallism_Col = 1.024194
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.024194 

BW Util details:
bwutil = 0.000507 
total_CMD = 370497 
util_bw = 188 
Wasted_Col = 73 
Wasted_Row = 0 
Idle = 370236 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 25 
rwq = 0 
CCDLc_limit_alone = 25 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 370497 
n_nop = 370448 
Read = 47 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 47 
total_req = 47 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 47 
Row_Bus_Util =  0.000005 
CoL_Bus_Util = 0.000127 
Either_Row_CoL_Bus_Util = 0.000132 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000057 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=5.66806e-05
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=370497 n_nop=370443 n_act=3 n_pre=0 n_ref_event=0 n_req=51 n_rd=51 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0005506
n_activity=932 dram_eff=0.2189
bk0: 23a 370456i bk1: 27a 370449i bk2: 1a 370471i bk3: 0a 370495i bk4: 0a 370496i bk5: 0a 370497i bk6: 0a 370497i bk7: 0a 370497i bk8: 0a 370497i bk9: 0a 370497i bk10: 0a 370497i bk11: 0a 370497i bk12: 0a 370497i bk13: 0a 370497i bk14: 0a 370498i bk15: 0a 370498i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.941176
Row_Buffer_Locality_read = 0.941176
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000551 
total_CMD = 370497 
util_bw = 204 
Wasted_Col = 101 
Wasted_Row = 0 
Idle = 370192 

BW Util Bottlenecks: 
RCDc_limit = 72 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 29 
rwq = 0 
CCDLc_limit_alone = 29 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 370497 
n_nop = 370443 
Read = 51 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 0 
n_req = 51 
total_req = 51 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 51 
Row_Bus_Util =  0.000008 
CoL_Bus_Util = 0.000138 
Either_Row_CoL_Bus_Util = 0.000146 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000043 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=4.31852e-05
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=370497 n_nop=370459 n_act=3 n_pre=0 n_ref_event=0 n_req=35 n_rd=35 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0003779
n_activity=719 dram_eff=0.1947
bk0: 22a 370459i bk1: 12a 370470i bk2: 0a 370497i bk3: 1a 370472i bk4: 0a 370495i bk5: 0a 370496i bk6: 0a 370496i bk7: 0a 370496i bk8: 0a 370496i bk9: 0a 370497i bk10: 0a 370497i bk11: 0a 370497i bk12: 0a 370497i bk13: 0a 370497i bk14: 0a 370497i bk15: 0a 370499i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.914286
Row_Buffer_Locality_read = 0.914286
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000378 
total_CMD = 370497 
util_bw = 140 
Wasted_Col = 86 
Wasted_Row = 0 
Idle = 370271 

BW Util Bottlenecks: 
RCDc_limit = 72 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 14 
rwq = 0 
CCDLc_limit_alone = 14 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 370497 
n_nop = 370459 
Read = 35 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 0 
n_req = 35 
total_req = 35 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 35 
Row_Bus_Util =  0.000008 
CoL_Bus_Util = 0.000094 
Either_Row_CoL_Bus_Util = 0.000103 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000054 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=5.39815e-05
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=370497 n_nop=370433 n_act=2 n_pre=0 n_ref_event=0 n_req=62 n_rd=62 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0006694
n_activity=1112 dram_eff=0.223
bk0: 26a 370452i bk1: 36a 370441i bk2: 0a 370496i bk3: 0a 370496i bk4: 0a 370496i bk5: 0a 370497i bk6: 0a 370497i bk7: 0a 370497i bk8: 0a 370497i bk9: 0a 370497i bk10: 0a 370497i bk11: 0a 370497i bk12: 0a 370497i bk13: 0a 370497i bk14: 0a 370497i bk15: 0a 370498i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.967742
Row_Buffer_Locality_read = 0.967742
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000669 
total_CMD = 370497 
util_bw = 248 
Wasted_Col = 86 
Wasted_Row = 0 
Idle = 370163 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 38 
rwq = 0 
CCDLc_limit_alone = 38 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 370497 
n_nop = 370433 
Read = 62 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 62 
total_req = 62 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 62 
Row_Bus_Util =  0.000005 
CoL_Bus_Util = 0.000167 
Either_Row_CoL_Bus_Util = 0.000173 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000121 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000121458
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=370497 n_nop=370439 n_act=2 n_pre=0 n_ref_event=0 n_req=56 n_rd=56 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0006046
n_activity=947 dram_eff=0.2365
bk0: 34a 370445i bk1: 22a 370455i bk2: 0a 370496i bk3: 0a 370496i bk4: 0a 370496i bk5: 0a 370496i bk6: 0a 370496i bk7: 0a 370497i bk8: 0a 370497i bk9: 0a 370497i bk10: 0a 370497i bk11: 0a 370497i bk12: 0a 370497i bk13: 0a 370498i bk14: 0a 370498i bk15: 0a 370498i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.964286
Row_Buffer_Locality_read = 0.964286
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000605 
total_CMD = 370497 
util_bw = 224 
Wasted_Col = 87 
Wasted_Row = 0 
Idle = 370186 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 39 
rwq = 0 
CCDLc_limit_alone = 39 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 370497 
n_nop = 370439 
Read = 56 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 56 
total_req = 56 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 56 
Row_Bus_Util =  0.000005 
CoL_Bus_Util = 0.000151 
Either_Row_CoL_Bus_Util = 0.000157 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000011 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=1.07963e-05
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=370497 n_nop=370432 n_act=3 n_pre=0 n_ref_event=0 n_req=62 n_rd=62 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0006694
n_activity=930 dram_eff=0.2667
bk0: 31a 370451i bk1: 30a 370442i bk2: 0a 370497i bk3: 1a 370470i bk4: 0a 370496i bk5: 0a 370496i bk6: 0a 370496i bk7: 0a 370496i bk8: 0a 370496i bk9: 0a 370496i bk10: 0a 370496i bk11: 0a 370496i bk12: 0a 370498i bk13: 0a 370498i bk14: 0a 370498i bk15: 0a 370498i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.951613
Row_Buffer_Locality_read = 0.951613
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.010526
Bank_Level_Parallism_Col = 1.010695
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.010695 

BW Util details:
bwutil = 0.000669 
total_CMD = 370497 
util_bw = 248 
Wasted_Col = 107 
Wasted_Row = 0 
Idle = 370142 

BW Util Bottlenecks: 
RCDc_limit = 66 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 41 
rwq = 0 
CCDLc_limit_alone = 41 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 370497 
n_nop = 370432 
Read = 62 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 0 
n_req = 62 
total_req = 62 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 62 
Row_Bus_Util =  0.000008 
CoL_Bus_Util = 0.000167 
Either_Row_CoL_Bus_Util = 0.000175 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000008 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=8.09723e-06
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=370497 n_nop=370421 n_act=3 n_pre=0 n_ref_event=0 n_req=73 n_rd=73 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0007881
n_activity=1215 dram_eff=0.2403
bk0: 32a 370449i bk1: 39a 370438i bk2: 2a 370469i bk3: 0a 370495i bk4: 0a 370495i bk5: 0a 370496i bk6: 0a 370496i bk7: 0a 370497i bk8: 0a 370497i bk9: 0a 370497i bk10: 0a 370497i bk11: 0a 370497i bk12: 0a 370497i bk13: 0a 370497i bk14: 0a 370497i bk15: 0a 370499i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.958904
Row_Buffer_Locality_read = 0.958904
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000788 
total_CMD = 370497 
util_bw = 292 
Wasted_Col = 115 
Wasted_Row = 0 
Idle = 370090 

BW Util Bottlenecks: 
RCDc_limit = 72 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 43 
rwq = 0 
CCDLc_limit_alone = 43 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 370497 
n_nop = 370421 
Read = 73 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 0 
n_req = 73 
total_req = 73 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 73 
Row_Bus_Util =  0.000008 
CoL_Bus_Util = 0.000197 
Either_Row_CoL_Bus_Util = 0.000205 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000173 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000172741
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=370497 n_nop=370437 n_act=2 n_pre=0 n_ref_event=0 n_req=58 n_rd=58 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0006262
n_activity=990 dram_eff=0.2343
bk0: 30a 370456i bk1: 28a 370449i bk2: 0a 370497i bk3: 0a 370497i bk4: 0a 370497i bk5: 0a 370497i bk6: 0a 370497i bk7: 0a 370497i bk8: 0a 370497i bk9: 0a 370497i bk10: 0a 370497i bk11: 0a 370497i bk12: 0a 370497i bk13: 0a 370497i bk14: 0a 370497i bk15: 0a 370497i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.965517
Row_Buffer_Locality_read = 0.965517
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000626 
total_CMD = 370497 
util_bw = 232 
Wasted_Col = 83 
Wasted_Row = 0 
Idle = 370182 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 35 
rwq = 0 
CCDLc_limit_alone = 35 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 370497 
n_nop = 370437 
Read = 58 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 58 
total_req = 58 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 58 
Row_Bus_Util =  0.000005 
CoL_Bus_Util = 0.000157 
Either_Row_CoL_Bus_Util = 0.000162 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=370497 n_nop=370420 n_act=2 n_pre=0 n_ref_event=0 n_req=75 n_rd=75 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0008097
n_activity=1301 dram_eff=0.2306
bk0: 37a 370444i bk1: 38a 370450i bk2: 0a 370496i bk3: 0a 370496i bk4: 0a 370496i bk5: 0a 370497i bk6: 0a 370497i bk7: 0a 370497i bk8: 0a 370497i bk9: 0a 370497i bk10: 0a 370497i bk11: 0a 370497i bk12: 0a 370497i bk13: 0a 370497i bk14: 0a 370497i bk15: 0a 370498i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.973333
Row_Buffer_Locality_read = 0.973333
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000810 
total_CMD = 370497 
util_bw = 300 
Wasted_Col = 95 
Wasted_Row = 0 
Idle = 370102 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 47 
rwq = 0 
CCDLc_limit_alone = 47 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 370497 
n_nop = 370420 
Read = 75 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 75 
total_req = 75 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 75 
Row_Bus_Util =  0.000005 
CoL_Bus_Util = 0.000202 
Either_Row_CoL_Bus_Util = 0.000208 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000113 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000113361
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=370497 n_nop=370407 n_act=3 n_pre=0 n_ref_event=0 n_req=87 n_rd=87 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0009393
n_activity=1408 dram_eff=0.2472
bk0: 44a 370423i bk1: 42a 370451i bk2: 1a 370472i bk3: 0a 370495i bk4: 0a 370495i bk5: 0a 370496i bk6: 0a 370496i bk7: 0a 370496i bk8: 0a 370497i bk9: 0a 370497i bk10: 0a 370497i bk11: 0a 370497i bk12: 0a 370498i bk13: 0a 370498i bk14: 0a 370498i bk15: 0a 370498i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.965517
Row_Buffer_Locality_read = 0.965517
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000939 
total_CMD = 370497 
util_bw = 348 
Wasted_Col = 133 
Wasted_Row = 0 
Idle = 370016 

BW Util Bottlenecks: 
RCDc_limit = 72 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 61 
rwq = 0 
CCDLc_limit_alone = 61 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 370497 
n_nop = 370407 
Read = 87 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 0 
n_req = 87 
total_req = 87 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 87 
Row_Bus_Util =  0.000008 
CoL_Bus_Util = 0.000235 
Either_Row_CoL_Bus_Util = 0.000243 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000111 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000110662
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=370497 n_nop=370448 n_act=2 n_pre=0 n_ref_event=0 n_req=47 n_rd=47 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0005074
n_activity=829 dram_eff=0.2268
bk0: 24a 370459i bk1: 23a 370447i bk2: 0a 370497i bk3: 0a 370497i bk4: 0a 370497i bk5: 0a 370497i bk6: 0a 370497i bk7: 0a 370497i bk8: 0a 370497i bk9: 0a 370497i bk10: 0a 370497i bk11: 0a 370497i bk12: 0a 370497i bk13: 0a 370497i bk14: 0a 370497i bk15: 0a 370497i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.957447
Row_Buffer_Locality_read = 0.957447
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000507 
total_CMD = 370497 
util_bw = 188 
Wasted_Col = 75 
Wasted_Row = 0 
Idle = 370234 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 27 
rwq = 0 
CCDLc_limit_alone = 27 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 370497 
n_nop = 370448 
Read = 47 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 47 
total_req = 47 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 47 
Row_Bus_Util =  0.000005 
CoL_Bus_Util = 0.000127 
Either_Row_CoL_Bus_Util = 0.000132 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000100 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=9.98659e-05
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=370497 n_nop=370428 n_act=2 n_pre=0 n_ref_event=0 n_req=67 n_rd=67 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0007234
n_activity=1186 dram_eff=0.226
bk0: 25a 370445i bk1: 42a 370454i bk2: 0a 370495i bk3: 0a 370496i bk4: 0a 370496i bk5: 0a 370496i bk6: 0a 370496i bk7: 0a 370497i bk8: 0a 370497i bk9: 0a 370497i bk10: 0a 370497i bk11: 0a 370498i bk12: 0a 370498i bk13: 0a 370498i bk14: 0a 370498i bk15: 0a 370498i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.970149
Row_Buffer_Locality_read = 0.970149
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000723 
total_CMD = 370497 
util_bw = 268 
Wasted_Col = 80 
Wasted_Row = 0 
Idle = 370149 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 32 
rwq = 0 
CCDLc_limit_alone = 32 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 370497 
n_nop = 370428 
Read = 67 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 67 
total_req = 67 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 67 
Row_Bus_Util =  0.000005 
CoL_Bus_Util = 0.000181 
Either_Row_CoL_Bus_Util = 0.000186 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000019 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=1.88935e-05
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=370497 n_nop=370431 n_act=2 n_pre=0 n_ref_event=0 n_req=64 n_rd=64 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.000691
n_activity=1084 dram_eff=0.2362
bk0: 41a 370444i bk1: 23a 370461i bk2: 0a 370496i bk3: 0a 370496i bk4: 0a 370496i bk5: 0a 370496i bk6: 0a 370497i bk7: 0a 370497i bk8: 0a 370497i bk9: 0a 370497i bk10: 0a 370497i bk11: 0a 370497i bk12: 0a 370497i bk13: 0a 370497i bk14: 0a 370498i bk15: 0a 370498i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.968750
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000691 
total_CMD = 370497 
util_bw = 256 
Wasted_Col = 79 
Wasted_Row = 0 
Idle = 370162 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 31 
rwq = 0 
CCDLc_limit_alone = 31 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 370497 
n_nop = 370431 
Read = 64 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 64 
total_req = 64 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 64 
Row_Bus_Util =  0.000005 
CoL_Bus_Util = 0.000173 
Either_Row_CoL_Bus_Util = 0.000178 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000065 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=6.47779e-05
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=370497 n_nop=370411 n_act=2 n_pre=0 n_ref_event=0 n_req=84 n_rd=84 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0009069
n_activity=1254 dram_eff=0.2679
bk0: 44a 370400i bk1: 40a 370442i bk2: 0a 370496i bk3: 0a 370496i bk4: 0a 370496i bk5: 0a 370497i bk6: 0a 370497i bk7: 0a 370497i bk8: 0a 370497i bk9: 0a 370497i bk10: 0a 370497i bk11: 0a 370497i bk12: 0a 370497i bk13: 0a 370497i bk14: 0a 370497i bk15: 0a 370498i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.976190
Row_Buffer_Locality_read = 0.976190
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000907 
total_CMD = 370497 
util_bw = 336 
Wasted_Col = 113 
Wasted_Row = 0 
Idle = 370048 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 65 
rwq = 0 
CCDLc_limit_alone = 65 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 370497 
n_nop = 370411 
Read = 84 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 84 
total_req = 84 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 84 
Row_Bus_Util =  0.000005 
CoL_Bus_Util = 0.000227 
Either_Row_CoL_Bus_Util = 0.000232 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000178 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000178139
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=370497 n_nop=370414 n_act=2 n_pre=0 n_ref_event=0 n_req=81 n_rd=81 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0008745
n_activity=1324 dram_eff=0.2447
bk0: 50a 370418i bk1: 31a 370458i bk2: 0a 370496i bk3: 0a 370496i bk4: 0a 370497i bk5: 0a 370497i bk6: 0a 370497i bk7: 0a 370497i bk8: 0a 370497i bk9: 0a 370497i bk10: 0a 370497i bk11: 0a 370497i bk12: 0a 370497i bk13: 0a 370497i bk14: 0a 370497i bk15: 0a 370497i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.975309
Row_Buffer_Locality_read = 0.975309
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000875 
total_CMD = 370497 
util_bw = 324 
Wasted_Col = 94 
Wasted_Row = 0 
Idle = 370079 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 46 
rwq = 0 
CCDLc_limit_alone = 46 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 370497 
n_nop = 370414 
Read = 81 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 81 
total_req = 81 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 81 
Row_Bus_Util =  0.000005 
CoL_Bus_Util = 0.000219 
Either_Row_CoL_Bus_Util = 0.000224 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000148 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000148449
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=370497 n_nop=370405 n_act=2 n_pre=0 n_ref_event=0 n_req=90 n_rd=90 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0009717
n_activity=1367 dram_eff=0.2634
bk0: 41a 370446i bk1: 49a 370424i bk2: 0a 370497i bk3: 0a 370497i bk4: 0a 370497i bk5: 0a 370497i bk6: 0a 370497i bk7: 0a 370497i bk8: 0a 370497i bk9: 0a 370497i bk10: 0a 370497i bk11: 0a 370497i bk12: 0a 370497i bk13: 0a 370497i bk14: 0a 370497i bk15: 0a 370497i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.977778
Row_Buffer_Locality_read = 0.977778
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000972 
total_CMD = 370497 
util_bw = 360 
Wasted_Col = 106 
Wasted_Row = 0 
Idle = 370031 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 58 
rwq = 0 
CCDLc_limit_alone = 58 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 370497 
n_nop = 370405 
Read = 90 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 90 
total_req = 90 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 90 
Row_Bus_Util =  0.000005 
CoL_Bus_Util = 0.000243 
Either_Row_CoL_Bus_Util = 0.000248 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000184 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000183537
Memory Partition 16: 
Cache L2_bank_032:
MSHR contents

Cache L2_bank_033:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[16]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=370497 n_nop=370413 n_act=2 n_pre=0 n_ref_event=0 n_req=82 n_rd=82 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002213
n_activity=1190 dram_eff=0.06891
bk0: 38a 370469i bk1: 44a 370451i bk2: 0a 370497i bk3: 0a 370497i bk4: 0a 370497i bk5: 0a 370497i bk6: 0a 370497i bk7: 0a 370497i bk8: 0a 370497i bk9: 0a 370497i bk10: 0a 370497i bk11: 0a 370497i bk12: 0a 370497i bk13: 0a 370497i bk14: 0a 370497i bk15: 0a 370497i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.975610
Row_Buffer_Locality_read = 0.975610
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000221 
total_CMD = 370497 
util_bw = 82 
Wasted_Col = 74 
Wasted_Row = 0 
Idle = 370341 

BW Util Bottlenecks: 
RCDc_limit = 44 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 30 
rwq = 0 
CCDLc_limit_alone = 30 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 370497 
n_nop = 370413 
Read = 82 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 82 
total_req = 82 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 82 
Row_Bus_Util =  0.000005 
CoL_Bus_Util = 0.000221 
Either_Row_CoL_Bus_Util = 0.000227 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000027 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=2.69908e-05
Memory Partition 17: 
Cache L2_bank_034:
MSHR contents

Cache L2_bank_035:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[17]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=370497 n_nop=370436 n_act=2 n_pre=0 n_ref_event=0 n_req=59 n_rd=59 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001592
n_activity=767 dram_eff=0.07692
bk0: 34a 370457i bk1: 25a 370475i bk2: 0a 370497i bk3: 0a 370497i bk4: 0a 370497i bk5: 0a 370497i bk6: 0a 370497i bk7: 0a 370497i bk8: 0a 370497i bk9: 0a 370497i bk10: 0a 370497i bk11: 0a 370497i bk12: 0a 370497i bk13: 0a 370497i bk14: 0a 370497i bk15: 0a 370497i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.966102
Row_Buffer_Locality_read = 0.966102
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000159 
total_CMD = 370497 
util_bw = 59 
Wasted_Col = 62 
Wasted_Row = 0 
Idle = 370376 

BW Util Bottlenecks: 
RCDc_limit = 44 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 18 
rwq = 0 
CCDLc_limit_alone = 18 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 370497 
n_nop = 370436 
Read = 59 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 59 
total_req = 59 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 59 
Row_Bus_Util =  0.000005 
CoL_Bus_Util = 0.000159 
Either_Row_CoL_Bus_Util = 0.000165 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000205 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00020513
Memory Partition 18: 
Cache L2_bank_036:
MSHR contents

Cache L2_bank_037:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[18]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=370497 n_nop=370414 n_act=3 n_pre=0 n_ref_event=0 n_req=80 n_rd=80 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002159
n_activity=1139 dram_eff=0.07024
bk0: 49a 370451i bk1: 30a 370463i bk2: 0a 370497i bk3: 1a 370475i bk4: 0a 370497i bk5: 0a 370497i bk6: 0a 370497i bk7: 0a 370497i bk8: 0a 370497i bk9: 0a 370497i bk10: 0a 370497i bk11: 0a 370497i bk12: 0a 370497i bk13: 0a 370497i bk14: 0a 370497i bk15: 0a 370497i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.962500
Row_Buffer_Locality_read = 0.962500
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000216 
total_CMD = 370497 
util_bw = 80 
Wasted_Col = 102 
Wasted_Row = 0 
Idle = 370315 

BW Util Bottlenecks: 
RCDc_limit = 66 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 36 
rwq = 0 
CCDLc_limit_alone = 36 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 370497 
n_nop = 370414 
Read = 80 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 0 
n_req = 80 
total_req = 80 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 80 
Row_Bus_Util =  0.000008 
CoL_Bus_Util = 0.000216 
Either_Row_CoL_Bus_Util = 0.000224 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000289 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.000288801
Memory Partition 19: 
Cache L2_bank_038:
MSHR contents

Cache L2_bank_039:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[19]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=370497 n_nop=370419 n_act=2 n_pre=0 n_ref_event=0 n_req=76 n_rd=76 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002051
n_activity=1190 dram_eff=0.06387
bk0: 35a 370469i bk1: 41a 370475i bk2: 0a 370497i bk3: 0a 370497i bk4: 0a 370497i bk5: 0a 370497i bk6: 0a 370497i bk7: 0a 370497i bk8: 0a 370497i bk9: 0a 370497i bk10: 0a 370497i bk11: 0a 370497i bk12: 0a 370497i bk13: 0a 370497i bk14: 0a 370497i bk15: 0a 370497i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.973684
Row_Buffer_Locality_read = 0.973684
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.016129
Bank_Level_Parallism_Col = 1.016393
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.016393 

BW Util details:
bwutil = 0.000205 
total_CMD = 370497 
util_bw = 76 
Wasted_Col = 48 
Wasted_Row = 0 
Idle = 370373 

BW Util Bottlenecks: 
RCDc_limit = 42 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 370497 
n_nop = 370419 
Read = 76 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 76 
total_req = 76 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 76 
Row_Bus_Util =  0.000005 
CoL_Bus_Util = 0.000205 
Either_Row_CoL_Bus_Util = 0.000211 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000097 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=9.71668e-05
Memory Partition 20: 
Cache L2_bank_040:
MSHR contents

Cache L2_bank_041:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[20]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=370497 n_nop=370428 n_act=2 n_pre=0 n_ref_event=0 n_req=67 n_rd=67 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001808
n_activity=969 dram_eff=0.06914
bk0: 37a 370457i bk1: 30a 370472i bk2: 0a 370497i bk3: 0a 370497i bk4: 0a 370497i bk5: 0a 370497i bk6: 0a 370497i bk7: 0a 370497i bk8: 0a 370497i bk9: 0a 370497i bk10: 0a 370497i bk11: 0a 370497i bk12: 0a 370497i bk13: 0a 370497i bk14: 0a 370497i bk15: 0a 370497i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.970149
Row_Buffer_Locality_read = 0.970149
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000181 
total_CMD = 370497 
util_bw = 67 
Wasted_Col = 65 
Wasted_Row = 0 
Idle = 370365 

BW Util Bottlenecks: 
RCDc_limit = 44 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 21 
rwq = 0 
CCDLc_limit_alone = 21 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 370497 
n_nop = 370428 
Read = 67 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 67 
total_req = 67 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 67 
Row_Bus_Util =  0.000005 
CoL_Bus_Util = 0.000181 
Either_Row_CoL_Bus_Util = 0.000186 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000057 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=5.66806e-05
Memory Partition 21: 
Cache L2_bank_042:
MSHR contents

Cache L2_bank_043:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[21]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=370497 n_nop=370426 n_act=2 n_pre=0 n_ref_event=0 n_req=69 n_rd=69 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001862
n_activity=1099 dram_eff=0.06278
bk0: 43a 370469i bk1: 26a 370472i bk2: 0a 370497i bk3: 0a 370497i bk4: 0a 370497i bk5: 0a 370497i bk6: 0a 370497i bk7: 0a 370497i bk8: 0a 370497i bk9: 0a 370497i bk10: 0a 370497i bk11: 0a 370497i bk12: 0a 370497i bk13: 0a 370497i bk14: 0a 370497i bk15: 0a 370497i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.971014
Row_Buffer_Locality_read = 0.971014
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.008264
Bank_Level_Parallism_Col = 1.008403
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.008403 

BW Util details:
bwutil = 0.000186 
total_CMD = 370497 
util_bw = 69 
Wasted_Col = 52 
Wasted_Row = 0 
Idle = 370376 

BW Util Bottlenecks: 
RCDc_limit = 43 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 9 
rwq = 0 
CCDLc_limit_alone = 9 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 370497 
n_nop = 370426 
Read = 69 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 69 
total_req = 69 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 69 
Row_Bus_Util =  0.000005 
CoL_Bus_Util = 0.000186 
Either_Row_CoL_Bus_Util = 0.000192 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000097 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=9.71668e-05
Memory Partition 22: 
Cache L2_bank_044:
MSHR contents

Cache L2_bank_045:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[22]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=370497 n_nop=370449 n_act=2 n_pre=0 n_ref_event=0 n_req=46 n_rd=46 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001242
n_activity=758 dram_eff=0.06069
bk0: 14a 370469i bk1: 32a 370475i bk2: 0a 370497i bk3: 0a 370497i bk4: 0a 370497i bk5: 0a 370497i bk6: 0a 370497i bk7: 0a 370497i bk8: 0a 370497i bk9: 0a 370497i bk10: 0a 370497i bk11: 0a 370497i bk12: 0a 370497i bk13: 0a 370497i bk14: 0a 370497i bk15: 0a 370497i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.956522
Row_Buffer_Locality_read = 0.956522
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000124 
total_CMD = 370497 
util_bw = 46 
Wasted_Col = 50 
Wasted_Row = 0 
Idle = 370401 

BW Util Bottlenecks: 
RCDc_limit = 44 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 370497 
n_nop = 370449 
Read = 46 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 46 
total_req = 46 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 46 
Row_Bus_Util =  0.000005 
CoL_Bus_Util = 0.000124 
Either_Row_CoL_Bus_Util = 0.000130 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000100 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=9.98659e-05
Memory Partition 23: 
Cache L2_bank_046:
MSHR contents

Cache L2_bank_047:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[23]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=370497 n_nop=370424 n_act=2 n_pre=0 n_ref_event=0 n_req=71 n_rd=71 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001916
n_activity=1150 dram_eff=0.06174
bk0: 45a 370466i bk1: 26a 370475i bk2: 0a 370497i bk3: 0a 370497i bk4: 0a 370497i bk5: 0a 370497i bk6: 0a 370497i bk7: 0a 370497i bk8: 0a 370497i bk9: 0a 370497i bk10: 0a 370497i bk11: 0a 370497i bk12: 0a 370497i bk13: 0a 370497i bk14: 0a 370497i bk15: 0a 370497i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.971831
Row_Buffer_Locality_read = 0.971831
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000192 
total_CMD = 370497 
util_bw = 71 
Wasted_Col = 53 
Wasted_Row = 0 
Idle = 370373 

BW Util Bottlenecks: 
RCDc_limit = 44 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 9 
rwq = 0 
CCDLc_limit_alone = 9 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 370497 
n_nop = 370424 
Read = 71 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 71 
total_req = 71 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 71 
Row_Bus_Util =  0.000005 
CoL_Bus_Util = 0.000192 
Either_Row_CoL_Bus_Util = 0.000197 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000092 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=9.17686e-05
Memory Partition 24: 
Cache L2_bank_048:
MSHR contents

Cache L2_bank_049:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[24]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=370497 n_nop=370428 n_act=2 n_pre=0 n_ref_event=0 n_req=67 n_rd=67 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001808
n_activity=1061 dram_eff=0.06315
bk0: 30a 370472i bk1: 37a 370472i bk2: 0a 370497i bk3: 0a 370497i bk4: 0a 370497i bk5: 0a 370497i bk6: 0a 370497i bk7: 0a 370497i bk8: 0a 370497i bk9: 0a 370497i bk10: 0a 370497i bk11: 0a 370497i bk12: 0a 370497i bk13: 0a 370497i bk14: 0a 370497i bk15: 0a 370497i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.970149
Row_Buffer_Locality_read = 0.970149
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000181 
total_CMD = 370497 
util_bw = 67 
Wasted_Col = 50 
Wasted_Row = 0 
Idle = 370380 

BW Util Bottlenecks: 
RCDc_limit = 44 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 370497 
n_nop = 370428 
Read = 67 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 67 
total_req = 67 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 67 
Row_Bus_Util =  0.000005 
CoL_Bus_Util = 0.000181 
Either_Row_CoL_Bus_Util = 0.000186 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000051 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=5.12825e-05
Memory Partition 25: 
Cache L2_bank_050:
MSHR contents

Cache L2_bank_051:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[25]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=370497 n_nop=370441 n_act=2 n_pre=0 n_ref_event=0 n_req=54 n_rd=54 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001458
n_activity=851 dram_eff=0.06345
bk0: 29a 370472i bk1: 25a 370469i bk2: 0a 370497i bk3: 0a 370497i bk4: 0a 370497i bk5: 0a 370497i bk6: 0a 370497i bk7: 0a 370497i bk8: 0a 370497i bk9: 0a 370497i bk10: 0a 370497i bk11: 0a 370497i bk12: 0a 370497i bk13: 0a 370497i bk14: 0a 370497i bk15: 0a 370497i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.962963
Row_Buffer_Locality_read = 0.962963
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000146 
total_CMD = 370497 
util_bw = 54 
Wasted_Col = 53 
Wasted_Row = 0 
Idle = 370390 

BW Util Bottlenecks: 
RCDc_limit = 44 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 9 
rwq = 0 
CCDLc_limit_alone = 9 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 370497 
n_nop = 370441 
Read = 54 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 54 
total_req = 54 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 54 
Row_Bus_Util =  0.000005 
CoL_Bus_Util = 0.000146 
Either_Row_CoL_Bus_Util = 0.000151 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000103 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000102565
Memory Partition 26: 
Cache L2_bank_052:
MSHR contents

Cache L2_bank_053:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[26]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=370497 n_nop=370440 n_act=2 n_pre=0 n_ref_event=0 n_req=55 n_rd=55 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001484
n_activity=800 dram_eff=0.06875
bk0: 23a 370466i bk1: 32a 370472i bk2: 0a 370497i bk3: 0a 370497i bk4: 0a 370497i bk5: 0a 370497i bk6: 0a 370497i bk7: 0a 370497i bk8: 0a 370497i bk9: 0a 370497i bk10: 0a 370497i bk11: 0a 370497i bk12: 0a 370497i bk13: 0a 370497i bk14: 0a 370497i bk15: 0a 370497i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.963636
Row_Buffer_Locality_read = 0.963636
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000148 
total_CMD = 370497 
util_bw = 55 
Wasted_Col = 56 
Wasted_Row = 0 
Idle = 370386 

BW Util Bottlenecks: 
RCDc_limit = 44 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 12 
rwq = 0 
CCDLc_limit_alone = 12 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 370497 
n_nop = 370440 
Read = 55 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 55 
total_req = 55 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 55 
Row_Bus_Util =  0.000005 
CoL_Bus_Util = 0.000148 
Either_Row_CoL_Bus_Util = 0.000154 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000116 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00011606
Memory Partition 27: 
Cache L2_bank_054:
MSHR contents

Cache L2_bank_055:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[27]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=370497 n_nop=370433 n_act=3 n_pre=0 n_ref_event=0 n_req=61 n_rd=61 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001646
n_activity=1009 dram_eff=0.06046
bk0: 34a 370452i bk1: 26a 370472i bk2: 1a 370475i bk3: 0a 370497i bk4: 0a 370497i bk5: 0a 370497i bk6: 0a 370497i bk7: 0a 370497i bk8: 0a 370497i bk9: 0a 370497i bk10: 0a 370497i bk11: 0a 370497i bk12: 0a 370497i bk13: 0a 370497i bk14: 0a 370497i bk15: 0a 370497i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.950820
Row_Buffer_Locality_read = 0.950820
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.006579
Bank_Level_Parallism_Col = 1.006711
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.006711 

BW Util details:
bwutil = 0.000165 
total_CMD = 370497 
util_bw = 61 
Wasted_Col = 91 
Wasted_Row = 0 
Idle = 370345 

BW Util Bottlenecks: 
RCDc_limit = 65 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 26 
rwq = 0 
CCDLc_limit_alone = 26 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 370497 
n_nop = 370433 
Read = 61 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 0 
n_req = 61 
total_req = 61 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 61 
Row_Bus_Util =  0.000008 
CoL_Bus_Util = 0.000165 
Either_Row_CoL_Bus_Util = 0.000173 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000078 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=7.82732e-05
Memory Partition 28: 
Cache L2_bank_056:
MSHR contents

Cache L2_bank_057:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[28]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=370497 n_nop=370426 n_act=2 n_pre=0 n_ref_event=0 n_req=69 n_rd=69 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001862
n_activity=1145 dram_eff=0.06026
bk0: 46a 370475i bk1: 23a 370469i bk2: 0a 370497i bk3: 0a 370497i bk4: 0a 370497i bk5: 0a 370497i bk6: 0a 370497i bk7: 0a 370497i bk8: 0a 370497i bk9: 0a 370497i bk10: 0a 370497i bk11: 0a 370497i bk12: 0a 370497i bk13: 0a 370497i bk14: 0a 370497i bk15: 0a 370497i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.971014
Row_Buffer_Locality_read = 0.971014
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000186 
total_CMD = 370497 
util_bw = 69 
Wasted_Col = 50 
Wasted_Row = 0 
Idle = 370378 

BW Util Bottlenecks: 
RCDc_limit = 44 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 370497 
n_nop = 370426 
Read = 69 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 69 
total_req = 69 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 69 
Row_Bus_Util =  0.000005 
CoL_Bus_Util = 0.000186 
Either_Row_CoL_Bus_Util = 0.000192 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000097 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=9.71668e-05
Memory Partition 29: 
Cache L2_bank_058:
MSHR contents

Cache L2_bank_059:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[29]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=370497 n_nop=370429 n_act=2 n_pre=0 n_ref_event=0 n_req=66 n_rd=66 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001781
n_activity=1075 dram_eff=0.0614
bk0: 35a 370475i bk1: 31a 370472i bk2: 0a 370497i bk3: 0a 370497i bk4: 0a 370497i bk5: 0a 370497i bk6: 0a 370497i bk7: 0a 370497i bk8: 0a 370497i bk9: 0a 370497i bk10: 0a 370497i bk11: 0a 370497i bk12: 0a 370497i bk13: 0a 370497i bk14: 0a 370497i bk15: 0a 370497i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.969697
Row_Buffer_Locality_read = 0.969697
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000178 
total_CMD = 370497 
util_bw = 66 
Wasted_Col = 47 
Wasted_Row = 0 
Idle = 370384 

BW Util Bottlenecks: 
RCDc_limit = 44 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 3 
rwq = 0 
CCDLc_limit_alone = 3 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 370497 
n_nop = 370429 
Read = 66 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 66 
total_req = 66 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 66 
Row_Bus_Util =  0.000005 
CoL_Bus_Util = 0.000178 
Either_Row_CoL_Bus_Util = 0.000184 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000051 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=5.12825e-05
Memory Partition 30: 
Cache L2_bank_060:
MSHR contents

Cache L2_bank_061:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[30]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=370497 n_nop=370400 n_act=2 n_pre=0 n_ref_event=0 n_req=95 n_rd=95 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002564
n_activity=1504 dram_eff=0.06316
bk0: 59a 370457i bk1: 36a 370475i bk2: 0a 370497i bk3: 0a 370497i bk4: 0a 370497i bk5: 0a 370497i bk6: 0a 370497i bk7: 0a 370497i bk8: 0a 370497i bk9: 0a 370497i bk10: 0a 370497i bk11: 0a 370497i bk12: 0a 370497i bk13: 0a 370497i bk14: 0a 370497i bk15: 0a 370497i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.978947
Row_Buffer_Locality_read = 0.978947
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000256 
total_CMD = 370497 
util_bw = 95 
Wasted_Col = 62 
Wasted_Row = 0 
Idle = 370340 

BW Util Bottlenecks: 
RCDc_limit = 44 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 18 
rwq = 0 
CCDLc_limit_alone = 18 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 370497 
n_nop = 370400 
Read = 95 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 95 
total_req = 95 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 95 
Row_Bus_Util =  0.000005 
CoL_Bus_Util = 0.000256 
Either_Row_CoL_Bus_Util = 0.000262 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000065 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=6.47779e-05
Memory Partition 31: 
Cache L2_bank_062:
MSHR contents

Cache L2_bank_063:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[31]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=370497 n_nop=370453 n_act=2 n_pre=0 n_ref_event=0 n_req=42 n_rd=42 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001134
n_activity=775 dram_eff=0.05419
bk0: 23a 370472i bk1: 19a 370475i bk2: 0a 370497i bk3: 0a 370497i bk4: 0a 370497i bk5: 0a 370497i bk6: 0a 370497i bk7: 0a 370497i bk8: 0a 370497i bk9: 0a 370497i bk10: 0a 370497i bk11: 0a 370497i bk12: 0a 370497i bk13: 0a 370497i bk14: 0a 370497i bk15: 0a 370497i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.952381
Row_Buffer_Locality_read = 0.952381
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000113 
total_CMD = 370497 
util_bw = 42 
Wasted_Col = 47 
Wasted_Row = 0 
Idle = 370408 

BW Util Bottlenecks: 
RCDc_limit = 44 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 3 
rwq = 0 
CCDLc_limit_alone = 3 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 370497 
n_nop = 370453 
Read = 42 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 42 
total_req = 42 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 42 
Row_Bus_Util =  0.000005 
CoL_Bus_Util = 0.000113 
Either_Row_CoL_Bus_Util = 0.000119 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000016 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=1.61945e-05

========= L2 cache stats =========
L2_cache_bank[0]: Access = 40, Miss = 31, Miss_rate = 0.775, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 50, Miss = 36, Miss_rate = 0.720, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 39, Miss = 32, Miss_rate = 0.821, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 73, Miss = 54, Miss_rate = 0.740, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 58, Miss = 43, Miss_rate = 0.741, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 37, Miss = 27, Miss_rate = 0.730, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 65, Miss = 48, Miss_rate = 0.738, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 94, Miss = 67, Miss_rate = 0.713, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 48, Miss = 35, Miss_rate = 0.729, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 83, Miss = 60, Miss_rate = 0.723, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 125, Miss = 82, Miss_rate = 0.656, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 74, Miss = 54, Miss_rate = 0.730, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[12]: Access = 87, Miss = 66, Miss_rate = 0.759, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[13]: Access = 76, Miss = 56, Miss_rate = 0.737, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[14]: Access = 40, Miss = 30, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[15]: Access = 92, Miss = 64, Miss_rate = 0.696, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[16]: Access = 81, Miss = 59, Miss_rate = 0.728, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[17]: Access = 65, Miss = 49, Miss_rate = 0.754, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[18]: Access = 98, Miss = 72, Miss_rate = 0.735, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[19]: Access = 53, Miss = 40, Miss_rate = 0.755, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[20]: Access = 54, Miss = 36, Miss_rate = 0.667, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[21]: Access = 52, Miss = 37, Miss_rate = 0.712, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[22]: Access = 76, Miss = 50, Miss_rate = 0.658, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[23]: Access = 76, Miss = 55, Miss_rate = 0.724, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[24]: Access = 44, Miss = 35, Miss_rate = 0.795, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[25]: Access = 93, Miss = 66, Miss_rate = 0.710, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[26]: Access = 93, Miss = 68, Miss_rate = 0.731, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[27]: Access = 100, Miss = 69, Miss_rate = 0.690, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[28]: Access = 105, Miss = 70, Miss_rate = 0.667, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[29]: Access = 62, Miss = 45, Miss_rate = 0.726, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[30]: Access = 136, Miss = 99, Miss_rate = 0.728, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[31]: Access = 81, Miss = 60, Miss_rate = 0.741, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 2350
L2_total_cache_misses = 1695
L2_total_cache_miss_rate = 0.7213
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 355
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 279
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 760
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 300
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 143
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 513
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 1394
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 956
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.000
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=4773
icnt_total_pkts_simt_to_mem=4773
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 4773
Req_Network_cycles = 83672
Req_Network_injected_packets_per_cycle =       0.0570 
Req_Network_conflicts_per_cycle =       0.0021
Req_Network_conflicts_per_cycle_util =       0.0928
Req_Bank_Level_Parallism =       2.5592
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.0001
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0009

Reply_Network_injected_packets_num = 4773
Reply_Network_cycles = 83672
Reply_Network_injected_packets_per_cycle =        0.0570
Reply_Network_conflicts_per_cycle =        0.0020
Reply_Network_conflicts_per_cycle_util =       0.0680
Reply_Bank_Level_Parallism =       1.9805
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.0000
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0012
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 10 sec (10 sec)
gpgpu_simulation_rate = 31764 (inst/sec)
gpgpu_simulation_rate = 8367 (cycle/sec)
gpgpu_silicon_slowdown = 135293x
Processing kernel /root/Repos/shared/accel-sim-framework/hw_run/traces/device-0/12.8/nw-rodinia-2.0-ft/128_10___data_result_128_10_txt/traces/kernel-10-ctx_0x55953fa72040.traceg.xz
-kernel name = _Z20needle_cuda_shared_2PiS_S_iiii
-kernel id = 10
-grid dim = (6,1,1)
-block dim = (16,1,1)
-shmem = 2180
-nregs = 40
-binary version = 86
-cuda stream id = 0
-shmem base_addr = 0x00007f3d29000000
-local mem base_addr = 0x00007f3d27000000
-nvbit version = 1.7.6
-accelsim tracer version = 5
-enable lineinfo = 0
Header info loaded for kernel command : /root/Repos/shared/accel-sim-framework/hw_run/traces/device-0/12.8/nw-rodinia-2.0-ft/128_10___data_result_128_10_txt/traces/kernel-10-ctx_0x55953fa72040.traceg.xz
launching kernel name: _Z20needle_cuda_shared_2PiS_S_iiii uid: 10 cuda_stream_id: 0
GPGPU-Sim uArch: Shader 43 bind to kernel 10 '_Z20needle_cuda_shared_2PiS_S_iiii'
GPGPU-Sim: Reconfigure L1 cache to 120KB
thread block = 0,0,0
GPGPU-Sim uArch: Shader 44 bind to kernel 10 '_Z20needle_cuda_shared_2PiS_S_iiii'
thread block = 1,0,0
GPGPU-Sim uArch: Shader 45 bind to kernel 10 '_Z20needle_cuda_shared_2PiS_S_iiii'
thread block = 2,0,0
GPGPU-Sim uArch: Shader 0 bind to kernel 10 '_Z20needle_cuda_shared_2PiS_S_iiii'
thread block = 3,0,0
GPGPU-Sim uArch: Shader 1 bind to kernel 10 '_Z20needle_cuda_shared_2PiS_S_iiii'
thread block = 4,0,0
GPGPU-Sim uArch: Shader 2 bind to kernel 10 '_Z20needle_cuda_shared_2PiS_S_iiii'
thread block = 5,0,0
Destroy streams for kernel 10: size 0
kernel_name = _Z20needle_cuda_shared_2PiS_S_iiii 
kernel_launch_uid = 10 
kernel_stream_id = 0
gpu_sim_cycle = 9097
gpu_sim_insn = 44082
gpu_ipc =       4.8458
gpu_tot_sim_cycle = 92769
gpu_tot_sim_insn = 361731
gpu_tot_ipc =       3.8993
gpu_tot_issued_cta = 49
gpu_occupancy = 2.0833% 
gpu_tot_occupancy = 2.0833% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.0732
partiton_level_parallism_total  =       0.0586
partiton_level_parallism_util =       3.6796
partiton_level_parallism_util_total  =       2.6584
L2_BW  =       2.6520 GB/Sec
L2_BW_total  =       2.1238 GB/Sec
gpu_total_sim_rate=32884

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 224, Miss = 194, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 224, Miss = 194, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 224, Miss = 194, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[28]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[29]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[30]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[31]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[32]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[33]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[34]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[35]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[36]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[37]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[38]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[39]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[40]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[41]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[42]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[43]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[44]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[45]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 5488
	L1D_total_cache_misses = 4753
	L1D_total_cache_miss_rate = 0.8661
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.004
	L1D_cache_fill_port_util = 0.016
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 49
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 2030
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 1155
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 686
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 413
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 1155
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 3234
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 2254

Total_core_cache_fail_stats:
ctas_completed 49, Shader 0 warp_id issue ditsribution:
warp_id:
0, 
distro:
1319, 
gpgpu_n_tot_thrd_icount = 1035200
gpgpu_n_tot_w_icount = 32350
gpgpu_n_stall_shd_mem = 21217
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 3185
gpgpu_n_mem_write_global = 2254
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 14161
gpgpu_n_store_insn = 12544
gpgpu_n_shmem_insn = 89425
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 20580
gpgpu_n_l1cache_bkconflict = 637
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 20580
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 637
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:209	W0_Idle:618008	W0_Scoreboard:157522	W1:1421	W2:1274	W3:1274	W4:1274	W5:1274	W6:1274	W7:1274	W8:1274	W9:1274	W10:1274	W11:1274	W12:1274	W13:1274	W14:1274	W15:1274	W16:13044	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:0
single_issue_nums: WS0:32350	WS1:0	WS2:0	WS3:0	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 25480 {8:3185,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 90160 {40:2254,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 127400 {40:3185,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 18032 {8:2254,}
maxmflatency = 505 
max_icnt2mem_latency = 52 
maxmrqlatency = 6 
max_icnt2sh_latency = 6 
averagemflatency = 339 
avg_icnt2mem_latency = 45 
avg_mrq_latency = 0 
avg_icnt2sh_latency = 2 
mrq_lat_table:2306 	12 	44 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	3077 	2362 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	5439 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	5413 	26 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	25 	31 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:      5535      5556         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:      5633      6155      6171         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:      5556      6168         0      6156         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:      5604      5583         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:      6159      6172         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:      6154      6129         0      6154         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:      5618      5611      6153         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:      6162      6148         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:      5590      5549         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:      5633      5569      6170         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:      6163      5625         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:      5583      5562         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:      6167      5646         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:      5625      5633         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:      5597      5576         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:      6171      5590         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:      6097      6089         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:      5547      5505         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:      5498      5578         0      6091         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:      5485      5498         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:      5549      5533         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:      5491      5512         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:      5505      6061         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:      5547      5485         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:      6105      5581         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:      5578      5533         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:      6087      5547         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:      6093      5554      6105      6100         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:      6101      5540         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:      6104      5575         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:      5519      5491         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:      6088      5491         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]: 36.000000 20.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]: 26.000000 29.000000  2.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]: 24.000000 13.000000      -nan  1.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]: 28.000000 52.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]: 40.000000 23.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]: 37.000000 33.000000      -nan  1.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]: 35.000000 44.000000  2.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]: 33.000000 28.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[8]: 43.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[9]: 46.000000 49.000000  2.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[10]: 27.000000 26.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[11]: 29.000000 50.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[12]: 45.000000 29.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[13]: 50.000000 42.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[14]: 53.000000 41.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[15]: 48.000000 50.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[16]: 43.000000 49.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[17]: 34.000000 28.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[18]: 52.000000 36.000000      -nan  1.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[19]: 39.000000 42.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[20]: 41.000000 44.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[21]: 46.000000 27.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[22]: 16.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[23]: 48.000000 28.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[24]: 34.000000 41.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[25]: 32.000000 27.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[26]: 26.000000 39.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[27]: 40.000000 26.000000  2.000000  1.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[28]: 51.000000 29.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[29]: 39.000000 36.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[30]: 62.000000 39.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[31]: 25.000000 22.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 2362/72 = 32.805557
number of bytes read:
dram[0]:      1152       640         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:       832       928        64         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:       768       416         0        32         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:       896      1664         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:      1280       736         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:      1184      1056         0        32         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:      1120      1408        64         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:      1056       896         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:      1376      1280         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:      1472      1568        64         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:       864       832         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:       928      1600         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:      1440       928         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:      1600      1344         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:      1696      1312         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:      1536      1600         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:      1376      1568         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:      1088       896         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:      1664      1152         0        32         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:      1248      1344         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:      1312      1408         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:      1472       864         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:       512      1280         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:      1536       896         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:      1088      1312         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:      1024       864         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:       832      1248         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:      1280       832        64        32         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:      1632       928         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:      1248      1152         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:      1984      1248         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:       800       704         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total bytes read: 75584
Bmin_bank_accesses = 0!
chip skew: 3232/1216 = 2.66
number of bytes accessed:
dram[0]:      1152       640         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:       832       928        64         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:       768       416         0        32         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:       896      1664         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:      1280       736         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:      1184      1056         0        32         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:      1120      1408        64         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:      1056       896         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:      1376      1280         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:      1472      1568        64         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:       864       832         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:       928      1600         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:      1440       928         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:      1600      1344         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:      1696      1312         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:      1536      1600         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:      1376      1568         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:      1088       896         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:      1664      1152         0        32         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:      1248      1344         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:      1312      1408         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:      1472       864         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:       512      1280         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:      1536       896         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:      1088      1312         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:      1024       864         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:       832      1248         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:      1280       832        64        32         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:      1632       928         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:      1248      1152         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:      1984      1248         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:       800       704         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram bytes accesed = 75584
min_bank_accesses = 0!
chip skew: 3232/1216 = 2.66
number of bytes written:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:         24        22    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:         25        22        37    none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:         28        27    none          23    none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:         27        24    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:         28        23    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:         32        28    none          30    none      none      none      none      none      none      none      none      none      none      none      none  
dram[6]:         24        23        34    none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[7]:         23        28    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[8]:         23        21    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[9]:         18        23        37    none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[10]:         28        22    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[11]:         26        23    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[12]:         24        24    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[13]:         24        28    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[14]:         23        23    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[15]:         26        26    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[16]:         27        19    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[17]:         17        26    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[18]:         18        19    none          21    none      none      none      none      none      none      none      none      none      none      none      none  
dram[19]:         24        23    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[20]:         22        20    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[21]:         23        29    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[22]:         23        25    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[23]:         26        22    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[24]:         22        21    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[25]:         24        28    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[26]:         27        21    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[27]:         20        22        35        43    none      none      none      none      none      none      none      none      none      none      none      none  
dram[28]:         20        22    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[29]:         25        20    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[30]:         21        23    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[31]:         27        24    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        501       504         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[1]:        501       502       502         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:        504       503         0       504         0         0         0         0         0         0         0         0         0         0         0         0
dram[3]:        504       501         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:        502       503         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[5]:        502       502         0       503         0         0         0         0         0         0         0         0         0         0         0         0
dram[6]:        504       502       501       234         0         0         0         0         0         0         0         0         0         0         0         0
dram[7]:        502       501         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[8]:        504       502         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[9]:        503       501       502         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[10]:        502       502         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[11]:        501       501         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[12]:        503       503         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[13]:        504       501         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[14]:        504       501         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[15]:        503       505         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[16]:        437       437         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[17]:        440       436         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[18]:        438       443         0       437         0         0         0         0         0         0         0         0         0         0         0         0
dram[19]:        438       437       238       236         0         0         0         0         0         0         0         0         0         0         0         0
dram[20]:        438       437         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[21]:        438       436         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[22]:        439       438         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[23]:        438       436         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[24]:        438       436         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[25]:        439       437         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[26]:        439       439         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[27]:        436       437       437       439         0         0         0         0         0         0         0         0         0         0         0         0
dram[28]:        437       438         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[29]:        438       437         0       238         0         0         0         0         0         0         0         0         0         0         0         0
dram[30]:        437       436         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[31]:        437       436         0         0         0         0         0         0         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=410778 n_nop=410720 n_act=2 n_pre=0 n_ref_event=0 n_req=56 n_rd=56 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0005453
n_activity=926 dram_eff=0.2419
bk0: 36a 410731i bk1: 20a 410738i bk2: 0a 410777i bk3: 0a 410777i bk4: 0a 410777i bk5: 0a 410778i bk6: 0a 410778i bk7: 0a 410778i bk8: 0a 410778i bk9: 0a 410778i bk10: 0a 410778i bk11: 0a 410778i bk12: 0a 410778i bk13: 0a 410778i bk14: 0a 410778i bk15: 0a 410779i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.964286
Row_Buffer_Locality_read = 0.964286
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.021277
Bank_Level_Parallism_Col = 1.021583
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.021583 

BW Util details:
bwutil = 0.000545 
total_CMD = 410778 
util_bw = 224 
Wasted_Col = 78 
Wasted_Row = 0 
Idle = 410476 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 30 
rwq = 0 
CCDLc_limit_alone = 30 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 410778 
n_nop = 410720 
Read = 56 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 56 
total_req = 56 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 56 
Row_Bus_Util =  0.000005 
CoL_Bus_Util = 0.000136 
Either_Row_CoL_Bus_Util = 0.000141 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000051 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=5.11225e-05
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=410778 n_nop=410718 n_act=3 n_pre=0 n_ref_event=0 n_req=57 n_rd=57 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.000555
n_activity=1017 dram_eff=0.2242
bk0: 26a 410737i bk1: 29a 410729i bk2: 2a 410752i bk3: 0a 410776i bk4: 0a 410777i bk5: 0a 410778i bk6: 0a 410778i bk7: 0a 410778i bk8: 0a 410778i bk9: 0a 410778i bk10: 0a 410778i bk11: 0a 410778i bk12: 0a 410778i bk13: 0a 410778i bk14: 0a 410779i bk15: 0a 410779i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.947368
Row_Buffer_Locality_read = 0.947368
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000555 
total_CMD = 410778 
util_bw = 228 
Wasted_Col = 102 
Wasted_Row = 0 
Idle = 410448 

BW Util Bottlenecks: 
RCDc_limit = 72 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 30 
rwq = 0 
CCDLc_limit_alone = 30 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 410778 
n_nop = 410718 
Read = 57 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 0 
n_req = 57 
total_req = 57 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 57 
Row_Bus_Util =  0.000007 
CoL_Bus_Util = 0.000139 
Either_Row_CoL_Bus_Util = 0.000146 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000039 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=3.89505e-05
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=410778 n_nop=410737 n_act=3 n_pre=0 n_ref_event=0 n_req=38 n_rd=38 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.00037
n_activity=785 dram_eff=0.1936
bk0: 24a 410740i bk1: 13a 410751i bk2: 0a 410778i bk3: 1a 410753i bk4: 0a 410776i bk5: 0a 410777i bk6: 0a 410777i bk7: 0a 410777i bk8: 0a 410777i bk9: 0a 410778i bk10: 0a 410778i bk11: 0a 410778i bk12: 0a 410778i bk13: 0a 410778i bk14: 0a 410778i bk15: 0a 410780i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.921053
Row_Buffer_Locality_read = 0.921053
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000370 
total_CMD = 410778 
util_bw = 152 
Wasted_Col = 86 
Wasted_Row = 0 
Idle = 410540 

BW Util Bottlenecks: 
RCDc_limit = 72 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 14 
rwq = 0 
CCDLc_limit_alone = 14 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 410778 
n_nop = 410737 
Read = 38 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 0 
n_req = 38 
total_req = 38 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 38 
Row_Bus_Util =  0.000007 
CoL_Bus_Util = 0.000093 
Either_Row_CoL_Bus_Util = 0.000100 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000049 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=4.86881e-05
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=410778 n_nop=410696 n_act=2 n_pre=0 n_ref_event=0 n_req=80 n_rd=80 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.000779
n_activity=1372 dram_eff=0.2332
bk0: 28a 410733i bk1: 52a 410699i bk2: 0a 410777i bk3: 0a 410777i bk4: 0a 410777i bk5: 0a 410778i bk6: 0a 410778i bk7: 0a 410778i bk8: 0a 410778i bk9: 0a 410778i bk10: 0a 410778i bk11: 0a 410778i bk12: 0a 410778i bk13: 0a 410778i bk14: 0a 410778i bk15: 0a 410779i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.975000
Row_Buffer_Locality_read = 0.975000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000779 
total_CMD = 410778 
util_bw = 320 
Wasted_Col = 100 
Wasted_Row = 0 
Idle = 410358 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 52 
rwq = 0 
CCDLc_limit_alone = 52 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 410778 
n_nop = 410696 
Read = 80 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 80 
total_req = 80 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 80 
Row_Bus_Util =  0.000005 
CoL_Bus_Util = 0.000195 
Either_Row_CoL_Bus_Util = 0.000200 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000131 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000131458
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=410778 n_nop=410713 n_act=2 n_pre=0 n_ref_event=0 n_req=63 n_rd=63 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0006135
n_activity=1055 dram_eff=0.2389
bk0: 40a 410722i bk1: 23a 410736i bk2: 0a 410777i bk3: 0a 410777i bk4: 0a 410777i bk5: 0a 410777i bk6: 0a 410777i bk7: 0a 410778i bk8: 0a 410778i bk9: 0a 410778i bk10: 0a 410778i bk11: 0a 410778i bk12: 0a 410778i bk13: 0a 410779i bk14: 0a 410779i bk15: 0a 410779i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968254
Row_Buffer_Locality_read = 0.968254
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000613 
total_CMD = 410778 
util_bw = 252 
Wasted_Col = 90 
Wasted_Row = 0 
Idle = 410436 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 42 
rwq = 0 
CCDLc_limit_alone = 42 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 410778 
n_nop = 410713 
Read = 63 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 63 
total_req = 63 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 63 
Row_Bus_Util =  0.000005 
CoL_Bus_Util = 0.000153 
Either_Row_CoL_Bus_Util = 0.000158 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000010 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=9.73762e-06
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=410778 n_nop=410704 n_act=3 n_pre=0 n_ref_event=0 n_req=71 n_rd=71 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0006914
n_activity=1083 dram_eff=0.2622
bk0: 37a 410727i bk1: 33a 410722i bk2: 0a 410778i bk3: 1a 410751i bk4: 0a 410777i bk5: 0a 410777i bk6: 0a 410777i bk7: 0a 410777i bk8: 0a 410777i bk9: 0a 410777i bk10: 0a 410777i bk11: 0a 410777i bk12: 0a 410779i bk13: 0a 410779i bk14: 0a 410779i bk15: 0a 410779i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.957747
Row_Buffer_Locality_read = 0.957747
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.009756
Bank_Level_Parallism_Col = 1.009901
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.009901 

BW Util details:
bwutil = 0.000691 
total_CMD = 410778 
util_bw = 284 
Wasted_Col = 110 
Wasted_Row = 0 
Idle = 410384 

BW Util Bottlenecks: 
RCDc_limit = 66 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 44 
rwq = 0 
CCDLc_limit_alone = 44 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 410778 
n_nop = 410704 
Read = 71 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 0 
n_req = 71 
total_req = 71 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 71 
Row_Bus_Util =  0.000007 
CoL_Bus_Util = 0.000173 
Either_Row_CoL_Bus_Util = 0.000180 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000007 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=7.30321e-06
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=410778 n_nop=410694 n_act=3 n_pre=0 n_ref_event=0 n_req=81 n_rd=81 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0007887
n_activity=1330 dram_eff=0.2436
bk0: 35a 410725i bk1: 44a 410716i bk2: 2a 410750i bk3: 0a 410776i bk4: 0a 410776i bk5: 0a 410777i bk6: 0a 410777i bk7: 0a 410778i bk8: 0a 410778i bk9: 0a 410778i bk10: 0a 410778i bk11: 0a 410778i bk12: 0a 410778i bk13: 0a 410778i bk14: 0a 410778i bk15: 0a 410780i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.962963
Row_Buffer_Locality_read = 0.962963
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000789 
total_CMD = 410778 
util_bw = 324 
Wasted_Col = 120 
Wasted_Row = 0 
Idle = 410334 

BW Util Bottlenecks: 
RCDc_limit = 72 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 48 
rwq = 0 
CCDLc_limit_alone = 48 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 410778 
n_nop = 410694 
Read = 81 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 0 
n_req = 81 
total_req = 81 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 81 
Row_Bus_Util =  0.000007 
CoL_Bus_Util = 0.000197 
Either_Row_CoL_Bus_Util = 0.000204 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000156 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000155802
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=410778 n_nop=410715 n_act=2 n_pre=0 n_ref_event=0 n_req=61 n_rd=61 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.000594
n_activity=1044 dram_eff=0.2337
bk0: 33a 410737i bk1: 28a 410730i bk2: 0a 410778i bk3: 0a 410778i bk4: 0a 410778i bk5: 0a 410778i bk6: 0a 410778i bk7: 0a 410778i bk8: 0a 410778i bk9: 0a 410778i bk10: 0a 410778i bk11: 0a 410778i bk12: 0a 410778i bk13: 0a 410778i bk14: 0a 410778i bk15: 0a 410778i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.967213
Row_Buffer_Locality_read = 0.967213
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000594 
total_CMD = 410778 
util_bw = 244 
Wasted_Col = 83 
Wasted_Row = 0 
Idle = 410451 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 35 
rwq = 0 
CCDLc_limit_alone = 35 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 410778 
n_nop = 410715 
Read = 61 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 61 
total_req = 61 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 61 
Row_Bus_Util =  0.000005 
CoL_Bus_Util = 0.000148 
Either_Row_CoL_Bus_Util = 0.000153 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=410778 n_nop=410693 n_act=2 n_pre=0 n_ref_event=0 n_req=83 n_rd=83 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0008082
n_activity=1464 dram_eff=0.2268
bk0: 43a 410725i bk1: 40a 410731i bk2: 0a 410777i bk3: 0a 410777i bk4: 0a 410777i bk5: 0a 410778i bk6: 0a 410778i bk7: 0a 410778i bk8: 0a 410778i bk9: 0a 410778i bk10: 0a 410778i bk11: 0a 410778i bk12: 0a 410778i bk13: 0a 410778i bk14: 0a 410778i bk15: 0a 410779i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.975904
Row_Buffer_Locality_read = 0.975904
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000808 
total_CMD = 410778 
util_bw = 332 
Wasted_Col = 95 
Wasted_Row = 0 
Idle = 410351 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 47 
rwq = 0 
CCDLc_limit_alone = 47 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 410778 
n_nop = 410693 
Read = 83 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 83 
total_req = 83 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 83 
Row_Bus_Util =  0.000005 
CoL_Bus_Util = 0.000202 
Either_Row_CoL_Bus_Util = 0.000207 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000102 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000102245
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=410778 n_nop=410678 n_act=3 n_pre=0 n_ref_event=0 n_req=97 n_rd=97 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0009445
n_activity=1580 dram_eff=0.2456
bk0: 46a 410703i bk1: 49a 410728i bk2: 2a 410753i bk3: 0a 410776i bk4: 0a 410776i bk5: 0a 410777i bk6: 0a 410777i bk7: 0a 410777i bk8: 0a 410778i bk9: 0a 410778i bk10: 0a 410778i bk11: 0a 410778i bk12: 0a 410779i bk13: 0a 410779i bk14: 0a 410779i bk15: 0a 410779i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.969072
Row_Buffer_Locality_read = 0.969072
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000945 
total_CMD = 410778 
util_bw = 388 
Wasted_Col = 138 
Wasted_Row = 0 
Idle = 410252 

BW Util Bottlenecks: 
RCDc_limit = 72 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 66 
rwq = 0 
CCDLc_limit_alone = 66 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 410778 
n_nop = 410678 
Read = 97 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 0 
n_req = 97 
total_req = 97 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 97 
Row_Bus_Util =  0.000007 
CoL_Bus_Util = 0.000236 
Either_Row_CoL_Bus_Util = 0.000243 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000100 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=9.98106e-05
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=410778 n_nop=410723 n_act=2 n_pre=0 n_ref_event=0 n_req=53 n_rd=53 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0005161
n_activity=929 dram_eff=0.2282
bk0: 27a 410739i bk1: 26a 410726i bk2: 0a 410778i bk3: 0a 410778i bk4: 0a 410778i bk5: 0a 410778i bk6: 0a 410778i bk7: 0a 410778i bk8: 0a 410778i bk9: 0a 410778i bk10: 0a 410778i bk11: 0a 410778i bk12: 0a 410778i bk13: 0a 410778i bk14: 0a 410778i bk15: 0a 410778i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.962264
Row_Buffer_Locality_read = 0.962264
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000516 
total_CMD = 410778 
util_bw = 212 
Wasted_Col = 78 
Wasted_Row = 0 
Idle = 410488 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 30 
rwq = 0 
CCDLc_limit_alone = 30 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 410778 
n_nop = 410723 
Read = 53 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 53 
total_req = 53 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 53 
Row_Bus_Util =  0.000005 
CoL_Bus_Util = 0.000129 
Either_Row_CoL_Bus_Util = 0.000134 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000090 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=9.0073e-05
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=410778 n_nop=410697 n_act=2 n_pre=0 n_ref_event=0 n_req=79 n_rd=79 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0007693
n_activity=1386 dram_eff=0.228
bk0: 29a 410721i bk1: 50a 410731i bk2: 0a 410776i bk3: 0a 410777i bk4: 0a 410777i bk5: 0a 410777i bk6: 0a 410777i bk7: 0a 410778i bk8: 0a 410778i bk9: 0a 410778i bk10: 0a 410778i bk11: 0a 410779i bk12: 0a 410779i bk13: 0a 410779i bk14: 0a 410779i bk15: 0a 410779i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.974684
Row_Buffer_Locality_read = 0.974684
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000769 
total_CMD = 410778 
util_bw = 316 
Wasted_Col = 86 
Wasted_Row = 0 
Idle = 410376 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 38 
rwq = 0 
CCDLc_limit_alone = 38 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 410778 
n_nop = 410697 
Read = 79 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 79 
total_req = 79 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 79 
Row_Bus_Util =  0.000005 
CoL_Bus_Util = 0.000192 
Either_Row_CoL_Bus_Util = 0.000197 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000017 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=1.70408e-05
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=410778 n_nop=410702 n_act=2 n_pre=0 n_ref_event=0 n_req=74 n_rd=74 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0007206
n_activity=1236 dram_eff=0.2395
bk0: 45a 410725i bk1: 29a 410736i bk2: 0a 410777i bk3: 0a 410777i bk4: 0a 410777i bk5: 0a 410777i bk6: 0a 410778i bk7: 0a 410778i bk8: 0a 410778i bk9: 0a 410778i bk10: 0a 410778i bk11: 0a 410778i bk12: 0a 410778i bk13: 0a 410778i bk14: 0a 410779i bk15: 0a 410779i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.972973
Row_Buffer_Locality_read = 0.972973
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000721 
total_CMD = 410778 
util_bw = 296 
Wasted_Col = 85 
Wasted_Row = 0 
Idle = 410397 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 37 
rwq = 0 
CCDLc_limit_alone = 37 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 410778 
n_nop = 410702 
Read = 74 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 74 
total_req = 74 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 74 
Row_Bus_Util =  0.000005 
CoL_Bus_Util = 0.000180 
Either_Row_CoL_Bus_Util = 0.000185 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000058 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=5.84257e-05
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=410778 n_nop=410684 n_act=2 n_pre=0 n_ref_event=0 n_req=92 n_rd=92 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0008959
n_activity=1375 dram_eff=0.2676
bk0: 50a 410677i bk1: 42a 410723i bk2: 0a 410777i bk3: 0a 410777i bk4: 0a 410777i bk5: 0a 410778i bk6: 0a 410778i bk7: 0a 410778i bk8: 0a 410778i bk9: 0a 410778i bk10: 0a 410778i bk11: 0a 410778i bk12: 0a 410778i bk13: 0a 410778i bk14: 0a 410778i bk15: 0a 410779i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.978261
Row_Buffer_Locality_read = 0.978261
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000896 
total_CMD = 410778 
util_bw = 368 
Wasted_Col = 117 
Wasted_Row = 0 
Idle = 410293 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 69 
rwq = 0 
CCDLc_limit_alone = 69 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 410778 
n_nop = 410684 
Read = 92 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 92 
total_req = 92 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 92 
Row_Bus_Util =  0.000005 
CoL_Bus_Util = 0.000224 
Either_Row_CoL_Bus_Util = 0.000229 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000161 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000160671
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=410778 n_nop=410682 n_act=2 n_pre=0 n_ref_event=0 n_req=94 n_rd=94 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0009153
n_activity=1535 dram_eff=0.245
bk0: 53a 410699i bk1: 41a 410736i bk2: 0a 410777i bk3: 0a 410777i bk4: 0a 410778i bk5: 0a 410778i bk6: 0a 410778i bk7: 0a 410778i bk8: 0a 410778i bk9: 0a 410778i bk10: 0a 410778i bk11: 0a 410778i bk12: 0a 410778i bk13: 0a 410778i bk14: 0a 410778i bk15: 0a 410778i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.978723
Row_Buffer_Locality_read = 0.978723
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000915 
total_CMD = 410778 
util_bw = 376 
Wasted_Col = 97 
Wasted_Row = 0 
Idle = 410305 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 49 
rwq = 0 
CCDLc_limit_alone = 49 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 410778 
n_nop = 410682 
Read = 94 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 94 
total_req = 94 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 94 
Row_Bus_Util =  0.000005 
CoL_Bus_Util = 0.000229 
Either_Row_CoL_Bus_Util = 0.000234 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000134 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000133892
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=410778 n_nop=410678 n_act=2 n_pre=0 n_ref_event=0 n_req=98 n_rd=98 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0009543
n_activity=1497 dram_eff=0.2619
bk0: 48a 410721i bk1: 50a 410705i bk2: 0a 410778i bk3: 0a 410778i bk4: 0a 410778i bk5: 0a 410778i bk6: 0a 410778i bk7: 0a 410778i bk8: 0a 410778i bk9: 0a 410778i bk10: 0a 410778i bk11: 0a 410778i bk12: 0a 410778i bk13: 0a 410778i bk14: 0a 410778i bk15: 0a 410778i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.979592
Row_Buffer_Locality_read = 0.979592
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000954 
total_CMD = 410778 
util_bw = 392 
Wasted_Col = 109 
Wasted_Row = 0 
Idle = 410277 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 61 
rwq = 0 
CCDLc_limit_alone = 61 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 410778 
n_nop = 410678 
Read = 98 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 98 
total_req = 98 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 98 
Row_Bus_Util =  0.000005 
CoL_Bus_Util = 0.000239 
Either_Row_CoL_Bus_Util = 0.000243 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000168 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000167974
Memory Partition 16: 
Cache L2_bank_032:
MSHR contents

Cache L2_bank_033:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[16]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=410778 n_nop=410684 n_act=2 n_pre=0 n_ref_event=0 n_req=92 n_rd=92 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.000224
n_activity=1289 dram_eff=0.07137
bk0: 43a 410750i bk1: 49a 410732i bk2: 0a 410778i bk3: 0a 410778i bk4: 0a 410778i bk5: 0a 410778i bk6: 0a 410778i bk7: 0a 410778i bk8: 0a 410778i bk9: 0a 410778i bk10: 0a 410778i bk11: 0a 410778i bk12: 0a 410778i bk13: 0a 410778i bk14: 0a 410778i bk15: 0a 410778i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.978261
Row_Buffer_Locality_read = 0.978261
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000224 
total_CMD = 410778 
util_bw = 92 
Wasted_Col = 74 
Wasted_Row = 0 
Idle = 410612 

BW Util Bottlenecks: 
RCDc_limit = 44 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 30 
rwq = 0 
CCDLc_limit_alone = 30 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 410778 
n_nop = 410684 
Read = 92 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 92 
total_req = 92 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 92 
Row_Bus_Util =  0.000005 
CoL_Bus_Util = 0.000224 
Either_Row_CoL_Bus_Util = 0.000229 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000024 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=2.4344e-05
Memory Partition 17: 
Cache L2_bank_034:
MSHR contents

Cache L2_bank_035:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[17]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=410778 n_nop=410714 n_act=2 n_pre=0 n_ref_event=0 n_req=62 n_rd=62 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001509
n_activity=830 dram_eff=0.0747
bk0: 34a 410738i bk1: 28a 410756i bk2: 0a 410778i bk3: 0a 410778i bk4: 0a 410778i bk5: 0a 410778i bk6: 0a 410778i bk7: 0a 410778i bk8: 0a 410778i bk9: 0a 410778i bk10: 0a 410778i bk11: 0a 410778i bk12: 0a 410778i bk13: 0a 410778i bk14: 0a 410778i bk15: 0a 410778i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.967742
Row_Buffer_Locality_read = 0.967742
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000151 
total_CMD = 410778 
util_bw = 62 
Wasted_Col = 62 
Wasted_Row = 0 
Idle = 410654 

BW Util Bottlenecks: 
RCDc_limit = 44 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 18 
rwq = 0 
CCDLc_limit_alone = 18 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 410778 
n_nop = 410714 
Read = 62 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 62 
total_req = 62 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 62 
Row_Bus_Util =  0.000005 
CoL_Bus_Util = 0.000151 
Either_Row_CoL_Bus_Util = 0.000156 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000185 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000185015
Memory Partition 18: 
Cache L2_bank_036:
MSHR contents

Cache L2_bank_037:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[18]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=410778 n_nop=410686 n_act=3 n_pre=0 n_ref_event=0 n_req=89 n_rd=89 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002167
n_activity=1287 dram_eff=0.06915
bk0: 52a 410732i bk1: 36a 410744i bk2: 0a 410778i bk3: 1a 410756i bk4: 0a 410778i bk5: 0a 410778i bk6: 0a 410778i bk7: 0a 410778i bk8: 0a 410778i bk9: 0a 410778i bk10: 0a 410778i bk11: 0a 410778i bk12: 0a 410778i bk13: 0a 410778i bk14: 0a 410778i bk15: 0a 410778i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.966292
Row_Buffer_Locality_read = 0.966292
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000217 
total_CMD = 410778 
util_bw = 89 
Wasted_Col = 102 
Wasted_Row = 0 
Idle = 410587 

BW Util Bottlenecks: 
RCDc_limit = 66 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 36 
rwq = 0 
CCDLc_limit_alone = 36 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 410778 
n_nop = 410686 
Read = 89 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 0 
n_req = 89 
total_req = 89 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 89 
Row_Bus_Util =  0.000007 
CoL_Bus_Util = 0.000217 
Either_Row_CoL_Bus_Util = 0.000224 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000260 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.000260481
Memory Partition 19: 
Cache L2_bank_038:
MSHR contents

Cache L2_bank_039:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[19]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=410778 n_nop=410695 n_act=2 n_pre=0 n_ref_event=0 n_req=81 n_rd=81 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001972
n_activity=1276 dram_eff=0.06348
bk0: 39a 410750i bk1: 42a 410756i bk2: 0a 410778i bk3: 0a 410778i bk4: 0a 410778i bk5: 0a 410778i bk6: 0a 410778i bk7: 0a 410778i bk8: 0a 410778i bk9: 0a 410778i bk10: 0a 410778i bk11: 0a 410778i bk12: 0a 410778i bk13: 0a 410778i bk14: 0a 410778i bk15: 0a 410778i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.975309
Row_Buffer_Locality_read = 0.975309
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.015504
Bank_Level_Parallism_Col = 1.015748
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.015748 

BW Util details:
bwutil = 0.000197 
total_CMD = 410778 
util_bw = 81 
Wasted_Col = 48 
Wasted_Row = 0 
Idle = 410649 

BW Util Bottlenecks: 
RCDc_limit = 42 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 410778 
n_nop = 410695 
Read = 81 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 81 
total_req = 81 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 81 
Row_Bus_Util =  0.000005 
CoL_Bus_Util = 0.000197 
Either_Row_CoL_Bus_Util = 0.000202 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000088 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=8.76386e-05
Memory Partition 20: 
Cache L2_bank_040:
MSHR contents

Cache L2_bank_041:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[20]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=410778 n_nop=410691 n_act=2 n_pre=0 n_ref_event=0 n_req=85 n_rd=85 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002069
n_activity=1218 dram_eff=0.06979
bk0: 41a 410738i bk1: 44a 410750i bk2: 0a 410778i bk3: 0a 410778i bk4: 0a 410778i bk5: 0a 410778i bk6: 0a 410778i bk7: 0a 410778i bk8: 0a 410778i bk9: 0a 410778i bk10: 0a 410778i bk11: 0a 410778i bk12: 0a 410778i bk13: 0a 410778i bk14: 0a 410778i bk15: 0a 410778i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.976471
Row_Buffer_Locality_read = 0.976471
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000207 
total_CMD = 410778 
util_bw = 85 
Wasted_Col = 68 
Wasted_Row = 0 
Idle = 410625 

BW Util Bottlenecks: 
RCDc_limit = 44 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 24 
rwq = 0 
CCDLc_limit_alone = 24 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 410778 
n_nop = 410691 
Read = 85 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 85 
total_req = 85 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 85 
Row_Bus_Util =  0.000005 
CoL_Bus_Util = 0.000207 
Either_Row_CoL_Bus_Util = 0.000212 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000051 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=5.11225e-05
Memory Partition 21: 
Cache L2_bank_042:
MSHR contents

Cache L2_bank_043:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[21]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=410778 n_nop=410703 n_act=2 n_pre=0 n_ref_event=0 n_req=73 n_rd=73 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001777
n_activity=1183 dram_eff=0.06171
bk0: 46a 410750i bk1: 27a 410753i bk2: 0a 410778i bk3: 0a 410778i bk4: 0a 410778i bk5: 0a 410778i bk6: 0a 410778i bk7: 0a 410778i bk8: 0a 410778i bk9: 0a 410778i bk10: 0a 410778i bk11: 0a 410778i bk12: 0a 410778i bk13: 0a 410778i bk14: 0a 410778i bk15: 0a 410778i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.972603
Row_Buffer_Locality_read = 0.972603
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.008000
Bank_Level_Parallism_Col = 1.008130
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.008130 

BW Util details:
bwutil = 0.000178 
total_CMD = 410778 
util_bw = 73 
Wasted_Col = 52 
Wasted_Row = 0 
Idle = 410653 

BW Util Bottlenecks: 
RCDc_limit = 43 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 9 
rwq = 0 
CCDLc_limit_alone = 9 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 410778 
n_nop = 410703 
Read = 73 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 73 
total_req = 73 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 73 
Row_Bus_Util =  0.000005 
CoL_Bus_Util = 0.000178 
Either_Row_CoL_Bus_Util = 0.000183 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000088 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=8.76386e-05
Memory Partition 22: 
Cache L2_bank_044:
MSHR contents

Cache L2_bank_045:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[22]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=410778 n_nop=410720 n_act=2 n_pre=0 n_ref_event=0 n_req=56 n_rd=56 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001363
n_activity=918 dram_eff=0.061
bk0: 16a 410750i bk1: 40a 410756i bk2: 0a 410778i bk3: 0a 410778i bk4: 0a 410778i bk5: 0a 410778i bk6: 0a 410778i bk7: 0a 410778i bk8: 0a 410778i bk9: 0a 410778i bk10: 0a 410778i bk11: 0a 410778i bk12: 0a 410778i bk13: 0a 410778i bk14: 0a 410778i bk15: 0a 410778i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.964286
Row_Buffer_Locality_read = 0.964286
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000136 
total_CMD = 410778 
util_bw = 56 
Wasted_Col = 50 
Wasted_Row = 0 
Idle = 410672 

BW Util Bottlenecks: 
RCDc_limit = 44 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 410778 
n_nop = 410720 
Read = 56 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 56 
total_req = 56 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 56 
Row_Bus_Util =  0.000005 
CoL_Bus_Util = 0.000136 
Either_Row_CoL_Bus_Util = 0.000141 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000090 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=9.0073e-05
Memory Partition 23: 
Cache L2_bank_046:
MSHR contents

Cache L2_bank_047:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[23]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=410778 n_nop=410700 n_act=2 n_pre=0 n_ref_event=0 n_req=76 n_rd=76 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.000185
n_activity=1238 dram_eff=0.06139
bk0: 48a 410747i bk1: 28a 410756i bk2: 0a 410778i bk3: 0a 410778i bk4: 0a 410778i bk5: 0a 410778i bk6: 0a 410778i bk7: 0a 410778i bk8: 0a 410778i bk9: 0a 410778i bk10: 0a 410778i bk11: 0a 410778i bk12: 0a 410778i bk13: 0a 410778i bk14: 0a 410778i bk15: 0a 410778i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.973684
Row_Buffer_Locality_read = 0.973684
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000185 
total_CMD = 410778 
util_bw = 76 
Wasted_Col = 53 
Wasted_Row = 0 
Idle = 410649 

BW Util Bottlenecks: 
RCDc_limit = 44 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 9 
rwq = 0 
CCDLc_limit_alone = 9 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 410778 
n_nop = 410700 
Read = 76 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 76 
total_req = 76 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 76 
Row_Bus_Util =  0.000005 
CoL_Bus_Util = 0.000185 
Either_Row_CoL_Bus_Util = 0.000190 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000083 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=8.27698e-05
Memory Partition 24: 
Cache L2_bank_048:
MSHR contents

Cache L2_bank_049:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[24]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=410778 n_nop=410701 n_act=2 n_pre=0 n_ref_event=0 n_req=75 n_rd=75 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001826
n_activity=1189 dram_eff=0.06308
bk0: 34a 410753i bk1: 41a 410753i bk2: 0a 410778i bk3: 0a 410778i bk4: 0a 410778i bk5: 0a 410778i bk6: 0a 410778i bk7: 0a 410778i bk8: 0a 410778i bk9: 0a 410778i bk10: 0a 410778i bk11: 0a 410778i bk12: 0a 410778i bk13: 0a 410778i bk14: 0a 410778i bk15: 0a 410778i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.973333
Row_Buffer_Locality_read = 0.973333
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000183 
total_CMD = 410778 
util_bw = 75 
Wasted_Col = 50 
Wasted_Row = 0 
Idle = 410653 

BW Util Bottlenecks: 
RCDc_limit = 44 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 410778 
n_nop = 410701 
Read = 75 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 75 
total_req = 75 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 75 
Row_Bus_Util =  0.000005 
CoL_Bus_Util = 0.000183 
Either_Row_CoL_Bus_Util = 0.000187 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000046 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=4.62537e-05
Memory Partition 25: 
Cache L2_bank_050:
MSHR contents

Cache L2_bank_051:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[25]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=410778 n_nop=410717 n_act=2 n_pre=0 n_ref_event=0 n_req=59 n_rd=59 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001436
n_activity=956 dram_eff=0.06172
bk0: 32a 410753i bk1: 27a 410750i bk2: 0a 410778i bk3: 0a 410778i bk4: 0a 410778i bk5: 0a 410778i bk6: 0a 410778i bk7: 0a 410778i bk8: 0a 410778i bk9: 0a 410778i bk10: 0a 410778i bk11: 0a 410778i bk12: 0a 410778i bk13: 0a 410778i bk14: 0a 410778i bk15: 0a 410778i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.966102
Row_Buffer_Locality_read = 0.966102
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000144 
total_CMD = 410778 
util_bw = 59 
Wasted_Col = 53 
Wasted_Row = 0 
Idle = 410666 

BW Util Bottlenecks: 
RCDc_limit = 44 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 9 
rwq = 0 
CCDLc_limit_alone = 9 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 410778 
n_nop = 410717 
Read = 59 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 59 
total_req = 59 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 59 
Row_Bus_Util =  0.000005 
CoL_Bus_Util = 0.000144 
Either_Row_CoL_Bus_Util = 0.000148 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000093 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=9.25074e-05
Memory Partition 26: 
Cache L2_bank_052:
MSHR contents

Cache L2_bank_053:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[26]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=410778 n_nop=410711 n_act=2 n_pre=0 n_ref_event=0 n_req=65 n_rd=65 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001582
n_activity=931 dram_eff=0.06982
bk0: 26a 410747i bk1: 39a 410753i bk2: 0a 410778i bk3: 0a 410778i bk4: 0a 410778i bk5: 0a 410778i bk6: 0a 410778i bk7: 0a 410778i bk8: 0a 410778i bk9: 0a 410778i bk10: 0a 410778i bk11: 0a 410778i bk12: 0a 410778i bk13: 0a 410778i bk14: 0a 410778i bk15: 0a 410778i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.969231
Row_Buffer_Locality_read = 0.969231
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000158 
total_CMD = 410778 
util_bw = 65 
Wasted_Col = 56 
Wasted_Row = 0 
Idle = 410657 

BW Util Bottlenecks: 
RCDc_limit = 44 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 12 
rwq = 0 
CCDLc_limit_alone = 12 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 410778 
n_nop = 410711 
Read = 65 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 65 
total_req = 65 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 65 
Row_Bus_Util =  0.000005 
CoL_Bus_Util = 0.000158 
Either_Row_CoL_Bus_Util = 0.000163 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000105 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000104679
Memory Partition 27: 
Cache L2_bank_054:
MSHR contents

Cache L2_bank_055:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[27]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=410778 n_nop=410705 n_act=4 n_pre=0 n_ref_event=0 n_req=69 n_rd=69 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.000168
n_activity=1152 dram_eff=0.0599
bk0: 40a 410727i bk1: 26a 410753i bk2: 2a 410756i bk3: 1a 410756i bk4: 0a 410778i bk5: 0a 410778i bk6: 0a 410778i bk7: 0a 410778i bk8: 0a 410778i bk9: 0a 410778i bk10: 0a 410778i bk11: 0a 410778i bk12: 0a 410778i bk13: 0a 410778i bk14: 0a 410778i bk15: 0a 410778i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.942029
Row_Buffer_Locality_read = 0.942029
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.010695
Bank_Level_Parallism_Col = 1.010929
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.010929 

BW Util details:
bwutil = 0.000168 
total_CMD = 410778 
util_bw = 69 
Wasted_Col = 118 
Wasted_Row = 0 
Idle = 410591 

BW Util Bottlenecks: 
RCDc_limit = 86 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 32 
rwq = 0 
CCDLc_limit_alone = 32 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 410778 
n_nop = 410705 
Read = 69 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 69 
total_req = 69 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 69 
Row_Bus_Util =  0.000010 
CoL_Bus_Util = 0.000168 
Either_Row_CoL_Bus_Util = 0.000178 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000073 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=7.30321e-05
Memory Partition 28: 
Cache L2_bank_056:
MSHR contents

Cache L2_bank_057:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[28]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=410778 n_nop=410696 n_act=2 n_pre=0 n_ref_event=0 n_req=80 n_rd=80 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001948
n_activity=1306 dram_eff=0.06126
bk0: 51a 410756i bk1: 29a 410750i bk2: 0a 410778i bk3: 0a 410778i bk4: 0a 410778i bk5: 0a 410778i bk6: 0a 410778i bk7: 0a 410778i bk8: 0a 410778i bk9: 0a 410778i bk10: 0a 410778i bk11: 0a 410778i bk12: 0a 410778i bk13: 0a 410778i bk14: 0a 410778i bk15: 0a 410778i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.975000
Row_Buffer_Locality_read = 0.975000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000195 
total_CMD = 410778 
util_bw = 80 
Wasted_Col = 50 
Wasted_Row = 0 
Idle = 410648 

BW Util Bottlenecks: 
RCDc_limit = 44 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 410778 
n_nop = 410696 
Read = 80 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 80 
total_req = 80 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 80 
Row_Bus_Util =  0.000005 
CoL_Bus_Util = 0.000195 
Either_Row_CoL_Bus_Util = 0.000200 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000088 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=8.76386e-05
Memory Partition 29: 
Cache L2_bank_058:
MSHR contents

Cache L2_bank_059:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[29]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=410778 n_nop=410701 n_act=2 n_pre=0 n_ref_event=0 n_req=75 n_rd=75 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001826
n_activity=1232 dram_eff=0.06088
bk0: 39a 410756i bk1: 36a 410753i bk2: 0a 410778i bk3: 0a 410778i bk4: 0a 410778i bk5: 0a 410778i bk6: 0a 410778i bk7: 0a 410778i bk8: 0a 410778i bk9: 0a 410778i bk10: 0a 410778i bk11: 0a 410778i bk12: 0a 410778i bk13: 0a 410778i bk14: 0a 410778i bk15: 0a 410778i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.973333
Row_Buffer_Locality_read = 0.973333
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000183 
total_CMD = 410778 
util_bw = 75 
Wasted_Col = 47 
Wasted_Row = 0 
Idle = 410656 

BW Util Bottlenecks: 
RCDc_limit = 44 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 3 
rwq = 0 
CCDLc_limit_alone = 3 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 410778 
n_nop = 410701 
Read = 75 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 75 
total_req = 75 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 75 
Row_Bus_Util =  0.000005 
CoL_Bus_Util = 0.000183 
Either_Row_CoL_Bus_Util = 0.000187 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000046 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=4.62537e-05
Memory Partition 30: 
Cache L2_bank_060:
MSHR contents

Cache L2_bank_061:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[30]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=410778 n_nop=410675 n_act=2 n_pre=0 n_ref_event=0 n_req=101 n_rd=101 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002459
n_activity=1610 dram_eff=0.06273
bk0: 62a 410738i bk1: 39a 410756i bk2: 0a 410778i bk3: 0a 410778i bk4: 0a 410778i bk5: 0a 410778i bk6: 0a 410778i bk7: 0a 410778i bk8: 0a 410778i bk9: 0a 410778i bk10: 0a 410778i bk11: 0a 410778i bk12: 0a 410778i bk13: 0a 410778i bk14: 0a 410778i bk15: 0a 410778i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.980198
Row_Buffer_Locality_read = 0.980198
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000246 
total_CMD = 410778 
util_bw = 101 
Wasted_Col = 62 
Wasted_Row = 0 
Idle = 410615 

BW Util Bottlenecks: 
RCDc_limit = 44 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 18 
rwq = 0 
CCDLc_limit_alone = 18 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 410778 
n_nop = 410675 
Read = 101 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 101 
total_req = 101 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 101 
Row_Bus_Util =  0.000005 
CoL_Bus_Util = 0.000246 
Either_Row_CoL_Bus_Util = 0.000251 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000058 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=5.84257e-05
Memory Partition 31: 
Cache L2_bank_062:
MSHR contents

Cache L2_bank_063:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[31]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=410778 n_nop=410729 n_act=2 n_pre=0 n_ref_event=0 n_req=47 n_rd=47 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001144
n_activity=863 dram_eff=0.05446
bk0: 25a 410753i bk1: 22a 410756i bk2: 0a 410778i bk3: 0a 410778i bk4: 0a 410778i bk5: 0a 410778i bk6: 0a 410778i bk7: 0a 410778i bk8: 0a 410778i bk9: 0a 410778i bk10: 0a 410778i bk11: 0a 410778i bk12: 0a 410778i bk13: 0a 410778i bk14: 0a 410778i bk15: 0a 410778i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.957447
Row_Buffer_Locality_read = 0.957447
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000114 
total_CMD = 410778 
util_bw = 47 
Wasted_Col = 47 
Wasted_Row = 0 
Idle = 410684 

BW Util Bottlenecks: 
RCDc_limit = 44 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 3 
rwq = 0 
CCDLc_limit_alone = 3 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 410778 
n_nop = 410729 
Read = 47 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 47 
total_req = 47 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 47 
Row_Bus_Util =  0.000005 
CoL_Bus_Util = 0.000114 
Either_Row_CoL_Bus_Util = 0.000119 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000015 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=1.46064e-05

========= L2 cache stats =========
L2_cache_bank[0]: Access = 56, Miss = 41, Miss_rate = 0.732, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 62, Miss = 42, Miss_rate = 0.677, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 44, Miss = 35, Miss_rate = 0.795, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 82, Miss = 59, Miss_rate = 0.720, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 64, Miss = 46, Miss_rate = 0.719, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 40, Miss = 30, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 81, Miss = 62, Miss_rate = 0.765, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 106, Miss = 77, Miss_rate = 0.726, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 66, Miss = 47, Miss_rate = 0.712, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 93, Miss = 65, Miss_rate = 0.699, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 132, Miss = 87, Miss_rate = 0.659, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 87, Miss = 63, Miss_rate = 0.724, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[12]: Access = 93, Miss = 70, Miss_rate = 0.753, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[13]: Access = 85, Miss = 63, Miss_rate = 0.741, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[14]: Access = 48, Miss = 37, Miss_rate = 0.771, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[15]: Access = 96, Miss = 66, Miss_rate = 0.688, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[16]: Access = 91, Miss = 65, Miss_rate = 0.714, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[17]: Access = 74, Miss = 56, Miss_rate = 0.757, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[18]: Access = 107, Miss = 78, Miss_rate = 0.729, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[19]: Access = 69, Miss = 50, Miss_rate = 0.725, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[20]: Access = 69, Miss = 47, Miss_rate = 0.681, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[21]: Access = 55, Miss = 39, Miss_rate = 0.709, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[22]: Access = 92, Miss = 61, Miss_rate = 0.663, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[23]: Access = 85, Miss = 62, Miss_rate = 0.729, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[24]: Access = 61, Miss = 47, Miss_rate = 0.770, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[25]: Access = 102, Miss = 73, Miss_rate = 0.716, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[26]: Access = 109, Miss = 78, Miss_rate = 0.716, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[27]: Access = 117, Miss = 80, Miss_rate = 0.684, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[28]: Access = 111, Miss = 72, Miss_rate = 0.649, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[29]: Access = 82, Miss = 59, Miss_rate = 0.720, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[30]: Access = 147, Miss = 106, Miss_rate = 0.721, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[31]: Access = 94, Miss = 69, Miss_rate = 0.734, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 2700
L2_total_cache_misses = 1932
L2_total_cache_miss_rate = 0.7156
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 414
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 308
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 869
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 354
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 175
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 580
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 1591
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 1109
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.000
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=5439
icnt_total_pkts_simt_to_mem=5439
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 5439
Req_Network_cycles = 92769
Req_Network_injected_packets_per_cycle =       0.0586 
Req_Network_conflicts_per_cycle =       0.0022
Req_Network_conflicts_per_cycle_util =       0.0997
Req_Bank_Level_Parallism =       2.6584
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.0001
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0009

Reply_Network_injected_packets_num = 5439
Reply_Network_cycles = 92769
Reply_Network_injected_packets_per_cycle =        0.0586
Reply_Network_conflicts_per_cycle =        0.0020
Reply_Network_conflicts_per_cycle_util =       0.0682
Reply_Bank_Level_Parallism =       2.0371
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.0000
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0013
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 11 sec (11 sec)
gpgpu_simulation_rate = 32884 (inst/sec)
gpgpu_simulation_rate = 8433 (cycle/sec)
gpgpu_silicon_slowdown = 134234x
Processing kernel /root/Repos/shared/accel-sim-framework/hw_run/traces/device-0/12.8/nw-rodinia-2.0-ft/128_10___data_result_128_10_txt/traces/kernel-11-ctx_0x55953fa72040.traceg.xz
-kernel name = _Z20needle_cuda_shared_2PiS_S_iiii
-kernel id = 11
-grid dim = (5,1,1)
-block dim = (16,1,1)
-shmem = 2180
-nregs = 40
-binary version = 86
-cuda stream id = 0
-shmem base_addr = 0x00007f3d29000000
-local mem base_addr = 0x00007f3d27000000
-nvbit version = 1.7.6
-accelsim tracer version = 5
-enable lineinfo = 0
Header info loaded for kernel command : /root/Repos/shared/accel-sim-framework/hw_run/traces/device-0/12.8/nw-rodinia-2.0-ft/128_10___data_result_128_10_txt/traces/kernel-11-ctx_0x55953fa72040.traceg.xz
launching kernel name: _Z20needle_cuda_shared_2PiS_S_iiii uid: 11 cuda_stream_id: 0
GPGPU-Sim uArch: Shader 3 bind to kernel 11 '_Z20needle_cuda_shared_2PiS_S_iiii'
GPGPU-Sim: Reconfigure L1 cache to 120KB
thread block = 0,0,0
GPGPU-Sim uArch: Shader 4 bind to kernel 11 '_Z20needle_cuda_shared_2PiS_S_iiii'
thread block = 1,0,0
GPGPU-Sim uArch: Shader 5 bind to kernel 11 '_Z20needle_cuda_shared_2PiS_S_iiii'
thread block = 2,0,0
GPGPU-Sim uArch: Shader 6 bind to kernel 11 '_Z20needle_cuda_shared_2PiS_S_iiii'
thread block = 3,0,0
GPGPU-Sim uArch: Shader 7 bind to kernel 11 '_Z20needle_cuda_shared_2PiS_S_iiii'
thread block = 4,0,0
Destroy streams for kernel 11: size 0
kernel_name = _Z20needle_cuda_shared_2PiS_S_iiii 
kernel_launch_uid = 11 
kernel_stream_id = 0
gpu_sim_cycle = 9094
gpu_sim_insn = 36735
gpu_ipc =       4.0395
gpu_tot_sim_cycle = 101863
gpu_tot_sim_insn = 398466
gpu_tot_ipc =       3.9118
gpu_tot_issued_cta = 54
gpu_occupancy = 2.0833% 
gpu_tot_occupancy = 2.0833% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.0610
partiton_level_parallism_total  =       0.0588
partiton_level_parallism_util =       3.0000
partiton_level_parallism_util_total  =       2.6867
L2_BW  =       2.2107 GB/Sec
L2_BW_total  =       2.1316 GB/Sec
gpu_total_sim_rate=33205

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 224, Miss = 194, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 224, Miss = 194, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 224, Miss = 194, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 224, Miss = 194, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 224, Miss = 194, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 224, Miss = 194, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 224, Miss = 194, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 224, Miss = 194, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[28]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[29]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[30]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[31]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[32]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[33]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[34]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[35]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[36]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[37]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[38]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[39]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[40]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[41]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[42]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[43]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[44]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[45]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 6048
	L1D_total_cache_misses = 5238
	L1D_total_cache_miss_rate = 0.8661
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.004
	L1D_cache_fill_port_util = 0.016
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 54
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 2200
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 1310
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 756
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 418
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 1310
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 3564
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 2484

Total_core_cache_fail_stats:
ctas_completed 54, Shader 0 warp_id issue ditsribution:
warp_id:
0, 
distro:
1319, 
gpgpu_n_tot_thrd_icount = 1140480
gpgpu_n_tot_w_icount = 35640
gpgpu_n_stall_shd_mem = 23382
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 3510
gpgpu_n_mem_write_global = 2484
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 15606
gpgpu_n_store_insn = 13824
gpgpu_n_shmem_insn = 98550
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 22680
gpgpu_n_l1cache_bkconflict = 702
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 22680
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 702
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:234	W0_Idle:680584	W0_Scoreboard:173444	W1:1566	W2:1404	W3:1404	W4:1404	W5:1404	W6:1404	W7:1404	W8:1404	W9:1404	W10:1404	W11:1404	W12:1404	W13:1404	W14:1404	W15:1404	W16:14364	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:0
single_issue_nums: WS0:35640	WS1:0	WS2:0	WS3:0	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 28080 {8:3510,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 99360 {40:2484,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 140400 {40:3510,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 19872 {8:2484,}
maxmflatency = 505 
max_icnt2mem_latency = 52 
maxmrqlatency = 6 
max_icnt2sh_latency = 6 
averagemflatency = 337 
avg_icnt2mem_latency = 45 
avg_mrq_latency = 0 
avg_icnt2sh_latency = 2 
mrq_lat_table:2523 	13 	44 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	3414 	2580 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	5994 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	5966 	28 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	28 	33 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:      5535      5556         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:      5633      6155      6171         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:      5556      6168         0      6156         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:      5604      5583         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:      6159      6172         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:      6154      6129         0      6154         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:      5618      5611      6153      6164         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:      6162      6148         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:      5590      5549         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:      5633      5569      6170         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:      6163      5625         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:      5583      5562         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:      6167      5646         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:      5625      5633         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:      5597      5576         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:      6171      5590         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:      6097      6089         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:      5547      5505         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:      5498      5578         0      6091         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:      5485      5498         0      6098         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:      5549      5533         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:      5491      5512         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:      5505      6061         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:      5547      5485         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:      6105      5581         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:      5578      5533         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:      6087      5547         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:      6093      5554      6105      6100         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:      6101      5540         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:      6104      5575         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:      5519      5491         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:      6088      5491         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]: 36.000000 27.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]: 26.000000 32.000000  2.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]: 24.000000 17.000000      -nan  1.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]: 28.000000 71.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]: 41.000000 26.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]: 37.000000 37.000000      -nan  2.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]: 35.000000 50.000000  2.000000  1.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]: 33.000000 30.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[8]: 44.000000 45.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[9]: 46.000000 59.000000  2.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[10]: 27.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[11]: 29.000000 61.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[12]: 46.000000 37.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[13]: 50.000000 48.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[14]: 53.000000 49.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[15]: 48.000000 54.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[16]: 43.000000 56.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[17]: 34.000000 36.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[18]: 52.000000 44.000000      -nan  1.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[19]: 39.000000 49.000000      -nan  1.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[20]: 41.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[21]: 46.000000 29.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[22]: 16.000000 49.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[23]: 48.000000 33.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[24]: 35.000000 46.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[25]: 32.000000 31.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[26]: 26.000000 47.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[27]: 40.000000 28.000000  2.000000  2.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[28]: 51.000000 34.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[29]: 39.000000 41.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[30]: 62.000000 42.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[31]: 25.000000 28.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 2580/74 = 34.864864
number of bytes read:
dram[0]:      1152       864         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:       832      1024        64         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:       768       544         0        32         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:       896      2272         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:      1312       832         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:      1184      1184         0        64         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:      1120      1600        64        32         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:      1056       960         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:      1408      1440         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:      1472      1888        64         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:       864      1024         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:       928      1952         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:      1472      1184         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:      1600      1536         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:      1696      1568         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:      1536      1728         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:      1376      1792         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:      1088      1152         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:      1664      1408         0        32         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:      1248      1568         0        32         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:      1312      2048         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:      1472       928         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:       512      1568         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:      1536      1056         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:      1120      1472         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:      1024       992         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:       832      1504         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:      1280       896        64        64         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:      1632      1088         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:      1248      1312         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:      1984      1344         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:       800       896         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total bytes read: 82560
Bmin_bank_accesses = 0!
chip skew: 3424/1344 = 2.55
number of bytes accessed:
dram[0]:      1152       864         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:       832      1024        64         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:       768       544         0        32         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:       896      2272         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:      1312       832         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:      1184      1184         0        64         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:      1120      1600        64        32         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:      1056       960         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:      1408      1440         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:      1472      1888        64         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:       864      1024         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:       928      1952         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:      1472      1184         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:      1600      1536         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:      1696      1568         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:      1536      1728         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:      1376      1792         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:      1088      1152         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:      1664      1408         0        32         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:      1248      1568         0        32         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:      1312      2048         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:      1472       928         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:       512      1568         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:      1536      1056         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:      1120      1472         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:      1024       992         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:       832      1504         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:      1280       896        64        64         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:      1632      1088         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:      1248      1312         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:      1984      1344         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:       800       896         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram bytes accesed = 82560
min_bank_accesses = 0!
chip skew: 3424/1344 = 2.55
number of bytes written:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:         24        25    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:         25        23        37    none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:         28        28    none          23    none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:         27        23    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:         28        26    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:         32        27    none          33    none      none      none      none      none      none      none      none      none      none      none      none  
dram[6]:         24        23        34        52    none      none      none      none      none      none      none      none      none      none      none      none  
dram[7]:         23        29    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[8]:         23        22    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[9]:         18        23        37    none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[10]:         28        23    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[11]:         26        23    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[12]:         23        26    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[13]:         24        29    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[14]:         23        23    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[15]:         26        26    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[16]:         27        19    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[17]:         17        27    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[18]:         18        19    none          21    none      none      none      none      none      none      none      none      none      none      none      none  
dram[19]:         24        24    none          50    none      none      none      none      none      none      none      none      none      none      none      none  
dram[20]:         22        20    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[21]:         23        30    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[22]:         23        24    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[23]:         26        23    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[24]:         21        21    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[25]:         24        27    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[26]:         28        21    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[27]:         20        23        35        36    none      none      none      none      none      none      none      none      none      none      none      none  
dram[28]:         21        22    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[29]:         25        21    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[30]:         21        23    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[31]:         27        23    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        501       504         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[1]:        501       502       502         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:        504       503         0       504         0         0         0         0         0         0         0         0         0         0         0         0
dram[3]:        504       501         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:        502       503         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[5]:        502       502         0       503         0         0         0         0         0         0         0         0         0         0         0         0
dram[6]:        504       502       501       502         0         0         0         0         0         0         0         0         0         0         0         0
dram[7]:        502       501         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[8]:        504       502         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[9]:        503       501       502         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[10]:        502       504         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[11]:        501       501         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[12]:        503       503         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[13]:        504       501         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[14]:        504       501         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[15]:        503       505         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[16]:        437       437         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[17]:        440       436         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[18]:        438       443         0       437         0         0         0         0         0         0         0         0         0         0         0         0
dram[19]:        438       437       238       437         0         0         0         0         0         0         0         0         0         0         0         0
dram[20]:        438       437         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[21]:        438       436         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[22]:        439       438         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[23]:        438       436         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[24]:        438       436         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[25]:        439       437         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[26]:        439       439         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[27]:        436       437       437       439         0         0         0         0         0         0         0         0         0         0         0         0
dram[28]:        437       438         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[29]:        438       437         0       238         0         0         0         0         0         0         0         0         0         0         0         0
dram[30]:        437       436         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[31]:        437       436         0         0         0         0         0         0         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=451046 n_nop=450981 n_act=2 n_pre=0 n_ref_event=0 n_req=63 n_rd=63 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0005587
n_activity=1043 dram_eff=0.2416
bk0: 36a 450999i bk1: 27a 451004i bk2: 0a 451045i bk3: 0a 451045i bk4: 0a 451045i bk5: 0a 451046i bk6: 0a 451046i bk7: 0a 451046i bk8: 0a 451046i bk9: 0a 451046i bk10: 0a 451046i bk11: 0a 451046i bk12: 0a 451046i bk13: 0a 451046i bk14: 0a 451046i bk15: 0a 451047i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968254
Row_Buffer_Locality_read = 0.968254
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.020000
Bank_Level_Parallism_Col = 1.020270
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.020270 

BW Util details:
bwutil = 0.000559 
total_CMD = 451046 
util_bw = 252 
Wasted_Col = 80 
Wasted_Row = 0 
Idle = 450714 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 32 
rwq = 0 
CCDLc_limit_alone = 32 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 451046 
n_nop = 450981 
Read = 63 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 63 
total_req = 63 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 63 
Row_Bus_Util =  0.000004 
CoL_Bus_Util = 0.000140 
Either_Row_CoL_Bus_Util = 0.000144 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000047 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=4.65584e-05
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=451046 n_nop=450983 n_act=3 n_pre=0 n_ref_event=0 n_req=60 n_rd=60 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0005321
n_activity=1067 dram_eff=0.2249
bk0: 26a 451005i bk1: 32a 450995i bk2: 2a 451020i bk3: 0a 451044i bk4: 0a 451045i bk5: 0a 451046i bk6: 0a 451046i bk7: 0a 451046i bk8: 0a 451046i bk9: 0a 451046i bk10: 0a 451046i bk11: 0a 451046i bk12: 0a 451046i bk13: 0a 451046i bk14: 0a 451047i bk15: 0a 451047i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.950000
Row_Buffer_Locality_read = 0.950000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000532 
total_CMD = 451046 
util_bw = 240 
Wasted_Col = 104 
Wasted_Row = 0 
Idle = 450702 

BW Util Bottlenecks: 
RCDc_limit = 72 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 32 
rwq = 0 
CCDLc_limit_alone = 32 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 451046 
n_nop = 450983 
Read = 60 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 0 
n_req = 60 
total_req = 60 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 60 
Row_Bus_Util =  0.000007 
CoL_Bus_Util = 0.000133 
Either_Row_CoL_Bus_Util = 0.000140 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000035 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=3.54731e-05
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=451046 n_nop=451001 n_act=3 n_pre=0 n_ref_event=0 n_req=42 n_rd=42 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0003725
n_activity=848 dram_eff=0.1981
bk0: 24a 451008i bk1: 17a 451017i bk2: 0a 451046i bk3: 1a 451021i bk4: 0a 451044i bk5: 0a 451045i bk6: 0a 451045i bk7: 0a 451045i bk8: 0a 451045i bk9: 0a 451046i bk10: 0a 451046i bk11: 0a 451046i bk12: 0a 451046i bk13: 0a 451046i bk14: 0a 451046i bk15: 0a 451048i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.928571
Row_Buffer_Locality_read = 0.928571
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000372 
total_CMD = 451046 
util_bw = 168 
Wasted_Col = 88 
Wasted_Row = 0 
Idle = 450790 

BW Util Bottlenecks: 
RCDc_limit = 72 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 16 
rwq = 0 
CCDLc_limit_alone = 16 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 451046 
n_nop = 451001 
Read = 42 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 0 
n_req = 42 
total_req = 42 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 42 
Row_Bus_Util =  0.000007 
CoL_Bus_Util = 0.000093 
Either_Row_CoL_Bus_Util = 0.000100 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000044 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=4.43414e-05
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=451046 n_nop=450945 n_act=2 n_pre=0 n_ref_event=0 n_req=99 n_rd=99 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.000878
n_activity=1646 dram_eff=0.2406
bk0: 28a 451001i bk1: 71a 450941i bk2: 0a 451045i bk3: 0a 451045i bk4: 0a 451045i bk5: 0a 451046i bk6: 0a 451046i bk7: 0a 451046i bk8: 0a 451046i bk9: 0a 451046i bk10: 0a 451046i bk11: 0a 451046i bk12: 0a 451046i bk13: 0a 451046i bk14: 0a 451046i bk15: 0a 451047i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.979798
Row_Buffer_Locality_read = 0.979798
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000878 
total_CMD = 451046 
util_bw = 396 
Wasted_Col = 117 
Wasted_Row = 0 
Idle = 450533 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 69 
rwq = 0 
CCDLc_limit_alone = 69 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 451046 
n_nop = 450945 
Read = 99 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 99 
total_req = 99 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 99 
Row_Bus_Util =  0.000004 
CoL_Bus_Util = 0.000219 
Either_Row_CoL_Bus_Util = 0.000224 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000140 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000139675
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=451046 n_nop=450977 n_act=2 n_pre=0 n_ref_event=0 n_req=67 n_rd=67 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0005942
n_activity=1129 dram_eff=0.2374
bk0: 41a 450990i bk1: 26a 451004i bk2: 0a 451045i bk3: 0a 451045i bk4: 0a 451045i bk5: 0a 451045i bk6: 0a 451045i bk7: 0a 451046i bk8: 0a 451046i bk9: 0a 451046i bk10: 0a 451046i bk11: 0a 451046i bk12: 0a 451046i bk13: 0a 451047i bk14: 0a 451047i bk15: 0a 451047i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.970149
Row_Buffer_Locality_read = 0.970149
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000594 
total_CMD = 451046 
util_bw = 268 
Wasted_Col = 90 
Wasted_Row = 0 
Idle = 450688 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 42 
rwq = 0 
CCDLc_limit_alone = 42 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 451046 
n_nop = 450977 
Read = 67 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 67 
total_req = 67 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 67 
Row_Bus_Util =  0.000004 
CoL_Bus_Util = 0.000149 
Either_Row_CoL_Bus_Util = 0.000153 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000009 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=8.86828e-06
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=451046 n_nop=450967 n_act=3 n_pre=0 n_ref_event=0 n_req=76 n_rd=76 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.000674
n_activity=1161 dram_eff=0.2618
bk0: 37a 450995i bk1: 37a 450987i bk2: 0a 451046i bk3: 2a 451019i bk4: 0a 451045i bk5: 0a 451045i bk6: 0a 451045i bk7: 0a 451045i bk8: 0a 451045i bk9: 0a 451045i bk10: 0a 451045i bk11: 0a 451045i bk12: 0a 451047i bk13: 0a 451047i bk14: 0a 451047i bk15: 0a 451047i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.960526
Row_Buffer_Locality_read = 0.960526
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.009390
Bank_Level_Parallism_Col = 1.009524
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.009524 

BW Util details:
bwutil = 0.000674 
total_CMD = 451046 
util_bw = 304 
Wasted_Col = 113 
Wasted_Row = 0 
Idle = 450629 

BW Util Bottlenecks: 
RCDc_limit = 66 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 47 
rwq = 0 
CCDLc_limit_alone = 47 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 451046 
n_nop = 450967 
Read = 76 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 0 
n_req = 76 
total_req = 76 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 76 
Row_Bus_Util =  0.000007 
CoL_Bus_Util = 0.000168 
Either_Row_CoL_Bus_Util = 0.000175 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000007 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=6.65121e-06
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=451046 n_nop=450954 n_act=4 n_pre=0 n_ref_event=0 n_req=88 n_rd=88 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0007804
n_activity=1486 dram_eff=0.2369
bk0: 35a 450994i bk1: 50a 450982i bk2: 2a 451019i bk3: 1a 451020i bk4: 0a 451043i bk5: 0a 451044i bk6: 0a 451044i bk7: 0a 451045i bk8: 0a 451046i bk9: 0a 451046i bk10: 0a 451046i bk11: 0a 451046i bk12: 0a 451046i bk13: 0a 451046i bk14: 0a 451046i bk15: 0a 451048i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.954545
Row_Buffer_Locality_read = 0.954545
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000780 
total_CMD = 451046 
util_bw = 352 
Wasted_Col = 147 
Wasted_Row = 0 
Idle = 450547 

BW Util Bottlenecks: 
RCDc_limit = 96 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 51 
rwq = 0 
CCDLc_limit_alone = 51 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 451046 
n_nop = 450954 
Read = 88 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 88 
total_req = 88 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 88 
Row_Bus_Util =  0.000009 
CoL_Bus_Util = 0.000195 
Either_Row_CoL_Bus_Util = 0.000204 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000142 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000141892
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=451046 n_nop=450981 n_act=2 n_pre=0 n_ref_event=0 n_req=63 n_rd=63 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0005587
n_activity=1088 dram_eff=0.2316
bk0: 33a 451005i bk1: 30a 450998i bk2: 0a 451046i bk3: 0a 451046i bk4: 0a 451046i bk5: 0a 451046i bk6: 0a 451046i bk7: 0a 451046i bk8: 0a 451046i bk9: 0a 451046i bk10: 0a 451046i bk11: 0a 451046i bk12: 0a 451046i bk13: 0a 451046i bk14: 0a 451046i bk15: 0a 451046i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968254
Row_Buffer_Locality_read = 0.968254
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000559 
total_CMD = 451046 
util_bw = 252 
Wasted_Col = 83 
Wasted_Row = 0 
Idle = 450711 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 35 
rwq = 0 
CCDLc_limit_alone = 35 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 451046 
n_nop = 450981 
Read = 63 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 63 
total_req = 63 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 63 
Row_Bus_Util =  0.000004 
CoL_Bus_Util = 0.000140 
Either_Row_CoL_Bus_Util = 0.000144 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=451046 n_nop=450955 n_act=2 n_pre=0 n_ref_event=0 n_req=89 n_rd=89 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0007893
n_activity=1559 dram_eff=0.2284
bk0: 44a 450993i bk1: 45a 450995i bk2: 0a 451045i bk3: 0a 451045i bk4: 0a 451045i bk5: 0a 451046i bk6: 0a 451046i bk7: 0a 451046i bk8: 0a 451046i bk9: 0a 451046i bk10: 0a 451046i bk11: 0a 451046i bk12: 0a 451046i bk13: 0a 451046i bk14: 0a 451046i bk15: 0a 451047i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.977528
Row_Buffer_Locality_read = 0.977528
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000789 
total_CMD = 451046 
util_bw = 356 
Wasted_Col = 99 
Wasted_Row = 0 
Idle = 450591 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 51 
rwq = 0 
CCDLc_limit_alone = 51 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 451046 
n_nop = 450955 
Read = 89 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 89 
total_req = 89 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 89 
Row_Bus_Util =  0.000004 
CoL_Bus_Util = 0.000197 
Either_Row_CoL_Bus_Util = 0.000202 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000093 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=9.31169e-05
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=451046 n_nop=450936 n_act=3 n_pre=0 n_ref_event=0 n_req=107 n_rd=107 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0009489
n_activity=1734 dram_eff=0.2468
bk0: 46a 450971i bk1: 59a 450989i bk2: 2a 451021i bk3: 0a 451044i bk4: 0a 451044i bk5: 0a 451045i bk6: 0a 451045i bk7: 0a 451045i bk8: 0a 451046i bk9: 0a 451046i bk10: 0a 451046i bk11: 0a 451046i bk12: 0a 451047i bk13: 0a 451047i bk14: 0a 451047i bk15: 0a 451047i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.971963
Row_Buffer_Locality_read = 0.971963
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000949 
total_CMD = 451046 
util_bw = 428 
Wasted_Col = 145 
Wasted_Row = 0 
Idle = 450473 

BW Util Bottlenecks: 
RCDc_limit = 72 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 73 
rwq = 0 
CCDLc_limit_alone = 73 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 451046 
n_nop = 450936 
Read = 107 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 0 
n_req = 107 
total_req = 107 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 107 
Row_Bus_Util =  0.000007 
CoL_Bus_Util = 0.000237 
Either_Row_CoL_Bus_Util = 0.000244 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000091 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=9.08998e-05
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=451046 n_nop=450985 n_act=2 n_pre=0 n_ref_event=0 n_req=59 n_rd=59 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0005232
n_activity=1013 dram_eff=0.233
bk0: 27a 451007i bk1: 32a 450985i bk2: 0a 451046i bk3: 0a 451046i bk4: 0a 451046i bk5: 0a 451046i bk6: 0a 451046i bk7: 0a 451046i bk8: 0a 451046i bk9: 0a 451046i bk10: 0a 451046i bk11: 0a 451046i bk12: 0a 451046i bk13: 0a 451046i bk14: 0a 451046i bk15: 0a 451046i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.966102
Row_Buffer_Locality_read = 0.966102
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000523 
total_CMD = 451046 
util_bw = 236 
Wasted_Col = 83 
Wasted_Row = 0 
Idle = 450727 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 35 
rwq = 0 
CCDLc_limit_alone = 35 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 451046 
n_nop = 450985 
Read = 59 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 59 
total_req = 59 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 59 
Row_Bus_Util =  0.000004 
CoL_Bus_Util = 0.000131 
Either_Row_CoL_Bus_Util = 0.000135 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000082 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=8.20315e-05
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=451046 n_nop=450954 n_act=2 n_pre=0 n_ref_event=0 n_req=90 n_rd=90 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0007981
n_activity=1572 dram_eff=0.229
bk0: 29a 450989i bk1: 61a 450993i bk2: 0a 451044i bk3: 0a 451045i bk4: 0a 451045i bk5: 0a 451045i bk6: 0a 451045i bk7: 0a 451046i bk8: 0a 451046i bk9: 0a 451046i bk10: 0a 451046i bk11: 0a 451047i bk12: 0a 451047i bk13: 0a 451047i bk14: 0a 451047i bk15: 0a 451047i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.977778
Row_Buffer_Locality_read = 0.977778
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000798 
total_CMD = 451046 
util_bw = 360 
Wasted_Col = 92 
Wasted_Row = 0 
Idle = 450594 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 44 
rwq = 0 
CCDLc_limit_alone = 44 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 451046 
n_nop = 450954 
Read = 90 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 90 
total_req = 90 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 90 
Row_Bus_Util =  0.000004 
CoL_Bus_Util = 0.000200 
Either_Row_CoL_Bus_Util = 0.000204 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000016 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=1.55195e-05
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=451046 n_nop=450961 n_act=2 n_pre=0 n_ref_event=0 n_req=83 n_rd=83 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0007361
n_activity=1385 dram_eff=0.2397
bk0: 46a 450993i bk1: 37a 451001i bk2: 0a 451045i bk3: 0a 451045i bk4: 0a 451045i bk5: 0a 451045i bk6: 0a 451046i bk7: 0a 451046i bk8: 0a 451046i bk9: 0a 451046i bk10: 0a 451046i bk11: 0a 451046i bk12: 0a 451046i bk13: 0a 451046i bk14: 0a 451047i bk15: 0a 451047i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.975904
Row_Buffer_Locality_read = 0.975904
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000736 
total_CMD = 451046 
util_bw = 332 
Wasted_Col = 88 
Wasted_Row = 0 
Idle = 450626 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 40 
rwq = 0 
CCDLc_limit_alone = 40 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 451046 
n_nop = 450961 
Read = 83 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 83 
total_req = 83 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 83 
Row_Bus_Util =  0.000004 
CoL_Bus_Util = 0.000184 
Either_Row_CoL_Bus_Util = 0.000188 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000053 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=5.32096e-05
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=451046 n_nop=450946 n_act=2 n_pre=0 n_ref_event=0 n_req=98 n_rd=98 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0008691
n_activity=1445 dram_eff=0.2713
bk0: 50a 450945i bk1: 48a 450982i bk2: 0a 451045i bk3: 0a 451045i bk4: 0a 451045i bk5: 0a 451046i bk6: 0a 451046i bk7: 0a 451046i bk8: 0a 451046i bk9: 0a 451046i bk10: 0a 451046i bk11: 0a 451046i bk12: 0a 451046i bk13: 0a 451046i bk14: 0a 451046i bk15: 0a 451047i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.979592
Row_Buffer_Locality_read = 0.979592
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000869 
total_CMD = 451046 
util_bw = 392 
Wasted_Col = 122 
Wasted_Row = 0 
Idle = 450532 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 74 
rwq = 0 
CCDLc_limit_alone = 74 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 451046 
n_nop = 450946 
Read = 98 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 98 
total_req = 98 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 98 
Row_Bus_Util =  0.000004 
CoL_Bus_Util = 0.000217 
Either_Row_CoL_Bus_Util = 0.000222 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000146 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000146327
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=451046 n_nop=450942 n_act=2 n_pre=0 n_ref_event=0 n_req=102 n_rd=102 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0009046
n_activity=1679 dram_eff=0.243
bk0: 53a 450967i bk1: 49a 451000i bk2: 0a 451045i bk3: 0a 451045i bk4: 0a 451046i bk5: 0a 451046i bk6: 0a 451046i bk7: 0a 451046i bk8: 0a 451046i bk9: 0a 451046i bk10: 0a 451046i bk11: 0a 451046i bk12: 0a 451046i bk13: 0a 451046i bk14: 0a 451046i bk15: 0a 451046i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.980392
Row_Buffer_Locality_read = 0.980392
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000905 
total_CMD = 451046 
util_bw = 408 
Wasted_Col = 101 
Wasted_Row = 0 
Idle = 450537 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 53 
rwq = 0 
CCDLc_limit_alone = 53 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 451046 
n_nop = 450942 
Read = 102 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 102 
total_req = 102 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 102 
Row_Bus_Util =  0.000004 
CoL_Bus_Util = 0.000226 
Either_Row_CoL_Bus_Util = 0.000231 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000122 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000121939
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=451046 n_nop=450942 n_act=2 n_pre=0 n_ref_event=0 n_req=102 n_rd=102 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0009046
n_activity=1569 dram_eff=0.26
bk0: 48a 450989i bk1: 54a 450971i bk2: 0a 451046i bk3: 0a 451046i bk4: 0a 451046i bk5: 0a 451046i bk6: 0a 451046i bk7: 0a 451046i bk8: 0a 451046i bk9: 0a 451046i bk10: 0a 451046i bk11: 0a 451046i bk12: 0a 451046i bk13: 0a 451046i bk14: 0a 451046i bk15: 0a 451046i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.980392
Row_Buffer_Locality_read = 0.980392
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000905 
total_CMD = 451046 
util_bw = 408 
Wasted_Col = 111 
Wasted_Row = 0 
Idle = 450527 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 63 
rwq = 0 
CCDLc_limit_alone = 63 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 451046 
n_nop = 450942 
Read = 102 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 102 
total_req = 102 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 102 
Row_Bus_Util =  0.000004 
CoL_Bus_Util = 0.000226 
Either_Row_CoL_Bus_Util = 0.000231 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000153 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000152978
Memory Partition 16: 
Cache L2_bank_032:
MSHR contents

Cache L2_bank_033:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[16]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=451046 n_nop=450945 n_act=2 n_pre=0 n_ref_event=0 n_req=99 n_rd=99 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002195
n_activity=1373 dram_eff=0.0721
bk0: 43a 451018i bk1: 56a 451000i bk2: 0a 451046i bk3: 0a 451046i bk4: 0a 451046i bk5: 0a 451046i bk6: 0a 451046i bk7: 0a 451046i bk8: 0a 451046i bk9: 0a 451046i bk10: 0a 451046i bk11: 0a 451046i bk12: 0a 451046i bk13: 0a 451046i bk14: 0a 451046i bk15: 0a 451046i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.979798
Row_Buffer_Locality_read = 0.979798
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000219 
total_CMD = 451046 
util_bw = 99 
Wasted_Col = 74 
Wasted_Row = 0 
Idle = 450873 

BW Util Bottlenecks: 
RCDc_limit = 44 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 30 
rwq = 0 
CCDLc_limit_alone = 30 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 451046 
n_nop = 450945 
Read = 99 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 99 
total_req = 99 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 99 
Row_Bus_Util =  0.000004 
CoL_Bus_Util = 0.000219 
Either_Row_CoL_Bus_Util = 0.000224 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000022 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=2.21707e-05
Memory Partition 17: 
Cache L2_bank_034:
MSHR contents

Cache L2_bank_035:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[17]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=451046 n_nop=450974 n_act=2 n_pre=0 n_ref_event=0 n_req=70 n_rd=70 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001552
n_activity=951 dram_eff=0.07361
bk0: 34a 451006i bk1: 36a 451024i bk2: 0a 451046i bk3: 0a 451046i bk4: 0a 451046i bk5: 0a 451046i bk6: 0a 451046i bk7: 0a 451046i bk8: 0a 451046i bk9: 0a 451046i bk10: 0a 451046i bk11: 0a 451046i bk12: 0a 451046i bk13: 0a 451046i bk14: 0a 451046i bk15: 0a 451046i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.971429
Row_Buffer_Locality_read = 0.971429
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000155 
total_CMD = 451046 
util_bw = 70 
Wasted_Col = 62 
Wasted_Row = 0 
Idle = 450914 

BW Util Bottlenecks: 
RCDc_limit = 44 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 18 
rwq = 0 
CCDLc_limit_alone = 18 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 451046 
n_nop = 450974 
Read = 70 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 70 
total_req = 70 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 70 
Row_Bus_Util =  0.000004 
CoL_Bus_Util = 0.000155 
Either_Row_CoL_Bus_Util = 0.000160 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000168 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000168497
Memory Partition 18: 
Cache L2_bank_036:
MSHR contents

Cache L2_bank_037:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[18]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=451046 n_nop=450946 n_act=3 n_pre=0 n_ref_event=0 n_req=97 n_rd=97 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002151
n_activity=1408 dram_eff=0.06889
bk0: 52a 451000i bk1: 44a 451012i bk2: 0a 451046i bk3: 1a 451024i bk4: 0a 451046i bk5: 0a 451046i bk6: 0a 451046i bk7: 0a 451046i bk8: 0a 451046i bk9: 0a 451046i bk10: 0a 451046i bk11: 0a 451046i bk12: 0a 451046i bk13: 0a 451046i bk14: 0a 451046i bk15: 0a 451046i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.969072
Row_Buffer_Locality_read = 0.969072
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000215 
total_CMD = 451046 
util_bw = 97 
Wasted_Col = 102 
Wasted_Row = 0 
Idle = 450847 

BW Util Bottlenecks: 
RCDc_limit = 66 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 36 
rwq = 0 
CCDLc_limit_alone = 36 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 451046 
n_nop = 450946 
Read = 97 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 0 
n_req = 97 
total_req = 97 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 97 
Row_Bus_Util =  0.000007 
CoL_Bus_Util = 0.000215 
Either_Row_CoL_Bus_Util = 0.000222 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000237 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.000237226
Memory Partition 19: 
Cache L2_bank_038:
MSHR contents

Cache L2_bank_039:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[19]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=451046 n_nop=450954 n_act=3 n_pre=0 n_ref_event=0 n_req=89 n_rd=89 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001973
n_activity=1398 dram_eff=0.06366
bk0: 39a 451018i bk1: 49a 451024i bk2: 0a 451046i bk3: 1a 451024i bk4: 0a 451046i bk5: 0a 451046i bk6: 0a 451046i bk7: 0a 451046i bk8: 0a 451046i bk9: 0a 451046i bk10: 0a 451046i bk11: 0a 451046i bk12: 0a 451046i bk13: 0a 451046i bk14: 0a 451046i bk15: 0a 451046i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.966292
Row_Buffer_Locality_read = 0.966292
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.018987
Bank_Level_Parallism_Col = 1.019355
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.019355 

BW Util details:
bwutil = 0.000197 
total_CMD = 451046 
util_bw = 89 
Wasted_Col = 69 
Wasted_Row = 0 
Idle = 450888 

BW Util Bottlenecks: 
RCDc_limit = 63 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 451046 
n_nop = 450954 
Read = 89 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 0 
n_req = 89 
total_req = 89 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 89 
Row_Bus_Util =  0.000007 
CoL_Bus_Util = 0.000197 
Either_Row_CoL_Bus_Util = 0.000204 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000080 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=7.98145e-05
Memory Partition 20: 
Cache L2_bank_040:
MSHR contents

Cache L2_bank_041:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[20]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=451046 n_nop=450939 n_act=2 n_pre=0 n_ref_event=0 n_req=105 n_rd=105 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002328
n_activity=1480 dram_eff=0.07095
bk0: 41a 451006i bk1: 64a 451009i bk2: 0a 451046i bk3: 0a 451046i bk4: 0a 451046i bk5: 0a 451046i bk6: 0a 451046i bk7: 0a 451046i bk8: 0a 451046i bk9: 0a 451046i bk10: 0a 451046i bk11: 0a 451046i bk12: 0a 451046i bk13: 0a 451046i bk14: 0a 451046i bk15: 0a 451046i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.980952
Row_Buffer_Locality_read = 0.980952
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000233 
total_CMD = 451046 
util_bw = 105 
Wasted_Col = 77 
Wasted_Row = 0 
Idle = 450864 

BW Util Bottlenecks: 
RCDc_limit = 44 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 33 
rwq = 0 
CCDLc_limit_alone = 33 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 451046 
n_nop = 450939 
Read = 105 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 105 
total_req = 105 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 105 
Row_Bus_Util =  0.000004 
CoL_Bus_Util = 0.000233 
Either_Row_CoL_Bus_Util = 0.000237 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000058 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=5.76438e-05
Memory Partition 21: 
Cache L2_bank_042:
MSHR contents

Cache L2_bank_043:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[21]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=451046 n_nop=450969 n_act=2 n_pre=0 n_ref_event=0 n_req=75 n_rd=75 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001663
n_activity=1225 dram_eff=0.06122
bk0: 46a 451018i bk1: 29a 451021i bk2: 0a 451046i bk3: 0a 451046i bk4: 0a 451046i bk5: 0a 451046i bk6: 0a 451046i bk7: 0a 451046i bk8: 0a 451046i bk9: 0a 451046i bk10: 0a 451046i bk11: 0a 451046i bk12: 0a 451046i bk13: 0a 451046i bk14: 0a 451046i bk15: 0a 451046i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.973333
Row_Buffer_Locality_read = 0.973333
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.007874
Bank_Level_Parallism_Col = 1.008000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.008000 

BW Util details:
bwutil = 0.000166 
total_CMD = 451046 
util_bw = 75 
Wasted_Col = 52 
Wasted_Row = 0 
Idle = 450919 

BW Util Bottlenecks: 
RCDc_limit = 43 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 9 
rwq = 0 
CCDLc_limit_alone = 9 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 451046 
n_nop = 450969 
Read = 75 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 75 
total_req = 75 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 75 
Row_Bus_Util =  0.000004 
CoL_Bus_Util = 0.000166 
Either_Row_CoL_Bus_Util = 0.000171 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000080 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=7.98145e-05
Memory Partition 22: 
Cache L2_bank_044:
MSHR contents

Cache L2_bank_045:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[22]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=451046 n_nop=450979 n_act=2 n_pre=0 n_ref_event=0 n_req=65 n_rd=65 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001441
n_activity=1041 dram_eff=0.06244
bk0: 16a 451018i bk1: 49a 451024i bk2: 0a 451046i bk3: 0a 451046i bk4: 0a 451046i bk5: 0a 451046i bk6: 0a 451046i bk7: 0a 451046i bk8: 0a 451046i bk9: 0a 451046i bk10: 0a 451046i bk11: 0a 451046i bk12: 0a 451046i bk13: 0a 451046i bk14: 0a 451046i bk15: 0a 451046i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.969231
Row_Buffer_Locality_read = 0.969231
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000144 
total_CMD = 451046 
util_bw = 65 
Wasted_Col = 50 
Wasted_Row = 0 
Idle = 450931 

BW Util Bottlenecks: 
RCDc_limit = 44 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 451046 
n_nop = 450979 
Read = 65 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 65 
total_req = 65 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 65 
Row_Bus_Util =  0.000004 
CoL_Bus_Util = 0.000144 
Either_Row_CoL_Bus_Util = 0.000149 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000082 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=8.20315e-05
Memory Partition 23: 
Cache L2_bank_046:
MSHR contents

Cache L2_bank_047:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[23]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=451046 n_nop=450963 n_act=2 n_pre=0 n_ref_event=0 n_req=81 n_rd=81 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001796
n_activity=1318 dram_eff=0.06146
bk0: 48a 451015i bk1: 33a 451024i bk2: 0a 451046i bk3: 0a 451046i bk4: 0a 451046i bk5: 0a 451046i bk6: 0a 451046i bk7: 0a 451046i bk8: 0a 451046i bk9: 0a 451046i bk10: 0a 451046i bk11: 0a 451046i bk12: 0a 451046i bk13: 0a 451046i bk14: 0a 451046i bk15: 0a 451046i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.975309
Row_Buffer_Locality_read = 0.975309
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000180 
total_CMD = 451046 
util_bw = 81 
Wasted_Col = 53 
Wasted_Row = 0 
Idle = 450912 

BW Util Bottlenecks: 
RCDc_limit = 44 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 9 
rwq = 0 
CCDLc_limit_alone = 9 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 451046 
n_nop = 450963 
Read = 81 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 81 
total_req = 81 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 81 
Row_Bus_Util =  0.000004 
CoL_Bus_Util = 0.000180 
Either_Row_CoL_Bus_Util = 0.000184 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000075 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=7.53803e-05
Memory Partition 24: 
Cache L2_bank_048:
MSHR contents

Cache L2_bank_049:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[24]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=451046 n_nop=450963 n_act=2 n_pre=0 n_ref_event=0 n_req=81 n_rd=81 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001796
n_activity=1280 dram_eff=0.06328
bk0: 35a 451021i bk1: 46a 451021i bk2: 0a 451046i bk3: 0a 451046i bk4: 0a 451046i bk5: 0a 451046i bk6: 0a 451046i bk7: 0a 451046i bk8: 0a 451046i bk9: 0a 451046i bk10: 0a 451046i bk11: 0a 451046i bk12: 0a 451046i bk13: 0a 451046i bk14: 0a 451046i bk15: 0a 451046i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.975309
Row_Buffer_Locality_read = 0.975309
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000180 
total_CMD = 451046 
util_bw = 81 
Wasted_Col = 50 
Wasted_Row = 0 
Idle = 450915 

BW Util Bottlenecks: 
RCDc_limit = 44 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 451046 
n_nop = 450963 
Read = 81 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 81 
total_req = 81 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 81 
Row_Bus_Util =  0.000004 
CoL_Bus_Util = 0.000180 
Either_Row_CoL_Bus_Util = 0.000184 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000042 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=4.21243e-05
Memory Partition 25: 
Cache L2_bank_050:
MSHR contents

Cache L2_bank_051:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[25]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=451046 n_nop=450981 n_act=2 n_pre=0 n_ref_event=0 n_req=63 n_rd=63 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001397
n_activity=1008 dram_eff=0.0625
bk0: 32a 451021i bk1: 31a 451018i bk2: 0a 451046i bk3: 0a 451046i bk4: 0a 451046i bk5: 0a 451046i bk6: 0a 451046i bk7: 0a 451046i bk8: 0a 451046i bk9: 0a 451046i bk10: 0a 451046i bk11: 0a 451046i bk12: 0a 451046i bk13: 0a 451046i bk14: 0a 451046i bk15: 0a 451046i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968254
Row_Buffer_Locality_read = 0.968254
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000140 
total_CMD = 451046 
util_bw = 63 
Wasted_Col = 53 
Wasted_Row = 0 
Idle = 450930 

BW Util Bottlenecks: 
RCDc_limit = 44 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 9 
rwq = 0 
CCDLc_limit_alone = 9 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 451046 
n_nop = 450981 
Read = 63 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 63 
total_req = 63 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 63 
Row_Bus_Util =  0.000004 
CoL_Bus_Util = 0.000140 
Either_Row_CoL_Bus_Util = 0.000144 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000084 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=8.42486e-05
Memory Partition 26: 
Cache L2_bank_052:
MSHR contents

Cache L2_bank_053:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[26]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=451046 n_nop=450971 n_act=2 n_pre=0 n_ref_event=0 n_req=73 n_rd=73 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001618
n_activity=1031 dram_eff=0.07081
bk0: 26a 451015i bk1: 47a 451018i bk2: 0a 451046i bk3: 0a 451046i bk4: 0a 451046i bk5: 0a 451046i bk6: 0a 451046i bk7: 0a 451046i bk8: 0a 451046i bk9: 0a 451046i bk10: 0a 451046i bk11: 0a 451046i bk12: 0a 451046i bk13: 0a 451046i bk14: 0a 451046i bk15: 0a 451046i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.972603
Row_Buffer_Locality_read = 0.972603
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000162 
total_CMD = 451046 
util_bw = 73 
Wasted_Col = 59 
Wasted_Row = 0 
Idle = 450914 

BW Util Bottlenecks: 
RCDc_limit = 44 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 15 
rwq = 0 
CCDLc_limit_alone = 15 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 451046 
n_nop = 450971 
Read = 73 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 73 
total_req = 73 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 73 
Row_Bus_Util =  0.000004 
CoL_Bus_Util = 0.000162 
Either_Row_CoL_Bus_Util = 0.000166 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000095 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=9.5334e-05
Memory Partition 27: 
Cache L2_bank_054:
MSHR contents

Cache L2_bank_055:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[27]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=451046 n_nop=450970 n_act=4 n_pre=0 n_ref_event=0 n_req=72 n_rd=72 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001596
n_activity=1207 dram_eff=0.05965
bk0: 40a 450995i bk1: 28a 451021i bk2: 2a 451024i bk3: 2a 451024i bk4: 0a 451046i bk5: 0a 451046i bk6: 0a 451046i bk7: 0a 451046i bk8: 0a 451046i bk9: 0a 451046i bk10: 0a 451046i bk11: 0a 451046i bk12: 0a 451046i bk13: 0a 451046i bk14: 0a 451046i bk15: 0a 451046i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.944444
Row_Buffer_Locality_read = 0.944444
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.010526
Bank_Level_Parallism_Col = 1.010753
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.010753 

BW Util details:
bwutil = 0.000160 
total_CMD = 451046 
util_bw = 72 
Wasted_Col = 118 
Wasted_Row = 0 
Idle = 450856 

BW Util Bottlenecks: 
RCDc_limit = 86 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 32 
rwq = 0 
CCDLc_limit_alone = 32 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 451046 
n_nop = 450970 
Read = 72 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 72 
total_req = 72 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 72 
Row_Bus_Util =  0.000009 
CoL_Bus_Util = 0.000160 
Either_Row_CoL_Bus_Util = 0.000168 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000067 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=6.65121e-05
Memory Partition 28: 
Cache L2_bank_056:
MSHR contents

Cache L2_bank_057:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[28]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=451046 n_nop=450959 n_act=2 n_pre=0 n_ref_event=0 n_req=85 n_rd=85 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001885
n_activity=1378 dram_eff=0.06168
bk0: 51a 451024i bk1: 34a 451018i bk2: 0a 451046i bk3: 0a 451046i bk4: 0a 451046i bk5: 0a 451046i bk6: 0a 451046i bk7: 0a 451046i bk8: 0a 451046i bk9: 0a 451046i bk10: 0a 451046i bk11: 0a 451046i bk12: 0a 451046i bk13: 0a 451046i bk14: 0a 451046i bk15: 0a 451046i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.976471
Row_Buffer_Locality_read = 0.976471
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000188 
total_CMD = 451046 
util_bw = 85 
Wasted_Col = 50 
Wasted_Row = 0 
Idle = 450911 

BW Util Bottlenecks: 
RCDc_limit = 44 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 451046 
n_nop = 450959 
Read = 85 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 85 
total_req = 85 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 85 
Row_Bus_Util =  0.000004 
CoL_Bus_Util = 0.000188 
Either_Row_CoL_Bus_Util = 0.000193 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000080 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=7.98145e-05
Memory Partition 29: 
Cache L2_bank_058:
MSHR contents

Cache L2_bank_059:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[29]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=451046 n_nop=450964 n_act=2 n_pre=0 n_ref_event=0 n_req=80 n_rd=80 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001774
n_activity=1337 dram_eff=0.05984
bk0: 39a 451024i bk1: 41a 451021i bk2: 0a 451046i bk3: 0a 451046i bk4: 0a 451046i bk5: 0a 451046i bk6: 0a 451046i bk7: 0a 451046i bk8: 0a 451046i bk9: 0a 451046i bk10: 0a 451046i bk11: 0a 451046i bk12: 0a 451046i bk13: 0a 451046i bk14: 0a 451046i bk15: 0a 451046i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.975000
Row_Buffer_Locality_read = 0.975000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000177 
total_CMD = 451046 
util_bw = 80 
Wasted_Col = 47 
Wasted_Row = 0 
Idle = 450919 

BW Util Bottlenecks: 
RCDc_limit = 44 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 3 
rwq = 0 
CCDLc_limit_alone = 3 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 451046 
n_nop = 450964 
Read = 80 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 80 
total_req = 80 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 80 
Row_Bus_Util =  0.000004 
CoL_Bus_Util = 0.000177 
Either_Row_CoL_Bus_Util = 0.000182 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000042 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=4.21243e-05
Memory Partition 30: 
Cache L2_bank_060:
MSHR contents

Cache L2_bank_061:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[30]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=451046 n_nop=450940 n_act=2 n_pre=0 n_ref_event=0 n_req=104 n_rd=104 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002306
n_activity=1656 dram_eff=0.0628
bk0: 62a 451006i bk1: 42a 451024i bk2: 0a 451046i bk3: 0a 451046i bk4: 0a 451046i bk5: 0a 451046i bk6: 0a 451046i bk7: 0a 451046i bk8: 0a 451046i bk9: 0a 451046i bk10: 0a 451046i bk11: 0a 451046i bk12: 0a 451046i bk13: 0a 451046i bk14: 0a 451046i bk15: 0a 451046i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.980769
Row_Buffer_Locality_read = 0.980769
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000231 
total_CMD = 451046 
util_bw = 104 
Wasted_Col = 62 
Wasted_Row = 0 
Idle = 450880 

BW Util Bottlenecks: 
RCDc_limit = 44 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 18 
rwq = 0 
CCDLc_limit_alone = 18 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 451046 
n_nop = 450940 
Read = 104 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 104 
total_req = 104 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 104 
Row_Bus_Util =  0.000004 
CoL_Bus_Util = 0.000231 
Either_Row_CoL_Bus_Util = 0.000235 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000053 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=5.32096e-05
Memory Partition 31: 
Cache L2_bank_062:
MSHR contents

Cache L2_bank_063:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[31]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=451046 n_nop=450991 n_act=2 n_pre=0 n_ref_event=0 n_req=53 n_rd=53 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001175
n_activity=955 dram_eff=0.0555
bk0: 25a 451021i bk1: 28a 451024i bk2: 0a 451046i bk3: 0a 451046i bk4: 0a 451046i bk5: 0a 451046i bk6: 0a 451046i bk7: 0a 451046i bk8: 0a 451046i bk9: 0a 451046i bk10: 0a 451046i bk11: 0a 451046i bk12: 0a 451046i bk13: 0a 451046i bk14: 0a 451046i bk15: 0a 451046i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.962264
Row_Buffer_Locality_read = 0.962264
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000118 
total_CMD = 451046 
util_bw = 53 
Wasted_Col = 47 
Wasted_Row = 0 
Idle = 450946 

BW Util Bottlenecks: 
RCDc_limit = 44 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 3 
rwq = 0 
CCDLc_limit_alone = 3 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 451046 
n_nop = 450991 
Read = 53 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 53 
total_req = 53 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 53 
Row_Bus_Util =  0.000004 
CoL_Bus_Util = 0.000118 
Either_Row_CoL_Bus_Util = 0.000122 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000013 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=1.33024e-05

========= L2 cache stats =========
L2_cache_bank[0]: Access = 72, Miss = 49, Miss_rate = 0.681, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 70, Miss = 48, Miss_rate = 0.686, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 51, Miss = 39, Miss_rate = 0.765, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 85, Miss = 61, Miss_rate = 0.718, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 64, Miss = 46, Miss_rate = 0.719, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 51, Miss = 37, Miss_rate = 0.725, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 103, Miss = 77, Miss_rate = 0.748, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 118, Miss = 85, Miss_rate = 0.720, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 81, Miss = 56, Miss_rate = 0.691, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 94, Miss = 66, Miss_rate = 0.702, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 135, Miss = 89, Miss_rate = 0.659, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 94, Miss = 68, Miss_rate = 0.723, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[12]: Access = 99, Miss = 74, Miss_rate = 0.747, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[13]: Access = 96, Miss = 70, Miss_rate = 0.729, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[14]: Access = 59, Miss = 45, Miss_rate = 0.763, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[15]: Access = 96, Miss = 66, Miss_rate = 0.688, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[16]: Access = 95, Miss = 68, Miss_rate = 0.716, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[17]: Access = 84, Miss = 64, Miss_rate = 0.762, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[18]: Access = 114, Miss = 82, Miss_rate = 0.719, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[19]: Access = 84, Miss = 61, Miss_rate = 0.726, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[20]: Access = 80, Miss = 55, Miss_rate = 0.688, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[21]: Access = 61, Miss = 43, Miss_rate = 0.705, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[22]: Access = 108, Miss = 71, Miss_rate = 0.657, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[23]: Access = 94, Miss = 68, Miss_rate = 0.723, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[24]: Access = 75, Miss = 55, Miss_rate = 0.733, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[25]: Access = 114, Miss = 82, Miss_rate = 0.719, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[26]: Access = 121, Miss = 87, Miss_rate = 0.719, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[27]: Access = 128, Miss = 86, Miss_rate = 0.672, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[28]: Access = 114, Miss = 73, Miss_rate = 0.640, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[29]: Access = 95, Miss = 67, Miss_rate = 0.705, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[30]: Access = 151, Miss = 108, Miss_rate = 0.715, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[31]: Access = 101, Miss = 74, Miss_rate = 0.733, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 2987
L2_total_cache_misses = 2120
L2_total_cache_miss_rate = 0.7097
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 468
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 311
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 977
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 399
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 176
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 656
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 1756
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 1231
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.000
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=5994
icnt_total_pkts_simt_to_mem=5994
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 5994
Req_Network_cycles = 101863
Req_Network_injected_packets_per_cycle =       0.0588 
Req_Network_conflicts_per_cycle =       0.0022
Req_Network_conflicts_per_cycle_util =       0.0986
Req_Bank_Level_Parallism =       2.6867
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.0001
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0009

Reply_Network_injected_packets_num = 5994
Reply_Network_cycles = 101863
Reply_Network_injected_packets_per_cycle =        0.0588
Reply_Network_conflicts_per_cycle =        0.0020
Reply_Network_conflicts_per_cycle_util =       0.0685
Reply_Bank_Level_Parallism =       2.0534
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.0000
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0013
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 12 sec (12 sec)
gpgpu_simulation_rate = 33205 (inst/sec)
gpgpu_simulation_rate = 8488 (cycle/sec)
gpgpu_silicon_slowdown = 133364x
Processing kernel /root/Repos/shared/accel-sim-framework/hw_run/traces/device-0/12.8/nw-rodinia-2.0-ft/128_10___data_result_128_10_txt/traces/kernel-12-ctx_0x55953fa72040.traceg.xz
-kernel name = _Z20needle_cuda_shared_2PiS_S_iiii
-kernel id = 12
-grid dim = (4,1,1)
-block dim = (16,1,1)
-shmem = 2180
-nregs = 40
-binary version = 86
-cuda stream id = 0
-shmem base_addr = 0x00007f3d29000000
-local mem base_addr = 0x00007f3d27000000
-nvbit version = 1.7.6
-accelsim tracer version = 5
-enable lineinfo = 0
Header info loaded for kernel command : /root/Repos/shared/accel-sim-framework/hw_run/traces/device-0/12.8/nw-rodinia-2.0-ft/128_10___data_result_128_10_txt/traces/kernel-12-ctx_0x55953fa72040.traceg.xz
launching kernel name: _Z20needle_cuda_shared_2PiS_S_iiii uid: 12 cuda_stream_id: 0
GPGPU-Sim uArch: Shader 8 bind to kernel 12 '_Z20needle_cuda_shared_2PiS_S_iiii'
GPGPU-Sim: Reconfigure L1 cache to 120KB
thread block = 0,0,0
GPGPU-Sim uArch: Shader 9 bind to kernel 12 '_Z20needle_cuda_shared_2PiS_S_iiii'
thread block = 1,0,0
GPGPU-Sim uArch: Shader 10 bind to kernel 12 '_Z20needle_cuda_shared_2PiS_S_iiii'
thread block = 2,0,0
GPGPU-Sim uArch: Shader 11 bind to kernel 12 '_Z20needle_cuda_shared_2PiS_S_iiii'
thread block = 3,0,0
Destroy streams for kernel 12: size 0
kernel_name = _Z20needle_cuda_shared_2PiS_S_iiii 
kernel_launch_uid = 12 
kernel_stream_id = 0
gpu_sim_cycle = 9092
gpu_sim_insn = 29388
gpu_ipc =       3.2323
gpu_tot_sim_cycle = 110955
gpu_tot_sim_insn = 427854
gpu_tot_ipc =       3.8561
gpu_tot_issued_cta = 58
gpu_occupancy = 2.0833% 
gpu_tot_occupancy = 2.0833% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.0488
partiton_level_parallism_total  =       0.0580
partiton_level_parallism_util =       3.1489
partiton_level_parallism_util_total  =       2.7142
L2_BW  =       1.7690 GB/Sec
L2_BW_total  =       2.1018 GB/Sec
gpu_total_sim_rate=32911

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 224, Miss = 194, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 224, Miss = 194, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 224, Miss = 194, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 224, Miss = 194, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 224, Miss = 194, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 224, Miss = 194, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 224, Miss = 194, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 224, Miss = 194, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 224, Miss = 194, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 224, Miss = 194, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 224, Miss = 194, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 224, Miss = 194, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[28]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[29]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[30]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[31]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[32]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[33]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[34]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[35]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[36]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[37]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[38]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[39]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[40]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[41]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[42]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[43]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[44]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[45]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 6496
	L1D_total_cache_misses = 5626
	L1D_total_cache_miss_rate = 0.8661
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.004
	L1D_cache_fill_port_util = 0.016
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 58
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 2392
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 1378
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 812
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 478
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 1378
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 3828
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 2668

Total_core_cache_fail_stats:
ctas_completed 58, Shader 0 warp_id issue ditsribution:
warp_id:
0, 
distro:
1319, 
gpgpu_n_tot_thrd_icount = 1224704
gpgpu_n_tot_w_icount = 38272
gpgpu_n_stall_shd_mem = 25114
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 3770
gpgpu_n_mem_write_global = 2668
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 16762
gpgpu_n_store_insn = 14848
gpgpu_n_shmem_insn = 105850
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 24360
gpgpu_n_l1cache_bkconflict = 754
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 24360
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 754
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:254	W0_Idle:730640	W0_Scoreboard:186180	W1:1682	W2:1508	W3:1508	W4:1508	W5:1508	W6:1508	W7:1508	W8:1508	W9:1508	W10:1508	W11:1508	W12:1508	W13:1508	W14:1508	W15:1508	W16:15420	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:0
single_issue_nums: WS0:38272	WS1:0	WS2:0	WS3:0	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 30160 {8:3770,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 106720 {40:2668,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 150800 {40:3770,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 21344 {8:2668,}
maxmflatency = 505 
max_icnt2mem_latency = 52 
maxmrqlatency = 6 
max_icnt2sh_latency = 6 
averagemflatency = 335 
avg_icnt2mem_latency = 44 
avg_mrq_latency = 0 
avg_icnt2sh_latency = 2 
mrq_lat_table:2695 	13 	44 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	3686 	2752 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	6438 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	6410 	28 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	31 	35 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:      5535      5556         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:      5633      6155      6171         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:      5556      6168         0      6156         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:      5604      5583         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:      6159      6172         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:      6154      6129         0      6154         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:      5618      5611      6153      6164         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:      6162      6148         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:      5590      5549         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:      5633      5569      6170         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:      6163      5625         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:      5583      5562         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:      6167      5646         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:      5625      5633         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:      5597      5576         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:      6171      5590         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:      6097      6089         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:      5547      5505         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:      5498      5578         0      6091         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:      5485      5498      6098      6098         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:      5549      5533         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:      5491      5512         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:      5505      6061         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:      5547      5485         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:      6105      5581         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:      5578      5533         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:      6087      5547         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:      6093      5554      6105      6100         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:      6101      5540         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:      6104      5575         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:      5519      5491         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:      6088      5491         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]: 38.000000 29.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]: 30.000000 32.000000  2.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]: 26.000000 19.000000      -nan  1.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]: 30.000000 75.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]: 46.000000 29.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]: 38.000000 38.000000      -nan  3.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]: 38.000000 52.000000  2.000000  2.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]: 34.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[8]: 48.000000 48.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[9]: 52.000000 62.000000  2.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[10]: 29.000000 35.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[11]: 29.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[12]: 55.000000 39.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[13]: 53.000000 52.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[14]: 56.000000 50.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[15]: 55.000000 56.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[16]: 43.000000 57.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[17]: 35.000000 41.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[18]: 58.000000 47.000000      -nan  1.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[19]: 43.000000 54.000000  1.000000  2.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[20]: 43.000000 71.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[21]: 46.000000 30.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[22]: 18.000000 50.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[23]: 50.000000 36.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[24]: 36.000000 48.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[25]: 35.000000 33.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[26]: 26.000000 49.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[27]: 43.000000 30.000000  2.000000  2.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[28]: 53.000000 36.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[29]: 42.000000 43.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[30]: 70.000000 43.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[31]: 25.000000 29.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 2752/75 = 36.693333
number of bytes read:
dram[0]:      1216       928         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:       960      1024        64         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:       832       608         0        32         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:       960      2400         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:      1472       928         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:      1216      1216         0        96         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:      1216      1664        64        64         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:      1088      1024         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:      1536      1536         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:      1664      1984        64         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:       928      1120         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:       928      2048         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:      1760      1248         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:      1696      1664         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:      1792      1600         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:      1760      1792         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:      1376      1824         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:      1120      1312         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:      1856      1504         0        32         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:      1376      1728        32        64         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:      1376      2272         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:      1472       960         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:       576      1600         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:      1600      1152         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:      1152      1536         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:      1120      1056         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:       832      1568         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:      1376       960        64        64         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:      1696      1152         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:      1344      1376         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:      2240      1376         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:       800       928         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total bytes read: 88064
Bmin_bank_accesses = 0!
chip skew: 3712/1472 = 2.52
number of bytes accessed:
dram[0]:      1216       928         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:       960      1024        64         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:       832       608         0        32         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:       960      2400         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:      1472       928         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:      1216      1216         0        96         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:      1216      1664        64        64         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:      1088      1024         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:      1536      1536         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:      1664      1984        64         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:       928      1120         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:       928      2048         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:      1760      1248         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:      1696      1664         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:      1792      1600         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:      1760      1792         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:      1376      1824         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:      1120      1312         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:      1856      1504         0        32         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:      1376      1728        32        64         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:      1376      2272         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:      1472       960         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:       576      1600         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:      1600      1152         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:      1152      1536         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:      1120      1056         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:       832      1568         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:      1376       960        64        64         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:      1696      1152         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:      1344      1376         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:      2240      1376         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:       800       928         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram bytes accesed = 88064
min_bank_accesses = 0!
chip skew: 3712/1472 = 2.52
number of bytes written:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:         24        26    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:         24        24        37    none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:         28        27    none          23    none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:         27        23    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:         27        26    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:         32        27    none          30    none      none      none      none      none      none      none      none      none      none      none      none  
dram[6]:         24        23        34        37    none      none      none      none      none      none      none      none      none      none      none      none  
dram[7]:         24        29    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[8]:         24        22    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[9]:         18        23        37    none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[10]:         28        24    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[11]:         26        24    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[12]:         23        26    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[13]:         24        29    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[14]:         22        23    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[15]:         25        26    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[16]:         28        19    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[17]:         18        27    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[18]:         18        20    none          21    none      none      none      none      none      none      none      none      none      none      none      none  
dram[19]:         23        24        87        35    none      none      none      none      none      none      none      none      none      none      none      none  
dram[20]:         23        21    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[21]:         24        30    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[22]:         24        24    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[23]:         26        23    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[24]:         22        21    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[25]:         25        27    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[26]:         28        22    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[27]:         21        23        35        36    none      none      none      none      none      none      none      none      none      none      none      none  
dram[28]:         21        22    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[29]:         25        22    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[30]:         20        23    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[31]:         28        23    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        501       504       234         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[1]:        501       502       502         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:        504       503         0       504         0         0         0         0         0         0         0         0         0         0         0         0
dram[3]:        504       501       238         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:        502       503         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[5]:        502       502         0       503         0         0         0         0         0         0         0         0         0         0         0         0
dram[6]:        504       502       501       502         0         0         0         0         0         0         0         0         0         0         0         0
dram[7]:        502       501         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[8]:        504       502       236         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[9]:        503       501       502         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[10]:        502       504         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[11]:        501       501         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[12]:        503       503         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[13]:        504       501         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[14]:        504       501         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[15]:        503       505         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[16]:        437       437         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[17]:        440       436         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[18]:        438       443         0       437         0         0         0         0         0         0         0         0         0         0         0         0
dram[19]:        438       437       436       437         0         0         0         0         0         0         0         0         0         0         0         0
dram[20]:        438       437         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[21]:        438       436         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[22]:        439       438         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[23]:        438       436         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[24]:        438       436         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[25]:        439       437       234         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[26]:        439       439         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[27]:        436       437       437       439         0         0         0         0         0         0         0         0         0         0         0         0
dram[28]:        437       438         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[29]:        438       437         0       238         0         0         0         0         0         0         0         0         0         0         0         0
dram[30]:        437       436         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[31]:        437       436         0         0         0         0         0         0         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=491306 n_nop=491237 n_act=2 n_pre=0 n_ref_event=0 n_req=67 n_rd=67 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0005455
n_activity=1122 dram_eff=0.2389
bk0: 38a 491259i bk1: 29a 491264i bk2: 0a 491305i bk3: 0a 491305i bk4: 0a 491305i bk5: 0a 491306i bk6: 0a 491306i bk7: 0a 491306i bk8: 0a 491306i bk9: 0a 491306i bk10: 0a 491306i bk11: 0a 491306i bk12: 0a 491306i bk13: 0a 491306i bk14: 0a 491306i bk15: 0a 491307i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.970149
Row_Buffer_Locality_read = 0.970149
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.019480
Bank_Level_Parallism_Col = 1.019737
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.019737 

BW Util details:
bwutil = 0.000545 
total_CMD = 491306 
util_bw = 268 
Wasted_Col = 80 
Wasted_Row = 0 
Idle = 490958 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 32 
rwq = 0 
CCDLc_limit_alone = 32 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 491306 
n_nop = 491237 
Read = 67 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 67 
total_req = 67 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 67 
Row_Bus_Util =  0.000004 
CoL_Bus_Util = 0.000136 
Either_Row_CoL_Bus_Util = 0.000140 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000043 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=4.27432e-05
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=491306 n_nop=491239 n_act=3 n_pre=0 n_ref_event=0 n_req=64 n_rd=64 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0005211
n_activity=1135 dram_eff=0.2256
bk0: 30a 491264i bk1: 32a 491255i bk2: 2a 491280i bk3: 0a 491304i bk4: 0a 491305i bk5: 0a 491306i bk6: 0a 491306i bk7: 0a 491306i bk8: 0a 491306i bk9: 0a 491306i bk10: 0a 491306i bk11: 0a 491306i bk12: 0a 491306i bk13: 0a 491306i bk14: 0a 491307i bk15: 0a 491307i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.953125
Row_Buffer_Locality_read = 0.953125
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000521 
total_CMD = 491306 
util_bw = 256 
Wasted_Col = 105 
Wasted_Row = 0 
Idle = 490945 

BW Util Bottlenecks: 
RCDc_limit = 72 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 33 
rwq = 0 
CCDLc_limit_alone = 33 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 491306 
n_nop = 491239 
Read = 64 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 0 
n_req = 64 
total_req = 64 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 64 
Row_Bus_Util =  0.000006 
CoL_Bus_Util = 0.000130 
Either_Row_CoL_Bus_Util = 0.000136 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000033 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=3.25663e-05
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=491306 n_nop=491257 n_act=3 n_pre=0 n_ref_event=0 n_req=46 n_rd=46 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0003745
n_activity=920 dram_eff=0.2
bk0: 26a 491263i bk1: 19a 491277i bk2: 0a 491306i bk3: 1a 491281i bk4: 0a 491304i bk5: 0a 491305i bk6: 0a 491305i bk7: 0a 491305i bk8: 0a 491305i bk9: 0a 491306i bk10: 0a 491306i bk11: 0a 491306i bk12: 0a 491306i bk13: 0a 491306i bk14: 0a 491306i bk15: 0a 491308i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.934783
Row_Buffer_Locality_read = 0.934783
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000375 
total_CMD = 491306 
util_bw = 184 
Wasted_Col = 90 
Wasted_Row = 0 
Idle = 491032 

BW Util Bottlenecks: 
RCDc_limit = 72 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 18 
rwq = 0 
CCDLc_limit_alone = 18 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 491306 
n_nop = 491257 
Read = 46 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 0 
n_req = 46 
total_req = 46 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 46 
Row_Bus_Util =  0.000006 
CoL_Bus_Util = 0.000094 
Either_Row_CoL_Bus_Util = 0.000100 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000041 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=4.07078e-05
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=491306 n_nop=491199 n_act=2 n_pre=0 n_ref_event=0 n_req=105 n_rd=105 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0008549
n_activity=1762 dram_eff=0.2384
bk0: 30a 491260i bk1: 75a 491201i bk2: 0a 491305i bk3: 0a 491305i bk4: 0a 491305i bk5: 0a 491306i bk6: 0a 491306i bk7: 0a 491306i bk8: 0a 491306i bk9: 0a 491306i bk10: 0a 491306i bk11: 0a 491306i bk12: 0a 491306i bk13: 0a 491306i bk14: 0a 491306i bk15: 0a 491307i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.980952
Row_Buffer_Locality_read = 0.980952
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000855 
total_CMD = 491306 
util_bw = 420 
Wasted_Col = 118 
Wasted_Row = 0 
Idle = 490768 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 70 
rwq = 0 
CCDLc_limit_alone = 70 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 491306 
n_nop = 491199 
Read = 105 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 105 
total_req = 105 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 105 
Row_Bus_Util =  0.000004 
CoL_Bus_Util = 0.000214 
Either_Row_CoL_Bus_Util = 0.000218 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000128 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00012823
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=491306 n_nop=491229 n_act=2 n_pre=0 n_ref_event=0 n_req=75 n_rd=75 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0006106
n_activity=1261 dram_eff=0.2379
bk0: 46a 491247i bk1: 29a 491264i bk2: 0a 491305i bk3: 0a 491305i bk4: 0a 491305i bk5: 0a 491305i bk6: 0a 491305i bk7: 0a 491306i bk8: 0a 491306i bk9: 0a 491306i bk10: 0a 491306i bk11: 0a 491306i bk12: 0a 491306i bk13: 0a 491307i bk14: 0a 491307i bk15: 0a 491307i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.973333
Row_Buffer_Locality_read = 0.973333
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000611 
total_CMD = 491306 
util_bw = 300 
Wasted_Col = 93 
Wasted_Row = 0 
Idle = 490913 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 45 
rwq = 0 
CCDLc_limit_alone = 45 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 491306 
n_nop = 491229 
Read = 75 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 75 
total_req = 75 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 75 
Row_Bus_Util =  0.000004 
CoL_Bus_Util = 0.000153 
Either_Row_CoL_Bus_Util = 0.000157 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000008 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=8.14157e-06
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=491306 n_nop=491224 n_act=3 n_pre=0 n_ref_event=0 n_req=79 n_rd=79 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0006432
n_activity=1214 dram_eff=0.2603
bk0: 38a 491255i bk1: 38a 491247i bk2: 0a 491306i bk3: 3a 491279i bk4: 0a 491305i bk5: 0a 491305i bk6: 0a 491305i bk7: 0a 491305i bk8: 0a 491305i bk9: 0a 491305i bk10: 0a 491305i bk11: 0a 491305i bk12: 0a 491307i bk13: 0a 491307i bk14: 0a 491307i bk15: 0a 491307i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.962025
Row_Buffer_Locality_read = 0.962025
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.009259
Bank_Level_Parallism_Col = 1.009390
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.009390 

BW Util details:
bwutil = 0.000643 
total_CMD = 491306 
util_bw = 316 
Wasted_Col = 113 
Wasted_Row = 0 
Idle = 490877 

BW Util Bottlenecks: 
RCDc_limit = 66 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 47 
rwq = 0 
CCDLc_limit_alone = 47 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 491306 
n_nop = 491224 
Read = 79 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 0 
n_req = 79 
total_req = 79 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 79 
Row_Bus_Util =  0.000006 
CoL_Bus_Util = 0.000161 
Either_Row_CoL_Bus_Util = 0.000167 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000006 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=6.10617e-06
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=491306 n_nop=491208 n_act=4 n_pre=0 n_ref_event=0 n_req=94 n_rd=94 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0007653
n_activity=1602 dram_eff=0.2347
bk0: 38a 491252i bk1: 52a 491242i bk2: 2a 491279i bk3: 2a 491280i bk4: 0a 491303i bk5: 0a 491304i bk6: 0a 491304i bk7: 0a 491305i bk8: 0a 491306i bk9: 0a 491306i bk10: 0a 491306i bk11: 0a 491306i bk12: 0a 491306i bk13: 0a 491306i bk14: 0a 491306i bk15: 0a 491308i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.957447
Row_Buffer_Locality_read = 0.957447
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000765 
total_CMD = 491306 
util_bw = 376 
Wasted_Col = 149 
Wasted_Row = 0 
Idle = 490781 

BW Util Bottlenecks: 
RCDc_limit = 96 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 53 
rwq = 0 
CCDLc_limit_alone = 53 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 491306 
n_nop = 491208 
Read = 94 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 94 
total_req = 94 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 94 
Row_Bus_Util =  0.000008 
CoL_Bus_Util = 0.000191 
Either_Row_CoL_Bus_Util = 0.000199 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000130 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000130265
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=491306 n_nop=491238 n_act=2 n_pre=0 n_ref_event=0 n_req=66 n_rd=66 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0005373
n_activity=1154 dram_eff=0.2288
bk0: 34a 491265i bk1: 32a 491258i bk2: 0a 491306i bk3: 0a 491306i bk4: 0a 491306i bk5: 0a 491306i bk6: 0a 491306i bk7: 0a 491306i bk8: 0a 491306i bk9: 0a 491306i bk10: 0a 491306i bk11: 0a 491306i bk12: 0a 491306i bk13: 0a 491306i bk14: 0a 491306i bk15: 0a 491306i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.969697
Row_Buffer_Locality_read = 0.969697
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000537 
total_CMD = 491306 
util_bw = 264 
Wasted_Col = 83 
Wasted_Row = 0 
Idle = 490959 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 35 
rwq = 0 
CCDLc_limit_alone = 35 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 491306 
n_nop = 491238 
Read = 66 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 66 
total_req = 66 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 66 
Row_Bus_Util =  0.000004 
CoL_Bus_Util = 0.000134 
Either_Row_CoL_Bus_Util = 0.000138 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=491306 n_nop=491208 n_act=2 n_pre=0 n_ref_event=0 n_req=96 n_rd=96 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0007816
n_activity=1687 dram_eff=0.2276
bk0: 48a 491251i bk1: 48a 491255i bk2: 0a 491305i bk3: 0a 491305i bk4: 0a 491305i bk5: 0a 491306i bk6: 0a 491306i bk7: 0a 491306i bk8: 0a 491306i bk9: 0a 491306i bk10: 0a 491306i bk11: 0a 491306i bk12: 0a 491306i bk13: 0a 491306i bk14: 0a 491306i bk15: 0a 491307i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.979167
Row_Buffer_Locality_read = 0.979167
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000782 
total_CMD = 491306 
util_bw = 384 
Wasted_Col = 101 
Wasted_Row = 0 
Idle = 490821 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 53 
rwq = 0 
CCDLc_limit_alone = 53 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 491306 
n_nop = 491208 
Read = 96 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 96 
total_req = 96 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 96 
Row_Bus_Util =  0.000004 
CoL_Bus_Util = 0.000195 
Either_Row_CoL_Bus_Util = 0.000199 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000085 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=8.54864e-05
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=491306 n_nop=491187 n_act=3 n_pre=0 n_ref_event=0 n_req=116 n_rd=116 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0009444
n_activity=1900 dram_eff=0.2442
bk0: 52a 491227i bk1: 62a 491249i bk2: 2a 491281i bk3: 0a 491304i bk4: 0a 491304i bk5: 0a 491305i bk6: 0a 491305i bk7: 0a 491305i bk8: 0a 491306i bk9: 0a 491306i bk10: 0a 491306i bk11: 0a 491306i bk12: 0a 491307i bk13: 0a 491307i bk14: 0a 491307i bk15: 0a 491307i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.974138
Row_Buffer_Locality_read = 0.974138
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000944 
total_CMD = 491306 
util_bw = 464 
Wasted_Col = 149 
Wasted_Row = 0 
Idle = 490693 

BW Util Bottlenecks: 
RCDc_limit = 72 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 77 
rwq = 0 
CCDLc_limit_alone = 77 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 491306 
n_nop = 491187 
Read = 116 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 0 
n_req = 116 
total_req = 116 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 116 
Row_Bus_Util =  0.000006 
CoL_Bus_Util = 0.000236 
Either_Row_CoL_Bus_Util = 0.000242 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000083 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=8.34511e-05
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=491306 n_nop=491240 n_act=2 n_pre=0 n_ref_event=0 n_req=64 n_rd=64 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0005211
n_activity=1123 dram_eff=0.228
bk0: 29a 491267i bk1: 35a 491245i bk2: 0a 491306i bk3: 0a 491306i bk4: 0a 491306i bk5: 0a 491306i bk6: 0a 491306i bk7: 0a 491306i bk8: 0a 491306i bk9: 0a 491306i bk10: 0a 491306i bk11: 0a 491306i bk12: 0a 491306i bk13: 0a 491306i bk14: 0a 491306i bk15: 0a 491306i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.968750
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000521 
total_CMD = 491306 
util_bw = 256 
Wasted_Col = 83 
Wasted_Row = 0 
Idle = 490967 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 35 
rwq = 0 
CCDLc_limit_alone = 35 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 491306 
n_nop = 491240 
Read = 64 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 64 
total_req = 64 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 64 
Row_Bus_Util =  0.000004 
CoL_Bus_Util = 0.000130 
Either_Row_CoL_Bus_Util = 0.000134 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000075 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=7.53095e-05
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=491306 n_nop=491211 n_act=2 n_pre=0 n_ref_event=0 n_req=93 n_rd=93 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0007572
n_activity=1638 dram_eff=0.2271
bk0: 29a 491249i bk1: 64a 491253i bk2: 0a 491304i bk3: 0a 491305i bk4: 0a 491305i bk5: 0a 491305i bk6: 0a 491305i bk7: 0a 491306i bk8: 0a 491306i bk9: 0a 491306i bk10: 0a 491306i bk11: 0a 491307i bk12: 0a 491307i bk13: 0a 491307i bk14: 0a 491307i bk15: 0a 491307i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.978495
Row_Buffer_Locality_read = 0.978495
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000757 
total_CMD = 491306 
util_bw = 372 
Wasted_Col = 92 
Wasted_Row = 0 
Idle = 490842 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 44 
rwq = 0 
CCDLc_limit_alone = 44 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 491306 
n_nop = 491211 
Read = 93 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 93 
total_req = 93 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 93 
Row_Bus_Util =  0.000004 
CoL_Bus_Util = 0.000189 
Either_Row_CoL_Bus_Util = 0.000193 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000014 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=1.42477e-05
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=491306 n_nop=491210 n_act=2 n_pre=0 n_ref_event=0 n_req=94 n_rd=94 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0007653
n_activity=1563 dram_eff=0.2406
bk0: 55a 491248i bk1: 39a 491261i bk2: 0a 491305i bk3: 0a 491305i bk4: 0a 491305i bk5: 0a 491305i bk6: 0a 491306i bk7: 0a 491306i bk8: 0a 491306i bk9: 0a 491306i bk10: 0a 491306i bk11: 0a 491306i bk12: 0a 491306i bk13: 0a 491306i bk14: 0a 491307i bk15: 0a 491307i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.978723
Row_Buffer_Locality_read = 0.978723
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000765 
total_CMD = 491306 
util_bw = 376 
Wasted_Col = 93 
Wasted_Row = 0 
Idle = 490837 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 45 
rwq = 0 
CCDLc_limit_alone = 45 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 491306 
n_nop = 491210 
Read = 94 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 94 
total_req = 94 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 94 
Row_Bus_Util =  0.000004 
CoL_Bus_Util = 0.000191 
Either_Row_CoL_Bus_Util = 0.000195 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000049 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=4.88494e-05
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=491306 n_nop=491199 n_act=2 n_pre=0 n_ref_event=0 n_req=105 n_rd=105 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0008549
n_activity=1535 dram_eff=0.2736
bk0: 53a 491203i bk1: 52a 491237i bk2: 0a 491305i bk3: 0a 491305i bk4: 0a 491305i bk5: 0a 491306i bk6: 0a 491306i bk7: 0a 491306i bk8: 0a 491306i bk9: 0a 491306i bk10: 0a 491306i bk11: 0a 491306i bk12: 0a 491306i bk13: 0a 491306i bk14: 0a 491306i bk15: 0a 491307i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.980952
Row_Buffer_Locality_read = 0.980952
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000855 
total_CMD = 491306 
util_bw = 420 
Wasted_Col = 128 
Wasted_Row = 0 
Idle = 490758 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 80 
rwq = 0 
CCDLc_limit_alone = 80 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 491306 
n_nop = 491199 
Read = 105 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 105 
total_req = 105 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 105 
Row_Bus_Util =  0.000004 
CoL_Bus_Util = 0.000214 
Either_Row_CoL_Bus_Util = 0.000218 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000134 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000134336
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=491306 n_nop=491198 n_act=2 n_pre=0 n_ref_event=0 n_req=106 n_rd=106 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.000863
n_activity=1767 dram_eff=0.24
bk0: 56a 491227i bk1: 50a 491260i bk2: 0a 491305i bk3: 0a 491305i bk4: 0a 491306i bk5: 0a 491306i bk6: 0a 491306i bk7: 0a 491306i bk8: 0a 491306i bk9: 0a 491306i bk10: 0a 491306i bk11: 0a 491306i bk12: 0a 491306i bk13: 0a 491306i bk14: 0a 491306i bk15: 0a 491306i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.981132
Row_Buffer_Locality_read = 0.981132
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000863 
total_CMD = 491306 
util_bw = 424 
Wasted_Col = 101 
Wasted_Row = 0 
Idle = 490781 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 53 
rwq = 0 
CCDLc_limit_alone = 53 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 491306 
n_nop = 491198 
Read = 106 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 106 
total_req = 106 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 106 
Row_Bus_Util =  0.000004 
CoL_Bus_Util = 0.000216 
Either_Row_CoL_Bus_Util = 0.000220 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000112 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000111947
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=491306 n_nop=491193 n_act=2 n_pre=0 n_ref_event=0 n_req=111 n_rd=111 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0009037
n_activity=1701 dram_eff=0.261
bk0: 55a 491240i bk1: 56a 491230i bk2: 0a 491306i bk3: 0a 491306i bk4: 0a 491306i bk5: 0a 491306i bk6: 0a 491306i bk7: 0a 491306i bk8: 0a 491306i bk9: 0a 491306i bk10: 0a 491306i bk11: 0a 491306i bk12: 0a 491306i bk13: 0a 491306i bk14: 0a 491306i bk15: 0a 491306i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.981982
Row_Buffer_Locality_read = 0.981982
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000904 
total_CMD = 491306 
util_bw = 444 
Wasted_Col = 117 
Wasted_Row = 0 
Idle = 490745 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 69 
rwq = 0 
CCDLc_limit_alone = 69 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 491306 
n_nop = 491193 
Read = 111 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 111 
total_req = 111 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 111 
Row_Bus_Util =  0.000004 
CoL_Bus_Util = 0.000226 
Either_Row_CoL_Bus_Util = 0.000230 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000140 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000140442
Memory Partition 16: 
Cache L2_bank_032:
MSHR contents

Cache L2_bank_033:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[16]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=491306 n_nop=491204 n_act=2 n_pre=0 n_ref_event=0 n_req=100 n_rd=100 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002035
n_activity=1394 dram_eff=0.07174
bk0: 43a 491278i bk1: 57a 491260i bk2: 0a 491306i bk3: 0a 491306i bk4: 0a 491306i bk5: 0a 491306i bk6: 0a 491306i bk7: 0a 491306i bk8: 0a 491306i bk9: 0a 491306i bk10: 0a 491306i bk11: 0a 491306i bk12: 0a 491306i bk13: 0a 491306i bk14: 0a 491306i bk15: 0a 491306i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.980000
Row_Buffer_Locality_read = 0.980000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000204 
total_CMD = 491306 
util_bw = 100 
Wasted_Col = 74 
Wasted_Row = 0 
Idle = 491132 

BW Util Bottlenecks: 
RCDc_limit = 44 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 30 
rwq = 0 
CCDLc_limit_alone = 30 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 491306 
n_nop = 491204 
Read = 100 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 100 
total_req = 100 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 100 
Row_Bus_Util =  0.000004 
CoL_Bus_Util = 0.000204 
Either_Row_CoL_Bus_Util = 0.000208 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000020 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=2.03539e-05
Memory Partition 17: 
Cache L2_bank_034:
MSHR contents

Cache L2_bank_035:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[17]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=491306 n_nop=491228 n_act=2 n_pre=0 n_ref_event=0 n_req=76 n_rd=76 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001547
n_activity=1048 dram_eff=0.07252
bk0: 35a 491266i bk1: 41a 491284i bk2: 0a 491306i bk3: 0a 491306i bk4: 0a 491306i bk5: 0a 491306i bk6: 0a 491306i bk7: 0a 491306i bk8: 0a 491306i bk9: 0a 491306i bk10: 0a 491306i bk11: 0a 491306i bk12: 0a 491306i bk13: 0a 491306i bk14: 0a 491306i bk15: 0a 491306i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.973684
Row_Buffer_Locality_read = 0.973684
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000155 
total_CMD = 491306 
util_bw = 76 
Wasted_Col = 62 
Wasted_Row = 0 
Idle = 491168 

BW Util Bottlenecks: 
RCDc_limit = 44 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 18 
rwq = 0 
CCDLc_limit_alone = 18 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 491306 
n_nop = 491228 
Read = 76 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 76 
total_req = 76 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 76 
Row_Bus_Util =  0.000004 
CoL_Bus_Util = 0.000155 
Either_Row_CoL_Bus_Util = 0.000159 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000155 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00015469
Memory Partition 18: 
Cache L2_bank_036:
MSHR contents

Cache L2_bank_037:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[18]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=491306 n_nop=491197 n_act=3 n_pre=0 n_ref_event=0 n_req=106 n_rd=106 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002158
n_activity=1549 dram_eff=0.06843
bk0: 58a 491260i bk1: 47a 491272i bk2: 0a 491306i bk3: 1a 491284i bk4: 0a 491306i bk5: 0a 491306i bk6: 0a 491306i bk7: 0a 491306i bk8: 0a 491306i bk9: 0a 491306i bk10: 0a 491306i bk11: 0a 491306i bk12: 0a 491306i bk13: 0a 491306i bk14: 0a 491306i bk15: 0a 491306i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.971698
Row_Buffer_Locality_read = 0.971698
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000216 
total_CMD = 491306 
util_bw = 106 
Wasted_Col = 102 
Wasted_Row = 0 
Idle = 491098 

BW Util Bottlenecks: 
RCDc_limit = 66 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 36 
rwq = 0 
CCDLc_limit_alone = 36 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 491306 
n_nop = 491197 
Read = 106 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 0 
n_req = 106 
total_req = 106 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 106 
Row_Bus_Util =  0.000006 
CoL_Bus_Util = 0.000216 
Either_Row_CoL_Bus_Util = 0.000222 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000218 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.000217787
Memory Partition 19: 
Cache L2_bank_038:
MSHR contents

Cache L2_bank_039:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[19]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=491306 n_nop=491202 n_act=4 n_pre=0 n_ref_event=0 n_req=100 n_rd=100 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002035
n_activity=1554 dram_eff=0.06435
bk0: 43a 491278i bk1: 54a 491284i bk2: 1a 491283i bk3: 2a 491284i bk4: 0a 491306i bk5: 0a 491306i bk6: 0a 491306i bk7: 0a 491306i bk8: 0a 491306i bk9: 0a 491306i bk10: 0a 491306i bk11: 0a 491306i bk12: 0a 491306i bk13: 0a 491306i bk14: 0a 491306i bk15: 0a 491306i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.960000
Row_Buffer_Locality_read = 0.960000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.026316
Bank_Level_Parallism_Col = 1.026882
Bank_Level_Parallism_Ready = 1.010000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.026882 

BW Util details:
bwutil = 0.000204 
total_CMD = 491306 
util_bw = 100 
Wasted_Col = 90 
Wasted_Row = 0 
Idle = 491116 

BW Util Bottlenecks: 
RCDc_limit = 84 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 491306 
n_nop = 491202 
Read = 100 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 100 
total_req = 100 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 100 
Row_Bus_Util =  0.000008 
CoL_Bus_Util = 0.000204 
Either_Row_CoL_Bus_Util = 0.000212 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000073 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=7.32741e-05
Memory Partition 20: 
Cache L2_bank_040:
MSHR contents

Cache L2_bank_041:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[20]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=491306 n_nop=491190 n_act=2 n_pre=0 n_ref_event=0 n_req=114 n_rd=114 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.000232
n_activity=1607 dram_eff=0.07094
bk0: 43a 491266i bk1: 71a 491266i bk2: 0a 491306i bk3: 0a 491306i bk4: 0a 491306i bk5: 0a 491306i bk6: 0a 491306i bk7: 0a 491306i bk8: 0a 491306i bk9: 0a 491306i bk10: 0a 491306i bk11: 0a 491306i bk12: 0a 491306i bk13: 0a 491306i bk14: 0a 491306i bk15: 0a 491306i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.982456
Row_Buffer_Locality_read = 0.982456
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000232 
total_CMD = 491306 
util_bw = 114 
Wasted_Col = 80 
Wasted_Row = 0 
Idle = 491112 

BW Util Bottlenecks: 
RCDc_limit = 44 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 36 
rwq = 0 
CCDLc_limit_alone = 36 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 491306 
n_nop = 491190 
Read = 114 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 114 
total_req = 114 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 114 
Row_Bus_Util =  0.000004 
CoL_Bus_Util = 0.000232 
Either_Row_CoL_Bus_Util = 0.000236 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000053 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=5.29202e-05
Memory Partition 21: 
Cache L2_bank_042:
MSHR contents

Cache L2_bank_043:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[21]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=491306 n_nop=491228 n_act=2 n_pre=0 n_ref_event=0 n_req=76 n_rd=76 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001547
n_activity=1246 dram_eff=0.061
bk0: 46a 491278i bk1: 30a 491281i bk2: 0a 491306i bk3: 0a 491306i bk4: 0a 491306i bk5: 0a 491306i bk6: 0a 491306i bk7: 0a 491306i bk8: 0a 491306i bk9: 0a 491306i bk10: 0a 491306i bk11: 0a 491306i bk12: 0a 491306i bk13: 0a 491306i bk14: 0a 491306i bk15: 0a 491306i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.973684
Row_Buffer_Locality_read = 0.973684
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.007812
Bank_Level_Parallism_Col = 1.007936
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.007936 

BW Util details:
bwutil = 0.000155 
total_CMD = 491306 
util_bw = 76 
Wasted_Col = 52 
Wasted_Row = 0 
Idle = 491178 

BW Util Bottlenecks: 
RCDc_limit = 43 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 9 
rwq = 0 
CCDLc_limit_alone = 9 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 491306 
n_nop = 491228 
Read = 76 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 76 
total_req = 76 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 76 
Row_Bus_Util =  0.000004 
CoL_Bus_Util = 0.000155 
Either_Row_CoL_Bus_Util = 0.000159 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000073 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=7.32741e-05
Memory Partition 22: 
Cache L2_bank_044:
MSHR contents

Cache L2_bank_045:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[22]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=491306 n_nop=491236 n_act=2 n_pre=0 n_ref_event=0 n_req=68 n_rd=68 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001384
n_activity=1087 dram_eff=0.06256
bk0: 18a 491278i bk1: 50a 491284i bk2: 0a 491306i bk3: 0a 491306i bk4: 0a 491306i bk5: 0a 491306i bk6: 0a 491306i bk7: 0a 491306i bk8: 0a 491306i bk9: 0a 491306i bk10: 0a 491306i bk11: 0a 491306i bk12: 0a 491306i bk13: 0a 491306i bk14: 0a 491306i bk15: 0a 491306i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.970588
Row_Buffer_Locality_read = 0.970588
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000138 
total_CMD = 491306 
util_bw = 68 
Wasted_Col = 50 
Wasted_Row = 0 
Idle = 491188 

BW Util Bottlenecks: 
RCDc_limit = 44 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 491306 
n_nop = 491236 
Read = 68 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 68 
total_req = 68 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 68 
Row_Bus_Util =  0.000004 
CoL_Bus_Util = 0.000138 
Either_Row_CoL_Bus_Util = 0.000142 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000075 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=7.53095e-05
Memory Partition 23: 
Cache L2_bank_046:
MSHR contents

Cache L2_bank_047:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[23]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=491306 n_nop=491218 n_act=2 n_pre=0 n_ref_event=0 n_req=86 n_rd=86 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.000175
n_activity=1391 dram_eff=0.06183
bk0: 50a 491275i bk1: 36a 491284i bk2: 0a 491306i bk3: 0a 491306i bk4: 0a 491306i bk5: 0a 491306i bk6: 0a 491306i bk7: 0a 491306i bk8: 0a 491306i bk9: 0a 491306i bk10: 0a 491306i bk11: 0a 491306i bk12: 0a 491306i bk13: 0a 491306i bk14: 0a 491306i bk15: 0a 491306i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.976744
Row_Buffer_Locality_read = 0.976744
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000175 
total_CMD = 491306 
util_bw = 86 
Wasted_Col = 53 
Wasted_Row = 0 
Idle = 491167 

BW Util Bottlenecks: 
RCDc_limit = 44 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 9 
rwq = 0 
CCDLc_limit_alone = 9 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 491306 
n_nop = 491218 
Read = 86 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 86 
total_req = 86 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 86 
Row_Bus_Util =  0.000004 
CoL_Bus_Util = 0.000175 
Either_Row_CoL_Bus_Util = 0.000179 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000069 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=6.92033e-05
Memory Partition 24: 
Cache L2_bank_048:
MSHR contents

Cache L2_bank_049:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[24]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=491306 n_nop=491220 n_act=2 n_pre=0 n_ref_event=0 n_req=84 n_rd=84 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.000171
n_activity=1341 dram_eff=0.06264
bk0: 36a 491281i bk1: 48a 491281i bk2: 0a 491306i bk3: 0a 491306i bk4: 0a 491306i bk5: 0a 491306i bk6: 0a 491306i bk7: 0a 491306i bk8: 0a 491306i bk9: 0a 491306i bk10: 0a 491306i bk11: 0a 491306i bk12: 0a 491306i bk13: 0a 491306i bk14: 0a 491306i bk15: 0a 491306i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.976190
Row_Buffer_Locality_read = 0.976190
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000171 
total_CMD = 491306 
util_bw = 84 
Wasted_Col = 50 
Wasted_Row = 0 
Idle = 491172 

BW Util Bottlenecks: 
RCDc_limit = 44 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 491306 
n_nop = 491220 
Read = 84 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 84 
total_req = 84 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 84 
Row_Bus_Util =  0.000004 
CoL_Bus_Util = 0.000171 
Either_Row_CoL_Bus_Util = 0.000175 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000039 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=3.86724e-05
Memory Partition 25: 
Cache L2_bank_050:
MSHR contents

Cache L2_bank_051:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[25]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=491306 n_nop=491236 n_act=2 n_pre=0 n_ref_event=0 n_req=68 n_rd=68 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001384
n_activity=1100 dram_eff=0.06182
bk0: 35a 491281i bk1: 33a 491278i bk2: 0a 491306i bk3: 0a 491306i bk4: 0a 491306i bk5: 0a 491306i bk6: 0a 491306i bk7: 0a 491306i bk8: 0a 491306i bk9: 0a 491306i bk10: 0a 491306i bk11: 0a 491306i bk12: 0a 491306i bk13: 0a 491306i bk14: 0a 491306i bk15: 0a 491306i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.970588
Row_Buffer_Locality_read = 0.970588
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000138 
total_CMD = 491306 
util_bw = 68 
Wasted_Col = 53 
Wasted_Row = 0 
Idle = 491185 

BW Util Bottlenecks: 
RCDc_limit = 44 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 9 
rwq = 0 
CCDLc_limit_alone = 9 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 491306 
n_nop = 491236 
Read = 68 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 68 
total_req = 68 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 68 
Row_Bus_Util =  0.000004 
CoL_Bus_Util = 0.000138 
Either_Row_CoL_Bus_Util = 0.000142 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000077 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=7.73449e-05
Memory Partition 26: 
Cache L2_bank_052:
MSHR contents

Cache L2_bank_053:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[26]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=491306 n_nop=491229 n_act=2 n_pre=0 n_ref_event=0 n_req=75 n_rd=75 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001527
n_activity=1056 dram_eff=0.07102
bk0: 26a 491275i bk1: 49a 491275i bk2: 0a 491306i bk3: 0a 491306i bk4: 0a 491306i bk5: 0a 491306i bk6: 0a 491306i bk7: 0a 491306i bk8: 0a 491306i bk9: 0a 491306i bk10: 0a 491306i bk11: 0a 491306i bk12: 0a 491306i bk13: 0a 491306i bk14: 0a 491306i bk15: 0a 491306i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.973333
Row_Buffer_Locality_read = 0.973333
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000153 
total_CMD = 491306 
util_bw = 75 
Wasted_Col = 62 
Wasted_Row = 0 
Idle = 491169 

BW Util Bottlenecks: 
RCDc_limit = 44 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 18 
rwq = 0 
CCDLc_limit_alone = 18 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 491306 
n_nop = 491229 
Read = 75 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 75 
total_req = 75 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 75 
Row_Bus_Util =  0.000004 
CoL_Bus_Util = 0.000153 
Either_Row_CoL_Bus_Util = 0.000157 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000088 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=8.75218e-05
Memory Partition 27: 
Cache L2_bank_054:
MSHR contents

Cache L2_bank_055:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[27]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=491306 n_nop=491225 n_act=4 n_pre=0 n_ref_event=0 n_req=77 n_rd=77 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001567
n_activity=1296 dram_eff=0.05941
bk0: 43a 491255i bk1: 30a 491281i bk2: 2a 491284i bk3: 2a 491284i bk4: 0a 491306i bk5: 0a 491306i bk6: 0a 491306i bk7: 0a 491306i bk8: 0a 491306i bk9: 0a 491306i bk10: 0a 491306i bk11: 0a 491306i bk12: 0a 491306i bk13: 0a 491306i bk14: 0a 491306i bk15: 0a 491306i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.948052
Row_Buffer_Locality_read = 0.948052
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.010256
Bank_Level_Parallism_Col = 1.010471
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.010471 

BW Util details:
bwutil = 0.000157 
total_CMD = 491306 
util_bw = 77 
Wasted_Col = 118 
Wasted_Row = 0 
Idle = 491111 

BW Util Bottlenecks: 
RCDc_limit = 86 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 32 
rwq = 0 
CCDLc_limit_alone = 32 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 491306 
n_nop = 491225 
Read = 77 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 77 
total_req = 77 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 77 
Row_Bus_Util =  0.000008 
CoL_Bus_Util = 0.000157 
Either_Row_CoL_Bus_Util = 0.000165 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000061 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=6.10617e-05
Memory Partition 28: 
Cache L2_bank_056:
MSHR contents

Cache L2_bank_057:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[28]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=491306 n_nop=491215 n_act=2 n_pre=0 n_ref_event=0 n_req=89 n_rd=89 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001811
n_activity=1462 dram_eff=0.06088
bk0: 53a 491284i bk1: 36a 491278i bk2: 0a 491306i bk3: 0a 491306i bk4: 0a 491306i bk5: 0a 491306i bk6: 0a 491306i bk7: 0a 491306i bk8: 0a 491306i bk9: 0a 491306i bk10: 0a 491306i bk11: 0a 491306i bk12: 0a 491306i bk13: 0a 491306i bk14: 0a 491306i bk15: 0a 491306i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.977528
Row_Buffer_Locality_read = 0.977528
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000181 
total_CMD = 491306 
util_bw = 89 
Wasted_Col = 50 
Wasted_Row = 0 
Idle = 491167 

BW Util Bottlenecks: 
RCDc_limit = 44 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 491306 
n_nop = 491215 
Read = 89 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 89 
total_req = 89 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 89 
Row_Bus_Util =  0.000004 
CoL_Bus_Util = 0.000181 
Either_Row_CoL_Bus_Util = 0.000185 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000073 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=7.32741e-05
Memory Partition 29: 
Cache L2_bank_058:
MSHR contents

Cache L2_bank_059:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[29]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=491306 n_nop=491219 n_act=2 n_pre=0 n_ref_event=0 n_req=85 n_rd=85 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.000173
n_activity=1419 dram_eff=0.0599
bk0: 42a 491284i bk1: 43a 491281i bk2: 0a 491306i bk3: 0a 491306i bk4: 0a 491306i bk5: 0a 491306i bk6: 0a 491306i bk7: 0a 491306i bk8: 0a 491306i bk9: 0a 491306i bk10: 0a 491306i bk11: 0a 491306i bk12: 0a 491306i bk13: 0a 491306i bk14: 0a 491306i bk15: 0a 491306i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.976471
Row_Buffer_Locality_read = 0.976471
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000173 
total_CMD = 491306 
util_bw = 85 
Wasted_Col = 47 
Wasted_Row = 0 
Idle = 491174 

BW Util Bottlenecks: 
RCDc_limit = 44 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 3 
rwq = 0 
CCDLc_limit_alone = 3 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 491306 
n_nop = 491219 
Read = 85 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 85 
total_req = 85 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 85 
Row_Bus_Util =  0.000004 
CoL_Bus_Util = 0.000173 
Either_Row_CoL_Bus_Util = 0.000177 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000039 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=3.86724e-05
Memory Partition 30: 
Cache L2_bank_060:
MSHR contents

Cache L2_bank_061:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[30]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=491306 n_nop=491191 n_act=2 n_pre=0 n_ref_event=0 n_req=113 n_rd=113 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.00023
n_activity=1777 dram_eff=0.06359
bk0: 70a 491266i bk1: 43a 491284i bk2: 0a 491306i bk3: 0a 491306i bk4: 0a 491306i bk5: 0a 491306i bk6: 0a 491306i bk7: 0a 491306i bk8: 0a 491306i bk9: 0a 491306i bk10: 0a 491306i bk11: 0a 491306i bk12: 0a 491306i bk13: 0a 491306i bk14: 0a 491306i bk15: 0a 491306i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.982301
Row_Buffer_Locality_read = 0.982301
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000230 
total_CMD = 491306 
util_bw = 113 
Wasted_Col = 62 
Wasted_Row = 0 
Idle = 491131 

BW Util Bottlenecks: 
RCDc_limit = 44 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 18 
rwq = 0 
CCDLc_limit_alone = 18 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 491306 
n_nop = 491191 
Read = 113 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 113 
total_req = 113 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 113 
Row_Bus_Util =  0.000004 
CoL_Bus_Util = 0.000230 
Either_Row_CoL_Bus_Util = 0.000234 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000049 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=4.88494e-05
Memory Partition 31: 
Cache L2_bank_062:
MSHR contents

Cache L2_bank_063:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[31]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=491306 n_nop=491250 n_act=2 n_pre=0 n_ref_event=0 n_req=54 n_rd=54 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001099
n_activity=976 dram_eff=0.05533
bk0: 25a 491281i bk1: 29a 491284i bk2: 0a 491306i bk3: 0a 491306i bk4: 0a 491306i bk5: 0a 491306i bk6: 0a 491306i bk7: 0a 491306i bk8: 0a 491306i bk9: 0a 491306i bk10: 0a 491306i bk11: 0a 491306i bk12: 0a 491306i bk13: 0a 491306i bk14: 0a 491306i bk15: 0a 491306i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.962963
Row_Buffer_Locality_read = 0.962963
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000110 
total_CMD = 491306 
util_bw = 54 
Wasted_Col = 47 
Wasted_Row = 0 
Idle = 491205 

BW Util Bottlenecks: 
RCDc_limit = 44 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 3 
rwq = 0 
CCDLc_limit_alone = 3 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 491306 
n_nop = 491250 
Read = 54 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 54 
total_req = 54 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 54 
Row_Bus_Util =  0.000004 
CoL_Bus_Util = 0.000110 
Either_Row_CoL_Bus_Util = 0.000114 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000012 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=1.22123e-05

========= L2 cache stats =========
L2_cache_bank[0]: Access = 81, Miss = 55, Miss_rate = 0.679, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 76, Miss = 52, Miss_rate = 0.684, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 56, Miss = 43, Miss_rate = 0.768, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 89, Miss = 63, Miss_rate = 0.708, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 67, Miss = 49, Miss_rate = 0.731, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 57, Miss = 41, Miss_rate = 0.719, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 115, Miss = 82, Miss_rate = 0.713, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 126, Miss = 91, Miss_rate = 0.722, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 92, Miss = 64, Miss_rate = 0.696, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 100, Miss = 70, Miss_rate = 0.700, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 140, Miss = 93, Miss_rate = 0.664, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 98, Miss = 70, Miss_rate = 0.714, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[12]: Access = 105, Miss = 77, Miss_rate = 0.733, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[13]: Access = 104, Miss = 75, Miss_rate = 0.721, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[14]: Access = 69, Miss = 52, Miss_rate = 0.754, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[15]: Access = 99, Miss = 68, Miss_rate = 0.687, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[16]: Access = 100, Miss = 72, Miss_rate = 0.720, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[17]: Access = 100, Miss = 74, Miss_rate = 0.740, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[18]: Access = 118, Miss = 86, Miss_rate = 0.729, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[19]: Access = 95, Miss = 68, Miss_rate = 0.716, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[20]: Access = 90, Miss = 62, Miss_rate = 0.689, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[21]: Access = 65, Miss = 45, Miss_rate = 0.692, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[22]: Access = 113, Miss = 73, Miss_rate = 0.646, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[23]: Access = 99, Miss = 72, Miss_rate = 0.727, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[24]: Access = 79, Miss = 57, Miss_rate = 0.722, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[25]: Access = 130, Miss = 94, Miss_rate = 0.723, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[26]: Access = 132, Miss = 95, Miss_rate = 0.720, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[27]: Access = 133, Miss = 90, Miss_rate = 0.677, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[28]: Access = 118, Miss = 76, Miss_rate = 0.644, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[29]: Access = 96, Miss = 68, Miss_rate = 0.708, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[30]: Access = 154, Miss = 110, Miss_rate = 0.714, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[31]: Access = 111, Miss = 81, Miss_rate = 0.730, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 3207
L2_total_cache_misses = 2268
L2_total_cache_miss_rate = 0.7072
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 509
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 329
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 1052
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 430
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 191
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 696
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 1890
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 1317
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.000
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=6438
icnt_total_pkts_simt_to_mem=6438
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 6438
Req_Network_cycles = 110955
Req_Network_injected_packets_per_cycle =       0.0580 
Req_Network_conflicts_per_cycle =       0.0020
Req_Network_conflicts_per_cycle_util =       0.0940
Req_Bank_Level_Parallism =       2.7142
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.0001
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0009

Reply_Network_injected_packets_num = 6438
Reply_Network_cycles = 110955
Reply_Network_injected_packets_per_cycle =        0.0580
Reply_Network_conflicts_per_cycle =        0.0018
Reply_Network_conflicts_per_cycle_util =       0.0654
Reply_Bank_Level_Parallism =       2.0635
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.0000
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0013
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 13 sec (13 sec)
gpgpu_simulation_rate = 32911 (inst/sec)
gpgpu_simulation_rate = 8535 (cycle/sec)
gpgpu_silicon_slowdown = 132630x
Processing kernel /root/Repos/shared/accel-sim-framework/hw_run/traces/device-0/12.8/nw-rodinia-2.0-ft/128_10___data_result_128_10_txt/traces/kernel-13-ctx_0x55953fa72040.traceg.xz
-kernel name = _Z20needle_cuda_shared_2PiS_S_iiii
-kernel id = 13
-grid dim = (3,1,1)
-block dim = (16,1,1)
-shmem = 2180
-nregs = 40
-binary version = 86
-cuda stream id = 0
-shmem base_addr = 0x00007f3d29000000
-local mem base_addr = 0x00007f3d27000000
-nvbit version = 1.7.6
-accelsim tracer version = 5
-enable lineinfo = 0
Header info loaded for kernel command : /root/Repos/shared/accel-sim-framework/hw_run/traces/device-0/12.8/nw-rodinia-2.0-ft/128_10___data_result_128_10_txt/traces/kernel-13-ctx_0x55953fa72040.traceg.xz
launching kernel name: _Z20needle_cuda_shared_2PiS_S_iiii uid: 13 cuda_stream_id: 0
GPGPU-Sim uArch: Shader 12 bind to kernel 13 '_Z20needle_cuda_shared_2PiS_S_iiii'
GPGPU-Sim: Reconfigure L1 cache to 120KB
thread block = 0,0,0
GPGPU-Sim uArch: Shader 13 bind to kernel 13 '_Z20needle_cuda_shared_2PiS_S_iiii'
thread block = 1,0,0
GPGPU-Sim uArch: Shader 14 bind to kernel 13 '_Z20needle_cuda_shared_2PiS_S_iiii'
thread block = 2,0,0
Destroy streams for kernel 13: size 0
kernel_name = _Z20needle_cuda_shared_2PiS_S_iiii 
kernel_launch_uid = 13 
kernel_stream_id = 0
gpu_sim_cycle = 9097
gpu_sim_insn = 22041
gpu_ipc =       2.4229
gpu_tot_sim_cycle = 120052
gpu_tot_sim_insn = 449895
gpu_tot_ipc =       3.7475
gpu_tot_issued_cta = 61
gpu_occupancy = 2.0833% 
gpu_tot_occupancy = 2.0833% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.0366
partiton_level_parallism_total  =       0.0564
partiton_level_parallism_util =       1.9940
partiton_level_parallism_util_total  =       2.6668
L2_BW  =       1.3260 GB/Sec
L2_BW_total  =       2.0431 GB/Sec
gpu_total_sim_rate=32135

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 224, Miss = 194, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 224, Miss = 194, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 224, Miss = 194, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 224, Miss = 194, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 224, Miss = 194, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 224, Miss = 194, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 224, Miss = 194, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 224, Miss = 194, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 224, Miss = 194, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 224, Miss = 194, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 224, Miss = 194, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 224, Miss = 194, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 224, Miss = 194, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 224, Miss = 194, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 224, Miss = 194, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[28]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[29]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[30]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[31]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[32]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[33]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[34]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[35]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[36]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[37]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[38]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[39]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[40]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[41]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[42]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[43]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[44]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[45]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 6832
	L1D_total_cache_misses = 5917
	L1D_total_cache_miss_rate = 0.8661
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.004
	L1D_cache_fill_port_util = 0.016
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 61
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 2494
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 1471
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 854
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 481
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 1471
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 4026
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 2806

Total_core_cache_fail_stats:
ctas_completed 61, Shader 0 warp_id issue ditsribution:
warp_id:
0, 
distro:
1319, 
gpgpu_n_tot_thrd_icount = 1287872
gpgpu_n_tot_w_icount = 40246
gpgpu_n_stall_shd_mem = 26413
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 3965
gpgpu_n_mem_write_global = 2806
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 17629
gpgpu_n_store_insn = 15616
gpgpu_n_shmem_insn = 111325
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 25620
gpgpu_n_l1cache_bkconflict = 793
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 25620
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 793
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:269	W0_Idle:768212	W0_Scoreboard:195742	W1:1769	W2:1586	W3:1586	W4:1586	W5:1586	W6:1586	W7:1586	W8:1586	W9:1586	W10:1586	W11:1586	W12:1586	W13:1586	W14:1586	W15:1586	W16:16212	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:0
single_issue_nums: WS0:40246	WS1:0	WS2:0	WS3:0	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 31720 {8:3965,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 112240 {40:2806,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 158600 {40:3965,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 22448 {8:2806,}
maxmflatency = 505 
max_icnt2mem_latency = 52 
maxmrqlatency = 6 
max_icnt2sh_latency = 6 
averagemflatency = 334 
avg_icnt2mem_latency = 44 
avg_mrq_latency = 0 
avg_icnt2sh_latency = 2 
mrq_lat_table:2819 	15 	44 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	3893 	2878 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	6771 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	6741 	30 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	34 	37 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:      5535      5556      6169         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:      5633      6155      6171         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:      5556      6168         0      6156         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:      5604      5583         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:      6159      6172         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:      6154      6129         0      6154         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:      5618      5611      6153      6164         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:      6162      6148         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:      5590      5549      6167         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:      5633      5569      6170         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:      6163      5625         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:      5583      5562         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:      6167      5646         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:      5625      5633         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:      5597      5576         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:      6171      5590         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:      6097      6089         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:      5547      5505         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:      5498      5578         0      6091         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:      5485      5498      6098      6098         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:      5549      5533         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:      5491      5512         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:      5505      6061         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:      5547      5485         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:      6105      5581         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:      5578      5533      6104         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:      6087      5547         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:      6093      5554      6105      6100         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:      6101      5540         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:      6104      5575         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:      5519      5491         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:      6088      5491         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]: 42.000000 29.000000  1.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]: 34.000000 32.000000  2.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]: 32.000000 19.000000      -nan  1.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]: 32.000000 75.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]: 52.000000 29.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]: 41.000000 38.000000      -nan  3.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]: 41.000000 52.000000  2.000000  2.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]: 38.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[8]: 51.000000 48.000000  1.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[9]: 57.000000 62.000000  2.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[10]: 33.000000 35.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[11]: 29.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[12]: 64.000000 39.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[13]: 58.000000 52.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[14]: 60.000000 50.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[15]: 62.000000 56.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[16]: 45.000000 57.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[17]: 37.000000 41.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[18]: 64.000000 47.000000      -nan  1.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[19]: 44.000000 55.000000  2.000000  2.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[20]: 46.000000 71.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[21]: 47.000000 30.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[22]: 21.000000 50.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[23]: 54.000000 37.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[24]: 37.000000 48.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[25]: 38.000000 33.000000  1.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[26]: 27.000000 49.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[27]: 49.000000 30.000000  2.000000  2.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[28]: 56.000000 36.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[29]: 48.000000 43.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[30]: 77.000000 43.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[31]: 27.000000 29.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 2878/78 = 36.897434
number of bytes read:
dram[0]:      1344       928        32         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:      1088      1024        64         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:      1024       608         0        32         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:      1024      2400         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:      1664       928         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:      1312      1216         0        96         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:      1312      1664        64        64         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:      1216      1024         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:      1632      1536        32         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:      1824      1984        64         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:      1056      1120         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:       928      2048         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:      2048      1248         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:      1856      1664         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:      1920      1600         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:      1984      1792         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:      1440      1824         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:      1184      1312         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:      2048      1504         0        32         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:      1408      1760        64        64         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:      1472      2272         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:      1504       960         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:       672      1600         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:      1728      1184         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:      1184      1536         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:      1216      1056        32         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:       864      1568         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:      1568       960        64        64         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:      1792      1152         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:      1536      1376         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:      2464      1376         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:       864       928         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total bytes read: 92096
Bmin_bank_accesses = 0!
chip skew: 3872/1664 = 2.33
number of bytes accessed:
dram[0]:      1344       928        32         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:      1088      1024        64         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:      1024       608         0        32         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:      1024      2400         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:      1664       928         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:      1312      1216         0        96         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:      1312      1664        64        64         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:      1216      1024         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:      1632      1536        32         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:      1824      1984        64         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:      1056      1120         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:       928      2048         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:      2048      1248         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:      1856      1664         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:      1920      1600         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:      1984      1792         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:      1440      1824         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:      1184      1312         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:      2048      1504         0        32         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:      1408      1760        64        64         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:      1472      2272         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:      1504       960         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:       672      1600         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:      1728      1184         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:      1184      1536         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:      1216      1056        32         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:       864      1568         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:      1568       960        64        64         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:      1792      1152         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:      1536      1376         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:      2464      1376         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:       864       928         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram bytes accesed = 92096
min_bank_accesses = 0!
chip skew: 3872/1664 = 2.33
number of bytes written:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:         24        26        52    none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:         24        24        37    none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:         27        27    none          23    none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:         27        23    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:         27        26    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:         32        27    none          30    none      none      none      none      none      none      none      none      none      none      none      none  
dram[6]:         24        23        34        37    none      none      none      none      none      none      none      none      none      none      none      none  
dram[7]:         24        29    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[8]:         24        22        52    none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[9]:         19        23        37    none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[10]:         28        24    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[11]:         26        24    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[12]:         23        26    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[13]:         24        29    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[14]:         22        23    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[15]:         24        26    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[16]:         28        20    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[17]:         19        27    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[18]:         18        20    none          21    none      none      none      none      none      none      none      none      none      none      none      none  
dram[19]:         23        24        58        35    none      none      none      none      none      none      none      none      none      none      none      none  
dram[20]:         23        21    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[21]:         24        30    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[22]:         25        24    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[23]:         26        23    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[24]:         22        21    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[25]:         25        27        50    none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[26]:         28        22    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[27]:         22        23        35        36    none      none      none      none      none      none      none      none      none      none      none      none  
dram[28]:         22        22    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[29]:         25        22    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[30]:         20        23    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[31]:         29        23    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        501       504       504         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[1]:        501       502       502         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:        504       503         0       504         0         0         0         0         0         0         0         0         0         0         0         0
dram[3]:        504       501       238         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:        502       503         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[5]:        502       502         0       503         0         0         0         0         0         0         0         0         0         0         0         0
dram[6]:        504       502       501       502         0         0         0         0         0         0         0         0         0         0         0         0
dram[7]:        502       501         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[8]:        504       502       504         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[9]:        503       501       502         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[10]:        502       504         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[11]:        501       501         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[12]:        503       503         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[13]:        504       501         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[14]:        504       501         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[15]:        503       505         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[16]:        437       437         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[17]:        440       436         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[18]:        438       443         0       437         0         0         0         0         0         0         0         0         0         0         0         0
dram[19]:        438       437       436       437         0         0         0         0         0         0         0         0         0         0         0         0
dram[20]:        438       437         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[21]:        438       436         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[22]:        439       438         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[23]:        438       436         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[24]:        438       436         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[25]:        439       437       437       238         0         0         0         0         0         0         0         0         0         0         0         0
dram[26]:        439       439         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[27]:        436       437       437       439         0         0         0         0         0         0         0         0         0         0         0         0
dram[28]:        437       438         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[29]:        438       437         0       238         0         0         0         0         0         0         0         0         0         0         0         0
dram[30]:        437       436         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[31]:        437       436         0         0         0         0         0         0         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=531587 n_nop=531512 n_act=3 n_pre=0 n_ref_event=0 n_req=72 n_rd=72 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0005418
n_activity=1250 dram_eff=0.2304
bk0: 42a 531539i bk1: 29a 531545i bk2: 1a 531562i bk3: 0a 531585i bk4: 0a 531586i bk5: 0a 531587i bk6: 0a 531587i bk7: 0a 531587i bk8: 0a 531587i bk9: 0a 531587i bk10: 0a 531587i bk11: 0a 531587i bk12: 0a 531587i bk13: 0a 531587i bk14: 0a 531587i bk15: 0a 531588i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.958333
Row_Buffer_Locality_read = 0.958333
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.021858
Bank_Level_Parallism_Col = 1.022222
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.022222 

BW Util details:
bwutil = 0.000542 
total_CMD = 531587 
util_bw = 288 
Wasted_Col = 101 
Wasted_Row = 0 
Idle = 531198 

BW Util Bottlenecks: 
RCDc_limit = 68 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 33 
rwq = 0 
CCDLc_limit_alone = 33 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 531587 
n_nop = 531512 
Read = 72 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 0 
n_req = 72 
total_req = 72 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 72 
Row_Bus_Util =  0.000006 
CoL_Bus_Util = 0.000135 
Either_Row_CoL_Bus_Util = 0.000141 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000040 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=3.95044e-05
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=531587 n_nop=531516 n_act=3 n_pre=0 n_ref_event=0 n_req=68 n_rd=68 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0005117
n_activity=1198 dram_eff=0.227
bk0: 34a 531544i bk1: 32a 531536i bk2: 2a 531561i bk3: 0a 531585i bk4: 0a 531586i bk5: 0a 531587i bk6: 0a 531587i bk7: 0a 531587i bk8: 0a 531587i bk9: 0a 531587i bk10: 0a 531587i bk11: 0a 531587i bk12: 0a 531587i bk13: 0a 531587i bk14: 0a 531588i bk15: 0a 531588i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.955882
Row_Buffer_Locality_read = 0.955882
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000512 
total_CMD = 531587 
util_bw = 272 
Wasted_Col = 106 
Wasted_Row = 0 
Idle = 531209 

BW Util Bottlenecks: 
RCDc_limit = 72 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 34 
rwq = 0 
CCDLc_limit_alone = 34 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 531587 
n_nop = 531516 
Read = 68 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 0 
n_req = 68 
total_req = 68 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 68 
Row_Bus_Util =  0.000006 
CoL_Bus_Util = 0.000128 
Either_Row_CoL_Bus_Util = 0.000134 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000030 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=3.00986e-05
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=531587 n_nop=531532 n_act=3 n_pre=0 n_ref_event=0 n_req=52 n_rd=52 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0003913
n_activity=1004 dram_eff=0.2072
bk0: 32a 531529i bk1: 19a 531558i bk2: 0a 531587i bk3: 1a 531562i bk4: 0a 531585i bk5: 0a 531586i bk6: 0a 531586i bk7: 0a 531586i bk8: 0a 531586i bk9: 0a 531587i bk10: 0a 531587i bk11: 0a 531587i bk12: 0a 531587i bk13: 0a 531587i bk14: 0a 531587i bk15: 0a 531589i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.942308
Row_Buffer_Locality_read = 0.942308
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000391 
total_CMD = 531587 
util_bw = 208 
Wasted_Col = 96 
Wasted_Row = 0 
Idle = 531283 

BW Util Bottlenecks: 
RCDc_limit = 72 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 24 
rwq = 0 
CCDLc_limit_alone = 24 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 531587 
n_nop = 531532 
Read = 52 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 0 
n_req = 52 
total_req = 52 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 52 
Row_Bus_Util =  0.000006 
CoL_Bus_Util = 0.000098 
Either_Row_CoL_Bus_Util = 0.000103 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000058 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=5.83159e-05
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=531587 n_nop=531478 n_act=2 n_pre=0 n_ref_event=0 n_req=107 n_rd=107 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0008051
n_activity=1806 dram_eff=0.237
bk0: 32a 531541i bk1: 75a 531482i bk2: 0a 531586i bk3: 0a 531586i bk4: 0a 531586i bk5: 0a 531587i bk6: 0a 531587i bk7: 0a 531587i bk8: 0a 531587i bk9: 0a 531587i bk10: 0a 531587i bk11: 0a 531587i bk12: 0a 531587i bk13: 0a 531587i bk14: 0a 531587i bk15: 0a 531588i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.981308
Row_Buffer_Locality_read = 0.981308
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000805 
total_CMD = 531587 
util_bw = 428 
Wasted_Col = 118 
Wasted_Row = 0 
Idle = 531041 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 70 
rwq = 0 
CCDLc_limit_alone = 70 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 531587 
n_nop = 531478 
Read = 107 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 107 
total_req = 107 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 107 
Row_Bus_Util =  0.000004 
CoL_Bus_Util = 0.000201 
Either_Row_CoL_Bus_Util = 0.000205 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000119 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000118513
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=531587 n_nop=531504 n_act=2 n_pre=0 n_ref_event=0 n_req=81 n_rd=81 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0006095
n_activity=1377 dram_eff=0.2353
bk0: 52a 531526i bk1: 29a 531545i bk2: 0a 531586i bk3: 0a 531586i bk4: 0a 531586i bk5: 0a 531586i bk6: 0a 531586i bk7: 0a 531587i bk8: 0a 531587i bk9: 0a 531587i bk10: 0a 531587i bk11: 0a 531587i bk12: 0a 531587i bk13: 0a 531588i bk14: 0a 531588i bk15: 0a 531588i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.975309
Row_Buffer_Locality_read = 0.975309
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000609 
total_CMD = 531587 
util_bw = 324 
Wasted_Col = 95 
Wasted_Row = 0 
Idle = 531168 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 47 
rwq = 0 
CCDLc_limit_alone = 47 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 531587 
n_nop = 531504 
Read = 81 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 81 
total_req = 81 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 81 
Row_Bus_Util =  0.000004 
CoL_Bus_Util = 0.000152 
Either_Row_CoL_Bus_Util = 0.000156 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000008 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=7.52464e-06
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=531587 n_nop=531502 n_act=3 n_pre=0 n_ref_event=0 n_req=82 n_rd=82 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.000617
n_activity=1264 dram_eff=0.2595
bk0: 41a 531535i bk1: 38a 531528i bk2: 0a 531587i bk3: 3a 531560i bk4: 0a 531586i bk5: 0a 531586i bk6: 0a 531586i bk7: 0a 531586i bk8: 0a 531586i bk9: 0a 531586i bk10: 0a 531586i bk11: 0a 531586i bk12: 0a 531588i bk13: 0a 531588i bk14: 0a 531588i bk15: 0a 531588i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.963415
Row_Buffer_Locality_read = 0.963415
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.009091
Bank_Level_Parallism_Col = 1.009217
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.009217 

BW Util details:
bwutil = 0.000617 
total_CMD = 531587 
util_bw = 328 
Wasted_Col = 114 
Wasted_Row = 0 
Idle = 531145 

BW Util Bottlenecks: 
RCDc_limit = 66 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 48 
rwq = 0 
CCDLc_limit_alone = 48 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 531587 
n_nop = 531502 
Read = 82 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 0 
n_req = 82 
total_req = 82 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 82 
Row_Bus_Util =  0.000006 
CoL_Bus_Util = 0.000154 
Either_Row_CoL_Bus_Util = 0.000160 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000006 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=5.64348e-06
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=531587 n_nop=531486 n_act=4 n_pre=0 n_ref_event=0 n_req=97 n_rd=97 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0007299
n_activity=1652 dram_eff=0.2349
bk0: 41a 531531i bk1: 52a 531523i bk2: 2a 531560i bk3: 2a 531561i bk4: 0a 531584i bk5: 0a 531585i bk6: 0a 531585i bk7: 0a 531586i bk8: 0a 531587i bk9: 0a 531587i bk10: 0a 531587i bk11: 0a 531587i bk12: 0a 531587i bk13: 0a 531587i bk14: 0a 531587i bk15: 0a 531589i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.958763
Row_Buffer_Locality_read = 0.958763
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000730 
total_CMD = 531587 
util_bw = 388 
Wasted_Col = 151 
Wasted_Row = 0 
Idle = 531048 

BW Util Bottlenecks: 
RCDc_limit = 96 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 55 
rwq = 0 
CCDLc_limit_alone = 55 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 531587 
n_nop = 531486 
Read = 97 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 97 
total_req = 97 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 97 
Row_Bus_Util =  0.000008 
CoL_Bus_Util = 0.000182 
Either_Row_CoL_Bus_Util = 0.000190 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000120 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000120394
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=531587 n_nop=531515 n_act=2 n_pre=0 n_ref_event=0 n_req=70 n_rd=70 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0005267
n_activity=1217 dram_eff=0.2301
bk0: 38a 531544i bk1: 32a 531539i bk2: 0a 531587i bk3: 0a 531587i bk4: 0a 531587i bk5: 0a 531587i bk6: 0a 531587i bk7: 0a 531587i bk8: 0a 531587i bk9: 0a 531587i bk10: 0a 531587i bk11: 0a 531587i bk12: 0a 531587i bk13: 0a 531587i bk14: 0a 531587i bk15: 0a 531587i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.971429
Row_Buffer_Locality_read = 0.971429
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000527 
total_CMD = 531587 
util_bw = 280 
Wasted_Col = 85 
Wasted_Row = 0 
Idle = 531222 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 37 
rwq = 0 
CCDLc_limit_alone = 37 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 531587 
n_nop = 531515 
Read = 70 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 70 
total_req = 70 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 70 
Row_Bus_Util =  0.000004 
CoL_Bus_Util = 0.000132 
Either_Row_CoL_Bus_Util = 0.000135 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=531587 n_nop=531484 n_act=3 n_pre=0 n_ref_event=0 n_req=100 n_rd=100 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0007525
n_activity=1787 dram_eff=0.2238
bk0: 51a 531533i bk1: 48a 531537i bk2: 1a 531562i bk3: 0a 531585i bk4: 0a 531585i bk5: 0a 531586i bk6: 0a 531586i bk7: 0a 531587i bk8: 0a 531587i bk9: 0a 531587i bk10: 0a 531587i bk11: 0a 531587i bk12: 0a 531587i bk13: 0a 531587i bk14: 0a 531587i bk15: 0a 531589i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.970000
Row_Buffer_Locality_read = 0.970000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.004348
Bank_Level_Parallism_Col = 1.004405
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.004405 

BW Util details:
bwutil = 0.000752 
total_CMD = 531587 
util_bw = 400 
Wasted_Col = 121 
Wasted_Row = 0 
Idle = 531066 

BW Util Bottlenecks: 
RCDc_limit = 68 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 53 
rwq = 0 
CCDLc_limit_alone = 53 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 531587 
n_nop = 531484 
Read = 100 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 0 
n_req = 100 
total_req = 100 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 100 
Row_Bus_Util =  0.000006 
CoL_Bus_Util = 0.000188 
Either_Row_CoL_Bus_Util = 0.000194 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000079 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=7.90087e-05
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=531587 n_nop=531463 n_act=3 n_pre=0 n_ref_event=0 n_req=121 n_rd=121 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0009105
n_activity=1994 dram_eff=0.2427
bk0: 57a 531507i bk1: 62a 531530i bk2: 2a 531562i bk3: 0a 531585i bk4: 0a 531585i bk5: 0a 531586i bk6: 0a 531586i bk7: 0a 531586i bk8: 0a 531587i bk9: 0a 531587i bk10: 0a 531587i bk11: 0a 531587i bk12: 0a 531588i bk13: 0a 531588i bk14: 0a 531588i bk15: 0a 531588i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.975207
Row_Buffer_Locality_read = 0.975207
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000910 
total_CMD = 531587 
util_bw = 484 
Wasted_Col = 150 
Wasted_Row = 0 
Idle = 530953 

BW Util Bottlenecks: 
RCDc_limit = 72 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 78 
rwq = 0 
CCDLc_limit_alone = 78 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 531587 
n_nop = 531463 
Read = 121 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 0 
n_req = 121 
total_req = 121 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 121 
Row_Bus_Util =  0.000006 
CoL_Bus_Util = 0.000228 
Either_Row_CoL_Bus_Util = 0.000233 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000077 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=7.71275e-05
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=531587 n_nop=531517 n_act=2 n_pre=0 n_ref_event=0 n_req=68 n_rd=68 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0005117
n_activity=1195 dram_eff=0.2276
bk0: 33a 531546i bk1: 35a 531526i bk2: 0a 531587i bk3: 0a 531587i bk4: 0a 531587i bk5: 0a 531587i bk6: 0a 531587i bk7: 0a 531587i bk8: 0a 531587i bk9: 0a 531587i bk10: 0a 531587i bk11: 0a 531587i bk12: 0a 531587i bk13: 0a 531587i bk14: 0a 531587i bk15: 0a 531587i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.970588
Row_Buffer_Locality_read = 0.970588
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000512 
total_CMD = 531587 
util_bw = 272 
Wasted_Col = 85 
Wasted_Row = 0 
Idle = 531230 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 37 
rwq = 0 
CCDLc_limit_alone = 37 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 531587 
n_nop = 531517 
Read = 68 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 68 
total_req = 68 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 68 
Row_Bus_Util =  0.000004 
CoL_Bus_Util = 0.000128 
Either_Row_CoL_Bus_Util = 0.000132 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000070 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=6.96029e-05
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=531587 n_nop=531492 n_act=2 n_pre=0 n_ref_event=0 n_req=93 n_rd=93 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0006998
n_activity=1638 dram_eff=0.2271
bk0: 29a 531530i bk1: 64a 531534i bk2: 0a 531585i bk3: 0a 531586i bk4: 0a 531586i bk5: 0a 531586i bk6: 0a 531586i bk7: 0a 531587i bk8: 0a 531587i bk9: 0a 531587i bk10: 0a 531587i bk11: 0a 531588i bk12: 0a 531588i bk13: 0a 531588i bk14: 0a 531588i bk15: 0a 531588i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.978495
Row_Buffer_Locality_read = 0.978495
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000700 
total_CMD = 531587 
util_bw = 372 
Wasted_Col = 92 
Wasted_Row = 0 
Idle = 531123 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 44 
rwq = 0 
CCDLc_limit_alone = 44 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 531587 
n_nop = 531492 
Read = 93 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 93 
total_req = 93 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 93 
Row_Bus_Util =  0.000004 
CoL_Bus_Util = 0.000175 
Either_Row_CoL_Bus_Util = 0.000179 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000013 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=1.31681e-05
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=531587 n_nop=531482 n_act=2 n_pre=0 n_ref_event=0 n_req=103 n_rd=103 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.000775
n_activity=1700 dram_eff=0.2424
bk0: 64a 531524i bk1: 39a 531542i bk2: 0a 531586i bk3: 0a 531586i bk4: 0a 531586i bk5: 0a 531586i bk6: 0a 531587i bk7: 0a 531587i bk8: 0a 531587i bk9: 0a 531587i bk10: 0a 531587i bk11: 0a 531587i bk12: 0a 531587i bk13: 0a 531587i bk14: 0a 531588i bk15: 0a 531588i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.980583
Row_Buffer_Locality_read = 0.980583
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000775 
total_CMD = 531587 
util_bw = 412 
Wasted_Col = 98 
Wasted_Row = 0 
Idle = 531077 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 50 
rwq = 0 
CCDLc_limit_alone = 50 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 531587 
n_nop = 531482 
Read = 103 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 103 
total_req = 103 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 103 
Row_Bus_Util =  0.000004 
CoL_Bus_Util = 0.000194 
Either_Row_CoL_Bus_Util = 0.000198 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000045 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=4.51478e-05
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=531587 n_nop=531475 n_act=2 n_pre=0 n_ref_event=0 n_req=110 n_rd=110 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0008277
n_activity=1613 dram_eff=0.2728
bk0: 58a 531482i bk1: 52a 531518i bk2: 0a 531586i bk3: 0a 531586i bk4: 0a 531586i bk5: 0a 531587i bk6: 0a 531587i bk7: 0a 531587i bk8: 0a 531587i bk9: 0a 531587i bk10: 0a 531587i bk11: 0a 531587i bk12: 0a 531587i bk13: 0a 531587i bk14: 0a 531587i bk15: 0a 531588i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.981818
Row_Buffer_Locality_read = 0.981818
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000828 
total_CMD = 531587 
util_bw = 440 
Wasted_Col = 130 
Wasted_Row = 0 
Idle = 531017 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 82 
rwq = 0 
CCDLc_limit_alone = 82 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 531587 
n_nop = 531475 
Read = 110 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 110 
total_req = 110 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 110 
Row_Bus_Util =  0.000004 
CoL_Bus_Util = 0.000207 
Either_Row_CoL_Bus_Util = 0.000211 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000124 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000124157
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=531587 n_nop=531475 n_act=2 n_pre=0 n_ref_event=0 n_req=110 n_rd=110 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0008277
n_activity=1823 dram_eff=0.2414
bk0: 60a 531505i bk1: 50a 531541i bk2: 0a 531586i bk3: 0a 531586i bk4: 0a 531587i bk5: 0a 531587i bk6: 0a 531587i bk7: 0a 531587i bk8: 0a 531587i bk9: 0a 531587i bk10: 0a 531587i bk11: 0a 531587i bk12: 0a 531587i bk13: 0a 531587i bk14: 0a 531587i bk15: 0a 531587i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.981818
Row_Buffer_Locality_read = 0.981818
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000828 
total_CMD = 531587 
util_bw = 440 
Wasted_Col = 104 
Wasted_Row = 0 
Idle = 531043 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 56 
rwq = 0 
CCDLc_limit_alone = 56 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 531587 
n_nop = 531475 
Read = 110 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 110 
total_req = 110 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 110 
Row_Bus_Util =  0.000004 
CoL_Bus_Util = 0.000207 
Either_Row_CoL_Bus_Util = 0.000211 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000103 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000103464
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=531587 n_nop=531467 n_act=2 n_pre=0 n_ref_event=0 n_req=118 n_rd=118 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0008879
n_activity=1791 dram_eff=0.2635
bk0: 62a 531506i bk1: 56a 531511i bk2: 0a 531587i bk3: 0a 531587i bk4: 0a 531587i bk5: 0a 531587i bk6: 0a 531587i bk7: 0a 531587i bk8: 0a 531587i bk9: 0a 531587i bk10: 0a 531587i bk11: 0a 531587i bk12: 0a 531587i bk13: 0a 531587i bk14: 0a 531587i bk15: 0a 531587i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.983051
Row_Buffer_Locality_read = 0.983051
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000888 
total_CMD = 531587 
util_bw = 472 
Wasted_Col = 123 
Wasted_Row = 0 
Idle = 530992 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 75 
rwq = 0 
CCDLc_limit_alone = 75 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 531587 
n_nop = 531467 
Read = 118 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 118 
total_req = 118 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 118 
Row_Bus_Util =  0.000004 
CoL_Bus_Util = 0.000222 
Either_Row_CoL_Bus_Util = 0.000226 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000150 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000150493
Memory Partition 16: 
Cache L2_bank_032:
MSHR contents

Cache L2_bank_033:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[16]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=531587 n_nop=531483 n_act=2 n_pre=0 n_ref_event=0 n_req=102 n_rd=102 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001919
n_activity=1423 dram_eff=0.07168
bk0: 45a 531559i bk1: 57a 531541i bk2: 0a 531587i bk3: 0a 531587i bk4: 0a 531587i bk5: 0a 531587i bk6: 0a 531587i bk7: 0a 531587i bk8: 0a 531587i bk9: 0a 531587i bk10: 0a 531587i bk11: 0a 531587i bk12: 0a 531587i bk13: 0a 531587i bk14: 0a 531587i bk15: 0a 531587i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.980392
Row_Buffer_Locality_read = 0.980392
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000192 
total_CMD = 531587 
util_bw = 102 
Wasted_Col = 74 
Wasted_Row = 0 
Idle = 531411 

BW Util Bottlenecks: 
RCDc_limit = 44 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 30 
rwq = 0 
CCDLc_limit_alone = 30 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 531587 
n_nop = 531483 
Read = 102 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 102 
total_req = 102 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 102 
Row_Bus_Util =  0.000004 
CoL_Bus_Util = 0.000192 
Either_Row_CoL_Bus_Util = 0.000196 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000019 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=1.88116e-05
Memory Partition 17: 
Cache L2_bank_034:
MSHR contents

Cache L2_bank_035:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[17]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=531587 n_nop=531507 n_act=2 n_pre=0 n_ref_event=0 n_req=78 n_rd=78 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001467
n_activity=1090 dram_eff=0.07156
bk0: 37a 531547i bk1: 41a 531565i bk2: 0a 531587i bk3: 0a 531587i bk4: 0a 531587i bk5: 0a 531587i bk6: 0a 531587i bk7: 0a 531587i bk8: 0a 531587i bk9: 0a 531587i bk10: 0a 531587i bk11: 0a 531587i bk12: 0a 531587i bk13: 0a 531587i bk14: 0a 531587i bk15: 0a 531587i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.974359
Row_Buffer_Locality_read = 0.974359
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000147 
total_CMD = 531587 
util_bw = 78 
Wasted_Col = 62 
Wasted_Row = 0 
Idle = 531447 

BW Util Bottlenecks: 
RCDc_limit = 44 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 18 
rwq = 0 
CCDLc_limit_alone = 18 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 531587 
n_nop = 531507 
Read = 78 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 78 
total_req = 78 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 78 
Row_Bus_Util =  0.000004 
CoL_Bus_Util = 0.000147 
Either_Row_CoL_Bus_Util = 0.000150 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000143 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000142968
Memory Partition 18: 
Cache L2_bank_036:
MSHR contents

Cache L2_bank_037:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[18]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=531587 n_nop=531472 n_act=3 n_pre=0 n_ref_event=0 n_req=112 n_rd=112 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002107
n_activity=1624 dram_eff=0.06897
bk0: 64a 531541i bk1: 47a 531553i bk2: 0a 531587i bk3: 1a 531565i bk4: 0a 531587i bk5: 0a 531587i bk6: 0a 531587i bk7: 0a 531587i bk8: 0a 531587i bk9: 0a 531587i bk10: 0a 531587i bk11: 0a 531587i bk12: 0a 531587i bk13: 0a 531587i bk14: 0a 531587i bk15: 0a 531587i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.973214
Row_Buffer_Locality_read = 0.973214
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000211 
total_CMD = 531587 
util_bw = 112 
Wasted_Col = 102 
Wasted_Row = 0 
Idle = 531373 

BW Util Bottlenecks: 
RCDc_limit = 66 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 36 
rwq = 0 
CCDLc_limit_alone = 36 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 531587 
n_nop = 531472 
Read = 112 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 0 
n_req = 112 
total_req = 112 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 112 
Row_Bus_Util =  0.000006 
CoL_Bus_Util = 0.000211 
Either_Row_CoL_Bus_Util = 0.000216 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000201 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.000201284
Memory Partition 19: 
Cache L2_bank_038:
MSHR contents

Cache L2_bank_039:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[19]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=531587 n_nop=531480 n_act=4 n_pre=0 n_ref_event=0 n_req=103 n_rd=103 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001938
n_activity=1617 dram_eff=0.0637
bk0: 44a 531559i bk1: 55a 531565i bk2: 2a 531564i bk3: 2a 531565i bk4: 0a 531587i bk5: 0a 531587i bk6: 0a 531587i bk7: 0a 531587i bk8: 0a 531587i bk9: 0a 531587i bk10: 0a 531587i bk11: 0a 531587i bk12: 0a 531587i bk13: 0a 531587i bk14: 0a 531587i bk15: 0a 531587i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.961165
Row_Buffer_Locality_read = 0.961165
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.025907
Bank_Level_Parallism_Col = 1.026455
Bank_Level_Parallism_Ready = 1.009709
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.026455 

BW Util details:
bwutil = 0.000194 
total_CMD = 531587 
util_bw = 103 
Wasted_Col = 90 
Wasted_Row = 0 
Idle = 531394 

BW Util Bottlenecks: 
RCDc_limit = 84 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 531587 
n_nop = 531480 
Read = 103 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 103 
total_req = 103 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 103 
Row_Bus_Util =  0.000008 
CoL_Bus_Util = 0.000194 
Either_Row_CoL_Bus_Util = 0.000201 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000068 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=6.77217e-05
Memory Partition 20: 
Cache L2_bank_040:
MSHR contents

Cache L2_bank_041:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[20]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=531587 n_nop=531468 n_act=2 n_pre=0 n_ref_event=0 n_req=117 n_rd=117 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002201
n_activity=1653 dram_eff=0.07078
bk0: 46a 531547i bk1: 71a 531547i bk2: 0a 531587i bk3: 0a 531587i bk4: 0a 531587i bk5: 0a 531587i bk6: 0a 531587i bk7: 0a 531587i bk8: 0a 531587i bk9: 0a 531587i bk10: 0a 531587i bk11: 0a 531587i bk12: 0a 531587i bk13: 0a 531587i bk14: 0a 531587i bk15: 0a 531587i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.982906
Row_Buffer_Locality_read = 0.982906
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000220 
total_CMD = 531587 
util_bw = 117 
Wasted_Col = 80 
Wasted_Row = 0 
Idle = 531390 

BW Util Bottlenecks: 
RCDc_limit = 44 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 36 
rwq = 0 
CCDLc_limit_alone = 36 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 531587 
n_nop = 531468 
Read = 117 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 117 
total_req = 117 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 117 
Row_Bus_Util =  0.000004 
CoL_Bus_Util = 0.000220 
Either_Row_CoL_Bus_Util = 0.000224 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000049 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=4.89102e-05
Memory Partition 21: 
Cache L2_bank_042:
MSHR contents

Cache L2_bank_043:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[21]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=531587 n_nop=531508 n_act=2 n_pre=0 n_ref_event=0 n_req=77 n_rd=77 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001448
n_activity=1267 dram_eff=0.06077
bk0: 47a 531559i bk1: 30a 531562i bk2: 0a 531587i bk3: 0a 531587i bk4: 0a 531587i bk5: 0a 531587i bk6: 0a 531587i bk7: 0a 531587i bk8: 0a 531587i bk9: 0a 531587i bk10: 0a 531587i bk11: 0a 531587i bk12: 0a 531587i bk13: 0a 531587i bk14: 0a 531587i bk15: 0a 531587i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.974026
Row_Buffer_Locality_read = 0.974026
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.007752
Bank_Level_Parallism_Col = 1.007874
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.007874 

BW Util details:
bwutil = 0.000145 
total_CMD = 531587 
util_bw = 77 
Wasted_Col = 52 
Wasted_Row = 0 
Idle = 531458 

BW Util Bottlenecks: 
RCDc_limit = 43 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 9 
rwq = 0 
CCDLc_limit_alone = 9 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 531587 
n_nop = 531508 
Read = 77 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 77 
total_req = 77 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 77 
Row_Bus_Util =  0.000004 
CoL_Bus_Util = 0.000145 
Either_Row_CoL_Bus_Util = 0.000149 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000068 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=6.77217e-05
Memory Partition 22: 
Cache L2_bank_044:
MSHR contents

Cache L2_bank_045:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[22]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=531587 n_nop=531514 n_act=2 n_pre=0 n_ref_event=0 n_req=71 n_rd=71 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001336
n_activity=1134 dram_eff=0.06261
bk0: 21a 531559i bk1: 50a 531565i bk2: 0a 531587i bk3: 0a 531587i bk4: 0a 531587i bk5: 0a 531587i bk6: 0a 531587i bk7: 0a 531587i bk8: 0a 531587i bk9: 0a 531587i bk10: 0a 531587i bk11: 0a 531587i bk12: 0a 531587i bk13: 0a 531587i bk14: 0a 531587i bk15: 0a 531587i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.971831
Row_Buffer_Locality_read = 0.971831
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000134 
total_CMD = 531587 
util_bw = 71 
Wasted_Col = 50 
Wasted_Row = 0 
Idle = 531466 

BW Util Bottlenecks: 
RCDc_limit = 44 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 531587 
n_nop = 531514 
Read = 71 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 71 
total_req = 71 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 71 
Row_Bus_Util =  0.000004 
CoL_Bus_Util = 0.000134 
Either_Row_CoL_Bus_Util = 0.000137 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000070 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=6.96029e-05
Memory Partition 23: 
Cache L2_bank_046:
MSHR contents

Cache L2_bank_047:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[23]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=531587 n_nop=531494 n_act=2 n_pre=0 n_ref_event=0 n_req=91 n_rd=91 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001712
n_activity=1463 dram_eff=0.0622
bk0: 54a 531556i bk1: 37a 531565i bk2: 0a 531587i bk3: 0a 531587i bk4: 0a 531587i bk5: 0a 531587i bk6: 0a 531587i bk7: 0a 531587i bk8: 0a 531587i bk9: 0a 531587i bk10: 0a 531587i bk11: 0a 531587i bk12: 0a 531587i bk13: 0a 531587i bk14: 0a 531587i bk15: 0a 531587i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.978022
Row_Buffer_Locality_read = 0.978022
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000171 
total_CMD = 531587 
util_bw = 91 
Wasted_Col = 53 
Wasted_Row = 0 
Idle = 531443 

BW Util Bottlenecks: 
RCDc_limit = 44 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 9 
rwq = 0 
CCDLc_limit_alone = 9 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 531587 
n_nop = 531494 
Read = 91 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 91 
total_req = 91 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 91 
Row_Bus_Util =  0.000004 
CoL_Bus_Util = 0.000171 
Either_Row_CoL_Bus_Util = 0.000175 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000064 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=6.39594e-05
Memory Partition 24: 
Cache L2_bank_048:
MSHR contents

Cache L2_bank_049:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[24]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=531587 n_nop=531500 n_act=2 n_pre=0 n_ref_event=0 n_req=85 n_rd=85 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001599
n_activity=1362 dram_eff=0.06241
bk0: 37a 531562i bk1: 48a 531562i bk2: 0a 531587i bk3: 0a 531587i bk4: 0a 531587i bk5: 0a 531587i bk6: 0a 531587i bk7: 0a 531587i bk8: 0a 531587i bk9: 0a 531587i bk10: 0a 531587i bk11: 0a 531587i bk12: 0a 531587i bk13: 0a 531587i bk14: 0a 531587i bk15: 0a 531587i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.976471
Row_Buffer_Locality_read = 0.976471
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000160 
total_CMD = 531587 
util_bw = 85 
Wasted_Col = 50 
Wasted_Row = 0 
Idle = 531452 

BW Util Bottlenecks: 
RCDc_limit = 44 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 531587 
n_nop = 531500 
Read = 85 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 85 
total_req = 85 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 85 
Row_Bus_Util =  0.000004 
CoL_Bus_Util = 0.000160 
Either_Row_CoL_Bus_Util = 0.000164 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000036 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=3.5742e-05
Memory Partition 25: 
Cache L2_bank_050:
MSHR contents

Cache L2_bank_051:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[25]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=531587 n_nop=531512 n_act=3 n_pre=0 n_ref_event=0 n_req=72 n_rd=72 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001354
n_activity=1197 dram_eff=0.06015
bk0: 38a 531562i bk1: 33a 531559i bk2: 1a 531565i bk3: 0a 531587i bk4: 0a 531587i bk5: 0a 531587i bk6: 0a 531587i bk7: 0a 531587i bk8: 0a 531587i bk9: 0a 531587i bk10: 0a 531587i bk11: 0a 531587i bk12: 0a 531587i bk13: 0a 531587i bk14: 0a 531587i bk15: 0a 531587i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.958333
Row_Buffer_Locality_read = 0.958333
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000135 
total_CMD = 531587 
util_bw = 72 
Wasted_Col = 75 
Wasted_Row = 0 
Idle = 531440 

BW Util Bottlenecks: 
RCDc_limit = 66 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 9 
rwq = 0 
CCDLc_limit_alone = 9 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 531587 
n_nop = 531512 
Read = 72 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 0 
n_req = 72 
total_req = 72 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 72 
Row_Bus_Util =  0.000006 
CoL_Bus_Util = 0.000135 
Either_Row_CoL_Bus_Util = 0.000141 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000071 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=7.14841e-05
Memory Partition 26: 
Cache L2_bank_052:
MSHR contents

Cache L2_bank_053:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[26]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=531587 n_nop=531509 n_act=2 n_pre=0 n_ref_event=0 n_req=76 n_rd=76 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.000143
n_activity=1077 dram_eff=0.07057
bk0: 27a 531556i bk1: 49a 531556i bk2: 0a 531587i bk3: 0a 531587i bk4: 0a 531587i bk5: 0a 531587i bk6: 0a 531587i bk7: 0a 531587i bk8: 0a 531587i bk9: 0a 531587i bk10: 0a 531587i bk11: 0a 531587i bk12: 0a 531587i bk13: 0a 531587i bk14: 0a 531587i bk15: 0a 531587i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.973684
Row_Buffer_Locality_read = 0.973684
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000143 
total_CMD = 531587 
util_bw = 76 
Wasted_Col = 62 
Wasted_Row = 0 
Idle = 531449 

BW Util Bottlenecks: 
RCDc_limit = 44 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 18 
rwq = 0 
CCDLc_limit_alone = 18 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 531587 
n_nop = 531509 
Read = 76 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 76 
total_req = 76 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 76 
Row_Bus_Util =  0.000004 
CoL_Bus_Util = 0.000143 
Either_Row_CoL_Bus_Util = 0.000147 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000081 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=8.08899e-05
Memory Partition 27: 
Cache L2_bank_054:
MSHR contents

Cache L2_bank_055:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[27]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=531587 n_nop=531500 n_act=4 n_pre=0 n_ref_event=0 n_req=83 n_rd=83 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001561
n_activity=1390 dram_eff=0.05971
bk0: 49a 531536i bk1: 30a 531562i bk2: 2a 531565i bk3: 2a 531565i bk4: 0a 531587i bk5: 0a 531587i bk6: 0a 531587i bk7: 0a 531587i bk8: 0a 531587i bk9: 0a 531587i bk10: 0a 531587i bk11: 0a 531587i bk12: 0a 531587i bk13: 0a 531587i bk14: 0a 531587i bk15: 0a 531587i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.951807
Row_Buffer_Locality_read = 0.951807
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.009950
Bank_Level_Parallism_Col = 1.010152
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.010152 

BW Util details:
bwutil = 0.000156 
total_CMD = 531587 
util_bw = 83 
Wasted_Col = 118 
Wasted_Row = 0 
Idle = 531386 

BW Util Bottlenecks: 
RCDc_limit = 86 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 32 
rwq = 0 
CCDLc_limit_alone = 32 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 531587 
n_nop = 531500 
Read = 83 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 83 
total_req = 83 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 83 
Row_Bus_Util =  0.000008 
CoL_Bus_Util = 0.000156 
Either_Row_CoL_Bus_Util = 0.000164 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000056 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=5.64348e-05
Memory Partition 28: 
Cache L2_bank_056:
MSHR contents

Cache L2_bank_057:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[28]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=531587 n_nop=531493 n_act=2 n_pre=0 n_ref_event=0 n_req=92 n_rd=92 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001731
n_activity=1508 dram_eff=0.06101
bk0: 56a 531565i bk1: 36a 531559i bk2: 0a 531587i bk3: 0a 531587i bk4: 0a 531587i bk5: 0a 531587i bk6: 0a 531587i bk7: 0a 531587i bk8: 0a 531587i bk9: 0a 531587i bk10: 0a 531587i bk11: 0a 531587i bk12: 0a 531587i bk13: 0a 531587i bk14: 0a 531587i bk15: 0a 531587i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.978261
Row_Buffer_Locality_read = 0.978261
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000173 
total_CMD = 531587 
util_bw = 92 
Wasted_Col = 50 
Wasted_Row = 0 
Idle = 531445 

BW Util Bottlenecks: 
RCDc_limit = 44 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 531587 
n_nop = 531493 
Read = 92 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 92 
total_req = 92 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 92 
Row_Bus_Util =  0.000004 
CoL_Bus_Util = 0.000173 
Either_Row_CoL_Bus_Util = 0.000177 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000068 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=6.77217e-05
Memory Partition 29: 
Cache L2_bank_058:
MSHR contents

Cache L2_bank_059:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[29]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=531587 n_nop=531494 n_act=2 n_pre=0 n_ref_event=0 n_req=91 n_rd=91 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001712
n_activity=1511 dram_eff=0.06023
bk0: 48a 531565i bk1: 43a 531562i bk2: 0a 531587i bk3: 0a 531587i bk4: 0a 531587i bk5: 0a 531587i bk6: 0a 531587i bk7: 0a 531587i bk8: 0a 531587i bk9: 0a 531587i bk10: 0a 531587i bk11: 0a 531587i bk12: 0a 531587i bk13: 0a 531587i bk14: 0a 531587i bk15: 0a 531587i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.978022
Row_Buffer_Locality_read = 0.978022
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000171 
total_CMD = 531587 
util_bw = 91 
Wasted_Col = 47 
Wasted_Row = 0 
Idle = 531449 

BW Util Bottlenecks: 
RCDc_limit = 44 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 3 
rwq = 0 
CCDLc_limit_alone = 3 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 531587 
n_nop = 531494 
Read = 91 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 91 
total_req = 91 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 91 
Row_Bus_Util =  0.000004 
CoL_Bus_Util = 0.000171 
Either_Row_CoL_Bus_Util = 0.000175 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000036 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=3.5742e-05
Memory Partition 30: 
Cache L2_bank_060:
MSHR contents

Cache L2_bank_061:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[30]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=531587 n_nop=531465 n_act=2 n_pre=0 n_ref_event=0 n_req=120 n_rd=120 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002257
n_activity=1875 dram_eff=0.064
bk0: 77a 531547i bk1: 43a 531565i bk2: 0a 531587i bk3: 0a 531587i bk4: 0a 531587i bk5: 0a 531587i bk6: 0a 531587i bk7: 0a 531587i bk8: 0a 531587i bk9: 0a 531587i bk10: 0a 531587i bk11: 0a 531587i bk12: 0a 531587i bk13: 0a 531587i bk14: 0a 531587i bk15: 0a 531587i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.983333
Row_Buffer_Locality_read = 0.983333
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000226 
total_CMD = 531587 
util_bw = 120 
Wasted_Col = 62 
Wasted_Row = 0 
Idle = 531405 

BW Util Bottlenecks: 
RCDc_limit = 44 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 18 
rwq = 0 
CCDLc_limit_alone = 18 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 531587 
n_nop = 531465 
Read = 120 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 120 
total_req = 120 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 120 
Row_Bus_Util =  0.000004 
CoL_Bus_Util = 0.000226 
Either_Row_CoL_Bus_Util = 0.000230 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000045 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=4.51478e-05
Memory Partition 31: 
Cache L2_bank_062:
MSHR contents

Cache L2_bank_063:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[31]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=531587 n_nop=531529 n_act=2 n_pre=0 n_ref_event=0 n_req=56 n_rd=56 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001053
n_activity=1018 dram_eff=0.05501
bk0: 27a 531562i bk1: 29a 531565i bk2: 0a 531587i bk3: 0a 531587i bk4: 0a 531587i bk5: 0a 531587i bk6: 0a 531587i bk7: 0a 531587i bk8: 0a 531587i bk9: 0a 531587i bk10: 0a 531587i bk11: 0a 531587i bk12: 0a 531587i bk13: 0a 531587i bk14: 0a 531587i bk15: 0a 531587i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.964286
Row_Buffer_Locality_read = 0.964286
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000105 
total_CMD = 531587 
util_bw = 56 
Wasted_Col = 47 
Wasted_Row = 0 
Idle = 531484 

BW Util Bottlenecks: 
RCDc_limit = 44 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 3 
rwq = 0 
CCDLc_limit_alone = 3 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 531587 
n_nop = 531529 
Read = 56 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 56 
total_req = 56 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 56 
Row_Bus_Util =  0.000004 
CoL_Bus_Util = 0.000105 
Either_Row_CoL_Bus_Util = 0.000109 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000011 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=1.1287e-05

========= L2 cache stats =========
L2_cache_bank[0]: Access = 92, Miss = 62, Miss_rate = 0.674, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 79, Miss = 54, Miss_rate = 0.684, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 61, Miss = 46, Miss_rate = 0.754, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 92, Miss = 64, Miss_rate = 0.696, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 77, Miss = 56, Miss_rate = 0.727, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 59, Miss = 43, Miss_rate = 0.729, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 119, Miss = 85, Miss_rate = 0.714, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 132, Miss = 94, Miss_rate = 0.712, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 99, Miss = 67, Miss_rate = 0.677, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 109, Miss = 76, Miss_rate = 0.697, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 147, Miss = 97, Miss_rate = 0.660, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 98, Miss = 70, Miss_rate = 0.714, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[12]: Access = 108, Miss = 78, Miss_rate = 0.722, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[13]: Access = 106, Miss = 77, Miss_rate = 0.726, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[14]: Access = 77, Miss = 58, Miss_rate = 0.753, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[15]: Access = 102, Miss = 70, Miss_rate = 0.686, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[16]: Access = 104, Miss = 75, Miss_rate = 0.721, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[17]: Access = 112, Miss = 80, Miss_rate = 0.714, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[18]: Access = 124, Miss = 88, Miss_rate = 0.710, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[19]: Access = 102, Miss = 73, Miss_rate = 0.716, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[20]: Access = 101, Miss = 70, Miss_rate = 0.693, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[21]: Access = 65, Miss = 45, Miss_rate = 0.692, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[22]: Access = 113, Miss = 73, Miss_rate = 0.646, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[23]: Access = 99, Miss = 72, Miss_rate = 0.727, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[24]: Access = 82, Miss = 59, Miss_rate = 0.720, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[25]: Access = 145, Miss = 103, Miss_rate = 0.710, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[26]: Access = 138, Miss = 99, Miss_rate = 0.717, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[27]: Access = 140, Miss = 95, Miss_rate = 0.679, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[28]: Access = 124, Miss = 80, Miss_rate = 0.645, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[29]: Access = 96, Miss = 68, Miss_rate = 0.708, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[30]: Access = 157, Miss = 112, Miss_rate = 0.713, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[31]: Access = 120, Miss = 86, Miss_rate = 0.717, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 3379
L2_total_cache_misses = 2375
L2_total_cache_miss_rate = 0.7029
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 550
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 329
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 1123
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 454
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 191
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 732
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 2002
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 1377
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.000
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=6771
icnt_total_pkts_simt_to_mem=6771
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 6771
Req_Network_cycles = 120052
Req_Network_injected_packets_per_cycle =       0.0564 
Req_Network_conflicts_per_cycle =       0.0019
Req_Network_conflicts_per_cycle_util =       0.0878
Req_Bank_Level_Parallism =       2.6668
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.0001
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0009

Reply_Network_injected_packets_num = 6771
Reply_Network_cycles = 120052
Reply_Network_injected_packets_per_cycle =        0.0564
Reply_Network_conflicts_per_cycle =        0.0018
Reply_Network_conflicts_per_cycle_util =       0.0633
Reply_Bank_Level_Parallism =       2.0315
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.0000
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0012
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 14 sec (14 sec)
gpgpu_simulation_rate = 32135 (inst/sec)
gpgpu_simulation_rate = 8575 (cycle/sec)
gpgpu_silicon_slowdown = 132011x
Processing kernel /root/Repos/shared/accel-sim-framework/hw_run/traces/device-0/12.8/nw-rodinia-2.0-ft/128_10___data_result_128_10_txt/traces/kernel-14-ctx_0x55953fa72040.traceg.xz
-kernel name = _Z20needle_cuda_shared_2PiS_S_iiii
-kernel id = 14
-grid dim = (2,1,1)
-block dim = (16,1,1)
-shmem = 2180
-nregs = 40
-binary version = 86
-cuda stream id = 0
-shmem base_addr = 0x00007f3d29000000
-local mem base_addr = 0x00007f3d27000000
-nvbit version = 1.7.6
-accelsim tracer version = 5
-enable lineinfo = 0
Header info loaded for kernel command : /root/Repos/shared/accel-sim-framework/hw_run/traces/device-0/12.8/nw-rodinia-2.0-ft/128_10___data_result_128_10_txt/traces/kernel-14-ctx_0x55953fa72040.traceg.xz
launching kernel name: _Z20needle_cuda_shared_2PiS_S_iiii uid: 14 cuda_stream_id: 0
GPGPU-Sim uArch: Shader 15 bind to kernel 14 '_Z20needle_cuda_shared_2PiS_S_iiii'
GPGPU-Sim: Reconfigure L1 cache to 120KB
thread block = 0,0,0
GPGPU-Sim uArch: Shader 16 bind to kernel 14 '_Z20needle_cuda_shared_2PiS_S_iiii'
thread block = 1,0,0
Destroy streams for kernel 14: size 0
kernel_name = _Z20needle_cuda_shared_2PiS_S_iiii 
kernel_launch_uid = 14 
kernel_stream_id = 0
gpu_sim_cycle = 9094
gpu_sim_insn = 14694
gpu_ipc =       1.6158
gpu_tot_sim_cycle = 129146
gpu_tot_sim_insn = 464589
gpu_tot_ipc =       3.5974
gpu_tot_issued_cta = 63
gpu_occupancy = 2.0833% 
gpu_tot_occupancy = 2.0833% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.0244
partiton_level_parallism_total  =       0.0541
partiton_level_parallism_util =       1.7760
partiton_level_parallism_util_total  =       2.6250
L2_BW  =       0.8843 GB/Sec
L2_BW_total  =       1.9615 GB/Sec
gpu_total_sim_rate=30972

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 224, Miss = 194, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 224, Miss = 194, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 224, Miss = 194, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 224, Miss = 194, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 224, Miss = 194, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 224, Miss = 194, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 224, Miss = 194, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 224, Miss = 194, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 224, Miss = 194, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 224, Miss = 194, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 224, Miss = 194, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 224, Miss = 194, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 224, Miss = 194, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 224, Miss = 194, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 224, Miss = 194, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 224, Miss = 194, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 224, Miss = 194, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[28]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[29]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[30]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[31]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[32]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[33]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[34]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[35]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[36]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[37]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[38]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[39]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[40]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[41]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[42]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[43]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[44]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[45]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 7056
	L1D_total_cache_misses = 6111
	L1D_total_cache_miss_rate = 0.8661
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.004
	L1D_cache_fill_port_util = 0.016
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 63
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 2590
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 1505
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 882
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 511
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 1505
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 4158
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 2898

Total_core_cache_fail_stats:
ctas_completed 63, Shader 0 warp_id issue ditsribution:
warp_id:
0, 
distro:
1319, 
gpgpu_n_tot_thrd_icount = 1329984
gpgpu_n_tot_w_icount = 41562
gpgpu_n_stall_shd_mem = 27279
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 4095
gpgpu_n_mem_write_global = 2898
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 18207
gpgpu_n_store_insn = 16128
gpgpu_n_shmem_insn = 114975
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 26460
gpgpu_n_l1cache_bkconflict = 819
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 26460
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 819
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:279	W0_Idle:793255	W0_Scoreboard:202115	W1:1827	W2:1638	W3:1638	W4:1638	W5:1638	W6:1638	W7:1638	W8:1638	W9:1638	W10:1638	W11:1638	W12:1638	W13:1638	W14:1638	W15:1638	W16:16740	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:0
single_issue_nums: WS0:41562	WS1:0	WS2:0	WS3:0	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 32760 {8:4095,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 115920 {40:2898,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 163800 {40:4095,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 23184 {8:2898,}
maxmflatency = 505 
max_icnt2mem_latency = 52 
maxmrqlatency = 6 
max_icnt2sh_latency = 6 
averagemflatency = 333 
avg_icnt2mem_latency = 44 
avg_mrq_latency = 0 
avg_icnt2sh_latency = 2 
mrq_lat_table:2899 	15 	44 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	4035 	2958 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	6993 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	6963 	30 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	37 	39 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:      5535      5556      6169         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:      5633      6155      6171         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:      5556      6168         0      6156         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:      5604      5583         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:      6159      6172         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:      6154      6129         0      6154         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:      5618      5611      6153      6164         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:      6162      6148         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:      5590      5549      6167         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:      5633      5569      6170         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:      6163      5625         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:      5583      5562         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:      6167      5646         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:      5625      5633         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:      5597      5576         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:      6171      5590         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:      6097      6089         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:      5547      5505         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:      5498      5578         0      6091         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:      5485      5498      6098      6098         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:      5549      5533         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:      5491      5512         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:      5505      6061         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:      5547      5485         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:      6105      5581         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:      5578      5533      6104      6100         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:      6087      5547         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:      6093      5554      6105      6100         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:      6101      5540         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:      6104      5575         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:      5519      5491         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:      6088      5491         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]: 44.000000 31.000000  2.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]: 34.000000 35.000000  2.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]: 34.000000 19.000000      -nan  1.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]: 33.000000 79.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]: 54.000000 30.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]: 42.000000 40.000000      -nan  3.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]: 42.000000 53.000000  2.000000  2.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]: 41.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[8]: 52.000000 51.000000  2.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[9]: 58.000000 62.000000  2.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[10]: 36.000000 35.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[11]: 29.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[12]: 64.000000 41.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[13]: 59.000000 52.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[14]: 62.000000 51.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[15]: 64.000000 57.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[16]: 45.000000 59.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[17]: 38.000000 43.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[18]: 64.000000 48.000000      -nan  1.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[19]: 44.000000 56.000000  2.000000  2.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[20]: 46.000000 71.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[21]: 48.000000 30.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[22]: 22.000000 50.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[23]: 56.000000 39.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[24]: 38.000000 49.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[25]: 40.000000 34.000000  2.000000  1.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[26]: 28.000000 51.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[27]: 51.000000 31.000000  2.000000  2.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[28]: 57.000000 36.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[29]: 50.000000 47.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[30]: 77.000000 45.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[31]: 28.000000 29.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 2958/79 = 37.443039
number of bytes read:
dram[0]:      1408       992        64         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:      1088      1120        64         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:      1088       608         0        32         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:      1056      2528         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:      1728       960         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:      1344      1280         0        96         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:      1344      1696        64        64         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:      1312      1024         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:      1664      1632        64         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:      1856      1984        64         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:      1152      1120         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:       928      2048         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:      2048      1312         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:      1888      1664         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:      1984      1632         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:      2048      1824         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:      1440      1888         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:      1216      1376         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:      2048      1536         0        32         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:      1408      1792        64        64         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:      1472      2272         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:      1536       960         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:       704      1600         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:      1792      1248         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:      1216      1568         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:      1280      1088        64        32         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:       896      1632         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:      1632       992        64        64         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:      1824      1152         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:      1600      1504         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:      2464      1440         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:       896       928         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total bytes read: 94656
Bmin_bank_accesses = 0!
chip skew: 3904/1728 = 2.26
number of bytes accessed:
dram[0]:      1408       992        64         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:      1088      1120        64         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:      1088       608         0        32         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:      1056      2528         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:      1728       960         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:      1344      1280         0        96         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:      1344      1696        64        64         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:      1312      1024         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:      1664      1632        64         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:      1856      1984        64         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:      1152      1120         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:       928      2048         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:      2048      1312         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:      1888      1664         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:      1984      1632         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:      2048      1824         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:      1440      1888         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:      1216      1376         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:      2048      1536         0        32         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:      1408      1792        64        64         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:      1472      2272         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:      1536       960         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:       704      1600         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:      1792      1248         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:      1216      1568         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:      1280      1088        64        32         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:       896      1632         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:      1632       992        64        64         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:      1824      1152         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:      1600      1504         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:      2464      1440         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:       896       928         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram bytes accesed = 94656
min_bank_accesses = 0!
chip skew: 3904/1728 = 2.26
number of bytes written:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:         24        25        37    none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:         24        24        37    none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:         26        29    none          37    none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:         27        23    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:         27        26    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:         31        27    none          35    none      none      none      none      none      none      none      none      none      none      none      none  
dram[6]:         23        23        34        37    none      none      none      none      none      none      none      none      none      none      none      none  
dram[7]:         24        30    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[8]:         25        22        37    none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[9]:         19        23        37    none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[10]:         28        24    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[11]:         26        24    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[12]:         23        25    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[13]:         24        29    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[14]:         22        23    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[15]:         24        26    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[16]:         28        20    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[17]:         19        27    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[18]:         18        20    none          35    none      none      none      none      none      none      none      none      none      none      none      none  
dram[19]:         23        24        58        35    none      none      none      none      none      none      none      none      none      none      none      none  
dram[20]:         24        21    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[21]:         24        31    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[22]:         25        24    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[23]:         26        22    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[24]:         22        21    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[25]:         25        26        35        43    none      none      none      none      none      none      none      none      none      none      none      none  
dram[26]:         28        23    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[27]:         22        23        35        36    none      none      none      none      none      none      none      none      none      none      none      none  
dram[28]:         22        22    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[29]:         25        21    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[30]:         21        23    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[31]:         30        24    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        501       504       504         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[1]:        501       502       502         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:        504       503         0       504         0         0         0         0         0         0         0         0         0         0         0         0
dram[3]:        504       501       238         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:        502       503         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[5]:        502       502         0       503         0         0         0         0         0         0         0         0         0         0         0         0
dram[6]:        504       502       501       502         0         0         0         0         0         0         0         0         0         0         0         0
dram[7]:        502       501         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[8]:        504       502       504         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[9]:        503       501       502         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[10]:        502       504         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[11]:        501       501         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[12]:        503       503         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[13]:        504       501         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[14]:        504       501         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[15]:        503       505         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[16]:        437       437         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[17]:        440       436         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[18]:        438       443         0       437         0         0         0         0         0         0         0         0         0         0         0         0
dram[19]:        438       437       436       437         0         0         0         0         0         0         0         0         0         0         0         0
dram[20]:        438       437         0       238         0         0         0         0         0         0         0         0         0         0         0         0
dram[21]:        438       436         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[22]:        439       438         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[23]:        438       436         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[24]:        438       436         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[25]:        439       437       437       437         0         0         0         0         0         0         0         0         0         0         0         0
dram[26]:        439       439         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[27]:        436       437       437       439         0         0         0         0         0         0         0         0         0         0         0         0
dram[28]:        437       438         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[29]:        438       437         0       238         0         0         0         0         0         0         0         0         0         0         0         0
dram[30]:        437       436         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[31]:        437       436         0         0         0         0         0         0         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=571855 n_nop=571775 n_act=3 n_pre=0 n_ref_event=0 n_req=77 n_rd=77 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0005386
n_activity=1332 dram_eff=0.2312
bk0: 44a 571807i bk1: 31a 571811i bk2: 2a 571830i bk3: 0a 571853i bk4: 0a 571854i bk5: 0a 571855i bk6: 0a 571855i bk7: 0a 571855i bk8: 0a 571855i bk9: 0a 571855i bk10: 0a 571855i bk11: 0a 571855i bk12: 0a 571855i bk13: 0a 571855i bk14: 0a 571855i bk15: 0a 571856i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.961039
Row_Buffer_Locality_read = 0.961039
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.021053
Bank_Level_Parallism_Col = 1.021390
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.021390 

BW Util details:
bwutil = 0.000539 
total_CMD = 571855 
util_bw = 308 
Wasted_Col = 103 
Wasted_Row = 0 
Idle = 571444 

BW Util Bottlenecks: 
RCDc_limit = 68 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 35 
rwq = 0 
CCDLc_limit_alone = 35 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 571855 
n_nop = 571775 
Read = 77 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 0 
n_req = 77 
total_req = 77 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 77 
Row_Bus_Util =  0.000005 
CoL_Bus_Util = 0.000135 
Either_Row_CoL_Bus_Util = 0.000140 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000037 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=3.67226e-05
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=571855 n_nop=571781 n_act=3 n_pre=0 n_ref_event=0 n_req=71 n_rd=71 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0004966
n_activity=1248 dram_eff=0.2276
bk0: 34a 571812i bk1: 35a 571802i bk2: 2a 571829i bk3: 0a 571853i bk4: 0a 571854i bk5: 0a 571855i bk6: 0a 571855i bk7: 0a 571855i bk8: 0a 571855i bk9: 0a 571855i bk10: 0a 571855i bk11: 0a 571855i bk12: 0a 571855i bk13: 0a 571855i bk14: 0a 571856i bk15: 0a 571856i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.957747
Row_Buffer_Locality_read = 0.957747
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000497 
total_CMD = 571855 
util_bw = 284 
Wasted_Col = 108 
Wasted_Row = 0 
Idle = 571463 

BW Util Bottlenecks: 
RCDc_limit = 72 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 36 
rwq = 0 
CCDLc_limit_alone = 36 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 571855 
n_nop = 571781 
Read = 71 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 0 
n_req = 71 
total_req = 71 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 71 
Row_Bus_Util =  0.000005 
CoL_Bus_Util = 0.000124 
Either_Row_CoL_Bus_Util = 0.000129 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000028 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=2.79791e-05
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=571855 n_nop=571798 n_act=3 n_pre=0 n_ref_event=0 n_req=54 n_rd=54 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0003777
n_activity=1048 dram_eff=0.2061
bk0: 34a 571797i bk1: 19a 571826i bk2: 0a 571855i bk3: 1a 571830i bk4: 0a 571853i bk5: 0a 571854i bk6: 0a 571854i bk7: 0a 571854i bk8: 0a 571854i bk9: 0a 571855i bk10: 0a 571855i bk11: 0a 571855i bk12: 0a 571855i bk13: 0a 571855i bk14: 0a 571855i bk15: 0a 571857i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.944444
Row_Buffer_Locality_read = 0.944444
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000378 
total_CMD = 571855 
util_bw = 216 
Wasted_Col = 96 
Wasted_Row = 0 
Idle = 571543 

BW Util Bottlenecks: 
RCDc_limit = 72 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 24 
rwq = 0 
CCDLc_limit_alone = 24 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 571855 
n_nop = 571798 
Read = 54 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 0 
n_req = 54 
total_req = 54 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 54 
Row_Bus_Util =  0.000005 
CoL_Bus_Util = 0.000094 
Either_Row_CoL_Bus_Util = 0.000100 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000054 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=5.42095e-05
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=571855 n_nop=571741 n_act=2 n_pre=0 n_ref_event=0 n_req=112 n_rd=112 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0007834
n_activity=1900 dram_eff=0.2358
bk0: 33a 571809i bk1: 79a 571749i bk2: 0a 571854i bk3: 0a 571854i bk4: 0a 571854i bk5: 0a 571855i bk6: 0a 571855i bk7: 0a 571855i bk8: 0a 571855i bk9: 0a 571855i bk10: 0a 571855i bk11: 0a 571855i bk12: 0a 571855i bk13: 0a 571855i bk14: 0a 571855i bk15: 0a 571856i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.982143
Row_Buffer_Locality_read = 0.982143
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000783 
total_CMD = 571855 
util_bw = 448 
Wasted_Col = 119 
Wasted_Row = 0 
Idle = 571288 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 71 
rwq = 0 
CCDLc_limit_alone = 71 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 571855 
n_nop = 571741 
Read = 112 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 112 
total_req = 112 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 112 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000196 
Either_Row_CoL_Bus_Util = 0.000199 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000110 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000110168
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=571855 n_nop=571769 n_act=2 n_pre=0 n_ref_event=0 n_req=84 n_rd=84 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0005876
n_activity=1443 dram_eff=0.2328
bk0: 54a 571794i bk1: 30a 571813i bk2: 0a 571854i bk3: 0a 571854i bk4: 0a 571854i bk5: 0a 571854i bk6: 0a 571854i bk7: 0a 571855i bk8: 0a 571855i bk9: 0a 571855i bk10: 0a 571855i bk11: 0a 571855i bk12: 0a 571855i bk13: 0a 571856i bk14: 0a 571856i bk15: 0a 571856i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.976190
Row_Buffer_Locality_read = 0.976190
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000588 
total_CMD = 571855 
util_bw = 336 
Wasted_Col = 95 
Wasted_Row = 0 
Idle = 571424 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 47 
rwq = 0 
CCDLc_limit_alone = 47 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 571855 
n_nop = 571769 
Read = 84 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 84 
total_req = 84 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 84 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000147 
Either_Row_CoL_Bus_Util = 0.000150 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000007 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=6.99478e-06
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=571855 n_nop=571767 n_act=3 n_pre=0 n_ref_event=0 n_req=85 n_rd=85 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0005946
n_activity=1314 dram_eff=0.2588
bk0: 42a 571803i bk1: 40a 571794i bk2: 0a 571855i bk3: 3a 571828i bk4: 0a 571854i bk5: 0a 571854i bk6: 0a 571854i bk7: 0a 571854i bk8: 0a 571854i bk9: 0a 571854i bk10: 0a 571854i bk11: 0a 571854i bk12: 0a 571856i bk13: 0a 571856i bk14: 0a 571856i bk15: 0a 571856i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.964706
Row_Buffer_Locality_read = 0.964706
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.008889
Bank_Level_Parallism_Col = 1.009009
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.009009 

BW Util details:
bwutil = 0.000595 
total_CMD = 571855 
util_bw = 340 
Wasted_Col = 116 
Wasted_Row = 0 
Idle = 571399 

BW Util Bottlenecks: 
RCDc_limit = 66 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 50 
rwq = 0 
CCDLc_limit_alone = 50 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 571855 
n_nop = 571767 
Read = 85 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 0 
n_req = 85 
total_req = 85 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 85 
Row_Bus_Util =  0.000005 
CoL_Bus_Util = 0.000149 
Either_Row_CoL_Bus_Util = 0.000154 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000005 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=5.24609e-06
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=571855 n_nop=571752 n_act=4 n_pre=0 n_ref_event=0 n_req=99 n_rd=99 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0006925
n_activity=1696 dram_eff=0.2335
bk0: 42a 571799i bk1: 53a 571791i bk2: 2a 571828i bk3: 2a 571829i bk4: 0a 571852i bk5: 0a 571853i bk6: 0a 571853i bk7: 0a 571854i bk8: 0a 571855i bk9: 0a 571855i bk10: 0a 571855i bk11: 0a 571855i bk12: 0a 571855i bk13: 0a 571855i bk14: 0a 571855i bk15: 0a 571857i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.959596
Row_Buffer_Locality_read = 0.959596
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000692 
total_CMD = 571855 
util_bw = 396 
Wasted_Col = 151 
Wasted_Row = 0 
Idle = 571308 

BW Util Bottlenecks: 
RCDc_limit = 96 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 55 
rwq = 0 
CCDLc_limit_alone = 55 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 571855 
n_nop = 571752 
Read = 99 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 99 
total_req = 99 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 99 
Row_Bus_Util =  0.000007 
CoL_Bus_Util = 0.000173 
Either_Row_CoL_Bus_Util = 0.000180 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000112 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000111916
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=571855 n_nop=571780 n_act=2 n_pre=0 n_ref_event=0 n_req=73 n_rd=73 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0005106
n_activity=1274 dram_eff=0.2292
bk0: 41a 571812i bk1: 32a 571807i bk2: 0a 571855i bk3: 0a 571855i bk4: 0a 571855i bk5: 0a 571855i bk6: 0a 571855i bk7: 0a 571855i bk8: 0a 571855i bk9: 0a 571855i bk10: 0a 571855i bk11: 0a 571855i bk12: 0a 571855i bk13: 0a 571855i bk14: 0a 571855i bk15: 0a 571855i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.972603
Row_Buffer_Locality_read = 0.972603
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000511 
total_CMD = 571855 
util_bw = 292 
Wasted_Col = 85 
Wasted_Row = 0 
Idle = 571478 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 37 
rwq = 0 
CCDLc_limit_alone = 37 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 571855 
n_nop = 571780 
Read = 73 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 73 
total_req = 73 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 73 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000128 
Either_Row_CoL_Bus_Util = 0.000131 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=571855 n_nop=571747 n_act=3 n_pre=0 n_ref_event=0 n_req=105 n_rd=105 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0007345
n_activity=1881 dram_eff=0.2233
bk0: 52a 571801i bk1: 51a 571803i bk2: 2a 571830i bk3: 0a 571853i bk4: 0a 571853i bk5: 0a 571854i bk6: 0a 571854i bk7: 0a 571855i bk8: 0a 571855i bk9: 0a 571855i bk10: 0a 571855i bk11: 0a 571855i bk12: 0a 571855i bk13: 0a 571855i bk14: 0a 571855i bk15: 0a 571857i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.971429
Row_Buffer_Locality_read = 0.971429
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.004219
Bank_Level_Parallism_Col = 1.004274
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.004274 

BW Util details:
bwutil = 0.000734 
total_CMD = 571855 
util_bw = 420 
Wasted_Col = 123 
Wasted_Row = 0 
Idle = 571312 

BW Util Bottlenecks: 
RCDc_limit = 68 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 55 
rwq = 0 
CCDLc_limit_alone = 55 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 571855 
n_nop = 571747 
Read = 105 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 0 
n_req = 105 
total_req = 105 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 105 
Row_Bus_Util =  0.000005 
CoL_Bus_Util = 0.000184 
Either_Row_CoL_Bus_Util = 0.000189 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000073 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=7.34452e-05
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=571855 n_nop=571730 n_act=3 n_pre=0 n_ref_event=0 n_req=122 n_rd=122 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0008534
n_activity=2016 dram_eff=0.2421
bk0: 58a 571775i bk1: 62a 571798i bk2: 2a 571830i bk3: 0a 571853i bk4: 0a 571853i bk5: 0a 571854i bk6: 0a 571854i bk7: 0a 571854i bk8: 0a 571855i bk9: 0a 571855i bk10: 0a 571855i bk11: 0a 571855i bk12: 0a 571856i bk13: 0a 571856i bk14: 0a 571856i bk15: 0a 571856i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.975410
Row_Buffer_Locality_read = 0.975410
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000853 
total_CMD = 571855 
util_bw = 488 
Wasted_Col = 150 
Wasted_Row = 0 
Idle = 571217 

BW Util Bottlenecks: 
RCDc_limit = 72 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 78 
rwq = 0 
CCDLc_limit_alone = 78 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 571855 
n_nop = 571730 
Read = 122 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 0 
n_req = 122 
total_req = 122 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 122 
Row_Bus_Util =  0.000005 
CoL_Bus_Util = 0.000213 
Either_Row_CoL_Bus_Util = 0.000219 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000072 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=7.16965e-05
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=571855 n_nop=571782 n_act=2 n_pre=0 n_ref_event=0 n_req=71 n_rd=71 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0004966
n_activity=1257 dram_eff=0.2259
bk0: 36a 571814i bk1: 35a 571794i bk2: 0a 571855i bk3: 0a 571855i bk4: 0a 571855i bk5: 0a 571855i bk6: 0a 571855i bk7: 0a 571855i bk8: 0a 571855i bk9: 0a 571855i bk10: 0a 571855i bk11: 0a 571855i bk12: 0a 571855i bk13: 0a 571855i bk14: 0a 571855i bk15: 0a 571855i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.971831
Row_Buffer_Locality_read = 0.971831
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000497 
total_CMD = 571855 
util_bw = 284 
Wasted_Col = 85 
Wasted_Row = 0 
Idle = 571486 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 37 
rwq = 0 
CCDLc_limit_alone = 37 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 571855 
n_nop = 571782 
Read = 71 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 71 
total_req = 71 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 71 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000124 
Either_Row_CoL_Bus_Util = 0.000128 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000065 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=6.47017e-05
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=571855 n_nop=571760 n_act=2 n_pre=0 n_ref_event=0 n_req=93 n_rd=93 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0006505
n_activity=1638 dram_eff=0.2271
bk0: 29a 571798i bk1: 64a 571802i bk2: 0a 571853i bk3: 0a 571854i bk4: 0a 571854i bk5: 0a 571854i bk6: 0a 571854i bk7: 0a 571855i bk8: 0a 571855i bk9: 0a 571855i bk10: 0a 571855i bk11: 0a 571856i bk12: 0a 571856i bk13: 0a 571856i bk14: 0a 571856i bk15: 0a 571856i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.978495
Row_Buffer_Locality_read = 0.978495
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000651 
total_CMD = 571855 
util_bw = 372 
Wasted_Col = 92 
Wasted_Row = 0 
Idle = 571391 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 44 
rwq = 0 
CCDLc_limit_alone = 44 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 571855 
n_nop = 571760 
Read = 93 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 93 
total_req = 93 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 93 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000163 
Either_Row_CoL_Bus_Util = 0.000166 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000012 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=1.22409e-05
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=571855 n_nop=571748 n_act=2 n_pre=0 n_ref_event=0 n_req=105 n_rd=105 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0007345
n_activity=1728 dram_eff=0.2431
bk0: 64a 571792i bk1: 41a 571809i bk2: 0a 571854i bk3: 0a 571854i bk4: 0a 571854i bk5: 0a 571854i bk6: 0a 571855i bk7: 0a 571855i bk8: 0a 571855i bk9: 0a 571855i bk10: 0a 571855i bk11: 0a 571855i bk12: 0a 571855i bk13: 0a 571855i bk14: 0a 571856i bk15: 0a 571856i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.980952
Row_Buffer_Locality_read = 0.980952
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000734 
total_CMD = 571855 
util_bw = 420 
Wasted_Col = 99 
Wasted_Row = 0 
Idle = 571336 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 51 
rwq = 0 
CCDLc_limit_alone = 51 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 571855 
n_nop = 571748 
Read = 105 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 105 
total_req = 105 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 105 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000184 
Either_Row_CoL_Bus_Util = 0.000187 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000042 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=4.19687e-05
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=571855 n_nop=571742 n_act=2 n_pre=0 n_ref_event=0 n_req=111 n_rd=111 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0007764
n_activity=1635 dram_eff=0.2716
bk0: 59a 571750i bk1: 52a 571786i bk2: 0a 571854i bk3: 0a 571854i bk4: 0a 571854i bk5: 0a 571855i bk6: 0a 571855i bk7: 0a 571855i bk8: 0a 571855i bk9: 0a 571855i bk10: 0a 571855i bk11: 0a 571855i bk12: 0a 571855i bk13: 0a 571855i bk14: 0a 571855i bk15: 0a 571856i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.981982
Row_Buffer_Locality_read = 0.981982
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000776 
total_CMD = 571855 
util_bw = 444 
Wasted_Col = 130 
Wasted_Row = 0 
Idle = 571281 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 82 
rwq = 0 
CCDLc_limit_alone = 82 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 571855 
n_nop = 571742 
Read = 111 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 111 
total_req = 111 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 111 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000194 
Either_Row_CoL_Bus_Util = 0.000198 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000115 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000115414
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=571855 n_nop=571740 n_act=2 n_pre=0 n_ref_event=0 n_req=113 n_rd=113 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0007904
n_activity=1877 dram_eff=0.2408
bk0: 62a 571773i bk1: 51a 571809i bk2: 0a 571854i bk3: 0a 571854i bk4: 0a 571855i bk5: 0a 571855i bk6: 0a 571855i bk7: 0a 571855i bk8: 0a 571855i bk9: 0a 571855i bk10: 0a 571855i bk11: 0a 571855i bk12: 0a 571855i bk13: 0a 571855i bk14: 0a 571855i bk15: 0a 571855i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.982301
Row_Buffer_Locality_read = 0.982301
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000790 
total_CMD = 571855 
util_bw = 452 
Wasted_Col = 104 
Wasted_Row = 0 
Idle = 571299 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 56 
rwq = 0 
CCDLc_limit_alone = 56 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 571855 
n_nop = 571740 
Read = 113 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 113 
total_req = 113 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 113 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000198 
Either_Row_CoL_Bus_Util = 0.000201 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000096 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=9.61782e-05
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=571855 n_nop=571732 n_act=2 n_pre=0 n_ref_event=0 n_req=121 n_rd=121 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0008464
n_activity=1841 dram_eff=0.2629
bk0: 64a 571769i bk1: 57a 571779i bk2: 0a 571855i bk3: 0a 571855i bk4: 0a 571855i bk5: 0a 571855i bk6: 0a 571855i bk7: 0a 571855i bk8: 0a 571855i bk9: 0a 571855i bk10: 0a 571855i bk11: 0a 571855i bk12: 0a 571855i bk13: 0a 571855i bk14: 0a 571855i bk15: 0a 571855i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.983471
Row_Buffer_Locality_read = 0.983471
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000846 
total_CMD = 571855 
util_bw = 484 
Wasted_Col = 125 
Wasted_Row = 0 
Idle = 571246 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 77 
rwq = 0 
CCDLc_limit_alone = 77 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 571855 
n_nop = 571732 
Read = 121 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 121 
total_req = 121 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 121 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000212 
Either_Row_CoL_Bus_Util = 0.000215 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000140 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000139896
Memory Partition 16: 
Cache L2_bank_032:
MSHR contents

Cache L2_bank_033:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[16]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=571855 n_nop=571749 n_act=2 n_pre=0 n_ref_event=0 n_req=104 n_rd=104 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001819
n_activity=1465 dram_eff=0.07099
bk0: 45a 571827i bk1: 59a 571809i bk2: 0a 571855i bk3: 0a 571855i bk4: 0a 571855i bk5: 0a 571855i bk6: 0a 571855i bk7: 0a 571855i bk8: 0a 571855i bk9: 0a 571855i bk10: 0a 571855i bk11: 0a 571855i bk12: 0a 571855i bk13: 0a 571855i bk14: 0a 571855i bk15: 0a 571855i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.980769
Row_Buffer_Locality_read = 0.980769
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000182 
total_CMD = 571855 
util_bw = 104 
Wasted_Col = 74 
Wasted_Row = 0 
Idle = 571677 

BW Util Bottlenecks: 
RCDc_limit = 44 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 30 
rwq = 0 
CCDLc_limit_alone = 30 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 571855 
n_nop = 571749 
Read = 104 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 104 
total_req = 104 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 104 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000182 
Either_Row_CoL_Bus_Util = 0.000185 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000017 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=1.7487e-05
Memory Partition 17: 
Cache L2_bank_034:
MSHR contents

Cache L2_bank_035:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[17]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=571855 n_nop=571772 n_act=2 n_pre=0 n_ref_event=0 n_req=81 n_rd=81 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001416
n_activity=1136 dram_eff=0.0713
bk0: 38a 571815i bk1: 43a 571833i bk2: 0a 571855i bk3: 0a 571855i bk4: 0a 571855i bk5: 0a 571855i bk6: 0a 571855i bk7: 0a 571855i bk8: 0a 571855i bk9: 0a 571855i bk10: 0a 571855i bk11: 0a 571855i bk12: 0a 571855i bk13: 0a 571855i bk14: 0a 571855i bk15: 0a 571855i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.975309
Row_Buffer_Locality_read = 0.975309
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000142 
total_CMD = 571855 
util_bw = 81 
Wasted_Col = 62 
Wasted_Row = 0 
Idle = 571712 

BW Util Bottlenecks: 
RCDc_limit = 44 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 18 
rwq = 0 
CCDLc_limit_alone = 18 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 571855 
n_nop = 571772 
Read = 81 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 81 
total_req = 81 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 81 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000142 
Either_Row_CoL_Bus_Util = 0.000145 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000133 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000132901
Memory Partition 18: 
Cache L2_bank_036:
MSHR contents

Cache L2_bank_037:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[18]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=571855 n_nop=571739 n_act=3 n_pre=0 n_ref_event=0 n_req=113 n_rd=113 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001976
n_activity=1645 dram_eff=0.06869
bk0: 64a 571809i bk1: 48a 571821i bk2: 0a 571855i bk3: 1a 571833i bk4: 0a 571855i bk5: 0a 571855i bk6: 0a 571855i bk7: 0a 571855i bk8: 0a 571855i bk9: 0a 571855i bk10: 0a 571855i bk11: 0a 571855i bk12: 0a 571855i bk13: 0a 571855i bk14: 0a 571855i bk15: 0a 571855i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.973451
Row_Buffer_Locality_read = 0.973451
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000198 
total_CMD = 571855 
util_bw = 113 
Wasted_Col = 102 
Wasted_Row = 0 
Idle = 571640 

BW Util Bottlenecks: 
RCDc_limit = 66 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 36 
rwq = 0 
CCDLc_limit_alone = 36 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 571855 
n_nop = 571739 
Read = 113 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 0 
n_req = 113 
total_req = 113 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 113 
Row_Bus_Util =  0.000005 
CoL_Bus_Util = 0.000198 
Either_Row_CoL_Bus_Util = 0.000203 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000187 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00018711
Memory Partition 19: 
Cache L2_bank_038:
MSHR contents

Cache L2_bank_039:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[19]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=571855 n_nop=571747 n_act=4 n_pre=0 n_ref_event=0 n_req=104 n_rd=104 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001819
n_activity=1638 dram_eff=0.06349
bk0: 44a 571827i bk1: 56a 571833i bk2: 2a 571832i bk3: 2a 571833i bk4: 0a 571855i bk5: 0a 571855i bk6: 0a 571855i bk7: 0a 571855i bk8: 0a 571855i bk9: 0a 571855i bk10: 0a 571855i bk11: 0a 571855i bk12: 0a 571855i bk13: 0a 571855i bk14: 0a 571855i bk15: 0a 571855i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.961538
Row_Buffer_Locality_read = 0.961538
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.025773
Bank_Level_Parallism_Col = 1.026316
Bank_Level_Parallism_Ready = 1.009615
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.026316 

BW Util details:
bwutil = 0.000182 
total_CMD = 571855 
util_bw = 104 
Wasted_Col = 90 
Wasted_Row = 0 
Idle = 571661 

BW Util Bottlenecks: 
RCDc_limit = 84 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 571855 
n_nop = 571747 
Read = 104 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 104 
total_req = 104 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 104 
Row_Bus_Util =  0.000007 
CoL_Bus_Util = 0.000182 
Either_Row_CoL_Bus_Util = 0.000189 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000063 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=6.2953e-05
Memory Partition 20: 
Cache L2_bank_040:
MSHR contents

Cache L2_bank_041:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[20]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=571855 n_nop=571736 n_act=2 n_pre=0 n_ref_event=0 n_req=117 n_rd=117 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002046
n_activity=1653 dram_eff=0.07078
bk0: 46a 571815i bk1: 71a 571815i bk2: 0a 571855i bk3: 0a 571855i bk4: 0a 571855i bk5: 0a 571855i bk6: 0a 571855i bk7: 0a 571855i bk8: 0a 571855i bk9: 0a 571855i bk10: 0a 571855i bk11: 0a 571855i bk12: 0a 571855i bk13: 0a 571855i bk14: 0a 571855i bk15: 0a 571855i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.982906
Row_Buffer_Locality_read = 0.982906
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000205 
total_CMD = 571855 
util_bw = 117 
Wasted_Col = 80 
Wasted_Row = 0 
Idle = 571658 

BW Util Bottlenecks: 
RCDc_limit = 44 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 36 
rwq = 0 
CCDLc_limit_alone = 36 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 571855 
n_nop = 571736 
Read = 117 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 117 
total_req = 117 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 117 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000205 
Either_Row_CoL_Bus_Util = 0.000208 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000045 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=4.54661e-05
Memory Partition 21: 
Cache L2_bank_042:
MSHR contents

Cache L2_bank_043:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[21]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=571855 n_nop=571775 n_act=2 n_pre=0 n_ref_event=0 n_req=78 n_rd=78 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001364
n_activity=1288 dram_eff=0.06056
bk0: 48a 571827i bk1: 30a 571830i bk2: 0a 571855i bk3: 0a 571855i bk4: 0a 571855i bk5: 0a 571855i bk6: 0a 571855i bk7: 0a 571855i bk8: 0a 571855i bk9: 0a 571855i bk10: 0a 571855i bk11: 0a 571855i bk12: 0a 571855i bk13: 0a 571855i bk14: 0a 571855i bk15: 0a 571855i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.974359
Row_Buffer_Locality_read = 0.974359
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.007692
Bank_Level_Parallism_Col = 1.007812
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.007812 

BW Util details:
bwutil = 0.000136 
total_CMD = 571855 
util_bw = 78 
Wasted_Col = 52 
Wasted_Row = 0 
Idle = 571725 

BW Util Bottlenecks: 
RCDc_limit = 43 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 9 
rwq = 0 
CCDLc_limit_alone = 9 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 571855 
n_nop = 571775 
Read = 78 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 78 
total_req = 78 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 78 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000136 
Either_Row_CoL_Bus_Util = 0.000140 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000063 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=6.2953e-05
Memory Partition 22: 
Cache L2_bank_044:
MSHR contents

Cache L2_bank_045:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[22]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=571855 n_nop=571781 n_act=2 n_pre=0 n_ref_event=0 n_req=72 n_rd=72 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001259
n_activity=1155 dram_eff=0.06234
bk0: 22a 571827i bk1: 50a 571833i bk2: 0a 571855i bk3: 0a 571855i bk4: 0a 571855i bk5: 0a 571855i bk6: 0a 571855i bk7: 0a 571855i bk8: 0a 571855i bk9: 0a 571855i bk10: 0a 571855i bk11: 0a 571855i bk12: 0a 571855i bk13: 0a 571855i bk14: 0a 571855i bk15: 0a 571855i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.972222
Row_Buffer_Locality_read = 0.972222
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000126 
total_CMD = 571855 
util_bw = 72 
Wasted_Col = 50 
Wasted_Row = 0 
Idle = 571733 

BW Util Bottlenecks: 
RCDc_limit = 44 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 571855 
n_nop = 571781 
Read = 72 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 72 
total_req = 72 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 72 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000126 
Either_Row_CoL_Bus_Util = 0.000129 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000065 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=6.47017e-05
Memory Partition 23: 
Cache L2_bank_046:
MSHR contents

Cache L2_bank_047:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[23]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=571855 n_nop=571758 n_act=2 n_pre=0 n_ref_event=0 n_req=95 n_rd=95 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001661
n_activity=1517 dram_eff=0.06262
bk0: 56a 571824i bk1: 39a 571833i bk2: 0a 571855i bk3: 0a 571855i bk4: 0a 571855i bk5: 0a 571855i bk6: 0a 571855i bk7: 0a 571855i bk8: 0a 571855i bk9: 0a 571855i bk10: 0a 571855i bk11: 0a 571855i bk12: 0a 571855i bk13: 0a 571855i bk14: 0a 571855i bk15: 0a 571855i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.978947
Row_Buffer_Locality_read = 0.978947
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000166 
total_CMD = 571855 
util_bw = 95 
Wasted_Col = 53 
Wasted_Row = 0 
Idle = 571707 

BW Util Bottlenecks: 
RCDc_limit = 44 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 9 
rwq = 0 
CCDLc_limit_alone = 9 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 571855 
n_nop = 571758 
Read = 95 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 95 
total_req = 95 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 95 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000166 
Either_Row_CoL_Bus_Util = 0.000170 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000059 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=5.94556e-05
Memory Partition 24: 
Cache L2_bank_048:
MSHR contents

Cache L2_bank_049:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[24]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=571855 n_nop=571766 n_act=2 n_pre=0 n_ref_event=0 n_req=87 n_rd=87 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001521
n_activity=1404 dram_eff=0.06197
bk0: 38a 571830i bk1: 49a 571830i bk2: 0a 571855i bk3: 0a 571855i bk4: 0a 571855i bk5: 0a 571855i bk6: 0a 571855i bk7: 0a 571855i bk8: 0a 571855i bk9: 0a 571855i bk10: 0a 571855i bk11: 0a 571855i bk12: 0a 571855i bk13: 0a 571855i bk14: 0a 571855i bk15: 0a 571855i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.977012
Row_Buffer_Locality_read = 0.977012
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000152 
total_CMD = 571855 
util_bw = 87 
Wasted_Col = 50 
Wasted_Row = 0 
Idle = 571718 

BW Util Bottlenecks: 
RCDc_limit = 44 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 571855 
n_nop = 571766 
Read = 87 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 87 
total_req = 87 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 87 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000152 
Either_Row_CoL_Bus_Util = 0.000156 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000033 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=3.32252e-05
Memory Partition 25: 
Cache L2_bank_050:
MSHR contents

Cache L2_bank_051:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[25]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=571855 n_nop=571774 n_act=4 n_pre=0 n_ref_event=0 n_req=77 n_rd=77 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001346
n_activity=1311 dram_eff=0.05873
bk0: 40a 571830i bk1: 34a 571827i bk2: 2a 571833i bk3: 1a 571833i bk4: 0a 571855i bk5: 0a 571855i bk6: 0a 571855i bk7: 0a 571855i bk8: 0a 571855i bk9: 0a 571855i bk10: 0a 571855i bk11: 0a 571855i bk12: 0a 571855i bk13: 0a 571855i bk14: 0a 571855i bk15: 0a 571855i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.948052
Row_Buffer_Locality_read = 0.948052
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.005780
Bank_Level_Parallism_Col = 1.005917
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.005917 

BW Util details:
bwutil = 0.000135 
total_CMD = 571855 
util_bw = 77 
Wasted_Col = 96 
Wasted_Row = 0 
Idle = 571682 

BW Util Bottlenecks: 
RCDc_limit = 87 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 9 
rwq = 0 
CCDLc_limit_alone = 9 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 571855 
n_nop = 571774 
Read = 77 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 77 
total_req = 77 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 77 
Row_Bus_Util =  0.000007 
CoL_Bus_Util = 0.000135 
Either_Row_CoL_Bus_Util = 0.000142 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000066 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=6.64504e-05
Memory Partition 26: 
Cache L2_bank_052:
MSHR contents

Cache L2_bank_053:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[26]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=571855 n_nop=571774 n_act=2 n_pre=0 n_ref_event=0 n_req=79 n_rd=79 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001381
n_activity=1140 dram_eff=0.0693
bk0: 28a 571824i bk1: 51a 571824i bk2: 0a 571855i bk3: 0a 571855i bk4: 0a 571855i bk5: 0a 571855i bk6: 0a 571855i bk7: 0a 571855i bk8: 0a 571855i bk9: 0a 571855i bk10: 0a 571855i bk11: 0a 571855i bk12: 0a 571855i bk13: 0a 571855i bk14: 0a 571855i bk15: 0a 571855i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.974684
Row_Buffer_Locality_read = 0.974684
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000138 
total_CMD = 571855 
util_bw = 79 
Wasted_Col = 62 
Wasted_Row = 0 
Idle = 571714 

BW Util Bottlenecks: 
RCDc_limit = 44 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 18 
rwq = 0 
CCDLc_limit_alone = 18 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 571855 
n_nop = 571774 
Read = 79 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 79 
total_req = 79 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 79 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000138 
Either_Row_CoL_Bus_Util = 0.000142 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000075 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=7.51939e-05
Memory Partition 27: 
Cache L2_bank_054:
MSHR contents

Cache L2_bank_055:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[27]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=571855 n_nop=571765 n_act=4 n_pre=0 n_ref_event=0 n_req=86 n_rd=86 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001504
n_activity=1446 dram_eff=0.05947
bk0: 51a 571804i bk1: 31a 571830i bk2: 2a 571833i bk3: 2a 571833i bk4: 0a 571855i bk5: 0a 571855i bk6: 0a 571855i bk7: 0a 571855i bk8: 0a 571855i bk9: 0a 571855i bk10: 0a 571855i bk11: 0a 571855i bk12: 0a 571855i bk13: 0a 571855i bk14: 0a 571855i bk15: 0a 571855i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.953488
Row_Buffer_Locality_read = 0.953488
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.009804
Bank_Level_Parallism_Col = 1.010000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.010000 

BW Util details:
bwutil = 0.000150 
total_CMD = 571855 
util_bw = 86 
Wasted_Col = 118 
Wasted_Row = 0 
Idle = 571651 

BW Util Bottlenecks: 
RCDc_limit = 86 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 32 
rwq = 0 
CCDLc_limit_alone = 32 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 571855 
n_nop = 571765 
Read = 86 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 86 
total_req = 86 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 86 
Row_Bus_Util =  0.000007 
CoL_Bus_Util = 0.000150 
Either_Row_CoL_Bus_Util = 0.000157 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000052 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=5.24609e-05
Memory Partition 28: 
Cache L2_bank_056:
MSHR contents

Cache L2_bank_057:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[28]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=571855 n_nop=571760 n_act=2 n_pre=0 n_ref_event=0 n_req=93 n_rd=93 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001626
n_activity=1529 dram_eff=0.06082
bk0: 57a 571833i bk1: 36a 571827i bk2: 0a 571855i bk3: 0a 571855i bk4: 0a 571855i bk5: 0a 571855i bk6: 0a 571855i bk7: 0a 571855i bk8: 0a 571855i bk9: 0a 571855i bk10: 0a 571855i bk11: 0a 571855i bk12: 0a 571855i bk13: 0a 571855i bk14: 0a 571855i bk15: 0a 571855i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.978495
Row_Buffer_Locality_read = 0.978495
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000163 
total_CMD = 571855 
util_bw = 93 
Wasted_Col = 50 
Wasted_Row = 0 
Idle = 571712 

BW Util Bottlenecks: 
RCDc_limit = 44 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 571855 
n_nop = 571760 
Read = 93 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 93 
total_req = 93 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 93 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000163 
Either_Row_CoL_Bus_Util = 0.000166 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000063 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=6.2953e-05
Memory Partition 29: 
Cache L2_bank_058:
MSHR contents

Cache L2_bank_059:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[29]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=571855 n_nop=571756 n_act=2 n_pre=0 n_ref_event=0 n_req=97 n_rd=97 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001696
n_activity=1604 dram_eff=0.06047
bk0: 50a 571833i bk1: 47a 571830i bk2: 0a 571855i bk3: 0a 571855i bk4: 0a 571855i bk5: 0a 571855i bk6: 0a 571855i bk7: 0a 571855i bk8: 0a 571855i bk9: 0a 571855i bk10: 0a 571855i bk11: 0a 571855i bk12: 0a 571855i bk13: 0a 571855i bk14: 0a 571855i bk15: 0a 571855i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.979381
Row_Buffer_Locality_read = 0.979381
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000170 
total_CMD = 571855 
util_bw = 97 
Wasted_Col = 47 
Wasted_Row = 0 
Idle = 571711 

BW Util Bottlenecks: 
RCDc_limit = 44 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 3 
rwq = 0 
CCDLc_limit_alone = 3 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 571855 
n_nop = 571756 
Read = 97 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 97 
total_req = 97 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 97 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000170 
Either_Row_CoL_Bus_Util = 0.000173 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000033 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=3.32252e-05
Memory Partition 30: 
Cache L2_bank_060:
MSHR contents

Cache L2_bank_061:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[30]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=571855 n_nop=571731 n_act=2 n_pre=0 n_ref_event=0 n_req=122 n_rd=122 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002133
n_activity=1900 dram_eff=0.06421
bk0: 77a 571815i bk1: 45a 571833i bk2: 0a 571855i bk3: 0a 571855i bk4: 0a 571855i bk5: 0a 571855i bk6: 0a 571855i bk7: 0a 571855i bk8: 0a 571855i bk9: 0a 571855i bk10: 0a 571855i bk11: 0a 571855i bk12: 0a 571855i bk13: 0a 571855i bk14: 0a 571855i bk15: 0a 571855i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.983607
Row_Buffer_Locality_read = 0.983607
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000213 
total_CMD = 571855 
util_bw = 122 
Wasted_Col = 62 
Wasted_Row = 0 
Idle = 571671 

BW Util Bottlenecks: 
RCDc_limit = 44 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 18 
rwq = 0 
CCDLc_limit_alone = 18 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 571855 
n_nop = 571731 
Read = 122 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 122 
total_req = 122 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 122 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000213 
Either_Row_CoL_Bus_Util = 0.000217 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000042 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=4.19687e-05
Memory Partition 31: 
Cache L2_bank_062:
MSHR contents

Cache L2_bank_063:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[31]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=571855 n_nop=571796 n_act=2 n_pre=0 n_ref_event=0 n_req=57 n_rd=57 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=9.968e-05
n_activity=1039 dram_eff=0.05486
bk0: 28a 571830i bk1: 29a 571833i bk2: 0a 571855i bk3: 0a 571855i bk4: 0a 571855i bk5: 0a 571855i bk6: 0a 571855i bk7: 0a 571855i bk8: 0a 571855i bk9: 0a 571855i bk10: 0a 571855i bk11: 0a 571855i bk12: 0a 571855i bk13: 0a 571855i bk14: 0a 571855i bk15: 0a 571855i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.964912
Row_Buffer_Locality_read = 0.964912
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000100 
total_CMD = 571855 
util_bw = 57 
Wasted_Col = 47 
Wasted_Row = 0 
Idle = 571751 

BW Util Bottlenecks: 
RCDc_limit = 44 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 3 
rwq = 0 
CCDLc_limit_alone = 3 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 571855 
n_nop = 571796 
Read = 57 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 57 
total_req = 57 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 57 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000100 
Either_Row_CoL_Bus_Util = 0.000103 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000010 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=1.04922e-05

========= L2 cache stats =========
L2_cache_bank[0]: Access = 96, Miss = 64, Miss_rate = 0.667, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 83, Miss = 57, Miss_rate = 0.687, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 63, Miss = 47, Miss_rate = 0.746, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 96, Miss = 68, Miss_rate = 0.708, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 81, Miss = 59, Miss_rate = 0.728, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 64, Miss = 46, Miss_rate = 0.719, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 125, Miss = 88, Miss_rate = 0.704, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 135, Miss = 96, Miss_rate = 0.711, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 100, Miss = 67, Miss_rate = 0.670, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 116, Miss = 80, Miss_rate = 0.690, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 150, Miss = 99, Miss_rate = 0.660, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 103, Miss = 75, Miss_rate = 0.728, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[12]: Access = 108, Miss = 78, Miss_rate = 0.722, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[13]: Access = 108, Miss = 79, Miss_rate = 0.731, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[14]: Access = 84, Miss = 61, Miss_rate = 0.726, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[15]: Access = 106, Miss = 72, Miss_rate = 0.679, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[16]: Access = 108, Miss = 78, Miss_rate = 0.722, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[17]: Access = 117, Miss = 82, Miss_rate = 0.701, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[18]: Access = 124, Miss = 88, Miss_rate = 0.710, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[19]: Access = 106, Miss = 75, Miss_rate = 0.708, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[20]: Access = 109, Miss = 75, Miss_rate = 0.688, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[21]: Access = 65, Miss = 45, Miss_rate = 0.692, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[22]: Access = 115, Miss = 75, Miss_rate = 0.652, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[23]: Access = 100, Miss = 73, Miss_rate = 0.730, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[24]: Access = 83, Miss = 59, Miss_rate = 0.711, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[25]: Access = 148, Miss = 105, Miss_rate = 0.709, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[26]: Access = 141, Miss = 101, Miss_rate = 0.716, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[27]: Access = 145, Miss = 98, Miss_rate = 0.676, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[28]: Access = 129, Miss = 83, Miss_rate = 0.643, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[29]: Access = 96, Miss = 68, Miss_rate = 0.708, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[30]: Access = 160, Miss = 113, Miss_rate = 0.706, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[31]: Access = 124, Miss = 88, Miss_rate = 0.710, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 3488
L2_total_cache_misses = 2442
L2_total_cache_miss_rate = 0.7001
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 574
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 330
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 1166
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 472
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 191
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 755
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 2070
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 1418
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.000
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=6993
icnt_total_pkts_simt_to_mem=6993
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 6993
Req_Network_cycles = 129146
Req_Network_injected_packets_per_cycle =       0.0541 
Req_Network_conflicts_per_cycle =       0.0017
Req_Network_conflicts_per_cycle_util =       0.0837
Req_Bank_Level_Parallism =       2.6250
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.0001
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0008

Reply_Network_injected_packets_num = 6993
Reply_Network_cycles = 129146
Reply_Network_injected_packets_per_cycle =        0.0541
Reply_Network_conflicts_per_cycle =        0.0016
Reply_Network_conflicts_per_cycle_util =       0.0608
Reply_Bank_Level_Parallism =       2.0054
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.0000
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0012
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 15 sec (15 sec)
gpgpu_simulation_rate = 30972 (inst/sec)
gpgpu_simulation_rate = 8609 (cycle/sec)
gpgpu_silicon_slowdown = 131490x
Processing kernel /root/Repos/shared/accel-sim-framework/hw_run/traces/device-0/12.8/nw-rodinia-2.0-ft/128_10___data_result_128_10_txt/traces/kernel-15-ctx_0x55953fa72040.traceg.xz
-kernel name = _Z20needle_cuda_shared_2PiS_S_iiii
-kernel id = 15
-grid dim = (1,1,1)
-block dim = (16,1,1)
-shmem = 2180
-nregs = 40
-binary version = 86
-cuda stream id = 0
-shmem base_addr = 0x00007f3d29000000
-local mem base_addr = 0x00007f3d27000000
-nvbit version = 1.7.6
-accelsim tracer version = 5
-enable lineinfo = 0
Header info loaded for kernel command : /root/Repos/shared/accel-sim-framework/hw_run/traces/device-0/12.8/nw-rodinia-2.0-ft/128_10___data_result_128_10_txt/traces/kernel-15-ctx_0x55953fa72040.traceg.xz
launching kernel name: _Z20needle_cuda_shared_2PiS_S_iiii uid: 15 cuda_stream_id: 0
GPGPU-Sim uArch: Shader 17 bind to kernel 15 '_Z20needle_cuda_shared_2PiS_S_iiii'
GPGPU-Sim: Reconfigure L1 cache to 120KB
thread block = 0,0,0
Destroy streams for kernel 15: size 0
kernel_name = _Z20needle_cuda_shared_2PiS_S_iiii 
kernel_launch_uid = 15 
kernel_stream_id = 0
gpu_sim_cycle = 9088
gpu_sim_insn = 7347
gpu_ipc =       0.8084
gpu_tot_sim_cycle = 138234
gpu_tot_sim_insn = 471936
gpu_tot_ipc =       3.4140
gpu_tot_issued_cta = 64
gpu_occupancy = 2.0833% 
gpu_tot_occupancy = 2.0833% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.0122
partiton_level_parallism_total  =       0.0514
partiton_level_parallism_util =       1.0000
partiton_level_parallism_util_total  =       2.5600
L2_BW  =       0.4424 GB/Sec
L2_BW_total  =       1.8616 GB/Sec
gpu_total_sim_rate=29496

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 224, Miss = 194, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 224, Miss = 194, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 224, Miss = 194, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 224, Miss = 194, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 224, Miss = 194, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 224, Miss = 194, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 224, Miss = 194, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 224, Miss = 194, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 224, Miss = 194, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 224, Miss = 194, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 224, Miss = 194, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 224, Miss = 194, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 224, Miss = 194, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 224, Miss = 194, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 224, Miss = 194, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 224, Miss = 194, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 224, Miss = 194, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 224, Miss = 194, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[28]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[29]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[30]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[31]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[32]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[33]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[34]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[35]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[36]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[37]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[38]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[39]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[40]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[41]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[42]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[43]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[44]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[45]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 7168
	L1D_total_cache_misses = 6208
	L1D_total_cache_miss_rate = 0.8661
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.004
	L1D_cache_fill_port_util = 0.016
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 64
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 2624
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 1536
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 896
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 512
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 1536
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 4224
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 2944

Total_core_cache_fail_stats:
ctas_completed 64, Shader 0 warp_id issue ditsribution:
warp_id:
0, 
distro:
1319, 
gpgpu_n_tot_thrd_icount = 1351040
gpgpu_n_tot_w_icount = 42220
gpgpu_n_stall_shd_mem = 27712
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 4160
gpgpu_n_mem_write_global = 2944
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 18496
gpgpu_n_store_insn = 16384
gpgpu_n_shmem_insn = 116800
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 26880
gpgpu_n_l1cache_bkconflict = 832
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 26880
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 832
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:284	W0_Idle:805760	W0_Scoreboard:205296	W1:1856	W2:1664	W3:1664	W4:1664	W5:1664	W6:1664	W7:1664	W8:1664	W9:1664	W10:1664	W11:1664	W12:1664	W13:1664	W14:1664	W15:1664	W16:17004	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:0
single_issue_nums: WS0:42220	WS1:0	WS2:0	WS3:0	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 33280 {8:4160,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 117760 {40:2944,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 166400 {40:4160,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 23552 {8:2944,}
maxmflatency = 505 
max_icnt2mem_latency = 52 
maxmrqlatency = 6 
max_icnt2sh_latency = 6 
averagemflatency = 332 
avg_icnt2mem_latency = 43 
avg_mrq_latency = 0 
avg_icnt2sh_latency = 2 
mrq_lat_table:2934 	15 	44 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	4111 	2993 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	7104 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	7074 	30 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	40 	41 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:      5535      5556      6169         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:      5633      6155      6171         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:      5556      6168         0      6156         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:      5604      5583         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:      6159      6172         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:      6154      6129         0      6154         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:      5618      5611      6153      6164         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:      6162      6148         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:      5590      5549      6167         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:      5633      5569      6170         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:      6163      5625         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:      5583      5562         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:      6167      5646         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:      5625      5633         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:      5597      5576         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:      6171      5590         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:      6097      6089         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:      5547      5505         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:      5498      5578         0      6091         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:      5485      5498      6098      6098         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:      5549      5533         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:      5491      5512         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:      5505      6061         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:      5547      5485         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:      6105      5581         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:      5578      5533      6104      6100         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:      6087      5547         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:      6093      5554      6105      6100         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:      6101      5540         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:      6104      5575         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:      5519      5491         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:      6088      5491         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]: 44.000000 32.000000  2.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]: 34.000000 38.000000  2.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]: 34.000000 19.000000      -nan  2.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]: 33.000000 81.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]: 54.000000 30.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]: 42.000000 42.000000      -nan  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]: 42.000000 54.000000  2.000000  2.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]: 41.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[8]: 52.000000 54.000000  2.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[9]: 58.000000 62.000000  2.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[10]: 36.000000 35.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[11]: 29.000000 65.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[12]: 64.000000 41.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[13]: 59.000000 54.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[14]: 62.000000 52.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[15]: 64.000000 58.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[16]: 45.000000 60.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[17]: 38.000000 44.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[18]: 64.000000 50.000000      -nan  2.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[19]: 44.000000 56.000000  2.000000  2.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[20]: 46.000000 72.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[21]: 49.000000 30.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[22]: 22.000000 50.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[23]: 56.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[24]: 38.000000 50.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[25]: 40.000000 34.000000  2.000000  2.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[26]: 28.000000 52.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[27]: 51.000000 31.000000  2.000000  2.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[28]: 57.000000 36.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[29]: 50.000000 50.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[30]: 77.000000 46.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[31]: 28.000000 30.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 2993/79 = 37.886074
number of bytes read:
dram[0]:      1408      1024        64         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:      1088      1216        64         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:      1088       608         0        64         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:      1056      2592         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:      1728       960         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:      1344      1344         0       128         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:      1344      1728        64        64         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:      1312      1024         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:      1664      1728        64         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:      1856      1984        64         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:      1152      1120         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:       928      2080         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:      2048      1312         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:      1888      1728         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:      1984      1664         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:      2048      1856         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:      1440      1920         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:      1216      1408         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:      2048      1600         0        64         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:      1408      1792        64        64         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:      1472      2304         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:      1568       960         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:       704      1600         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:      1792      1280         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:      1216      1600         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:      1280      1088        64        64         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:       896      1664         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:      1632       992        64        64         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:      1824      1152         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:      1600      1600         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:      2464      1472         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:       896       960         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total bytes read: 95776
Bmin_bank_accesses = 0!
chip skew: 3936/1760 = 2.24
number of bytes accessed:
dram[0]:      1408      1024        64         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:      1088      1216        64         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:      1088       608         0        64         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:      1056      2592         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:      1728       960         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:      1344      1344         0       128         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:      1344      1728        64        64         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:      1312      1024         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:      1664      1728        64         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:      1856      1984        64         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:      1152      1120         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:       928      2080         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:      2048      1312         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:      1888      1728         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:      1984      1664         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:      2048      1856         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:      1440      1920         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:      1216      1408         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:      2048      1600         0        64         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:      1408      1792        64        64         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:      1472      2304         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:      1568       960         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:       704      1600         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:      1792      1280         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:      1216      1600         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:      1280      1088        64        64         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:       896      1664         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:      1632       992        64        64         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:      1824      1152         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:      1600      1600         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:      2464      1472         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:       896       960         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram bytes accesed = 95776
min_bank_accesses = 0!
chip skew: 3936/1760 = 2.24
number of bytes written:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:         24        25        37    none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:         24        24        37    none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:         26        29    none          37    none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:         27        23    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:         27        26    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:         31        27    none          35    none      none      none      none      none      none      none      none      none      none      none      none  
dram[6]:         23        23        34        37    none      none      none      none      none      none      none      none      none      none      none      none  
dram[7]:         24        30    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[8]:         25        22        37    none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[9]:         19        23        37    none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[10]:         28        24    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[11]:         26        24    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[12]:         23        25    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[13]:         24        30    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[14]:         22        23    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[15]:         24        26    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[16]:         28        20    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[17]:         19        27    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[18]:         18        20    none          35    none      none      none      none      none      none      none      none      none      none      none      none  
dram[19]:         23        24        58        35    none      none      none      none      none      none      none      none      none      none      none      none  
dram[20]:         24        21    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[21]:         24        31    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[22]:         25        24    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[23]:         26        22    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[24]:         22        21    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[25]:         25        26        35        35    none      none      none      none      none      none      none      none      none      none      none      none  
dram[26]:         28        23    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[27]:         22        23        35        36    none      none      none      none      none      none      none      none      none      none      none      none  
dram[28]:         22        22    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[29]:         25        21    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[30]:         21        23    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[31]:         30        24    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        501       504       504         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[1]:        501       502       502         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:        504       503         0       504         0         0         0         0         0         0         0         0         0         0         0         0
dram[3]:        504       501       238         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:        502       503         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[5]:        502       502         0       503         0         0         0         0         0         0         0         0         0         0         0         0
dram[6]:        504       502       501       502         0         0         0         0         0         0         0         0         0         0         0         0
dram[7]:        502       501         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[8]:        504       502       504         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[9]:        503       501       502         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[10]:        502       504         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[11]:        501       501         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[12]:        503       503         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[13]:        504       501         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[14]:        504       501         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[15]:        503       505         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[16]:        437       437         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[17]:        440       436         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[18]:        438       443         0       437         0         0         0         0         0         0         0         0         0         0         0         0
dram[19]:        438       437       436       437         0         0         0         0         0         0         0         0         0         0         0         0
dram[20]:        438       437         0       238         0         0         0         0         0         0         0         0         0         0         0         0
dram[21]:        438       436       238         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[22]:        439       438         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[23]:        438       436         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[24]:        438       436         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[25]:        439       437       437       437         0         0         0         0         0         0         0         0         0         0         0         0
dram[26]:        439       439         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[27]:        436       437       437       439         0         0         0         0         0         0         0         0         0         0         0         0
dram[28]:        437       438         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[29]:        438       437         0       238         0         0         0         0         0         0         0         0         0         0         0         0
dram[30]:        437       436         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[31]:        437       436         0         0         0         0         0         0         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=612097 n_nop=612016 n_act=3 n_pre=0 n_ref_event=0 n_req=78 n_rd=78 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0005097
n_activity=1354 dram_eff=0.2304
bk0: 44a 612049i bk1: 32a 612053i bk2: 2a 612072i bk3: 0a 612095i bk4: 0a 612096i bk5: 0a 612097i bk6: 0a 612097i bk7: 0a 612097i bk8: 0a 612097i bk9: 0a 612097i bk10: 0a 612097i bk11: 0a 612097i bk12: 0a 612097i bk13: 0a 612097i bk14: 0a 612097i bk15: 0a 612098i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.961538
Row_Buffer_Locality_read = 0.961538
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.020942
Bank_Level_Parallism_Col = 1.021277
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.021277 

BW Util details:
bwutil = 0.000510 
total_CMD = 612097 
util_bw = 312 
Wasted_Col = 103 
Wasted_Row = 0 
Idle = 611682 

BW Util Bottlenecks: 
RCDc_limit = 68 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 35 
rwq = 0 
CCDLc_limit_alone = 35 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 612097 
n_nop = 612016 
Read = 78 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 0 
n_req = 78 
total_req = 78 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 78 
Row_Bus_Util =  0.000005 
CoL_Bus_Util = 0.000127 
Either_Row_CoL_Bus_Util = 0.000132 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000034 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=3.43083e-05
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=612097 n_nop=612020 n_act=3 n_pre=0 n_ref_event=0 n_req=74 n_rd=74 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0004836
n_activity=1298 dram_eff=0.228
bk0: 34a 612054i bk1: 38a 612042i bk2: 2a 612071i bk3: 0a 612095i bk4: 0a 612096i bk5: 0a 612097i bk6: 0a 612097i bk7: 0a 612097i bk8: 0a 612097i bk9: 0a 612097i bk10: 0a 612097i bk11: 0a 612097i bk12: 0a 612097i bk13: 0a 612097i bk14: 0a 612098i bk15: 0a 612098i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.959459
Row_Buffer_Locality_read = 0.959459
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000484 
total_CMD = 612097 
util_bw = 296 
Wasted_Col = 110 
Wasted_Row = 0 
Idle = 611691 

BW Util Bottlenecks: 
RCDc_limit = 72 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 38 
rwq = 0 
CCDLc_limit_alone = 38 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 612097 
n_nop = 612020 
Read = 74 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 0 
n_req = 74 
total_req = 74 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 74 
Row_Bus_Util =  0.000005 
CoL_Bus_Util = 0.000121 
Either_Row_CoL_Bus_Util = 0.000126 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000026 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=2.61396e-05
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=612097 n_nop=612039 n_act=3 n_pre=0 n_ref_event=0 n_req=55 n_rd=55 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0003594
n_activity=1070 dram_eff=0.2056
bk0: 34a 612039i bk1: 19a 612068i bk2: 0a 612097i bk3: 2a 612072i bk4: 0a 612095i bk5: 0a 612096i bk6: 0a 612096i bk7: 0a 612096i bk8: 0a 612096i bk9: 0a 612097i bk10: 0a 612097i bk11: 0a 612097i bk12: 0a 612097i bk13: 0a 612097i bk14: 0a 612097i bk15: 0a 612099i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.945455
Row_Buffer_Locality_read = 0.945455
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000359 
total_CMD = 612097 
util_bw = 220 
Wasted_Col = 96 
Wasted_Row = 0 
Idle = 611781 

BW Util Bottlenecks: 
RCDc_limit = 72 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 24 
rwq = 0 
CCDLc_limit_alone = 24 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 612097 
n_nop = 612039 
Read = 55 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 0 
n_req = 55 
total_req = 55 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 55 
Row_Bus_Util =  0.000005 
CoL_Bus_Util = 0.000090 
Either_Row_CoL_Bus_Util = 0.000095 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000051 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=5.06456e-05
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=612097 n_nop=611981 n_act=2 n_pre=0 n_ref_event=0 n_req=114 n_rd=114 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.000745
n_activity=1944 dram_eff=0.2346
bk0: 33a 612051i bk1: 81a 611991i bk2: 0a 612096i bk3: 0a 612096i bk4: 0a 612096i bk5: 0a 612097i bk6: 0a 612097i bk7: 0a 612097i bk8: 0a 612097i bk9: 0a 612097i bk10: 0a 612097i bk11: 0a 612097i bk12: 0a 612097i bk13: 0a 612097i bk14: 0a 612097i bk15: 0a 612098i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.982456
Row_Buffer_Locality_read = 0.982456
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000745 
total_CMD = 612097 
util_bw = 456 
Wasted_Col = 119 
Wasted_Row = 0 
Idle = 611522 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 71 
rwq = 0 
CCDLc_limit_alone = 71 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 612097 
n_nop = 611981 
Read = 114 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 114 
total_req = 114 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 114 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000186 
Either_Row_CoL_Bus_Util = 0.000190 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000103 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000102925
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=612097 n_nop=612011 n_act=2 n_pre=0 n_ref_event=0 n_req=84 n_rd=84 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0005489
n_activity=1443 dram_eff=0.2328
bk0: 54a 612036i bk1: 30a 612055i bk2: 0a 612096i bk3: 0a 612096i bk4: 0a 612096i bk5: 0a 612096i bk6: 0a 612096i bk7: 0a 612097i bk8: 0a 612097i bk9: 0a 612097i bk10: 0a 612097i bk11: 0a 612097i bk12: 0a 612097i bk13: 0a 612098i bk14: 0a 612098i bk15: 0a 612098i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.976190
Row_Buffer_Locality_read = 0.976190
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000549 
total_CMD = 612097 
util_bw = 336 
Wasted_Col = 95 
Wasted_Row = 0 
Idle = 611666 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 47 
rwq = 0 
CCDLc_limit_alone = 47 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 612097 
n_nop = 612011 
Read = 84 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 84 
total_req = 84 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 84 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000137 
Either_Row_CoL_Bus_Util = 0.000141 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000007 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=6.53491e-06
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=612097 n_nop=612006 n_act=3 n_pre=0 n_ref_event=0 n_req=88 n_rd=88 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0005751
n_activity=1380 dram_eff=0.2551
bk0: 42a 612045i bk1: 42a 612036i bk2: 0a 612097i bk3: 4a 612070i bk4: 0a 612096i bk5: 0a 612096i bk6: 0a 612096i bk7: 0a 612096i bk8: 0a 612096i bk9: 0a 612096i bk10: 0a 612096i bk11: 0a 612096i bk12: 0a 612098i bk13: 0a 612098i bk14: 0a 612098i bk15: 0a 612098i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.965909
Row_Buffer_Locality_read = 0.965909
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.008772
Bank_Level_Parallism_Col = 1.008889
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.008889 

BW Util details:
bwutil = 0.000575 
total_CMD = 612097 
util_bw = 352 
Wasted_Col = 116 
Wasted_Row = 0 
Idle = 611629 

BW Util Bottlenecks: 
RCDc_limit = 66 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 50 
rwq = 0 
CCDLc_limit_alone = 50 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 612097 
n_nop = 612006 
Read = 88 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 0 
n_req = 88 
total_req = 88 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 88 
Row_Bus_Util =  0.000005 
CoL_Bus_Util = 0.000144 
Either_Row_CoL_Bus_Util = 0.000149 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000005 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=4.90118e-06
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=612097 n_nop=611993 n_act=4 n_pre=0 n_ref_event=0 n_req=100 n_rd=100 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0006535
n_activity=1718 dram_eff=0.2328
bk0: 42a 612041i bk1: 54a 612033i bk2: 2a 612070i bk3: 2a 612071i bk4: 0a 612094i bk5: 0a 612095i bk6: 0a 612095i bk7: 0a 612096i bk8: 0a 612097i bk9: 0a 612097i bk10: 0a 612097i bk11: 0a 612097i bk12: 0a 612097i bk13: 0a 612097i bk14: 0a 612097i bk15: 0a 612099i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.960000
Row_Buffer_Locality_read = 0.960000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000653 
total_CMD = 612097 
util_bw = 400 
Wasted_Col = 151 
Wasted_Row = 0 
Idle = 611546 

BW Util Bottlenecks: 
RCDc_limit = 96 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 55 
rwq = 0 
CCDLc_limit_alone = 55 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 612097 
n_nop = 611993 
Read = 100 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 100 
total_req = 100 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 100 
Row_Bus_Util =  0.000007 
CoL_Bus_Util = 0.000163 
Either_Row_CoL_Bus_Util = 0.000170 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000105 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000104559
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=612097 n_nop=612022 n_act=2 n_pre=0 n_ref_event=0 n_req=73 n_rd=73 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.000477
n_activity=1274 dram_eff=0.2292
bk0: 41a 612054i bk1: 32a 612049i bk2: 0a 612097i bk3: 0a 612097i bk4: 0a 612097i bk5: 0a 612097i bk6: 0a 612097i bk7: 0a 612097i bk8: 0a 612097i bk9: 0a 612097i bk10: 0a 612097i bk11: 0a 612097i bk12: 0a 612097i bk13: 0a 612097i bk14: 0a 612097i bk15: 0a 612097i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.972603
Row_Buffer_Locality_read = 0.972603
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000477 
total_CMD = 612097 
util_bw = 292 
Wasted_Col = 85 
Wasted_Row = 0 
Idle = 611720 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 37 
rwq = 0 
CCDLc_limit_alone = 37 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 612097 
n_nop = 612022 
Read = 73 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 73 
total_req = 73 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 73 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000119 
Either_Row_CoL_Bus_Util = 0.000123 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=612097 n_nop=611986 n_act=3 n_pre=0 n_ref_event=0 n_req=108 n_rd=108 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0007058
n_activity=1931 dram_eff=0.2237
bk0: 52a 612043i bk1: 54a 612044i bk2: 2a 612072i bk3: 0a 612095i bk4: 0a 612095i bk5: 0a 612096i bk6: 0a 612096i bk7: 0a 612097i bk8: 0a 612097i bk9: 0a 612097i bk10: 0a 612097i bk11: 0a 612097i bk12: 0a 612097i bk13: 0a 612097i bk14: 0a 612097i bk15: 0a 612099i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.972222
Row_Buffer_Locality_read = 0.972222
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.004149
Bank_Level_Parallism_Col = 1.004202
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.004202 

BW Util details:
bwutil = 0.000706 
total_CMD = 612097 
util_bw = 432 
Wasted_Col = 124 
Wasted_Row = 0 
Idle = 611541 

BW Util Bottlenecks: 
RCDc_limit = 68 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 56 
rwq = 0 
CCDLc_limit_alone = 56 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 612097 
n_nop = 611986 
Read = 108 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 0 
n_req = 108 
total_req = 108 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 108 
Row_Bus_Util =  0.000005 
CoL_Bus_Util = 0.000176 
Either_Row_CoL_Bus_Util = 0.000181 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000069 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=6.86166e-05
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=612097 n_nop=611972 n_act=3 n_pre=0 n_ref_event=0 n_req=122 n_rd=122 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0007973
n_activity=2016 dram_eff=0.2421
bk0: 58a 612017i bk1: 62a 612040i bk2: 2a 612072i bk3: 0a 612095i bk4: 0a 612095i bk5: 0a 612096i bk6: 0a 612096i bk7: 0a 612096i bk8: 0a 612097i bk9: 0a 612097i bk10: 0a 612097i bk11: 0a 612097i bk12: 0a 612098i bk13: 0a 612098i bk14: 0a 612098i bk15: 0a 612098i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.975410
Row_Buffer_Locality_read = 0.975410
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000797 
total_CMD = 612097 
util_bw = 488 
Wasted_Col = 150 
Wasted_Row = 0 
Idle = 611459 

BW Util Bottlenecks: 
RCDc_limit = 72 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 78 
rwq = 0 
CCDLc_limit_alone = 78 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 612097 
n_nop = 611972 
Read = 122 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 0 
n_req = 122 
total_req = 122 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 122 
Row_Bus_Util =  0.000005 
CoL_Bus_Util = 0.000199 
Either_Row_CoL_Bus_Util = 0.000204 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000067 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=6.69828e-05
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=612097 n_nop=612024 n_act=2 n_pre=0 n_ref_event=0 n_req=71 n_rd=71 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.000464
n_activity=1257 dram_eff=0.2259
bk0: 36a 612056i bk1: 35a 612036i bk2: 0a 612097i bk3: 0a 612097i bk4: 0a 612097i bk5: 0a 612097i bk6: 0a 612097i bk7: 0a 612097i bk8: 0a 612097i bk9: 0a 612097i bk10: 0a 612097i bk11: 0a 612097i bk12: 0a 612097i bk13: 0a 612097i bk14: 0a 612097i bk15: 0a 612097i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.971831
Row_Buffer_Locality_read = 0.971831
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000464 
total_CMD = 612097 
util_bw = 284 
Wasted_Col = 85 
Wasted_Row = 0 
Idle = 611728 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 37 
rwq = 0 
CCDLc_limit_alone = 37 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 612097 
n_nop = 612024 
Read = 71 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 71 
total_req = 71 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 71 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000116 
Either_Row_CoL_Bus_Util = 0.000119 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000060 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=6.04479e-05
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=612097 n_nop=612001 n_act=2 n_pre=0 n_ref_event=0 n_req=94 n_rd=94 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0006143
n_activity=1660 dram_eff=0.2265
bk0: 29a 612040i bk1: 65a 612044i bk2: 0a 612095i bk3: 0a 612096i bk4: 0a 612096i bk5: 0a 612096i bk6: 0a 612096i bk7: 0a 612097i bk8: 0a 612097i bk9: 0a 612097i bk10: 0a 612097i bk11: 0a 612098i bk12: 0a 612098i bk13: 0a 612098i bk14: 0a 612098i bk15: 0a 612098i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.978723
Row_Buffer_Locality_read = 0.978723
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000614 
total_CMD = 612097 
util_bw = 376 
Wasted_Col = 92 
Wasted_Row = 0 
Idle = 611629 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 44 
rwq = 0 
CCDLc_limit_alone = 44 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 612097 
n_nop = 612001 
Read = 94 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 94 
total_req = 94 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 94 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000154 
Either_Row_CoL_Bus_Util = 0.000157 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000011 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=1.14361e-05
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=612097 n_nop=611990 n_act=2 n_pre=0 n_ref_event=0 n_req=105 n_rd=105 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0006862
n_activity=1728 dram_eff=0.2431
bk0: 64a 612034i bk1: 41a 612051i bk2: 0a 612096i bk3: 0a 612096i bk4: 0a 612096i bk5: 0a 612096i bk6: 0a 612097i bk7: 0a 612097i bk8: 0a 612097i bk9: 0a 612097i bk10: 0a 612097i bk11: 0a 612097i bk12: 0a 612097i bk13: 0a 612097i bk14: 0a 612098i bk15: 0a 612098i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.980952
Row_Buffer_Locality_read = 0.980952
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000686 
total_CMD = 612097 
util_bw = 420 
Wasted_Col = 99 
Wasted_Row = 0 
Idle = 611578 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 51 
rwq = 0 
CCDLc_limit_alone = 51 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 612097 
n_nop = 611990 
Read = 105 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 105 
total_req = 105 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 105 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000172 
Either_Row_CoL_Bus_Util = 0.000175 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000039 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=3.92095e-05
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=612097 n_nop=611982 n_act=2 n_pre=0 n_ref_event=0 n_req=113 n_rd=113 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0007384
n_activity=1665 dram_eff=0.2715
bk0: 59a 611992i bk1: 54a 612028i bk2: 0a 612096i bk3: 0a 612096i bk4: 0a 612096i bk5: 0a 612097i bk6: 0a 612097i bk7: 0a 612097i bk8: 0a 612097i bk9: 0a 612097i bk10: 0a 612097i bk11: 0a 612097i bk12: 0a 612097i bk13: 0a 612097i bk14: 0a 612097i bk15: 0a 612098i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.982301
Row_Buffer_Locality_read = 0.982301
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000738 
total_CMD = 612097 
util_bw = 452 
Wasted_Col = 130 
Wasted_Row = 0 
Idle = 611515 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 82 
rwq = 0 
CCDLc_limit_alone = 82 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 612097 
n_nop = 611982 
Read = 113 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 113 
total_req = 113 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 113 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000185 
Either_Row_CoL_Bus_Util = 0.000188 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000108 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000107826
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=612097 n_nop=611981 n_act=2 n_pre=0 n_ref_event=0 n_req=114 n_rd=114 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.000745
n_activity=1899 dram_eff=0.2401
bk0: 62a 612015i bk1: 52a 612051i bk2: 0a 612096i bk3: 0a 612096i bk4: 0a 612097i bk5: 0a 612097i bk6: 0a 612097i bk7: 0a 612097i bk8: 0a 612097i bk9: 0a 612097i bk10: 0a 612097i bk11: 0a 612097i bk12: 0a 612097i bk13: 0a 612097i bk14: 0a 612097i bk15: 0a 612097i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.982456
Row_Buffer_Locality_read = 0.982456
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000745 
total_CMD = 612097 
util_bw = 456 
Wasted_Col = 104 
Wasted_Row = 0 
Idle = 611537 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 56 
rwq = 0 
CCDLc_limit_alone = 56 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 612097 
n_nop = 611981 
Read = 114 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 114 
total_req = 114 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 114 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000186 
Either_Row_CoL_Bus_Util = 0.000190 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000090 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=8.9855e-05
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=612097 n_nop=611973 n_act=2 n_pre=0 n_ref_event=0 n_req=122 n_rd=122 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0007973
n_activity=1863 dram_eff=0.2619
bk0: 64a 612011i bk1: 58a 612021i bk2: 0a 612097i bk3: 0a 612097i bk4: 0a 612097i bk5: 0a 612097i bk6: 0a 612097i bk7: 0a 612097i bk8: 0a 612097i bk9: 0a 612097i bk10: 0a 612097i bk11: 0a 612097i bk12: 0a 612097i bk13: 0a 612097i bk14: 0a 612097i bk15: 0a 612097i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.983607
Row_Buffer_Locality_read = 0.983607
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000797 
total_CMD = 612097 
util_bw = 488 
Wasted_Col = 125 
Wasted_Row = 0 
Idle = 611484 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 77 
rwq = 0 
CCDLc_limit_alone = 77 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 612097 
n_nop = 611973 
Read = 122 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 122 
total_req = 122 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 122 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000199 
Either_Row_CoL_Bus_Util = 0.000203 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000131 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000130698
Memory Partition 16: 
Cache L2_bank_032:
MSHR contents

Cache L2_bank_033:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[16]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=612097 n_nop=611990 n_act=2 n_pre=0 n_ref_event=0 n_req=105 n_rd=105 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001715
n_activity=1486 dram_eff=0.07066
bk0: 45a 612069i bk1: 60a 612051i bk2: 0a 612097i bk3: 0a 612097i bk4: 0a 612097i bk5: 0a 612097i bk6: 0a 612097i bk7: 0a 612097i bk8: 0a 612097i bk9: 0a 612097i bk10: 0a 612097i bk11: 0a 612097i bk12: 0a 612097i bk13: 0a 612097i bk14: 0a 612097i bk15: 0a 612097i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.980952
Row_Buffer_Locality_read = 0.980952
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000172 
total_CMD = 612097 
util_bw = 105 
Wasted_Col = 74 
Wasted_Row = 0 
Idle = 611918 

BW Util Bottlenecks: 
RCDc_limit = 44 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 30 
rwq = 0 
CCDLc_limit_alone = 30 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 612097 
n_nop = 611990 
Read = 105 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 105 
total_req = 105 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 105 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000172 
Either_Row_CoL_Bus_Util = 0.000175 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000016 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=1.63373e-05
Memory Partition 17: 
Cache L2_bank_034:
MSHR contents

Cache L2_bank_035:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[17]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=612097 n_nop=612013 n_act=2 n_pre=0 n_ref_event=0 n_req=82 n_rd=82 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.000134
n_activity=1157 dram_eff=0.07087
bk0: 38a 612057i bk1: 44a 612075i bk2: 0a 612097i bk3: 0a 612097i bk4: 0a 612097i bk5: 0a 612097i bk6: 0a 612097i bk7: 0a 612097i bk8: 0a 612097i bk9: 0a 612097i bk10: 0a 612097i bk11: 0a 612097i bk12: 0a 612097i bk13: 0a 612097i bk14: 0a 612097i bk15: 0a 612097i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.975610
Row_Buffer_Locality_read = 0.975610
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000134 
total_CMD = 612097 
util_bw = 82 
Wasted_Col = 62 
Wasted_Row = 0 
Idle = 611953 

BW Util Bottlenecks: 
RCDc_limit = 44 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 18 
rwq = 0 
CCDLc_limit_alone = 18 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 612097 
n_nop = 612013 
Read = 82 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 82 
total_req = 82 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 82 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000134 
Either_Row_CoL_Bus_Util = 0.000137 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000124 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000124163
Memory Partition 18: 
Cache L2_bank_036:
MSHR contents

Cache L2_bank_037:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[18]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=612097 n_nop=611978 n_act=3 n_pre=0 n_ref_event=0 n_req=116 n_rd=116 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001895
n_activity=1691 dram_eff=0.0686
bk0: 64a 612051i bk1: 50a 612063i bk2: 0a 612097i bk3: 2a 612075i bk4: 0a 612097i bk5: 0a 612097i bk6: 0a 612097i bk7: 0a 612097i bk8: 0a 612097i bk9: 0a 612097i bk10: 0a 612097i bk11: 0a 612097i bk12: 0a 612097i bk13: 0a 612097i bk14: 0a 612097i bk15: 0a 612097i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.974138
Row_Buffer_Locality_read = 0.974138
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000190 
total_CMD = 612097 
util_bw = 116 
Wasted_Col = 102 
Wasted_Row = 0 
Idle = 611879 

BW Util Bottlenecks: 
RCDc_limit = 66 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 36 
rwq = 0 
CCDLc_limit_alone = 36 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 612097 
n_nop = 611978 
Read = 116 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 0 
n_req = 116 
total_req = 116 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 116 
Row_Bus_Util =  0.000005 
CoL_Bus_Util = 0.000190 
Either_Row_CoL_Bus_Util = 0.000194 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000175 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.000174809
Memory Partition 19: 
Cache L2_bank_038:
MSHR contents

Cache L2_bank_039:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[19]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=612097 n_nop=611989 n_act=4 n_pre=0 n_ref_event=0 n_req=104 n_rd=104 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001699
n_activity=1638 dram_eff=0.06349
bk0: 44a 612069i bk1: 56a 612075i bk2: 2a 612074i bk3: 2a 612075i bk4: 0a 612097i bk5: 0a 612097i bk6: 0a 612097i bk7: 0a 612097i bk8: 0a 612097i bk9: 0a 612097i bk10: 0a 612097i bk11: 0a 612097i bk12: 0a 612097i bk13: 0a 612097i bk14: 0a 612097i bk15: 0a 612097i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.961538
Row_Buffer_Locality_read = 0.961538
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.025773
Bank_Level_Parallism_Col = 1.026316
Bank_Level_Parallism_Ready = 1.009615
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.026316 

BW Util details:
bwutil = 0.000170 
total_CMD = 612097 
util_bw = 104 
Wasted_Col = 90 
Wasted_Row = 0 
Idle = 611903 

BW Util Bottlenecks: 
RCDc_limit = 84 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 612097 
n_nop = 611989 
Read = 104 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 104 
total_req = 104 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 104 
Row_Bus_Util =  0.000007 
CoL_Bus_Util = 0.000170 
Either_Row_CoL_Bus_Util = 0.000176 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000059 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=5.88142e-05
Memory Partition 20: 
Cache L2_bank_040:
MSHR contents

Cache L2_bank_041:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[20]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=612097 n_nop=611977 n_act=2 n_pre=0 n_ref_event=0 n_req=118 n_rd=118 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001928
n_activity=1674 dram_eff=0.07049
bk0: 46a 612057i bk1: 72a 612057i bk2: 0a 612097i bk3: 0a 612097i bk4: 0a 612097i bk5: 0a 612097i bk6: 0a 612097i bk7: 0a 612097i bk8: 0a 612097i bk9: 0a 612097i bk10: 0a 612097i bk11: 0a 612097i bk12: 0a 612097i bk13: 0a 612097i bk14: 0a 612097i bk15: 0a 612097i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.983051
Row_Buffer_Locality_read = 0.983051
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000193 
total_CMD = 612097 
util_bw = 118 
Wasted_Col = 80 
Wasted_Row = 0 
Idle = 611899 

BW Util Bottlenecks: 
RCDc_limit = 44 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 36 
rwq = 0 
CCDLc_limit_alone = 36 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 612097 
n_nop = 611977 
Read = 118 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 118 
total_req = 118 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 118 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000193 
Either_Row_CoL_Bus_Util = 0.000196 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000042 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=4.24769e-05
Memory Partition 21: 
Cache L2_bank_042:
MSHR contents

Cache L2_bank_043:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[21]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=612097 n_nop=612016 n_act=2 n_pre=0 n_ref_event=0 n_req=79 n_rd=79 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001291
n_activity=1309 dram_eff=0.06035
bk0: 49a 612069i bk1: 30a 612072i bk2: 0a 612097i bk3: 0a 612097i bk4: 0a 612097i bk5: 0a 612097i bk6: 0a 612097i bk7: 0a 612097i bk8: 0a 612097i bk9: 0a 612097i bk10: 0a 612097i bk11: 0a 612097i bk12: 0a 612097i bk13: 0a 612097i bk14: 0a 612097i bk15: 0a 612097i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.974684
Row_Buffer_Locality_read = 0.974684
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.007634
Bank_Level_Parallism_Col = 1.007752
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.007752 

BW Util details:
bwutil = 0.000129 
total_CMD = 612097 
util_bw = 79 
Wasted_Col = 52 
Wasted_Row = 0 
Idle = 611966 

BW Util Bottlenecks: 
RCDc_limit = 43 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 9 
rwq = 0 
CCDLc_limit_alone = 9 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 612097 
n_nop = 612016 
Read = 79 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 79 
total_req = 79 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 79 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000129 
Either_Row_CoL_Bus_Util = 0.000132 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000059 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=5.88142e-05
Memory Partition 22: 
Cache L2_bank_044:
MSHR contents

Cache L2_bank_045:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[22]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=612097 n_nop=612023 n_act=2 n_pre=0 n_ref_event=0 n_req=72 n_rd=72 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001176
n_activity=1155 dram_eff=0.06234
bk0: 22a 612069i bk1: 50a 612075i bk2: 0a 612097i bk3: 0a 612097i bk4: 0a 612097i bk5: 0a 612097i bk6: 0a 612097i bk7: 0a 612097i bk8: 0a 612097i bk9: 0a 612097i bk10: 0a 612097i bk11: 0a 612097i bk12: 0a 612097i bk13: 0a 612097i bk14: 0a 612097i bk15: 0a 612097i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.972222
Row_Buffer_Locality_read = 0.972222
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000118 
total_CMD = 612097 
util_bw = 72 
Wasted_Col = 50 
Wasted_Row = 0 
Idle = 611975 

BW Util Bottlenecks: 
RCDc_limit = 44 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 612097 
n_nop = 612023 
Read = 72 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 72 
total_req = 72 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 72 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000118 
Either_Row_CoL_Bus_Util = 0.000121 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000060 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=6.04479e-05
Memory Partition 23: 
Cache L2_bank_046:
MSHR contents

Cache L2_bank_047:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[23]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=612097 n_nop=611999 n_act=2 n_pre=0 n_ref_event=0 n_req=96 n_rd=96 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001568
n_activity=1538 dram_eff=0.06242
bk0: 56a 612066i bk1: 40a 612075i bk2: 0a 612097i bk3: 0a 612097i bk4: 0a 612097i bk5: 0a 612097i bk6: 0a 612097i bk7: 0a 612097i bk8: 0a 612097i bk9: 0a 612097i bk10: 0a 612097i bk11: 0a 612097i bk12: 0a 612097i bk13: 0a 612097i bk14: 0a 612097i bk15: 0a 612097i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.979167
Row_Buffer_Locality_read = 0.979167
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000157 
total_CMD = 612097 
util_bw = 96 
Wasted_Col = 53 
Wasted_Row = 0 
Idle = 611948 

BW Util Bottlenecks: 
RCDc_limit = 44 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 9 
rwq = 0 
CCDLc_limit_alone = 9 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 612097 
n_nop = 611999 
Read = 96 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 96 
total_req = 96 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 96 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000157 
Either_Row_CoL_Bus_Util = 0.000160 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000056 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=5.55468e-05
Memory Partition 24: 
Cache L2_bank_048:
MSHR contents

Cache L2_bank_049:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[24]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=612097 n_nop=612007 n_act=2 n_pre=0 n_ref_event=0 n_req=88 n_rd=88 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001438
n_activity=1425 dram_eff=0.06175
bk0: 38a 612072i bk1: 50a 612072i bk2: 0a 612097i bk3: 0a 612097i bk4: 0a 612097i bk5: 0a 612097i bk6: 0a 612097i bk7: 0a 612097i bk8: 0a 612097i bk9: 0a 612097i bk10: 0a 612097i bk11: 0a 612097i bk12: 0a 612097i bk13: 0a 612097i bk14: 0a 612097i bk15: 0a 612097i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.977273
Row_Buffer_Locality_read = 0.977273
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000144 
total_CMD = 612097 
util_bw = 88 
Wasted_Col = 50 
Wasted_Row = 0 
Idle = 611959 

BW Util Bottlenecks: 
RCDc_limit = 44 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 612097 
n_nop = 612007 
Read = 88 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 88 
total_req = 88 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 88 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000144 
Either_Row_CoL_Bus_Util = 0.000147 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000031 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=3.10408e-05
Memory Partition 25: 
Cache L2_bank_050:
MSHR contents

Cache L2_bank_051:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[25]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=612097 n_nop=612015 n_act=4 n_pre=0 n_ref_event=0 n_req=78 n_rd=78 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001274
n_activity=1332 dram_eff=0.05856
bk0: 40a 612072i bk1: 34a 612069i bk2: 2a 612075i bk3: 2a 612075i bk4: 0a 612097i bk5: 0a 612097i bk6: 0a 612097i bk7: 0a 612097i bk8: 0a 612097i bk9: 0a 612097i bk10: 0a 612097i bk11: 0a 612097i bk12: 0a 612097i bk13: 0a 612097i bk14: 0a 612097i bk15: 0a 612097i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.948718
Row_Buffer_Locality_read = 0.948718
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.005747
Bank_Level_Parallism_Col = 1.005882
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.005882 

BW Util details:
bwutil = 0.000127 
total_CMD = 612097 
util_bw = 78 
Wasted_Col = 96 
Wasted_Row = 0 
Idle = 611923 

BW Util Bottlenecks: 
RCDc_limit = 87 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 9 
rwq = 0 
CCDLc_limit_alone = 9 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 612097 
n_nop = 612015 
Read = 78 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 78 
total_req = 78 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 78 
Row_Bus_Util =  0.000007 
CoL_Bus_Util = 0.000127 
Either_Row_CoL_Bus_Util = 0.000134 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000062 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=6.20817e-05
Memory Partition 26: 
Cache L2_bank_052:
MSHR contents

Cache L2_bank_053:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[26]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=612097 n_nop=612015 n_act=2 n_pre=0 n_ref_event=0 n_req=80 n_rd=80 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001307
n_activity=1161 dram_eff=0.06891
bk0: 28a 612066i bk1: 52a 612066i bk2: 0a 612097i bk3: 0a 612097i bk4: 0a 612097i bk5: 0a 612097i bk6: 0a 612097i bk7: 0a 612097i bk8: 0a 612097i bk9: 0a 612097i bk10: 0a 612097i bk11: 0a 612097i bk12: 0a 612097i bk13: 0a 612097i bk14: 0a 612097i bk15: 0a 612097i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.975000
Row_Buffer_Locality_read = 0.975000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000131 
total_CMD = 612097 
util_bw = 80 
Wasted_Col = 62 
Wasted_Row = 0 
Idle = 611955 

BW Util Bottlenecks: 
RCDc_limit = 44 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 18 
rwq = 0 
CCDLc_limit_alone = 18 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 612097 
n_nop = 612015 
Read = 80 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 80 
total_req = 80 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 80 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000131 
Either_Row_CoL_Bus_Util = 0.000134 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000070 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=7.02503e-05
Memory Partition 27: 
Cache L2_bank_054:
MSHR contents

Cache L2_bank_055:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[27]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=612097 n_nop=612007 n_act=4 n_pre=0 n_ref_event=0 n_req=86 n_rd=86 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001405
n_activity=1446 dram_eff=0.05947
bk0: 51a 612046i bk1: 31a 612072i bk2: 2a 612075i bk3: 2a 612075i bk4: 0a 612097i bk5: 0a 612097i bk6: 0a 612097i bk7: 0a 612097i bk8: 0a 612097i bk9: 0a 612097i bk10: 0a 612097i bk11: 0a 612097i bk12: 0a 612097i bk13: 0a 612097i bk14: 0a 612097i bk15: 0a 612097i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.953488
Row_Buffer_Locality_read = 0.953488
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.009804
Bank_Level_Parallism_Col = 1.010000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.010000 

BW Util details:
bwutil = 0.000141 
total_CMD = 612097 
util_bw = 86 
Wasted_Col = 118 
Wasted_Row = 0 
Idle = 611893 

BW Util Bottlenecks: 
RCDc_limit = 86 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 32 
rwq = 0 
CCDLc_limit_alone = 32 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 612097 
n_nop = 612007 
Read = 86 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 86 
total_req = 86 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 86 
Row_Bus_Util =  0.000007 
CoL_Bus_Util = 0.000141 
Either_Row_CoL_Bus_Util = 0.000147 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000049 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=4.90118e-05
Memory Partition 28: 
Cache L2_bank_056:
MSHR contents

Cache L2_bank_057:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[28]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=612097 n_nop=612002 n_act=2 n_pre=0 n_ref_event=0 n_req=93 n_rd=93 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001519
n_activity=1529 dram_eff=0.06082
bk0: 57a 612075i bk1: 36a 612069i bk2: 0a 612097i bk3: 0a 612097i bk4: 0a 612097i bk5: 0a 612097i bk6: 0a 612097i bk7: 0a 612097i bk8: 0a 612097i bk9: 0a 612097i bk10: 0a 612097i bk11: 0a 612097i bk12: 0a 612097i bk13: 0a 612097i bk14: 0a 612097i bk15: 0a 612097i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.978495
Row_Buffer_Locality_read = 0.978495
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000152 
total_CMD = 612097 
util_bw = 93 
Wasted_Col = 50 
Wasted_Row = 0 
Idle = 611954 

BW Util Bottlenecks: 
RCDc_limit = 44 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 612097 
n_nop = 612002 
Read = 93 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 93 
total_req = 93 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 93 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000152 
Either_Row_CoL_Bus_Util = 0.000155 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000059 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=5.88142e-05
Memory Partition 29: 
Cache L2_bank_058:
MSHR contents

Cache L2_bank_059:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[29]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=612097 n_nop=611995 n_act=2 n_pre=0 n_ref_event=0 n_req=100 n_rd=100 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001634
n_activity=1650 dram_eff=0.06061
bk0: 50a 612075i bk1: 50a 612072i bk2: 0a 612097i bk3: 0a 612097i bk4: 0a 612097i bk5: 0a 612097i bk6: 0a 612097i bk7: 0a 612097i bk8: 0a 612097i bk9: 0a 612097i bk10: 0a 612097i bk11: 0a 612097i bk12: 0a 612097i bk13: 0a 612097i bk14: 0a 612097i bk15: 0a 612097i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.980000
Row_Buffer_Locality_read = 0.980000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000163 
total_CMD = 612097 
util_bw = 100 
Wasted_Col = 47 
Wasted_Row = 0 
Idle = 611950 

BW Util Bottlenecks: 
RCDc_limit = 44 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 3 
rwq = 0 
CCDLc_limit_alone = 3 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 612097 
n_nop = 611995 
Read = 100 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 100 
total_req = 100 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 100 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000163 
Either_Row_CoL_Bus_Util = 0.000167 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000031 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=3.10408e-05
Memory Partition 30: 
Cache L2_bank_060:
MSHR contents

Cache L2_bank_061:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[30]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=612097 n_nop=611972 n_act=2 n_pre=0 n_ref_event=0 n_req=123 n_rd=123 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002009
n_activity=1921 dram_eff=0.06403
bk0: 77a 612057i bk1: 46a 612075i bk2: 0a 612097i bk3: 0a 612097i bk4: 0a 612097i bk5: 0a 612097i bk6: 0a 612097i bk7: 0a 612097i bk8: 0a 612097i bk9: 0a 612097i bk10: 0a 612097i bk11: 0a 612097i bk12: 0a 612097i bk13: 0a 612097i bk14: 0a 612097i bk15: 0a 612097i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.983740
Row_Buffer_Locality_read = 0.983740
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000201 
total_CMD = 612097 
util_bw = 123 
Wasted_Col = 62 
Wasted_Row = 0 
Idle = 611912 

BW Util Bottlenecks: 
RCDc_limit = 44 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 18 
rwq = 0 
CCDLc_limit_alone = 18 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 612097 
n_nop = 611972 
Read = 123 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 123 
total_req = 123 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 123 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000201 
Either_Row_CoL_Bus_Util = 0.000204 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000039 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=3.92095e-05
Memory Partition 31: 
Cache L2_bank_062:
MSHR contents

Cache L2_bank_063:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[31]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=612097 n_nop=612037 n_act=2 n_pre=0 n_ref_event=0 n_req=58 n_rd=58 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=9.476e-05
n_activity=1060 dram_eff=0.05472
bk0: 28a 612072i bk1: 30a 612075i bk2: 0a 612097i bk3: 0a 612097i bk4: 0a 612097i bk5: 0a 612097i bk6: 0a 612097i bk7: 0a 612097i bk8: 0a 612097i bk9: 0a 612097i bk10: 0a 612097i bk11: 0a 612097i bk12: 0a 612097i bk13: 0a 612097i bk14: 0a 612097i bk15: 0a 612097i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.965517
Row_Buffer_Locality_read = 0.965517
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000095 
total_CMD = 612097 
util_bw = 58 
Wasted_Col = 47 
Wasted_Row = 0 
Idle = 611992 

BW Util Bottlenecks: 
RCDc_limit = 44 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 3 
rwq = 0 
CCDLc_limit_alone = 3 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 612097 
n_nop = 612037 
Read = 58 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 58 
total_req = 58 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 58 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000095 
Either_Row_CoL_Bus_Util = 0.000098 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000010 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=9.80237e-06

========= L2 cache stats =========
L2_cache_bank[0]: Access = 96, Miss = 64, Miss_rate = 0.667, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 86, Miss = 58, Miss_rate = 0.674, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 63, Miss = 47, Miss_rate = 0.746, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 103, Miss = 72, Miss_rate = 0.699, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 81, Miss = 59, Miss_rate = 0.728, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 68, Miss = 48, Miss_rate = 0.706, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 128, Miss = 89, Miss_rate = 0.695, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 138, Miss = 97, Miss_rate = 0.703, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 100, Miss = 67, Miss_rate = 0.670, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 116, Miss = 80, Miss_rate = 0.690, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 154, Miss = 101, Miss_rate = 0.656, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 110, Miss = 78, Miss_rate = 0.709, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[12]: Access = 108, Miss = 78, Miss_rate = 0.722, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[13]: Access = 111, Miss = 80, Miss_rate = 0.721, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[14]: Access = 84, Miss = 61, Miss_rate = 0.726, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[15]: Access = 106, Miss = 72, Miss_rate = 0.679, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[16]: Access = 111, Miss = 79, Miss_rate = 0.712, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[17]: Access = 119, Miss = 84, Miss_rate = 0.706, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[18]: Access = 124, Miss = 88, Miss_rate = 0.710, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[19]: Access = 106, Miss = 75, Miss_rate = 0.708, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[20]: Access = 109, Miss = 75, Miss_rate = 0.688, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[21]: Access = 65, Miss = 45, Miss_rate = 0.692, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[22]: Access = 115, Miss = 75, Miss_rate = 0.652, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[23]: Access = 104, Miss = 75, Miss_rate = 0.721, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[24]: Access = 83, Miss = 59, Miss_rate = 0.711, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[25]: Access = 148, Miss = 105, Miss_rate = 0.709, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[26]: Access = 145, Miss = 103, Miss_rate = 0.710, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[27]: Access = 149, Miss = 100, Miss_rate = 0.671, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[28]: Access = 132, Miss = 84, Miss_rate = 0.636, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[29]: Access = 96, Miss = 68, Miss_rate = 0.708, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[30]: Access = 160, Miss = 113, Miss_rate = 0.706, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[31]: Access = 127, Miss = 89, Miss_rate = 0.701, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 3545
L2_total_cache_misses = 2468
L2_total_cache_miss_rate = 0.6962
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 591
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 330
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 1185
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 486
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 191
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 762
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 2106
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 1439
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.000
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=7104
icnt_total_pkts_simt_to_mem=7104
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 7104
Req_Network_cycles = 138234
Req_Network_injected_packets_per_cycle =       0.0514 
Req_Network_conflicts_per_cycle =       0.0016
Req_Network_conflicts_per_cycle_util =       0.0804
Req_Bank_Level_Parallism =       2.5600
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.0001
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0008

Reply_Network_injected_packets_num = 7104
Reply_Network_cycles = 138234
Reply_Network_injected_packets_per_cycle =        0.0514
Reply_Network_conflicts_per_cycle =        0.0015
Reply_Network_conflicts_per_cycle_util =       0.0592
Reply_Bank_Level_Parallism =       1.9744
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.0000
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0011
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 16 sec (16 sec)
gpgpu_simulation_rate = 29496 (inst/sec)
gpgpu_simulation_rate = 8639 (cycle/sec)
gpgpu_silicon_slowdown = 131033x
GPGPU-Sim: *** simulation thread exiting ***
GPGPU-Sim: *** exit detected ***

