TimeQuest Timing Analyzer report for pipelined_computer
Wed Jun 15 20:16:17 2016
Quartus II 64-Bit Version 13.0.0 Build 156 04/24/2013 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow Model Fmax Summary
  6. Slow Model Setup Summary
  7. Slow Model Hold Summary
  8. Slow Model Recovery Summary
  9. Slow Model Removal Summary
 10. Slow Model Minimum Pulse Width Summary
 11. Slow Model Setup: 'clock'
 12. Slow Model Setup: 'pipelined_computer_original:PCO|pipeemreg:em_reg|malu[3]'
 13. Slow Model Hold: 'clock'
 14. Slow Model Hold: 'pipelined_computer_original:PCO|pipeemreg:em_reg|malu[3]'
 15. Slow Model Minimum Pulse Width: 'clock'
 16. Slow Model Minimum Pulse Width: 'pipelined_computer_original:PCO|pipeemreg:em_reg|malu[3]'
 17. Setup Times
 18. Hold Times
 19. Clock to Output Times
 20. Minimum Clock to Output Times
 21. Fast Model Setup Summary
 22. Fast Model Hold Summary
 23. Fast Model Recovery Summary
 24. Fast Model Removal Summary
 25. Fast Model Minimum Pulse Width Summary
 26. Fast Model Setup: 'clock'
 27. Fast Model Setup: 'pipelined_computer_original:PCO|pipeemreg:em_reg|malu[3]'
 28. Fast Model Hold: 'clock'
 29. Fast Model Hold: 'pipelined_computer_original:PCO|pipeemreg:em_reg|malu[3]'
 30. Fast Model Minimum Pulse Width: 'clock'
 31. Fast Model Minimum Pulse Width: 'pipelined_computer_original:PCO|pipeemreg:em_reg|malu[3]'
 32. Setup Times
 33. Hold Times
 34. Clock to Output Times
 35. Minimum Clock to Output Times
 36. Multicorner Timing Analysis Summary
 37. Setup Times
 38. Hold Times
 39. Clock to Output Times
 40. Minimum Clock to Output Times
 41. Setup Transfers
 42. Hold Transfers
 43. Report TCCS
 44. Report RSKM
 45. Unconstrained Paths
 46. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                       ;
+--------------------+----------------------------------------------------+
; Quartus II Version ; Version 13.0.0 Build 156 04/24/2013 SJ Web Edition ;
; Revision Name      ; pipelined_computer                                 ;
; Device Family      ; Cyclone II                                         ;
; Device Name        ; EP2C35F672C6                                       ;
; Timing Models      ; Final                                              ;
; Delay Model        ; Combined                                           ;
; Rise/Fall Delays   ; Unavailable                                        ;
+--------------------+----------------------------------------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 4      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                             ;
+----------------------------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+--------------------------------------------------------------+
; Clock Name                                               ; Type ; Period ; Frequency  ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets                                                      ;
+----------------------------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+--------------------------------------------------------------+
; clock                                                    ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { clock }                                                    ;
; pipelined_computer_original:PCO|pipeemreg:em_reg|malu[3] ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { pipelined_computer_original:PCO|pipeemreg:em_reg|malu[3] } ;
+----------------------------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+--------------------------------------------------------------+


+-------------------------------------------------+
; Slow Model Fmax Summary                         ;
+-----------+-----------------+------------+------+
; Fmax      ; Restricted Fmax ; Clock Name ; Note ;
+-----------+-----------------+------------+------+
; 43.09 MHz ; 43.09 MHz       ; clock      ;      ;
+-----------+-----------------+------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+------------------------------------------------------------------------------------+
; Slow Model Setup Summary                                                           ;
+----------------------------------------------------------+---------+---------------+
; Clock                                                    ; Slack   ; End Point TNS ;
+----------------------------------------------------------+---------+---------------+
; clock                                                    ; -17.749 ; -7119.287     ;
; pipelined_computer_original:PCO|pipeemreg:em_reg|malu[3] ; 0.422   ; 0.000         ;
+----------------------------------------------------------+---------+---------------+


+-----------------------------------------------------------------------------------+
; Slow Model Hold Summary                                                           ;
+----------------------------------------------------------+--------+---------------+
; Clock                                                    ; Slack  ; End Point TNS ;
+----------------------------------------------------------+--------+---------------+
; clock                                                    ; -2.256 ; -17.495       ;
; pipelined_computer_original:PCO|pipeemreg:em_reg|malu[3] ; -0.947 ; -4.189        ;
+----------------------------------------------------------+--------+---------------+


-------------------------------
; Slow Model Recovery Summary ;
-------------------------------
No paths to report.


------------------------------
; Slow Model Removal Summary ;
------------------------------
No paths to report.


+-----------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width Summary                                            ;
+----------------------------------------------------------+--------+---------------+
; Clock                                                    ; Slack  ; End Point TNS ;
+----------------------------------------------------------+--------+---------------+
; clock                                                    ; -2.000 ; -1787.456     ;
; pipelined_computer_original:PCO|pipeemreg:em_reg|malu[3] ; 0.500  ; 0.000         ;
+----------------------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'clock'                                                                                                                                                                          ;
+---------+---------------------------------------------------------+----------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack   ; From Node                                               ; To Node                                                  ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+---------+---------------------------------------------------------+----------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -17.749 ; pipelined_computer_original:PCO|pipedereg:de_reg|ea[1]  ; pipelined_computer_original:PCO|pipeir:inst_reg|inst[13] ; clock        ; clock       ; 1.000        ; -0.001     ; 18.784     ;
; -17.749 ; pipelined_computer_original:PCO|pipedereg:de_reg|ea[1]  ; pipelined_computer_original:PCO|pipeir:inst_reg|dpc4[12] ; clock        ; clock       ; 1.000        ; -0.001     ; 18.784     ;
; -17.749 ; pipelined_computer_original:PCO|pipedereg:de_reg|ea[1]  ; pipelined_computer_original:PCO|pipeir:inst_reg|dpc4[13] ; clock        ; clock       ; 1.000        ; -0.001     ; 18.784     ;
; -17.749 ; pipelined_computer_original:PCO|pipedereg:de_reg|ea[1]  ; pipelined_computer_original:PCO|pipeir:inst_reg|dpc4[14] ; clock        ; clock       ; 1.000        ; -0.001     ; 18.784     ;
; -17.749 ; pipelined_computer_original:PCO|pipedereg:de_reg|ea[1]  ; pipelined_computer_original:PCO|pipeir:inst_reg|dpc4[15] ; clock        ; clock       ; 1.000        ; -0.001     ; 18.784     ;
; -17.749 ; pipelined_computer_original:PCO|pipedereg:de_reg|ea[1]  ; pipelined_computer_original:PCO|pipeir:inst_reg|dpc4[4]  ; clock        ; clock       ; 1.000        ; -0.001     ; 18.784     ;
; -17.742 ; pipelined_computer_original:PCO|pipedereg:de_reg|ea[1]  ; pipelined_computer_original:PCO|pipeir:inst_reg|inst[22] ; clock        ; clock       ; 1.000        ; -0.006     ; 18.772     ;
; -17.742 ; pipelined_computer_original:PCO|pipedereg:de_reg|ea[1]  ; pipelined_computer_original:PCO|pipeir:inst_reg|dpc4[24] ; clock        ; clock       ; 1.000        ; -0.006     ; 18.772     ;
; -17.742 ; pipelined_computer_original:PCO|pipedereg:de_reg|ea[1]  ; pipelined_computer_original:PCO|pipeir:inst_reg|dpc4[31] ; clock        ; clock       ; 1.000        ; -0.006     ; 18.772     ;
; -17.738 ; pipelined_computer_original:PCO|pipedereg:de_reg|ea[1]  ; pipelined_computer_original:PCO|pipeir:inst_reg|inst[30] ; clock        ; clock       ; 1.000        ; -0.002     ; 18.772     ;
; -17.738 ; pipelined_computer_original:PCO|pipedereg:de_reg|ea[1]  ; pipelined_computer_original:PCO|pipeir:inst_reg|inst[9]  ; clock        ; clock       ; 1.000        ; -0.002     ; 18.772     ;
; -17.738 ; pipelined_computer_original:PCO|pipedereg:de_reg|ea[1]  ; pipelined_computer_original:PCO|pipeir:inst_reg|dpc4[11] ; clock        ; clock       ; 1.000        ; -0.002     ; 18.772     ;
; -17.738 ; pipelined_computer_original:PCO|pipedereg:de_reg|ea[1]  ; pipelined_computer_original:PCO|pipeir:inst_reg|dpc4[28] ; clock        ; clock       ; 1.000        ; -0.002     ; 18.772     ;
; -17.706 ; pipelined_computer_original:PCO|pipedereg:de_reg|ea[1]  ; pipelined_computer_original:PCO|pipeir:inst_reg|inst[31] ; clock        ; clock       ; 1.000        ; -0.002     ; 18.740     ;
; -17.706 ; pipelined_computer_original:PCO|pipedereg:de_reg|ea[1]  ; pipelined_computer_original:PCO|pipeir:inst_reg|inst[25] ; clock        ; clock       ; 1.000        ; -0.002     ; 18.740     ;
; -17.706 ; pipelined_computer_original:PCO|pipedereg:de_reg|ea[1]  ; pipelined_computer_original:PCO|pipeir:inst_reg|inst[16] ; clock        ; clock       ; 1.000        ; -0.002     ; 18.740     ;
; -17.706 ; pipelined_computer_original:PCO|pipedereg:de_reg|ea[1]  ; pipelined_computer_original:PCO|pipeir:inst_reg|inst[11] ; clock        ; clock       ; 1.000        ; -0.002     ; 18.740     ;
; -17.693 ; pipelined_computer_original:PCO|pipedereg:de_reg|ea[1]  ; pipelined_computer_original:PCO|pipeir:inst_reg|inst[21] ; clock        ; clock       ; 1.000        ; 0.002      ; 18.731     ;
; -17.693 ; pipelined_computer_original:PCO|pipedereg:de_reg|ea[1]  ; pipelined_computer_original:PCO|pipeir:inst_reg|inst[20] ; clock        ; clock       ; 1.000        ; 0.002      ; 18.731     ;
; -17.693 ; pipelined_computer_original:PCO|pipedereg:de_reg|ea[1]  ; pipelined_computer_original:PCO|pipeir:inst_reg|dpc4[21] ; clock        ; clock       ; 1.000        ; 0.002      ; 18.731     ;
; -17.693 ; pipelined_computer_original:PCO|pipedereg:de_reg|ea[1]  ; pipelined_computer_original:PCO|pipeir:inst_reg|dpc4[22] ; clock        ; clock       ; 1.000        ; 0.002      ; 18.731     ;
; -17.693 ; pipelined_computer_original:PCO|pipedereg:de_reg|ea[1]  ; pipelined_computer_original:PCO|pipeir:inst_reg|dpc4[23] ; clock        ; clock       ; 1.000        ; 0.002      ; 18.731     ;
; -17.670 ; pipelined_computer_original:PCO|pipedereg:de_reg|ea[1]  ; pipelined_computer_original:PCO|pipeir:inst_reg|inst[2]  ; clock        ; clock       ; 1.000        ; 0.003      ; 18.709     ;
; -17.670 ; pipelined_computer_original:PCO|pipedereg:de_reg|ea[1]  ; pipelined_computer_original:PCO|pipeir:inst_reg|inst[8]  ; clock        ; clock       ; 1.000        ; 0.003      ; 18.709     ;
; -17.670 ; pipelined_computer_original:PCO|pipedereg:de_reg|ea[1]  ; pipelined_computer_original:PCO|pipeir:inst_reg|inst[6]  ; clock        ; clock       ; 1.000        ; 0.003      ; 18.709     ;
; -17.670 ; pipelined_computer_original:PCO|pipedereg:de_reg|ea[1]  ; pipelined_computer_original:PCO|pipeir:inst_reg|inst[7]  ; clock        ; clock       ; 1.000        ; 0.003      ; 18.709     ;
; -17.670 ; pipelined_computer_original:PCO|pipedereg:de_reg|ea[1]  ; pipelined_computer_original:PCO|pipeir:inst_reg|dpc4[8]  ; clock        ; clock       ; 1.000        ; 0.003      ; 18.709     ;
; -17.670 ; pipelined_computer_original:PCO|pipedereg:de_reg|ea[1]  ; pipelined_computer_original:PCO|pipeir:inst_reg|dpc4[9]  ; clock        ; clock       ; 1.000        ; 0.003      ; 18.709     ;
; -17.670 ; pipelined_computer_original:PCO|pipedereg:de_reg|ea[1]  ; pipelined_computer_original:PCO|pipeir:inst_reg|dpc4[10] ; clock        ; clock       ; 1.000        ; 0.003      ; 18.709     ;
; -17.670 ; pipelined_computer_original:PCO|pipedereg:de_reg|ea[1]  ; pipelined_computer_original:PCO|pipeir:inst_reg|dpc4[18] ; clock        ; clock       ; 1.000        ; 0.003      ; 18.709     ;
; -17.623 ; pipelined_computer_original:PCO|pipedereg:de_reg|ea[1]  ; pipelined_computer_original:PCO|pipepc:prog_cnt|pc[1]    ; clock        ; clock       ; 1.000        ; 0.005      ; 18.664     ;
; -17.623 ; pipelined_computer_original:PCO|pipedereg:de_reg|ea[1]  ; pipelined_computer_original:PCO|pipepc:prog_cnt|pc[0]    ; clock        ; clock       ; 1.000        ; 0.005      ; 18.664     ;
; -17.444 ; pipelined_computer_original:PCO|pipedereg:de_reg|ea[1]  ; pipelined_computer_original:PCO|pipeir:inst_reg|inst[19] ; clock        ; clock       ; 1.000        ; 0.005      ; 18.485     ;
; -17.444 ; pipelined_computer_original:PCO|pipedereg:de_reg|ea[1]  ; pipelined_computer_original:PCO|pipeir:inst_reg|inst[5]  ; clock        ; clock       ; 1.000        ; 0.005      ; 18.485     ;
; -17.444 ; pipelined_computer_original:PCO|pipedereg:de_reg|ea[1]  ; pipelined_computer_original:PCO|pipeir:inst_reg|inst[0]  ; clock        ; clock       ; 1.000        ; 0.005      ; 18.485     ;
; -17.444 ; pipelined_computer_original:PCO|pipedereg:de_reg|ea[1]  ; pipelined_computer_original:PCO|pipeir:inst_reg|inst[3]  ; clock        ; clock       ; 1.000        ; 0.005      ; 18.485     ;
; -17.444 ; pipelined_computer_original:PCO|pipedereg:de_reg|ea[1]  ; pipelined_computer_original:PCO|pipeir:inst_reg|dpc4[7]  ; clock        ; clock       ; 1.000        ; 0.005      ; 18.485     ;
; -17.444 ; pipelined_computer_original:PCO|pipedereg:de_reg|ea[1]  ; pipelined_computer_original:PCO|pipeir:inst_reg|inst[12] ; clock        ; clock       ; 1.000        ; 0.005      ; 18.485     ;
; -17.444 ; pipelined_computer_original:PCO|pipedereg:de_reg|ea[1]  ; pipelined_computer_original:PCO|pipeir:inst_reg|dpc4[1]  ; clock        ; clock       ; 1.000        ; 0.005      ; 18.485     ;
; -17.444 ; pipelined_computer_original:PCO|pipedereg:de_reg|ea[1]  ; pipelined_computer_original:PCO|pipeir:inst_reg|dpc4[0]  ; clock        ; clock       ; 1.000        ; 0.005      ; 18.485     ;
; -17.441 ; pipelined_computer_original:PCO|pipedereg:de_reg|ea[1]  ; pipelined_computer_original:PCO|pipeir:inst_reg|inst[18] ; clock        ; clock       ; 1.000        ; 0.003      ; 18.480     ;
; -17.441 ; pipelined_computer_original:PCO|pipedereg:de_reg|ea[1]  ; pipelined_computer_original:PCO|pipeir:inst_reg|inst[15] ; clock        ; clock       ; 1.000        ; 0.003      ; 18.480     ;
; -17.441 ; pipelined_computer_original:PCO|pipedereg:de_reg|ea[1]  ; pipelined_computer_original:PCO|pipeir:inst_reg|inst[17] ; clock        ; clock       ; 1.000        ; 0.003      ; 18.480     ;
; -17.441 ; pipelined_computer_original:PCO|pipedereg:de_reg|ea[1]  ; pipelined_computer_original:PCO|pipeir:inst_reg|dpc4[16] ; clock        ; clock       ; 1.000        ; 0.003      ; 18.480     ;
; -17.441 ; pipelined_computer_original:PCO|pipedereg:de_reg|ea[1]  ; pipelined_computer_original:PCO|pipeir:inst_reg|dpc4[17] ; clock        ; clock       ; 1.000        ; 0.003      ; 18.480     ;
; -17.441 ; pipelined_computer_original:PCO|pipedereg:de_reg|ea[1]  ; pipelined_computer_original:PCO|pipeir:inst_reg|dpc4[19] ; clock        ; clock       ; 1.000        ; 0.003      ; 18.480     ;
; -17.441 ; pipelined_computer_original:PCO|pipedereg:de_reg|ea[1]  ; pipelined_computer_original:PCO|pipeir:inst_reg|dpc4[20] ; clock        ; clock       ; 1.000        ; 0.003      ; 18.480     ;
; -17.441 ; pipelined_computer_original:PCO|pipedereg:de_reg|ea[1]  ; pipelined_computer_original:PCO|pipeir:inst_reg|inst[1]  ; clock        ; clock       ; 1.000        ; 0.003      ; 18.480     ;
; -17.317 ; pipelined_computer_original:PCO|pipedereg:de_reg|ea[1]  ; pipelined_computer_original:PCO|pipepc:prog_cnt|pc[13]   ; clock        ; clock       ; 1.000        ; -0.001     ; 18.352     ;
; -17.307 ; pipelined_computer_original:PCO|pipedereg:de_reg|ea[1]  ; pipelined_computer_original:PCO|pipepc:prog_cnt|pc[12]   ; clock        ; clock       ; 1.000        ; -0.001     ; 18.342     ;
; -17.306 ; pipelined_computer_original:PCO|pipedereg:de_reg|ea[1]  ; pipelined_computer_original:PCO|pipepc:prog_cnt|pc[15]   ; clock        ; clock       ; 1.000        ; -0.001     ; 18.341     ;
; -17.304 ; pipelined_computer_original:PCO|pipedereg:de_reg|ea[1]  ; pipelined_computer_original:PCO|pipepc:prog_cnt|pc[2]    ; clock        ; clock       ; 1.000        ; -0.001     ; 18.339     ;
; -17.298 ; pipelined_computer_original:PCO|pipedereg:de_reg|ea[1]  ; pipelined_computer_original:PCO|pipepc:prog_cnt|pc[4]    ; clock        ; clock       ; 1.000        ; -0.001     ; 18.333     ;
; -17.273 ; pipelined_computer_original:PCO|pipedereg:de_reg|eshift ; pipelined_computer_original:PCO|pipeir:inst_reg|inst[13] ; clock        ; clock       ; 1.000        ; -0.011     ; 18.298     ;
; -17.273 ; pipelined_computer_original:PCO|pipedereg:de_reg|eshift ; pipelined_computer_original:PCO|pipeir:inst_reg|dpc4[12] ; clock        ; clock       ; 1.000        ; -0.011     ; 18.298     ;
; -17.273 ; pipelined_computer_original:PCO|pipedereg:de_reg|eshift ; pipelined_computer_original:PCO|pipeir:inst_reg|dpc4[13] ; clock        ; clock       ; 1.000        ; -0.011     ; 18.298     ;
; -17.273 ; pipelined_computer_original:PCO|pipedereg:de_reg|eshift ; pipelined_computer_original:PCO|pipeir:inst_reg|dpc4[14] ; clock        ; clock       ; 1.000        ; -0.011     ; 18.298     ;
; -17.273 ; pipelined_computer_original:PCO|pipedereg:de_reg|eshift ; pipelined_computer_original:PCO|pipeir:inst_reg|dpc4[15] ; clock        ; clock       ; 1.000        ; -0.011     ; 18.298     ;
; -17.273 ; pipelined_computer_original:PCO|pipedereg:de_reg|eshift ; pipelined_computer_original:PCO|pipeir:inst_reg|dpc4[4]  ; clock        ; clock       ; 1.000        ; -0.011     ; 18.298     ;
; -17.266 ; pipelined_computer_original:PCO|pipedereg:de_reg|eshift ; pipelined_computer_original:PCO|pipeir:inst_reg|inst[22] ; clock        ; clock       ; 1.000        ; -0.016     ; 18.286     ;
; -17.266 ; pipelined_computer_original:PCO|pipedereg:de_reg|eshift ; pipelined_computer_original:PCO|pipeir:inst_reg|dpc4[24] ; clock        ; clock       ; 1.000        ; -0.016     ; 18.286     ;
; -17.266 ; pipelined_computer_original:PCO|pipedereg:de_reg|eshift ; pipelined_computer_original:PCO|pipeir:inst_reg|dpc4[31] ; clock        ; clock       ; 1.000        ; -0.016     ; 18.286     ;
; -17.262 ; pipelined_computer_original:PCO|pipedereg:de_reg|eshift ; pipelined_computer_original:PCO|pipeir:inst_reg|inst[30] ; clock        ; clock       ; 1.000        ; -0.012     ; 18.286     ;
; -17.262 ; pipelined_computer_original:PCO|pipedereg:de_reg|eshift ; pipelined_computer_original:PCO|pipeir:inst_reg|inst[9]  ; clock        ; clock       ; 1.000        ; -0.012     ; 18.286     ;
; -17.262 ; pipelined_computer_original:PCO|pipedereg:de_reg|eshift ; pipelined_computer_original:PCO|pipeir:inst_reg|dpc4[11] ; clock        ; clock       ; 1.000        ; -0.012     ; 18.286     ;
; -17.262 ; pipelined_computer_original:PCO|pipedereg:de_reg|eshift ; pipelined_computer_original:PCO|pipeir:inst_reg|dpc4[28] ; clock        ; clock       ; 1.000        ; -0.012     ; 18.286     ;
; -17.249 ; pipelined_computer_original:PCO|pipedereg:de_reg|ea[1]  ; pipelined_computer_original:PCO|pipeir:inst_reg|inst[14] ; clock        ; clock       ; 1.000        ; 0.003      ; 18.288     ;
; -17.249 ; pipelined_computer_original:PCO|pipedereg:de_reg|ea[1]  ; pipelined_computer_original:PCO|pipeir:inst_reg|inst[23] ; clock        ; clock       ; 1.000        ; 0.003      ; 18.288     ;
; -17.249 ; pipelined_computer_original:PCO|pipedereg:de_reg|ea[1]  ; pipelined_computer_original:PCO|pipeir:inst_reg|inst[24] ; clock        ; clock       ; 1.000        ; 0.003      ; 18.288     ;
; -17.249 ; pipelined_computer_original:PCO|pipedereg:de_reg|ea[1]  ; pipelined_computer_original:PCO|pipeir:inst_reg|inst[4]  ; clock        ; clock       ; 1.000        ; 0.003      ; 18.288     ;
; -17.249 ; pipelined_computer_original:PCO|pipedereg:de_reg|ea[1]  ; pipelined_computer_original:PCO|pipeir:inst_reg|dpc4[3]  ; clock        ; clock       ; 1.000        ; 0.003      ; 18.288     ;
; -17.249 ; pipelined_computer_original:PCO|pipedereg:de_reg|ea[1]  ; pipelined_computer_original:PCO|pipeir:inst_reg|inst[10] ; clock        ; clock       ; 1.000        ; 0.003      ; 18.288     ;
; -17.249 ; pipelined_computer_original:PCO|pipedereg:de_reg|ea[1]  ; pipelined_computer_original:PCO|pipeir:inst_reg|dpc4[5]  ; clock        ; clock       ; 1.000        ; 0.003      ; 18.288     ;
; -17.249 ; pipelined_computer_original:PCO|pipedereg:de_reg|ea[1]  ; pipelined_computer_original:PCO|pipeir:inst_reg|dpc4[6]  ; clock        ; clock       ; 1.000        ; 0.003      ; 18.288     ;
; -17.249 ; pipelined_computer_original:PCO|pipedereg:de_reg|ea[1]  ; pipelined_computer_original:PCO|pipeir:inst_reg|dpc4[25] ; clock        ; clock       ; 1.000        ; 0.003      ; 18.288     ;
; -17.249 ; pipelined_computer_original:PCO|pipedereg:de_reg|ea[1]  ; pipelined_computer_original:PCO|pipeir:inst_reg|dpc4[26] ; clock        ; clock       ; 1.000        ; 0.003      ; 18.288     ;
; -17.249 ; pipelined_computer_original:PCO|pipedereg:de_reg|ea[1]  ; pipelined_computer_original:PCO|pipeir:inst_reg|dpc4[27] ; clock        ; clock       ; 1.000        ; 0.003      ; 18.288     ;
; -17.249 ; pipelined_computer_original:PCO|pipedereg:de_reg|ea[1]  ; pipelined_computer_original:PCO|pipeir:inst_reg|dpc4[29] ; clock        ; clock       ; 1.000        ; 0.003      ; 18.288     ;
; -17.249 ; pipelined_computer_original:PCO|pipedereg:de_reg|ea[1]  ; pipelined_computer_original:PCO|pipeir:inst_reg|dpc4[30] ; clock        ; clock       ; 1.000        ; 0.003      ; 18.288     ;
; -17.249 ; pipelined_computer_original:PCO|pipedereg:de_reg|ea[1]  ; pipelined_computer_original:PCO|pipeir:inst_reg|dpc4[2]  ; clock        ; clock       ; 1.000        ; 0.003      ; 18.288     ;
; -17.247 ; pipelined_computer_original:PCO|pipedereg:de_reg|ea[2]  ; pipelined_computer_original:PCO|pipeir:inst_reg|inst[13] ; clock        ; clock       ; 1.000        ; -0.006     ; 18.277     ;
; -17.247 ; pipelined_computer_original:PCO|pipedereg:de_reg|ea[2]  ; pipelined_computer_original:PCO|pipeir:inst_reg|dpc4[12] ; clock        ; clock       ; 1.000        ; -0.006     ; 18.277     ;
; -17.247 ; pipelined_computer_original:PCO|pipedereg:de_reg|ea[2]  ; pipelined_computer_original:PCO|pipeir:inst_reg|dpc4[13] ; clock        ; clock       ; 1.000        ; -0.006     ; 18.277     ;
; -17.247 ; pipelined_computer_original:PCO|pipedereg:de_reg|ea[2]  ; pipelined_computer_original:PCO|pipeir:inst_reg|dpc4[14] ; clock        ; clock       ; 1.000        ; -0.006     ; 18.277     ;
; -17.247 ; pipelined_computer_original:PCO|pipedereg:de_reg|ea[2]  ; pipelined_computer_original:PCO|pipeir:inst_reg|dpc4[15] ; clock        ; clock       ; 1.000        ; -0.006     ; 18.277     ;
; -17.247 ; pipelined_computer_original:PCO|pipedereg:de_reg|ea[2]  ; pipelined_computer_original:PCO|pipeir:inst_reg|dpc4[4]  ; clock        ; clock       ; 1.000        ; -0.006     ; 18.277     ;
; -17.240 ; pipelined_computer_original:PCO|pipedereg:de_reg|ea[2]  ; pipelined_computer_original:PCO|pipeir:inst_reg|inst[22] ; clock        ; clock       ; 1.000        ; -0.011     ; 18.265     ;
; -17.240 ; pipelined_computer_original:PCO|pipedereg:de_reg|ea[2]  ; pipelined_computer_original:PCO|pipeir:inst_reg|dpc4[24] ; clock        ; clock       ; 1.000        ; -0.011     ; 18.265     ;
; -17.240 ; pipelined_computer_original:PCO|pipedereg:de_reg|ea[2]  ; pipelined_computer_original:PCO|pipeir:inst_reg|dpc4[31] ; clock        ; clock       ; 1.000        ; -0.011     ; 18.265     ;
; -17.236 ; pipelined_computer_original:PCO|pipedereg:de_reg|ea[2]  ; pipelined_computer_original:PCO|pipeir:inst_reg|inst[30] ; clock        ; clock       ; 1.000        ; -0.007     ; 18.265     ;
; -17.236 ; pipelined_computer_original:PCO|pipedereg:de_reg|ea[2]  ; pipelined_computer_original:PCO|pipeir:inst_reg|inst[9]  ; clock        ; clock       ; 1.000        ; -0.007     ; 18.265     ;
; -17.236 ; pipelined_computer_original:PCO|pipedereg:de_reg|ea[2]  ; pipelined_computer_original:PCO|pipeir:inst_reg|dpc4[11] ; clock        ; clock       ; 1.000        ; -0.007     ; 18.265     ;
; -17.236 ; pipelined_computer_original:PCO|pipedereg:de_reg|ea[2]  ; pipelined_computer_original:PCO|pipeir:inst_reg|dpc4[28] ; clock        ; clock       ; 1.000        ; -0.007     ; 18.265     ;
; -17.230 ; pipelined_computer_original:PCO|pipedereg:de_reg|eshift ; pipelined_computer_original:PCO|pipeir:inst_reg|inst[31] ; clock        ; clock       ; 1.000        ; -0.012     ; 18.254     ;
; -17.230 ; pipelined_computer_original:PCO|pipedereg:de_reg|eshift ; pipelined_computer_original:PCO|pipeir:inst_reg|inst[25] ; clock        ; clock       ; 1.000        ; -0.012     ; 18.254     ;
; -17.230 ; pipelined_computer_original:PCO|pipedereg:de_reg|eshift ; pipelined_computer_original:PCO|pipeir:inst_reg|inst[16] ; clock        ; clock       ; 1.000        ; -0.012     ; 18.254     ;
; -17.230 ; pipelined_computer_original:PCO|pipedereg:de_reg|eshift ; pipelined_computer_original:PCO|pipeir:inst_reg|inst[11] ; clock        ; clock       ; 1.000        ; -0.012     ; 18.254     ;
; -17.217 ; pipelined_computer_original:PCO|pipedereg:de_reg|eshift ; pipelined_computer_original:PCO|pipeir:inst_reg|inst[21] ; clock        ; clock       ; 1.000        ; -0.008     ; 18.245     ;
; -17.217 ; pipelined_computer_original:PCO|pipedereg:de_reg|eshift ; pipelined_computer_original:PCO|pipeir:inst_reg|inst[20] ; clock        ; clock       ; 1.000        ; -0.008     ; 18.245     ;
; -17.217 ; pipelined_computer_original:PCO|pipedereg:de_reg|eshift ; pipelined_computer_original:PCO|pipeir:inst_reg|dpc4[21] ; clock        ; clock       ; 1.000        ; -0.008     ; 18.245     ;
+---------+---------------------------------------------------------+----------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'pipelined_computer_original:PCO|pipeemreg:em_reg|malu[3]'                                                                                                                                                                                                                                                           ;
+-------+------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------+--------------+----------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                ; To Node                                                                                                          ; Launch Clock ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------+--------------+----------------------------------------------------------+--------------+------------+------------+
; 0.422 ; pipelined_computer_original:PCO|pipeemreg:em_reg|malu[2]                                 ; pipelined_computer_original:PCO|pipemem:mem_stage|io_input_reg:io_input_regx2|io_input_mux:io_input_mux2x32|y[1] ; clock        ; pipelined_computer_original:PCO|pipeemreg:em_reg|malu[3] ; 1.000        ; 2.203      ; 1.829      ;
; 0.464 ; pipelined_computer_original:PCO|pipemem:mem_stage|io_input_reg:io_input_regx2|in_reg1[0] ; pipelined_computer_original:PCO|pipemem:mem_stage|io_input_reg:io_input_regx2|io_input_mux:io_input_mux2x32|y[0] ; clock        ; pipelined_computer_original:PCO|pipeemreg:em_reg|malu[3] ; 0.500        ; 2.320      ; 1.100      ;
; 0.482 ; pipelined_computer_original:PCO|pipeemreg:em_reg|malu[2]                                 ; pipelined_computer_original:PCO|pipemem:mem_stage|io_input_reg:io_input_regx2|io_input_mux:io_input_mux2x32|y[4] ; clock        ; pipelined_computer_original:PCO|pipeemreg:em_reg|malu[3] ; 1.000        ; 2.210      ; 1.780      ;
; 0.594 ; pipelined_computer_original:PCO|pipemem:mem_stage|io_input_reg:io_input_regx2|in_reg0[0] ; pipelined_computer_original:PCO|pipemem:mem_stage|io_input_reg:io_input_regx2|io_input_mux:io_input_mux2x32|y[0] ; clock        ; pipelined_computer_original:PCO|pipeemreg:em_reg|malu[3] ; 0.500        ; 2.320      ; 0.970      ;
; 0.635 ; pipelined_computer_original:PCO|pipemem:mem_stage|io_input_reg:io_input_regx2|in_reg1[2] ; pipelined_computer_original:PCO|pipemem:mem_stage|io_input_reg:io_input_regx2|io_input_mux:io_input_mux2x32|y[2] ; clock        ; pipelined_computer_original:PCO|pipeemreg:em_reg|malu[3] ; 0.500        ; 2.337      ; 1.106      ;
; 0.652 ; pipelined_computer_original:PCO|pipemem:mem_stage|io_input_reg:io_input_regx2|in_reg1[1] ; pipelined_computer_original:PCO|pipemem:mem_stage|io_input_reg:io_input_regx2|io_input_mux:io_input_mux2x32|y[1] ; clock        ; pipelined_computer_original:PCO|pipeemreg:em_reg|malu[3] ; 0.500        ; 2.208      ; 1.104      ;
; 0.657 ; pipelined_computer_original:PCO|pipemem:mem_stage|io_input_reg:io_input_regx2|in_reg1[4] ; pipelined_computer_original:PCO|pipemem:mem_stage|io_input_reg:io_input_regx2|io_input_mux:io_input_mux2x32|y[4] ; clock        ; pipelined_computer_original:PCO|pipeemreg:em_reg|malu[3] ; 0.500        ; 2.208      ; 1.103      ;
; 0.672 ; pipelined_computer_original:PCO|pipemem:mem_stage|io_input_reg:io_input_regx2|in_reg1[3] ; pipelined_computer_original:PCO|pipemem:mem_stage|io_input_reg:io_input_regx2|io_input_mux:io_input_mux2x32|y[3] ; clock        ; pipelined_computer_original:PCO|pipeemreg:em_reg|malu[3] ; 0.500        ; 2.219      ; 1.099      ;
; 0.677 ; pipelined_computer_original:PCO|pipeemreg:em_reg|malu[2]                                 ; pipelined_computer_original:PCO|pipemem:mem_stage|io_input_reg:io_input_regx2|io_input_mux:io_input_mux2x32|y[0] ; clock        ; pipelined_computer_original:PCO|pipeemreg:em_reg|malu[3] ; 1.000        ; 2.320      ; 1.387      ;
; 0.768 ; pipelined_computer_original:PCO|pipemem:mem_stage|io_input_reg:io_input_regx2|in_reg0[2] ; pipelined_computer_original:PCO|pipemem:mem_stage|io_input_reg:io_input_regx2|io_input_mux:io_input_mux2x32|y[2] ; clock        ; pipelined_computer_original:PCO|pipeemreg:em_reg|malu[3] ; 0.500        ; 2.337      ; 0.973      ;
; 0.787 ; pipelined_computer_original:PCO|pipemem:mem_stage|io_input_reg:io_input_regx2|in_reg0[1] ; pipelined_computer_original:PCO|pipemem:mem_stage|io_input_reg:io_input_regx2|io_input_mux:io_input_mux2x32|y[1] ; clock        ; pipelined_computer_original:PCO|pipeemreg:em_reg|malu[3] ; 0.500        ; 2.208      ; 0.969      ;
; 0.790 ; pipelined_computer_original:PCO|pipemem:mem_stage|io_input_reg:io_input_regx2|in_reg0[4] ; pipelined_computer_original:PCO|pipemem:mem_stage|io_input_reg:io_input_regx2|io_input_mux:io_input_mux2x32|y[4] ; clock        ; pipelined_computer_original:PCO|pipeemreg:em_reg|malu[3] ; 0.500        ; 2.208      ; 0.970      ;
; 0.801 ; pipelined_computer_original:PCO|pipemem:mem_stage|io_input_reg:io_input_regx2|in_reg0[3] ; pipelined_computer_original:PCO|pipemem:mem_stage|io_input_reg:io_input_regx2|io_input_mux:io_input_mux2x32|y[3] ; clock        ; pipelined_computer_original:PCO|pipeemreg:em_reg|malu[3] ; 0.500        ; 2.219      ; 0.970      ;
; 0.851 ; pipelined_computer_original:PCO|pipeemreg:em_reg|malu[2]                                 ; pipelined_computer_original:PCO|pipemem:mem_stage|io_input_reg:io_input_regx2|io_input_mux:io_input_mux2x32|y[2] ; clock        ; pipelined_computer_original:PCO|pipeemreg:em_reg|malu[3] ; 1.000        ; 2.337      ; 1.390      ;
; 0.884 ; pipelined_computer_original:PCO|pipeemreg:em_reg|malu[2]                                 ; pipelined_computer_original:PCO|pipemem:mem_stage|io_input_reg:io_input_regx2|io_input_mux:io_input_mux2x32|y[3] ; clock        ; pipelined_computer_original:PCO|pipeemreg:em_reg|malu[3] ; 1.000        ; 2.219      ; 1.387      ;
+-------+------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------+--------------+----------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'clock'                                                                                                                                                                                                                                                                                                                                    ;
+--------+----------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                ; To Node                                                                                                                                                               ; Launch Clock                                             ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+-------------+--------------+------------+------------+
; -2.256 ; pipelined_computer_original:PCO|pipeemreg:em_reg|malu[3] ; pipelined_computer_original:PCO|pipedereg:de_reg|ea[3]                                                                                                                ; pipelined_computer_original:PCO|pipeemreg:em_reg|malu[3] ; clock       ; 0.000        ; 2.690      ; 0.950      ;
; -1.860 ; pipelined_computer_original:PCO|pipeemreg:em_reg|malu[3] ; pipelined_computer_original:PCO|pipedereg:de_reg|eb[3]                                                                                                                ; pipelined_computer_original:PCO|pipeemreg:em_reg|malu[3] ; clock       ; 0.000        ; 2.690      ; 1.346      ;
; -1.756 ; pipelined_computer_original:PCO|pipeemreg:em_reg|malu[3] ; pipelined_computer_original:PCO|pipedereg:de_reg|ea[3]                                                                                                                ; pipelined_computer_original:PCO|pipeemreg:em_reg|malu[3] ; clock       ; -0.500       ; 2.690      ; 0.950      ;
; -1.685 ; pipelined_computer_original:PCO|pipeemreg:em_reg|malu[3] ; pipelined_computer_original:PCO|pipemem:mem_stage|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_jsg1:auto_generated|ram_block1a8~porta_address_reg1 ; pipelined_computer_original:PCO|pipeemreg:em_reg|malu[3] ; clock       ; 0.000        ; 2.750      ; 1.549      ;
; -1.685 ; pipelined_computer_original:PCO|pipeemreg:em_reg|malu[3] ; pipelined_computer_original:PCO|pipemem:mem_stage|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_jsg1:auto_generated|ram_block1a0~porta_address_reg1 ; pipelined_computer_original:PCO|pipeemreg:em_reg|malu[3] ; clock       ; 0.000        ; 2.750      ; 1.549      ;
; -1.520 ; pipelined_computer_original:PCO|pipeemreg:em_reg|malu[3] ; pipelined_computer_original:PCO|pipemwreg:mw_reg|walu[3]                                                                                                              ; pipelined_computer_original:PCO|pipeemreg:em_reg|malu[3] ; clock       ; 0.000        ; 2.676      ; 1.672      ;
; -1.360 ; pipelined_computer_original:PCO|pipeemreg:em_reg|malu[3] ; pipelined_computer_original:PCO|pipedereg:de_reg|eb[3]                                                                                                                ; pipelined_computer_original:PCO|pipeemreg:em_reg|malu[3] ; clock       ; -0.500       ; 2.690      ; 1.346      ;
; -1.194 ; pipelined_computer_original:PCO|pipeemreg:em_reg|malu[3] ; pipelined_computer_original:PCO|pipepc:prog_cnt|pc[3]                                                                                                                 ; pipelined_computer_original:PCO|pipeemreg:em_reg|malu[3] ; clock       ; 0.000        ; 2.682      ; 2.004      ;
; -1.185 ; pipelined_computer_original:PCO|pipeemreg:em_reg|malu[3] ; pipelined_computer_original:PCO|pipemem:mem_stage|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_jsg1:auto_generated|ram_block1a8~porta_address_reg1 ; pipelined_computer_original:PCO|pipeemreg:em_reg|malu[3] ; clock       ; -0.500       ; 2.750      ; 1.549      ;
; -1.185 ; pipelined_computer_original:PCO|pipeemreg:em_reg|malu[3] ; pipelined_computer_original:PCO|pipemem:mem_stage|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_jsg1:auto_generated|ram_block1a0~porta_address_reg1 ; pipelined_computer_original:PCO|pipeemreg:em_reg|malu[3] ; clock       ; -0.500       ; 2.750      ; 1.549      ;
; -1.020 ; pipelined_computer_original:PCO|pipeemreg:em_reg|malu[3] ; pipelined_computer_original:PCO|pipemwreg:mw_reg|walu[3]                                                                                                              ; pipelined_computer_original:PCO|pipeemreg:em_reg|malu[3] ; clock       ; -0.500       ; 2.676      ; 1.672      ;
; -0.756 ; pipelined_computer_original:PCO|pipeemreg:em_reg|malu[3] ; pipelined_computer_original:PCO|pipemem:mem_stage|io_output_reg:io_output_regx3|out_port1[31]                                                                         ; pipelined_computer_original:PCO|pipeemreg:em_reg|malu[3] ; clock       ; 0.000        ; 2.690      ; 2.450      ;
; -0.694 ; pipelined_computer_original:PCO|pipeemreg:em_reg|malu[3] ; pipelined_computer_original:PCO|pipepc:prog_cnt|pc[3]                                                                                                                 ; pipelined_computer_original:PCO|pipeemreg:em_reg|malu[3] ; clock       ; -0.500       ; 2.682      ; 2.004      ;
; -0.350 ; pipelined_computer_original:PCO|pipeemreg:em_reg|malu[3] ; pipelined_computer_original:PCO|pipemem:mem_stage|io_output_reg:io_output_regx3|out_port2[10]                                                                         ; pipelined_computer_original:PCO|pipeemreg:em_reg|malu[3] ; clock       ; 0.000        ; 2.667      ; 2.833      ;
; -0.350 ; pipelined_computer_original:PCO|pipeemreg:em_reg|malu[3] ; pipelined_computer_original:PCO|pipemem:mem_stage|io_output_reg:io_output_regx3|out_port2[5]                                                                          ; pipelined_computer_original:PCO|pipeemreg:em_reg|malu[3] ; clock       ; 0.000        ; 2.667      ; 2.833      ;
; -0.350 ; pipelined_computer_original:PCO|pipeemreg:em_reg|malu[3] ; pipelined_computer_original:PCO|pipemem:mem_stage|io_output_reg:io_output_regx3|out_port2[0]                                                                          ; pipelined_computer_original:PCO|pipeemreg:em_reg|malu[3] ; clock       ; 0.000        ; 2.667      ; 2.833      ;
; -0.256 ; pipelined_computer_original:PCO|pipeemreg:em_reg|malu[3] ; pipelined_computer_original:PCO|pipemem:mem_stage|io_output_reg:io_output_regx3|out_port1[31]                                                                         ; pipelined_computer_original:PCO|pipeemreg:em_reg|malu[3] ; clock       ; -0.500       ; 2.690      ; 2.450      ;
; -0.229 ; pipelined_computer_original:PCO|pipeemreg:em_reg|malu[3] ; pipelined_computer_original:PCO|pipemem:mem_stage|io_output_reg:io_output_regx3|out_port2[28]                                                                         ; pipelined_computer_original:PCO|pipeemreg:em_reg|malu[3] ; clock       ; 0.000        ; 2.691      ; 2.978      ;
; -0.229 ; pipelined_computer_original:PCO|pipeemreg:em_reg|malu[3] ; pipelined_computer_original:PCO|pipemem:mem_stage|io_output_reg:io_output_regx3|out_port2[27]                                                                         ; pipelined_computer_original:PCO|pipeemreg:em_reg|malu[3] ; clock       ; 0.000        ; 2.691      ; 2.978      ;
; -0.229 ; pipelined_computer_original:PCO|pipeemreg:em_reg|malu[3] ; pipelined_computer_original:PCO|pipemem:mem_stage|io_output_reg:io_output_regx3|out_port2[26]                                                                         ; pipelined_computer_original:PCO|pipeemreg:em_reg|malu[3] ; clock       ; 0.000        ; 2.691      ; 2.978      ;
; -0.229 ; pipelined_computer_original:PCO|pipeemreg:em_reg|malu[3] ; pipelined_computer_original:PCO|pipemem:mem_stage|io_output_reg:io_output_regx3|out_port2[24]                                                                         ; pipelined_computer_original:PCO|pipeemreg:em_reg|malu[3] ; clock       ; 0.000        ; 2.691      ; 2.978      ;
; -0.229 ; pipelined_computer_original:PCO|pipeemreg:em_reg|malu[3] ; pipelined_computer_original:PCO|pipemem:mem_stage|io_output_reg:io_output_regx3|out_port2[20]                                                                         ; pipelined_computer_original:PCO|pipeemreg:em_reg|malu[3] ; clock       ; 0.000        ; 2.691      ; 2.978      ;
; -0.229 ; pipelined_computer_original:PCO|pipeemreg:em_reg|malu[3] ; pipelined_computer_original:PCO|pipemem:mem_stage|io_output_reg:io_output_regx3|out_port2[18]                                                                         ; pipelined_computer_original:PCO|pipeemreg:em_reg|malu[3] ; clock       ; 0.000        ; 2.691      ; 2.978      ;
; -0.229 ; pipelined_computer_original:PCO|pipeemreg:em_reg|malu[3] ; pipelined_computer_original:PCO|pipemem:mem_stage|io_output_reg:io_output_regx3|out_port2[16]                                                                         ; pipelined_computer_original:PCO|pipeemreg:em_reg|malu[3] ; clock       ; 0.000        ; 2.691      ; 2.978      ;
; -0.192 ; pipelined_computer_original:PCO|pipeemreg:em_reg|malu[3] ; pipelined_computer_original:PCO|pipemem:mem_stage|io_output_reg:io_output_regx3|out_port2[19]                                                                         ; pipelined_computer_original:PCO|pipeemreg:em_reg|malu[3] ; clock       ; 0.000        ; 2.662      ; 2.986      ;
; -0.180 ; pipelined_computer_original:PCO|pipeemreg:em_reg|malu[3] ; pipelined_computer_original:PCO|pipemem:mem_stage|io_output_reg:io_output_regx3|out_port2[31]                                                                         ; pipelined_computer_original:PCO|pipeemreg:em_reg|malu[3] ; clock       ; 0.000        ; 2.662      ; 2.998      ;
; -0.180 ; pipelined_computer_original:PCO|pipeemreg:em_reg|malu[3] ; pipelined_computer_original:PCO|pipemem:mem_stage|io_output_reg:io_output_regx3|out_port2[25]                                                                         ; pipelined_computer_original:PCO|pipeemreg:em_reg|malu[3] ; clock       ; 0.000        ; 2.662      ; 2.998      ;
; -0.180 ; pipelined_computer_original:PCO|pipeemreg:em_reg|malu[3] ; pipelined_computer_original:PCO|pipemem:mem_stage|io_output_reg:io_output_regx3|out_port2[23]                                                                         ; pipelined_computer_original:PCO|pipeemreg:em_reg|malu[3] ; clock       ; 0.000        ; 2.662      ; 2.998      ;
; -0.180 ; pipelined_computer_original:PCO|pipeemreg:em_reg|malu[3] ; pipelined_computer_original:PCO|pipemem:mem_stage|io_output_reg:io_output_regx3|out_port2[22]                                                                         ; pipelined_computer_original:PCO|pipeemreg:em_reg|malu[3] ; clock       ; 0.000        ; 2.662      ; 2.998      ;
; -0.180 ; pipelined_computer_original:PCO|pipeemreg:em_reg|malu[3] ; pipelined_computer_original:PCO|pipemem:mem_stage|io_output_reg:io_output_regx3|out_port2[17]                                                                         ; pipelined_computer_original:PCO|pipeemreg:em_reg|malu[3] ; clock       ; 0.000        ; 2.662      ; 2.998      ;
; -0.180 ; pipelined_computer_original:PCO|pipeemreg:em_reg|malu[3] ; pipelined_computer_original:PCO|pipemem:mem_stage|io_output_reg:io_output_regx3|out_port2[15]                                                                         ; pipelined_computer_original:PCO|pipeemreg:em_reg|malu[3] ; clock       ; 0.000        ; 2.662      ; 2.998      ;
; -0.180 ; pipelined_computer_original:PCO|pipeemreg:em_reg|malu[3] ; pipelined_computer_original:PCO|pipemem:mem_stage|io_output_reg:io_output_regx3|out_port2[11]                                                                         ; pipelined_computer_original:PCO|pipeemreg:em_reg|malu[3] ; clock       ; 0.000        ; 2.662      ; 2.998      ;
; -0.180 ; pipelined_computer_original:PCO|pipeemreg:em_reg|malu[3] ; pipelined_computer_original:PCO|pipemem:mem_stage|io_output_reg:io_output_regx3|out_port2[3]                                                                          ; pipelined_computer_original:PCO|pipeemreg:em_reg|malu[3] ; clock       ; 0.000        ; 2.662      ; 2.998      ;
; -0.180 ; pipelined_computer_original:PCO|pipeemreg:em_reg|malu[3] ; pipelined_computer_original:PCO|pipemem:mem_stage|io_output_reg:io_output_regx3|out_port2[2]                                                                          ; pipelined_computer_original:PCO|pipeemreg:em_reg|malu[3] ; clock       ; 0.000        ; 2.662      ; 2.998      ;
; -0.164 ; pipelined_computer_original:PCO|pipeemreg:em_reg|malu[3] ; pipelined_computer_original:PCO|pipemem:mem_stage|io_output_reg:io_output_regx3|out_port2[7]                                                                          ; pipelined_computer_original:PCO|pipeemreg:em_reg|malu[3] ; clock       ; 0.000        ; 2.676      ; 3.028      ;
; -0.117 ; pipelined_computer_original:PCO|pipeemreg:em_reg|malu[3] ; pipelined_computer_original:PCO|pipemem:mem_stage|io_output_reg:io_output_regx3|out_port2[13]                                                                         ; pipelined_computer_original:PCO|pipeemreg:em_reg|malu[3] ; clock       ; 0.000        ; 2.667      ; 3.066      ;
; -0.117 ; pipelined_computer_original:PCO|pipeemreg:em_reg|malu[3] ; pipelined_computer_original:PCO|pipemem:mem_stage|io_output_reg:io_output_regx3|out_port2[9]                                                                          ; pipelined_computer_original:PCO|pipeemreg:em_reg|malu[3] ; clock       ; 0.000        ; 2.667      ; 3.066      ;
; -0.117 ; pipelined_computer_original:PCO|pipeemreg:em_reg|malu[3] ; pipelined_computer_original:PCO|pipemem:mem_stage|io_output_reg:io_output_regx3|out_port2[8]                                                                          ; pipelined_computer_original:PCO|pipeemreg:em_reg|malu[3] ; clock       ; 0.000        ; 2.667      ; 3.066      ;
; -0.110 ; pipelined_computer_original:PCO|pipeemreg:em_reg|malu[3] ; pipelined_computer_original:PCO|pipemem:mem_stage|io_output_reg:io_output_regx3|out_port0[31]                                                                         ; pipelined_computer_original:PCO|pipeemreg:em_reg|malu[3] ; clock       ; 0.000        ; 2.691      ; 3.097      ;
; -0.110 ; pipelined_computer_original:PCO|pipeemreg:em_reg|malu[3] ; pipelined_computer_original:PCO|pipemem:mem_stage|io_output_reg:io_output_regx3|out_port0[28]                                                                         ; pipelined_computer_original:PCO|pipeemreg:em_reg|malu[3] ; clock       ; 0.000        ; 2.691      ; 3.097      ;
; -0.110 ; pipelined_computer_original:PCO|pipeemreg:em_reg|malu[3] ; pipelined_computer_original:PCO|pipemem:mem_stage|io_output_reg:io_output_regx3|out_port0[27]                                                                         ; pipelined_computer_original:PCO|pipeemreg:em_reg|malu[3] ; clock       ; 0.000        ; 2.691      ; 3.097      ;
; -0.110 ; pipelined_computer_original:PCO|pipeemreg:em_reg|malu[3] ; pipelined_computer_original:PCO|pipemem:mem_stage|io_output_reg:io_output_regx3|out_port0[26]                                                                         ; pipelined_computer_original:PCO|pipeemreg:em_reg|malu[3] ; clock       ; 0.000        ; 2.691      ; 3.097      ;
; -0.110 ; pipelined_computer_original:PCO|pipeemreg:em_reg|malu[3] ; pipelined_computer_original:PCO|pipemem:mem_stage|io_output_reg:io_output_regx3|out_port0[23]                                                                         ; pipelined_computer_original:PCO|pipeemreg:em_reg|malu[3] ; clock       ; 0.000        ; 2.691      ; 3.097      ;
; -0.110 ; pipelined_computer_original:PCO|pipeemreg:em_reg|malu[3] ; pipelined_computer_original:PCO|pipemem:mem_stage|io_output_reg:io_output_regx3|out_port0[18]                                                                         ; pipelined_computer_original:PCO|pipeemreg:em_reg|malu[3] ; clock       ; 0.000        ; 2.691      ; 3.097      ;
; -0.110 ; pipelined_computer_original:PCO|pipeemreg:em_reg|malu[3] ; pipelined_computer_original:PCO|pipemem:mem_stage|io_output_reg:io_output_regx3|out_port0[7]                                                                          ; pipelined_computer_original:PCO|pipeemreg:em_reg|malu[3] ; clock       ; 0.000        ; 2.691      ; 3.097      ;
; -0.110 ; pipelined_computer_original:PCO|pipeemreg:em_reg|malu[3] ; pipelined_computer_original:PCO|pipemem:mem_stage|io_output_reg:io_output_regx3|out_port0[0]                                                                          ; pipelined_computer_original:PCO|pipeemreg:em_reg|malu[3] ; clock       ; 0.000        ; 2.691      ; 3.097      ;
; -0.052 ; pipelined_computer_original:PCO|pipeemreg:em_reg|malu[3] ; pipelined_computer_original:PCO|pipemem:mem_stage|io_output_reg:io_output_regx3|out_port0[10]                                                                         ; pipelined_computer_original:PCO|pipeemreg:em_reg|malu[3] ; clock       ; 0.000        ; 2.694      ; 3.158      ;
; -0.052 ; pipelined_computer_original:PCO|pipeemreg:em_reg|malu[3] ; pipelined_computer_original:PCO|pipemem:mem_stage|io_output_reg:io_output_regx3|out_port0[3]                                                                          ; pipelined_computer_original:PCO|pipeemreg:em_reg|malu[3] ; clock       ; 0.000        ; 2.694      ; 3.158      ;
; -0.052 ; pipelined_computer_original:PCO|pipeemreg:em_reg|malu[3] ; pipelined_computer_original:PCO|pipemem:mem_stage|io_output_reg:io_output_regx3|out_port0[1]                                                                          ; pipelined_computer_original:PCO|pipeemreg:em_reg|malu[3] ; clock       ; 0.000        ; 2.694      ; 3.158      ;
; -0.051 ; pipelined_computer_original:PCO|pipeemreg:em_reg|malu[3] ; pipelined_computer_original:PCO|pipemem:mem_stage|io_output_reg:io_output_regx3|out_port0[14]                                                                         ; pipelined_computer_original:PCO|pipeemreg:em_reg|malu[3] ; clock       ; 0.000        ; 2.694      ; 3.159      ;
; -0.047 ; pipelined_computer_original:PCO|pipeemreg:em_reg|malu[3] ; pipelined_computer_original:PCO|pipemem:mem_stage|io_output_reg:io_output_regx3|out_port1[29]                                                                         ; pipelined_computer_original:PCO|pipeemreg:em_reg|malu[3] ; clock       ; 0.000        ; 2.662      ; 3.131      ;
; -0.047 ; pipelined_computer_original:PCO|pipeemreg:em_reg|malu[3] ; pipelined_computer_original:PCO|pipemem:mem_stage|io_output_reg:io_output_regx3|out_port1[28]                                                                         ; pipelined_computer_original:PCO|pipeemreg:em_reg|malu[3] ; clock       ; 0.000        ; 2.662      ; 3.131      ;
; -0.047 ; pipelined_computer_original:PCO|pipeemreg:em_reg|malu[3] ; pipelined_computer_original:PCO|pipemem:mem_stage|io_output_reg:io_output_regx3|out_port1[26]                                                                         ; pipelined_computer_original:PCO|pipeemreg:em_reg|malu[3] ; clock       ; 0.000        ; 2.662      ; 3.131      ;
; -0.047 ; pipelined_computer_original:PCO|pipeemreg:em_reg|malu[3] ; pipelined_computer_original:PCO|pipemem:mem_stage|io_output_reg:io_output_regx3|out_port1[25]                                                                         ; pipelined_computer_original:PCO|pipeemreg:em_reg|malu[3] ; clock       ; 0.000        ; 2.662      ; 3.131      ;
; -0.047 ; pipelined_computer_original:PCO|pipeemreg:em_reg|malu[3] ; pipelined_computer_original:PCO|pipemem:mem_stage|io_output_reg:io_output_regx3|out_port1[23]                                                                         ; pipelined_computer_original:PCO|pipeemreg:em_reg|malu[3] ; clock       ; 0.000        ; 2.662      ; 3.131      ;
; -0.047 ; pipelined_computer_original:PCO|pipeemreg:em_reg|malu[3] ; pipelined_computer_original:PCO|pipemem:mem_stage|io_output_reg:io_output_regx3|out_port1[3]                                                                          ; pipelined_computer_original:PCO|pipeemreg:em_reg|malu[3] ; clock       ; 0.000        ; 2.662      ; 3.131      ;
; -0.047 ; pipelined_computer_original:PCO|pipeemreg:em_reg|malu[3] ; pipelined_computer_original:PCO|pipemem:mem_stage|io_output_reg:io_output_regx3|out_port1[2]                                                                          ; pipelined_computer_original:PCO|pipeemreg:em_reg|malu[3] ; clock       ; 0.000        ; 2.662      ; 3.131      ;
; -0.023 ; pipelined_computer_original:PCO|pipeemreg:em_reg|malu[3] ; pipelined_computer_original:PCO|pipemem:mem_stage|io_output_reg:io_output_regx3|out_port1[27]                                                                         ; pipelined_computer_original:PCO|pipeemreg:em_reg|malu[3] ; clock       ; 0.000        ; 2.675      ; 3.168      ;
; -0.023 ; pipelined_computer_original:PCO|pipeemreg:em_reg|malu[3] ; pipelined_computer_original:PCO|pipemem:mem_stage|io_output_reg:io_output_regx3|out_port1[24]                                                                         ; pipelined_computer_original:PCO|pipeemreg:em_reg|malu[3] ; clock       ; 0.000        ; 2.675      ; 3.168      ;
; -0.023 ; pipelined_computer_original:PCO|pipeemreg:em_reg|malu[3] ; pipelined_computer_original:PCO|pipemem:mem_stage|io_output_reg:io_output_regx3|out_port1[21]                                                                         ; pipelined_computer_original:PCO|pipeemreg:em_reg|malu[3] ; clock       ; 0.000        ; 2.675      ; 3.168      ;
; -0.023 ; pipelined_computer_original:PCO|pipeemreg:em_reg|malu[3] ; pipelined_computer_original:PCO|pipemem:mem_stage|io_output_reg:io_output_regx3|out_port1[20]                                                                         ; pipelined_computer_original:PCO|pipeemreg:em_reg|malu[3] ; clock       ; 0.000        ; 2.675      ; 3.168      ;
; -0.023 ; pipelined_computer_original:PCO|pipeemreg:em_reg|malu[3] ; pipelined_computer_original:PCO|pipemem:mem_stage|io_output_reg:io_output_regx3|out_port1[18]                                                                         ; pipelined_computer_original:PCO|pipeemreg:em_reg|malu[3] ; clock       ; 0.000        ; 2.675      ; 3.168      ;
; -0.014 ; pipelined_computer_original:PCO|pipeemreg:em_reg|malu[3] ; pipelined_computer_original:PCO|pipemem:mem_stage|io_output_reg:io_output_regx3|out_port2[29]                                                                         ; pipelined_computer_original:PCO|pipeemreg:em_reg|malu[3] ; clock       ; 0.000        ; 2.669      ; 3.171      ;
; -0.014 ; pipelined_computer_original:PCO|pipeemreg:em_reg|malu[3] ; pipelined_computer_original:PCO|pipemem:mem_stage|io_output_reg:io_output_regx3|out_port2[30]                                                                         ; pipelined_computer_original:PCO|pipeemreg:em_reg|malu[3] ; clock       ; 0.000        ; 2.669      ; 3.171      ;
; 0.002  ; pipelined_computer_original:PCO|pipeemreg:em_reg|malu[3] ; pipelined_computer_original:PCO|pipemem:mem_stage|io_output_reg:io_output_regx3|out_port1[14]                                                                         ; pipelined_computer_original:PCO|pipeemreg:em_reg|malu[3] ; clock       ; 0.000        ; 2.667      ; 3.185      ;
; 0.002  ; pipelined_computer_original:PCO|pipeemreg:em_reg|malu[3] ; pipelined_computer_original:PCO|pipemem:mem_stage|io_output_reg:io_output_regx3|out_port1[13]                                                                         ; pipelined_computer_original:PCO|pipeemreg:em_reg|malu[3] ; clock       ; 0.000        ; 2.667      ; 3.185      ;
; 0.002  ; pipelined_computer_original:PCO|pipeemreg:em_reg|malu[3] ; pipelined_computer_original:PCO|pipemem:mem_stage|io_output_reg:io_output_regx3|out_port1[12]                                                                         ; pipelined_computer_original:PCO|pipeemreg:em_reg|malu[3] ; clock       ; 0.000        ; 2.667      ; 3.185      ;
; 0.002  ; pipelined_computer_original:PCO|pipeemreg:em_reg|malu[3] ; pipelined_computer_original:PCO|pipemem:mem_stage|io_output_reg:io_output_regx3|out_port1[10]                                                                         ; pipelined_computer_original:PCO|pipeemreg:em_reg|malu[3] ; clock       ; 0.000        ; 2.667      ; 3.185      ;
; 0.002  ; pipelined_computer_original:PCO|pipeemreg:em_reg|malu[3] ; pipelined_computer_original:PCO|pipemem:mem_stage|io_output_reg:io_output_regx3|out_port1[9]                                                                          ; pipelined_computer_original:PCO|pipeemreg:em_reg|malu[3] ; clock       ; 0.000        ; 2.667      ; 3.185      ;
; 0.002  ; pipelined_computer_original:PCO|pipeemreg:em_reg|malu[3] ; pipelined_computer_original:PCO|pipemem:mem_stage|io_output_reg:io_output_regx3|out_port1[8]                                                                          ; pipelined_computer_original:PCO|pipeemreg:em_reg|malu[3] ; clock       ; 0.000        ; 2.667      ; 3.185      ;
; 0.002  ; pipelined_computer_original:PCO|pipeemreg:em_reg|malu[3] ; pipelined_computer_original:PCO|pipemem:mem_stage|io_output_reg:io_output_regx3|out_port1[0]                                                                          ; pipelined_computer_original:PCO|pipeemreg:em_reg|malu[3] ; clock       ; 0.000        ; 2.667      ; 3.185      ;
; 0.014  ; pipelined_computer_original:PCO|pipeemreg:em_reg|malu[3] ; pipelined_computer_original:PCO|pipemem:mem_stage|io_output_reg:io_output_regx3|out_port1[4]                                                                          ; pipelined_computer_original:PCO|pipeemreg:em_reg|malu[3] ; clock       ; 0.000        ; 2.682      ; 3.212      ;
; 0.014  ; pipelined_computer_original:PCO|pipeemreg:em_reg|malu[3] ; pipelined_computer_original:PCO|pipemem:mem_stage|io_output_reg:io_output_regx3|out_port1[1]                                                                          ; pipelined_computer_original:PCO|pipeemreg:em_reg|malu[3] ; clock       ; 0.000        ; 2.682      ; 3.212      ;
; 0.033  ; pipelined_computer_original:PCO|pipeemreg:em_reg|malu[3] ; pipelined_computer_original:PCO|pipemem:mem_stage|io_output_reg:io_output_regx3|out_port2[14]                                                                         ; pipelined_computer_original:PCO|pipeemreg:em_reg|malu[3] ; clock       ; 0.000        ; 2.687      ; 3.236      ;
; 0.051  ; pipelined_computer_original:PCO|pipeemreg:em_reg|malu[3] ; pipelined_computer_original:PCO|pipemem:mem_stage|io_output_reg:io_output_regx3|out_port1[6]                                                                          ; pipelined_computer_original:PCO|pipeemreg:em_reg|malu[3] ; clock       ; 0.000        ; 2.668      ; 3.235      ;
; 0.084  ; pipelined_computer_original:PCO|pipeemreg:em_reg|malu[3] ; pipelined_computer_original:PCO|pipemem:mem_stage|io_output_reg:io_output_regx3|out_port2[21]                                                                         ; pipelined_computer_original:PCO|pipeemreg:em_reg|malu[3] ; clock       ; 0.000        ; 2.682      ; 3.282      ;
; 0.084  ; pipelined_computer_original:PCO|pipeemreg:em_reg|malu[3] ; pipelined_computer_original:PCO|pipemem:mem_stage|io_output_reg:io_output_regx3|out_port2[12]                                                                         ; pipelined_computer_original:PCO|pipeemreg:em_reg|malu[3] ; clock       ; 0.000        ; 2.682      ; 3.282      ;
; 0.084  ; pipelined_computer_original:PCO|pipeemreg:em_reg|malu[3] ; pipelined_computer_original:PCO|pipemem:mem_stage|io_output_reg:io_output_regx3|out_port2[4]                                                                          ; pipelined_computer_original:PCO|pipeemreg:em_reg|malu[3] ; clock       ; 0.000        ; 2.682      ; 3.282      ;
; 0.084  ; pipelined_computer_original:PCO|pipeemreg:em_reg|malu[3] ; pipelined_computer_original:PCO|pipemem:mem_stage|io_output_reg:io_output_regx3|out_port2[1]                                                                          ; pipelined_computer_original:PCO|pipeemreg:em_reg|malu[3] ; clock       ; 0.000        ; 2.682      ; 3.282      ;
; 0.099  ; pipelined_computer_original:PCO|pipeemreg:em_reg|malu[3] ; pipelined_computer_original:PCO|pipeir:inst_reg|inst[4]                                                                                                               ; pipelined_computer_original:PCO|pipeemreg:em_reg|malu[3] ; clock       ; 0.000        ; 2.691      ; 3.306      ;
; 0.099  ; pipelined_computer_original:PCO|pipeemreg:em_reg|malu[3] ; pipelined_computer_original:PCO|pipeir:inst_reg|dpc4[26]                                                                                                              ; pipelined_computer_original:PCO|pipeemreg:em_reg|malu[3] ; clock       ; 0.000        ; 2.691      ; 3.306      ;
; 0.101  ; pipelined_computer_original:PCO|pipeemreg:em_reg|malu[3] ; pipelined_computer_original:PCO|pipeir:inst_reg|inst[23]                                                                                                              ; pipelined_computer_original:PCO|pipeemreg:em_reg|malu[3] ; clock       ; 0.000        ; 2.691      ; 3.308      ;
; 0.101  ; pipelined_computer_original:PCO|pipeemreg:em_reg|malu[3] ; pipelined_computer_original:PCO|pipeir:inst_reg|dpc4[29]                                                                                                              ; pipelined_computer_original:PCO|pipeemreg:em_reg|malu[3] ; clock       ; 0.000        ; 2.691      ; 3.308      ;
; 0.102  ; pipelined_computer_original:PCO|pipeemreg:em_reg|malu[3] ; pipelined_computer_original:PCO|pipeir:inst_reg|inst[24]                                                                                                              ; pipelined_computer_original:PCO|pipeemreg:em_reg|malu[3] ; clock       ; 0.000        ; 2.691      ; 3.309      ;
; 0.102  ; pipelined_computer_original:PCO|pipeemreg:em_reg|malu[3] ; pipelined_computer_original:PCO|pipeir:inst_reg|dpc4[25]                                                                                                              ; pipelined_computer_original:PCO|pipeemreg:em_reg|malu[3] ; clock       ; 0.000        ; 2.691      ; 3.309      ;
; 0.102  ; pipelined_computer_original:PCO|pipeemreg:em_reg|malu[3] ; pipelined_computer_original:PCO|pipeir:inst_reg|dpc4[27]                                                                                                              ; pipelined_computer_original:PCO|pipeemreg:em_reg|malu[3] ; clock       ; 0.000        ; 2.691      ; 3.309      ;
; 0.102  ; pipelined_computer_original:PCO|pipeemreg:em_reg|malu[3] ; pipelined_computer_original:PCO|pipeir:inst_reg|dpc4[30]                                                                                                              ; pipelined_computer_original:PCO|pipeemreg:em_reg|malu[3] ; clock       ; 0.000        ; 2.691      ; 3.309      ;
; 0.105  ; pipelined_computer_original:PCO|pipeemreg:em_reg|malu[3] ; pipelined_computer_original:PCO|pipeir:inst_reg|inst[10]                                                                                                              ; pipelined_computer_original:PCO|pipeemreg:em_reg|malu[3] ; clock       ; 0.000        ; 2.691      ; 3.312      ;
; 0.105  ; pipelined_computer_original:PCO|pipeemreg:em_reg|malu[3] ; pipelined_computer_original:PCO|pipeir:inst_reg|dpc4[5]                                                                                                               ; pipelined_computer_original:PCO|pipeemreg:em_reg|malu[3] ; clock       ; 0.000        ; 2.691      ; 3.312      ;
; 0.107  ; pipelined_computer_original:PCO|pipeemreg:em_reg|malu[3] ; pipelined_computer_original:PCO|pipeir:inst_reg|dpc4[3]                                                                                                               ; pipelined_computer_original:PCO|pipeemreg:em_reg|malu[3] ; clock       ; 0.000        ; 2.691      ; 3.314      ;
; 0.107  ; pipelined_computer_original:PCO|pipeemreg:em_reg|malu[3] ; pipelined_computer_original:PCO|pipeir:inst_reg|dpc4[2]                                                                                                               ; pipelined_computer_original:PCO|pipeemreg:em_reg|malu[3] ; clock       ; 0.000        ; 2.691      ; 3.314      ;
; 0.108  ; pipelined_computer_original:PCO|pipeemreg:em_reg|malu[3] ; pipelined_computer_original:PCO|pipeir:inst_reg|inst[14]                                                                                                              ; pipelined_computer_original:PCO|pipeemreg:em_reg|malu[3] ; clock       ; 0.000        ; 2.691      ; 3.315      ;
; 0.108  ; pipelined_computer_original:PCO|pipeemreg:em_reg|malu[3] ; pipelined_computer_original:PCO|pipeir:inst_reg|dpc4[6]                                                                                                               ; pipelined_computer_original:PCO|pipeemreg:em_reg|malu[3] ; clock       ; 0.000        ; 2.691      ; 3.315      ;
; 0.110  ; pipelined_computer_original:PCO|pipeemreg:em_reg|malu[3] ; pipelined_computer_original:PCO|pipemem:mem_stage|io_output_reg:io_output_regx3|out_port2[6]                                                                          ; pipelined_computer_original:PCO|pipeemreg:em_reg|malu[3] ; clock       ; 0.000        ; 2.668      ; 3.294      ;
; 0.127  ; pipelined_computer_original:PCO|pipeemreg:em_reg|malu[3] ; pipelined_computer_original:PCO|pipeir:inst_reg|dpc4[21]                                                                                                              ; pipelined_computer_original:PCO|pipeemreg:em_reg|malu[3] ; clock       ; 0.000        ; 2.690      ; 3.333      ;
; 0.130  ; pipelined_computer_original:PCO|pipeemreg:em_reg|malu[3] ; pipelined_computer_original:PCO|pipeir:inst_reg|inst[21]                                                                                                              ; pipelined_computer_original:PCO|pipeemreg:em_reg|malu[3] ; clock       ; 0.000        ; 2.690      ; 3.336      ;
; 0.132  ; pipelined_computer_original:PCO|pipeemreg:em_reg|malu[3] ; pipelined_computer_original:PCO|pipeir:inst_reg|inst[20]                                                                                                              ; pipelined_computer_original:PCO|pipeemreg:em_reg|malu[3] ; clock       ; 0.000        ; 2.690      ; 3.338      ;
; 0.132  ; pipelined_computer_original:PCO|pipeemreg:em_reg|malu[3] ; pipelined_computer_original:PCO|pipeir:inst_reg|dpc4[22]                                                                                                              ; pipelined_computer_original:PCO|pipeemreg:em_reg|malu[3] ; clock       ; 0.000        ; 2.690      ; 3.338      ;
; 0.135  ; pipelined_computer_original:PCO|pipeemreg:em_reg|malu[3] ; pipelined_computer_original:PCO|pipeir:inst_reg|dpc4[23]                                                                                                              ; pipelined_computer_original:PCO|pipeemreg:em_reg|malu[3] ; clock       ; 0.000        ; 2.690      ; 3.341      ;
; 0.150  ; pipelined_computer_original:PCO|pipeemreg:em_reg|malu[3] ; pipelined_computer_original:PCO|pipemem:mem_stage|io_output_reg:io_output_regx3|out_port2[10]                                                                         ; pipelined_computer_original:PCO|pipeemreg:em_reg|malu[3] ; clock       ; -0.500       ; 2.667      ; 2.833      ;
+--------+----------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'pipelined_computer_original:PCO|pipeemreg:em_reg|malu[3]'                                                                                                                                                                                                                                                             ;
+--------+------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------+--------------+----------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                ; To Node                                                                                                          ; Launch Clock ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------+--------------+----------------------------------------------------------+--------------+------------+------------+
; -0.947 ; pipelined_computer_original:PCO|pipeemreg:em_reg|malu[2]                                 ; pipelined_computer_original:PCO|pipemem:mem_stage|io_input_reg:io_input_regx2|io_input_mux:io_input_mux2x32|y[2] ; clock        ; pipelined_computer_original:PCO|pipeemreg:em_reg|malu[3] ; 0.000        ; 2.337      ; 1.390      ;
; -0.933 ; pipelined_computer_original:PCO|pipeemreg:em_reg|malu[2]                                 ; pipelined_computer_original:PCO|pipemem:mem_stage|io_input_reg:io_input_regx2|io_input_mux:io_input_mux2x32|y[0] ; clock        ; pipelined_computer_original:PCO|pipeemreg:em_reg|malu[3] ; 0.000        ; 2.320      ; 1.387      ;
; -0.864 ; pipelined_computer_original:PCO|pipemem:mem_stage|io_input_reg:io_input_regx2|in_reg0[2] ; pipelined_computer_original:PCO|pipemem:mem_stage|io_input_reg:io_input_regx2|io_input_mux:io_input_mux2x32|y[2] ; clock        ; pipelined_computer_original:PCO|pipeemreg:em_reg|malu[3] ; -0.500       ; 2.337      ; 0.973      ;
; -0.850 ; pipelined_computer_original:PCO|pipemem:mem_stage|io_input_reg:io_input_regx2|in_reg0[0] ; pipelined_computer_original:PCO|pipemem:mem_stage|io_input_reg:io_input_regx2|io_input_mux:io_input_mux2x32|y[0] ; clock        ; pipelined_computer_original:PCO|pipeemreg:em_reg|malu[3] ; -0.500       ; 2.320      ; 0.970      ;
; -0.832 ; pipelined_computer_original:PCO|pipeemreg:em_reg|malu[2]                                 ; pipelined_computer_original:PCO|pipemem:mem_stage|io_input_reg:io_input_regx2|io_input_mux:io_input_mux2x32|y[3] ; clock        ; pipelined_computer_original:PCO|pipeemreg:em_reg|malu[3] ; 0.000        ; 2.219      ; 1.387      ;
; -0.749 ; pipelined_computer_original:PCO|pipemem:mem_stage|io_input_reg:io_input_regx2|in_reg0[3] ; pipelined_computer_original:PCO|pipemem:mem_stage|io_input_reg:io_input_regx2|io_input_mux:io_input_mux2x32|y[3] ; clock        ; pipelined_computer_original:PCO|pipeemreg:em_reg|malu[3] ; -0.500       ; 2.219      ; 0.970      ;
; -0.739 ; pipelined_computer_original:PCO|pipemem:mem_stage|io_input_reg:io_input_regx2|in_reg0[1] ; pipelined_computer_original:PCO|pipemem:mem_stage|io_input_reg:io_input_regx2|io_input_mux:io_input_mux2x32|y[1] ; clock        ; pipelined_computer_original:PCO|pipeemreg:em_reg|malu[3] ; -0.500       ; 2.208      ; 0.969      ;
; -0.738 ; pipelined_computer_original:PCO|pipemem:mem_stage|io_input_reg:io_input_regx2|in_reg0[4] ; pipelined_computer_original:PCO|pipemem:mem_stage|io_input_reg:io_input_regx2|io_input_mux:io_input_mux2x32|y[4] ; clock        ; pipelined_computer_original:PCO|pipeemreg:em_reg|malu[3] ; -0.500       ; 2.208      ; 0.970      ;
; -0.731 ; pipelined_computer_original:PCO|pipemem:mem_stage|io_input_reg:io_input_regx2|in_reg1[2] ; pipelined_computer_original:PCO|pipemem:mem_stage|io_input_reg:io_input_regx2|io_input_mux:io_input_mux2x32|y[2] ; clock        ; pipelined_computer_original:PCO|pipeemreg:em_reg|malu[3] ; -0.500       ; 2.337      ; 1.106      ;
; -0.720 ; pipelined_computer_original:PCO|pipemem:mem_stage|io_input_reg:io_input_regx2|in_reg1[0] ; pipelined_computer_original:PCO|pipemem:mem_stage|io_input_reg:io_input_regx2|io_input_mux:io_input_mux2x32|y[0] ; clock        ; pipelined_computer_original:PCO|pipeemreg:em_reg|malu[3] ; -0.500       ; 2.320      ; 1.100      ;
; -0.620 ; pipelined_computer_original:PCO|pipemem:mem_stage|io_input_reg:io_input_regx2|in_reg1[3] ; pipelined_computer_original:PCO|pipemem:mem_stage|io_input_reg:io_input_regx2|io_input_mux:io_input_mux2x32|y[3] ; clock        ; pipelined_computer_original:PCO|pipeemreg:em_reg|malu[3] ; -0.500       ; 2.219      ; 1.099      ;
; -0.605 ; pipelined_computer_original:PCO|pipemem:mem_stage|io_input_reg:io_input_regx2|in_reg1[4] ; pipelined_computer_original:PCO|pipemem:mem_stage|io_input_reg:io_input_regx2|io_input_mux:io_input_mux2x32|y[4] ; clock        ; pipelined_computer_original:PCO|pipeemreg:em_reg|malu[3] ; -0.500       ; 2.208      ; 1.103      ;
; -0.604 ; pipelined_computer_original:PCO|pipemem:mem_stage|io_input_reg:io_input_regx2|in_reg1[1] ; pipelined_computer_original:PCO|pipemem:mem_stage|io_input_reg:io_input_regx2|io_input_mux:io_input_mux2x32|y[1] ; clock        ; pipelined_computer_original:PCO|pipeemreg:em_reg|malu[3] ; -0.500       ; 2.208      ; 1.104      ;
; -0.430 ; pipelined_computer_original:PCO|pipeemreg:em_reg|malu[2]                                 ; pipelined_computer_original:PCO|pipemem:mem_stage|io_input_reg:io_input_regx2|io_input_mux:io_input_mux2x32|y[4] ; clock        ; pipelined_computer_original:PCO|pipeemreg:em_reg|malu[3] ; 0.000        ; 2.210      ; 1.780      ;
; -0.374 ; pipelined_computer_original:PCO|pipeemreg:em_reg|malu[2]                                 ; pipelined_computer_original:PCO|pipemem:mem_stage|io_input_reg:io_input_regx2|io_input_mux:io_input_mux2x32|y[1] ; clock        ; pipelined_computer_original:PCO|pipeemreg:em_reg|malu[3] ; 0.000        ; 2.203      ; 1.829      ;
+--------+------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------+--------------+----------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'clock'                                                                                                                                                                                                                ;
+--------+--------------+----------------+------------------+-------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                                                                                                                                                ;
+--------+--------------+----------------+------------------+-------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; pipelined_computer_original:PCO|pipemem:mem_stage|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_jsg1:auto_generated|ram_block1a0~porta_address_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; pipelined_computer_original:PCO|pipemem:mem_stage|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_jsg1:auto_generated|ram_block1a0~porta_address_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; pipelined_computer_original:PCO|pipemem:mem_stage|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_jsg1:auto_generated|ram_block1a0~porta_address_reg1 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; pipelined_computer_original:PCO|pipemem:mem_stage|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_jsg1:auto_generated|ram_block1a0~porta_address_reg1 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; pipelined_computer_original:PCO|pipemem:mem_stage|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_jsg1:auto_generated|ram_block1a0~porta_address_reg2 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; pipelined_computer_original:PCO|pipemem:mem_stage|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_jsg1:auto_generated|ram_block1a0~porta_address_reg2 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; pipelined_computer_original:PCO|pipemem:mem_stage|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_jsg1:auto_generated|ram_block1a0~porta_address_reg3 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; pipelined_computer_original:PCO|pipemem:mem_stage|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_jsg1:auto_generated|ram_block1a0~porta_address_reg3 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; pipelined_computer_original:PCO|pipemem:mem_stage|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_jsg1:auto_generated|ram_block1a0~porta_address_reg4 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; pipelined_computer_original:PCO|pipemem:mem_stage|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_jsg1:auto_generated|ram_block1a0~porta_address_reg4 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; pipelined_computer_original:PCO|pipemem:mem_stage|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_jsg1:auto_generated|ram_block1a0~porta_datain_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; pipelined_computer_original:PCO|pipemem:mem_stage|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_jsg1:auto_generated|ram_block1a0~porta_datain_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; pipelined_computer_original:PCO|pipemem:mem_stage|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_jsg1:auto_generated|ram_block1a0~porta_datain_reg1  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; pipelined_computer_original:PCO|pipemem:mem_stage|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_jsg1:auto_generated|ram_block1a0~porta_datain_reg1  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; pipelined_computer_original:PCO|pipemem:mem_stage|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_jsg1:auto_generated|ram_block1a0~porta_datain_reg10 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; pipelined_computer_original:PCO|pipemem:mem_stage|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_jsg1:auto_generated|ram_block1a0~porta_datain_reg10 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; pipelined_computer_original:PCO|pipemem:mem_stage|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_jsg1:auto_generated|ram_block1a0~porta_datain_reg11 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; pipelined_computer_original:PCO|pipemem:mem_stage|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_jsg1:auto_generated|ram_block1a0~porta_datain_reg11 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; pipelined_computer_original:PCO|pipemem:mem_stage|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_jsg1:auto_generated|ram_block1a0~porta_datain_reg12 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; pipelined_computer_original:PCO|pipemem:mem_stage|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_jsg1:auto_generated|ram_block1a0~porta_datain_reg12 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; pipelined_computer_original:PCO|pipemem:mem_stage|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_jsg1:auto_generated|ram_block1a0~porta_datain_reg13 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; pipelined_computer_original:PCO|pipemem:mem_stage|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_jsg1:auto_generated|ram_block1a0~porta_datain_reg13 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; pipelined_computer_original:PCO|pipemem:mem_stage|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_jsg1:auto_generated|ram_block1a0~porta_datain_reg2  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; pipelined_computer_original:PCO|pipemem:mem_stage|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_jsg1:auto_generated|ram_block1a0~porta_datain_reg2  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; pipelined_computer_original:PCO|pipemem:mem_stage|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_jsg1:auto_generated|ram_block1a0~porta_datain_reg3  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; pipelined_computer_original:PCO|pipemem:mem_stage|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_jsg1:auto_generated|ram_block1a0~porta_datain_reg3  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; pipelined_computer_original:PCO|pipemem:mem_stage|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_jsg1:auto_generated|ram_block1a0~porta_datain_reg4  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; pipelined_computer_original:PCO|pipemem:mem_stage|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_jsg1:auto_generated|ram_block1a0~porta_datain_reg4  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; pipelined_computer_original:PCO|pipemem:mem_stage|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_jsg1:auto_generated|ram_block1a0~porta_datain_reg5  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; pipelined_computer_original:PCO|pipemem:mem_stage|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_jsg1:auto_generated|ram_block1a0~porta_datain_reg5  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; pipelined_computer_original:PCO|pipemem:mem_stage|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_jsg1:auto_generated|ram_block1a0~porta_datain_reg6  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; pipelined_computer_original:PCO|pipemem:mem_stage|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_jsg1:auto_generated|ram_block1a0~porta_datain_reg6  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; pipelined_computer_original:PCO|pipemem:mem_stage|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_jsg1:auto_generated|ram_block1a0~porta_datain_reg7  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; pipelined_computer_original:PCO|pipemem:mem_stage|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_jsg1:auto_generated|ram_block1a0~porta_datain_reg7  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; pipelined_computer_original:PCO|pipemem:mem_stage|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_jsg1:auto_generated|ram_block1a0~porta_datain_reg8  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; pipelined_computer_original:PCO|pipemem:mem_stage|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_jsg1:auto_generated|ram_block1a0~porta_datain_reg8  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; pipelined_computer_original:PCO|pipemem:mem_stage|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_jsg1:auto_generated|ram_block1a0~porta_datain_reg9  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; pipelined_computer_original:PCO|pipemem:mem_stage|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_jsg1:auto_generated|ram_block1a0~porta_datain_reg9  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; pipelined_computer_original:PCO|pipemem:mem_stage|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_jsg1:auto_generated|ram_block1a0~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; pipelined_computer_original:PCO|pipemem:mem_stage|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_jsg1:auto_generated|ram_block1a0~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; pipelined_computer_original:PCO|pipemem:mem_stage|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_jsg1:auto_generated|ram_block1a0~porta_we_reg       ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; pipelined_computer_original:PCO|pipemem:mem_stage|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_jsg1:auto_generated|ram_block1a0~porta_we_reg       ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; pipelined_computer_original:PCO|pipemem:mem_stage|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_jsg1:auto_generated|ram_block1a10~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; pipelined_computer_original:PCO|pipemem:mem_stage|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_jsg1:auto_generated|ram_block1a10~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; pipelined_computer_original:PCO|pipemem:mem_stage|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_jsg1:auto_generated|ram_block1a11~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; pipelined_computer_original:PCO|pipemem:mem_stage|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_jsg1:auto_generated|ram_block1a11~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; pipelined_computer_original:PCO|pipemem:mem_stage|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_jsg1:auto_generated|ram_block1a12~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; pipelined_computer_original:PCO|pipemem:mem_stage|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_jsg1:auto_generated|ram_block1a12~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; pipelined_computer_original:PCO|pipemem:mem_stage|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_jsg1:auto_generated|ram_block1a13~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; pipelined_computer_original:PCO|pipemem:mem_stage|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_jsg1:auto_generated|ram_block1a13~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; pipelined_computer_original:PCO|pipemem:mem_stage|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_jsg1:auto_generated|ram_block1a14~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; pipelined_computer_original:PCO|pipemem:mem_stage|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_jsg1:auto_generated|ram_block1a14~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; pipelined_computer_original:PCO|pipemem:mem_stage|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_jsg1:auto_generated|ram_block1a15~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; pipelined_computer_original:PCO|pipemem:mem_stage|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_jsg1:auto_generated|ram_block1a15~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; pipelined_computer_original:PCO|pipemem:mem_stage|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_jsg1:auto_generated|ram_block1a16~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; pipelined_computer_original:PCO|pipemem:mem_stage|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_jsg1:auto_generated|ram_block1a16~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; pipelined_computer_original:PCO|pipemem:mem_stage|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_jsg1:auto_generated|ram_block1a17~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; pipelined_computer_original:PCO|pipemem:mem_stage|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_jsg1:auto_generated|ram_block1a17~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; pipelined_computer_original:PCO|pipemem:mem_stage|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_jsg1:auto_generated|ram_block1a18~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; pipelined_computer_original:PCO|pipemem:mem_stage|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_jsg1:auto_generated|ram_block1a18~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; pipelined_computer_original:PCO|pipemem:mem_stage|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_jsg1:auto_generated|ram_block1a19~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; pipelined_computer_original:PCO|pipemem:mem_stage|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_jsg1:auto_generated|ram_block1a19~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; pipelined_computer_original:PCO|pipemem:mem_stage|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_jsg1:auto_generated|ram_block1a1~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; pipelined_computer_original:PCO|pipemem:mem_stage|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_jsg1:auto_generated|ram_block1a1~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; pipelined_computer_original:PCO|pipemem:mem_stage|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_jsg1:auto_generated|ram_block1a20~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; pipelined_computer_original:PCO|pipemem:mem_stage|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_jsg1:auto_generated|ram_block1a20~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; pipelined_computer_original:PCO|pipemem:mem_stage|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_jsg1:auto_generated|ram_block1a21~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; pipelined_computer_original:PCO|pipemem:mem_stage|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_jsg1:auto_generated|ram_block1a21~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; pipelined_computer_original:PCO|pipemem:mem_stage|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_jsg1:auto_generated|ram_block1a22~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; pipelined_computer_original:PCO|pipemem:mem_stage|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_jsg1:auto_generated|ram_block1a22~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; pipelined_computer_original:PCO|pipemem:mem_stage|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_jsg1:auto_generated|ram_block1a23~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; pipelined_computer_original:PCO|pipemem:mem_stage|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_jsg1:auto_generated|ram_block1a23~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; pipelined_computer_original:PCO|pipemem:mem_stage|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_jsg1:auto_generated|ram_block1a24~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; pipelined_computer_original:PCO|pipemem:mem_stage|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_jsg1:auto_generated|ram_block1a24~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; pipelined_computer_original:PCO|pipemem:mem_stage|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_jsg1:auto_generated|ram_block1a25~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; pipelined_computer_original:PCO|pipemem:mem_stage|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_jsg1:auto_generated|ram_block1a25~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; pipelined_computer_original:PCO|pipemem:mem_stage|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_jsg1:auto_generated|ram_block1a26~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; pipelined_computer_original:PCO|pipemem:mem_stage|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_jsg1:auto_generated|ram_block1a26~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; pipelined_computer_original:PCO|pipemem:mem_stage|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_jsg1:auto_generated|ram_block1a27~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; pipelined_computer_original:PCO|pipemem:mem_stage|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_jsg1:auto_generated|ram_block1a27~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; pipelined_computer_original:PCO|pipemem:mem_stage|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_jsg1:auto_generated|ram_block1a28~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; pipelined_computer_original:PCO|pipemem:mem_stage|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_jsg1:auto_generated|ram_block1a28~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; pipelined_computer_original:PCO|pipemem:mem_stage|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_jsg1:auto_generated|ram_block1a29~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; pipelined_computer_original:PCO|pipemem:mem_stage|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_jsg1:auto_generated|ram_block1a29~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; pipelined_computer_original:PCO|pipemem:mem_stage|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_jsg1:auto_generated|ram_block1a2~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; pipelined_computer_original:PCO|pipemem:mem_stage|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_jsg1:auto_generated|ram_block1a2~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; pipelined_computer_original:PCO|pipemem:mem_stage|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_jsg1:auto_generated|ram_block1a30~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; pipelined_computer_original:PCO|pipemem:mem_stage|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_jsg1:auto_generated|ram_block1a30~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; pipelined_computer_original:PCO|pipemem:mem_stage|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_jsg1:auto_generated|ram_block1a31~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; pipelined_computer_original:PCO|pipemem:mem_stage|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_jsg1:auto_generated|ram_block1a31~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; pipelined_computer_original:PCO|pipemem:mem_stage|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_jsg1:auto_generated|ram_block1a3~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; pipelined_computer_original:PCO|pipemem:mem_stage|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_jsg1:auto_generated|ram_block1a3~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; pipelined_computer_original:PCO|pipemem:mem_stage|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_jsg1:auto_generated|ram_block1a4~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; pipelined_computer_original:PCO|pipemem:mem_stage|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_jsg1:auto_generated|ram_block1a4~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; pipelined_computer_original:PCO|pipemem:mem_stage|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_jsg1:auto_generated|ram_block1a5~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; pipelined_computer_original:PCO|pipemem:mem_stage|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_jsg1:auto_generated|ram_block1a5~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; pipelined_computer_original:PCO|pipemem:mem_stage|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_jsg1:auto_generated|ram_block1a6~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; pipelined_computer_original:PCO|pipemem:mem_stage|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_jsg1:auto_generated|ram_block1a6~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; pipelined_computer_original:PCO|pipemem:mem_stage|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_jsg1:auto_generated|ram_block1a7~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; pipelined_computer_original:PCO|pipemem:mem_stage|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_jsg1:auto_generated|ram_block1a7~porta_memory_reg0  ;
+--------+--------------+----------------+------------------+-------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'pipelined_computer_original:PCO|pipeemreg:em_reg|malu[3]'                                                                                                                                                          ;
+-------+--------------+----------------+------------------+----------------------------------------------------------+------------+------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                                    ; Clock Edge ; Target                                                                                                           ;
+-------+--------------+----------------+------------------+----------------------------------------------------------+------------+------------------------------------------------------------------------------------------------------------------+
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; pipelined_computer_original:PCO|pipeemreg:em_reg|malu[3] ; Rise       ; PCO|em_reg|malu[3]|regout                                                                                        ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; pipelined_computer_original:PCO|pipeemreg:em_reg|malu[3] ; Rise       ; PCO|em_reg|malu[3]|regout                                                                                        ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; pipelined_computer_original:PCO|pipeemreg:em_reg|malu[3] ; Fall       ; PCO|mem_stage|io_input_regx2|io_input_mux2x32|Equal1~0|combout                                                   ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; pipelined_computer_original:PCO|pipeemreg:em_reg|malu[3] ; Fall       ; PCO|mem_stage|io_input_regx2|io_input_mux2x32|Equal1~0|combout                                                   ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; pipelined_computer_original:PCO|pipeemreg:em_reg|malu[3] ; Rise       ; PCO|mem_stage|io_input_regx2|io_input_mux2x32|Equal1~0|dataa                                                     ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; pipelined_computer_original:PCO|pipeemreg:em_reg|malu[3] ; Rise       ; PCO|mem_stage|io_input_regx2|io_input_mux2x32|Equal1~0|dataa                                                     ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; pipelined_computer_original:PCO|pipeemreg:em_reg|malu[3] ; Fall       ; PCO|mem_stage|io_input_regx2|io_input_mux2x32|Equal1~1clkctrl|inclk[0]                                           ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; pipelined_computer_original:PCO|pipeemreg:em_reg|malu[3] ; Fall       ; PCO|mem_stage|io_input_regx2|io_input_mux2x32|Equal1~1clkctrl|inclk[0]                                           ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; pipelined_computer_original:PCO|pipeemreg:em_reg|malu[3] ; Fall       ; PCO|mem_stage|io_input_regx2|io_input_mux2x32|Equal1~1clkctrl|outclk                                             ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; pipelined_computer_original:PCO|pipeemreg:em_reg|malu[3] ; Fall       ; PCO|mem_stage|io_input_regx2|io_input_mux2x32|Equal1~1clkctrl|outclk                                             ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; pipelined_computer_original:PCO|pipeemreg:em_reg|malu[3] ; Fall       ; PCO|mem_stage|io_input_regx2|io_input_mux2x32|Equal1~1|combout                                                   ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; pipelined_computer_original:PCO|pipeemreg:em_reg|malu[3] ; Fall       ; PCO|mem_stage|io_input_regx2|io_input_mux2x32|Equal1~1|combout                                                   ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; pipelined_computer_original:PCO|pipeemreg:em_reg|malu[3] ; Fall       ; PCO|mem_stage|io_input_regx2|io_input_mux2x32|Equal1~1|datab                                                     ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; pipelined_computer_original:PCO|pipeemreg:em_reg|malu[3] ; Fall       ; PCO|mem_stage|io_input_regx2|io_input_mux2x32|Equal1~1|datab                                                     ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; pipelined_computer_original:PCO|pipeemreg:em_reg|malu[3] ; Fall       ; PCO|mem_stage|io_input_regx2|io_input_mux2x32|y[0]|datab                                                         ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; pipelined_computer_original:PCO|pipeemreg:em_reg|malu[3] ; Fall       ; PCO|mem_stage|io_input_regx2|io_input_mux2x32|y[0]|datab                                                         ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; pipelined_computer_original:PCO|pipeemreg:em_reg|malu[3] ; Fall       ; PCO|mem_stage|io_input_regx2|io_input_mux2x32|y[1]|datac                                                         ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; pipelined_computer_original:PCO|pipeemreg:em_reg|malu[3] ; Fall       ; PCO|mem_stage|io_input_regx2|io_input_mux2x32|y[1]|datac                                                         ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; pipelined_computer_original:PCO|pipeemreg:em_reg|malu[3] ; Fall       ; PCO|mem_stage|io_input_regx2|io_input_mux2x32|y[2]|datab                                                         ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; pipelined_computer_original:PCO|pipeemreg:em_reg|malu[3] ; Fall       ; PCO|mem_stage|io_input_regx2|io_input_mux2x32|y[2]|datab                                                         ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; pipelined_computer_original:PCO|pipeemreg:em_reg|malu[3] ; Fall       ; PCO|mem_stage|io_input_regx2|io_input_mux2x32|y[3]|datac                                                         ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; pipelined_computer_original:PCO|pipeemreg:em_reg|malu[3] ; Fall       ; PCO|mem_stage|io_input_regx2|io_input_mux2x32|y[3]|datac                                                         ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; pipelined_computer_original:PCO|pipeemreg:em_reg|malu[3] ; Fall       ; PCO|mem_stage|io_input_regx2|io_input_mux2x32|y[4]|datac                                                         ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; pipelined_computer_original:PCO|pipeemreg:em_reg|malu[3] ; Fall       ; PCO|mem_stage|io_input_regx2|io_input_mux2x32|y[4]|datac                                                         ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; pipelined_computer_original:PCO|pipeemreg:em_reg|malu[3] ; Rise       ; pipelined_computer_original:PCO|pipemem:mem_stage|io_input_reg:io_input_regx2|io_input_mux:io_input_mux2x32|y[0] ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; pipelined_computer_original:PCO|pipeemreg:em_reg|malu[3] ; Rise       ; pipelined_computer_original:PCO|pipemem:mem_stage|io_input_reg:io_input_regx2|io_input_mux:io_input_mux2x32|y[0] ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; pipelined_computer_original:PCO|pipeemreg:em_reg|malu[3] ; Rise       ; pipelined_computer_original:PCO|pipemem:mem_stage|io_input_reg:io_input_regx2|io_input_mux:io_input_mux2x32|y[1] ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; pipelined_computer_original:PCO|pipeemreg:em_reg|malu[3] ; Rise       ; pipelined_computer_original:PCO|pipemem:mem_stage|io_input_reg:io_input_regx2|io_input_mux:io_input_mux2x32|y[1] ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; pipelined_computer_original:PCO|pipeemreg:em_reg|malu[3] ; Rise       ; pipelined_computer_original:PCO|pipemem:mem_stage|io_input_reg:io_input_regx2|io_input_mux:io_input_mux2x32|y[2] ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; pipelined_computer_original:PCO|pipeemreg:em_reg|malu[3] ; Rise       ; pipelined_computer_original:PCO|pipemem:mem_stage|io_input_reg:io_input_regx2|io_input_mux:io_input_mux2x32|y[2] ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; pipelined_computer_original:PCO|pipeemreg:em_reg|malu[3] ; Rise       ; pipelined_computer_original:PCO|pipemem:mem_stage|io_input_reg:io_input_regx2|io_input_mux:io_input_mux2x32|y[3] ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; pipelined_computer_original:PCO|pipeemreg:em_reg|malu[3] ; Rise       ; pipelined_computer_original:PCO|pipemem:mem_stage|io_input_reg:io_input_regx2|io_input_mux:io_input_mux2x32|y[3] ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; pipelined_computer_original:PCO|pipeemreg:em_reg|malu[3] ; Rise       ; pipelined_computer_original:PCO|pipemem:mem_stage|io_input_reg:io_input_regx2|io_input_mux:io_input_mux2x32|y[4] ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; pipelined_computer_original:PCO|pipeemreg:em_reg|malu[3] ; Rise       ; pipelined_computer_original:PCO|pipemem:mem_stage|io_input_reg:io_input_regx2|io_input_mux:io_input_mux2x32|y[4] ;
+-------+--------------+----------------+------------------+----------------------------------------------------------+------------+------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------+
; Setup Times                                                              ;
+------------+------------+--------+--------+------------+-----------------+
; Data Port  ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+------------+------------+--------+--------+------------+-----------------+
; switch[*]  ; clock      ; 4.487  ; 4.487  ; Fall       ; clock           ;
;  switch[0] ; clock      ; 0.209  ; 0.209  ; Fall       ; clock           ;
;  switch[1] ; clock      ; 0.296  ; 0.296  ; Fall       ; clock           ;
;  switch[2] ; clock      ; 0.630  ; 0.630  ; Fall       ; clock           ;
;  switch[3] ; clock      ; -0.040 ; -0.040 ; Fall       ; clock           ;
;  switch[4] ; clock      ; 0.108  ; 0.108  ; Fall       ; clock           ;
;  switch[5] ; clock      ; 4.243  ; 4.243  ; Fall       ; clock           ;
;  switch[6] ; clock      ; 4.129  ; 4.129  ; Fall       ; clock           ;
;  switch[7] ; clock      ; 4.094  ; 4.094  ; Fall       ; clock           ;
;  switch[8] ; clock      ; 4.155  ; 4.155  ; Fall       ; clock           ;
;  switch[9] ; clock      ; 4.487  ; 4.487  ; Fall       ; clock           ;
+------------+------------+--------+--------+------------+-----------------+


+--------------------------------------------------------------------------+
; Hold Times                                                               ;
+------------+------------+--------+--------+------------+-----------------+
; Data Port  ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+------------+------------+--------+--------+------------+-----------------+
; switch[*]  ; clock      ; 0.270  ; 0.270  ; Fall       ; clock           ;
;  switch[0] ; clock      ; 0.021  ; 0.021  ; Fall       ; clock           ;
;  switch[1] ; clock      ; -0.066 ; -0.066 ; Fall       ; clock           ;
;  switch[2] ; clock      ; -0.400 ; -0.400 ; Fall       ; clock           ;
;  switch[3] ; clock      ; 0.270  ; 0.270  ; Fall       ; clock           ;
;  switch[4] ; clock      ; 0.122  ; 0.122  ; Fall       ; clock           ;
;  switch[5] ; clock      ; -4.013 ; -4.013 ; Fall       ; clock           ;
;  switch[6] ; clock      ; -3.899 ; -3.899 ; Fall       ; clock           ;
;  switch[7] ; clock      ; -3.864 ; -3.864 ; Fall       ; clock           ;
;  switch[8] ; clock      ; -3.925 ; -3.925 ; Fall       ; clock           ;
;  switch[9] ; clock      ; -4.257 ; -4.257 ; Fall       ; clock           ;
+------------+------------+--------+--------+------------+-----------------+


+-----------------------------------------------------------------------------------+
; Clock to Output Times                                                             ;
+---------------------+------------+--------+--------+------------+-----------------+
; Data Port           ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+---------------------+------------+--------+--------+------------+-----------------+
; out_digit0_high[*]  ; clock      ; 78.168 ; 78.168 ; Fall       ; clock           ;
;  out_digit0_high[0] ; clock      ; 77.948 ; 77.948 ; Fall       ; clock           ;
;  out_digit0_high[1] ; clock      ; 77.995 ; 77.995 ; Fall       ; clock           ;
;  out_digit0_high[2] ; clock      ; 77.973 ; 77.973 ; Fall       ; clock           ;
;  out_digit0_high[3] ; clock      ; 77.958 ; 77.958 ; Fall       ; clock           ;
;  out_digit0_high[4] ; clock      ; 77.958 ; 77.958 ; Fall       ; clock           ;
;  out_digit0_high[5] ; clock      ; 78.168 ; 78.168 ; Fall       ; clock           ;
;  out_digit0_high[6] ; clock      ; 77.999 ; 77.999 ; Fall       ; clock           ;
; out_digit0_low[*]   ; clock      ; 81.516 ; 81.516 ; Fall       ; clock           ;
;  out_digit0_low[0]  ; clock      ; 81.133 ; 81.133 ; Fall       ; clock           ;
;  out_digit0_low[1]  ; clock      ; 81.230 ; 81.230 ; Fall       ; clock           ;
;  out_digit0_low[2]  ; clock      ; 81.205 ; 81.205 ; Fall       ; clock           ;
;  out_digit0_low[3]  ; clock      ; 81.516 ; 81.516 ; Fall       ; clock           ;
;  out_digit0_low[4]  ; clock      ; 81.499 ; 81.499 ; Fall       ; clock           ;
;  out_digit0_low[5]  ; clock      ; 81.485 ; 81.485 ; Fall       ; clock           ;
;  out_digit0_low[6]  ; clock      ; 81.474 ; 81.474 ; Fall       ; clock           ;
; out_digit1_high[*]  ; clock      ; 75.899 ; 75.899 ; Fall       ; clock           ;
;  out_digit1_high[0] ; clock      ; 75.622 ; 75.622 ; Fall       ; clock           ;
;  out_digit1_high[1] ; clock      ; 75.609 ; 75.609 ; Fall       ; clock           ;
;  out_digit1_high[2] ; clock      ; 75.600 ; 75.600 ; Fall       ; clock           ;
;  out_digit1_high[3] ; clock      ; 75.643 ; 75.643 ; Fall       ; clock           ;
;  out_digit1_high[4] ; clock      ; 75.610 ; 75.610 ; Fall       ; clock           ;
;  out_digit1_high[5] ; clock      ; 75.899 ; 75.899 ; Fall       ; clock           ;
;  out_digit1_high[6] ; clock      ; 75.870 ; 75.870 ; Fall       ; clock           ;
; out_digit1_low[*]   ; clock      ; 83.912 ; 83.912 ; Fall       ; clock           ;
;  out_digit1_low[0]  ; clock      ; 83.698 ; 83.698 ; Fall       ; clock           ;
;  out_digit1_low[1]  ; clock      ; 83.912 ; 83.912 ; Fall       ; clock           ;
;  out_digit1_low[2]  ; clock      ; 83.743 ; 83.743 ; Fall       ; clock           ;
;  out_digit1_low[3]  ; clock      ; 83.408 ; 83.408 ; Fall       ; clock           ;
;  out_digit1_low[4]  ; clock      ; 83.203 ; 83.203 ; Fall       ; clock           ;
;  out_digit1_low[5]  ; clock      ; 83.240 ; 83.240 ; Fall       ; clock           ;
;  out_digit1_low[6]  ; clock      ; 83.711 ; 83.711 ; Fall       ; clock           ;
; out_digit2_high[*]  ; clock      ; 74.869 ; 74.869 ; Fall       ; clock           ;
;  out_digit2_high[0] ; clock      ; 74.425 ; 74.425 ; Fall       ; clock           ;
;  out_digit2_high[1] ; clock      ; 74.061 ; 74.061 ; Fall       ; clock           ;
;  out_digit2_high[2] ; clock      ; 74.689 ; 74.689 ; Fall       ; clock           ;
;  out_digit2_high[3] ; clock      ; 74.869 ; 74.869 ; Fall       ; clock           ;
;  out_digit2_high[4] ; clock      ; 74.524 ; 74.524 ; Fall       ; clock           ;
;  out_digit2_high[5] ; clock      ; 74.530 ; 74.530 ; Fall       ; clock           ;
;  out_digit2_high[6] ; clock      ; 74.040 ; 74.040 ; Fall       ; clock           ;
; out_digit2_low[*]   ; clock      ; 78.811 ; 78.811 ; Fall       ; clock           ;
;  out_digit2_low[0]  ; clock      ; 78.811 ; 78.811 ; Fall       ; clock           ;
;  out_digit2_low[1]  ; clock      ; 78.543 ; 78.543 ; Fall       ; clock           ;
;  out_digit2_low[2]  ; clock      ; 78.659 ; 78.659 ; Fall       ; clock           ;
;  out_digit2_low[3]  ; clock      ; 78.572 ; 78.572 ; Fall       ; clock           ;
;  out_digit2_low[4]  ; clock      ; 78.544 ; 78.544 ; Fall       ; clock           ;
;  out_digit2_low[5]  ; clock      ; 78.589 ; 78.589 ; Fall       ; clock           ;
;  out_digit2_low[6]  ; clock      ; 78.517 ; 78.517 ; Fall       ; clock           ;
+---------------------+------------+--------+--------+------------+-----------------+


+-----------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                     ;
+---------------------+------------+--------+--------+------------+-----------------+
; Data Port           ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+---------------------+------------+--------+--------+------------+-----------------+
; out_digit0_high[*]  ; clock      ; 10.809 ; 10.809 ; Fall       ; clock           ;
;  out_digit0_high[0] ; clock      ; 10.880 ; 10.880 ; Fall       ; clock           ;
;  out_digit0_high[1] ; clock      ; 10.869 ; 10.869 ; Fall       ; clock           ;
;  out_digit0_high[2] ; clock      ; 10.809 ; 10.809 ; Fall       ; clock           ;
;  out_digit0_high[3] ; clock      ; 10.825 ; 10.825 ; Fall       ; clock           ;
;  out_digit0_high[4] ; clock      ; 10.831 ; 10.831 ; Fall       ; clock           ;
;  out_digit0_high[5] ; clock      ; 11.031 ; 11.031 ; Fall       ; clock           ;
;  out_digit0_high[6] ; clock      ; 10.859 ; 10.859 ; Fall       ; clock           ;
; out_digit0_low[*]   ; clock      ; 9.168  ; 9.168  ; Fall       ; clock           ;
;  out_digit0_low[0]  ; clock      ; 9.168  ; 9.168  ; Fall       ; clock           ;
;  out_digit0_low[1]  ; clock      ; 9.262  ; 9.262  ; Fall       ; clock           ;
;  out_digit0_low[2]  ; clock      ; 9.262  ; 9.262  ; Fall       ; clock           ;
;  out_digit0_low[3]  ; clock      ; 9.548  ; 9.548  ; Fall       ; clock           ;
;  out_digit0_low[4]  ; clock      ; 9.500  ; 9.500  ; Fall       ; clock           ;
;  out_digit0_low[5]  ; clock      ; 9.519  ; 9.519  ; Fall       ; clock           ;
;  out_digit0_low[6]  ; clock      ; 9.507  ; 9.507  ; Fall       ; clock           ;
; out_digit1_high[*]  ; clock      ; 10.833 ; 10.833 ; Fall       ; clock           ;
;  out_digit1_high[0] ; clock      ; 10.855 ; 10.855 ; Fall       ; clock           ;
;  out_digit1_high[1] ; clock      ; 10.844 ; 10.844 ; Fall       ; clock           ;
;  out_digit1_high[2] ; clock      ; 10.833 ; 10.833 ; Fall       ; clock           ;
;  out_digit1_high[3] ; clock      ; 10.876 ; 10.876 ; Fall       ; clock           ;
;  out_digit1_high[4] ; clock      ; 10.845 ; 10.845 ; Fall       ; clock           ;
;  out_digit1_high[5] ; clock      ; 11.133 ; 11.133 ; Fall       ; clock           ;
;  out_digit1_high[6] ; clock      ; 11.105 ; 11.105 ; Fall       ; clock           ;
; out_digit1_low[*]   ; clock      ; 8.899  ; 8.899  ; Fall       ; clock           ;
;  out_digit1_low[0]  ; clock      ; 9.424  ; 9.424  ; Fall       ; clock           ;
;  out_digit1_low[1]  ; clock      ; 9.637  ; 9.637  ; Fall       ; clock           ;
;  out_digit1_low[2]  ; clock      ; 9.469  ; 9.469  ; Fall       ; clock           ;
;  out_digit1_low[3]  ; clock      ; 9.134  ; 9.134  ; Fall       ; clock           ;
;  out_digit1_low[4]  ; clock      ; 8.899  ; 8.899  ; Fall       ; clock           ;
;  out_digit1_low[5]  ; clock      ; 8.966  ; 8.966  ; Fall       ; clock           ;
;  out_digit1_low[6]  ; clock      ; 9.439  ; 9.439  ; Fall       ; clock           ;
; out_digit2_high[*]  ; clock      ; 11.272 ; 11.272 ; Fall       ; clock           ;
;  out_digit2_high[0] ; clock      ; 11.657 ; 11.657 ; Fall       ; clock           ;
;  out_digit2_high[1] ; clock      ; 11.293 ; 11.293 ; Fall       ; clock           ;
;  out_digit2_high[2] ; clock      ; 11.898 ; 11.898 ; Fall       ; clock           ;
;  out_digit2_high[3] ; clock      ; 12.100 ; 12.100 ; Fall       ; clock           ;
;  out_digit2_high[4] ; clock      ; 11.755 ; 11.755 ; Fall       ; clock           ;
;  out_digit2_high[5] ; clock      ; 11.762 ; 11.762 ; Fall       ; clock           ;
;  out_digit2_high[6] ; clock      ; 11.272 ; 11.272 ; Fall       ; clock           ;
; out_digit2_low[*]   ; clock      ; 7.814  ; 7.814  ; Fall       ; clock           ;
;  out_digit2_low[0]  ; clock      ; 8.109  ; 8.109  ; Fall       ; clock           ;
;  out_digit2_low[1]  ; clock      ; 7.841  ; 7.841  ; Fall       ; clock           ;
;  out_digit2_low[2]  ; clock      ; 7.964  ; 7.964  ; Fall       ; clock           ;
;  out_digit2_low[3]  ; clock      ; 7.878  ; 7.878  ; Fall       ; clock           ;
;  out_digit2_low[4]  ; clock      ; 7.851  ; 7.851  ; Fall       ; clock           ;
;  out_digit2_low[5]  ; clock      ; 7.898  ; 7.898  ; Fall       ; clock           ;
;  out_digit2_low[6]  ; clock      ; 7.814  ; 7.814  ; Fall       ; clock           ;
+---------------------+------------+--------+--------+------------+-----------------+


+-----------------------------------------------------------------------------------+
; Fast Model Setup Summary                                                          ;
+----------------------------------------------------------+--------+---------------+
; Clock                                                    ; Slack  ; End Point TNS ;
+----------------------------------------------------------+--------+---------------+
; clock                                                    ; -7.418 ; -2887.770     ;
; pipelined_computer_original:PCO|pipeemreg:em_reg|malu[3] ; 0.401  ; 0.000         ;
+----------------------------------------------------------+--------+---------------+


+-----------------------------------------------------------------------------------+
; Fast Model Hold Summary                                                           ;
+----------------------------------------------------------+--------+---------------+
; Clock                                                    ; Slack  ; End Point TNS ;
+----------------------------------------------------------+--------+---------------+
; clock                                                    ; -1.499 ; -75.582       ;
; pipelined_computer_original:PCO|pipeemreg:em_reg|malu[3] ; -0.324 ; -1.007        ;
+----------------------------------------------------------+--------+---------------+


-------------------------------
; Fast Model Recovery Summary ;
-------------------------------
No paths to report.


------------------------------
; Fast Model Removal Summary ;
------------------------------
No paths to report.


+-----------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width Summary                                            ;
+----------------------------------------------------------+--------+---------------+
; Clock                                                    ; Slack  ; End Point TNS ;
+----------------------------------------------------------+--------+---------------+
; clock                                                    ; -2.000 ; -1787.456     ;
; pipelined_computer_original:PCO|pipeemreg:em_reg|malu[3] ; 0.500  ; 0.000         ;
+----------------------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'clock'                                                                                                                                                                          ;
+--------+----------------------------------------------------------+----------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                ; To Node                                                  ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------+----------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -7.418 ; pipelined_computer_original:PCO|pipedereg:de_reg|ea[1]   ; pipelined_computer_original:PCO|pipeir:inst_reg|inst[13] ; clock        ; clock       ; 1.000        ; 0.000      ; 8.450      ;
; -7.418 ; pipelined_computer_original:PCO|pipedereg:de_reg|ea[1]   ; pipelined_computer_original:PCO|pipeir:inst_reg|dpc4[12] ; clock        ; clock       ; 1.000        ; 0.000      ; 8.450      ;
; -7.418 ; pipelined_computer_original:PCO|pipedereg:de_reg|ea[1]   ; pipelined_computer_original:PCO|pipeir:inst_reg|dpc4[13] ; clock        ; clock       ; 1.000        ; 0.000      ; 8.450      ;
; -7.418 ; pipelined_computer_original:PCO|pipedereg:de_reg|ea[1]   ; pipelined_computer_original:PCO|pipeir:inst_reg|dpc4[14] ; clock        ; clock       ; 1.000        ; 0.000      ; 8.450      ;
; -7.418 ; pipelined_computer_original:PCO|pipedereg:de_reg|ea[1]   ; pipelined_computer_original:PCO|pipeir:inst_reg|dpc4[15] ; clock        ; clock       ; 1.000        ; 0.000      ; 8.450      ;
; -7.418 ; pipelined_computer_original:PCO|pipedereg:de_reg|ea[1]   ; pipelined_computer_original:PCO|pipeir:inst_reg|dpc4[4]  ; clock        ; clock       ; 1.000        ; 0.000      ; 8.450      ;
; -7.416 ; pipelined_computer_original:PCO|pipedereg:de_reg|ea[1]   ; pipelined_computer_original:PCO|pipeir:inst_reg|inst[22] ; clock        ; clock       ; 1.000        ; -0.005     ; 8.443      ;
; -7.416 ; pipelined_computer_original:PCO|pipedereg:de_reg|ea[1]   ; pipelined_computer_original:PCO|pipeir:inst_reg|dpc4[24] ; clock        ; clock       ; 1.000        ; -0.005     ; 8.443      ;
; -7.416 ; pipelined_computer_original:PCO|pipedereg:de_reg|ea[1]   ; pipelined_computer_original:PCO|pipeir:inst_reg|dpc4[31] ; clock        ; clock       ; 1.000        ; -0.005     ; 8.443      ;
; -7.408 ; pipelined_computer_original:PCO|pipedereg:de_reg|ea[1]   ; pipelined_computer_original:PCO|pipeir:inst_reg|inst[30] ; clock        ; clock       ; 1.000        ; -0.001     ; 8.439      ;
; -7.408 ; pipelined_computer_original:PCO|pipedereg:de_reg|ea[1]   ; pipelined_computer_original:PCO|pipeir:inst_reg|inst[9]  ; clock        ; clock       ; 1.000        ; -0.001     ; 8.439      ;
; -7.408 ; pipelined_computer_original:PCO|pipedereg:de_reg|ea[1]   ; pipelined_computer_original:PCO|pipeir:inst_reg|dpc4[11] ; clock        ; clock       ; 1.000        ; -0.001     ; 8.439      ;
; -7.408 ; pipelined_computer_original:PCO|pipedereg:de_reg|ea[1]   ; pipelined_computer_original:PCO|pipeir:inst_reg|dpc4[28] ; clock        ; clock       ; 1.000        ; -0.001     ; 8.439      ;
; -7.402 ; pipelined_computer_original:PCO|pipedereg:de_reg|ea[1]   ; pipelined_computer_original:PCO|pipeir:inst_reg|inst[31] ; clock        ; clock       ; 1.000        ; -0.001     ; 8.433      ;
; -7.402 ; pipelined_computer_original:PCO|pipedereg:de_reg|ea[1]   ; pipelined_computer_original:PCO|pipeir:inst_reg|inst[25] ; clock        ; clock       ; 1.000        ; -0.001     ; 8.433      ;
; -7.402 ; pipelined_computer_original:PCO|pipedereg:de_reg|ea[1]   ; pipelined_computer_original:PCO|pipeir:inst_reg|inst[16] ; clock        ; clock       ; 1.000        ; -0.001     ; 8.433      ;
; -7.402 ; pipelined_computer_original:PCO|pipedereg:de_reg|ea[1]   ; pipelined_computer_original:PCO|pipeir:inst_reg|inst[11] ; clock        ; clock       ; 1.000        ; -0.001     ; 8.433      ;
; -7.387 ; pipelined_computer_original:PCO|pipedereg:de_reg|ea[1]   ; pipelined_computer_original:PCO|pipeir:inst_reg|inst[21] ; clock        ; clock       ; 1.000        ; 0.003      ; 8.422      ;
; -7.387 ; pipelined_computer_original:PCO|pipedereg:de_reg|ea[1]   ; pipelined_computer_original:PCO|pipeir:inst_reg|inst[20] ; clock        ; clock       ; 1.000        ; 0.003      ; 8.422      ;
; -7.387 ; pipelined_computer_original:PCO|pipedereg:de_reg|ea[1]   ; pipelined_computer_original:PCO|pipeir:inst_reg|dpc4[21] ; clock        ; clock       ; 1.000        ; 0.003      ; 8.422      ;
; -7.387 ; pipelined_computer_original:PCO|pipedereg:de_reg|ea[1]   ; pipelined_computer_original:PCO|pipeir:inst_reg|dpc4[22] ; clock        ; clock       ; 1.000        ; 0.003      ; 8.422      ;
; -7.387 ; pipelined_computer_original:PCO|pipedereg:de_reg|ea[1]   ; pipelined_computer_original:PCO|pipeir:inst_reg|dpc4[23] ; clock        ; clock       ; 1.000        ; 0.003      ; 8.422      ;
; -7.376 ; pipelined_computer_original:PCO|pipedereg:de_reg|ea[1]   ; pipelined_computer_original:PCO|pipeir:inst_reg|inst[2]  ; clock        ; clock       ; 1.000        ; 0.004      ; 8.412      ;
; -7.376 ; pipelined_computer_original:PCO|pipedereg:de_reg|ea[1]   ; pipelined_computer_original:PCO|pipeir:inst_reg|inst[8]  ; clock        ; clock       ; 1.000        ; 0.004      ; 8.412      ;
; -7.376 ; pipelined_computer_original:PCO|pipedereg:de_reg|ea[1]   ; pipelined_computer_original:PCO|pipeir:inst_reg|inst[6]  ; clock        ; clock       ; 1.000        ; 0.004      ; 8.412      ;
; -7.376 ; pipelined_computer_original:PCO|pipedereg:de_reg|ea[1]   ; pipelined_computer_original:PCO|pipeir:inst_reg|inst[7]  ; clock        ; clock       ; 1.000        ; 0.004      ; 8.412      ;
; -7.376 ; pipelined_computer_original:PCO|pipedereg:de_reg|ea[1]   ; pipelined_computer_original:PCO|pipeir:inst_reg|dpc4[8]  ; clock        ; clock       ; 1.000        ; 0.004      ; 8.412      ;
; -7.376 ; pipelined_computer_original:PCO|pipedereg:de_reg|ea[1]   ; pipelined_computer_original:PCO|pipeir:inst_reg|dpc4[9]  ; clock        ; clock       ; 1.000        ; 0.004      ; 8.412      ;
; -7.376 ; pipelined_computer_original:PCO|pipedereg:de_reg|ea[1]   ; pipelined_computer_original:PCO|pipeir:inst_reg|dpc4[10] ; clock        ; clock       ; 1.000        ; 0.004      ; 8.412      ;
; -7.376 ; pipelined_computer_original:PCO|pipedereg:de_reg|ea[1]   ; pipelined_computer_original:PCO|pipeir:inst_reg|dpc4[18] ; clock        ; clock       ; 1.000        ; 0.004      ; 8.412      ;
; -7.311 ; pipelined_computer_original:PCO|pipedereg:de_reg|ea[1]   ; pipelined_computer_original:PCO|pipepc:prog_cnt|pc[1]    ; clock        ; clock       ; 1.000        ; 0.006      ; 8.349      ;
; -7.311 ; pipelined_computer_original:PCO|pipedereg:de_reg|ea[1]   ; pipelined_computer_original:PCO|pipepc:prog_cnt|pc[0]    ; clock        ; clock       ; 1.000        ; 0.006      ; 8.349      ;
; -7.291 ; pipelined_computer_original:PCO|pipedereg:de_reg|ea[2]   ; pipelined_computer_original:PCO|pipeir:inst_reg|inst[13] ; clock        ; clock       ; 1.000        ; -0.005     ; 8.318      ;
; -7.291 ; pipelined_computer_original:PCO|pipedereg:de_reg|ea[2]   ; pipelined_computer_original:PCO|pipeir:inst_reg|dpc4[12] ; clock        ; clock       ; 1.000        ; -0.005     ; 8.318      ;
; -7.291 ; pipelined_computer_original:PCO|pipedereg:de_reg|ea[2]   ; pipelined_computer_original:PCO|pipeir:inst_reg|dpc4[13] ; clock        ; clock       ; 1.000        ; -0.005     ; 8.318      ;
; -7.291 ; pipelined_computer_original:PCO|pipedereg:de_reg|ea[2]   ; pipelined_computer_original:PCO|pipeir:inst_reg|dpc4[14] ; clock        ; clock       ; 1.000        ; -0.005     ; 8.318      ;
; -7.291 ; pipelined_computer_original:PCO|pipedereg:de_reg|ea[2]   ; pipelined_computer_original:PCO|pipeir:inst_reg|dpc4[15] ; clock        ; clock       ; 1.000        ; -0.005     ; 8.318      ;
; -7.291 ; pipelined_computer_original:PCO|pipedereg:de_reg|ea[2]   ; pipelined_computer_original:PCO|pipeir:inst_reg|dpc4[4]  ; clock        ; clock       ; 1.000        ; -0.005     ; 8.318      ;
; -7.289 ; pipelined_computer_original:PCO|pipedereg:de_reg|ea[2]   ; pipelined_computer_original:PCO|pipeir:inst_reg|inst[22] ; clock        ; clock       ; 1.000        ; -0.010     ; 8.311      ;
; -7.289 ; pipelined_computer_original:PCO|pipedereg:de_reg|ea[2]   ; pipelined_computer_original:PCO|pipeir:inst_reg|dpc4[24] ; clock        ; clock       ; 1.000        ; -0.010     ; 8.311      ;
; -7.289 ; pipelined_computer_original:PCO|pipedereg:de_reg|ea[2]   ; pipelined_computer_original:PCO|pipeir:inst_reg|dpc4[31] ; clock        ; clock       ; 1.000        ; -0.010     ; 8.311      ;
; -7.281 ; pipelined_computer_original:PCO|pipedereg:de_reg|ea[2]   ; pipelined_computer_original:PCO|pipeir:inst_reg|inst[30] ; clock        ; clock       ; 1.000        ; -0.006     ; 8.307      ;
; -7.281 ; pipelined_computer_original:PCO|pipedereg:de_reg|ea[2]   ; pipelined_computer_original:PCO|pipeir:inst_reg|inst[9]  ; clock        ; clock       ; 1.000        ; -0.006     ; 8.307      ;
; -7.281 ; pipelined_computer_original:PCO|pipedereg:de_reg|ea[2]   ; pipelined_computer_original:PCO|pipeir:inst_reg|dpc4[11] ; clock        ; clock       ; 1.000        ; -0.006     ; 8.307      ;
; -7.281 ; pipelined_computer_original:PCO|pipedereg:de_reg|ea[2]   ; pipelined_computer_original:PCO|pipeir:inst_reg|dpc4[28] ; clock        ; clock       ; 1.000        ; -0.006     ; 8.307      ;
; -7.275 ; pipelined_computer_original:PCO|pipedereg:de_reg|ea[2]   ; pipelined_computer_original:PCO|pipeir:inst_reg|inst[31] ; clock        ; clock       ; 1.000        ; -0.006     ; 8.301      ;
; -7.275 ; pipelined_computer_original:PCO|pipedereg:de_reg|ea[2]   ; pipelined_computer_original:PCO|pipeir:inst_reg|inst[25] ; clock        ; clock       ; 1.000        ; -0.006     ; 8.301      ;
; -7.275 ; pipelined_computer_original:PCO|pipedereg:de_reg|ea[2]   ; pipelined_computer_original:PCO|pipeir:inst_reg|inst[16] ; clock        ; clock       ; 1.000        ; -0.006     ; 8.301      ;
; -7.275 ; pipelined_computer_original:PCO|pipedereg:de_reg|ea[2]   ; pipelined_computer_original:PCO|pipeir:inst_reg|inst[11] ; clock        ; clock       ; 1.000        ; -0.006     ; 8.301      ;
; -7.274 ; pipelined_computer_original:PCO|pipedereg:de_reg|ea[1]   ; pipelined_computer_original:PCO|pipeir:inst_reg|inst[19] ; clock        ; clock       ; 1.000        ; 0.006      ; 8.312      ;
; -7.274 ; pipelined_computer_original:PCO|pipedereg:de_reg|ea[1]   ; pipelined_computer_original:PCO|pipeir:inst_reg|inst[5]  ; clock        ; clock       ; 1.000        ; 0.006      ; 8.312      ;
; -7.274 ; pipelined_computer_original:PCO|pipedereg:de_reg|ea[1]   ; pipelined_computer_original:PCO|pipeir:inst_reg|inst[0]  ; clock        ; clock       ; 1.000        ; 0.006      ; 8.312      ;
; -7.274 ; pipelined_computer_original:PCO|pipedereg:de_reg|ea[1]   ; pipelined_computer_original:PCO|pipeir:inst_reg|inst[3]  ; clock        ; clock       ; 1.000        ; 0.006      ; 8.312      ;
; -7.274 ; pipelined_computer_original:PCO|pipedereg:de_reg|ea[1]   ; pipelined_computer_original:PCO|pipeir:inst_reg|dpc4[7]  ; clock        ; clock       ; 1.000        ; 0.006      ; 8.312      ;
; -7.274 ; pipelined_computer_original:PCO|pipedereg:de_reg|ea[1]   ; pipelined_computer_original:PCO|pipeir:inst_reg|inst[12] ; clock        ; clock       ; 1.000        ; 0.006      ; 8.312      ;
; -7.274 ; pipelined_computer_original:PCO|pipedereg:de_reg|ea[1]   ; pipelined_computer_original:PCO|pipeir:inst_reg|dpc4[1]  ; clock        ; clock       ; 1.000        ; 0.006      ; 8.312      ;
; -7.274 ; pipelined_computer_original:PCO|pipedereg:de_reg|ea[1]   ; pipelined_computer_original:PCO|pipeir:inst_reg|dpc4[0]  ; clock        ; clock       ; 1.000        ; 0.006      ; 8.312      ;
; -7.273 ; pipelined_computer_original:PCO|pipedereg:de_reg|ea[1]   ; pipelined_computer_original:PCO|pipeir:inst_reg|inst[18] ; clock        ; clock       ; 1.000        ; 0.004      ; 8.309      ;
; -7.273 ; pipelined_computer_original:PCO|pipedereg:de_reg|ea[1]   ; pipelined_computer_original:PCO|pipeir:inst_reg|inst[15] ; clock        ; clock       ; 1.000        ; 0.004      ; 8.309      ;
; -7.273 ; pipelined_computer_original:PCO|pipedereg:de_reg|ea[1]   ; pipelined_computer_original:PCO|pipeir:inst_reg|inst[17] ; clock        ; clock       ; 1.000        ; 0.004      ; 8.309      ;
; -7.273 ; pipelined_computer_original:PCO|pipedereg:de_reg|ea[1]   ; pipelined_computer_original:PCO|pipeir:inst_reg|dpc4[16] ; clock        ; clock       ; 1.000        ; 0.004      ; 8.309      ;
; -7.273 ; pipelined_computer_original:PCO|pipedereg:de_reg|ea[1]   ; pipelined_computer_original:PCO|pipeir:inst_reg|dpc4[17] ; clock        ; clock       ; 1.000        ; 0.004      ; 8.309      ;
; -7.273 ; pipelined_computer_original:PCO|pipedereg:de_reg|ea[1]   ; pipelined_computer_original:PCO|pipeir:inst_reg|dpc4[19] ; clock        ; clock       ; 1.000        ; 0.004      ; 8.309      ;
; -7.273 ; pipelined_computer_original:PCO|pipedereg:de_reg|ea[1]   ; pipelined_computer_original:PCO|pipeir:inst_reg|dpc4[20] ; clock        ; clock       ; 1.000        ; 0.004      ; 8.309      ;
; -7.273 ; pipelined_computer_original:PCO|pipedereg:de_reg|ea[1]   ; pipelined_computer_original:PCO|pipeir:inst_reg|inst[1]  ; clock        ; clock       ; 1.000        ; 0.004      ; 8.309      ;
; -7.264 ; pipelined_computer_original:PCO|pipedereg:de_reg|ealuimm ; pipelined_computer_original:PCO|pipeir:inst_reg|inst[13] ; clock        ; clock       ; 1.000        ; -0.008     ; 8.288      ;
; -7.264 ; pipelined_computer_original:PCO|pipedereg:de_reg|ealuimm ; pipelined_computer_original:PCO|pipeir:inst_reg|dpc4[12] ; clock        ; clock       ; 1.000        ; -0.008     ; 8.288      ;
; -7.264 ; pipelined_computer_original:PCO|pipedereg:de_reg|ealuimm ; pipelined_computer_original:PCO|pipeir:inst_reg|dpc4[13] ; clock        ; clock       ; 1.000        ; -0.008     ; 8.288      ;
; -7.264 ; pipelined_computer_original:PCO|pipedereg:de_reg|ealuimm ; pipelined_computer_original:PCO|pipeir:inst_reg|dpc4[14] ; clock        ; clock       ; 1.000        ; -0.008     ; 8.288      ;
; -7.264 ; pipelined_computer_original:PCO|pipedereg:de_reg|ealuimm ; pipelined_computer_original:PCO|pipeir:inst_reg|dpc4[15] ; clock        ; clock       ; 1.000        ; -0.008     ; 8.288      ;
; -7.264 ; pipelined_computer_original:PCO|pipedereg:de_reg|ealuimm ; pipelined_computer_original:PCO|pipeir:inst_reg|dpc4[4]  ; clock        ; clock       ; 1.000        ; -0.008     ; 8.288      ;
; -7.262 ; pipelined_computer_original:PCO|pipedereg:de_reg|ealuimm ; pipelined_computer_original:PCO|pipeir:inst_reg|inst[22] ; clock        ; clock       ; 1.000        ; -0.013     ; 8.281      ;
; -7.262 ; pipelined_computer_original:PCO|pipedereg:de_reg|ealuimm ; pipelined_computer_original:PCO|pipeir:inst_reg|dpc4[24] ; clock        ; clock       ; 1.000        ; -0.013     ; 8.281      ;
; -7.262 ; pipelined_computer_original:PCO|pipedereg:de_reg|ealuimm ; pipelined_computer_original:PCO|pipeir:inst_reg|dpc4[31] ; clock        ; clock       ; 1.000        ; -0.013     ; 8.281      ;
; -7.260 ; pipelined_computer_original:PCO|pipedereg:de_reg|ea[2]   ; pipelined_computer_original:PCO|pipeir:inst_reg|inst[21] ; clock        ; clock       ; 1.000        ; -0.002     ; 8.290      ;
; -7.260 ; pipelined_computer_original:PCO|pipedereg:de_reg|ea[2]   ; pipelined_computer_original:PCO|pipeir:inst_reg|inst[20] ; clock        ; clock       ; 1.000        ; -0.002     ; 8.290      ;
; -7.260 ; pipelined_computer_original:PCO|pipedereg:de_reg|ea[2]   ; pipelined_computer_original:PCO|pipeir:inst_reg|dpc4[21] ; clock        ; clock       ; 1.000        ; -0.002     ; 8.290      ;
; -7.260 ; pipelined_computer_original:PCO|pipedereg:de_reg|ea[2]   ; pipelined_computer_original:PCO|pipeir:inst_reg|dpc4[22] ; clock        ; clock       ; 1.000        ; -0.002     ; 8.290      ;
; -7.260 ; pipelined_computer_original:PCO|pipedereg:de_reg|ea[2]   ; pipelined_computer_original:PCO|pipeir:inst_reg|dpc4[23] ; clock        ; clock       ; 1.000        ; -0.002     ; 8.290      ;
; -7.254 ; pipelined_computer_original:PCO|pipedereg:de_reg|ealuimm ; pipelined_computer_original:PCO|pipeir:inst_reg|inst[30] ; clock        ; clock       ; 1.000        ; -0.009     ; 8.277      ;
; -7.254 ; pipelined_computer_original:PCO|pipedereg:de_reg|ealuimm ; pipelined_computer_original:PCO|pipeir:inst_reg|inst[9]  ; clock        ; clock       ; 1.000        ; -0.009     ; 8.277      ;
; -7.254 ; pipelined_computer_original:PCO|pipedereg:de_reg|ealuimm ; pipelined_computer_original:PCO|pipeir:inst_reg|dpc4[11] ; clock        ; clock       ; 1.000        ; -0.009     ; 8.277      ;
; -7.254 ; pipelined_computer_original:PCO|pipedereg:de_reg|ealuimm ; pipelined_computer_original:PCO|pipeir:inst_reg|dpc4[28] ; clock        ; clock       ; 1.000        ; -0.009     ; 8.277      ;
; -7.249 ; pipelined_computer_original:PCO|pipedereg:de_reg|ea[2]   ; pipelined_computer_original:PCO|pipeir:inst_reg|inst[2]  ; clock        ; clock       ; 1.000        ; -0.001     ; 8.280      ;
; -7.249 ; pipelined_computer_original:PCO|pipedereg:de_reg|ea[2]   ; pipelined_computer_original:PCO|pipeir:inst_reg|inst[8]  ; clock        ; clock       ; 1.000        ; -0.001     ; 8.280      ;
; -7.249 ; pipelined_computer_original:PCO|pipedereg:de_reg|ea[2]   ; pipelined_computer_original:PCO|pipeir:inst_reg|inst[6]  ; clock        ; clock       ; 1.000        ; -0.001     ; 8.280      ;
; -7.249 ; pipelined_computer_original:PCO|pipedereg:de_reg|ea[2]   ; pipelined_computer_original:PCO|pipeir:inst_reg|inst[7]  ; clock        ; clock       ; 1.000        ; -0.001     ; 8.280      ;
; -7.249 ; pipelined_computer_original:PCO|pipedereg:de_reg|ea[2]   ; pipelined_computer_original:PCO|pipeir:inst_reg|dpc4[8]  ; clock        ; clock       ; 1.000        ; -0.001     ; 8.280      ;
; -7.249 ; pipelined_computer_original:PCO|pipedereg:de_reg|ea[2]   ; pipelined_computer_original:PCO|pipeir:inst_reg|dpc4[9]  ; clock        ; clock       ; 1.000        ; -0.001     ; 8.280      ;
; -7.249 ; pipelined_computer_original:PCO|pipedereg:de_reg|ea[2]   ; pipelined_computer_original:PCO|pipeir:inst_reg|dpc4[10] ; clock        ; clock       ; 1.000        ; -0.001     ; 8.280      ;
; -7.249 ; pipelined_computer_original:PCO|pipedereg:de_reg|ea[2]   ; pipelined_computer_original:PCO|pipeir:inst_reg|dpc4[18] ; clock        ; clock       ; 1.000        ; -0.001     ; 8.280      ;
; -7.248 ; pipelined_computer_original:PCO|pipedereg:de_reg|ealuimm ; pipelined_computer_original:PCO|pipeir:inst_reg|inst[31] ; clock        ; clock       ; 1.000        ; -0.009     ; 8.271      ;
; -7.248 ; pipelined_computer_original:PCO|pipedereg:de_reg|ealuimm ; pipelined_computer_original:PCO|pipeir:inst_reg|inst[25] ; clock        ; clock       ; 1.000        ; -0.009     ; 8.271      ;
; -7.248 ; pipelined_computer_original:PCO|pipedereg:de_reg|ealuimm ; pipelined_computer_original:PCO|pipeir:inst_reg|inst[16] ; clock        ; clock       ; 1.000        ; -0.009     ; 8.271      ;
; -7.248 ; pipelined_computer_original:PCO|pipedereg:de_reg|ealuimm ; pipelined_computer_original:PCO|pipeir:inst_reg|inst[11] ; clock        ; clock       ; 1.000        ; -0.009     ; 8.271      ;
; -7.240 ; pipelined_computer_original:PCO|pipedereg:de_reg|eshift  ; pipelined_computer_original:PCO|pipeir:inst_reg|inst[13] ; clock        ; clock       ; 1.000        ; -0.010     ; 8.262      ;
; -7.240 ; pipelined_computer_original:PCO|pipedereg:de_reg|eshift  ; pipelined_computer_original:PCO|pipeir:inst_reg|dpc4[12] ; clock        ; clock       ; 1.000        ; -0.010     ; 8.262      ;
; -7.240 ; pipelined_computer_original:PCO|pipedereg:de_reg|eshift  ; pipelined_computer_original:PCO|pipeir:inst_reg|dpc4[13] ; clock        ; clock       ; 1.000        ; -0.010     ; 8.262      ;
; -7.240 ; pipelined_computer_original:PCO|pipedereg:de_reg|eshift  ; pipelined_computer_original:PCO|pipeir:inst_reg|dpc4[14] ; clock        ; clock       ; 1.000        ; -0.010     ; 8.262      ;
; -7.240 ; pipelined_computer_original:PCO|pipedereg:de_reg|eshift  ; pipelined_computer_original:PCO|pipeir:inst_reg|dpc4[15] ; clock        ; clock       ; 1.000        ; -0.010     ; 8.262      ;
+--------+----------------------------------------------------------+----------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'pipelined_computer_original:PCO|pipeemreg:em_reg|malu[3]'                                                                                                                                                                                                                                                           ;
+-------+------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------+--------------+----------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                ; To Node                                                                                                          ; Launch Clock ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------+--------------+----------------------------------------------------------+--------------+------------+------------+
; 0.401 ; pipelined_computer_original:PCO|pipemem:mem_stage|io_input_reg:io_input_regx2|in_reg1[0] ; pipelined_computer_original:PCO|pipemem:mem_stage|io_input_reg:io_input_regx2|io_input_mux:io_input_mux2x32|y[0] ; clock        ; pipelined_computer_original:PCO|pipeemreg:em_reg|malu[3] ; 0.500        ; 0.968      ; 0.516      ;
; 0.426 ; pipelined_computer_original:PCO|pipemem:mem_stage|io_input_reg:io_input_regx2|in_reg0[0] ; pipelined_computer_original:PCO|pipemem:mem_stage|io_input_reg:io_input_regx2|io_input_mux:io_input_mux2x32|y[0] ; clock        ; pipelined_computer_original:PCO|pipeemreg:em_reg|malu[3] ; 0.500        ; 0.968      ; 0.491      ;
; 0.488 ; pipelined_computer_original:PCO|pipemem:mem_stage|io_input_reg:io_input_regx2|in_reg1[1] ; pipelined_computer_original:PCO|pipemem:mem_stage|io_input_reg:io_input_regx2|io_input_mux:io_input_mux2x32|y[1] ; clock        ; pipelined_computer_original:PCO|pipeemreg:em_reg|malu[3] ; 0.500        ; 0.903      ; 0.519      ;
; 0.491 ; pipelined_computer_original:PCO|pipemem:mem_stage|io_input_reg:io_input_regx2|in_reg1[2] ; pipelined_computer_original:PCO|pipemem:mem_stage|io_input_reg:io_input_regx2|io_input_mux:io_input_mux2x32|y[2] ; clock        ; pipelined_computer_original:PCO|pipeemreg:em_reg|malu[3] ; 0.500        ; 0.981      ; 0.519      ;
; 0.492 ; pipelined_computer_original:PCO|pipemem:mem_stage|io_input_reg:io_input_regx2|in_reg1[4] ; pipelined_computer_original:PCO|pipemem:mem_stage|io_input_reg:io_input_regx2|io_input_mux:io_input_mux2x32|y[4] ; clock        ; pipelined_computer_original:PCO|pipeemreg:em_reg|malu[3] ; 0.500        ; 0.902      ; 0.518      ;
; 0.503 ; pipelined_computer_original:PCO|pipemem:mem_stage|io_input_reg:io_input_regx2|in_reg1[3] ; pipelined_computer_original:PCO|pipemem:mem_stage|io_input_reg:io_input_regx2|io_input_mux:io_input_mux2x32|y[3] ; clock        ; pipelined_computer_original:PCO|pipeemreg:em_reg|malu[3] ; 0.500        ; 0.910      ; 0.515      ;
; 0.516 ; pipelined_computer_original:PCO|pipemem:mem_stage|io_input_reg:io_input_regx2|in_reg0[1] ; pipelined_computer_original:PCO|pipemem:mem_stage|io_input_reg:io_input_regx2|io_input_mux:io_input_mux2x32|y[1] ; clock        ; pipelined_computer_original:PCO|pipeemreg:em_reg|malu[3] ; 0.500        ; 0.903      ; 0.491      ;
; 0.518 ; pipelined_computer_original:PCO|pipemem:mem_stage|io_input_reg:io_input_regx2|in_reg0[2] ; pipelined_computer_original:PCO|pipemem:mem_stage|io_input_reg:io_input_regx2|io_input_mux:io_input_mux2x32|y[2] ; clock        ; pipelined_computer_original:PCO|pipeemreg:em_reg|malu[3] ; 0.500        ; 0.981      ; 0.492      ;
; 0.519 ; pipelined_computer_original:PCO|pipemem:mem_stage|io_input_reg:io_input_regx2|in_reg0[4] ; pipelined_computer_original:PCO|pipemem:mem_stage|io_input_reg:io_input_regx2|io_input_mux:io_input_mux2x32|y[4] ; clock        ; pipelined_computer_original:PCO|pipeemreg:em_reg|malu[3] ; 0.500        ; 0.902      ; 0.491      ;
; 0.528 ; pipelined_computer_original:PCO|pipemem:mem_stage|io_input_reg:io_input_regx2|in_reg0[3] ; pipelined_computer_original:PCO|pipemem:mem_stage|io_input_reg:io_input_regx2|io_input_mux:io_input_mux2x32|y[3] ; clock        ; pipelined_computer_original:PCO|pipeemreg:em_reg|malu[3] ; 0.500        ; 0.910      ; 0.490      ;
; 0.639 ; pipelined_computer_original:PCO|pipeemreg:em_reg|malu[2]                                 ; pipelined_computer_original:PCO|pipemem:mem_stage|io_input_reg:io_input_regx2|io_input_mux:io_input_mux2x32|y[1] ; clock        ; pipelined_computer_original:PCO|pipeemreg:em_reg|malu[3] ; 1.000        ; 0.898      ; 0.863      ;
; 0.687 ; pipelined_computer_original:PCO|pipeemreg:em_reg|malu[2]                                 ; pipelined_computer_original:PCO|pipemem:mem_stage|io_input_reg:io_input_regx2|io_input_mux:io_input_mux2x32|y[4] ; clock        ; pipelined_computer_original:PCO|pipeemreg:em_reg|malu[3] ; 1.000        ; 0.905      ; 0.826      ;
; 0.762 ; pipelined_computer_original:PCO|pipeemreg:em_reg|malu[2]                                 ; pipelined_computer_original:PCO|pipemem:mem_stage|io_input_reg:io_input_regx2|io_input_mux:io_input_mux2x32|y[0] ; clock        ; pipelined_computer_original:PCO|pipeemreg:em_reg|malu[3] ; 1.000        ; 0.968      ; 0.655      ;
; 0.853 ; pipelined_computer_original:PCO|pipeemreg:em_reg|malu[2]                                 ; pipelined_computer_original:PCO|pipemem:mem_stage|io_input_reg:io_input_regx2|io_input_mux:io_input_mux2x32|y[2] ; clock        ; pipelined_computer_original:PCO|pipeemreg:em_reg|malu[3] ; 1.000        ; 0.981      ; 0.657      ;
; 0.864 ; pipelined_computer_original:PCO|pipeemreg:em_reg|malu[2]                                 ; pipelined_computer_original:PCO|pipemem:mem_stage|io_input_reg:io_input_regx2|io_input_mux:io_input_mux2x32|y[3] ; clock        ; pipelined_computer_original:PCO|pipeemreg:em_reg|malu[3] ; 1.000        ; 0.910      ; 0.654      ;
+-------+------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------+--------------+----------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'clock'                                                                                                                                                                                                                                                                                                                                    ;
+--------+----------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                ; To Node                                                                                                                                                               ; Launch Clock                                             ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+-------------+--------------+------------+------------+
; -1.499 ; pipelined_computer_original:PCO|pipeemreg:em_reg|malu[3] ; pipelined_computer_original:PCO|pipedereg:de_reg|ea[3]                                                                                                                ; pipelined_computer_original:PCO|pipeemreg:em_reg|malu[3] ; clock       ; 0.000        ; 1.665      ; 0.459      ;
; -1.335 ; pipelined_computer_original:PCO|pipeemreg:em_reg|malu[3] ; pipelined_computer_original:PCO|pipedereg:de_reg|eb[3]                                                                                                                ; pipelined_computer_original:PCO|pipeemreg:em_reg|malu[3] ; clock       ; 0.000        ; 1.665      ; 0.623      ;
; -1.263 ; pipelined_computer_original:PCO|pipeemreg:em_reg|malu[3] ; pipelined_computer_original:PCO|pipemem:mem_stage|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_jsg1:auto_generated|ram_block1a8~porta_address_reg1 ; pipelined_computer_original:PCO|pipeemreg:em_reg|malu[3] ; clock       ; 0.000        ; 1.729      ; 0.745      ;
; -1.263 ; pipelined_computer_original:PCO|pipeemreg:em_reg|malu[3] ; pipelined_computer_original:PCO|pipemem:mem_stage|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_jsg1:auto_generated|ram_block1a0~porta_address_reg1 ; pipelined_computer_original:PCO|pipeemreg:em_reg|malu[3] ; clock       ; 0.000        ; 1.729      ; 0.745      ;
; -1.122 ; pipelined_computer_original:PCO|pipeemreg:em_reg|malu[3] ; pipelined_computer_original:PCO|pipemwreg:mw_reg|walu[3]                                                                                                              ; pipelined_computer_original:PCO|pipeemreg:em_reg|malu[3] ; clock       ; 0.000        ; 1.651      ; 0.822      ;
; -1.027 ; pipelined_computer_original:PCO|pipeemreg:em_reg|malu[3] ; pipelined_computer_original:PCO|pipepc:prog_cnt|pc[3]                                                                                                                 ; pipelined_computer_original:PCO|pipeemreg:em_reg|malu[3] ; clock       ; 0.000        ; 1.657      ; 0.923      ;
; -0.999 ; pipelined_computer_original:PCO|pipeemreg:em_reg|malu[3] ; pipelined_computer_original:PCO|pipedereg:de_reg|ea[3]                                                                                                                ; pipelined_computer_original:PCO|pipeemreg:em_reg|malu[3] ; clock       ; -0.500       ; 1.665      ; 0.459      ;
; -0.835 ; pipelined_computer_original:PCO|pipeemreg:em_reg|malu[3] ; pipelined_computer_original:PCO|pipedereg:de_reg|eb[3]                                                                                                                ; pipelined_computer_original:PCO|pipeemreg:em_reg|malu[3] ; clock       ; -0.500       ; 1.665      ; 0.623      ;
; -0.763 ; pipelined_computer_original:PCO|pipeemreg:em_reg|malu[3] ; pipelined_computer_original:PCO|pipemem:mem_stage|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_jsg1:auto_generated|ram_block1a8~porta_address_reg1 ; pipelined_computer_original:PCO|pipeemreg:em_reg|malu[3] ; clock       ; -0.500       ; 1.729      ; 0.745      ;
; -0.763 ; pipelined_computer_original:PCO|pipeemreg:em_reg|malu[3] ; pipelined_computer_original:PCO|pipemem:mem_stage|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_jsg1:auto_generated|ram_block1a0~porta_address_reg1 ; pipelined_computer_original:PCO|pipeemreg:em_reg|malu[3] ; clock       ; -0.500       ; 1.729      ; 0.745      ;
; -0.720 ; pipelined_computer_original:PCO|pipeemreg:em_reg|malu[3] ; pipelined_computer_original:PCO|pipemem:mem_stage|io_output_reg:io_output_regx3|out_port1[31]                                                                         ; pipelined_computer_original:PCO|pipeemreg:em_reg|malu[3] ; clock       ; 0.000        ; 1.665      ; 1.238      ;
; -0.622 ; pipelined_computer_original:PCO|pipeemreg:em_reg|malu[3] ; pipelined_computer_original:PCO|pipemwreg:mw_reg|walu[3]                                                                                                              ; pipelined_computer_original:PCO|pipeemreg:em_reg|malu[3] ; clock       ; -0.500       ; 1.651      ; 0.822      ;
; -0.527 ; pipelined_computer_original:PCO|pipeemreg:em_reg|malu[3] ; pipelined_computer_original:PCO|pipepc:prog_cnt|pc[3]                                                                                                                 ; pipelined_computer_original:PCO|pipeemreg:em_reg|malu[3] ; clock       ; -0.500       ; 1.657      ; 0.923      ;
; -0.507 ; pipelined_computer_original:PCO|pipeemreg:em_reg|malu[3] ; pipelined_computer_original:PCO|pipemem:mem_stage|io_output_reg:io_output_regx3|out_port2[10]                                                                         ; pipelined_computer_original:PCO|pipeemreg:em_reg|malu[3] ; clock       ; 0.000        ; 1.644      ; 1.430      ;
; -0.507 ; pipelined_computer_original:PCO|pipeemreg:em_reg|malu[3] ; pipelined_computer_original:PCO|pipemem:mem_stage|io_output_reg:io_output_regx3|out_port2[5]                                                                          ; pipelined_computer_original:PCO|pipeemreg:em_reg|malu[3] ; clock       ; 0.000        ; 1.644      ; 1.430      ;
; -0.507 ; pipelined_computer_original:PCO|pipeemreg:em_reg|malu[3] ; pipelined_computer_original:PCO|pipemem:mem_stage|io_output_reg:io_output_regx3|out_port2[0]                                                                          ; pipelined_computer_original:PCO|pipeemreg:em_reg|malu[3] ; clock       ; 0.000        ; 1.644      ; 1.430      ;
; -0.484 ; pipelined_computer_original:PCO|pipeemreg:em_reg|malu[3] ; pipelined_computer_original:PCO|pipeir:inst_reg|inst[4]                                                                                                               ; pipelined_computer_original:PCO|pipeemreg:em_reg|malu[3] ; clock       ; 0.000        ; 1.666      ; 1.475      ;
; -0.484 ; pipelined_computer_original:PCO|pipeemreg:em_reg|malu[3] ; pipelined_computer_original:PCO|pipeir:inst_reg|dpc4[26]                                                                                                              ; pipelined_computer_original:PCO|pipeemreg:em_reg|malu[3] ; clock       ; 0.000        ; 1.666      ; 1.475      ;
; -0.482 ; pipelined_computer_original:PCO|pipeemreg:em_reg|malu[3] ; pipelined_computer_original:PCO|pipeir:inst_reg|inst[23]                                                                                                              ; pipelined_computer_original:PCO|pipeemreg:em_reg|malu[3] ; clock       ; 0.000        ; 1.666      ; 1.477      ;
; -0.482 ; pipelined_computer_original:PCO|pipeemreg:em_reg|malu[3] ; pipelined_computer_original:PCO|pipeir:inst_reg|dpc4[29]                                                                                                              ; pipelined_computer_original:PCO|pipeemreg:em_reg|malu[3] ; clock       ; 0.000        ; 1.666      ; 1.477      ;
; -0.482 ; pipelined_computer_original:PCO|pipeemreg:em_reg|malu[3] ; pipelined_computer_original:PCO|pipemem:mem_stage|io_output_reg:io_output_regx3|out_port2[28]                                                                         ; pipelined_computer_original:PCO|pipeemreg:em_reg|malu[3] ; clock       ; 0.000        ; 1.666      ; 1.477      ;
; -0.482 ; pipelined_computer_original:PCO|pipeemreg:em_reg|malu[3] ; pipelined_computer_original:PCO|pipemem:mem_stage|io_output_reg:io_output_regx3|out_port2[27]                                                                         ; pipelined_computer_original:PCO|pipeemreg:em_reg|malu[3] ; clock       ; 0.000        ; 1.666      ; 1.477      ;
; -0.482 ; pipelined_computer_original:PCO|pipeemreg:em_reg|malu[3] ; pipelined_computer_original:PCO|pipemem:mem_stage|io_output_reg:io_output_regx3|out_port2[26]                                                                         ; pipelined_computer_original:PCO|pipeemreg:em_reg|malu[3] ; clock       ; 0.000        ; 1.666      ; 1.477      ;
; -0.482 ; pipelined_computer_original:PCO|pipeemreg:em_reg|malu[3] ; pipelined_computer_original:PCO|pipemem:mem_stage|io_output_reg:io_output_regx3|out_port2[24]                                                                         ; pipelined_computer_original:PCO|pipeemreg:em_reg|malu[3] ; clock       ; 0.000        ; 1.666      ; 1.477      ;
; -0.482 ; pipelined_computer_original:PCO|pipeemreg:em_reg|malu[3] ; pipelined_computer_original:PCO|pipemem:mem_stage|io_output_reg:io_output_regx3|out_port2[20]                                                                         ; pipelined_computer_original:PCO|pipeemreg:em_reg|malu[3] ; clock       ; 0.000        ; 1.666      ; 1.477      ;
; -0.482 ; pipelined_computer_original:PCO|pipeemreg:em_reg|malu[3] ; pipelined_computer_original:PCO|pipemem:mem_stage|io_output_reg:io_output_regx3|out_port2[18]                                                                         ; pipelined_computer_original:PCO|pipeemreg:em_reg|malu[3] ; clock       ; 0.000        ; 1.666      ; 1.477      ;
; -0.482 ; pipelined_computer_original:PCO|pipeemreg:em_reg|malu[3] ; pipelined_computer_original:PCO|pipemem:mem_stage|io_output_reg:io_output_regx3|out_port2[16]                                                                         ; pipelined_computer_original:PCO|pipeemreg:em_reg|malu[3] ; clock       ; 0.000        ; 1.666      ; 1.477      ;
; -0.481 ; pipelined_computer_original:PCO|pipeemreg:em_reg|malu[3] ; pipelined_computer_original:PCO|pipeir:inst_reg|inst[24]                                                                                                              ; pipelined_computer_original:PCO|pipeemreg:em_reg|malu[3] ; clock       ; 0.000        ; 1.666      ; 1.478      ;
; -0.481 ; pipelined_computer_original:PCO|pipeemreg:em_reg|malu[3] ; pipelined_computer_original:PCO|pipeir:inst_reg|dpc4[25]                                                                                                              ; pipelined_computer_original:PCO|pipeemreg:em_reg|malu[3] ; clock       ; 0.000        ; 1.666      ; 1.478      ;
; -0.481 ; pipelined_computer_original:PCO|pipeemreg:em_reg|malu[3] ; pipelined_computer_original:PCO|pipeir:inst_reg|dpc4[27]                                                                                                              ; pipelined_computer_original:PCO|pipeemreg:em_reg|malu[3] ; clock       ; 0.000        ; 1.666      ; 1.478      ;
; -0.481 ; pipelined_computer_original:PCO|pipeemreg:em_reg|malu[3] ; pipelined_computer_original:PCO|pipeir:inst_reg|dpc4[30]                                                                                                              ; pipelined_computer_original:PCO|pipeemreg:em_reg|malu[3] ; clock       ; 0.000        ; 1.666      ; 1.478      ;
; -0.479 ; pipelined_computer_original:PCO|pipeemreg:em_reg|malu[3] ; pipelined_computer_original:PCO|pipeir:inst_reg|inst[10]                                                                                                              ; pipelined_computer_original:PCO|pipeemreg:em_reg|malu[3] ; clock       ; 0.000        ; 1.666      ; 1.480      ;
; -0.479 ; pipelined_computer_original:PCO|pipeemreg:em_reg|malu[3] ; pipelined_computer_original:PCO|pipeir:inst_reg|dpc4[5]                                                                                                               ; pipelined_computer_original:PCO|pipeemreg:em_reg|malu[3] ; clock       ; 0.000        ; 1.666      ; 1.480      ;
; -0.477 ; pipelined_computer_original:PCO|pipeemreg:em_reg|malu[3] ; pipelined_computer_original:PCO|pipeir:inst_reg|dpc4[3]                                                                                                               ; pipelined_computer_original:PCO|pipeemreg:em_reg|malu[3] ; clock       ; 0.000        ; 1.666      ; 1.482      ;
; -0.477 ; pipelined_computer_original:PCO|pipeemreg:em_reg|malu[3] ; pipelined_computer_original:PCO|pipeir:inst_reg|dpc4[2]                                                                                                               ; pipelined_computer_original:PCO|pipeemreg:em_reg|malu[3] ; clock       ; 0.000        ; 1.666      ; 1.482      ;
; -0.476 ; pipelined_computer_original:PCO|pipeemreg:em_reg|malu[3] ; pipelined_computer_original:PCO|pipeir:inst_reg|inst[14]                                                                                                              ; pipelined_computer_original:PCO|pipeemreg:em_reg|malu[3] ; clock       ; 0.000        ; 1.666      ; 1.483      ;
; -0.476 ; pipelined_computer_original:PCO|pipeemreg:em_reg|malu[3] ; pipelined_computer_original:PCO|pipeir:inst_reg|dpc4[6]                                                                                                               ; pipelined_computer_original:PCO|pipeemreg:em_reg|malu[3] ; clock       ; 0.000        ; 1.666      ; 1.483      ;
; -0.450 ; pipelined_computer_original:PCO|pipeemreg:em_reg|malu[3] ; pipelined_computer_original:PCO|pipemem:mem_stage|io_output_reg:io_output_regx3|out_port2[19]                                                                         ; pipelined_computer_original:PCO|pipeemreg:em_reg|malu[3] ; clock       ; 0.000        ; 1.642      ; 1.485      ;
; -0.449 ; pipelined_computer_original:PCO|pipeemreg:em_reg|malu[3] ; pipelined_computer_original:PCO|pipeir:inst_reg|dpc4[21]                                                                                                              ; pipelined_computer_original:PCO|pipeemreg:em_reg|malu[3] ; clock       ; 0.000        ; 1.665      ; 1.509      ;
; -0.448 ; pipelined_computer_original:PCO|pipeemreg:em_reg|malu[3] ; pipelined_computer_original:PCO|pipeir:inst_reg|inst[20]                                                                                                              ; pipelined_computer_original:PCO|pipeemreg:em_reg|malu[3] ; clock       ; 0.000        ; 1.665      ; 1.510      ;
; -0.447 ; pipelined_computer_original:PCO|pipeemreg:em_reg|malu[3] ; pipelined_computer_original:PCO|pipeir:inst_reg|inst[21]                                                                                                              ; pipelined_computer_original:PCO|pipeemreg:em_reg|malu[3] ; clock       ; 0.000        ; 1.665      ; 1.511      ;
; -0.446 ; pipelined_computer_original:PCO|pipeemreg:em_reg|malu[3] ; pipelined_computer_original:PCO|pipeir:inst_reg|dpc4[23]                                                                                                              ; pipelined_computer_original:PCO|pipeemreg:em_reg|malu[3] ; clock       ; 0.000        ; 1.665      ; 1.512      ;
; -0.445 ; pipelined_computer_original:PCO|pipeemreg:em_reg|malu[3] ; pipelined_computer_original:PCO|pipeir:inst_reg|dpc4[22]                                                                                                              ; pipelined_computer_original:PCO|pipeemreg:em_reg|malu[3] ; clock       ; 0.000        ; 1.665      ; 1.513      ;
; -0.441 ; pipelined_computer_original:PCO|pipeemreg:em_reg|malu[3] ; pipelined_computer_original:PCO|pipemem:mem_stage|io_output_reg:io_output_regx3|out_port2[31]                                                                         ; pipelined_computer_original:PCO|pipeemreg:em_reg|malu[3] ; clock       ; 0.000        ; 1.642      ; 1.494      ;
; -0.441 ; pipelined_computer_original:PCO|pipeemreg:em_reg|malu[3] ; pipelined_computer_original:PCO|pipemem:mem_stage|io_output_reg:io_output_regx3|out_port2[25]                                                                         ; pipelined_computer_original:PCO|pipeemreg:em_reg|malu[3] ; clock       ; 0.000        ; 1.642      ; 1.494      ;
; -0.441 ; pipelined_computer_original:PCO|pipeemreg:em_reg|malu[3] ; pipelined_computer_original:PCO|pipemem:mem_stage|io_output_reg:io_output_regx3|out_port2[23]                                                                         ; pipelined_computer_original:PCO|pipeemreg:em_reg|malu[3] ; clock       ; 0.000        ; 1.642      ; 1.494      ;
; -0.441 ; pipelined_computer_original:PCO|pipeemreg:em_reg|malu[3] ; pipelined_computer_original:PCO|pipemem:mem_stage|io_output_reg:io_output_regx3|out_port2[22]                                                                         ; pipelined_computer_original:PCO|pipeemreg:em_reg|malu[3] ; clock       ; 0.000        ; 1.642      ; 1.494      ;
; -0.441 ; pipelined_computer_original:PCO|pipeemreg:em_reg|malu[3] ; pipelined_computer_original:PCO|pipemem:mem_stage|io_output_reg:io_output_regx3|out_port2[17]                                                                         ; pipelined_computer_original:PCO|pipeemreg:em_reg|malu[3] ; clock       ; 0.000        ; 1.642      ; 1.494      ;
; -0.441 ; pipelined_computer_original:PCO|pipeemreg:em_reg|malu[3] ; pipelined_computer_original:PCO|pipemem:mem_stage|io_output_reg:io_output_regx3|out_port2[15]                                                                         ; pipelined_computer_original:PCO|pipeemreg:em_reg|malu[3] ; clock       ; 0.000        ; 1.642      ; 1.494      ;
; -0.441 ; pipelined_computer_original:PCO|pipeemreg:em_reg|malu[3] ; pipelined_computer_original:PCO|pipemem:mem_stage|io_output_reg:io_output_regx3|out_port2[11]                                                                         ; pipelined_computer_original:PCO|pipeemreg:em_reg|malu[3] ; clock       ; 0.000        ; 1.642      ; 1.494      ;
; -0.441 ; pipelined_computer_original:PCO|pipeemreg:em_reg|malu[3] ; pipelined_computer_original:PCO|pipemem:mem_stage|io_output_reg:io_output_regx3|out_port2[3]                                                                          ; pipelined_computer_original:PCO|pipeemreg:em_reg|malu[3] ; clock       ; 0.000        ; 1.642      ; 1.494      ;
; -0.441 ; pipelined_computer_original:PCO|pipeemreg:em_reg|malu[3] ; pipelined_computer_original:PCO|pipemem:mem_stage|io_output_reg:io_output_regx3|out_port2[2]                                                                          ; pipelined_computer_original:PCO|pipeemreg:em_reg|malu[3] ; clock       ; 0.000        ; 1.642      ; 1.494      ;
; -0.436 ; pipelined_computer_original:PCO|pipeemreg:em_reg|malu[3] ; pipelined_computer_original:PCO|pipemem:mem_stage|io_output_reg:io_output_regx3|out_port2[7]                                                                          ; pipelined_computer_original:PCO|pipeemreg:em_reg|malu[3] ; clock       ; 0.000        ; 1.652      ; 1.509      ;
; -0.432 ; pipelined_computer_original:PCO|pipeemreg:em_reg|malu[3] ; pipelined_computer_original:PCO|pipemem:mem_stage|io_output_reg:io_output_regx3|out_port0[31]                                                                         ; pipelined_computer_original:PCO|pipeemreg:em_reg|malu[3] ; clock       ; 0.000        ; 1.666      ; 1.527      ;
; -0.432 ; pipelined_computer_original:PCO|pipeemreg:em_reg|malu[3] ; pipelined_computer_original:PCO|pipemem:mem_stage|io_output_reg:io_output_regx3|out_port0[28]                                                                         ; pipelined_computer_original:PCO|pipeemreg:em_reg|malu[3] ; clock       ; 0.000        ; 1.666      ; 1.527      ;
; -0.432 ; pipelined_computer_original:PCO|pipeemreg:em_reg|malu[3] ; pipelined_computer_original:PCO|pipemem:mem_stage|io_output_reg:io_output_regx3|out_port0[27]                                                                         ; pipelined_computer_original:PCO|pipeemreg:em_reg|malu[3] ; clock       ; 0.000        ; 1.666      ; 1.527      ;
; -0.432 ; pipelined_computer_original:PCO|pipeemreg:em_reg|malu[3] ; pipelined_computer_original:PCO|pipemem:mem_stage|io_output_reg:io_output_regx3|out_port0[26]                                                                         ; pipelined_computer_original:PCO|pipeemreg:em_reg|malu[3] ; clock       ; 0.000        ; 1.666      ; 1.527      ;
; -0.432 ; pipelined_computer_original:PCO|pipeemreg:em_reg|malu[3] ; pipelined_computer_original:PCO|pipemem:mem_stage|io_output_reg:io_output_regx3|out_port0[23]                                                                         ; pipelined_computer_original:PCO|pipeemreg:em_reg|malu[3] ; clock       ; 0.000        ; 1.666      ; 1.527      ;
; -0.432 ; pipelined_computer_original:PCO|pipeemreg:em_reg|malu[3] ; pipelined_computer_original:PCO|pipemem:mem_stage|io_output_reg:io_output_regx3|out_port0[18]                                                                         ; pipelined_computer_original:PCO|pipeemreg:em_reg|malu[3] ; clock       ; 0.000        ; 1.666      ; 1.527      ;
; -0.432 ; pipelined_computer_original:PCO|pipeemreg:em_reg|malu[3] ; pipelined_computer_original:PCO|pipemem:mem_stage|io_output_reg:io_output_regx3|out_port0[7]                                                                          ; pipelined_computer_original:PCO|pipeemreg:em_reg|malu[3] ; clock       ; 0.000        ; 1.666      ; 1.527      ;
; -0.432 ; pipelined_computer_original:PCO|pipeemreg:em_reg|malu[3] ; pipelined_computer_original:PCO|pipemem:mem_stage|io_output_reg:io_output_regx3|out_port0[0]                                                                          ; pipelined_computer_original:PCO|pipeemreg:em_reg|malu[3] ; clock       ; 0.000        ; 1.666      ; 1.527      ;
; -0.429 ; pipelined_computer_original:PCO|pipeemreg:em_reg|malu[3] ; pipelined_computer_original:PCO|pipeir:inst_reg|inst[6]                                                                                                               ; pipelined_computer_original:PCO|pipeemreg:em_reg|malu[3] ; clock       ; 0.000        ; 1.666      ; 1.530      ;
; -0.428 ; pipelined_computer_original:PCO|pipeemreg:em_reg|malu[3] ; pipelined_computer_original:PCO|pipeir:inst_reg|inst[8]                                                                                                               ; pipelined_computer_original:PCO|pipeemreg:em_reg|malu[3] ; clock       ; 0.000        ; 1.666      ; 1.531      ;
; -0.410 ; pipelined_computer_original:PCO|pipeemreg:em_reg|malu[3] ; pipelined_computer_original:PCO|pipeir:inst_reg|inst[7]                                                                                                               ; pipelined_computer_original:PCO|pipeemreg:em_reg|malu[3] ; clock       ; 0.000        ; 1.666      ; 1.549      ;
; -0.409 ; pipelined_computer_original:PCO|pipeemreg:em_reg|malu[3] ; pipelined_computer_original:PCO|pipeir:inst_reg|dpc4[9]                                                                                                               ; pipelined_computer_original:PCO|pipeemreg:em_reg|malu[3] ; clock       ; 0.000        ; 1.666      ; 1.550      ;
; -0.409 ; pipelined_computer_original:PCO|pipeemreg:em_reg|malu[3] ; pipelined_computer_original:PCO|pipeir:inst_reg|dpc4[10]                                                                                                              ; pipelined_computer_original:PCO|pipeemreg:em_reg|malu[3] ; clock       ; 0.000        ; 1.666      ; 1.550      ;
; -0.409 ; pipelined_computer_original:PCO|pipeemreg:em_reg|malu[3] ; pipelined_computer_original:PCO|pipeir:inst_reg|dpc4[18]                                                                                                              ; pipelined_computer_original:PCO|pipeemreg:em_reg|malu[3] ; clock       ; 0.000        ; 1.666      ; 1.550      ;
; -0.408 ; pipelined_computer_original:PCO|pipeemreg:em_reg|malu[3] ; pipelined_computer_original:PCO|pipeir:inst_reg|inst[2]                                                                                                               ; pipelined_computer_original:PCO|pipeemreg:em_reg|malu[3] ; clock       ; 0.000        ; 1.666      ; 1.551      ;
; -0.407 ; pipelined_computer_original:PCO|pipeemreg:em_reg|malu[3] ; pipelined_computer_original:PCO|pipeir:inst_reg|dpc4[8]                                                                                                               ; pipelined_computer_original:PCO|pipeemreg:em_reg|malu[3] ; clock       ; 0.000        ; 1.666      ; 1.552      ;
; -0.407 ; pipelined_computer_original:PCO|pipeemreg:em_reg|malu[3] ; pipelined_computer_original:PCO|pipemem:mem_stage|io_output_reg:io_output_regx3|out_port2[13]                                                                         ; pipelined_computer_original:PCO|pipeemreg:em_reg|malu[3] ; clock       ; 0.000        ; 1.643      ; 1.529      ;
; -0.407 ; pipelined_computer_original:PCO|pipeemreg:em_reg|malu[3] ; pipelined_computer_original:PCO|pipemem:mem_stage|io_output_reg:io_output_regx3|out_port2[9]                                                                          ; pipelined_computer_original:PCO|pipeemreg:em_reg|malu[3] ; clock       ; 0.000        ; 1.643      ; 1.529      ;
; -0.407 ; pipelined_computer_original:PCO|pipeemreg:em_reg|malu[3] ; pipelined_computer_original:PCO|pipemem:mem_stage|io_output_reg:io_output_regx3|out_port2[8]                                                                          ; pipelined_computer_original:PCO|pipeemreg:em_reg|malu[3] ; clock       ; 0.000        ; 1.643      ; 1.529      ;
; -0.406 ; pipelined_computer_original:PCO|pipeemreg:em_reg|malu[3] ; pipelined_computer_original:PCO|pipemem:mem_stage|io_output_reg:io_output_regx3|out_port0[10]                                                                         ; pipelined_computer_original:PCO|pipeemreg:em_reg|malu[3] ; clock       ; 0.000        ; 1.668      ; 1.555      ;
; -0.406 ; pipelined_computer_original:PCO|pipeemreg:em_reg|malu[3] ; pipelined_computer_original:PCO|pipemem:mem_stage|io_output_reg:io_output_regx3|out_port0[3]                                                                          ; pipelined_computer_original:PCO|pipeemreg:em_reg|malu[3] ; clock       ; 0.000        ; 1.668      ; 1.555      ;
; -0.406 ; pipelined_computer_original:PCO|pipeemreg:em_reg|malu[3] ; pipelined_computer_original:PCO|pipemem:mem_stage|io_output_reg:io_output_regx3|out_port0[1]                                                                          ; pipelined_computer_original:PCO|pipeemreg:em_reg|malu[3] ; clock       ; 0.000        ; 1.668      ; 1.555      ;
; -0.404 ; pipelined_computer_original:PCO|pipeemreg:em_reg|malu[3] ; pipelined_computer_original:PCO|pipemem:mem_stage|io_output_reg:io_output_regx3|out_port0[14]                                                                         ; pipelined_computer_original:PCO|pipeemreg:em_reg|malu[3] ; clock       ; 0.000        ; 1.668      ; 1.557      ;
; -0.399 ; pipelined_computer_original:PCO|pipeemreg:em_reg|malu[3] ; pipelined_computer_original:PCO|pipeir:inst_reg|inst[19]                                                                                                              ; pipelined_computer_original:PCO|pipeemreg:em_reg|malu[3] ; clock       ; 0.000        ; 1.668      ; 1.562      ;
; -0.399 ; pipelined_computer_original:PCO|pipeemreg:em_reg|malu[3] ; pipelined_computer_original:PCO|pipeir:inst_reg|inst[12]                                                                                                              ; pipelined_computer_original:PCO|pipeemreg:em_reg|malu[3] ; clock       ; 0.000        ; 1.668      ; 1.562      ;
; -0.398 ; pipelined_computer_original:PCO|pipeemreg:em_reg|malu[3] ; pipelined_computer_original:PCO|pipeir:inst_reg|inst[27]                                                                                                              ; pipelined_computer_original:PCO|pipeemreg:em_reg|malu[3] ; clock       ; 0.000        ; 1.657      ; 1.552      ;
; -0.397 ; pipelined_computer_original:PCO|pipeemreg:em_reg|malu[3] ; pipelined_computer_original:PCO|pipeir:inst_reg|inst[28]                                                                                                              ; pipelined_computer_original:PCO|pipeemreg:em_reg|malu[3] ; clock       ; 0.000        ; 1.657      ; 1.553      ;
; -0.395 ; pipelined_computer_original:PCO|pipeemreg:em_reg|malu[3] ; pipelined_computer_original:PCO|pipeir:inst_reg|dpc4[7]                                                                                                               ; pipelined_computer_original:PCO|pipeemreg:em_reg|malu[3] ; clock       ; 0.000        ; 1.668      ; 1.566      ;
; -0.391 ; pipelined_computer_original:PCO|pipeemreg:em_reg|malu[3] ; pipelined_computer_original:PCO|pipeir:inst_reg|dpc4[1]                                                                                                               ; pipelined_computer_original:PCO|pipeemreg:em_reg|malu[3] ; clock       ; 0.000        ; 1.668      ; 1.570      ;
; -0.391 ; pipelined_computer_original:PCO|pipeemreg:em_reg|malu[3] ; pipelined_computer_original:PCO|pipeir:inst_reg|dpc4[0]                                                                                                               ; pipelined_computer_original:PCO|pipeemreg:em_reg|malu[3] ; clock       ; 0.000        ; 1.668      ; 1.570      ;
; -0.390 ; pipelined_computer_original:PCO|pipeemreg:em_reg|malu[3] ; pipelined_computer_original:PCO|pipeir:inst_reg|inst[25]                                                                                                              ; pipelined_computer_original:PCO|pipeemreg:em_reg|malu[3] ; clock       ; 0.000        ; 1.661      ; 1.564      ;
; -0.390 ; pipelined_computer_original:PCO|pipeemreg:em_reg|malu[3] ; pipelined_computer_original:PCO|pipeir:inst_reg|inst[5]                                                                                                               ; pipelined_computer_original:PCO|pipeemreg:em_reg|malu[3] ; clock       ; 0.000        ; 1.668      ; 1.571      ;
; -0.390 ; pipelined_computer_original:PCO|pipeemreg:em_reg|malu[3] ; pipelined_computer_original:PCO|pipeir:inst_reg|inst[0]                                                                                                               ; pipelined_computer_original:PCO|pipeemreg:em_reg|malu[3] ; clock       ; 0.000        ; 1.668      ; 1.571      ;
; -0.390 ; pipelined_computer_original:PCO|pipeemreg:em_reg|malu[3] ; pipelined_computer_original:PCO|pipeir:inst_reg|inst[3]                                                                                                               ; pipelined_computer_original:PCO|pipeemreg:em_reg|malu[3] ; clock       ; 0.000        ; 1.668      ; 1.571      ;
; -0.387 ; pipelined_computer_original:PCO|pipeemreg:em_reg|malu[3] ; pipelined_computer_original:PCO|pipeir:inst_reg|inst[11]                                                                                                              ; pipelined_computer_original:PCO|pipeemreg:em_reg|malu[3] ; clock       ; 0.000        ; 1.661      ; 1.567      ;
; -0.386 ; pipelined_computer_original:PCO|pipeemreg:em_reg|malu[3] ; pipelined_computer_original:PCO|pipeir:inst_reg|inst[16]                                                                                                              ; pipelined_computer_original:PCO|pipeemreg:em_reg|malu[3] ; clock       ; 0.000        ; 1.661      ; 1.568      ;
; -0.386 ; pipelined_computer_original:PCO|pipeemreg:em_reg|malu[3] ; pipelined_computer_original:PCO|pipemem:mem_stage|io_output_reg:io_output_regx3|out_port1[29]                                                                         ; pipelined_computer_original:PCO|pipeemreg:em_reg|malu[3] ; clock       ; 0.000        ; 1.642      ; 1.549      ;
; -0.386 ; pipelined_computer_original:PCO|pipeemreg:em_reg|malu[3] ; pipelined_computer_original:PCO|pipemem:mem_stage|io_output_reg:io_output_regx3|out_port1[28]                                                                         ; pipelined_computer_original:PCO|pipeemreg:em_reg|malu[3] ; clock       ; 0.000        ; 1.642      ; 1.549      ;
; -0.386 ; pipelined_computer_original:PCO|pipeemreg:em_reg|malu[3] ; pipelined_computer_original:PCO|pipemem:mem_stage|io_output_reg:io_output_regx3|out_port1[26]                                                                         ; pipelined_computer_original:PCO|pipeemreg:em_reg|malu[3] ; clock       ; 0.000        ; 1.642      ; 1.549      ;
; -0.386 ; pipelined_computer_original:PCO|pipeemreg:em_reg|malu[3] ; pipelined_computer_original:PCO|pipemem:mem_stage|io_output_reg:io_output_regx3|out_port1[25]                                                                         ; pipelined_computer_original:PCO|pipeemreg:em_reg|malu[3] ; clock       ; 0.000        ; 1.642      ; 1.549      ;
; -0.386 ; pipelined_computer_original:PCO|pipeemreg:em_reg|malu[3] ; pipelined_computer_original:PCO|pipemem:mem_stage|io_output_reg:io_output_regx3|out_port1[23]                                                                         ; pipelined_computer_original:PCO|pipeemreg:em_reg|malu[3] ; clock       ; 0.000        ; 1.642      ; 1.549      ;
; -0.386 ; pipelined_computer_original:PCO|pipeemreg:em_reg|malu[3] ; pipelined_computer_original:PCO|pipemem:mem_stage|io_output_reg:io_output_regx3|out_port1[3]                                                                          ; pipelined_computer_original:PCO|pipeemreg:em_reg|malu[3] ; clock       ; 0.000        ; 1.642      ; 1.549      ;
; -0.386 ; pipelined_computer_original:PCO|pipeemreg:em_reg|malu[3] ; pipelined_computer_original:PCO|pipemem:mem_stage|io_output_reg:io_output_regx3|out_port1[2]                                                                          ; pipelined_computer_original:PCO|pipeemreg:em_reg|malu[3] ; clock       ; 0.000        ; 1.642      ; 1.549      ;
; -0.385 ; pipelined_computer_original:PCO|pipeemreg:em_reg|malu[3] ; pipelined_computer_original:PCO|pipeir:inst_reg|inst[31]                                                                                                              ; pipelined_computer_original:PCO|pipeemreg:em_reg|malu[3] ; clock       ; 0.000        ; 1.661      ; 1.569      ;
; -0.383 ; pipelined_computer_original:PCO|pipeemreg:em_reg|malu[3] ; pipelined_computer_original:PCO|pipeir:inst_reg|inst[18]                                                                                                              ; pipelined_computer_original:PCO|pipeemreg:em_reg|malu[3] ; clock       ; 0.000        ; 1.666      ; 1.576      ;
; -0.382 ; pipelined_computer_original:PCO|pipeemreg:em_reg|malu[3] ; pipelined_computer_original:PCO|pipeir:inst_reg|dpc4[20]                                                                                                              ; pipelined_computer_original:PCO|pipeemreg:em_reg|malu[3] ; clock       ; 0.000        ; 1.666      ; 1.577      ;
; -0.381 ; pipelined_computer_original:PCO|pipeemreg:em_reg|malu[3] ; pipelined_computer_original:PCO|pipeir:inst_reg|inst[15]                                                                                                              ; pipelined_computer_original:PCO|pipeemreg:em_reg|malu[3] ; clock       ; 0.000        ; 1.666      ; 1.578      ;
+--------+----------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'pipelined_computer_original:PCO|pipeemreg:em_reg|malu[3]'                                                                                                                                                                                                                                                             ;
+--------+------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------+--------------+----------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                ; To Node                                                                                                          ; Launch Clock ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------+--------------+----------------------------------------------------------+--------------+------------+------------+
; -0.324 ; pipelined_computer_original:PCO|pipeemreg:em_reg|malu[2]                                 ; pipelined_computer_original:PCO|pipemem:mem_stage|io_input_reg:io_input_regx2|io_input_mux:io_input_mux2x32|y[2] ; clock        ; pipelined_computer_original:PCO|pipeemreg:em_reg|malu[3] ; 0.000        ; 0.981      ; 0.657      ;
; -0.313 ; pipelined_computer_original:PCO|pipeemreg:em_reg|malu[2]                                 ; pipelined_computer_original:PCO|pipemem:mem_stage|io_input_reg:io_input_regx2|io_input_mux:io_input_mux2x32|y[0] ; clock        ; pipelined_computer_original:PCO|pipeemreg:em_reg|malu[3] ; 0.000        ; 0.968      ; 0.655      ;
; -0.256 ; pipelined_computer_original:PCO|pipeemreg:em_reg|malu[2]                                 ; pipelined_computer_original:PCO|pipemem:mem_stage|io_input_reg:io_input_regx2|io_input_mux:io_input_mux2x32|y[3] ; clock        ; pipelined_computer_original:PCO|pipeemreg:em_reg|malu[3] ; 0.000        ; 0.910      ; 0.654      ;
; -0.079 ; pipelined_computer_original:PCO|pipeemreg:em_reg|malu[2]                                 ; pipelined_computer_original:PCO|pipemem:mem_stage|io_input_reg:io_input_regx2|io_input_mux:io_input_mux2x32|y[4] ; clock        ; pipelined_computer_original:PCO|pipeemreg:em_reg|malu[3] ; 0.000        ; 0.905      ; 0.826      ;
; -0.035 ; pipelined_computer_original:PCO|pipeemreg:em_reg|malu[2]                                 ; pipelined_computer_original:PCO|pipemem:mem_stage|io_input_reg:io_input_regx2|io_input_mux:io_input_mux2x32|y[1] ; clock        ; pipelined_computer_original:PCO|pipeemreg:em_reg|malu[3] ; 0.000        ; 0.898      ; 0.863      ;
; 0.011  ; pipelined_computer_original:PCO|pipemem:mem_stage|io_input_reg:io_input_regx2|in_reg0[2] ; pipelined_computer_original:PCO|pipemem:mem_stage|io_input_reg:io_input_regx2|io_input_mux:io_input_mux2x32|y[2] ; clock        ; pipelined_computer_original:PCO|pipeemreg:em_reg|malu[3] ; -0.500       ; 0.981      ; 0.492      ;
; 0.023  ; pipelined_computer_original:PCO|pipemem:mem_stage|io_input_reg:io_input_regx2|in_reg0[0] ; pipelined_computer_original:PCO|pipemem:mem_stage|io_input_reg:io_input_regx2|io_input_mux:io_input_mux2x32|y[0] ; clock        ; pipelined_computer_original:PCO|pipeemreg:em_reg|malu[3] ; -0.500       ; 0.968      ; 0.491      ;
; 0.038  ; pipelined_computer_original:PCO|pipemem:mem_stage|io_input_reg:io_input_regx2|in_reg1[2] ; pipelined_computer_original:PCO|pipemem:mem_stage|io_input_reg:io_input_regx2|io_input_mux:io_input_mux2x32|y[2] ; clock        ; pipelined_computer_original:PCO|pipeemreg:em_reg|malu[3] ; -0.500       ; 0.981      ; 0.519      ;
; 0.048  ; pipelined_computer_original:PCO|pipemem:mem_stage|io_input_reg:io_input_regx2|in_reg1[0] ; pipelined_computer_original:PCO|pipemem:mem_stage|io_input_reg:io_input_regx2|io_input_mux:io_input_mux2x32|y[0] ; clock        ; pipelined_computer_original:PCO|pipeemreg:em_reg|malu[3] ; -0.500       ; 0.968      ; 0.516      ;
; 0.080  ; pipelined_computer_original:PCO|pipemem:mem_stage|io_input_reg:io_input_regx2|in_reg0[3] ; pipelined_computer_original:PCO|pipemem:mem_stage|io_input_reg:io_input_regx2|io_input_mux:io_input_mux2x32|y[3] ; clock        ; pipelined_computer_original:PCO|pipeemreg:em_reg|malu[3] ; -0.500       ; 0.910      ; 0.490      ;
; 0.088  ; pipelined_computer_original:PCO|pipemem:mem_stage|io_input_reg:io_input_regx2|in_reg0[1] ; pipelined_computer_original:PCO|pipemem:mem_stage|io_input_reg:io_input_regx2|io_input_mux:io_input_mux2x32|y[1] ; clock        ; pipelined_computer_original:PCO|pipeemreg:em_reg|malu[3] ; -0.500       ; 0.903      ; 0.491      ;
; 0.089  ; pipelined_computer_original:PCO|pipemem:mem_stage|io_input_reg:io_input_regx2|in_reg0[4] ; pipelined_computer_original:PCO|pipemem:mem_stage|io_input_reg:io_input_regx2|io_input_mux:io_input_mux2x32|y[4] ; clock        ; pipelined_computer_original:PCO|pipeemreg:em_reg|malu[3] ; -0.500       ; 0.902      ; 0.491      ;
; 0.105  ; pipelined_computer_original:PCO|pipemem:mem_stage|io_input_reg:io_input_regx2|in_reg1[3] ; pipelined_computer_original:PCO|pipemem:mem_stage|io_input_reg:io_input_regx2|io_input_mux:io_input_mux2x32|y[3] ; clock        ; pipelined_computer_original:PCO|pipeemreg:em_reg|malu[3] ; -0.500       ; 0.910      ; 0.515      ;
; 0.116  ; pipelined_computer_original:PCO|pipemem:mem_stage|io_input_reg:io_input_regx2|in_reg1[1] ; pipelined_computer_original:PCO|pipemem:mem_stage|io_input_reg:io_input_regx2|io_input_mux:io_input_mux2x32|y[1] ; clock        ; pipelined_computer_original:PCO|pipeemreg:em_reg|malu[3] ; -0.500       ; 0.903      ; 0.519      ;
; 0.116  ; pipelined_computer_original:PCO|pipemem:mem_stage|io_input_reg:io_input_regx2|in_reg1[4] ; pipelined_computer_original:PCO|pipemem:mem_stage|io_input_reg:io_input_regx2|io_input_mux:io_input_mux2x32|y[4] ; clock        ; pipelined_computer_original:PCO|pipeemreg:em_reg|malu[3] ; -0.500       ; 0.902      ; 0.518      ;
+--------+------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------+--------------+----------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'clock'                                                                                                                                                                                                                ;
+--------+--------------+----------------+------------------+-------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                                                                                                                                                ;
+--------+--------------+----------------+------------------+-------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; pipelined_computer_original:PCO|pipemem:mem_stage|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_jsg1:auto_generated|ram_block1a0~porta_address_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; pipelined_computer_original:PCO|pipemem:mem_stage|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_jsg1:auto_generated|ram_block1a0~porta_address_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; pipelined_computer_original:PCO|pipemem:mem_stage|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_jsg1:auto_generated|ram_block1a0~porta_address_reg1 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; pipelined_computer_original:PCO|pipemem:mem_stage|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_jsg1:auto_generated|ram_block1a0~porta_address_reg1 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; pipelined_computer_original:PCO|pipemem:mem_stage|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_jsg1:auto_generated|ram_block1a0~porta_address_reg2 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; pipelined_computer_original:PCO|pipemem:mem_stage|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_jsg1:auto_generated|ram_block1a0~porta_address_reg2 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; pipelined_computer_original:PCO|pipemem:mem_stage|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_jsg1:auto_generated|ram_block1a0~porta_address_reg3 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; pipelined_computer_original:PCO|pipemem:mem_stage|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_jsg1:auto_generated|ram_block1a0~porta_address_reg3 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; pipelined_computer_original:PCO|pipemem:mem_stage|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_jsg1:auto_generated|ram_block1a0~porta_address_reg4 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; pipelined_computer_original:PCO|pipemem:mem_stage|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_jsg1:auto_generated|ram_block1a0~porta_address_reg4 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; pipelined_computer_original:PCO|pipemem:mem_stage|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_jsg1:auto_generated|ram_block1a0~porta_datain_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; pipelined_computer_original:PCO|pipemem:mem_stage|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_jsg1:auto_generated|ram_block1a0~porta_datain_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; pipelined_computer_original:PCO|pipemem:mem_stage|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_jsg1:auto_generated|ram_block1a0~porta_datain_reg1  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; pipelined_computer_original:PCO|pipemem:mem_stage|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_jsg1:auto_generated|ram_block1a0~porta_datain_reg1  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; pipelined_computer_original:PCO|pipemem:mem_stage|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_jsg1:auto_generated|ram_block1a0~porta_datain_reg10 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; pipelined_computer_original:PCO|pipemem:mem_stage|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_jsg1:auto_generated|ram_block1a0~porta_datain_reg10 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; pipelined_computer_original:PCO|pipemem:mem_stage|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_jsg1:auto_generated|ram_block1a0~porta_datain_reg11 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; pipelined_computer_original:PCO|pipemem:mem_stage|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_jsg1:auto_generated|ram_block1a0~porta_datain_reg11 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; pipelined_computer_original:PCO|pipemem:mem_stage|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_jsg1:auto_generated|ram_block1a0~porta_datain_reg12 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; pipelined_computer_original:PCO|pipemem:mem_stage|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_jsg1:auto_generated|ram_block1a0~porta_datain_reg12 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; pipelined_computer_original:PCO|pipemem:mem_stage|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_jsg1:auto_generated|ram_block1a0~porta_datain_reg13 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; pipelined_computer_original:PCO|pipemem:mem_stage|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_jsg1:auto_generated|ram_block1a0~porta_datain_reg13 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; pipelined_computer_original:PCO|pipemem:mem_stage|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_jsg1:auto_generated|ram_block1a0~porta_datain_reg2  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; pipelined_computer_original:PCO|pipemem:mem_stage|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_jsg1:auto_generated|ram_block1a0~porta_datain_reg2  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; pipelined_computer_original:PCO|pipemem:mem_stage|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_jsg1:auto_generated|ram_block1a0~porta_datain_reg3  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; pipelined_computer_original:PCO|pipemem:mem_stage|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_jsg1:auto_generated|ram_block1a0~porta_datain_reg3  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; pipelined_computer_original:PCO|pipemem:mem_stage|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_jsg1:auto_generated|ram_block1a0~porta_datain_reg4  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; pipelined_computer_original:PCO|pipemem:mem_stage|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_jsg1:auto_generated|ram_block1a0~porta_datain_reg4  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; pipelined_computer_original:PCO|pipemem:mem_stage|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_jsg1:auto_generated|ram_block1a0~porta_datain_reg5  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; pipelined_computer_original:PCO|pipemem:mem_stage|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_jsg1:auto_generated|ram_block1a0~porta_datain_reg5  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; pipelined_computer_original:PCO|pipemem:mem_stage|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_jsg1:auto_generated|ram_block1a0~porta_datain_reg6  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; pipelined_computer_original:PCO|pipemem:mem_stage|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_jsg1:auto_generated|ram_block1a0~porta_datain_reg6  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; pipelined_computer_original:PCO|pipemem:mem_stage|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_jsg1:auto_generated|ram_block1a0~porta_datain_reg7  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; pipelined_computer_original:PCO|pipemem:mem_stage|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_jsg1:auto_generated|ram_block1a0~porta_datain_reg7  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; pipelined_computer_original:PCO|pipemem:mem_stage|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_jsg1:auto_generated|ram_block1a0~porta_datain_reg8  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; pipelined_computer_original:PCO|pipemem:mem_stage|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_jsg1:auto_generated|ram_block1a0~porta_datain_reg8  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; pipelined_computer_original:PCO|pipemem:mem_stage|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_jsg1:auto_generated|ram_block1a0~porta_datain_reg9  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; pipelined_computer_original:PCO|pipemem:mem_stage|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_jsg1:auto_generated|ram_block1a0~porta_datain_reg9  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; pipelined_computer_original:PCO|pipemem:mem_stage|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_jsg1:auto_generated|ram_block1a0~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; pipelined_computer_original:PCO|pipemem:mem_stage|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_jsg1:auto_generated|ram_block1a0~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; pipelined_computer_original:PCO|pipemem:mem_stage|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_jsg1:auto_generated|ram_block1a0~porta_we_reg       ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; pipelined_computer_original:PCO|pipemem:mem_stage|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_jsg1:auto_generated|ram_block1a0~porta_we_reg       ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; pipelined_computer_original:PCO|pipemem:mem_stage|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_jsg1:auto_generated|ram_block1a10~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; pipelined_computer_original:PCO|pipemem:mem_stage|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_jsg1:auto_generated|ram_block1a10~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; pipelined_computer_original:PCO|pipemem:mem_stage|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_jsg1:auto_generated|ram_block1a11~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; pipelined_computer_original:PCO|pipemem:mem_stage|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_jsg1:auto_generated|ram_block1a11~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; pipelined_computer_original:PCO|pipemem:mem_stage|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_jsg1:auto_generated|ram_block1a12~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; pipelined_computer_original:PCO|pipemem:mem_stage|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_jsg1:auto_generated|ram_block1a12~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; pipelined_computer_original:PCO|pipemem:mem_stage|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_jsg1:auto_generated|ram_block1a13~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; pipelined_computer_original:PCO|pipemem:mem_stage|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_jsg1:auto_generated|ram_block1a13~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; pipelined_computer_original:PCO|pipemem:mem_stage|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_jsg1:auto_generated|ram_block1a14~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; pipelined_computer_original:PCO|pipemem:mem_stage|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_jsg1:auto_generated|ram_block1a14~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; pipelined_computer_original:PCO|pipemem:mem_stage|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_jsg1:auto_generated|ram_block1a15~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; pipelined_computer_original:PCO|pipemem:mem_stage|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_jsg1:auto_generated|ram_block1a15~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; pipelined_computer_original:PCO|pipemem:mem_stage|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_jsg1:auto_generated|ram_block1a16~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; pipelined_computer_original:PCO|pipemem:mem_stage|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_jsg1:auto_generated|ram_block1a16~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; pipelined_computer_original:PCO|pipemem:mem_stage|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_jsg1:auto_generated|ram_block1a17~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; pipelined_computer_original:PCO|pipemem:mem_stage|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_jsg1:auto_generated|ram_block1a17~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; pipelined_computer_original:PCO|pipemem:mem_stage|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_jsg1:auto_generated|ram_block1a18~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; pipelined_computer_original:PCO|pipemem:mem_stage|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_jsg1:auto_generated|ram_block1a18~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; pipelined_computer_original:PCO|pipemem:mem_stage|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_jsg1:auto_generated|ram_block1a19~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; pipelined_computer_original:PCO|pipemem:mem_stage|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_jsg1:auto_generated|ram_block1a19~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; pipelined_computer_original:PCO|pipemem:mem_stage|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_jsg1:auto_generated|ram_block1a1~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; pipelined_computer_original:PCO|pipemem:mem_stage|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_jsg1:auto_generated|ram_block1a1~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; pipelined_computer_original:PCO|pipemem:mem_stage|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_jsg1:auto_generated|ram_block1a20~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; pipelined_computer_original:PCO|pipemem:mem_stage|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_jsg1:auto_generated|ram_block1a20~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; pipelined_computer_original:PCO|pipemem:mem_stage|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_jsg1:auto_generated|ram_block1a21~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; pipelined_computer_original:PCO|pipemem:mem_stage|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_jsg1:auto_generated|ram_block1a21~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; pipelined_computer_original:PCO|pipemem:mem_stage|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_jsg1:auto_generated|ram_block1a22~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; pipelined_computer_original:PCO|pipemem:mem_stage|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_jsg1:auto_generated|ram_block1a22~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; pipelined_computer_original:PCO|pipemem:mem_stage|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_jsg1:auto_generated|ram_block1a23~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; pipelined_computer_original:PCO|pipemem:mem_stage|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_jsg1:auto_generated|ram_block1a23~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; pipelined_computer_original:PCO|pipemem:mem_stage|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_jsg1:auto_generated|ram_block1a24~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; pipelined_computer_original:PCO|pipemem:mem_stage|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_jsg1:auto_generated|ram_block1a24~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; pipelined_computer_original:PCO|pipemem:mem_stage|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_jsg1:auto_generated|ram_block1a25~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; pipelined_computer_original:PCO|pipemem:mem_stage|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_jsg1:auto_generated|ram_block1a25~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; pipelined_computer_original:PCO|pipemem:mem_stage|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_jsg1:auto_generated|ram_block1a26~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; pipelined_computer_original:PCO|pipemem:mem_stage|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_jsg1:auto_generated|ram_block1a26~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; pipelined_computer_original:PCO|pipemem:mem_stage|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_jsg1:auto_generated|ram_block1a27~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; pipelined_computer_original:PCO|pipemem:mem_stage|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_jsg1:auto_generated|ram_block1a27~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; pipelined_computer_original:PCO|pipemem:mem_stage|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_jsg1:auto_generated|ram_block1a28~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; pipelined_computer_original:PCO|pipemem:mem_stage|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_jsg1:auto_generated|ram_block1a28~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; pipelined_computer_original:PCO|pipemem:mem_stage|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_jsg1:auto_generated|ram_block1a29~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; pipelined_computer_original:PCO|pipemem:mem_stage|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_jsg1:auto_generated|ram_block1a29~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; pipelined_computer_original:PCO|pipemem:mem_stage|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_jsg1:auto_generated|ram_block1a2~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; pipelined_computer_original:PCO|pipemem:mem_stage|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_jsg1:auto_generated|ram_block1a2~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; pipelined_computer_original:PCO|pipemem:mem_stage|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_jsg1:auto_generated|ram_block1a30~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; pipelined_computer_original:PCO|pipemem:mem_stage|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_jsg1:auto_generated|ram_block1a30~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; pipelined_computer_original:PCO|pipemem:mem_stage|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_jsg1:auto_generated|ram_block1a31~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; pipelined_computer_original:PCO|pipemem:mem_stage|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_jsg1:auto_generated|ram_block1a31~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; pipelined_computer_original:PCO|pipemem:mem_stage|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_jsg1:auto_generated|ram_block1a3~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; pipelined_computer_original:PCO|pipemem:mem_stage|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_jsg1:auto_generated|ram_block1a3~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; pipelined_computer_original:PCO|pipemem:mem_stage|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_jsg1:auto_generated|ram_block1a4~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; pipelined_computer_original:PCO|pipemem:mem_stage|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_jsg1:auto_generated|ram_block1a4~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; pipelined_computer_original:PCO|pipemem:mem_stage|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_jsg1:auto_generated|ram_block1a5~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; pipelined_computer_original:PCO|pipemem:mem_stage|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_jsg1:auto_generated|ram_block1a5~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; pipelined_computer_original:PCO|pipemem:mem_stage|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_jsg1:auto_generated|ram_block1a6~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; pipelined_computer_original:PCO|pipemem:mem_stage|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_jsg1:auto_generated|ram_block1a6~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; pipelined_computer_original:PCO|pipemem:mem_stage|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_jsg1:auto_generated|ram_block1a7~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; pipelined_computer_original:PCO|pipemem:mem_stage|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_jsg1:auto_generated|ram_block1a7~porta_memory_reg0  ;
+--------+--------------+----------------+------------------+-------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'pipelined_computer_original:PCO|pipeemreg:em_reg|malu[3]'                                                                                                                                                          ;
+-------+--------------+----------------+------------------+----------------------------------------------------------+------------+------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                                    ; Clock Edge ; Target                                                                                                           ;
+-------+--------------+----------------+------------------+----------------------------------------------------------+------------+------------------------------------------------------------------------------------------------------------------+
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; pipelined_computer_original:PCO|pipeemreg:em_reg|malu[3] ; Rise       ; PCO|em_reg|malu[3]|regout                                                                                        ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; pipelined_computer_original:PCO|pipeemreg:em_reg|malu[3] ; Rise       ; PCO|em_reg|malu[3]|regout                                                                                        ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; pipelined_computer_original:PCO|pipeemreg:em_reg|malu[3] ; Fall       ; PCO|mem_stage|io_input_regx2|io_input_mux2x32|Equal1~0|combout                                                   ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; pipelined_computer_original:PCO|pipeemreg:em_reg|malu[3] ; Fall       ; PCO|mem_stage|io_input_regx2|io_input_mux2x32|Equal1~0|combout                                                   ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; pipelined_computer_original:PCO|pipeemreg:em_reg|malu[3] ; Rise       ; PCO|mem_stage|io_input_regx2|io_input_mux2x32|Equal1~0|dataa                                                     ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; pipelined_computer_original:PCO|pipeemreg:em_reg|malu[3] ; Rise       ; PCO|mem_stage|io_input_regx2|io_input_mux2x32|Equal1~0|dataa                                                     ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; pipelined_computer_original:PCO|pipeemreg:em_reg|malu[3] ; Fall       ; PCO|mem_stage|io_input_regx2|io_input_mux2x32|Equal1~1clkctrl|inclk[0]                                           ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; pipelined_computer_original:PCO|pipeemreg:em_reg|malu[3] ; Fall       ; PCO|mem_stage|io_input_regx2|io_input_mux2x32|Equal1~1clkctrl|inclk[0]                                           ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; pipelined_computer_original:PCO|pipeemreg:em_reg|malu[3] ; Fall       ; PCO|mem_stage|io_input_regx2|io_input_mux2x32|Equal1~1clkctrl|outclk                                             ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; pipelined_computer_original:PCO|pipeemreg:em_reg|malu[3] ; Fall       ; PCO|mem_stage|io_input_regx2|io_input_mux2x32|Equal1~1clkctrl|outclk                                             ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; pipelined_computer_original:PCO|pipeemreg:em_reg|malu[3] ; Fall       ; PCO|mem_stage|io_input_regx2|io_input_mux2x32|Equal1~1|combout                                                   ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; pipelined_computer_original:PCO|pipeemreg:em_reg|malu[3] ; Fall       ; PCO|mem_stage|io_input_regx2|io_input_mux2x32|Equal1~1|combout                                                   ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; pipelined_computer_original:PCO|pipeemreg:em_reg|malu[3] ; Fall       ; PCO|mem_stage|io_input_regx2|io_input_mux2x32|Equal1~1|datab                                                     ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; pipelined_computer_original:PCO|pipeemreg:em_reg|malu[3] ; Fall       ; PCO|mem_stage|io_input_regx2|io_input_mux2x32|Equal1~1|datab                                                     ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; pipelined_computer_original:PCO|pipeemreg:em_reg|malu[3] ; Fall       ; PCO|mem_stage|io_input_regx2|io_input_mux2x32|y[0]|datab                                                         ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; pipelined_computer_original:PCO|pipeemreg:em_reg|malu[3] ; Fall       ; PCO|mem_stage|io_input_regx2|io_input_mux2x32|y[0]|datab                                                         ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; pipelined_computer_original:PCO|pipeemreg:em_reg|malu[3] ; Fall       ; PCO|mem_stage|io_input_regx2|io_input_mux2x32|y[1]|datac                                                         ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; pipelined_computer_original:PCO|pipeemreg:em_reg|malu[3] ; Fall       ; PCO|mem_stage|io_input_regx2|io_input_mux2x32|y[1]|datac                                                         ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; pipelined_computer_original:PCO|pipeemreg:em_reg|malu[3] ; Fall       ; PCO|mem_stage|io_input_regx2|io_input_mux2x32|y[2]|datab                                                         ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; pipelined_computer_original:PCO|pipeemreg:em_reg|malu[3] ; Fall       ; PCO|mem_stage|io_input_regx2|io_input_mux2x32|y[2]|datab                                                         ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; pipelined_computer_original:PCO|pipeemreg:em_reg|malu[3] ; Fall       ; PCO|mem_stage|io_input_regx2|io_input_mux2x32|y[3]|datac                                                         ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; pipelined_computer_original:PCO|pipeemreg:em_reg|malu[3] ; Fall       ; PCO|mem_stage|io_input_regx2|io_input_mux2x32|y[3]|datac                                                         ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; pipelined_computer_original:PCO|pipeemreg:em_reg|malu[3] ; Fall       ; PCO|mem_stage|io_input_regx2|io_input_mux2x32|y[4]|datac                                                         ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; pipelined_computer_original:PCO|pipeemreg:em_reg|malu[3] ; Fall       ; PCO|mem_stage|io_input_regx2|io_input_mux2x32|y[4]|datac                                                         ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; pipelined_computer_original:PCO|pipeemreg:em_reg|malu[3] ; Rise       ; pipelined_computer_original:PCO|pipemem:mem_stage|io_input_reg:io_input_regx2|io_input_mux:io_input_mux2x32|y[0] ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; pipelined_computer_original:PCO|pipeemreg:em_reg|malu[3] ; Rise       ; pipelined_computer_original:PCO|pipemem:mem_stage|io_input_reg:io_input_regx2|io_input_mux:io_input_mux2x32|y[0] ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; pipelined_computer_original:PCO|pipeemreg:em_reg|malu[3] ; Rise       ; pipelined_computer_original:PCO|pipemem:mem_stage|io_input_reg:io_input_regx2|io_input_mux:io_input_mux2x32|y[1] ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; pipelined_computer_original:PCO|pipeemreg:em_reg|malu[3] ; Rise       ; pipelined_computer_original:PCO|pipemem:mem_stage|io_input_reg:io_input_regx2|io_input_mux:io_input_mux2x32|y[1] ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; pipelined_computer_original:PCO|pipeemreg:em_reg|malu[3] ; Rise       ; pipelined_computer_original:PCO|pipemem:mem_stage|io_input_reg:io_input_regx2|io_input_mux:io_input_mux2x32|y[2] ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; pipelined_computer_original:PCO|pipeemreg:em_reg|malu[3] ; Rise       ; pipelined_computer_original:PCO|pipemem:mem_stage|io_input_reg:io_input_regx2|io_input_mux:io_input_mux2x32|y[2] ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; pipelined_computer_original:PCO|pipeemreg:em_reg|malu[3] ; Rise       ; pipelined_computer_original:PCO|pipemem:mem_stage|io_input_reg:io_input_regx2|io_input_mux:io_input_mux2x32|y[3] ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; pipelined_computer_original:PCO|pipeemreg:em_reg|malu[3] ; Rise       ; pipelined_computer_original:PCO|pipemem:mem_stage|io_input_reg:io_input_regx2|io_input_mux:io_input_mux2x32|y[3] ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; pipelined_computer_original:PCO|pipeemreg:em_reg|malu[3] ; Rise       ; pipelined_computer_original:PCO|pipemem:mem_stage|io_input_reg:io_input_regx2|io_input_mux:io_input_mux2x32|y[4] ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; pipelined_computer_original:PCO|pipeemreg:em_reg|malu[3] ; Rise       ; pipelined_computer_original:PCO|pipemem:mem_stage|io_input_reg:io_input_regx2|io_input_mux:io_input_mux2x32|y[4] ;
+-------+--------------+----------------+------------------+----------------------------------------------------------+------------+------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------+
; Setup Times                                                              ;
+------------+------------+--------+--------+------------+-----------------+
; Data Port  ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+------------+------------+--------+--------+------------+-----------------+
; switch[*]  ; clock      ; 2.449  ; 2.449  ; Fall       ; clock           ;
;  switch[0] ; clock      ; -0.151 ; -0.151 ; Fall       ; clock           ;
;  switch[1] ; clock      ; -0.141 ; -0.141 ; Fall       ; clock           ;
;  switch[2] ; clock      ; 0.027  ; 0.027  ; Fall       ; clock           ;
;  switch[3] ; clock      ; -0.284 ; -0.284 ; Fall       ; clock           ;
;  switch[4] ; clock      ; -0.186 ; -0.186 ; Fall       ; clock           ;
;  switch[5] ; clock      ; 2.290  ; 2.290  ; Fall       ; clock           ;
;  switch[6] ; clock      ; 2.260  ; 2.260  ; Fall       ; clock           ;
;  switch[7] ; clock      ; 2.239  ; 2.239  ; Fall       ; clock           ;
;  switch[8] ; clock      ; 2.277  ; 2.277  ; Fall       ; clock           ;
;  switch[9] ; clock      ; 2.449  ; 2.449  ; Fall       ; clock           ;
+------------+------------+--------+--------+------------+-----------------+


+--------------------------------------------------------------------------+
; Hold Times                                                               ;
+------------+------------+--------+--------+------------+-----------------+
; Data Port  ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+------------+------------+--------+--------+------------+-----------------+
; switch[*]  ; clock      ; 0.404  ; 0.404  ; Fall       ; clock           ;
;  switch[0] ; clock      ; 0.271  ; 0.271  ; Fall       ; clock           ;
;  switch[1] ; clock      ; 0.261  ; 0.261  ; Fall       ; clock           ;
;  switch[2] ; clock      ; 0.093  ; 0.093  ; Fall       ; clock           ;
;  switch[3] ; clock      ; 0.404  ; 0.404  ; Fall       ; clock           ;
;  switch[4] ; clock      ; 0.306  ; 0.306  ; Fall       ; clock           ;
;  switch[5] ; clock      ; -2.170 ; -2.170 ; Fall       ; clock           ;
;  switch[6] ; clock      ; -2.140 ; -2.140 ; Fall       ; clock           ;
;  switch[7] ; clock      ; -2.119 ; -2.119 ; Fall       ; clock           ;
;  switch[8] ; clock      ; -2.157 ; -2.157 ; Fall       ; clock           ;
;  switch[9] ; clock      ; -2.329 ; -2.329 ; Fall       ; clock           ;
+------------+------------+--------+--------+------------+-----------------+


+-----------------------------------------------------------------------------------+
; Clock to Output Times                                                             ;
+---------------------+------------+--------+--------+------------+-----------------+
; Data Port           ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+---------------------+------------+--------+--------+------------+-----------------+
; out_digit0_high[*]  ; clock      ; 34.753 ; 34.753 ; Fall       ; clock           ;
;  out_digit0_high[0] ; clock      ; 34.643 ; 34.643 ; Fall       ; clock           ;
;  out_digit0_high[1] ; clock      ; 34.674 ; 34.674 ; Fall       ; clock           ;
;  out_digit0_high[2] ; clock      ; 34.649 ; 34.649 ; Fall       ; clock           ;
;  out_digit0_high[3] ; clock      ; 34.640 ; 34.640 ; Fall       ; clock           ;
;  out_digit0_high[4] ; clock      ; 34.659 ; 34.659 ; Fall       ; clock           ;
;  out_digit0_high[5] ; clock      ; 34.753 ; 34.753 ; Fall       ; clock           ;
;  out_digit0_high[6] ; clock      ; 34.678 ; 34.678 ; Fall       ; clock           ;
; out_digit0_low[*]   ; clock      ; 36.215 ; 36.215 ; Fall       ; clock           ;
;  out_digit0_low[0]  ; clock      ; 35.998 ; 35.998 ; Fall       ; clock           ;
;  out_digit0_low[1]  ; clock      ; 36.043 ; 36.043 ; Fall       ; clock           ;
;  out_digit0_low[2]  ; clock      ; 36.043 ; 36.043 ; Fall       ; clock           ;
;  out_digit0_low[3]  ; clock      ; 36.215 ; 36.215 ; Fall       ; clock           ;
;  out_digit0_low[4]  ; clock      ; 36.205 ; 36.205 ; Fall       ; clock           ;
;  out_digit0_low[5]  ; clock      ; 36.191 ; 36.191 ; Fall       ; clock           ;
;  out_digit0_low[6]  ; clock      ; 36.182 ; 36.182 ; Fall       ; clock           ;
; out_digit1_high[*]  ; clock      ; 33.637 ; 33.637 ; Fall       ; clock           ;
;  out_digit1_high[0] ; clock      ; 33.518 ; 33.518 ; Fall       ; clock           ;
;  out_digit1_high[1] ; clock      ; 33.515 ; 33.515 ; Fall       ; clock           ;
;  out_digit1_high[2] ; clock      ; 33.512 ; 33.512 ; Fall       ; clock           ;
;  out_digit1_high[3] ; clock      ; 33.539 ; 33.539 ; Fall       ; clock           ;
;  out_digit1_high[4] ; clock      ; 33.536 ; 33.536 ; Fall       ; clock           ;
;  out_digit1_high[5] ; clock      ; 33.637 ; 33.637 ; Fall       ; clock           ;
;  out_digit1_high[6] ; clock      ; 33.621 ; 33.621 ; Fall       ; clock           ;
; out_digit1_low[*]   ; clock      ; 37.321 ; 37.321 ; Fall       ; clock           ;
;  out_digit1_low[0]  ; clock      ; 37.240 ; 37.240 ; Fall       ; clock           ;
;  out_digit1_low[1]  ; clock      ; 37.321 ; 37.321 ; Fall       ; clock           ;
;  out_digit1_low[2]  ; clock      ; 37.257 ; 37.257 ; Fall       ; clock           ;
;  out_digit1_low[3]  ; clock      ; 37.146 ; 37.146 ; Fall       ; clock           ;
;  out_digit1_low[4]  ; clock      ; 37.025 ; 37.025 ; Fall       ; clock           ;
;  out_digit1_low[5]  ; clock      ; 37.053 ; 37.053 ; Fall       ; clock           ;
;  out_digit1_low[6]  ; clock      ; 37.226 ; 37.226 ; Fall       ; clock           ;
; out_digit2_high[*]  ; clock      ; 33.162 ; 33.162 ; Fall       ; clock           ;
;  out_digit2_high[0] ; clock      ; 33.037 ; 33.037 ; Fall       ; clock           ;
;  out_digit2_high[1] ; clock      ; 32.893 ; 32.893 ; Fall       ; clock           ;
;  out_digit2_high[2] ; clock      ; 33.092 ; 33.092 ; Fall       ; clock           ;
;  out_digit2_high[3] ; clock      ; 33.162 ; 33.162 ; Fall       ; clock           ;
;  out_digit2_high[4] ; clock      ; 33.058 ; 33.058 ; Fall       ; clock           ;
;  out_digit2_high[5] ; clock      ; 33.011 ; 33.011 ; Fall       ; clock           ;
;  out_digit2_high[6] ; clock      ; 32.827 ; 32.827 ; Fall       ; clock           ;
; out_digit2_low[*]   ; clock      ; 34.816 ; 34.816 ; Fall       ; clock           ;
;  out_digit2_low[0]  ; clock      ; 34.816 ; 34.816 ; Fall       ; clock           ;
;  out_digit2_low[1]  ; clock      ; 34.677 ; 34.677 ; Fall       ; clock           ;
;  out_digit2_low[2]  ; clock      ; 34.746 ; 34.746 ; Fall       ; clock           ;
;  out_digit2_low[3]  ; clock      ; 34.709 ; 34.709 ; Fall       ; clock           ;
;  out_digit2_low[4]  ; clock      ; 34.688 ; 34.688 ; Fall       ; clock           ;
;  out_digit2_low[5]  ; clock      ; 34.711 ; 34.711 ; Fall       ; clock           ;
;  out_digit2_low[6]  ; clock      ; 34.673 ; 34.673 ; Fall       ; clock           ;
+---------------------+------------+--------+--------+------------+-----------------+


+---------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                   ;
+---------------------+------------+-------+-------+------------+-----------------+
; Data Port           ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+---------------------+------------+-------+-------+------------+-----------------+
; out_digit0_high[*]  ; clock      ; 5.583 ; 5.583 ; Fall       ; clock           ;
;  out_digit0_high[0] ; clock      ; 5.627 ; 5.627 ; Fall       ; clock           ;
;  out_digit0_high[1] ; clock      ; 5.624 ; 5.624 ; Fall       ; clock           ;
;  out_digit0_high[2] ; clock      ; 5.592 ; 5.592 ; Fall       ; clock           ;
;  out_digit0_high[3] ; clock      ; 5.583 ; 5.583 ; Fall       ; clock           ;
;  out_digit0_high[4] ; clock      ; 5.588 ; 5.588 ; Fall       ; clock           ;
;  out_digit0_high[5] ; clock      ; 5.694 ; 5.694 ; Fall       ; clock           ;
;  out_digit0_high[6] ; clock      ; 5.615 ; 5.615 ; Fall       ; clock           ;
; out_digit0_low[*]   ; clock      ; 4.878 ; 4.878 ; Fall       ; clock           ;
;  out_digit0_low[0]  ; clock      ; 4.878 ; 4.878 ; Fall       ; clock           ;
;  out_digit0_low[1]  ; clock      ; 4.926 ; 4.926 ; Fall       ; clock           ;
;  out_digit0_low[2]  ; clock      ; 4.927 ; 4.927 ; Fall       ; clock           ;
;  out_digit0_low[3]  ; clock      ; 5.097 ; 5.097 ; Fall       ; clock           ;
;  out_digit0_low[4]  ; clock      ; 5.088 ; 5.088 ; Fall       ; clock           ;
;  out_digit0_low[5]  ; clock      ; 5.073 ; 5.073 ; Fall       ; clock           ;
;  out_digit0_low[6]  ; clock      ; 5.068 ; 5.068 ; Fall       ; clock           ;
; out_digit1_high[*]  ; clock      ; 5.595 ; 5.595 ; Fall       ; clock           ;
;  out_digit1_high[0] ; clock      ; 5.601 ; 5.601 ; Fall       ; clock           ;
;  out_digit1_high[1] ; clock      ; 5.600 ; 5.600 ; Fall       ; clock           ;
;  out_digit1_high[2] ; clock      ; 5.595 ; 5.595 ; Fall       ; clock           ;
;  out_digit1_high[3] ; clock      ; 5.623 ; 5.623 ; Fall       ; clock           ;
;  out_digit1_high[4] ; clock      ; 5.601 ; 5.601 ; Fall       ; clock           ;
;  out_digit1_high[5] ; clock      ; 5.723 ; 5.723 ; Fall       ; clock           ;
;  out_digit1_high[6] ; clock      ; 5.706 ; 5.706 ; Fall       ; clock           ;
; out_digit1_low[*]   ; clock      ; 4.775 ; 4.775 ; Fall       ; clock           ;
;  out_digit1_low[0]  ; clock      ; 4.989 ; 4.989 ; Fall       ; clock           ;
;  out_digit1_low[1]  ; clock      ; 5.071 ; 5.071 ; Fall       ; clock           ;
;  out_digit1_low[2]  ; clock      ; 5.003 ; 5.003 ; Fall       ; clock           ;
;  out_digit1_low[3]  ; clock      ; 4.896 ; 4.896 ; Fall       ; clock           ;
;  out_digit1_low[4]  ; clock      ; 4.775 ; 4.775 ; Fall       ; clock           ;
;  out_digit1_low[5]  ; clock      ; 4.801 ; 4.801 ; Fall       ; clock           ;
;  out_digit1_low[6]  ; clock      ; 4.975 ; 4.975 ; Fall       ; clock           ;
; out_digit2_high[*]  ; clock      ; 5.794 ; 5.794 ; Fall       ; clock           ;
;  out_digit2_high[0] ; clock      ; 6.000 ; 6.000 ; Fall       ; clock           ;
;  out_digit2_high[1] ; clock      ; 5.857 ; 5.857 ; Fall       ; clock           ;
;  out_digit2_high[2] ; clock      ; 6.055 ; 6.055 ; Fall       ; clock           ;
;  out_digit2_high[3] ; clock      ; 6.118 ; 6.118 ; Fall       ; clock           ;
;  out_digit2_high[4] ; clock      ; 5.994 ; 5.994 ; Fall       ; clock           ;
;  out_digit2_high[5] ; clock      ; 5.974 ; 5.974 ; Fall       ; clock           ;
;  out_digit2_high[6] ; clock      ; 5.794 ; 5.794 ; Fall       ; clock           ;
; out_digit2_low[*]   ; clock      ; 4.321 ; 4.321 ; Fall       ; clock           ;
;  out_digit2_low[0]  ; clock      ; 4.464 ; 4.464 ; Fall       ; clock           ;
;  out_digit2_low[1]  ; clock      ; 4.326 ; 4.326 ; Fall       ; clock           ;
;  out_digit2_low[2]  ; clock      ; 4.393 ; 4.393 ; Fall       ; clock           ;
;  out_digit2_low[3]  ; clock      ; 4.364 ; 4.364 ; Fall       ; clock           ;
;  out_digit2_low[4]  ; clock      ; 4.345 ; 4.345 ; Fall       ; clock           ;
;  out_digit2_low[5]  ; clock      ; 4.369 ; 4.369 ; Fall       ; clock           ;
;  out_digit2_low[6]  ; clock      ; 4.321 ; 4.321 ; Fall       ; clock           ;
+---------------------+------------+-------+-------+------------+-----------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                                        ;
+-----------------------------------------------------------+-----------+---------+----------+---------+---------------------+
; Clock                                                     ; Setup     ; Hold    ; Recovery ; Removal ; Minimum Pulse Width ;
+-----------------------------------------------------------+-----------+---------+----------+---------+---------------------+
; Worst-case Slack                                          ; -17.749   ; -2.256  ; N/A      ; N/A     ; -2.000              ;
;  clock                                                    ; -17.749   ; -2.256  ; N/A      ; N/A     ; -2.000              ;
;  pipelined_computer_original:PCO|pipeemreg:em_reg|malu[3] ; 0.401     ; -0.947  ; N/A      ; N/A     ; 0.500               ;
; Design-wide TNS                                           ; -7119.287 ; -76.589 ; 0.0      ; 0.0     ; -1787.456           ;
;  clock                                                    ; -7119.287 ; -75.582 ; N/A      ; N/A     ; -1787.456           ;
;  pipelined_computer_original:PCO|pipeemreg:em_reg|malu[3] ; 0.000     ; -4.189  ; N/A      ; N/A     ; 0.000               ;
+-----------------------------------------------------------+-----------+---------+----------+---------+---------------------+


+--------------------------------------------------------------------------+
; Setup Times                                                              ;
+------------+------------+--------+--------+------------+-----------------+
; Data Port  ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+------------+------------+--------+--------+------------+-----------------+
; switch[*]  ; clock      ; 4.487  ; 4.487  ; Fall       ; clock           ;
;  switch[0] ; clock      ; 0.209  ; 0.209  ; Fall       ; clock           ;
;  switch[1] ; clock      ; 0.296  ; 0.296  ; Fall       ; clock           ;
;  switch[2] ; clock      ; 0.630  ; 0.630  ; Fall       ; clock           ;
;  switch[3] ; clock      ; -0.040 ; -0.040 ; Fall       ; clock           ;
;  switch[4] ; clock      ; 0.108  ; 0.108  ; Fall       ; clock           ;
;  switch[5] ; clock      ; 4.243  ; 4.243  ; Fall       ; clock           ;
;  switch[6] ; clock      ; 4.129  ; 4.129  ; Fall       ; clock           ;
;  switch[7] ; clock      ; 4.094  ; 4.094  ; Fall       ; clock           ;
;  switch[8] ; clock      ; 4.155  ; 4.155  ; Fall       ; clock           ;
;  switch[9] ; clock      ; 4.487  ; 4.487  ; Fall       ; clock           ;
+------------+------------+--------+--------+------------+-----------------+


+--------------------------------------------------------------------------+
; Hold Times                                                               ;
+------------+------------+--------+--------+------------+-----------------+
; Data Port  ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+------------+------------+--------+--------+------------+-----------------+
; switch[*]  ; clock      ; 0.404  ; 0.404  ; Fall       ; clock           ;
;  switch[0] ; clock      ; 0.271  ; 0.271  ; Fall       ; clock           ;
;  switch[1] ; clock      ; 0.261  ; 0.261  ; Fall       ; clock           ;
;  switch[2] ; clock      ; 0.093  ; 0.093  ; Fall       ; clock           ;
;  switch[3] ; clock      ; 0.404  ; 0.404  ; Fall       ; clock           ;
;  switch[4] ; clock      ; 0.306  ; 0.306  ; Fall       ; clock           ;
;  switch[5] ; clock      ; -2.170 ; -2.170 ; Fall       ; clock           ;
;  switch[6] ; clock      ; -2.140 ; -2.140 ; Fall       ; clock           ;
;  switch[7] ; clock      ; -2.119 ; -2.119 ; Fall       ; clock           ;
;  switch[8] ; clock      ; -2.157 ; -2.157 ; Fall       ; clock           ;
;  switch[9] ; clock      ; -2.329 ; -2.329 ; Fall       ; clock           ;
+------------+------------+--------+--------+------------+-----------------+


+-----------------------------------------------------------------------------------+
; Clock to Output Times                                                             ;
+---------------------+------------+--------+--------+------------+-----------------+
; Data Port           ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+---------------------+------------+--------+--------+------------+-----------------+
; out_digit0_high[*]  ; clock      ; 78.168 ; 78.168 ; Fall       ; clock           ;
;  out_digit0_high[0] ; clock      ; 77.948 ; 77.948 ; Fall       ; clock           ;
;  out_digit0_high[1] ; clock      ; 77.995 ; 77.995 ; Fall       ; clock           ;
;  out_digit0_high[2] ; clock      ; 77.973 ; 77.973 ; Fall       ; clock           ;
;  out_digit0_high[3] ; clock      ; 77.958 ; 77.958 ; Fall       ; clock           ;
;  out_digit0_high[4] ; clock      ; 77.958 ; 77.958 ; Fall       ; clock           ;
;  out_digit0_high[5] ; clock      ; 78.168 ; 78.168 ; Fall       ; clock           ;
;  out_digit0_high[6] ; clock      ; 77.999 ; 77.999 ; Fall       ; clock           ;
; out_digit0_low[*]   ; clock      ; 81.516 ; 81.516 ; Fall       ; clock           ;
;  out_digit0_low[0]  ; clock      ; 81.133 ; 81.133 ; Fall       ; clock           ;
;  out_digit0_low[1]  ; clock      ; 81.230 ; 81.230 ; Fall       ; clock           ;
;  out_digit0_low[2]  ; clock      ; 81.205 ; 81.205 ; Fall       ; clock           ;
;  out_digit0_low[3]  ; clock      ; 81.516 ; 81.516 ; Fall       ; clock           ;
;  out_digit0_low[4]  ; clock      ; 81.499 ; 81.499 ; Fall       ; clock           ;
;  out_digit0_low[5]  ; clock      ; 81.485 ; 81.485 ; Fall       ; clock           ;
;  out_digit0_low[6]  ; clock      ; 81.474 ; 81.474 ; Fall       ; clock           ;
; out_digit1_high[*]  ; clock      ; 75.899 ; 75.899 ; Fall       ; clock           ;
;  out_digit1_high[0] ; clock      ; 75.622 ; 75.622 ; Fall       ; clock           ;
;  out_digit1_high[1] ; clock      ; 75.609 ; 75.609 ; Fall       ; clock           ;
;  out_digit1_high[2] ; clock      ; 75.600 ; 75.600 ; Fall       ; clock           ;
;  out_digit1_high[3] ; clock      ; 75.643 ; 75.643 ; Fall       ; clock           ;
;  out_digit1_high[4] ; clock      ; 75.610 ; 75.610 ; Fall       ; clock           ;
;  out_digit1_high[5] ; clock      ; 75.899 ; 75.899 ; Fall       ; clock           ;
;  out_digit1_high[6] ; clock      ; 75.870 ; 75.870 ; Fall       ; clock           ;
; out_digit1_low[*]   ; clock      ; 83.912 ; 83.912 ; Fall       ; clock           ;
;  out_digit1_low[0]  ; clock      ; 83.698 ; 83.698 ; Fall       ; clock           ;
;  out_digit1_low[1]  ; clock      ; 83.912 ; 83.912 ; Fall       ; clock           ;
;  out_digit1_low[2]  ; clock      ; 83.743 ; 83.743 ; Fall       ; clock           ;
;  out_digit1_low[3]  ; clock      ; 83.408 ; 83.408 ; Fall       ; clock           ;
;  out_digit1_low[4]  ; clock      ; 83.203 ; 83.203 ; Fall       ; clock           ;
;  out_digit1_low[5]  ; clock      ; 83.240 ; 83.240 ; Fall       ; clock           ;
;  out_digit1_low[6]  ; clock      ; 83.711 ; 83.711 ; Fall       ; clock           ;
; out_digit2_high[*]  ; clock      ; 74.869 ; 74.869 ; Fall       ; clock           ;
;  out_digit2_high[0] ; clock      ; 74.425 ; 74.425 ; Fall       ; clock           ;
;  out_digit2_high[1] ; clock      ; 74.061 ; 74.061 ; Fall       ; clock           ;
;  out_digit2_high[2] ; clock      ; 74.689 ; 74.689 ; Fall       ; clock           ;
;  out_digit2_high[3] ; clock      ; 74.869 ; 74.869 ; Fall       ; clock           ;
;  out_digit2_high[4] ; clock      ; 74.524 ; 74.524 ; Fall       ; clock           ;
;  out_digit2_high[5] ; clock      ; 74.530 ; 74.530 ; Fall       ; clock           ;
;  out_digit2_high[6] ; clock      ; 74.040 ; 74.040 ; Fall       ; clock           ;
; out_digit2_low[*]   ; clock      ; 78.811 ; 78.811 ; Fall       ; clock           ;
;  out_digit2_low[0]  ; clock      ; 78.811 ; 78.811 ; Fall       ; clock           ;
;  out_digit2_low[1]  ; clock      ; 78.543 ; 78.543 ; Fall       ; clock           ;
;  out_digit2_low[2]  ; clock      ; 78.659 ; 78.659 ; Fall       ; clock           ;
;  out_digit2_low[3]  ; clock      ; 78.572 ; 78.572 ; Fall       ; clock           ;
;  out_digit2_low[4]  ; clock      ; 78.544 ; 78.544 ; Fall       ; clock           ;
;  out_digit2_low[5]  ; clock      ; 78.589 ; 78.589 ; Fall       ; clock           ;
;  out_digit2_low[6]  ; clock      ; 78.517 ; 78.517 ; Fall       ; clock           ;
+---------------------+------------+--------+--------+------------+-----------------+


+---------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                   ;
+---------------------+------------+-------+-------+------------+-----------------+
; Data Port           ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+---------------------+------------+-------+-------+------------+-----------------+
; out_digit0_high[*]  ; clock      ; 5.583 ; 5.583 ; Fall       ; clock           ;
;  out_digit0_high[0] ; clock      ; 5.627 ; 5.627 ; Fall       ; clock           ;
;  out_digit0_high[1] ; clock      ; 5.624 ; 5.624 ; Fall       ; clock           ;
;  out_digit0_high[2] ; clock      ; 5.592 ; 5.592 ; Fall       ; clock           ;
;  out_digit0_high[3] ; clock      ; 5.583 ; 5.583 ; Fall       ; clock           ;
;  out_digit0_high[4] ; clock      ; 5.588 ; 5.588 ; Fall       ; clock           ;
;  out_digit0_high[5] ; clock      ; 5.694 ; 5.694 ; Fall       ; clock           ;
;  out_digit0_high[6] ; clock      ; 5.615 ; 5.615 ; Fall       ; clock           ;
; out_digit0_low[*]   ; clock      ; 4.878 ; 4.878 ; Fall       ; clock           ;
;  out_digit0_low[0]  ; clock      ; 4.878 ; 4.878 ; Fall       ; clock           ;
;  out_digit0_low[1]  ; clock      ; 4.926 ; 4.926 ; Fall       ; clock           ;
;  out_digit0_low[2]  ; clock      ; 4.927 ; 4.927 ; Fall       ; clock           ;
;  out_digit0_low[3]  ; clock      ; 5.097 ; 5.097 ; Fall       ; clock           ;
;  out_digit0_low[4]  ; clock      ; 5.088 ; 5.088 ; Fall       ; clock           ;
;  out_digit0_low[5]  ; clock      ; 5.073 ; 5.073 ; Fall       ; clock           ;
;  out_digit0_low[6]  ; clock      ; 5.068 ; 5.068 ; Fall       ; clock           ;
; out_digit1_high[*]  ; clock      ; 5.595 ; 5.595 ; Fall       ; clock           ;
;  out_digit1_high[0] ; clock      ; 5.601 ; 5.601 ; Fall       ; clock           ;
;  out_digit1_high[1] ; clock      ; 5.600 ; 5.600 ; Fall       ; clock           ;
;  out_digit1_high[2] ; clock      ; 5.595 ; 5.595 ; Fall       ; clock           ;
;  out_digit1_high[3] ; clock      ; 5.623 ; 5.623 ; Fall       ; clock           ;
;  out_digit1_high[4] ; clock      ; 5.601 ; 5.601 ; Fall       ; clock           ;
;  out_digit1_high[5] ; clock      ; 5.723 ; 5.723 ; Fall       ; clock           ;
;  out_digit1_high[6] ; clock      ; 5.706 ; 5.706 ; Fall       ; clock           ;
; out_digit1_low[*]   ; clock      ; 4.775 ; 4.775 ; Fall       ; clock           ;
;  out_digit1_low[0]  ; clock      ; 4.989 ; 4.989 ; Fall       ; clock           ;
;  out_digit1_low[1]  ; clock      ; 5.071 ; 5.071 ; Fall       ; clock           ;
;  out_digit1_low[2]  ; clock      ; 5.003 ; 5.003 ; Fall       ; clock           ;
;  out_digit1_low[3]  ; clock      ; 4.896 ; 4.896 ; Fall       ; clock           ;
;  out_digit1_low[4]  ; clock      ; 4.775 ; 4.775 ; Fall       ; clock           ;
;  out_digit1_low[5]  ; clock      ; 4.801 ; 4.801 ; Fall       ; clock           ;
;  out_digit1_low[6]  ; clock      ; 4.975 ; 4.975 ; Fall       ; clock           ;
; out_digit2_high[*]  ; clock      ; 5.794 ; 5.794 ; Fall       ; clock           ;
;  out_digit2_high[0] ; clock      ; 6.000 ; 6.000 ; Fall       ; clock           ;
;  out_digit2_high[1] ; clock      ; 5.857 ; 5.857 ; Fall       ; clock           ;
;  out_digit2_high[2] ; clock      ; 6.055 ; 6.055 ; Fall       ; clock           ;
;  out_digit2_high[3] ; clock      ; 6.118 ; 6.118 ; Fall       ; clock           ;
;  out_digit2_high[4] ; clock      ; 5.994 ; 5.994 ; Fall       ; clock           ;
;  out_digit2_high[5] ; clock      ; 5.974 ; 5.974 ; Fall       ; clock           ;
;  out_digit2_high[6] ; clock      ; 5.794 ; 5.794 ; Fall       ; clock           ;
; out_digit2_low[*]   ; clock      ; 4.321 ; 4.321 ; Fall       ; clock           ;
;  out_digit2_low[0]  ; clock      ; 4.464 ; 4.464 ; Fall       ; clock           ;
;  out_digit2_low[1]  ; clock      ; 4.326 ; 4.326 ; Fall       ; clock           ;
;  out_digit2_low[2]  ; clock      ; 4.393 ; 4.393 ; Fall       ; clock           ;
;  out_digit2_low[3]  ; clock      ; 4.364 ; 4.364 ; Fall       ; clock           ;
;  out_digit2_low[4]  ; clock      ; 4.345 ; 4.345 ; Fall       ; clock           ;
;  out_digit2_low[5]  ; clock      ; 4.369 ; 4.369 ; Fall       ; clock           ;
;  out_digit2_low[6]  ; clock      ; 4.321 ; 4.321 ; Fall       ; clock           ;
+---------------------+------------+-------+-------+------------+-----------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                                                 ;
+----------------------------------------------------------+----------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                               ; To Clock                                                 ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+----------------------------------------------------------+----------------------------------------------------------+----------+----------+----------+----------+
; clock                                                    ; clock                                                    ; 9038909  ; 380448   ; 9650     ; 32       ;
; pipelined_computer_original:PCO|pipeemreg:em_reg|malu[3] ; clock                                                    ; 1932     ; 322      ; 98       ; 98       ;
; clock                                                    ; pipelined_computer_original:PCO|pipeemreg:em_reg|malu[3] ; 5        ; 10       ; 0        ; 0        ;
+----------------------------------------------------------+----------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                                                  ;
+----------------------------------------------------------+----------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                               ; To Clock                                                 ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+----------------------------------------------------------+----------------------------------------------------------+----------+----------+----------+----------+
; clock                                                    ; clock                                                    ; 9038909  ; 380448   ; 9650     ; 32       ;
; pipelined_computer_original:PCO|pipeemreg:em_reg|malu[3] ; clock                                                    ; 1932     ; 322      ; 98       ; 98       ;
; clock                                                    ; pipelined_computer_original:PCO|pipeemreg:em_reg|malu[3] ; 5        ; 10       ; 0        ; 0        ;
+----------------------------------------------------------+----------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 11    ; 11   ;
; Unconstrained Input Port Paths  ; 1465  ; 1465 ;
; Unconstrained Output Ports      ; 42    ; 42   ;
; Unconstrained Output Port Paths ; 1323  ; 1323 ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 13.0.0 Build 156 04/24/2013 SJ Web Edition
    Info: Processing started: Wed Jun 15 20:16:15 2016
Info: Command: quartus_sta pipelined_computer -c pipelined_computer
Info: qsta_default_script.tcl version: #1
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Warning (335093): TimeQuest Timing Analyzer is analyzing 5 combinational loops as latches.
Critical Warning (332012): Synopsys Design Constraints File file not found: 'pipelined_computer.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name clock clock
    Info (332105): create_clock -period 1.000 -name pipelined_computer_original:PCO|pipeemreg:em_reg|malu[3] pipelined_computer_original:PCO|pipeemreg:em_reg|malu[3]
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow Model
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -17.749
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):   -17.749     -7119.287 clock 
    Info (332119):     0.422         0.000 pipelined_computer_original:PCO|pipeemreg:em_reg|malu[3] 
Info (332146): Worst-case hold slack is -2.256
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -2.256       -17.495 clock 
    Info (332119):    -0.947        -4.189 pipelined_computer_original:PCO|pipeemreg:em_reg|malu[3] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -2.000
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -2.000     -1787.456 clock 
    Info (332119):     0.500         0.000 pipelined_computer_original:PCO|pipeemreg:em_reg|malu[3] 
Info (332001): The selected device family is not supported by the report_metastability command.
Info: Analyzing Fast Model
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -7.418
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -7.418     -2887.770 clock 
    Info (332119):     0.401         0.000 pipelined_computer_original:PCO|pipeemreg:em_reg|malu[3] 
Info (332146): Worst-case hold slack is -1.499
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.499       -75.582 clock 
    Info (332119):    -0.324        -1.007 pipelined_computer_original:PCO|pipeemreg:em_reg|malu[3] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -2.000
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -2.000     -1787.456 clock 
    Info (332119):     0.500         0.000 pipelined_computer_original:PCO|pipeemreg:em_reg|malu[3] 
Info (332001): The selected device family is not supported by the report_metastability command.
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 5 warnings
    Info: Peak virtual memory: 474 megabytes
    Info: Processing ended: Wed Jun 15 20:16:17 2016
    Info: Elapsed time: 00:00:02
    Info: Total CPU time (on all processors): 00:00:02


