# Reading C:/intelFPGA_lite/19.1/modelsim_ase/tcl/vsim/pref.tcl
# do top_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/19.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+C:/Users/thema/Documents/Laborator\ CID\ -\ Mihai\ Antonescu/testcid {C:/Users/thema/Documents/Laborator CID - Mihai Antonescu/testcid/mux4.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:40:22 on Mar 19,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/thema/Documents/Laborator CID - Mihai Antonescu/testcid" C:/Users/thema/Documents/Laborator CID - Mihai Antonescu/testcid/mux4.v 
# -- Compiling module mux4
# 
# Top level modules:
# 	mux4
# End time: 23:40:22 on Mar 19,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/thema/Documents/Laborator\ CID\ -\ Mihai\ Antonescu/testcid {C:/Users/thema/Documents/Laborator CID - Mihai Antonescu/testcid/mux2.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:40:22 on Mar 19,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/thema/Documents/Laborator CID - Mihai Antonescu/testcid" C:/Users/thema/Documents/Laborator CID - Mihai Antonescu/testcid/mux2.v 
# -- Compiling module mux2
# 
# Top level modules:
# 	mux2
# End time: 23:40:22 on Mar 19,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/thema/Documents/Laborator\ CID\ -\ Mihai\ Antonescu/testcid {C:/Users/thema/Documents/Laborator CID - Mihai Antonescu/testcid/demux.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:40:22 on Mar 19,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/thema/Documents/Laborator CID - Mihai Antonescu/testcid" C:/Users/thema/Documents/Laborator CID - Mihai Antonescu/testcid/demux.v 
# -- Compiling module demux
# 
# Top level modules:
# 	demux
# End time: 23:40:22 on Mar 19,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/thema/Documents/Laborator\ CID\ -\ Mihai\ Antonescu/testcid {C:/Users/thema/Documents/Laborator CID - Mihai Antonescu/testcid/ParityChecker.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:40:22 on Mar 19,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/thema/Documents/Laborator CID - Mihai Antonescu/testcid" C:/Users/thema/Documents/Laborator CID - Mihai Antonescu/testcid/ParityChecker.v 
# -- Compiling module ParityChecker
# 
# Top level modules:
# 	ParityChecker
# End time: 23:40:22 on Mar 19,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/thema/Documents/Laborator\ CID\ -\ Mihai\ Antonescu/testcid {C:/Users/thema/Documents/Laborator CID - Mihai Antonescu/testcid/top.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:40:22 on Mar 19,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/thema/Documents/Laborator CID - Mihai Antonescu/testcid" C:/Users/thema/Documents/Laborator CID - Mihai Antonescu/testcid/top.v 
# -- Compiling module top
# 
# Top level modules:
# 	top
# End time: 23:40:22 on Mar 19,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/thema/Documents/Laborator\ CID\ -\ Mihai\ Antonescu/testcid {C:/Users/thema/Documents/Laborator CID - Mihai Antonescu/testcid/mux22bit.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:40:22 on Mar 19,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/thema/Documents/Laborator CID - Mihai Antonescu/testcid" C:/Users/thema/Documents/Laborator CID - Mihai Antonescu/testcid/mux22bit.v 
# -- Compiling module mux22bit
# 
# Top level modules:
# 	mux22bit
# End time: 23:40:22 on Mar 19,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+C:/Users/thema/Documents/Laborator\ CID\ -\ Mihai\ Antonescu/testcid {C:/Users/thema/Documents/Laborator CID - Mihai Antonescu/testcid/tb.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:40:22 on Mar 19,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/thema/Documents/Laborator CID - Mihai Antonescu/testcid" C:/Users/thema/Documents/Laborator CID - Mihai Antonescu/testcid/tb.v 
# -- Compiling module tb
# 
# Top level modules:
# 	tb
# End time: 23:40:22 on Mar 19,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -voptargs="+acc"  tb
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -voptargs=""+acc"" tb 
# Start time: 23:40:22 on Mar 19,2020
# Loading work.tb
# Loading work.top
# Loading work.mux4
# Loading work.mux2
# Loading work.mux22bit
# Loading work.demux
# Loading work.ParityChecker
# ** Warning: (vsim-3015) C:/Users/thema/Documents/Laborator CID - Mihai Antonescu/testcid/top.v(21): [PCDPC] - Port size (2) does not match connection size (1) for port 'out'. The port definition is at: C:/Users/thema/Documents/Laborator CID - Mihai Antonescu/testcid/mux22bit.v(4).
#    Time: 0 ps  Iteration: 0  Instance: /tb/DUT/MUX2 File: C:/Users/thema/Documents/Laborator CID - Mihai Antonescu/testcid/mux22bit.v
# ** Warning: (vsim-3015) C:/Users/thema/Documents/Laborator CID - Mihai Antonescu/testcid/top.v(26): [PCDPC] - Port size (2) does not match connection size (1) for port 'sel'. The port definition is at: C:/Users/thema/Documents/Laborator CID - Mihai Antonescu/testcid/demux.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /tb/DUT/DEMUX4 File: C:/Users/thema/Documents/Laborator CID - Mihai Antonescu/testcid/demux.v
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# ** Note: $stop    : C:/Users/thema/Documents/Laborator CID - Mihai Antonescu/testcid/tb.v(61)
#    Time: 1 ns  Iteration: 0  Instance: /tb
# Break in Module tb at C:/Users/thema/Documents/Laborator CID - Mihai Antonescu/testcid/tb.v line 61
# End time: 23:45:43 on Mar 19,2020, Elapsed time: 0:05:21
# Errors: 0, Warnings: 2
