// Seed: 499680445
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  output wire id_5;
  inout wire id_4;
  output wire id_3;
  assign module_1.id_4 = 0;
  inout wire id_2;
  inout wire id_1;
  assign id_4 = id_1;
endmodule
module module_1 (
    output uwire id_0,
    input supply0 id_1,
    input tri0 id_2,
    input wire id_3,
    input wor id_4,
    input supply1 id_5,
    output wor id_6
);
  assign id_6 = -1 > -1;
  logic id_8;
  assign id_8 = (id_5);
  module_0 modCall_1 (
      id_8,
      id_8,
      id_8,
      id_8,
      id_8
  );
endmodule
