

Microchip MPLAB XC8 Assembler V2.36 build 20220127204148 
                                                                                               Mon May 16 12:42:21 2022

Microchip MPLAB XC8 C Compiler v2.36 (Pro license) build 20220127204148 Og9s 
     1                           	processor	18F4550
     2                           	fnconf	rparam,??,?,0
     3                           	pagewidth 120
     4                           	opt	plic
     5                           	psect	cinit,global,reloc=2,class=CODE,delta=1
     6                           	psect	cstackCOMRAM,global,class=COMRAM,space=1,delta=1,lowdata,noexec
     7                           	psect	text0,global,reloc=2,class=CODE,delta=1
     8                           	psect	text1,global,reloc=2,class=CODE,delta=1
     9                           	psect	intsave_regs,global,class=BIGRAM,space=1,delta=1,noexec
    10                           	psect	rparam,global,class=COMRAM,space=1,delta=1,noexec
    11                           	psect	idloc,global,abs,ovrld,class=IDLOC,space=5,delta=1,noexec
    12                           	psect	config,global,abs,ovrld,class=CONFIG,space=4,delta=1,noexec
    13                           	psect	pa_nodes0,global,class=CODE,delta=1
    14  0000                     
    15                           ; Version 2.40
    16                           ; Generated 17/11/2021 GMT
    17                           ; 
    18                           ; Copyright Â© 2021, Microchip Technology Inc. and its subsidiaries ("Microchip")
    19                           ; All rights reserved.
    20                           ; 
    21                           ; This software is developed by Microchip Technology Inc. and its subsidiaries ("Microch
      +                          ip").
    22                           ; 
    23                           ; Redistribution and use in source and binary forms, with or without modification, are
    24                           ; permitted provided that the following conditions are met:
    25                           ; 
    26                           ;     1. Redistributions of source code must retain the above copyright notice, this lis
      +                          t of
    27                           ;        conditions and the following disclaimer.
    28                           ; 
    29                           ;     2. Redistributions in binary form must reproduce the above copyright notice, this 
      +                          list
    30                           ;        of conditions and the following disclaimer in the documentation and/or other
    31                           ;        materials provided with the distribution. Publication is not required when
    32                           ;        this file is used in an embedded application.
    33                           ; 
    34                           ;     3. Microchip's name may not be used to endorse or promote products derived from th
      +                          is
    35                           ;        software without specific prior written permission.
    36                           ; 
    37                           ; THIS SOFTWARE IS PROVIDED BY MICROCHIP "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES,
    38                           ; INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS F
      +                          OR
    39                           ; PURPOSE ARE DISCLAIMED.  IN NO EVENT SHALL MICROCHIP BE LIABLE FOR ANY DIRECT, INDIREC
      +                          T,
    40                           ; INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING BUT NOT LIMITED TO
    41                           ; PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA OR PROFITS; OR BUSINESS
    42                           ; INTERRUPTION) HOWSOEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, ST
      +                          RICT
    43                           ; LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE U
      +                          SE OF
    44                           ; THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
    45                           ; 
    46                           ; 
    47                           ; Code-generator required, PIC18F4550 Definitions
    48                           ; 
    49                           ; SFR Addresses
    50  0000                     _LATD	set	3980
    51  0000                     _TRISD	set	3989
    52                           
    53                           ; #config settings
    54                           
    55                           	psect	cinit
    56  007FC2                     __pcinit:
    57                           	callstack 0
    58  007FC2                     start_initialization:
    59                           	callstack 0
    60  007FC2                     __initialization:
    61                           	callstack 0
    62  007FC2                     end_of_initialization:
    63                           	callstack 0
    64  007FC2                     __end_of__initialization:
    65                           	callstack 0
    66  007FC2  0100               	movlb	0
    67  007FC4  EFE4  F03F         	goto	_main	;jump to C main() function
    68                           
    69                           	psect	cstackCOMRAM
    70  000001                     __pcstackCOMRAM:
    71                           	callstack 0
    72  000001                     ??_main:
    73                           
    74                           ; 1 bytes @ 0x0
    75  000001                     	ds	2
    76                           
    77 ;;
    78 ;;Main: autosize = 0, tempsize = 2, incstack = 0, save=0
    79 ;;
    80 ;; *************** function _main *****************
    81 ;; Defined at:
    82 ;;		line 17 in file "maincode.c"
    83 ;; Parameters:    Size  Location     Type
    84 ;;		None
    85 ;; Auto vars:     Size  Location     Type
    86 ;;		None
    87 ;; Return value:  Size  Location     Type
    88 ;;                  1    wreg      void 
    89 ;; Registers used:
    90 ;;		wreg, status,2, cstack
    91 ;; Tracked objects:
    92 ;;		On entry : 0/0
    93 ;;		On exit  : 0/0
    94 ;;		Unchanged: 0/0
    95 ;; Data sizes:     COMRAM   BANK0   BANK1   BANK2   BANK3   BANK4   BANK5   BANK6   BANK7
    96 ;;      Params:         0       0       0       0       0       0       0       0       0
    97 ;;      Locals:         0       0       0       0       0       0       0       0       0
    98 ;;      Temps:          2       0       0       0       0       0       0       0       0
    99 ;;      Totals:         2       0       0       0       0       0       0       0       0
   100 ;;Total ram usage:        2 bytes
   101 ;; Hardware stack levels required when called: 1
   102 ;; This function calls:
   103 ;;		_configuracion
   104 ;; This function is called by:
   105 ;;		Startup code after reset
   106 ;; This function uses a non-reentrant model
   107 ;;
   108                           
   109                           	psect	text0
   110  007FC8                     __ptext0:
   111                           	callstack 0
   112  007FC8                     _main:
   113                           	callstack 30
   114                           
   115                           ;maincode.c: 18:     configuracion();
   116                           
   117                           ;incstack = 0
   118  007FC8  ECDE  F03F         	call	_configuracion	;wreg free
   119  007FCC                     l697:
   120                           
   121                           ;maincode.c: 20:         LATD = 0x02;
   122  007FCC  0E02               	movlw	2
   123  007FCE  6E8C               	movwf	140,c	;volatile
   124                           
   125                           ;maincode.c: 21:         _delay((unsigned long)((200)*(48000000UL/4000.0)));
   126  007FD0  0E0D               	movlw	13
   127  007FD2  6E02               	movwf	(??_main+1)^0,c
   128  007FD4  0E2D               	movlw	45
   129  007FD6  6E01               	movwf	??_main^0,c
   130  007FD8  0ED8               	movlw	216
   131  007FDA                     u17:
   132  007FDA  2EE8               	decfsz	wreg,f,c
   133  007FDC  D7FE               	bra	u17
   134  007FDE  2E01               	decfsz	??_main^0,f,c
   135  007FE0  D7FC               	bra	u17
   136  007FE2  2E02               	decfsz	(??_main+1)^0,f,c
   137  007FE4  D7FA               	bra	u17
   138                           
   139                           ;maincode.c: 22:         LATD = 0x00;
   140  007FE6  6A8C               	clrf	140,c	;volatile
   141                           
   142                           ;maincode.c: 23:         _delay((unsigned long)((200)*(48000000UL/4000.0)));
   143  007FE8  0E0D               	movlw	13
   144  007FEA  6E02               	movwf	(??_main+1)^0,c
   145  007FEC  0E2D               	movlw	45
   146  007FEE  6E01               	movwf	??_main^0,c
   147  007FF0  0ED8               	movlw	216
   148  007FF2                     u27:
   149  007FF2  2EE8               	decfsz	wreg,f,c
   150  007FF4  D7FE               	bra	u27
   151  007FF6  2E01               	decfsz	??_main^0,f,c
   152  007FF8  D7FC               	bra	u27
   153  007FFA  2E02               	decfsz	(??_main+1)^0,f,c
   154  007FFC  D7FA               	bra	u27
   155  007FFE  D7E6               	goto	l697
   156  008000                     __end_of_main:
   157                           	callstack 0
   158                           
   159 ;; *************** function _configuracion *****************
   160 ;; Defined at:
   161 ;;		line 13 in file "maincode.c"
   162 ;; Parameters:    Size  Location     Type
   163 ;;		None
   164 ;; Auto vars:     Size  Location     Type
   165 ;;		None
   166 ;; Return value:  Size  Location     Type
   167 ;;                  1    wreg      void 
   168 ;; Registers used:
   169 ;;		wreg, status,2
   170 ;; Tracked objects:
   171 ;;		On entry : 0/0
   172 ;;		On exit  : 0/0
   173 ;;		Unchanged: 0/0
   174 ;; Data sizes:     COMRAM   BANK0   BANK1   BANK2   BANK3   BANK4   BANK5   BANK6   BANK7
   175 ;;      Params:         0       0       0       0       0       0       0       0       0
   176 ;;      Locals:         0       0       0       0       0       0       0       0       0
   177 ;;      Temps:          0       0       0       0       0       0       0       0       0
   178 ;;      Totals:         0       0       0       0       0       0       0       0       0
   179 ;;Total ram usage:        0 bytes
   180 ;; Hardware stack levels used: 1
   181 ;; This function calls:
   182 ;;		Nothing
   183 ;; This function is called by:
   184 ;;		_main
   185 ;; This function uses a non-reentrant model
   186 ;;
   187                           
   188                           	psect	text1
   189  007FBC                     __ptext1:
   190                           	callstack 0
   191  007FBC                     _configuracion:
   192                           	callstack 30
   193                           
   194                           ;maincode.c: 14:     TRISD = 0xFD;
   195                           
   196                           ;incstack = 0
   197  007FBC  0EFD               	movlw	253
   198  007FBE  6E95               	movwf	149,c	;volatile
   199  007FC0  0CFD               	retlw	253	;funcret
   200  007FC2                     __end_of_configuracion:
   201                           	callstack 0
   202  0000                     
   203                           	psect	rparam
   204  0000                     
   205                           	psect	idloc
   206                           
   207                           ;Config register IDLOC0 @ 0x200000
   208                           ;	unspecified, using default values
   209  200000                     	org	2097152
   210  200000  FF                 	db	255
   211                           
   212                           ;Config register IDLOC1 @ 0x200001
   213                           ;	unspecified, using default values
   214  200001                     	org	2097153
   215  200001  FF                 	db	255
   216                           
   217                           ;Config register IDLOC2 @ 0x200002
   218                           ;	unspecified, using default values
   219  200002                     	org	2097154
   220  200002  FF                 	db	255
   221                           
   222                           ;Config register IDLOC3 @ 0x200003
   223                           ;	unspecified, using default values
   224  200003                     	org	2097155
   225  200003  FF                 	db	255
   226                           
   227                           ;Config register IDLOC4 @ 0x200004
   228                           ;	unspecified, using default values
   229  200004                     	org	2097156
   230  200004  FF                 	db	255
   231                           
   232                           ;Config register IDLOC5 @ 0x200005
   233                           ;	unspecified, using default values
   234  200005                     	org	2097157
   235  200005  FF                 	db	255
   236                           
   237                           ;Config register IDLOC6 @ 0x200006
   238                           ;	unspecified, using default values
   239  200006                     	org	2097158
   240  200006  FF                 	db	255
   241                           
   242                           ;Config register IDLOC7 @ 0x200007
   243                           ;	unspecified, using default values
   244  200007                     	org	2097159
   245  200007  FF                 	db	255
   246                           
   247                           	psect	config
   248                           
   249                           ;Config register CONFIG1L @ 0x300000
   250                           ;	PLL Prescaler Selection bits
   251                           ;	PLLDIV = 1, No prescale (4 MHz oscillator input drives PLL directly)
   252                           ;	System Clock Postscaler Selection bits
   253                           ;	CPUDIV = OSC1_PLL2, [Primary Oscillator Src: /1][96 MHz PLL Src: /2]
   254                           ;	USB Clock Selection bit (used in Full-Speed USB mode only; UCFG:FSEN = 1)
   255                           ;	USBDIV = 1, USB clock source comes directly from the primary oscillator block with no 
      +                          postscale
   256  300000                     	org	3145728
   257  300000  00                 	db	0
   258                           
   259                           ;Config register CONFIG1H @ 0x300001
   260                           ;	Oscillator Selection bits
   261                           ;	FOSC = XTPLL_XT, XT oscillator, PLL enabled (XTPLL)
   262                           ;	Fail-Safe Clock Monitor Enable bit
   263                           ;	FCMEN = OFF, Fail-Safe Clock Monitor disabled
   264                           ;	Internal/External Oscillator Switchover bit
   265                           ;	IESO = OFF, Oscillator Switchover mode disabled
   266  300001                     	org	3145729
   267  300001  02                 	db	2
   268                           
   269                           ;Config register CONFIG2L @ 0x300002
   270                           ;	Power-up Timer Enable bit
   271                           ;	PWRT = ON, PWRT enabled
   272                           ;	Brown-out Reset Enable bits
   273                           ;	BOR = OFF, Brown-out Reset disabled in hardware and software
   274                           ;	Brown-out Reset Voltage bits
   275                           ;	BORV = 3, Minimum setting 2.05V
   276                           ;	USB Voltage Regulator Enable bit
   277                           ;	VREGEN = OFF, USB voltage regulator disabled
   278  300002                     	org	3145730
   279  300002  18                 	db	24
   280                           
   281                           ;Config register CONFIG2H @ 0x300003
   282                           ;	Watchdog Timer Enable bit
   283                           ;	WDT = OFF, WDT disabled (control is placed on the SWDTEN bit)
   284                           ;	Watchdog Timer Postscale Select bits
   285                           ;	WDTPS = 32768, 1:32768
   286  300003                     	org	3145731
   287  300003  1E                 	db	30
   288                           
   289                           ; Padding undefined space
   290  300004                     	org	3145732
   291  300004  FF                 	db	255
   292                           
   293                           ;Config register CONFIG3H @ 0x300005
   294                           ;	CCP2 MUX bit
   295                           ;	CCP2MX = ON, CCP2 input/output is multiplexed with RC1
   296                           ;	PORTB A/D Enable bit
   297                           ;	PBADEN = OFF, PORTB<4:0> pins are configured as digital I/O on Reset
   298                           ;	Low-Power Timer 1 Oscillator Enable bit
   299                           ;	LPT1OSC = OFF, Timer1 configured for higher power operation
   300                           ;	MCLR Pin Enable bit
   301                           ;	MCLRE = ON, MCLR pin enabled; RE3 input pin disabled
   302  300005                     	org	3145733
   303  300005  81                 	db	129
   304                           
   305                           ;Config register CONFIG4L @ 0x300006
   306                           ;	Stack Full/Underflow Reset Enable bit
   307                           ;	STVREN = ON, Stack full/underflow will cause Reset
   308                           ;	Single-Supply ICSP Enable bit
   309                           ;	LVP = OFF, Single-Supply ICSP disabled
   310                           ;	Dedicated In-Circuit Debug/Programming Port (ICPORT) Enable bit
   311                           ;	ICPRT = OFF, ICPORT disabled
   312                           ;	Extended Instruction Set Enable bit
   313                           ;	XINST = OFF, Instruction set extension and Indexed Addressing mode disabled (Legacy mo
      +                          de)
   314                           ;	Background Debugger Enable bit
   315                           ;	DEBUG = 0x1, unprogrammed default
   316  300006                     	org	3145734
   317  300006  81                 	db	129
   318                           
   319                           ; Padding undefined space
   320  300007                     	org	3145735
   321  300007  FF                 	db	255
   322                           
   323                           ;Config register CONFIG5L @ 0x300008
   324                           ;	Code Protection bit
   325                           ;	CP0 = OFF, Block 0 (000800-001FFFh) is not code-protected
   326                           ;	Code Protection bit
   327                           ;	CP1 = OFF, Block 1 (002000-003FFFh) is not code-protected
   328                           ;	Code Protection bit
   329                           ;	CP2 = OFF, Block 2 (004000-005FFFh) is not code-protected
   330                           ;	Code Protection bit
   331                           ;	CP3 = OFF, Block 3 (006000-007FFFh) is not code-protected
   332  300008                     	org	3145736
   333  300008  0F                 	db	15
   334                           
   335                           ;Config register CONFIG5H @ 0x300009
   336                           ;	Boot Block Code Protection bit
   337                           ;	CPB = OFF, Boot block (000000-0007FFh) is not code-protected
   338                           ;	Data EEPROM Code Protection bit
   339                           ;	CPD = OFF, Data EEPROM is not code-protected
   340  300009                     	org	3145737
   341  300009  C0                 	db	192
   342                           
   343                           ;Config register CONFIG6L @ 0x30000A
   344                           ;	Write Protection bit
   345                           ;	WRT0 = OFF, Block 0 (000800-001FFFh) is not write-protected
   346                           ;	Write Protection bit
   347                           ;	WRT1 = OFF, Block 1 (002000-003FFFh) is not write-protected
   348                           ;	Write Protection bit
   349                           ;	WRT2 = OFF, Block 2 (004000-005FFFh) is not write-protected
   350                           ;	Write Protection bit
   351                           ;	WRT3 = OFF, Block 3 (006000-007FFFh) is not write-protected
   352  30000A                     	org	3145738
   353  30000A  0F                 	db	15
   354                           
   355                           ;Config register CONFIG6H @ 0x30000B
   356                           ;	Configuration Register Write Protection bit
   357                           ;	WRTC = OFF, Configuration registers (300000-3000FFh) are not write-protected
   358                           ;	Boot Block Write Protection bit
   359                           ;	WRTB = OFF, Boot block (000000-0007FFh) is not write-protected
   360                           ;	Data EEPROM Write Protection bit
   361                           ;	WRTD = OFF, Data EEPROM is not write-protected
   362  30000B                     	org	3145739
   363  30000B  E0                 	db	224
   364                           
   365                           ;Config register CONFIG7L @ 0x30000C
   366                           ;	Table Read Protection bit
   367                           ;	EBTR0 = OFF, Block 0 (000800-001FFFh) is not protected from table reads executed in ot
      +                          her blocks
   368                           ;	Table Read Protection bit
   369                           ;	EBTR1 = OFF, Block 1 (002000-003FFFh) is not protected from table reads executed in ot
      +                          her blocks
   370                           ;	Table Read Protection bit
   371                           ;	EBTR2 = OFF, Block 2 (004000-005FFFh) is not protected from table reads executed in ot
      +                          her blocks
   372                           ;	Table Read Protection bit
   373                           ;	EBTR3 = OFF, Block 3 (006000-007FFFh) is not protected from table reads executed in ot
      +                          her blocks
   374  30000C                     	org	3145740
   375  30000C  0F                 	db	15
   376                           
   377                           ;Config register CONFIG7H @ 0x30000D
   378                           ;	Boot Block Table Read Protection bit
   379                           ;	EBTRB = OFF, Boot block (000000-0007FFh) is not protected from table reads executed in
      +                           other blocks
   380  30000D                     	org	3145741
   381  30000D  40                 	db	64
   382                           tosu	equ	0xFFF
   383                           tosh	equ	0xFFE
   384                           tosl	equ	0xFFD
   385                           stkptr	equ	0xFFC
   386                           pclatu	equ	0xFFB
   387                           pclath	equ	0xFFA
   388                           pcl	equ	0xFF9
   389                           tblptru	equ	0xFF8
   390                           tblptrh	equ	0xFF7
   391                           tblptrl	equ	0xFF6
   392                           tablat	equ	0xFF5
   393                           prodh	equ	0xFF4
   394                           prodl	equ	0xFF3
   395                           indf0	equ	0xFEF
   396                           postinc0	equ	0xFEE
   397                           postdec0	equ	0xFED
   398                           preinc0	equ	0xFEC
   399                           plusw0	equ	0xFEB
   400                           fsr0h	equ	0xFEA
   401                           fsr0l	equ	0xFE9
   402                           wreg	equ	0xFE8
   403                           indf1	equ	0xFE7
   404                           postinc1	equ	0xFE6
   405                           postdec1	equ	0xFE5
   406                           preinc1	equ	0xFE4
   407                           plusw1	equ	0xFE3
   408                           fsr1h	equ	0xFE2
   409                           fsr1l	equ	0xFE1
   410                           bsr	equ	0xFE0
   411                           indf2	equ	0xFDF
   412                           postinc2	equ	0xFDE
   413                           postdec2	equ	0xFDD
   414                           preinc2	equ	0xFDC
   415                           plusw2	equ	0xFDB
   416                           fsr2h	equ	0xFDA
   417                           fsr2l	equ	0xFD9
   418                           status	equ	0xFD8

Data Sizes:
    Strings     0
    Constant    0
    Data        0
    BSS         0
    Persistent  0
    Stack       0

Auto Spaces:
    Space          Size  Autos    Used
    COMRAM           95      2       2
    BANK0           160      0       0
    BANK1           256      0       0
    BANK2           256      0       0
    BANK3           256      0       0
    BANK4           256      0       0
    BANK5           256      0       0
    BANK6           256      0       0
    BANK7           256      0       0

Pointer List with Targets:

    None.

Critical Paths under _main in COMRAM

    None.

Critical Paths under _main in BANK0

    None.

Critical Paths under _main in BANK1

    None.

Critical Paths under _main in BANK2

    None.

Critical Paths under _main in BANK3

    None.

Critical Paths under _main in BANK4

    None.

Critical Paths under _main in BANK5

    None.

Critical Paths under _main in BANK6

    None.

Critical Paths under _main in BANK7

    None.

Call Graph Tables:

 ---------------------------------------------------------------------------------
 (Depth) Function   	        Calls       Base Space   Used Autos Params    Refs
 ---------------------------------------------------------------------------------
 (0) _main                                                 2     2      0       0
                                              0 COMRAM     2     2      0
                      _configuracion
 ---------------------------------------------------------------------------------
 (1) _configuracion                                        0     0      0       0
 ---------------------------------------------------------------------------------
 Estimated maximum stack depth 1
 ---------------------------------------------------------------------------------

 Call Graph Graphs:

 _main (ROOT)
   _configuracion

 Address spaces:
Name               Size   Autos  Total    Cost      Usage
BITCOMRAM           5F      0       0       0        0.0%
EEDATA             100      0       0       0        0.0%
NULL                 0      0       0       0        0.0%
CODE                 0      0       0       0        0.0%
COMRAM              5F      2       2       1        2.1%
STACK                0      0       0       2        0.0%
DATA                 0      0       0       3        0.0%
BITBANK0            A0      0       0       4        0.0%
BANK0               A0      0       0       5        0.0%
BITBANK1           100      0       0       6        0.0%
BANK1              100      0       0       7        0.0%
BITBANK2           100      0       0       8        0.0%
BANK2              100      0       0       9        0.0%
BITBANK3           100      0       0      10        0.0%
BANK3              100      0       0      11        0.0%
BITBANK4           100      0       0      12        0.0%
BANK4              100      0       0      13        0.0%
BITBANK5           100      0       0      14        0.0%
BANK5              100      0       0      15        0.0%
BITBANK6           100      0       0      16        0.0%
BANK6              100      0       0      17        0.0%
ABS                  0      0       0      18        0.0%
BITBANK7           100      0       0      19        0.0%
BANK7              100      0       0      20        0.0%
BITBIGSFRh          6A      0       0      21        0.0%
BITBIGSFRlh          8      0       0      22        0.0%
BITBIGSFRll         2C      0       0      23        0.0%
BIGRAM             7FF      0       0      24        0.0%
BIGSFR               0      0       0     200        0.0%
BITSFR               0      0       0     200        0.0%
SFR                  0      0       0     200        0.0%


Microchip Technology PIC18 Macro Assembler V2.36 build 20220127204148 
Symbol Table                                                                                   Mon May 16 12:42:21 2022

                     u17 7FDA                       u27 7FF2           ?_configuracion 0001  
                    l697 7FCC                      wreg 000FE8                     _LATD 000F8C  
                   _main 7FC8                     start 0000             ___param_bank 000000  
                  ?_main 0001                    _TRISD 000F95          __initialization 7FC2  
           __end_of_main 8000          ??_configuracion 0001                   ??_main 0001  
          __activetblptr 000000                   isa$std 000001               __accesstop 0060  
__end_of__initialization 7FC2            ___rparam_used 000001           __pcstackCOMRAM 0001  
                __Hparam 0000                  __Lparam 0000                  __pcinit 7FC2  
                __ramtop 0800                  __ptext0 7FC8                  __ptext1 7FBC  
   end_of_initialization 7FC2    __end_of_configuracion 7FC2      start_initialization 7FC2  
               __Hrparam 0000                 __Lrparam 0000                 isa$xinst 000000  
          _configuracion 7FBC  
