

================================================================
== Vivado HLS Report for 'AXIvideo2Mat'
================================================================
* Date:           Tue Mar 24 00:13:03 2020

* Version:        2017.4 (Build 2086221 on Fri Dec 15 21:13:33 MST 2017)
* Project:        YCrCbGuass
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      5.40|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+--------+-----+--------+---------+
    |    Latency   |   Interval   | Pipeline|
    | min |   max  | min |   max  |   Type  |
    +-----+--------+-----+--------+---------+
    |    3|  350643|    3|  350643|   none  |
    +-----+--------+-----+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------------+-----+--------+----------+-----------+-----------+---------+----------+
        |                       |    Latency   | Iteration|  Initiation Interval  |   Trip  |          |
        |       Loop Name       | min |   max  |  Latency |  achieved |   target  |  Count  | Pipelined|
        +-----------------------+-----+--------+----------+-----------+-----------+---------+----------+
        |- loop_wait_for_start  |    0|       0|         1|          1|          1|        0|    yes   |
        |- loop_height          |    0|  350640|  7 ~ 487 |          -|          -| 0 ~ 720 |    no    |
        | + loop_width          |    1|     481|         2|          1|          1| 0 ~ 480 |    yes   |
        | + loop_wait_for_eol   |    1|       1|         2|          1|          1|        0|    yes   |
        +-----------------------+-----+--------+----------+-----------+-----------+---------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      -|       0|    211|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      -|       -|      -|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|    332|
|Register         |        -|      -|     261|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      0|     261|    543|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      0|   ~0   |      1|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+-------+---+----+------------+------------+
    |           Variable Name          | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |i_V_fu_325_p2                     |     +    |      0|  0|  17|          10|           1|
    |j_V_fu_336_p2                     |     +    |      0|  0|  16|           9|           1|
    |ap_block_pp1_stage0_01001         |    and   |      0|  0|   8|           1|           1|
    |ap_block_pp2_stage0_11001         |    and   |      0|  0|   8|           1|           1|
    |ap_block_state9_pp2_stage0_iter1  |    and   |      0|  0|   8|           1|           1|
    |ap_condition_495                  |    and   |      0|  0|   8|           1|           1|
    |ap_predicate_op62_read_state6     |    and   |      0|  0|   8|           1|           1|
    |input_V_data_V_0_load_A           |    and   |      0|  0|   8|           1|           1|
    |input_V_data_V_0_load_B           |    and   |      0|  0|   8|           1|           1|
    |input_V_last_V_0_load_A           |    and   |      0|  0|   8|           1|           1|
    |input_V_last_V_0_load_B           |    and   |      0|  0|   8|           1|           1|
    |input_V_user_V_0_load_A           |    and   |      0|  0|   8|           1|           1|
    |input_V_user_V_0_load_B           |    and   |      0|  0|   8|           1|           1|
    |exitcond5_i_fu_320_p2             |   icmp   |      0|  0|  13|          10|          10|
    |exitcond_i_fu_331_p2              |   icmp   |      0|  0|  13|           9|           9|
    |input_V_data_V_0_state_cmp_full   |   icmp   |      0|  0|   8|           2|           1|
    |input_V_last_V_0_state_cmp_full   |   icmp   |      0|  0|   8|           2|           1|
    |input_V_user_V_0_state_cmp_full   |   icmp   |      0|  0|   8|           2|           1|
    |ap_block_state1                   |    or    |      0|  0|   8|           1|           1|
    |ap_block_state6_pp1_stage0_iter1  |    or    |      0|  0|   8|           1|           1|
    |brmerge_i_fu_345_p2               |    or    |      0|  0|   8|           1|           1|
    |ap_enable_pp1                     |    xor   |      0|  0|   8|           1|           2|
    |ap_enable_pp2                     |    xor   |      0|  0|   8|           1|           2|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |Total                             |          |      0|  0| 211|          60|          42|
    +----------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------------------+----+-----------+-----+-----------+
    |                   Name                  | LUT| Input Size| Bits| Total Bits|
    +-----------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                                |  44|          9|    1|          9|
    |ap_done                                  |   9|          2|    1|          2|
    |ap_enable_reg_pp1_iter1                  |   9|          2|    1|          2|
    |ap_enable_reg_pp2_iter1                  |   9|          2|    1|          2|
    |ap_phi_mux_axi_last_V_2_i_phi_fu_238_p4  |  15|          3|    1|          3|
    |ap_phi_mux_eol_2_i_phi_fu_261_p4         |   9|          2|    1|          2|
    |ap_phi_mux_eol_i_phi_fu_203_p4           |   9|          2|    1|          2|
    |ap_phi_mux_p_Val2_s_phi_fu_250_p4        |  15|          3|   32|         96|
    |axi_data_V1_i_reg_167                    |   9|          2|   32|         64|
    |axi_data_V_1_i_reg_222                   |   9|          2|   32|         64|
    |axi_data_V_3_i_reg_281                   |   9|          2|   32|         64|
    |axi_last_V1_i_reg_157                    |   9|          2|    1|          2|
    |axi_last_V_3_i_reg_269                   |   9|          2|    1|          2|
    |eol_2_i_reg_258                          |   9|          2|    1|          2|
    |eol_i_reg_199                            |   9|          2|    1|          2|
    |eol_reg_211                              |   9|          2|    1|          2|
    |input_V_data_V_0_data_out                |   9|          2|   32|         64|
    |input_V_data_V_0_state                   |  15|          3|    2|          6|
    |input_V_dest_V_0_state                   |  15|          3|    2|          6|
    |input_V_last_V_0_data_out                |   9|          2|    1|          2|
    |input_V_last_V_0_state                   |  15|          3|    2|          6|
    |input_V_user_V_0_data_out                |   9|          2|    1|          2|
    |input_V_user_V_0_state                   |  15|          3|    2|          6|
    |input_r_TDATA_blk_n                      |   9|          2|    1|          2|
    |src_mat_data_stream_1_blk_n              |   9|          2|    1|          2|
    |src_mat_data_stream_2_blk_n              |   9|          2|    1|          2|
    |src_mat_data_stream_s_blk_n              |   9|          2|    1|          2|
    |t_V_16_reg_188                           |   9|          2|    9|         18|
    |t_V_reg_177                              |   9|          2|   10|         20|
    +-----------------------------------------+----+-----------+-----+-----------+
    |Total                                    | 332|         71|  205|        458|
    +-----------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------+----+----+-----+-----------+
    |            Name            | FF | LUT| Bits| Const Bits|
    +----------------------------+----+----+-----+-----------+
    |ap_CS_fsm                   |   8|   0|    8|          0|
    |ap_done_reg                 |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter0     |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter1     |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter0     |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter1     |   1|   0|    1|          0|
    |axi_data_V1_i_reg_167       |  32|   0|   32|          0|
    |axi_data_V_1_i_reg_222      |  32|   0|   32|          0|
    |axi_data_V_3_i_reg_281      |  32|   0|   32|          0|
    |axi_last_V1_i_reg_157       |   1|   0|    1|          0|
    |axi_last_V_3_i_reg_269      |   1|   0|    1|          0|
    |brmerge_i_reg_431           |   1|   0|    1|          0|
    |eol_2_i_reg_258             |   1|   0|    1|          0|
    |eol_i_reg_199               |   1|   0|    1|          0|
    |eol_reg_211                 |   1|   0|    1|          0|
    |exitcond_i_reg_422          |   1|   0|    1|          0|
    |i_V_reg_417                 |  10|   0|   10|          0|
    |input_V_data_V_0_payload_A  |  32|   0|   32|          0|
    |input_V_data_V_0_payload_B  |  32|   0|   32|          0|
    |input_V_data_V_0_sel_rd     |   1|   0|    1|          0|
    |input_V_data_V_0_sel_wr     |   1|   0|    1|          0|
    |input_V_data_V_0_state      |   2|   0|    2|          0|
    |input_V_dest_V_0_state      |   2|   0|    2|          0|
    |input_V_last_V_0_payload_A  |   1|   0|    1|          0|
    |input_V_last_V_0_payload_B  |   1|   0|    1|          0|
    |input_V_last_V_0_sel_rd     |   1|   0|    1|          0|
    |input_V_last_V_0_sel_wr     |   1|   0|    1|          0|
    |input_V_last_V_0_state      |   2|   0|    2|          0|
    |input_V_user_V_0_payload_A  |   1|   0|    1|          0|
    |input_V_user_V_0_payload_B  |   1|   0|    1|          0|
    |input_V_user_V_0_sel_rd     |   1|   0|    1|          0|
    |input_V_user_V_0_sel_wr     |   1|   0|    1|          0|
    |input_V_user_V_0_state      |   2|   0|    2|          0|
    |sof_1_i_fu_102              |   1|   0|    1|          0|
    |t_V_16_reg_188              |   9|   0|    9|          0|
    |t_V_reg_177                 |  10|   0|   10|          0|
    |tmp_data_V_reg_393          |  32|   0|   32|          0|
    |tmp_last_V_reg_401          |   1|   0|    1|          0|
    +----------------------------+----+----+-----+-----------+
    |Total                       | 261|   0|  261|          0|
    +----------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------------+-----+-----+------------+-----------------------+--------------+
|           RTL Ports          | Dir | Bits|  Protocol  |     Source Object     |    C Type    |
+------------------------------+-----+-----+------------+-----------------------+--------------+
|ap_clk                        |  in |    1| ap_ctrl_hs |      AXIvideo2Mat     | return value |
|ap_rst                        |  in |    1| ap_ctrl_hs |      AXIvideo2Mat     | return value |
|ap_start                      |  in |    1| ap_ctrl_hs |      AXIvideo2Mat     | return value |
|ap_done                       | out |    1| ap_ctrl_hs |      AXIvideo2Mat     | return value |
|ap_continue                   |  in |    1| ap_ctrl_hs |      AXIvideo2Mat     | return value |
|ap_idle                       | out |    1| ap_ctrl_hs |      AXIvideo2Mat     | return value |
|ap_ready                      | out |    1| ap_ctrl_hs |      AXIvideo2Mat     | return value |
|input_r_TDATA                 |  in |   32|    axis    |     input_V_data_V    |    pointer   |
|input_r_TVALID                |  in |    1|    axis    |     input_V_dest_V    |    pointer   |
|input_r_TREADY                | out |    1|    axis    |     input_V_dest_V    |    pointer   |
|input_r_TDEST                 |  in |    1|    axis    |     input_V_dest_V    |    pointer   |
|input_r_TKEEP                 |  in |    4|    axis    |     input_V_keep_V    |    pointer   |
|input_r_TSTRB                 |  in |    4|    axis    |     input_V_strb_V    |    pointer   |
|input_r_TUSER                 |  in |    1|    axis    |     input_V_user_V    |    pointer   |
|input_r_TLAST                 |  in |    1|    axis    |     input_V_last_V    |    pointer   |
|input_r_TID                   |  in |    1|    axis    |      input_V_id_V     |    pointer   |
|rows                          |  in |   32|  ap_stable |          rows         |    scalar    |
|cols                          |  in |   32|  ap_stable |          cols         |    scalar    |
|src_mat_data_stream_s_din     | out |    8|   ap_fifo  | src_mat_data_stream_s |    pointer   |
|src_mat_data_stream_s_full_n  |  in |    1|   ap_fifo  | src_mat_data_stream_s |    pointer   |
|src_mat_data_stream_s_write   | out |    1|   ap_fifo  | src_mat_data_stream_s |    pointer   |
|src_mat_data_stream_1_din     | out |    8|   ap_fifo  | src_mat_data_stream_1 |    pointer   |
|src_mat_data_stream_1_full_n  |  in |    1|   ap_fifo  | src_mat_data_stream_1 |    pointer   |
|src_mat_data_stream_1_write   | out |    1|   ap_fifo  | src_mat_data_stream_1 |    pointer   |
|src_mat_data_stream_2_din     | out |    8|   ap_fifo  | src_mat_data_stream_2 |    pointer   |
|src_mat_data_stream_2_full_n  |  in |    1|   ap_fifo  | src_mat_data_stream_2 |    pointer   |
|src_mat_data_stream_2_write   | out |    1|   ap_fifo  | src_mat_data_stream_2 |    pointer   |
+------------------------------+-----+-----+------------+-----------------------+--------------+

