<profile>
    <ReportVersion>
        <Version>2022.2</Version>
    </ReportVersion>
    <UserAssignments>
        <unit>ns</unit>
        <ProductFamily>virtexuplus</ProductFamily>
        <Part>xcu280-fsvh2892-2L-e</Part>
        <TopModelName>SgdLR</TopModelName>
        <TargetClockPeriod>10.00</TargetClockPeriod>
        <ClockUncertainty>2.70</ClockUncertainty>
        <FlowTarget>vivado</FlowTarget>
    </UserAssignments>
    <PerformanceEstimates>
        <PipelineType>no</PipelineType>
        <SummaryOfTimingAnalysis>
            <unit>ns</unit>
            <EstimatedClockPeriod>6.541</EstimatedClockPeriod>
        </SummaryOfTimingAnalysis>
        <SummaryOfOverallLatency>
            <unit>clock cycles</unit>
            <Best-caseLatency>13897126</Best-caseLatency>
            <Average-caseLatency>13898511</Average-caseLatency>
            <Worst-caseLatency>13899894</Worst-caseLatency>
            <Best-caseRealTimeLatency>0.139 sec</Best-caseRealTimeLatency>
            <Average-caseRealTimeLatency>0.139 sec</Average-caseRealTimeLatency>
            <Worst-caseRealTimeLatency>0.139 sec</Worst-caseRealTimeLatency>
            <Interval-min>13897127</Interval-min>
            <Interval-max>13899895</Interval-max>
        </SummaryOfOverallLatency>
    </PerformanceEstimates>
    <AreaEstimates>
        <Resources>
            <BRAM_18K>12</BRAM_18K>
            <DSP>6</DSP>
            <FF>1581</FF>
            <LUT>4147</LUT>
            <URAM>0</URAM>
        </Resources>
        <AvailableResources>
            <BRAM_18K>4032</BRAM_18K>
            <DSP>9024</DSP>
            <FF>2607360</FF>
            <LUT>1303680</LUT>
            <URAM>960</URAM>
        </AvailableResources>
    </AreaEstimates>
    <InterfaceSummary>
        <RtlPorts>
            <name>ap_clk</name>
            <Object>SgdLR</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_rst</name>
            <Object>SgdLR</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_start</name>
            <Object>SgdLR</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_done</name>
            <Object>SgdLR</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_idle</name>
            <Object>SgdLR</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_ready</name>
            <Object>SgdLR</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>data_address0</name>
            <Object>data</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>18</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>data_ce0</name>
            <Object>data</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>data_q0</name>
            <Object>data</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>512</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>label_r_address0</name>
            <Object>label_r</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>11</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>label_r_ce0</name>
            <Object>label_r</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>label_r_q0</name>
            <Object>label_r</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>theta_address0</name>
            <Object>theta</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>6</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>theta_ce0</name>
            <Object>theta</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>theta_we0</name>
            <Object>theta</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>theta_d0</name>
            <Object>theta</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>512</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>readLabels</name>
            <Object>readLabels</Object>
            <Type>scalar</Type>
            <Scope/>
            <IOProtocol>ap_none</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>data</Attribute>
            <CType>bool</CType>
        </RtlPorts>
        <RtlPorts>
            <name>writeOutput</name>
            <Object>writeOutput</Object>
            <Type>scalar</Type>
            <Scope/>
            <IOProtocol>ap_none</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>data</Attribute>
            <CType>bool</CType>
        </RtlPorts>
    </InterfaceSummary>
    <RTLDesignHierarchy>
        <TopModule MAX_DEPTH="6">
            <ModuleName>SgdLR</ModuleName>
            <InstancesList>
                <Instance>
                    <InstName>grp_SgdLR_Pipeline_LABEL_CP_fu_56</InstName>
                    <ModuleName>SgdLR_Pipeline_LABEL_CP</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>56</ID>
                    <BindInstances>add_ln263_fu_132_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_dataflow_parent_loop_proc_fu_64</InstName>
                    <ModuleName>dataflow_parent_loop_proc</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>64</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>dataflow_in_loop_TRAINING_INST_U0</InstName>
                            <ModuleName>dataflow_in_loop_TRAINING_INST</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>52</ID>
                            <InstancesList>
                                <Instance>
                                    <InstName>READ_TRAINING_DATA_proc_U0</InstName>
                                    <ModuleName>READ_TRAINING_DATA_proc</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>36</ID>
                                    <BindInstances>add_ln104_fu_109_p2 add_ln108_fu_148_p2 add_ln109_fu_154_p2</BindInstances>
                                </Instance>
                                <Instance>
                                    <InstName>compute_U0</InstName>
                                    <ModuleName>compute</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>46</ID>
                                    <InstancesList>
                                        <Instance>
                                            <InstName>grp_compute_Pipeline_DOT_DOT_INNER_fu_98</InstName>
                                            <ModuleName>compute_Pipeline_DOT_DOT_INNER</ModuleName>
                                            <IsCompInst>true</IsCompInst>
                                            <ID>98</ID>
                                            <BindInstances>add_ln124_fu_130_p2 add_ln124_1_fu_156_p2 add_ln129_fu_186_p2 mul_32s_16s_44_1_1_U6 result_V_3_fu_246_p2 add_ln127_fu_198_p2</BindInstances>
                                        </Instance>
                                        <Instance>
                                            <InstName>grp_compute_Pipeline_GRAD_GRAD_INNER_fu_107</InstName>
                                            <ModuleName>compute_Pipeline_GRAD_GRAD_INNER</ModuleName>
                                            <IsCompInst>true</IsCompInst>
                                            <ID>107</ID>
                                            <BindInstances>add_ln177_fu_124_p2 add_ln177_1_fu_150_p2 add_ln181_fu_180_p2 mul_mul_28s_16s_44_4_1_U11 add_ln180_fu_191_p2</BindInstances>
                                        </Instance>
                                        <Instance>
                                            <InstName>grp_compute_Pipeline_UPDATE_UPDATE_INNER_fu_115</InstName>
                                            <ModuleName>compute_Pipeline_UPDATE_UPDATE_INNER</ModuleName>
                                            <IsCompInst>true</IsCompInst>
                                            <ID>115</ID>
                                            <BindInstances>add_ln196_fu_120_p2 add_ln196_1_fu_146_p2 add_ln200_fu_176_p2 mul_32s_32s_51_1_1_U16 ret_V_fu_227_p2 add_ln199_fu_188_p2</BindInstances>
                                        </Instance>
                                    </InstancesList>
                                    <BindInstances>gradient_V_U in_V_1_fu_168_p2 index_V_fu_184_p2 scale_V_fu_262_p2 lut_V_U</BindInstances>
                                </Instance>
                            </InstancesList>
                        </Instance>
                    </InstancesList>
                </Instance>
                <Instance>
                    <InstName>grp_SgdLR_Pipeline_STREAM_OUT_fu_78</InstName>
                    <ModuleName>SgdLR_Pipeline_STREAM_OUT</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>78</ID>
                    <BindInstances>add_ln209_fu_240_p2</BindInstances>
                </Instance>
            </InstancesList>
            <BindInstances>label_local_V_U theta_local_V_U</BindInstances>
        </TopModule>
    </RTLDesignHierarchy>
    <ModuleInformation>
        <Module>
            <Name>SgdLR_Pipeline_LABEL_CP</Name>
            <Loops>
                <LABEL_CP/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>2.451</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>2252</Best-caseLatency>
                    <Average-caseLatency>2252</Average-caseLatency>
                    <Worst-caseLatency>2252</Worst-caseLatency>
                    <Best-caseRealTimeLatency>22.520 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>22.520 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>22.520 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>2252</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <LABEL_CP>
                        <Name>LABEL_CP</Name>
                        <Slack>7.30</Slack>
                        <TripCount>1125</TripCount>
                        <Latency>2250</Latency>
                        <AbsoluteTimeLatency>22.500 us</AbsoluteTimeLatency>
                        <PipelineII>2</PipelineII>
                        <PipelineDepth>3</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </LABEL_CP>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>55</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>194</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LABEL_CP" OPTYPE="add" PRAGMA="" RTLNAME="add_ln263_fu_132_p2" SOURCE="sgd.cpp:263" URAM="0" VARIABLE="add_ln263"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>READ_TRAINING_DATA_proc</Name>
            <Loops>
                <READ_TRAINING_DATA>
                    <READ_TRAINING_DATA_INNER/>
                </READ_TRAINING_DATA>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>2.983</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>1121</Best-caseLatency>
                    <Average-caseLatency>1121</Average-caseLatency>
                    <Worst-caseLatency>1121</Worst-caseLatency>
                    <Best-caseRealTimeLatency>11.210 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>11.210 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>11.210 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>1121</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <READ_TRAINING_DATA>
                        <Name>READ_TRAINING_DATA</Name>
                        <Slack>7.30</Slack>
                        <TripCount>32</TripCount>
                        <Latency>1120</Latency>
                        <AbsoluteTimeLatency>11.200 us</AbsoluteTimeLatency>
                        <IterationLatency>35</IterationLatency>
                        <PipelineDepth>35</PipelineDepth>
                        <PipelineType>no</PipelineType>
                        <InstanceList/>
                        <READ_TRAINING_DATA_INNER>
                            <Name>READ_TRAINING_DATA_INNER</Name>
                            <Slack>7.30</Slack>
                            <TripCount>32</TripCount>
                            <Latency>32</Latency>
                            <AbsoluteTimeLatency>0.320 us</AbsoluteTimeLatency>
                            <IterationLatency>1</IterationLatency>
                            <PipelineDepth>1</PipelineDepth>
                            <PipelineType>no</PipelineType>
                            <InstanceList/>
                        </READ_TRAINING_DATA_INNER>
                    </READ_TRAINING_DATA>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>545</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>2289</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="READ_TRAINING_DATA" OPTYPE="add" PRAGMA="" RTLNAME="add_ln104_fu_109_p2" SOURCE="sgd.cpp:104" URAM="0" VARIABLE="add_ln104"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="READ_TRAINING_DATA_INNER" OPTYPE="add" PRAGMA="" RTLNAME="add_ln108_fu_148_p2" SOURCE="sgd.cpp:108" URAM="0" VARIABLE="add_ln108"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="READ_TRAINING_DATA_INNER" OPTYPE="add" PRAGMA="" RTLNAME="add_ln109_fu_154_p2" SOURCE="sgd.cpp:109" URAM="0" VARIABLE="add_ln109"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>compute_Pipeline_DOT_DOT_INNER</Name>
            <Loops>
                <DOT_DOT_INNER/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>5.637</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>1026</Best-caseLatency>
                    <Average-caseLatency>1026</Average-caseLatency>
                    <Worst-caseLatency>1026</Worst-caseLatency>
                    <Best-caseRealTimeLatency>10.260 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>10.260 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>10.260 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>1026</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <DOT_DOT_INNER>
                        <Name>DOT_DOT_INNER</Name>
                        <Slack>7.30</Slack>
                        <TripCount>1024</TripCount>
                        <Latency>1024</Latency>
                        <AbsoluteTimeLatency>10.240 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </DOT_DOT_INNER>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>2</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>58</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>237</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="DOT_DOT_INNER" OPTYPE="add" PRAGMA="" RTLNAME="add_ln124_fu_130_p2" SOURCE="sgd.cpp:124" URAM="0" VARIABLE="add_ln124"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="DOT_DOT_INNER" OPTYPE="add" PRAGMA="" RTLNAME="add_ln124_1_fu_156_p2" SOURCE="sgd.cpp:124" URAM="0" VARIABLE="add_ln124_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="DOT_DOT_INNER" OPTYPE="add" PRAGMA="" RTLNAME="add_ln129_fu_186_p2" SOURCE="sgd.cpp:129" URAM="0" VARIABLE="add_ln129"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="auto" LATENCY="0" LOOP="DOT_DOT_INNER" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_16s_44_1_1_U6" SOURCE="/home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1270" URAM="0" VARIABLE="mul_ln1270"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="DOT_DOT_INNER" OPTYPE="add" PRAGMA="" RTLNAME="result_V_3_fu_246_p2" SOURCE="/home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813" URAM="0" VARIABLE="result_V_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="DOT_DOT_INNER" OPTYPE="add" PRAGMA="" RTLNAME="add_ln127_fu_198_p2" SOURCE="sgd.cpp:127" URAM="0" VARIABLE="add_ln127"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>compute_Pipeline_GRAD_GRAD_INNER</Name>
            <Loops>
                <GRAD_GRAD_INNER/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>2.901</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>1029</Best-caseLatency>
                    <Average-caseLatency>1029</Average-caseLatency>
                    <Worst-caseLatency>1029</Worst-caseLatency>
                    <Best-caseRealTimeLatency>10.290 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>10.290 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>10.290 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>1029</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <GRAD_GRAD_INNER>
                        <Name>GRAD_GRAD_INNER</Name>
                        <Slack>7.30</Slack>
                        <TripCount>1024</TripCount>
                        <Latency>1027</Latency>
                        <AbsoluteTimeLatency>10.270 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>5</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </GRAD_GRAD_INNER>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>1</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>150</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>201</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="GRAD_GRAD_INNER" OPTYPE="add" PRAGMA="" RTLNAME="add_ln177_fu_124_p2" SOURCE="sgd.cpp:177" URAM="0" VARIABLE="add_ln177"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="GRAD_GRAD_INNER" OPTYPE="add" PRAGMA="" RTLNAME="add_ln177_1_fu_150_p2" SOURCE="sgd.cpp:177" URAM="0" VARIABLE="add_ln177_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="GRAD_GRAD_INNER" OPTYPE="add" PRAGMA="" RTLNAME="add_ln181_fu_180_p2" SOURCE="sgd.cpp:181" URAM="0" VARIABLE="add_ln181"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="GRAD_GRAD_INNER" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_28s_16s_44_4_1_U11" SOURCE="/home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273" URAM="0" VARIABLE="r_V"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="GRAD_GRAD_INNER" OPTYPE="add" PRAGMA="" RTLNAME="add_ln180_fu_191_p2" SOURCE="sgd.cpp:180" URAM="0" VARIABLE="add_ln180"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>compute_Pipeline_UPDATE_UPDATE_INNER</Name>
            <Loops>
                <UPDATE_UPDATE_INNER/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>6.541</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>1026</Best-caseLatency>
                    <Average-caseLatency>1026</Average-caseLatency>
                    <Worst-caseLatency>1026</Worst-caseLatency>
                    <Best-caseRealTimeLatency>10.260 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>10.260 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>10.260 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>1026</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <UPDATE_UPDATE_INNER>
                        <Name>UPDATE_UPDATE_INNER</Name>
                        <Slack>7.30</Slack>
                        <TripCount>1024</TripCount>
                        <Latency>1024</Latency>
                        <AbsoluteTimeLatency>10.240 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </UPDATE_UPDATE_INNER>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>3</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>36</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>247</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="UPDATE_UPDATE_INNER" OPTYPE="add" PRAGMA="" RTLNAME="add_ln196_fu_120_p2" SOURCE="sgd.cpp:196" URAM="0" VARIABLE="add_ln196"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="UPDATE_UPDATE_INNER" OPTYPE="add" PRAGMA="" RTLNAME="add_ln196_1_fu_146_p2" SOURCE="sgd.cpp:196" URAM="0" VARIABLE="add_ln196_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="UPDATE_UPDATE_INNER" OPTYPE="add" PRAGMA="" RTLNAME="add_ln200_fu_176_p2" SOURCE="sgd.cpp:200" URAM="0" VARIABLE="add_ln200"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="UPDATE_UPDATE_INNER" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_51_1_1_U16" SOURCE="/home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273" URAM="0" VARIABLE="r_V"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="UPDATE_UPDATE_INNER" OPTYPE="add" PRAGMA="" RTLNAME="ret_V_fu_227_p2" SOURCE="/home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347" URAM="0" VARIABLE="ret_V"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="UPDATE_UPDATE_INNER" OPTYPE="add" PRAGMA="" RTLNAME="add_ln199_fu_188_p2" SOURCE="sgd.cpp:199" URAM="0" VARIABLE="add_ln199"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>compute</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>6.541</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>3087</Best-caseLatency>
                    <Average-caseLatency>3087</Average-caseLatency>
                    <Worst-caseLatency>3087</Worst-caseLatency>
                    <Best-caseRealTimeLatency>30.870 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>30.870 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>30.870 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>3087</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>4</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>~0</UTIL_BRAM>
                    <DSP>6</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>276</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>1030</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="gradient_V_U" SOURCE="sgd.cpp:226" URAM="0" VARIABLE="gradient_V"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="in_V_1_fu_168_p2" SOURCE="/home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813" URAM="0" VARIABLE="in_V_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="index_V_fu_184_p2" SOURCE="/home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:186" URAM="0" VARIABLE="index_V"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="scale_V_fu_262_p2" SOURCE="/home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813" URAM="0" VARIABLE="scale_V"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="lut_V_U" SOURCE="" URAM="0" VARIABLE="lut_V"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>dataflow_in_loop_TRAINING_INST</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>6.541</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>4209</Best-caseLatency>
                    <Average-caseLatency>4209</Average-caseLatency>
                    <Worst-caseLatency>4209</Worst-caseLatency>
                    <Best-caseRealTimeLatency>42.090 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>42.090 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>42.090 us</Worst-caseRealTimeLatency>
                    <DataflowPipelineThroughput>3088</DataflowPipelineThroughput>
                    <PipelineInitiationInterval>3088</PipelineInitiationInterval>
                    <PipelineType>dataflow</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>6</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>~0</UTIL_BRAM>
                    <DSP>6</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>823</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>3349</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
        </Module>
        <Module>
            <Name>dataflow_parent_loop_proc</Name>
            <Loops>
                <TRAINING_INST/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>6.541</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>13897123</Best-caseLatency>
                    <Average-caseLatency>13897123</Average-caseLatency>
                    <Worst-caseLatency>13897123</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.139 sec</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.139 sec</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.139 sec</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>13897123</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <TRAINING_INST>
                        <Name>TRAINING_INST</Name>
                        <Slack>7.30</Slack>
                        <TripCount>4500</TripCount>
                        <Latency>13897122</Latency>
                        <AbsoluteTimeLatency>0.139 sec</AbsoluteTimeLatency>
                        <DataflowPipelineThroughput>3088</DataflowPipelineThroughput>
                        <PipelineDepth>13897122</PipelineDepth>
                        <PipelineType>dataflow</PipelineType>
                        <InstanceList>
                            <Instance>dataflow_in_loop_TRAINING_INST_U0</Instance>
                        </InstanceList>
                    </TRAINING_INST>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>6</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>~0</UTIL_BRAM>
                    <DSP>6</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>1035</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>3412</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
        </Module>
        <Module>
            <Name>SgdLR_Pipeline_STREAM_OUT</Name>
            <Loops>
                <STREAM_OUT/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>2.400</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>514</Best-caseLatency>
                    <Average-caseLatency>514</Average-caseLatency>
                    <Worst-caseLatency>514</Worst-caseLatency>
                    <Best-caseRealTimeLatency>5.140 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>5.140 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>5.140 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>514</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <STREAM_OUT>
                        <Name>STREAM_OUT</Name>
                        <Slack>7.30</Slack>
                        <TripCount>64</TripCount>
                        <Latency>512</Latency>
                        <AbsoluteTimeLatency>5.120 us</AbsoluteTimeLatency>
                        <PipelineII>8</PipelineII>
                        <PipelineDepth>9</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </STREAM_OUT>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>480</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>378</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="STREAM_OUT" OPTYPE="add" PRAGMA="" RTLNAME="add_ln209_fu_240_p2" SOURCE="sgd.cpp:209" URAM="0" VARIABLE="add_ln209"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>SgdLR</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>6.541</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>13897126</Best-caseLatency>
                    <Average-caseLatency>13898511</Average-caseLatency>
                    <Worst-caseLatency>13899894</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.139 sec</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.139 sec</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.139 sec</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>13897127 ~ 13899895</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>12</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>~0</UTIL_BRAM>
                    <DSP>6</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>1581</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>4147</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="storage" BRAM="4" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="label_local_V_U" SOURCE="" URAM="0" VARIABLE="label_local_V"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="theta_local_V_U" SOURCE="" URAM="0" VARIABLE="theta_local_V"/>
            </BindNodes>
        </Module>
    </ModuleInformation>
    <FIFOInformation/>
    <UserConfigCommands/>
    <Args>
        <Arg ArgName="data" index="0" direction="in" srcType="ap_uint&lt;512&gt;*" srcSize="512">
            <hwRefs>
                <hwRef type="port" interface="data_address0" name="data_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="data_ce0" name="data_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="data_q0" name="data_q0" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="label" index="1" direction="in" srcType="ap_uint&lt;32&gt;*" srcSize="32">
            <hwRefs>
                <hwRef type="port" interface="label_r_address0" name="label_r_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="label_r_ce0" name="label_r_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="label_r_q0" name="label_r_q0" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="theta" index="2" direction="out" srcType="ap_uint&lt;512&gt;*" srcSize="512">
            <hwRefs>
                <hwRef type="port" interface="theta_address0" name="theta_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="theta_ce0" name="theta_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="theta_we0" name="theta_we0" usage="control" direction="out"/>
                <hwRef type="port" interface="theta_d0" name="theta_d0" usage="data" direction="out"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="readLabels" index="3" direction="in" srcType="bool" srcSize="1">
            <hwRefs>
                <hwRef type="port" interface="readLabels" name="readLabels" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="writeOutput" index="4" direction="in" srcType="bool" srcSize="1">
            <hwRefs>
                <hwRef type="port" interface="writeOutput" name="writeOutput" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
    </Args>
    <Interfaces>
        <Interface InterfaceName="ap_clk" type="clock" busTypeName="clock" mode="slave">
            <busParams>
                <busParam busParamName="ASSOCIATED_RESET">ap_rst</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="ap_clk">CLK</portMap>
            </portMaps>
            <ports>
                <port>ap_clk</port>
            </ports>
        </Interface>
        <Interface InterfaceName="ap_rst" type="reset" busTypeName="reset" mode="slave">
            <busParams>
                <busParam busParamName="POLARITY">ACTIVE_HIGH</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="ap_rst">RST</portMap>
            </portMaps>
            <ports>
                <port>ap_rst</port>
            </ports>
        </Interface>
        <Interface InterfaceName="ap_ctrl" type="ap_ctrl" busTypeName="acc_handshake" mode="slave">
            <portMaps>
                <portMap portMapName="ap_start">start</portMap>
                <portMap portMapName="ap_done">done</portMap>
                <portMap portMapName="ap_idle">idle</portMap>
                <portMap portMapName="ap_ready">ready</portMap>
            </portMaps>
            <ports>
                <port>ap_done</port>
                <port>ap_idle</port>
                <port>ap_ready</port>
                <port>ap_start</port>
            </ports>
        </Interface>
        <Interface InterfaceName="data_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="18">
            <portMaps>
                <portMap portMapName="data_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>data_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="data"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="data_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="512">
            <portMaps>
                <portMap portMapName="data_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>data_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="data"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="label_r_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="11">
            <portMaps>
                <portMap portMapName="label_r_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>label_r_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="label"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="label_r_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="label_r_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>label_r_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="label"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="theta_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="6">
            <portMaps>
                <portMap portMapName="theta_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>theta_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="theta"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="theta_d0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="512">
            <portMaps>
                <portMap portMapName="theta_d0">DATA</portMap>
            </portMaps>
            <ports>
                <port>theta_d0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="theta"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="readLabels" type="data" busTypeName="data" protocol="ap_none" mode="slave" dataWidth="1">
            <portMaps>
                <portMap portMapName="readLabels">DATA</portMap>
            </portMaps>
            <ports>
                <port>readLabels</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_none" register_option="0" argName="readLabels"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="writeOutput" type="data" busTypeName="data" protocol="ap_none" mode="slave" dataWidth="1">
            <portMaps>
                <portMap portMapName="writeOutput">DATA</portMap>
            </portMaps>
            <ports>
                <port>writeOutput</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_none" register_option="0" argName="writeOutput"/>
            </constraints>
        </Interface>
    </Interfaces>
    <ReportHWInterface>
        <section name="HW Interfaces" level="0">
            <item name="AP_MEMORY">
                <table isCollapsed="0">
                    <keys size="2">Interface, Bitwidth</keys>
                    <column name="data_address0">18, , </column>
                    <column name="data_q0">512, , </column>
                    <column name="label_r_address0">11, , </column>
                    <column name="label_r_q0">32, , </column>
                    <column name="theta_address0">6, , </column>
                    <column name="theta_d0">512, , </column>
                </table>
            </item>
            <item name="Other Ports">
                <table isCollapsed="0">
                    <keys size="3">Interface, Mode, Bitwidth</keys>
                    <column name="readLabels">ap_none, 1, , </column>
                    <column name="writeOutput">ap_none, 1, , </column>
                </table>
            </item>
            <item name="TOP LEVEL CONTROL">
                <table isCollapsed="0">
                    <keys size="3">Interface, Type, Ports</keys>
                    <column name="ap_clk">clock, ap_clk, </column>
                    <column name="ap_rst">reset, ap_rst, </column>
                    <column name="ap_ctrl">ap_ctrl_hs, ap_done ap_idle ap_ready ap_start, </column>
                </table>
            </item>
        </section>
    </ReportHWInterface>
    <ReportSWInterface>
        <section name="SW I/O Information" level="0">
            <item name="Top Function Arguments">
                <table isCollapsed="1">
                    <keys size="3">Argument, Direction, Datatype</keys>
                    <column name="data">in, ap_uint&lt;512&gt;*</column>
                    <column name="label">in, ap_uint&lt;32&gt;*</column>
                    <column name="theta">out, ap_uint&lt;512&gt;*</column>
                    <column name="readLabels">in, bool</column>
                    <column name="writeOutput">in, bool</column>
                </table>
            </item>
            <item name="SW-to-HW Mapping">
                <table isCollapsed="1">
                    <keys size="4">Argument, HW Interface, HW Type, HW Usage</keys>
                    <column name="data">data_address0, port, offset, </column>
                    <column name="data">data_ce0, port, , </column>
                    <column name="data">data_q0, port, , </column>
                    <column name="label">label_r_address0, port, offset, </column>
                    <column name="label">label_r_ce0, port, , </column>
                    <column name="label">label_r_q0, port, , </column>
                    <column name="theta">theta_address0, port, offset, </column>
                    <column name="theta">theta_ce0, port, , </column>
                    <column name="theta">theta_we0, port, , </column>
                    <column name="theta">theta_d0, port, , </column>
                    <column name="readLabels">readLabels, port, , </column>
                    <column name="writeOutput">writeOutput, port, , </column>
                </table>
            </item>
        </section>
    </ReportSWInterface>
    <PragmaReport>
        <Pragma type="inline" location="sgd.cpp:102" status="valid" parentFunction="read_data" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="sgd.cpp:117" status="valid" parentFunction="dotproduct" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="sgd.cpp:139" status="valid" parentFunction="uselut" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="sgd.cpp:155" status="valid" parentFunction="sigmoid" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="sgd.cpp:173" status="valid" parentFunction="computegradient" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="sgd.cpp:191" status="valid" parentFunction="updateparameter" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="sgd.cpp:207" status="valid" parentFunction="streamout" variable="" isDirective="0" options=""/>
        <Pragma type="dataflow" location="sgd.cpp:276" status="valid" parentFunction="sgdlr" variable="" isDirective="0" options=""/>
    </PragmaReport>
</profile>

