`timescale 1ns/100ps
module tb();
  reg [3:0] Input_test;
  reg CLK_test;
  reg Reset_test;
  wire Moore_test;
  wire Mealy_test;
  reg [2:0]Case;



Moore Moore_inst0(.Input(Input_test), .CLK(CLK_test), .isTrue(Moore_test), .Reset(Reset_test));
Mealy  Mealy_inst0(.Input(Input_test), .CLK(CLK_test), .isTrue(Mealy_test), .Reset(Reset_test));
 
initial begin
CLK_test = 0; 
Reset_test = 1;
Input_test =0;

#10 
Reset_test = 0;

Case = 3'd1;
#20; Input_test = 1;//1
#20; Input_test = 9;
#20; Input_test = 5;
#20; Input_test = 2;
#20; Input_test = 2;
#20; Input_test = 4;
#20; Input_test = 9;
#20; Input_test = 1;

#20; Input_test = 0;  

#20; Case = 3'd2;
Input_test = 1;// 3
#20; Input_test = 9;
#20; Input_test = 5;
#20; Input_test = 2;
#20; Input_test = 2;
#20; Input_test = 4;
#20; Input_test = 9;
#20; Input_test = 1; 
#20; Input_test = 1; 
#20; Input_test = 9;
#20; Input_test = 5;
#20; Input_test = 2;
#20; Input_test = 2;
#20; Input_test = 4;
#20; Input_test = 9;
#20; Input_test = 1; 
#20; Input_test = 1; 
#20; Input_test = 9;
#20; Input_test = 5;
#20; Input_test = 2;
#20; Input_test = 2;
#20; Input_test = 4;
#20; Input_test = 9;
#20; Input_test = 1;

#20; Input_test = 0;  

#20; Case = 3'd3;
     Input_test = 1;// 3
#20; Input_test = 1;
#20; Input_test = 1; 
#20; Input_test = 9;
#20; Input_test = 5;
#20; Input_test = 2;
#20; Input_test = 2;
#20; Input_test = 4;
#20; Input_test = 9;
#20; Input_test = 1; 

#20; Input_test = 0;  

#20; Case = 3'd4;
Input_test = 1; // 4
#20; Input_test = 9;
#20; Input_test = 5;
#20; Input_test = 2;
#20; Input_test = 2;
#20; Input_test = 4;
#20; Input_test = 9;
#20; Input_test = 1;
#20; Input_test = 1;
#20; Input_test = 1;
#20; Input_test = 1;


#20; Input_test = 0;  


#20; Case = 3'd5;
   
     Input_test = 1;  // 5
#20; Input_test = 9;
#20; Input_test = 5;
#20; Input_test = 2;
#20; Input_test = 2;
#20; Input_test = 2;
#20; Input_test = 2;
#20; Input_test = 4;
#20; Input_test = 9;
#20; Input_test = 1;

#20; Input_test = 0; 

#20; Case = 3'd6;
     Input_test = 1;  // 6
#20; Input_test = 9;
#20; Input_test = 1;
#20; Input_test = 9;
#20; Input_test = 3;
#20; Input_test = 2;
#20; Input_test = 2;
#20; Input_test = 5;
#20; Input_test = 9;
#20; Input_test = 1;
#20; Input_test = 1; 
#20; Input_test = 9;
#20; Input_test = 5;
#20; Input_test = 2;
#20; Input_test = 2;
#20; Input_test = 4;
#20; Input_test = 9;
#20; Input_test = 1;

integer i ;
for (i = 0 ; i < 100 ; i = i  + 0) begin
  #20; Input_test = {$random};
end

#50000
$stop;
end


always 
begin
	#15 CLK_test = 1;
	#5 CLK_test = 0;
end
endmodule




