// Seed: 3215508709
module module_0 (
    output tri1 id_0
);
  wire id_2;
  assign id_2 = id_2;
  wire [1 : ""] id_3;
  wire [-1 : 1] id_4;
  wire id_5 = id_3;
endmodule
module module_1 (
    input tri0 id_0,
    output wire id_1,
    output supply1 id_2,
    input tri0 id_3,
    input tri0 id_4,
    output tri id_5,
    input supply0 id_6,
    input wor id_7,
    input supply1 id_8,
    output supply0 id_9,
    input supply0 id_10,
    input wor id_11,
    output wor id_12,
    input wire id_13,
    input supply0 id_14,
    output tri0 id_15,
    output wire id_16,
    input tri id_17
);
  wire [-1 'b0 : ~  -1] id_19;
  assign id_9 = -1 ^ -1 - -1;
  wire id_20;
  module_0 modCall_1 (id_15);
  parameter id_21 = 1;
endmodule
