// Seed: 1520802727
module module_0 (
    input wire id_0,
    input tri0 id_1,
    input uwire id_2,
    output wire id_3,
    output supply0 id_4,
    input wor id_5,
    input wor id_6,
    output tri1 id_7,
    output wor id_8,
    input wand id_9,
    input tri id_10,
    input tri1 id_11,
    output tri0 id_12,
    input uwire id_13,
    input supply0 id_14,
    input tri id_15,
    input wand id_16,
    output wor id_17,
    input supply1 id_18,
    input wire id_19,
    output wor id_20
);
  logic [7:0] id_22 = id_18;
  wand id_23 = 1;
  assign #id_24 id_22[1] = -1;
endmodule
module module_1 (
    output tri id_0,
    input wand id_1,
    input uwire id_2,
    output tri id_3,
    input supply0 id_4,
    input wor id_5,
    input wand id_6,
    input supply0 id_7
    , id_28,
    input tri0 id_8,
    input supply1 id_9,
    input wor id_10,
    input wor id_11,
    output wand id_12,
    input wire id_13,
    output supply0 id_14,
    input supply1 id_15,
    input supply1 id_16,
    input supply1 id_17,
    input wand id_18,
    input wand id_19,
    input supply0 id_20,
    input wor id_21,
    input wire id_22,
    output wand id_23,
    output wire id_24,
    output wire id_25,
    output tri0 id_26
);
  wire id_29 = id_8;
  wire id_30, id_31, id_32;
  and primCall (
      id_14,
      id_4,
      id_30,
      id_22,
      id_1,
      id_20,
      id_11,
      id_17,
      id_15,
      id_29,
      id_13,
      id_18,
      id_6,
      id_8,
      id_7
  );
  module_0 modCall_1 (
      id_4,
      id_4,
      id_10,
      id_3,
      id_3,
      id_5,
      id_20,
      id_24,
      id_14,
      id_11,
      id_10,
      id_9,
      id_25,
      id_5,
      id_8,
      id_20,
      id_4,
      id_26,
      id_18,
      id_1,
      id_14
  );
  assign modCall_1.id_18 = 0;
  assign id_12 = id_1;
  assign id_24 = -1;
endmodule
