C:\Microsemi\Libero_SoC_v11.9\SynplifyPro\bin64\m_proasic.exe  -prodtype  synplify_pro  -encrypt  -pro  -rundir  C:\MarianoF\vhdl_projects\four_bit_adder\synthesis   -part A3P1000  -package FBGA144  -grade STD    -maxfan 24 -globalthreshold 50 -opcond COMWC -report_path 4000 -RWCheckOnRam 0 -summaryfile C:\MarianoF\vhdl_projects\four_bit_adder\synthesis\synlog\report\four_bit_adder_fpga_mapper.xml  -top_level_module  work.four_bit_adder  -licensetype  synplifypro_actel  -flow mapping  -mp  1  -prjfile  C:\MarianoF\vhdl_projects\four_bit_adder\synthesis\scratchproject.prs  -implementation  synthesis  -multisrs  -oedif  C:\MarianoF\vhdl_projects\four_bit_adder\synthesis\four_bit_adder.edn   -freq 100.000   C:\MarianoF\vhdl_projects\four_bit_adder\synthesis\synwork\four_bit_adder_prem.srd  -sap  C:\MarianoF\vhdl_projects\four_bit_adder\synthesis\four_bit_adder.sap  -otap  C:\MarianoF\vhdl_projects\four_bit_adder\synthesis\four_bit_adder.tap  -omap  C:\MarianoF\vhdl_projects\four_bit_adder\synthesis\four_bit_adder.map  -devicelib  C:\Microsemi\Libero_SoC_v11.9\SynplifyPro\lib\proasic\proasic3.v  -sap  C:\MarianoF\vhdl_projects\four_bit_adder\synthesis\four_bit_adder.sap  -ologparam  C:\MarianoF\vhdl_projects\four_bit_adder\synthesis\syntmp\four_bit_adder.plg  -osyn  C:\MarianoF\vhdl_projects\four_bit_adder\synthesis\four_bit_adder.srm  -prjdir  C:\MarianoF\vhdl_projects\four_bit_adder\synthesis\  -prjname  four_bit_adder_syn  -log  C:\MarianoF\vhdl_projects\four_bit_adder\synthesis\synlog\four_bit_adder_fpga_mapper.srr 
relcom:..\..\..\..\..\Microsemi\Libero_SoC_v11.9\SynplifyPro\bin64\m_proasic.exe -prodtype synplify_pro -encrypt -pro -rundir ..\..\synthesis -part A3P1000 -package FBGA144 -grade STD -maxfan 24 -globalthreshold 50 -opcond COMWC -report_path 4000 -RWCheckOnRam 0 -summaryfile ..\synlog\report\four_bit_adder_fpga_mapper.xml -top_level_module work.four_bit_adder -licensetype synplifypro_actel -flow mapping -mp 1 -prjfile ..\scratchproject.prs -implementation synthesis -multisrs -oedif ..\four_bit_adder.edn -freq 100.000 ..\synwork\four_bit_adder_prem.srd -sap ..\four_bit_adder.sap -otap ..\four_bit_adder.tap -omap ..\four_bit_adder.map -devicelib ..\..\..\..\..\Microsemi\Libero_SoC_v11.9\SynplifyPro\lib\proasic\proasic3.v -sap ..\four_bit_adder.sap -ologparam four_bit_adder.plg -osyn ..\four_bit_adder.srm -prjdir ..\ -prjname four_bit_adder_syn -log ..\synlog\four_bit_adder_fpga_mapper.srr
rc:0 success:1 runtime:1
file:..\scratchproject.prs|io:o|time:1691520455|size:1779|exec:0|csum:
file:..\four_bit_adder.edn|io:o|time:1691520840|size:12687|exec:0|csum:
file:..\synwork\four_bit_adder_prem.srd|io:i|time:1691520840|size:1625|exec:0|csum:C2114C77BA67C295F901CCB77F5FBBEF
file:..\four_bit_adder.sap|io:o|time:1691520840|size:125|exec:0|csum:
file:..\four_bit_adder.tap|io:o|time:0|size:0|exec:0|csum:
file:..\four_bit_adder.map|io:o|time:1691520840|size:28|exec:0|csum:
file:..\..\..\..\..\Microsemi\Libero_SoC_v11.9\SynplifyPro\lib\proasic\proasic3.v|io:i|time:1509023888|size:49355|exec:0|csum:8134F444E2143EC94271A46B5CC33DA2
file:..\four_bit_adder.sap|io:o|time:1691520840|size:125|exec:0|csum:
file:four_bit_adder.plg|io:o|time:1691520840|size:97|exec:0|csum:
file:..\four_bit_adder.srm|io:o|time:1691520840|size:65485|exec:0|csum:
file:..\synlog\four_bit_adder_fpga_mapper.srr|io:o|time:1691520840|size:7613|exec:0|csum:
file:..\..\..\..\..\Microsemi\Libero_SoC_v11.9\SynplifyPro\bin\m_proasic.exe|io:i|time:1509370272|size:11119104|exec:1|csum:6BD6E9876645BB1B346C655471A0D71C
file:..\..\..\..\..\Microsemi\Libero_SoC_v11.9\SynplifyPro\bin64\m_proasic.exe|io:i|time:1509371686|size:14301696|exec:1|csum:CA7B630F1194A591FA1E520688EE75E2
