\doxysection{E\+:/\+Personal/\+IT/\+Embedded/\+Stm32/\+Fire/\+Fire-\/\+Projects/22-\/\+DMA-\/\+Mto\+P/\+Libraries/\+STM32\+F10x\+\_\+\+Std\+Periph\+\_\+\+Driver/src/stm32f10x\+\_\+pwr.c File Reference}
\hypertarget{stm32f10x__pwr_8c}{}\label{stm32f10x__pwr_8c}\index{E:/Personal/IT/Embedded/Stm32/Fire/Fire-\/Projects/22-\/DMA-\/MtoP/Libraries/STM32F10x\_StdPeriph\_Driver/src/stm32f10x\_pwr.c@{E:/Personal/IT/Embedded/Stm32/Fire/Fire-\/Projects/22-\/DMA-\/MtoP/Libraries/STM32F10x\_StdPeriph\_Driver/src/stm32f10x\_pwr.c}}


This file provides all the PWR firmware functions.  


{\ttfamily \#include "{}stm32f10x\+\_\+pwr.\+h"{}}\newline
{\ttfamily \#include "{}stm32f10x\+\_\+rcc.\+h"{}}\newline
\doxysubsubsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\#define \mbox{\hyperlink{group___p_w_r___private___defines_ga7f88bce73931300319824f22578f90de}{PWR\+\_\+\+OFFSET}}~(\mbox{\hyperlink{group___peripheral__memory__map_gac691ec23dace8b7a649a25acb110217a}{PWR\+\_\+\+BASE}} -\/ \mbox{\hyperlink{group___peripheral__memory__map_ga9171f49478fa86d932f89e78e73b88b0}{PERIPH\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___p_w_r___private___defines_gafa1d3d0ea72132df651c76fc1bdffffc}{CR\+\_\+\+OFFSET}}~(\mbox{\hyperlink{group___p_w_r___private___defines_ga7f88bce73931300319824f22578f90de}{PWR\+\_\+\+OFFSET}} + 0x00)
\item 
\#define \mbox{\hyperlink{group___p_w_r___private___defines_ga36ff45d972bf94f31f172fd53cf44d23}{DBP\+\_\+\+Bit\+Number}}~0x08
\item 
\#define \mbox{\hyperlink{group___p_w_r___private___defines_ga799ab60bdbcfc1076cf2d7f206d09b0c}{CR\+\_\+\+DBP\+\_\+\+BB}}~(\mbox{\hyperlink{group___peripheral__memory__map_gaed7efc100877000845c236ccdc9e144a}{PERIPH\+\_\+\+BB\+\_\+\+BASE}} + (\mbox{\hyperlink{group___b_k_p___private___defines_gafa1d3d0ea72132df651c76fc1bdffffc}{CR\+\_\+\+OFFSET}} \texorpdfstring{$\ast$}{*} 32) + (\mbox{\hyperlink{group___p_w_r___private___defines_ga36ff45d972bf94f31f172fd53cf44d23}{DBP\+\_\+\+Bit\+Number}} \texorpdfstring{$\ast$}{*} 4))
\item 
\#define \mbox{\hyperlink{group___p_w_r___private___defines_ga17d618eb800c401ef9c6789c9374eaf8}{PVDE\+\_\+\+Bit\+Number}}~0x04
\item 
\#define \mbox{\hyperlink{group___p_w_r___private___defines_ga49f51ef8285a6be76fd204d49a00709c}{CR\+\_\+\+PVDE\+\_\+\+BB}}~(\mbox{\hyperlink{group___peripheral__memory__map_gaed7efc100877000845c236ccdc9e144a}{PERIPH\+\_\+\+BB\+\_\+\+BASE}} + (\mbox{\hyperlink{group___b_k_p___private___defines_gafa1d3d0ea72132df651c76fc1bdffffc}{CR\+\_\+\+OFFSET}} \texorpdfstring{$\ast$}{*} 32) + (\mbox{\hyperlink{group___p_w_r___private___defines_ga17d618eb800c401ef9c6789c9374eaf8}{PVDE\+\_\+\+Bit\+Number}} \texorpdfstring{$\ast$}{*} 4))
\item 
\#define \mbox{\hyperlink{group___p_w_r___private___defines_ga984cbe73312b6d3d355c5053763d499a}{CSR\+\_\+\+OFFSET}}~(\mbox{\hyperlink{group___p_w_r___private___defines_ga7f88bce73931300319824f22578f90de}{PWR\+\_\+\+OFFSET}} + 0x04)
\item 
\#define \mbox{\hyperlink{group___p_w_r___private___defines_ga94fe0520e8f9b71fa2b99c0565ec70ea}{EWUP\+\_\+\+Bit\+Number}}~0x08
\item 
\#define \mbox{\hyperlink{group___p_w_r___private___defines_gaaff864595f697850b19173b0bca991b0}{CSR\+\_\+\+EWUP\+\_\+\+BB}}~(\mbox{\hyperlink{group___peripheral__memory__map_gaed7efc100877000845c236ccdc9e144a}{PERIPH\+\_\+\+BB\+\_\+\+BASE}} + (\mbox{\hyperlink{group___b_k_p___private___defines_ga984cbe73312b6d3d355c5053763d499a}{CSR\+\_\+\+OFFSET}} \texorpdfstring{$\ast$}{*} 32) + (\mbox{\hyperlink{group___p_w_r___private___defines_ga94fe0520e8f9b71fa2b99c0565ec70ea}{EWUP\+\_\+\+Bit\+Number}} \texorpdfstring{$\ast$}{*} 4))
\item 
\#define \mbox{\hyperlink{group___p_w_r___private___defines_ga8ee6bf9218f3c476629dd9ee70deef21}{CR\+\_\+\+DS\+\_\+\+MASK}}~((uint32\+\_\+t)0x\+FFFFFFFC)
\item 
\#define \mbox{\hyperlink{group___p_w_r___private___defines_gac4a30eebdd1d292331a578b189962e77}{CR\+\_\+\+PLS\+\_\+\+MASK}}~((uint32\+\_\+t)0x\+FFFFFF1F)
\end{DoxyCompactItemize}
\doxysubsubsection*{Functions}
\begin{DoxyCompactItemize}
\item 
void \mbox{\hyperlink{group___p_w_r___private___functions_gad03a0aac7bc3bc3a9fd012f3769a6990}{PWR\+\_\+\+De\+Init}} (void)
\begin{DoxyCompactList}\small\item\em Deinitializes the PWR peripheral registers to their default reset values. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{group___p_w_r___private___functions_ga0741aea35572b1a75f82b74de12df800}{PWR\+\_\+\+Backup\+Access\+Cmd}} (\mbox{\hyperlink{group___exported__types_gac9a7e9a35d2513ec15c3b537aaa4fba1}{Functional\+State}} New\+State)
\begin{DoxyCompactList}\small\item\em Enables or disables access to the RTC and backup registers. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{group___p_w_r___private___functions_ga42cad476b816e0a33594a933b3ed1acd}{PWR\+\_\+\+PVDCmd}} (\mbox{\hyperlink{group___exported__types_gac9a7e9a35d2513ec15c3b537aaa4fba1}{Functional\+State}} New\+State)
\begin{DoxyCompactList}\small\item\em Enables or disables the Power Voltage Detector(\+PVD). \end{DoxyCompactList}\item 
void \mbox{\hyperlink{group___p_w_r___private___functions_ga237c143ef6aa55abb8049fa7bf24ab8f}{PWR\+\_\+\+PVDLevel\+Config}} (uint32\+\_\+t PWR\+\_\+\+PVDLevel)
\begin{DoxyCompactList}\small\item\em Configures the voltage threshold detected by the Power Voltage Detector(\+PVD). \end{DoxyCompactList}\item 
void \mbox{\hyperlink{group___p_w_r___private___functions_gae5fd6f9336ef8c60d5483651cb0d1a00}{PWR\+\_\+\+Wake\+Up\+Pin\+Cmd}} (\mbox{\hyperlink{group___exported__types_gac9a7e9a35d2513ec15c3b537aaa4fba1}{Functional\+State}} New\+State)
\begin{DoxyCompactList}\small\item\em Enables or disables the Wake\+Up Pin functionality. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{group___p_w_r___private___functions_ga694676ac06a9baf50eae45adae0118ab}{PWR\+\_\+\+Enter\+STOPMode}} (uint32\+\_\+t PWR\+\_\+\+Regulator, uint8\+\_\+t PWR\+\_\+\+STOPEntry)
\begin{DoxyCompactList}\small\item\em Enters STOP mode. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{group___p_w_r___private___functions_ga00ddae00a9c327b81b24d2597b0052f3}{PWR\+\_\+\+Enter\+STANDBYMode}} (void)
\begin{DoxyCompactList}\small\item\em Enters STANDBY mode. \end{DoxyCompactList}\item 
\mbox{\hyperlink{group___exported__types_ga89136caac2e14c55151f527ac02daaff}{Flag\+Status}} \mbox{\hyperlink{group___p_w_r___private___functions_gaa980163a4d83304280ee34942464b4ec}{PWR\+\_\+\+Get\+Flag\+Status}} (uint32\+\_\+t PWR\+\_\+\+FLAG)
\begin{DoxyCompactList}\small\item\em Checks whether the specified PWR flag is set or not. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{group___p_w_r___private___functions_ga01c4b2fbd16514b993324e101c3ddf7c}{PWR\+\_\+\+Clear\+Flag}} (uint32\+\_\+t PWR\+\_\+\+FLAG)
\begin{DoxyCompactList}\small\item\em Clears the PWR\textquotesingle{}s pending flags. \end{DoxyCompactList}\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}
This file provides all the PWR firmware functions. 

\begin{DoxyAuthor}{Author}
MCD Application Team 
\end{DoxyAuthor}
\begin{DoxyVersion}{Version}
V3.\+5.\+0 
\end{DoxyVersion}
\begin{DoxyDate}{Date}
11-\/March-\/2011 
\end{DoxyDate}
\begin{DoxyAttention}{Attention}

\end{DoxyAttention}
THE PRESENT FIRMWARE WHICH IS FOR GUIDANCE ONLY AIMS AT PROVIDING CUSTOMERS WITH CODING INFORMATION REGARDING THEIR PRODUCTS IN ORDER FOR THEM TO SAVE TIME. AS A RESULT, STMICROELECTRONICS SHALL NOT BE HELD LIABLE FOR ANY DIRECT, INDIRECT OR CONSEQUENTIAL DAMAGES WITH RESPECT TO ANY CLAIMS ARISING FROM THE CONTENT OF SUCH FIRMWARE AND/\+OR THE USE MADE BY CUSTOMERS OF THE CODING INFORMATION CONTAINED HEREIN IN CONNECTION WITH THEIR PRODUCTS.

\doxysubsubsection*{\begin{center}\copyright{} COPYRIGHT 2011 STMicroelectronics\end{center} }