[{"raw":{},"required":["Filename","Size"],"package":"covered-doc","source":"covered","version":"0.7.10-4","section":"doc","priority":"optional","architecture":"all","installedSize":2438,"maintainer":"Debian Electronics Team <pkg-electronics-devel@lists.alioth.debian.org>","description":"Verilog code coverage analysis tool - documentation","homepage":"http://covered.sourceforge.net/","filename":"pool/main/c/covered/covered-doc_0.7.10-4_all.deb","size":1690044,"md5":"4e8dea203689be2915b97c4ea3c4e5cd","sha256":"e9fbd5f27a8bf09bdb6b0c00a2635440e0f65f0c6128c40d5baa66a7e1d6d723","descriptionMd5":"33a78d25d4b98a5abc59af174252bf4d"}]