Analysis & Synthesis report for VGA_Test
Wed May 22 19:34:13 2024
Quartus Prime Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. State Machine - |Main|vga:inst2|I2C_AV_Config:u3|mSetup_ST
 11. Registers Removed During Synthesis
 12. Removed Registers Triggering Further Register Optimizations
 13. General Register Statistics
 14. Inverted Register Statistics
 15. Multiplexer Restructuring Statistics (Restructuring Performed)
 16. Source assignments for indexColor:inst7|altsyncram:altsyncram_component|altsyncram_rgg1:auto_generated
 17. Source assignments for Player:inst|TestBlock:inst22|memImage:inst6|altsyncram:altsyncram_component|altsyncram_tag1:auto_generated
 18. Source assignments for Player:inst|TestBlock:inst30|memImage:inst6|altsyncram:altsyncram_component|altsyncram_tag1:auto_generated
 19. Source assignments for Player:inst|TestBlock:inst28|memImage:inst6|altsyncram:altsyncram_component|altsyncram_tag1:auto_generated
 20. Source assignments for Player:inst|TestBlock:inst34|memImage:inst6|altsyncram:altsyncram_component|altsyncram_tag1:auto_generated
 21. Source assignments for memImage:inst6|altsyncram:altsyncram_component|altsyncram_tag1:auto_generated
 22. Parameter Settings for User Entity Instance: vga:inst2
 23. Parameter Settings for User Entity Instance: vga:inst2|VGA_Audio:u1|VGA_Audio_0002:vga_audio_inst|altera_pll:altera_pll_i
 24. Parameter Settings for User Entity Instance: vga:inst2|vga_controller:vga_ins
 25. Parameter Settings for User Entity Instance: vga:inst2|vga_controller:vga_ins|video_sync_generator:LTM_ins
 26. Parameter Settings for User Entity Instance: vga:inst2|I2C_AV_Config:u3
 27. Parameter Settings for User Entity Instance: indexColor:inst7|altsyncram:altsyncram_component
 28. Parameter Settings for User Entity Instance: mux_display:inst1|lpm_mux:LPM_MUX_component
 29. Parameter Settings for User Entity Instance: compare_row:inst18|lpm_compare:LPM_COMPARE_component
 30. Parameter Settings for User Entity Instance: Player:inst|TestBlock:inst22|compare_color:inst|lpm_compare:LPM_COMPARE_component
 31. Parameter Settings for User Entity Instance: Player:inst|TestBlock:inst22|memImage:inst6|altsyncram:altsyncram_component
 32. Parameter Settings for User Entity Instance: Player:inst|counter_col:inst20|lpm_counter:LPM_COUNTER_component
 33. Parameter Settings for User Entity Instance: Player:inst|mux_row:inst6|lpm_mux:LPM_MUX_component
 34. Parameter Settings for User Entity Instance: Player:inst|TestBlock:inst30|compare_color:inst|lpm_compare:LPM_COMPARE_component
 35. Parameter Settings for User Entity Instance: Player:inst|TestBlock:inst30|memImage:inst6|altsyncram:altsyncram_component
 36. Parameter Settings for User Entity Instance: Player:inst|addsub_col:inst31|lpm_add_sub:LPM_ADD_SUB_component
 37. Parameter Settings for User Entity Instance: Player:inst|counter_row:inst|lpm_counter:LPM_COUNTER_component
 38. Parameter Settings for User Entity Instance: Player:inst|mux_row:inst2|lpm_mux:LPM_MUX_component
 39. Parameter Settings for User Entity Instance: Player:inst|TestBlock:inst28|compare_color:inst|lpm_compare:LPM_COMPARE_component
 40. Parameter Settings for User Entity Instance: Player:inst|TestBlock:inst28|memImage:inst6|altsyncram:altsyncram_component
 41. Parameter Settings for User Entity Instance: Player:inst|addsub_row:inst26|lpm_add_sub:LPM_ADD_SUB_component
 42. Parameter Settings for User Entity Instance: Player:inst|TestBlock:inst34|compare_color:inst|lpm_compare:LPM_COMPARE_component
 43. Parameter Settings for User Entity Instance: Player:inst|TestBlock:inst34|memImage:inst6|altsyncram:altsyncram_component
 44. Parameter Settings for User Entity Instance: Player:inst|addsub_col:inst36|lpm_add_sub:LPM_ADD_SUB_component
 45. Parameter Settings for User Entity Instance: Player:inst|addsub_row:inst24|lpm_add_sub:LPM_ADD_SUB_component
 46. Parameter Settings for User Entity Instance: IO_REGISTER:inst11|LPM_DFF:inst4
 47. Parameter Settings for User Entity Instance: LPM_DECODE:inst20
 48. Parameter Settings for User Entity Instance: compare_col:inst24|lpm_compare:LPM_COMPARE_component
 49. Parameter Settings for User Entity Instance: player_color_const:inst3|lpm_constant:LPM_CONSTANT_component
 50. Parameter Settings for User Entity Instance: memImage:inst6|altsyncram:altsyncram_component
 51. Parameter Settings for User Entity Instance: IO_REGISTER:inst12|LPM_DFF:inst4
 52. Parameter Settings for User Entity Instance: IO_REGISTER:inst13|LPM_DFF:inst4
 53. Parameter Settings for User Entity Instance: IO_REGISTER:inst14|LPM_DFF:inst4
 54. altsyncram Parameter Settings by Entity Instance
 55. Port Connectivity Checks: "vga:inst2|I2C_AV_Config:u3|I2C_Controller:u0"
 56. Port Connectivity Checks: "vga:inst2|VGA_Audio:u1"
 57. Post-Synthesis Netlist Statistics for Top Partition
 58. Elapsed Time Per Partition
 59. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+-------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                  ;
+---------------------------------+---------------------------------------------+
; Analysis & Synthesis Status     ; Successful - Wed May 22 19:34:13 2024       ;
; Quartus Prime Version           ; 18.1.0 Build 625 09/12/2018 SJ Lite Edition ;
; Revision Name                   ; VGA_Test                                    ;
; Top-level Entity Name           ; Main                                        ;
; Family                          ; Cyclone V                                   ;
; Logic utilization (in ALMs)     ; N/A                                         ;
; Total registers                 ; 228                                         ;
; Total pins                      ; 116                                         ;
; Total virtual pins              ; 0                                           ;
; Total block memory bits         ; 5,216                                       ;
; Total DSP Blocks                ; 0                                           ;
; Total HSSI RX PCSs              ; 0                                           ;
; Total HSSI PMA RX Deserializers ; 0                                           ;
; Total HSSI TX PCSs              ; 0                                           ;
; Total HSSI PMA TX Serializers   ; 0                                           ;
; Total PLLs                      ; 1                                           ;
; Total DLLs                      ; 0                                           ;
+---------------------------------+---------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CSEMA5F31C6       ;                    ;
; Top-level entity name                                                           ; Main               ; VGA_Test           ;
; Family name                                                                     ; Cyclone V          ; Cyclone V          ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation                ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                                   ; Enable             ; Enable             ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; Power Optimization During Synthesis                                             ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 16          ;
; Maximum allowed            ; 16          ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 16          ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-16        ;   0.0%      ;
+----------------------------+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                             ;
+----------------------------------+-----------------+------------------------------------+--------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                          ; File Name with Absolute Path                                                   ; Library ;
+----------------------------------+-----------------+------------------------------------+--------------------------------------------------------------------------------+---------+
; VGA/video_sync_generator.v       ; yes             ; User Verilog HDL File              ; C:/Users/0xpie/Desktop/Cours/2A/Elec/TP2/VGA_Test/VGA/video_sync_generator.v   ;         ;
; VGA/vga_controller.v             ; yes             ; User Verilog HDL File              ; C:/Users/0xpie/Desktop/Cours/2A/Elec/TP2/VGA_Test/VGA/vga_controller.v         ;         ;
; VGA/VGA_Audio_0002.v             ; yes             ; User Verilog HDL File              ; C:/Users/0xpie/Desktop/Cours/2A/Elec/TP2/VGA_Test/VGA/VGA_Audio_0002.v         ;         ;
; VGA/VGA_Audio.v                  ; yes             ; User Wizard-Generated File         ; C:/Users/0xpie/Desktop/Cours/2A/Elec/TP2/VGA_Test/VGA/VGA_Audio.v              ;         ;
; VGA/vga.v                        ; yes             ; User Verilog HDL File              ; C:/Users/0xpie/Desktop/Cours/2A/Elec/TP2/VGA_Test/VGA/vga.v                    ;         ;
; VGA/Reset_Delay.v                ; yes             ; User Verilog HDL File              ; C:/Users/0xpie/Desktop/Cours/2A/Elec/TP2/VGA_Test/VGA/Reset_Delay.v            ;         ;
; VGA/I2C_Controller.v             ; yes             ; User Verilog HDL File              ; C:/Users/0xpie/Desktop/Cours/2A/Elec/TP2/VGA_Test/VGA/I2C_Controller.v         ;         ;
; VGA/I2C_AV_Config.v              ; yes             ; User Verilog HDL File              ; C:/Users/0xpie/Desktop/Cours/2A/Elec/TP2/VGA_Test/VGA/I2C_AV_Config.v          ;         ;
; Main.bdf                         ; yes             ; User Block Diagram/Schematic File  ; C:/Users/0xpie/Desktop/Cours/2A/Elec/TP2/VGA_Test/Main.bdf                     ;         ;
; memImage.mif                     ; yes             ; User Memory Initialization File    ; C:/Users/0xpie/Desktop/Cours/2A/Elec/TP2/VGA_Test/memImage.mif                 ;         ;
; memImage.v                       ; yes             ; User Wizard-Generated File         ; C:/Users/0xpie/Desktop/Cours/2A/Elec/TP2/VGA_Test/memImage.v                   ;         ;
; indexColor.mif                   ; yes             ; User Memory Initialization File    ; C:/Users/0xpie/Desktop/Cours/2A/Elec/TP2/VGA_Test/indexColor.mif               ;         ;
; indexColor.v                     ; yes             ; User Wizard-Generated File         ; C:/Users/0xpie/Desktop/Cours/2A/Elec/TP2/VGA_Test/indexColor.v                 ;         ;
; HEXA7SEG.VHD                     ; yes             ; User VHDL File                     ; C:/Users/0xpie/Desktop/Cours/2A/Elec/TP2/VGA_Test/HEXA7SEG.VHD                 ;         ;
; IO_REGISTER.bdf                  ; yes             ; User Block Diagram/Schematic File  ; C:/Users/0xpie/Desktop/Cours/2A/Elec/TP2/VGA_Test/IO_REGISTER.bdf              ;         ;
; Player.bdf                       ; yes             ; User Block Diagram/Schematic File  ; C:/Users/0xpie/Desktop/Cours/2A/Elec/TP2/VGA_Test/Player.bdf                   ;         ;
; counter_row.v                    ; yes             ; User Wizard-Generated File         ; C:/Users/0xpie/Desktop/Cours/2A/Elec/TP2/VGA_Test/counter_row.v                ;         ;
; mux_row.v                        ; yes             ; User Wizard-Generated File         ; C:/Users/0xpie/Desktop/Cours/2A/Elec/TP2/VGA_Test/mux_row.v                    ;         ;
; counter_col.v                    ; yes             ; User Wizard-Generated File         ; C:/Users/0xpie/Desktop/Cours/2A/Elec/TP2/VGA_Test/counter_col.v                ;         ;
; player_color_const.v             ; yes             ; User Wizard-Generated File         ; C:/Users/0xpie/Desktop/Cours/2A/Elec/TP2/VGA_Test/player_color_const.v         ;         ;
; mux_display.v                    ; yes             ; User Wizard-Generated File         ; C:/Users/0xpie/Desktop/Cours/2A/Elec/TP2/VGA_Test/mux_display.v                ;         ;
; compare_row.v                    ; yes             ; User Wizard-Generated File         ; C:/Users/0xpie/Desktop/Cours/2A/Elec/TP2/VGA_Test/compare_row.v                ;         ;
; compare_col.v                    ; yes             ; User Wizard-Generated File         ; C:/Users/0xpie/Desktop/Cours/2A/Elec/TP2/VGA_Test/compare_col.v                ;         ;
; TestBlock.bdf                    ; yes             ; User Block Diagram/Schematic File  ; C:/Users/0xpie/Desktop/Cours/2A/Elec/TP2/VGA_Test/TestBlock.bdf                ;         ;
; compare_color.v                  ; yes             ; User Wizard-Generated File         ; C:/Users/0xpie/Desktop/Cours/2A/Elec/TP2/VGA_Test/compare_color.v              ;         ;
; addsub_row.v                     ; yes             ; User Wizard-Generated File         ; C:/Users/0xpie/Desktop/Cours/2A/Elec/TP2/VGA_Test/addsub_row.v                 ;         ;
; addsub_col.v                     ; yes             ; User Wizard-Generated File         ; C:/Users/0xpie/Desktop/Cours/2A/Elec/TP2/VGA_Test/addsub_col.v                 ;         ;
; altera_pll.v                     ; yes             ; Megafunction                       ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_pll.v            ;         ;
; altsyncram.tdf                   ; yes             ; Megafunction                       ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf          ;         ;
; stratix_ram_block.inc            ; yes             ; Megafunction                       ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/stratix_ram_block.inc   ;         ;
; lpm_mux.inc                      ; yes             ; Megafunction                       ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mux.inc             ;         ;
; lpm_decode.inc                   ; yes             ; Megafunction                       ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_decode.inc          ;         ;
; aglobal181.inc                   ; yes             ; Megafunction                       ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/aglobal181.inc          ;         ;
; a_rdenreg.inc                    ; yes             ; Megafunction                       ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/a_rdenreg.inc           ;         ;
; altrom.inc                       ; yes             ; Megafunction                       ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altrom.inc              ;         ;
; altram.inc                       ; yes             ; Megafunction                       ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altram.inc              ;         ;
; altdpram.inc                     ; yes             ; Megafunction                       ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altdpram.inc            ;         ;
; db/altsyncram_rgg1.tdf           ; yes             ; Auto-Generated Megafunction        ; C:/Users/0xpie/Desktop/Cours/2A/Elec/TP2/VGA_Test/db/altsyncram_rgg1.tdf       ;         ;
; lpm_mux.tdf                      ; yes             ; Megafunction                       ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mux.tdf             ;         ;
; muxlut.inc                       ; yes             ; Megafunction                       ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/muxlut.inc              ;         ;
; bypassff.inc                     ; yes             ; Megafunction                       ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/bypassff.inc            ;         ;
; altshift.inc                     ; yes             ; Megafunction                       ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altshift.inc            ;         ;
; db/mux_qjc.tdf                   ; yes             ; Auto-Generated Megafunction        ; C:/Users/0xpie/Desktop/Cours/2A/Elec/TP2/VGA_Test/db/mux_qjc.tdf               ;         ;
; lpm_compare.tdf                  ; yes             ; Megafunction                       ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_compare.tdf         ;         ;
; comptree.inc                     ; yes             ; Megafunction                       ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/comptree.inc            ;         ;
; db/cmpr_deg.tdf                  ; yes             ; Auto-Generated Megafunction        ; C:/Users/0xpie/Desktop/Cours/2A/Elec/TP2/VGA_Test/db/cmpr_deg.tdf              ;         ;
; db/cmpr_i4j.tdf                  ; yes             ; Auto-Generated Megafunction        ; C:/Users/0xpie/Desktop/Cours/2A/Elec/TP2/VGA_Test/db/cmpr_i4j.tdf              ;         ;
; db/altsyncram_tag1.tdf           ; yes             ; Auto-Generated Megafunction        ; C:/Users/0xpie/Desktop/Cours/2A/Elec/TP2/VGA_Test/db/altsyncram_tag1.tdf       ;         ;
; lpm_counter.tdf                  ; yes             ; Megafunction                       ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_counter.tdf         ;         ;
; lpm_constant.inc                 ; yes             ; Megafunction                       ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_constant.inc        ;         ;
; lpm_add_sub.inc                  ; yes             ; Megafunction                       ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_add_sub.inc         ;         ;
; cmpconst.inc                     ; yes             ; Megafunction                       ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/cmpconst.inc            ;         ;
; lpm_compare.inc                  ; yes             ; Megafunction                       ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_compare.inc         ;         ;
; lpm_counter.inc                  ; yes             ; Megafunction                       ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_counter.inc         ;         ;
; dffeea.inc                       ; yes             ; Megafunction                       ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/dffeea.inc              ;         ;
; alt_counter_stratix.inc          ; yes             ; Megafunction                       ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_counter_stratix.inc ;         ;
; db/cntr_89g.tdf                  ; yes             ; Auto-Generated Megafunction        ; C:/Users/0xpie/Desktop/Cours/2A/Elec/TP2/VGA_Test/db/cntr_89g.tdf              ;         ;
; db/mux_ujc.tdf                   ; yes             ; Auto-Generated Megafunction        ; C:/Users/0xpie/Desktop/Cours/2A/Elec/TP2/VGA_Test/db/mux_ujc.tdf               ;         ;
; lpm_add_sub.tdf                  ; yes             ; Megafunction                       ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_add_sub.tdf         ;         ;
; addcore.inc                      ; yes             ; Megafunction                       ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/addcore.inc             ;         ;
; look_add.inc                     ; yes             ; Megafunction                       ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/look_add.inc            ;         ;
; alt_stratix_add_sub.inc          ; yes             ; Megafunction                       ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_stratix_add_sub.inc ;         ;
; db/add_sub_0jg.tdf               ; yes             ; Auto-Generated Megafunction        ; C:/Users/0xpie/Desktop/Cours/2A/Elec/TP2/VGA_Test/db/add_sub_0jg.tdf           ;         ;
; db/cntr_79g.tdf                  ; yes             ; Auto-Generated Megafunction        ; C:/Users/0xpie/Desktop/Cours/2A/Elec/TP2/VGA_Test/db/cntr_79g.tdf              ;         ;
; db/add_sub_vig.tdf               ; yes             ; Auto-Generated Megafunction        ; C:/Users/0xpie/Desktop/Cours/2A/Elec/TP2/VGA_Test/db/add_sub_vig.tdf           ;         ;
; lpm_dff.tdf                      ; yes             ; Megafunction                       ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_dff.tdf             ;         ;
; lpm_decode.tdf                   ; yes             ; Megafunction                       ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_decode.tdf          ;         ;
; declut.inc                       ; yes             ; Megafunction                       ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/declut.inc              ;         ;
; db/decode_r3f.tdf                ; yes             ; Auto-Generated Megafunction        ; C:/Users/0xpie/Desktop/Cours/2A/Elec/TP2/VGA_Test/db/decode_r3f.tdf            ;         ;
; db/cmpr_eeg.tdf                  ; yes             ; Auto-Generated Megafunction        ; C:/Users/0xpie/Desktop/Cours/2A/Elec/TP2/VGA_Test/db/cmpr_eeg.tdf              ;         ;
; lpm_constant.tdf                 ; yes             ; Megafunction                       ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_constant.tdf        ;         ;
+----------------------------------+-----------------+------------------------------------+--------------------------------------------------------------------------------+---------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                                                                                               ;
+---------------------------------------------+---------------------------------------------------------------------------------------------+
; Resource                                    ; Usage                                                                                       ;
+---------------------------------------------+---------------------------------------------------------------------------------------------+
; Estimate of Logic utilization (ALMs needed) ; 185                                                                                         ;
;                                             ;                                                                                             ;
; Combinational ALUT usage for logic          ; 308                                                                                         ;
;     -- 7 input functions                    ; 3                                                                                           ;
;     -- 6 input functions                    ; 49                                                                                          ;
;     -- 5 input functions                    ; 46                                                                                          ;
;     -- 4 input functions                    ; 62                                                                                          ;
;     -- <=3 input functions                  ; 148                                                                                         ;
;                                             ;                                                                                             ;
; Dedicated logic registers                   ; 228                                                                                         ;
;                                             ;                                                                                             ;
; I/O pins                                    ; 116                                                                                         ;
; Total MLAB memory bits                      ; 0                                                                                           ;
; Total block memory bits                     ; 5216                                                                                        ;
;                                             ;                                                                                             ;
; Total DSP Blocks                            ; 0                                                                                           ;
;                                             ;                                                                                             ;
; Total PLLs                                  ; 1                                                                                           ;
;     -- PLLs                                 ; 1                                                                                           ;
;                                             ;                                                                                             ;
; Maximum fan-out node                        ; vga:inst2|VGA_Audio:u1|VGA_Audio_0002:vga_audio_inst|altera_pll:altera_pll_i|outclk_wire[0] ;
; Maximum fan-out                             ; 117                                                                                         ;
; Total fan-out                               ; 2261                                                                                        ;
; Average fan-out                             ; 2.78                                                                                        ;
+---------------------------------------------+---------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                               ;
+-------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+------------------------------------------------------------------------------------------------------------------+----------------------+--------------+
; Compilation Hierarchy Node                      ; Combinational ALUTs ; Dedicated Logic Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                              ; Entity Name          ; Library Name ;
+-------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+------------------------------------------------------------------------------------------------------------------+----------------------+--------------+
; |Main                                           ; 308 (3)             ; 228 (0)                   ; 5216              ; 0          ; 116  ; 0            ; |Main                                                                                                            ; Main                 ; work         ;
;    |IO_REGISTER:inst11|                         ; 17 (17)             ; 8 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Main|IO_REGISTER:inst11                                                                                         ; IO_REGISTER          ; work         ;
;       |lpm_dff:inst4|                           ; 0 (0)               ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |Main|IO_REGISTER:inst11|lpm_dff:inst4                                                                           ; lpm_dff              ; work         ;
;    |IO_REGISTER:inst12|                         ; 0 (0)               ; 8 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Main|IO_REGISTER:inst12                                                                                         ; IO_REGISTER          ; work         ;
;       |lpm_dff:inst4|                           ; 0 (0)               ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |Main|IO_REGISTER:inst12|lpm_dff:inst4                                                                           ; lpm_dff              ; work         ;
;    |IO_REGISTER:inst13|                         ; 0 (0)               ; 8 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Main|IO_REGISTER:inst13                                                                                         ; IO_REGISTER          ; work         ;
;       |lpm_dff:inst4|                           ; 0 (0)               ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |Main|IO_REGISTER:inst13|lpm_dff:inst4                                                                           ; lpm_dff              ; work         ;
;    |IO_REGISTER:inst14|                         ; 2 (2)               ; 8 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Main|IO_REGISTER:inst14                                                                                         ; IO_REGISTER          ; work         ;
;       |lpm_dff:inst4|                           ; 0 (0)               ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |Main|IO_REGISTER:inst14|lpm_dff:inst4                                                                           ; lpm_dff              ; work         ;
;    |Player:inst|                                ; 32 (1)              ; 11 (2)                    ; 4096              ; 0          ; 0    ; 0            ; |Main|Player:inst                                                                                                ; Player               ; work         ;
;       |TestBlock:inst22|                        ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |Main|Player:inst|TestBlock:inst22                                                                               ; TestBlock            ; work         ;
;          |memImage:inst6|                       ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |Main|Player:inst|TestBlock:inst22|memImage:inst6                                                                ; memImage             ; work         ;
;             |altsyncram:altsyncram_component|   ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |Main|Player:inst|TestBlock:inst22|memImage:inst6|altsyncram:altsyncram_component                                ; altsyncram           ; work         ;
;                |altsyncram_tag1:auto_generated| ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |Main|Player:inst|TestBlock:inst22|memImage:inst6|altsyncram:altsyncram_component|altsyncram_tag1:auto_generated ; altsyncram_tag1      ; work         ;
;       |TestBlock:inst28|                        ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |Main|Player:inst|TestBlock:inst28                                                                               ; TestBlock            ; work         ;
;          |memImage:inst6|                       ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |Main|Player:inst|TestBlock:inst28|memImage:inst6                                                                ; memImage             ; work         ;
;             |altsyncram:altsyncram_component|   ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |Main|Player:inst|TestBlock:inst28|memImage:inst6|altsyncram:altsyncram_component                                ; altsyncram           ; work         ;
;                |altsyncram_tag1:auto_generated| ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |Main|Player:inst|TestBlock:inst28|memImage:inst6|altsyncram:altsyncram_component|altsyncram_tag1:auto_generated ; altsyncram_tag1      ; work         ;
;       |TestBlock:inst30|                        ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |Main|Player:inst|TestBlock:inst30                                                                               ; TestBlock            ; work         ;
;          |memImage:inst6|                       ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |Main|Player:inst|TestBlock:inst30|memImage:inst6                                                                ; memImage             ; work         ;
;             |altsyncram:altsyncram_component|   ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |Main|Player:inst|TestBlock:inst30|memImage:inst6|altsyncram:altsyncram_component                                ; altsyncram           ; work         ;
;                |altsyncram_tag1:auto_generated| ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |Main|Player:inst|TestBlock:inst30|memImage:inst6|altsyncram:altsyncram_component|altsyncram_tag1:auto_generated ; altsyncram_tag1      ; work         ;
;       |TestBlock:inst34|                        ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |Main|Player:inst|TestBlock:inst34                                                                               ; TestBlock            ; work         ;
;          |memImage:inst6|                       ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |Main|Player:inst|TestBlock:inst34|memImage:inst6                                                                ; memImage             ; work         ;
;             |altsyncram:altsyncram_component|   ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |Main|Player:inst|TestBlock:inst34|memImage:inst6|altsyncram:altsyncram_component                                ; altsyncram           ; work         ;
;                |altsyncram_tag1:auto_generated| ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |Main|Player:inst|TestBlock:inst34|memImage:inst6|altsyncram:altsyncram_component|altsyncram_tag1:auto_generated ; altsyncram_tag1      ; work         ;
;       |addsub_col:inst31|                       ; 6 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Main|Player:inst|addsub_col:inst31                                                                              ; addsub_col           ; work         ;
;          |lpm_add_sub:LPM_ADD_SUB_component|    ; 6 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Main|Player:inst|addsub_col:inst31|lpm_add_sub:LPM_ADD_SUB_component                                            ; lpm_add_sub          ; work         ;
;             |add_sub_0jg:auto_generated|        ; 6 (6)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Main|Player:inst|addsub_col:inst31|lpm_add_sub:LPM_ADD_SUB_component|add_sub_0jg:auto_generated                 ; add_sub_0jg          ; work         ;
;       |addsub_col:inst36|                       ; 5 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Main|Player:inst|addsub_col:inst36                                                                              ; addsub_col           ; work         ;
;          |lpm_add_sub:LPM_ADD_SUB_component|    ; 5 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Main|Player:inst|addsub_col:inst36|lpm_add_sub:LPM_ADD_SUB_component                                            ; lpm_add_sub          ; work         ;
;             |add_sub_0jg:auto_generated|        ; 5 (5)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Main|Player:inst|addsub_col:inst36|lpm_add_sub:LPM_ADD_SUB_component|add_sub_0jg:auto_generated                 ; add_sub_0jg          ; work         ;
;       |addsub_row:inst24|                       ; 5 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Main|Player:inst|addsub_row:inst24                                                                              ; addsub_row           ; work         ;
;          |lpm_add_sub:LPM_ADD_SUB_component|    ; 5 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Main|Player:inst|addsub_row:inst24|lpm_add_sub:LPM_ADD_SUB_component                                            ; lpm_add_sub          ; work         ;
;             |add_sub_vig:auto_generated|        ; 5 (5)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Main|Player:inst|addsub_row:inst24|lpm_add_sub:LPM_ADD_SUB_component|add_sub_vig:auto_generated                 ; add_sub_vig          ; work         ;
;       |addsub_row:inst26|                       ; 4 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Main|Player:inst|addsub_row:inst26                                                                              ; addsub_row           ; work         ;
;          |lpm_add_sub:LPM_ADD_SUB_component|    ; 4 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Main|Player:inst|addsub_row:inst26|lpm_add_sub:LPM_ADD_SUB_component                                            ; lpm_add_sub          ; work         ;
;             |add_sub_vig:auto_generated|        ; 4 (4)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Main|Player:inst|addsub_row:inst26|lpm_add_sub:LPM_ADD_SUB_component|add_sub_vig:auto_generated                 ; add_sub_vig          ; work         ;
;       |counter_col:inst20|                      ; 5 (0)               ; 5 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Main|Player:inst|counter_col:inst20                                                                             ; counter_col          ; work         ;
;          |lpm_counter:LPM_COUNTER_component|    ; 5 (0)               ; 5 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Main|Player:inst|counter_col:inst20|lpm_counter:LPM_COUNTER_component                                           ; lpm_counter          ; work         ;
;             |cntr_89g:auto_generated|           ; 5 (5)               ; 5 (5)                     ; 0                 ; 0          ; 0    ; 0            ; |Main|Player:inst|counter_col:inst20|lpm_counter:LPM_COUNTER_component|cntr_89g:auto_generated                   ; cntr_89g             ; work         ;
;       |counter_row:inst|                        ; 4 (0)               ; 4 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Main|Player:inst|counter_row:inst                                                                               ; counter_row          ; work         ;
;          |lpm_counter:LPM_COUNTER_component|    ; 4 (0)               ; 4 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Main|Player:inst|counter_row:inst|lpm_counter:LPM_COUNTER_component                                             ; lpm_counter          ; work         ;
;             |cntr_79g:auto_generated|           ; 4 (4)               ; 4 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |Main|Player:inst|counter_row:inst|lpm_counter:LPM_COUNTER_component|cntr_79g:auto_generated                     ; cntr_79g             ; work         ;
;       |mux_row:inst2|                           ; 1 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Main|Player:inst|mux_row:inst2                                                                                  ; mux_row              ; work         ;
;          |lpm_mux:LPM_MUX_component|            ; 1 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Main|Player:inst|mux_row:inst2|lpm_mux:LPM_MUX_component                                                        ; lpm_mux              ; work         ;
;             |mux_ujc:auto_generated|            ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Main|Player:inst|mux_row:inst2|lpm_mux:LPM_MUX_component|mux_ujc:auto_generated                                 ; mux_ujc              ; work         ;
;       |mux_row:inst6|                           ; 1 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Main|Player:inst|mux_row:inst6                                                                                  ; mux_row              ; work         ;
;          |lpm_mux:LPM_MUX_component|            ; 1 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Main|Player:inst|mux_row:inst6|lpm_mux:LPM_MUX_component                                                        ; lpm_mux              ; work         ;
;             |mux_ujc:auto_generated|            ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Main|Player:inst|mux_row:inst6|lpm_mux:LPM_MUX_component|mux_ujc:auto_generated                                 ; mux_ujc              ; work         ;
;    |hexa7seg:inst21|                            ; 7 (7)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Main|hexa7seg:inst21                                                                                            ; hexa7seg             ; work         ;
;    |hexa7seg:inst22|                            ; 7 (7)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Main|hexa7seg:inst22                                                                                            ; hexa7seg             ; work         ;
;    |hexa7seg:inst23|                            ; 7 (7)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Main|hexa7seg:inst23                                                                                            ; hexa7seg             ; work         ;
;    |hexa7seg:inst26|                            ; 7 (7)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Main|hexa7seg:inst26                                                                                            ; hexa7seg             ; work         ;
;    |hexa7seg:inst28|                            ; 7 (7)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Main|hexa7seg:inst28                                                                                            ; hexa7seg             ; work         ;
;    |hexa7seg:inst29|                            ; 7 (7)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Main|hexa7seg:inst29                                                                                            ; hexa7seg             ; work         ;
;    |indexColor:inst7|                           ; 0 (0)               ; 0 (0)                     ; 96                ; 0          ; 0    ; 0            ; |Main|indexColor:inst7                                                                                           ; indexColor           ; work         ;
;       |altsyncram:altsyncram_component|         ; 0 (0)               ; 0 (0)                     ; 96                ; 0          ; 0    ; 0            ; |Main|indexColor:inst7|altsyncram:altsyncram_component                                                           ; altsyncram           ; work         ;
;          |altsyncram_rgg1:auto_generated|       ; 0 (0)               ; 0 (0)                     ; 96                ; 0          ; 0    ; 0            ; |Main|indexColor:inst7|altsyncram:altsyncram_component|altsyncram_rgg1:auto_generated                            ; altsyncram_rgg1      ; work         ;
;    |lpm_decode:inst20|                          ; 4 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Main|lpm_decode:inst20                                                                                          ; lpm_decode           ; work         ;
;       |decode_r3f:auto_generated|               ; 4 (4)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Main|lpm_decode:inst20|decode_r3f:auto_generated                                                                ; decode_r3f           ; work         ;
;    |memImage:inst6|                             ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |Main|memImage:inst6                                                                                             ; memImage             ; work         ;
;       |altsyncram:altsyncram_component|         ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |Main|memImage:inst6|altsyncram:altsyncram_component                                                             ; altsyncram           ; work         ;
;          |altsyncram_tag1:auto_generated|       ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |Main|memImage:inst6|altsyncram:altsyncram_component|altsyncram_tag1:auto_generated                              ; altsyncram_tag1      ; work         ;
;    |mux_display:inst1|                          ; 2 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Main|mux_display:inst1                                                                                          ; mux_display          ; work         ;
;       |lpm_mux:LPM_MUX_component|               ; 2 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Main|mux_display:inst1|lpm_mux:LPM_MUX_component                                                                ; lpm_mux              ; work         ;
;          |mux_qjc:auto_generated|               ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Main|mux_display:inst1|lpm_mux:LPM_MUX_component|mux_qjc:auto_generated                                         ; mux_qjc              ; work         ;
;    |vga:inst2|                                  ; 206 (0)             ; 185 (0)                   ; 0                 ; 0          ; 0    ; 0            ; |Main|vga:inst2                                                                                                  ; vga                  ; work         ;
;       |I2C_AV_Config:u3|                        ; 97 (54)             ; 75 (45)                   ; 0                 ; 0          ; 0    ; 0            ; |Main|vga:inst2|I2C_AV_Config:u3                                                                                 ; I2C_AV_Config        ; work         ;
;          |I2C_Controller:u0|                    ; 43 (43)             ; 30 (30)                   ; 0                 ; 0          ; 0    ; 0            ; |Main|vga:inst2|I2C_AV_Config:u3|I2C_Controller:u0                                                               ; I2C_Controller       ; work         ;
;       |Reset_Delay:r0|                          ; 24 (24)             ; 21 (21)                   ; 0                 ; 0          ; 0    ; 0            ; |Main|vga:inst2|Reset_Delay:r0                                                                                   ; Reset_Delay          ; work         ;
;       |VGA_Audio:u1|                            ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Main|vga:inst2|VGA_Audio:u1                                                                                     ; VGA_Audio            ; work         ;
;          |VGA_Audio_0002:vga_audio_inst|        ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Main|vga:inst2|VGA_Audio:u1|VGA_Audio_0002:vga_audio_inst                                                       ; VGA_Audio_0002       ; work         ;
;             |altera_pll:altera_pll_i|           ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Main|vga:inst2|VGA_Audio:u1|VGA_Audio_0002:vga_audio_inst|altera_pll:altera_pll_i                               ; altera_pll           ; work         ;
;       |vga_controller:vga_ins|                  ; 85 (52)             ; 89 (65)                   ; 0                 ; 0          ; 0    ; 0            ; |Main|vga:inst2|vga_controller:vga_ins                                                                           ; vga_controller       ; work         ;
;          |video_sync_generator:LTM_ins|         ; 33 (33)             ; 24 (24)                   ; 0                 ; 0          ; 0    ; 0            ; |Main|vga:inst2|vga_controller:vga_ins|video_sync_generator:LTM_ins                                              ; video_sync_generator ; work         ;
+-------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+------------------------------------------------------------------------------------------------------------------+----------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                        ;
+-----------------------------------------------------------------------------------------------------------------------+------+------+--------------+--------------+--------------+--------------+------+----------------+
; Name                                                                                                                  ; Type ; Mode ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size ; MIF            ;
+-----------------------------------------------------------------------------------------------------------------------+------+------+--------------+--------------+--------------+--------------+------+----------------+
; Player:inst|TestBlock:inst22|memImage:inst6|altsyncram:altsyncram_component|altsyncram_tag1:auto_generated|ALTSYNCRAM ; AUTO ; ROM  ; 512          ; 2            ; --           ; --           ; 1024 ; memImage.mif   ;
; Player:inst|TestBlock:inst28|memImage:inst6|altsyncram:altsyncram_component|altsyncram_tag1:auto_generated|ALTSYNCRAM ; AUTO ; ROM  ; 512          ; 2            ; --           ; --           ; 1024 ; memImage.mif   ;
; Player:inst|TestBlock:inst30|memImage:inst6|altsyncram:altsyncram_component|altsyncram_tag1:auto_generated|ALTSYNCRAM ; AUTO ; ROM  ; 512          ; 2            ; --           ; --           ; 1024 ; memImage.mif   ;
; Player:inst|TestBlock:inst34|memImage:inst6|altsyncram:altsyncram_component|altsyncram_tag1:auto_generated|ALTSYNCRAM ; AUTO ; ROM  ; 512          ; 2            ; --           ; --           ; 1024 ; memImage.mif   ;
; indexColor:inst7|altsyncram:altsyncram_component|altsyncram_rgg1:auto_generated|ALTSYNCRAM                            ; AUTO ; ROM  ; 4            ; 24           ; --           ; --           ; 96   ; indexColor.mif ;
; memImage:inst6|altsyncram:altsyncram_component|altsyncram_tag1:auto_generated|ALTSYNCRAM                              ; AUTO ; ROM  ; 512          ; 2            ; --           ; --           ; 1024 ; memImage.mif   ;
+-----------------------------------------------------------------------------------------------------------------------+------+------+--------------+--------------+--------------+--------------+------+----------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                        ;
+--------+--------------+---------+--------------+--------------+-------------------------------------------------------+----------------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                                       ; IP Include File      ;
+--------+--------------+---------+--------------+--------------+-------------------------------------------------------+----------------------+
; Altera ; LPM_COUNTER  ; 18.1    ; N/A          ; N/A          ; |Main|Player:inst|counter_row:inst                    ; counter_row.v        ;
; Altera ; LPM_MUX      ; 18.1    ; N/A          ; N/A          ; |Main|Player:inst|mux_row:inst2                       ; mux_row.v            ;
; Altera ; LPM_MUX      ; 18.1    ; N/A          ; N/A          ; |Main|Player:inst|mux_row:inst6                       ; mux_row.v            ;
; Altera ; LPM_COUNTER  ; 18.1    ; N/A          ; N/A          ; |Main|Player:inst|counter_col:inst20                  ; counter_col.v        ;
; Altera ; LPM_COMPARE  ; 18.1    ; N/A          ; N/A          ; |Main|Player:inst|TestBlock:inst22|compare_color:inst ; compare_color.v      ;
; Altera ; ROM: 1-PORT  ; 17.0    ; N/A          ; N/A          ; |Main|Player:inst|TestBlock:inst22|memImage:inst6     ; memImage.v           ;
; Altera ; LPM_ADD_SUB  ; 18.1    ; N/A          ; N/A          ; |Main|Player:inst|addsub_row:inst24                   ; addsub_row.v         ;
; Altera ; LPM_ADD_SUB  ; 18.1    ; N/A          ; N/A          ; |Main|Player:inst|addsub_row:inst26                   ; addsub_row.v         ;
; Altera ; LPM_COMPARE  ; 18.1    ; N/A          ; N/A          ; |Main|Player:inst|TestBlock:inst28|compare_color:inst ; compare_color.v      ;
; Altera ; ROM: 1-PORT  ; 17.0    ; N/A          ; N/A          ; |Main|Player:inst|TestBlock:inst28|memImage:inst6     ; memImage.v           ;
; Altera ; LPM_COMPARE  ; 18.1    ; N/A          ; N/A          ; |Main|Player:inst|TestBlock:inst30|compare_color:inst ; compare_color.v      ;
; Altera ; ROM: 1-PORT  ; 17.0    ; N/A          ; N/A          ; |Main|Player:inst|TestBlock:inst30|memImage:inst6     ; memImage.v           ;
; Altera ; LPM_ADD_SUB  ; 18.1    ; N/A          ; N/A          ; |Main|Player:inst|addsub_col:inst31                   ; addsub_col.v         ;
; Altera ; LPM_COMPARE  ; 18.1    ; N/A          ; N/A          ; |Main|Player:inst|TestBlock:inst34|compare_color:inst ; compare_color.v      ;
; Altera ; ROM: 1-PORT  ; 17.0    ; N/A          ; N/A          ; |Main|Player:inst|TestBlock:inst34|memImage:inst6     ; memImage.v           ;
; Altera ; LPM_ADD_SUB  ; 18.1    ; N/A          ; N/A          ; |Main|Player:inst|addsub_col:inst36                   ; addsub_col.v         ;
; Altera ; LPM_MUX      ; 18.1    ; N/A          ; N/A          ; |Main|mux_display:inst1                               ; mux_display.v        ;
; Altera ; LPM_CONSTANT ; 18.1    ; N/A          ; N/A          ; |Main|player_color_const:inst3                        ; player_color_const.v ;
; Altera ; ROM: 1-PORT  ; 17.0    ; N/A          ; N/A          ; |Main|memImage:inst6                                  ; memImage.v           ;
; Altera ; ROM: 1-PORT  ; 17.0    ; N/A          ; N/A          ; |Main|indexColor:inst7                                ; indexColor.v         ;
; Altera ; LPM_COMPARE  ; 18.1    ; N/A          ; N/A          ; |Main|compare_row:inst18                              ; compare_row.v        ;
; Altera ; LPM_COMPARE  ; 18.1    ; N/A          ; N/A          ; |Main|compare_col:inst24                              ; compare_col.v        ;
+--------+--------------+---------+--------------+--------------+-------------------------------------------------------+----------------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------+
; State Machine - |Main|vga:inst2|I2C_AV_Config:u3|mSetup_ST        ;
+----------------+----------------+----------------+----------------+
; Name           ; mSetup_ST.0000 ; mSetup_ST.0010 ; mSetup_ST.0001 ;
+----------------+----------------+----------------+----------------+
; mSetup_ST.0000 ; 0              ; 0              ; 0              ;
; mSetup_ST.0001 ; 1              ; 0              ; 1              ;
; mSetup_ST.0010 ; 1              ; 1              ; 0              ;
+----------------+----------------+----------------+----------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                             ;
+--------------------------------------------------------------+-----------------------------------------------------------------+
; Register name                                                ; Reason for Removal                                              ;
+--------------------------------------------------------------+-----------------------------------------------------------------+
; vga:inst2|I2C_AV_Config:u3|mI2C_DATA[16,17,19,23]            ; Stuck at GND due to stuck port data_in                          ;
; vga:inst2|I2C_AV_Config:u3|I2C_Controller:u0|SD[16,17,19,23] ; Stuck at GND due to stuck port data_in                          ;
; vga:inst2|I2C_AV_Config:u3|I2C_Controller:u0|SD[20,21]       ; Merged with vga:inst2|I2C_AV_Config:u3|I2C_Controller:u0|SD[18] ;
; vga:inst2|I2C_AV_Config:u3|mI2C_DATA[20,21]                  ; Merged with vga:inst2|I2C_AV_Config:u3|mI2C_DATA[18]            ;
; vga:inst2|I2C_AV_Config:u3|mSetup_ST~9                       ; Lost fanout                                                     ;
; vga:inst2|I2C_AV_Config:u3|mSetup_ST~10                      ; Lost fanout                                                     ;
; vga:inst2|vga_controller:vga_ins|reg_row[4..8]               ; Lost fanout                                                     ;
; vga:inst2|vga_controller:vga_ins|reg_column[5..9]            ; Lost fanout                                                     ;
; Total Number of Removed Registers = 24                       ;                                                                 ;
+--------------------------------------------------------------+-----------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                      ;
+------------------------------------------------+---------------------------+-----------------------------------------------------+
; Register name                                  ; Reason for Removal        ; Registers Removed due to This Register              ;
+------------------------------------------------+---------------------------+-----------------------------------------------------+
; vga:inst2|vga_controller:vga_ins|reg_row[8]    ; Lost Fanouts              ; vga:inst2|vga_controller:vga_ins|reg_row[7],        ;
;                                                ;                           ; vga:inst2|vga_controller:vga_ins|reg_row[6],        ;
;                                                ;                           ; vga:inst2|vga_controller:vga_ins|reg_row[5],        ;
;                                                ;                           ; vga:inst2|vga_controller:vga_ins|reg_row[4]         ;
; vga:inst2|vga_controller:vga_ins|reg_column[9] ; Lost Fanouts              ; vga:inst2|vga_controller:vga_ins|reg_column[8],     ;
;                                                ;                           ; vga:inst2|vga_controller:vga_ins|reg_column[7],     ;
;                                                ;                           ; vga:inst2|vga_controller:vga_ins|reg_column[6],     ;
;                                                ;                           ; vga:inst2|vga_controller:vga_ins|reg_column[5]      ;
; vga:inst2|I2C_AV_Config:u3|mI2C_DATA[23]       ; Stuck at GND              ; vga:inst2|I2C_AV_Config:u3|I2C_Controller:u0|SD[23] ;
;                                                ; due to stuck port data_in ;                                                     ;
; vga:inst2|I2C_AV_Config:u3|mI2C_DATA[19]       ; Stuck at GND              ; vga:inst2|I2C_AV_Config:u3|I2C_Controller:u0|SD[19] ;
;                                                ; due to stuck port data_in ;                                                     ;
; vga:inst2|I2C_AV_Config:u3|mI2C_DATA[17]       ; Stuck at GND              ; vga:inst2|I2C_AV_Config:u3|I2C_Controller:u0|SD[17] ;
;                                                ; due to stuck port data_in ;                                                     ;
; vga:inst2|I2C_AV_Config:u3|mI2C_DATA[16]       ; Stuck at GND              ; vga:inst2|I2C_AV_Config:u3|I2C_Controller:u0|SD[16] ;
;                                                ; due to stuck port data_in ;                                                     ;
+------------------------------------------------+---------------------------+-----------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 228   ;
; Number of registers using Synchronous Clear  ; 86    ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 98    ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 141   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+----------------------------------------------------------------------+
; Inverted Register Statistics                                         ;
+------------------------------------------------------------+---------+
; Inverted Register                                          ; Fan out ;
+------------------------------------------------------------+---------+
; vga:inst2|I2C_AV_Config:u3|I2C_Controller:u0|SCLK          ; 2       ;
; vga:inst2|I2C_AV_Config:u3|I2C_Controller:u0|SD_COUNTER[5] ; 20      ;
; vga:inst2|I2C_AV_Config:u3|I2C_Controller:u0|SD_COUNTER[4] ; 19      ;
; vga:inst2|I2C_AV_Config:u3|I2C_Controller:u0|SD_COUNTER[3] ; 27      ;
; vga:inst2|I2C_AV_Config:u3|I2C_Controller:u0|SD_COUNTER[2] ; 22      ;
; vga:inst2|I2C_AV_Config:u3|I2C_Controller:u0|SD_COUNTER[1] ; 21      ;
; vga:inst2|I2C_AV_Config:u3|I2C_Controller:u0|SD_COUNTER[0] ; 25      ;
; vga:inst2|I2C_AV_Config:u3|I2C_Controller:u0|END           ; 5       ;
; vga:inst2|I2C_AV_Config:u3|I2C_Controller:u0|SDO           ; 2       ;
; Total number of inverted registers = 9                     ;         ;
+------------------------------------------------------------+---------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                 ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                       ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------------+
; 3:1                ; 9 bits    ; 18 LEs        ; 0 LEs                ; 18 LEs                 ; Yes        ; |Main|vga:inst2|vga_controller:vga_ins|reg_row[2]                ;
; 4:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |Main|vga:inst2|vga_controller:vga_ins|horizontalCntDiv[5]       ;
; 4:1                ; 9 bits    ; 18 LEs        ; 0 LEs                ; 18 LEs                 ; Yes        ; |Main|vga:inst2|vga_controller:vga_ins|rowCntDiv[3]              ;
; 5:1                ; 10 bits   ; 30 LEs        ; 0 LEs                ; 30 LEs                 ; Yes        ; |Main|vga:inst2|vga_controller:vga_ins|reg_column[2]             ;
; 5:1                ; 10 bits   ; 30 LEs        ; 0 LEs                ; 30 LEs                 ; Yes        ; |Main|vga:inst2|vga_controller:vga_ins|columnCntDiv[9]           ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |Main|vga:inst2|I2C_AV_Config:u3|I2C_Controller:u0|SD_COUNTER[1] ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------+
; Source assignments for indexColor:inst7|altsyncram:altsyncram_component|altsyncram_rgg1:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------+
; Assignment                      ; Value              ; From ; To                                       ;
+---------------------------------+--------------------+------+------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                        ;
+---------------------------------+--------------------+------+------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Player:inst|TestBlock:inst22|memImage:inst6|altsyncram:altsyncram_component|altsyncram_tag1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                  ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                   ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Player:inst|TestBlock:inst30|memImage:inst6|altsyncram:altsyncram_component|altsyncram_tag1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                  ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                   ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Player:inst|TestBlock:inst28|memImage:inst6|altsyncram:altsyncram_component|altsyncram_tag1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                  ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                   ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Player:inst|TestBlock:inst34|memImage:inst6|altsyncram:altsyncram_component|altsyncram_tag1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                  ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                   ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------+
; Source assignments for memImage:inst6|altsyncram:altsyncram_component|altsyncram_tag1:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------+
; Assignment                      ; Value              ; From ; To                                     ;
+---------------------------------+--------------------+------+----------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                      ;
+---------------------------------+--------------------+------+----------------------------------------+


+--------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga:inst2 ;
+-------------------+-------+----------------------------+
; Parameter Name    ; Value ; Type                       ;
+-------------------+-------+----------------------------+
; pixel_row_size    ; 32    ; Signed Integer             ;
; pixel_column_size ; 32    ; Signed Integer             ;
+-------------------+-------+----------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga:inst2|VGA_Audio:u1|VGA_Audio_0002:vga_audio_inst|altera_pll:altera_pll_i ;
+--------------------------------------+------------------------+-----------------------------------------------------------+
; Parameter Name                       ; Value                  ; Type                                                      ;
+--------------------------------------+------------------------+-----------------------------------------------------------+
; reference_clock_frequency            ; 50.0 MHz               ; String                                                    ;
; fractional_vco_multiplier            ; false                  ; String                                                    ;
; pll_type                             ; General                ; String                                                    ;
; pll_subtype                          ; General                ; String                                                    ;
; number_of_clocks                     ; 3                      ; Signed Integer                                            ;
; operation_mode                       ; normal                 ; String                                                    ;
; deserialization_factor               ; 4                      ; Signed Integer                                            ;
; data_rate                            ; 0                      ; Signed Integer                                            ;
; sim_additional_refclk_cycles_to_lock ; 0                      ; Signed Integer                                            ;
; output_clock_frequency0              ; 25.000000 MHz          ; String                                                    ;
; phase_shift0                         ; 0 ps                   ; String                                                    ;
; duty_cycle0                          ; 50                     ; Signed Integer                                            ;
; output_clock_frequency1              ; 18.000000 MHz          ; String                                                    ;
; phase_shift1                         ; 0 ps                   ; String                                                    ;
; duty_cycle1                          ; 50                     ; Signed Integer                                            ;
; output_clock_frequency2              ; 25.000000 MHz          ; String                                                    ;
; phase_shift2                         ; 30000 ps               ; String                                                    ;
; duty_cycle2                          ; 50                     ; Signed Integer                                            ;
; output_clock_frequency3              ; 0 MHz                  ; String                                                    ;
; phase_shift3                         ; 0 ps                   ; String                                                    ;
; duty_cycle3                          ; 50                     ; Signed Integer                                            ;
; output_clock_frequency4              ; 0 MHz                  ; String                                                    ;
; phase_shift4                         ; 0 ps                   ; String                                                    ;
; duty_cycle4                          ; 50                     ; Signed Integer                                            ;
; output_clock_frequency5              ; 0 MHz                  ; String                                                    ;
; phase_shift5                         ; 0 ps                   ; String                                                    ;
; duty_cycle5                          ; 50                     ; Signed Integer                                            ;
; output_clock_frequency6              ; 0 MHz                  ; String                                                    ;
; phase_shift6                         ; 0 ps                   ; String                                                    ;
; duty_cycle6                          ; 50                     ; Signed Integer                                            ;
; output_clock_frequency7              ; 0 MHz                  ; String                                                    ;
; phase_shift7                         ; 0 ps                   ; String                                                    ;
; duty_cycle7                          ; 50                     ; Signed Integer                                            ;
; output_clock_frequency8              ; 0 MHz                  ; String                                                    ;
; phase_shift8                         ; 0 ps                   ; String                                                    ;
; duty_cycle8                          ; 50                     ; Signed Integer                                            ;
; output_clock_frequency9              ; 0 MHz                  ; String                                                    ;
; phase_shift9                         ; 0 ps                   ; String                                                    ;
; duty_cycle9                          ; 50                     ; Signed Integer                                            ;
; output_clock_frequency10             ; 0 MHz                  ; String                                                    ;
; phase_shift10                        ; 0 ps                   ; String                                                    ;
; duty_cycle10                         ; 50                     ; Signed Integer                                            ;
; output_clock_frequency11             ; 0 MHz                  ; String                                                    ;
; phase_shift11                        ; 0 ps                   ; String                                                    ;
; duty_cycle11                         ; 50                     ; Signed Integer                                            ;
; output_clock_frequency12             ; 0 MHz                  ; String                                                    ;
; phase_shift12                        ; 0 ps                   ; String                                                    ;
; duty_cycle12                         ; 50                     ; Signed Integer                                            ;
; output_clock_frequency13             ; 0 MHz                  ; String                                                    ;
; phase_shift13                        ; 0 ps                   ; String                                                    ;
; duty_cycle13                         ; 50                     ; Signed Integer                                            ;
; output_clock_frequency14             ; 0 MHz                  ; String                                                    ;
; phase_shift14                        ; 0 ps                   ; String                                                    ;
; duty_cycle14                         ; 50                     ; Signed Integer                                            ;
; output_clock_frequency15             ; 0 MHz                  ; String                                                    ;
; phase_shift15                        ; 0 ps                   ; String                                                    ;
; duty_cycle15                         ; 50                     ; Signed Integer                                            ;
; output_clock_frequency16             ; 0 MHz                  ; String                                                    ;
; phase_shift16                        ; 0 ps                   ; String                                                    ;
; duty_cycle16                         ; 50                     ; Signed Integer                                            ;
; output_clock_frequency17             ; 0 MHz                  ; String                                                    ;
; phase_shift17                        ; 0 ps                   ; String                                                    ;
; duty_cycle17                         ; 50                     ; Signed Integer                                            ;
; clock_name_0                         ;                        ; String                                                    ;
; clock_name_1                         ;                        ; String                                                    ;
; clock_name_2                         ;                        ; String                                                    ;
; clock_name_3                         ;                        ; String                                                    ;
; clock_name_4                         ;                        ; String                                                    ;
; clock_name_5                         ;                        ; String                                                    ;
; clock_name_6                         ;                        ; String                                                    ;
; clock_name_7                         ;                        ; String                                                    ;
; clock_name_8                         ;                        ; String                                                    ;
; clock_name_global_0                  ; false                  ; String                                                    ;
; clock_name_global_1                  ; false                  ; String                                                    ;
; clock_name_global_2                  ; false                  ; String                                                    ;
; clock_name_global_3                  ; false                  ; String                                                    ;
; clock_name_global_4                  ; false                  ; String                                                    ;
; clock_name_global_5                  ; false                  ; String                                                    ;
; clock_name_global_6                  ; false                  ; String                                                    ;
; clock_name_global_7                  ; false                  ; String                                                    ;
; clock_name_global_8                  ; false                  ; String                                                    ;
; m_cnt_hi_div                         ; 1                      ; Signed Integer                                            ;
; m_cnt_lo_div                         ; 1                      ; Signed Integer                                            ;
; m_cnt_bypass_en                      ; false                  ; String                                                    ;
; m_cnt_odd_div_duty_en                ; false                  ; String                                                    ;
; n_cnt_hi_div                         ; 1                      ; Signed Integer                                            ;
; n_cnt_lo_div                         ; 1                      ; Signed Integer                                            ;
; n_cnt_bypass_en                      ; false                  ; String                                                    ;
; n_cnt_odd_div_duty_en                ; false                  ; String                                                    ;
; c_cnt_hi_div0                        ; 1                      ; Signed Integer                                            ;
; c_cnt_lo_div0                        ; 1                      ; Signed Integer                                            ;
; c_cnt_bypass_en0                     ; false                  ; String                                                    ;
; c_cnt_in_src0                        ; ph_mux_clk             ; String                                                    ;
; c_cnt_odd_div_duty_en0               ; false                  ; String                                                    ;
; c_cnt_prst0                          ; 1                      ; Signed Integer                                            ;
; c_cnt_ph_mux_prst0                   ; 0                      ; Signed Integer                                            ;
; c_cnt_hi_div1                        ; 1                      ; Signed Integer                                            ;
; c_cnt_lo_div1                        ; 1                      ; Signed Integer                                            ;
; c_cnt_bypass_en1                     ; false                  ; String                                                    ;
; c_cnt_in_src1                        ; ph_mux_clk             ; String                                                    ;
; c_cnt_odd_div_duty_en1               ; false                  ; String                                                    ;
; c_cnt_prst1                          ; 1                      ; Signed Integer                                            ;
; c_cnt_ph_mux_prst1                   ; 0                      ; Signed Integer                                            ;
; c_cnt_hi_div2                        ; 1                      ; Signed Integer                                            ;
; c_cnt_lo_div2                        ; 1                      ; Signed Integer                                            ;
; c_cnt_bypass_en2                     ; false                  ; String                                                    ;
; c_cnt_in_src2                        ; ph_mux_clk             ; String                                                    ;
; c_cnt_odd_div_duty_en2               ; false                  ; String                                                    ;
; c_cnt_prst2                          ; 1                      ; Signed Integer                                            ;
; c_cnt_ph_mux_prst2                   ; 0                      ; Signed Integer                                            ;
; c_cnt_hi_div3                        ; 1                      ; Signed Integer                                            ;
; c_cnt_lo_div3                        ; 1                      ; Signed Integer                                            ;
; c_cnt_bypass_en3                     ; false                  ; String                                                    ;
; c_cnt_in_src3                        ; ph_mux_clk             ; String                                                    ;
; c_cnt_odd_div_duty_en3               ; false                  ; String                                                    ;
; c_cnt_prst3                          ; 1                      ; Signed Integer                                            ;
; c_cnt_ph_mux_prst3                   ; 0                      ; Signed Integer                                            ;
; c_cnt_hi_div4                        ; 1                      ; Signed Integer                                            ;
; c_cnt_lo_div4                        ; 1                      ; Signed Integer                                            ;
; c_cnt_bypass_en4                     ; false                  ; String                                                    ;
; c_cnt_in_src4                        ; ph_mux_clk             ; String                                                    ;
; c_cnt_odd_div_duty_en4               ; false                  ; String                                                    ;
; c_cnt_prst4                          ; 1                      ; Signed Integer                                            ;
; c_cnt_ph_mux_prst4                   ; 0                      ; Signed Integer                                            ;
; c_cnt_hi_div5                        ; 1                      ; Signed Integer                                            ;
; c_cnt_lo_div5                        ; 1                      ; Signed Integer                                            ;
; c_cnt_bypass_en5                     ; false                  ; String                                                    ;
; c_cnt_in_src5                        ; ph_mux_clk             ; String                                                    ;
; c_cnt_odd_div_duty_en5               ; false                  ; String                                                    ;
; c_cnt_prst5                          ; 1                      ; Signed Integer                                            ;
; c_cnt_ph_mux_prst5                   ; 0                      ; Signed Integer                                            ;
; c_cnt_hi_div6                        ; 1                      ; Signed Integer                                            ;
; c_cnt_lo_div6                        ; 1                      ; Signed Integer                                            ;
; c_cnt_bypass_en6                     ; false                  ; String                                                    ;
; c_cnt_in_src6                        ; ph_mux_clk             ; String                                                    ;
; c_cnt_odd_div_duty_en6               ; false                  ; String                                                    ;
; c_cnt_prst6                          ; 1                      ; Signed Integer                                            ;
; c_cnt_ph_mux_prst6                   ; 0                      ; Signed Integer                                            ;
; c_cnt_hi_div7                        ; 1                      ; Signed Integer                                            ;
; c_cnt_lo_div7                        ; 1                      ; Signed Integer                                            ;
; c_cnt_bypass_en7                     ; false                  ; String                                                    ;
; c_cnt_in_src7                        ; ph_mux_clk             ; String                                                    ;
; c_cnt_odd_div_duty_en7               ; false                  ; String                                                    ;
; c_cnt_prst7                          ; 1                      ; Signed Integer                                            ;
; c_cnt_ph_mux_prst7                   ; 0                      ; Signed Integer                                            ;
; c_cnt_hi_div8                        ; 1                      ; Signed Integer                                            ;
; c_cnt_lo_div8                        ; 1                      ; Signed Integer                                            ;
; c_cnt_bypass_en8                     ; false                  ; String                                                    ;
; c_cnt_in_src8                        ; ph_mux_clk             ; String                                                    ;
; c_cnt_odd_div_duty_en8               ; false                  ; String                                                    ;
; c_cnt_prst8                          ; 1                      ; Signed Integer                                            ;
; c_cnt_ph_mux_prst8                   ; 0                      ; Signed Integer                                            ;
; c_cnt_hi_div9                        ; 1                      ; Signed Integer                                            ;
; c_cnt_lo_div9                        ; 1                      ; Signed Integer                                            ;
; c_cnt_bypass_en9                     ; false                  ; String                                                    ;
; c_cnt_in_src9                        ; ph_mux_clk             ; String                                                    ;
; c_cnt_odd_div_duty_en9               ; false                  ; String                                                    ;
; c_cnt_prst9                          ; 1                      ; Signed Integer                                            ;
; c_cnt_ph_mux_prst9                   ; 0                      ; Signed Integer                                            ;
; c_cnt_hi_div10                       ; 1                      ; Signed Integer                                            ;
; c_cnt_lo_div10                       ; 1                      ; Signed Integer                                            ;
; c_cnt_bypass_en10                    ; false                  ; String                                                    ;
; c_cnt_in_src10                       ; ph_mux_clk             ; String                                                    ;
; c_cnt_odd_div_duty_en10              ; false                  ; String                                                    ;
; c_cnt_prst10                         ; 1                      ; Signed Integer                                            ;
; c_cnt_ph_mux_prst10                  ; 0                      ; Signed Integer                                            ;
; c_cnt_hi_div11                       ; 1                      ; Signed Integer                                            ;
; c_cnt_lo_div11                       ; 1                      ; Signed Integer                                            ;
; c_cnt_bypass_en11                    ; false                  ; String                                                    ;
; c_cnt_in_src11                       ; ph_mux_clk             ; String                                                    ;
; c_cnt_odd_div_duty_en11              ; false                  ; String                                                    ;
; c_cnt_prst11                         ; 1                      ; Signed Integer                                            ;
; c_cnt_ph_mux_prst11                  ; 0                      ; Signed Integer                                            ;
; c_cnt_hi_div12                       ; 1                      ; Signed Integer                                            ;
; c_cnt_lo_div12                       ; 1                      ; Signed Integer                                            ;
; c_cnt_bypass_en12                    ; false                  ; String                                                    ;
; c_cnt_in_src12                       ; ph_mux_clk             ; String                                                    ;
; c_cnt_odd_div_duty_en12              ; false                  ; String                                                    ;
; c_cnt_prst12                         ; 1                      ; Signed Integer                                            ;
; c_cnt_ph_mux_prst12                  ; 0                      ; Signed Integer                                            ;
; c_cnt_hi_div13                       ; 1                      ; Signed Integer                                            ;
; c_cnt_lo_div13                       ; 1                      ; Signed Integer                                            ;
; c_cnt_bypass_en13                    ; false                  ; String                                                    ;
; c_cnt_in_src13                       ; ph_mux_clk             ; String                                                    ;
; c_cnt_odd_div_duty_en13              ; false                  ; String                                                    ;
; c_cnt_prst13                         ; 1                      ; Signed Integer                                            ;
; c_cnt_ph_mux_prst13                  ; 0                      ; Signed Integer                                            ;
; c_cnt_hi_div14                       ; 1                      ; Signed Integer                                            ;
; c_cnt_lo_div14                       ; 1                      ; Signed Integer                                            ;
; c_cnt_bypass_en14                    ; false                  ; String                                                    ;
; c_cnt_in_src14                       ; ph_mux_clk             ; String                                                    ;
; c_cnt_odd_div_duty_en14              ; false                  ; String                                                    ;
; c_cnt_prst14                         ; 1                      ; Signed Integer                                            ;
; c_cnt_ph_mux_prst14                  ; 0                      ; Signed Integer                                            ;
; c_cnt_hi_div15                       ; 1                      ; Signed Integer                                            ;
; c_cnt_lo_div15                       ; 1                      ; Signed Integer                                            ;
; c_cnt_bypass_en15                    ; false                  ; String                                                    ;
; c_cnt_in_src15                       ; ph_mux_clk             ; String                                                    ;
; c_cnt_odd_div_duty_en15              ; false                  ; String                                                    ;
; c_cnt_prst15                         ; 1                      ; Signed Integer                                            ;
; c_cnt_ph_mux_prst15                  ; 0                      ; Signed Integer                                            ;
; c_cnt_hi_div16                       ; 1                      ; Signed Integer                                            ;
; c_cnt_lo_div16                       ; 1                      ; Signed Integer                                            ;
; c_cnt_bypass_en16                    ; false                  ; String                                                    ;
; c_cnt_in_src16                       ; ph_mux_clk             ; String                                                    ;
; c_cnt_odd_div_duty_en16              ; false                  ; String                                                    ;
; c_cnt_prst16                         ; 1                      ; Signed Integer                                            ;
; c_cnt_ph_mux_prst16                  ; 0                      ; Signed Integer                                            ;
; c_cnt_hi_div17                       ; 1                      ; Signed Integer                                            ;
; c_cnt_lo_div17                       ; 1                      ; Signed Integer                                            ;
; c_cnt_bypass_en17                    ; false                  ; String                                                    ;
; c_cnt_in_src17                       ; ph_mux_clk             ; String                                                    ;
; c_cnt_odd_div_duty_en17              ; false                  ; String                                                    ;
; c_cnt_prst17                         ; 1                      ; Signed Integer                                            ;
; c_cnt_ph_mux_prst17                  ; 0                      ; Signed Integer                                            ;
; pll_vco_div                          ; 1                      ; Signed Integer                                            ;
; pll_slf_rst                          ; false                  ; String                                                    ;
; pll_bw_sel                           ; low                    ; String                                                    ;
; pll_output_clk_frequency             ; 0 MHz                  ; String                                                    ;
; pll_cp_current                       ; 0                      ; Signed Integer                                            ;
; pll_bwctrl                           ; 0                      ; Signed Integer                                            ;
; pll_fractional_division              ; 1                      ; Signed Integer                                            ;
; pll_fractional_cout                  ; 24                     ; Signed Integer                                            ;
; pll_dsm_out_sel                      ; 1st_order              ; String                                                    ;
; mimic_fbclk_type                     ; gclk                   ; String                                                    ;
; pll_fbclk_mux_1                      ; glb                    ; String                                                    ;
; pll_fbclk_mux_2                      ; fb_1                   ; String                                                    ;
; pll_m_cnt_in_src                     ; ph_mux_clk             ; String                                                    ;
; pll_vcoph_div                        ; 1                      ; Signed Integer                                            ;
; refclk1_frequency                    ; 0 MHz                  ; String                                                    ;
; pll_clkin_0_src                      ; clk_0                  ; String                                                    ;
; pll_clkin_1_src                      ; clk_0                  ; String                                                    ;
; pll_clk_loss_sw_en                   ; false                  ; String                                                    ;
; pll_auto_clk_sw_en                   ; false                  ; String                                                    ;
; pll_manu_clk_sw_en                   ; false                  ; String                                                    ;
; pll_clk_sw_dly                       ; 0                      ; Signed Integer                                            ;
; pll_extclk_0_cnt_src                 ; pll_extclk_cnt_src_vss ; String                                                    ;
; pll_extclk_1_cnt_src                 ; pll_extclk_cnt_src_vss ; String                                                    ;
+--------------------------------------+------------------------+-----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga:inst2|vga_controller:vga_ins ;
+-------------------+-------+---------------------------------------------------+
; Parameter Name    ; Value ; Type                                              ;
+-------------------+-------+---------------------------------------------------+
; pixel_row_size    ; 32    ; Signed Integer                                    ;
; pixel_column_size ; 32    ; Signed Integer                                    ;
+-------------------+-------+---------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga:inst2|vga_controller:vga_ins|video_sync_generator:LTM_ins ;
+----------------+-------+-----------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------+
; hori_line      ; 800   ; Signed Integer                                                                    ;
; hori_back      ; 144   ; Signed Integer                                                                    ;
; hori_front     ; 16    ; Signed Integer                                                                    ;
; vert_line      ; 525   ; Signed Integer                                                                    ;
; vert_back      ; 34    ; Signed Integer                                                                    ;
; vert_front     ; 11    ; Signed Integer                                                                    ;
; H_sync_cycle   ; 96    ; Signed Integer                                                                    ;
; V_sync_cycle   ; 2     ; Signed Integer                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga:inst2|I2C_AV_Config:u3 ;
+----------------+----------+---------------------------------------------+
; Parameter Name ; Value    ; Type                                        ;
+----------------+----------+---------------------------------------------+
; CLK_Freq       ; 50000000 ; Signed Integer                              ;
; I2C_Freq       ; 20000    ; Signed Integer                              ;
; LUT_SIZE       ; 51       ; Signed Integer                              ;
; Dummy_DATA     ; 0        ; Signed Integer                              ;
; SET_LIN_L      ; 1        ; Signed Integer                              ;
; SET_LIN_R      ; 2        ; Signed Integer                              ;
; SET_HEAD_L     ; 3        ; Signed Integer                              ;
; SET_HEAD_R     ; 4        ; Signed Integer                              ;
; A_PATH_CTRL    ; 5        ; Signed Integer                              ;
; D_PATH_CTRL    ; 6        ; Signed Integer                              ;
; POWER_ON       ; 7        ; Signed Integer                              ;
; SET_FORMAT     ; 8        ; Signed Integer                              ;
; SAMPLE_CTRL    ; 9        ; Signed Integer                              ;
; SET_ACTIVE     ; 10       ; Signed Integer                              ;
; SET_VIDEO      ; 11       ; Signed Integer                              ;
+----------------+----------+---------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: indexColor:inst7|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-----------------------------------+
; Parameter Name                     ; Value                ; Type                              ;
+------------------------------------+----------------------+-----------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                           ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                        ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                      ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                      ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                    ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                           ;
; OPERATION_MODE                     ; ROM                  ; Untyped                           ;
; WIDTH_A                            ; 24                   ; Signed Integer                    ;
; WIDTHAD_A                          ; 2                    ; Signed Integer                    ;
; NUMWORDS_A                         ; 4                    ; Signed Integer                    ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                           ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                           ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                           ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                           ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                           ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                           ;
; WIDTH_B                            ; 1                    ; Untyped                           ;
; WIDTHAD_B                          ; 1                    ; Untyped                           ;
; NUMWORDS_B                         ; 1                    ; Untyped                           ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                           ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                           ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                           ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                           ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                           ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                           ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                           ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                           ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                           ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                           ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                           ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                           ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                    ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                           ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                           ;
; BYTE_SIZE                          ; 8                    ; Untyped                           ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                           ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                           ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                           ;
; INIT_FILE                          ; indexColor.mif       ; Untyped                           ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                           ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                           ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                           ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                           ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                           ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                           ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                           ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                           ;
; ENABLE_ECC                         ; FALSE                ; Untyped                           ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                           ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                           ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                           ;
; CBXI_PARAMETER                     ; altsyncram_rgg1      ; Untyped                           ;
+------------------------------------+----------------------+-----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mux_display:inst1|lpm_mux:LPM_MUX_component ;
+------------------------+-----------+-----------------------------------------------------+
; Parameter Name         ; Value     ; Type                                                ;
+------------------------+-----------+-----------------------------------------------------+
; AUTO_CARRY_CHAINS      ; ON        ; AUTO_CARRY                                          ;
; IGNORE_CARRY_BUFFERS   ; OFF       ; IGNORE_CARRY                                        ;
; AUTO_CASCADE_CHAINS    ; ON        ; AUTO_CASCADE                                        ;
; IGNORE_CASCADE_BUFFERS ; OFF       ; IGNORE_CASCADE                                      ;
; LPM_WIDTH              ; 2         ; Signed Integer                                      ;
; LPM_SIZE               ; 2         ; Signed Integer                                      ;
; LPM_WIDTHS             ; 1         ; Signed Integer                                      ;
; LPM_PIPELINE           ; 0         ; Untyped                                             ;
; CBXI_PARAMETER         ; mux_qjc   ; Untyped                                             ;
; DEVICE_FAMILY          ; Cyclone V ; Untyped                                             ;
+------------------------+-----------+-----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: compare_row:inst18|lpm_compare:LPM_COMPARE_component ;
+------------------------+-----------+--------------------------------------------------------------+
; Parameter Name         ; Value     ; Type                                                         ;
+------------------------+-----------+--------------------------------------------------------------+
; lpm_width              ; 4         ; Signed Integer                                               ;
; LPM_REPRESENTATION     ; UNSIGNED  ; Untyped                                                      ;
; LPM_PIPELINE           ; 0         ; Untyped                                                      ;
; CHAIN_SIZE             ; 8         ; Untyped                                                      ;
; ONE_INPUT_IS_CONSTANT  ; NO        ; Untyped                                                      ;
; CARRY_CHAIN            ; MANUAL    ; Untyped                                                      ;
; CASCADE_CHAIN          ; MANUAL    ; Untyped                                                      ;
; CARRY_CHAIN_LENGTH     ; 48        ; CARRY_CHAIN_LENGTH                                           ;
; CASCADE_CHAIN_LENGTH   ; 2         ; CASCADE_CHAIN_LENGTH                                         ;
; DEVICE_FAMILY          ; Cyclone V ; Untyped                                                      ;
; CBXI_PARAMETER         ; cmpr_deg  ; Untyped                                                      ;
; AUTO_CARRY_CHAINS      ; ON        ; AUTO_CARRY                                                   ;
; IGNORE_CARRY_BUFFERS   ; OFF       ; IGNORE_CARRY                                                 ;
; AUTO_CASCADE_CHAINS    ; ON        ; AUTO_CASCADE                                                 ;
; IGNORE_CASCADE_BUFFERS ; OFF       ; IGNORE_CASCADE                                               ;
+------------------------+-----------+--------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Player:inst|TestBlock:inst22|compare_color:inst|lpm_compare:LPM_COMPARE_component ;
+------------------------+-----------+-------------------------------------------------------------------------------------------+
; Parameter Name         ; Value     ; Type                                                                                      ;
+------------------------+-----------+-------------------------------------------------------------------------------------------+
; lpm_width              ; 2         ; Signed Integer                                                                            ;
; LPM_REPRESENTATION     ; UNSIGNED  ; Untyped                                                                                   ;
; LPM_PIPELINE           ; 0         ; Untyped                                                                                   ;
; CHAIN_SIZE             ; 8         ; Untyped                                                                                   ;
; ONE_INPUT_IS_CONSTANT  ; YES       ; Untyped                                                                                   ;
; CARRY_CHAIN            ; MANUAL    ; Untyped                                                                                   ;
; CASCADE_CHAIN          ; MANUAL    ; Untyped                                                                                   ;
; CARRY_CHAIN_LENGTH     ; 48        ; CARRY_CHAIN_LENGTH                                                                        ;
; CASCADE_CHAIN_LENGTH   ; 2         ; CASCADE_CHAIN_LENGTH                                                                      ;
; DEVICE_FAMILY          ; Cyclone V ; Untyped                                                                                   ;
; CBXI_PARAMETER         ; cmpr_i4j  ; Untyped                                                                                   ;
; AUTO_CARRY_CHAINS      ; ON        ; AUTO_CARRY                                                                                ;
; IGNORE_CARRY_BUFFERS   ; OFF       ; IGNORE_CARRY                                                                              ;
; AUTO_CASCADE_CHAINS    ; ON        ; AUTO_CASCADE                                                                              ;
; IGNORE_CASCADE_BUFFERS ; OFF       ; IGNORE_CASCADE                                                                            ;
+------------------------+-----------+-------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Player:inst|TestBlock:inst22|memImage:inst6|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+--------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                         ;
+------------------------------------+----------------------+--------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                      ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                   ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                 ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                 ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                               ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                      ;
; OPERATION_MODE                     ; ROM                  ; Untyped                                                      ;
; WIDTH_A                            ; 2                    ; Signed Integer                                               ;
; WIDTHAD_A                          ; 9                    ; Signed Integer                                               ;
; NUMWORDS_A                         ; 512                  ; Signed Integer                                               ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                      ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                      ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                      ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                      ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                      ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                      ;
; WIDTH_B                            ; 1                    ; Untyped                                                      ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                      ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                      ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                      ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                      ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                      ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                      ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                      ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                      ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                      ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                      ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                      ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                      ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                      ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                      ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                               ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                      ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                      ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                      ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                      ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                      ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                      ;
; INIT_FILE                          ; memImage.mif         ; Untyped                                                      ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                      ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                      ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                      ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                      ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                      ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                      ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                      ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                      ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                      ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                      ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                      ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                      ;
; CBXI_PARAMETER                     ; altsyncram_tag1      ; Untyped                                                      ;
+------------------------------------+----------------------+--------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Player:inst|counter_col:inst20|lpm_counter:LPM_COUNTER_component ;
+------------------------+-----------+--------------------------------------------------------------------------+
; Parameter Name         ; Value     ; Type                                                                     ;
+------------------------+-----------+--------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS      ; ON        ; AUTO_CARRY                                                               ;
; IGNORE_CARRY_BUFFERS   ; OFF       ; IGNORE_CARRY                                                             ;
; AUTO_CASCADE_CHAINS    ; ON        ; AUTO_CASCADE                                                             ;
; IGNORE_CASCADE_BUFFERS ; OFF       ; IGNORE_CASCADE                                                           ;
; LPM_WIDTH              ; 5         ; Signed Integer                                                           ;
; LPM_DIRECTION          ; DEFAULT   ; Untyped                                                                  ;
; LPM_MODULUS            ; 0         ; Untyped                                                                  ;
; LPM_AVALUE             ; UNUSED    ; Untyped                                                                  ;
; LPM_SVALUE             ; UNUSED    ; Untyped                                                                  ;
; LPM_PORT_UPDOWN        ; PORT_USED ; Untyped                                                                  ;
; DEVICE_FAMILY          ; Cyclone V ; Untyped                                                                  ;
; CARRY_CHAIN            ; MANUAL    ; Untyped                                                                  ;
; CARRY_CHAIN_LENGTH     ; 48        ; CARRY_CHAIN_LENGTH                                                       ;
; NOT_GATE_PUSH_BACK     ; ON        ; NOT_GATE_PUSH_BACK                                                       ;
; CARRY_CNT_EN           ; SMART     ; Untyped                                                                  ;
; LABWIDE_SCLR           ; ON        ; Untyped                                                                  ;
; USE_NEW_VERSION        ; TRUE      ; Untyped                                                                  ;
; CBXI_PARAMETER         ; cntr_89g  ; Untyped                                                                  ;
+------------------------+-----------+--------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Player:inst|mux_row:inst6|lpm_mux:LPM_MUX_component ;
+------------------------+-----------+-------------------------------------------------------------+
; Parameter Name         ; Value     ; Type                                                        ;
+------------------------+-----------+-------------------------------------------------------------+
; AUTO_CARRY_CHAINS      ; ON        ; AUTO_CARRY                                                  ;
; IGNORE_CARRY_BUFFERS   ; OFF       ; IGNORE_CARRY                                                ;
; AUTO_CASCADE_CHAINS    ; ON        ; AUTO_CASCADE                                                ;
; IGNORE_CASCADE_BUFFERS ; OFF       ; IGNORE_CASCADE                                              ;
; LPM_WIDTH              ; 1         ; Signed Integer                                              ;
; LPM_SIZE               ; 5         ; Signed Integer                                              ;
; LPM_WIDTHS             ; 3         ; Signed Integer                                              ;
; LPM_PIPELINE           ; 0         ; Untyped                                                     ;
; CBXI_PARAMETER         ; mux_ujc   ; Untyped                                                     ;
; DEVICE_FAMILY          ; Cyclone V ; Untyped                                                     ;
+------------------------+-----------+-------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Player:inst|TestBlock:inst30|compare_color:inst|lpm_compare:LPM_COMPARE_component ;
+------------------------+-----------+-------------------------------------------------------------------------------------------+
; Parameter Name         ; Value     ; Type                                                                                      ;
+------------------------+-----------+-------------------------------------------------------------------------------------------+
; lpm_width              ; 2         ; Signed Integer                                                                            ;
; LPM_REPRESENTATION     ; UNSIGNED  ; Untyped                                                                                   ;
; LPM_PIPELINE           ; 0         ; Untyped                                                                                   ;
; CHAIN_SIZE             ; 8         ; Untyped                                                                                   ;
; ONE_INPUT_IS_CONSTANT  ; YES       ; Untyped                                                                                   ;
; CARRY_CHAIN            ; MANUAL    ; Untyped                                                                                   ;
; CASCADE_CHAIN          ; MANUAL    ; Untyped                                                                                   ;
; CARRY_CHAIN_LENGTH     ; 48        ; CARRY_CHAIN_LENGTH                                                                        ;
; CASCADE_CHAIN_LENGTH   ; 2         ; CASCADE_CHAIN_LENGTH                                                                      ;
; DEVICE_FAMILY          ; Cyclone V ; Untyped                                                                                   ;
; CBXI_PARAMETER         ; cmpr_i4j  ; Untyped                                                                                   ;
; AUTO_CARRY_CHAINS      ; ON        ; AUTO_CARRY                                                                                ;
; IGNORE_CARRY_BUFFERS   ; OFF       ; IGNORE_CARRY                                                                              ;
; AUTO_CASCADE_CHAINS    ; ON        ; AUTO_CASCADE                                                                              ;
; IGNORE_CASCADE_BUFFERS ; OFF       ; IGNORE_CASCADE                                                                            ;
+------------------------+-----------+-------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Player:inst|TestBlock:inst30|memImage:inst6|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+--------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                         ;
+------------------------------------+----------------------+--------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                      ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                   ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                 ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                 ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                               ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                      ;
; OPERATION_MODE                     ; ROM                  ; Untyped                                                      ;
; WIDTH_A                            ; 2                    ; Signed Integer                                               ;
; WIDTHAD_A                          ; 9                    ; Signed Integer                                               ;
; NUMWORDS_A                         ; 512                  ; Signed Integer                                               ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                      ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                      ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                      ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                      ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                      ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                      ;
; WIDTH_B                            ; 1                    ; Untyped                                                      ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                      ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                      ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                      ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                      ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                      ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                      ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                      ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                      ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                      ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                      ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                      ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                      ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                      ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                      ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                               ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                      ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                      ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                      ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                      ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                      ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                      ;
; INIT_FILE                          ; memImage.mif         ; Untyped                                                      ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                      ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                      ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                      ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                      ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                      ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                      ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                      ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                      ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                      ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                      ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                      ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                      ;
; CBXI_PARAMETER                     ; altsyncram_tag1      ; Untyped                                                      ;
+------------------------------------+----------------------+--------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Player:inst|addsub_col:inst31|lpm_add_sub:LPM_ADD_SUB_component ;
+------------------------+-------------+-----------------------------------------------------------------------+
; Parameter Name         ; Value       ; Type                                                                  ;
+------------------------+-------------+-----------------------------------------------------------------------+
; LPM_WIDTH              ; 5           ; Signed Integer                                                        ;
; LPM_REPRESENTATION     ; UNSIGNED    ; Untyped                                                               ;
; LPM_DIRECTION          ; DEFAULT     ; Untyped                                                               ;
; ONE_INPUT_IS_CONSTANT  ; YES         ; Untyped                                                               ;
; LPM_PIPELINE           ; 0           ; Untyped                                                               ;
; MAXIMIZE_SPEED         ; 5           ; Untyped                                                               ;
; REGISTERED_AT_END      ; 0           ; Untyped                                                               ;
; OPTIMIZE_FOR_SPEED     ; 5           ; Untyped                                                               ;
; USE_CS_BUFFERS         ; 1           ; Untyped                                                               ;
; CARRY_CHAIN            ; MANUAL      ; Untyped                                                               ;
; CARRY_CHAIN_LENGTH     ; 48          ; CARRY_CHAIN_LENGTH                                                    ;
; DEVICE_FAMILY          ; Cyclone V   ; Untyped                                                               ;
; USE_WYS                ; OFF         ; Untyped                                                               ;
; STYLE                  ; FAST        ; Untyped                                                               ;
; CBXI_PARAMETER         ; add_sub_0jg ; Untyped                                                               ;
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                                                            ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                                                          ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                                                          ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                                                        ;
+------------------------+-------------+-----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Player:inst|counter_row:inst|lpm_counter:LPM_COUNTER_component ;
+------------------------+-----------+------------------------------------------------------------------------+
; Parameter Name         ; Value     ; Type                                                                   ;
+------------------------+-----------+------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS      ; ON        ; AUTO_CARRY                                                             ;
; IGNORE_CARRY_BUFFERS   ; OFF       ; IGNORE_CARRY                                                           ;
; AUTO_CASCADE_CHAINS    ; ON        ; AUTO_CASCADE                                                           ;
; IGNORE_CASCADE_BUFFERS ; OFF       ; IGNORE_CASCADE                                                         ;
; LPM_WIDTH              ; 4         ; Signed Integer                                                         ;
; LPM_DIRECTION          ; DEFAULT   ; Untyped                                                                ;
; LPM_MODULUS            ; 0         ; Untyped                                                                ;
; LPM_AVALUE             ; UNUSED    ; Untyped                                                                ;
; LPM_SVALUE             ; UNUSED    ; Untyped                                                                ;
; LPM_PORT_UPDOWN        ; PORT_USED ; Untyped                                                                ;
; DEVICE_FAMILY          ; Cyclone V ; Untyped                                                                ;
; CARRY_CHAIN            ; MANUAL    ; Untyped                                                                ;
; CARRY_CHAIN_LENGTH     ; 48        ; CARRY_CHAIN_LENGTH                                                     ;
; NOT_GATE_PUSH_BACK     ; ON        ; NOT_GATE_PUSH_BACK                                                     ;
; CARRY_CNT_EN           ; SMART     ; Untyped                                                                ;
; LABWIDE_SCLR           ; ON        ; Untyped                                                                ;
; USE_NEW_VERSION        ; TRUE      ; Untyped                                                                ;
; CBXI_PARAMETER         ; cntr_79g  ; Untyped                                                                ;
+------------------------+-----------+------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Player:inst|mux_row:inst2|lpm_mux:LPM_MUX_component ;
+------------------------+-----------+-------------------------------------------------------------+
; Parameter Name         ; Value     ; Type                                                        ;
+------------------------+-----------+-------------------------------------------------------------+
; AUTO_CARRY_CHAINS      ; ON        ; AUTO_CARRY                                                  ;
; IGNORE_CARRY_BUFFERS   ; OFF       ; IGNORE_CARRY                                                ;
; AUTO_CASCADE_CHAINS    ; ON        ; AUTO_CASCADE                                                ;
; IGNORE_CASCADE_BUFFERS ; OFF       ; IGNORE_CASCADE                                              ;
; LPM_WIDTH              ; 1         ; Signed Integer                                              ;
; LPM_SIZE               ; 5         ; Signed Integer                                              ;
; LPM_WIDTHS             ; 3         ; Signed Integer                                              ;
; LPM_PIPELINE           ; 0         ; Untyped                                                     ;
; CBXI_PARAMETER         ; mux_ujc   ; Untyped                                                     ;
; DEVICE_FAMILY          ; Cyclone V ; Untyped                                                     ;
+------------------------+-----------+-------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Player:inst|TestBlock:inst28|compare_color:inst|lpm_compare:LPM_COMPARE_component ;
+------------------------+-----------+-------------------------------------------------------------------------------------------+
; Parameter Name         ; Value     ; Type                                                                                      ;
+------------------------+-----------+-------------------------------------------------------------------------------------------+
; lpm_width              ; 2         ; Signed Integer                                                                            ;
; LPM_REPRESENTATION     ; UNSIGNED  ; Untyped                                                                                   ;
; LPM_PIPELINE           ; 0         ; Untyped                                                                                   ;
; CHAIN_SIZE             ; 8         ; Untyped                                                                                   ;
; ONE_INPUT_IS_CONSTANT  ; YES       ; Untyped                                                                                   ;
; CARRY_CHAIN            ; MANUAL    ; Untyped                                                                                   ;
; CASCADE_CHAIN          ; MANUAL    ; Untyped                                                                                   ;
; CARRY_CHAIN_LENGTH     ; 48        ; CARRY_CHAIN_LENGTH                                                                        ;
; CASCADE_CHAIN_LENGTH   ; 2         ; CASCADE_CHAIN_LENGTH                                                                      ;
; DEVICE_FAMILY          ; Cyclone V ; Untyped                                                                                   ;
; CBXI_PARAMETER         ; cmpr_i4j  ; Untyped                                                                                   ;
; AUTO_CARRY_CHAINS      ; ON        ; AUTO_CARRY                                                                                ;
; IGNORE_CARRY_BUFFERS   ; OFF       ; IGNORE_CARRY                                                                              ;
; AUTO_CASCADE_CHAINS    ; ON        ; AUTO_CASCADE                                                                              ;
; IGNORE_CASCADE_BUFFERS ; OFF       ; IGNORE_CASCADE                                                                            ;
+------------------------+-----------+-------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Player:inst|TestBlock:inst28|memImage:inst6|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+--------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                         ;
+------------------------------------+----------------------+--------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                      ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                   ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                 ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                 ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                               ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                      ;
; OPERATION_MODE                     ; ROM                  ; Untyped                                                      ;
; WIDTH_A                            ; 2                    ; Signed Integer                                               ;
; WIDTHAD_A                          ; 9                    ; Signed Integer                                               ;
; NUMWORDS_A                         ; 512                  ; Signed Integer                                               ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                      ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                      ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                      ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                      ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                      ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                      ;
; WIDTH_B                            ; 1                    ; Untyped                                                      ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                      ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                      ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                      ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                      ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                      ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                      ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                      ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                      ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                      ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                      ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                      ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                      ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                      ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                      ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                               ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                      ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                      ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                      ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                      ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                      ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                      ;
; INIT_FILE                          ; memImage.mif         ; Untyped                                                      ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                      ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                      ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                      ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                      ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                      ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                      ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                      ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                      ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                      ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                      ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                      ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                      ;
; CBXI_PARAMETER                     ; altsyncram_tag1      ; Untyped                                                      ;
+------------------------------------+----------------------+--------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Player:inst|addsub_row:inst26|lpm_add_sub:LPM_ADD_SUB_component ;
+------------------------+-------------+-----------------------------------------------------------------------+
; Parameter Name         ; Value       ; Type                                                                  ;
+------------------------+-------------+-----------------------------------------------------------------------+
; LPM_WIDTH              ; 4           ; Signed Integer                                                        ;
; LPM_REPRESENTATION     ; UNSIGNED    ; Untyped                                                               ;
; LPM_DIRECTION          ; DEFAULT     ; Untyped                                                               ;
; ONE_INPUT_IS_CONSTANT  ; YES         ; Untyped                                                               ;
; LPM_PIPELINE           ; 0           ; Untyped                                                               ;
; MAXIMIZE_SPEED         ; 5           ; Untyped                                                               ;
; REGISTERED_AT_END      ; 0           ; Untyped                                                               ;
; OPTIMIZE_FOR_SPEED     ; 5           ; Untyped                                                               ;
; USE_CS_BUFFERS         ; 1           ; Untyped                                                               ;
; CARRY_CHAIN            ; MANUAL      ; Untyped                                                               ;
; CARRY_CHAIN_LENGTH     ; 48          ; CARRY_CHAIN_LENGTH                                                    ;
; DEVICE_FAMILY          ; Cyclone V   ; Untyped                                                               ;
; USE_WYS                ; OFF         ; Untyped                                                               ;
; STYLE                  ; FAST        ; Untyped                                                               ;
; CBXI_PARAMETER         ; add_sub_vig ; Untyped                                                               ;
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                                                            ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                                                          ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                                                          ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                                                        ;
+------------------------+-------------+-----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Player:inst|TestBlock:inst34|compare_color:inst|lpm_compare:LPM_COMPARE_component ;
+------------------------+-----------+-------------------------------------------------------------------------------------------+
; Parameter Name         ; Value     ; Type                                                                                      ;
+------------------------+-----------+-------------------------------------------------------------------------------------------+
; lpm_width              ; 2         ; Signed Integer                                                                            ;
; LPM_REPRESENTATION     ; UNSIGNED  ; Untyped                                                                                   ;
; LPM_PIPELINE           ; 0         ; Untyped                                                                                   ;
; CHAIN_SIZE             ; 8         ; Untyped                                                                                   ;
; ONE_INPUT_IS_CONSTANT  ; YES       ; Untyped                                                                                   ;
; CARRY_CHAIN            ; MANUAL    ; Untyped                                                                                   ;
; CASCADE_CHAIN          ; MANUAL    ; Untyped                                                                                   ;
; CARRY_CHAIN_LENGTH     ; 48        ; CARRY_CHAIN_LENGTH                                                                        ;
; CASCADE_CHAIN_LENGTH   ; 2         ; CASCADE_CHAIN_LENGTH                                                                      ;
; DEVICE_FAMILY          ; Cyclone V ; Untyped                                                                                   ;
; CBXI_PARAMETER         ; cmpr_i4j  ; Untyped                                                                                   ;
; AUTO_CARRY_CHAINS      ; ON        ; AUTO_CARRY                                                                                ;
; IGNORE_CARRY_BUFFERS   ; OFF       ; IGNORE_CARRY                                                                              ;
; AUTO_CASCADE_CHAINS    ; ON        ; AUTO_CASCADE                                                                              ;
; IGNORE_CASCADE_BUFFERS ; OFF       ; IGNORE_CASCADE                                                                            ;
+------------------------+-----------+-------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Player:inst|TestBlock:inst34|memImage:inst6|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+--------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                         ;
+------------------------------------+----------------------+--------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                      ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                   ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                 ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                 ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                               ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                      ;
; OPERATION_MODE                     ; ROM                  ; Untyped                                                      ;
; WIDTH_A                            ; 2                    ; Signed Integer                                               ;
; WIDTHAD_A                          ; 9                    ; Signed Integer                                               ;
; NUMWORDS_A                         ; 512                  ; Signed Integer                                               ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                      ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                      ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                      ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                      ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                      ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                      ;
; WIDTH_B                            ; 1                    ; Untyped                                                      ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                      ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                      ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                      ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                      ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                      ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                      ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                      ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                      ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                      ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                      ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                      ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                      ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                      ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                      ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                               ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                      ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                      ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                      ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                      ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                      ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                      ;
; INIT_FILE                          ; memImage.mif         ; Untyped                                                      ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                      ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                      ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                      ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                      ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                      ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                      ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                      ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                      ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                      ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                      ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                      ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                      ;
; CBXI_PARAMETER                     ; altsyncram_tag1      ; Untyped                                                      ;
+------------------------------------+----------------------+--------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Player:inst|addsub_col:inst36|lpm_add_sub:LPM_ADD_SUB_component ;
+------------------------+-------------+-----------------------------------------------------------------------+
; Parameter Name         ; Value       ; Type                                                                  ;
+------------------------+-------------+-----------------------------------------------------------------------+
; LPM_WIDTH              ; 5           ; Signed Integer                                                        ;
; LPM_REPRESENTATION     ; UNSIGNED    ; Untyped                                                               ;
; LPM_DIRECTION          ; DEFAULT     ; Untyped                                                               ;
; ONE_INPUT_IS_CONSTANT  ; YES         ; Untyped                                                               ;
; LPM_PIPELINE           ; 0           ; Untyped                                                               ;
; MAXIMIZE_SPEED         ; 5           ; Untyped                                                               ;
; REGISTERED_AT_END      ; 0           ; Untyped                                                               ;
; OPTIMIZE_FOR_SPEED     ; 5           ; Untyped                                                               ;
; USE_CS_BUFFERS         ; 1           ; Untyped                                                               ;
; CARRY_CHAIN            ; MANUAL      ; Untyped                                                               ;
; CARRY_CHAIN_LENGTH     ; 48          ; CARRY_CHAIN_LENGTH                                                    ;
; DEVICE_FAMILY          ; Cyclone V   ; Untyped                                                               ;
; USE_WYS                ; OFF         ; Untyped                                                               ;
; STYLE                  ; FAST        ; Untyped                                                               ;
; CBXI_PARAMETER         ; add_sub_0jg ; Untyped                                                               ;
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                                                            ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                                                          ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                                                          ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                                                        ;
+------------------------+-------------+-----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Player:inst|addsub_row:inst24|lpm_add_sub:LPM_ADD_SUB_component ;
+------------------------+-------------+-----------------------------------------------------------------------+
; Parameter Name         ; Value       ; Type                                                                  ;
+------------------------+-------------+-----------------------------------------------------------------------+
; LPM_WIDTH              ; 4           ; Signed Integer                                                        ;
; LPM_REPRESENTATION     ; UNSIGNED    ; Untyped                                                               ;
; LPM_DIRECTION          ; DEFAULT     ; Untyped                                                               ;
; ONE_INPUT_IS_CONSTANT  ; YES         ; Untyped                                                               ;
; LPM_PIPELINE           ; 0           ; Untyped                                                               ;
; MAXIMIZE_SPEED         ; 5           ; Untyped                                                               ;
; REGISTERED_AT_END      ; 0           ; Untyped                                                               ;
; OPTIMIZE_FOR_SPEED     ; 5           ; Untyped                                                               ;
; USE_CS_BUFFERS         ; 1           ; Untyped                                                               ;
; CARRY_CHAIN            ; MANUAL      ; Untyped                                                               ;
; CARRY_CHAIN_LENGTH     ; 48          ; CARRY_CHAIN_LENGTH                                                    ;
; DEVICE_FAMILY          ; Cyclone V   ; Untyped                                                               ;
; USE_WYS                ; OFF         ; Untyped                                                               ;
; STYLE                  ; FAST        ; Untyped                                                               ;
; CBXI_PARAMETER         ; add_sub_vig ; Untyped                                                               ;
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                                                            ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                                                          ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                                                          ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                                                        ;
+------------------------+-------------+-----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: IO_REGISTER:inst11|LPM_DFF:inst4 ;
+------------------------+-----------+------------------------------------------+
; Parameter Name         ; Value     ; Type                                     ;
+------------------------+-----------+------------------------------------------+
; LPM_WIDTH              ; 8         ; Untyped                                  ;
; LPM_AVALUE             ; 0         ; Untyped                                  ;
; LPM_SVALUE             ; 0         ; Untyped                                  ;
; DEVICE_FAMILY          ; Cyclone V ; Untyped                                  ;
; AUTO_CARRY_CHAINS      ; ON        ; AUTO_CARRY                               ;
; IGNORE_CARRY_BUFFERS   ; OFF       ; IGNORE_CARRY                             ;
; AUTO_CASCADE_CHAINS    ; ON        ; AUTO_CASCADE                             ;
; IGNORE_CASCADE_BUFFERS ; OFF       ; IGNORE_CASCADE                           ;
+------------------------+-----------+------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------+
; Parameter Settings for User Entity Instance: LPM_DECODE:inst20 ;
+------------------------+------------+--------------------------+
; Parameter Name         ; Value      ; Type                     ;
+------------------------+------------+--------------------------+
; LPM_WIDTH              ; 2          ; Untyped                  ;
; LPM_DECODES            ; 4          ; Untyped                  ;
; LPM_PIPELINE           ; 0          ; Untyped                  ;
; CASCADE_CHAIN          ; MANUAL     ; Untyped                  ;
; DEVICE_FAMILY          ; Cyclone V  ; Untyped                  ;
; CBXI_PARAMETER         ; decode_r3f ; Untyped                  ;
; AUTO_CARRY_CHAINS      ; ON         ; AUTO_CARRY               ;
; IGNORE_CARRY_BUFFERS   ; OFF        ; IGNORE_CARRY             ;
; AUTO_CASCADE_CHAINS    ; ON         ; AUTO_CASCADE             ;
; IGNORE_CASCADE_BUFFERS ; OFF        ; IGNORE_CASCADE           ;
+------------------------+------------+--------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: compare_col:inst24|lpm_compare:LPM_COMPARE_component ;
+------------------------+-----------+--------------------------------------------------------------+
; Parameter Name         ; Value     ; Type                                                         ;
+------------------------+-----------+--------------------------------------------------------------+
; lpm_width              ; 5         ; Signed Integer                                               ;
; LPM_REPRESENTATION     ; UNSIGNED  ; Untyped                                                      ;
; LPM_PIPELINE           ; 0         ; Untyped                                                      ;
; CHAIN_SIZE             ; 8         ; Untyped                                                      ;
; ONE_INPUT_IS_CONSTANT  ; NO        ; Untyped                                                      ;
; CARRY_CHAIN            ; MANUAL    ; Untyped                                                      ;
; CASCADE_CHAIN          ; MANUAL    ; Untyped                                                      ;
; CARRY_CHAIN_LENGTH     ; 48        ; CARRY_CHAIN_LENGTH                                           ;
; CASCADE_CHAIN_LENGTH   ; 2         ; CASCADE_CHAIN_LENGTH                                         ;
; DEVICE_FAMILY          ; Cyclone V ; Untyped                                                      ;
; CBXI_PARAMETER         ; cmpr_eeg  ; Untyped                                                      ;
; AUTO_CARRY_CHAINS      ; ON        ; AUTO_CARRY                                                   ;
; IGNORE_CARRY_BUFFERS   ; OFF       ; IGNORE_CARRY                                                 ;
; AUTO_CASCADE_CHAINS    ; ON        ; AUTO_CASCADE                                                 ;
; IGNORE_CASCADE_BUFFERS ; OFF       ; IGNORE_CASCADE                                               ;
+------------------------+-----------+--------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: player_color_const:inst3|lpm_constant:LPM_CONSTANT_component ;
+--------------------+------------------+-------------------------------------------------------------------+
; Parameter Name     ; Value            ; Type                                                              ;
+--------------------+------------------+-------------------------------------------------------------------+
; LPM_WIDTH          ; 2                ; Signed Integer                                                    ;
; LPM_CVALUE         ; 3                ; Signed Integer                                                    ;
; ENABLE_RUNTIME_MOD ; NO               ; Untyped                                                           ;
; CBXI_PARAMETER     ; lpm_constant_7e6 ; Untyped                                                           ;
+--------------------+------------------+-------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: memImage:inst6|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+---------------------------------+
; Parameter Name                     ; Value                ; Type                            ;
+------------------------------------+----------------------+---------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                         ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                      ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                    ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                    ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                  ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                         ;
; OPERATION_MODE                     ; ROM                  ; Untyped                         ;
; WIDTH_A                            ; 2                    ; Signed Integer                  ;
; WIDTHAD_A                          ; 9                    ; Signed Integer                  ;
; NUMWORDS_A                         ; 512                  ; Signed Integer                  ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                         ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                         ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                         ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                         ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                         ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                         ;
; WIDTH_B                            ; 1                    ; Untyped                         ;
; WIDTHAD_B                          ; 1                    ; Untyped                         ;
; NUMWORDS_B                         ; 1                    ; Untyped                         ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                         ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                         ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                         ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                         ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                         ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                         ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                         ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                         ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                         ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                         ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                         ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                         ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                  ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                         ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                         ;
; BYTE_SIZE                          ; 8                    ; Untyped                         ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                         ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                         ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                         ;
; INIT_FILE                          ; memImage.mif         ; Untyped                         ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                         ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                         ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                         ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                         ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                         ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                         ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                         ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                         ;
; ENABLE_ECC                         ; FALSE                ; Untyped                         ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                         ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                         ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                         ;
; CBXI_PARAMETER                     ; altsyncram_tag1      ; Untyped                         ;
+------------------------------------+----------------------+---------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: IO_REGISTER:inst12|LPM_DFF:inst4 ;
+------------------------+-----------+------------------------------------------+
; Parameter Name         ; Value     ; Type                                     ;
+------------------------+-----------+------------------------------------------+
; LPM_WIDTH              ; 8         ; Untyped                                  ;
; LPM_AVALUE             ; 0         ; Untyped                                  ;
; LPM_SVALUE             ; 0         ; Untyped                                  ;
; DEVICE_FAMILY          ; Cyclone V ; Untyped                                  ;
; AUTO_CARRY_CHAINS      ; ON        ; AUTO_CARRY                               ;
; IGNORE_CARRY_BUFFERS   ; OFF       ; IGNORE_CARRY                             ;
; AUTO_CASCADE_CHAINS    ; ON        ; AUTO_CASCADE                             ;
; IGNORE_CASCADE_BUFFERS ; OFF       ; IGNORE_CASCADE                           ;
+------------------------+-----------+------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: IO_REGISTER:inst13|LPM_DFF:inst4 ;
+------------------------+-----------+------------------------------------------+
; Parameter Name         ; Value     ; Type                                     ;
+------------------------+-----------+------------------------------------------+
; LPM_WIDTH              ; 8         ; Untyped                                  ;
; LPM_AVALUE             ; 0         ; Untyped                                  ;
; LPM_SVALUE             ; 0         ; Untyped                                  ;
; DEVICE_FAMILY          ; Cyclone V ; Untyped                                  ;
; AUTO_CARRY_CHAINS      ; ON        ; AUTO_CARRY                               ;
; IGNORE_CARRY_BUFFERS   ; OFF       ; IGNORE_CARRY                             ;
; AUTO_CASCADE_CHAINS    ; ON        ; AUTO_CASCADE                             ;
; IGNORE_CASCADE_BUFFERS ; OFF       ; IGNORE_CASCADE                           ;
+------------------------+-----------+------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: IO_REGISTER:inst14|LPM_DFF:inst4 ;
+------------------------+-----------+------------------------------------------+
; Parameter Name         ; Value     ; Type                                     ;
+------------------------+-----------+------------------------------------------+
; LPM_WIDTH              ; 8         ; Untyped                                  ;
; LPM_AVALUE             ; 0         ; Untyped                                  ;
; LPM_SVALUE             ; 0         ; Untyped                                  ;
; DEVICE_FAMILY          ; Cyclone V ; Untyped                                  ;
; AUTO_CARRY_CHAINS      ; ON        ; AUTO_CARRY                               ;
; IGNORE_CARRY_BUFFERS   ; OFF       ; IGNORE_CARRY                             ;
; AUTO_CASCADE_CHAINS    ; ON        ; AUTO_CASCADE                             ;
; IGNORE_CASCADE_BUFFERS ; OFF       ; IGNORE_CASCADE                           ;
+------------------------+-----------+------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                                        ;
+-------------------------------------------+-----------------------------------------------------------------------------+
; Name                                      ; Value                                                                       ;
+-------------------------------------------+-----------------------------------------------------------------------------+
; Number of entity instances                ; 6                                                                           ;
; Entity Instance                           ; indexColor:inst7|altsyncram:altsyncram_component                            ;
;     -- OPERATION_MODE                     ; ROM                                                                         ;
;     -- WIDTH_A                            ; 24                                                                          ;
;     -- NUMWORDS_A                         ; 4                                                                           ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                ;
;     -- WIDTH_B                            ; 1                                                                           ;
;     -- NUMWORDS_B                         ; 1                                                                           ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                      ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                        ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                   ;
; Entity Instance                           ; Player:inst|TestBlock:inst22|memImage:inst6|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; ROM                                                                         ;
;     -- WIDTH_A                            ; 2                                                                           ;
;     -- NUMWORDS_A                         ; 512                                                                         ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                ;
;     -- WIDTH_B                            ; 1                                                                           ;
;     -- NUMWORDS_B                         ; 1                                                                           ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                      ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                        ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                   ;
; Entity Instance                           ; Player:inst|TestBlock:inst30|memImage:inst6|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; ROM                                                                         ;
;     -- WIDTH_A                            ; 2                                                                           ;
;     -- NUMWORDS_A                         ; 512                                                                         ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                ;
;     -- WIDTH_B                            ; 1                                                                           ;
;     -- NUMWORDS_B                         ; 1                                                                           ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                      ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                        ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                   ;
; Entity Instance                           ; Player:inst|TestBlock:inst28|memImage:inst6|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; ROM                                                                         ;
;     -- WIDTH_A                            ; 2                                                                           ;
;     -- NUMWORDS_A                         ; 512                                                                         ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                ;
;     -- WIDTH_B                            ; 1                                                                           ;
;     -- NUMWORDS_B                         ; 1                                                                           ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                      ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                        ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                   ;
; Entity Instance                           ; Player:inst|TestBlock:inst34|memImage:inst6|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; ROM                                                                         ;
;     -- WIDTH_A                            ; 2                                                                           ;
;     -- NUMWORDS_A                         ; 512                                                                         ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                ;
;     -- WIDTH_B                            ; 1                                                                           ;
;     -- NUMWORDS_B                         ; 1                                                                           ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                      ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                        ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                   ;
; Entity Instance                           ; memImage:inst6|altsyncram:altsyncram_component                              ;
;     -- OPERATION_MODE                     ; ROM                                                                         ;
;     -- WIDTH_A                            ; 2                                                                           ;
;     -- NUMWORDS_A                         ; 512                                                                         ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                ;
;     -- WIDTH_B                            ; 1                                                                           ;
;     -- NUMWORDS_B                         ; 1                                                                           ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                      ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                        ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                   ;
+-------------------------------------------+-----------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vga:inst2|I2C_AV_Config:u3|I2C_Controller:u0"                                                                                                      ;
+------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                                                                                      ;
+------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; W_R        ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; SD_COUNTER ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; SDO        ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
+------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------+
; Port Connectivity Checks: "vga:inst2|VGA_Audio:u1"    ;
+----------+--------+----------+------------------------+
; Port     ; Type   ; Severity ; Details                ;
+----------+--------+----------+------------------------+
; outclk_1 ; Output ; Info     ; Explicitly unconnected ;
; outclk_2 ; Output ; Info     ; Explicitly unconnected ;
; locked   ; Output ; Info     ; Explicitly unconnected ;
+----------+--------+----------+------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; arriav_ff             ; 228                         ;
;     CLR               ; 17                          ;
;     CLR SCLR          ; 27                          ;
;     ENA               ; 76                          ;
;     ENA CLR           ; 6                           ;
;     ENA CLR SCLR      ; 48                          ;
;     ENA SCLR          ; 11                          ;
;     plain             ; 43                          ;
; arriav_io_obuf        ; 9                           ;
; arriav_lcell_comb     ; 315                         ;
;     arith             ; 123                         ;
;         0 data inputs ; 2                           ;
;         1 data inputs ; 113                         ;
;         2 data inputs ; 8                           ;
;     extend            ; 3                           ;
;         7 data inputs ; 3                           ;
;     normal            ; 189                         ;
;         0 data inputs ; 1                           ;
;         1 data inputs ; 8                           ;
;         2 data inputs ; 11                          ;
;         3 data inputs ; 12                          ;
;         4 data inputs ; 62                          ;
;         5 data inputs ; 46                          ;
;         6 data inputs ; 49                          ;
; boundary_port         ; 116                         ;
; generic_pll           ; 1                           ;
; stratixv_ram_block    ; 34                          ;
;                       ;                             ;
; Max LUT depth         ; 3.00                        ;
; Average LUT depth     ; 1.57                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:00     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition
    Info: Processing started: Wed May 22 19:34:00 2024
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off VGA_Test -c VGA_Test
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 16 of the 16 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file vga/video_sync_generator.v
    Info (12023): Found entity 1: video_sync_generator File: C:/Users/0xpie/Desktop/Cours/2A/Elec/TP2/VGA_Test/VGA/video_sync_generator.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file vga/vga_controller.v
    Info (12023): Found entity 1: vga_controller File: C:/Users/0xpie/Desktop/Cours/2A/Elec/TP2/VGA_Test/VGA/vga_controller.v Line: 6
Info (12021): Found 1 design units, including 1 entities, in source file vga/vga_audio_0002.v
    Info (12023): Found entity 1: VGA_Audio_0002 File: C:/Users/0xpie/Desktop/Cours/2A/Elec/TP2/VGA_Test/VGA/VGA_Audio_0002.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file vga/vga_audio.v
    Info (12023): Found entity 1: VGA_Audio File: C:/Users/0xpie/Desktop/Cours/2A/Elec/TP2/VGA_Test/VGA/VGA_Audio.v Line: 8
Info (12021): Found 1 design units, including 1 entities, in source file vga/vga.v
    Info (12023): Found entity 1: vga File: C:/Users/0xpie/Desktop/Cours/2A/Elec/TP2/VGA_Test/VGA/vga.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file vga/reset_delay.v
    Info (12023): Found entity 1: Reset_Delay File: C:/Users/0xpie/Desktop/Cours/2A/Elec/TP2/VGA_Test/VGA/Reset_Delay.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file vga/i2c_controller.v
    Info (12023): Found entity 1: I2C_Controller File: C:/Users/0xpie/Desktop/Cours/2A/Elec/TP2/VGA_Test/VGA/I2C_Controller.v Line: 42
Info (12021): Found 1 design units, including 1 entities, in source file vga/i2c_av_config.v
    Info (12023): Found entity 1: I2C_AV_Config File: C:/Users/0xpie/Desktop/Cours/2A/Elec/TP2/VGA_Test/VGA/I2C_AV_Config.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file main.bdf
    Info (12023): Found entity 1: Main
Info (12021): Found 1 design units, including 1 entities, in source file memimage.v
    Info (12023): Found entity 1: memImage File: C:/Users/0xpie/Desktop/Cours/2A/Elec/TP2/VGA_Test/memImage.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file indexcolor.v
    Info (12023): Found entity 1: indexColor File: C:/Users/0xpie/Desktop/Cours/2A/Elec/TP2/VGA_Test/indexColor.v Line: 40
Info (12021): Found 2 design units, including 1 entities, in source file hexa7seg.vhd
    Info (12022): Found design unit 1: hexa7seg-a File: C:/Users/0xpie/Desktop/Cours/2A/Elec/TP2/VGA_Test/HEXA7SEG.VHD Line: 15
    Info (12023): Found entity 1: hexa7seg File: C:/Users/0xpie/Desktop/Cours/2A/Elec/TP2/VGA_Test/HEXA7SEG.VHD Line: 8
Info (12021): Found 1 design units, including 1 entities, in source file io_register.bdf
    Info (12023): Found entity 1: IO_REGISTER
Info (12021): Found 1 design units, including 1 entities, in source file player.bdf
    Info (12023): Found entity 1: Player
Info (12021): Found 1 design units, including 1 entities, in source file counter_row.v
    Info (12023): Found entity 1: counter_row File: C:/Users/0xpie/Desktop/Cours/2A/Elec/TP2/VGA_Test/counter_row.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file compare_joystik_row.v
    Info (12023): Found entity 1: compare_joystik_row File: C:/Users/0xpie/Desktop/Cours/2A/Elec/TP2/VGA_Test/compare_joystik_row.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file mux_row.v
    Info (12023): Found entity 1: mux_row File: C:/Users/0xpie/Desktop/Cours/2A/Elec/TP2/VGA_Test/mux_row.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file counter_col.v
    Info (12023): Found entity 1: counter_col File: C:/Users/0xpie/Desktop/Cours/2A/Elec/TP2/VGA_Test/counter_col.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file player_color_const.v
    Info (12023): Found entity 1: player_color_const File: C:/Users/0xpie/Desktop/Cours/2A/Elec/TP2/VGA_Test/player_color_const.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file mux_display.v
    Info (12023): Found entity 1: mux_display File: C:/Users/0xpie/Desktop/Cours/2A/Elec/TP2/VGA_Test/mux_display.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file compare_row.v
    Info (12023): Found entity 1: compare_row File: C:/Users/0xpie/Desktop/Cours/2A/Elec/TP2/VGA_Test/compare_row.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file compare_col.v
    Info (12023): Found entity 1: compare_col File: C:/Users/0xpie/Desktop/Cours/2A/Elec/TP2/VGA_Test/compare_col.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file testblock.bdf
    Info (12023): Found entity 1: TestBlock
Info (12021): Found 1 design units, including 1 entities, in source file compare_color.v
    Info (12023): Found entity 1: compare_color File: C:/Users/0xpie/Desktop/Cours/2A/Elec/TP2/VGA_Test/compare_color.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file addsub_row.v
    Info (12023): Found entity 1: addsub_row File: C:/Users/0xpie/Desktop/Cours/2A/Elec/TP2/VGA_Test/addsub_row.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file addsub_col.v
    Info (12023): Found entity 1: addsub_col File: C:/Users/0xpie/Desktop/Cours/2A/Elec/TP2/VGA_Test/addsub_col.v Line: 39
Info (12127): Elaborating entity "Main" for the top level hierarchy
Warning (275011): Block or symbol "AND2" of instance "inst16" overlaps another block or symbol
Warning (275043): Pin "LCD_RS" is missing source
Warning (275043): Pin "LCD_RW" is missing source
Warning (275043): Pin "LCD_E" is missing source
Warning (275043): Pin "VGA_SYNC_N" is missing source
Warning (275043): Pin "LCD_D[7..0]" is missing source
Warning (275009): Pin "CLOCK2_50" not connected
Warning (275009): Pin "CLOCK3_50" not connected
Warning (275009): Pin "CLOCK4_50" not connected
Warning (275009): Pin "PS2_CLK" not connected
Warning (275009): Pin "PS2_DAT" not connected
Info (12128): Elaborating entity "vga" for hierarchy "vga:inst2"
Info (12128): Elaborating entity "Reset_Delay" for hierarchy "vga:inst2|Reset_Delay:r0" File: C:/Users/0xpie/Desktop/Cours/2A/Elec/TP2/VGA_Test/VGA/vga.v Line: 106
Warning (10230): Verilog HDL assignment warning at Reset_Delay.v(10): truncated value with size 32 to match size of target (20) File: C:/Users/0xpie/Desktop/Cours/2A/Elec/TP2/VGA_Test/VGA/Reset_Delay.v Line: 10
Info (12128): Elaborating entity "VGA_Audio" for hierarchy "vga:inst2|VGA_Audio:u1" File: C:/Users/0xpie/Desktop/Cours/2A/Elec/TP2/VGA_Test/VGA/vga.v Line: 116
Info (12128): Elaborating entity "VGA_Audio_0002" for hierarchy "vga:inst2|VGA_Audio:u1|VGA_Audio_0002:vga_audio_inst" File: C:/Users/0xpie/Desktop/Cours/2A/Elec/TP2/VGA_Test/VGA/VGA_Audio.v Line: 24
Info (12128): Elaborating entity "altera_pll" for hierarchy "vga:inst2|VGA_Audio:u1|VGA_Audio_0002:vga_audio_inst|altera_pll:altera_pll_i" File: C:/Users/0xpie/Desktop/Cours/2A/Elec/TP2/VGA_Test/VGA/VGA_Audio_0002.v Line: 91
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "wire_to_nowhere_64" into its bus
Info (12130): Elaborated megafunction instantiation "vga:inst2|VGA_Audio:u1|VGA_Audio_0002:vga_audio_inst|altera_pll:altera_pll_i" File: C:/Users/0xpie/Desktop/Cours/2A/Elec/TP2/VGA_Test/VGA/VGA_Audio_0002.v Line: 91
Info (12133): Instantiated megafunction "vga:inst2|VGA_Audio:u1|VGA_Audio_0002:vga_audio_inst|altera_pll:altera_pll_i" with the following parameter: File: C:/Users/0xpie/Desktop/Cours/2A/Elec/TP2/VGA_Test/VGA/VGA_Audio_0002.v Line: 91
    Info (12134): Parameter "fractional_vco_multiplier" = "false"
    Info (12134): Parameter "reference_clock_frequency" = "50.0 MHz"
    Info (12134): Parameter "operation_mode" = "normal"
    Info (12134): Parameter "number_of_clocks" = "3"
    Info (12134): Parameter "output_clock_frequency0" = "25.000000 MHz"
    Info (12134): Parameter "phase_shift0" = "0 ps"
    Info (12134): Parameter "duty_cycle0" = "50"
    Info (12134): Parameter "output_clock_frequency1" = "18.000000 MHz"
    Info (12134): Parameter "phase_shift1" = "0 ps"
    Info (12134): Parameter "duty_cycle1" = "50"
    Info (12134): Parameter "output_clock_frequency2" = "25.000000 MHz"
    Info (12134): Parameter "phase_shift2" = "30000 ps"
    Info (12134): Parameter "duty_cycle2" = "50"
    Info (12134): Parameter "output_clock_frequency3" = "0 MHz"
    Info (12134): Parameter "phase_shift3" = "0 ps"
    Info (12134): Parameter "duty_cycle3" = "50"
    Info (12134): Parameter "output_clock_frequency4" = "0 MHz"
    Info (12134): Parameter "phase_shift4" = "0 ps"
    Info (12134): Parameter "duty_cycle4" = "50"
    Info (12134): Parameter "output_clock_frequency5" = "0 MHz"
    Info (12134): Parameter "phase_shift5" = "0 ps"
    Info (12134): Parameter "duty_cycle5" = "50"
    Info (12134): Parameter "output_clock_frequency6" = "0 MHz"
    Info (12134): Parameter "phase_shift6" = "0 ps"
    Info (12134): Parameter "duty_cycle6" = "50"
    Info (12134): Parameter "output_clock_frequency7" = "0 MHz"
    Info (12134): Parameter "phase_shift7" = "0 ps"
    Info (12134): Parameter "duty_cycle7" = "50"
    Info (12134): Parameter "output_clock_frequency8" = "0 MHz"
    Info (12134): Parameter "phase_shift8" = "0 ps"
    Info (12134): Parameter "duty_cycle8" = "50"
    Info (12134): Parameter "output_clock_frequency9" = "0 MHz"
    Info (12134): Parameter "phase_shift9" = "0 ps"
    Info (12134): Parameter "duty_cycle9" = "50"
    Info (12134): Parameter "output_clock_frequency10" = "0 MHz"
    Info (12134): Parameter "phase_shift10" = "0 ps"
    Info (12134): Parameter "duty_cycle10" = "50"
    Info (12134): Parameter "output_clock_frequency11" = "0 MHz"
    Info (12134): Parameter "phase_shift11" = "0 ps"
    Info (12134): Parameter "duty_cycle11" = "50"
    Info (12134): Parameter "output_clock_frequency12" = "0 MHz"
    Info (12134): Parameter "phase_shift12" = "0 ps"
    Info (12134): Parameter "duty_cycle12" = "50"
    Info (12134): Parameter "output_clock_frequency13" = "0 MHz"
    Info (12134): Parameter "phase_shift13" = "0 ps"
    Info (12134): Parameter "duty_cycle13" = "50"
    Info (12134): Parameter "output_clock_frequency14" = "0 MHz"
    Info (12134): Parameter "phase_shift14" = "0 ps"
    Info (12134): Parameter "duty_cycle14" = "50"
    Info (12134): Parameter "output_clock_frequency15" = "0 MHz"
    Info (12134): Parameter "phase_shift15" = "0 ps"
    Info (12134): Parameter "duty_cycle15" = "50"
    Info (12134): Parameter "output_clock_frequency16" = "0 MHz"
    Info (12134): Parameter "phase_shift16" = "0 ps"
    Info (12134): Parameter "duty_cycle16" = "50"
    Info (12134): Parameter "output_clock_frequency17" = "0 MHz"
    Info (12134): Parameter "phase_shift17" = "0 ps"
    Info (12134): Parameter "duty_cycle17" = "50"
    Info (12134): Parameter "pll_type" = "General"
    Info (12134): Parameter "pll_subtype" = "General"
Info (12128): Elaborating entity "vga_controller" for hierarchy "vga:inst2|vga_controller:vga_ins" File: C:/Users/0xpie/Desktop/Cours/2A/Elec/TP2/VGA_Test/VGA/vga.v Line: 134
Warning (10230): Verilog HDL assignment warning at vga_controller.v(80): truncated value with size 32 to match size of target (19) File: C:/Users/0xpie/Desktop/Cours/2A/Elec/TP2/VGA_Test/VGA/vga_controller.v Line: 80
Warning (10230): Verilog HDL assignment warning at vga_controller.v(82): truncated value with size 32 to match size of target (10) File: C:/Users/0xpie/Desktop/Cours/2A/Elec/TP2/VGA_Test/VGA/vga_controller.v Line: 82
Warning (10230): Verilog HDL assignment warning at vga_controller.v(88): truncated value with size 32 to match size of target (9) File: C:/Users/0xpie/Desktop/Cours/2A/Elec/TP2/VGA_Test/VGA/vga_controller.v Line: 88
Warning (10230): Verilog HDL assignment warning at vga_controller.v(91): truncated value with size 10 to match size of target (9) File: C:/Users/0xpie/Desktop/Cours/2A/Elec/TP2/VGA_Test/VGA/vga_controller.v Line: 91
Warning (10230): Verilog HDL assignment warning at vga_controller.v(92): truncated value with size 32 to match size of target (9) File: C:/Users/0xpie/Desktop/Cours/2A/Elec/TP2/VGA_Test/VGA/vga_controller.v Line: 92
Warning (10230): Verilog HDL assignment warning at vga_controller.v(97): truncated value with size 32 to match size of target (10) File: C:/Users/0xpie/Desktop/Cours/2A/Elec/TP2/VGA_Test/VGA/vga_controller.v Line: 97
Warning (10230): Verilog HDL assignment warning at vga_controller.v(101): truncated value with size 32 to match size of target (10) File: C:/Users/0xpie/Desktop/Cours/2A/Elec/TP2/VGA_Test/VGA/vga_controller.v Line: 101
Info (12128): Elaborating entity "video_sync_generator" for hierarchy "vga:inst2|vga_controller:vga_ins|video_sync_generator:LTM_ins" File: C:/Users/0xpie/Desktop/Cours/2A/Elec/TP2/VGA_Test/VGA/vga_controller.v Line: 55
Warning (10230): Verilog HDL assignment warning at video_sync_generator.v(77): truncated value with size 32 to match size of target (10) File: C:/Users/0xpie/Desktop/Cours/2A/Elec/TP2/VGA_Test/VGA/video_sync_generator.v Line: 77
Warning (10230): Verilog HDL assignment warning at video_sync_generator.v(80): truncated value with size 32 to match size of target (11) File: C:/Users/0xpie/Desktop/Cours/2A/Elec/TP2/VGA_Test/VGA/video_sync_generator.v Line: 80
Info (12128): Elaborating entity "I2C_AV_Config" for hierarchy "vga:inst2|I2C_AV_Config:u3" File: C:/Users/0xpie/Desktop/Cours/2A/Elec/TP2/VGA_Test/VGA/vga.v Line: 142
Warning (10230): Verilog HDL assignment warning at I2C_AV_Config.v(55): truncated value with size 32 to match size of target (16) File: C:/Users/0xpie/Desktop/Cours/2A/Elec/TP2/VGA_Test/VGA/I2C_AV_Config.v Line: 55
Warning (10230): Verilog HDL assignment warning at I2C_AV_Config.v(106): truncated value with size 32 to match size of target (6) File: C:/Users/0xpie/Desktop/Cours/2A/Elec/TP2/VGA_Test/VGA/I2C_AV_Config.v Line: 106
Info (12128): Elaborating entity "I2C_Controller" for hierarchy "vga:inst2|I2C_AV_Config:u3|I2C_Controller:u0" File: C:/Users/0xpie/Desktop/Cours/2A/Elec/TP2/VGA_Test/VGA/I2C_AV_Config.v Line: 71
Warning (10230): Verilog HDL assignment warning at I2C_Controller.v(78): truncated value with size 32 to match size of target (1) File: C:/Users/0xpie/Desktop/Cours/2A/Elec/TP2/VGA_Test/VGA/I2C_Controller.v Line: 78
Warning (10230): Verilog HDL assignment warning at I2C_Controller.v(77): truncated value with size 32 to match size of target (1) File: C:/Users/0xpie/Desktop/Cours/2A/Elec/TP2/VGA_Test/VGA/I2C_Controller.v Line: 77
Warning (10230): Verilog HDL assignment warning at I2C_Controller.v(90): truncated value with size 32 to match size of target (6) File: C:/Users/0xpie/Desktop/Cours/2A/Elec/TP2/VGA_Test/VGA/I2C_Controller.v Line: 90
Info (12128): Elaborating entity "indexColor" for hierarchy "indexColor:inst7"
Info (12128): Elaborating entity "altsyncram" for hierarchy "indexColor:inst7|altsyncram:altsyncram_component" File: C:/Users/0xpie/Desktop/Cours/2A/Elec/TP2/VGA_Test/indexColor.v Line: 82
Info (12130): Elaborated megafunction instantiation "indexColor:inst7|altsyncram:altsyncram_component" File: C:/Users/0xpie/Desktop/Cours/2A/Elec/TP2/VGA_Test/indexColor.v Line: 82
Info (12133): Instantiated megafunction "indexColor:inst7|altsyncram:altsyncram_component" with the following parameter: File: C:/Users/0xpie/Desktop/Cours/2A/Elec/TP2/VGA_Test/indexColor.v Line: 82
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "indexColor.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "4"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "widthad_a" = "2"
    Info (12134): Parameter "width_a" = "24"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_rgg1.tdf
    Info (12023): Found entity 1: altsyncram_rgg1 File: C:/Users/0xpie/Desktop/Cours/2A/Elec/TP2/VGA_Test/db/altsyncram_rgg1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_rgg1" for hierarchy "indexColor:inst7|altsyncram:altsyncram_component|altsyncram_rgg1:auto_generated" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "mux_display" for hierarchy "mux_display:inst1"
Info (12128): Elaborating entity "lpm_mux" for hierarchy "mux_display:inst1|lpm_mux:LPM_MUX_component" File: C:/Users/0xpie/Desktop/Cours/2A/Elec/TP2/VGA_Test/mux_display.v Line: 68
Info (12130): Elaborated megafunction instantiation "mux_display:inst1|lpm_mux:LPM_MUX_component" File: C:/Users/0xpie/Desktop/Cours/2A/Elec/TP2/VGA_Test/mux_display.v Line: 68
Info (12133): Instantiated megafunction "mux_display:inst1|lpm_mux:LPM_MUX_component" with the following parameter: File: C:/Users/0xpie/Desktop/Cours/2A/Elec/TP2/VGA_Test/mux_display.v Line: 68
    Info (12134): Parameter "lpm_size" = "2"
    Info (12134): Parameter "lpm_type" = "LPM_MUX"
    Info (12134): Parameter "lpm_width" = "2"
    Info (12134): Parameter "lpm_widths" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_qjc.tdf
    Info (12023): Found entity 1: mux_qjc File: C:/Users/0xpie/Desktop/Cours/2A/Elec/TP2/VGA_Test/db/mux_qjc.tdf Line: 22
Info (12128): Elaborating entity "mux_qjc" for hierarchy "mux_display:inst1|lpm_mux:LPM_MUX_component|mux_qjc:auto_generated" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mux.tdf Line: 86
Info (12128): Elaborating entity "compare_row" for hierarchy "compare_row:inst18"
Info (12128): Elaborating entity "lpm_compare" for hierarchy "compare_row:inst18|lpm_compare:LPM_COMPARE_component" File: C:/Users/0xpie/Desktop/Cours/2A/Elec/TP2/VGA_Test/compare_row.v Line: 62
Info (12130): Elaborated megafunction instantiation "compare_row:inst18|lpm_compare:LPM_COMPARE_component" File: C:/Users/0xpie/Desktop/Cours/2A/Elec/TP2/VGA_Test/compare_row.v Line: 62
Info (12133): Instantiated megafunction "compare_row:inst18|lpm_compare:LPM_COMPARE_component" with the following parameter: File: C:/Users/0xpie/Desktop/Cours/2A/Elec/TP2/VGA_Test/compare_row.v Line: 62
    Info (12134): Parameter "lpm_representation" = "UNSIGNED"
    Info (12134): Parameter "lpm_type" = "LPM_COMPARE"
    Info (12134): Parameter "lpm_width" = "4"
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_deg.tdf
    Info (12023): Found entity 1: cmpr_deg File: C:/Users/0xpie/Desktop/Cours/2A/Elec/TP2/VGA_Test/db/cmpr_deg.tdf Line: 22
Info (12128): Elaborating entity "cmpr_deg" for hierarchy "compare_row:inst18|lpm_compare:LPM_COMPARE_component|cmpr_deg:auto_generated" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_compare.tdf Line: 280
Info (12128): Elaborating entity "Player" for hierarchy "Player:inst"
Info (12128): Elaborating entity "TestBlock" for hierarchy "Player:inst|TestBlock:inst22"
Warning (275043): Pin "COLOR[1..0]" is missing source
Info (12128): Elaborating entity "compare_color" for hierarchy "Player:inst|TestBlock:inst22|compare_color:inst"
Info (12128): Elaborating entity "lpm_compare" for hierarchy "Player:inst|TestBlock:inst22|compare_color:inst|lpm_compare:LPM_COMPARE_component" File: C:/Users/0xpie/Desktop/Cours/2A/Elec/TP2/VGA_Test/compare_color.v Line: 61
Info (12130): Elaborated megafunction instantiation "Player:inst|TestBlock:inst22|compare_color:inst|lpm_compare:LPM_COMPARE_component" File: C:/Users/0xpie/Desktop/Cours/2A/Elec/TP2/VGA_Test/compare_color.v Line: 61
Info (12133): Instantiated megafunction "Player:inst|TestBlock:inst22|compare_color:inst|lpm_compare:LPM_COMPARE_component" with the following parameter: File: C:/Users/0xpie/Desktop/Cours/2A/Elec/TP2/VGA_Test/compare_color.v Line: 61
    Info (12134): Parameter "lpm_hint" = "ONE_INPUT_IS_CONSTANT=YES"
    Info (12134): Parameter "lpm_representation" = "UNSIGNED"
    Info (12134): Parameter "lpm_type" = "LPM_COMPARE"
    Info (12134): Parameter "lpm_width" = "2"
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_i4j.tdf
    Info (12023): Found entity 1: cmpr_i4j File: C:/Users/0xpie/Desktop/Cours/2A/Elec/TP2/VGA_Test/db/cmpr_i4j.tdf Line: 22
Info (12128): Elaborating entity "cmpr_i4j" for hierarchy "Player:inst|TestBlock:inst22|compare_color:inst|lpm_compare:LPM_COMPARE_component|cmpr_i4j:auto_generated" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_compare.tdf Line: 280
Info (12128): Elaborating entity "memImage" for hierarchy "Player:inst|TestBlock:inst22|memImage:inst6"
Info (12128): Elaborating entity "altsyncram" for hierarchy "Player:inst|TestBlock:inst22|memImage:inst6|altsyncram:altsyncram_component" File: C:/Users/0xpie/Desktop/Cours/2A/Elec/TP2/VGA_Test/memImage.v Line: 82
Info (12130): Elaborated megafunction instantiation "Player:inst|TestBlock:inst22|memImage:inst6|altsyncram:altsyncram_component" File: C:/Users/0xpie/Desktop/Cours/2A/Elec/TP2/VGA_Test/memImage.v Line: 82
Info (12133): Instantiated megafunction "Player:inst|TestBlock:inst22|memImage:inst6|altsyncram:altsyncram_component" with the following parameter: File: C:/Users/0xpie/Desktop/Cours/2A/Elec/TP2/VGA_Test/memImage.v Line: 82
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "memImage.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "512"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "widthad_a" = "9"
    Info (12134): Parameter "width_a" = "2"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_tag1.tdf
    Info (12023): Found entity 1: altsyncram_tag1 File: C:/Users/0xpie/Desktop/Cours/2A/Elec/TP2/VGA_Test/db/altsyncram_tag1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_tag1" for hierarchy "Player:inst|TestBlock:inst22|memImage:inst6|altsyncram:altsyncram_component|altsyncram_tag1:auto_generated" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "counter_col" for hierarchy "Player:inst|counter_col:inst20"
Info (12128): Elaborating entity "lpm_counter" for hierarchy "Player:inst|counter_col:inst20|lpm_counter:LPM_COUNTER_component" File: C:/Users/0xpie/Desktop/Cours/2A/Elec/TP2/VGA_Test/counter_col.v Line: 66
Info (12130): Elaborated megafunction instantiation "Player:inst|counter_col:inst20|lpm_counter:LPM_COUNTER_component" File: C:/Users/0xpie/Desktop/Cours/2A/Elec/TP2/VGA_Test/counter_col.v Line: 66
Info (12133): Instantiated megafunction "Player:inst|counter_col:inst20|lpm_counter:LPM_COUNTER_component" with the following parameter: File: C:/Users/0xpie/Desktop/Cours/2A/Elec/TP2/VGA_Test/counter_col.v Line: 66
    Info (12134): Parameter "lpm_direction" = "UNUSED"
    Info (12134): Parameter "lpm_port_updown" = "PORT_USED"
    Info (12134): Parameter "lpm_type" = "LPM_COUNTER"
    Info (12134): Parameter "lpm_width" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_89g.tdf
    Info (12023): Found entity 1: cntr_89g File: C:/Users/0xpie/Desktop/Cours/2A/Elec/TP2/VGA_Test/db/cntr_89g.tdf Line: 25
Info (12128): Elaborating entity "cntr_89g" for hierarchy "Player:inst|counter_col:inst20|lpm_counter:LPM_COUNTER_component|cntr_89g:auto_generated" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_counter.tdf Line: 258
Info (12128): Elaborating entity "mux_row" for hierarchy "Player:inst|mux_row:inst6"
Info (12128): Elaborating entity "lpm_mux" for hierarchy "Player:inst|mux_row:inst6|lpm_mux:LPM_MUX_component" File: C:/Users/0xpie/Desktop/Cours/2A/Elec/TP2/VGA_Test/mux_row.v Line: 76
Info (12130): Elaborated megafunction instantiation "Player:inst|mux_row:inst6|lpm_mux:LPM_MUX_component" File: C:/Users/0xpie/Desktop/Cours/2A/Elec/TP2/VGA_Test/mux_row.v Line: 76
Info (12133): Instantiated megafunction "Player:inst|mux_row:inst6|lpm_mux:LPM_MUX_component" with the following parameter: File: C:/Users/0xpie/Desktop/Cours/2A/Elec/TP2/VGA_Test/mux_row.v Line: 76
    Info (12134): Parameter "lpm_size" = "5"
    Info (12134): Parameter "lpm_type" = "LPM_MUX"
    Info (12134): Parameter "lpm_width" = "1"
    Info (12134): Parameter "lpm_widths" = "3"
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_ujc.tdf
    Info (12023): Found entity 1: mux_ujc File: C:/Users/0xpie/Desktop/Cours/2A/Elec/TP2/VGA_Test/db/mux_ujc.tdf Line: 22
Info (12128): Elaborating entity "mux_ujc" for hierarchy "Player:inst|mux_row:inst6|lpm_mux:LPM_MUX_component|mux_ujc:auto_generated" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mux.tdf Line: 86
Info (12128): Elaborating entity "addsub_col" for hierarchy "Player:inst|addsub_col:inst31"
Info (12128): Elaborating entity "lpm_add_sub" for hierarchy "Player:inst|addsub_col:inst31|lpm_add_sub:LPM_ADD_SUB_component" File: C:/Users/0xpie/Desktop/Cours/2A/Elec/TP2/VGA_Test/addsub_col.v Line: 66
Info (12130): Elaborated megafunction instantiation "Player:inst|addsub_col:inst31|lpm_add_sub:LPM_ADD_SUB_component" File: C:/Users/0xpie/Desktop/Cours/2A/Elec/TP2/VGA_Test/addsub_col.v Line: 66
Info (12133): Instantiated megafunction "Player:inst|addsub_col:inst31|lpm_add_sub:LPM_ADD_SUB_component" with the following parameter: File: C:/Users/0xpie/Desktop/Cours/2A/Elec/TP2/VGA_Test/addsub_col.v Line: 66
    Info (12134): Parameter "lpm_direction" = "UNUSED"
    Info (12134): Parameter "lpm_hint" = "ONE_INPUT_IS_CONSTANT=YES,CIN_USED=NO"
    Info (12134): Parameter "lpm_representation" = "UNSIGNED"
    Info (12134): Parameter "lpm_type" = "LPM_ADD_SUB"
    Info (12134): Parameter "lpm_width" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_0jg.tdf
    Info (12023): Found entity 1: add_sub_0jg File: C:/Users/0xpie/Desktop/Cours/2A/Elec/TP2/VGA_Test/db/add_sub_0jg.tdf Line: 25
Info (12128): Elaborating entity "add_sub_0jg" for hierarchy "Player:inst|addsub_col:inst31|lpm_add_sub:LPM_ADD_SUB_component|add_sub_0jg:auto_generated" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_add_sub.tdf Line: 118
Info (12128): Elaborating entity "counter_row" for hierarchy "Player:inst|counter_row:inst"
Info (12128): Elaborating entity "lpm_counter" for hierarchy "Player:inst|counter_row:inst|lpm_counter:LPM_COUNTER_component" File: C:/Users/0xpie/Desktop/Cours/2A/Elec/TP2/VGA_Test/counter_row.v Line: 66
Info (12130): Elaborated megafunction instantiation "Player:inst|counter_row:inst|lpm_counter:LPM_COUNTER_component" File: C:/Users/0xpie/Desktop/Cours/2A/Elec/TP2/VGA_Test/counter_row.v Line: 66
Info (12133): Instantiated megafunction "Player:inst|counter_row:inst|lpm_counter:LPM_COUNTER_component" with the following parameter: File: C:/Users/0xpie/Desktop/Cours/2A/Elec/TP2/VGA_Test/counter_row.v Line: 66
    Info (12134): Parameter "lpm_direction" = "UNUSED"
    Info (12134): Parameter "lpm_port_updown" = "PORT_USED"
    Info (12134): Parameter "lpm_type" = "LPM_COUNTER"
    Info (12134): Parameter "lpm_width" = "4"
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_79g.tdf
    Info (12023): Found entity 1: cntr_79g File: C:/Users/0xpie/Desktop/Cours/2A/Elec/TP2/VGA_Test/db/cntr_79g.tdf Line: 25
Info (12128): Elaborating entity "cntr_79g" for hierarchy "Player:inst|counter_row:inst|lpm_counter:LPM_COUNTER_component|cntr_79g:auto_generated" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_counter.tdf Line: 258
Info (12128): Elaborating entity "addsub_row" for hierarchy "Player:inst|addsub_row:inst26"
Info (12128): Elaborating entity "lpm_add_sub" for hierarchy "Player:inst|addsub_row:inst26|lpm_add_sub:LPM_ADD_SUB_component" File: C:/Users/0xpie/Desktop/Cours/2A/Elec/TP2/VGA_Test/addsub_row.v Line: 66
Info (12130): Elaborated megafunction instantiation "Player:inst|addsub_row:inst26|lpm_add_sub:LPM_ADD_SUB_component" File: C:/Users/0xpie/Desktop/Cours/2A/Elec/TP2/VGA_Test/addsub_row.v Line: 66
Info (12133): Instantiated megafunction "Player:inst|addsub_row:inst26|lpm_add_sub:LPM_ADD_SUB_component" with the following parameter: File: C:/Users/0xpie/Desktop/Cours/2A/Elec/TP2/VGA_Test/addsub_row.v Line: 66
    Info (12134): Parameter "lpm_direction" = "UNUSED"
    Info (12134): Parameter "lpm_hint" = "ONE_INPUT_IS_CONSTANT=YES,CIN_USED=NO"
    Info (12134): Parameter "lpm_representation" = "UNSIGNED"
    Info (12134): Parameter "lpm_type" = "LPM_ADD_SUB"
    Info (12134): Parameter "lpm_width" = "4"
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_vig.tdf
    Info (12023): Found entity 1: add_sub_vig File: C:/Users/0xpie/Desktop/Cours/2A/Elec/TP2/VGA_Test/db/add_sub_vig.tdf Line: 25
Info (12128): Elaborating entity "add_sub_vig" for hierarchy "Player:inst|addsub_row:inst26|lpm_add_sub:LPM_ADD_SUB_component|add_sub_vig:auto_generated" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_add_sub.tdf Line: 118
Info (12128): Elaborating entity "IO_REGISTER" for hierarchy "IO_REGISTER:inst11"
Info (12128): Elaborating entity "LPM_DFF" for hierarchy "IO_REGISTER:inst11|LPM_DFF:inst4"
Info (12130): Elaborated megafunction instantiation "IO_REGISTER:inst11|LPM_DFF:inst4"
Info (12133): Instantiated megafunction "IO_REGISTER:inst11|LPM_DFF:inst4" with the following parameter:
    Info (12134): Parameter "LPM_WIDTH" = "8"
Info (12128): Elaborating entity "LPM_DECODE" for hierarchy "LPM_DECODE:inst20"
Info (12130): Elaborated megafunction instantiation "LPM_DECODE:inst20"
Info (12133): Instantiated megafunction "LPM_DECODE:inst20" with the following parameter:
    Info (12134): Parameter "LPM_DECODES" = "4"
    Info (12134): Parameter "LPM_WIDTH" = "2"
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_r3f.tdf
    Info (12023): Found entity 1: decode_r3f File: C:/Users/0xpie/Desktop/Cours/2A/Elec/TP2/VGA_Test/db/decode_r3f.tdf Line: 22
Info (12128): Elaborating entity "decode_r3f" for hierarchy "LPM_DECODE:inst20|decode_r3f:auto_generated" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_decode.tdf Line: 76
Info (12128): Elaborating entity "compare_col" for hierarchy "compare_col:inst24"
Info (12128): Elaborating entity "lpm_compare" for hierarchy "compare_col:inst24|lpm_compare:LPM_COMPARE_component" File: C:/Users/0xpie/Desktop/Cours/2A/Elec/TP2/VGA_Test/compare_col.v Line: 62
Info (12130): Elaborated megafunction instantiation "compare_col:inst24|lpm_compare:LPM_COMPARE_component" File: C:/Users/0xpie/Desktop/Cours/2A/Elec/TP2/VGA_Test/compare_col.v Line: 62
Info (12133): Instantiated megafunction "compare_col:inst24|lpm_compare:LPM_COMPARE_component" with the following parameter: File: C:/Users/0xpie/Desktop/Cours/2A/Elec/TP2/VGA_Test/compare_col.v Line: 62
    Info (12134): Parameter "lpm_representation" = "UNSIGNED"
    Info (12134): Parameter "lpm_type" = "LPM_COMPARE"
    Info (12134): Parameter "lpm_width" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_eeg.tdf
    Info (12023): Found entity 1: cmpr_eeg File: C:/Users/0xpie/Desktop/Cours/2A/Elec/TP2/VGA_Test/db/cmpr_eeg.tdf Line: 22
Info (12128): Elaborating entity "cmpr_eeg" for hierarchy "compare_col:inst24|lpm_compare:LPM_COMPARE_component|cmpr_eeg:auto_generated" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_compare.tdf Line: 280
Info (12128): Elaborating entity "player_color_const" for hierarchy "player_color_const:inst3"
Info (12128): Elaborating entity "lpm_constant" for hierarchy "player_color_const:inst3|lpm_constant:LPM_CONSTANT_component" File: C:/Users/0xpie/Desktop/Cours/2A/Elec/TP2/VGA_Test/player_color_const.v Line: 48
Info (12130): Elaborated megafunction instantiation "player_color_const:inst3|lpm_constant:LPM_CONSTANT_component" File: C:/Users/0xpie/Desktop/Cours/2A/Elec/TP2/VGA_Test/player_color_const.v Line: 48
Info (12133): Instantiated megafunction "player_color_const:inst3|lpm_constant:LPM_CONSTANT_component" with the following parameter: File: C:/Users/0xpie/Desktop/Cours/2A/Elec/TP2/VGA_Test/player_color_const.v Line: 48
    Info (12134): Parameter "lpm_cvalue" = "3"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "LPM_CONSTANT"
    Info (12134): Parameter "lpm_width" = "2"
Info (12128): Elaborating entity "hexa7seg" for hierarchy "hexa7seg:inst21"
Warning (14284): Synthesized away the following node(s):
    Warning (14285): Synthesized away the following PLL node(s):
        Warning (14320): Synthesized away node "vga:inst2|VGA_Audio:u1|VGA_Audio_0002:vga_audio_inst|altera_pll:altera_pll_i|outclk_wire[1]" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_pll.v Line: 748
        Warning (14320): Synthesized away node "vga:inst2|VGA_Audio:u1|VGA_Audio_0002:vga_audio_inst|altera_pll:altera_pll_i|outclk_wire[2]" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_pll.v Line: 748
Info (13014): Ignored 45 buffer(s)
    Info (13019): Ignored 45 SOFT buffer(s)
Warning (12241): 1 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Warning (13034): The following nodes have both tri-state and non-tri-state drivers
    Warning (13035): Inserted always-enabled tri-state buffer between "FPGA_I2C_SCLK" and its non-tri-state driver.
Warning (13027): Removed fan-outs from the following always-disabled I/O buffers
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "vga:inst2|FPGA_I2C_SCLK" to the node "FPGA_I2C_SCLK" File: C:/Users/0xpie/Desktop/Cours/2A/Elec/TP2/VGA_Test/VGA/vga.v Line: 53
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "vga:inst2|FPGA_I2C_SDAT" to the node "FPGA_I2C_SDAT" File: C:/Users/0xpie/Desktop/Cours/2A/Elec/TP2/VGA_Test/VGA/vga.v Line: 54
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "LCD_RS" is stuck at GND
    Warning (13410): Pin "LCD_RW" is stuck at GND
    Warning (13410): Pin "LCD_E" is stuck at GND
    Warning (13410): Pin "VGA_SYNC_N" is stuck at GND
    Warning (13410): Pin "LCD_D[7]" is stuck at GND
    Warning (13410): Pin "LCD_D[6]" is stuck at GND
    Warning (13410): Pin "LCD_D[5]" is stuck at GND
    Warning (13410): Pin "LCD_D[4]" is stuck at GND
    Warning (13410): Pin "LCD_D[3]" is stuck at GND
    Warning (13410): Pin "LCD_D[2]" is stuck at GND
    Warning (13410): Pin "LCD_D[1]" is stuck at GND
    Warning (13410): Pin "LCD_D[0]" is stuck at GND
    Warning (13410): Pin "LEDR[9]" is stuck at GND
    Warning (13410): Pin "LEDR[8]" is stuck at GND
    Warning (13410): Pin "LEDR[7]" is stuck at GND
    Warning (13410): Pin "LEDR[6]" is stuck at GND
    Warning (13410): Pin "LEDR[5]" is stuck at GND
    Warning (13410): Pin "LEDR[4]" is stuck at GND
    Warning (13410): Pin "LEDR[3]" is stuck at GND
    Warning (13410): Pin "LEDR[2]" is stuck at GND
    Warning (13410): Pin "LEDR[1]" is stuck at GND
    Warning (13410): Pin "LEDR[0]" is stuck at GND
Info (286030): Timing-Driven Synthesis is running
Info (17049): 12 registers lost all their fanouts during netlist optimizations.
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 5 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 5 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "CLOCK2_50"
    Warning (15610): No output dependent on input pin "CLOCK3_50"
    Warning (15610): No output dependent on input pin "CLOCK4_50"
    Warning (15610): No output dependent on input pin "PS2_CLK"
    Warning (15610): No output dependent on input pin "PS2_DAT"
Info (21057): Implemented 538 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 12 input pins
    Info (21059): Implemented 95 output pins
    Info (21060): Implemented 9 bidirectional pins
    Info (21061): Implemented 387 logic cells
    Info (21064): Implemented 34 RAM segments
    Info (21065): Implemented 1 PLLs
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 67 warnings
    Info: Peak virtual memory: 4948 megabytes
    Info: Processing ended: Wed May 22 19:34:13 2024
    Info: Elapsed time: 00:00:13
    Info: Total CPU time (on all processors): 00:00:11


