
module ip (
	clk_clk,
	pll_0_outclk12288mhz_clk,
	pll_0_outclk2592mhz_clk,
	reset_reset_n);	

	input		clk_clk;
	output		pll_0_outclk12288mhz_clk;
	output		pll_0_outclk2592mhz_clk;
	input		reset_reset_n;
endmodule
