Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2024.1 (lin64) Build 5076996 Wed May 22 18:36:09 MDT 2024
| Date              : Sat Jan 25 15:14:04 2025
| Host              : rdsrv413 running 64-bit Ubuntu 20.04.6 LTS
| Command           : report_timing_summary -file ./report/Topo2A_AD_proj_timing_synth.rpt
| Design            : bd_0_wrapper
| Device            : xcvu9p-flga2104
| Speed File        : -2  PRODUCTION 1.28 03-30-2022
| Design State      : Synthesized
| Temperature Grade : E
--------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

No report available as report_methodology has not been run prior. Run report_methodology on the current design for the summary of methodology violations.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (1410)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (1410)
---------------------------------------
 There are 1410 input ports with partial input delay specified. (HIGH)


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     11.770        0.000                      0                   59           NA           NA                     NA                   NA           NA           NA                      NA                    NA  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group        From Clock        To Clock              WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------        ----------        --------              -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**default**       input port clock                         11.770        0.000                      0                   59                                                                        


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
Path Group:  **default**
From Clock:  input port clock
  To Clock:  

Setup :            0  Failing Endpoints,  Worst Slack       11.770ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             11.770ns  (required time - arrival time)
  Source:                 in_met_pt_0[1]
                            (input port)
  Destination:            layer9_out_2[11]
  Path Group:             **default**
  Path Type:              Max at Slow Process Corner
  Requirement:            25.000ns  (MaxDelay Path 25.000ns)
  Data Path Delay:        13.230ns  (logic 4.386ns (33.152%)  route 8.844ns (66.848%))
  Logic Levels:           58  (CARRY8=24 LUT1=2 LUT2=8 LUT3=10 LUT4=7 LUT5=1 LUT6=6)
  Output Delay:           0.000ns
  Timing Exception:       MaxDelay Path 25.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  in_met_pt_0[1] (IN)
                         net (fo=127, unset)          0.000     0.000    bd_0_i/hls_inst/inst/in_met_pt_0[1]
                         LUT2 (Prop_LUT2_I0_O)        0.099     0.099 r  bd_0_i/hls_inst/inst/icmp_ln45_23_fu_962_p2_carry_i_1904/O
                         net (fo=1, unplaced)         0.242     0.341    bd_0_i/hls_inst/inst/icmp_ln45_23_fu_962_p2_carry_i_1904_n_0
                         CARRY8 (Prop_CARRY8_DI[2]_O[4])
                                                      0.150     0.491 r  bd_0_i/hls_inst/inst/mul_19s_7s_26_1_1_U230/icmp_ln45_23_fu_962_p2_carry_i_1326/O[4]
                         net (fo=4, unplaced)         0.217     0.708    bd_0_i/hls_inst/inst/mul_19s_7s_26_1_1_U230/icmp_ln45_23_fu_962_p2_carry_i_1326_n_11
                         LUT3 (Prop_LUT3_I0_O)        0.068     0.776 r  bd_0_i/hls_inst/inst/icmp_ln45_23_fu_962_p2_carry_i_1838/O
                         net (fo=1, unplaced)         0.242     1.018    bd_0_i/hls_inst/inst/icmp_ln45_23_fu_962_p2_carry_i_1838_n_0
                         CARRY8 (Prop_CARRY8_DI[2]_O[5])
                                                      0.185     1.203 r  bd_0_i/hls_inst/inst/mul_19s_7s_26_1_1_U230/icmp_ln45_23_fu_962_p2_carry_i_1318/O[5]
                         net (fo=2, unplaced)         0.171     1.374    bd_0_i/hls_inst/inst/call_ret5_dense_latency_ap_ufixed_15_0_4_0_0_ap_fixed_12_4_5_3_0_config8_s_fu_580/mul_15ns_6s_21_1_1_U555/icmp_ln45_23_fu_962_p2_carry__0_i_89_1[6]
                         LUT3 (Prop_LUT3_I0_O)        0.053     1.427 r  bd_0_i/hls_inst/inst/call_ret5_dense_latency_ap_ufixed_15_0_4_0_0_ap_fixed_12_4_5_3_0_config8_s_fu_580/mul_15ns_6s_21_1_1_U555/icmp_ln45_23_fu_962_p2_carry_i_724/O
                         net (fo=2, unplaced)         0.197     1.624    bd_0_i/hls_inst/inst/call_ret5_dense_latency_ap_ufixed_15_0_4_0_0_ap_fixed_12_4_5_3_0_config8_s_fu_580/mul_15ns_6s_21_1_1_U555/icmp_ln45_23_fu_962_p2_carry_i_724_n_0
                         LUT4 (Prop_LUT4_I3_O)        0.039     1.663 r  bd_0_i/hls_inst/inst/call_ret5_dense_latency_ap_ufixed_15_0_4_0_0_ap_fixed_12_4_5_3_0_config8_s_fu_580/mul_15ns_6s_21_1_1_U555/icmp_ln45_23_fu_962_p2_carry_i_731/O
                         net (fo=1, unplaced)         0.022     1.685    bd_0_i/hls_inst/inst/call_ret5_dense_latency_ap_ufixed_15_0_4_0_0_ap_fixed_12_4_5_3_0_config8_s_fu_580/mul_15ns_6s_21_1_1_U555/icmp_ln45_23_fu_962_p2_carry_i_731_n_0
                         CARRY8 (Prop_CARRY8_S[7]_CO[7])
                                                      0.124     1.809 r  bd_0_i/hls_inst/inst/call_ret5_dense_latency_ap_ufixed_15_0_4_0_0_ap_fixed_12_4_5_3_0_config8_s_fu_580/mul_15ns_6s_21_1_1_U555/icmp_ln45_23_fu_962_p2_carry_i_460/CO[7]
                         net (fo=1, unplaced)         0.005     1.814    bd_0_i/hls_inst/inst/call_ret2_relu_ap_fixed_19_11_5_3_0_ap_ufixed_15_0_4_0_0_relu_config4_s_fu_468/icmp_ln45_23_fu_962_p2_carry_i_205_1[0]
                         CARRY8 (Prop_CARRY8_CI_O[0])
                                                      0.056     1.870 r  bd_0_i/hls_inst/inst/call_ret2_relu_ap_fixed_19_11_5_3_0_ap_ufixed_15_0_4_0_0_relu_config4_s_fu_468/icmp_ln45_23_fu_962_p2_carry_i_457/O[0]
                         net (fo=2, unplaced)         0.197     2.067    bd_0_i/hls_inst/inst/call_ret2_relu_ap_fixed_19_11_5_3_0_ap_ufixed_15_0_4_0_0_relu_config4_s_fu_468/icmp_ln45_23_fu_962_p2_carry_i_457_n_15
                         LUT3 (Prop_LUT3_I0_O)        0.038     2.105 r  bd_0_i/hls_inst/inst/call_ret2_relu_ap_fixed_19_11_5_3_0_ap_ufixed_15_0_4_0_0_relu_config4_s_fu_468/icmp_ln45_23_fu_962_p2_carry_i_205/O
                         net (fo=2, unplaced)         0.197     2.302    bd_0_i/hls_inst/inst/call_ret2_relu_ap_fixed_19_11_5_3_0_ap_ufixed_15_0_4_0_0_relu_config4_s_fu_468/icmp_ln45_23_fu_962_p2_carry_i_205_n_0
                         LUT4 (Prop_LUT4_I3_O)        0.037     2.339 r  bd_0_i/hls_inst/inst/call_ret2_relu_ap_fixed_19_11_5_3_0_ap_ufixed_15_0_4_0_0_relu_config4_s_fu_468/icmp_ln45_23_fu_962_p2_carry_i_213/O
                         net (fo=1, unplaced)         0.023     2.362    bd_0_i/hls_inst/inst/call_ret2_relu_ap_fixed_19_11_5_3_0_ap_ufixed_15_0_4_0_0_relu_config4_s_fu_468/icmp_ln45_23_fu_962_p2_carry_i_213_n_0
                         CARRY8 (Prop_CARRY8_S[1]_O[2])
                                                      0.117     2.479 r  bd_0_i/hls_inst/inst/call_ret2_relu_ap_fixed_19_11_5_3_0_ap_ufixed_15_0_4_0_0_relu_config4_s_fu_468/icmp_ln45_23_fu_962_p2_carry_i_151/O[2]
                         net (fo=2, unplaced)         0.201     2.680    bd_0_i/hls_inst/inst/call_ret2_relu_ap_fixed_19_11_5_3_0_ap_ufixed_15_0_4_0_0_relu_config4_s_fu_468/icmp_ln45_23_fu_962_p2_carry_i_151_n_13
                         LUT3 (Prop_LUT3_I2_O)        0.038     2.718 r  bd_0_i/hls_inst/inst/call_ret2_relu_ap_fixed_19_11_5_3_0_ap_ufixed_15_0_4_0_0_relu_config4_s_fu_468/icmp_ln45_23_fu_962_p2_carry_i_60/O
                         net (fo=2, unplaced)         0.197     2.915    bd_0_i/hls_inst/inst/call_ret2_relu_ap_fixed_19_11_5_3_0_ap_ufixed_15_0_4_0_0_relu_config4_s_fu_468/icmp_ln45_23_fu_962_p2_carry_i_60_n_0
                         LUT4 (Prop_LUT4_I3_O)        0.037     2.952 r  bd_0_i/hls_inst/inst/call_ret2_relu_ap_fixed_19_11_5_3_0_ap_ufixed_15_0_4_0_0_relu_config4_s_fu_468/icmp_ln45_23_fu_962_p2_carry_i_68/O
                         net (fo=1, unplaced)         0.032     2.984    bd_0_i/hls_inst/inst/call_ret2_relu_ap_fixed_19_11_5_3_0_ap_ufixed_15_0_4_0_0_relu_config4_s_fu_468/icmp_ln45_23_fu_962_p2_carry_i_68_n_0
                         CARRY8 (Prop_CARRY8_S[3]_O[4])
                                                      0.149     3.133 r  bd_0_i/hls_inst/inst/call_ret2_relu_ap_fixed_19_11_5_3_0_ap_ufixed_15_0_4_0_0_relu_config4_s_fu_468/icmp_ln45_23_fu_962_p2_carry_i_50/O[4]
                         net (fo=2, unplaced)         0.204     3.337    bd_0_i/hls_inst/inst/call_ret2_relu_ap_fixed_19_11_5_3_0_ap_ufixed_15_0_4_0_0_relu_config4_s_fu_468/icmp_ln45_23_fu_962_p2_carry_i_50_n_11
                         LUT3 (Prop_LUT3_I0_O)        0.038     3.375 r  bd_0_i/hls_inst/inst/call_ret2_relu_ap_fixed_19_11_5_3_0_ap_ufixed_15_0_4_0_0_relu_config4_s_fu_468/icmp_ln45_23_fu_962_p2_carry_i_21/O
                         net (fo=2, unplaced)         0.197     3.572    bd_0_i/hls_inst/inst/call_ret2_relu_ap_fixed_19_11_5_3_0_ap_ufixed_15_0_4_0_0_relu_config4_s_fu_468/icmp_ln45_23_fu_962_p2_carry_i_21_n_0
                         LUT4 (Prop_LUT4_I3_O)        0.037     3.609 r  bd_0_i/hls_inst/inst/call_ret2_relu_ap_fixed_19_11_5_3_0_ap_ufixed_15_0_4_0_0_relu_config4_s_fu_468/icmp_ln45_23_fu_962_p2_carry_i_29/O
                         net (fo=1, unplaced)         0.029     3.638    bd_0_i/hls_inst/inst/call_ret2_relu_ap_fixed_19_11_5_3_0_ap_ufixed_15_0_4_0_0_relu_config4_s_fu_468/icmp_ln45_23_fu_962_p2_carry_i_29_n_0
                         CARRY8 (Prop_CARRY8_S[5]_CO[7])
                                                      0.166     3.804 r  bd_0_i/hls_inst/inst/call_ret2_relu_ap_fixed_19_11_5_3_0_ap_ufixed_15_0_4_0_0_relu_config4_s_fu_468/icmp_ln45_23_fu_962_p2_carry_i_17/CO[7]
                         net (fo=1, unplaced)         0.005     3.809    bd_0_i/hls_inst/inst/call_ret5_dense_latency_ap_ufixed_15_0_4_0_0_ap_fixed_12_4_5_3_0_config8_s_fu_580/mul_15ns_6s_21_1_1_U555/icmp_ln45_23_fu_962_p2_carry__0_i_3_0[0]
                         CARRY8 (Prop_CARRY8_CI_O[0])
                                                      0.056     3.865 f  bd_0_i/hls_inst/inst/call_ret5_dense_latency_ap_ufixed_15_0_4_0_0_ap_fixed_12_4_5_3_0_config8_s_fu_580/mul_15ns_6s_21_1_1_U555/icmp_ln45_23_fu_962_p2_carry__0_i_4/O[0]
                         net (fo=3, unplaced)         0.158     4.023    bd_0_i/hls_inst/inst/call_ret5_dense_latency_ap_ufixed_15_0_4_0_0_ap_fixed_12_4_5_3_0_config8_s_fu_580/mul_15ns_6s_21_1_1_U555/call_ret1_dense_latency_ap_fixed_19_11_5_3_0_ap_fixed_19_11_5_3_0_config2_s_fu_463_ap_return_8[16]
                         LUT2 (Prop_LUT2_I0_O)        0.100     4.123 f  bd_0_i/hls_inst/inst/call_ret5_dense_latency_ap_ufixed_15_0_4_0_0_ap_fixed_12_4_5_3_0_config8_s_fu_580/mul_15ns_6s_21_1_1_U555/icmp_ln45_23_fu_962_p2_carry__0_i_1/O
                         net (fo=1, unplaced)         0.260     4.383    bd_0_i/hls_inst/inst/call_ret2_relu_ap_fixed_19_11_5_3_0_ap_ufixed_15_0_4_0_0_relu_config4_s_fu_468/icmp_ln45_5_fu_582_p2_carry_i_360[0]
                         CARRY8 (Prop_CARRY8_DI[0]_CO[1])
                                                      0.083     4.466 f  bd_0_i/hls_inst/inst/call_ret2_relu_ap_fixed_19_11_5_3_0_ap_ufixed_15_0_4_0_0_relu_config4_s_fu_468/icmp_ln45_23_fu_962_p2_carry__0/CO[1]
                         net (fo=80, unplaced)        0.235     4.701    bd_0_i/hls_inst/inst/call_ret2_relu_ap_fixed_19_11_5_3_0_ap_ufixed_15_0_4_0_0_relu_config4_s_fu_468_n_8
                         LUT2 (Prop_LUT2_I0_O)        0.038     4.739 f  bd_0_i/hls_inst/inst/icmp_ln45_5_fu_582_p2_carry_i_360/O
                         net (fo=64, unplaced)        0.273     5.012    bd_0_i/hls_inst/inst/call_ret2_relu_ap_fixed_19_11_5_3_0_ap_ufixed_15_0_4_0_0_relu_config4_s_fu_468_ap_return_8[6]
                         LUT1 (Prop_LUT1_I0_O)        0.066     5.078 r  bd_0_i/hls_inst/inst/mul_15ns_3s_18_1_1_U334/icmp_ln45_3_fu_414_p2_carry_i_1050/O
                         net (fo=1, unplaced)         0.163     5.241    bd_0_i/hls_inst/inst/mul_15ns_3s_18_1_1_U334/icmp_ln45_3_fu_414_p2_carry_i_1050_n_0
                         CARRY8 (Prop_CARRY8_DI[3]_O[4])
                                                      0.146     5.387 r  bd_0_i/hls_inst/inst/mul_15ns_5ns_19_1_1_U335/icmp_ln45_3_fu_414_p2_carry_i_874/O[4]
                         net (fo=3, unplaced)         0.210     5.597    bd_0_i/hls_inst/inst/mul_15ns_5ns_19_1_1_U335/icmp_ln45_3_fu_414_p2_carry_i_874_n_11
                         LUT2 (Prop_LUT2_I0_O)        0.074     5.671 r  bd_0_i/hls_inst/inst/mul_15ns_5ns_19_1_1_U335/icmp_ln45_3_fu_414_p2_carry_i_872/O
                         net (fo=1, unplaced)         0.238     5.909    bd_0_i/hls_inst/inst/mul_15ns_5ns_19_1_1_U335/icmp_ln45_3_fu_414_p2_carry_i_872_n_0
                         CARRY8 (Prop_CARRY8_DI[5]_CO[7])
                                                      0.097     6.006 r  bd_0_i/hls_inst/inst/mul_15ns_5ns_19_1_1_U335/icmp_ln45_3_fu_414_p2_carry_i_703/CO[7]
                         net (fo=1, unplaced)         0.005     6.011    bd_0_i/hls_inst/inst/call_ret5_dense_latency_ap_ufixed_15_0_4_0_0_ap_fixed_12_4_5_3_0_config8_s_fu_580/mul_15ns_6s_21_1_1_U555/icmp_ln45_3_fu_414_p2_carry_i_345_0[0]
                         CARRY8 (Prop_CARRY8_CI_O[0])
                                                      0.056     6.067 r  bd_0_i/hls_inst/inst/call_ret5_dense_latency_ap_ufixed_15_0_4_0_0_ap_fixed_12_4_5_3_0_config8_s_fu_580/mul_15ns_6s_21_1_1_U555/mul_15ns_5ns_19_1_1_U335/icmp_ln45_3_fu_414_p2_carry_i_515/O[0]
                         net (fo=2, unplaced)         0.197     6.264    bd_0_i/hls_inst/inst/call_ret5_dense_latency_ap_ufixed_15_0_4_0_0_ap_fixed_12_4_5_3_0_config8_s_fu_580/mul_15ns_6s_21_1_1_U555/call_ret3_dense_latency_ap_ufixed_15_0_4_0_0_ap_fixed_14_6_5_3_0_config5_s_fu_504/mul_ln73_48_fu_2260_p2[11]
                         LUT2 (Prop_LUT2_I0_O)        0.038     6.302 r  bd_0_i/hls_inst/inst/call_ret5_dense_latency_ap_ufixed_15_0_4_0_0_ap_fixed_12_4_5_3_0_config8_s_fu_580/mul_15ns_6s_21_1_1_U555/icmp_ln45_3_fu_414_p2_carry_i_525/O
                         net (fo=1, unplaced)         0.020     6.322    bd_0_i/hls_inst/inst/call_ret5_dense_latency_ap_ufixed_15_0_4_0_0_ap_fixed_12_4_5_3_0_config8_s_fu_580/mul_15ns_6s_21_1_1_U555/icmp_ln45_3_fu_414_p2_carry_i_525_n_0
                         CARRY8 (Prop_CARRY8_S[0]_O[4])
                                                      0.206     6.528 r  bd_0_i/hls_inst/inst/call_ret5_dense_latency_ap_ufixed_15_0_4_0_0_ap_fixed_12_4_5_3_0_config8_s_fu_580/mul_15ns_6s_21_1_1_U555/icmp_ln45_3_fu_414_p2_carry_i_345/O[4]
                         net (fo=2, unplaced)         0.204     6.732    bd_0_i/hls_inst/inst/call_ret5_dense_latency_ap_ufixed_15_0_4_0_0_ap_fixed_12_4_5_3_0_config8_s_fu_580/mul_15ns_6s_21_1_1_U555/call_ret3_dense_latency_ap_ufixed_15_0_4_0_0_ap_fixed_14_6_5_3_0_config5_s_fu_504/sext_ln111_29_fu_7630_p1[4]
                         LUT3 (Prop_LUT3_I1_O)        0.038     6.770 r  bd_0_i/hls_inst/inst/call_ret5_dense_latency_ap_ufixed_15_0_4_0_0_ap_fixed_12_4_5_3_0_config8_s_fu_580/mul_15ns_6s_21_1_1_U555/icmp_ln45_3_fu_414_p2_carry_i_164/O
                         net (fo=2, unplaced)         0.197     6.967    bd_0_i/hls_inst/inst/call_ret5_dense_latency_ap_ufixed_15_0_4_0_0_ap_fixed_12_4_5_3_0_config8_s_fu_580/mul_15ns_6s_21_1_1_U555/icmp_ln45_3_fu_414_p2_carry_i_164_n_0
                         LUT4 (Prop_LUT4_I3_O)        0.037     7.004 r  bd_0_i/hls_inst/inst/call_ret5_dense_latency_ap_ufixed_15_0_4_0_0_ap_fixed_12_4_5_3_0_config8_s_fu_580/mul_15ns_6s_21_1_1_U555/icmp_ln45_3_fu_414_p2_carry_i_171/O
                         net (fo=1, unplaced)         0.029     7.033    bd_0_i/hls_inst/inst/call_ret5_dense_latency_ap_ufixed_15_0_4_0_0_ap_fixed_12_4_5_3_0_config8_s_fu_580/mul_15ns_6s_21_1_1_U555/icmp_ln45_3_fu_414_p2_carry_i_171_n_0
                         CARRY8 (Prop_CARRY8_S[5]_O[7])
                                                      0.138     7.171 r  bd_0_i/hls_inst/inst/call_ret5_dense_latency_ap_ufixed_15_0_4_0_0_ap_fixed_12_4_5_3_0_config8_s_fu_580/mul_15ns_6s_21_1_1_U555/icmp_ln45_3_fu_414_p2_carry_i_83/O[7]
                         net (fo=5, unplaced)         0.173     7.344    bd_0_i/hls_inst/inst/call_ret5_dense_latency_ap_ufixed_15_0_4_0_0_ap_fixed_12_4_5_3_0_config8_s_fu_580/mul_15ns_6s_21_1_1_U555/call_ret3_dense_latency_ap_ufixed_15_0_4_0_0_ap_fixed_14_6_5_3_0_config5_s_fu_504/sext_ln111_30_fu_7640_p1[7]
                         LUT2 (Prop_LUT2_I1_O)        0.038     7.382 r  bd_0_i/hls_inst/inst/call_ret5_dense_latency_ap_ufixed_15_0_4_0_0_ap_fixed_12_4_5_3_0_config8_s_fu_580/mul_15ns_6s_21_1_1_U555/icmp_ln45_3_fu_414_p2_carry_i_183/O
                         net (fo=1, unplaced)         0.197     7.579    bd_0_i/hls_inst/inst/call_ret5_dense_latency_ap_ufixed_15_0_4_0_0_ap_fixed_12_4_5_3_0_config8_s_fu_580/mul_15ns_6s_21_1_1_U555/icmp_ln45_3_fu_414_p2_carry_i_183_n_0
                         LUT6 (Prop_LUT6_I5_O)        0.038     7.617 f  bd_0_i/hls_inst/inst/call_ret5_dense_latency_ap_ufixed_15_0_4_0_0_ap_fixed_12_4_5_3_0_config8_s_fu_580/mul_15ns_6s_21_1_1_U555/icmp_ln45_3_fu_414_p2_carry_i_90/O
                         net (fo=2, unplaced)         0.197     7.814    bd_0_i/hls_inst/inst/call_ret5_dense_latency_ap_ufixed_15_0_4_0_0_ap_fixed_12_4_5_3_0_config8_s_fu_580/mul_15ns_6s_21_1_1_U555/icmp_ln45_3_fu_414_p2_carry_i_90_n_0
                         LUT6 (Prop_LUT6_I5_O)        0.038     7.852 r  bd_0_i/hls_inst/inst/call_ret5_dense_latency_ap_ufixed_15_0_4_0_0_ap_fixed_12_4_5_3_0_config8_s_fu_580/mul_15ns_6s_21_1_1_U555/icmp_ln45_3_fu_414_p2_carry_i_35/O
                         net (fo=2, unplaced)         0.197     8.049    bd_0_i/hls_inst/inst/call_ret5_dense_latency_ap_ufixed_15_0_4_0_0_ap_fixed_12_4_5_3_0_config8_s_fu_580/mul_15ns_6s_21_1_1_U555/icmp_ln45_3_fu_414_p2_carry_i_35_n_0
                         LUT6 (Prop_LUT6_I0_O)        0.038     8.087 r  bd_0_i/hls_inst/inst/call_ret5_dense_latency_ap_ufixed_15_0_4_0_0_ap_fixed_12_4_5_3_0_config8_s_fu_580/mul_15ns_6s_21_1_1_U555/icmp_ln45_3_fu_414_p2_carry_i_39/O
                         net (fo=1, unplaced)         0.020     8.107    bd_0_i/hls_inst/inst/call_ret5_dense_latency_ap_ufixed_15_0_4_0_0_ap_fixed_12_4_5_3_0_config8_s_fu_580/mul_15ns_6s_21_1_1_U555/icmp_ln45_3_fu_414_p2_carry_i_39_n_0
                         CARRY8 (Prop_CARRY8_S[0]_O[2])
                                                      0.134     8.241 f  bd_0_i/hls_inst/inst/call_ret5_dense_latency_ap_ufixed_15_0_4_0_0_ap_fixed_12_4_5_3_0_config8_s_fu_580/mul_15ns_6s_21_1_1_U555/icmp_ln45_3_fu_414_p2_carry_i_16/O[2]
                         net (fo=4, unplaced)         0.214     8.455    bd_0_i/hls_inst/inst/call_ret5_dense_latency_ap_ufixed_15_0_4_0_0_ap_fixed_12_4_5_3_0_config8_s_fu_580/mul_15ns_6s_21_1_1_U555/call_ret3_dense_latency_ap_ufixed_15_0_4_0_0_ap_fixed_14_6_5_3_0_config5_s_fu_504/sext_ln111_36_fu_7722_p1[10]
                         LUT1 (Prop_LUT1_I0_O)        0.068     8.523 r  bd_0_i/hls_inst/inst/call_ret5_dense_latency_ap_ufixed_15_0_4_0_0_ap_fixed_12_4_5_3_0_config8_s_fu_580/mul_15ns_6s_21_1_1_U555/icmp_ln45_3_fu_414_p2_carry_i_17/O
                         net (fo=1, unplaced)         0.242     8.765    bd_0_i/hls_inst/inst/call_ret5_dense_latency_ap_ufixed_15_0_4_0_0_ap_fixed_12_4_5_3_0_config8_s_fu_580/mul_15ns_6s_21_1_1_U555/icmp_ln45_3_fu_414_p2_carry_i_17_n_0
                         CARRY8 (Prop_CARRY8_DI[2]_O[3])
                                                      0.093     8.858 r  bd_0_i/hls_inst/inst/call_ret5_dense_latency_ap_ufixed_15_0_4_0_0_ap_fixed_12_4_5_3_0_config8_s_fu_580/mul_15ns_6s_21_1_1_U555/icmp_ln45_3_fu_414_p2_carry_i_14/O[3]
                         net (fo=12, unplaced)        0.145     9.003    bd_0_i/hls_inst/inst/call_ret5_dense_latency_ap_ufixed_15_0_4_0_0_ap_fixed_12_4_5_3_0_config8_s_fu_580/mul_15ns_6s_21_1_1_U555/ap_return_3[11]
                         LUT2 (Prop_LUT2_I1_O)        0.074     9.077 r  bd_0_i/hls_inst/inst/call_ret5_dense_latency_ap_ufixed_15_0_4_0_0_ap_fixed_12_4_5_3_0_config8_s_fu_580/mul_15ns_6s_21_1_1_U555/icmp_ln45_3_fu_414_p2_carry_i_1/O
                         net (fo=1, unplaced)         0.238     9.315    bd_0_i/hls_inst/inst/call_ret_relu_ap_fixed_19_11_5_3_0_ap_ufixed_15_0_4_0_0_relu_config7_s_fu_560/layer9_out_0[8]_INST_0_i_627[5]
                         CARRY8 (Prop_CARRY8_DI[5]_CO[6])
                                                      0.086     9.401 r  bd_0_i/hls_inst/inst/call_ret_relu_ap_fixed_19_11_5_3_0_ap_ufixed_15_0_4_0_0_relu_config7_s_fu_560/icmp_ln45_3_fu_414_p2_carry/CO[6]
                         net (fo=66, unplaced)        0.229     9.630    bd_0_i/hls_inst/inst/call_ret5_dense_latency_ap_ufixed_15_0_4_0_0_ap_fixed_12_4_5_3_0_config8_s_fu_580/mul_15ns_6s_21_1_1_U555/layer9_out_0[8]_INST_0_i_288_0[0]
                         LUT6 (Prop_LUT6_I0_O)        0.038     9.668 r  bd_0_i/hls_inst/inst/call_ret5_dense_latency_ap_ufixed_15_0_4_0_0_ap_fixed_12_4_5_3_0_config8_s_fu_580/mul_15ns_6s_21_1_1_U555/layer9_out_1[8]_INST_0_i_359/O
                         net (fo=21, unplaced)        0.247     9.915    bd_0_i/hls_inst/inst/call_ret5_dense_latency_ap_ufixed_15_0_4_0_0_ap_fixed_12_4_5_3_0_config8_s_fu_580/mul_15ns_6s_21_1_1_U555/layer9_out_1[8]_INST_0_i_359_0[0]
                         LUT2 (Prop_LUT2_I1_O)        0.038     9.953 r  bd_0_i/hls_inst/inst/call_ret5_dense_latency_ap_ufixed_15_0_4_0_0_ap_fixed_12_4_5_3_0_config8_s_fu_580/mul_15ns_6s_21_1_1_U555/layer9_out_1[8]_INST_0_i_375/O
                         net (fo=3, unplaced)         0.227    10.180    bd_0_i/hls_inst/inst/call_ret5_dense_latency_ap_ufixed_15_0_4_0_0_ap_fixed_12_4_5_3_0_config8_s_fu_580/mul_15ns_3ns_17_1_1_U557/layer9_out_2[8]_INST_0_i_365_0[1]
                         CARRY8 (Prop_CARRY8_DI[1]_O[7])
                                                      0.197    10.377 r  bd_0_i/hls_inst/inst/call_ret5_dense_latency_ap_ufixed_15_0_4_0_0_ap_fixed_12_4_5_3_0_config8_s_fu_580/mul_15ns_3ns_17_1_1_U557/layer9_out_2[8]_INST_0_i_469/O[7]
                         net (fo=1, unplaced)         0.109    10.486    bd_0_i/hls_inst/inst/call_ret5_dense_latency_ap_ufixed_15_0_4_0_0_ap_fixed_12_4_5_3_0_config8_s_fu_580/mul_15ns_3ns_17_1_1_U557/layer9_out_2[8]_INST_0_i_469_n_8
                         CARRY8 (Prop_CARRY8_S[0]_O[0])
                                                      0.065    10.551 r  bd_0_i/hls_inst/inst/call_ret5_dense_latency_ap_ufixed_15_0_4_0_0_ap_fixed_12_4_5_3_0_config8_s_fu_580/mul_15ns_3ns_17_1_1_U557/layer9_out_2[8]_INST_0_i_465/O[0]
                         net (fo=3, unplaced)         0.203    10.754    bd_0_i/hls_inst/inst/call_ret5_dense_latency_ap_ufixed_15_0_4_0_0_ap_fixed_12_4_5_3_0_config8_s_fu_580/mul_15ns_4ns_18_1_1_U559/layer9_out_2[8]_INST_0_i_360_0[2]
                         LUT3 (Prop_LUT3_I2_O)        0.038    10.792 r  bd_0_i/hls_inst/inst/call_ret5_dense_latency_ap_ufixed_15_0_4_0_0_ap_fixed_12_4_5_3_0_config8_s_fu_580/mul_15ns_4ns_18_1_1_U559/layer9_out_2[8]_INST_0_i_468/O
                         net (fo=2, unplaced)         0.197    10.989    bd_0_i/hls_inst/inst/call_ret5_dense_latency_ap_ufixed_15_0_4_0_0_ap_fixed_12_4_5_3_0_config8_s_fu_580/mul_15ns_4ns_18_1_1_U559/layer9_out_2[8]_INST_0_i_468_n_0
                         LUT5 (Prop_LUT5_I1_O)        0.038    11.027 r  bd_0_i/hls_inst/inst/call_ret5_dense_latency_ap_ufixed_15_0_4_0_0_ap_fixed_12_4_5_3_0_config8_s_fu_580/mul_15ns_4ns_18_1_1_U559/layer9_out_2[8]_INST_0_i_353/O
                         net (fo=2, unplaced)         0.197    11.224    bd_0_i/hls_inst/inst/call_ret5_dense_latency_ap_ufixed_15_0_4_0_0_ap_fixed_12_4_5_3_0_config8_s_fu_580/mul_15ns_4ns_18_1_1_U559/layer9_out_2[8]_INST_0_i_353_n_0
                         LUT6 (Prop_LUT6_I0_O)        0.037    11.261 r  bd_0_i/hls_inst/inst/call_ret5_dense_latency_ap_ufixed_15_0_4_0_0_ap_fixed_12_4_5_3_0_config8_s_fu_580/mul_15ns_4ns_18_1_1_U559/layer9_out_2[8]_INST_0_i_361/O
                         net (fo=1, unplaced)         0.021    11.282    bd_0_i/hls_inst/inst/call_ret5_dense_latency_ap_ufixed_15_0_4_0_0_ap_fixed_12_4_5_3_0_config8_s_fu_580/mul_15ns_4ns_18_1_1_U559/layer9_out_2[8]_INST_0_i_361_n_0
                         CARRY8 (Prop_CARRY8_S[4]_O[4])
                                                      0.063    11.345 r  bd_0_i/hls_inst/inst/call_ret5_dense_latency_ap_ufixed_15_0_4_0_0_ap_fixed_12_4_5_3_0_config8_s_fu_580/mul_15ns_4ns_18_1_1_U559/layer9_out_2[8]_INST_0_i_246/O[4]
                         net (fo=2, unplaced)         0.204    11.549    bd_0_i/hls_inst/inst/call_ret5_dense_latency_ap_ufixed_15_0_4_0_0_ap_fixed_12_4_5_3_0_config8_s_fu_580/mul_15ns_4ns_18_1_1_U551/sext_ln111_315_fu_1728_p1[4]
                         LUT3 (Prop_LUT3_I1_O)        0.038    11.587 r  bd_0_i/hls_inst/inst/call_ret5_dense_latency_ap_ufixed_15_0_4_0_0_ap_fixed_12_4_5_3_0_config8_s_fu_580/mul_15ns_4ns_18_1_1_U551/layer9_out_2[8]_INST_0_i_157/O
                         net (fo=2, unplaced)         0.197    11.784    bd_0_i/hls_inst/inst/call_ret5_dense_latency_ap_ufixed_15_0_4_0_0_ap_fixed_12_4_5_3_0_config8_s_fu_580/mul_15ns_4ns_18_1_1_U551/layer9_out_2[8]_INST_0_i_157_n_0
                         LUT6 (Prop_LUT6_I0_O)        0.037    11.821 r  bd_0_i/hls_inst/inst/call_ret5_dense_latency_ap_ufixed_15_0_4_0_0_ap_fixed_12_4_5_3_0_config8_s_fu_580/mul_15ns_4ns_18_1_1_U551/layer9_out_2[8]_INST_0_i_164/O
                         net (fo=1, unplaced)         0.029    11.850    bd_0_i/hls_inst/inst/call_ret5_dense_latency_ap_ufixed_15_0_4_0_0_ap_fixed_12_4_5_3_0_config8_s_fu_580/mul_15ns_4ns_18_1_1_U551/layer9_out_2[8]_INST_0_i_164_n_0
                         CARRY8 (Prop_CARRY8_S[5]_O[6])
                                                      0.131    11.981 r  bd_0_i/hls_inst/inst/call_ret5_dense_latency_ap_ufixed_15_0_4_0_0_ap_fixed_12_4_5_3_0_config8_s_fu_580/mul_15ns_4ns_18_1_1_U551/layer9_out_2[8]_INST_0_i_68/O[6]
                         net (fo=2, unplaced)         0.153    12.134    bd_0_i/hls_inst/inst/call_ret5_dense_latency_ap_ufixed_15_0_4_0_0_ap_fixed_12_4_5_3_0_config8_s_fu_580/mul_15ns_5s_20_1_1_U574/sext_ln111_318_fu_1764_p1[6]
                         LUT3 (Prop_LUT3_I2_O)        0.038    12.172 r  bd_0_i/hls_inst/inst/call_ret5_dense_latency_ap_ufixed_15_0_4_0_0_ap_fixed_12_4_5_3_0_config8_s_fu_580/mul_15ns_5s_20_1_1_U574/layer9_out_2[8]_INST_0_i_26/O
                         net (fo=2, unplaced)         0.197    12.369    bd_0_i/hls_inst/inst/call_ret5_dense_latency_ap_ufixed_15_0_4_0_0_ap_fixed_12_4_5_3_0_config8_s_fu_580/mul_15ns_5s_20_1_1_U574/layer9_out_2[8]_INST_0_i_26_n_0
                         LUT4 (Prop_LUT4_I3_O)        0.039    12.408 r  bd_0_i/hls_inst/inst/call_ret5_dense_latency_ap_ufixed_15_0_4_0_0_ap_fixed_12_4_5_3_0_config8_s_fu_580/mul_15ns_5s_20_1_1_U574/layer9_out_2[8]_INST_0_i_33/O
                         net (fo=1, unplaced)         0.022    12.430    bd_0_i/hls_inst/inst/call_ret5_dense_latency_ap_ufixed_15_0_4_0_0_ap_fixed_12_4_5_3_0_config8_s_fu_580/mul_15ns_5s_20_1_1_U574/layer9_out_2[8]_INST_0_i_33_n_0
                         CARRY8 (Prop_CARRY8_S[7]_CO[7])
                                                      0.124    12.554 r  bd_0_i/hls_inst/inst/call_ret5_dense_latency_ap_ufixed_15_0_4_0_0_ap_fixed_12_4_5_3_0_config8_s_fu_580/mul_15ns_5s_20_1_1_U574/layer9_out_2[8]_INST_0_i_11/CO[7]
                         net (fo=1, unplaced)         0.005    12.559    bd_0_i/hls_inst/inst/call_ret5_dense_latency_ap_ufixed_15_0_4_0_0_ap_fixed_12_4_5_3_0_config8_s_fu_580/mul_15ns_5s_20_1_1_U574/layer9_out_2[8]_INST_0_i_11_n_0
                         CARRY8 (Prop_CARRY8_CI_O[0])
                                                      0.056    12.615 r  bd_0_i/hls_inst/inst/call_ret5_dense_latency_ap_ufixed_15_0_4_0_0_ap_fixed_12_4_5_3_0_config8_s_fu_580/mul_15ns_5s_20_1_1_U574/layer9_out_2[8]_INST_0_i_9/O[0]
                         net (fo=2, unplaced)         0.197    12.812    bd_0_i/hls_inst/inst/call_ret5_dense_latency_ap_ufixed_15_0_4_0_0_ap_fixed_12_4_5_3_0_config8_s_fu_580/mul_15ns_5s_20_1_1_U574/layer9_out_2[8]_INST_0_i_9_n_15
                         LUT3 (Prop_LUT3_I0_O)        0.038    12.850 r  bd_0_i/hls_inst/inst/call_ret5_dense_latency_ap_ufixed_15_0_4_0_0_ap_fixed_12_4_5_3_0_config8_s_fu_580/mul_15ns_5s_20_1_1_U574/layer9_out_2[8]_INST_0_i_2/O
                         net (fo=2, unplaced)         0.197    13.047    bd_0_i/hls_inst/inst/call_ret5_dense_latency_ap_ufixed_15_0_4_0_0_ap_fixed_12_4_5_3_0_config8_s_fu_580/mul_15ns_5s_20_1_1_U574/layer9_out_2[8]_INST_0_i_2_n_0
                         LUT4 (Prop_LUT4_I0_O)        0.037    13.084 r  bd_0_i/hls_inst/inst/call_ret5_dense_latency_ap_ufixed_15_0_4_0_0_ap_fixed_12_4_5_3_0_config8_s_fu_580/mul_15ns_5s_20_1_1_U574/layer9_out_2[8]_INST_0_i_6/O
                         net (fo=1, unplaced)         0.023    13.107    bd_0_i/hls_inst/inst/call_ret5_dense_latency_ap_ufixed_15_0_4_0_0_ap_fixed_12_4_5_3_0_config8_s_fu_580/mul_15ns_5s_20_1_1_U574/layer9_out_2[8]_INST_0_i_6_n_0
                         CARRY8 (Prop_CARRY8_S[1]_O[3])
                                                      0.123    13.230 r  bd_0_i/hls_inst/inst/call_ret5_dense_latency_ap_ufixed_15_0_4_0_0_ap_fixed_12_4_5_3_0_config8_s_fu_580/mul_15ns_5s_20_1_1_U574/layer9_out_2[8]_INST_0/O[3]
                         net (fo=0)                   0.000    13.230    layer9_out_2[11]
                                                                      r  layer9_out_2[11] (OUT)
  -------------------------------------------------------------------    -------------------

                         max delay                   25.000    25.000    
                         clock pessimism              0.000    25.000    
                         output delay                -0.000    25.000    
  -------------------------------------------------------------------
                         required time                         25.000    
                         arrival time                         -13.230    
  -------------------------------------------------------------------
                         slack                                 11.770    





