PPA Report for divider_sync_reset.v (Module: divider_sync_reset)
==========================================

FPGA Device: xcku3p-ffva676-2-e (UltraScale+ 16nm Technology)

AREA METRICS:
------------
LUT Count: 19
FF Count: 56
IO Count: 66
Cell Count: 232

PERFORMANCE METRICS:
-------------------
Maximum Clock Frequency: 366.97 MHz
Reg-to-Reg Critical Path Delay: 2.539 ns

POWER METRICS:
-------------
Total Power Consumption: 0.463 W
