$date
	Wed Sep 28 13:52:37 2011
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module Exemplo0041 $end
$var wire 1 ! clk $end
$scope module CLK1 $end
$var reg 1 " clk $end
$upscope $end
$upscope $end
$scope module Exemplo0051 $end
$var wire 1 # m1 $end
$var wire 1 $ m2 $end
$var wire 1 % m3 $end
$var wire 1 & m4 $end
$var wire 1 ' m5 $end
$var reg 1 ( clk $end
$var reg 1 ) reset $end
$var reg 1 * x $end
$scope module mealy1 $end
$var wire 1 + clk $end
$var wire 1 , reset $end
$var wire 1 - x $end
$var reg 2 . E1 [1:0] $end
$var reg 2 / E2 [1:0] $end
$var reg 1 0 y $end
$upscope $end
$scope module mealy2 $end
$var wire 1 + clk $end
$var wire 1 , reset $end
$var wire 1 - x $end
$var reg 2 1 E1 [1:0] $end
$var reg 2 2 E2 [1:0] $end
$var reg 1 3 y $end
$upscope $end
$scope module moore1 $end
$var wire 1 + clk $end
$var wire 1 , reset $end
$var wire 1 - x $end
$var reg 3 4 E1 [2:0] $end
$var reg 3 5 E2 [2:0] $end
$var reg 1 6 y $end
$upscope $end
$scope module moore2 $end
$var wire 1 + clk $end
$var wire 1 , reset $end
$var wire 1 - x $end
$var reg 3 7 E1 [2:0] $end
$var reg 3 8 E2 [2:0] $end
$var reg 1 9 y $end
$upscope $end
$scope module mealy3 $end
$var wire 1 + clk $end
$var wire 1 , reset $end
$var wire 1 - x $end
$var reg 2 : E1 [1:0] $end
$var reg 2 ; E2 [1:0] $end
$var reg 1 < y $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0<
b1 ;
b0 :
09
b0 8
b0 7
06
b0 5
b0 4
03
b0 2
b0 1
00
b0 /
b0 .
0-
0,
1+
0*
0)
1(
0'
0&
0%
0$
0#
0"
0!
$end
#5
0(
0+
1)
1,
#10
b1 :
1(
1+
#12
1"
1!
#15
b11 ;
b1 8
b1 5
b1 2
b1 /
0(
0+
1*
1-
#20
b11 /
b11 5
b11 8
b10 ;
b1 .
b1 1
b1 4
b1 7
b11 :
1(
1+
#24
0"
0!
#25
b1 ;
b1 8
b0 5
b10 2
b0 /
0(
0+
0*
0-
#30
b0 2
b1 :
b0 4
b10 1
b0 .
1(
1+
#35
b11 ;
b11 8
b1 5
13
1%
b1 2
b1 /
0(
0+
1*
1-
#36
1"
1!
#40
b11 /
03
0%
b11 5
b10 8
b10 ;
b1 .
b1 1
b1 4
b11 7
b11 :
1(
1+
#45
b1 ;
b0 8
b0 5
b10 2
b0 /
0(
0+
0*
0-
#48
0"
0!
#50
b0 2
b1 :
b0 7
b0 4
b10 1
b0 .
1(
1+
#55
b11 ;
b1 8
b1 5
13
1%
b1 2
b1 /
0(
0+
1*
1-
#60
b11 /
03
0%
b11 5
b11 8
b10 ;
b1 .
b1 1
b1 4
b1 7
b11 :
1(
1+
1"
1!
#65
0(
0+
#70
1<
1'
b0 ;
b10 8
b10 :
b11 7
b11 4
b11 .
1(
1+
#72
0"
0!
#75
b1 ;
0<
0'
b0 8
b10 5
b10 2
b10 /
0(
0+
0*
0-
#80
b0 /
b0 2
b0 5
b10 .
b10 1
b10 4
b0 7
b1 :
1(
1+
#84
1"
1!
#85
b11 ;
b1 8
b110 5
13
1%
b1 2
10
1#
b1 /
0(
0+
1*
1-
#90
b10 ;
b11 8
16
1$
b11 5
03
0%
b11 /
00
0#
b11 :
b1 7
b110 4
b1 1
b1 .
1(
1+
#95
0(
0+
#96
0"
0!
#100
06
0$
b10 8
1<
1'
b0 ;
b11 .
b11 4
b11 7
b10 :
1(
1+
#105
0(
0+
#108
1"
1!
#110
0<
0'
b1 8
b0 :
b10 7
1(
1+
#115
0(
0+
