
FREERTOS_SAM_EXAMPLE3.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         00006858  00400000  00400000  00010000  2**6
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .ARM.exidx    00000008  00406858  00406858  00016858  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  2 .relocate     000009b8  20400000  00406860  00020000  2**3
                  CONTENTS, ALLOC, LOAD, DATA
  3 .bss          0000bac8  204009b8  00407218  000209b8  2**2
                  ALLOC
  4 .stack        00002000  2040c480  00412ce0  000209b8  2**0
                  ALLOC
  5 .heap         00000200  2040e480  00414ce0  000209b8  2**0
                  ALLOC
  6 .ARM.attributes 0000002e  00000000  00000000  000209b8  2**0
                  CONTENTS, READONLY
  7 .comment      00000059  00000000  00000000  000209e6  2**0
                  CONTENTS, READONLY
  8 .debug_info   0001fffa  00000000  00000000  00020a3f  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_abbrev 00004001  00000000  00000000  00040a39  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_loc    00009e9e  00000000  00000000  00044a3a  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_aranges 00000f68  00000000  00000000  0004e8d8  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_ranges 000010f8  00000000  00000000  0004f840  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_macro  00009a08  00000000  00000000  00050938  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_line   00010399  00000000  00000000  0005a340  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_str    0009b7ad  00000000  00000000  0006a6d9  2**0
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_frame  0000321c  00000000  00000000  00105e88  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00400000 <exception_table>:
  400000:	80 e4 40 20 f1 23 40 00 ef 23 40 00 ef 23 40 00     ..@ .#@..#@..#@.
  400010:	ef 23 40 00 ef 23 40 00 ef 23 40 00 00 00 00 00     .#@..#@..#@.....
	...
  40002c:	49 02 40 00 ef 23 40 00 00 00 00 00 a5 02 40 00     I.@..#@.......@.
  40003c:	0d 03 40 00 ef 23 40 00 ef 23 40 00 ef 23 40 00     ..@..#@..#@..#@.
  40004c:	ef 23 40 00 ef 23 40 00 ef 23 40 00 ef 23 40 00     .#@..#@..#@..#@.
  40005c:	ef 23 40 00 ef 23 40 00 00 00 00 00 15 21 40 00     .#@..#@......!@.
  40006c:	29 21 40 00 3d 21 40 00 ef 23 40 00 ef 23 40 00     )!@.=!@..#@..#@.
  40007c:	ef 23 40 00 51 21 40 00 65 21 40 00 ef 23 40 00     .#@.Q!@.e!@..#@.
  40008c:	ef 23 40 00 ef 23 40 00 ef 23 40 00 ef 23 40 00     .#@..#@..#@..#@.
  40009c:	ef 23 40 00 ef 23 40 00 ef 23 40 00 ef 23 40 00     .#@..#@..#@..#@.
  4000ac:	ef 23 40 00 ef 23 40 00 ef 23 40 00 ef 23 40 00     .#@..#@..#@..#@.
  4000bc:	ef 23 40 00 ef 23 40 00 ef 23 40 00 ef 23 40 00     .#@..#@..#@..#@.
  4000cc:	ef 23 40 00 ef 23 40 00 ef 23 40 00 ef 23 40 00     .#@..#@..#@..#@.
  4000dc:	ef 23 40 00 ef 23 40 00 ef 23 40 00 ef 23 40 00     .#@..#@..#@..#@.
  4000ec:	ef 23 40 00 ef 23 40 00 ef 23 40 00 ef 23 40 00     .#@..#@..#@..#@.
  4000fc:	ef 23 40 00 ef 23 40 00 ef 23 40 00 ef 23 40 00     .#@..#@..#@..#@.
  40010c:	ef 23 40 00 ef 23 40 00 00 00 00 00 00 00 00 00     .#@..#@.........
  40011c:	00 00 00 00 ef 23 40 00 ef 23 40 00 ef 23 40 00     .....#@..#@..#@.
  40012c:	ef 23 40 00 ef 23 40 00 ef 23 40 00 ef 23 40 00     .#@..#@..#@..#@.
  40013c:	ef 23 40 00 ef 23 40 00 ef 23 40 00 ef 23 40 00     .#@..#@..#@..#@.
  40014c:	ef 23 40 00 ef 23 40 00 00 00 00 00 00 00 00 00     .#@..#@.........
	...

00400168 <__do_global_dtors_aux>:
  400168:	b510      	push	{r4, lr}
  40016a:	4c05      	ldr	r4, [pc, #20]	; (400180 <__do_global_dtors_aux+0x18>)
  40016c:	7823      	ldrb	r3, [r4, #0]
  40016e:	b933      	cbnz	r3, 40017e <__do_global_dtors_aux+0x16>
  400170:	4b04      	ldr	r3, [pc, #16]	; (400184 <__do_global_dtors_aux+0x1c>)
  400172:	b113      	cbz	r3, 40017a <__do_global_dtors_aux+0x12>
  400174:	4804      	ldr	r0, [pc, #16]	; (400188 <__do_global_dtors_aux+0x20>)
  400176:	f3af 8000 	nop.w
  40017a:	2301      	movs	r3, #1
  40017c:	7023      	strb	r3, [r4, #0]
  40017e:	bd10      	pop	{r4, pc}
  400180:	204009b8 	.word	0x204009b8
  400184:	00000000 	.word	0x00000000
  400188:	00406860 	.word	0x00406860

0040018c <frame_dummy>:
  40018c:	4b0c      	ldr	r3, [pc, #48]	; (4001c0 <frame_dummy+0x34>)
  40018e:	b143      	cbz	r3, 4001a2 <frame_dummy+0x16>
  400190:	480c      	ldr	r0, [pc, #48]	; (4001c4 <frame_dummy+0x38>)
  400192:	490d      	ldr	r1, [pc, #52]	; (4001c8 <frame_dummy+0x3c>)
  400194:	b510      	push	{r4, lr}
  400196:	f3af 8000 	nop.w
  40019a:	480c      	ldr	r0, [pc, #48]	; (4001cc <frame_dummy+0x40>)
  40019c:	6803      	ldr	r3, [r0, #0]
  40019e:	b923      	cbnz	r3, 4001aa <frame_dummy+0x1e>
  4001a0:	bd10      	pop	{r4, pc}
  4001a2:	480a      	ldr	r0, [pc, #40]	; (4001cc <frame_dummy+0x40>)
  4001a4:	6803      	ldr	r3, [r0, #0]
  4001a6:	b933      	cbnz	r3, 4001b6 <frame_dummy+0x2a>
  4001a8:	4770      	bx	lr
  4001aa:	4b09      	ldr	r3, [pc, #36]	; (4001d0 <frame_dummy+0x44>)
  4001ac:	2b00      	cmp	r3, #0
  4001ae:	d0f7      	beq.n	4001a0 <frame_dummy+0x14>
  4001b0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  4001b4:	4718      	bx	r3
  4001b6:	4b06      	ldr	r3, [pc, #24]	; (4001d0 <frame_dummy+0x44>)
  4001b8:	2b00      	cmp	r3, #0
  4001ba:	d0f5      	beq.n	4001a8 <frame_dummy+0x1c>
  4001bc:	4718      	bx	r3
  4001be:	bf00      	nop
  4001c0:	00000000 	.word	0x00000000
  4001c4:	00406860 	.word	0x00406860
  4001c8:	204009bc 	.word	0x204009bc
  4001cc:	00406860 	.word	0x00406860
  4001d0:	00000000 	.word	0x00000000

004001d4 <prvTaskExitError>:

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
  4001d4:	f04f 0380 	mov.w	r3, #128	; 0x80
  4001d8:	b672      	cpsid	i
  4001da:	f383 8811 	msr	BASEPRI, r3
  4001de:	f3bf 8f6f 	isb	sy
  4001e2:	f3bf 8f4f 	dsb	sy
  4001e6:	b662      	cpsie	i
  4001e8:	e7fe      	b.n	4001e8 <prvTaskExitError+0x14>
	...

004001ec <prvPortStartFirstTask>:
}
/*-----------------------------------------------------------*/

static void prvPortStartFirstTask( void )
{
	__asm volatile(
  4001ec:	4806      	ldr	r0, [pc, #24]	; (400208 <prvPortStartFirstTask+0x1c>)
  4001ee:	6800      	ldr	r0, [r0, #0]
  4001f0:	6800      	ldr	r0, [r0, #0]
  4001f2:	f380 8808 	msr	MSP, r0
  4001f6:	b662      	cpsie	i
  4001f8:	b661      	cpsie	f
  4001fa:	f3bf 8f4f 	dsb	sy
  4001fe:	f3bf 8f6f 	isb	sy
  400202:	df00      	svc	0
  400204:	bf00      	nop
  400206:	0000      	.short	0x0000
  400208:	e000ed08 	.word	0xe000ed08

0040020c <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
  40020c:	f8df 000c 	ldr.w	r0, [pc, #12]	; 40021c <vPortEnableVFP+0x10>
  400210:	6801      	ldr	r1, [r0, #0]
  400212:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
  400216:	6001      	str	r1, [r0, #0]
  400218:	4770      	bx	lr
  40021a:	0000      	.short	0x0000
  40021c:	e000ed88 	.word	0xe000ed88

00400220 <pxPortInitialiseStack>:
	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
  400220:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
  400224:	f840 3c04 	str.w	r3, [r0, #-4]
	*pxTopOfStack = ( StackType_t ) pxCode;	/* PC */
  400228:	f840 1c08 	str.w	r1, [r0, #-8]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
  40022c:	4b05      	ldr	r3, [pc, #20]	; (400244 <pxPortInitialiseStack+0x24>)
  40022e:	f840 3c0c 	str.w	r3, [r0, #-12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
  400232:	f840 2c20 	str.w	r2, [r0, #-32]
	*pxTopOfStack = portINITIAL_EXEC_RETURN;
  400236:	f06f 0302 	mvn.w	r3, #2
  40023a:	f840 3c24 	str.w	r3, [r0, #-36]
}
  40023e:	3844      	subs	r0, #68	; 0x44
  400240:	4770      	bx	lr
  400242:	bf00      	nop
  400244:	004001d5 	.word	0x004001d5

00400248 <SVC_Handler>:
	__asm volatile (
  400248:	4b06      	ldr	r3, [pc, #24]	; (400264 <pxCurrentTCBConst2>)
  40024a:	6819      	ldr	r1, [r3, #0]
  40024c:	6808      	ldr	r0, [r1, #0]
  40024e:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  400252:	f380 8809 	msr	PSP, r0
  400256:	f3bf 8f6f 	isb	sy
  40025a:	f04f 0000 	mov.w	r0, #0
  40025e:	f380 8811 	msr	BASEPRI, r0
  400262:	4770      	bx	lr

00400264 <pxCurrentTCBConst2>:
  400264:	2040c1dc 	.word	0x2040c1dc
  400268:	4770      	bx	lr
  40026a:	bf00      	nop

0040026c <vPortEnterCritical>:
  40026c:	f04f 0380 	mov.w	r3, #128	; 0x80
  400270:	b672      	cpsid	i
  400272:	f383 8811 	msr	BASEPRI, r3
  400276:	f3bf 8f6f 	isb	sy
  40027a:	f3bf 8f4f 	dsb	sy
  40027e:	b662      	cpsie	i
	uxCriticalNesting++;
  400280:	4a02      	ldr	r2, [pc, #8]	; (40028c <vPortEnterCritical+0x20>)
  400282:	6813      	ldr	r3, [r2, #0]
  400284:	3301      	adds	r3, #1
  400286:	6013      	str	r3, [r2, #0]
  400288:	4770      	bx	lr
  40028a:	bf00      	nop
  40028c:	20400000 	.word	0x20400000

00400290 <vPortExitCritical>:
	uxCriticalNesting--;
  400290:	4a03      	ldr	r2, [pc, #12]	; (4002a0 <vPortExitCritical+0x10>)
  400292:	6813      	ldr	r3, [r2, #0]
  400294:	3b01      	subs	r3, #1
  400296:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
  400298:	b90b      	cbnz	r3, 40029e <vPortExitCritical+0xe>
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
  40029a:	f383 8811 	msr	BASEPRI, r3
  40029e:	4770      	bx	lr
  4002a0:	20400000 	.word	0x20400000

004002a4 <PendSV_Handler>:
	__asm volatile
  4002a4:	f3ef 8009 	mrs	r0, PSP
  4002a8:	f3bf 8f6f 	isb	sy
  4002ac:	4b15      	ldr	r3, [pc, #84]	; (400304 <pxCurrentTCBConst>)
  4002ae:	681a      	ldr	r2, [r3, #0]
  4002b0:	f01e 0f10 	tst.w	lr, #16
  4002b4:	bf08      	it	eq
  4002b6:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
  4002ba:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  4002be:	6010      	str	r0, [r2, #0]
  4002c0:	f84d 3d04 	str.w	r3, [sp, #-4]!
  4002c4:	f04f 0080 	mov.w	r0, #128	; 0x80
  4002c8:	b672      	cpsid	i
  4002ca:	f380 8811 	msr	BASEPRI, r0
  4002ce:	f3bf 8f4f 	dsb	sy
  4002d2:	f3bf 8f6f 	isb	sy
  4002d6:	b662      	cpsie	i
  4002d8:	f000 ff4c 	bl	401174 <vTaskSwitchContext>
  4002dc:	f04f 0000 	mov.w	r0, #0
  4002e0:	f380 8811 	msr	BASEPRI, r0
  4002e4:	bc08      	pop	{r3}
  4002e6:	6819      	ldr	r1, [r3, #0]
  4002e8:	6808      	ldr	r0, [r1, #0]
  4002ea:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  4002ee:	f01e 0f10 	tst.w	lr, #16
  4002f2:	bf08      	it	eq
  4002f4:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
  4002f8:	f380 8809 	msr	PSP, r0
  4002fc:	f3bf 8f6f 	isb	sy
  400300:	4770      	bx	lr
  400302:	bf00      	nop

00400304 <pxCurrentTCBConst>:
  400304:	2040c1dc 	.word	0x2040c1dc
  400308:	4770      	bx	lr
  40030a:	bf00      	nop

0040030c <SysTick_Handler>:
{
  40030c:	b508      	push	{r3, lr}
	__asm volatile
  40030e:	f3ef 8311 	mrs	r3, BASEPRI
  400312:	f04f 0280 	mov.w	r2, #128	; 0x80
  400316:	b672      	cpsid	i
  400318:	f382 8811 	msr	BASEPRI, r2
  40031c:	f3bf 8f6f 	isb	sy
  400320:	f3bf 8f4f 	dsb	sy
  400324:	b662      	cpsie	i
		if( xTaskIncrementTick() != pdFALSE )
  400326:	4b05      	ldr	r3, [pc, #20]	; (40033c <SysTick_Handler+0x30>)
  400328:	4798      	blx	r3
  40032a:	b118      	cbz	r0, 400334 <SysTick_Handler+0x28>
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
  40032c:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
  400330:	4b03      	ldr	r3, [pc, #12]	; (400340 <SysTick_Handler+0x34>)
  400332:	601a      	str	r2, [r3, #0]
	__asm volatile
  400334:	2300      	movs	r3, #0
  400336:	f383 8811 	msr	BASEPRI, r3
  40033a:	bd08      	pop	{r3, pc}
  40033c:	00400e35 	.word	0x00400e35
  400340:	e000ed04 	.word	0xe000ed04

00400344 <vPortSetupTimerInterrupt>:
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
  400344:	4a03      	ldr	r2, [pc, #12]	; (400354 <vPortSetupTimerInterrupt+0x10>)
  400346:	4b04      	ldr	r3, [pc, #16]	; (400358 <vPortSetupTimerInterrupt+0x14>)
  400348:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
  40034a:	2207      	movs	r2, #7
  40034c:	3b04      	subs	r3, #4
  40034e:	601a      	str	r2, [r3, #0]
  400350:	4770      	bx	lr
  400352:	bf00      	nop
  400354:	0003a97f 	.word	0x0003a97f
  400358:	e000e014 	.word	0xe000e014

0040035c <xPortStartScheduler>:
{
  40035c:	b508      	push	{r3, lr}
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
  40035e:	4b0c      	ldr	r3, [pc, #48]	; (400390 <xPortStartScheduler+0x34>)
  400360:	681a      	ldr	r2, [r3, #0]
  400362:	f442 0260 	orr.w	r2, r2, #14680064	; 0xe00000
  400366:	601a      	str	r2, [r3, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
  400368:	681a      	ldr	r2, [r3, #0]
  40036a:	f042 4260 	orr.w	r2, r2, #3758096384	; 0xe0000000
  40036e:	601a      	str	r2, [r3, #0]
	vPortSetupTimerInterrupt();
  400370:	4b08      	ldr	r3, [pc, #32]	; (400394 <xPortStartScheduler+0x38>)
  400372:	4798      	blx	r3
	uxCriticalNesting = 0;
  400374:	2200      	movs	r2, #0
  400376:	4b08      	ldr	r3, [pc, #32]	; (400398 <xPortStartScheduler+0x3c>)
  400378:	601a      	str	r2, [r3, #0]
	vPortEnableVFP();
  40037a:	4b08      	ldr	r3, [pc, #32]	; (40039c <xPortStartScheduler+0x40>)
  40037c:	4798      	blx	r3
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
  40037e:	4a08      	ldr	r2, [pc, #32]	; (4003a0 <xPortStartScheduler+0x44>)
  400380:	6813      	ldr	r3, [r2, #0]
  400382:	f043 4340 	orr.w	r3, r3, #3221225472	; 0xc0000000
  400386:	6013      	str	r3, [r2, #0]
	prvPortStartFirstTask();
  400388:	4b06      	ldr	r3, [pc, #24]	; (4003a4 <xPortStartScheduler+0x48>)
  40038a:	4798      	blx	r3
	prvTaskExitError();
  40038c:	4b06      	ldr	r3, [pc, #24]	; (4003a8 <xPortStartScheduler+0x4c>)
  40038e:	4798      	blx	r3
  400390:	e000ed20 	.word	0xe000ed20
  400394:	00400345 	.word	0x00400345
  400398:	20400000 	.word	0x20400000
  40039c:	0040020d 	.word	0x0040020d
  4003a0:	e000ef34 	.word	0xe000ef34
  4003a4:	004001ed 	.word	0x004001ed
  4003a8:	004001d5 	.word	0x004001d5

004003ac <pvPortMalloc>:
static size_t xNextFreeByte = ( size_t ) 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
  4003ac:	b538      	push	{r3, r4, r5, lr}
  4003ae:	4604      	mov	r4, r0
void *pvReturn = NULL;
static uint8_t *pucAlignedHeap = NULL;

	/* Ensure that blocks are always aligned to the required number of bytes. */
	#if portBYTE_ALIGNMENT != 1
		if( xWantedSize & portBYTE_ALIGNMENT_MASK )
  4003b0:	f010 0f07 	tst.w	r0, #7
  4003b4:	d002      	beq.n	4003bc <pvPortMalloc+0x10>
		{
			/* Byte alignment required. */
			xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
  4003b6:	f020 0407 	bic.w	r4, r0, #7
  4003ba:	3408      	adds	r4, #8
		}
	#endif

	vTaskSuspendAll();
  4003bc:	4b11      	ldr	r3, [pc, #68]	; (400404 <pvPortMalloc+0x58>)
  4003be:	4798      	blx	r3
	{
		if( pucAlignedHeap == NULL )
  4003c0:	4b11      	ldr	r3, [pc, #68]	; (400408 <pvPortMalloc+0x5c>)
  4003c2:	681b      	ldr	r3, [r3, #0]
  4003c4:	b193      	cbz	r3, 4003ec <pvPortMalloc+0x40>
			/* Ensure the heap starts on a correctly aligned boundary. */
			pucAlignedHeap = ( uint8_t * ) ( ( ( portPOINTER_SIZE_TYPE ) &ucHeap[ portBYTE_ALIGNMENT ] ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) );
		}

		/* Check there is enough room left for the allocation. */
		if( ( ( xNextFreeByte + xWantedSize ) < configADJUSTED_HEAP_SIZE ) &&
  4003c6:	4b11      	ldr	r3, [pc, #68]	; (40040c <pvPortMalloc+0x60>)
  4003c8:	681b      	ldr	r3, [r3, #0]
  4003ca:	441c      	add	r4, r3
  4003cc:	42a3      	cmp	r3, r4
  4003ce:	d213      	bcs.n	4003f8 <pvPortMalloc+0x4c>
  4003d0:	f24b 72f7 	movw	r2, #47095	; 0xb7f7
  4003d4:	4294      	cmp	r4, r2
  4003d6:	d80f      	bhi.n	4003f8 <pvPortMalloc+0x4c>
			( ( xNextFreeByte + xWantedSize ) > xNextFreeByte )	)/* Check for overflow. */
		{
			/* Return the next free byte then increment the index past this
			block. */
			pvReturn = pucAlignedHeap + xNextFreeByte;
  4003d8:	4a0b      	ldr	r2, [pc, #44]	; (400408 <pvPortMalloc+0x5c>)
  4003da:	6815      	ldr	r5, [r2, #0]
  4003dc:	441d      	add	r5, r3
			xNextFreeByte += xWantedSize;
  4003de:	4b0b      	ldr	r3, [pc, #44]	; (40040c <pvPortMalloc+0x60>)
  4003e0:	601c      	str	r4, [r3, #0]
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
  4003e2:	4b0b      	ldr	r3, [pc, #44]	; (400410 <pvPortMalloc+0x64>)
  4003e4:	4798      	blx	r3

	#if( configUSE_MALLOC_FAILED_HOOK == 1 )
	{
		if( pvReturn == NULL )
  4003e6:	b14d      	cbz	r5, 4003fc <pvPortMalloc+0x50>
		}
	}
	#endif

	return pvReturn;
}
  4003e8:	4628      	mov	r0, r5
  4003ea:	bd38      	pop	{r3, r4, r5, pc}
			pucAlignedHeap = ( uint8_t * ) ( ( ( portPOINTER_SIZE_TYPE ) &ucHeap[ portBYTE_ALIGNMENT ] ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) );
  4003ec:	4b09      	ldr	r3, [pc, #36]	; (400414 <pvPortMalloc+0x68>)
  4003ee:	f023 0307 	bic.w	r3, r3, #7
  4003f2:	4a05      	ldr	r2, [pc, #20]	; (400408 <pvPortMalloc+0x5c>)
  4003f4:	6013      	str	r3, [r2, #0]
  4003f6:	e7e6      	b.n	4003c6 <pvPortMalloc+0x1a>
	( void ) xTaskResumeAll();
  4003f8:	4b05      	ldr	r3, [pc, #20]	; (400410 <pvPortMalloc+0x64>)
  4003fa:	4798      	blx	r3
			vApplicationMallocFailedHook();
  4003fc:	4b06      	ldr	r3, [pc, #24]	; (400418 <pvPortMalloc+0x6c>)
  4003fe:	4798      	blx	r3
  400400:	2500      	movs	r5, #0
	return pvReturn;
  400402:	e7f1      	b.n	4003e8 <pvPortMalloc+0x3c>
  400404:	00400e19 	.word	0x00400e19
  400408:	204009d4 	.word	0x204009d4
  40040c:	2040c1d8 	.word	0x2040c1d8
  400410:	00400f6d 	.word	0x00400f6d
  400414:	204009e0 	.word	0x204009e0
  400418:	0040324b 	.word	0x0040324b

0040041c <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
  40041c:	4770      	bx	lr

0040041e <vListInitialise>:
void vListInitialise( List_t * const pxList )
{
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
  40041e:	f100 0308 	add.w	r3, r0, #8
  400422:	6043      	str	r3, [r0, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
  400424:	f04f 32ff 	mov.w	r2, #4294967295
  400428:	6082      	str	r2, [r0, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
  40042a:	60c3      	str	r3, [r0, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
  40042c:	6103      	str	r3, [r0, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
  40042e:	2300      	movs	r3, #0
  400430:	6003      	str	r3, [r0, #0]
  400432:	4770      	bx	lr

00400434 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pvContainer = NULL;
  400434:	2300      	movs	r3, #0
  400436:	6103      	str	r3, [r0, #16]
  400438:	4770      	bx	lr

0040043a <vListInsertEnd>:
}
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
ListItem_t * const pxIndex = pxList->pxIndex;
  40043a:	6843      	ldr	r3, [r0, #4]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
  40043c:	604b      	str	r3, [r1, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
  40043e:	689a      	ldr	r2, [r3, #8]
  400440:	608a      	str	r2, [r1, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
  400442:	689a      	ldr	r2, [r3, #8]
  400444:	6051      	str	r1, [r2, #4]
	pxIndex->pxPrevious = pxNewListItem;
  400446:	6099      	str	r1, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pvContainer = ( void * ) pxList;
  400448:	6108      	str	r0, [r1, #16]

	( pxList->uxNumberOfItems )++;
  40044a:	6803      	ldr	r3, [r0, #0]
  40044c:	3301      	adds	r3, #1
  40044e:	6003      	str	r3, [r0, #0]
  400450:	4770      	bx	lr

00400452 <vListInsert>:
}
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
  400452:	b430      	push	{r4, r5}
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
  400454:	680d      	ldr	r5, [r1, #0]
	new list item should be placed after it.  This ensures that TCB's which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
  400456:	f1b5 3fff 	cmp.w	r5, #4294967295
  40045a:	d002      	beq.n	400462 <vListInsert+0x10>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
  40045c:	f100 0208 	add.w	r2, r0, #8
  400460:	e002      	b.n	400468 <vListInsert+0x16>
		pxIterator = pxList->xListEnd.pxPrevious;
  400462:	6902      	ldr	r2, [r0, #16]
  400464:	e004      	b.n	400470 <vListInsert+0x1e>
		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
  400466:	461a      	mov	r2, r3
  400468:	6853      	ldr	r3, [r2, #4]
  40046a:	681c      	ldr	r4, [r3, #0]
  40046c:	42a5      	cmp	r5, r4
  40046e:	d2fa      	bcs.n	400466 <vListInsert+0x14>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
  400470:	6853      	ldr	r3, [r2, #4]
  400472:	604b      	str	r3, [r1, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
  400474:	6099      	str	r1, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
  400476:	608a      	str	r2, [r1, #8]
	pxIterator->pxNext = pxNewListItem;
  400478:	6051      	str	r1, [r2, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pvContainer = ( void * ) pxList;
  40047a:	6108      	str	r0, [r1, #16]

	( pxList->uxNumberOfItems )++;
  40047c:	6803      	ldr	r3, [r0, #0]
  40047e:	3301      	adds	r3, #1
  400480:	6003      	str	r3, [r0, #0]
}
  400482:	bc30      	pop	{r4, r5}
  400484:	4770      	bx	lr

00400486 <uxListRemove>:

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = ( List_t * ) pxItemToRemove->pvContainer;
  400486:	6903      	ldr	r3, [r0, #16]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
  400488:	6842      	ldr	r2, [r0, #4]
  40048a:	6881      	ldr	r1, [r0, #8]
  40048c:	6091      	str	r1, [r2, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
  40048e:	6882      	ldr	r2, [r0, #8]
  400490:	6841      	ldr	r1, [r0, #4]
  400492:	6051      	str	r1, [r2, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
  400494:	685a      	ldr	r2, [r3, #4]
  400496:	4290      	cmp	r0, r2
  400498:	d005      	beq.n	4004a6 <uxListRemove+0x20>
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pvContainer = NULL;
  40049a:	2200      	movs	r2, #0
  40049c:	6102      	str	r2, [r0, #16]
	( pxList->uxNumberOfItems )--;
  40049e:	6818      	ldr	r0, [r3, #0]
  4004a0:	3801      	subs	r0, #1
  4004a2:	6018      	str	r0, [r3, #0]

	return pxList->uxNumberOfItems;
}
  4004a4:	4770      	bx	lr
		pxList->pxIndex = pxItemToRemove->pxPrevious;
  4004a6:	6882      	ldr	r2, [r0, #8]
  4004a8:	605a      	str	r2, [r3, #4]
  4004aa:	e7f6      	b.n	40049a <uxListRemove+0x14>

004004ac <prvCopyDataToQueue>:

#endif /* configUSE_TRACE_FACILITY */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
  4004ac:	b538      	push	{r3, r4, r5, lr}
  4004ae:	4604      	mov	r4, r0
  4004b0:	4615      	mov	r5, r2
BaseType_t xReturn = pdFALSE;

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
  4004b2:	6c02      	ldr	r2, [r0, #64]	; 0x40
  4004b4:	b962      	cbnz	r2, 4004d0 <prvCopyDataToQueue+0x24>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
  4004b6:	6803      	ldr	r3, [r0, #0]
  4004b8:	b123      	cbz	r3, 4004c4 <prvCopyDataToQueue+0x18>
BaseType_t xReturn = pdFALSE;
  4004ba:	2000      	movs	r0, #0
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	++( pxQueue->uxMessagesWaiting );
  4004bc:	6ba3      	ldr	r3, [r4, #56]	; 0x38
  4004be:	3301      	adds	r3, #1
  4004c0:	63a3      	str	r3, [r4, #56]	; 0x38

	return xReturn;
}
  4004c2:	bd38      	pop	{r3, r4, r5, pc}
				xReturn = xTaskPriorityDisinherit( ( void * ) pxQueue->pxMutexHolder );
  4004c4:	6840      	ldr	r0, [r0, #4]
  4004c6:	4b18      	ldr	r3, [pc, #96]	; (400528 <prvCopyDataToQueue+0x7c>)
  4004c8:	4798      	blx	r3
				pxQueue->pxMutexHolder = NULL;
  4004ca:	2300      	movs	r3, #0
  4004cc:	6063      	str	r3, [r4, #4]
  4004ce:	e7f5      	b.n	4004bc <prvCopyDataToQueue+0x10>
	else if( xPosition == queueSEND_TO_BACK )
  4004d0:	b96d      	cbnz	r5, 4004ee <prvCopyDataToQueue+0x42>
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0. */
  4004d2:	6880      	ldr	r0, [r0, #8]
  4004d4:	4b15      	ldr	r3, [pc, #84]	; (40052c <prvCopyDataToQueue+0x80>)
  4004d6:	4798      	blx	r3
		pxQueue->pcWriteTo += pxQueue->uxItemSize;
  4004d8:	68a3      	ldr	r3, [r4, #8]
  4004da:	6c22      	ldr	r2, [r4, #64]	; 0x40
  4004dc:	4413      	add	r3, r2
  4004de:	60a3      	str	r3, [r4, #8]
		if( pxQueue->pcWriteTo >= pxQueue->pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
  4004e0:	6862      	ldr	r2, [r4, #4]
  4004e2:	4293      	cmp	r3, r2
  4004e4:	d31c      	bcc.n	400520 <prvCopyDataToQueue+0x74>
			pxQueue->pcWriteTo = pxQueue->pcHead;
  4004e6:	6823      	ldr	r3, [r4, #0]
  4004e8:	60a3      	str	r3, [r4, #8]
BaseType_t xReturn = pdFALSE;
  4004ea:	2000      	movs	r0, #0
  4004ec:	e7e6      	b.n	4004bc <prvCopyDataToQueue+0x10>
		( void ) memcpy( ( void * ) pxQueue->u.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
  4004ee:	68c0      	ldr	r0, [r0, #12]
  4004f0:	4b0e      	ldr	r3, [pc, #56]	; (40052c <prvCopyDataToQueue+0x80>)
  4004f2:	4798      	blx	r3
		pxQueue->u.pcReadFrom -= pxQueue->uxItemSize;
  4004f4:	6c22      	ldr	r2, [r4, #64]	; 0x40
  4004f6:	4252      	negs	r2, r2
  4004f8:	68e3      	ldr	r3, [r4, #12]
  4004fa:	4413      	add	r3, r2
  4004fc:	60e3      	str	r3, [r4, #12]
		if( pxQueue->u.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
  4004fe:	6821      	ldr	r1, [r4, #0]
  400500:	428b      	cmp	r3, r1
  400502:	d202      	bcs.n	40050a <prvCopyDataToQueue+0x5e>
			pxQueue->u.pcReadFrom = ( pxQueue->pcTail - pxQueue->uxItemSize );
  400504:	6863      	ldr	r3, [r4, #4]
  400506:	441a      	add	r2, r3
  400508:	60e2      	str	r2, [r4, #12]
		if( xPosition == queueOVERWRITE )
  40050a:	2d02      	cmp	r5, #2
  40050c:	d001      	beq.n	400512 <prvCopyDataToQueue+0x66>
BaseType_t xReturn = pdFALSE;
  40050e:	2000      	movs	r0, #0
  400510:	e7d4      	b.n	4004bc <prvCopyDataToQueue+0x10>
			if( pxQueue->uxMessagesWaiting > ( UBaseType_t ) 0 )
  400512:	6ba3      	ldr	r3, [r4, #56]	; 0x38
  400514:	b133      	cbz	r3, 400524 <prvCopyDataToQueue+0x78>
				--( pxQueue->uxMessagesWaiting );
  400516:	6ba3      	ldr	r3, [r4, #56]	; 0x38
  400518:	3b01      	subs	r3, #1
  40051a:	63a3      	str	r3, [r4, #56]	; 0x38
BaseType_t xReturn = pdFALSE;
  40051c:	2000      	movs	r0, #0
  40051e:	e7cd      	b.n	4004bc <prvCopyDataToQueue+0x10>
  400520:	2000      	movs	r0, #0
  400522:	e7cb      	b.n	4004bc <prvCopyDataToQueue+0x10>
  400524:	2000      	movs	r0, #0
  400526:	e7c9      	b.n	4004bc <prvCopyDataToQueue+0x10>
  400528:	004014c5 	.word	0x004014c5
  40052c:	004037b9 	.word	0x004037b9

00400530 <prvNotifyQueueSetContainer>:
/*-----------------------------------------------------------*/

#if ( configUSE_QUEUE_SETS == 1 )

	static BaseType_t prvNotifyQueueSetContainer( const Queue_t * const pxQueue, const BaseType_t xCopyPosition )
	{
  400530:	b530      	push	{r4, r5, lr}
  400532:	b083      	sub	sp, #12
  400534:	9001      	str	r0, [sp, #4]
	Queue_t *pxQueueSetContainer = pxQueue->pxQueueSetContainer;
  400536:	6d44      	ldr	r4, [r0, #84]	; 0x54
		/* This function must be called form a critical section. */

		configASSERT( pxQueueSetContainer );
		configASSERT( pxQueueSetContainer->uxMessagesWaiting < pxQueueSetContainer->uxLength );

		if( pxQueueSetContainer->uxMessagesWaiting < pxQueueSetContainer->uxLength )
  400538:	6ba2      	ldr	r2, [r4, #56]	; 0x38
  40053a:	6be3      	ldr	r3, [r4, #60]	; 0x3c
  40053c:	429a      	cmp	r2, r3
  40053e:	d303      	bcc.n	400548 <prvNotifyQueueSetContainer+0x18>
	BaseType_t xReturn = pdFALSE;
  400540:	2500      	movs	r5, #0
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
	}
  400542:	4628      	mov	r0, r5
  400544:	b003      	add	sp, #12
  400546:	bd30      	pop	{r4, r5, pc}
  400548:	460a      	mov	r2, r1
			xReturn = prvCopyDataToQueue( pxQueueSetContainer, &pxQueue, xCopyPosition );
  40054a:	a901      	add	r1, sp, #4
  40054c:	4620      	mov	r0, r4
  40054e:	4b0b      	ldr	r3, [pc, #44]	; (40057c <prvNotifyQueueSetContainer+0x4c>)
  400550:	4798      	blx	r3
  400552:	4605      	mov	r5, r0
			if( pxQueueSetContainer->xTxLock == queueUNLOCKED )
  400554:	6ca3      	ldr	r3, [r4, #72]	; 0x48
  400556:	f1b3 3fff 	cmp.w	r3, #4294967295
  40055a:	d003      	beq.n	400564 <prvNotifyQueueSetContainer+0x34>
				( pxQueueSetContainer->xTxLock )++;
  40055c:	6ca3      	ldr	r3, [r4, #72]	; 0x48
  40055e:	3301      	adds	r3, #1
  400560:	64a3      	str	r3, [r4, #72]	; 0x48
  400562:	e7ee      	b.n	400542 <prvNotifyQueueSetContainer+0x12>
				if( listLIST_IS_EMPTY( &( pxQueueSetContainer->xTasksWaitingToReceive ) ) == pdFALSE )
  400564:	6a63      	ldr	r3, [r4, #36]	; 0x24
  400566:	2b00      	cmp	r3, #0
  400568:	d0eb      	beq.n	400542 <prvNotifyQueueSetContainer+0x12>
					if( xTaskRemoveFromEventList( &( pxQueueSetContainer->xTasksWaitingToReceive ) ) != pdFALSE )
  40056a:	f104 0024 	add.w	r0, r4, #36	; 0x24
  40056e:	4b04      	ldr	r3, [pc, #16]	; (400580 <prvNotifyQueueSetContainer+0x50>)
  400570:	4798      	blx	r3
  400572:	2800      	cmp	r0, #0
						xReturn = pdTRUE;
  400574:	bf18      	it	ne
  400576:	2501      	movne	r5, #1
  400578:	e7e3      	b.n	400542 <prvNotifyQueueSetContainer+0x12>
  40057a:	bf00      	nop
  40057c:	004004ad 	.word	0x004004ad
  400580:	004012f9 	.word	0x004012f9

00400584 <prvCopyDataFromQueue>:
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
  400584:	6c02      	ldr	r2, [r0, #64]	; 0x40
  400586:	b172      	cbz	r2, 4005a6 <prvCopyDataFromQueue+0x22>
{
  400588:	b510      	push	{r4, lr}
		pxQueue->u.pcReadFrom += pxQueue->uxItemSize;
  40058a:	68c3      	ldr	r3, [r0, #12]
  40058c:	4413      	add	r3, r2
  40058e:	60c3      	str	r3, [r0, #12]
		if( pxQueue->u.pcReadFrom >= pxQueue->pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
  400590:	6844      	ldr	r4, [r0, #4]
  400592:	42a3      	cmp	r3, r4
  400594:	d301      	bcc.n	40059a <prvCopyDataFromQueue+0x16>
			pxQueue->u.pcReadFrom = pxQueue->pcHead;
  400596:	6803      	ldr	r3, [r0, #0]
  400598:	60c3      	str	r3, [r0, #12]
  40059a:	460c      	mov	r4, r1
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0. */
  40059c:	68c1      	ldr	r1, [r0, #12]
  40059e:	4620      	mov	r0, r4
  4005a0:	4b01      	ldr	r3, [pc, #4]	; (4005a8 <prvCopyDataFromQueue+0x24>)
  4005a2:	4798      	blx	r3
  4005a4:	bd10      	pop	{r4, pc}
  4005a6:	4770      	bx	lr
  4005a8:	004037b9 	.word	0x004037b9

004005ac <prvUnlockQueue>:
{
  4005ac:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  4005ae:	4604      	mov	r4, r0
	taskENTER_CRITICAL();
  4005b0:	4b22      	ldr	r3, [pc, #136]	; (40063c <prvUnlockQueue+0x90>)
  4005b2:	4798      	blx	r3
		while( pxQueue->xTxLock > queueLOCKED_UNMODIFIED )
  4005b4:	6ca3      	ldr	r3, [r4, #72]	; 0x48
  4005b6:	2b00      	cmp	r3, #0
  4005b8:	dd1b      	ble.n	4005f2 <prvUnlockQueue+0x46>
					if( prvNotifyQueueSetContainer( pxQueue, queueSEND_TO_BACK ) == pdTRUE )
  4005ba:	4d21      	ldr	r5, [pc, #132]	; (400640 <prvUnlockQueue+0x94>)
						vTaskMissedYield();
  4005bc:	4f21      	ldr	r7, [pc, #132]	; (400644 <prvUnlockQueue+0x98>)
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
  4005be:	4e22      	ldr	r6, [pc, #136]	; (400648 <prvUnlockQueue+0x9c>)
  4005c0:	e00b      	b.n	4005da <prvUnlockQueue+0x2e>
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
  4005c2:	6a63      	ldr	r3, [r4, #36]	; 0x24
  4005c4:	b1ab      	cbz	r3, 4005f2 <prvUnlockQueue+0x46>
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
  4005c6:	f104 0024 	add.w	r0, r4, #36	; 0x24
  4005ca:	47b0      	blx	r6
  4005cc:	b978      	cbnz	r0, 4005ee <prvUnlockQueue+0x42>
			--( pxQueue->xTxLock );
  4005ce:	6ca3      	ldr	r3, [r4, #72]	; 0x48
  4005d0:	3b01      	subs	r3, #1
  4005d2:	64a3      	str	r3, [r4, #72]	; 0x48
		while( pxQueue->xTxLock > queueLOCKED_UNMODIFIED )
  4005d4:	6ca3      	ldr	r3, [r4, #72]	; 0x48
  4005d6:	2b00      	cmp	r3, #0
  4005d8:	dd0b      	ble.n	4005f2 <prvUnlockQueue+0x46>
				if( pxQueue->pxQueueSetContainer != NULL )
  4005da:	6d63      	ldr	r3, [r4, #84]	; 0x54
  4005dc:	2b00      	cmp	r3, #0
  4005de:	d0f0      	beq.n	4005c2 <prvUnlockQueue+0x16>
					if( prvNotifyQueueSetContainer( pxQueue, queueSEND_TO_BACK ) == pdTRUE )
  4005e0:	2100      	movs	r1, #0
  4005e2:	4620      	mov	r0, r4
  4005e4:	47a8      	blx	r5
  4005e6:	2801      	cmp	r0, #1
  4005e8:	d1f1      	bne.n	4005ce <prvUnlockQueue+0x22>
						vTaskMissedYield();
  4005ea:	47b8      	blx	r7
  4005ec:	e7ef      	b.n	4005ce <prvUnlockQueue+0x22>
							vTaskMissedYield();
  4005ee:	47b8      	blx	r7
  4005f0:	e7ed      	b.n	4005ce <prvUnlockQueue+0x22>
		pxQueue->xTxLock = queueUNLOCKED;
  4005f2:	f04f 33ff 	mov.w	r3, #4294967295
  4005f6:	64a3      	str	r3, [r4, #72]	; 0x48
	taskEXIT_CRITICAL();
  4005f8:	4b14      	ldr	r3, [pc, #80]	; (40064c <prvUnlockQueue+0xa0>)
  4005fa:	4798      	blx	r3
	taskENTER_CRITICAL();
  4005fc:	4b0f      	ldr	r3, [pc, #60]	; (40063c <prvUnlockQueue+0x90>)
  4005fe:	4798      	blx	r3
		while( pxQueue->xRxLock > queueLOCKED_UNMODIFIED )
  400600:	6c63      	ldr	r3, [r4, #68]	; 0x44
  400602:	2b00      	cmp	r3, #0
  400604:	dd14      	ble.n	400630 <prvUnlockQueue+0x84>
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
  400606:	6923      	ldr	r3, [r4, #16]
  400608:	b193      	cbz	r3, 400630 <prvUnlockQueue+0x84>
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
  40060a:	f104 0610 	add.w	r6, r4, #16
  40060e:	4d0e      	ldr	r5, [pc, #56]	; (400648 <prvUnlockQueue+0x9c>)
					vTaskMissedYield();
  400610:	4f0c      	ldr	r7, [pc, #48]	; (400644 <prvUnlockQueue+0x98>)
  400612:	e007      	b.n	400624 <prvUnlockQueue+0x78>
				--( pxQueue->xRxLock );
  400614:	6c63      	ldr	r3, [r4, #68]	; 0x44
  400616:	3b01      	subs	r3, #1
  400618:	6463      	str	r3, [r4, #68]	; 0x44
		while( pxQueue->xRxLock > queueLOCKED_UNMODIFIED )
  40061a:	6c63      	ldr	r3, [r4, #68]	; 0x44
  40061c:	2b00      	cmp	r3, #0
  40061e:	dd07      	ble.n	400630 <prvUnlockQueue+0x84>
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
  400620:	6923      	ldr	r3, [r4, #16]
  400622:	b12b      	cbz	r3, 400630 <prvUnlockQueue+0x84>
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
  400624:	4630      	mov	r0, r6
  400626:	47a8      	blx	r5
  400628:	2800      	cmp	r0, #0
  40062a:	d0f3      	beq.n	400614 <prvUnlockQueue+0x68>
					vTaskMissedYield();
  40062c:	47b8      	blx	r7
  40062e:	e7f1      	b.n	400614 <prvUnlockQueue+0x68>
		pxQueue->xRxLock = queueUNLOCKED;
  400630:	f04f 33ff 	mov.w	r3, #4294967295
  400634:	6463      	str	r3, [r4, #68]	; 0x44
	taskEXIT_CRITICAL();
  400636:	4b05      	ldr	r3, [pc, #20]	; (40064c <prvUnlockQueue+0xa0>)
  400638:	4798      	blx	r3
  40063a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  40063c:	0040026d 	.word	0x0040026d
  400640:	00400531 	.word	0x00400531
  400644:	004013f5 	.word	0x004013f5
  400648:	004012f9 	.word	0x004012f9
  40064c:	00400291 	.word	0x00400291

00400650 <xQueueGenericReset>:
{
  400650:	b538      	push	{r3, r4, r5, lr}
  400652:	4604      	mov	r4, r0
  400654:	460d      	mov	r5, r1
	taskENTER_CRITICAL();
  400656:	4b18      	ldr	r3, [pc, #96]	; (4006b8 <xQueueGenericReset+0x68>)
  400658:	4798      	blx	r3
		pxQueue->pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize );
  40065a:	6822      	ldr	r2, [r4, #0]
  40065c:	6c21      	ldr	r1, [r4, #64]	; 0x40
  40065e:	6be3      	ldr	r3, [r4, #60]	; 0x3c
  400660:	fb03 f301 	mul.w	r3, r3, r1
  400664:	18d0      	adds	r0, r2, r3
  400666:	6060      	str	r0, [r4, #4]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
  400668:	2000      	movs	r0, #0
  40066a:	63a0      	str	r0, [r4, #56]	; 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
  40066c:	60a2      	str	r2, [r4, #8]
		pxQueue->u.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - ( UBaseType_t ) 1U ) * pxQueue->uxItemSize );
  40066e:	1a5b      	subs	r3, r3, r1
  400670:	4413      	add	r3, r2
  400672:	60e3      	str	r3, [r4, #12]
		pxQueue->xRxLock = queueUNLOCKED;
  400674:	f04f 33ff 	mov.w	r3, #4294967295
  400678:	6463      	str	r3, [r4, #68]	; 0x44
		pxQueue->xTxLock = queueUNLOCKED;
  40067a:	64a3      	str	r3, [r4, #72]	; 0x48
		if( xNewQueue == pdFALSE )
  40067c:	b9a5      	cbnz	r5, 4006a8 <xQueueGenericReset+0x58>
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
  40067e:	6923      	ldr	r3, [r4, #16]
  400680:	b91b      	cbnz	r3, 40068a <xQueueGenericReset+0x3a>
	taskEXIT_CRITICAL();
  400682:	4b0e      	ldr	r3, [pc, #56]	; (4006bc <xQueueGenericReset+0x6c>)
  400684:	4798      	blx	r3
}
  400686:	2001      	movs	r0, #1
  400688:	bd38      	pop	{r3, r4, r5, pc}
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) == pdTRUE )
  40068a:	f104 0010 	add.w	r0, r4, #16
  40068e:	4b0c      	ldr	r3, [pc, #48]	; (4006c0 <xQueueGenericReset+0x70>)
  400690:	4798      	blx	r3
  400692:	2801      	cmp	r0, #1
  400694:	d1f5      	bne.n	400682 <xQueueGenericReset+0x32>
					queueYIELD_IF_USING_PREEMPTION();
  400696:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
  40069a:	4b0a      	ldr	r3, [pc, #40]	; (4006c4 <xQueueGenericReset+0x74>)
  40069c:	601a      	str	r2, [r3, #0]
  40069e:	f3bf 8f4f 	dsb	sy
  4006a2:	f3bf 8f6f 	isb	sy
  4006a6:	e7ec      	b.n	400682 <xQueueGenericReset+0x32>
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
  4006a8:	f104 0010 	add.w	r0, r4, #16
  4006ac:	4d06      	ldr	r5, [pc, #24]	; (4006c8 <xQueueGenericReset+0x78>)
  4006ae:	47a8      	blx	r5
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
  4006b0:	f104 0024 	add.w	r0, r4, #36	; 0x24
  4006b4:	47a8      	blx	r5
  4006b6:	e7e4      	b.n	400682 <xQueueGenericReset+0x32>
  4006b8:	0040026d 	.word	0x0040026d
  4006bc:	00400291 	.word	0x00400291
  4006c0:	004012f9 	.word	0x004012f9
  4006c4:	e000ed04 	.word	0xe000ed04
  4006c8:	0040041f 	.word	0x0040041f

004006cc <xQueueGenericCreate>:
{
  4006cc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  4006ce:	4605      	mov	r5, r0
  4006d0:	4617      	mov	r7, r2
	if( uxItemSize == ( UBaseType_t ) 0 )
  4006d2:	460e      	mov	r6, r1
  4006d4:	b159      	cbz	r1, 4006ee <xQueueGenericCreate+0x22>
		xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ) + ( size_t ) 1; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
  4006d6:	fb00 f001 	mul.w	r0, r0, r1
	pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes );
  4006da:	3059      	adds	r0, #89	; 0x59
  4006dc:	4b0d      	ldr	r3, [pc, #52]	; (400714 <xQueueGenericCreate+0x48>)
  4006de:	4798      	blx	r3
	if( pxNewQueue != NULL )
  4006e0:	4604      	mov	r4, r0
  4006e2:	b118      	cbz	r0, 4006ec <xQueueGenericCreate+0x20>
			pxNewQueue->pcHead = ( ( int8_t * ) pxNewQueue ) + sizeof( Queue_t );
  4006e4:	f100 0358 	add.w	r3, r0, #88	; 0x58
  4006e8:	6003      	str	r3, [r0, #0]
  4006ea:	e006      	b.n	4006fa <xQueueGenericCreate+0x2e>
  4006ec:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes );
  4006ee:	2058      	movs	r0, #88	; 0x58
  4006f0:	4b08      	ldr	r3, [pc, #32]	; (400714 <xQueueGenericCreate+0x48>)
  4006f2:	4798      	blx	r3
	if( pxNewQueue != NULL )
  4006f4:	4604      	mov	r4, r0
  4006f6:	b160      	cbz	r0, 400712 <xQueueGenericCreate+0x46>
			pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
  4006f8:	6024      	str	r4, [r4, #0]
		pxNewQueue->uxLength = uxQueueLength;
  4006fa:	63e5      	str	r5, [r4, #60]	; 0x3c
		pxNewQueue->uxItemSize = uxItemSize;
  4006fc:	6426      	str	r6, [r4, #64]	; 0x40
		( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
  4006fe:	2101      	movs	r1, #1
  400700:	4620      	mov	r0, r4
  400702:	4b05      	ldr	r3, [pc, #20]	; (400718 <xQueueGenericCreate+0x4c>)
  400704:	4798      	blx	r3
			pxNewQueue->ucQueueType = ucQueueType;
  400706:	f884 7050 	strb.w	r7, [r4, #80]	; 0x50
			pxNewQueue->pxQueueSetContainer = NULL;
  40070a:	2300      	movs	r3, #0
  40070c:	6563      	str	r3, [r4, #84]	; 0x54
  40070e:	4620      	mov	r0, r4
	return xReturn;
  400710:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
}
  400712:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  400714:	004003ad 	.word	0x004003ad
  400718:	00400651 	.word	0x00400651

0040071c <xQueueGenericSend>:
{
  40071c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  400720:	b085      	sub	sp, #20
  400722:	4604      	mov	r4, r0
  400724:	468a      	mov	sl, r1
  400726:	9201      	str	r2, [sp, #4]
  400728:	461f      	mov	r7, r3
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
  40072a:	2600      	movs	r6, #0
		taskENTER_CRITICAL();
  40072c:	4d4a      	ldr	r5, [pc, #296]	; (400858 <xQueueGenericSend+0x13c>)
					vTaskSetTimeOutState( &xTimeOut );
  40072e:	f8df 8154 	ldr.w	r8, [pc, #340]	; 400884 <xQueueGenericSend+0x168>
					portYIELD_WITHIN_API();
  400732:	f8df 9134 	ldr.w	r9, [pc, #308]	; 400868 <xQueueGenericSend+0x14c>
  400736:	e04a      	b.n	4007ce <xQueueGenericSend+0xb2>
				xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
  400738:	463a      	mov	r2, r7
  40073a:	4651      	mov	r1, sl
  40073c:	4620      	mov	r0, r4
  40073e:	4b47      	ldr	r3, [pc, #284]	; (40085c <xQueueGenericSend+0x140>)
  400740:	4798      	blx	r3
					if( pxQueue->pxQueueSetContainer != NULL )
  400742:	6d63      	ldr	r3, [r4, #84]	; 0x54
  400744:	b1a3      	cbz	r3, 400770 <xQueueGenericSend+0x54>
						if( prvNotifyQueueSetContainer( pxQueue, xCopyPosition ) == pdTRUE )
  400746:	4639      	mov	r1, r7
  400748:	4620      	mov	r0, r4
  40074a:	4b45      	ldr	r3, [pc, #276]	; (400860 <xQueueGenericSend+0x144>)
  40074c:	4798      	blx	r3
  40074e:	2801      	cmp	r0, #1
  400750:	d005      	beq.n	40075e <xQueueGenericSend+0x42>
				taskEXIT_CRITICAL();
  400752:	4b44      	ldr	r3, [pc, #272]	; (400864 <xQueueGenericSend+0x148>)
  400754:	4798      	blx	r3
				return pdPASS;
  400756:	2001      	movs	r0, #1
}
  400758:	b005      	add	sp, #20
  40075a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
							queueYIELD_IF_USING_PREEMPTION();
  40075e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
  400762:	4b41      	ldr	r3, [pc, #260]	; (400868 <xQueueGenericSend+0x14c>)
  400764:	601a      	str	r2, [r3, #0]
  400766:	f3bf 8f4f 	dsb	sy
  40076a:	f3bf 8f6f 	isb	sy
  40076e:	e7f0      	b.n	400752 <xQueueGenericSend+0x36>
						if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
  400770:	6a63      	ldr	r3, [r4, #36]	; 0x24
  400772:	b953      	cbnz	r3, 40078a <xQueueGenericSend+0x6e>
						else if( xYieldRequired != pdFALSE )
  400774:	2800      	cmp	r0, #0
  400776:	d0ec      	beq.n	400752 <xQueueGenericSend+0x36>
							queueYIELD_IF_USING_PREEMPTION();
  400778:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
  40077c:	4b3a      	ldr	r3, [pc, #232]	; (400868 <xQueueGenericSend+0x14c>)
  40077e:	601a      	str	r2, [r3, #0]
  400780:	f3bf 8f4f 	dsb	sy
  400784:	f3bf 8f6f 	isb	sy
  400788:	e7e3      	b.n	400752 <xQueueGenericSend+0x36>
							if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) == pdTRUE )
  40078a:	f104 0024 	add.w	r0, r4, #36	; 0x24
  40078e:	4b37      	ldr	r3, [pc, #220]	; (40086c <xQueueGenericSend+0x150>)
  400790:	4798      	blx	r3
  400792:	2801      	cmp	r0, #1
  400794:	d1dd      	bne.n	400752 <xQueueGenericSend+0x36>
								queueYIELD_IF_USING_PREEMPTION();
  400796:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
  40079a:	4b33      	ldr	r3, [pc, #204]	; (400868 <xQueueGenericSend+0x14c>)
  40079c:	601a      	str	r2, [r3, #0]
  40079e:	f3bf 8f4f 	dsb	sy
  4007a2:	f3bf 8f6f 	isb	sy
  4007a6:	e7d4      	b.n	400752 <xQueueGenericSend+0x36>
					taskEXIT_CRITICAL();
  4007a8:	4b2e      	ldr	r3, [pc, #184]	; (400864 <xQueueGenericSend+0x148>)
  4007aa:	4798      	blx	r3
					return errQUEUE_FULL;
  4007ac:	2000      	movs	r0, #0
  4007ae:	e7d3      	b.n	400758 <xQueueGenericSend+0x3c>
					vTaskSetTimeOutState( &xTimeOut );
  4007b0:	a802      	add	r0, sp, #8
  4007b2:	47c0      	blx	r8
  4007b4:	e017      	b.n	4007e6 <xQueueGenericSend+0xca>
		prvLockQueue( pxQueue );
  4007b6:	2300      	movs	r3, #0
  4007b8:	6463      	str	r3, [r4, #68]	; 0x44
  4007ba:	e01d      	b.n	4007f8 <xQueueGenericSend+0xdc>
  4007bc:	2300      	movs	r3, #0
  4007be:	64a3      	str	r3, [r4, #72]	; 0x48
  4007c0:	e01e      	b.n	400800 <xQueueGenericSend+0xe4>
				prvUnlockQueue( pxQueue );
  4007c2:	4620      	mov	r0, r4
  4007c4:	4b2a      	ldr	r3, [pc, #168]	; (400870 <xQueueGenericSend+0x154>)
  4007c6:	4798      	blx	r3
				( void ) xTaskResumeAll();
  4007c8:	4b2a      	ldr	r3, [pc, #168]	; (400874 <xQueueGenericSend+0x158>)
  4007ca:	4798      	blx	r3
  4007cc:	2601      	movs	r6, #1
		taskENTER_CRITICAL();
  4007ce:	47a8      	blx	r5
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
  4007d0:	6ba2      	ldr	r2, [r4, #56]	; 0x38
  4007d2:	6be3      	ldr	r3, [r4, #60]	; 0x3c
  4007d4:	429a      	cmp	r2, r3
  4007d6:	d3af      	bcc.n	400738 <xQueueGenericSend+0x1c>
  4007d8:	2f02      	cmp	r7, #2
  4007da:	d0ad      	beq.n	400738 <xQueueGenericSend+0x1c>
				if( xTicksToWait == ( TickType_t ) 0 )
  4007dc:	9b01      	ldr	r3, [sp, #4]
  4007de:	2b00      	cmp	r3, #0
  4007e0:	d0e2      	beq.n	4007a8 <xQueueGenericSend+0x8c>
				else if( xEntryTimeSet == pdFALSE )
  4007e2:	2e00      	cmp	r6, #0
  4007e4:	d0e4      	beq.n	4007b0 <xQueueGenericSend+0x94>
		taskEXIT_CRITICAL();
  4007e6:	4b1f      	ldr	r3, [pc, #124]	; (400864 <xQueueGenericSend+0x148>)
  4007e8:	4798      	blx	r3
		vTaskSuspendAll();
  4007ea:	4b23      	ldr	r3, [pc, #140]	; (400878 <xQueueGenericSend+0x15c>)
  4007ec:	4798      	blx	r3
		prvLockQueue( pxQueue );
  4007ee:	47a8      	blx	r5
  4007f0:	6c63      	ldr	r3, [r4, #68]	; 0x44
  4007f2:	f1b3 3fff 	cmp.w	r3, #4294967295
  4007f6:	d0de      	beq.n	4007b6 <xQueueGenericSend+0x9a>
  4007f8:	6ca3      	ldr	r3, [r4, #72]	; 0x48
  4007fa:	f1b3 3fff 	cmp.w	r3, #4294967295
  4007fe:	d0dd      	beq.n	4007bc <xQueueGenericSend+0xa0>
  400800:	4b18      	ldr	r3, [pc, #96]	; (400864 <xQueueGenericSend+0x148>)
  400802:	4798      	blx	r3
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
  400804:	a901      	add	r1, sp, #4
  400806:	a802      	add	r0, sp, #8
  400808:	4b1c      	ldr	r3, [pc, #112]	; (40087c <xQueueGenericSend+0x160>)
  40080a:	4798      	blx	r3
  40080c:	b9e0      	cbnz	r0, 400848 <xQueueGenericSend+0x12c>
	taskENTER_CRITICAL();
  40080e:	47a8      	blx	r5
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
  400810:	f8d4 b038 	ldr.w	fp, [r4, #56]	; 0x38
  400814:	6be6      	ldr	r6, [r4, #60]	; 0x3c
	taskEXIT_CRITICAL();
  400816:	4b13      	ldr	r3, [pc, #76]	; (400864 <xQueueGenericSend+0x148>)
  400818:	4798      	blx	r3
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
  40081a:	45b3      	cmp	fp, r6
  40081c:	d1d1      	bne.n	4007c2 <xQueueGenericSend+0xa6>
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
  40081e:	9901      	ldr	r1, [sp, #4]
  400820:	f104 0010 	add.w	r0, r4, #16
  400824:	4b16      	ldr	r3, [pc, #88]	; (400880 <xQueueGenericSend+0x164>)
  400826:	4798      	blx	r3
				prvUnlockQueue( pxQueue );
  400828:	4620      	mov	r0, r4
  40082a:	4b11      	ldr	r3, [pc, #68]	; (400870 <xQueueGenericSend+0x154>)
  40082c:	4798      	blx	r3
				if( xTaskResumeAll() == pdFALSE )
  40082e:	4b11      	ldr	r3, [pc, #68]	; (400874 <xQueueGenericSend+0x158>)
  400830:	4798      	blx	r3
  400832:	2800      	cmp	r0, #0
  400834:	d1ca      	bne.n	4007cc <xQueueGenericSend+0xb0>
					portYIELD_WITHIN_API();
  400836:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
  40083a:	f8c9 3000 	str.w	r3, [r9]
  40083e:	f3bf 8f4f 	dsb	sy
  400842:	f3bf 8f6f 	isb	sy
  400846:	e7c1      	b.n	4007cc <xQueueGenericSend+0xb0>
			prvUnlockQueue( pxQueue );
  400848:	4620      	mov	r0, r4
  40084a:	4b09      	ldr	r3, [pc, #36]	; (400870 <xQueueGenericSend+0x154>)
  40084c:	4798      	blx	r3
			( void ) xTaskResumeAll();
  40084e:	4b09      	ldr	r3, [pc, #36]	; (400874 <xQueueGenericSend+0x158>)
  400850:	4798      	blx	r3
			return errQUEUE_FULL;
  400852:	2000      	movs	r0, #0
  400854:	e780      	b.n	400758 <xQueueGenericSend+0x3c>
  400856:	bf00      	nop
  400858:	0040026d 	.word	0x0040026d
  40085c:	004004ad 	.word	0x004004ad
  400860:	00400531 	.word	0x00400531
  400864:	00400291 	.word	0x00400291
  400868:	e000ed04 	.word	0xe000ed04
  40086c:	004012f9 	.word	0x004012f9
  400870:	004005ad 	.word	0x004005ad
  400874:	00400f6d 	.word	0x00400f6d
  400878:	00400e19 	.word	0x00400e19
  40087c:	00401391 	.word	0x00401391
  400880:	00401225 	.word	0x00401225
  400884:	00401379 	.word	0x00401379

00400888 <xQueueGenericSendFromISR>:
{
  400888:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	__asm volatile
  40088a:	f3ef 8711 	mrs	r7, BASEPRI
  40088e:	f04f 0480 	mov.w	r4, #128	; 0x80
  400892:	b672      	cpsid	i
  400894:	f384 8811 	msr	BASEPRI, r4
  400898:	f3bf 8f6f 	isb	sy
  40089c:	f3bf 8f4f 	dsb	sy
  4008a0:	b662      	cpsie	i
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
  4008a2:	6b85      	ldr	r5, [r0, #56]	; 0x38
  4008a4:	6bc4      	ldr	r4, [r0, #60]	; 0x3c
  4008a6:	42a5      	cmp	r5, r4
  4008a8:	d305      	bcc.n	4008b6 <xQueueGenericSendFromISR+0x2e>
  4008aa:	2b02      	cmp	r3, #2
  4008ac:	d003      	beq.n	4008b6 <xQueueGenericSendFromISR+0x2e>
			xReturn = errQUEUE_FULL;
  4008ae:	2000      	movs	r0, #0
	__asm volatile
  4008b0:	f387 8811 	msr	BASEPRI, r7
}
  4008b4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  4008b6:	461d      	mov	r5, r3
  4008b8:	4616      	mov	r6, r2
  4008ba:	4604      	mov	r4, r0
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
  4008bc:	461a      	mov	r2, r3
  4008be:	4b13      	ldr	r3, [pc, #76]	; (40090c <xQueueGenericSendFromISR+0x84>)
  4008c0:	4798      	blx	r3
			if( pxQueue->xTxLock == queueUNLOCKED )
  4008c2:	6ca3      	ldr	r3, [r4, #72]	; 0x48
  4008c4:	f1b3 3fff 	cmp.w	r3, #4294967295
  4008c8:	d004      	beq.n	4008d4 <xQueueGenericSendFromISR+0x4c>
				++( pxQueue->xTxLock );
  4008ca:	6ca3      	ldr	r3, [r4, #72]	; 0x48
  4008cc:	3301      	adds	r3, #1
  4008ce:	64a3      	str	r3, [r4, #72]	; 0x48
			xReturn = pdPASS;
  4008d0:	2001      	movs	r0, #1
  4008d2:	e7ed      	b.n	4008b0 <xQueueGenericSendFromISR+0x28>
					if( pxQueue->pxQueueSetContainer != NULL )
  4008d4:	6d63      	ldr	r3, [r4, #84]	; 0x54
  4008d6:	b143      	cbz	r3, 4008ea <xQueueGenericSendFromISR+0x62>
						if( prvNotifyQueueSetContainer( pxQueue, xCopyPosition ) == pdTRUE )
  4008d8:	4629      	mov	r1, r5
  4008da:	4620      	mov	r0, r4
  4008dc:	4b0c      	ldr	r3, [pc, #48]	; (400910 <xQueueGenericSendFromISR+0x88>)
  4008de:	4798      	blx	r3
							if( pxHigherPriorityTaskWoken != NULL )
  4008e0:	b186      	cbz	r6, 400904 <xQueueGenericSendFromISR+0x7c>
  4008e2:	2801      	cmp	r0, #1
  4008e4:	d10e      	bne.n	400904 <xQueueGenericSendFromISR+0x7c>
								*pxHigherPriorityTaskWoken = pdTRUE;
  4008e6:	6030      	str	r0, [r6, #0]
  4008e8:	e7e2      	b.n	4008b0 <xQueueGenericSendFromISR+0x28>
						if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
  4008ea:	6a63      	ldr	r3, [r4, #36]	; 0x24
  4008ec:	b90b      	cbnz	r3, 4008f2 <xQueueGenericSendFromISR+0x6a>
			xReturn = pdPASS;
  4008ee:	2001      	movs	r0, #1
  4008f0:	e7de      	b.n	4008b0 <xQueueGenericSendFromISR+0x28>
							if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
  4008f2:	f104 0024 	add.w	r0, r4, #36	; 0x24
  4008f6:	4b07      	ldr	r3, [pc, #28]	; (400914 <xQueueGenericSendFromISR+0x8c>)
  4008f8:	4798      	blx	r3
								if( pxHigherPriorityTaskWoken != NULL )
  4008fa:	b12e      	cbz	r6, 400908 <xQueueGenericSendFromISR+0x80>
  4008fc:	b120      	cbz	r0, 400908 <xQueueGenericSendFromISR+0x80>
									*pxHigherPriorityTaskWoken = pdTRUE;
  4008fe:	2001      	movs	r0, #1
  400900:	6030      	str	r0, [r6, #0]
  400902:	e7d5      	b.n	4008b0 <xQueueGenericSendFromISR+0x28>
			xReturn = pdPASS;
  400904:	2001      	movs	r0, #1
  400906:	e7d3      	b.n	4008b0 <xQueueGenericSendFromISR+0x28>
  400908:	2001      	movs	r0, #1
  40090a:	e7d1      	b.n	4008b0 <xQueueGenericSendFromISR+0x28>
  40090c:	004004ad 	.word	0x004004ad
  400910:	00400531 	.word	0x00400531
  400914:	004012f9 	.word	0x004012f9

00400918 <xQueueGenericReceive>:
{
  400918:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  40091c:	b084      	sub	sp, #16
  40091e:	4604      	mov	r4, r0
  400920:	468a      	mov	sl, r1
  400922:	9201      	str	r2, [sp, #4]
  400924:	4699      	mov	r9, r3
BaseType_t xEntryTimeSet = pdFALSE;
  400926:	2600      	movs	r6, #0
		taskENTER_CRITICAL();
  400928:	4d4d      	ldr	r5, [pc, #308]	; (400a60 <xQueueGenericReceive+0x148>)
					vTaskSetTimeOutState( &xTimeOut );
  40092a:	f8df 8164 	ldr.w	r8, [pc, #356]	; 400a90 <xQueueGenericReceive+0x178>
					portYIELD_WITHIN_API();
  40092e:	4f4d      	ldr	r7, [pc, #308]	; (400a64 <xQueueGenericReceive+0x14c>)
  400930:	e054      	b.n	4009dc <xQueueGenericReceive+0xc4>
				pcOriginalReadPosition = pxQueue->u.pcReadFrom;
  400932:	68e5      	ldr	r5, [r4, #12]
				prvCopyDataFromQueue( pxQueue, pvBuffer );
  400934:	4651      	mov	r1, sl
  400936:	4620      	mov	r0, r4
  400938:	4b4b      	ldr	r3, [pc, #300]	; (400a68 <xQueueGenericReceive+0x150>)
  40093a:	4798      	blx	r3
				if( xJustPeeking == pdFALSE )
  40093c:	f1b9 0f00 	cmp.w	r9, #0
  400940:	d11f      	bne.n	400982 <xQueueGenericReceive+0x6a>
					--( pxQueue->uxMessagesWaiting );
  400942:	6ba3      	ldr	r3, [r4, #56]	; 0x38
  400944:	3b01      	subs	r3, #1
  400946:	63a3      	str	r3, [r4, #56]	; 0x38
						if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
  400948:	6823      	ldr	r3, [r4, #0]
  40094a:	b13b      	cbz	r3, 40095c <xQueueGenericReceive+0x44>
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
  40094c:	6923      	ldr	r3, [r4, #16]
  40094e:	b94b      	cbnz	r3, 400964 <xQueueGenericReceive+0x4c>
				taskEXIT_CRITICAL();
  400950:	4b46      	ldr	r3, [pc, #280]	; (400a6c <xQueueGenericReceive+0x154>)
  400952:	4798      	blx	r3
				return pdPASS;
  400954:	2001      	movs	r0, #1
}
  400956:	b004      	add	sp, #16
  400958:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
							pxQueue->pxMutexHolder = ( int8_t * ) pvTaskIncrementMutexHeldCount(); /*lint !e961 Cast is not redundant as TaskHandle_t is a typedef. */
  40095c:	4b44      	ldr	r3, [pc, #272]	; (400a70 <xQueueGenericReceive+0x158>)
  40095e:	4798      	blx	r3
  400960:	6060      	str	r0, [r4, #4]
  400962:	e7f3      	b.n	40094c <xQueueGenericReceive+0x34>
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) == pdTRUE )
  400964:	f104 0010 	add.w	r0, r4, #16
  400968:	4b42      	ldr	r3, [pc, #264]	; (400a74 <xQueueGenericReceive+0x15c>)
  40096a:	4798      	blx	r3
  40096c:	2801      	cmp	r0, #1
  40096e:	d1ef      	bne.n	400950 <xQueueGenericReceive+0x38>
							queueYIELD_IF_USING_PREEMPTION();
  400970:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
  400974:	4b3b      	ldr	r3, [pc, #236]	; (400a64 <xQueueGenericReceive+0x14c>)
  400976:	601a      	str	r2, [r3, #0]
  400978:	f3bf 8f4f 	dsb	sy
  40097c:	f3bf 8f6f 	isb	sy
  400980:	e7e6      	b.n	400950 <xQueueGenericReceive+0x38>
					pxQueue->u.pcReadFrom = pcOriginalReadPosition;
  400982:	60e5      	str	r5, [r4, #12]
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
  400984:	6a63      	ldr	r3, [r4, #36]	; 0x24
  400986:	2b00      	cmp	r3, #0
  400988:	d0e2      	beq.n	400950 <xQueueGenericReceive+0x38>
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
  40098a:	f104 0024 	add.w	r0, r4, #36	; 0x24
  40098e:	4b39      	ldr	r3, [pc, #228]	; (400a74 <xQueueGenericReceive+0x15c>)
  400990:	4798      	blx	r3
  400992:	2800      	cmp	r0, #0
  400994:	d0dc      	beq.n	400950 <xQueueGenericReceive+0x38>
							queueYIELD_IF_USING_PREEMPTION();
  400996:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
  40099a:	4b32      	ldr	r3, [pc, #200]	; (400a64 <xQueueGenericReceive+0x14c>)
  40099c:	601a      	str	r2, [r3, #0]
  40099e:	f3bf 8f4f 	dsb	sy
  4009a2:	f3bf 8f6f 	isb	sy
  4009a6:	e7d3      	b.n	400950 <xQueueGenericReceive+0x38>
					taskEXIT_CRITICAL();
  4009a8:	4b30      	ldr	r3, [pc, #192]	; (400a6c <xQueueGenericReceive+0x154>)
  4009aa:	4798      	blx	r3
					return errQUEUE_EMPTY;
  4009ac:	2000      	movs	r0, #0
  4009ae:	e7d2      	b.n	400956 <xQueueGenericReceive+0x3e>
					vTaskSetTimeOutState( &xTimeOut );
  4009b0:	a802      	add	r0, sp, #8
  4009b2:	47c0      	blx	r8
  4009b4:	e01b      	b.n	4009ee <xQueueGenericReceive+0xd6>
		prvLockQueue( pxQueue );
  4009b6:	2300      	movs	r3, #0
  4009b8:	6463      	str	r3, [r4, #68]	; 0x44
  4009ba:	e021      	b.n	400a00 <xQueueGenericReceive+0xe8>
  4009bc:	2300      	movs	r3, #0
  4009be:	64a3      	str	r3, [r4, #72]	; 0x48
  4009c0:	e022      	b.n	400a08 <xQueueGenericReceive+0xf0>
						taskENTER_CRITICAL();
  4009c2:	47a8      	blx	r5
							vTaskPriorityInherit( ( void * ) pxQueue->pxMutexHolder );
  4009c4:	6860      	ldr	r0, [r4, #4]
  4009c6:	4b2c      	ldr	r3, [pc, #176]	; (400a78 <xQueueGenericReceive+0x160>)
  4009c8:	4798      	blx	r3
						taskEXIT_CRITICAL();
  4009ca:	4b28      	ldr	r3, [pc, #160]	; (400a6c <xQueueGenericReceive+0x154>)
  4009cc:	4798      	blx	r3
  4009ce:	e02b      	b.n	400a28 <xQueueGenericReceive+0x110>
				prvUnlockQueue( pxQueue );
  4009d0:	4620      	mov	r0, r4
  4009d2:	4b2a      	ldr	r3, [pc, #168]	; (400a7c <xQueueGenericReceive+0x164>)
  4009d4:	4798      	blx	r3
				( void ) xTaskResumeAll();
  4009d6:	4b2a      	ldr	r3, [pc, #168]	; (400a80 <xQueueGenericReceive+0x168>)
  4009d8:	4798      	blx	r3
  4009da:	2601      	movs	r6, #1
		taskENTER_CRITICAL();
  4009dc:	47a8      	blx	r5
			if( pxQueue->uxMessagesWaiting > ( UBaseType_t ) 0 )
  4009de:	6ba3      	ldr	r3, [r4, #56]	; 0x38
  4009e0:	2b00      	cmp	r3, #0
  4009e2:	d1a6      	bne.n	400932 <xQueueGenericReceive+0x1a>
				if( xTicksToWait == ( TickType_t ) 0 )
  4009e4:	9b01      	ldr	r3, [sp, #4]
  4009e6:	2b00      	cmp	r3, #0
  4009e8:	d0de      	beq.n	4009a8 <xQueueGenericReceive+0x90>
				else if( xEntryTimeSet == pdFALSE )
  4009ea:	2e00      	cmp	r6, #0
  4009ec:	d0e0      	beq.n	4009b0 <xQueueGenericReceive+0x98>
		taskEXIT_CRITICAL();
  4009ee:	4b1f      	ldr	r3, [pc, #124]	; (400a6c <xQueueGenericReceive+0x154>)
  4009f0:	4798      	blx	r3
		vTaskSuspendAll();
  4009f2:	4b24      	ldr	r3, [pc, #144]	; (400a84 <xQueueGenericReceive+0x16c>)
  4009f4:	4798      	blx	r3
		prvLockQueue( pxQueue );
  4009f6:	47a8      	blx	r5
  4009f8:	6c63      	ldr	r3, [r4, #68]	; 0x44
  4009fa:	f1b3 3fff 	cmp.w	r3, #4294967295
  4009fe:	d0da      	beq.n	4009b6 <xQueueGenericReceive+0x9e>
  400a00:	6ca3      	ldr	r3, [r4, #72]	; 0x48
  400a02:	f1b3 3fff 	cmp.w	r3, #4294967295
  400a06:	d0d9      	beq.n	4009bc <xQueueGenericReceive+0xa4>
  400a08:	4b18      	ldr	r3, [pc, #96]	; (400a6c <xQueueGenericReceive+0x154>)
  400a0a:	4798      	blx	r3
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
  400a0c:	a901      	add	r1, sp, #4
  400a0e:	a802      	add	r0, sp, #8
  400a10:	4b1d      	ldr	r3, [pc, #116]	; (400a88 <xQueueGenericReceive+0x170>)
  400a12:	4798      	blx	r3
  400a14:	b9e0      	cbnz	r0, 400a50 <xQueueGenericReceive+0x138>
	taskENTER_CRITICAL();
  400a16:	47a8      	blx	r5
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
  400a18:	6ba6      	ldr	r6, [r4, #56]	; 0x38
	taskEXIT_CRITICAL();
  400a1a:	4b14      	ldr	r3, [pc, #80]	; (400a6c <xQueueGenericReceive+0x154>)
  400a1c:	4798      	blx	r3
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
  400a1e:	2e00      	cmp	r6, #0
  400a20:	d1d6      	bne.n	4009d0 <xQueueGenericReceive+0xb8>
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
  400a22:	6823      	ldr	r3, [r4, #0]
  400a24:	2b00      	cmp	r3, #0
  400a26:	d0cc      	beq.n	4009c2 <xQueueGenericReceive+0xaa>
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
  400a28:	9901      	ldr	r1, [sp, #4]
  400a2a:	f104 0024 	add.w	r0, r4, #36	; 0x24
  400a2e:	4b17      	ldr	r3, [pc, #92]	; (400a8c <xQueueGenericReceive+0x174>)
  400a30:	4798      	blx	r3
				prvUnlockQueue( pxQueue );
  400a32:	4620      	mov	r0, r4
  400a34:	4b11      	ldr	r3, [pc, #68]	; (400a7c <xQueueGenericReceive+0x164>)
  400a36:	4798      	blx	r3
				if( xTaskResumeAll() == pdFALSE )
  400a38:	4b11      	ldr	r3, [pc, #68]	; (400a80 <xQueueGenericReceive+0x168>)
  400a3a:	4798      	blx	r3
  400a3c:	2800      	cmp	r0, #0
  400a3e:	d1cc      	bne.n	4009da <xQueueGenericReceive+0xc2>
					portYIELD_WITHIN_API();
  400a40:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
  400a44:	603b      	str	r3, [r7, #0]
  400a46:	f3bf 8f4f 	dsb	sy
  400a4a:	f3bf 8f6f 	isb	sy
  400a4e:	e7c4      	b.n	4009da <xQueueGenericReceive+0xc2>
			prvUnlockQueue( pxQueue );
  400a50:	4620      	mov	r0, r4
  400a52:	4b0a      	ldr	r3, [pc, #40]	; (400a7c <xQueueGenericReceive+0x164>)
  400a54:	4798      	blx	r3
			( void ) xTaskResumeAll();
  400a56:	4b0a      	ldr	r3, [pc, #40]	; (400a80 <xQueueGenericReceive+0x168>)
  400a58:	4798      	blx	r3
			return errQUEUE_EMPTY;
  400a5a:	2000      	movs	r0, #0
  400a5c:	e77b      	b.n	400956 <xQueueGenericReceive+0x3e>
  400a5e:	bf00      	nop
  400a60:	0040026d 	.word	0x0040026d
  400a64:	e000ed04 	.word	0xe000ed04
  400a68:	00400585 	.word	0x00400585
  400a6c:	00400291 	.word	0x00400291
  400a70:	00401549 	.word	0x00401549
  400a74:	004012f9 	.word	0x004012f9
  400a78:	00401421 	.word	0x00401421
  400a7c:	004005ad 	.word	0x004005ad
  400a80:	00400f6d 	.word	0x00400f6d
  400a84:	00400e19 	.word	0x00400e19
  400a88:	00401391 	.word	0x00401391
  400a8c:	00401225 	.word	0x00401225
  400a90:	00401379 	.word	0x00401379

00400a94 <vQueueAddToRegistry>:
	{
  400a94:	b410      	push	{r4}
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
  400a96:	4b0b      	ldr	r3, [pc, #44]	; (400ac4 <vQueueAddToRegistry+0x30>)
  400a98:	681b      	ldr	r3, [r3, #0]
  400a9a:	b153      	cbz	r3, 400ab2 <vQueueAddToRegistry+0x1e>
  400a9c:	2301      	movs	r3, #1
  400a9e:	4c09      	ldr	r4, [pc, #36]	; (400ac4 <vQueueAddToRegistry+0x30>)
  400aa0:	f854 2033 	ldr.w	r2, [r4, r3, lsl #3]
  400aa4:	b132      	cbz	r2, 400ab4 <vQueueAddToRegistry+0x20>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
  400aa6:	3301      	adds	r3, #1
  400aa8:	2b08      	cmp	r3, #8
  400aaa:	d1f9      	bne.n	400aa0 <vQueueAddToRegistry+0xc>
	}
  400aac:	f85d 4b04 	ldr.w	r4, [sp], #4
  400ab0:	4770      	bx	lr
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
  400ab2:	2300      	movs	r3, #0
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
  400ab4:	4a03      	ldr	r2, [pc, #12]	; (400ac4 <vQueueAddToRegistry+0x30>)
  400ab6:	f842 1033 	str.w	r1, [r2, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
  400aba:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
  400abe:	6058      	str	r0, [r3, #4]
				break;
  400ac0:	e7f4      	b.n	400aac <vQueueAddToRegistry+0x18>
  400ac2:	bf00      	nop
  400ac4:	2040c3c4 	.word	0x2040c3c4

00400ac8 <vQueueWaitForMessageRestricted>:
	{
  400ac8:	b570      	push	{r4, r5, r6, lr}
  400aca:	4604      	mov	r4, r0
  400acc:	460d      	mov	r5, r1
  400ace:	4616      	mov	r6, r2
		prvLockQueue( pxQueue );
  400ad0:	4b0f      	ldr	r3, [pc, #60]	; (400b10 <vQueueWaitForMessageRestricted+0x48>)
  400ad2:	4798      	blx	r3
  400ad4:	6c63      	ldr	r3, [r4, #68]	; 0x44
  400ad6:	f1b3 3fff 	cmp.w	r3, #4294967295
  400ada:	d00b      	beq.n	400af4 <vQueueWaitForMessageRestricted+0x2c>
  400adc:	6ca3      	ldr	r3, [r4, #72]	; 0x48
  400ade:	f1b3 3fff 	cmp.w	r3, #4294967295
  400ae2:	d00a      	beq.n	400afa <vQueueWaitForMessageRestricted+0x32>
  400ae4:	4b0b      	ldr	r3, [pc, #44]	; (400b14 <vQueueWaitForMessageRestricted+0x4c>)
  400ae6:	4798      	blx	r3
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
  400ae8:	6ba3      	ldr	r3, [r4, #56]	; 0x38
  400aea:	b14b      	cbz	r3, 400b00 <vQueueWaitForMessageRestricted+0x38>
		prvUnlockQueue( pxQueue );
  400aec:	4620      	mov	r0, r4
  400aee:	4b0a      	ldr	r3, [pc, #40]	; (400b18 <vQueueWaitForMessageRestricted+0x50>)
  400af0:	4798      	blx	r3
  400af2:	bd70      	pop	{r4, r5, r6, pc}
		prvLockQueue( pxQueue );
  400af4:	2300      	movs	r3, #0
  400af6:	6463      	str	r3, [r4, #68]	; 0x44
  400af8:	e7f0      	b.n	400adc <vQueueWaitForMessageRestricted+0x14>
  400afa:	2300      	movs	r3, #0
  400afc:	64a3      	str	r3, [r4, #72]	; 0x48
  400afe:	e7f1      	b.n	400ae4 <vQueueWaitForMessageRestricted+0x1c>
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
  400b00:	4632      	mov	r2, r6
  400b02:	4629      	mov	r1, r5
  400b04:	f104 0024 	add.w	r0, r4, #36	; 0x24
  400b08:	4b04      	ldr	r3, [pc, #16]	; (400b1c <vQueueWaitForMessageRestricted+0x54>)
  400b0a:	4798      	blx	r3
  400b0c:	e7ee      	b.n	400aec <vQueueWaitForMessageRestricted+0x24>
  400b0e:	bf00      	nop
  400b10:	0040026d 	.word	0x0040026d
  400b14:	00400291 	.word	0x00400291
  400b18:	004005ad 	.word	0x004005ad
  400b1c:	00401291 	.word	0x00401291

00400b20 <prvResetNextTaskUnblockTime>:

static void prvResetNextTaskUnblockTime( void )
{
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
  400b20:	4b08      	ldr	r3, [pc, #32]	; (400b44 <prvResetNextTaskUnblockTime+0x24>)
  400b22:	681b      	ldr	r3, [r3, #0]
  400b24:	681b      	ldr	r3, [r3, #0]
  400b26:	b13b      	cbz	r3, 400b38 <prvResetNextTaskUnblockTime+0x18>
	{
		/* The new current delayed list is not empty, get the value of
		the item at the head of the delayed list.  This is the time at
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
  400b28:	4b06      	ldr	r3, [pc, #24]	; (400b44 <prvResetNextTaskUnblockTime+0x24>)
  400b2a:	681b      	ldr	r3, [r3, #0]
  400b2c:	68db      	ldr	r3, [r3, #12]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xGenericListItem ) );
  400b2e:	68db      	ldr	r3, [r3, #12]
  400b30:	685a      	ldr	r2, [r3, #4]
  400b32:	4b05      	ldr	r3, [pc, #20]	; (400b48 <prvResetNextTaskUnblockTime+0x28>)
  400b34:	601a      	str	r2, [r3, #0]
  400b36:	4770      	bx	lr
		xNextTaskUnblockTime = portMAX_DELAY;
  400b38:	f04f 32ff 	mov.w	r2, #4294967295
  400b3c:	4b02      	ldr	r3, [pc, #8]	; (400b48 <prvResetNextTaskUnblockTime+0x28>)
  400b3e:	601a      	str	r2, [r3, #0]
  400b40:	4770      	bx	lr
  400b42:	bf00      	nop
  400b44:	2040c1e0 	.word	0x2040c1e0
  400b48:	2040c28c 	.word	0x2040c28c

00400b4c <prvAddCurrentTaskToDelayedList>:
{
  400b4c:	b510      	push	{r4, lr}
	listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xGenericListItem ), xTimeToWake );
  400b4e:	4b0f      	ldr	r3, [pc, #60]	; (400b8c <prvAddCurrentTaskToDelayedList+0x40>)
  400b50:	681b      	ldr	r3, [r3, #0]
  400b52:	6058      	str	r0, [r3, #4]
	if( xTimeToWake < xTickCount )
  400b54:	4b0e      	ldr	r3, [pc, #56]	; (400b90 <prvAddCurrentTaskToDelayedList+0x44>)
  400b56:	681b      	ldr	r3, [r3, #0]
  400b58:	4298      	cmp	r0, r3
  400b5a:	d30e      	bcc.n	400b7a <prvAddCurrentTaskToDelayedList+0x2e>
  400b5c:	4604      	mov	r4, r0
		vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xGenericListItem ) );
  400b5e:	4b0d      	ldr	r3, [pc, #52]	; (400b94 <prvAddCurrentTaskToDelayedList+0x48>)
  400b60:	6818      	ldr	r0, [r3, #0]
  400b62:	4b0a      	ldr	r3, [pc, #40]	; (400b8c <prvAddCurrentTaskToDelayedList+0x40>)
  400b64:	6819      	ldr	r1, [r3, #0]
  400b66:	3104      	adds	r1, #4
  400b68:	4b0b      	ldr	r3, [pc, #44]	; (400b98 <prvAddCurrentTaskToDelayedList+0x4c>)
  400b6a:	4798      	blx	r3
		if( xTimeToWake < xNextTaskUnblockTime )
  400b6c:	4b0b      	ldr	r3, [pc, #44]	; (400b9c <prvAddCurrentTaskToDelayedList+0x50>)
  400b6e:	681b      	ldr	r3, [r3, #0]
  400b70:	429c      	cmp	r4, r3
  400b72:	d201      	bcs.n	400b78 <prvAddCurrentTaskToDelayedList+0x2c>
			xNextTaskUnblockTime = xTimeToWake;
  400b74:	4b09      	ldr	r3, [pc, #36]	; (400b9c <prvAddCurrentTaskToDelayedList+0x50>)
  400b76:	601c      	str	r4, [r3, #0]
  400b78:	bd10      	pop	{r4, pc}
		vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xGenericListItem ) );
  400b7a:	4b09      	ldr	r3, [pc, #36]	; (400ba0 <prvAddCurrentTaskToDelayedList+0x54>)
  400b7c:	6818      	ldr	r0, [r3, #0]
  400b7e:	4b03      	ldr	r3, [pc, #12]	; (400b8c <prvAddCurrentTaskToDelayedList+0x40>)
  400b80:	6819      	ldr	r1, [r3, #0]
  400b82:	3104      	adds	r1, #4
  400b84:	4b04      	ldr	r3, [pc, #16]	; (400b98 <prvAddCurrentTaskToDelayedList+0x4c>)
  400b86:	4798      	blx	r3
  400b88:	bd10      	pop	{r4, pc}
  400b8a:	bf00      	nop
  400b8c:	2040c1dc 	.word	0x2040c1dc
  400b90:	2040c2d4 	.word	0x2040c2d4
  400b94:	2040c1e0 	.word	0x2040c1e0
  400b98:	00400453 	.word	0x00400453
  400b9c:	2040c28c 	.word	0x2040c28c
  400ba0:	2040c1e4 	.word	0x2040c1e4

00400ba4 <xTaskGenericCreate>:
{
  400ba4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  400ba8:	b083      	sub	sp, #12
  400baa:	9000      	str	r0, [sp, #0]
  400bac:	460e      	mov	r6, r1
  400bae:	4617      	mov	r7, r2
  400bb0:	9301      	str	r3, [sp, #4]
  400bb2:	f8dd b030 	ldr.w	fp, [sp, #48]	; 0x30
  400bb6:	f8dd a034 	ldr.w	sl, [sp, #52]	; 0x34
  400bba:	9d0e      	ldr	r5, [sp, #56]	; 0x38
		pxStack = ( StackType_t * ) pvPortMallocAligned( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ), puxStackBuffer ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
  400bbc:	2d00      	cmp	r5, #0
  400bbe:	f000 8089 	beq.w	400cd4 <xTaskGenericCreate+0x130>
			pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) );
  400bc2:	2058      	movs	r0, #88	; 0x58
  400bc4:	4b5f      	ldr	r3, [pc, #380]	; (400d44 <xTaskGenericCreate+0x1a0>)
  400bc6:	4798      	blx	r3
			if( pxNewTCB != NULL )
  400bc8:	4604      	mov	r4, r0
  400bca:	2800      	cmp	r0, #0
  400bcc:	f000 8088 	beq.w	400ce0 <xTaskGenericCreate+0x13c>
				pxNewTCB->pxStack = pxStack;
  400bd0:	6305      	str	r5, [r0, #48]	; 0x30
			( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) usStackDepth * sizeof( StackType_t ) );
  400bd2:	00ba      	lsls	r2, r7, #2
  400bd4:	21a5      	movs	r1, #165	; 0xa5
  400bd6:	4628      	mov	r0, r5
  400bd8:	4b5b      	ldr	r3, [pc, #364]	; (400d48 <xTaskGenericCreate+0x1a4>)
  400bda:	4798      	blx	r3
			pxTopOfStack = pxNewTCB->pxStack + ( usStackDepth - ( uint16_t ) 1 );
  400bdc:	f06f 4340 	mvn.w	r3, #3221225472	; 0xc0000000
  400be0:	443b      	add	r3, r7
  400be2:	6b25      	ldr	r5, [r4, #48]	; 0x30
  400be4:	eb05 0583 	add.w	r5, r5, r3, lsl #2
			pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type. */
  400be8:	f025 0507 	bic.w	r5, r5, #7
		pxTCB->pcTaskName[ x ] = pcName[ x ];
  400bec:	7833      	ldrb	r3, [r6, #0]
  400bee:	f884 3034 	strb.w	r3, [r4, #52]	; 0x34
		if( pcName[ x ] == 0x00 )
  400bf2:	7833      	ldrb	r3, [r6, #0]
  400bf4:	b15b      	cbz	r3, 400c0e <xTaskGenericCreate+0x6a>
  400bf6:	4633      	mov	r3, r6
  400bf8:	f104 0234 	add.w	r2, r4, #52	; 0x34
  400bfc:	3609      	adds	r6, #9
		pxTCB->pcTaskName[ x ] = pcName[ x ];
  400bfe:	7859      	ldrb	r1, [r3, #1]
  400c00:	f802 1f01 	strb.w	r1, [r2, #1]!
		if( pcName[ x ] == 0x00 )
  400c04:	f813 1f01 	ldrb.w	r1, [r3, #1]!
  400c08:	b109      	cbz	r1, 400c0e <xTaskGenericCreate+0x6a>
	for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
  400c0a:	42b3      	cmp	r3, r6
  400c0c:	d1f7      	bne.n	400bfe <xTaskGenericCreate+0x5a>
	pxTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
  400c0e:	2700      	movs	r7, #0
  400c10:	f884 703d 	strb.w	r7, [r4, #61]	; 0x3d
  400c14:	465e      	mov	r6, fp
  400c16:	2e04      	cmp	r6, #4
  400c18:	bf28      	it	cs
  400c1a:	2604      	movcs	r6, #4
	pxTCB->uxPriority = uxPriority;
  400c1c:	62e6      	str	r6, [r4, #44]	; 0x2c
		pxTCB->uxBasePriority = uxPriority;
  400c1e:	64a6      	str	r6, [r4, #72]	; 0x48
		pxTCB->uxMutexesHeld = 0;
  400c20:	64e7      	str	r7, [r4, #76]	; 0x4c
	vListInitialiseItem( &( pxTCB->xGenericListItem ) );
  400c22:	f104 0804 	add.w	r8, r4, #4
  400c26:	4640      	mov	r0, r8
  400c28:	f8df 9170 	ldr.w	r9, [pc, #368]	; 400d9c <xTaskGenericCreate+0x1f8>
  400c2c:	47c8      	blx	r9
	vListInitialiseItem( &( pxTCB->xEventListItem ) );
  400c2e:	f104 0018 	add.w	r0, r4, #24
  400c32:	47c8      	blx	r9
	listSET_LIST_ITEM_OWNER( &( pxTCB->xGenericListItem ), pxTCB );
  400c34:	6124      	str	r4, [r4, #16]
	listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
  400c36:	f1c6 0605 	rsb	r6, r6, #5
  400c3a:	61a6      	str	r6, [r4, #24]
	listSET_LIST_ITEM_OWNER( &( pxTCB->xEventListItem ), pxTCB );
  400c3c:	6264      	str	r4, [r4, #36]	; 0x24
		pxTCB->ulNotifiedValue = 0;
  400c3e:	6527      	str	r7, [r4, #80]	; 0x50
		pxTCB->eNotifyState = eNotWaitingNotification;
  400c40:	f884 7054 	strb.w	r7, [r4, #84]	; 0x54
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
  400c44:	9a01      	ldr	r2, [sp, #4]
  400c46:	9900      	ldr	r1, [sp, #0]
  400c48:	4628      	mov	r0, r5
  400c4a:	4b40      	ldr	r3, [pc, #256]	; (400d4c <xTaskGenericCreate+0x1a8>)
  400c4c:	4798      	blx	r3
  400c4e:	6020      	str	r0, [r4, #0]
		if( ( void * ) pxCreatedTask != NULL )
  400c50:	f1ba 0f00 	cmp.w	sl, #0
  400c54:	d001      	beq.n	400c5a <xTaskGenericCreate+0xb6>
			*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
  400c56:	f8ca 4000 	str.w	r4, [sl]
		taskENTER_CRITICAL();
  400c5a:	4b3d      	ldr	r3, [pc, #244]	; (400d50 <xTaskGenericCreate+0x1ac>)
  400c5c:	4798      	blx	r3
			uxCurrentNumberOfTasks++;
  400c5e:	4a3d      	ldr	r2, [pc, #244]	; (400d54 <xTaskGenericCreate+0x1b0>)
  400c60:	6813      	ldr	r3, [r2, #0]
  400c62:	3301      	adds	r3, #1
  400c64:	6013      	str	r3, [r2, #0]
			if( pxCurrentTCB == NULL )
  400c66:	4b3c      	ldr	r3, [pc, #240]	; (400d58 <xTaskGenericCreate+0x1b4>)
  400c68:	681b      	ldr	r3, [r3, #0]
  400c6a:	2b00      	cmp	r3, #0
  400c6c:	d03e      	beq.n	400cec <xTaskGenericCreate+0x148>
				if( xSchedulerRunning == pdFALSE )
  400c6e:	4b3b      	ldr	r3, [pc, #236]	; (400d5c <xTaskGenericCreate+0x1b8>)
  400c70:	681b      	ldr	r3, [r3, #0]
  400c72:	b933      	cbnz	r3, 400c82 <xTaskGenericCreate+0xde>
					if( pxCurrentTCB->uxPriority <= uxPriority )
  400c74:	4b38      	ldr	r3, [pc, #224]	; (400d58 <xTaskGenericCreate+0x1b4>)
  400c76:	681b      	ldr	r3, [r3, #0]
  400c78:	6adb      	ldr	r3, [r3, #44]	; 0x2c
  400c7a:	459b      	cmp	fp, r3
  400c7c:	d301      	bcc.n	400c82 <xTaskGenericCreate+0xde>
						pxCurrentTCB = pxNewTCB;
  400c7e:	4b36      	ldr	r3, [pc, #216]	; (400d58 <xTaskGenericCreate+0x1b4>)
  400c80:	601c      	str	r4, [r3, #0]
			uxTaskNumber++;
  400c82:	4a37      	ldr	r2, [pc, #220]	; (400d60 <xTaskGenericCreate+0x1bc>)
  400c84:	6813      	ldr	r3, [r2, #0]
  400c86:	3301      	adds	r3, #1
  400c88:	6013      	str	r3, [r2, #0]
				pxNewTCB->uxTCBNumber = uxTaskNumber;
  400c8a:	6423      	str	r3, [r4, #64]	; 0x40
			prvAddTaskToReadyList( pxNewTCB );
  400c8c:	6ae0      	ldr	r0, [r4, #44]	; 0x2c
  400c8e:	4a35      	ldr	r2, [pc, #212]	; (400d64 <xTaskGenericCreate+0x1c0>)
  400c90:	6811      	ldr	r1, [r2, #0]
  400c92:	2301      	movs	r3, #1
  400c94:	4083      	lsls	r3, r0
  400c96:	430b      	orrs	r3, r1
  400c98:	6013      	str	r3, [r2, #0]
  400c9a:	eb00 0080 	add.w	r0, r0, r0, lsl #2
  400c9e:	4641      	mov	r1, r8
  400ca0:	4b31      	ldr	r3, [pc, #196]	; (400d68 <xTaskGenericCreate+0x1c4>)
  400ca2:	eb03 0080 	add.w	r0, r3, r0, lsl #2
  400ca6:	4b31      	ldr	r3, [pc, #196]	; (400d6c <xTaskGenericCreate+0x1c8>)
  400ca8:	4798      	blx	r3
		taskEXIT_CRITICAL();
  400caa:	4b31      	ldr	r3, [pc, #196]	; (400d70 <xTaskGenericCreate+0x1cc>)
  400cac:	4798      	blx	r3
		if( xSchedulerRunning != pdFALSE )
  400cae:	4b2b      	ldr	r3, [pc, #172]	; (400d5c <xTaskGenericCreate+0x1b8>)
  400cb0:	681b      	ldr	r3, [r3, #0]
  400cb2:	2b00      	cmp	r3, #0
  400cb4:	d040      	beq.n	400d38 <xTaskGenericCreate+0x194>
			if( pxCurrentTCB->uxPriority < uxPriority )
  400cb6:	4b28      	ldr	r3, [pc, #160]	; (400d58 <xTaskGenericCreate+0x1b4>)
  400cb8:	681b      	ldr	r3, [r3, #0]
  400cba:	6adb      	ldr	r3, [r3, #44]	; 0x2c
  400cbc:	459b      	cmp	fp, r3
  400cbe:	d93f      	bls.n	400d40 <xTaskGenericCreate+0x19c>
				taskYIELD_IF_USING_PREEMPTION();
  400cc0:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
  400cc4:	4b2b      	ldr	r3, [pc, #172]	; (400d74 <xTaskGenericCreate+0x1d0>)
  400cc6:	601a      	str	r2, [r3, #0]
  400cc8:	f3bf 8f4f 	dsb	sy
  400ccc:	f3bf 8f6f 	isb	sy
			xReturn = pdPASS;
  400cd0:	2001      	movs	r0, #1
  400cd2:	e032      	b.n	400d3a <xTaskGenericCreate+0x196>
		pxStack = ( StackType_t * ) pvPortMallocAligned( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ), puxStackBuffer ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
  400cd4:	0090      	lsls	r0, r2, #2
  400cd6:	4b1b      	ldr	r3, [pc, #108]	; (400d44 <xTaskGenericCreate+0x1a0>)
  400cd8:	4798      	blx	r3
		if( pxStack != NULL )
  400cda:	4605      	mov	r5, r0
  400cdc:	b118      	cbz	r0, 400ce6 <xTaskGenericCreate+0x142>
  400cde:	e770      	b.n	400bc2 <xTaskGenericCreate+0x1e>
				vPortFree( pxStack );
  400ce0:	4628      	mov	r0, r5
  400ce2:	4b25      	ldr	r3, [pc, #148]	; (400d78 <xTaskGenericCreate+0x1d4>)
  400ce4:	4798      	blx	r3
		xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
  400ce6:	f04f 30ff 	mov.w	r0, #4294967295
  400cea:	e026      	b.n	400d3a <xTaskGenericCreate+0x196>
				pxCurrentTCB =  pxNewTCB;
  400cec:	4b1a      	ldr	r3, [pc, #104]	; (400d58 <xTaskGenericCreate+0x1b4>)
  400cee:	601c      	str	r4, [r3, #0]
				if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
  400cf0:	6813      	ldr	r3, [r2, #0]
  400cf2:	2b01      	cmp	r3, #1
  400cf4:	d1c5      	bne.n	400c82 <xTaskGenericCreate+0xde>
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
  400cf6:	4e1c      	ldr	r6, [pc, #112]	; (400d68 <xTaskGenericCreate+0x1c4>)
  400cf8:	4630      	mov	r0, r6
  400cfa:	4d20      	ldr	r5, [pc, #128]	; (400d7c <xTaskGenericCreate+0x1d8>)
  400cfc:	47a8      	blx	r5
  400cfe:	f106 0014 	add.w	r0, r6, #20
  400d02:	47a8      	blx	r5
  400d04:	f106 0028 	add.w	r0, r6, #40	; 0x28
  400d08:	47a8      	blx	r5
  400d0a:	f106 003c 	add.w	r0, r6, #60	; 0x3c
  400d0e:	47a8      	blx	r5
  400d10:	f106 0050 	add.w	r0, r6, #80	; 0x50
  400d14:	47a8      	blx	r5
	vListInitialise( &xDelayedTaskList1 );
  400d16:	4f1a      	ldr	r7, [pc, #104]	; (400d80 <xTaskGenericCreate+0x1dc>)
  400d18:	4638      	mov	r0, r7
  400d1a:	47a8      	blx	r5
	vListInitialise( &xDelayedTaskList2 );
  400d1c:	4e19      	ldr	r6, [pc, #100]	; (400d84 <xTaskGenericCreate+0x1e0>)
  400d1e:	4630      	mov	r0, r6
  400d20:	47a8      	blx	r5
	vListInitialise( &xPendingReadyList );
  400d22:	4819      	ldr	r0, [pc, #100]	; (400d88 <xTaskGenericCreate+0x1e4>)
  400d24:	47a8      	blx	r5
		vListInitialise( &xTasksWaitingTermination );
  400d26:	4819      	ldr	r0, [pc, #100]	; (400d8c <xTaskGenericCreate+0x1e8>)
  400d28:	47a8      	blx	r5
		vListInitialise( &xSuspendedTaskList );
  400d2a:	4819      	ldr	r0, [pc, #100]	; (400d90 <xTaskGenericCreate+0x1ec>)
  400d2c:	47a8      	blx	r5
	pxDelayedTaskList = &xDelayedTaskList1;
  400d2e:	4b19      	ldr	r3, [pc, #100]	; (400d94 <xTaskGenericCreate+0x1f0>)
  400d30:	601f      	str	r7, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
  400d32:	4b19      	ldr	r3, [pc, #100]	; (400d98 <xTaskGenericCreate+0x1f4>)
  400d34:	601e      	str	r6, [r3, #0]
  400d36:	e7a4      	b.n	400c82 <xTaskGenericCreate+0xde>
			xReturn = pdPASS;
  400d38:	2001      	movs	r0, #1
}
  400d3a:	b003      	add	sp, #12
  400d3c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
			xReturn = pdPASS;
  400d40:	2001      	movs	r0, #1
	return xReturn;
  400d42:	e7fa      	b.n	400d3a <xTaskGenericCreate+0x196>
  400d44:	004003ad 	.word	0x004003ad
  400d48:	004038ed 	.word	0x004038ed
  400d4c:	00400221 	.word	0x00400221
  400d50:	0040026d 	.word	0x0040026d
  400d54:	2040c24c 	.word	0x2040c24c
  400d58:	2040c1dc 	.word	0x2040c1dc
  400d5c:	2040c2a8 	.word	0x2040c2a8
  400d60:	2040c258 	.word	0x2040c258
  400d64:	2040c260 	.word	0x2040c260
  400d68:	2040c1e8 	.word	0x2040c1e8
  400d6c:	0040043b 	.word	0x0040043b
  400d70:	00400291 	.word	0x00400291
  400d74:	e000ed04 	.word	0xe000ed04
  400d78:	0040041d 	.word	0x0040041d
  400d7c:	0040041f 	.word	0x0040041f
  400d80:	2040c264 	.word	0x2040c264
  400d84:	2040c278 	.word	0x2040c278
  400d88:	2040c294 	.word	0x2040c294
  400d8c:	2040c2c0 	.word	0x2040c2c0
  400d90:	2040c2ac 	.word	0x2040c2ac
  400d94:	2040c1e0 	.word	0x2040c1e0
  400d98:	2040c1e4 	.word	0x2040c1e4
  400d9c:	00400435 	.word	0x00400435

00400da0 <vTaskStartScheduler>:
{
  400da0:	b510      	push	{r4, lr}
  400da2:	b084      	sub	sp, #16
		xReturn = xTaskCreate( prvIdleTask, "IDLE", tskIDLE_STACK_SIZE, ( void * ) NULL, ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), NULL );  /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */
  400da4:	2300      	movs	r3, #0
  400da6:	9303      	str	r3, [sp, #12]
  400da8:	9302      	str	r3, [sp, #8]
  400daa:	9301      	str	r3, [sp, #4]
  400dac:	9300      	str	r3, [sp, #0]
  400dae:	2282      	movs	r2, #130	; 0x82
  400db0:	4911      	ldr	r1, [pc, #68]	; (400df8 <vTaskStartScheduler+0x58>)
  400db2:	4812      	ldr	r0, [pc, #72]	; (400dfc <vTaskStartScheduler+0x5c>)
  400db4:	4c12      	ldr	r4, [pc, #72]	; (400e00 <vTaskStartScheduler+0x60>)
  400db6:	47a0      	blx	r4
		if( xReturn == pdPASS )
  400db8:	2801      	cmp	r0, #1
  400dba:	d001      	beq.n	400dc0 <vTaskStartScheduler+0x20>
}
  400dbc:	b004      	add	sp, #16
  400dbe:	bd10      	pop	{r4, pc}
			xReturn = xTimerCreateTimerTask();
  400dc0:	4b10      	ldr	r3, [pc, #64]	; (400e04 <vTaskStartScheduler+0x64>)
  400dc2:	4798      	blx	r3
	if( xReturn == pdPASS )
  400dc4:	2801      	cmp	r0, #1
  400dc6:	d1f9      	bne.n	400dbc <vTaskStartScheduler+0x1c>
	__asm volatile
  400dc8:	f04f 0380 	mov.w	r3, #128	; 0x80
  400dcc:	b672      	cpsid	i
  400dce:	f383 8811 	msr	BASEPRI, r3
  400dd2:	f3bf 8f6f 	isb	sy
  400dd6:	f3bf 8f4f 	dsb	sy
  400dda:	b662      	cpsie	i
		xNextTaskUnblockTime = portMAX_DELAY;
  400ddc:	f04f 32ff 	mov.w	r2, #4294967295
  400de0:	4b09      	ldr	r3, [pc, #36]	; (400e08 <vTaskStartScheduler+0x68>)
  400de2:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
  400de4:	2201      	movs	r2, #1
  400de6:	4b09      	ldr	r3, [pc, #36]	; (400e0c <vTaskStartScheduler+0x6c>)
  400de8:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) 0U;
  400dea:	2200      	movs	r2, #0
  400dec:	4b08      	ldr	r3, [pc, #32]	; (400e10 <vTaskStartScheduler+0x70>)
  400dee:	601a      	str	r2, [r3, #0]
		if( xPortStartScheduler() != pdFALSE )
  400df0:	4b08      	ldr	r3, [pc, #32]	; (400e14 <vTaskStartScheduler+0x74>)
  400df2:	4798      	blx	r3
}
  400df4:	e7e2      	b.n	400dbc <vTaskStartScheduler+0x1c>
  400df6:	bf00      	nop
  400df8:	004063e4 	.word	0x004063e4
  400dfc:	004010dd 	.word	0x004010dd
  400e00:	00400ba5 	.word	0x00400ba5
  400e04:	00401621 	.word	0x00401621
  400e08:	2040c28c 	.word	0x2040c28c
  400e0c:	2040c2a8 	.word	0x2040c2a8
  400e10:	2040c2d4 	.word	0x2040c2d4
  400e14:	0040035d 	.word	0x0040035d

00400e18 <vTaskSuspendAll>:
	++uxSchedulerSuspended;
  400e18:	4a02      	ldr	r2, [pc, #8]	; (400e24 <vTaskSuspendAll+0xc>)
  400e1a:	6813      	ldr	r3, [r2, #0]
  400e1c:	3301      	adds	r3, #1
  400e1e:	6013      	str	r3, [r2, #0]
  400e20:	4770      	bx	lr
  400e22:	bf00      	nop
  400e24:	2040c254 	.word	0x2040c254

00400e28 <xTaskGetTickCount>:
		xTicks = xTickCount;
  400e28:	4b01      	ldr	r3, [pc, #4]	; (400e30 <xTaskGetTickCount+0x8>)
  400e2a:	6818      	ldr	r0, [r3, #0]
}
  400e2c:	4770      	bx	lr
  400e2e:	bf00      	nop
  400e30:	2040c2d4 	.word	0x2040c2d4

00400e34 <xTaskIncrementTick>:
{
  400e34:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
  400e38:	4b3d      	ldr	r3, [pc, #244]	; (400f30 <xTaskIncrementTick+0xfc>)
  400e3a:	681b      	ldr	r3, [r3, #0]
  400e3c:	2b00      	cmp	r3, #0
  400e3e:	d16e      	bne.n	400f1e <xTaskIncrementTick+0xea>
		++xTickCount;
  400e40:	4b3c      	ldr	r3, [pc, #240]	; (400f34 <xTaskIncrementTick+0x100>)
  400e42:	681a      	ldr	r2, [r3, #0]
  400e44:	3201      	adds	r2, #1
  400e46:	601a      	str	r2, [r3, #0]
			const TickType_t xConstTickCount = xTickCount;
  400e48:	f8d3 a000 	ldr.w	sl, [r3]
			if( xConstTickCount == ( TickType_t ) 0U )
  400e4c:	f1ba 0f00 	cmp.w	sl, #0
  400e50:	d01b      	beq.n	400e8a <xTaskIncrementTick+0x56>
			if( xConstTickCount >= xNextTaskUnblockTime )
  400e52:	4b39      	ldr	r3, [pc, #228]	; (400f38 <xTaskIncrementTick+0x104>)
  400e54:	681b      	ldr	r3, [r3, #0]
  400e56:	459a      	cmp	sl, r3
  400e58:	d224      	bcs.n	400ea4 <xTaskIncrementTick+0x70>
BaseType_t xSwitchRequired = pdFALSE;
  400e5a:	2600      	movs	r6, #0
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
  400e5c:	4b37      	ldr	r3, [pc, #220]	; (400f3c <xTaskIncrementTick+0x108>)
  400e5e:	681b      	ldr	r3, [r3, #0]
  400e60:	6adb      	ldr	r3, [r3, #44]	; 0x2c
  400e62:	eb03 0383 	add.w	r3, r3, r3, lsl #2
  400e66:	4a36      	ldr	r2, [pc, #216]	; (400f40 <xTaskIncrementTick+0x10c>)
  400e68:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
				xSwitchRequired = pdTRUE;
  400e6c:	2b02      	cmp	r3, #2
  400e6e:	bf28      	it	cs
  400e70:	2601      	movcs	r6, #1
			if( uxPendedTicks == ( UBaseType_t ) 0U )
  400e72:	4b34      	ldr	r3, [pc, #208]	; (400f44 <xTaskIncrementTick+0x110>)
  400e74:	681b      	ldr	r3, [r3, #0]
  400e76:	2b00      	cmp	r3, #0
  400e78:	d04e      	beq.n	400f18 <xTaskIncrementTick+0xe4>
		if( xYieldPending != pdFALSE )
  400e7a:	4b33      	ldr	r3, [pc, #204]	; (400f48 <xTaskIncrementTick+0x114>)
  400e7c:	681b      	ldr	r3, [r3, #0]
			xSwitchRequired = pdTRUE;
  400e7e:	2b00      	cmp	r3, #0
}
  400e80:	bf0c      	ite	eq
  400e82:	4630      	moveq	r0, r6
  400e84:	2001      	movne	r0, #1
  400e86:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
				taskSWITCH_DELAYED_LISTS();
  400e8a:	4a30      	ldr	r2, [pc, #192]	; (400f4c <xTaskIncrementTick+0x118>)
  400e8c:	6811      	ldr	r1, [r2, #0]
  400e8e:	4b30      	ldr	r3, [pc, #192]	; (400f50 <xTaskIncrementTick+0x11c>)
  400e90:	6818      	ldr	r0, [r3, #0]
  400e92:	6010      	str	r0, [r2, #0]
  400e94:	6019      	str	r1, [r3, #0]
  400e96:	4a2f      	ldr	r2, [pc, #188]	; (400f54 <xTaskIncrementTick+0x120>)
  400e98:	6813      	ldr	r3, [r2, #0]
  400e9a:	3301      	adds	r3, #1
  400e9c:	6013      	str	r3, [r2, #0]
  400e9e:	4b2e      	ldr	r3, [pc, #184]	; (400f58 <xTaskIncrementTick+0x124>)
  400ea0:	4798      	blx	r3
  400ea2:	e7d6      	b.n	400e52 <xTaskIncrementTick+0x1e>
  400ea4:	2600      	movs	r6, #0
					if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
  400ea6:	4f29      	ldr	r7, [pc, #164]	; (400f4c <xTaskIncrementTick+0x118>)
						( void ) uxListRemove( &( pxTCB->xGenericListItem ) );
  400ea8:	f8df 90b8 	ldr.w	r9, [pc, #184]	; 400f64 <xTaskIncrementTick+0x130>
						prvAddTaskToReadyList( pxTCB );
  400eac:	f8df 80b8 	ldr.w	r8, [pc, #184]	; 400f68 <xTaskIncrementTick+0x134>
  400eb0:	e021      	b.n	400ef6 <xTaskIncrementTick+0xc2>
						xNextTaskUnblockTime = portMAX_DELAY;
  400eb2:	f04f 32ff 	mov.w	r2, #4294967295
  400eb6:	4b20      	ldr	r3, [pc, #128]	; (400f38 <xTaskIncrementTick+0x104>)
  400eb8:	601a      	str	r2, [r3, #0]
						break;
  400eba:	e7cf      	b.n	400e5c <xTaskIncrementTick+0x28>
							xNextTaskUnblockTime = xItemValue;
  400ebc:	4a1e      	ldr	r2, [pc, #120]	; (400f38 <xTaskIncrementTick+0x104>)
  400ebe:	6013      	str	r3, [r2, #0]
							break;
  400ec0:	e7cc      	b.n	400e5c <xTaskIncrementTick+0x28>
							( void ) uxListRemove( &( pxTCB->xEventListItem ) );
  400ec2:	f104 0018 	add.w	r0, r4, #24
  400ec6:	47c8      	blx	r9
						prvAddTaskToReadyList( pxTCB );
  400ec8:	6ae0      	ldr	r0, [r4, #44]	; 0x2c
  400eca:	f8d8 2000 	ldr.w	r2, [r8]
  400ece:	2301      	movs	r3, #1
  400ed0:	4083      	lsls	r3, r0
  400ed2:	4313      	orrs	r3, r2
  400ed4:	f8c8 3000 	str.w	r3, [r8]
  400ed8:	eb00 0080 	add.w	r0, r0, r0, lsl #2
  400edc:	4629      	mov	r1, r5
  400ede:	4b18      	ldr	r3, [pc, #96]	; (400f40 <xTaskIncrementTick+0x10c>)
  400ee0:	eb03 0080 	add.w	r0, r3, r0, lsl #2
  400ee4:	4b1d      	ldr	r3, [pc, #116]	; (400f5c <xTaskIncrementTick+0x128>)
  400ee6:	4798      	blx	r3
							if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
  400ee8:	4b14      	ldr	r3, [pc, #80]	; (400f3c <xTaskIncrementTick+0x108>)
  400eea:	681b      	ldr	r3, [r3, #0]
  400eec:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
  400eee:	6adb      	ldr	r3, [r3, #44]	; 0x2c
								xSwitchRequired = pdTRUE;
  400ef0:	429a      	cmp	r2, r3
  400ef2:	bf28      	it	cs
  400ef4:	2601      	movcs	r6, #1
					if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
  400ef6:	683b      	ldr	r3, [r7, #0]
  400ef8:	681b      	ldr	r3, [r3, #0]
  400efa:	2b00      	cmp	r3, #0
  400efc:	d0d9      	beq.n	400eb2 <xTaskIncrementTick+0x7e>
						pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
  400efe:	683b      	ldr	r3, [r7, #0]
  400f00:	68db      	ldr	r3, [r3, #12]
  400f02:	68dc      	ldr	r4, [r3, #12]
						xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xGenericListItem ) );
  400f04:	6863      	ldr	r3, [r4, #4]
						if( xConstTickCount < xItemValue )
  400f06:	459a      	cmp	sl, r3
  400f08:	d3d8      	bcc.n	400ebc <xTaskIncrementTick+0x88>
						( void ) uxListRemove( &( pxTCB->xGenericListItem ) );
  400f0a:	1d25      	adds	r5, r4, #4
  400f0c:	4628      	mov	r0, r5
  400f0e:	47c8      	blx	r9
						if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
  400f10:	6aa3      	ldr	r3, [r4, #40]	; 0x28
  400f12:	2b00      	cmp	r3, #0
  400f14:	d1d5      	bne.n	400ec2 <xTaskIncrementTick+0x8e>
  400f16:	e7d7      	b.n	400ec8 <xTaskIncrementTick+0x94>
				vApplicationTickHook();
  400f18:	4b11      	ldr	r3, [pc, #68]	; (400f60 <xTaskIncrementTick+0x12c>)
  400f1a:	4798      	blx	r3
  400f1c:	e7ad      	b.n	400e7a <xTaskIncrementTick+0x46>
		++uxPendedTicks;
  400f1e:	4a09      	ldr	r2, [pc, #36]	; (400f44 <xTaskIncrementTick+0x110>)
  400f20:	6813      	ldr	r3, [r2, #0]
  400f22:	3301      	adds	r3, #1
  400f24:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
  400f26:	4b0e      	ldr	r3, [pc, #56]	; (400f60 <xTaskIncrementTick+0x12c>)
  400f28:	4798      	blx	r3
BaseType_t xSwitchRequired = pdFALSE;
  400f2a:	2600      	movs	r6, #0
  400f2c:	e7a5      	b.n	400e7a <xTaskIncrementTick+0x46>
  400f2e:	bf00      	nop
  400f30:	2040c254 	.word	0x2040c254
  400f34:	2040c2d4 	.word	0x2040c2d4
  400f38:	2040c28c 	.word	0x2040c28c
  400f3c:	2040c1dc 	.word	0x2040c1dc
  400f40:	2040c1e8 	.word	0x2040c1e8
  400f44:	2040c250 	.word	0x2040c250
  400f48:	2040c2d8 	.word	0x2040c2d8
  400f4c:	2040c1e0 	.word	0x2040c1e0
  400f50:	2040c1e4 	.word	0x2040c1e4
  400f54:	2040c290 	.word	0x2040c290
  400f58:	00400b21 	.word	0x00400b21
  400f5c:	0040043b 	.word	0x0040043b
  400f60:	00403249 	.word	0x00403249
  400f64:	00400487 	.word	0x00400487
  400f68:	2040c260 	.word	0x2040c260

00400f6c <xTaskResumeAll>:
{
  400f6c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
	taskENTER_CRITICAL();
  400f70:	4b2f      	ldr	r3, [pc, #188]	; (401030 <xTaskResumeAll+0xc4>)
  400f72:	4798      	blx	r3
		--uxSchedulerSuspended;
  400f74:	4b2f      	ldr	r3, [pc, #188]	; (401034 <xTaskResumeAll+0xc8>)
  400f76:	681a      	ldr	r2, [r3, #0]
  400f78:	3a01      	subs	r2, #1
  400f7a:	601a      	str	r2, [r3, #0]
		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
  400f7c:	681b      	ldr	r3, [r3, #0]
  400f7e:	2b00      	cmp	r3, #0
  400f80:	d150      	bne.n	401024 <xTaskResumeAll+0xb8>
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
  400f82:	4b2d      	ldr	r3, [pc, #180]	; (401038 <xTaskResumeAll+0xcc>)
  400f84:	681b      	ldr	r3, [r3, #0]
  400f86:	b333      	cbz	r3, 400fd6 <xTaskResumeAll+0x6a>
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
  400f88:	4e2c      	ldr	r6, [pc, #176]	; (40103c <xTaskResumeAll+0xd0>)
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
  400f8a:	f8df 80d4 	ldr.w	r8, [pc, #212]	; 401060 <xTaskResumeAll+0xf4>
					prvAddTaskToReadyList( pxTCB );
  400f8e:	4f2c      	ldr	r7, [pc, #176]	; (401040 <xTaskResumeAll+0xd4>)
  400f90:	f8df 90d0 	ldr.w	r9, [pc, #208]	; 401064 <xTaskResumeAll+0xf8>
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
  400f94:	6833      	ldr	r3, [r6, #0]
  400f96:	b303      	cbz	r3, 400fda <xTaskResumeAll+0x6e>
					pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) );
  400f98:	68f3      	ldr	r3, [r6, #12]
  400f9a:	68dc      	ldr	r4, [r3, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
  400f9c:	f104 0018 	add.w	r0, r4, #24
  400fa0:	47c0      	blx	r8
					( void ) uxListRemove( &( pxTCB->xGenericListItem ) );
  400fa2:	1d25      	adds	r5, r4, #4
  400fa4:	4628      	mov	r0, r5
  400fa6:	47c0      	blx	r8
					prvAddTaskToReadyList( pxTCB );
  400fa8:	6ae0      	ldr	r0, [r4, #44]	; 0x2c
  400faa:	683a      	ldr	r2, [r7, #0]
  400fac:	2301      	movs	r3, #1
  400fae:	4083      	lsls	r3, r0
  400fb0:	4313      	orrs	r3, r2
  400fb2:	603b      	str	r3, [r7, #0]
  400fb4:	eb00 0080 	add.w	r0, r0, r0, lsl #2
  400fb8:	4629      	mov	r1, r5
  400fba:	eb09 0080 	add.w	r0, r9, r0, lsl #2
  400fbe:	4b21      	ldr	r3, [pc, #132]	; (401044 <xTaskResumeAll+0xd8>)
  400fc0:	4798      	blx	r3
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
  400fc2:	4b21      	ldr	r3, [pc, #132]	; (401048 <xTaskResumeAll+0xdc>)
  400fc4:	681b      	ldr	r3, [r3, #0]
  400fc6:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
  400fc8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
  400fca:	429a      	cmp	r2, r3
  400fcc:	d3e2      	bcc.n	400f94 <xTaskResumeAll+0x28>
						xYieldPending = pdTRUE;
  400fce:	2201      	movs	r2, #1
  400fd0:	4b1e      	ldr	r3, [pc, #120]	; (40104c <xTaskResumeAll+0xe0>)
  400fd2:	601a      	str	r2, [r3, #0]
  400fd4:	e7de      	b.n	400f94 <xTaskResumeAll+0x28>
BaseType_t xAlreadyYielded = pdFALSE;
  400fd6:	2400      	movs	r4, #0
  400fd8:	e025      	b.n	401026 <xTaskResumeAll+0xba>
				if( uxPendedTicks > ( UBaseType_t ) 0U )
  400fda:	4b1d      	ldr	r3, [pc, #116]	; (401050 <xTaskResumeAll+0xe4>)
  400fdc:	681b      	ldr	r3, [r3, #0]
  400fde:	b18b      	cbz	r3, 401004 <xTaskResumeAll+0x98>
					while( uxPendedTicks > ( UBaseType_t ) 0U )
  400fe0:	4b1b      	ldr	r3, [pc, #108]	; (401050 <xTaskResumeAll+0xe4>)
  400fe2:	681b      	ldr	r3, [r3, #0]
  400fe4:	b173      	cbz	r3, 401004 <xTaskResumeAll+0x98>
						if( xTaskIncrementTick() != pdFALSE )
  400fe6:	4d1b      	ldr	r5, [pc, #108]	; (401054 <xTaskResumeAll+0xe8>)
							xYieldPending = pdTRUE;
  400fe8:	4e18      	ldr	r6, [pc, #96]	; (40104c <xTaskResumeAll+0xe0>)
						--uxPendedTicks;
  400fea:	4c19      	ldr	r4, [pc, #100]	; (401050 <xTaskResumeAll+0xe4>)
  400fec:	e004      	b.n	400ff8 <xTaskResumeAll+0x8c>
  400fee:	6823      	ldr	r3, [r4, #0]
  400ff0:	3b01      	subs	r3, #1
  400ff2:	6023      	str	r3, [r4, #0]
					while( uxPendedTicks > ( UBaseType_t ) 0U )
  400ff4:	6823      	ldr	r3, [r4, #0]
  400ff6:	b12b      	cbz	r3, 401004 <xTaskResumeAll+0x98>
						if( xTaskIncrementTick() != pdFALSE )
  400ff8:	47a8      	blx	r5
  400ffa:	2800      	cmp	r0, #0
  400ffc:	d0f7      	beq.n	400fee <xTaskResumeAll+0x82>
							xYieldPending = pdTRUE;
  400ffe:	2301      	movs	r3, #1
  401000:	6033      	str	r3, [r6, #0]
  401002:	e7f4      	b.n	400fee <xTaskResumeAll+0x82>
				if( xYieldPending == pdTRUE )
  401004:	4b11      	ldr	r3, [pc, #68]	; (40104c <xTaskResumeAll+0xe0>)
  401006:	681b      	ldr	r3, [r3, #0]
  401008:	2b01      	cmp	r3, #1
  40100a:	d001      	beq.n	401010 <xTaskResumeAll+0xa4>
BaseType_t xAlreadyYielded = pdFALSE;
  40100c:	2400      	movs	r4, #0
  40100e:	e00a      	b.n	401026 <xTaskResumeAll+0xba>
					taskYIELD_IF_USING_PREEMPTION();
  401010:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
  401014:	4b10      	ldr	r3, [pc, #64]	; (401058 <xTaskResumeAll+0xec>)
  401016:	601a      	str	r2, [r3, #0]
  401018:	f3bf 8f4f 	dsb	sy
  40101c:	f3bf 8f6f 	isb	sy
						xAlreadyYielded = pdTRUE;
  401020:	2401      	movs	r4, #1
  401022:	e000      	b.n	401026 <xTaskResumeAll+0xba>
BaseType_t xAlreadyYielded = pdFALSE;
  401024:	2400      	movs	r4, #0
	taskEXIT_CRITICAL();
  401026:	4b0d      	ldr	r3, [pc, #52]	; (40105c <xTaskResumeAll+0xf0>)
  401028:	4798      	blx	r3
}
  40102a:	4620      	mov	r0, r4
  40102c:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  401030:	0040026d 	.word	0x0040026d
  401034:	2040c254 	.word	0x2040c254
  401038:	2040c24c 	.word	0x2040c24c
  40103c:	2040c294 	.word	0x2040c294
  401040:	2040c260 	.word	0x2040c260
  401044:	0040043b 	.word	0x0040043b
  401048:	2040c1dc 	.word	0x2040c1dc
  40104c:	2040c2d8 	.word	0x2040c2d8
  401050:	2040c250 	.word	0x2040c250
  401054:	00400e35 	.word	0x00400e35
  401058:	e000ed04 	.word	0xe000ed04
  40105c:	00400291 	.word	0x00400291
  401060:	00400487 	.word	0x00400487
  401064:	2040c1e8 	.word	0x2040c1e8

00401068 <vTaskDelay>:
	{
  401068:	b510      	push	{r4, lr}
		if( xTicksToDelay > ( TickType_t ) 0U )
  40106a:	b940      	cbnz	r0, 40107e <vTaskDelay+0x16>
			portYIELD_WITHIN_API();
  40106c:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
  401070:	4b12      	ldr	r3, [pc, #72]	; (4010bc <vTaskDelay+0x54>)
  401072:	601a      	str	r2, [r3, #0]
  401074:	f3bf 8f4f 	dsb	sy
  401078:	f3bf 8f6f 	isb	sy
  40107c:	bd10      	pop	{r4, pc}
  40107e:	4604      	mov	r4, r0
			vTaskSuspendAll();
  401080:	4b0f      	ldr	r3, [pc, #60]	; (4010c0 <vTaskDelay+0x58>)
  401082:	4798      	blx	r3
				xTimeToWake = xTickCount + xTicksToDelay;
  401084:	4b0f      	ldr	r3, [pc, #60]	; (4010c4 <vTaskDelay+0x5c>)
  401086:	681b      	ldr	r3, [r3, #0]
  401088:	441c      	add	r4, r3
				if( uxListRemove( &( pxCurrentTCB->xGenericListItem ) ) == ( UBaseType_t ) 0 )
  40108a:	4b0f      	ldr	r3, [pc, #60]	; (4010c8 <vTaskDelay+0x60>)
  40108c:	6818      	ldr	r0, [r3, #0]
  40108e:	3004      	adds	r0, #4
  401090:	4b0e      	ldr	r3, [pc, #56]	; (4010cc <vTaskDelay+0x64>)
  401092:	4798      	blx	r3
  401094:	b948      	cbnz	r0, 4010aa <vTaskDelay+0x42>
					portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority );
  401096:	4b0c      	ldr	r3, [pc, #48]	; (4010c8 <vTaskDelay+0x60>)
  401098:	681a      	ldr	r2, [r3, #0]
  40109a:	490d      	ldr	r1, [pc, #52]	; (4010d0 <vTaskDelay+0x68>)
  40109c:	680b      	ldr	r3, [r1, #0]
  40109e:	6ad0      	ldr	r0, [r2, #44]	; 0x2c
  4010a0:	2201      	movs	r2, #1
  4010a2:	4082      	lsls	r2, r0
  4010a4:	ea23 0302 	bic.w	r3, r3, r2
  4010a8:	600b      	str	r3, [r1, #0]
				prvAddCurrentTaskToDelayedList( xTimeToWake );
  4010aa:	4620      	mov	r0, r4
  4010ac:	4b09      	ldr	r3, [pc, #36]	; (4010d4 <vTaskDelay+0x6c>)
  4010ae:	4798      	blx	r3
			xAlreadyYielded = xTaskResumeAll();
  4010b0:	4b09      	ldr	r3, [pc, #36]	; (4010d8 <vTaskDelay+0x70>)
  4010b2:	4798      	blx	r3
		if( xAlreadyYielded == pdFALSE )
  4010b4:	2800      	cmp	r0, #0
  4010b6:	d1e1      	bne.n	40107c <vTaskDelay+0x14>
  4010b8:	e7d8      	b.n	40106c <vTaskDelay+0x4>
  4010ba:	bf00      	nop
  4010bc:	e000ed04 	.word	0xe000ed04
  4010c0:	00400e19 	.word	0x00400e19
  4010c4:	2040c2d4 	.word	0x2040c2d4
  4010c8:	2040c1dc 	.word	0x2040c1dc
  4010cc:	00400487 	.word	0x00400487
  4010d0:	2040c260 	.word	0x2040c260
  4010d4:	00400b4d 	.word	0x00400b4d
  4010d8:	00400f6d 	.word	0x00400f6d

004010dc <prvIdleTask>:
{
  4010dc:	b580      	push	{r7, lr}
			vTaskSuspendAll();
  4010de:	f8df 8088 	ldr.w	r8, [pc, #136]	; 401168 <prvIdleTask+0x8c>
				xListIsEmpty = listLIST_IS_EMPTY( &xTasksWaitingTermination );
  4010e2:	4e19      	ldr	r6, [pc, #100]	; (401148 <prvIdleTask+0x6c>)
				taskYIELD();
  4010e4:	f8df 9084 	ldr.w	r9, [pc, #132]	; 40116c <prvIdleTask+0x90>
  4010e8:	e02a      	b.n	401140 <prvIdleTask+0x64>
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
  4010ea:	4b18      	ldr	r3, [pc, #96]	; (40114c <prvIdleTask+0x70>)
  4010ec:	681b      	ldr	r3, [r3, #0]
  4010ee:	2b01      	cmp	r3, #1
  4010f0:	d81e      	bhi.n	401130 <prvIdleTask+0x54>
		while( uxTasksDeleted > ( UBaseType_t ) 0U )
  4010f2:	682b      	ldr	r3, [r5, #0]
  4010f4:	2b00      	cmp	r3, #0
  4010f6:	d0f8      	beq.n	4010ea <prvIdleTask+0xe>
			vTaskSuspendAll();
  4010f8:	47c0      	blx	r8
				xListIsEmpty = listLIST_IS_EMPTY( &xTasksWaitingTermination );
  4010fa:	6834      	ldr	r4, [r6, #0]
			( void ) xTaskResumeAll();
  4010fc:	47b8      	blx	r7
			if( xListIsEmpty == pdFALSE )
  4010fe:	2c00      	cmp	r4, #0
  401100:	d0f7      	beq.n	4010f2 <prvIdleTask+0x16>
				taskENTER_CRITICAL();
  401102:	4b13      	ldr	r3, [pc, #76]	; (401150 <prvIdleTask+0x74>)
  401104:	4798      	blx	r3
					pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) );
  401106:	68f3      	ldr	r3, [r6, #12]
  401108:	68dc      	ldr	r4, [r3, #12]
					( void ) uxListRemove( &( pxTCB->xGenericListItem ) );
  40110a:	1d20      	adds	r0, r4, #4
  40110c:	4b11      	ldr	r3, [pc, #68]	; (401154 <prvIdleTask+0x78>)
  40110e:	4798      	blx	r3
					--uxCurrentNumberOfTasks;
  401110:	4a11      	ldr	r2, [pc, #68]	; (401158 <prvIdleTask+0x7c>)
  401112:	6813      	ldr	r3, [r2, #0]
  401114:	3b01      	subs	r3, #1
  401116:	6013      	str	r3, [r2, #0]
					--uxTasksDeleted;
  401118:	682b      	ldr	r3, [r5, #0]
  40111a:	3b01      	subs	r3, #1
  40111c:	602b      	str	r3, [r5, #0]
				taskEXIT_CRITICAL();
  40111e:	4b0f      	ldr	r3, [pc, #60]	; (40115c <prvIdleTask+0x80>)
  401120:	4798      	blx	r3
			vPortFreeAligned( pxTCB->pxStack );
  401122:	6b20      	ldr	r0, [r4, #48]	; 0x30
  401124:	f8df a048 	ldr.w	sl, [pc, #72]	; 401170 <prvIdleTask+0x94>
  401128:	47d0      	blx	sl
		vPortFree( pxTCB );
  40112a:	4620      	mov	r0, r4
  40112c:	47d0      	blx	sl
  40112e:	e7e0      	b.n	4010f2 <prvIdleTask+0x16>
				taskYIELD();
  401130:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
  401134:	f8c9 3000 	str.w	r3, [r9]
  401138:	f3bf 8f4f 	dsb	sy
  40113c:	f3bf 8f6f 	isb	sy
		while( uxTasksDeleted > ( UBaseType_t ) 0U )
  401140:	4d07      	ldr	r5, [pc, #28]	; (401160 <prvIdleTask+0x84>)
			( void ) xTaskResumeAll();
  401142:	4f08      	ldr	r7, [pc, #32]	; (401164 <prvIdleTask+0x88>)
  401144:	e7d5      	b.n	4010f2 <prvIdleTask+0x16>
  401146:	bf00      	nop
  401148:	2040c2c0 	.word	0x2040c2c0
  40114c:	2040c1e8 	.word	0x2040c1e8
  401150:	0040026d 	.word	0x0040026d
  401154:	00400487 	.word	0x00400487
  401158:	2040c24c 	.word	0x2040c24c
  40115c:	00400291 	.word	0x00400291
  401160:	2040c25c 	.word	0x2040c25c
  401164:	00400f6d 	.word	0x00400f6d
  401168:	00400e19 	.word	0x00400e19
  40116c:	e000ed04 	.word	0xe000ed04
  401170:	0040041d 	.word	0x0040041d

00401174 <vTaskSwitchContext>:
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
  401174:	4b25      	ldr	r3, [pc, #148]	; (40120c <vTaskSwitchContext+0x98>)
  401176:	681b      	ldr	r3, [r3, #0]
  401178:	2b00      	cmp	r3, #0
  40117a:	d12e      	bne.n	4011da <vTaskSwitchContext+0x66>
{
  40117c:	b510      	push	{r4, lr}
		xYieldPending = pdFALSE;
  40117e:	2200      	movs	r2, #0
  401180:	4b23      	ldr	r3, [pc, #140]	; (401210 <vTaskSwitchContext+0x9c>)
  401182:	601a      	str	r2, [r3, #0]
		taskCHECK_FOR_STACK_OVERFLOW();
  401184:	4b23      	ldr	r3, [pc, #140]	; (401214 <vTaskSwitchContext+0xa0>)
  401186:	681b      	ldr	r3, [r3, #0]
  401188:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  40118a:	681a      	ldr	r2, [r3, #0]
  40118c:	f1b2 3fa5 	cmp.w	r2, #2779096485	; 0xa5a5a5a5
  401190:	d027      	beq.n	4011e2 <vTaskSwitchContext+0x6e>
  401192:	4b20      	ldr	r3, [pc, #128]	; (401214 <vTaskSwitchContext+0xa0>)
  401194:	6818      	ldr	r0, [r3, #0]
  401196:	6819      	ldr	r1, [r3, #0]
  401198:	3134      	adds	r1, #52	; 0x34
  40119a:	4b1f      	ldr	r3, [pc, #124]	; (401218 <vTaskSwitchContext+0xa4>)
  40119c:	4798      	blx	r3
		taskSELECT_HIGHEST_PRIORITY_TASK();
  40119e:	4b1f      	ldr	r3, [pc, #124]	; (40121c <vTaskSwitchContext+0xa8>)
  4011a0:	681b      	ldr	r3, [r3, #0]
		__asm volatile ( "clz %0, %1" : "=r" ( ucReturn ) : "r" ( ulBitmap ) );
  4011a2:	fab3 f383 	clz	r3, r3
  4011a6:	b2db      	uxtb	r3, r3
  4011a8:	f1c3 031f 	rsb	r3, r3, #31
  4011ac:	4a1c      	ldr	r2, [pc, #112]	; (401220 <vTaskSwitchContext+0xac>)
  4011ae:	0099      	lsls	r1, r3, #2
  4011b0:	18c8      	adds	r0, r1, r3
  4011b2:	eb02 0080 	add.w	r0, r2, r0, lsl #2
  4011b6:	6844      	ldr	r4, [r0, #4]
  4011b8:	6864      	ldr	r4, [r4, #4]
  4011ba:	6044      	str	r4, [r0, #4]
  4011bc:	4419      	add	r1, r3
  4011be:	4602      	mov	r2, r0
  4011c0:	3208      	adds	r2, #8
  4011c2:	4294      	cmp	r4, r2
  4011c4:	d01a      	beq.n	4011fc <vTaskSwitchContext+0x88>
  4011c6:	eb03 0383 	add.w	r3, r3, r3, lsl #2
  4011ca:	4a15      	ldr	r2, [pc, #84]	; (401220 <vTaskSwitchContext+0xac>)
  4011cc:	eb02 0383 	add.w	r3, r2, r3, lsl #2
  4011d0:	685b      	ldr	r3, [r3, #4]
  4011d2:	68da      	ldr	r2, [r3, #12]
  4011d4:	4b0f      	ldr	r3, [pc, #60]	; (401214 <vTaskSwitchContext+0xa0>)
  4011d6:	601a      	str	r2, [r3, #0]
  4011d8:	bd10      	pop	{r4, pc}
		xYieldPending = pdTRUE;
  4011da:	2201      	movs	r2, #1
  4011dc:	4b0c      	ldr	r3, [pc, #48]	; (401210 <vTaskSwitchContext+0x9c>)
  4011de:	601a      	str	r2, [r3, #0]
  4011e0:	4770      	bx	lr
		taskCHECK_FOR_STACK_OVERFLOW();
  4011e2:	685a      	ldr	r2, [r3, #4]
  4011e4:	f1b2 3fa5 	cmp.w	r2, #2779096485	; 0xa5a5a5a5
  4011e8:	d1d3      	bne.n	401192 <vTaskSwitchContext+0x1e>
  4011ea:	689a      	ldr	r2, [r3, #8]
  4011ec:	f1b2 3fa5 	cmp.w	r2, #2779096485	; 0xa5a5a5a5
  4011f0:	d1cf      	bne.n	401192 <vTaskSwitchContext+0x1e>
  4011f2:	68db      	ldr	r3, [r3, #12]
  4011f4:	f1b3 3fa5 	cmp.w	r3, #2779096485	; 0xa5a5a5a5
  4011f8:	d1cb      	bne.n	401192 <vTaskSwitchContext+0x1e>
  4011fa:	e7d0      	b.n	40119e <vTaskSwitchContext+0x2a>
		taskSELECT_HIGHEST_PRIORITY_TASK();
  4011fc:	6860      	ldr	r0, [r4, #4]
  4011fe:	460a      	mov	r2, r1
  401200:	4907      	ldr	r1, [pc, #28]	; (401220 <vTaskSwitchContext+0xac>)
  401202:	eb01 0282 	add.w	r2, r1, r2, lsl #2
  401206:	6050      	str	r0, [r2, #4]
  401208:	e7dd      	b.n	4011c6 <vTaskSwitchContext+0x52>
  40120a:	bf00      	nop
  40120c:	2040c254 	.word	0x2040c254
  401210:	2040c2d8 	.word	0x2040c2d8
  401214:	2040c1dc 	.word	0x2040c1dc
  401218:	00403231 	.word	0x00403231
  40121c:	2040c260 	.word	0x2040c260
  401220:	2040c1e8 	.word	0x2040c1e8

00401224 <vTaskPlaceOnEventList>:
{
  401224:	b538      	push	{r3, r4, r5, lr}
  401226:	460d      	mov	r5, r1
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
  401228:	4c11      	ldr	r4, [pc, #68]	; (401270 <vTaskPlaceOnEventList+0x4c>)
  40122a:	6821      	ldr	r1, [r4, #0]
  40122c:	3118      	adds	r1, #24
  40122e:	4b11      	ldr	r3, [pc, #68]	; (401274 <vTaskPlaceOnEventList+0x50>)
  401230:	4798      	blx	r3
	if( uxListRemove( &( pxCurrentTCB->xGenericListItem ) ) == ( UBaseType_t ) 0 )
  401232:	6820      	ldr	r0, [r4, #0]
  401234:	3004      	adds	r0, #4
  401236:	4b10      	ldr	r3, [pc, #64]	; (401278 <vTaskPlaceOnEventList+0x54>)
  401238:	4798      	blx	r3
  40123a:	b940      	cbnz	r0, 40124e <vTaskPlaceOnEventList+0x2a>
		portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority );
  40123c:	6822      	ldr	r2, [r4, #0]
  40123e:	490f      	ldr	r1, [pc, #60]	; (40127c <vTaskPlaceOnEventList+0x58>)
  401240:	680b      	ldr	r3, [r1, #0]
  401242:	6ad0      	ldr	r0, [r2, #44]	; 0x2c
  401244:	2201      	movs	r2, #1
  401246:	4082      	lsls	r2, r0
  401248:	ea23 0302 	bic.w	r3, r3, r2
  40124c:	600b      	str	r3, [r1, #0]
		if( xTicksToWait == portMAX_DELAY )
  40124e:	f1b5 3fff 	cmp.w	r5, #4294967295
  401252:	d005      	beq.n	401260 <vTaskPlaceOnEventList+0x3c>
			xTimeToWake = xTickCount + xTicksToWait;
  401254:	4b0a      	ldr	r3, [pc, #40]	; (401280 <vTaskPlaceOnEventList+0x5c>)
  401256:	6818      	ldr	r0, [r3, #0]
			prvAddCurrentTaskToDelayedList( xTimeToWake );
  401258:	4428      	add	r0, r5
  40125a:	4b0a      	ldr	r3, [pc, #40]	; (401284 <vTaskPlaceOnEventList+0x60>)
  40125c:	4798      	blx	r3
  40125e:	bd38      	pop	{r3, r4, r5, pc}
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xGenericListItem ) );
  401260:	4b03      	ldr	r3, [pc, #12]	; (401270 <vTaskPlaceOnEventList+0x4c>)
  401262:	6819      	ldr	r1, [r3, #0]
  401264:	3104      	adds	r1, #4
  401266:	4808      	ldr	r0, [pc, #32]	; (401288 <vTaskPlaceOnEventList+0x64>)
  401268:	4b08      	ldr	r3, [pc, #32]	; (40128c <vTaskPlaceOnEventList+0x68>)
  40126a:	4798      	blx	r3
  40126c:	bd38      	pop	{r3, r4, r5, pc}
  40126e:	bf00      	nop
  401270:	2040c1dc 	.word	0x2040c1dc
  401274:	00400453 	.word	0x00400453
  401278:	00400487 	.word	0x00400487
  40127c:	2040c260 	.word	0x2040c260
  401280:	2040c2d4 	.word	0x2040c2d4
  401284:	00400b4d 	.word	0x00400b4d
  401288:	2040c2ac 	.word	0x2040c2ac
  40128c:	0040043b 	.word	0x0040043b

00401290 <vTaskPlaceOnEventListRestricted>:
	{
  401290:	b570      	push	{r4, r5, r6, lr}
  401292:	460e      	mov	r6, r1
  401294:	4615      	mov	r5, r2
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
  401296:	4c11      	ldr	r4, [pc, #68]	; (4012dc <vTaskPlaceOnEventListRestricted+0x4c>)
  401298:	6821      	ldr	r1, [r4, #0]
  40129a:	3118      	adds	r1, #24
  40129c:	4b10      	ldr	r3, [pc, #64]	; (4012e0 <vTaskPlaceOnEventListRestricted+0x50>)
  40129e:	4798      	blx	r3
		if( uxListRemove( &( pxCurrentTCB->xGenericListItem ) ) == ( UBaseType_t ) 0 )
  4012a0:	6820      	ldr	r0, [r4, #0]
  4012a2:	3004      	adds	r0, #4
  4012a4:	4b0f      	ldr	r3, [pc, #60]	; (4012e4 <vTaskPlaceOnEventListRestricted+0x54>)
  4012a6:	4798      	blx	r3
  4012a8:	b940      	cbnz	r0, 4012bc <vTaskPlaceOnEventListRestricted+0x2c>
			portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority );
  4012aa:	6822      	ldr	r2, [r4, #0]
  4012ac:	490e      	ldr	r1, [pc, #56]	; (4012e8 <vTaskPlaceOnEventListRestricted+0x58>)
  4012ae:	680b      	ldr	r3, [r1, #0]
  4012b0:	6ad0      	ldr	r0, [r2, #44]	; 0x2c
  4012b2:	2201      	movs	r2, #1
  4012b4:	4082      	lsls	r2, r0
  4012b6:	ea23 0302 	bic.w	r3, r3, r2
  4012ba:	600b      	str	r3, [r1, #0]
			if( xWaitIndefinitely == pdTRUE )
  4012bc:	2d01      	cmp	r5, #1
  4012be:	d005      	beq.n	4012cc <vTaskPlaceOnEventListRestricted+0x3c>
				xTimeToWake = xTickCount + xTicksToWait;
  4012c0:	4b0a      	ldr	r3, [pc, #40]	; (4012ec <vTaskPlaceOnEventListRestricted+0x5c>)
  4012c2:	6818      	ldr	r0, [r3, #0]
				prvAddCurrentTaskToDelayedList( xTimeToWake );
  4012c4:	4430      	add	r0, r6
  4012c6:	4b0a      	ldr	r3, [pc, #40]	; (4012f0 <vTaskPlaceOnEventListRestricted+0x60>)
  4012c8:	4798      	blx	r3
  4012ca:	bd70      	pop	{r4, r5, r6, pc}
				vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xGenericListItem ) );
  4012cc:	4b03      	ldr	r3, [pc, #12]	; (4012dc <vTaskPlaceOnEventListRestricted+0x4c>)
  4012ce:	6819      	ldr	r1, [r3, #0]
  4012d0:	3104      	adds	r1, #4
  4012d2:	4808      	ldr	r0, [pc, #32]	; (4012f4 <vTaskPlaceOnEventListRestricted+0x64>)
  4012d4:	4b02      	ldr	r3, [pc, #8]	; (4012e0 <vTaskPlaceOnEventListRestricted+0x50>)
  4012d6:	4798      	blx	r3
  4012d8:	bd70      	pop	{r4, r5, r6, pc}
  4012da:	bf00      	nop
  4012dc:	2040c1dc 	.word	0x2040c1dc
  4012e0:	0040043b 	.word	0x0040043b
  4012e4:	00400487 	.word	0x00400487
  4012e8:	2040c260 	.word	0x2040c260
  4012ec:	2040c2d4 	.word	0x2040c2d4
  4012f0:	00400b4d 	.word	0x00400b4d
  4012f4:	2040c2ac 	.word	0x2040c2ac

004012f8 <xTaskRemoveFromEventList>:
{
  4012f8:	b538      	push	{r3, r4, r5, lr}
	pxUnblockedTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxEventList );
  4012fa:	68c3      	ldr	r3, [r0, #12]
  4012fc:	68dc      	ldr	r4, [r3, #12]
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
  4012fe:	f104 0518 	add.w	r5, r4, #24
  401302:	4628      	mov	r0, r5
  401304:	4b14      	ldr	r3, [pc, #80]	; (401358 <xTaskRemoveFromEventList+0x60>)
  401306:	4798      	blx	r3
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
  401308:	4b14      	ldr	r3, [pc, #80]	; (40135c <xTaskRemoveFromEventList+0x64>)
  40130a:	681b      	ldr	r3, [r3, #0]
  40130c:	b9e3      	cbnz	r3, 401348 <xTaskRemoveFromEventList+0x50>
		( void ) uxListRemove( &( pxUnblockedTCB->xGenericListItem ) );
  40130e:	1d25      	adds	r5, r4, #4
  401310:	4628      	mov	r0, r5
  401312:	4b11      	ldr	r3, [pc, #68]	; (401358 <xTaskRemoveFromEventList+0x60>)
  401314:	4798      	blx	r3
		prvAddTaskToReadyList( pxUnblockedTCB );
  401316:	6ae0      	ldr	r0, [r4, #44]	; 0x2c
  401318:	4a11      	ldr	r2, [pc, #68]	; (401360 <xTaskRemoveFromEventList+0x68>)
  40131a:	6811      	ldr	r1, [r2, #0]
  40131c:	2301      	movs	r3, #1
  40131e:	4083      	lsls	r3, r0
  401320:	430b      	orrs	r3, r1
  401322:	6013      	str	r3, [r2, #0]
  401324:	eb00 0080 	add.w	r0, r0, r0, lsl #2
  401328:	4629      	mov	r1, r5
  40132a:	4b0e      	ldr	r3, [pc, #56]	; (401364 <xTaskRemoveFromEventList+0x6c>)
  40132c:	eb03 0080 	add.w	r0, r3, r0, lsl #2
  401330:	4b0d      	ldr	r3, [pc, #52]	; (401368 <xTaskRemoveFromEventList+0x70>)
  401332:	4798      	blx	r3
	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
  401334:	4b0d      	ldr	r3, [pc, #52]	; (40136c <xTaskRemoveFromEventList+0x74>)
  401336:	681b      	ldr	r3, [r3, #0]
  401338:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
  40133a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
  40133c:	429a      	cmp	r2, r3
  40133e:	d908      	bls.n	401352 <xTaskRemoveFromEventList+0x5a>
		xYieldPending = pdTRUE;
  401340:	2001      	movs	r0, #1
  401342:	4b0b      	ldr	r3, [pc, #44]	; (401370 <xTaskRemoveFromEventList+0x78>)
  401344:	6018      	str	r0, [r3, #0]
  401346:	bd38      	pop	{r3, r4, r5, pc}
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
  401348:	4629      	mov	r1, r5
  40134a:	480a      	ldr	r0, [pc, #40]	; (401374 <xTaskRemoveFromEventList+0x7c>)
  40134c:	4b06      	ldr	r3, [pc, #24]	; (401368 <xTaskRemoveFromEventList+0x70>)
  40134e:	4798      	blx	r3
  401350:	e7f0      	b.n	401334 <xTaskRemoveFromEventList+0x3c>
		xReturn = pdFALSE;
  401352:	2000      	movs	r0, #0
}
  401354:	bd38      	pop	{r3, r4, r5, pc}
  401356:	bf00      	nop
  401358:	00400487 	.word	0x00400487
  40135c:	2040c254 	.word	0x2040c254
  401360:	2040c260 	.word	0x2040c260
  401364:	2040c1e8 	.word	0x2040c1e8
  401368:	0040043b 	.word	0x0040043b
  40136c:	2040c1dc 	.word	0x2040c1dc
  401370:	2040c2d8 	.word	0x2040c2d8
  401374:	2040c294 	.word	0x2040c294

00401378 <vTaskSetTimeOutState>:
	pxTimeOut->xOverflowCount = xNumOfOverflows;
  401378:	4b03      	ldr	r3, [pc, #12]	; (401388 <vTaskSetTimeOutState+0x10>)
  40137a:	681b      	ldr	r3, [r3, #0]
  40137c:	6003      	str	r3, [r0, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
  40137e:	4b03      	ldr	r3, [pc, #12]	; (40138c <vTaskSetTimeOutState+0x14>)
  401380:	681b      	ldr	r3, [r3, #0]
  401382:	6043      	str	r3, [r0, #4]
  401384:	4770      	bx	lr
  401386:	bf00      	nop
  401388:	2040c290 	.word	0x2040c290
  40138c:	2040c2d4 	.word	0x2040c2d4

00401390 <xTaskCheckForTimeOut>:
{
  401390:	b538      	push	{r3, r4, r5, lr}
  401392:	4604      	mov	r4, r0
  401394:	460d      	mov	r5, r1
	taskENTER_CRITICAL();
  401396:	4b12      	ldr	r3, [pc, #72]	; (4013e0 <xTaskCheckForTimeOut+0x50>)
  401398:	4798      	blx	r3
		const TickType_t xConstTickCount = xTickCount;
  40139a:	4b12      	ldr	r3, [pc, #72]	; (4013e4 <xTaskCheckForTimeOut+0x54>)
  40139c:	681a      	ldr	r2, [r3, #0]
			if( *pxTicksToWait == portMAX_DELAY )
  40139e:	682b      	ldr	r3, [r5, #0]
  4013a0:	f1b3 3fff 	cmp.w	r3, #4294967295
  4013a4:	d018      	beq.n	4013d8 <xTaskCheckForTimeOut+0x48>
		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
  4013a6:	4910      	ldr	r1, [pc, #64]	; (4013e8 <xTaskCheckForTimeOut+0x58>)
  4013a8:	6809      	ldr	r1, [r1, #0]
  4013aa:	6820      	ldr	r0, [r4, #0]
  4013ac:	4288      	cmp	r0, r1
  4013ae:	d002      	beq.n	4013b6 <xTaskCheckForTimeOut+0x26>
  4013b0:	6861      	ldr	r1, [r4, #4]
  4013b2:	428a      	cmp	r2, r1
  4013b4:	d212      	bcs.n	4013dc <xTaskCheckForTimeOut+0x4c>
		else if( ( xConstTickCount - pxTimeOut->xTimeOnEntering ) < *pxTicksToWait )
  4013b6:	6861      	ldr	r1, [r4, #4]
  4013b8:	1a50      	subs	r0, r2, r1
  4013ba:	4283      	cmp	r3, r0
  4013bc:	d804      	bhi.n	4013c8 <xTaskCheckForTimeOut+0x38>
			xReturn = pdTRUE;
  4013be:	2401      	movs	r4, #1
	taskEXIT_CRITICAL();
  4013c0:	4b0a      	ldr	r3, [pc, #40]	; (4013ec <xTaskCheckForTimeOut+0x5c>)
  4013c2:	4798      	blx	r3
}
  4013c4:	4620      	mov	r0, r4
  4013c6:	bd38      	pop	{r3, r4, r5, pc}
			*pxTicksToWait -= ( xConstTickCount -  pxTimeOut->xTimeOnEntering );
  4013c8:	1a8a      	subs	r2, r1, r2
  4013ca:	4413      	add	r3, r2
  4013cc:	602b      	str	r3, [r5, #0]
			vTaskSetTimeOutState( pxTimeOut );
  4013ce:	4620      	mov	r0, r4
  4013d0:	4b07      	ldr	r3, [pc, #28]	; (4013f0 <xTaskCheckForTimeOut+0x60>)
  4013d2:	4798      	blx	r3
			xReturn = pdFALSE;
  4013d4:	2400      	movs	r4, #0
  4013d6:	e7f3      	b.n	4013c0 <xTaskCheckForTimeOut+0x30>
				xReturn = pdFALSE;
  4013d8:	2400      	movs	r4, #0
  4013da:	e7f1      	b.n	4013c0 <xTaskCheckForTimeOut+0x30>
			xReturn = pdTRUE;
  4013dc:	2401      	movs	r4, #1
  4013de:	e7ef      	b.n	4013c0 <xTaskCheckForTimeOut+0x30>
  4013e0:	0040026d 	.word	0x0040026d
  4013e4:	2040c2d4 	.word	0x2040c2d4
  4013e8:	2040c290 	.word	0x2040c290
  4013ec:	00400291 	.word	0x00400291
  4013f0:	00401379 	.word	0x00401379

004013f4 <vTaskMissedYield>:
	xYieldPending = pdTRUE;
  4013f4:	2201      	movs	r2, #1
  4013f6:	4b01      	ldr	r3, [pc, #4]	; (4013fc <vTaskMissedYield+0x8>)
  4013f8:	601a      	str	r2, [r3, #0]
  4013fa:	4770      	bx	lr
  4013fc:	2040c2d8 	.word	0x2040c2d8

00401400 <xTaskGetSchedulerState>:

	BaseType_t xTaskGetSchedulerState( void )
	{
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
  401400:	4b05      	ldr	r3, [pc, #20]	; (401418 <xTaskGetSchedulerState+0x18>)
  401402:	681b      	ldr	r3, [r3, #0]
  401404:	b133      	cbz	r3, 401414 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
  401406:	4b05      	ldr	r3, [pc, #20]	; (40141c <xTaskGetSchedulerState+0x1c>)
  401408:	681b      	ldr	r3, [r3, #0]
			{
				xReturn = taskSCHEDULER_RUNNING;
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
  40140a:	2b00      	cmp	r3, #0
  40140c:	bf0c      	ite	eq
  40140e:	2002      	moveq	r0, #2
  401410:	2000      	movne	r0, #0
  401412:	4770      	bx	lr
			xReturn = taskSCHEDULER_NOT_STARTED;
  401414:	2001      	movs	r0, #1
			}
		}

		return xReturn;
	}
  401416:	4770      	bx	lr
  401418:	2040c2a8 	.word	0x2040c2a8
  40141c:	2040c254 	.word	0x2040c254

00401420 <vTaskPriorityInherit>:
	{
	TCB_t * const pxTCB = ( TCB_t * ) pxMutexHolder;

		/* If the mutex was given back by an interrupt while the queue was
		locked then the mutex holder might now be NULL. */
		if( pxMutexHolder != NULL )
  401420:	2800      	cmp	r0, #0
  401422:	d044      	beq.n	4014ae <vTaskPriorityInherit+0x8e>
	{
  401424:	b538      	push	{r3, r4, r5, lr}
  401426:	4604      	mov	r4, r0
		{
			/* If the holder of the mutex has a priority below the priority of
			the task attempting to obtain the mutex then it will temporarily
			inherit the priority of the task attempting to obtain the mutex. */
			if( pxTCB->uxPriority < pxCurrentTCB->uxPriority )
  401428:	6ac2      	ldr	r2, [r0, #44]	; 0x2c
  40142a:	4921      	ldr	r1, [pc, #132]	; (4014b0 <vTaskPriorityInherit+0x90>)
  40142c:	6809      	ldr	r1, [r1, #0]
  40142e:	6ac9      	ldr	r1, [r1, #44]	; 0x2c
  401430:	428a      	cmp	r2, r1
  401432:	d214      	bcs.n	40145e <vTaskPriorityInherit+0x3e>
			{
				/* Adjust the mutex holder state to account for its new
				priority.  Only reset the event list item value if the value is
				not	being used for anything else. */
				if( ( listGET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
  401434:	6981      	ldr	r1, [r0, #24]
  401436:	2900      	cmp	r1, #0
  401438:	db05      	blt.n	401446 <vTaskPriorityInherit+0x26>
				{
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxCurrentTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
  40143a:	491d      	ldr	r1, [pc, #116]	; (4014b0 <vTaskPriorityInherit+0x90>)
  40143c:	6809      	ldr	r1, [r1, #0]
  40143e:	6ac9      	ldr	r1, [r1, #44]	; 0x2c
  401440:	f1c1 0105 	rsb	r1, r1, #5
  401444:	6181      	str	r1, [r0, #24]
					mtCOVERAGE_TEST_MARKER();
				}

				/* If the task being modified is in the ready state it will need
				to be moved into a new list. */
				if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ pxTCB->uxPriority ] ), &( pxTCB->xGenericListItem ) ) != pdFALSE )
  401446:	eb02 0282 	add.w	r2, r2, r2, lsl #2
  40144a:	491a      	ldr	r1, [pc, #104]	; (4014b4 <vTaskPriorityInherit+0x94>)
  40144c:	eb01 0282 	add.w	r2, r1, r2, lsl #2
  401450:	6961      	ldr	r1, [r4, #20]
  401452:	4291      	cmp	r1, r2
  401454:	d004      	beq.n	401460 <vTaskPriorityInherit+0x40>
					prvAddTaskToReadyList( pxTCB );
				}
				else
				{
					/* Just inherit the priority. */
					pxTCB->uxPriority = pxCurrentTCB->uxPriority;
  401456:	4a16      	ldr	r2, [pc, #88]	; (4014b0 <vTaskPriorityInherit+0x90>)
  401458:	6812      	ldr	r2, [r2, #0]
  40145a:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
  40145c:	62e2      	str	r2, [r4, #44]	; 0x2c
  40145e:	bd38      	pop	{r3, r4, r5, pc}
					if( uxListRemove( &( pxTCB->xGenericListItem ) ) == ( UBaseType_t ) 0 )
  401460:	1d25      	adds	r5, r4, #4
  401462:	4628      	mov	r0, r5
  401464:	4b14      	ldr	r3, [pc, #80]	; (4014b8 <vTaskPriorityInherit+0x98>)
  401466:	4798      	blx	r3
  401468:	b970      	cbnz	r0, 401488 <vTaskPriorityInherit+0x68>
						taskRESET_READY_PRIORITY( pxTCB->uxPriority );
  40146a:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
  40146c:	eb03 0183 	add.w	r1, r3, r3, lsl #2
  401470:	4a10      	ldr	r2, [pc, #64]	; (4014b4 <vTaskPriorityInherit+0x94>)
  401472:	f852 2021 	ldr.w	r2, [r2, r1, lsl #2]
  401476:	b93a      	cbnz	r2, 401488 <vTaskPriorityInherit+0x68>
  401478:	4810      	ldr	r0, [pc, #64]	; (4014bc <vTaskPriorityInherit+0x9c>)
  40147a:	6802      	ldr	r2, [r0, #0]
  40147c:	2101      	movs	r1, #1
  40147e:	fa01 f303 	lsl.w	r3, r1, r3
  401482:	ea22 0303 	bic.w	r3, r2, r3
  401486:	6003      	str	r3, [r0, #0]
					pxTCB->uxPriority = pxCurrentTCB->uxPriority;
  401488:	4b09      	ldr	r3, [pc, #36]	; (4014b0 <vTaskPriorityInherit+0x90>)
  40148a:	681b      	ldr	r3, [r3, #0]
  40148c:	6ad8      	ldr	r0, [r3, #44]	; 0x2c
  40148e:	62e0      	str	r0, [r4, #44]	; 0x2c
					prvAddTaskToReadyList( pxTCB );
  401490:	4a0a      	ldr	r2, [pc, #40]	; (4014bc <vTaskPriorityInherit+0x9c>)
  401492:	6811      	ldr	r1, [r2, #0]
  401494:	2301      	movs	r3, #1
  401496:	4083      	lsls	r3, r0
  401498:	430b      	orrs	r3, r1
  40149a:	6013      	str	r3, [r2, #0]
  40149c:	eb00 0080 	add.w	r0, r0, r0, lsl #2
  4014a0:	4629      	mov	r1, r5
  4014a2:	4b04      	ldr	r3, [pc, #16]	; (4014b4 <vTaskPriorityInherit+0x94>)
  4014a4:	eb03 0080 	add.w	r0, r3, r0, lsl #2
  4014a8:	4b05      	ldr	r3, [pc, #20]	; (4014c0 <vTaskPriorityInherit+0xa0>)
  4014aa:	4798      	blx	r3
  4014ac:	bd38      	pop	{r3, r4, r5, pc}
  4014ae:	4770      	bx	lr
  4014b0:	2040c1dc 	.word	0x2040c1dc
  4014b4:	2040c1e8 	.word	0x2040c1e8
  4014b8:	00400487 	.word	0x00400487
  4014bc:	2040c260 	.word	0x2040c260
  4014c0:	0040043b 	.word	0x0040043b

004014c4 <xTaskPriorityDisinherit>:
	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
	TCB_t * const pxTCB = ( TCB_t * ) pxMutexHolder;
	BaseType_t xReturn = pdFALSE;

		if( pxMutexHolder != NULL )
  4014c4:	2800      	cmp	r0, #0
  4014c6:	d033      	beq.n	401530 <xTaskPriorityDisinherit+0x6c>
	{
  4014c8:	b538      	push	{r3, r4, r5, lr}
  4014ca:	4604      	mov	r4, r0
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );

			configASSERT( pxTCB->uxMutexesHeld );
			( pxTCB->uxMutexesHeld )--;
  4014cc:	6cc2      	ldr	r2, [r0, #76]	; 0x4c
  4014ce:	3a01      	subs	r2, #1
  4014d0:	64c2      	str	r2, [r0, #76]	; 0x4c

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
  4014d2:	6ac0      	ldr	r0, [r0, #44]	; 0x2c
  4014d4:	6ca1      	ldr	r1, [r4, #72]	; 0x48
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
  4014d6:	4288      	cmp	r0, r1
  4014d8:	d02c      	beq.n	401534 <xTaskPriorityDisinherit+0x70>
  4014da:	bb5a      	cbnz	r2, 401534 <xTaskPriorityDisinherit+0x70>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding	task then it must be the running state task.  Remove
					the	holding task from the ready	list. */
					if( uxListRemove( &( pxTCB->xGenericListItem ) ) == ( UBaseType_t ) 0 )
  4014dc:	1d25      	adds	r5, r4, #4
  4014de:	4628      	mov	r0, r5
  4014e0:	4b15      	ldr	r3, [pc, #84]	; (401538 <xTaskPriorityDisinherit+0x74>)
  4014e2:	4798      	blx	r3
  4014e4:	b970      	cbnz	r0, 401504 <xTaskPriorityDisinherit+0x40>
					{
						taskRESET_READY_PRIORITY( pxTCB->uxPriority );
  4014e6:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
  4014e8:	eb03 0183 	add.w	r1, r3, r3, lsl #2
  4014ec:	4a13      	ldr	r2, [pc, #76]	; (40153c <xTaskPriorityDisinherit+0x78>)
  4014ee:	f852 2021 	ldr.w	r2, [r2, r1, lsl #2]
  4014f2:	b93a      	cbnz	r2, 401504 <xTaskPriorityDisinherit+0x40>
  4014f4:	4812      	ldr	r0, [pc, #72]	; (401540 <xTaskPriorityDisinherit+0x7c>)
  4014f6:	6802      	ldr	r2, [r0, #0]
  4014f8:	2101      	movs	r1, #1
  4014fa:	fa01 f303 	lsl.w	r3, r1, r3
  4014fe:	ea22 0303 	bic.w	r3, r2, r3
  401502:	6003      	str	r3, [r0, #0]
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
  401504:	6ca0      	ldr	r0, [r4, #72]	; 0x48
  401506:	62e0      	str	r0, [r4, #44]	; 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
  401508:	f1c0 0305 	rsb	r3, r0, #5
  40150c:	61a3      	str	r3, [r4, #24]
					prvAddTaskToReadyList( pxTCB );
  40150e:	4a0c      	ldr	r2, [pc, #48]	; (401540 <xTaskPriorityDisinherit+0x7c>)
  401510:	6811      	ldr	r1, [r2, #0]
  401512:	2401      	movs	r4, #1
  401514:	fa04 f300 	lsl.w	r3, r4, r0
  401518:	430b      	orrs	r3, r1
  40151a:	6013      	str	r3, [r2, #0]
  40151c:	eb00 0080 	add.w	r0, r0, r0, lsl #2
  401520:	4629      	mov	r1, r5
  401522:	4b06      	ldr	r3, [pc, #24]	; (40153c <xTaskPriorityDisinherit+0x78>)
  401524:	eb03 0080 	add.w	r0, r3, r0, lsl #2
  401528:	4b06      	ldr	r3, [pc, #24]	; (401544 <xTaskPriorityDisinherit+0x80>)
  40152a:	4798      	blx	r3
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
  40152c:	4620      	mov	r0, r4
  40152e:	bd38      	pop	{r3, r4, r5, pc}
	BaseType_t xReturn = pdFALSE;
  401530:	2000      	movs	r0, #0
  401532:	4770      	bx	lr
  401534:	2000      	movs	r0, #0
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
	}
  401536:	bd38      	pop	{r3, r4, r5, pc}
  401538:	00400487 	.word	0x00400487
  40153c:	2040c1e8 	.word	0x2040c1e8
  401540:	2040c260 	.word	0x2040c260
  401544:	0040043b 	.word	0x0040043b

00401548 <pvTaskIncrementMutexHeldCount>:

	void *pvTaskIncrementMutexHeldCount( void )
	{
		/* If xSemaphoreCreateMutex() is called before any tasks have been created
		then pxCurrentTCB will be NULL. */
		if( pxCurrentTCB != NULL )
  401548:	4b05      	ldr	r3, [pc, #20]	; (401560 <pvTaskIncrementMutexHeldCount+0x18>)
  40154a:	681b      	ldr	r3, [r3, #0]
  40154c:	b123      	cbz	r3, 401558 <pvTaskIncrementMutexHeldCount+0x10>
		{
			( pxCurrentTCB->uxMutexesHeld )++;
  40154e:	4b04      	ldr	r3, [pc, #16]	; (401560 <pvTaskIncrementMutexHeldCount+0x18>)
  401550:	681a      	ldr	r2, [r3, #0]
  401552:	6cd3      	ldr	r3, [r2, #76]	; 0x4c
  401554:	3301      	adds	r3, #1
  401556:	64d3      	str	r3, [r2, #76]	; 0x4c
		}

		return pxCurrentTCB;
  401558:	4b01      	ldr	r3, [pc, #4]	; (401560 <pvTaskIncrementMutexHeldCount+0x18>)
  40155a:	6818      	ldr	r0, [r3, #0]
	}
  40155c:	4770      	bx	lr
  40155e:	bf00      	nop
  401560:	2040c1dc 	.word	0x2040c1dc

00401564 <prvInsertTimerInActiveList>:
	return xTimeNow;
}
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
  401564:	b508      	push	{r3, lr}
BaseType_t xProcessTimerNow = pdFALSE;

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
  401566:	6041      	str	r1, [r0, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
  401568:	6100      	str	r0, [r0, #16]

	if( xNextExpiryTime <= xTimeNow )
  40156a:	4291      	cmp	r1, r2
  40156c:	d80c      	bhi.n	401588 <prvInsertTimerInActiveList+0x24>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( xTimeNow - xCommandTime ) >= pxTimer->xTimerPeriodInTicks )
  40156e:	1ad2      	subs	r2, r2, r3
  401570:	6983      	ldr	r3, [r0, #24]
  401572:	429a      	cmp	r2, r3
  401574:	d301      	bcc.n	40157a <prvInsertTimerInActiveList+0x16>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
  401576:	2001      	movs	r0, #1
  401578:	bd08      	pop	{r3, pc}
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
  40157a:	1d01      	adds	r1, r0, #4
  40157c:	4b09      	ldr	r3, [pc, #36]	; (4015a4 <prvInsertTimerInActiveList+0x40>)
  40157e:	6818      	ldr	r0, [r3, #0]
  401580:	4b09      	ldr	r3, [pc, #36]	; (4015a8 <prvInsertTimerInActiveList+0x44>)
  401582:	4798      	blx	r3
BaseType_t xProcessTimerNow = pdFALSE;
  401584:	2000      	movs	r0, #0
  401586:	bd08      	pop	{r3, pc}
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
  401588:	429a      	cmp	r2, r3
  40158a:	d203      	bcs.n	401594 <prvInsertTimerInActiveList+0x30>
  40158c:	4299      	cmp	r1, r3
  40158e:	d301      	bcc.n	401594 <prvInsertTimerInActiveList+0x30>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
  401590:	2001      	movs	r0, #1
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
		}
	}

	return xProcessTimerNow;
}
  401592:	bd08      	pop	{r3, pc}
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
  401594:	1d01      	adds	r1, r0, #4
  401596:	4b05      	ldr	r3, [pc, #20]	; (4015ac <prvInsertTimerInActiveList+0x48>)
  401598:	6818      	ldr	r0, [r3, #0]
  40159a:	4b03      	ldr	r3, [pc, #12]	; (4015a8 <prvInsertTimerInActiveList+0x44>)
  40159c:	4798      	blx	r3
BaseType_t xProcessTimerNow = pdFALSE;
  40159e:	2000      	movs	r0, #0
  4015a0:	bd08      	pop	{r3, pc}
  4015a2:	bf00      	nop
  4015a4:	2040c2e0 	.word	0x2040c2e0
  4015a8:	00400453 	.word	0x00400453
  4015ac:	2040c2dc 	.word	0x2040c2dc

004015b0 <prvCheckForValidListAndQueue>:
	pxOverflowTimerList = pxTemp;
}
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
  4015b0:	b570      	push	{r4, r5, r6, lr}
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
  4015b2:	4b10      	ldr	r3, [pc, #64]	; (4015f4 <prvCheckForValidListAndQueue+0x44>)
  4015b4:	4798      	blx	r3
	{
		if( xTimerQueue == NULL )
  4015b6:	4b10      	ldr	r3, [pc, #64]	; (4015f8 <prvCheckForValidListAndQueue+0x48>)
  4015b8:	681b      	ldr	r3, [r3, #0]
  4015ba:	b113      	cbz	r3, 4015c2 <prvCheckForValidListAndQueue+0x12>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
  4015bc:	4b0f      	ldr	r3, [pc, #60]	; (4015fc <prvCheckForValidListAndQueue+0x4c>)
  4015be:	4798      	blx	r3
  4015c0:	bd70      	pop	{r4, r5, r6, pc}
			vListInitialise( &xActiveTimerList1 );
  4015c2:	4d0f      	ldr	r5, [pc, #60]	; (401600 <prvCheckForValidListAndQueue+0x50>)
  4015c4:	4628      	mov	r0, r5
  4015c6:	4e0f      	ldr	r6, [pc, #60]	; (401604 <prvCheckForValidListAndQueue+0x54>)
  4015c8:	47b0      	blx	r6
			vListInitialise( &xActiveTimerList2 );
  4015ca:	4c0f      	ldr	r4, [pc, #60]	; (401608 <prvCheckForValidListAndQueue+0x58>)
  4015cc:	4620      	mov	r0, r4
  4015ce:	47b0      	blx	r6
			pxCurrentTimerList = &xActiveTimerList1;
  4015d0:	4b0e      	ldr	r3, [pc, #56]	; (40160c <prvCheckForValidListAndQueue+0x5c>)
  4015d2:	601d      	str	r5, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
  4015d4:	4b0e      	ldr	r3, [pc, #56]	; (401610 <prvCheckForValidListAndQueue+0x60>)
  4015d6:	601c      	str	r4, [r3, #0]
			xTimerQueue = xQueueCreate( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, sizeof( DaemonTaskMessage_t ) );
  4015d8:	2200      	movs	r2, #0
  4015da:	2110      	movs	r1, #16
  4015dc:	2005      	movs	r0, #5
  4015de:	4b0d      	ldr	r3, [pc, #52]	; (401614 <prvCheckForValidListAndQueue+0x64>)
  4015e0:	4798      	blx	r3
  4015e2:	4b05      	ldr	r3, [pc, #20]	; (4015f8 <prvCheckForValidListAndQueue+0x48>)
  4015e4:	6018      	str	r0, [r3, #0]
				if( xTimerQueue != NULL )
  4015e6:	2800      	cmp	r0, #0
  4015e8:	d0e8      	beq.n	4015bc <prvCheckForValidListAndQueue+0xc>
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
  4015ea:	490b      	ldr	r1, [pc, #44]	; (401618 <prvCheckForValidListAndQueue+0x68>)
  4015ec:	4b0b      	ldr	r3, [pc, #44]	; (40161c <prvCheckForValidListAndQueue+0x6c>)
  4015ee:	4798      	blx	r3
  4015f0:	e7e4      	b.n	4015bc <prvCheckForValidListAndQueue+0xc>
  4015f2:	bf00      	nop
  4015f4:	0040026d 	.word	0x0040026d
  4015f8:	2040c310 	.word	0x2040c310
  4015fc:	00400291 	.word	0x00400291
  401600:	2040c2e4 	.word	0x2040c2e4
  401604:	0040041f 	.word	0x0040041f
  401608:	2040c2f8 	.word	0x2040c2f8
  40160c:	2040c2dc 	.word	0x2040c2dc
  401610:	2040c2e0 	.word	0x2040c2e0
  401614:	004006cd 	.word	0x004006cd
  401618:	004063ec 	.word	0x004063ec
  40161c:	00400a95 	.word	0x00400a95

00401620 <xTimerCreateTimerTask>:
{
  401620:	b510      	push	{r4, lr}
  401622:	b084      	sub	sp, #16
	prvCheckForValidListAndQueue();
  401624:	4b0a      	ldr	r3, [pc, #40]	; (401650 <xTimerCreateTimerTask+0x30>)
  401626:	4798      	blx	r3
	if( xTimerQueue != NULL )
  401628:	4b0a      	ldr	r3, [pc, #40]	; (401654 <xTimerCreateTimerTask+0x34>)
  40162a:	681b      	ldr	r3, [r3, #0]
  40162c:	b16b      	cbz	r3, 40164a <xTimerCreateTimerTask+0x2a>
			xReturn = xTaskCreate( prvTimerTask, "Tmr Svc", ( uint16_t ) configTIMER_TASK_STACK_DEPTH, NULL, ( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT, NULL);
  40162e:	2300      	movs	r3, #0
  401630:	9303      	str	r3, [sp, #12]
  401632:	9302      	str	r3, [sp, #8]
  401634:	9301      	str	r3, [sp, #4]
  401636:	2204      	movs	r2, #4
  401638:	9200      	str	r2, [sp, #0]
  40163a:	f44f 7282 	mov.w	r2, #260	; 0x104
  40163e:	4906      	ldr	r1, [pc, #24]	; (401658 <xTimerCreateTimerTask+0x38>)
  401640:	4806      	ldr	r0, [pc, #24]	; (40165c <xTimerCreateTimerTask+0x3c>)
  401642:	4c07      	ldr	r4, [pc, #28]	; (401660 <xTimerCreateTimerTask+0x40>)
  401644:	47a0      	blx	r4
}
  401646:	b004      	add	sp, #16
  401648:	bd10      	pop	{r4, pc}
BaseType_t xReturn = pdFAIL;
  40164a:	2000      	movs	r0, #0
	return xReturn;
  40164c:	e7fb      	b.n	401646 <xTimerCreateTimerTask+0x26>
  40164e:	bf00      	nop
  401650:	004015b1 	.word	0x004015b1
  401654:	2040c310 	.word	0x2040c310
  401658:	004063f4 	.word	0x004063f4
  40165c:	00401761 	.word	0x00401761
  401660:	00400ba5 	.word	0x00400ba5

00401664 <xTimerGenericCommand>:
{
  401664:	b530      	push	{r4, r5, lr}
  401666:	b085      	sub	sp, #20
	if( xTimerQueue != NULL )
  401668:	4c10      	ldr	r4, [pc, #64]	; (4016ac <xTimerGenericCommand+0x48>)
  40166a:	6825      	ldr	r5, [r4, #0]
  40166c:	b1dd      	cbz	r5, 4016a6 <xTimerGenericCommand+0x42>
  40166e:	461c      	mov	r4, r3
		xMessage.xMessageID = xCommandID;
  401670:	9100      	str	r1, [sp, #0]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
  401672:	9201      	str	r2, [sp, #4]
		xMessage.u.xTimerParameters.pxTimer = ( Timer_t * ) xTimer;
  401674:	9002      	str	r0, [sp, #8]
		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
  401676:	2905      	cmp	r1, #5
  401678:	dc0e      	bgt.n	401698 <xTimerGenericCommand+0x34>
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
  40167a:	4b0d      	ldr	r3, [pc, #52]	; (4016b0 <xTimerGenericCommand+0x4c>)
  40167c:	4798      	blx	r3
  40167e:	2802      	cmp	r0, #2
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
  401680:	f04f 0300 	mov.w	r3, #0
  401684:	bf0c      	ite	eq
  401686:	9a08      	ldreq	r2, [sp, #32]
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
  401688:	461a      	movne	r2, r3
  40168a:	4669      	mov	r1, sp
  40168c:	4807      	ldr	r0, [pc, #28]	; (4016ac <xTimerGenericCommand+0x48>)
  40168e:	6800      	ldr	r0, [r0, #0]
  401690:	4c08      	ldr	r4, [pc, #32]	; (4016b4 <xTimerGenericCommand+0x50>)
  401692:	47a0      	blx	r4
}
  401694:	b005      	add	sp, #20
  401696:	bd30      	pop	{r4, r5, pc}
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
  401698:	2300      	movs	r3, #0
  40169a:	4622      	mov	r2, r4
  40169c:	4669      	mov	r1, sp
  40169e:	4628      	mov	r0, r5
  4016a0:	4c05      	ldr	r4, [pc, #20]	; (4016b8 <xTimerGenericCommand+0x54>)
  4016a2:	47a0      	blx	r4
  4016a4:	e7f6      	b.n	401694 <xTimerGenericCommand+0x30>
BaseType_t xReturn = pdFAIL;
  4016a6:	2000      	movs	r0, #0
	return xReturn;
  4016a8:	e7f4      	b.n	401694 <xTimerGenericCommand+0x30>
  4016aa:	bf00      	nop
  4016ac:	2040c310 	.word	0x2040c310
  4016b0:	00401401 	.word	0x00401401
  4016b4:	0040071d 	.word	0x0040071d
  4016b8:	00400889 	.word	0x00400889

004016bc <prvSampleTimeNow>:
{
  4016bc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  4016c0:	b082      	sub	sp, #8
  4016c2:	4680      	mov	r8, r0
	xTimeNow = xTaskGetTickCount();
  4016c4:	4b1f      	ldr	r3, [pc, #124]	; (401744 <prvSampleTimeNow+0x88>)
  4016c6:	4798      	blx	r3
  4016c8:	4607      	mov	r7, r0
	if( xTimeNow < xLastTime )
  4016ca:	4b1f      	ldr	r3, [pc, #124]	; (401748 <prvSampleTimeNow+0x8c>)
  4016cc:	681b      	ldr	r3, [r3, #0]
  4016ce:	4298      	cmp	r0, r3
  4016d0:	d310      	bcc.n	4016f4 <prvSampleTimeNow+0x38>
		*pxTimerListsWereSwitched = pdFALSE;
  4016d2:	2300      	movs	r3, #0
  4016d4:	f8c8 3000 	str.w	r3, [r8]
	xLastTime = xTimeNow;
  4016d8:	4b1b      	ldr	r3, [pc, #108]	; (401748 <prvSampleTimeNow+0x8c>)
  4016da:	601f      	str	r7, [r3, #0]
}
  4016dc:	4638      	mov	r0, r7
  4016de:	b002      	add	sp, #8
  4016e0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
  4016e4:	2100      	movs	r1, #0
  4016e6:	9100      	str	r1, [sp, #0]
  4016e8:	460b      	mov	r3, r1
  4016ea:	4652      	mov	r2, sl
  4016ec:	4620      	mov	r0, r4
  4016ee:	4c17      	ldr	r4, [pc, #92]	; (40174c <prvSampleTimeNow+0x90>)
  4016f0:	47a0      	blx	r4
  4016f2:	e001      	b.n	4016f8 <prvSampleTimeNow+0x3c>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
  4016f4:	4d16      	ldr	r5, [pc, #88]	; (401750 <prvSampleTimeNow+0x94>)
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
  4016f6:	4e17      	ldr	r6, [pc, #92]	; (401754 <prvSampleTimeNow+0x98>)
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
  4016f8:	682b      	ldr	r3, [r5, #0]
  4016fa:	681a      	ldr	r2, [r3, #0]
  4016fc:	b1c2      	cbz	r2, 401730 <prvSampleTimeNow+0x74>
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
  4016fe:	68db      	ldr	r3, [r3, #12]
  401700:	f8d3 a000 	ldr.w	sl, [r3]
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList );
  401704:	68dc      	ldr	r4, [r3, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
  401706:	f104 0904 	add.w	r9, r4, #4
  40170a:	4648      	mov	r0, r9
  40170c:	47b0      	blx	r6
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
  40170e:	6a63      	ldr	r3, [r4, #36]	; 0x24
  401710:	4620      	mov	r0, r4
  401712:	4798      	blx	r3
		if( pxTimer->uxAutoReload == ( UBaseType_t ) pdTRUE )
  401714:	69e3      	ldr	r3, [r4, #28]
  401716:	2b01      	cmp	r3, #1
  401718:	d1ee      	bne.n	4016f8 <prvSampleTimeNow+0x3c>
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
  40171a:	69a3      	ldr	r3, [r4, #24]
  40171c:	4453      	add	r3, sl
			if( xReloadTime > xNextExpireTime )
  40171e:	459a      	cmp	sl, r3
  401720:	d2e0      	bcs.n	4016e4 <prvSampleTimeNow+0x28>
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
  401722:	6063      	str	r3, [r4, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
  401724:	6124      	str	r4, [r4, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
  401726:	4649      	mov	r1, r9
  401728:	6828      	ldr	r0, [r5, #0]
  40172a:	4b0b      	ldr	r3, [pc, #44]	; (401758 <prvSampleTimeNow+0x9c>)
  40172c:	4798      	blx	r3
  40172e:	e7e3      	b.n	4016f8 <prvSampleTimeNow+0x3c>
	pxCurrentTimerList = pxOverflowTimerList;
  401730:	4a0a      	ldr	r2, [pc, #40]	; (40175c <prvSampleTimeNow+0xa0>)
  401732:	6810      	ldr	r0, [r2, #0]
  401734:	4906      	ldr	r1, [pc, #24]	; (401750 <prvSampleTimeNow+0x94>)
  401736:	6008      	str	r0, [r1, #0]
	pxOverflowTimerList = pxTemp;
  401738:	6013      	str	r3, [r2, #0]
		*pxTimerListsWereSwitched = pdTRUE;
  40173a:	2301      	movs	r3, #1
  40173c:	f8c8 3000 	str.w	r3, [r8]
  401740:	e7ca      	b.n	4016d8 <prvSampleTimeNow+0x1c>
  401742:	bf00      	nop
  401744:	00400e29 	.word	0x00400e29
  401748:	2040c30c 	.word	0x2040c30c
  40174c:	00401665 	.word	0x00401665
  401750:	2040c2dc 	.word	0x2040c2dc
  401754:	00400487 	.word	0x00400487
  401758:	00400453 	.word	0x00400453
  40175c:	2040c2e0 	.word	0x2040c2e0

00401760 <prvTimerTask>:
{
  401760:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  401764:	b089      	sub	sp, #36	; 0x24
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
  401766:	4e63      	ldr	r6, [pc, #396]	; (4018f4 <prvTimerTask+0x194>)
	vTaskSuspendAll();
  401768:	4f63      	ldr	r7, [pc, #396]	; (4018f8 <prvTimerTask+0x198>)
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
  40176a:	4d64      	ldr	r5, [pc, #400]	; (4018fc <prvTimerTask+0x19c>)
					portYIELD_WITHIN_API();
  40176c:	f8df 91b0 	ldr.w	r9, [pc, #432]	; 401920 <prvTimerTask+0x1c0>
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
  401770:	f8df 81b0 	ldr.w	r8, [pc, #432]	; 401924 <prvTimerTask+0x1c4>
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
  401774:	6833      	ldr	r3, [r6, #0]
	if( *pxListWasEmpty == pdFALSE )
  401776:	681a      	ldr	r2, [r3, #0]
  401778:	2a00      	cmp	r2, #0
  40177a:	f000 80a9 	beq.w	4018d0 <prvTimerTask+0x170>
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
  40177e:	68db      	ldr	r3, [r3, #12]
  401780:	f8d3 a000 	ldr.w	sl, [r3]
	vTaskSuspendAll();
  401784:	47b8      	blx	r7
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
  401786:	a804      	add	r0, sp, #16
  401788:	4b5d      	ldr	r3, [pc, #372]	; (401900 <prvTimerTask+0x1a0>)
  40178a:	4798      	blx	r3
  40178c:	4604      	mov	r4, r0
		if( xTimerListsWereSwitched == pdFALSE )
  40178e:	9b04      	ldr	r3, [sp, #16]
  401790:	2b00      	cmp	r3, #0
  401792:	d137      	bne.n	401804 <prvTimerTask+0xa4>
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
  401794:	4550      	cmp	r0, sl
  401796:	d211      	bcs.n	4017bc <prvTimerTask+0x5c>
  401798:	2200      	movs	r2, #0
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
  40179a:	ebaa 0104 	sub.w	r1, sl, r4
  40179e:	6828      	ldr	r0, [r5, #0]
  4017a0:	4b58      	ldr	r3, [pc, #352]	; (401904 <prvTimerTask+0x1a4>)
  4017a2:	4798      	blx	r3
				if( xTaskResumeAll() == pdFALSE )
  4017a4:	4b58      	ldr	r3, [pc, #352]	; (401908 <prvTimerTask+0x1a8>)
  4017a6:	4798      	blx	r3
  4017a8:	bb70      	cbnz	r0, 401808 <prvTimerTask+0xa8>
					portYIELD_WITHIN_API();
  4017aa:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
  4017ae:	f8c9 3000 	str.w	r3, [r9]
  4017b2:	f3bf 8f4f 	dsb	sy
  4017b6:	f3bf 8f6f 	isb	sy
  4017ba:	e025      	b.n	401808 <prvTimerTask+0xa8>
				( void ) xTaskResumeAll();
  4017bc:	4b52      	ldr	r3, [pc, #328]	; (401908 <prvTimerTask+0x1a8>)
  4017be:	4798      	blx	r3
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList );
  4017c0:	6833      	ldr	r3, [r6, #0]
  4017c2:	68db      	ldr	r3, [r3, #12]
  4017c4:	f8d3 b00c 	ldr.w	fp, [r3, #12]
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
  4017c8:	f10b 0004 	add.w	r0, fp, #4
  4017cc:	47c0      	blx	r8
	if( pxTimer->uxAutoReload == ( UBaseType_t ) pdTRUE )
  4017ce:	f8db 301c 	ldr.w	r3, [fp, #28]
  4017d2:	2b01      	cmp	r3, #1
  4017d4:	d004      	beq.n	4017e0 <prvTimerTask+0x80>
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
  4017d6:	f8db 3024 	ldr.w	r3, [fp, #36]	; 0x24
  4017da:	4658      	mov	r0, fp
  4017dc:	4798      	blx	r3
  4017de:	e013      	b.n	401808 <prvTimerTask+0xa8>
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) == pdTRUE )
  4017e0:	f8db 1018 	ldr.w	r1, [fp, #24]
  4017e4:	4653      	mov	r3, sl
  4017e6:	4622      	mov	r2, r4
  4017e8:	4451      	add	r1, sl
  4017ea:	4658      	mov	r0, fp
  4017ec:	4c47      	ldr	r4, [pc, #284]	; (40190c <prvTimerTask+0x1ac>)
  4017ee:	47a0      	blx	r4
  4017f0:	2801      	cmp	r0, #1
  4017f2:	d1f0      	bne.n	4017d6 <prvTimerTask+0x76>
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
  4017f4:	2100      	movs	r1, #0
  4017f6:	9100      	str	r1, [sp, #0]
  4017f8:	460b      	mov	r3, r1
  4017fa:	4652      	mov	r2, sl
  4017fc:	4658      	mov	r0, fp
  4017fe:	4c44      	ldr	r4, [pc, #272]	; (401910 <prvTimerTask+0x1b0>)
  401800:	47a0      	blx	r4
  401802:	e7e8      	b.n	4017d6 <prvTimerTask+0x76>
			( void ) xTaskResumeAll();
  401804:	4b40      	ldr	r3, [pc, #256]	; (401908 <prvTimerTask+0x1a8>)
  401806:	4798      	blx	r3
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
  401808:	4c42      	ldr	r4, [pc, #264]	; (401914 <prvTimerTask+0x1b4>)
  40180a:	e006      	b.n	40181a <prvTimerTask+0xba>
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
  40180c:	9907      	ldr	r1, [sp, #28]
  40180e:	9806      	ldr	r0, [sp, #24]
  401810:	9b05      	ldr	r3, [sp, #20]
  401812:	4798      	blx	r3
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
  401814:	9b04      	ldr	r3, [sp, #16]
  401816:	2b00      	cmp	r3, #0
  401818:	da09      	bge.n	40182e <prvTimerTask+0xce>
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
  40181a:	2300      	movs	r3, #0
  40181c:	461a      	mov	r2, r3
  40181e:	a904      	add	r1, sp, #16
  401820:	6828      	ldr	r0, [r5, #0]
  401822:	47a0      	blx	r4
  401824:	2800      	cmp	r0, #0
  401826:	d0a5      	beq.n	401774 <prvTimerTask+0x14>
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
  401828:	9b04      	ldr	r3, [sp, #16]
  40182a:	2b00      	cmp	r3, #0
  40182c:	dbee      	blt.n	40180c <prvTimerTask+0xac>
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
  40182e:	f8dd a018 	ldr.w	sl, [sp, #24]
			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE )
  401832:	f8da 3014 	ldr.w	r3, [sl, #20]
  401836:	b113      	cbz	r3, 40183e <prvTimerTask+0xde>
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
  401838:	f10a 0004 	add.w	r0, sl, #4
  40183c:	47c0      	blx	r8
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
  40183e:	a803      	add	r0, sp, #12
  401840:	4b2f      	ldr	r3, [pc, #188]	; (401900 <prvTimerTask+0x1a0>)
  401842:	4798      	blx	r3
			switch( xMessage.xMessageID )
  401844:	9b04      	ldr	r3, [sp, #16]
  401846:	2b09      	cmp	r3, #9
  401848:	d8e7      	bhi.n	40181a <prvTimerTask+0xba>
  40184a:	a201      	add	r2, pc, #4	; (adr r2, 401850 <prvTimerTask+0xf0>)
  40184c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
  401850:	00401879 	.word	0x00401879
  401854:	00401879 	.word	0x00401879
  401858:	00401879 	.word	0x00401879
  40185c:	0040181b 	.word	0x0040181b
  401860:	004018b5 	.word	0x004018b5
  401864:	004018c9 	.word	0x004018c9
  401868:	00401879 	.word	0x00401879
  40186c:	00401879 	.word	0x00401879
  401870:	0040181b 	.word	0x0040181b
  401874:	004018b5 	.word	0x004018b5
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) == pdTRUE )
  401878:	9c05      	ldr	r4, [sp, #20]
  40187a:	f8da 1018 	ldr.w	r1, [sl, #24]
  40187e:	4623      	mov	r3, r4
  401880:	4602      	mov	r2, r0
  401882:	4421      	add	r1, r4
  401884:	4650      	mov	r0, sl
  401886:	4c21      	ldr	r4, [pc, #132]	; (40190c <prvTimerTask+0x1ac>)
  401888:	47a0      	blx	r4
  40188a:	2801      	cmp	r0, #1
  40188c:	d1bc      	bne.n	401808 <prvTimerTask+0xa8>
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
  40188e:	f8da 3024 	ldr.w	r3, [sl, #36]	; 0x24
  401892:	4650      	mov	r0, sl
  401894:	4798      	blx	r3
						if( pxTimer->uxAutoReload == ( UBaseType_t ) pdTRUE )
  401896:	f8da 301c 	ldr.w	r3, [sl, #28]
  40189a:	2b01      	cmp	r3, #1
  40189c:	d1b4      	bne.n	401808 <prvTimerTask+0xa8>
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
  40189e:	f8da 2018 	ldr.w	r2, [sl, #24]
  4018a2:	2100      	movs	r1, #0
  4018a4:	9100      	str	r1, [sp, #0]
  4018a6:	460b      	mov	r3, r1
  4018a8:	9805      	ldr	r0, [sp, #20]
  4018aa:	4402      	add	r2, r0
  4018ac:	4650      	mov	r0, sl
  4018ae:	4c18      	ldr	r4, [pc, #96]	; (401910 <prvTimerTask+0x1b0>)
  4018b0:	47a0      	blx	r4
  4018b2:	e7a9      	b.n	401808 <prvTimerTask+0xa8>
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
  4018b4:	9905      	ldr	r1, [sp, #20]
  4018b6:	f8ca 1018 	str.w	r1, [sl, #24]
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
  4018ba:	4603      	mov	r3, r0
  4018bc:	4602      	mov	r2, r0
  4018be:	4401      	add	r1, r0
  4018c0:	4650      	mov	r0, sl
  4018c2:	4c12      	ldr	r4, [pc, #72]	; (40190c <prvTimerTask+0x1ac>)
  4018c4:	47a0      	blx	r4
  4018c6:	e79f      	b.n	401808 <prvTimerTask+0xa8>
					vPortFree( pxTimer );
  4018c8:	4650      	mov	r0, sl
  4018ca:	4b13      	ldr	r3, [pc, #76]	; (401918 <prvTimerTask+0x1b8>)
  4018cc:	4798      	blx	r3
  4018ce:	e79b      	b.n	401808 <prvTimerTask+0xa8>
	vTaskSuspendAll();
  4018d0:	47b8      	blx	r7
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
  4018d2:	a804      	add	r0, sp, #16
  4018d4:	4b0a      	ldr	r3, [pc, #40]	; (401900 <prvTimerTask+0x1a0>)
  4018d6:	4798      	blx	r3
  4018d8:	4604      	mov	r4, r0
		if( xTimerListsWereSwitched == pdFALSE )
  4018da:	9b04      	ldr	r3, [sp, #16]
  4018dc:	2b00      	cmp	r3, #0
  4018de:	d191      	bne.n	401804 <prvTimerTask+0xa4>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
  4018e0:	4b0e      	ldr	r3, [pc, #56]	; (40191c <prvTimerTask+0x1bc>)
  4018e2:	681b      	ldr	r3, [r3, #0]
  4018e4:	681a      	ldr	r2, [r3, #0]
  4018e6:	fab2 f282 	clz	r2, r2
  4018ea:	0952      	lsrs	r2, r2, #5
  4018ec:	f04f 0a00 	mov.w	sl, #0
  4018f0:	e753      	b.n	40179a <prvTimerTask+0x3a>
  4018f2:	bf00      	nop
  4018f4:	2040c2dc 	.word	0x2040c2dc
  4018f8:	00400e19 	.word	0x00400e19
  4018fc:	2040c310 	.word	0x2040c310
  401900:	004016bd 	.word	0x004016bd
  401904:	00400ac9 	.word	0x00400ac9
  401908:	00400f6d 	.word	0x00400f6d
  40190c:	00401565 	.word	0x00401565
  401910:	00401665 	.word	0x00401665
  401914:	00400919 	.word	0x00400919
  401918:	0040041d 	.word	0x0040041d
  40191c:	2040c2e0 	.word	0x2040c2e0
  401920:	e000ed04 	.word	0xe000ed04
  401924:	00400487 	.word	0x00400487

00401928 <twihs_set_speed>:
	uint32_t ckdiv = 0;
	uint32_t c_lh_div;
	uint32_t cldiv, chdiv;

	/* High-Speed can be only used in slave mode, 400k is the max speed allowed for master */
	if (ul_speed > I2C_FAST_MODE_SPEED) {
  401928:	4b28      	ldr	r3, [pc, #160]	; (4019cc <twihs_set_speed+0xa4>)
  40192a:	4299      	cmp	r1, r3
  40192c:	d84b      	bhi.n	4019c6 <twihs_set_speed+0x9e>
		return FAIL;
	}

	/* Low level time not less than 1.3us of I2C Fast Mode. */
	if (ul_speed > LOW_LEVEL_TIME_LIMIT) {
  40192e:	f5a3 537a 	sub.w	r3, r3, #16000	; 0x3e80
  401932:	4299      	cmp	r1, r3
  401934:	d92d      	bls.n	401992 <twihs_set_speed+0x6a>
{
  401936:	b410      	push	{r4}
		/* Low level of time fixed for 1.3us. */
		cldiv = ul_mck / (LOW_LEVEL_TIME_LIMIT * TWIHS_CLK_DIVIDER) - TWIHS_CLK_CALC_ARGU;
  401938:	4c25      	ldr	r4, [pc, #148]	; (4019d0 <twihs_set_speed+0xa8>)
  40193a:	fba4 3402 	umull	r3, r4, r4, r2
  40193e:	0ba4      	lsrs	r4, r4, #14
  401940:	3c03      	subs	r4, #3
		chdiv = ul_mck / ((ul_speed + (ul_speed - LOW_LEVEL_TIME_LIMIT)) * TWIHS_CLK_DIVIDER) - TWIHS_CLK_CALC_ARGU;
  401942:	4b24      	ldr	r3, [pc, #144]	; (4019d4 <twihs_set_speed+0xac>)
  401944:	440b      	add	r3, r1
  401946:	009b      	lsls	r3, r3, #2
  401948:	fbb2 f2f3 	udiv	r2, r2, r3
  40194c:	3a03      	subs	r2, #3
		
		/* cldiv must fit in 8 bits, ckdiv must fit in 3 bits */
		while ((cldiv > TWIHS_CLK_DIV_MAX) && (ckdiv < TWIHS_CLK_DIV_MIN)) {
  40194e:	2cff      	cmp	r4, #255	; 0xff
  401950:	d91d      	bls.n	40198e <twihs_set_speed+0x66>
  401952:	2100      	movs	r1, #0
			/* Increase clock divider */
			ckdiv++;
  401954:	3101      	adds	r1, #1
			/* Divide cldiv value */
			cldiv /= TWIHS_CLK_DIVIDER;
  401956:	0864      	lsrs	r4, r4, #1
		while ((cldiv > TWIHS_CLK_DIV_MAX) && (ckdiv < TWIHS_CLK_DIV_MIN)) {
  401958:	2cff      	cmp	r4, #255	; 0xff
  40195a:	d901      	bls.n	401960 <twihs_set_speed+0x38>
  40195c:	2906      	cmp	r1, #6
  40195e:	d9f9      	bls.n	401954 <twihs_set_speed+0x2c>
		}
		/* chdiv must fit in 8 bits, ckdiv must fit in 3 bits */
		while ((chdiv > TWIHS_CLK_DIV_MAX) && (ckdiv < TWIHS_CLK_DIV_MIN)) {
  401960:	2aff      	cmp	r2, #255	; 0xff
  401962:	d907      	bls.n	401974 <twihs_set_speed+0x4c>
  401964:	2906      	cmp	r1, #6
  401966:	d805      	bhi.n	401974 <twihs_set_speed+0x4c>
			/* Increase clock divider */
			ckdiv++;
  401968:	3101      	adds	r1, #1
			/* Divide cldiv value */
			chdiv /= TWIHS_CLK_DIVIDER;
  40196a:	0852      	lsrs	r2, r2, #1
		while ((chdiv > TWIHS_CLK_DIV_MAX) && (ckdiv < TWIHS_CLK_DIV_MIN)) {
  40196c:	2aff      	cmp	r2, #255	; 0xff
  40196e:	d901      	bls.n	401974 <twihs_set_speed+0x4c>
  401970:	2906      	cmp	r1, #6
  401972:	d9f9      	bls.n	401968 <twihs_set_speed+0x40>
		}

		/* set clock waveform generator register */
		p_twihs->TWIHS_CWGR =
				TWIHS_CWGR_CLDIV(cldiv) | TWIHS_CWGR_CHDIV(chdiv) |
  401974:	0213      	lsls	r3, r2, #8
  401976:	b29b      	uxth	r3, r3
				TWIHS_CWGR_CKDIV(ckdiv);
  401978:	0409      	lsls	r1, r1, #16
  40197a:	f401 21e0 	and.w	r1, r1, #458752	; 0x70000
				TWIHS_CWGR_CLDIV(cldiv) | TWIHS_CWGR_CHDIV(chdiv) |
  40197e:	430b      	orrs	r3, r1
  401980:	b2e4      	uxtb	r4, r4
  401982:	4323      	orrs	r3, r4
		p_twihs->TWIHS_CWGR =
  401984:	6103      	str	r3, [r0, #16]
		p_twihs->TWIHS_CWGR =
				TWIHS_CWGR_CLDIV(c_lh_div) | TWIHS_CWGR_CHDIV(c_lh_div) |
				TWIHS_CWGR_CKDIV(ckdiv);
	}

	return PASS;
  401986:	2000      	movs	r0, #0
}
  401988:	f85d 4b04 	ldr.w	r4, [sp], #4
  40198c:	4770      	bx	lr
	uint32_t ckdiv = 0;
  40198e:	2100      	movs	r1, #0
  401990:	e7e6      	b.n	401960 <twihs_set_speed+0x38>
		c_lh_div = ul_mck / (ul_speed * TWIHS_CLK_DIVIDER) - TWIHS_CLK_CALC_ARGU;
  401992:	0049      	lsls	r1, r1, #1
  401994:	fbb2 f2f1 	udiv	r2, r2, r1
  401998:	3a03      	subs	r2, #3
		while ((c_lh_div > TWIHS_CLK_DIV_MAX) && (ckdiv < TWIHS_CLK_DIV_MIN)) {
  40199a:	2aff      	cmp	r2, #255	; 0xff
  40199c:	d911      	bls.n	4019c2 <twihs_set_speed+0x9a>
  40199e:	2300      	movs	r3, #0
			ckdiv++;
  4019a0:	3301      	adds	r3, #1
			c_lh_div /= TWIHS_CLK_DIVIDER;
  4019a2:	0852      	lsrs	r2, r2, #1
		while ((c_lh_div > TWIHS_CLK_DIV_MAX) && (ckdiv < TWIHS_CLK_DIV_MIN)) {
  4019a4:	2aff      	cmp	r2, #255	; 0xff
  4019a6:	d901      	bls.n	4019ac <twihs_set_speed+0x84>
  4019a8:	2b06      	cmp	r3, #6
  4019aa:	d9f9      	bls.n	4019a0 <twihs_set_speed+0x78>
				TWIHS_CWGR_CLDIV(c_lh_div) | TWIHS_CWGR_CHDIV(c_lh_div) |
  4019ac:	0211      	lsls	r1, r2, #8
  4019ae:	b289      	uxth	r1, r1
				TWIHS_CWGR_CKDIV(ckdiv);
  4019b0:	041b      	lsls	r3, r3, #16
  4019b2:	f403 23e0 	and.w	r3, r3, #458752	; 0x70000
				TWIHS_CWGR_CLDIV(c_lh_div) | TWIHS_CWGR_CHDIV(c_lh_div) |
  4019b6:	430b      	orrs	r3, r1
  4019b8:	b2d2      	uxtb	r2, r2
  4019ba:	431a      	orrs	r2, r3
		p_twihs->TWIHS_CWGR =
  4019bc:	6102      	str	r2, [r0, #16]
	return PASS;
  4019be:	2000      	movs	r0, #0
  4019c0:	4770      	bx	lr
	uint32_t ckdiv = 0;
  4019c2:	2300      	movs	r3, #0
  4019c4:	e7f2      	b.n	4019ac <twihs_set_speed+0x84>
		return FAIL;
  4019c6:	2001      	movs	r0, #1
  4019c8:	4770      	bx	lr
  4019ca:	bf00      	nop
  4019cc:	00061a80 	.word	0x00061a80
  4019d0:	057619f1 	.word	0x057619f1
  4019d4:	3ffd1200 	.word	0x3ffd1200

004019d8 <twihs_master_init>:
{
  4019d8:	b508      	push	{r3, lr}
	p_twihs->TWIHS_IDR = ~0UL;
  4019da:	f04f 32ff 	mov.w	r2, #4294967295
  4019de:	6282      	str	r2, [r0, #40]	; 0x28
	p_twihs->TWIHS_SR;
  4019e0:	6a02      	ldr	r2, [r0, #32]
 * \param p_twihs Pointer to a TWIHS instance.
 */
void twihs_reset(Twihs *p_twihs)
{
	/* Set SWRST bit to reset TWIHS peripheral */
	p_twihs->TWIHS_CR = TWIHS_CR_SWRST;
  4019e2:	2280      	movs	r2, #128	; 0x80
  4019e4:	6002      	str	r2, [r0, #0]
	p_twihs->TWIHS_RHR;
  4019e6:	6b02      	ldr	r2, [r0, #48]	; 0x30
	p_twihs->TWIHS_CR = TWIHS_CR_MSDIS;
  4019e8:	2208      	movs	r2, #8
  4019ea:	6002      	str	r2, [r0, #0]
	p_twihs->TWIHS_CR = TWIHS_CR_SVDIS;
  4019ec:	2220      	movs	r2, #32
  4019ee:	6002      	str	r2, [r0, #0]
	p_twihs->TWIHS_CR = TWIHS_CR_MSEN;
  4019f0:	2204      	movs	r2, #4
  4019f2:	6002      	str	r2, [r0, #0]
	if (twihs_set_speed(p_twihs, p_opt->speed, p_opt->master_clk) == FAIL) {
  4019f4:	680a      	ldr	r2, [r1, #0]
  4019f6:	6849      	ldr	r1, [r1, #4]
  4019f8:	4b03      	ldr	r3, [pc, #12]	; (401a08 <twihs_master_init+0x30>)
  4019fa:	4798      	blx	r3
}
  4019fc:	2801      	cmp	r0, #1
  4019fe:	bf14      	ite	ne
  401a00:	2000      	movne	r0, #0
  401a02:	2001      	moveq	r0, #1
  401a04:	bd08      	pop	{r3, pc}
  401a06:	bf00      	nop
  401a08:	00401929 	.word	0x00401929

00401a0c <twihs_master_read>:
	uint32_t status, cnt = p_packet->length;
  401a0c:	68cb      	ldr	r3, [r1, #12]
	if (cnt == 0) {
  401a0e:	2b00      	cmp	r3, #0
  401a10:	d046      	beq.n	401aa0 <twihs_master_read+0x94>
{
  401a12:	b470      	push	{r4, r5, r6}
	uint8_t *buffer = p_packet->buffer;
  401a14:	688c      	ldr	r4, [r1, #8]
	p_twihs->TWIHS_MMR = 0;
  401a16:	2600      	movs	r6, #0
  401a18:	6046      	str	r6, [r0, #4]
			((p_packet->addr_length << TWIHS_MMR_IADRSZ_Pos) &
  401a1a:	684a      	ldr	r2, [r1, #4]
  401a1c:	0212      	lsls	r2, r2, #8
  401a1e:	f402 7240 	and.w	r2, r2, #768	; 0x300
	p_twihs->TWIHS_MMR = TWIHS_MMR_MREAD | TWIHS_MMR_DADR(p_packet->chip) |
  401a22:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
  401a26:	7c0d      	ldrb	r5, [r1, #16]
  401a28:	042d      	lsls	r5, r5, #16
  401a2a:	f405 05fe 	and.w	r5, r5, #8323072	; 0x7f0000
  401a2e:	432a      	orrs	r2, r5
  401a30:	6042      	str	r2, [r0, #4]
	p_twihs->TWIHS_IADR = 0;
  401a32:	60c6      	str	r6, [r0, #12]
	p_twihs->TWIHS_IADR = twihs_mk_addr(p_packet->addr, p_packet->addr_length);
  401a34:	684d      	ldr	r5, [r1, #4]
	if (len == 0)
  401a36:	b15d      	cbz	r5, 401a50 <twihs_master_read+0x44>
	val = addr[0];
  401a38:	780a      	ldrb	r2, [r1, #0]
	if (len > 1) {
  401a3a:	2d01      	cmp	r5, #1
  401a3c:	dd02      	ble.n	401a44 <twihs_master_read+0x38>
		val |= addr[1];
  401a3e:	784e      	ldrb	r6, [r1, #1]
  401a40:	ea46 2202 	orr.w	r2, r6, r2, lsl #8
	if (len > 2) {
  401a44:	2d02      	cmp	r5, #2
  401a46:	dd04      	ble.n	401a52 <twihs_master_read+0x46>
		val |= addr[2];
  401a48:	7889      	ldrb	r1, [r1, #2]
  401a4a:	ea41 2202 	orr.w	r2, r1, r2, lsl #8
  401a4e:	e000      	b.n	401a52 <twihs_master_read+0x46>
		return 0;
  401a50:	2200      	movs	r2, #0
	p_twihs->TWIHS_IADR = twihs_mk_addr(p_packet->addr, p_packet->addr_length);
  401a52:	60c2      	str	r2, [r0, #12]
	p_twihs->TWIHS_CR = TWIHS_CR_START;
  401a54:	2201      	movs	r2, #1
  401a56:	6002      	str	r2, [r0, #0]
			p_twihs->TWIHS_CR = TWIHS_CR_STOP;
  401a58:	2502      	movs	r5, #2
		status = p_twihs->TWIHS_SR;
  401a5a:	6a02      	ldr	r2, [r0, #32]
  401a5c:	f247 5130 	movw	r1, #30000	; 0x7530
		if (cnt == 1) {
  401a60:	2b01      	cmp	r3, #1
  401a62:	d008      	beq.n	401a76 <twihs_master_read+0x6a>
		if (!(status & TWIHS_SR_RXRDY)) {
  401a64:	f012 0f02 	tst.w	r2, #2
  401a68:	d013      	beq.n	401a92 <twihs_master_read+0x86>
		*buffer++ = p_twihs->TWIHS_RHR;
  401a6a:	6b02      	ldr	r2, [r0, #48]	; 0x30
  401a6c:	f804 2b01 	strb.w	r2, [r4], #1
	while (cnt > 0) {
  401a70:	3b01      	subs	r3, #1
  401a72:	d1f2      	bne.n	401a5a <twihs_master_read+0x4e>
  401a74:	e005      	b.n	401a82 <twihs_master_read+0x76>
			p_twihs->TWIHS_CR = TWIHS_CR_STOP;
  401a76:	6005      	str	r5, [r0, #0]
		if (!(status & TWIHS_SR_RXRDY)) {
  401a78:	f012 0f02 	tst.w	r2, #2
  401a7c:	d00b      	beq.n	401a96 <twihs_master_read+0x8a>
		*buffer++ = p_twihs->TWIHS_RHR;
  401a7e:	6b03      	ldr	r3, [r0, #48]	; 0x30
  401a80:	7023      	strb	r3, [r4, #0]
	while (!(p_twihs->TWIHS_SR & TWIHS_SR_TXCOMP)) {
  401a82:	6a03      	ldr	r3, [r0, #32]
  401a84:	f013 0f01 	tst.w	r3, #1
  401a88:	d0fb      	beq.n	401a82 <twihs_master_read+0x76>
	p_twihs->TWIHS_SR;
  401a8a:	6a03      	ldr	r3, [r0, #32]
	return TWIHS_SUCCESS;
  401a8c:	2000      	movs	r0, #0
}
  401a8e:	bc70      	pop	{r4, r5, r6}
  401a90:	4770      	bx	lr
	while (cnt > 0) {
  401a92:	2b00      	cmp	r3, #0
  401a94:	d0f5      	beq.n	401a82 <twihs_master_read+0x76>
		status = p_twihs->TWIHS_SR;
  401a96:	6a02      	ldr	r2, [r0, #32]
		if (!timeout--) {
  401a98:	3901      	subs	r1, #1
  401a9a:	d1e1      	bne.n	401a60 <twihs_master_read+0x54>
			return TWIHS_ERROR_TIMEOUT;
  401a9c:	2009      	movs	r0, #9
  401a9e:	e7f6      	b.n	401a8e <twihs_master_read+0x82>
		return TWIHS_INVALID_ARGUMENT;
  401aa0:	2001      	movs	r0, #1
  401aa2:	4770      	bx	lr

00401aa4 <twihs_master_write>:
	uint32_t status, cnt = p_packet->length;
  401aa4:	68cb      	ldr	r3, [r1, #12]
	if (cnt == 0) {
  401aa6:	2b00      	cmp	r3, #0
  401aa8:	d043      	beq.n	401b32 <twihs_master_write+0x8e>
{
  401aaa:	b470      	push	{r4, r5, r6}
	uint8_t *buffer = p_packet->buffer;
  401aac:	688c      	ldr	r4, [r1, #8]
	p_twihs->TWIHS_MMR = 0;
  401aae:	2600      	movs	r6, #0
  401ab0:	6046      	str	r6, [r0, #4]
	p_twihs->TWIHS_MMR = TWIHS_MMR_DADR(p_packet->chip) |
  401ab2:	7c0a      	ldrb	r2, [r1, #16]
  401ab4:	0412      	lsls	r2, r2, #16
  401ab6:	f402 02fe 	and.w	r2, r2, #8323072	; 0x7f0000
			((p_packet->addr_length << TWIHS_MMR_IADRSZ_Pos) &
  401aba:	684d      	ldr	r5, [r1, #4]
  401abc:	022d      	lsls	r5, r5, #8
  401abe:	f405 7540 	and.w	r5, r5, #768	; 0x300
	p_twihs->TWIHS_MMR = TWIHS_MMR_DADR(p_packet->chip) |
  401ac2:	432a      	orrs	r2, r5
  401ac4:	6042      	str	r2, [r0, #4]
	p_twihs->TWIHS_IADR = 0;
  401ac6:	60c6      	str	r6, [r0, #12]
	p_twihs->TWIHS_IADR = twihs_mk_addr(p_packet->addr, p_packet->addr_length);
  401ac8:	684d      	ldr	r5, [r1, #4]
	if (len == 0)
  401aca:	b15d      	cbz	r5, 401ae4 <twihs_master_write+0x40>
	val = addr[0];
  401acc:	780a      	ldrb	r2, [r1, #0]
	if (len > 1) {
  401ace:	2d01      	cmp	r5, #1
  401ad0:	dd02      	ble.n	401ad8 <twihs_master_write+0x34>
		val |= addr[1];
  401ad2:	784e      	ldrb	r6, [r1, #1]
  401ad4:	ea46 2202 	orr.w	r2, r6, r2, lsl #8
	if (len > 2) {
  401ad8:	2d02      	cmp	r5, #2
  401ada:	dd04      	ble.n	401ae6 <twihs_master_write+0x42>
		val |= addr[2];
  401adc:	7889      	ldrb	r1, [r1, #2]
  401ade:	ea41 2202 	orr.w	r2, r1, r2, lsl #8
  401ae2:	e000      	b.n	401ae6 <twihs_master_write+0x42>
		return 0;
  401ae4:	2200      	movs	r2, #0
	p_twihs->TWIHS_IADR = twihs_mk_addr(p_packet->addr, p_packet->addr_length);
  401ae6:	60c2      	str	r2, [r0, #12]
  401ae8:	e004      	b.n	401af4 <twihs_master_write+0x50>
		p_twihs->TWIHS_THR = *buffer++;
  401aea:	f814 2b01 	ldrb.w	r2, [r4], #1
  401aee:	6342      	str	r2, [r0, #52]	; 0x34
	while (cnt > 0) {
  401af0:	3b01      	subs	r3, #1
  401af2:	d00f      	beq.n	401b14 <twihs_master_write+0x70>
		status = p_twihs->TWIHS_SR;
  401af4:	6a02      	ldr	r2, [r0, #32]
		if (status & TWIHS_SR_NACK) {
  401af6:	f412 7f80 	tst.w	r2, #256	; 0x100
  401afa:	d11e      	bne.n	401b3a <twihs_master_write+0x96>
		if (!(status & TWIHS_SR_TXRDY)) {
  401afc:	f012 0f04 	tst.w	r2, #4
  401b00:	d1f3      	bne.n	401aea <twihs_master_write+0x46>
		status = p_twihs->TWIHS_SR;
  401b02:	6a02      	ldr	r2, [r0, #32]
		if (status & TWIHS_SR_NACK) {
  401b04:	f412 7f80 	tst.w	r2, #256	; 0x100
  401b08:	d115      	bne.n	401b36 <twihs_master_write+0x92>
		if (!(status & TWIHS_SR_TXRDY)) {
  401b0a:	f012 0f04 	tst.w	r2, #4
  401b0e:	d1ec      	bne.n	401aea <twihs_master_write+0x46>
	while (cnt > 0) {
  401b10:	2b00      	cmp	r3, #0
  401b12:	d1f6      	bne.n	401b02 <twihs_master_write+0x5e>
		status = p_twihs->TWIHS_SR;
  401b14:	6a03      	ldr	r3, [r0, #32]
		if (status & TWIHS_SR_NACK) {
  401b16:	f413 7f80 	tst.w	r3, #256	; 0x100
  401b1a:	d111      	bne.n	401b40 <twihs_master_write+0x9c>
		if (status & TWIHS_SR_TXRDY) {
  401b1c:	f013 0f04 	tst.w	r3, #4
  401b20:	d0f8      	beq.n	401b14 <twihs_master_write+0x70>
	p_twihs->TWIHS_CR = TWIHS_CR_STOP;
  401b22:	2302      	movs	r3, #2
  401b24:	6003      	str	r3, [r0, #0]
	while (!(p_twihs->TWIHS_SR & TWIHS_SR_TXCOMP)) {
  401b26:	6a03      	ldr	r3, [r0, #32]
  401b28:	f013 0f01 	tst.w	r3, #1
  401b2c:	d0fb      	beq.n	401b26 <twihs_master_write+0x82>
	return TWIHS_SUCCESS;
  401b2e:	2000      	movs	r0, #0
  401b30:	e004      	b.n	401b3c <twihs_master_write+0x98>
		return TWIHS_INVALID_ARGUMENT;
  401b32:	2001      	movs	r0, #1
  401b34:	4770      	bx	lr
			return TWIHS_RECEIVE_NACK;
  401b36:	2005      	movs	r0, #5
  401b38:	e000      	b.n	401b3c <twihs_master_write+0x98>
  401b3a:	2005      	movs	r0, #5
}
  401b3c:	bc70      	pop	{r4, r5, r6}
  401b3e:	4770      	bx	lr
			return TWIHS_RECEIVE_NACK;
  401b40:	2005      	movs	r0, #5
  401b42:	e7fb      	b.n	401b3c <twihs_master_write+0x98>

00401b44 <sysclk_init>:
	pmc_disable_udpck();
}
#endif // CONFIG_USBCLK_SOURCE

void sysclk_init(void)
{
  401b44:	b510      	push	{r4, lr}
	struct pll_config pllcfg;

	/* Set flash wait state to max in case the below clock switching. */
	system_init_flash(CHIP_FREQ_CPU_MAX);
  401b46:	4810      	ldr	r0, [pc, #64]	; (401b88 <sysclk_init+0x44>)
  401b48:	4b10      	ldr	r3, [pc, #64]	; (401b8c <sysclk_init+0x48>)
  401b4a:	4798      	blx	r3
		pmc_switch_mainck_to_fastrc(CKGR_MOR_MOSCRCF_12_MHz);
		break;


	case OSC_MAINCK_XTAL:
		pmc_switch_mainck_to_xtal(PMC_OSC_XTAL,
  401b4c:	213e      	movs	r1, #62	; 0x3e
  401b4e:	2000      	movs	r0, #0
  401b50:	4b0f      	ldr	r3, [pc, #60]	; (401b90 <sysclk_init+0x4c>)
  401b52:	4798      	blx	r3
	case OSC_MAINCK_4M_RC:
	case OSC_MAINCK_8M_RC:
	case OSC_MAINCK_12M_RC:
	case OSC_MAINCK_XTAL:
	case OSC_MAINCK_BYPASS:
		return pmc_osc_is_ready_mainck();
  401b54:	4c0f      	ldr	r4, [pc, #60]	; (401b94 <sysclk_init+0x50>)
  401b56:	47a0      	blx	r4
 *
 * \param id A number identifying the oscillator to wait for.
 */
static inline void osc_wait_ready(uint8_t id)
{
	while (!osc_is_ready(id)) {
  401b58:	2800      	cmp	r0, #0
  401b5a:	d0fc      	beq.n	401b56 <sysclk_init+0x12>
static inline void pll_enable(const struct pll_config *p_cfg, uint32_t ul_pll_id)
{
	Assert(ul_pll_id < NR_PLLS);

	if (ul_pll_id == PLLA_ID) {
		pmc_disable_pllack(); // Always stop PLL first!
  401b5c:	4b0e      	ldr	r3, [pc, #56]	; (401b98 <sysclk_init+0x54>)
  401b5e:	4798      	blx	r3
		PMC->CKGR_PLLAR = CKGR_PLLAR_ONE | p_cfg->ctrl;
  401b60:	4a0e      	ldr	r2, [pc, #56]	; (401b9c <sysclk_init+0x58>)
  401b62:	4b0f      	ldr	r3, [pc, #60]	; (401ba0 <sysclk_init+0x5c>)
  401b64:	629a      	str	r2, [r3, #40]	; 0x28
static inline uint32_t pll_is_locked(uint32_t ul_pll_id)
{
	Assert(ul_pll_id < NR_PLLS);

	if (ul_pll_id == PLLA_ID) {
	return pmc_is_locked_pllack();
  401b66:	4c0f      	ldr	r4, [pc, #60]	; (401ba4 <sysclk_init+0x60>)
  401b68:	47a0      	blx	r4
 */
static inline int pll_wait_for_lock(unsigned int pll_id)
{
	Assert(pll_id < NR_PLLS);

	while (!pll_is_locked(pll_id)) {
  401b6a:	2800      	cmp	r0, #0
  401b6c:	d0fc      	beq.n	401b68 <sysclk_init+0x24>
	else if (CONFIG_SYSCLK_SOURCE == SYSCLK_SRC_PLLACK) {
		pll_enable_source(CONFIG_PLL0_SOURCE);
		pll_config_defaults(&pllcfg, 0);
		pll_enable(&pllcfg, 0);
		pll_wait_for_lock(0);
		pmc_mck_set_division(CONFIG_SYSCLK_DIV);
  401b6e:	2002      	movs	r0, #2
  401b70:	4b0d      	ldr	r3, [pc, #52]	; (401ba8 <sysclk_init+0x64>)
  401b72:	4798      	blx	r3
		pmc_switch_mck_to_pllack(CONFIG_SYSCLK_PRES);
  401b74:	2000      	movs	r0, #0
  401b76:	4b0d      	ldr	r3, [pc, #52]	; (401bac <sysclk_init+0x68>)
  401b78:	4798      	blx	r3
		pll_wait_for_lock(1);
		pmc_mck_set_division(CONFIG_SYSCLK_DIV);
		pmc_switch_mck_to_upllck(CONFIG_SYSCLK_PRES);
	}
	/* Update the SystemFrequency variable */
	SystemCoreClockUpdate();
  401b7a:	4b0d      	ldr	r3, [pc, #52]	; (401bb0 <sysclk_init+0x6c>)
  401b7c:	4798      	blx	r3

	/* Set a flash wait state depending on the new cpu frequency */
	system_init_flash(sysclk_get_cpu_hz());
  401b7e:	480d      	ldr	r0, [pc, #52]	; (401bb4 <sysclk_init+0x70>)
  401b80:	4b02      	ldr	r3, [pc, #8]	; (401b8c <sysclk_init+0x48>)
  401b82:	4798      	blx	r3
  401b84:	bd10      	pop	{r4, pc}
  401b86:	bf00      	nop
  401b88:	07270e00 	.word	0x07270e00
  401b8c:	004025c5 	.word	0x004025c5
  401b90:	00402215 	.word	0x00402215
  401b94:	00402269 	.word	0x00402269
  401b98:	00402279 	.word	0x00402279
  401b9c:	20183f01 	.word	0x20183f01
  401ba0:	400e0600 	.word	0x400e0600
  401ba4:	00402289 	.word	0x00402289
  401ba8:	00402179 	.word	0x00402179
  401bac:	004021b1 	.word	0x004021b1
  401bb0:	004024b9 	.word	0x004024b9
  401bb4:	11e1a300 	.word	0x11e1a300

00401bb8 <_read>:
int __attribute__((weak))
_read (int file, char * ptr, int len); // Remove GCC compiler warning

int __attribute__((weak))
_read (int file, char * ptr, int len)
{
  401bb8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
	int nChars = 0;

	if (file != 0) {
  401bbc:	b980      	cbnz	r0, 401be0 <_read+0x28>
  401bbe:	460c      	mov	r4, r1
  401bc0:	4690      	mov	r8, r2
		return -1;
	}

	for (; len > 0; --len) {
  401bc2:	2a00      	cmp	r2, #0
  401bc4:	dd0f      	ble.n	401be6 <_read+0x2e>
  401bc6:	188f      	adds	r7, r1, r2
		ptr_get(stdio_base, ptr);
  401bc8:	4e08      	ldr	r6, [pc, #32]	; (401bec <_read+0x34>)
  401bca:	4d09      	ldr	r5, [pc, #36]	; (401bf0 <_read+0x38>)
  401bcc:	6830      	ldr	r0, [r6, #0]
  401bce:	4621      	mov	r1, r4
  401bd0:	682b      	ldr	r3, [r5, #0]
  401bd2:	4798      	blx	r3
		ptr++;
  401bd4:	3401      	adds	r4, #1
	for (; len > 0; --len) {
  401bd6:	42bc      	cmp	r4, r7
  401bd8:	d1f8      	bne.n	401bcc <_read+0x14>
		nChars++;
	}
	return nChars;
}
  401bda:	4640      	mov	r0, r8
  401bdc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
		return -1;
  401be0:	f04f 38ff 	mov.w	r8, #4294967295
  401be4:	e7f9      	b.n	401bda <_read+0x22>
	for (; len > 0; --len) {
  401be6:	4680      	mov	r8, r0
  401be8:	e7f7      	b.n	401bda <_read+0x22>
  401bea:	bf00      	nop
  401bec:	2040c40c 	.word	0x2040c40c
  401bf0:	2040c404 	.word	0x2040c404

00401bf4 <_write>:
int __attribute__((weak))
_write (int file, const char *ptr, int len)
{
	int nChars = 0;

	if ((file != 1) && (file != 2) && (file!=3)) {
  401bf4:	3801      	subs	r0, #1
  401bf6:	2802      	cmp	r0, #2
  401bf8:	d815      	bhi.n	401c26 <_write+0x32>
{
  401bfa:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  401bfe:	460e      	mov	r6, r1
  401c00:	4614      	mov	r4, r2
		return -1;
	}

	for (; len != 0; --len) {
  401c02:	b19a      	cbz	r2, 401c2c <_write+0x38>
  401c04:	460d      	mov	r5, r1
		if (ptr_put(stdio_base, *ptr++) < 0) {
  401c06:	f8df 8038 	ldr.w	r8, [pc, #56]	; 401c40 <_write+0x4c>
  401c0a:	4f0c      	ldr	r7, [pc, #48]	; (401c3c <_write+0x48>)
  401c0c:	f8d8 0000 	ldr.w	r0, [r8]
  401c10:	f815 1b01 	ldrb.w	r1, [r5], #1
  401c14:	683b      	ldr	r3, [r7, #0]
  401c16:	4798      	blx	r3
  401c18:	2800      	cmp	r0, #0
  401c1a:	db0a      	blt.n	401c32 <_write+0x3e>
  401c1c:	1ba8      	subs	r0, r5, r6
	for (; len != 0; --len) {
  401c1e:	3c01      	subs	r4, #1
  401c20:	d1f4      	bne.n	401c0c <_write+0x18>
  401c22:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
		return -1;
  401c26:	f04f 30ff 	mov.w	r0, #4294967295
  401c2a:	4770      	bx	lr
	for (; len != 0; --len) {
  401c2c:	4610      	mov	r0, r2
  401c2e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
			return -1;
  401c32:	f04f 30ff 	mov.w	r0, #4294967295
		}
		++nChars;
	}
	return nChars;
}
  401c36:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  401c3a:	bf00      	nop
  401c3c:	2040c408 	.word	0x2040c408
  401c40:	2040c40c 	.word	0x2040c40c

00401c44 <board_init>:
	__ISB();
}
#endif

void board_init(void)
{
  401c44:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
#ifndef CONF_BOARD_KEEP_WATCHDOG_AT_INIT
	/* Disable the watchdog */
	WDT->WDT_MR = WDT_MR_WDDIS;
  401c46:	f44f 4200 	mov.w	r2, #32768	; 0x8000
  401c4a:	4ba9      	ldr	r3, [pc, #676]	; (401ef0 <board_init+0x2ac>)
  401c4c:	605a      	str	r2, [r3, #4]
    This function acts as a special kind of Data Memory Barrier.
    It completes when all explicit memory accesses before this instruction complete.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __DSB(void)
{
  __ASM volatile ("dsb");
  401c4e:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb");
  401c52:	f3bf 8f6f 	isb	sy
__STATIC_INLINE void SCB_EnableICache(void)
{
  #if (__ICACHE_PRESENT == 1)
    __DSB();
    __ISB();
    SCB->ICIALLU = 0;                       // invalidate I-Cache
  401c56:	4ba7      	ldr	r3, [pc, #668]	; (401ef4 <board_init+0x2b0>)
  401c58:	2200      	movs	r2, #0
  401c5a:	f8c3 2250 	str.w	r2, [r3, #592]	; 0x250
    SCB->CCR |=  SCB_CCR_IC_Msk;            // enable I-Cache
  401c5e:	695a      	ldr	r2, [r3, #20]
  401c60:	f442 3200 	orr.w	r2, r2, #131072	; 0x20000
  401c64:	615a      	str	r2, [r3, #20]
  __ASM volatile ("dsb");
  401c66:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb");
  401c6a:	f3bf 8f6f 	isb	sy
{
  #if (__DCACHE_PRESENT == 1)
    uint32_t ccsidr, sshift, wshift, sw;
    uint32_t sets, ways;

    ccsidr  = SCB->CCSIDR;
  401c6e:	f8d3 7080 	ldr.w	r7, [r3, #128]	; 0x80
    sets    = CCSIDR_SETS(ccsidr);
  401c72:	f3c7 364e 	ubfx	r6, r7, #13, #15
    sshift  = CCSIDR_LSSHIFT(ccsidr) + 4;
  401c76:	f007 0007 	and.w	r0, r7, #7
  401c7a:	3004      	adds	r0, #4
    ways    = CCSIDR_WAYS(ccsidr);
  401c7c:	f3c7 07c9 	ubfx	r7, r7, #3, #10
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint8_t __CLZ(uint32_t value)
{
  uint32_t result;

  __ASM volatile ("clz %0, %1" : "=r" (result) : "r" (value) );
  401c80:	fab7 fe87 	clz	lr, r7
    wshift  = __CLZ(ways) & 0x1f;
  401c84:	f00e 0e1f 	and.w	lr, lr, #31
  __ASM volatile ("dsb");
  401c88:	f3bf 8f4f 	dsb	sy
  401c8c:	f04f 34ff 	mov.w	r4, #4294967295
  401c90:	fa04 fc00 	lsl.w	ip, r4, r0
  401c94:	fa06 f000 	lsl.w	r0, r6, r0
  401c98:	fa04 f40e 	lsl.w	r4, r4, lr
  401c9c:	fa07 fe0e 	lsl.w	lr, r7, lr

    do {                                    // invalidate D-Cache
         int32_t tmpways = ways;
         do {
              sw = ((tmpways << wshift) | (sets << sshift));
              SCB->DCISW = sw;
  401ca0:	461d      	mov	r5, r3
         int32_t tmpways = ways;
  401ca2:	463a      	mov	r2, r7
  401ca4:	4673      	mov	r3, lr
              sw = ((tmpways << wshift) | (sets << sshift));
  401ca6:	ea40 0103 	orr.w	r1, r0, r3
              SCB->DCISW = sw;
  401caa:	f8c5 1260 	str.w	r1, [r5, #608]	; 0x260
            } while(tmpways--);
  401cae:	3a01      	subs	r2, #1
  401cb0:	4423      	add	r3, r4
  401cb2:	f1b2 3fff 	cmp.w	r2, #4294967295
  401cb6:	d1f6      	bne.n	401ca6 <board_init+0x62>
        } while(sets--);
  401cb8:	3e01      	subs	r6, #1
  401cba:	4460      	add	r0, ip
  401cbc:	f1b6 3fff 	cmp.w	r6, #4294967295
  401cc0:	d1ef      	bne.n	401ca2 <board_init+0x5e>
  401cc2:	f3bf 8f4f 	dsb	sy
    __DSB();

    SCB->CCR |=  SCB_CCR_DC_Msk;            // enable D-Cache
  401cc6:	4b8b      	ldr	r3, [pc, #556]	; (401ef4 <board_init+0x2b0>)
  401cc8:	695a      	ldr	r2, [r3, #20]
  401cca:	f442 3280 	orr.w	r2, r2, #65536	; 0x10000
  401cce:	615a      	str	r2, [r3, #20]
  401cd0:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb");
  401cd4:	f3bf 8f6f 	isb	sy
		*dst++ = *src++;
	}
#endif
#else
	/* TCM Configuration */
	EFC->EEFC_FCR = (EEFC_FCR_FKEY_PASSWD | EEFC_FCR_FCMD_CGPB 
  401cd8:	4a87      	ldr	r2, [pc, #540]	; (401ef8 <board_init+0x2b4>)
  401cda:	4988      	ldr	r1, [pc, #544]	; (401efc <board_init+0x2b8>)
  401cdc:	6051      	str	r1, [r2, #4]
					| EEFC_FCR_FARG(8));
	EFC->EEFC_FCR = (EEFC_FCR_FKEY_PASSWD | EEFC_FCR_FCMD_CGPB 
  401cde:	f5a1 7180 	sub.w	r1, r1, #256	; 0x100
  401ce2:	6051      	str	r1, [r2, #4]
  __ASM volatile ("dsb");
  401ce4:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb");
  401ce8:	f3bf 8f6f 	isb	sy
	SCB->ITCMCR &= ~(uint32_t)(1UL);
  401cec:	f8d3 2290 	ldr.w	r2, [r3, #656]	; 0x290
  401cf0:	f022 0201 	bic.w	r2, r2, #1
  401cf4:	f8c3 2290 	str.w	r2, [r3, #656]	; 0x290
	SCB->DTCMCR &= ~(uint32_t)SCB_DTCMCR_EN_Msk;
  401cf8:	f8d3 2294 	ldr.w	r2, [r3, #660]	; 0x294
  401cfc:	f022 0201 	bic.w	r2, r2, #1
  401d00:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
  __ASM volatile ("dsb");
  401d04:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb");
  401d08:	f3bf 8f6f 	isb	sy
 *
 * \param ul_id Id (number) of the peripheral clock.
 */
static inline void sysclk_enable_peripheral_clock(uint32_t ul_id)
{
	pmc_enable_periph_clk(ul_id);
  401d0c:	200a      	movs	r0, #10
  401d0e:	4c7c      	ldr	r4, [pc, #496]	; (401f00 <board_init+0x2bc>)
  401d10:	47a0      	blx	r4
  401d12:	200b      	movs	r0, #11
  401d14:	47a0      	blx	r4
  401d16:	200c      	movs	r0, #12
  401d18:	47a0      	blx	r4
  401d1a:	2010      	movs	r0, #16
  401d1c:	47a0      	blx	r4
  401d1e:	2011      	movs	r0, #17
  401d20:	47a0      	blx	r4
		enum ioport_direction dir)
{
	Pio *base = arch_ioport_pin_to_base(pin);

	if (dir == IOPORT_DIR_OUTPUT) {
		base->PIO_OER = arch_ioport_pin_to_mask(pin);
  401d22:	4a78      	ldr	r2, [pc, #480]	; (401f04 <board_init+0x2c0>)
  401d24:	f44f 7380 	mov.w	r3, #256	; 0x100
  401d28:	6113      	str	r3, [r2, #16]
	} else if (dir == IOPORT_DIR_INPUT) {
		base->PIO_ODR = arch_ioport_pin_to_mask(pin);
	}

	base->PIO_OWER = arch_ioport_pin_to_mask(pin);
  401d2a:	f8c2 30a0 	str.w	r3, [r2, #160]	; 0xa0
		bool level)
{
	Pio *base = arch_ioport_pin_to_base(pin);

	if (level) {
		base->PIO_SODR = arch_ioport_pin_to_mask(pin);
  401d2e:	6313      	str	r3, [r2, #48]	; 0x30
		base->PIO_ODR = arch_ioport_pin_to_mask(pin);
  401d30:	4b75      	ldr	r3, [pc, #468]	; (401f08 <board_init+0x2c4>)
  401d32:	f44f 6100 	mov.w	r1, #2048	; 0x800
  401d36:	6159      	str	r1, [r3, #20]
	base->PIO_OWER = arch_ioport_pin_to_mask(pin);
  401d38:	f8c3 10a0 	str.w	r1, [r3, #160]	; 0xa0
		base->PIO_PUER = mask;
  401d3c:	6659      	str	r1, [r3, #100]	; 0x64
		base->PIO_PPDDR = mask;
  401d3e:	f8c3 1090 	str.w	r1, [r3, #144]	; 0x90
		base->PIO_MDDR = mask;
  401d42:	6559      	str	r1, [r3, #84]	; 0x54
		base->PIO_IFER = mask;
  401d44:	6219      	str	r1, [r3, #32]
		base->PIO_IFSCER = mask;
  401d46:	f8c3 1084 	str.w	r1, [r3, #132]	; 0x84
		base->PIO_ABCDSR[0] &= ~mask;
  401d4a:	6f18      	ldr	r0, [r3, #112]	; 0x70
  401d4c:	f420 6000 	bic.w	r0, r0, #2048	; 0x800
  401d50:	6718      	str	r0, [r3, #112]	; 0x70
		base->PIO_ABCDSR[1] &= ~mask;
  401d52:	6f58      	ldr	r0, [r3, #116]	; 0x74
  401d54:	f420 6000 	bic.w	r0, r0, #2048	; 0x800
  401d58:	6758      	str	r0, [r3, #116]	; 0x74
	case IOPORT_SENSE_FALLING:
		base->PIO_ESR = mask;
		base->PIO_FELLSR = mask;
		break;
	case IOPORT_SENSE_RISING:
		base->PIO_ESR = mask;
  401d5a:	f8c3 10c0 	str.w	r1, [r3, #192]	; 0xc0
		base->PIO_REHLSR = mask;
  401d5e:	f8c3 10d4 	str.w	r1, [r3, #212]	; 0xd4
		break;
	default:
		base->PIO_AIMDR = mask;
		return;
	}
	base->PIO_AIMER = mask;
  401d62:	f8c3 10b0 	str.w	r1, [r3, #176]	; 0xb0
		base->PIO_PUDR = mask;
  401d66:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
  401d6a:	6619      	str	r1, [r3, #96]	; 0x60
		base->PIO_PPDDR = mask;
  401d6c:	f8c3 1090 	str.w	r1, [r3, #144]	; 0x90
		base->PIO_MDDR = mask;
  401d70:	6559      	str	r1, [r3, #84]	; 0x54
		base->PIO_IFDR = mask;
  401d72:	6259      	str	r1, [r3, #36]	; 0x24
		base->PIO_IFSCDR = mask;
  401d74:	f8c3 1080 	str.w	r1, [r3, #128]	; 0x80
		base->PIO_ABCDSR[0] &= ~mask;
  401d78:	6f18      	ldr	r0, [r3, #112]	; 0x70
  401d7a:	f420 1000 	bic.w	r0, r0, #2097152	; 0x200000
  401d7e:	6718      	str	r0, [r3, #112]	; 0x70
		base->PIO_ABCDSR[1] &= ~mask;
  401d80:	6f58      	ldr	r0, [r3, #116]	; 0x74
  401d82:	f420 1000 	bic.w	r0, r0, #2097152	; 0x200000
  401d86:	6758      	str	r0, [r3, #116]	; 0x74
	arch_ioport_port_to_base(port)->PIO_PDR = mask;
  401d88:	6059      	str	r1, [r3, #4]
			GPIO_PUSH_BUTTON_1_SENSE);

#ifdef CONF_BOARD_UART_CONSOLE
	/* Configure UART pins */
	ioport_set_pin_peripheral_mode(USART1_RXD_GPIO, USART1_RXD_FLAGS);
	MATRIX->CCFG_SYSIO |= CCFG_SYSIO_SYSIO4;
  401d8a:	4860      	ldr	r0, [pc, #384]	; (401f0c <board_init+0x2c8>)
  401d8c:	f8d0 1114 	ldr.w	r1, [r0, #276]	; 0x114
  401d90:	f041 0110 	orr.w	r1, r1, #16
  401d94:	f8c0 1114 	str.w	r1, [r0, #276]	; 0x114
		base->PIO_PUDR = mask;
  401d98:	f500 20b2 	add.w	r0, r0, #364544	; 0x59000
  401d9c:	2110      	movs	r1, #16
  401d9e:	6601      	str	r1, [r0, #96]	; 0x60
		base->PIO_PPDDR = mask;
  401da0:	f8c0 1090 	str.w	r1, [r0, #144]	; 0x90
		base->PIO_MDDR = mask;
  401da4:	6541      	str	r1, [r0, #84]	; 0x54
		base->PIO_IFDR = mask;
  401da6:	6241      	str	r1, [r0, #36]	; 0x24
		base->PIO_IFSCDR = mask;
  401da8:	f8c0 1080 	str.w	r1, [r0, #128]	; 0x80
		base->PIO_ABCDSR[0] |= mask;
  401dac:	6f04      	ldr	r4, [r0, #112]	; 0x70
  401dae:	430c      	orrs	r4, r1
  401db0:	6704      	str	r4, [r0, #112]	; 0x70
		base->PIO_ABCDSR[1] |= mask;
  401db2:	6f44      	ldr	r4, [r0, #116]	; 0x74
  401db4:	430c      	orrs	r4, r1
  401db6:	6744      	str	r4, [r0, #116]	; 0x74
	arch_ioport_port_to_base(port)->PIO_PDR = mask;
  401db8:	6041      	str	r1, [r0, #4]
		base->PIO_PUDR = mask;
  401dba:	2008      	movs	r0, #8
  401dbc:	6618      	str	r0, [r3, #96]	; 0x60
		base->PIO_PPDDR = mask;
  401dbe:	f8c3 0090 	str.w	r0, [r3, #144]	; 0x90
		base->PIO_MDDR = mask;
  401dc2:	6558      	str	r0, [r3, #84]	; 0x54
		base->PIO_IFDR = mask;
  401dc4:	6258      	str	r0, [r3, #36]	; 0x24
		base->PIO_IFSCDR = mask;
  401dc6:	f8c3 0080 	str.w	r0, [r3, #128]	; 0x80
		base->PIO_ABCDSR[0] &= ~mask;
  401dca:	6f1c      	ldr	r4, [r3, #112]	; 0x70
  401dcc:	f024 0408 	bic.w	r4, r4, #8
  401dd0:	671c      	str	r4, [r3, #112]	; 0x70
		base->PIO_ABCDSR[1] &= ~mask;
  401dd2:	6f5c      	ldr	r4, [r3, #116]	; 0x74
  401dd4:	f024 0408 	bic.w	r4, r4, #8
  401dd8:	675c      	str	r4, [r3, #116]	; 0x74
	arch_ioport_port_to_base(port)->PIO_PDR = mask;
  401dda:	6058      	str	r0, [r3, #4]
		base->PIO_PUDR = mask;
  401ddc:	6619      	str	r1, [r3, #96]	; 0x60
		base->PIO_PPDDR = mask;
  401dde:	f8c3 1090 	str.w	r1, [r3, #144]	; 0x90
		base->PIO_MDDR = mask;
  401de2:	6559      	str	r1, [r3, #84]	; 0x54
		base->PIO_IFDR = mask;
  401de4:	6259      	str	r1, [r3, #36]	; 0x24
		base->PIO_IFSCDR = mask;
  401de6:	f8c3 1080 	str.w	r1, [r3, #128]	; 0x80
		base->PIO_ABCDSR[0] &= ~mask;
  401dea:	6f18      	ldr	r0, [r3, #112]	; 0x70
  401dec:	f020 0010 	bic.w	r0, r0, #16
  401df0:	6718      	str	r0, [r3, #112]	; 0x70
		base->PIO_ABCDSR[1] &= ~mask;
  401df2:	6f58      	ldr	r0, [r3, #116]	; 0x74
  401df4:	f020 0010 	bic.w	r0, r0, #16
  401df8:	6758      	str	r0, [r3, #116]	; 0x74
	arch_ioport_port_to_base(port)->PIO_PDR = mask;
  401dfa:	6059      	str	r1, [r3, #4]
		base->PIO_PUDR = mask;
  401dfc:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
  401e00:	6619      	str	r1, [r3, #96]	; 0x60
		base->PIO_PPDDR = mask;
  401e02:	f8c3 1090 	str.w	r1, [r3, #144]	; 0x90
		base->PIO_MDDR = mask;
  401e06:	6559      	str	r1, [r3, #84]	; 0x54
		base->PIO_IFDR = mask;
  401e08:	6259      	str	r1, [r3, #36]	; 0x24
		base->PIO_IFSCDR = mask;
  401e0a:	f8c3 1080 	str.w	r1, [r3, #128]	; 0x80
		base->PIO_ABCDSR[0] &= ~mask;
  401e0e:	6f18      	ldr	r0, [r3, #112]	; 0x70
  401e10:	f020 5080 	bic.w	r0, r0, #268435456	; 0x10000000
  401e14:	6718      	str	r0, [r3, #112]	; 0x70
		base->PIO_ABCDSR[1] |= mask;
  401e16:	6f58      	ldr	r0, [r3, #116]	; 0x74
  401e18:	4308      	orrs	r0, r1
  401e1a:	6758      	str	r0, [r3, #116]	; 0x74
	arch_ioport_port_to_base(port)->PIO_PDR = mask;
  401e1c:	6059      	str	r1, [r3, #4]
		base->PIO_PUDR = mask;
  401e1e:	f04f 7100 	mov.w	r1, #33554432	; 0x2000000
  401e22:	6619      	str	r1, [r3, #96]	; 0x60
		base->PIO_PPDDR = mask;
  401e24:	f8c3 1090 	str.w	r1, [r3, #144]	; 0x90
		base->PIO_MDDR = mask;
  401e28:	6559      	str	r1, [r3, #84]	; 0x54
		base->PIO_IFDR = mask;
  401e2a:	6259      	str	r1, [r3, #36]	; 0x24
		base->PIO_IFSCDR = mask;
  401e2c:	f8c3 1080 	str.w	r1, [r3, #128]	; 0x80
		base->PIO_ABCDSR[0] |= mask;
  401e30:	6f18      	ldr	r0, [r3, #112]	; 0x70
  401e32:	4308      	orrs	r0, r1
  401e34:	6718      	str	r0, [r3, #112]	; 0x70
		base->PIO_ABCDSR[1] |= mask;
  401e36:	6f58      	ldr	r0, [r3, #116]	; 0x74
  401e38:	4308      	orrs	r0, r1
  401e3a:	6758      	str	r0, [r3, #116]	; 0x74
	arch_ioport_port_to_base(port)->PIO_PDR = mask;
  401e3c:	6059      	str	r1, [r3, #4]
		base->PIO_PUDR = mask;
  401e3e:	f04f 4180 	mov.w	r1, #1073741824	; 0x40000000
  401e42:	6619      	str	r1, [r3, #96]	; 0x60
		base->PIO_PPDDR = mask;
  401e44:	f8c3 1090 	str.w	r1, [r3, #144]	; 0x90
		base->PIO_MDDR = mask;
  401e48:	6559      	str	r1, [r3, #84]	; 0x54
		base->PIO_IFDR = mask;
  401e4a:	6259      	str	r1, [r3, #36]	; 0x24
		base->PIO_IFSCDR = mask;
  401e4c:	f8c3 1080 	str.w	r1, [r3, #128]	; 0x80
		base->PIO_ABCDSR[0] &= ~mask;
  401e50:	6f18      	ldr	r0, [r3, #112]	; 0x70
  401e52:	f020 4080 	bic.w	r0, r0, #1073741824	; 0x40000000
  401e56:	6718      	str	r0, [r3, #112]	; 0x70
		base->PIO_ABCDSR[1] |= mask;
  401e58:	6f58      	ldr	r0, [r3, #116]	; 0x74
  401e5a:	4308      	orrs	r0, r1
  401e5c:	6758      	str	r0, [r3, #116]	; 0x74
	arch_ioport_port_to_base(port)->PIO_PDR = mask;
  401e5e:	6059      	str	r1, [r3, #4]
		base->PIO_PUDR = mask;
  401e60:	f04f 4100 	mov.w	r1, #2147483648	; 0x80000000
  401e64:	6619      	str	r1, [r3, #96]	; 0x60
		base->PIO_PPDDR = mask;
  401e66:	f8c3 1090 	str.w	r1, [r3, #144]	; 0x90
		base->PIO_MDDR = mask;
  401e6a:	6559      	str	r1, [r3, #84]	; 0x54
		base->PIO_IFDR = mask;
  401e6c:	6259      	str	r1, [r3, #36]	; 0x24
		base->PIO_IFSCDR = mask;
  401e6e:	f8c3 1080 	str.w	r1, [r3, #128]	; 0x80
		base->PIO_ABCDSR[0] &= ~mask;
  401e72:	6f18      	ldr	r0, [r3, #112]	; 0x70
  401e74:	f020 4000 	bic.w	r0, r0, #2147483648	; 0x80000000
  401e78:	6718      	str	r0, [r3, #112]	; 0x70
		base->PIO_ABCDSR[1] |= mask;
  401e7a:	6f58      	ldr	r0, [r3, #116]	; 0x74
  401e7c:	4308      	orrs	r0, r1
  401e7e:	6758      	str	r0, [r3, #116]	; 0x74
	arch_ioport_port_to_base(port)->PIO_PDR = mask;
  401e80:	6059      	str	r1, [r3, #4]
		base->PIO_PUDR = mask;
  401e82:	f04f 6180 	mov.w	r1, #67108864	; 0x4000000
  401e86:	6619      	str	r1, [r3, #96]	; 0x60
		base->PIO_PPDDR = mask;
  401e88:	f8c3 1090 	str.w	r1, [r3, #144]	; 0x90
		base->PIO_MDDR = mask;
  401e8c:	6559      	str	r1, [r3, #84]	; 0x54
		base->PIO_IFDR = mask;
  401e8e:	6259      	str	r1, [r3, #36]	; 0x24
		base->PIO_IFSCDR = mask;
  401e90:	f8c3 1080 	str.w	r1, [r3, #128]	; 0x80
		base->PIO_ABCDSR[0] &= ~mask;
  401e94:	6f18      	ldr	r0, [r3, #112]	; 0x70
  401e96:	f020 6080 	bic.w	r0, r0, #67108864	; 0x4000000
  401e9a:	6718      	str	r0, [r3, #112]	; 0x70
		base->PIO_ABCDSR[1] |= mask;
  401e9c:	6f58      	ldr	r0, [r3, #116]	; 0x74
  401e9e:	4308      	orrs	r0, r1
  401ea0:	6758      	str	r0, [r3, #116]	; 0x74
	arch_ioport_port_to_base(port)->PIO_PDR = mask;
  401ea2:	6059      	str	r1, [r3, #4]
		base->PIO_PUDR = mask;
  401ea4:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
  401ea8:	6619      	str	r1, [r3, #96]	; 0x60
		base->PIO_PPDDR = mask;
  401eaa:	f8c3 1090 	str.w	r1, [r3, #144]	; 0x90
		base->PIO_MDDR = mask;
  401eae:	6559      	str	r1, [r3, #84]	; 0x54
		base->PIO_IFDR = mask;
  401eb0:	6259      	str	r1, [r3, #36]	; 0x24
		base->PIO_IFSCDR = mask;
  401eb2:	f8c3 1080 	str.w	r1, [r3, #128]	; 0x80
		base->PIO_ABCDSR[0] &= ~mask;
  401eb6:	6f18      	ldr	r0, [r3, #112]	; 0x70
  401eb8:	f020 6000 	bic.w	r0, r0, #134217728	; 0x8000000
  401ebc:	6718      	str	r0, [r3, #112]	; 0x70
		base->PIO_ABCDSR[1] |= mask;
  401ebe:	6f58      	ldr	r0, [r3, #116]	; 0x74
  401ec0:	4308      	orrs	r0, r1
  401ec2:	6758      	str	r0, [r3, #116]	; 0x74
	arch_ioport_port_to_base(port)->PIO_PDR = mask;
  401ec4:	6059      	str	r1, [r3, #4]
		base->PIO_ODR = arch_ioport_pin_to_mask(pin);
  401ec6:	f44f 3380 	mov.w	r3, #65536	; 0x10000
  401eca:	6153      	str	r3, [r2, #20]
	base->PIO_OWER = arch_ioport_pin_to_mask(pin);
  401ecc:	f8c2 30a0 	str.w	r3, [r2, #160]	; 0xa0
		base->PIO_PUER = mask;
  401ed0:	6653      	str	r3, [r2, #100]	; 0x64
		base->PIO_PPDDR = mask;
  401ed2:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
		base->PIO_MDDR = mask;
  401ed6:	6553      	str	r3, [r2, #84]	; 0x54
		base->PIO_IFDR = mask;
  401ed8:	6253      	str	r3, [r2, #36]	; 0x24
		base->PIO_IFSCDR = mask;
  401eda:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80
		base->PIO_ABCDSR[0] &= ~mask;
  401ede:	6f13      	ldr	r3, [r2, #112]	; 0x70
  401ee0:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
  401ee4:	6713      	str	r3, [r2, #112]	; 0x70
		base->PIO_ABCDSR[1] &= ~mask;
  401ee6:	6f53      	ldr	r3, [r2, #116]	; 0x74
  401ee8:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
  401eec:	6753      	str	r3, [r2, #116]	; 0x74
  401eee:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  401ef0:	400e1850 	.word	0x400e1850
  401ef4:	e000ed00 	.word	0xe000ed00
  401ef8:	400e0c00 	.word	0x400e0c00
  401efc:	5a00080c 	.word	0x5a00080c
  401f00:	00402299 	.word	0x00402299
  401f04:	400e1200 	.word	0x400e1200
  401f08:	400e0e00 	.word	0x400e0e00
  401f0c:	40088000 	.word	0x40088000

00401f10 <pio_set>:
 * \param p_pio Pointer to a PIO instance.
 * \param ul_mask Bitmask of one or more pin(s) to configure.
 */
void pio_set(Pio *p_pio, const uint32_t ul_mask)
{
	p_pio->PIO_SODR = ul_mask;
  401f10:	6301      	str	r1, [r0, #48]	; 0x30
  401f12:	4770      	bx	lr

00401f14 <pio_clear>:
 * \param p_pio Pointer to a PIO instance.
 * \param ul_mask Bitmask of one or more pin(s) to configure.
 */
void pio_clear(Pio *p_pio, const uint32_t ul_mask)
{
	p_pio->PIO_CODR = ul_mask;
  401f14:	6341      	str	r1, [r0, #52]	; 0x34
  401f16:	4770      	bx	lr

00401f18 <pio_set_peripheral>:
		const uint32_t ul_mask)
{
	uint32_t ul_sr;

	/* Disable interrupts on the pin(s) */
	p_pio->PIO_IDR = ul_mask;
  401f18:	6442      	str	r2, [r0, #68]	; 0x44

#if (SAM3S || SAM3N || SAM4S || SAM4E || SAM4N || SAM4C || SAMG || SAM4CP || SAM4CM || SAMV71 || SAMV70 || SAME70 || SAMS70)
	switch (ul_type) {
  401f1a:	f1b1 5fc0 	cmp.w	r1, #402653184	; 0x18000000
  401f1e:	d03a      	beq.n	401f96 <pio_set_peripheral+0x7e>
  401f20:	d813      	bhi.n	401f4a <pio_set_peripheral+0x32>
  401f22:	f1b1 6f00 	cmp.w	r1, #134217728	; 0x8000000
  401f26:	d025      	beq.n	401f74 <pio_set_peripheral+0x5c>
  401f28:	f1b1 5f80 	cmp.w	r1, #268435456	; 0x10000000
  401f2c:	d10a      	bne.n	401f44 <pio_set_peripheral+0x2c>

		ul_sr = p_pio->PIO_ABCDSR[1];
		p_pio->PIO_ABCDSR[1] &= (~ul_mask & ul_sr);
		break;
	case PIO_PERIPH_B:
		ul_sr = p_pio->PIO_ABCDSR[0];
  401f2e:	6f03      	ldr	r3, [r0, #112]	; 0x70
		p_pio->PIO_ABCDSR[0] = (ul_mask | ul_sr);
  401f30:	4313      	orrs	r3, r2
  401f32:	6703      	str	r3, [r0, #112]	; 0x70

		ul_sr = p_pio->PIO_ABCDSR[1];
  401f34:	6f43      	ldr	r3, [r0, #116]	; 0x74
		p_pio->PIO_ABCDSR[1] &= (~ul_mask & ul_sr);
  401f36:	6f41      	ldr	r1, [r0, #116]	; 0x74
  401f38:	400b      	ands	r3, r1
  401f3a:	ea23 0302 	bic.w	r3, r3, r2
  401f3e:	6743      	str	r3, [r0, #116]	; 0x74
#else
#error "Unsupported device"
#endif

	/* Remove the pins from under the control of PIO */
	p_pio->PIO_PDR = ul_mask;
  401f40:	6042      	str	r2, [r0, #4]
  401f42:	4770      	bx	lr
	switch (ul_type) {
  401f44:	2900      	cmp	r1, #0
  401f46:	d1fb      	bne.n	401f40 <pio_set_peripheral+0x28>
  401f48:	4770      	bx	lr
  401f4a:	f1b1 5f20 	cmp.w	r1, #671088640	; 0x28000000
  401f4e:	d021      	beq.n	401f94 <pio_set_peripheral+0x7c>
  401f50:	d809      	bhi.n	401f66 <pio_set_peripheral+0x4e>
  401f52:	f1b1 5f00 	cmp.w	r1, #536870912	; 0x20000000
  401f56:	d1f3      	bne.n	401f40 <pio_set_peripheral+0x28>
		ul_sr = p_pio->PIO_ABCDSR[0];
  401f58:	6f03      	ldr	r3, [r0, #112]	; 0x70
		p_pio->PIO_ABCDSR[0] = (ul_mask | ul_sr);
  401f5a:	4313      	orrs	r3, r2
  401f5c:	6703      	str	r3, [r0, #112]	; 0x70
		ul_sr = p_pio->PIO_ABCDSR[1];
  401f5e:	6f43      	ldr	r3, [r0, #116]	; 0x74
		p_pio->PIO_ABCDSR[1] = (ul_mask | ul_sr);
  401f60:	4313      	orrs	r3, r2
  401f62:	6743      	str	r3, [r0, #116]	; 0x74
		break;
  401f64:	e7ec      	b.n	401f40 <pio_set_peripheral+0x28>
	switch (ul_type) {
  401f66:	f1b1 5f40 	cmp.w	r1, #805306368	; 0x30000000
  401f6a:	d013      	beq.n	401f94 <pio_set_peripheral+0x7c>
  401f6c:	f1b1 5f60 	cmp.w	r1, #939524096	; 0x38000000
  401f70:	d010      	beq.n	401f94 <pio_set_peripheral+0x7c>
  401f72:	e7e5      	b.n	401f40 <pio_set_peripheral+0x28>
{
  401f74:	b410      	push	{r4}
		ul_sr = p_pio->PIO_ABCDSR[0];
  401f76:	6f01      	ldr	r1, [r0, #112]	; 0x70
		p_pio->PIO_ABCDSR[0] &= (~ul_mask & ul_sr);
  401f78:	6f04      	ldr	r4, [r0, #112]	; 0x70
  401f7a:	43d3      	mvns	r3, r2
  401f7c:	4021      	ands	r1, r4
  401f7e:	461c      	mov	r4, r3
  401f80:	4019      	ands	r1, r3
  401f82:	6701      	str	r1, [r0, #112]	; 0x70
		ul_sr = p_pio->PIO_ABCDSR[1];
  401f84:	6f43      	ldr	r3, [r0, #116]	; 0x74
		p_pio->PIO_ABCDSR[1] &= (~ul_mask & ul_sr);
  401f86:	6f41      	ldr	r1, [r0, #116]	; 0x74
  401f88:	400b      	ands	r3, r1
  401f8a:	4023      	ands	r3, r4
  401f8c:	6743      	str	r3, [r0, #116]	; 0x74
	p_pio->PIO_PDR = ul_mask;
  401f8e:	6042      	str	r2, [r0, #4]
}
  401f90:	f85d 4b04 	ldr.w	r4, [sp], #4
  401f94:	4770      	bx	lr
		ul_sr = p_pio->PIO_ABCDSR[0];
  401f96:	6f03      	ldr	r3, [r0, #112]	; 0x70
		p_pio->PIO_ABCDSR[0] &= (~ul_mask & ul_sr);
  401f98:	6f01      	ldr	r1, [r0, #112]	; 0x70
  401f9a:	400b      	ands	r3, r1
  401f9c:	ea23 0302 	bic.w	r3, r3, r2
  401fa0:	6703      	str	r3, [r0, #112]	; 0x70
		ul_sr = p_pio->PIO_ABCDSR[1];
  401fa2:	6f43      	ldr	r3, [r0, #116]	; 0x74
		p_pio->PIO_ABCDSR[1] = (ul_mask | ul_sr);
  401fa4:	4313      	orrs	r3, r2
  401fa6:	6743      	str	r3, [r0, #116]	; 0x74
		break;
  401fa8:	e7ca      	b.n	401f40 <pio_set_peripheral+0x28>

00401faa <pio_set_input>:
 * \param p_pio Pointer to a PIO instance.
 * \param ul_mask Interrupt sources bit map.
 */
void pio_disable_interrupt(Pio *p_pio, const uint32_t ul_mask)
{
	p_pio->PIO_IDR = ul_mask;
  401faa:	6441      	str	r1, [r0, #68]	; 0x44
	if (ul_pull_up_enable) {
  401fac:	f012 0f01 	tst.w	r2, #1
  401fb0:	d10d      	bne.n	401fce <pio_set_input+0x24>
		p_pio->PIO_PUDR = ul_mask;
  401fb2:	6601      	str	r1, [r0, #96]	; 0x60
	if (ul_attribute & (PIO_DEGLITCH | PIO_DEBOUNCE)) {
  401fb4:	f012 0f0a 	tst.w	r2, #10
  401fb8:	d00b      	beq.n	401fd2 <pio_set_input+0x28>
		p_pio->PIO_IFER = ul_mask;
  401fba:	6201      	str	r1, [r0, #32]
	if (ul_attribute & PIO_DEGLITCH) {
  401fbc:	f012 0f02 	tst.w	r2, #2
  401fc0:	d109      	bne.n	401fd6 <pio_set_input+0x2c>
		if (ul_attribute & PIO_DEBOUNCE) {
  401fc2:	f012 0f08 	tst.w	r2, #8
  401fc6:	d008      	beq.n	401fda <pio_set_input+0x30>
			p_pio->PIO_IFSCER = ul_mask;
  401fc8:	f8c0 1084 	str.w	r1, [r0, #132]	; 0x84
  401fcc:	e005      	b.n	401fda <pio_set_input+0x30>
		p_pio->PIO_PUER = ul_mask;
  401fce:	6641      	str	r1, [r0, #100]	; 0x64
  401fd0:	e7f0      	b.n	401fb4 <pio_set_input+0xa>
		p_pio->PIO_IFDR = ul_mask;
  401fd2:	6241      	str	r1, [r0, #36]	; 0x24
  401fd4:	e7f2      	b.n	401fbc <pio_set_input+0x12>
		p_pio->PIO_IFSCDR = ul_mask;
  401fd6:	f8c0 1080 	str.w	r1, [r0, #128]	; 0x80
	p_pio->PIO_ODR = ul_mask;
  401fda:	6141      	str	r1, [r0, #20]
	p_pio->PIO_PER = ul_mask;
  401fdc:	6001      	str	r1, [r0, #0]
  401fde:	4770      	bx	lr

00401fe0 <pio_set_output>:
{
  401fe0:	b410      	push	{r4}
  401fe2:	9c01      	ldr	r4, [sp, #4]
	p_pio->PIO_IDR = ul_mask;
  401fe4:	6441      	str	r1, [r0, #68]	; 0x44
	if (ul_pull_up_enable) {
  401fe6:	b94c      	cbnz	r4, 401ffc <pio_set_output+0x1c>
		p_pio->PIO_PUDR = ul_mask;
  401fe8:	6601      	str	r1, [r0, #96]	; 0x60
	if (ul_multidrive_enable) {
  401fea:	b14b      	cbz	r3, 402000 <pio_set_output+0x20>
		p_pio->PIO_MDER = ul_mask;
  401fec:	6501      	str	r1, [r0, #80]	; 0x50
	if (ul_default_level) {
  401fee:	b94a      	cbnz	r2, 402004 <pio_set_output+0x24>
		p_pio->PIO_CODR = ul_mask;
  401ff0:	6341      	str	r1, [r0, #52]	; 0x34
	p_pio->PIO_OER = ul_mask;
  401ff2:	6101      	str	r1, [r0, #16]
	p_pio->PIO_PER = ul_mask;
  401ff4:	6001      	str	r1, [r0, #0]
}
  401ff6:	f85d 4b04 	ldr.w	r4, [sp], #4
  401ffa:	4770      	bx	lr
		p_pio->PIO_PUER = ul_mask;
  401ffc:	6641      	str	r1, [r0, #100]	; 0x64
  401ffe:	e7f4      	b.n	401fea <pio_set_output+0xa>
		p_pio->PIO_MDDR = ul_mask;
  402000:	6541      	str	r1, [r0, #84]	; 0x54
  402002:	e7f4      	b.n	401fee <pio_set_output+0xe>
		p_pio->PIO_SODR = ul_mask;
  402004:	6301      	str	r1, [r0, #48]	; 0x30
  402006:	e7f4      	b.n	401ff2 <pio_set_output+0x12>

00402008 <pio_get_output_data_status>:
	if ((p_pio->PIO_ODSR & ul_mask) == 0) {
  402008:	6b83      	ldr	r3, [r0, #56]	; 0x38
  40200a:	420b      	tst	r3, r1
}
  40200c:	bf14      	ite	ne
  40200e:	2001      	movne	r0, #1
  402010:	2000      	moveq	r0, #0
  402012:	4770      	bx	lr

00402014 <pio_configure_interrupt>:
	if (ul_attr & PIO_IT_AIME) {
  402014:	f012 0f10 	tst.w	r2, #16
  402018:	d012      	beq.n	402040 <pio_configure_interrupt+0x2c>
		p_pio->PIO_AIMER = ul_mask;
  40201a:	f8c0 10b0 	str.w	r1, [r0, #176]	; 0xb0
		if (ul_attr & PIO_IT_RE_OR_HL) {
  40201e:	f012 0f20 	tst.w	r2, #32
  402022:	d007      	beq.n	402034 <pio_configure_interrupt+0x20>
			p_pio->PIO_REHLSR = ul_mask;
  402024:	f8c0 10d4 	str.w	r1, [r0, #212]	; 0xd4
		if (ul_attr & PIO_IT_EDGE) {
  402028:	f012 0f40 	tst.w	r2, #64	; 0x40
  40202c:	d005      	beq.n	40203a <pio_configure_interrupt+0x26>
			p_pio->PIO_ESR = ul_mask;
  40202e:	f8c0 10c0 	str.w	r1, [r0, #192]	; 0xc0
  402032:	4770      	bx	lr
			p_pio->PIO_FELLSR = ul_mask;
  402034:	f8c0 10d0 	str.w	r1, [r0, #208]	; 0xd0
  402038:	e7f6      	b.n	402028 <pio_configure_interrupt+0x14>
			p_pio->PIO_LSR = ul_mask;
  40203a:	f8c0 10c4 	str.w	r1, [r0, #196]	; 0xc4
  40203e:	4770      	bx	lr
		p_pio->PIO_AIMDR = ul_mask;
  402040:	f8c0 10b4 	str.w	r1, [r0, #180]	; 0xb4
  402044:	4770      	bx	lr

00402046 <pio_enable_interrupt>:
	p_pio->PIO_IER = ul_mask;
  402046:	6401      	str	r1, [r0, #64]	; 0x40
  402048:	4770      	bx	lr

0040204a <pio_get_interrupt_status>:
 *
 * \return The interrupt status value.
 */
uint32_t pio_get_interrupt_status(const Pio *p_pio)
{
	return p_pio->PIO_ISR;
  40204a:	6cc0      	ldr	r0, [r0, #76]	; 0x4c
}
  40204c:	4770      	bx	lr

0040204e <pio_get_interrupt_mask>:
 *
 * \return The interrupt mask value.
 */
uint32_t pio_get_interrupt_mask(const Pio *p_pio)
{
	return p_pio->PIO_IMR;
  40204e:	6c80      	ldr	r0, [r0, #72]	; 0x48
}
  402050:	4770      	bx	lr
	...

00402054 <pio_handler_process>:
 *
 * \param p_pio PIO controller base address.
 * \param ul_id PIO controller ID.
 */
void pio_handler_process(Pio *p_pio, uint32_t ul_id)
{
  402054:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  402058:	4604      	mov	r4, r0
  40205a:	4688      	mov	r8, r1
	uint32_t status;
	uint32_t i;

	/* Read PIO controller status */
	status = pio_get_interrupt_status(p_pio);
  40205c:	4b0e      	ldr	r3, [pc, #56]	; (402098 <pio_handler_process+0x44>)
  40205e:	4798      	blx	r3
  402060:	4605      	mov	r5, r0
	status &= pio_get_interrupt_mask(p_pio);
  402062:	4620      	mov	r0, r4
  402064:	4b0d      	ldr	r3, [pc, #52]	; (40209c <pio_handler_process+0x48>)
  402066:	4798      	blx	r3

	/* Check pending events */
	if (status != 0) {
  402068:	4005      	ands	r5, r0
  40206a:	d013      	beq.n	402094 <pio_handler_process+0x40>
  40206c:	4c0c      	ldr	r4, [pc, #48]	; (4020a0 <pio_handler_process+0x4c>)
  40206e:	f104 0660 	add.w	r6, r4, #96	; 0x60
  402072:	e003      	b.n	40207c <pio_handler_process+0x28>
							gs_interrupt_sources[i].mask);
					status &= ~(gs_interrupt_sources[i].mask);
				}
			}
			i++;
			if (i >= MAX_INTERRUPT_SOURCES) {
  402074:	42b4      	cmp	r4, r6
  402076:	d00d      	beq.n	402094 <pio_handler_process+0x40>
  402078:	3410      	adds	r4, #16
		while (status != 0) {
  40207a:	b15d      	cbz	r5, 402094 <pio_handler_process+0x40>
			if (gs_interrupt_sources[i].id == ul_id) {
  40207c:	6820      	ldr	r0, [r4, #0]
  40207e:	4540      	cmp	r0, r8
  402080:	d1f8      	bne.n	402074 <pio_handler_process+0x20>
				if ((status & gs_interrupt_sources[i].mask) != 0) {
  402082:	6861      	ldr	r1, [r4, #4]
  402084:	4229      	tst	r1, r5
  402086:	d0f5      	beq.n	402074 <pio_handler_process+0x20>
					gs_interrupt_sources[i].handler(gs_interrupt_sources[i].id,
  402088:	68e3      	ldr	r3, [r4, #12]
  40208a:	4798      	blx	r3
					status &= ~(gs_interrupt_sources[i].mask);
  40208c:	6863      	ldr	r3, [r4, #4]
  40208e:	ea25 0503 	bic.w	r5, r5, r3
  402092:	e7ef      	b.n	402074 <pio_handler_process+0x20>
  402094:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  402098:	0040204b 	.word	0x0040204b
  40209c:	0040204f 	.word	0x0040204f
  4020a0:	2040c314 	.word	0x2040c314

004020a4 <pio_handler_set>:
 *
 * \return 0 if successful, 1 if the maximum number of sources has been defined.
 */
uint32_t pio_handler_set(Pio *p_pio, uint32_t ul_id, uint32_t ul_mask,
		uint32_t ul_attr, void (*p_handler) (uint32_t, uint32_t))
{
  4020a4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    uint8_t i;
	struct s_interrupt_source *pSource;

	if (gs_ul_nb_sources >= MAX_INTERRUPT_SOURCES)
  4020a6:	4c18      	ldr	r4, [pc, #96]	; (402108 <pio_handler_set+0x64>)
  4020a8:	6826      	ldr	r6, [r4, #0]
  4020aa:	2e06      	cmp	r6, #6
  4020ac:	d82a      	bhi.n	402104 <pio_handler_set+0x60>
  4020ae:	f04f 0c00 	mov.w	ip, #0
  4020b2:	4664      	mov	r4, ip
		return 1;

    /* Check interrupt for this pin, if already defined, redefine it. */
	for (i = 0; i <= gs_ul_nb_sources; i++) {
		pSource = &(gs_interrupt_sources[i]);
		if (pSource->id == ul_id && pSource->mask == ul_mask) {
  4020b4:	4f15      	ldr	r7, [pc, #84]	; (40210c <pio_handler_set+0x68>)
  4020b6:	e004      	b.n	4020c2 <pio_handler_set+0x1e>
	for (i = 0; i <= gs_ul_nb_sources; i++) {
  4020b8:	3401      	adds	r4, #1
  4020ba:	b2e4      	uxtb	r4, r4
  4020bc:	46a4      	mov	ip, r4
  4020be:	42a6      	cmp	r6, r4
  4020c0:	d309      	bcc.n	4020d6 <pio_handler_set+0x32>
		pSource = &(gs_interrupt_sources[i]);
  4020c2:	46a6      	mov	lr, r4
		if (pSource->id == ul_id && pSource->mask == ul_mask) {
  4020c4:	0125      	lsls	r5, r4, #4
  4020c6:	597d      	ldr	r5, [r7, r5]
  4020c8:	428d      	cmp	r5, r1
  4020ca:	d1f5      	bne.n	4020b8 <pio_handler_set+0x14>
  4020cc:	eb07 1504 	add.w	r5, r7, r4, lsl #4
  4020d0:	686d      	ldr	r5, [r5, #4]
  4020d2:	4295      	cmp	r5, r2
  4020d4:	d1f0      	bne.n	4020b8 <pio_handler_set+0x14>
			break;
		}
	}

	/* Define new source */
	pSource->id = ul_id;
  4020d6:	4d0d      	ldr	r5, [pc, #52]	; (40210c <pio_handler_set+0x68>)
  4020d8:	ea4f 1e0e 	mov.w	lr, lr, lsl #4
  4020dc:	eb05 040e 	add.w	r4, r5, lr
  4020e0:	f845 100e 	str.w	r1, [r5, lr]
	pSource->mask = ul_mask;
  4020e4:	6062      	str	r2, [r4, #4]
	pSource->attr = ul_attr;
  4020e6:	60a3      	str	r3, [r4, #8]
	pSource->handler = p_handler;
  4020e8:	9906      	ldr	r1, [sp, #24]
  4020ea:	60e1      	str	r1, [r4, #12]
	if (i == gs_ul_nb_sources + 1) {
  4020ec:	3601      	adds	r6, #1
  4020ee:	4566      	cmp	r6, ip
  4020f0:	d005      	beq.n	4020fe <pio_handler_set+0x5a>
  4020f2:	4611      	mov	r1, r2
		gs_ul_nb_sources++;
	}

	/* Configure interrupt mode */
	pio_configure_interrupt(p_pio, ul_mask, ul_attr);
  4020f4:	461a      	mov	r2, r3
  4020f6:	4b06      	ldr	r3, [pc, #24]	; (402110 <pio_handler_set+0x6c>)
  4020f8:	4798      	blx	r3

	return 0;
  4020fa:	2000      	movs	r0, #0
  4020fc:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
		gs_ul_nb_sources++;
  4020fe:	4902      	ldr	r1, [pc, #8]	; (402108 <pio_handler_set+0x64>)
  402100:	600e      	str	r6, [r1, #0]
  402102:	e7f6      	b.n	4020f2 <pio_handler_set+0x4e>
		return 1;
  402104:	2001      	movs	r0, #1
}
  402106:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  402108:	2040c384 	.word	0x2040c384
  40210c:	2040c314 	.word	0x2040c314
  402110:	00402015 	.word	0x00402015

00402114 <PIOA_Handler>:
/**
 * \brief Parallel IO Controller A interrupt handler.
 * Redefined PIOA interrupt handler for NVIC interrupt table.
 */
void PIOA_Handler(void)
{
  402114:	b508      	push	{r3, lr}
	pio_handler_process(PIOA, ID_PIOA);
  402116:	210a      	movs	r1, #10
  402118:	4801      	ldr	r0, [pc, #4]	; (402120 <PIOA_Handler+0xc>)
  40211a:	4b02      	ldr	r3, [pc, #8]	; (402124 <PIOA_Handler+0x10>)
  40211c:	4798      	blx	r3
  40211e:	bd08      	pop	{r3, pc}
  402120:	400e0e00 	.word	0x400e0e00
  402124:	00402055 	.word	0x00402055

00402128 <PIOB_Handler>:
/**
 * \brief Parallel IO Controller B interrupt handler
 * Redefined PIOB interrupt handler for NVIC interrupt table.
 */
void PIOB_Handler(void)
{
  402128:	b508      	push	{r3, lr}
    pio_handler_process(PIOB, ID_PIOB);
  40212a:	210b      	movs	r1, #11
  40212c:	4801      	ldr	r0, [pc, #4]	; (402134 <PIOB_Handler+0xc>)
  40212e:	4b02      	ldr	r3, [pc, #8]	; (402138 <PIOB_Handler+0x10>)
  402130:	4798      	blx	r3
  402132:	bd08      	pop	{r3, pc}
  402134:	400e1000 	.word	0x400e1000
  402138:	00402055 	.word	0x00402055

0040213c <PIOC_Handler>:
/**
 * \brief Parallel IO Controller C interrupt handler.
 * Redefined PIOC interrupt handler for NVIC interrupt table.
 */
void PIOC_Handler(void)
{
  40213c:	b508      	push	{r3, lr}
	pio_handler_process(PIOC, ID_PIOC);
  40213e:	210c      	movs	r1, #12
  402140:	4801      	ldr	r0, [pc, #4]	; (402148 <PIOC_Handler+0xc>)
  402142:	4b02      	ldr	r3, [pc, #8]	; (40214c <PIOC_Handler+0x10>)
  402144:	4798      	blx	r3
  402146:	bd08      	pop	{r3, pc}
  402148:	400e1200 	.word	0x400e1200
  40214c:	00402055 	.word	0x00402055

00402150 <PIOD_Handler>:
/**
 * \brief Parallel IO Controller D interrupt handler.
 * Redefined PIOD interrupt handler for NVIC interrupt table.
 */
void PIOD_Handler(void)
{
  402150:	b508      	push	{r3, lr}
	pio_handler_process(PIOD, ID_PIOD);
  402152:	2110      	movs	r1, #16
  402154:	4801      	ldr	r0, [pc, #4]	; (40215c <PIOD_Handler+0xc>)
  402156:	4b02      	ldr	r3, [pc, #8]	; (402160 <PIOD_Handler+0x10>)
  402158:	4798      	blx	r3
  40215a:	bd08      	pop	{r3, pc}
  40215c:	400e1400 	.word	0x400e1400
  402160:	00402055 	.word	0x00402055

00402164 <PIOE_Handler>:
/**
 * \brief Parallel IO Controller E interrupt handler.
 * Redefined PIOE interrupt handler for NVIC interrupt table.
 */
void PIOE_Handler(void)
{
  402164:	b508      	push	{r3, lr}
	pio_handler_process(PIOE, ID_PIOE);
  402166:	2111      	movs	r1, #17
  402168:	4801      	ldr	r0, [pc, #4]	; (402170 <PIOE_Handler+0xc>)
  40216a:	4b02      	ldr	r3, [pc, #8]	; (402174 <PIOE_Handler+0x10>)
  40216c:	4798      	blx	r3
  40216e:	bd08      	pop	{r3, pc}
  402170:	400e1600 	.word	0x400e1600
  402174:	00402055 	.word	0x00402055

00402178 <pmc_mck_set_division>:
 *
 * \param ul_div Division value.
 */
void pmc_mck_set_division(uint32_t ul_div)
{
	switch (ul_div) {
  402178:	2803      	cmp	r0, #3
  40217a:	d011      	beq.n	4021a0 <pmc_mck_set_division+0x28>
  40217c:	2804      	cmp	r0, #4
  40217e:	d012      	beq.n	4021a6 <pmc_mck_set_division+0x2e>
		case 1:
			ul_div = PMC_MCKR_MDIV_EQ_PCK;
  402180:	2802      	cmp	r0, #2
  402182:	bf0c      	ite	eq
  402184:	f44f 7180 	moveq.w	r1, #256	; 0x100
  402188:	2100      	movne	r1, #0
		default:
			ul_div = PMC_MCKR_MDIV_EQ_PCK;
			break;
	}
	PMC->PMC_MCKR =
			(PMC->PMC_MCKR & (~PMC_MCKR_MDIV_Msk)) | ul_div;
  40218a:	4a08      	ldr	r2, [pc, #32]	; (4021ac <pmc_mck_set_division+0x34>)
  40218c:	6b13      	ldr	r3, [r2, #48]	; 0x30
  40218e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
  402192:	430b      	orrs	r3, r1
	PMC->PMC_MCKR =
  402194:	6313      	str	r3, [r2, #48]	; 0x30
	while (!(PMC->PMC_SR & PMC_SR_MCKRDY));
  402196:	6e93      	ldr	r3, [r2, #104]	; 0x68
  402198:	f013 0f08 	tst.w	r3, #8
  40219c:	d0fb      	beq.n	402196 <pmc_mck_set_division+0x1e>
}
  40219e:	4770      	bx	lr
			ul_div = PMC_MCKR_MDIV_PCK_DIV3;
  4021a0:	f44f 7140 	mov.w	r1, #768	; 0x300
			break;
  4021a4:	e7f1      	b.n	40218a <pmc_mck_set_division+0x12>
			ul_div = PMC_MCKR_MDIV_PCK_DIV4;
  4021a6:	f44f 7100 	mov.w	r1, #512	; 0x200
			break;
  4021aa:	e7ee      	b.n	40218a <pmc_mck_set_division+0x12>
  4021ac:	400e0600 	.word	0x400e0600

004021b0 <pmc_switch_mck_to_pllack>:
 */
uint32_t pmc_switch_mck_to_pllack(uint32_t ul_pres)
{
	uint32_t ul_timeout;

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_PRES_Msk)) | ul_pres;
  4021b0:	4a17      	ldr	r2, [pc, #92]	; (402210 <pmc_switch_mck_to_pllack+0x60>)
  4021b2:	6b13      	ldr	r3, [r2, #48]	; 0x30
  4021b4:	f023 0370 	bic.w	r3, r3, #112	; 0x70
  4021b8:	4318      	orrs	r0, r3
  4021ba:	6310      	str	r0, [r2, #48]	; 0x30
	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
  4021bc:	6e93      	ldr	r3, [r2, #104]	; 0x68
  4021be:	f013 0f08 	tst.w	r3, #8
  4021c2:	d10a      	bne.n	4021da <pmc_switch_mck_to_pllack+0x2a>
  4021c4:	f44f 5380 	mov.w	r3, #4096	; 0x1000
  4021c8:	4911      	ldr	r1, [pc, #68]	; (402210 <pmc_switch_mck_to_pllack+0x60>)
  4021ca:	6e8a      	ldr	r2, [r1, #104]	; 0x68
  4021cc:	f012 0f08 	tst.w	r2, #8
  4021d0:	d103      	bne.n	4021da <pmc_switch_mck_to_pllack+0x2a>
			--ul_timeout) {
		if (ul_timeout == 0) {
  4021d2:	3b01      	subs	r3, #1
  4021d4:	d1f9      	bne.n	4021ca <pmc_switch_mck_to_pllack+0x1a>
			return 1;
  4021d6:	2001      	movs	r0, #1
  4021d8:	4770      	bx	lr
		}
	}

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_CSS_Msk)) |
  4021da:	4a0d      	ldr	r2, [pc, #52]	; (402210 <pmc_switch_mck_to_pllack+0x60>)
  4021dc:	6b13      	ldr	r3, [r2, #48]	; 0x30
  4021de:	f023 0303 	bic.w	r3, r3, #3
  4021e2:	f043 0302 	orr.w	r3, r3, #2
  4021e6:	6313      	str	r3, [r2, #48]	; 0x30
			PMC_MCKR_CSS_PLLA_CLK;

	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
  4021e8:	6e93      	ldr	r3, [r2, #104]	; 0x68
  4021ea:	f013 0f08 	tst.w	r3, #8
  4021ee:	d10a      	bne.n	402206 <pmc_switch_mck_to_pllack+0x56>
  4021f0:	f44f 5380 	mov.w	r3, #4096	; 0x1000
  4021f4:	4906      	ldr	r1, [pc, #24]	; (402210 <pmc_switch_mck_to_pllack+0x60>)
  4021f6:	6e8a      	ldr	r2, [r1, #104]	; 0x68
  4021f8:	f012 0f08 	tst.w	r2, #8
  4021fc:	d105      	bne.n	40220a <pmc_switch_mck_to_pllack+0x5a>
			--ul_timeout) {
		if (ul_timeout == 0) {
  4021fe:	3b01      	subs	r3, #1
  402200:	d1f9      	bne.n	4021f6 <pmc_switch_mck_to_pllack+0x46>
			return 1;
  402202:	2001      	movs	r0, #1
		}
	}

	return 0;
}
  402204:	4770      	bx	lr
	return 0;
  402206:	2000      	movs	r0, #0
  402208:	4770      	bx	lr
  40220a:	2000      	movs	r0, #0
  40220c:	4770      	bx	lr
  40220e:	bf00      	nop
  402210:	400e0600 	.word	0x400e0600

00402214 <pmc_switch_mainck_to_xtal>:
 */
void pmc_switch_mainck_to_xtal(uint32_t ul_bypass,
		uint32_t ul_xtal_startup_time)
{
	/* Enable Main Xtal oscillator */
	if (ul_bypass) {
  402214:	b9a0      	cbnz	r0, 402240 <pmc_switch_mainck_to_xtal+0x2c>
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTBY |
				CKGR_MOR_MOSCSEL;
	} else {
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTBY) |
  402216:	480e      	ldr	r0, [pc, #56]	; (402250 <pmc_switch_mainck_to_xtal+0x3c>)
  402218:	6a03      	ldr	r3, [r0, #32]
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTEN |
				CKGR_MOR_MOSCXTST(ul_xtal_startup_time);
  40221a:	0209      	lsls	r1, r1, #8
  40221c:	b289      	uxth	r1, r1
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTEN |
  40221e:	4a0d      	ldr	r2, [pc, #52]	; (402254 <pmc_switch_mainck_to_xtal+0x40>)
  402220:	401a      	ands	r2, r3
  402222:	4b0d      	ldr	r3, [pc, #52]	; (402258 <pmc_switch_mainck_to_xtal+0x44>)
  402224:	4313      	orrs	r3, r2
  402226:	4319      	orrs	r1, r3
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTBY) |
  402228:	6201      	str	r1, [r0, #32]
		/* Wait the Xtal to stabilize */
		while (!(PMC->PMC_SR & PMC_SR_MOSCXTS));
  40222a:	4602      	mov	r2, r0
  40222c:	6e93      	ldr	r3, [r2, #104]	; 0x68
  40222e:	f013 0f01 	tst.w	r3, #1
  402232:	d0fb      	beq.n	40222c <pmc_switch_mainck_to_xtal+0x18>

		PMC->CKGR_MOR |= CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCSEL;
  402234:	4a06      	ldr	r2, [pc, #24]	; (402250 <pmc_switch_mainck_to_xtal+0x3c>)
  402236:	6a11      	ldr	r1, [r2, #32]
  402238:	4b08      	ldr	r3, [pc, #32]	; (40225c <pmc_switch_mainck_to_xtal+0x48>)
  40223a:	430b      	orrs	r3, r1
  40223c:	6213      	str	r3, [r2, #32]
  40223e:	4770      	bx	lr
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
  402240:	4903      	ldr	r1, [pc, #12]	; (402250 <pmc_switch_mainck_to_xtal+0x3c>)
  402242:	6a0b      	ldr	r3, [r1, #32]
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTBY |
  402244:	4a06      	ldr	r2, [pc, #24]	; (402260 <pmc_switch_mainck_to_xtal+0x4c>)
  402246:	401a      	ands	r2, r3
  402248:	4b06      	ldr	r3, [pc, #24]	; (402264 <pmc_switch_mainck_to_xtal+0x50>)
  40224a:	4313      	orrs	r3, r2
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
  40224c:	620b      	str	r3, [r1, #32]
  40224e:	4770      	bx	lr
  402250:	400e0600 	.word	0x400e0600
  402254:	ffc8fffc 	.word	0xffc8fffc
  402258:	00370001 	.word	0x00370001
  40225c:	01370000 	.word	0x01370000
  402260:	fec8fffc 	.word	0xfec8fffc
  402264:	01370002 	.word	0x01370002

00402268 <pmc_osc_is_ready_mainck>:
 * \retval 1 Xtal is ready.
 * \retval 0 Xtal is not ready.
 */
uint32_t pmc_osc_is_ready_mainck(void)
{
	return PMC->PMC_SR & PMC_SR_MOSCSELS;
  402268:	4b02      	ldr	r3, [pc, #8]	; (402274 <pmc_osc_is_ready_mainck+0xc>)
  40226a:	6e98      	ldr	r0, [r3, #104]	; 0x68
}
  40226c:	f400 3080 	and.w	r0, r0, #65536	; 0x10000
  402270:	4770      	bx	lr
  402272:	bf00      	nop
  402274:	400e0600 	.word	0x400e0600

00402278 <pmc_disable_pllack>:
void pmc_disable_pllack(void)
{
#if (SAM4C || SAM4CM || SAM4CP || SAMG)
	PMC->CKGR_PLLAR = CKGR_PLLAR_MULA(0);
#else
	PMC->CKGR_PLLAR = CKGR_PLLAR_ONE | CKGR_PLLAR_MULA(0);
  402278:	f04f 5200 	mov.w	r2, #536870912	; 0x20000000
  40227c:	4b01      	ldr	r3, [pc, #4]	; (402284 <pmc_disable_pllack+0xc>)
  40227e:	629a      	str	r2, [r3, #40]	; 0x28
  402280:	4770      	bx	lr
  402282:	bf00      	nop
  402284:	400e0600 	.word	0x400e0600

00402288 <pmc_is_locked_pllack>:
 * \retval 0 Not locked.
 * \retval 1 Locked.
 */
uint32_t pmc_is_locked_pllack(void)
{
	return (PMC->PMC_SR & PMC_SR_LOCKA);
  402288:	4b02      	ldr	r3, [pc, #8]	; (402294 <pmc_is_locked_pllack+0xc>)
  40228a:	6e98      	ldr	r0, [r3, #104]	; 0x68
}
  40228c:	f000 0002 	and.w	r0, r0, #2
  402290:	4770      	bx	lr
  402292:	bf00      	nop
  402294:	400e0600 	.word	0x400e0600

00402298 <pmc_enable_periph_clk>:
 */
uint32_t pmc_enable_periph_clk(uint32_t ul_id)
{
#if defined(REG_PMC_PCR) && !SAMG55
	uint32_t pcr;
	PMC->PMC_PCR = ul_id & 0x7F;
  402298:	f000 007f 	and.w	r0, r0, #127	; 0x7f
  40229c:	4b05      	ldr	r3, [pc, #20]	; (4022b4 <pmc_enable_periph_clk+0x1c>)
  40229e:	f8c3 010c 	str.w	r0, [r3, #268]	; 0x10c
	pcr = PMC->PMC_PCR | PMC_PCR_EN | PMC_PCR_CMD;
  4022a2:	f8d3 210c 	ldr.w	r2, [r3, #268]	; 0x10c
  4022a6:	f042 2210 	orr.w	r2, r2, #268439552	; 0x10001000
	PMC->PMC_PCR = pcr;
  4022aa:	f8c3 210c 	str.w	r2, [r3, #268]	; 0x10c
#endif
	}

	return 0;
#endif /* defined(REG_PMC_PCR) && !SAMG55 */
}
  4022ae:	2000      	movs	r0, #0
  4022b0:	4770      	bx	lr
  4022b2:	bf00      	nop
  4022b4:	400e0600 	.word	0x400e0600

004022b8 <uart_write>:
 * \retval 1 I/O Failure, UART is not ready.
 */
uint32_t uart_write(Uart *p_uart, const uint8_t uc_data)
{
	/* Check if the transmitter is ready */
	if (!(p_uart->UART_SR & UART_SR_TXRDY))
  4022b8:	6943      	ldr	r3, [r0, #20]
  4022ba:	f013 0f02 	tst.w	r3, #2
  4022be:	d002      	beq.n	4022c6 <uart_write+0xe>
		return 1;

	/* Send character */
	p_uart->UART_THR = uc_data;
  4022c0:	61c1      	str	r1, [r0, #28]
	return 0;
  4022c2:	2000      	movs	r0, #0
  4022c4:	4770      	bx	lr
		return 1;
  4022c6:	2001      	movs	r0, #1
}
  4022c8:	4770      	bx	lr

004022ca <uart_read>:
 * \retval 1 I/O Failure, UART is not ready.
 */
uint32_t uart_read(Uart *p_uart, uint8_t *puc_data)
{
	/* Check if the receiver is ready */
	if ((p_uart->UART_SR & UART_SR_RXRDY) == 0)
  4022ca:	6943      	ldr	r3, [r0, #20]
  4022cc:	f013 0f01 	tst.w	r3, #1
  4022d0:	d003      	beq.n	4022da <uart_read+0x10>
		return 1;

	/* Read character */
	*puc_data = (uint8_t) p_uart->UART_RHR;
  4022d2:	6983      	ldr	r3, [r0, #24]
  4022d4:	700b      	strb	r3, [r1, #0]
	return 0;
  4022d6:	2000      	movs	r0, #0
  4022d8:	4770      	bx	lr
		return 1;
  4022da:	2001      	movs	r0, #1
}
  4022dc:	4770      	bx	lr

004022de <usart_set_async_baudrate>:
 * \retval 1 Baud rate set point is out of range for the given input clock
 * frequency.
 */
uint32_t usart_set_async_baudrate(Usart *p_usart,
		uint32_t baudrate, uint32_t ul_mck)
{
  4022de:	b410      	push	{r4}
	uint32_t cd_fp;
	uint32_t cd;
	uint32_t fp;

	/* Calculate the receiver sampling divide of baudrate clock. */
	if (ul_mck >= HIGH_FRQ_SAMPLE_DIV * baudrate) {
  4022e0:	010b      	lsls	r3, r1, #4
  4022e2:	4293      	cmp	r3, r2
  4022e4:	d914      	bls.n	402310 <usart_set_async_baudrate+0x32>
	} else {
		over = LOW_FRQ_SAMPLE_DIV;
	}

	/* Calculate clock divider according to the fraction calculated formula. */
	cd_fp = (8 * ul_mck + (over * baudrate) / 2) / (over * baudrate);
  4022e6:	00c9      	lsls	r1, r1, #3
  4022e8:	084b      	lsrs	r3, r1, #1
  4022ea:	eb03 02c2 	add.w	r2, r3, r2, lsl #3
  4022ee:	fbb2 f2f1 	udiv	r2, r2, r1
	cd = cd_fp >> 3;
  4022f2:	08d3      	lsrs	r3, r2, #3
	fp = cd_fp & 0x07;
	if (cd < MIN_CD_VALUE || cd > MAX_CD_VALUE) {
  4022f4:	1e5c      	subs	r4, r3, #1
  4022f6:	f64f 71fe 	movw	r1, #65534	; 0xfffe
  4022fa:	428c      	cmp	r4, r1
  4022fc:	d901      	bls.n	402302 <usart_set_async_baudrate+0x24>
		return 1;
  4022fe:	2001      	movs	r0, #1
  402300:	e017      	b.n	402332 <usart_set_async_baudrate+0x54>
	}

	/* Configure the OVER bit in MR register. */
	if (over == 8) {
		p_usart->US_MR |= US_MR_OVER;
  402302:	6841      	ldr	r1, [r0, #4]
  402304:	f441 2100 	orr.w	r1, r1, #524288	; 0x80000
  402308:	6041      	str	r1, [r0, #4]
  40230a:	e00c      	b.n	402326 <usart_set_async_baudrate+0x48>
		return 1;
  40230c:	2001      	movs	r0, #1
  40230e:	e010      	b.n	402332 <usart_set_async_baudrate+0x54>
	cd_fp = (8 * ul_mck + (over * baudrate) / 2) / (over * baudrate);
  402310:	0859      	lsrs	r1, r3, #1
  402312:	eb01 02c2 	add.w	r2, r1, r2, lsl #3
  402316:	fbb2 f2f3 	udiv	r2, r2, r3
	cd = cd_fp >> 3;
  40231a:	08d3      	lsrs	r3, r2, #3
	if (cd < MIN_CD_VALUE || cd > MAX_CD_VALUE) {
  40231c:	1e5c      	subs	r4, r3, #1
  40231e:	f64f 71fe 	movw	r1, #65534	; 0xfffe
  402322:	428c      	cmp	r4, r1
  402324:	d8f2      	bhi.n	40230c <usart_set_async_baudrate+0x2e>
	}

	/* Configure the baudrate generate register. */
	p_usart->US_BRGR = (cd << US_BRGR_CD_Pos) | (fp << US_BRGR_FP_Pos);
  402326:	0412      	lsls	r2, r2, #16
  402328:	f402 22e0 	and.w	r2, r2, #458752	; 0x70000
  40232c:	431a      	orrs	r2, r3
  40232e:	6202      	str	r2, [r0, #32]

	return 0;
  402330:	2000      	movs	r0, #0
}
  402332:	f85d 4b04 	ldr.w	r4, [sp], #4
  402336:	4770      	bx	lr

00402338 <usart_reset>:
 *
 * \param p_usart Pointer to a USART instance.
 */
void usart_disable_writeprotect(Usart *p_usart)
{
	p_usart->US_WPMR = US_WPMR_WPKEY_PASSWD;
  402338:	4b08      	ldr	r3, [pc, #32]	; (40235c <usart_reset+0x24>)
  40233a:	f8c0 30e4 	str.w	r3, [r0, #228]	; 0xe4
	p_usart->US_MR = 0;
  40233e:	2300      	movs	r3, #0
  402340:	6043      	str	r3, [r0, #4]
	p_usart->US_RTOR = 0;
  402342:	6243      	str	r3, [r0, #36]	; 0x24
	p_usart->US_TTGR = 0;
  402344:	6283      	str	r3, [r0, #40]	; 0x28
	p_usart->US_CR = US_CR_RSTTX | US_CR_TXDIS;
  402346:	2388      	movs	r3, #136	; 0x88
  402348:	6003      	str	r3, [r0, #0]
	p_usart->US_CR = US_CR_RSTRX | US_CR_RXDIS;
  40234a:	2324      	movs	r3, #36	; 0x24
  40234c:	6003      	str	r3, [r0, #0]
	p_usart->US_CR = US_CR_RSTSTA;
  40234e:	f44f 7380 	mov.w	r3, #256	; 0x100
  402352:	6003      	str	r3, [r0, #0]
	p_usart->US_CR = US_CR_RTSDIS;
  402354:	f44f 2300 	mov.w	r3, #524288	; 0x80000
  402358:	6003      	str	r3, [r0, #0]
  40235a:	4770      	bx	lr
  40235c:	55534100 	.word	0x55534100

00402360 <usart_init_rs232>:
{
  402360:	b570      	push	{r4, r5, r6, lr}
  402362:	4605      	mov	r5, r0
  402364:	460c      	mov	r4, r1
  402366:	4616      	mov	r6, r2
	usart_reset(p_usart);
  402368:	4b0f      	ldr	r3, [pc, #60]	; (4023a8 <usart_init_rs232+0x48>)
  40236a:	4798      	blx	r3
	ul_reg_val = 0;
  40236c:	2200      	movs	r2, #0
  40236e:	4b0f      	ldr	r3, [pc, #60]	; (4023ac <usart_init_rs232+0x4c>)
  402370:	601a      	str	r2, [r3, #0]
	if (!p_usart_opt || usart_set_async_baudrate(p_usart,
  402372:	b1a4      	cbz	r4, 40239e <usart_init_rs232+0x3e>
  402374:	4632      	mov	r2, r6
  402376:	6821      	ldr	r1, [r4, #0]
  402378:	4628      	mov	r0, r5
  40237a:	4b0d      	ldr	r3, [pc, #52]	; (4023b0 <usart_init_rs232+0x50>)
  40237c:	4798      	blx	r3
  40237e:	4602      	mov	r2, r0
  402380:	b978      	cbnz	r0, 4023a2 <usart_init_rs232+0x42>
	ul_reg_val |= p_usart_opt->char_length | p_usart_opt->parity_type |
  402382:	6863      	ldr	r3, [r4, #4]
  402384:	68a1      	ldr	r1, [r4, #8]
  402386:	430b      	orrs	r3, r1
  402388:	6921      	ldr	r1, [r4, #16]
  40238a:	430b      	orrs	r3, r1
			p_usart_opt->channel_mode | p_usart_opt->stop_bits;
  40238c:	68e1      	ldr	r1, [r4, #12]
  40238e:	430b      	orrs	r3, r1
	ul_reg_val |= p_usart_opt->char_length | p_usart_opt->parity_type |
  402390:	4906      	ldr	r1, [pc, #24]	; (4023ac <usart_init_rs232+0x4c>)
  402392:	600b      	str	r3, [r1, #0]
	p_usart->US_MR |= ul_reg_val;
  402394:	6869      	ldr	r1, [r5, #4]
  402396:	430b      	orrs	r3, r1
  402398:	606b      	str	r3, [r5, #4]
}
  40239a:	4610      	mov	r0, r2
  40239c:	bd70      	pop	{r4, r5, r6, pc}
		return 1;
  40239e:	2201      	movs	r2, #1
  4023a0:	e7fb      	b.n	40239a <usart_init_rs232+0x3a>
  4023a2:	2201      	movs	r2, #1
  4023a4:	e7f9      	b.n	40239a <usart_init_rs232+0x3a>
  4023a6:	bf00      	nop
  4023a8:	00402339 	.word	0x00402339
  4023ac:	2040c388 	.word	0x2040c388
  4023b0:	004022df 	.word	0x004022df

004023b4 <usart_enable_tx>:
	p_usart->US_CR = US_CR_TXEN;
  4023b4:	2340      	movs	r3, #64	; 0x40
  4023b6:	6003      	str	r3, [r0, #0]
  4023b8:	4770      	bx	lr

004023ba <usart_enable_rx>:
	p_usart->US_CR = US_CR_RXEN;
  4023ba:	2310      	movs	r3, #16
  4023bc:	6003      	str	r3, [r0, #0]
  4023be:	4770      	bx	lr

004023c0 <usart_write>:
	if (!(p_usart->US_CSR & US_CSR_TXRDY)) {
  4023c0:	6943      	ldr	r3, [r0, #20]
  4023c2:	f013 0f02 	tst.w	r3, #2
  4023c6:	d004      	beq.n	4023d2 <usart_write+0x12>
	p_usart->US_THR = US_THR_TXCHR(c);
  4023c8:	f3c1 0108 	ubfx	r1, r1, #0, #9
  4023cc:	61c1      	str	r1, [r0, #28]
	return 0;
  4023ce:	2000      	movs	r0, #0
  4023d0:	4770      	bx	lr
		return 1;
  4023d2:	2001      	movs	r0, #1
}
  4023d4:	4770      	bx	lr

004023d6 <usart_read>:
	if (!(p_usart->US_CSR & US_CSR_RXRDY)) {
  4023d6:	6943      	ldr	r3, [r0, #20]
  4023d8:	f013 0f01 	tst.w	r3, #1
  4023dc:	d005      	beq.n	4023ea <usart_read+0x14>
	*c = p_usart->US_RHR & US_RHR_RXCHR_Msk;
  4023de:	6983      	ldr	r3, [r0, #24]
  4023e0:	f3c3 0308 	ubfx	r3, r3, #0, #9
  4023e4:	600b      	str	r3, [r1, #0]
	return 0;
  4023e6:	2000      	movs	r0, #0
  4023e8:	4770      	bx	lr
		return 1;
  4023ea:	2001      	movs	r0, #1
}
  4023ec:	4770      	bx	lr

004023ee <Dummy_Handler>:

/**
 * \brief Default interrupt handler for unused IRQs.
 */
void Dummy_Handler(void)
{
  4023ee:	e7fe      	b.n	4023ee <Dummy_Handler>

004023f0 <Reset_Handler>:
{
  4023f0:	b500      	push	{lr}
  4023f2:	b083      	sub	sp, #12
        if (pSrc != pDest) {
  4023f4:	4b25      	ldr	r3, [pc, #148]	; (40248c <Reset_Handler+0x9c>)
  4023f6:	4a26      	ldr	r2, [pc, #152]	; (402490 <Reset_Handler+0xa0>)
  4023f8:	429a      	cmp	r2, r3
  4023fa:	d010      	beq.n	40241e <Reset_Handler+0x2e>
                for (; pDest < &_erelocate;) {
  4023fc:	4b25      	ldr	r3, [pc, #148]	; (402494 <Reset_Handler+0xa4>)
  4023fe:	4a23      	ldr	r2, [pc, #140]	; (40248c <Reset_Handler+0x9c>)
  402400:	429a      	cmp	r2, r3
  402402:	d20c      	bcs.n	40241e <Reset_Handler+0x2e>
  402404:	3b01      	subs	r3, #1
  402406:	1a9b      	subs	r3, r3, r2
  402408:	f023 0303 	bic.w	r3, r3, #3
  40240c:	3304      	adds	r3, #4
  40240e:	4413      	add	r3, r2
  402410:	491f      	ldr	r1, [pc, #124]	; (402490 <Reset_Handler+0xa0>)
                        *pDest++ = *pSrc++;
  402412:	f851 0b04 	ldr.w	r0, [r1], #4
  402416:	f842 0b04 	str.w	r0, [r2], #4
                for (; pDest < &_erelocate;) {
  40241a:	429a      	cmp	r2, r3
  40241c:	d1f9      	bne.n	402412 <Reset_Handler+0x22>
        for (pDest = &_szero; pDest < &_ezero;) {
  40241e:	4b1e      	ldr	r3, [pc, #120]	; (402498 <Reset_Handler+0xa8>)
  402420:	4a1e      	ldr	r2, [pc, #120]	; (40249c <Reset_Handler+0xac>)
  402422:	429a      	cmp	r2, r3
  402424:	d20a      	bcs.n	40243c <Reset_Handler+0x4c>
  402426:	3b01      	subs	r3, #1
  402428:	1a9b      	subs	r3, r3, r2
  40242a:	f023 0303 	bic.w	r3, r3, #3
  40242e:	3304      	adds	r3, #4
  402430:	4413      	add	r3, r2
                *pDest++ = 0;
  402432:	2100      	movs	r1, #0
  402434:	f842 1b04 	str.w	r1, [r2], #4
        for (pDest = &_szero; pDest < &_ezero;) {
  402438:	4293      	cmp	r3, r2
  40243a:	d1fb      	bne.n	402434 <Reset_Handler+0x44>
        SCB->VTOR = ((uint32_t) pSrc & SCB_VTOR_TBLOFF_Msk);
  40243c:	4a18      	ldr	r2, [pc, #96]	; (4024a0 <Reset_Handler+0xb0>)
  40243e:	4b19      	ldr	r3, [pc, #100]	; (4024a4 <Reset_Handler+0xb4>)
  402440:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
  402444:	6093      	str	r3, [r2, #8]
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) );
  402446:	f3ef 8310 	mrs	r3, PRIMASK
static volatile uint32_t cpu_irq_critical_section_counter;
static volatile bool     cpu_irq_prev_interrupt_state;

static inline irqflags_t cpu_irq_save(void)
{
	volatile irqflags_t flags = cpu_irq_is_enabled();
  40244a:	fab3 f383 	clz	r3, r3
  40244e:	095b      	lsrs	r3, r3, #5
  402450:	9301      	str	r3, [sp, #4]
  __ASM volatile ("cpsid i" : : : "memory");
  402452:	b672      	cpsid	i
  __ASM volatile ("dmb");
  402454:	f3bf 8f5f 	dmb	sy
	cpu_irq_disable();
  402458:	2200      	movs	r2, #0
  40245a:	4b13      	ldr	r3, [pc, #76]	; (4024a8 <Reset_Handler+0xb8>)
  40245c:	701a      	strb	r2, [r3, #0]
	return flags;
  40245e:	9901      	ldr	r1, [sp, #4]
 */
__always_inline static void fpu_enable(void)
{
	irqflags_t flags;
	flags = cpu_irq_save();
	REG_CPACR |=  (0xFu << 20);
  402460:	4a12      	ldr	r2, [pc, #72]	; (4024ac <Reset_Handler+0xbc>)
  402462:	6813      	ldr	r3, [r2, #0]
  402464:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
  402468:	6013      	str	r3, [r2, #0]
  __ASM volatile ("dsb");
  40246a:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb");
  40246e:	f3bf 8f6f 	isb	sy
	return (flags);
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	if (cpu_irq_is_enabled_flags(flags))
  402472:	b129      	cbz	r1, 402480 <Reset_Handler+0x90>
		cpu_irq_enable();
  402474:	2201      	movs	r2, #1
  402476:	4b0c      	ldr	r3, [pc, #48]	; (4024a8 <Reset_Handler+0xb8>)
  402478:	701a      	strb	r2, [r3, #0]
  __ASM volatile ("dmb");
  40247a:	f3bf 8f5f 	dmb	sy
  __ASM volatile ("cpsie i" : : : "memory");
  40247e:	b662      	cpsie	i
        __libc_init_array();
  402480:	4b0b      	ldr	r3, [pc, #44]	; (4024b0 <Reset_Handler+0xc0>)
  402482:	4798      	blx	r3
        main();
  402484:	4b0b      	ldr	r3, [pc, #44]	; (4024b4 <Reset_Handler+0xc4>)
  402486:	4798      	blx	r3
  402488:	e7fe      	b.n	402488 <Reset_Handler+0x98>
  40248a:	bf00      	nop
  40248c:	20400000 	.word	0x20400000
  402490:	00406860 	.word	0x00406860
  402494:	204009b8 	.word	0x204009b8
  402498:	2040c480 	.word	0x2040c480
  40249c:	204009b8 	.word	0x204009b8
  4024a0:	e000ed00 	.word	0xe000ed00
  4024a4:	00400000 	.word	0x00400000
  4024a8:	20400004 	.word	0x20400004
  4024ac:	e000ed88 	.word	0xe000ed88
  4024b0:	00403741 	.word	0x00403741
  4024b4:	0040324d 	.word	0x0040324d

004024b8 <SystemCoreClockUpdate>:
}

void SystemCoreClockUpdate( void )
{
  /* Determine clock frequency according to clock register values */
  switch (PMC->PMC_MCKR & (uint32_t) PMC_MCKR_CSS_Msk)
  4024b8:	4b3b      	ldr	r3, [pc, #236]	; (4025a8 <SystemCoreClockUpdate+0xf0>)
  4024ba:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  4024bc:	f003 0303 	and.w	r3, r3, #3
  4024c0:	2b01      	cmp	r3, #1
  4024c2:	d01d      	beq.n	402500 <SystemCoreClockUpdate+0x48>
  4024c4:	b183      	cbz	r3, 4024e8 <SystemCoreClockUpdate+0x30>
  4024c6:	2b02      	cmp	r3, #2
  4024c8:	d036      	beq.n	402538 <SystemCoreClockUpdate+0x80>

    default:
    break;
  }

  if ( (PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) == PMC_MCKR_PRES_CLK_3 )
  4024ca:	4b37      	ldr	r3, [pc, #220]	; (4025a8 <SystemCoreClockUpdate+0xf0>)
  4024cc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  4024ce:	f003 0370 	and.w	r3, r3, #112	; 0x70
  4024d2:	2b70      	cmp	r3, #112	; 0x70
  4024d4:	d05f      	beq.n	402596 <SystemCoreClockUpdate+0xde>
  {
    SystemCoreClock /= 3U;
  }
  else
  {
    SystemCoreClock >>= ((PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) >> PMC_MCKR_PRES_Pos);
  4024d6:	4b34      	ldr	r3, [pc, #208]	; (4025a8 <SystemCoreClockUpdate+0xf0>)
  4024d8:	6b1a      	ldr	r2, [r3, #48]	; 0x30
  4024da:	4934      	ldr	r1, [pc, #208]	; (4025ac <SystemCoreClockUpdate+0xf4>)
  4024dc:	f3c2 1202 	ubfx	r2, r2, #4, #3
  4024e0:	680b      	ldr	r3, [r1, #0]
  4024e2:	40d3      	lsrs	r3, r2
  4024e4:	600b      	str	r3, [r1, #0]
  4024e6:	4770      	bx	lr
      if ( SUPC->SUPC_SR & SUPC_SR_OSCSEL )
  4024e8:	4b31      	ldr	r3, [pc, #196]	; (4025b0 <SystemCoreClockUpdate+0xf8>)
  4024ea:	695b      	ldr	r3, [r3, #20]
  4024ec:	f013 0f80 	tst.w	r3, #128	; 0x80
        SystemCoreClock = CHIP_FREQ_XTAL_32K;
  4024f0:	bf14      	ite	ne
  4024f2:	f44f 4200 	movne.w	r2, #32768	; 0x8000
        SystemCoreClock = CHIP_FREQ_SLCK_RC;
  4024f6:	f44f 42fa 	moveq.w	r2, #32000	; 0x7d00
  4024fa:	4b2c      	ldr	r3, [pc, #176]	; (4025ac <SystemCoreClockUpdate+0xf4>)
  4024fc:	601a      	str	r2, [r3, #0]
  4024fe:	e7e4      	b.n	4024ca <SystemCoreClockUpdate+0x12>
      if ( PMC->CKGR_MOR & CKGR_MOR_MOSCSEL )
  402500:	4b29      	ldr	r3, [pc, #164]	; (4025a8 <SystemCoreClockUpdate+0xf0>)
  402502:	6a1b      	ldr	r3, [r3, #32]
  402504:	f013 7f80 	tst.w	r3, #16777216	; 0x1000000
  402508:	d003      	beq.n	402512 <SystemCoreClockUpdate+0x5a>
        SystemCoreClock = CHIP_FREQ_XTAL_12M;
  40250a:	4a2a      	ldr	r2, [pc, #168]	; (4025b4 <SystemCoreClockUpdate+0xfc>)
  40250c:	4b27      	ldr	r3, [pc, #156]	; (4025ac <SystemCoreClockUpdate+0xf4>)
  40250e:	601a      	str	r2, [r3, #0]
  402510:	e7db      	b.n	4024ca <SystemCoreClockUpdate+0x12>
        SystemCoreClock = CHIP_FREQ_MAINCK_RC_4MHZ;
  402512:	4a29      	ldr	r2, [pc, #164]	; (4025b8 <SystemCoreClockUpdate+0x100>)
  402514:	4b25      	ldr	r3, [pc, #148]	; (4025ac <SystemCoreClockUpdate+0xf4>)
  402516:	601a      	str	r2, [r3, #0]
        switch ( PMC->CKGR_MOR & CKGR_MOR_MOSCRCF_Msk )
  402518:	4b23      	ldr	r3, [pc, #140]	; (4025a8 <SystemCoreClockUpdate+0xf0>)
  40251a:	6a1b      	ldr	r3, [r3, #32]
  40251c:	f003 0370 	and.w	r3, r3, #112	; 0x70
  402520:	2b10      	cmp	r3, #16
  402522:	d005      	beq.n	402530 <SystemCoreClockUpdate+0x78>
  402524:	2b20      	cmp	r3, #32
  402526:	d1d0      	bne.n	4024ca <SystemCoreClockUpdate+0x12>
            SystemCoreClock *= 3U;
  402528:	4a22      	ldr	r2, [pc, #136]	; (4025b4 <SystemCoreClockUpdate+0xfc>)
  40252a:	4b20      	ldr	r3, [pc, #128]	; (4025ac <SystemCoreClockUpdate+0xf4>)
  40252c:	601a      	str	r2, [r3, #0]
          break;
  40252e:	e7cc      	b.n	4024ca <SystemCoreClockUpdate+0x12>
            SystemCoreClock *= 2U;
  402530:	4a22      	ldr	r2, [pc, #136]	; (4025bc <SystemCoreClockUpdate+0x104>)
  402532:	4b1e      	ldr	r3, [pc, #120]	; (4025ac <SystemCoreClockUpdate+0xf4>)
  402534:	601a      	str	r2, [r3, #0]
          break;
  402536:	e7c8      	b.n	4024ca <SystemCoreClockUpdate+0x12>
      if ( PMC->CKGR_MOR & CKGR_MOR_MOSCSEL )
  402538:	4b1b      	ldr	r3, [pc, #108]	; (4025a8 <SystemCoreClockUpdate+0xf0>)
  40253a:	6a1b      	ldr	r3, [r3, #32]
  40253c:	f013 7f80 	tst.w	r3, #16777216	; 0x1000000
  402540:	d016      	beq.n	402570 <SystemCoreClockUpdate+0xb8>
        SystemCoreClock = CHIP_FREQ_XTAL_12M ;
  402542:	4a1c      	ldr	r2, [pc, #112]	; (4025b4 <SystemCoreClockUpdate+0xfc>)
  402544:	4b19      	ldr	r3, [pc, #100]	; (4025ac <SystemCoreClockUpdate+0xf4>)
  402546:	601a      	str	r2, [r3, #0]
      if ( (uint32_t) (PMC->PMC_MCKR & (uint32_t) PMC_MCKR_CSS_Msk) == PMC_MCKR_CSS_PLLA_CLK )
  402548:	4b17      	ldr	r3, [pc, #92]	; (4025a8 <SystemCoreClockUpdate+0xf0>)
  40254a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  40254c:	f003 0303 	and.w	r3, r3, #3
  402550:	2b02      	cmp	r3, #2
  402552:	d1ba      	bne.n	4024ca <SystemCoreClockUpdate+0x12>
        SystemCoreClock *= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_MULA_Msk) >> CKGR_PLLAR_MULA_Pos) + 1U);
  402554:	4a14      	ldr	r2, [pc, #80]	; (4025a8 <SystemCoreClockUpdate+0xf0>)
  402556:	6a91      	ldr	r1, [r2, #40]	; 0x28
        SystemCoreClock /= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_DIVA_Msk) >> CKGR_PLLAR_DIVA_Pos));
  402558:	6a92      	ldr	r2, [r2, #40]	; 0x28
  40255a:	4814      	ldr	r0, [pc, #80]	; (4025ac <SystemCoreClockUpdate+0xf4>)
        SystemCoreClock *= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_MULA_Msk) >> CKGR_PLLAR_MULA_Pos) + 1U);
  40255c:	f3c1 410a 	ubfx	r1, r1, #16, #11
  402560:	6803      	ldr	r3, [r0, #0]
  402562:	fb01 3303 	mla	r3, r1, r3, r3
        SystemCoreClock /= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_DIVA_Msk) >> CKGR_PLLAR_DIVA_Pos));
  402566:	b2d2      	uxtb	r2, r2
  402568:	fbb3 f3f2 	udiv	r3, r3, r2
  40256c:	6003      	str	r3, [r0, #0]
  40256e:	e7ac      	b.n	4024ca <SystemCoreClockUpdate+0x12>
        SystemCoreClock = CHIP_FREQ_MAINCK_RC_4MHZ;
  402570:	4a11      	ldr	r2, [pc, #68]	; (4025b8 <SystemCoreClockUpdate+0x100>)
  402572:	4b0e      	ldr	r3, [pc, #56]	; (4025ac <SystemCoreClockUpdate+0xf4>)
  402574:	601a      	str	r2, [r3, #0]
        switch ( PMC->CKGR_MOR & CKGR_MOR_MOSCRCF_Msk )
  402576:	4b0c      	ldr	r3, [pc, #48]	; (4025a8 <SystemCoreClockUpdate+0xf0>)
  402578:	6a1b      	ldr	r3, [r3, #32]
  40257a:	f003 0370 	and.w	r3, r3, #112	; 0x70
  40257e:	2b10      	cmp	r3, #16
  402580:	d005      	beq.n	40258e <SystemCoreClockUpdate+0xd6>
  402582:	2b20      	cmp	r3, #32
  402584:	d1e0      	bne.n	402548 <SystemCoreClockUpdate+0x90>
            SystemCoreClock *= 3U;
  402586:	4a0b      	ldr	r2, [pc, #44]	; (4025b4 <SystemCoreClockUpdate+0xfc>)
  402588:	4b08      	ldr	r3, [pc, #32]	; (4025ac <SystemCoreClockUpdate+0xf4>)
  40258a:	601a      	str	r2, [r3, #0]
          break;
  40258c:	e7dc      	b.n	402548 <SystemCoreClockUpdate+0x90>
            SystemCoreClock *= 2U;
  40258e:	4a0b      	ldr	r2, [pc, #44]	; (4025bc <SystemCoreClockUpdate+0x104>)
  402590:	4b06      	ldr	r3, [pc, #24]	; (4025ac <SystemCoreClockUpdate+0xf4>)
  402592:	601a      	str	r2, [r3, #0]
          break;
  402594:	e7d8      	b.n	402548 <SystemCoreClockUpdate+0x90>
    SystemCoreClock /= 3U;
  402596:	4a05      	ldr	r2, [pc, #20]	; (4025ac <SystemCoreClockUpdate+0xf4>)
  402598:	6813      	ldr	r3, [r2, #0]
  40259a:	4909      	ldr	r1, [pc, #36]	; (4025c0 <SystemCoreClockUpdate+0x108>)
  40259c:	fba1 1303 	umull	r1, r3, r1, r3
  4025a0:	085b      	lsrs	r3, r3, #1
  4025a2:	6013      	str	r3, [r2, #0]
  4025a4:	4770      	bx	lr
  4025a6:	bf00      	nop
  4025a8:	400e0600 	.word	0x400e0600
  4025ac:	20400008 	.word	0x20400008
  4025b0:	400e1810 	.word	0x400e1810
  4025b4:	00b71b00 	.word	0x00b71b00
  4025b8:	003d0900 	.word	0x003d0900
  4025bc:	007a1200 	.word	0x007a1200
  4025c0:	aaaaaaab 	.word	0xaaaaaaab

004025c4 <system_init_flash>:
 * Initialize flash.
 */
void system_init_flash( uint32_t ul_clk )
{
  /* Set FWS for embedded Flash access according to operating frequency */
  if ( ul_clk < CHIP_FREQ_FWS_0 )
  4025c4:	4b16      	ldr	r3, [pc, #88]	; (402620 <system_init_flash+0x5c>)
  4025c6:	4298      	cmp	r0, r3
  4025c8:	d913      	bls.n	4025f2 <system_init_flash+0x2e>
  {
    EFC->EEFC_FMR = EEFC_FMR_FWS(0)|EEFC_FMR_CLOE;
  }
  else
  {
    if (ul_clk < CHIP_FREQ_FWS_1)
  4025ca:	4b16      	ldr	r3, [pc, #88]	; (402624 <system_init_flash+0x60>)
  4025cc:	4298      	cmp	r0, r3
  4025ce:	d915      	bls.n	4025fc <system_init_flash+0x38>
    {
      EFC->EEFC_FMR = EEFC_FMR_FWS(1)|EEFC_FMR_CLOE;
    }
    else
    {
      if (ul_clk < CHIP_FREQ_FWS_2)
  4025d0:	4b15      	ldr	r3, [pc, #84]	; (402628 <system_init_flash+0x64>)
  4025d2:	4298      	cmp	r0, r3
  4025d4:	d916      	bls.n	402604 <system_init_flash+0x40>
      {
        EFC->EEFC_FMR = EEFC_FMR_FWS(2)|EEFC_FMR_CLOE;
      }
      else
      {
        if ( ul_clk < CHIP_FREQ_FWS_3 )
  4025d6:	4b15      	ldr	r3, [pc, #84]	; (40262c <system_init_flash+0x68>)
  4025d8:	4298      	cmp	r0, r3
  4025da:	d917      	bls.n	40260c <system_init_flash+0x48>
        {
          EFC->EEFC_FMR = EEFC_FMR_FWS(3)|EEFC_FMR_CLOE;
        }
        else
        {
          if ( ul_clk < CHIP_FREQ_FWS_4 )
  4025dc:	4b14      	ldr	r3, [pc, #80]	; (402630 <system_init_flash+0x6c>)
  4025de:	4298      	cmp	r0, r3
  4025e0:	d918      	bls.n	402614 <system_init_flash+0x50>
          {
            EFC->EEFC_FMR = EEFC_FMR_FWS(4)|EEFC_FMR_CLOE;
          }
          else
          {
            if ( ul_clk < CHIP_FREQ_FWS_5 )
  4025e2:	4b14      	ldr	r3, [pc, #80]	; (402634 <system_init_flash+0x70>)
  4025e4:	4298      	cmp	r0, r3
            {
              EFC->EEFC_FMR = EEFC_FMR_FWS(5)|EEFC_FMR_CLOE;
  4025e6:	bf94      	ite	ls
  4025e8:	4a13      	ldrls	r2, [pc, #76]	; (402638 <system_init_flash+0x74>)
            }
            else
            {
              EFC->EEFC_FMR = EEFC_FMR_FWS(6)|EEFC_FMR_CLOE;
  4025ea:	4a14      	ldrhi	r2, [pc, #80]	; (40263c <system_init_flash+0x78>)
  4025ec:	4b14      	ldr	r3, [pc, #80]	; (402640 <system_init_flash+0x7c>)
  4025ee:	601a      	str	r2, [r3, #0]
  4025f0:	4770      	bx	lr
    EFC->EEFC_FMR = EEFC_FMR_FWS(0)|EEFC_FMR_CLOE;
  4025f2:	f04f 6280 	mov.w	r2, #67108864	; 0x4000000
  4025f6:	4b12      	ldr	r3, [pc, #72]	; (402640 <system_init_flash+0x7c>)
  4025f8:	601a      	str	r2, [r3, #0]
  4025fa:	4770      	bx	lr
      EFC->EEFC_FMR = EEFC_FMR_FWS(1)|EEFC_FMR_CLOE;
  4025fc:	4a11      	ldr	r2, [pc, #68]	; (402644 <system_init_flash+0x80>)
  4025fe:	4b10      	ldr	r3, [pc, #64]	; (402640 <system_init_flash+0x7c>)
  402600:	601a      	str	r2, [r3, #0]
  402602:	4770      	bx	lr
        EFC->EEFC_FMR = EEFC_FMR_FWS(2)|EEFC_FMR_CLOE;
  402604:	4a10      	ldr	r2, [pc, #64]	; (402648 <system_init_flash+0x84>)
  402606:	4b0e      	ldr	r3, [pc, #56]	; (402640 <system_init_flash+0x7c>)
  402608:	601a      	str	r2, [r3, #0]
  40260a:	4770      	bx	lr
          EFC->EEFC_FMR = EEFC_FMR_FWS(3)|EEFC_FMR_CLOE;
  40260c:	4a0f      	ldr	r2, [pc, #60]	; (40264c <system_init_flash+0x88>)
  40260e:	4b0c      	ldr	r3, [pc, #48]	; (402640 <system_init_flash+0x7c>)
  402610:	601a      	str	r2, [r3, #0]
  402612:	4770      	bx	lr
            EFC->EEFC_FMR = EEFC_FMR_FWS(4)|EEFC_FMR_CLOE;
  402614:	f04f 2204 	mov.w	r2, #67109888	; 0x4000400
  402618:	4b09      	ldr	r3, [pc, #36]	; (402640 <system_init_flash+0x7c>)
  40261a:	601a      	str	r2, [r3, #0]
  40261c:	4770      	bx	lr
  40261e:	bf00      	nop
  402620:	015ef3bf 	.word	0x015ef3bf
  402624:	02bde77f 	.word	0x02bde77f
  402628:	041cdb3f 	.word	0x041cdb3f
  40262c:	057bceff 	.word	0x057bceff
  402630:	06dac2bf 	.word	0x06dac2bf
  402634:	0839b67f 	.word	0x0839b67f
  402638:	04000500 	.word	0x04000500
  40263c:	04000600 	.word	0x04000600
  402640:	400e0c00 	.word	0x400e0c00
  402644:	04000100 	.word	0x04000100
  402648:	04000200 	.word	0x04000200
  40264c:	04000300 	.word	0x04000300

00402650 <_sbrk>:
{
	static unsigned char *heap = NULL;
	unsigned char *prev_heap;
	int ramend = (int)&__ram_end__;

	if (heap == NULL) {
  402650:	4b0a      	ldr	r3, [pc, #40]	; (40267c <_sbrk+0x2c>)
  402652:	681b      	ldr	r3, [r3, #0]
  402654:	b153      	cbz	r3, 40266c <_sbrk+0x1c>
		heap = (unsigned char *)&_end;
	}
	prev_heap = heap;
  402656:	4b09      	ldr	r3, [pc, #36]	; (40267c <_sbrk+0x2c>)
  402658:	681b      	ldr	r3, [r3, #0]

	if (((int)prev_heap + incr) > ramend) {
  40265a:	181a      	adds	r2, r3, r0
  40265c:	4908      	ldr	r1, [pc, #32]	; (402680 <_sbrk+0x30>)
  40265e:	4291      	cmp	r1, r2
  402660:	db08      	blt.n	402674 <_sbrk+0x24>
		return (caddr_t) -1;	
	}

	heap += incr;
  402662:	4610      	mov	r0, r2
  402664:	4a05      	ldr	r2, [pc, #20]	; (40267c <_sbrk+0x2c>)
  402666:	6010      	str	r0, [r2, #0]

	return (caddr_t) prev_heap;
  402668:	4618      	mov	r0, r3
  40266a:	4770      	bx	lr
		heap = (unsigned char *)&_end;
  40266c:	4a05      	ldr	r2, [pc, #20]	; (402684 <_sbrk+0x34>)
  40266e:	4b03      	ldr	r3, [pc, #12]	; (40267c <_sbrk+0x2c>)
  402670:	601a      	str	r2, [r3, #0]
  402672:	e7f0      	b.n	402656 <_sbrk+0x6>
		return (caddr_t) -1;	
  402674:	f04f 30ff 	mov.w	r0, #4294967295
}
  402678:	4770      	bx	lr
  40267a:	bf00      	nop
  40267c:	2040c38c 	.word	0x2040c38c
  402680:	2045fffc 	.word	0x2045fffc
  402684:	2040e680 	.word	0x2040e680

00402688 <_close>:
}

extern int _close(int file)
{
	return -1;
}
  402688:	f04f 30ff 	mov.w	r0, #4294967295
  40268c:	4770      	bx	lr

0040268e <_fstat>:

extern int _fstat(int file, struct stat *st)
{
	st->st_mode = S_IFCHR;
  40268e:	f44f 5300 	mov.w	r3, #8192	; 0x2000
  402692:	604b      	str	r3, [r1, #4]

	return 0;
}
  402694:	2000      	movs	r0, #0
  402696:	4770      	bx	lr

00402698 <_isatty>:

extern int _isatty(int file)
{
	return 1;
}
  402698:	2001      	movs	r0, #1
  40269a:	4770      	bx	lr

0040269c <_lseek>:

extern int _lseek(int file, int ptr, int dir)
{
	return 0;
}
  40269c:	2000      	movs	r0, #0
  40269e:	4770      	bx	lr

004026a0 <task_UART>:
			vTaskDelay(1000/portTICK_PERIOD_MS);
		}
	}
}

void task_UART(void) {
  4026a0:	b580      	push	{r7, lr}
  4026a2:	b084      	sub	sp, #16
	int temp = 0;
  4026a4:	2300      	movs	r3, #0
  4026a6:	9303      	str	r3, [sp, #12]
	int press = 0;
  4026a8:	9302      	str	r3, [sp, #8]
	int humid = 0;
  4026aa:	9301      	str	r3, [sp, #4]
	
	while(1) {
		
		if (xSemaphoreTake(xSemaphore_erroTemp, (TickType_t) 10 / portTICK_PERIOD_MS)) {
  4026ac:	4e24      	ldr	r6, [pc, #144]	; (402740 <task_UART+0xa0>)
			printf("Erro na leitura de temperatura");
  4026ae:	4f25      	ldr	r7, [pc, #148]	; (402744 <task_UART+0xa4>)
  4026b0:	e043      	b.n	40273a <task_UART+0x9a>
  4026b2:	4825      	ldr	r0, [pc, #148]	; (402748 <task_UART+0xa8>)
  4026b4:	47b8      	blx	r7
  4026b6:	e019      	b.n	4026ec <task_UART+0x4c>
		}
		if (xSemaphoreTake(xSemaphore_erroPress, (TickType_t) 10 / portTICK_PERIOD_MS)) {
			printf("Erro na leitura de pressao");
  4026b8:	4824      	ldr	r0, [pc, #144]	; (40274c <task_UART+0xac>)
  4026ba:	47b8      	blx	r7
  4026bc:	e01e      	b.n	4026fc <task_UART+0x5c>
		}
		if (xSemaphoreTake(xSemaphore_erroHumid, (TickType_t) 10 / portTICK_PERIOD_MS)) {
			printf("Erro na leitura de humidade");
  4026be:	4824      	ldr	r0, [pc, #144]	; (402750 <task_UART+0xb0>)
  4026c0:	47b8      	blx	r7
  4026c2:	e023      	b.n	40270c <task_UART+0x6c>
		}
		
		if (xQueueReceive(xQueueTemp, &(temp), (TickType_t) 10 / portTICK_PERIOD_MS)) {
			printf("Temperatura: %d C\n", temp);
  4026c4:	9903      	ldr	r1, [sp, #12]
  4026c6:	4823      	ldr	r0, [pc, #140]	; (402754 <task_UART+0xb4>)
  4026c8:	47b8      	blx	r7
  4026ca:	e027      	b.n	40271c <task_UART+0x7c>
		
		if (xQueueReceive(xQueuePress, &(press), (TickType_t) 10 / portTICK_PERIOD_MS)) {
			printf("Presso: %d Pa\n", press);
		}
		
		if (xQueueReceive(xQueueHumid, &(humid), (TickType_t) 10 / portTICK_PERIOD_MS)) {
  4026cc:	462b      	mov	r3, r5
  4026ce:	4622      	mov	r2, r4
  4026d0:	a901      	add	r1, sp, #4
  4026d2:	4821      	ldr	r0, [pc, #132]	; (402758 <task_UART+0xb8>)
  4026d4:	6800      	ldr	r0, [r0, #0]
  4026d6:	47b0      	blx	r6
  4026d8:	2800      	cmp	r0, #0
  4026da:	d12b      	bne.n	402734 <task_UART+0x94>
		if (xSemaphoreTake(xSemaphore_erroTemp, (TickType_t) 10 / portTICK_PERIOD_MS)) {
  4026dc:	462b      	mov	r3, r5
  4026de:	4622      	mov	r2, r4
  4026e0:	4629      	mov	r1, r5
  4026e2:	481e      	ldr	r0, [pc, #120]	; (40275c <task_UART+0xbc>)
  4026e4:	6800      	ldr	r0, [r0, #0]
  4026e6:	47b0      	blx	r6
  4026e8:	2800      	cmp	r0, #0
  4026ea:	d1e2      	bne.n	4026b2 <task_UART+0x12>
		if (xSemaphoreTake(xSemaphore_erroPress, (TickType_t) 10 / portTICK_PERIOD_MS)) {
  4026ec:	462b      	mov	r3, r5
  4026ee:	4622      	mov	r2, r4
  4026f0:	4629      	mov	r1, r5
  4026f2:	481b      	ldr	r0, [pc, #108]	; (402760 <task_UART+0xc0>)
  4026f4:	6800      	ldr	r0, [r0, #0]
  4026f6:	47b0      	blx	r6
  4026f8:	2800      	cmp	r0, #0
  4026fa:	d1dd      	bne.n	4026b8 <task_UART+0x18>
		if (xSemaphoreTake(xSemaphore_erroHumid, (TickType_t) 10 / portTICK_PERIOD_MS)) {
  4026fc:	462b      	mov	r3, r5
  4026fe:	4622      	mov	r2, r4
  402700:	4629      	mov	r1, r5
  402702:	4818      	ldr	r0, [pc, #96]	; (402764 <task_UART+0xc4>)
  402704:	6800      	ldr	r0, [r0, #0]
  402706:	47b0      	blx	r6
  402708:	2800      	cmp	r0, #0
  40270a:	d1d8      	bne.n	4026be <task_UART+0x1e>
		if (xQueueReceive(xQueueTemp, &(temp), (TickType_t) 10 / portTICK_PERIOD_MS)) {
  40270c:	462b      	mov	r3, r5
  40270e:	4622      	mov	r2, r4
  402710:	a903      	add	r1, sp, #12
  402712:	4815      	ldr	r0, [pc, #84]	; (402768 <task_UART+0xc8>)
  402714:	6800      	ldr	r0, [r0, #0]
  402716:	47b0      	blx	r6
  402718:	2800      	cmp	r0, #0
  40271a:	d1d3      	bne.n	4026c4 <task_UART+0x24>
		if (xQueueReceive(xQueuePress, &(press), (TickType_t) 10 / portTICK_PERIOD_MS)) {
  40271c:	462b      	mov	r3, r5
  40271e:	4622      	mov	r2, r4
  402720:	a902      	add	r1, sp, #8
  402722:	4812      	ldr	r0, [pc, #72]	; (40276c <task_UART+0xcc>)
  402724:	6800      	ldr	r0, [r0, #0]
  402726:	47b0      	blx	r6
  402728:	2800      	cmp	r0, #0
  40272a:	d0cf      	beq.n	4026cc <task_UART+0x2c>
			printf("Presso: %d Pa\n", press);
  40272c:	9902      	ldr	r1, [sp, #8]
  40272e:	4810      	ldr	r0, [pc, #64]	; (402770 <task_UART+0xd0>)
  402730:	47b8      	blx	r7
  402732:	e7cb      	b.n	4026cc <task_UART+0x2c>
			printf("Humidade: %d \n", humid);
  402734:	9901      	ldr	r1, [sp, #4]
  402736:	480f      	ldr	r0, [pc, #60]	; (402774 <task_UART+0xd4>)
  402738:	47b8      	blx	r7
		if (xSemaphoreTake(xSemaphore_erroTemp, (TickType_t) 10 / portTICK_PERIOD_MS)) {
  40273a:	2500      	movs	r5, #0
  40273c:	240a      	movs	r4, #10
  40273e:	e7cd      	b.n	4026dc <task_UART+0x3c>
  402740:	00400919 	.word	0x00400919
  402744:	00403791 	.word	0x00403791
  402748:	004065d4 	.word	0x004065d4
  40274c:	004065f4 	.word	0x004065f4
  402750:	00406610 	.word	0x00406610
  402754:	0040662c 	.word	0x0040662c
  402758:	2040c438 	.word	0x2040c438
  40275c:	2040c434 	.word	0x2040c434
  402760:	2040c418 	.word	0x2040c418
  402764:	2040c448 	.word	0x2040c448
  402768:	2040c44c 	.word	0x2040c44c
  40276c:	2040c440 	.word	0x2040c440
  402770:	00406640 	.word	0x00406640
  402774:	00406650 	.word	0x00406650

00402778 <usart_serial_getchar>:
 * \param p_usart   Base address of the USART instance.
 * \param data   Data to read
 *
 */
static inline void usart_serial_getchar(usart_if p_usart, uint8_t *data)
{
  402778:	b5f0      	push	{r4, r5, r6, r7, lr}
  40277a:	b083      	sub	sp, #12
  40277c:	4605      	mov	r5, r0
  40277e:	460c      	mov	r4, r1
	uint32_t val = 0;
  402780:	2300      	movs	r3, #0
  402782:	9301      	str	r3, [sp, #4]
	if (UART == (Uart*)p_usart) {
		while (uart_read((Uart*)p_usart, data));
	}
#else
# ifdef UART0
	if (UART0 == (Uart*)p_usart) {
  402784:	4b2a      	ldr	r3, [pc, #168]	; (402830 <usart_serial_getchar+0xb8>)
  402786:	4298      	cmp	r0, r3
  402788:	d013      	beq.n	4027b2 <usart_serial_getchar+0x3a>
		while (uart_read((Uart*)p_usart, data));
	}
# endif
# ifdef UART1
	if (UART1 == (Uart*)p_usart) {
  40278a:	4b2a      	ldr	r3, [pc, #168]	; (402834 <usart_serial_getchar+0xbc>)
  40278c:	4298      	cmp	r0, r3
  40278e:	d018      	beq.n	4027c2 <usart_serial_getchar+0x4a>
		while (uart_read((Uart*)p_usart, data));
	}
# endif
# ifdef UART2
	if (UART2 == (Uart*)p_usart) {
  402790:	4b29      	ldr	r3, [pc, #164]	; (402838 <usart_serial_getchar+0xc0>)
  402792:	4298      	cmp	r0, r3
  402794:	d01d      	beq.n	4027d2 <usart_serial_getchar+0x5a>
		while (uart_read((Uart*)p_usart, data));
	}
# endif
# ifdef UART3
	if (UART3 == (Uart*)p_usart) {
  402796:	4b29      	ldr	r3, [pc, #164]	; (40283c <usart_serial_getchar+0xc4>)
  402798:	429d      	cmp	r5, r3
  40279a:	d022      	beq.n	4027e2 <usart_serial_getchar+0x6a>
		while (usart_read(p_usart, &val));
		*data = (uint8_t)(val & 0xFF);
	}
#else
# ifdef USART0
	if (USART0 == p_usart) {
  40279c:	4b28      	ldr	r3, [pc, #160]	; (402840 <usart_serial_getchar+0xc8>)
  40279e:	429d      	cmp	r5, r3
  4027a0:	d027      	beq.n	4027f2 <usart_serial_getchar+0x7a>
		while (usart_read(p_usart, &val));
		*data = (uint8_t)(val & 0xFF);
	}
# endif
# ifdef USART1
	if (USART1 == p_usart) {
  4027a2:	4b28      	ldr	r3, [pc, #160]	; (402844 <usart_serial_getchar+0xcc>)
  4027a4:	429d      	cmp	r5, r3
  4027a6:	d02e      	beq.n	402806 <usart_serial_getchar+0x8e>
		while (usart_read(p_usart, &val));
		*data = (uint8_t)(val & 0xFF);
	}
# endif
# ifdef USART2
	if (USART2 == p_usart) {
  4027a8:	4b27      	ldr	r3, [pc, #156]	; (402848 <usart_serial_getchar+0xd0>)
  4027aa:	429d      	cmp	r5, r3
  4027ac:	d035      	beq.n	40281a <usart_serial_getchar+0xa2>
		*data = (uint8_t)(val & 0xFF);
	}
# endif
#endif /* ifdef USART */

}
  4027ae:	b003      	add	sp, #12
  4027b0:	bdf0      	pop	{r4, r5, r6, r7, pc}
		while (uart_read((Uart*)p_usart, data));
  4027b2:	461f      	mov	r7, r3
  4027b4:	4e25      	ldr	r6, [pc, #148]	; (40284c <usart_serial_getchar+0xd4>)
  4027b6:	4621      	mov	r1, r4
  4027b8:	4638      	mov	r0, r7
  4027ba:	47b0      	blx	r6
  4027bc:	2800      	cmp	r0, #0
  4027be:	d1fa      	bne.n	4027b6 <usart_serial_getchar+0x3e>
  4027c0:	e7e9      	b.n	402796 <usart_serial_getchar+0x1e>
		while (uart_read((Uart*)p_usart, data));
  4027c2:	461f      	mov	r7, r3
  4027c4:	4e21      	ldr	r6, [pc, #132]	; (40284c <usart_serial_getchar+0xd4>)
  4027c6:	4621      	mov	r1, r4
  4027c8:	4638      	mov	r0, r7
  4027ca:	47b0      	blx	r6
  4027cc:	2800      	cmp	r0, #0
  4027ce:	d1fa      	bne.n	4027c6 <usart_serial_getchar+0x4e>
  4027d0:	e7e4      	b.n	40279c <usart_serial_getchar+0x24>
		while (uart_read((Uart*)p_usart, data));
  4027d2:	461f      	mov	r7, r3
  4027d4:	4e1d      	ldr	r6, [pc, #116]	; (40284c <usart_serial_getchar+0xd4>)
  4027d6:	4621      	mov	r1, r4
  4027d8:	4638      	mov	r0, r7
  4027da:	47b0      	blx	r6
  4027dc:	2800      	cmp	r0, #0
  4027de:	d1fa      	bne.n	4027d6 <usart_serial_getchar+0x5e>
  4027e0:	e7df      	b.n	4027a2 <usart_serial_getchar+0x2a>
		while (uart_read((Uart*)p_usart, data));
  4027e2:	461f      	mov	r7, r3
  4027e4:	4e19      	ldr	r6, [pc, #100]	; (40284c <usart_serial_getchar+0xd4>)
  4027e6:	4621      	mov	r1, r4
  4027e8:	4638      	mov	r0, r7
  4027ea:	47b0      	blx	r6
  4027ec:	2800      	cmp	r0, #0
  4027ee:	d1fa      	bne.n	4027e6 <usart_serial_getchar+0x6e>
  4027f0:	e7da      	b.n	4027a8 <usart_serial_getchar+0x30>
		while (usart_read(p_usart, &val));
  4027f2:	461e      	mov	r6, r3
  4027f4:	4d16      	ldr	r5, [pc, #88]	; (402850 <usart_serial_getchar+0xd8>)
  4027f6:	a901      	add	r1, sp, #4
  4027f8:	4630      	mov	r0, r6
  4027fa:	47a8      	blx	r5
  4027fc:	2800      	cmp	r0, #0
  4027fe:	d1fa      	bne.n	4027f6 <usart_serial_getchar+0x7e>
		*data = (uint8_t)(val & 0xFF);
  402800:	9b01      	ldr	r3, [sp, #4]
  402802:	7023      	strb	r3, [r4, #0]
  402804:	e7d3      	b.n	4027ae <usart_serial_getchar+0x36>
		while (usart_read(p_usart, &val));
  402806:	461e      	mov	r6, r3
  402808:	4d11      	ldr	r5, [pc, #68]	; (402850 <usart_serial_getchar+0xd8>)
  40280a:	a901      	add	r1, sp, #4
  40280c:	4630      	mov	r0, r6
  40280e:	47a8      	blx	r5
  402810:	2800      	cmp	r0, #0
  402812:	d1fa      	bne.n	40280a <usart_serial_getchar+0x92>
		*data = (uint8_t)(val & 0xFF);
  402814:	9b01      	ldr	r3, [sp, #4]
  402816:	7023      	strb	r3, [r4, #0]
  402818:	e7c9      	b.n	4027ae <usart_serial_getchar+0x36>
		while (usart_read(p_usart, &val));
  40281a:	461e      	mov	r6, r3
  40281c:	4d0c      	ldr	r5, [pc, #48]	; (402850 <usart_serial_getchar+0xd8>)
  40281e:	a901      	add	r1, sp, #4
  402820:	4630      	mov	r0, r6
  402822:	47a8      	blx	r5
  402824:	2800      	cmp	r0, #0
  402826:	d1fa      	bne.n	40281e <usart_serial_getchar+0xa6>
		*data = (uint8_t)(val & 0xFF);
  402828:	9b01      	ldr	r3, [sp, #4]
  40282a:	7023      	strb	r3, [r4, #0]
}
  40282c:	e7bf      	b.n	4027ae <usart_serial_getchar+0x36>
  40282e:	bf00      	nop
  402830:	400e0800 	.word	0x400e0800
  402834:	400e0a00 	.word	0x400e0a00
  402838:	400e1a00 	.word	0x400e1a00
  40283c:	400e1c00 	.word	0x400e1c00
  402840:	40024000 	.word	0x40024000
  402844:	40028000 	.word	0x40028000
  402848:	4002c000 	.word	0x4002c000
  40284c:	004022cb 	.word	0x004022cb
  402850:	004023d7 	.word	0x004023d7

00402854 <usart_serial_putchar>:
{
  402854:	b570      	push	{r4, r5, r6, lr}
  402856:	460c      	mov	r4, r1
	if (UART0 == (Uart*)p_usart) {
  402858:	4b2a      	ldr	r3, [pc, #168]	; (402904 <usart_serial_putchar+0xb0>)
  40285a:	4298      	cmp	r0, r3
  40285c:	d013      	beq.n	402886 <usart_serial_putchar+0x32>
	if (UART1 == (Uart*)p_usart) {
  40285e:	4b2a      	ldr	r3, [pc, #168]	; (402908 <usart_serial_putchar+0xb4>)
  402860:	4298      	cmp	r0, r3
  402862:	d019      	beq.n	402898 <usart_serial_putchar+0x44>
	if (UART2 == (Uart*)p_usart) {
  402864:	4b29      	ldr	r3, [pc, #164]	; (40290c <usart_serial_putchar+0xb8>)
  402866:	4298      	cmp	r0, r3
  402868:	d01f      	beq.n	4028aa <usart_serial_putchar+0x56>
	if (UART3 == (Uart*)p_usart) {
  40286a:	4b29      	ldr	r3, [pc, #164]	; (402910 <usart_serial_putchar+0xbc>)
  40286c:	4298      	cmp	r0, r3
  40286e:	d025      	beq.n	4028bc <usart_serial_putchar+0x68>
	if (USART0 == p_usart) {
  402870:	4b28      	ldr	r3, [pc, #160]	; (402914 <usart_serial_putchar+0xc0>)
  402872:	4298      	cmp	r0, r3
  402874:	d02b      	beq.n	4028ce <usart_serial_putchar+0x7a>
	if (USART1 == p_usart) {
  402876:	4b28      	ldr	r3, [pc, #160]	; (402918 <usart_serial_putchar+0xc4>)
  402878:	4298      	cmp	r0, r3
  40287a:	d031      	beq.n	4028e0 <usart_serial_putchar+0x8c>
	if (USART2 == p_usart) {
  40287c:	4b27      	ldr	r3, [pc, #156]	; (40291c <usart_serial_putchar+0xc8>)
  40287e:	4298      	cmp	r0, r3
  402880:	d037      	beq.n	4028f2 <usart_serial_putchar+0x9e>
	return 0;
  402882:	2000      	movs	r0, #0
}
  402884:	bd70      	pop	{r4, r5, r6, pc}
		while (uart_write((Uart*)p_usart, c)!=0);
  402886:	461e      	mov	r6, r3
  402888:	4d25      	ldr	r5, [pc, #148]	; (402920 <usart_serial_putchar+0xcc>)
  40288a:	4621      	mov	r1, r4
  40288c:	4630      	mov	r0, r6
  40288e:	47a8      	blx	r5
  402890:	2800      	cmp	r0, #0
  402892:	d1fa      	bne.n	40288a <usart_serial_putchar+0x36>
		return 1;
  402894:	2001      	movs	r0, #1
  402896:	bd70      	pop	{r4, r5, r6, pc}
		while (uart_write((Uart*)p_usart, c)!=0);
  402898:	461e      	mov	r6, r3
  40289a:	4d21      	ldr	r5, [pc, #132]	; (402920 <usart_serial_putchar+0xcc>)
  40289c:	4621      	mov	r1, r4
  40289e:	4630      	mov	r0, r6
  4028a0:	47a8      	blx	r5
  4028a2:	2800      	cmp	r0, #0
  4028a4:	d1fa      	bne.n	40289c <usart_serial_putchar+0x48>
		return 1;
  4028a6:	2001      	movs	r0, #1
  4028a8:	bd70      	pop	{r4, r5, r6, pc}
		while (uart_write((Uart*)p_usart, c)!=0);
  4028aa:	461e      	mov	r6, r3
  4028ac:	4d1c      	ldr	r5, [pc, #112]	; (402920 <usart_serial_putchar+0xcc>)
  4028ae:	4621      	mov	r1, r4
  4028b0:	4630      	mov	r0, r6
  4028b2:	47a8      	blx	r5
  4028b4:	2800      	cmp	r0, #0
  4028b6:	d1fa      	bne.n	4028ae <usart_serial_putchar+0x5a>
		return 1;
  4028b8:	2001      	movs	r0, #1
  4028ba:	bd70      	pop	{r4, r5, r6, pc}
		while (uart_write((Uart*)p_usart, c)!=0);
  4028bc:	461e      	mov	r6, r3
  4028be:	4d18      	ldr	r5, [pc, #96]	; (402920 <usart_serial_putchar+0xcc>)
  4028c0:	4621      	mov	r1, r4
  4028c2:	4630      	mov	r0, r6
  4028c4:	47a8      	blx	r5
  4028c6:	2800      	cmp	r0, #0
  4028c8:	d1fa      	bne.n	4028c0 <usart_serial_putchar+0x6c>
		return 1;
  4028ca:	2001      	movs	r0, #1
  4028cc:	bd70      	pop	{r4, r5, r6, pc}
		while (usart_write(p_usart, c)!=0);
  4028ce:	461e      	mov	r6, r3
  4028d0:	4d14      	ldr	r5, [pc, #80]	; (402924 <usart_serial_putchar+0xd0>)
  4028d2:	4621      	mov	r1, r4
  4028d4:	4630      	mov	r0, r6
  4028d6:	47a8      	blx	r5
  4028d8:	2800      	cmp	r0, #0
  4028da:	d1fa      	bne.n	4028d2 <usart_serial_putchar+0x7e>
		return 1;
  4028dc:	2001      	movs	r0, #1
  4028de:	bd70      	pop	{r4, r5, r6, pc}
		while (usart_write(p_usart, c)!=0);
  4028e0:	461e      	mov	r6, r3
  4028e2:	4d10      	ldr	r5, [pc, #64]	; (402924 <usart_serial_putchar+0xd0>)
  4028e4:	4621      	mov	r1, r4
  4028e6:	4630      	mov	r0, r6
  4028e8:	47a8      	blx	r5
  4028ea:	2800      	cmp	r0, #0
  4028ec:	d1fa      	bne.n	4028e4 <usart_serial_putchar+0x90>
		return 1;
  4028ee:	2001      	movs	r0, #1
  4028f0:	bd70      	pop	{r4, r5, r6, pc}
		while (usart_write(p_usart, c)!=0);
  4028f2:	461e      	mov	r6, r3
  4028f4:	4d0b      	ldr	r5, [pc, #44]	; (402924 <usart_serial_putchar+0xd0>)
  4028f6:	4621      	mov	r1, r4
  4028f8:	4630      	mov	r0, r6
  4028fa:	47a8      	blx	r5
  4028fc:	2800      	cmp	r0, #0
  4028fe:	d1fa      	bne.n	4028f6 <usart_serial_putchar+0xa2>
		return 1;
  402900:	2001      	movs	r0, #1
  402902:	bd70      	pop	{r4, r5, r6, pc}
  402904:	400e0800 	.word	0x400e0800
  402908:	400e0a00 	.word	0x400e0a00
  40290c:	400e1a00 	.word	0x400e1a00
  402910:	400e1c00 	.word	0x400e1c00
  402914:	40024000 	.word	0x40024000
  402918:	40028000 	.word	0x40028000
  40291c:	4002c000 	.word	0x4002c000
  402920:	004022b9 	.word	0x004022b9
  402924:	004023c1 	.word	0x004023c1

00402928 <pin_toggle>:
void pin_toggle(Pio *pio, uint32_t mask){
  402928:	b538      	push	{r3, r4, r5, lr}
  40292a:	4604      	mov	r4, r0
  40292c:	460d      	mov	r5, r1
	if(pio_get_output_data_status(pio, mask))
  40292e:	4b06      	ldr	r3, [pc, #24]	; (402948 <pin_toggle+0x20>)
  402930:	4798      	blx	r3
  402932:	b920      	cbnz	r0, 40293e <pin_toggle+0x16>
	pio_set(pio,mask);
  402934:	4629      	mov	r1, r5
  402936:	4620      	mov	r0, r4
  402938:	4b04      	ldr	r3, [pc, #16]	; (40294c <pin_toggle+0x24>)
  40293a:	4798      	blx	r3
  40293c:	bd38      	pop	{r3, r4, r5, pc}
	pio_clear(pio, mask);
  40293e:	4629      	mov	r1, r5
  402940:	4620      	mov	r0, r4
  402942:	4b03      	ldr	r3, [pc, #12]	; (402950 <pin_toggle+0x28>)
  402944:	4798      	blx	r3
  402946:	bd38      	pop	{r3, r4, r5, pc}
  402948:	00402009 	.word	0x00402009
  40294c:	00401f11 	.word	0x00401f11
  402950:	00401f15 	.word	0x00401f15

00402954 <Button1_Handler>:
{
  402954:	b510      	push	{r4, lr}
	pin_toggle(PIOD, (1<<28));
  402956:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
  40295a:	4804      	ldr	r0, [pc, #16]	; (40296c <Button1_Handler+0x18>)
  40295c:	4c04      	ldr	r4, [pc, #16]	; (402970 <Button1_Handler+0x1c>)
  40295e:	47a0      	blx	r4
	pin_toggle(LED_PIO, LED_PIN_MASK);
  402960:	f44f 7180 	mov.w	r1, #256	; 0x100
  402964:	4803      	ldr	r0, [pc, #12]	; (402974 <Button1_Handler+0x20>)
  402966:	47a0      	blx	r4
  402968:	bd10      	pop	{r4, pc}
  40296a:	bf00      	nop
  40296c:	400e1400 	.word	0x400e1400
  402970:	00402929 	.word	0x00402929
  402974:	400e1200 	.word	0x400e1200

00402978 <BUT_init>:
void BUT_init(void){
  402978:	b510      	push	{r4, lr}
  40297a:	b082      	sub	sp, #8
	pmc_enable_periph_clk(BUT_PIO_ID);
  40297c:	200a      	movs	r0, #10
  40297e:	4b10      	ldr	r3, [pc, #64]	; (4029c0 <BUT_init+0x48>)
  402980:	4798      	blx	r3
	pio_set_input(BUT_PIO, BUT_PIN_MASK, PIO_PULLUP | PIO_DEBOUNCE);
  402982:	4c10      	ldr	r4, [pc, #64]	; (4029c4 <BUT_init+0x4c>)
  402984:	2209      	movs	r2, #9
  402986:	f44f 6100 	mov.w	r1, #2048	; 0x800
  40298a:	4620      	mov	r0, r4
  40298c:	4b0e      	ldr	r3, [pc, #56]	; (4029c8 <BUT_init+0x50>)
  40298e:	4798      	blx	r3
	pio_enable_interrupt(BUT_PIO, BUT_PIN_MASK);
  402990:	f44f 6100 	mov.w	r1, #2048	; 0x800
  402994:	4620      	mov	r0, r4
  402996:	4b0d      	ldr	r3, [pc, #52]	; (4029cc <BUT_init+0x54>)
  402998:	4798      	blx	r3
	pio_handler_set(BUT_PIO, BUT_PIO_ID, BUT_PIN_MASK, PIO_IT_FALL_EDGE, Button1_Handler);
  40299a:	4b0d      	ldr	r3, [pc, #52]	; (4029d0 <BUT_init+0x58>)
  40299c:	9300      	str	r3, [sp, #0]
  40299e:	2350      	movs	r3, #80	; 0x50
  4029a0:	f44f 6200 	mov.w	r2, #2048	; 0x800
  4029a4:	210a      	movs	r1, #10
  4029a6:	4620      	mov	r0, r4
  4029a8:	4c0a      	ldr	r4, [pc, #40]	; (4029d4 <BUT_init+0x5c>)
  4029aa:	47a0      	blx	r4
  NVIC->ISER[(uint32_t)((int32_t)IRQn) >> 5] = (uint32_t)(1 << ((uint32_t)((int32_t)IRQn) & (uint32_t)0x1F)); /* enable interrupt */
  4029ac:	4b0a      	ldr	r3, [pc, #40]	; (4029d8 <BUT_init+0x60>)
  4029ae:	f44f 6280 	mov.w	r2, #1024	; 0x400
  4029b2:	601a      	str	r2, [r3, #0]
    NVIC->IP[(uint32_t)(IRQn)]            = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set Priority for device specific Interrupts  */
  4029b4:	2220      	movs	r2, #32
  4029b6:	f883 230a 	strb.w	r2, [r3, #778]	; 0x30a
};
  4029ba:	b002      	add	sp, #8
  4029bc:	bd10      	pop	{r4, pc}
  4029be:	bf00      	nop
  4029c0:	00402299 	.word	0x00402299
  4029c4:	400e0e00 	.word	0x400e0e00
  4029c8:	00401fab 	.word	0x00401fab
  4029cc:	00402047 	.word	0x00402047
  4029d0:	00402955 	.word	0x00402955
  4029d4:	004020a5 	.word	0x004020a5
  4029d8:	e000e100 	.word	0xe000e100

004029dc <LED_init>:
void LED_init(int estado){
  4029dc:	b510      	push	{r4, lr}
  4029de:	b082      	sub	sp, #8
  4029e0:	4604      	mov	r4, r0
	pmc_enable_periph_clk(LED_PIO_ID);
  4029e2:	200c      	movs	r0, #12
  4029e4:	4b05      	ldr	r3, [pc, #20]	; (4029fc <LED_init+0x20>)
  4029e6:	4798      	blx	r3
	pio_set_output(LED_PIO, LED_PIN_MASK, estado, 0, 0 );
  4029e8:	2300      	movs	r3, #0
  4029ea:	9300      	str	r3, [sp, #0]
  4029ec:	4622      	mov	r2, r4
  4029ee:	f44f 7180 	mov.w	r1, #256	; 0x100
  4029f2:	4803      	ldr	r0, [pc, #12]	; (402a00 <LED_init+0x24>)
  4029f4:	4c03      	ldr	r4, [pc, #12]	; (402a04 <LED_init+0x28>)
  4029f6:	47a0      	blx	r4
};
  4029f8:	b002      	add	sp, #8
  4029fa:	bd10      	pop	{r4, pc}
  4029fc:	00402299 	.word	0x00402299
  402a00:	400e1200 	.word	0x400e1200
  402a04:	00401fe1 	.word	0x00401fe1

00402a08 <bme280_i2c_bus_init>:
{
  402a08:	b500      	push	{lr}
  402a0a:	b085      	sub	sp, #20
	pmc_enable_periph_clk(TWIHS_MCU6050_ID);
  402a0c:	2013      	movs	r0, #19
  402a0e:	4b07      	ldr	r3, [pc, #28]	; (402a2c <bme280_i2c_bus_init+0x24>)
  402a10:	4798      	blx	r3
	bno055_option.master_clk = sysclk_get_cpu_hz();
  402a12:	4b07      	ldr	r3, [pc, #28]	; (402a30 <bme280_i2c_bus_init+0x28>)
  402a14:	9301      	str	r3, [sp, #4]
	bno055_option.speed      = 10000;
  402a16:	f242 7310 	movw	r3, #10000	; 0x2710
  402a1a:	9302      	str	r3, [sp, #8]
	twihs_master_init(TWIHS_MCU6050, &bno055_option);
  402a1c:	a901      	add	r1, sp, #4
  402a1e:	4805      	ldr	r0, [pc, #20]	; (402a34 <bme280_i2c_bus_init+0x2c>)
  402a20:	4b05      	ldr	r3, [pc, #20]	; (402a38 <bme280_i2c_bus_init+0x30>)
  402a22:	4798      	blx	r3
}
  402a24:	b005      	add	sp, #20
  402a26:	f85d fb04 	ldr.w	pc, [sp], #4
  402a2a:	bf00      	nop
  402a2c:	00402299 	.word	0x00402299
  402a30:	11e1a300 	.word	0x11e1a300
  402a34:	40018000 	.word	0x40018000
  402a38:	004019d9 	.word	0x004019d9

00402a3c <bme280_i2c_read_reg>:
uint8_t bme280_i2c_read_reg(uint CHIP_ADDRESS, uint reg_address, char *value){
  402a3c:	b510      	push	{r4, lr}
  402a3e:	b086      	sub	sp, #24
  402a40:	4614      	mov	r4, r2
	p_packet.chip         = CHIP_ADDRESS;//BME280_ADDRESS;
  402a42:	f88d 0014 	strb.w	r0, [sp, #20]
	p_packet.addr_length  = 0;
  402a46:	2300      	movs	r3, #0
  402a48:	9302      	str	r3, [sp, #8]
	char data = reg_address; //BME280_CHIP_ID_REG;
  402a4a:	ab06      	add	r3, sp, #24
  402a4c:	f803 1d15 	strb.w	r1, [r3, #-21]!
	p_packet.buffer       = &data;
  402a50:	9303      	str	r3, [sp, #12]
	p_packet.length       = 1;
  402a52:	2301      	movs	r3, #1
  402a54:	9304      	str	r3, [sp, #16]
	if(twihs_master_write(TWIHS_MCU6050, &p_packet) != TWIHS_SUCCESS)
  402a56:	a901      	add	r1, sp, #4
  402a58:	4809      	ldr	r0, [pc, #36]	; (402a80 <bme280_i2c_read_reg+0x44>)
  402a5a:	4b0a      	ldr	r3, [pc, #40]	; (402a84 <bme280_i2c_read_reg+0x48>)
  402a5c:	4798      	blx	r3
  402a5e:	b110      	cbz	r0, 402a66 <bme280_i2c_read_reg+0x2a>
	return 1;
  402a60:	2001      	movs	r0, #1
}
  402a62:	b006      	add	sp, #24
  402a64:	bd10      	pop	{r4, pc}
	p_packet.addr_length  = 0;
  402a66:	2300      	movs	r3, #0
  402a68:	9302      	str	r3, [sp, #8]
	p_packet.length       = 1;
  402a6a:	2301      	movs	r3, #1
  402a6c:	9304      	str	r3, [sp, #16]
	p_packet.buffer       = value;
  402a6e:	9403      	str	r4, [sp, #12]
	if(twihs_master_read(TWIHS_MCU6050, &p_packet) != TWIHS_SUCCESS)
  402a70:	a901      	add	r1, sp, #4
  402a72:	4803      	ldr	r0, [pc, #12]	; (402a80 <bme280_i2c_read_reg+0x44>)
  402a74:	4b04      	ldr	r3, [pc, #16]	; (402a88 <bme280_i2c_read_reg+0x4c>)
  402a76:	4798      	blx	r3
	return 1;
  402a78:	3000      	adds	r0, #0
  402a7a:	bf18      	it	ne
  402a7c:	2001      	movne	r0, #1
  402a7e:	e7f0      	b.n	402a62 <bme280_i2c_read_reg+0x26>
  402a80:	40018000 	.word	0x40018000
  402a84:	00401aa5 	.word	0x00401aa5
  402a88:	00401a0d 	.word	0x00401a0d

00402a8c <bme280_i2c_config_temp>:
int8_t bme280_i2c_config_temp(void){
  402a8c:	b500      	push	{lr}
  402a8e:	b087      	sub	sp, #28
	p_packet.chip         = BME280_ADDRESS;//BME280_ADDRESS;
  402a90:	2377      	movs	r3, #119	; 0x77
  402a92:	f88d 3014 	strb.w	r3, [sp, #20]
	p_packet.addr[0]      = BME280_CTRL_MEAS_REG;
  402a96:	23f4      	movs	r3, #244	; 0xf4
  402a98:	f88d 3004 	strb.w	r3, [sp, #4]
	p_packet.addr_length  = 1;
  402a9c:	2201      	movs	r2, #1
  402a9e:	9202      	str	r2, [sp, #8]
	char data = 0b00100111; //BME280_CHIP_ID_REG;
  402aa0:	ab06      	add	r3, sp, #24
  402aa2:	2127      	movs	r1, #39	; 0x27
  402aa4:	f803 1d15 	strb.w	r1, [r3, #-21]!
	p_packet.buffer       = &data;
  402aa8:	9303      	str	r3, [sp, #12]
	p_packet.length       = 1;
  402aaa:	9204      	str	r2, [sp, #16]
	if(twihs_master_write(TWIHS_MCU6050, &p_packet) != TWIHS_SUCCESS)
  402aac:	a901      	add	r1, sp, #4
  402aae:	4804      	ldr	r0, [pc, #16]	; (402ac0 <bme280_i2c_config_temp+0x34>)
  402ab0:	4b04      	ldr	r3, [pc, #16]	; (402ac4 <bme280_i2c_config_temp+0x38>)
  402ab2:	4798      	blx	r3
  402ab4:	b100      	cbz	r0, 402ab8 <bme280_i2c_config_temp+0x2c>
	return 1;
  402ab6:	2001      	movs	r0, #1
}
  402ab8:	b007      	add	sp, #28
  402aba:	f85d fb04 	ldr.w	pc, [sp], #4
  402abe:	bf00      	nop
  402ac0:	40018000 	.word	0x40018000
  402ac4:	00401aa5 	.word	0x00401aa5

00402ac8 <bme280_i2c_read_temp>:
{
  402ac8:	b530      	push	{r4, r5, lr}
  402aca:	b083      	sub	sp, #12
  402acc:	4605      	mov	r5, r0
	bme280_i2c_read_reg(BME280_ADDRESS, BME280_TEMPERATURE_MSB_REG, &tmp[2]);
  402ace:	f10d 0206 	add.w	r2, sp, #6
  402ad2:	21fa      	movs	r1, #250	; 0xfa
  402ad4:	2077      	movs	r0, #119	; 0x77
  402ad6:	4c0d      	ldr	r4, [pc, #52]	; (402b0c <bme280_i2c_read_temp+0x44>)
  402ad8:	47a0      	blx	r4
	bme280_i2c_read_reg(BME280_ADDRESS, BME280_TEMPERATURE_MSB_REG, &tmp[2]);
  402ada:	f10d 0206 	add.w	r2, sp, #6
  402ade:	21fa      	movs	r1, #250	; 0xfa
  402ae0:	2077      	movs	r0, #119	; 0x77
  402ae2:	47a0      	blx	r4
	bme280_i2c_read_reg(BME280_ADDRESS, BME280_TEMPERATURE_LSB_REG, &tmp[1]);
  402ae4:	f10d 0205 	add.w	r2, sp, #5
  402ae8:	21fb      	movs	r1, #251	; 0xfb
  402aea:	2077      	movs	r0, #119	; 0x77
  402aec:	47a0      	blx	r4
	bme280_i2c_read_reg(BME280_ADDRESS, BME280_TEMPERATURE_LSB_REG, &tmp[1]);
  402aee:	f10d 0205 	add.w	r2, sp, #5
  402af2:	21fb      	movs	r1, #251	; 0xfb
  402af4:	2077      	movs	r0, #119	; 0x77
  402af6:	47a0      	blx	r4
	*temp = tmp[2] << 8 | tmp[1];
  402af8:	f89d 2006 	ldrb.w	r2, [sp, #6]
  402afc:	f89d 3005 	ldrb.w	r3, [sp, #5]
  402b00:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
  402b04:	602b      	str	r3, [r5, #0]
}
  402b06:	2000      	movs	r0, #0
  402b08:	b003      	add	sp, #12
  402b0a:	bd30      	pop	{r4, r5, pc}
  402b0c:	00402a3d 	.word	0x00402a3d

00402b10 <bme280_i2c_read_press>:
{
  402b10:	b530      	push	{r4, r5, lr}
  402b12:	b083      	sub	sp, #12
  402b14:	4605      	mov	r5, r0
	bme280_i2c_read_reg(BME280_ADDRESS, BME280_PRESSURE_MSB_REG, &tmp[2]);
  402b16:	f10d 0206 	add.w	r2, sp, #6
  402b1a:	21f7      	movs	r1, #247	; 0xf7
  402b1c:	2077      	movs	r0, #119	; 0x77
  402b1e:	4c0d      	ldr	r4, [pc, #52]	; (402b54 <bme280_i2c_read_press+0x44>)
  402b20:	47a0      	blx	r4
	bme280_i2c_read_reg(BME280_ADDRESS, BME280_PRESSURE_MSB_REG, &tmp[2]);
  402b22:	f10d 0206 	add.w	r2, sp, #6
  402b26:	21f7      	movs	r1, #247	; 0xf7
  402b28:	2077      	movs	r0, #119	; 0x77
  402b2a:	47a0      	blx	r4
	bme280_i2c_read_reg(BME280_ADDRESS, BME280_PRESSURE_LSB_REG, &tmp[1]);
  402b2c:	f10d 0205 	add.w	r2, sp, #5
  402b30:	21f8      	movs	r1, #248	; 0xf8
  402b32:	2077      	movs	r0, #119	; 0x77
  402b34:	47a0      	blx	r4
	bme280_i2c_read_reg(BME280_ADDRESS, BME280_PRESSURE_LSB_REG, &tmp[1]);
  402b36:	f10d 0205 	add.w	r2, sp, #5
  402b3a:	21f8      	movs	r1, #248	; 0xf8
  402b3c:	2077      	movs	r0, #119	; 0x77
  402b3e:	47a0      	blx	r4
	*press = tmp[2] << 8 | tmp[1];
  402b40:	f89d 2006 	ldrb.w	r2, [sp, #6]
  402b44:	f89d 3005 	ldrb.w	r3, [sp, #5]
  402b48:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
  402b4c:	602b      	str	r3, [r5, #0]
}
  402b4e:	2000      	movs	r0, #0
  402b50:	b003      	add	sp, #12
  402b52:	bd30      	pop	{r4, r5, pc}
  402b54:	00402a3d 	.word	0x00402a3d

00402b58 <bme280_i2c_read_humid>:
{
  402b58:	b530      	push	{r4, r5, lr}
  402b5a:	b083      	sub	sp, #12
  402b5c:	4605      	mov	r5, r0
	bme280_i2c_read_reg(BME280_ADDRESS, BME280_HUMIDITY_MSB_REG, &tmp[2]);
  402b5e:	f10d 0206 	add.w	r2, sp, #6
  402b62:	21fd      	movs	r1, #253	; 0xfd
  402b64:	2077      	movs	r0, #119	; 0x77
  402b66:	4c0d      	ldr	r4, [pc, #52]	; (402b9c <bme280_i2c_read_humid+0x44>)
  402b68:	47a0      	blx	r4
	bme280_i2c_read_reg(BME280_ADDRESS, BME280_HUMIDITY_MSB_REG, &tmp[2]);
  402b6a:	f10d 0206 	add.w	r2, sp, #6
  402b6e:	21fd      	movs	r1, #253	; 0xfd
  402b70:	2077      	movs	r0, #119	; 0x77
  402b72:	47a0      	blx	r4
	bme280_i2c_read_reg(BME280_ADDRESS, BME280_HUMIDITY_LSB_REG, &tmp[1]);
  402b74:	f10d 0205 	add.w	r2, sp, #5
  402b78:	21fe      	movs	r1, #254	; 0xfe
  402b7a:	2077      	movs	r0, #119	; 0x77
  402b7c:	47a0      	blx	r4
	bme280_i2c_read_reg(BME280_ADDRESS, BME280_HUMIDITY_LSB_REG, &tmp[1]);
  402b7e:	f10d 0205 	add.w	r2, sp, #5
  402b82:	21fe      	movs	r1, #254	; 0xfe
  402b84:	2077      	movs	r0, #119	; 0x77
  402b86:	47a0      	blx	r4
	*umi = tmp[2] << 8 | tmp[1];
  402b88:	f89d 2006 	ldrb.w	r2, [sp, #6]
  402b8c:	f89d 3005 	ldrb.w	r3, [sp, #5]
  402b90:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
  402b94:	602b      	str	r3, [r5, #0]
}
  402b96:	2000      	movs	r0, #0
  402b98:	b003      	add	sp, #12
  402b9a:	bd30      	pop	{r4, r5, pc}
  402b9c:	00402a3d 	.word	0x00402a3d

00402ba0 <bme280_validate_id>:
uint8_t bme280_validate_id(void){
  402ba0:	b510      	push	{r4, lr}
  402ba2:	b082      	sub	sp, #8
	bme280_i2c_read_reg(BME280_ADDRESS, BME280_CHIP_ID_REG, &id );
  402ba4:	f10d 0207 	add.w	r2, sp, #7
  402ba8:	21d0      	movs	r1, #208	; 0xd0
  402baa:	2077      	movs	r0, #119	; 0x77
  402bac:	4c08      	ldr	r4, [pc, #32]	; (402bd0 <bme280_validate_id+0x30>)
  402bae:	47a0      	blx	r4
	if (bme280_i2c_read_reg(BME280_ADDRESS, BME280_CHIP_ID_REG, &id ))
  402bb0:	f10d 0207 	add.w	r2, sp, #7
  402bb4:	21d0      	movs	r1, #208	; 0xd0
  402bb6:	2077      	movs	r0, #119	; 0x77
  402bb8:	47a0      	blx	r4
  402bba:	b930      	cbnz	r0, 402bca <bme280_validate_id+0x2a>
	if (id != 0x60)
  402bbc:	f89d 0007 	ldrb.w	r0, [sp, #7]
  402bc0:	3860      	subs	r0, #96	; 0x60
  402bc2:	bf18      	it	ne
  402bc4:	2001      	movne	r0, #1
}
  402bc6:	b002      	add	sp, #8
  402bc8:	bd10      	pop	{r4, pc}
  402bca:	2001      	movs	r0, #1
  402bcc:	e7fb      	b.n	402bc6 <bme280_validate_id+0x26>
  402bce:	bf00      	nop
  402bd0:	00402a3d 	.word	0x00402a3d

00402bd4 <bme280_i2c_read_compensation_T>:
{
  402bd4:	b5f0      	push	{r4, r5, r6, r7, lr}
  402bd6:	b083      	sub	sp, #12
  402bd8:	4607      	mov	r7, r0
  402bda:	460d      	mov	r5, r1
  402bdc:	4616      	mov	r6, r2
	bme280_i2c_read_reg(BME280_ADDRESS, reg2, &tmp[2]);
  402bde:	f10d 0206 	add.w	r2, sp, #6
  402be2:	4631      	mov	r1, r6
  402be4:	2077      	movs	r0, #119	; 0x77
  402be6:	4c0d      	ldr	r4, [pc, #52]	; (402c1c <bme280_i2c_read_compensation_T+0x48>)
  402be8:	47a0      	blx	r4
	bme280_i2c_read_reg(BME280_ADDRESS, reg2, &tmp[2]);
  402bea:	f10d 0206 	add.w	r2, sp, #6
  402bee:	4631      	mov	r1, r6
  402bf0:	2077      	movs	r0, #119	; 0x77
  402bf2:	47a0      	blx	r4
	bme280_i2c_read_reg(BME280_ADDRESS, reg1, &tmp[1]);
  402bf4:	f10d 0205 	add.w	r2, sp, #5
  402bf8:	4629      	mov	r1, r5
  402bfa:	2077      	movs	r0, #119	; 0x77
  402bfc:	47a0      	blx	r4
	bme280_i2c_read_reg(BME280_ADDRESS, reg1, &tmp[1]);
  402bfe:	f10d 0205 	add.w	r2, sp, #5
  402c02:	4629      	mov	r1, r5
  402c04:	2077      	movs	r0, #119	; 0x77
  402c06:	47a0      	blx	r4
	*temp = tmp[2] << 8 | tmp[1];
  402c08:	f89d 2006 	ldrb.w	r2, [sp, #6]
  402c0c:	f89d 3005 	ldrb.w	r3, [sp, #5]
  402c10:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
  402c14:	803b      	strh	r3, [r7, #0]
}
  402c16:	2000      	movs	r0, #0
  402c18:	b003      	add	sp, #12
  402c1a:	bdf0      	pop	{r4, r5, r6, r7, pc}
  402c1c:	00402a3d 	.word	0x00402a3d

00402c20 <bme280_i2c_read_compensation_P>:
{
  402c20:	b5f0      	push	{r4, r5, r6, r7, lr}
  402c22:	b083      	sub	sp, #12
  402c24:	4607      	mov	r7, r0
  402c26:	460d      	mov	r5, r1
  402c28:	4616      	mov	r6, r2
	bme280_i2c_read_reg(BME280_ADDRESS, reg2, &tmp[2]);
  402c2a:	f10d 0206 	add.w	r2, sp, #6
  402c2e:	4631      	mov	r1, r6
  402c30:	2077      	movs	r0, #119	; 0x77
  402c32:	4c0d      	ldr	r4, [pc, #52]	; (402c68 <bme280_i2c_read_compensation_P+0x48>)
  402c34:	47a0      	blx	r4
	bme280_i2c_read_reg(BME280_ADDRESS, reg2, &tmp[2]);
  402c36:	f10d 0206 	add.w	r2, sp, #6
  402c3a:	4631      	mov	r1, r6
  402c3c:	2077      	movs	r0, #119	; 0x77
  402c3e:	47a0      	blx	r4
	bme280_i2c_read_reg(BME280_ADDRESS, reg1, &tmp[1]);
  402c40:	f10d 0205 	add.w	r2, sp, #5
  402c44:	4629      	mov	r1, r5
  402c46:	2077      	movs	r0, #119	; 0x77
  402c48:	47a0      	blx	r4
	bme280_i2c_read_reg(BME280_ADDRESS, reg1, &tmp[1]);
  402c4a:	f10d 0205 	add.w	r2, sp, #5
  402c4e:	4629      	mov	r1, r5
  402c50:	2077      	movs	r0, #119	; 0x77
  402c52:	47a0      	blx	r4
	*press = tmp[2] << 8 | tmp[1];
  402c54:	f89d 2006 	ldrb.w	r2, [sp, #6]
  402c58:	f89d 3005 	ldrb.w	r3, [sp, #5]
  402c5c:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
  402c60:	803b      	strh	r3, [r7, #0]
}
  402c62:	2000      	movs	r0, #0
  402c64:	b003      	add	sp, #12
  402c66:	bdf0      	pop	{r4, r5, r6, r7, pc}
  402c68:	00402a3d 	.word	0x00402a3d

00402c6c <bme280_i2c_read_compensation_H>:
{
  402c6c:	b5f0      	push	{r4, r5, r6, r7, lr}
  402c6e:	b083      	sub	sp, #12
  402c70:	4607      	mov	r7, r0
  402c72:	460d      	mov	r5, r1
  402c74:	4616      	mov	r6, r2
	bme280_i2c_read_reg(BME280_ADDRESS, reg2, &tmp[2]);
  402c76:	f10d 0206 	add.w	r2, sp, #6
  402c7a:	4631      	mov	r1, r6
  402c7c:	2077      	movs	r0, #119	; 0x77
  402c7e:	4c0d      	ldr	r4, [pc, #52]	; (402cb4 <bme280_i2c_read_compensation_H+0x48>)
  402c80:	47a0      	blx	r4
	bme280_i2c_read_reg(BME280_ADDRESS, reg2, &tmp[2]);
  402c82:	f10d 0206 	add.w	r2, sp, #6
  402c86:	4631      	mov	r1, r6
  402c88:	2077      	movs	r0, #119	; 0x77
  402c8a:	47a0      	blx	r4
	bme280_i2c_read_reg(BME280_ADDRESS, reg1, &tmp[1]);
  402c8c:	f10d 0205 	add.w	r2, sp, #5
  402c90:	4629      	mov	r1, r5
  402c92:	2077      	movs	r0, #119	; 0x77
  402c94:	47a0      	blx	r4
	bme280_i2c_read_reg(BME280_ADDRESS, reg1, &tmp[1]);
  402c96:	f10d 0205 	add.w	r2, sp, #5
  402c9a:	4629      	mov	r1, r5
  402c9c:	2077      	movs	r0, #119	; 0x77
  402c9e:	47a0      	blx	r4
	*umi = tmp[2] << 8 | tmp[1];
  402ca0:	f89d 2006 	ldrb.w	r2, [sp, #6]
  402ca4:	f89d 3005 	ldrb.w	r3, [sp, #5]
  402ca8:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
  402cac:	803b      	strh	r3, [r7, #0]
}
  402cae:	2000      	movs	r0, #0
  402cb0:	b003      	add	sp, #12
  402cb2:	bdf0      	pop	{r4, r5, r6, r7, pc}
  402cb4:	00402a3d 	.word	0x00402a3d

00402cb8 <bme280_i2c_read_compensation_H_lower>:
{
  402cb8:	b570      	push	{r4, r5, r6, lr}
  402cba:	b082      	sub	sp, #8
  402cbc:	4605      	mov	r5, r0
  402cbe:	460e      	mov	r6, r1
	bme280_i2c_read_reg(BME280_ADDRESS, reg, &out);
  402cc0:	f10d 0207 	add.w	r2, sp, #7
  402cc4:	2077      	movs	r0, #119	; 0x77
  402cc6:	4c06      	ldr	r4, [pc, #24]	; (402ce0 <bme280_i2c_read_compensation_H_lower+0x28>)
  402cc8:	47a0      	blx	r4
	bme280_i2c_read_reg(BME280_ADDRESS, reg, &out);
  402cca:	f10d 0207 	add.w	r2, sp, #7
  402cce:	4631      	mov	r1, r6
  402cd0:	2077      	movs	r0, #119	; 0x77
  402cd2:	47a0      	blx	r4
	*umi = out;
  402cd4:	f89d 3007 	ldrb.w	r3, [sp, #7]
  402cd8:	702b      	strb	r3, [r5, #0]
}
  402cda:	2000      	movs	r0, #0
  402cdc:	b002      	add	sp, #8
  402cde:	bd70      	pop	{r4, r5, r6, pc}
  402ce0:	00402a3d 	.word	0x00402a3d

00402ce4 <BME280_compensate_T_int32>:
{
  402ce4:	b410      	push	{r4}
	var2 = (((((adc_T>>4) - ((int32_t)dig_T1)) * ((adc_T>>4) - ((int32_t)dig_T1))) >> 12) *
  402ce6:	ebc1 1420 	rsb	r4, r1, r0, asr #4
	var1 = ((((adc_T>>3) - ((int32_t)dig_T1<<1))) * ((int32_t)dig_T2)) >> 11;
  402cea:	0049      	lsls	r1, r1, #1
  402cec:	ebc1 00e0 	rsb	r0, r1, r0, asr #3
  402cf0:	fb02 f200 	mul.w	r2, r2, r0
	var2 = (((((adc_T>>4) - ((int32_t)dig_T1)) * ((adc_T>>4) - ((int32_t)dig_T1))) >> 12) *
  402cf4:	fb04 f404 	mul.w	r4, r4, r4
  402cf8:	1324      	asrs	r4, r4, #12
  402cfa:	fb03 f404 	mul.w	r4, r3, r4
  402cfe:	13a4      	asrs	r4, r4, #14
	t_fine = var1 + var2;
  402d00:	eb04 22e2 	add.w	r2, r4, r2, asr #11
  402d04:	4b04      	ldr	r3, [pc, #16]	; (402d18 <BME280_compensate_T_int32+0x34>)
  402d06:	601a      	str	r2, [r3, #0]
	T = (t_fine * 5 + 128) >> 8;
  402d08:	eb02 0282 	add.w	r2, r2, r2, lsl #2
  402d0c:	f102 0080 	add.w	r0, r2, #128	; 0x80
}
  402d10:	1200      	asrs	r0, r0, #8
  402d12:	f85d 4b04 	ldr.w	r4, [sp], #4
  402d16:	4770      	bx	lr
  402d18:	2040c454 	.word	0x2040c454

00402d1c <BME280_compensate_P_int64>:
{
  402d1c:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
	var1 = ((int64_t)t_fine) - 128000;
  402d20:	4c62      	ldr	r4, [pc, #392]	; (402eac <BME280_compensate_P_int64+0x190>)
  402d22:	6824      	ldr	r4, [r4, #0]
  402d24:	17e5      	asrs	r5, r4, #31
  402d26:	f5b4 34fa 	subs.w	r4, r4, #128000	; 0x1f400
  402d2a:	f145 35ff 	adc.w	r5, r5, #4294967295
	var2 = var1 * var1 * (int64_t)dig_P6;
  402d2e:	fb04 fe05 	mul.w	lr, r4, r5
  402d32:	fba4 6704 	umull	r6, r7, r4, r4
  402d36:	eb07 074e 	add.w	r7, r7, lr, lsl #1
	var1 = ((var1 * var1 * (int64_t)dig_P3)>>8) + ((var1 * (int64_t)dig_P2)<<12);
  402d3a:	fa0f f882 	sxth.w	r8, r2
  402d3e:	ea4f 79e8 	mov.w	r9, r8, asr #31
  402d42:	fb08 fe05 	mul.w	lr, r8, r5
  402d46:	fb04 ee09 	mla	lr, r4, r9, lr
  402d4a:	fba8 8904 	umull	r8, r9, r8, r4
  402d4e:	44f1      	add	r9, lr
  402d50:	ea4f 3b09 	mov.w	fp, r9, lsl #12
  402d54:	ea4b 5b18 	orr.w	fp, fp, r8, lsr #20
  402d58:	ea4f 3a08 	mov.w	sl, r8, lsl #12
  402d5c:	fa0f f883 	sxth.w	r8, r3
  402d60:	ea4f 79e8 	mov.w	r9, r8, asr #31
  402d64:	fb08 f307 	mul.w	r3, r8, r7
  402d68:	fb06 3309 	mla	r3, r6, r9, r3
  402d6c:	fba8 8906 	umull	r8, r9, r8, r6
  402d70:	4499      	add	r9, r3
  402d72:	ea4f 2218 	mov.w	r2, r8, lsr #8
  402d76:	ea42 6209 	orr.w	r2, r2, r9, lsl #24
  402d7a:	ea4f 2329 	mov.w	r3, r9, asr #8
  402d7e:	eb12 020a 	adds.w	r2, r2, sl
  402d82:	eb43 030b 	adc.w	r3, r3, fp
	var1 = (((((int64_t)1)<<47)+var1))*((int64_t)dig_P1)>>33;
  402d86:	3200      	adds	r2, #0
  402d88:	f543 4300 	adc.w	r3, r3, #32768	; 0x8000
  402d8c:	fa1f fa81 	uxth.w	sl, r1
  402d90:	fba2 890a 	umull	r8, r9, r2, sl
  402d94:	fb0a 9903 	mla	r9, sl, r3, r9
  402d98:	ea4f 0269 	mov.w	r2, r9, asr #1
  402d9c:	ea4f 73e9 	mov.w	r3, r9, asr #31
	if (var1 == 0)
  402da0:	ea52 0103 	orrs.w	r1, r2, r3
  402da4:	d07e      	beq.n	402ea4 <BME280_compensate_P_int64+0x188>
	var2 = var1 * var1 * (int64_t)dig_P6;
  402da6:	f9bd 8030 	ldrsh.w	r8, [sp, #48]	; 0x30
  402daa:	ea4f 79e8 	mov.w	r9, r8, asr #31
  402dae:	fb08 f107 	mul.w	r1, r8, r7
  402db2:	fb06 1109 	mla	r1, r6, r9, r1
  402db6:	fba8 6706 	umull	r6, r7, r8, r6
  402dba:	440f      	add	r7, r1
	var2 = var2 + ((var1*(int64_t)dig_P5)<<17);
  402dbc:	f9bd 802c 	ldrsh.w	r8, [sp, #44]	; 0x2c
  402dc0:	ea4f 79e8 	mov.w	r9, r8, asr #31
  402dc4:	fb08 f105 	mul.w	r1, r8, r5
  402dc8:	fb04 1109 	mla	r1, r4, r9, r1
  402dcc:	fba8 4504 	umull	r4, r5, r8, r4
  402dd0:	440d      	add	r5, r1
  402dd2:	ea4f 4945 	mov.w	r9, r5, lsl #17
  402dd6:	ea49 39d4 	orr.w	r9, r9, r4, lsr #15
  402dda:	ea4f 4844 	mov.w	r8, r4, lsl #17
  402dde:	eb16 0608 	adds.w	r6, r6, r8
  402de2:	eb47 0709 	adc.w	r7, r7, r9
	p = 1048576-adc_P;
  402de6:	f5c0 1480 	rsb	r4, r0, #1048576	; 0x100000
  402dea:	ea4f 79e4 	mov.w	r9, r4, asr #31
	p = (((p<<31)-var2)*3125)/var1;
  402dee:	ea4f 71c9 	mov.w	r1, r9, lsl #31
  402df2:	ea41 0154 	orr.w	r1, r1, r4, lsr #1
  402df6:	07e0      	lsls	r0, r4, #31
	var2 = var2 + (((int64_t)dig_P4)<<35);
  402df8:	2400      	movs	r4, #0
  402dfa:	f9bd e028 	ldrsh.w	lr, [sp, #40]	; 0x28
  402dfe:	ea4f 05ce 	mov.w	r5, lr, lsl #3
  402e02:	1936      	adds	r6, r6, r4
  402e04:	416f      	adcs	r7, r5
	p = (((p<<31)-var2)*3125)/var1;
  402e06:	1b80      	subs	r0, r0, r6
  402e08:	eb61 0107 	sbc.w	r1, r1, r7
  402e0c:	1804      	adds	r4, r0, r0
  402e0e:	eb41 0501 	adc.w	r5, r1, r1
  402e12:	1824      	adds	r4, r4, r0
  402e14:	414d      	adcs	r5, r1
  402e16:	01af      	lsls	r7, r5, #6
  402e18:	ea47 6794 	orr.w	r7, r7, r4, lsr #26
  402e1c:	01a6      	lsls	r6, r4, #6
  402e1e:	19a4      	adds	r4, r4, r6
  402e20:	417d      	adcs	r5, r7
  402e22:	00ae      	lsls	r6, r5, #2
  402e24:	ea46 7694 	orr.w	r6, r6, r4, lsr #30
  402e28:	00a7      	lsls	r7, r4, #2
  402e2a:	183c      	adds	r4, r7, r0
  402e2c:	eb46 0501 	adc.w	r5, r6, r1
  402e30:	00ae      	lsls	r6, r5, #2
  402e32:	ea46 7694 	orr.w	r6, r6, r4, lsr #30
  402e36:	00a7      	lsls	r7, r4, #2
  402e38:	19c0      	adds	r0, r0, r7
  402e3a:	4171      	adcs	r1, r6
  402e3c:	4c1c      	ldr	r4, [pc, #112]	; (402eb0 <BME280_compensate_P_int64+0x194>)
  402e3e:	47a0      	blx	r4
	var1 = (((int64_t)dig_P9) * (p>>13) * (p>>13)) >> 25;
  402e40:	0b45      	lsrs	r5, r0, #13
  402e42:	ea45 45c1 	orr.w	r5, r5, r1, lsl #19
  402e46:	134c      	asrs	r4, r1, #13
  402e48:	f9bd 203c 	ldrsh.w	r2, [sp, #60]	; 0x3c
  402e4c:	17d3      	asrs	r3, r2, #31
  402e4e:	fb02 f604 	mul.w	r6, r2, r4
  402e52:	fb05 6603 	mla	r6, r5, r3, r6
  402e56:	fba2 2305 	umull	r2, r3, r2, r5
  402e5a:	4433      	add	r3, r6
  402e5c:	fb02 f404 	mul.w	r4, r2, r4
  402e60:	fb05 4403 	mla	r4, r5, r3, r4
  402e64:	fba2 2305 	umull	r2, r3, r2, r5
  402e68:	4423      	add	r3, r4
  402e6a:	0e54      	lsrs	r4, r2, #25
  402e6c:	ea44 14c3 	orr.w	r4, r4, r3, lsl #7
  402e70:	165d      	asrs	r5, r3, #25
	p = ((p + var1 + var2) >> 8) + (((int64_t)dig_P7)<<4);
  402e72:	1824      	adds	r4, r4, r0
  402e74:	414d      	adcs	r5, r1
	var2 = (((int64_t)dig_P8) * p) >> 19;
  402e76:	f9bd 2038 	ldrsh.w	r2, [sp, #56]	; 0x38
  402e7a:	17d3      	asrs	r3, r2, #31
  402e7c:	fb02 f101 	mul.w	r1, r2, r1
  402e80:	fb00 1303 	mla	r3, r0, r3, r1
  402e84:	fba2 0100 	umull	r0, r1, r2, r0
  402e88:	4419      	add	r1, r3
  402e8a:	0cc2      	lsrs	r2, r0, #19
  402e8c:	ea42 3241 	orr.w	r2, r2, r1, lsl #13
  402e90:	14cb      	asrs	r3, r1, #19
	p = ((p + var1 + var2) >> 8) + (((int64_t)dig_P7)<<4);
  402e92:	18a4      	adds	r4, r4, r2
  402e94:	415d      	adcs	r5, r3
  402e96:	0a22      	lsrs	r2, r4, #8
  402e98:	ea42 6205 	orr.w	r2, r2, r5, lsl #24
  402e9c:	f9bd 4034 	ldrsh.w	r4, [sp, #52]	; 0x34
  402ea0:	0120      	lsls	r0, r4, #4
  402ea2:	1812      	adds	r2, r2, r0
}
  402ea4:	4610      	mov	r0, r2
  402ea6:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
  402eaa:	bf00      	nop
  402eac:	2040c454 	.word	0x2040c454
  402eb0:	004033c1 	.word	0x004033c1

00402eb4 <bme280_compensate_H_int32>:
{
  402eb4:	b430      	push	{r4, r5}
	v_x1_u32r = (t_fine - ((int32_t)76800));
  402eb6:	4c1c      	ldr	r4, [pc, #112]	; (402f28 <bme280_compensate_H_int32+0x74>)
  402eb8:	6824      	ldr	r4, [r4, #0]
  402eba:	f5a4 3496 	sub.w	r4, r4, #76800	; 0x12c00
	v_x1_u32r = (((((adc_H << 14) - (((int32_t)dig_H4) << 20) - (((int32_t)dig_H5) * v_x1_u32r)) +
  402ebe:	f9bd 5008 	ldrsh.w	r5, [sp, #8]
  402ec2:	052d      	lsls	r5, r5, #20
  402ec4:	ebc5 3580 	rsb	r5, r5, r0, lsl #14
  402ec8:	f9bd 000c 	ldrsh.w	r0, [sp, #12]
  402ecc:	fb04 5010 	mls	r0, r4, r0, r5
  402ed0:	f500 4080 	add.w	r0, r0, #16384	; 0x4000
	((int32_t)16384)) >> 15) * (((((((v_x1_u32r * ((int32_t)dig_H6)) >> 10) * (((v_x1_u32r *
  402ed4:	13c0      	asrs	r0, r0, #15
  402ed6:	fb04 f303 	mul.w	r3, r4, r3
	((int32_t)dig_H3)) >> 11) + ((int32_t)32768))) >> 10) + ((int32_t)2097152)) *
  402eda:	12db      	asrs	r3, r3, #11
  402edc:	f503 4500 	add.w	r5, r3, #32768	; 0x8000
	((int32_t)16384)) >> 15) * (((((((v_x1_u32r * ((int32_t)dig_H6)) >> 10) * (((v_x1_u32r *
  402ee0:	f99d 3010 	ldrsb.w	r3, [sp, #16]
  402ee4:	fb04 f303 	mul.w	r3, r4, r3
  402ee8:	129b      	asrs	r3, r3, #10
  402eea:	fb03 f305 	mul.w	r3, r3, r5
	((int32_t)dig_H3)) >> 11) + ((int32_t)32768))) >> 10) + ((int32_t)2097152)) *
  402eee:	129b      	asrs	r3, r3, #10
  402ef0:	f503 1300 	add.w	r3, r3, #2097152	; 0x200000
  402ef4:	fb02 f203 	mul.w	r2, r2, r3
	((int32_t)dig_H2) + 8192) >> 14));
  402ef8:	f502 5200 	add.w	r2, r2, #8192	; 0x2000
  402efc:	1392      	asrs	r2, r2, #14
	v_x1_u32r = (((((adc_H << 14) - (((int32_t)dig_H4) << 20) - (((int32_t)dig_H5) * v_x1_u32r)) +
  402efe:	fb02 f200 	mul.w	r2, r2, r0
	v_x1_u32r = (v_x1_u32r - (((((v_x1_u32r >> 15) * (v_x1_u32r >> 15)) >> 7) * ((int32_t)dig_H1)) >> 4));
  402f02:	13d0      	asrs	r0, r2, #15
  402f04:	fb00 f000 	mul.w	r0, r0, r0
  402f08:	11c0      	asrs	r0, r0, #7
  402f0a:	fb01 f000 	mul.w	r0, r1, r0
  402f0e:	eba2 1020 	sub.w	r0, r2, r0, asr #4
	v_x1_u32r = (v_x1_u32r < 0 ? 0 : v_x1_u32r);
  402f12:	ea20 70e0 	bic.w	r0, r0, r0, asr #31
	v_x1_u32r = (v_x1_u32r > 419430400 ? 419430400 : v_x1_u32r);
  402f16:	f1b0 5fc8 	cmp.w	r0, #419430400	; 0x19000000
  402f1a:	bfa8      	it	ge
  402f1c:	f04f 50c8 	movge.w	r0, #419430400	; 0x19000000
}
  402f20:	1300      	asrs	r0, r0, #12
  402f22:	bc30      	pop	{r4, r5}
  402f24:	4770      	bx	lr
  402f26:	bf00      	nop
  402f28:	2040c454 	.word	0x2040c454

00402f2c <task_bme>:
{
  402f2c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  402f30:	b09a      	sub	sp, #104	; 0x68
	xQueueTemp = xQueueCreate( 10, sizeof( int ) );
  402f32:	2200      	movs	r2, #0
  402f34:	2104      	movs	r1, #4
  402f36:	200a      	movs	r0, #10
  402f38:	4c9c      	ldr	r4, [pc, #624]	; (4031ac <task_bme+0x280>)
  402f3a:	47a0      	blx	r4
  402f3c:	4b9c      	ldr	r3, [pc, #624]	; (4031b0 <task_bme+0x284>)
  402f3e:	6018      	str	r0, [r3, #0]
	xQueuePress = xQueueCreate( 10, sizeof( int ) );
  402f40:	2200      	movs	r2, #0
  402f42:	2104      	movs	r1, #4
  402f44:	200a      	movs	r0, #10
  402f46:	47a0      	blx	r4
  402f48:	4b9a      	ldr	r3, [pc, #616]	; (4031b4 <task_bme+0x288>)
  402f4a:	6018      	str	r0, [r3, #0]
	xQueueHumid = xQueueCreate( 10, sizeof( int ) );
  402f4c:	2200      	movs	r2, #0
  402f4e:	2104      	movs	r1, #4
  402f50:	200a      	movs	r0, #10
  402f52:	47a0      	blx	r4
  402f54:	4b98      	ldr	r3, [pc, #608]	; (4031b8 <task_bme+0x28c>)
  402f56:	6018      	str	r0, [r3, #0]
	xQueueSD_temp = xQueueCreate( 10, sizeof( int ) );
  402f58:	2200      	movs	r2, #0
  402f5a:	2104      	movs	r1, #4
  402f5c:	200a      	movs	r0, #10
  402f5e:	47a0      	blx	r4
  402f60:	4b96      	ldr	r3, [pc, #600]	; (4031bc <task_bme+0x290>)
  402f62:	6018      	str	r0, [r3, #0]
	xQueueSD_press = xQueueCreate( 10, sizeof( int ) );
  402f64:	2200      	movs	r2, #0
  402f66:	2104      	movs	r1, #4
  402f68:	200a      	movs	r0, #10
  402f6a:	47a0      	blx	r4
  402f6c:	4b94      	ldr	r3, [pc, #592]	; (4031c0 <task_bme+0x294>)
  402f6e:	6018      	str	r0, [r3, #0]
	xQueueSD_humid = xQueueCreate( 10, sizeof( int ) );
  402f70:	2200      	movs	r2, #0
  402f72:	2104      	movs	r1, #4
  402f74:	200a      	movs	r0, #10
  402f76:	47a0      	blx	r4
  402f78:	4b92      	ldr	r3, [pc, #584]	; (4031c4 <task_bme+0x298>)
  402f7a:	6018      	str	r0, [r3, #0]
	xSemaphore_erroTemp = xSemaphoreCreateBinary();
  402f7c:	2203      	movs	r2, #3
  402f7e:	2100      	movs	r1, #0
  402f80:	2001      	movs	r0, #1
  402f82:	47a0      	blx	r4
  402f84:	4b90      	ldr	r3, [pc, #576]	; (4031c8 <task_bme+0x29c>)
  402f86:	6018      	str	r0, [r3, #0]
	xSemaphore_erroPress = xSemaphoreCreateBinary();
  402f88:	2203      	movs	r2, #3
  402f8a:	2100      	movs	r1, #0
  402f8c:	2001      	movs	r0, #1
  402f8e:	47a0      	blx	r4
  402f90:	4b8e      	ldr	r3, [pc, #568]	; (4031cc <task_bme+0x2a0>)
  402f92:	6018      	str	r0, [r3, #0]
	xSemaphore_erroHumid = xSemaphoreCreateBinary();
  402f94:	2203      	movs	r2, #3
  402f96:	2100      	movs	r1, #0
  402f98:	2001      	movs	r0, #1
  402f9a:	47a0      	blx	r4
  402f9c:	4b8c      	ldr	r3, [pc, #560]	; (4031d0 <task_bme+0x2a4>)
  402f9e:	6018      	str	r0, [r3, #0]
	LED_init(1);
  402fa0:	2001      	movs	r0, #1
  402fa2:	4b8c      	ldr	r3, [pc, #560]	; (4031d4 <task_bme+0x2a8>)
  402fa4:	4798      	blx	r3
	BUT_init();
  402fa6:	4b8c      	ldr	r3, [pc, #560]	; (4031d8 <task_bme+0x2ac>)
  402fa8:	4798      	blx	r3
	printf("bme280 init\n");
  402faa:	488c      	ldr	r0, [pc, #560]	; (4031dc <task_bme+0x2b0>)
  402fac:	4b8c      	ldr	r3, [pc, #560]	; (4031e0 <task_bme+0x2b4>)
  402fae:	4798      	blx	r3
	bme280_i2c_bus_init();
  402fb0:	4b8c      	ldr	r3, [pc, #560]	; (4031e4 <task_bme+0x2b8>)
  402fb2:	4798      	blx	r3
	while(bme280_validate_id()){
  402fb4:	4e8c      	ldr	r6, [pc, #560]	; (4031e8 <task_bme+0x2bc>)
		printf("Chip nao encontrado\n");
  402fb6:	4d8d      	ldr	r5, [pc, #564]	; (4031ec <task_bme+0x2c0>)
  402fb8:	4c89      	ldr	r4, [pc, #548]	; (4031e0 <task_bme+0x2b4>)
	while(bme280_validate_id()){
  402fba:	e004      	b.n	402fc6 <task_bme+0x9a>
		printf("Chip nao encontrado\n");
  402fbc:	4628      	mov	r0, r5
  402fbe:	47a0      	blx	r4
		vTaskDelay(200/portTICK_PERIOD_MS);
  402fc0:	20c8      	movs	r0, #200	; 0xc8
  402fc2:	4b8b      	ldr	r3, [pc, #556]	; (4031f0 <task_bme+0x2c4>)
  402fc4:	4798      	blx	r3
	while(bme280_validate_id()){
  402fc6:	47b0      	blx	r6
  402fc8:	2800      	cmp	r0, #0
  402fca:	d1f7      	bne.n	402fbc <task_bme+0x90>
	printf("Chip encontrado, inicializando sensores \n");
  402fcc:	4889      	ldr	r0, [pc, #548]	; (4031f4 <task_bme+0x2c8>)
  402fce:	4b84      	ldr	r3, [pc, #528]	; (4031e0 <task_bme+0x2b4>)
  402fd0:	4798      	blx	r3
	bme280_i2c_config_temp();
  402fd2:	4b89      	ldr	r3, [pc, #548]	; (4031f8 <task_bme+0x2cc>)
  402fd4:	4798      	blx	r3
	bme280_i2c_read_compensation_T(&dig_T1, BME280_DIG_T1_LSB_REG, BME280_DIG_T1_MSB_REG);
  402fd6:	2289      	movs	r2, #137	; 0x89
  402fd8:	2188      	movs	r1, #136	; 0x88
  402fda:	a819      	add	r0, sp, #100	; 0x64
  402fdc:	4c87      	ldr	r4, [pc, #540]	; (4031fc <task_bme+0x2d0>)
  402fde:	47a0      	blx	r4
	bme280_i2c_read_compensation_T(&dig_T2, BME280_DIG_T2_LSB_REG, BME280_DIG_T2_MSB_REG);
  402fe0:	228b      	movs	r2, #139	; 0x8b
  402fe2:	218a      	movs	r1, #138	; 0x8a
  402fe4:	a818      	add	r0, sp, #96	; 0x60
  402fe6:	47a0      	blx	r4
	bme280_i2c_read_compensation_T(&dig_T3, BME280_DIG_T3_LSB_REG, BME280_DIG_T3_MSB_REG);
  402fe8:	228d      	movs	r2, #141	; 0x8d
  402fea:	218c      	movs	r1, #140	; 0x8c
  402fec:	a817      	add	r0, sp, #92	; 0x5c
  402fee:	47a0      	blx	r4
	bme280_i2c_read_compensation_P(&dig_P1, BME280_DIG_P1_LSB_REG, BME280_DIG_P1_MSB_REG);
  402ff0:	228f      	movs	r2, #143	; 0x8f
  402ff2:	218e      	movs	r1, #142	; 0x8e
  402ff4:	a816      	add	r0, sp, #88	; 0x58
  402ff6:	4c82      	ldr	r4, [pc, #520]	; (403200 <task_bme+0x2d4>)
  402ff8:	47a0      	blx	r4
	bme280_i2c_read_compensation_P(&dig_P2, BME280_DIG_P2_LSB_REG, BME280_DIG_P2_MSB_REG);
  402ffa:	2291      	movs	r2, #145	; 0x91
  402ffc:	2190      	movs	r1, #144	; 0x90
  402ffe:	a815      	add	r0, sp, #84	; 0x54
  403000:	47a0      	blx	r4
	bme280_i2c_read_compensation_P(&dig_P3, BME280_DIG_P3_LSB_REG, BME280_DIG_P3_MSB_REG);
  403002:	2293      	movs	r2, #147	; 0x93
  403004:	2192      	movs	r1, #146	; 0x92
  403006:	a814      	add	r0, sp, #80	; 0x50
  403008:	47a0      	blx	r4
	bme280_i2c_read_compensation_P(&dig_P4, BME280_DIG_P4_LSB_REG, BME280_DIG_P4_MSB_REG);
  40300a:	2295      	movs	r2, #149	; 0x95
  40300c:	2194      	movs	r1, #148	; 0x94
  40300e:	a813      	add	r0, sp, #76	; 0x4c
  403010:	47a0      	blx	r4
	bme280_i2c_read_compensation_P(&dig_P5, BME280_DIG_P5_LSB_REG, BME280_DIG_P5_MSB_REG);
  403012:	2297      	movs	r2, #151	; 0x97
  403014:	2196      	movs	r1, #150	; 0x96
  403016:	a812      	add	r0, sp, #72	; 0x48
  403018:	47a0      	blx	r4
	bme280_i2c_read_compensation_P(&dig_P6, BME280_DIG_P6_LSB_REG, BME280_DIG_P6_MSB_REG);
  40301a:	2299      	movs	r2, #153	; 0x99
  40301c:	2198      	movs	r1, #152	; 0x98
  40301e:	a811      	add	r0, sp, #68	; 0x44
  403020:	47a0      	blx	r4
	bme280_i2c_read_compensation_P(&dig_P7, BME280_DIG_P7_LSB_REG, BME280_DIG_P7_MSB_REG);
  403022:	229b      	movs	r2, #155	; 0x9b
  403024:	219a      	movs	r1, #154	; 0x9a
  403026:	a810      	add	r0, sp, #64	; 0x40
  403028:	47a0      	blx	r4
	bme280_i2c_read_compensation_P(&dig_P8, BME280_DIG_P8_LSB_REG, BME280_DIG_P8_MSB_REG);
  40302a:	229d      	movs	r2, #157	; 0x9d
  40302c:	219c      	movs	r1, #156	; 0x9c
  40302e:	a80f      	add	r0, sp, #60	; 0x3c
  403030:	47a0      	blx	r4
	bme280_i2c_read_compensation_P(&dig_P9, BME280_DIG_P9_LSB_REG, BME280_DIG_P9_MSB_REG);
  403032:	229f      	movs	r2, #159	; 0x9f
  403034:	219e      	movs	r1, #158	; 0x9e
  403036:	a80e      	add	r0, sp, #56	; 0x38
  403038:	47a0      	blx	r4
	bme280_i2c_read_compensation_H_lower(&dig_H1, BME280_DIG_H1_REG);
  40303a:	21a1      	movs	r1, #161	; 0xa1
  40303c:	a80d      	add	r0, sp, #52	; 0x34
  40303e:	4d71      	ldr	r5, [pc, #452]	; (403204 <task_bme+0x2d8>)
  403040:	47a8      	blx	r5
	bme280_i2c_read_compensation_H(&dig_H2, BME280_DIG_H2_LSB_REG, BME280_DIG_H2_MSB_REG);
  403042:	22e2      	movs	r2, #226	; 0xe2
  403044:	21e1      	movs	r1, #225	; 0xe1
  403046:	a80c      	add	r0, sp, #48	; 0x30
  403048:	4c6f      	ldr	r4, [pc, #444]	; (403208 <task_bme+0x2dc>)
  40304a:	47a0      	blx	r4
	bme280_i2c_read_compensation_H_lower(&dig_H3, BME280_DIG_H3_REG);
  40304c:	21e3      	movs	r1, #227	; 0xe3
  40304e:	a80b      	add	r0, sp, #44	; 0x2c
  403050:	47a8      	blx	r5
	bme280_i2c_read_compensation_H(&dig_H4, BME280_DIG_H4_LSB_REG, BME280_DIG_H4_MSB_REG);
  403052:	22e4      	movs	r2, #228	; 0xe4
  403054:	21e5      	movs	r1, #229	; 0xe5
  403056:	a80a      	add	r0, sp, #40	; 0x28
  403058:	47a0      	blx	r4
		if (bme280_i2c_read_temp(&temp))
  40305a:	4e6c      	ldr	r6, [pc, #432]	; (40320c <task_bme+0x2e0>)
			temp = BME280_compensate_T_int32((int32_t)temp << 4, dig_T1, dig_T2, dig_T3)/100;
  40305c:	4f6c      	ldr	r7, [pc, #432]	; (403210 <task_bme+0x2e4>)
	if (port->PIO_PDSR & arch_ioport_pin_to_mask(pin)) {
  40305e:	4d6d      	ldr	r5, [pc, #436]	; (403214 <task_bme+0x2e8>)
  403060:	e079      	b.n	403156 <task_bme+0x22a>
  403062:	f9bd 305c 	ldrsh.w	r3, [sp, #92]	; 0x5c
  403066:	f9bd 2060 	ldrsh.w	r2, [sp, #96]	; 0x60
  40306a:	f8bd 1064 	ldrh.w	r1, [sp, #100]	; 0x64
  40306e:	9809      	ldr	r0, [sp, #36]	; 0x24
  403070:	0100      	lsls	r0, r0, #4
  403072:	4c69      	ldr	r4, [pc, #420]	; (403218 <task_bme+0x2ec>)
  403074:	47a0      	blx	r4
  403076:	fb87 2300 	smull	r2, r3, r7, r0
  40307a:	17c0      	asrs	r0, r0, #31
  40307c:	ebc0 1063 	rsb	r0, r0, r3, asr #5
  403080:	ac1a      	add	r4, sp, #104	; 0x68
  403082:	f844 0d44 	str.w	r0, [r4, #-68]!
			xQueueSend(xQueueTemp, &temp, NULL);
  403086:	2300      	movs	r3, #0
  403088:	461a      	mov	r2, r3
  40308a:	4621      	mov	r1, r4
  40308c:	4848      	ldr	r0, [pc, #288]	; (4031b0 <task_bme+0x284>)
  40308e:	6800      	ldr	r0, [r0, #0]
  403090:	f8df 8190 	ldr.w	r8, [pc, #400]	; 403224 <task_bme+0x2f8>
  403094:	47c0      	blx	r8
			xQueueSend(xQueueSD_temp, &temp, NULL);
  403096:	2300      	movs	r3, #0
  403098:	461a      	mov	r2, r3
  40309a:	4621      	mov	r1, r4
  40309c:	4847      	ldr	r0, [pc, #284]	; (4031bc <task_bme+0x290>)
  40309e:	6800      	ldr	r0, [r0, #0]
  4030a0:	47c0      	blx	r8
  4030a2:	e063      	b.n	40316c <task_bme+0x240>
			press = BME280_compensate_P_int64((int32_t)press << 4, dig_P1, dig_P2, dig_P3, dig_P4, dig_P5, dig_P6, dig_P7, dig_P8, dig_P9)/256;
  4030a4:	f9bd 3050 	ldrsh.w	r3, [sp, #80]	; 0x50
  4030a8:	f9bd 2054 	ldrsh.w	r2, [sp, #84]	; 0x54
  4030ac:	f8bd 1058 	ldrh.w	r1, [sp, #88]	; 0x58
  4030b0:	f9bd 0038 	ldrsh.w	r0, [sp, #56]	; 0x38
  4030b4:	9005      	str	r0, [sp, #20]
  4030b6:	f9bd 003c 	ldrsh.w	r0, [sp, #60]	; 0x3c
  4030ba:	9004      	str	r0, [sp, #16]
  4030bc:	f9bd 0040 	ldrsh.w	r0, [sp, #64]	; 0x40
  4030c0:	9003      	str	r0, [sp, #12]
  4030c2:	f9bd 0044 	ldrsh.w	r0, [sp, #68]	; 0x44
  4030c6:	9002      	str	r0, [sp, #8]
  4030c8:	f9bd 0048 	ldrsh.w	r0, [sp, #72]	; 0x48
  4030cc:	9001      	str	r0, [sp, #4]
  4030ce:	f9bd 004c 	ldrsh.w	r0, [sp, #76]	; 0x4c
  4030d2:	9000      	str	r0, [sp, #0]
  4030d4:	9808      	ldr	r0, [sp, #32]
  4030d6:	0100      	lsls	r0, r0, #4
  4030d8:	4c50      	ldr	r4, [pc, #320]	; (40321c <task_bme+0x2f0>)
  4030da:	47a0      	blx	r4
  4030dc:	0a00      	lsrs	r0, r0, #8
  4030de:	ac1a      	add	r4, sp, #104	; 0x68
  4030e0:	f844 0d48 	str.w	r0, [r4, #-72]!
			xQueueSend(xQueuePress, &press, NULL);
  4030e4:	2300      	movs	r3, #0
  4030e6:	461a      	mov	r2, r3
  4030e8:	4621      	mov	r1, r4
  4030ea:	4832      	ldr	r0, [pc, #200]	; (4031b4 <task_bme+0x288>)
  4030ec:	6800      	ldr	r0, [r0, #0]
  4030ee:	f8df 8134 	ldr.w	r8, [pc, #308]	; 403224 <task_bme+0x2f8>
  4030f2:	47c0      	blx	r8
			xQueueSend(xQueueSD_press, &press, NULL);
  4030f4:	2300      	movs	r3, #0
  4030f6:	461a      	mov	r2, r3
  4030f8:	4621      	mov	r1, r4
  4030fa:	4831      	ldr	r0, [pc, #196]	; (4031c0 <task_bme+0x294>)
  4030fc:	6800      	ldr	r0, [r0, #0]
  4030fe:	47c0      	blx	r8
  403100:	e040      	b.n	403184 <task_bme+0x258>
			humid = bme280_compensate_H_int32((int32_t)humid << 4, dig_H1, dig_H2, dig_H3, dig_H4, dig_H5, dig_H6)/1024;
  403102:	f89d 302c 	ldrb.w	r3, [sp, #44]	; 0x2c
  403106:	f9bd 2030 	ldrsh.w	r2, [sp, #48]	; 0x30
  40310a:	f89d 1034 	ldrb.w	r1, [sp, #52]	; 0x34
  40310e:	2000      	movs	r0, #0
  403110:	9002      	str	r0, [sp, #8]
  403112:	9001      	str	r0, [sp, #4]
  403114:	f9bd 0028 	ldrsh.w	r0, [sp, #40]	; 0x28
  403118:	9000      	str	r0, [sp, #0]
  40311a:	9807      	ldr	r0, [sp, #28]
  40311c:	0100      	lsls	r0, r0, #4
  40311e:	4c40      	ldr	r4, [pc, #256]	; (403220 <task_bme+0x2f4>)
  403120:	47a0      	blx	r4
  403122:	0a80      	lsrs	r0, r0, #10
  403124:	ac1a      	add	r4, sp, #104	; 0x68
  403126:	f844 0d4c 	str.w	r0, [r4, #-76]!
			xQueueSend(xQueueHumid, &humid, NULL);
  40312a:	2300      	movs	r3, #0
  40312c:	461a      	mov	r2, r3
  40312e:	4621      	mov	r1, r4
  403130:	4821      	ldr	r0, [pc, #132]	; (4031b8 <task_bme+0x28c>)
  403132:	6800      	ldr	r0, [r0, #0]
  403134:	f8df 80ec 	ldr.w	r8, [pc, #236]	; 403224 <task_bme+0x2f8>
  403138:	47c0      	blx	r8
			xQueueSend(xQueueSD_humid, &humid, NULL);
  40313a:	2300      	movs	r3, #0
  40313c:	461a      	mov	r2, r3
  40313e:	4621      	mov	r1, r4
  403140:	4820      	ldr	r0, [pc, #128]	; (4031c4 <task_bme+0x298>)
  403142:	6800      	ldr	r0, [r0, #0]
  403144:	47c0      	blx	r8
  403146:	e029      	b.n	40319c <task_bme+0x270>
		port->PIO_SODR = mask;
  403148:	f44f 7380 	mov.w	r3, #256	; 0x100
  40314c:	632b      	str	r3, [r5, #48]	; 0x30
		vTaskDelay(1000/portTICK_PERIOD_MS);
  40314e:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
  403152:	4b27      	ldr	r3, [pc, #156]	; (4031f0 <task_bme+0x2c4>)
  403154:	4798      	blx	r3
		if (bme280_i2c_read_temp(&temp))
  403156:	a809      	add	r0, sp, #36	; 0x24
  403158:	47b0      	blx	r6
  40315a:	2800      	cmp	r0, #0
  40315c:	d081      	beq.n	403062 <task_bme+0x136>
		xSemaphoreGive(xSemaphore_erroTemp);
  40315e:	2300      	movs	r3, #0
  403160:	461a      	mov	r2, r3
  403162:	4619      	mov	r1, r3
  403164:	4818      	ldr	r0, [pc, #96]	; (4031c8 <task_bme+0x29c>)
  403166:	6800      	ldr	r0, [r0, #0]
  403168:	4c2e      	ldr	r4, [pc, #184]	; (403224 <task_bme+0x2f8>)
  40316a:	47a0      	blx	r4
		if (bme280_i2c_read_press(&press))
  40316c:	a808      	add	r0, sp, #32
  40316e:	4b2e      	ldr	r3, [pc, #184]	; (403228 <task_bme+0x2fc>)
  403170:	4798      	blx	r3
  403172:	2800      	cmp	r0, #0
  403174:	d096      	beq.n	4030a4 <task_bme+0x178>
		xSemaphoreGive(xSemaphore_erroPress);
  403176:	2300      	movs	r3, #0
  403178:	461a      	mov	r2, r3
  40317a:	4619      	mov	r1, r3
  40317c:	4813      	ldr	r0, [pc, #76]	; (4031cc <task_bme+0x2a0>)
  40317e:	6800      	ldr	r0, [r0, #0]
  403180:	4c28      	ldr	r4, [pc, #160]	; (403224 <task_bme+0x2f8>)
  403182:	47a0      	blx	r4
		if (bme280_i2c_read_humid(&humid))
  403184:	a807      	add	r0, sp, #28
  403186:	4b29      	ldr	r3, [pc, #164]	; (40322c <task_bme+0x300>)
  403188:	4798      	blx	r3
  40318a:	2800      	cmp	r0, #0
  40318c:	d0b9      	beq.n	403102 <task_bme+0x1d6>
		xSemaphoreGive(xSemaphore_erroHumid);
  40318e:	2300      	movs	r3, #0
  403190:	461a      	mov	r2, r3
  403192:	4619      	mov	r1, r3
  403194:	480e      	ldr	r0, [pc, #56]	; (4031d0 <task_bme+0x2a4>)
  403196:	6800      	ldr	r0, [r0, #0]
  403198:	4c22      	ldr	r4, [pc, #136]	; (403224 <task_bme+0x2f8>)
  40319a:	47a0      	blx	r4
	if (port->PIO_PDSR & arch_ioport_pin_to_mask(pin)) {
  40319c:	6beb      	ldr	r3, [r5, #60]	; 0x3c
  40319e:	f413 7f80 	tst.w	r3, #256	; 0x100
  4031a2:	d0d1      	beq.n	403148 <task_bme+0x21c>
		port->PIO_CODR = mask;
  4031a4:	f44f 7380 	mov.w	r3, #256	; 0x100
  4031a8:	636b      	str	r3, [r5, #52]	; 0x34
  4031aa:	e7d0      	b.n	40314e <task_bme+0x222>
  4031ac:	004006cd 	.word	0x004006cd
  4031b0:	2040c44c 	.word	0x2040c44c
  4031b4:	2040c440 	.word	0x2040c440
  4031b8:	2040c438 	.word	0x2040c438
  4031bc:	2040c42c 	.word	0x2040c42c
  4031c0:	2040c420 	.word	0x2040c420
  4031c4:	2040c424 	.word	0x2040c424
  4031c8:	2040c434 	.word	0x2040c434
  4031cc:	2040c418 	.word	0x2040c418
  4031d0:	2040c448 	.word	0x2040c448
  4031d4:	004029dd 	.word	0x004029dd
  4031d8:	00402979 	.word	0x00402979
  4031dc:	00406660 	.word	0x00406660
  4031e0:	00403791 	.word	0x00403791
  4031e4:	00402a09 	.word	0x00402a09
  4031e8:	00402ba1 	.word	0x00402ba1
  4031ec:	00406670 	.word	0x00406670
  4031f0:	00401069 	.word	0x00401069
  4031f4:	00406688 	.word	0x00406688
  4031f8:	00402a8d 	.word	0x00402a8d
  4031fc:	00402bd5 	.word	0x00402bd5
  403200:	00402c21 	.word	0x00402c21
  403204:	00402cb9 	.word	0x00402cb9
  403208:	00402c6d 	.word	0x00402c6d
  40320c:	00402ac9 	.word	0x00402ac9
  403210:	51eb851f 	.word	0x51eb851f
  403214:	400e1200 	.word	0x400e1200
  403218:	00402ce5 	.word	0x00402ce5
  40321c:	00402d1d 	.word	0x00402d1d
  403220:	00402eb5 	.word	0x00402eb5
  403224:	0040071d 	.word	0x0040071d
  403228:	00402b11 	.word	0x00402b11
  40322c:	00402b59 	.word	0x00402b59

00403230 <vApplicationStackOverflowHook>:
{
  403230:	b508      	push	{r3, lr}
	printf("stack overflow %x %s\r\n", pxTask, (portCHAR *)pcTaskName);
  403232:	460a      	mov	r2, r1
  403234:	4601      	mov	r1, r0
  403236:	4802      	ldr	r0, [pc, #8]	; (403240 <vApplicationStackOverflowHook+0x10>)
  403238:	4b02      	ldr	r3, [pc, #8]	; (403244 <vApplicationStackOverflowHook+0x14>)
  40323a:	4798      	blx	r3
  40323c:	e7fe      	b.n	40323c <vApplicationStackOverflowHook+0xc>
  40323e:	bf00      	nop
  403240:	004066b4 	.word	0x004066b4
  403244:	00403791 	.word	0x00403791

00403248 <vApplicationTickHook>:
{
  403248:	4770      	bx	lr

0040324a <vApplicationMallocFailedHook>:
{
  40324a:	4770      	bx	lr

0040324c <main>:
*  \brief FreeRTOS Real Time Kernel example entry point.
*
*  \return Unused (ANSI-C compatibility).
*/
int main(void)
{
  40324c:	b580      	push	{r7, lr}
  40324e:	b08a      	sub	sp, #40	; 0x28
	/* Initialize the SAM system */
	sysclk_init();
  403250:	4b39      	ldr	r3, [pc, #228]	; (403338 <main+0xec>)
  403252:	4798      	blx	r3
	board_init();
  403254:	4b39      	ldr	r3, [pc, #228]	; (40333c <main+0xf0>)
  403256:	4798      	blx	r3
  403258:	200b      	movs	r0, #11
  40325a:	4e39      	ldr	r6, [pc, #228]	; (403340 <main+0xf4>)
  40325c:	47b0      	blx	r6
  40325e:	200a      	movs	r0, #10
  403260:	47b0      	blx	r6
	pio_set_peripheral(PIOB, PIO_PERIPH_D, PIO_PB4);  // RX
  403262:	2210      	movs	r2, #16
  403264:	f04f 5100 	mov.w	r1, #536870912	; 0x20000000
  403268:	4836      	ldr	r0, [pc, #216]	; (403344 <main+0xf8>)
  40326a:	4c37      	ldr	r4, [pc, #220]	; (403348 <main+0xfc>)
  40326c:	47a0      	blx	r4
	pio_set_peripheral(PIOA, PIO_PERIPH_A, PIO_PA21); // TX
  40326e:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
  403272:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
  403276:	4835      	ldr	r0, [pc, #212]	; (40334c <main+0x100>)
  403278:	47a0      	blx	r4
	MATRIX->CCFG_SYSIO |= CCFG_SYSIO_SYSIO4;
  40327a:	4a35      	ldr	r2, [pc, #212]	; (403350 <main+0x104>)
  40327c:	f8d2 3114 	ldr.w	r3, [r2, #276]	; 0x114
  403280:	f043 0310 	orr.w	r3, r3, #16
  403284:	f8c2 3114 	str.w	r3, [r2, #276]	; 0x114
  403288:	200e      	movs	r0, #14
  40328a:	47b0      	blx	r6
 * \param opt         Options needed to set up RS232 communication (see \ref usart_options_t).
 *
 */
static inline void stdio_serial_init(volatile void *usart, const usart_serial_options_t *opt)
{
	stdio_base = (void *)usart;
  40328c:	4d31      	ldr	r5, [pc, #196]	; (403354 <main+0x108>)
  40328e:	4b32      	ldr	r3, [pc, #200]	; (403358 <main+0x10c>)
  403290:	601d      	str	r5, [r3, #0]
	ptr_put = (int (*)(void volatile*,char))&usart_serial_putchar;
  403292:	4a32      	ldr	r2, [pc, #200]	; (40335c <main+0x110>)
  403294:	4b32      	ldr	r3, [pc, #200]	; (403360 <main+0x114>)
  403296:	601a      	str	r2, [r3, #0]
	ptr_get = (void (*)(void volatile*,char*))&usart_serial_getchar;
  403298:	4a32      	ldr	r2, [pc, #200]	; (403364 <main+0x118>)
  40329a:	4b33      	ldr	r3, [pc, #204]	; (403368 <main+0x11c>)
  40329c:	601a      	str	r2, [r3, #0]
	usart_settings.baudrate = opt->baudrate;
  40329e:	f44f 33e1 	mov.w	r3, #115200	; 0x1c200
  4032a2:	9304      	str	r3, [sp, #16]
	usart_settings.char_length = opt->charlength;
  4032a4:	23c0      	movs	r3, #192	; 0xc0
  4032a6:	9305      	str	r3, [sp, #20]
	usart_settings.parity_type = opt->paritytype;
  4032a8:	f44f 6700 	mov.w	r7, #2048	; 0x800
  4032ac:	9706      	str	r7, [sp, #24]
	usart_settings.stop_bits= opt->stopbits;
  4032ae:	2400      	movs	r4, #0
  4032b0:	9407      	str	r4, [sp, #28]
	usart_settings.channel_mode= US_MR_CHMODE_NORMAL;
  4032b2:	9408      	str	r4, [sp, #32]
  4032b4:	200e      	movs	r0, #14
  4032b6:	47b0      	blx	r6
		usart_init_rs232(p_usart, &usart_settings,
  4032b8:	4a2c      	ldr	r2, [pc, #176]	; (40336c <main+0x120>)
  4032ba:	a904      	add	r1, sp, #16
  4032bc:	4628      	mov	r0, r5
  4032be:	4b2c      	ldr	r3, [pc, #176]	; (403370 <main+0x124>)
  4032c0:	4798      	blx	r3
		usart_enable_tx(p_usart);
  4032c2:	4628      	mov	r0, r5
  4032c4:	4b2b      	ldr	r3, [pc, #172]	; (403374 <main+0x128>)
  4032c6:	4798      	blx	r3
		usart_enable_rx(p_usart);
  4032c8:	4628      	mov	r0, r5
  4032ca:	4b2b      	ldr	r3, [pc, #172]	; (403378 <main+0x12c>)
  4032cc:	4798      	blx	r3
	fdevopen((int (*)(char, FILE*))(_write),(int (*)(FILE*))(_read));
#  endif
#  if UC3 || SAM
	// For AVR32 and SAM GCC
	// Specify that stdout and stdin should not be buffered.
	setbuf(stdout, NULL);
  4032ce:	4e2b      	ldr	r6, [pc, #172]	; (40337c <main+0x130>)
  4032d0:	6833      	ldr	r3, [r6, #0]
  4032d2:	4621      	mov	r1, r4
  4032d4:	6898      	ldr	r0, [r3, #8]
  4032d6:	4d2a      	ldr	r5, [pc, #168]	; (403380 <main+0x134>)
  4032d8:	47a8      	blx	r5
	setbuf(stdin, NULL);
  4032da:	6833      	ldr	r3, [r6, #0]
  4032dc:	4621      	mov	r1, r4
  4032de:	6858      	ldr	r0, [r3, #4]
  4032e0:	47a8      	blx	r5

	/* Initialize the console uart */
	configure_console();
	
	/* Output demo information. */
	printf("-- Freertos Example --\n\r");
  4032e2:	4828      	ldr	r0, [pc, #160]	; (403384 <main+0x138>)
  4032e4:	4d28      	ldr	r5, [pc, #160]	; (403388 <main+0x13c>)
  4032e6:	47a8      	blx	r5
	printf("-- %s\n\r", BOARD_NAME);
  4032e8:	4928      	ldr	r1, [pc, #160]	; (40338c <main+0x140>)
  4032ea:	4829      	ldr	r0, [pc, #164]	; (403390 <main+0x144>)
  4032ec:	47a8      	blx	r5
	printf("-- Compiled: %s %s --\n\r", __DATE__, __TIME__);
  4032ee:	4a29      	ldr	r2, [pc, #164]	; (403394 <main+0x148>)
  4032f0:	4929      	ldr	r1, [pc, #164]	; (403398 <main+0x14c>)
  4032f2:	482a      	ldr	r0, [pc, #168]	; (40339c <main+0x150>)
  4032f4:	47a8      	blx	r5

	/* Create task to make led blink */
	if (xTaskCreate(task_bme, "Bme280", task_bme_STACK_SIZE, NULL,
  4032f6:	9403      	str	r4, [sp, #12]
  4032f8:	9402      	str	r4, [sp, #8]
  4032fa:	9401      	str	r4, [sp, #4]
  4032fc:	9400      	str	r4, [sp, #0]
  4032fe:	4623      	mov	r3, r4
  403300:	463a      	mov	r2, r7
  403302:	4927      	ldr	r1, [pc, #156]	; (4033a0 <main+0x154>)
  403304:	4827      	ldr	r0, [pc, #156]	; (4033a4 <main+0x158>)
  403306:	4c28      	ldr	r4, [pc, #160]	; (4033a8 <main+0x15c>)
  403308:	47a0      	blx	r4
  40330a:	2801      	cmp	r0, #1
  40330c:	d001      	beq.n	403312 <main+0xc6>
	task_bme_STACK_PRIORITY, NULL) != pdPASS) {
		printf("Failed to create test bme task\r\n");
  40330e:	4827      	ldr	r0, [pc, #156]	; (4033ac <main+0x160>)
  403310:	47a8      	blx	r5
	}
	
	if (xTaskCreate(task_UART, "UART", task_UART_STACK_SIZE, NULL,
  403312:	2300      	movs	r3, #0
  403314:	9303      	str	r3, [sp, #12]
  403316:	9302      	str	r3, [sp, #8]
  403318:	9301      	str	r3, [sp, #4]
  40331a:	9300      	str	r3, [sp, #0]
  40331c:	f44f 6200 	mov.w	r2, #2048	; 0x800
  403320:	4923      	ldr	r1, [pc, #140]	; (4033b0 <main+0x164>)
  403322:	4824      	ldr	r0, [pc, #144]	; (4033b4 <main+0x168>)
  403324:	4c20      	ldr	r4, [pc, #128]	; (4033a8 <main+0x15c>)
  403326:	47a0      	blx	r4
  403328:	2801      	cmp	r0, #1
  40332a:	d002      	beq.n	403332 <main+0xe6>
	task_UART_STACK_PRIORITY, NULL) != pdPASS) {
		printf("Failed to create test UART task\r\n");
  40332c:	4822      	ldr	r0, [pc, #136]	; (4033b8 <main+0x16c>)
  40332e:	4b16      	ldr	r3, [pc, #88]	; (403388 <main+0x13c>)
  403330:	4798      	blx	r3
// 	task_SD_STACK_PRIORITY, NULL) != pdPASS) {
// 		printf("Failed to create test SD task\r\n");
// 	}

	/* Start the scheduler. */
	vTaskStartScheduler();
  403332:	4b22      	ldr	r3, [pc, #136]	; (4033bc <main+0x170>)
  403334:	4798      	blx	r3
  403336:	e7fe      	b.n	403336 <main+0xea>
  403338:	00401b45 	.word	0x00401b45
  40333c:	00401c45 	.word	0x00401c45
  403340:	00402299 	.word	0x00402299
  403344:	400e1000 	.word	0x400e1000
  403348:	00401f19 	.word	0x00401f19
  40334c:	400e0e00 	.word	0x400e0e00
  403350:	40088000 	.word	0x40088000
  403354:	40028000 	.word	0x40028000
  403358:	2040c40c 	.word	0x2040c40c
  40335c:	00402855 	.word	0x00402855
  403360:	2040c408 	.word	0x2040c408
  403364:	00402779 	.word	0x00402779
  403368:	2040c404 	.word	0x2040c404
  40336c:	08f0d180 	.word	0x08f0d180
  403370:	00402361 	.word	0x00402361
  403374:	004023b5 	.word	0x004023b5
  403378:	004023bb 	.word	0x004023bb
  40337c:	2040000c 	.word	0x2040000c
  403380:	00403989 	.word	0x00403989
  403384:	004063fc 	.word	0x004063fc
  403388:	00403791 	.word	0x00403791
  40338c:	00406418 	.word	0x00406418
  403390:	00406424 	.word	0x00406424
  403394:	004064b4 	.word	0x004064b4
  403398:	004064c0 	.word	0x004064c0
  40339c:	004064cc 	.word	0x004064cc
  4033a0:	0040642c 	.word	0x0040642c
  4033a4:	00402f2d 	.word	0x00402f2d
  4033a8:	00400ba5 	.word	0x00400ba5
  4033ac:	00406434 	.word	0x00406434
  4033b0:	00406458 	.word	0x00406458
  4033b4:	004026a1 	.word	0x004026a1
  4033b8:	00406460 	.word	0x00406460
  4033bc:	00400da1 	.word	0x00400da1

004033c0 <__aeabi_ldivmod>:
  4033c0:	b97b      	cbnz	r3, 4033e2 <__aeabi_ldivmod+0x22>
  4033c2:	b972      	cbnz	r2, 4033e2 <__aeabi_ldivmod+0x22>
  4033c4:	2900      	cmp	r1, #0
  4033c6:	bfbe      	ittt	lt
  4033c8:	2000      	movlt	r0, #0
  4033ca:	f04f 4100 	movlt.w	r1, #2147483648	; 0x80000000
  4033ce:	e006      	blt.n	4033de <__aeabi_ldivmod+0x1e>
  4033d0:	bf08      	it	eq
  4033d2:	2800      	cmpeq	r0, #0
  4033d4:	bf1c      	itt	ne
  4033d6:	f06f 4100 	mvnne.w	r1, #2147483648	; 0x80000000
  4033da:	f04f 30ff 	movne.w	r0, #4294967295
  4033de:	f000 b9ad 	b.w	40373c <__aeabi_idiv0>
  4033e2:	f1ad 0c08 	sub.w	ip, sp, #8
  4033e6:	e96d ce04 	strd	ip, lr, [sp, #-16]!
  4033ea:	2900      	cmp	r1, #0
  4033ec:	db09      	blt.n	403402 <__aeabi_ldivmod+0x42>
  4033ee:	2b00      	cmp	r3, #0
  4033f0:	db1a      	blt.n	403428 <__aeabi_ldivmod+0x68>
  4033f2:	f000 f835 	bl	403460 <__udivmoddi4>
  4033f6:	f8dd e004 	ldr.w	lr, [sp, #4]
  4033fa:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
  4033fe:	b004      	add	sp, #16
  403400:	4770      	bx	lr
  403402:	4240      	negs	r0, r0
  403404:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
  403408:	2b00      	cmp	r3, #0
  40340a:	db1b      	blt.n	403444 <__aeabi_ldivmod+0x84>
  40340c:	f000 f828 	bl	403460 <__udivmoddi4>
  403410:	f8dd e004 	ldr.w	lr, [sp, #4]
  403414:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
  403418:	b004      	add	sp, #16
  40341a:	4240      	negs	r0, r0
  40341c:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
  403420:	4252      	negs	r2, r2
  403422:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
  403426:	4770      	bx	lr
  403428:	4252      	negs	r2, r2
  40342a:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
  40342e:	f000 f817 	bl	403460 <__udivmoddi4>
  403432:	f8dd e004 	ldr.w	lr, [sp, #4]
  403436:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
  40343a:	b004      	add	sp, #16
  40343c:	4240      	negs	r0, r0
  40343e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
  403442:	4770      	bx	lr
  403444:	4252      	negs	r2, r2
  403446:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
  40344a:	f000 f809 	bl	403460 <__udivmoddi4>
  40344e:	f8dd e004 	ldr.w	lr, [sp, #4]
  403452:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
  403456:	b004      	add	sp, #16
  403458:	4252      	negs	r2, r2
  40345a:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
  40345e:	4770      	bx	lr

00403460 <__udivmoddi4>:
  403460:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  403464:	468c      	mov	ip, r1
  403466:	460d      	mov	r5, r1
  403468:	4604      	mov	r4, r0
  40346a:	9e08      	ldr	r6, [sp, #32]
  40346c:	2b00      	cmp	r3, #0
  40346e:	d151      	bne.n	403514 <__udivmoddi4+0xb4>
  403470:	428a      	cmp	r2, r1
  403472:	4617      	mov	r7, r2
  403474:	d96d      	bls.n	403552 <__udivmoddi4+0xf2>
  403476:	fab2 fe82 	clz	lr, r2
  40347a:	f1be 0f00 	cmp.w	lr, #0
  40347e:	d00b      	beq.n	403498 <__udivmoddi4+0x38>
  403480:	f1ce 0c20 	rsb	ip, lr, #32
  403484:	fa01 f50e 	lsl.w	r5, r1, lr
  403488:	fa20 fc0c 	lsr.w	ip, r0, ip
  40348c:	fa02 f70e 	lsl.w	r7, r2, lr
  403490:	ea4c 0c05 	orr.w	ip, ip, r5
  403494:	fa00 f40e 	lsl.w	r4, r0, lr
  403498:	ea4f 4a17 	mov.w	sl, r7, lsr #16
  40349c:	0c25      	lsrs	r5, r4, #16
  40349e:	fbbc f8fa 	udiv	r8, ip, sl
  4034a2:	fa1f f987 	uxth.w	r9, r7
  4034a6:	fb0a cc18 	mls	ip, sl, r8, ip
  4034aa:	ea45 450c 	orr.w	r5, r5, ip, lsl #16
  4034ae:	fb08 f309 	mul.w	r3, r8, r9
  4034b2:	42ab      	cmp	r3, r5
  4034b4:	d90a      	bls.n	4034cc <__udivmoddi4+0x6c>
  4034b6:	19ed      	adds	r5, r5, r7
  4034b8:	f108 32ff 	add.w	r2, r8, #4294967295
  4034bc:	f080 8123 	bcs.w	403706 <__udivmoddi4+0x2a6>
  4034c0:	42ab      	cmp	r3, r5
  4034c2:	f240 8120 	bls.w	403706 <__udivmoddi4+0x2a6>
  4034c6:	f1a8 0802 	sub.w	r8, r8, #2
  4034ca:	443d      	add	r5, r7
  4034cc:	1aed      	subs	r5, r5, r3
  4034ce:	b2a4      	uxth	r4, r4
  4034d0:	fbb5 f0fa 	udiv	r0, r5, sl
  4034d4:	fb0a 5510 	mls	r5, sl, r0, r5
  4034d8:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
  4034dc:	fb00 f909 	mul.w	r9, r0, r9
  4034e0:	45a1      	cmp	r9, r4
  4034e2:	d909      	bls.n	4034f8 <__udivmoddi4+0x98>
  4034e4:	19e4      	adds	r4, r4, r7
  4034e6:	f100 33ff 	add.w	r3, r0, #4294967295
  4034ea:	f080 810a 	bcs.w	403702 <__udivmoddi4+0x2a2>
  4034ee:	45a1      	cmp	r9, r4
  4034f0:	f240 8107 	bls.w	403702 <__udivmoddi4+0x2a2>
  4034f4:	3802      	subs	r0, #2
  4034f6:	443c      	add	r4, r7
  4034f8:	eba4 0409 	sub.w	r4, r4, r9
  4034fc:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
  403500:	2100      	movs	r1, #0
  403502:	2e00      	cmp	r6, #0
  403504:	d061      	beq.n	4035ca <__udivmoddi4+0x16a>
  403506:	fa24 f40e 	lsr.w	r4, r4, lr
  40350a:	2300      	movs	r3, #0
  40350c:	6034      	str	r4, [r6, #0]
  40350e:	6073      	str	r3, [r6, #4]
  403510:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  403514:	428b      	cmp	r3, r1
  403516:	d907      	bls.n	403528 <__udivmoddi4+0xc8>
  403518:	2e00      	cmp	r6, #0
  40351a:	d054      	beq.n	4035c6 <__udivmoddi4+0x166>
  40351c:	2100      	movs	r1, #0
  40351e:	e886 0021 	stmia.w	r6, {r0, r5}
  403522:	4608      	mov	r0, r1
  403524:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  403528:	fab3 f183 	clz	r1, r3
  40352c:	2900      	cmp	r1, #0
  40352e:	f040 808e 	bne.w	40364e <__udivmoddi4+0x1ee>
  403532:	42ab      	cmp	r3, r5
  403534:	d302      	bcc.n	40353c <__udivmoddi4+0xdc>
  403536:	4282      	cmp	r2, r0
  403538:	f200 80fa 	bhi.w	403730 <__udivmoddi4+0x2d0>
  40353c:	1a84      	subs	r4, r0, r2
  40353e:	eb65 0503 	sbc.w	r5, r5, r3
  403542:	2001      	movs	r0, #1
  403544:	46ac      	mov	ip, r5
  403546:	2e00      	cmp	r6, #0
  403548:	d03f      	beq.n	4035ca <__udivmoddi4+0x16a>
  40354a:	e886 1010 	stmia.w	r6, {r4, ip}
  40354e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  403552:	b912      	cbnz	r2, 40355a <__udivmoddi4+0xfa>
  403554:	2701      	movs	r7, #1
  403556:	fbb7 f7f2 	udiv	r7, r7, r2
  40355a:	fab7 fe87 	clz	lr, r7
  40355e:	f1be 0f00 	cmp.w	lr, #0
  403562:	d134      	bne.n	4035ce <__udivmoddi4+0x16e>
  403564:	1beb      	subs	r3, r5, r7
  403566:	0c3a      	lsrs	r2, r7, #16
  403568:	fa1f fc87 	uxth.w	ip, r7
  40356c:	2101      	movs	r1, #1
  40356e:	fbb3 f8f2 	udiv	r8, r3, r2
  403572:	0c25      	lsrs	r5, r4, #16
  403574:	fb02 3318 	mls	r3, r2, r8, r3
  403578:	ea45 4503 	orr.w	r5, r5, r3, lsl #16
  40357c:	fb0c f308 	mul.w	r3, ip, r8
  403580:	42ab      	cmp	r3, r5
  403582:	d907      	bls.n	403594 <__udivmoddi4+0x134>
  403584:	19ed      	adds	r5, r5, r7
  403586:	f108 30ff 	add.w	r0, r8, #4294967295
  40358a:	d202      	bcs.n	403592 <__udivmoddi4+0x132>
  40358c:	42ab      	cmp	r3, r5
  40358e:	f200 80d1 	bhi.w	403734 <__udivmoddi4+0x2d4>
  403592:	4680      	mov	r8, r0
  403594:	1aed      	subs	r5, r5, r3
  403596:	b2a3      	uxth	r3, r4
  403598:	fbb5 f0f2 	udiv	r0, r5, r2
  40359c:	fb02 5510 	mls	r5, r2, r0, r5
  4035a0:	ea43 4405 	orr.w	r4, r3, r5, lsl #16
  4035a4:	fb0c fc00 	mul.w	ip, ip, r0
  4035a8:	45a4      	cmp	ip, r4
  4035aa:	d907      	bls.n	4035bc <__udivmoddi4+0x15c>
  4035ac:	19e4      	adds	r4, r4, r7
  4035ae:	f100 33ff 	add.w	r3, r0, #4294967295
  4035b2:	d202      	bcs.n	4035ba <__udivmoddi4+0x15a>
  4035b4:	45a4      	cmp	ip, r4
  4035b6:	f200 80b8 	bhi.w	40372a <__udivmoddi4+0x2ca>
  4035ba:	4618      	mov	r0, r3
  4035bc:	eba4 040c 	sub.w	r4, r4, ip
  4035c0:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
  4035c4:	e79d      	b.n	403502 <__udivmoddi4+0xa2>
  4035c6:	4631      	mov	r1, r6
  4035c8:	4630      	mov	r0, r6
  4035ca:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  4035ce:	f1ce 0420 	rsb	r4, lr, #32
  4035d2:	fa05 f30e 	lsl.w	r3, r5, lr
  4035d6:	fa07 f70e 	lsl.w	r7, r7, lr
  4035da:	fa20 f804 	lsr.w	r8, r0, r4
  4035de:	0c3a      	lsrs	r2, r7, #16
  4035e0:	fa25 f404 	lsr.w	r4, r5, r4
  4035e4:	ea48 0803 	orr.w	r8, r8, r3
  4035e8:	fbb4 f1f2 	udiv	r1, r4, r2
  4035ec:	ea4f 4518 	mov.w	r5, r8, lsr #16
  4035f0:	fb02 4411 	mls	r4, r2, r1, r4
  4035f4:	fa1f fc87 	uxth.w	ip, r7
  4035f8:	ea45 4504 	orr.w	r5, r5, r4, lsl #16
  4035fc:	fb01 f30c 	mul.w	r3, r1, ip
  403600:	42ab      	cmp	r3, r5
  403602:	fa00 f40e 	lsl.w	r4, r0, lr
  403606:	d909      	bls.n	40361c <__udivmoddi4+0x1bc>
  403608:	19ed      	adds	r5, r5, r7
  40360a:	f101 30ff 	add.w	r0, r1, #4294967295
  40360e:	f080 808a 	bcs.w	403726 <__udivmoddi4+0x2c6>
  403612:	42ab      	cmp	r3, r5
  403614:	f240 8087 	bls.w	403726 <__udivmoddi4+0x2c6>
  403618:	3902      	subs	r1, #2
  40361a:	443d      	add	r5, r7
  40361c:	1aeb      	subs	r3, r5, r3
  40361e:	fa1f f588 	uxth.w	r5, r8
  403622:	fbb3 f0f2 	udiv	r0, r3, r2
  403626:	fb02 3310 	mls	r3, r2, r0, r3
  40362a:	ea45 4503 	orr.w	r5, r5, r3, lsl #16
  40362e:	fb00 f30c 	mul.w	r3, r0, ip
  403632:	42ab      	cmp	r3, r5
  403634:	d907      	bls.n	403646 <__udivmoddi4+0x1e6>
  403636:	19ed      	adds	r5, r5, r7
  403638:	f100 38ff 	add.w	r8, r0, #4294967295
  40363c:	d26f      	bcs.n	40371e <__udivmoddi4+0x2be>
  40363e:	42ab      	cmp	r3, r5
  403640:	d96d      	bls.n	40371e <__udivmoddi4+0x2be>
  403642:	3802      	subs	r0, #2
  403644:	443d      	add	r5, r7
  403646:	1aeb      	subs	r3, r5, r3
  403648:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
  40364c:	e78f      	b.n	40356e <__udivmoddi4+0x10e>
  40364e:	f1c1 0720 	rsb	r7, r1, #32
  403652:	fa22 f807 	lsr.w	r8, r2, r7
  403656:	408b      	lsls	r3, r1
  403658:	fa05 f401 	lsl.w	r4, r5, r1
  40365c:	ea48 0303 	orr.w	r3, r8, r3
  403660:	fa20 fe07 	lsr.w	lr, r0, r7
  403664:	ea4f 4c13 	mov.w	ip, r3, lsr #16
  403668:	40fd      	lsrs	r5, r7
  40366a:	ea4e 0e04 	orr.w	lr, lr, r4
  40366e:	fbb5 f9fc 	udiv	r9, r5, ip
  403672:	ea4f 441e 	mov.w	r4, lr, lsr #16
  403676:	fb0c 5519 	mls	r5, ip, r9, r5
  40367a:	fa1f f883 	uxth.w	r8, r3
  40367e:	ea44 4505 	orr.w	r5, r4, r5, lsl #16
  403682:	fb09 f408 	mul.w	r4, r9, r8
  403686:	42ac      	cmp	r4, r5
  403688:	fa02 f201 	lsl.w	r2, r2, r1
  40368c:	fa00 fa01 	lsl.w	sl, r0, r1
  403690:	d908      	bls.n	4036a4 <__udivmoddi4+0x244>
  403692:	18ed      	adds	r5, r5, r3
  403694:	f109 30ff 	add.w	r0, r9, #4294967295
  403698:	d243      	bcs.n	403722 <__udivmoddi4+0x2c2>
  40369a:	42ac      	cmp	r4, r5
  40369c:	d941      	bls.n	403722 <__udivmoddi4+0x2c2>
  40369e:	f1a9 0902 	sub.w	r9, r9, #2
  4036a2:	441d      	add	r5, r3
  4036a4:	1b2d      	subs	r5, r5, r4
  4036a6:	fa1f fe8e 	uxth.w	lr, lr
  4036aa:	fbb5 f0fc 	udiv	r0, r5, ip
  4036ae:	fb0c 5510 	mls	r5, ip, r0, r5
  4036b2:	ea4e 4405 	orr.w	r4, lr, r5, lsl #16
  4036b6:	fb00 f808 	mul.w	r8, r0, r8
  4036ba:	45a0      	cmp	r8, r4
  4036bc:	d907      	bls.n	4036ce <__udivmoddi4+0x26e>
  4036be:	18e4      	adds	r4, r4, r3
  4036c0:	f100 35ff 	add.w	r5, r0, #4294967295
  4036c4:	d229      	bcs.n	40371a <__udivmoddi4+0x2ba>
  4036c6:	45a0      	cmp	r8, r4
  4036c8:	d927      	bls.n	40371a <__udivmoddi4+0x2ba>
  4036ca:	3802      	subs	r0, #2
  4036cc:	441c      	add	r4, r3
  4036ce:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
  4036d2:	eba4 0408 	sub.w	r4, r4, r8
  4036d6:	fba0 8902 	umull	r8, r9, r0, r2
  4036da:	454c      	cmp	r4, r9
  4036dc:	46c6      	mov	lr, r8
  4036de:	464d      	mov	r5, r9
  4036e0:	d315      	bcc.n	40370e <__udivmoddi4+0x2ae>
  4036e2:	d012      	beq.n	40370a <__udivmoddi4+0x2aa>
  4036e4:	b156      	cbz	r6, 4036fc <__udivmoddi4+0x29c>
  4036e6:	ebba 030e 	subs.w	r3, sl, lr
  4036ea:	eb64 0405 	sbc.w	r4, r4, r5
  4036ee:	fa04 f707 	lsl.w	r7, r4, r7
  4036f2:	40cb      	lsrs	r3, r1
  4036f4:	431f      	orrs	r7, r3
  4036f6:	40cc      	lsrs	r4, r1
  4036f8:	6037      	str	r7, [r6, #0]
  4036fa:	6074      	str	r4, [r6, #4]
  4036fc:	2100      	movs	r1, #0
  4036fe:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  403702:	4618      	mov	r0, r3
  403704:	e6f8      	b.n	4034f8 <__udivmoddi4+0x98>
  403706:	4690      	mov	r8, r2
  403708:	e6e0      	b.n	4034cc <__udivmoddi4+0x6c>
  40370a:	45c2      	cmp	sl, r8
  40370c:	d2ea      	bcs.n	4036e4 <__udivmoddi4+0x284>
  40370e:	ebb8 0e02 	subs.w	lr, r8, r2
  403712:	eb69 0503 	sbc.w	r5, r9, r3
  403716:	3801      	subs	r0, #1
  403718:	e7e4      	b.n	4036e4 <__udivmoddi4+0x284>
  40371a:	4628      	mov	r0, r5
  40371c:	e7d7      	b.n	4036ce <__udivmoddi4+0x26e>
  40371e:	4640      	mov	r0, r8
  403720:	e791      	b.n	403646 <__udivmoddi4+0x1e6>
  403722:	4681      	mov	r9, r0
  403724:	e7be      	b.n	4036a4 <__udivmoddi4+0x244>
  403726:	4601      	mov	r1, r0
  403728:	e778      	b.n	40361c <__udivmoddi4+0x1bc>
  40372a:	3802      	subs	r0, #2
  40372c:	443c      	add	r4, r7
  40372e:	e745      	b.n	4035bc <__udivmoddi4+0x15c>
  403730:	4608      	mov	r0, r1
  403732:	e708      	b.n	403546 <__udivmoddi4+0xe6>
  403734:	f1a8 0802 	sub.w	r8, r8, #2
  403738:	443d      	add	r5, r7
  40373a:	e72b      	b.n	403594 <__udivmoddi4+0x134>

0040373c <__aeabi_idiv0>:
  40373c:	4770      	bx	lr
  40373e:	bf00      	nop

00403740 <__libc_init_array>:
  403740:	b570      	push	{r4, r5, r6, lr}
  403742:	4e0f      	ldr	r6, [pc, #60]	; (403780 <__libc_init_array+0x40>)
  403744:	4d0f      	ldr	r5, [pc, #60]	; (403784 <__libc_init_array+0x44>)
  403746:	1b76      	subs	r6, r6, r5
  403748:	10b6      	asrs	r6, r6, #2
  40374a:	bf18      	it	ne
  40374c:	2400      	movne	r4, #0
  40374e:	d005      	beq.n	40375c <__libc_init_array+0x1c>
  403750:	3401      	adds	r4, #1
  403752:	f855 3b04 	ldr.w	r3, [r5], #4
  403756:	4798      	blx	r3
  403758:	42a6      	cmp	r6, r4
  40375a:	d1f9      	bne.n	403750 <__libc_init_array+0x10>
  40375c:	4e0a      	ldr	r6, [pc, #40]	; (403788 <__libc_init_array+0x48>)
  40375e:	4d0b      	ldr	r5, [pc, #44]	; (40378c <__libc_init_array+0x4c>)
  403760:	1b76      	subs	r6, r6, r5
  403762:	f003 f867 	bl	406834 <_init>
  403766:	10b6      	asrs	r6, r6, #2
  403768:	bf18      	it	ne
  40376a:	2400      	movne	r4, #0
  40376c:	d006      	beq.n	40377c <__libc_init_array+0x3c>
  40376e:	3401      	adds	r4, #1
  403770:	f855 3b04 	ldr.w	r3, [r5], #4
  403774:	4798      	blx	r3
  403776:	42a6      	cmp	r6, r4
  403778:	d1f9      	bne.n	40376e <__libc_init_array+0x2e>
  40377a:	bd70      	pop	{r4, r5, r6, pc}
  40377c:	bd70      	pop	{r4, r5, r6, pc}
  40377e:	bf00      	nop
  403780:	00406840 	.word	0x00406840
  403784:	00406840 	.word	0x00406840
  403788:	00406848 	.word	0x00406848
  40378c:	00406840 	.word	0x00406840

00403790 <iprintf>:
  403790:	b40f      	push	{r0, r1, r2, r3}
  403792:	b500      	push	{lr}
  403794:	4907      	ldr	r1, [pc, #28]	; (4037b4 <iprintf+0x24>)
  403796:	b083      	sub	sp, #12
  403798:	ab04      	add	r3, sp, #16
  40379a:	6808      	ldr	r0, [r1, #0]
  40379c:	f853 2b04 	ldr.w	r2, [r3], #4
  4037a0:	6881      	ldr	r1, [r0, #8]
  4037a2:	9301      	str	r3, [sp, #4]
  4037a4:	f000 fa7a 	bl	403c9c <_vfiprintf_r>
  4037a8:	b003      	add	sp, #12
  4037aa:	f85d eb04 	ldr.w	lr, [sp], #4
  4037ae:	b004      	add	sp, #16
  4037b0:	4770      	bx	lr
  4037b2:	bf00      	nop
  4037b4:	2040000c 	.word	0x2040000c

004037b8 <memcpy>:
  4037b8:	4684      	mov	ip, r0
  4037ba:	ea41 0300 	orr.w	r3, r1, r0
  4037be:	f013 0303 	ands.w	r3, r3, #3
  4037c2:	d16d      	bne.n	4038a0 <memcpy+0xe8>
  4037c4:	3a40      	subs	r2, #64	; 0x40
  4037c6:	d341      	bcc.n	40384c <memcpy+0x94>
  4037c8:	f851 3b04 	ldr.w	r3, [r1], #4
  4037cc:	f840 3b04 	str.w	r3, [r0], #4
  4037d0:	f851 3b04 	ldr.w	r3, [r1], #4
  4037d4:	f840 3b04 	str.w	r3, [r0], #4
  4037d8:	f851 3b04 	ldr.w	r3, [r1], #4
  4037dc:	f840 3b04 	str.w	r3, [r0], #4
  4037e0:	f851 3b04 	ldr.w	r3, [r1], #4
  4037e4:	f840 3b04 	str.w	r3, [r0], #4
  4037e8:	f851 3b04 	ldr.w	r3, [r1], #4
  4037ec:	f840 3b04 	str.w	r3, [r0], #4
  4037f0:	f851 3b04 	ldr.w	r3, [r1], #4
  4037f4:	f840 3b04 	str.w	r3, [r0], #4
  4037f8:	f851 3b04 	ldr.w	r3, [r1], #4
  4037fc:	f840 3b04 	str.w	r3, [r0], #4
  403800:	f851 3b04 	ldr.w	r3, [r1], #4
  403804:	f840 3b04 	str.w	r3, [r0], #4
  403808:	f851 3b04 	ldr.w	r3, [r1], #4
  40380c:	f840 3b04 	str.w	r3, [r0], #4
  403810:	f851 3b04 	ldr.w	r3, [r1], #4
  403814:	f840 3b04 	str.w	r3, [r0], #4
  403818:	f851 3b04 	ldr.w	r3, [r1], #4
  40381c:	f840 3b04 	str.w	r3, [r0], #4
  403820:	f851 3b04 	ldr.w	r3, [r1], #4
  403824:	f840 3b04 	str.w	r3, [r0], #4
  403828:	f851 3b04 	ldr.w	r3, [r1], #4
  40382c:	f840 3b04 	str.w	r3, [r0], #4
  403830:	f851 3b04 	ldr.w	r3, [r1], #4
  403834:	f840 3b04 	str.w	r3, [r0], #4
  403838:	f851 3b04 	ldr.w	r3, [r1], #4
  40383c:	f840 3b04 	str.w	r3, [r0], #4
  403840:	f851 3b04 	ldr.w	r3, [r1], #4
  403844:	f840 3b04 	str.w	r3, [r0], #4
  403848:	3a40      	subs	r2, #64	; 0x40
  40384a:	d2bd      	bcs.n	4037c8 <memcpy+0x10>
  40384c:	3230      	adds	r2, #48	; 0x30
  40384e:	d311      	bcc.n	403874 <memcpy+0xbc>
  403850:	f851 3b04 	ldr.w	r3, [r1], #4
  403854:	f840 3b04 	str.w	r3, [r0], #4
  403858:	f851 3b04 	ldr.w	r3, [r1], #4
  40385c:	f840 3b04 	str.w	r3, [r0], #4
  403860:	f851 3b04 	ldr.w	r3, [r1], #4
  403864:	f840 3b04 	str.w	r3, [r0], #4
  403868:	f851 3b04 	ldr.w	r3, [r1], #4
  40386c:	f840 3b04 	str.w	r3, [r0], #4
  403870:	3a10      	subs	r2, #16
  403872:	d2ed      	bcs.n	403850 <memcpy+0x98>
  403874:	320c      	adds	r2, #12
  403876:	d305      	bcc.n	403884 <memcpy+0xcc>
  403878:	f851 3b04 	ldr.w	r3, [r1], #4
  40387c:	f840 3b04 	str.w	r3, [r0], #4
  403880:	3a04      	subs	r2, #4
  403882:	d2f9      	bcs.n	403878 <memcpy+0xc0>
  403884:	3204      	adds	r2, #4
  403886:	d008      	beq.n	40389a <memcpy+0xe2>
  403888:	07d2      	lsls	r2, r2, #31
  40388a:	bf1c      	itt	ne
  40388c:	f811 3b01 	ldrbne.w	r3, [r1], #1
  403890:	f800 3b01 	strbne.w	r3, [r0], #1
  403894:	d301      	bcc.n	40389a <memcpy+0xe2>
  403896:	880b      	ldrh	r3, [r1, #0]
  403898:	8003      	strh	r3, [r0, #0]
  40389a:	4660      	mov	r0, ip
  40389c:	4770      	bx	lr
  40389e:	bf00      	nop
  4038a0:	2a08      	cmp	r2, #8
  4038a2:	d313      	bcc.n	4038cc <memcpy+0x114>
  4038a4:	078b      	lsls	r3, r1, #30
  4038a6:	d08d      	beq.n	4037c4 <memcpy+0xc>
  4038a8:	f010 0303 	ands.w	r3, r0, #3
  4038ac:	d08a      	beq.n	4037c4 <memcpy+0xc>
  4038ae:	f1c3 0304 	rsb	r3, r3, #4
  4038b2:	1ad2      	subs	r2, r2, r3
  4038b4:	07db      	lsls	r3, r3, #31
  4038b6:	bf1c      	itt	ne
  4038b8:	f811 3b01 	ldrbne.w	r3, [r1], #1
  4038bc:	f800 3b01 	strbne.w	r3, [r0], #1
  4038c0:	d380      	bcc.n	4037c4 <memcpy+0xc>
  4038c2:	f831 3b02 	ldrh.w	r3, [r1], #2
  4038c6:	f820 3b02 	strh.w	r3, [r0], #2
  4038ca:	e77b      	b.n	4037c4 <memcpy+0xc>
  4038cc:	3a04      	subs	r2, #4
  4038ce:	d3d9      	bcc.n	403884 <memcpy+0xcc>
  4038d0:	3a01      	subs	r2, #1
  4038d2:	f811 3b01 	ldrb.w	r3, [r1], #1
  4038d6:	f800 3b01 	strb.w	r3, [r0], #1
  4038da:	d2f9      	bcs.n	4038d0 <memcpy+0x118>
  4038dc:	780b      	ldrb	r3, [r1, #0]
  4038de:	7003      	strb	r3, [r0, #0]
  4038e0:	784b      	ldrb	r3, [r1, #1]
  4038e2:	7043      	strb	r3, [r0, #1]
  4038e4:	788b      	ldrb	r3, [r1, #2]
  4038e6:	7083      	strb	r3, [r0, #2]
  4038e8:	4660      	mov	r0, ip
  4038ea:	4770      	bx	lr

004038ec <memset>:
  4038ec:	b470      	push	{r4, r5, r6}
  4038ee:	0786      	lsls	r6, r0, #30
  4038f0:	d046      	beq.n	403980 <memset+0x94>
  4038f2:	1e54      	subs	r4, r2, #1
  4038f4:	2a00      	cmp	r2, #0
  4038f6:	d041      	beq.n	40397c <memset+0x90>
  4038f8:	b2ca      	uxtb	r2, r1
  4038fa:	4603      	mov	r3, r0
  4038fc:	e002      	b.n	403904 <memset+0x18>
  4038fe:	f114 34ff 	adds.w	r4, r4, #4294967295
  403902:	d33b      	bcc.n	40397c <memset+0x90>
  403904:	f803 2b01 	strb.w	r2, [r3], #1
  403908:	079d      	lsls	r5, r3, #30
  40390a:	d1f8      	bne.n	4038fe <memset+0x12>
  40390c:	2c03      	cmp	r4, #3
  40390e:	d92e      	bls.n	40396e <memset+0x82>
  403910:	b2cd      	uxtb	r5, r1
  403912:	ea45 2505 	orr.w	r5, r5, r5, lsl #8
  403916:	2c0f      	cmp	r4, #15
  403918:	ea45 4505 	orr.w	r5, r5, r5, lsl #16
  40391c:	d919      	bls.n	403952 <memset+0x66>
  40391e:	f103 0210 	add.w	r2, r3, #16
  403922:	4626      	mov	r6, r4
  403924:	3e10      	subs	r6, #16
  403926:	2e0f      	cmp	r6, #15
  403928:	f842 5c10 	str.w	r5, [r2, #-16]
  40392c:	f842 5c0c 	str.w	r5, [r2, #-12]
  403930:	f842 5c08 	str.w	r5, [r2, #-8]
  403934:	f842 5c04 	str.w	r5, [r2, #-4]
  403938:	f102 0210 	add.w	r2, r2, #16
  40393c:	d8f2      	bhi.n	403924 <memset+0x38>
  40393e:	f1a4 0210 	sub.w	r2, r4, #16
  403942:	f022 020f 	bic.w	r2, r2, #15
  403946:	f004 040f 	and.w	r4, r4, #15
  40394a:	3210      	adds	r2, #16
  40394c:	2c03      	cmp	r4, #3
  40394e:	4413      	add	r3, r2
  403950:	d90d      	bls.n	40396e <memset+0x82>
  403952:	461e      	mov	r6, r3
  403954:	4622      	mov	r2, r4
  403956:	3a04      	subs	r2, #4
  403958:	2a03      	cmp	r2, #3
  40395a:	f846 5b04 	str.w	r5, [r6], #4
  40395e:	d8fa      	bhi.n	403956 <memset+0x6a>
  403960:	1f22      	subs	r2, r4, #4
  403962:	f022 0203 	bic.w	r2, r2, #3
  403966:	3204      	adds	r2, #4
  403968:	4413      	add	r3, r2
  40396a:	f004 0403 	and.w	r4, r4, #3
  40396e:	b12c      	cbz	r4, 40397c <memset+0x90>
  403970:	b2c9      	uxtb	r1, r1
  403972:	441c      	add	r4, r3
  403974:	f803 1b01 	strb.w	r1, [r3], #1
  403978:	429c      	cmp	r4, r3
  40397a:	d1fb      	bne.n	403974 <memset+0x88>
  40397c:	bc70      	pop	{r4, r5, r6}
  40397e:	4770      	bx	lr
  403980:	4614      	mov	r4, r2
  403982:	4603      	mov	r3, r0
  403984:	e7c2      	b.n	40390c <memset+0x20>
  403986:	bf00      	nop

00403988 <setbuf>:
  403988:	2900      	cmp	r1, #0
  40398a:	bf0c      	ite	eq
  40398c:	2202      	moveq	r2, #2
  40398e:	2200      	movne	r2, #0
  403990:	f44f 6380 	mov.w	r3, #1024	; 0x400
  403994:	f000 b800 	b.w	403998 <setvbuf>

00403998 <setvbuf>:
  403998:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
  40399c:	4c61      	ldr	r4, [pc, #388]	; (403b24 <setvbuf+0x18c>)
  40399e:	6825      	ldr	r5, [r4, #0]
  4039a0:	b083      	sub	sp, #12
  4039a2:	4604      	mov	r4, r0
  4039a4:	460f      	mov	r7, r1
  4039a6:	4690      	mov	r8, r2
  4039a8:	461e      	mov	r6, r3
  4039aa:	b115      	cbz	r5, 4039b2 <setvbuf+0x1a>
  4039ac:	6bab      	ldr	r3, [r5, #56]	; 0x38
  4039ae:	2b00      	cmp	r3, #0
  4039b0:	d064      	beq.n	403a7c <setvbuf+0xe4>
  4039b2:	f1b8 0f02 	cmp.w	r8, #2
  4039b6:	d006      	beq.n	4039c6 <setvbuf+0x2e>
  4039b8:	f1b8 0f01 	cmp.w	r8, #1
  4039bc:	f200 809f 	bhi.w	403afe <setvbuf+0x166>
  4039c0:	2e00      	cmp	r6, #0
  4039c2:	f2c0 809c 	blt.w	403afe <setvbuf+0x166>
  4039c6:	6e63      	ldr	r3, [r4, #100]	; 0x64
  4039c8:	07d8      	lsls	r0, r3, #31
  4039ca:	d534      	bpl.n	403a36 <setvbuf+0x9e>
  4039cc:	4621      	mov	r1, r4
  4039ce:	4628      	mov	r0, r5
  4039d0:	f001 f902 	bl	404bd8 <_fflush_r>
  4039d4:	6b21      	ldr	r1, [r4, #48]	; 0x30
  4039d6:	b141      	cbz	r1, 4039ea <setvbuf+0x52>
  4039d8:	f104 0340 	add.w	r3, r4, #64	; 0x40
  4039dc:	4299      	cmp	r1, r3
  4039de:	d002      	beq.n	4039e6 <setvbuf+0x4e>
  4039e0:	4628      	mov	r0, r5
  4039e2:	f001 fa77 	bl	404ed4 <_free_r>
  4039e6:	2300      	movs	r3, #0
  4039e8:	6323      	str	r3, [r4, #48]	; 0x30
  4039ea:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  4039ee:	2200      	movs	r2, #0
  4039f0:	61a2      	str	r2, [r4, #24]
  4039f2:	6062      	str	r2, [r4, #4]
  4039f4:	061a      	lsls	r2, r3, #24
  4039f6:	d43a      	bmi.n	403a6e <setvbuf+0xd6>
  4039f8:	f423 634a 	bic.w	r3, r3, #3232	; 0xca0
  4039fc:	f023 0303 	bic.w	r3, r3, #3
  403a00:	f1b8 0f02 	cmp.w	r8, #2
  403a04:	81a3      	strh	r3, [r4, #12]
  403a06:	d01d      	beq.n	403a44 <setvbuf+0xac>
  403a08:	ab01      	add	r3, sp, #4
  403a0a:	466a      	mov	r2, sp
  403a0c:	4621      	mov	r1, r4
  403a0e:	4628      	mov	r0, r5
  403a10:	f001 fcfe 	bl	405410 <__swhatbuf_r>
  403a14:	89a3      	ldrh	r3, [r4, #12]
  403a16:	4318      	orrs	r0, r3
  403a18:	81a0      	strh	r0, [r4, #12]
  403a1a:	2e00      	cmp	r6, #0
  403a1c:	d132      	bne.n	403a84 <setvbuf+0xec>
  403a1e:	9e00      	ldr	r6, [sp, #0]
  403a20:	4630      	mov	r0, r6
  403a22:	f001 fd6d 	bl	405500 <malloc>
  403a26:	4607      	mov	r7, r0
  403a28:	2800      	cmp	r0, #0
  403a2a:	d06b      	beq.n	403b04 <setvbuf+0x16c>
  403a2c:	89a3      	ldrh	r3, [r4, #12]
  403a2e:	f043 0380 	orr.w	r3, r3, #128	; 0x80
  403a32:	81a3      	strh	r3, [r4, #12]
  403a34:	e028      	b.n	403a88 <setvbuf+0xf0>
  403a36:	89a3      	ldrh	r3, [r4, #12]
  403a38:	0599      	lsls	r1, r3, #22
  403a3a:	d4c7      	bmi.n	4039cc <setvbuf+0x34>
  403a3c:	6da0      	ldr	r0, [r4, #88]	; 0x58
  403a3e:	f001 fce3 	bl	405408 <__retarget_lock_acquire_recursive>
  403a42:	e7c3      	b.n	4039cc <setvbuf+0x34>
  403a44:	2500      	movs	r5, #0
  403a46:	6e61      	ldr	r1, [r4, #100]	; 0x64
  403a48:	2600      	movs	r6, #0
  403a4a:	f104 0243 	add.w	r2, r4, #67	; 0x43
  403a4e:	f043 0302 	orr.w	r3, r3, #2
  403a52:	2001      	movs	r0, #1
  403a54:	60a6      	str	r6, [r4, #8]
  403a56:	07ce      	lsls	r6, r1, #31
  403a58:	81a3      	strh	r3, [r4, #12]
  403a5a:	6022      	str	r2, [r4, #0]
  403a5c:	6122      	str	r2, [r4, #16]
  403a5e:	6160      	str	r0, [r4, #20]
  403a60:	d401      	bmi.n	403a66 <setvbuf+0xce>
  403a62:	0598      	lsls	r0, r3, #22
  403a64:	d53e      	bpl.n	403ae4 <setvbuf+0x14c>
  403a66:	4628      	mov	r0, r5
  403a68:	b003      	add	sp, #12
  403a6a:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
  403a6e:	6921      	ldr	r1, [r4, #16]
  403a70:	4628      	mov	r0, r5
  403a72:	f001 fa2f 	bl	404ed4 <_free_r>
  403a76:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  403a7a:	e7bd      	b.n	4039f8 <setvbuf+0x60>
  403a7c:	4628      	mov	r0, r5
  403a7e:	f001 f903 	bl	404c88 <__sinit>
  403a82:	e796      	b.n	4039b2 <setvbuf+0x1a>
  403a84:	2f00      	cmp	r7, #0
  403a86:	d0cb      	beq.n	403a20 <setvbuf+0x88>
  403a88:	6bab      	ldr	r3, [r5, #56]	; 0x38
  403a8a:	2b00      	cmp	r3, #0
  403a8c:	d033      	beq.n	403af6 <setvbuf+0x15e>
  403a8e:	9b00      	ldr	r3, [sp, #0]
  403a90:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
  403a94:	6027      	str	r7, [r4, #0]
  403a96:	429e      	cmp	r6, r3
  403a98:	bf1c      	itt	ne
  403a9a:	f442 6200 	orrne.w	r2, r2, #2048	; 0x800
  403a9e:	81a2      	strhne	r2, [r4, #12]
  403aa0:	f1b8 0f01 	cmp.w	r8, #1
  403aa4:	bf04      	itt	eq
  403aa6:	f042 0201 	orreq.w	r2, r2, #1
  403aaa:	81a2      	strheq	r2, [r4, #12]
  403aac:	b292      	uxth	r2, r2
  403aae:	f012 0308 	ands.w	r3, r2, #8
  403ab2:	6127      	str	r7, [r4, #16]
  403ab4:	6166      	str	r6, [r4, #20]
  403ab6:	d00e      	beq.n	403ad6 <setvbuf+0x13e>
  403ab8:	07d1      	lsls	r1, r2, #31
  403aba:	d51a      	bpl.n	403af2 <setvbuf+0x15a>
  403abc:	6e65      	ldr	r5, [r4, #100]	; 0x64
  403abe:	4276      	negs	r6, r6
  403ac0:	2300      	movs	r3, #0
  403ac2:	f015 0501 	ands.w	r5, r5, #1
  403ac6:	61a6      	str	r6, [r4, #24]
  403ac8:	60a3      	str	r3, [r4, #8]
  403aca:	d009      	beq.n	403ae0 <setvbuf+0x148>
  403acc:	2500      	movs	r5, #0
  403ace:	4628      	mov	r0, r5
  403ad0:	b003      	add	sp, #12
  403ad2:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
  403ad6:	60a3      	str	r3, [r4, #8]
  403ad8:	6e65      	ldr	r5, [r4, #100]	; 0x64
  403ada:	f015 0501 	ands.w	r5, r5, #1
  403ade:	d1f5      	bne.n	403acc <setvbuf+0x134>
  403ae0:	0593      	lsls	r3, r2, #22
  403ae2:	d4c0      	bmi.n	403a66 <setvbuf+0xce>
  403ae4:	6da0      	ldr	r0, [r4, #88]	; 0x58
  403ae6:	f001 fc91 	bl	40540c <__retarget_lock_release_recursive>
  403aea:	4628      	mov	r0, r5
  403aec:	b003      	add	sp, #12
  403aee:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
  403af2:	60a6      	str	r6, [r4, #8]
  403af4:	e7f0      	b.n	403ad8 <setvbuf+0x140>
  403af6:	4628      	mov	r0, r5
  403af8:	f001 f8c6 	bl	404c88 <__sinit>
  403afc:	e7c7      	b.n	403a8e <setvbuf+0xf6>
  403afe:	f04f 35ff 	mov.w	r5, #4294967295
  403b02:	e7b0      	b.n	403a66 <setvbuf+0xce>
  403b04:	f8dd 9000 	ldr.w	r9, [sp]
  403b08:	45b1      	cmp	r9, r6
  403b0a:	d004      	beq.n	403b16 <setvbuf+0x17e>
  403b0c:	4648      	mov	r0, r9
  403b0e:	f001 fcf7 	bl	405500 <malloc>
  403b12:	4607      	mov	r7, r0
  403b14:	b920      	cbnz	r0, 403b20 <setvbuf+0x188>
  403b16:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  403b1a:	f04f 35ff 	mov.w	r5, #4294967295
  403b1e:	e792      	b.n	403a46 <setvbuf+0xae>
  403b20:	464e      	mov	r6, r9
  403b22:	e783      	b.n	403a2c <setvbuf+0x94>
  403b24:	2040000c 	.word	0x2040000c
	...

00403b40 <strlen>:
  403b40:	f890 f000 	pld	[r0]
  403b44:	e96d 4502 	strd	r4, r5, [sp, #-8]!
  403b48:	f020 0107 	bic.w	r1, r0, #7
  403b4c:	f06f 0c00 	mvn.w	ip, #0
  403b50:	f010 0407 	ands.w	r4, r0, #7
  403b54:	f891 f020 	pld	[r1, #32]
  403b58:	f040 8049 	bne.w	403bee <strlen+0xae>
  403b5c:	f04f 0400 	mov.w	r4, #0
  403b60:	f06f 0007 	mvn.w	r0, #7
  403b64:	e9d1 2300 	ldrd	r2, r3, [r1]
  403b68:	f891 f040 	pld	[r1, #64]	; 0x40
  403b6c:	f100 0008 	add.w	r0, r0, #8
  403b70:	fa82 f24c 	uadd8	r2, r2, ip
  403b74:	faa4 f28c 	sel	r2, r4, ip
  403b78:	fa83 f34c 	uadd8	r3, r3, ip
  403b7c:	faa2 f38c 	sel	r3, r2, ip
  403b80:	bb4b      	cbnz	r3, 403bd6 <strlen+0x96>
  403b82:	e9d1 2302 	ldrd	r2, r3, [r1, #8]
  403b86:	fa82 f24c 	uadd8	r2, r2, ip
  403b8a:	f100 0008 	add.w	r0, r0, #8
  403b8e:	faa4 f28c 	sel	r2, r4, ip
  403b92:	fa83 f34c 	uadd8	r3, r3, ip
  403b96:	faa2 f38c 	sel	r3, r2, ip
  403b9a:	b9e3      	cbnz	r3, 403bd6 <strlen+0x96>
  403b9c:	e9d1 2304 	ldrd	r2, r3, [r1, #16]
  403ba0:	fa82 f24c 	uadd8	r2, r2, ip
  403ba4:	f100 0008 	add.w	r0, r0, #8
  403ba8:	faa4 f28c 	sel	r2, r4, ip
  403bac:	fa83 f34c 	uadd8	r3, r3, ip
  403bb0:	faa2 f38c 	sel	r3, r2, ip
  403bb4:	b97b      	cbnz	r3, 403bd6 <strlen+0x96>
  403bb6:	e9d1 2306 	ldrd	r2, r3, [r1, #24]
  403bba:	f101 0120 	add.w	r1, r1, #32
  403bbe:	fa82 f24c 	uadd8	r2, r2, ip
  403bc2:	f100 0008 	add.w	r0, r0, #8
  403bc6:	faa4 f28c 	sel	r2, r4, ip
  403bca:	fa83 f34c 	uadd8	r3, r3, ip
  403bce:	faa2 f38c 	sel	r3, r2, ip
  403bd2:	2b00      	cmp	r3, #0
  403bd4:	d0c6      	beq.n	403b64 <strlen+0x24>
  403bd6:	2a00      	cmp	r2, #0
  403bd8:	bf04      	itt	eq
  403bda:	3004      	addeq	r0, #4
  403bdc:	461a      	moveq	r2, r3
  403bde:	ba12      	rev	r2, r2
  403be0:	fab2 f282 	clz	r2, r2
  403be4:	e8fd 4502 	ldrd	r4, r5, [sp], #8
  403be8:	eb00 00d2 	add.w	r0, r0, r2, lsr #3
  403bec:	4770      	bx	lr
  403bee:	e9d1 2300 	ldrd	r2, r3, [r1]
  403bf2:	f004 0503 	and.w	r5, r4, #3
  403bf6:	f1c4 0000 	rsb	r0, r4, #0
  403bfa:	ea4f 05c5 	mov.w	r5, r5, lsl #3
  403bfe:	f014 0f04 	tst.w	r4, #4
  403c02:	f891 f040 	pld	[r1, #64]	; 0x40
  403c06:	fa0c f505 	lsl.w	r5, ip, r5
  403c0a:	ea62 0205 	orn	r2, r2, r5
  403c0e:	bf1c      	itt	ne
  403c10:	ea63 0305 	ornne	r3, r3, r5
  403c14:	4662      	movne	r2, ip
  403c16:	f04f 0400 	mov.w	r4, #0
  403c1a:	e7a9      	b.n	403b70 <strlen+0x30>

00403c1c <__sprint_r.part.0>:
  403c1c:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
  403c20:	6e4b      	ldr	r3, [r1, #100]	; 0x64
  403c22:	049c      	lsls	r4, r3, #18
  403c24:	4693      	mov	fp, r2
  403c26:	d52f      	bpl.n	403c88 <__sprint_r.part.0+0x6c>
  403c28:	6893      	ldr	r3, [r2, #8]
  403c2a:	6812      	ldr	r2, [r2, #0]
  403c2c:	b353      	cbz	r3, 403c84 <__sprint_r.part.0+0x68>
  403c2e:	460e      	mov	r6, r1
  403c30:	4607      	mov	r7, r0
  403c32:	f102 0908 	add.w	r9, r2, #8
  403c36:	e919 0420 	ldmdb	r9, {r5, sl}
  403c3a:	ea5f 089a 	movs.w	r8, sl, lsr #2
  403c3e:	d017      	beq.n	403c70 <__sprint_r.part.0+0x54>
  403c40:	3d04      	subs	r5, #4
  403c42:	2400      	movs	r4, #0
  403c44:	e001      	b.n	403c4a <__sprint_r.part.0+0x2e>
  403c46:	45a0      	cmp	r8, r4
  403c48:	d010      	beq.n	403c6c <__sprint_r.part.0+0x50>
  403c4a:	4632      	mov	r2, r6
  403c4c:	f855 1f04 	ldr.w	r1, [r5, #4]!
  403c50:	4638      	mov	r0, r7
  403c52:	f001 f8bb 	bl	404dcc <_fputwc_r>
  403c56:	1c43      	adds	r3, r0, #1
  403c58:	f104 0401 	add.w	r4, r4, #1
  403c5c:	d1f3      	bne.n	403c46 <__sprint_r.part.0+0x2a>
  403c5e:	2300      	movs	r3, #0
  403c60:	f8cb 3008 	str.w	r3, [fp, #8]
  403c64:	f8cb 3004 	str.w	r3, [fp, #4]
  403c68:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
  403c6c:	f8db 3008 	ldr.w	r3, [fp, #8]
  403c70:	f02a 0a03 	bic.w	sl, sl, #3
  403c74:	eba3 030a 	sub.w	r3, r3, sl
  403c78:	f8cb 3008 	str.w	r3, [fp, #8]
  403c7c:	f109 0908 	add.w	r9, r9, #8
  403c80:	2b00      	cmp	r3, #0
  403c82:	d1d8      	bne.n	403c36 <__sprint_r.part.0+0x1a>
  403c84:	2000      	movs	r0, #0
  403c86:	e7ea      	b.n	403c5e <__sprint_r.part.0+0x42>
  403c88:	f001 fa0a 	bl	4050a0 <__sfvwrite_r>
  403c8c:	2300      	movs	r3, #0
  403c8e:	f8cb 3008 	str.w	r3, [fp, #8]
  403c92:	f8cb 3004 	str.w	r3, [fp, #4]
  403c96:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
  403c9a:	bf00      	nop

00403c9c <_vfiprintf_r>:
  403c9c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  403ca0:	b0ad      	sub	sp, #180	; 0xb4
  403ca2:	461d      	mov	r5, r3
  403ca4:	468b      	mov	fp, r1
  403ca6:	4690      	mov	r8, r2
  403ca8:	9307      	str	r3, [sp, #28]
  403caa:	9006      	str	r0, [sp, #24]
  403cac:	b118      	cbz	r0, 403cb6 <_vfiprintf_r+0x1a>
  403cae:	6b83      	ldr	r3, [r0, #56]	; 0x38
  403cb0:	2b00      	cmp	r3, #0
  403cb2:	f000 80f3 	beq.w	403e9c <_vfiprintf_r+0x200>
  403cb6:	f8db 3064 	ldr.w	r3, [fp, #100]	; 0x64
  403cba:	f9bb 000c 	ldrsh.w	r0, [fp, #12]
  403cbe:	07df      	lsls	r7, r3, #31
  403cc0:	b281      	uxth	r1, r0
  403cc2:	d402      	bmi.n	403cca <_vfiprintf_r+0x2e>
  403cc4:	058e      	lsls	r6, r1, #22
  403cc6:	f140 80fc 	bpl.w	403ec2 <_vfiprintf_r+0x226>
  403cca:	048c      	lsls	r4, r1, #18
  403ccc:	d40a      	bmi.n	403ce4 <_vfiprintf_r+0x48>
  403cce:	f8db 3064 	ldr.w	r3, [fp, #100]	; 0x64
  403cd2:	f440 5100 	orr.w	r1, r0, #8192	; 0x2000
  403cd6:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
  403cda:	f8ab 100c 	strh.w	r1, [fp, #12]
  403cde:	f8cb 3064 	str.w	r3, [fp, #100]	; 0x64
  403ce2:	b289      	uxth	r1, r1
  403ce4:	0708      	lsls	r0, r1, #28
  403ce6:	f140 80b3 	bpl.w	403e50 <_vfiprintf_r+0x1b4>
  403cea:	f8db 3010 	ldr.w	r3, [fp, #16]
  403cee:	2b00      	cmp	r3, #0
  403cf0:	f000 80ae 	beq.w	403e50 <_vfiprintf_r+0x1b4>
  403cf4:	f001 031a 	and.w	r3, r1, #26
  403cf8:	2b0a      	cmp	r3, #10
  403cfa:	f000 80b5 	beq.w	403e68 <_vfiprintf_r+0x1cc>
  403cfe:	2300      	movs	r3, #0
  403d00:	f10d 0970 	add.w	r9, sp, #112	; 0x70
  403d04:	930b      	str	r3, [sp, #44]	; 0x2c
  403d06:	9311      	str	r3, [sp, #68]	; 0x44
  403d08:	9310      	str	r3, [sp, #64]	; 0x40
  403d0a:	9303      	str	r3, [sp, #12]
  403d0c:	f8cd 903c 	str.w	r9, [sp, #60]	; 0x3c
  403d10:	46ca      	mov	sl, r9
  403d12:	f8cd b010 	str.w	fp, [sp, #16]
  403d16:	f898 3000 	ldrb.w	r3, [r8]
  403d1a:	4644      	mov	r4, r8
  403d1c:	b1fb      	cbz	r3, 403d5e <_vfiprintf_r+0xc2>
  403d1e:	2b25      	cmp	r3, #37	; 0x25
  403d20:	d102      	bne.n	403d28 <_vfiprintf_r+0x8c>
  403d22:	e01c      	b.n	403d5e <_vfiprintf_r+0xc2>
  403d24:	2b25      	cmp	r3, #37	; 0x25
  403d26:	d003      	beq.n	403d30 <_vfiprintf_r+0x94>
  403d28:	f814 3f01 	ldrb.w	r3, [r4, #1]!
  403d2c:	2b00      	cmp	r3, #0
  403d2e:	d1f9      	bne.n	403d24 <_vfiprintf_r+0x88>
  403d30:	eba4 0508 	sub.w	r5, r4, r8
  403d34:	b19d      	cbz	r5, 403d5e <_vfiprintf_r+0xc2>
  403d36:	9b10      	ldr	r3, [sp, #64]	; 0x40
  403d38:	9a11      	ldr	r2, [sp, #68]	; 0x44
  403d3a:	f8ca 8000 	str.w	r8, [sl]
  403d3e:	3301      	adds	r3, #1
  403d40:	442a      	add	r2, r5
  403d42:	2b07      	cmp	r3, #7
  403d44:	f8ca 5004 	str.w	r5, [sl, #4]
  403d48:	9211      	str	r2, [sp, #68]	; 0x44
  403d4a:	9310      	str	r3, [sp, #64]	; 0x40
  403d4c:	dd7a      	ble.n	403e44 <_vfiprintf_r+0x1a8>
  403d4e:	2a00      	cmp	r2, #0
  403d50:	f040 84b0 	bne.w	4046b4 <_vfiprintf_r+0xa18>
  403d54:	9b03      	ldr	r3, [sp, #12]
  403d56:	9210      	str	r2, [sp, #64]	; 0x40
  403d58:	442b      	add	r3, r5
  403d5a:	46ca      	mov	sl, r9
  403d5c:	9303      	str	r3, [sp, #12]
  403d5e:	7823      	ldrb	r3, [r4, #0]
  403d60:	2b00      	cmp	r3, #0
  403d62:	f000 83e0 	beq.w	404526 <_vfiprintf_r+0x88a>
  403d66:	2000      	movs	r0, #0
  403d68:	f04f 0300 	mov.w	r3, #0
  403d6c:	f88d 3037 	strb.w	r3, [sp, #55]	; 0x37
  403d70:	f104 0801 	add.w	r8, r4, #1
  403d74:	7862      	ldrb	r2, [r4, #1]
  403d76:	4605      	mov	r5, r0
  403d78:	4606      	mov	r6, r0
  403d7a:	4603      	mov	r3, r0
  403d7c:	f04f 34ff 	mov.w	r4, #4294967295
  403d80:	f108 0801 	add.w	r8, r8, #1
  403d84:	f1a2 0120 	sub.w	r1, r2, #32
  403d88:	2958      	cmp	r1, #88	; 0x58
  403d8a:	f200 82de 	bhi.w	40434a <_vfiprintf_r+0x6ae>
  403d8e:	e8df f011 	tbh	[pc, r1, lsl #1]
  403d92:	0221      	.short	0x0221
  403d94:	02dc02dc 	.word	0x02dc02dc
  403d98:	02dc0229 	.word	0x02dc0229
  403d9c:	02dc02dc 	.word	0x02dc02dc
  403da0:	02dc02dc 	.word	0x02dc02dc
  403da4:	028902dc 	.word	0x028902dc
  403da8:	02dc0295 	.word	0x02dc0295
  403dac:	02bd00a2 	.word	0x02bd00a2
  403db0:	019f02dc 	.word	0x019f02dc
  403db4:	01a401a4 	.word	0x01a401a4
  403db8:	01a401a4 	.word	0x01a401a4
  403dbc:	01a401a4 	.word	0x01a401a4
  403dc0:	01a401a4 	.word	0x01a401a4
  403dc4:	02dc01a4 	.word	0x02dc01a4
  403dc8:	02dc02dc 	.word	0x02dc02dc
  403dcc:	02dc02dc 	.word	0x02dc02dc
  403dd0:	02dc02dc 	.word	0x02dc02dc
  403dd4:	02dc02dc 	.word	0x02dc02dc
  403dd8:	01b202dc 	.word	0x01b202dc
  403ddc:	02dc02dc 	.word	0x02dc02dc
  403de0:	02dc02dc 	.word	0x02dc02dc
  403de4:	02dc02dc 	.word	0x02dc02dc
  403de8:	02dc02dc 	.word	0x02dc02dc
  403dec:	02dc02dc 	.word	0x02dc02dc
  403df0:	02dc0197 	.word	0x02dc0197
  403df4:	02dc02dc 	.word	0x02dc02dc
  403df8:	02dc02dc 	.word	0x02dc02dc
  403dfc:	02dc019b 	.word	0x02dc019b
  403e00:	025302dc 	.word	0x025302dc
  403e04:	02dc02dc 	.word	0x02dc02dc
  403e08:	02dc02dc 	.word	0x02dc02dc
  403e0c:	02dc02dc 	.word	0x02dc02dc
  403e10:	02dc02dc 	.word	0x02dc02dc
  403e14:	02dc02dc 	.word	0x02dc02dc
  403e18:	021b025a 	.word	0x021b025a
  403e1c:	02dc02dc 	.word	0x02dc02dc
  403e20:	026e02dc 	.word	0x026e02dc
  403e24:	02dc021b 	.word	0x02dc021b
  403e28:	027302dc 	.word	0x027302dc
  403e2c:	01f502dc 	.word	0x01f502dc
  403e30:	02090182 	.word	0x02090182
  403e34:	02dc02d7 	.word	0x02dc02d7
  403e38:	02dc029a 	.word	0x02dc029a
  403e3c:	02dc00a7 	.word	0x02dc00a7
  403e40:	022e02dc 	.word	0x022e02dc
  403e44:	f10a 0a08 	add.w	sl, sl, #8
  403e48:	9b03      	ldr	r3, [sp, #12]
  403e4a:	442b      	add	r3, r5
  403e4c:	9303      	str	r3, [sp, #12]
  403e4e:	e786      	b.n	403d5e <_vfiprintf_r+0xc2>
  403e50:	4659      	mov	r1, fp
  403e52:	9806      	ldr	r0, [sp, #24]
  403e54:	f000 fdac 	bl	4049b0 <__swsetup_r>
  403e58:	bb18      	cbnz	r0, 403ea2 <_vfiprintf_r+0x206>
  403e5a:	f8bb 100c 	ldrh.w	r1, [fp, #12]
  403e5e:	f001 031a 	and.w	r3, r1, #26
  403e62:	2b0a      	cmp	r3, #10
  403e64:	f47f af4b 	bne.w	403cfe <_vfiprintf_r+0x62>
  403e68:	f9bb 300e 	ldrsh.w	r3, [fp, #14]
  403e6c:	2b00      	cmp	r3, #0
  403e6e:	f6ff af46 	blt.w	403cfe <_vfiprintf_r+0x62>
  403e72:	f8db 3064 	ldr.w	r3, [fp, #100]	; 0x64
  403e76:	07db      	lsls	r3, r3, #31
  403e78:	d405      	bmi.n	403e86 <_vfiprintf_r+0x1ea>
  403e7a:	058f      	lsls	r7, r1, #22
  403e7c:	d403      	bmi.n	403e86 <_vfiprintf_r+0x1ea>
  403e7e:	f8db 0058 	ldr.w	r0, [fp, #88]	; 0x58
  403e82:	f001 fac3 	bl	40540c <__retarget_lock_release_recursive>
  403e86:	462b      	mov	r3, r5
  403e88:	4642      	mov	r2, r8
  403e8a:	4659      	mov	r1, fp
  403e8c:	9806      	ldr	r0, [sp, #24]
  403e8e:	f000 fd4d 	bl	40492c <__sbprintf>
  403e92:	9003      	str	r0, [sp, #12]
  403e94:	9803      	ldr	r0, [sp, #12]
  403e96:	b02d      	add	sp, #180	; 0xb4
  403e98:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  403e9c:	f000 fef4 	bl	404c88 <__sinit>
  403ea0:	e709      	b.n	403cb6 <_vfiprintf_r+0x1a>
  403ea2:	f8db 3064 	ldr.w	r3, [fp, #100]	; 0x64
  403ea6:	07d9      	lsls	r1, r3, #31
  403ea8:	d404      	bmi.n	403eb4 <_vfiprintf_r+0x218>
  403eaa:	f8bb 300c 	ldrh.w	r3, [fp, #12]
  403eae:	059a      	lsls	r2, r3, #22
  403eb0:	f140 84aa 	bpl.w	404808 <_vfiprintf_r+0xb6c>
  403eb4:	f04f 33ff 	mov.w	r3, #4294967295
  403eb8:	9303      	str	r3, [sp, #12]
  403eba:	9803      	ldr	r0, [sp, #12]
  403ebc:	b02d      	add	sp, #180	; 0xb4
  403ebe:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  403ec2:	f8db 0058 	ldr.w	r0, [fp, #88]	; 0x58
  403ec6:	f001 fa9f 	bl	405408 <__retarget_lock_acquire_recursive>
  403eca:	f9bb 000c 	ldrsh.w	r0, [fp, #12]
  403ece:	b281      	uxth	r1, r0
  403ed0:	e6fb      	b.n	403cca <_vfiprintf_r+0x2e>
  403ed2:	4276      	negs	r6, r6
  403ed4:	9207      	str	r2, [sp, #28]
  403ed6:	f043 0304 	orr.w	r3, r3, #4
  403eda:	f898 2000 	ldrb.w	r2, [r8]
  403ede:	e74f      	b.n	403d80 <_vfiprintf_r+0xe4>
  403ee0:	9608      	str	r6, [sp, #32]
  403ee2:	069e      	lsls	r6, r3, #26
  403ee4:	f100 8450 	bmi.w	404788 <_vfiprintf_r+0xaec>
  403ee8:	9907      	ldr	r1, [sp, #28]
  403eea:	06dd      	lsls	r5, r3, #27
  403eec:	460a      	mov	r2, r1
  403eee:	f100 83ef 	bmi.w	4046d0 <_vfiprintf_r+0xa34>
  403ef2:	0658      	lsls	r0, r3, #25
  403ef4:	f140 83ec 	bpl.w	4046d0 <_vfiprintf_r+0xa34>
  403ef8:	880e      	ldrh	r6, [r1, #0]
  403efa:	3104      	adds	r1, #4
  403efc:	2700      	movs	r7, #0
  403efe:	2201      	movs	r2, #1
  403f00:	9107      	str	r1, [sp, #28]
  403f02:	f04f 0100 	mov.w	r1, #0
  403f06:	f88d 1037 	strb.w	r1, [sp, #55]	; 0x37
  403f0a:	2500      	movs	r5, #0
  403f0c:	1c61      	adds	r1, r4, #1
  403f0e:	f000 8116 	beq.w	40413e <_vfiprintf_r+0x4a2>
  403f12:	f023 0180 	bic.w	r1, r3, #128	; 0x80
  403f16:	9102      	str	r1, [sp, #8]
  403f18:	ea56 0107 	orrs.w	r1, r6, r7
  403f1c:	f040 8114 	bne.w	404148 <_vfiprintf_r+0x4ac>
  403f20:	2c00      	cmp	r4, #0
  403f22:	f040 835c 	bne.w	4045de <_vfiprintf_r+0x942>
  403f26:	2a00      	cmp	r2, #0
  403f28:	f040 83b7 	bne.w	40469a <_vfiprintf_r+0x9fe>
  403f2c:	f013 0301 	ands.w	r3, r3, #1
  403f30:	9305      	str	r3, [sp, #20]
  403f32:	f000 8457 	beq.w	4047e4 <_vfiprintf_r+0xb48>
  403f36:	f10d 0bb0 	add.w	fp, sp, #176	; 0xb0
  403f3a:	2330      	movs	r3, #48	; 0x30
  403f3c:	f80b 3d41 	strb.w	r3, [fp, #-65]!
  403f40:	9b05      	ldr	r3, [sp, #20]
  403f42:	42a3      	cmp	r3, r4
  403f44:	bfb8      	it	lt
  403f46:	4623      	movlt	r3, r4
  403f48:	9301      	str	r3, [sp, #4]
  403f4a:	b10d      	cbz	r5, 403f50 <_vfiprintf_r+0x2b4>
  403f4c:	3301      	adds	r3, #1
  403f4e:	9301      	str	r3, [sp, #4]
  403f50:	9b02      	ldr	r3, [sp, #8]
  403f52:	f013 0302 	ands.w	r3, r3, #2
  403f56:	9309      	str	r3, [sp, #36]	; 0x24
  403f58:	d002      	beq.n	403f60 <_vfiprintf_r+0x2c4>
  403f5a:	9b01      	ldr	r3, [sp, #4]
  403f5c:	3302      	adds	r3, #2
  403f5e:	9301      	str	r3, [sp, #4]
  403f60:	9b02      	ldr	r3, [sp, #8]
  403f62:	f013 0384 	ands.w	r3, r3, #132	; 0x84
  403f66:	930a      	str	r3, [sp, #40]	; 0x28
  403f68:	f040 8217 	bne.w	40439a <_vfiprintf_r+0x6fe>
  403f6c:	9b08      	ldr	r3, [sp, #32]
  403f6e:	9a01      	ldr	r2, [sp, #4]
  403f70:	1a9d      	subs	r5, r3, r2
  403f72:	2d00      	cmp	r5, #0
  403f74:	f340 8211 	ble.w	40439a <_vfiprintf_r+0x6fe>
  403f78:	2d10      	cmp	r5, #16
  403f7a:	f340 8490 	ble.w	40489e <_vfiprintf_r+0xc02>
  403f7e:	9b10      	ldr	r3, [sp, #64]	; 0x40
  403f80:	9a11      	ldr	r2, [sp, #68]	; 0x44
  403f82:	4ec4      	ldr	r6, [pc, #784]	; (404294 <_vfiprintf_r+0x5f8>)
  403f84:	46d6      	mov	lr, sl
  403f86:	2710      	movs	r7, #16
  403f88:	46a2      	mov	sl, r4
  403f8a:	4619      	mov	r1, r3
  403f8c:	9c06      	ldr	r4, [sp, #24]
  403f8e:	e007      	b.n	403fa0 <_vfiprintf_r+0x304>
  403f90:	f101 0c02 	add.w	ip, r1, #2
  403f94:	f10e 0e08 	add.w	lr, lr, #8
  403f98:	4601      	mov	r1, r0
  403f9a:	3d10      	subs	r5, #16
  403f9c:	2d10      	cmp	r5, #16
  403f9e:	dd11      	ble.n	403fc4 <_vfiprintf_r+0x328>
  403fa0:	1c48      	adds	r0, r1, #1
  403fa2:	3210      	adds	r2, #16
  403fa4:	2807      	cmp	r0, #7
  403fa6:	9211      	str	r2, [sp, #68]	; 0x44
  403fa8:	e88e 00c0 	stmia.w	lr, {r6, r7}
  403fac:	9010      	str	r0, [sp, #64]	; 0x40
  403fae:	ddef      	ble.n	403f90 <_vfiprintf_r+0x2f4>
  403fb0:	2a00      	cmp	r2, #0
  403fb2:	f040 81e4 	bne.w	40437e <_vfiprintf_r+0x6e2>
  403fb6:	3d10      	subs	r5, #16
  403fb8:	2d10      	cmp	r5, #16
  403fba:	4611      	mov	r1, r2
  403fbc:	f04f 0c01 	mov.w	ip, #1
  403fc0:	46ce      	mov	lr, r9
  403fc2:	dced      	bgt.n	403fa0 <_vfiprintf_r+0x304>
  403fc4:	4654      	mov	r4, sl
  403fc6:	4661      	mov	r1, ip
  403fc8:	46f2      	mov	sl, lr
  403fca:	442a      	add	r2, r5
  403fcc:	2907      	cmp	r1, #7
  403fce:	9211      	str	r2, [sp, #68]	; 0x44
  403fd0:	f8ca 6000 	str.w	r6, [sl]
  403fd4:	f8ca 5004 	str.w	r5, [sl, #4]
  403fd8:	9110      	str	r1, [sp, #64]	; 0x40
  403fda:	f300 82ec 	bgt.w	4045b6 <_vfiprintf_r+0x91a>
  403fde:	f89d 5037 	ldrb.w	r5, [sp, #55]	; 0x37
  403fe2:	f10a 0a08 	add.w	sl, sl, #8
  403fe6:	1c48      	adds	r0, r1, #1
  403fe8:	2d00      	cmp	r5, #0
  403fea:	f040 81de 	bne.w	4043aa <_vfiprintf_r+0x70e>
  403fee:	9b09      	ldr	r3, [sp, #36]	; 0x24
  403ff0:	2b00      	cmp	r3, #0
  403ff2:	f000 81f8 	beq.w	4043e6 <_vfiprintf_r+0x74a>
  403ff6:	3202      	adds	r2, #2
  403ff8:	a90e      	add	r1, sp, #56	; 0x38
  403ffa:	2302      	movs	r3, #2
  403ffc:	2807      	cmp	r0, #7
  403ffe:	9211      	str	r2, [sp, #68]	; 0x44
  404000:	9010      	str	r0, [sp, #64]	; 0x40
  404002:	e88a 000a 	stmia.w	sl, {r1, r3}
  404006:	f340 81ea 	ble.w	4043de <_vfiprintf_r+0x742>
  40400a:	2a00      	cmp	r2, #0
  40400c:	f040 838c 	bne.w	404728 <_vfiprintf_r+0xa8c>
  404010:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  404012:	2b80      	cmp	r3, #128	; 0x80
  404014:	f04f 0001 	mov.w	r0, #1
  404018:	4611      	mov	r1, r2
  40401a:	46ca      	mov	sl, r9
  40401c:	f040 81e7 	bne.w	4043ee <_vfiprintf_r+0x752>
  404020:	9b08      	ldr	r3, [sp, #32]
  404022:	9d01      	ldr	r5, [sp, #4]
  404024:	1b5e      	subs	r6, r3, r5
  404026:	2e00      	cmp	r6, #0
  404028:	f340 81e1 	ble.w	4043ee <_vfiprintf_r+0x752>
  40402c:	2e10      	cmp	r6, #16
  40402e:	4d9a      	ldr	r5, [pc, #616]	; (404298 <_vfiprintf_r+0x5fc>)
  404030:	f340 8450 	ble.w	4048d4 <_vfiprintf_r+0xc38>
  404034:	46d4      	mov	ip, sl
  404036:	2710      	movs	r7, #16
  404038:	46a2      	mov	sl, r4
  40403a:	9c06      	ldr	r4, [sp, #24]
  40403c:	e007      	b.n	40404e <_vfiprintf_r+0x3b2>
  40403e:	f101 0e02 	add.w	lr, r1, #2
  404042:	f10c 0c08 	add.w	ip, ip, #8
  404046:	4601      	mov	r1, r0
  404048:	3e10      	subs	r6, #16
  40404a:	2e10      	cmp	r6, #16
  40404c:	dd11      	ble.n	404072 <_vfiprintf_r+0x3d6>
  40404e:	1c48      	adds	r0, r1, #1
  404050:	3210      	adds	r2, #16
  404052:	2807      	cmp	r0, #7
  404054:	9211      	str	r2, [sp, #68]	; 0x44
  404056:	e88c 00a0 	stmia.w	ip, {r5, r7}
  40405a:	9010      	str	r0, [sp, #64]	; 0x40
  40405c:	ddef      	ble.n	40403e <_vfiprintf_r+0x3a2>
  40405e:	2a00      	cmp	r2, #0
  404060:	f040 829d 	bne.w	40459e <_vfiprintf_r+0x902>
  404064:	3e10      	subs	r6, #16
  404066:	2e10      	cmp	r6, #16
  404068:	f04f 0e01 	mov.w	lr, #1
  40406c:	4611      	mov	r1, r2
  40406e:	46cc      	mov	ip, r9
  404070:	dced      	bgt.n	40404e <_vfiprintf_r+0x3b2>
  404072:	4654      	mov	r4, sl
  404074:	46e2      	mov	sl, ip
  404076:	4432      	add	r2, r6
  404078:	f1be 0f07 	cmp.w	lr, #7
  40407c:	9211      	str	r2, [sp, #68]	; 0x44
  40407e:	e88a 0060 	stmia.w	sl, {r5, r6}
  404082:	f8cd e040 	str.w	lr, [sp, #64]	; 0x40
  404086:	f300 8369 	bgt.w	40475c <_vfiprintf_r+0xac0>
  40408a:	f10a 0a08 	add.w	sl, sl, #8
  40408e:	f10e 0001 	add.w	r0, lr, #1
  404092:	4671      	mov	r1, lr
  404094:	e1ab      	b.n	4043ee <_vfiprintf_r+0x752>
  404096:	9608      	str	r6, [sp, #32]
  404098:	f013 0220 	ands.w	r2, r3, #32
  40409c:	f040 838c 	bne.w	4047b8 <_vfiprintf_r+0xb1c>
  4040a0:	f013 0110 	ands.w	r1, r3, #16
  4040a4:	f040 831a 	bne.w	4046dc <_vfiprintf_r+0xa40>
  4040a8:	f013 0240 	ands.w	r2, r3, #64	; 0x40
  4040ac:	f000 8316 	beq.w	4046dc <_vfiprintf_r+0xa40>
  4040b0:	9807      	ldr	r0, [sp, #28]
  4040b2:	460a      	mov	r2, r1
  4040b4:	4601      	mov	r1, r0
  4040b6:	3104      	adds	r1, #4
  4040b8:	8806      	ldrh	r6, [r0, #0]
  4040ba:	9107      	str	r1, [sp, #28]
  4040bc:	2700      	movs	r7, #0
  4040be:	e720      	b.n	403f02 <_vfiprintf_r+0x266>
  4040c0:	9608      	str	r6, [sp, #32]
  4040c2:	f043 0310 	orr.w	r3, r3, #16
  4040c6:	e7e7      	b.n	404098 <_vfiprintf_r+0x3fc>
  4040c8:	9608      	str	r6, [sp, #32]
  4040ca:	f043 0310 	orr.w	r3, r3, #16
  4040ce:	e708      	b.n	403ee2 <_vfiprintf_r+0x246>
  4040d0:	f043 0380 	orr.w	r3, r3, #128	; 0x80
  4040d4:	f898 2000 	ldrb.w	r2, [r8]
  4040d8:	e652      	b.n	403d80 <_vfiprintf_r+0xe4>
  4040da:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
  4040de:	2600      	movs	r6, #0
  4040e0:	f818 2b01 	ldrb.w	r2, [r8], #1
  4040e4:	eb06 0686 	add.w	r6, r6, r6, lsl #2
  4040e8:	eb01 0646 	add.w	r6, r1, r6, lsl #1
  4040ec:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
  4040f0:	2909      	cmp	r1, #9
  4040f2:	d9f5      	bls.n	4040e0 <_vfiprintf_r+0x444>
  4040f4:	e646      	b.n	403d84 <_vfiprintf_r+0xe8>
  4040f6:	9608      	str	r6, [sp, #32]
  4040f8:	2800      	cmp	r0, #0
  4040fa:	f040 8408 	bne.w	40490e <_vfiprintf_r+0xc72>
  4040fe:	f043 0310 	orr.w	r3, r3, #16
  404102:	069e      	lsls	r6, r3, #26
  404104:	f100 834c 	bmi.w	4047a0 <_vfiprintf_r+0xb04>
  404108:	06dd      	lsls	r5, r3, #27
  40410a:	f100 82f3 	bmi.w	4046f4 <_vfiprintf_r+0xa58>
  40410e:	0658      	lsls	r0, r3, #25
  404110:	f140 82f0 	bpl.w	4046f4 <_vfiprintf_r+0xa58>
  404114:	9d07      	ldr	r5, [sp, #28]
  404116:	f9b5 6000 	ldrsh.w	r6, [r5]
  40411a:	462a      	mov	r2, r5
  40411c:	17f7      	asrs	r7, r6, #31
  40411e:	3204      	adds	r2, #4
  404120:	4630      	mov	r0, r6
  404122:	4639      	mov	r1, r7
  404124:	9207      	str	r2, [sp, #28]
  404126:	2800      	cmp	r0, #0
  404128:	f171 0200 	sbcs.w	r2, r1, #0
  40412c:	f2c0 835d 	blt.w	4047ea <_vfiprintf_r+0xb4e>
  404130:	1c61      	adds	r1, r4, #1
  404132:	f89d 5037 	ldrb.w	r5, [sp, #55]	; 0x37
  404136:	f04f 0201 	mov.w	r2, #1
  40413a:	f47f aeea 	bne.w	403f12 <_vfiprintf_r+0x276>
  40413e:	ea56 0107 	orrs.w	r1, r6, r7
  404142:	f000 824d 	beq.w	4045e0 <_vfiprintf_r+0x944>
  404146:	9302      	str	r3, [sp, #8]
  404148:	2a01      	cmp	r2, #1
  40414a:	f000 828c 	beq.w	404666 <_vfiprintf_r+0x9ca>
  40414e:	2a02      	cmp	r2, #2
  404150:	f040 825c 	bne.w	40460c <_vfiprintf_r+0x970>
  404154:	980b      	ldr	r0, [sp, #44]	; 0x2c
  404156:	46cb      	mov	fp, r9
  404158:	0933      	lsrs	r3, r6, #4
  40415a:	f006 010f 	and.w	r1, r6, #15
  40415e:	ea43 7307 	orr.w	r3, r3, r7, lsl #28
  404162:	093a      	lsrs	r2, r7, #4
  404164:	461e      	mov	r6, r3
  404166:	4617      	mov	r7, r2
  404168:	5c43      	ldrb	r3, [r0, r1]
  40416a:	f80b 3d01 	strb.w	r3, [fp, #-1]!
  40416e:	ea56 0307 	orrs.w	r3, r6, r7
  404172:	d1f1      	bne.n	404158 <_vfiprintf_r+0x4bc>
  404174:	eba9 030b 	sub.w	r3, r9, fp
  404178:	9305      	str	r3, [sp, #20]
  40417a:	e6e1      	b.n	403f40 <_vfiprintf_r+0x2a4>
  40417c:	2800      	cmp	r0, #0
  40417e:	f040 83c0 	bne.w	404902 <_vfiprintf_r+0xc66>
  404182:	0699      	lsls	r1, r3, #26
  404184:	f100 8367 	bmi.w	404856 <_vfiprintf_r+0xbba>
  404188:	06da      	lsls	r2, r3, #27
  40418a:	f100 80f1 	bmi.w	404370 <_vfiprintf_r+0x6d4>
  40418e:	065b      	lsls	r3, r3, #25
  404190:	f140 80ee 	bpl.w	404370 <_vfiprintf_r+0x6d4>
  404194:	9a07      	ldr	r2, [sp, #28]
  404196:	6813      	ldr	r3, [r2, #0]
  404198:	3204      	adds	r2, #4
  40419a:	9207      	str	r2, [sp, #28]
  40419c:	f8bd 200c 	ldrh.w	r2, [sp, #12]
  4041a0:	801a      	strh	r2, [r3, #0]
  4041a2:	e5b8      	b.n	403d16 <_vfiprintf_r+0x7a>
  4041a4:	9807      	ldr	r0, [sp, #28]
  4041a6:	4a3d      	ldr	r2, [pc, #244]	; (40429c <_vfiprintf_r+0x600>)
  4041a8:	9608      	str	r6, [sp, #32]
  4041aa:	920b      	str	r2, [sp, #44]	; 0x2c
  4041ac:	6806      	ldr	r6, [r0, #0]
  4041ae:	2278      	movs	r2, #120	; 0x78
  4041b0:	2130      	movs	r1, #48	; 0x30
  4041b2:	3004      	adds	r0, #4
  4041b4:	f88d 2039 	strb.w	r2, [sp, #57]	; 0x39
  4041b8:	f043 0302 	orr.w	r3, r3, #2
  4041bc:	9007      	str	r0, [sp, #28]
  4041be:	2700      	movs	r7, #0
  4041c0:	f88d 1038 	strb.w	r1, [sp, #56]	; 0x38
  4041c4:	2202      	movs	r2, #2
  4041c6:	e69c      	b.n	403f02 <_vfiprintf_r+0x266>
  4041c8:	9608      	str	r6, [sp, #32]
  4041ca:	2800      	cmp	r0, #0
  4041cc:	d099      	beq.n	404102 <_vfiprintf_r+0x466>
  4041ce:	f88d 5037 	strb.w	r5, [sp, #55]	; 0x37
  4041d2:	e796      	b.n	404102 <_vfiprintf_r+0x466>
  4041d4:	f898 2000 	ldrb.w	r2, [r8]
  4041d8:	2d00      	cmp	r5, #0
  4041da:	f47f add1 	bne.w	403d80 <_vfiprintf_r+0xe4>
  4041de:	2001      	movs	r0, #1
  4041e0:	2520      	movs	r5, #32
  4041e2:	e5cd      	b.n	403d80 <_vfiprintf_r+0xe4>
  4041e4:	f043 0301 	orr.w	r3, r3, #1
  4041e8:	f898 2000 	ldrb.w	r2, [r8]
  4041ec:	e5c8      	b.n	403d80 <_vfiprintf_r+0xe4>
  4041ee:	9608      	str	r6, [sp, #32]
  4041f0:	2800      	cmp	r0, #0
  4041f2:	f040 8393 	bne.w	40491c <_vfiprintf_r+0xc80>
  4041f6:	4929      	ldr	r1, [pc, #164]	; (40429c <_vfiprintf_r+0x600>)
  4041f8:	910b      	str	r1, [sp, #44]	; 0x2c
  4041fa:	069f      	lsls	r7, r3, #26
  4041fc:	f100 82e8 	bmi.w	4047d0 <_vfiprintf_r+0xb34>
  404200:	9807      	ldr	r0, [sp, #28]
  404202:	06de      	lsls	r6, r3, #27
  404204:	4601      	mov	r1, r0
  404206:	f100 8270 	bmi.w	4046ea <_vfiprintf_r+0xa4e>
  40420a:	065d      	lsls	r5, r3, #25
  40420c:	f140 826d 	bpl.w	4046ea <_vfiprintf_r+0xa4e>
  404210:	3104      	adds	r1, #4
  404212:	8806      	ldrh	r6, [r0, #0]
  404214:	9107      	str	r1, [sp, #28]
  404216:	2700      	movs	r7, #0
  404218:	07d8      	lsls	r0, r3, #31
  40421a:	f140 8222 	bpl.w	404662 <_vfiprintf_r+0x9c6>
  40421e:	ea56 0107 	orrs.w	r1, r6, r7
  404222:	f000 821e 	beq.w	404662 <_vfiprintf_r+0x9c6>
  404226:	2130      	movs	r1, #48	; 0x30
  404228:	f88d 2039 	strb.w	r2, [sp, #57]	; 0x39
  40422c:	f043 0302 	orr.w	r3, r3, #2
  404230:	f88d 1038 	strb.w	r1, [sp, #56]	; 0x38
  404234:	2202      	movs	r2, #2
  404236:	e664      	b.n	403f02 <_vfiprintf_r+0x266>
  404238:	9608      	str	r6, [sp, #32]
  40423a:	2800      	cmp	r0, #0
  40423c:	f040 836b 	bne.w	404916 <_vfiprintf_r+0xc7a>
  404240:	4917      	ldr	r1, [pc, #92]	; (4042a0 <_vfiprintf_r+0x604>)
  404242:	910b      	str	r1, [sp, #44]	; 0x2c
  404244:	e7d9      	b.n	4041fa <_vfiprintf_r+0x55e>
  404246:	9907      	ldr	r1, [sp, #28]
  404248:	9608      	str	r6, [sp, #32]
  40424a:	680a      	ldr	r2, [r1, #0]
  40424c:	f88d 2048 	strb.w	r2, [sp, #72]	; 0x48
  404250:	f04f 0000 	mov.w	r0, #0
  404254:	460a      	mov	r2, r1
  404256:	f88d 0037 	strb.w	r0, [sp, #55]	; 0x37
  40425a:	3204      	adds	r2, #4
  40425c:	2001      	movs	r0, #1
  40425e:	9001      	str	r0, [sp, #4]
  404260:	9207      	str	r2, [sp, #28]
  404262:	9005      	str	r0, [sp, #20]
  404264:	f10d 0b48 	add.w	fp, sp, #72	; 0x48
  404268:	9302      	str	r3, [sp, #8]
  40426a:	2400      	movs	r4, #0
  40426c:	e670      	b.n	403f50 <_vfiprintf_r+0x2b4>
  40426e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  404272:	f898 2000 	ldrb.w	r2, [r8]
  404276:	e583      	b.n	403d80 <_vfiprintf_r+0xe4>
  404278:	f898 2000 	ldrb.w	r2, [r8]
  40427c:	2a6c      	cmp	r2, #108	; 0x6c
  40427e:	bf03      	ittte	eq
  404280:	f898 2001 	ldrbeq.w	r2, [r8, #1]
  404284:	f043 0320 	orreq.w	r3, r3, #32
  404288:	f108 0801 	addeq.w	r8, r8, #1
  40428c:	f043 0310 	orrne.w	r3, r3, #16
  404290:	e576      	b.n	403d80 <_vfiprintf_r+0xe4>
  404292:	bf00      	nop
  404294:	00406700 	.word	0x00406700
  404298:	00406710 	.word	0x00406710
  40429c:	004066e4 	.word	0x004066e4
  4042a0:	004066d0 	.word	0x004066d0
  4042a4:	9907      	ldr	r1, [sp, #28]
  4042a6:	680e      	ldr	r6, [r1, #0]
  4042a8:	460a      	mov	r2, r1
  4042aa:	2e00      	cmp	r6, #0
  4042ac:	f102 0204 	add.w	r2, r2, #4
  4042b0:	f6ff ae0f 	blt.w	403ed2 <_vfiprintf_r+0x236>
  4042b4:	9207      	str	r2, [sp, #28]
  4042b6:	f898 2000 	ldrb.w	r2, [r8]
  4042ba:	e561      	b.n	403d80 <_vfiprintf_r+0xe4>
  4042bc:	f898 2000 	ldrb.w	r2, [r8]
  4042c0:	2001      	movs	r0, #1
  4042c2:	252b      	movs	r5, #43	; 0x2b
  4042c4:	e55c      	b.n	403d80 <_vfiprintf_r+0xe4>
  4042c6:	9907      	ldr	r1, [sp, #28]
  4042c8:	9608      	str	r6, [sp, #32]
  4042ca:	f8d1 b000 	ldr.w	fp, [r1]
  4042ce:	f04f 0200 	mov.w	r2, #0
  4042d2:	f88d 2037 	strb.w	r2, [sp, #55]	; 0x37
  4042d6:	1d0e      	adds	r6, r1, #4
  4042d8:	f1bb 0f00 	cmp.w	fp, #0
  4042dc:	f000 82e5 	beq.w	4048aa <_vfiprintf_r+0xc0e>
  4042e0:	1c67      	adds	r7, r4, #1
  4042e2:	f000 82c4 	beq.w	40486e <_vfiprintf_r+0xbd2>
  4042e6:	4622      	mov	r2, r4
  4042e8:	2100      	movs	r1, #0
  4042ea:	4658      	mov	r0, fp
  4042ec:	9301      	str	r3, [sp, #4]
  4042ee:	f001 fbd7 	bl	405aa0 <memchr>
  4042f2:	9b01      	ldr	r3, [sp, #4]
  4042f4:	2800      	cmp	r0, #0
  4042f6:	f000 82e5 	beq.w	4048c4 <_vfiprintf_r+0xc28>
  4042fa:	eba0 020b 	sub.w	r2, r0, fp
  4042fe:	9205      	str	r2, [sp, #20]
  404300:	9607      	str	r6, [sp, #28]
  404302:	9302      	str	r3, [sp, #8]
  404304:	f89d 5037 	ldrb.w	r5, [sp, #55]	; 0x37
  404308:	2400      	movs	r4, #0
  40430a:	e619      	b.n	403f40 <_vfiprintf_r+0x2a4>
  40430c:	f898 2000 	ldrb.w	r2, [r8]
  404310:	2a2a      	cmp	r2, #42	; 0x2a
  404312:	f108 0701 	add.w	r7, r8, #1
  404316:	f000 82e9 	beq.w	4048ec <_vfiprintf_r+0xc50>
  40431a:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
  40431e:	2909      	cmp	r1, #9
  404320:	46b8      	mov	r8, r7
  404322:	f04f 0400 	mov.w	r4, #0
  404326:	f63f ad2d 	bhi.w	403d84 <_vfiprintf_r+0xe8>
  40432a:	f818 2b01 	ldrb.w	r2, [r8], #1
  40432e:	eb04 0484 	add.w	r4, r4, r4, lsl #2
  404332:	eb01 0444 	add.w	r4, r1, r4, lsl #1
  404336:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
  40433a:	2909      	cmp	r1, #9
  40433c:	d9f5      	bls.n	40432a <_vfiprintf_r+0x68e>
  40433e:	e521      	b.n	403d84 <_vfiprintf_r+0xe8>
  404340:	f043 0320 	orr.w	r3, r3, #32
  404344:	f898 2000 	ldrb.w	r2, [r8]
  404348:	e51a      	b.n	403d80 <_vfiprintf_r+0xe4>
  40434a:	9608      	str	r6, [sp, #32]
  40434c:	2800      	cmp	r0, #0
  40434e:	f040 82db 	bne.w	404908 <_vfiprintf_r+0xc6c>
  404352:	2a00      	cmp	r2, #0
  404354:	f000 80e7 	beq.w	404526 <_vfiprintf_r+0x88a>
  404358:	2101      	movs	r1, #1
  40435a:	f88d 2048 	strb.w	r2, [sp, #72]	; 0x48
  40435e:	f04f 0200 	mov.w	r2, #0
  404362:	9101      	str	r1, [sp, #4]
  404364:	f88d 2037 	strb.w	r2, [sp, #55]	; 0x37
  404368:	9105      	str	r1, [sp, #20]
  40436a:	f10d 0b48 	add.w	fp, sp, #72	; 0x48
  40436e:	e77b      	b.n	404268 <_vfiprintf_r+0x5cc>
  404370:	9a07      	ldr	r2, [sp, #28]
  404372:	6813      	ldr	r3, [r2, #0]
  404374:	3204      	adds	r2, #4
  404376:	9207      	str	r2, [sp, #28]
  404378:	9a03      	ldr	r2, [sp, #12]
  40437a:	601a      	str	r2, [r3, #0]
  40437c:	e4cb      	b.n	403d16 <_vfiprintf_r+0x7a>
  40437e:	aa0f      	add	r2, sp, #60	; 0x3c
  404380:	9904      	ldr	r1, [sp, #16]
  404382:	4620      	mov	r0, r4
  404384:	f7ff fc4a 	bl	403c1c <__sprint_r.part.0>
  404388:	2800      	cmp	r0, #0
  40438a:	f040 8139 	bne.w	404600 <_vfiprintf_r+0x964>
  40438e:	9910      	ldr	r1, [sp, #64]	; 0x40
  404390:	9a11      	ldr	r2, [sp, #68]	; 0x44
  404392:	f101 0c01 	add.w	ip, r1, #1
  404396:	46ce      	mov	lr, r9
  404398:	e5ff      	b.n	403f9a <_vfiprintf_r+0x2fe>
  40439a:	9910      	ldr	r1, [sp, #64]	; 0x40
  40439c:	9a11      	ldr	r2, [sp, #68]	; 0x44
  40439e:	1c48      	adds	r0, r1, #1
  4043a0:	f89d 5037 	ldrb.w	r5, [sp, #55]	; 0x37
  4043a4:	2d00      	cmp	r5, #0
  4043a6:	f43f ae22 	beq.w	403fee <_vfiprintf_r+0x352>
  4043aa:	3201      	adds	r2, #1
  4043ac:	f10d 0537 	add.w	r5, sp, #55	; 0x37
  4043b0:	2101      	movs	r1, #1
  4043b2:	2807      	cmp	r0, #7
  4043b4:	9211      	str	r2, [sp, #68]	; 0x44
  4043b6:	9010      	str	r0, [sp, #64]	; 0x40
  4043b8:	f8ca 5000 	str.w	r5, [sl]
  4043bc:	f8ca 1004 	str.w	r1, [sl, #4]
  4043c0:	f340 8108 	ble.w	4045d4 <_vfiprintf_r+0x938>
  4043c4:	2a00      	cmp	r2, #0
  4043c6:	f040 81bc 	bne.w	404742 <_vfiprintf_r+0xaa6>
  4043ca:	9b09      	ldr	r3, [sp, #36]	; 0x24
  4043cc:	2b00      	cmp	r3, #0
  4043ce:	f43f ae1f 	beq.w	404010 <_vfiprintf_r+0x374>
  4043d2:	ab0e      	add	r3, sp, #56	; 0x38
  4043d4:	2202      	movs	r2, #2
  4043d6:	4608      	mov	r0, r1
  4043d8:	931c      	str	r3, [sp, #112]	; 0x70
  4043da:	921d      	str	r2, [sp, #116]	; 0x74
  4043dc:	46ca      	mov	sl, r9
  4043de:	4601      	mov	r1, r0
  4043e0:	f10a 0a08 	add.w	sl, sl, #8
  4043e4:	3001      	adds	r0, #1
  4043e6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  4043e8:	2b80      	cmp	r3, #128	; 0x80
  4043ea:	f43f ae19 	beq.w	404020 <_vfiprintf_r+0x384>
  4043ee:	9b05      	ldr	r3, [sp, #20]
  4043f0:	1ae4      	subs	r4, r4, r3
  4043f2:	2c00      	cmp	r4, #0
  4043f4:	dd2e      	ble.n	404454 <_vfiprintf_r+0x7b8>
  4043f6:	2c10      	cmp	r4, #16
  4043f8:	4db3      	ldr	r5, [pc, #716]	; (4046c8 <_vfiprintf_r+0xa2c>)
  4043fa:	dd1e      	ble.n	40443a <_vfiprintf_r+0x79e>
  4043fc:	46d6      	mov	lr, sl
  4043fe:	2610      	movs	r6, #16
  404400:	9f06      	ldr	r7, [sp, #24]
  404402:	f8dd a010 	ldr.w	sl, [sp, #16]
  404406:	e006      	b.n	404416 <_vfiprintf_r+0x77a>
  404408:	1c88      	adds	r0, r1, #2
  40440a:	f10e 0e08 	add.w	lr, lr, #8
  40440e:	4619      	mov	r1, r3
  404410:	3c10      	subs	r4, #16
  404412:	2c10      	cmp	r4, #16
  404414:	dd10      	ble.n	404438 <_vfiprintf_r+0x79c>
  404416:	1c4b      	adds	r3, r1, #1
  404418:	3210      	adds	r2, #16
  40441a:	2b07      	cmp	r3, #7
  40441c:	9211      	str	r2, [sp, #68]	; 0x44
  40441e:	e88e 0060 	stmia.w	lr, {r5, r6}
  404422:	9310      	str	r3, [sp, #64]	; 0x40
  404424:	ddf0      	ble.n	404408 <_vfiprintf_r+0x76c>
  404426:	2a00      	cmp	r2, #0
  404428:	d165      	bne.n	4044f6 <_vfiprintf_r+0x85a>
  40442a:	3c10      	subs	r4, #16
  40442c:	2c10      	cmp	r4, #16
  40442e:	f04f 0001 	mov.w	r0, #1
  404432:	4611      	mov	r1, r2
  404434:	46ce      	mov	lr, r9
  404436:	dcee      	bgt.n	404416 <_vfiprintf_r+0x77a>
  404438:	46f2      	mov	sl, lr
  40443a:	4422      	add	r2, r4
  40443c:	2807      	cmp	r0, #7
  40443e:	9211      	str	r2, [sp, #68]	; 0x44
  404440:	f8ca 5000 	str.w	r5, [sl]
  404444:	f8ca 4004 	str.w	r4, [sl, #4]
  404448:	9010      	str	r0, [sp, #64]	; 0x40
  40444a:	f300 8085 	bgt.w	404558 <_vfiprintf_r+0x8bc>
  40444e:	f10a 0a08 	add.w	sl, sl, #8
  404452:	3001      	adds	r0, #1
  404454:	9905      	ldr	r1, [sp, #20]
  404456:	f8ca b000 	str.w	fp, [sl]
  40445a:	440a      	add	r2, r1
  40445c:	2807      	cmp	r0, #7
  40445e:	9211      	str	r2, [sp, #68]	; 0x44
  404460:	f8ca 1004 	str.w	r1, [sl, #4]
  404464:	9010      	str	r0, [sp, #64]	; 0x40
  404466:	f340 8082 	ble.w	40456e <_vfiprintf_r+0x8d2>
  40446a:	2a00      	cmp	r2, #0
  40446c:	f040 8118 	bne.w	4046a0 <_vfiprintf_r+0xa04>
  404470:	9b02      	ldr	r3, [sp, #8]
  404472:	9210      	str	r2, [sp, #64]	; 0x40
  404474:	0758      	lsls	r0, r3, #29
  404476:	d535      	bpl.n	4044e4 <_vfiprintf_r+0x848>
  404478:	9b08      	ldr	r3, [sp, #32]
  40447a:	9901      	ldr	r1, [sp, #4]
  40447c:	1a5c      	subs	r4, r3, r1
  40447e:	2c00      	cmp	r4, #0
  404480:	f340 80e7 	ble.w	404652 <_vfiprintf_r+0x9b6>
  404484:	46ca      	mov	sl, r9
  404486:	2c10      	cmp	r4, #16
  404488:	f340 8218 	ble.w	4048bc <_vfiprintf_r+0xc20>
  40448c:	9910      	ldr	r1, [sp, #64]	; 0x40
  40448e:	4e8f      	ldr	r6, [pc, #572]	; (4046cc <_vfiprintf_r+0xa30>)
  404490:	9f06      	ldr	r7, [sp, #24]
  404492:	f8dd b010 	ldr.w	fp, [sp, #16]
  404496:	2510      	movs	r5, #16
  404498:	e006      	b.n	4044a8 <_vfiprintf_r+0x80c>
  40449a:	1c88      	adds	r0, r1, #2
  40449c:	f10a 0a08 	add.w	sl, sl, #8
  4044a0:	4619      	mov	r1, r3
  4044a2:	3c10      	subs	r4, #16
  4044a4:	2c10      	cmp	r4, #16
  4044a6:	dd11      	ble.n	4044cc <_vfiprintf_r+0x830>
  4044a8:	1c4b      	adds	r3, r1, #1
  4044aa:	3210      	adds	r2, #16
  4044ac:	2b07      	cmp	r3, #7
  4044ae:	9211      	str	r2, [sp, #68]	; 0x44
  4044b0:	f8ca 6000 	str.w	r6, [sl]
  4044b4:	f8ca 5004 	str.w	r5, [sl, #4]
  4044b8:	9310      	str	r3, [sp, #64]	; 0x40
  4044ba:	ddee      	ble.n	40449a <_vfiprintf_r+0x7fe>
  4044bc:	bb42      	cbnz	r2, 404510 <_vfiprintf_r+0x874>
  4044be:	3c10      	subs	r4, #16
  4044c0:	2c10      	cmp	r4, #16
  4044c2:	f04f 0001 	mov.w	r0, #1
  4044c6:	4611      	mov	r1, r2
  4044c8:	46ca      	mov	sl, r9
  4044ca:	dced      	bgt.n	4044a8 <_vfiprintf_r+0x80c>
  4044cc:	4422      	add	r2, r4
  4044ce:	2807      	cmp	r0, #7
  4044d0:	9211      	str	r2, [sp, #68]	; 0x44
  4044d2:	f8ca 6000 	str.w	r6, [sl]
  4044d6:	f8ca 4004 	str.w	r4, [sl, #4]
  4044da:	9010      	str	r0, [sp, #64]	; 0x40
  4044dc:	dd51      	ble.n	404582 <_vfiprintf_r+0x8e6>
  4044de:	2a00      	cmp	r2, #0
  4044e0:	f040 819b 	bne.w	40481a <_vfiprintf_r+0xb7e>
  4044e4:	9b03      	ldr	r3, [sp, #12]
  4044e6:	9a08      	ldr	r2, [sp, #32]
  4044e8:	9901      	ldr	r1, [sp, #4]
  4044ea:	428a      	cmp	r2, r1
  4044ec:	bfac      	ite	ge
  4044ee:	189b      	addge	r3, r3, r2
  4044f0:	185b      	addlt	r3, r3, r1
  4044f2:	9303      	str	r3, [sp, #12]
  4044f4:	e04e      	b.n	404594 <_vfiprintf_r+0x8f8>
  4044f6:	aa0f      	add	r2, sp, #60	; 0x3c
  4044f8:	4651      	mov	r1, sl
  4044fa:	4638      	mov	r0, r7
  4044fc:	f7ff fb8e 	bl	403c1c <__sprint_r.part.0>
  404500:	2800      	cmp	r0, #0
  404502:	f040 813f 	bne.w	404784 <_vfiprintf_r+0xae8>
  404506:	9910      	ldr	r1, [sp, #64]	; 0x40
  404508:	9a11      	ldr	r2, [sp, #68]	; 0x44
  40450a:	1c48      	adds	r0, r1, #1
  40450c:	46ce      	mov	lr, r9
  40450e:	e77f      	b.n	404410 <_vfiprintf_r+0x774>
  404510:	aa0f      	add	r2, sp, #60	; 0x3c
  404512:	4659      	mov	r1, fp
  404514:	4638      	mov	r0, r7
  404516:	f7ff fb81 	bl	403c1c <__sprint_r.part.0>
  40451a:	b960      	cbnz	r0, 404536 <_vfiprintf_r+0x89a>
  40451c:	9910      	ldr	r1, [sp, #64]	; 0x40
  40451e:	9a11      	ldr	r2, [sp, #68]	; 0x44
  404520:	1c48      	adds	r0, r1, #1
  404522:	46ca      	mov	sl, r9
  404524:	e7bd      	b.n	4044a2 <_vfiprintf_r+0x806>
  404526:	9b11      	ldr	r3, [sp, #68]	; 0x44
  404528:	f8dd b010 	ldr.w	fp, [sp, #16]
  40452c:	2b00      	cmp	r3, #0
  40452e:	f040 81d4 	bne.w	4048da <_vfiprintf_r+0xc3e>
  404532:	2300      	movs	r3, #0
  404534:	9310      	str	r3, [sp, #64]	; 0x40
  404536:	f8db 3064 	ldr.w	r3, [fp, #100]	; 0x64
  40453a:	f013 0f01 	tst.w	r3, #1
  40453e:	f8bb 300c 	ldrh.w	r3, [fp, #12]
  404542:	d102      	bne.n	40454a <_vfiprintf_r+0x8ae>
  404544:	059a      	lsls	r2, r3, #22
  404546:	f140 80de 	bpl.w	404706 <_vfiprintf_r+0xa6a>
  40454a:	065b      	lsls	r3, r3, #25
  40454c:	f53f acb2 	bmi.w	403eb4 <_vfiprintf_r+0x218>
  404550:	9803      	ldr	r0, [sp, #12]
  404552:	b02d      	add	sp, #180	; 0xb4
  404554:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  404558:	2a00      	cmp	r2, #0
  40455a:	f040 8106 	bne.w	40476a <_vfiprintf_r+0xace>
  40455e:	9a05      	ldr	r2, [sp, #20]
  404560:	921d      	str	r2, [sp, #116]	; 0x74
  404562:	2301      	movs	r3, #1
  404564:	9211      	str	r2, [sp, #68]	; 0x44
  404566:	f8cd b070 	str.w	fp, [sp, #112]	; 0x70
  40456a:	9310      	str	r3, [sp, #64]	; 0x40
  40456c:	46ca      	mov	sl, r9
  40456e:	f10a 0a08 	add.w	sl, sl, #8
  404572:	9b02      	ldr	r3, [sp, #8]
  404574:	0759      	lsls	r1, r3, #29
  404576:	d504      	bpl.n	404582 <_vfiprintf_r+0x8e6>
  404578:	9b08      	ldr	r3, [sp, #32]
  40457a:	9901      	ldr	r1, [sp, #4]
  40457c:	1a5c      	subs	r4, r3, r1
  40457e:	2c00      	cmp	r4, #0
  404580:	dc81      	bgt.n	404486 <_vfiprintf_r+0x7ea>
  404582:	9b03      	ldr	r3, [sp, #12]
  404584:	9908      	ldr	r1, [sp, #32]
  404586:	9801      	ldr	r0, [sp, #4]
  404588:	4281      	cmp	r1, r0
  40458a:	bfac      	ite	ge
  40458c:	185b      	addge	r3, r3, r1
  40458e:	181b      	addlt	r3, r3, r0
  404590:	9303      	str	r3, [sp, #12]
  404592:	bb72      	cbnz	r2, 4045f2 <_vfiprintf_r+0x956>
  404594:	2300      	movs	r3, #0
  404596:	9310      	str	r3, [sp, #64]	; 0x40
  404598:	46ca      	mov	sl, r9
  40459a:	f7ff bbbc 	b.w	403d16 <_vfiprintf_r+0x7a>
  40459e:	aa0f      	add	r2, sp, #60	; 0x3c
  4045a0:	9904      	ldr	r1, [sp, #16]
  4045a2:	4620      	mov	r0, r4
  4045a4:	f7ff fb3a 	bl	403c1c <__sprint_r.part.0>
  4045a8:	bb50      	cbnz	r0, 404600 <_vfiprintf_r+0x964>
  4045aa:	9910      	ldr	r1, [sp, #64]	; 0x40
  4045ac:	9a11      	ldr	r2, [sp, #68]	; 0x44
  4045ae:	f101 0e01 	add.w	lr, r1, #1
  4045b2:	46cc      	mov	ip, r9
  4045b4:	e548      	b.n	404048 <_vfiprintf_r+0x3ac>
  4045b6:	2a00      	cmp	r2, #0
  4045b8:	f040 8140 	bne.w	40483c <_vfiprintf_r+0xba0>
  4045bc:	f89d 1037 	ldrb.w	r1, [sp, #55]	; 0x37
  4045c0:	2900      	cmp	r1, #0
  4045c2:	f000 811b 	beq.w	4047fc <_vfiprintf_r+0xb60>
  4045c6:	2201      	movs	r2, #1
  4045c8:	f10d 0137 	add.w	r1, sp, #55	; 0x37
  4045cc:	4610      	mov	r0, r2
  4045ce:	921d      	str	r2, [sp, #116]	; 0x74
  4045d0:	911c      	str	r1, [sp, #112]	; 0x70
  4045d2:	46ca      	mov	sl, r9
  4045d4:	4601      	mov	r1, r0
  4045d6:	f10a 0a08 	add.w	sl, sl, #8
  4045da:	3001      	adds	r0, #1
  4045dc:	e507      	b.n	403fee <_vfiprintf_r+0x352>
  4045de:	9b02      	ldr	r3, [sp, #8]
  4045e0:	2a01      	cmp	r2, #1
  4045e2:	f000 8098 	beq.w	404716 <_vfiprintf_r+0xa7a>
  4045e6:	2a02      	cmp	r2, #2
  4045e8:	d10d      	bne.n	404606 <_vfiprintf_r+0x96a>
  4045ea:	9302      	str	r3, [sp, #8]
  4045ec:	2600      	movs	r6, #0
  4045ee:	2700      	movs	r7, #0
  4045f0:	e5b0      	b.n	404154 <_vfiprintf_r+0x4b8>
  4045f2:	aa0f      	add	r2, sp, #60	; 0x3c
  4045f4:	9904      	ldr	r1, [sp, #16]
  4045f6:	9806      	ldr	r0, [sp, #24]
  4045f8:	f7ff fb10 	bl	403c1c <__sprint_r.part.0>
  4045fc:	2800      	cmp	r0, #0
  4045fe:	d0c9      	beq.n	404594 <_vfiprintf_r+0x8f8>
  404600:	f8dd b010 	ldr.w	fp, [sp, #16]
  404604:	e797      	b.n	404536 <_vfiprintf_r+0x89a>
  404606:	9302      	str	r3, [sp, #8]
  404608:	2600      	movs	r6, #0
  40460a:	2700      	movs	r7, #0
  40460c:	4649      	mov	r1, r9
  40460e:	e000      	b.n	404612 <_vfiprintf_r+0x976>
  404610:	4659      	mov	r1, fp
  404612:	08f2      	lsrs	r2, r6, #3
  404614:	ea42 7247 	orr.w	r2, r2, r7, lsl #29
  404618:	08f8      	lsrs	r0, r7, #3
  40461a:	f006 0307 	and.w	r3, r6, #7
  40461e:	4607      	mov	r7, r0
  404620:	4616      	mov	r6, r2
  404622:	3330      	adds	r3, #48	; 0x30
  404624:	ea56 0207 	orrs.w	r2, r6, r7
  404628:	f801 3c01 	strb.w	r3, [r1, #-1]
  40462c:	f101 3bff 	add.w	fp, r1, #4294967295
  404630:	d1ee      	bne.n	404610 <_vfiprintf_r+0x974>
  404632:	9a02      	ldr	r2, [sp, #8]
  404634:	07d6      	lsls	r6, r2, #31
  404636:	f57f ad9d 	bpl.w	404174 <_vfiprintf_r+0x4d8>
  40463a:	2b30      	cmp	r3, #48	; 0x30
  40463c:	f43f ad9a 	beq.w	404174 <_vfiprintf_r+0x4d8>
  404640:	3902      	subs	r1, #2
  404642:	2330      	movs	r3, #48	; 0x30
  404644:	f80b 3c01 	strb.w	r3, [fp, #-1]
  404648:	eba9 0301 	sub.w	r3, r9, r1
  40464c:	9305      	str	r3, [sp, #20]
  40464e:	468b      	mov	fp, r1
  404650:	e476      	b.n	403f40 <_vfiprintf_r+0x2a4>
  404652:	9b03      	ldr	r3, [sp, #12]
  404654:	9a08      	ldr	r2, [sp, #32]
  404656:	428a      	cmp	r2, r1
  404658:	bfac      	ite	ge
  40465a:	189b      	addge	r3, r3, r2
  40465c:	185b      	addlt	r3, r3, r1
  40465e:	9303      	str	r3, [sp, #12]
  404660:	e798      	b.n	404594 <_vfiprintf_r+0x8f8>
  404662:	2202      	movs	r2, #2
  404664:	e44d      	b.n	403f02 <_vfiprintf_r+0x266>
  404666:	2f00      	cmp	r7, #0
  404668:	bf08      	it	eq
  40466a:	2e0a      	cmpeq	r6, #10
  40466c:	d352      	bcc.n	404714 <_vfiprintf_r+0xa78>
  40466e:	46cb      	mov	fp, r9
  404670:	4630      	mov	r0, r6
  404672:	4639      	mov	r1, r7
  404674:	220a      	movs	r2, #10
  404676:	2300      	movs	r3, #0
  404678:	f001 fe9c 	bl	4063b4 <__aeabi_uldivmod>
  40467c:	3230      	adds	r2, #48	; 0x30
  40467e:	f80b 2d01 	strb.w	r2, [fp, #-1]!
  404682:	4630      	mov	r0, r6
  404684:	4639      	mov	r1, r7
  404686:	2300      	movs	r3, #0
  404688:	220a      	movs	r2, #10
  40468a:	f001 fe93 	bl	4063b4 <__aeabi_uldivmod>
  40468e:	4606      	mov	r6, r0
  404690:	460f      	mov	r7, r1
  404692:	ea56 0307 	orrs.w	r3, r6, r7
  404696:	d1eb      	bne.n	404670 <_vfiprintf_r+0x9d4>
  404698:	e56c      	b.n	404174 <_vfiprintf_r+0x4d8>
  40469a:	9405      	str	r4, [sp, #20]
  40469c:	46cb      	mov	fp, r9
  40469e:	e44f      	b.n	403f40 <_vfiprintf_r+0x2a4>
  4046a0:	aa0f      	add	r2, sp, #60	; 0x3c
  4046a2:	9904      	ldr	r1, [sp, #16]
  4046a4:	9806      	ldr	r0, [sp, #24]
  4046a6:	f7ff fab9 	bl	403c1c <__sprint_r.part.0>
  4046aa:	2800      	cmp	r0, #0
  4046ac:	d1a8      	bne.n	404600 <_vfiprintf_r+0x964>
  4046ae:	9a11      	ldr	r2, [sp, #68]	; 0x44
  4046b0:	46ca      	mov	sl, r9
  4046b2:	e75e      	b.n	404572 <_vfiprintf_r+0x8d6>
  4046b4:	aa0f      	add	r2, sp, #60	; 0x3c
  4046b6:	9904      	ldr	r1, [sp, #16]
  4046b8:	9806      	ldr	r0, [sp, #24]
  4046ba:	f7ff faaf 	bl	403c1c <__sprint_r.part.0>
  4046be:	2800      	cmp	r0, #0
  4046c0:	d19e      	bne.n	404600 <_vfiprintf_r+0x964>
  4046c2:	46ca      	mov	sl, r9
  4046c4:	f7ff bbc0 	b.w	403e48 <_vfiprintf_r+0x1ac>
  4046c8:	00406710 	.word	0x00406710
  4046cc:	00406700 	.word	0x00406700
  4046d0:	3104      	adds	r1, #4
  4046d2:	6816      	ldr	r6, [r2, #0]
  4046d4:	9107      	str	r1, [sp, #28]
  4046d6:	2201      	movs	r2, #1
  4046d8:	2700      	movs	r7, #0
  4046da:	e412      	b.n	403f02 <_vfiprintf_r+0x266>
  4046dc:	9807      	ldr	r0, [sp, #28]
  4046de:	4601      	mov	r1, r0
  4046e0:	3104      	adds	r1, #4
  4046e2:	6806      	ldr	r6, [r0, #0]
  4046e4:	9107      	str	r1, [sp, #28]
  4046e6:	2700      	movs	r7, #0
  4046e8:	e40b      	b.n	403f02 <_vfiprintf_r+0x266>
  4046ea:	680e      	ldr	r6, [r1, #0]
  4046ec:	3104      	adds	r1, #4
  4046ee:	9107      	str	r1, [sp, #28]
  4046f0:	2700      	movs	r7, #0
  4046f2:	e591      	b.n	404218 <_vfiprintf_r+0x57c>
  4046f4:	9907      	ldr	r1, [sp, #28]
  4046f6:	680e      	ldr	r6, [r1, #0]
  4046f8:	460a      	mov	r2, r1
  4046fa:	17f7      	asrs	r7, r6, #31
  4046fc:	3204      	adds	r2, #4
  4046fe:	9207      	str	r2, [sp, #28]
  404700:	4630      	mov	r0, r6
  404702:	4639      	mov	r1, r7
  404704:	e50f      	b.n	404126 <_vfiprintf_r+0x48a>
  404706:	f8db 0058 	ldr.w	r0, [fp, #88]	; 0x58
  40470a:	f000 fe7f 	bl	40540c <__retarget_lock_release_recursive>
  40470e:	f8bb 300c 	ldrh.w	r3, [fp, #12]
  404712:	e71a      	b.n	40454a <_vfiprintf_r+0x8ae>
  404714:	9b02      	ldr	r3, [sp, #8]
  404716:	9302      	str	r3, [sp, #8]
  404718:	f10d 0bb0 	add.w	fp, sp, #176	; 0xb0
  40471c:	3630      	adds	r6, #48	; 0x30
  40471e:	2301      	movs	r3, #1
  404720:	f80b 6d41 	strb.w	r6, [fp, #-65]!
  404724:	9305      	str	r3, [sp, #20]
  404726:	e40b      	b.n	403f40 <_vfiprintf_r+0x2a4>
  404728:	aa0f      	add	r2, sp, #60	; 0x3c
  40472a:	9904      	ldr	r1, [sp, #16]
  40472c:	9806      	ldr	r0, [sp, #24]
  40472e:	f7ff fa75 	bl	403c1c <__sprint_r.part.0>
  404732:	2800      	cmp	r0, #0
  404734:	f47f af64 	bne.w	404600 <_vfiprintf_r+0x964>
  404738:	9910      	ldr	r1, [sp, #64]	; 0x40
  40473a:	9a11      	ldr	r2, [sp, #68]	; 0x44
  40473c:	1c48      	adds	r0, r1, #1
  40473e:	46ca      	mov	sl, r9
  404740:	e651      	b.n	4043e6 <_vfiprintf_r+0x74a>
  404742:	aa0f      	add	r2, sp, #60	; 0x3c
  404744:	9904      	ldr	r1, [sp, #16]
  404746:	9806      	ldr	r0, [sp, #24]
  404748:	f7ff fa68 	bl	403c1c <__sprint_r.part.0>
  40474c:	2800      	cmp	r0, #0
  40474e:	f47f af57 	bne.w	404600 <_vfiprintf_r+0x964>
  404752:	9910      	ldr	r1, [sp, #64]	; 0x40
  404754:	9a11      	ldr	r2, [sp, #68]	; 0x44
  404756:	1c48      	adds	r0, r1, #1
  404758:	46ca      	mov	sl, r9
  40475a:	e448      	b.n	403fee <_vfiprintf_r+0x352>
  40475c:	2a00      	cmp	r2, #0
  40475e:	f040 8091 	bne.w	404884 <_vfiprintf_r+0xbe8>
  404762:	2001      	movs	r0, #1
  404764:	4611      	mov	r1, r2
  404766:	46ca      	mov	sl, r9
  404768:	e641      	b.n	4043ee <_vfiprintf_r+0x752>
  40476a:	aa0f      	add	r2, sp, #60	; 0x3c
  40476c:	9904      	ldr	r1, [sp, #16]
  40476e:	9806      	ldr	r0, [sp, #24]
  404770:	f7ff fa54 	bl	403c1c <__sprint_r.part.0>
  404774:	2800      	cmp	r0, #0
  404776:	f47f af43 	bne.w	404600 <_vfiprintf_r+0x964>
  40477a:	9810      	ldr	r0, [sp, #64]	; 0x40
  40477c:	9a11      	ldr	r2, [sp, #68]	; 0x44
  40477e:	3001      	adds	r0, #1
  404780:	46ca      	mov	sl, r9
  404782:	e667      	b.n	404454 <_vfiprintf_r+0x7b8>
  404784:	46d3      	mov	fp, sl
  404786:	e6d6      	b.n	404536 <_vfiprintf_r+0x89a>
  404788:	9e07      	ldr	r6, [sp, #28]
  40478a:	3607      	adds	r6, #7
  40478c:	f026 0207 	bic.w	r2, r6, #7
  404790:	f102 0108 	add.w	r1, r2, #8
  404794:	e9d2 6700 	ldrd	r6, r7, [r2]
  404798:	9107      	str	r1, [sp, #28]
  40479a:	2201      	movs	r2, #1
  40479c:	f7ff bbb1 	b.w	403f02 <_vfiprintf_r+0x266>
  4047a0:	9e07      	ldr	r6, [sp, #28]
  4047a2:	3607      	adds	r6, #7
  4047a4:	f026 0607 	bic.w	r6, r6, #7
  4047a8:	e9d6 0100 	ldrd	r0, r1, [r6]
  4047ac:	f106 0208 	add.w	r2, r6, #8
  4047b0:	9207      	str	r2, [sp, #28]
  4047b2:	4606      	mov	r6, r0
  4047b4:	460f      	mov	r7, r1
  4047b6:	e4b6      	b.n	404126 <_vfiprintf_r+0x48a>
  4047b8:	9e07      	ldr	r6, [sp, #28]
  4047ba:	3607      	adds	r6, #7
  4047bc:	f026 0207 	bic.w	r2, r6, #7
  4047c0:	f102 0108 	add.w	r1, r2, #8
  4047c4:	e9d2 6700 	ldrd	r6, r7, [r2]
  4047c8:	9107      	str	r1, [sp, #28]
  4047ca:	2200      	movs	r2, #0
  4047cc:	f7ff bb99 	b.w	403f02 <_vfiprintf_r+0x266>
  4047d0:	9e07      	ldr	r6, [sp, #28]
  4047d2:	3607      	adds	r6, #7
  4047d4:	f026 0107 	bic.w	r1, r6, #7
  4047d8:	f101 0008 	add.w	r0, r1, #8
  4047dc:	9007      	str	r0, [sp, #28]
  4047de:	e9d1 6700 	ldrd	r6, r7, [r1]
  4047e2:	e519      	b.n	404218 <_vfiprintf_r+0x57c>
  4047e4:	46cb      	mov	fp, r9
  4047e6:	f7ff bbab 	b.w	403f40 <_vfiprintf_r+0x2a4>
  4047ea:	252d      	movs	r5, #45	; 0x2d
  4047ec:	4276      	negs	r6, r6
  4047ee:	eb67 0747 	sbc.w	r7, r7, r7, lsl #1
  4047f2:	f88d 5037 	strb.w	r5, [sp, #55]	; 0x37
  4047f6:	2201      	movs	r2, #1
  4047f8:	f7ff bb88 	b.w	403f0c <_vfiprintf_r+0x270>
  4047fc:	9b09      	ldr	r3, [sp, #36]	; 0x24
  4047fe:	b9b3      	cbnz	r3, 40482e <_vfiprintf_r+0xb92>
  404800:	4611      	mov	r1, r2
  404802:	2001      	movs	r0, #1
  404804:	46ca      	mov	sl, r9
  404806:	e5f2      	b.n	4043ee <_vfiprintf_r+0x752>
  404808:	f8db 0058 	ldr.w	r0, [fp, #88]	; 0x58
  40480c:	f000 fdfe 	bl	40540c <__retarget_lock_release_recursive>
  404810:	f04f 33ff 	mov.w	r3, #4294967295
  404814:	9303      	str	r3, [sp, #12]
  404816:	f7ff bb50 	b.w	403eba <_vfiprintf_r+0x21e>
  40481a:	aa0f      	add	r2, sp, #60	; 0x3c
  40481c:	9904      	ldr	r1, [sp, #16]
  40481e:	9806      	ldr	r0, [sp, #24]
  404820:	f7ff f9fc 	bl	403c1c <__sprint_r.part.0>
  404824:	2800      	cmp	r0, #0
  404826:	f47f aeeb 	bne.w	404600 <_vfiprintf_r+0x964>
  40482a:	9a11      	ldr	r2, [sp, #68]	; 0x44
  40482c:	e6a9      	b.n	404582 <_vfiprintf_r+0x8e6>
  40482e:	ab0e      	add	r3, sp, #56	; 0x38
  404830:	2202      	movs	r2, #2
  404832:	931c      	str	r3, [sp, #112]	; 0x70
  404834:	921d      	str	r2, [sp, #116]	; 0x74
  404836:	2001      	movs	r0, #1
  404838:	46ca      	mov	sl, r9
  40483a:	e5d0      	b.n	4043de <_vfiprintf_r+0x742>
  40483c:	aa0f      	add	r2, sp, #60	; 0x3c
  40483e:	9904      	ldr	r1, [sp, #16]
  404840:	9806      	ldr	r0, [sp, #24]
  404842:	f7ff f9eb 	bl	403c1c <__sprint_r.part.0>
  404846:	2800      	cmp	r0, #0
  404848:	f47f aeda 	bne.w	404600 <_vfiprintf_r+0x964>
  40484c:	9910      	ldr	r1, [sp, #64]	; 0x40
  40484e:	9a11      	ldr	r2, [sp, #68]	; 0x44
  404850:	1c48      	adds	r0, r1, #1
  404852:	46ca      	mov	sl, r9
  404854:	e5a4      	b.n	4043a0 <_vfiprintf_r+0x704>
  404856:	9a07      	ldr	r2, [sp, #28]
  404858:	9903      	ldr	r1, [sp, #12]
  40485a:	6813      	ldr	r3, [r2, #0]
  40485c:	17cd      	asrs	r5, r1, #31
  40485e:	4608      	mov	r0, r1
  404860:	3204      	adds	r2, #4
  404862:	4629      	mov	r1, r5
  404864:	9207      	str	r2, [sp, #28]
  404866:	e9c3 0100 	strd	r0, r1, [r3]
  40486a:	f7ff ba54 	b.w	403d16 <_vfiprintf_r+0x7a>
  40486e:	4658      	mov	r0, fp
  404870:	9607      	str	r6, [sp, #28]
  404872:	9302      	str	r3, [sp, #8]
  404874:	f7ff f964 	bl	403b40 <strlen>
  404878:	2400      	movs	r4, #0
  40487a:	9005      	str	r0, [sp, #20]
  40487c:	f89d 5037 	ldrb.w	r5, [sp, #55]	; 0x37
  404880:	f7ff bb5e 	b.w	403f40 <_vfiprintf_r+0x2a4>
  404884:	aa0f      	add	r2, sp, #60	; 0x3c
  404886:	9904      	ldr	r1, [sp, #16]
  404888:	9806      	ldr	r0, [sp, #24]
  40488a:	f7ff f9c7 	bl	403c1c <__sprint_r.part.0>
  40488e:	2800      	cmp	r0, #0
  404890:	f47f aeb6 	bne.w	404600 <_vfiprintf_r+0x964>
  404894:	9910      	ldr	r1, [sp, #64]	; 0x40
  404896:	9a11      	ldr	r2, [sp, #68]	; 0x44
  404898:	1c48      	adds	r0, r1, #1
  40489a:	46ca      	mov	sl, r9
  40489c:	e5a7      	b.n	4043ee <_vfiprintf_r+0x752>
  40489e:	9910      	ldr	r1, [sp, #64]	; 0x40
  4048a0:	9a11      	ldr	r2, [sp, #68]	; 0x44
  4048a2:	4e20      	ldr	r6, [pc, #128]	; (404924 <_vfiprintf_r+0xc88>)
  4048a4:	3101      	adds	r1, #1
  4048a6:	f7ff bb90 	b.w	403fca <_vfiprintf_r+0x32e>
  4048aa:	2c06      	cmp	r4, #6
  4048ac:	bf28      	it	cs
  4048ae:	2406      	movcs	r4, #6
  4048b0:	9405      	str	r4, [sp, #20]
  4048b2:	9607      	str	r6, [sp, #28]
  4048b4:	9401      	str	r4, [sp, #4]
  4048b6:	f8df b070 	ldr.w	fp, [pc, #112]	; 404928 <_vfiprintf_r+0xc8c>
  4048ba:	e4d5      	b.n	404268 <_vfiprintf_r+0x5cc>
  4048bc:	9810      	ldr	r0, [sp, #64]	; 0x40
  4048be:	4e19      	ldr	r6, [pc, #100]	; (404924 <_vfiprintf_r+0xc88>)
  4048c0:	3001      	adds	r0, #1
  4048c2:	e603      	b.n	4044cc <_vfiprintf_r+0x830>
  4048c4:	9405      	str	r4, [sp, #20]
  4048c6:	f89d 5037 	ldrb.w	r5, [sp, #55]	; 0x37
  4048ca:	9607      	str	r6, [sp, #28]
  4048cc:	9302      	str	r3, [sp, #8]
  4048ce:	4604      	mov	r4, r0
  4048d0:	f7ff bb36 	b.w	403f40 <_vfiprintf_r+0x2a4>
  4048d4:	4686      	mov	lr, r0
  4048d6:	f7ff bbce 	b.w	404076 <_vfiprintf_r+0x3da>
  4048da:	9806      	ldr	r0, [sp, #24]
  4048dc:	aa0f      	add	r2, sp, #60	; 0x3c
  4048de:	4659      	mov	r1, fp
  4048e0:	f7ff f99c 	bl	403c1c <__sprint_r.part.0>
  4048e4:	2800      	cmp	r0, #0
  4048e6:	f43f ae24 	beq.w	404532 <_vfiprintf_r+0x896>
  4048ea:	e624      	b.n	404536 <_vfiprintf_r+0x89a>
  4048ec:	9907      	ldr	r1, [sp, #28]
  4048ee:	f898 2001 	ldrb.w	r2, [r8, #1]
  4048f2:	680c      	ldr	r4, [r1, #0]
  4048f4:	3104      	adds	r1, #4
  4048f6:	ea44 74e4 	orr.w	r4, r4, r4, asr #31
  4048fa:	46b8      	mov	r8, r7
  4048fc:	9107      	str	r1, [sp, #28]
  4048fe:	f7ff ba3f 	b.w	403d80 <_vfiprintf_r+0xe4>
  404902:	f88d 5037 	strb.w	r5, [sp, #55]	; 0x37
  404906:	e43c      	b.n	404182 <_vfiprintf_r+0x4e6>
  404908:	f88d 5037 	strb.w	r5, [sp, #55]	; 0x37
  40490c:	e521      	b.n	404352 <_vfiprintf_r+0x6b6>
  40490e:	f88d 5037 	strb.w	r5, [sp, #55]	; 0x37
  404912:	f7ff bbf4 	b.w	4040fe <_vfiprintf_r+0x462>
  404916:	f88d 5037 	strb.w	r5, [sp, #55]	; 0x37
  40491a:	e491      	b.n	404240 <_vfiprintf_r+0x5a4>
  40491c:	f88d 5037 	strb.w	r5, [sp, #55]	; 0x37
  404920:	e469      	b.n	4041f6 <_vfiprintf_r+0x55a>
  404922:	bf00      	nop
  404924:	00406700 	.word	0x00406700
  404928:	004066f8 	.word	0x004066f8

0040492c <__sbprintf>:
  40492c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  404930:	460c      	mov	r4, r1
  404932:	f5ad 6d8d 	sub.w	sp, sp, #1128	; 0x468
  404936:	8989      	ldrh	r1, [r1, #12]
  404938:	6e66      	ldr	r6, [r4, #100]	; 0x64
  40493a:	89e5      	ldrh	r5, [r4, #14]
  40493c:	9619      	str	r6, [sp, #100]	; 0x64
  40493e:	f021 0102 	bic.w	r1, r1, #2
  404942:	4606      	mov	r6, r0
  404944:	69e0      	ldr	r0, [r4, #28]
  404946:	f8ad 100c 	strh.w	r1, [sp, #12]
  40494a:	4617      	mov	r7, r2
  40494c:	f44f 6180 	mov.w	r1, #1024	; 0x400
  404950:	6a62      	ldr	r2, [r4, #36]	; 0x24
  404952:	f8ad 500e 	strh.w	r5, [sp, #14]
  404956:	4698      	mov	r8, r3
  404958:	ad1a      	add	r5, sp, #104	; 0x68
  40495a:	2300      	movs	r3, #0
  40495c:	9007      	str	r0, [sp, #28]
  40495e:	a816      	add	r0, sp, #88	; 0x58
  404960:	9209      	str	r2, [sp, #36]	; 0x24
  404962:	9306      	str	r3, [sp, #24]
  404964:	9500      	str	r5, [sp, #0]
  404966:	9504      	str	r5, [sp, #16]
  404968:	9102      	str	r1, [sp, #8]
  40496a:	9105      	str	r1, [sp, #20]
  40496c:	f000 fd48 	bl	405400 <__retarget_lock_init_recursive>
  404970:	4643      	mov	r3, r8
  404972:	463a      	mov	r2, r7
  404974:	4669      	mov	r1, sp
  404976:	4630      	mov	r0, r6
  404978:	f7ff f990 	bl	403c9c <_vfiprintf_r>
  40497c:	1e05      	subs	r5, r0, #0
  40497e:	db07      	blt.n	404990 <__sbprintf+0x64>
  404980:	4630      	mov	r0, r6
  404982:	4669      	mov	r1, sp
  404984:	f000 f928 	bl	404bd8 <_fflush_r>
  404988:	2800      	cmp	r0, #0
  40498a:	bf18      	it	ne
  40498c:	f04f 35ff 	movne.w	r5, #4294967295
  404990:	f8bd 300c 	ldrh.w	r3, [sp, #12]
  404994:	065b      	lsls	r3, r3, #25
  404996:	d503      	bpl.n	4049a0 <__sbprintf+0x74>
  404998:	89a3      	ldrh	r3, [r4, #12]
  40499a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  40499e:	81a3      	strh	r3, [r4, #12]
  4049a0:	9816      	ldr	r0, [sp, #88]	; 0x58
  4049a2:	f000 fd2f 	bl	405404 <__retarget_lock_close_recursive>
  4049a6:	4628      	mov	r0, r5
  4049a8:	f50d 6d8d 	add.w	sp, sp, #1128	; 0x468
  4049ac:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

004049b0 <__swsetup_r>:
  4049b0:	b538      	push	{r3, r4, r5, lr}
  4049b2:	4b30      	ldr	r3, [pc, #192]	; (404a74 <__swsetup_r+0xc4>)
  4049b4:	681b      	ldr	r3, [r3, #0]
  4049b6:	4605      	mov	r5, r0
  4049b8:	460c      	mov	r4, r1
  4049ba:	b113      	cbz	r3, 4049c2 <__swsetup_r+0x12>
  4049bc:	6b9a      	ldr	r2, [r3, #56]	; 0x38
  4049be:	2a00      	cmp	r2, #0
  4049c0:	d038      	beq.n	404a34 <__swsetup_r+0x84>
  4049c2:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
  4049c6:	b293      	uxth	r3, r2
  4049c8:	0718      	lsls	r0, r3, #28
  4049ca:	d50c      	bpl.n	4049e6 <__swsetup_r+0x36>
  4049cc:	6920      	ldr	r0, [r4, #16]
  4049ce:	b1a8      	cbz	r0, 4049fc <__swsetup_r+0x4c>
  4049d0:	f013 0201 	ands.w	r2, r3, #1
  4049d4:	d01e      	beq.n	404a14 <__swsetup_r+0x64>
  4049d6:	6963      	ldr	r3, [r4, #20]
  4049d8:	2200      	movs	r2, #0
  4049da:	425b      	negs	r3, r3
  4049dc:	61a3      	str	r3, [r4, #24]
  4049de:	60a2      	str	r2, [r4, #8]
  4049e0:	b1f0      	cbz	r0, 404a20 <__swsetup_r+0x70>
  4049e2:	2000      	movs	r0, #0
  4049e4:	bd38      	pop	{r3, r4, r5, pc}
  4049e6:	06d9      	lsls	r1, r3, #27
  4049e8:	d53c      	bpl.n	404a64 <__swsetup_r+0xb4>
  4049ea:	0758      	lsls	r0, r3, #29
  4049ec:	d426      	bmi.n	404a3c <__swsetup_r+0x8c>
  4049ee:	6920      	ldr	r0, [r4, #16]
  4049f0:	f042 0308 	orr.w	r3, r2, #8
  4049f4:	81a3      	strh	r3, [r4, #12]
  4049f6:	b29b      	uxth	r3, r3
  4049f8:	2800      	cmp	r0, #0
  4049fa:	d1e9      	bne.n	4049d0 <__swsetup_r+0x20>
  4049fc:	f403 7220 	and.w	r2, r3, #640	; 0x280
  404a00:	f5b2 7f00 	cmp.w	r2, #512	; 0x200
  404a04:	d0e4      	beq.n	4049d0 <__swsetup_r+0x20>
  404a06:	4628      	mov	r0, r5
  404a08:	4621      	mov	r1, r4
  404a0a:	f000 fd2f 	bl	40546c <__smakebuf_r>
  404a0e:	89a3      	ldrh	r3, [r4, #12]
  404a10:	6920      	ldr	r0, [r4, #16]
  404a12:	e7dd      	b.n	4049d0 <__swsetup_r+0x20>
  404a14:	0799      	lsls	r1, r3, #30
  404a16:	bf58      	it	pl
  404a18:	6962      	ldrpl	r2, [r4, #20]
  404a1a:	60a2      	str	r2, [r4, #8]
  404a1c:	2800      	cmp	r0, #0
  404a1e:	d1e0      	bne.n	4049e2 <__swsetup_r+0x32>
  404a20:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  404a24:	061a      	lsls	r2, r3, #24
  404a26:	d5dd      	bpl.n	4049e4 <__swsetup_r+0x34>
  404a28:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  404a2c:	81a3      	strh	r3, [r4, #12]
  404a2e:	f04f 30ff 	mov.w	r0, #4294967295
  404a32:	bd38      	pop	{r3, r4, r5, pc}
  404a34:	4618      	mov	r0, r3
  404a36:	f000 f927 	bl	404c88 <__sinit>
  404a3a:	e7c2      	b.n	4049c2 <__swsetup_r+0x12>
  404a3c:	6b21      	ldr	r1, [r4, #48]	; 0x30
  404a3e:	b151      	cbz	r1, 404a56 <__swsetup_r+0xa6>
  404a40:	f104 0340 	add.w	r3, r4, #64	; 0x40
  404a44:	4299      	cmp	r1, r3
  404a46:	d004      	beq.n	404a52 <__swsetup_r+0xa2>
  404a48:	4628      	mov	r0, r5
  404a4a:	f000 fa43 	bl	404ed4 <_free_r>
  404a4e:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
  404a52:	2300      	movs	r3, #0
  404a54:	6323      	str	r3, [r4, #48]	; 0x30
  404a56:	2300      	movs	r3, #0
  404a58:	6920      	ldr	r0, [r4, #16]
  404a5a:	6063      	str	r3, [r4, #4]
  404a5c:	f022 0224 	bic.w	r2, r2, #36	; 0x24
  404a60:	6020      	str	r0, [r4, #0]
  404a62:	e7c5      	b.n	4049f0 <__swsetup_r+0x40>
  404a64:	f042 0240 	orr.w	r2, r2, #64	; 0x40
  404a68:	2309      	movs	r3, #9
  404a6a:	602b      	str	r3, [r5, #0]
  404a6c:	f04f 30ff 	mov.w	r0, #4294967295
  404a70:	81a2      	strh	r2, [r4, #12]
  404a72:	bd38      	pop	{r3, r4, r5, pc}
  404a74:	2040000c 	.word	0x2040000c

00404a78 <register_fini>:
  404a78:	4b02      	ldr	r3, [pc, #8]	; (404a84 <register_fini+0xc>)
  404a7a:	b113      	cbz	r3, 404a82 <register_fini+0xa>
  404a7c:	4802      	ldr	r0, [pc, #8]	; (404a88 <register_fini+0x10>)
  404a7e:	f000 b805 	b.w	404a8c <atexit>
  404a82:	4770      	bx	lr
  404a84:	00000000 	.word	0x00000000
  404a88:	00404cf9 	.word	0x00404cf9

00404a8c <atexit>:
  404a8c:	2300      	movs	r3, #0
  404a8e:	4601      	mov	r1, r0
  404a90:	461a      	mov	r2, r3
  404a92:	4618      	mov	r0, r3
  404a94:	f001 bb66 	b.w	406164 <__register_exitproc>

00404a98 <__sflush_r>:
  404a98:	f9b1 300c 	ldrsh.w	r3, [r1, #12]
  404a9c:	b29a      	uxth	r2, r3
  404a9e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  404aa2:	460d      	mov	r5, r1
  404aa4:	0711      	lsls	r1, r2, #28
  404aa6:	4680      	mov	r8, r0
  404aa8:	d43a      	bmi.n	404b20 <__sflush_r+0x88>
  404aaa:	686a      	ldr	r2, [r5, #4]
  404aac:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
  404ab0:	2a00      	cmp	r2, #0
  404ab2:	81ab      	strh	r3, [r5, #12]
  404ab4:	dd6f      	ble.n	404b96 <__sflush_r+0xfe>
  404ab6:	6aac      	ldr	r4, [r5, #40]	; 0x28
  404ab8:	2c00      	cmp	r4, #0
  404aba:	d049      	beq.n	404b50 <__sflush_r+0xb8>
  404abc:	2200      	movs	r2, #0
  404abe:	b29b      	uxth	r3, r3
  404ac0:	f8d8 6000 	ldr.w	r6, [r8]
  404ac4:	f8c8 2000 	str.w	r2, [r8]
  404ac8:	f413 5280 	ands.w	r2, r3, #4096	; 0x1000
  404acc:	d067      	beq.n	404b9e <__sflush_r+0x106>
  404ace:	6d2a      	ldr	r2, [r5, #80]	; 0x50
  404ad0:	075f      	lsls	r7, r3, #29
  404ad2:	d505      	bpl.n	404ae0 <__sflush_r+0x48>
  404ad4:	6869      	ldr	r1, [r5, #4]
  404ad6:	6b2b      	ldr	r3, [r5, #48]	; 0x30
  404ad8:	1a52      	subs	r2, r2, r1
  404ada:	b10b      	cbz	r3, 404ae0 <__sflush_r+0x48>
  404adc:	6beb      	ldr	r3, [r5, #60]	; 0x3c
  404ade:	1ad2      	subs	r2, r2, r3
  404ae0:	2300      	movs	r3, #0
  404ae2:	69e9      	ldr	r1, [r5, #28]
  404ae4:	4640      	mov	r0, r8
  404ae6:	47a0      	blx	r4
  404ae8:	1c44      	adds	r4, r0, #1
  404aea:	d03c      	beq.n	404b66 <__sflush_r+0xce>
  404aec:	f9b5 300c 	ldrsh.w	r3, [r5, #12]
  404af0:	692a      	ldr	r2, [r5, #16]
  404af2:	602a      	str	r2, [r5, #0]
  404af4:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
  404af8:	2200      	movs	r2, #0
  404afa:	81ab      	strh	r3, [r5, #12]
  404afc:	04db      	lsls	r3, r3, #19
  404afe:	606a      	str	r2, [r5, #4]
  404b00:	d447      	bmi.n	404b92 <__sflush_r+0xfa>
  404b02:	6b29      	ldr	r1, [r5, #48]	; 0x30
  404b04:	f8c8 6000 	str.w	r6, [r8]
  404b08:	b311      	cbz	r1, 404b50 <__sflush_r+0xb8>
  404b0a:	f105 0340 	add.w	r3, r5, #64	; 0x40
  404b0e:	4299      	cmp	r1, r3
  404b10:	d002      	beq.n	404b18 <__sflush_r+0x80>
  404b12:	4640      	mov	r0, r8
  404b14:	f000 f9de 	bl	404ed4 <_free_r>
  404b18:	2000      	movs	r0, #0
  404b1a:	6328      	str	r0, [r5, #48]	; 0x30
  404b1c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  404b20:	692e      	ldr	r6, [r5, #16]
  404b22:	b1ae      	cbz	r6, 404b50 <__sflush_r+0xb8>
  404b24:	682c      	ldr	r4, [r5, #0]
  404b26:	602e      	str	r6, [r5, #0]
  404b28:	0791      	lsls	r1, r2, #30
  404b2a:	bf0c      	ite	eq
  404b2c:	696b      	ldreq	r3, [r5, #20]
  404b2e:	2300      	movne	r3, #0
  404b30:	1ba4      	subs	r4, r4, r6
  404b32:	60ab      	str	r3, [r5, #8]
  404b34:	e00a      	b.n	404b4c <__sflush_r+0xb4>
  404b36:	4623      	mov	r3, r4
  404b38:	4632      	mov	r2, r6
  404b3a:	6a6f      	ldr	r7, [r5, #36]	; 0x24
  404b3c:	69e9      	ldr	r1, [r5, #28]
  404b3e:	4640      	mov	r0, r8
  404b40:	47b8      	blx	r7
  404b42:	2800      	cmp	r0, #0
  404b44:	eba4 0400 	sub.w	r4, r4, r0
  404b48:	4406      	add	r6, r0
  404b4a:	dd04      	ble.n	404b56 <__sflush_r+0xbe>
  404b4c:	2c00      	cmp	r4, #0
  404b4e:	dcf2      	bgt.n	404b36 <__sflush_r+0x9e>
  404b50:	2000      	movs	r0, #0
  404b52:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  404b56:	89ab      	ldrh	r3, [r5, #12]
  404b58:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  404b5c:	81ab      	strh	r3, [r5, #12]
  404b5e:	f04f 30ff 	mov.w	r0, #4294967295
  404b62:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  404b66:	f8d8 4000 	ldr.w	r4, [r8]
  404b6a:	2c1d      	cmp	r4, #29
  404b6c:	d8f3      	bhi.n	404b56 <__sflush_r+0xbe>
  404b6e:	4b19      	ldr	r3, [pc, #100]	; (404bd4 <__sflush_r+0x13c>)
  404b70:	40e3      	lsrs	r3, r4
  404b72:	43db      	mvns	r3, r3
  404b74:	f013 0301 	ands.w	r3, r3, #1
  404b78:	d1ed      	bne.n	404b56 <__sflush_r+0xbe>
  404b7a:	f9b5 200c 	ldrsh.w	r2, [r5, #12]
  404b7e:	606b      	str	r3, [r5, #4]
  404b80:	f422 6300 	bic.w	r3, r2, #2048	; 0x800
  404b84:	6929      	ldr	r1, [r5, #16]
  404b86:	81ab      	strh	r3, [r5, #12]
  404b88:	04da      	lsls	r2, r3, #19
  404b8a:	6029      	str	r1, [r5, #0]
  404b8c:	d5b9      	bpl.n	404b02 <__sflush_r+0x6a>
  404b8e:	2c00      	cmp	r4, #0
  404b90:	d1b7      	bne.n	404b02 <__sflush_r+0x6a>
  404b92:	6528      	str	r0, [r5, #80]	; 0x50
  404b94:	e7b5      	b.n	404b02 <__sflush_r+0x6a>
  404b96:	6bea      	ldr	r2, [r5, #60]	; 0x3c
  404b98:	2a00      	cmp	r2, #0
  404b9a:	dc8c      	bgt.n	404ab6 <__sflush_r+0x1e>
  404b9c:	e7d8      	b.n	404b50 <__sflush_r+0xb8>
  404b9e:	2301      	movs	r3, #1
  404ba0:	69e9      	ldr	r1, [r5, #28]
  404ba2:	4640      	mov	r0, r8
  404ba4:	47a0      	blx	r4
  404ba6:	1c43      	adds	r3, r0, #1
  404ba8:	4602      	mov	r2, r0
  404baa:	d002      	beq.n	404bb2 <__sflush_r+0x11a>
  404bac:	89ab      	ldrh	r3, [r5, #12]
  404bae:	6aac      	ldr	r4, [r5, #40]	; 0x28
  404bb0:	e78e      	b.n	404ad0 <__sflush_r+0x38>
  404bb2:	f8d8 3000 	ldr.w	r3, [r8]
  404bb6:	2b00      	cmp	r3, #0
  404bb8:	d0f8      	beq.n	404bac <__sflush_r+0x114>
  404bba:	2b1d      	cmp	r3, #29
  404bbc:	d001      	beq.n	404bc2 <__sflush_r+0x12a>
  404bbe:	2b16      	cmp	r3, #22
  404bc0:	d102      	bne.n	404bc8 <__sflush_r+0x130>
  404bc2:	f8c8 6000 	str.w	r6, [r8]
  404bc6:	e7c3      	b.n	404b50 <__sflush_r+0xb8>
  404bc8:	89ab      	ldrh	r3, [r5, #12]
  404bca:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  404bce:	81ab      	strh	r3, [r5, #12]
  404bd0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  404bd4:	20400001 	.word	0x20400001

00404bd8 <_fflush_r>:
  404bd8:	b538      	push	{r3, r4, r5, lr}
  404bda:	460d      	mov	r5, r1
  404bdc:	4604      	mov	r4, r0
  404bde:	b108      	cbz	r0, 404be4 <_fflush_r+0xc>
  404be0:	6b83      	ldr	r3, [r0, #56]	; 0x38
  404be2:	b1bb      	cbz	r3, 404c14 <_fflush_r+0x3c>
  404be4:	f9b5 000c 	ldrsh.w	r0, [r5, #12]
  404be8:	b188      	cbz	r0, 404c0e <_fflush_r+0x36>
  404bea:	6e6b      	ldr	r3, [r5, #100]	; 0x64
  404bec:	07db      	lsls	r3, r3, #31
  404bee:	d401      	bmi.n	404bf4 <_fflush_r+0x1c>
  404bf0:	0581      	lsls	r1, r0, #22
  404bf2:	d517      	bpl.n	404c24 <_fflush_r+0x4c>
  404bf4:	4620      	mov	r0, r4
  404bf6:	4629      	mov	r1, r5
  404bf8:	f7ff ff4e 	bl	404a98 <__sflush_r>
  404bfc:	6e6b      	ldr	r3, [r5, #100]	; 0x64
  404bfe:	07da      	lsls	r2, r3, #31
  404c00:	4604      	mov	r4, r0
  404c02:	d402      	bmi.n	404c0a <_fflush_r+0x32>
  404c04:	89ab      	ldrh	r3, [r5, #12]
  404c06:	059b      	lsls	r3, r3, #22
  404c08:	d507      	bpl.n	404c1a <_fflush_r+0x42>
  404c0a:	4620      	mov	r0, r4
  404c0c:	bd38      	pop	{r3, r4, r5, pc}
  404c0e:	4604      	mov	r4, r0
  404c10:	4620      	mov	r0, r4
  404c12:	bd38      	pop	{r3, r4, r5, pc}
  404c14:	f000 f838 	bl	404c88 <__sinit>
  404c18:	e7e4      	b.n	404be4 <_fflush_r+0xc>
  404c1a:	6da8      	ldr	r0, [r5, #88]	; 0x58
  404c1c:	f000 fbf6 	bl	40540c <__retarget_lock_release_recursive>
  404c20:	4620      	mov	r0, r4
  404c22:	bd38      	pop	{r3, r4, r5, pc}
  404c24:	6da8      	ldr	r0, [r5, #88]	; 0x58
  404c26:	f000 fbef 	bl	405408 <__retarget_lock_acquire_recursive>
  404c2a:	e7e3      	b.n	404bf4 <_fflush_r+0x1c>

00404c2c <_cleanup_r>:
  404c2c:	4901      	ldr	r1, [pc, #4]	; (404c34 <_cleanup_r+0x8>)
  404c2e:	f000 bbaf 	b.w	405390 <_fwalk_reent>
  404c32:	bf00      	nop
  404c34:	0040624d 	.word	0x0040624d

00404c38 <std.isra.0>:
  404c38:	b510      	push	{r4, lr}
  404c3a:	2300      	movs	r3, #0
  404c3c:	4604      	mov	r4, r0
  404c3e:	8181      	strh	r1, [r0, #12]
  404c40:	81c2      	strh	r2, [r0, #14]
  404c42:	6003      	str	r3, [r0, #0]
  404c44:	6043      	str	r3, [r0, #4]
  404c46:	6083      	str	r3, [r0, #8]
  404c48:	6643      	str	r3, [r0, #100]	; 0x64
  404c4a:	6103      	str	r3, [r0, #16]
  404c4c:	6143      	str	r3, [r0, #20]
  404c4e:	6183      	str	r3, [r0, #24]
  404c50:	4619      	mov	r1, r3
  404c52:	2208      	movs	r2, #8
  404c54:	305c      	adds	r0, #92	; 0x5c
  404c56:	f7fe fe49 	bl	4038ec <memset>
  404c5a:	4807      	ldr	r0, [pc, #28]	; (404c78 <std.isra.0+0x40>)
  404c5c:	4907      	ldr	r1, [pc, #28]	; (404c7c <std.isra.0+0x44>)
  404c5e:	4a08      	ldr	r2, [pc, #32]	; (404c80 <std.isra.0+0x48>)
  404c60:	4b08      	ldr	r3, [pc, #32]	; (404c84 <std.isra.0+0x4c>)
  404c62:	6220      	str	r0, [r4, #32]
  404c64:	61e4      	str	r4, [r4, #28]
  404c66:	6261      	str	r1, [r4, #36]	; 0x24
  404c68:	62a2      	str	r2, [r4, #40]	; 0x28
  404c6a:	62e3      	str	r3, [r4, #44]	; 0x2c
  404c6c:	f104 0058 	add.w	r0, r4, #88	; 0x58
  404c70:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  404c74:	f000 bbc4 	b.w	405400 <__retarget_lock_init_recursive>
  404c78:	00405f91 	.word	0x00405f91
  404c7c:	00405fb5 	.word	0x00405fb5
  404c80:	00405ff1 	.word	0x00405ff1
  404c84:	00406011 	.word	0x00406011

00404c88 <__sinit>:
  404c88:	b510      	push	{r4, lr}
  404c8a:	4604      	mov	r4, r0
  404c8c:	4812      	ldr	r0, [pc, #72]	; (404cd8 <__sinit+0x50>)
  404c8e:	f000 fbbb 	bl	405408 <__retarget_lock_acquire_recursive>
  404c92:	6ba2      	ldr	r2, [r4, #56]	; 0x38
  404c94:	b9d2      	cbnz	r2, 404ccc <__sinit+0x44>
  404c96:	f504 733b 	add.w	r3, r4, #748	; 0x2ec
  404c9a:	4810      	ldr	r0, [pc, #64]	; (404cdc <__sinit+0x54>)
  404c9c:	f8c4 32e8 	str.w	r3, [r4, #744]	; 0x2e8
  404ca0:	2103      	movs	r1, #3
  404ca2:	f8c4 22e0 	str.w	r2, [r4, #736]	; 0x2e0
  404ca6:	63e0      	str	r0, [r4, #60]	; 0x3c
  404ca8:	f8c4 12e4 	str.w	r1, [r4, #740]	; 0x2e4
  404cac:	6860      	ldr	r0, [r4, #4]
  404cae:	2104      	movs	r1, #4
  404cb0:	f7ff ffc2 	bl	404c38 <std.isra.0>
  404cb4:	2201      	movs	r2, #1
  404cb6:	2109      	movs	r1, #9
  404cb8:	68a0      	ldr	r0, [r4, #8]
  404cba:	f7ff ffbd 	bl	404c38 <std.isra.0>
  404cbe:	2202      	movs	r2, #2
  404cc0:	2112      	movs	r1, #18
  404cc2:	68e0      	ldr	r0, [r4, #12]
  404cc4:	f7ff ffb8 	bl	404c38 <std.isra.0>
  404cc8:	2301      	movs	r3, #1
  404cca:	63a3      	str	r3, [r4, #56]	; 0x38
  404ccc:	4802      	ldr	r0, [pc, #8]	; (404cd8 <__sinit+0x50>)
  404cce:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  404cd2:	f000 bb9b 	b.w	40540c <__retarget_lock_release_recursive>
  404cd6:	bf00      	nop
  404cd8:	2040c464 	.word	0x2040c464
  404cdc:	00404c2d 	.word	0x00404c2d

00404ce0 <__sfp_lock_acquire>:
  404ce0:	4801      	ldr	r0, [pc, #4]	; (404ce8 <__sfp_lock_acquire+0x8>)
  404ce2:	f000 bb91 	b.w	405408 <__retarget_lock_acquire_recursive>
  404ce6:	bf00      	nop
  404ce8:	2040c478 	.word	0x2040c478

00404cec <__sfp_lock_release>:
  404cec:	4801      	ldr	r0, [pc, #4]	; (404cf4 <__sfp_lock_release+0x8>)
  404cee:	f000 bb8d 	b.w	40540c <__retarget_lock_release_recursive>
  404cf2:	bf00      	nop
  404cf4:	2040c478 	.word	0x2040c478

00404cf8 <__libc_fini_array>:
  404cf8:	b538      	push	{r3, r4, r5, lr}
  404cfa:	4c0a      	ldr	r4, [pc, #40]	; (404d24 <__libc_fini_array+0x2c>)
  404cfc:	4d0a      	ldr	r5, [pc, #40]	; (404d28 <__libc_fini_array+0x30>)
  404cfe:	1b64      	subs	r4, r4, r5
  404d00:	10a4      	asrs	r4, r4, #2
  404d02:	d00a      	beq.n	404d1a <__libc_fini_array+0x22>
  404d04:	f104 4380 	add.w	r3, r4, #1073741824	; 0x40000000
  404d08:	3b01      	subs	r3, #1
  404d0a:	eb05 0583 	add.w	r5, r5, r3, lsl #2
  404d0e:	3c01      	subs	r4, #1
  404d10:	f855 3904 	ldr.w	r3, [r5], #-4
  404d14:	4798      	blx	r3
  404d16:	2c00      	cmp	r4, #0
  404d18:	d1f9      	bne.n	404d0e <__libc_fini_array+0x16>
  404d1a:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
  404d1e:	f001 bd93 	b.w	406848 <_fini>
  404d22:	bf00      	nop
  404d24:	00406858 	.word	0x00406858
  404d28:	00406854 	.word	0x00406854

00404d2c <__fputwc>:
  404d2c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  404d30:	b082      	sub	sp, #8
  404d32:	4680      	mov	r8, r0
  404d34:	4689      	mov	r9, r1
  404d36:	4614      	mov	r4, r2
  404d38:	f000 fb54 	bl	4053e4 <__locale_mb_cur_max>
  404d3c:	2801      	cmp	r0, #1
  404d3e:	d036      	beq.n	404dae <__fputwc+0x82>
  404d40:	464a      	mov	r2, r9
  404d42:	f104 035c 	add.w	r3, r4, #92	; 0x5c
  404d46:	a901      	add	r1, sp, #4
  404d48:	4640      	mov	r0, r8
  404d4a:	f001 f9bd 	bl	4060c8 <_wcrtomb_r>
  404d4e:	1c42      	adds	r2, r0, #1
  404d50:	4606      	mov	r6, r0
  404d52:	d025      	beq.n	404da0 <__fputwc+0x74>
  404d54:	b3a8      	cbz	r0, 404dc2 <__fputwc+0x96>
  404d56:	f89d e004 	ldrb.w	lr, [sp, #4]
  404d5a:	2500      	movs	r5, #0
  404d5c:	f10d 0a04 	add.w	sl, sp, #4
  404d60:	e009      	b.n	404d76 <__fputwc+0x4a>
  404d62:	6823      	ldr	r3, [r4, #0]
  404d64:	1c5a      	adds	r2, r3, #1
  404d66:	6022      	str	r2, [r4, #0]
  404d68:	f883 e000 	strb.w	lr, [r3]
  404d6c:	3501      	adds	r5, #1
  404d6e:	42b5      	cmp	r5, r6
  404d70:	d227      	bcs.n	404dc2 <__fputwc+0x96>
  404d72:	f815 e00a 	ldrb.w	lr, [r5, sl]
  404d76:	68a3      	ldr	r3, [r4, #8]
  404d78:	3b01      	subs	r3, #1
  404d7a:	2b00      	cmp	r3, #0
  404d7c:	60a3      	str	r3, [r4, #8]
  404d7e:	daf0      	bge.n	404d62 <__fputwc+0x36>
  404d80:	69a7      	ldr	r7, [r4, #24]
  404d82:	42bb      	cmp	r3, r7
  404d84:	4671      	mov	r1, lr
  404d86:	4622      	mov	r2, r4
  404d88:	4640      	mov	r0, r8
  404d8a:	db02      	blt.n	404d92 <__fputwc+0x66>
  404d8c:	f1be 0f0a 	cmp.w	lr, #10
  404d90:	d1e7      	bne.n	404d62 <__fputwc+0x36>
  404d92:	f001 f941 	bl	406018 <__swbuf_r>
  404d96:	1c43      	adds	r3, r0, #1
  404d98:	d1e8      	bne.n	404d6c <__fputwc+0x40>
  404d9a:	b002      	add	sp, #8
  404d9c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  404da0:	89a3      	ldrh	r3, [r4, #12]
  404da2:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  404da6:	81a3      	strh	r3, [r4, #12]
  404da8:	b002      	add	sp, #8
  404daa:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  404dae:	f109 33ff 	add.w	r3, r9, #4294967295
  404db2:	2bfe      	cmp	r3, #254	; 0xfe
  404db4:	d8c4      	bhi.n	404d40 <__fputwc+0x14>
  404db6:	fa5f fe89 	uxtb.w	lr, r9
  404dba:	4606      	mov	r6, r0
  404dbc:	f88d e004 	strb.w	lr, [sp, #4]
  404dc0:	e7cb      	b.n	404d5a <__fputwc+0x2e>
  404dc2:	4648      	mov	r0, r9
  404dc4:	b002      	add	sp, #8
  404dc6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  404dca:	bf00      	nop

00404dcc <_fputwc_r>:
  404dcc:	b530      	push	{r4, r5, lr}
  404dce:	6e53      	ldr	r3, [r2, #100]	; 0x64
  404dd0:	f013 0f01 	tst.w	r3, #1
  404dd4:	f9b2 300c 	ldrsh.w	r3, [r2, #12]
  404dd8:	4614      	mov	r4, r2
  404dda:	b083      	sub	sp, #12
  404ddc:	4605      	mov	r5, r0
  404dde:	b29a      	uxth	r2, r3
  404de0:	d101      	bne.n	404de6 <_fputwc_r+0x1a>
  404de2:	0590      	lsls	r0, r2, #22
  404de4:	d51c      	bpl.n	404e20 <_fputwc_r+0x54>
  404de6:	0490      	lsls	r0, r2, #18
  404de8:	d406      	bmi.n	404df8 <_fputwc_r+0x2c>
  404dea:	6e62      	ldr	r2, [r4, #100]	; 0x64
  404dec:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
  404df0:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
  404df4:	81a3      	strh	r3, [r4, #12]
  404df6:	6662      	str	r2, [r4, #100]	; 0x64
  404df8:	4628      	mov	r0, r5
  404dfa:	4622      	mov	r2, r4
  404dfc:	f7ff ff96 	bl	404d2c <__fputwc>
  404e00:	6e63      	ldr	r3, [r4, #100]	; 0x64
  404e02:	07da      	lsls	r2, r3, #31
  404e04:	4605      	mov	r5, r0
  404e06:	d402      	bmi.n	404e0e <_fputwc_r+0x42>
  404e08:	89a3      	ldrh	r3, [r4, #12]
  404e0a:	059b      	lsls	r3, r3, #22
  404e0c:	d502      	bpl.n	404e14 <_fputwc_r+0x48>
  404e0e:	4628      	mov	r0, r5
  404e10:	b003      	add	sp, #12
  404e12:	bd30      	pop	{r4, r5, pc}
  404e14:	6da0      	ldr	r0, [r4, #88]	; 0x58
  404e16:	f000 faf9 	bl	40540c <__retarget_lock_release_recursive>
  404e1a:	4628      	mov	r0, r5
  404e1c:	b003      	add	sp, #12
  404e1e:	bd30      	pop	{r4, r5, pc}
  404e20:	6da0      	ldr	r0, [r4, #88]	; 0x58
  404e22:	9101      	str	r1, [sp, #4]
  404e24:	f000 faf0 	bl	405408 <__retarget_lock_acquire_recursive>
  404e28:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  404e2c:	9901      	ldr	r1, [sp, #4]
  404e2e:	b29a      	uxth	r2, r3
  404e30:	e7d9      	b.n	404de6 <_fputwc_r+0x1a>
  404e32:	bf00      	nop

00404e34 <_malloc_trim_r>:
  404e34:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  404e36:	4f24      	ldr	r7, [pc, #144]	; (404ec8 <_malloc_trim_r+0x94>)
  404e38:	460c      	mov	r4, r1
  404e3a:	4606      	mov	r6, r0
  404e3c:	f000 fee4 	bl	405c08 <__malloc_lock>
  404e40:	68bb      	ldr	r3, [r7, #8]
  404e42:	685d      	ldr	r5, [r3, #4]
  404e44:	f5c4 617e 	rsb	r1, r4, #4064	; 0xfe0
  404e48:	310f      	adds	r1, #15
  404e4a:	f025 0503 	bic.w	r5, r5, #3
  404e4e:	4429      	add	r1, r5
  404e50:	f421 617f 	bic.w	r1, r1, #4080	; 0xff0
  404e54:	f021 010f 	bic.w	r1, r1, #15
  404e58:	f5a1 5480 	sub.w	r4, r1, #4096	; 0x1000
  404e5c:	f5b4 5f80 	cmp.w	r4, #4096	; 0x1000
  404e60:	db07      	blt.n	404e72 <_malloc_trim_r+0x3e>
  404e62:	2100      	movs	r1, #0
  404e64:	4630      	mov	r0, r6
  404e66:	f001 f881 	bl	405f6c <_sbrk_r>
  404e6a:	68bb      	ldr	r3, [r7, #8]
  404e6c:	442b      	add	r3, r5
  404e6e:	4298      	cmp	r0, r3
  404e70:	d004      	beq.n	404e7c <_malloc_trim_r+0x48>
  404e72:	4630      	mov	r0, r6
  404e74:	f000 fece 	bl	405c14 <__malloc_unlock>
  404e78:	2000      	movs	r0, #0
  404e7a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  404e7c:	4261      	negs	r1, r4
  404e7e:	4630      	mov	r0, r6
  404e80:	f001 f874 	bl	405f6c <_sbrk_r>
  404e84:	3001      	adds	r0, #1
  404e86:	d00d      	beq.n	404ea4 <_malloc_trim_r+0x70>
  404e88:	4b10      	ldr	r3, [pc, #64]	; (404ecc <_malloc_trim_r+0x98>)
  404e8a:	68ba      	ldr	r2, [r7, #8]
  404e8c:	6819      	ldr	r1, [r3, #0]
  404e8e:	1b2d      	subs	r5, r5, r4
  404e90:	f045 0501 	orr.w	r5, r5, #1
  404e94:	4630      	mov	r0, r6
  404e96:	1b09      	subs	r1, r1, r4
  404e98:	6055      	str	r5, [r2, #4]
  404e9a:	6019      	str	r1, [r3, #0]
  404e9c:	f000 feba 	bl	405c14 <__malloc_unlock>
  404ea0:	2001      	movs	r0, #1
  404ea2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  404ea4:	2100      	movs	r1, #0
  404ea6:	4630      	mov	r0, r6
  404ea8:	f001 f860 	bl	405f6c <_sbrk_r>
  404eac:	68ba      	ldr	r2, [r7, #8]
  404eae:	1a83      	subs	r3, r0, r2
  404eb0:	2b0f      	cmp	r3, #15
  404eb2:	ddde      	ble.n	404e72 <_malloc_trim_r+0x3e>
  404eb4:	4c06      	ldr	r4, [pc, #24]	; (404ed0 <_malloc_trim_r+0x9c>)
  404eb6:	4905      	ldr	r1, [pc, #20]	; (404ecc <_malloc_trim_r+0x98>)
  404eb8:	6824      	ldr	r4, [r4, #0]
  404eba:	f043 0301 	orr.w	r3, r3, #1
  404ebe:	1b00      	subs	r0, r0, r4
  404ec0:	6053      	str	r3, [r2, #4]
  404ec2:	6008      	str	r0, [r1, #0]
  404ec4:	e7d5      	b.n	404e72 <_malloc_trim_r+0x3e>
  404ec6:	bf00      	nop
  404ec8:	204005a8 	.word	0x204005a8
  404ecc:	2040c390 	.word	0x2040c390
  404ed0:	204009b0 	.word	0x204009b0

00404ed4 <_free_r>:
  404ed4:	2900      	cmp	r1, #0
  404ed6:	d044      	beq.n	404f62 <_free_r+0x8e>
  404ed8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  404edc:	460d      	mov	r5, r1
  404ede:	4680      	mov	r8, r0
  404ee0:	f000 fe92 	bl	405c08 <__malloc_lock>
  404ee4:	f855 7c04 	ldr.w	r7, [r5, #-4]
  404ee8:	4969      	ldr	r1, [pc, #420]	; (405090 <_free_r+0x1bc>)
  404eea:	f027 0301 	bic.w	r3, r7, #1
  404eee:	f1a5 0408 	sub.w	r4, r5, #8
  404ef2:	18e2      	adds	r2, r4, r3
  404ef4:	688e      	ldr	r6, [r1, #8]
  404ef6:	6850      	ldr	r0, [r2, #4]
  404ef8:	42b2      	cmp	r2, r6
  404efa:	f020 0003 	bic.w	r0, r0, #3
  404efe:	d05e      	beq.n	404fbe <_free_r+0xea>
  404f00:	07fe      	lsls	r6, r7, #31
  404f02:	6050      	str	r0, [r2, #4]
  404f04:	d40b      	bmi.n	404f1e <_free_r+0x4a>
  404f06:	f855 7c08 	ldr.w	r7, [r5, #-8]
  404f0a:	1be4      	subs	r4, r4, r7
  404f0c:	f101 0e08 	add.w	lr, r1, #8
  404f10:	68a5      	ldr	r5, [r4, #8]
  404f12:	4575      	cmp	r5, lr
  404f14:	443b      	add	r3, r7
  404f16:	d06d      	beq.n	404ff4 <_free_r+0x120>
  404f18:	68e7      	ldr	r7, [r4, #12]
  404f1a:	60ef      	str	r7, [r5, #12]
  404f1c:	60bd      	str	r5, [r7, #8]
  404f1e:	1815      	adds	r5, r2, r0
  404f20:	686d      	ldr	r5, [r5, #4]
  404f22:	07ed      	lsls	r5, r5, #31
  404f24:	d53e      	bpl.n	404fa4 <_free_r+0xd0>
  404f26:	f043 0201 	orr.w	r2, r3, #1
  404f2a:	6062      	str	r2, [r4, #4]
  404f2c:	50e3      	str	r3, [r4, r3]
  404f2e:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
  404f32:	d217      	bcs.n	404f64 <_free_r+0x90>
  404f34:	08db      	lsrs	r3, r3, #3
  404f36:	1c58      	adds	r0, r3, #1
  404f38:	109a      	asrs	r2, r3, #2
  404f3a:	684d      	ldr	r5, [r1, #4]
  404f3c:	f851 7030 	ldr.w	r7, [r1, r0, lsl #3]
  404f40:	60a7      	str	r7, [r4, #8]
  404f42:	2301      	movs	r3, #1
  404f44:	4093      	lsls	r3, r2
  404f46:	eb01 02c0 	add.w	r2, r1, r0, lsl #3
  404f4a:	432b      	orrs	r3, r5
  404f4c:	3a08      	subs	r2, #8
  404f4e:	60e2      	str	r2, [r4, #12]
  404f50:	604b      	str	r3, [r1, #4]
  404f52:	f841 4030 	str.w	r4, [r1, r0, lsl #3]
  404f56:	60fc      	str	r4, [r7, #12]
  404f58:	4640      	mov	r0, r8
  404f5a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
  404f5e:	f000 be59 	b.w	405c14 <__malloc_unlock>
  404f62:	4770      	bx	lr
  404f64:	0a5a      	lsrs	r2, r3, #9
  404f66:	2a04      	cmp	r2, #4
  404f68:	d852      	bhi.n	405010 <_free_r+0x13c>
  404f6a:	099a      	lsrs	r2, r3, #6
  404f6c:	f102 0739 	add.w	r7, r2, #57	; 0x39
  404f70:	00ff      	lsls	r7, r7, #3
  404f72:	f102 0538 	add.w	r5, r2, #56	; 0x38
  404f76:	19c8      	adds	r0, r1, r7
  404f78:	59ca      	ldr	r2, [r1, r7]
  404f7a:	3808      	subs	r0, #8
  404f7c:	4290      	cmp	r0, r2
  404f7e:	d04f      	beq.n	405020 <_free_r+0x14c>
  404f80:	6851      	ldr	r1, [r2, #4]
  404f82:	f021 0103 	bic.w	r1, r1, #3
  404f86:	428b      	cmp	r3, r1
  404f88:	d232      	bcs.n	404ff0 <_free_r+0x11c>
  404f8a:	6892      	ldr	r2, [r2, #8]
  404f8c:	4290      	cmp	r0, r2
  404f8e:	d1f7      	bne.n	404f80 <_free_r+0xac>
  404f90:	68c3      	ldr	r3, [r0, #12]
  404f92:	60a0      	str	r0, [r4, #8]
  404f94:	60e3      	str	r3, [r4, #12]
  404f96:	609c      	str	r4, [r3, #8]
  404f98:	60c4      	str	r4, [r0, #12]
  404f9a:	4640      	mov	r0, r8
  404f9c:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
  404fa0:	f000 be38 	b.w	405c14 <__malloc_unlock>
  404fa4:	6895      	ldr	r5, [r2, #8]
  404fa6:	4f3b      	ldr	r7, [pc, #236]	; (405094 <_free_r+0x1c0>)
  404fa8:	42bd      	cmp	r5, r7
  404faa:	4403      	add	r3, r0
  404fac:	d040      	beq.n	405030 <_free_r+0x15c>
  404fae:	68d0      	ldr	r0, [r2, #12]
  404fb0:	60e8      	str	r0, [r5, #12]
  404fb2:	f043 0201 	orr.w	r2, r3, #1
  404fb6:	6085      	str	r5, [r0, #8]
  404fb8:	6062      	str	r2, [r4, #4]
  404fba:	50e3      	str	r3, [r4, r3]
  404fbc:	e7b7      	b.n	404f2e <_free_r+0x5a>
  404fbe:	07ff      	lsls	r7, r7, #31
  404fc0:	4403      	add	r3, r0
  404fc2:	d407      	bmi.n	404fd4 <_free_r+0x100>
  404fc4:	f855 2c08 	ldr.w	r2, [r5, #-8]
  404fc8:	1aa4      	subs	r4, r4, r2
  404fca:	4413      	add	r3, r2
  404fcc:	68a0      	ldr	r0, [r4, #8]
  404fce:	68e2      	ldr	r2, [r4, #12]
  404fd0:	60c2      	str	r2, [r0, #12]
  404fd2:	6090      	str	r0, [r2, #8]
  404fd4:	4a30      	ldr	r2, [pc, #192]	; (405098 <_free_r+0x1c4>)
  404fd6:	6812      	ldr	r2, [r2, #0]
  404fd8:	f043 0001 	orr.w	r0, r3, #1
  404fdc:	4293      	cmp	r3, r2
  404fde:	6060      	str	r0, [r4, #4]
  404fe0:	608c      	str	r4, [r1, #8]
  404fe2:	d3b9      	bcc.n	404f58 <_free_r+0x84>
  404fe4:	4b2d      	ldr	r3, [pc, #180]	; (40509c <_free_r+0x1c8>)
  404fe6:	4640      	mov	r0, r8
  404fe8:	6819      	ldr	r1, [r3, #0]
  404fea:	f7ff ff23 	bl	404e34 <_malloc_trim_r>
  404fee:	e7b3      	b.n	404f58 <_free_r+0x84>
  404ff0:	4610      	mov	r0, r2
  404ff2:	e7cd      	b.n	404f90 <_free_r+0xbc>
  404ff4:	1811      	adds	r1, r2, r0
  404ff6:	6849      	ldr	r1, [r1, #4]
  404ff8:	07c9      	lsls	r1, r1, #31
  404ffa:	d444      	bmi.n	405086 <_free_r+0x1b2>
  404ffc:	6891      	ldr	r1, [r2, #8]
  404ffe:	68d2      	ldr	r2, [r2, #12]
  405000:	60ca      	str	r2, [r1, #12]
  405002:	4403      	add	r3, r0
  405004:	f043 0001 	orr.w	r0, r3, #1
  405008:	6091      	str	r1, [r2, #8]
  40500a:	6060      	str	r0, [r4, #4]
  40500c:	50e3      	str	r3, [r4, r3]
  40500e:	e7a3      	b.n	404f58 <_free_r+0x84>
  405010:	2a14      	cmp	r2, #20
  405012:	d816      	bhi.n	405042 <_free_r+0x16e>
  405014:	f102 075c 	add.w	r7, r2, #92	; 0x5c
  405018:	00ff      	lsls	r7, r7, #3
  40501a:	f102 055b 	add.w	r5, r2, #91	; 0x5b
  40501e:	e7aa      	b.n	404f76 <_free_r+0xa2>
  405020:	10aa      	asrs	r2, r5, #2
  405022:	2301      	movs	r3, #1
  405024:	684d      	ldr	r5, [r1, #4]
  405026:	4093      	lsls	r3, r2
  405028:	432b      	orrs	r3, r5
  40502a:	604b      	str	r3, [r1, #4]
  40502c:	4603      	mov	r3, r0
  40502e:	e7b0      	b.n	404f92 <_free_r+0xbe>
  405030:	f043 0201 	orr.w	r2, r3, #1
  405034:	614c      	str	r4, [r1, #20]
  405036:	610c      	str	r4, [r1, #16]
  405038:	60e5      	str	r5, [r4, #12]
  40503a:	60a5      	str	r5, [r4, #8]
  40503c:	6062      	str	r2, [r4, #4]
  40503e:	50e3      	str	r3, [r4, r3]
  405040:	e78a      	b.n	404f58 <_free_r+0x84>
  405042:	2a54      	cmp	r2, #84	; 0x54
  405044:	d806      	bhi.n	405054 <_free_r+0x180>
  405046:	0b1a      	lsrs	r2, r3, #12
  405048:	f102 076f 	add.w	r7, r2, #111	; 0x6f
  40504c:	00ff      	lsls	r7, r7, #3
  40504e:	f102 056e 	add.w	r5, r2, #110	; 0x6e
  405052:	e790      	b.n	404f76 <_free_r+0xa2>
  405054:	f5b2 7faa 	cmp.w	r2, #340	; 0x154
  405058:	d806      	bhi.n	405068 <_free_r+0x194>
  40505a:	0bda      	lsrs	r2, r3, #15
  40505c:	f102 0778 	add.w	r7, r2, #120	; 0x78
  405060:	00ff      	lsls	r7, r7, #3
  405062:	f102 0577 	add.w	r5, r2, #119	; 0x77
  405066:	e786      	b.n	404f76 <_free_r+0xa2>
  405068:	f240 5054 	movw	r0, #1364	; 0x554
  40506c:	4282      	cmp	r2, r0
  40506e:	d806      	bhi.n	40507e <_free_r+0x1aa>
  405070:	0c9a      	lsrs	r2, r3, #18
  405072:	f102 077d 	add.w	r7, r2, #125	; 0x7d
  405076:	00ff      	lsls	r7, r7, #3
  405078:	f102 057c 	add.w	r5, r2, #124	; 0x7c
  40507c:	e77b      	b.n	404f76 <_free_r+0xa2>
  40507e:	f44f 777e 	mov.w	r7, #1016	; 0x3f8
  405082:	257e      	movs	r5, #126	; 0x7e
  405084:	e777      	b.n	404f76 <_free_r+0xa2>
  405086:	f043 0101 	orr.w	r1, r3, #1
  40508a:	6061      	str	r1, [r4, #4]
  40508c:	6013      	str	r3, [r2, #0]
  40508e:	e763      	b.n	404f58 <_free_r+0x84>
  405090:	204005a8 	.word	0x204005a8
  405094:	204005b0 	.word	0x204005b0
  405098:	204009b4 	.word	0x204009b4
  40509c:	2040c3c0 	.word	0x2040c3c0

004050a0 <__sfvwrite_r>:
  4050a0:	6893      	ldr	r3, [r2, #8]
  4050a2:	2b00      	cmp	r3, #0
  4050a4:	d073      	beq.n	40518e <__sfvwrite_r+0xee>
  4050a6:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  4050aa:	898b      	ldrh	r3, [r1, #12]
  4050ac:	b083      	sub	sp, #12
  4050ae:	460c      	mov	r4, r1
  4050b0:	0719      	lsls	r1, r3, #28
  4050b2:	9000      	str	r0, [sp, #0]
  4050b4:	4616      	mov	r6, r2
  4050b6:	d526      	bpl.n	405106 <__sfvwrite_r+0x66>
  4050b8:	6922      	ldr	r2, [r4, #16]
  4050ba:	b322      	cbz	r2, 405106 <__sfvwrite_r+0x66>
  4050bc:	f013 0002 	ands.w	r0, r3, #2
  4050c0:	6835      	ldr	r5, [r6, #0]
  4050c2:	d02c      	beq.n	40511e <__sfvwrite_r+0x7e>
  4050c4:	f04f 0900 	mov.w	r9, #0
  4050c8:	4fb0      	ldr	r7, [pc, #704]	; (40538c <__sfvwrite_r+0x2ec>)
  4050ca:	46c8      	mov	r8, r9
  4050cc:	46b2      	mov	sl, r6
  4050ce:	45b8      	cmp	r8, r7
  4050d0:	4643      	mov	r3, r8
  4050d2:	464a      	mov	r2, r9
  4050d4:	bf28      	it	cs
  4050d6:	463b      	movcs	r3, r7
  4050d8:	9800      	ldr	r0, [sp, #0]
  4050da:	f1b8 0f00 	cmp.w	r8, #0
  4050de:	d050      	beq.n	405182 <__sfvwrite_r+0xe2>
  4050e0:	69e1      	ldr	r1, [r4, #28]
  4050e2:	6a66      	ldr	r6, [r4, #36]	; 0x24
  4050e4:	47b0      	blx	r6
  4050e6:	2800      	cmp	r0, #0
  4050e8:	dd58      	ble.n	40519c <__sfvwrite_r+0xfc>
  4050ea:	f8da 3008 	ldr.w	r3, [sl, #8]
  4050ee:	1a1b      	subs	r3, r3, r0
  4050f0:	4481      	add	r9, r0
  4050f2:	eba8 0800 	sub.w	r8, r8, r0
  4050f6:	f8ca 3008 	str.w	r3, [sl, #8]
  4050fa:	2b00      	cmp	r3, #0
  4050fc:	d1e7      	bne.n	4050ce <__sfvwrite_r+0x2e>
  4050fe:	2000      	movs	r0, #0
  405100:	b003      	add	sp, #12
  405102:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  405106:	4621      	mov	r1, r4
  405108:	9800      	ldr	r0, [sp, #0]
  40510a:	f7ff fc51 	bl	4049b0 <__swsetup_r>
  40510e:	2800      	cmp	r0, #0
  405110:	f040 8133 	bne.w	40537a <__sfvwrite_r+0x2da>
  405114:	89a3      	ldrh	r3, [r4, #12]
  405116:	6835      	ldr	r5, [r6, #0]
  405118:	f013 0002 	ands.w	r0, r3, #2
  40511c:	d1d2      	bne.n	4050c4 <__sfvwrite_r+0x24>
  40511e:	f013 0901 	ands.w	r9, r3, #1
  405122:	d145      	bne.n	4051b0 <__sfvwrite_r+0x110>
  405124:	464f      	mov	r7, r9
  405126:	9601      	str	r6, [sp, #4]
  405128:	b337      	cbz	r7, 405178 <__sfvwrite_r+0xd8>
  40512a:	059a      	lsls	r2, r3, #22
  40512c:	f8d4 8008 	ldr.w	r8, [r4, #8]
  405130:	f140 8083 	bpl.w	40523a <__sfvwrite_r+0x19a>
  405134:	4547      	cmp	r7, r8
  405136:	46c3      	mov	fp, r8
  405138:	f0c0 80ab 	bcc.w	405292 <__sfvwrite_r+0x1f2>
  40513c:	f413 6f90 	tst.w	r3, #1152	; 0x480
  405140:	f040 80ac 	bne.w	40529c <__sfvwrite_r+0x1fc>
  405144:	6820      	ldr	r0, [r4, #0]
  405146:	46ba      	mov	sl, r7
  405148:	465a      	mov	r2, fp
  40514a:	4649      	mov	r1, r9
  40514c:	f000 fcf8 	bl	405b40 <memmove>
  405150:	68a2      	ldr	r2, [r4, #8]
  405152:	6823      	ldr	r3, [r4, #0]
  405154:	eba2 0208 	sub.w	r2, r2, r8
  405158:	445b      	add	r3, fp
  40515a:	60a2      	str	r2, [r4, #8]
  40515c:	6023      	str	r3, [r4, #0]
  40515e:	9a01      	ldr	r2, [sp, #4]
  405160:	6893      	ldr	r3, [r2, #8]
  405162:	eba3 030a 	sub.w	r3, r3, sl
  405166:	44d1      	add	r9, sl
  405168:	eba7 070a 	sub.w	r7, r7, sl
  40516c:	6093      	str	r3, [r2, #8]
  40516e:	2b00      	cmp	r3, #0
  405170:	d0c5      	beq.n	4050fe <__sfvwrite_r+0x5e>
  405172:	89a3      	ldrh	r3, [r4, #12]
  405174:	2f00      	cmp	r7, #0
  405176:	d1d8      	bne.n	40512a <__sfvwrite_r+0x8a>
  405178:	f8d5 9000 	ldr.w	r9, [r5]
  40517c:	686f      	ldr	r7, [r5, #4]
  40517e:	3508      	adds	r5, #8
  405180:	e7d2      	b.n	405128 <__sfvwrite_r+0x88>
  405182:	f8d5 9000 	ldr.w	r9, [r5]
  405186:	f8d5 8004 	ldr.w	r8, [r5, #4]
  40518a:	3508      	adds	r5, #8
  40518c:	e79f      	b.n	4050ce <__sfvwrite_r+0x2e>
  40518e:	2000      	movs	r0, #0
  405190:	4770      	bx	lr
  405192:	4621      	mov	r1, r4
  405194:	9800      	ldr	r0, [sp, #0]
  405196:	f7ff fd1f 	bl	404bd8 <_fflush_r>
  40519a:	b370      	cbz	r0, 4051fa <__sfvwrite_r+0x15a>
  40519c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  4051a0:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  4051a4:	f04f 30ff 	mov.w	r0, #4294967295
  4051a8:	81a3      	strh	r3, [r4, #12]
  4051aa:	b003      	add	sp, #12
  4051ac:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4051b0:	4681      	mov	r9, r0
  4051b2:	4633      	mov	r3, r6
  4051b4:	464e      	mov	r6, r9
  4051b6:	46a8      	mov	r8, r5
  4051b8:	469a      	mov	sl, r3
  4051ba:	464d      	mov	r5, r9
  4051bc:	b34e      	cbz	r6, 405212 <__sfvwrite_r+0x172>
  4051be:	b380      	cbz	r0, 405222 <__sfvwrite_r+0x182>
  4051c0:	6820      	ldr	r0, [r4, #0]
  4051c2:	6923      	ldr	r3, [r4, #16]
  4051c4:	6962      	ldr	r2, [r4, #20]
  4051c6:	45b1      	cmp	r9, r6
  4051c8:	46cb      	mov	fp, r9
  4051ca:	bf28      	it	cs
  4051cc:	46b3      	movcs	fp, r6
  4051ce:	4298      	cmp	r0, r3
  4051d0:	465f      	mov	r7, fp
  4051d2:	d904      	bls.n	4051de <__sfvwrite_r+0x13e>
  4051d4:	68a3      	ldr	r3, [r4, #8]
  4051d6:	4413      	add	r3, r2
  4051d8:	459b      	cmp	fp, r3
  4051da:	f300 80a6 	bgt.w	40532a <__sfvwrite_r+0x28a>
  4051de:	4593      	cmp	fp, r2
  4051e0:	db4b      	blt.n	40527a <__sfvwrite_r+0x1da>
  4051e2:	4613      	mov	r3, r2
  4051e4:	6a67      	ldr	r7, [r4, #36]	; 0x24
  4051e6:	69e1      	ldr	r1, [r4, #28]
  4051e8:	9800      	ldr	r0, [sp, #0]
  4051ea:	462a      	mov	r2, r5
  4051ec:	47b8      	blx	r7
  4051ee:	1e07      	subs	r7, r0, #0
  4051f0:	ddd4      	ble.n	40519c <__sfvwrite_r+0xfc>
  4051f2:	ebb9 0907 	subs.w	r9, r9, r7
  4051f6:	d0cc      	beq.n	405192 <__sfvwrite_r+0xf2>
  4051f8:	2001      	movs	r0, #1
  4051fa:	f8da 3008 	ldr.w	r3, [sl, #8]
  4051fe:	1bdb      	subs	r3, r3, r7
  405200:	443d      	add	r5, r7
  405202:	1bf6      	subs	r6, r6, r7
  405204:	f8ca 3008 	str.w	r3, [sl, #8]
  405208:	2b00      	cmp	r3, #0
  40520a:	f43f af78 	beq.w	4050fe <__sfvwrite_r+0x5e>
  40520e:	2e00      	cmp	r6, #0
  405210:	d1d5      	bne.n	4051be <__sfvwrite_r+0x11e>
  405212:	f108 0308 	add.w	r3, r8, #8
  405216:	e913 0060 	ldmdb	r3, {r5, r6}
  40521a:	4698      	mov	r8, r3
  40521c:	3308      	adds	r3, #8
  40521e:	2e00      	cmp	r6, #0
  405220:	d0f9      	beq.n	405216 <__sfvwrite_r+0x176>
  405222:	4632      	mov	r2, r6
  405224:	210a      	movs	r1, #10
  405226:	4628      	mov	r0, r5
  405228:	f000 fc3a 	bl	405aa0 <memchr>
  40522c:	2800      	cmp	r0, #0
  40522e:	f000 80a1 	beq.w	405374 <__sfvwrite_r+0x2d4>
  405232:	3001      	adds	r0, #1
  405234:	eba0 0905 	sub.w	r9, r0, r5
  405238:	e7c2      	b.n	4051c0 <__sfvwrite_r+0x120>
  40523a:	6820      	ldr	r0, [r4, #0]
  40523c:	6923      	ldr	r3, [r4, #16]
  40523e:	4298      	cmp	r0, r3
  405240:	d802      	bhi.n	405248 <__sfvwrite_r+0x1a8>
  405242:	6963      	ldr	r3, [r4, #20]
  405244:	429f      	cmp	r7, r3
  405246:	d25d      	bcs.n	405304 <__sfvwrite_r+0x264>
  405248:	45b8      	cmp	r8, r7
  40524a:	bf28      	it	cs
  40524c:	46b8      	movcs	r8, r7
  40524e:	4642      	mov	r2, r8
  405250:	4649      	mov	r1, r9
  405252:	f000 fc75 	bl	405b40 <memmove>
  405256:	68a3      	ldr	r3, [r4, #8]
  405258:	6822      	ldr	r2, [r4, #0]
  40525a:	eba3 0308 	sub.w	r3, r3, r8
  40525e:	4442      	add	r2, r8
  405260:	60a3      	str	r3, [r4, #8]
  405262:	6022      	str	r2, [r4, #0]
  405264:	b10b      	cbz	r3, 40526a <__sfvwrite_r+0x1ca>
  405266:	46c2      	mov	sl, r8
  405268:	e779      	b.n	40515e <__sfvwrite_r+0xbe>
  40526a:	4621      	mov	r1, r4
  40526c:	9800      	ldr	r0, [sp, #0]
  40526e:	f7ff fcb3 	bl	404bd8 <_fflush_r>
  405272:	2800      	cmp	r0, #0
  405274:	d192      	bne.n	40519c <__sfvwrite_r+0xfc>
  405276:	46c2      	mov	sl, r8
  405278:	e771      	b.n	40515e <__sfvwrite_r+0xbe>
  40527a:	465a      	mov	r2, fp
  40527c:	4629      	mov	r1, r5
  40527e:	f000 fc5f 	bl	405b40 <memmove>
  405282:	68a2      	ldr	r2, [r4, #8]
  405284:	6823      	ldr	r3, [r4, #0]
  405286:	eba2 020b 	sub.w	r2, r2, fp
  40528a:	445b      	add	r3, fp
  40528c:	60a2      	str	r2, [r4, #8]
  40528e:	6023      	str	r3, [r4, #0]
  405290:	e7af      	b.n	4051f2 <__sfvwrite_r+0x152>
  405292:	6820      	ldr	r0, [r4, #0]
  405294:	46b8      	mov	r8, r7
  405296:	46ba      	mov	sl, r7
  405298:	46bb      	mov	fp, r7
  40529a:	e755      	b.n	405148 <__sfvwrite_r+0xa8>
  40529c:	6962      	ldr	r2, [r4, #20]
  40529e:	6820      	ldr	r0, [r4, #0]
  4052a0:	6921      	ldr	r1, [r4, #16]
  4052a2:	eb02 0842 	add.w	r8, r2, r2, lsl #1
  4052a6:	eba0 0a01 	sub.w	sl, r0, r1
  4052aa:	eb08 78d8 	add.w	r8, r8, r8, lsr #31
  4052ae:	f10a 0001 	add.w	r0, sl, #1
  4052b2:	ea4f 0868 	mov.w	r8, r8, asr #1
  4052b6:	4438      	add	r0, r7
  4052b8:	4540      	cmp	r0, r8
  4052ba:	4642      	mov	r2, r8
  4052bc:	bf84      	itt	hi
  4052be:	4680      	movhi	r8, r0
  4052c0:	4642      	movhi	r2, r8
  4052c2:	055b      	lsls	r3, r3, #21
  4052c4:	d544      	bpl.n	405350 <__sfvwrite_r+0x2b0>
  4052c6:	4611      	mov	r1, r2
  4052c8:	9800      	ldr	r0, [sp, #0]
  4052ca:	f000 f921 	bl	405510 <_malloc_r>
  4052ce:	4683      	mov	fp, r0
  4052d0:	2800      	cmp	r0, #0
  4052d2:	d055      	beq.n	405380 <__sfvwrite_r+0x2e0>
  4052d4:	4652      	mov	r2, sl
  4052d6:	6921      	ldr	r1, [r4, #16]
  4052d8:	f7fe fa6e 	bl	4037b8 <memcpy>
  4052dc:	89a3      	ldrh	r3, [r4, #12]
  4052de:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
  4052e2:	f043 0380 	orr.w	r3, r3, #128	; 0x80
  4052e6:	81a3      	strh	r3, [r4, #12]
  4052e8:	eb0b 000a 	add.w	r0, fp, sl
  4052ec:	eba8 030a 	sub.w	r3, r8, sl
  4052f0:	f8c4 b010 	str.w	fp, [r4, #16]
  4052f4:	f8c4 8014 	str.w	r8, [r4, #20]
  4052f8:	6020      	str	r0, [r4, #0]
  4052fa:	60a3      	str	r3, [r4, #8]
  4052fc:	46b8      	mov	r8, r7
  4052fe:	46ba      	mov	sl, r7
  405300:	46bb      	mov	fp, r7
  405302:	e721      	b.n	405148 <__sfvwrite_r+0xa8>
  405304:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
  405308:	42b9      	cmp	r1, r7
  40530a:	bf28      	it	cs
  40530c:	4639      	movcs	r1, r7
  40530e:	464a      	mov	r2, r9
  405310:	fb91 f1f3 	sdiv	r1, r1, r3
  405314:	9800      	ldr	r0, [sp, #0]
  405316:	6a66      	ldr	r6, [r4, #36]	; 0x24
  405318:	fb03 f301 	mul.w	r3, r3, r1
  40531c:	69e1      	ldr	r1, [r4, #28]
  40531e:	47b0      	blx	r6
  405320:	f1b0 0a00 	subs.w	sl, r0, #0
  405324:	f73f af1b 	bgt.w	40515e <__sfvwrite_r+0xbe>
  405328:	e738      	b.n	40519c <__sfvwrite_r+0xfc>
  40532a:	461a      	mov	r2, r3
  40532c:	4629      	mov	r1, r5
  40532e:	9301      	str	r3, [sp, #4]
  405330:	f000 fc06 	bl	405b40 <memmove>
  405334:	6822      	ldr	r2, [r4, #0]
  405336:	9b01      	ldr	r3, [sp, #4]
  405338:	9800      	ldr	r0, [sp, #0]
  40533a:	441a      	add	r2, r3
  40533c:	6022      	str	r2, [r4, #0]
  40533e:	4621      	mov	r1, r4
  405340:	f7ff fc4a 	bl	404bd8 <_fflush_r>
  405344:	9b01      	ldr	r3, [sp, #4]
  405346:	2800      	cmp	r0, #0
  405348:	f47f af28 	bne.w	40519c <__sfvwrite_r+0xfc>
  40534c:	461f      	mov	r7, r3
  40534e:	e750      	b.n	4051f2 <__sfvwrite_r+0x152>
  405350:	9800      	ldr	r0, [sp, #0]
  405352:	f000 fc65 	bl	405c20 <_realloc_r>
  405356:	4683      	mov	fp, r0
  405358:	2800      	cmp	r0, #0
  40535a:	d1c5      	bne.n	4052e8 <__sfvwrite_r+0x248>
  40535c:	9d00      	ldr	r5, [sp, #0]
  40535e:	6921      	ldr	r1, [r4, #16]
  405360:	4628      	mov	r0, r5
  405362:	f7ff fdb7 	bl	404ed4 <_free_r>
  405366:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  40536a:	220c      	movs	r2, #12
  40536c:	f023 0380 	bic.w	r3, r3, #128	; 0x80
  405370:	602a      	str	r2, [r5, #0]
  405372:	e715      	b.n	4051a0 <__sfvwrite_r+0x100>
  405374:	f106 0901 	add.w	r9, r6, #1
  405378:	e722      	b.n	4051c0 <__sfvwrite_r+0x120>
  40537a:	f04f 30ff 	mov.w	r0, #4294967295
  40537e:	e6bf      	b.n	405100 <__sfvwrite_r+0x60>
  405380:	9a00      	ldr	r2, [sp, #0]
  405382:	230c      	movs	r3, #12
  405384:	6013      	str	r3, [r2, #0]
  405386:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  40538a:	e709      	b.n	4051a0 <__sfvwrite_r+0x100>
  40538c:	7ffffc00 	.word	0x7ffffc00

00405390 <_fwalk_reent>:
  405390:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  405394:	f510 7738 	adds.w	r7, r0, #736	; 0x2e0
  405398:	d01f      	beq.n	4053da <_fwalk_reent+0x4a>
  40539a:	4688      	mov	r8, r1
  40539c:	4606      	mov	r6, r0
  40539e:	f04f 0900 	mov.w	r9, #0
  4053a2:	687d      	ldr	r5, [r7, #4]
  4053a4:	68bc      	ldr	r4, [r7, #8]
  4053a6:	3d01      	subs	r5, #1
  4053a8:	d411      	bmi.n	4053ce <_fwalk_reent+0x3e>
  4053aa:	89a3      	ldrh	r3, [r4, #12]
  4053ac:	2b01      	cmp	r3, #1
  4053ae:	f105 35ff 	add.w	r5, r5, #4294967295
  4053b2:	d908      	bls.n	4053c6 <_fwalk_reent+0x36>
  4053b4:	f9b4 300e 	ldrsh.w	r3, [r4, #14]
  4053b8:	3301      	adds	r3, #1
  4053ba:	4621      	mov	r1, r4
  4053bc:	4630      	mov	r0, r6
  4053be:	d002      	beq.n	4053c6 <_fwalk_reent+0x36>
  4053c0:	47c0      	blx	r8
  4053c2:	ea49 0900 	orr.w	r9, r9, r0
  4053c6:	1c6b      	adds	r3, r5, #1
  4053c8:	f104 0468 	add.w	r4, r4, #104	; 0x68
  4053cc:	d1ed      	bne.n	4053aa <_fwalk_reent+0x1a>
  4053ce:	683f      	ldr	r7, [r7, #0]
  4053d0:	2f00      	cmp	r7, #0
  4053d2:	d1e6      	bne.n	4053a2 <_fwalk_reent+0x12>
  4053d4:	4648      	mov	r0, r9
  4053d6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  4053da:	46b9      	mov	r9, r7
  4053dc:	4648      	mov	r0, r9
  4053de:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  4053e2:	bf00      	nop

004053e4 <__locale_mb_cur_max>:
  4053e4:	4b04      	ldr	r3, [pc, #16]	; (4053f8 <__locale_mb_cur_max+0x14>)
  4053e6:	4a05      	ldr	r2, [pc, #20]	; (4053fc <__locale_mb_cur_max+0x18>)
  4053e8:	681b      	ldr	r3, [r3, #0]
  4053ea:	6b5b      	ldr	r3, [r3, #52]	; 0x34
  4053ec:	2b00      	cmp	r3, #0
  4053ee:	bf08      	it	eq
  4053f0:	4613      	moveq	r3, r2
  4053f2:	f893 0128 	ldrb.w	r0, [r3, #296]	; 0x128
  4053f6:	4770      	bx	lr
  4053f8:	2040000c 	.word	0x2040000c
  4053fc:	2040043c 	.word	0x2040043c

00405400 <__retarget_lock_init_recursive>:
  405400:	4770      	bx	lr
  405402:	bf00      	nop

00405404 <__retarget_lock_close_recursive>:
  405404:	4770      	bx	lr
  405406:	bf00      	nop

00405408 <__retarget_lock_acquire_recursive>:
  405408:	4770      	bx	lr
  40540a:	bf00      	nop

0040540c <__retarget_lock_release_recursive>:
  40540c:	4770      	bx	lr
  40540e:	bf00      	nop

00405410 <__swhatbuf_r>:
  405410:	b570      	push	{r4, r5, r6, lr}
  405412:	460c      	mov	r4, r1
  405414:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
  405418:	2900      	cmp	r1, #0
  40541a:	b090      	sub	sp, #64	; 0x40
  40541c:	4615      	mov	r5, r2
  40541e:	461e      	mov	r6, r3
  405420:	db14      	blt.n	40544c <__swhatbuf_r+0x3c>
  405422:	aa01      	add	r2, sp, #4
  405424:	f000 ff74 	bl	406310 <_fstat_r>
  405428:	2800      	cmp	r0, #0
  40542a:	db0f      	blt.n	40544c <__swhatbuf_r+0x3c>
  40542c:	9a02      	ldr	r2, [sp, #8]
  40542e:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
  405432:	f5a2 5200 	sub.w	r2, r2, #8192	; 0x2000
  405436:	fab2 f282 	clz	r2, r2
  40543a:	0952      	lsrs	r2, r2, #5
  40543c:	f44f 6380 	mov.w	r3, #1024	; 0x400
  405440:	f44f 6000 	mov.w	r0, #2048	; 0x800
  405444:	6032      	str	r2, [r6, #0]
  405446:	602b      	str	r3, [r5, #0]
  405448:	b010      	add	sp, #64	; 0x40
  40544a:	bd70      	pop	{r4, r5, r6, pc}
  40544c:	89a2      	ldrh	r2, [r4, #12]
  40544e:	2300      	movs	r3, #0
  405450:	f012 0080 	ands.w	r0, r2, #128	; 0x80
  405454:	6033      	str	r3, [r6, #0]
  405456:	d004      	beq.n	405462 <__swhatbuf_r+0x52>
  405458:	2240      	movs	r2, #64	; 0x40
  40545a:	4618      	mov	r0, r3
  40545c:	602a      	str	r2, [r5, #0]
  40545e:	b010      	add	sp, #64	; 0x40
  405460:	bd70      	pop	{r4, r5, r6, pc}
  405462:	f44f 6380 	mov.w	r3, #1024	; 0x400
  405466:	602b      	str	r3, [r5, #0]
  405468:	b010      	add	sp, #64	; 0x40
  40546a:	bd70      	pop	{r4, r5, r6, pc}

0040546c <__smakebuf_r>:
  40546c:	898a      	ldrh	r2, [r1, #12]
  40546e:	0792      	lsls	r2, r2, #30
  405470:	460b      	mov	r3, r1
  405472:	d506      	bpl.n	405482 <__smakebuf_r+0x16>
  405474:	f101 0243 	add.w	r2, r1, #67	; 0x43
  405478:	2101      	movs	r1, #1
  40547a:	601a      	str	r2, [r3, #0]
  40547c:	611a      	str	r2, [r3, #16]
  40547e:	6159      	str	r1, [r3, #20]
  405480:	4770      	bx	lr
  405482:	b5f0      	push	{r4, r5, r6, r7, lr}
  405484:	b083      	sub	sp, #12
  405486:	ab01      	add	r3, sp, #4
  405488:	466a      	mov	r2, sp
  40548a:	460c      	mov	r4, r1
  40548c:	4606      	mov	r6, r0
  40548e:	f7ff ffbf 	bl	405410 <__swhatbuf_r>
  405492:	9900      	ldr	r1, [sp, #0]
  405494:	4605      	mov	r5, r0
  405496:	4630      	mov	r0, r6
  405498:	f000 f83a 	bl	405510 <_malloc_r>
  40549c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  4054a0:	b1d8      	cbz	r0, 4054da <__smakebuf_r+0x6e>
  4054a2:	9a01      	ldr	r2, [sp, #4]
  4054a4:	4f15      	ldr	r7, [pc, #84]	; (4054fc <__smakebuf_r+0x90>)
  4054a6:	9900      	ldr	r1, [sp, #0]
  4054a8:	63f7      	str	r7, [r6, #60]	; 0x3c
  4054aa:	f043 0380 	orr.w	r3, r3, #128	; 0x80
  4054ae:	81a3      	strh	r3, [r4, #12]
  4054b0:	6020      	str	r0, [r4, #0]
  4054b2:	6120      	str	r0, [r4, #16]
  4054b4:	6161      	str	r1, [r4, #20]
  4054b6:	b91a      	cbnz	r2, 4054c0 <__smakebuf_r+0x54>
  4054b8:	432b      	orrs	r3, r5
  4054ba:	81a3      	strh	r3, [r4, #12]
  4054bc:	b003      	add	sp, #12
  4054be:	bdf0      	pop	{r4, r5, r6, r7, pc}
  4054c0:	4630      	mov	r0, r6
  4054c2:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
  4054c6:	f000 ff37 	bl	406338 <_isatty_r>
  4054ca:	b1a0      	cbz	r0, 4054f6 <__smakebuf_r+0x8a>
  4054cc:	89a3      	ldrh	r3, [r4, #12]
  4054ce:	f023 0303 	bic.w	r3, r3, #3
  4054d2:	f043 0301 	orr.w	r3, r3, #1
  4054d6:	b21b      	sxth	r3, r3
  4054d8:	e7ee      	b.n	4054b8 <__smakebuf_r+0x4c>
  4054da:	059a      	lsls	r2, r3, #22
  4054dc:	d4ee      	bmi.n	4054bc <__smakebuf_r+0x50>
  4054de:	f023 0303 	bic.w	r3, r3, #3
  4054e2:	f104 0243 	add.w	r2, r4, #67	; 0x43
  4054e6:	f043 0302 	orr.w	r3, r3, #2
  4054ea:	2101      	movs	r1, #1
  4054ec:	81a3      	strh	r3, [r4, #12]
  4054ee:	6022      	str	r2, [r4, #0]
  4054f0:	6122      	str	r2, [r4, #16]
  4054f2:	6161      	str	r1, [r4, #20]
  4054f4:	e7e2      	b.n	4054bc <__smakebuf_r+0x50>
  4054f6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  4054fa:	e7dd      	b.n	4054b8 <__smakebuf_r+0x4c>
  4054fc:	00404c2d 	.word	0x00404c2d

00405500 <malloc>:
  405500:	4b02      	ldr	r3, [pc, #8]	; (40550c <malloc+0xc>)
  405502:	4601      	mov	r1, r0
  405504:	6818      	ldr	r0, [r3, #0]
  405506:	f000 b803 	b.w	405510 <_malloc_r>
  40550a:	bf00      	nop
  40550c:	2040000c 	.word	0x2040000c

00405510 <_malloc_r>:
  405510:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  405514:	f101 060b 	add.w	r6, r1, #11
  405518:	2e16      	cmp	r6, #22
  40551a:	b083      	sub	sp, #12
  40551c:	4605      	mov	r5, r0
  40551e:	f240 809e 	bls.w	40565e <_malloc_r+0x14e>
  405522:	f036 0607 	bics.w	r6, r6, #7
  405526:	f100 80bd 	bmi.w	4056a4 <_malloc_r+0x194>
  40552a:	42b1      	cmp	r1, r6
  40552c:	f200 80ba 	bhi.w	4056a4 <_malloc_r+0x194>
  405530:	f000 fb6a 	bl	405c08 <__malloc_lock>
  405534:	f5b6 7ffc 	cmp.w	r6, #504	; 0x1f8
  405538:	f0c0 8293 	bcc.w	405a62 <_malloc_r+0x552>
  40553c:	0a73      	lsrs	r3, r6, #9
  40553e:	f000 80b8 	beq.w	4056b2 <_malloc_r+0x1a2>
  405542:	2b04      	cmp	r3, #4
  405544:	f200 8179 	bhi.w	40583a <_malloc_r+0x32a>
  405548:	09b3      	lsrs	r3, r6, #6
  40554a:	f103 0039 	add.w	r0, r3, #57	; 0x39
  40554e:	f103 0e38 	add.w	lr, r3, #56	; 0x38
  405552:	00c3      	lsls	r3, r0, #3
  405554:	4fbf      	ldr	r7, [pc, #764]	; (405854 <_malloc_r+0x344>)
  405556:	443b      	add	r3, r7
  405558:	f1a3 0108 	sub.w	r1, r3, #8
  40555c:	685c      	ldr	r4, [r3, #4]
  40555e:	42a1      	cmp	r1, r4
  405560:	d106      	bne.n	405570 <_malloc_r+0x60>
  405562:	e00c      	b.n	40557e <_malloc_r+0x6e>
  405564:	2a00      	cmp	r2, #0
  405566:	f280 80aa 	bge.w	4056be <_malloc_r+0x1ae>
  40556a:	68e4      	ldr	r4, [r4, #12]
  40556c:	42a1      	cmp	r1, r4
  40556e:	d006      	beq.n	40557e <_malloc_r+0x6e>
  405570:	6863      	ldr	r3, [r4, #4]
  405572:	f023 0303 	bic.w	r3, r3, #3
  405576:	1b9a      	subs	r2, r3, r6
  405578:	2a0f      	cmp	r2, #15
  40557a:	ddf3      	ble.n	405564 <_malloc_r+0x54>
  40557c:	4670      	mov	r0, lr
  40557e:	693c      	ldr	r4, [r7, #16]
  405580:	f8df e2e4 	ldr.w	lr, [pc, #740]	; 405868 <_malloc_r+0x358>
  405584:	4574      	cmp	r4, lr
  405586:	f000 81ab 	beq.w	4058e0 <_malloc_r+0x3d0>
  40558a:	6863      	ldr	r3, [r4, #4]
  40558c:	f023 0303 	bic.w	r3, r3, #3
  405590:	1b9a      	subs	r2, r3, r6
  405592:	2a0f      	cmp	r2, #15
  405594:	f300 8190 	bgt.w	4058b8 <_malloc_r+0x3a8>
  405598:	2a00      	cmp	r2, #0
  40559a:	f8c7 e014 	str.w	lr, [r7, #20]
  40559e:	f8c7 e010 	str.w	lr, [r7, #16]
  4055a2:	f280 809d 	bge.w	4056e0 <_malloc_r+0x1d0>
  4055a6:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
  4055aa:	f080 8161 	bcs.w	405870 <_malloc_r+0x360>
  4055ae:	08db      	lsrs	r3, r3, #3
  4055b0:	f103 0c01 	add.w	ip, r3, #1
  4055b4:	1099      	asrs	r1, r3, #2
  4055b6:	687a      	ldr	r2, [r7, #4]
  4055b8:	f857 803c 	ldr.w	r8, [r7, ip, lsl #3]
  4055bc:	f8c4 8008 	str.w	r8, [r4, #8]
  4055c0:	2301      	movs	r3, #1
  4055c2:	408b      	lsls	r3, r1
  4055c4:	eb07 01cc 	add.w	r1, r7, ip, lsl #3
  4055c8:	4313      	orrs	r3, r2
  4055ca:	3908      	subs	r1, #8
  4055cc:	60e1      	str	r1, [r4, #12]
  4055ce:	607b      	str	r3, [r7, #4]
  4055d0:	f847 403c 	str.w	r4, [r7, ip, lsl #3]
  4055d4:	f8c8 400c 	str.w	r4, [r8, #12]
  4055d8:	1082      	asrs	r2, r0, #2
  4055da:	2401      	movs	r4, #1
  4055dc:	4094      	lsls	r4, r2
  4055de:	429c      	cmp	r4, r3
  4055e0:	f200 808b 	bhi.w	4056fa <_malloc_r+0x1ea>
  4055e4:	421c      	tst	r4, r3
  4055e6:	d106      	bne.n	4055f6 <_malloc_r+0xe6>
  4055e8:	f020 0003 	bic.w	r0, r0, #3
  4055ec:	0064      	lsls	r4, r4, #1
  4055ee:	421c      	tst	r4, r3
  4055f0:	f100 0004 	add.w	r0, r0, #4
  4055f4:	d0fa      	beq.n	4055ec <_malloc_r+0xdc>
  4055f6:	eb07 09c0 	add.w	r9, r7, r0, lsl #3
  4055fa:	46cc      	mov	ip, r9
  4055fc:	4680      	mov	r8, r0
  4055fe:	f8dc 300c 	ldr.w	r3, [ip, #12]
  405602:	459c      	cmp	ip, r3
  405604:	d107      	bne.n	405616 <_malloc_r+0x106>
  405606:	e16d      	b.n	4058e4 <_malloc_r+0x3d4>
  405608:	2a00      	cmp	r2, #0
  40560a:	f280 817b 	bge.w	405904 <_malloc_r+0x3f4>
  40560e:	68db      	ldr	r3, [r3, #12]
  405610:	459c      	cmp	ip, r3
  405612:	f000 8167 	beq.w	4058e4 <_malloc_r+0x3d4>
  405616:	6859      	ldr	r1, [r3, #4]
  405618:	f021 0103 	bic.w	r1, r1, #3
  40561c:	1b8a      	subs	r2, r1, r6
  40561e:	2a0f      	cmp	r2, #15
  405620:	ddf2      	ble.n	405608 <_malloc_r+0xf8>
  405622:	f8d3 c00c 	ldr.w	ip, [r3, #12]
  405626:	f8d3 8008 	ldr.w	r8, [r3, #8]
  40562a:	9300      	str	r3, [sp, #0]
  40562c:	199c      	adds	r4, r3, r6
  40562e:	4628      	mov	r0, r5
  405630:	f046 0601 	orr.w	r6, r6, #1
  405634:	f042 0501 	orr.w	r5, r2, #1
  405638:	605e      	str	r6, [r3, #4]
  40563a:	f8c8 c00c 	str.w	ip, [r8, #12]
  40563e:	f8cc 8008 	str.w	r8, [ip, #8]
  405642:	617c      	str	r4, [r7, #20]
  405644:	613c      	str	r4, [r7, #16]
  405646:	f8c4 e00c 	str.w	lr, [r4, #12]
  40564a:	f8c4 e008 	str.w	lr, [r4, #8]
  40564e:	6065      	str	r5, [r4, #4]
  405650:	505a      	str	r2, [r3, r1]
  405652:	f000 fadf 	bl	405c14 <__malloc_unlock>
  405656:	9b00      	ldr	r3, [sp, #0]
  405658:	f103 0408 	add.w	r4, r3, #8
  40565c:	e01e      	b.n	40569c <_malloc_r+0x18c>
  40565e:	2910      	cmp	r1, #16
  405660:	d820      	bhi.n	4056a4 <_malloc_r+0x194>
  405662:	f000 fad1 	bl	405c08 <__malloc_lock>
  405666:	2610      	movs	r6, #16
  405668:	2318      	movs	r3, #24
  40566a:	2002      	movs	r0, #2
  40566c:	4f79      	ldr	r7, [pc, #484]	; (405854 <_malloc_r+0x344>)
  40566e:	443b      	add	r3, r7
  405670:	f1a3 0208 	sub.w	r2, r3, #8
  405674:	685c      	ldr	r4, [r3, #4]
  405676:	4294      	cmp	r4, r2
  405678:	f000 813d 	beq.w	4058f6 <_malloc_r+0x3e6>
  40567c:	6863      	ldr	r3, [r4, #4]
  40567e:	68e1      	ldr	r1, [r4, #12]
  405680:	68a6      	ldr	r6, [r4, #8]
  405682:	f023 0303 	bic.w	r3, r3, #3
  405686:	4423      	add	r3, r4
  405688:	4628      	mov	r0, r5
  40568a:	685a      	ldr	r2, [r3, #4]
  40568c:	60f1      	str	r1, [r6, #12]
  40568e:	f042 0201 	orr.w	r2, r2, #1
  405692:	608e      	str	r6, [r1, #8]
  405694:	605a      	str	r2, [r3, #4]
  405696:	f000 fabd 	bl	405c14 <__malloc_unlock>
  40569a:	3408      	adds	r4, #8
  40569c:	4620      	mov	r0, r4
  40569e:	b003      	add	sp, #12
  4056a0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4056a4:	2400      	movs	r4, #0
  4056a6:	230c      	movs	r3, #12
  4056a8:	4620      	mov	r0, r4
  4056aa:	602b      	str	r3, [r5, #0]
  4056ac:	b003      	add	sp, #12
  4056ae:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4056b2:	2040      	movs	r0, #64	; 0x40
  4056b4:	f44f 7300 	mov.w	r3, #512	; 0x200
  4056b8:	f04f 0e3f 	mov.w	lr, #63	; 0x3f
  4056bc:	e74a      	b.n	405554 <_malloc_r+0x44>
  4056be:	4423      	add	r3, r4
  4056c0:	68e1      	ldr	r1, [r4, #12]
  4056c2:	685a      	ldr	r2, [r3, #4]
  4056c4:	68a6      	ldr	r6, [r4, #8]
  4056c6:	f042 0201 	orr.w	r2, r2, #1
  4056ca:	60f1      	str	r1, [r6, #12]
  4056cc:	4628      	mov	r0, r5
  4056ce:	608e      	str	r6, [r1, #8]
  4056d0:	605a      	str	r2, [r3, #4]
  4056d2:	f000 fa9f 	bl	405c14 <__malloc_unlock>
  4056d6:	3408      	adds	r4, #8
  4056d8:	4620      	mov	r0, r4
  4056da:	b003      	add	sp, #12
  4056dc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4056e0:	4423      	add	r3, r4
  4056e2:	4628      	mov	r0, r5
  4056e4:	685a      	ldr	r2, [r3, #4]
  4056e6:	f042 0201 	orr.w	r2, r2, #1
  4056ea:	605a      	str	r2, [r3, #4]
  4056ec:	f000 fa92 	bl	405c14 <__malloc_unlock>
  4056f0:	3408      	adds	r4, #8
  4056f2:	4620      	mov	r0, r4
  4056f4:	b003      	add	sp, #12
  4056f6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4056fa:	68bc      	ldr	r4, [r7, #8]
  4056fc:	6863      	ldr	r3, [r4, #4]
  4056fe:	f023 0803 	bic.w	r8, r3, #3
  405702:	45b0      	cmp	r8, r6
  405704:	d304      	bcc.n	405710 <_malloc_r+0x200>
  405706:	eba8 0306 	sub.w	r3, r8, r6
  40570a:	2b0f      	cmp	r3, #15
  40570c:	f300 8085 	bgt.w	40581a <_malloc_r+0x30a>
  405710:	f8df 9158 	ldr.w	r9, [pc, #344]	; 40586c <_malloc_r+0x35c>
  405714:	4b50      	ldr	r3, [pc, #320]	; (405858 <_malloc_r+0x348>)
  405716:	f8d9 2000 	ldr.w	r2, [r9]
  40571a:	681b      	ldr	r3, [r3, #0]
  40571c:	3201      	adds	r2, #1
  40571e:	4433      	add	r3, r6
  405720:	eb04 0a08 	add.w	sl, r4, r8
  405724:	f000 8155 	beq.w	4059d2 <_malloc_r+0x4c2>
  405728:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
  40572c:	330f      	adds	r3, #15
  40572e:	f423 6b7f 	bic.w	fp, r3, #4080	; 0xff0
  405732:	f02b 0b0f 	bic.w	fp, fp, #15
  405736:	4659      	mov	r1, fp
  405738:	4628      	mov	r0, r5
  40573a:	f000 fc17 	bl	405f6c <_sbrk_r>
  40573e:	1c41      	adds	r1, r0, #1
  405740:	4602      	mov	r2, r0
  405742:	f000 80fc 	beq.w	40593e <_malloc_r+0x42e>
  405746:	4582      	cmp	sl, r0
  405748:	f200 80f7 	bhi.w	40593a <_malloc_r+0x42a>
  40574c:	4b43      	ldr	r3, [pc, #268]	; (40585c <_malloc_r+0x34c>)
  40574e:	6819      	ldr	r1, [r3, #0]
  405750:	4459      	add	r1, fp
  405752:	6019      	str	r1, [r3, #0]
  405754:	f000 814d 	beq.w	4059f2 <_malloc_r+0x4e2>
  405758:	f8d9 0000 	ldr.w	r0, [r9]
  40575c:	3001      	adds	r0, #1
  40575e:	bf1b      	ittet	ne
  405760:	eba2 0a0a 	subne.w	sl, r2, sl
  405764:	4451      	addne	r1, sl
  405766:	f8c9 2000 	streq.w	r2, [r9]
  40576a:	6019      	strne	r1, [r3, #0]
  40576c:	f012 0107 	ands.w	r1, r2, #7
  405770:	f000 8115 	beq.w	40599e <_malloc_r+0x48e>
  405774:	f1c1 0008 	rsb	r0, r1, #8
  405778:	f5c1 5180 	rsb	r1, r1, #4096	; 0x1000
  40577c:	4402      	add	r2, r0
  40577e:	3108      	adds	r1, #8
  405780:	eb02 090b 	add.w	r9, r2, fp
  405784:	f3c9 090b 	ubfx	r9, r9, #0, #12
  405788:	eba1 0909 	sub.w	r9, r1, r9
  40578c:	4649      	mov	r1, r9
  40578e:	4628      	mov	r0, r5
  405790:	9301      	str	r3, [sp, #4]
  405792:	9200      	str	r2, [sp, #0]
  405794:	f000 fbea 	bl	405f6c <_sbrk_r>
  405798:	1c43      	adds	r3, r0, #1
  40579a:	e89d 000c 	ldmia.w	sp, {r2, r3}
  40579e:	f000 8143 	beq.w	405a28 <_malloc_r+0x518>
  4057a2:	1a80      	subs	r0, r0, r2
  4057a4:	4448      	add	r0, r9
  4057a6:	f040 0001 	orr.w	r0, r0, #1
  4057aa:	6819      	ldr	r1, [r3, #0]
  4057ac:	60ba      	str	r2, [r7, #8]
  4057ae:	4449      	add	r1, r9
  4057b0:	42bc      	cmp	r4, r7
  4057b2:	6050      	str	r0, [r2, #4]
  4057b4:	6019      	str	r1, [r3, #0]
  4057b6:	d017      	beq.n	4057e8 <_malloc_r+0x2d8>
  4057b8:	f1b8 0f0f 	cmp.w	r8, #15
  4057bc:	f240 80fb 	bls.w	4059b6 <_malloc_r+0x4a6>
  4057c0:	6860      	ldr	r0, [r4, #4]
  4057c2:	f1a8 020c 	sub.w	r2, r8, #12
  4057c6:	f022 0207 	bic.w	r2, r2, #7
  4057ca:	eb04 0e02 	add.w	lr, r4, r2
  4057ce:	f000 0001 	and.w	r0, r0, #1
  4057d2:	f04f 0c05 	mov.w	ip, #5
  4057d6:	4310      	orrs	r0, r2
  4057d8:	2a0f      	cmp	r2, #15
  4057da:	6060      	str	r0, [r4, #4]
  4057dc:	f8ce c004 	str.w	ip, [lr, #4]
  4057e0:	f8ce c008 	str.w	ip, [lr, #8]
  4057e4:	f200 8117 	bhi.w	405a16 <_malloc_r+0x506>
  4057e8:	4b1d      	ldr	r3, [pc, #116]	; (405860 <_malloc_r+0x350>)
  4057ea:	68bc      	ldr	r4, [r7, #8]
  4057ec:	681a      	ldr	r2, [r3, #0]
  4057ee:	4291      	cmp	r1, r2
  4057f0:	bf88      	it	hi
  4057f2:	6019      	strhi	r1, [r3, #0]
  4057f4:	4b1b      	ldr	r3, [pc, #108]	; (405864 <_malloc_r+0x354>)
  4057f6:	681a      	ldr	r2, [r3, #0]
  4057f8:	4291      	cmp	r1, r2
  4057fa:	6862      	ldr	r2, [r4, #4]
  4057fc:	bf88      	it	hi
  4057fe:	6019      	strhi	r1, [r3, #0]
  405800:	f022 0203 	bic.w	r2, r2, #3
  405804:	4296      	cmp	r6, r2
  405806:	eba2 0306 	sub.w	r3, r2, r6
  40580a:	d801      	bhi.n	405810 <_malloc_r+0x300>
  40580c:	2b0f      	cmp	r3, #15
  40580e:	dc04      	bgt.n	40581a <_malloc_r+0x30a>
  405810:	4628      	mov	r0, r5
  405812:	f000 f9ff 	bl	405c14 <__malloc_unlock>
  405816:	2400      	movs	r4, #0
  405818:	e740      	b.n	40569c <_malloc_r+0x18c>
  40581a:	19a2      	adds	r2, r4, r6
  40581c:	f043 0301 	orr.w	r3, r3, #1
  405820:	f046 0601 	orr.w	r6, r6, #1
  405824:	6066      	str	r6, [r4, #4]
  405826:	4628      	mov	r0, r5
  405828:	60ba      	str	r2, [r7, #8]
  40582a:	6053      	str	r3, [r2, #4]
  40582c:	f000 f9f2 	bl	405c14 <__malloc_unlock>
  405830:	3408      	adds	r4, #8
  405832:	4620      	mov	r0, r4
  405834:	b003      	add	sp, #12
  405836:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  40583a:	2b14      	cmp	r3, #20
  40583c:	d971      	bls.n	405922 <_malloc_r+0x412>
  40583e:	2b54      	cmp	r3, #84	; 0x54
  405840:	f200 80a3 	bhi.w	40598a <_malloc_r+0x47a>
  405844:	0b33      	lsrs	r3, r6, #12
  405846:	f103 006f 	add.w	r0, r3, #111	; 0x6f
  40584a:	f103 0e6e 	add.w	lr, r3, #110	; 0x6e
  40584e:	00c3      	lsls	r3, r0, #3
  405850:	e680      	b.n	405554 <_malloc_r+0x44>
  405852:	bf00      	nop
  405854:	204005a8 	.word	0x204005a8
  405858:	2040c3c0 	.word	0x2040c3c0
  40585c:	2040c390 	.word	0x2040c390
  405860:	2040c3b8 	.word	0x2040c3b8
  405864:	2040c3bc 	.word	0x2040c3bc
  405868:	204005b0 	.word	0x204005b0
  40586c:	204009b0 	.word	0x204009b0
  405870:	0a5a      	lsrs	r2, r3, #9
  405872:	2a04      	cmp	r2, #4
  405874:	d95b      	bls.n	40592e <_malloc_r+0x41e>
  405876:	2a14      	cmp	r2, #20
  405878:	f200 80ae 	bhi.w	4059d8 <_malloc_r+0x4c8>
  40587c:	f102 015c 	add.w	r1, r2, #92	; 0x5c
  405880:	00c9      	lsls	r1, r1, #3
  405882:	325b      	adds	r2, #91	; 0x5b
  405884:	eb07 0c01 	add.w	ip, r7, r1
  405888:	5879      	ldr	r1, [r7, r1]
  40588a:	f1ac 0c08 	sub.w	ip, ip, #8
  40588e:	458c      	cmp	ip, r1
  405890:	f000 8088 	beq.w	4059a4 <_malloc_r+0x494>
  405894:	684a      	ldr	r2, [r1, #4]
  405896:	f022 0203 	bic.w	r2, r2, #3
  40589a:	4293      	cmp	r3, r2
  40589c:	d273      	bcs.n	405986 <_malloc_r+0x476>
  40589e:	6889      	ldr	r1, [r1, #8]
  4058a0:	458c      	cmp	ip, r1
  4058a2:	d1f7      	bne.n	405894 <_malloc_r+0x384>
  4058a4:	f8dc 200c 	ldr.w	r2, [ip, #12]
  4058a8:	687b      	ldr	r3, [r7, #4]
  4058aa:	60e2      	str	r2, [r4, #12]
  4058ac:	f8c4 c008 	str.w	ip, [r4, #8]
  4058b0:	6094      	str	r4, [r2, #8]
  4058b2:	f8cc 400c 	str.w	r4, [ip, #12]
  4058b6:	e68f      	b.n	4055d8 <_malloc_r+0xc8>
  4058b8:	19a1      	adds	r1, r4, r6
  4058ba:	f046 0c01 	orr.w	ip, r6, #1
  4058be:	f042 0601 	orr.w	r6, r2, #1
  4058c2:	f8c4 c004 	str.w	ip, [r4, #4]
  4058c6:	4628      	mov	r0, r5
  4058c8:	6179      	str	r1, [r7, #20]
  4058ca:	6139      	str	r1, [r7, #16]
  4058cc:	f8c1 e00c 	str.w	lr, [r1, #12]
  4058d0:	f8c1 e008 	str.w	lr, [r1, #8]
  4058d4:	604e      	str	r6, [r1, #4]
  4058d6:	50e2      	str	r2, [r4, r3]
  4058d8:	f000 f99c 	bl	405c14 <__malloc_unlock>
  4058dc:	3408      	adds	r4, #8
  4058de:	e6dd      	b.n	40569c <_malloc_r+0x18c>
  4058e0:	687b      	ldr	r3, [r7, #4]
  4058e2:	e679      	b.n	4055d8 <_malloc_r+0xc8>
  4058e4:	f108 0801 	add.w	r8, r8, #1
  4058e8:	f018 0f03 	tst.w	r8, #3
  4058ec:	f10c 0c08 	add.w	ip, ip, #8
  4058f0:	f47f ae85 	bne.w	4055fe <_malloc_r+0xee>
  4058f4:	e02d      	b.n	405952 <_malloc_r+0x442>
  4058f6:	68dc      	ldr	r4, [r3, #12]
  4058f8:	42a3      	cmp	r3, r4
  4058fa:	bf08      	it	eq
  4058fc:	3002      	addeq	r0, #2
  4058fe:	f43f ae3e 	beq.w	40557e <_malloc_r+0x6e>
  405902:	e6bb      	b.n	40567c <_malloc_r+0x16c>
  405904:	4419      	add	r1, r3
  405906:	461c      	mov	r4, r3
  405908:	684a      	ldr	r2, [r1, #4]
  40590a:	68db      	ldr	r3, [r3, #12]
  40590c:	f854 6f08 	ldr.w	r6, [r4, #8]!
  405910:	f042 0201 	orr.w	r2, r2, #1
  405914:	604a      	str	r2, [r1, #4]
  405916:	4628      	mov	r0, r5
  405918:	60f3      	str	r3, [r6, #12]
  40591a:	609e      	str	r6, [r3, #8]
  40591c:	f000 f97a 	bl	405c14 <__malloc_unlock>
  405920:	e6bc      	b.n	40569c <_malloc_r+0x18c>
  405922:	f103 005c 	add.w	r0, r3, #92	; 0x5c
  405926:	f103 0e5b 	add.w	lr, r3, #91	; 0x5b
  40592a:	00c3      	lsls	r3, r0, #3
  40592c:	e612      	b.n	405554 <_malloc_r+0x44>
  40592e:	099a      	lsrs	r2, r3, #6
  405930:	f102 0139 	add.w	r1, r2, #57	; 0x39
  405934:	00c9      	lsls	r1, r1, #3
  405936:	3238      	adds	r2, #56	; 0x38
  405938:	e7a4      	b.n	405884 <_malloc_r+0x374>
  40593a:	42bc      	cmp	r4, r7
  40593c:	d054      	beq.n	4059e8 <_malloc_r+0x4d8>
  40593e:	68bc      	ldr	r4, [r7, #8]
  405940:	6862      	ldr	r2, [r4, #4]
  405942:	f022 0203 	bic.w	r2, r2, #3
  405946:	e75d      	b.n	405804 <_malloc_r+0x2f4>
  405948:	f859 3908 	ldr.w	r3, [r9], #-8
  40594c:	4599      	cmp	r9, r3
  40594e:	f040 8086 	bne.w	405a5e <_malloc_r+0x54e>
  405952:	f010 0f03 	tst.w	r0, #3
  405956:	f100 30ff 	add.w	r0, r0, #4294967295
  40595a:	d1f5      	bne.n	405948 <_malloc_r+0x438>
  40595c:	687b      	ldr	r3, [r7, #4]
  40595e:	ea23 0304 	bic.w	r3, r3, r4
  405962:	607b      	str	r3, [r7, #4]
  405964:	0064      	lsls	r4, r4, #1
  405966:	429c      	cmp	r4, r3
  405968:	f63f aec7 	bhi.w	4056fa <_malloc_r+0x1ea>
  40596c:	2c00      	cmp	r4, #0
  40596e:	f43f aec4 	beq.w	4056fa <_malloc_r+0x1ea>
  405972:	421c      	tst	r4, r3
  405974:	4640      	mov	r0, r8
  405976:	f47f ae3e 	bne.w	4055f6 <_malloc_r+0xe6>
  40597a:	0064      	lsls	r4, r4, #1
  40597c:	421c      	tst	r4, r3
  40597e:	f100 0004 	add.w	r0, r0, #4
  405982:	d0fa      	beq.n	40597a <_malloc_r+0x46a>
  405984:	e637      	b.n	4055f6 <_malloc_r+0xe6>
  405986:	468c      	mov	ip, r1
  405988:	e78c      	b.n	4058a4 <_malloc_r+0x394>
  40598a:	f5b3 7faa 	cmp.w	r3, #340	; 0x154
  40598e:	d815      	bhi.n	4059bc <_malloc_r+0x4ac>
  405990:	0bf3      	lsrs	r3, r6, #15
  405992:	f103 0078 	add.w	r0, r3, #120	; 0x78
  405996:	f103 0e77 	add.w	lr, r3, #119	; 0x77
  40599a:	00c3      	lsls	r3, r0, #3
  40599c:	e5da      	b.n	405554 <_malloc_r+0x44>
  40599e:	f44f 5180 	mov.w	r1, #4096	; 0x1000
  4059a2:	e6ed      	b.n	405780 <_malloc_r+0x270>
  4059a4:	687b      	ldr	r3, [r7, #4]
  4059a6:	1092      	asrs	r2, r2, #2
  4059a8:	2101      	movs	r1, #1
  4059aa:	fa01 f202 	lsl.w	r2, r1, r2
  4059ae:	4313      	orrs	r3, r2
  4059b0:	607b      	str	r3, [r7, #4]
  4059b2:	4662      	mov	r2, ip
  4059b4:	e779      	b.n	4058aa <_malloc_r+0x39a>
  4059b6:	2301      	movs	r3, #1
  4059b8:	6053      	str	r3, [r2, #4]
  4059ba:	e729      	b.n	405810 <_malloc_r+0x300>
  4059bc:	f240 5254 	movw	r2, #1364	; 0x554
  4059c0:	4293      	cmp	r3, r2
  4059c2:	d822      	bhi.n	405a0a <_malloc_r+0x4fa>
  4059c4:	0cb3      	lsrs	r3, r6, #18
  4059c6:	f103 007d 	add.w	r0, r3, #125	; 0x7d
  4059ca:	f103 0e7c 	add.w	lr, r3, #124	; 0x7c
  4059ce:	00c3      	lsls	r3, r0, #3
  4059d0:	e5c0      	b.n	405554 <_malloc_r+0x44>
  4059d2:	f103 0b10 	add.w	fp, r3, #16
  4059d6:	e6ae      	b.n	405736 <_malloc_r+0x226>
  4059d8:	2a54      	cmp	r2, #84	; 0x54
  4059da:	d829      	bhi.n	405a30 <_malloc_r+0x520>
  4059dc:	0b1a      	lsrs	r2, r3, #12
  4059de:	f102 016f 	add.w	r1, r2, #111	; 0x6f
  4059e2:	00c9      	lsls	r1, r1, #3
  4059e4:	326e      	adds	r2, #110	; 0x6e
  4059e6:	e74d      	b.n	405884 <_malloc_r+0x374>
  4059e8:	4b20      	ldr	r3, [pc, #128]	; (405a6c <_malloc_r+0x55c>)
  4059ea:	6819      	ldr	r1, [r3, #0]
  4059ec:	4459      	add	r1, fp
  4059ee:	6019      	str	r1, [r3, #0]
  4059f0:	e6b2      	b.n	405758 <_malloc_r+0x248>
  4059f2:	f3ca 000b 	ubfx	r0, sl, #0, #12
  4059f6:	2800      	cmp	r0, #0
  4059f8:	f47f aeae 	bne.w	405758 <_malloc_r+0x248>
  4059fc:	eb08 030b 	add.w	r3, r8, fp
  405a00:	68ba      	ldr	r2, [r7, #8]
  405a02:	f043 0301 	orr.w	r3, r3, #1
  405a06:	6053      	str	r3, [r2, #4]
  405a08:	e6ee      	b.n	4057e8 <_malloc_r+0x2d8>
  405a0a:	207f      	movs	r0, #127	; 0x7f
  405a0c:	f44f 737e 	mov.w	r3, #1016	; 0x3f8
  405a10:	f04f 0e7e 	mov.w	lr, #126	; 0x7e
  405a14:	e59e      	b.n	405554 <_malloc_r+0x44>
  405a16:	f104 0108 	add.w	r1, r4, #8
  405a1a:	4628      	mov	r0, r5
  405a1c:	9300      	str	r3, [sp, #0]
  405a1e:	f7ff fa59 	bl	404ed4 <_free_r>
  405a22:	9b00      	ldr	r3, [sp, #0]
  405a24:	6819      	ldr	r1, [r3, #0]
  405a26:	e6df      	b.n	4057e8 <_malloc_r+0x2d8>
  405a28:	2001      	movs	r0, #1
  405a2a:	f04f 0900 	mov.w	r9, #0
  405a2e:	e6bc      	b.n	4057aa <_malloc_r+0x29a>
  405a30:	f5b2 7faa 	cmp.w	r2, #340	; 0x154
  405a34:	d805      	bhi.n	405a42 <_malloc_r+0x532>
  405a36:	0bda      	lsrs	r2, r3, #15
  405a38:	f102 0178 	add.w	r1, r2, #120	; 0x78
  405a3c:	00c9      	lsls	r1, r1, #3
  405a3e:	3277      	adds	r2, #119	; 0x77
  405a40:	e720      	b.n	405884 <_malloc_r+0x374>
  405a42:	f240 5154 	movw	r1, #1364	; 0x554
  405a46:	428a      	cmp	r2, r1
  405a48:	d805      	bhi.n	405a56 <_malloc_r+0x546>
  405a4a:	0c9a      	lsrs	r2, r3, #18
  405a4c:	f102 017d 	add.w	r1, r2, #125	; 0x7d
  405a50:	00c9      	lsls	r1, r1, #3
  405a52:	327c      	adds	r2, #124	; 0x7c
  405a54:	e716      	b.n	405884 <_malloc_r+0x374>
  405a56:	f44f 717e 	mov.w	r1, #1016	; 0x3f8
  405a5a:	227e      	movs	r2, #126	; 0x7e
  405a5c:	e712      	b.n	405884 <_malloc_r+0x374>
  405a5e:	687b      	ldr	r3, [r7, #4]
  405a60:	e780      	b.n	405964 <_malloc_r+0x454>
  405a62:	08f0      	lsrs	r0, r6, #3
  405a64:	f106 0308 	add.w	r3, r6, #8
  405a68:	e600      	b.n	40566c <_malloc_r+0x15c>
  405a6a:	bf00      	nop
  405a6c:	2040c390 	.word	0x2040c390

00405a70 <__ascii_mbtowc>:
  405a70:	b082      	sub	sp, #8
  405a72:	b149      	cbz	r1, 405a88 <__ascii_mbtowc+0x18>
  405a74:	b15a      	cbz	r2, 405a8e <__ascii_mbtowc+0x1e>
  405a76:	b16b      	cbz	r3, 405a94 <__ascii_mbtowc+0x24>
  405a78:	7813      	ldrb	r3, [r2, #0]
  405a7a:	600b      	str	r3, [r1, #0]
  405a7c:	7812      	ldrb	r2, [r2, #0]
  405a7e:	1c10      	adds	r0, r2, #0
  405a80:	bf18      	it	ne
  405a82:	2001      	movne	r0, #1
  405a84:	b002      	add	sp, #8
  405a86:	4770      	bx	lr
  405a88:	a901      	add	r1, sp, #4
  405a8a:	2a00      	cmp	r2, #0
  405a8c:	d1f3      	bne.n	405a76 <__ascii_mbtowc+0x6>
  405a8e:	4610      	mov	r0, r2
  405a90:	b002      	add	sp, #8
  405a92:	4770      	bx	lr
  405a94:	f06f 0001 	mvn.w	r0, #1
  405a98:	e7f4      	b.n	405a84 <__ascii_mbtowc+0x14>
  405a9a:	bf00      	nop
  405a9c:	0000      	movs	r0, r0
	...

00405aa0 <memchr>:
  405aa0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
  405aa4:	2a10      	cmp	r2, #16
  405aa6:	db2b      	blt.n	405b00 <memchr+0x60>
  405aa8:	f010 0f07 	tst.w	r0, #7
  405aac:	d008      	beq.n	405ac0 <memchr+0x20>
  405aae:	f810 3b01 	ldrb.w	r3, [r0], #1
  405ab2:	3a01      	subs	r2, #1
  405ab4:	428b      	cmp	r3, r1
  405ab6:	d02d      	beq.n	405b14 <memchr+0x74>
  405ab8:	f010 0f07 	tst.w	r0, #7
  405abc:	b342      	cbz	r2, 405b10 <memchr+0x70>
  405abe:	d1f6      	bne.n	405aae <memchr+0xe>
  405ac0:	b4f0      	push	{r4, r5, r6, r7}
  405ac2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
  405ac6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
  405aca:	f022 0407 	bic.w	r4, r2, #7
  405ace:	f07f 0700 	mvns.w	r7, #0
  405ad2:	2300      	movs	r3, #0
  405ad4:	e8f0 5602 	ldrd	r5, r6, [r0], #8
  405ad8:	3c08      	subs	r4, #8
  405ada:	ea85 0501 	eor.w	r5, r5, r1
  405ade:	ea86 0601 	eor.w	r6, r6, r1
  405ae2:	fa85 f547 	uadd8	r5, r5, r7
  405ae6:	faa3 f587 	sel	r5, r3, r7
  405aea:	fa86 f647 	uadd8	r6, r6, r7
  405aee:	faa5 f687 	sel	r6, r5, r7
  405af2:	b98e      	cbnz	r6, 405b18 <memchr+0x78>
  405af4:	d1ee      	bne.n	405ad4 <memchr+0x34>
  405af6:	bcf0      	pop	{r4, r5, r6, r7}
  405af8:	f001 01ff 	and.w	r1, r1, #255	; 0xff
  405afc:	f002 0207 	and.w	r2, r2, #7
  405b00:	b132      	cbz	r2, 405b10 <memchr+0x70>
  405b02:	f810 3b01 	ldrb.w	r3, [r0], #1
  405b06:	3a01      	subs	r2, #1
  405b08:	ea83 0301 	eor.w	r3, r3, r1
  405b0c:	b113      	cbz	r3, 405b14 <memchr+0x74>
  405b0e:	d1f8      	bne.n	405b02 <memchr+0x62>
  405b10:	2000      	movs	r0, #0
  405b12:	4770      	bx	lr
  405b14:	3801      	subs	r0, #1
  405b16:	4770      	bx	lr
  405b18:	2d00      	cmp	r5, #0
  405b1a:	bf06      	itte	eq
  405b1c:	4635      	moveq	r5, r6
  405b1e:	3803      	subeq	r0, #3
  405b20:	3807      	subne	r0, #7
  405b22:	f015 0f01 	tst.w	r5, #1
  405b26:	d107      	bne.n	405b38 <memchr+0x98>
  405b28:	3001      	adds	r0, #1
  405b2a:	f415 7f80 	tst.w	r5, #256	; 0x100
  405b2e:	bf02      	ittt	eq
  405b30:	3001      	addeq	r0, #1
  405b32:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
  405b36:	3001      	addeq	r0, #1
  405b38:	bcf0      	pop	{r4, r5, r6, r7}
  405b3a:	3801      	subs	r0, #1
  405b3c:	4770      	bx	lr
  405b3e:	bf00      	nop

00405b40 <memmove>:
  405b40:	4288      	cmp	r0, r1
  405b42:	b5f0      	push	{r4, r5, r6, r7, lr}
  405b44:	d90d      	bls.n	405b62 <memmove+0x22>
  405b46:	188b      	adds	r3, r1, r2
  405b48:	4298      	cmp	r0, r3
  405b4a:	d20a      	bcs.n	405b62 <memmove+0x22>
  405b4c:	1884      	adds	r4, r0, r2
  405b4e:	2a00      	cmp	r2, #0
  405b50:	d051      	beq.n	405bf6 <memmove+0xb6>
  405b52:	4622      	mov	r2, r4
  405b54:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
  405b58:	f802 4d01 	strb.w	r4, [r2, #-1]!
  405b5c:	4299      	cmp	r1, r3
  405b5e:	d1f9      	bne.n	405b54 <memmove+0x14>
  405b60:	bdf0      	pop	{r4, r5, r6, r7, pc}
  405b62:	2a0f      	cmp	r2, #15
  405b64:	d948      	bls.n	405bf8 <memmove+0xb8>
  405b66:	ea41 0300 	orr.w	r3, r1, r0
  405b6a:	079b      	lsls	r3, r3, #30
  405b6c:	d146      	bne.n	405bfc <memmove+0xbc>
  405b6e:	f100 0410 	add.w	r4, r0, #16
  405b72:	f101 0310 	add.w	r3, r1, #16
  405b76:	4615      	mov	r5, r2
  405b78:	f853 6c10 	ldr.w	r6, [r3, #-16]
  405b7c:	f844 6c10 	str.w	r6, [r4, #-16]
  405b80:	f853 6c0c 	ldr.w	r6, [r3, #-12]
  405b84:	f844 6c0c 	str.w	r6, [r4, #-12]
  405b88:	f853 6c08 	ldr.w	r6, [r3, #-8]
  405b8c:	f844 6c08 	str.w	r6, [r4, #-8]
  405b90:	3d10      	subs	r5, #16
  405b92:	f853 6c04 	ldr.w	r6, [r3, #-4]
  405b96:	f844 6c04 	str.w	r6, [r4, #-4]
  405b9a:	2d0f      	cmp	r5, #15
  405b9c:	f103 0310 	add.w	r3, r3, #16
  405ba0:	f104 0410 	add.w	r4, r4, #16
  405ba4:	d8e8      	bhi.n	405b78 <memmove+0x38>
  405ba6:	f1a2 0310 	sub.w	r3, r2, #16
  405baa:	f023 030f 	bic.w	r3, r3, #15
  405bae:	f002 0e0f 	and.w	lr, r2, #15
  405bb2:	3310      	adds	r3, #16
  405bb4:	f1be 0f03 	cmp.w	lr, #3
  405bb8:	4419      	add	r1, r3
  405bba:	4403      	add	r3, r0
  405bbc:	d921      	bls.n	405c02 <memmove+0xc2>
  405bbe:	1f1e      	subs	r6, r3, #4
  405bc0:	460d      	mov	r5, r1
  405bc2:	4674      	mov	r4, lr
  405bc4:	3c04      	subs	r4, #4
  405bc6:	f855 7b04 	ldr.w	r7, [r5], #4
  405bca:	f846 7f04 	str.w	r7, [r6, #4]!
  405bce:	2c03      	cmp	r4, #3
  405bd0:	d8f8      	bhi.n	405bc4 <memmove+0x84>
  405bd2:	f1ae 0404 	sub.w	r4, lr, #4
  405bd6:	f024 0403 	bic.w	r4, r4, #3
  405bda:	3404      	adds	r4, #4
  405bdc:	4421      	add	r1, r4
  405bde:	4423      	add	r3, r4
  405be0:	f002 0203 	and.w	r2, r2, #3
  405be4:	b162      	cbz	r2, 405c00 <memmove+0xc0>
  405be6:	3b01      	subs	r3, #1
  405be8:	440a      	add	r2, r1
  405bea:	f811 4b01 	ldrb.w	r4, [r1], #1
  405bee:	f803 4f01 	strb.w	r4, [r3, #1]!
  405bf2:	428a      	cmp	r2, r1
  405bf4:	d1f9      	bne.n	405bea <memmove+0xaa>
  405bf6:	bdf0      	pop	{r4, r5, r6, r7, pc}
  405bf8:	4603      	mov	r3, r0
  405bfa:	e7f3      	b.n	405be4 <memmove+0xa4>
  405bfc:	4603      	mov	r3, r0
  405bfe:	e7f2      	b.n	405be6 <memmove+0xa6>
  405c00:	bdf0      	pop	{r4, r5, r6, r7, pc}
  405c02:	4672      	mov	r2, lr
  405c04:	e7ee      	b.n	405be4 <memmove+0xa4>
  405c06:	bf00      	nop

00405c08 <__malloc_lock>:
  405c08:	4801      	ldr	r0, [pc, #4]	; (405c10 <__malloc_lock+0x8>)
  405c0a:	f7ff bbfd 	b.w	405408 <__retarget_lock_acquire_recursive>
  405c0e:	bf00      	nop
  405c10:	2040c468 	.word	0x2040c468

00405c14 <__malloc_unlock>:
  405c14:	4801      	ldr	r0, [pc, #4]	; (405c1c <__malloc_unlock+0x8>)
  405c16:	f7ff bbf9 	b.w	40540c <__retarget_lock_release_recursive>
  405c1a:	bf00      	nop
  405c1c:	2040c468 	.word	0x2040c468

00405c20 <_realloc_r>:
  405c20:	2900      	cmp	r1, #0
  405c22:	f000 8095 	beq.w	405d50 <_realloc_r+0x130>
  405c26:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  405c2a:	460d      	mov	r5, r1
  405c2c:	4616      	mov	r6, r2
  405c2e:	b083      	sub	sp, #12
  405c30:	4680      	mov	r8, r0
  405c32:	f106 070b 	add.w	r7, r6, #11
  405c36:	f7ff ffe7 	bl	405c08 <__malloc_lock>
  405c3a:	f855 ec04 	ldr.w	lr, [r5, #-4]
  405c3e:	2f16      	cmp	r7, #22
  405c40:	f02e 0403 	bic.w	r4, lr, #3
  405c44:	f1a5 0908 	sub.w	r9, r5, #8
  405c48:	d83c      	bhi.n	405cc4 <_realloc_r+0xa4>
  405c4a:	2210      	movs	r2, #16
  405c4c:	4617      	mov	r7, r2
  405c4e:	42be      	cmp	r6, r7
  405c50:	d83d      	bhi.n	405cce <_realloc_r+0xae>
  405c52:	4294      	cmp	r4, r2
  405c54:	da43      	bge.n	405cde <_realloc_r+0xbe>
  405c56:	4bc4      	ldr	r3, [pc, #784]	; (405f68 <_realloc_r+0x348>)
  405c58:	6899      	ldr	r1, [r3, #8]
  405c5a:	eb09 0004 	add.w	r0, r9, r4
  405c5e:	4288      	cmp	r0, r1
  405c60:	f000 80b4 	beq.w	405dcc <_realloc_r+0x1ac>
  405c64:	6843      	ldr	r3, [r0, #4]
  405c66:	f023 0101 	bic.w	r1, r3, #1
  405c6a:	4401      	add	r1, r0
  405c6c:	6849      	ldr	r1, [r1, #4]
  405c6e:	07c9      	lsls	r1, r1, #31
  405c70:	d54c      	bpl.n	405d0c <_realloc_r+0xec>
  405c72:	f01e 0f01 	tst.w	lr, #1
  405c76:	f000 809b 	beq.w	405db0 <_realloc_r+0x190>
  405c7a:	4631      	mov	r1, r6
  405c7c:	4640      	mov	r0, r8
  405c7e:	f7ff fc47 	bl	405510 <_malloc_r>
  405c82:	4606      	mov	r6, r0
  405c84:	2800      	cmp	r0, #0
  405c86:	d03a      	beq.n	405cfe <_realloc_r+0xde>
  405c88:	f855 3c04 	ldr.w	r3, [r5, #-4]
  405c8c:	f023 0301 	bic.w	r3, r3, #1
  405c90:	444b      	add	r3, r9
  405c92:	f1a0 0208 	sub.w	r2, r0, #8
  405c96:	429a      	cmp	r2, r3
  405c98:	f000 8121 	beq.w	405ede <_realloc_r+0x2be>
  405c9c:	1f22      	subs	r2, r4, #4
  405c9e:	2a24      	cmp	r2, #36	; 0x24
  405ca0:	f200 8107 	bhi.w	405eb2 <_realloc_r+0x292>
  405ca4:	2a13      	cmp	r2, #19
  405ca6:	f200 80db 	bhi.w	405e60 <_realloc_r+0x240>
  405caa:	4603      	mov	r3, r0
  405cac:	462a      	mov	r2, r5
  405cae:	6811      	ldr	r1, [r2, #0]
  405cb0:	6019      	str	r1, [r3, #0]
  405cb2:	6851      	ldr	r1, [r2, #4]
  405cb4:	6059      	str	r1, [r3, #4]
  405cb6:	6892      	ldr	r2, [r2, #8]
  405cb8:	609a      	str	r2, [r3, #8]
  405cba:	4629      	mov	r1, r5
  405cbc:	4640      	mov	r0, r8
  405cbe:	f7ff f909 	bl	404ed4 <_free_r>
  405cc2:	e01c      	b.n	405cfe <_realloc_r+0xde>
  405cc4:	f027 0707 	bic.w	r7, r7, #7
  405cc8:	2f00      	cmp	r7, #0
  405cca:	463a      	mov	r2, r7
  405ccc:	dabf      	bge.n	405c4e <_realloc_r+0x2e>
  405cce:	2600      	movs	r6, #0
  405cd0:	230c      	movs	r3, #12
  405cd2:	4630      	mov	r0, r6
  405cd4:	f8c8 3000 	str.w	r3, [r8]
  405cd8:	b003      	add	sp, #12
  405cda:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  405cde:	462e      	mov	r6, r5
  405ce0:	1be3      	subs	r3, r4, r7
  405ce2:	2b0f      	cmp	r3, #15
  405ce4:	d81e      	bhi.n	405d24 <_realloc_r+0x104>
  405ce6:	f8d9 3004 	ldr.w	r3, [r9, #4]
  405cea:	f003 0301 	and.w	r3, r3, #1
  405cee:	4323      	orrs	r3, r4
  405cf0:	444c      	add	r4, r9
  405cf2:	f8c9 3004 	str.w	r3, [r9, #4]
  405cf6:	6863      	ldr	r3, [r4, #4]
  405cf8:	f043 0301 	orr.w	r3, r3, #1
  405cfc:	6063      	str	r3, [r4, #4]
  405cfe:	4640      	mov	r0, r8
  405d00:	f7ff ff88 	bl	405c14 <__malloc_unlock>
  405d04:	4630      	mov	r0, r6
  405d06:	b003      	add	sp, #12
  405d08:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  405d0c:	f023 0303 	bic.w	r3, r3, #3
  405d10:	18e1      	adds	r1, r4, r3
  405d12:	4291      	cmp	r1, r2
  405d14:	db1f      	blt.n	405d56 <_realloc_r+0x136>
  405d16:	68c3      	ldr	r3, [r0, #12]
  405d18:	6882      	ldr	r2, [r0, #8]
  405d1a:	462e      	mov	r6, r5
  405d1c:	60d3      	str	r3, [r2, #12]
  405d1e:	460c      	mov	r4, r1
  405d20:	609a      	str	r2, [r3, #8]
  405d22:	e7dd      	b.n	405ce0 <_realloc_r+0xc0>
  405d24:	f8d9 2004 	ldr.w	r2, [r9, #4]
  405d28:	eb09 0107 	add.w	r1, r9, r7
  405d2c:	f002 0201 	and.w	r2, r2, #1
  405d30:	444c      	add	r4, r9
  405d32:	f043 0301 	orr.w	r3, r3, #1
  405d36:	4317      	orrs	r7, r2
  405d38:	f8c9 7004 	str.w	r7, [r9, #4]
  405d3c:	604b      	str	r3, [r1, #4]
  405d3e:	6863      	ldr	r3, [r4, #4]
  405d40:	f043 0301 	orr.w	r3, r3, #1
  405d44:	3108      	adds	r1, #8
  405d46:	6063      	str	r3, [r4, #4]
  405d48:	4640      	mov	r0, r8
  405d4a:	f7ff f8c3 	bl	404ed4 <_free_r>
  405d4e:	e7d6      	b.n	405cfe <_realloc_r+0xde>
  405d50:	4611      	mov	r1, r2
  405d52:	f7ff bbdd 	b.w	405510 <_malloc_r>
  405d56:	f01e 0f01 	tst.w	lr, #1
  405d5a:	d18e      	bne.n	405c7a <_realloc_r+0x5a>
  405d5c:	f855 1c08 	ldr.w	r1, [r5, #-8]
  405d60:	eba9 0a01 	sub.w	sl, r9, r1
  405d64:	f8da 1004 	ldr.w	r1, [sl, #4]
  405d68:	f021 0103 	bic.w	r1, r1, #3
  405d6c:	440b      	add	r3, r1
  405d6e:	4423      	add	r3, r4
  405d70:	4293      	cmp	r3, r2
  405d72:	db25      	blt.n	405dc0 <_realloc_r+0x1a0>
  405d74:	68c2      	ldr	r2, [r0, #12]
  405d76:	6881      	ldr	r1, [r0, #8]
  405d78:	4656      	mov	r6, sl
  405d7a:	60ca      	str	r2, [r1, #12]
  405d7c:	6091      	str	r1, [r2, #8]
  405d7e:	f8da 100c 	ldr.w	r1, [sl, #12]
  405d82:	f856 0f08 	ldr.w	r0, [r6, #8]!
  405d86:	1f22      	subs	r2, r4, #4
  405d88:	2a24      	cmp	r2, #36	; 0x24
  405d8a:	60c1      	str	r1, [r0, #12]
  405d8c:	6088      	str	r0, [r1, #8]
  405d8e:	f200 8094 	bhi.w	405eba <_realloc_r+0x29a>
  405d92:	2a13      	cmp	r2, #19
  405d94:	d96f      	bls.n	405e76 <_realloc_r+0x256>
  405d96:	6829      	ldr	r1, [r5, #0]
  405d98:	f8ca 1008 	str.w	r1, [sl, #8]
  405d9c:	6869      	ldr	r1, [r5, #4]
  405d9e:	f8ca 100c 	str.w	r1, [sl, #12]
  405da2:	2a1b      	cmp	r2, #27
  405da4:	f200 80a2 	bhi.w	405eec <_realloc_r+0x2cc>
  405da8:	3508      	adds	r5, #8
  405daa:	f10a 0210 	add.w	r2, sl, #16
  405dae:	e063      	b.n	405e78 <_realloc_r+0x258>
  405db0:	f855 3c08 	ldr.w	r3, [r5, #-8]
  405db4:	eba9 0a03 	sub.w	sl, r9, r3
  405db8:	f8da 1004 	ldr.w	r1, [sl, #4]
  405dbc:	f021 0103 	bic.w	r1, r1, #3
  405dc0:	1863      	adds	r3, r4, r1
  405dc2:	4293      	cmp	r3, r2
  405dc4:	f6ff af59 	blt.w	405c7a <_realloc_r+0x5a>
  405dc8:	4656      	mov	r6, sl
  405dca:	e7d8      	b.n	405d7e <_realloc_r+0x15e>
  405dcc:	6841      	ldr	r1, [r0, #4]
  405dce:	f021 0b03 	bic.w	fp, r1, #3
  405dd2:	44a3      	add	fp, r4
  405dd4:	f107 0010 	add.w	r0, r7, #16
  405dd8:	4583      	cmp	fp, r0
  405dda:	da56      	bge.n	405e8a <_realloc_r+0x26a>
  405ddc:	f01e 0f01 	tst.w	lr, #1
  405de0:	f47f af4b 	bne.w	405c7a <_realloc_r+0x5a>
  405de4:	f855 1c08 	ldr.w	r1, [r5, #-8]
  405de8:	eba9 0a01 	sub.w	sl, r9, r1
  405dec:	f8da 1004 	ldr.w	r1, [sl, #4]
  405df0:	f021 0103 	bic.w	r1, r1, #3
  405df4:	448b      	add	fp, r1
  405df6:	4558      	cmp	r0, fp
  405df8:	dce2      	bgt.n	405dc0 <_realloc_r+0x1a0>
  405dfa:	4656      	mov	r6, sl
  405dfc:	f8da 100c 	ldr.w	r1, [sl, #12]
  405e00:	f856 0f08 	ldr.w	r0, [r6, #8]!
  405e04:	1f22      	subs	r2, r4, #4
  405e06:	2a24      	cmp	r2, #36	; 0x24
  405e08:	60c1      	str	r1, [r0, #12]
  405e0a:	6088      	str	r0, [r1, #8]
  405e0c:	f200 808f 	bhi.w	405f2e <_realloc_r+0x30e>
  405e10:	2a13      	cmp	r2, #19
  405e12:	f240 808a 	bls.w	405f2a <_realloc_r+0x30a>
  405e16:	6829      	ldr	r1, [r5, #0]
  405e18:	f8ca 1008 	str.w	r1, [sl, #8]
  405e1c:	6869      	ldr	r1, [r5, #4]
  405e1e:	f8ca 100c 	str.w	r1, [sl, #12]
  405e22:	2a1b      	cmp	r2, #27
  405e24:	f200 808a 	bhi.w	405f3c <_realloc_r+0x31c>
  405e28:	3508      	adds	r5, #8
  405e2a:	f10a 0210 	add.w	r2, sl, #16
  405e2e:	6829      	ldr	r1, [r5, #0]
  405e30:	6011      	str	r1, [r2, #0]
  405e32:	6869      	ldr	r1, [r5, #4]
  405e34:	6051      	str	r1, [r2, #4]
  405e36:	68a9      	ldr	r1, [r5, #8]
  405e38:	6091      	str	r1, [r2, #8]
  405e3a:	eb0a 0107 	add.w	r1, sl, r7
  405e3e:	ebab 0207 	sub.w	r2, fp, r7
  405e42:	f042 0201 	orr.w	r2, r2, #1
  405e46:	6099      	str	r1, [r3, #8]
  405e48:	604a      	str	r2, [r1, #4]
  405e4a:	f8da 3004 	ldr.w	r3, [sl, #4]
  405e4e:	f003 0301 	and.w	r3, r3, #1
  405e52:	431f      	orrs	r7, r3
  405e54:	4640      	mov	r0, r8
  405e56:	f8ca 7004 	str.w	r7, [sl, #4]
  405e5a:	f7ff fedb 	bl	405c14 <__malloc_unlock>
  405e5e:	e751      	b.n	405d04 <_realloc_r+0xe4>
  405e60:	682b      	ldr	r3, [r5, #0]
  405e62:	6003      	str	r3, [r0, #0]
  405e64:	686b      	ldr	r3, [r5, #4]
  405e66:	6043      	str	r3, [r0, #4]
  405e68:	2a1b      	cmp	r2, #27
  405e6a:	d82d      	bhi.n	405ec8 <_realloc_r+0x2a8>
  405e6c:	f100 0308 	add.w	r3, r0, #8
  405e70:	f105 0208 	add.w	r2, r5, #8
  405e74:	e71b      	b.n	405cae <_realloc_r+0x8e>
  405e76:	4632      	mov	r2, r6
  405e78:	6829      	ldr	r1, [r5, #0]
  405e7a:	6011      	str	r1, [r2, #0]
  405e7c:	6869      	ldr	r1, [r5, #4]
  405e7e:	6051      	str	r1, [r2, #4]
  405e80:	68a9      	ldr	r1, [r5, #8]
  405e82:	6091      	str	r1, [r2, #8]
  405e84:	461c      	mov	r4, r3
  405e86:	46d1      	mov	r9, sl
  405e88:	e72a      	b.n	405ce0 <_realloc_r+0xc0>
  405e8a:	eb09 0107 	add.w	r1, r9, r7
  405e8e:	ebab 0b07 	sub.w	fp, fp, r7
  405e92:	f04b 0201 	orr.w	r2, fp, #1
  405e96:	6099      	str	r1, [r3, #8]
  405e98:	604a      	str	r2, [r1, #4]
  405e9a:	f855 3c04 	ldr.w	r3, [r5, #-4]
  405e9e:	f003 0301 	and.w	r3, r3, #1
  405ea2:	431f      	orrs	r7, r3
  405ea4:	4640      	mov	r0, r8
  405ea6:	f845 7c04 	str.w	r7, [r5, #-4]
  405eaa:	f7ff feb3 	bl	405c14 <__malloc_unlock>
  405eae:	462e      	mov	r6, r5
  405eb0:	e728      	b.n	405d04 <_realloc_r+0xe4>
  405eb2:	4629      	mov	r1, r5
  405eb4:	f7ff fe44 	bl	405b40 <memmove>
  405eb8:	e6ff      	b.n	405cba <_realloc_r+0x9a>
  405eba:	4629      	mov	r1, r5
  405ebc:	4630      	mov	r0, r6
  405ebe:	461c      	mov	r4, r3
  405ec0:	46d1      	mov	r9, sl
  405ec2:	f7ff fe3d 	bl	405b40 <memmove>
  405ec6:	e70b      	b.n	405ce0 <_realloc_r+0xc0>
  405ec8:	68ab      	ldr	r3, [r5, #8]
  405eca:	6083      	str	r3, [r0, #8]
  405ecc:	68eb      	ldr	r3, [r5, #12]
  405ece:	60c3      	str	r3, [r0, #12]
  405ed0:	2a24      	cmp	r2, #36	; 0x24
  405ed2:	d017      	beq.n	405f04 <_realloc_r+0x2e4>
  405ed4:	f100 0310 	add.w	r3, r0, #16
  405ed8:	f105 0210 	add.w	r2, r5, #16
  405edc:	e6e7      	b.n	405cae <_realloc_r+0x8e>
  405ede:	f850 3c04 	ldr.w	r3, [r0, #-4]
  405ee2:	f023 0303 	bic.w	r3, r3, #3
  405ee6:	441c      	add	r4, r3
  405ee8:	462e      	mov	r6, r5
  405eea:	e6f9      	b.n	405ce0 <_realloc_r+0xc0>
  405eec:	68a9      	ldr	r1, [r5, #8]
  405eee:	f8ca 1010 	str.w	r1, [sl, #16]
  405ef2:	68e9      	ldr	r1, [r5, #12]
  405ef4:	f8ca 1014 	str.w	r1, [sl, #20]
  405ef8:	2a24      	cmp	r2, #36	; 0x24
  405efa:	d00c      	beq.n	405f16 <_realloc_r+0x2f6>
  405efc:	3510      	adds	r5, #16
  405efe:	f10a 0218 	add.w	r2, sl, #24
  405f02:	e7b9      	b.n	405e78 <_realloc_r+0x258>
  405f04:	692b      	ldr	r3, [r5, #16]
  405f06:	6103      	str	r3, [r0, #16]
  405f08:	696b      	ldr	r3, [r5, #20]
  405f0a:	6143      	str	r3, [r0, #20]
  405f0c:	f105 0218 	add.w	r2, r5, #24
  405f10:	f100 0318 	add.w	r3, r0, #24
  405f14:	e6cb      	b.n	405cae <_realloc_r+0x8e>
  405f16:	692a      	ldr	r2, [r5, #16]
  405f18:	f8ca 2018 	str.w	r2, [sl, #24]
  405f1c:	696a      	ldr	r2, [r5, #20]
  405f1e:	f8ca 201c 	str.w	r2, [sl, #28]
  405f22:	3518      	adds	r5, #24
  405f24:	f10a 0220 	add.w	r2, sl, #32
  405f28:	e7a6      	b.n	405e78 <_realloc_r+0x258>
  405f2a:	4632      	mov	r2, r6
  405f2c:	e77f      	b.n	405e2e <_realloc_r+0x20e>
  405f2e:	4629      	mov	r1, r5
  405f30:	4630      	mov	r0, r6
  405f32:	9301      	str	r3, [sp, #4]
  405f34:	f7ff fe04 	bl	405b40 <memmove>
  405f38:	9b01      	ldr	r3, [sp, #4]
  405f3a:	e77e      	b.n	405e3a <_realloc_r+0x21a>
  405f3c:	68a9      	ldr	r1, [r5, #8]
  405f3e:	f8ca 1010 	str.w	r1, [sl, #16]
  405f42:	68e9      	ldr	r1, [r5, #12]
  405f44:	f8ca 1014 	str.w	r1, [sl, #20]
  405f48:	2a24      	cmp	r2, #36	; 0x24
  405f4a:	d003      	beq.n	405f54 <_realloc_r+0x334>
  405f4c:	3510      	adds	r5, #16
  405f4e:	f10a 0218 	add.w	r2, sl, #24
  405f52:	e76c      	b.n	405e2e <_realloc_r+0x20e>
  405f54:	692a      	ldr	r2, [r5, #16]
  405f56:	f8ca 2018 	str.w	r2, [sl, #24]
  405f5a:	696a      	ldr	r2, [r5, #20]
  405f5c:	f8ca 201c 	str.w	r2, [sl, #28]
  405f60:	3518      	adds	r5, #24
  405f62:	f10a 0220 	add.w	r2, sl, #32
  405f66:	e762      	b.n	405e2e <_realloc_r+0x20e>
  405f68:	204005a8 	.word	0x204005a8

00405f6c <_sbrk_r>:
  405f6c:	b538      	push	{r3, r4, r5, lr}
  405f6e:	4c07      	ldr	r4, [pc, #28]	; (405f8c <_sbrk_r+0x20>)
  405f70:	2300      	movs	r3, #0
  405f72:	4605      	mov	r5, r0
  405f74:	4608      	mov	r0, r1
  405f76:	6023      	str	r3, [r4, #0]
  405f78:	f7fc fb6a 	bl	402650 <_sbrk>
  405f7c:	1c43      	adds	r3, r0, #1
  405f7e:	d000      	beq.n	405f82 <_sbrk_r+0x16>
  405f80:	bd38      	pop	{r3, r4, r5, pc}
  405f82:	6823      	ldr	r3, [r4, #0]
  405f84:	2b00      	cmp	r3, #0
  405f86:	d0fb      	beq.n	405f80 <_sbrk_r+0x14>
  405f88:	602b      	str	r3, [r5, #0]
  405f8a:	bd38      	pop	{r3, r4, r5, pc}
  405f8c:	2040c47c 	.word	0x2040c47c

00405f90 <__sread>:
  405f90:	b510      	push	{r4, lr}
  405f92:	460c      	mov	r4, r1
  405f94:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
  405f98:	f000 f9f6 	bl	406388 <_read_r>
  405f9c:	2800      	cmp	r0, #0
  405f9e:	db03      	blt.n	405fa8 <__sread+0x18>
  405fa0:	6d23      	ldr	r3, [r4, #80]	; 0x50
  405fa2:	4403      	add	r3, r0
  405fa4:	6523      	str	r3, [r4, #80]	; 0x50
  405fa6:	bd10      	pop	{r4, pc}
  405fa8:	89a3      	ldrh	r3, [r4, #12]
  405faa:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
  405fae:	81a3      	strh	r3, [r4, #12]
  405fb0:	bd10      	pop	{r4, pc}
  405fb2:	bf00      	nop

00405fb4 <__swrite>:
  405fb4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  405fb8:	4616      	mov	r6, r2
  405fba:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
  405fbe:	461f      	mov	r7, r3
  405fc0:	05d3      	lsls	r3, r2, #23
  405fc2:	460c      	mov	r4, r1
  405fc4:	4605      	mov	r5, r0
  405fc6:	d507      	bpl.n	405fd8 <__swrite+0x24>
  405fc8:	2200      	movs	r2, #0
  405fca:	2302      	movs	r3, #2
  405fcc:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
  405fd0:	f000 f9c4 	bl	40635c <_lseek_r>
  405fd4:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
  405fd8:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
  405fdc:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
  405fe0:	81a2      	strh	r2, [r4, #12]
  405fe2:	463b      	mov	r3, r7
  405fe4:	4632      	mov	r2, r6
  405fe6:	4628      	mov	r0, r5
  405fe8:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
  405fec:	f000 b8a4 	b.w	406138 <_write_r>

00405ff0 <__sseek>:
  405ff0:	b510      	push	{r4, lr}
  405ff2:	460c      	mov	r4, r1
  405ff4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
  405ff8:	f000 f9b0 	bl	40635c <_lseek_r>
  405ffc:	89a3      	ldrh	r3, [r4, #12]
  405ffe:	1c42      	adds	r2, r0, #1
  406000:	bf0e      	itee	eq
  406002:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
  406006:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
  40600a:	6520      	strne	r0, [r4, #80]	; 0x50
  40600c:	81a3      	strh	r3, [r4, #12]
  40600e:	bd10      	pop	{r4, pc}

00406010 <__sclose>:
  406010:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
  406014:	f000 b908 	b.w	406228 <_close_r>

00406018 <__swbuf_r>:
  406018:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  40601a:	460d      	mov	r5, r1
  40601c:	4614      	mov	r4, r2
  40601e:	4606      	mov	r6, r0
  406020:	b110      	cbz	r0, 406028 <__swbuf_r+0x10>
  406022:	6b83      	ldr	r3, [r0, #56]	; 0x38
  406024:	2b00      	cmp	r3, #0
  406026:	d04b      	beq.n	4060c0 <__swbuf_r+0xa8>
  406028:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
  40602c:	69a3      	ldr	r3, [r4, #24]
  40602e:	60a3      	str	r3, [r4, #8]
  406030:	b291      	uxth	r1, r2
  406032:	0708      	lsls	r0, r1, #28
  406034:	d539      	bpl.n	4060aa <__swbuf_r+0x92>
  406036:	6923      	ldr	r3, [r4, #16]
  406038:	2b00      	cmp	r3, #0
  40603a:	d036      	beq.n	4060aa <__swbuf_r+0x92>
  40603c:	b2ed      	uxtb	r5, r5
  40603e:	0489      	lsls	r1, r1, #18
  406040:	462f      	mov	r7, r5
  406042:	d515      	bpl.n	406070 <__swbuf_r+0x58>
  406044:	6822      	ldr	r2, [r4, #0]
  406046:	6961      	ldr	r1, [r4, #20]
  406048:	1ad3      	subs	r3, r2, r3
  40604a:	428b      	cmp	r3, r1
  40604c:	da1c      	bge.n	406088 <__swbuf_r+0x70>
  40604e:	3301      	adds	r3, #1
  406050:	68a1      	ldr	r1, [r4, #8]
  406052:	1c50      	adds	r0, r2, #1
  406054:	3901      	subs	r1, #1
  406056:	60a1      	str	r1, [r4, #8]
  406058:	6020      	str	r0, [r4, #0]
  40605a:	7015      	strb	r5, [r2, #0]
  40605c:	6962      	ldr	r2, [r4, #20]
  40605e:	429a      	cmp	r2, r3
  406060:	d01a      	beq.n	406098 <__swbuf_r+0x80>
  406062:	89a3      	ldrh	r3, [r4, #12]
  406064:	07db      	lsls	r3, r3, #31
  406066:	d501      	bpl.n	40606c <__swbuf_r+0x54>
  406068:	2d0a      	cmp	r5, #10
  40606a:	d015      	beq.n	406098 <__swbuf_r+0x80>
  40606c:	4638      	mov	r0, r7
  40606e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  406070:	6e61      	ldr	r1, [r4, #100]	; 0x64
  406072:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
  406076:	f421 5100 	bic.w	r1, r1, #8192	; 0x2000
  40607a:	81a2      	strh	r2, [r4, #12]
  40607c:	6822      	ldr	r2, [r4, #0]
  40607e:	6661      	str	r1, [r4, #100]	; 0x64
  406080:	6961      	ldr	r1, [r4, #20]
  406082:	1ad3      	subs	r3, r2, r3
  406084:	428b      	cmp	r3, r1
  406086:	dbe2      	blt.n	40604e <__swbuf_r+0x36>
  406088:	4621      	mov	r1, r4
  40608a:	4630      	mov	r0, r6
  40608c:	f7fe fda4 	bl	404bd8 <_fflush_r>
  406090:	b940      	cbnz	r0, 4060a4 <__swbuf_r+0x8c>
  406092:	6822      	ldr	r2, [r4, #0]
  406094:	2301      	movs	r3, #1
  406096:	e7db      	b.n	406050 <__swbuf_r+0x38>
  406098:	4621      	mov	r1, r4
  40609a:	4630      	mov	r0, r6
  40609c:	f7fe fd9c 	bl	404bd8 <_fflush_r>
  4060a0:	2800      	cmp	r0, #0
  4060a2:	d0e3      	beq.n	40606c <__swbuf_r+0x54>
  4060a4:	f04f 37ff 	mov.w	r7, #4294967295
  4060a8:	e7e0      	b.n	40606c <__swbuf_r+0x54>
  4060aa:	4621      	mov	r1, r4
  4060ac:	4630      	mov	r0, r6
  4060ae:	f7fe fc7f 	bl	4049b0 <__swsetup_r>
  4060b2:	2800      	cmp	r0, #0
  4060b4:	d1f6      	bne.n	4060a4 <__swbuf_r+0x8c>
  4060b6:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
  4060ba:	6923      	ldr	r3, [r4, #16]
  4060bc:	b291      	uxth	r1, r2
  4060be:	e7bd      	b.n	40603c <__swbuf_r+0x24>
  4060c0:	f7fe fde2 	bl	404c88 <__sinit>
  4060c4:	e7b0      	b.n	406028 <__swbuf_r+0x10>
  4060c6:	bf00      	nop

004060c8 <_wcrtomb_r>:
  4060c8:	b5f0      	push	{r4, r5, r6, r7, lr}
  4060ca:	4606      	mov	r6, r0
  4060cc:	b085      	sub	sp, #20
  4060ce:	461f      	mov	r7, r3
  4060d0:	b189      	cbz	r1, 4060f6 <_wcrtomb_r+0x2e>
  4060d2:	4c10      	ldr	r4, [pc, #64]	; (406114 <_wcrtomb_r+0x4c>)
  4060d4:	4d10      	ldr	r5, [pc, #64]	; (406118 <_wcrtomb_r+0x50>)
  4060d6:	6824      	ldr	r4, [r4, #0]
  4060d8:	6b64      	ldr	r4, [r4, #52]	; 0x34
  4060da:	2c00      	cmp	r4, #0
  4060dc:	bf08      	it	eq
  4060de:	462c      	moveq	r4, r5
  4060e0:	f8d4 40e0 	ldr.w	r4, [r4, #224]	; 0xe0
  4060e4:	47a0      	blx	r4
  4060e6:	1c43      	adds	r3, r0, #1
  4060e8:	d103      	bne.n	4060f2 <_wcrtomb_r+0x2a>
  4060ea:	2200      	movs	r2, #0
  4060ec:	238a      	movs	r3, #138	; 0x8a
  4060ee:	603a      	str	r2, [r7, #0]
  4060f0:	6033      	str	r3, [r6, #0]
  4060f2:	b005      	add	sp, #20
  4060f4:	bdf0      	pop	{r4, r5, r6, r7, pc}
  4060f6:	460c      	mov	r4, r1
  4060f8:	4906      	ldr	r1, [pc, #24]	; (406114 <_wcrtomb_r+0x4c>)
  4060fa:	4a07      	ldr	r2, [pc, #28]	; (406118 <_wcrtomb_r+0x50>)
  4060fc:	6809      	ldr	r1, [r1, #0]
  4060fe:	6b49      	ldr	r1, [r1, #52]	; 0x34
  406100:	2900      	cmp	r1, #0
  406102:	bf08      	it	eq
  406104:	4611      	moveq	r1, r2
  406106:	4622      	mov	r2, r4
  406108:	f8d1 40e0 	ldr.w	r4, [r1, #224]	; 0xe0
  40610c:	a901      	add	r1, sp, #4
  40610e:	47a0      	blx	r4
  406110:	e7e9      	b.n	4060e6 <_wcrtomb_r+0x1e>
  406112:	bf00      	nop
  406114:	2040000c 	.word	0x2040000c
  406118:	2040043c 	.word	0x2040043c

0040611c <__ascii_wctomb>:
  40611c:	b121      	cbz	r1, 406128 <__ascii_wctomb+0xc>
  40611e:	2aff      	cmp	r2, #255	; 0xff
  406120:	d804      	bhi.n	40612c <__ascii_wctomb+0x10>
  406122:	700a      	strb	r2, [r1, #0]
  406124:	2001      	movs	r0, #1
  406126:	4770      	bx	lr
  406128:	4608      	mov	r0, r1
  40612a:	4770      	bx	lr
  40612c:	238a      	movs	r3, #138	; 0x8a
  40612e:	6003      	str	r3, [r0, #0]
  406130:	f04f 30ff 	mov.w	r0, #4294967295
  406134:	4770      	bx	lr
  406136:	bf00      	nop

00406138 <_write_r>:
  406138:	b570      	push	{r4, r5, r6, lr}
  40613a:	460d      	mov	r5, r1
  40613c:	4c08      	ldr	r4, [pc, #32]	; (406160 <_write_r+0x28>)
  40613e:	4611      	mov	r1, r2
  406140:	4606      	mov	r6, r0
  406142:	461a      	mov	r2, r3
  406144:	4628      	mov	r0, r5
  406146:	2300      	movs	r3, #0
  406148:	6023      	str	r3, [r4, #0]
  40614a:	f7fb fd53 	bl	401bf4 <_write>
  40614e:	1c43      	adds	r3, r0, #1
  406150:	d000      	beq.n	406154 <_write_r+0x1c>
  406152:	bd70      	pop	{r4, r5, r6, pc}
  406154:	6823      	ldr	r3, [r4, #0]
  406156:	2b00      	cmp	r3, #0
  406158:	d0fb      	beq.n	406152 <_write_r+0x1a>
  40615a:	6033      	str	r3, [r6, #0]
  40615c:	bd70      	pop	{r4, r5, r6, pc}
  40615e:	bf00      	nop
  406160:	2040c47c 	.word	0x2040c47c

00406164 <__register_exitproc>:
  406164:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  406168:	4d2c      	ldr	r5, [pc, #176]	; (40621c <__register_exitproc+0xb8>)
  40616a:	4606      	mov	r6, r0
  40616c:	6828      	ldr	r0, [r5, #0]
  40616e:	4698      	mov	r8, r3
  406170:	460f      	mov	r7, r1
  406172:	4691      	mov	r9, r2
  406174:	f7ff f948 	bl	405408 <__retarget_lock_acquire_recursive>
  406178:	4b29      	ldr	r3, [pc, #164]	; (406220 <__register_exitproc+0xbc>)
  40617a:	681c      	ldr	r4, [r3, #0]
  40617c:	f8d4 3148 	ldr.w	r3, [r4, #328]	; 0x148
  406180:	2b00      	cmp	r3, #0
  406182:	d03e      	beq.n	406202 <__register_exitproc+0x9e>
  406184:	685a      	ldr	r2, [r3, #4]
  406186:	2a1f      	cmp	r2, #31
  406188:	dc1c      	bgt.n	4061c4 <__register_exitproc+0x60>
  40618a:	f102 0e01 	add.w	lr, r2, #1
  40618e:	b176      	cbz	r6, 4061ae <__register_exitproc+0x4a>
  406190:	eb03 0182 	add.w	r1, r3, r2, lsl #2
  406194:	2401      	movs	r4, #1
  406196:	f8c1 9088 	str.w	r9, [r1, #136]	; 0x88
  40619a:	f8d3 0188 	ldr.w	r0, [r3, #392]	; 0x188
  40619e:	4094      	lsls	r4, r2
  4061a0:	4320      	orrs	r0, r4
  4061a2:	2e02      	cmp	r6, #2
  4061a4:	f8c3 0188 	str.w	r0, [r3, #392]	; 0x188
  4061a8:	f8c1 8108 	str.w	r8, [r1, #264]	; 0x108
  4061ac:	d023      	beq.n	4061f6 <__register_exitproc+0x92>
  4061ae:	3202      	adds	r2, #2
  4061b0:	f8c3 e004 	str.w	lr, [r3, #4]
  4061b4:	6828      	ldr	r0, [r5, #0]
  4061b6:	f843 7022 	str.w	r7, [r3, r2, lsl #2]
  4061ba:	f7ff f927 	bl	40540c <__retarget_lock_release_recursive>
  4061be:	2000      	movs	r0, #0
  4061c0:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  4061c4:	4b17      	ldr	r3, [pc, #92]	; (406224 <__register_exitproc+0xc0>)
  4061c6:	b30b      	cbz	r3, 40620c <__register_exitproc+0xa8>
  4061c8:	f44f 70c8 	mov.w	r0, #400	; 0x190
  4061cc:	f7ff f998 	bl	405500 <malloc>
  4061d0:	4603      	mov	r3, r0
  4061d2:	b1d8      	cbz	r0, 40620c <__register_exitproc+0xa8>
  4061d4:	f8d4 2148 	ldr.w	r2, [r4, #328]	; 0x148
  4061d8:	6002      	str	r2, [r0, #0]
  4061da:	2100      	movs	r1, #0
  4061dc:	6041      	str	r1, [r0, #4]
  4061de:	460a      	mov	r2, r1
  4061e0:	f8c4 0148 	str.w	r0, [r4, #328]	; 0x148
  4061e4:	f04f 0e01 	mov.w	lr, #1
  4061e8:	f8c0 1188 	str.w	r1, [r0, #392]	; 0x188
  4061ec:	f8c0 118c 	str.w	r1, [r0, #396]	; 0x18c
  4061f0:	2e00      	cmp	r6, #0
  4061f2:	d0dc      	beq.n	4061ae <__register_exitproc+0x4a>
  4061f4:	e7cc      	b.n	406190 <__register_exitproc+0x2c>
  4061f6:	f8d3 118c 	ldr.w	r1, [r3, #396]	; 0x18c
  4061fa:	430c      	orrs	r4, r1
  4061fc:	f8c3 418c 	str.w	r4, [r3, #396]	; 0x18c
  406200:	e7d5      	b.n	4061ae <__register_exitproc+0x4a>
  406202:	f504 73a6 	add.w	r3, r4, #332	; 0x14c
  406206:	f8c4 3148 	str.w	r3, [r4, #328]	; 0x148
  40620a:	e7bb      	b.n	406184 <__register_exitproc+0x20>
  40620c:	6828      	ldr	r0, [r5, #0]
  40620e:	f7ff f8fd 	bl	40540c <__retarget_lock_release_recursive>
  406212:	f04f 30ff 	mov.w	r0, #4294967295
  406216:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  40621a:	bf00      	nop
  40621c:	20400438 	.word	0x20400438
  406220:	004066cc 	.word	0x004066cc
  406224:	00405501 	.word	0x00405501

00406228 <_close_r>:
  406228:	b538      	push	{r3, r4, r5, lr}
  40622a:	4c07      	ldr	r4, [pc, #28]	; (406248 <_close_r+0x20>)
  40622c:	2300      	movs	r3, #0
  40622e:	4605      	mov	r5, r0
  406230:	4608      	mov	r0, r1
  406232:	6023      	str	r3, [r4, #0]
  406234:	f7fc fa28 	bl	402688 <_close>
  406238:	1c43      	adds	r3, r0, #1
  40623a:	d000      	beq.n	40623e <_close_r+0x16>
  40623c:	bd38      	pop	{r3, r4, r5, pc}
  40623e:	6823      	ldr	r3, [r4, #0]
  406240:	2b00      	cmp	r3, #0
  406242:	d0fb      	beq.n	40623c <_close_r+0x14>
  406244:	602b      	str	r3, [r5, #0]
  406246:	bd38      	pop	{r3, r4, r5, pc}
  406248:	2040c47c 	.word	0x2040c47c

0040624c <_fclose_r>:
  40624c:	b570      	push	{r4, r5, r6, lr}
  40624e:	b159      	cbz	r1, 406268 <_fclose_r+0x1c>
  406250:	4605      	mov	r5, r0
  406252:	460c      	mov	r4, r1
  406254:	b110      	cbz	r0, 40625c <_fclose_r+0x10>
  406256:	6b83      	ldr	r3, [r0, #56]	; 0x38
  406258:	2b00      	cmp	r3, #0
  40625a:	d03c      	beq.n	4062d6 <_fclose_r+0x8a>
  40625c:	6e63      	ldr	r3, [r4, #100]	; 0x64
  40625e:	07d8      	lsls	r0, r3, #31
  406260:	d505      	bpl.n	40626e <_fclose_r+0x22>
  406262:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  406266:	b92b      	cbnz	r3, 406274 <_fclose_r+0x28>
  406268:	2600      	movs	r6, #0
  40626a:	4630      	mov	r0, r6
  40626c:	bd70      	pop	{r4, r5, r6, pc}
  40626e:	89a3      	ldrh	r3, [r4, #12]
  406270:	0599      	lsls	r1, r3, #22
  406272:	d53c      	bpl.n	4062ee <_fclose_r+0xa2>
  406274:	4621      	mov	r1, r4
  406276:	4628      	mov	r0, r5
  406278:	f7fe fc0e 	bl	404a98 <__sflush_r>
  40627c:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
  40627e:	4606      	mov	r6, r0
  406280:	b133      	cbz	r3, 406290 <_fclose_r+0x44>
  406282:	69e1      	ldr	r1, [r4, #28]
  406284:	4628      	mov	r0, r5
  406286:	4798      	blx	r3
  406288:	2800      	cmp	r0, #0
  40628a:	bfb8      	it	lt
  40628c:	f04f 36ff 	movlt.w	r6, #4294967295
  406290:	89a3      	ldrh	r3, [r4, #12]
  406292:	061a      	lsls	r2, r3, #24
  406294:	d422      	bmi.n	4062dc <_fclose_r+0x90>
  406296:	6b21      	ldr	r1, [r4, #48]	; 0x30
  406298:	b141      	cbz	r1, 4062ac <_fclose_r+0x60>
  40629a:	f104 0340 	add.w	r3, r4, #64	; 0x40
  40629e:	4299      	cmp	r1, r3
  4062a0:	d002      	beq.n	4062a8 <_fclose_r+0x5c>
  4062a2:	4628      	mov	r0, r5
  4062a4:	f7fe fe16 	bl	404ed4 <_free_r>
  4062a8:	2300      	movs	r3, #0
  4062aa:	6323      	str	r3, [r4, #48]	; 0x30
  4062ac:	6c61      	ldr	r1, [r4, #68]	; 0x44
  4062ae:	b121      	cbz	r1, 4062ba <_fclose_r+0x6e>
  4062b0:	4628      	mov	r0, r5
  4062b2:	f7fe fe0f 	bl	404ed4 <_free_r>
  4062b6:	2300      	movs	r3, #0
  4062b8:	6463      	str	r3, [r4, #68]	; 0x44
  4062ba:	f7fe fd11 	bl	404ce0 <__sfp_lock_acquire>
  4062be:	6e63      	ldr	r3, [r4, #100]	; 0x64
  4062c0:	2200      	movs	r2, #0
  4062c2:	07db      	lsls	r3, r3, #31
  4062c4:	81a2      	strh	r2, [r4, #12]
  4062c6:	d50e      	bpl.n	4062e6 <_fclose_r+0x9a>
  4062c8:	6da0      	ldr	r0, [r4, #88]	; 0x58
  4062ca:	f7ff f89b 	bl	405404 <__retarget_lock_close_recursive>
  4062ce:	f7fe fd0d 	bl	404cec <__sfp_lock_release>
  4062d2:	4630      	mov	r0, r6
  4062d4:	bd70      	pop	{r4, r5, r6, pc}
  4062d6:	f7fe fcd7 	bl	404c88 <__sinit>
  4062da:	e7bf      	b.n	40625c <_fclose_r+0x10>
  4062dc:	6921      	ldr	r1, [r4, #16]
  4062de:	4628      	mov	r0, r5
  4062e0:	f7fe fdf8 	bl	404ed4 <_free_r>
  4062e4:	e7d7      	b.n	406296 <_fclose_r+0x4a>
  4062e6:	6da0      	ldr	r0, [r4, #88]	; 0x58
  4062e8:	f7ff f890 	bl	40540c <__retarget_lock_release_recursive>
  4062ec:	e7ec      	b.n	4062c8 <_fclose_r+0x7c>
  4062ee:	6da0      	ldr	r0, [r4, #88]	; 0x58
  4062f0:	f7ff f88a 	bl	405408 <__retarget_lock_acquire_recursive>
  4062f4:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  4062f8:	2b00      	cmp	r3, #0
  4062fa:	d1bb      	bne.n	406274 <_fclose_r+0x28>
  4062fc:	6e66      	ldr	r6, [r4, #100]	; 0x64
  4062fe:	f016 0601 	ands.w	r6, r6, #1
  406302:	d1b1      	bne.n	406268 <_fclose_r+0x1c>
  406304:	6da0      	ldr	r0, [r4, #88]	; 0x58
  406306:	f7ff f881 	bl	40540c <__retarget_lock_release_recursive>
  40630a:	4630      	mov	r0, r6
  40630c:	bd70      	pop	{r4, r5, r6, pc}
  40630e:	bf00      	nop

00406310 <_fstat_r>:
  406310:	b538      	push	{r3, r4, r5, lr}
  406312:	460b      	mov	r3, r1
  406314:	4c07      	ldr	r4, [pc, #28]	; (406334 <_fstat_r+0x24>)
  406316:	4605      	mov	r5, r0
  406318:	4611      	mov	r1, r2
  40631a:	4618      	mov	r0, r3
  40631c:	2300      	movs	r3, #0
  40631e:	6023      	str	r3, [r4, #0]
  406320:	f7fc f9b5 	bl	40268e <_fstat>
  406324:	1c43      	adds	r3, r0, #1
  406326:	d000      	beq.n	40632a <_fstat_r+0x1a>
  406328:	bd38      	pop	{r3, r4, r5, pc}
  40632a:	6823      	ldr	r3, [r4, #0]
  40632c:	2b00      	cmp	r3, #0
  40632e:	d0fb      	beq.n	406328 <_fstat_r+0x18>
  406330:	602b      	str	r3, [r5, #0]
  406332:	bd38      	pop	{r3, r4, r5, pc}
  406334:	2040c47c 	.word	0x2040c47c

00406338 <_isatty_r>:
  406338:	b538      	push	{r3, r4, r5, lr}
  40633a:	4c07      	ldr	r4, [pc, #28]	; (406358 <_isatty_r+0x20>)
  40633c:	2300      	movs	r3, #0
  40633e:	4605      	mov	r5, r0
  406340:	4608      	mov	r0, r1
  406342:	6023      	str	r3, [r4, #0]
  406344:	f7fc f9a8 	bl	402698 <_isatty>
  406348:	1c43      	adds	r3, r0, #1
  40634a:	d000      	beq.n	40634e <_isatty_r+0x16>
  40634c:	bd38      	pop	{r3, r4, r5, pc}
  40634e:	6823      	ldr	r3, [r4, #0]
  406350:	2b00      	cmp	r3, #0
  406352:	d0fb      	beq.n	40634c <_isatty_r+0x14>
  406354:	602b      	str	r3, [r5, #0]
  406356:	bd38      	pop	{r3, r4, r5, pc}
  406358:	2040c47c 	.word	0x2040c47c

0040635c <_lseek_r>:
  40635c:	b570      	push	{r4, r5, r6, lr}
  40635e:	460d      	mov	r5, r1
  406360:	4c08      	ldr	r4, [pc, #32]	; (406384 <_lseek_r+0x28>)
  406362:	4611      	mov	r1, r2
  406364:	4606      	mov	r6, r0
  406366:	461a      	mov	r2, r3
  406368:	4628      	mov	r0, r5
  40636a:	2300      	movs	r3, #0
  40636c:	6023      	str	r3, [r4, #0]
  40636e:	f7fc f995 	bl	40269c <_lseek>
  406372:	1c43      	adds	r3, r0, #1
  406374:	d000      	beq.n	406378 <_lseek_r+0x1c>
  406376:	bd70      	pop	{r4, r5, r6, pc}
  406378:	6823      	ldr	r3, [r4, #0]
  40637a:	2b00      	cmp	r3, #0
  40637c:	d0fb      	beq.n	406376 <_lseek_r+0x1a>
  40637e:	6033      	str	r3, [r6, #0]
  406380:	bd70      	pop	{r4, r5, r6, pc}
  406382:	bf00      	nop
  406384:	2040c47c 	.word	0x2040c47c

00406388 <_read_r>:
  406388:	b570      	push	{r4, r5, r6, lr}
  40638a:	460d      	mov	r5, r1
  40638c:	4c08      	ldr	r4, [pc, #32]	; (4063b0 <_read_r+0x28>)
  40638e:	4611      	mov	r1, r2
  406390:	4606      	mov	r6, r0
  406392:	461a      	mov	r2, r3
  406394:	4628      	mov	r0, r5
  406396:	2300      	movs	r3, #0
  406398:	6023      	str	r3, [r4, #0]
  40639a:	f7fb fc0d 	bl	401bb8 <_read>
  40639e:	1c43      	adds	r3, r0, #1
  4063a0:	d000      	beq.n	4063a4 <_read_r+0x1c>
  4063a2:	bd70      	pop	{r4, r5, r6, pc}
  4063a4:	6823      	ldr	r3, [r4, #0]
  4063a6:	2b00      	cmp	r3, #0
  4063a8:	d0fb      	beq.n	4063a2 <_read_r+0x1a>
  4063aa:	6033      	str	r3, [r6, #0]
  4063ac:	bd70      	pop	{r4, r5, r6, pc}
  4063ae:	bf00      	nop
  4063b0:	2040c47c 	.word	0x2040c47c

004063b4 <__aeabi_uldivmod>:
  4063b4:	b953      	cbnz	r3, 4063cc <__aeabi_uldivmod+0x18>
  4063b6:	b94a      	cbnz	r2, 4063cc <__aeabi_uldivmod+0x18>
  4063b8:	2900      	cmp	r1, #0
  4063ba:	bf08      	it	eq
  4063bc:	2800      	cmpeq	r0, #0
  4063be:	bf1c      	itt	ne
  4063c0:	f04f 31ff 	movne.w	r1, #4294967295
  4063c4:	f04f 30ff 	movne.w	r0, #4294967295
  4063c8:	f7fd b9b8 	b.w	40373c <__aeabi_idiv0>
  4063cc:	f1ad 0c08 	sub.w	ip, sp, #8
  4063d0:	e96d ce04 	strd	ip, lr, [sp, #-16]!
  4063d4:	f7fd f844 	bl	403460 <__udivmoddi4>
  4063d8:	f8dd e004 	ldr.w	lr, [sp, #4]
  4063dc:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
  4063e0:	b004      	add	sp, #16
  4063e2:	4770      	bx	lr
  4063e4:	454c4449 	.word	0x454c4449
  4063e8:	00000000 	.word	0x00000000
  4063ec:	51726d54 	.word	0x51726d54
  4063f0:	00000000 	.word	0x00000000
  4063f4:	20726d54 	.word	0x20726d54
  4063f8:	00637653 	.word	0x00637653
  4063fc:	46202d2d 	.word	0x46202d2d
  406400:	72656572 	.word	0x72656572
  406404:	20736f74 	.word	0x20736f74
  406408:	6d617845 	.word	0x6d617845
  40640c:	20656c70 	.word	0x20656c70
  406410:	0d0a2d2d 	.word	0x0d0a2d2d
  406414:	00000000 	.word	0x00000000
  406418:	454d4153 	.word	0x454d4153
  40641c:	582d3037 	.word	0x582d3037
  406420:	00444c50 	.word	0x00444c50
  406424:	25202d2d 	.word	0x25202d2d
  406428:	000d0a73 	.word	0x000d0a73
  40642c:	32656d42 	.word	0x32656d42
  406430:	00003038 	.word	0x00003038
  406434:	6c696146 	.word	0x6c696146
  406438:	74206465 	.word	0x74206465
  40643c:	7263206f 	.word	0x7263206f
  406440:	65746165 	.word	0x65746165
  406444:	73657420 	.word	0x73657420
  406448:	6d622074 	.word	0x6d622074
  40644c:	61742065 	.word	0x61742065
  406450:	0a0d6b73 	.word	0x0a0d6b73
  406454:	00000000 	.word	0x00000000
  406458:	54524155 	.word	0x54524155
  40645c:	00000000 	.word	0x00000000
  406460:	6c696146 	.word	0x6c696146
  406464:	74206465 	.word	0x74206465
  406468:	7263206f 	.word	0x7263206f
  40646c:	65746165 	.word	0x65746165
  406470:	73657420 	.word	0x73657420
  406474:	41552074 	.word	0x41552074
  406478:	74205452 	.word	0x74205452
  40647c:	0d6b7361 	.word	0x0d6b7361
  406480:	0000000a 	.word	0x0000000a
  406484:	2d0d0a0c 	.word	0x2d0d0a0c
  406488:	4453202d 	.word	0x4453202d
  40648c:	434d4d2f 	.word	0x434d4d2f
  406490:	4944532f 	.word	0x4944532f
  406494:	6143204f 	.word	0x6143204f
  406498:	45206472 	.word	0x45206472
  40649c:	706d6178 	.word	0x706d6178
  4064a0:	6f20656c 	.word	0x6f20656c
  4064a4:	6146206e 	.word	0x6146206e
  4064a8:	20734674 	.word	0x20734674
  4064ac:	0d0a2d2d 	.word	0x0d0a2d2d
  4064b0:	00000000 	.word	0x00000000
  4064b4:	323a3031 	.word	0x323a3031
  4064b8:	38343a38 	.word	0x38343a38
  4064bc:	00000000 	.word	0x00000000
  4064c0:	206e754a 	.word	0x206e754a
  4064c4:	32203431 	.word	0x32203431
  4064c8:	00393130 	.word	0x00393130
  4064cc:	43202d2d 	.word	0x43202d2d
  4064d0:	69706d6f 	.word	0x69706d6f
  4064d4:	3a64656c 	.word	0x3a64656c
  4064d8:	20732520 	.word	0x20732520
  4064dc:	2d207325 	.word	0x2d207325
  4064e0:	000d0a2d 	.word	0x000d0a2d
  4064e4:	61656c50 	.word	0x61656c50
  4064e8:	70206573 	.word	0x70206573
  4064ec:	2067756c 	.word	0x2067756c
  4064f0:	53206e61 	.word	0x53206e61
  4064f4:	4d202c44 	.word	0x4d202c44
  4064f8:	6f20434d 	.word	0x6f20434d
  4064fc:	44532072 	.word	0x44532072
  406500:	63204f49 	.word	0x63204f49
  406504:	20647261 	.word	0x20647261
  406508:	73206e69 	.word	0x73206e69
  40650c:	2e746f6c 	.word	0x2e746f6c
  406510:	00000d0a 	.word	0x00000d0a
  406514:	64726143 	.word	0x64726143
  406518:	736e6920 	.word	0x736e6920
  40651c:	6c6c6174 	.word	0x6c6c6174
  406520:	49414620 	.word	0x49414620
  406524:	000d0a4c 	.word	0x000d0a4c
  406528:	61656c50 	.word	0x61656c50
  40652c:	75206573 	.word	0x75206573
  406530:	756c706e 	.word	0x756c706e
  406534:	6e612067 	.word	0x6e612067
  406538:	65722064 	.word	0x65722064
  40653c:	756c702d 	.word	0x756c702d
  406540:	68742067 	.word	0x68742067
  406544:	61632065 	.word	0x61632065
  406548:	0a2e6472 	.word	0x0a2e6472
  40654c:	0000000d 	.word	0x0000000d
  406550:	6e756f4d 	.word	0x6e756f4d
  406554:	69642074 	.word	0x69642074
  406558:	28206b73 	.word	0x28206b73
  40655c:	6f6d5f66 	.word	0x6f6d5f66
  406560:	29746e75 	.word	0x29746e75
  406564:	0d2e2e2e 	.word	0x0d2e2e2e
  406568:	0000000a 	.word	0x0000000a
  40656c:	4941465b 	.word	0x4941465b
  406570:	72205d4c 	.word	0x72205d4c
  406574:	25207365 	.word	0x25207365
  406578:	000a0d64 	.word	0x000a0d64
  40657c:	756f4d5b 	.word	0x756f4d5b
  406580:	6e69746e 	.word	0x6e69746e
  406584:	44532067 	.word	0x44532067
  406588:	44524143 	.word	0x44524143
  40658c:	63755320 	.word	0x63755320
  406590:	73736563 	.word	0x73736563
  406594:	5d6c7566 	.word	0x5d6c7566
  406598:	00000a0d 	.word	0x00000a0d
  40659c:	6e65704f 	.word	0x6e65704f
  4065a0:	2f676e69 	.word	0x2f676e69
  4065a4:	61657243 	.word	0x61657243
  4065a8:	676e6974 	.word	0x676e6974
  4065ac:	66206120 	.word	0x66206120
  4065b0:	20656c69 	.word	0x20656c69
  4065b4:	6f5f6628 	.word	0x6f5f6628
  4065b8:	296e6570 	.word	0x296e6570
  4065bc:	0d2e2e2e 	.word	0x0d2e2e2e
  4065c0:	0000000a 	.word	0x0000000a
  4065c4:	6e613a30 	.word	0x6e613a30
  4065c8:	676f6c61 	.word	0x676f6c61
  4065cc:	7478742e 	.word	0x7478742e
  4065d0:	00000000 	.word	0x00000000
  4065d4:	6f727245 	.word	0x6f727245
  4065d8:	20616e20 	.word	0x20616e20
  4065dc:	7469656c 	.word	0x7469656c
  4065e0:	20617275 	.word	0x20617275
  4065e4:	74206564 	.word	0x74206564
  4065e8:	65706d65 	.word	0x65706d65
  4065ec:	75746172 	.word	0x75746172
  4065f0:	00006172 	.word	0x00006172
  4065f4:	6f727245 	.word	0x6f727245
  4065f8:	20616e20 	.word	0x20616e20
  4065fc:	7469656c 	.word	0x7469656c
  406600:	20617275 	.word	0x20617275
  406604:	70206564 	.word	0x70206564
  406608:	73736572 	.word	0x73736572
  40660c:	00006f61 	.word	0x00006f61
  406610:	6f727245 	.word	0x6f727245
  406614:	20616e20 	.word	0x20616e20
  406618:	7469656c 	.word	0x7469656c
  40661c:	20617275 	.word	0x20617275
  406620:	68206564 	.word	0x68206564
  406624:	64696d75 	.word	0x64696d75
  406628:	00656461 	.word	0x00656461
  40662c:	706d6554 	.word	0x706d6554
  406630:	74617265 	.word	0x74617265
  406634:	3a617275 	.word	0x3a617275
  406638:	20642520 	.word	0x20642520
  40663c:	000a43b0 	.word	0x000a43b0
  406640:	73657250 	.word	0x73657250
  406644:	3a6fe373 	.word	0x3a6fe373
  406648:	20642520 	.word	0x20642520
  40664c:	000a6150 	.word	0x000a6150
  406650:	696d7548 	.word	0x696d7548
  406654:	65646164 	.word	0x65646164
  406658:	6425203a 	.word	0x6425203a
  40665c:	00000a20 	.word	0x00000a20
  406660:	32656d62 	.word	0x32656d62
  406664:	69203038 	.word	0x69203038
  406668:	0a74696e 	.word	0x0a74696e
  40666c:	00000000 	.word	0x00000000
  406670:	70696843 	.word	0x70696843
  406674:	6f616e20 	.word	0x6f616e20
  406678:	636e6520 	.word	0x636e6520
  40667c:	72746e6f 	.word	0x72746e6f
  406680:	0a6f6461 	.word	0x0a6f6461
  406684:	00000000 	.word	0x00000000
  406688:	70696843 	.word	0x70696843
  40668c:	636e6520 	.word	0x636e6520
  406690:	72746e6f 	.word	0x72746e6f
  406694:	2c6f6461 	.word	0x2c6f6461
  406698:	696e6920 	.word	0x696e6920
  40669c:	6c616963 	.word	0x6c616963
  4066a0:	6e617a69 	.word	0x6e617a69
  4066a4:	73206f64 	.word	0x73206f64
  4066a8:	6f736e65 	.word	0x6f736e65
  4066ac:	20736572 	.word	0x20736572
  4066b0:	0000000a 	.word	0x0000000a
  4066b4:	63617473 	.word	0x63617473
  4066b8:	766f206b 	.word	0x766f206b
  4066bc:	6c667265 	.word	0x6c667265
  4066c0:	2520776f 	.word	0x2520776f
  4066c4:	73252078 	.word	0x73252078
  4066c8:	00000a0d 	.word	0x00000a0d

004066cc <_global_impure_ptr>:
  4066cc:	20400010 33323130 37363534 42413938     ..@ 0123456789AB
  4066dc:	46454443 00000000 33323130 37363534     CDEF....01234567
  4066ec:	62613938 66656463 00000000 6c756e28     89abcdef....(nul
  4066fc:	0000296c                                l)..

00406700 <blanks.7217>:
  406700:	20202020 20202020 20202020 20202020                     

00406710 <zeroes.7218>:
  406710:	30303030 30303030 30303030 30303030     0000000000000000
  406720:	00000043 49534f50 00000058 0000002e     C...POSIX.......

00406730 <_ctype_>:
  406730:	20202000 20202020 28282020 20282828     .         ((((( 
  406740:	20202020 20202020 20202020 20202020                     
  406750:	10108820 10101010 10101010 10101010      ...............
  406760:	04040410 04040404 10040404 10101010     ................
  406770:	41411010 41414141 01010101 01010101     ..AAAAAA........
  406780:	01010101 01010101 01010101 10101010     ................
  406790:	42421010 42424242 02020202 02020202     ..BBBBBB........
  4067a0:	02020202 02020202 02020202 10101010     ................
  4067b0:	00000020 00000000 00000000 00000000      ...............
	...

00406834 <_init>:
  406834:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  406836:	bf00      	nop
  406838:	bcf8      	pop	{r3, r4, r5, r6, r7}
  40683a:	bc08      	pop	{r3}
  40683c:	469e      	mov	lr, r3
  40683e:	4770      	bx	lr

00406840 <__init_array_start>:
  406840:	00404a79 	.word	0x00404a79

00406844 <__frame_dummy_init_array_entry>:
  406844:	0040018d                                ..@.

00406848 <_fini>:
  406848:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  40684a:	bf00      	nop
  40684c:	bcf8      	pop	{r3, r4, r5, r6, r7}
  40684e:	bc08      	pop	{r3}
  406850:	469e      	mov	lr, r3
  406852:	4770      	bx	lr

00406854 <__fini_array_start>:
  406854:	00400169 	.word	0x00400169
