-- Copyright (C) 1991-2013 Altera Corporation
-- Your use of Altera Corporation's design tools, logic functions 
-- and other software and tools, and its AMPP partner logic 
-- functions, and any output files from any of the foregoing 
-- (including device programming or simulation files), and any 
-- associated documentation or information are expressly subject 
-- to the terms and conditions of the Altera Program License 
-- Subscription Agreement, Altera MegaCore Function License 
-- Agreement, or other applicable license agreement, including, 
-- without limitation, that your use is for the sole purpose of 
-- programming logic devices manufactured by Altera and sold by 
-- Altera or its authorized distributors.  Please refer to the 
-- applicable agreement for further details.

-- VENDOR "Altera"
-- PROGRAM "Quartus II 64-Bit"
-- VERSION "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version"

-- DATE "02/20/2024 14:30:15"

-- 
-- Device: Altera EP4CE115F29C7 Package FBGA780
-- 

-- 
-- This VHDL file should be used for ModelSim-Altera (VHDL) only
-- 

LIBRARY ALTERA;
LIBRARY CYCLONEIVE;
LIBRARY IEEE;
USE ALTERA.ALTERA_PRIMITIVES_COMPONENTS.ALL;
USE CYCLONEIVE.CYCLONEIVE_COMPONENTS.ALL;
USE IEEE.STD_LOGIC_1164.ALL;

ENTITY 	DE2_115 IS
    PORT (
	CLOCK_50 : IN std_logic;
	CLOCK2_50 : IN std_logic;
	CLOCK3_50 : IN std_logic;
	KEY : IN std_logic_vector(3 DOWNTO 0);
	SW : IN std_logic_vector(17 DOWNTO 0);
	HEX0 : OUT std_logic_vector(6 DOWNTO 0);
	HEX1 : OUT std_logic_vector(6 DOWNTO 0);
	HEX2 : OUT std_logic_vector(6 DOWNTO 0);
	HEX3 : OUT std_logic_vector(6 DOWNTO 0);
	HEX4 : OUT std_logic_vector(6 DOWNTO 0);
	HEX5 : OUT std_logic_vector(6 DOWNTO 0);
	HEX6 : OUT std_logic_vector(6 DOWNTO 0);
	HEX7 : OUT std_logic_vector(6 DOWNTO 0);
	LEDG : OUT std_logic_vector(8 DOWNTO 0);
	LEDR : OUT std_logic_vector(17 DOWNTO 0);
	UART_CTS : OUT std_logic;
	UART_RTS : IN std_logic;
	UART_TXD : OUT std_logic;
	UART_RXD : IN std_logic;
	IRDA_TXD : OUT std_logic;
	IRDA_RXD : IN std_logic;
	DRAM_DQ : INOUT std_logic_vector(31 DOWNTO 0);
	DRAM_ADDR : OUT std_logic_vector(12 DOWNTO 0);
	DRAM_DQM : OUT std_logic_vector(3 DOWNTO 0);
	DRAM_WE_N : OUT std_logic;
	DRAM_CAS_N : OUT std_logic;
	DRAM_RAS_N : OUT std_logic;
	DRAM_CS_N : OUT std_logic;
	DRAM_BA : OUT std_logic_vector(1 DOWNTO 0);
	DRAM_CLK : OUT std_logic;
	DRAM_CKE : OUT std_logic;
	FL_DQ : INOUT std_logic_vector(7 DOWNTO 0);
	FL_ADDR : OUT std_logic_vector(22 DOWNTO 0);
	FL_WE_N : OUT std_logic;
	FL_RST_N : OUT std_logic;
	FL_OE_N : OUT std_logic;
	FL_CE_N : OUT std_logic;
	FL_FY : IN std_logic;
	FL_WP_N : OUT std_logic;
	SRAM_DQ : INOUT std_logic_vector(15 DOWNTO 0);
	SRAM_ADDR : OUT std_logic_vector(19 DOWNTO 0);
	SRAM_UB_N : OUT std_logic;
	SRAM_LB_N : OUT std_logic;
	SRAM_WE_N : OUT std_logic;
	SRAM_CE_N : OUT std_logic;
	SRAM_OE_N : OUT std_logic;
	OTG_DATA : INOUT std_logic_vector(15 DOWNTO 0);
	OTG_ADDR : OUT std_logic_vector(1 DOWNTO 0);
	OTG_CS_N : OUT std_logic;
	OTG_RD_N : OUT std_logic;
	OTG_WR_N : OUT std_logic;
	OTG_RST_N : OUT std_logic;
	OTG_FSPEED : INOUT std_logic;
	OTG_LSPEED : INOUT std_logic;
	OTG_INT : IN std_logic_vector(1 DOWNTO 0);
	OTG_DREQ : IN std_logic_vector(1 DOWNTO 0);
	OTG_DACK_N : OUT std_logic_vector(1 DOWNTO 0);
	LCD_ON : OUT std_logic;
	LCD_BLON : OUT std_logic;
	LCD_RW : OUT std_logic;
	LCD_EN : OUT std_logic;
	LCD_RS : OUT std_logic;
	LCD_DATA : INOUT std_logic_vector(7 DOWNTO 0);
	SD_DAT : INOUT std_logic_vector(3 DOWNTO 0);
	SD_WP_N : IN std_logic;
	SD_CMD : INOUT std_logic;
	SD_CLK : INOUT std_logic;
	I2C_SDAT : INOUT std_logic;
	I2C_SCLK : OUT std_logic;
	PS2_DAT : INOUT std_logic;
	PS2_CLK : INOUT std_logic;
	PS2_DAT2 : INOUT std_logic;
	PS2_CLK2 : INOUT std_logic;
	VGA_CLK : OUT std_logic;
	VGA_HS : OUT std_logic;
	VGA_VS : OUT std_logic;
	VGA_BLANK_N : OUT std_logic;
	VGA_SYNC_N : OUT std_logic;
	VGA_R : OUT std_logic_vector(7 DOWNTO 0);
	VGA_G : OUT std_logic_vector(7 DOWNTO 0);
	VGA_B : OUT std_logic_vector(7 DOWNTO 0);
	ENET_DATA : INOUT std_logic_vector(15 DOWNTO 0);
	ENET_CMD : OUT std_logic;
	ENET_CS_N : OUT std_logic;
	ENET_WR_N : OUT std_logic;
	ENET_RD_N : OUT std_logic;
	ENET_RST_N : OUT std_logic;
	ENET_INT : IN std_logic;
	ENET_CLK : OUT std_logic;
	AUD_ADCLRCK : INOUT std_logic;
	AUD_ADCDAT : IN std_logic;
	AUD_DACLRCK : INOUT std_logic;
	AUD_DACDAT : OUT std_logic;
	AUD_BCLK : INOUT std_logic;
	AUD_XCK : OUT std_logic;
	TD_CLK27 : IN std_logic;
	TD_DATA : IN std_logic_vector(7 DOWNTO 0);
	TD_HS : IN std_logic;
	TD_VS : IN std_logic;
	TD_RESET_N : OUT std_logic;
	GPIO : INOUT std_logic_vector(35 DOWNTO 0)
	);
END DE2_115;

-- Design Ports Information
-- CLOCK2_50	=>  Location: PIN_AG14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- CLOCK3_50	=>  Location: PIN_AG15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- KEY[0]	=>  Location: PIN_M23,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- KEY[1]	=>  Location: PIN_M21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- KEY[2]	=>  Location: PIN_N21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- KEY[3]	=>  Location: PIN_R24,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- SW[0]	=>  Location: PIN_AB28,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- SW[1]	=>  Location: PIN_AC28,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- SW[2]	=>  Location: PIN_AC27,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- SW[3]	=>  Location: PIN_AD27,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- SW[4]	=>  Location: PIN_AB27,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- SW[5]	=>  Location: PIN_AC26,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- SW[6]	=>  Location: PIN_AD26,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- SW[7]	=>  Location: PIN_AB26,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- SW[8]	=>  Location: PIN_AC25,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- SW[9]	=>  Location: PIN_AB25,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- SW[10]	=>  Location: PIN_AC24,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- SW[11]	=>  Location: PIN_AB24,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- SW[12]	=>  Location: PIN_AB23,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- SW[13]	=>  Location: PIN_AA24,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- SW[14]	=>  Location: PIN_AA23,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- SW[15]	=>  Location: PIN_AA22,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- SW[16]	=>  Location: PIN_Y24,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- SW[17]	=>  Location: PIN_Y23,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX0[0]	=>  Location: PIN_G18,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX0[1]	=>  Location: PIN_F22,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX0[2]	=>  Location: PIN_E17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX0[3]	=>  Location: PIN_L26,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX0[4]	=>  Location: PIN_L25,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX0[5]	=>  Location: PIN_J22,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX0[6]	=>  Location: PIN_H22,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX1[0]	=>  Location: PIN_M24,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX1[1]	=>  Location: PIN_Y22,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX1[2]	=>  Location: PIN_W21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX1[3]	=>  Location: PIN_W22,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX1[4]	=>  Location: PIN_W25,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX1[5]	=>  Location: PIN_U23,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX1[6]	=>  Location: PIN_U24,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX2[0]	=>  Location: PIN_AA25,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX2[1]	=>  Location: PIN_AA26,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX2[2]	=>  Location: PIN_Y25,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX2[3]	=>  Location: PIN_W26,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX2[4]	=>  Location: PIN_Y26,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX2[5]	=>  Location: PIN_W27,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX2[6]	=>  Location: PIN_W28,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX3[0]	=>  Location: PIN_V21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX3[1]	=>  Location: PIN_U21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX3[2]	=>  Location: PIN_AB20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- HEX3[3]	=>  Location: PIN_AA21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- HEX3[4]	=>  Location: PIN_AD24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- HEX3[5]	=>  Location: PIN_AF23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- HEX3[6]	=>  Location: PIN_Y19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- HEX4[0]	=>  Location: PIN_AB19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- HEX4[1]	=>  Location: PIN_AA19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- HEX4[2]	=>  Location: PIN_AG21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- HEX4[3]	=>  Location: PIN_AH21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- HEX4[4]	=>  Location: PIN_AE19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- HEX4[5]	=>  Location: PIN_AF19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- HEX4[6]	=>  Location: PIN_AE18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- HEX5[0]	=>  Location: PIN_AD18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- HEX5[1]	=>  Location: PIN_AC18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- HEX5[2]	=>  Location: PIN_AB18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- HEX5[3]	=>  Location: PIN_AH19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- HEX5[4]	=>  Location: PIN_AG19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- HEX5[5]	=>  Location: PIN_AF18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- HEX5[6]	=>  Location: PIN_AH18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- HEX6[0]	=>  Location: PIN_AA17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- HEX6[1]	=>  Location: PIN_AB16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- HEX6[2]	=>  Location: PIN_AA16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- HEX6[3]	=>  Location: PIN_AB17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- HEX6[4]	=>  Location: PIN_AB15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- HEX6[5]	=>  Location: PIN_AA15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- HEX6[6]	=>  Location: PIN_AC17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- HEX7[0]	=>  Location: PIN_AD17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- HEX7[1]	=>  Location: PIN_AE17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- HEX7[2]	=>  Location: PIN_AG17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- HEX7[3]	=>  Location: PIN_AH17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- HEX7[4]	=>  Location: PIN_AF17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- HEX7[5]	=>  Location: PIN_AG18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- HEX7[6]	=>  Location: PIN_AA14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- LEDG[0]	=>  Location: PIN_E21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- LEDG[1]	=>  Location: PIN_E22,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- LEDG[2]	=>  Location: PIN_E25,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- LEDG[3]	=>  Location: PIN_E24,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- LEDG[4]	=>  Location: PIN_H21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- LEDG[5]	=>  Location: PIN_G20,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- LEDG[6]	=>  Location: PIN_G22,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- LEDG[7]	=>  Location: PIN_G21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- LEDG[8]	=>  Location: PIN_F17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- LEDR[0]	=>  Location: PIN_G19,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- LEDR[1]	=>  Location: PIN_F19,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- LEDR[2]	=>  Location: PIN_E19,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- LEDR[3]	=>  Location: PIN_F21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- LEDR[4]	=>  Location: PIN_F18,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- LEDR[5]	=>  Location: PIN_E18,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- LEDR[6]	=>  Location: PIN_J19,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- LEDR[7]	=>  Location: PIN_H19,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- LEDR[8]	=>  Location: PIN_J17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- LEDR[9]	=>  Location: PIN_G17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- LEDR[10]	=>  Location: PIN_J15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- LEDR[11]	=>  Location: PIN_H16,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- LEDR[12]	=>  Location: PIN_J16,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- LEDR[13]	=>  Location: PIN_H17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- LEDR[14]	=>  Location: PIN_F15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- LEDR[15]	=>  Location: PIN_G15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- LEDR[16]	=>  Location: PIN_G16,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- LEDR[17]	=>  Location: PIN_H15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- UART_CTS	=>  Location: PIN_G14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- UART_RTS	=>  Location: PIN_J13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- UART_TXD	=>  Location: PIN_G9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- UART_RXD	=>  Location: PIN_G12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- IRDA_TXD	=>  Location: PIN_B25,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- IRDA_RXD	=>  Location: PIN_Y15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- DRAM_ADDR[0]	=>  Location: PIN_R6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- DRAM_ADDR[1]	=>  Location: PIN_V8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- DRAM_ADDR[2]	=>  Location: PIN_U8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- DRAM_ADDR[3]	=>  Location: PIN_P1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- DRAM_ADDR[4]	=>  Location: PIN_V5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- DRAM_ADDR[5]	=>  Location: PIN_W8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- DRAM_ADDR[6]	=>  Location: PIN_W7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- DRAM_ADDR[7]	=>  Location: PIN_AA7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- DRAM_ADDR[8]	=>  Location: PIN_Y5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- DRAM_ADDR[9]	=>  Location: PIN_Y6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- DRAM_ADDR[10]	=>  Location: PIN_R5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- DRAM_ADDR[11]	=>  Location: PIN_AA5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- DRAM_ADDR[12]	=>  Location: PIN_Y7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- DRAM_DQM[0]	=>  Location: PIN_U2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- DRAM_DQM[1]	=>  Location: PIN_W4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- DRAM_DQM[2]	=>  Location: PIN_K8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- DRAM_DQM[3]	=>  Location: PIN_N8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- DRAM_WE_N	=>  Location: PIN_V6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- DRAM_CAS_N	=>  Location: PIN_V7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- DRAM_RAS_N	=>  Location: PIN_U6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- DRAM_CS_N	=>  Location: PIN_T4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- DRAM_BA[0]	=>  Location: PIN_U7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- DRAM_BA[1]	=>  Location: PIN_R4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- DRAM_CLK	=>  Location: PIN_AE5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- DRAM_CKE	=>  Location: PIN_AA6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- FL_ADDR[0]	=>  Location: PIN_AG12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- FL_ADDR[1]	=>  Location: PIN_AH7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- FL_ADDR[2]	=>  Location: PIN_Y13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- FL_ADDR[3]	=>  Location: PIN_Y14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- FL_ADDR[4]	=>  Location: PIN_Y12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- FL_ADDR[5]	=>  Location: PIN_AA13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- FL_ADDR[6]	=>  Location: PIN_AA12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- FL_ADDR[7]	=>  Location: PIN_AB13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- FL_ADDR[8]	=>  Location: PIN_AB12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- FL_ADDR[9]	=>  Location: PIN_AB10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- FL_ADDR[10]	=>  Location: PIN_AE9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- FL_ADDR[11]	=>  Location: PIN_AF9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- FL_ADDR[12]	=>  Location: PIN_AA10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- FL_ADDR[13]	=>  Location: PIN_AD8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- FL_ADDR[14]	=>  Location: PIN_AC8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- FL_ADDR[15]	=>  Location: PIN_Y10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- FL_ADDR[16]	=>  Location: PIN_AA8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- FL_ADDR[17]	=>  Location: PIN_AH12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- FL_ADDR[18]	=>  Location: PIN_AC12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- FL_ADDR[19]	=>  Location: PIN_AD12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- FL_ADDR[20]	=>  Location: PIN_AE10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- FL_ADDR[21]	=>  Location: PIN_AD10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- FL_ADDR[22]	=>  Location: PIN_AD11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- FL_WE_N	=>  Location: PIN_AC10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- FL_RST_N	=>  Location: PIN_AE11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- FL_OE_N	=>  Location: PIN_AG8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- FL_CE_N	=>  Location: PIN_AG7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- FL_FY	=>  Location: PIN_D9,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- FL_WP_N	=>  Location: PIN_AE12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- SRAM_ADDR[0]	=>  Location: PIN_AB7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- SRAM_ADDR[1]	=>  Location: PIN_AD7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- SRAM_ADDR[2]	=>  Location: PIN_AE7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- SRAM_ADDR[3]	=>  Location: PIN_AC7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- SRAM_ADDR[4]	=>  Location: PIN_AB6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- SRAM_ADDR[5]	=>  Location: PIN_AE6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- SRAM_ADDR[6]	=>  Location: PIN_AB5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- SRAM_ADDR[7]	=>  Location: PIN_AC5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- SRAM_ADDR[8]	=>  Location: PIN_AF5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- SRAM_ADDR[9]	=>  Location: PIN_T7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- SRAM_ADDR[10]	=>  Location: PIN_AF2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- SRAM_ADDR[11]	=>  Location: PIN_AD3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- SRAM_ADDR[12]	=>  Location: PIN_AB4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- SRAM_ADDR[13]	=>  Location: PIN_AC3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- SRAM_ADDR[14]	=>  Location: PIN_AA4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- SRAM_ADDR[15]	=>  Location: PIN_AB11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- SRAM_ADDR[16]	=>  Location: PIN_AC11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- SRAM_ADDR[17]	=>  Location: PIN_AB9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- SRAM_ADDR[18]	=>  Location: PIN_AB8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- SRAM_ADDR[19]	=>  Location: PIN_T8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- SRAM_UB_N	=>  Location: PIN_AC4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- SRAM_LB_N	=>  Location: PIN_AD4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- SRAM_WE_N	=>  Location: PIN_AE8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- SRAM_CE_N	=>  Location: PIN_AF8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- SRAM_OE_N	=>  Location: PIN_AD5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- OTG_ADDR[0]	=>  Location: PIN_H7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- OTG_ADDR[1]	=>  Location: PIN_C3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- OTG_CS_N	=>  Location: PIN_A3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- OTG_RD_N	=>  Location: PIN_B3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- OTG_WR_N	=>  Location: PIN_A4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- OTG_RST_N	=>  Location: PIN_C5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- OTG_INT[0]	=>  Location: PIN_A6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- OTG_INT[1]	=>  Location: PIN_D5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- OTG_DREQ[0]	=>  Location: PIN_J1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- OTG_DREQ[1]	=>  Location: PIN_B4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- OTG_DACK_N[0]	=>  Location: PIN_C4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- OTG_DACK_N[1]	=>  Location: PIN_D4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- LCD_ON	=>  Location: PIN_L5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- LCD_BLON	=>  Location: PIN_L6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- LCD_RW	=>  Location: PIN_M1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- LCD_EN	=>  Location: PIN_L4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- LCD_RS	=>  Location: PIN_M2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- SD_WP_N	=>  Location: PIN_AF14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- I2C_SCLK	=>  Location: PIN_B7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- VGA_CLK	=>  Location: PIN_A12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- VGA_HS	=>  Location: PIN_G13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- VGA_VS	=>  Location: PIN_C13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- VGA_BLANK_N	=>  Location: PIN_F11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- VGA_SYNC_N	=>  Location: PIN_C10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- VGA_R[0]	=>  Location: PIN_E12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- VGA_R[1]	=>  Location: PIN_E11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- VGA_R[2]	=>  Location: PIN_D10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- VGA_R[3]	=>  Location: PIN_F12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- VGA_R[4]	=>  Location: PIN_G10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- VGA_R[5]	=>  Location: PIN_J12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- VGA_R[6]	=>  Location: PIN_H8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- VGA_R[7]	=>  Location: PIN_H10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- VGA_G[0]	=>  Location: PIN_G8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- VGA_G[1]	=>  Location: PIN_G11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- VGA_G[2]	=>  Location: PIN_F8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- VGA_G[3]	=>  Location: PIN_H12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- VGA_G[4]	=>  Location: PIN_C8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- VGA_G[5]	=>  Location: PIN_B8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- VGA_G[6]	=>  Location: PIN_F10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- VGA_G[7]	=>  Location: PIN_C9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- VGA_B[0]	=>  Location: PIN_B10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- VGA_B[1]	=>  Location: PIN_A10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- VGA_B[2]	=>  Location: PIN_C11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- VGA_B[3]	=>  Location: PIN_B11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- VGA_B[4]	=>  Location: PIN_A11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- VGA_B[5]	=>  Location: PIN_C12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- VGA_B[6]	=>  Location: PIN_D11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- VGA_B[7]	=>  Location: PIN_D12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- ENET_CMD	=>  Location: PIN_C24,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ENET_CS_N	=>  Location: PIN_C22,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ENET_WR_N	=>  Location: PIN_L24,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ENET_RD_N	=>  Location: PIN_C19,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ENET_RST_N	=>  Location: PIN_D18,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ENET_INT	=>  Location: PIN_D17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ENET_CLK	=>  Location: PIN_E15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- AUD_ADCDAT	=>  Location: PIN_D2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- AUD_DACDAT	=>  Location: PIN_D1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- AUD_XCK	=>  Location: PIN_E1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- TD_CLK27	=>  Location: PIN_B14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- TD_DATA[0]	=>  Location: PIN_E8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- TD_DATA[1]	=>  Location: PIN_A7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- TD_DATA[2]	=>  Location: PIN_D8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- TD_DATA[3]	=>  Location: PIN_C7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- TD_DATA[4]	=>  Location: PIN_D7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- TD_DATA[5]	=>  Location: PIN_D6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- TD_DATA[6]	=>  Location: PIN_E7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- TD_DATA[7]	=>  Location: PIN_F7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- TD_HS	=>  Location: PIN_E5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- TD_VS	=>  Location: PIN_E4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- TD_RESET_N	=>  Location: PIN_G7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- DRAM_DQ[0]	=>  Location: PIN_W3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- DRAM_DQ[1]	=>  Location: PIN_W2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- DRAM_DQ[2]	=>  Location: PIN_V4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- DRAM_DQ[3]	=>  Location: PIN_W1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- DRAM_DQ[4]	=>  Location: PIN_V3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- DRAM_DQ[5]	=>  Location: PIN_V2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- DRAM_DQ[6]	=>  Location: PIN_V1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- DRAM_DQ[7]	=>  Location: PIN_U3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- DRAM_DQ[8]	=>  Location: PIN_Y3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- DRAM_DQ[9]	=>  Location: PIN_Y4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- DRAM_DQ[10]	=>  Location: PIN_AB1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- DRAM_DQ[11]	=>  Location: PIN_AA3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- DRAM_DQ[12]	=>  Location: PIN_AB2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- DRAM_DQ[13]	=>  Location: PIN_AC1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- DRAM_DQ[14]	=>  Location: PIN_AB3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- DRAM_DQ[15]	=>  Location: PIN_AC2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- DRAM_DQ[16]	=>  Location: PIN_M8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- DRAM_DQ[17]	=>  Location: PIN_L8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- DRAM_DQ[18]	=>  Location: PIN_P2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- DRAM_DQ[19]	=>  Location: PIN_N3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- DRAM_DQ[20]	=>  Location: PIN_N4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- DRAM_DQ[21]	=>  Location: PIN_M4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- DRAM_DQ[22]	=>  Location: PIN_M7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- DRAM_DQ[23]	=>  Location: PIN_L7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- DRAM_DQ[24]	=>  Location: PIN_U5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- DRAM_DQ[25]	=>  Location: PIN_R7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- DRAM_DQ[26]	=>  Location: PIN_R1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- DRAM_DQ[27]	=>  Location: PIN_R2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- DRAM_DQ[28]	=>  Location: PIN_R3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- DRAM_DQ[29]	=>  Location: PIN_T3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- DRAM_DQ[30]	=>  Location: PIN_U4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- DRAM_DQ[31]	=>  Location: PIN_U1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- FL_DQ[0]	=>  Location: PIN_AH8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- FL_DQ[1]	=>  Location: PIN_AF10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- FL_DQ[2]	=>  Location: PIN_AG10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- FL_DQ[3]	=>  Location: PIN_AH10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- FL_DQ[4]	=>  Location: PIN_AF11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- FL_DQ[5]	=>  Location: PIN_AG11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- FL_DQ[6]	=>  Location: PIN_AH11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- FL_DQ[7]	=>  Location: PIN_AF12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- SRAM_DQ[0]	=>  Location: PIN_AH3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- SRAM_DQ[1]	=>  Location: PIN_AF4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- SRAM_DQ[2]	=>  Location: PIN_AG4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- SRAM_DQ[3]	=>  Location: PIN_AH4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- SRAM_DQ[4]	=>  Location: PIN_AF6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- SRAM_DQ[5]	=>  Location: PIN_AG6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- SRAM_DQ[6]	=>  Location: PIN_AH6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- SRAM_DQ[7]	=>  Location: PIN_AF7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- SRAM_DQ[8]	=>  Location: PIN_AD1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- SRAM_DQ[9]	=>  Location: PIN_AD2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- SRAM_DQ[10]	=>  Location: PIN_AE2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- SRAM_DQ[11]	=>  Location: PIN_AE1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- SRAM_DQ[12]	=>  Location: PIN_AE3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- SRAM_DQ[13]	=>  Location: PIN_AE4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- SRAM_DQ[14]	=>  Location: PIN_AF3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- SRAM_DQ[15]	=>  Location: PIN_AG3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- OTG_DATA[0]	=>  Location: PIN_J6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- OTG_DATA[1]	=>  Location: PIN_K4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- OTG_DATA[2]	=>  Location: PIN_J5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- OTG_DATA[3]	=>  Location: PIN_K3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- OTG_DATA[4]	=>  Location: PIN_J4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- OTG_DATA[5]	=>  Location: PIN_J3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- OTG_DATA[6]	=>  Location: PIN_J7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- OTG_DATA[7]	=>  Location: PIN_H6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- OTG_DATA[8]	=>  Location: PIN_H3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- OTG_DATA[9]	=>  Location: PIN_H4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- OTG_DATA[10]	=>  Location: PIN_G1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- OTG_DATA[11]	=>  Location: PIN_G2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- OTG_DATA[12]	=>  Location: PIN_G3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- OTG_DATA[13]	=>  Location: PIN_F1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- OTG_DATA[14]	=>  Location: PIN_F3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- OTG_DATA[15]	=>  Location: PIN_G4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- OTG_FSPEED	=>  Location: PIN_C6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- OTG_LSPEED	=>  Location: PIN_B6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- LCD_DATA[0]	=>  Location: PIN_L3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- LCD_DATA[1]	=>  Location: PIN_L1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- LCD_DATA[2]	=>  Location: PIN_L2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- LCD_DATA[3]	=>  Location: PIN_K7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- LCD_DATA[4]	=>  Location: PIN_K1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- LCD_DATA[5]	=>  Location: PIN_K2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- LCD_DATA[6]	=>  Location: PIN_M3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- LCD_DATA[7]	=>  Location: PIN_M5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- SD_DAT[0]	=>  Location: PIN_AE14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- SD_DAT[1]	=>  Location: PIN_AF13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- SD_DAT[2]	=>  Location: PIN_AB14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- SD_DAT[3]	=>  Location: PIN_AC14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- SD_CMD	=>  Location: PIN_AD14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- SD_CLK	=>  Location: PIN_AE13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- I2C_SDAT	=>  Location: PIN_A8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- PS2_DAT	=>  Location: PIN_H5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- PS2_CLK	=>  Location: PIN_G6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- PS2_DAT2	=>  Location: PIN_F5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- PS2_CLK2	=>  Location: PIN_G5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- ENET_DATA[0]	=>  Location: PIN_B23,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ENET_DATA[1]	=>  Location: PIN_D27,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ENET_DATA[2]	=>  Location: PIN_E26,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ENET_DATA[3]	=>  Location: PIN_C15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ENET_DATA[4]	=>  Location: PIN_R28,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ENET_DATA[5]	=>  Location: PIN_J24,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ENET_DATA[6]	=>  Location: PIN_AE26,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ENET_DATA[7]	=>  Location: PIN_B21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ENET_DATA[8]	=>  Location: PIN_D16,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ENET_DATA[9]	=>  Location: PIN_K22,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ENET_DATA[10]	=>  Location: PIN_C16,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ENET_DATA[11]	=>  Location: PIN_AD28,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ENET_DATA[12]	=>  Location: PIN_V22,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ENET_DATA[13]	=>  Location: PIN_D24,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ENET_DATA[14]	=>  Location: PIN_T26,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ENET_DATA[15]	=>  Location: PIN_C26,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- AUD_ADCLRCK	=>  Location: PIN_C2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- AUD_DACLRCK	=>  Location: PIN_E3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- AUD_BCLK	=>  Location: PIN_F2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- GPIO[5]	=>  Location: PIN_Y16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- GPIO[6]	=>  Location: PIN_AD21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- GPIO[7]	=>  Location: PIN_AE16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- GPIO[8]	=>  Location: PIN_AD15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- GPIO[9]	=>  Location: PIN_AE15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- GPIO[10]	=>  Location: PIN_AC19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- GPIO[11]	=>  Location: PIN_AF16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- GPIO[12]	=>  Location: PIN_AD19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- GPIO[13]	=>  Location: PIN_AF15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- GPIO[14]	=>  Location: PIN_AF24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- GPIO[15]	=>  Location: PIN_AE21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- GPIO[16]	=>  Location: PIN_AF25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- GPIO[17]	=>  Location: PIN_AC22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- GPIO[18]	=>  Location: PIN_AE22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- GPIO[19]	=>  Location: PIN_AF21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- GPIO[20]	=>  Location: PIN_AF22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- GPIO[21]	=>  Location: PIN_AD22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- GPIO[22]	=>  Location: PIN_AG25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- GPIO[23]	=>  Location: PIN_AD25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- GPIO[24]	=>  Location: PIN_AH25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- GPIO[25]	=>  Location: PIN_AE25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- GPIO[26]	=>  Location: PIN_AG22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- GPIO[31]	=>  Location: PIN_AG23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- GPIO[0]	=>  Location: PIN_AB22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- GPIO[1]	=>  Location: PIN_AC15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- GPIO[2]	=>  Location: PIN_AB21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- GPIO[3]	=>  Location: PIN_Y17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- GPIO[4]	=>  Location: PIN_AC21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- GPIO[27]	=>  Location: PIN_AE24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- GPIO[28]	=>  Location: PIN_AH22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- GPIO[29]	=>  Location: PIN_AF26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- GPIO[30]	=>  Location: PIN_AE20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- GPIO[32]	=>  Location: PIN_AF20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- GPIO[33]	=>  Location: PIN_AH26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- GPIO[34]	=>  Location: PIN_AH23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- GPIO[35]	=>  Location: PIN_AG26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- CLOCK_50	=>  Location: PIN_Y2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default


ARCHITECTURE structure OF DE2_115 IS
SIGNAL gnd : std_logic := '0';
SIGNAL vcc : std_logic := '1';
SIGNAL unknown : std_logic := 'X';
SIGNAL devoe : std_logic := '1';
SIGNAL devclrn : std_logic := '1';
SIGNAL devpor : std_logic := '1';
SIGNAL ww_devoe : std_logic;
SIGNAL ww_devclrn : std_logic;
SIGNAL ww_devpor : std_logic;
SIGNAL ww_CLOCK_50 : std_logic;
SIGNAL ww_CLOCK2_50 : std_logic;
SIGNAL ww_CLOCK3_50 : std_logic;
SIGNAL ww_KEY : std_logic_vector(3 DOWNTO 0);
SIGNAL ww_SW : std_logic_vector(17 DOWNTO 0);
SIGNAL ww_HEX0 : std_logic_vector(6 DOWNTO 0);
SIGNAL ww_HEX1 : std_logic_vector(6 DOWNTO 0);
SIGNAL ww_HEX2 : std_logic_vector(6 DOWNTO 0);
SIGNAL ww_HEX3 : std_logic_vector(6 DOWNTO 0);
SIGNAL ww_HEX4 : std_logic_vector(6 DOWNTO 0);
SIGNAL ww_HEX5 : std_logic_vector(6 DOWNTO 0);
SIGNAL ww_HEX6 : std_logic_vector(6 DOWNTO 0);
SIGNAL ww_HEX7 : std_logic_vector(6 DOWNTO 0);
SIGNAL ww_LEDG : std_logic_vector(8 DOWNTO 0);
SIGNAL ww_LEDR : std_logic_vector(17 DOWNTO 0);
SIGNAL ww_UART_CTS : std_logic;
SIGNAL ww_UART_RTS : std_logic;
SIGNAL ww_UART_TXD : std_logic;
SIGNAL ww_UART_RXD : std_logic;
SIGNAL ww_IRDA_TXD : std_logic;
SIGNAL ww_IRDA_RXD : std_logic;
SIGNAL ww_DRAM_ADDR : std_logic_vector(12 DOWNTO 0);
SIGNAL ww_DRAM_DQM : std_logic_vector(3 DOWNTO 0);
SIGNAL ww_DRAM_WE_N : std_logic;
SIGNAL ww_DRAM_CAS_N : std_logic;
SIGNAL ww_DRAM_RAS_N : std_logic;
SIGNAL ww_DRAM_CS_N : std_logic;
SIGNAL ww_DRAM_BA : std_logic_vector(1 DOWNTO 0);
SIGNAL ww_DRAM_CLK : std_logic;
SIGNAL ww_DRAM_CKE : std_logic;
SIGNAL ww_FL_ADDR : std_logic_vector(22 DOWNTO 0);
SIGNAL ww_FL_WE_N : std_logic;
SIGNAL ww_FL_RST_N : std_logic;
SIGNAL ww_FL_OE_N : std_logic;
SIGNAL ww_FL_CE_N : std_logic;
SIGNAL ww_FL_FY : std_logic;
SIGNAL ww_FL_WP_N : std_logic;
SIGNAL ww_SRAM_ADDR : std_logic_vector(19 DOWNTO 0);
SIGNAL ww_SRAM_UB_N : std_logic;
SIGNAL ww_SRAM_LB_N : std_logic;
SIGNAL ww_SRAM_WE_N : std_logic;
SIGNAL ww_SRAM_CE_N : std_logic;
SIGNAL ww_SRAM_OE_N : std_logic;
SIGNAL ww_OTG_ADDR : std_logic_vector(1 DOWNTO 0);
SIGNAL ww_OTG_CS_N : std_logic;
SIGNAL ww_OTG_RD_N : std_logic;
SIGNAL ww_OTG_WR_N : std_logic;
SIGNAL ww_OTG_RST_N : std_logic;
SIGNAL ww_OTG_INT : std_logic_vector(1 DOWNTO 0);
SIGNAL ww_OTG_DREQ : std_logic_vector(1 DOWNTO 0);
SIGNAL ww_OTG_DACK_N : std_logic_vector(1 DOWNTO 0);
SIGNAL ww_LCD_ON : std_logic;
SIGNAL ww_LCD_BLON : std_logic;
SIGNAL ww_LCD_RW : std_logic;
SIGNAL ww_LCD_EN : std_logic;
SIGNAL ww_LCD_RS : std_logic;
SIGNAL ww_SD_WP_N : std_logic;
SIGNAL ww_I2C_SCLK : std_logic;
SIGNAL ww_VGA_CLK : std_logic;
SIGNAL ww_VGA_HS : std_logic;
SIGNAL ww_VGA_VS : std_logic;
SIGNAL ww_VGA_BLANK_N : std_logic;
SIGNAL ww_VGA_SYNC_N : std_logic;
SIGNAL ww_VGA_R : std_logic_vector(7 DOWNTO 0);
SIGNAL ww_VGA_G : std_logic_vector(7 DOWNTO 0);
SIGNAL ww_VGA_B : std_logic_vector(7 DOWNTO 0);
SIGNAL ww_ENET_CMD : std_logic;
SIGNAL ww_ENET_CS_N : std_logic;
SIGNAL ww_ENET_WR_N : std_logic;
SIGNAL ww_ENET_RD_N : std_logic;
SIGNAL ww_ENET_RST_N : std_logic;
SIGNAL ww_ENET_INT : std_logic;
SIGNAL ww_ENET_CLK : std_logic;
SIGNAL ww_AUD_ADCDAT : std_logic;
SIGNAL ww_AUD_DACDAT : std_logic;
SIGNAL ww_AUD_XCK : std_logic;
SIGNAL ww_TD_CLK27 : std_logic;
SIGNAL ww_TD_DATA : std_logic_vector(7 DOWNTO 0);
SIGNAL ww_TD_HS : std_logic;
SIGNAL ww_TD_VS : std_logic;
SIGNAL ww_TD_RESET_N : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Mult0|auto_generated|mac_out2_DATAA_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \Inst_top_level|INST_CLK_GEN|Mult0|auto_generated|mac_out2_DATAOUT_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \Inst_top_level|INST_CLK_GEN|Mult0|auto_generated|mac_mult1_DATAA_bus\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \Inst_top_level|INST_CLK_GEN|Mult0|auto_generated|mac_mult1_DATAB_bus\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \Inst_top_level|INST_CLK_GEN|Mult0|auto_generated|mac_mult1_DATAOUT_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \CLOCK_50~inputclkctrl_INCLK_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \Inst_top_level|clock_en5ms~clkctrl_INCLK_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \Inst_top_level|next_clkgenstate.Module2~0clkctrl_INCLK_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \Inst_top_level|next_pwmstate.PModule2~0clkctrl_INCLK_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \Inst_top_level|INST_StateMachine|counter[3]~12_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_StateMachine|counter[6]~19\ : std_logic;
SIGNAL \Inst_top_level|INST_StateMachine|counter[7]~20_combout\ : std_logic;
SIGNAL \Inst_top_level|Inst_Key0|btn_cntr[5]~27_combout\ : std_logic;
SIGNAL \Inst_top_level|Inst_Key0|btn_cntr[6]~29_combout\ : std_logic;
SIGNAL \Inst_top_level|Inst_Key2|btn_cntr[10]~38\ : std_logic;
SIGNAL \Inst_top_level|Inst_Key2|btn_cntr[11]~39_combout\ : std_logic;
SIGNAL \Inst_top_level|Inst_Key2|btn_cntr[11]~40\ : std_logic;
SIGNAL \Inst_top_level|Inst_Key2|btn_cntr[12]~41_combout\ : std_logic;
SIGNAL \Inst_top_level|Inst_Key2|btn_cntr[12]~42\ : std_logic;
SIGNAL \Inst_top_level|Inst_Key2|btn_cntr[13]~43_combout\ : std_logic;
SIGNAL \Inst_top_level|Inst_Key2|btn_cntr[13]~44\ : std_logic;
SIGNAL \Inst_top_level|Inst_Key2|btn_cntr[14]~45_combout\ : std_logic;
SIGNAL \Inst_top_level|Inst_Key2|btn_cntr[14]~46\ : std_logic;
SIGNAL \Inst_top_level|Inst_Key2|btn_cntr[15]~47_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_BTN1Pulse|btn_cntr[5]~27_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_BTN1Pulse|btn_cntr[6]~29_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_BTN1Pulse|btn_cntr[13]~43_combout\ : std_logic;
SIGNAL \Inst_top_level|Add0~16_combout\ : std_logic;
SIGNAL \Inst_top_level|Add0~24_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Add0~15\ : std_logic;
SIGNAL \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Add0~16_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_PWM0|counter[5]~16\ : std_logic;
SIGNAL \Inst_top_level|INST_PWM0|counter[6]~17_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_PWM0|counter[6]~18\ : std_logic;
SIGNAL \Inst_top_level|INST_PWM0|counter[7]~19_combout\ : std_logic;
SIGNAL \Inst_top_level|Inst_clk_Reset_Delay|Cont[14]~46\ : std_logic;
SIGNAL \Inst_top_level|Inst_clk_Reset_Delay|Cont[15]~47_combout\ : std_logic;
SIGNAL \Inst_top_level|Inst_clk_Reset_Delay|Cont[15]~48\ : std_logic;
SIGNAL \Inst_top_level|Inst_clk_Reset_Delay|Cont[16]~49_combout\ : std_logic;
SIGNAL \Inst_top_level|Inst_clk_Reset_Delay|Cont[16]~50\ : std_logic;
SIGNAL \Inst_top_level|Inst_clk_Reset_Delay|Cont[17]~51_combout\ : std_logic;
SIGNAL \Inst_top_level|Inst_clk_Reset_Delay|Cont[17]~52\ : std_logic;
SIGNAL \Inst_top_level|Inst_clk_Reset_Delay|Cont[18]~53_combout\ : std_logic;
SIGNAL \Inst_top_level|Inst_clk_Reset_Delay|Cont[18]~54\ : std_logic;
SIGNAL \Inst_top_level|Inst_clk_Reset_Delay|Cont[19]~55_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Mult0|auto_generated|mac_out2~dataout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Mult0|auto_generated|mac_out2~DATAOUT1\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Mult0|auto_generated|mac_out2~DATAOUT2\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Mult0|auto_generated|mac_out2~DATAOUT3\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Mult0|auto_generated|mac_out2~DATAOUT4\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Mult0|auto_generated|mac_out2~DATAOUT5\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Mult0|auto_generated|mac_out2~DATAOUT6\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Mult0|auto_generated|mac_out2~DATAOUT7\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Mult0|auto_generated|mac_out2~DATAOUT8\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Mult0|auto_generated|mac_out2~DATAOUT9\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Mult0|auto_generated|mac_out2~DATAOUT10\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Mult0|auto_generated|mac_out2~DATAOUT11\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Mult0|auto_generated|mac_out2~DATAOUT12\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Mult0|auto_generated|mac_out2~DATAOUT13\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Mult0|auto_generated|mac_out2~DATAOUT14\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Mult0|auto_generated|mac_out2~DATAOUT15\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Mult0|auto_generated|mac_out2~DATAOUT16\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Mult0|auto_generated|mac_out2~DATAOUT17\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|N[3]~15_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|N[3]~16\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|N[4]~17_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|N[4]~18\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|counter[0]~17_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|counter[0]~18\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|counter[1]~19_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|counter[1]~20\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|counter[2]~21_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|counter[2]~22\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|counter[3]~23_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|counter[3]~24\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|counter[4]~25_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|counter[4]~26\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|N[5]~19_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|N[5]~20\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|N[6]~21_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|N[6]~22\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|counter[5]~27_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|counter[5]~28\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|counter[6]~29_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|counter[6]~30\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|N[7]~23_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|N[7]~24\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|N[8]~25_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|N[8]~26\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|counter[7]~31_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|counter[7]~32\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|counter[8]~33_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|counter[8]~34\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|N[9]~27_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|N[9]~28\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|N[10]~29_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|N[10]~30\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|counter[9]~35_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|counter[9]~36\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|counter[10]~37_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|counter[10]~38\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|N[11]~31_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|N[11]~32\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|N[12]~33_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|N[12]~34\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|counter[11]~39_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|counter[11]~40\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|counter[12]~41_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|counter[12]~42\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|N[13]~35_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|N[13]~36\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|N[14]~37_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|N[14]~38\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|counter[13]~43_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|counter[13]~44\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|counter[14]~45_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|counter[14]~46\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|N[15]~39_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|N[15]~40\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|N[16]~41_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|N[16]~42\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|counter[15]~47_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|counter[15]~48\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|counter[16]~49_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|N[17]~43_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_DebouncedKey0|btn_cntr[11]~39_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_LCD_I2C_UsrLogic|Add0~4_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_LCD_I2C_UsrLogic|Add0~6_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_LCD_I2C_UsrLogic|Add0~10_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Mult0|auto_generated|mac_mult1~dataout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Mult0|auto_generated|mac_mult1~DATAOUT1\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Mult0|auto_generated|mac_mult1~DATAOUT2\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Mult0|auto_generated|mac_mult1~DATAOUT3\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Mult0|auto_generated|mac_mult1~DATAOUT4\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Mult0|auto_generated|mac_mult1~DATAOUT5\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Mult0|auto_generated|mac_mult1~DATAOUT6\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Mult0|auto_generated|mac_mult1~DATAOUT7\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Mult0|auto_generated|mac_mult1~DATAOUT8\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Mult0|auto_generated|mac_mult1~DATAOUT9\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Mult0|auto_generated|mac_mult1~DATAOUT10\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Mult0|auto_generated|mac_mult1~DATAOUT11\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Mult0|auto_generated|mac_mult1~DATAOUT12\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Mult0|auto_generated|mac_mult1~DATAOUT13\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Mult0|auto_generated|mac_mult1~DATAOUT14\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Mult0|auto_generated|mac_mult1~DATAOUT15\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Mult0|auto_generated|mac_mult1~DATAOUT16\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Mult0|auto_generated|mac_mult1~DATAOUT17\ : std_logic;
SIGNAL \Inst_top_level|INST_ADC_I2C_USRLOGIC|Add0~3_combout\ : std_logic;
SIGNAL \Inst_top_level|Inst_Key0|Equal0~1_combout\ : std_logic;
SIGNAL \Inst_top_level|Inst_Key2|Equal0~3_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_BTN1Pulse|Equal0~1_combout\ : std_logic;
SIGNAL \Inst_top_level|Equal3~2_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|sda_int~q\ : std_logic;
SIGNAL \Inst_top_level|cnt_5MS~4_combout\ : std_logic;
SIGNAL \Inst_top_level|Inst_clk_Reset_Delay|Equal0~0_combout\ : std_logic;
SIGNAL \Inst_top_level|Inst_clk_Reset_Delay|Equal0~1_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|stretch~q\ : std_logic;
SIGNAL \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|process_0~1_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|process_0~6_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux4~0_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~34_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux4~1_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux4~2_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Selector23~2_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Selector20~0_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Selector23~3_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Selector23~4_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Selector23~5_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Selector23~6_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux3~34_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux1~38_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux1~39_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux1~40_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux1~41_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux1~42_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux1~43_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux1~44_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux1~45_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux1~46_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux1~47_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux1~48_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux1~49_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux1~50_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux1~51_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux1~52_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux1~53_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux1~54_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux1~55_combout\ : std_logic;
SIGNAL \Inst_top_level|SecondLine[86]~12_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux2~14_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux1~56_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux1~57_combout\ : std_logic;
SIGNAL \Inst_top_level|SecondLine[74]~13_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux1~58_combout\ : std_logic;
SIGNAL \Inst_top_level|SecondLine[58]~14_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux1~59_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux1~60_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux1~61_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux1~62_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux1~63_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux1~64_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux1~65_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux1~66_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux1~67_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux1~68_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~35_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~36_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux2~15_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux2~16_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux2~17_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux2~18_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux2~19_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux2~20_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux2~21_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux2~22_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux2~23_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux2~24_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux2~25_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux2~26_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux2~27_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux2~28_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux2~29_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~37_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux2~30_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux2~31_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux2~32_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux2~33_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux2~34_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux2~35_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux2~36_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux2~37_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux2~38_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux2~39_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux2~40_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux2~41_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux2~42_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux2~43_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux2~44_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux2~45_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux2~46_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux2~47_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux2~48_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux2~49_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux3~35_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux3~36_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux3~37_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux3~38_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux3~39_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux3~40_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux3~41_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux3~42_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux3~43_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux3~44_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux3~45_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux3~46_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux3~47_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux3~48_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux3~49_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux3~50_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux3~51_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux3~52_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux3~53_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux3~54_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux3~55_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux3~56_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux3~57_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux3~58_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux3~59_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux3~60_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux3~61_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux3~62_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux3~63_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux3~64_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux3~65_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux3~66_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux3~67_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux3~68_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux3~69_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux3~70_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Mux4~0_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~38_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~39_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~40_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~41_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~42_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~43_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~44_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~45_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~46_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~47_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~48_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~49_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~50_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~51_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~52_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~53_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~54_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~55_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~56_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~57_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~58_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~59_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~60_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~61_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Mux4~1_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Selector23~7_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Mux0~0_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Mux2~0_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Mux2~1_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Mux0~1_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Mux2~2_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Selector23~8_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Mux0~2_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Mux0~3_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Mux3~0_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Selector23~9_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Selector23~10_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Selector23~11_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Selector23~12_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Selector23~13_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Equal0~0_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Equal0~1_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Equal0~2_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Equal0~3_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Equal0~4_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Equal0~5_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Equal0~6_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Equal0~7_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Equal0~8_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Equal0~9_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Equal0~10_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|stretch~q\ : std_logic;
SIGNAL \Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|process_0~7_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|Selector23~4_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|Selector23~6_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|Selector23~7_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|Selector23~11_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|Selector23~12_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|Selector23~13_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|Selector23~14_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|Selector23~15_combout\ : std_logic;
SIGNAL \Inst_top_level|Inst_clk_Reset_Delay|Cont[0]~57_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_DebouncedKey0|Equal0~2_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|stretch~0_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_LCD_I2C_UsrLogic|Equal0~0_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|data_tx[0]~2_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_ADC_I2C_USRLOGIC|Equal0~2_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|Decoder0~4_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|data_rx[5]~2_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|Decoder0~5_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|data_rx[4]~3_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|Decoder0~6_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|data_rx[3]~4_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|Decoder0~7_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|data_rx[2]~5_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|Decoder0~9_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|data_rx[0]~7_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|stretch~0_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_ADC_I2C_USRLOGIC|Selector18~1_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|addr_rw[0]~2_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_ADC_I2C_USRLOGIC|Selector19~0_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|Selector20~1_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_LCD_I2C_UsrLogic|StateChange~6_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_LCD_I2C_UsrLogic|StateChange~7_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_LCD_I2C_UsrLogic|StateChange~8_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_LCD_I2C_UsrLogic|StateChange~14_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_LCD_I2C_UsrLogic|StateChange~15_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_LCD_I2C_UsrLogic|StateChange~23_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_LCD_I2C_UsrLogic|StateChange~24_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_LCD_I2C_UsrLogic|StateChange~25_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_LCD_I2C_UsrLogic|StateChange~26_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_LCD_I2C_UsrLogic|StateChange~27_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_LCD_I2C_UsrLogic|StateChange~29_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_LCD_I2C_UsrLogic|StateChange~30_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_LCD_I2C_UsrLogic|StateChange~31_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_LCD_I2C_UsrLogic|StateChange~32_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_LCD_I2C_UsrLogic|StateChange~33_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_LCD_I2C_UsrLogic|StateChange~34_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_LCD_I2C_UsrLogic|StateChange~35_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_LCD_I2C_UsrLogic|StateChange~36_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_LCD_I2C_UsrLogic|StateChange~37_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_LCD_I2C_UsrLogic|StateChange~38_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_LCD_I2C_UsrLogic|StateChange~39_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_LCD_I2C_UsrLogic|StateChange~41_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_LCD_I2C_UsrLogic|StateChange~42_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_LCD_I2C_UsrLogic|StateChange~48_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_LCD_I2C_UsrLogic|StateChange~49_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_LCD_I2C_UsrLogic|StateChange~50_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_LCD_I2C_UsrLogic|StateChange~51_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_LCD_I2C_UsrLogic|StateChange~52_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_LCD_I2C_UsrLogic|StateChange~53_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_ADC_I2C_USRLOGIC|Add0~5_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|Selector0~0_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|Selector0~1_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|Selector0~3_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_ADC_I2C_USRLOGIC|byteSel_prev[1]~0_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Selector23~14_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux1~69_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux1~70_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux1~71_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux1~72_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux1~73_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux1~74_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux1~75_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux1~76_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux1~77_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux1~78_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux1~79_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux1~80_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux1~81_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux1~82_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux1~83_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux1~84_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux2~50_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~62_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux2~51_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux2~52_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux2~53_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux2~54_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux2~55_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux2~56_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux3~71_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux3~72_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux1~85_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux3~73_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux3~74_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux3~75_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux3~76_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux3~77_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux1~86_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux3~78_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux3~79_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux3~80_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux3~81_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux3~82_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux3~83_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux3~84_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux3~85_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~63_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~64_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~65_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~66_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~67_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~68_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~69_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~70_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~71_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~72_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~73_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~74_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~75_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~76_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~77_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|data_tx[0]~3_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Mux3~1_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Mux3~2_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~78_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~79_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_LCD_I2C_UsrLogic|Counter[2]~3_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_LCD_I2C_UsrLogic|Counter[3]~4_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_LCD_I2C_UsrLogic|Counter[5]~6_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_LCD_I2C_UsrLogic|prev_data[48]~0_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_LCD_I2C_UsrLogic|prev_data[75]~1_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_LCD_I2C_UsrLogic|prev_data[21]~2_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_LCD_I2C_UsrLogic|prev_data[32]~3_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_LCD_I2C_UsrLogic|prev_data[29]~4_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_LCD_I2C_UsrLogic|prev_data[33]~5_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_LCD_I2C_UsrLogic|prev_data[40]~6_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_LCD_I2C_UsrLogic|prev_data[43]~7_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_LCD_I2C_UsrLogic|prev_data[41]~8_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_LCD_I2C_UsrLogic|prev_data[78]~9_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_LCD_I2C_UsrLogic|prev_data[109]~10_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_LCD_I2C_UsrLogic|prev_data[125]~11_combout\ : std_logic;
SIGNAL \CLOCK2_50~input_o\ : std_logic;
SIGNAL \CLOCK3_50~input_o\ : std_logic;
SIGNAL \KEY[0]~input_o\ : std_logic;
SIGNAL \KEY[1]~input_o\ : std_logic;
SIGNAL \KEY[2]~input_o\ : std_logic;
SIGNAL \KEY[3]~input_o\ : std_logic;
SIGNAL \SW[0]~input_o\ : std_logic;
SIGNAL \SW[1]~input_o\ : std_logic;
SIGNAL \SW[2]~input_o\ : std_logic;
SIGNAL \SW[3]~input_o\ : std_logic;
SIGNAL \SW[4]~input_o\ : std_logic;
SIGNAL \SW[5]~input_o\ : std_logic;
SIGNAL \SW[6]~input_o\ : std_logic;
SIGNAL \SW[7]~input_o\ : std_logic;
SIGNAL \SW[8]~input_o\ : std_logic;
SIGNAL \SW[9]~input_o\ : std_logic;
SIGNAL \SW[10]~input_o\ : std_logic;
SIGNAL \SW[11]~input_o\ : std_logic;
SIGNAL \SW[12]~input_o\ : std_logic;
SIGNAL \SW[13]~input_o\ : std_logic;
SIGNAL \SW[14]~input_o\ : std_logic;
SIGNAL \SW[15]~input_o\ : std_logic;
SIGNAL \SW[16]~input_o\ : std_logic;
SIGNAL \SW[17]~input_o\ : std_logic;
SIGNAL \UART_RTS~input_o\ : std_logic;
SIGNAL \UART_RXD~input_o\ : std_logic;
SIGNAL \IRDA_RXD~input_o\ : std_logic;
SIGNAL \FL_FY~input_o\ : std_logic;
SIGNAL \OTG_INT[0]~input_o\ : std_logic;
SIGNAL \OTG_INT[1]~input_o\ : std_logic;
SIGNAL \OTG_DREQ[0]~input_o\ : std_logic;
SIGNAL \OTG_DREQ[1]~input_o\ : std_logic;
SIGNAL \SD_WP_N~input_o\ : std_logic;
SIGNAL \ENET_INT~input_o\ : std_logic;
SIGNAL \AUD_ADCDAT~input_o\ : std_logic;
SIGNAL \TD_CLK27~input_o\ : std_logic;
SIGNAL \TD_DATA[0]~input_o\ : std_logic;
SIGNAL \TD_DATA[1]~input_o\ : std_logic;
SIGNAL \TD_DATA[2]~input_o\ : std_logic;
SIGNAL \TD_DATA[3]~input_o\ : std_logic;
SIGNAL \TD_DATA[4]~input_o\ : std_logic;
SIGNAL \TD_DATA[5]~input_o\ : std_logic;
SIGNAL \TD_DATA[6]~input_o\ : std_logic;
SIGNAL \TD_DATA[7]~input_o\ : std_logic;
SIGNAL \TD_HS~input_o\ : std_logic;
SIGNAL \TD_VS~input_o\ : std_logic;
SIGNAL \DRAM_DQ[0]~input_o\ : std_logic;
SIGNAL \DRAM_DQ[1]~input_o\ : std_logic;
SIGNAL \DRAM_DQ[2]~input_o\ : std_logic;
SIGNAL \DRAM_DQ[3]~input_o\ : std_logic;
SIGNAL \DRAM_DQ[4]~input_o\ : std_logic;
SIGNAL \DRAM_DQ[5]~input_o\ : std_logic;
SIGNAL \DRAM_DQ[6]~input_o\ : std_logic;
SIGNAL \DRAM_DQ[7]~input_o\ : std_logic;
SIGNAL \DRAM_DQ[8]~input_o\ : std_logic;
SIGNAL \DRAM_DQ[9]~input_o\ : std_logic;
SIGNAL \DRAM_DQ[10]~input_o\ : std_logic;
SIGNAL \DRAM_DQ[11]~input_o\ : std_logic;
SIGNAL \DRAM_DQ[12]~input_o\ : std_logic;
SIGNAL \DRAM_DQ[13]~input_o\ : std_logic;
SIGNAL \DRAM_DQ[14]~input_o\ : std_logic;
SIGNAL \DRAM_DQ[15]~input_o\ : std_logic;
SIGNAL \DRAM_DQ[16]~input_o\ : std_logic;
SIGNAL \DRAM_DQ[17]~input_o\ : std_logic;
SIGNAL \DRAM_DQ[18]~input_o\ : std_logic;
SIGNAL \DRAM_DQ[19]~input_o\ : std_logic;
SIGNAL \DRAM_DQ[20]~input_o\ : std_logic;
SIGNAL \DRAM_DQ[21]~input_o\ : std_logic;
SIGNAL \DRAM_DQ[22]~input_o\ : std_logic;
SIGNAL \DRAM_DQ[23]~input_o\ : std_logic;
SIGNAL \DRAM_DQ[24]~input_o\ : std_logic;
SIGNAL \DRAM_DQ[25]~input_o\ : std_logic;
SIGNAL \DRAM_DQ[26]~input_o\ : std_logic;
SIGNAL \DRAM_DQ[27]~input_o\ : std_logic;
SIGNAL \DRAM_DQ[28]~input_o\ : std_logic;
SIGNAL \DRAM_DQ[29]~input_o\ : std_logic;
SIGNAL \DRAM_DQ[30]~input_o\ : std_logic;
SIGNAL \DRAM_DQ[31]~input_o\ : std_logic;
SIGNAL \FL_DQ[0]~input_o\ : std_logic;
SIGNAL \FL_DQ[1]~input_o\ : std_logic;
SIGNAL \FL_DQ[2]~input_o\ : std_logic;
SIGNAL \FL_DQ[3]~input_o\ : std_logic;
SIGNAL \FL_DQ[4]~input_o\ : std_logic;
SIGNAL \FL_DQ[5]~input_o\ : std_logic;
SIGNAL \FL_DQ[6]~input_o\ : std_logic;
SIGNAL \FL_DQ[7]~input_o\ : std_logic;
SIGNAL \SRAM_DQ[0]~input_o\ : std_logic;
SIGNAL \SRAM_DQ[1]~input_o\ : std_logic;
SIGNAL \SRAM_DQ[2]~input_o\ : std_logic;
SIGNAL \SRAM_DQ[3]~input_o\ : std_logic;
SIGNAL \SRAM_DQ[4]~input_o\ : std_logic;
SIGNAL \SRAM_DQ[5]~input_o\ : std_logic;
SIGNAL \SRAM_DQ[6]~input_o\ : std_logic;
SIGNAL \SRAM_DQ[7]~input_o\ : std_logic;
SIGNAL \SRAM_DQ[8]~input_o\ : std_logic;
SIGNAL \SRAM_DQ[9]~input_o\ : std_logic;
SIGNAL \SRAM_DQ[10]~input_o\ : std_logic;
SIGNAL \SRAM_DQ[11]~input_o\ : std_logic;
SIGNAL \SRAM_DQ[12]~input_o\ : std_logic;
SIGNAL \SRAM_DQ[13]~input_o\ : std_logic;
SIGNAL \SRAM_DQ[14]~input_o\ : std_logic;
SIGNAL \SRAM_DQ[15]~input_o\ : std_logic;
SIGNAL \OTG_DATA[0]~input_o\ : std_logic;
SIGNAL \OTG_DATA[1]~input_o\ : std_logic;
SIGNAL \OTG_DATA[2]~input_o\ : std_logic;
SIGNAL \OTG_DATA[3]~input_o\ : std_logic;
SIGNAL \OTG_DATA[4]~input_o\ : std_logic;
SIGNAL \OTG_DATA[5]~input_o\ : std_logic;
SIGNAL \OTG_DATA[6]~input_o\ : std_logic;
SIGNAL \OTG_DATA[7]~input_o\ : std_logic;
SIGNAL \OTG_DATA[8]~input_o\ : std_logic;
SIGNAL \OTG_DATA[9]~input_o\ : std_logic;
SIGNAL \OTG_DATA[10]~input_o\ : std_logic;
SIGNAL \OTG_DATA[11]~input_o\ : std_logic;
SIGNAL \OTG_DATA[12]~input_o\ : std_logic;
SIGNAL \OTG_DATA[13]~input_o\ : std_logic;
SIGNAL \OTG_DATA[14]~input_o\ : std_logic;
SIGNAL \OTG_DATA[15]~input_o\ : std_logic;
SIGNAL \OTG_FSPEED~input_o\ : std_logic;
SIGNAL \OTG_LSPEED~input_o\ : std_logic;
SIGNAL \LCD_DATA[0]~input_o\ : std_logic;
SIGNAL \LCD_DATA[1]~input_o\ : std_logic;
SIGNAL \LCD_DATA[2]~input_o\ : std_logic;
SIGNAL \LCD_DATA[3]~input_o\ : std_logic;
SIGNAL \LCD_DATA[4]~input_o\ : std_logic;
SIGNAL \LCD_DATA[5]~input_o\ : std_logic;
SIGNAL \LCD_DATA[6]~input_o\ : std_logic;
SIGNAL \LCD_DATA[7]~input_o\ : std_logic;
SIGNAL \SD_DAT[0]~input_o\ : std_logic;
SIGNAL \SD_DAT[1]~input_o\ : std_logic;
SIGNAL \SD_DAT[2]~input_o\ : std_logic;
SIGNAL \SD_DAT[3]~input_o\ : std_logic;
SIGNAL \SD_CMD~input_o\ : std_logic;
SIGNAL \SD_CLK~input_o\ : std_logic;
SIGNAL \I2C_SDAT~input_o\ : std_logic;
SIGNAL \PS2_DAT~input_o\ : std_logic;
SIGNAL \PS2_CLK~input_o\ : std_logic;
SIGNAL \PS2_DAT2~input_o\ : std_logic;
SIGNAL \PS2_CLK2~input_o\ : std_logic;
SIGNAL \ENET_DATA[0]~input_o\ : std_logic;
SIGNAL \ENET_DATA[1]~input_o\ : std_logic;
SIGNAL \ENET_DATA[2]~input_o\ : std_logic;
SIGNAL \ENET_DATA[3]~input_o\ : std_logic;
SIGNAL \ENET_DATA[4]~input_o\ : std_logic;
SIGNAL \ENET_DATA[5]~input_o\ : std_logic;
SIGNAL \ENET_DATA[6]~input_o\ : std_logic;
SIGNAL \ENET_DATA[7]~input_o\ : std_logic;
SIGNAL \ENET_DATA[8]~input_o\ : std_logic;
SIGNAL \ENET_DATA[9]~input_o\ : std_logic;
SIGNAL \ENET_DATA[10]~input_o\ : std_logic;
SIGNAL \ENET_DATA[11]~input_o\ : std_logic;
SIGNAL \ENET_DATA[12]~input_o\ : std_logic;
SIGNAL \ENET_DATA[13]~input_o\ : std_logic;
SIGNAL \ENET_DATA[14]~input_o\ : std_logic;
SIGNAL \ENET_DATA[15]~input_o\ : std_logic;
SIGNAL \AUD_ADCLRCK~input_o\ : std_logic;
SIGNAL \AUD_DACLRCK~input_o\ : std_logic;
SIGNAL \AUD_BCLK~input_o\ : std_logic;
SIGNAL \GPIO[5]~input_o\ : std_logic;
SIGNAL \GPIO[6]~input_o\ : std_logic;
SIGNAL \GPIO[7]~input_o\ : std_logic;
SIGNAL \GPIO[8]~input_o\ : std_logic;
SIGNAL \GPIO[9]~input_o\ : std_logic;
SIGNAL \GPIO[10]~input_o\ : std_logic;
SIGNAL \GPIO[11]~input_o\ : std_logic;
SIGNAL \GPIO[12]~input_o\ : std_logic;
SIGNAL \GPIO[13]~input_o\ : std_logic;
SIGNAL \GPIO[14]~input_o\ : std_logic;
SIGNAL \GPIO[15]~input_o\ : std_logic;
SIGNAL \GPIO[16]~input_o\ : std_logic;
SIGNAL \GPIO[17]~input_o\ : std_logic;
SIGNAL \GPIO[18]~input_o\ : std_logic;
SIGNAL \GPIO[19]~input_o\ : std_logic;
SIGNAL \GPIO[20]~input_o\ : std_logic;
SIGNAL \GPIO[21]~input_o\ : std_logic;
SIGNAL \GPIO[22]~input_o\ : std_logic;
SIGNAL \GPIO[23]~input_o\ : std_logic;
SIGNAL \GPIO[24]~input_o\ : std_logic;
SIGNAL \GPIO[25]~input_o\ : std_logic;
SIGNAL \GPIO[26]~input_o\ : std_logic;
SIGNAL \GPIO[31]~input_o\ : std_logic;
SIGNAL \GPIO[1]~input_o\ : std_logic;
SIGNAL \GPIO[3]~input_o\ : std_logic;
SIGNAL \GPIO[27]~input_o\ : std_logic;
SIGNAL \GPIO[28]~input_o\ : std_logic;
SIGNAL \GPIO[29]~input_o\ : std_logic;
SIGNAL \GPIO[30]~input_o\ : std_logic;
SIGNAL \GPIO[32]~input_o\ : std_logic;
SIGNAL \GPIO[33]~input_o\ : std_logic;
SIGNAL \GPIO[34]~input_o\ : std_logic;
SIGNAL \GPIO[35]~input_o\ : std_logic;
SIGNAL \Inst_top_level|clock_en5ms~clkctrl_outclk\ : std_logic;
SIGNAL \Inst_top_level|INST_LCD_I2C_UsrLogic|prev_data[77]~feeder_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|data_tx[0]~feeder_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_ADC_I2C_USRLOGIC|byteSel_prev[0]~feeder_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|data_tx[1]~feeder_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_LCD_I2C_UsrLogic|prev_data[26]~feeder_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_LCD_I2C_UsrLogic|prev_data[107]~feeder_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_LCD_I2C_UsrLogic|prev_data[106]~feeder_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_LCD_I2C_UsrLogic|prev_data[110]~feeder_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_LCD_I2C_UsrLogic|prev_data[1]~feeder_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_LCD_I2C_UsrLogic|prev_data[3]~feeder_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_LCD_I2C_UsrLogic|prev_data[6]~feeder_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_LCD_I2C_UsrLogic|prev_data[14]~feeder_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_LCD_I2C_UsrLogic|prev_data[18]~feeder_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_LCD_I2C_UsrLogic|prev_data[25]~feeder_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_LCD_I2C_UsrLogic|prev_data[27]~feeder_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_LCD_I2C_UsrLogic|prev_data[114]~feeder_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_LCD_I2C_UsrLogic|prev_data[120]~feeder_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_LCD_I2C_UsrLogic|prev_data[91]~feeder_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_LCD_I2C_UsrLogic|prev_data[92]~feeder_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_LCD_I2C_UsrLogic|prev_data[96]~feeder_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_LCD_I2C_UsrLogic|prev_data[36]~feeder_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_LCD_I2C_UsrLogic|prev_data[81]~feeder_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_LCD_I2C_UsrLogic|prev_data[88]~feeder_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|data_tx[0]~feeder_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_LCD_I2C_UsrLogic|prev_data[76]~feeder_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_LCD_I2C_UsrLogic|prev_data[83]~feeder_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_LCD_I2C_UsrLogic|prev_data1[89]~feeder_combout\ : std_logic;
SIGNAL \DRAM_DQ[0]~output_o\ : std_logic;
SIGNAL \DRAM_DQ[1]~output_o\ : std_logic;
SIGNAL \DRAM_DQ[2]~output_o\ : std_logic;
SIGNAL \DRAM_DQ[3]~output_o\ : std_logic;
SIGNAL \DRAM_DQ[4]~output_o\ : std_logic;
SIGNAL \DRAM_DQ[5]~output_o\ : std_logic;
SIGNAL \DRAM_DQ[6]~output_o\ : std_logic;
SIGNAL \DRAM_DQ[7]~output_o\ : std_logic;
SIGNAL \DRAM_DQ[8]~output_o\ : std_logic;
SIGNAL \DRAM_DQ[9]~output_o\ : std_logic;
SIGNAL \DRAM_DQ[10]~output_o\ : std_logic;
SIGNAL \DRAM_DQ[11]~output_o\ : std_logic;
SIGNAL \DRAM_DQ[12]~output_o\ : std_logic;
SIGNAL \DRAM_DQ[13]~output_o\ : std_logic;
SIGNAL \DRAM_DQ[14]~output_o\ : std_logic;
SIGNAL \DRAM_DQ[15]~output_o\ : std_logic;
SIGNAL \DRAM_DQ[16]~output_o\ : std_logic;
SIGNAL \DRAM_DQ[17]~output_o\ : std_logic;
SIGNAL \DRAM_DQ[18]~output_o\ : std_logic;
SIGNAL \DRAM_DQ[19]~output_o\ : std_logic;
SIGNAL \DRAM_DQ[20]~output_o\ : std_logic;
SIGNAL \DRAM_DQ[21]~output_o\ : std_logic;
SIGNAL \DRAM_DQ[22]~output_o\ : std_logic;
SIGNAL \DRAM_DQ[23]~output_o\ : std_logic;
SIGNAL \DRAM_DQ[24]~output_o\ : std_logic;
SIGNAL \DRAM_DQ[25]~output_o\ : std_logic;
SIGNAL \DRAM_DQ[26]~output_o\ : std_logic;
SIGNAL \DRAM_DQ[27]~output_o\ : std_logic;
SIGNAL \DRAM_DQ[28]~output_o\ : std_logic;
SIGNAL \DRAM_DQ[29]~output_o\ : std_logic;
SIGNAL \DRAM_DQ[30]~output_o\ : std_logic;
SIGNAL \DRAM_DQ[31]~output_o\ : std_logic;
SIGNAL \FL_DQ[0]~output_o\ : std_logic;
SIGNAL \FL_DQ[1]~output_o\ : std_logic;
SIGNAL \FL_DQ[2]~output_o\ : std_logic;
SIGNAL \FL_DQ[3]~output_o\ : std_logic;
SIGNAL \FL_DQ[4]~output_o\ : std_logic;
SIGNAL \FL_DQ[5]~output_o\ : std_logic;
SIGNAL \FL_DQ[6]~output_o\ : std_logic;
SIGNAL \FL_DQ[7]~output_o\ : std_logic;
SIGNAL \SRAM_DQ[0]~output_o\ : std_logic;
SIGNAL \SRAM_DQ[1]~output_o\ : std_logic;
SIGNAL \SRAM_DQ[2]~output_o\ : std_logic;
SIGNAL \SRAM_DQ[3]~output_o\ : std_logic;
SIGNAL \SRAM_DQ[4]~output_o\ : std_logic;
SIGNAL \SRAM_DQ[5]~output_o\ : std_logic;
SIGNAL \SRAM_DQ[6]~output_o\ : std_logic;
SIGNAL \SRAM_DQ[7]~output_o\ : std_logic;
SIGNAL \SRAM_DQ[8]~output_o\ : std_logic;
SIGNAL \SRAM_DQ[9]~output_o\ : std_logic;
SIGNAL \SRAM_DQ[10]~output_o\ : std_logic;
SIGNAL \SRAM_DQ[11]~output_o\ : std_logic;
SIGNAL \SRAM_DQ[12]~output_o\ : std_logic;
SIGNAL \SRAM_DQ[13]~output_o\ : std_logic;
SIGNAL \SRAM_DQ[14]~output_o\ : std_logic;
SIGNAL \SRAM_DQ[15]~output_o\ : std_logic;
SIGNAL \OTG_DATA[0]~output_o\ : std_logic;
SIGNAL \OTG_DATA[1]~output_o\ : std_logic;
SIGNAL \OTG_DATA[2]~output_o\ : std_logic;
SIGNAL \OTG_DATA[3]~output_o\ : std_logic;
SIGNAL \OTG_DATA[4]~output_o\ : std_logic;
SIGNAL \OTG_DATA[5]~output_o\ : std_logic;
SIGNAL \OTG_DATA[6]~output_o\ : std_logic;
SIGNAL \OTG_DATA[7]~output_o\ : std_logic;
SIGNAL \OTG_DATA[8]~output_o\ : std_logic;
SIGNAL \OTG_DATA[9]~output_o\ : std_logic;
SIGNAL \OTG_DATA[10]~output_o\ : std_logic;
SIGNAL \OTG_DATA[11]~output_o\ : std_logic;
SIGNAL \OTG_DATA[12]~output_o\ : std_logic;
SIGNAL \OTG_DATA[13]~output_o\ : std_logic;
SIGNAL \OTG_DATA[14]~output_o\ : std_logic;
SIGNAL \OTG_DATA[15]~output_o\ : std_logic;
SIGNAL \OTG_FSPEED~output_o\ : std_logic;
SIGNAL \OTG_LSPEED~output_o\ : std_logic;
SIGNAL \LCD_DATA[0]~output_o\ : std_logic;
SIGNAL \LCD_DATA[1]~output_o\ : std_logic;
SIGNAL \LCD_DATA[2]~output_o\ : std_logic;
SIGNAL \LCD_DATA[3]~output_o\ : std_logic;
SIGNAL \LCD_DATA[4]~output_o\ : std_logic;
SIGNAL \LCD_DATA[5]~output_o\ : std_logic;
SIGNAL \LCD_DATA[6]~output_o\ : std_logic;
SIGNAL \LCD_DATA[7]~output_o\ : std_logic;
SIGNAL \SD_DAT[0]~output_o\ : std_logic;
SIGNAL \SD_DAT[1]~output_o\ : std_logic;
SIGNAL \SD_DAT[2]~output_o\ : std_logic;
SIGNAL \SD_DAT[3]~output_o\ : std_logic;
SIGNAL \SD_CMD~output_o\ : std_logic;
SIGNAL \SD_CLK~output_o\ : std_logic;
SIGNAL \I2C_SDAT~output_o\ : std_logic;
SIGNAL \PS2_DAT~output_o\ : std_logic;
SIGNAL \PS2_CLK~output_o\ : std_logic;
SIGNAL \PS2_DAT2~output_o\ : std_logic;
SIGNAL \PS2_CLK2~output_o\ : std_logic;
SIGNAL \ENET_DATA[0]~output_o\ : std_logic;
SIGNAL \ENET_DATA[1]~output_o\ : std_logic;
SIGNAL \ENET_DATA[2]~output_o\ : std_logic;
SIGNAL \ENET_DATA[3]~output_o\ : std_logic;
SIGNAL \ENET_DATA[4]~output_o\ : std_logic;
SIGNAL \ENET_DATA[5]~output_o\ : std_logic;
SIGNAL \ENET_DATA[6]~output_o\ : std_logic;
SIGNAL \ENET_DATA[7]~output_o\ : std_logic;
SIGNAL \ENET_DATA[8]~output_o\ : std_logic;
SIGNAL \ENET_DATA[9]~output_o\ : std_logic;
SIGNAL \ENET_DATA[10]~output_o\ : std_logic;
SIGNAL \ENET_DATA[11]~output_o\ : std_logic;
SIGNAL \ENET_DATA[12]~output_o\ : std_logic;
SIGNAL \ENET_DATA[13]~output_o\ : std_logic;
SIGNAL \ENET_DATA[14]~output_o\ : std_logic;
SIGNAL \ENET_DATA[15]~output_o\ : std_logic;
SIGNAL \AUD_ADCLRCK~output_o\ : std_logic;
SIGNAL \AUD_DACLRCK~output_o\ : std_logic;
SIGNAL \AUD_BCLK~output_o\ : std_logic;
SIGNAL \GPIO[5]~output_o\ : std_logic;
SIGNAL \GPIO[6]~output_o\ : std_logic;
SIGNAL \GPIO[7]~output_o\ : std_logic;
SIGNAL \GPIO[8]~output_o\ : std_logic;
SIGNAL \GPIO[9]~output_o\ : std_logic;
SIGNAL \GPIO[10]~output_o\ : std_logic;
SIGNAL \GPIO[11]~output_o\ : std_logic;
SIGNAL \GPIO[12]~output_o\ : std_logic;
SIGNAL \GPIO[13]~output_o\ : std_logic;
SIGNAL \GPIO[14]~output_o\ : std_logic;
SIGNAL \GPIO[15]~output_o\ : std_logic;
SIGNAL \GPIO[16]~output_o\ : std_logic;
SIGNAL \GPIO[17]~output_o\ : std_logic;
SIGNAL \GPIO[18]~output_o\ : std_logic;
SIGNAL \GPIO[19]~output_o\ : std_logic;
SIGNAL \GPIO[20]~output_o\ : std_logic;
SIGNAL \GPIO[21]~output_o\ : std_logic;
SIGNAL \GPIO[22]~output_o\ : std_logic;
SIGNAL \GPIO[23]~output_o\ : std_logic;
SIGNAL \GPIO[24]~output_o\ : std_logic;
SIGNAL \GPIO[25]~output_o\ : std_logic;
SIGNAL \GPIO[26]~output_o\ : std_logic;
SIGNAL \GPIO[31]~output_o\ : std_logic;
SIGNAL \GPIO[0]~output_o\ : std_logic;
SIGNAL \GPIO[1]~output_o\ : std_logic;
SIGNAL \GPIO[2]~output_o\ : std_logic;
SIGNAL \GPIO[3]~output_o\ : std_logic;
SIGNAL \GPIO[4]~output_o\ : std_logic;
SIGNAL \GPIO[27]~output_o\ : std_logic;
SIGNAL \GPIO[28]~output_o\ : std_logic;
SIGNAL \GPIO[29]~output_o\ : std_logic;
SIGNAL \GPIO[30]~output_o\ : std_logic;
SIGNAL \GPIO[32]~output_o\ : std_logic;
SIGNAL \GPIO[33]~output_o\ : std_logic;
SIGNAL \GPIO[34]~output_o\ : std_logic;
SIGNAL \GPIO[35]~output_o\ : std_logic;
SIGNAL \HEX0[0]~output_o\ : std_logic;
SIGNAL \HEX0[1]~output_o\ : std_logic;
SIGNAL \HEX0[2]~output_o\ : std_logic;
SIGNAL \HEX0[3]~output_o\ : std_logic;
SIGNAL \HEX0[4]~output_o\ : std_logic;
SIGNAL \HEX0[5]~output_o\ : std_logic;
SIGNAL \HEX0[6]~output_o\ : std_logic;
SIGNAL \HEX1[0]~output_o\ : std_logic;
SIGNAL \HEX1[1]~output_o\ : std_logic;
SIGNAL \HEX1[2]~output_o\ : std_logic;
SIGNAL \HEX1[3]~output_o\ : std_logic;
SIGNAL \HEX1[4]~output_o\ : std_logic;
SIGNAL \HEX1[5]~output_o\ : std_logic;
SIGNAL \HEX1[6]~output_o\ : std_logic;
SIGNAL \HEX2[0]~output_o\ : std_logic;
SIGNAL \HEX2[1]~output_o\ : std_logic;
SIGNAL \HEX2[2]~output_o\ : std_logic;
SIGNAL \HEX2[3]~output_o\ : std_logic;
SIGNAL \HEX2[4]~output_o\ : std_logic;
SIGNAL \HEX2[5]~output_o\ : std_logic;
SIGNAL \HEX2[6]~output_o\ : std_logic;
SIGNAL \HEX3[0]~output_o\ : std_logic;
SIGNAL \HEX3[1]~output_o\ : std_logic;
SIGNAL \HEX3[2]~output_o\ : std_logic;
SIGNAL \HEX3[3]~output_o\ : std_logic;
SIGNAL \HEX3[4]~output_o\ : std_logic;
SIGNAL \HEX3[5]~output_o\ : std_logic;
SIGNAL \HEX3[6]~output_o\ : std_logic;
SIGNAL \HEX4[0]~output_o\ : std_logic;
SIGNAL \HEX4[1]~output_o\ : std_logic;
SIGNAL \HEX4[2]~output_o\ : std_logic;
SIGNAL \HEX4[3]~output_o\ : std_logic;
SIGNAL \HEX4[4]~output_o\ : std_logic;
SIGNAL \HEX4[5]~output_o\ : std_logic;
SIGNAL \HEX4[6]~output_o\ : std_logic;
SIGNAL \HEX5[0]~output_o\ : std_logic;
SIGNAL \HEX5[1]~output_o\ : std_logic;
SIGNAL \HEX5[2]~output_o\ : std_logic;
SIGNAL \HEX5[3]~output_o\ : std_logic;
SIGNAL \HEX5[4]~output_o\ : std_logic;
SIGNAL \HEX5[5]~output_o\ : std_logic;
SIGNAL \HEX5[6]~output_o\ : std_logic;
SIGNAL \HEX6[0]~output_o\ : std_logic;
SIGNAL \HEX6[1]~output_o\ : std_logic;
SIGNAL \HEX6[2]~output_o\ : std_logic;
SIGNAL \HEX6[3]~output_o\ : std_logic;
SIGNAL \HEX6[4]~output_o\ : std_logic;
SIGNAL \HEX6[5]~output_o\ : std_logic;
SIGNAL \HEX6[6]~output_o\ : std_logic;
SIGNAL \HEX7[0]~output_o\ : std_logic;
SIGNAL \HEX7[1]~output_o\ : std_logic;
SIGNAL \HEX7[2]~output_o\ : std_logic;
SIGNAL \HEX7[3]~output_o\ : std_logic;
SIGNAL \HEX7[4]~output_o\ : std_logic;
SIGNAL \HEX7[5]~output_o\ : std_logic;
SIGNAL \HEX7[6]~output_o\ : std_logic;
SIGNAL \LEDG[0]~output_o\ : std_logic;
SIGNAL \LEDG[1]~output_o\ : std_logic;
SIGNAL \LEDG[2]~output_o\ : std_logic;
SIGNAL \LEDG[3]~output_o\ : std_logic;
SIGNAL \LEDG[4]~output_o\ : std_logic;
SIGNAL \LEDG[5]~output_o\ : std_logic;
SIGNAL \LEDG[6]~output_o\ : std_logic;
SIGNAL \LEDG[7]~output_o\ : std_logic;
SIGNAL \LEDG[8]~output_o\ : std_logic;
SIGNAL \LEDR[0]~output_o\ : std_logic;
SIGNAL \LEDR[1]~output_o\ : std_logic;
SIGNAL \LEDR[2]~output_o\ : std_logic;
SIGNAL \LEDR[3]~output_o\ : std_logic;
SIGNAL \LEDR[4]~output_o\ : std_logic;
SIGNAL \LEDR[5]~output_o\ : std_logic;
SIGNAL \LEDR[6]~output_o\ : std_logic;
SIGNAL \LEDR[7]~output_o\ : std_logic;
SIGNAL \LEDR[8]~output_o\ : std_logic;
SIGNAL \LEDR[9]~output_o\ : std_logic;
SIGNAL \LEDR[10]~output_o\ : std_logic;
SIGNAL \LEDR[11]~output_o\ : std_logic;
SIGNAL \LEDR[12]~output_o\ : std_logic;
SIGNAL \LEDR[13]~output_o\ : std_logic;
SIGNAL \LEDR[14]~output_o\ : std_logic;
SIGNAL \LEDR[15]~output_o\ : std_logic;
SIGNAL \LEDR[16]~output_o\ : std_logic;
SIGNAL \LEDR[17]~output_o\ : std_logic;
SIGNAL \UART_CTS~output_o\ : std_logic;
SIGNAL \UART_TXD~output_o\ : std_logic;
SIGNAL \IRDA_TXD~output_o\ : std_logic;
SIGNAL \DRAM_ADDR[0]~output_o\ : std_logic;
SIGNAL \DRAM_ADDR[1]~output_o\ : std_logic;
SIGNAL \DRAM_ADDR[2]~output_o\ : std_logic;
SIGNAL \DRAM_ADDR[3]~output_o\ : std_logic;
SIGNAL \DRAM_ADDR[4]~output_o\ : std_logic;
SIGNAL \DRAM_ADDR[5]~output_o\ : std_logic;
SIGNAL \DRAM_ADDR[6]~output_o\ : std_logic;
SIGNAL \DRAM_ADDR[7]~output_o\ : std_logic;
SIGNAL \DRAM_ADDR[8]~output_o\ : std_logic;
SIGNAL \DRAM_ADDR[9]~output_o\ : std_logic;
SIGNAL \DRAM_ADDR[10]~output_o\ : std_logic;
SIGNAL \DRAM_ADDR[11]~output_o\ : std_logic;
SIGNAL \DRAM_ADDR[12]~output_o\ : std_logic;
SIGNAL \DRAM_DQM[0]~output_o\ : std_logic;
SIGNAL \DRAM_DQM[1]~output_o\ : std_logic;
SIGNAL \DRAM_DQM[2]~output_o\ : std_logic;
SIGNAL \DRAM_DQM[3]~output_o\ : std_logic;
SIGNAL \DRAM_WE_N~output_o\ : std_logic;
SIGNAL \DRAM_CAS_N~output_o\ : std_logic;
SIGNAL \DRAM_RAS_N~output_o\ : std_logic;
SIGNAL \DRAM_CS_N~output_o\ : std_logic;
SIGNAL \DRAM_BA[0]~output_o\ : std_logic;
SIGNAL \DRAM_BA[1]~output_o\ : std_logic;
SIGNAL \DRAM_CLK~output_o\ : std_logic;
SIGNAL \DRAM_CKE~output_o\ : std_logic;
SIGNAL \FL_ADDR[0]~output_o\ : std_logic;
SIGNAL \FL_ADDR[1]~output_o\ : std_logic;
SIGNAL \FL_ADDR[2]~output_o\ : std_logic;
SIGNAL \FL_ADDR[3]~output_o\ : std_logic;
SIGNAL \FL_ADDR[4]~output_o\ : std_logic;
SIGNAL \FL_ADDR[5]~output_o\ : std_logic;
SIGNAL \FL_ADDR[6]~output_o\ : std_logic;
SIGNAL \FL_ADDR[7]~output_o\ : std_logic;
SIGNAL \FL_ADDR[8]~output_o\ : std_logic;
SIGNAL \FL_ADDR[9]~output_o\ : std_logic;
SIGNAL \FL_ADDR[10]~output_o\ : std_logic;
SIGNAL \FL_ADDR[11]~output_o\ : std_logic;
SIGNAL \FL_ADDR[12]~output_o\ : std_logic;
SIGNAL \FL_ADDR[13]~output_o\ : std_logic;
SIGNAL \FL_ADDR[14]~output_o\ : std_logic;
SIGNAL \FL_ADDR[15]~output_o\ : std_logic;
SIGNAL \FL_ADDR[16]~output_o\ : std_logic;
SIGNAL \FL_ADDR[17]~output_o\ : std_logic;
SIGNAL \FL_ADDR[18]~output_o\ : std_logic;
SIGNAL \FL_ADDR[19]~output_o\ : std_logic;
SIGNAL \FL_ADDR[20]~output_o\ : std_logic;
SIGNAL \FL_ADDR[21]~output_o\ : std_logic;
SIGNAL \FL_ADDR[22]~output_o\ : std_logic;
SIGNAL \FL_WE_N~output_o\ : std_logic;
SIGNAL \FL_RST_N~output_o\ : std_logic;
SIGNAL \FL_OE_N~output_o\ : std_logic;
SIGNAL \FL_CE_N~output_o\ : std_logic;
SIGNAL \FL_WP_N~output_o\ : std_logic;
SIGNAL \SRAM_ADDR[0]~output_o\ : std_logic;
SIGNAL \SRAM_ADDR[1]~output_o\ : std_logic;
SIGNAL \SRAM_ADDR[2]~output_o\ : std_logic;
SIGNAL \SRAM_ADDR[3]~output_o\ : std_logic;
SIGNAL \SRAM_ADDR[4]~output_o\ : std_logic;
SIGNAL \SRAM_ADDR[5]~output_o\ : std_logic;
SIGNAL \SRAM_ADDR[6]~output_o\ : std_logic;
SIGNAL \SRAM_ADDR[7]~output_o\ : std_logic;
SIGNAL \SRAM_ADDR[8]~output_o\ : std_logic;
SIGNAL \SRAM_ADDR[9]~output_o\ : std_logic;
SIGNAL \SRAM_ADDR[10]~output_o\ : std_logic;
SIGNAL \SRAM_ADDR[11]~output_o\ : std_logic;
SIGNAL \SRAM_ADDR[12]~output_o\ : std_logic;
SIGNAL \SRAM_ADDR[13]~output_o\ : std_logic;
SIGNAL \SRAM_ADDR[14]~output_o\ : std_logic;
SIGNAL \SRAM_ADDR[15]~output_o\ : std_logic;
SIGNAL \SRAM_ADDR[16]~output_o\ : std_logic;
SIGNAL \SRAM_ADDR[17]~output_o\ : std_logic;
SIGNAL \SRAM_ADDR[18]~output_o\ : std_logic;
SIGNAL \SRAM_ADDR[19]~output_o\ : std_logic;
SIGNAL \SRAM_UB_N~output_o\ : std_logic;
SIGNAL \SRAM_LB_N~output_o\ : std_logic;
SIGNAL \SRAM_WE_N~output_o\ : std_logic;
SIGNAL \SRAM_CE_N~output_o\ : std_logic;
SIGNAL \SRAM_OE_N~output_o\ : std_logic;
SIGNAL \OTG_ADDR[0]~output_o\ : std_logic;
SIGNAL \OTG_ADDR[1]~output_o\ : std_logic;
SIGNAL \OTG_CS_N~output_o\ : std_logic;
SIGNAL \OTG_RD_N~output_o\ : std_logic;
SIGNAL \OTG_WR_N~output_o\ : std_logic;
SIGNAL \OTG_RST_N~output_o\ : std_logic;
SIGNAL \OTG_DACK_N[0]~output_o\ : std_logic;
SIGNAL \OTG_DACK_N[1]~output_o\ : std_logic;
SIGNAL \LCD_ON~output_o\ : std_logic;
SIGNAL \LCD_BLON~output_o\ : std_logic;
SIGNAL \LCD_RW~output_o\ : std_logic;
SIGNAL \LCD_EN~output_o\ : std_logic;
SIGNAL \LCD_RS~output_o\ : std_logic;
SIGNAL \I2C_SCLK~output_o\ : std_logic;
SIGNAL \VGA_CLK~output_o\ : std_logic;
SIGNAL \VGA_HS~output_o\ : std_logic;
SIGNAL \VGA_VS~output_o\ : std_logic;
SIGNAL \VGA_BLANK_N~output_o\ : std_logic;
SIGNAL \VGA_SYNC_N~output_o\ : std_logic;
SIGNAL \VGA_R[0]~output_o\ : std_logic;
SIGNAL \VGA_R[1]~output_o\ : std_logic;
SIGNAL \VGA_R[2]~output_o\ : std_logic;
SIGNAL \VGA_R[3]~output_o\ : std_logic;
SIGNAL \VGA_R[4]~output_o\ : std_logic;
SIGNAL \VGA_R[5]~output_o\ : std_logic;
SIGNAL \VGA_R[6]~output_o\ : std_logic;
SIGNAL \VGA_R[7]~output_o\ : std_logic;
SIGNAL \VGA_G[0]~output_o\ : std_logic;
SIGNAL \VGA_G[1]~output_o\ : std_logic;
SIGNAL \VGA_G[2]~output_o\ : std_logic;
SIGNAL \VGA_G[3]~output_o\ : std_logic;
SIGNAL \VGA_G[4]~output_o\ : std_logic;
SIGNAL \VGA_G[5]~output_o\ : std_logic;
SIGNAL \VGA_G[6]~output_o\ : std_logic;
SIGNAL \VGA_G[7]~output_o\ : std_logic;
SIGNAL \VGA_B[0]~output_o\ : std_logic;
SIGNAL \VGA_B[1]~output_o\ : std_logic;
SIGNAL \VGA_B[2]~output_o\ : std_logic;
SIGNAL \VGA_B[3]~output_o\ : std_logic;
SIGNAL \VGA_B[4]~output_o\ : std_logic;
SIGNAL \VGA_B[5]~output_o\ : std_logic;
SIGNAL \VGA_B[6]~output_o\ : std_logic;
SIGNAL \VGA_B[7]~output_o\ : std_logic;
SIGNAL \ENET_CMD~output_o\ : std_logic;
SIGNAL \ENET_CS_N~output_o\ : std_logic;
SIGNAL \ENET_WR_N~output_o\ : std_logic;
SIGNAL \ENET_RD_N~output_o\ : std_logic;
SIGNAL \ENET_RST_N~output_o\ : std_logic;
SIGNAL \ENET_CLK~output_o\ : std_logic;
SIGNAL \AUD_DACDAT~output_o\ : std_logic;
SIGNAL \AUD_XCK~output_o\ : std_logic;
SIGNAL \TD_RESET_N~output_o\ : std_logic;
SIGNAL \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Add0~1\ : std_logic;
SIGNAL \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Add0~2_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|count~4_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_LCD_I2C_UsrLogic|Counter[0]~0_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_LCD_I2C_UsrLogic|Add0~1_cout\ : std_logic;
SIGNAL \Inst_top_level|INST_LCD_I2C_UsrLogic|Add0~2_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_LCD_I2C_UsrLogic|Counter[1]~2_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|bit_cnt[0]~1_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Add1~0_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|state~13_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|data_clk_prev~feeder_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|data_clk_prev~q\ : std_logic;
SIGNAL \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|process_1~0_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|state.slv_ack2~q\ : std_logic;
SIGNAL \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Selector22~0_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|state.stop~q\ : std_logic;
SIGNAL \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Selector17~0_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|state.ready~q\ : std_logic;
SIGNAL \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Selector18~0_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|state.start~q\ : std_logic;
SIGNAL \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Selector25~0_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Equal1~0_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Selector19~0_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|state.command~q\ : std_logic;
SIGNAL \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|state~15_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|state.slv_ack1~q\ : std_logic;
SIGNAL \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Selector20~1_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|state.wr~q\ : std_logic;
SIGNAL \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|bit_cnt[2]~0_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|state~14_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|state.mstr_ack~q\ : std_logic;
SIGNAL \Inst_top_level|INST_LCD_I2C_UsrLogic|Selector3~0_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_LCD_I2C_UsrLogic|enable~q\ : std_logic;
SIGNAL \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Selector21~0_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Selector21~1_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|state.rd~q\ : std_logic;
SIGNAL \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Selector0~0_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Selector0~1_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Selector0~2_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Selector0~3_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|busy~q\ : std_logic;
SIGNAL \Inst_top_level|INST_LCD_I2C_UsrLogic|Add1~0_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_LCD_I2C_UsrLogic|Add1~1\ : std_logic;
SIGNAL \Inst_top_level|INST_LCD_I2C_UsrLogic|Add1~2_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_LCD_I2C_UsrLogic|Add1~3\ : std_logic;
SIGNAL \Inst_top_level|INST_LCD_I2C_UsrLogic|Add1~5\ : std_logic;
SIGNAL \Inst_top_level|INST_LCD_I2C_UsrLogic|Add1~6_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_LCD_I2C_UsrLogic|Equal1~4_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_LCD_I2C_UsrLogic|Add1~9\ : std_logic;
SIGNAL \Inst_top_level|INST_LCD_I2C_UsrLogic|Add1~10_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_LCD_I2C_UsrLogic|Add1~11\ : std_logic;
SIGNAL \Inst_top_level|INST_LCD_I2C_UsrLogic|Add1~12_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_LCD_I2C_UsrLogic|Add1~4_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_LCD_I2C_UsrLogic|Equal1~6_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel~3_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_LCD_I2C_UsrLogic|Add1~7\ : std_logic;
SIGNAL \Inst_top_level|INST_LCD_I2C_UsrLogic|Add1~8_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel~2_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_LCD_I2C_UsrLogic|Add1~13\ : std_logic;
SIGNAL \Inst_top_level|INST_LCD_I2C_UsrLogic|Add1~14_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel~1_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_LCD_I2C_UsrLogic|Equal1~5_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_LCD_I2C_UsrLogic|Equal1~7_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_LCD_I2C_UsrLogic|regBusy~0_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_LCD_I2C_UsrLogic|regBusy~q\ : std_logic;
SIGNAL \Inst_top_level|INST_LCD_I2C_UsrLogic|Selector1~0_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_LCD_I2C_UsrLogic|Selector1~1_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_LCD_I2C_UsrLogic|State.write~q\ : std_logic;
SIGNAL \Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel[7]~0_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_StateMachine|counter[1]~8_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_StateMachine|counter[0]~7_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_StateMachine|counter[2]~10_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_StateMachine|Equal0~0_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_StateMachine|Equal0~2_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_StateMachine|counter[1]~9\ : std_logic;
SIGNAL \Inst_top_level|INST_StateMachine|counter[2]~11\ : std_logic;
SIGNAL \Inst_top_level|INST_StateMachine|counter[3]~13\ : std_logic;
SIGNAL \Inst_top_level|INST_StateMachine|counter[4]~14_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_StateMachine|counter[4]~15\ : std_logic;
SIGNAL \Inst_top_level|INST_StateMachine|counter[5]~16_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_StateMachine|counter[5]~17\ : std_logic;
SIGNAL \Inst_top_level|INST_StateMachine|counter[6]~18_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_StateMachine|Equal0~1_combout\ : std_logic;
SIGNAL \Inst_top_level|Add0~0_combout\ : std_logic;
SIGNAL \Inst_top_level|Inst_clk_Reset_Delay|Cont[1]~19_combout\ : std_logic;
SIGNAL \Inst_top_level|Inst_clk_Reset_Delay|Cont[1]~20\ : std_logic;
SIGNAL \Inst_top_level|Inst_clk_Reset_Delay|Cont[2]~21_combout\ : std_logic;
SIGNAL \Inst_top_level|Inst_clk_Reset_Delay|Cont[2]~22\ : std_logic;
SIGNAL \Inst_top_level|Inst_clk_Reset_Delay|Cont[3]~23_combout\ : std_logic;
SIGNAL \Inst_top_level|Inst_clk_Reset_Delay|Cont[3]~24\ : std_logic;
SIGNAL \Inst_top_level|Inst_clk_Reset_Delay|Cont[4]~25_combout\ : std_logic;
SIGNAL \Inst_top_level|Inst_clk_Reset_Delay|Cont[4]~26\ : std_logic;
SIGNAL \Inst_top_level|Inst_clk_Reset_Delay|Cont[5]~28\ : std_logic;
SIGNAL \Inst_top_level|Inst_clk_Reset_Delay|Cont[6]~29_combout\ : std_logic;
SIGNAL \Inst_top_level|Inst_clk_Reset_Delay|Cont[6]~30\ : std_logic;
SIGNAL \Inst_top_level|Inst_clk_Reset_Delay|Cont[7]~32\ : std_logic;
SIGNAL \Inst_top_level|Inst_clk_Reset_Delay|Cont[8]~33_combout\ : std_logic;
SIGNAL \Inst_top_level|Inst_clk_Reset_Delay|Cont[8]~34\ : std_logic;
SIGNAL \Inst_top_level|Inst_clk_Reset_Delay|Cont[9]~35_combout\ : std_logic;
SIGNAL \Inst_top_level|Inst_clk_Reset_Delay|Cont[9]~36\ : std_logic;
SIGNAL \Inst_top_level|Inst_clk_Reset_Delay|Cont[10]~37_combout\ : std_logic;
SIGNAL \Inst_top_level|Inst_clk_Reset_Delay|Cont[10]~38\ : std_logic;
SIGNAL \Inst_top_level|Inst_clk_Reset_Delay|Cont[11]~39_combout\ : std_logic;
SIGNAL \Inst_top_level|Inst_clk_Reset_Delay|Cont[11]~40\ : std_logic;
SIGNAL \Inst_top_level|Inst_clk_Reset_Delay|Cont[12]~41_combout\ : std_logic;
SIGNAL \Inst_top_level|Inst_clk_Reset_Delay|Cont[12]~42\ : std_logic;
SIGNAL \Inst_top_level|Inst_clk_Reset_Delay|Cont[13]~44\ : std_logic;
SIGNAL \Inst_top_level|Inst_clk_Reset_Delay|Cont[14]~45_combout\ : std_logic;
SIGNAL \Inst_top_level|Inst_clk_Reset_Delay|Cont[13]~43_combout\ : std_logic;
SIGNAL \Inst_top_level|Inst_clk_Reset_Delay|Equal0~5_combout\ : std_logic;
SIGNAL \Inst_top_level|Inst_clk_Reset_Delay|Equal0~4_combout\ : std_logic;
SIGNAL \Inst_top_level|Inst_clk_Reset_Delay|Cont[5]~27_combout\ : std_logic;
SIGNAL \Inst_top_level|Inst_clk_Reset_Delay|Cont[7]~31_combout\ : std_logic;
SIGNAL \Inst_top_level|Inst_clk_Reset_Delay|Equal0~2_combout\ : std_logic;
SIGNAL \Inst_top_level|Inst_clk_Reset_Delay|Equal0~3_combout\ : std_logic;
SIGNAL \Inst_top_level|Inst_clk_Reset_Delay|Equal0~6_combout\ : std_logic;
SIGNAL \Inst_top_level|Inst_clk_Reset_Delay|oRESET~feeder_combout\ : std_logic;
SIGNAL \Inst_top_level|Inst_clk_Reset_Delay|oRESET~q\ : std_logic;
SIGNAL \Inst_top_level|Inst_Key0|btn_cntr[0]~16_combout\ : std_logic;
SIGNAL \GPIO[0]~input_o\ : std_logic;
SIGNAL \Inst_top_level|Inst_Key0|btn_cntr[15]~18_combout\ : std_logic;
SIGNAL \Inst_top_level|Inst_Key0|btn_cntr[0]~17\ : std_logic;
SIGNAL \Inst_top_level|Inst_Key0|btn_cntr[1]~19_combout\ : std_logic;
SIGNAL \Inst_top_level|Inst_Key0|btn_cntr[1]~20\ : std_logic;
SIGNAL \Inst_top_level|Inst_Key0|btn_cntr[2]~21_combout\ : std_logic;
SIGNAL \Inst_top_level|Inst_Key0|btn_cntr[2]~22\ : std_logic;
SIGNAL \Inst_top_level|Inst_Key0|btn_cntr[3]~24\ : std_logic;
SIGNAL \Inst_top_level|Inst_Key0|btn_cntr[4]~25_combout\ : std_logic;
SIGNAL \Inst_top_level|Inst_Key0|btn_cntr[4]~26\ : std_logic;
SIGNAL \Inst_top_level|Inst_Key0|btn_cntr[5]~28\ : std_logic;
SIGNAL \Inst_top_level|Inst_Key0|btn_cntr[6]~30\ : std_logic;
SIGNAL \Inst_top_level|Inst_Key0|btn_cntr[7]~31_combout\ : std_logic;
SIGNAL \Inst_top_level|Inst_Key0|btn_cntr[7]~32\ : std_logic;
SIGNAL \Inst_top_level|Inst_Key0|btn_cntr[8]~33_combout\ : std_logic;
SIGNAL \Inst_top_level|Inst_Key0|btn_cntr[8]~34\ : std_logic;
SIGNAL \Inst_top_level|Inst_Key0|btn_cntr[9]~35_combout\ : std_logic;
SIGNAL \Inst_top_level|Inst_Key0|btn_cntr[9]~36\ : std_logic;
SIGNAL \Inst_top_level|Inst_Key0|btn_cntr[10]~37_combout\ : std_logic;
SIGNAL \Inst_top_level|Inst_Key0|btn_cntr[10]~38\ : std_logic;
SIGNAL \Inst_top_level|Inst_Key0|btn_cntr[11]~39_combout\ : std_logic;
SIGNAL \Inst_top_level|Inst_Key0|Equal0~2_combout\ : std_logic;
SIGNAL \Inst_top_level|Inst_Key0|btn_cntr[11]~40\ : std_logic;
SIGNAL \Inst_top_level|Inst_Key0|btn_cntr[12]~41_combout\ : std_logic;
SIGNAL \Inst_top_level|Inst_Key0|btn_cntr[12]~42\ : std_logic;
SIGNAL \Inst_top_level|Inst_Key0|btn_cntr[13]~43_combout\ : std_logic;
SIGNAL \Inst_top_level|Inst_Key0|btn_cntr[13]~44\ : std_logic;
SIGNAL \Inst_top_level|Inst_Key0|btn_cntr[14]~45_combout\ : std_logic;
SIGNAL \Inst_top_level|Inst_Key0|btn_cntr[14]~46\ : std_logic;
SIGNAL \Inst_top_level|Inst_Key0|btn_cntr[15]~47_combout\ : std_logic;
SIGNAL \Inst_top_level|Inst_Key0|Equal0~3_combout\ : std_logic;
SIGNAL \Inst_top_level|Inst_Key0|btn_cntr[3]~23_combout\ : std_logic;
SIGNAL \Inst_top_level|Inst_Key0|Equal0~0_combout\ : std_logic;
SIGNAL \Inst_top_level|Inst_Key0|Equal0~4_combout\ : std_logic;
SIGNAL \Inst_top_level|Inst_Key0|btn_reg~0_combout\ : std_logic;
SIGNAL \Inst_top_level|Inst_Key0|btn_reg~q\ : std_logic;
SIGNAL \Inst_top_level|BIGReset~combout\ : std_logic;
SIGNAL \Inst_top_level|Add0~1\ : std_logic;
SIGNAL \Inst_top_level|Add0~2_combout\ : std_logic;
SIGNAL \Inst_top_level|Add0~3\ : std_logic;
SIGNAL \Inst_top_level|Add0~4_combout\ : std_logic;
SIGNAL \Inst_top_level|Add0~5\ : std_logic;
SIGNAL \Inst_top_level|Add0~6_combout\ : std_logic;
SIGNAL \Inst_top_level|Add0~7\ : std_logic;
SIGNAL \Inst_top_level|Add0~9\ : std_logic;
SIGNAL \Inst_top_level|Add0~10_combout\ : std_logic;
SIGNAL \Inst_top_level|Add0~11\ : std_logic;
SIGNAL \Inst_top_level|Add0~13\ : std_logic;
SIGNAL \Inst_top_level|Add0~14_combout\ : std_logic;
SIGNAL \Inst_top_level|cnt_5MS~5_combout\ : std_logic;
SIGNAL \Inst_top_level|Add0~15\ : std_logic;
SIGNAL \Inst_top_level|Add0~17\ : std_logic;
SIGNAL \Inst_top_level|Add0~18_combout\ : std_logic;
SIGNAL \Inst_top_level|Add0~19\ : std_logic;
SIGNAL \Inst_top_level|Add0~20_combout\ : std_logic;
SIGNAL \Inst_top_level|Add0~21\ : std_logic;
SIGNAL \Inst_top_level|Add0~22_combout\ : std_logic;
SIGNAL \Inst_top_level|Add0~23\ : std_logic;
SIGNAL \Inst_top_level|Add0~25\ : std_logic;
SIGNAL \Inst_top_level|Add0~26_combout\ : std_logic;
SIGNAL \Inst_top_level|Add0~27\ : std_logic;
SIGNAL \Inst_top_level|Add0~28_combout\ : std_logic;
SIGNAL \Inst_top_level|cnt_5MS~3_combout\ : std_logic;
SIGNAL \Inst_top_level|Equal3~1_combout\ : std_logic;
SIGNAL \Inst_top_level|Add0~12_combout\ : std_logic;
SIGNAL \Inst_top_level|Add0~8_combout\ : std_logic;
SIGNAL \Inst_top_level|cnt_5MS~6_combout\ : std_logic;
SIGNAL \Inst_top_level|Equal3~3_combout\ : std_logic;
SIGNAL \Inst_top_level|Add0~29\ : std_logic;
SIGNAL \Inst_top_level|Add0~31\ : std_logic;
SIGNAL \Inst_top_level|Add0~32_combout\ : std_logic;
SIGNAL \Inst_top_level|cnt_5MS~1_combout\ : std_logic;
SIGNAL \Inst_top_level|Add0~33\ : std_logic;
SIGNAL \Inst_top_level|Add0~34_combout\ : std_logic;
SIGNAL \Inst_top_level|cnt_5MS~0_combout\ : std_logic;
SIGNAL \Inst_top_level|Add0~30_combout\ : std_logic;
SIGNAL \Inst_top_level|cnt_5MS~2_combout\ : std_logic;
SIGNAL \Inst_top_level|Equal3~0_combout\ : std_logic;
SIGNAL \Inst_top_level|Equal3~4_combout\ : std_logic;
SIGNAL \Inst_top_level|Equal3~5_combout\ : std_logic;
SIGNAL \Inst_top_level|clock_en5ms~q\ : std_logic;
SIGNAL \Inst_top_level|INST_StateMachine|current_state.INIT~0_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_StateMachine|current_state.INIT~q\ : std_logic;
SIGNAL \Inst_top_level|INST_DebouncedKey0|btn_cntr[0]~16_combout\ : std_logic;
SIGNAL \Inst_top_level|Inst_Key2|btn_cntr[0]~16_combout\ : std_logic;
SIGNAL \GPIO[4]~input_o\ : std_logic;
SIGNAL \Inst_top_level|Inst_Key2|btn_cntr[2]~18_combout\ : std_logic;
SIGNAL \Inst_top_level|Inst_Key2|btn_cntr[0]~17\ : std_logic;
SIGNAL \Inst_top_level|Inst_Key2|btn_cntr[1]~19_combout\ : std_logic;
SIGNAL \Inst_top_level|Inst_Key2|btn_cntr[1]~20\ : std_logic;
SIGNAL \Inst_top_level|Inst_Key2|btn_cntr[2]~21_combout\ : std_logic;
SIGNAL \Inst_top_level|Inst_Key2|btn_cntr[2]~22\ : std_logic;
SIGNAL \Inst_top_level|Inst_Key2|btn_cntr[3]~23_combout\ : std_logic;
SIGNAL \Inst_top_level|Inst_Key2|Equal0~0_combout\ : std_logic;
SIGNAL \Inst_top_level|Inst_Key2|btn_cntr[3]~24\ : std_logic;
SIGNAL \Inst_top_level|Inst_Key2|btn_cntr[4]~25_combout\ : std_logic;
SIGNAL \Inst_top_level|Inst_Key2|btn_cntr[4]~26\ : std_logic;
SIGNAL \Inst_top_level|Inst_Key2|btn_cntr[5]~27_combout\ : std_logic;
SIGNAL \Inst_top_level|Inst_Key2|btn_cntr[5]~28\ : std_logic;
SIGNAL \Inst_top_level|Inst_Key2|btn_cntr[6]~29_combout\ : std_logic;
SIGNAL \Inst_top_level|Inst_Key2|btn_cntr[6]~30\ : std_logic;
SIGNAL \Inst_top_level|Inst_Key2|btn_cntr[7]~31_combout\ : std_logic;
SIGNAL \Inst_top_level|Inst_Key2|Equal0~1_combout\ : std_logic;
SIGNAL \Inst_top_level|Inst_Key2|btn_cntr[7]~32\ : std_logic;
SIGNAL \Inst_top_level|Inst_Key2|btn_cntr[8]~33_combout\ : std_logic;
SIGNAL \Inst_top_level|Inst_Key2|btn_cntr[8]~34\ : std_logic;
SIGNAL \Inst_top_level|Inst_Key2|btn_cntr[9]~35_combout\ : std_logic;
SIGNAL \Inst_top_level|Inst_Key2|btn_cntr[9]~36\ : std_logic;
SIGNAL \Inst_top_level|Inst_Key2|btn_cntr[10]~37_combout\ : std_logic;
SIGNAL \Inst_top_level|Inst_Key2|Equal0~2_combout\ : std_logic;
SIGNAL \Inst_top_level|Inst_Key2|Equal0~4_combout\ : std_logic;
SIGNAL \Inst_top_level|Inst_Key2|btn_reg~0_combout\ : std_logic;
SIGNAL \Inst_top_level|Inst_Key2|btn_reg~q\ : std_logic;
SIGNAL \Inst_top_level|INST_BTN1Pulse|btn_cntr[0]~16_combout\ : std_logic;
SIGNAL \GPIO[2]~input_o\ : std_logic;
SIGNAL \Inst_top_level|INST_BTN1Pulse|btn_cntr[14]~18_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_BTN1Pulse|btn_cntr[0]~17\ : std_logic;
SIGNAL \Inst_top_level|INST_BTN1Pulse|btn_cntr[1]~19_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_BTN1Pulse|btn_cntr[1]~20\ : std_logic;
SIGNAL \Inst_top_level|INST_BTN1Pulse|btn_cntr[2]~21_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_BTN1Pulse|btn_cntr[2]~22\ : std_logic;
SIGNAL \Inst_top_level|INST_BTN1Pulse|btn_cntr[3]~23_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_BTN1Pulse|Equal0~0_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_BTN1Pulse|btn_cntr[3]~24\ : std_logic;
SIGNAL \Inst_top_level|INST_BTN1Pulse|btn_cntr[4]~25_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_BTN1Pulse|btn_cntr[4]~26\ : std_logic;
SIGNAL \Inst_top_level|INST_BTN1Pulse|btn_cntr[5]~28\ : std_logic;
SIGNAL \Inst_top_level|INST_BTN1Pulse|btn_cntr[6]~30\ : std_logic;
SIGNAL \Inst_top_level|INST_BTN1Pulse|btn_cntr[7]~31_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_BTN1Pulse|btn_cntr[7]~32\ : std_logic;
SIGNAL \Inst_top_level|INST_BTN1Pulse|btn_cntr[8]~33_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_BTN1Pulse|btn_cntr[8]~34\ : std_logic;
SIGNAL \Inst_top_level|INST_BTN1Pulse|btn_cntr[9]~35_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_BTN1Pulse|btn_cntr[9]~36\ : std_logic;
SIGNAL \Inst_top_level|INST_BTN1Pulse|btn_cntr[10]~37_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_BTN1Pulse|btn_cntr[10]~38\ : std_logic;
SIGNAL \Inst_top_level|INST_BTN1Pulse|btn_cntr[11]~39_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_BTN1Pulse|Equal0~2_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_BTN1Pulse|btn_cntr[11]~40\ : std_logic;
SIGNAL \Inst_top_level|INST_BTN1Pulse|btn_cntr[12]~41_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_BTN1Pulse|btn_cntr[12]~42\ : std_logic;
SIGNAL \Inst_top_level|INST_BTN1Pulse|btn_cntr[13]~44\ : std_logic;
SIGNAL \Inst_top_level|INST_BTN1Pulse|btn_cntr[14]~45_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_BTN1Pulse|btn_cntr[14]~46\ : std_logic;
SIGNAL \Inst_top_level|INST_BTN1Pulse|btn_cntr[15]~47_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_BTN1Pulse|Equal0~3_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_BTN1Pulse|Equal0~4_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_BTN1Pulse|btn_reg~0_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_BTN1Pulse|btn_reg~q\ : std_logic;
SIGNAL \Inst_top_level|kp~0_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_DebouncedKey0|btn_cntr[6]~20_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_DebouncedKey0|btn_cntr[0]~17\ : std_logic;
SIGNAL \Inst_top_level|INST_DebouncedKey0|btn_cntr[1]~18_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_DebouncedKey0|btn_cntr[1]~19\ : std_logic;
SIGNAL \Inst_top_level|INST_DebouncedKey0|btn_cntr[2]~21_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_DebouncedKey0|btn_cntr[2]~22\ : std_logic;
SIGNAL \Inst_top_level|INST_DebouncedKey0|btn_cntr[3]~24\ : std_logic;
SIGNAL \Inst_top_level|INST_DebouncedKey0|btn_cntr[4]~25_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_DebouncedKey0|btn_cntr[4]~26\ : std_logic;
SIGNAL \Inst_top_level|INST_DebouncedKey0|btn_cntr[5]~28\ : std_logic;
SIGNAL \Inst_top_level|INST_DebouncedKey0|btn_cntr[6]~30\ : std_logic;
SIGNAL \Inst_top_level|INST_DebouncedKey0|btn_cntr[7]~31_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_DebouncedKey0|btn_cntr[5]~27_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_DebouncedKey0|btn_cntr[6]~29_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_DebouncedKey0|Equal0~1_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_DebouncedKey0|btn_cntr[7]~32\ : std_logic;
SIGNAL \Inst_top_level|INST_DebouncedKey0|btn_cntr[8]~33_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_DebouncedKey0|btn_cntr[8]~34\ : std_logic;
SIGNAL \Inst_top_level|INST_DebouncedKey0|btn_cntr[9]~35_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_DebouncedKey0|btn_cntr[9]~36\ : std_logic;
SIGNAL \Inst_top_level|INST_DebouncedKey0|btn_cntr[10]~37_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_DebouncedKey0|btn_cntr[10]~38\ : std_logic;
SIGNAL \Inst_top_level|INST_DebouncedKey0|btn_cntr[11]~40\ : std_logic;
SIGNAL \Inst_top_level|INST_DebouncedKey0|btn_cntr[12]~41_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_DebouncedKey0|btn_cntr[12]~42\ : std_logic;
SIGNAL \Inst_top_level|INST_DebouncedKey0|btn_cntr[13]~44\ : std_logic;
SIGNAL \Inst_top_level|INST_DebouncedKey0|btn_cntr[14]~45_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_DebouncedKey0|btn_cntr[14]~46\ : std_logic;
SIGNAL \Inst_top_level|INST_DebouncedKey0|btn_cntr[15]~47_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_DebouncedKey0|btn_cntr[13]~43_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_DebouncedKey0|Equal0~3_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_DebouncedKey0|btn_cntr[3]~23_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_DebouncedKey0|Equal0~0_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_DebouncedKey0|Equal0~4_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_DebouncedKey0|btn_reg~0_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_DebouncedKey0|btn_reg~q\ : std_logic;
SIGNAL \Inst_top_level|INST_DebouncedKey0|btn_sync[0]~feeder_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_DebouncedKey0|btn_pulse~0_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_DebouncedKey0|btn_pulse~q\ : std_logic;
SIGNAL \Inst_top_level|INST_StateMachine|current_state.PWM_mode~0_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_StateMachine|current_state.PWM_mode~1_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_StateMachine|current_state.PWM_mode~2_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_StateMachine|current_state.PWM_mode~q\ : std_logic;
SIGNAL \Inst_top_level|INST_StateMachine|current_state.CLOCK_GEN_MODE~0_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_StateMachine|current_state.CLOCK_GEN_MODE~q\ : std_logic;
SIGNAL \Inst_top_level|INST_BTN1Pulse|btn_pulse~0_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_BTN1Pulse|btn_pulse~feeder_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_BTN1Pulse|btn_pulse~q\ : std_logic;
SIGNAL \Inst_top_level|next_pwmstate.PModule2~0_combout\ : std_logic;
SIGNAL \Inst_top_level|next_pwmstate.PModule2~0clkctrl_outclk\ : std_logic;
SIGNAL \Inst_top_level|next_pwmstate.PModule4_1935~combout\ : std_logic;
SIGNAL \Inst_top_level|current_PWMState.PModule4~q\ : std_logic;
SIGNAL \Inst_top_level|next_pwmstate.PModule1_1971~combout\ : std_logic;
SIGNAL \Inst_top_level|current_PWMState.PModule1~0_combout\ : std_logic;
SIGNAL \Inst_top_level|current_PWMState.PModule1~q\ : std_logic;
SIGNAL \Inst_top_level|next_pwmstate.PModule2_1959~combout\ : std_logic;
SIGNAL \Inst_top_level|current_PWMState.PModule2~q\ : std_logic;
SIGNAL \Inst_top_level|next_pwmstate.PModule3_1947~combout\ : std_logic;
SIGNAL \Inst_top_level|current_PWMState.PModule3~q\ : std_logic;
SIGNAL \Inst_top_level|SecondLine[74]~6_combout\ : std_logic;
SIGNAL \Inst_top_level|next_clkgenstate.Module2~0_combout\ : std_logic;
SIGNAL \Inst_top_level|next_clkgenstate.Module2~0clkctrl_outclk\ : std_logic;
SIGNAL \Inst_top_level|next_clkgenstate.Module2_1909~combout\ : std_logic;
SIGNAL \Inst_top_level|current_ClkGenState.Module2~q\ : std_logic;
SIGNAL \Inst_top_level|next_clkgenstate.Module4_1895~combout\ : std_logic;
SIGNAL \Inst_top_level|current_ClkGenState.Module4~q\ : std_logic;
SIGNAL \Inst_top_level|next_clkgenstate.Module1_1923~combout\ : std_logic;
SIGNAL \Inst_top_level|current_ClkGenState.Module1~0_combout\ : std_logic;
SIGNAL \Inst_top_level|current_ClkGenState.Module1~q\ : std_logic;
SIGNAL \Inst_top_level|oLed0~1_combout\ : std_logic;
SIGNAL \Inst_top_level|oLed3~3_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_LCD_I2C_UsrLogic|StateChange~46_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_LCD_I2C_UsrLogic|StateChange~47_combout\ : std_logic;
SIGNAL \Inst_top_level|SecondLine[34]~9_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_LCD_I2C_UsrLogic|StateChange~44_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_LCD_I2C_UsrLogic|StateChange~45_combout\ : std_logic;
SIGNAL \Inst_top_level|Equal2~0_combout\ : std_logic;
SIGNAL \Inst_top_level|oLed1~combout\ : std_logic;
SIGNAL \Inst_top_level|comb~0_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_LCD_I2C_UsrLogic|StateChange~40_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_LCD_I2C_UsrLogic|StateChange~43_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_LCD_I2C_UsrLogic|StateChange~54_combout\ : std_logic;
SIGNAL \Inst_top_level|oLed3~0_combout\ : std_logic;
SIGNAL \Inst_top_level|oLed3~1_combout\ : std_logic;
SIGNAL \Inst_top_level|oLed3~2_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_LCD_I2C_UsrLogic|prev_data[105]~feeder_combout\ : std_logic;
SIGNAL \Inst_top_level|SecondLine[117]~15_combout\ : std_logic;
SIGNAL \Inst_top_level|SecondLine[117]~16_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_LCD_I2C_UsrLogic|StateChange~21_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_LCD_I2C_UsrLogic|StateChange~22_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_LCD_I2C_UsrLogic|StateChange~16_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_LCD_I2C_UsrLogic|StateChange~17_combout\ : std_logic;
SIGNAL \Inst_top_level|SecondLine[74]~19_combout\ : std_logic;
SIGNAL \Inst_top_level|oLed0~0_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_LCD_I2C_UsrLogic|StateChange~12_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_LCD_I2C_UsrLogic|StateChange~13_combout\ : std_logic;
SIGNAL \Inst_top_level|SecondLine[38]~7_combout\ : std_logic;
SIGNAL \Inst_top_level|SecondLine[42]~8_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_LCD_I2C_UsrLogic|prev_data[34]~feeder_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_LCD_I2C_UsrLogic|StateChange~10_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_LCD_I2C_UsrLogic|StateChange~11_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_LCD_I2C_UsrLogic|StateChange~18_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_LCD_I2C_UsrLogic|prev_data[94]~feeder_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_LCD_I2C_UsrLogic|StateChange~19_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_LCD_I2C_UsrLogic|prev_data[102]~feeder_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_LCD_I2C_UsrLogic|StateChange~20_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_LCD_I2C_UsrLogic|StateChange~28_combout\ : std_logic;
SIGNAL \Inst_top_level|PWN_module[1]~1_combout\ : std_logic;
SIGNAL \Inst_top_level|SecondLine[82]~10_combout\ : std_logic;
SIGNAL \Inst_top_level|SecondLine[82]~11_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_LCD_I2C_UsrLogic|StateChange~4_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_LCD_I2C_UsrLogic|prev_data[98]~feeder_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_LCD_I2C_UsrLogic|StateChange~5_combout\ : std_logic;
SIGNAL \Inst_top_level|SecondLine[52]~17_combout\ : std_logic;
SIGNAL \Inst_top_level|SecondLine[52]~18_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_LCD_I2C_UsrLogic|StateChange~2_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_LCD_I2C_UsrLogic|StateChange~3_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_LCD_I2C_UsrLogic|prev_data[17]~feeder_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_LCD_I2C_UsrLogic|StateChange~0_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_LCD_I2C_UsrLogic|StateChange~1_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_LCD_I2C_UsrLogic|StateChange~9_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_LCD_I2C_UsrLogic|StateChange~55_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_LCD_I2C_UsrLogic|Selector2~0_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_LCD_I2C_UsrLogic|State.stop~q\ : std_logic;
SIGNAL \Inst_top_level|INST_LCD_I2C_UsrLogic|Selector0~0_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_LCD_I2C_UsrLogic|State.start~q\ : std_logic;
SIGNAL \Inst_top_level|INST_LCD_I2C_UsrLogic|Counter[0]~1_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_LCD_I2C_UsrLogic|Add0~3\ : std_logic;
SIGNAL \Inst_top_level|INST_LCD_I2C_UsrLogic|Add0~5\ : std_logic;
SIGNAL \Inst_top_level|INST_LCD_I2C_UsrLogic|Add0~7\ : std_logic;
SIGNAL \Inst_top_level|INST_LCD_I2C_UsrLogic|Add0~9\ : std_logic;
SIGNAL \Inst_top_level|INST_LCD_I2C_UsrLogic|Add0~11\ : std_logic;
SIGNAL \Inst_top_level|INST_LCD_I2C_UsrLogic|Add0~12_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_LCD_I2C_UsrLogic|Counter[6]~7_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_LCD_I2C_UsrLogic|Add0~13\ : std_logic;
SIGNAL \Inst_top_level|INST_LCD_I2C_UsrLogic|Add0~15\ : std_logic;
SIGNAL \Inst_top_level|INST_LCD_I2C_UsrLogic|Add0~17\ : std_logic;
SIGNAL \Inst_top_level|INST_LCD_I2C_UsrLogic|Add0~19\ : std_logic;
SIGNAL \Inst_top_level|INST_LCD_I2C_UsrLogic|Add0~20_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_LCD_I2C_UsrLogic|Counter[10]~11_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_LCD_I2C_UsrLogic|Add0~18_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_LCD_I2C_UsrLogic|Counter[9]~10_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_LCD_I2C_UsrLogic|Add0~16_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_LCD_I2C_UsrLogic|Counter[8]~9_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_LCD_I2C_UsrLogic|Equal0~2_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_LCD_I2C_UsrLogic|Add0~14_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_LCD_I2C_UsrLogic|Counter[7]~8_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_LCD_I2C_UsrLogic|Add0~8_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_LCD_I2C_UsrLogic|Counter[4]~5_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_LCD_I2C_UsrLogic|Equal0~1_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_LCD_I2C_UsrLogic|Add0~21\ : std_logic;
SIGNAL \Inst_top_level|INST_LCD_I2C_UsrLogic|Add0~22_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_LCD_I2C_UsrLogic|Counter[11]~12_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_LCD_I2C_UsrLogic|Add0~23\ : std_logic;
SIGNAL \Inst_top_level|INST_LCD_I2C_UsrLogic|Add0~25\ : std_logic;
SIGNAL \Inst_top_level|INST_LCD_I2C_UsrLogic|Add0~26_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_LCD_I2C_UsrLogic|Counter[13]~14_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_LCD_I2C_UsrLogic|Add0~24_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_LCD_I2C_UsrLogic|Counter[12]~13_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_LCD_I2C_UsrLogic|Equal0~3_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_LCD_I2C_UsrLogic|Equal0~4_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_LCD_I2C_UsrLogic|reset~0_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_LCD_I2C_UsrLogic|reset~q\ : std_logic;
SIGNAL \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Add0~3\ : std_logic;
SIGNAL \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Add0~5\ : std_logic;
SIGNAL \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Add0~7\ : std_logic;
SIGNAL \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Add0~9\ : std_logic;
SIGNAL \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Add0~10_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|count~7_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Add0~11\ : std_logic;
SIGNAL \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Add0~12_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|count~6_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Add0~13\ : std_logic;
SIGNAL \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Add0~14_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|count~0_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|count~1_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Equal0~0_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|count~8_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Add0~6_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|count~2_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Equal0~1_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|count~5_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Add0~0_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Add0~4_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|count~3_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Add0~8_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|process_0~0_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|process_0~7_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|process_0~5_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|process_0~8_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Equal0~2_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|LessThan1~0_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|process_0~2_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|process_0~3_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|process_0~4_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|data_clk~0_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|data_clk~q\ : std_logic;
SIGNAL \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Selector29~0_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Selector29~1_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|scl_ena~0_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|scl_ena~1_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|scl_ena~q\ : std_logic;
SIGNAL \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|scl_clk~0_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|scl_clk~q\ : std_logic;
SIGNAL \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|scl~1_combout\ : std_logic;
SIGNAL \CLOCK_50~input_o\ : std_logic;
SIGNAL \CLOCK_50~inputclkctrl_outclk\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|CLOCK_OUT~0_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|CLOCK_OUT~q\ : std_logic;
SIGNAL \Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|bit_cnt[0]~1_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_ADC_I2C_USRLOGIC|Selector16~0_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_ADC_I2C_USRLOGIC|State.read~q\ : std_logic;
SIGNAL \Inst_top_level|INST_ADC_I2C_USRLOGIC|Add0~1\ : std_logic;
SIGNAL \Inst_top_level|INST_ADC_I2C_USRLOGIC|Add0~4\ : std_logic;
SIGNAL \Inst_top_level|INST_ADC_I2C_USRLOGIC|Add0~6_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_ADC_I2C_USRLOGIC|Add0~8_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_ADC_I2C_USRLOGIC|Add0~7\ : std_logic;
SIGNAL \Inst_top_level|INST_ADC_I2C_USRLOGIC|Add0~9_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_ADC_I2C_USRLOGIC|Add0~11_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_ADC_I2C_USRLOGIC|Add0~10\ : std_logic;
SIGNAL \Inst_top_level|INST_ADC_I2C_USRLOGIC|Add0~12_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_ADC_I2C_USRLOGIC|Add0~14_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_ADC_I2C_USRLOGIC|Add0~13\ : std_logic;
SIGNAL \Inst_top_level|INST_ADC_I2C_USRLOGIC|Add0~15_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_ADC_I2C_USRLOGIC|Add0~17_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_ADC_I2C_USRLOGIC|Add0~16\ : std_logic;
SIGNAL \Inst_top_level|INST_ADC_I2C_USRLOGIC|Add0~18_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_ADC_I2C_USRLOGIC|Add0~20_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_ADC_I2C_USRLOGIC|Add0~19\ : std_logic;
SIGNAL \Inst_top_level|INST_ADC_I2C_USRLOGIC|Add0~21_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_ADC_I2C_USRLOGIC|Add0~23_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_ADC_I2C_USRLOGIC|Add0~22\ : std_logic;
SIGNAL \Inst_top_level|INST_ADC_I2C_USRLOGIC|Add0~24_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_ADC_I2C_USRLOGIC|Add0~26_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_ADC_I2C_USRLOGIC|Add0~25\ : std_logic;
SIGNAL \Inst_top_level|INST_ADC_I2C_USRLOGIC|Add0~27_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_ADC_I2C_USRLOGIC|Add0~29_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_ADC_I2C_USRLOGIC|Add0~28\ : std_logic;
SIGNAL \Inst_top_level|INST_ADC_I2C_USRLOGIC|Add0~30_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_ADC_I2C_USRLOGIC|Add0~32_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_ADC_I2C_USRLOGIC|Add0~31\ : std_logic;
SIGNAL \Inst_top_level|INST_ADC_I2C_USRLOGIC|Add0~33_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_ADC_I2C_USRLOGIC|Add0~35_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_ADC_I2C_USRLOGIC|Add0~34\ : std_logic;
SIGNAL \Inst_top_level|INST_ADC_I2C_USRLOGIC|Add0~36_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_ADC_I2C_USRLOGIC|Add0~38_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_ADC_I2C_USRLOGIC|Add0~37\ : std_logic;
SIGNAL \Inst_top_level|INST_ADC_I2C_USRLOGIC|Add0~39_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_ADC_I2C_USRLOGIC|Add0~41_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_ADC_I2C_USRLOGIC|Equal0~3_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_ADC_I2C_USRLOGIC|Add0~0_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_ADC_I2C_USRLOGIC|Add0~2_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_ADC_I2C_USRLOGIC|Equal0~0_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_ADC_I2C_USRLOGIC|Equal0~1_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_ADC_I2C_USRLOGIC|Equal0~4_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_ADC_I2C_USRLOGIC|Selector15~0_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_ADC_I2C_USRLOGIC|State.write~q\ : std_logic;
SIGNAL \Inst_top_level|INST_ADC_I2C_USRLOGIC|Selector18~0_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_ADC_I2C_USRLOGIC|Selector18~2_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_ADC_I2C_USRLOGIC|enable~q\ : std_logic;
SIGNAL \Inst_top_level|INST_ADC_I2C_USRLOGIC|Counter[4]~0_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_ADC_I2C_USRLOGIC|Selector19~1_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_ADC_I2C_USRLOGIC|Selector19~2_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_ADC_I2C_USRLOGIC|rw_sig~q\ : std_logic;
SIGNAL \Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|Add0~1\ : std_logic;
SIGNAL \Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|Add0~3\ : std_logic;
SIGNAL \Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|Add0~4_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|count~3_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|Add0~5\ : std_logic;
SIGNAL \Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|Add0~7\ : std_logic;
SIGNAL \Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|Add0~8_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|count~8_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|Add0~6_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|count~2_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|Equal0~1_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|Add0~0_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|count~5_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|count~4_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|Add0~2_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|Add0~9\ : std_logic;
SIGNAL \Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|Add0~10_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|count~7_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|Add0~11\ : std_logic;
SIGNAL \Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|Add0~13\ : std_logic;
SIGNAL \Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|Add0~14_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|count~0_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|Add0~15\ : std_logic;
SIGNAL \Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|Add0~16_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|count~1_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|Equal0~0_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|count~6_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|Add0~12_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|process_0~0_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|process_0~5_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|process_0~6_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|process_0~8_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|process_0~1_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|process_0~2_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|process_0~3_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|process_0~4_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|Equal0~2_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|LessThan1~0_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|data_clk~0_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|data_clk~q\ : std_logic;
SIGNAL \Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|data_clk_prev~q\ : std_logic;
SIGNAL \Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|addr_rw[0]~3_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|Selector20~0_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|Selector20~2_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|process_1~0_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|state.wr~q\ : std_logic;
SIGNAL \Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|Selector25~0_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|bit_cnt[2]~0_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|state~13_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|state.slv_ack2~q\ : std_logic;
SIGNAL \Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|Selector18~0_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|Selector18~1_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|state.start~q\ : std_logic;
SIGNAL \Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|Selector19~0_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|state.command~q\ : std_logic;
SIGNAL \Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|state~14_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|state.slv_ack1~q\ : std_logic;
SIGNAL \Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|process_1~1_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|Selector21~0_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|Selector21~1_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|state.rd~q\ : std_logic;
SIGNAL \Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|data_rd[7]~2_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|state.mstr_ack~q\ : std_logic;
SIGNAL \Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|Selector22~0_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|state.stop~feeder_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|state.stop~q\ : std_logic;
SIGNAL \Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|Selector17~0_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|state.ready~q\ : std_logic;
SIGNAL \Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|Equal1~0_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|Selector0~2_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|Selector0~4_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|busy~q\ : std_logic;
SIGNAL \Inst_top_level|INST_ADC_I2C_USRLOGIC|regBusy~0_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_ADC_I2C_USRLOGIC|regBusy~q\ : std_logic;
SIGNAL \Inst_top_level|INST_ADC_I2C_USRLOGIC|StateChange~0_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_ADC_I2C_USRLOGIC|Counter[4]~1_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_ADC_I2C_USRLOGIC|State.start~q\ : std_logic;
SIGNAL \Inst_top_level|INST_ADC_I2C_USRLOGIC|reset~0_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_ADC_I2C_USRLOGIC|reset~q\ : std_logic;
SIGNAL \Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|Add1~0_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|Decoder0~1_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|Decoder0~2_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|data_rx[7]~0_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|data_rd[7]~3_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|Decoder0~3_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|data_rx[6]~1_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_PWM0|counter[1]~7_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_PWM0|counter[1]~8\ : std_logic;
SIGNAL \Inst_top_level|INST_PWM0|counter[2]~9_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_PWM0|counter[2]~10\ : std_logic;
SIGNAL \Inst_top_level|INST_PWM0|counter[3]~11_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_PWM0|counter[3]~12\ : std_logic;
SIGNAL \Inst_top_level|INST_PWM0|counter[4]~14\ : std_logic;
SIGNAL \Inst_top_level|INST_PWM0|counter[5]~15_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_PWM0|counter[4]~13_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|Decoder0~8_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|data_rx[1]~6_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_PWM0|counter[0]~21_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_PWM0|LessThan0~1_cout\ : std_logic;
SIGNAL \Inst_top_level|INST_PWM0|LessThan0~3_cout\ : std_logic;
SIGNAL \Inst_top_level|INST_PWM0|LessThan0~5_cout\ : std_logic;
SIGNAL \Inst_top_level|INST_PWM0|LessThan0~7_cout\ : std_logic;
SIGNAL \Inst_top_level|INST_PWM0|LessThan0~9_cout\ : std_logic;
SIGNAL \Inst_top_level|INST_PWM0|LessThan0~11_cout\ : std_logic;
SIGNAL \Inst_top_level|INST_PWM0|LessThan0~13_cout\ : std_logic;
SIGNAL \Inst_top_level|INST_PWM0|LessThan0~14_combout\ : std_logic;
SIGNAL \Inst_top_level|FinaloPWM~combout\ : std_logic;
SIGNAL \Inst_top_level|oLed2~0_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|Selector23~2_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|Selector23~3_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|Selector23~5_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|Selector23~17_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|Selector23~8_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|Selector23~9_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|Selector23~10_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|Selector23~16_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|sda_int~q\ : std_logic;
SIGNAL \Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|Selector29~0_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|Selector29~1_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|scl_clk~0_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|scl_clk~q\ : std_logic;
SIGNAL \Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|Decoder0~0_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|scl_ena~0_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|scl_ena~q\ : std_logic;
SIGNAL \Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|scl~1_combout\ : std_logic;
SIGNAL \Inst_top_level|PWN_module[0]~0_combout\ : std_logic;
SIGNAL \Inst_top_level|Mux0~0_combout\ : std_logic;
SIGNAL \Inst_top_level|Mux0~1_combout\ : std_logic;
SIGNAL \Inst_top_level|Mux1~0_combout\ : std_logic;
SIGNAL \Inst_top_level|Mux0~2_combout\ : std_logic;
SIGNAL \Inst_top_level|Equal2~1_combout\ : std_logic;
SIGNAL \Inst_top_level|Mux5~0_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|bit_cnt\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|data_tx\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|count\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \Inst_top_level|Inst_Key2|btn_cntr\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \Inst_top_level|INST_BTN1Pulse|btn_sync\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \Inst_top_level|INST_BTN1Pulse|btn_cntr\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \Inst_top_level|cnt_5MS\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \Inst_top_level|SecondLine\ : std_logic_vector(127 DOWNTO 0);
SIGNAL \Inst_top_level|FirstLine\ : std_logic_vector(127 DOWNTO 0);
SIGNAL \Inst_top_level|INST_StateMachine|counter\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \Inst_top_level|INST_ADC_I2C_USRLOGIC|byteSel_prev\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \Inst_top_level|INST_ADC_I2C_USRLOGIC|Counter\ : std_logic_vector(13 DOWNTO 0);
SIGNAL \Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|data_tx\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|data_rx\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|data_rd\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|count\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|bit_cnt\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|addr_rw\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \Inst_top_level|INST_LCD_I2C_UsrLogic|prev_data1\ : std_logic_vector(127 DOWNTO 0);
SIGNAL \Inst_top_level|INST_LCD_I2C_UsrLogic|prev_data\ : std_logic_vector(127 DOWNTO 0);
SIGNAL \Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \Inst_top_level|INST_LCD_I2C_UsrLogic|Counter\ : std_logic_vector(13 DOWNTO 0);
SIGNAL \Inst_top_level|Inst_clk_Reset_Delay|Cont\ : std_logic_vector(19 DOWNTO 0);
SIGNAL \Inst_top_level|Inst_Key0|btn_cntr\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \Inst_top_level|INST_DebouncedKey0|btn_sync\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \Inst_top_level|INST_DebouncedKey0|btn_cntr\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \Inst_top_level|INST_PWM0|counter\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \Inst_top_level|INST_CLK_GEN|counter\ : std_logic_vector(16 DOWNTO 0);
SIGNAL \Inst_top_level|INST_CLK_GEN|N\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \Inst_top_level|Inst_Key0|ALT_INV_btn_reg~q\ : std_logic;
SIGNAL \Inst_top_level|ALT_INV_PWN_module[1]~1_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_StateMachine|ALT_INV_current_state.CLOCK_GEN_MODE~q\ : std_logic;
SIGNAL \Inst_top_level|ALT_INV_BIGReset~combout\ : std_logic;
SIGNAL \Inst_top_level|INST_ADC_I2C_USRLOGIC|ALT_INV_Counter[4]~1_combout\ : std_logic;

BEGIN

ww_CLOCK_50 <= CLOCK_50;
ww_CLOCK2_50 <= CLOCK2_50;
ww_CLOCK3_50 <= CLOCK3_50;
ww_KEY <= KEY;
ww_SW <= SW;
HEX0 <= ww_HEX0;
HEX1 <= ww_HEX1;
HEX2 <= ww_HEX2;
HEX3 <= ww_HEX3;
HEX4 <= ww_HEX4;
HEX5 <= ww_HEX5;
HEX6 <= ww_HEX6;
HEX7 <= ww_HEX7;
LEDG <= ww_LEDG;
LEDR <= ww_LEDR;
UART_CTS <= ww_UART_CTS;
ww_UART_RTS <= UART_RTS;
UART_TXD <= ww_UART_TXD;
ww_UART_RXD <= UART_RXD;
IRDA_TXD <= ww_IRDA_TXD;
ww_IRDA_RXD <= IRDA_RXD;
DRAM_ADDR <= ww_DRAM_ADDR;
DRAM_DQM <= ww_DRAM_DQM;
DRAM_WE_N <= ww_DRAM_WE_N;
DRAM_CAS_N <= ww_DRAM_CAS_N;
DRAM_RAS_N <= ww_DRAM_RAS_N;
DRAM_CS_N <= ww_DRAM_CS_N;
DRAM_BA <= ww_DRAM_BA;
DRAM_CLK <= ww_DRAM_CLK;
DRAM_CKE <= ww_DRAM_CKE;
FL_ADDR <= ww_FL_ADDR;
FL_WE_N <= ww_FL_WE_N;
FL_RST_N <= ww_FL_RST_N;
FL_OE_N <= ww_FL_OE_N;
FL_CE_N <= ww_FL_CE_N;
ww_FL_FY <= FL_FY;
FL_WP_N <= ww_FL_WP_N;
SRAM_ADDR <= ww_SRAM_ADDR;
SRAM_UB_N <= ww_SRAM_UB_N;
SRAM_LB_N <= ww_SRAM_LB_N;
SRAM_WE_N <= ww_SRAM_WE_N;
SRAM_CE_N <= ww_SRAM_CE_N;
SRAM_OE_N <= ww_SRAM_OE_N;
OTG_ADDR <= ww_OTG_ADDR;
OTG_CS_N <= ww_OTG_CS_N;
OTG_RD_N <= ww_OTG_RD_N;
OTG_WR_N <= ww_OTG_WR_N;
OTG_RST_N <= ww_OTG_RST_N;
ww_OTG_INT <= OTG_INT;
ww_OTG_DREQ <= OTG_DREQ;
OTG_DACK_N <= ww_OTG_DACK_N;
LCD_ON <= ww_LCD_ON;
LCD_BLON <= ww_LCD_BLON;
LCD_RW <= ww_LCD_RW;
LCD_EN <= ww_LCD_EN;
LCD_RS <= ww_LCD_RS;
ww_SD_WP_N <= SD_WP_N;
I2C_SCLK <= ww_I2C_SCLK;
VGA_CLK <= ww_VGA_CLK;
VGA_HS <= ww_VGA_HS;
VGA_VS <= ww_VGA_VS;
VGA_BLANK_N <= ww_VGA_BLANK_N;
VGA_SYNC_N <= ww_VGA_SYNC_N;
VGA_R <= ww_VGA_R;
VGA_G <= ww_VGA_G;
VGA_B <= ww_VGA_B;
ENET_CMD <= ww_ENET_CMD;
ENET_CS_N <= ww_ENET_CS_N;
ENET_WR_N <= ww_ENET_WR_N;
ENET_RD_N <= ww_ENET_RD_N;
ENET_RST_N <= ww_ENET_RST_N;
ww_ENET_INT <= ENET_INT;
ENET_CLK <= ww_ENET_CLK;
ww_AUD_ADCDAT <= AUD_ADCDAT;
AUD_DACDAT <= ww_AUD_DACDAT;
AUD_XCK <= ww_AUD_XCK;
ww_TD_CLK27 <= TD_CLK27;
ww_TD_DATA <= TD_DATA;
ww_TD_HS <= TD_HS;
ww_TD_VS <= TD_VS;
TD_RESET_N <= ww_TD_RESET_N;
ww_devoe <= devoe;
ww_devclrn <= devclrn;
ww_devpor <= devpor;

\Inst_top_level|INST_CLK_GEN|Mult0|auto_generated|mac_out2_DATAA_bus\ <= (\Inst_top_level|INST_CLK_GEN|Mult0|auto_generated|mac_mult1~DATAOUT17\ & \Inst_top_level|INST_CLK_GEN|Mult0|auto_generated|mac_mult1~DATAOUT16\ & 
\Inst_top_level|INST_CLK_GEN|Mult0|auto_generated|mac_mult1~DATAOUT15\ & \Inst_top_level|INST_CLK_GEN|Mult0|auto_generated|mac_mult1~DATAOUT14\ & \Inst_top_level|INST_CLK_GEN|Mult0|auto_generated|mac_mult1~DATAOUT13\ & 
\Inst_top_level|INST_CLK_GEN|Mult0|auto_generated|mac_mult1~DATAOUT12\ & \Inst_top_level|INST_CLK_GEN|Mult0|auto_generated|mac_mult1~DATAOUT11\ & \Inst_top_level|INST_CLK_GEN|Mult0|auto_generated|mac_mult1~DATAOUT10\ & 
\Inst_top_level|INST_CLK_GEN|Mult0|auto_generated|mac_mult1~DATAOUT9\ & \Inst_top_level|INST_CLK_GEN|Mult0|auto_generated|mac_mult1~DATAOUT8\ & \Inst_top_level|INST_CLK_GEN|Mult0|auto_generated|mac_mult1~DATAOUT7\ & 
\Inst_top_level|INST_CLK_GEN|Mult0|auto_generated|mac_mult1~DATAOUT6\ & \Inst_top_level|INST_CLK_GEN|Mult0|auto_generated|mac_mult1~DATAOUT5\ & \Inst_top_level|INST_CLK_GEN|Mult0|auto_generated|mac_mult1~DATAOUT4\ & 
\Inst_top_level|INST_CLK_GEN|Mult0|auto_generated|mac_mult1~DATAOUT3\ & \Inst_top_level|INST_CLK_GEN|Mult0|auto_generated|mac_mult1~DATAOUT2\ & \Inst_top_level|INST_CLK_GEN|Mult0|auto_generated|mac_mult1~DATAOUT1\ & 
\Inst_top_level|INST_CLK_GEN|Mult0|auto_generated|mac_mult1~dataout\);

\Inst_top_level|INST_CLK_GEN|Mult0|auto_generated|mac_out2~dataout\ <= \Inst_top_level|INST_CLK_GEN|Mult0|auto_generated|mac_out2_DATAOUT_bus\(0);
\Inst_top_level|INST_CLK_GEN|Mult0|auto_generated|mac_out2~DATAOUT1\ <= \Inst_top_level|INST_CLK_GEN|Mult0|auto_generated|mac_out2_DATAOUT_bus\(1);
\Inst_top_level|INST_CLK_GEN|Mult0|auto_generated|mac_out2~DATAOUT2\ <= \Inst_top_level|INST_CLK_GEN|Mult0|auto_generated|mac_out2_DATAOUT_bus\(2);
\Inst_top_level|INST_CLK_GEN|Mult0|auto_generated|mac_out2~DATAOUT3\ <= \Inst_top_level|INST_CLK_GEN|Mult0|auto_generated|mac_out2_DATAOUT_bus\(3);
\Inst_top_level|INST_CLK_GEN|Mult0|auto_generated|mac_out2~DATAOUT4\ <= \Inst_top_level|INST_CLK_GEN|Mult0|auto_generated|mac_out2_DATAOUT_bus\(4);
\Inst_top_level|INST_CLK_GEN|Mult0|auto_generated|mac_out2~DATAOUT5\ <= \Inst_top_level|INST_CLK_GEN|Mult0|auto_generated|mac_out2_DATAOUT_bus\(5);
\Inst_top_level|INST_CLK_GEN|Mult0|auto_generated|mac_out2~DATAOUT6\ <= \Inst_top_level|INST_CLK_GEN|Mult0|auto_generated|mac_out2_DATAOUT_bus\(6);
\Inst_top_level|INST_CLK_GEN|Mult0|auto_generated|mac_out2~DATAOUT7\ <= \Inst_top_level|INST_CLK_GEN|Mult0|auto_generated|mac_out2_DATAOUT_bus\(7);
\Inst_top_level|INST_CLK_GEN|Mult0|auto_generated|mac_out2~DATAOUT8\ <= \Inst_top_level|INST_CLK_GEN|Mult0|auto_generated|mac_out2_DATAOUT_bus\(8);
\Inst_top_level|INST_CLK_GEN|Mult0|auto_generated|mac_out2~DATAOUT9\ <= \Inst_top_level|INST_CLK_GEN|Mult0|auto_generated|mac_out2_DATAOUT_bus\(9);
\Inst_top_level|INST_CLK_GEN|Mult0|auto_generated|mac_out2~DATAOUT10\ <= \Inst_top_level|INST_CLK_GEN|Mult0|auto_generated|mac_out2_DATAOUT_bus\(10);
\Inst_top_level|INST_CLK_GEN|Mult0|auto_generated|mac_out2~DATAOUT11\ <= \Inst_top_level|INST_CLK_GEN|Mult0|auto_generated|mac_out2_DATAOUT_bus\(11);
\Inst_top_level|INST_CLK_GEN|Mult0|auto_generated|mac_out2~DATAOUT12\ <= \Inst_top_level|INST_CLK_GEN|Mult0|auto_generated|mac_out2_DATAOUT_bus\(12);
\Inst_top_level|INST_CLK_GEN|Mult0|auto_generated|mac_out2~DATAOUT13\ <= \Inst_top_level|INST_CLK_GEN|Mult0|auto_generated|mac_out2_DATAOUT_bus\(13);
\Inst_top_level|INST_CLK_GEN|Mult0|auto_generated|mac_out2~DATAOUT14\ <= \Inst_top_level|INST_CLK_GEN|Mult0|auto_generated|mac_out2_DATAOUT_bus\(14);
\Inst_top_level|INST_CLK_GEN|Mult0|auto_generated|mac_out2~DATAOUT15\ <= \Inst_top_level|INST_CLK_GEN|Mult0|auto_generated|mac_out2_DATAOUT_bus\(15);
\Inst_top_level|INST_CLK_GEN|Mult0|auto_generated|mac_out2~DATAOUT16\ <= \Inst_top_level|INST_CLK_GEN|Mult0|auto_generated|mac_out2_DATAOUT_bus\(16);
\Inst_top_level|INST_CLK_GEN|Mult0|auto_generated|mac_out2~DATAOUT17\ <= \Inst_top_level|INST_CLK_GEN|Mult0|auto_generated|mac_out2_DATAOUT_bus\(17);

\Inst_top_level|INST_CLK_GEN|Mult0|auto_generated|mac_mult1_DATAA_bus\ <= (gnd & \Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|data_rd\(7) & \Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|data_rd\(6) & 
\Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|data_rd\(5) & \Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|data_rd\(4) & \Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|data_rd\(3) & 
\Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|data_rd\(2) & \Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|data_rd\(1) & \Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|data_rd\(0));

\Inst_top_level|INST_CLK_GEN|Mult0|auto_generated|mac_mult1_DATAB_bus\ <= (gnd & vcc & gnd & vcc & vcc & vcc & gnd & gnd & gnd);

\Inst_top_level|INST_CLK_GEN|Mult0|auto_generated|mac_mult1~dataout\ <= \Inst_top_level|INST_CLK_GEN|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(0);
\Inst_top_level|INST_CLK_GEN|Mult0|auto_generated|mac_mult1~DATAOUT1\ <= \Inst_top_level|INST_CLK_GEN|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(1);
\Inst_top_level|INST_CLK_GEN|Mult0|auto_generated|mac_mult1~DATAOUT2\ <= \Inst_top_level|INST_CLK_GEN|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(2);
\Inst_top_level|INST_CLK_GEN|Mult0|auto_generated|mac_mult1~DATAOUT3\ <= \Inst_top_level|INST_CLK_GEN|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(3);
\Inst_top_level|INST_CLK_GEN|Mult0|auto_generated|mac_mult1~DATAOUT4\ <= \Inst_top_level|INST_CLK_GEN|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(4);
\Inst_top_level|INST_CLK_GEN|Mult0|auto_generated|mac_mult1~DATAOUT5\ <= \Inst_top_level|INST_CLK_GEN|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(5);
\Inst_top_level|INST_CLK_GEN|Mult0|auto_generated|mac_mult1~DATAOUT6\ <= \Inst_top_level|INST_CLK_GEN|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(6);
\Inst_top_level|INST_CLK_GEN|Mult0|auto_generated|mac_mult1~DATAOUT7\ <= \Inst_top_level|INST_CLK_GEN|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(7);
\Inst_top_level|INST_CLK_GEN|Mult0|auto_generated|mac_mult1~DATAOUT8\ <= \Inst_top_level|INST_CLK_GEN|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(8);
\Inst_top_level|INST_CLK_GEN|Mult0|auto_generated|mac_mult1~DATAOUT9\ <= \Inst_top_level|INST_CLK_GEN|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(9);
\Inst_top_level|INST_CLK_GEN|Mult0|auto_generated|mac_mult1~DATAOUT10\ <= \Inst_top_level|INST_CLK_GEN|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(10);
\Inst_top_level|INST_CLK_GEN|Mult0|auto_generated|mac_mult1~DATAOUT11\ <= \Inst_top_level|INST_CLK_GEN|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(11);
\Inst_top_level|INST_CLK_GEN|Mult0|auto_generated|mac_mult1~DATAOUT12\ <= \Inst_top_level|INST_CLK_GEN|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(12);
\Inst_top_level|INST_CLK_GEN|Mult0|auto_generated|mac_mult1~DATAOUT13\ <= \Inst_top_level|INST_CLK_GEN|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(13);
\Inst_top_level|INST_CLK_GEN|Mult0|auto_generated|mac_mult1~DATAOUT14\ <= \Inst_top_level|INST_CLK_GEN|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(14);
\Inst_top_level|INST_CLK_GEN|Mult0|auto_generated|mac_mult1~DATAOUT15\ <= \Inst_top_level|INST_CLK_GEN|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(15);
\Inst_top_level|INST_CLK_GEN|Mult0|auto_generated|mac_mult1~DATAOUT16\ <= \Inst_top_level|INST_CLK_GEN|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(16);
\Inst_top_level|INST_CLK_GEN|Mult0|auto_generated|mac_mult1~DATAOUT17\ <= \Inst_top_level|INST_CLK_GEN|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(17);

\CLOCK_50~inputclkctrl_INCLK_bus\ <= (vcc & vcc & vcc & \CLOCK_50~input_o\);

\Inst_top_level|clock_en5ms~clkctrl_INCLK_bus\ <= (vcc & vcc & vcc & \Inst_top_level|clock_en5ms~q\);

\Inst_top_level|next_clkgenstate.Module2~0clkctrl_INCLK_bus\ <= (vcc & vcc & vcc & \Inst_top_level|next_clkgenstate.Module2~0_combout\);

\Inst_top_level|next_pwmstate.PModule2~0clkctrl_INCLK_bus\ <= (vcc & vcc & vcc & \Inst_top_level|next_pwmstate.PModule2~0_combout\);
\Inst_top_level|Inst_Key0|ALT_INV_btn_reg~q\ <= NOT \Inst_top_level|Inst_Key0|btn_reg~q\;
\Inst_top_level|ALT_INV_PWN_module[1]~1_combout\ <= NOT \Inst_top_level|PWN_module[1]~1_combout\;
\Inst_top_level|INST_StateMachine|ALT_INV_current_state.CLOCK_GEN_MODE~q\ <= NOT \Inst_top_level|INST_StateMachine|current_state.CLOCK_GEN_MODE~q\;
\Inst_top_level|ALT_INV_BIGReset~combout\ <= NOT \Inst_top_level|BIGReset~combout\;
\Inst_top_level|INST_ADC_I2C_USRLOGIC|ALT_INV_Counter[4]~1_combout\ <= NOT \Inst_top_level|INST_ADC_I2C_USRLOGIC|Counter[4]~1_combout\;

-- Location: FF_X85_Y4_N13
\Inst_top_level|INST_StateMachine|counter[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Inst_top_level|INST_StateMachine|counter[3]~12_combout\,
	ena => \Inst_top_level|INST_StateMachine|Equal0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_top_level|INST_StateMachine|counter\(3));

-- Location: FF_X85_Y4_N21
\Inst_top_level|INST_StateMachine|counter[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Inst_top_level|INST_StateMachine|counter[7]~20_combout\,
	ena => \Inst_top_level|INST_StateMachine|Equal0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_top_level|INST_StateMachine|counter\(7));

-- Location: FF_X62_Y17_N11
\Inst_top_level|Inst_Key0|btn_cntr[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Inst_top_level|Inst_Key0|btn_cntr[5]~27_combout\,
	sclr => \Inst_top_level|Inst_Key0|btn_cntr[15]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_top_level|Inst_Key0|btn_cntr\(5));

-- Location: FF_X62_Y17_N13
\Inst_top_level|Inst_Key0|btn_cntr[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Inst_top_level|Inst_Key0|btn_cntr[6]~29_combout\,
	sclr => \Inst_top_level|Inst_Key0|btn_cntr[15]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_top_level|Inst_Key0|btn_cntr\(6));

-- Location: FF_X69_Y14_N23
\Inst_top_level|Inst_Key2|btn_cntr[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Inst_top_level|Inst_Key2|btn_cntr[11]~39_combout\,
	sclr => \Inst_top_level|Inst_Key2|btn_cntr[2]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_top_level|Inst_Key2|btn_cntr\(11));

-- Location: FF_X69_Y14_N25
\Inst_top_level|Inst_Key2|btn_cntr[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Inst_top_level|Inst_Key2|btn_cntr[12]~41_combout\,
	sclr => \Inst_top_level|Inst_Key2|btn_cntr[2]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_top_level|Inst_Key2|btn_cntr\(12));

-- Location: FF_X69_Y14_N27
\Inst_top_level|Inst_Key2|btn_cntr[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Inst_top_level|Inst_Key2|btn_cntr[13]~43_combout\,
	sclr => \Inst_top_level|Inst_Key2|btn_cntr[2]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_top_level|Inst_Key2|btn_cntr\(13));

-- Location: FF_X69_Y14_N29
\Inst_top_level|Inst_Key2|btn_cntr[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Inst_top_level|Inst_Key2|btn_cntr[14]~45_combout\,
	sclr => \Inst_top_level|Inst_Key2|btn_cntr[2]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_top_level|Inst_Key2|btn_cntr\(14));

-- Location: FF_X69_Y14_N31
\Inst_top_level|Inst_Key2|btn_cntr[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Inst_top_level|Inst_Key2|btn_cntr[15]~47_combout\,
	sclr => \Inst_top_level|Inst_Key2|btn_cntr[2]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_top_level|Inst_Key2|btn_cntr\(15));

-- Location: FF_X66_Y14_N11
\Inst_top_level|INST_BTN1Pulse|btn_cntr[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Inst_top_level|INST_BTN1Pulse|btn_cntr[5]~27_combout\,
	sclr => \Inst_top_level|INST_BTN1Pulse|btn_cntr[14]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_top_level|INST_BTN1Pulse|btn_cntr\(5));

-- Location: FF_X66_Y14_N13
\Inst_top_level|INST_BTN1Pulse|btn_cntr[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Inst_top_level|INST_BTN1Pulse|btn_cntr[6]~29_combout\,
	sclr => \Inst_top_level|INST_BTN1Pulse|btn_cntr[14]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_top_level|INST_BTN1Pulse|btn_cntr\(6));

-- Location: FF_X66_Y14_N27
\Inst_top_level|INST_BTN1Pulse|btn_cntr[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Inst_top_level|INST_BTN1Pulse|btn_cntr[13]~43_combout\,
	sclr => \Inst_top_level|INST_BTN1Pulse|btn_cntr[14]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_top_level|INST_BTN1Pulse|btn_cntr\(13));

-- Location: LCCOMB_X85_Y4_N12
\Inst_top_level|INST_StateMachine|counter[3]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_StateMachine|counter[3]~12_combout\ = (\Inst_top_level|INST_StateMachine|counter\(3) & (\Inst_top_level|INST_StateMachine|counter[2]~11\ $ (GND))) # (!\Inst_top_level|INST_StateMachine|counter\(3) & 
-- (!\Inst_top_level|INST_StateMachine|counter[2]~11\ & VCC))
-- \Inst_top_level|INST_StateMachine|counter[3]~13\ = CARRY((\Inst_top_level|INST_StateMachine|counter\(3) & !\Inst_top_level|INST_StateMachine|counter[2]~11\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_StateMachine|counter\(3),
	datad => VCC,
	cin => \Inst_top_level|INST_StateMachine|counter[2]~11\,
	combout => \Inst_top_level|INST_StateMachine|counter[3]~12_combout\,
	cout => \Inst_top_level|INST_StateMachine|counter[3]~13\);

-- Location: LCCOMB_X85_Y4_N18
\Inst_top_level|INST_StateMachine|counter[6]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_StateMachine|counter[6]~18_combout\ = (\Inst_top_level|INST_StateMachine|counter\(6) & (!\Inst_top_level|INST_StateMachine|counter[5]~17\)) # (!\Inst_top_level|INST_StateMachine|counter\(6) & 
-- ((\Inst_top_level|INST_StateMachine|counter[5]~17\) # (GND)))
-- \Inst_top_level|INST_StateMachine|counter[6]~19\ = CARRY((!\Inst_top_level|INST_StateMachine|counter[5]~17\) # (!\Inst_top_level|INST_StateMachine|counter\(6)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Inst_top_level|INST_StateMachine|counter\(6),
	datad => VCC,
	cin => \Inst_top_level|INST_StateMachine|counter[5]~17\,
	combout => \Inst_top_level|INST_StateMachine|counter[6]~18_combout\,
	cout => \Inst_top_level|INST_StateMachine|counter[6]~19\);

-- Location: LCCOMB_X85_Y4_N20
\Inst_top_level|INST_StateMachine|counter[7]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_StateMachine|counter[7]~20_combout\ = \Inst_top_level|INST_StateMachine|counter[6]~19\ $ (!\Inst_top_level|INST_StateMachine|counter\(7))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \Inst_top_level|INST_StateMachine|counter\(7),
	cin => \Inst_top_level|INST_StateMachine|counter[6]~19\,
	combout => \Inst_top_level|INST_StateMachine|counter[7]~20_combout\);

-- Location: LCCOMB_X62_Y17_N10
\Inst_top_level|Inst_Key0|btn_cntr[5]~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|Inst_Key0|btn_cntr[5]~27_combout\ = (\Inst_top_level|Inst_Key0|btn_cntr\(5) & (!\Inst_top_level|Inst_Key0|btn_cntr[4]~26\)) # (!\Inst_top_level|Inst_Key0|btn_cntr\(5) & ((\Inst_top_level|Inst_Key0|btn_cntr[4]~26\) # (GND)))
-- \Inst_top_level|Inst_Key0|btn_cntr[5]~28\ = CARRY((!\Inst_top_level|Inst_Key0|btn_cntr[4]~26\) # (!\Inst_top_level|Inst_Key0|btn_cntr\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|Inst_Key0|btn_cntr\(5),
	datad => VCC,
	cin => \Inst_top_level|Inst_Key0|btn_cntr[4]~26\,
	combout => \Inst_top_level|Inst_Key0|btn_cntr[5]~27_combout\,
	cout => \Inst_top_level|Inst_Key0|btn_cntr[5]~28\);

-- Location: LCCOMB_X62_Y17_N12
\Inst_top_level|Inst_Key0|btn_cntr[6]~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|Inst_Key0|btn_cntr[6]~29_combout\ = (\Inst_top_level|Inst_Key0|btn_cntr\(6) & (\Inst_top_level|Inst_Key0|btn_cntr[5]~28\ $ (GND))) # (!\Inst_top_level|Inst_Key0|btn_cntr\(6) & (!\Inst_top_level|Inst_Key0|btn_cntr[5]~28\ & VCC))
-- \Inst_top_level|Inst_Key0|btn_cntr[6]~30\ = CARRY((\Inst_top_level|Inst_Key0|btn_cntr\(6) & !\Inst_top_level|Inst_Key0|btn_cntr[5]~28\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|Inst_Key0|btn_cntr\(6),
	datad => VCC,
	cin => \Inst_top_level|Inst_Key0|btn_cntr[5]~28\,
	combout => \Inst_top_level|Inst_Key0|btn_cntr[6]~29_combout\,
	cout => \Inst_top_level|Inst_Key0|btn_cntr[6]~30\);

-- Location: LCCOMB_X69_Y14_N20
\Inst_top_level|Inst_Key2|btn_cntr[10]~37\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|Inst_Key2|btn_cntr[10]~37_combout\ = (\Inst_top_level|Inst_Key2|btn_cntr\(10) & (\Inst_top_level|Inst_Key2|btn_cntr[9]~36\ $ (GND))) # (!\Inst_top_level|Inst_Key2|btn_cntr\(10) & (!\Inst_top_level|Inst_Key2|btn_cntr[9]~36\ & VCC))
-- \Inst_top_level|Inst_Key2|btn_cntr[10]~38\ = CARRY((\Inst_top_level|Inst_Key2|btn_cntr\(10) & !\Inst_top_level|Inst_Key2|btn_cntr[9]~36\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Inst_top_level|Inst_Key2|btn_cntr\(10),
	datad => VCC,
	cin => \Inst_top_level|Inst_Key2|btn_cntr[9]~36\,
	combout => \Inst_top_level|Inst_Key2|btn_cntr[10]~37_combout\,
	cout => \Inst_top_level|Inst_Key2|btn_cntr[10]~38\);

-- Location: LCCOMB_X69_Y14_N22
\Inst_top_level|Inst_Key2|btn_cntr[11]~39\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|Inst_Key2|btn_cntr[11]~39_combout\ = (\Inst_top_level|Inst_Key2|btn_cntr\(11) & (!\Inst_top_level|Inst_Key2|btn_cntr[10]~38\)) # (!\Inst_top_level|Inst_Key2|btn_cntr\(11) & ((\Inst_top_level|Inst_Key2|btn_cntr[10]~38\) # (GND)))
-- \Inst_top_level|Inst_Key2|btn_cntr[11]~40\ = CARRY((!\Inst_top_level|Inst_Key2|btn_cntr[10]~38\) # (!\Inst_top_level|Inst_Key2|btn_cntr\(11)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|Inst_Key2|btn_cntr\(11),
	datad => VCC,
	cin => \Inst_top_level|Inst_Key2|btn_cntr[10]~38\,
	combout => \Inst_top_level|Inst_Key2|btn_cntr[11]~39_combout\,
	cout => \Inst_top_level|Inst_Key2|btn_cntr[11]~40\);

-- Location: LCCOMB_X69_Y14_N24
\Inst_top_level|Inst_Key2|btn_cntr[12]~41\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|Inst_Key2|btn_cntr[12]~41_combout\ = (\Inst_top_level|Inst_Key2|btn_cntr\(12) & (\Inst_top_level|Inst_Key2|btn_cntr[11]~40\ $ (GND))) # (!\Inst_top_level|Inst_Key2|btn_cntr\(12) & (!\Inst_top_level|Inst_Key2|btn_cntr[11]~40\ & VCC))
-- \Inst_top_level|Inst_Key2|btn_cntr[12]~42\ = CARRY((\Inst_top_level|Inst_Key2|btn_cntr\(12) & !\Inst_top_level|Inst_Key2|btn_cntr[11]~40\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Inst_top_level|Inst_Key2|btn_cntr\(12),
	datad => VCC,
	cin => \Inst_top_level|Inst_Key2|btn_cntr[11]~40\,
	combout => \Inst_top_level|Inst_Key2|btn_cntr[12]~41_combout\,
	cout => \Inst_top_level|Inst_Key2|btn_cntr[12]~42\);

-- Location: LCCOMB_X69_Y14_N26
\Inst_top_level|Inst_Key2|btn_cntr[13]~43\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|Inst_Key2|btn_cntr[13]~43_combout\ = (\Inst_top_level|Inst_Key2|btn_cntr\(13) & (!\Inst_top_level|Inst_Key2|btn_cntr[12]~42\)) # (!\Inst_top_level|Inst_Key2|btn_cntr\(13) & ((\Inst_top_level|Inst_Key2|btn_cntr[12]~42\) # (GND)))
-- \Inst_top_level|Inst_Key2|btn_cntr[13]~44\ = CARRY((!\Inst_top_level|Inst_Key2|btn_cntr[12]~42\) # (!\Inst_top_level|Inst_Key2|btn_cntr\(13)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|Inst_Key2|btn_cntr\(13),
	datad => VCC,
	cin => \Inst_top_level|Inst_Key2|btn_cntr[12]~42\,
	combout => \Inst_top_level|Inst_Key2|btn_cntr[13]~43_combout\,
	cout => \Inst_top_level|Inst_Key2|btn_cntr[13]~44\);

-- Location: LCCOMB_X69_Y14_N28
\Inst_top_level|Inst_Key2|btn_cntr[14]~45\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|Inst_Key2|btn_cntr[14]~45_combout\ = (\Inst_top_level|Inst_Key2|btn_cntr\(14) & (\Inst_top_level|Inst_Key2|btn_cntr[13]~44\ $ (GND))) # (!\Inst_top_level|Inst_Key2|btn_cntr\(14) & (!\Inst_top_level|Inst_Key2|btn_cntr[13]~44\ & VCC))
-- \Inst_top_level|Inst_Key2|btn_cntr[14]~46\ = CARRY((\Inst_top_level|Inst_Key2|btn_cntr\(14) & !\Inst_top_level|Inst_Key2|btn_cntr[13]~44\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Inst_top_level|Inst_Key2|btn_cntr\(14),
	datad => VCC,
	cin => \Inst_top_level|Inst_Key2|btn_cntr[13]~44\,
	combout => \Inst_top_level|Inst_Key2|btn_cntr[14]~45_combout\,
	cout => \Inst_top_level|Inst_Key2|btn_cntr[14]~46\);

-- Location: LCCOMB_X69_Y14_N30
\Inst_top_level|Inst_Key2|btn_cntr[15]~47\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|Inst_Key2|btn_cntr[15]~47_combout\ = \Inst_top_level|Inst_Key2|btn_cntr\(15) $ (\Inst_top_level|Inst_Key2|btn_cntr[14]~46\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|Inst_Key2|btn_cntr\(15),
	cin => \Inst_top_level|Inst_Key2|btn_cntr[14]~46\,
	combout => \Inst_top_level|Inst_Key2|btn_cntr[15]~47_combout\);

-- Location: LCCOMB_X66_Y14_N10
\Inst_top_level|INST_BTN1Pulse|btn_cntr[5]~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_BTN1Pulse|btn_cntr[5]~27_combout\ = (\Inst_top_level|INST_BTN1Pulse|btn_cntr\(5) & (!\Inst_top_level|INST_BTN1Pulse|btn_cntr[4]~26\)) # (!\Inst_top_level|INST_BTN1Pulse|btn_cntr\(5) & ((\Inst_top_level|INST_BTN1Pulse|btn_cntr[4]~26\) 
-- # (GND)))
-- \Inst_top_level|INST_BTN1Pulse|btn_cntr[5]~28\ = CARRY((!\Inst_top_level|INST_BTN1Pulse|btn_cntr[4]~26\) # (!\Inst_top_level|INST_BTN1Pulse|btn_cntr\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_BTN1Pulse|btn_cntr\(5),
	datad => VCC,
	cin => \Inst_top_level|INST_BTN1Pulse|btn_cntr[4]~26\,
	combout => \Inst_top_level|INST_BTN1Pulse|btn_cntr[5]~27_combout\,
	cout => \Inst_top_level|INST_BTN1Pulse|btn_cntr[5]~28\);

-- Location: LCCOMB_X66_Y14_N12
\Inst_top_level|INST_BTN1Pulse|btn_cntr[6]~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_BTN1Pulse|btn_cntr[6]~29_combout\ = (\Inst_top_level|INST_BTN1Pulse|btn_cntr\(6) & (\Inst_top_level|INST_BTN1Pulse|btn_cntr[5]~28\ $ (GND))) # (!\Inst_top_level|INST_BTN1Pulse|btn_cntr\(6) & 
-- (!\Inst_top_level|INST_BTN1Pulse|btn_cntr[5]~28\ & VCC))
-- \Inst_top_level|INST_BTN1Pulse|btn_cntr[6]~30\ = CARRY((\Inst_top_level|INST_BTN1Pulse|btn_cntr\(6) & !\Inst_top_level|INST_BTN1Pulse|btn_cntr[5]~28\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_BTN1Pulse|btn_cntr\(6),
	datad => VCC,
	cin => \Inst_top_level|INST_BTN1Pulse|btn_cntr[5]~28\,
	combout => \Inst_top_level|INST_BTN1Pulse|btn_cntr[6]~29_combout\,
	cout => \Inst_top_level|INST_BTN1Pulse|btn_cntr[6]~30\);

-- Location: LCCOMB_X66_Y14_N26
\Inst_top_level|INST_BTN1Pulse|btn_cntr[13]~43\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_BTN1Pulse|btn_cntr[13]~43_combout\ = (\Inst_top_level|INST_BTN1Pulse|btn_cntr\(13) & (!\Inst_top_level|INST_BTN1Pulse|btn_cntr[12]~42\)) # (!\Inst_top_level|INST_BTN1Pulse|btn_cntr\(13) & 
-- ((\Inst_top_level|INST_BTN1Pulse|btn_cntr[12]~42\) # (GND)))
-- \Inst_top_level|INST_BTN1Pulse|btn_cntr[13]~44\ = CARRY((!\Inst_top_level|INST_BTN1Pulse|btn_cntr[12]~42\) # (!\Inst_top_level|INST_BTN1Pulse|btn_cntr\(13)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_BTN1Pulse|btn_cntr\(13),
	datad => VCC,
	cin => \Inst_top_level|INST_BTN1Pulse|btn_cntr[12]~42\,
	combout => \Inst_top_level|INST_BTN1Pulse|btn_cntr[13]~43_combout\,
	cout => \Inst_top_level|INST_BTN1Pulse|btn_cntr[13]~44\);

-- Location: FF_X97_Y3_N13
\Inst_top_level|INST_PWM0|counter[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Inst_top_level|INST_PWM0|counter[7]~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_top_level|INST_PWM0|counter\(7));

-- Location: FF_X97_Y3_N11
\Inst_top_level|INST_PWM0|counter[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Inst_top_level|INST_PWM0|counter[6]~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_top_level|INST_PWM0|counter\(6));

-- Location: LCCOMB_X67_Y10_N30
\Inst_top_level|Add0~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|Add0~16_combout\ = (\Inst_top_level|cnt_5MS\(8) & (\Inst_top_level|Add0~15\ $ (GND))) # (!\Inst_top_level|cnt_5MS\(8) & (!\Inst_top_level|Add0~15\ & VCC))
-- \Inst_top_level|Add0~17\ = CARRY((\Inst_top_level|cnt_5MS\(8) & !\Inst_top_level|Add0~15\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|cnt_5MS\(8),
	datad => VCC,
	cin => \Inst_top_level|Add0~15\,
	combout => \Inst_top_level|Add0~16_combout\,
	cout => \Inst_top_level|Add0~17\);

-- Location: LCCOMB_X67_Y9_N6
\Inst_top_level|Add0~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|Add0~24_combout\ = (\Inst_top_level|cnt_5MS\(12) & (\Inst_top_level|Add0~23\ $ (GND))) # (!\Inst_top_level|cnt_5MS\(12) & (!\Inst_top_level|Add0~23\ & VCC))
-- \Inst_top_level|Add0~25\ = CARRY((\Inst_top_level|cnt_5MS\(12) & !\Inst_top_level|Add0~23\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|cnt_5MS\(12),
	datad => VCC,
	cin => \Inst_top_level|Add0~23\,
	combout => \Inst_top_level|Add0~24_combout\,
	cout => \Inst_top_level|Add0~25\);

-- Location: FF_X66_Y10_N13
\Inst_top_level|Inst_clk_Reset_Delay|Cont[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Inst_top_level|Inst_clk_Reset_Delay|Cont[16]~49_combout\,
	ena => \Inst_top_level|Inst_clk_Reset_Delay|Equal0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_top_level|Inst_clk_Reset_Delay|Cont\(16));

-- Location: FF_X66_Y10_N15
\Inst_top_level|Inst_clk_Reset_Delay|Cont[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Inst_top_level|Inst_clk_Reset_Delay|Cont[17]~51_combout\,
	ena => \Inst_top_level|Inst_clk_Reset_Delay|Equal0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_top_level|Inst_clk_Reset_Delay|Cont\(17));

-- Location: FF_X66_Y10_N17
\Inst_top_level|Inst_clk_Reset_Delay|Cont[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Inst_top_level|Inst_clk_Reset_Delay|Cont[18]~53_combout\,
	ena => \Inst_top_level|Inst_clk_Reset_Delay|Equal0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_top_level|Inst_clk_Reset_Delay|Cont\(18));

-- Location: FF_X66_Y10_N19
\Inst_top_level|Inst_clk_Reset_Delay|Cont[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Inst_top_level|Inst_clk_Reset_Delay|Cont[19]~55_combout\,
	ena => \Inst_top_level|Inst_clk_Reset_Delay|Equal0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_top_level|Inst_clk_Reset_Delay|Cont\(19));

-- Location: FF_X66_Y10_N11
\Inst_top_level|Inst_clk_Reset_Delay|Cont[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Inst_top_level|Inst_clk_Reset_Delay|Cont[15]~47_combout\,
	ena => \Inst_top_level|Inst_clk_Reset_Delay|Equal0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_top_level|Inst_clk_Reset_Delay|Cont\(15));

-- Location: LCCOMB_X92_Y5_N14
\Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Add0~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Add0~14_combout\ = (\Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|count\(7) & (!\Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Add0~13\)) # 
-- (!\Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|count\(7) & ((\Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Add0~13\) # (GND)))
-- \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Add0~15\ = CARRY((!\Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Add0~13\) # (!\Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|count\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|count\(7),
	datad => VCC,
	cin => \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Add0~13\,
	combout => \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Add0~14_combout\,
	cout => \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Add0~15\);

-- Location: LCCOMB_X92_Y5_N16
\Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Add0~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Add0~16_combout\ = \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Add0~15\ $ (!\Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|count\(8))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|count\(8),
	cin => \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Add0~15\,
	combout => \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Add0~16_combout\);

-- Location: FF_X92_Y3_N3
\Inst_top_level|INST_CLK_GEN|N[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Inst_top_level|INST_CLK_GEN|N[3]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_top_level|INST_CLK_GEN|N\(3));

-- Location: FF_X92_Y3_N5
\Inst_top_level|INST_CLK_GEN|N[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Inst_top_level|INST_CLK_GEN|N[4]~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_top_level|INST_CLK_GEN|N\(4));

-- Location: FF_X90_Y4_N25
\Inst_top_level|INST_CLK_GEN|counter[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Inst_top_level|INST_CLK_GEN|counter[4]~25_combout\,
	sclr => \Inst_top_level|INST_CLK_GEN|Equal0~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_top_level|INST_CLK_GEN|counter\(4));

-- Location: FF_X90_Y4_N23
\Inst_top_level|INST_CLK_GEN|counter[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Inst_top_level|INST_CLK_GEN|counter[3]~23_combout\,
	sclr => \Inst_top_level|INST_CLK_GEN|Equal0~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_top_level|INST_CLK_GEN|counter\(3));

-- Location: FF_X92_Y3_N7
\Inst_top_level|INST_CLK_GEN|N[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Inst_top_level|INST_CLK_GEN|N[5]~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_top_level|INST_CLK_GEN|N\(5));

-- Location: FF_X92_Y3_N9
\Inst_top_level|INST_CLK_GEN|N[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Inst_top_level|INST_CLK_GEN|N[6]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_top_level|INST_CLK_GEN|N\(6));

-- Location: FF_X90_Y4_N29
\Inst_top_level|INST_CLK_GEN|counter[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Inst_top_level|INST_CLK_GEN|counter[6]~29_combout\,
	sclr => \Inst_top_level|INST_CLK_GEN|Equal0~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_top_level|INST_CLK_GEN|counter\(6));

-- Location: FF_X90_Y4_N27
\Inst_top_level|INST_CLK_GEN|counter[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Inst_top_level|INST_CLK_GEN|counter[5]~27_combout\,
	sclr => \Inst_top_level|INST_CLK_GEN|Equal0~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_top_level|INST_CLK_GEN|counter\(5));

-- Location: FF_X92_Y3_N11
\Inst_top_level|INST_CLK_GEN|N[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Inst_top_level|INST_CLK_GEN|N[7]~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_top_level|INST_CLK_GEN|N\(7));

-- Location: FF_X92_Y3_N13
\Inst_top_level|INST_CLK_GEN|N[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Inst_top_level|INST_CLK_GEN|N[8]~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_top_level|INST_CLK_GEN|N\(8));

-- Location: FF_X90_Y3_N1
\Inst_top_level|INST_CLK_GEN|counter[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Inst_top_level|INST_CLK_GEN|counter[8]~33_combout\,
	sclr => \Inst_top_level|INST_CLK_GEN|Equal0~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_top_level|INST_CLK_GEN|counter\(8));

-- Location: FF_X90_Y4_N31
\Inst_top_level|INST_CLK_GEN|counter[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Inst_top_level|INST_CLK_GEN|counter[7]~31_combout\,
	sclr => \Inst_top_level|INST_CLK_GEN|Equal0~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_top_level|INST_CLK_GEN|counter\(7));

-- Location: FF_X92_Y3_N15
\Inst_top_level|INST_CLK_GEN|N[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Inst_top_level|INST_CLK_GEN|N[9]~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_top_level|INST_CLK_GEN|N\(9));

-- Location: FF_X92_Y3_N17
\Inst_top_level|INST_CLK_GEN|N[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Inst_top_level|INST_CLK_GEN|N[10]~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_top_level|INST_CLK_GEN|N\(10));

-- Location: FF_X90_Y3_N5
\Inst_top_level|INST_CLK_GEN|counter[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Inst_top_level|INST_CLK_GEN|counter[10]~37_combout\,
	sclr => \Inst_top_level|INST_CLK_GEN|Equal0~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_top_level|INST_CLK_GEN|counter\(10));

-- Location: FF_X90_Y3_N3
\Inst_top_level|INST_CLK_GEN|counter[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Inst_top_level|INST_CLK_GEN|counter[9]~35_combout\,
	sclr => \Inst_top_level|INST_CLK_GEN|Equal0~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_top_level|INST_CLK_GEN|counter\(9));

-- Location: FF_X92_Y3_N19
\Inst_top_level|INST_CLK_GEN|N[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Inst_top_level|INST_CLK_GEN|N[11]~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_top_level|INST_CLK_GEN|N\(11));

-- Location: FF_X92_Y3_N21
\Inst_top_level|INST_CLK_GEN|N[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Inst_top_level|INST_CLK_GEN|N[12]~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_top_level|INST_CLK_GEN|N\(12));

-- Location: FF_X90_Y3_N9
\Inst_top_level|INST_CLK_GEN|counter[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Inst_top_level|INST_CLK_GEN|counter[12]~41_combout\,
	sclr => \Inst_top_level|INST_CLK_GEN|Equal0~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_top_level|INST_CLK_GEN|counter\(12));

-- Location: FF_X90_Y3_N7
\Inst_top_level|INST_CLK_GEN|counter[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Inst_top_level|INST_CLK_GEN|counter[11]~39_combout\,
	sclr => \Inst_top_level|INST_CLK_GEN|Equal0~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_top_level|INST_CLK_GEN|counter\(11));

-- Location: FF_X92_Y3_N23
\Inst_top_level|INST_CLK_GEN|N[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Inst_top_level|INST_CLK_GEN|N[13]~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_top_level|INST_CLK_GEN|N\(13));

-- Location: FF_X92_Y3_N25
\Inst_top_level|INST_CLK_GEN|N[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Inst_top_level|INST_CLK_GEN|N[14]~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_top_level|INST_CLK_GEN|N\(14));

-- Location: FF_X90_Y3_N13
\Inst_top_level|INST_CLK_GEN|counter[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Inst_top_level|INST_CLK_GEN|counter[14]~45_combout\,
	sclr => \Inst_top_level|INST_CLK_GEN|Equal0~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_top_level|INST_CLK_GEN|counter\(14));

-- Location: FF_X90_Y3_N11
\Inst_top_level|INST_CLK_GEN|counter[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Inst_top_level|INST_CLK_GEN|counter[13]~43_combout\,
	sclr => \Inst_top_level|INST_CLK_GEN|Equal0~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_top_level|INST_CLK_GEN|counter\(13));

-- Location: FF_X92_Y3_N27
\Inst_top_level|INST_CLK_GEN|N[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Inst_top_level|INST_CLK_GEN|N[15]~39_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_top_level|INST_CLK_GEN|N\(15));

-- Location: FF_X92_Y3_N29
\Inst_top_level|INST_CLK_GEN|N[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Inst_top_level|INST_CLK_GEN|N[16]~41_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_top_level|INST_CLK_GEN|N\(16));

-- Location: FF_X90_Y3_N17
\Inst_top_level|INST_CLK_GEN|counter[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Inst_top_level|INST_CLK_GEN|counter[16]~49_combout\,
	sclr => \Inst_top_level|INST_CLK_GEN|Equal0~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_top_level|INST_CLK_GEN|counter\(16));

-- Location: FF_X90_Y3_N15
\Inst_top_level|INST_CLK_GEN|counter[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Inst_top_level|INST_CLK_GEN|counter[15]~47_combout\,
	sclr => \Inst_top_level|INST_CLK_GEN|Equal0~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_top_level|INST_CLK_GEN|counter\(15));

-- Location: FF_X92_Y3_N31
\Inst_top_level|INST_CLK_GEN|N[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Inst_top_level|INST_CLK_GEN|N[17]~43_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_top_level|INST_CLK_GEN|N\(17));

-- Location: FF_X90_Y4_N17
\Inst_top_level|INST_CLK_GEN|counter[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Inst_top_level|INST_CLK_GEN|counter[0]~17_combout\,
	sclr => \Inst_top_level|INST_CLK_GEN|Equal0~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_top_level|INST_CLK_GEN|counter\(0));

-- Location: FF_X90_Y4_N19
\Inst_top_level|INST_CLK_GEN|counter[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Inst_top_level|INST_CLK_GEN|counter[1]~19_combout\,
	sclr => \Inst_top_level|INST_CLK_GEN|Equal0~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_top_level|INST_CLK_GEN|counter\(1));

-- Location: FF_X90_Y4_N21
\Inst_top_level|INST_CLK_GEN|counter[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Inst_top_level|INST_CLK_GEN|counter[2]~21_combout\,
	sclr => \Inst_top_level|INST_CLK_GEN|Equal0~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_top_level|INST_CLK_GEN|counter\(2));

-- Location: LCCOMB_X97_Y3_N8
\Inst_top_level|INST_PWM0|counter[5]~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_PWM0|counter[5]~15_combout\ = (\Inst_top_level|INST_PWM0|counter\(5) & (\Inst_top_level|INST_PWM0|counter[4]~14\ $ (GND))) # (!\Inst_top_level|INST_PWM0|counter\(5) & (!\Inst_top_level|INST_PWM0|counter[4]~14\ & VCC))
-- \Inst_top_level|INST_PWM0|counter[5]~16\ = CARRY((\Inst_top_level|INST_PWM0|counter\(5) & !\Inst_top_level|INST_PWM0|counter[4]~14\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Inst_top_level|INST_PWM0|counter\(5),
	datad => VCC,
	cin => \Inst_top_level|INST_PWM0|counter[4]~14\,
	combout => \Inst_top_level|INST_PWM0|counter[5]~15_combout\,
	cout => \Inst_top_level|INST_PWM0|counter[5]~16\);

-- Location: LCCOMB_X97_Y3_N10
\Inst_top_level|INST_PWM0|counter[6]~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_PWM0|counter[6]~17_combout\ = (\Inst_top_level|INST_PWM0|counter\(6) & (!\Inst_top_level|INST_PWM0|counter[5]~16\)) # (!\Inst_top_level|INST_PWM0|counter\(6) & ((\Inst_top_level|INST_PWM0|counter[5]~16\) # (GND)))
-- \Inst_top_level|INST_PWM0|counter[6]~18\ = CARRY((!\Inst_top_level|INST_PWM0|counter[5]~16\) # (!\Inst_top_level|INST_PWM0|counter\(6)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_PWM0|counter\(6),
	datad => VCC,
	cin => \Inst_top_level|INST_PWM0|counter[5]~16\,
	combout => \Inst_top_level|INST_PWM0|counter[6]~17_combout\,
	cout => \Inst_top_level|INST_PWM0|counter[6]~18\);

-- Location: LCCOMB_X97_Y3_N12
\Inst_top_level|INST_PWM0|counter[7]~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_PWM0|counter[7]~19_combout\ = \Inst_top_level|INST_PWM0|counter[6]~18\ $ (!\Inst_top_level|INST_PWM0|counter\(7))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \Inst_top_level|INST_PWM0|counter\(7),
	cin => \Inst_top_level|INST_PWM0|counter[6]~18\,
	combout => \Inst_top_level|INST_PWM0|counter[7]~19_combout\);

-- Location: LCCOMB_X66_Y10_N8
\Inst_top_level|Inst_clk_Reset_Delay|Cont[14]~45\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|Inst_clk_Reset_Delay|Cont[14]~45_combout\ = (\Inst_top_level|Inst_clk_Reset_Delay|Cont\(14) & (!\Inst_top_level|Inst_clk_Reset_Delay|Cont[13]~44\)) # (!\Inst_top_level|Inst_clk_Reset_Delay|Cont\(14) & 
-- ((\Inst_top_level|Inst_clk_Reset_Delay|Cont[13]~44\) # (GND)))
-- \Inst_top_level|Inst_clk_Reset_Delay|Cont[14]~46\ = CARRY((!\Inst_top_level|Inst_clk_Reset_Delay|Cont[13]~44\) # (!\Inst_top_level|Inst_clk_Reset_Delay|Cont\(14)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Inst_top_level|Inst_clk_Reset_Delay|Cont\(14),
	datad => VCC,
	cin => \Inst_top_level|Inst_clk_Reset_Delay|Cont[13]~44\,
	combout => \Inst_top_level|Inst_clk_Reset_Delay|Cont[14]~45_combout\,
	cout => \Inst_top_level|Inst_clk_Reset_Delay|Cont[14]~46\);

-- Location: LCCOMB_X66_Y10_N10
\Inst_top_level|Inst_clk_Reset_Delay|Cont[15]~47\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|Inst_clk_Reset_Delay|Cont[15]~47_combout\ = (\Inst_top_level|Inst_clk_Reset_Delay|Cont\(15) & (\Inst_top_level|Inst_clk_Reset_Delay|Cont[14]~46\ $ (GND))) # (!\Inst_top_level|Inst_clk_Reset_Delay|Cont\(15) & 
-- (!\Inst_top_level|Inst_clk_Reset_Delay|Cont[14]~46\ & VCC))
-- \Inst_top_level|Inst_clk_Reset_Delay|Cont[15]~48\ = CARRY((\Inst_top_level|Inst_clk_Reset_Delay|Cont\(15) & !\Inst_top_level|Inst_clk_Reset_Delay|Cont[14]~46\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|Inst_clk_Reset_Delay|Cont\(15),
	datad => VCC,
	cin => \Inst_top_level|Inst_clk_Reset_Delay|Cont[14]~46\,
	combout => \Inst_top_level|Inst_clk_Reset_Delay|Cont[15]~47_combout\,
	cout => \Inst_top_level|Inst_clk_Reset_Delay|Cont[15]~48\);

-- Location: LCCOMB_X66_Y10_N12
\Inst_top_level|Inst_clk_Reset_Delay|Cont[16]~49\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|Inst_clk_Reset_Delay|Cont[16]~49_combout\ = (\Inst_top_level|Inst_clk_Reset_Delay|Cont\(16) & (!\Inst_top_level|Inst_clk_Reset_Delay|Cont[15]~48\)) # (!\Inst_top_level|Inst_clk_Reset_Delay|Cont\(16) & 
-- ((\Inst_top_level|Inst_clk_Reset_Delay|Cont[15]~48\) # (GND)))
-- \Inst_top_level|Inst_clk_Reset_Delay|Cont[16]~50\ = CARRY((!\Inst_top_level|Inst_clk_Reset_Delay|Cont[15]~48\) # (!\Inst_top_level|Inst_clk_Reset_Delay|Cont\(16)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|Inst_clk_Reset_Delay|Cont\(16),
	datad => VCC,
	cin => \Inst_top_level|Inst_clk_Reset_Delay|Cont[15]~48\,
	combout => \Inst_top_level|Inst_clk_Reset_Delay|Cont[16]~49_combout\,
	cout => \Inst_top_level|Inst_clk_Reset_Delay|Cont[16]~50\);

-- Location: LCCOMB_X66_Y10_N14
\Inst_top_level|Inst_clk_Reset_Delay|Cont[17]~51\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|Inst_clk_Reset_Delay|Cont[17]~51_combout\ = (\Inst_top_level|Inst_clk_Reset_Delay|Cont\(17) & (\Inst_top_level|Inst_clk_Reset_Delay|Cont[16]~50\ $ (GND))) # (!\Inst_top_level|Inst_clk_Reset_Delay|Cont\(17) & 
-- (!\Inst_top_level|Inst_clk_Reset_Delay|Cont[16]~50\ & VCC))
-- \Inst_top_level|Inst_clk_Reset_Delay|Cont[17]~52\ = CARRY((\Inst_top_level|Inst_clk_Reset_Delay|Cont\(17) & !\Inst_top_level|Inst_clk_Reset_Delay|Cont[16]~50\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Inst_top_level|Inst_clk_Reset_Delay|Cont\(17),
	datad => VCC,
	cin => \Inst_top_level|Inst_clk_Reset_Delay|Cont[16]~50\,
	combout => \Inst_top_level|Inst_clk_Reset_Delay|Cont[17]~51_combout\,
	cout => \Inst_top_level|Inst_clk_Reset_Delay|Cont[17]~52\);

-- Location: LCCOMB_X66_Y10_N16
\Inst_top_level|Inst_clk_Reset_Delay|Cont[18]~53\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|Inst_clk_Reset_Delay|Cont[18]~53_combout\ = (\Inst_top_level|Inst_clk_Reset_Delay|Cont\(18) & (!\Inst_top_level|Inst_clk_Reset_Delay|Cont[17]~52\)) # (!\Inst_top_level|Inst_clk_Reset_Delay|Cont\(18) & 
-- ((\Inst_top_level|Inst_clk_Reset_Delay|Cont[17]~52\) # (GND)))
-- \Inst_top_level|Inst_clk_Reset_Delay|Cont[18]~54\ = CARRY((!\Inst_top_level|Inst_clk_Reset_Delay|Cont[17]~52\) # (!\Inst_top_level|Inst_clk_Reset_Delay|Cont\(18)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Inst_top_level|Inst_clk_Reset_Delay|Cont\(18),
	datad => VCC,
	cin => \Inst_top_level|Inst_clk_Reset_Delay|Cont[17]~52\,
	combout => \Inst_top_level|Inst_clk_Reset_Delay|Cont[18]~53_combout\,
	cout => \Inst_top_level|Inst_clk_Reset_Delay|Cont[18]~54\);

-- Location: LCCOMB_X66_Y10_N18
\Inst_top_level|Inst_clk_Reset_Delay|Cont[19]~55\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|Inst_clk_Reset_Delay|Cont[19]~55_combout\ = \Inst_top_level|Inst_clk_Reset_Delay|Cont[18]~54\ $ (!\Inst_top_level|Inst_clk_Reset_Delay|Cont\(19))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \Inst_top_level|Inst_clk_Reset_Delay|Cont\(19),
	cin => \Inst_top_level|Inst_clk_Reset_Delay|Cont[18]~54\,
	combout => \Inst_top_level|Inst_clk_Reset_Delay|Cont[19]~55_combout\);

-- Location: FF_X62_Y20_N23
\Inst_top_level|INST_DebouncedKey0|btn_cntr[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_top_level|clock_en5ms~clkctrl_outclk\,
	d => \Inst_top_level|INST_DebouncedKey0|btn_cntr[11]~39_combout\,
	sclr => \Inst_top_level|INST_DebouncedKey0|btn_cntr[6]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_top_level|INST_DebouncedKey0|btn_cntr\(11));

-- Location: DSPOUT_X93_Y3_N2
\Inst_top_level|INST_CLK_GEN|Mult0|auto_generated|mac_out2\ : cycloneive_mac_out
-- pragma translate_off
GENERIC MAP (
	dataa_width => 18,
	output_clock => "none")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_CLK_GEN|Mult0|auto_generated|mac_out2_DATAA_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \Inst_top_level|INST_CLK_GEN|Mult0|auto_generated|mac_out2_DATAOUT_bus\);

-- Location: LCCOMB_X92_Y3_N2
\Inst_top_level|INST_CLK_GEN|N[3]~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|N[3]~15_combout\ = \Inst_top_level|INST_CLK_GEN|Mult0|auto_generated|mac_out2~DATAOUT3\ $ (VCC)
-- \Inst_top_level|INST_CLK_GEN|N[3]~16\ = CARRY(\Inst_top_level|INST_CLK_GEN|Mult0|auto_generated|mac_out2~DATAOUT3\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Inst_top_level|INST_CLK_GEN|Mult0|auto_generated|mac_out2~DATAOUT3\,
	datad => VCC,
	combout => \Inst_top_level|INST_CLK_GEN|N[3]~15_combout\,
	cout => \Inst_top_level|INST_CLK_GEN|N[3]~16\);

-- Location: LCCOMB_X92_Y3_N4
\Inst_top_level|INST_CLK_GEN|N[4]~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|N[4]~17_combout\ = (\Inst_top_level|INST_CLK_GEN|Mult0|auto_generated|mac_out2~DATAOUT4\ & (\Inst_top_level|INST_CLK_GEN|N[3]~16\ & VCC)) # (!\Inst_top_level|INST_CLK_GEN|Mult0|auto_generated|mac_out2~DATAOUT4\ & 
-- (!\Inst_top_level|INST_CLK_GEN|N[3]~16\))
-- \Inst_top_level|INST_CLK_GEN|N[4]~18\ = CARRY((!\Inst_top_level|INST_CLK_GEN|Mult0|auto_generated|mac_out2~DATAOUT4\ & !\Inst_top_level|INST_CLK_GEN|N[3]~16\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_CLK_GEN|Mult0|auto_generated|mac_out2~DATAOUT4\,
	datad => VCC,
	cin => \Inst_top_level|INST_CLK_GEN|N[3]~16\,
	combout => \Inst_top_level|INST_CLK_GEN|N[4]~17_combout\,
	cout => \Inst_top_level|INST_CLK_GEN|N[4]~18\);

-- Location: LCCOMB_X90_Y4_N16
\Inst_top_level|INST_CLK_GEN|counter[0]~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|counter[0]~17_combout\ = \Inst_top_level|INST_CLK_GEN|counter\(0) $ (VCC)
-- \Inst_top_level|INST_CLK_GEN|counter[0]~18\ = CARRY(\Inst_top_level|INST_CLK_GEN|counter\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Inst_top_level|INST_CLK_GEN|counter\(0),
	datad => VCC,
	combout => \Inst_top_level|INST_CLK_GEN|counter[0]~17_combout\,
	cout => \Inst_top_level|INST_CLK_GEN|counter[0]~18\);

-- Location: LCCOMB_X90_Y4_N18
\Inst_top_level|INST_CLK_GEN|counter[1]~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|counter[1]~19_combout\ = (\Inst_top_level|INST_CLK_GEN|counter\(1) & (!\Inst_top_level|INST_CLK_GEN|counter[0]~18\)) # (!\Inst_top_level|INST_CLK_GEN|counter\(1) & ((\Inst_top_level|INST_CLK_GEN|counter[0]~18\) # (GND)))
-- \Inst_top_level|INST_CLK_GEN|counter[1]~20\ = CARRY((!\Inst_top_level|INST_CLK_GEN|counter[0]~18\) # (!\Inst_top_level|INST_CLK_GEN|counter\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Inst_top_level|INST_CLK_GEN|counter\(1),
	datad => VCC,
	cin => \Inst_top_level|INST_CLK_GEN|counter[0]~18\,
	combout => \Inst_top_level|INST_CLK_GEN|counter[1]~19_combout\,
	cout => \Inst_top_level|INST_CLK_GEN|counter[1]~20\);

-- Location: LCCOMB_X90_Y4_N20
\Inst_top_level|INST_CLK_GEN|counter[2]~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|counter[2]~21_combout\ = (\Inst_top_level|INST_CLK_GEN|counter\(2) & (\Inst_top_level|INST_CLK_GEN|counter[1]~20\ $ (GND))) # (!\Inst_top_level|INST_CLK_GEN|counter\(2) & (!\Inst_top_level|INST_CLK_GEN|counter[1]~20\ & VCC))
-- \Inst_top_level|INST_CLK_GEN|counter[2]~22\ = CARRY((\Inst_top_level|INST_CLK_GEN|counter\(2) & !\Inst_top_level|INST_CLK_GEN|counter[1]~20\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Inst_top_level|INST_CLK_GEN|counter\(2),
	datad => VCC,
	cin => \Inst_top_level|INST_CLK_GEN|counter[1]~20\,
	combout => \Inst_top_level|INST_CLK_GEN|counter[2]~21_combout\,
	cout => \Inst_top_level|INST_CLK_GEN|counter[2]~22\);

-- Location: LCCOMB_X90_Y4_N22
\Inst_top_level|INST_CLK_GEN|counter[3]~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|counter[3]~23_combout\ = (\Inst_top_level|INST_CLK_GEN|counter\(3) & (!\Inst_top_level|INST_CLK_GEN|counter[2]~22\)) # (!\Inst_top_level|INST_CLK_GEN|counter\(3) & ((\Inst_top_level|INST_CLK_GEN|counter[2]~22\) # (GND)))
-- \Inst_top_level|INST_CLK_GEN|counter[3]~24\ = CARRY((!\Inst_top_level|INST_CLK_GEN|counter[2]~22\) # (!\Inst_top_level|INST_CLK_GEN|counter\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_CLK_GEN|counter\(3),
	datad => VCC,
	cin => \Inst_top_level|INST_CLK_GEN|counter[2]~22\,
	combout => \Inst_top_level|INST_CLK_GEN|counter[3]~23_combout\,
	cout => \Inst_top_level|INST_CLK_GEN|counter[3]~24\);

-- Location: LCCOMB_X90_Y4_N24
\Inst_top_level|INST_CLK_GEN|counter[4]~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|counter[4]~25_combout\ = (\Inst_top_level|INST_CLK_GEN|counter\(4) & (\Inst_top_level|INST_CLK_GEN|counter[3]~24\ $ (GND))) # (!\Inst_top_level|INST_CLK_GEN|counter\(4) & (!\Inst_top_level|INST_CLK_GEN|counter[3]~24\ & VCC))
-- \Inst_top_level|INST_CLK_GEN|counter[4]~26\ = CARRY((\Inst_top_level|INST_CLK_GEN|counter\(4) & !\Inst_top_level|INST_CLK_GEN|counter[3]~24\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Inst_top_level|INST_CLK_GEN|counter\(4),
	datad => VCC,
	cin => \Inst_top_level|INST_CLK_GEN|counter[3]~24\,
	combout => \Inst_top_level|INST_CLK_GEN|counter[4]~25_combout\,
	cout => \Inst_top_level|INST_CLK_GEN|counter[4]~26\);

-- Location: LCCOMB_X92_Y3_N6
\Inst_top_level|INST_CLK_GEN|N[5]~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|N[5]~19_combout\ = (\Inst_top_level|INST_CLK_GEN|Mult0|auto_generated|mac_out2~DATAOUT5\ & ((GND) # (!\Inst_top_level|INST_CLK_GEN|N[4]~18\))) # (!\Inst_top_level|INST_CLK_GEN|Mult0|auto_generated|mac_out2~DATAOUT5\ & 
-- (\Inst_top_level|INST_CLK_GEN|N[4]~18\ $ (GND)))
-- \Inst_top_level|INST_CLK_GEN|N[5]~20\ = CARRY((\Inst_top_level|INST_CLK_GEN|Mult0|auto_generated|mac_out2~DATAOUT5\) # (!\Inst_top_level|INST_CLK_GEN|N[4]~18\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Inst_top_level|INST_CLK_GEN|Mult0|auto_generated|mac_out2~DATAOUT5\,
	datad => VCC,
	cin => \Inst_top_level|INST_CLK_GEN|N[4]~18\,
	combout => \Inst_top_level|INST_CLK_GEN|N[5]~19_combout\,
	cout => \Inst_top_level|INST_CLK_GEN|N[5]~20\);

-- Location: LCCOMB_X92_Y3_N8
\Inst_top_level|INST_CLK_GEN|N[6]~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|N[6]~21_combout\ = (\Inst_top_level|INST_CLK_GEN|Mult0|auto_generated|mac_out2~DATAOUT6\ & (!\Inst_top_level|INST_CLK_GEN|N[5]~20\)) # (!\Inst_top_level|INST_CLK_GEN|Mult0|auto_generated|mac_out2~DATAOUT6\ & 
-- ((\Inst_top_level|INST_CLK_GEN|N[5]~20\) # (GND)))
-- \Inst_top_level|INST_CLK_GEN|N[6]~22\ = CARRY((!\Inst_top_level|INST_CLK_GEN|N[5]~20\) # (!\Inst_top_level|INST_CLK_GEN|Mult0|auto_generated|mac_out2~DATAOUT6\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Inst_top_level|INST_CLK_GEN|Mult0|auto_generated|mac_out2~DATAOUT6\,
	datad => VCC,
	cin => \Inst_top_level|INST_CLK_GEN|N[5]~20\,
	combout => \Inst_top_level|INST_CLK_GEN|N[6]~21_combout\,
	cout => \Inst_top_level|INST_CLK_GEN|N[6]~22\);

-- Location: LCCOMB_X90_Y4_N26
\Inst_top_level|INST_CLK_GEN|counter[5]~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|counter[5]~27_combout\ = (\Inst_top_level|INST_CLK_GEN|counter\(5) & (!\Inst_top_level|INST_CLK_GEN|counter[4]~26\)) # (!\Inst_top_level|INST_CLK_GEN|counter\(5) & ((\Inst_top_level|INST_CLK_GEN|counter[4]~26\) # (GND)))
-- \Inst_top_level|INST_CLK_GEN|counter[5]~28\ = CARRY((!\Inst_top_level|INST_CLK_GEN|counter[4]~26\) # (!\Inst_top_level|INST_CLK_GEN|counter\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_CLK_GEN|counter\(5),
	datad => VCC,
	cin => \Inst_top_level|INST_CLK_GEN|counter[4]~26\,
	combout => \Inst_top_level|INST_CLK_GEN|counter[5]~27_combout\,
	cout => \Inst_top_level|INST_CLK_GEN|counter[5]~28\);

-- Location: LCCOMB_X90_Y4_N28
\Inst_top_level|INST_CLK_GEN|counter[6]~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|counter[6]~29_combout\ = (\Inst_top_level|INST_CLK_GEN|counter\(6) & (\Inst_top_level|INST_CLK_GEN|counter[5]~28\ $ (GND))) # (!\Inst_top_level|INST_CLK_GEN|counter\(6) & (!\Inst_top_level|INST_CLK_GEN|counter[5]~28\ & VCC))
-- \Inst_top_level|INST_CLK_GEN|counter[6]~30\ = CARRY((\Inst_top_level|INST_CLK_GEN|counter\(6) & !\Inst_top_level|INST_CLK_GEN|counter[5]~28\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Inst_top_level|INST_CLK_GEN|counter\(6),
	datad => VCC,
	cin => \Inst_top_level|INST_CLK_GEN|counter[5]~28\,
	combout => \Inst_top_level|INST_CLK_GEN|counter[6]~29_combout\,
	cout => \Inst_top_level|INST_CLK_GEN|counter[6]~30\);

-- Location: LCCOMB_X92_Y3_N10
\Inst_top_level|INST_CLK_GEN|N[7]~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|N[7]~23_combout\ = (\Inst_top_level|INST_CLK_GEN|Mult0|auto_generated|mac_out2~DATAOUT7\ & ((GND) # (!\Inst_top_level|INST_CLK_GEN|N[6]~22\))) # (!\Inst_top_level|INST_CLK_GEN|Mult0|auto_generated|mac_out2~DATAOUT7\ & 
-- (\Inst_top_level|INST_CLK_GEN|N[6]~22\ $ (GND)))
-- \Inst_top_level|INST_CLK_GEN|N[7]~24\ = CARRY((\Inst_top_level|INST_CLK_GEN|Mult0|auto_generated|mac_out2~DATAOUT7\) # (!\Inst_top_level|INST_CLK_GEN|N[6]~22\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_CLK_GEN|Mult0|auto_generated|mac_out2~DATAOUT7\,
	datad => VCC,
	cin => \Inst_top_level|INST_CLK_GEN|N[6]~22\,
	combout => \Inst_top_level|INST_CLK_GEN|N[7]~23_combout\,
	cout => \Inst_top_level|INST_CLK_GEN|N[7]~24\);

-- Location: LCCOMB_X92_Y3_N12
\Inst_top_level|INST_CLK_GEN|N[8]~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|N[8]~25_combout\ = (\Inst_top_level|INST_CLK_GEN|Mult0|auto_generated|mac_out2~DATAOUT8\ & (\Inst_top_level|INST_CLK_GEN|N[7]~24\ & VCC)) # (!\Inst_top_level|INST_CLK_GEN|Mult0|auto_generated|mac_out2~DATAOUT8\ & 
-- (!\Inst_top_level|INST_CLK_GEN|N[7]~24\))
-- \Inst_top_level|INST_CLK_GEN|N[8]~26\ = CARRY((!\Inst_top_level|INST_CLK_GEN|Mult0|auto_generated|mac_out2~DATAOUT8\ & !\Inst_top_level|INST_CLK_GEN|N[7]~24\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_CLK_GEN|Mult0|auto_generated|mac_out2~DATAOUT8\,
	datad => VCC,
	cin => \Inst_top_level|INST_CLK_GEN|N[7]~24\,
	combout => \Inst_top_level|INST_CLK_GEN|N[8]~25_combout\,
	cout => \Inst_top_level|INST_CLK_GEN|N[8]~26\);

-- Location: LCCOMB_X90_Y4_N30
\Inst_top_level|INST_CLK_GEN|counter[7]~31\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|counter[7]~31_combout\ = (\Inst_top_level|INST_CLK_GEN|counter\(7) & (!\Inst_top_level|INST_CLK_GEN|counter[6]~30\)) # (!\Inst_top_level|INST_CLK_GEN|counter\(7) & ((\Inst_top_level|INST_CLK_GEN|counter[6]~30\) # (GND)))
-- \Inst_top_level|INST_CLK_GEN|counter[7]~32\ = CARRY((!\Inst_top_level|INST_CLK_GEN|counter[6]~30\) # (!\Inst_top_level|INST_CLK_GEN|counter\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_CLK_GEN|counter\(7),
	datad => VCC,
	cin => \Inst_top_level|INST_CLK_GEN|counter[6]~30\,
	combout => \Inst_top_level|INST_CLK_GEN|counter[7]~31_combout\,
	cout => \Inst_top_level|INST_CLK_GEN|counter[7]~32\);

-- Location: LCCOMB_X90_Y3_N0
\Inst_top_level|INST_CLK_GEN|counter[8]~33\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|counter[8]~33_combout\ = (\Inst_top_level|INST_CLK_GEN|counter\(8) & (\Inst_top_level|INST_CLK_GEN|counter[7]~32\ $ (GND))) # (!\Inst_top_level|INST_CLK_GEN|counter\(8) & (!\Inst_top_level|INST_CLK_GEN|counter[7]~32\ & VCC))
-- \Inst_top_level|INST_CLK_GEN|counter[8]~34\ = CARRY((\Inst_top_level|INST_CLK_GEN|counter\(8) & !\Inst_top_level|INST_CLK_GEN|counter[7]~32\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Inst_top_level|INST_CLK_GEN|counter\(8),
	datad => VCC,
	cin => \Inst_top_level|INST_CLK_GEN|counter[7]~32\,
	combout => \Inst_top_level|INST_CLK_GEN|counter[8]~33_combout\,
	cout => \Inst_top_level|INST_CLK_GEN|counter[8]~34\);

-- Location: LCCOMB_X92_Y3_N14
\Inst_top_level|INST_CLK_GEN|N[9]~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|N[9]~27_combout\ = (\Inst_top_level|INST_CLK_GEN|Mult0|auto_generated|mac_out2~DATAOUT9\ & ((GND) # (!\Inst_top_level|INST_CLK_GEN|N[8]~26\))) # (!\Inst_top_level|INST_CLK_GEN|Mult0|auto_generated|mac_out2~DATAOUT9\ & 
-- (\Inst_top_level|INST_CLK_GEN|N[8]~26\ $ (GND)))
-- \Inst_top_level|INST_CLK_GEN|N[9]~28\ = CARRY((\Inst_top_level|INST_CLK_GEN|Mult0|auto_generated|mac_out2~DATAOUT9\) # (!\Inst_top_level|INST_CLK_GEN|N[8]~26\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Inst_top_level|INST_CLK_GEN|Mult0|auto_generated|mac_out2~DATAOUT9\,
	datad => VCC,
	cin => \Inst_top_level|INST_CLK_GEN|N[8]~26\,
	combout => \Inst_top_level|INST_CLK_GEN|N[9]~27_combout\,
	cout => \Inst_top_level|INST_CLK_GEN|N[9]~28\);

-- Location: LCCOMB_X92_Y3_N16
\Inst_top_level|INST_CLK_GEN|N[10]~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|N[10]~29_combout\ = (\Inst_top_level|INST_CLK_GEN|Mult0|auto_generated|mac_out2~DATAOUT10\ & (!\Inst_top_level|INST_CLK_GEN|N[9]~28\)) # (!\Inst_top_level|INST_CLK_GEN|Mult0|auto_generated|mac_out2~DATAOUT10\ & 
-- ((\Inst_top_level|INST_CLK_GEN|N[9]~28\) # (GND)))
-- \Inst_top_level|INST_CLK_GEN|N[10]~30\ = CARRY((!\Inst_top_level|INST_CLK_GEN|N[9]~28\) # (!\Inst_top_level|INST_CLK_GEN|Mult0|auto_generated|mac_out2~DATAOUT10\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Inst_top_level|INST_CLK_GEN|Mult0|auto_generated|mac_out2~DATAOUT10\,
	datad => VCC,
	cin => \Inst_top_level|INST_CLK_GEN|N[9]~28\,
	combout => \Inst_top_level|INST_CLK_GEN|N[10]~29_combout\,
	cout => \Inst_top_level|INST_CLK_GEN|N[10]~30\);

-- Location: LCCOMB_X90_Y3_N2
\Inst_top_level|INST_CLK_GEN|counter[9]~35\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|counter[9]~35_combout\ = (\Inst_top_level|INST_CLK_GEN|counter\(9) & (!\Inst_top_level|INST_CLK_GEN|counter[8]~34\)) # (!\Inst_top_level|INST_CLK_GEN|counter\(9) & ((\Inst_top_level|INST_CLK_GEN|counter[8]~34\) # (GND)))
-- \Inst_top_level|INST_CLK_GEN|counter[9]~36\ = CARRY((!\Inst_top_level|INST_CLK_GEN|counter[8]~34\) # (!\Inst_top_level|INST_CLK_GEN|counter\(9)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Inst_top_level|INST_CLK_GEN|counter\(9),
	datad => VCC,
	cin => \Inst_top_level|INST_CLK_GEN|counter[8]~34\,
	combout => \Inst_top_level|INST_CLK_GEN|counter[9]~35_combout\,
	cout => \Inst_top_level|INST_CLK_GEN|counter[9]~36\);

-- Location: LCCOMB_X90_Y3_N4
\Inst_top_level|INST_CLK_GEN|counter[10]~37\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|counter[10]~37_combout\ = (\Inst_top_level|INST_CLK_GEN|counter\(10) & (\Inst_top_level|INST_CLK_GEN|counter[9]~36\ $ (GND))) # (!\Inst_top_level|INST_CLK_GEN|counter\(10) & (!\Inst_top_level|INST_CLK_GEN|counter[9]~36\ & 
-- VCC))
-- \Inst_top_level|INST_CLK_GEN|counter[10]~38\ = CARRY((\Inst_top_level|INST_CLK_GEN|counter\(10) & !\Inst_top_level|INST_CLK_GEN|counter[9]~36\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Inst_top_level|INST_CLK_GEN|counter\(10),
	datad => VCC,
	cin => \Inst_top_level|INST_CLK_GEN|counter[9]~36\,
	combout => \Inst_top_level|INST_CLK_GEN|counter[10]~37_combout\,
	cout => \Inst_top_level|INST_CLK_GEN|counter[10]~38\);

-- Location: LCCOMB_X92_Y3_N18
\Inst_top_level|INST_CLK_GEN|N[11]~31\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|N[11]~31_combout\ = (\Inst_top_level|INST_CLK_GEN|Mult0|auto_generated|mac_out2~DATAOUT11\ & ((GND) # (!\Inst_top_level|INST_CLK_GEN|N[10]~30\))) # (!\Inst_top_level|INST_CLK_GEN|Mult0|auto_generated|mac_out2~DATAOUT11\ & 
-- (\Inst_top_level|INST_CLK_GEN|N[10]~30\ $ (GND)))
-- \Inst_top_level|INST_CLK_GEN|N[11]~32\ = CARRY((\Inst_top_level|INST_CLK_GEN|Mult0|auto_generated|mac_out2~DATAOUT11\) # (!\Inst_top_level|INST_CLK_GEN|N[10]~30\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_CLK_GEN|Mult0|auto_generated|mac_out2~DATAOUT11\,
	datad => VCC,
	cin => \Inst_top_level|INST_CLK_GEN|N[10]~30\,
	combout => \Inst_top_level|INST_CLK_GEN|N[11]~31_combout\,
	cout => \Inst_top_level|INST_CLK_GEN|N[11]~32\);

-- Location: LCCOMB_X92_Y3_N20
\Inst_top_level|INST_CLK_GEN|N[12]~33\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|N[12]~33_combout\ = (\Inst_top_level|INST_CLK_GEN|Mult0|auto_generated|mac_out2~DATAOUT12\ & (!\Inst_top_level|INST_CLK_GEN|N[11]~32\)) # (!\Inst_top_level|INST_CLK_GEN|Mult0|auto_generated|mac_out2~DATAOUT12\ & 
-- ((\Inst_top_level|INST_CLK_GEN|N[11]~32\) # (GND)))
-- \Inst_top_level|INST_CLK_GEN|N[12]~34\ = CARRY((!\Inst_top_level|INST_CLK_GEN|N[11]~32\) # (!\Inst_top_level|INST_CLK_GEN|Mult0|auto_generated|mac_out2~DATAOUT12\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Inst_top_level|INST_CLK_GEN|Mult0|auto_generated|mac_out2~DATAOUT12\,
	datad => VCC,
	cin => \Inst_top_level|INST_CLK_GEN|N[11]~32\,
	combout => \Inst_top_level|INST_CLK_GEN|N[12]~33_combout\,
	cout => \Inst_top_level|INST_CLK_GEN|N[12]~34\);

-- Location: LCCOMB_X90_Y3_N6
\Inst_top_level|INST_CLK_GEN|counter[11]~39\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|counter[11]~39_combout\ = (\Inst_top_level|INST_CLK_GEN|counter\(11) & (!\Inst_top_level|INST_CLK_GEN|counter[10]~38\)) # (!\Inst_top_level|INST_CLK_GEN|counter\(11) & ((\Inst_top_level|INST_CLK_GEN|counter[10]~38\) # (GND)))
-- \Inst_top_level|INST_CLK_GEN|counter[11]~40\ = CARRY((!\Inst_top_level|INST_CLK_GEN|counter[10]~38\) # (!\Inst_top_level|INST_CLK_GEN|counter\(11)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_CLK_GEN|counter\(11),
	datad => VCC,
	cin => \Inst_top_level|INST_CLK_GEN|counter[10]~38\,
	combout => \Inst_top_level|INST_CLK_GEN|counter[11]~39_combout\,
	cout => \Inst_top_level|INST_CLK_GEN|counter[11]~40\);

-- Location: LCCOMB_X90_Y3_N8
\Inst_top_level|INST_CLK_GEN|counter[12]~41\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|counter[12]~41_combout\ = (\Inst_top_level|INST_CLK_GEN|counter\(12) & (\Inst_top_level|INST_CLK_GEN|counter[11]~40\ $ (GND))) # (!\Inst_top_level|INST_CLK_GEN|counter\(12) & (!\Inst_top_level|INST_CLK_GEN|counter[11]~40\ & 
-- VCC))
-- \Inst_top_level|INST_CLK_GEN|counter[12]~42\ = CARRY((\Inst_top_level|INST_CLK_GEN|counter\(12) & !\Inst_top_level|INST_CLK_GEN|counter[11]~40\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Inst_top_level|INST_CLK_GEN|counter\(12),
	datad => VCC,
	cin => \Inst_top_level|INST_CLK_GEN|counter[11]~40\,
	combout => \Inst_top_level|INST_CLK_GEN|counter[12]~41_combout\,
	cout => \Inst_top_level|INST_CLK_GEN|counter[12]~42\);

-- Location: LCCOMB_X92_Y3_N22
\Inst_top_level|INST_CLK_GEN|N[13]~35\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|N[13]~35_combout\ = (\Inst_top_level|INST_CLK_GEN|Mult0|auto_generated|mac_out2~DATAOUT13\ & (\Inst_top_level|INST_CLK_GEN|N[12]~34\ $ (GND))) # (!\Inst_top_level|INST_CLK_GEN|Mult0|auto_generated|mac_out2~DATAOUT13\ & 
-- (!\Inst_top_level|INST_CLK_GEN|N[12]~34\ & VCC))
-- \Inst_top_level|INST_CLK_GEN|N[13]~36\ = CARRY((\Inst_top_level|INST_CLK_GEN|Mult0|auto_generated|mac_out2~DATAOUT13\ & !\Inst_top_level|INST_CLK_GEN|N[12]~34\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Inst_top_level|INST_CLK_GEN|Mult0|auto_generated|mac_out2~DATAOUT13\,
	datad => VCC,
	cin => \Inst_top_level|INST_CLK_GEN|N[12]~34\,
	combout => \Inst_top_level|INST_CLK_GEN|N[13]~35_combout\,
	cout => \Inst_top_level|INST_CLK_GEN|N[13]~36\);

-- Location: LCCOMB_X92_Y3_N24
\Inst_top_level|INST_CLK_GEN|N[14]~37\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|N[14]~37_combout\ = (\Inst_top_level|INST_CLK_GEN|Mult0|auto_generated|mac_out2~DATAOUT14\ & (!\Inst_top_level|INST_CLK_GEN|N[13]~36\)) # (!\Inst_top_level|INST_CLK_GEN|Mult0|auto_generated|mac_out2~DATAOUT14\ & 
-- ((\Inst_top_level|INST_CLK_GEN|N[13]~36\) # (GND)))
-- \Inst_top_level|INST_CLK_GEN|N[14]~38\ = CARRY((!\Inst_top_level|INST_CLK_GEN|N[13]~36\) # (!\Inst_top_level|INST_CLK_GEN|Mult0|auto_generated|mac_out2~DATAOUT14\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Inst_top_level|INST_CLK_GEN|Mult0|auto_generated|mac_out2~DATAOUT14\,
	datad => VCC,
	cin => \Inst_top_level|INST_CLK_GEN|N[13]~36\,
	combout => \Inst_top_level|INST_CLK_GEN|N[14]~37_combout\,
	cout => \Inst_top_level|INST_CLK_GEN|N[14]~38\);

-- Location: LCCOMB_X90_Y3_N10
\Inst_top_level|INST_CLK_GEN|counter[13]~43\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|counter[13]~43_combout\ = (\Inst_top_level|INST_CLK_GEN|counter\(13) & (!\Inst_top_level|INST_CLK_GEN|counter[12]~42\)) # (!\Inst_top_level|INST_CLK_GEN|counter\(13) & ((\Inst_top_level|INST_CLK_GEN|counter[12]~42\) # (GND)))
-- \Inst_top_level|INST_CLK_GEN|counter[13]~44\ = CARRY((!\Inst_top_level|INST_CLK_GEN|counter[12]~42\) # (!\Inst_top_level|INST_CLK_GEN|counter\(13)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_CLK_GEN|counter\(13),
	datad => VCC,
	cin => \Inst_top_level|INST_CLK_GEN|counter[12]~42\,
	combout => \Inst_top_level|INST_CLK_GEN|counter[13]~43_combout\,
	cout => \Inst_top_level|INST_CLK_GEN|counter[13]~44\);

-- Location: LCCOMB_X90_Y3_N12
\Inst_top_level|INST_CLK_GEN|counter[14]~45\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|counter[14]~45_combout\ = (\Inst_top_level|INST_CLK_GEN|counter\(14) & (\Inst_top_level|INST_CLK_GEN|counter[13]~44\ $ (GND))) # (!\Inst_top_level|INST_CLK_GEN|counter\(14) & (!\Inst_top_level|INST_CLK_GEN|counter[13]~44\ & 
-- VCC))
-- \Inst_top_level|INST_CLK_GEN|counter[14]~46\ = CARRY((\Inst_top_level|INST_CLK_GEN|counter\(14) & !\Inst_top_level|INST_CLK_GEN|counter[13]~44\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_CLK_GEN|counter\(14),
	datad => VCC,
	cin => \Inst_top_level|INST_CLK_GEN|counter[13]~44\,
	combout => \Inst_top_level|INST_CLK_GEN|counter[14]~45_combout\,
	cout => \Inst_top_level|INST_CLK_GEN|counter[14]~46\);

-- Location: LCCOMB_X92_Y3_N26
\Inst_top_level|INST_CLK_GEN|N[15]~39\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|N[15]~39_combout\ = (\Inst_top_level|INST_CLK_GEN|Mult0|auto_generated|mac_out2~DATAOUT15\ & (\Inst_top_level|INST_CLK_GEN|N[14]~38\ $ (GND))) # (!\Inst_top_level|INST_CLK_GEN|Mult0|auto_generated|mac_out2~DATAOUT15\ & 
-- (!\Inst_top_level|INST_CLK_GEN|N[14]~38\ & VCC))
-- \Inst_top_level|INST_CLK_GEN|N[15]~40\ = CARRY((\Inst_top_level|INST_CLK_GEN|Mult0|auto_generated|mac_out2~DATAOUT15\ & !\Inst_top_level|INST_CLK_GEN|N[14]~38\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_CLK_GEN|Mult0|auto_generated|mac_out2~DATAOUT15\,
	datad => VCC,
	cin => \Inst_top_level|INST_CLK_GEN|N[14]~38\,
	combout => \Inst_top_level|INST_CLK_GEN|N[15]~39_combout\,
	cout => \Inst_top_level|INST_CLK_GEN|N[15]~40\);

-- Location: LCCOMB_X92_Y3_N28
\Inst_top_level|INST_CLK_GEN|N[16]~41\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|N[16]~41_combout\ = (\Inst_top_level|INST_CLK_GEN|Mult0|auto_generated|mac_out2~DATAOUT16\ & (!\Inst_top_level|INST_CLK_GEN|N[15]~40\)) # (!\Inst_top_level|INST_CLK_GEN|Mult0|auto_generated|mac_out2~DATAOUT16\ & 
-- ((\Inst_top_level|INST_CLK_GEN|N[15]~40\) # (GND)))
-- \Inst_top_level|INST_CLK_GEN|N[16]~42\ = CARRY((!\Inst_top_level|INST_CLK_GEN|N[15]~40\) # (!\Inst_top_level|INST_CLK_GEN|Mult0|auto_generated|mac_out2~DATAOUT16\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_CLK_GEN|Mult0|auto_generated|mac_out2~DATAOUT16\,
	datad => VCC,
	cin => \Inst_top_level|INST_CLK_GEN|N[15]~40\,
	combout => \Inst_top_level|INST_CLK_GEN|N[16]~41_combout\,
	cout => \Inst_top_level|INST_CLK_GEN|N[16]~42\);

-- Location: LCCOMB_X90_Y3_N14
\Inst_top_level|INST_CLK_GEN|counter[15]~47\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|counter[15]~47_combout\ = (\Inst_top_level|INST_CLK_GEN|counter\(15) & (!\Inst_top_level|INST_CLK_GEN|counter[14]~46\)) # (!\Inst_top_level|INST_CLK_GEN|counter\(15) & ((\Inst_top_level|INST_CLK_GEN|counter[14]~46\) # (GND)))
-- \Inst_top_level|INST_CLK_GEN|counter[15]~48\ = CARRY((!\Inst_top_level|INST_CLK_GEN|counter[14]~46\) # (!\Inst_top_level|INST_CLK_GEN|counter\(15)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Inst_top_level|INST_CLK_GEN|counter\(15),
	datad => VCC,
	cin => \Inst_top_level|INST_CLK_GEN|counter[14]~46\,
	combout => \Inst_top_level|INST_CLK_GEN|counter[15]~47_combout\,
	cout => \Inst_top_level|INST_CLK_GEN|counter[15]~48\);

-- Location: LCCOMB_X90_Y3_N16
\Inst_top_level|INST_CLK_GEN|counter[16]~49\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|counter[16]~49_combout\ = \Inst_top_level|INST_CLK_GEN|counter[15]~48\ $ (!\Inst_top_level|INST_CLK_GEN|counter\(16))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \Inst_top_level|INST_CLK_GEN|counter\(16),
	cin => \Inst_top_level|INST_CLK_GEN|counter[15]~48\,
	combout => \Inst_top_level|INST_CLK_GEN|counter[16]~49_combout\);

-- Location: LCCOMB_X92_Y3_N30
\Inst_top_level|INST_CLK_GEN|N[17]~43\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|N[17]~43_combout\ = \Inst_top_level|INST_CLK_GEN|N[16]~42\ $ (!\Inst_top_level|INST_CLK_GEN|Mult0|auto_generated|mac_out2~DATAOUT17\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \Inst_top_level|INST_CLK_GEN|Mult0|auto_generated|mac_out2~DATAOUT17\,
	cin => \Inst_top_level|INST_CLK_GEN|N[16]~42\,
	combout => \Inst_top_level|INST_CLK_GEN|N[17]~43_combout\);

-- Location: LCCOMB_X62_Y20_N22
\Inst_top_level|INST_DebouncedKey0|btn_cntr[11]~39\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_DebouncedKey0|btn_cntr[11]~39_combout\ = (\Inst_top_level|INST_DebouncedKey0|btn_cntr\(11) & (!\Inst_top_level|INST_DebouncedKey0|btn_cntr[10]~38\)) # (!\Inst_top_level|INST_DebouncedKey0|btn_cntr\(11) & 
-- ((\Inst_top_level|INST_DebouncedKey0|btn_cntr[10]~38\) # (GND)))
-- \Inst_top_level|INST_DebouncedKey0|btn_cntr[11]~40\ = CARRY((!\Inst_top_level|INST_DebouncedKey0|btn_cntr[10]~38\) # (!\Inst_top_level|INST_DebouncedKey0|btn_cntr\(11)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_DebouncedKey0|btn_cntr\(11),
	datad => VCC,
	cin => \Inst_top_level|INST_DebouncedKey0|btn_cntr[10]~38\,
	combout => \Inst_top_level|INST_DebouncedKey0|btn_cntr[11]~39_combout\,
	cout => \Inst_top_level|INST_DebouncedKey0|btn_cntr[11]~40\);

-- Location: LCCOMB_X91_Y2_N6
\Inst_top_level|INST_LCD_I2C_UsrLogic|Add0~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_LCD_I2C_UsrLogic|Add0~4_combout\ = (\Inst_top_level|INST_LCD_I2C_UsrLogic|Counter\(2) & (\Inst_top_level|INST_LCD_I2C_UsrLogic|Add0~3\ $ (GND))) # (!\Inst_top_level|INST_LCD_I2C_UsrLogic|Counter\(2) & ((GND) # 
-- (!\Inst_top_level|INST_LCD_I2C_UsrLogic|Add0~3\)))
-- \Inst_top_level|INST_LCD_I2C_UsrLogic|Add0~5\ = CARRY((!\Inst_top_level|INST_LCD_I2C_UsrLogic|Add0~3\) # (!\Inst_top_level|INST_LCD_I2C_UsrLogic|Counter\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010101011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_LCD_I2C_UsrLogic|Counter\(2),
	datad => VCC,
	cin => \Inst_top_level|INST_LCD_I2C_UsrLogic|Add0~3\,
	combout => \Inst_top_level|INST_LCD_I2C_UsrLogic|Add0~4_combout\,
	cout => \Inst_top_level|INST_LCD_I2C_UsrLogic|Add0~5\);

-- Location: LCCOMB_X91_Y2_N8
\Inst_top_level|INST_LCD_I2C_UsrLogic|Add0~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_LCD_I2C_UsrLogic|Add0~6_combout\ = (\Inst_top_level|INST_LCD_I2C_UsrLogic|Counter\(3) & (!\Inst_top_level|INST_LCD_I2C_UsrLogic|Add0~5\)) # (!\Inst_top_level|INST_LCD_I2C_UsrLogic|Counter\(3) & 
-- (\Inst_top_level|INST_LCD_I2C_UsrLogic|Add0~5\ & VCC))
-- \Inst_top_level|INST_LCD_I2C_UsrLogic|Add0~7\ = CARRY((\Inst_top_level|INST_LCD_I2C_UsrLogic|Counter\(3) & !\Inst_top_level|INST_LCD_I2C_UsrLogic|Add0~5\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101000001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_LCD_I2C_UsrLogic|Counter\(3),
	datad => VCC,
	cin => \Inst_top_level|INST_LCD_I2C_UsrLogic|Add0~5\,
	combout => \Inst_top_level|INST_LCD_I2C_UsrLogic|Add0~6_combout\,
	cout => \Inst_top_level|INST_LCD_I2C_UsrLogic|Add0~7\);

-- Location: LCCOMB_X91_Y2_N12
\Inst_top_level|INST_LCD_I2C_UsrLogic|Add0~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_LCD_I2C_UsrLogic|Add0~10_combout\ = (\Inst_top_level|INST_LCD_I2C_UsrLogic|Counter\(5) & (!\Inst_top_level|INST_LCD_I2C_UsrLogic|Add0~9\)) # (!\Inst_top_level|INST_LCD_I2C_UsrLogic|Counter\(5) & 
-- (\Inst_top_level|INST_LCD_I2C_UsrLogic|Add0~9\ & VCC))
-- \Inst_top_level|INST_LCD_I2C_UsrLogic|Add0~11\ = CARRY((\Inst_top_level|INST_LCD_I2C_UsrLogic|Counter\(5) & !\Inst_top_level|INST_LCD_I2C_UsrLogic|Add0~9\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101000001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_LCD_I2C_UsrLogic|Counter\(5),
	datad => VCC,
	cin => \Inst_top_level|INST_LCD_I2C_UsrLogic|Add0~9\,
	combout => \Inst_top_level|INST_LCD_I2C_UsrLogic|Add0~10_combout\,
	cout => \Inst_top_level|INST_LCD_I2C_UsrLogic|Add0~11\);

-- Location: DSPMULT_X93_Y3_N0
\Inst_top_level|INST_CLK_GEN|Mult0|auto_generated|mac_mult1\ : cycloneive_mac_mult
-- pragma translate_off
GENERIC MAP (
	dataa_clock => "0",
	dataa_width => 9,
	datab_clock => "0",
	datab_width => 9,
	signa_clock => "none",
	signb_clock => "none")
-- pragma translate_on
PORT MAP (
	signa => VCC,
	signb => VCC,
	clk => \CLOCK_50~inputclkctrl_outclk\,
	aclr => GND,
	ena => VCC,
	dataa => \Inst_top_level|INST_CLK_GEN|Mult0|auto_generated|mac_mult1_DATAA_bus\,
	datab => \Inst_top_level|INST_CLK_GEN|Mult0|auto_generated|mac_mult1_DATAB_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \Inst_top_level|INST_CLK_GEN|Mult0|auto_generated|mac_mult1_DATAOUT_bus\);

-- Location: LCCOMB_X90_Y1_N6
\Inst_top_level|INST_ADC_I2C_USRLOGIC|Add0~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_ADC_I2C_USRLOGIC|Add0~3_combout\ = (\Inst_top_level|INST_ADC_I2C_USRLOGIC|Counter\(1) & (!\Inst_top_level|INST_ADC_I2C_USRLOGIC|Add0~1\)) # (!\Inst_top_level|INST_ADC_I2C_USRLOGIC|Counter\(1) & 
-- (\Inst_top_level|INST_ADC_I2C_USRLOGIC|Add0~1\ & VCC))
-- \Inst_top_level|INST_ADC_I2C_USRLOGIC|Add0~4\ = CARRY((\Inst_top_level|INST_ADC_I2C_USRLOGIC|Counter\(1) & !\Inst_top_level|INST_ADC_I2C_USRLOGIC|Add0~1\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101000001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_ADC_I2C_USRLOGIC|Counter\(1),
	datad => VCC,
	cin => \Inst_top_level|INST_ADC_I2C_USRLOGIC|Add0~1\,
	combout => \Inst_top_level|INST_ADC_I2C_USRLOGIC|Add0~3_combout\,
	cout => \Inst_top_level|INST_ADC_I2C_USRLOGIC|Add0~4\);

-- Location: LCCOMB_X63_Y17_N26
\Inst_top_level|Inst_Key0|Equal0~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|Inst_Key0|Equal0~1_combout\ = (((!\Inst_top_level|Inst_Key0|btn_cntr\(6)) # (!\Inst_top_level|Inst_Key0|btn_cntr\(5))) # (!\Inst_top_level|Inst_Key0|btn_cntr\(7))) # (!\Inst_top_level|Inst_Key0|btn_cntr\(4))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|Inst_Key0|btn_cntr\(4),
	datab => \Inst_top_level|Inst_Key0|btn_cntr\(7),
	datac => \Inst_top_level|Inst_Key0|btn_cntr\(5),
	datad => \Inst_top_level|Inst_Key0|btn_cntr\(6),
	combout => \Inst_top_level|Inst_Key0|Equal0~1_combout\);

-- Location: LCCOMB_X70_Y14_N6
\Inst_top_level|Inst_Key2|Equal0~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|Inst_Key2|Equal0~3_combout\ = (((!\Inst_top_level|Inst_Key2|btn_cntr\(14)) # (!\Inst_top_level|Inst_Key2|btn_cntr\(13))) # (!\Inst_top_level|Inst_Key2|btn_cntr\(15))) # (!\Inst_top_level|Inst_Key2|btn_cntr\(12))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|Inst_Key2|btn_cntr\(12),
	datab => \Inst_top_level|Inst_Key2|btn_cntr\(15),
	datac => \Inst_top_level|Inst_Key2|btn_cntr\(13),
	datad => \Inst_top_level|Inst_Key2|btn_cntr\(14),
	combout => \Inst_top_level|Inst_Key2|Equal0~3_combout\);

-- Location: LCCOMB_X65_Y14_N26
\Inst_top_level|INST_BTN1Pulse|Equal0~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_BTN1Pulse|Equal0~1_combout\ = (((!\Inst_top_level|INST_BTN1Pulse|btn_cntr\(5)) # (!\Inst_top_level|INST_BTN1Pulse|btn_cntr\(7))) # (!\Inst_top_level|INST_BTN1Pulse|btn_cntr\(6))) # (!\Inst_top_level|INST_BTN1Pulse|btn_cntr\(4))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_BTN1Pulse|btn_cntr\(4),
	datab => \Inst_top_level|INST_BTN1Pulse|btn_cntr\(6),
	datac => \Inst_top_level|INST_BTN1Pulse|btn_cntr\(7),
	datad => \Inst_top_level|INST_BTN1Pulse|btn_cntr\(5),
	combout => \Inst_top_level|INST_BTN1Pulse|Equal0~1_combout\);

-- Location: FF_X67_Y9_N23
\Inst_top_level|cnt_5MS[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Inst_top_level|cnt_5MS~4_combout\,
	clrn => \Inst_top_level|ALT_INV_BIGReset~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_top_level|cnt_5MS\(12));

-- Location: FF_X67_Y10_N31
\Inst_top_level|cnt_5MS[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Inst_top_level|Add0~16_combout\,
	clrn => \Inst_top_level|ALT_INV_BIGReset~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_top_level|cnt_5MS\(8));

-- Location: LCCOMB_X67_Y10_N12
\Inst_top_level|Equal3~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|Equal3~2_combout\ = (!\Inst_top_level|cnt_5MS\(9) & (\Inst_top_level|cnt_5MS\(7) & (!\Inst_top_level|cnt_5MS\(8) & !\Inst_top_level|cnt_5MS\(10))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|cnt_5MS\(9),
	datab => \Inst_top_level|cnt_5MS\(7),
	datac => \Inst_top_level|cnt_5MS\(8),
	datad => \Inst_top_level|cnt_5MS\(10),
	combout => \Inst_top_level|Equal3~2_combout\);

-- Location: FF_X87_Y5_N17
\Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|sda_int\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Selector23~13_combout\,
	clrn => \Inst_top_level|INST_LCD_I2C_UsrLogic|reset~q\,
	ena => \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|process_1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|sda_int~q\);

-- Location: FF_X97_Y3_N25
\Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|data_rd[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|data_rx\(5),
	clrn => \Inst_top_level|INST_ADC_I2C_USRLOGIC|reset~q\,
	sload => VCC,
	ena => \Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|data_rd[7]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|data_rd\(5));

-- Location: FF_X97_Y3_N23
\Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|data_rd[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|data_rx\(4),
	clrn => \Inst_top_level|INST_ADC_I2C_USRLOGIC|reset~q\,
	sload => VCC,
	ena => \Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|data_rd[7]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|data_rd\(4));

-- Location: FF_X97_Y3_N21
\Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|data_rd[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|data_rx\(3),
	clrn => \Inst_top_level|INST_ADC_I2C_USRLOGIC|reset~q\,
	sload => VCC,
	ena => \Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|data_rd[7]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|data_rd\(3));

-- Location: FF_X97_Y3_N19
\Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|data_rd[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|data_rx\(2),
	clrn => \Inst_top_level|INST_ADC_I2C_USRLOGIC|reset~q\,
	sload => VCC,
	ena => \Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|data_rd[7]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|data_rd\(2));

-- Location: FF_X97_Y3_N15
\Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|data_rd[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|data_rx\(0),
	clrn => \Inst_top_level|INST_ADC_I2C_USRLOGIC|reset~q\,
	sload => VCC,
	ena => \Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|data_rd[7]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|data_rd\(0));

-- Location: LCCOMB_X67_Y9_N22
\Inst_top_level|cnt_5MS~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|cnt_5MS~4_combout\ = (\Inst_top_level|Add0~24_combout\ & (((!\Inst_top_level|cnt_5MS\(2)) # (!\Inst_top_level|Equal3~4_combout\)) # (!\Inst_top_level|cnt_5MS\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|cnt_5MS\(1),
	datab => \Inst_top_level|Equal3~4_combout\,
	datac => \Inst_top_level|cnt_5MS\(2),
	datad => \Inst_top_level|Add0~24_combout\,
	combout => \Inst_top_level|cnt_5MS~4_combout\);

-- Location: LCCOMB_X66_Y10_N30
\Inst_top_level|Inst_clk_Reset_Delay|Equal0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|Inst_clk_Reset_Delay|Equal0~0_combout\ = (\Inst_top_level|Inst_clk_Reset_Delay|Cont\(16) & (\Inst_top_level|Inst_clk_Reset_Delay|Cont\(19) & (\Inst_top_level|Inst_clk_Reset_Delay|Cont\(17) & 
-- \Inst_top_level|Inst_clk_Reset_Delay|Cont\(18))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|Inst_clk_Reset_Delay|Cont\(16),
	datab => \Inst_top_level|Inst_clk_Reset_Delay|Cont\(19),
	datac => \Inst_top_level|Inst_clk_Reset_Delay|Cont\(17),
	datad => \Inst_top_level|Inst_clk_Reset_Delay|Cont\(18),
	combout => \Inst_top_level|Inst_clk_Reset_Delay|Equal0~0_combout\);

-- Location: FF_X66_Y11_N13
\Inst_top_level|Inst_clk_Reset_Delay|Cont[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Inst_top_level|Inst_clk_Reset_Delay|Cont[0]~57_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_top_level|Inst_clk_Reset_Delay|Cont\(0));

-- Location: LCCOMB_X66_Y11_N10
\Inst_top_level|Inst_clk_Reset_Delay|Equal0~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|Inst_clk_Reset_Delay|Equal0~1_combout\ = (\Inst_top_level|Inst_clk_Reset_Delay|Cont\(0) & (\Inst_top_level|Inst_clk_Reset_Delay|Cont\(2) & (\Inst_top_level|Inst_clk_Reset_Delay|Cont\(1) & \Inst_top_level|Inst_clk_Reset_Delay|Cont\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|Inst_clk_Reset_Delay|Cont\(0),
	datab => \Inst_top_level|Inst_clk_Reset_Delay|Cont\(2),
	datac => \Inst_top_level|Inst_clk_Reset_Delay|Cont\(1),
	datad => \Inst_top_level|Inst_clk_Reset_Delay|Cont\(3),
	combout => \Inst_top_level|Inst_clk_Reset_Delay|Equal0~1_combout\);

-- Location: FF_X91_Y5_N17
\Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|stretch\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|stretch~0_combout\,
	clrn => \Inst_top_level|INST_LCD_I2C_UsrLogic|reset~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|stretch~q\);

-- Location: FF_X90_Y5_N31
\Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|count[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|count~3_combout\,
	clrn => \Inst_top_level|INST_LCD_I2C_UsrLogic|reset~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|count\(2));

-- Location: LCCOMB_X91_Y5_N12
\Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|process_0~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|process_0~1_combout\ = (((!\Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Add0~4_combout\ & !\Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Add0~2_combout\)) # 
-- (!\Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|count~0_combout\)) # (!\Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|process_0~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011111101111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Add0~4_combout\,
	datab => \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|process_0~0_combout\,
	datac => \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|count~0_combout\,
	datad => \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Add0~2_combout\,
	combout => \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|process_0~1_combout\);

-- Location: LCCOMB_X90_Y5_N12
\Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|process_0~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|process_0~6_combout\ = (\Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Add0~16_combout\) # ((\Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Equal0~0_combout\ & 
-- (\Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|count\(0) & \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Equal0~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Add0~16_combout\,
	datab => \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Equal0~0_combout\,
	datac => \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|count\(0),
	datad => \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Equal0~1_combout\,
	combout => \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|process_0~6_combout\);

-- Location: LCCOMB_X88_Y1_N20
\Inst_top_level|INST_LCD_I2C_UsrLogic|Mux4~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux4~0_combout\ = (!\Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(3) & (\Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(2) $ (((\Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(1)) # 
-- (\Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(0))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000110110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(1),
	datab => \Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(2),
	datac => \Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(0),
	datad => \Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(3),
	combout => \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux4~0_combout\);

-- Location: LCCOMB_X87_Y4_N16
\Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~34_combout\ = (!\Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(1) & (!\Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(2) & (!\Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(0) & 
-- !\Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(1),
	datab => \Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(2),
	datac => \Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(0),
	datad => \Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(3),
	combout => \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~34_combout\);

-- Location: LCCOMB_X88_Y1_N14
\Inst_top_level|INST_LCD_I2C_UsrLogic|Mux4~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux4~1_combout\ = (\Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(4) & ((\Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(6) & ((\Inst_top_level|INST_LCD_I2C_UsrLogic|Mux4~0_combout\))) # 
-- (!\Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(6) & (!\Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~34_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~34_combout\,
	datab => \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux4~0_combout\,
	datac => \Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(4),
	datad => \Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(6),
	combout => \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux4~1_combout\);

-- Location: LCCOMB_X88_Y1_N8
\Inst_top_level|INST_LCD_I2C_UsrLogic|Mux4~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux4~2_combout\ = (\Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(7)) # (\Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(6) $ (((\Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(5) & 
-- \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux4~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011111111101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(7),
	datab => \Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(5),
	datac => \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux4~1_combout\,
	datad => \Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(6),
	combout => \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux4~2_combout\);

-- Location: LCCOMB_X88_Y5_N16
\Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Selector23~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Selector23~2_combout\ = (\Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|bit_cnt\(1) & (((\Inst_top_level|INST_LCD_I2C_UsrLogic|Mux4~2_combout\ & 
-- \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|bit_cnt\(0))))) # (!\Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|bit_cnt\(1) & ((\Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(0)) # 
-- ((!\Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|bit_cnt\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010001010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|bit_cnt\(1),
	datab => \Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(0),
	datac => \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux4~2_combout\,
	datad => \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|bit_cnt\(0),
	combout => \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Selector23~2_combout\);

-- Location: LCCOMB_X89_Y5_N6
\Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Selector20~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Selector20~0_combout\ = (\Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|state.slv_ack2~q\ & \Inst_top_level|INST_LCD_I2C_UsrLogic|enable~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|state.slv_ack2~q\,
	datad => \Inst_top_level|INST_LCD_I2C_UsrLogic|enable~q\,
	combout => \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Selector20~0_combout\);

-- Location: LCCOMB_X90_Y5_N26
\Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Selector23~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Selector23~3_combout\ = ((\Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|state.mstr_ack~q\) # ((\Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|state.slv_ack2~q\ & 
-- !\Inst_top_level|INST_LCD_I2C_UsrLogic|enable~q\))) # (!\Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|state.ready~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111111011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|state.slv_ack2~q\,
	datab => \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|state.ready~q\,
	datac => \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|state.mstr_ack~q\,
	datad => \Inst_top_level|INST_LCD_I2C_UsrLogic|enable~q\,
	combout => \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Selector23~3_combout\);

-- Location: LCCOMB_X89_Y5_N2
\Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Selector23~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Selector23~4_combout\ = (!\Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|sda_int~q\ & ((\Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Selector21~0_combout\) # 
-- ((\Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|state.stop~q\) # (\Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Selector23~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010101010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|sda_int~q\,
	datab => \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Selector21~0_combout\,
	datac => \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|state.stop~q\,
	datad => \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Selector23~3_combout\,
	combout => \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Selector23~4_combout\);

-- Location: LCCOMB_X89_Y6_N6
\Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Selector23~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Selector23~5_combout\ = (\Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|state.command~q\ & (\Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|bit_cnt\(1) $ 
-- (!\Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|bit_cnt\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|bit_cnt\(1),
	datac => \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|bit_cnt\(0),
	datad => \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|state.command~q\,
	combout => \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Selector23~5_combout\);

-- Location: LCCOMB_X89_Y6_N16
\Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Selector23~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Selector23~6_combout\ = (!\Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|bit_cnt\(0) & ((\Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Selector23~5_combout\) # 
-- ((\Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|state.start~q\ & \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|bit_cnt\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Selector23~5_combout\,
	datab => \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|state.start~q\,
	datac => \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|bit_cnt\(0),
	datad => \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|bit_cnt\(2),
	combout => \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Selector23~6_combout\);

-- Location: LCCOMB_X86_Y4_N30
\Inst_top_level|INST_LCD_I2C_UsrLogic|Mux3~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux3~34_combout\ = \Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(0) $ (\Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(0),
	datad => \Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(1),
	combout => \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux3~34_combout\);

-- Location: LCCOMB_X85_Y5_N0
\Inst_top_level|INST_LCD_I2C_UsrLogic|Mux1~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux1~38_combout\ = (\Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(4) & (((\Inst_top_level|INST_StateMachine|current_state.INIT~q\)))) # (!\Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(4) & 
-- (\Inst_top_level|FirstLine\(70) & (\Inst_top_level|INST_LCD_I2C_UsrLogic|Mux3~34_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|FirstLine\(70),
	datab => \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux3~34_combout\,
	datac => \Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(4),
	datad => \Inst_top_level|INST_StateMachine|current_state.INIT~q\,
	combout => \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux1~38_combout\);

-- Location: LCCOMB_X84_Y5_N8
\Inst_top_level|INST_LCD_I2C_UsrLogic|Mux1~39\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux1~39_combout\ = (\Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(1) & ((\Inst_top_level|FirstLine\(66)) # (!\Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(0)))) # (!\Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(1) 
-- & ((\Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|FirstLine\(66),
	datac => \Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(1),
	datad => \Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(0),
	combout => \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux1~39_combout\);

-- Location: LCCOMB_X87_Y4_N30
\Inst_top_level|INST_LCD_I2C_UsrLogic|Mux1~40\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux1~40_combout\ = (\Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(1) & \Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(1),
	datad => \Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(0),
	combout => \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux1~40_combout\);

-- Location: LCCOMB_X84_Y5_N26
\Inst_top_level|INST_LCD_I2C_UsrLogic|Mux1~41\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux1~41_combout\ = (!\Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(4) & ((\Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(2) & (!\Inst_top_level|INST_LCD_I2C_UsrLogic|Mux1~39_combout\ & 
-- !\Inst_top_level|INST_LCD_I2C_UsrLogic|Mux1~40_combout\)) # (!\Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(2) & ((\Inst_top_level|INST_LCD_I2C_UsrLogic|Mux1~40_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000100000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(4),
	datab => \Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(2),
	datac => \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux1~39_combout\,
	datad => \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux1~40_combout\,
	combout => \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux1~41_combout\);

-- Location: LCCOMB_X84_Y5_N16
\Inst_top_level|INST_LCD_I2C_UsrLogic|Mux1~42\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux1~42_combout\ = (\Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(4) & (!\Inst_top_level|INST_LCD_I2C_UsrLogic|Mux1~40_combout\ & (\Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(2) $ 
-- (!\Inst_top_level|INST_LCD_I2C_UsrLogic|Mux1~39_combout\)))) # (!\Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(4) & (\Inst_top_level|INST_LCD_I2C_UsrLogic|Mux1~40_combout\ $ (((\Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(2) & 
-- \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux1~39_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001010111000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(4),
	datab => \Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(2),
	datac => \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux1~39_combout\,
	datad => \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux1~40_combout\,
	combout => \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux1~42_combout\);

-- Location: LCCOMB_X85_Y5_N6
\Inst_top_level|INST_LCD_I2C_UsrLogic|Mux1~43\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux1~43_combout\ = (\Inst_top_level|INST_LCD_I2C_UsrLogic|Mux1~41_combout\ & ((\Inst_top_level|FirstLine\(74)) # ((!\Inst_top_level|INST_LCD_I2C_UsrLogic|Mux1~42_combout\ & 
-- \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux1~38_combout\)))) # (!\Inst_top_level|INST_LCD_I2C_UsrLogic|Mux1~41_combout\ & (((\Inst_top_level|INST_LCD_I2C_UsrLogic|Mux1~38_combout\)) # (!\Inst_top_level|INST_LCD_I2C_UsrLogic|Mux1~42_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101111111000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux1~42_combout\,
	datab => \Inst_top_level|FirstLine\(74),
	datac => \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux1~41_combout\,
	datad => \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux1~38_combout\,
	combout => \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux1~43_combout\);

-- Location: LCCOMB_X84_Y5_N2
\Inst_top_level|INST_LCD_I2C_UsrLogic|Mux1~44\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux1~44_combout\ = (\Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(1) & (((\Inst_top_level|INST_StateMachine|current_state.INIT~q\) # (!\Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(0))))) # 
-- (!\Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(1) & ((\Inst_top_level|FirstLine\(66)) # ((\Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|FirstLine\(66),
	datab => \Inst_top_level|INST_StateMachine|current_state.INIT~q\,
	datac => \Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(1),
	datad => \Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(0),
	combout => \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux1~44_combout\);

-- Location: LCCOMB_X84_Y5_N12
\Inst_top_level|INST_LCD_I2C_UsrLogic|Mux1~45\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux1~45_combout\ = (\Inst_top_level|INST_StateMachine|current_state.INIT~q\ & (\Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(1) $ (\Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Inst_top_level|INST_StateMachine|current_state.INIT~q\,
	datac => \Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(1),
	datad => \Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(0),
	combout => \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux1~45_combout\);

-- Location: LCCOMB_X84_Y5_N10
\Inst_top_level|INST_LCD_I2C_UsrLogic|Mux1~46\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux1~46_combout\ = (\Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(4) & (((\Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(2))))) # (!\Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(4) & 
-- ((\Inst_top_level|INST_LCD_I2C_UsrLogic|Mux1~45_combout\) # ((\Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(2) & \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux1~40_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux1~45_combout\,
	datab => \Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(2),
	datac => \Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(4),
	datad => \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux1~40_combout\,
	combout => \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux1~46_combout\);

-- Location: LCCOMB_X84_Y5_N4
\Inst_top_level|INST_LCD_I2C_UsrLogic|Mux1~47\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux1~47_combout\ = (\Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(4) & ((\Inst_top_level|INST_LCD_I2C_UsrLogic|Mux1~46_combout\ & (\Inst_top_level|INST_StateMachine|current_state.INIT~q\)) # 
-- (!\Inst_top_level|INST_LCD_I2C_UsrLogic|Mux1~46_combout\ & ((\Inst_top_level|INST_LCD_I2C_UsrLogic|Mux1~44_combout\))))) # (!\Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(4) & (((\Inst_top_level|INST_LCD_I2C_UsrLogic|Mux1~46_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_StateMachine|current_state.INIT~q\,
	datab => \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux1~44_combout\,
	datac => \Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(4),
	datad => \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux1~46_combout\,
	combout => \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux1~47_combout\);

-- Location: LCCOMB_X85_Y5_N24
\Inst_top_level|INST_LCD_I2C_UsrLogic|Mux1~48\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux1~48_combout\ = (!\Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(7) & ((\Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(3) & ((\Inst_top_level|INST_LCD_I2C_UsrLogic|Mux1~43_combout\))) # 
-- (!\Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(3) & (\Inst_top_level|INST_LCD_I2C_UsrLogic|Mux1~47_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(7),
	datab => \Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(3),
	datac => \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux1~47_combout\,
	datad => \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux1~43_combout\,
	combout => \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux1~48_combout\);

-- Location: LCCOMB_X88_Y1_N18
\Inst_top_level|INST_LCD_I2C_UsrLogic|Mux1~49\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux1~49_combout\ = (\Inst_top_level|INST_LCD_I2C_UsrLogic|Mux1~71_combout\) # ((\Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(3) & (\Inst_top_level|oLed2~0_combout\)) # 
-- (!\Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(3) & ((\Inst_top_level|SecondLine[34]~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111111101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|oLed2~0_combout\,
	datab => \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux1~71_combout\,
	datac => \Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(3),
	datad => \Inst_top_level|SecondLine[34]~9_combout\,
	combout => \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux1~49_combout\);

-- Location: LCCOMB_X88_Y1_N4
\Inst_top_level|INST_LCD_I2C_UsrLogic|Mux1~50\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux1~50_combout\ = (\Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(2) & ((\Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(3)) # ((!\Inst_top_level|INST_LCD_I2C_UsrLogic|Mux1~72_combout\)))) # 
-- (!\Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(2) & ((\Inst_top_level|INST_LCD_I2C_UsrLogic|Mux1~72_combout\) # ((\Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(3) & \Inst_top_level|PWN_module[1]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101111011011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(2),
	datab => \Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(3),
	datac => \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux1~72_combout\,
	datad => \Inst_top_level|PWN_module[1]~1_combout\,
	combout => \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux1~50_combout\);

-- Location: LCCOMB_X88_Y1_N6
\Inst_top_level|INST_LCD_I2C_UsrLogic|Mux1~51\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux1~51_combout\ = (\Inst_top_level|INST_LCD_I2C_UsrLogic|Mux1~49_combout\ & ((\Inst_top_level|INST_LCD_I2C_UsrLogic|Mux1~50_combout\) # ((!\Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(3) & 
-- \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux1~70_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(3),
	datab => \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux1~50_combout\,
	datac => \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux1~70_combout\,
	datad => \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux1~49_combout\,
	combout => \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux1~51_combout\);

-- Location: LCCOMB_X88_Y1_N24
\Inst_top_level|INST_LCD_I2C_UsrLogic|Mux1~52\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux1~52_combout\ = (\Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(1) & (\Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(0) & (\Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(2) $ 
-- (\Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(3))))) # (!\Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(1) & (((!\Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(0) & \Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010010110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(1),
	datab => \Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(2),
	datac => \Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(0),
	datad => \Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(3),
	combout => \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux1~52_combout\);

-- Location: LCCOMB_X88_Y1_N2
\Inst_top_level|INST_LCD_I2C_UsrLogic|Mux1~53\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux1~53_combout\ = (!\Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(4) & ((\Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(7) & ((\Inst_top_level|INST_LCD_I2C_UsrLogic|Mux1~51_combout\))) # 
-- (!\Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(7) & (\Inst_top_level|INST_LCD_I2C_UsrLogic|Mux1~52_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(7),
	datab => \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux1~52_combout\,
	datac => \Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(4),
	datad => \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux1~51_combout\,
	combout => \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux1~53_combout\);

-- Location: LCCOMB_X88_Y1_N12
\Inst_top_level|INST_LCD_I2C_UsrLogic|Mux1~54\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux1~54_combout\ = (\Inst_top_level|INST_LCD_I2C_UsrLogic|Mux1~53_combout\) # ((\Inst_top_level|INST_LCD_I2C_UsrLogic|Equal1~5_combout\ & (!\Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(3) & 
-- \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux1~73_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_LCD_I2C_UsrLogic|Equal1~5_combout\,
	datab => \Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(3),
	datac => \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux1~73_combout\,
	datad => \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux1~53_combout\,
	combout => \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux1~54_combout\);

-- Location: LCCOMB_X87_Y5_N0
\Inst_top_level|INST_LCD_I2C_UsrLogic|Mux1~55\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux1~55_combout\ = (!\Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(4) & \Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(7))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(4),
	datad => \Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(7),
	combout => \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux1~55_combout\);

-- Location: LCCOMB_X86_Y3_N6
\Inst_top_level|SecondLine[86]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|SecondLine[86]~12_combout\ = (\Inst_top_level|INST_StateMachine|current_state.INIT~q\ & (((\Inst_top_level|INST_StateMachine|current_state.CLOCK_GEN_MODE~q\) # (!\Inst_top_level|current_PWMState.PModule3~q\)) # 
-- (!\Inst_top_level|INST_StateMachine|current_state.PWM_mode~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_StateMachine|current_state.PWM_mode~q\,
	datab => \Inst_top_level|INST_StateMachine|current_state.CLOCK_GEN_MODE~q\,
	datac => \Inst_top_level|current_PWMState.PModule3~q\,
	datad => \Inst_top_level|INST_StateMachine|current_state.INIT~q\,
	combout => \Inst_top_level|SecondLine[86]~12_combout\);

-- Location: LCCOMB_X86_Y3_N14
\Inst_top_level|INST_LCD_I2C_UsrLogic|Mux2~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux2~14_combout\ = (!\Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(1) & ((\Inst_top_level|oLed3~1_combout\) # (\Inst_top_level|oLed3~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|oLed3~1_combout\,
	datab => \Inst_top_level|oLed3~0_combout\,
	datad => \Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(1),
	combout => \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux2~14_combout\);

-- Location: LCCOMB_X87_Y4_N28
\Inst_top_level|INST_LCD_I2C_UsrLogic|Mux1~56\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux1~56_combout\ = (\Inst_top_level|INST_LCD_I2C_UsrLogic|Mux1~75_combout\) # ((\Inst_top_level|INST_LCD_I2C_UsrLogic|Mux3~34_combout\ & (\Inst_top_level|SecondLine[86]~12_combout\)) # 
-- (!\Inst_top_level|INST_LCD_I2C_UsrLogic|Mux3~34_combout\ & ((\Inst_top_level|INST_LCD_I2C_UsrLogic|Mux2~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|SecondLine[86]~12_combout\,
	datab => \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux2~14_combout\,
	datac => \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux3~34_combout\,
	datad => \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux1~75_combout\,
	combout => \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux1~56_combout\);

-- Location: LCCOMB_X87_Y4_N10
\Inst_top_level|INST_LCD_I2C_UsrLogic|Mux1~57\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux1~57_combout\ = (\Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(3) & (((\Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(2)) # (\Inst_top_level|INST_LCD_I2C_UsrLogic|Mux1~56_combout\)))) # 
-- (!\Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(3) & (\Inst_top_level|INST_LCD_I2C_UsrLogic|Mux1~76_combout\ & (!\Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux1~76_combout\,
	datab => \Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(3),
	datac => \Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(2),
	datad => \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux1~56_combout\,
	combout => \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux1~57_combout\);

-- Location: LCCOMB_X86_Y5_N6
\Inst_top_level|SecondLine[74]~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|SecondLine[74]~13_combout\ = ((\Inst_top_level|Equal2~0_combout\ & (!\Inst_top_level|current_PWMState.PModule3~q\ & \Inst_top_level|current_PWMState.PModule1~q\))) # (!\Inst_top_level|oLed0~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011101100110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|Equal2~0_combout\,
	datab => \Inst_top_level|oLed0~1_combout\,
	datac => \Inst_top_level|current_PWMState.PModule3~q\,
	datad => \Inst_top_level|current_PWMState.PModule1~q\,
	combout => \Inst_top_level|SecondLine[74]~13_combout\);

-- Location: LCCOMB_X87_Y4_N0
\Inst_top_level|INST_LCD_I2C_UsrLogic|Mux1~58\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux1~58_combout\ = (\Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(2) & ((\Inst_top_level|INST_LCD_I2C_UsrLogic|Mux1~57_combout\ & ((\Inst_top_level|INST_LCD_I2C_UsrLogic|Mux1~79_combout\))) # 
-- (!\Inst_top_level|INST_LCD_I2C_UsrLogic|Mux1~57_combout\ & (\Inst_top_level|INST_LCD_I2C_UsrLogic|Mux1~74_combout\)))) # (!\Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(2) & (((\Inst_top_level|INST_LCD_I2C_UsrLogic|Mux1~57_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux1~74_combout\,
	datab => \Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(2),
	datac => \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux1~79_combout\,
	datad => \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux1~57_combout\,
	combout => \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux1~58_combout\);

-- Location: LCCOMB_X87_Y2_N30
\Inst_top_level|SecondLine[58]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|SecondLine[58]~14_combout\ = (\Inst_top_level|INST_StateMachine|current_state.INIT~q\ & ((\Inst_top_level|Equal2~0_combout\ & (\Inst_top_level|current_PWMState.PModule1~q\)) # (!\Inst_top_level|Equal2~0_combout\ & 
-- ((\Inst_top_level|current_ClkGenState.Module1~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|current_PWMState.PModule1~q\,
	datab => \Inst_top_level|Equal2~0_combout\,
	datac => \Inst_top_level|current_ClkGenState.Module1~q\,
	datad => \Inst_top_level|INST_StateMachine|current_state.INIT~q\,
	combout => \Inst_top_level|SecondLine[58]~14_combout\);

-- Location: LCCOMB_X87_Y2_N8
\Inst_top_level|INST_LCD_I2C_UsrLogic|Mux1~59\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux1~59_combout\ = (\Inst_top_level|SecondLine[86]~12_combout\ & ((\Inst_top_level|INST_LCD_I2C_UsrLogic|Mux3~34_combout\) # ((\Inst_top_level|INST_LCD_I2C_UsrLogic|Mux1~40_combout\ & 
-- \Inst_top_level|oLed0~0_combout\)))) # (!\Inst_top_level|SecondLine[86]~12_combout\ & (\Inst_top_level|INST_LCD_I2C_UsrLogic|Mux1~40_combout\ & ((\Inst_top_level|oLed0~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|SecondLine[86]~12_combout\,
	datab => \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux1~40_combout\,
	datac => \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux3~34_combout\,
	datad => \Inst_top_level|oLed0~0_combout\,
	combout => \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux1~59_combout\);

-- Location: LCCOMB_X87_Y2_N26
\Inst_top_level|INST_LCD_I2C_UsrLogic|Mux1~60\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux1~60_combout\ = (\Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(2) & ((\Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(3)) # ((\Inst_top_level|INST_LCD_I2C_UsrLogic|Mux1~81_combout\)))) # 
-- (!\Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(2) & (!\Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(3) & ((\Inst_top_level|INST_LCD_I2C_UsrLogic|Mux1~82_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(2),
	datab => \Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(3),
	datac => \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux1~81_combout\,
	datad => \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux1~82_combout\,
	combout => \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux1~60_combout\);

-- Location: LCCOMB_X87_Y2_N12
\Inst_top_level|INST_LCD_I2C_UsrLogic|Mux1~61\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux1~61_combout\ = (\Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(3) & ((\Inst_top_level|INST_LCD_I2C_UsrLogic|Mux1~60_combout\ & (\Inst_top_level|INST_LCD_I2C_UsrLogic|Mux1~83_combout\)) # 
-- (!\Inst_top_level|INST_LCD_I2C_UsrLogic|Mux1~60_combout\ & ((\Inst_top_level|INST_LCD_I2C_UsrLogic|Mux1~80_combout\))))) # (!\Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(3) & (((\Inst_top_level|INST_LCD_I2C_UsrLogic|Mux1~60_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux1~83_combout\,
	datab => \Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(3),
	datac => \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux1~60_combout\,
	datad => \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux1~80_combout\,
	combout => \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux1~61_combout\);

-- Location: LCCOMB_X87_Y5_N2
\Inst_top_level|INST_LCD_I2C_UsrLogic|Mux1~62\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux1~62_combout\ = (\Inst_top_level|INST_LCD_I2C_UsrLogic|Equal1~5_combout\ & ((\Inst_top_level|INST_LCD_I2C_UsrLogic|Mux1~61_combout\) # ((\Inst_top_level|INST_LCD_I2C_UsrLogic|Mux1~55_combout\ & 
-- \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux1~58_combout\)))) # (!\Inst_top_level|INST_LCD_I2C_UsrLogic|Equal1~5_combout\ & (\Inst_top_level|INST_LCD_I2C_UsrLogic|Mux1~55_combout\ & ((\Inst_top_level|INST_LCD_I2C_UsrLogic|Mux1~58_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_LCD_I2C_UsrLogic|Equal1~5_combout\,
	datab => \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux1~55_combout\,
	datac => \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux1~61_combout\,
	datad => \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux1~58_combout\,
	combout => \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux1~62_combout\);

-- Location: LCCOMB_X87_Y5_N20
\Inst_top_level|INST_LCD_I2C_UsrLogic|Mux1~63\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux1~63_combout\ = (\Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(5) & ((\Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(6)) # ((\Inst_top_level|INST_LCD_I2C_UsrLogic|Mux1~54_combout\)))) # 
-- (!\Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(5) & (!\Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(6) & ((\Inst_top_level|INST_LCD_I2C_UsrLogic|Mux1~62_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(5),
	datab => \Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(6),
	datac => \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux1~54_combout\,
	datad => \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux1~62_combout\,
	combout => \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux1~63_combout\);

-- Location: LCCOMB_X87_Y4_N14
\Inst_top_level|INST_LCD_I2C_UsrLogic|Mux1~64\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux1~64_combout\ = (\Inst_top_level|INST_LCD_I2C_UsrLogic|Mux3~34_combout\ & ((\Inst_top_level|PWN_module[1]~1_combout\) # ((\Inst_top_level|oLed2~0_combout\ & 
-- \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux1~40_combout\)))) # (!\Inst_top_level|INST_LCD_I2C_UsrLogic|Mux3~34_combout\ & (\Inst_top_level|oLed2~0_combout\ & (\Inst_top_level|INST_LCD_I2C_UsrLogic|Mux1~40_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux3~34_combout\,
	datab => \Inst_top_level|oLed2~0_combout\,
	datac => \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux1~40_combout\,
	datad => \Inst_top_level|PWN_module[1]~1_combout\,
	combout => \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux1~64_combout\);

-- Location: LCCOMB_X87_Y4_N24
\Inst_top_level|INST_LCD_I2C_UsrLogic|Mux1~65\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux1~65_combout\ = (\Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(3) & (((\Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(2))))) # (!\Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(3) & 
-- (\Inst_top_level|INST_LCD_I2C_UsrLogic|Mux3~34_combout\ & ((\Inst_top_level|oLed2~0_combout\) # (!\Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux3~34_combout\,
	datab => \Inst_top_level|oLed2~0_combout\,
	datac => \Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(3),
	datad => \Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(2),
	combout => \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux1~65_combout\);

-- Location: LCCOMB_X87_Y4_N2
\Inst_top_level|INST_LCD_I2C_UsrLogic|Mux1~66\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux1~66_combout\ = (\Inst_top_level|INST_LCD_I2C_UsrLogic|Mux1~65_combout\ & (((\Inst_top_level|INST_LCD_I2C_UsrLogic|Mux1~84_combout\) # (!\Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(3))))) # 
-- (!\Inst_top_level|INST_LCD_I2C_UsrLogic|Mux1~65_combout\ & (\Inst_top_level|INST_LCD_I2C_UsrLogic|Mux1~64_combout\ & ((\Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux1~64_combout\,
	datab => \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux1~84_combout\,
	datac => \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux1~65_combout\,
	datad => \Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(3),
	combout => \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux1~66_combout\);

-- Location: LCCOMB_X87_Y4_N4
\Inst_top_level|INST_LCD_I2C_UsrLogic|Mux1~67\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux1~67_combout\ = (!\Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(7) & ((\Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(4) & (\Inst_top_level|INST_LCD_I2C_UsrLogic|Mux1~66_combout\)) # 
-- (!\Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(4) & ((\Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~34_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(7),
	datab => \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux1~66_combout\,
	datac => \Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(4),
	datad => \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~34_combout\,
	combout => \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux1~67_combout\);

-- Location: LCCOMB_X87_Y5_N26
\Inst_top_level|INST_LCD_I2C_UsrLogic|Mux1~68\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux1~68_combout\ = (\Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(6) & ((\Inst_top_level|INST_LCD_I2C_UsrLogic|Mux1~63_combout\ & ((\Inst_top_level|INST_LCD_I2C_UsrLogic|Mux1~67_combout\))) # 
-- (!\Inst_top_level|INST_LCD_I2C_UsrLogic|Mux1~63_combout\ & (\Inst_top_level|INST_LCD_I2C_UsrLogic|Mux1~48_combout\)))) # (!\Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(6) & (((\Inst_top_level|INST_LCD_I2C_UsrLogic|Mux1~63_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux1~48_combout\,
	datab => \Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(6),
	datac => \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux1~67_combout\,
	datad => \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux1~63_combout\,
	combout => \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux1~68_combout\);

-- Location: LCCOMB_X88_Y5_N6
\Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~35\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~35_combout\ = (!\Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(3) & !\Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(2))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(3),
	datad => \Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(2),
	combout => \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~35_combout\);

-- Location: LCCOMB_X88_Y3_N16
\Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~36_combout\ = (\Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(0) & (\Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(1) & ((\Inst_top_level|INST_StateMachine|current_state.CLOCK_GEN_MODE~q\) # 
-- (!\Inst_top_level|INST_StateMachine|current_state.PWM_mode~q\)))) # (!\Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(0) & (\Inst_top_level|INST_StateMachine|current_state.PWM_mode~q\ & (!\Inst_top_level|INST_StateMachine|current_state.CLOCK_GEN_MODE~q\ & 
-- !\Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_StateMachine|current_state.PWM_mode~q\,
	datab => \Inst_top_level|INST_StateMachine|current_state.CLOCK_GEN_MODE~q\,
	datac => \Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(0),
	datad => \Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(1),
	combout => \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~36_combout\);

-- Location: LCCOMB_X88_Y3_N2
\Inst_top_level|INST_LCD_I2C_UsrLogic|Mux2~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux2~15_combout\ = (\Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(2) & (\Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(3))) # (!\Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(2) & 
-- ((\Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(3) & ((\Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~62_combout\))) # (!\Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(3) & (\Inst_top_level|INST_LCD_I2C_UsrLogic|Mux2~51_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(2),
	datab => \Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(3),
	datac => \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux2~51_combout\,
	datad => \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~62_combout\,
	combout => \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux2~15_combout\);

-- Location: LCCOMB_X88_Y3_N4
\Inst_top_level|INST_LCD_I2C_UsrLogic|Mux2~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux2~16_combout\ = ((\Inst_top_level|INST_StateMachine|current_state.CLOCK_GEN_MODE~q\) # (\Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(1) $ (\Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(0)))) # 
-- (!\Inst_top_level|INST_StateMachine|current_state.PWM_mode~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101111111111101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_StateMachine|current_state.PWM_mode~q\,
	datab => \Inst_top_level|INST_StateMachine|current_state.CLOCK_GEN_MODE~q\,
	datac => \Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(1),
	datad => \Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(0),
	combout => \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux2~16_combout\);

-- Location: LCCOMB_X88_Y3_N14
\Inst_top_level|INST_LCD_I2C_UsrLogic|Mux2~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux2~17_combout\ = (\Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(2) & ((\Inst_top_level|INST_LCD_I2C_UsrLogic|Mux2~15_combout\ & (\Inst_top_level|INST_LCD_I2C_UsrLogic|Mux2~16_combout\)) # 
-- (!\Inst_top_level|INST_LCD_I2C_UsrLogic|Mux2~15_combout\ & ((!\Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~36_combout\))))) # (!\Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(2) & (((\Inst_top_level|INST_LCD_I2C_UsrLogic|Mux2~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101100001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux2~16_combout\,
	datab => \Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(2),
	datac => \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~36_combout\,
	datad => \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux2~15_combout\,
	combout => \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux2~17_combout\);

-- Location: LCCOMB_X88_Y3_N24
\Inst_top_level|INST_LCD_I2C_UsrLogic|Mux2~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux2~18_combout\ = (\Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(0) & (!\Inst_top_level|INST_StateMachine|current_state.INIT~q\ & ((!\Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(1))))) # 
-- (!\Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(0) & ((\Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(1) & (!\Inst_top_level|INST_StateMachine|current_state.INIT~q\)) # (!\Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(1) & 
-- ((\Inst_top_level|FirstLine\(89))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010101011100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_StateMachine|current_state.INIT~q\,
	datab => \Inst_top_level|FirstLine\(89),
	datac => \Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(0),
	datad => \Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(1),
	combout => \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux2~18_combout\);

-- Location: LCCOMB_X89_Y3_N30
\Inst_top_level|INST_LCD_I2C_UsrLogic|Mux2~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux2~19_combout\ = (\Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(0) & ((\Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(1) & (\Inst_top_level|FirstLine\(89))) # (!\Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(1) & 
-- ((!\Inst_top_level|INST_StateMachine|current_state.INIT~q\))))) # (!\Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(0) & (((!\Inst_top_level|INST_StateMachine|current_state.INIT~q\ & \Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000110100001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(0),
	datab => \Inst_top_level|FirstLine\(89),
	datac => \Inst_top_level|INST_StateMachine|current_state.INIT~q\,
	datad => \Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(1),
	combout => \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux2~19_combout\);

-- Location: LCCOMB_X88_Y3_N6
\Inst_top_level|INST_LCD_I2C_UsrLogic|Mux2~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux2~20_combout\ = (\Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(2) & ((\Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(3)) # ((\Inst_top_level|INST_LCD_I2C_UsrLogic|Mux2~52_combout\)))) # 
-- (!\Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(2) & (!\Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(3) & (\Inst_top_level|INST_LCD_I2C_UsrLogic|Mux2~19_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(2),
	datab => \Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(3),
	datac => \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux2~19_combout\,
	datad => \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux2~52_combout\,
	combout => \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux2~20_combout\);

-- Location: LCCOMB_X89_Y3_N16
\Inst_top_level|INST_LCD_I2C_UsrLogic|Mux2~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux2~21_combout\ = (\Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(0) & ((\Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(1) & (\Inst_top_level|FirstLine\(65))) # (!\Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(1) & 
-- ((\Inst_top_level|FirstLine\(69)))))) # (!\Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(0) & (((\Inst_top_level|FirstLine\(69) & \Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|FirstLine\(65),
	datab => \Inst_top_level|FirstLine\(69),
	datac => \Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(0),
	datad => \Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(1),
	combout => \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux2~21_combout\);

-- Location: LCCOMB_X88_Y3_N12
\Inst_top_level|INST_LCD_I2C_UsrLogic|Mux2~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux2~22_combout\ = (\Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(3) & ((\Inst_top_level|INST_LCD_I2C_UsrLogic|Mux2~20_combout\ & (\Inst_top_level|INST_LCD_I2C_UsrLogic|Mux2~53_combout\)) # 
-- (!\Inst_top_level|INST_LCD_I2C_UsrLogic|Mux2~20_combout\ & ((\Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~36_combout\))))) # (!\Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(3) & (((\Inst_top_level|INST_LCD_I2C_UsrLogic|Mux2~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux2~53_combout\,
	datab => \Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(3),
	datac => \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~36_combout\,
	datad => \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux2~20_combout\,
	combout => \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux2~22_combout\);

-- Location: LCCOMB_X87_Y5_N8
\Inst_top_level|INST_LCD_I2C_UsrLogic|Mux2~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux2~23_combout\ = (\Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(5) & (\Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(4))) # (!\Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(5) & 
-- ((\Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(4) & ((\Inst_top_level|INST_LCD_I2C_UsrLogic|Mux2~17_combout\))) # (!\Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(4) & (\Inst_top_level|INST_LCD_I2C_UsrLogic|Mux2~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(5),
	datab => \Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(4),
	datac => \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux2~22_combout\,
	datad => \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux2~17_combout\,
	combout => \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux2~23_combout\);

-- Location: LCCOMB_X87_Y4_N22
\Inst_top_level|INST_LCD_I2C_UsrLogic|Mux2~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux2~24_combout\ = (\Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(3) & (!\Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(2) & (\Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(0) $ 
-- (\Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(0),
	datab => \Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(3),
	datac => \Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(2),
	datad => \Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(1),
	combout => \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux2~24_combout\);

-- Location: LCCOMB_X86_Y4_N12
\Inst_top_level|INST_LCD_I2C_UsrLogic|Mux2~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux2~25_combout\ = (\Inst_top_level|INST_LCD_I2C_UsrLogic|Mux1~77_combout\) # ((\Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(3) & (\Inst_top_level|INST_LCD_I2C_UsrLogic|Mux1~40_combout\ & 
-- \Inst_top_level|oLed3~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(3),
	datab => \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux1~40_combout\,
	datac => \Inst_top_level|oLed3~2_combout\,
	datad => \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux1~77_combout\,
	combout => \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux2~25_combout\);

-- Location: LCCOMB_X86_Y4_N10
\Inst_top_level|INST_LCD_I2C_UsrLogic|Mux2~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux2~26_combout\ = (\Inst_top_level|INST_LCD_I2C_UsrLogic|Mux2~25_combout\ & ((\Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(2)) # ((\Inst_top_level|INST_LCD_I2C_UsrLogic|Mux2~24_combout\ & 
-- \Inst_top_level|SecondLine[117]~16_combout\)))) # (!\Inst_top_level|INST_LCD_I2C_UsrLogic|Mux2~25_combout\ & (\Inst_top_level|INST_LCD_I2C_UsrLogic|Mux2~24_combout\ & (\Inst_top_level|SecondLine[117]~16_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux2~25_combout\,
	datab => \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux2~24_combout\,
	datac => \Inst_top_level|SecondLine[117]~16_combout\,
	datad => \Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(2),
	combout => \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux2~26_combout\);

-- Location: LCCOMB_X87_Y5_N14
\Inst_top_level|INST_LCD_I2C_UsrLogic|Mux2~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux2~27_combout\ = (\Inst_top_level|INST_LCD_I2C_UsrLogic|Mux2~23_combout\ & ((\Inst_top_level|INST_LCD_I2C_UsrLogic|Mux2~26_combout\) # ((!\Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(5))))) # 
-- (!\Inst_top_level|INST_LCD_I2C_UsrLogic|Mux2~23_combout\ & (((\Inst_top_level|INST_LCD_I2C_UsrLogic|Mux2~50_combout\ & \Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux2~26_combout\,
	datab => \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux2~50_combout\,
	datac => \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux2~23_combout\,
	datad => \Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(5),
	combout => \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux2~27_combout\);

-- Location: LCCOMB_X88_Y2_N26
\Inst_top_level|INST_LCD_I2C_UsrLogic|Mux2~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux2~28_combout\ = (\Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(3) & ((\Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(1) & (\Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(0) & 
-- !\Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(2))) # (!\Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(1) & (!\Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(0) & \Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(3),
	datab => \Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(1),
	datac => \Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(0),
	datad => \Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(2),
	combout => \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux2~28_combout\);

-- Location: LCCOMB_X89_Y2_N8
\Inst_top_level|INST_LCD_I2C_UsrLogic|Mux2~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux2~29_combout\ = (\Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(3) & (\Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(2) $ (((\Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(0) & 
-- \Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(1)))))) # (!\Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(3) & (\Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(0) $ ((\Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101111010010010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(0),
	datab => \Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(3),
	datac => \Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(1),
	datad => \Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(2),
	combout => \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux2~29_combout\);

-- Location: LCCOMB_X89_Y2_N18
\Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~37\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~37_combout\ = (\Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(0) & (((\Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(1))))) # (!\Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(0) & 
-- (!\Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(1) & ((\Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(3)) # (\Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010110100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(0),
	datab => \Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(3),
	datac => \Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(1),
	datad => \Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(2),
	combout => \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~37_combout\);

-- Location: LCCOMB_X89_Y2_N24
\Inst_top_level|INST_LCD_I2C_UsrLogic|Mux2~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux2~30_combout\ = (\Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(5) & (\Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(4))) # (!\Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(5) & 
-- ((\Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(4) & (\Inst_top_level|INST_LCD_I2C_UsrLogic|Mux2~29_combout\)) # (!\Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(4) & ((!\Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~37_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100011011001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(5),
	datab => \Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(4),
	datac => \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux2~29_combout\,
	datad => \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~37_combout\,
	combout => \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux2~30_combout\);

-- Location: LCCOMB_X88_Y2_N16
\Inst_top_level|INST_LCD_I2C_UsrLogic|Mux2~31\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux2~31_combout\ = (\Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(5) & ((\Inst_top_level|INST_LCD_I2C_UsrLogic|Mux2~30_combout\ & ((\Inst_top_level|INST_LCD_I2C_UsrLogic|Mux3~34_combout\))) # 
-- (!\Inst_top_level|INST_LCD_I2C_UsrLogic|Mux2~30_combout\ & (\Inst_top_level|INST_LCD_I2C_UsrLogic|Mux2~28_combout\)))) # (!\Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(5) & (((\Inst_top_level|INST_LCD_I2C_UsrLogic|Mux2~30_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux2~28_combout\,
	datab => \Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(5),
	datac => \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux3~34_combout\,
	datad => \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux2~30_combout\,
	combout => \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux2~31_combout\);

-- Location: LCCOMB_X87_Y5_N4
\Inst_top_level|INST_LCD_I2C_UsrLogic|Mux2~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux2~32_combout\ = (!\Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(7) & ((\Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(6) & (\Inst_top_level|INST_LCD_I2C_UsrLogic|Mux2~27_combout\)) # 
-- (!\Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(6) & ((\Inst_top_level|INST_LCD_I2C_UsrLogic|Mux2~31_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(7),
	datab => \Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(6),
	datac => \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux2~27_combout\,
	datad => \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux2~31_combout\,
	combout => \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux2~32_combout\);

-- Location: LCCOMB_X85_Y3_N24
\Inst_top_level|INST_LCD_I2C_UsrLogic|Mux2~33\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux2~33_combout\ = (\Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(3) & ((\Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(2)) # (\Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(3),
	datac => \Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(2),
	datad => \Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(1),
	combout => \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux2~33_combout\);

-- Location: LCCOMB_X85_Y3_N30
\Inst_top_level|INST_LCD_I2C_UsrLogic|Mux2~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux2~34_combout\ = (\Inst_top_level|INST_LCD_I2C_UsrLogic|Mux2~33_combout\ & (((\Inst_top_level|INST_LCD_I2C_UsrLogic|Mux2~54_combout\) # (!\Inst_top_level|PWN_module[1]~1_combout\)))) # 
-- (!\Inst_top_level|INST_LCD_I2C_UsrLogic|Mux2~33_combout\ & (\Inst_top_level|SecondLine[86]~12_combout\ & (!\Inst_top_level|INST_LCD_I2C_UsrLogic|Mux2~54_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001011001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|SecondLine[86]~12_combout\,
	datab => \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux2~33_combout\,
	datac => \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux2~54_combout\,
	datad => \Inst_top_level|PWN_module[1]~1_combout\,
	combout => \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux2~34_combout\);

-- Location: LCCOMB_X85_Y3_N14
\Inst_top_level|INST_LCD_I2C_UsrLogic|Mux2~35\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux2~35_combout\ = (\Inst_top_level|INST_LCD_I2C_UsrLogic|Mux3~34_combout\ & (((!\Inst_top_level|oLed2~0_combout\) # (!\Inst_top_level|INST_LCD_I2C_UsrLogic|Mux2~54_combout\)))) # 
-- (!\Inst_top_level|INST_LCD_I2C_UsrLogic|Mux3~34_combout\ & (!\Inst_top_level|INST_LCD_I2C_UsrLogic|Mux2~34_combout\ & ((\Inst_top_level|oLed2~0_combout\) # (!\Inst_top_level|INST_LCD_I2C_UsrLogic|Mux2~54_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001110111001101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux2~34_combout\,
	datab => \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux3~34_combout\,
	datac => \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux2~54_combout\,
	datad => \Inst_top_level|oLed2~0_combout\,
	combout => \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux2~35_combout\);

-- Location: LCCOMB_X86_Y3_N20
\Inst_top_level|INST_LCD_I2C_UsrLogic|Mux2~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux2~36_combout\ = (\Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(1) & (!\Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(2) & ((!\Inst_top_level|oLed0~0_combout\)))) # 
-- (!\Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(1) & ((\Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(2) & ((\Inst_top_level|oLed0~0_combout\))) # (!\Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(2) & 
-- (\Inst_top_level|INST_StateMachine|current_state.INIT~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010000110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(1),
	datab => \Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(2),
	datac => \Inst_top_level|INST_StateMachine|current_state.INIT~q\,
	datad => \Inst_top_level|oLed0~0_combout\,
	combout => \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux2~36_combout\);

-- Location: LCCOMB_X86_Y3_N4
\Inst_top_level|INST_LCD_I2C_UsrLogic|Mux2~37\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux2~37_combout\ = (\Inst_top_level|INST_LCD_I2C_UsrLogic|Mux3~34_combout\ & (\Inst_top_level|SecondLine[86]~12_combout\ & (\Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(2)))) # 
-- (!\Inst_top_level|INST_LCD_I2C_UsrLogic|Mux3~34_combout\ & (((\Inst_top_level|INST_LCD_I2C_UsrLogic|Mux2~36_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101010110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux3~34_combout\,
	datab => \Inst_top_level|SecondLine[86]~12_combout\,
	datac => \Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(2),
	datad => \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux2~36_combout\,
	combout => \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux2~37_combout\);

-- Location: LCCOMB_X86_Y3_N22
\Inst_top_level|INST_LCD_I2C_UsrLogic|Mux2~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux2~38_combout\ = (\Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(3) & (\Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(2))) # (!\Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(3) & 
-- ((\Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(2) & ((\Inst_top_level|INST_LCD_I2C_UsrLogic|Mux2~37_combout\) # (\Inst_top_level|INST_LCD_I2C_UsrLogic|Mux2~56_combout\))) # (!\Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(2) & 
-- (!\Inst_top_level|INST_LCD_I2C_UsrLogic|Mux2~37_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110111001001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(3),
	datab => \Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(2),
	datac => \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux2~37_combout\,
	datad => \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux2~56_combout\,
	combout => \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux2~38_combout\);

-- Location: LCCOMB_X85_Y3_N26
\Inst_top_level|INST_LCD_I2C_UsrLogic|Mux2~39\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux2~39_combout\ = (\Inst_top_level|SecondLine[86]~12_combout\ & (((\Inst_top_level|INST_LCD_I2C_UsrLogic|Mux3~34_combout\ & \Inst_top_level|INST_StateMachine|current_state.INIT~q\)))) # 
-- (!\Inst_top_level|SecondLine[86]~12_combout\ & ((\Inst_top_level|INST_LCD_I2C_UsrLogic|Mux1~40_combout\) # ((\Inst_top_level|INST_LCD_I2C_UsrLogic|Mux3~34_combout\ & \Inst_top_level|INST_StateMachine|current_state.INIT~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|SecondLine[86]~12_combout\,
	datab => \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux1~40_combout\,
	datac => \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux3~34_combout\,
	datad => \Inst_top_level|INST_StateMachine|current_state.INIT~q\,
	combout => \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux2~39_combout\);

-- Location: LCCOMB_X86_Y3_N26
\Inst_top_level|INST_LCD_I2C_UsrLogic|Mux2~40\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux2~40_combout\ = (\Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(3) & ((\Inst_top_level|INST_LCD_I2C_UsrLogic|Mux2~38_combout\ & (\Inst_top_level|INST_LCD_I2C_UsrLogic|Mux2~39_combout\)) # 
-- (!\Inst_top_level|INST_LCD_I2C_UsrLogic|Mux2~38_combout\ & ((\Inst_top_level|INST_LCD_I2C_UsrLogic|Mux2~55_combout\))))) # (!\Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(3) & (((\Inst_top_level|INST_LCD_I2C_UsrLogic|Mux2~38_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux2~39_combout\,
	datab => \Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(3),
	datac => \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux2~38_combout\,
	datad => \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux2~55_combout\,
	combout => \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux2~40_combout\);

-- Location: LCCOMB_X86_Y4_N28
\Inst_top_level|INST_LCD_I2C_UsrLogic|Mux2~41\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux2~41_combout\ = (\Inst_top_level|INST_LCD_I2C_UsrLogic|Mux3~34_combout\ & ((\Inst_top_level|SecondLine[42]~8_combout\) # ((\Inst_top_level|INST_LCD_I2C_UsrLogic|Mux1~40_combout\ & 
-- \Inst_top_level|oLed3~2_combout\)))) # (!\Inst_top_level|INST_LCD_I2C_UsrLogic|Mux3~34_combout\ & (\Inst_top_level|INST_LCD_I2C_UsrLogic|Mux1~40_combout\ & (\Inst_top_level|oLed3~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux3~34_combout\,
	datab => \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux1~40_combout\,
	datac => \Inst_top_level|oLed3~2_combout\,
	datad => \Inst_top_level|SecondLine[42]~8_combout\,
	combout => \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux2~41_combout\);

-- Location: LCCOMB_X86_Y3_N18
\Inst_top_level|INST_LCD_I2C_UsrLogic|Mux2~42\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux2~42_combout\ = (\Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(3) & (((\Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(2))))) # (!\Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(3) & 
-- ((\Inst_top_level|INST_LCD_I2C_UsrLogic|Mux3~34_combout\) # ((\Inst_top_level|INST_LCD_I2C_UsrLogic|Mux2~14_combout\ & !\Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux2~14_combout\,
	datab => \Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(2),
	datac => \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux3~34_combout\,
	datad => \Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(3),
	combout => \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux2~42_combout\);

-- Location: LCCOMB_X86_Y3_N28
\Inst_top_level|INST_LCD_I2C_UsrLogic|Mux2~43\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux2~43_combout\ = (\Inst_top_level|INST_LCD_I2C_UsrLogic|Mux3~34_combout\ & ((\Inst_top_level|INST_LCD_I2C_UsrLogic|Mux1~40_combout\) # ((\Inst_top_level|INST_StateMachine|current_state.INIT~q\)))) # 
-- (!\Inst_top_level|INST_LCD_I2C_UsrLogic|Mux3~34_combout\ & ((\Inst_top_level|INST_LCD_I2C_UsrLogic|Mux2~14_combout\) # ((\Inst_top_level|INST_LCD_I2C_UsrLogic|Mux1~40_combout\ & !\Inst_top_level|INST_StateMachine|current_state.INIT~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110110101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux3~34_combout\,
	datab => \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux1~40_combout\,
	datac => \Inst_top_level|INST_StateMachine|current_state.INIT~q\,
	datad => \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux2~14_combout\,
	combout => \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux2~43_combout\);

-- Location: LCCOMB_X86_Y3_N2
\Inst_top_level|INST_LCD_I2C_UsrLogic|Mux2~44\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux2~44_combout\ = (\Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(3) & ((\Inst_top_level|INST_LCD_I2C_UsrLogic|Mux2~42_combout\ & (\Inst_top_level|INST_LCD_I2C_UsrLogic|Mux2~43_combout\)) # 
-- (!\Inst_top_level|INST_LCD_I2C_UsrLogic|Mux2~42_combout\ & ((\Inst_top_level|INST_LCD_I2C_UsrLogic|Mux2~41_combout\))))) # (!\Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(3) & (((\Inst_top_level|INST_LCD_I2C_UsrLogic|Mux2~42_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(3),
	datab => \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux2~43_combout\,
	datac => \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux2~42_combout\,
	datad => \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux2~41_combout\,
	combout => \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux2~44_combout\);

-- Location: LCCOMB_X86_Y3_N12
\Inst_top_level|INST_LCD_I2C_UsrLogic|Mux2~45\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux2~45_combout\ = (\Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(4) & ((\Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(5)) # ((\Inst_top_level|INST_LCD_I2C_UsrLogic|Mux2~40_combout\)))) # 
-- (!\Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(4) & (!\Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(5) & ((\Inst_top_level|INST_LCD_I2C_UsrLogic|Mux2~44_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(4),
	datab => \Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(5),
	datac => \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux2~40_combout\,
	datad => \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux2~44_combout\,
	combout => \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux2~45_combout\);

-- Location: LCCOMB_X85_Y3_N12
\Inst_top_level|INST_LCD_I2C_UsrLogic|Mux2~46\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux2~46_combout\ = (\Inst_top_level|oLed2~0_combout\ & (\Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(2) $ (((\Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(1)) # 
-- (\Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(0)))))) # (!\Inst_top_level|oLed2~0_combout\ & (!\Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(2) & (\Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(1) $ 
-- (\Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110101001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(1),
	datab => \Inst_top_level|oLed2~0_combout\,
	datac => \Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(2),
	datad => \Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(0),
	combout => \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux2~46_combout\);

-- Location: LCCOMB_X85_Y3_N2
\Inst_top_level|INST_LCD_I2C_UsrLogic|Mux2~47\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux2~47_combout\ = (\Inst_top_level|INST_LCD_I2C_UsrLogic|Mux2~46_combout\ & !\Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(3))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux2~46_combout\,
	datad => \Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(3),
	combout => \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux2~47_combout\);

-- Location: LCCOMB_X86_Y3_N8
\Inst_top_level|INST_LCD_I2C_UsrLogic|Mux2~48\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux2~48_combout\ = (\Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(5) & ((\Inst_top_level|INST_LCD_I2C_UsrLogic|Mux2~45_combout\ & (\Inst_top_level|INST_LCD_I2C_UsrLogic|Mux2~47_combout\)) # 
-- (!\Inst_top_level|INST_LCD_I2C_UsrLogic|Mux2~45_combout\ & ((\Inst_top_level|INST_LCD_I2C_UsrLogic|Mux2~35_combout\))))) # (!\Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(5) & (((\Inst_top_level|INST_LCD_I2C_UsrLogic|Mux2~45_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux2~47_combout\,
	datab => \Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(5),
	datac => \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux2~35_combout\,
	datad => \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux2~45_combout\,
	combout => \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux2~48_combout\);

-- Location: LCCOMB_X87_Y5_N18
\Inst_top_level|INST_LCD_I2C_UsrLogic|Mux2~49\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux2~49_combout\ = (\Inst_top_level|INST_LCD_I2C_UsrLogic|Mux2~32_combout\) # ((\Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(7) & (!\Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(6) & 
-- \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux2~48_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(7),
	datab => \Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(6),
	datac => \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux2~32_combout\,
	datad => \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux2~48_combout\,
	combout => \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux2~49_combout\);

-- Location: LCCOMB_X89_Y3_N18
\Inst_top_level|INST_LCD_I2C_UsrLogic|Mux3~35\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux3~35_combout\ = ((!\Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(0) & !\Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(1))) # (!\Inst_top_level|INST_StateMachine|current_state.INIT~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(0),
	datac => \Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(1),
	datad => \Inst_top_level|INST_StateMachine|current_state.INIT~q\,
	combout => \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux3~35_combout\);

-- Location: LCCOMB_X88_Y4_N28
\Inst_top_level|INST_LCD_I2C_UsrLogic|Mux3~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux3~36_combout\ = (\Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(0) & ((\Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(1) & (\Inst_top_level|FirstLine\(64))) # (!\Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(1) & 
-- ((\Inst_top_level|FirstLine\(68)))))) # (!\Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(0) & (((\Inst_top_level|FirstLine\(68)) # (!\Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110011001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|FirstLine\(64),
	datab => \Inst_top_level|FirstLine\(68),
	datac => \Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(0),
	datad => \Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(1),
	combout => \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux3~36_combout\);

-- Location: LCCOMB_X89_Y3_N8
\Inst_top_level|INST_LCD_I2C_UsrLogic|Mux3~37\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux3~37_combout\ = (\Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(2) & ((\Inst_top_level|INST_LCD_I2C_UsrLogic|Mux3~36_combout\) # ((\Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(4))))) # 
-- (!\Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(2) & (((\Inst_top_level|INST_LCD_I2C_UsrLogic|Mux3~71_combout\ & !\Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(2),
	datab => \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux3~36_combout\,
	datac => \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux3~71_combout\,
	datad => \Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(4),
	combout => \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux3~37_combout\);

-- Location: LCCOMB_X89_Y3_N26
\Inst_top_level|INST_LCD_I2C_UsrLogic|Mux3~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux3~38_combout\ = (\Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(0) & (((\Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(1) & \Inst_top_level|FirstLine\(32))))) # (!\Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(0) & 
-- (!\Inst_top_level|INST_StateMachine|current_state.INIT~q\ & (!\Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000100000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(0),
	datab => \Inst_top_level|INST_StateMachine|current_state.INIT~q\,
	datac => \Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(1),
	datad => \Inst_top_level|FirstLine\(32),
	combout => \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux3~38_combout\);

-- Location: LCCOMB_X89_Y3_N4
\Inst_top_level|INST_LCD_I2C_UsrLogic|Mux3~39\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux3~39_combout\ = (\Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(4) & ((\Inst_top_level|INST_LCD_I2C_UsrLogic|Mux3~37_combout\ & ((\Inst_top_level|INST_LCD_I2C_UsrLogic|Mux3~72_combout\))) # 
-- (!\Inst_top_level|INST_LCD_I2C_UsrLogic|Mux3~37_combout\ & (\Inst_top_level|INST_LCD_I2C_UsrLogic|Mux3~35_combout\)))) # (!\Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(4) & (((\Inst_top_level|INST_LCD_I2C_UsrLogic|Mux3~37_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(4),
	datab => \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux3~35_combout\,
	datac => \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux3~37_combout\,
	datad => \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux3~72_combout\,
	combout => \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux3~39_combout\);

-- Location: LCCOMB_X88_Y4_N22
\Inst_top_level|INST_LCD_I2C_UsrLogic|Mux3~40\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux3~40_combout\ = (\Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(1) & (((\Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(0) & \Inst_top_level|INST_StateMachine|current_state.INIT~q\)))) # 
-- (!\Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(1) & (\Inst_top_level|FirstLine\(64) & (!\Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(1),
	datab => \Inst_top_level|FirstLine\(64),
	datac => \Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(0),
	datad => \Inst_top_level|INST_StateMachine|current_state.INIT~q\,
	combout => \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux3~40_combout\);

-- Location: LCCOMB_X88_Y5_N12
\Inst_top_level|INST_LCD_I2C_UsrLogic|Mux3~41\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux3~41_combout\ = (\Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(1) & (((\Inst_top_level|Equal2~0_combout\)))) # (!\Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(1) & 
-- ((\Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(0) & ((\Inst_top_level|Equal2~0_combout\))) # (!\Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(0) & (\Inst_top_level|FirstLine\(88)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|FirstLine\(88),
	datab => \Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(1),
	datac => \Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(0),
	datad => \Inst_top_level|Equal2~0_combout\,
	combout => \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux3~41_combout\);

-- Location: LCCOMB_X88_Y5_N2
\Inst_top_level|INST_LCD_I2C_UsrLogic|Mux3~42\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux3~42_combout\ = (\Inst_top_level|Equal2~0_combout\ & ((\Inst_top_level|INST_LCD_I2C_UsrLogic|Mux3~34_combout\) # ((\Inst_top_level|FirstLine\(88) & \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux1~40_combout\)))) # 
-- (!\Inst_top_level|Equal2~0_combout\ & (\Inst_top_level|FirstLine\(88) & (\Inst_top_level|INST_LCD_I2C_UsrLogic|Mux1~40_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|Equal2~0_combout\,
	datab => \Inst_top_level|FirstLine\(88),
	datac => \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux1~40_combout\,
	datad => \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux3~34_combout\,
	combout => \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux3~42_combout\);

-- Location: LCCOMB_X88_Y5_N8
\Inst_top_level|INST_LCD_I2C_UsrLogic|Mux3~43\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux3~43_combout\ = (\Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(4) & (((\Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(2))))) # (!\Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(4) & 
-- ((\Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(2) & ((\Inst_top_level|INST_LCD_I2C_UsrLogic|Mux3~41_combout\))) # (!\Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(2) & (\Inst_top_level|INST_LCD_I2C_UsrLogic|Mux3~42_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(4),
	datab => \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux3~42_combout\,
	datac => \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux3~41_combout\,
	datad => \Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(2),
	combout => \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux3~43_combout\);

-- Location: LCCOMB_X85_Y5_N14
\Inst_top_level|INST_LCD_I2C_UsrLogic|Mux3~44\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux3~44_combout\ = (\Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(0) & ((\Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(1)))) # (!\Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(0) & 
-- (\Inst_top_level|INST_StateMachine|current_state.INIT~q\ & !\Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_StateMachine|current_state.INIT~q\,
	datab => \Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(0),
	datad => \Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(1),
	combout => \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux3~44_combout\);

-- Location: LCCOMB_X88_Y5_N26
\Inst_top_level|INST_LCD_I2C_UsrLogic|Mux3~45\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux3~45_combout\ = (\Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(4) & ((\Inst_top_level|INST_LCD_I2C_UsrLogic|Mux3~43_combout\ & ((\Inst_top_level|INST_LCD_I2C_UsrLogic|Mux3~44_combout\))) # 
-- (!\Inst_top_level|INST_LCD_I2C_UsrLogic|Mux3~43_combout\ & (\Inst_top_level|INST_LCD_I2C_UsrLogic|Mux3~40_combout\)))) # (!\Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(4) & (((\Inst_top_level|INST_LCD_I2C_UsrLogic|Mux3~43_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(4),
	datab => \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux3~40_combout\,
	datac => \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux3~43_combout\,
	datad => \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux3~44_combout\,
	combout => \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux3~45_combout\);

-- Location: LCCOMB_X88_Y5_N0
\Inst_top_level|INST_LCD_I2C_UsrLogic|Mux3~46\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux3~46_combout\ = (!\Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(7) & ((\Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(3) & (\Inst_top_level|INST_LCD_I2C_UsrLogic|Mux3~39_combout\)) # 
-- (!\Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(3) & ((\Inst_top_level|INST_LCD_I2C_UsrLogic|Mux3~45_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(3),
	datab => \Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(7),
	datac => \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux3~39_combout\,
	datad => \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux3~45_combout\,
	combout => \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux3~46_combout\);

-- Location: LCCOMB_X86_Y5_N8
\Inst_top_level|INST_LCD_I2C_UsrLogic|Mux3~47\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux3~47_combout\ = (\Inst_top_level|PWN_module[1]~1_combout\ & (\Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(7) & (\Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(4) & 
-- \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~34_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|PWN_module[1]~1_combout\,
	datab => \Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(7),
	datac => \Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(4),
	datad => \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~34_combout\,
	combout => \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux3~47_combout\);

-- Location: LCCOMB_X88_Y2_N18
\Inst_top_level|INST_LCD_I2C_UsrLogic|Mux3~48\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux3~48_combout\ = (!\Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(3) & ((\Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(1) & (\Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(0) & 
-- !\Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(2))) # (!\Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(1) & (!\Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(0) & \Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(3),
	datab => \Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(1),
	datac => \Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(0),
	datad => \Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(2),
	combout => \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux3~48_combout\);

-- Location: LCCOMB_X88_Y2_N12
\Inst_top_level|INST_LCD_I2C_UsrLogic|Mux3~49\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux3~49_combout\ = (!\Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(7) & (!\Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(4) & \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux3~48_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(7),
	datac => \Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(4),
	datad => \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux3~48_combout\,
	combout => \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux3~49_combout\);

-- Location: LCCOMB_X85_Y5_N20
\Inst_top_level|INST_LCD_I2C_UsrLogic|Mux3~50\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux3~50_combout\ = (\Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(2) & ((\Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(3)) # ((\Inst_top_level|INST_LCD_I2C_UsrLogic|Mux3~75_combout\)))) # 
-- (!\Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(2) & (!\Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(3) & (\Inst_top_level|INST_LCD_I2C_UsrLogic|Mux3~77_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(2),
	datab => \Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(3),
	datac => \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux3~77_combout\,
	datad => \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux3~75_combout\,
	combout => \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux3~50_combout\);

-- Location: LCCOMB_X86_Y5_N30
\Inst_top_level|INST_LCD_I2C_UsrLogic|Mux3~51\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux3~51_combout\ = (\Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(3) & ((\Inst_top_level|INST_LCD_I2C_UsrLogic|Mux3~50_combout\ & (\Inst_top_level|INST_LCD_I2C_UsrLogic|Mux1~86_combout\)) # 
-- (!\Inst_top_level|INST_LCD_I2C_UsrLogic|Mux3~50_combout\ & ((\Inst_top_level|INST_LCD_I2C_UsrLogic|Mux3~73_combout\))))) # (!\Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(3) & (((\Inst_top_level|INST_LCD_I2C_UsrLogic|Mux3~50_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux1~86_combout\,
	datab => \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux3~73_combout\,
	datac => \Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(3),
	datad => \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux3~50_combout\,
	combout => \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux3~51_combout\);

-- Location: LCCOMB_X86_Y5_N4
\Inst_top_level|INST_LCD_I2C_UsrLogic|Mux3~52\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux3~52_combout\ = (\Inst_top_level|INST_LCD_I2C_UsrLogic|Mux3~47_combout\) # ((\Inst_top_level|INST_LCD_I2C_UsrLogic|Mux3~49_combout\) # ((\Inst_top_level|INST_LCD_I2C_UsrLogic|Mux1~55_combout\ & 
-- \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux3~51_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux3~47_combout\,
	datab => \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux1~55_combout\,
	datac => \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux3~51_combout\,
	datad => \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux3~49_combout\,
	combout => \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux3~52_combout\);

-- Location: LCCOMB_X86_Y4_N14
\Inst_top_level|INST_LCD_I2C_UsrLogic|Mux3~53\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux3~53_combout\ = (\Inst_top_level|INST_LCD_I2C_UsrLogic|Mux1~40_combout\ & (((\Inst_top_level|oLed3~0_combout\) # (\Inst_top_level|oLed3~1_combout\)))) # (!\Inst_top_level|INST_LCD_I2C_UsrLogic|Mux1~40_combout\ & 
-- (\Inst_top_level|oLed2~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|oLed2~0_combout\,
	datab => \Inst_top_level|oLed3~0_combout\,
	datac => \Inst_top_level|oLed3~1_combout\,
	datad => \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux1~40_combout\,
	combout => \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux3~53_combout\);

-- Location: LCCOMB_X86_Y4_N24
\Inst_top_level|INST_LCD_I2C_UsrLogic|Mux3~54\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux3~54_combout\ = (\Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(3) & (((\Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(2))))) # (!\Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(3) & 
-- ((\Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(2) & (\Inst_top_level|INST_LCD_I2C_UsrLogic|Mux3~53_combout\)) # (!\Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(2) & ((\Inst_top_level|INST_LCD_I2C_UsrLogic|Mux3~79_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(3),
	datab => \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux3~53_combout\,
	datac => \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux3~79_combout\,
	datad => \Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(2),
	combout => \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux3~54_combout\);

-- Location: LCCOMB_X86_Y4_N18
\Inst_top_level|INST_LCD_I2C_UsrLogic|Mux3~55\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux3~55_combout\ = (\Inst_top_level|INST_LCD_I2C_UsrLogic|Mux3~34_combout\ & ((\Inst_top_level|SecondLine[42]~8_combout\) # ((\Inst_top_level|INST_LCD_I2C_UsrLogic|Mux1~40_combout\ & 
-- \Inst_top_level|SecondLine[117]~16_combout\)))) # (!\Inst_top_level|INST_LCD_I2C_UsrLogic|Mux3~34_combout\ & (\Inst_top_level|INST_LCD_I2C_UsrLogic|Mux1~40_combout\ & (\Inst_top_level|SecondLine[117]~16_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux3~34_combout\,
	datab => \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux1~40_combout\,
	datac => \Inst_top_level|SecondLine[117]~16_combout\,
	datad => \Inst_top_level|SecondLine[42]~8_combout\,
	combout => \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux3~55_combout\);

-- Location: LCCOMB_X86_Y4_N0
\Inst_top_level|INST_LCD_I2C_UsrLogic|Mux3~56\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux3~56_combout\ = (\Inst_top_level|INST_LCD_I2C_UsrLogic|Mux3~54_combout\ & (((\Inst_top_level|INST_LCD_I2C_UsrLogic|Mux3~55_combout\) # (!\Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(3))))) # 
-- (!\Inst_top_level|INST_LCD_I2C_UsrLogic|Mux3~54_combout\ & (\Inst_top_level|INST_LCD_I2C_UsrLogic|Mux3~78_combout\ & (\Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux3~78_combout\,
	datab => \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux3~54_combout\,
	datac => \Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(3),
	datad => \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux3~55_combout\,
	combout => \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux3~56_combout\);

-- Location: LCCOMB_X89_Y2_N22
\Inst_top_level|INST_LCD_I2C_UsrLogic|Mux3~57\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux3~57_combout\ = (!\Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(3) & (\Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(0) $ (\Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001001000010010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(0),
	datab => \Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(3),
	datac => \Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(1),
	combout => \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux3~57_combout\);

-- Location: LCCOMB_X89_Y2_N16
\Inst_top_level|INST_LCD_I2C_UsrLogic|Mux3~58\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux3~58_combout\ = (\Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(4) & ((\Inst_top_level|INST_LCD_I2C_UsrLogic|Mux3~57_combout\) # ((\Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(7))))) # 
-- (!\Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(4) & (((!\Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(7) & !\Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~37_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100011001011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux3~57_combout\,
	datab => \Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(4),
	datac => \Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(7),
	datad => \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~37_combout\,
	combout => \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux3~58_combout\);

-- Location: LCCOMB_X86_Y5_N22
\Inst_top_level|INST_LCD_I2C_UsrLogic|Mux3~59\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux3~59_combout\ = (\Inst_top_level|INST_LCD_I2C_UsrLogic|Mux1~40_combout\ & (((\Inst_top_level|Equal2~0_combout\ & \Inst_top_level|current_PWMState.PModule1~q\)) # (!\Inst_top_level|oLed0~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|Equal2~0_combout\,
	datab => \Inst_top_level|oLed0~1_combout\,
	datac => \Inst_top_level|current_PWMState.PModule1~q\,
	datad => \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux1~40_combout\,
	combout => \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux3~59_combout\);

-- Location: LCCOMB_X86_Y5_N16
\Inst_top_level|INST_LCD_I2C_UsrLogic|Mux3~60\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux3~60_combout\ = (\Inst_top_level|INST_LCD_I2C_UsrLogic|Mux3~59_combout\) # ((\Inst_top_level|INST_LCD_I2C_UsrLogic|Mux3~34_combout\ & (\Inst_top_level|SecondLine[52]~18_combout\)) # 
-- (!\Inst_top_level|INST_LCD_I2C_UsrLogic|Mux3~34_combout\ & ((\Inst_top_level|INST_LCD_I2C_UsrLogic|Mux2~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101111101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux3~59_combout\,
	datab => \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux3~34_combout\,
	datac => \Inst_top_level|SecondLine[52]~18_combout\,
	datad => \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux2~14_combout\,
	combout => \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux3~60_combout\);

-- Location: LCCOMB_X86_Y5_N2
\Inst_top_level|INST_LCD_I2C_UsrLogic|Mux3~61\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux3~61_combout\ = (\Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(2) & (\Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(3))) # (!\Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(2) & 
-- ((\Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(3) & ((\Inst_top_level|INST_LCD_I2C_UsrLogic|Mux3~60_combout\))) # (!\Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(3) & (\Inst_top_level|INST_LCD_I2C_UsrLogic|Mux3~82_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(2),
	datab => \Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(3),
	datac => \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux3~82_combout\,
	datad => \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux3~60_combout\,
	combout => \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux3~61_combout\);

-- Location: LCCOMB_X86_Y5_N24
\Inst_top_level|INST_LCD_I2C_UsrLogic|Mux3~62\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux3~62_combout\ = (\Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(2) & ((\Inst_top_level|INST_LCD_I2C_UsrLogic|Mux3~61_combout\ & ((\Inst_top_level|INST_LCD_I2C_UsrLogic|Mux3~84_combout\))) # 
-- (!\Inst_top_level|INST_LCD_I2C_UsrLogic|Mux3~61_combout\ & (\Inst_top_level|INST_LCD_I2C_UsrLogic|Mux3~81_combout\)))) # (!\Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(2) & (\Inst_top_level|INST_LCD_I2C_UsrLogic|Mux3~61_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(2),
	datab => \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux3~61_combout\,
	datac => \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux3~81_combout\,
	datad => \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux3~84_combout\,
	combout => \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux3~62_combout\);

-- Location: LCCOMB_X86_Y5_N18
\Inst_top_level|INST_LCD_I2C_UsrLogic|Mux3~63\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux3~63_combout\ = (\Inst_top_level|INST_LCD_I2C_UsrLogic|Mux3~58_combout\ & (((\Inst_top_level|INST_LCD_I2C_UsrLogic|Mux3~62_combout\) # (!\Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(7))))) # 
-- (!\Inst_top_level|INST_LCD_I2C_UsrLogic|Mux3~58_combout\ & (\Inst_top_level|INST_LCD_I2C_UsrLogic|Mux3~56_combout\ & (\Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux3~58_combout\,
	datab => \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux3~56_combout\,
	datac => \Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(7),
	datad => \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux3~62_combout\,
	combout => \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux3~63_combout\);

-- Location: LCCOMB_X86_Y5_N12
\Inst_top_level|INST_LCD_I2C_UsrLogic|Mux3~64\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux3~64_combout\ = (\Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(6) & (\Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(5))) # (!\Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(6) & 
-- ((\Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(5) & (\Inst_top_level|INST_LCD_I2C_UsrLogic|Mux3~52_combout\)) # (!\Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(5) & ((\Inst_top_level|INST_LCD_I2C_UsrLogic|Mux3~63_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(6),
	datab => \Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(5),
	datac => \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux3~52_combout\,
	datad => \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux3~63_combout\,
	combout => \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux3~64_combout\);

-- Location: LCCOMB_X88_Y5_N22
\Inst_top_level|INST_LCD_I2C_UsrLogic|Mux3~65\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux3~65_combout\ = (\Inst_top_level|FirstLine\(32) & (\Inst_top_level|INST_LCD_I2C_UsrLogic|Equal1~4_combout\ & (!\Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(4) & 
-- \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~35_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|FirstLine\(32),
	datab => \Inst_top_level|INST_LCD_I2C_UsrLogic|Equal1~4_combout\,
	datac => \Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(4),
	datad => \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~35_combout\,
	combout => \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux3~65_combout\);

-- Location: LCCOMB_X86_Y4_N26
\Inst_top_level|INST_LCD_I2C_UsrLogic|Mux3~66\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux3~66_combout\ = (\Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(3) & (\Inst_top_level|INST_LCD_I2C_UsrLogic|Mux3~85_combout\ & !\Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(3),
	datac => \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux3~85_combout\,
	datad => \Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(2),
	combout => \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux3~66_combout\);

-- Location: LCCOMB_X86_Y4_N20
\Inst_top_level|INST_LCD_I2C_UsrLogic|Mux3~67\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux3~67_combout\ = (\Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(3) & (((\Inst_top_level|oLed3~0_combout\) # (\Inst_top_level|oLed3~1_combout\)))) # (!\Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(3) & 
-- (\Inst_top_level|oLed2~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|oLed2~0_combout\,
	datab => \Inst_top_level|oLed3~0_combout\,
	datac => \Inst_top_level|oLed3~1_combout\,
	datad => \Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(3),
	combout => \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux3~67_combout\);

-- Location: LCCOMB_X86_Y4_N2
\Inst_top_level|INST_LCD_I2C_UsrLogic|Mux3~68\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux3~68_combout\ = (\Inst_top_level|INST_LCD_I2C_UsrLogic|Mux3~66_combout\) # ((\Inst_top_level|INST_LCD_I2C_UsrLogic|Mux3~67_combout\ & (\Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(2) & 
-- \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux1~40_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux3~67_combout\,
	datab => \Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(2),
	datac => \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux1~40_combout\,
	datad => \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux3~66_combout\,
	combout => \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux3~68_combout\);

-- Location: LCCOMB_X87_Y5_N12
\Inst_top_level|INST_LCD_I2C_UsrLogic|Mux3~69\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux3~69_combout\ = (!\Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(7) & ((\Inst_top_level|INST_LCD_I2C_UsrLogic|Mux3~65_combout\) # ((\Inst_top_level|INST_LCD_I2C_UsrLogic|Mux3~68_combout\ & 
-- \Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux3~68_combout\,
	datab => \Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(7),
	datac => \Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(4),
	datad => \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux3~65_combout\,
	combout => \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux3~69_combout\);

-- Location: LCCOMB_X87_Y5_N22
\Inst_top_level|INST_LCD_I2C_UsrLogic|Mux3~70\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux3~70_combout\ = (\Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(6) & ((\Inst_top_level|INST_LCD_I2C_UsrLogic|Mux3~64_combout\ & (\Inst_top_level|INST_LCD_I2C_UsrLogic|Mux3~69_combout\)) # 
-- (!\Inst_top_level|INST_LCD_I2C_UsrLogic|Mux3~64_combout\ & ((\Inst_top_level|INST_LCD_I2C_UsrLogic|Mux3~46_combout\))))) # (!\Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(6) & (((\Inst_top_level|INST_LCD_I2C_UsrLogic|Mux3~64_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux3~69_combout\,
	datab => \Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(6),
	datac => \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux3~46_combout\,
	datad => \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux3~64_combout\,
	combout => \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux3~70_combout\);

-- Location: LCCOMB_X87_Y5_N28
\Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Mux4~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Mux4~0_combout\ = (\Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|bit_cnt\(0) & (\Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|bit_cnt\(1) & 
-- (\Inst_top_level|INST_LCD_I2C_UsrLogic|Mux3~70_combout\))) # (!\Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|bit_cnt\(0) & (((\Inst_top_level|INST_LCD_I2C_UsrLogic|Mux2~49_combout\)) # 
-- (!\Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|bit_cnt\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101010110010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|bit_cnt\(0),
	datab => \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|bit_cnt\(1),
	datac => \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux3~70_combout\,
	datad => \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux2~49_combout\,
	combout => \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Mux4~0_combout\);

-- Location: LCCOMB_X88_Y3_N10
\Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~38_combout\ = (\Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(2) & ((\Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(3)) # ((\Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~65_combout\)))) # 
-- (!\Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(2) & (!\Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(3) & ((!\Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~62_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100010111001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(2),
	datab => \Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(3),
	datac => \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~65_combout\,
	datad => \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~62_combout\,
	combout => \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~38_combout\);

-- Location: LCCOMB_X87_Y3_N24
\Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~39\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~39_combout\ = (\Inst_top_level|INST_StateMachine|current_state.CLOCK_GEN_MODE~q\ & ((\Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(1) $ (\Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(0))))) # 
-- (!\Inst_top_level|INST_StateMachine|current_state.CLOCK_GEN_MODE~q\ & ((\Inst_top_level|INST_StateMachine|current_state.PWM_mode~q\) # (\Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(1) $ (\Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100111111110100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_StateMachine|current_state.CLOCK_GEN_MODE~q\,
	datab => \Inst_top_level|INST_StateMachine|current_state.PWM_mode~q\,
	datac => \Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(1),
	datad => \Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(0),
	combout => \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~39_combout\);

-- Location: LCCOMB_X88_Y3_N28
\Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~40\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~40_combout\ = (\Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(3) & ((\Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~38_combout\ & (!\Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~39_combout\)) # 
-- (!\Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~38_combout\ & ((\Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~64_combout\))))) # (!\Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(3) & (((\Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~38_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111011110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(3),
	datab => \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~39_combout\,
	datac => \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~64_combout\,
	datad => \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~38_combout\,
	combout => \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~40_combout\);

-- Location: LCCOMB_X87_Y2_N22
\Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~41\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~41_combout\ = (\Inst_top_level|FirstLine\(83) & (!\Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(3) & (\Inst_top_level|INST_LCD_I2C_UsrLogic|Mux1~40_combout\ & \Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|FirstLine\(83),
	datab => \Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(3),
	datac => \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux1~40_combout\,
	datad => \Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(2),
	combout => \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~41_combout\);

-- Location: LCCOMB_X88_Y5_N28
\Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~42\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~42_combout\ = (\Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(2) & (((!\Inst_top_level|Equal2~0_combout\)) # (!\Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(1)))) # 
-- (!\Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(2) & ((\Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(1)) # ((\Inst_top_level|FirstLine\(83)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111111101101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(2),
	datab => \Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(1),
	datac => \Inst_top_level|Equal2~0_combout\,
	datad => \Inst_top_level|FirstLine\(83),
	combout => \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~42_combout\);

-- Location: LCCOMB_X88_Y5_N18
\Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~43\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~43_combout\ = (\Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~41_combout\) # ((!\Inst_top_level|INST_LCD_I2C_UsrLogic|Mux3~34_combout\ & (\Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~42_combout\ & 
-- \Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux3~34_combout\,
	datab => \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~42_combout\,
	datac => \Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(3),
	datad => \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~41_combout\,
	combout => \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~43_combout\);

-- Location: LCCOMB_X88_Y5_N4
\Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~44\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~44_combout\ = (\Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(4) & ((\Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(5)) # ((\Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~40_combout\)))) # 
-- (!\Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(4) & (!\Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(5) & ((\Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~43_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(4),
	datab => \Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(5),
	datac => \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~40_combout\,
	datad => \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~43_combout\,
	combout => \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~44_combout\);

-- Location: LCCOMB_X88_Y2_N10
\Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~45\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~45_combout\ = (\Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(2) & (\Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~66_combout\ & ((\Inst_top_level|PWN_module[1]~1_combout\) # 
-- (!\Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(3))))) # (!\Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(2) & (\Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(3) & (!\Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~66_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001001000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(3),
	datab => \Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(2),
	datac => \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~66_combout\,
	datad => \Inst_top_level|PWN_module[1]~1_combout\,
	combout => \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~45_combout\);

-- Location: LCCOMB_X88_Y2_N20
\Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~46\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~46_combout\ = (\Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~67_combout\ & (((\Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~45_combout\)))) # (!\Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~67_combout\ & 
-- ((\Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~45_combout\ & (\Inst_top_level|oLed2~0_combout\)) # (!\Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~45_combout\ & ((\Inst_top_level|INST_LCD_I2C_UsrLogic|Mux3~34_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|oLed2~0_combout\,
	datab => \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~67_combout\,
	datac => \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux3~34_combout\,
	datad => \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~45_combout\,
	combout => \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~46_combout\);

-- Location: LCCOMB_X88_Y5_N14
\Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~47\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~47_combout\ = (\Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(5) & ((\Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~44_combout\ & ((\Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~46_combout\))) # 
-- (!\Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~44_combout\ & (!\Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~63_combout\)))) # (!\Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(5) & (((\Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~44_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010000110100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~63_combout\,
	datab => \Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(5),
	datac => \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~44_combout\,
	datad => \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~46_combout\,
	combout => \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~47_combout\);

-- Location: LCCOMB_X89_Y2_N10
\Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~48\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~48_combout\ = (\Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(0) & (((\Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(3) & !\Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(2))) # 
-- (!\Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(1)))) # (!\Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(0) & ((\Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(1)) # ((\Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(3) & 
-- \Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101111011011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(0),
	datab => \Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(3),
	datac => \Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(1),
	datad => \Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(2),
	combout => \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~48_combout\);

-- Location: LCCOMB_X89_Y2_N28
\Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~49\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~49_combout\ = (!\Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(5) & ((\Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(4) & (!\Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~48_combout\)) # 
-- (!\Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(4) & ((\Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~37_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000011100000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~48_combout\,
	datab => \Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(4),
	datac => \Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(5),
	datad => \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~37_combout\,
	combout => \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~49_combout\);

-- Location: LCCOMB_X89_Y2_N6
\Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~50\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~50_combout\ = (\Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(1) & ((\Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(3) $ (!\Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(0))) # 
-- (!\Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(2)))) # (!\Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(1) & ((\Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(0) & ((!\Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(2)) # 
-- (!\Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(3)))) # (!\Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(0) & ((\Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(2))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011111111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(1),
	datab => \Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(3),
	datac => \Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(0),
	datad => \Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(2),
	combout => \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~50_combout\);

-- Location: LCCOMB_X89_Y2_N0
\Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~51\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~51_combout\ = (\Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~49_combout\) # ((!\Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~50_combout\ & (!\Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(4) & 
-- \Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~50_combout\,
	datab => \Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(4),
	datac => \Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(5),
	datad => \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~49_combout\,
	combout => \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~51_combout\);

-- Location: LCCOMB_X88_Y5_N20
\Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~52\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~52_combout\ = (!\Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(7) & ((\Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(6) & ((\Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~47_combout\))) # 
-- (!\Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(6) & (\Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~51_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~51_combout\,
	datab => \Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(6),
	datac => \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~47_combout\,
	datad => \Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(7),
	combout => \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~52_combout\);

-- Location: LCCOMB_X86_Y1_N18
\Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~53\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~53_combout\ = (\Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(2) & ((\Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(4)) # ((\Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~68_combout\)))) # 
-- (!\Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(2) & (!\Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(4) & ((\Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~69_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(2),
	datab => \Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(4),
	datac => \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~68_combout\,
	datad => \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~69_combout\,
	combout => \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~53_combout\);

-- Location: LCCOMB_X86_Y1_N4
\Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~54\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~54_combout\ = (\Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(2) & ((\Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(4)) # ((\Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~71_combout\)))) # 
-- (!\Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(2) & (!\Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(4) & ((\Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~72_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(2),
	datab => \Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(4),
	datac => \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~71_combout\,
	datad => \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~72_combout\,
	combout => \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~54_combout\);

-- Location: LCCOMB_X86_Y1_N14
\Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~55\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~55_combout\ = (\Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(4) & ((\Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~54_combout\ & (\Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~73_combout\)) # 
-- (!\Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~54_combout\ & ((\Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~70_combout\))))) # (!\Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(4) & (((\Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~54_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~73_combout\,
	datab => \Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(4),
	datac => \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~54_combout\,
	datad => \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~70_combout\,
	combout => \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~55_combout\);

-- Location: LCCOMB_X87_Y1_N10
\Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~56\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~56_combout\ = (\Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(2) & ((\Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(4)) # ((\Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~75_combout\)))) # 
-- (!\Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(2) & (!\Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(4) & ((\Inst_top_level|INST_LCD_I2C_UsrLogic|Mux1~85_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(2),
	datab => \Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(4),
	datac => \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~75_combout\,
	datad => \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux1~85_combout\,
	combout => \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~56_combout\);

-- Location: LCCOMB_X87_Y1_N28
\Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~57\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~57_combout\ = (\Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(4) & ((\Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~56_combout\ & (\Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~77_combout\)) # 
-- (!\Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~56_combout\ & ((\Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~74_combout\))))) # (!\Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(4) & (((\Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~56_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(4),
	datab => \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~77_combout\,
	datac => \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~74_combout\,
	datad => \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~56_combout\,
	combout => \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~57_combout\);

-- Location: LCCOMB_X86_Y1_N20
\Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~58\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~58_combout\ = (\Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(5) & (\Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(3))) # (!\Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(5) & 
-- ((\Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(3) & (\Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~55_combout\)) # (!\Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(3) & ((\Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~57_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(5),
	datab => \Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(3),
	datac => \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~55_combout\,
	datad => \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~57_combout\,
	combout => \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~58_combout\);

-- Location: LCCOMB_X86_Y1_N22
\Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~59\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~59_combout\ = (!\Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(2) & (!\Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(4) & (\Inst_top_level|oLed2~0_combout\ & 
-- \Inst_top_level|INST_LCD_I2C_UsrLogic|Equal1~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(2),
	datab => \Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(4),
	datac => \Inst_top_level|oLed2~0_combout\,
	datad => \Inst_top_level|INST_LCD_I2C_UsrLogic|Equal1~4_combout\,
	combout => \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~59_combout\);

-- Location: LCCOMB_X86_Y1_N16
\Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~60\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~60_combout\ = (\Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(5) & ((\Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~58_combout\ & ((\Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~59_combout\))) # 
-- (!\Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~58_combout\ & (\Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~79_combout\)))) # (!\Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(5) & (((\Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~58_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~79_combout\,
	datab => \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~59_combout\,
	datac => \Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(5),
	datad => \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~58_combout\,
	combout => \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~60_combout\);

-- Location: LCCOMB_X87_Y5_N30
\Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~61\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~61_combout\ = (\Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~52_combout\) # ((\Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(7) & (!\Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(6) & 
-- \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~60_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(7),
	datab => \Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(6),
	datac => \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~52_combout\,
	datad => \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~60_combout\,
	combout => \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~61_combout\);

-- Location: LCCOMB_X87_Y5_N24
\Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Mux4~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Mux4~1_combout\ = (\Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|bit_cnt\(1) & (((\Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Mux4~0_combout\)))) # 
-- (!\Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|bit_cnt\(1) & ((\Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Mux4~0_combout\ & ((\Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~61_combout\))) # 
-- (!\Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Mux4~0_combout\ & (\Inst_top_level|INST_LCD_I2C_UsrLogic|Mux1~68_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux1~68_combout\,
	datab => \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|bit_cnt\(1),
	datac => \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~61_combout\,
	datad => \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Mux4~0_combout\,
	combout => \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Mux4~1_combout\);

-- Location: LCCOMB_X87_Y5_N10
\Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Selector23~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Selector23~7_combout\ = (\Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Selector23~6_combout\) # ((\Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Selector20~0_combout\ & 
-- (!\Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|bit_cnt\(2) & \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Mux4~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Selector20~0_combout\,
	datab => \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Selector23~6_combout\,
	datac => \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|bit_cnt\(2),
	datad => \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Mux4~1_combout\,
	combout => \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Selector23~7_combout\);

-- Location: FF_X87_Y5_N23
\Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|data_tx[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux3~70_combout\,
	ena => \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|data_tx[0]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|data_tx\(4));

-- Location: FF_X87_Y5_N19
\Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|data_tx[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux2~49_combout\,
	ena => \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|data_tx[0]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|data_tx\(5));

-- Location: LCCOMB_X88_Y6_N24
\Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Mux0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Mux0~0_combout\ = (\Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|bit_cnt\(0) & (\Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|data_tx\(4))) # 
-- (!\Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|bit_cnt\(0) & ((\Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|data_tx\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|bit_cnt\(0),
	datab => \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|data_tx\(4),
	datad => \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|data_tx\(5),
	combout => \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Mux0~0_combout\);

-- Location: FF_X88_Y5_N11
\Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|data_tx[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(0),
	sload => VCC,
	ena => \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|data_tx[0]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|data_tx\(2));

-- Location: FF_X88_Y6_N19
\Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|data_tx[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|data_tx[0]~feeder_combout\,
	ena => \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|data_tx[0]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|data_tx\(0));

-- Location: LCCOMB_X88_Y6_N28
\Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Mux2~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Mux2~0_combout\ = (\Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|bit_cnt\(2) & \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|bit_cnt\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|bit_cnt\(2),
	datad => \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|bit_cnt\(0),
	combout => \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Mux2~0_combout\);

-- Location: LCCOMB_X88_Y6_N14
\Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Mux2~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Mux2~1_combout\ = (\Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|bit_cnt\(1) & (\Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|data_tx\(0) & 
-- ((\Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Mux2~0_combout\)))) # (!\Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|bit_cnt\(1) & (((\Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|data_tx\(2)) # 
-- (!\Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Mux2~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100001010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|bit_cnt\(1),
	datab => \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|data_tx\(0),
	datac => \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|data_tx\(2),
	datad => \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Mux2~0_combout\,
	combout => \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Mux2~1_combout\);

-- Location: FF_X87_Y5_N27
\Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|data_tx[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux1~68_combout\,
	ena => \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|data_tx[0]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|data_tx\(6));

-- Location: FF_X87_Y5_N31
\Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|data_tx[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~61_combout\,
	ena => \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|data_tx[0]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|data_tx\(7));

-- Location: LCCOMB_X88_Y6_N12
\Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Mux0~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Mux0~1_combout\ = (\Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|bit_cnt\(0) & (\Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|data_tx\(6))) # 
-- (!\Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|bit_cnt\(0) & ((\Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|data_tx\(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|data_tx\(6),
	datac => \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|data_tx\(7),
	datad => \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|bit_cnt\(0),
	combout => \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Mux0~1_combout\);

-- Location: LCCOMB_X88_Y6_N22
\Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Mux2~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Mux2~2_combout\ = (\Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|bit_cnt\(2) & (((\Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Mux2~1_combout\)))) # 
-- (!\Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|bit_cnt\(2) & ((\Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Mux2~1_combout\ & (\Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Mux0~1_combout\)) # 
-- (!\Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Mux2~1_combout\ & ((\Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Mux0~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Mux0~1_combout\,
	datab => \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|bit_cnt\(2),
	datac => \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Mux2~1_combout\,
	datad => \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Mux0~0_combout\,
	combout => \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Mux2~2_combout\);

-- Location: LCCOMB_X89_Y6_N26
\Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Selector23~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Selector23~8_combout\ = (\Inst_top_level|INST_LCD_I2C_UsrLogic|enable~q\ & ((\Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|state.mstr_ack~q\) # 
-- ((\Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Mux2~2_combout\ & \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|state.slv_ack1~q\)))) # (!\Inst_top_level|INST_LCD_I2C_UsrLogic|enable~q\ & 
-- (((\Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Mux2~2_combout\ & \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|state.slv_ack1~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_LCD_I2C_UsrLogic|enable~q\,
	datab => \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|state.mstr_ack~q\,
	datac => \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Mux2~2_combout\,
	datad => \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|state.slv_ack1~q\,
	combout => \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Selector23~8_combout\);

-- Location: LCCOMB_X88_Y6_N26
\Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Mux0~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Mux0~2_combout\ = (\Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|bit_cnt\(0) & (\Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|data_tx\(5))) # 
-- (!\Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|bit_cnt\(0) & ((\Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|data_tx\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|data_tx\(5),
	datab => \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|data_tx\(4),
	datad => \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|bit_cnt\(0),
	combout => \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Mux0~2_combout\);

-- Location: LCCOMB_X88_Y6_N16
\Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Mux0~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Mux0~3_combout\ = (\Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|bit_cnt\(0) & ((\Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|data_tx\(7)))) # 
-- (!\Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|bit_cnt\(0) & (\Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|data_tx\(6)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|data_tx\(6),
	datac => \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|data_tx\(7),
	datad => \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|bit_cnt\(0),
	combout => \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Mux0~3_combout\);

-- Location: LCCOMB_X88_Y6_N30
\Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Mux3~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Mux3~0_combout\ = (\Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Add1~0_combout\ & (((\Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Selector25~0_combout\)))) # 
-- (!\Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Add1~0_combout\ & ((\Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Selector25~0_combout\ & (\Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Mux0~2_combout\)) # 
-- (!\Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Selector25~0_combout\ & ((\Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Mux0~3_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Mux0~2_combout\,
	datab => \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Add1~0_combout\,
	datac => \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Selector25~0_combout\,
	datad => \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Mux0~3_combout\,
	combout => \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Mux3~0_combout\);

-- Location: LCCOMB_X89_Y6_N10
\Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Selector23~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Selector23~9_combout\ = (\Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|state.command~q\) # ((\Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|state.wr~q\) # 
-- ((!\Inst_top_level|INST_LCD_I2C_UsrLogic|enable~q\ & \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|state.rd~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|state.command~q\,
	datab => \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|state.wr~q\,
	datac => \Inst_top_level|INST_LCD_I2C_UsrLogic|enable~q\,
	datad => \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|state.rd~q\,
	combout => \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Selector23~9_combout\);

-- Location: LCCOMB_X89_Y6_N0
\Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Selector23~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Selector23~10_combout\ = (\Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Selector23~9_combout\ & ((\Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Equal1~0_combout\) # 
-- ((\Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|state.wr~q\ & \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Mux3~2_combout\)))) # (!\Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Selector23~9_combout\ & 
-- (\Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|state.wr~q\ & (\Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Mux3~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Selector23~9_combout\,
	datab => \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|state.wr~q\,
	datac => \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Mux3~2_combout\,
	datad => \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Equal1~0_combout\,
	combout => \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Selector23~10_combout\);

-- Location: LCCOMB_X89_Y6_N14
\Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Selector23~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Selector23~11_combout\ = (\Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|state.command~q\ & ((\Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Add1~0_combout\) # 
-- ((!\Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|bit_cnt\(1) & \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|state.start~q\)))) # (!\Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|state.command~q\ & 
-- (!\Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|bit_cnt\(1) & (\Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|state.start~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|state.command~q\,
	datab => \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|bit_cnt\(1),
	datac => \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|state.start~q\,
	datad => \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Add1~0_combout\,
	combout => \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Selector23~11_combout\);

-- Location: LCCOMB_X88_Y6_N20
\Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Selector23~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Selector23~12_combout\ = (\Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Selector23~10_combout\) # ((\Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Selector23~8_combout\) # 
-- ((\Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|bit_cnt\(0) & \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Selector23~11_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|bit_cnt\(0),
	datab => \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Selector23~11_combout\,
	datac => \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Selector23~10_combout\,
	datad => \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Selector23~8_combout\,
	combout => \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Selector23~12_combout\);

-- Location: LCCOMB_X87_Y5_N16
\Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Selector23~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Selector23~13_combout\ = (!\Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Selector23~12_combout\ & (!\Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Selector23~14_combout\ & 
-- (!\Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Selector23~4_combout\ & !\Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Selector23~7_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Selector23~12_combout\,
	datab => \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Selector23~14_combout\,
	datac => \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Selector23~4_combout\,
	datad => \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Selector23~7_combout\,
	combout => \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Selector23~13_combout\);

-- Location: LCCOMB_X91_Y3_N0
\Inst_top_level|INST_CLK_GEN|Equal0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Equal0~0_combout\ = (\Inst_top_level|INST_CLK_GEN|N\(4) & (\Inst_top_level|INST_CLK_GEN|counter\(4) & (\Inst_top_level|INST_CLK_GEN|counter\(3) $ (!\Inst_top_level|INST_CLK_GEN|N\(3))))) # (!\Inst_top_level|INST_CLK_GEN|N\(4) 
-- & (!\Inst_top_level|INST_CLK_GEN|counter\(4) & (\Inst_top_level|INST_CLK_GEN|counter\(3) $ (!\Inst_top_level|INST_CLK_GEN|N\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001000000001001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_CLK_GEN|N\(4),
	datab => \Inst_top_level|INST_CLK_GEN|counter\(4),
	datac => \Inst_top_level|INST_CLK_GEN|counter\(3),
	datad => \Inst_top_level|INST_CLK_GEN|N\(3),
	combout => \Inst_top_level|INST_CLK_GEN|Equal0~0_combout\);

-- Location: LCCOMB_X91_Y3_N2
\Inst_top_level|INST_CLK_GEN|Equal0~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Equal0~1_combout\ = (\Inst_top_level|INST_CLK_GEN|N\(5) & (\Inst_top_level|INST_CLK_GEN|counter\(5) & (\Inst_top_level|INST_CLK_GEN|counter\(6) $ (!\Inst_top_level|INST_CLK_GEN|N\(6))))) # (!\Inst_top_level|INST_CLK_GEN|N\(5) 
-- & (!\Inst_top_level|INST_CLK_GEN|counter\(5) & (\Inst_top_level|INST_CLK_GEN|counter\(6) $ (!\Inst_top_level|INST_CLK_GEN|N\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000001001000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_CLK_GEN|N\(5),
	datab => \Inst_top_level|INST_CLK_GEN|counter\(6),
	datac => \Inst_top_level|INST_CLK_GEN|N\(6),
	datad => \Inst_top_level|INST_CLK_GEN|counter\(5),
	combout => \Inst_top_level|INST_CLK_GEN|Equal0~1_combout\);

-- Location: LCCOMB_X91_Y3_N8
\Inst_top_level|INST_CLK_GEN|Equal0~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Equal0~2_combout\ = (\Inst_top_level|INST_CLK_GEN|counter\(8) & (\Inst_top_level|INST_CLK_GEN|N\(8) & (\Inst_top_level|INST_CLK_GEN|N\(7) $ (!\Inst_top_level|INST_CLK_GEN|counter\(7))))) # 
-- (!\Inst_top_level|INST_CLK_GEN|counter\(8) & (!\Inst_top_level|INST_CLK_GEN|N\(8) & (\Inst_top_level|INST_CLK_GEN|N\(7) $ (!\Inst_top_level|INST_CLK_GEN|counter\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001000000001001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_CLK_GEN|counter\(8),
	datab => \Inst_top_level|INST_CLK_GEN|N\(8),
	datac => \Inst_top_level|INST_CLK_GEN|N\(7),
	datad => \Inst_top_level|INST_CLK_GEN|counter\(7),
	combout => \Inst_top_level|INST_CLK_GEN|Equal0~2_combout\);

-- Location: LCCOMB_X91_Y3_N22
\Inst_top_level|INST_CLK_GEN|Equal0~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Equal0~3_combout\ = (\Inst_top_level|INST_CLK_GEN|counter\(9) & (\Inst_top_level|INST_CLK_GEN|N\(9) & (\Inst_top_level|INST_CLK_GEN|counter\(10) $ (!\Inst_top_level|INST_CLK_GEN|N\(10))))) # 
-- (!\Inst_top_level|INST_CLK_GEN|counter\(9) & (!\Inst_top_level|INST_CLK_GEN|N\(9) & (\Inst_top_level|INST_CLK_GEN|counter\(10) $ (!\Inst_top_level|INST_CLK_GEN|N\(10)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000010000100001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_CLK_GEN|counter\(9),
	datab => \Inst_top_level|INST_CLK_GEN|counter\(10),
	datac => \Inst_top_level|INST_CLK_GEN|N\(9),
	datad => \Inst_top_level|INST_CLK_GEN|N\(10),
	combout => \Inst_top_level|INST_CLK_GEN|Equal0~3_combout\);

-- Location: LCCOMB_X91_Y3_N4
\Inst_top_level|INST_CLK_GEN|Equal0~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Equal0~4_combout\ = (\Inst_top_level|INST_CLK_GEN|Equal0~3_combout\ & (\Inst_top_level|INST_CLK_GEN|Equal0~1_combout\ & (\Inst_top_level|INST_CLK_GEN|Equal0~2_combout\ & \Inst_top_level|INST_CLK_GEN|Equal0~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_CLK_GEN|Equal0~3_combout\,
	datab => \Inst_top_level|INST_CLK_GEN|Equal0~1_combout\,
	datac => \Inst_top_level|INST_CLK_GEN|Equal0~2_combout\,
	datad => \Inst_top_level|INST_CLK_GEN|Equal0~0_combout\,
	combout => \Inst_top_level|INST_CLK_GEN|Equal0~4_combout\);

-- Location: LCCOMB_X91_Y3_N6
\Inst_top_level|INST_CLK_GEN|Equal0~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Equal0~5_combout\ = (\Inst_top_level|INST_CLK_GEN|counter\(12) & (\Inst_top_level|INST_CLK_GEN|N\(12) & (\Inst_top_level|INST_CLK_GEN|counter\(11) $ (!\Inst_top_level|INST_CLK_GEN|N\(11))))) # 
-- (!\Inst_top_level|INST_CLK_GEN|counter\(12) & (!\Inst_top_level|INST_CLK_GEN|N\(12) & (\Inst_top_level|INST_CLK_GEN|counter\(11) $ (!\Inst_top_level|INST_CLK_GEN|N\(11)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000010000100001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_CLK_GEN|counter\(12),
	datab => \Inst_top_level|INST_CLK_GEN|counter\(11),
	datac => \Inst_top_level|INST_CLK_GEN|N\(12),
	datad => \Inst_top_level|INST_CLK_GEN|N\(11),
	combout => \Inst_top_level|INST_CLK_GEN|Equal0~5_combout\);

-- Location: LCCOMB_X91_Y3_N12
\Inst_top_level|INST_CLK_GEN|Equal0~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Equal0~6_combout\ = (\Inst_top_level|INST_CLK_GEN|counter\(14) & (\Inst_top_level|INST_CLK_GEN|N\(14) & (\Inst_top_level|INST_CLK_GEN|N\(13) $ (!\Inst_top_level|INST_CLK_GEN|counter\(13))))) # 
-- (!\Inst_top_level|INST_CLK_GEN|counter\(14) & (!\Inst_top_level|INST_CLK_GEN|N\(14) & (\Inst_top_level|INST_CLK_GEN|N\(13) $ (!\Inst_top_level|INST_CLK_GEN|counter\(13)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000010000100001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_CLK_GEN|counter\(14),
	datab => \Inst_top_level|INST_CLK_GEN|N\(13),
	datac => \Inst_top_level|INST_CLK_GEN|N\(14),
	datad => \Inst_top_level|INST_CLK_GEN|counter\(13),
	combout => \Inst_top_level|INST_CLK_GEN|Equal0~6_combout\);

-- Location: LCCOMB_X91_Y3_N26
\Inst_top_level|INST_CLK_GEN|Equal0~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Equal0~7_combout\ = (\Inst_top_level|INST_CLK_GEN|counter\(15) & (\Inst_top_level|INST_CLK_GEN|N\(15) & (\Inst_top_level|INST_CLK_GEN|N\(16) $ (!\Inst_top_level|INST_CLK_GEN|counter\(16))))) # 
-- (!\Inst_top_level|INST_CLK_GEN|counter\(15) & (!\Inst_top_level|INST_CLK_GEN|N\(15) & (\Inst_top_level|INST_CLK_GEN|N\(16) $ (!\Inst_top_level|INST_CLK_GEN|counter\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000001001000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_CLK_GEN|counter\(15),
	datab => \Inst_top_level|INST_CLK_GEN|N\(16),
	datac => \Inst_top_level|INST_CLK_GEN|counter\(16),
	datad => \Inst_top_level|INST_CLK_GEN|N\(15),
	combout => \Inst_top_level|INST_CLK_GEN|Equal0~7_combout\);

-- Location: LCCOMB_X90_Y4_N12
\Inst_top_level|INST_CLK_GEN|Equal0~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Equal0~8_combout\ = (!\Inst_top_level|INST_CLK_GEN|counter\(1) & (!\Inst_top_level|INST_CLK_GEN|counter\(0) & (!\Inst_top_level|INST_CLK_GEN|N\(17) & !\Inst_top_level|INST_CLK_GEN|counter\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_CLK_GEN|counter\(1),
	datab => \Inst_top_level|INST_CLK_GEN|counter\(0),
	datac => \Inst_top_level|INST_CLK_GEN|N\(17),
	datad => \Inst_top_level|INST_CLK_GEN|counter\(2),
	combout => \Inst_top_level|INST_CLK_GEN|Equal0~8_combout\);

-- Location: LCCOMB_X90_Y3_N24
\Inst_top_level|INST_CLK_GEN|Equal0~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Equal0~9_combout\ = (\Inst_top_level|INST_CLK_GEN|Equal0~8_combout\ & \Inst_top_level|INST_CLK_GEN|Equal0~7_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Inst_top_level|INST_CLK_GEN|Equal0~8_combout\,
	datad => \Inst_top_level|INST_CLK_GEN|Equal0~7_combout\,
	combout => \Inst_top_level|INST_CLK_GEN|Equal0~9_combout\);

-- Location: LCCOMB_X90_Y3_N22
\Inst_top_level|INST_CLK_GEN|Equal0~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Equal0~10_combout\ = (\Inst_top_level|INST_CLK_GEN|Equal0~5_combout\ & (\Inst_top_level|INST_CLK_GEN|Equal0~9_combout\ & (\Inst_top_level|INST_CLK_GEN|Equal0~6_combout\ & \Inst_top_level|INST_CLK_GEN|Equal0~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_CLK_GEN|Equal0~5_combout\,
	datab => \Inst_top_level|INST_CLK_GEN|Equal0~9_combout\,
	datac => \Inst_top_level|INST_CLK_GEN|Equal0~6_combout\,
	datad => \Inst_top_level|INST_CLK_GEN|Equal0~4_combout\,
	combout => \Inst_top_level|INST_CLK_GEN|Equal0~10_combout\);

-- Location: FF_X98_Y3_N21
\Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|data_rx[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|data_rx[5]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|data_rx\(5));

-- Location: FF_X98_Y3_N11
\Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|data_rx[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|data_rx[4]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|data_rx\(4));

-- Location: FF_X98_Y3_N13
\Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|data_rx[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|data_rx[3]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|data_rx\(3));

-- Location: FF_X98_Y3_N27
\Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|data_rx[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|data_rx[2]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|data_rx\(2));

-- Location: FF_X98_Y3_N31
\Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|data_rx[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|data_rx[0]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|data_rx\(0));

-- Location: FF_X96_Y3_N5
\Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|stretch\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|stretch~0_combout\,
	clrn => \Inst_top_level|INST_ADC_I2C_USRLOGIC|reset~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|stretch~q\);

-- Location: LCCOMB_X96_Y4_N30
\Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|process_0~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|process_0~7_combout\ = (((!\Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|Add0~0_combout\ & !\Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|Add0~2_combout\)) # 
-- (!\Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|count~3_combout\)) # (!\Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|process_0~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|Add0~0_combout\,
	datab => \Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|Add0~2_combout\,
	datac => \Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|process_0~0_combout\,
	datad => \Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|count~3_combout\,
	combout => \Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|process_0~7_combout\);

-- Location: FF_X94_Y3_N23
\Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|data_tx[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|data_tx[1]~feeder_combout\,
	ena => \Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|addr_rw[0]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|data_tx\(1));

-- Location: FF_X94_Y3_N31
\Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|data_tx[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|data_tx[0]~feeder_combout\,
	ena => \Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|addr_rw[0]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|data_tx\(0));

-- Location: LCCOMB_X95_Y2_N12
\Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|Selector23~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|Selector23~4_combout\ = (\Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|data_tx\(0) & (\Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|state.wr~q\ & 
-- \Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|Add1~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|data_tx\(0),
	datac => \Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|state.wr~q\,
	datad => \Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|Add1~0_combout\,
	combout => \Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|Selector23~4_combout\);

-- Location: LCCOMB_X95_Y2_N24
\Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|Selector23~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|Selector23~6_combout\ = (\Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|state.slv_ack2~q\ & ((\Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|addr_rw\(0) $ 
-- (\Inst_top_level|INST_ADC_I2C_USRLOGIC|rw_sig~q\)) # (!\Inst_top_level|INST_ADC_I2C_USRLOGIC|enable~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111000010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|addr_rw\(0),
	datab => \Inst_top_level|INST_ADC_I2C_USRLOGIC|enable~q\,
	datac => \Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|state.slv_ack2~q\,
	datad => \Inst_top_level|INST_ADC_I2C_USRLOGIC|rw_sig~q\,
	combout => \Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|Selector23~6_combout\);

-- Location: LCCOMB_X95_Y2_N18
\Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|Selector23~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|Selector23~7_combout\ = (\Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|state.stop~q\) # (((\Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|state.mstr_ack~q\) # 
-- (\Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|Selector23~6_combout\)) # (!\Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|state.ready~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|state.stop~q\,
	datab => \Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|state.ready~q\,
	datac => \Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|state.mstr_ack~q\,
	datad => \Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|Selector23~6_combout\,
	combout => \Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|Selector23~7_combout\);

-- Location: LCCOMB_X95_Y3_N6
\Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|Selector23~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|Selector23~11_combout\ = (\Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|Selector25~0_combout\ & (\Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|Add1~0_combout\ & 
-- (\Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|state.wr~q\ & \Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|data_tx\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|Selector25~0_combout\,
	datab => \Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|Add1~0_combout\,
	datac => \Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|state.wr~q\,
	datad => \Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|data_tx\(1),
	combout => \Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|Selector23~11_combout\);

-- Location: LCCOMB_X95_Y3_N18
\Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|Selector23~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|Selector23~12_combout\ = (\Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|state.command~q\ & ((\Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|bit_cnt\(2) & 
-- (\Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|bit_cnt\(1) & \Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|bit_cnt\(0))) # (!\Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|bit_cnt\(2) & 
-- (!\Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|bit_cnt\(1) & !\Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|bit_cnt\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|bit_cnt\(2),
	datab => \Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|state.command~q\,
	datac => \Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|bit_cnt\(1),
	datad => \Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|bit_cnt\(0),
	combout => \Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|Selector23~12_combout\);

-- Location: LCCOMB_X94_Y3_N8
\Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|Selector23~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|Selector23~13_combout\ = (\Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|Selector20~0_combout\ & ((\Inst_top_level|PWN_module[0]~0_combout\) # 
-- ((\Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|data_tx\(0) & \Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|state.slv_ack1~q\)))) # (!\Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|Selector20~0_combout\ & 
-- (\Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|data_tx\(0) & (\Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|state.slv_ack1~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|Selector20~0_combout\,
	datab => \Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|data_tx\(0),
	datac => \Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|state.slv_ack1~q\,
	datad => \Inst_top_level|PWN_module[0]~0_combout\,
	combout => \Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|Selector23~13_combout\);

-- Location: LCCOMB_X94_Y3_N18
\Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|Selector23~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|Selector23~14_combout\ = (\Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|bit_cnt\(2) & ((\Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|Selector23~13_combout\) # 
-- ((\Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|state.start~q\ & \Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|addr_rw\(0))))) # (!\Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|bit_cnt\(2) & 
-- (\Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|state.start~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|state.start~q\,
	datab => \Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|addr_rw\(0),
	datac => \Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|bit_cnt\(2),
	datad => \Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|Selector23~13_combout\,
	combout => \Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|Selector23~14_combout\);

-- Location: LCCOMB_X95_Y3_N22
\Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|Selector23~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|Selector23~15_combout\ = (\Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|Selector23~11_combout\) # ((\Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|Selector23~12_combout\) # 
-- ((\Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|Selector23~14_combout\ & \Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|bit_cnt\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|Selector23~11_combout\,
	datab => \Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|Selector23~14_combout\,
	datac => \Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|bit_cnt\(1),
	datad => \Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|Selector23~12_combout\,
	combout => \Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|Selector23~15_combout\);

-- Location: LCCOMB_X66_Y11_N12
\Inst_top_level|Inst_clk_Reset_Delay|Cont[0]~57\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|Inst_clk_Reset_Delay|Cont[0]~57_combout\ = (!\Inst_top_level|Inst_clk_Reset_Delay|Equal0~6_combout\) # (!\Inst_top_level|Inst_clk_Reset_Delay|Cont\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Inst_top_level|Inst_clk_Reset_Delay|Cont\(0),
	datad => \Inst_top_level|Inst_clk_Reset_Delay|Equal0~6_combout\,
	combout => \Inst_top_level|Inst_clk_Reset_Delay|Cont[0]~57_combout\);

-- Location: LCCOMB_X63_Y20_N26
\Inst_top_level|INST_DebouncedKey0|Equal0~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_DebouncedKey0|Equal0~2_combout\ = (\Inst_top_level|INST_DebouncedKey0|btn_cntr\(8)) # ((\Inst_top_level|INST_DebouncedKey0|btn_cntr\(9)) # ((\Inst_top_level|INST_DebouncedKey0|btn_cntr\(10)) # 
-- (\Inst_top_level|INST_DebouncedKey0|btn_cntr\(11))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_DebouncedKey0|btn_cntr\(8),
	datab => \Inst_top_level|INST_DebouncedKey0|btn_cntr\(9),
	datac => \Inst_top_level|INST_DebouncedKey0|btn_cntr\(10),
	datad => \Inst_top_level|INST_DebouncedKey0|btn_cntr\(11),
	combout => \Inst_top_level|INST_DebouncedKey0|Equal0~2_combout\);

-- Location: LCCOMB_X91_Y5_N16
\Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|stretch~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|stretch~0_combout\ = (\Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|process_0~4_combout\ & ((\Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|stretch~q\))) # 
-- (!\Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|process_0~4_combout\ & (!\GPIO[3]~input_o\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000001010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \GPIO[3]~input_o\,
	datac => \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|stretch~q\,
	datad => \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|process_0~4_combout\,
	combout => \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|stretch~0_combout\);

-- Location: FF_X90_Y2_N17
\Inst_top_level|INST_LCD_I2C_UsrLogic|Counter[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Inst_top_level|INST_LCD_I2C_UsrLogic|Counter[2]~3_combout\,
	ena => \Inst_top_level|INST_LCD_I2C_UsrLogic|Counter[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_top_level|INST_LCD_I2C_UsrLogic|Counter\(2));

-- Location: FF_X90_Y2_N3
\Inst_top_level|INST_LCD_I2C_UsrLogic|Counter[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Inst_top_level|INST_LCD_I2C_UsrLogic|Counter[3]~4_combout\,
	ena => \Inst_top_level|INST_LCD_I2C_UsrLogic|Counter[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_top_level|INST_LCD_I2C_UsrLogic|Counter\(3));

-- Location: LCCOMB_X90_Y2_N12
\Inst_top_level|INST_LCD_I2C_UsrLogic|Equal0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_LCD_I2C_UsrLogic|Equal0~0_combout\ = (\Inst_top_level|INST_LCD_I2C_UsrLogic|Counter\(3) & (\Inst_top_level|INST_LCD_I2C_UsrLogic|Counter\(2) & (\Inst_top_level|INST_LCD_I2C_UsrLogic|Counter\(0) & 
-- \Inst_top_level|INST_LCD_I2C_UsrLogic|Counter\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_LCD_I2C_UsrLogic|Counter\(3),
	datab => \Inst_top_level|INST_LCD_I2C_UsrLogic|Counter\(2),
	datac => \Inst_top_level|INST_LCD_I2C_UsrLogic|Counter\(0),
	datad => \Inst_top_level|INST_LCD_I2C_UsrLogic|Counter\(1),
	combout => \Inst_top_level|INST_LCD_I2C_UsrLogic|Equal0~0_combout\);

-- Location: FF_X92_Y2_N7
\Inst_top_level|INST_LCD_I2C_UsrLogic|Counter[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Inst_top_level|INST_LCD_I2C_UsrLogic|Counter[5]~6_combout\,
	ena => \Inst_top_level|INST_LCD_I2C_UsrLogic|Counter[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_top_level|INST_LCD_I2C_UsrLogic|Counter\(5));

-- Location: LCCOMB_X89_Y5_N18
\Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|data_tx[0]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|data_tx[0]~2_combout\ = (\Inst_top_level|INST_LCD_I2C_UsrLogic|enable~q\ & ((\Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|state.mstr_ack~q\) # 
-- ((\Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|state.slv_ack2~q\) # (!\Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|state.ready~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|state.mstr_ack~q\,
	datab => \Inst_top_level|INST_LCD_I2C_UsrLogic|enable~q\,
	datac => \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|state.ready~q\,
	datad => \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|state.slv_ack2~q\,
	combout => \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|data_tx[0]~2_combout\);

-- Location: FF_X91_Y1_N7
\Inst_top_level|INST_ADC_I2C_USRLOGIC|Counter[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Inst_top_level|INST_ADC_I2C_USRLOGIC|Add0~5_combout\,
	ena => \Inst_top_level|INST_ADC_I2C_USRLOGIC|ALT_INV_Counter[4]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_top_level|INST_ADC_I2C_USRLOGIC|Counter\(1));

-- Location: LCCOMB_X91_Y1_N2
\Inst_top_level|INST_ADC_I2C_USRLOGIC|Equal0~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_ADC_I2C_USRLOGIC|Equal0~2_combout\ = (\Inst_top_level|INST_ADC_I2C_USRLOGIC|Counter\(10) & (\Inst_top_level|INST_ADC_I2C_USRLOGIC|Counter\(9) & (\Inst_top_level|INST_ADC_I2C_USRLOGIC|Counter\(11) & 
-- \Inst_top_level|INST_ADC_I2C_USRLOGIC|Counter\(8))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_ADC_I2C_USRLOGIC|Counter\(10),
	datab => \Inst_top_level|INST_ADC_I2C_USRLOGIC|Counter\(9),
	datac => \Inst_top_level|INST_ADC_I2C_USRLOGIC|Counter\(11),
	datad => \Inst_top_level|INST_ADC_I2C_USRLOGIC|Counter\(8),
	combout => \Inst_top_level|INST_ADC_I2C_USRLOGIC|Equal0~2_combout\);

-- Location: LCCOMB_X98_Y3_N28
\Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|Decoder0~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|Decoder0~4_combout\ = (\Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|bit_cnt\(1) & (!\Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|bit_cnt\(2) & 
-- (\Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|Decoder0~1_combout\ & !\Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|bit_cnt\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|bit_cnt\(1),
	datab => \Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|bit_cnt\(2),
	datac => \Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|Decoder0~1_combout\,
	datad => \Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|bit_cnt\(0),
	combout => \Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|Decoder0~4_combout\);

-- Location: LCCOMB_X98_Y3_N20
\Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|data_rx[5]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|data_rx[5]~2_combout\ = (\Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|Decoder0~4_combout\ & (\GPIO[33]~input_o\)) # (!\Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|Decoder0~4_combout\ 
-- & ((\Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|data_rx\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \GPIO[33]~input_o\,
	datac => \Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|data_rx\(5),
	datad => \Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|Decoder0~4_combout\,
	combout => \Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|data_rx[5]~2_combout\);

-- Location: LCCOMB_X98_Y3_N18
\Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|Decoder0~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|Decoder0~5_combout\ = (\Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|bit_cnt\(1) & (!\Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|bit_cnt\(2) & 
-- (\Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|Decoder0~1_combout\ & \Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|bit_cnt\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|bit_cnt\(1),
	datab => \Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|bit_cnt\(2),
	datac => \Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|Decoder0~1_combout\,
	datad => \Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|bit_cnt\(0),
	combout => \Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|Decoder0~5_combout\);

-- Location: LCCOMB_X98_Y3_N10
\Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|data_rx[4]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|data_rx[4]~3_combout\ = (\Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|Decoder0~5_combout\ & (\GPIO[33]~input_o\)) # (!\Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|Decoder0~5_combout\ 
-- & ((\Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|data_rx\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \GPIO[33]~input_o\,
	datac => \Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|data_rx\(4),
	datad => \Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|Decoder0~5_combout\,
	combout => \Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|data_rx[4]~3_combout\);

-- Location: LCCOMB_X98_Y3_N16
\Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|Decoder0~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|Decoder0~6_combout\ = (!\Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|bit_cnt\(1) & (\Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|bit_cnt\(2) & 
-- (\Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|Decoder0~1_combout\ & !\Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|bit_cnt\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|bit_cnt\(1),
	datab => \Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|bit_cnt\(2),
	datac => \Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|Decoder0~1_combout\,
	datad => \Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|bit_cnt\(0),
	combout => \Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|Decoder0~6_combout\);

-- Location: LCCOMB_X98_Y3_N12
\Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|data_rx[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|data_rx[3]~4_combout\ = (\Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|Decoder0~6_combout\ & (\GPIO[33]~input_o\)) # (!\Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|Decoder0~6_combout\ 
-- & ((\Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|data_rx\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \GPIO[33]~input_o\,
	datac => \Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|data_rx\(3),
	datad => \Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|Decoder0~6_combout\,
	combout => \Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|data_rx[3]~4_combout\);

-- Location: LCCOMB_X98_Y3_N22
\Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|Decoder0~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|Decoder0~7_combout\ = (!\Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|bit_cnt\(1) & (\Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|bit_cnt\(2) & 
-- (\Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|Decoder0~1_combout\ & \Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|bit_cnt\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|bit_cnt\(1),
	datab => \Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|bit_cnt\(2),
	datac => \Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|Decoder0~1_combout\,
	datad => \Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|bit_cnt\(0),
	combout => \Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|Decoder0~7_combout\);

-- Location: LCCOMB_X98_Y3_N26
\Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|data_rx[2]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|data_rx[2]~5_combout\ = (\Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|Decoder0~7_combout\ & ((\GPIO[33]~input_o\))) # 
-- (!\Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|Decoder0~7_combout\ & (\Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|data_rx\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|Decoder0~7_combout\,
	datac => \Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|data_rx\(2),
	datad => \GPIO[33]~input_o\,
	combout => \Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|data_rx[2]~5_combout\);

-- Location: LCCOMB_X98_Y3_N6
\Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|Decoder0~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|Decoder0~9_combout\ = (\Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|bit_cnt\(1) & (\Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|bit_cnt\(2) & 
-- (\Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|Decoder0~1_combout\ & \Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|bit_cnt\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|bit_cnt\(1),
	datab => \Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|bit_cnt\(2),
	datac => \Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|Decoder0~1_combout\,
	datad => \Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|bit_cnt\(0),
	combout => \Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|Decoder0~9_combout\);

-- Location: LCCOMB_X98_Y3_N30
\Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|data_rx[0]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|data_rx[0]~7_combout\ = (\Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|Decoder0~9_combout\ & (\GPIO[33]~input_o\)) # (!\Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|Decoder0~9_combout\ 
-- & ((\Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|data_rx\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \GPIO[33]~input_o\,
	datac => \Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|data_rx\(0),
	datad => \Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|Decoder0~9_combout\,
	combout => \Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|data_rx[0]~7_combout\);

-- Location: LCCOMB_X96_Y3_N4
\Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|stretch~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|stretch~0_combout\ = (\Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|process_0~4_combout\ & ((\Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|stretch~q\))) # 
-- (!\Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|process_0~4_combout\ & (!\GPIO[35]~input_o\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000001010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \GPIO[35]~input_o\,
	datac => \Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|stretch~q\,
	datad => \Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|process_0~4_combout\,
	combout => \Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|stretch~0_combout\);

-- Location: FF_X92_Y1_N31
\Inst_top_level|INST_ADC_I2C_USRLOGIC|byteSel_prev[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \Inst_top_level|PWN_module[1]~1_combout\,
	sload => VCC,
	ena => \Inst_top_level|INST_ADC_I2C_USRLOGIC|byteSel_prev[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_top_level|INST_ADC_I2C_USRLOGIC|byteSel_prev\(1));

-- Location: FF_X92_Y1_N17
\Inst_top_level|INST_ADC_I2C_USRLOGIC|byteSel_prev[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Inst_top_level|INST_ADC_I2C_USRLOGIC|byteSel_prev[0]~feeder_combout\,
	ena => \Inst_top_level|INST_ADC_I2C_USRLOGIC|byteSel_prev[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_top_level|INST_ADC_I2C_USRLOGIC|byteSel_prev\(0));

-- Location: LCCOMB_X92_Y1_N30
\Inst_top_level|INST_ADC_I2C_USRLOGIC|Selector18~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_ADC_I2C_USRLOGIC|Selector18~1_combout\ = (\Inst_top_level|PWN_module[1]~1_combout\ & (\Inst_top_level|INST_ADC_I2C_USRLOGIC|byteSel_prev\(1) & (\Inst_top_level|PWN_module[0]~0_combout\ $ 
-- (!\Inst_top_level|INST_ADC_I2C_USRLOGIC|byteSel_prev\(0))))) # (!\Inst_top_level|PWN_module[1]~1_combout\ & (!\Inst_top_level|INST_ADC_I2C_USRLOGIC|byteSel_prev\(1) & (\Inst_top_level|PWN_module[0]~0_combout\ $ 
-- (!\Inst_top_level|INST_ADC_I2C_USRLOGIC|byteSel_prev\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000010000100001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|PWN_module[1]~1_combout\,
	datab => \Inst_top_level|PWN_module[0]~0_combout\,
	datac => \Inst_top_level|INST_ADC_I2C_USRLOGIC|byteSel_prev\(1),
	datad => \Inst_top_level|INST_ADC_I2C_USRLOGIC|byteSel_prev\(0),
	combout => \Inst_top_level|INST_ADC_I2C_USRLOGIC|Selector18~1_combout\);

-- Location: LCCOMB_X95_Y3_N4
\Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|addr_rw[0]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|addr_rw[0]~2_combout\ = (\Inst_top_level|INST_ADC_I2C_USRLOGIC|enable~q\ & ((\Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|state.slv_ack2~q\) # 
-- ((\Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|state.mstr_ack~q\) # (!\Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|state.ready~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|state.slv_ack2~q\,
	datab => \Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|state.ready~q\,
	datac => \Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|state.mstr_ack~q\,
	datad => \Inst_top_level|INST_ADC_I2C_USRLOGIC|enable~q\,
	combout => \Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|addr_rw[0]~2_combout\);

-- Location: LCCOMB_X92_Y1_N26
\Inst_top_level|INST_ADC_I2C_USRLOGIC|Selector19~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_ADC_I2C_USRLOGIC|Selector19~0_combout\ = (!\Inst_top_level|INST_ADC_I2C_USRLOGIC|StateChange~0_combout\ & ((\Inst_top_level|INST_ADC_I2C_USRLOGIC|State.write~q\) # ((\Inst_top_level|INST_ADC_I2C_USRLOGIC|Selector18~1_combout\ & 
-- \Inst_top_level|INST_ADC_I2C_USRLOGIC|State.read~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_ADC_I2C_USRLOGIC|Selector18~1_combout\,
	datab => \Inst_top_level|INST_ADC_I2C_USRLOGIC|State.write~q\,
	datac => \Inst_top_level|INST_ADC_I2C_USRLOGIC|StateChange~0_combout\,
	datad => \Inst_top_level|INST_ADC_I2C_USRLOGIC|State.read~q\,
	combout => \Inst_top_level|INST_ADC_I2C_USRLOGIC|Selector19~0_combout\);

-- Location: LCCOMB_X95_Y3_N26
\Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|Selector20~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|Selector20~1_combout\ = (\Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|state.wr~q\ & (((!\Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|bit_cnt\(2)) # 
-- (!\Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|bit_cnt\(0))) # (!\Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|bit_cnt\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|bit_cnt\(1),
	datab => \Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|state.wr~q\,
	datac => \Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|bit_cnt\(0),
	datad => \Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|bit_cnt\(2),
	combout => \Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|Selector20~1_combout\);

-- Location: FF_X89_Y1_N9
\Inst_top_level|INST_LCD_I2C_UsrLogic|prev_data[38]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \Inst_top_level|PWN_module[1]~1_combout\,
	sload => VCC,
	ena => \Inst_top_level|INST_LCD_I2C_UsrLogic|State.write~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_top_level|INST_LCD_I2C_UsrLogic|prev_data\(38));

-- Location: FF_X89_Y1_N25
\Inst_top_level|INST_LCD_I2C_UsrLogic|prev_data[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Inst_top_level|INST_LCD_I2C_UsrLogic|prev_data[26]~feeder_combout\,
	ena => \Inst_top_level|INST_LCD_I2C_UsrLogic|State.write~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_top_level|INST_LCD_I2C_UsrLogic|prev_data\(26));

-- Location: FF_X87_Y1_N21
\Inst_top_level|INST_LCD_I2C_UsrLogic|prev_data[59]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Inst_top_level|SecondLine\(59),
	ena => \Inst_top_level|INST_LCD_I2C_UsrLogic|State.write~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_top_level|INST_LCD_I2C_UsrLogic|prev_data\(59));

-- Location: FF_X89_Y1_N29
\Inst_top_level|INST_LCD_I2C_UsrLogic|prev_data[106]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Inst_top_level|INST_LCD_I2C_UsrLogic|prev_data[106]~feeder_combout\,
	ena => \Inst_top_level|INST_LCD_I2C_UsrLogic|State.write~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_top_level|INST_LCD_I2C_UsrLogic|prev_data\(106));

-- Location: FF_X89_Y1_N23
\Inst_top_level|INST_LCD_I2C_UsrLogic|prev_data[107]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Inst_top_level|INST_LCD_I2C_UsrLogic|prev_data[107]~feeder_combout\,
	ena => \Inst_top_level|INST_LCD_I2C_UsrLogic|State.write~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_top_level|INST_LCD_I2C_UsrLogic|prev_data\(107));

-- Location: FF_X89_Y1_N21
\Inst_top_level|INST_LCD_I2C_UsrLogic|prev_data[110]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Inst_top_level|INST_LCD_I2C_UsrLogic|prev_data[110]~feeder_combout\,
	ena => \Inst_top_level|INST_LCD_I2C_UsrLogic|State.write~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_top_level|INST_LCD_I2C_UsrLogic|prev_data\(110));

-- Location: LCCOMB_X89_Y1_N8
\Inst_top_level|INST_LCD_I2C_UsrLogic|StateChange~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_LCD_I2C_UsrLogic|StateChange~6_combout\ = (\Inst_top_level|INST_LCD_I2C_UsrLogic|prev_data\(107) & ((!\Inst_top_level|INST_LCD_I2C_UsrLogic|prev_data\(110)) # (!\Inst_top_level|PWN_module[1]~1_combout\))) # 
-- (!\Inst_top_level|INST_LCD_I2C_UsrLogic|prev_data\(107) & ((\Inst_top_level|PWN_module[1]~1_combout\) # (\Inst_top_level|INST_LCD_I2C_UsrLogic|prev_data\(110))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111011111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_LCD_I2C_UsrLogic|prev_data\(107),
	datab => \Inst_top_level|PWN_module[1]~1_combout\,
	datad => \Inst_top_level|INST_LCD_I2C_UsrLogic|prev_data\(110),
	combout => \Inst_top_level|INST_LCD_I2C_UsrLogic|StateChange~6_combout\);

-- Location: FF_X85_Y1_N25
\Inst_top_level|INST_LCD_I2C_UsrLogic|prev_data[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \Inst_top_level|oLed3~2_combout\,
	sload => VCC,
	ena => \Inst_top_level|INST_LCD_I2C_UsrLogic|State.write~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_top_level|INST_LCD_I2C_UsrLogic|prev_data\(20));

-- Location: FF_X85_Y1_N3
\Inst_top_level|INST_LCD_I2C_UsrLogic|prev_data[36]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Inst_top_level|INST_LCD_I2C_UsrLogic|prev_data[36]~feeder_combout\,
	ena => \Inst_top_level|INST_LCD_I2C_UsrLogic|State.write~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_top_level|INST_LCD_I2C_UsrLogic|prev_data\(36));

-- Location: LCCOMB_X85_Y1_N24
\Inst_top_level|INST_LCD_I2C_UsrLogic|StateChange~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_LCD_I2C_UsrLogic|StateChange~7_combout\ = (\Inst_top_level|INST_LCD_I2C_UsrLogic|prev_data\(36) & (((!\Inst_top_level|oLed3~0_combout\ & !\Inst_top_level|oLed3~1_combout\)) # (!\Inst_top_level|INST_LCD_I2C_UsrLogic|prev_data\(20)))) # 
-- (!\Inst_top_level|INST_LCD_I2C_UsrLogic|prev_data\(36) & ((\Inst_top_level|oLed3~0_combout\) # ((\Inst_top_level|INST_LCD_I2C_UsrLogic|prev_data\(20)) # (\Inst_top_level|oLed3~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011111101111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|oLed3~0_combout\,
	datab => \Inst_top_level|INST_LCD_I2C_UsrLogic|prev_data\(36),
	datac => \Inst_top_level|INST_LCD_I2C_UsrLogic|prev_data\(20),
	datad => \Inst_top_level|oLed3~1_combout\,
	combout => \Inst_top_level|INST_LCD_I2C_UsrLogic|StateChange~7_combout\);

-- Location: FF_X87_Y3_N13
\Inst_top_level|INST_LCD_I2C_UsrLogic|prev_data[118]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Inst_top_level|PWN_module[1]~1_combout\,
	ena => \Inst_top_level|INST_LCD_I2C_UsrLogic|State.write~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_top_level|INST_LCD_I2C_UsrLogic|prev_data\(118));

-- Location: LCCOMB_X89_Y1_N30
\Inst_top_level|INST_LCD_I2C_UsrLogic|StateChange~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_LCD_I2C_UsrLogic|StateChange~8_combout\ = (\Inst_top_level|INST_LCD_I2C_UsrLogic|StateChange~7_combout\) # ((\Inst_top_level|INST_LCD_I2C_UsrLogic|StateChange~6_combout\) # (\Inst_top_level|INST_LCD_I2C_UsrLogic|prev_data\(118) $ 
-- (\Inst_top_level|PWN_module[1]~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_LCD_I2C_UsrLogic|StateChange~7_combout\,
	datab => \Inst_top_level|INST_LCD_I2C_UsrLogic|prev_data\(118),
	datac => \Inst_top_level|INST_LCD_I2C_UsrLogic|StateChange~6_combout\,
	datad => \Inst_top_level|PWN_module[1]~1_combout\,
	combout => \Inst_top_level|INST_LCD_I2C_UsrLogic|StateChange~8_combout\);

-- Location: FF_X86_Y2_N21
\Inst_top_level|INST_LCD_I2C_UsrLogic|prev_data[51]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \Inst_top_level|SecondLine[34]~9_combout\,
	sload => VCC,
	ena => \Inst_top_level|INST_LCD_I2C_UsrLogic|State.write~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_top_level|INST_LCD_I2C_UsrLogic|prev_data\(51));

-- Location: FF_X85_Y2_N31
\Inst_top_level|INST_LCD_I2C_UsrLogic|prev_data[48]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Inst_top_level|INST_LCD_I2C_UsrLogic|prev_data[48]~0_combout\,
	ena => \Inst_top_level|INST_LCD_I2C_UsrLogic|State.write~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_top_level|INST_LCD_I2C_UsrLogic|prev_data\(48));

-- Location: FF_X85_Y2_N3
\Inst_top_level|INST_LCD_I2C_UsrLogic|prev_data[57]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \Inst_top_level|SecondLine[42]~8_combout\,
	sload => VCC,
	ena => \Inst_top_level|INST_LCD_I2C_UsrLogic|State.write~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_top_level|INST_LCD_I2C_UsrLogic|prev_data\(57));

-- Location: FF_X85_Y2_N17
\Inst_top_level|INST_LCD_I2C_UsrLogic|prev_data[76]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Inst_top_level|INST_LCD_I2C_UsrLogic|prev_data[76]~feeder_combout\,
	ena => \Inst_top_level|INST_LCD_I2C_UsrLogic|State.write~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_top_level|INST_LCD_I2C_UsrLogic|prev_data\(76));

-- Location: LCCOMB_X85_Y2_N2
\Inst_top_level|INST_LCD_I2C_UsrLogic|StateChange~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_LCD_I2C_UsrLogic|StateChange~14_combout\ = (\Inst_top_level|SecondLine[42]~8_combout\ & ((!\Inst_top_level|INST_LCD_I2C_UsrLogic|prev_data\(76)) # (!\Inst_top_level|INST_LCD_I2C_UsrLogic|prev_data\(57)))) # 
-- (!\Inst_top_level|SecondLine[42]~8_combout\ & ((\Inst_top_level|INST_LCD_I2C_UsrLogic|prev_data\(57)) # (\Inst_top_level|INST_LCD_I2C_UsrLogic|prev_data\(76))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101111111111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|SecondLine[42]~8_combout\,
	datac => \Inst_top_level|INST_LCD_I2C_UsrLogic|prev_data\(57),
	datad => \Inst_top_level|INST_LCD_I2C_UsrLogic|prev_data\(76),
	combout => \Inst_top_level|INST_LCD_I2C_UsrLogic|StateChange~14_combout\);

-- Location: FF_X86_Y2_N23
\Inst_top_level|INST_LCD_I2C_UsrLogic|prev_data[75]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Inst_top_level|INST_LCD_I2C_UsrLogic|prev_data[75]~1_combout\,
	ena => \Inst_top_level|INST_LCD_I2C_UsrLogic|State.write~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_top_level|INST_LCD_I2C_UsrLogic|prev_data\(75));

-- Location: FF_X85_Y2_N11
\Inst_top_level|INST_LCD_I2C_UsrLogic|prev_data[58]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \Inst_top_level|SecondLine[58]~14_combout\,
	sload => VCC,
	ena => \Inst_top_level|INST_LCD_I2C_UsrLogic|State.write~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_top_level|INST_LCD_I2C_UsrLogic|prev_data\(58));

-- Location: LCCOMB_X85_Y2_N10
\Inst_top_level|INST_LCD_I2C_UsrLogic|StateChange~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_LCD_I2C_UsrLogic|StateChange~15_combout\ = (\Inst_top_level|INST_LCD_I2C_UsrLogic|StateChange~14_combout\) # ((\Inst_top_level|INST_LCD_I2C_UsrLogic|prev_data\(75) & ((\Inst_top_level|SecondLine[58]~14_combout\) # 
-- (\Inst_top_level|INST_LCD_I2C_UsrLogic|prev_data\(58)))) # (!\Inst_top_level|INST_LCD_I2C_UsrLogic|prev_data\(75) & ((!\Inst_top_level|INST_LCD_I2C_UsrLogic|prev_data\(58)) # (!\Inst_top_level|SecondLine[58]~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110111101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_LCD_I2C_UsrLogic|prev_data\(75),
	datab => \Inst_top_level|SecondLine[58]~14_combout\,
	datac => \Inst_top_level|INST_LCD_I2C_UsrLogic|prev_data\(58),
	datad => \Inst_top_level|INST_LCD_I2C_UsrLogic|StateChange~14_combout\,
	combout => \Inst_top_level|INST_LCD_I2C_UsrLogic|StateChange~15_combout\);

-- Location: FF_X85_Y5_N13
\Inst_top_level|INST_LCD_I2C_UsrLogic|prev_data[81]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Inst_top_level|INST_LCD_I2C_UsrLogic|prev_data[81]~feeder_combout\,
	ena => \Inst_top_level|INST_LCD_I2C_UsrLogic|State.write~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_top_level|INST_LCD_I2C_UsrLogic|prev_data\(81));

-- Location: FF_X85_Y5_N31
\Inst_top_level|INST_LCD_I2C_UsrLogic|prev_data[88]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Inst_top_level|INST_LCD_I2C_UsrLogic|prev_data[88]~feeder_combout\,
	ena => \Inst_top_level|INST_LCD_I2C_UsrLogic|State.write~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_top_level|INST_LCD_I2C_UsrLogic|prev_data\(88));

-- Location: FF_X83_Y3_N21
\Inst_top_level|INST_LCD_I2C_UsrLogic|prev_data[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Inst_top_level|INST_LCD_I2C_UsrLogic|prev_data[1]~feeder_combout\,
	ena => \Inst_top_level|INST_LCD_I2C_UsrLogic|State.write~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_top_level|INST_LCD_I2C_UsrLogic|prev_data\(1));

-- Location: FF_X83_Y3_N27
\Inst_top_level|INST_LCD_I2C_UsrLogic|prev_data[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \Inst_top_level|oLed2~0_combout\,
	sload => VCC,
	ena => \Inst_top_level|INST_LCD_I2C_UsrLogic|State.write~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_top_level|INST_LCD_I2C_UsrLogic|prev_data\(2));

-- Location: FF_X83_Y3_N9
\Inst_top_level|INST_LCD_I2C_UsrLogic|prev_data[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Inst_top_level|INST_LCD_I2C_UsrLogic|prev_data[3]~feeder_combout\,
	ena => \Inst_top_level|INST_LCD_I2C_UsrLogic|State.write~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_top_level|INST_LCD_I2C_UsrLogic|prev_data\(3));

-- Location: LCCOMB_X83_Y3_N26
\Inst_top_level|INST_LCD_I2C_UsrLogic|StateChange~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_LCD_I2C_UsrLogic|StateChange~23_combout\ = (\Inst_top_level|oLed2~0_combout\ & (((!\Inst_top_level|INST_LCD_I2C_UsrLogic|prev_data\(1)) # (!\Inst_top_level|INST_LCD_I2C_UsrLogic|prev_data\(2))) # 
-- (!\Inst_top_level|INST_LCD_I2C_UsrLogic|prev_data\(3)))) # (!\Inst_top_level|oLed2~0_combout\ & ((\Inst_top_level|INST_LCD_I2C_UsrLogic|prev_data\(3)) # ((\Inst_top_level|INST_LCD_I2C_UsrLogic|prev_data\(2)) # 
-- (\Inst_top_level|INST_LCD_I2C_UsrLogic|prev_data\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|oLed2~0_combout\,
	datab => \Inst_top_level|INST_LCD_I2C_UsrLogic|prev_data\(3),
	datac => \Inst_top_level|INST_LCD_I2C_UsrLogic|prev_data\(2),
	datad => \Inst_top_level|INST_LCD_I2C_UsrLogic|prev_data\(1),
	combout => \Inst_top_level|INST_LCD_I2C_UsrLogic|StateChange~23_combout\);

-- Location: FF_X83_Y3_N11
\Inst_top_level|INST_LCD_I2C_UsrLogic|prev_data[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Inst_top_level|INST_LCD_I2C_UsrLogic|prev_data[6]~feeder_combout\,
	ena => \Inst_top_level|INST_LCD_I2C_UsrLogic|State.write~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_top_level|INST_LCD_I2C_UsrLogic|prev_data\(6));

-- Location: FF_X83_Y3_N5
\Inst_top_level|INST_LCD_I2C_UsrLogic|prev_data[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \Inst_top_level|oLed2~0_combout\,
	sload => VCC,
	ena => \Inst_top_level|INST_LCD_I2C_UsrLogic|State.write~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_top_level|INST_LCD_I2C_UsrLogic|prev_data\(10));

-- Location: FF_X83_Y3_N7
\Inst_top_level|INST_LCD_I2C_UsrLogic|prev_data[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Inst_top_level|INST_LCD_I2C_UsrLogic|prev_data[14]~feeder_combout\,
	ena => \Inst_top_level|INST_LCD_I2C_UsrLogic|State.write~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_top_level|INST_LCD_I2C_UsrLogic|prev_data\(14));

-- Location: LCCOMB_X83_Y3_N4
\Inst_top_level|INST_LCD_I2C_UsrLogic|StateChange~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_LCD_I2C_UsrLogic|StateChange~24_combout\ = (\Inst_top_level|oLed2~0_combout\ & (((!\Inst_top_level|INST_LCD_I2C_UsrLogic|prev_data\(14)) # (!\Inst_top_level|INST_LCD_I2C_UsrLogic|prev_data\(10))) # 
-- (!\Inst_top_level|INST_LCD_I2C_UsrLogic|prev_data\(6)))) # (!\Inst_top_level|oLed2~0_combout\ & ((\Inst_top_level|INST_LCD_I2C_UsrLogic|prev_data\(6)) # ((\Inst_top_level|INST_LCD_I2C_UsrLogic|prev_data\(10)) # 
-- (\Inst_top_level|INST_LCD_I2C_UsrLogic|prev_data\(14)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|oLed2~0_combout\,
	datab => \Inst_top_level|INST_LCD_I2C_UsrLogic|prev_data\(6),
	datac => \Inst_top_level|INST_LCD_I2C_UsrLogic|prev_data\(10),
	datad => \Inst_top_level|INST_LCD_I2C_UsrLogic|prev_data\(14),
	combout => \Inst_top_level|INST_LCD_I2C_UsrLogic|StateChange~24_combout\);

-- Location: FF_X83_Y3_N13
\Inst_top_level|INST_LCD_I2C_UsrLogic|prev_data[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Inst_top_level|INST_LCD_I2C_UsrLogic|prev_data[21]~2_combout\,
	ena => \Inst_top_level|INST_LCD_I2C_UsrLogic|State.write~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_top_level|INST_LCD_I2C_UsrLogic|prev_data\(21));

-- Location: FF_X83_Y3_N15
\Inst_top_level|INST_LCD_I2C_UsrLogic|prev_data[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \Inst_top_level|oLed2~0_combout\,
	sload => VCC,
	ena => \Inst_top_level|INST_LCD_I2C_UsrLogic|State.write~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_top_level|INST_LCD_I2C_UsrLogic|prev_data\(16));

-- Location: FF_X83_Y3_N1
\Inst_top_level|INST_LCD_I2C_UsrLogic|prev_data[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Inst_top_level|INST_LCD_I2C_UsrLogic|prev_data[18]~feeder_combout\,
	ena => \Inst_top_level|INST_LCD_I2C_UsrLogic|State.write~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_top_level|INST_LCD_I2C_UsrLogic|prev_data\(18));

-- Location: LCCOMB_X83_Y3_N14
\Inst_top_level|INST_LCD_I2C_UsrLogic|StateChange~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_LCD_I2C_UsrLogic|StateChange~25_combout\ = (\Inst_top_level|oLed2~0_combout\ & ((\Inst_top_level|INST_LCD_I2C_UsrLogic|prev_data\(21)) # ((!\Inst_top_level|INST_LCD_I2C_UsrLogic|prev_data\(18)) # 
-- (!\Inst_top_level|INST_LCD_I2C_UsrLogic|prev_data\(16))))) # (!\Inst_top_level|oLed2~0_combout\ & (((\Inst_top_level|INST_LCD_I2C_UsrLogic|prev_data\(16)) # (\Inst_top_level|INST_LCD_I2C_UsrLogic|prev_data\(18))) # 
-- (!\Inst_top_level|INST_LCD_I2C_UsrLogic|prev_data\(21))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101111111111011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|oLed2~0_combout\,
	datab => \Inst_top_level|INST_LCD_I2C_UsrLogic|prev_data\(21),
	datac => \Inst_top_level|INST_LCD_I2C_UsrLogic|prev_data\(16),
	datad => \Inst_top_level|INST_LCD_I2C_UsrLogic|prev_data\(18),
	combout => \Inst_top_level|INST_LCD_I2C_UsrLogic|StateChange~25_combout\);

-- Location: FF_X83_Y3_N3
\Inst_top_level|INST_LCD_I2C_UsrLogic|prev_data[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Inst_top_level|INST_LCD_I2C_UsrLogic|prev_data[25]~feeder_combout\,
	ena => \Inst_top_level|INST_LCD_I2C_UsrLogic|State.write~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_top_level|INST_LCD_I2C_UsrLogic|prev_data\(25));

-- Location: FF_X83_Y3_N29
\Inst_top_level|INST_LCD_I2C_UsrLogic|prev_data[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Inst_top_level|INST_LCD_I2C_UsrLogic|prev_data[27]~feeder_combout\,
	ena => \Inst_top_level|INST_LCD_I2C_UsrLogic|State.write~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_top_level|INST_LCD_I2C_UsrLogic|prev_data\(27));

-- Location: FF_X83_Y3_N19
\Inst_top_level|INST_LCD_I2C_UsrLogic|prev_data[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \Inst_top_level|oLed2~0_combout\,
	sload => VCC,
	ena => \Inst_top_level|INST_LCD_I2C_UsrLogic|State.write~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_top_level|INST_LCD_I2C_UsrLogic|prev_data\(28));

-- Location: LCCOMB_X83_Y3_N18
\Inst_top_level|INST_LCD_I2C_UsrLogic|StateChange~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_LCD_I2C_UsrLogic|StateChange~26_combout\ = (\Inst_top_level|oLed2~0_combout\ & (((!\Inst_top_level|INST_LCD_I2C_UsrLogic|prev_data\(25)) # (!\Inst_top_level|INST_LCD_I2C_UsrLogic|prev_data\(28))) # 
-- (!\Inst_top_level|INST_LCD_I2C_UsrLogic|prev_data\(27)))) # (!\Inst_top_level|oLed2~0_combout\ & ((\Inst_top_level|INST_LCD_I2C_UsrLogic|prev_data\(27)) # ((\Inst_top_level|INST_LCD_I2C_UsrLogic|prev_data\(28)) # 
-- (\Inst_top_level|INST_LCD_I2C_UsrLogic|prev_data\(25)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|oLed2~0_combout\,
	datab => \Inst_top_level|INST_LCD_I2C_UsrLogic|prev_data\(27),
	datac => \Inst_top_level|INST_LCD_I2C_UsrLogic|prev_data\(28),
	datad => \Inst_top_level|INST_LCD_I2C_UsrLogic|prev_data\(25),
	combout => \Inst_top_level|INST_LCD_I2C_UsrLogic|StateChange~26_combout\);

-- Location: LCCOMB_X83_Y3_N16
\Inst_top_level|INST_LCD_I2C_UsrLogic|StateChange~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_LCD_I2C_UsrLogic|StateChange~27_combout\ = (\Inst_top_level|INST_LCD_I2C_UsrLogic|StateChange~23_combout\) # ((\Inst_top_level|INST_LCD_I2C_UsrLogic|StateChange~25_combout\) # 
-- ((\Inst_top_level|INST_LCD_I2C_UsrLogic|StateChange~24_combout\) # (\Inst_top_level|INST_LCD_I2C_UsrLogic|StateChange~26_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_LCD_I2C_UsrLogic|StateChange~23_combout\,
	datab => \Inst_top_level|INST_LCD_I2C_UsrLogic|StateChange~25_combout\,
	datac => \Inst_top_level|INST_LCD_I2C_UsrLogic|StateChange~24_combout\,
	datad => \Inst_top_level|INST_LCD_I2C_UsrLogic|StateChange~26_combout\,
	combout => \Inst_top_level|INST_LCD_I2C_UsrLogic|StateChange~27_combout\);

-- Location: FF_X83_Y2_N5
\Inst_top_level|INST_LCD_I2C_UsrLogic|prev_data[32]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Inst_top_level|INST_LCD_I2C_UsrLogic|prev_data[32]~3_combout\,
	ena => \Inst_top_level|INST_LCD_I2C_UsrLogic|State.write~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_top_level|INST_LCD_I2C_UsrLogic|prev_data\(32));

-- Location: FF_X83_Y2_N7
\Inst_top_level|INST_LCD_I2C_UsrLogic|prev_data[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Inst_top_level|INST_LCD_I2C_UsrLogic|prev_data[29]~4_combout\,
	ena => \Inst_top_level|INST_LCD_I2C_UsrLogic|State.write~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_top_level|INST_LCD_I2C_UsrLogic|prev_data\(29));

-- Location: LCCOMB_X83_Y2_N20
\Inst_top_level|INST_LCD_I2C_UsrLogic|StateChange~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_LCD_I2C_UsrLogic|StateChange~29_combout\ = (\Inst_top_level|oLed2~0_combout\ & ((\Inst_top_level|INST_LCD_I2C_UsrLogic|prev_data\(29)) # (\Inst_top_level|SecondLine[86]~12_combout\ $ 
-- (!\Inst_top_level|INST_LCD_I2C_UsrLogic|prev_data\(32))))) # (!\Inst_top_level|oLed2~0_combout\ & ((\Inst_top_level|SecondLine[86]~12_combout\ $ (!\Inst_top_level|INST_LCD_I2C_UsrLogic|prev_data\(32))) # 
-- (!\Inst_top_level|INST_LCD_I2C_UsrLogic|prev_data\(29))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101111010111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|oLed2~0_combout\,
	datab => \Inst_top_level|SecondLine[86]~12_combout\,
	datac => \Inst_top_level|INST_LCD_I2C_UsrLogic|prev_data\(32),
	datad => \Inst_top_level|INST_LCD_I2C_UsrLogic|prev_data\(29),
	combout => \Inst_top_level|INST_LCD_I2C_UsrLogic|StateChange~29_combout\);

-- Location: FF_X83_Y2_N31
\Inst_top_level|INST_LCD_I2C_UsrLogic|prev_data[33]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Inst_top_level|INST_LCD_I2C_UsrLogic|prev_data[33]~5_combout\,
	ena => \Inst_top_level|INST_LCD_I2C_UsrLogic|State.write~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_top_level|INST_LCD_I2C_UsrLogic|prev_data\(33));

-- Location: FF_X83_Y2_N29
\Inst_top_level|INST_LCD_I2C_UsrLogic|prev_data[40]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Inst_top_level|INST_LCD_I2C_UsrLogic|prev_data[40]~6_combout\,
	ena => \Inst_top_level|INST_LCD_I2C_UsrLogic|State.write~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_top_level|INST_LCD_I2C_UsrLogic|prev_data\(40));

-- Location: LCCOMB_X83_Y2_N22
\Inst_top_level|INST_LCD_I2C_UsrLogic|StateChange~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_LCD_I2C_UsrLogic|StateChange~30_combout\ = (\Inst_top_level|INST_LCD_I2C_UsrLogic|prev_data\(33) & ((\Inst_top_level|SecondLine[86]~12_combout\) # (\Inst_top_level|oLed2~0_combout\ $ 
-- (!\Inst_top_level|INST_LCD_I2C_UsrLogic|prev_data\(40))))) # (!\Inst_top_level|INST_LCD_I2C_UsrLogic|prev_data\(33) & ((\Inst_top_level|oLed2~0_combout\ $ (!\Inst_top_level|INST_LCD_I2C_UsrLogic|prev_data\(40))) # 
-- (!\Inst_top_level|SecondLine[86]~12_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100110011111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_LCD_I2C_UsrLogic|prev_data\(33),
	datab => \Inst_top_level|SecondLine[86]~12_combout\,
	datac => \Inst_top_level|oLed2~0_combout\,
	datad => \Inst_top_level|INST_LCD_I2C_UsrLogic|prev_data\(40),
	combout => \Inst_top_level|INST_LCD_I2C_UsrLogic|StateChange~30_combout\);

-- Location: FF_X84_Y2_N17
\Inst_top_level|INST_LCD_I2C_UsrLogic|prev_data[43]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Inst_top_level|INST_LCD_I2C_UsrLogic|prev_data[43]~7_combout\,
	ena => \Inst_top_level|INST_LCD_I2C_UsrLogic|State.write~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_top_level|INST_LCD_I2C_UsrLogic|prev_data\(43));

-- Location: FF_X84_Y2_N7
\Inst_top_level|INST_LCD_I2C_UsrLogic|prev_data[61]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \Inst_top_level|SecondLine[86]~12_combout\,
	sload => VCC,
	ena => \Inst_top_level|INST_LCD_I2C_UsrLogic|State.write~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_top_level|INST_LCD_I2C_UsrLogic|prev_data\(61));

-- Location: LCCOMB_X84_Y2_N6
\Inst_top_level|INST_LCD_I2C_UsrLogic|StateChange~31\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_LCD_I2C_UsrLogic|StateChange~31_combout\ = (\Inst_top_level|SecondLine[86]~12_combout\ & ((\Inst_top_level|INST_LCD_I2C_UsrLogic|prev_data\(43)) # (!\Inst_top_level|INST_LCD_I2C_UsrLogic|prev_data\(61)))) # 
-- (!\Inst_top_level|SecondLine[86]~12_combout\ & ((\Inst_top_level|INST_LCD_I2C_UsrLogic|prev_data\(61)) # (!\Inst_top_level|INST_LCD_I2C_UsrLogic|prev_data\(43))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001011111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|SecondLine[86]~12_combout\,
	datac => \Inst_top_level|INST_LCD_I2C_UsrLogic|prev_data\(61),
	datad => \Inst_top_level|INST_LCD_I2C_UsrLogic|prev_data\(43),
	combout => \Inst_top_level|INST_LCD_I2C_UsrLogic|StateChange~31_combout\);

-- Location: FF_X84_Y2_N21
\Inst_top_level|INST_LCD_I2C_UsrLogic|prev_data[64]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \Inst_top_level|SecondLine[86]~12_combout\,
	sload => VCC,
	ena => \Inst_top_level|INST_LCD_I2C_UsrLogic|State.write~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_top_level|INST_LCD_I2C_UsrLogic|prev_data\(64));

-- Location: FF_X84_Y2_N3
\Inst_top_level|INST_LCD_I2C_UsrLogic|prev_data[70]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \Inst_top_level|SecondLine[86]~12_combout\,
	sload => VCC,
	ena => \Inst_top_level|INST_LCD_I2C_UsrLogic|State.write~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_top_level|INST_LCD_I2C_UsrLogic|prev_data\(70));

-- Location: FF_X84_Y2_N5
\Inst_top_level|INST_LCD_I2C_UsrLogic|prev_data[83]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Inst_top_level|INST_LCD_I2C_UsrLogic|prev_data[83]~feeder_combout\,
	ena => \Inst_top_level|INST_LCD_I2C_UsrLogic|State.write~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_top_level|INST_LCD_I2C_UsrLogic|prev_data\(83));

-- Location: LCCOMB_X84_Y2_N2
\Inst_top_level|INST_LCD_I2C_UsrLogic|StateChange~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_LCD_I2C_UsrLogic|StateChange~32_combout\ = (\Inst_top_level|SecondLine[86]~12_combout\ & (((!\Inst_top_level|INST_LCD_I2C_UsrLogic|prev_data\(64)) # (!\Inst_top_level|INST_LCD_I2C_UsrLogic|prev_data\(70))) # 
-- (!\Inst_top_level|INST_LCD_I2C_UsrLogic|prev_data\(83)))) # (!\Inst_top_level|SecondLine[86]~12_combout\ & ((\Inst_top_level|INST_LCD_I2C_UsrLogic|prev_data\(83)) # ((\Inst_top_level|INST_LCD_I2C_UsrLogic|prev_data\(70)) # 
-- (\Inst_top_level|INST_LCD_I2C_UsrLogic|prev_data\(64)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|SecondLine[86]~12_combout\,
	datab => \Inst_top_level|INST_LCD_I2C_UsrLogic|prev_data\(83),
	datac => \Inst_top_level|INST_LCD_I2C_UsrLogic|prev_data\(70),
	datad => \Inst_top_level|INST_LCD_I2C_UsrLogic|prev_data\(64),
	combout => \Inst_top_level|INST_LCD_I2C_UsrLogic|StateChange~32_combout\);

-- Location: FF_X84_Y2_N11
\Inst_top_level|INST_LCD_I2C_UsrLogic|prev_data[41]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Inst_top_level|INST_LCD_I2C_UsrLogic|prev_data[41]~8_combout\,
	ena => \Inst_top_level|INST_LCD_I2C_UsrLogic|State.write~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_top_level|INST_LCD_I2C_UsrLogic|prev_data\(41));

-- Location: LCCOMB_X84_Y2_N20
\Inst_top_level|INST_LCD_I2C_UsrLogic|StateChange~33\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_LCD_I2C_UsrLogic|StateChange~33_combout\ = (\Inst_top_level|INST_LCD_I2C_UsrLogic|StateChange~32_combout\) # ((\Inst_top_level|INST_LCD_I2C_UsrLogic|StateChange~31_combout\) # (\Inst_top_level|INST_LCD_I2C_UsrLogic|prev_data\(41) $ 
-- (!\Inst_top_level|SecondLine[86]~12_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_LCD_I2C_UsrLogic|prev_data\(41),
	datab => \Inst_top_level|INST_LCD_I2C_UsrLogic|StateChange~32_combout\,
	datac => \Inst_top_level|SecondLine[86]~12_combout\,
	datad => \Inst_top_level|INST_LCD_I2C_UsrLogic|StateChange~31_combout\,
	combout => \Inst_top_level|INST_LCD_I2C_UsrLogic|StateChange~33_combout\);

-- Location: FF_X83_Y2_N25
\Inst_top_level|INST_LCD_I2C_UsrLogic|prev_data[78]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Inst_top_level|INST_LCD_I2C_UsrLogic|prev_data[78]~9_combout\,
	ena => \Inst_top_level|INST_LCD_I2C_UsrLogic|State.write~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_top_level|INST_LCD_I2C_UsrLogic|prev_data\(78));

-- Location: FF_X83_Y2_N27
\Inst_top_level|INST_LCD_I2C_UsrLogic|prev_data[84]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \Inst_top_level|oLed2~0_combout\,
	sload => VCC,
	ena => \Inst_top_level|INST_LCD_I2C_UsrLogic|State.write~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_top_level|INST_LCD_I2C_UsrLogic|prev_data\(84));

-- Location: FF_X83_Y2_N13
\Inst_top_level|INST_LCD_I2C_UsrLogic|prev_data[91]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Inst_top_level|INST_LCD_I2C_UsrLogic|prev_data[91]~feeder_combout\,
	ena => \Inst_top_level|INST_LCD_I2C_UsrLogic|State.write~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_top_level|INST_LCD_I2C_UsrLogic|prev_data\(91));

-- Location: LCCOMB_X83_Y2_N26
\Inst_top_level|INST_LCD_I2C_UsrLogic|StateChange~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_LCD_I2C_UsrLogic|StateChange~34_combout\ = (\Inst_top_level|INST_LCD_I2C_UsrLogic|prev_data\(78) & ((\Inst_top_level|oLed2~0_combout\) # ((\Inst_top_level|INST_LCD_I2C_UsrLogic|prev_data\(84)) # 
-- (\Inst_top_level|INST_LCD_I2C_UsrLogic|prev_data\(91))))) # (!\Inst_top_level|INST_LCD_I2C_UsrLogic|prev_data\(78) & (((!\Inst_top_level|INST_LCD_I2C_UsrLogic|prev_data\(91)) # (!\Inst_top_level|INST_LCD_I2C_UsrLogic|prev_data\(84))) # 
-- (!\Inst_top_level|oLed2~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011111111111101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_LCD_I2C_UsrLogic|prev_data\(78),
	datab => \Inst_top_level|oLed2~0_combout\,
	datac => \Inst_top_level|INST_LCD_I2C_UsrLogic|prev_data\(84),
	datad => \Inst_top_level|INST_LCD_I2C_UsrLogic|prev_data\(91),
	combout => \Inst_top_level|INST_LCD_I2C_UsrLogic|StateChange~34_combout\);

-- Location: FF_X83_Y2_N19
\Inst_top_level|INST_LCD_I2C_UsrLogic|prev_data[92]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Inst_top_level|INST_LCD_I2C_UsrLogic|prev_data[92]~feeder_combout\,
	ena => \Inst_top_level|INST_LCD_I2C_UsrLogic|State.write~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_top_level|INST_LCD_I2C_UsrLogic|prev_data\(92));

-- Location: FF_X83_Y2_N9
\Inst_top_level|INST_LCD_I2C_UsrLogic|prev_data[86]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \Inst_top_level|SecondLine[86]~12_combout\,
	sload => VCC,
	ena => \Inst_top_level|INST_LCD_I2C_UsrLogic|State.write~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_top_level|INST_LCD_I2C_UsrLogic|prev_data\(86));

-- Location: LCCOMB_X83_Y2_N8
\Inst_top_level|INST_LCD_I2C_UsrLogic|StateChange~35\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_LCD_I2C_UsrLogic|StateChange~35_combout\ = (\Inst_top_level|SecondLine[86]~12_combout\ & ((\Inst_top_level|INST_LCD_I2C_UsrLogic|prev_data\(92) $ (\Inst_top_level|oLed2~0_combout\)) # 
-- (!\Inst_top_level|INST_LCD_I2C_UsrLogic|prev_data\(86)))) # (!\Inst_top_level|SecondLine[86]~12_combout\ & ((\Inst_top_level|INST_LCD_I2C_UsrLogic|prev_data\(86)) # (\Inst_top_level|INST_LCD_I2C_UsrLogic|prev_data\(92) $ 
-- (\Inst_top_level|oLed2~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111101111011110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|SecondLine[86]~12_combout\,
	datab => \Inst_top_level|INST_LCD_I2C_UsrLogic|prev_data\(92),
	datac => \Inst_top_level|INST_LCD_I2C_UsrLogic|prev_data\(86),
	datad => \Inst_top_level|oLed2~0_combout\,
	combout => \Inst_top_level|INST_LCD_I2C_UsrLogic|StateChange~35_combout\);

-- Location: FF_X83_Y2_N15
\Inst_top_level|INST_LCD_I2C_UsrLogic|prev_data[109]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Inst_top_level|INST_LCD_I2C_UsrLogic|prev_data[109]~10_combout\,
	ena => \Inst_top_level|INST_LCD_I2C_UsrLogic|State.write~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_top_level|INST_LCD_I2C_UsrLogic|prev_data\(109));

-- Location: FF_X83_Y2_N17
\Inst_top_level|INST_LCD_I2C_UsrLogic|prev_data[96]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Inst_top_level|INST_LCD_I2C_UsrLogic|prev_data[96]~feeder_combout\,
	ena => \Inst_top_level|INST_LCD_I2C_UsrLogic|State.write~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_top_level|INST_LCD_I2C_UsrLogic|prev_data\(96));

-- Location: FF_X83_Y2_N3
\Inst_top_level|INST_LCD_I2C_UsrLogic|prev_data[99]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \Inst_top_level|oLed2~0_combout\,
	sload => VCC,
	ena => \Inst_top_level|INST_LCD_I2C_UsrLogic|State.write~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_top_level|INST_LCD_I2C_UsrLogic|prev_data\(99));

-- Location: LCCOMB_X83_Y2_N2
\Inst_top_level|INST_LCD_I2C_UsrLogic|StateChange~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_LCD_I2C_UsrLogic|StateChange~36_combout\ = (\Inst_top_level|INST_LCD_I2C_UsrLogic|prev_data\(109) & ((\Inst_top_level|oLed2~0_combout\) # ((\Inst_top_level|INST_LCD_I2C_UsrLogic|prev_data\(99)) # 
-- (\Inst_top_level|INST_LCD_I2C_UsrLogic|prev_data\(96))))) # (!\Inst_top_level|INST_LCD_I2C_UsrLogic|prev_data\(109) & (((!\Inst_top_level|INST_LCD_I2C_UsrLogic|prev_data\(96)) # (!\Inst_top_level|INST_LCD_I2C_UsrLogic|prev_data\(99))) # 
-- (!\Inst_top_level|oLed2~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011111111111101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_LCD_I2C_UsrLogic|prev_data\(109),
	datab => \Inst_top_level|oLed2~0_combout\,
	datac => \Inst_top_level|INST_LCD_I2C_UsrLogic|prev_data\(99),
	datad => \Inst_top_level|INST_LCD_I2C_UsrLogic|prev_data\(96),
	combout => \Inst_top_level|INST_LCD_I2C_UsrLogic|StateChange~36_combout\);

-- Location: FF_X83_Y3_N23
\Inst_top_level|INST_LCD_I2C_UsrLogic|prev_data[114]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Inst_top_level|INST_LCD_I2C_UsrLogic|prev_data[114]~feeder_combout\,
	ena => \Inst_top_level|INST_LCD_I2C_UsrLogic|State.write~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_top_level|INST_LCD_I2C_UsrLogic|prev_data\(114));

-- Location: FF_X83_Y3_N25
\Inst_top_level|INST_LCD_I2C_UsrLogic|prev_data[120]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Inst_top_level|INST_LCD_I2C_UsrLogic|prev_data[120]~feeder_combout\,
	ena => \Inst_top_level|INST_LCD_I2C_UsrLogic|State.write~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_top_level|INST_LCD_I2C_UsrLogic|prev_data\(120));

-- Location: FF_X83_Y3_N31
\Inst_top_level|INST_LCD_I2C_UsrLogic|prev_data[123]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \Inst_top_level|oLed2~0_combout\,
	sload => VCC,
	ena => \Inst_top_level|INST_LCD_I2C_UsrLogic|State.write~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_top_level|INST_LCD_I2C_UsrLogic|prev_data\(123));

-- Location: LCCOMB_X83_Y3_N30
\Inst_top_level|INST_LCD_I2C_UsrLogic|StateChange~37\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_LCD_I2C_UsrLogic|StateChange~37_combout\ = (\Inst_top_level|oLed2~0_combout\ & (((!\Inst_top_level|INST_LCD_I2C_UsrLogic|prev_data\(120)) # (!\Inst_top_level|INST_LCD_I2C_UsrLogic|prev_data\(123))) # 
-- (!\Inst_top_level|INST_LCD_I2C_UsrLogic|prev_data\(114)))) # (!\Inst_top_level|oLed2~0_combout\ & ((\Inst_top_level|INST_LCD_I2C_UsrLogic|prev_data\(114)) # ((\Inst_top_level|INST_LCD_I2C_UsrLogic|prev_data\(123)) # 
-- (\Inst_top_level|INST_LCD_I2C_UsrLogic|prev_data\(120)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|oLed2~0_combout\,
	datab => \Inst_top_level|INST_LCD_I2C_UsrLogic|prev_data\(114),
	datac => \Inst_top_level|INST_LCD_I2C_UsrLogic|prev_data\(123),
	datad => \Inst_top_level|INST_LCD_I2C_UsrLogic|prev_data\(120),
	combout => \Inst_top_level|INST_LCD_I2C_UsrLogic|StateChange~37_combout\);

-- Location: LCCOMB_X83_Y2_N0
\Inst_top_level|INST_LCD_I2C_UsrLogic|StateChange~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_LCD_I2C_UsrLogic|StateChange~38_combout\ = (\Inst_top_level|INST_LCD_I2C_UsrLogic|StateChange~37_combout\) # ((\Inst_top_level|INST_LCD_I2C_UsrLogic|StateChange~36_combout\) # 
-- ((\Inst_top_level|INST_LCD_I2C_UsrLogic|StateChange~34_combout\) # (\Inst_top_level|INST_LCD_I2C_UsrLogic|StateChange~35_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_LCD_I2C_UsrLogic|StateChange~37_combout\,
	datab => \Inst_top_level|INST_LCD_I2C_UsrLogic|StateChange~36_combout\,
	datac => \Inst_top_level|INST_LCD_I2C_UsrLogic|StateChange~34_combout\,
	datad => \Inst_top_level|INST_LCD_I2C_UsrLogic|StateChange~35_combout\,
	combout => \Inst_top_level|INST_LCD_I2C_UsrLogic|StateChange~38_combout\);

-- Location: LCCOMB_X83_Y2_N10
\Inst_top_level|INST_LCD_I2C_UsrLogic|StateChange~39\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_LCD_I2C_UsrLogic|StateChange~39_combout\ = (\Inst_top_level|INST_LCD_I2C_UsrLogic|StateChange~33_combout\) # ((\Inst_top_level|INST_LCD_I2C_UsrLogic|StateChange~38_combout\) # 
-- ((\Inst_top_level|INST_LCD_I2C_UsrLogic|StateChange~30_combout\) # (\Inst_top_level|INST_LCD_I2C_UsrLogic|StateChange~29_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_LCD_I2C_UsrLogic|StateChange~33_combout\,
	datab => \Inst_top_level|INST_LCD_I2C_UsrLogic|StateChange~38_combout\,
	datac => \Inst_top_level|INST_LCD_I2C_UsrLogic|StateChange~30_combout\,
	datad => \Inst_top_level|INST_LCD_I2C_UsrLogic|StateChange~29_combout\,
	combout => \Inst_top_level|INST_LCD_I2C_UsrLogic|StateChange~39_combout\);

-- Location: FF_X89_Y3_N23
\Inst_top_level|INST_LCD_I2C_UsrLogic|prev_data[77]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Inst_top_level|INST_LCD_I2C_UsrLogic|prev_data[77]~feeder_combout\,
	ena => \Inst_top_level|INST_LCD_I2C_UsrLogic|State.write~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_top_level|INST_LCD_I2C_UsrLogic|prev_data\(77));

-- Location: FF_X89_Y3_N11
\Inst_top_level|INST_LCD_I2C_UsrLogic|prev_data1[36]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \Inst_top_level|FirstLine\(36),
	sload => VCC,
	ena => \Inst_top_level|INST_LCD_I2C_UsrLogic|State.write~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_top_level|INST_LCD_I2C_UsrLogic|prev_data1\(36));

-- Location: FF_X89_Y3_N29
\Inst_top_level|INST_LCD_I2C_UsrLogic|prev_data1[51]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \Inst_top_level|FirstLine\(51),
	sload => VCC,
	ena => \Inst_top_level|INST_LCD_I2C_UsrLogic|State.write~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_top_level|INST_LCD_I2C_UsrLogic|prev_data1\(51));

-- Location: LCCOMB_X89_Y3_N28
\Inst_top_level|INST_LCD_I2C_UsrLogic|StateChange~41\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_LCD_I2C_UsrLogic|StateChange~41_combout\ = (\Inst_top_level|FirstLine\(36) & ((\Inst_top_level|FirstLine\(51) $ (\Inst_top_level|INST_LCD_I2C_UsrLogic|prev_data1\(51))) # (!\Inst_top_level|INST_LCD_I2C_UsrLogic|prev_data1\(36)))) # 
-- (!\Inst_top_level|FirstLine\(36) & ((\Inst_top_level|INST_LCD_I2C_UsrLogic|prev_data1\(36)) # (\Inst_top_level|FirstLine\(51) $ (\Inst_top_level|INST_LCD_I2C_UsrLogic|prev_data1\(51)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111110110111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|FirstLine\(36),
	datab => \Inst_top_level|FirstLine\(51),
	datac => \Inst_top_level|INST_LCD_I2C_UsrLogic|prev_data1\(51),
	datad => \Inst_top_level|INST_LCD_I2C_UsrLogic|prev_data1\(36),
	combout => \Inst_top_level|INST_LCD_I2C_UsrLogic|StateChange~41_combout\);

-- Location: FF_X85_Y2_N27
\Inst_top_level|INST_LCD_I2C_UsrLogic|prev_data[66]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \Inst_top_level|oLed0~0_combout\,
	sload => VCC,
	ena => \Inst_top_level|INST_LCD_I2C_UsrLogic|State.write~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_top_level|INST_LCD_I2C_UsrLogic|prev_data\(66));

-- Location: LCCOMB_X85_Y2_N26
\Inst_top_level|INST_LCD_I2C_UsrLogic|StateChange~42\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_LCD_I2C_UsrLogic|StateChange~42_combout\ = (\Inst_top_level|INST_LCD_I2C_UsrLogic|StateChange~41_combout\) # (\Inst_top_level|INST_LCD_I2C_UsrLogic|prev_data\(66) $ (((!\Inst_top_level|SecondLine[74]~19_combout\ & 
-- \Inst_top_level|oLed0~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101111111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_LCD_I2C_UsrLogic|StateChange~41_combout\,
	datab => \Inst_top_level|SecondLine[74]~19_combout\,
	datac => \Inst_top_level|INST_LCD_I2C_UsrLogic|prev_data\(66),
	datad => \Inst_top_level|oLed0~1_combout\,
	combout => \Inst_top_level|INST_LCD_I2C_UsrLogic|StateChange~42_combout\);

-- Location: FF_X88_Y4_N25
\Inst_top_level|INST_LCD_I2C_UsrLogic|prev_data1[65]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Inst_top_level|FirstLine\(65),
	ena => \Inst_top_level|INST_LCD_I2C_UsrLogic|State.write~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_top_level|INST_LCD_I2C_UsrLogic|prev_data1\(65));

-- Location: FF_X88_Y4_N1
\Inst_top_level|INST_LCD_I2C_UsrLogic|prev_data1[66]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Inst_top_level|FirstLine\(66),
	ena => \Inst_top_level|INST_LCD_I2C_UsrLogic|State.write~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_top_level|INST_LCD_I2C_UsrLogic|prev_data1\(66));

-- Location: FF_X86_Y5_N7
\Inst_top_level|INST_LCD_I2C_UsrLogic|prev_data[74]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Inst_top_level|SecondLine[74]~13_combout\,
	ena => \Inst_top_level|INST_LCD_I2C_UsrLogic|State.write~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_top_level|INST_LCD_I2C_UsrLogic|prev_data\(74));

-- Location: FF_X86_Y2_N29
\Inst_top_level|INST_LCD_I2C_UsrLogic|prev_data1[70]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Inst_top_level|FirstLine\(70),
	ena => \Inst_top_level|INST_LCD_I2C_UsrLogic|State.write~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_top_level|INST_LCD_I2C_UsrLogic|prev_data1\(70));

-- Location: FF_X86_Y2_N15
\Inst_top_level|INST_LCD_I2C_UsrLogic|prev_data1[69]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \Inst_top_level|FirstLine\(69),
	sload => VCC,
	ena => \Inst_top_level|INST_LCD_I2C_UsrLogic|State.write~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_top_level|INST_LCD_I2C_UsrLogic|prev_data1\(69));

-- Location: LCCOMB_X86_Y2_N14
\Inst_top_level|INST_LCD_I2C_UsrLogic|StateChange~48\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_LCD_I2C_UsrLogic|StateChange~48_combout\ = (\Inst_top_level|FirstLine\(69) & ((\Inst_top_level|INST_LCD_I2C_UsrLogic|prev_data1\(70) $ (\Inst_top_level|FirstLine\(70))) # (!\Inst_top_level|INST_LCD_I2C_UsrLogic|prev_data1\(69)))) # 
-- (!\Inst_top_level|FirstLine\(69) & ((\Inst_top_level|INST_LCD_I2C_UsrLogic|prev_data1\(69)) # (\Inst_top_level|INST_LCD_I2C_UsrLogic|prev_data1\(70) $ (\Inst_top_level|FirstLine\(70)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111101111011110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|FirstLine\(69),
	datab => \Inst_top_level|INST_LCD_I2C_UsrLogic|prev_data1\(70),
	datac => \Inst_top_level|INST_LCD_I2C_UsrLogic|prev_data1\(69),
	datad => \Inst_top_level|FirstLine\(70),
	combout => \Inst_top_level|INST_LCD_I2C_UsrLogic|StateChange~48_combout\);

-- Location: FF_X86_Y2_N17
\Inst_top_level|INST_LCD_I2C_UsrLogic|prev_data1[74]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Inst_top_level|FirstLine\(74),
	ena => \Inst_top_level|INST_LCD_I2C_UsrLogic|State.write~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_top_level|INST_LCD_I2C_UsrLogic|prev_data1\(74));

-- Location: FF_X86_Y2_N19
\Inst_top_level|INST_LCD_I2C_UsrLogic|prev_data1[83]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \Inst_top_level|FirstLine\(83),
	sload => VCC,
	ena => \Inst_top_level|INST_LCD_I2C_UsrLogic|State.write~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_top_level|INST_LCD_I2C_UsrLogic|prev_data1\(83));

-- Location: LCCOMB_X86_Y2_N18
\Inst_top_level|INST_LCD_I2C_UsrLogic|StateChange~49\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_LCD_I2C_UsrLogic|StateChange~49_combout\ = (\Inst_top_level|FirstLine\(83) & ((\Inst_top_level|FirstLine\(74) $ (\Inst_top_level|INST_LCD_I2C_UsrLogic|prev_data1\(74))) # (!\Inst_top_level|INST_LCD_I2C_UsrLogic|prev_data1\(83)))) # 
-- (!\Inst_top_level|FirstLine\(83) & ((\Inst_top_level|INST_LCD_I2C_UsrLogic|prev_data1\(83)) # (\Inst_top_level|FirstLine\(74) $ (\Inst_top_level|INST_LCD_I2C_UsrLogic|prev_data1\(74)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111101111011110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|FirstLine\(83),
	datab => \Inst_top_level|FirstLine\(74),
	datac => \Inst_top_level|INST_LCD_I2C_UsrLogic|prev_data1\(83),
	datad => \Inst_top_level|INST_LCD_I2C_UsrLogic|prev_data1\(74),
	combout => \Inst_top_level|INST_LCD_I2C_UsrLogic|StateChange~49_combout\);

-- Location: FF_X86_Y2_N5
\Inst_top_level|INST_LCD_I2C_UsrLogic|prev_data[125]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Inst_top_level|INST_LCD_I2C_UsrLogic|prev_data[125]~11_combout\,
	ena => \Inst_top_level|INST_LCD_I2C_UsrLogic|State.write~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_top_level|INST_LCD_I2C_UsrLogic|prev_data\(125));

-- Location: FF_X86_Y2_N11
\Inst_top_level|INST_LCD_I2C_UsrLogic|prev_data[126]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \Inst_top_level|oLed2~0_combout\,
	sload => VCC,
	ena => \Inst_top_level|INST_LCD_I2C_UsrLogic|State.write~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_top_level|INST_LCD_I2C_UsrLogic|prev_data\(126));

-- Location: LCCOMB_X86_Y2_N10
\Inst_top_level|INST_LCD_I2C_UsrLogic|StateChange~50\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_LCD_I2C_UsrLogic|StateChange~50_combout\ = (\Inst_top_level|INST_LCD_I2C_UsrLogic|StateChange~49_combout\) # ((\Inst_top_level|INST_LCD_I2C_UsrLogic|prev_data\(125) & ((\Inst_top_level|oLed2~0_combout\) # 
-- (\Inst_top_level|INST_LCD_I2C_UsrLogic|prev_data\(126)))) # (!\Inst_top_level|INST_LCD_I2C_UsrLogic|prev_data\(125) & ((!\Inst_top_level|INST_LCD_I2C_UsrLogic|prev_data\(126)) # (!\Inst_top_level|oLed2~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110111101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_LCD_I2C_UsrLogic|prev_data\(125),
	datab => \Inst_top_level|oLed2~0_combout\,
	datac => \Inst_top_level|INST_LCD_I2C_UsrLogic|prev_data\(126),
	datad => \Inst_top_level|INST_LCD_I2C_UsrLogic|StateChange~49_combout\,
	combout => \Inst_top_level|INST_LCD_I2C_UsrLogic|StateChange~50_combout\);

-- Location: FF_X86_Y2_N13
\Inst_top_level|INST_LCD_I2C_UsrLogic|prev_data1[89]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Inst_top_level|INST_LCD_I2C_UsrLogic|prev_data1[89]~feeder_combout\,
	ena => \Inst_top_level|INST_LCD_I2C_UsrLogic|State.write~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_top_level|INST_LCD_I2C_UsrLogic|prev_data1\(89));

-- Location: FF_X86_Y2_N7
\Inst_top_level|INST_LCD_I2C_UsrLogic|prev_data1[88]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \Inst_top_level|FirstLine\(88),
	sload => VCC,
	ena => \Inst_top_level|INST_LCD_I2C_UsrLogic|State.write~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_top_level|INST_LCD_I2C_UsrLogic|prev_data1\(88));

-- Location: LCCOMB_X86_Y2_N6
\Inst_top_level|INST_LCD_I2C_UsrLogic|StateChange~51\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_LCD_I2C_UsrLogic|StateChange~51_combout\ = (\Inst_top_level|INST_LCD_I2C_UsrLogic|prev_data1\(89) & ((\Inst_top_level|INST_LCD_I2C_UsrLogic|prev_data1\(88) $ (\Inst_top_level|FirstLine\(88))) # (!\Inst_top_level|FirstLine\(89)))) # 
-- (!\Inst_top_level|INST_LCD_I2C_UsrLogic|prev_data1\(89) & ((\Inst_top_level|FirstLine\(89)) # (\Inst_top_level|INST_LCD_I2C_UsrLogic|prev_data1\(88) $ (\Inst_top_level|FirstLine\(88)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110111111110110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_LCD_I2C_UsrLogic|prev_data1\(89),
	datab => \Inst_top_level|FirstLine\(89),
	datac => \Inst_top_level|INST_LCD_I2C_UsrLogic|prev_data1\(88),
	datad => \Inst_top_level|FirstLine\(88),
	combout => \Inst_top_level|INST_LCD_I2C_UsrLogic|StateChange~51_combout\);

-- Location: FF_X86_Y2_N9
\Inst_top_level|INST_LCD_I2C_UsrLogic|prev_data1[92]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \Inst_top_level|Equal2~0_combout\,
	sload => VCC,
	ena => \Inst_top_level|INST_LCD_I2C_UsrLogic|State.write~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_top_level|INST_LCD_I2C_UsrLogic|prev_data1\(92));

-- Location: LCCOMB_X86_Y2_N8
\Inst_top_level|INST_LCD_I2C_UsrLogic|StateChange~52\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_LCD_I2C_UsrLogic|StateChange~52_combout\ = (\Inst_top_level|INST_LCD_I2C_UsrLogic|StateChange~51_combout\) # ((\Inst_top_level|INST_LCD_I2C_UsrLogic|StateChange~50_combout\) # (\Inst_top_level|Equal2~0_combout\ $ 
-- (\Inst_top_level|INST_LCD_I2C_UsrLogic|prev_data1\(92))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_LCD_I2C_UsrLogic|StateChange~51_combout\,
	datab => \Inst_top_level|Equal2~0_combout\,
	datac => \Inst_top_level|INST_LCD_I2C_UsrLogic|prev_data1\(92),
	datad => \Inst_top_level|INST_LCD_I2C_UsrLogic|StateChange~50_combout\,
	combout => \Inst_top_level|INST_LCD_I2C_UsrLogic|StateChange~52_combout\);

-- Location: FF_X86_Y2_N3
\Inst_top_level|INST_LCD_I2C_UsrLogic|prev_data[85]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \Inst_top_level|SecondLine[42]~8_combout\,
	sload => VCC,
	ena => \Inst_top_level|INST_LCD_I2C_UsrLogic|State.write~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_top_level|INST_LCD_I2C_UsrLogic|prev_data\(85));

-- Location: LCCOMB_X86_Y2_N2
\Inst_top_level|INST_LCD_I2C_UsrLogic|StateChange~53\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_LCD_I2C_UsrLogic|StateChange~53_combout\ = (\Inst_top_level|INST_LCD_I2C_UsrLogic|StateChange~48_combout\) # ((\Inst_top_level|INST_LCD_I2C_UsrLogic|StateChange~52_combout\) # (\Inst_top_level|SecondLine[42]~8_combout\ $ 
-- (\Inst_top_level|INST_LCD_I2C_UsrLogic|prev_data\(85))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111011110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|SecondLine[42]~8_combout\,
	datab => \Inst_top_level|INST_LCD_I2C_UsrLogic|StateChange~48_combout\,
	datac => \Inst_top_level|INST_LCD_I2C_UsrLogic|prev_data\(85),
	datad => \Inst_top_level|INST_LCD_I2C_UsrLogic|StateChange~52_combout\,
	combout => \Inst_top_level|INST_LCD_I2C_UsrLogic|StateChange~53_combout\);

-- Location: LCCOMB_X91_Y1_N6
\Inst_top_level|INST_ADC_I2C_USRLOGIC|Add0~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_ADC_I2C_USRLOGIC|Add0~5_combout\ = (!\Inst_top_level|INST_ADC_I2C_USRLOGIC|State.read~q\ & !\Inst_top_level|INST_ADC_I2C_USRLOGIC|Add0~3_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001100000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Inst_top_level|INST_ADC_I2C_USRLOGIC|State.read~q\,
	datac => \Inst_top_level|INST_ADC_I2C_USRLOGIC|Add0~3_combout\,
	combout => \Inst_top_level|INST_ADC_I2C_USRLOGIC|Add0~5_combout\);

-- Location: LCCOMB_X95_Y2_N16
\Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|Selector0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|Selector0~0_combout\ = (\Inst_top_level|INST_ADC_I2C_USRLOGIC|enable~q\ & (\Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|addr_rw\(0) $ (((!\Inst_top_level|INST_ADC_I2C_USRLOGIC|rw_sig~q\))))) # 
-- (!\Inst_top_level|INST_ADC_I2C_USRLOGIC|enable~q\ & (((!\Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|busy~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000101101000111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|addr_rw\(0),
	datab => \Inst_top_level|INST_ADC_I2C_USRLOGIC|enable~q\,
	datac => \Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|busy~q\,
	datad => \Inst_top_level|INST_ADC_I2C_USRLOGIC|rw_sig~q\,
	combout => \Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|Selector0~0_combout\);

-- Location: LCCOMB_X95_Y2_N6
\Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|Selector0~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|Selector0~1_combout\ = (\Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|Selector0~0_combout\ & ((\Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|state.mstr_ack~q\) # 
-- (\Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|state.slv_ack2~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100011001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|state.mstr_ack~q\,
	datab => \Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|Selector0~0_combout\,
	datac => \Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|state.slv_ack2~q\,
	combout => \Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|Selector0~1_combout\);

-- Location: LCCOMB_X95_Y2_N10
\Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|Selector0~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|Selector0~3_combout\ = (\Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|state.start~q\) # ((!\Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|busy~q\ & 
-- ((\Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|state.command~q\) # (\Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|state.slv_ack1~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|state.start~q\,
	datab => \Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|busy~q\,
	datac => \Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|state.command~q\,
	datad => \Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|state.slv_ack1~q\,
	combout => \Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|Selector0~3_combout\);

-- Location: LCCOMB_X92_Y1_N28
\Inst_top_level|INST_ADC_I2C_USRLOGIC|byteSel_prev[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_ADC_I2C_USRLOGIC|byteSel_prev[1]~0_combout\ = (\Inst_top_level|INST_ADC_I2C_USRLOGIC|State.start~q\ & (\Inst_top_level|INST_ADC_I2C_USRLOGIC|regBusy~q\ & \Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|busy~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_ADC_I2C_USRLOGIC|State.start~q\,
	datac => \Inst_top_level|INST_ADC_I2C_USRLOGIC|regBusy~q\,
	datad => \Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|busy~q\,
	combout => \Inst_top_level|INST_ADC_I2C_USRLOGIC|byteSel_prev[1]~0_combout\);

-- Location: LCCOMB_X88_Y5_N24
\Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Selector23~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Selector23~14_combout\ = (\Inst_top_level|INST_LCD_I2C_UsrLogic|enable~q\ & (\Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Selector23~2_combout\ & 
-- (\Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|state.slv_ack2~q\ & \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|bit_cnt\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_LCD_I2C_UsrLogic|enable~q\,
	datab => \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Selector23~2_combout\,
	datac => \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|state.slv_ack2~q\,
	datad => \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|bit_cnt\(2),
	combout => \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Selector23~14_combout\);

-- Location: LCCOMB_X88_Y1_N28
\Inst_top_level|INST_LCD_I2C_UsrLogic|Mux1~69\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux1~69_combout\ = (\Inst_top_level|PWN_module[1]~1_combout\) # ((\Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(1) & (\Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(0) & 
-- !\Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(2))) # (!\Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(1) & (!\Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(0) & \Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(1),
	datab => \Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(0),
	datac => \Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(2),
	datad => \Inst_top_level|PWN_module[1]~1_combout\,
	combout => \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux1~69_combout\);

-- Location: LCCOMB_X88_Y1_N26
\Inst_top_level|INST_LCD_I2C_UsrLogic|Mux1~70\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux1~70_combout\ = (\Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(1) & (((\Inst_top_level|INST_LCD_I2C_UsrLogic|Mux1~69_combout\)))) # (!\Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(1) & 
-- ((\Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(0) & ((\Inst_top_level|INST_LCD_I2C_UsrLogic|Mux1~69_combout\))) # (!\Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(0) & (\Inst_top_level|SecondLine[42]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(1),
	datab => \Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(0),
	datac => \Inst_top_level|SecondLine[42]~8_combout\,
	datad => \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux1~69_combout\,
	combout => \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux1~70_combout\);

-- Location: LCCOMB_X88_Y1_N0
\Inst_top_level|INST_LCD_I2C_UsrLogic|Mux1~71\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux1~71_combout\ = (\Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(2) & (!\Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(3) & ((\Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(1)) # 
-- (\Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(0))))) # (!\Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(2) & (((!\Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(0))) # (!\Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000011111100111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(1),
	datab => \Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(0),
	datac => \Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(2),
	datad => \Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(3),
	combout => \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux1~71_combout\);

-- Location: LCCOMB_X88_Y1_N30
\Inst_top_level|INST_LCD_I2C_UsrLogic|Mux1~72\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux1~72_combout\ = (\Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(0) & ((\Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(2)) # (\Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(1)))) # 
-- (!\Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(0) & (\Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(2) & \Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(0),
	datac => \Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(2),
	datad => \Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(1),
	combout => \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux1~72_combout\);

-- Location: LCCOMB_X88_Y1_N16
\Inst_top_level|INST_LCD_I2C_UsrLogic|Mux1~73\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux1~73_combout\ = (\Inst_top_level|oLed2~0_combout\ & (((!\Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(0) & !\Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(1))) # 
-- (!\Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|oLed2~0_combout\,
	datab => \Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(0),
	datac => \Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(2),
	datad => \Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(1),
	combout => \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux1~73_combout\);

-- Location: LCCOMB_X87_Y4_N20
\Inst_top_level|INST_LCD_I2C_UsrLogic|Mux1~74\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux1~74_combout\ = (\Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(0) & (((\Inst_top_level|oLed3~2_combout\)))) # (!\Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(0) & 
-- ((\Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(1) & ((\Inst_top_level|oLed3~2_combout\))) # (!\Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(1) & (\Inst_top_level|PWN_module[1]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|PWN_module[1]~1_combout\,
	datab => \Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(0),
	datac => \Inst_top_level|oLed3~2_combout\,
	datad => \Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(1),
	combout => \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux1~74_combout\);

-- Location: LCCOMB_X87_Y4_N18
\Inst_top_level|INST_LCD_I2C_UsrLogic|Mux1~75\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux1~75_combout\ = (\Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(1) & (\Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(0) & \Inst_top_level|SecondLine[82]~11_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(1),
	datac => \Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(0),
	datad => \Inst_top_level|SecondLine[82]~11_combout\,
	combout => \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux1~75_combout\);

-- Location: LCCOMB_X87_Y4_N12
\Inst_top_level|INST_LCD_I2C_UsrLogic|Mux1~76\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux1~76_combout\ = (\Inst_top_level|INST_LCD_I2C_UsrLogic|Mux3~34_combout\ & ((\Inst_top_level|oLed3~1_combout\) # ((\Inst_top_level|oLed3~0_combout\)))) # (!\Inst_top_level|INST_LCD_I2C_UsrLogic|Mux3~34_combout\ & 
-- (((\Inst_top_level|PWN_module[1]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux3~34_combout\,
	datab => \Inst_top_level|oLed3~1_combout\,
	datac => \Inst_top_level|oLed3~0_combout\,
	datad => \Inst_top_level|PWN_module[1]~1_combout\,
	combout => \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux1~76_combout\);

-- Location: LCCOMB_X86_Y4_N8
\Inst_top_level|INST_LCD_I2C_UsrLogic|Mux1~77\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux1~77_combout\ = (!\Inst_top_level|oLed2~0_combout\ & (\Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(0) $ (\Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001100001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(0),
	datac => \Inst_top_level|oLed2~0_combout\,
	datad => \Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(1),
	combout => \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux1~77_combout\);

-- Location: LCCOMB_X87_Y4_N6
\Inst_top_level|INST_LCD_I2C_UsrLogic|Mux1~78\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux1~78_combout\ = (\Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(1) & (\Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(0) & (\Inst_top_level|SecondLine[74]~13_combout\))) # 
-- (!\Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(1) & (!\Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(0) & ((\Inst_top_level|SecondLine[82]~11_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001000110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(1),
	datab => \Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(0),
	datac => \Inst_top_level|SecondLine[74]~13_combout\,
	datad => \Inst_top_level|SecondLine[82]~11_combout\,
	combout => \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux1~78_combout\);

-- Location: LCCOMB_X87_Y4_N8
\Inst_top_level|INST_LCD_I2C_UsrLogic|Mux1~79\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux1~79_combout\ = (\Inst_top_level|INST_LCD_I2C_UsrLogic|Mux1~78_combout\) # ((!\Inst_top_level|oLed2~0_combout\ & (\Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(1) $ 
-- (\Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100010010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(1),
	datab => \Inst_top_level|oLed2~0_combout\,
	datac => \Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(0),
	datad => \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux1~78_combout\,
	combout => \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux1~79_combout\);

-- Location: LCCOMB_X87_Y2_N4
\Inst_top_level|INST_LCD_I2C_UsrLogic|Mux1~80\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux1~80_combout\ = (\Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(1) & (((\Inst_top_level|SecondLine\(54))))) # (!\Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(1) & 
-- ((\Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(0) & ((\Inst_top_level|SecondLine\(54)))) # (!\Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(0) & (\Inst_top_level|SecondLine[58]~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|SecondLine[58]~14_combout\,
	datab => \Inst_top_level|SecondLine\(54),
	datac => \Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(1),
	datad => \Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(0),
	combout => \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux1~80_combout\);

-- Location: LCCOMB_X87_Y2_N14
\Inst_top_level|INST_LCD_I2C_UsrLogic|Mux1~81\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux1~81_combout\ = (\Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(0) & (((\Inst_top_level|SecondLine[58]~14_combout\)) # (!\Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(1)))) # 
-- (!\Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(0) & ((\Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(1)) # ((\Inst_top_level|oLed0~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111011111100110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(0),
	datab => \Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(1),
	datac => \Inst_top_level|SecondLine[58]~14_combout\,
	datad => \Inst_top_level|oLed0~0_combout\,
	combout => \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux1~81_combout\);

-- Location: LCCOMB_X87_Y2_N20
\Inst_top_level|INST_LCD_I2C_UsrLogic|Mux1~82\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux1~82_combout\ = (\Inst_top_level|INST_LCD_I2C_UsrLogic|Mux1~59_combout\) # ((!\Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(0) & (!\Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(1) & 
-- \Inst_top_level|SecondLine[74]~13_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(0),
	datab => \Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(1),
	datac => \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux1~59_combout\,
	datad => \Inst_top_level|SecondLine[74]~13_combout\,
	combout => \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux1~82_combout\);

-- Location: LCCOMB_X87_Y2_N10
\Inst_top_level|INST_LCD_I2C_UsrLogic|Mux1~83\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux1~83_combout\ = (\Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(0) & (((\Inst_top_level|SecondLine[42]~8_combout\)))) # (!\Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(0) & 
-- ((\Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(1) & ((\Inst_top_level|SecondLine[42]~8_combout\))) # (!\Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(1) & (\Inst_top_level|SecondLine\(54)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(0),
	datab => \Inst_top_level|SecondLine\(54),
	datac => \Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(1),
	datad => \Inst_top_level|SecondLine[42]~8_combout\,
	combout => \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux1~83_combout\);

-- Location: LCCOMB_X87_Y4_N26
\Inst_top_level|INST_LCD_I2C_UsrLogic|Mux1~84\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux1~84_combout\ = (\Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(1) & (((\Inst_top_level|PWN_module[1]~1_combout\)))) # (!\Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(1) & 
-- ((\Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(0) & ((\Inst_top_level|PWN_module[1]~1_combout\))) # (!\Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(0) & (\Inst_top_level|oLed2~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(1),
	datab => \Inst_top_level|oLed2~0_combout\,
	datac => \Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(0),
	datad => \Inst_top_level|PWN_module[1]~1_combout\,
	combout => \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux1~84_combout\);

-- Location: LCCOMB_X88_Y5_N30
\Inst_top_level|INST_LCD_I2C_UsrLogic|Mux2~50\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux2~50_combout\ = (\Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(1) & (((!\Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(0))))) # (!\Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(1) & 
-- ((\Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(0)) # ((!\Inst_top_level|Equal2~0_combout\ & \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~35_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110100111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|Equal2~0_combout\,
	datab => \Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(1),
	datac => \Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(0),
	datad => \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~35_combout\,
	combout => \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux2~50_combout\);

-- Location: LCCOMB_X88_Y3_N0
\Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~62\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~62_combout\ = (\Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(0) & ((\Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(1) & ((!\Inst_top_level|Equal2~0_combout\))) # 
-- (!\Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(1) & (\Inst_top_level|INST_StateMachine|current_state.INIT~q\)))) # (!\Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(0) & ((\Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(1) & 
-- (\Inst_top_level|INST_StateMachine|current_state.INIT~q\)) # (!\Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(1) & ((\Inst_top_level|Equal2~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010111010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_StateMachine|current_state.INIT~q\,
	datab => \Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(0),
	datac => \Inst_top_level|Equal2~0_combout\,
	datad => \Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(1),
	combout => \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~62_combout\);

-- Location: LCCOMB_X88_Y3_N30
\Inst_top_level|INST_LCD_I2C_UsrLogic|Mux2~51\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux2~51_combout\ = (\Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(0) & (((!\Inst_top_level|Equal2~0_combout\ & \Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(1))))) # 
-- (!\Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(0) & (\Inst_top_level|FirstLine\(65) & ((!\Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|FirstLine\(65),
	datab => \Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(0),
	datac => \Inst_top_level|Equal2~0_combout\,
	datad => \Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(1),
	combout => \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux2~51_combout\);

-- Location: LCCOMB_X88_Y3_N20
\Inst_top_level|INST_LCD_I2C_UsrLogic|Mux2~52\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux2~52_combout\ = (\Inst_top_level|INST_LCD_I2C_UsrLogic|Mux2~18_combout\) # ((\Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(0) & (\Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(1) & 
-- \Inst_top_level|Equal2~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(0),
	datab => \Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(1),
	datac => \Inst_top_level|Equal2~0_combout\,
	datad => \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux2~18_combout\,
	combout => \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux2~52_combout\);

-- Location: LCCOMB_X88_Y3_N26
\Inst_top_level|INST_LCD_I2C_UsrLogic|Mux2~53\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux2~53_combout\ = (\Inst_top_level|INST_LCD_I2C_UsrLogic|Mux2~21_combout\) # ((!\Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(1) & (!\Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(0) & 
-- !\Inst_top_level|Equal2~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(1),
	datab => \Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(0),
	datac => \Inst_top_level|Equal2~0_combout\,
	datad => \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux2~21_combout\,
	combout => \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux2~53_combout\);

-- Location: LCCOMB_X85_Y3_N8
\Inst_top_level|INST_LCD_I2C_UsrLogic|Mux2~54\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux2~54_combout\ = (\Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(3) & (\Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(2) $ (((!\Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(0)) # 
-- (!\Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(1)))))) # (!\Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(3) & (\Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(2) & ((\Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(1)) # 
-- (\Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011010000101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(1),
	datab => \Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(3),
	datac => \Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(2),
	datad => \Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(0),
	combout => \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux2~54_combout\);

-- Location: LCCOMB_X87_Y1_N16
\Inst_top_level|INST_LCD_I2C_UsrLogic|Mux2~55\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux2~55_combout\ = (\Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(1) & (!\Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(0))) # (!\Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(1) & 
-- ((\Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(0)) # (\Inst_top_level|SecondLine[42]~8_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101111101011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(1),
	datac => \Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(0),
	datad => \Inst_top_level|SecondLine[42]~8_combout\,
	combout => \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux2~55_combout\);

-- Location: LCCOMB_X87_Y1_N26
\Inst_top_level|INST_LCD_I2C_UsrLogic|Mux2~56\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux2~56_combout\ = (\Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(1) & (\Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(0) & \Inst_top_level|SecondLine[42]~8_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(1),
	datac => \Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(0),
	datad => \Inst_top_level|SecondLine[42]~8_combout\,
	combout => \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux2~56_combout\);

-- Location: LCCOMB_X89_Y3_N14
\Inst_top_level|INST_LCD_I2C_UsrLogic|Mux3~71\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux3~71_combout\ = (\Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(0) & (((\Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(1))) # (!\Inst_top_level|INST_StateMachine|current_state.INIT~q\))) # 
-- (!\Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(0) & ((\Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(1) & (!\Inst_top_level|INST_StateMachine|current_state.INIT~q\)) # (!\Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(1) & 
-- ((\Inst_top_level|Equal2~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101101110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(0),
	datab => \Inst_top_level|INST_StateMachine|current_state.INIT~q\,
	datac => \Inst_top_level|Equal2~0_combout\,
	datad => \Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(1),
	combout => \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux3~71_combout\);

-- Location: LCCOMB_X89_Y3_N12
\Inst_top_level|INST_LCD_I2C_UsrLogic|Mux3~72\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux3~72_combout\ = (\Inst_top_level|INST_LCD_I2C_UsrLogic|Mux3~38_combout\) # ((\Inst_top_level|FirstLine\(36) & (\Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(0) $ 
-- (\Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010011111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(0),
	datab => \Inst_top_level|FirstLine\(36),
	datac => \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux3~38_combout\,
	datad => \Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(1),
	combout => \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux3~72_combout\);

-- Location: LCCOMB_X86_Y5_N14
\Inst_top_level|INST_LCD_I2C_UsrLogic|Mux1~85\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux1~85_combout\ = (\Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(1) & (\Inst_top_level|oLed2~0_combout\ & (\Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(0)))) # (!\Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(1) & 
-- (((!\Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(0) & \Inst_top_level|PWN_module[1]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000010110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(1),
	datab => \Inst_top_level|oLed2~0_combout\,
	datac => \Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(0),
	datad => \Inst_top_level|PWN_module[1]~1_combout\,
	combout => \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux1~85_combout\);

-- Location: LCCOMB_X86_Y5_N20
\Inst_top_level|INST_LCD_I2C_UsrLogic|Mux3~73\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux3~73_combout\ = (\Inst_top_level|INST_LCD_I2C_UsrLogic|Mux1~85_combout\) # ((\Inst_top_level|INST_LCD_I2C_UsrLogic|Mux3~34_combout\ & ((\Inst_top_level|oLed3~0_combout\) # (\Inst_top_level|oLed3~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|oLed3~0_combout\,
	datab => \Inst_top_level|oLed3~1_combout\,
	datac => \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux1~85_combout\,
	datad => \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux3~34_combout\,
	combout => \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux3~73_combout\);

-- Location: LCCOMB_X85_Y5_N18
\Inst_top_level|INST_LCD_I2C_UsrLogic|Mux3~74\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux3~74_combout\ = (\Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(0) & (!\Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(1) & ((\Inst_top_level|oLed2~0_combout\)))) # 
-- (!\Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(0) & ((\Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(1) & ((\Inst_top_level|oLed2~0_combout\))) # (!\Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(1) & (!\Inst_top_level|SecondLine[86]~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011100000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(0),
	datab => \Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(1),
	datac => \Inst_top_level|SecondLine[86]~12_combout\,
	datad => \Inst_top_level|oLed2~0_combout\,
	combout => \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux3~74_combout\);

-- Location: LCCOMB_X85_Y5_N28
\Inst_top_level|INST_LCD_I2C_UsrLogic|Mux3~75\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux3~75_combout\ = (\Inst_top_level|INST_LCD_I2C_UsrLogic|Mux3~74_combout\) # ((\Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(0) & (\Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(1) & 
-- \Inst_top_level|PWN_module[1]~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(0),
	datab => \Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(1),
	datac => \Inst_top_level|PWN_module[1]~1_combout\,
	datad => \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux3~74_combout\,
	combout => \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux3~75_combout\);

-- Location: LCCOMB_X85_Y5_N22
\Inst_top_level|INST_LCD_I2C_UsrLogic|Mux3~76\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux3~76_combout\ = (\Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(0) & (\Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(1) & (!\Inst_top_level|SecondLine[86]~12_combout\))) # 
-- (!\Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(0) & (!\Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(1) & ((!\Inst_top_level|oLed2~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000011001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(0),
	datab => \Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(1),
	datac => \Inst_top_level|SecondLine[86]~12_combout\,
	datad => \Inst_top_level|oLed2~0_combout\,
	combout => \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux3~76_combout\);

-- Location: LCCOMB_X85_Y5_N8
\Inst_top_level|INST_LCD_I2C_UsrLogic|Mux3~77\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux3~77_combout\ = (\Inst_top_level|INST_LCD_I2C_UsrLogic|Mux3~76_combout\) # ((\Inst_top_level|INST_LCD_I2C_UsrLogic|Mux3~34_combout\ & ((\Inst_top_level|oLed3~1_combout\) # (\Inst_top_level|oLed3~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|oLed3~1_combout\,
	datab => \Inst_top_level|oLed3~0_combout\,
	datac => \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux3~76_combout\,
	datad => \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux3~34_combout\,
	combout => \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux3~77_combout\);

-- Location: LCCOMB_X86_Y5_N10
\Inst_top_level|INST_LCD_I2C_UsrLogic|Mux1~86\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux1~86_combout\ = (\Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(0) & (((\Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(1) & \Inst_top_level|PWN_module[1]~1_combout\)))) # 
-- (!\Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(0) & (\Inst_top_level|oLed2~0_combout\ & (!\Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(0),
	datab => \Inst_top_level|oLed2~0_combout\,
	datac => \Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(1),
	datad => \Inst_top_level|PWN_module[1]~1_combout\,
	combout => \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux1~86_combout\);

-- Location: LCCOMB_X86_Y4_N6
\Inst_top_level|INST_LCD_I2C_UsrLogic|Mux3~78\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux3~78_combout\ = (\Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(1) & ((\Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(0) & (\Inst_top_level|INST_LCD_I2C_UsrLogic|Mux2~14_combout\)) # 
-- (!\Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(0) & ((\Inst_top_level|oLed2~0_combout\))))) # (!\Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(1) & ((\Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(0) & ((\Inst_top_level|oLed2~0_combout\))) # 
-- (!\Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(0) & (\Inst_top_level|INST_LCD_I2C_UsrLogic|Mux2~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111011010010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(1),
	datab => \Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(0),
	datac => \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux2~14_combout\,
	datad => \Inst_top_level|oLed2~0_combout\,
	combout => \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux3~78_combout\);

-- Location: LCCOMB_X86_Y4_N4
\Inst_top_level|INST_LCD_I2C_UsrLogic|Mux3~79\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux3~79_combout\ = (\Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(0) & ((\Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(1) & (\Inst_top_level|oLed2~0_combout\)) # (!\Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(1) & 
-- ((\Inst_top_level|oLed3~2_combout\))))) # (!\Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(0) & (((\Inst_top_level|oLed3~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|oLed2~0_combout\,
	datab => \Inst_top_level|oLed3~2_combout\,
	datac => \Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(0),
	datad => \Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(1),
	combout => \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux3~79_combout\);

-- Location: LCCOMB_X85_Y4_N6
\Inst_top_level|INST_LCD_I2C_UsrLogic|Mux3~80\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux3~80_combout\ = (\Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(1) & (\Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(0) & ((\Inst_top_level|oLed3~2_combout\)))) # (!\Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(1) 
-- & (!\Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(0) & (\Inst_top_level|SecondLine[86]~12_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001100000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(1),
	datab => \Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(0),
	datac => \Inst_top_level|SecondLine[86]~12_combout\,
	datad => \Inst_top_level|oLed3~2_combout\,
	combout => \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux3~80_combout\);

-- Location: LCCOMB_X85_Y4_N0
\Inst_top_level|INST_LCD_I2C_UsrLogic|Mux3~81\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux3~81_combout\ = (\Inst_top_level|INST_LCD_I2C_UsrLogic|Mux3~80_combout\) # ((\Inst_top_level|oLed1~combout\ & (\Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(1) $ 
-- (\Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(1),
	datab => \Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(0),
	datac => \Inst_top_level|oLed1~combout\,
	datad => \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux3~80_combout\,
	combout => \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux3~81_combout\);

-- Location: LCCOMB_X87_Y3_N22
\Inst_top_level|INST_LCD_I2C_UsrLogic|Mux3~82\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux3~82_combout\ = (\Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(0) & (\Inst_top_level|SecondLine[86]~12_combout\ & (\Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(1)))) # 
-- (!\Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(0) & (((!\Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(1) & \Inst_top_level|SecondLine[117]~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000010110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(0),
	datab => \Inst_top_level|SecondLine[86]~12_combout\,
	datac => \Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(1),
	datad => \Inst_top_level|SecondLine[117]~16_combout\,
	combout => \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux3~82_combout\);

-- Location: LCCOMB_X87_Y2_N24
\Inst_top_level|INST_LCD_I2C_UsrLogic|Mux3~83\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux3~83_combout\ = (\Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(0) & (!\Inst_top_level|INST_StateMachine|current_state.INIT~q\ & (!\Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(1)))) # 
-- (!\Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(0) & ((\Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(1) & (!\Inst_top_level|INST_StateMachine|current_state.INIT~q\)) # (!\Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(1) & 
-- ((!\Inst_top_level|oLed0~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001010000010111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_StateMachine|current_state.INIT~q\,
	datab => \Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(0),
	datac => \Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(1),
	datad => \Inst_top_level|oLed0~0_combout\,
	combout => \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux3~83_combout\);

-- Location: LCCOMB_X87_Y2_N6
\Inst_top_level|INST_LCD_I2C_UsrLogic|Mux3~84\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux3~84_combout\ = (\Inst_top_level|INST_LCD_I2C_UsrLogic|Mux3~83_combout\) # ((!\Inst_top_level|oLed2~0_combout\ & (\Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(0) & 
-- \Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|oLed2~0_combout\,
	datab => \Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(0),
	datac => \Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(1),
	datad => \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux3~83_combout\,
	combout => \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux3~84_combout\);

-- Location: LCCOMB_X86_Y4_N22
\Inst_top_level|INST_LCD_I2C_UsrLogic|Mux3~85\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux3~85_combout\ = (\Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(1) & (\Inst_top_level|oLed3~2_combout\ & ((!\Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(0))))) # 
-- (!\Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(1) & ((\Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(0) & (\Inst_top_level|oLed3~2_combout\)) # (!\Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(0) & ((\Inst_top_level|oLed2~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(1),
	datab => \Inst_top_level|oLed3~2_combout\,
	datac => \Inst_top_level|oLed2~0_combout\,
	datad => \Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(0),
	combout => \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux3~85_combout\);

-- Location: LCCOMB_X88_Y5_N10
\Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~63\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~63_combout\ = ((\Inst_top_level|INST_StateMachine|current_state.PWM_mode~q\ & !\Inst_top_level|INST_StateMachine|current_state.CLOCK_GEN_MODE~q\)) # (!\Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~34_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_StateMachine|current_state.PWM_mode~q\,
	datab => \Inst_top_level|INST_StateMachine|current_state.CLOCK_GEN_MODE~q\,
	datad => \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~34_combout\,
	combout => \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~63_combout\);

-- Location: LCCOMB_X88_Y3_N8
\Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~64\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~64_combout\ = (\Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(0) & (((!\Inst_top_level|Equal2~0_combout\ & \Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(1))))) # 
-- (!\Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(0) & (\Inst_top_level|FirstLine\(51) & ((!\Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(0),
	datab => \Inst_top_level|FirstLine\(51),
	datac => \Inst_top_level|Equal2~0_combout\,
	datad => \Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(1),
	combout => \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~64_combout\);

-- Location: LCCOMB_X88_Y3_N22
\Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~65\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~65_combout\ = (\Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(0) & (\Inst_top_level|FirstLine\(51) & ((\Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(1))))) # (!\Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(0) & 
-- (((\Inst_top_level|Equal2~0_combout\ & !\Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(0),
	datab => \Inst_top_level|FirstLine\(51),
	datac => \Inst_top_level|Equal2~0_combout\,
	datad => \Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(1),
	combout => \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~65_combout\);

-- Location: LCCOMB_X88_Y2_N14
\Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~66\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~66_combout\ = (\Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(2) & (\Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(0) & \Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(1))) # 
-- (!\Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(2) & ((\Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(0)) # (\Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001100110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(2),
	datac => \Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(0),
	datad => \Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(1),
	combout => \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~66_combout\);

-- Location: LCCOMB_X88_Y2_N28
\Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~67\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~67_combout\ = (\Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(3) & ((\Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(1)) # ((\Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(0)) # 
-- (\Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(2))))) # (!\Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(3) & (\Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(2) & ((!\Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(0)) # 
-- (!\Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011111110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(3),
	datab => \Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(1),
	datac => \Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(0),
	datad => \Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(2),
	combout => \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~67_combout\);

-- Location: LCCOMB_X86_Y1_N30
\Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~68\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~68_combout\ = (\Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(0) & (((\Inst_top_level|oLed2~0_combout\ & \Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(1))))) # (!\Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(0) 
-- & (!\Inst_top_level|INST_StateMachine|current_state.INIT~q\ & ((!\Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_StateMachine|current_state.INIT~q\,
	datab => \Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(0),
	datac => \Inst_top_level|oLed2~0_combout\,
	datad => \Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(1),
	combout => \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~68_combout\);

-- Location: LCCOMB_X86_Y1_N8
\Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~69\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~69_combout\ = (\Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(0) & (!\Inst_top_level|INST_StateMachine|current_state.INIT~q\ & (\Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(1)))) # 
-- (!\Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(0) & (((!\Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(1) & !\Inst_top_level|SecondLine[86]~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000001000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_StateMachine|current_state.INIT~q\,
	datab => \Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(0),
	datac => \Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(1),
	datad => \Inst_top_level|SecondLine[86]~12_combout\,
	combout => \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~69_combout\);

-- Location: LCCOMB_X87_Y1_N24
\Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~70\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~70_combout\ = (\Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(1) & (\Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(0) & (\Inst_top_level|SecondLine[34]~9_combout\))) # 
-- (!\Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(1) & (!\Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(0) & ((\Inst_top_level|SecondLine\(59)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001000110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(1),
	datab => \Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(0),
	datac => \Inst_top_level|SecondLine[34]~9_combout\,
	datad => \Inst_top_level|SecondLine\(59),
	combout => \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~70_combout\);

-- Location: LCCOMB_X86_Y1_N26
\Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~71\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~71_combout\ = (\Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(0) & (((\Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(1) & !\Inst_top_level|SecondLine[58]~14_combout\)))) # 
-- (!\Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(0) & (\Inst_top_level|SecondLine[86]~12_combout\ & (!\Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(0),
	datab => \Inst_top_level|SecondLine[86]~12_combout\,
	datac => \Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(1),
	datad => \Inst_top_level|SecondLine[58]~14_combout\,
	combout => \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~71_combout\);

-- Location: LCCOMB_X86_Y1_N28
\Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~72\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~72_combout\ = (\Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(0) & (((\Inst_top_level|SecondLine[86]~12_combout\ & \Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(1))))) # 
-- (!\Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(0) & (\Inst_top_level|oLed2~0_combout\ & ((!\Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(0),
	datab => \Inst_top_level|oLed2~0_combout\,
	datac => \Inst_top_level|SecondLine[86]~12_combout\,
	datad => \Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(1),
	combout => \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~72_combout\);

-- Location: LCCOMB_X86_Y1_N10
\Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~73\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~73_combout\ = (\Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(0) & (!\Inst_top_level|SecondLine[86]~12_combout\ & (\Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(1)))) # 
-- (!\Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(0) & (((!\Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(1) & \Inst_top_level|SecondLine[34]~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010010100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(0),
	datab => \Inst_top_level|SecondLine[86]~12_combout\,
	datac => \Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(1),
	datad => \Inst_top_level|SecondLine[34]~9_combout\,
	combout => \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~73_combout\);

-- Location: LCCOMB_X87_Y1_N14
\Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~74\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~74_combout\ = (\Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(0) & (\Inst_top_level|SecondLine[34]~9_combout\ & ((\Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(1))))) # 
-- (!\Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(0) & (((!\Inst_top_level|SecondLine[58]~14_combout\ & !\Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|SecondLine[34]~9_combout\,
	datab => \Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(0),
	datac => \Inst_top_level|SecondLine[58]~14_combout\,
	datad => \Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(1),
	combout => \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~74_combout\);

-- Location: LCCOMB_X87_Y1_N8
\Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~75\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~75_combout\ = (\Inst_top_level|oLed2~0_combout\ & (\Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(0) $ (!\Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000010010000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(0),
	datab => \Inst_top_level|oLed2~0_combout\,
	datac => \Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(1),
	combout => \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~75_combout\);

-- Location: LCCOMB_X87_Y1_N2
\Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~76\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~76_combout\ = (\Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(1) & (\Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(0) & ((\Inst_top_level|SecondLine\(59))))) # (!\Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(1) 
-- & (!\Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(0) & (\Inst_top_level|SecondLine[34]~9_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001100000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(1),
	datab => \Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(0),
	datac => \Inst_top_level|SecondLine[34]~9_combout\,
	datad => \Inst_top_level|SecondLine\(59),
	combout => \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~76_combout\);

-- Location: LCCOMB_X87_Y1_N4
\Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~77\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~77_combout\ = (\Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~76_combout\) # ((!\Inst_top_level|INST_StateMachine|current_state.INIT~q\ & (\Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(1) $ 
-- (\Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100010010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(1),
	datab => \Inst_top_level|INST_StateMachine|current_state.INIT~q\,
	datac => \Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(0),
	datad => \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~76_combout\,
	combout => \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~77_combout\);

-- Location: LCCOMB_X89_Y5_N10
\Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|data_tx[0]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|data_tx[0]~3_combout\ = (\Inst_top_level|INST_LCD_I2C_UsrLogic|reset~q\ & (\Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|data_tx[0]~2_combout\ & 
-- (\Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|data_clk~q\ & !\Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|data_clk_prev~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_LCD_I2C_UsrLogic|reset~q\,
	datab => \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|data_tx[0]~2_combout\,
	datac => \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|data_clk~q\,
	datad => \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|data_clk_prev~q\,
	combout => \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|data_tx[0]~3_combout\);

-- Location: LCCOMB_X88_Y6_N10
\Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Mux3~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Mux3~1_combout\ = (\Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Mux3~0_combout\ & (((!\Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|bit_cnt\(0)) # 
-- (!\Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|data_tx\(0))))) # (!\Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Mux3~0_combout\ & ((\Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|data_tx\(2)) # 
-- ((\Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|bit_cnt\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011111111111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|data_tx\(2),
	datab => \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|data_tx\(0),
	datac => \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Mux3~0_combout\,
	datad => \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|bit_cnt\(0),
	combout => \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Mux3~1_combout\);

-- Location: LCCOMB_X88_Y6_N4
\Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Mux3~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Mux3~2_combout\ = (\Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Add1~0_combout\ & (\Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Mux3~1_combout\ & 
-- ((\Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|data_tx\(0)) # (!\Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Mux3~0_combout\)))) # (!\Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Add1~0_combout\ & 
-- (\Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Mux3~0_combout\ & ((\Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Mux3~1_combout\) # (\Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|data_tx\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100000101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Mux3~1_combout\,
	datab => \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Add1~0_combout\,
	datac => \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Mux3~0_combout\,
	datad => \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|data_tx\(0),
	combout => \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Mux3~2_combout\);

-- Location: LCCOMB_X86_Y1_N12
\Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~78\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~78_combout\ = (\Inst_top_level|oLed2~0_combout\ & ((\Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(1) & (\Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(0) & 
-- !\Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~53_combout\)) # (!\Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(1) & (!\Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(0) & \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~53_combout\)))) # 
-- (!\Inst_top_level|oLed2~0_combout\ & (((\Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~53_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(1),
	datab => \Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(0),
	datac => \Inst_top_level|oLed2~0_combout\,
	datad => \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~53_combout\,
	combout => \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~78_combout\);

-- Location: LCCOMB_X86_Y1_N6
\Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~79\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~79_combout\ = (\Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(4) & (\Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~78_combout\ & ((\Inst_top_level|oLed2~0_combout\)))) # 
-- (!\Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(4) & (\Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~53_combout\ & ((\Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~78_combout\) # (\Inst_top_level|oLed2~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~78_combout\,
	datab => \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~53_combout\,
	datac => \Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(4),
	datad => \Inst_top_level|oLed2~0_combout\,
	combout => \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~79_combout\);

-- Location: LCCOMB_X90_Y2_N16
\Inst_top_level|INST_LCD_I2C_UsrLogic|Counter[2]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_LCD_I2C_UsrLogic|Counter[2]~3_combout\ = !\Inst_top_level|INST_LCD_I2C_UsrLogic|Add0~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Inst_top_level|INST_LCD_I2C_UsrLogic|Add0~4_combout\,
	combout => \Inst_top_level|INST_LCD_I2C_UsrLogic|Counter[2]~3_combout\);

-- Location: LCCOMB_X90_Y2_N2
\Inst_top_level|INST_LCD_I2C_UsrLogic|Counter[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_LCD_I2C_UsrLogic|Counter[3]~4_combout\ = !\Inst_top_level|INST_LCD_I2C_UsrLogic|Add0~6_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Inst_top_level|INST_LCD_I2C_UsrLogic|Add0~6_combout\,
	combout => \Inst_top_level|INST_LCD_I2C_UsrLogic|Counter[3]~4_combout\);

-- Location: LCCOMB_X92_Y2_N6
\Inst_top_level|INST_LCD_I2C_UsrLogic|Counter[5]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_LCD_I2C_UsrLogic|Counter[5]~6_combout\ = !\Inst_top_level|INST_LCD_I2C_UsrLogic|Add0~10_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Inst_top_level|INST_LCD_I2C_UsrLogic|Add0~10_combout\,
	combout => \Inst_top_level|INST_LCD_I2C_UsrLogic|Counter[5]~6_combout\);

-- Location: LCCOMB_X85_Y2_N30
\Inst_top_level|INST_LCD_I2C_UsrLogic|prev_data[48]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_LCD_I2C_UsrLogic|prev_data[48]~0_combout\ = !\Inst_top_level|oLed0~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Inst_top_level|oLed0~0_combout\,
	combout => \Inst_top_level|INST_LCD_I2C_UsrLogic|prev_data[48]~0_combout\);

-- Location: LCCOMB_X86_Y2_N22
\Inst_top_level|INST_LCD_I2C_UsrLogic|prev_data[75]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_LCD_I2C_UsrLogic|prev_data[75]~1_combout\ = !\Inst_top_level|SecondLine[58]~14_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Inst_top_level|SecondLine[58]~14_combout\,
	combout => \Inst_top_level|INST_LCD_I2C_UsrLogic|prev_data[75]~1_combout\);

-- Location: LCCOMB_X83_Y3_N12
\Inst_top_level|INST_LCD_I2C_UsrLogic|prev_data[21]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_LCD_I2C_UsrLogic|prev_data[21]~2_combout\ = !\Inst_top_level|oLed2~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Inst_top_level|oLed2~0_combout\,
	combout => \Inst_top_level|INST_LCD_I2C_UsrLogic|prev_data[21]~2_combout\);

-- Location: LCCOMB_X83_Y2_N4
\Inst_top_level|INST_LCD_I2C_UsrLogic|prev_data[32]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_LCD_I2C_UsrLogic|prev_data[32]~3_combout\ = !\Inst_top_level|SecondLine[86]~12_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Inst_top_level|SecondLine[86]~12_combout\,
	combout => \Inst_top_level|INST_LCD_I2C_UsrLogic|prev_data[32]~3_combout\);

-- Location: LCCOMB_X83_Y2_N6
\Inst_top_level|INST_LCD_I2C_UsrLogic|prev_data[29]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_LCD_I2C_UsrLogic|prev_data[29]~4_combout\ = !\Inst_top_level|oLed2~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Inst_top_level|oLed2~0_combout\,
	combout => \Inst_top_level|INST_LCD_I2C_UsrLogic|prev_data[29]~4_combout\);

-- Location: LCCOMB_X83_Y2_N30
\Inst_top_level|INST_LCD_I2C_UsrLogic|prev_data[33]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_LCD_I2C_UsrLogic|prev_data[33]~5_combout\ = !\Inst_top_level|SecondLine[86]~12_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Inst_top_level|SecondLine[86]~12_combout\,
	combout => \Inst_top_level|INST_LCD_I2C_UsrLogic|prev_data[33]~5_combout\);

-- Location: LCCOMB_X83_Y2_N28
\Inst_top_level|INST_LCD_I2C_UsrLogic|prev_data[40]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_LCD_I2C_UsrLogic|prev_data[40]~6_combout\ = !\Inst_top_level|oLed2~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Inst_top_level|oLed2~0_combout\,
	combout => \Inst_top_level|INST_LCD_I2C_UsrLogic|prev_data[40]~6_combout\);

-- Location: LCCOMB_X84_Y2_N16
\Inst_top_level|INST_LCD_I2C_UsrLogic|prev_data[43]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_LCD_I2C_UsrLogic|prev_data[43]~7_combout\ = !\Inst_top_level|SecondLine[86]~12_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010101010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|SecondLine[86]~12_combout\,
	combout => \Inst_top_level|INST_LCD_I2C_UsrLogic|prev_data[43]~7_combout\);

-- Location: LCCOMB_X84_Y2_N10
\Inst_top_level|INST_LCD_I2C_UsrLogic|prev_data[41]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_LCD_I2C_UsrLogic|prev_data[41]~8_combout\ = !\Inst_top_level|SecondLine[86]~12_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010101010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|SecondLine[86]~12_combout\,
	combout => \Inst_top_level|INST_LCD_I2C_UsrLogic|prev_data[41]~8_combout\);

-- Location: LCCOMB_X83_Y2_N24
\Inst_top_level|INST_LCD_I2C_UsrLogic|prev_data[78]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_LCD_I2C_UsrLogic|prev_data[78]~9_combout\ = !\Inst_top_level|oLed2~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Inst_top_level|oLed2~0_combout\,
	combout => \Inst_top_level|INST_LCD_I2C_UsrLogic|prev_data[78]~9_combout\);

-- Location: LCCOMB_X83_Y2_N14
\Inst_top_level|INST_LCD_I2C_UsrLogic|prev_data[109]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_LCD_I2C_UsrLogic|prev_data[109]~10_combout\ = !\Inst_top_level|oLed2~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Inst_top_level|oLed2~0_combout\,
	combout => \Inst_top_level|INST_LCD_I2C_UsrLogic|prev_data[109]~10_combout\);

-- Location: LCCOMB_X86_Y2_N4
\Inst_top_level|INST_LCD_I2C_UsrLogic|prev_data[125]~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_LCD_I2C_UsrLogic|prev_data[125]~11_combout\ = !\Inst_top_level|oLed2~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Inst_top_level|oLed2~0_combout\,
	combout => \Inst_top_level|INST_LCD_I2C_UsrLogic|prev_data[125]~11_combout\);

-- Location: LCCOMB_X86_Y2_N16
\Inst_top_level|FirstLine[74]\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|FirstLine\(74) = (\Inst_top_level|comb~0_combout\ & ((\Inst_top_level|FirstLine\(74)) # (!\Inst_top_level|oLed3~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Inst_top_level|oLed3~3_combout\,
	datac => \Inst_top_level|comb~0_combout\,
	datad => \Inst_top_level|FirstLine\(74),
	combout => \Inst_top_level|FirstLine\(74));

-- Location: LCCOMB_X86_Y2_N28
\Inst_top_level|FirstLine[70]\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|FirstLine\(70) = (\Inst_top_level|oLed3~3_combout\ & ((\Inst_top_level|INST_StateMachine|current_state.INIT~q\) # (\Inst_top_level|FirstLine\(70))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Inst_top_level|oLed3~3_combout\,
	datac => \Inst_top_level|INST_StateMachine|current_state.INIT~q\,
	datad => \Inst_top_level|FirstLine\(70),
	combout => \Inst_top_level|FirstLine\(70));

-- Location: LCCOMB_X89_Y3_N10
\Inst_top_level|FirstLine[89]\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|FirstLine\(89) = (\Inst_top_level|oLed3~3_combout\ & ((\Inst_top_level|INST_StateMachine|current_state.INIT~q\) # (\Inst_top_level|FirstLine\(89))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_StateMachine|current_state.INIT~q\,
	datab => \Inst_top_level|oLed3~3_combout\,
	datad => \Inst_top_level|FirstLine\(89),
	combout => \Inst_top_level|FirstLine\(89));

-- Location: LCCOMB_X86_Y2_N20
\Inst_top_level|FirstLine[69]\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|FirstLine\(69) = (\Inst_top_level|comb~0_combout\ & ((\Inst_top_level|FirstLine\(69)) # (!\Inst_top_level|oLed3~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|comb~0_combout\,
	datab => \Inst_top_level|oLed3~3_combout\,
	datad => \Inst_top_level|FirstLine\(69),
	combout => \Inst_top_level|FirstLine\(69));

-- Location: LCCOMB_X89_Y3_N0
\Inst_top_level|FirstLine[36]\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|FirstLine\(36) = (\Inst_top_level|oLed3~3_combout\ & ((\Inst_top_level|INST_StateMachine|current_state.INIT~q\) # (\Inst_top_level|FirstLine\(36))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Inst_top_level|oLed3~3_combout\,
	datac => \Inst_top_level|INST_StateMachine|current_state.INIT~q\,
	datad => \Inst_top_level|FirstLine\(36),
	combout => \Inst_top_level|FirstLine\(36));

-- Location: LCCOMB_X86_Y2_N0
\Inst_top_level|FirstLine[88]\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|FirstLine\(88) = (\Inst_top_level|oLed3~3_combout\ & ((\Inst_top_level|INST_StateMachine|current_state.INIT~q\) # (\Inst_top_level|FirstLine\(88))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Inst_top_level|oLed3~3_combout\,
	datac => \Inst_top_level|INST_StateMachine|current_state.INIT~q\,
	datad => \Inst_top_level|FirstLine\(88),
	combout => \Inst_top_level|FirstLine\(88));

-- Location: LCCOMB_X89_Y3_N2
\Inst_top_level|FirstLine[51]\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|FirstLine\(51) = (\Inst_top_level|comb~0_combout\ & ((\Inst_top_level|FirstLine\(51)) # (!\Inst_top_level|oLed3~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Inst_top_level|oLed3~3_combout\,
	datac => \Inst_top_level|comb~0_combout\,
	datad => \Inst_top_level|FirstLine\(51),
	combout => \Inst_top_level|FirstLine\(51));

-- Location: LCCOMB_X86_Y2_N26
\Inst_top_level|FirstLine[83]\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|FirstLine\(83) = (\Inst_top_level|oLed3~3_combout\ & ((\Inst_top_level|INST_StateMachine|current_state.INIT~q\) # (\Inst_top_level|FirstLine\(83))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100011001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_StateMachine|current_state.INIT~q\,
	datab => \Inst_top_level|oLed3~3_combout\,
	datac => \Inst_top_level|FirstLine\(83),
	combout => \Inst_top_level|FirstLine\(83));

-- Location: IOIBUF_X96_Y0_N22
\GPIO[3]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => GPIO(3),
	o => \GPIO[3]~input_o\);

-- Location: IOIBUF_X113_Y0_N1
\GPIO[33]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => GPIO(33),
	o => \GPIO[33]~input_o\);

-- Location: IOIBUF_X113_Y0_N8
\GPIO[35]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => GPIO(35),
	o => \GPIO[35]~input_o\);

-- Location: CLKCTRL_G15
\Inst_top_level|clock_en5ms~clkctrl\ : cycloneive_clkctrl
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	ena_register_mode => "none")
-- pragma translate_on
PORT MAP (
	inclk => \Inst_top_level|clock_en5ms~clkctrl_INCLK_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	outclk => \Inst_top_level|clock_en5ms~clkctrl_outclk\);

-- Location: LCCOMB_X89_Y3_N22
\Inst_top_level|INST_LCD_I2C_UsrLogic|prev_data[77]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_LCD_I2C_UsrLogic|prev_data[77]~feeder_combout\ = \Inst_top_level|INST_StateMachine|current_state.INIT~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Inst_top_level|INST_StateMachine|current_state.INIT~q\,
	combout => \Inst_top_level|INST_LCD_I2C_UsrLogic|prev_data[77]~feeder_combout\);

-- Location: LCCOMB_X94_Y3_N30
\Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|data_tx[0]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|data_tx[0]~feeder_combout\ = \Inst_top_level|PWN_module[0]~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Inst_top_level|PWN_module[0]~0_combout\,
	combout => \Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|data_tx[0]~feeder_combout\);

-- Location: LCCOMB_X92_Y1_N16
\Inst_top_level|INST_ADC_I2C_USRLOGIC|byteSel_prev[0]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_ADC_I2C_USRLOGIC|byteSel_prev[0]~feeder_combout\ = \Inst_top_level|PWN_module[0]~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|PWN_module[0]~0_combout\,
	combout => \Inst_top_level|INST_ADC_I2C_USRLOGIC|byteSel_prev[0]~feeder_combout\);

-- Location: LCCOMB_X94_Y3_N22
\Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|data_tx[1]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|data_tx[1]~feeder_combout\ = \Inst_top_level|PWN_module[1]~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Inst_top_level|PWN_module[1]~1_combout\,
	combout => \Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|data_tx[1]~feeder_combout\);

-- Location: LCCOMB_X89_Y1_N24
\Inst_top_level|INST_LCD_I2C_UsrLogic|prev_data[26]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_LCD_I2C_UsrLogic|prev_data[26]~feeder_combout\ = \Inst_top_level|PWN_module[1]~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|PWN_module[1]~1_combout\,
	combout => \Inst_top_level|INST_LCD_I2C_UsrLogic|prev_data[26]~feeder_combout\);

-- Location: LCCOMB_X89_Y1_N22
\Inst_top_level|INST_LCD_I2C_UsrLogic|prev_data[107]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_LCD_I2C_UsrLogic|prev_data[107]~feeder_combout\ = \Inst_top_level|PWN_module[1]~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|PWN_module[1]~1_combout\,
	combout => \Inst_top_level|INST_LCD_I2C_UsrLogic|prev_data[107]~feeder_combout\);

-- Location: LCCOMB_X89_Y1_N28
\Inst_top_level|INST_LCD_I2C_UsrLogic|prev_data[106]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_LCD_I2C_UsrLogic|prev_data[106]~feeder_combout\ = \Inst_top_level|PWN_module[1]~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|PWN_module[1]~1_combout\,
	combout => \Inst_top_level|INST_LCD_I2C_UsrLogic|prev_data[106]~feeder_combout\);

-- Location: LCCOMB_X89_Y1_N20
\Inst_top_level|INST_LCD_I2C_UsrLogic|prev_data[110]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_LCD_I2C_UsrLogic|prev_data[110]~feeder_combout\ = \Inst_top_level|PWN_module[1]~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|PWN_module[1]~1_combout\,
	combout => \Inst_top_level|INST_LCD_I2C_UsrLogic|prev_data[110]~feeder_combout\);

-- Location: LCCOMB_X83_Y3_N20
\Inst_top_level|INST_LCD_I2C_UsrLogic|prev_data[1]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_LCD_I2C_UsrLogic|prev_data[1]~feeder_combout\ = \Inst_top_level|oLed2~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Inst_top_level|oLed2~0_combout\,
	combout => \Inst_top_level|INST_LCD_I2C_UsrLogic|prev_data[1]~feeder_combout\);

-- Location: LCCOMB_X83_Y3_N8
\Inst_top_level|INST_LCD_I2C_UsrLogic|prev_data[3]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_LCD_I2C_UsrLogic|prev_data[3]~feeder_combout\ = \Inst_top_level|oLed2~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Inst_top_level|oLed2~0_combout\,
	combout => \Inst_top_level|INST_LCD_I2C_UsrLogic|prev_data[3]~feeder_combout\);

-- Location: LCCOMB_X83_Y3_N10
\Inst_top_level|INST_LCD_I2C_UsrLogic|prev_data[6]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_LCD_I2C_UsrLogic|prev_data[6]~feeder_combout\ = \Inst_top_level|oLed2~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Inst_top_level|oLed2~0_combout\,
	combout => \Inst_top_level|INST_LCD_I2C_UsrLogic|prev_data[6]~feeder_combout\);

-- Location: LCCOMB_X83_Y3_N6
\Inst_top_level|INST_LCD_I2C_UsrLogic|prev_data[14]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_LCD_I2C_UsrLogic|prev_data[14]~feeder_combout\ = \Inst_top_level|oLed2~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Inst_top_level|oLed2~0_combout\,
	combout => \Inst_top_level|INST_LCD_I2C_UsrLogic|prev_data[14]~feeder_combout\);

-- Location: LCCOMB_X83_Y3_N0
\Inst_top_level|INST_LCD_I2C_UsrLogic|prev_data[18]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_LCD_I2C_UsrLogic|prev_data[18]~feeder_combout\ = \Inst_top_level|oLed2~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Inst_top_level|oLed2~0_combout\,
	combout => \Inst_top_level|INST_LCD_I2C_UsrLogic|prev_data[18]~feeder_combout\);

-- Location: LCCOMB_X83_Y3_N2
\Inst_top_level|INST_LCD_I2C_UsrLogic|prev_data[25]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_LCD_I2C_UsrLogic|prev_data[25]~feeder_combout\ = \Inst_top_level|oLed2~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Inst_top_level|oLed2~0_combout\,
	combout => \Inst_top_level|INST_LCD_I2C_UsrLogic|prev_data[25]~feeder_combout\);

-- Location: LCCOMB_X83_Y3_N28
\Inst_top_level|INST_LCD_I2C_UsrLogic|prev_data[27]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_LCD_I2C_UsrLogic|prev_data[27]~feeder_combout\ = \Inst_top_level|oLed2~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Inst_top_level|oLed2~0_combout\,
	combout => \Inst_top_level|INST_LCD_I2C_UsrLogic|prev_data[27]~feeder_combout\);

-- Location: LCCOMB_X83_Y3_N22
\Inst_top_level|INST_LCD_I2C_UsrLogic|prev_data[114]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_LCD_I2C_UsrLogic|prev_data[114]~feeder_combout\ = \Inst_top_level|oLed2~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Inst_top_level|oLed2~0_combout\,
	combout => \Inst_top_level|INST_LCD_I2C_UsrLogic|prev_data[114]~feeder_combout\);

-- Location: LCCOMB_X83_Y3_N24
\Inst_top_level|INST_LCD_I2C_UsrLogic|prev_data[120]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_LCD_I2C_UsrLogic|prev_data[120]~feeder_combout\ = \Inst_top_level|oLed2~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Inst_top_level|oLed2~0_combout\,
	combout => \Inst_top_level|INST_LCD_I2C_UsrLogic|prev_data[120]~feeder_combout\);

-- Location: LCCOMB_X83_Y2_N12
\Inst_top_level|INST_LCD_I2C_UsrLogic|prev_data[91]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_LCD_I2C_UsrLogic|prev_data[91]~feeder_combout\ = \Inst_top_level|oLed2~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Inst_top_level|oLed2~0_combout\,
	combout => \Inst_top_level|INST_LCD_I2C_UsrLogic|prev_data[91]~feeder_combout\);

-- Location: LCCOMB_X83_Y2_N18
\Inst_top_level|INST_LCD_I2C_UsrLogic|prev_data[92]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_LCD_I2C_UsrLogic|prev_data[92]~feeder_combout\ = \Inst_top_level|oLed2~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Inst_top_level|oLed2~0_combout\,
	combout => \Inst_top_level|INST_LCD_I2C_UsrLogic|prev_data[92]~feeder_combout\);

-- Location: LCCOMB_X83_Y2_N16
\Inst_top_level|INST_LCD_I2C_UsrLogic|prev_data[96]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_LCD_I2C_UsrLogic|prev_data[96]~feeder_combout\ = \Inst_top_level|oLed2~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Inst_top_level|oLed2~0_combout\,
	combout => \Inst_top_level|INST_LCD_I2C_UsrLogic|prev_data[96]~feeder_combout\);

-- Location: LCCOMB_X85_Y1_N2
\Inst_top_level|INST_LCD_I2C_UsrLogic|prev_data[36]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_LCD_I2C_UsrLogic|prev_data[36]~feeder_combout\ = \Inst_top_level|oLed3~2_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Inst_top_level|oLed3~2_combout\,
	combout => \Inst_top_level|INST_LCD_I2C_UsrLogic|prev_data[36]~feeder_combout\);

-- Location: LCCOMB_X85_Y5_N12
\Inst_top_level|INST_LCD_I2C_UsrLogic|prev_data[81]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_LCD_I2C_UsrLogic|prev_data[81]~feeder_combout\ = \Inst_top_level|oLed3~2_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Inst_top_level|oLed3~2_combout\,
	combout => \Inst_top_level|INST_LCD_I2C_UsrLogic|prev_data[81]~feeder_combout\);

-- Location: LCCOMB_X85_Y5_N30
\Inst_top_level|INST_LCD_I2C_UsrLogic|prev_data[88]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_LCD_I2C_UsrLogic|prev_data[88]~feeder_combout\ = \Inst_top_level|oLed3~2_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Inst_top_level|oLed3~2_combout\,
	combout => \Inst_top_level|INST_LCD_I2C_UsrLogic|prev_data[88]~feeder_combout\);

-- Location: LCCOMB_X88_Y6_N18
\Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|data_tx[0]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|data_tx[0]~feeder_combout\ = \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux4~2_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux4~2_combout\,
	combout => \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|data_tx[0]~feeder_combout\);

-- Location: LCCOMB_X85_Y2_N16
\Inst_top_level|INST_LCD_I2C_UsrLogic|prev_data[76]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_LCD_I2C_UsrLogic|prev_data[76]~feeder_combout\ = \Inst_top_level|SecondLine[42]~8_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|SecondLine[42]~8_combout\,
	combout => \Inst_top_level|INST_LCD_I2C_UsrLogic|prev_data[76]~feeder_combout\);

-- Location: LCCOMB_X84_Y2_N4
\Inst_top_level|INST_LCD_I2C_UsrLogic|prev_data[83]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_LCD_I2C_UsrLogic|prev_data[83]~feeder_combout\ = \Inst_top_level|SecondLine[86]~12_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Inst_top_level|SecondLine[86]~12_combout\,
	combout => \Inst_top_level|INST_LCD_I2C_UsrLogic|prev_data[83]~feeder_combout\);

-- Location: LCCOMB_X86_Y2_N12
\Inst_top_level|INST_LCD_I2C_UsrLogic|prev_data1[89]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_LCD_I2C_UsrLogic|prev_data1[89]~feeder_combout\ = \Inst_top_level|FirstLine\(89)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Inst_top_level|FirstLine\(89),
	combout => \Inst_top_level|INST_LCD_I2C_UsrLogic|prev_data1[89]~feeder_combout\);

-- Location: IOOBUF_X0_Y13_N2
\DRAM_DQ[0]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "true")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => \DRAM_DQ[0]~output_o\);

-- Location: IOOBUF_X0_Y26_N16
\DRAM_DQ[1]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "true")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => \DRAM_DQ[1]~output_o\);

-- Location: IOOBUF_X0_Y29_N16
\DRAM_DQ[2]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "true")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => \DRAM_DQ[2]~output_o\);

-- Location: IOOBUF_X0_Y25_N16
\DRAM_DQ[3]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "true")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => \DRAM_DQ[3]~output_o\);

-- Location: IOOBUF_X0_Y29_N23
\DRAM_DQ[4]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "true")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => \DRAM_DQ[4]~output_o\);

-- Location: IOOBUF_X0_Y28_N16
\DRAM_DQ[5]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "true")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => \DRAM_DQ[5]~output_o\);

-- Location: IOOBUF_X0_Y28_N23
\DRAM_DQ[6]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "true")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => \DRAM_DQ[6]~output_o\);

-- Location: IOOBUF_X0_Y34_N9
\DRAM_DQ[7]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "true")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => \DRAM_DQ[7]~output_o\);

-- Location: IOOBUF_X0_Y24_N16
\DRAM_DQ[8]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "true")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => \DRAM_DQ[8]~output_o\);

-- Location: IOOBUF_X0_Y24_N9
\DRAM_DQ[9]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "true")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => \DRAM_DQ[9]~output_o\);

-- Location: IOOBUF_X0_Y27_N23
\DRAM_DQ[10]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "true")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => \DRAM_DQ[10]~output_o\);

-- Location: IOOBUF_X0_Y19_N9
\DRAM_DQ[11]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "true")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => \DRAM_DQ[11]~output_o\);

-- Location: IOOBUF_X0_Y27_N16
\DRAM_DQ[12]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "true")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => \DRAM_DQ[12]~output_o\);

-- Location: IOOBUF_X0_Y23_N16
\DRAM_DQ[13]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "true")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => \DRAM_DQ[13]~output_o\);

-- Location: IOOBUF_X0_Y21_N23
\DRAM_DQ[14]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "true")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => \DRAM_DQ[14]~output_o\);

-- Location: IOOBUF_X0_Y24_N23
\DRAM_DQ[15]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "true")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => \DRAM_DQ[15]~output_o\);

-- Location: IOOBUF_X0_Y45_N16
\DRAM_DQ[16]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "true")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => \DRAM_DQ[16]~output_o\);

-- Location: IOOBUF_X0_Y48_N9
\DRAM_DQ[17]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "true")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => \DRAM_DQ[17]~output_o\);

-- Location: IOOBUF_X0_Y43_N16
\DRAM_DQ[18]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "true")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => \DRAM_DQ[18]~output_o\);

-- Location: IOOBUF_X0_Y46_N23
\DRAM_DQ[19]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "true")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => \DRAM_DQ[19]~output_o\);

-- Location: IOOBUF_X0_Y46_N16
\DRAM_DQ[20]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "true")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => \DRAM_DQ[20]~output_o\);

-- Location: IOOBUF_X0_Y52_N23
\DRAM_DQ[21]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "true")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => \DRAM_DQ[21]~output_o\);

-- Location: IOOBUF_X0_Y45_N23
\DRAM_DQ[22]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "true")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => \DRAM_DQ[22]~output_o\);

-- Location: IOOBUF_X0_Y47_N16
\DRAM_DQ[23]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "true")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => \DRAM_DQ[23]~output_o\);

-- Location: IOOBUF_X0_Y24_N2
\DRAM_DQ[24]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "true")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => \DRAM_DQ[24]~output_o\);

-- Location: IOOBUF_X0_Y35_N16
\DRAM_DQ[25]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "true")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => \DRAM_DQ[25]~output_o\);

-- Location: IOOBUF_X0_Y35_N9
\DRAM_DQ[26]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "true")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => \DRAM_DQ[26]~output_o\);

-- Location: IOOBUF_X0_Y35_N2
\DRAM_DQ[27]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "true")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => \DRAM_DQ[27]~output_o\);

-- Location: IOOBUF_X0_Y34_N23
\DRAM_DQ[28]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "true")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => \DRAM_DQ[28]~output_o\);

-- Location: IOOBUF_X0_Y32_N16
\DRAM_DQ[29]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "true")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => \DRAM_DQ[29]~output_o\);

-- Location: IOOBUF_X0_Y34_N16
\DRAM_DQ[30]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "true")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => \DRAM_DQ[30]~output_o\);

-- Location: IOOBUF_X0_Y30_N9
\DRAM_DQ[31]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "true")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => \DRAM_DQ[31]~output_o\);

-- Location: IOOBUF_X20_Y0_N23
\FL_DQ[0]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "true")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => \FL_DQ[0]~output_o\);

-- Location: IOOBUF_X29_Y0_N16
\FL_DQ[1]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "true")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => \FL_DQ[1]~output_o\);

-- Location: IOOBUF_X31_Y0_N9
\FL_DQ[2]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "true")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => \FL_DQ[2]~output_o\);

-- Location: IOOBUF_X31_Y0_N2
\FL_DQ[3]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "true")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => \FL_DQ[3]~output_o\);

-- Location: IOOBUF_X35_Y0_N16
\FL_DQ[4]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "true")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => \FL_DQ[4]~output_o\);

-- Location: IOOBUF_X40_Y0_N23
\FL_DQ[5]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "true")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => \FL_DQ[5]~output_o\);

-- Location: IOOBUF_X40_Y0_N16
\FL_DQ[6]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "true")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => \FL_DQ[6]~output_o\);

-- Location: IOOBUF_X33_Y0_N2
\FL_DQ[7]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "true")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => \FL_DQ[7]~output_o\);

-- Location: IOOBUF_X5_Y0_N9
\SRAM_DQ[0]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "true")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => \SRAM_DQ[0]~output_o\);

-- Location: IOOBUF_X1_Y0_N2
\SRAM_DQ[1]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "true")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => \SRAM_DQ[1]~output_o\);

-- Location: IOOBUF_X9_Y0_N23
\SRAM_DQ[2]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "true")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => \SRAM_DQ[2]~output_o\);

-- Location: IOOBUF_X9_Y0_N16
\SRAM_DQ[3]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "true")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => \SRAM_DQ[3]~output_o\);

-- Location: IOOBUF_X7_Y0_N16
\SRAM_DQ[4]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "true")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => \SRAM_DQ[4]~output_o\);

-- Location: IOOBUF_X11_Y0_N23
\SRAM_DQ[5]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "true")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => \SRAM_DQ[5]~output_o\);

-- Location: IOOBUF_X11_Y0_N16
\SRAM_DQ[6]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "true")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => \SRAM_DQ[6]~output_o\);

-- Location: IOOBUF_X20_Y0_N9
\SRAM_DQ[7]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "true")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => \SRAM_DQ[7]~output_o\);

-- Location: IOOBUF_X0_Y21_N16
\SRAM_DQ[8]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "true")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => \SRAM_DQ[8]~output_o\);

-- Location: IOOBUF_X0_Y22_N23
\SRAM_DQ[9]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "true")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => \SRAM_DQ[9]~output_o\);

-- Location: IOOBUF_X0_Y17_N16
\SRAM_DQ[10]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "true")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => \SRAM_DQ[10]~output_o\);

-- Location: IOOBUF_X0_Y16_N16
\SRAM_DQ[11]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "true")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => \SRAM_DQ[11]~output_o\);

-- Location: IOOBUF_X0_Y7_N9
\SRAM_DQ[12]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "true")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => \SRAM_DQ[12]~output_o\);

-- Location: IOOBUF_X3_Y0_N23
\SRAM_DQ[13]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "true")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => \SRAM_DQ[13]~output_o\);

-- Location: IOOBUF_X7_Y0_N23
\SRAM_DQ[14]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "true")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => \SRAM_DQ[14]~output_o\);

-- Location: IOOBUF_X3_Y0_N16
\SRAM_DQ[15]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "true")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => \SRAM_DQ[15]~output_o\);

-- Location: IOOBUF_X0_Y50_N16
\OTG_DATA[0]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "true")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => \OTG_DATA[0]~output_o\);

-- Location: IOOBUF_X0_Y53_N2
\OTG_DATA[1]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "true")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => \OTG_DATA[1]~output_o\);

-- Location: IOOBUF_X0_Y50_N23
\OTG_DATA[2]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "true")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => \OTG_DATA[2]~output_o\);

-- Location: IOOBUF_X0_Y53_N9
\OTG_DATA[3]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "true")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => \OTG_DATA[3]~output_o\);

-- Location: IOOBUF_X0_Y57_N16
\OTG_DATA[4]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "true")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => \OTG_DATA[4]~output_o\);

-- Location: IOOBUF_X0_Y57_N23
\OTG_DATA[5]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "true")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => \OTG_DATA[5]~output_o\);

-- Location: IOOBUF_X0_Y49_N2
\OTG_DATA[6]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "true")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => \OTG_DATA[6]~output_o\);

-- Location: IOOBUF_X0_Y64_N2
\OTG_DATA[7]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "true")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => \OTG_DATA[7]~output_o\);

-- Location: IOOBUF_X0_Y62_N23
\OTG_DATA[8]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "true")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => \OTG_DATA[8]~output_o\);

-- Location: IOOBUF_X0_Y62_N16
\OTG_DATA[9]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "true")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => \OTG_DATA[9]~output_o\);

-- Location: IOOBUF_X0_Y55_N16
\OTG_DATA[10]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "true")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => \OTG_DATA[10]~output_o\);

-- Location: IOOBUF_X0_Y55_N9
\OTG_DATA[11]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "true")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => \OTG_DATA[11]~output_o\);

-- Location: IOOBUF_X0_Y63_N23
\OTG_DATA[12]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "true")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => \OTG_DATA[12]~output_o\);

-- Location: IOOBUF_X0_Y59_N16
\OTG_DATA[13]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "true")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => \OTG_DATA[13]~output_o\);

-- Location: IOOBUF_X0_Y66_N23
\OTG_DATA[14]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "true")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => \OTG_DATA[14]~output_o\);

-- Location: IOOBUF_X0_Y63_N16
\OTG_DATA[15]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "true")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => \OTG_DATA[15]~output_o\);

-- Location: IOOBUF_X5_Y73_N23
\OTG_FSPEED~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "true")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => \OTG_FSPEED~output_o\);

-- Location: IOOBUF_X27_Y73_N23
\OTG_LSPEED~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "true")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => \OTG_LSPEED~output_o\);

-- Location: IOOBUF_X0_Y52_N16
\LCD_DATA[0]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "true")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => \LCD_DATA[0]~output_o\);

-- Location: IOOBUF_X0_Y44_N9
\LCD_DATA[1]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "true")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => \LCD_DATA[1]~output_o\);

-- Location: IOOBUF_X0_Y44_N2
\LCD_DATA[2]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "true")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => \LCD_DATA[2]~output_o\);

-- Location: IOOBUF_X0_Y49_N9
\LCD_DATA[3]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "true")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => \LCD_DATA[3]~output_o\);

-- Location: IOOBUF_X0_Y54_N9
\LCD_DATA[4]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "true")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => \LCD_DATA[4]~output_o\);

-- Location: IOOBUF_X0_Y55_N23
\LCD_DATA[5]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "true")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => \LCD_DATA[5]~output_o\);

-- Location: IOOBUF_X0_Y51_N16
\LCD_DATA[6]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "true")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => \LCD_DATA[6]~output_o\);

-- Location: IOOBUF_X0_Y47_N2
\LCD_DATA[7]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "true")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => \LCD_DATA[7]~output_o\);

-- Location: IOOBUF_X49_Y0_N23
\SD_DAT[0]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "true")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => \SD_DAT[0]~output_o\);

-- Location: IOOBUF_X42_Y0_N16
\SD_DAT[1]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "true")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => \SD_DAT[1]~output_o\);

-- Location: IOOBUF_X54_Y0_N16
\SD_DAT[2]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "true")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => \SD_DAT[2]~output_o\);

-- Location: IOOBUF_X56_Y0_N23
\SD_DAT[3]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "true")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => \SD_DAT[3]~output_o\);

-- Location: IOOBUF_X56_Y0_N16
\SD_CMD~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "true")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => \SD_CMD~output_o\);

-- Location: IOOBUF_X42_Y0_N23
\SD_CLK~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "true")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => \SD_CLK~output_o\);

-- Location: IOOBUF_X18_Y73_N23
\I2C_SDAT~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "true")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => \I2C_SDAT~output_o\);

-- Location: IOOBUF_X0_Y59_N23
\PS2_DAT~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "true")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => \PS2_DAT~output_o\);

-- Location: IOOBUF_X0_Y67_N16
\PS2_CLK~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "true")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => \PS2_CLK~output_o\);

-- Location: IOOBUF_X0_Y65_N16
\PS2_DAT2~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "true")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => \PS2_DAT2~output_o\);

-- Location: IOOBUF_X0_Y67_N23
\PS2_CLK2~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "true")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => \PS2_CLK2~output_o\);

-- Location: IOOBUF_X102_Y73_N9
\ENET_DATA[0]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "true")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => \ENET_DATA[0]~output_o\);

-- Location: IOOBUF_X115_Y61_N23
\ENET_DATA[1]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "true")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => \ENET_DATA[1]~output_o\);

-- Location: IOOBUF_X115_Y59_N23
\ENET_DATA[2]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "true")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => \ENET_DATA[2]~output_o\);

-- Location: IOOBUF_X58_Y73_N16
\ENET_DATA[3]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "true")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => \ENET_DATA[3]~output_o\);

-- Location: IOOBUF_X115_Y34_N23
\ENET_DATA[4]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "true")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => \ENET_DATA[4]~output_o\);

-- Location: IOOBUF_X115_Y63_N9
\ENET_DATA[5]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "true")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => \ENET_DATA[5]~output_o\);

-- Location: IOOBUF_X115_Y8_N16
\ENET_DATA[6]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "true")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => \ENET_DATA[6]~output_o\);

-- Location: IOOBUF_X87_Y73_N2
\ENET_DATA[7]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "true")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => \ENET_DATA[7]~output_o\);

-- Location: IOOBUF_X62_Y73_N23
\ENET_DATA[8]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "true")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => \ENET_DATA[8]~output_o\);

-- Location: IOOBUF_X115_Y64_N9
\ENET_DATA[9]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "true")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => \ENET_DATA[9]~output_o\);

-- Location: IOOBUF_X62_Y73_N16
\ENET_DATA[10]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "true")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => \ENET_DATA[10]~output_o\);

-- Location: IOOBUF_X115_Y12_N2
\ENET_DATA[11]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "true")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => \ENET_DATA[11]~output_o\);

-- Location: IOOBUF_X115_Y26_N23
\ENET_DATA[12]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "true")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => \ENET_DATA[12]~output_o\);

-- Location: IOOBUF_X98_Y73_N23
\ENET_DATA[13]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "true")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => \ENET_DATA[13]~output_o\);

-- Location: IOOBUF_X115_Y31_N9
\ENET_DATA[14]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "true")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => \ENET_DATA[14]~output_o\);

-- Location: IOOBUF_X113_Y73_N2
\ENET_DATA[15]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "true")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => \ENET_DATA[15]~output_o\);

-- Location: IOOBUF_X0_Y69_N9
\AUD_ADCLRCK~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "true")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => \AUD_ADCLRCK~output_o\);

-- Location: IOOBUF_X0_Y66_N16
\AUD_DACLRCK~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "true")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => \AUD_DACLRCK~output_o\);

-- Location: IOOBUF_X0_Y60_N16
\AUD_BCLK~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "true")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => \AUD_BCLK~output_o\);

-- Location: IOOBUF_X96_Y0_N16
\GPIO[5]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "true")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => \GPIO[5]~output_o\);

-- Location: IOOBUF_X102_Y0_N16
\GPIO[6]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "true")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => \GPIO[6]~output_o\);

-- Location: IOOBUF_X65_Y0_N23
\GPIO[7]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "true")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => \GPIO[7]~output_o\);

-- Location: IOOBUF_X60_Y0_N16
\GPIO[8]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "true")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => \GPIO[8]~output_o\);

-- Location: IOOBUF_X60_Y0_N9
\GPIO[9]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "true")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => \GPIO[9]~output_o\);

-- Location: IOOBUF_X94_Y0_N9
\GPIO[10]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "true")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => \GPIO[10]~output_o\);

-- Location: IOOBUF_X65_Y0_N16
\GPIO[11]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "true")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => \GPIO[11]~output_o\);

-- Location: IOOBUF_X94_Y0_N2
\GPIO[12]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "true")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => \GPIO[12]~output_o\);

-- Location: IOOBUF_X60_Y0_N2
\GPIO[13]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "true")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => \GPIO[13]~output_o\);

-- Location: IOOBUF_X83_Y0_N9
\GPIO[14]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "true")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => \GPIO[14]~output_o\);

-- Location: IOOBUF_X85_Y0_N2
\GPIO[15]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "true")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => \GPIO[15]~output_o\);

-- Location: IOOBUF_X83_Y0_N2
\GPIO[16]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "true")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => \GPIO[16]~output_o\);

-- Location: IOOBUF_X109_Y0_N2
\GPIO[17]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "true")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => \GPIO[17]~output_o\);

-- Location: IOOBUF_X96_Y0_N9
\GPIO[18]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "true")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => \GPIO[18]~output_o\);

-- Location: IOOBUF_X87_Y0_N23
\GPIO[19]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "true")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => \GPIO[19]~output_o\);

-- Location: IOOBUF_X96_Y0_N2
\GPIO[20]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "true")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => \GPIO[20]~output_o\);

-- Location: IOOBUF_X111_Y0_N9
\GPIO[21]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "true")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => \GPIO[21]~output_o\);

-- Location: IOOBUF_X91_Y0_N23
\GPIO[22]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "true")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => \GPIO[22]~output_o\);

-- Location: IOOBUF_X100_Y0_N23
\GPIO[23]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "true")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => \GPIO[23]~output_o\);

-- Location: IOOBUF_X91_Y0_N16
\GPIO[24]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "true")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => \GPIO[24]~output_o\);

-- Location: IOOBUF_X89_Y0_N9
\GPIO[25]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "true")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => \GPIO[25]~output_o\);

-- Location: IOOBUF_X79_Y0_N9
\GPIO[26]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "true")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => \GPIO[26]~output_o\);

-- Location: IOOBUF_X81_Y0_N23
\GPIO[31]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "true")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => \GPIO[31]~output_o\);

-- Location: IOOBUF_X107_Y0_N2
\GPIO[0]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "true")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => \GPIO[0]~output_o\);

-- Location: IOOBUF_X60_Y0_N23
\GPIO[1]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "true")
-- pragma translate_on
PORT MAP (
	i => \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Selector29~1_combout\,
	oe => VCC,
	devoe => ww_devoe,
	o => \GPIO[1]~output_o\);

-- Location: IOOBUF_X109_Y0_N9
\GPIO[2]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "true")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => \GPIO[2]~output_o\);

-- Location: IOOBUF_X96_Y0_N23
\GPIO[3]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "true")
-- pragma translate_on
PORT MAP (
	i => \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|scl~1_combout\,
	oe => VCC,
	devoe => ww_devoe,
	o => \GPIO[3]~output_o\);

-- Location: IOOBUF_X102_Y0_N23
\GPIO[4]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "true")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => \GPIO[4]~output_o\);

-- Location: IOOBUF_X100_Y0_N16
\GPIO[27]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Inst_top_level|INST_CLK_GEN|CLOCK_OUT~q\,
	oe => VCC,
	devoe => ww_devoe,
	o => \GPIO[27]~output_o\);

-- Location: IOOBUF_X79_Y0_N2
\GPIO[28]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Inst_top_level|oLed0~0_combout\,
	oe => VCC,
	devoe => ww_devoe,
	o => \GPIO[28]~output_o\);

-- Location: IOOBUF_X89_Y0_N2
\GPIO[29]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Inst_top_level|FinaloPWM~combout\,
	oe => VCC,
	devoe => ww_devoe,
	o => \GPIO[29]~output_o\);

-- Location: IOOBUF_X85_Y0_N23
\GPIO[30]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Inst_top_level|oLed1~combout\,
	oe => VCC,
	devoe => ww_devoe,
	o => \GPIO[30]~output_o\);

-- Location: IOOBUF_X85_Y0_N16
\GPIO[32]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Inst_top_level|oLed2~0_combout\,
	oe => VCC,
	devoe => ww_devoe,
	o => \GPIO[32]~output_o\);

-- Location: IOOBUF_X113_Y0_N2
\GPIO[33]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "true")
-- pragma translate_on
PORT MAP (
	i => \Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|Selector29~1_combout\,
	oe => VCC,
	devoe => ww_devoe,
	o => \GPIO[33]~output_o\);

-- Location: IOOBUF_X81_Y0_N16
\GPIO[34]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Inst_top_level|oLed3~2_combout\,
	oe => VCC,
	devoe => ww_devoe,
	o => \GPIO[34]~output_o\);

-- Location: IOOBUF_X113_Y0_N9
\GPIO[35]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "true")
-- pragma translate_on
PORT MAP (
	i => \Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|scl~1_combout\,
	oe => VCC,
	devoe => ww_devoe,
	o => \GPIO[35]~output_o\);

-- Location: IOOBUF_X69_Y73_N23
\HEX0[0]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \HEX0[0]~output_o\);

-- Location: IOOBUF_X107_Y73_N23
\HEX0[1]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \HEX0[1]~output_o\);

-- Location: IOOBUF_X67_Y73_N23
\HEX0[2]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \HEX0[2]~output_o\);

-- Location: IOOBUF_X115_Y50_N2
\HEX0[3]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \HEX0[3]~output_o\);

-- Location: IOOBUF_X115_Y54_N16
\HEX0[4]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \HEX0[4]~output_o\);

-- Location: IOOBUF_X115_Y67_N16
\HEX0[5]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \HEX0[5]~output_o\);

-- Location: IOOBUF_X115_Y69_N2
\HEX0[6]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \HEX0[6]~output_o\);

-- Location: IOOBUF_X115_Y41_N2
\HEX1[0]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \HEX1[0]~output_o\);

-- Location: IOOBUF_X115_Y30_N9
\HEX1[1]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \HEX1[1]~output_o\);

-- Location: IOOBUF_X115_Y25_N23
\HEX1[2]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \HEX1[2]~output_o\);

-- Location: IOOBUF_X115_Y30_N2
\HEX1[3]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \HEX1[3]~output_o\);

-- Location: IOOBUF_X115_Y20_N9
\HEX1[4]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \HEX1[4]~output_o\);

-- Location: IOOBUF_X115_Y22_N2
\HEX1[5]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \HEX1[5]~output_o\);

-- Location: IOOBUF_X115_Y28_N9
\HEX1[6]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \HEX1[6]~output_o\);

-- Location: IOOBUF_X115_Y17_N9
\HEX2[0]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \HEX2[0]~output_o\);

-- Location: IOOBUF_X115_Y16_N2
\HEX2[1]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \HEX2[1]~output_o\);

-- Location: IOOBUF_X115_Y19_N9
\HEX2[2]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \HEX2[2]~output_o\);

-- Location: IOOBUF_X115_Y19_N2
\HEX2[3]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \HEX2[3]~output_o\);

-- Location: IOOBUF_X115_Y18_N2
\HEX2[4]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \HEX2[4]~output_o\);

-- Location: IOOBUF_X115_Y20_N2
\HEX2[5]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \HEX2[5]~output_o\);

-- Location: IOOBUF_X115_Y21_N16
\HEX2[6]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \HEX2[6]~output_o\);

-- Location: IOOBUF_X115_Y25_N16
\HEX3[0]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \HEX3[0]~output_o\);

-- Location: IOOBUF_X115_Y29_N2
\HEX3[1]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \HEX3[1]~output_o\);

-- Location: IOOBUF_X100_Y0_N2
\HEX3[2]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \HEX3[2]~output_o\);

-- Location: IOOBUF_X111_Y0_N2
\HEX3[3]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \HEX3[3]~output_o\);

-- Location: IOOBUF_X105_Y0_N23
\HEX3[4]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \HEX3[4]~output_o\);

-- Location: IOOBUF_X105_Y0_N9
\HEX3[5]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \HEX3[5]~output_o\);

-- Location: IOOBUF_X105_Y0_N2
\HEX3[6]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \HEX3[6]~output_o\);

-- Location: IOOBUF_X98_Y0_N23
\HEX4[0]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Inst_top_level|Mux0~0_combout\,
	devoe => ww_devoe,
	o => \HEX4[0]~output_o\);

-- Location: IOOBUF_X107_Y0_N9
\HEX4[1]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \HEX4[1]~output_o\);

-- Location: IOOBUF_X74_Y0_N9
\HEX4[2]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Inst_top_level|Mux0~1_combout\,
	devoe => ww_devoe,
	o => \HEX4[2]~output_o\);

-- Location: IOOBUF_X74_Y0_N2
\HEX4[3]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Inst_top_level|Mux0~0_combout\,
	devoe => ww_devoe,
	o => \HEX4[3]~output_o\);

-- Location: IOOBUF_X83_Y0_N23
\HEX4[4]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Inst_top_level|Mux1~0_combout\,
	devoe => ww_devoe,
	o => \HEX4[4]~output_o\);

-- Location: IOOBUF_X83_Y0_N16
\HEX4[5]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Inst_top_level|Mux0~2_combout\,
	devoe => ww_devoe,
	o => \HEX4[5]~output_o\);

-- Location: IOOBUF_X79_Y0_N23
\HEX4[6]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Inst_top_level|ALT_INV_PWN_module[1]~1_combout\,
	devoe => ww_devoe,
	o => \HEX4[6]~output_o\);

-- Location: IOOBUF_X85_Y0_N9
\HEX5[0]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \HEX5[0]~output_o\);

-- Location: IOOBUF_X87_Y0_N16
\HEX5[1]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \HEX5[1]~output_o\);

-- Location: IOOBUF_X98_Y0_N16
\HEX5[2]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \HEX5[2]~output_o\);

-- Location: IOOBUF_X72_Y0_N2
\HEX5[3]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \HEX5[3]~output_o\);

-- Location: IOOBUF_X72_Y0_N9
\HEX5[4]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \HEX5[4]~output_o\);

-- Location: IOOBUF_X79_Y0_N16
\HEX5[5]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \HEX5[5]~output_o\);

-- Location: IOOBUF_X69_Y0_N2
\HEX5[6]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => \HEX5[6]~output_o\);

-- Location: IOOBUF_X89_Y0_N23
\HEX6[0]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Inst_top_level|Equal2~0_combout\,
	devoe => ww_devoe,
	o => \HEX6[0]~output_o\);

-- Location: IOOBUF_X65_Y0_N2
\HEX6[1]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \HEX6[1]~output_o\);

-- Location: IOOBUF_X65_Y0_N9
\HEX6[2]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Inst_top_level|Equal2~1_combout\,
	devoe => ww_devoe,
	o => \HEX6[2]~output_o\);

-- Location: IOOBUF_X89_Y0_N16
\HEX6[3]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Inst_top_level|Equal2~0_combout\,
	devoe => ww_devoe,
	o => \HEX6[3]~output_o\);

-- Location: IOOBUF_X67_Y0_N16
\HEX6[4]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Inst_top_level|INST_StateMachine|current_state.PWM_mode~q\,
	devoe => ww_devoe,
	o => \HEX6[4]~output_o\);

-- Location: IOOBUF_X67_Y0_N23
\HEX6[5]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Inst_top_level|Mux5~0_combout\,
	devoe => ww_devoe,
	o => \HEX6[5]~output_o\);

-- Location: IOOBUF_X74_Y0_N23
\HEX6[6]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Inst_top_level|INST_StateMachine|ALT_INV_current_state.CLOCK_GEN_MODE~q\,
	devoe => ww_devoe,
	o => \HEX6[6]~output_o\);

-- Location: IOOBUF_X74_Y0_N16
\HEX7[0]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \HEX7[0]~output_o\);

-- Location: IOOBUF_X67_Y0_N9
\HEX7[1]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \HEX7[1]~output_o\);

-- Location: IOOBUF_X62_Y0_N23
\HEX7[2]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \HEX7[2]~output_o\);

-- Location: IOOBUF_X62_Y0_N16
\HEX7[3]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \HEX7[3]~output_o\);

-- Location: IOOBUF_X67_Y0_N2
\HEX7[4]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \HEX7[4]~output_o\);

-- Location: IOOBUF_X69_Y0_N9
\HEX7[5]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \HEX7[5]~output_o\);

-- Location: IOOBUF_X54_Y0_N23
\HEX7[6]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => \HEX7[6]~output_o\);

-- Location: IOOBUF_X107_Y73_N9
\LEDG[0]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \LEDG[0]~output_o\);

-- Location: IOOBUF_X111_Y73_N9
\LEDG[1]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \LEDG[1]~output_o\);

-- Location: IOOBUF_X83_Y73_N2
\LEDG[2]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \LEDG[2]~output_o\);

-- Location: IOOBUF_X85_Y73_N23
\LEDG[3]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \LEDG[3]~output_o\);

-- Location: IOOBUF_X72_Y73_N16
\LEDG[4]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \LEDG[4]~output_o\);

-- Location: IOOBUF_X74_Y73_N16
\LEDG[5]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \LEDG[5]~output_o\);

-- Location: IOOBUF_X72_Y73_N23
\LEDG[6]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \LEDG[6]~output_o\);

-- Location: IOOBUF_X74_Y73_N23
\LEDG[7]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \LEDG[7]~output_o\);

-- Location: IOOBUF_X67_Y73_N16
\LEDG[8]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \LEDG[8]~output_o\);

-- Location: IOOBUF_X69_Y73_N16
\LEDR[0]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Inst_top_level|kp~0_combout\,
	devoe => ww_devoe,
	o => \LEDR[0]~output_o\);

-- Location: IOOBUF_X94_Y73_N2
\LEDR[1]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \LEDR[1]~output_o\);

-- Location: IOOBUF_X94_Y73_N9
\LEDR[2]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \LEDR[2]~output_o\);

-- Location: IOOBUF_X107_Y73_N16
\LEDR[3]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \LEDR[3]~output_o\);

-- Location: IOOBUF_X87_Y73_N16
\LEDR[4]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \LEDR[4]~output_o\);

-- Location: IOOBUF_X87_Y73_N9
\LEDR[5]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \LEDR[5]~output_o\);

-- Location: IOOBUF_X72_Y73_N9
\LEDR[6]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \LEDR[6]~output_o\);

-- Location: IOOBUF_X72_Y73_N2
\LEDR[7]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \LEDR[7]~output_o\);

-- Location: IOOBUF_X69_Y73_N2
\LEDR[8]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \LEDR[8]~output_o\);

-- Location: IOOBUF_X83_Y73_N23
\LEDR[9]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \LEDR[9]~output_o\);

-- Location: IOOBUF_X60_Y73_N23
\LEDR[10]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \LEDR[10]~output_o\);

-- Location: IOOBUF_X65_Y73_N23
\LEDR[11]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \LEDR[11]~output_o\);

-- Location: IOOBUF_X65_Y73_N16
\LEDR[12]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \LEDR[12]~output_o\);

-- Location: IOOBUF_X67_Y73_N9
\LEDR[13]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \LEDR[13]~output_o\);

-- Location: IOOBUF_X58_Y73_N2
\LEDR[14]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \LEDR[14]~output_o\);

-- Location: IOOBUF_X65_Y73_N9
\LEDR[15]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \LEDR[15]~output_o\);

-- Location: IOOBUF_X67_Y73_N2
\LEDR[16]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \LEDR[16]~output_o\);

-- Location: IOOBUF_X60_Y73_N16
\LEDR[17]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \LEDR[17]~output_o\);

-- Location: IOOBUF_X47_Y73_N16
\UART_CTS~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \UART_CTS~output_o\);

-- Location: IOOBUF_X13_Y73_N23
\UART_TXD~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \UART_TXD~output_o\);

-- Location: IOOBUF_X107_Y73_N2
\IRDA_TXD~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \IRDA_TXD~output_o\);

-- Location: IOOBUF_X0_Y34_N2
\DRAM_ADDR[0]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \DRAM_ADDR[0]~output_o\);

-- Location: IOOBUF_X0_Y15_N23
\DRAM_ADDR[1]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \DRAM_ADDR[1]~output_o\);

-- Location: IOOBUF_X0_Y18_N23
\DRAM_ADDR[2]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \DRAM_ADDR[2]~output_o\);

-- Location: IOOBUF_X0_Y42_N2
\DRAM_ADDR[3]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \DRAM_ADDR[3]~output_o\);

-- Location: IOOBUF_X0_Y15_N16
\DRAM_ADDR[4]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \DRAM_ADDR[4]~output_o\);

-- Location: IOOBUF_X0_Y11_N16
\DRAM_ADDR[5]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \DRAM_ADDR[5]~output_o\);

-- Location: IOOBUF_X0_Y12_N23
\DRAM_ADDR[6]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \DRAM_ADDR[6]~output_o\);

-- Location: IOOBUF_X0_Y9_N16
\DRAM_ADDR[7]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \DRAM_ADDR[7]~output_o\);

-- Location: IOOBUF_X0_Y12_N16
\DRAM_ADDR[8]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \DRAM_ADDR[8]~output_o\);

-- Location: IOOBUF_X0_Y13_N9
\DRAM_ADDR[9]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \DRAM_ADDR[9]~output_o\);

-- Location: IOOBUF_X0_Y32_N23
\DRAM_ADDR[10]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \DRAM_ADDR[10]~output_o\);

-- Location: IOOBUF_X0_Y10_N23
\DRAM_ADDR[11]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \DRAM_ADDR[11]~output_o\);

-- Location: IOOBUF_X0_Y11_N23
\DRAM_ADDR[12]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \DRAM_ADDR[12]~output_o\);

-- Location: IOOBUF_X0_Y30_N2
\DRAM_DQM[0]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \DRAM_DQM[0]~output_o\);

-- Location: IOOBUF_X0_Y14_N9
\DRAM_DQM[1]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \DRAM_DQM[1]~output_o\);

-- Location: IOOBUF_X0_Y48_N2
\DRAM_DQM[2]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \DRAM_DQM[2]~output_o\);

-- Location: IOOBUF_X0_Y42_N9
\DRAM_DQM[3]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \DRAM_DQM[3]~output_o\);

-- Location: IOOBUF_X0_Y16_N23
\DRAM_WE_N~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \DRAM_WE_N~output_o\);

-- Location: IOOBUF_X0_Y14_N2
\DRAM_CAS_N~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \DRAM_CAS_N~output_o\);

-- Location: IOOBUF_X0_Y25_N23
\DRAM_RAS_N~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \DRAM_RAS_N~output_o\);

-- Location: IOOBUF_X0_Y33_N23
\DRAM_CS_N~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \DRAM_CS_N~output_o\);

-- Location: IOOBUF_X0_Y18_N16
\DRAM_BA[0]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \DRAM_BA[0]~output_o\);

-- Location: IOOBUF_X0_Y33_N16
\DRAM_BA[1]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \DRAM_BA[1]~output_o\);

-- Location: IOOBUF_X5_Y0_N23
\DRAM_CLK~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \DRAM_CLK~output_o\);

-- Location: IOOBUF_X0_Y10_N16
\DRAM_CKE~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \DRAM_CKE~output_o\);

-- Location: IOOBUF_X54_Y0_N9
\FL_ADDR[0]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \FL_ADDR[0]~output_o\);

-- Location: IOOBUF_X16_Y0_N9
\FL_ADDR[1]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \FL_ADDR[1]~output_o\);

-- Location: IOOBUF_X52_Y0_N9
\FL_ADDR[2]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \FL_ADDR[2]~output_o\);

-- Location: IOOBUF_X56_Y0_N9
\FL_ADDR[3]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \FL_ADDR[3]~output_o\);

-- Location: IOOBUF_X52_Y0_N23
\FL_ADDR[4]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \FL_ADDR[4]~output_o\);

-- Location: IOOBUF_X52_Y0_N2
\FL_ADDR[5]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \FL_ADDR[5]~output_o\);

-- Location: IOOBUF_X52_Y0_N16
\FL_ADDR[6]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \FL_ADDR[6]~output_o\);

-- Location: IOOBUF_X47_Y0_N9
\FL_ADDR[7]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \FL_ADDR[7]~output_o\);

-- Location: IOOBUF_X45_Y0_N16
\FL_ADDR[8]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \FL_ADDR[8]~output_o\);

-- Location: IOOBUF_X38_Y0_N9
\FL_ADDR[9]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \FL_ADDR[9]~output_o\);

-- Location: IOOBUF_X27_Y0_N23
\FL_ADDR[10]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \FL_ADDR[10]~output_o\);

-- Location: IOOBUF_X20_Y0_N2
\FL_ADDR[11]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \FL_ADDR[11]~output_o\);

-- Location: IOOBUF_X18_Y0_N9
\FL_ADDR[12]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \FL_ADDR[12]~output_o\);

-- Location: IOOBUF_X9_Y0_N9
\FL_ADDR[13]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \FL_ADDR[13]~output_o\);

-- Location: IOOBUF_X18_Y0_N23
\FL_ADDR[14]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \FL_ADDR[14]~output_o\);

-- Location: IOOBUF_X7_Y0_N9
\FL_ADDR[15]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \FL_ADDR[15]~output_o\);

-- Location: IOOBUF_X18_Y0_N16
\FL_ADDR[16]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \FL_ADDR[16]~output_o\);

-- Location: IOOBUF_X54_Y0_N2
\FL_ADDR[17]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \FL_ADDR[17]~output_o\);

-- Location: IOOBUF_X45_Y0_N23
\FL_ADDR[18]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \FL_ADDR[18]~output_o\);

-- Location: IOOBUF_X47_Y0_N2
\FL_ADDR[19]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \FL_ADDR[19]~output_o\);

-- Location: IOOBUF_X29_Y0_N23
\FL_ADDR[20]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \FL_ADDR[20]~output_o\);

-- Location: IOOBUF_X13_Y0_N23
\FL_ADDR[21]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \FL_ADDR[21]~output_o\);

-- Location: IOOBUF_X49_Y0_N2
\FL_ADDR[22]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \FL_ADDR[22]~output_o\);

-- Location: IOOBUF_X38_Y0_N2
\FL_WE_N~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \FL_WE_N~output_o\);

-- Location: IOOBUF_X35_Y0_N23
\FL_RST_N~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \FL_RST_N~output_o\);

-- Location: IOOBUF_X18_Y0_N2
\FL_OE_N~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \FL_OE_N~output_o\);

-- Location: IOOBUF_X16_Y0_N23
\FL_CE_N~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \FL_CE_N~output_o\);

-- Location: IOOBUF_X33_Y0_N9
\FL_WP_N~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \FL_WP_N~output_o\);

-- Location: IOOBUF_X16_Y0_N2
\SRAM_ADDR[0]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \SRAM_ADDR[0]~output_o\);

-- Location: IOOBUF_X3_Y0_N2
\SRAM_ADDR[1]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \SRAM_ADDR[1]~output_o\);

-- Location: IOOBUF_X20_Y0_N16
\SRAM_ADDR[2]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \SRAM_ADDR[2]~output_o\);

-- Location: IOOBUF_X9_Y0_N2
\SRAM_ADDR[3]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \SRAM_ADDR[3]~output_o\);

-- Location: IOOBUF_X0_Y4_N9
\SRAM_ADDR[4]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \SRAM_ADDR[4]~output_o\);

-- Location: IOOBUF_X1_Y0_N16
\SRAM_ADDR[5]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \SRAM_ADDR[5]~output_o\);

-- Location: IOOBUF_X0_Y4_N23
\SRAM_ADDR[6]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \SRAM_ADDR[6]~output_o\);

-- Location: IOOBUF_X0_Y5_N16
\SRAM_ADDR[7]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \SRAM_ADDR[7]~output_o\);

-- Location: IOOBUF_X5_Y0_N16
\SRAM_ADDR[8]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \SRAM_ADDR[8]~output_o\);

-- Location: IOOBUF_X0_Y31_N16
\SRAM_ADDR[9]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \SRAM_ADDR[9]~output_o\);

-- Location: IOOBUF_X0_Y6_N2
\SRAM_ADDR[10]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \SRAM_ADDR[10]~output_o\);

-- Location: IOOBUF_X0_Y22_N16
\SRAM_ADDR[11]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \SRAM_ADDR[11]~output_o\);

-- Location: IOOBUF_X0_Y8_N23
\SRAM_ADDR[12]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \SRAM_ADDR[12]~output_o\);

-- Location: IOOBUF_X0_Y23_N23
\SRAM_ADDR[13]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \SRAM_ADDR[13]~output_o\);

-- Location: IOOBUF_X0_Y19_N2
\SRAM_ADDR[14]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \SRAM_ADDR[14]~output_o\);

-- Location: IOOBUF_X27_Y0_N9
\SRAM_ADDR[15]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \SRAM_ADDR[15]~output_o\);

-- Location: IOOBUF_X49_Y0_N9
\SRAM_ADDR[16]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \SRAM_ADDR[16]~output_o\);

-- Location: IOOBUF_X11_Y0_N9
\SRAM_ADDR[17]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \SRAM_ADDR[17]~output_o\);

-- Location: IOOBUF_X11_Y0_N2
\SRAM_ADDR[18]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \SRAM_ADDR[18]~output_o\);

-- Location: IOOBUF_X0_Y20_N16
\SRAM_ADDR[19]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \SRAM_ADDR[19]~output_o\);

-- Location: IOOBUF_X0_Y4_N2
\SRAM_UB_N~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \SRAM_UB_N~output_o\);

-- Location: IOOBUF_X1_Y0_N9
\SRAM_LB_N~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \SRAM_LB_N~output_o\);

-- Location: IOOBUF_X23_Y0_N23
\SRAM_WE_N~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \SRAM_WE_N~output_o\);

-- Location: IOOBUF_X23_Y0_N16
\SRAM_CE_N~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \SRAM_CE_N~output_o\);

-- Location: IOOBUF_X1_Y0_N23
\SRAM_OE_N~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \SRAM_OE_N~output_o\);

-- Location: IOOBUF_X0_Y68_N16
\OTG_ADDR[0]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \OTG_ADDR[0]~output_o\);

-- Location: IOOBUF_X1_Y73_N23
\OTG_ADDR[1]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \OTG_ADDR[1]~output_o\);

-- Location: IOOBUF_X5_Y73_N9
\OTG_CS_N~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \OTG_CS_N~output_o\);

-- Location: IOOBUF_X5_Y73_N2
\OTG_RD_N~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \OTG_RD_N~output_o\);

-- Location: IOOBUF_X7_Y73_N16
\OTG_WR_N~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \OTG_WR_N~output_o\);

-- Location: IOOBUF_X3_Y73_N9
\OTG_RST_N~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \OTG_RST_N~output_o\);

-- Location: IOOBUF_X3_Y73_N23
\OTG_DACK_N[0]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \OTG_DACK_N[0]~output_o\);

-- Location: IOOBUF_X1_Y73_N2
\OTG_DACK_N[1]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \OTG_DACK_N[1]~output_o\);

-- Location: IOOBUF_X0_Y58_N16
\LCD_ON~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \LCD_ON~output_o\);

-- Location: IOOBUF_X0_Y47_N23
\LCD_BLON~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \LCD_BLON~output_o\);

-- Location: IOOBUF_X0_Y44_N23
\LCD_RW~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \LCD_RW~output_o\);

-- Location: IOOBUF_X0_Y52_N2
\LCD_EN~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \LCD_EN~output_o\);

-- Location: IOOBUF_X0_Y44_N16
\LCD_RS~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \LCD_RS~output_o\);

-- Location: IOOBUF_X29_Y73_N9
\I2C_SCLK~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \I2C_SCLK~output_o\);

-- Location: IOOBUF_X47_Y73_N2
\VGA_CLK~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \VGA_CLK~output_o\);

-- Location: IOOBUF_X38_Y73_N16
\VGA_HS~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \VGA_HS~output_o\);

-- Location: IOOBUF_X54_Y73_N2
\VGA_VS~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \VGA_VS~output_o\);

-- Location: IOOBUF_X31_Y73_N9
\VGA_BLANK_N~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \VGA_BLANK_N~output_o\);

-- Location: IOOBUF_X35_Y73_N16
\VGA_SYNC_N~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \VGA_SYNC_N~output_o\);

-- Location: IOOBUF_X33_Y73_N2
\VGA_R[0]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \VGA_R[0]~output_o\);

-- Location: IOOBUF_X31_Y73_N2
\VGA_R[1]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \VGA_R[1]~output_o\);

-- Location: IOOBUF_X35_Y73_N23
\VGA_R[2]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \VGA_R[2]~output_o\);

-- Location: IOOBUF_X33_Y73_N9
\VGA_R[3]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \VGA_R[3]~output_o\);

-- Location: IOOBUF_X20_Y73_N9
\VGA_R[4]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \VGA_R[4]~output_o\);

-- Location: IOOBUF_X40_Y73_N9
\VGA_R[5]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \VGA_R[5]~output_o\);

-- Location: IOOBUF_X11_Y73_N23
\VGA_R[6]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \VGA_R[6]~output_o\);

-- Location: IOOBUF_X20_Y73_N16
\VGA_R[7]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \VGA_R[7]~output_o\);

-- Location: IOOBUF_X11_Y73_N16
\VGA_G[0]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \VGA_G[0]~output_o\);

-- Location: IOOBUF_X25_Y73_N16
\VGA_G[1]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \VGA_G[1]~output_o\);

-- Location: IOOBUF_X11_Y73_N9
\VGA_G[2]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \VGA_G[2]~output_o\);

-- Location: IOOBUF_X25_Y73_N23
\VGA_G[3]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \VGA_G[3]~output_o\);

-- Location: IOOBUF_X16_Y73_N9
\VGA_G[4]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \VGA_G[4]~output_o\);

-- Location: IOOBUF_X16_Y73_N2
\VGA_G[5]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \VGA_G[5]~output_o\);

-- Location: IOOBUF_X20_Y73_N2
\VGA_G[6]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \VGA_G[6]~output_o\);

-- Location: IOOBUF_X23_Y73_N16
\VGA_G[7]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \VGA_G[7]~output_o\);

-- Location: IOOBUF_X38_Y73_N9
\VGA_B[0]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \VGA_B[0]~output_o\);

-- Location: IOOBUF_X38_Y73_N2
\VGA_B[1]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \VGA_B[1]~output_o\);

-- Location: IOOBUF_X23_Y73_N2
\VGA_B[2]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \VGA_B[2]~output_o\);

-- Location: IOOBUF_X42_Y73_N9
\VGA_B[3]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \VGA_B[3]~output_o\);

-- Location: IOOBUF_X42_Y73_N2
\VGA_B[4]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \VGA_B[4]~output_o\);

-- Location: IOOBUF_X52_Y73_N16
\VGA_B[5]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \VGA_B[5]~output_o\);

-- Location: IOOBUF_X23_Y73_N9
\VGA_B[6]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \VGA_B[6]~output_o\);

-- Location: IOOBUF_X52_Y73_N23
\VGA_B[7]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \VGA_B[7]~output_o\);

-- Location: IOOBUF_X98_Y73_N16
\ENET_CMD~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \ENET_CMD~output_o\);

-- Location: IOOBUF_X96_Y73_N16
\ENET_CS_N~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \ENET_CS_N~output_o\);

-- Location: IOOBUF_X115_Y48_N2
\ENET_WR_N~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \ENET_WR_N~output_o\);

-- Location: IOOBUF_X83_Y73_N9
\ENET_RD_N~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \ENET_RD_N~output_o\);

-- Location: IOOBUF_X85_Y73_N2
\ENET_RST_N~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \ENET_RST_N~output_o\);

-- Location: IOOBUF_X58_Y73_N9
\ENET_CLK~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \ENET_CLK~output_o\);

-- Location: IOOBUF_X0_Y68_N9
\AUD_DACDAT~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \AUD_DACDAT~output_o\);

-- Location: IOOBUF_X0_Y61_N23
\AUD_XCK~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \AUD_XCK~output_o\);

-- Location: IOOBUF_X9_Y73_N2
\TD_RESET_N~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \TD_RESET_N~output_o\);

-- Location: LCCOMB_X92_Y5_N0
\Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Add0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Add0~0_combout\ = (\Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|stretch~q\ & (\Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|count\(0) & VCC)) # 
-- (!\Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|stretch~q\ & (\Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|count\(0) $ (VCC)))
-- \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Add0~1\ = CARRY((!\Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|stretch~q\ & \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|count\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001100101000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|stretch~q\,
	datab => \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|count\(0),
	datad => VCC,
	combout => \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Add0~0_combout\,
	cout => \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Add0~1\);

-- Location: LCCOMB_X92_Y5_N2
\Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Add0~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Add0~2_combout\ = (\Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|count\(1) & (!\Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Add0~1\)) # 
-- (!\Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|count\(1) & ((\Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Add0~1\) # (GND)))
-- \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Add0~3\ = CARRY((!\Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Add0~1\) # (!\Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|count\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|count\(1),
	datad => VCC,
	cin => \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Add0~1\,
	combout => \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Add0~2_combout\,
	cout => \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Add0~3\);

-- Location: LCCOMB_X91_Y5_N10
\Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|count~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|count~4_combout\ = (\Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Add0~2_combout\ & (((!\Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Equal0~0_combout\) # 
-- (!\Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Equal0~1_combout\)) # (!\Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|count\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|count\(0),
	datab => \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Equal0~1_combout\,
	datac => \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Equal0~0_combout\,
	datad => \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Add0~2_combout\,
	combout => \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|count~4_combout\);

-- Location: LCCOMB_X90_Y2_N24
\Inst_top_level|INST_LCD_I2C_UsrLogic|Counter[0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_LCD_I2C_UsrLogic|Counter[0]~0_combout\ = \Inst_top_level|INST_LCD_I2C_UsrLogic|Counter\(0) $ (((!\Inst_top_level|INST_LCD_I2C_UsrLogic|State.start~q\ & !\Inst_top_level|INST_LCD_I2C_UsrLogic|Equal0~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010100101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_LCD_I2C_UsrLogic|State.start~q\,
	datac => \Inst_top_level|INST_LCD_I2C_UsrLogic|Counter\(0),
	datad => \Inst_top_level|INST_LCD_I2C_UsrLogic|Equal0~4_combout\,
	combout => \Inst_top_level|INST_LCD_I2C_UsrLogic|Counter[0]~0_combout\);

-- Location: FF_X90_Y2_N25
\Inst_top_level|INST_LCD_I2C_UsrLogic|Counter[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Inst_top_level|INST_LCD_I2C_UsrLogic|Counter[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_top_level|INST_LCD_I2C_UsrLogic|Counter\(0));

-- Location: LCCOMB_X91_Y2_N2
\Inst_top_level|INST_LCD_I2C_UsrLogic|Add0~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_LCD_I2C_UsrLogic|Add0~1_cout\ = CARRY(!\Inst_top_level|INST_LCD_I2C_UsrLogic|Counter\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Inst_top_level|INST_LCD_I2C_UsrLogic|Counter\(0),
	datad => VCC,
	cout => \Inst_top_level|INST_LCD_I2C_UsrLogic|Add0~1_cout\);

-- Location: LCCOMB_X91_Y2_N4
\Inst_top_level|INST_LCD_I2C_UsrLogic|Add0~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_LCD_I2C_UsrLogic|Add0~2_combout\ = (\Inst_top_level|INST_LCD_I2C_UsrLogic|Counter\(1) & (!\Inst_top_level|INST_LCD_I2C_UsrLogic|Add0~1_cout\)) # (!\Inst_top_level|INST_LCD_I2C_UsrLogic|Counter\(1) & 
-- (\Inst_top_level|INST_LCD_I2C_UsrLogic|Add0~1_cout\ & VCC))
-- \Inst_top_level|INST_LCD_I2C_UsrLogic|Add0~3\ = CARRY((\Inst_top_level|INST_LCD_I2C_UsrLogic|Counter\(1) & !\Inst_top_level|INST_LCD_I2C_UsrLogic|Add0~1_cout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Inst_top_level|INST_LCD_I2C_UsrLogic|Counter\(1),
	datad => VCC,
	cin => \Inst_top_level|INST_LCD_I2C_UsrLogic|Add0~1_cout\,
	combout => \Inst_top_level|INST_LCD_I2C_UsrLogic|Add0~2_combout\,
	cout => \Inst_top_level|INST_LCD_I2C_UsrLogic|Add0~3\);

-- Location: LCCOMB_X90_Y2_N18
\Inst_top_level|INST_LCD_I2C_UsrLogic|Counter[1]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_LCD_I2C_UsrLogic|Counter[1]~2_combout\ = !\Inst_top_level|INST_LCD_I2C_UsrLogic|Add0~2_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Inst_top_level|INST_LCD_I2C_UsrLogic|Add0~2_combout\,
	combout => \Inst_top_level|INST_LCD_I2C_UsrLogic|Counter[1]~2_combout\);

-- Location: LCCOMB_X89_Y5_N0
\Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|bit_cnt[0]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|bit_cnt[0]~1_combout\ = !\Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|bit_cnt\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|bit_cnt\(0),
	combout => \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|bit_cnt[0]~1_combout\);

-- Location: LCCOMB_X88_Y6_N8
\Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Add1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Add1~0_combout\ = \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|bit_cnt\(2) $ (((\Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|bit_cnt\(1) & 
-- \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|bit_cnt\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|bit_cnt\(1),
	datac => \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|bit_cnt\(2),
	datad => \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|bit_cnt\(0),
	combout => \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Add1~0_combout\);

-- Location: FF_X89_Y5_N7
\Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|bit_cnt[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Add1~0_combout\,
	clrn => \Inst_top_level|INST_LCD_I2C_UsrLogic|reset~q\,
	sload => VCC,
	ena => \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|bit_cnt[2]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|bit_cnt\(2));

-- Location: LCCOMB_X89_Y5_N26
\Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|state~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|state~13_combout\ = (\Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|bit_cnt\(1) & (\Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|bit_cnt\(2) & 
-- (\Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|state.wr~q\ & \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|bit_cnt\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|bit_cnt\(1),
	datab => \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|bit_cnt\(2),
	datac => \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|state.wr~q\,
	datad => \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|bit_cnt\(0),
	combout => \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|state~13_combout\);

-- Location: LCCOMB_X89_Y6_N12
\Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|data_clk_prev~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|data_clk_prev~feeder_combout\ = \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|data_clk~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|data_clk~q\,
	combout => \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|data_clk_prev~feeder_combout\);

-- Location: FF_X89_Y6_N13
\Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|data_clk_prev\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|data_clk_prev~feeder_combout\,
	ena => \Inst_top_level|INST_LCD_I2C_UsrLogic|reset~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|data_clk_prev~q\);

-- Location: LCCOMB_X89_Y6_N2
\Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|process_1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|process_1~0_combout\ = (\Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|data_clk~q\ & !\Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|data_clk_prev~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|data_clk~q\,
	datad => \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|data_clk_prev~q\,
	combout => \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|process_1~0_combout\);

-- Location: FF_X90_Y5_N5
\Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|state.slv_ack2\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|state~13_combout\,
	clrn => \Inst_top_level|INST_LCD_I2C_UsrLogic|reset~q\,
	sload => VCC,
	ena => \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|process_1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|state.slv_ack2~q\);

-- Location: LCCOMB_X90_Y5_N8
\Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Selector22~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Selector22~0_combout\ = (!\Inst_top_level|INST_LCD_I2C_UsrLogic|enable~q\ & ((\Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|state.mstr_ack~q\) # 
-- (\Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|state.slv_ack2~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010101000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_LCD_I2C_UsrLogic|enable~q\,
	datab => \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|state.mstr_ack~q\,
	datad => \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|state.slv_ack2~q\,
	combout => \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Selector22~0_combout\);

-- Location: FF_X90_Y5_N9
\Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|state.stop\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Selector22~0_combout\,
	clrn => \Inst_top_level|INST_LCD_I2C_UsrLogic|reset~q\,
	ena => \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|process_1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|state.stop~q\);

-- Location: LCCOMB_X90_Y5_N20
\Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Selector17~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Selector17~0_combout\ = (!\Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|state.stop~q\ & ((\Inst_top_level|INST_LCD_I2C_UsrLogic|enable~q\) # 
-- (\Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|state.ready~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_LCD_I2C_UsrLogic|enable~q\,
	datac => \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|state.ready~q\,
	datad => \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|state.stop~q\,
	combout => \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Selector17~0_combout\);

-- Location: FF_X90_Y5_N21
\Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|state.ready\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Selector17~0_combout\,
	clrn => \Inst_top_level|INST_LCD_I2C_UsrLogic|reset~q\,
	ena => \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|process_1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|state.ready~q\);

-- Location: LCCOMB_X90_Y5_N10
\Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Selector18~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Selector18~0_combout\ = (\Inst_top_level|INST_LCD_I2C_UsrLogic|enable~q\ & !\Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|state.ready~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_LCD_I2C_UsrLogic|enable~q\,
	datad => \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|state.ready~q\,
	combout => \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Selector18~0_combout\);

-- Location: FF_X90_Y5_N11
\Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|state.start\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Selector18~0_combout\,
	clrn => \Inst_top_level|INST_LCD_I2C_UsrLogic|reset~q\,
	ena => \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|process_1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|state.start~q\);

-- Location: LCCOMB_X89_Y5_N22
\Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Selector25~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Selector25~0_combout\ = \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|bit_cnt\(1) $ (\Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|bit_cnt\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|bit_cnt\(1),
	datad => \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|bit_cnt\(0),
	combout => \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Selector25~0_combout\);

-- Location: FF_X89_Y5_N31
\Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|bit_cnt[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Selector25~0_combout\,
	clrn => \Inst_top_level|INST_LCD_I2C_UsrLogic|reset~q\,
	sload => VCC,
	ena => \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|bit_cnt[2]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|bit_cnt\(1));

-- Location: LCCOMB_X89_Y6_N28
\Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Equal1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Equal1~0_combout\ = (\Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|bit_cnt\(2) & (\Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|bit_cnt\(1) & 
-- \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|bit_cnt\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|bit_cnt\(2),
	datab => \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|bit_cnt\(1),
	datac => \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|bit_cnt\(0),
	combout => \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Equal1~0_combout\);

-- Location: LCCOMB_X89_Y5_N12
\Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Selector19~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Selector19~0_combout\ = (\Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|state.start~q\) # ((\Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|state.command~q\ & 
-- !\Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Equal1~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|state.start~q\,
	datac => \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|state.command~q\,
	datad => \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Equal1~0_combout\,
	combout => \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Selector19~0_combout\);

-- Location: FF_X89_Y5_N13
\Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|state.command\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Selector19~0_combout\,
	clrn => \Inst_top_level|INST_LCD_I2C_UsrLogic|reset~q\,
	ena => \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|process_1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|state.command~q\);

-- Location: LCCOMB_X89_Y5_N20
\Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|state~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|state~15_combout\ = (\Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|bit_cnt\(1) & (\Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|bit_cnt\(2) & 
-- (\Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|bit_cnt\(0) & \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|state.command~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|bit_cnt\(1),
	datab => \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|bit_cnt\(2),
	datac => \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|bit_cnt\(0),
	datad => \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|state.command~q\,
	combout => \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|state~15_combout\);

-- Location: FF_X89_Y5_N15
\Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|state.slv_ack1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|state~15_combout\,
	clrn => \Inst_top_level|INST_LCD_I2C_UsrLogic|reset~q\,
	sload => VCC,
	ena => \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|process_1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|state.slv_ack1~q\);

-- Location: LCCOMB_X89_Y5_N4
\Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Selector20~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Selector20~1_combout\ = (\Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Selector20~0_combout\) # ((\Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|state.slv_ack1~q\) # 
-- ((\Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|state.wr~q\ & !\Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Equal1~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111011111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Selector20~0_combout\,
	datab => \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|state.slv_ack1~q\,
	datac => \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|state.wr~q\,
	datad => \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Equal1~0_combout\,
	combout => \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Selector20~1_combout\);

-- Location: FF_X89_Y5_N5
\Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|state.wr\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Selector20~1_combout\,
	clrn => \Inst_top_level|INST_LCD_I2C_UsrLogic|reset~q\,
	ena => \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|process_1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|state.wr~q\);

-- Location: LCCOMB_X89_Y6_N20
\Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|bit_cnt[2]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|bit_cnt[2]~0_combout\ = (\Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|process_1~0_combout\ & ((\Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|state.command~q\) # 
-- ((\Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|state.rd~q\) # (\Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|state.wr~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|state.command~q\,
	datab => \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|state.rd~q\,
	datac => \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|state.wr~q\,
	datad => \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|process_1~0_combout\,
	combout => \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|bit_cnt[2]~0_combout\);

-- Location: FF_X89_Y5_N21
\Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|bit_cnt[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|bit_cnt[0]~1_combout\,
	clrn => \Inst_top_level|INST_LCD_I2C_UsrLogic|reset~q\,
	sload => VCC,
	ena => \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|bit_cnt[2]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|bit_cnt\(0));

-- Location: LCCOMB_X89_Y5_N16
\Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|state~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|state~14_combout\ = (\Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|bit_cnt\(1) & (\Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|bit_cnt\(0) & 
-- (\Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|bit_cnt\(2) & \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|state.rd~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|bit_cnt\(1),
	datab => \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|bit_cnt\(0),
	datac => \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|bit_cnt\(2),
	datad => \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|state.rd~q\,
	combout => \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|state~14_combout\);

-- Location: FF_X90_Y5_N27
\Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|state.mstr_ack\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|state~14_combout\,
	clrn => \Inst_top_level|INST_LCD_I2C_UsrLogic|reset~q\,
	sload => VCC,
	ena => \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|process_1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|state.mstr_ack~q\);

-- Location: LCCOMB_X89_Y3_N24
\Inst_top_level|INST_LCD_I2C_UsrLogic|Selector3~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_LCD_I2C_UsrLogic|Selector3~0_combout\ = (\Inst_top_level|INST_LCD_I2C_UsrLogic|State.write~q\) # ((!\Inst_top_level|INST_LCD_I2C_UsrLogic|State.start~q\ & (\Inst_top_level|INST_LCD_I2C_UsrLogic|enable~q\ & 
-- \Inst_top_level|INST_LCD_I2C_UsrLogic|Equal0~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_LCD_I2C_UsrLogic|State.write~q\,
	datab => \Inst_top_level|INST_LCD_I2C_UsrLogic|State.start~q\,
	datac => \Inst_top_level|INST_LCD_I2C_UsrLogic|enable~q\,
	datad => \Inst_top_level|INST_LCD_I2C_UsrLogic|Equal0~4_combout\,
	combout => \Inst_top_level|INST_LCD_I2C_UsrLogic|Selector3~0_combout\);

-- Location: FF_X89_Y3_N25
\Inst_top_level|INST_LCD_I2C_UsrLogic|enable\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Inst_top_level|INST_LCD_I2C_UsrLogic|Selector3~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_top_level|INST_LCD_I2C_UsrLogic|enable~q\);

-- Location: LCCOMB_X89_Y6_N24
\Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Selector21~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Selector21~0_combout\ = (\Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|state.rd~q\ & (((!\Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|bit_cnt\(2)) # 
-- (!\Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|bit_cnt\(1))) # (!\Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|bit_cnt\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|bit_cnt\(0),
	datab => \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|state.rd~q\,
	datac => \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|bit_cnt\(1),
	datad => \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|bit_cnt\(2),
	combout => \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Selector21~0_combout\);

-- Location: LCCOMB_X89_Y6_N30
\Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Selector21~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Selector21~1_combout\ = (\Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Selector21~0_combout\) # ((\Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|state.mstr_ack~q\ & 
-- \Inst_top_level|INST_LCD_I2C_UsrLogic|enable~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|state.mstr_ack~q\,
	datac => \Inst_top_level|INST_LCD_I2C_UsrLogic|enable~q\,
	datad => \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Selector21~0_combout\,
	combout => \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Selector21~1_combout\);

-- Location: FF_X89_Y5_N1
\Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|state.rd\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Selector21~1_combout\,
	clrn => \Inst_top_level|INST_LCD_I2C_UsrLogic|reset~q\,
	sload => VCC,
	ena => \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|process_1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|state.rd~q\);

-- Location: LCCOMB_X89_Y5_N24
\Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Selector0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Selector0~0_combout\ = (!\Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Equal1~0_combout\ & ((\Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|state.rd~q\) # 
-- (\Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|state.wr~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|state.rd~q\,
	datac => \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|state.wr~q\,
	datad => \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Equal1~0_combout\,
	combout => \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Selector0~0_combout\);

-- Location: LCCOMB_X90_Y5_N4
\Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Selector0~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Selector0~1_combout\ = (\Inst_top_level|INST_LCD_I2C_UsrLogic|enable~q\ & ((\Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|state.mstr_ack~q\) # 
-- ((\Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|state.slv_ack2~q\)))) # (!\Inst_top_level|INST_LCD_I2C_UsrLogic|enable~q\ & (!\Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|busy~q\ & 
-- ((\Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|state.mstr_ack~q\) # (\Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|state.slv_ack2~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_LCD_I2C_UsrLogic|enable~q\,
	datab => \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|state.mstr_ack~q\,
	datac => \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|state.slv_ack2~q\,
	datad => \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|busy~q\,
	combout => \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Selector0~1_combout\);

-- Location: LCCOMB_X89_Y5_N14
\Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Selector0~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Selector0~2_combout\ = (\Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|state.start~q\) # ((!\Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|busy~q\ & 
-- ((\Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|state.command~q\) # (\Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|state.slv_ack1~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|state.command~q\,
	datab => \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|state.start~q\,
	datac => \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|state.slv_ack1~q\,
	datad => \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|busy~q\,
	combout => \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Selector0~2_combout\);

-- Location: LCCOMB_X90_Y5_N14
\Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Selector0~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Selector0~3_combout\ = (!\Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Selector18~0_combout\ & (!\Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Selector0~0_combout\ & 
-- (!\Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Selector0~1_combout\ & !\Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Selector0~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Selector18~0_combout\,
	datab => \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Selector0~0_combout\,
	datac => \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Selector0~1_combout\,
	datad => \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Selector0~2_combout\,
	combout => \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Selector0~3_combout\);

-- Location: FF_X90_Y5_N15
\Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|busy\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Selector0~3_combout\,
	clrn => \Inst_top_level|INST_LCD_I2C_UsrLogic|reset~q\,
	ena => \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|process_1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|busy~q\);

-- Location: LCCOMB_X88_Y4_N4
\Inst_top_level|INST_LCD_I2C_UsrLogic|Add1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_LCD_I2C_UsrLogic|Add1~0_combout\ = \Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(0) $ (VCC)
-- \Inst_top_level|INST_LCD_I2C_UsrLogic|Add1~1\ = CARRY(\Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(0),
	datad => VCC,
	combout => \Inst_top_level|INST_LCD_I2C_UsrLogic|Add1~0_combout\,
	cout => \Inst_top_level|INST_LCD_I2C_UsrLogic|Add1~1\);

-- Location: FF_X88_Y4_N5
\Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Inst_top_level|INST_LCD_I2C_UsrLogic|Add1~0_combout\,
	ena => \Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel[7]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(0));

-- Location: LCCOMB_X88_Y4_N6
\Inst_top_level|INST_LCD_I2C_UsrLogic|Add1~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_LCD_I2C_UsrLogic|Add1~2_combout\ = (\Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(1) & (!\Inst_top_level|INST_LCD_I2C_UsrLogic|Add1~1\)) # (!\Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(1) & 
-- ((\Inst_top_level|INST_LCD_I2C_UsrLogic|Add1~1\) # (GND)))
-- \Inst_top_level|INST_LCD_I2C_UsrLogic|Add1~3\ = CARRY((!\Inst_top_level|INST_LCD_I2C_UsrLogic|Add1~1\) # (!\Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(1),
	datad => VCC,
	cin => \Inst_top_level|INST_LCD_I2C_UsrLogic|Add1~1\,
	combout => \Inst_top_level|INST_LCD_I2C_UsrLogic|Add1~2_combout\,
	cout => \Inst_top_level|INST_LCD_I2C_UsrLogic|Add1~3\);

-- Location: FF_X88_Y4_N7
\Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Inst_top_level|INST_LCD_I2C_UsrLogic|Add1~2_combout\,
	ena => \Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel[7]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(1));

-- Location: LCCOMB_X88_Y4_N8
\Inst_top_level|INST_LCD_I2C_UsrLogic|Add1~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_LCD_I2C_UsrLogic|Add1~4_combout\ = (\Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(2) & (\Inst_top_level|INST_LCD_I2C_UsrLogic|Add1~3\ $ (GND))) # (!\Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(2) & 
-- (!\Inst_top_level|INST_LCD_I2C_UsrLogic|Add1~3\ & VCC))
-- \Inst_top_level|INST_LCD_I2C_UsrLogic|Add1~5\ = CARRY((\Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(2) & !\Inst_top_level|INST_LCD_I2C_UsrLogic|Add1~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(2),
	datad => VCC,
	cin => \Inst_top_level|INST_LCD_I2C_UsrLogic|Add1~3\,
	combout => \Inst_top_level|INST_LCD_I2C_UsrLogic|Add1~4_combout\,
	cout => \Inst_top_level|INST_LCD_I2C_UsrLogic|Add1~5\);

-- Location: LCCOMB_X88_Y4_N10
\Inst_top_level|INST_LCD_I2C_UsrLogic|Add1~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_LCD_I2C_UsrLogic|Add1~6_combout\ = (\Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(3) & (!\Inst_top_level|INST_LCD_I2C_UsrLogic|Add1~5\)) # (!\Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(3) & 
-- ((\Inst_top_level|INST_LCD_I2C_UsrLogic|Add1~5\) # (GND)))
-- \Inst_top_level|INST_LCD_I2C_UsrLogic|Add1~7\ = CARRY((!\Inst_top_level|INST_LCD_I2C_UsrLogic|Add1~5\) # (!\Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(3),
	datad => VCC,
	cin => \Inst_top_level|INST_LCD_I2C_UsrLogic|Add1~5\,
	combout => \Inst_top_level|INST_LCD_I2C_UsrLogic|Add1~6_combout\,
	cout => \Inst_top_level|INST_LCD_I2C_UsrLogic|Add1~7\);

-- Location: LCCOMB_X86_Y1_N24
\Inst_top_level|INST_LCD_I2C_UsrLogic|Equal1~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_LCD_I2C_UsrLogic|Equal1~4_combout\ = (!\Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(0) & !\Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(0),
	datad => \Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(1),
	combout => \Inst_top_level|INST_LCD_I2C_UsrLogic|Equal1~4_combout\);

-- Location: LCCOMB_X88_Y4_N12
\Inst_top_level|INST_LCD_I2C_UsrLogic|Add1~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_LCD_I2C_UsrLogic|Add1~8_combout\ = (\Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(4) & (\Inst_top_level|INST_LCD_I2C_UsrLogic|Add1~7\ $ (GND))) # (!\Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(4) & 
-- (!\Inst_top_level|INST_LCD_I2C_UsrLogic|Add1~7\ & VCC))
-- \Inst_top_level|INST_LCD_I2C_UsrLogic|Add1~9\ = CARRY((\Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(4) & !\Inst_top_level|INST_LCD_I2C_UsrLogic|Add1~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(4),
	datad => VCC,
	cin => \Inst_top_level|INST_LCD_I2C_UsrLogic|Add1~7\,
	combout => \Inst_top_level|INST_LCD_I2C_UsrLogic|Add1~8_combout\,
	cout => \Inst_top_level|INST_LCD_I2C_UsrLogic|Add1~9\);

-- Location: LCCOMB_X88_Y4_N14
\Inst_top_level|INST_LCD_I2C_UsrLogic|Add1~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_LCD_I2C_UsrLogic|Add1~10_combout\ = (\Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(5) & (!\Inst_top_level|INST_LCD_I2C_UsrLogic|Add1~9\)) # (!\Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(5) & 
-- ((\Inst_top_level|INST_LCD_I2C_UsrLogic|Add1~9\) # (GND)))
-- \Inst_top_level|INST_LCD_I2C_UsrLogic|Add1~11\ = CARRY((!\Inst_top_level|INST_LCD_I2C_UsrLogic|Add1~9\) # (!\Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(5),
	datad => VCC,
	cin => \Inst_top_level|INST_LCD_I2C_UsrLogic|Add1~9\,
	combout => \Inst_top_level|INST_LCD_I2C_UsrLogic|Add1~10_combout\,
	cout => \Inst_top_level|INST_LCD_I2C_UsrLogic|Add1~11\);

-- Location: FF_X88_Y4_N15
\Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Inst_top_level|INST_LCD_I2C_UsrLogic|Add1~10_combout\,
	ena => \Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel[7]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(5));

-- Location: LCCOMB_X88_Y4_N16
\Inst_top_level|INST_LCD_I2C_UsrLogic|Add1~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_LCD_I2C_UsrLogic|Add1~12_combout\ = (\Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(6) & (\Inst_top_level|INST_LCD_I2C_UsrLogic|Add1~11\ $ (GND))) # (!\Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(6) & 
-- (!\Inst_top_level|INST_LCD_I2C_UsrLogic|Add1~11\ & VCC))
-- \Inst_top_level|INST_LCD_I2C_UsrLogic|Add1~13\ = CARRY((\Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(6) & !\Inst_top_level|INST_LCD_I2C_UsrLogic|Add1~11\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(6),
	datad => VCC,
	cin => \Inst_top_level|INST_LCD_I2C_UsrLogic|Add1~11\,
	combout => \Inst_top_level|INST_LCD_I2C_UsrLogic|Add1~12_combout\,
	cout => \Inst_top_level|INST_LCD_I2C_UsrLogic|Add1~13\);

-- Location: FF_X88_Y4_N17
\Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Inst_top_level|INST_LCD_I2C_UsrLogic|Add1~12_combout\,
	ena => \Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel[7]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(6));

-- Location: FF_X88_Y4_N9
\Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Inst_top_level|INST_LCD_I2C_UsrLogic|Add1~4_combout\,
	ena => \Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel[7]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(2));

-- Location: LCCOMB_X88_Y2_N24
\Inst_top_level|INST_LCD_I2C_UsrLogic|Equal1~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_LCD_I2C_UsrLogic|Equal1~6_combout\ = (!\Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(3) & (\Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(5) & (!\Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(6) & 
-- \Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(3),
	datab => \Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(5),
	datac => \Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(6),
	datad => \Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(2),
	combout => \Inst_top_level|INST_LCD_I2C_UsrLogic|Equal1~6_combout\);

-- Location: LCCOMB_X88_Y2_N0
\Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel~3_combout\ = \Inst_top_level|INST_LCD_I2C_UsrLogic|Add1~6_combout\ $ (((\Inst_top_level|INST_LCD_I2C_UsrLogic|Equal1~5_combout\ & (\Inst_top_level|INST_LCD_I2C_UsrLogic|Equal1~4_combout\ & 
-- \Inst_top_level|INST_LCD_I2C_UsrLogic|Equal1~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_LCD_I2C_UsrLogic|Equal1~5_combout\,
	datab => \Inst_top_level|INST_LCD_I2C_UsrLogic|Add1~6_combout\,
	datac => \Inst_top_level|INST_LCD_I2C_UsrLogic|Equal1~4_combout\,
	datad => \Inst_top_level|INST_LCD_I2C_UsrLogic|Equal1~6_combout\,
	combout => \Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel~3_combout\);

-- Location: FF_X88_Y2_N1
\Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel~3_combout\,
	ena => \Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel[7]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(3));

-- Location: LCCOMB_X88_Y2_N30
\Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel~2_combout\ = (\Inst_top_level|INST_LCD_I2C_UsrLogic|Add1~8_combout\ & (((!\Inst_top_level|INST_LCD_I2C_UsrLogic|Equal1~6_combout\) # (!\Inst_top_level|INST_LCD_I2C_UsrLogic|Equal1~4_combout\)) # 
-- (!\Inst_top_level|INST_LCD_I2C_UsrLogic|Equal1~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_LCD_I2C_UsrLogic|Equal1~5_combout\,
	datab => \Inst_top_level|INST_LCD_I2C_UsrLogic|Add1~8_combout\,
	datac => \Inst_top_level|INST_LCD_I2C_UsrLogic|Equal1~4_combout\,
	datad => \Inst_top_level|INST_LCD_I2C_UsrLogic|Equal1~6_combout\,
	combout => \Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel~2_combout\);

-- Location: FF_X88_Y2_N31
\Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel~2_combout\,
	ena => \Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel[7]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(4));

-- Location: LCCOMB_X88_Y4_N18
\Inst_top_level|INST_LCD_I2C_UsrLogic|Add1~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_LCD_I2C_UsrLogic|Add1~14_combout\ = \Inst_top_level|INST_LCD_I2C_UsrLogic|Add1~13\ $ (\Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(7))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(7),
	cin => \Inst_top_level|INST_LCD_I2C_UsrLogic|Add1~13\,
	combout => \Inst_top_level|INST_LCD_I2C_UsrLogic|Add1~14_combout\);

-- Location: LCCOMB_X88_Y2_N4
\Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel~1_combout\ = (\Inst_top_level|INST_LCD_I2C_UsrLogic|Add1~14_combout\ & (((!\Inst_top_level|INST_LCD_I2C_UsrLogic|Equal1~6_combout\) # (!\Inst_top_level|INST_LCD_I2C_UsrLogic|Equal1~4_combout\)) # 
-- (!\Inst_top_level|INST_LCD_I2C_UsrLogic|Equal1~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_LCD_I2C_UsrLogic|Equal1~5_combout\,
	datab => \Inst_top_level|INST_LCD_I2C_UsrLogic|Equal1~4_combout\,
	datac => \Inst_top_level|INST_LCD_I2C_UsrLogic|Add1~14_combout\,
	datad => \Inst_top_level|INST_LCD_I2C_UsrLogic|Equal1~6_combout\,
	combout => \Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel~1_combout\);

-- Location: FF_X88_Y2_N5
\Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel~1_combout\,
	ena => \Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel[7]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(7));

-- Location: LCCOMB_X87_Y5_N6
\Inst_top_level|INST_LCD_I2C_UsrLogic|Equal1~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_LCD_I2C_UsrLogic|Equal1~5_combout\ = (\Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(4) & \Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(7))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(4),
	datad => \Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(7),
	combout => \Inst_top_level|INST_LCD_I2C_UsrLogic|Equal1~5_combout\);

-- Location: LCCOMB_X88_Y2_N6
\Inst_top_level|INST_LCD_I2C_UsrLogic|Equal1~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_LCD_I2C_UsrLogic|Equal1~7_combout\ = (!\Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(0) & (!\Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(1) & (\Inst_top_level|INST_LCD_I2C_UsrLogic|Equal1~5_combout\ & 
-- \Inst_top_level|INST_LCD_I2C_UsrLogic|Equal1~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(0),
	datab => \Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(1),
	datac => \Inst_top_level|INST_LCD_I2C_UsrLogic|Equal1~5_combout\,
	datad => \Inst_top_level|INST_LCD_I2C_UsrLogic|Equal1~6_combout\,
	combout => \Inst_top_level|INST_LCD_I2C_UsrLogic|Equal1~7_combout\);

-- Location: LCCOMB_X89_Y2_N20
\Inst_top_level|INST_LCD_I2C_UsrLogic|regBusy~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_LCD_I2C_UsrLogic|regBusy~0_combout\ = !\Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|busy~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|busy~q\,
	combout => \Inst_top_level|INST_LCD_I2C_UsrLogic|regBusy~0_combout\);

-- Location: FF_X89_Y2_N21
\Inst_top_level|INST_LCD_I2C_UsrLogic|regBusy\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Inst_top_level|INST_LCD_I2C_UsrLogic|regBusy~0_combout\,
	ena => \Inst_top_level|INST_LCD_I2C_UsrLogic|State.write~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_top_level|INST_LCD_I2C_UsrLogic|regBusy~q\);

-- Location: LCCOMB_X89_Y2_N4
\Inst_top_level|INST_LCD_I2C_UsrLogic|Selector1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_LCD_I2C_UsrLogic|Selector1~0_combout\ = (\Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|busy~q\ & (\Inst_top_level|INST_LCD_I2C_UsrLogic|Equal1~7_combout\ & \Inst_top_level|INST_LCD_I2C_UsrLogic|regBusy~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|busy~q\,
	datac => \Inst_top_level|INST_LCD_I2C_UsrLogic|Equal1~7_combout\,
	datad => \Inst_top_level|INST_LCD_I2C_UsrLogic|regBusy~q\,
	combout => \Inst_top_level|INST_LCD_I2C_UsrLogic|Selector1~0_combout\);

-- Location: LCCOMB_X89_Y2_N2
\Inst_top_level|INST_LCD_I2C_UsrLogic|Selector1~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_LCD_I2C_UsrLogic|Selector1~1_combout\ = (\Inst_top_level|INST_LCD_I2C_UsrLogic|State.start~q\ & (((\Inst_top_level|INST_LCD_I2C_UsrLogic|State.write~q\ & !\Inst_top_level|INST_LCD_I2C_UsrLogic|Selector1~0_combout\)))) # 
-- (!\Inst_top_level|INST_LCD_I2C_UsrLogic|State.start~q\ & ((\Inst_top_level|INST_LCD_I2C_UsrLogic|Equal0~4_combout\) # ((\Inst_top_level|INST_LCD_I2C_UsrLogic|State.write~q\ & !\Inst_top_level|INST_LCD_I2C_UsrLogic|Selector1~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010011110100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_LCD_I2C_UsrLogic|State.start~q\,
	datab => \Inst_top_level|INST_LCD_I2C_UsrLogic|Equal0~4_combout\,
	datac => \Inst_top_level|INST_LCD_I2C_UsrLogic|State.write~q\,
	datad => \Inst_top_level|INST_LCD_I2C_UsrLogic|Selector1~0_combout\,
	combout => \Inst_top_level|INST_LCD_I2C_UsrLogic|Selector1~1_combout\);

-- Location: FF_X89_Y2_N3
\Inst_top_level|INST_LCD_I2C_UsrLogic|State.write\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Inst_top_level|INST_LCD_I2C_UsrLogic|Selector1~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_top_level|INST_LCD_I2C_UsrLogic|State.write~q\);

-- Location: LCCOMB_X89_Y2_N14
\Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel[7]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel[7]~0_combout\ = (\Inst_top_level|INST_LCD_I2C_UsrLogic|State.write~q\ & (\Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|busy~q\ & \Inst_top_level|INST_LCD_I2C_UsrLogic|regBusy~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Inst_top_level|INST_LCD_I2C_UsrLogic|State.write~q\,
	datac => \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|busy~q\,
	datad => \Inst_top_level|INST_LCD_I2C_UsrLogic|regBusy~q\,
	combout => \Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel[7]~0_combout\);

-- Location: LCCOMB_X85_Y4_N8
\Inst_top_level|INST_StateMachine|counter[1]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_StateMachine|counter[1]~8_combout\ = (\Inst_top_level|INST_StateMachine|counter\(0) & (\Inst_top_level|INST_StateMachine|counter\(1) $ (VCC))) # (!\Inst_top_level|INST_StateMachine|counter\(0) & 
-- (\Inst_top_level|INST_StateMachine|counter\(1) & VCC))
-- \Inst_top_level|INST_StateMachine|counter[1]~9\ = CARRY((\Inst_top_level|INST_StateMachine|counter\(0) & \Inst_top_level|INST_StateMachine|counter\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_StateMachine|counter\(0),
	datab => \Inst_top_level|INST_StateMachine|counter\(1),
	datad => VCC,
	combout => \Inst_top_level|INST_StateMachine|counter[1]~8_combout\,
	cout => \Inst_top_level|INST_StateMachine|counter[1]~9\);

-- Location: LCCOMB_X85_Y4_N24
\Inst_top_level|INST_StateMachine|counter[0]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_StateMachine|counter[0]~7_combout\ = ((\Inst_top_level|INST_StateMachine|Equal0~0_combout\ & \Inst_top_level|INST_StateMachine|Equal0~1_combout\)) # (!\Inst_top_level|INST_StateMachine|counter\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000111110001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_StateMachine|Equal0~0_combout\,
	datab => \Inst_top_level|INST_StateMachine|Equal0~1_combout\,
	datac => \Inst_top_level|INST_StateMachine|counter\(0),
	combout => \Inst_top_level|INST_StateMachine|counter[0]~7_combout\);

-- Location: FF_X85_Y4_N25
\Inst_top_level|INST_StateMachine|counter[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Inst_top_level|INST_StateMachine|counter[0]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_top_level|INST_StateMachine|counter\(0));

-- Location: LCCOMB_X85_Y4_N10
\Inst_top_level|INST_StateMachine|counter[2]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_StateMachine|counter[2]~10_combout\ = (\Inst_top_level|INST_StateMachine|counter\(2) & (!\Inst_top_level|INST_StateMachine|counter[1]~9\)) # (!\Inst_top_level|INST_StateMachine|counter\(2) & 
-- ((\Inst_top_level|INST_StateMachine|counter[1]~9\) # (GND)))
-- \Inst_top_level|INST_StateMachine|counter[2]~11\ = CARRY((!\Inst_top_level|INST_StateMachine|counter[1]~9\) # (!\Inst_top_level|INST_StateMachine|counter\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_StateMachine|counter\(2),
	datad => VCC,
	cin => \Inst_top_level|INST_StateMachine|counter[1]~9\,
	combout => \Inst_top_level|INST_StateMachine|counter[2]~10_combout\,
	cout => \Inst_top_level|INST_StateMachine|counter[2]~11\);

-- Location: FF_X85_Y4_N11
\Inst_top_level|INST_StateMachine|counter[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Inst_top_level|INST_StateMachine|counter[2]~10_combout\,
	ena => \Inst_top_level|INST_StateMachine|Equal0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_top_level|INST_StateMachine|counter\(2));

-- Location: LCCOMB_X85_Y4_N22
\Inst_top_level|INST_StateMachine|Equal0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_StateMachine|Equal0~0_combout\ = (\Inst_top_level|INST_StateMachine|counter\(3) & (\Inst_top_level|INST_StateMachine|counter\(0) & (\Inst_top_level|INST_StateMachine|counter\(1) & \Inst_top_level|INST_StateMachine|counter\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_StateMachine|counter\(3),
	datab => \Inst_top_level|INST_StateMachine|counter\(0),
	datac => \Inst_top_level|INST_StateMachine|counter\(1),
	datad => \Inst_top_level|INST_StateMachine|counter\(2),
	combout => \Inst_top_level|INST_StateMachine|Equal0~0_combout\);

-- Location: LCCOMB_X85_Y4_N30
\Inst_top_level|INST_StateMachine|Equal0~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_StateMachine|Equal0~2_combout\ = (!\Inst_top_level|INST_StateMachine|Equal0~0_combout\) # (!\Inst_top_level|INST_StateMachine|Equal0~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011111100111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Inst_top_level|INST_StateMachine|Equal0~1_combout\,
	datac => \Inst_top_level|INST_StateMachine|Equal0~0_combout\,
	combout => \Inst_top_level|INST_StateMachine|Equal0~2_combout\);

-- Location: FF_X85_Y4_N9
\Inst_top_level|INST_StateMachine|counter[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Inst_top_level|INST_StateMachine|counter[1]~8_combout\,
	ena => \Inst_top_level|INST_StateMachine|Equal0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_top_level|INST_StateMachine|counter\(1));

-- Location: LCCOMB_X85_Y4_N14
\Inst_top_level|INST_StateMachine|counter[4]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_StateMachine|counter[4]~14_combout\ = (\Inst_top_level|INST_StateMachine|counter\(4) & (!\Inst_top_level|INST_StateMachine|counter[3]~13\)) # (!\Inst_top_level|INST_StateMachine|counter\(4) & 
-- ((\Inst_top_level|INST_StateMachine|counter[3]~13\) # (GND)))
-- \Inst_top_level|INST_StateMachine|counter[4]~15\ = CARRY((!\Inst_top_level|INST_StateMachine|counter[3]~13\) # (!\Inst_top_level|INST_StateMachine|counter\(4)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Inst_top_level|INST_StateMachine|counter\(4),
	datad => VCC,
	cin => \Inst_top_level|INST_StateMachine|counter[3]~13\,
	combout => \Inst_top_level|INST_StateMachine|counter[4]~14_combout\,
	cout => \Inst_top_level|INST_StateMachine|counter[4]~15\);

-- Location: FF_X85_Y4_N15
\Inst_top_level|INST_StateMachine|counter[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Inst_top_level|INST_StateMachine|counter[4]~14_combout\,
	ena => \Inst_top_level|INST_StateMachine|Equal0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_top_level|INST_StateMachine|counter\(4));

-- Location: LCCOMB_X85_Y4_N16
\Inst_top_level|INST_StateMachine|counter[5]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_StateMachine|counter[5]~16_combout\ = (\Inst_top_level|INST_StateMachine|counter\(5) & (\Inst_top_level|INST_StateMachine|counter[4]~15\ $ (GND))) # (!\Inst_top_level|INST_StateMachine|counter\(5) & 
-- (!\Inst_top_level|INST_StateMachine|counter[4]~15\ & VCC))
-- \Inst_top_level|INST_StateMachine|counter[5]~17\ = CARRY((\Inst_top_level|INST_StateMachine|counter\(5) & !\Inst_top_level|INST_StateMachine|counter[4]~15\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Inst_top_level|INST_StateMachine|counter\(5),
	datad => VCC,
	cin => \Inst_top_level|INST_StateMachine|counter[4]~15\,
	combout => \Inst_top_level|INST_StateMachine|counter[5]~16_combout\,
	cout => \Inst_top_level|INST_StateMachine|counter[5]~17\);

-- Location: FF_X85_Y4_N17
\Inst_top_level|INST_StateMachine|counter[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Inst_top_level|INST_StateMachine|counter[5]~16_combout\,
	ena => \Inst_top_level|INST_StateMachine|Equal0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_top_level|INST_StateMachine|counter\(5));

-- Location: FF_X85_Y4_N19
\Inst_top_level|INST_StateMachine|counter[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Inst_top_level|INST_StateMachine|counter[6]~18_combout\,
	ena => \Inst_top_level|INST_StateMachine|Equal0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_top_level|INST_StateMachine|counter\(6));

-- Location: LCCOMB_X85_Y4_N28
\Inst_top_level|INST_StateMachine|Equal0~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_StateMachine|Equal0~1_combout\ = (\Inst_top_level|INST_StateMachine|counter\(7) & (\Inst_top_level|INST_StateMachine|counter\(5) & (\Inst_top_level|INST_StateMachine|counter\(4) & \Inst_top_level|INST_StateMachine|counter\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_StateMachine|counter\(7),
	datab => \Inst_top_level|INST_StateMachine|counter\(5),
	datac => \Inst_top_level|INST_StateMachine|counter\(4),
	datad => \Inst_top_level|INST_StateMachine|counter\(6),
	combout => \Inst_top_level|INST_StateMachine|Equal0~1_combout\);

-- Location: LCCOMB_X67_Y10_N14
\Inst_top_level|Add0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|Add0~0_combout\ = \Inst_top_level|cnt_5MS\(0) $ (VCC)
-- \Inst_top_level|Add0~1\ = CARRY(\Inst_top_level|cnt_5MS\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Inst_top_level|cnt_5MS\(0),
	datad => VCC,
	combout => \Inst_top_level|Add0~0_combout\,
	cout => \Inst_top_level|Add0~1\);

-- Location: LCCOMB_X66_Y11_N14
\Inst_top_level|Inst_clk_Reset_Delay|Cont[1]~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|Inst_clk_Reset_Delay|Cont[1]~19_combout\ = (\Inst_top_level|Inst_clk_Reset_Delay|Cont\(0) & (\Inst_top_level|Inst_clk_Reset_Delay|Cont\(1) $ (VCC))) # (!\Inst_top_level|Inst_clk_Reset_Delay|Cont\(0) & 
-- (\Inst_top_level|Inst_clk_Reset_Delay|Cont\(1) & VCC))
-- \Inst_top_level|Inst_clk_Reset_Delay|Cont[1]~20\ = CARRY((\Inst_top_level|Inst_clk_Reset_Delay|Cont\(0) & \Inst_top_level|Inst_clk_Reset_Delay|Cont\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|Inst_clk_Reset_Delay|Cont\(0),
	datab => \Inst_top_level|Inst_clk_Reset_Delay|Cont\(1),
	datad => VCC,
	combout => \Inst_top_level|Inst_clk_Reset_Delay|Cont[1]~19_combout\,
	cout => \Inst_top_level|Inst_clk_Reset_Delay|Cont[1]~20\);

-- Location: FF_X66_Y11_N15
\Inst_top_level|Inst_clk_Reset_Delay|Cont[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Inst_top_level|Inst_clk_Reset_Delay|Cont[1]~19_combout\,
	ena => \Inst_top_level|Inst_clk_Reset_Delay|Equal0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_top_level|Inst_clk_Reset_Delay|Cont\(1));

-- Location: LCCOMB_X66_Y11_N16
\Inst_top_level|Inst_clk_Reset_Delay|Cont[2]~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|Inst_clk_Reset_Delay|Cont[2]~21_combout\ = (\Inst_top_level|Inst_clk_Reset_Delay|Cont\(2) & (!\Inst_top_level|Inst_clk_Reset_Delay|Cont[1]~20\)) # (!\Inst_top_level|Inst_clk_Reset_Delay|Cont\(2) & 
-- ((\Inst_top_level|Inst_clk_Reset_Delay|Cont[1]~20\) # (GND)))
-- \Inst_top_level|Inst_clk_Reset_Delay|Cont[2]~22\ = CARRY((!\Inst_top_level|Inst_clk_Reset_Delay|Cont[1]~20\) # (!\Inst_top_level|Inst_clk_Reset_Delay|Cont\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Inst_top_level|Inst_clk_Reset_Delay|Cont\(2),
	datad => VCC,
	cin => \Inst_top_level|Inst_clk_Reset_Delay|Cont[1]~20\,
	combout => \Inst_top_level|Inst_clk_Reset_Delay|Cont[2]~21_combout\,
	cout => \Inst_top_level|Inst_clk_Reset_Delay|Cont[2]~22\);

-- Location: FF_X66_Y11_N17
\Inst_top_level|Inst_clk_Reset_Delay|Cont[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Inst_top_level|Inst_clk_Reset_Delay|Cont[2]~21_combout\,
	ena => \Inst_top_level|Inst_clk_Reset_Delay|Equal0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_top_level|Inst_clk_Reset_Delay|Cont\(2));

-- Location: LCCOMB_X66_Y11_N18
\Inst_top_level|Inst_clk_Reset_Delay|Cont[3]~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|Inst_clk_Reset_Delay|Cont[3]~23_combout\ = (\Inst_top_level|Inst_clk_Reset_Delay|Cont\(3) & (\Inst_top_level|Inst_clk_Reset_Delay|Cont[2]~22\ $ (GND))) # (!\Inst_top_level|Inst_clk_Reset_Delay|Cont\(3) & 
-- (!\Inst_top_level|Inst_clk_Reset_Delay|Cont[2]~22\ & VCC))
-- \Inst_top_level|Inst_clk_Reset_Delay|Cont[3]~24\ = CARRY((\Inst_top_level|Inst_clk_Reset_Delay|Cont\(3) & !\Inst_top_level|Inst_clk_Reset_Delay|Cont[2]~22\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Inst_top_level|Inst_clk_Reset_Delay|Cont\(3),
	datad => VCC,
	cin => \Inst_top_level|Inst_clk_Reset_Delay|Cont[2]~22\,
	combout => \Inst_top_level|Inst_clk_Reset_Delay|Cont[3]~23_combout\,
	cout => \Inst_top_level|Inst_clk_Reset_Delay|Cont[3]~24\);

-- Location: FF_X66_Y11_N19
\Inst_top_level|Inst_clk_Reset_Delay|Cont[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Inst_top_level|Inst_clk_Reset_Delay|Cont[3]~23_combout\,
	ena => \Inst_top_level|Inst_clk_Reset_Delay|Equal0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_top_level|Inst_clk_Reset_Delay|Cont\(3));

-- Location: LCCOMB_X66_Y11_N20
\Inst_top_level|Inst_clk_Reset_Delay|Cont[4]~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|Inst_clk_Reset_Delay|Cont[4]~25_combout\ = (\Inst_top_level|Inst_clk_Reset_Delay|Cont\(4) & (!\Inst_top_level|Inst_clk_Reset_Delay|Cont[3]~24\)) # (!\Inst_top_level|Inst_clk_Reset_Delay|Cont\(4) & 
-- ((\Inst_top_level|Inst_clk_Reset_Delay|Cont[3]~24\) # (GND)))
-- \Inst_top_level|Inst_clk_Reset_Delay|Cont[4]~26\ = CARRY((!\Inst_top_level|Inst_clk_Reset_Delay|Cont[3]~24\) # (!\Inst_top_level|Inst_clk_Reset_Delay|Cont\(4)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Inst_top_level|Inst_clk_Reset_Delay|Cont\(4),
	datad => VCC,
	cin => \Inst_top_level|Inst_clk_Reset_Delay|Cont[3]~24\,
	combout => \Inst_top_level|Inst_clk_Reset_Delay|Cont[4]~25_combout\,
	cout => \Inst_top_level|Inst_clk_Reset_Delay|Cont[4]~26\);

-- Location: FF_X66_Y11_N21
\Inst_top_level|Inst_clk_Reset_Delay|Cont[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Inst_top_level|Inst_clk_Reset_Delay|Cont[4]~25_combout\,
	ena => \Inst_top_level|Inst_clk_Reset_Delay|Equal0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_top_level|Inst_clk_Reset_Delay|Cont\(4));

-- Location: LCCOMB_X66_Y11_N22
\Inst_top_level|Inst_clk_Reset_Delay|Cont[5]~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|Inst_clk_Reset_Delay|Cont[5]~27_combout\ = (\Inst_top_level|Inst_clk_Reset_Delay|Cont\(5) & (\Inst_top_level|Inst_clk_Reset_Delay|Cont[4]~26\ $ (GND))) # (!\Inst_top_level|Inst_clk_Reset_Delay|Cont\(5) & 
-- (!\Inst_top_level|Inst_clk_Reset_Delay|Cont[4]~26\ & VCC))
-- \Inst_top_level|Inst_clk_Reset_Delay|Cont[5]~28\ = CARRY((\Inst_top_level|Inst_clk_Reset_Delay|Cont\(5) & !\Inst_top_level|Inst_clk_Reset_Delay|Cont[4]~26\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|Inst_clk_Reset_Delay|Cont\(5),
	datad => VCC,
	cin => \Inst_top_level|Inst_clk_Reset_Delay|Cont[4]~26\,
	combout => \Inst_top_level|Inst_clk_Reset_Delay|Cont[5]~27_combout\,
	cout => \Inst_top_level|Inst_clk_Reset_Delay|Cont[5]~28\);

-- Location: LCCOMB_X66_Y11_N24
\Inst_top_level|Inst_clk_Reset_Delay|Cont[6]~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|Inst_clk_Reset_Delay|Cont[6]~29_combout\ = (\Inst_top_level|Inst_clk_Reset_Delay|Cont\(6) & (!\Inst_top_level|Inst_clk_Reset_Delay|Cont[5]~28\)) # (!\Inst_top_level|Inst_clk_Reset_Delay|Cont\(6) & 
-- ((\Inst_top_level|Inst_clk_Reset_Delay|Cont[5]~28\) # (GND)))
-- \Inst_top_level|Inst_clk_Reset_Delay|Cont[6]~30\ = CARRY((!\Inst_top_level|Inst_clk_Reset_Delay|Cont[5]~28\) # (!\Inst_top_level|Inst_clk_Reset_Delay|Cont\(6)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Inst_top_level|Inst_clk_Reset_Delay|Cont\(6),
	datad => VCC,
	cin => \Inst_top_level|Inst_clk_Reset_Delay|Cont[5]~28\,
	combout => \Inst_top_level|Inst_clk_Reset_Delay|Cont[6]~29_combout\,
	cout => \Inst_top_level|Inst_clk_Reset_Delay|Cont[6]~30\);

-- Location: FF_X66_Y11_N25
\Inst_top_level|Inst_clk_Reset_Delay|Cont[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Inst_top_level|Inst_clk_Reset_Delay|Cont[6]~29_combout\,
	ena => \Inst_top_level|Inst_clk_Reset_Delay|Equal0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_top_level|Inst_clk_Reset_Delay|Cont\(6));

-- Location: LCCOMB_X66_Y11_N26
\Inst_top_level|Inst_clk_Reset_Delay|Cont[7]~31\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|Inst_clk_Reset_Delay|Cont[7]~31_combout\ = (\Inst_top_level|Inst_clk_Reset_Delay|Cont\(7) & (\Inst_top_level|Inst_clk_Reset_Delay|Cont[6]~30\ $ (GND))) # (!\Inst_top_level|Inst_clk_Reset_Delay|Cont\(7) & 
-- (!\Inst_top_level|Inst_clk_Reset_Delay|Cont[6]~30\ & VCC))
-- \Inst_top_level|Inst_clk_Reset_Delay|Cont[7]~32\ = CARRY((\Inst_top_level|Inst_clk_Reset_Delay|Cont\(7) & !\Inst_top_level|Inst_clk_Reset_Delay|Cont[6]~30\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|Inst_clk_Reset_Delay|Cont\(7),
	datad => VCC,
	cin => \Inst_top_level|Inst_clk_Reset_Delay|Cont[6]~30\,
	combout => \Inst_top_level|Inst_clk_Reset_Delay|Cont[7]~31_combout\,
	cout => \Inst_top_level|Inst_clk_Reset_Delay|Cont[7]~32\);

-- Location: LCCOMB_X66_Y11_N28
\Inst_top_level|Inst_clk_Reset_Delay|Cont[8]~33\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|Inst_clk_Reset_Delay|Cont[8]~33_combout\ = (\Inst_top_level|Inst_clk_Reset_Delay|Cont\(8) & (!\Inst_top_level|Inst_clk_Reset_Delay|Cont[7]~32\)) # (!\Inst_top_level|Inst_clk_Reset_Delay|Cont\(8) & 
-- ((\Inst_top_level|Inst_clk_Reset_Delay|Cont[7]~32\) # (GND)))
-- \Inst_top_level|Inst_clk_Reset_Delay|Cont[8]~34\ = CARRY((!\Inst_top_level|Inst_clk_Reset_Delay|Cont[7]~32\) # (!\Inst_top_level|Inst_clk_Reset_Delay|Cont\(8)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Inst_top_level|Inst_clk_Reset_Delay|Cont\(8),
	datad => VCC,
	cin => \Inst_top_level|Inst_clk_Reset_Delay|Cont[7]~32\,
	combout => \Inst_top_level|Inst_clk_Reset_Delay|Cont[8]~33_combout\,
	cout => \Inst_top_level|Inst_clk_Reset_Delay|Cont[8]~34\);

-- Location: FF_X66_Y11_N29
\Inst_top_level|Inst_clk_Reset_Delay|Cont[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Inst_top_level|Inst_clk_Reset_Delay|Cont[8]~33_combout\,
	ena => \Inst_top_level|Inst_clk_Reset_Delay|Equal0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_top_level|Inst_clk_Reset_Delay|Cont\(8));

-- Location: LCCOMB_X66_Y11_N30
\Inst_top_level|Inst_clk_Reset_Delay|Cont[9]~35\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|Inst_clk_Reset_Delay|Cont[9]~35_combout\ = (\Inst_top_level|Inst_clk_Reset_Delay|Cont\(9) & (\Inst_top_level|Inst_clk_Reset_Delay|Cont[8]~34\ $ (GND))) # (!\Inst_top_level|Inst_clk_Reset_Delay|Cont\(9) & 
-- (!\Inst_top_level|Inst_clk_Reset_Delay|Cont[8]~34\ & VCC))
-- \Inst_top_level|Inst_clk_Reset_Delay|Cont[9]~36\ = CARRY((\Inst_top_level|Inst_clk_Reset_Delay|Cont\(9) & !\Inst_top_level|Inst_clk_Reset_Delay|Cont[8]~34\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Inst_top_level|Inst_clk_Reset_Delay|Cont\(9),
	datad => VCC,
	cin => \Inst_top_level|Inst_clk_Reset_Delay|Cont[8]~34\,
	combout => \Inst_top_level|Inst_clk_Reset_Delay|Cont[9]~35_combout\,
	cout => \Inst_top_level|Inst_clk_Reset_Delay|Cont[9]~36\);

-- Location: FF_X66_Y10_N25
\Inst_top_level|Inst_clk_Reset_Delay|Cont[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \Inst_top_level|Inst_clk_Reset_Delay|Cont[9]~35_combout\,
	sload => VCC,
	ena => \Inst_top_level|Inst_clk_Reset_Delay|Equal0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_top_level|Inst_clk_Reset_Delay|Cont\(9));

-- Location: LCCOMB_X66_Y10_N0
\Inst_top_level|Inst_clk_Reset_Delay|Cont[10]~37\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|Inst_clk_Reset_Delay|Cont[10]~37_combout\ = (\Inst_top_level|Inst_clk_Reset_Delay|Cont\(10) & (!\Inst_top_level|Inst_clk_Reset_Delay|Cont[9]~36\)) # (!\Inst_top_level|Inst_clk_Reset_Delay|Cont\(10) & 
-- ((\Inst_top_level|Inst_clk_Reset_Delay|Cont[9]~36\) # (GND)))
-- \Inst_top_level|Inst_clk_Reset_Delay|Cont[10]~38\ = CARRY((!\Inst_top_level|Inst_clk_Reset_Delay|Cont[9]~36\) # (!\Inst_top_level|Inst_clk_Reset_Delay|Cont\(10)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Inst_top_level|Inst_clk_Reset_Delay|Cont\(10),
	datad => VCC,
	cin => \Inst_top_level|Inst_clk_Reset_Delay|Cont[9]~36\,
	combout => \Inst_top_level|Inst_clk_Reset_Delay|Cont[10]~37_combout\,
	cout => \Inst_top_level|Inst_clk_Reset_Delay|Cont[10]~38\);

-- Location: FF_X66_Y10_N1
\Inst_top_level|Inst_clk_Reset_Delay|Cont[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Inst_top_level|Inst_clk_Reset_Delay|Cont[10]~37_combout\,
	ena => \Inst_top_level|Inst_clk_Reset_Delay|Equal0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_top_level|Inst_clk_Reset_Delay|Cont\(10));

-- Location: LCCOMB_X66_Y10_N2
\Inst_top_level|Inst_clk_Reset_Delay|Cont[11]~39\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|Inst_clk_Reset_Delay|Cont[11]~39_combout\ = (\Inst_top_level|Inst_clk_Reset_Delay|Cont\(11) & (\Inst_top_level|Inst_clk_Reset_Delay|Cont[10]~38\ $ (GND))) # (!\Inst_top_level|Inst_clk_Reset_Delay|Cont\(11) & 
-- (!\Inst_top_level|Inst_clk_Reset_Delay|Cont[10]~38\ & VCC))
-- \Inst_top_level|Inst_clk_Reset_Delay|Cont[11]~40\ = CARRY((\Inst_top_level|Inst_clk_Reset_Delay|Cont\(11) & !\Inst_top_level|Inst_clk_Reset_Delay|Cont[10]~38\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Inst_top_level|Inst_clk_Reset_Delay|Cont\(11),
	datad => VCC,
	cin => \Inst_top_level|Inst_clk_Reset_Delay|Cont[10]~38\,
	combout => \Inst_top_level|Inst_clk_Reset_Delay|Cont[11]~39_combout\,
	cout => \Inst_top_level|Inst_clk_Reset_Delay|Cont[11]~40\);

-- Location: FF_X66_Y10_N3
\Inst_top_level|Inst_clk_Reset_Delay|Cont[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Inst_top_level|Inst_clk_Reset_Delay|Cont[11]~39_combout\,
	ena => \Inst_top_level|Inst_clk_Reset_Delay|Equal0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_top_level|Inst_clk_Reset_Delay|Cont\(11));

-- Location: LCCOMB_X66_Y10_N4
\Inst_top_level|Inst_clk_Reset_Delay|Cont[12]~41\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|Inst_clk_Reset_Delay|Cont[12]~41_combout\ = (\Inst_top_level|Inst_clk_Reset_Delay|Cont\(12) & (!\Inst_top_level|Inst_clk_Reset_Delay|Cont[11]~40\)) # (!\Inst_top_level|Inst_clk_Reset_Delay|Cont\(12) & 
-- ((\Inst_top_level|Inst_clk_Reset_Delay|Cont[11]~40\) # (GND)))
-- \Inst_top_level|Inst_clk_Reset_Delay|Cont[12]~42\ = CARRY((!\Inst_top_level|Inst_clk_Reset_Delay|Cont[11]~40\) # (!\Inst_top_level|Inst_clk_Reset_Delay|Cont\(12)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Inst_top_level|Inst_clk_Reset_Delay|Cont\(12),
	datad => VCC,
	cin => \Inst_top_level|Inst_clk_Reset_Delay|Cont[11]~40\,
	combout => \Inst_top_level|Inst_clk_Reset_Delay|Cont[12]~41_combout\,
	cout => \Inst_top_level|Inst_clk_Reset_Delay|Cont[12]~42\);

-- Location: FF_X66_Y10_N5
\Inst_top_level|Inst_clk_Reset_Delay|Cont[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Inst_top_level|Inst_clk_Reset_Delay|Cont[12]~41_combout\,
	ena => \Inst_top_level|Inst_clk_Reset_Delay|Equal0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_top_level|Inst_clk_Reset_Delay|Cont\(12));

-- Location: LCCOMB_X66_Y10_N6
\Inst_top_level|Inst_clk_Reset_Delay|Cont[13]~43\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|Inst_clk_Reset_Delay|Cont[13]~43_combout\ = (\Inst_top_level|Inst_clk_Reset_Delay|Cont\(13) & (\Inst_top_level|Inst_clk_Reset_Delay|Cont[12]~42\ $ (GND))) # (!\Inst_top_level|Inst_clk_Reset_Delay|Cont\(13) & 
-- (!\Inst_top_level|Inst_clk_Reset_Delay|Cont[12]~42\ & VCC))
-- \Inst_top_level|Inst_clk_Reset_Delay|Cont[13]~44\ = CARRY((\Inst_top_level|Inst_clk_Reset_Delay|Cont\(13) & !\Inst_top_level|Inst_clk_Reset_Delay|Cont[12]~42\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|Inst_clk_Reset_Delay|Cont\(13),
	datad => VCC,
	cin => \Inst_top_level|Inst_clk_Reset_Delay|Cont[12]~42\,
	combout => \Inst_top_level|Inst_clk_Reset_Delay|Cont[13]~43_combout\,
	cout => \Inst_top_level|Inst_clk_Reset_Delay|Cont[13]~44\);

-- Location: FF_X66_Y10_N9
\Inst_top_level|Inst_clk_Reset_Delay|Cont[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Inst_top_level|Inst_clk_Reset_Delay|Cont[14]~45_combout\,
	ena => \Inst_top_level|Inst_clk_Reset_Delay|Equal0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_top_level|Inst_clk_Reset_Delay|Cont\(14));

-- Location: FF_X66_Y10_N7
\Inst_top_level|Inst_clk_Reset_Delay|Cont[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Inst_top_level|Inst_clk_Reset_Delay|Cont[13]~43_combout\,
	ena => \Inst_top_level|Inst_clk_Reset_Delay|Equal0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_top_level|Inst_clk_Reset_Delay|Cont\(13));

-- Location: LCCOMB_X66_Y10_N28
\Inst_top_level|Inst_clk_Reset_Delay|Equal0~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|Inst_clk_Reset_Delay|Equal0~5_combout\ = (\Inst_top_level|Inst_clk_Reset_Delay|Cont\(15) & (\Inst_top_level|Inst_clk_Reset_Delay|Cont\(14) & (\Inst_top_level|Inst_clk_Reset_Delay|Cont\(12) & 
-- \Inst_top_level|Inst_clk_Reset_Delay|Cont\(13))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|Inst_clk_Reset_Delay|Cont\(15),
	datab => \Inst_top_level|Inst_clk_Reset_Delay|Cont\(14),
	datac => \Inst_top_level|Inst_clk_Reset_Delay|Cont\(12),
	datad => \Inst_top_level|Inst_clk_Reset_Delay|Cont\(13),
	combout => \Inst_top_level|Inst_clk_Reset_Delay|Equal0~5_combout\);

-- Location: LCCOMB_X66_Y10_N24
\Inst_top_level|Inst_clk_Reset_Delay|Equal0~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|Inst_clk_Reset_Delay|Equal0~4_combout\ = (\Inst_top_level|Inst_clk_Reset_Delay|Cont\(8) & (\Inst_top_level|Inst_clk_Reset_Delay|Cont\(11) & (\Inst_top_level|Inst_clk_Reset_Delay|Cont\(9) & \Inst_top_level|Inst_clk_Reset_Delay|Cont\(10))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|Inst_clk_Reset_Delay|Cont\(8),
	datab => \Inst_top_level|Inst_clk_Reset_Delay|Cont\(11),
	datac => \Inst_top_level|Inst_clk_Reset_Delay|Cont\(9),
	datad => \Inst_top_level|Inst_clk_Reset_Delay|Cont\(10),
	combout => \Inst_top_level|Inst_clk_Reset_Delay|Equal0~4_combout\);

-- Location: FF_X66_Y11_N23
\Inst_top_level|Inst_clk_Reset_Delay|Cont[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Inst_top_level|Inst_clk_Reset_Delay|Cont[5]~27_combout\,
	ena => \Inst_top_level|Inst_clk_Reset_Delay|Equal0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_top_level|Inst_clk_Reset_Delay|Cont\(5));

-- Location: FF_X66_Y11_N27
\Inst_top_level|Inst_clk_Reset_Delay|Cont[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Inst_top_level|Inst_clk_Reset_Delay|Cont[7]~31_combout\,
	ena => \Inst_top_level|Inst_clk_Reset_Delay|Equal0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_top_level|Inst_clk_Reset_Delay|Cont\(7));

-- Location: LCCOMB_X66_Y11_N0
\Inst_top_level|Inst_clk_Reset_Delay|Equal0~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|Inst_clk_Reset_Delay|Equal0~2_combout\ = (\Inst_top_level|Inst_clk_Reset_Delay|Cont\(7) & \Inst_top_level|Inst_clk_Reset_Delay|Cont\(6))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Inst_top_level|Inst_clk_Reset_Delay|Cont\(7),
	datad => \Inst_top_level|Inst_clk_Reset_Delay|Cont\(6),
	combout => \Inst_top_level|Inst_clk_Reset_Delay|Equal0~2_combout\);

-- Location: LCCOMB_X66_Y11_N6
\Inst_top_level|Inst_clk_Reset_Delay|Equal0~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|Inst_clk_Reset_Delay|Equal0~3_combout\ = (\Inst_top_level|Inst_clk_Reset_Delay|Equal0~1_combout\ & (\Inst_top_level|Inst_clk_Reset_Delay|Cont\(4) & (\Inst_top_level|Inst_clk_Reset_Delay|Cont\(5) & 
-- \Inst_top_level|Inst_clk_Reset_Delay|Equal0~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|Inst_clk_Reset_Delay|Equal0~1_combout\,
	datab => \Inst_top_level|Inst_clk_Reset_Delay|Cont\(4),
	datac => \Inst_top_level|Inst_clk_Reset_Delay|Cont\(5),
	datad => \Inst_top_level|Inst_clk_Reset_Delay|Equal0~2_combout\,
	combout => \Inst_top_level|Inst_clk_Reset_Delay|Equal0~3_combout\);

-- Location: LCCOMB_X66_Y10_N22
\Inst_top_level|Inst_clk_Reset_Delay|Equal0~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|Inst_clk_Reset_Delay|Equal0~6_combout\ = (((!\Inst_top_level|Inst_clk_Reset_Delay|Equal0~3_combout\) # (!\Inst_top_level|Inst_clk_Reset_Delay|Equal0~4_combout\)) # (!\Inst_top_level|Inst_clk_Reset_Delay|Equal0~5_combout\)) # 
-- (!\Inst_top_level|Inst_clk_Reset_Delay|Equal0~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|Inst_clk_Reset_Delay|Equal0~0_combout\,
	datab => \Inst_top_level|Inst_clk_Reset_Delay|Equal0~5_combout\,
	datac => \Inst_top_level|Inst_clk_Reset_Delay|Equal0~4_combout\,
	datad => \Inst_top_level|Inst_clk_Reset_Delay|Equal0~3_combout\,
	combout => \Inst_top_level|Inst_clk_Reset_Delay|Equal0~6_combout\);

-- Location: LCCOMB_X66_Y10_N26
\Inst_top_level|Inst_clk_Reset_Delay|oRESET~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|Inst_clk_Reset_Delay|oRESET~feeder_combout\ = \Inst_top_level|Inst_clk_Reset_Delay|Equal0~6_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Inst_top_level|Inst_clk_Reset_Delay|Equal0~6_combout\,
	combout => \Inst_top_level|Inst_clk_Reset_Delay|oRESET~feeder_combout\);

-- Location: FF_X66_Y10_N27
\Inst_top_level|Inst_clk_Reset_Delay|oRESET\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Inst_top_level|Inst_clk_Reset_Delay|oRESET~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_top_level|Inst_clk_Reset_Delay|oRESET~q\);

-- Location: LCCOMB_X62_Y17_N0
\Inst_top_level|Inst_Key0|btn_cntr[0]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|Inst_Key0|btn_cntr[0]~16_combout\ = \Inst_top_level|Inst_Key0|btn_cntr\(0) $ (VCC)
-- \Inst_top_level|Inst_Key0|btn_cntr[0]~17\ = CARRY(\Inst_top_level|Inst_Key0|btn_cntr\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Inst_top_level|Inst_Key0|btn_cntr\(0),
	datad => VCC,
	combout => \Inst_top_level|Inst_Key0|btn_cntr[0]~16_combout\,
	cout => \Inst_top_level|Inst_Key0|btn_cntr[0]~17\);

-- Location: IOIBUF_X107_Y0_N1
\GPIO[0]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => GPIO(0),
	o => \GPIO[0]~input_o\);

-- Location: LCCOMB_X63_Y17_N6
\Inst_top_level|Inst_Key0|btn_cntr[15]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|Inst_Key0|btn_cntr[15]~18_combout\ = (\GPIO[0]~input_o\ $ (!\Inst_top_level|Inst_Key0|btn_reg~q\)) # (!\Inst_top_level|Inst_Key0|Equal0~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \GPIO[0]~input_o\,
	datac => \Inst_top_level|Inst_Key0|btn_reg~q\,
	datad => \Inst_top_level|Inst_Key0|Equal0~4_combout\,
	combout => \Inst_top_level|Inst_Key0|btn_cntr[15]~18_combout\);

-- Location: FF_X62_Y17_N1
\Inst_top_level|Inst_Key0|btn_cntr[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Inst_top_level|Inst_Key0|btn_cntr[0]~16_combout\,
	sclr => \Inst_top_level|Inst_Key0|btn_cntr[15]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_top_level|Inst_Key0|btn_cntr\(0));

-- Location: LCCOMB_X62_Y17_N2
\Inst_top_level|Inst_Key0|btn_cntr[1]~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|Inst_Key0|btn_cntr[1]~19_combout\ = (\Inst_top_level|Inst_Key0|btn_cntr\(1) & (!\Inst_top_level|Inst_Key0|btn_cntr[0]~17\)) # (!\Inst_top_level|Inst_Key0|btn_cntr\(1) & ((\Inst_top_level|Inst_Key0|btn_cntr[0]~17\) # (GND)))
-- \Inst_top_level|Inst_Key0|btn_cntr[1]~20\ = CARRY((!\Inst_top_level|Inst_Key0|btn_cntr[0]~17\) # (!\Inst_top_level|Inst_Key0|btn_cntr\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Inst_top_level|Inst_Key0|btn_cntr\(1),
	datad => VCC,
	cin => \Inst_top_level|Inst_Key0|btn_cntr[0]~17\,
	combout => \Inst_top_level|Inst_Key0|btn_cntr[1]~19_combout\,
	cout => \Inst_top_level|Inst_Key0|btn_cntr[1]~20\);

-- Location: FF_X62_Y17_N3
\Inst_top_level|Inst_Key0|btn_cntr[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Inst_top_level|Inst_Key0|btn_cntr[1]~19_combout\,
	sclr => \Inst_top_level|Inst_Key0|btn_cntr[15]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_top_level|Inst_Key0|btn_cntr\(1));

-- Location: LCCOMB_X62_Y17_N4
\Inst_top_level|Inst_Key0|btn_cntr[2]~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|Inst_Key0|btn_cntr[2]~21_combout\ = (\Inst_top_level|Inst_Key0|btn_cntr\(2) & (\Inst_top_level|Inst_Key0|btn_cntr[1]~20\ $ (GND))) # (!\Inst_top_level|Inst_Key0|btn_cntr\(2) & (!\Inst_top_level|Inst_Key0|btn_cntr[1]~20\ & VCC))
-- \Inst_top_level|Inst_Key0|btn_cntr[2]~22\ = CARRY((\Inst_top_level|Inst_Key0|btn_cntr\(2) & !\Inst_top_level|Inst_Key0|btn_cntr[1]~20\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Inst_top_level|Inst_Key0|btn_cntr\(2),
	datad => VCC,
	cin => \Inst_top_level|Inst_Key0|btn_cntr[1]~20\,
	combout => \Inst_top_level|Inst_Key0|btn_cntr[2]~21_combout\,
	cout => \Inst_top_level|Inst_Key0|btn_cntr[2]~22\);

-- Location: FF_X62_Y17_N5
\Inst_top_level|Inst_Key0|btn_cntr[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Inst_top_level|Inst_Key0|btn_cntr[2]~21_combout\,
	sclr => \Inst_top_level|Inst_Key0|btn_cntr[15]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_top_level|Inst_Key0|btn_cntr\(2));

-- Location: LCCOMB_X62_Y17_N6
\Inst_top_level|Inst_Key0|btn_cntr[3]~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|Inst_Key0|btn_cntr[3]~23_combout\ = (\Inst_top_level|Inst_Key0|btn_cntr\(3) & (!\Inst_top_level|Inst_Key0|btn_cntr[2]~22\)) # (!\Inst_top_level|Inst_Key0|btn_cntr\(3) & ((\Inst_top_level|Inst_Key0|btn_cntr[2]~22\) # (GND)))
-- \Inst_top_level|Inst_Key0|btn_cntr[3]~24\ = CARRY((!\Inst_top_level|Inst_Key0|btn_cntr[2]~22\) # (!\Inst_top_level|Inst_Key0|btn_cntr\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|Inst_Key0|btn_cntr\(3),
	datad => VCC,
	cin => \Inst_top_level|Inst_Key0|btn_cntr[2]~22\,
	combout => \Inst_top_level|Inst_Key0|btn_cntr[3]~23_combout\,
	cout => \Inst_top_level|Inst_Key0|btn_cntr[3]~24\);

-- Location: LCCOMB_X62_Y17_N8
\Inst_top_level|Inst_Key0|btn_cntr[4]~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|Inst_Key0|btn_cntr[4]~25_combout\ = (\Inst_top_level|Inst_Key0|btn_cntr\(4) & (\Inst_top_level|Inst_Key0|btn_cntr[3]~24\ $ (GND))) # (!\Inst_top_level|Inst_Key0|btn_cntr\(4) & (!\Inst_top_level|Inst_Key0|btn_cntr[3]~24\ & VCC))
-- \Inst_top_level|Inst_Key0|btn_cntr[4]~26\ = CARRY((\Inst_top_level|Inst_Key0|btn_cntr\(4) & !\Inst_top_level|Inst_Key0|btn_cntr[3]~24\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Inst_top_level|Inst_Key0|btn_cntr\(4),
	datad => VCC,
	cin => \Inst_top_level|Inst_Key0|btn_cntr[3]~24\,
	combout => \Inst_top_level|Inst_Key0|btn_cntr[4]~25_combout\,
	cout => \Inst_top_level|Inst_Key0|btn_cntr[4]~26\);

-- Location: FF_X62_Y17_N9
\Inst_top_level|Inst_Key0|btn_cntr[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Inst_top_level|Inst_Key0|btn_cntr[4]~25_combout\,
	sclr => \Inst_top_level|Inst_Key0|btn_cntr[15]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_top_level|Inst_Key0|btn_cntr\(4));

-- Location: LCCOMB_X62_Y17_N14
\Inst_top_level|Inst_Key0|btn_cntr[7]~31\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|Inst_Key0|btn_cntr[7]~31_combout\ = (\Inst_top_level|Inst_Key0|btn_cntr\(7) & (!\Inst_top_level|Inst_Key0|btn_cntr[6]~30\)) # (!\Inst_top_level|Inst_Key0|btn_cntr\(7) & ((\Inst_top_level|Inst_Key0|btn_cntr[6]~30\) # (GND)))
-- \Inst_top_level|Inst_Key0|btn_cntr[7]~32\ = CARRY((!\Inst_top_level|Inst_Key0|btn_cntr[6]~30\) # (!\Inst_top_level|Inst_Key0|btn_cntr\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Inst_top_level|Inst_Key0|btn_cntr\(7),
	datad => VCC,
	cin => \Inst_top_level|Inst_Key0|btn_cntr[6]~30\,
	combout => \Inst_top_level|Inst_Key0|btn_cntr[7]~31_combout\,
	cout => \Inst_top_level|Inst_Key0|btn_cntr[7]~32\);

-- Location: FF_X62_Y17_N15
\Inst_top_level|Inst_Key0|btn_cntr[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Inst_top_level|Inst_Key0|btn_cntr[7]~31_combout\,
	sclr => \Inst_top_level|Inst_Key0|btn_cntr[15]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_top_level|Inst_Key0|btn_cntr\(7));

-- Location: LCCOMB_X62_Y17_N16
\Inst_top_level|Inst_Key0|btn_cntr[8]~33\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|Inst_Key0|btn_cntr[8]~33_combout\ = (\Inst_top_level|Inst_Key0|btn_cntr\(8) & (\Inst_top_level|Inst_Key0|btn_cntr[7]~32\ $ (GND))) # (!\Inst_top_level|Inst_Key0|btn_cntr\(8) & (!\Inst_top_level|Inst_Key0|btn_cntr[7]~32\ & VCC))
-- \Inst_top_level|Inst_Key0|btn_cntr[8]~34\ = CARRY((\Inst_top_level|Inst_Key0|btn_cntr\(8) & !\Inst_top_level|Inst_Key0|btn_cntr[7]~32\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Inst_top_level|Inst_Key0|btn_cntr\(8),
	datad => VCC,
	cin => \Inst_top_level|Inst_Key0|btn_cntr[7]~32\,
	combout => \Inst_top_level|Inst_Key0|btn_cntr[8]~33_combout\,
	cout => \Inst_top_level|Inst_Key0|btn_cntr[8]~34\);

-- Location: FF_X62_Y17_N17
\Inst_top_level|Inst_Key0|btn_cntr[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Inst_top_level|Inst_Key0|btn_cntr[8]~33_combout\,
	sclr => \Inst_top_level|Inst_Key0|btn_cntr[15]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_top_level|Inst_Key0|btn_cntr\(8));

-- Location: LCCOMB_X62_Y17_N18
\Inst_top_level|Inst_Key0|btn_cntr[9]~35\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|Inst_Key0|btn_cntr[9]~35_combout\ = (\Inst_top_level|Inst_Key0|btn_cntr\(9) & (!\Inst_top_level|Inst_Key0|btn_cntr[8]~34\)) # (!\Inst_top_level|Inst_Key0|btn_cntr\(9) & ((\Inst_top_level|Inst_Key0|btn_cntr[8]~34\) # (GND)))
-- \Inst_top_level|Inst_Key0|btn_cntr[9]~36\ = CARRY((!\Inst_top_level|Inst_Key0|btn_cntr[8]~34\) # (!\Inst_top_level|Inst_Key0|btn_cntr\(9)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Inst_top_level|Inst_Key0|btn_cntr\(9),
	datad => VCC,
	cin => \Inst_top_level|Inst_Key0|btn_cntr[8]~34\,
	combout => \Inst_top_level|Inst_Key0|btn_cntr[9]~35_combout\,
	cout => \Inst_top_level|Inst_Key0|btn_cntr[9]~36\);

-- Location: FF_X62_Y17_N19
\Inst_top_level|Inst_Key0|btn_cntr[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Inst_top_level|Inst_Key0|btn_cntr[9]~35_combout\,
	sclr => \Inst_top_level|Inst_Key0|btn_cntr[15]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_top_level|Inst_Key0|btn_cntr\(9));

-- Location: LCCOMB_X62_Y17_N20
\Inst_top_level|Inst_Key0|btn_cntr[10]~37\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|Inst_Key0|btn_cntr[10]~37_combout\ = (\Inst_top_level|Inst_Key0|btn_cntr\(10) & (\Inst_top_level|Inst_Key0|btn_cntr[9]~36\ $ (GND))) # (!\Inst_top_level|Inst_Key0|btn_cntr\(10) & (!\Inst_top_level|Inst_Key0|btn_cntr[9]~36\ & VCC))
-- \Inst_top_level|Inst_Key0|btn_cntr[10]~38\ = CARRY((\Inst_top_level|Inst_Key0|btn_cntr\(10) & !\Inst_top_level|Inst_Key0|btn_cntr[9]~36\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Inst_top_level|Inst_Key0|btn_cntr\(10),
	datad => VCC,
	cin => \Inst_top_level|Inst_Key0|btn_cntr[9]~36\,
	combout => \Inst_top_level|Inst_Key0|btn_cntr[10]~37_combout\,
	cout => \Inst_top_level|Inst_Key0|btn_cntr[10]~38\);

-- Location: FF_X62_Y17_N21
\Inst_top_level|Inst_Key0|btn_cntr[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Inst_top_level|Inst_Key0|btn_cntr[10]~37_combout\,
	sclr => \Inst_top_level|Inst_Key0|btn_cntr[15]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_top_level|Inst_Key0|btn_cntr\(10));

-- Location: LCCOMB_X62_Y17_N22
\Inst_top_level|Inst_Key0|btn_cntr[11]~39\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|Inst_Key0|btn_cntr[11]~39_combout\ = (\Inst_top_level|Inst_Key0|btn_cntr\(11) & (!\Inst_top_level|Inst_Key0|btn_cntr[10]~38\)) # (!\Inst_top_level|Inst_Key0|btn_cntr\(11) & ((\Inst_top_level|Inst_Key0|btn_cntr[10]~38\) # (GND)))
-- \Inst_top_level|Inst_Key0|btn_cntr[11]~40\ = CARRY((!\Inst_top_level|Inst_Key0|btn_cntr[10]~38\) # (!\Inst_top_level|Inst_Key0|btn_cntr\(11)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|Inst_Key0|btn_cntr\(11),
	datad => VCC,
	cin => \Inst_top_level|Inst_Key0|btn_cntr[10]~38\,
	combout => \Inst_top_level|Inst_Key0|btn_cntr[11]~39_combout\,
	cout => \Inst_top_level|Inst_Key0|btn_cntr[11]~40\);

-- Location: FF_X62_Y17_N23
\Inst_top_level|Inst_Key0|btn_cntr[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Inst_top_level|Inst_Key0|btn_cntr[11]~39_combout\,
	sclr => \Inst_top_level|Inst_Key0|btn_cntr[15]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_top_level|Inst_Key0|btn_cntr\(11));

-- Location: LCCOMB_X63_Y17_N4
\Inst_top_level|Inst_Key0|Equal0~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|Inst_Key0|Equal0~2_combout\ = (((!\Inst_top_level|Inst_Key0|btn_cntr\(11)) # (!\Inst_top_level|Inst_Key0|btn_cntr\(8))) # (!\Inst_top_level|Inst_Key0|btn_cntr\(9))) # (!\Inst_top_level|Inst_Key0|btn_cntr\(10))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|Inst_Key0|btn_cntr\(10),
	datab => \Inst_top_level|Inst_Key0|btn_cntr\(9),
	datac => \Inst_top_level|Inst_Key0|btn_cntr\(8),
	datad => \Inst_top_level|Inst_Key0|btn_cntr\(11),
	combout => \Inst_top_level|Inst_Key0|Equal0~2_combout\);

-- Location: LCCOMB_X62_Y17_N24
\Inst_top_level|Inst_Key0|btn_cntr[12]~41\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|Inst_Key0|btn_cntr[12]~41_combout\ = (\Inst_top_level|Inst_Key0|btn_cntr\(12) & (\Inst_top_level|Inst_Key0|btn_cntr[11]~40\ $ (GND))) # (!\Inst_top_level|Inst_Key0|btn_cntr\(12) & (!\Inst_top_level|Inst_Key0|btn_cntr[11]~40\ & VCC))
-- \Inst_top_level|Inst_Key0|btn_cntr[12]~42\ = CARRY((\Inst_top_level|Inst_Key0|btn_cntr\(12) & !\Inst_top_level|Inst_Key0|btn_cntr[11]~40\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Inst_top_level|Inst_Key0|btn_cntr\(12),
	datad => VCC,
	cin => \Inst_top_level|Inst_Key0|btn_cntr[11]~40\,
	combout => \Inst_top_level|Inst_Key0|btn_cntr[12]~41_combout\,
	cout => \Inst_top_level|Inst_Key0|btn_cntr[12]~42\);

-- Location: FF_X62_Y17_N25
\Inst_top_level|Inst_Key0|btn_cntr[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Inst_top_level|Inst_Key0|btn_cntr[12]~41_combout\,
	sclr => \Inst_top_level|Inst_Key0|btn_cntr[15]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_top_level|Inst_Key0|btn_cntr\(12));

-- Location: LCCOMB_X62_Y17_N26
\Inst_top_level|Inst_Key0|btn_cntr[13]~43\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|Inst_Key0|btn_cntr[13]~43_combout\ = (\Inst_top_level|Inst_Key0|btn_cntr\(13) & (!\Inst_top_level|Inst_Key0|btn_cntr[12]~42\)) # (!\Inst_top_level|Inst_Key0|btn_cntr\(13) & ((\Inst_top_level|Inst_Key0|btn_cntr[12]~42\) # (GND)))
-- \Inst_top_level|Inst_Key0|btn_cntr[13]~44\ = CARRY((!\Inst_top_level|Inst_Key0|btn_cntr[12]~42\) # (!\Inst_top_level|Inst_Key0|btn_cntr\(13)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|Inst_Key0|btn_cntr\(13),
	datad => VCC,
	cin => \Inst_top_level|Inst_Key0|btn_cntr[12]~42\,
	combout => \Inst_top_level|Inst_Key0|btn_cntr[13]~43_combout\,
	cout => \Inst_top_level|Inst_Key0|btn_cntr[13]~44\);

-- Location: FF_X62_Y17_N27
\Inst_top_level|Inst_Key0|btn_cntr[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Inst_top_level|Inst_Key0|btn_cntr[13]~43_combout\,
	sclr => \Inst_top_level|Inst_Key0|btn_cntr[15]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_top_level|Inst_Key0|btn_cntr\(13));

-- Location: LCCOMB_X62_Y17_N28
\Inst_top_level|Inst_Key0|btn_cntr[14]~45\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|Inst_Key0|btn_cntr[14]~45_combout\ = (\Inst_top_level|Inst_Key0|btn_cntr\(14) & (\Inst_top_level|Inst_Key0|btn_cntr[13]~44\ $ (GND))) # (!\Inst_top_level|Inst_Key0|btn_cntr\(14) & (!\Inst_top_level|Inst_Key0|btn_cntr[13]~44\ & VCC))
-- \Inst_top_level|Inst_Key0|btn_cntr[14]~46\ = CARRY((\Inst_top_level|Inst_Key0|btn_cntr\(14) & !\Inst_top_level|Inst_Key0|btn_cntr[13]~44\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Inst_top_level|Inst_Key0|btn_cntr\(14),
	datad => VCC,
	cin => \Inst_top_level|Inst_Key0|btn_cntr[13]~44\,
	combout => \Inst_top_level|Inst_Key0|btn_cntr[14]~45_combout\,
	cout => \Inst_top_level|Inst_Key0|btn_cntr[14]~46\);

-- Location: FF_X62_Y17_N29
\Inst_top_level|Inst_Key0|btn_cntr[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Inst_top_level|Inst_Key0|btn_cntr[14]~45_combout\,
	sclr => \Inst_top_level|Inst_Key0|btn_cntr[15]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_top_level|Inst_Key0|btn_cntr\(14));

-- Location: LCCOMB_X62_Y17_N30
\Inst_top_level|Inst_Key0|btn_cntr[15]~47\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|Inst_Key0|btn_cntr[15]~47_combout\ = \Inst_top_level|Inst_Key0|btn_cntr\(15) $ (\Inst_top_level|Inst_Key0|btn_cntr[14]~46\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|Inst_Key0|btn_cntr\(15),
	cin => \Inst_top_level|Inst_Key0|btn_cntr[14]~46\,
	combout => \Inst_top_level|Inst_Key0|btn_cntr[15]~47_combout\);

-- Location: FF_X62_Y17_N31
\Inst_top_level|Inst_Key0|btn_cntr[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Inst_top_level|Inst_Key0|btn_cntr[15]~47_combout\,
	sclr => \Inst_top_level|Inst_Key0|btn_cntr[15]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_top_level|Inst_Key0|btn_cntr\(15));

-- Location: LCCOMB_X63_Y17_N14
\Inst_top_level|Inst_Key0|Equal0~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|Inst_Key0|Equal0~3_combout\ = (((!\Inst_top_level|Inst_Key0|btn_cntr\(15)) # (!\Inst_top_level|Inst_Key0|btn_cntr\(13))) # (!\Inst_top_level|Inst_Key0|btn_cntr\(12))) # (!\Inst_top_level|Inst_Key0|btn_cntr\(14))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|Inst_Key0|btn_cntr\(14),
	datab => \Inst_top_level|Inst_Key0|btn_cntr\(12),
	datac => \Inst_top_level|Inst_Key0|btn_cntr\(13),
	datad => \Inst_top_level|Inst_Key0|btn_cntr\(15),
	combout => \Inst_top_level|Inst_Key0|Equal0~3_combout\);

-- Location: FF_X62_Y17_N7
\Inst_top_level|Inst_Key0|btn_cntr[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Inst_top_level|Inst_Key0|btn_cntr[3]~23_combout\,
	sclr => \Inst_top_level|Inst_Key0|btn_cntr[15]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_top_level|Inst_Key0|btn_cntr\(3));

-- Location: LCCOMB_X63_Y17_N24
\Inst_top_level|Inst_Key0|Equal0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|Inst_Key0|Equal0~0_combout\ = (((!\Inst_top_level|Inst_Key0|btn_cntr\(1)) # (!\Inst_top_level|Inst_Key0|btn_cntr\(2))) # (!\Inst_top_level|Inst_Key0|btn_cntr\(3))) # (!\Inst_top_level|Inst_Key0|btn_cntr\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|Inst_Key0|btn_cntr\(0),
	datab => \Inst_top_level|Inst_Key0|btn_cntr\(3),
	datac => \Inst_top_level|Inst_Key0|btn_cntr\(2),
	datad => \Inst_top_level|Inst_Key0|btn_cntr\(1),
	combout => \Inst_top_level|Inst_Key0|Equal0~0_combout\);

-- Location: LCCOMB_X63_Y17_N12
\Inst_top_level|Inst_Key0|Equal0~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|Inst_Key0|Equal0~4_combout\ = (\Inst_top_level|Inst_Key0|Equal0~1_combout\) # ((\Inst_top_level|Inst_Key0|Equal0~2_combout\) # ((\Inst_top_level|Inst_Key0|Equal0~3_combout\) # (\Inst_top_level|Inst_Key0|Equal0~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|Inst_Key0|Equal0~1_combout\,
	datab => \Inst_top_level|Inst_Key0|Equal0~2_combout\,
	datac => \Inst_top_level|Inst_Key0|Equal0~3_combout\,
	datad => \Inst_top_level|Inst_Key0|Equal0~0_combout\,
	combout => \Inst_top_level|Inst_Key0|Equal0~4_combout\);

-- Location: LCCOMB_X65_Y14_N12
\Inst_top_level|Inst_Key0|btn_reg~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|Inst_Key0|btn_reg~0_combout\ = \Inst_top_level|Inst_Key0|btn_reg~q\ $ (!\Inst_top_level|Inst_Key0|Equal0~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Inst_top_level|Inst_Key0|btn_reg~q\,
	datad => \Inst_top_level|Inst_Key0|Equal0~4_combout\,
	combout => \Inst_top_level|Inst_Key0|btn_reg~0_combout\);

-- Location: FF_X65_Y14_N13
\Inst_top_level|Inst_Key0|btn_reg\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Inst_top_level|Inst_Key0|btn_reg~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_top_level|Inst_Key0|btn_reg~q\);

-- Location: LCCOMB_X66_Y10_N20
\Inst_top_level|BIGReset\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|BIGReset~combout\ = (\Inst_top_level|Inst_clk_Reset_Delay|oRESET~q\) # (\Inst_top_level|Inst_Key0|btn_reg~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Inst_top_level|Inst_clk_Reset_Delay|oRESET~q\,
	datad => \Inst_top_level|Inst_Key0|btn_reg~q\,
	combout => \Inst_top_level|BIGReset~combout\);

-- Location: FF_X67_Y10_N15
\Inst_top_level|cnt_5MS[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Inst_top_level|Add0~0_combout\,
	clrn => \Inst_top_level|ALT_INV_BIGReset~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_top_level|cnt_5MS\(0));

-- Location: LCCOMB_X67_Y10_N16
\Inst_top_level|Add0~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|Add0~2_combout\ = (\Inst_top_level|cnt_5MS\(1) & (!\Inst_top_level|Add0~1\)) # (!\Inst_top_level|cnt_5MS\(1) & ((\Inst_top_level|Add0~1\) # (GND)))
-- \Inst_top_level|Add0~3\ = CARRY((!\Inst_top_level|Add0~1\) # (!\Inst_top_level|cnt_5MS\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Inst_top_level|cnt_5MS\(1),
	datad => VCC,
	cin => \Inst_top_level|Add0~1\,
	combout => \Inst_top_level|Add0~2_combout\,
	cout => \Inst_top_level|Add0~3\);

-- Location: FF_X67_Y10_N17
\Inst_top_level|cnt_5MS[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Inst_top_level|Add0~2_combout\,
	clrn => \Inst_top_level|ALT_INV_BIGReset~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_top_level|cnt_5MS\(1));

-- Location: LCCOMB_X67_Y10_N18
\Inst_top_level|Add0~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|Add0~4_combout\ = (\Inst_top_level|cnt_5MS\(2) & (\Inst_top_level|Add0~3\ $ (GND))) # (!\Inst_top_level|cnt_5MS\(2) & (!\Inst_top_level|Add0~3\ & VCC))
-- \Inst_top_level|Add0~5\ = CARRY((\Inst_top_level|cnt_5MS\(2) & !\Inst_top_level|Add0~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Inst_top_level|cnt_5MS\(2),
	datad => VCC,
	cin => \Inst_top_level|Add0~3\,
	combout => \Inst_top_level|Add0~4_combout\,
	cout => \Inst_top_level|Add0~5\);

-- Location: FF_X67_Y10_N19
\Inst_top_level|cnt_5MS[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Inst_top_level|Add0~4_combout\,
	clrn => \Inst_top_level|ALT_INV_BIGReset~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_top_level|cnt_5MS\(2));

-- Location: LCCOMB_X67_Y10_N20
\Inst_top_level|Add0~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|Add0~6_combout\ = (\Inst_top_level|cnt_5MS\(3) & (!\Inst_top_level|Add0~5\)) # (!\Inst_top_level|cnt_5MS\(3) & ((\Inst_top_level|Add0~5\) # (GND)))
-- \Inst_top_level|Add0~7\ = CARRY((!\Inst_top_level|Add0~5\) # (!\Inst_top_level|cnt_5MS\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Inst_top_level|cnt_5MS\(3),
	datad => VCC,
	cin => \Inst_top_level|Add0~5\,
	combout => \Inst_top_level|Add0~6_combout\,
	cout => \Inst_top_level|Add0~7\);

-- Location: FF_X67_Y10_N21
\Inst_top_level|cnt_5MS[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Inst_top_level|Add0~6_combout\,
	clrn => \Inst_top_level|ALT_INV_BIGReset~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_top_level|cnt_5MS\(3));

-- Location: LCCOMB_X67_Y10_N22
\Inst_top_level|Add0~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|Add0~8_combout\ = (\Inst_top_level|cnt_5MS\(4) & (\Inst_top_level|Add0~7\ $ (GND))) # (!\Inst_top_level|cnt_5MS\(4) & (!\Inst_top_level|Add0~7\ & VCC))
-- \Inst_top_level|Add0~9\ = CARRY((\Inst_top_level|cnt_5MS\(4) & !\Inst_top_level|Add0~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|cnt_5MS\(4),
	datad => VCC,
	cin => \Inst_top_level|Add0~7\,
	combout => \Inst_top_level|Add0~8_combout\,
	cout => \Inst_top_level|Add0~9\);

-- Location: LCCOMB_X67_Y10_N24
\Inst_top_level|Add0~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|Add0~10_combout\ = (\Inst_top_level|cnt_5MS\(5) & (!\Inst_top_level|Add0~9\)) # (!\Inst_top_level|cnt_5MS\(5) & ((\Inst_top_level|Add0~9\) # (GND)))
-- \Inst_top_level|Add0~11\ = CARRY((!\Inst_top_level|Add0~9\) # (!\Inst_top_level|cnt_5MS\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Inst_top_level|cnt_5MS\(5),
	datad => VCC,
	cin => \Inst_top_level|Add0~9\,
	combout => \Inst_top_level|Add0~10_combout\,
	cout => \Inst_top_level|Add0~11\);

-- Location: FF_X67_Y10_N25
\Inst_top_level|cnt_5MS[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Inst_top_level|Add0~10_combout\,
	clrn => \Inst_top_level|ALT_INV_BIGReset~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_top_level|cnt_5MS\(5));

-- Location: LCCOMB_X67_Y10_N26
\Inst_top_level|Add0~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|Add0~12_combout\ = (\Inst_top_level|cnt_5MS\(6) & (\Inst_top_level|Add0~11\ $ (GND))) # (!\Inst_top_level|cnt_5MS\(6) & (!\Inst_top_level|Add0~11\ & VCC))
-- \Inst_top_level|Add0~13\ = CARRY((\Inst_top_level|cnt_5MS\(6) & !\Inst_top_level|Add0~11\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|cnt_5MS\(6),
	datad => VCC,
	cin => \Inst_top_level|Add0~11\,
	combout => \Inst_top_level|Add0~12_combout\,
	cout => \Inst_top_level|Add0~13\);

-- Location: LCCOMB_X67_Y10_N28
\Inst_top_level|Add0~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|Add0~14_combout\ = (\Inst_top_level|cnt_5MS\(7) & (!\Inst_top_level|Add0~13\)) # (!\Inst_top_level|cnt_5MS\(7) & ((\Inst_top_level|Add0~13\) # (GND)))
-- \Inst_top_level|Add0~15\ = CARRY((!\Inst_top_level|Add0~13\) # (!\Inst_top_level|cnt_5MS\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Inst_top_level|cnt_5MS\(7),
	datad => VCC,
	cin => \Inst_top_level|Add0~13\,
	combout => \Inst_top_level|Add0~14_combout\,
	cout => \Inst_top_level|Add0~15\);

-- Location: LCCOMB_X67_Y10_N2
\Inst_top_level|cnt_5MS~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|cnt_5MS~5_combout\ = (\Inst_top_level|Add0~14_combout\ & (((!\Inst_top_level|cnt_5MS\(2)) # (!\Inst_top_level|cnt_5MS\(1))) # (!\Inst_top_level|Equal3~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|Equal3~4_combout\,
	datab => \Inst_top_level|cnt_5MS\(1),
	datac => \Inst_top_level|cnt_5MS\(2),
	datad => \Inst_top_level|Add0~14_combout\,
	combout => \Inst_top_level|cnt_5MS~5_combout\);

-- Location: FF_X67_Y10_N3
\Inst_top_level|cnt_5MS[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Inst_top_level|cnt_5MS~5_combout\,
	clrn => \Inst_top_level|ALT_INV_BIGReset~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_top_level|cnt_5MS\(7));

-- Location: LCCOMB_X67_Y9_N0
\Inst_top_level|Add0~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|Add0~18_combout\ = (\Inst_top_level|cnt_5MS\(9) & (!\Inst_top_level|Add0~17\)) # (!\Inst_top_level|cnt_5MS\(9) & ((\Inst_top_level|Add0~17\) # (GND)))
-- \Inst_top_level|Add0~19\ = CARRY((!\Inst_top_level|Add0~17\) # (!\Inst_top_level|cnt_5MS\(9)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Inst_top_level|cnt_5MS\(9),
	datad => VCC,
	cin => \Inst_top_level|Add0~17\,
	combout => \Inst_top_level|Add0~18_combout\,
	cout => \Inst_top_level|Add0~19\);

-- Location: FF_X67_Y9_N1
\Inst_top_level|cnt_5MS[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Inst_top_level|Add0~18_combout\,
	clrn => \Inst_top_level|ALT_INV_BIGReset~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_top_level|cnt_5MS\(9));

-- Location: LCCOMB_X67_Y9_N2
\Inst_top_level|Add0~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|Add0~20_combout\ = (\Inst_top_level|cnt_5MS\(10) & (\Inst_top_level|Add0~19\ $ (GND))) # (!\Inst_top_level|cnt_5MS\(10) & (!\Inst_top_level|Add0~19\ & VCC))
-- \Inst_top_level|Add0~21\ = CARRY((\Inst_top_level|cnt_5MS\(10) & !\Inst_top_level|Add0~19\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Inst_top_level|cnt_5MS\(10),
	datad => VCC,
	cin => \Inst_top_level|Add0~19\,
	combout => \Inst_top_level|Add0~20_combout\,
	cout => \Inst_top_level|Add0~21\);

-- Location: FF_X67_Y9_N3
\Inst_top_level|cnt_5MS[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Inst_top_level|Add0~20_combout\,
	clrn => \Inst_top_level|ALT_INV_BIGReset~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_top_level|cnt_5MS\(10));

-- Location: LCCOMB_X67_Y9_N4
\Inst_top_level|Add0~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|Add0~22_combout\ = (\Inst_top_level|cnt_5MS\(11) & (!\Inst_top_level|Add0~21\)) # (!\Inst_top_level|cnt_5MS\(11) & ((\Inst_top_level|Add0~21\) # (GND)))
-- \Inst_top_level|Add0~23\ = CARRY((!\Inst_top_level|Add0~21\) # (!\Inst_top_level|cnt_5MS\(11)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Inst_top_level|cnt_5MS\(11),
	datad => VCC,
	cin => \Inst_top_level|Add0~21\,
	combout => \Inst_top_level|Add0~22_combout\,
	cout => \Inst_top_level|Add0~23\);

-- Location: FF_X67_Y9_N5
\Inst_top_level|cnt_5MS[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Inst_top_level|Add0~22_combout\,
	clrn => \Inst_top_level|ALT_INV_BIGReset~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_top_level|cnt_5MS\(11));

-- Location: LCCOMB_X67_Y9_N8
\Inst_top_level|Add0~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|Add0~26_combout\ = (\Inst_top_level|cnt_5MS\(13) & (!\Inst_top_level|Add0~25\)) # (!\Inst_top_level|cnt_5MS\(13) & ((\Inst_top_level|Add0~25\) # (GND)))
-- \Inst_top_level|Add0~27\ = CARRY((!\Inst_top_level|Add0~25\) # (!\Inst_top_level|cnt_5MS\(13)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Inst_top_level|cnt_5MS\(13),
	datad => VCC,
	cin => \Inst_top_level|Add0~25\,
	combout => \Inst_top_level|Add0~26_combout\,
	cout => \Inst_top_level|Add0~27\);

-- Location: FF_X67_Y9_N9
\Inst_top_level|cnt_5MS[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Inst_top_level|Add0~26_combout\,
	clrn => \Inst_top_level|ALT_INV_BIGReset~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_top_level|cnt_5MS\(13));

-- Location: LCCOMB_X67_Y9_N10
\Inst_top_level|Add0~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|Add0~28_combout\ = (\Inst_top_level|cnt_5MS\(14) & (\Inst_top_level|Add0~27\ $ (GND))) # (!\Inst_top_level|cnt_5MS\(14) & (!\Inst_top_level|Add0~27\ & VCC))
-- \Inst_top_level|Add0~29\ = CARRY((\Inst_top_level|cnt_5MS\(14) & !\Inst_top_level|Add0~27\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Inst_top_level|cnt_5MS\(14),
	datad => VCC,
	cin => \Inst_top_level|Add0~27\,
	combout => \Inst_top_level|Add0~28_combout\,
	cout => \Inst_top_level|Add0~29\);

-- Location: LCCOMB_X67_Y9_N28
\Inst_top_level|cnt_5MS~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|cnt_5MS~3_combout\ = (\Inst_top_level|Add0~28_combout\ & (((!\Inst_top_level|cnt_5MS\(2)) # (!\Inst_top_level|Equal3~4_combout\)) # (!\Inst_top_level|cnt_5MS\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|cnt_5MS\(1),
	datab => \Inst_top_level|Equal3~4_combout\,
	datac => \Inst_top_level|cnt_5MS\(2),
	datad => \Inst_top_level|Add0~28_combout\,
	combout => \Inst_top_level|cnt_5MS~3_combout\);

-- Location: FF_X67_Y9_N29
\Inst_top_level|cnt_5MS[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Inst_top_level|cnt_5MS~3_combout\,
	clrn => \Inst_top_level|ALT_INV_BIGReset~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_top_level|cnt_5MS\(14));

-- Location: LCCOMB_X67_Y9_N20
\Inst_top_level|Equal3~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|Equal3~1_combout\ = (\Inst_top_level|cnt_5MS\(12) & (!\Inst_top_level|cnt_5MS\(11) & (!\Inst_top_level|cnt_5MS\(13) & \Inst_top_level|cnt_5MS\(14))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|cnt_5MS\(12),
	datab => \Inst_top_level|cnt_5MS\(11),
	datac => \Inst_top_level|cnt_5MS\(13),
	datad => \Inst_top_level|cnt_5MS\(14),
	combout => \Inst_top_level|Equal3~1_combout\);

-- Location: FF_X67_Y10_N27
\Inst_top_level|cnt_5MS[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Inst_top_level|Add0~12_combout\,
	clrn => \Inst_top_level|ALT_INV_BIGReset~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_top_level|cnt_5MS\(6));

-- Location: LCCOMB_X67_Y10_N10
\Inst_top_level|cnt_5MS~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|cnt_5MS~6_combout\ = (\Inst_top_level|Add0~8_combout\ & (((!\Inst_top_level|Equal3~4_combout\) # (!\Inst_top_level|cnt_5MS\(1))) # (!\Inst_top_level|cnt_5MS\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|cnt_5MS\(2),
	datab => \Inst_top_level|cnt_5MS\(1),
	datac => \Inst_top_level|Add0~8_combout\,
	datad => \Inst_top_level|Equal3~4_combout\,
	combout => \Inst_top_level|cnt_5MS~6_combout\);

-- Location: FF_X67_Y10_N11
\Inst_top_level|cnt_5MS[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Inst_top_level|cnt_5MS~6_combout\,
	clrn => \Inst_top_level|ALT_INV_BIGReset~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_top_level|cnt_5MS\(4));

-- Location: LCCOMB_X67_Y10_N4
\Inst_top_level|Equal3~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|Equal3~3_combout\ = (!\Inst_top_level|cnt_5MS\(5) & (\Inst_top_level|cnt_5MS\(3) & (!\Inst_top_level|cnt_5MS\(6) & !\Inst_top_level|cnt_5MS\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|cnt_5MS\(5),
	datab => \Inst_top_level|cnt_5MS\(3),
	datac => \Inst_top_level|cnt_5MS\(6),
	datad => \Inst_top_level|cnt_5MS\(4),
	combout => \Inst_top_level|Equal3~3_combout\);

-- Location: LCCOMB_X67_Y9_N12
\Inst_top_level|Add0~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|Add0~30_combout\ = (\Inst_top_level|cnt_5MS\(15) & (!\Inst_top_level|Add0~29\)) # (!\Inst_top_level|cnt_5MS\(15) & ((\Inst_top_level|Add0~29\) # (GND)))
-- \Inst_top_level|Add0~31\ = CARRY((!\Inst_top_level|Add0~29\) # (!\Inst_top_level|cnt_5MS\(15)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|cnt_5MS\(15),
	datad => VCC,
	cin => \Inst_top_level|Add0~29\,
	combout => \Inst_top_level|Add0~30_combout\,
	cout => \Inst_top_level|Add0~31\);

-- Location: LCCOMB_X67_Y9_N14
\Inst_top_level|Add0~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|Add0~32_combout\ = (\Inst_top_level|cnt_5MS\(16) & (\Inst_top_level|Add0~31\ $ (GND))) # (!\Inst_top_level|cnt_5MS\(16) & (!\Inst_top_level|Add0~31\ & VCC))
-- \Inst_top_level|Add0~33\ = CARRY((\Inst_top_level|cnt_5MS\(16) & !\Inst_top_level|Add0~31\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Inst_top_level|cnt_5MS\(16),
	datad => VCC,
	cin => \Inst_top_level|Add0~31\,
	combout => \Inst_top_level|Add0~32_combout\,
	cout => \Inst_top_level|Add0~33\);

-- Location: LCCOMB_X67_Y9_N24
\Inst_top_level|cnt_5MS~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|cnt_5MS~1_combout\ = (\Inst_top_level|Add0~32_combout\ & (((!\Inst_top_level|Equal3~4_combout\) # (!\Inst_top_level|cnt_5MS\(2))) # (!\Inst_top_level|cnt_5MS\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|cnt_5MS\(1),
	datab => \Inst_top_level|cnt_5MS\(2),
	datac => \Inst_top_level|Add0~32_combout\,
	datad => \Inst_top_level|Equal3~4_combout\,
	combout => \Inst_top_level|cnt_5MS~1_combout\);

-- Location: FF_X67_Y9_N25
\Inst_top_level|cnt_5MS[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Inst_top_level|cnt_5MS~1_combout\,
	clrn => \Inst_top_level|ALT_INV_BIGReset~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_top_level|cnt_5MS\(16));

-- Location: LCCOMB_X67_Y9_N16
\Inst_top_level|Add0~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|Add0~34_combout\ = \Inst_top_level|cnt_5MS\(17) $ (\Inst_top_level|Add0~33\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|cnt_5MS\(17),
	cin => \Inst_top_level|Add0~33\,
	combout => \Inst_top_level|Add0~34_combout\);

-- Location: LCCOMB_X67_Y9_N26
\Inst_top_level|cnt_5MS~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|cnt_5MS~0_combout\ = (\Inst_top_level|Add0~34_combout\ & (((!\Inst_top_level|cnt_5MS\(2)) # (!\Inst_top_level|Equal3~4_combout\)) # (!\Inst_top_level|cnt_5MS\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|cnt_5MS\(1),
	datab => \Inst_top_level|Equal3~4_combout\,
	datac => \Inst_top_level|cnt_5MS\(2),
	datad => \Inst_top_level|Add0~34_combout\,
	combout => \Inst_top_level|cnt_5MS~0_combout\);

-- Location: FF_X67_Y9_N27
\Inst_top_level|cnt_5MS[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Inst_top_level|cnt_5MS~0_combout\,
	clrn => \Inst_top_level|ALT_INV_BIGReset~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_top_level|cnt_5MS\(17));

-- Location: LCCOMB_X67_Y9_N30
\Inst_top_level|cnt_5MS~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|cnt_5MS~2_combout\ = (\Inst_top_level|Add0~30_combout\ & (((!\Inst_top_level|cnt_5MS\(2)) # (!\Inst_top_level|Equal3~4_combout\)) # (!\Inst_top_level|cnt_5MS\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|cnt_5MS\(1),
	datab => \Inst_top_level|Equal3~4_combout\,
	datac => \Inst_top_level|cnt_5MS\(2),
	datad => \Inst_top_level|Add0~30_combout\,
	combout => \Inst_top_level|cnt_5MS~2_combout\);

-- Location: FF_X67_Y9_N31
\Inst_top_level|cnt_5MS[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Inst_top_level|cnt_5MS~2_combout\,
	clrn => \Inst_top_level|ALT_INV_BIGReset~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_top_level|cnt_5MS\(15));

-- Location: LCCOMB_X67_Y10_N0
\Inst_top_level|Equal3~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|Equal3~0_combout\ = (\Inst_top_level|cnt_5MS\(16) & (\Inst_top_level|cnt_5MS\(0) & (\Inst_top_level|cnt_5MS\(17) & \Inst_top_level|cnt_5MS\(15))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|cnt_5MS\(16),
	datab => \Inst_top_level|cnt_5MS\(0),
	datac => \Inst_top_level|cnt_5MS\(17),
	datad => \Inst_top_level|cnt_5MS\(15),
	combout => \Inst_top_level|Equal3~0_combout\);

-- Location: LCCOMB_X67_Y10_N6
\Inst_top_level|Equal3~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|Equal3~4_combout\ = (\Inst_top_level|Equal3~2_combout\ & (\Inst_top_level|Equal3~1_combout\ & (\Inst_top_level|Equal3~3_combout\ & \Inst_top_level|Equal3~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|Equal3~2_combout\,
	datab => \Inst_top_level|Equal3~1_combout\,
	datac => \Inst_top_level|Equal3~3_combout\,
	datad => \Inst_top_level|Equal3~0_combout\,
	combout => \Inst_top_level|Equal3~4_combout\);

-- Location: LCCOMB_X67_Y6_N14
\Inst_top_level|Equal3~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|Equal3~5_combout\ = (\Inst_top_level|cnt_5MS\(1) & (\Inst_top_level|cnt_5MS\(2) & \Inst_top_level|Equal3~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Inst_top_level|cnt_5MS\(1),
	datac => \Inst_top_level|cnt_5MS\(2),
	datad => \Inst_top_level|Equal3~4_combout\,
	combout => \Inst_top_level|Equal3~5_combout\);

-- Location: FF_X67_Y6_N15
\Inst_top_level|clock_en5ms\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Inst_top_level|Equal3~5_combout\,
	clrn => \Inst_top_level|ALT_INV_BIGReset~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_top_level|clock_en5ms~q\);

-- Location: LCCOMB_X85_Y3_N0
\Inst_top_level|INST_StateMachine|current_state.INIT~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_StateMachine|current_state.INIT~0_combout\ = (\Inst_top_level|INST_StateMachine|current_state.INIT~q\) # ((\Inst_top_level|INST_StateMachine|Equal0~0_combout\ & (\Inst_top_level|INST_StateMachine|Equal0~1_combout\ & 
-- \Inst_top_level|clock_en5ms~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_StateMachine|Equal0~0_combout\,
	datab => \Inst_top_level|INST_StateMachine|Equal0~1_combout\,
	datac => \Inst_top_level|clock_en5ms~q\,
	datad => \Inst_top_level|INST_StateMachine|current_state.INIT~q\,
	combout => \Inst_top_level|INST_StateMachine|current_state.INIT~0_combout\);

-- Location: FF_X86_Y3_N29
\Inst_top_level|INST_StateMachine|current_state.INIT\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \Inst_top_level|INST_StateMachine|current_state.INIT~0_combout\,
	clrn => \Inst_top_level|Inst_Key0|ALT_INV_btn_reg~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_top_level|INST_StateMachine|current_state.INIT~q\);

-- Location: LCCOMB_X62_Y20_N0
\Inst_top_level|INST_DebouncedKey0|btn_cntr[0]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_DebouncedKey0|btn_cntr[0]~16_combout\ = \Inst_top_level|INST_DebouncedKey0|btn_cntr\(0) $ (VCC)
-- \Inst_top_level|INST_DebouncedKey0|btn_cntr[0]~17\ = CARRY(\Inst_top_level|INST_DebouncedKey0|btn_cntr\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Inst_top_level|INST_DebouncedKey0|btn_cntr\(0),
	datad => VCC,
	combout => \Inst_top_level|INST_DebouncedKey0|btn_cntr[0]~16_combout\,
	cout => \Inst_top_level|INST_DebouncedKey0|btn_cntr[0]~17\);

-- Location: LCCOMB_X69_Y14_N0
\Inst_top_level|Inst_Key2|btn_cntr[0]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|Inst_Key2|btn_cntr[0]~16_combout\ = \Inst_top_level|Inst_Key2|btn_cntr\(0) $ (VCC)
-- \Inst_top_level|Inst_Key2|btn_cntr[0]~17\ = CARRY(\Inst_top_level|Inst_Key2|btn_cntr\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Inst_top_level|Inst_Key2|btn_cntr\(0),
	datad => VCC,
	combout => \Inst_top_level|Inst_Key2|btn_cntr[0]~16_combout\,
	cout => \Inst_top_level|Inst_Key2|btn_cntr[0]~17\);

-- Location: IOIBUF_X102_Y0_N22
\GPIO[4]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => GPIO(4),
	o => \GPIO[4]~input_o\);

-- Location: LCCOMB_X70_Y14_N2
\Inst_top_level|Inst_Key2|btn_cntr[2]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|Inst_Key2|btn_cntr[2]~18_combout\ = (\GPIO[4]~input_o\ $ (!\Inst_top_level|Inst_Key2|btn_reg~q\)) # (!\Inst_top_level|Inst_Key2|Equal0~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \GPIO[4]~input_o\,
	datac => \Inst_top_level|Inst_Key2|btn_reg~q\,
	datad => \Inst_top_level|Inst_Key2|Equal0~4_combout\,
	combout => \Inst_top_level|Inst_Key2|btn_cntr[2]~18_combout\);

-- Location: FF_X69_Y14_N1
\Inst_top_level|Inst_Key2|btn_cntr[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Inst_top_level|Inst_Key2|btn_cntr[0]~16_combout\,
	sclr => \Inst_top_level|Inst_Key2|btn_cntr[2]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_top_level|Inst_Key2|btn_cntr\(0));

-- Location: LCCOMB_X69_Y14_N2
\Inst_top_level|Inst_Key2|btn_cntr[1]~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|Inst_Key2|btn_cntr[1]~19_combout\ = (\Inst_top_level|Inst_Key2|btn_cntr\(1) & (!\Inst_top_level|Inst_Key2|btn_cntr[0]~17\)) # (!\Inst_top_level|Inst_Key2|btn_cntr\(1) & ((\Inst_top_level|Inst_Key2|btn_cntr[0]~17\) # (GND)))
-- \Inst_top_level|Inst_Key2|btn_cntr[1]~20\ = CARRY((!\Inst_top_level|Inst_Key2|btn_cntr[0]~17\) # (!\Inst_top_level|Inst_Key2|btn_cntr\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Inst_top_level|Inst_Key2|btn_cntr\(1),
	datad => VCC,
	cin => \Inst_top_level|Inst_Key2|btn_cntr[0]~17\,
	combout => \Inst_top_level|Inst_Key2|btn_cntr[1]~19_combout\,
	cout => \Inst_top_level|Inst_Key2|btn_cntr[1]~20\);

-- Location: FF_X69_Y14_N3
\Inst_top_level|Inst_Key2|btn_cntr[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Inst_top_level|Inst_Key2|btn_cntr[1]~19_combout\,
	sclr => \Inst_top_level|Inst_Key2|btn_cntr[2]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_top_level|Inst_Key2|btn_cntr\(1));

-- Location: LCCOMB_X69_Y14_N4
\Inst_top_level|Inst_Key2|btn_cntr[2]~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|Inst_Key2|btn_cntr[2]~21_combout\ = (\Inst_top_level|Inst_Key2|btn_cntr\(2) & (\Inst_top_level|Inst_Key2|btn_cntr[1]~20\ $ (GND))) # (!\Inst_top_level|Inst_Key2|btn_cntr\(2) & (!\Inst_top_level|Inst_Key2|btn_cntr[1]~20\ & VCC))
-- \Inst_top_level|Inst_Key2|btn_cntr[2]~22\ = CARRY((\Inst_top_level|Inst_Key2|btn_cntr\(2) & !\Inst_top_level|Inst_Key2|btn_cntr[1]~20\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Inst_top_level|Inst_Key2|btn_cntr\(2),
	datad => VCC,
	cin => \Inst_top_level|Inst_Key2|btn_cntr[1]~20\,
	combout => \Inst_top_level|Inst_Key2|btn_cntr[2]~21_combout\,
	cout => \Inst_top_level|Inst_Key2|btn_cntr[2]~22\);

-- Location: FF_X69_Y14_N5
\Inst_top_level|Inst_Key2|btn_cntr[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Inst_top_level|Inst_Key2|btn_cntr[2]~21_combout\,
	sclr => \Inst_top_level|Inst_Key2|btn_cntr[2]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_top_level|Inst_Key2|btn_cntr\(2));

-- Location: LCCOMB_X69_Y14_N6
\Inst_top_level|Inst_Key2|btn_cntr[3]~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|Inst_Key2|btn_cntr[3]~23_combout\ = (\Inst_top_level|Inst_Key2|btn_cntr\(3) & (!\Inst_top_level|Inst_Key2|btn_cntr[2]~22\)) # (!\Inst_top_level|Inst_Key2|btn_cntr\(3) & ((\Inst_top_level|Inst_Key2|btn_cntr[2]~22\) # (GND)))
-- \Inst_top_level|Inst_Key2|btn_cntr[3]~24\ = CARRY((!\Inst_top_level|Inst_Key2|btn_cntr[2]~22\) # (!\Inst_top_level|Inst_Key2|btn_cntr\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|Inst_Key2|btn_cntr\(3),
	datad => VCC,
	cin => \Inst_top_level|Inst_Key2|btn_cntr[2]~22\,
	combout => \Inst_top_level|Inst_Key2|btn_cntr[3]~23_combout\,
	cout => \Inst_top_level|Inst_Key2|btn_cntr[3]~24\);

-- Location: FF_X69_Y14_N7
\Inst_top_level|Inst_Key2|btn_cntr[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Inst_top_level|Inst_Key2|btn_cntr[3]~23_combout\,
	sclr => \Inst_top_level|Inst_Key2|btn_cntr[2]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_top_level|Inst_Key2|btn_cntr\(3));

-- Location: LCCOMB_X70_Y14_N28
\Inst_top_level|Inst_Key2|Equal0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|Inst_Key2|Equal0~0_combout\ = (((!\Inst_top_level|Inst_Key2|btn_cntr\(1)) # (!\Inst_top_level|Inst_Key2|btn_cntr\(3))) # (!\Inst_top_level|Inst_Key2|btn_cntr\(2))) # (!\Inst_top_level|Inst_Key2|btn_cntr\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|Inst_Key2|btn_cntr\(0),
	datab => \Inst_top_level|Inst_Key2|btn_cntr\(2),
	datac => \Inst_top_level|Inst_Key2|btn_cntr\(3),
	datad => \Inst_top_level|Inst_Key2|btn_cntr\(1),
	combout => \Inst_top_level|Inst_Key2|Equal0~0_combout\);

-- Location: LCCOMB_X69_Y14_N8
\Inst_top_level|Inst_Key2|btn_cntr[4]~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|Inst_Key2|btn_cntr[4]~25_combout\ = (\Inst_top_level|Inst_Key2|btn_cntr\(4) & (\Inst_top_level|Inst_Key2|btn_cntr[3]~24\ $ (GND))) # (!\Inst_top_level|Inst_Key2|btn_cntr\(4) & (!\Inst_top_level|Inst_Key2|btn_cntr[3]~24\ & VCC))
-- \Inst_top_level|Inst_Key2|btn_cntr[4]~26\ = CARRY((\Inst_top_level|Inst_Key2|btn_cntr\(4) & !\Inst_top_level|Inst_Key2|btn_cntr[3]~24\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Inst_top_level|Inst_Key2|btn_cntr\(4),
	datad => VCC,
	cin => \Inst_top_level|Inst_Key2|btn_cntr[3]~24\,
	combout => \Inst_top_level|Inst_Key2|btn_cntr[4]~25_combout\,
	cout => \Inst_top_level|Inst_Key2|btn_cntr[4]~26\);

-- Location: FF_X69_Y14_N9
\Inst_top_level|Inst_Key2|btn_cntr[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Inst_top_level|Inst_Key2|btn_cntr[4]~25_combout\,
	sclr => \Inst_top_level|Inst_Key2|btn_cntr[2]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_top_level|Inst_Key2|btn_cntr\(4));

-- Location: LCCOMB_X69_Y14_N10
\Inst_top_level|Inst_Key2|btn_cntr[5]~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|Inst_Key2|btn_cntr[5]~27_combout\ = (\Inst_top_level|Inst_Key2|btn_cntr\(5) & (!\Inst_top_level|Inst_Key2|btn_cntr[4]~26\)) # (!\Inst_top_level|Inst_Key2|btn_cntr\(5) & ((\Inst_top_level|Inst_Key2|btn_cntr[4]~26\) # (GND)))
-- \Inst_top_level|Inst_Key2|btn_cntr[5]~28\ = CARRY((!\Inst_top_level|Inst_Key2|btn_cntr[4]~26\) # (!\Inst_top_level|Inst_Key2|btn_cntr\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|Inst_Key2|btn_cntr\(5),
	datad => VCC,
	cin => \Inst_top_level|Inst_Key2|btn_cntr[4]~26\,
	combout => \Inst_top_level|Inst_Key2|btn_cntr[5]~27_combout\,
	cout => \Inst_top_level|Inst_Key2|btn_cntr[5]~28\);

-- Location: FF_X69_Y14_N11
\Inst_top_level|Inst_Key2|btn_cntr[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Inst_top_level|Inst_Key2|btn_cntr[5]~27_combout\,
	sclr => \Inst_top_level|Inst_Key2|btn_cntr[2]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_top_level|Inst_Key2|btn_cntr\(5));

-- Location: LCCOMB_X69_Y14_N12
\Inst_top_level|Inst_Key2|btn_cntr[6]~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|Inst_Key2|btn_cntr[6]~29_combout\ = (\Inst_top_level|Inst_Key2|btn_cntr\(6) & (\Inst_top_level|Inst_Key2|btn_cntr[5]~28\ $ (GND))) # (!\Inst_top_level|Inst_Key2|btn_cntr\(6) & (!\Inst_top_level|Inst_Key2|btn_cntr[5]~28\ & VCC))
-- \Inst_top_level|Inst_Key2|btn_cntr[6]~30\ = CARRY((\Inst_top_level|Inst_Key2|btn_cntr\(6) & !\Inst_top_level|Inst_Key2|btn_cntr[5]~28\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|Inst_Key2|btn_cntr\(6),
	datad => VCC,
	cin => \Inst_top_level|Inst_Key2|btn_cntr[5]~28\,
	combout => \Inst_top_level|Inst_Key2|btn_cntr[6]~29_combout\,
	cout => \Inst_top_level|Inst_Key2|btn_cntr[6]~30\);

-- Location: FF_X69_Y14_N13
\Inst_top_level|Inst_Key2|btn_cntr[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Inst_top_level|Inst_Key2|btn_cntr[6]~29_combout\,
	sclr => \Inst_top_level|Inst_Key2|btn_cntr[2]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_top_level|Inst_Key2|btn_cntr\(6));

-- Location: LCCOMB_X69_Y14_N14
\Inst_top_level|Inst_Key2|btn_cntr[7]~31\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|Inst_Key2|btn_cntr[7]~31_combout\ = (\Inst_top_level|Inst_Key2|btn_cntr\(7) & (!\Inst_top_level|Inst_Key2|btn_cntr[6]~30\)) # (!\Inst_top_level|Inst_Key2|btn_cntr\(7) & ((\Inst_top_level|Inst_Key2|btn_cntr[6]~30\) # (GND)))
-- \Inst_top_level|Inst_Key2|btn_cntr[7]~32\ = CARRY((!\Inst_top_level|Inst_Key2|btn_cntr[6]~30\) # (!\Inst_top_level|Inst_Key2|btn_cntr\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Inst_top_level|Inst_Key2|btn_cntr\(7),
	datad => VCC,
	cin => \Inst_top_level|Inst_Key2|btn_cntr[6]~30\,
	combout => \Inst_top_level|Inst_Key2|btn_cntr[7]~31_combout\,
	cout => \Inst_top_level|Inst_Key2|btn_cntr[7]~32\);

-- Location: FF_X69_Y14_N15
\Inst_top_level|Inst_Key2|btn_cntr[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Inst_top_level|Inst_Key2|btn_cntr[7]~31_combout\,
	sclr => \Inst_top_level|Inst_Key2|btn_cntr[2]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_top_level|Inst_Key2|btn_cntr\(7));

-- Location: LCCOMB_X70_Y14_N26
\Inst_top_level|Inst_Key2|Equal0~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|Inst_Key2|Equal0~1_combout\ = (((!\Inst_top_level|Inst_Key2|btn_cntr\(7)) # (!\Inst_top_level|Inst_Key2|btn_cntr\(6))) # (!\Inst_top_level|Inst_Key2|btn_cntr\(5))) # (!\Inst_top_level|Inst_Key2|btn_cntr\(4))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|Inst_Key2|btn_cntr\(4),
	datab => \Inst_top_level|Inst_Key2|btn_cntr\(5),
	datac => \Inst_top_level|Inst_Key2|btn_cntr\(6),
	datad => \Inst_top_level|Inst_Key2|btn_cntr\(7),
	combout => \Inst_top_level|Inst_Key2|Equal0~1_combout\);

-- Location: LCCOMB_X69_Y14_N16
\Inst_top_level|Inst_Key2|btn_cntr[8]~33\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|Inst_Key2|btn_cntr[8]~33_combout\ = (\Inst_top_level|Inst_Key2|btn_cntr\(8) & (\Inst_top_level|Inst_Key2|btn_cntr[7]~32\ $ (GND))) # (!\Inst_top_level|Inst_Key2|btn_cntr\(8) & (!\Inst_top_level|Inst_Key2|btn_cntr[7]~32\ & VCC))
-- \Inst_top_level|Inst_Key2|btn_cntr[8]~34\ = CARRY((\Inst_top_level|Inst_Key2|btn_cntr\(8) & !\Inst_top_level|Inst_Key2|btn_cntr[7]~32\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Inst_top_level|Inst_Key2|btn_cntr\(8),
	datad => VCC,
	cin => \Inst_top_level|Inst_Key2|btn_cntr[7]~32\,
	combout => \Inst_top_level|Inst_Key2|btn_cntr[8]~33_combout\,
	cout => \Inst_top_level|Inst_Key2|btn_cntr[8]~34\);

-- Location: FF_X69_Y14_N17
\Inst_top_level|Inst_Key2|btn_cntr[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Inst_top_level|Inst_Key2|btn_cntr[8]~33_combout\,
	sclr => \Inst_top_level|Inst_Key2|btn_cntr[2]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_top_level|Inst_Key2|btn_cntr\(8));

-- Location: LCCOMB_X69_Y14_N18
\Inst_top_level|Inst_Key2|btn_cntr[9]~35\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|Inst_Key2|btn_cntr[9]~35_combout\ = (\Inst_top_level|Inst_Key2|btn_cntr\(9) & (!\Inst_top_level|Inst_Key2|btn_cntr[8]~34\)) # (!\Inst_top_level|Inst_Key2|btn_cntr\(9) & ((\Inst_top_level|Inst_Key2|btn_cntr[8]~34\) # (GND)))
-- \Inst_top_level|Inst_Key2|btn_cntr[9]~36\ = CARRY((!\Inst_top_level|Inst_Key2|btn_cntr[8]~34\) # (!\Inst_top_level|Inst_Key2|btn_cntr\(9)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Inst_top_level|Inst_Key2|btn_cntr\(9),
	datad => VCC,
	cin => \Inst_top_level|Inst_Key2|btn_cntr[8]~34\,
	combout => \Inst_top_level|Inst_Key2|btn_cntr[9]~35_combout\,
	cout => \Inst_top_level|Inst_Key2|btn_cntr[9]~36\);

-- Location: FF_X69_Y14_N19
\Inst_top_level|Inst_Key2|btn_cntr[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Inst_top_level|Inst_Key2|btn_cntr[9]~35_combout\,
	sclr => \Inst_top_level|Inst_Key2|btn_cntr[2]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_top_level|Inst_Key2|btn_cntr\(9));

-- Location: FF_X69_Y14_N21
\Inst_top_level|Inst_Key2|btn_cntr[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Inst_top_level|Inst_Key2|btn_cntr[10]~37_combout\,
	sclr => \Inst_top_level|Inst_Key2|btn_cntr[2]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_top_level|Inst_Key2|btn_cntr\(10));

-- Location: LCCOMB_X70_Y14_N16
\Inst_top_level|Inst_Key2|Equal0~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|Inst_Key2|Equal0~2_combout\ = (((!\Inst_top_level|Inst_Key2|btn_cntr\(9)) # (!\Inst_top_level|Inst_Key2|btn_cntr\(8))) # (!\Inst_top_level|Inst_Key2|btn_cntr\(10))) # (!\Inst_top_level|Inst_Key2|btn_cntr\(11))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|Inst_Key2|btn_cntr\(11),
	datab => \Inst_top_level|Inst_Key2|btn_cntr\(10),
	datac => \Inst_top_level|Inst_Key2|btn_cntr\(8),
	datad => \Inst_top_level|Inst_Key2|btn_cntr\(9),
	combout => \Inst_top_level|Inst_Key2|Equal0~2_combout\);

-- Location: LCCOMB_X70_Y14_N12
\Inst_top_level|Inst_Key2|Equal0~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|Inst_Key2|Equal0~4_combout\ = (\Inst_top_level|Inst_Key2|Equal0~3_combout\) # ((\Inst_top_level|Inst_Key2|Equal0~0_combout\) # ((\Inst_top_level|Inst_Key2|Equal0~1_combout\) # (\Inst_top_level|Inst_Key2|Equal0~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|Inst_Key2|Equal0~3_combout\,
	datab => \Inst_top_level|Inst_Key2|Equal0~0_combout\,
	datac => \Inst_top_level|Inst_Key2|Equal0~1_combout\,
	datad => \Inst_top_level|Inst_Key2|Equal0~2_combout\,
	combout => \Inst_top_level|Inst_Key2|Equal0~4_combout\);

-- Location: LCCOMB_X65_Y14_N30
\Inst_top_level|Inst_Key2|btn_reg~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|Inst_Key2|btn_reg~0_combout\ = \Inst_top_level|Inst_Key2|btn_reg~q\ $ (!\Inst_top_level|Inst_Key2|Equal0~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Inst_top_level|Inst_Key2|btn_reg~q\,
	datad => \Inst_top_level|Inst_Key2|Equal0~4_combout\,
	combout => \Inst_top_level|Inst_Key2|btn_reg~0_combout\);

-- Location: FF_X65_Y14_N31
\Inst_top_level|Inst_Key2|btn_reg\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Inst_top_level|Inst_Key2|btn_reg~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_top_level|Inst_Key2|btn_reg~q\);

-- Location: LCCOMB_X66_Y14_N0
\Inst_top_level|INST_BTN1Pulse|btn_cntr[0]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_BTN1Pulse|btn_cntr[0]~16_combout\ = \Inst_top_level|INST_BTN1Pulse|btn_cntr\(0) $ (VCC)
-- \Inst_top_level|INST_BTN1Pulse|btn_cntr[0]~17\ = CARRY(\Inst_top_level|INST_BTN1Pulse|btn_cntr\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Inst_top_level|INST_BTN1Pulse|btn_cntr\(0),
	datad => VCC,
	combout => \Inst_top_level|INST_BTN1Pulse|btn_cntr[0]~16_combout\,
	cout => \Inst_top_level|INST_BTN1Pulse|btn_cntr[0]~17\);

-- Location: IOIBUF_X109_Y0_N8
\GPIO[2]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => GPIO(2),
	o => \GPIO[2]~input_o\);

-- Location: LCCOMB_X65_Y14_N6
\Inst_top_level|INST_BTN1Pulse|btn_cntr[14]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_BTN1Pulse|btn_cntr[14]~18_combout\ = (\Inst_top_level|INST_BTN1Pulse|btn_reg~q\ $ (!\GPIO[2]~input_o\)) # (!\Inst_top_level|INST_BTN1Pulse|Equal0~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Inst_top_level|INST_BTN1Pulse|btn_reg~q\,
	datac => \GPIO[2]~input_o\,
	datad => \Inst_top_level|INST_BTN1Pulse|Equal0~4_combout\,
	combout => \Inst_top_level|INST_BTN1Pulse|btn_cntr[14]~18_combout\);

-- Location: FF_X66_Y14_N1
\Inst_top_level|INST_BTN1Pulse|btn_cntr[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Inst_top_level|INST_BTN1Pulse|btn_cntr[0]~16_combout\,
	sclr => \Inst_top_level|INST_BTN1Pulse|btn_cntr[14]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_top_level|INST_BTN1Pulse|btn_cntr\(0));

-- Location: LCCOMB_X66_Y14_N2
\Inst_top_level|INST_BTN1Pulse|btn_cntr[1]~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_BTN1Pulse|btn_cntr[1]~19_combout\ = (\Inst_top_level|INST_BTN1Pulse|btn_cntr\(1) & (!\Inst_top_level|INST_BTN1Pulse|btn_cntr[0]~17\)) # (!\Inst_top_level|INST_BTN1Pulse|btn_cntr\(1) & ((\Inst_top_level|INST_BTN1Pulse|btn_cntr[0]~17\) 
-- # (GND)))
-- \Inst_top_level|INST_BTN1Pulse|btn_cntr[1]~20\ = CARRY((!\Inst_top_level|INST_BTN1Pulse|btn_cntr[0]~17\) # (!\Inst_top_level|INST_BTN1Pulse|btn_cntr\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Inst_top_level|INST_BTN1Pulse|btn_cntr\(1),
	datad => VCC,
	cin => \Inst_top_level|INST_BTN1Pulse|btn_cntr[0]~17\,
	combout => \Inst_top_level|INST_BTN1Pulse|btn_cntr[1]~19_combout\,
	cout => \Inst_top_level|INST_BTN1Pulse|btn_cntr[1]~20\);

-- Location: FF_X66_Y14_N3
\Inst_top_level|INST_BTN1Pulse|btn_cntr[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Inst_top_level|INST_BTN1Pulse|btn_cntr[1]~19_combout\,
	sclr => \Inst_top_level|INST_BTN1Pulse|btn_cntr[14]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_top_level|INST_BTN1Pulse|btn_cntr\(1));

-- Location: LCCOMB_X66_Y14_N4
\Inst_top_level|INST_BTN1Pulse|btn_cntr[2]~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_BTN1Pulse|btn_cntr[2]~21_combout\ = (\Inst_top_level|INST_BTN1Pulse|btn_cntr\(2) & (\Inst_top_level|INST_BTN1Pulse|btn_cntr[1]~20\ $ (GND))) # (!\Inst_top_level|INST_BTN1Pulse|btn_cntr\(2) & 
-- (!\Inst_top_level|INST_BTN1Pulse|btn_cntr[1]~20\ & VCC))
-- \Inst_top_level|INST_BTN1Pulse|btn_cntr[2]~22\ = CARRY((\Inst_top_level|INST_BTN1Pulse|btn_cntr\(2) & !\Inst_top_level|INST_BTN1Pulse|btn_cntr[1]~20\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Inst_top_level|INST_BTN1Pulse|btn_cntr\(2),
	datad => VCC,
	cin => \Inst_top_level|INST_BTN1Pulse|btn_cntr[1]~20\,
	combout => \Inst_top_level|INST_BTN1Pulse|btn_cntr[2]~21_combout\,
	cout => \Inst_top_level|INST_BTN1Pulse|btn_cntr[2]~22\);

-- Location: FF_X66_Y14_N5
\Inst_top_level|INST_BTN1Pulse|btn_cntr[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Inst_top_level|INST_BTN1Pulse|btn_cntr[2]~21_combout\,
	sclr => \Inst_top_level|INST_BTN1Pulse|btn_cntr[14]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_top_level|INST_BTN1Pulse|btn_cntr\(2));

-- Location: LCCOMB_X66_Y14_N6
\Inst_top_level|INST_BTN1Pulse|btn_cntr[3]~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_BTN1Pulse|btn_cntr[3]~23_combout\ = (\Inst_top_level|INST_BTN1Pulse|btn_cntr\(3) & (!\Inst_top_level|INST_BTN1Pulse|btn_cntr[2]~22\)) # (!\Inst_top_level|INST_BTN1Pulse|btn_cntr\(3) & ((\Inst_top_level|INST_BTN1Pulse|btn_cntr[2]~22\) 
-- # (GND)))
-- \Inst_top_level|INST_BTN1Pulse|btn_cntr[3]~24\ = CARRY((!\Inst_top_level|INST_BTN1Pulse|btn_cntr[2]~22\) # (!\Inst_top_level|INST_BTN1Pulse|btn_cntr\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_BTN1Pulse|btn_cntr\(3),
	datad => VCC,
	cin => \Inst_top_level|INST_BTN1Pulse|btn_cntr[2]~22\,
	combout => \Inst_top_level|INST_BTN1Pulse|btn_cntr[3]~23_combout\,
	cout => \Inst_top_level|INST_BTN1Pulse|btn_cntr[3]~24\);

-- Location: FF_X66_Y14_N7
\Inst_top_level|INST_BTN1Pulse|btn_cntr[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Inst_top_level|INST_BTN1Pulse|btn_cntr[3]~23_combout\,
	sclr => \Inst_top_level|INST_BTN1Pulse|btn_cntr[14]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_top_level|INST_BTN1Pulse|btn_cntr\(3));

-- Location: LCCOMB_X65_Y14_N20
\Inst_top_level|INST_BTN1Pulse|Equal0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_BTN1Pulse|Equal0~0_combout\ = (((!\Inst_top_level|INST_BTN1Pulse|btn_cntr\(3)) # (!\Inst_top_level|INST_BTN1Pulse|btn_cntr\(0))) # (!\Inst_top_level|INST_BTN1Pulse|btn_cntr\(1))) # (!\Inst_top_level|INST_BTN1Pulse|btn_cntr\(2))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_BTN1Pulse|btn_cntr\(2),
	datab => \Inst_top_level|INST_BTN1Pulse|btn_cntr\(1),
	datac => \Inst_top_level|INST_BTN1Pulse|btn_cntr\(0),
	datad => \Inst_top_level|INST_BTN1Pulse|btn_cntr\(3),
	combout => \Inst_top_level|INST_BTN1Pulse|Equal0~0_combout\);

-- Location: LCCOMB_X66_Y14_N8
\Inst_top_level|INST_BTN1Pulse|btn_cntr[4]~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_BTN1Pulse|btn_cntr[4]~25_combout\ = (\Inst_top_level|INST_BTN1Pulse|btn_cntr\(4) & (\Inst_top_level|INST_BTN1Pulse|btn_cntr[3]~24\ $ (GND))) # (!\Inst_top_level|INST_BTN1Pulse|btn_cntr\(4) & 
-- (!\Inst_top_level|INST_BTN1Pulse|btn_cntr[3]~24\ & VCC))
-- \Inst_top_level|INST_BTN1Pulse|btn_cntr[4]~26\ = CARRY((\Inst_top_level|INST_BTN1Pulse|btn_cntr\(4) & !\Inst_top_level|INST_BTN1Pulse|btn_cntr[3]~24\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Inst_top_level|INST_BTN1Pulse|btn_cntr\(4),
	datad => VCC,
	cin => \Inst_top_level|INST_BTN1Pulse|btn_cntr[3]~24\,
	combout => \Inst_top_level|INST_BTN1Pulse|btn_cntr[4]~25_combout\,
	cout => \Inst_top_level|INST_BTN1Pulse|btn_cntr[4]~26\);

-- Location: FF_X66_Y14_N9
\Inst_top_level|INST_BTN1Pulse|btn_cntr[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Inst_top_level|INST_BTN1Pulse|btn_cntr[4]~25_combout\,
	sclr => \Inst_top_level|INST_BTN1Pulse|btn_cntr[14]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_top_level|INST_BTN1Pulse|btn_cntr\(4));

-- Location: LCCOMB_X66_Y14_N14
\Inst_top_level|INST_BTN1Pulse|btn_cntr[7]~31\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_BTN1Pulse|btn_cntr[7]~31_combout\ = (\Inst_top_level|INST_BTN1Pulse|btn_cntr\(7) & (!\Inst_top_level|INST_BTN1Pulse|btn_cntr[6]~30\)) # (!\Inst_top_level|INST_BTN1Pulse|btn_cntr\(7) & ((\Inst_top_level|INST_BTN1Pulse|btn_cntr[6]~30\) 
-- # (GND)))
-- \Inst_top_level|INST_BTN1Pulse|btn_cntr[7]~32\ = CARRY((!\Inst_top_level|INST_BTN1Pulse|btn_cntr[6]~30\) # (!\Inst_top_level|INST_BTN1Pulse|btn_cntr\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Inst_top_level|INST_BTN1Pulse|btn_cntr\(7),
	datad => VCC,
	cin => \Inst_top_level|INST_BTN1Pulse|btn_cntr[6]~30\,
	combout => \Inst_top_level|INST_BTN1Pulse|btn_cntr[7]~31_combout\,
	cout => \Inst_top_level|INST_BTN1Pulse|btn_cntr[7]~32\);

-- Location: FF_X66_Y14_N15
\Inst_top_level|INST_BTN1Pulse|btn_cntr[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Inst_top_level|INST_BTN1Pulse|btn_cntr[7]~31_combout\,
	sclr => \Inst_top_level|INST_BTN1Pulse|btn_cntr[14]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_top_level|INST_BTN1Pulse|btn_cntr\(7));

-- Location: LCCOMB_X66_Y14_N16
\Inst_top_level|INST_BTN1Pulse|btn_cntr[8]~33\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_BTN1Pulse|btn_cntr[8]~33_combout\ = (\Inst_top_level|INST_BTN1Pulse|btn_cntr\(8) & (\Inst_top_level|INST_BTN1Pulse|btn_cntr[7]~32\ $ (GND))) # (!\Inst_top_level|INST_BTN1Pulse|btn_cntr\(8) & 
-- (!\Inst_top_level|INST_BTN1Pulse|btn_cntr[7]~32\ & VCC))
-- \Inst_top_level|INST_BTN1Pulse|btn_cntr[8]~34\ = CARRY((\Inst_top_level|INST_BTN1Pulse|btn_cntr\(8) & !\Inst_top_level|INST_BTN1Pulse|btn_cntr[7]~32\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Inst_top_level|INST_BTN1Pulse|btn_cntr\(8),
	datad => VCC,
	cin => \Inst_top_level|INST_BTN1Pulse|btn_cntr[7]~32\,
	combout => \Inst_top_level|INST_BTN1Pulse|btn_cntr[8]~33_combout\,
	cout => \Inst_top_level|INST_BTN1Pulse|btn_cntr[8]~34\);

-- Location: FF_X66_Y14_N17
\Inst_top_level|INST_BTN1Pulse|btn_cntr[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Inst_top_level|INST_BTN1Pulse|btn_cntr[8]~33_combout\,
	sclr => \Inst_top_level|INST_BTN1Pulse|btn_cntr[14]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_top_level|INST_BTN1Pulse|btn_cntr\(8));

-- Location: LCCOMB_X66_Y14_N18
\Inst_top_level|INST_BTN1Pulse|btn_cntr[9]~35\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_BTN1Pulse|btn_cntr[9]~35_combout\ = (\Inst_top_level|INST_BTN1Pulse|btn_cntr\(9) & (!\Inst_top_level|INST_BTN1Pulse|btn_cntr[8]~34\)) # (!\Inst_top_level|INST_BTN1Pulse|btn_cntr\(9) & ((\Inst_top_level|INST_BTN1Pulse|btn_cntr[8]~34\) 
-- # (GND)))
-- \Inst_top_level|INST_BTN1Pulse|btn_cntr[9]~36\ = CARRY((!\Inst_top_level|INST_BTN1Pulse|btn_cntr[8]~34\) # (!\Inst_top_level|INST_BTN1Pulse|btn_cntr\(9)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Inst_top_level|INST_BTN1Pulse|btn_cntr\(9),
	datad => VCC,
	cin => \Inst_top_level|INST_BTN1Pulse|btn_cntr[8]~34\,
	combout => \Inst_top_level|INST_BTN1Pulse|btn_cntr[9]~35_combout\,
	cout => \Inst_top_level|INST_BTN1Pulse|btn_cntr[9]~36\);

-- Location: FF_X66_Y14_N19
\Inst_top_level|INST_BTN1Pulse|btn_cntr[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Inst_top_level|INST_BTN1Pulse|btn_cntr[9]~35_combout\,
	sclr => \Inst_top_level|INST_BTN1Pulse|btn_cntr[14]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_top_level|INST_BTN1Pulse|btn_cntr\(9));

-- Location: LCCOMB_X66_Y14_N20
\Inst_top_level|INST_BTN1Pulse|btn_cntr[10]~37\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_BTN1Pulse|btn_cntr[10]~37_combout\ = (\Inst_top_level|INST_BTN1Pulse|btn_cntr\(10) & (\Inst_top_level|INST_BTN1Pulse|btn_cntr[9]~36\ $ (GND))) # (!\Inst_top_level|INST_BTN1Pulse|btn_cntr\(10) & 
-- (!\Inst_top_level|INST_BTN1Pulse|btn_cntr[9]~36\ & VCC))
-- \Inst_top_level|INST_BTN1Pulse|btn_cntr[10]~38\ = CARRY((\Inst_top_level|INST_BTN1Pulse|btn_cntr\(10) & !\Inst_top_level|INST_BTN1Pulse|btn_cntr[9]~36\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Inst_top_level|INST_BTN1Pulse|btn_cntr\(10),
	datad => VCC,
	cin => \Inst_top_level|INST_BTN1Pulse|btn_cntr[9]~36\,
	combout => \Inst_top_level|INST_BTN1Pulse|btn_cntr[10]~37_combout\,
	cout => \Inst_top_level|INST_BTN1Pulse|btn_cntr[10]~38\);

-- Location: FF_X66_Y14_N21
\Inst_top_level|INST_BTN1Pulse|btn_cntr[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Inst_top_level|INST_BTN1Pulse|btn_cntr[10]~37_combout\,
	sclr => \Inst_top_level|INST_BTN1Pulse|btn_cntr[14]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_top_level|INST_BTN1Pulse|btn_cntr\(10));

-- Location: LCCOMB_X66_Y14_N22
\Inst_top_level|INST_BTN1Pulse|btn_cntr[11]~39\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_BTN1Pulse|btn_cntr[11]~39_combout\ = (\Inst_top_level|INST_BTN1Pulse|btn_cntr\(11) & (!\Inst_top_level|INST_BTN1Pulse|btn_cntr[10]~38\)) # (!\Inst_top_level|INST_BTN1Pulse|btn_cntr\(11) & 
-- ((\Inst_top_level|INST_BTN1Pulse|btn_cntr[10]~38\) # (GND)))
-- \Inst_top_level|INST_BTN1Pulse|btn_cntr[11]~40\ = CARRY((!\Inst_top_level|INST_BTN1Pulse|btn_cntr[10]~38\) # (!\Inst_top_level|INST_BTN1Pulse|btn_cntr\(11)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_BTN1Pulse|btn_cntr\(11),
	datad => VCC,
	cin => \Inst_top_level|INST_BTN1Pulse|btn_cntr[10]~38\,
	combout => \Inst_top_level|INST_BTN1Pulse|btn_cntr[11]~39_combout\,
	cout => \Inst_top_level|INST_BTN1Pulse|btn_cntr[11]~40\);

-- Location: FF_X66_Y14_N23
\Inst_top_level|INST_BTN1Pulse|btn_cntr[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Inst_top_level|INST_BTN1Pulse|btn_cntr[11]~39_combout\,
	sclr => \Inst_top_level|INST_BTN1Pulse|btn_cntr[14]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_top_level|INST_BTN1Pulse|btn_cntr\(11));

-- Location: LCCOMB_X65_Y14_N4
\Inst_top_level|INST_BTN1Pulse|Equal0~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_BTN1Pulse|Equal0~2_combout\ = (((!\Inst_top_level|INST_BTN1Pulse|btn_cntr\(11)) # (!\Inst_top_level|INST_BTN1Pulse|btn_cntr\(10))) # (!\Inst_top_level|INST_BTN1Pulse|btn_cntr\(8))) # (!\Inst_top_level|INST_BTN1Pulse|btn_cntr\(9))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_BTN1Pulse|btn_cntr\(9),
	datab => \Inst_top_level|INST_BTN1Pulse|btn_cntr\(8),
	datac => \Inst_top_level|INST_BTN1Pulse|btn_cntr\(10),
	datad => \Inst_top_level|INST_BTN1Pulse|btn_cntr\(11),
	combout => \Inst_top_level|INST_BTN1Pulse|Equal0~2_combout\);

-- Location: LCCOMB_X66_Y14_N24
\Inst_top_level|INST_BTN1Pulse|btn_cntr[12]~41\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_BTN1Pulse|btn_cntr[12]~41_combout\ = (\Inst_top_level|INST_BTN1Pulse|btn_cntr\(12) & (\Inst_top_level|INST_BTN1Pulse|btn_cntr[11]~40\ $ (GND))) # (!\Inst_top_level|INST_BTN1Pulse|btn_cntr\(12) & 
-- (!\Inst_top_level|INST_BTN1Pulse|btn_cntr[11]~40\ & VCC))
-- \Inst_top_level|INST_BTN1Pulse|btn_cntr[12]~42\ = CARRY((\Inst_top_level|INST_BTN1Pulse|btn_cntr\(12) & !\Inst_top_level|INST_BTN1Pulse|btn_cntr[11]~40\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Inst_top_level|INST_BTN1Pulse|btn_cntr\(12),
	datad => VCC,
	cin => \Inst_top_level|INST_BTN1Pulse|btn_cntr[11]~40\,
	combout => \Inst_top_level|INST_BTN1Pulse|btn_cntr[12]~41_combout\,
	cout => \Inst_top_level|INST_BTN1Pulse|btn_cntr[12]~42\);

-- Location: FF_X66_Y14_N25
\Inst_top_level|INST_BTN1Pulse|btn_cntr[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Inst_top_level|INST_BTN1Pulse|btn_cntr[12]~41_combout\,
	sclr => \Inst_top_level|INST_BTN1Pulse|btn_cntr[14]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_top_level|INST_BTN1Pulse|btn_cntr\(12));

-- Location: LCCOMB_X66_Y14_N28
\Inst_top_level|INST_BTN1Pulse|btn_cntr[14]~45\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_BTN1Pulse|btn_cntr[14]~45_combout\ = (\Inst_top_level|INST_BTN1Pulse|btn_cntr\(14) & (\Inst_top_level|INST_BTN1Pulse|btn_cntr[13]~44\ $ (GND))) # (!\Inst_top_level|INST_BTN1Pulse|btn_cntr\(14) & 
-- (!\Inst_top_level|INST_BTN1Pulse|btn_cntr[13]~44\ & VCC))
-- \Inst_top_level|INST_BTN1Pulse|btn_cntr[14]~46\ = CARRY((\Inst_top_level|INST_BTN1Pulse|btn_cntr\(14) & !\Inst_top_level|INST_BTN1Pulse|btn_cntr[13]~44\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Inst_top_level|INST_BTN1Pulse|btn_cntr\(14),
	datad => VCC,
	cin => \Inst_top_level|INST_BTN1Pulse|btn_cntr[13]~44\,
	combout => \Inst_top_level|INST_BTN1Pulse|btn_cntr[14]~45_combout\,
	cout => \Inst_top_level|INST_BTN1Pulse|btn_cntr[14]~46\);

-- Location: FF_X66_Y14_N29
\Inst_top_level|INST_BTN1Pulse|btn_cntr[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Inst_top_level|INST_BTN1Pulse|btn_cntr[14]~45_combout\,
	sclr => \Inst_top_level|INST_BTN1Pulse|btn_cntr[14]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_top_level|INST_BTN1Pulse|btn_cntr\(14));

-- Location: LCCOMB_X66_Y14_N30
\Inst_top_level|INST_BTN1Pulse|btn_cntr[15]~47\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_BTN1Pulse|btn_cntr[15]~47_combout\ = \Inst_top_level|INST_BTN1Pulse|btn_cntr\(15) $ (\Inst_top_level|INST_BTN1Pulse|btn_cntr[14]~46\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_BTN1Pulse|btn_cntr\(15),
	cin => \Inst_top_level|INST_BTN1Pulse|btn_cntr[14]~46\,
	combout => \Inst_top_level|INST_BTN1Pulse|btn_cntr[15]~47_combout\);

-- Location: FF_X66_Y14_N31
\Inst_top_level|INST_BTN1Pulse|btn_cntr[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Inst_top_level|INST_BTN1Pulse|btn_cntr[15]~47_combout\,
	sclr => \Inst_top_level|INST_BTN1Pulse|btn_cntr[14]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_top_level|INST_BTN1Pulse|btn_cntr\(15));

-- Location: LCCOMB_X65_Y14_N18
\Inst_top_level|INST_BTN1Pulse|Equal0~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_BTN1Pulse|Equal0~3_combout\ = (((!\Inst_top_level|INST_BTN1Pulse|btn_cntr\(14)) # (!\Inst_top_level|INST_BTN1Pulse|btn_cntr\(15))) # (!\Inst_top_level|INST_BTN1Pulse|btn_cntr\(12))) # (!\Inst_top_level|INST_BTN1Pulse|btn_cntr\(13))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_BTN1Pulse|btn_cntr\(13),
	datab => \Inst_top_level|INST_BTN1Pulse|btn_cntr\(12),
	datac => \Inst_top_level|INST_BTN1Pulse|btn_cntr\(15),
	datad => \Inst_top_level|INST_BTN1Pulse|btn_cntr\(14),
	combout => \Inst_top_level|INST_BTN1Pulse|Equal0~3_combout\);

-- Location: LCCOMB_X65_Y14_N16
\Inst_top_level|INST_BTN1Pulse|Equal0~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_BTN1Pulse|Equal0~4_combout\ = (\Inst_top_level|INST_BTN1Pulse|Equal0~1_combout\) # ((\Inst_top_level|INST_BTN1Pulse|Equal0~0_combout\) # ((\Inst_top_level|INST_BTN1Pulse|Equal0~2_combout\) # 
-- (\Inst_top_level|INST_BTN1Pulse|Equal0~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_BTN1Pulse|Equal0~1_combout\,
	datab => \Inst_top_level|INST_BTN1Pulse|Equal0~0_combout\,
	datac => \Inst_top_level|INST_BTN1Pulse|Equal0~2_combout\,
	datad => \Inst_top_level|INST_BTN1Pulse|Equal0~3_combout\,
	combout => \Inst_top_level|INST_BTN1Pulse|Equal0~4_combout\);

-- Location: LCCOMB_X65_Y14_N28
\Inst_top_level|INST_BTN1Pulse|btn_reg~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_BTN1Pulse|btn_reg~0_combout\ = \Inst_top_level|INST_BTN1Pulse|btn_reg~q\ $ (!\Inst_top_level|INST_BTN1Pulse|Equal0~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Inst_top_level|INST_BTN1Pulse|btn_reg~q\,
	datad => \Inst_top_level|INST_BTN1Pulse|Equal0~4_combout\,
	combout => \Inst_top_level|INST_BTN1Pulse|btn_reg~0_combout\);

-- Location: FF_X65_Y14_N29
\Inst_top_level|INST_BTN1Pulse|btn_reg\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Inst_top_level|INST_BTN1Pulse|btn_reg~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_top_level|INST_BTN1Pulse|btn_reg~q\);

-- Location: LCCOMB_X65_Y14_N10
\Inst_top_level|kp~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|kp~0_combout\ = (\Inst_top_level|Inst_Key0|btn_reg~q\) # ((\Inst_top_level|Inst_Key2|btn_reg~q\) # (\Inst_top_level|INST_BTN1Pulse|btn_reg~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|Inst_Key0|btn_reg~q\,
	datac => \Inst_top_level|Inst_Key2|btn_reg~q\,
	datad => \Inst_top_level|INST_BTN1Pulse|btn_reg~q\,
	combout => \Inst_top_level|kp~0_combout\);

-- Location: LCCOMB_X63_Y20_N28
\Inst_top_level|INST_DebouncedKey0|btn_cntr[6]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_DebouncedKey0|btn_cntr[6]~20_combout\ = (\Inst_top_level|INST_DebouncedKey0|btn_reg~q\ $ (!\Inst_top_level|kp~0_combout\)) # (!\Inst_top_level|INST_DebouncedKey0|Equal0~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Inst_top_level|INST_DebouncedKey0|btn_reg~q\,
	datac => \Inst_top_level|kp~0_combout\,
	datad => \Inst_top_level|INST_DebouncedKey0|Equal0~4_combout\,
	combout => \Inst_top_level|INST_DebouncedKey0|btn_cntr[6]~20_combout\);

-- Location: FF_X62_Y20_N1
\Inst_top_level|INST_DebouncedKey0|btn_cntr[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_top_level|clock_en5ms~clkctrl_outclk\,
	d => \Inst_top_level|INST_DebouncedKey0|btn_cntr[0]~16_combout\,
	sclr => \Inst_top_level|INST_DebouncedKey0|btn_cntr[6]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_top_level|INST_DebouncedKey0|btn_cntr\(0));

-- Location: LCCOMB_X62_Y20_N2
\Inst_top_level|INST_DebouncedKey0|btn_cntr[1]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_DebouncedKey0|btn_cntr[1]~18_combout\ = (\Inst_top_level|INST_DebouncedKey0|btn_cntr\(1) & (!\Inst_top_level|INST_DebouncedKey0|btn_cntr[0]~17\)) # (!\Inst_top_level|INST_DebouncedKey0|btn_cntr\(1) & 
-- ((\Inst_top_level|INST_DebouncedKey0|btn_cntr[0]~17\) # (GND)))
-- \Inst_top_level|INST_DebouncedKey0|btn_cntr[1]~19\ = CARRY((!\Inst_top_level|INST_DebouncedKey0|btn_cntr[0]~17\) # (!\Inst_top_level|INST_DebouncedKey0|btn_cntr\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Inst_top_level|INST_DebouncedKey0|btn_cntr\(1),
	datad => VCC,
	cin => \Inst_top_level|INST_DebouncedKey0|btn_cntr[0]~17\,
	combout => \Inst_top_level|INST_DebouncedKey0|btn_cntr[1]~18_combout\,
	cout => \Inst_top_level|INST_DebouncedKey0|btn_cntr[1]~19\);

-- Location: FF_X62_Y20_N3
\Inst_top_level|INST_DebouncedKey0|btn_cntr[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_top_level|clock_en5ms~clkctrl_outclk\,
	d => \Inst_top_level|INST_DebouncedKey0|btn_cntr[1]~18_combout\,
	sclr => \Inst_top_level|INST_DebouncedKey0|btn_cntr[6]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_top_level|INST_DebouncedKey0|btn_cntr\(1));

-- Location: LCCOMB_X62_Y20_N4
\Inst_top_level|INST_DebouncedKey0|btn_cntr[2]~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_DebouncedKey0|btn_cntr[2]~21_combout\ = (\Inst_top_level|INST_DebouncedKey0|btn_cntr\(2) & (\Inst_top_level|INST_DebouncedKey0|btn_cntr[1]~19\ $ (GND))) # (!\Inst_top_level|INST_DebouncedKey0|btn_cntr\(2) & 
-- (!\Inst_top_level|INST_DebouncedKey0|btn_cntr[1]~19\ & VCC))
-- \Inst_top_level|INST_DebouncedKey0|btn_cntr[2]~22\ = CARRY((\Inst_top_level|INST_DebouncedKey0|btn_cntr\(2) & !\Inst_top_level|INST_DebouncedKey0|btn_cntr[1]~19\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Inst_top_level|INST_DebouncedKey0|btn_cntr\(2),
	datad => VCC,
	cin => \Inst_top_level|INST_DebouncedKey0|btn_cntr[1]~19\,
	combout => \Inst_top_level|INST_DebouncedKey0|btn_cntr[2]~21_combout\,
	cout => \Inst_top_level|INST_DebouncedKey0|btn_cntr[2]~22\);

-- Location: FF_X62_Y20_N5
\Inst_top_level|INST_DebouncedKey0|btn_cntr[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_top_level|clock_en5ms~clkctrl_outclk\,
	d => \Inst_top_level|INST_DebouncedKey0|btn_cntr[2]~21_combout\,
	sclr => \Inst_top_level|INST_DebouncedKey0|btn_cntr[6]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_top_level|INST_DebouncedKey0|btn_cntr\(2));

-- Location: LCCOMB_X62_Y20_N6
\Inst_top_level|INST_DebouncedKey0|btn_cntr[3]~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_DebouncedKey0|btn_cntr[3]~23_combout\ = (\Inst_top_level|INST_DebouncedKey0|btn_cntr\(3) & (!\Inst_top_level|INST_DebouncedKey0|btn_cntr[2]~22\)) # (!\Inst_top_level|INST_DebouncedKey0|btn_cntr\(3) & 
-- ((\Inst_top_level|INST_DebouncedKey0|btn_cntr[2]~22\) # (GND)))
-- \Inst_top_level|INST_DebouncedKey0|btn_cntr[3]~24\ = CARRY((!\Inst_top_level|INST_DebouncedKey0|btn_cntr[2]~22\) # (!\Inst_top_level|INST_DebouncedKey0|btn_cntr\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_DebouncedKey0|btn_cntr\(3),
	datad => VCC,
	cin => \Inst_top_level|INST_DebouncedKey0|btn_cntr[2]~22\,
	combout => \Inst_top_level|INST_DebouncedKey0|btn_cntr[3]~23_combout\,
	cout => \Inst_top_level|INST_DebouncedKey0|btn_cntr[3]~24\);

-- Location: LCCOMB_X62_Y20_N8
\Inst_top_level|INST_DebouncedKey0|btn_cntr[4]~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_DebouncedKey0|btn_cntr[4]~25_combout\ = (\Inst_top_level|INST_DebouncedKey0|btn_cntr\(4) & (\Inst_top_level|INST_DebouncedKey0|btn_cntr[3]~24\ $ (GND))) # (!\Inst_top_level|INST_DebouncedKey0|btn_cntr\(4) & 
-- (!\Inst_top_level|INST_DebouncedKey0|btn_cntr[3]~24\ & VCC))
-- \Inst_top_level|INST_DebouncedKey0|btn_cntr[4]~26\ = CARRY((\Inst_top_level|INST_DebouncedKey0|btn_cntr\(4) & !\Inst_top_level|INST_DebouncedKey0|btn_cntr[3]~24\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Inst_top_level|INST_DebouncedKey0|btn_cntr\(4),
	datad => VCC,
	cin => \Inst_top_level|INST_DebouncedKey0|btn_cntr[3]~24\,
	combout => \Inst_top_level|INST_DebouncedKey0|btn_cntr[4]~25_combout\,
	cout => \Inst_top_level|INST_DebouncedKey0|btn_cntr[4]~26\);

-- Location: FF_X62_Y20_N9
\Inst_top_level|INST_DebouncedKey0|btn_cntr[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_top_level|clock_en5ms~clkctrl_outclk\,
	d => \Inst_top_level|INST_DebouncedKey0|btn_cntr[4]~25_combout\,
	sclr => \Inst_top_level|INST_DebouncedKey0|btn_cntr[6]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_top_level|INST_DebouncedKey0|btn_cntr\(4));

-- Location: LCCOMB_X62_Y20_N10
\Inst_top_level|INST_DebouncedKey0|btn_cntr[5]~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_DebouncedKey0|btn_cntr[5]~27_combout\ = (\Inst_top_level|INST_DebouncedKey0|btn_cntr\(5) & (!\Inst_top_level|INST_DebouncedKey0|btn_cntr[4]~26\)) # (!\Inst_top_level|INST_DebouncedKey0|btn_cntr\(5) & 
-- ((\Inst_top_level|INST_DebouncedKey0|btn_cntr[4]~26\) # (GND)))
-- \Inst_top_level|INST_DebouncedKey0|btn_cntr[5]~28\ = CARRY((!\Inst_top_level|INST_DebouncedKey0|btn_cntr[4]~26\) # (!\Inst_top_level|INST_DebouncedKey0|btn_cntr\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_DebouncedKey0|btn_cntr\(5),
	datad => VCC,
	cin => \Inst_top_level|INST_DebouncedKey0|btn_cntr[4]~26\,
	combout => \Inst_top_level|INST_DebouncedKey0|btn_cntr[5]~27_combout\,
	cout => \Inst_top_level|INST_DebouncedKey0|btn_cntr[5]~28\);

-- Location: LCCOMB_X62_Y20_N12
\Inst_top_level|INST_DebouncedKey0|btn_cntr[6]~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_DebouncedKey0|btn_cntr[6]~29_combout\ = (\Inst_top_level|INST_DebouncedKey0|btn_cntr\(6) & (\Inst_top_level|INST_DebouncedKey0|btn_cntr[5]~28\ $ (GND))) # (!\Inst_top_level|INST_DebouncedKey0|btn_cntr\(6) & 
-- (!\Inst_top_level|INST_DebouncedKey0|btn_cntr[5]~28\ & VCC))
-- \Inst_top_level|INST_DebouncedKey0|btn_cntr[6]~30\ = CARRY((\Inst_top_level|INST_DebouncedKey0|btn_cntr\(6) & !\Inst_top_level|INST_DebouncedKey0|btn_cntr[5]~28\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_DebouncedKey0|btn_cntr\(6),
	datad => VCC,
	cin => \Inst_top_level|INST_DebouncedKey0|btn_cntr[5]~28\,
	combout => \Inst_top_level|INST_DebouncedKey0|btn_cntr[6]~29_combout\,
	cout => \Inst_top_level|INST_DebouncedKey0|btn_cntr[6]~30\);

-- Location: LCCOMB_X62_Y20_N14
\Inst_top_level|INST_DebouncedKey0|btn_cntr[7]~31\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_DebouncedKey0|btn_cntr[7]~31_combout\ = (\Inst_top_level|INST_DebouncedKey0|btn_cntr\(7) & (!\Inst_top_level|INST_DebouncedKey0|btn_cntr[6]~30\)) # (!\Inst_top_level|INST_DebouncedKey0|btn_cntr\(7) & 
-- ((\Inst_top_level|INST_DebouncedKey0|btn_cntr[6]~30\) # (GND)))
-- \Inst_top_level|INST_DebouncedKey0|btn_cntr[7]~32\ = CARRY((!\Inst_top_level|INST_DebouncedKey0|btn_cntr[6]~30\) # (!\Inst_top_level|INST_DebouncedKey0|btn_cntr\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Inst_top_level|INST_DebouncedKey0|btn_cntr\(7),
	datad => VCC,
	cin => \Inst_top_level|INST_DebouncedKey0|btn_cntr[6]~30\,
	combout => \Inst_top_level|INST_DebouncedKey0|btn_cntr[7]~31_combout\,
	cout => \Inst_top_level|INST_DebouncedKey0|btn_cntr[7]~32\);

-- Location: FF_X62_Y20_N15
\Inst_top_level|INST_DebouncedKey0|btn_cntr[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_top_level|clock_en5ms~clkctrl_outclk\,
	d => \Inst_top_level|INST_DebouncedKey0|btn_cntr[7]~31_combout\,
	sclr => \Inst_top_level|INST_DebouncedKey0|btn_cntr[6]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_top_level|INST_DebouncedKey0|btn_cntr\(7));

-- Location: FF_X62_Y20_N11
\Inst_top_level|INST_DebouncedKey0|btn_cntr[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_top_level|clock_en5ms~clkctrl_outclk\,
	d => \Inst_top_level|INST_DebouncedKey0|btn_cntr[5]~27_combout\,
	sclr => \Inst_top_level|INST_DebouncedKey0|btn_cntr[6]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_top_level|INST_DebouncedKey0|btn_cntr\(5));

-- Location: FF_X62_Y20_N13
\Inst_top_level|INST_DebouncedKey0|btn_cntr[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_top_level|clock_en5ms~clkctrl_outclk\,
	d => \Inst_top_level|INST_DebouncedKey0|btn_cntr[6]~29_combout\,
	sclr => \Inst_top_level|INST_DebouncedKey0|btn_cntr[6]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_top_level|INST_DebouncedKey0|btn_cntr\(6));

-- Location: LCCOMB_X63_Y20_N8
\Inst_top_level|INST_DebouncedKey0|Equal0~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_DebouncedKey0|Equal0~1_combout\ = (\Inst_top_level|INST_DebouncedKey0|btn_cntr\(4)) # ((\Inst_top_level|INST_DebouncedKey0|btn_cntr\(7)) # ((\Inst_top_level|INST_DebouncedKey0|btn_cntr\(5)) # 
-- (\Inst_top_level|INST_DebouncedKey0|btn_cntr\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_DebouncedKey0|btn_cntr\(4),
	datab => \Inst_top_level|INST_DebouncedKey0|btn_cntr\(7),
	datac => \Inst_top_level|INST_DebouncedKey0|btn_cntr\(5),
	datad => \Inst_top_level|INST_DebouncedKey0|btn_cntr\(6),
	combout => \Inst_top_level|INST_DebouncedKey0|Equal0~1_combout\);

-- Location: LCCOMB_X62_Y20_N16
\Inst_top_level|INST_DebouncedKey0|btn_cntr[8]~33\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_DebouncedKey0|btn_cntr[8]~33_combout\ = (\Inst_top_level|INST_DebouncedKey0|btn_cntr\(8) & (\Inst_top_level|INST_DebouncedKey0|btn_cntr[7]~32\ $ (GND))) # (!\Inst_top_level|INST_DebouncedKey0|btn_cntr\(8) & 
-- (!\Inst_top_level|INST_DebouncedKey0|btn_cntr[7]~32\ & VCC))
-- \Inst_top_level|INST_DebouncedKey0|btn_cntr[8]~34\ = CARRY((\Inst_top_level|INST_DebouncedKey0|btn_cntr\(8) & !\Inst_top_level|INST_DebouncedKey0|btn_cntr[7]~32\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Inst_top_level|INST_DebouncedKey0|btn_cntr\(8),
	datad => VCC,
	cin => \Inst_top_level|INST_DebouncedKey0|btn_cntr[7]~32\,
	combout => \Inst_top_level|INST_DebouncedKey0|btn_cntr[8]~33_combout\,
	cout => \Inst_top_level|INST_DebouncedKey0|btn_cntr[8]~34\);

-- Location: FF_X62_Y20_N17
\Inst_top_level|INST_DebouncedKey0|btn_cntr[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_top_level|clock_en5ms~clkctrl_outclk\,
	d => \Inst_top_level|INST_DebouncedKey0|btn_cntr[8]~33_combout\,
	sclr => \Inst_top_level|INST_DebouncedKey0|btn_cntr[6]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_top_level|INST_DebouncedKey0|btn_cntr\(8));

-- Location: LCCOMB_X62_Y20_N18
\Inst_top_level|INST_DebouncedKey0|btn_cntr[9]~35\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_DebouncedKey0|btn_cntr[9]~35_combout\ = (\Inst_top_level|INST_DebouncedKey0|btn_cntr\(9) & (!\Inst_top_level|INST_DebouncedKey0|btn_cntr[8]~34\)) # (!\Inst_top_level|INST_DebouncedKey0|btn_cntr\(9) & 
-- ((\Inst_top_level|INST_DebouncedKey0|btn_cntr[8]~34\) # (GND)))
-- \Inst_top_level|INST_DebouncedKey0|btn_cntr[9]~36\ = CARRY((!\Inst_top_level|INST_DebouncedKey0|btn_cntr[8]~34\) # (!\Inst_top_level|INST_DebouncedKey0|btn_cntr\(9)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Inst_top_level|INST_DebouncedKey0|btn_cntr\(9),
	datad => VCC,
	cin => \Inst_top_level|INST_DebouncedKey0|btn_cntr[8]~34\,
	combout => \Inst_top_level|INST_DebouncedKey0|btn_cntr[9]~35_combout\,
	cout => \Inst_top_level|INST_DebouncedKey0|btn_cntr[9]~36\);

-- Location: FF_X62_Y20_N19
\Inst_top_level|INST_DebouncedKey0|btn_cntr[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_top_level|clock_en5ms~clkctrl_outclk\,
	d => \Inst_top_level|INST_DebouncedKey0|btn_cntr[9]~35_combout\,
	sclr => \Inst_top_level|INST_DebouncedKey0|btn_cntr[6]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_top_level|INST_DebouncedKey0|btn_cntr\(9));

-- Location: LCCOMB_X62_Y20_N20
\Inst_top_level|INST_DebouncedKey0|btn_cntr[10]~37\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_DebouncedKey0|btn_cntr[10]~37_combout\ = (\Inst_top_level|INST_DebouncedKey0|btn_cntr\(10) & (\Inst_top_level|INST_DebouncedKey0|btn_cntr[9]~36\ $ (GND))) # (!\Inst_top_level|INST_DebouncedKey0|btn_cntr\(10) & 
-- (!\Inst_top_level|INST_DebouncedKey0|btn_cntr[9]~36\ & VCC))
-- \Inst_top_level|INST_DebouncedKey0|btn_cntr[10]~38\ = CARRY((\Inst_top_level|INST_DebouncedKey0|btn_cntr\(10) & !\Inst_top_level|INST_DebouncedKey0|btn_cntr[9]~36\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Inst_top_level|INST_DebouncedKey0|btn_cntr\(10),
	datad => VCC,
	cin => \Inst_top_level|INST_DebouncedKey0|btn_cntr[9]~36\,
	combout => \Inst_top_level|INST_DebouncedKey0|btn_cntr[10]~37_combout\,
	cout => \Inst_top_level|INST_DebouncedKey0|btn_cntr[10]~38\);

-- Location: FF_X62_Y20_N21
\Inst_top_level|INST_DebouncedKey0|btn_cntr[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_top_level|clock_en5ms~clkctrl_outclk\,
	d => \Inst_top_level|INST_DebouncedKey0|btn_cntr[10]~37_combout\,
	sclr => \Inst_top_level|INST_DebouncedKey0|btn_cntr[6]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_top_level|INST_DebouncedKey0|btn_cntr\(10));

-- Location: LCCOMB_X62_Y20_N24
\Inst_top_level|INST_DebouncedKey0|btn_cntr[12]~41\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_DebouncedKey0|btn_cntr[12]~41_combout\ = (\Inst_top_level|INST_DebouncedKey0|btn_cntr\(12) & (\Inst_top_level|INST_DebouncedKey0|btn_cntr[11]~40\ $ (GND))) # (!\Inst_top_level|INST_DebouncedKey0|btn_cntr\(12) & 
-- (!\Inst_top_level|INST_DebouncedKey0|btn_cntr[11]~40\ & VCC))
-- \Inst_top_level|INST_DebouncedKey0|btn_cntr[12]~42\ = CARRY((\Inst_top_level|INST_DebouncedKey0|btn_cntr\(12) & !\Inst_top_level|INST_DebouncedKey0|btn_cntr[11]~40\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Inst_top_level|INST_DebouncedKey0|btn_cntr\(12),
	datad => VCC,
	cin => \Inst_top_level|INST_DebouncedKey0|btn_cntr[11]~40\,
	combout => \Inst_top_level|INST_DebouncedKey0|btn_cntr[12]~41_combout\,
	cout => \Inst_top_level|INST_DebouncedKey0|btn_cntr[12]~42\);

-- Location: FF_X62_Y20_N25
\Inst_top_level|INST_DebouncedKey0|btn_cntr[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_top_level|clock_en5ms~clkctrl_outclk\,
	d => \Inst_top_level|INST_DebouncedKey0|btn_cntr[12]~41_combout\,
	sclr => \Inst_top_level|INST_DebouncedKey0|btn_cntr[6]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_top_level|INST_DebouncedKey0|btn_cntr\(12));

-- Location: LCCOMB_X62_Y20_N26
\Inst_top_level|INST_DebouncedKey0|btn_cntr[13]~43\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_DebouncedKey0|btn_cntr[13]~43_combout\ = (\Inst_top_level|INST_DebouncedKey0|btn_cntr\(13) & (!\Inst_top_level|INST_DebouncedKey0|btn_cntr[12]~42\)) # (!\Inst_top_level|INST_DebouncedKey0|btn_cntr\(13) & 
-- ((\Inst_top_level|INST_DebouncedKey0|btn_cntr[12]~42\) # (GND)))
-- \Inst_top_level|INST_DebouncedKey0|btn_cntr[13]~44\ = CARRY((!\Inst_top_level|INST_DebouncedKey0|btn_cntr[12]~42\) # (!\Inst_top_level|INST_DebouncedKey0|btn_cntr\(13)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_DebouncedKey0|btn_cntr\(13),
	datad => VCC,
	cin => \Inst_top_level|INST_DebouncedKey0|btn_cntr[12]~42\,
	combout => \Inst_top_level|INST_DebouncedKey0|btn_cntr[13]~43_combout\,
	cout => \Inst_top_level|INST_DebouncedKey0|btn_cntr[13]~44\);

-- Location: LCCOMB_X62_Y20_N28
\Inst_top_level|INST_DebouncedKey0|btn_cntr[14]~45\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_DebouncedKey0|btn_cntr[14]~45_combout\ = (\Inst_top_level|INST_DebouncedKey0|btn_cntr\(14) & (\Inst_top_level|INST_DebouncedKey0|btn_cntr[13]~44\ $ (GND))) # (!\Inst_top_level|INST_DebouncedKey0|btn_cntr\(14) & 
-- (!\Inst_top_level|INST_DebouncedKey0|btn_cntr[13]~44\ & VCC))
-- \Inst_top_level|INST_DebouncedKey0|btn_cntr[14]~46\ = CARRY((\Inst_top_level|INST_DebouncedKey0|btn_cntr\(14) & !\Inst_top_level|INST_DebouncedKey0|btn_cntr[13]~44\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Inst_top_level|INST_DebouncedKey0|btn_cntr\(14),
	datad => VCC,
	cin => \Inst_top_level|INST_DebouncedKey0|btn_cntr[13]~44\,
	combout => \Inst_top_level|INST_DebouncedKey0|btn_cntr[14]~45_combout\,
	cout => \Inst_top_level|INST_DebouncedKey0|btn_cntr[14]~46\);

-- Location: FF_X62_Y20_N29
\Inst_top_level|INST_DebouncedKey0|btn_cntr[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_top_level|clock_en5ms~clkctrl_outclk\,
	d => \Inst_top_level|INST_DebouncedKey0|btn_cntr[14]~45_combout\,
	sclr => \Inst_top_level|INST_DebouncedKey0|btn_cntr[6]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_top_level|INST_DebouncedKey0|btn_cntr\(14));

-- Location: LCCOMB_X62_Y20_N30
\Inst_top_level|INST_DebouncedKey0|btn_cntr[15]~47\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_DebouncedKey0|btn_cntr[15]~47_combout\ = \Inst_top_level|INST_DebouncedKey0|btn_cntr\(15) $ (\Inst_top_level|INST_DebouncedKey0|btn_cntr[14]~46\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_DebouncedKey0|btn_cntr\(15),
	cin => \Inst_top_level|INST_DebouncedKey0|btn_cntr[14]~46\,
	combout => \Inst_top_level|INST_DebouncedKey0|btn_cntr[15]~47_combout\);

-- Location: FF_X62_Y20_N31
\Inst_top_level|INST_DebouncedKey0|btn_cntr[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_top_level|clock_en5ms~clkctrl_outclk\,
	d => \Inst_top_level|INST_DebouncedKey0|btn_cntr[15]~47_combout\,
	sclr => \Inst_top_level|INST_DebouncedKey0|btn_cntr[6]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_top_level|INST_DebouncedKey0|btn_cntr\(15));

-- Location: FF_X62_Y20_N27
\Inst_top_level|INST_DebouncedKey0|btn_cntr[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_top_level|clock_en5ms~clkctrl_outclk\,
	d => \Inst_top_level|INST_DebouncedKey0|btn_cntr[13]~43_combout\,
	sclr => \Inst_top_level|INST_DebouncedKey0|btn_cntr[6]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_top_level|INST_DebouncedKey0|btn_cntr\(13));

-- Location: LCCOMB_X63_Y20_N4
\Inst_top_level|INST_DebouncedKey0|Equal0~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_DebouncedKey0|Equal0~3_combout\ = (\Inst_top_level|INST_DebouncedKey0|btn_cntr\(12)) # ((\Inst_top_level|INST_DebouncedKey0|btn_cntr\(15)) # ((\Inst_top_level|INST_DebouncedKey0|btn_cntr\(13)) # 
-- (\Inst_top_level|INST_DebouncedKey0|btn_cntr\(14))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_DebouncedKey0|btn_cntr\(12),
	datab => \Inst_top_level|INST_DebouncedKey0|btn_cntr\(15),
	datac => \Inst_top_level|INST_DebouncedKey0|btn_cntr\(13),
	datad => \Inst_top_level|INST_DebouncedKey0|btn_cntr\(14),
	combout => \Inst_top_level|INST_DebouncedKey0|Equal0~3_combout\);

-- Location: FF_X62_Y20_N7
\Inst_top_level|INST_DebouncedKey0|btn_cntr[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_top_level|clock_en5ms~clkctrl_outclk\,
	d => \Inst_top_level|INST_DebouncedKey0|btn_cntr[3]~23_combout\,
	sclr => \Inst_top_level|INST_DebouncedKey0|btn_cntr[6]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_top_level|INST_DebouncedKey0|btn_cntr\(3));

-- Location: LCCOMB_X63_Y20_N2
\Inst_top_level|INST_DebouncedKey0|Equal0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_DebouncedKey0|Equal0~0_combout\ = (\Inst_top_level|INST_DebouncedKey0|btn_cntr\(1)) # ((\Inst_top_level|INST_DebouncedKey0|btn_cntr\(2)) # ((\Inst_top_level|INST_DebouncedKey0|btn_cntr\(3)) # 
-- (!\Inst_top_level|INST_DebouncedKey0|btn_cntr\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_DebouncedKey0|btn_cntr\(1),
	datab => \Inst_top_level|INST_DebouncedKey0|btn_cntr\(2),
	datac => \Inst_top_level|INST_DebouncedKey0|btn_cntr\(0),
	datad => \Inst_top_level|INST_DebouncedKey0|btn_cntr\(3),
	combout => \Inst_top_level|INST_DebouncedKey0|Equal0~0_combout\);

-- Location: LCCOMB_X63_Y20_N10
\Inst_top_level|INST_DebouncedKey0|Equal0~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_DebouncedKey0|Equal0~4_combout\ = (\Inst_top_level|INST_DebouncedKey0|Equal0~2_combout\) # ((\Inst_top_level|INST_DebouncedKey0|Equal0~1_combout\) # ((\Inst_top_level|INST_DebouncedKey0|Equal0~3_combout\) # 
-- (\Inst_top_level|INST_DebouncedKey0|Equal0~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_DebouncedKey0|Equal0~2_combout\,
	datab => \Inst_top_level|INST_DebouncedKey0|Equal0~1_combout\,
	datac => \Inst_top_level|INST_DebouncedKey0|Equal0~3_combout\,
	datad => \Inst_top_level|INST_DebouncedKey0|Equal0~0_combout\,
	combout => \Inst_top_level|INST_DebouncedKey0|Equal0~4_combout\);

-- Location: LCCOMB_X63_Y20_N20
\Inst_top_level|INST_DebouncedKey0|btn_reg~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_DebouncedKey0|btn_reg~0_combout\ = \Inst_top_level|INST_DebouncedKey0|btn_reg~q\ $ (!\Inst_top_level|INST_DebouncedKey0|Equal0~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Inst_top_level|INST_DebouncedKey0|btn_reg~q\,
	datad => \Inst_top_level|INST_DebouncedKey0|Equal0~4_combout\,
	combout => \Inst_top_level|INST_DebouncedKey0|btn_reg~0_combout\);

-- Location: FF_X63_Y20_N21
\Inst_top_level|INST_DebouncedKey0|btn_reg\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_top_level|clock_en5ms~clkctrl_outclk\,
	d => \Inst_top_level|INST_DebouncedKey0|btn_reg~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_top_level|INST_DebouncedKey0|btn_reg~q\);

-- Location: LCCOMB_X84_Y3_N28
\Inst_top_level|INST_DebouncedKey0|btn_sync[0]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_DebouncedKey0|btn_sync[0]~feeder_combout\ = \Inst_top_level|INST_DebouncedKey0|btn_reg~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Inst_top_level|INST_DebouncedKey0|btn_reg~q\,
	combout => \Inst_top_level|INST_DebouncedKey0|btn_sync[0]~feeder_combout\);

-- Location: FF_X84_Y3_N29
\Inst_top_level|INST_DebouncedKey0|btn_sync[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_top_level|clock_en5ms~clkctrl_outclk\,
	d => \Inst_top_level|INST_DebouncedKey0|btn_sync[0]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_top_level|INST_DebouncedKey0|btn_sync\(0));

-- Location: FF_X84_Y3_N17
\Inst_top_level|INST_DebouncedKey0|btn_sync[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_top_level|clock_en5ms~clkctrl_outclk\,
	asdata => \Inst_top_level|INST_DebouncedKey0|btn_sync\(0),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_top_level|INST_DebouncedKey0|btn_sync\(1));

-- Location: LCCOMB_X84_Y3_N16
\Inst_top_level|INST_DebouncedKey0|btn_pulse~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_DebouncedKey0|btn_pulse~0_combout\ = (!\Inst_top_level|INST_DebouncedKey0|btn_sync\(1) & \Inst_top_level|INST_DebouncedKey0|btn_sync\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Inst_top_level|INST_DebouncedKey0|btn_sync\(1),
	datad => \Inst_top_level|INST_DebouncedKey0|btn_sync\(0),
	combout => \Inst_top_level|INST_DebouncedKey0|btn_pulse~0_combout\);

-- Location: FF_X85_Y3_N21
\Inst_top_level|INST_DebouncedKey0|btn_pulse\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_top_level|clock_en5ms~clkctrl_outclk\,
	asdata => \Inst_top_level|INST_DebouncedKey0|btn_pulse~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_top_level|INST_DebouncedKey0|btn_pulse~q\);

-- Location: LCCOMB_X85_Y4_N2
\Inst_top_level|INST_StateMachine|current_state.PWM_mode~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_StateMachine|current_state.PWM_mode~0_combout\ = (\Inst_top_level|INST_StateMachine|current_state.INIT~q\ & (((!\Inst_top_level|Inst_Key2|btn_reg~q\)))) # (!\Inst_top_level|INST_StateMachine|current_state.INIT~q\ & 
-- (((!\Inst_top_level|INST_StateMachine|Equal0~1_combout\)) # (!\Inst_top_level|INST_StateMachine|Equal0~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000011111110111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_StateMachine|Equal0~0_combout\,
	datab => \Inst_top_level|INST_StateMachine|Equal0~1_combout\,
	datac => \Inst_top_level|INST_StateMachine|current_state.INIT~q\,
	datad => \Inst_top_level|Inst_Key2|btn_reg~q\,
	combout => \Inst_top_level|INST_StateMachine|current_state.PWM_mode~0_combout\);

-- Location: LCCOMB_X85_Y3_N20
\Inst_top_level|INST_StateMachine|current_state.PWM_mode~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_StateMachine|current_state.PWM_mode~1_combout\ = ((\Inst_top_level|INST_StateMachine|current_state.PWM_mode~0_combout\) # ((\Inst_top_level|INST_StateMachine|current_state.INIT~q\ & !\Inst_top_level|INST_DebouncedKey0|btn_pulse~q\))) 
-- # (!\Inst_top_level|clock_en5ms~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101011101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|clock_en5ms~q\,
	datab => \Inst_top_level|INST_StateMachine|current_state.INIT~q\,
	datac => \Inst_top_level|INST_DebouncedKey0|btn_pulse~q\,
	datad => \Inst_top_level|INST_StateMachine|current_state.PWM_mode~0_combout\,
	combout => \Inst_top_level|INST_StateMachine|current_state.PWM_mode~1_combout\);

-- Location: LCCOMB_X86_Y3_N30
\Inst_top_level|INST_StateMachine|current_state.PWM_mode~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_StateMachine|current_state.PWM_mode~2_combout\ = \Inst_top_level|INST_StateMachine|current_state.PWM_mode~q\ $ (!\Inst_top_level|INST_StateMachine|current_state.PWM_mode~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Inst_top_level|INST_StateMachine|current_state.PWM_mode~q\,
	datad => \Inst_top_level|INST_StateMachine|current_state.PWM_mode~1_combout\,
	combout => \Inst_top_level|INST_StateMachine|current_state.PWM_mode~2_combout\);

-- Location: FF_X86_Y3_N31
\Inst_top_level|INST_StateMachine|current_state.PWM_mode\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Inst_top_level|INST_StateMachine|current_state.PWM_mode~2_combout\,
	clrn => \Inst_top_level|Inst_Key0|ALT_INV_btn_reg~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_top_level|INST_StateMachine|current_state.PWM_mode~q\);

-- Location: LCCOMB_X85_Y3_N6
\Inst_top_level|INST_StateMachine|current_state.CLOCK_GEN_MODE~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_StateMachine|current_state.CLOCK_GEN_MODE~0_combout\ = (\Inst_top_level|INST_StateMachine|current_state.PWM_mode~1_combout\ & (\Inst_top_level|INST_StateMachine|current_state.CLOCK_GEN_MODE~q\)) # 
-- (!\Inst_top_level|INST_StateMachine|current_state.PWM_mode~1_combout\ & ((\Inst_top_level|INST_StateMachine|current_state.PWM_mode~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_StateMachine|current_state.CLOCK_GEN_MODE~q\,
	datac => \Inst_top_level|INST_StateMachine|current_state.PWM_mode~q\,
	datad => \Inst_top_level|INST_StateMachine|current_state.PWM_mode~1_combout\,
	combout => \Inst_top_level|INST_StateMachine|current_state.CLOCK_GEN_MODE~0_combout\);

-- Location: FF_X86_Y3_N15
\Inst_top_level|INST_StateMachine|current_state.CLOCK_GEN_MODE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \Inst_top_level|INST_StateMachine|current_state.CLOCK_GEN_MODE~0_combout\,
	clrn => \Inst_top_level|Inst_Key0|ALT_INV_btn_reg~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_top_level|INST_StateMachine|current_state.CLOCK_GEN_MODE~q\);

-- Location: FF_X85_Y3_N23
\Inst_top_level|INST_BTN1Pulse|btn_sync[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \Inst_top_level|INST_BTN1Pulse|btn_reg~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_top_level|INST_BTN1Pulse|btn_sync\(0));

-- Location: FF_X85_Y3_N19
\Inst_top_level|INST_BTN1Pulse|btn_sync[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \Inst_top_level|INST_BTN1Pulse|btn_sync\(0),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_top_level|INST_BTN1Pulse|btn_sync\(1));

-- Location: LCCOMB_X85_Y3_N18
\Inst_top_level|INST_BTN1Pulse|btn_pulse~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_BTN1Pulse|btn_pulse~0_combout\ = (\Inst_top_level|INST_BTN1Pulse|btn_sync\(0) & !\Inst_top_level|INST_BTN1Pulse|btn_sync\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_BTN1Pulse|btn_sync\(0),
	datac => \Inst_top_level|INST_BTN1Pulse|btn_sync\(1),
	combout => \Inst_top_level|INST_BTN1Pulse|btn_pulse~0_combout\);

-- Location: LCCOMB_X84_Y3_N30
\Inst_top_level|INST_BTN1Pulse|btn_pulse~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_BTN1Pulse|btn_pulse~feeder_combout\ = \Inst_top_level|INST_BTN1Pulse|btn_pulse~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Inst_top_level|INST_BTN1Pulse|btn_pulse~0_combout\,
	combout => \Inst_top_level|INST_BTN1Pulse|btn_pulse~feeder_combout\);

-- Location: FF_X84_Y3_N31
\Inst_top_level|INST_BTN1Pulse|btn_pulse\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \Inst_top_level|INST_BTN1Pulse|btn_pulse~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_top_level|INST_BTN1Pulse|btn_pulse~q\);

-- Location: LCCOMB_X85_Y3_N22
\Inst_top_level|next_pwmstate.PModule2~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|next_pwmstate.PModule2~0_combout\ = (\Inst_top_level|INST_StateMachine|current_state.PWM_mode~q\ & (!\Inst_top_level|INST_StateMachine|current_state.CLOCK_GEN_MODE~q\ & \Inst_top_level|INST_BTN1Pulse|btn_pulse~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_StateMachine|current_state.PWM_mode~q\,
	datab => \Inst_top_level|INST_StateMachine|current_state.CLOCK_GEN_MODE~q\,
	datad => \Inst_top_level|INST_BTN1Pulse|btn_pulse~q\,
	combout => \Inst_top_level|next_pwmstate.PModule2~0_combout\);

-- Location: CLKCTRL_G18
\Inst_top_level|next_pwmstate.PModule2~0clkctrl\ : cycloneive_clkctrl
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	ena_register_mode => "none")
-- pragma translate_on
PORT MAP (
	inclk => \Inst_top_level|next_pwmstate.PModule2~0clkctrl_INCLK_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	outclk => \Inst_top_level|next_pwmstate.PModule2~0clkctrl_outclk\);

-- Location: LCCOMB_X87_Y3_N14
\Inst_top_level|next_pwmstate.PModule4_1935\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|next_pwmstate.PModule4_1935~combout\ = (\Inst_top_level|INST_StateMachine|current_state.INIT~q\ & ((GLOBAL(\Inst_top_level|next_pwmstate.PModule2~0clkctrl_outclk\) & ((\Inst_top_level|current_PWMState.PModule3~q\))) # 
-- (!GLOBAL(\Inst_top_level|next_pwmstate.PModule2~0clkctrl_outclk\) & (\Inst_top_level|next_pwmstate.PModule4_1935~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|next_pwmstate.PModule4_1935~combout\,
	datab => \Inst_top_level|INST_StateMachine|current_state.INIT~q\,
	datac => \Inst_top_level|current_PWMState.PModule3~q\,
	datad => \Inst_top_level|next_pwmstate.PModule2~0clkctrl_outclk\,
	combout => \Inst_top_level|next_pwmstate.PModule4_1935~combout\);

-- Location: FF_X87_Y3_N3
\Inst_top_level|current_PWMState.PModule4\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \Inst_top_level|next_pwmstate.PModule4_1935~combout\,
	sload => VCC,
	ena => \Inst_top_level|clock_en5ms~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_top_level|current_PWMState.PModule4~q\);

-- Location: LCCOMB_X87_Y3_N2
\Inst_top_level|next_pwmstate.PModule1_1971\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|next_pwmstate.PModule1_1971~combout\ = ((GLOBAL(\Inst_top_level|next_pwmstate.PModule2~0clkctrl_outclk\) & ((\Inst_top_level|current_PWMState.PModule4~q\))) # (!GLOBAL(\Inst_top_level|next_pwmstate.PModule2~0clkctrl_outclk\) & 
-- (\Inst_top_level|next_pwmstate.PModule1_1971~combout\))) # (!\Inst_top_level|INST_StateMachine|current_state.INIT~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110111011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|next_pwmstate.PModule1_1971~combout\,
	datab => \Inst_top_level|INST_StateMachine|current_state.INIT~q\,
	datac => \Inst_top_level|current_PWMState.PModule4~q\,
	datad => \Inst_top_level|next_pwmstate.PModule2~0clkctrl_outclk\,
	combout => \Inst_top_level|next_pwmstate.PModule1_1971~combout\);

-- Location: LCCOMB_X87_Y3_N4
\Inst_top_level|current_PWMState.PModule1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|current_PWMState.PModule1~0_combout\ = !\Inst_top_level|next_pwmstate.PModule1_1971~combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Inst_top_level|next_pwmstate.PModule1_1971~combout\,
	combout => \Inst_top_level|current_PWMState.PModule1~0_combout\);

-- Location: FF_X87_Y3_N5
\Inst_top_level|current_PWMState.PModule1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Inst_top_level|current_PWMState.PModule1~0_combout\,
	ena => \Inst_top_level|clock_en5ms~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_top_level|current_PWMState.PModule1~q\);

-- Location: LCCOMB_X87_Y3_N30
\Inst_top_level|next_pwmstate.PModule2_1959\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|next_pwmstate.PModule2_1959~combout\ = (\Inst_top_level|INST_StateMachine|current_state.INIT~q\ & ((GLOBAL(\Inst_top_level|next_pwmstate.PModule2~0clkctrl_outclk\) & ((!\Inst_top_level|current_PWMState.PModule1~q\))) # 
-- (!GLOBAL(\Inst_top_level|next_pwmstate.PModule2~0clkctrl_outclk\) & (\Inst_top_level|next_pwmstate.PModule2_1959~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|next_pwmstate.PModule2_1959~combout\,
	datab => \Inst_top_level|INST_StateMachine|current_state.INIT~q\,
	datac => \Inst_top_level|current_PWMState.PModule1~q\,
	datad => \Inst_top_level|next_pwmstate.PModule2~0clkctrl_outclk\,
	combout => \Inst_top_level|next_pwmstate.PModule2_1959~combout\);

-- Location: FF_X87_Y3_N11
\Inst_top_level|current_PWMState.PModule2\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \Inst_top_level|next_pwmstate.PModule2_1959~combout\,
	sload => VCC,
	ena => \Inst_top_level|clock_en5ms~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_top_level|current_PWMState.PModule2~q\);

-- Location: LCCOMB_X87_Y3_N10
\Inst_top_level|next_pwmstate.PModule3_1947\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|next_pwmstate.PModule3_1947~combout\ = (\Inst_top_level|INST_StateMachine|current_state.INIT~q\ & ((GLOBAL(\Inst_top_level|next_pwmstate.PModule2~0clkctrl_outclk\) & ((\Inst_top_level|current_PWMState.PModule2~q\))) # 
-- (!GLOBAL(\Inst_top_level|next_pwmstate.PModule2~0clkctrl_outclk\) & (\Inst_top_level|next_pwmstate.PModule3_1947~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|next_pwmstate.PModule3_1947~combout\,
	datab => \Inst_top_level|INST_StateMachine|current_state.INIT~q\,
	datac => \Inst_top_level|current_PWMState.PModule2~q\,
	datad => \Inst_top_level|next_pwmstate.PModule2~0clkctrl_outclk\,
	combout => \Inst_top_level|next_pwmstate.PModule3_1947~combout\);

-- Location: FF_X87_Y3_N15
\Inst_top_level|current_PWMState.PModule3\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \Inst_top_level|next_pwmstate.PModule3_1947~combout\,
	sload => VCC,
	ena => \Inst_top_level|clock_en5ms~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_top_level|current_PWMState.PModule3~q\);

-- Location: LCCOMB_X85_Y3_N16
\Inst_top_level|SecondLine[74]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|SecondLine[74]~6_combout\ = (\Inst_top_level|INST_StateMachine|current_state.PWM_mode~q\ & (!\Inst_top_level|current_PWMState.PModule3~q\ & (\Inst_top_level|current_PWMState.PModule1~q\ & 
-- !\Inst_top_level|INST_StateMachine|current_state.CLOCK_GEN_MODE~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_StateMachine|current_state.PWM_mode~q\,
	datab => \Inst_top_level|current_PWMState.PModule3~q\,
	datac => \Inst_top_level|current_PWMState.PModule1~q\,
	datad => \Inst_top_level|INST_StateMachine|current_state.CLOCK_GEN_MODE~q\,
	combout => \Inst_top_level|SecondLine[74]~6_combout\);

-- Location: LCCOMB_X85_Y3_N10
\Inst_top_level|next_clkgenstate.Module2~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|next_clkgenstate.Module2~0_combout\ = (!\Inst_top_level|INST_StateMachine|current_state.PWM_mode~q\ & (\Inst_top_level|INST_StateMachine|current_state.CLOCK_GEN_MODE~q\ & \Inst_top_level|INST_BTN1Pulse|btn_pulse~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_StateMachine|current_state.PWM_mode~q\,
	datac => \Inst_top_level|INST_StateMachine|current_state.CLOCK_GEN_MODE~q\,
	datad => \Inst_top_level|INST_BTN1Pulse|btn_pulse~q\,
	combout => \Inst_top_level|next_clkgenstate.Module2~0_combout\);

-- Location: CLKCTRL_G17
\Inst_top_level|next_clkgenstate.Module2~0clkctrl\ : cycloneive_clkctrl
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	ena_register_mode => "none")
-- pragma translate_on
PORT MAP (
	inclk => \Inst_top_level|next_clkgenstate.Module2~0clkctrl_INCLK_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	outclk => \Inst_top_level|next_clkgenstate.Module2~0clkctrl_outclk\);

-- Location: LCCOMB_X87_Y3_N8
\Inst_top_level|next_clkgenstate.Module2_1909\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|next_clkgenstate.Module2_1909~combout\ = (\Inst_top_level|INST_StateMachine|current_state.INIT~q\ & ((GLOBAL(\Inst_top_level|next_clkgenstate.Module2~0clkctrl_outclk\) & ((!\Inst_top_level|current_ClkGenState.Module1~q\))) # 
-- (!GLOBAL(\Inst_top_level|next_clkgenstate.Module2~0clkctrl_outclk\) & (\Inst_top_level|next_clkgenstate.Module2_1909~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100011001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|next_clkgenstate.Module2_1909~combout\,
	datab => \Inst_top_level|INST_StateMachine|current_state.INIT~q\,
	datac => \Inst_top_level|next_clkgenstate.Module2~0clkctrl_outclk\,
	datad => \Inst_top_level|current_ClkGenState.Module1~q\,
	combout => \Inst_top_level|next_clkgenstate.Module2_1909~combout\);

-- Location: FF_X87_Y3_N9
\Inst_top_level|current_ClkGenState.Module2\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Inst_top_level|next_clkgenstate.Module2_1909~combout\,
	ena => \Inst_top_level|clock_en5ms~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_top_level|current_ClkGenState.Module2~q\);

-- Location: LCCOMB_X87_Y3_N26
\Inst_top_level|next_clkgenstate.Module4_1895\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|next_clkgenstate.Module4_1895~combout\ = (\Inst_top_level|INST_StateMachine|current_state.INIT~q\ & ((GLOBAL(\Inst_top_level|next_clkgenstate.Module2~0clkctrl_outclk\) & ((\Inst_top_level|current_ClkGenState.Module2~q\))) # 
-- (!GLOBAL(\Inst_top_level|next_clkgenstate.Module2~0clkctrl_outclk\) & (\Inst_top_level|next_clkgenstate.Module4_1895~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|next_clkgenstate.Module2~0clkctrl_outclk\,
	datab => \Inst_top_level|next_clkgenstate.Module4_1895~combout\,
	datac => \Inst_top_level|current_ClkGenState.Module2~q\,
	datad => \Inst_top_level|INST_StateMachine|current_state.INIT~q\,
	combout => \Inst_top_level|next_clkgenstate.Module4_1895~combout\);

-- Location: FF_X87_Y3_N27
\Inst_top_level|current_ClkGenState.Module4\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Inst_top_level|next_clkgenstate.Module4_1895~combout\,
	ena => \Inst_top_level|clock_en5ms~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_top_level|current_ClkGenState.Module4~q\);

-- Location: LCCOMB_X87_Y3_N28
\Inst_top_level|next_clkgenstate.Module1_1923\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|next_clkgenstate.Module1_1923~combout\ = ((GLOBAL(\Inst_top_level|next_clkgenstate.Module2~0clkctrl_outclk\) & ((\Inst_top_level|current_ClkGenState.Module4~q\))) # (!GLOBAL(\Inst_top_level|next_clkgenstate.Module2~0clkctrl_outclk\) & 
-- (\Inst_top_level|next_clkgenstate.Module1_1923~combout\))) # (!\Inst_top_level|INST_StateMachine|current_state.INIT~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|next_clkgenstate.Module2~0clkctrl_outclk\,
	datab => \Inst_top_level|next_clkgenstate.Module1_1923~combout\,
	datac => \Inst_top_level|current_ClkGenState.Module4~q\,
	datad => \Inst_top_level|INST_StateMachine|current_state.INIT~q\,
	combout => \Inst_top_level|next_clkgenstate.Module1_1923~combout\);

-- Location: LCCOMB_X87_Y3_N0
\Inst_top_level|current_ClkGenState.Module1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|current_ClkGenState.Module1~0_combout\ = !\Inst_top_level|next_clkgenstate.Module1_1923~combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Inst_top_level|next_clkgenstate.Module1_1923~combout\,
	combout => \Inst_top_level|current_ClkGenState.Module1~0_combout\);

-- Location: FF_X87_Y3_N1
\Inst_top_level|current_ClkGenState.Module1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Inst_top_level|current_ClkGenState.Module1~0_combout\,
	ena => \Inst_top_level|clock_en5ms~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_top_level|current_ClkGenState.Module1~q\);

-- Location: LCCOMB_X86_Y5_N28
\Inst_top_level|oLed0~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|oLed0~1_combout\ = (\Inst_top_level|INST_StateMachine|current_state.INIT~q\ & (((!\Inst_top_level|INST_StateMachine|current_state.CLOCK_GEN_MODE~q\ & \Inst_top_level|INST_StateMachine|current_state.PWM_mode~q\)) # 
-- (!\Inst_top_level|current_ClkGenState.Module1~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_StateMachine|current_state.CLOCK_GEN_MODE~q\,
	datab => \Inst_top_level|current_ClkGenState.Module1~q\,
	datac => \Inst_top_level|INST_StateMachine|current_state.INIT~q\,
	datad => \Inst_top_level|INST_StateMachine|current_state.PWM_mode~q\,
	combout => \Inst_top_level|oLed0~1_combout\);

-- Location: LCCOMB_X86_Y2_N30
\Inst_top_level|oLed3~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|oLed3~3_combout\ = (\Inst_top_level|INST_StateMachine|current_state.INIT~q\ & ((\Inst_top_level|INST_StateMachine|current_state.CLOCK_GEN_MODE~q\) # (!\Inst_top_level|INST_StateMachine|current_state.PWM_mode~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_StateMachine|current_state.PWM_mode~q\,
	datab => \Inst_top_level|INST_StateMachine|current_state.CLOCK_GEN_MODE~q\,
	datac => \Inst_top_level|INST_StateMachine|current_state.INIT~q\,
	combout => \Inst_top_level|oLed3~3_combout\);

-- Location: LCCOMB_X88_Y4_N0
\Inst_top_level|FirstLine[66]\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|FirstLine\(66) = (\Inst_top_level|oLed3~3_combout\ & ((\Inst_top_level|INST_StateMachine|current_state.INIT~q\) # (\Inst_top_level|FirstLine\(66))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_StateMachine|current_state.INIT~q\,
	datab => \Inst_top_level|oLed3~3_combout\,
	datad => \Inst_top_level|FirstLine\(66),
	combout => \Inst_top_level|FirstLine\(66));

-- Location: LCCOMB_X88_Y4_N2
\Inst_top_level|FirstLine[68]\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|FirstLine\(68) = (\Inst_top_level|oLed3~3_combout\ & ((\Inst_top_level|INST_StateMachine|current_state.INIT~q\) # (\Inst_top_level|FirstLine\(68))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_StateMachine|current_state.INIT~q\,
	datab => \Inst_top_level|oLed3~3_combout\,
	datad => \Inst_top_level|FirstLine\(68),
	combout => \Inst_top_level|FirstLine\(68));

-- Location: FF_X88_Y4_N27
\Inst_top_level|INST_LCD_I2C_UsrLogic|prev_data1[68]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \Inst_top_level|FirstLine\(68),
	sload => VCC,
	ena => \Inst_top_level|INST_LCD_I2C_UsrLogic|State.write~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_top_level|INST_LCD_I2C_UsrLogic|prev_data1\(68));

-- Location: LCCOMB_X88_Y4_N26
\Inst_top_level|INST_LCD_I2C_UsrLogic|StateChange~46\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_LCD_I2C_UsrLogic|StateChange~46_combout\ = (\Inst_top_level|INST_LCD_I2C_UsrLogic|prev_data1\(66) & ((\Inst_top_level|INST_LCD_I2C_UsrLogic|prev_data1\(68) $ (\Inst_top_level|FirstLine\(68))) # (!\Inst_top_level|FirstLine\(66)))) # 
-- (!\Inst_top_level|INST_LCD_I2C_UsrLogic|prev_data1\(66) & ((\Inst_top_level|FirstLine\(66)) # (\Inst_top_level|INST_LCD_I2C_UsrLogic|prev_data1\(68) $ (\Inst_top_level|FirstLine\(68)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110111111110110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_LCD_I2C_UsrLogic|prev_data1\(66),
	datab => \Inst_top_level|FirstLine\(66),
	datac => \Inst_top_level|INST_LCD_I2C_UsrLogic|prev_data1\(68),
	datad => \Inst_top_level|FirstLine\(68),
	combout => \Inst_top_level|INST_LCD_I2C_UsrLogic|StateChange~46_combout\);

-- Location: LCCOMB_X85_Y3_N28
\Inst_top_level|INST_LCD_I2C_UsrLogic|StateChange~47\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_LCD_I2C_UsrLogic|StateChange~47_combout\ = (\Inst_top_level|INST_LCD_I2C_UsrLogic|StateChange~46_combout\) # (\Inst_top_level|INST_LCD_I2C_UsrLogic|prev_data\(74) $ (((\Inst_top_level|SecondLine[74]~6_combout\) # 
-- (!\Inst_top_level|oLed0~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101100101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_LCD_I2C_UsrLogic|prev_data\(74),
	datab => \Inst_top_level|SecondLine[74]~6_combout\,
	datac => \Inst_top_level|oLed0~1_combout\,
	datad => \Inst_top_level|INST_LCD_I2C_UsrLogic|StateChange~46_combout\,
	combout => \Inst_top_level|INST_LCD_I2C_UsrLogic|StateChange~47_combout\);

-- Location: LCCOMB_X87_Y1_N22
\Inst_top_level|SecondLine[34]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|SecondLine[34]~9_combout\ = ((\Inst_top_level|Equal2~0_combout\ & ((\Inst_top_level|current_PWMState.PModule4~q\))) # (!\Inst_top_level|Equal2~0_combout\ & (\Inst_top_level|current_ClkGenState.Module4~q\))) # 
-- (!\Inst_top_level|INST_StateMachine|current_state.INIT~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101101110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|Equal2~0_combout\,
	datab => \Inst_top_level|INST_StateMachine|current_state.INIT~q\,
	datac => \Inst_top_level|current_ClkGenState.Module4~q\,
	datad => \Inst_top_level|current_PWMState.PModule4~q\,
	combout => \Inst_top_level|SecondLine[34]~9_combout\);

-- Location: FF_X85_Y2_N23
\Inst_top_level|INST_LCD_I2C_UsrLogic|prev_data[67]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \Inst_top_level|SecondLine[34]~9_combout\,
	sload => VCC,
	ena => \Inst_top_level|INST_LCD_I2C_UsrLogic|State.write~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_top_level|INST_LCD_I2C_UsrLogic|prev_data\(67));

-- Location: LCCOMB_X88_Y4_N24
\Inst_top_level|FirstLine[65]\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|FirstLine\(65) = (\Inst_top_level|oLed3~3_combout\ & ((\Inst_top_level|INST_StateMachine|current_state.INIT~q\) # (\Inst_top_level|FirstLine\(65))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_StateMachine|current_state.INIT~q\,
	datab => \Inst_top_level|oLed3~3_combout\,
	datad => \Inst_top_level|FirstLine\(65),
	combout => \Inst_top_level|FirstLine\(65));

-- Location: LCCOMB_X88_Y4_N20
\Inst_top_level|FirstLine[64]\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|FirstLine\(64) = (\Inst_top_level|oLed3~3_combout\ & ((\Inst_top_level|INST_StateMachine|current_state.INIT~q\) # (\Inst_top_level|FirstLine\(64))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_StateMachine|current_state.INIT~q\,
	datab => \Inst_top_level|oLed3~3_combout\,
	datad => \Inst_top_level|FirstLine\(64),
	combout => \Inst_top_level|FirstLine\(64));

-- Location: FF_X88_Y4_N31
\Inst_top_level|INST_LCD_I2C_UsrLogic|prev_data1[64]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \Inst_top_level|FirstLine\(64),
	sload => VCC,
	ena => \Inst_top_level|INST_LCD_I2C_UsrLogic|State.write~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_top_level|INST_LCD_I2C_UsrLogic|prev_data1\(64));

-- Location: LCCOMB_X88_Y4_N30
\Inst_top_level|INST_LCD_I2C_UsrLogic|StateChange~44\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_LCD_I2C_UsrLogic|StateChange~44_combout\ = (\Inst_top_level|INST_LCD_I2C_UsrLogic|prev_data1\(65) & ((\Inst_top_level|INST_LCD_I2C_UsrLogic|prev_data1\(64) $ (\Inst_top_level|FirstLine\(64))) # (!\Inst_top_level|FirstLine\(65)))) # 
-- (!\Inst_top_level|INST_LCD_I2C_UsrLogic|prev_data1\(65) & ((\Inst_top_level|FirstLine\(65)) # (\Inst_top_level|INST_LCD_I2C_UsrLogic|prev_data1\(64) $ (\Inst_top_level|FirstLine\(64)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110111111110110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_LCD_I2C_UsrLogic|prev_data1\(65),
	datab => \Inst_top_level|FirstLine\(65),
	datac => \Inst_top_level|INST_LCD_I2C_UsrLogic|prev_data1\(64),
	datad => \Inst_top_level|FirstLine\(64),
	combout => \Inst_top_level|INST_LCD_I2C_UsrLogic|StateChange~44_combout\);

-- Location: LCCOMB_X85_Y2_N22
\Inst_top_level|INST_LCD_I2C_UsrLogic|StateChange~45\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_LCD_I2C_UsrLogic|StateChange~45_combout\ = (\Inst_top_level|INST_LCD_I2C_UsrLogic|StateChange~44_combout\) # (\Inst_top_level|SecondLine[34]~9_combout\ $ (\Inst_top_level|INST_LCD_I2C_UsrLogic|prev_data\(67)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|SecondLine[34]~9_combout\,
	datac => \Inst_top_level|INST_LCD_I2C_UsrLogic|prev_data\(67),
	datad => \Inst_top_level|INST_LCD_I2C_UsrLogic|StateChange~44_combout\,
	combout => \Inst_top_level|INST_LCD_I2C_UsrLogic|StateChange~45_combout\);

-- Location: LCCOMB_X86_Y3_N24
\Inst_top_level|Equal2~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|Equal2~0_combout\ = (\Inst_top_level|INST_StateMachine|current_state.PWM_mode~q\ & !\Inst_top_level|INST_StateMachine|current_state.CLOCK_GEN_MODE~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_StateMachine|current_state.PWM_mode~q\,
	datac => \Inst_top_level|INST_StateMachine|current_state.CLOCK_GEN_MODE~q\,
	combout => \Inst_top_level|Equal2~0_combout\);

-- Location: LCCOMB_X85_Y4_N4
\Inst_top_level|oLed1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|oLed1~combout\ = (\Inst_top_level|INST_StateMachine|current_state.INIT~q\ & ((\Inst_top_level|Equal2~0_combout\ & (\Inst_top_level|current_PWMState.PModule2~q\)) # (!\Inst_top_level|Equal2~0_combout\ & 
-- ((\Inst_top_level|current_ClkGenState.Module2~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|current_PWMState.PModule2~q\,
	datab => \Inst_top_level|INST_StateMachine|current_state.INIT~q\,
	datac => \Inst_top_level|current_ClkGenState.Module2~q\,
	datad => \Inst_top_level|Equal2~0_combout\,
	combout => \Inst_top_level|oLed1~combout\);

-- Location: FF_X85_Y2_N29
\Inst_top_level|INST_LCD_I2C_UsrLogic|prev_data[60]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \Inst_top_level|oLed1~combout\,
	sload => VCC,
	ena => \Inst_top_level|INST_LCD_I2C_UsrLogic|State.write~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_top_level|INST_LCD_I2C_UsrLogic|prev_data\(60));

-- Location: LCCOMB_X86_Y2_N24
\Inst_top_level|comb~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|comb~0_combout\ = ((\Inst_top_level|INST_StateMachine|current_state.PWM_mode~q\ & !\Inst_top_level|INST_StateMachine|current_state.CLOCK_GEN_MODE~q\)) # (!\Inst_top_level|INST_StateMachine|current_state.INIT~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010111100101111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_StateMachine|current_state.PWM_mode~q\,
	datab => \Inst_top_level|INST_StateMachine|current_state.CLOCK_GEN_MODE~q\,
	datac => \Inst_top_level|INST_StateMachine|current_state.INIT~q\,
	combout => \Inst_top_level|comb~0_combout\);

-- Location: LCCOMB_X89_Y3_N6
\Inst_top_level|FirstLine[32]\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|FirstLine\(32) = (\Inst_top_level|comb~0_combout\ & ((\Inst_top_level|FirstLine\(32)) # (!\Inst_top_level|oLed3~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|oLed3~3_combout\,
	datac => \Inst_top_level|comb~0_combout\,
	datad => \Inst_top_level|FirstLine\(32),
	combout => \Inst_top_level|FirstLine\(32));

-- Location: FF_X89_Y3_N21
\Inst_top_level|INST_LCD_I2C_UsrLogic|prev_data1[32]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \Inst_top_level|FirstLine\(32),
	sload => VCC,
	ena => \Inst_top_level|INST_LCD_I2C_UsrLogic|State.write~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_top_level|INST_LCD_I2C_UsrLogic|prev_data1\(32));

-- Location: LCCOMB_X89_Y3_N20
\Inst_top_level|INST_LCD_I2C_UsrLogic|StateChange~40\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_LCD_I2C_UsrLogic|StateChange~40_combout\ = (\Inst_top_level|INST_LCD_I2C_UsrLogic|prev_data\(77) & ((\Inst_top_level|INST_LCD_I2C_UsrLogic|prev_data1\(32) $ (\Inst_top_level|FirstLine\(32))) # 
-- (!\Inst_top_level|INST_StateMachine|current_state.INIT~q\))) # (!\Inst_top_level|INST_LCD_I2C_UsrLogic|prev_data\(77) & ((\Inst_top_level|INST_StateMachine|current_state.INIT~q\) # (\Inst_top_level|INST_LCD_I2C_UsrLogic|prev_data1\(32) $ 
-- (\Inst_top_level|FirstLine\(32)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110111111110110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_LCD_I2C_UsrLogic|prev_data\(77),
	datab => \Inst_top_level|INST_StateMachine|current_state.INIT~q\,
	datac => \Inst_top_level|INST_LCD_I2C_UsrLogic|prev_data1\(32),
	datad => \Inst_top_level|FirstLine\(32),
	combout => \Inst_top_level|INST_LCD_I2C_UsrLogic|StateChange~40_combout\);

-- Location: LCCOMB_X85_Y2_N28
\Inst_top_level|INST_LCD_I2C_UsrLogic|StateChange~43\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_LCD_I2C_UsrLogic|StateChange~43_combout\ = (\Inst_top_level|INST_LCD_I2C_UsrLogic|StateChange~42_combout\) # ((\Inst_top_level|INST_LCD_I2C_UsrLogic|StateChange~40_combout\) # (\Inst_top_level|oLed1~combout\ $ 
-- (\Inst_top_level|INST_LCD_I2C_UsrLogic|prev_data\(60))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_LCD_I2C_UsrLogic|StateChange~42_combout\,
	datab => \Inst_top_level|oLed1~combout\,
	datac => \Inst_top_level|INST_LCD_I2C_UsrLogic|prev_data\(60),
	datad => \Inst_top_level|INST_LCD_I2C_UsrLogic|StateChange~40_combout\,
	combout => \Inst_top_level|INST_LCD_I2C_UsrLogic|StateChange~43_combout\);

-- Location: LCCOMB_X85_Y2_N4
\Inst_top_level|INST_LCD_I2C_UsrLogic|StateChange~54\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_LCD_I2C_UsrLogic|StateChange~54_combout\ = (\Inst_top_level|INST_LCD_I2C_UsrLogic|StateChange~53_combout\) # ((\Inst_top_level|INST_LCD_I2C_UsrLogic|StateChange~47_combout\) # 
-- ((\Inst_top_level|INST_LCD_I2C_UsrLogic|StateChange~45_combout\) # (\Inst_top_level|INST_LCD_I2C_UsrLogic|StateChange~43_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_LCD_I2C_UsrLogic|StateChange~53_combout\,
	datab => \Inst_top_level|INST_LCD_I2C_UsrLogic|StateChange~47_combout\,
	datac => \Inst_top_level|INST_LCD_I2C_UsrLogic|StateChange~45_combout\,
	datad => \Inst_top_level|INST_LCD_I2C_UsrLogic|StateChange~43_combout\,
	combout => \Inst_top_level|INST_LCD_I2C_UsrLogic|StateChange~54_combout\);

-- Location: LCCOMB_X86_Y3_N0
\Inst_top_level|oLed3~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|oLed3~0_combout\ = (\Inst_top_level|current_PWMState.PModule4~q\ & (\Inst_top_level|INST_StateMachine|current_state.INIT~q\ & (\Inst_top_level|INST_StateMachine|current_state.PWM_mode~q\ & 
-- !\Inst_top_level|INST_StateMachine|current_state.CLOCK_GEN_MODE~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|current_PWMState.PModule4~q\,
	datab => \Inst_top_level|INST_StateMachine|current_state.INIT~q\,
	datac => \Inst_top_level|INST_StateMachine|current_state.PWM_mode~q\,
	datad => \Inst_top_level|INST_StateMachine|current_state.CLOCK_GEN_MODE~q\,
	combout => \Inst_top_level|oLed3~0_combout\);

-- Location: LCCOMB_X86_Y3_N10
\Inst_top_level|oLed3~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|oLed3~1_combout\ = (\Inst_top_level|current_ClkGenState.Module4~q\ & (\Inst_top_level|INST_StateMachine|current_state.INIT~q\ & ((\Inst_top_level|INST_StateMachine|current_state.CLOCK_GEN_MODE~q\) # 
-- (!\Inst_top_level|INST_StateMachine|current_state.PWM_mode~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_StateMachine|current_state.PWM_mode~q\,
	datab => \Inst_top_level|INST_StateMachine|current_state.CLOCK_GEN_MODE~q\,
	datac => \Inst_top_level|current_ClkGenState.Module4~q\,
	datad => \Inst_top_level|INST_StateMachine|current_state.INIT~q\,
	combout => \Inst_top_level|oLed3~1_combout\);

-- Location: LCCOMB_X86_Y4_N16
\Inst_top_level|oLed3~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|oLed3~2_combout\ = (\Inst_top_level|oLed3~0_combout\) # (\Inst_top_level|oLed3~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Inst_top_level|oLed3~0_combout\,
	datac => \Inst_top_level|oLed3~1_combout\,
	combout => \Inst_top_level|oLed3~2_combout\);

-- Location: LCCOMB_X84_Y2_N18
\Inst_top_level|INST_LCD_I2C_UsrLogic|prev_data[105]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_LCD_I2C_UsrLogic|prev_data[105]~feeder_combout\ = \Inst_top_level|oLed3~2_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Inst_top_level|oLed3~2_combout\,
	combout => \Inst_top_level|INST_LCD_I2C_UsrLogic|prev_data[105]~feeder_combout\);

-- Location: FF_X84_Y2_N19
\Inst_top_level|INST_LCD_I2C_UsrLogic|prev_data[105]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Inst_top_level|INST_LCD_I2C_UsrLogic|prev_data[105]~feeder_combout\,
	ena => \Inst_top_level|INST_LCD_I2C_UsrLogic|State.write~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_top_level|INST_LCD_I2C_UsrLogic|prev_data\(105));

-- Location: FF_X84_Y2_N9
\Inst_top_level|INST_LCD_I2C_UsrLogic|prev_data[116]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \Inst_top_level|oLed3~2_combout\,
	sload => VCC,
	ena => \Inst_top_level|INST_LCD_I2C_UsrLogic|State.write~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_top_level|INST_LCD_I2C_UsrLogic|prev_data\(116));

-- Location: LCCOMB_X87_Y3_N20
\Inst_top_level|SecondLine[117]~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|SecondLine[117]~15_combout\ = (!\Inst_top_level|INST_StateMachine|current_state.CLOCK_GEN_MODE~q\ & (\Inst_top_level|INST_StateMachine|current_state.PWM_mode~q\ & ((\Inst_top_level|current_PWMState.PModule2~q\) # 
-- (!\Inst_top_level|current_PWMState.PModule1~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|current_PWMState.PModule2~q\,
	datab => \Inst_top_level|current_PWMState.PModule1~q\,
	datac => \Inst_top_level|INST_StateMachine|current_state.CLOCK_GEN_MODE~q\,
	datad => \Inst_top_level|INST_StateMachine|current_state.PWM_mode~q\,
	combout => \Inst_top_level|SecondLine[117]~15_combout\);

-- Location: LCCOMB_X87_Y3_N6
\Inst_top_level|SecondLine[117]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|SecondLine[117]~16_combout\ = (\Inst_top_level|SecondLine[117]~15_combout\) # (((!\Inst_top_level|Equal2~0_combout\ & !\Inst_top_level|current_ClkGenState.Module4~q\)) # (!\Inst_top_level|INST_StateMachine|current_state.INIT~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|Equal2~0_combout\,
	datab => \Inst_top_level|current_ClkGenState.Module4~q\,
	datac => \Inst_top_level|SecondLine[117]~15_combout\,
	datad => \Inst_top_level|INST_StateMachine|current_state.INIT~q\,
	combout => \Inst_top_level|SecondLine[117]~16_combout\);

-- Location: FF_X84_Y2_N29
\Inst_top_level|INST_LCD_I2C_UsrLogic|prev_data[117]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \Inst_top_level|SecondLine[117]~16_combout\,
	sload => VCC,
	ena => \Inst_top_level|INST_LCD_I2C_UsrLogic|State.write~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_top_level|INST_LCD_I2C_UsrLogic|prev_data\(117));

-- Location: FF_X87_Y3_N7
\Inst_top_level|INST_LCD_I2C_UsrLogic|prev_data[72]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Inst_top_level|SecondLine[117]~16_combout\,
	ena => \Inst_top_level|INST_LCD_I2C_UsrLogic|State.write~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_top_level|INST_LCD_I2C_UsrLogic|prev_data\(72));

-- Location: LCCOMB_X84_Y2_N28
\Inst_top_level|INST_LCD_I2C_UsrLogic|StateChange~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_LCD_I2C_UsrLogic|StateChange~21_combout\ = (\Inst_top_level|SecondLine[117]~16_combout\ & ((!\Inst_top_level|INST_LCD_I2C_UsrLogic|prev_data\(72)) # (!\Inst_top_level|INST_LCD_I2C_UsrLogic|prev_data\(117)))) # 
-- (!\Inst_top_level|SecondLine[117]~16_combout\ & ((\Inst_top_level|INST_LCD_I2C_UsrLogic|prev_data\(117)) # (\Inst_top_level|INST_LCD_I2C_UsrLogic|prev_data\(72))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101111111111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|SecondLine[117]~16_combout\,
	datac => \Inst_top_level|INST_LCD_I2C_UsrLogic|prev_data\(117),
	datad => \Inst_top_level|INST_LCD_I2C_UsrLogic|prev_data\(72),
	combout => \Inst_top_level|INST_LCD_I2C_UsrLogic|StateChange~21_combout\);

-- Location: LCCOMB_X84_Y2_N8
\Inst_top_level|INST_LCD_I2C_UsrLogic|StateChange~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_LCD_I2C_UsrLogic|StateChange~22_combout\ = (\Inst_top_level|INST_LCD_I2C_UsrLogic|StateChange~21_combout\) # ((\Inst_top_level|oLed3~2_combout\ & ((!\Inst_top_level|INST_LCD_I2C_UsrLogic|prev_data\(116)) # 
-- (!\Inst_top_level|INST_LCD_I2C_UsrLogic|prev_data\(105)))) # (!\Inst_top_level|oLed3~2_combout\ & ((\Inst_top_level|INST_LCD_I2C_UsrLogic|prev_data\(105)) # (\Inst_top_level|INST_LCD_I2C_UsrLogic|prev_data\(116)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|oLed3~2_combout\,
	datab => \Inst_top_level|INST_LCD_I2C_UsrLogic|prev_data\(105),
	datac => \Inst_top_level|INST_LCD_I2C_UsrLogic|prev_data\(116),
	datad => \Inst_top_level|INST_LCD_I2C_UsrLogic|StateChange~21_combout\,
	combout => \Inst_top_level|INST_LCD_I2C_UsrLogic|StateChange~22_combout\);

-- Location: FF_X85_Y5_N17
\Inst_top_level|INST_LCD_I2C_UsrLogic|prev_data[90]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \Inst_top_level|oLed3~2_combout\,
	sload => VCC,
	ena => \Inst_top_level|INST_LCD_I2C_UsrLogic|State.write~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_top_level|INST_LCD_I2C_UsrLogic|prev_data\(90));

-- Location: FF_X85_Y5_N3
\Inst_top_level|INST_LCD_I2C_UsrLogic|prev_data[56]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \Inst_top_level|oLed3~2_combout\,
	sload => VCC,
	ena => \Inst_top_level|INST_LCD_I2C_UsrLogic|State.write~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_top_level|INST_LCD_I2C_UsrLogic|prev_data\(56));

-- Location: LCCOMB_X85_Y5_N2
\Inst_top_level|INST_LCD_I2C_UsrLogic|StateChange~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_LCD_I2C_UsrLogic|StateChange~16_combout\ = (\Inst_top_level|INST_LCD_I2C_UsrLogic|prev_data\(81) & (((!\Inst_top_level|oLed3~0_combout\ & !\Inst_top_level|oLed3~1_combout\)) # (!\Inst_top_level|INST_LCD_I2C_UsrLogic|prev_data\(56)))) 
-- # (!\Inst_top_level|INST_LCD_I2C_UsrLogic|prev_data\(81) & ((\Inst_top_level|oLed3~0_combout\) # ((\Inst_top_level|INST_LCD_I2C_UsrLogic|prev_data\(56)) # (\Inst_top_level|oLed3~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101111101111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_LCD_I2C_UsrLogic|prev_data\(81),
	datab => \Inst_top_level|oLed3~0_combout\,
	datac => \Inst_top_level|INST_LCD_I2C_UsrLogic|prev_data\(56),
	datad => \Inst_top_level|oLed3~1_combout\,
	combout => \Inst_top_level|INST_LCD_I2C_UsrLogic|StateChange~16_combout\);

-- Location: LCCOMB_X85_Y5_N16
\Inst_top_level|INST_LCD_I2C_UsrLogic|StateChange~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_LCD_I2C_UsrLogic|StateChange~17_combout\ = (\Inst_top_level|INST_LCD_I2C_UsrLogic|StateChange~16_combout\) # ((\Inst_top_level|INST_LCD_I2C_UsrLogic|prev_data\(88) & ((!\Inst_top_level|INST_LCD_I2C_UsrLogic|prev_data\(90)) # 
-- (!\Inst_top_level|oLed3~2_combout\))) # (!\Inst_top_level|INST_LCD_I2C_UsrLogic|prev_data\(88) & ((\Inst_top_level|oLed3~2_combout\) # (\Inst_top_level|INST_LCD_I2C_UsrLogic|prev_data\(90)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_LCD_I2C_UsrLogic|prev_data\(88),
	datab => \Inst_top_level|oLed3~2_combout\,
	datac => \Inst_top_level|INST_LCD_I2C_UsrLogic|prev_data\(90),
	datad => \Inst_top_level|INST_LCD_I2C_UsrLogic|StateChange~16_combout\,
	combout => \Inst_top_level|INST_LCD_I2C_UsrLogic|StateChange~17_combout\);

-- Location: LCCOMB_X87_Y2_N28
\Inst_top_level|SecondLine[54]\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|SecondLine\(54) = (\Inst_top_level|INST_StateMachine|current_state.INIT~q\ & ((\Inst_top_level|Equal2~0_combout\ & (!\Inst_top_level|current_PWMState.PModule2~q\)) # (!\Inst_top_level|Equal2~0_combout\ & 
-- ((!\Inst_top_level|current_ClkGenState.Module2~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000001110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|current_PWMState.PModule2~q\,
	datab => \Inst_top_level|Equal2~0_combout\,
	datac => \Inst_top_level|INST_StateMachine|current_state.INIT~q\,
	datad => \Inst_top_level|current_ClkGenState.Module2~q\,
	combout => \Inst_top_level|SecondLine\(54));

-- Location: FF_X85_Y2_N13
\Inst_top_level|INST_LCD_I2C_UsrLogic|prev_data[50]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \Inst_top_level|SecondLine\(54),
	sload => VCC,
	ena => \Inst_top_level|INST_LCD_I2C_UsrLogic|State.write~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_top_level|INST_LCD_I2C_UsrLogic|prev_data\(50));

-- Location: FF_X85_Y2_N9
\Inst_top_level|INST_LCD_I2C_UsrLogic|prev_data[54]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \Inst_top_level|SecondLine\(54),
	sload => VCC,
	ena => \Inst_top_level|INST_LCD_I2C_UsrLogic|State.write~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_top_level|INST_LCD_I2C_UsrLogic|prev_data\(54));

-- Location: LCCOMB_X85_Y2_N12
\Inst_top_level|SecondLine[74]~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|SecondLine[74]~19_combout\ = (\Inst_top_level|current_PWMState.PModule1~q\ & (!\Inst_top_level|INST_StateMachine|current_state.CLOCK_GEN_MODE~q\ & \Inst_top_level|INST_StateMachine|current_state.PWM_mode~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|current_PWMState.PModule1~q\,
	datab => \Inst_top_level|INST_StateMachine|current_state.CLOCK_GEN_MODE~q\,
	datad => \Inst_top_level|INST_StateMachine|current_state.PWM_mode~q\,
	combout => \Inst_top_level|SecondLine[74]~19_combout\);

-- Location: LCCOMB_X87_Y3_N18
\Inst_top_level|oLed0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|oLed0~0_combout\ = (\Inst_top_level|INST_StateMachine|current_state.INIT~q\ & ((\Inst_top_level|Equal2~0_combout\ & (!\Inst_top_level|current_PWMState.PModule1~q\)) # (!\Inst_top_level|Equal2~0_combout\ & 
-- ((!\Inst_top_level|current_ClkGenState.Module1~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|current_PWMState.PModule1~q\,
	datab => \Inst_top_level|current_ClkGenState.Module1~q\,
	datac => \Inst_top_level|INST_StateMachine|current_state.INIT~q\,
	datad => \Inst_top_level|Equal2~0_combout\,
	combout => \Inst_top_level|oLed0~0_combout\);

-- Location: FF_X85_Y2_N15
\Inst_top_level|INST_LCD_I2C_UsrLogic|prev_data[65]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \Inst_top_level|oLed0~0_combout\,
	sload => VCC,
	ena => \Inst_top_level|INST_LCD_I2C_UsrLogic|State.write~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_top_level|INST_LCD_I2C_UsrLogic|prev_data\(65));

-- Location: LCCOMB_X85_Y2_N14
\Inst_top_level|INST_LCD_I2C_UsrLogic|StateChange~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_LCD_I2C_UsrLogic|StateChange~12_combout\ = (\Inst_top_level|INST_LCD_I2C_UsrLogic|prev_data\(48) & ((\Inst_top_level|INST_LCD_I2C_UsrLogic|prev_data\(65)) # ((!\Inst_top_level|SecondLine[74]~19_combout\ & 
-- \Inst_top_level|oLed0~1_combout\)))) # (!\Inst_top_level|INST_LCD_I2C_UsrLogic|prev_data\(48) & ((\Inst_top_level|SecondLine[74]~19_combout\) # ((!\Inst_top_level|oLed0~1_combout\) # (!\Inst_top_level|INST_LCD_I2C_UsrLogic|prev_data\(65)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011111110101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_LCD_I2C_UsrLogic|prev_data\(48),
	datab => \Inst_top_level|SecondLine[74]~19_combout\,
	datac => \Inst_top_level|INST_LCD_I2C_UsrLogic|prev_data\(65),
	datad => \Inst_top_level|oLed0~1_combout\,
	combout => \Inst_top_level|INST_LCD_I2C_UsrLogic|StateChange~12_combout\);

-- Location: LCCOMB_X85_Y2_N8
\Inst_top_level|INST_LCD_I2C_UsrLogic|StateChange~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_LCD_I2C_UsrLogic|StateChange~13_combout\ = (\Inst_top_level|INST_LCD_I2C_UsrLogic|StateChange~12_combout\) # ((\Inst_top_level|SecondLine\(54) & ((!\Inst_top_level|INST_LCD_I2C_UsrLogic|prev_data\(54)) # 
-- (!\Inst_top_level|INST_LCD_I2C_UsrLogic|prev_data\(50)))) # (!\Inst_top_level|SecondLine\(54) & ((\Inst_top_level|INST_LCD_I2C_UsrLogic|prev_data\(50)) # (\Inst_top_level|INST_LCD_I2C_UsrLogic|prev_data\(54)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|SecondLine\(54),
	datab => \Inst_top_level|INST_LCD_I2C_UsrLogic|prev_data\(50),
	datac => \Inst_top_level|INST_LCD_I2C_UsrLogic|prev_data\(54),
	datad => \Inst_top_level|INST_LCD_I2C_UsrLogic|StateChange~12_combout\,
	combout => \Inst_top_level|INST_LCD_I2C_UsrLogic|StateChange~13_combout\);

-- Location: LCCOMB_X87_Y3_N16
\Inst_top_level|SecondLine[38]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|SecondLine[38]~7_combout\ = (!\Inst_top_level|INST_StateMachine|current_state.CLOCK_GEN_MODE~q\ & (!\Inst_top_level|current_PWMState.PModule2~q\ & (\Inst_top_level|current_PWMState.PModule1~q\ & 
-- \Inst_top_level|INST_StateMachine|current_state.PWM_mode~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_StateMachine|current_state.CLOCK_GEN_MODE~q\,
	datab => \Inst_top_level|current_PWMState.PModule2~q\,
	datac => \Inst_top_level|current_PWMState.PModule1~q\,
	datad => \Inst_top_level|INST_StateMachine|current_state.PWM_mode~q\,
	combout => \Inst_top_level|SecondLine[38]~7_combout\);

-- Location: LCCOMB_X87_Y1_N0
\Inst_top_level|SecondLine[42]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|SecondLine[42]~8_combout\ = ((\Inst_top_level|SecondLine[38]~7_combout\) # ((\Inst_top_level|current_ClkGenState.Module4~q\ & !\Inst_top_level|Equal2~0_combout\))) # (!\Inst_top_level|INST_StateMachine|current_state.INIT~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100111011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|current_ClkGenState.Module4~q\,
	datab => \Inst_top_level|INST_StateMachine|current_state.INIT~q\,
	datac => \Inst_top_level|Equal2~0_combout\,
	datad => \Inst_top_level|SecondLine[38]~7_combout\,
	combout => \Inst_top_level|SecondLine[42]~8_combout\);

-- Location: FF_X85_Y2_N19
\Inst_top_level|INST_LCD_I2C_UsrLogic|prev_data[42]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \Inst_top_level|SecondLine[42]~8_combout\,
	sload => VCC,
	ena => \Inst_top_level|INST_LCD_I2C_UsrLogic|State.write~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_top_level|INST_LCD_I2C_UsrLogic|prev_data\(42));

-- Location: FF_X85_Y2_N1
\Inst_top_level|INST_LCD_I2C_UsrLogic|prev_data[46]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \Inst_top_level|SecondLine[42]~8_combout\,
	sload => VCC,
	ena => \Inst_top_level|INST_LCD_I2C_UsrLogic|State.write~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_top_level|INST_LCD_I2C_UsrLogic|prev_data\(46));

-- Location: LCCOMB_X85_Y2_N24
\Inst_top_level|INST_LCD_I2C_UsrLogic|prev_data[34]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_LCD_I2C_UsrLogic|prev_data[34]~feeder_combout\ = \Inst_top_level|SecondLine[34]~9_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Inst_top_level|SecondLine[34]~9_combout\,
	combout => \Inst_top_level|INST_LCD_I2C_UsrLogic|prev_data[34]~feeder_combout\);

-- Location: FF_X85_Y2_N25
\Inst_top_level|INST_LCD_I2C_UsrLogic|prev_data[34]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Inst_top_level|INST_LCD_I2C_UsrLogic|prev_data[34]~feeder_combout\,
	ena => \Inst_top_level|INST_LCD_I2C_UsrLogic|State.write~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_top_level|INST_LCD_I2C_UsrLogic|prev_data\(34));

-- Location: LCCOMB_X85_Y2_N18
\Inst_top_level|INST_LCD_I2C_UsrLogic|StateChange~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_LCD_I2C_UsrLogic|StateChange~10_combout\ = (\Inst_top_level|INST_LCD_I2C_UsrLogic|prev_data\(51) & ((!\Inst_top_level|SecondLine[34]~9_combout\) # (!\Inst_top_level|INST_LCD_I2C_UsrLogic|prev_data\(34)))) # 
-- (!\Inst_top_level|INST_LCD_I2C_UsrLogic|prev_data\(51) & ((\Inst_top_level|INST_LCD_I2C_UsrLogic|prev_data\(34)) # (\Inst_top_level|SecondLine[34]~9_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111011111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_LCD_I2C_UsrLogic|prev_data\(51),
	datab => \Inst_top_level|INST_LCD_I2C_UsrLogic|prev_data\(34),
	datad => \Inst_top_level|SecondLine[34]~9_combout\,
	combout => \Inst_top_level|INST_LCD_I2C_UsrLogic|StateChange~10_combout\);

-- Location: LCCOMB_X85_Y2_N0
\Inst_top_level|INST_LCD_I2C_UsrLogic|StateChange~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_LCD_I2C_UsrLogic|StateChange~11_combout\ = (\Inst_top_level|INST_LCD_I2C_UsrLogic|StateChange~10_combout\) # ((\Inst_top_level|SecondLine[42]~8_combout\ & ((!\Inst_top_level|INST_LCD_I2C_UsrLogic|prev_data\(46)) # 
-- (!\Inst_top_level|INST_LCD_I2C_UsrLogic|prev_data\(42)))) # (!\Inst_top_level|SecondLine[42]~8_combout\ & ((\Inst_top_level|INST_LCD_I2C_UsrLogic|prev_data\(42)) # (\Inst_top_level|INST_LCD_I2C_UsrLogic|prev_data\(46)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|SecondLine[42]~8_combout\,
	datab => \Inst_top_level|INST_LCD_I2C_UsrLogic|prev_data\(42),
	datac => \Inst_top_level|INST_LCD_I2C_UsrLogic|prev_data\(46),
	datad => \Inst_top_level|INST_LCD_I2C_UsrLogic|StateChange~10_combout\,
	combout => \Inst_top_level|INST_LCD_I2C_UsrLogic|StateChange~11_combout\);

-- Location: LCCOMB_X85_Y2_N20
\Inst_top_level|INST_LCD_I2C_UsrLogic|StateChange~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_LCD_I2C_UsrLogic|StateChange~18_combout\ = (\Inst_top_level|INST_LCD_I2C_UsrLogic|StateChange~15_combout\) # ((\Inst_top_level|INST_LCD_I2C_UsrLogic|StateChange~17_combout\) # 
-- ((\Inst_top_level|INST_LCD_I2C_UsrLogic|StateChange~13_combout\) # (\Inst_top_level|INST_LCD_I2C_UsrLogic|StateChange~11_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_LCD_I2C_UsrLogic|StateChange~15_combout\,
	datab => \Inst_top_level|INST_LCD_I2C_UsrLogic|StateChange~17_combout\,
	datac => \Inst_top_level|INST_LCD_I2C_UsrLogic|StateChange~13_combout\,
	datad => \Inst_top_level|INST_LCD_I2C_UsrLogic|StateChange~11_combout\,
	combout => \Inst_top_level|INST_LCD_I2C_UsrLogic|StateChange~18_combout\);

-- Location: FF_X84_Y2_N15
\Inst_top_level|INST_LCD_I2C_UsrLogic|prev_data[100]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \Inst_top_level|oLed3~2_combout\,
	sload => VCC,
	ena => \Inst_top_level|INST_LCD_I2C_UsrLogic|State.write~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_top_level|INST_LCD_I2C_UsrLogic|prev_data\(100));

-- Location: LCCOMB_X84_Y2_N24
\Inst_top_level|INST_LCD_I2C_UsrLogic|prev_data[94]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_LCD_I2C_UsrLogic|prev_data[94]~feeder_combout\ = \Inst_top_level|oLed3~2_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Inst_top_level|oLed3~2_combout\,
	combout => \Inst_top_level|INST_LCD_I2C_UsrLogic|prev_data[94]~feeder_combout\);

-- Location: FF_X84_Y2_N25
\Inst_top_level|INST_LCD_I2C_UsrLogic|prev_data[94]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Inst_top_level|INST_LCD_I2C_UsrLogic|prev_data[94]~feeder_combout\,
	ena => \Inst_top_level|INST_LCD_I2C_UsrLogic|State.write~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_top_level|INST_LCD_I2C_UsrLogic|prev_data\(94));

-- Location: LCCOMB_X84_Y2_N14
\Inst_top_level|INST_LCD_I2C_UsrLogic|StateChange~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_LCD_I2C_UsrLogic|StateChange~19_combout\ = (\Inst_top_level|INST_LCD_I2C_UsrLogic|prev_data\(100) & (((!\Inst_top_level|oLed3~1_combout\ & !\Inst_top_level|oLed3~0_combout\)) # (!\Inst_top_level|INST_LCD_I2C_UsrLogic|prev_data\(94)))) 
-- # (!\Inst_top_level|INST_LCD_I2C_UsrLogic|prev_data\(100) & ((\Inst_top_level|oLed3~1_combout\) # ((\Inst_top_level|oLed3~0_combout\) # (\Inst_top_level|INST_LCD_I2C_UsrLogic|prev_data\(94)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|oLed3~1_combout\,
	datab => \Inst_top_level|oLed3~0_combout\,
	datac => \Inst_top_level|INST_LCD_I2C_UsrLogic|prev_data\(100),
	datad => \Inst_top_level|INST_LCD_I2C_UsrLogic|prev_data\(94),
	combout => \Inst_top_level|INST_LCD_I2C_UsrLogic|StateChange~19_combout\);

-- Location: FF_X84_Y2_N27
\Inst_top_level|INST_LCD_I2C_UsrLogic|prev_data[104]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \Inst_top_level|oLed3~2_combout\,
	sload => VCC,
	ena => \Inst_top_level|INST_LCD_I2C_UsrLogic|State.write~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_top_level|INST_LCD_I2C_UsrLogic|prev_data\(104));

-- Location: LCCOMB_X84_Y2_N12
\Inst_top_level|INST_LCD_I2C_UsrLogic|prev_data[102]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_LCD_I2C_UsrLogic|prev_data[102]~feeder_combout\ = \Inst_top_level|oLed3~2_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Inst_top_level|oLed3~2_combout\,
	combout => \Inst_top_level|INST_LCD_I2C_UsrLogic|prev_data[102]~feeder_combout\);

-- Location: FF_X84_Y2_N13
\Inst_top_level|INST_LCD_I2C_UsrLogic|prev_data[102]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Inst_top_level|INST_LCD_I2C_UsrLogic|prev_data[102]~feeder_combout\,
	ena => \Inst_top_level|INST_LCD_I2C_UsrLogic|State.write~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_top_level|INST_LCD_I2C_UsrLogic|prev_data\(102));

-- Location: LCCOMB_X84_Y2_N26
\Inst_top_level|INST_LCD_I2C_UsrLogic|StateChange~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_LCD_I2C_UsrLogic|StateChange~20_combout\ = (\Inst_top_level|INST_LCD_I2C_UsrLogic|StateChange~19_combout\) # ((\Inst_top_level|oLed3~2_combout\ & ((!\Inst_top_level|INST_LCD_I2C_UsrLogic|prev_data\(102)) # 
-- (!\Inst_top_level|INST_LCD_I2C_UsrLogic|prev_data\(104)))) # (!\Inst_top_level|oLed3~2_combout\ & ((\Inst_top_level|INST_LCD_I2C_UsrLogic|prev_data\(104)) # (\Inst_top_level|INST_LCD_I2C_UsrLogic|prev_data\(102)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|oLed3~2_combout\,
	datab => \Inst_top_level|INST_LCD_I2C_UsrLogic|StateChange~19_combout\,
	datac => \Inst_top_level|INST_LCD_I2C_UsrLogic|prev_data\(104),
	datad => \Inst_top_level|INST_LCD_I2C_UsrLogic|prev_data\(102),
	combout => \Inst_top_level|INST_LCD_I2C_UsrLogic|StateChange~20_combout\);

-- Location: LCCOMB_X84_Y2_N22
\Inst_top_level|INST_LCD_I2C_UsrLogic|StateChange~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_LCD_I2C_UsrLogic|StateChange~28_combout\ = (\Inst_top_level|INST_LCD_I2C_UsrLogic|StateChange~27_combout\) # ((\Inst_top_level|INST_LCD_I2C_UsrLogic|StateChange~22_combout\) # 
-- ((\Inst_top_level|INST_LCD_I2C_UsrLogic|StateChange~18_combout\) # (\Inst_top_level|INST_LCD_I2C_UsrLogic|StateChange~20_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_LCD_I2C_UsrLogic|StateChange~27_combout\,
	datab => \Inst_top_level|INST_LCD_I2C_UsrLogic|StateChange~22_combout\,
	datac => \Inst_top_level|INST_LCD_I2C_UsrLogic|StateChange~18_combout\,
	datad => \Inst_top_level|INST_LCD_I2C_UsrLogic|StateChange~20_combout\,
	combout => \Inst_top_level|INST_LCD_I2C_UsrLogic|StateChange~28_combout\);

-- Location: LCCOMB_X87_Y3_N12
\Inst_top_level|PWN_module[1]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|PWN_module[1]~1_combout\ = (\Inst_top_level|INST_StateMachine|current_state.INIT~q\ & ((\Inst_top_level|SecondLine[38]~7_combout\) # ((\Inst_top_level|current_ClkGenState.Module4~q\ & !\Inst_top_level|Equal2~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_StateMachine|current_state.INIT~q\,
	datab => \Inst_top_level|SecondLine[38]~7_combout\,
	datac => \Inst_top_level|current_ClkGenState.Module4~q\,
	datad => \Inst_top_level|Equal2~0_combout\,
	combout => \Inst_top_level|PWN_module[1]~1_combout\);

-- Location: LCCOMB_X87_Y1_N12
\Inst_top_level|SecondLine[82]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|SecondLine[82]~10_combout\ = (\Inst_top_level|current_PWMState.PModule4~q\) # (!\Inst_top_level|current_PWMState.PModule1~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Inst_top_level|current_PWMState.PModule1~q\,
	datad => \Inst_top_level|current_PWMState.PModule4~q\,
	combout => \Inst_top_level|SecondLine[82]~10_combout\);

-- Location: LCCOMB_X87_Y1_N30
\Inst_top_level|SecondLine[82]~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|SecondLine[82]~11_combout\ = ((\Inst_top_level|Equal2~0_combout\ & ((\Inst_top_level|SecondLine[82]~10_combout\))) # (!\Inst_top_level|Equal2~0_combout\ & (!\Inst_top_level|current_ClkGenState.Module2~q\))) # 
-- (!\Inst_top_level|INST_StateMachine|current_state.INIT~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011111100110111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|Equal2~0_combout\,
	datab => \Inst_top_level|INST_StateMachine|current_state.INIT~q\,
	datac => \Inst_top_level|current_ClkGenState.Module2~q\,
	datad => \Inst_top_level|SecondLine[82]~10_combout\,
	combout => \Inst_top_level|SecondLine[82]~11_combout\);

-- Location: FF_X87_Y1_N31
\Inst_top_level|INST_LCD_I2C_UsrLogic|prev_data[82]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Inst_top_level|SecondLine[82]~11_combout\,
	ena => \Inst_top_level|INST_LCD_I2C_UsrLogic|State.write~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_top_level|INST_LCD_I2C_UsrLogic|prev_data\(82));

-- Location: LCCOMB_X87_Y1_N20
\Inst_top_level|SecondLine[59]\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|SecondLine\(59) = (\Inst_top_level|INST_StateMachine|current_state.INIT~q\ & ((\Inst_top_level|Equal2~0_combout\ & ((\Inst_top_level|SecondLine[82]~10_combout\))) # (!\Inst_top_level|Equal2~0_combout\ & 
-- (!\Inst_top_level|current_ClkGenState.Module2~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000110000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|Equal2~0_combout\,
	datab => \Inst_top_level|INST_StateMachine|current_state.INIT~q\,
	datac => \Inst_top_level|current_ClkGenState.Module2~q\,
	datad => \Inst_top_level|SecondLine[82]~10_combout\,
	combout => \Inst_top_level|SecondLine\(59));

-- Location: LCCOMB_X87_Y1_N6
\Inst_top_level|INST_LCD_I2C_UsrLogic|StateChange~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_LCD_I2C_UsrLogic|StateChange~4_combout\ = (\Inst_top_level|INST_LCD_I2C_UsrLogic|prev_data\(59) & ((\Inst_top_level|INST_LCD_I2C_UsrLogic|prev_data\(82) $ (\Inst_top_level|SecondLine[82]~11_combout\)) # 
-- (!\Inst_top_level|SecondLine\(59)))) # (!\Inst_top_level|INST_LCD_I2C_UsrLogic|prev_data\(59) & ((\Inst_top_level|SecondLine\(59)) # (\Inst_top_level|INST_LCD_I2C_UsrLogic|prev_data\(82) $ (\Inst_top_level|SecondLine[82]~11_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111110110111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_LCD_I2C_UsrLogic|prev_data\(59),
	datab => \Inst_top_level|INST_LCD_I2C_UsrLogic|prev_data\(82),
	datac => \Inst_top_level|SecondLine[82]~11_combout\,
	datad => \Inst_top_level|SecondLine\(59),
	combout => \Inst_top_level|INST_LCD_I2C_UsrLogic|StateChange~4_combout\);

-- Location: LCCOMB_X89_Y1_N2
\Inst_top_level|INST_LCD_I2C_UsrLogic|prev_data[98]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_LCD_I2C_UsrLogic|prev_data[98]~feeder_combout\ = \Inst_top_level|PWN_module[1]~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|PWN_module[1]~1_combout\,
	combout => \Inst_top_level|INST_LCD_I2C_UsrLogic|prev_data[98]~feeder_combout\);

-- Location: FF_X89_Y1_N3
\Inst_top_level|INST_LCD_I2C_UsrLogic|prev_data[98]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Inst_top_level|INST_LCD_I2C_UsrLogic|prev_data[98]~feeder_combout\,
	ena => \Inst_top_level|INST_LCD_I2C_UsrLogic|State.write~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_top_level|INST_LCD_I2C_UsrLogic|prev_data\(98));

-- Location: LCCOMB_X88_Y1_N22
\Inst_top_level|INST_LCD_I2C_UsrLogic|StateChange~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_LCD_I2C_UsrLogic|StateChange~5_combout\ = (\Inst_top_level|INST_LCD_I2C_UsrLogic|StateChange~4_combout\) # ((\Inst_top_level|INST_LCD_I2C_UsrLogic|prev_data\(106) & ((!\Inst_top_level|INST_LCD_I2C_UsrLogic|prev_data\(98)) # 
-- (!\Inst_top_level|PWN_module[1]~1_combout\))) # (!\Inst_top_level|INST_LCD_I2C_UsrLogic|prev_data\(106) & ((\Inst_top_level|PWN_module[1]~1_combout\) # (\Inst_top_level|INST_LCD_I2C_UsrLogic|prev_data\(98)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111011111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_LCD_I2C_UsrLogic|prev_data\(106),
	datab => \Inst_top_level|PWN_module[1]~1_combout\,
	datac => \Inst_top_level|INST_LCD_I2C_UsrLogic|StateChange~4_combout\,
	datad => \Inst_top_level|INST_LCD_I2C_UsrLogic|prev_data\(98),
	combout => \Inst_top_level|INST_LCD_I2C_UsrLogic|StateChange~5_combout\);

-- Location: FF_X89_Y1_N11
\Inst_top_level|INST_LCD_I2C_UsrLogic|prev_data[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \Inst_top_level|PWN_module[1]~1_combout\,
	sload => VCC,
	ena => \Inst_top_level|INST_LCD_I2C_UsrLogic|State.write~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_top_level|INST_LCD_I2C_UsrLogic|prev_data\(30));

-- Location: LCCOMB_X86_Y5_N0
\Inst_top_level|SecondLine[52]~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|SecondLine[52]~17_combout\ = (\Inst_top_level|current_PWMState.PModule3~q\) # (!\Inst_top_level|current_PWMState.PModule1~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Inst_top_level|current_PWMState.PModule3~q\,
	datad => \Inst_top_level|current_PWMState.PModule1~q\,
	combout => \Inst_top_level|SecondLine[52]~17_combout\);

-- Location: LCCOMB_X86_Y5_N26
\Inst_top_level|SecondLine[52]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|SecondLine[52]~18_combout\ = (\Inst_top_level|INST_StateMachine|current_state.INIT~q\ & ((\Inst_top_level|Equal2~0_combout\ & ((\Inst_top_level|SecondLine[52]~17_combout\))) # (!\Inst_top_level|Equal2~0_combout\ & 
-- (!\Inst_top_level|current_ClkGenState.Module1~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|Equal2~0_combout\,
	datab => \Inst_top_level|current_ClkGenState.Module1~q\,
	datac => \Inst_top_level|INST_StateMachine|current_state.INIT~q\,
	datad => \Inst_top_level|SecondLine[52]~17_combout\,
	combout => \Inst_top_level|SecondLine[52]~18_combout\);

-- Location: FF_X86_Y5_N27
\Inst_top_level|INST_LCD_I2C_UsrLogic|prev_data[52]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Inst_top_level|SecondLine[52]~18_combout\,
	ena => \Inst_top_level|INST_LCD_I2C_UsrLogic|State.write~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_top_level|INST_LCD_I2C_UsrLogic|prev_data\(52));

-- Location: LCCOMB_X89_Y1_N10
\Inst_top_level|INST_LCD_I2C_UsrLogic|StateChange~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_LCD_I2C_UsrLogic|StateChange~2_combout\ = (\Inst_top_level|INST_LCD_I2C_UsrLogic|prev_data\(38) & ((\Inst_top_level|INST_LCD_I2C_UsrLogic|prev_data\(52) $ (\Inst_top_level|SecondLine[52]~18_combout\)) # 
-- (!\Inst_top_level|PWN_module[1]~1_combout\))) # (!\Inst_top_level|INST_LCD_I2C_UsrLogic|prev_data\(38) & ((\Inst_top_level|PWN_module[1]~1_combout\) # (\Inst_top_level|INST_LCD_I2C_UsrLogic|prev_data\(52) $ (\Inst_top_level|SecondLine[52]~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111101111011110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_LCD_I2C_UsrLogic|prev_data\(38),
	datab => \Inst_top_level|INST_LCD_I2C_UsrLogic|prev_data\(52),
	datac => \Inst_top_level|PWN_module[1]~1_combout\,
	datad => \Inst_top_level|SecondLine[52]~18_combout\,
	combout => \Inst_top_level|INST_LCD_I2C_UsrLogic|StateChange~2_combout\);

-- Location: LCCOMB_X89_Y1_N26
\Inst_top_level|INST_LCD_I2C_UsrLogic|StateChange~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_LCD_I2C_UsrLogic|StateChange~3_combout\ = (\Inst_top_level|INST_LCD_I2C_UsrLogic|StateChange~2_combout\) # ((\Inst_top_level|INST_LCD_I2C_UsrLogic|prev_data\(26) & ((!\Inst_top_level|PWN_module[1]~1_combout\) # 
-- (!\Inst_top_level|INST_LCD_I2C_UsrLogic|prev_data\(30)))) # (!\Inst_top_level|INST_LCD_I2C_UsrLogic|prev_data\(26) & ((\Inst_top_level|INST_LCD_I2C_UsrLogic|prev_data\(30)) # (\Inst_top_level|PWN_module[1]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_LCD_I2C_UsrLogic|prev_data\(26),
	datab => \Inst_top_level|INST_LCD_I2C_UsrLogic|prev_data\(30),
	datac => \Inst_top_level|PWN_module[1]~1_combout\,
	datad => \Inst_top_level|INST_LCD_I2C_UsrLogic|StateChange~2_combout\,
	combout => \Inst_top_level|INST_LCD_I2C_UsrLogic|StateChange~3_combout\);

-- Location: FF_X89_Y1_N27
\Inst_top_level|INST_LCD_I2C_UsrLogic|prev_data[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \Inst_top_level|PWN_module[1]~1_combout\,
	sload => VCC,
	ena => \Inst_top_level|INST_LCD_I2C_UsrLogic|State.write~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_top_level|INST_LCD_I2C_UsrLogic|prev_data\(24));

-- Location: FF_X89_Y1_N5
\Inst_top_level|INST_LCD_I2C_UsrLogic|prev_data[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \Inst_top_level|PWN_module[1]~1_combout\,
	sload => VCC,
	ena => \Inst_top_level|INST_LCD_I2C_UsrLogic|State.write~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_top_level|INST_LCD_I2C_UsrLogic|prev_data\(22));

-- Location: FF_X89_Y1_N17
\Inst_top_level|INST_LCD_I2C_UsrLogic|prev_data[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \Inst_top_level|PWN_module[1]~1_combout\,
	sload => VCC,
	ena => \Inst_top_level|INST_LCD_I2C_UsrLogic|State.write~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_top_level|INST_LCD_I2C_UsrLogic|prev_data\(8));

-- Location: LCCOMB_X89_Y1_N18
\Inst_top_level|INST_LCD_I2C_UsrLogic|prev_data[17]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_LCD_I2C_UsrLogic|prev_data[17]~feeder_combout\ = \Inst_top_level|PWN_module[1]~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|PWN_module[1]~1_combout\,
	combout => \Inst_top_level|INST_LCD_I2C_UsrLogic|prev_data[17]~feeder_combout\);

-- Location: FF_X89_Y1_N19
\Inst_top_level|INST_LCD_I2C_UsrLogic|prev_data[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Inst_top_level|INST_LCD_I2C_UsrLogic|prev_data[17]~feeder_combout\,
	ena => \Inst_top_level|INST_LCD_I2C_UsrLogic|State.write~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_top_level|INST_LCD_I2C_UsrLogic|prev_data\(17));

-- Location: LCCOMB_X89_Y1_N16
\Inst_top_level|INST_LCD_I2C_UsrLogic|StateChange~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_LCD_I2C_UsrLogic|StateChange~0_combout\ = (\Inst_top_level|PWN_module[1]~1_combout\ & ((!\Inst_top_level|INST_LCD_I2C_UsrLogic|prev_data\(17)) # (!\Inst_top_level|INST_LCD_I2C_UsrLogic|prev_data\(8)))) # 
-- (!\Inst_top_level|PWN_module[1]~1_combout\ & ((\Inst_top_level|INST_LCD_I2C_UsrLogic|prev_data\(8)) # (\Inst_top_level|INST_LCD_I2C_UsrLogic|prev_data\(17))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011111111111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Inst_top_level|PWN_module[1]~1_combout\,
	datac => \Inst_top_level|INST_LCD_I2C_UsrLogic|prev_data\(8),
	datad => \Inst_top_level|INST_LCD_I2C_UsrLogic|prev_data\(17),
	combout => \Inst_top_level|INST_LCD_I2C_UsrLogic|StateChange~0_combout\);

-- Location: LCCOMB_X89_Y1_N4
\Inst_top_level|INST_LCD_I2C_UsrLogic|StateChange~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_LCD_I2C_UsrLogic|StateChange~1_combout\ = (\Inst_top_level|INST_LCD_I2C_UsrLogic|StateChange~0_combout\) # ((\Inst_top_level|PWN_module[1]~1_combout\ & ((!\Inst_top_level|INST_LCD_I2C_UsrLogic|prev_data\(22)) # 
-- (!\Inst_top_level|INST_LCD_I2C_UsrLogic|prev_data\(24)))) # (!\Inst_top_level|PWN_module[1]~1_combout\ & ((\Inst_top_level|INST_LCD_I2C_UsrLogic|prev_data\(24)) # (\Inst_top_level|INST_LCD_I2C_UsrLogic|prev_data\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|PWN_module[1]~1_combout\,
	datab => \Inst_top_level|INST_LCD_I2C_UsrLogic|prev_data\(24),
	datac => \Inst_top_level|INST_LCD_I2C_UsrLogic|prev_data\(22),
	datad => \Inst_top_level|INST_LCD_I2C_UsrLogic|StateChange~0_combout\,
	combout => \Inst_top_level|INST_LCD_I2C_UsrLogic|StateChange~1_combout\);

-- Location: LCCOMB_X89_Y1_N12
\Inst_top_level|INST_LCD_I2C_UsrLogic|StateChange~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_LCD_I2C_UsrLogic|StateChange~9_combout\ = (\Inst_top_level|INST_LCD_I2C_UsrLogic|StateChange~8_combout\) # ((\Inst_top_level|INST_LCD_I2C_UsrLogic|StateChange~5_combout\) # 
-- ((\Inst_top_level|INST_LCD_I2C_UsrLogic|StateChange~3_combout\) # (\Inst_top_level|INST_LCD_I2C_UsrLogic|StateChange~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_LCD_I2C_UsrLogic|StateChange~8_combout\,
	datab => \Inst_top_level|INST_LCD_I2C_UsrLogic|StateChange~5_combout\,
	datac => \Inst_top_level|INST_LCD_I2C_UsrLogic|StateChange~3_combout\,
	datad => \Inst_top_level|INST_LCD_I2C_UsrLogic|StateChange~1_combout\,
	combout => \Inst_top_level|INST_LCD_I2C_UsrLogic|StateChange~9_combout\);

-- Location: LCCOMB_X88_Y2_N8
\Inst_top_level|INST_LCD_I2C_UsrLogic|StateChange~55\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_LCD_I2C_UsrLogic|StateChange~55_combout\ = (\Inst_top_level|INST_LCD_I2C_UsrLogic|StateChange~39_combout\) # ((\Inst_top_level|INST_LCD_I2C_UsrLogic|StateChange~54_combout\) # 
-- ((\Inst_top_level|INST_LCD_I2C_UsrLogic|StateChange~28_combout\) # (\Inst_top_level|INST_LCD_I2C_UsrLogic|StateChange~9_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_LCD_I2C_UsrLogic|StateChange~39_combout\,
	datab => \Inst_top_level|INST_LCD_I2C_UsrLogic|StateChange~54_combout\,
	datac => \Inst_top_level|INST_LCD_I2C_UsrLogic|StateChange~28_combout\,
	datad => \Inst_top_level|INST_LCD_I2C_UsrLogic|StateChange~9_combout\,
	combout => \Inst_top_level|INST_LCD_I2C_UsrLogic|StateChange~55_combout\);

-- Location: LCCOMB_X88_Y2_N2
\Inst_top_level|INST_LCD_I2C_UsrLogic|Selector2~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_LCD_I2C_UsrLogic|Selector2~0_combout\ = (\Inst_top_level|INST_LCD_I2C_UsrLogic|Equal1~7_combout\ & ((\Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel[7]~0_combout\) # ((\Inst_top_level|INST_LCD_I2C_UsrLogic|State.stop~q\ & 
-- !\Inst_top_level|INST_LCD_I2C_UsrLogic|StateChange~55_combout\)))) # (!\Inst_top_level|INST_LCD_I2C_UsrLogic|Equal1~7_combout\ & (((\Inst_top_level|INST_LCD_I2C_UsrLogic|State.stop~q\ & !\Inst_top_level|INST_LCD_I2C_UsrLogic|StateChange~55_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_LCD_I2C_UsrLogic|Equal1~7_combout\,
	datab => \Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel[7]~0_combout\,
	datac => \Inst_top_level|INST_LCD_I2C_UsrLogic|State.stop~q\,
	datad => \Inst_top_level|INST_LCD_I2C_UsrLogic|StateChange~55_combout\,
	combout => \Inst_top_level|INST_LCD_I2C_UsrLogic|Selector2~0_combout\);

-- Location: FF_X88_Y2_N3
\Inst_top_level|INST_LCD_I2C_UsrLogic|State.stop\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Inst_top_level|INST_LCD_I2C_UsrLogic|Selector2~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_top_level|INST_LCD_I2C_UsrLogic|State.stop~q\);

-- Location: LCCOMB_X88_Y2_N22
\Inst_top_level|INST_LCD_I2C_UsrLogic|Selector0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_LCD_I2C_UsrLogic|Selector0~0_combout\ = (\Inst_top_level|INST_LCD_I2C_UsrLogic|Equal0~4_combout\ & (((!\Inst_top_level|INST_LCD_I2C_UsrLogic|StateChange~55_combout\)) # (!\Inst_top_level|INST_LCD_I2C_UsrLogic|State.stop~q\))) # 
-- (!\Inst_top_level|INST_LCD_I2C_UsrLogic|Equal0~4_combout\ & (\Inst_top_level|INST_LCD_I2C_UsrLogic|State.start~q\ & ((!\Inst_top_level|INST_LCD_I2C_UsrLogic|StateChange~55_combout\) # (!\Inst_top_level|INST_LCD_I2C_UsrLogic|State.stop~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_LCD_I2C_UsrLogic|Equal0~4_combout\,
	datab => \Inst_top_level|INST_LCD_I2C_UsrLogic|State.stop~q\,
	datac => \Inst_top_level|INST_LCD_I2C_UsrLogic|State.start~q\,
	datad => \Inst_top_level|INST_LCD_I2C_UsrLogic|StateChange~55_combout\,
	combout => \Inst_top_level|INST_LCD_I2C_UsrLogic|Selector0~0_combout\);

-- Location: FF_X88_Y2_N23
\Inst_top_level|INST_LCD_I2C_UsrLogic|State.start\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Inst_top_level|INST_LCD_I2C_UsrLogic|Selector0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_top_level|INST_LCD_I2C_UsrLogic|State.start~q\);

-- Location: LCCOMB_X90_Y2_N30
\Inst_top_level|INST_LCD_I2C_UsrLogic|Counter[0]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_LCD_I2C_UsrLogic|Counter[0]~1_combout\ = (!\Inst_top_level|INST_LCD_I2C_UsrLogic|State.start~q\ & !\Inst_top_level|INST_LCD_I2C_UsrLogic|Equal0~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Inst_top_level|INST_LCD_I2C_UsrLogic|State.start~q\,
	datad => \Inst_top_level|INST_LCD_I2C_UsrLogic|Equal0~4_combout\,
	combout => \Inst_top_level|INST_LCD_I2C_UsrLogic|Counter[0]~1_combout\);

-- Location: FF_X90_Y2_N19
\Inst_top_level|INST_LCD_I2C_UsrLogic|Counter[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Inst_top_level|INST_LCD_I2C_UsrLogic|Counter[1]~2_combout\,
	ena => \Inst_top_level|INST_LCD_I2C_UsrLogic|Counter[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_top_level|INST_LCD_I2C_UsrLogic|Counter\(1));

-- Location: LCCOMB_X91_Y2_N10
\Inst_top_level|INST_LCD_I2C_UsrLogic|Add0~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_LCD_I2C_UsrLogic|Add0~8_combout\ = (\Inst_top_level|INST_LCD_I2C_UsrLogic|Counter\(4) & (\Inst_top_level|INST_LCD_I2C_UsrLogic|Add0~7\ $ (GND))) # (!\Inst_top_level|INST_LCD_I2C_UsrLogic|Counter\(4) & ((GND) # 
-- (!\Inst_top_level|INST_LCD_I2C_UsrLogic|Add0~7\)))
-- \Inst_top_level|INST_LCD_I2C_UsrLogic|Add0~9\ = CARRY((!\Inst_top_level|INST_LCD_I2C_UsrLogic|Add0~7\) # (!\Inst_top_level|INST_LCD_I2C_UsrLogic|Counter\(4)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010101011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_LCD_I2C_UsrLogic|Counter\(4),
	datad => VCC,
	cin => \Inst_top_level|INST_LCD_I2C_UsrLogic|Add0~7\,
	combout => \Inst_top_level|INST_LCD_I2C_UsrLogic|Add0~8_combout\,
	cout => \Inst_top_level|INST_LCD_I2C_UsrLogic|Add0~9\);

-- Location: LCCOMB_X91_Y2_N14
\Inst_top_level|INST_LCD_I2C_UsrLogic|Add0~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_LCD_I2C_UsrLogic|Add0~12_combout\ = (\Inst_top_level|INST_LCD_I2C_UsrLogic|Counter\(6) & (\Inst_top_level|INST_LCD_I2C_UsrLogic|Add0~11\ $ (GND))) # (!\Inst_top_level|INST_LCD_I2C_UsrLogic|Counter\(6) & ((GND) # 
-- (!\Inst_top_level|INST_LCD_I2C_UsrLogic|Add0~11\)))
-- \Inst_top_level|INST_LCD_I2C_UsrLogic|Add0~13\ = CARRY((!\Inst_top_level|INST_LCD_I2C_UsrLogic|Add0~11\) # (!\Inst_top_level|INST_LCD_I2C_UsrLogic|Counter\(6)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Inst_top_level|INST_LCD_I2C_UsrLogic|Counter\(6),
	datad => VCC,
	cin => \Inst_top_level|INST_LCD_I2C_UsrLogic|Add0~11\,
	combout => \Inst_top_level|INST_LCD_I2C_UsrLogic|Add0~12_combout\,
	cout => \Inst_top_level|INST_LCD_I2C_UsrLogic|Add0~13\);

-- Location: LCCOMB_X91_Y2_N0
\Inst_top_level|INST_LCD_I2C_UsrLogic|Counter[6]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_LCD_I2C_UsrLogic|Counter[6]~7_combout\ = !\Inst_top_level|INST_LCD_I2C_UsrLogic|Add0~12_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Inst_top_level|INST_LCD_I2C_UsrLogic|Add0~12_combout\,
	combout => \Inst_top_level|INST_LCD_I2C_UsrLogic|Counter[6]~7_combout\);

-- Location: FF_X91_Y2_N1
\Inst_top_level|INST_LCD_I2C_UsrLogic|Counter[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Inst_top_level|INST_LCD_I2C_UsrLogic|Counter[6]~7_combout\,
	ena => \Inst_top_level|INST_LCD_I2C_UsrLogic|Counter[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_top_level|INST_LCD_I2C_UsrLogic|Counter\(6));

-- Location: LCCOMB_X91_Y2_N16
\Inst_top_level|INST_LCD_I2C_UsrLogic|Add0~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_LCD_I2C_UsrLogic|Add0~14_combout\ = (\Inst_top_level|INST_LCD_I2C_UsrLogic|Counter\(7) & (!\Inst_top_level|INST_LCD_I2C_UsrLogic|Add0~13\)) # (!\Inst_top_level|INST_LCD_I2C_UsrLogic|Counter\(7) & 
-- (\Inst_top_level|INST_LCD_I2C_UsrLogic|Add0~13\ & VCC))
-- \Inst_top_level|INST_LCD_I2C_UsrLogic|Add0~15\ = CARRY((\Inst_top_level|INST_LCD_I2C_UsrLogic|Counter\(7) & !\Inst_top_level|INST_LCD_I2C_UsrLogic|Add0~13\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101000001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_LCD_I2C_UsrLogic|Counter\(7),
	datad => VCC,
	cin => \Inst_top_level|INST_LCD_I2C_UsrLogic|Add0~13\,
	combout => \Inst_top_level|INST_LCD_I2C_UsrLogic|Add0~14_combout\,
	cout => \Inst_top_level|INST_LCD_I2C_UsrLogic|Add0~15\);

-- Location: LCCOMB_X91_Y2_N18
\Inst_top_level|INST_LCD_I2C_UsrLogic|Add0~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_LCD_I2C_UsrLogic|Add0~16_combout\ = (\Inst_top_level|INST_LCD_I2C_UsrLogic|Counter\(8) & (\Inst_top_level|INST_LCD_I2C_UsrLogic|Add0~15\ $ (GND))) # (!\Inst_top_level|INST_LCD_I2C_UsrLogic|Counter\(8) & ((GND) # 
-- (!\Inst_top_level|INST_LCD_I2C_UsrLogic|Add0~15\)))
-- \Inst_top_level|INST_LCD_I2C_UsrLogic|Add0~17\ = CARRY((!\Inst_top_level|INST_LCD_I2C_UsrLogic|Add0~15\) # (!\Inst_top_level|INST_LCD_I2C_UsrLogic|Counter\(8)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010101011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_LCD_I2C_UsrLogic|Counter\(8),
	datad => VCC,
	cin => \Inst_top_level|INST_LCD_I2C_UsrLogic|Add0~15\,
	combout => \Inst_top_level|INST_LCD_I2C_UsrLogic|Add0~16_combout\,
	cout => \Inst_top_level|INST_LCD_I2C_UsrLogic|Add0~17\);

-- Location: LCCOMB_X91_Y2_N20
\Inst_top_level|INST_LCD_I2C_UsrLogic|Add0~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_LCD_I2C_UsrLogic|Add0~18_combout\ = (\Inst_top_level|INST_LCD_I2C_UsrLogic|Counter\(9) & (!\Inst_top_level|INST_LCD_I2C_UsrLogic|Add0~17\)) # (!\Inst_top_level|INST_LCD_I2C_UsrLogic|Counter\(9) & 
-- (\Inst_top_level|INST_LCD_I2C_UsrLogic|Add0~17\ & VCC))
-- \Inst_top_level|INST_LCD_I2C_UsrLogic|Add0~19\ = CARRY((\Inst_top_level|INST_LCD_I2C_UsrLogic|Counter\(9) & !\Inst_top_level|INST_LCD_I2C_UsrLogic|Add0~17\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101000001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_LCD_I2C_UsrLogic|Counter\(9),
	datad => VCC,
	cin => \Inst_top_level|INST_LCD_I2C_UsrLogic|Add0~17\,
	combout => \Inst_top_level|INST_LCD_I2C_UsrLogic|Add0~18_combout\,
	cout => \Inst_top_level|INST_LCD_I2C_UsrLogic|Add0~19\);

-- Location: LCCOMB_X91_Y2_N22
\Inst_top_level|INST_LCD_I2C_UsrLogic|Add0~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_LCD_I2C_UsrLogic|Add0~20_combout\ = (\Inst_top_level|INST_LCD_I2C_UsrLogic|Counter\(10) & (\Inst_top_level|INST_LCD_I2C_UsrLogic|Add0~19\ $ (GND))) # (!\Inst_top_level|INST_LCD_I2C_UsrLogic|Counter\(10) & ((GND) # 
-- (!\Inst_top_level|INST_LCD_I2C_UsrLogic|Add0~19\)))
-- \Inst_top_level|INST_LCD_I2C_UsrLogic|Add0~21\ = CARRY((!\Inst_top_level|INST_LCD_I2C_UsrLogic|Add0~19\) # (!\Inst_top_level|INST_LCD_I2C_UsrLogic|Counter\(10)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Inst_top_level|INST_LCD_I2C_UsrLogic|Counter\(10),
	datad => VCC,
	cin => \Inst_top_level|INST_LCD_I2C_UsrLogic|Add0~19\,
	combout => \Inst_top_level|INST_LCD_I2C_UsrLogic|Add0~20_combout\,
	cout => \Inst_top_level|INST_LCD_I2C_UsrLogic|Add0~21\);

-- Location: LCCOMB_X90_Y2_N28
\Inst_top_level|INST_LCD_I2C_UsrLogic|Counter[10]~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_LCD_I2C_UsrLogic|Counter[10]~11_combout\ = !\Inst_top_level|INST_LCD_I2C_UsrLogic|Add0~20_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Inst_top_level|INST_LCD_I2C_UsrLogic|Add0~20_combout\,
	combout => \Inst_top_level|INST_LCD_I2C_UsrLogic|Counter[10]~11_combout\);

-- Location: FF_X90_Y2_N29
\Inst_top_level|INST_LCD_I2C_UsrLogic|Counter[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Inst_top_level|INST_LCD_I2C_UsrLogic|Counter[10]~11_combout\,
	ena => \Inst_top_level|INST_LCD_I2C_UsrLogic|Counter[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_top_level|INST_LCD_I2C_UsrLogic|Counter\(10));

-- Location: LCCOMB_X90_Y2_N14
\Inst_top_level|INST_LCD_I2C_UsrLogic|Counter[9]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_LCD_I2C_UsrLogic|Counter[9]~10_combout\ = !\Inst_top_level|INST_LCD_I2C_UsrLogic|Add0~18_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Inst_top_level|INST_LCD_I2C_UsrLogic|Add0~18_combout\,
	combout => \Inst_top_level|INST_LCD_I2C_UsrLogic|Counter[9]~10_combout\);

-- Location: FF_X90_Y2_N15
\Inst_top_level|INST_LCD_I2C_UsrLogic|Counter[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Inst_top_level|INST_LCD_I2C_UsrLogic|Counter[9]~10_combout\,
	ena => \Inst_top_level|INST_LCD_I2C_UsrLogic|Counter[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_top_level|INST_LCD_I2C_UsrLogic|Counter\(9));

-- Location: LCCOMB_X90_Y2_N0
\Inst_top_level|INST_LCD_I2C_UsrLogic|Counter[8]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_LCD_I2C_UsrLogic|Counter[8]~9_combout\ = !\Inst_top_level|INST_LCD_I2C_UsrLogic|Add0~16_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Inst_top_level|INST_LCD_I2C_UsrLogic|Add0~16_combout\,
	combout => \Inst_top_level|INST_LCD_I2C_UsrLogic|Counter[8]~9_combout\);

-- Location: FF_X90_Y2_N1
\Inst_top_level|INST_LCD_I2C_UsrLogic|Counter[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Inst_top_level|INST_LCD_I2C_UsrLogic|Counter[8]~9_combout\,
	ena => \Inst_top_level|INST_LCD_I2C_UsrLogic|Counter[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_top_level|INST_LCD_I2C_UsrLogic|Counter\(8));

-- Location: LCCOMB_X90_Y2_N4
\Inst_top_level|INST_LCD_I2C_UsrLogic|Equal0~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_LCD_I2C_UsrLogic|Equal0~2_combout\ = (\Inst_top_level|INST_LCD_I2C_UsrLogic|Counter\(11) & (\Inst_top_level|INST_LCD_I2C_UsrLogic|Counter\(10) & (\Inst_top_level|INST_LCD_I2C_UsrLogic|Counter\(9) & 
-- \Inst_top_level|INST_LCD_I2C_UsrLogic|Counter\(8))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_LCD_I2C_UsrLogic|Counter\(11),
	datab => \Inst_top_level|INST_LCD_I2C_UsrLogic|Counter\(10),
	datac => \Inst_top_level|INST_LCD_I2C_UsrLogic|Counter\(9),
	datad => \Inst_top_level|INST_LCD_I2C_UsrLogic|Counter\(8),
	combout => \Inst_top_level|INST_LCD_I2C_UsrLogic|Equal0~2_combout\);

-- Location: LCCOMB_X90_Y2_N26
\Inst_top_level|INST_LCD_I2C_UsrLogic|Counter[7]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_LCD_I2C_UsrLogic|Counter[7]~8_combout\ = !\Inst_top_level|INST_LCD_I2C_UsrLogic|Add0~14_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Inst_top_level|INST_LCD_I2C_UsrLogic|Add0~14_combout\,
	combout => \Inst_top_level|INST_LCD_I2C_UsrLogic|Counter[7]~8_combout\);

-- Location: FF_X90_Y2_N27
\Inst_top_level|INST_LCD_I2C_UsrLogic|Counter[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Inst_top_level|INST_LCD_I2C_UsrLogic|Counter[7]~8_combout\,
	ena => \Inst_top_level|INST_LCD_I2C_UsrLogic|Counter[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_top_level|INST_LCD_I2C_UsrLogic|Counter\(7));

-- Location: LCCOMB_X92_Y2_N4
\Inst_top_level|INST_LCD_I2C_UsrLogic|Counter[4]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_LCD_I2C_UsrLogic|Counter[4]~5_combout\ = !\Inst_top_level|INST_LCD_I2C_UsrLogic|Add0~8_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Inst_top_level|INST_LCD_I2C_UsrLogic|Add0~8_combout\,
	combout => \Inst_top_level|INST_LCD_I2C_UsrLogic|Counter[4]~5_combout\);

-- Location: FF_X92_Y2_N5
\Inst_top_level|INST_LCD_I2C_UsrLogic|Counter[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Inst_top_level|INST_LCD_I2C_UsrLogic|Counter[4]~5_combout\,
	ena => \Inst_top_level|INST_LCD_I2C_UsrLogic|Counter[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_top_level|INST_LCD_I2C_UsrLogic|Counter\(4));

-- Location: LCCOMB_X91_Y2_N30
\Inst_top_level|INST_LCD_I2C_UsrLogic|Equal0~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_LCD_I2C_UsrLogic|Equal0~1_combout\ = (\Inst_top_level|INST_LCD_I2C_UsrLogic|Counter\(5) & (\Inst_top_level|INST_LCD_I2C_UsrLogic|Counter\(6) & (\Inst_top_level|INST_LCD_I2C_UsrLogic|Counter\(7) & 
-- \Inst_top_level|INST_LCD_I2C_UsrLogic|Counter\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_LCD_I2C_UsrLogic|Counter\(5),
	datab => \Inst_top_level|INST_LCD_I2C_UsrLogic|Counter\(6),
	datac => \Inst_top_level|INST_LCD_I2C_UsrLogic|Counter\(7),
	datad => \Inst_top_level|INST_LCD_I2C_UsrLogic|Counter\(4),
	combout => \Inst_top_level|INST_LCD_I2C_UsrLogic|Equal0~1_combout\);

-- Location: LCCOMB_X91_Y2_N24
\Inst_top_level|INST_LCD_I2C_UsrLogic|Add0~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_LCD_I2C_UsrLogic|Add0~22_combout\ = (\Inst_top_level|INST_LCD_I2C_UsrLogic|Counter\(11) & (!\Inst_top_level|INST_LCD_I2C_UsrLogic|Add0~21\)) # (!\Inst_top_level|INST_LCD_I2C_UsrLogic|Counter\(11) & 
-- (\Inst_top_level|INST_LCD_I2C_UsrLogic|Add0~21\ & VCC))
-- \Inst_top_level|INST_LCD_I2C_UsrLogic|Add0~23\ = CARRY((\Inst_top_level|INST_LCD_I2C_UsrLogic|Counter\(11) & !\Inst_top_level|INST_LCD_I2C_UsrLogic|Add0~21\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Inst_top_level|INST_LCD_I2C_UsrLogic|Counter\(11),
	datad => VCC,
	cin => \Inst_top_level|INST_LCD_I2C_UsrLogic|Add0~21\,
	combout => \Inst_top_level|INST_LCD_I2C_UsrLogic|Add0~22_combout\,
	cout => \Inst_top_level|INST_LCD_I2C_UsrLogic|Add0~23\);

-- Location: LCCOMB_X90_Y2_N22
\Inst_top_level|INST_LCD_I2C_UsrLogic|Counter[11]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_LCD_I2C_UsrLogic|Counter[11]~12_combout\ = !\Inst_top_level|INST_LCD_I2C_UsrLogic|Add0~22_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Inst_top_level|INST_LCD_I2C_UsrLogic|Add0~22_combout\,
	combout => \Inst_top_level|INST_LCD_I2C_UsrLogic|Counter[11]~12_combout\);

-- Location: FF_X90_Y2_N23
\Inst_top_level|INST_LCD_I2C_UsrLogic|Counter[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Inst_top_level|INST_LCD_I2C_UsrLogic|Counter[11]~12_combout\,
	ena => \Inst_top_level|INST_LCD_I2C_UsrLogic|Counter[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_top_level|INST_LCD_I2C_UsrLogic|Counter\(11));

-- Location: LCCOMB_X91_Y2_N26
\Inst_top_level|INST_LCD_I2C_UsrLogic|Add0~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_LCD_I2C_UsrLogic|Add0~24_combout\ = (\Inst_top_level|INST_LCD_I2C_UsrLogic|Counter\(12) & (\Inst_top_level|INST_LCD_I2C_UsrLogic|Add0~23\ $ (GND))) # (!\Inst_top_level|INST_LCD_I2C_UsrLogic|Counter\(12) & ((GND) # 
-- (!\Inst_top_level|INST_LCD_I2C_UsrLogic|Add0~23\)))
-- \Inst_top_level|INST_LCD_I2C_UsrLogic|Add0~25\ = CARRY((!\Inst_top_level|INST_LCD_I2C_UsrLogic|Add0~23\) # (!\Inst_top_level|INST_LCD_I2C_UsrLogic|Counter\(12)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010101011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_LCD_I2C_UsrLogic|Counter\(12),
	datad => VCC,
	cin => \Inst_top_level|INST_LCD_I2C_UsrLogic|Add0~23\,
	combout => \Inst_top_level|INST_LCD_I2C_UsrLogic|Add0~24_combout\,
	cout => \Inst_top_level|INST_LCD_I2C_UsrLogic|Add0~25\);

-- Location: LCCOMB_X91_Y2_N28
\Inst_top_level|INST_LCD_I2C_UsrLogic|Add0~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_LCD_I2C_UsrLogic|Add0~26_combout\ = \Inst_top_level|INST_LCD_I2C_UsrLogic|Add0~25\ $ (\Inst_top_level|INST_LCD_I2C_UsrLogic|Counter\(13))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \Inst_top_level|INST_LCD_I2C_UsrLogic|Counter\(13),
	cin => \Inst_top_level|INST_LCD_I2C_UsrLogic|Add0~25\,
	combout => \Inst_top_level|INST_LCD_I2C_UsrLogic|Add0~26_combout\);

-- Location: LCCOMB_X90_Y2_N8
\Inst_top_level|INST_LCD_I2C_UsrLogic|Counter[13]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_LCD_I2C_UsrLogic|Counter[13]~14_combout\ = !\Inst_top_level|INST_LCD_I2C_UsrLogic|Add0~26_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Inst_top_level|INST_LCD_I2C_UsrLogic|Add0~26_combout\,
	combout => \Inst_top_level|INST_LCD_I2C_UsrLogic|Counter[13]~14_combout\);

-- Location: FF_X90_Y2_N9
\Inst_top_level|INST_LCD_I2C_UsrLogic|Counter[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Inst_top_level|INST_LCD_I2C_UsrLogic|Counter[13]~14_combout\,
	ena => \Inst_top_level|INST_LCD_I2C_UsrLogic|Counter[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_top_level|INST_LCD_I2C_UsrLogic|Counter\(13));

-- Location: LCCOMB_X90_Y2_N10
\Inst_top_level|INST_LCD_I2C_UsrLogic|Counter[12]~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_LCD_I2C_UsrLogic|Counter[12]~13_combout\ = !\Inst_top_level|INST_LCD_I2C_UsrLogic|Add0~24_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Inst_top_level|INST_LCD_I2C_UsrLogic|Add0~24_combout\,
	combout => \Inst_top_level|INST_LCD_I2C_UsrLogic|Counter[12]~13_combout\);

-- Location: FF_X90_Y2_N11
\Inst_top_level|INST_LCD_I2C_UsrLogic|Counter[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Inst_top_level|INST_LCD_I2C_UsrLogic|Counter[12]~13_combout\,
	ena => \Inst_top_level|INST_LCD_I2C_UsrLogic|Counter[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_top_level|INST_LCD_I2C_UsrLogic|Counter\(12));

-- Location: LCCOMB_X90_Y2_N6
\Inst_top_level|INST_LCD_I2C_UsrLogic|Equal0~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_LCD_I2C_UsrLogic|Equal0~3_combout\ = (\Inst_top_level|INST_LCD_I2C_UsrLogic|Counter\(13) & \Inst_top_level|INST_LCD_I2C_UsrLogic|Counter\(12))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Inst_top_level|INST_LCD_I2C_UsrLogic|Counter\(13),
	datad => \Inst_top_level|INST_LCD_I2C_UsrLogic|Counter\(12),
	combout => \Inst_top_level|INST_LCD_I2C_UsrLogic|Equal0~3_combout\);

-- Location: LCCOMB_X90_Y2_N20
\Inst_top_level|INST_LCD_I2C_UsrLogic|Equal0~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_LCD_I2C_UsrLogic|Equal0~4_combout\ = (\Inst_top_level|INST_LCD_I2C_UsrLogic|Equal0~0_combout\ & (\Inst_top_level|INST_LCD_I2C_UsrLogic|Equal0~2_combout\ & (\Inst_top_level|INST_LCD_I2C_UsrLogic|Equal0~1_combout\ & 
-- \Inst_top_level|INST_LCD_I2C_UsrLogic|Equal0~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_LCD_I2C_UsrLogic|Equal0~0_combout\,
	datab => \Inst_top_level|INST_LCD_I2C_UsrLogic|Equal0~2_combout\,
	datac => \Inst_top_level|INST_LCD_I2C_UsrLogic|Equal0~1_combout\,
	datad => \Inst_top_level|INST_LCD_I2C_UsrLogic|Equal0~3_combout\,
	combout => \Inst_top_level|INST_LCD_I2C_UsrLogic|Equal0~4_combout\);

-- Location: LCCOMB_X90_Y5_N6
\Inst_top_level|INST_LCD_I2C_UsrLogic|reset~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_LCD_I2C_UsrLogic|reset~0_combout\ = (\Inst_top_level|INST_LCD_I2C_UsrLogic|State.start~q\ & (\Inst_top_level|INST_LCD_I2C_UsrLogic|reset~q\)) # (!\Inst_top_level|INST_LCD_I2C_UsrLogic|State.start~q\ & 
-- ((\Inst_top_level|INST_LCD_I2C_UsrLogic|Equal0~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_LCD_I2C_UsrLogic|State.start~q\,
	datac => \Inst_top_level|INST_LCD_I2C_UsrLogic|reset~q\,
	datad => \Inst_top_level|INST_LCD_I2C_UsrLogic|Equal0~4_combout\,
	combout => \Inst_top_level|INST_LCD_I2C_UsrLogic|reset~0_combout\);

-- Location: FF_X90_Y5_N7
\Inst_top_level|INST_LCD_I2C_UsrLogic|reset\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Inst_top_level|INST_LCD_I2C_UsrLogic|reset~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_top_level|INST_LCD_I2C_UsrLogic|reset~q\);

-- Location: FF_X90_Y5_N29
\Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|count[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|count~4_combout\,
	clrn => \Inst_top_level|INST_LCD_I2C_UsrLogic|reset~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|count\(1));

-- Location: LCCOMB_X92_Y5_N4
\Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Add0~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Add0~4_combout\ = (\Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|count\(2) & (\Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Add0~3\ $ (GND))) # 
-- (!\Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|count\(2) & (!\Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Add0~3\ & VCC))
-- \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Add0~5\ = CARRY((\Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|count\(2) & !\Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Add0~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|count\(2),
	datad => VCC,
	cin => \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Add0~3\,
	combout => \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Add0~4_combout\,
	cout => \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Add0~5\);

-- Location: LCCOMB_X92_Y5_N6
\Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Add0~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Add0~6_combout\ = (\Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|count\(3) & (!\Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Add0~5\)) # 
-- (!\Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|count\(3) & ((\Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Add0~5\) # (GND)))
-- \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Add0~7\ = CARRY((!\Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Add0~5\) # (!\Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|count\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|count\(3),
	datad => VCC,
	cin => \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Add0~5\,
	combout => \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Add0~6_combout\,
	cout => \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Add0~7\);

-- Location: LCCOMB_X92_Y5_N8
\Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Add0~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Add0~8_combout\ = (\Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|count\(4) & (\Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Add0~7\ $ (GND))) # 
-- (!\Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|count\(4) & (!\Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Add0~7\ & VCC))
-- \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Add0~9\ = CARRY((\Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|count\(4) & !\Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Add0~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|count\(4),
	datad => VCC,
	cin => \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Add0~7\,
	combout => \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Add0~8_combout\,
	cout => \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Add0~9\);

-- Location: LCCOMB_X92_Y5_N10
\Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Add0~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Add0~10_combout\ = (\Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|count\(5) & (!\Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Add0~9\)) # 
-- (!\Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|count\(5) & ((\Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Add0~9\) # (GND)))
-- \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Add0~11\ = CARRY((!\Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Add0~9\) # (!\Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|count\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|count\(5),
	datad => VCC,
	cin => \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Add0~9\,
	combout => \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Add0~10_combout\,
	cout => \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Add0~11\);

-- Location: LCCOMB_X91_Y5_N6
\Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|count~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|count~7_combout\ = (\Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Add0~10_combout\ & (((!\Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|count\(0)) # 
-- (!\Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Equal0~1_combout\)) # (!\Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Equal0~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Equal0~0_combout\,
	datab => \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Equal0~1_combout\,
	datac => \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Add0~10_combout\,
	datad => \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|count\(0),
	combout => \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|count~7_combout\);

-- Location: FF_X91_Y5_N7
\Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|count[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|count~7_combout\,
	clrn => \Inst_top_level|INST_LCD_I2C_UsrLogic|reset~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|count\(5));

-- Location: LCCOMB_X92_Y5_N12
\Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Add0~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Add0~12_combout\ = (\Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|count\(6) & (\Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Add0~11\ $ (GND))) # 
-- (!\Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|count\(6) & (!\Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Add0~11\ & VCC))
-- \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Add0~13\ = CARRY((\Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|count\(6) & !\Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Add0~11\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|count\(6),
	datad => VCC,
	cin => \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Add0~11\,
	combout => \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Add0~12_combout\,
	cout => \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Add0~13\);

-- Location: LCCOMB_X91_Y5_N8
\Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|count~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|count~6_combout\ = (\Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Add0~12_combout\ & (((!\Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|count\(0)) # 
-- (!\Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Equal0~1_combout\)) # (!\Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Equal0~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Equal0~0_combout\,
	datab => \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Equal0~1_combout\,
	datac => \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Add0~12_combout\,
	datad => \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|count\(0),
	combout => \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|count~6_combout\);

-- Location: FF_X91_Y5_N9
\Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|count[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|count~6_combout\,
	clrn => \Inst_top_level|INST_LCD_I2C_UsrLogic|reset~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|count\(6));

-- Location: LCCOMB_X91_Y5_N14
\Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|count~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|count~0_combout\ = (\Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Add0~14_combout\ & (((!\Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|count\(0)) # 
-- (!\Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Equal0~1_combout\)) # (!\Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Equal0~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Equal0~0_combout\,
	datab => \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Equal0~1_combout\,
	datac => \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Add0~14_combout\,
	datad => \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|count\(0),
	combout => \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|count~0_combout\);

-- Location: FF_X91_Y5_N15
\Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|count[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|count~0_combout\,
	clrn => \Inst_top_level|INST_LCD_I2C_UsrLogic|reset~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|count\(7));

-- Location: LCCOMB_X90_Y5_N16
\Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|count~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|count~1_combout\ = (\Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Add0~16_combout\ & (((!\Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Equal0~1_combout\) # 
-- (!\Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|count\(0))) # (!\Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Equal0~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Add0~16_combout\,
	datab => \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Equal0~0_combout\,
	datac => \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|count\(0),
	datad => \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Equal0~1_combout\,
	combout => \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|count~1_combout\);

-- Location: FF_X91_Y5_N29
\Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|count[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|count~1_combout\,
	clrn => \Inst_top_level|INST_LCD_I2C_UsrLogic|reset~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|count\(8));

-- Location: LCCOMB_X91_Y5_N26
\Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Equal0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Equal0~0_combout\ = (\Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|count\(5) & (\Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|count\(6) & 
-- (\Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|count\(7) & \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|count\(8))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|count\(5),
	datab => \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|count\(6),
	datac => \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|count\(7),
	datad => \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|count\(8),
	combout => \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Equal0~0_combout\);

-- Location: LCCOMB_X90_Y5_N0
\Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|count~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|count~8_combout\ = (\Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Add0~8_combout\ & (((!\Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Equal0~0_combout\) # 
-- (!\Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|count\(0))) # (!\Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Equal0~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Add0~8_combout\,
	datab => \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Equal0~1_combout\,
	datac => \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|count\(0),
	datad => \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Equal0~0_combout\,
	combout => \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|count~8_combout\);

-- Location: FF_X90_Y5_N1
\Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|count[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|count~8_combout\,
	clrn => \Inst_top_level|INST_LCD_I2C_UsrLogic|reset~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|count\(4));

-- Location: LCCOMB_X91_Y5_N30
\Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|count~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|count~2_combout\ = (\Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Add0~6_combout\ & (((!\Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Equal0~0_combout\) # 
-- (!\Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Equal0~1_combout\)) # (!\Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|count\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|count\(0),
	datab => \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Equal0~1_combout\,
	datac => \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Equal0~0_combout\,
	datad => \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Add0~6_combout\,
	combout => \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|count~2_combout\);

-- Location: FF_X90_Y5_N23
\Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|count[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|count~2_combout\,
	clrn => \Inst_top_level|INST_LCD_I2C_UsrLogic|reset~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|count\(3));

-- Location: LCCOMB_X90_Y5_N28
\Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Equal0~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Equal0~1_combout\ = (!\Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|count\(2) & (\Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|count\(4) & 
-- (\Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|count\(1) & !\Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|count\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|count\(2),
	datab => \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|count\(4),
	datac => \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|count\(1),
	datad => \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|count\(3),
	combout => \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Equal0~1_combout\);

-- Location: LCCOMB_X90_Y5_N2
\Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|count~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|count~5_combout\ = (\Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Add0~0_combout\ & (((!\Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Equal0~0_combout\) # 
-- (!\Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|count\(0))) # (!\Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Equal0~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Add0~0_combout\,
	datab => \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Equal0~1_combout\,
	datac => \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|count\(0),
	datad => \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Equal0~0_combout\,
	combout => \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|count~5_combout\);

-- Location: FF_X90_Y5_N3
\Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|count[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|count~5_combout\,
	clrn => \Inst_top_level|INST_LCD_I2C_UsrLogic|reset~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|count\(0));

-- Location: LCCOMB_X91_Y5_N4
\Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|count~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|count~3_combout\ = (\Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Add0~4_combout\ & (((!\Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Equal0~0_combout\) # 
-- (!\Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Equal0~1_combout\)) # (!\Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|count\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|count\(0),
	datab => \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Equal0~1_combout\,
	datac => \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Equal0~0_combout\,
	datad => \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Add0~4_combout\,
	combout => \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|count~3_combout\);

-- Location: LCCOMB_X92_Y5_N18
\Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|process_0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|process_0~0_combout\ = (\Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Add0~12_combout\ & (\Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Add0~8_combout\ & 
-- (\Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Add0~10_combout\ & \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Add0~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Add0~12_combout\,
	datab => \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Add0~8_combout\,
	datac => \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Add0~10_combout\,
	datad => \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Add0~6_combout\,
	combout => \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|process_0~0_combout\);

-- Location: LCCOMB_X91_Y5_N18
\Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|process_0~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|process_0~7_combout\ = (((!\Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Add0~2_combout\ & !\Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Add0~0_combout\)) # 
-- (!\Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|process_0~0_combout\)) # (!\Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|count~3_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Add0~2_combout\,
	datab => \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Add0~0_combout\,
	datac => \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|count~3_combout\,
	datad => \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|process_0~0_combout\,
	combout => \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|process_0~7_combout\);

-- Location: LCCOMB_X92_Y5_N24
\Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|process_0~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|process_0~5_combout\ = (\Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|process_0~0_combout\ & ((\Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Add0~4_combout\ & 
-- ((\Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Add0~14_combout\))) # (!\Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Add0~4_combout\ & (\Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Add0~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Add0~2_combout\,
	datab => \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Add0~4_combout\,
	datac => \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Add0~14_combout\,
	datad => \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|process_0~0_combout\,
	combout => \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|process_0~5_combout\);

-- Location: LCCOMB_X91_Y5_N24
\Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|process_0~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|process_0~8_combout\ = (\Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|process_0~6_combout\) # ((\Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|process_0~5_combout\) # 
-- ((\Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|process_0~7_combout\ & !\Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Add0~14_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|process_0~6_combout\,
	datab => \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|process_0~7_combout\,
	datac => \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Add0~14_combout\,
	datad => \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|process_0~5_combout\,
	combout => \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|process_0~8_combout\);

-- Location: LCCOMB_X90_Y5_N22
\Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Equal0~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Equal0~2_combout\ = (\Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|count\(0) & (\Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Equal0~1_combout\ & 
-- \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Equal0~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|count\(0),
	datab => \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Equal0~1_combout\,
	datad => \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Equal0~0_combout\,
	combout => \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Equal0~2_combout\);

-- Location: LCCOMB_X91_Y5_N2
\Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|LessThan1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|LessThan1~0_combout\ = (!\Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Equal0~2_combout\ & ((\Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Add0~16_combout\) # 
-- ((\Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Add0~14_combout\) # (!\Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|process_0~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Add0~16_combout\,
	datab => \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Equal0~2_combout\,
	datac => \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Add0~14_combout\,
	datad => \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|process_0~7_combout\,
	combout => \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|LessThan1~0_combout\);

-- Location: LCCOMB_X90_Y5_N18
\Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|process_0~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|process_0~2_combout\ = (\Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|count~2_combout\) # ((\Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Add0~0_combout\ & 
-- (\Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|count~4_combout\ & \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|count~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|count~2_combout\,
	datab => \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Add0~0_combout\,
	datac => \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|count~4_combout\,
	datad => \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|count~3_combout\,
	combout => \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|process_0~2_combout\);

-- Location: LCCOMB_X91_Y5_N20
\Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|process_0~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|process_0~3_combout\ = (\Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Add0~12_combout\ & (\Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Add0~8_combout\ & 
-- (\Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Add0~10_combout\ & \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|process_0~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Add0~12_combout\,
	datab => \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Add0~8_combout\,
	datac => \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Add0~10_combout\,
	datad => \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|process_0~2_combout\,
	combout => \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|process_0~3_combout\);

-- Location: LCCOMB_X91_Y5_N28
\Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|process_0~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|process_0~4_combout\ = (\Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|count~1_combout\ & (((\Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Add0~14_combout\) # 
-- (\Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|process_0~3_combout\)))) # (!\Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|count~1_combout\ & (\Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|process_0~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|process_0~1_combout\,
	datab => \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Add0~14_combout\,
	datac => \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|count~1_combout\,
	datad => \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|process_0~3_combout\,
	combout => \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|process_0~4_combout\);

-- Location: LCCOMB_X91_Y5_N0
\Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|data_clk~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|data_clk~0_combout\ = (\Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|LessThan1~0_combout\ & ((!\Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|process_0~4_combout\) # 
-- (!\Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|process_0~8_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|process_0~8_combout\,
	datac => \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|LessThan1~0_combout\,
	datad => \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|process_0~4_combout\,
	combout => \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|data_clk~0_combout\);

-- Location: FF_X91_Y5_N1
\Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|data_clk\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|data_clk~0_combout\,
	ena => \Inst_top_level|INST_LCD_I2C_UsrLogic|reset~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|data_clk~q\);

-- Location: LCCOMB_X89_Y5_N8
\Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Selector29~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Selector29~0_combout\ = (\Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|state.stop~q\ & (((!\Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|data_clk_prev~q\) # 
-- (!\Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|data_clk~q\)))) # (!\Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|state.stop~q\ & (!\Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|sda_int~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001110111011101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|sda_int~q\,
	datab => \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|state.stop~q\,
	datac => \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|data_clk~q\,
	datad => \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|data_clk_prev~q\,
	combout => \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Selector29~0_combout\);

-- Location: LCCOMB_X89_Y5_N30
\Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Selector29~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Selector29~1_combout\ = (\Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|state.start~q\ & (\Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|data_clk~q\)) # 
-- (!\Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|state.start~q\ & ((\Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Selector29~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|data_clk~q\,
	datab => \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|state.start~q\,
	datad => \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Selector29~0_combout\,
	combout => \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Selector29~1_combout\);

-- Location: LCCOMB_X89_Y5_N28
\Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|scl_ena~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|scl_ena~0_combout\ = (!\Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|data_clk~q\ & \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|data_clk_prev~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|data_clk~q\,
	datad => \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|data_clk_prev~q\,
	combout => \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|scl_ena~0_combout\);

-- Location: LCCOMB_X90_Y5_N24
\Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|scl_ena~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|scl_ena~1_combout\ = (\Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|scl_ena~0_combout\ & ((\Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|state.start~q\) # 
-- ((\Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|scl_ena~q\ & !\Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|state.stop~q\)))) # (!\Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|scl_ena~0_combout\ & 
-- (((\Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|scl_ena~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|state.start~q\,
	datab => \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|scl_ena~0_combout\,
	datac => \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|scl_ena~q\,
	datad => \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|state.stop~q\,
	combout => \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|scl_ena~1_combout\);

-- Location: FF_X90_Y5_N25
\Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|scl_ena\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|scl_ena~1_combout\,
	clrn => \Inst_top_level|INST_LCD_I2C_UsrLogic|reset~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|scl_ena~q\);

-- Location: LCCOMB_X91_Y5_N22
\Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|scl_clk~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|scl_clk~0_combout\ = (\Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|LessThan1~0_combout\ & \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|process_0~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|LessThan1~0_combout\,
	datad => \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|process_0~8_combout\,
	combout => \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|scl_clk~0_combout\);

-- Location: FF_X91_Y5_N23
\Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|scl_clk\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|scl_clk~0_combout\,
	ena => \Inst_top_level|INST_LCD_I2C_UsrLogic|reset~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|scl_clk~q\);

-- Location: LCCOMB_X90_Y5_N30
\Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|scl~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|scl~1_combout\ = (\Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|scl_clk~q\) # (!\Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|scl_ena~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|scl_ena~q\,
	datad => \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|scl_clk~q\,
	combout => \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|scl~1_combout\);

-- Location: IOIBUF_X0_Y36_N15
\CLOCK_50~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_CLOCK_50,
	o => \CLOCK_50~input_o\);

-- Location: CLKCTRL_G4
\CLOCK_50~inputclkctrl\ : cycloneive_clkctrl
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	ena_register_mode => "none")
-- pragma translate_on
PORT MAP (
	inclk => \CLOCK_50~inputclkctrl_INCLK_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	outclk => \CLOCK_50~inputclkctrl_outclk\);

-- Location: LCCOMB_X90_Y3_N30
\Inst_top_level|INST_CLK_GEN|CLOCK_OUT~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|CLOCK_OUT~0_combout\ = (\Inst_top_level|INST_CLK_GEN|Equal0~10_combout\ & !\Inst_top_level|INST_CLK_GEN|CLOCK_OUT~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_CLK_GEN|Equal0~10_combout\,
	datac => \Inst_top_level|INST_CLK_GEN|CLOCK_OUT~q\,
	combout => \Inst_top_level|INST_CLK_GEN|CLOCK_OUT~0_combout\);

-- Location: FF_X90_Y3_N31
\Inst_top_level|INST_CLK_GEN|CLOCK_OUT\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Inst_top_level|INST_CLK_GEN|CLOCK_OUT~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_top_level|INST_CLK_GEN|CLOCK_OUT~q\);

-- Location: LCCOMB_X94_Y3_N10
\Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|bit_cnt[0]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|bit_cnt[0]~1_combout\ = !\Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|bit_cnt\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|bit_cnt\(0),
	combout => \Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|bit_cnt[0]~1_combout\);

-- Location: LCCOMB_X92_Y1_N12
\Inst_top_level|INST_ADC_I2C_USRLOGIC|Selector16~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_ADC_I2C_USRLOGIC|Selector16~0_combout\ = (\Inst_top_level|INST_ADC_I2C_USRLOGIC|StateChange~0_combout\ & (((\Inst_top_level|INST_ADC_I2C_USRLOGIC|State.read~q\)))) # (!\Inst_top_level|INST_ADC_I2C_USRLOGIC|StateChange~0_combout\ & 
-- ((\Inst_top_level|INST_ADC_I2C_USRLOGIC|State.write~q\) # ((\Inst_top_level|INST_ADC_I2C_USRLOGIC|Selector18~1_combout\ & \Inst_top_level|INST_ADC_I2C_USRLOGIC|State.read~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_ADC_I2C_USRLOGIC|Selector18~1_combout\,
	datab => \Inst_top_level|INST_ADC_I2C_USRLOGIC|State.write~q\,
	datac => \Inst_top_level|INST_ADC_I2C_USRLOGIC|State.read~q\,
	datad => \Inst_top_level|INST_ADC_I2C_USRLOGIC|StateChange~0_combout\,
	combout => \Inst_top_level|INST_ADC_I2C_USRLOGIC|Selector16~0_combout\);

-- Location: FF_X92_Y1_N13
\Inst_top_level|INST_ADC_I2C_USRLOGIC|State.read\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Inst_top_level|INST_ADC_I2C_USRLOGIC|Selector16~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_top_level|INST_ADC_I2C_USRLOGIC|State.read~q\);

-- Location: LCCOMB_X90_Y1_N4
\Inst_top_level|INST_ADC_I2C_USRLOGIC|Add0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_ADC_I2C_USRLOGIC|Add0~0_combout\ = \Inst_top_level|INST_ADC_I2C_USRLOGIC|Counter\(0) $ (GND)
-- \Inst_top_level|INST_ADC_I2C_USRLOGIC|Add0~1\ = CARRY(!\Inst_top_level|INST_ADC_I2C_USRLOGIC|Counter\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101001010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_ADC_I2C_USRLOGIC|Counter\(0),
	datad => VCC,
	combout => \Inst_top_level|INST_ADC_I2C_USRLOGIC|Add0~0_combout\,
	cout => \Inst_top_level|INST_ADC_I2C_USRLOGIC|Add0~1\);

-- Location: LCCOMB_X90_Y1_N8
\Inst_top_level|INST_ADC_I2C_USRLOGIC|Add0~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_ADC_I2C_USRLOGIC|Add0~6_combout\ = (\Inst_top_level|INST_ADC_I2C_USRLOGIC|Counter\(2) & (\Inst_top_level|INST_ADC_I2C_USRLOGIC|Add0~4\ $ (GND))) # (!\Inst_top_level|INST_ADC_I2C_USRLOGIC|Counter\(2) & ((GND) # 
-- (!\Inst_top_level|INST_ADC_I2C_USRLOGIC|Add0~4\)))
-- \Inst_top_level|INST_ADC_I2C_USRLOGIC|Add0~7\ = CARRY((!\Inst_top_level|INST_ADC_I2C_USRLOGIC|Add0~4\) # (!\Inst_top_level|INST_ADC_I2C_USRLOGIC|Counter\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Inst_top_level|INST_ADC_I2C_USRLOGIC|Counter\(2),
	datad => VCC,
	cin => \Inst_top_level|INST_ADC_I2C_USRLOGIC|Add0~4\,
	combout => \Inst_top_level|INST_ADC_I2C_USRLOGIC|Add0~6_combout\,
	cout => \Inst_top_level|INST_ADC_I2C_USRLOGIC|Add0~7\);

-- Location: LCCOMB_X91_Y1_N12
\Inst_top_level|INST_ADC_I2C_USRLOGIC|Add0~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_ADC_I2C_USRLOGIC|Add0~8_combout\ = (!\Inst_top_level|INST_ADC_I2C_USRLOGIC|State.read~q\ & !\Inst_top_level|INST_ADC_I2C_USRLOGIC|Add0~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Inst_top_level|INST_ADC_I2C_USRLOGIC|State.read~q\,
	datad => \Inst_top_level|INST_ADC_I2C_USRLOGIC|Add0~6_combout\,
	combout => \Inst_top_level|INST_ADC_I2C_USRLOGIC|Add0~8_combout\);

-- Location: FF_X91_Y1_N13
\Inst_top_level|INST_ADC_I2C_USRLOGIC|Counter[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Inst_top_level|INST_ADC_I2C_USRLOGIC|Add0~8_combout\,
	ena => \Inst_top_level|INST_ADC_I2C_USRLOGIC|ALT_INV_Counter[4]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_top_level|INST_ADC_I2C_USRLOGIC|Counter\(2));

-- Location: LCCOMB_X90_Y1_N10
\Inst_top_level|INST_ADC_I2C_USRLOGIC|Add0~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_ADC_I2C_USRLOGIC|Add0~9_combout\ = (\Inst_top_level|INST_ADC_I2C_USRLOGIC|Counter\(3) & (!\Inst_top_level|INST_ADC_I2C_USRLOGIC|Add0~7\)) # (!\Inst_top_level|INST_ADC_I2C_USRLOGIC|Counter\(3) & 
-- (\Inst_top_level|INST_ADC_I2C_USRLOGIC|Add0~7\ & VCC))
-- \Inst_top_level|INST_ADC_I2C_USRLOGIC|Add0~10\ = CARRY((\Inst_top_level|INST_ADC_I2C_USRLOGIC|Counter\(3) & !\Inst_top_level|INST_ADC_I2C_USRLOGIC|Add0~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Inst_top_level|INST_ADC_I2C_USRLOGIC|Counter\(3),
	datad => VCC,
	cin => \Inst_top_level|INST_ADC_I2C_USRLOGIC|Add0~7\,
	combout => \Inst_top_level|INST_ADC_I2C_USRLOGIC|Add0~9_combout\,
	cout => \Inst_top_level|INST_ADC_I2C_USRLOGIC|Add0~10\);

-- Location: LCCOMB_X91_Y1_N14
\Inst_top_level|INST_ADC_I2C_USRLOGIC|Add0~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_ADC_I2C_USRLOGIC|Add0~11_combout\ = (!\Inst_top_level|INST_ADC_I2C_USRLOGIC|State.read~q\ & !\Inst_top_level|INST_ADC_I2C_USRLOGIC|Add0~9_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Inst_top_level|INST_ADC_I2C_USRLOGIC|State.read~q\,
	datad => \Inst_top_level|INST_ADC_I2C_USRLOGIC|Add0~9_combout\,
	combout => \Inst_top_level|INST_ADC_I2C_USRLOGIC|Add0~11_combout\);

-- Location: FF_X91_Y1_N15
\Inst_top_level|INST_ADC_I2C_USRLOGIC|Counter[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Inst_top_level|INST_ADC_I2C_USRLOGIC|Add0~11_combout\,
	ena => \Inst_top_level|INST_ADC_I2C_USRLOGIC|ALT_INV_Counter[4]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_top_level|INST_ADC_I2C_USRLOGIC|Counter\(3));

-- Location: LCCOMB_X90_Y1_N12
\Inst_top_level|INST_ADC_I2C_USRLOGIC|Add0~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_ADC_I2C_USRLOGIC|Add0~12_combout\ = (\Inst_top_level|INST_ADC_I2C_USRLOGIC|Counter\(4) & (\Inst_top_level|INST_ADC_I2C_USRLOGIC|Add0~10\ $ (GND))) # (!\Inst_top_level|INST_ADC_I2C_USRLOGIC|Counter\(4) & ((GND) # 
-- (!\Inst_top_level|INST_ADC_I2C_USRLOGIC|Add0~10\)))
-- \Inst_top_level|INST_ADC_I2C_USRLOGIC|Add0~13\ = CARRY((!\Inst_top_level|INST_ADC_I2C_USRLOGIC|Add0~10\) # (!\Inst_top_level|INST_ADC_I2C_USRLOGIC|Counter\(4)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Inst_top_level|INST_ADC_I2C_USRLOGIC|Counter\(4),
	datad => VCC,
	cin => \Inst_top_level|INST_ADC_I2C_USRLOGIC|Add0~10\,
	combout => \Inst_top_level|INST_ADC_I2C_USRLOGIC|Add0~12_combout\,
	cout => \Inst_top_level|INST_ADC_I2C_USRLOGIC|Add0~13\);

-- Location: LCCOMB_X91_Y1_N28
\Inst_top_level|INST_ADC_I2C_USRLOGIC|Add0~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_ADC_I2C_USRLOGIC|Add0~14_combout\ = (!\Inst_top_level|INST_ADC_I2C_USRLOGIC|State.read~q\ & !\Inst_top_level|INST_ADC_I2C_USRLOGIC|Add0~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Inst_top_level|INST_ADC_I2C_USRLOGIC|State.read~q\,
	datad => \Inst_top_level|INST_ADC_I2C_USRLOGIC|Add0~12_combout\,
	combout => \Inst_top_level|INST_ADC_I2C_USRLOGIC|Add0~14_combout\);

-- Location: FF_X91_Y1_N29
\Inst_top_level|INST_ADC_I2C_USRLOGIC|Counter[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Inst_top_level|INST_ADC_I2C_USRLOGIC|Add0~14_combout\,
	ena => \Inst_top_level|INST_ADC_I2C_USRLOGIC|ALT_INV_Counter[4]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_top_level|INST_ADC_I2C_USRLOGIC|Counter\(4));

-- Location: LCCOMB_X90_Y1_N14
\Inst_top_level|INST_ADC_I2C_USRLOGIC|Add0~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_ADC_I2C_USRLOGIC|Add0~15_combout\ = (\Inst_top_level|INST_ADC_I2C_USRLOGIC|Counter\(5) & (!\Inst_top_level|INST_ADC_I2C_USRLOGIC|Add0~13\)) # (!\Inst_top_level|INST_ADC_I2C_USRLOGIC|Counter\(5) & 
-- (\Inst_top_level|INST_ADC_I2C_USRLOGIC|Add0~13\ & VCC))
-- \Inst_top_level|INST_ADC_I2C_USRLOGIC|Add0~16\ = CARRY((\Inst_top_level|INST_ADC_I2C_USRLOGIC|Counter\(5) & !\Inst_top_level|INST_ADC_I2C_USRLOGIC|Add0~13\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Inst_top_level|INST_ADC_I2C_USRLOGIC|Counter\(5),
	datad => VCC,
	cin => \Inst_top_level|INST_ADC_I2C_USRLOGIC|Add0~13\,
	combout => \Inst_top_level|INST_ADC_I2C_USRLOGIC|Add0~15_combout\,
	cout => \Inst_top_level|INST_ADC_I2C_USRLOGIC|Add0~16\);

-- Location: LCCOMB_X91_Y1_N26
\Inst_top_level|INST_ADC_I2C_USRLOGIC|Add0~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_ADC_I2C_USRLOGIC|Add0~17_combout\ = (!\Inst_top_level|INST_ADC_I2C_USRLOGIC|State.read~q\ & !\Inst_top_level|INST_ADC_I2C_USRLOGIC|Add0~15_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Inst_top_level|INST_ADC_I2C_USRLOGIC|State.read~q\,
	datad => \Inst_top_level|INST_ADC_I2C_USRLOGIC|Add0~15_combout\,
	combout => \Inst_top_level|INST_ADC_I2C_USRLOGIC|Add0~17_combout\);

-- Location: FF_X91_Y1_N27
\Inst_top_level|INST_ADC_I2C_USRLOGIC|Counter[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Inst_top_level|INST_ADC_I2C_USRLOGIC|Add0~17_combout\,
	ena => \Inst_top_level|INST_ADC_I2C_USRLOGIC|ALT_INV_Counter[4]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_top_level|INST_ADC_I2C_USRLOGIC|Counter\(5));

-- Location: LCCOMB_X90_Y1_N16
\Inst_top_level|INST_ADC_I2C_USRLOGIC|Add0~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_ADC_I2C_USRLOGIC|Add0~18_combout\ = (\Inst_top_level|INST_ADC_I2C_USRLOGIC|Counter\(6) & (\Inst_top_level|INST_ADC_I2C_USRLOGIC|Add0~16\ $ (GND))) # (!\Inst_top_level|INST_ADC_I2C_USRLOGIC|Counter\(6) & ((GND) # 
-- (!\Inst_top_level|INST_ADC_I2C_USRLOGIC|Add0~16\)))
-- \Inst_top_level|INST_ADC_I2C_USRLOGIC|Add0~19\ = CARRY((!\Inst_top_level|INST_ADC_I2C_USRLOGIC|Add0~16\) # (!\Inst_top_level|INST_ADC_I2C_USRLOGIC|Counter\(6)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Inst_top_level|INST_ADC_I2C_USRLOGIC|Counter\(6),
	datad => VCC,
	cin => \Inst_top_level|INST_ADC_I2C_USRLOGIC|Add0~16\,
	combout => \Inst_top_level|INST_ADC_I2C_USRLOGIC|Add0~18_combout\,
	cout => \Inst_top_level|INST_ADC_I2C_USRLOGIC|Add0~19\);

-- Location: LCCOMB_X91_Y1_N24
\Inst_top_level|INST_ADC_I2C_USRLOGIC|Add0~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_ADC_I2C_USRLOGIC|Add0~20_combout\ = (!\Inst_top_level|INST_ADC_I2C_USRLOGIC|State.read~q\ & !\Inst_top_level|INST_ADC_I2C_USRLOGIC|Add0~18_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001100000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Inst_top_level|INST_ADC_I2C_USRLOGIC|State.read~q\,
	datac => \Inst_top_level|INST_ADC_I2C_USRLOGIC|Add0~18_combout\,
	combout => \Inst_top_level|INST_ADC_I2C_USRLOGIC|Add0~20_combout\);

-- Location: FF_X91_Y1_N25
\Inst_top_level|INST_ADC_I2C_USRLOGIC|Counter[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Inst_top_level|INST_ADC_I2C_USRLOGIC|Add0~20_combout\,
	ena => \Inst_top_level|INST_ADC_I2C_USRLOGIC|ALT_INV_Counter[4]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_top_level|INST_ADC_I2C_USRLOGIC|Counter\(6));

-- Location: LCCOMB_X90_Y1_N18
\Inst_top_level|INST_ADC_I2C_USRLOGIC|Add0~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_ADC_I2C_USRLOGIC|Add0~21_combout\ = (\Inst_top_level|INST_ADC_I2C_USRLOGIC|Counter\(7) & (!\Inst_top_level|INST_ADC_I2C_USRLOGIC|Add0~19\)) # (!\Inst_top_level|INST_ADC_I2C_USRLOGIC|Counter\(7) & 
-- (\Inst_top_level|INST_ADC_I2C_USRLOGIC|Add0~19\ & VCC))
-- \Inst_top_level|INST_ADC_I2C_USRLOGIC|Add0~22\ = CARRY((\Inst_top_level|INST_ADC_I2C_USRLOGIC|Counter\(7) & !\Inst_top_level|INST_ADC_I2C_USRLOGIC|Add0~19\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Inst_top_level|INST_ADC_I2C_USRLOGIC|Counter\(7),
	datad => VCC,
	cin => \Inst_top_level|INST_ADC_I2C_USRLOGIC|Add0~19\,
	combout => \Inst_top_level|INST_ADC_I2C_USRLOGIC|Add0~21_combout\,
	cout => \Inst_top_level|INST_ADC_I2C_USRLOGIC|Add0~22\);

-- Location: LCCOMB_X91_Y1_N22
\Inst_top_level|INST_ADC_I2C_USRLOGIC|Add0~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_ADC_I2C_USRLOGIC|Add0~23_combout\ = (!\Inst_top_level|INST_ADC_I2C_USRLOGIC|State.read~q\ & !\Inst_top_level|INST_ADC_I2C_USRLOGIC|Add0~21_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Inst_top_level|INST_ADC_I2C_USRLOGIC|State.read~q\,
	datad => \Inst_top_level|INST_ADC_I2C_USRLOGIC|Add0~21_combout\,
	combout => \Inst_top_level|INST_ADC_I2C_USRLOGIC|Add0~23_combout\);

-- Location: FF_X91_Y1_N23
\Inst_top_level|INST_ADC_I2C_USRLOGIC|Counter[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Inst_top_level|INST_ADC_I2C_USRLOGIC|Add0~23_combout\,
	ena => \Inst_top_level|INST_ADC_I2C_USRLOGIC|ALT_INV_Counter[4]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_top_level|INST_ADC_I2C_USRLOGIC|Counter\(7));

-- Location: LCCOMB_X90_Y1_N20
\Inst_top_level|INST_ADC_I2C_USRLOGIC|Add0~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_ADC_I2C_USRLOGIC|Add0~24_combout\ = (\Inst_top_level|INST_ADC_I2C_USRLOGIC|Counter\(8) & (\Inst_top_level|INST_ADC_I2C_USRLOGIC|Add0~22\ $ (GND))) # (!\Inst_top_level|INST_ADC_I2C_USRLOGIC|Counter\(8) & ((GND) # 
-- (!\Inst_top_level|INST_ADC_I2C_USRLOGIC|Add0~22\)))
-- \Inst_top_level|INST_ADC_I2C_USRLOGIC|Add0~25\ = CARRY((!\Inst_top_level|INST_ADC_I2C_USRLOGIC|Add0~22\) # (!\Inst_top_level|INST_ADC_I2C_USRLOGIC|Counter\(8)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Inst_top_level|INST_ADC_I2C_USRLOGIC|Counter\(8),
	datad => VCC,
	cin => \Inst_top_level|INST_ADC_I2C_USRLOGIC|Add0~22\,
	combout => \Inst_top_level|INST_ADC_I2C_USRLOGIC|Add0~24_combout\,
	cout => \Inst_top_level|INST_ADC_I2C_USRLOGIC|Add0~25\);

-- Location: LCCOMB_X91_Y1_N18
\Inst_top_level|INST_ADC_I2C_USRLOGIC|Add0~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_ADC_I2C_USRLOGIC|Add0~26_combout\ = (!\Inst_top_level|INST_ADC_I2C_USRLOGIC|State.read~q\ & !\Inst_top_level|INST_ADC_I2C_USRLOGIC|Add0~24_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Inst_top_level|INST_ADC_I2C_USRLOGIC|State.read~q\,
	datad => \Inst_top_level|INST_ADC_I2C_USRLOGIC|Add0~24_combout\,
	combout => \Inst_top_level|INST_ADC_I2C_USRLOGIC|Add0~26_combout\);

-- Location: FF_X91_Y1_N19
\Inst_top_level|INST_ADC_I2C_USRLOGIC|Counter[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Inst_top_level|INST_ADC_I2C_USRLOGIC|Add0~26_combout\,
	ena => \Inst_top_level|INST_ADC_I2C_USRLOGIC|ALT_INV_Counter[4]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_top_level|INST_ADC_I2C_USRLOGIC|Counter\(8));

-- Location: LCCOMB_X90_Y1_N22
\Inst_top_level|INST_ADC_I2C_USRLOGIC|Add0~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_ADC_I2C_USRLOGIC|Add0~27_combout\ = (\Inst_top_level|INST_ADC_I2C_USRLOGIC|Counter\(9) & (!\Inst_top_level|INST_ADC_I2C_USRLOGIC|Add0~25\)) # (!\Inst_top_level|INST_ADC_I2C_USRLOGIC|Counter\(9) & 
-- (\Inst_top_level|INST_ADC_I2C_USRLOGIC|Add0~25\ & VCC))
-- \Inst_top_level|INST_ADC_I2C_USRLOGIC|Add0~28\ = CARRY((\Inst_top_level|INST_ADC_I2C_USRLOGIC|Counter\(9) & !\Inst_top_level|INST_ADC_I2C_USRLOGIC|Add0~25\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Inst_top_level|INST_ADC_I2C_USRLOGIC|Counter\(9),
	datad => VCC,
	cin => \Inst_top_level|INST_ADC_I2C_USRLOGIC|Add0~25\,
	combout => \Inst_top_level|INST_ADC_I2C_USRLOGIC|Add0~27_combout\,
	cout => \Inst_top_level|INST_ADC_I2C_USRLOGIC|Add0~28\);

-- Location: LCCOMB_X91_Y1_N0
\Inst_top_level|INST_ADC_I2C_USRLOGIC|Add0~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_ADC_I2C_USRLOGIC|Add0~29_combout\ = (!\Inst_top_level|INST_ADC_I2C_USRLOGIC|State.read~q\ & !\Inst_top_level|INST_ADC_I2C_USRLOGIC|Add0~27_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Inst_top_level|INST_ADC_I2C_USRLOGIC|State.read~q\,
	datad => \Inst_top_level|INST_ADC_I2C_USRLOGIC|Add0~27_combout\,
	combout => \Inst_top_level|INST_ADC_I2C_USRLOGIC|Add0~29_combout\);

-- Location: FF_X91_Y1_N1
\Inst_top_level|INST_ADC_I2C_USRLOGIC|Counter[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Inst_top_level|INST_ADC_I2C_USRLOGIC|Add0~29_combout\,
	ena => \Inst_top_level|INST_ADC_I2C_USRLOGIC|ALT_INV_Counter[4]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_top_level|INST_ADC_I2C_USRLOGIC|Counter\(9));

-- Location: LCCOMB_X90_Y1_N24
\Inst_top_level|INST_ADC_I2C_USRLOGIC|Add0~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_ADC_I2C_USRLOGIC|Add0~30_combout\ = (\Inst_top_level|INST_ADC_I2C_USRLOGIC|Counter\(10) & (\Inst_top_level|INST_ADC_I2C_USRLOGIC|Add0~28\ $ (GND))) # (!\Inst_top_level|INST_ADC_I2C_USRLOGIC|Counter\(10) & ((GND) # 
-- (!\Inst_top_level|INST_ADC_I2C_USRLOGIC|Add0~28\)))
-- \Inst_top_level|INST_ADC_I2C_USRLOGIC|Add0~31\ = CARRY((!\Inst_top_level|INST_ADC_I2C_USRLOGIC|Add0~28\) # (!\Inst_top_level|INST_ADC_I2C_USRLOGIC|Counter\(10)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Inst_top_level|INST_ADC_I2C_USRLOGIC|Counter\(10),
	datad => VCC,
	cin => \Inst_top_level|INST_ADC_I2C_USRLOGIC|Add0~28\,
	combout => \Inst_top_level|INST_ADC_I2C_USRLOGIC|Add0~30_combout\,
	cout => \Inst_top_level|INST_ADC_I2C_USRLOGIC|Add0~31\);

-- Location: LCCOMB_X91_Y1_N10
\Inst_top_level|INST_ADC_I2C_USRLOGIC|Add0~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_ADC_I2C_USRLOGIC|Add0~32_combout\ = (!\Inst_top_level|INST_ADC_I2C_USRLOGIC|State.read~q\ & !\Inst_top_level|INST_ADC_I2C_USRLOGIC|Add0~30_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Inst_top_level|INST_ADC_I2C_USRLOGIC|State.read~q\,
	datad => \Inst_top_level|INST_ADC_I2C_USRLOGIC|Add0~30_combout\,
	combout => \Inst_top_level|INST_ADC_I2C_USRLOGIC|Add0~32_combout\);

-- Location: FF_X91_Y1_N11
\Inst_top_level|INST_ADC_I2C_USRLOGIC|Counter[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Inst_top_level|INST_ADC_I2C_USRLOGIC|Add0~32_combout\,
	ena => \Inst_top_level|INST_ADC_I2C_USRLOGIC|ALT_INV_Counter[4]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_top_level|INST_ADC_I2C_USRLOGIC|Counter\(10));

-- Location: LCCOMB_X90_Y1_N26
\Inst_top_level|INST_ADC_I2C_USRLOGIC|Add0~33\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_ADC_I2C_USRLOGIC|Add0~33_combout\ = (\Inst_top_level|INST_ADC_I2C_USRLOGIC|Counter\(11) & (!\Inst_top_level|INST_ADC_I2C_USRLOGIC|Add0~31\)) # (!\Inst_top_level|INST_ADC_I2C_USRLOGIC|Counter\(11) & 
-- (\Inst_top_level|INST_ADC_I2C_USRLOGIC|Add0~31\ & VCC))
-- \Inst_top_level|INST_ADC_I2C_USRLOGIC|Add0~34\ = CARRY((\Inst_top_level|INST_ADC_I2C_USRLOGIC|Counter\(11) & !\Inst_top_level|INST_ADC_I2C_USRLOGIC|Add0~31\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Inst_top_level|INST_ADC_I2C_USRLOGIC|Counter\(11),
	datad => VCC,
	cin => \Inst_top_level|INST_ADC_I2C_USRLOGIC|Add0~31\,
	combout => \Inst_top_level|INST_ADC_I2C_USRLOGIC|Add0~33_combout\,
	cout => \Inst_top_level|INST_ADC_I2C_USRLOGIC|Add0~34\);

-- Location: LCCOMB_X91_Y1_N8
\Inst_top_level|INST_ADC_I2C_USRLOGIC|Add0~35\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_ADC_I2C_USRLOGIC|Add0~35_combout\ = (!\Inst_top_level|INST_ADC_I2C_USRLOGIC|State.read~q\ & !\Inst_top_level|INST_ADC_I2C_USRLOGIC|Add0~33_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001100000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Inst_top_level|INST_ADC_I2C_USRLOGIC|State.read~q\,
	datac => \Inst_top_level|INST_ADC_I2C_USRLOGIC|Add0~33_combout\,
	combout => \Inst_top_level|INST_ADC_I2C_USRLOGIC|Add0~35_combout\);

-- Location: FF_X91_Y1_N9
\Inst_top_level|INST_ADC_I2C_USRLOGIC|Counter[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Inst_top_level|INST_ADC_I2C_USRLOGIC|Add0~35_combout\,
	ena => \Inst_top_level|INST_ADC_I2C_USRLOGIC|ALT_INV_Counter[4]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_top_level|INST_ADC_I2C_USRLOGIC|Counter\(11));

-- Location: LCCOMB_X90_Y1_N28
\Inst_top_level|INST_ADC_I2C_USRLOGIC|Add0~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_ADC_I2C_USRLOGIC|Add0~36_combout\ = (\Inst_top_level|INST_ADC_I2C_USRLOGIC|Counter\(12) & (\Inst_top_level|INST_ADC_I2C_USRLOGIC|Add0~34\ $ (GND))) # (!\Inst_top_level|INST_ADC_I2C_USRLOGIC|Counter\(12) & ((GND) # 
-- (!\Inst_top_level|INST_ADC_I2C_USRLOGIC|Add0~34\)))
-- \Inst_top_level|INST_ADC_I2C_USRLOGIC|Add0~37\ = CARRY((!\Inst_top_level|INST_ADC_I2C_USRLOGIC|Add0~34\) # (!\Inst_top_level|INST_ADC_I2C_USRLOGIC|Counter\(12)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Inst_top_level|INST_ADC_I2C_USRLOGIC|Counter\(12),
	datad => VCC,
	cin => \Inst_top_level|INST_ADC_I2C_USRLOGIC|Add0~34\,
	combout => \Inst_top_level|INST_ADC_I2C_USRLOGIC|Add0~36_combout\,
	cout => \Inst_top_level|INST_ADC_I2C_USRLOGIC|Add0~37\);

-- Location: LCCOMB_X91_Y1_N16
\Inst_top_level|INST_ADC_I2C_USRLOGIC|Add0~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_ADC_I2C_USRLOGIC|Add0~38_combout\ = (!\Inst_top_level|INST_ADC_I2C_USRLOGIC|State.read~q\ & !\Inst_top_level|INST_ADC_I2C_USRLOGIC|Add0~36_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Inst_top_level|INST_ADC_I2C_USRLOGIC|State.read~q\,
	datad => \Inst_top_level|INST_ADC_I2C_USRLOGIC|Add0~36_combout\,
	combout => \Inst_top_level|INST_ADC_I2C_USRLOGIC|Add0~38_combout\);

-- Location: FF_X91_Y1_N17
\Inst_top_level|INST_ADC_I2C_USRLOGIC|Counter[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Inst_top_level|INST_ADC_I2C_USRLOGIC|Add0~38_combout\,
	ena => \Inst_top_level|INST_ADC_I2C_USRLOGIC|ALT_INV_Counter[4]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_top_level|INST_ADC_I2C_USRLOGIC|Counter\(12));

-- Location: LCCOMB_X90_Y1_N30
\Inst_top_level|INST_ADC_I2C_USRLOGIC|Add0~39\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_ADC_I2C_USRLOGIC|Add0~39_combout\ = \Inst_top_level|INST_ADC_I2C_USRLOGIC|Counter\(13) $ (\Inst_top_level|INST_ADC_I2C_USRLOGIC|Add0~37\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_ADC_I2C_USRLOGIC|Counter\(13),
	cin => \Inst_top_level|INST_ADC_I2C_USRLOGIC|Add0~37\,
	combout => \Inst_top_level|INST_ADC_I2C_USRLOGIC|Add0~39_combout\);

-- Location: LCCOMB_X91_Y1_N30
\Inst_top_level|INST_ADC_I2C_USRLOGIC|Add0~41\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_ADC_I2C_USRLOGIC|Add0~41_combout\ = (!\Inst_top_level|INST_ADC_I2C_USRLOGIC|State.read~q\ & !\Inst_top_level|INST_ADC_I2C_USRLOGIC|Add0~39_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Inst_top_level|INST_ADC_I2C_USRLOGIC|State.read~q\,
	datad => \Inst_top_level|INST_ADC_I2C_USRLOGIC|Add0~39_combout\,
	combout => \Inst_top_level|INST_ADC_I2C_USRLOGIC|Add0~41_combout\);

-- Location: FF_X91_Y1_N31
\Inst_top_level|INST_ADC_I2C_USRLOGIC|Counter[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Inst_top_level|INST_ADC_I2C_USRLOGIC|Add0~41_combout\,
	ena => \Inst_top_level|INST_ADC_I2C_USRLOGIC|ALT_INV_Counter[4]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_top_level|INST_ADC_I2C_USRLOGIC|Counter\(13));

-- Location: LCCOMB_X90_Y1_N2
\Inst_top_level|INST_ADC_I2C_USRLOGIC|Equal0~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_ADC_I2C_USRLOGIC|Equal0~3_combout\ = (\Inst_top_level|INST_ADC_I2C_USRLOGIC|Counter\(13) & \Inst_top_level|INST_ADC_I2C_USRLOGIC|Counter\(12))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Inst_top_level|INST_ADC_I2C_USRLOGIC|Counter\(13),
	datad => \Inst_top_level|INST_ADC_I2C_USRLOGIC|Counter\(12),
	combout => \Inst_top_level|INST_ADC_I2C_USRLOGIC|Equal0~3_combout\);

-- Location: LCCOMB_X91_Y1_N4
\Inst_top_level|INST_ADC_I2C_USRLOGIC|Add0~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_ADC_I2C_USRLOGIC|Add0~2_combout\ = (!\Inst_top_level|INST_ADC_I2C_USRLOGIC|State.read~q\ & !\Inst_top_level|INST_ADC_I2C_USRLOGIC|Add0~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001100000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Inst_top_level|INST_ADC_I2C_USRLOGIC|State.read~q\,
	datac => \Inst_top_level|INST_ADC_I2C_USRLOGIC|Add0~0_combout\,
	combout => \Inst_top_level|INST_ADC_I2C_USRLOGIC|Add0~2_combout\);

-- Location: FF_X91_Y1_N5
\Inst_top_level|INST_ADC_I2C_USRLOGIC|Counter[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Inst_top_level|INST_ADC_I2C_USRLOGIC|Add0~2_combout\,
	ena => \Inst_top_level|INST_ADC_I2C_USRLOGIC|ALT_INV_Counter[4]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_top_level|INST_ADC_I2C_USRLOGIC|Counter\(0));

-- Location: LCCOMB_X90_Y1_N0
\Inst_top_level|INST_ADC_I2C_USRLOGIC|Equal0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_ADC_I2C_USRLOGIC|Equal0~0_combout\ = (\Inst_top_level|INST_ADC_I2C_USRLOGIC|Counter\(1) & (\Inst_top_level|INST_ADC_I2C_USRLOGIC|Counter\(3) & (\Inst_top_level|INST_ADC_I2C_USRLOGIC|Counter\(2) & 
-- \Inst_top_level|INST_ADC_I2C_USRLOGIC|Counter\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_ADC_I2C_USRLOGIC|Counter\(1),
	datab => \Inst_top_level|INST_ADC_I2C_USRLOGIC|Counter\(3),
	datac => \Inst_top_level|INST_ADC_I2C_USRLOGIC|Counter\(2),
	datad => \Inst_top_level|INST_ADC_I2C_USRLOGIC|Counter\(0),
	combout => \Inst_top_level|INST_ADC_I2C_USRLOGIC|Equal0~0_combout\);

-- Location: LCCOMB_X91_Y1_N20
\Inst_top_level|INST_ADC_I2C_USRLOGIC|Equal0~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_ADC_I2C_USRLOGIC|Equal0~1_combout\ = (\Inst_top_level|INST_ADC_I2C_USRLOGIC|Counter\(7) & (\Inst_top_level|INST_ADC_I2C_USRLOGIC|Counter\(4) & (\Inst_top_level|INST_ADC_I2C_USRLOGIC|Counter\(5) & 
-- \Inst_top_level|INST_ADC_I2C_USRLOGIC|Counter\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_ADC_I2C_USRLOGIC|Counter\(7),
	datab => \Inst_top_level|INST_ADC_I2C_USRLOGIC|Counter\(4),
	datac => \Inst_top_level|INST_ADC_I2C_USRLOGIC|Counter\(5),
	datad => \Inst_top_level|INST_ADC_I2C_USRLOGIC|Counter\(6),
	combout => \Inst_top_level|INST_ADC_I2C_USRLOGIC|Equal0~1_combout\);

-- Location: LCCOMB_X92_Y1_N24
\Inst_top_level|INST_ADC_I2C_USRLOGIC|Equal0~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_ADC_I2C_USRLOGIC|Equal0~4_combout\ = (\Inst_top_level|INST_ADC_I2C_USRLOGIC|Equal0~2_combout\ & (\Inst_top_level|INST_ADC_I2C_USRLOGIC|Equal0~3_combout\ & (\Inst_top_level|INST_ADC_I2C_USRLOGIC|Equal0~0_combout\ & 
-- \Inst_top_level|INST_ADC_I2C_USRLOGIC|Equal0~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_ADC_I2C_USRLOGIC|Equal0~2_combout\,
	datab => \Inst_top_level|INST_ADC_I2C_USRLOGIC|Equal0~3_combout\,
	datac => \Inst_top_level|INST_ADC_I2C_USRLOGIC|Equal0~0_combout\,
	datad => \Inst_top_level|INST_ADC_I2C_USRLOGIC|Equal0~1_combout\,
	combout => \Inst_top_level|INST_ADC_I2C_USRLOGIC|Equal0~4_combout\);

-- Location: LCCOMB_X92_Y1_N4
\Inst_top_level|INST_ADC_I2C_USRLOGIC|Selector15~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_ADC_I2C_USRLOGIC|Selector15~0_combout\ = (\Inst_top_level|INST_ADC_I2C_USRLOGIC|State.start~q\ & (\Inst_top_level|INST_ADC_I2C_USRLOGIC|StateChange~0_combout\ & (\Inst_top_level|INST_ADC_I2C_USRLOGIC|State.write~q\))) # 
-- (!\Inst_top_level|INST_ADC_I2C_USRLOGIC|State.start~q\ & ((\Inst_top_level|INST_ADC_I2C_USRLOGIC|Equal0~4_combout\) # ((\Inst_top_level|INST_ADC_I2C_USRLOGIC|StateChange~0_combout\ & \Inst_top_level|INST_ADC_I2C_USRLOGIC|State.write~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101010111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_ADC_I2C_USRLOGIC|State.start~q\,
	datab => \Inst_top_level|INST_ADC_I2C_USRLOGIC|StateChange~0_combout\,
	datac => \Inst_top_level|INST_ADC_I2C_USRLOGIC|State.write~q\,
	datad => \Inst_top_level|INST_ADC_I2C_USRLOGIC|Equal0~4_combout\,
	combout => \Inst_top_level|INST_ADC_I2C_USRLOGIC|Selector15~0_combout\);

-- Location: FF_X92_Y1_N5
\Inst_top_level|INST_ADC_I2C_USRLOGIC|State.write\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Inst_top_level|INST_ADC_I2C_USRLOGIC|Selector15~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_top_level|INST_ADC_I2C_USRLOGIC|State.write~q\);

-- Location: LCCOMB_X92_Y1_N18
\Inst_top_level|INST_ADC_I2C_USRLOGIC|Selector18~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_ADC_I2C_USRLOGIC|Selector18~0_combout\ = (\Inst_top_level|INST_ADC_I2C_USRLOGIC|State.write~q\) # ((!\Inst_top_level|INST_ADC_I2C_USRLOGIC|State.start~q\ & (\Inst_top_level|INST_ADC_I2C_USRLOGIC|enable~q\ & 
-- \Inst_top_level|INST_ADC_I2C_USRLOGIC|Equal0~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_ADC_I2C_USRLOGIC|State.start~q\,
	datab => \Inst_top_level|INST_ADC_I2C_USRLOGIC|enable~q\,
	datac => \Inst_top_level|INST_ADC_I2C_USRLOGIC|State.write~q\,
	datad => \Inst_top_level|INST_ADC_I2C_USRLOGIC|Equal0~4_combout\,
	combout => \Inst_top_level|INST_ADC_I2C_USRLOGIC|Selector18~0_combout\);

-- Location: LCCOMB_X92_Y1_N0
\Inst_top_level|INST_ADC_I2C_USRLOGIC|Selector18~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_ADC_I2C_USRLOGIC|Selector18~2_combout\ = (\Inst_top_level|INST_ADC_I2C_USRLOGIC|Selector18~0_combout\) # ((\Inst_top_level|INST_ADC_I2C_USRLOGIC|State.read~q\ & ((\Inst_top_level|INST_ADC_I2C_USRLOGIC|Selector18~1_combout\) # 
-- (\Inst_top_level|INST_ADC_I2C_USRLOGIC|StateChange~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_ADC_I2C_USRLOGIC|Selector18~1_combout\,
	datab => \Inst_top_level|INST_ADC_I2C_USRLOGIC|Selector18~0_combout\,
	datac => \Inst_top_level|INST_ADC_I2C_USRLOGIC|StateChange~0_combout\,
	datad => \Inst_top_level|INST_ADC_I2C_USRLOGIC|State.read~q\,
	combout => \Inst_top_level|INST_ADC_I2C_USRLOGIC|Selector18~2_combout\);

-- Location: FF_X92_Y1_N1
\Inst_top_level|INST_ADC_I2C_USRLOGIC|enable\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Inst_top_level|INST_ADC_I2C_USRLOGIC|Selector18~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_top_level|INST_ADC_I2C_USRLOGIC|enable~q\);

-- Location: LCCOMB_X92_Y1_N14
\Inst_top_level|INST_ADC_I2C_USRLOGIC|Counter[4]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_ADC_I2C_USRLOGIC|Counter[4]~0_combout\ = (\Inst_top_level|INST_ADC_I2C_USRLOGIC|State.start~q\) # (\Inst_top_level|INST_ADC_I2C_USRLOGIC|Equal0~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_ADC_I2C_USRLOGIC|State.start~q\,
	datad => \Inst_top_level|INST_ADC_I2C_USRLOGIC|Equal0~4_combout\,
	combout => \Inst_top_level|INST_ADC_I2C_USRLOGIC|Counter[4]~0_combout\);

-- Location: LCCOMB_X92_Y1_N20
\Inst_top_level|INST_ADC_I2C_USRLOGIC|Selector19~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_ADC_I2C_USRLOGIC|Selector19~1_combout\ = (\Inst_top_level|INST_ADC_I2C_USRLOGIC|State.write~q\) # ((\Inst_top_level|INST_ADC_I2C_USRLOGIC|State.read~q\ & ((!\Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|busy~q\) # 
-- (!\Inst_top_level|INST_ADC_I2C_USRLOGIC|regBusy~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_ADC_I2C_USRLOGIC|State.read~q\,
	datab => \Inst_top_level|INST_ADC_I2C_USRLOGIC|State.write~q\,
	datac => \Inst_top_level|INST_ADC_I2C_USRLOGIC|regBusy~q\,
	datad => \Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|busy~q\,
	combout => \Inst_top_level|INST_ADC_I2C_USRLOGIC|Selector19~1_combout\);

-- Location: LCCOMB_X92_Y1_N2
\Inst_top_level|INST_ADC_I2C_USRLOGIC|Selector19~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_ADC_I2C_USRLOGIC|Selector19~2_combout\ = (\Inst_top_level|INST_ADC_I2C_USRLOGIC|Selector19~0_combout\) # ((\Inst_top_level|INST_ADC_I2C_USRLOGIC|rw_sig~q\ & ((\Inst_top_level|INST_ADC_I2C_USRLOGIC|Selector19~1_combout\) # 
-- (!\Inst_top_level|INST_ADC_I2C_USRLOGIC|Counter[4]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101010111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_ADC_I2C_USRLOGIC|Selector19~0_combout\,
	datab => \Inst_top_level|INST_ADC_I2C_USRLOGIC|Counter[4]~0_combout\,
	datac => \Inst_top_level|INST_ADC_I2C_USRLOGIC|rw_sig~q\,
	datad => \Inst_top_level|INST_ADC_I2C_USRLOGIC|Selector19~1_combout\,
	combout => \Inst_top_level|INST_ADC_I2C_USRLOGIC|Selector19~2_combout\);

-- Location: FF_X92_Y1_N3
\Inst_top_level|INST_ADC_I2C_USRLOGIC|rw_sig\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Inst_top_level|INST_ADC_I2C_USRLOGIC|Selector19~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_top_level|INST_ADC_I2C_USRLOGIC|rw_sig~q\);

-- Location: LCCOMB_X96_Y4_N6
\Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|Add0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|Add0~0_combout\ = (\Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|stretch~q\ & (\Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|count\(0) & VCC)) # 
-- (!\Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|stretch~q\ & (\Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|count\(0) $ (VCC)))
-- \Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|Add0~1\ = CARRY((!\Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|stretch~q\ & \Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|count\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001100101000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|stretch~q\,
	datab => \Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|count\(0),
	datad => VCC,
	combout => \Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|Add0~0_combout\,
	cout => \Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|Add0~1\);

-- Location: LCCOMB_X96_Y4_N8
\Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|Add0~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|Add0~2_combout\ = (\Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|count\(1) & (!\Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|Add0~1\)) # 
-- (!\Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|count\(1) & ((\Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|Add0~1\) # (GND)))
-- \Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|Add0~3\ = CARRY((!\Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|Add0~1\) # (!\Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|count\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|count\(1),
	datad => VCC,
	cin => \Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|Add0~1\,
	combout => \Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|Add0~2_combout\,
	cout => \Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|Add0~3\);

-- Location: LCCOMB_X96_Y4_N10
\Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|Add0~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|Add0~4_combout\ = (\Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|count\(2) & (\Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|Add0~3\ $ (GND))) # 
-- (!\Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|count\(2) & (!\Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|Add0~3\ & VCC))
-- \Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|Add0~5\ = CARRY((\Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|count\(2) & !\Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|Add0~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|count\(2),
	datad => VCC,
	cin => \Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|Add0~3\,
	combout => \Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|Add0~4_combout\,
	cout => \Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|Add0~5\);

-- Location: LCCOMB_X96_Y3_N20
\Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|count~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|count~3_combout\ = (\Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|Add0~4_combout\ & (((!\Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|Equal0~1_combout\) # 
-- (!\Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|count\(0))) # (!\Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|Equal0~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|Equal0~0_combout\,
	datab => \Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|count\(0),
	datac => \Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|Add0~4_combout\,
	datad => \Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|Equal0~1_combout\,
	combout => \Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|count~3_combout\);

-- Location: FF_X96_Y3_N21
\Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|count[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|count~3_combout\,
	clrn => \Inst_top_level|INST_ADC_I2C_USRLOGIC|reset~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|count\(2));

-- Location: LCCOMB_X96_Y4_N12
\Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|Add0~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|Add0~6_combout\ = (\Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|count\(3) & (!\Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|Add0~5\)) # 
-- (!\Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|count\(3) & ((\Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|Add0~5\) # (GND)))
-- \Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|Add0~7\ = CARRY((!\Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|Add0~5\) # (!\Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|count\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|count\(3),
	datad => VCC,
	cin => \Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|Add0~5\,
	combout => \Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|Add0~6_combout\,
	cout => \Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|Add0~7\);

-- Location: LCCOMB_X96_Y4_N14
\Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|Add0~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|Add0~8_combout\ = (\Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|count\(4) & (\Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|Add0~7\ $ (GND))) # 
-- (!\Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|count\(4) & (!\Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|Add0~7\ & VCC))
-- \Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|Add0~9\ = CARRY((\Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|count\(4) & !\Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|Add0~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|count\(4),
	datad => VCC,
	cin => \Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|Add0~7\,
	combout => \Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|Add0~8_combout\,
	cout => \Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|Add0~9\);

-- Location: LCCOMB_X96_Y3_N8
\Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|count~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|count~8_combout\ = (\Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|Add0~8_combout\ & (((!\Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|count\(0)) # 
-- (!\Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|Equal0~1_combout\)) # (!\Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|Equal0~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|Equal0~0_combout\,
	datab => \Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|Equal0~1_combout\,
	datac => \Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|Add0~8_combout\,
	datad => \Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|count\(0),
	combout => \Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|count~8_combout\);

-- Location: FF_X96_Y3_N9
\Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|count[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|count~8_combout\,
	clrn => \Inst_top_level|INST_ADC_I2C_USRLOGIC|reset~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|count\(4));

-- Location: LCCOMB_X96_Y3_N14
\Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|count~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|count~2_combout\ = (\Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|Add0~6_combout\ & (((!\Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|count\(0)) # 
-- (!\Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|Equal0~1_combout\)) # (!\Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|Equal0~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|Equal0~0_combout\,
	datab => \Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|Equal0~1_combout\,
	datac => \Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|Add0~6_combout\,
	datad => \Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|count\(0),
	combout => \Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|count~2_combout\);

-- Location: FF_X96_Y3_N15
\Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|count[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|count~2_combout\,
	clrn => \Inst_top_level|INST_ADC_I2C_USRLOGIC|reset~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|count\(3));

-- Location: LCCOMB_X96_Y4_N24
\Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|Equal0~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|Equal0~1_combout\ = (\Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|count\(1) & (\Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|count\(4) & 
-- (!\Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|count\(2) & !\Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|count\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|count\(1),
	datab => \Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|count\(4),
	datac => \Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|count\(2),
	datad => \Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|count\(3),
	combout => \Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|Equal0~1_combout\);

-- Location: LCCOMB_X96_Y3_N2
\Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|count~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|count~5_combout\ = (\Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|Add0~0_combout\ & (((!\Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|count\(0)) # 
-- (!\Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|Equal0~1_combout\)) # (!\Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|Equal0~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|Equal0~0_combout\,
	datab => \Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|Equal0~1_combout\,
	datac => \Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|count\(0),
	datad => \Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|Add0~0_combout\,
	combout => \Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|count~5_combout\);

-- Location: FF_X96_Y3_N3
\Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|count[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|count~5_combout\,
	clrn => \Inst_top_level|INST_ADC_I2C_USRLOGIC|reset~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|count\(0));

-- Location: LCCOMB_X96_Y3_N18
\Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|count~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|count~4_combout\ = (\Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|Add0~2_combout\ & (((!\Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|Equal0~1_combout\) # 
-- (!\Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|count\(0))) # (!\Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|Equal0~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|Equal0~0_combout\,
	datab => \Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|count\(0),
	datac => \Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|Add0~2_combout\,
	datad => \Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|Equal0~1_combout\,
	combout => \Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|count~4_combout\);

-- Location: FF_X96_Y3_N19
\Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|count[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|count~4_combout\,
	clrn => \Inst_top_level|INST_ADC_I2C_USRLOGIC|reset~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|count\(1));

-- Location: LCCOMB_X96_Y4_N16
\Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|Add0~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|Add0~10_combout\ = (\Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|count\(5) & (!\Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|Add0~9\)) # 
-- (!\Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|count\(5) & ((\Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|Add0~9\) # (GND)))
-- \Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|Add0~11\ = CARRY((!\Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|Add0~9\) # (!\Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|count\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|count\(5),
	datad => VCC,
	cin => \Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|Add0~9\,
	combout => \Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|Add0~10_combout\,
	cout => \Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|Add0~11\);

-- Location: LCCOMB_X96_Y3_N6
\Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|count~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|count~7_combout\ = (\Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|Add0~10_combout\ & (((!\Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|count\(0)) # 
-- (!\Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|Equal0~1_combout\)) # (!\Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|Equal0~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|Equal0~0_combout\,
	datab => \Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|Equal0~1_combout\,
	datac => \Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|Add0~10_combout\,
	datad => \Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|count\(0),
	combout => \Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|count~7_combout\);

-- Location: FF_X96_Y3_N7
\Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|count[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|count~7_combout\,
	clrn => \Inst_top_level|INST_ADC_I2C_USRLOGIC|reset~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|count\(5));

-- Location: LCCOMB_X96_Y4_N18
\Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|Add0~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|Add0~12_combout\ = (\Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|count\(6) & (\Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|Add0~11\ $ (GND))) # 
-- (!\Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|count\(6) & (!\Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|Add0~11\ & VCC))
-- \Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|Add0~13\ = CARRY((\Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|count\(6) & !\Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|Add0~11\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|count\(6),
	datad => VCC,
	cin => \Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|Add0~11\,
	combout => \Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|Add0~12_combout\,
	cout => \Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|Add0~13\);

-- Location: LCCOMB_X96_Y4_N20
\Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|Add0~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|Add0~14_combout\ = (\Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|count\(7) & (!\Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|Add0~13\)) # 
-- (!\Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|count\(7) & ((\Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|Add0~13\) # (GND)))
-- \Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|Add0~15\ = CARRY((!\Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|Add0~13\) # (!\Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|count\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|count\(7),
	datad => VCC,
	cin => \Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|Add0~13\,
	combout => \Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|Add0~14_combout\,
	cout => \Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|Add0~15\);

-- Location: LCCOMB_X96_Y3_N10
\Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|count~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|count~0_combout\ = (\Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|Add0~14_combout\ & (((!\Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|Equal0~1_combout\) # 
-- (!\Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|count\(0))) # (!\Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|Equal0~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|Equal0~0_combout\,
	datab => \Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|count\(0),
	datac => \Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|Add0~14_combout\,
	datad => \Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|Equal0~1_combout\,
	combout => \Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|count~0_combout\);

-- Location: FF_X96_Y3_N27
\Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|count[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|count~0_combout\,
	clrn => \Inst_top_level|INST_ADC_I2C_USRLOGIC|reset~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|count\(7));

-- Location: LCCOMB_X96_Y4_N22
\Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|Add0~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|Add0~16_combout\ = \Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|Add0~15\ $ (!\Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|count\(8))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|count\(8),
	cin => \Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|Add0~15\,
	combout => \Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|Add0~16_combout\);

-- Location: LCCOMB_X96_Y3_N24
\Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|count~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|count~1_combout\ = (\Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|Add0~16_combout\ & (((!\Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|Equal0~1_combout\) # 
-- (!\Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|count\(0))) # (!\Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|Equal0~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|Equal0~0_combout\,
	datab => \Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|count\(0),
	datac => \Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|Add0~16_combout\,
	datad => \Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|Equal0~1_combout\,
	combout => \Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|count~1_combout\);

-- Location: FF_X96_Y3_N25
\Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|count[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|count~1_combout\,
	clrn => \Inst_top_level|INST_ADC_I2C_USRLOGIC|reset~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|count\(8));

-- Location: LCCOMB_X96_Y3_N26
\Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|Equal0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|Equal0~0_combout\ = (\Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|count\(5) & (\Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|count\(8) & 
-- (\Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|count\(7) & \Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|count\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|count\(5),
	datab => \Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|count\(8),
	datac => \Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|count\(7),
	datad => \Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|count\(6),
	combout => \Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|Equal0~0_combout\);

-- Location: LCCOMB_X96_Y3_N28
\Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|count~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|count~6_combout\ = (\Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|Add0~12_combout\ & (((!\Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|count\(0)) # 
-- (!\Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|Equal0~0_combout\)) # (!\Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|Equal0~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|Add0~12_combout\,
	datab => \Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|Equal0~1_combout\,
	datac => \Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|Equal0~0_combout\,
	datad => \Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|count\(0),
	combout => \Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|count~6_combout\);

-- Location: FF_X96_Y3_N29
\Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|count[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|count~6_combout\,
	clrn => \Inst_top_level|INST_ADC_I2C_USRLOGIC|reset~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|count\(6));

-- Location: LCCOMB_X96_Y4_N26
\Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|process_0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|process_0~0_combout\ = (\Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|Add0~6_combout\ & (\Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|Add0~12_combout\ & 
-- (\Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|Add0~8_combout\ & \Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|Add0~10_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|Add0~6_combout\,
	datab => \Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|Add0~12_combout\,
	datac => \Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|Add0~8_combout\,
	datad => \Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|Add0~10_combout\,
	combout => \Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|process_0~0_combout\);

-- Location: LCCOMB_X95_Y4_N16
\Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|process_0~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|process_0~5_combout\ = (\Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|process_0~0_combout\ & ((\Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|Add0~4_combout\ & 
-- (\Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|Add0~14_combout\)) # (!\Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|Add0~4_combout\ & ((\Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|Add0~2_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|Add0~14_combout\,
	datab => \Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|Add0~2_combout\,
	datac => \Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|Add0~4_combout\,
	datad => \Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|process_0~0_combout\,
	combout => \Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|process_0~5_combout\);

-- Location: LCCOMB_X96_Y4_N28
\Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|process_0~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|process_0~6_combout\ = (\Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|Add0~16_combout\) # ((\Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|Equal0~0_combout\ & 
-- (\Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|count\(0) & \Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|Equal0~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|Equal0~0_combout\,
	datab => \Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|count\(0),
	datac => \Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|Add0~16_combout\,
	datad => \Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|Equal0~1_combout\,
	combout => \Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|process_0~6_combout\);

-- Location: LCCOMB_X95_Y4_N14
\Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|process_0~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|process_0~8_combout\ = (\Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|process_0~5_combout\) # ((\Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|process_0~6_combout\) # 
-- ((\Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|process_0~7_combout\ & !\Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|Add0~14_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|process_0~7_combout\,
	datab => \Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|process_0~5_combout\,
	datac => \Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|Add0~14_combout\,
	datad => \Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|process_0~6_combout\,
	combout => \Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|process_0~8_combout\);

-- Location: LCCOMB_X95_Y4_N4
\Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|process_0~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|process_0~1_combout\ = (((!\Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|Add0~4_combout\ & !\Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|Add0~2_combout\)) # 
-- (!\Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|count~0_combout\)) # (!\Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|process_0~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011011111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|Add0~4_combout\,
	datab => \Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|process_0~0_combout\,
	datac => \Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|Add0~2_combout\,
	datad => \Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|count~0_combout\,
	combout => \Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|process_0~1_combout\);

-- Location: LCCOMB_X96_Y3_N16
\Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|process_0~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|process_0~2_combout\ = (\Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|count~2_combout\) # ((\Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|Add0~0_combout\ & 
-- (\Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|count~3_combout\ & \Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|count~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|Add0~0_combout\,
	datab => \Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|count~3_combout\,
	datac => \Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|count~2_combout\,
	datad => \Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|count~4_combout\,
	combout => \Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|process_0~2_combout\);

-- Location: LCCOMB_X96_Y4_N4
\Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|process_0~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|process_0~3_combout\ = (\Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|Add0~10_combout\ & (\Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|Add0~12_combout\ & 
-- (\Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|Add0~8_combout\ & \Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|process_0~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|Add0~10_combout\,
	datab => \Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|Add0~12_combout\,
	datac => \Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|Add0~8_combout\,
	datad => \Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|process_0~2_combout\,
	combout => \Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|process_0~3_combout\);

-- Location: LCCOMB_X95_Y4_N30
\Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|process_0~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|process_0~4_combout\ = (\Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|count~1_combout\ & ((\Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|Add0~14_combout\) # 
-- ((\Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|process_0~3_combout\)))) # (!\Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|count~1_combout\ & (((\Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|process_0~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|Add0~14_combout\,
	datab => \Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|count~1_combout\,
	datac => \Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|process_0~1_combout\,
	datad => \Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|process_0~3_combout\,
	combout => \Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|process_0~4_combout\);

-- Location: LCCOMB_X96_Y4_N0
\Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|Equal0~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|Equal0~2_combout\ = (\Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|count\(0) & (\Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|Equal0~0_combout\ & 
-- \Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|Equal0~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|count\(0),
	datac => \Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|Equal0~0_combout\,
	datad => \Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|Equal0~1_combout\,
	combout => \Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|Equal0~2_combout\);

-- Location: LCCOMB_X96_Y4_N2
\Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|LessThan1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|LessThan1~0_combout\ = (!\Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|Equal0~2_combout\ & (((\Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|Add0~16_combout\) # 
-- (\Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|Add0~14_combout\)) # (!\Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|process_0~7_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100110001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|process_0~7_combout\,
	datab => \Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|Equal0~2_combout\,
	datac => \Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|Add0~16_combout\,
	datad => \Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|Add0~14_combout\,
	combout => \Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|LessThan1~0_combout\);

-- Location: LCCOMB_X95_Y4_N20
\Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|data_clk~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|data_clk~0_combout\ = (\Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|LessThan1~0_combout\ & ((!\Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|process_0~4_combout\) # 
-- (!\Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|process_0~8_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|process_0~8_combout\,
	datac => \Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|process_0~4_combout\,
	datad => \Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|LessThan1~0_combout\,
	combout => \Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|data_clk~0_combout\);

-- Location: FF_X95_Y4_N21
\Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|data_clk\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|data_clk~0_combout\,
	ena => \Inst_top_level|INST_ADC_I2C_USRLOGIC|reset~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|data_clk~q\);

-- Location: FF_X94_Y3_N21
\Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|data_clk_prev\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|data_clk~q\,
	sload => VCC,
	ena => \Inst_top_level|INST_ADC_I2C_USRLOGIC|reset~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|data_clk_prev~q\);

-- Location: LCCOMB_X94_Y3_N24
\Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|addr_rw[0]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|addr_rw[0]~3_combout\ = (\Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|addr_rw[0]~2_combout\ & (\Inst_top_level|INST_ADC_I2C_USRLOGIC|reset~q\ & 
-- (\Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|data_clk~q\ & !\Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|data_clk_prev~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|addr_rw[0]~2_combout\,
	datab => \Inst_top_level|INST_ADC_I2C_USRLOGIC|reset~q\,
	datac => \Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|data_clk~q\,
	datad => \Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|data_clk_prev~q\,
	combout => \Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|addr_rw[0]~3_combout\);

-- Location: FF_X94_Y3_N1
\Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|addr_rw[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \Inst_top_level|INST_ADC_I2C_USRLOGIC|rw_sig~q\,
	sload => VCC,
	ena => \Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|addr_rw[0]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|addr_rw\(0));

-- Location: LCCOMB_X94_Y3_N0
\Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|Selector20~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|Selector20~0_combout\ = (\Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|state.slv_ack2~q\ & (\Inst_top_level|INST_ADC_I2C_USRLOGIC|enable~q\ & (\Inst_top_level|INST_ADC_I2C_USRLOGIC|rw_sig~q\ $ 
-- (!\Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|addr_rw\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|state.slv_ack2~q\,
	datab => \Inst_top_level|INST_ADC_I2C_USRLOGIC|rw_sig~q\,
	datac => \Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|addr_rw\(0),
	datad => \Inst_top_level|INST_ADC_I2C_USRLOGIC|enable~q\,
	combout => \Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|Selector20~0_combout\);

-- Location: LCCOMB_X94_Y3_N4
\Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|Selector20~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|Selector20~2_combout\ = (\Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|Selector20~1_combout\) # ((\Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|Selector20~0_combout\) # 
-- ((!\Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|addr_rw\(0) & \Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|state.slv_ack1~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|Selector20~1_combout\,
	datab => \Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|addr_rw\(0),
	datac => \Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|state.slv_ack1~q\,
	datad => \Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|Selector20~0_combout\,
	combout => \Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|Selector20~2_combout\);

-- Location: LCCOMB_X94_Y3_N14
\Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|process_1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|process_1~0_combout\ = (\Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|data_clk~q\ & !\Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|data_clk_prev~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|data_clk~q\,
	datad => \Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|data_clk_prev~q\,
	combout => \Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|process_1~0_combout\);

-- Location: FF_X95_Y3_N7
\Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|state.wr\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|Selector20~2_combout\,
	clrn => \Inst_top_level|INST_ADC_I2C_USRLOGIC|reset~q\,
	sload => VCC,
	ena => \Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|process_1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|state.wr~q\);

-- Location: LCCOMB_X94_Y3_N20
\Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|Selector25~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|Selector25~0_combout\ = \Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|bit_cnt\(1) $ (\Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|bit_cnt\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|bit_cnt\(1),
	datad => \Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|bit_cnt\(0),
	combout => \Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|Selector25~0_combout\);

-- Location: LCCOMB_X95_Y3_N12
\Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|bit_cnt[2]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|bit_cnt[2]~0_combout\ = (\Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|process_1~0_combout\ & ((\Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|state.rd~q\) # 
-- ((\Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|state.wr~q\) # (\Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|state.command~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|process_1~0_combout\,
	datab => \Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|state.rd~q\,
	datac => \Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|state.wr~q\,
	datad => \Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|state.command~q\,
	combout => \Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|bit_cnt[2]~0_combout\);

-- Location: FF_X95_Y3_N23
\Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|bit_cnt[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|Selector25~0_combout\,
	clrn => \Inst_top_level|INST_ADC_I2C_USRLOGIC|reset~q\,
	sload => VCC,
	ena => \Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|bit_cnt[2]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|bit_cnt\(1));

-- Location: LCCOMB_X95_Y3_N30
\Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|state~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|state~13_combout\ = (\Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|bit_cnt\(0) & (\Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|state.wr~q\ & 
-- (\Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|bit_cnt\(1) & \Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|bit_cnt\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|bit_cnt\(0),
	datab => \Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|state.wr~q\,
	datac => \Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|bit_cnt\(1),
	datad => \Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|bit_cnt\(2),
	combout => \Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|state~13_combout\);

-- Location: FF_X95_Y3_N31
\Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|state.slv_ack2\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|state~13_combout\,
	clrn => \Inst_top_level|INST_ADC_I2C_USRLOGIC|reset~q\,
	ena => \Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|process_1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|state.slv_ack2~q\);

-- Location: LCCOMB_X95_Y2_N22
\Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|Selector18~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|Selector18~0_combout\ = (\Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|state.mstr_ack~q\ & (\Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|addr_rw\(0) $ 
-- (((\Inst_top_level|INST_ADC_I2C_USRLOGIC|rw_sig~q\))))) # (!\Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|state.mstr_ack~q\ & (\Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|state.slv_ack2~q\ & 
-- (\Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|addr_rw\(0) $ (\Inst_top_level|INST_ADC_I2C_USRLOGIC|rw_sig~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001011001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|state.mstr_ack~q\,
	datab => \Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|addr_rw\(0),
	datac => \Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|state.slv_ack2~q\,
	datad => \Inst_top_level|INST_ADC_I2C_USRLOGIC|rw_sig~q\,
	combout => \Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|Selector18~0_combout\);

-- Location: LCCOMB_X96_Y3_N22
\Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|Selector18~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|Selector18~1_combout\ = (\Inst_top_level|INST_ADC_I2C_USRLOGIC|enable~q\ & ((\Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|Selector18~0_combout\) # 
-- (!\Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|state.ready~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_ADC_I2C_USRLOGIC|enable~q\,
	datac => \Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|state.ready~q\,
	datad => \Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|Selector18~0_combout\,
	combout => \Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|Selector18~1_combout\);

-- Location: FF_X96_Y3_N23
\Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|state.start\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|Selector18~1_combout\,
	clrn => \Inst_top_level|INST_ADC_I2C_USRLOGIC|reset~q\,
	ena => \Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|process_1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|state.start~q\);

-- Location: LCCOMB_X95_Y3_N24
\Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|Selector19~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|Selector19~0_combout\ = (\Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|state.start~q\) # ((!\Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|Equal1~0_combout\ & 
-- \Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|state.command~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|Equal1~0_combout\,
	datac => \Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|state.command~q\,
	datad => \Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|state.start~q\,
	combout => \Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|Selector19~0_combout\);

-- Location: FF_X95_Y3_N25
\Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|state.command\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|Selector19~0_combout\,
	clrn => \Inst_top_level|INST_ADC_I2C_USRLOGIC|reset~q\,
	ena => \Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|process_1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|state.command~q\);

-- Location: LCCOMB_X95_Y3_N20
\Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|state~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|state~14_combout\ = (\Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|bit_cnt\(2) & (\Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|state.command~q\ & 
-- (\Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|bit_cnt\(1) & \Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|bit_cnt\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|bit_cnt\(2),
	datab => \Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|state.command~q\,
	datac => \Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|bit_cnt\(1),
	datad => \Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|bit_cnt\(0),
	combout => \Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|state~14_combout\);

-- Location: FF_X95_Y3_N21
\Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|state.slv_ack1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|state~14_combout\,
	clrn => \Inst_top_level|INST_ADC_I2C_USRLOGIC|reset~q\,
	ena => \Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|process_1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|state.slv_ack1~q\);

-- Location: LCCOMB_X95_Y2_N28
\Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|process_1~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|process_1~1_combout\ = (\Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|addr_rw\(0) $ (\Inst_top_level|INST_ADC_I2C_USRLOGIC|rw_sig~q\)) # (!\Inst_top_level|INST_ADC_I2C_USRLOGIC|enable~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011111111110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Inst_top_level|INST_ADC_I2C_USRLOGIC|enable~q\,
	datac => \Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|addr_rw\(0),
	datad => \Inst_top_level|INST_ADC_I2C_USRLOGIC|rw_sig~q\,
	combout => \Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|process_1~1_combout\);

-- Location: LCCOMB_X95_Y2_N0
\Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|Selector21~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|Selector21~0_combout\ = (\Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|addr_rw\(0) & (!\Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|state.slv_ack1~q\ & 
-- ((\Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|process_1~1_combout\) # (!\Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|state.mstr_ack~q\)))) # (!\Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|addr_rw\(0) & 
-- (((\Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|process_1~1_combout\) # (!\Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|state.mstr_ack~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111011100000111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|addr_rw\(0),
	datab => \Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|state.slv_ack1~q\,
	datac => \Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|state.mstr_ack~q\,
	datad => \Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|process_1~1_combout\,
	combout => \Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|Selector21~0_combout\);

-- Location: LCCOMB_X95_Y3_N28
\Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|Selector21~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|Selector21~1_combout\ = ((!\Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|Equal1~0_combout\ & \Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|state.rd~q\)) # 
-- (!\Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|Selector21~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|Equal1~0_combout\,
	datac => \Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|state.rd~q\,
	datad => \Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|Selector21~0_combout\,
	combout => \Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|Selector21~1_combout\);

-- Location: FF_X95_Y3_N29
\Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|state.rd\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|Selector21~1_combout\,
	clrn => \Inst_top_level|INST_ADC_I2C_USRLOGIC|reset~q\,
	ena => \Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|process_1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|state.rd~q\);

-- Location: LCCOMB_X94_Y3_N26
\Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|data_rd[7]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|data_rd[7]~2_combout\ = (\Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|bit_cnt\(1) & (\Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|state.rd~q\ & 
-- (\Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|bit_cnt\(2) & \Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|bit_cnt\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|bit_cnt\(1),
	datab => \Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|state.rd~q\,
	datac => \Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|bit_cnt\(2),
	datad => \Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|bit_cnt\(0),
	combout => \Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|data_rd[7]~2_combout\);

-- Location: FF_X95_Y3_N5
\Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|state.mstr_ack\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|data_rd[7]~2_combout\,
	clrn => \Inst_top_level|INST_ADC_I2C_USRLOGIC|reset~q\,
	sload => VCC,
	ena => \Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|process_1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|state.mstr_ack~q\);

-- Location: LCCOMB_X95_Y3_N10
\Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|Selector22~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|Selector22~0_combout\ = (!\Inst_top_level|INST_ADC_I2C_USRLOGIC|enable~q\ & ((\Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|state.slv_ack2~q\) # 
-- (\Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|state.mstr_ack~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|state.slv_ack2~q\,
	datab => \Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|state.mstr_ack~q\,
	datad => \Inst_top_level|INST_ADC_I2C_USRLOGIC|enable~q\,
	combout => \Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|Selector22~0_combout\);

-- Location: LCCOMB_X96_Y3_N12
\Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|state.stop~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|state.stop~feeder_combout\ = \Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|Selector22~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|Selector22~0_combout\,
	combout => \Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|state.stop~feeder_combout\);

-- Location: FF_X96_Y3_N13
\Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|state.stop\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|state.stop~feeder_combout\,
	clrn => \Inst_top_level|INST_ADC_I2C_USRLOGIC|reset~q\,
	ena => \Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|process_1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|state.stop~q\);

-- Location: LCCOMB_X96_Y3_N30
\Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|Selector17~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|Selector17~0_combout\ = (!\Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|state.stop~q\ & ((\Inst_top_level|INST_ADC_I2C_USRLOGIC|enable~q\) # 
-- (\Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|state.ready~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_ADC_I2C_USRLOGIC|enable~q\,
	datac => \Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|state.ready~q\,
	datad => \Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|state.stop~q\,
	combout => \Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|Selector17~0_combout\);

-- Location: FF_X96_Y3_N31
\Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|state.ready\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|Selector17~0_combout\,
	clrn => \Inst_top_level|INST_ADC_I2C_USRLOGIC|reset~q\,
	ena => \Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|process_1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|state.ready~q\);

-- Location: LCCOMB_X94_Y3_N28
\Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|Equal1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|Equal1~0_combout\ = (\Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|bit_cnt\(1) & (\Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|bit_cnt\(2) & 
-- \Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|bit_cnt\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|bit_cnt\(1),
	datac => \Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|bit_cnt\(2),
	datad => \Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|bit_cnt\(0),
	combout => \Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|Equal1~0_combout\);

-- Location: LCCOMB_X95_Y2_N20
\Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|Selector0~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|Selector0~2_combout\ = (\Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|Selector0~1_combout\) # ((!\Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|Equal1~0_combout\ & 
-- ((\Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|state.wr~q\) # (\Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|state.rd~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|Selector0~1_combout\,
	datab => \Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|Equal1~0_combout\,
	datac => \Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|state.wr~q\,
	datad => \Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|state.rd~q\,
	combout => \Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|Selector0~2_combout\);

-- Location: LCCOMB_X95_Y2_N8
\Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|Selector0~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|Selector0~4_combout\ = (!\Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|Selector0~3_combout\ & (!\Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|Selector0~2_combout\ & 
-- ((\Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|state.ready~q\) # (!\Inst_top_level|INST_ADC_I2C_USRLOGIC|enable~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|Selector0~3_combout\,
	datab => \Inst_top_level|INST_ADC_I2C_USRLOGIC|enable~q\,
	datac => \Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|state.ready~q\,
	datad => \Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|Selector0~2_combout\,
	combout => \Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|Selector0~4_combout\);

-- Location: FF_X95_Y3_N11
\Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|busy\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|Selector0~4_combout\,
	clrn => \Inst_top_level|INST_ADC_I2C_USRLOGIC|reset~q\,
	sload => VCC,
	ena => \Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|process_1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|busy~q\);

-- Location: LCCOMB_X92_Y1_N22
\Inst_top_level|INST_ADC_I2C_USRLOGIC|regBusy~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_ADC_I2C_USRLOGIC|regBusy~0_combout\ = (\Inst_top_level|INST_ADC_I2C_USRLOGIC|State.start~q\ & ((!\Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|busy~q\))) # (!\Inst_top_level|INST_ADC_I2C_USRLOGIC|State.start~q\ & 
-- (\Inst_top_level|INST_ADC_I2C_USRLOGIC|regBusy~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_ADC_I2C_USRLOGIC|State.start~q\,
	datac => \Inst_top_level|INST_ADC_I2C_USRLOGIC|regBusy~q\,
	datad => \Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|busy~q\,
	combout => \Inst_top_level|INST_ADC_I2C_USRLOGIC|regBusy~0_combout\);

-- Location: FF_X92_Y1_N23
\Inst_top_level|INST_ADC_I2C_USRLOGIC|regBusy\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Inst_top_level|INST_ADC_I2C_USRLOGIC|regBusy~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_top_level|INST_ADC_I2C_USRLOGIC|regBusy~q\);

-- Location: LCCOMB_X92_Y1_N8
\Inst_top_level|INST_ADC_I2C_USRLOGIC|StateChange~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_ADC_I2C_USRLOGIC|StateChange~0_combout\ = (!\Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|busy~q\) # (!\Inst_top_level|INST_ADC_I2C_USRLOGIC|regBusy~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Inst_top_level|INST_ADC_I2C_USRLOGIC|regBusy~q\,
	datad => \Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|busy~q\,
	combout => \Inst_top_level|INST_ADC_I2C_USRLOGIC|StateChange~0_combout\);

-- Location: LCCOMB_X92_Y1_N10
\Inst_top_level|INST_ADC_I2C_USRLOGIC|Counter[4]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_ADC_I2C_USRLOGIC|Counter[4]~1_combout\ = (\Inst_top_level|INST_ADC_I2C_USRLOGIC|Counter[4]~0_combout\ & ((\Inst_top_level|INST_ADC_I2C_USRLOGIC|Selector18~1_combout\) # ((\Inst_top_level|INST_ADC_I2C_USRLOGIC|StateChange~0_combout\) # 
-- (!\Inst_top_level|INST_ADC_I2C_USRLOGIC|State.read~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_ADC_I2C_USRLOGIC|Selector18~1_combout\,
	datab => \Inst_top_level|INST_ADC_I2C_USRLOGIC|StateChange~0_combout\,
	datac => \Inst_top_level|INST_ADC_I2C_USRLOGIC|Counter[4]~0_combout\,
	datad => \Inst_top_level|INST_ADC_I2C_USRLOGIC|State.read~q\,
	combout => \Inst_top_level|INST_ADC_I2C_USRLOGIC|Counter[4]~1_combout\);

-- Location: FF_X92_Y1_N11
\Inst_top_level|INST_ADC_I2C_USRLOGIC|State.start\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Inst_top_level|INST_ADC_I2C_USRLOGIC|Counter[4]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_top_level|INST_ADC_I2C_USRLOGIC|State.start~q\);

-- Location: LCCOMB_X96_Y3_N0
\Inst_top_level|INST_ADC_I2C_USRLOGIC|reset~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_ADC_I2C_USRLOGIC|reset~0_combout\ = (\Inst_top_level|INST_ADC_I2C_USRLOGIC|State.start~q\ & (\Inst_top_level|INST_ADC_I2C_USRLOGIC|reset~q\)) # (!\Inst_top_level|INST_ADC_I2C_USRLOGIC|State.start~q\ & 
-- ((\Inst_top_level|INST_ADC_I2C_USRLOGIC|Equal0~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Inst_top_level|INST_ADC_I2C_USRLOGIC|State.start~q\,
	datac => \Inst_top_level|INST_ADC_I2C_USRLOGIC|reset~q\,
	datad => \Inst_top_level|INST_ADC_I2C_USRLOGIC|Equal0~4_combout\,
	combout => \Inst_top_level|INST_ADC_I2C_USRLOGIC|reset~0_combout\);

-- Location: FF_X96_Y3_N1
\Inst_top_level|INST_ADC_I2C_USRLOGIC|reset\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Inst_top_level|INST_ADC_I2C_USRLOGIC|reset~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_top_level|INST_ADC_I2C_USRLOGIC|reset~q\);

-- Location: FF_X95_Y3_N27
\Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|bit_cnt[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|bit_cnt[0]~1_combout\,
	clrn => \Inst_top_level|INST_ADC_I2C_USRLOGIC|reset~q\,
	sload => VCC,
	ena => \Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|bit_cnt[2]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|bit_cnt\(0));

-- Location: LCCOMB_X95_Y3_N8
\Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|Add1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|Add1~0_combout\ = \Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|bit_cnt\(2) $ (((\Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|bit_cnt\(1) & 
-- \Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|bit_cnt\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|bit_cnt\(1),
	datac => \Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|bit_cnt\(2),
	datad => \Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|bit_cnt\(0),
	combout => \Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|Add1~0_combout\);

-- Location: FF_X95_Y3_N9
\Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|bit_cnt[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|Add1~0_combout\,
	clrn => \Inst_top_level|INST_ADC_I2C_USRLOGIC|reset~q\,
	ena => \Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|bit_cnt[2]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|bit_cnt\(2));

-- Location: LCCOMB_X94_Y3_N12
\Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|Decoder0~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|Decoder0~1_combout\ = (\Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|data_clk_prev~q\ & (!\Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|data_clk~q\ & 
-- (\Inst_top_level|INST_ADC_I2C_USRLOGIC|reset~q\ & \Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|state.rd~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|data_clk_prev~q\,
	datab => \Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|data_clk~q\,
	datac => \Inst_top_level|INST_ADC_I2C_USRLOGIC|reset~q\,
	datad => \Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|state.rd~q\,
	combout => \Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|Decoder0~1_combout\);

-- Location: LCCOMB_X98_Y3_N4
\Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|Decoder0~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|Decoder0~2_combout\ = (!\Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|bit_cnt\(1) & (!\Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|bit_cnt\(2) & 
-- (\Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|Decoder0~1_combout\ & !\Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|bit_cnt\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|bit_cnt\(1),
	datab => \Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|bit_cnt\(2),
	datac => \Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|Decoder0~1_combout\,
	datad => \Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|bit_cnt\(0),
	combout => \Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|Decoder0~2_combout\);

-- Location: LCCOMB_X98_Y3_N0
\Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|data_rx[7]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|data_rx[7]~0_combout\ = (\Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|Decoder0~2_combout\ & (\GPIO[33]~input_o\)) # (!\Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|Decoder0~2_combout\ 
-- & ((\Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|data_rx\(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \GPIO[33]~input_o\,
	datab => \Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|Decoder0~2_combout\,
	datac => \Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|data_rx\(7),
	combout => \Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|data_rx[7]~0_combout\);

-- Location: FF_X98_Y3_N1
\Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|data_rx[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|data_rx[7]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|data_rx\(7));

-- Location: LCCOMB_X94_Y3_N6
\Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|data_rd[7]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|data_rd[7]~3_combout\ = (\Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|Equal1~0_combout\ & (!\Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|data_clk_prev~q\ & 
-- (\Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|data_clk~q\ & \Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|state.rd~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|Equal1~0_combout\,
	datab => \Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|data_clk_prev~q\,
	datac => \Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|data_clk~q\,
	datad => \Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|state.rd~q\,
	combout => \Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|data_rd[7]~3_combout\);

-- Location: FF_X97_Y3_N29
\Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|data_rd[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|data_rx\(7),
	clrn => \Inst_top_level|INST_ADC_I2C_USRLOGIC|reset~q\,
	sload => VCC,
	ena => \Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|data_rd[7]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|data_rd\(7));

-- Location: LCCOMB_X98_Y3_N2
\Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|Decoder0~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|Decoder0~3_combout\ = (!\Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|bit_cnt\(1) & (!\Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|bit_cnt\(2) & 
-- (\Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|Decoder0~1_combout\ & \Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|bit_cnt\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|bit_cnt\(1),
	datab => \Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|bit_cnt\(2),
	datac => \Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|Decoder0~1_combout\,
	datad => \Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|bit_cnt\(0),
	combout => \Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|Decoder0~3_combout\);

-- Location: LCCOMB_X98_Y3_N14
\Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|data_rx[6]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|data_rx[6]~1_combout\ = (\Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|Decoder0~3_combout\ & (\GPIO[33]~input_o\)) # (!\Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|Decoder0~3_combout\ 
-- & ((\Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|data_rx\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \GPIO[33]~input_o\,
	datac => \Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|data_rx\(6),
	datad => \Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|Decoder0~3_combout\,
	combout => \Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|data_rx[6]~1_combout\);

-- Location: FF_X98_Y3_N15
\Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|data_rx[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|data_rx[6]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|data_rx\(6));

-- Location: FF_X97_Y3_N27
\Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|data_rd[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|data_rx\(6),
	clrn => \Inst_top_level|INST_ADC_I2C_USRLOGIC|reset~q\,
	sload => VCC,
	ena => \Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|data_rd[7]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|data_rd\(6));

-- Location: LCCOMB_X97_Y3_N0
\Inst_top_level|INST_PWM0|counter[1]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_PWM0|counter[1]~7_combout\ = (\Inst_top_level|INST_PWM0|counter\(0) & (\Inst_top_level|INST_PWM0|counter\(1) $ (VCC))) # (!\Inst_top_level|INST_PWM0|counter\(0) & (\Inst_top_level|INST_PWM0|counter\(1) & VCC))
-- \Inst_top_level|INST_PWM0|counter[1]~8\ = CARRY((\Inst_top_level|INST_PWM0|counter\(0) & \Inst_top_level|INST_PWM0|counter\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_PWM0|counter\(0),
	datab => \Inst_top_level|INST_PWM0|counter\(1),
	datad => VCC,
	combout => \Inst_top_level|INST_PWM0|counter[1]~7_combout\,
	cout => \Inst_top_level|INST_PWM0|counter[1]~8\);

-- Location: FF_X97_Y3_N1
\Inst_top_level|INST_PWM0|counter[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Inst_top_level|INST_PWM0|counter[1]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_top_level|INST_PWM0|counter\(1));

-- Location: LCCOMB_X97_Y3_N2
\Inst_top_level|INST_PWM0|counter[2]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_PWM0|counter[2]~9_combout\ = (\Inst_top_level|INST_PWM0|counter\(2) & (!\Inst_top_level|INST_PWM0|counter[1]~8\)) # (!\Inst_top_level|INST_PWM0|counter\(2) & ((\Inst_top_level|INST_PWM0|counter[1]~8\) # (GND)))
-- \Inst_top_level|INST_PWM0|counter[2]~10\ = CARRY((!\Inst_top_level|INST_PWM0|counter[1]~8\) # (!\Inst_top_level|INST_PWM0|counter\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Inst_top_level|INST_PWM0|counter\(2),
	datad => VCC,
	cin => \Inst_top_level|INST_PWM0|counter[1]~8\,
	combout => \Inst_top_level|INST_PWM0|counter[2]~9_combout\,
	cout => \Inst_top_level|INST_PWM0|counter[2]~10\);

-- Location: FF_X97_Y3_N3
\Inst_top_level|INST_PWM0|counter[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Inst_top_level|INST_PWM0|counter[2]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_top_level|INST_PWM0|counter\(2));

-- Location: LCCOMB_X97_Y3_N4
\Inst_top_level|INST_PWM0|counter[3]~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_PWM0|counter[3]~11_combout\ = (\Inst_top_level|INST_PWM0|counter\(3) & (\Inst_top_level|INST_PWM0|counter[2]~10\ $ (GND))) # (!\Inst_top_level|INST_PWM0|counter\(3) & (!\Inst_top_level|INST_PWM0|counter[2]~10\ & VCC))
-- \Inst_top_level|INST_PWM0|counter[3]~12\ = CARRY((\Inst_top_level|INST_PWM0|counter\(3) & !\Inst_top_level|INST_PWM0|counter[2]~10\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Inst_top_level|INST_PWM0|counter\(3),
	datad => VCC,
	cin => \Inst_top_level|INST_PWM0|counter[2]~10\,
	combout => \Inst_top_level|INST_PWM0|counter[3]~11_combout\,
	cout => \Inst_top_level|INST_PWM0|counter[3]~12\);

-- Location: FF_X97_Y3_N5
\Inst_top_level|INST_PWM0|counter[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Inst_top_level|INST_PWM0|counter[3]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_top_level|INST_PWM0|counter\(3));

-- Location: LCCOMB_X97_Y3_N6
\Inst_top_level|INST_PWM0|counter[4]~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_PWM0|counter[4]~13_combout\ = (\Inst_top_level|INST_PWM0|counter\(4) & (!\Inst_top_level|INST_PWM0|counter[3]~12\)) # (!\Inst_top_level|INST_PWM0|counter\(4) & ((\Inst_top_level|INST_PWM0|counter[3]~12\) # (GND)))
-- \Inst_top_level|INST_PWM0|counter[4]~14\ = CARRY((!\Inst_top_level|INST_PWM0|counter[3]~12\) # (!\Inst_top_level|INST_PWM0|counter\(4)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_PWM0|counter\(4),
	datad => VCC,
	cin => \Inst_top_level|INST_PWM0|counter[3]~12\,
	combout => \Inst_top_level|INST_PWM0|counter[4]~13_combout\,
	cout => \Inst_top_level|INST_PWM0|counter[4]~14\);

-- Location: FF_X97_Y3_N9
\Inst_top_level|INST_PWM0|counter[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Inst_top_level|INST_PWM0|counter[5]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_top_level|INST_PWM0|counter\(5));

-- Location: FF_X97_Y3_N7
\Inst_top_level|INST_PWM0|counter[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Inst_top_level|INST_PWM0|counter[4]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_top_level|INST_PWM0|counter\(4));

-- Location: LCCOMB_X98_Y3_N24
\Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|Decoder0~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|Decoder0~8_combout\ = (\Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|bit_cnt\(1) & (\Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|bit_cnt\(2) & 
-- (\Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|Decoder0~1_combout\ & !\Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|bit_cnt\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|bit_cnt\(1),
	datab => \Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|bit_cnt\(2),
	datac => \Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|Decoder0~1_combout\,
	datad => \Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|bit_cnt\(0),
	combout => \Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|Decoder0~8_combout\);

-- Location: LCCOMB_X98_Y3_N8
\Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|data_rx[1]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|data_rx[1]~6_combout\ = (\Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|Decoder0~8_combout\ & (\GPIO[33]~input_o\)) # (!\Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|Decoder0~8_combout\ 
-- & ((\Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|data_rx\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \GPIO[33]~input_o\,
	datac => \Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|data_rx\(1),
	datad => \Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|Decoder0~8_combout\,
	combout => \Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|data_rx[1]~6_combout\);

-- Location: FF_X98_Y3_N9
\Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|data_rx[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|data_rx[1]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|data_rx\(1));

-- Location: FF_X97_Y3_N17
\Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|data_rd[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|data_rx\(1),
	clrn => \Inst_top_level|INST_ADC_I2C_USRLOGIC|reset~q\,
	sload => VCC,
	ena => \Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|data_rd[7]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|data_rd\(1));

-- Location: LCCOMB_X97_Y3_N30
\Inst_top_level|INST_PWM0|counter[0]~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_PWM0|counter[0]~21_combout\ = !\Inst_top_level|INST_PWM0|counter\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Inst_top_level|INST_PWM0|counter\(0),
	combout => \Inst_top_level|INST_PWM0|counter[0]~21_combout\);

-- Location: FF_X97_Y3_N31
\Inst_top_level|INST_PWM0|counter[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Inst_top_level|INST_PWM0|counter[0]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_top_level|INST_PWM0|counter\(0));

-- Location: LCCOMB_X97_Y3_N14
\Inst_top_level|INST_PWM0|LessThan0~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_PWM0|LessThan0~1_cout\ = CARRY((!\Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|data_rd\(0) & \Inst_top_level|INST_PWM0|counter\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|data_rd\(0),
	datab => \Inst_top_level|INST_PWM0|counter\(0),
	datad => VCC,
	cout => \Inst_top_level|INST_PWM0|LessThan0~1_cout\);

-- Location: LCCOMB_X97_Y3_N16
\Inst_top_level|INST_PWM0|LessThan0~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_PWM0|LessThan0~3_cout\ = CARRY((\Inst_top_level|INST_PWM0|counter\(1) & (\Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|data_rd\(1) & !\Inst_top_level|INST_PWM0|LessThan0~1_cout\)) # (!\Inst_top_level|INST_PWM0|counter\(1) & 
-- ((\Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|data_rd\(1)) # (!\Inst_top_level|INST_PWM0|LessThan0~1_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_PWM0|counter\(1),
	datab => \Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|data_rd\(1),
	datad => VCC,
	cin => \Inst_top_level|INST_PWM0|LessThan0~1_cout\,
	cout => \Inst_top_level|INST_PWM0|LessThan0~3_cout\);

-- Location: LCCOMB_X97_Y3_N18
\Inst_top_level|INST_PWM0|LessThan0~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_PWM0|LessThan0~5_cout\ = CARRY((\Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|data_rd\(2) & (\Inst_top_level|INST_PWM0|counter\(2) & !\Inst_top_level|INST_PWM0|LessThan0~3_cout\)) # 
-- (!\Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|data_rd\(2) & ((\Inst_top_level|INST_PWM0|counter\(2)) # (!\Inst_top_level|INST_PWM0|LessThan0~3_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|data_rd\(2),
	datab => \Inst_top_level|INST_PWM0|counter\(2),
	datad => VCC,
	cin => \Inst_top_level|INST_PWM0|LessThan0~3_cout\,
	cout => \Inst_top_level|INST_PWM0|LessThan0~5_cout\);

-- Location: LCCOMB_X97_Y3_N20
\Inst_top_level|INST_PWM0|LessThan0~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_PWM0|LessThan0~7_cout\ = CARRY((\Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|data_rd\(3) & ((!\Inst_top_level|INST_PWM0|LessThan0~5_cout\) # (!\Inst_top_level|INST_PWM0|counter\(3)))) # 
-- (!\Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|data_rd\(3) & (!\Inst_top_level|INST_PWM0|counter\(3) & !\Inst_top_level|INST_PWM0|LessThan0~5_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|data_rd\(3),
	datab => \Inst_top_level|INST_PWM0|counter\(3),
	datad => VCC,
	cin => \Inst_top_level|INST_PWM0|LessThan0~5_cout\,
	cout => \Inst_top_level|INST_PWM0|LessThan0~7_cout\);

-- Location: LCCOMB_X97_Y3_N22
\Inst_top_level|INST_PWM0|LessThan0~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_PWM0|LessThan0~9_cout\ = CARRY((\Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|data_rd\(4) & (\Inst_top_level|INST_PWM0|counter\(4) & !\Inst_top_level|INST_PWM0|LessThan0~7_cout\)) # 
-- (!\Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|data_rd\(4) & ((\Inst_top_level|INST_PWM0|counter\(4)) # (!\Inst_top_level|INST_PWM0|LessThan0~7_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|data_rd\(4),
	datab => \Inst_top_level|INST_PWM0|counter\(4),
	datad => VCC,
	cin => \Inst_top_level|INST_PWM0|LessThan0~7_cout\,
	cout => \Inst_top_level|INST_PWM0|LessThan0~9_cout\);

-- Location: LCCOMB_X97_Y3_N24
\Inst_top_level|INST_PWM0|LessThan0~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_PWM0|LessThan0~11_cout\ = CARRY((\Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|data_rd\(5) & ((!\Inst_top_level|INST_PWM0|LessThan0~9_cout\) # (!\Inst_top_level|INST_PWM0|counter\(5)))) # 
-- (!\Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|data_rd\(5) & (!\Inst_top_level|INST_PWM0|counter\(5) & !\Inst_top_level|INST_PWM0|LessThan0~9_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|data_rd\(5),
	datab => \Inst_top_level|INST_PWM0|counter\(5),
	datad => VCC,
	cin => \Inst_top_level|INST_PWM0|LessThan0~9_cout\,
	cout => \Inst_top_level|INST_PWM0|LessThan0~11_cout\);

-- Location: LCCOMB_X97_Y3_N26
\Inst_top_level|INST_PWM0|LessThan0~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_PWM0|LessThan0~13_cout\ = CARRY((\Inst_top_level|INST_PWM0|counter\(6) & ((!\Inst_top_level|INST_PWM0|LessThan0~11_cout\) # (!\Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|data_rd\(6)))) # 
-- (!\Inst_top_level|INST_PWM0|counter\(6) & (!\Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|data_rd\(6) & !\Inst_top_level|INST_PWM0|LessThan0~11_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_PWM0|counter\(6),
	datab => \Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|data_rd\(6),
	datad => VCC,
	cin => \Inst_top_level|INST_PWM0|LessThan0~11_cout\,
	cout => \Inst_top_level|INST_PWM0|LessThan0~13_cout\);

-- Location: LCCOMB_X97_Y3_N28
\Inst_top_level|INST_PWM0|LessThan0~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_PWM0|LessThan0~14_combout\ = (\Inst_top_level|INST_PWM0|counter\(7) & ((\Inst_top_level|INST_PWM0|LessThan0~13_cout\) # (!\Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|data_rd\(7)))) # (!\Inst_top_level|INST_PWM0|counter\(7) & 
-- (\Inst_top_level|INST_PWM0|LessThan0~13_cout\ & !\Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|data_rd\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011111010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_PWM0|counter\(7),
	datad => \Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|data_rd\(7),
	cin => \Inst_top_level|INST_PWM0|LessThan0~13_cout\,
	combout => \Inst_top_level|INST_PWM0|LessThan0~14_combout\);

-- Location: LCCOMB_X88_Y3_N18
\Inst_top_level|FinaloPWM\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|FinaloPWM~combout\ = (!\Inst_top_level|INST_StateMachine|current_state.CLOCK_GEN_MODE~q\ & (\Inst_top_level|INST_StateMachine|current_state.INIT~q\ & (!\Inst_top_level|INST_PWM0|LessThan0~14_combout\ & 
-- \Inst_top_level|INST_StateMachine|current_state.PWM_mode~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_StateMachine|current_state.CLOCK_GEN_MODE~q\,
	datab => \Inst_top_level|INST_StateMachine|current_state.INIT~q\,
	datac => \Inst_top_level|INST_PWM0|LessThan0~14_combout\,
	datad => \Inst_top_level|INST_StateMachine|current_state.PWM_mode~q\,
	combout => \Inst_top_level|FinaloPWM~combout\);

-- Location: LCCOMB_X86_Y3_N16
\Inst_top_level|oLed2~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|oLed2~0_combout\ = (\Inst_top_level|INST_StateMachine|current_state.PWM_mode~q\ & (\Inst_top_level|INST_StateMachine|current_state.INIT~q\ & (\Inst_top_level|current_PWMState.PModule3~q\ & 
-- !\Inst_top_level|INST_StateMachine|current_state.CLOCK_GEN_MODE~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_StateMachine|current_state.PWM_mode~q\,
	datab => \Inst_top_level|INST_StateMachine|current_state.INIT~q\,
	datac => \Inst_top_level|current_PWMState.PModule3~q\,
	datad => \Inst_top_level|INST_StateMachine|current_state.CLOCK_GEN_MODE~q\,
	combout => \Inst_top_level|oLed2~0_combout\);

-- Location: LCCOMB_X94_Y3_N2
\Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|Selector23~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|Selector23~2_combout\ = (\Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|data_tx\(1) & ((\Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|state.slv_ack1~q\) # 
-- ((\Inst_top_level|PWN_module[1]~1_combout\ & \Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|Selector20~0_combout\)))) # (!\Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|data_tx\(1) & (\Inst_top_level|PWN_module[1]~1_combout\ & 
-- ((\Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|Selector20~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|data_tx\(1),
	datab => \Inst_top_level|PWN_module[1]~1_combout\,
	datac => \Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|state.slv_ack1~q\,
	datad => \Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|Selector20~0_combout\,
	combout => \Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|Selector23~2_combout\);

-- Location: LCCOMB_X94_Y3_N16
\Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|Selector23~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|Selector23~3_combout\ = (\Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|bit_cnt\(2) & (((\Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|Selector23~2_combout\ & 
-- \Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|bit_cnt\(1))))) # (!\Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|bit_cnt\(2) & (\Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|state.start~q\ & 
-- ((!\Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|bit_cnt\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|state.start~q\,
	datab => \Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|bit_cnt\(2),
	datac => \Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|Selector23~2_combout\,
	datad => \Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|bit_cnt\(1),
	combout => \Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|Selector23~3_combout\);

-- Location: LCCOMB_X95_Y2_N30
\Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|Selector23~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|Selector23~5_combout\ = (\Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|Selector23~4_combout\) # ((\Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|state.command~q\ & 
-- ((\Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|addr_rw\(0)) # (!\Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|Add1~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101010111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|Selector23~4_combout\,
	datab => \Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|Add1~0_combout\,
	datac => \Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|state.command~q\,
	datad => \Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|addr_rw\(0),
	combout => \Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|Selector23~5_combout\);

-- Location: LCCOMB_X95_Y3_N2
\Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|Selector23~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|Selector23~17_combout\ = (!\Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|bit_cnt\(0) & ((\Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|Selector23~3_combout\) # 
-- ((\Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|bit_cnt\(1) & \Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|Selector23~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|bit_cnt\(0),
	datab => \Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|Selector23~3_combout\,
	datac => \Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|bit_cnt\(1),
	datad => \Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|Selector23~5_combout\,
	combout => \Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|Selector23~17_combout\);

-- Location: LCCOMB_X95_Y3_N14
\Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|Selector23~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|Selector23~8_combout\ = (!\Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|sda_int~q\ & ((\Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|Selector23~7_combout\) # 
-- ((\Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|state.rd~q\ & !\Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|Equal1~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|Selector23~7_combout\,
	datab => \Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|state.rd~q\,
	datac => \Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|Equal1~0_combout\,
	datad => \Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|sda_int~q\,
	combout => \Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|Selector23~8_combout\);

-- Location: LCCOMB_X95_Y2_N14
\Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|Selector23~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|Selector23~9_combout\ = (\Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|state.command~q\) # ((\Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|state.wr~q\) # 
-- ((\Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|state.rd~q\ & \Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|process_1~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|state.rd~q\,
	datab => \Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|state.command~q\,
	datac => \Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|state.wr~q\,
	datad => \Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|process_1~1_combout\,
	combout => \Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|Selector23~9_combout\);

-- Location: LCCOMB_X95_Y3_N16
\Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|Selector23~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|Selector23~10_combout\ = ((\Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|Selector23~8_combout\) # ((\Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|Equal1~0_combout\ & 
-- \Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|Selector23~9_combout\))) # (!\Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|Selector21~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101111110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|Equal1~0_combout\,
	datab => \Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|Selector21~0_combout\,
	datac => \Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|Selector23~8_combout\,
	datad => \Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|Selector23~9_combout\,
	combout => \Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|Selector23~10_combout\);

-- Location: LCCOMB_X95_Y3_N0
\Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|Selector23~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|Selector23~16_combout\ = (!\Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|Selector23~17_combout\ & (!\Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|Selector23~10_combout\ & 
-- ((!\Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|bit_cnt\(0)) # (!\Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|Selector23~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|Selector23~15_combout\,
	datab => \Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|bit_cnt\(0),
	datac => \Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|Selector23~17_combout\,
	datad => \Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|Selector23~10_combout\,
	combout => \Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|Selector23~16_combout\);

-- Location: FF_X95_Y3_N1
\Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|sda_int\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|Selector23~16_combout\,
	clrn => \Inst_top_level|INST_ADC_I2C_USRLOGIC|reset~q\,
	ena => \Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|process_1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|sda_int~q\);

-- Location: LCCOMB_X95_Y4_N22
\Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|Selector29~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|Selector29~0_combout\ = (\Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|state.stop~q\ & (((!\Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|data_clk_prev~q\)) # 
-- (!\Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|data_clk~q\))) # (!\Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|state.stop~q\ & (((!\Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|sda_int~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100011111001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|data_clk~q\,
	datab => \Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|state.stop~q\,
	datac => \Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|sda_int~q\,
	datad => \Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|data_clk_prev~q\,
	combout => \Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|Selector29~0_combout\);

-- Location: LCCOMB_X95_Y4_N24
\Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|Selector29~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|Selector29~1_combout\ = (\Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|state.start~q\ & (\Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|data_clk~q\)) # 
-- (!\Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|state.start~q\ & ((\Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|Selector29~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|data_clk~q\,
	datac => \Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|Selector29~0_combout\,
	datad => \Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|state.start~q\,
	combout => \Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|Selector29~1_combout\);

-- Location: LCCOMB_X95_Y4_N12
\Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|scl_clk~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|scl_clk~0_combout\ = (\Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|process_0~8_combout\ & \Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|LessThan1~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|process_0~8_combout\,
	datad => \Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|LessThan1~0_combout\,
	combout => \Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|scl_clk~0_combout\);

-- Location: FF_X95_Y4_N13
\Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|scl_clk\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|scl_clk~0_combout\,
	ena => \Inst_top_level|INST_ADC_I2C_USRLOGIC|reset~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|scl_clk~q\);

-- Location: LCCOMB_X95_Y4_N28
\Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|Decoder0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|Decoder0~0_combout\ = (!\Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|data_clk~q\ & \Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|data_clk_prev~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|data_clk~q\,
	datad => \Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|data_clk_prev~q\,
	combout => \Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|Decoder0~0_combout\);

-- Location: LCCOMB_X95_Y4_N26
\Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|scl_ena~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|scl_ena~0_combout\ = (\Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|Decoder0~0_combout\ & ((\Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|state.start~q\) # 
-- ((!\Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|state.stop~q\ & \Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|scl_ena~q\)))) # (!\Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|Decoder0~0_combout\ & 
-- (((\Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|scl_ena~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|state.start~q\,
	datab => \Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|state.stop~q\,
	datac => \Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|scl_ena~q\,
	datad => \Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|Decoder0~0_combout\,
	combout => \Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|scl_ena~0_combout\);

-- Location: FF_X95_Y4_N27
\Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|scl_ena\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|scl_ena~0_combout\,
	clrn => \Inst_top_level|INST_ADC_I2C_USRLOGIC|reset~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|scl_ena~q\);

-- Location: LCCOMB_X95_Y4_N18
\Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|scl~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|scl~1_combout\ = (\Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|scl_clk~q\) # (!\Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|scl_ena~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110101111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|scl_clk~q\,
	datac => \Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|scl_ena~q\,
	combout => \Inst_top_level|INST_ADC_I2C_USRLOGIC|INST_I2C_master|scl~1_combout\);

-- Location: LCCOMB_X85_Y3_N4
\Inst_top_level|PWN_module[0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|PWN_module[0]~0_combout\ = (\Inst_top_level|INST_StateMachine|current_state.INIT~q\ & ((\Inst_top_level|SecondLine[74]~6_combout\) # ((!\Inst_top_level|Equal2~0_combout\ & \Inst_top_level|current_ClkGenState.Module1~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|Equal2~0_combout\,
	datab => \Inst_top_level|SecondLine[74]~6_combout\,
	datac => \Inst_top_level|current_ClkGenState.Module1~q\,
	datad => \Inst_top_level|INST_StateMachine|current_state.INIT~q\,
	combout => \Inst_top_level|PWN_module[0]~0_combout\);

-- Location: LCCOMB_X83_Y1_N24
\Inst_top_level|Mux0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|Mux0~0_combout\ = (\Inst_top_level|PWN_module[0]~0_combout\ & !\Inst_top_level|PWN_module[1]~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Inst_top_level|PWN_module[0]~0_combout\,
	datad => \Inst_top_level|PWN_module[1]~1_combout\,
	combout => \Inst_top_level|Mux0~0_combout\);

-- Location: LCCOMB_X83_Y1_N6
\Inst_top_level|Mux0~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|Mux0~1_combout\ = (\Inst_top_level|PWN_module[0]~0_combout\ & \Inst_top_level|PWN_module[1]~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Inst_top_level|PWN_module[0]~0_combout\,
	datad => \Inst_top_level|PWN_module[1]~1_combout\,
	combout => \Inst_top_level|Mux0~1_combout\);

-- Location: LCCOMB_X83_Y1_N28
\Inst_top_level|Mux1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|Mux1~0_combout\ = \Inst_top_level|PWN_module[0]~0_combout\ $ (\Inst_top_level|PWN_module[1]~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Inst_top_level|PWN_module[0]~0_combout\,
	datad => \Inst_top_level|PWN_module[1]~1_combout\,
	combout => \Inst_top_level|Mux1~0_combout\);

-- Location: LCCOMB_X83_Y1_N30
\Inst_top_level|Mux0~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|Mux0~2_combout\ = (\Inst_top_level|PWN_module[0]~0_combout\) # (\Inst_top_level|PWN_module[1]~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Inst_top_level|PWN_module[0]~0_combout\,
	datad => \Inst_top_level|PWN_module[1]~1_combout\,
	combout => \Inst_top_level|Mux0~2_combout\);

-- Location: LCCOMB_X70_Y1_N24
\Inst_top_level|Equal2~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|Equal2~1_combout\ = (!\Inst_top_level|INST_StateMachine|current_state.PWM_mode~q\ & \Inst_top_level|INST_StateMachine|current_state.CLOCK_GEN_MODE~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Inst_top_level|INST_StateMachine|current_state.PWM_mode~q\,
	datad => \Inst_top_level|INST_StateMachine|current_state.CLOCK_GEN_MODE~q\,
	combout => \Inst_top_level|Equal2~1_combout\);

-- Location: LCCOMB_X70_Y1_N10
\Inst_top_level|Mux5~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|Mux5~0_combout\ = (\Inst_top_level|INST_StateMachine|current_state.PWM_mode~q\) # (\Inst_top_level|INST_StateMachine|current_state.CLOCK_GEN_MODE~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Inst_top_level|INST_StateMachine|current_state.PWM_mode~q\,
	datad => \Inst_top_level|INST_StateMachine|current_state.CLOCK_GEN_MODE~q\,
	combout => \Inst_top_level|Mux5~0_combout\);

-- Location: IOIBUF_X58_Y0_N22
\CLOCK2_50~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_CLOCK2_50,
	o => \CLOCK2_50~input_o\);

-- Location: IOIBUF_X58_Y0_N8
\CLOCK3_50~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_CLOCK3_50,
	o => \CLOCK3_50~input_o\);

-- Location: IOIBUF_X115_Y40_N8
\KEY[0]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_KEY(0),
	o => \KEY[0]~input_o\);

-- Location: IOIBUF_X115_Y53_N15
\KEY[1]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_KEY(1),
	o => \KEY[1]~input_o\);

-- Location: IOIBUF_X115_Y42_N15
\KEY[2]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_KEY(2),
	o => \KEY[2]~input_o\);

-- Location: IOIBUF_X115_Y35_N22
\KEY[3]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_KEY(3),
	o => \KEY[3]~input_o\);

-- Location: IOIBUF_X115_Y17_N1
\SW[0]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_SW(0),
	o => \SW[0]~input_o\);

-- Location: IOIBUF_X115_Y14_N1
\SW[1]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_SW(1),
	o => \SW[1]~input_o\);

-- Location: IOIBUF_X115_Y15_N8
\SW[2]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_SW(2),
	o => \SW[2]~input_o\);

-- Location: IOIBUF_X115_Y13_N8
\SW[3]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_SW(3),
	o => \SW[3]~input_o\);

-- Location: IOIBUF_X115_Y18_N8
\SW[4]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_SW(4),
	o => \SW[4]~input_o\);

-- Location: IOIBUF_X115_Y11_N8
\SW[5]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_SW(5),
	o => \SW[5]~input_o\);

-- Location: IOIBUF_X115_Y10_N1
\SW[6]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_SW(6),
	o => \SW[6]~input_o\);

-- Location: IOIBUF_X115_Y15_N1
\SW[7]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_SW(7),
	o => \SW[7]~input_o\);

-- Location: IOIBUF_X115_Y4_N22
\SW[8]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_SW(8),
	o => \SW[8]~input_o\);

-- Location: IOIBUF_X115_Y16_N8
\SW[9]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_SW(9),
	o => \SW[9]~input_o\);

-- Location: IOIBUF_X115_Y4_N15
\SW[10]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_SW(10),
	o => \SW[10]~input_o\);

-- Location: IOIBUF_X115_Y5_N15
\SW[11]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_SW(11),
	o => \SW[11]~input_o\);

-- Location: IOIBUF_X115_Y7_N15
\SW[12]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_SW(12),
	o => \SW[12]~input_o\);

-- Location: IOIBUF_X115_Y9_N22
\SW[13]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_SW(13),
	o => \SW[13]~input_o\);

-- Location: IOIBUF_X115_Y10_N8
\SW[14]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_SW(14),
	o => \SW[14]~input_o\);

-- Location: IOIBUF_X115_Y6_N15
\SW[15]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_SW(15),
	o => \SW[15]~input_o\);

-- Location: IOIBUF_X115_Y13_N1
\SW[16]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_SW(16),
	o => \SW[16]~input_o\);

-- Location: IOIBUF_X115_Y14_N8
\SW[17]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_SW(17),
	o => \SW[17]~input_o\);

-- Location: IOIBUF_X40_Y73_N1
\UART_RTS~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_UART_RTS,
	o => \UART_RTS~input_o\);

-- Location: IOIBUF_X27_Y73_N8
\UART_RXD~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_UART_RXD,
	o => \UART_RXD~input_o\);

-- Location: IOIBUF_X56_Y0_N1
\IRDA_RXD~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_IRDA_RXD,
	o => \IRDA_RXD~input_o\);

-- Location: IOIBUF_X23_Y73_N22
\FL_FY~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_FL_FY,
	o => \FL_FY~input_o\);

-- Location: IOIBUF_X27_Y73_N15
\OTG_INT[0]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_OTG_INT(0),
	o => \OTG_INT[0]~input_o\);

-- Location: IOIBUF_X3_Y73_N1
\OTG_INT[1]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_OTG_INT(1),
	o => \OTG_INT[1]~input_o\);

-- Location: IOIBUF_X0_Y36_N8
\OTG_DREQ[0]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_OTG_DREQ(0),
	o => \OTG_DREQ[0]~input_o\);

-- Location: IOIBUF_X7_Y73_N22
\OTG_DREQ[1]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_OTG_DREQ(1),
	o => \OTG_DREQ[1]~input_o\);

-- Location: IOIBUF_X49_Y0_N15
\SD_WP_N~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_SD_WP_N,
	o => \SD_WP_N~input_o\);

-- Location: IOIBUF_X81_Y73_N8
\ENET_INT~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_ENET_INT,
	o => \ENET_INT~input_o\);

-- Location: IOIBUF_X0_Y68_N1
\AUD_ADCDAT~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_AUD_ADCDAT,
	o => \AUD_ADCDAT~input_o\);

-- Location: IOIBUF_X56_Y73_N22
\TD_CLK27~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_TD_CLK27,
	o => \TD_CLK27~input_o\);

-- Location: IOIBUF_X11_Y73_N1
\TD_DATA[0]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_TD_DATA(0),
	o => \TD_DATA[0]~input_o\);

-- Location: IOIBUF_X29_Y73_N1
\TD_DATA[1]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_TD_DATA(1),
	o => \TD_DATA[1]~input_o\);

-- Location: IOIBUF_X16_Y73_N15
\TD_DATA[2]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_TD_DATA(2),
	o => \TD_DATA[2]~input_o\);

-- Location: IOIBUF_X16_Y73_N22
\TD_DATA[3]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_TD_DATA(3),
	o => \TD_DATA[3]~input_o\);

-- Location: IOIBUF_X13_Y73_N1
\TD_DATA[4]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_TD_DATA(4),
	o => \TD_DATA[4]~input_o\);

-- Location: IOIBUF_X13_Y73_N15
\TD_DATA[5]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_TD_DATA(5),
	o => \TD_DATA[5]~input_o\);

-- Location: IOIBUF_X13_Y73_N8
\TD_DATA[6]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_TD_DATA(6),
	o => \TD_DATA[6]~input_o\);

-- Location: IOIBUF_X9_Y73_N8
\TD_DATA[7]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_TD_DATA(7),
	o => \TD_DATA[7]~input_o\);

-- Location: IOIBUF_X1_Y73_N15
\TD_HS~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_TD_HS,
	o => \TD_HS~input_o\);

-- Location: IOIBUF_X1_Y73_N8
\TD_VS~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_TD_VS,
	o => \TD_VS~input_o\);

-- Location: IOIBUF_X0_Y13_N1
\DRAM_DQ[0]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => DRAM_DQ(0),
	o => \DRAM_DQ[0]~input_o\);

-- Location: IOIBUF_X0_Y26_N15
\DRAM_DQ[1]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => DRAM_DQ(1),
	o => \DRAM_DQ[1]~input_o\);

-- Location: IOIBUF_X0_Y29_N15
\DRAM_DQ[2]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => DRAM_DQ(2),
	o => \DRAM_DQ[2]~input_o\);

-- Location: IOIBUF_X0_Y25_N15
\DRAM_DQ[3]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => DRAM_DQ(3),
	o => \DRAM_DQ[3]~input_o\);

-- Location: IOIBUF_X0_Y29_N22
\DRAM_DQ[4]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => DRAM_DQ(4),
	o => \DRAM_DQ[4]~input_o\);

-- Location: IOIBUF_X0_Y28_N15
\DRAM_DQ[5]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => DRAM_DQ(5),
	o => \DRAM_DQ[5]~input_o\);

-- Location: IOIBUF_X0_Y28_N22
\DRAM_DQ[6]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => DRAM_DQ(6),
	o => \DRAM_DQ[6]~input_o\);

-- Location: IOIBUF_X0_Y34_N8
\DRAM_DQ[7]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => DRAM_DQ(7),
	o => \DRAM_DQ[7]~input_o\);

-- Location: IOIBUF_X0_Y24_N15
\DRAM_DQ[8]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => DRAM_DQ(8),
	o => \DRAM_DQ[8]~input_o\);

-- Location: IOIBUF_X0_Y24_N8
\DRAM_DQ[9]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => DRAM_DQ(9),
	o => \DRAM_DQ[9]~input_o\);

-- Location: IOIBUF_X0_Y27_N22
\DRAM_DQ[10]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => DRAM_DQ(10),
	o => \DRAM_DQ[10]~input_o\);

-- Location: IOIBUF_X0_Y19_N8
\DRAM_DQ[11]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => DRAM_DQ(11),
	o => \DRAM_DQ[11]~input_o\);

-- Location: IOIBUF_X0_Y27_N15
\DRAM_DQ[12]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => DRAM_DQ(12),
	o => \DRAM_DQ[12]~input_o\);

-- Location: IOIBUF_X0_Y23_N15
\DRAM_DQ[13]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => DRAM_DQ(13),
	o => \DRAM_DQ[13]~input_o\);

-- Location: IOIBUF_X0_Y21_N22
\DRAM_DQ[14]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => DRAM_DQ(14),
	o => \DRAM_DQ[14]~input_o\);

-- Location: IOIBUF_X0_Y24_N22
\DRAM_DQ[15]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => DRAM_DQ(15),
	o => \DRAM_DQ[15]~input_o\);

-- Location: IOIBUF_X0_Y45_N15
\DRAM_DQ[16]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => DRAM_DQ(16),
	o => \DRAM_DQ[16]~input_o\);

-- Location: IOIBUF_X0_Y48_N8
\DRAM_DQ[17]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => DRAM_DQ(17),
	o => \DRAM_DQ[17]~input_o\);

-- Location: IOIBUF_X0_Y43_N15
\DRAM_DQ[18]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => DRAM_DQ(18),
	o => \DRAM_DQ[18]~input_o\);

-- Location: IOIBUF_X0_Y46_N22
\DRAM_DQ[19]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => DRAM_DQ(19),
	o => \DRAM_DQ[19]~input_o\);

-- Location: IOIBUF_X0_Y46_N15
\DRAM_DQ[20]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => DRAM_DQ(20),
	o => \DRAM_DQ[20]~input_o\);

-- Location: IOIBUF_X0_Y52_N22
\DRAM_DQ[21]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => DRAM_DQ(21),
	o => \DRAM_DQ[21]~input_o\);

-- Location: IOIBUF_X0_Y45_N22
\DRAM_DQ[22]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => DRAM_DQ(22),
	o => \DRAM_DQ[22]~input_o\);

-- Location: IOIBUF_X0_Y47_N15
\DRAM_DQ[23]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => DRAM_DQ(23),
	o => \DRAM_DQ[23]~input_o\);

-- Location: IOIBUF_X0_Y24_N1
\DRAM_DQ[24]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => DRAM_DQ(24),
	o => \DRAM_DQ[24]~input_o\);

-- Location: IOIBUF_X0_Y35_N15
\DRAM_DQ[25]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => DRAM_DQ(25),
	o => \DRAM_DQ[25]~input_o\);

-- Location: IOIBUF_X0_Y35_N8
\DRAM_DQ[26]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => DRAM_DQ(26),
	o => \DRAM_DQ[26]~input_o\);

-- Location: IOIBUF_X0_Y35_N1
\DRAM_DQ[27]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => DRAM_DQ(27),
	o => \DRAM_DQ[27]~input_o\);

-- Location: IOIBUF_X0_Y34_N22
\DRAM_DQ[28]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => DRAM_DQ(28),
	o => \DRAM_DQ[28]~input_o\);

-- Location: IOIBUF_X0_Y32_N15
\DRAM_DQ[29]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => DRAM_DQ(29),
	o => \DRAM_DQ[29]~input_o\);

-- Location: IOIBUF_X0_Y34_N15
\DRAM_DQ[30]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => DRAM_DQ(30),
	o => \DRAM_DQ[30]~input_o\);

-- Location: IOIBUF_X0_Y30_N8
\DRAM_DQ[31]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => DRAM_DQ(31),
	o => \DRAM_DQ[31]~input_o\);

-- Location: IOIBUF_X20_Y0_N22
\FL_DQ[0]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => FL_DQ(0),
	o => \FL_DQ[0]~input_o\);

-- Location: IOIBUF_X29_Y0_N15
\FL_DQ[1]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => FL_DQ(1),
	o => \FL_DQ[1]~input_o\);

-- Location: IOIBUF_X31_Y0_N8
\FL_DQ[2]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => FL_DQ(2),
	o => \FL_DQ[2]~input_o\);

-- Location: IOIBUF_X31_Y0_N1
\FL_DQ[3]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => FL_DQ(3),
	o => \FL_DQ[3]~input_o\);

-- Location: IOIBUF_X35_Y0_N15
\FL_DQ[4]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => FL_DQ(4),
	o => \FL_DQ[4]~input_o\);

-- Location: IOIBUF_X40_Y0_N22
\FL_DQ[5]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => FL_DQ(5),
	o => \FL_DQ[5]~input_o\);

-- Location: IOIBUF_X40_Y0_N15
\FL_DQ[6]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => FL_DQ(6),
	o => \FL_DQ[6]~input_o\);

-- Location: IOIBUF_X33_Y0_N1
\FL_DQ[7]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => FL_DQ(7),
	o => \FL_DQ[7]~input_o\);

-- Location: IOIBUF_X5_Y0_N8
\SRAM_DQ[0]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => SRAM_DQ(0),
	o => \SRAM_DQ[0]~input_o\);

-- Location: IOIBUF_X1_Y0_N1
\SRAM_DQ[1]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => SRAM_DQ(1),
	o => \SRAM_DQ[1]~input_o\);

-- Location: IOIBUF_X9_Y0_N22
\SRAM_DQ[2]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => SRAM_DQ(2),
	o => \SRAM_DQ[2]~input_o\);

-- Location: IOIBUF_X9_Y0_N15
\SRAM_DQ[3]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => SRAM_DQ(3),
	o => \SRAM_DQ[3]~input_o\);

-- Location: IOIBUF_X7_Y0_N15
\SRAM_DQ[4]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => SRAM_DQ(4),
	o => \SRAM_DQ[4]~input_o\);

-- Location: IOIBUF_X11_Y0_N22
\SRAM_DQ[5]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => SRAM_DQ(5),
	o => \SRAM_DQ[5]~input_o\);

-- Location: IOIBUF_X11_Y0_N15
\SRAM_DQ[6]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => SRAM_DQ(6),
	o => \SRAM_DQ[6]~input_o\);

-- Location: IOIBUF_X20_Y0_N8
\SRAM_DQ[7]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => SRAM_DQ(7),
	o => \SRAM_DQ[7]~input_o\);

-- Location: IOIBUF_X0_Y21_N15
\SRAM_DQ[8]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => SRAM_DQ(8),
	o => \SRAM_DQ[8]~input_o\);

-- Location: IOIBUF_X0_Y22_N22
\SRAM_DQ[9]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => SRAM_DQ(9),
	o => \SRAM_DQ[9]~input_o\);

-- Location: IOIBUF_X0_Y17_N15
\SRAM_DQ[10]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => SRAM_DQ(10),
	o => \SRAM_DQ[10]~input_o\);

-- Location: IOIBUF_X0_Y16_N15
\SRAM_DQ[11]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => SRAM_DQ(11),
	o => \SRAM_DQ[11]~input_o\);

-- Location: IOIBUF_X0_Y7_N8
\SRAM_DQ[12]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => SRAM_DQ(12),
	o => \SRAM_DQ[12]~input_o\);

-- Location: IOIBUF_X3_Y0_N22
\SRAM_DQ[13]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => SRAM_DQ(13),
	o => \SRAM_DQ[13]~input_o\);

-- Location: IOIBUF_X7_Y0_N22
\SRAM_DQ[14]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => SRAM_DQ(14),
	o => \SRAM_DQ[14]~input_o\);

-- Location: IOIBUF_X3_Y0_N15
\SRAM_DQ[15]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => SRAM_DQ(15),
	o => \SRAM_DQ[15]~input_o\);

-- Location: IOIBUF_X0_Y50_N15
\OTG_DATA[0]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => OTG_DATA(0),
	o => \OTG_DATA[0]~input_o\);

-- Location: IOIBUF_X0_Y53_N1
\OTG_DATA[1]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => OTG_DATA(1),
	o => \OTG_DATA[1]~input_o\);

-- Location: IOIBUF_X0_Y50_N22
\OTG_DATA[2]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => OTG_DATA(2),
	o => \OTG_DATA[2]~input_o\);

-- Location: IOIBUF_X0_Y53_N8
\OTG_DATA[3]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => OTG_DATA(3),
	o => \OTG_DATA[3]~input_o\);

-- Location: IOIBUF_X0_Y57_N15
\OTG_DATA[4]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => OTG_DATA(4),
	o => \OTG_DATA[4]~input_o\);

-- Location: IOIBUF_X0_Y57_N22
\OTG_DATA[5]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => OTG_DATA(5),
	o => \OTG_DATA[5]~input_o\);

-- Location: IOIBUF_X0_Y49_N1
\OTG_DATA[6]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => OTG_DATA(6),
	o => \OTG_DATA[6]~input_o\);

-- Location: IOIBUF_X0_Y64_N1
\OTG_DATA[7]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => OTG_DATA(7),
	o => \OTG_DATA[7]~input_o\);

-- Location: IOIBUF_X0_Y62_N22
\OTG_DATA[8]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => OTG_DATA(8),
	o => \OTG_DATA[8]~input_o\);

-- Location: IOIBUF_X0_Y62_N15
\OTG_DATA[9]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => OTG_DATA(9),
	o => \OTG_DATA[9]~input_o\);

-- Location: IOIBUF_X0_Y55_N15
\OTG_DATA[10]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => OTG_DATA(10),
	o => \OTG_DATA[10]~input_o\);

-- Location: IOIBUF_X0_Y55_N8
\OTG_DATA[11]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => OTG_DATA(11),
	o => \OTG_DATA[11]~input_o\);

-- Location: IOIBUF_X0_Y63_N22
\OTG_DATA[12]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => OTG_DATA(12),
	o => \OTG_DATA[12]~input_o\);

-- Location: IOIBUF_X0_Y59_N15
\OTG_DATA[13]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => OTG_DATA(13),
	o => \OTG_DATA[13]~input_o\);

-- Location: IOIBUF_X0_Y66_N22
\OTG_DATA[14]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => OTG_DATA(14),
	o => \OTG_DATA[14]~input_o\);

-- Location: IOIBUF_X0_Y63_N15
\OTG_DATA[15]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => OTG_DATA(15),
	o => \OTG_DATA[15]~input_o\);

-- Location: IOIBUF_X5_Y73_N22
\OTG_FSPEED~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => OTG_FSPEED,
	o => \OTG_FSPEED~input_o\);

-- Location: IOIBUF_X27_Y73_N22
\OTG_LSPEED~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => OTG_LSPEED,
	o => \OTG_LSPEED~input_o\);

-- Location: IOIBUF_X0_Y52_N15
\LCD_DATA[0]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => LCD_DATA(0),
	o => \LCD_DATA[0]~input_o\);

-- Location: IOIBUF_X0_Y44_N8
\LCD_DATA[1]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => LCD_DATA(1),
	o => \LCD_DATA[1]~input_o\);

-- Location: IOIBUF_X0_Y44_N1
\LCD_DATA[2]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => LCD_DATA(2),
	o => \LCD_DATA[2]~input_o\);

-- Location: IOIBUF_X0_Y49_N8
\LCD_DATA[3]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => LCD_DATA(3),
	o => \LCD_DATA[3]~input_o\);

-- Location: IOIBUF_X0_Y54_N8
\LCD_DATA[4]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => LCD_DATA(4),
	o => \LCD_DATA[4]~input_o\);

-- Location: IOIBUF_X0_Y55_N22
\LCD_DATA[5]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => LCD_DATA(5),
	o => \LCD_DATA[5]~input_o\);

-- Location: IOIBUF_X0_Y51_N15
\LCD_DATA[6]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => LCD_DATA(6),
	o => \LCD_DATA[6]~input_o\);

-- Location: IOIBUF_X0_Y47_N1
\LCD_DATA[7]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => LCD_DATA(7),
	o => \LCD_DATA[7]~input_o\);

-- Location: IOIBUF_X49_Y0_N22
\SD_DAT[0]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => SD_DAT(0),
	o => \SD_DAT[0]~input_o\);

-- Location: IOIBUF_X42_Y0_N15
\SD_DAT[1]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => SD_DAT(1),
	o => \SD_DAT[1]~input_o\);

-- Location: IOIBUF_X54_Y0_N15
\SD_DAT[2]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => SD_DAT(2),
	o => \SD_DAT[2]~input_o\);

-- Location: IOIBUF_X56_Y0_N22
\SD_DAT[3]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => SD_DAT(3),
	o => \SD_DAT[3]~input_o\);

-- Location: IOIBUF_X56_Y0_N15
\SD_CMD~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => SD_CMD,
	o => \SD_CMD~input_o\);

-- Location: IOIBUF_X42_Y0_N22
\SD_CLK~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => SD_CLK,
	o => \SD_CLK~input_o\);

-- Location: IOIBUF_X18_Y73_N22
\I2C_SDAT~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => I2C_SDAT,
	o => \I2C_SDAT~input_o\);

-- Location: IOIBUF_X0_Y59_N22
\PS2_DAT~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => PS2_DAT,
	o => \PS2_DAT~input_o\);

-- Location: IOIBUF_X0_Y67_N15
\PS2_CLK~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => PS2_CLK,
	o => \PS2_CLK~input_o\);

-- Location: IOIBUF_X0_Y65_N15
\PS2_DAT2~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => PS2_DAT2,
	o => \PS2_DAT2~input_o\);

-- Location: IOIBUF_X0_Y67_N22
\PS2_CLK2~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => PS2_CLK2,
	o => \PS2_CLK2~input_o\);

-- Location: IOIBUF_X102_Y73_N8
\ENET_DATA[0]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ENET_DATA(0),
	o => \ENET_DATA[0]~input_o\);

-- Location: IOIBUF_X115_Y61_N22
\ENET_DATA[1]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ENET_DATA(1),
	o => \ENET_DATA[1]~input_o\);

-- Location: IOIBUF_X115_Y59_N22
\ENET_DATA[2]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ENET_DATA(2),
	o => \ENET_DATA[2]~input_o\);

-- Location: IOIBUF_X58_Y73_N15
\ENET_DATA[3]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ENET_DATA(3),
	o => \ENET_DATA[3]~input_o\);

-- Location: IOIBUF_X115_Y34_N22
\ENET_DATA[4]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ENET_DATA(4),
	o => \ENET_DATA[4]~input_o\);

-- Location: IOIBUF_X115_Y63_N8
\ENET_DATA[5]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ENET_DATA(5),
	o => \ENET_DATA[5]~input_o\);

-- Location: IOIBUF_X115_Y8_N15
\ENET_DATA[6]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ENET_DATA(6),
	o => \ENET_DATA[6]~input_o\);

-- Location: IOIBUF_X87_Y73_N1
\ENET_DATA[7]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ENET_DATA(7),
	o => \ENET_DATA[7]~input_o\);

-- Location: IOIBUF_X62_Y73_N22
\ENET_DATA[8]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ENET_DATA(8),
	o => \ENET_DATA[8]~input_o\);

-- Location: IOIBUF_X115_Y64_N8
\ENET_DATA[9]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ENET_DATA(9),
	o => \ENET_DATA[9]~input_o\);

-- Location: IOIBUF_X62_Y73_N15
\ENET_DATA[10]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ENET_DATA(10),
	o => \ENET_DATA[10]~input_o\);

-- Location: IOIBUF_X115_Y12_N1
\ENET_DATA[11]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ENET_DATA(11),
	o => \ENET_DATA[11]~input_o\);

-- Location: IOIBUF_X115_Y26_N22
\ENET_DATA[12]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ENET_DATA(12),
	o => \ENET_DATA[12]~input_o\);

-- Location: IOIBUF_X98_Y73_N22
\ENET_DATA[13]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ENET_DATA(13),
	o => \ENET_DATA[13]~input_o\);

-- Location: IOIBUF_X115_Y31_N8
\ENET_DATA[14]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ENET_DATA(14),
	o => \ENET_DATA[14]~input_o\);

-- Location: IOIBUF_X113_Y73_N1
\ENET_DATA[15]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ENET_DATA(15),
	o => \ENET_DATA[15]~input_o\);

-- Location: IOIBUF_X0_Y69_N8
\AUD_ADCLRCK~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => AUD_ADCLRCK,
	o => \AUD_ADCLRCK~input_o\);

-- Location: IOIBUF_X0_Y66_N15
\AUD_DACLRCK~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => AUD_DACLRCK,
	o => \AUD_DACLRCK~input_o\);

-- Location: IOIBUF_X0_Y60_N15
\AUD_BCLK~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => AUD_BCLK,
	o => \AUD_BCLK~input_o\);

-- Location: IOIBUF_X96_Y0_N15
\GPIO[5]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => GPIO(5),
	o => \GPIO[5]~input_o\);

-- Location: IOIBUF_X102_Y0_N15
\GPIO[6]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => GPIO(6),
	o => \GPIO[6]~input_o\);

-- Location: IOIBUF_X65_Y0_N22
\GPIO[7]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => GPIO(7),
	o => \GPIO[7]~input_o\);

-- Location: IOIBUF_X60_Y0_N15
\GPIO[8]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => GPIO(8),
	o => \GPIO[8]~input_o\);

-- Location: IOIBUF_X60_Y0_N8
\GPIO[9]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => GPIO(9),
	o => \GPIO[9]~input_o\);

-- Location: IOIBUF_X94_Y0_N8
\GPIO[10]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => GPIO(10),
	o => \GPIO[10]~input_o\);

-- Location: IOIBUF_X65_Y0_N15
\GPIO[11]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => GPIO(11),
	o => \GPIO[11]~input_o\);

-- Location: IOIBUF_X94_Y0_N1
\GPIO[12]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => GPIO(12),
	o => \GPIO[12]~input_o\);

-- Location: IOIBUF_X60_Y0_N1
\GPIO[13]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => GPIO(13),
	o => \GPIO[13]~input_o\);

-- Location: IOIBUF_X83_Y0_N8
\GPIO[14]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => GPIO(14),
	o => \GPIO[14]~input_o\);

-- Location: IOIBUF_X85_Y0_N1
\GPIO[15]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => GPIO(15),
	o => \GPIO[15]~input_o\);

-- Location: IOIBUF_X83_Y0_N1
\GPIO[16]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => GPIO(16),
	o => \GPIO[16]~input_o\);

-- Location: IOIBUF_X109_Y0_N1
\GPIO[17]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => GPIO(17),
	o => \GPIO[17]~input_o\);

-- Location: IOIBUF_X96_Y0_N8
\GPIO[18]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => GPIO(18),
	o => \GPIO[18]~input_o\);

-- Location: IOIBUF_X87_Y0_N22
\GPIO[19]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => GPIO(19),
	o => \GPIO[19]~input_o\);

-- Location: IOIBUF_X96_Y0_N1
\GPIO[20]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => GPIO(20),
	o => \GPIO[20]~input_o\);

-- Location: IOIBUF_X111_Y0_N8
\GPIO[21]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => GPIO(21),
	o => \GPIO[21]~input_o\);

-- Location: IOIBUF_X91_Y0_N22
\GPIO[22]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => GPIO(22),
	o => \GPIO[22]~input_o\);

-- Location: IOIBUF_X100_Y0_N22
\GPIO[23]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => GPIO(23),
	o => \GPIO[23]~input_o\);

-- Location: IOIBUF_X91_Y0_N15
\GPIO[24]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => GPIO(24),
	o => \GPIO[24]~input_o\);

-- Location: IOIBUF_X89_Y0_N8
\GPIO[25]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => GPIO(25),
	o => \GPIO[25]~input_o\);

-- Location: IOIBUF_X79_Y0_N8
\GPIO[26]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => GPIO(26),
	o => \GPIO[26]~input_o\);

-- Location: IOIBUF_X81_Y0_N22
\GPIO[31]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => GPIO(31),
	o => \GPIO[31]~input_o\);

-- Location: IOIBUF_X60_Y0_N22
\GPIO[1]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => GPIO(1),
	o => \GPIO[1]~input_o\);

-- Location: IOIBUF_X100_Y0_N15
\GPIO[27]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => GPIO(27),
	o => \GPIO[27]~input_o\);

-- Location: IOIBUF_X79_Y0_N1
\GPIO[28]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => GPIO(28),
	o => \GPIO[28]~input_o\);

-- Location: IOIBUF_X89_Y0_N1
\GPIO[29]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => GPIO(29),
	o => \GPIO[29]~input_o\);

-- Location: IOIBUF_X85_Y0_N22
\GPIO[30]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => GPIO(30),
	o => \GPIO[30]~input_o\);

-- Location: IOIBUF_X85_Y0_N15
\GPIO[32]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => GPIO(32),
	o => \GPIO[32]~input_o\);

-- Location: IOIBUF_X81_Y0_N15
\GPIO[34]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => GPIO(34),
	o => \GPIO[34]~input_o\);

ww_HEX0(0) <= \HEX0[0]~output_o\;

ww_HEX0(1) <= \HEX0[1]~output_o\;

ww_HEX0(2) <= \HEX0[2]~output_o\;

ww_HEX0(3) <= \HEX0[3]~output_o\;

ww_HEX0(4) <= \HEX0[4]~output_o\;

ww_HEX0(5) <= \HEX0[5]~output_o\;

ww_HEX0(6) <= \HEX0[6]~output_o\;

ww_HEX1(0) <= \HEX1[0]~output_o\;

ww_HEX1(1) <= \HEX1[1]~output_o\;

ww_HEX1(2) <= \HEX1[2]~output_o\;

ww_HEX1(3) <= \HEX1[3]~output_o\;

ww_HEX1(4) <= \HEX1[4]~output_o\;

ww_HEX1(5) <= \HEX1[5]~output_o\;

ww_HEX1(6) <= \HEX1[6]~output_o\;

ww_HEX2(0) <= \HEX2[0]~output_o\;

ww_HEX2(1) <= \HEX2[1]~output_o\;

ww_HEX2(2) <= \HEX2[2]~output_o\;

ww_HEX2(3) <= \HEX2[3]~output_o\;

ww_HEX2(4) <= \HEX2[4]~output_o\;

ww_HEX2(5) <= \HEX2[5]~output_o\;

ww_HEX2(6) <= \HEX2[6]~output_o\;

ww_HEX3(0) <= \HEX3[0]~output_o\;

ww_HEX3(1) <= \HEX3[1]~output_o\;

ww_HEX3(2) <= \HEX3[2]~output_o\;

ww_HEX3(3) <= \HEX3[3]~output_o\;

ww_HEX3(4) <= \HEX3[4]~output_o\;

ww_HEX3(5) <= \HEX3[5]~output_o\;

ww_HEX3(6) <= \HEX3[6]~output_o\;

ww_HEX4(0) <= \HEX4[0]~output_o\;

ww_HEX4(1) <= \HEX4[1]~output_o\;

ww_HEX4(2) <= \HEX4[2]~output_o\;

ww_HEX4(3) <= \HEX4[3]~output_o\;

ww_HEX4(4) <= \HEX4[4]~output_o\;

ww_HEX4(5) <= \HEX4[5]~output_o\;

ww_HEX4(6) <= \HEX4[6]~output_o\;

ww_HEX5(0) <= \HEX5[0]~output_o\;

ww_HEX5(1) <= \HEX5[1]~output_o\;

ww_HEX5(2) <= \HEX5[2]~output_o\;

ww_HEX5(3) <= \HEX5[3]~output_o\;

ww_HEX5(4) <= \HEX5[4]~output_o\;

ww_HEX5(5) <= \HEX5[5]~output_o\;

ww_HEX5(6) <= \HEX5[6]~output_o\;

ww_HEX6(0) <= \HEX6[0]~output_o\;

ww_HEX6(1) <= \HEX6[1]~output_o\;

ww_HEX6(2) <= \HEX6[2]~output_o\;

ww_HEX6(3) <= \HEX6[3]~output_o\;

ww_HEX6(4) <= \HEX6[4]~output_o\;

ww_HEX6(5) <= \HEX6[5]~output_o\;

ww_HEX6(6) <= \HEX6[6]~output_o\;

ww_HEX7(0) <= \HEX7[0]~output_o\;

ww_HEX7(1) <= \HEX7[1]~output_o\;

ww_HEX7(2) <= \HEX7[2]~output_o\;

ww_HEX7(3) <= \HEX7[3]~output_o\;

ww_HEX7(4) <= \HEX7[4]~output_o\;

ww_HEX7(5) <= \HEX7[5]~output_o\;

ww_HEX7(6) <= \HEX7[6]~output_o\;

ww_LEDG(0) <= \LEDG[0]~output_o\;

ww_LEDG(1) <= \LEDG[1]~output_o\;

ww_LEDG(2) <= \LEDG[2]~output_o\;

ww_LEDG(3) <= \LEDG[3]~output_o\;

ww_LEDG(4) <= \LEDG[4]~output_o\;

ww_LEDG(5) <= \LEDG[5]~output_o\;

ww_LEDG(6) <= \LEDG[6]~output_o\;

ww_LEDG(7) <= \LEDG[7]~output_o\;

ww_LEDG(8) <= \LEDG[8]~output_o\;

ww_LEDR(0) <= \LEDR[0]~output_o\;

ww_LEDR(1) <= \LEDR[1]~output_o\;

ww_LEDR(2) <= \LEDR[2]~output_o\;

ww_LEDR(3) <= \LEDR[3]~output_o\;

ww_LEDR(4) <= \LEDR[4]~output_o\;

ww_LEDR(5) <= \LEDR[5]~output_o\;

ww_LEDR(6) <= \LEDR[6]~output_o\;

ww_LEDR(7) <= \LEDR[7]~output_o\;

ww_LEDR(8) <= \LEDR[8]~output_o\;

ww_LEDR(9) <= \LEDR[9]~output_o\;

ww_LEDR(10) <= \LEDR[10]~output_o\;

ww_LEDR(11) <= \LEDR[11]~output_o\;

ww_LEDR(12) <= \LEDR[12]~output_o\;

ww_LEDR(13) <= \LEDR[13]~output_o\;

ww_LEDR(14) <= \LEDR[14]~output_o\;

ww_LEDR(15) <= \LEDR[15]~output_o\;

ww_LEDR(16) <= \LEDR[16]~output_o\;

ww_LEDR(17) <= \LEDR[17]~output_o\;

ww_UART_CTS <= \UART_CTS~output_o\;

ww_UART_TXD <= \UART_TXD~output_o\;

ww_IRDA_TXD <= \IRDA_TXD~output_o\;

ww_DRAM_ADDR(0) <= \DRAM_ADDR[0]~output_o\;

ww_DRAM_ADDR(1) <= \DRAM_ADDR[1]~output_o\;

ww_DRAM_ADDR(2) <= \DRAM_ADDR[2]~output_o\;

ww_DRAM_ADDR(3) <= \DRAM_ADDR[3]~output_o\;

ww_DRAM_ADDR(4) <= \DRAM_ADDR[4]~output_o\;

ww_DRAM_ADDR(5) <= \DRAM_ADDR[5]~output_o\;

ww_DRAM_ADDR(6) <= \DRAM_ADDR[6]~output_o\;

ww_DRAM_ADDR(7) <= \DRAM_ADDR[7]~output_o\;

ww_DRAM_ADDR(8) <= \DRAM_ADDR[8]~output_o\;

ww_DRAM_ADDR(9) <= \DRAM_ADDR[9]~output_o\;

ww_DRAM_ADDR(10) <= \DRAM_ADDR[10]~output_o\;

ww_DRAM_ADDR(11) <= \DRAM_ADDR[11]~output_o\;

ww_DRAM_ADDR(12) <= \DRAM_ADDR[12]~output_o\;

ww_DRAM_DQM(0) <= \DRAM_DQM[0]~output_o\;

ww_DRAM_DQM(1) <= \DRAM_DQM[1]~output_o\;

ww_DRAM_DQM(2) <= \DRAM_DQM[2]~output_o\;

ww_DRAM_DQM(3) <= \DRAM_DQM[3]~output_o\;

ww_DRAM_WE_N <= \DRAM_WE_N~output_o\;

ww_DRAM_CAS_N <= \DRAM_CAS_N~output_o\;

ww_DRAM_RAS_N <= \DRAM_RAS_N~output_o\;

ww_DRAM_CS_N <= \DRAM_CS_N~output_o\;

ww_DRAM_BA(0) <= \DRAM_BA[0]~output_o\;

ww_DRAM_BA(1) <= \DRAM_BA[1]~output_o\;

ww_DRAM_CLK <= \DRAM_CLK~output_o\;

ww_DRAM_CKE <= \DRAM_CKE~output_o\;

ww_FL_ADDR(0) <= \FL_ADDR[0]~output_o\;

ww_FL_ADDR(1) <= \FL_ADDR[1]~output_o\;

ww_FL_ADDR(2) <= \FL_ADDR[2]~output_o\;

ww_FL_ADDR(3) <= \FL_ADDR[3]~output_o\;

ww_FL_ADDR(4) <= \FL_ADDR[4]~output_o\;

ww_FL_ADDR(5) <= \FL_ADDR[5]~output_o\;

ww_FL_ADDR(6) <= \FL_ADDR[6]~output_o\;

ww_FL_ADDR(7) <= \FL_ADDR[7]~output_o\;

ww_FL_ADDR(8) <= \FL_ADDR[8]~output_o\;

ww_FL_ADDR(9) <= \FL_ADDR[9]~output_o\;

ww_FL_ADDR(10) <= \FL_ADDR[10]~output_o\;

ww_FL_ADDR(11) <= \FL_ADDR[11]~output_o\;

ww_FL_ADDR(12) <= \FL_ADDR[12]~output_o\;

ww_FL_ADDR(13) <= \FL_ADDR[13]~output_o\;

ww_FL_ADDR(14) <= \FL_ADDR[14]~output_o\;

ww_FL_ADDR(15) <= \FL_ADDR[15]~output_o\;

ww_FL_ADDR(16) <= \FL_ADDR[16]~output_o\;

ww_FL_ADDR(17) <= \FL_ADDR[17]~output_o\;

ww_FL_ADDR(18) <= \FL_ADDR[18]~output_o\;

ww_FL_ADDR(19) <= \FL_ADDR[19]~output_o\;

ww_FL_ADDR(20) <= \FL_ADDR[20]~output_o\;

ww_FL_ADDR(21) <= \FL_ADDR[21]~output_o\;

ww_FL_ADDR(22) <= \FL_ADDR[22]~output_o\;

ww_FL_WE_N <= \FL_WE_N~output_o\;

ww_FL_RST_N <= \FL_RST_N~output_o\;

ww_FL_OE_N <= \FL_OE_N~output_o\;

ww_FL_CE_N <= \FL_CE_N~output_o\;

ww_FL_WP_N <= \FL_WP_N~output_o\;

ww_SRAM_ADDR(0) <= \SRAM_ADDR[0]~output_o\;

ww_SRAM_ADDR(1) <= \SRAM_ADDR[1]~output_o\;

ww_SRAM_ADDR(2) <= \SRAM_ADDR[2]~output_o\;

ww_SRAM_ADDR(3) <= \SRAM_ADDR[3]~output_o\;

ww_SRAM_ADDR(4) <= \SRAM_ADDR[4]~output_o\;

ww_SRAM_ADDR(5) <= \SRAM_ADDR[5]~output_o\;

ww_SRAM_ADDR(6) <= \SRAM_ADDR[6]~output_o\;

ww_SRAM_ADDR(7) <= \SRAM_ADDR[7]~output_o\;

ww_SRAM_ADDR(8) <= \SRAM_ADDR[8]~output_o\;

ww_SRAM_ADDR(9) <= \SRAM_ADDR[9]~output_o\;

ww_SRAM_ADDR(10) <= \SRAM_ADDR[10]~output_o\;

ww_SRAM_ADDR(11) <= \SRAM_ADDR[11]~output_o\;

ww_SRAM_ADDR(12) <= \SRAM_ADDR[12]~output_o\;

ww_SRAM_ADDR(13) <= \SRAM_ADDR[13]~output_o\;

ww_SRAM_ADDR(14) <= \SRAM_ADDR[14]~output_o\;

ww_SRAM_ADDR(15) <= \SRAM_ADDR[15]~output_o\;

ww_SRAM_ADDR(16) <= \SRAM_ADDR[16]~output_o\;

ww_SRAM_ADDR(17) <= \SRAM_ADDR[17]~output_o\;

ww_SRAM_ADDR(18) <= \SRAM_ADDR[18]~output_o\;

ww_SRAM_ADDR(19) <= \SRAM_ADDR[19]~output_o\;

ww_SRAM_UB_N <= \SRAM_UB_N~output_o\;

ww_SRAM_LB_N <= \SRAM_LB_N~output_o\;

ww_SRAM_WE_N <= \SRAM_WE_N~output_o\;

ww_SRAM_CE_N <= \SRAM_CE_N~output_o\;

ww_SRAM_OE_N <= \SRAM_OE_N~output_o\;

ww_OTG_ADDR(0) <= \OTG_ADDR[0]~output_o\;

ww_OTG_ADDR(1) <= \OTG_ADDR[1]~output_o\;

ww_OTG_CS_N <= \OTG_CS_N~output_o\;

ww_OTG_RD_N <= \OTG_RD_N~output_o\;

ww_OTG_WR_N <= \OTG_WR_N~output_o\;

ww_OTG_RST_N <= \OTG_RST_N~output_o\;

ww_OTG_DACK_N(0) <= \OTG_DACK_N[0]~output_o\;

ww_OTG_DACK_N(1) <= \OTG_DACK_N[1]~output_o\;

ww_LCD_ON <= \LCD_ON~output_o\;

ww_LCD_BLON <= \LCD_BLON~output_o\;

ww_LCD_RW <= \LCD_RW~output_o\;

ww_LCD_EN <= \LCD_EN~output_o\;

ww_LCD_RS <= \LCD_RS~output_o\;

ww_I2C_SCLK <= \I2C_SCLK~output_o\;

ww_VGA_CLK <= \VGA_CLK~output_o\;

ww_VGA_HS <= \VGA_HS~output_o\;

ww_VGA_VS <= \VGA_VS~output_o\;

ww_VGA_BLANK_N <= \VGA_BLANK_N~output_o\;

ww_VGA_SYNC_N <= \VGA_SYNC_N~output_o\;

ww_VGA_R(0) <= \VGA_R[0]~output_o\;

ww_VGA_R(1) <= \VGA_R[1]~output_o\;

ww_VGA_R(2) <= \VGA_R[2]~output_o\;

ww_VGA_R(3) <= \VGA_R[3]~output_o\;

ww_VGA_R(4) <= \VGA_R[4]~output_o\;

ww_VGA_R(5) <= \VGA_R[5]~output_o\;

ww_VGA_R(6) <= \VGA_R[6]~output_o\;

ww_VGA_R(7) <= \VGA_R[7]~output_o\;

ww_VGA_G(0) <= \VGA_G[0]~output_o\;

ww_VGA_G(1) <= \VGA_G[1]~output_o\;

ww_VGA_G(2) <= \VGA_G[2]~output_o\;

ww_VGA_G(3) <= \VGA_G[3]~output_o\;

ww_VGA_G(4) <= \VGA_G[4]~output_o\;

ww_VGA_G(5) <= \VGA_G[5]~output_o\;

ww_VGA_G(6) <= \VGA_G[6]~output_o\;

ww_VGA_G(7) <= \VGA_G[7]~output_o\;

ww_VGA_B(0) <= \VGA_B[0]~output_o\;

ww_VGA_B(1) <= \VGA_B[1]~output_o\;

ww_VGA_B(2) <= \VGA_B[2]~output_o\;

ww_VGA_B(3) <= \VGA_B[3]~output_o\;

ww_VGA_B(4) <= \VGA_B[4]~output_o\;

ww_VGA_B(5) <= \VGA_B[5]~output_o\;

ww_VGA_B(6) <= \VGA_B[6]~output_o\;

ww_VGA_B(7) <= \VGA_B[7]~output_o\;

ww_ENET_CMD <= \ENET_CMD~output_o\;

ww_ENET_CS_N <= \ENET_CS_N~output_o\;

ww_ENET_WR_N <= \ENET_WR_N~output_o\;

ww_ENET_RD_N <= \ENET_RD_N~output_o\;

ww_ENET_RST_N <= \ENET_RST_N~output_o\;

ww_ENET_CLK <= \ENET_CLK~output_o\;

ww_AUD_DACDAT <= \AUD_DACDAT~output_o\;

ww_AUD_XCK <= \AUD_XCK~output_o\;

ww_TD_RESET_N <= \TD_RESET_N~output_o\;

DRAM_DQ(0) <= \DRAM_DQ[0]~output_o\;

DRAM_DQ(1) <= \DRAM_DQ[1]~output_o\;

DRAM_DQ(2) <= \DRAM_DQ[2]~output_o\;

DRAM_DQ(3) <= \DRAM_DQ[3]~output_o\;

DRAM_DQ(4) <= \DRAM_DQ[4]~output_o\;

DRAM_DQ(5) <= \DRAM_DQ[5]~output_o\;

DRAM_DQ(6) <= \DRAM_DQ[6]~output_o\;

DRAM_DQ(7) <= \DRAM_DQ[7]~output_o\;

DRAM_DQ(8) <= \DRAM_DQ[8]~output_o\;

DRAM_DQ(9) <= \DRAM_DQ[9]~output_o\;

DRAM_DQ(10) <= \DRAM_DQ[10]~output_o\;

DRAM_DQ(11) <= \DRAM_DQ[11]~output_o\;

DRAM_DQ(12) <= \DRAM_DQ[12]~output_o\;

DRAM_DQ(13) <= \DRAM_DQ[13]~output_o\;

DRAM_DQ(14) <= \DRAM_DQ[14]~output_o\;

DRAM_DQ(15) <= \DRAM_DQ[15]~output_o\;

DRAM_DQ(16) <= \DRAM_DQ[16]~output_o\;

DRAM_DQ(17) <= \DRAM_DQ[17]~output_o\;

DRAM_DQ(18) <= \DRAM_DQ[18]~output_o\;

DRAM_DQ(19) <= \DRAM_DQ[19]~output_o\;

DRAM_DQ(20) <= \DRAM_DQ[20]~output_o\;

DRAM_DQ(21) <= \DRAM_DQ[21]~output_o\;

DRAM_DQ(22) <= \DRAM_DQ[22]~output_o\;

DRAM_DQ(23) <= \DRAM_DQ[23]~output_o\;

DRAM_DQ(24) <= \DRAM_DQ[24]~output_o\;

DRAM_DQ(25) <= \DRAM_DQ[25]~output_o\;

DRAM_DQ(26) <= \DRAM_DQ[26]~output_o\;

DRAM_DQ(27) <= \DRAM_DQ[27]~output_o\;

DRAM_DQ(28) <= \DRAM_DQ[28]~output_o\;

DRAM_DQ(29) <= \DRAM_DQ[29]~output_o\;

DRAM_DQ(30) <= \DRAM_DQ[30]~output_o\;

DRAM_DQ(31) <= \DRAM_DQ[31]~output_o\;

FL_DQ(0) <= \FL_DQ[0]~output_o\;

FL_DQ(1) <= \FL_DQ[1]~output_o\;

FL_DQ(2) <= \FL_DQ[2]~output_o\;

FL_DQ(3) <= \FL_DQ[3]~output_o\;

FL_DQ(4) <= \FL_DQ[4]~output_o\;

FL_DQ(5) <= \FL_DQ[5]~output_o\;

FL_DQ(6) <= \FL_DQ[6]~output_o\;

FL_DQ(7) <= \FL_DQ[7]~output_o\;

SRAM_DQ(0) <= \SRAM_DQ[0]~output_o\;

SRAM_DQ(1) <= \SRAM_DQ[1]~output_o\;

SRAM_DQ(2) <= \SRAM_DQ[2]~output_o\;

SRAM_DQ(3) <= \SRAM_DQ[3]~output_o\;

SRAM_DQ(4) <= \SRAM_DQ[4]~output_o\;

SRAM_DQ(5) <= \SRAM_DQ[5]~output_o\;

SRAM_DQ(6) <= \SRAM_DQ[6]~output_o\;

SRAM_DQ(7) <= \SRAM_DQ[7]~output_o\;

SRAM_DQ(8) <= \SRAM_DQ[8]~output_o\;

SRAM_DQ(9) <= \SRAM_DQ[9]~output_o\;

SRAM_DQ(10) <= \SRAM_DQ[10]~output_o\;

SRAM_DQ(11) <= \SRAM_DQ[11]~output_o\;

SRAM_DQ(12) <= \SRAM_DQ[12]~output_o\;

SRAM_DQ(13) <= \SRAM_DQ[13]~output_o\;

SRAM_DQ(14) <= \SRAM_DQ[14]~output_o\;

SRAM_DQ(15) <= \SRAM_DQ[15]~output_o\;

OTG_DATA(0) <= \OTG_DATA[0]~output_o\;

OTG_DATA(1) <= \OTG_DATA[1]~output_o\;

OTG_DATA(2) <= \OTG_DATA[2]~output_o\;

OTG_DATA(3) <= \OTG_DATA[3]~output_o\;

OTG_DATA(4) <= \OTG_DATA[4]~output_o\;

OTG_DATA(5) <= \OTG_DATA[5]~output_o\;

OTG_DATA(6) <= \OTG_DATA[6]~output_o\;

OTG_DATA(7) <= \OTG_DATA[7]~output_o\;

OTG_DATA(8) <= \OTG_DATA[8]~output_o\;

OTG_DATA(9) <= \OTG_DATA[9]~output_o\;

OTG_DATA(10) <= \OTG_DATA[10]~output_o\;

OTG_DATA(11) <= \OTG_DATA[11]~output_o\;

OTG_DATA(12) <= \OTG_DATA[12]~output_o\;

OTG_DATA(13) <= \OTG_DATA[13]~output_o\;

OTG_DATA(14) <= \OTG_DATA[14]~output_o\;

OTG_DATA(15) <= \OTG_DATA[15]~output_o\;

OTG_FSPEED <= \OTG_FSPEED~output_o\;

OTG_LSPEED <= \OTG_LSPEED~output_o\;

LCD_DATA(0) <= \LCD_DATA[0]~output_o\;

LCD_DATA(1) <= \LCD_DATA[1]~output_o\;

LCD_DATA(2) <= \LCD_DATA[2]~output_o\;

LCD_DATA(3) <= \LCD_DATA[3]~output_o\;

LCD_DATA(4) <= \LCD_DATA[4]~output_o\;

LCD_DATA(5) <= \LCD_DATA[5]~output_o\;

LCD_DATA(6) <= \LCD_DATA[6]~output_o\;

LCD_DATA(7) <= \LCD_DATA[7]~output_o\;

SD_DAT(0) <= \SD_DAT[0]~output_o\;

SD_DAT(1) <= \SD_DAT[1]~output_o\;

SD_DAT(2) <= \SD_DAT[2]~output_o\;

SD_DAT(3) <= \SD_DAT[3]~output_o\;

SD_CMD <= \SD_CMD~output_o\;

SD_CLK <= \SD_CLK~output_o\;

I2C_SDAT <= \I2C_SDAT~output_o\;

PS2_DAT <= \PS2_DAT~output_o\;

PS2_CLK <= \PS2_CLK~output_o\;

PS2_DAT2 <= \PS2_DAT2~output_o\;

PS2_CLK2 <= \PS2_CLK2~output_o\;

ENET_DATA(0) <= \ENET_DATA[0]~output_o\;

ENET_DATA(1) <= \ENET_DATA[1]~output_o\;

ENET_DATA(2) <= \ENET_DATA[2]~output_o\;

ENET_DATA(3) <= \ENET_DATA[3]~output_o\;

ENET_DATA(4) <= \ENET_DATA[4]~output_o\;

ENET_DATA(5) <= \ENET_DATA[5]~output_o\;

ENET_DATA(6) <= \ENET_DATA[6]~output_o\;

ENET_DATA(7) <= \ENET_DATA[7]~output_o\;

ENET_DATA(8) <= \ENET_DATA[8]~output_o\;

ENET_DATA(9) <= \ENET_DATA[9]~output_o\;

ENET_DATA(10) <= \ENET_DATA[10]~output_o\;

ENET_DATA(11) <= \ENET_DATA[11]~output_o\;

ENET_DATA(12) <= \ENET_DATA[12]~output_o\;

ENET_DATA(13) <= \ENET_DATA[13]~output_o\;

ENET_DATA(14) <= \ENET_DATA[14]~output_o\;

ENET_DATA(15) <= \ENET_DATA[15]~output_o\;

AUD_ADCLRCK <= \AUD_ADCLRCK~output_o\;

AUD_DACLRCK <= \AUD_DACLRCK~output_o\;

AUD_BCLK <= \AUD_BCLK~output_o\;

GPIO(5) <= \GPIO[5]~output_o\;

GPIO(6) <= \GPIO[6]~output_o\;

GPIO(7) <= \GPIO[7]~output_o\;

GPIO(8) <= \GPIO[8]~output_o\;

GPIO(9) <= \GPIO[9]~output_o\;

GPIO(10) <= \GPIO[10]~output_o\;

GPIO(11) <= \GPIO[11]~output_o\;

GPIO(12) <= \GPIO[12]~output_o\;

GPIO(13) <= \GPIO[13]~output_o\;

GPIO(14) <= \GPIO[14]~output_o\;

GPIO(15) <= \GPIO[15]~output_o\;

GPIO(16) <= \GPIO[16]~output_o\;

GPIO(17) <= \GPIO[17]~output_o\;

GPIO(18) <= \GPIO[18]~output_o\;

GPIO(19) <= \GPIO[19]~output_o\;

GPIO(20) <= \GPIO[20]~output_o\;

GPIO(21) <= \GPIO[21]~output_o\;

GPIO(22) <= \GPIO[22]~output_o\;

GPIO(23) <= \GPIO[23]~output_o\;

GPIO(24) <= \GPIO[24]~output_o\;

GPIO(25) <= \GPIO[25]~output_o\;

GPIO(26) <= \GPIO[26]~output_o\;

GPIO(31) <= \GPIO[31]~output_o\;

GPIO(0) <= \GPIO[0]~output_o\;

GPIO(1) <= \GPIO[1]~output_o\;

GPIO(2) <= \GPIO[2]~output_o\;

GPIO(3) <= \GPIO[3]~output_o\;

GPIO(4) <= \GPIO[4]~output_o\;

GPIO(27) <= \GPIO[27]~output_o\;

GPIO(28) <= \GPIO[28]~output_o\;

GPIO(29) <= \GPIO[29]~output_o\;

GPIO(30) <= \GPIO[30]~output_o\;

GPIO(32) <= \GPIO[32]~output_o\;

GPIO(33) <= \GPIO[33]~output_o\;

GPIO(34) <= \GPIO[34]~output_o\;

GPIO(35) <= \GPIO[35]~output_o\;
END structure;


