module 32x1 mux_32 (in, read, out);
	input logic [4:0] read;
	input logic [31:0] in;
	output logic out;
	
	genvar i = 0;
	
	generate
		for(i=0; i<31; i++) begin : eachOutput
			assign out = in[i];
		end
	endgenerate
	
	