{
   guistr: "# # String gsaved with Nlview 6.5.12  2016-01-29 bk=1.3547 VDI=39 GEI=35 GUI=JA:1.6
#  -string -flagsOSRD
preplace port CLK_IN_D -pg 1 -y 380 -defaultsOSRD
preplace port sys_rst_n -pg 1 -y 440 -defaultsOSRD
preplace port reset -pg 1 -y 80 -defaultsOSRD
preplace port pcie_7x_mgt -pg 1 -y 370 -defaultsOSRD
preplace portBus led_o -pg 1 -y 40 -defaultsOSRD
preplace inst pcie_axi_lite_v1_0_0 -pg 1 -lvl 3 -y 700 -defaultsOSRD
preplace inst pcie_7x_0 -pg 1 -lvl 2 -y 730 -defaultsOSRD
preplace inst axi_bram_ctrl_0_bram -pg 1 -lvl 5 -y 630 -defaultsOSRD
preplace inst proc_sys_reset_0 -pg 1 -lvl 2 -y 300 -defaultsOSRD
preplace inst simple_counter_0 -pg 1 -lvl 5 -y 30 -defaultsOSRD
preplace inst ila_3 -pg 1 -lvl 2 -y 1430 -defaultsOSRD
preplace inst axi_bram_ctrl_0 -pg 1 -lvl 4 -y 650 -defaultsOSRD
preplace inst ila_4 -pg 1 -lvl 4 -y 1050 -defaultsOSRD
preplace inst util_ds_buf_0 -pg 1 -lvl 1 -y 370 -defaultsOSRD
preplace netloc pcie_axi_lite_v1_0_0_M_AXI 1 3 1 N
preplace netloc axi_bram_ctrl_0_s_axi_arready 1 3 1 850
preplace netloc pcie_7x_0_pl_sel_lnk_rate 1 1 1 -360
preplace netloc pcie_axi_lite_v1_0_0_M_AXI_ARADDR 1 3 1 960
preplace netloc pcie_axi_lite_v1_0_0_M_AXI_RREADY 1 3 1 980
preplace netloc axi_bram_ctrl_0_s_axi_wready 1 3 1 910
preplace netloc pcie_7x_0_m_axis_rx_tkeep 1 2 1 240
preplace netloc pcie_axi_lite_v1_0_0_M_AXI_WVALID 1 3 1 830
preplace netloc axi_bram_ctrl_0_s_axi_rdata 1 3 1 930
preplace netloc pcie_7x_0_m_axis_rx_tdata 1 2 1 210
preplace netloc axi_bram_ctrl_0_BRAM_PORTA 1 4 1 NJ
preplace netloc pcie_7x_0_pl_initial_link_width 1 1 1 -380
preplace netloc pcie_axi_lite_v1_0_0_M_AXI_WSTRB 1 3 1 870
preplace netloc pcie_axi_lite_v1_0_0_M_AXI_WDATA 1 3 1 940
preplace netloc pcie_axi_lite_v1_0_0_m_axis_tx_tuser 1 1 3 -290 400 NJ 400 790
preplace netloc pcie_7x_0_user_app_rdy 1 1 2 -300 920 190
preplace netloc CLK_IN_D_1 1 0 1 -710
preplace netloc pcie_7x_0_pcie_7x_mgt 1 2 4 260 370 NJ 370 NJ 370 NJ
preplace netloc axi_bram_ctrl_0_BRAM_PORTB 1 4 1 NJ
preplace netloc sys_rst_n_1 1 0 2 NJ 440 -430
preplace netloc pcie_7x_0_user_reset_out 1 1 2 -320 510 190
preplace netloc pcie_axi_lite_v1_0_0_M_AXI_AWADDR 1 3 1 950
preplace netloc axi_bram_ctrl_0_s_axi_awready 1 3 1 880
preplace netloc pcie_7x_0_m_axis_rx_tuser 1 2 1 270
preplace netloc pcie_axi_lite_v1_0_0_m_axis_tx 1 1 3 -280 210 NJ 210 770
preplace netloc pcie_7x_0_m_axis_rx_tvalid 1 1 2 -400 520 200
preplace netloc simple_counter_0_led_o 1 5 1 NJ
preplace netloc util_ds_buf_0_IBUF_OUT 1 1 1 -420
preplace netloc axi_bram_ctrl_0_s_axi_rvalid 1 3 1 860
preplace netloc axi_bram_ctrl_0_s_axi_bresp 1 3 1 N
preplace netloc pcie_7x_0_m_axis_rx 1 2 1 210
preplace netloc proc_sys_reset_0_peripheral_reset 1 2 3 190 20 NJ 20 NJ
preplace netloc pcie_axi_lite_v1_0_0_M_AXI_ARVALID 1 3 1 890
preplace netloc pcie_axi_lite_v1_0_0_m_axis_tx_tlast 1 1 3 -340 200 NJ 200 800
preplace netloc pcie_7x_0_user_lnk_up 1 1 2 -290 930 270
preplace netloc pcie_7x_0_pl_sel_lnk_width 1 1 1 -350
preplace netloc pcie_axi_lite_v1_0_0_m_axis_tx_tkeep 1 1 3 -350 190 NJ 190 810
preplace netloc pcie_axi_lite_v1_0_0_s_axis_rx_tready 1 1 2 -370 540 220
preplace netloc pcie_7x_0_m_axis_rx_tlast 1 2 1 270
preplace netloc pcie_7x_0_pl_ltssm_state 1 1 1 -340
preplace netloc pcie_axi_lite_v1_0_0_M_AXI_BREADY 1 3 1 920
preplace netloc axi_bram_ctrl_0_s_axi_bvalid 1 3 1 970
preplace netloc pcie_axi_lite_v1_0_0_m_axis_tx_tvalid 1 1 3 -390 410 NJ 410 780
preplace netloc pcie_axi_lite_v1_0_0_m_axis_tx_tdata 1 1 3 -360 170 NJ 170 820
preplace netloc reset_1 1 0 2 NJ 80 -410
preplace netloc axi_bram_ctrl_0_s_axi_rresp 1 3 1 900
preplace netloc pcie_axi_lite_v1_0_0_M_AXI_AWVALID 1 3 1 840
preplace netloc pcie_7x_0_s_axis_tx_tready 1 1 3 -310 1000 NJ 1000 770
preplace netloc rst_clk_wiz_100M_peripheral_aresetn 1 1 3 -280 990 250 990 NJ
preplace netloc clk_wiz_clk_out1 1 1 4 -330 390 230 390 NJ 40 NJ
levelinfo -pg 1 -730 -570 -10 580 1170 1450 1580 -top -50 -bot 1690
",
}
{
   da_axi4_cnt: "2",
   da_board_cnt: "1",
   da_bram_cntlr_cnt: "2",
}