EN timingcomponent NULL /home/Mads/Oscilloscope_Project/fpga/SPI_Test/TiminComponent.vhd sub00/vhpl06 1750415084
AR siggendatapath behavioral "/home/Mads/Oscilloscope_Project/fpga/SignalGenerator/Opgivede filer til signalgnerator/SigGenDatapath.vhd" sub00/vhpl13 1750415089
EN siggendatapath NULL "/home/Mads/Oscilloscope_Project/fpga/SignalGenerator/Opgivede filer til signalgnerator/SigGenDatapath.vhd" sub00/vhpl12 1750415088
EN sevenseg5 NULL "/home/Mads/Oscilloscope_Project/fpga/SignalGenerator/Opgivede filer til signalgnerator/SevenSeg5.vhd" sub00/vhpl14 1750415090
AR protokolblok behavioral /home/Mads/Oscilloscope_Project/fpga/SPI_Test/ProtokolBlok.vhd sub00/vhpl03 1750415081
AR sevenseg5 sevenseg_arch "/home/Mads/Oscilloscope_Project/fpga/SignalGenerator/Opgivede filer til signalgnerator/SevenSeg5.vhd" sub00/vhpl15 1750415091
EN skifte_reg_til_parallel NULL /home/Mads/Oscilloscope_Project/fpga/SPI_Test/Skifte_reg_til_Parallel.vhd sub00/vhpl04 1750415082
AR std_2bit_reg behavioral C:/Users/s245946/Oscilloscope_Project/fpga/SignalGenerator/std_2bit_reg.vhd sub00/vhpl21 1750250807
EN siggentop NULL "/home/Mads/Oscilloscope_Project/fpga/SignalGenerator/Opgivede filer til signalgnerator/SigGenTop.vhd" sub00/vhpl18 1750415098
AR std_8bit_reg behavioral /home/Mads/Oscilloscope_Project/fpga/SPI_Test/Register.vhd sub00/vhpl01 1750415073
AR siggentop behavioral "/home/Mads/Oscilloscope_Project/fpga/SignalGenerator/Opgivede filer til signalgnerator/SigGenTop.vhd" sub00/vhpl19 1750415099
EN std_8bit_reg NULL /home/Mads/Oscilloscope_Project/fpga/SPI_Test/Register.vhd sub00/vhpl00 1750415072
EN std_3bit_reg NULL /home/Mads/Oscilloscope_Project/fpga/SignalGenerator/std_2bit_reg.vhd sub00/vhpl28 1750415074
AR timingcomponent behavioral /home/Mads/Oscilloscope_Project/fpga/SPI_Test/TiminComponent.vhd sub00/vhpl07 1750415085
AR siggenspicontrol behavioral /home/Mads/Oscilloscope_Project/fpga/SPI_Test/SigGenSPIControl.vhd sub00/vhpl17 1750415087
AR std_3bit_reg behavioral /home/Mads/Oscilloscope_Project/fpga/SignalGenerator/std_2bit_reg.vhd sub00/vhpl29 1750415075
AR skifte_reg_til_parallel behavioral /home/Mads/Oscilloscope_Project/fpga/SPI_Test/Skifte_reg_til_Parallel.vhd sub00/vhpl05 1750415083
EN siggenspicontrol NULL /home/Mads/Oscilloscope_Project/fpga/SPI_Test/SigGenSPIControl.vhd sub00/vhpl16 1750415086
AR btndb behavioral /home/Mads/Oscilloscope_Project/fpga/SignalGenerator/BTNdb.vhd sub00/vhpl27 1750415097
AR sinuslut sinuslut_a /home/Mads/Oscilloscope_Project/fpga/SignalGenerator/ipcore_dir/SinusLUT.vhd sub00/vhpl09 1750415079
EN std_2bit_reg NULL C:/Users/s245946/Oscilloscope_Project/fpga/SignalGenerator/std_2bit_reg.vhd sub00/vhpl20 1750250806
EN dispmux NULL /home/Mads/Oscilloscope_Project/fpga/SignalGenerator/DispMux.vhd sub00/vhpl24 1750415094
EN divclk NULL "/home/Mads/Oscilloscope_Project/fpga/SignalGenerator/Opgivede filer til signalgnerator/DivClk (1).vhd" sub00/vhpl10 1750415092
EN btndb NULL /home/Mads/Oscilloscope_Project/fpga/SignalGenerator/BTNdb.vhd sub00/vhpl26 1750415096
EN std_1bit_reg NULL /home/Mads/Oscilloscope_Project/fpga/SignalGenerator/std_1bit_reg.vhd sub00/vhpl22 1750415076
EN sinuslut NULL /home/Mads/Oscilloscope_Project/fpga/SignalGenerator/ipcore_dir/SinusLUT.vhd sub00/vhpl08 1750415078
AR std_1bit_reg behavioral /home/Mads/Oscilloscope_Project/fpga/SignalGenerator/std_1bit_reg.vhd sub00/vhpl23 1750415077
AR divclk divclk_arch "/home/Mads/Oscilloscope_Project/fpga/SignalGenerator/Opgivede filer til signalgnerator/DivClk (1).vhd" sub00/vhpl11 1750415093
EN protokolblok NULL /home/Mads/Oscilloscope_Project/fpga/SPI_Test/ProtokolBlok.vhd sub00/vhpl02 1750415080
AR dispmux behavioral /home/Mads/Oscilloscope_Project/fpga/SignalGenerator/DispMux.vhd sub00/vhpl25 1750415095
