INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Joseph/Desktop/Current HW/FPGA HW/Vivado Projects/A5_problem2/A5_problem2.srcs/sim_3/new/bin_division_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'bin_division_tb'
