
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.053398                       # Number of seconds simulated
sim_ticks                                 53398381518                       # Number of ticks simulated
final_tick                                53398381518                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 282072                       # Simulator instruction rate (inst/s)
host_op_rate                                   282072                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               32294049                       # Simulator tick rate (ticks/s)
host_mem_usage                                 693520                       # Number of bytes of host memory used
host_seconds                                  1653.51                       # Real time elapsed on the host
sim_insts                                   466408091                       # Number of instructions simulated
sim_ops                                     466408091                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.bytes_read::cpu00.inst        138752                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu00.data       5756416                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu01.inst         12672                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu01.data       1093888                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu02.inst          1024                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu02.data       1056832                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu03.inst           832                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu03.data       1137984                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu04.inst            64                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu04.data       1102592                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu05.inst           448                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu05.data       1114944                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu06.inst           640                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu06.data       1083584                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu07.inst           384                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu07.data       1172288                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu08.inst           192                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu08.data       1146368                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu09.inst           448                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu09.data       1146112                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu10.inst           192                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu10.data       1100416                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu11.inst           640                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu11.data       1184384                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu12.inst           192                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu12.data       1165056                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu13.inst           192                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu13.data       1163520                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu14.inst           192                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu14.data       1136512                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu15.inst            64                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu15.data       1223680                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           22941504                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu00.inst       138752                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu01.inst        12672                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu02.inst         1024                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu03.inst          832                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu04.inst           64                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu05.inst          448                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu06.inst          640                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu07.inst          384                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu08.inst          192                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu09.inst          448                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu10.inst          192                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu11.inst          640                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu12.inst          192                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu13.inst          192                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu14.inst          192                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu15.inst           64                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        156928                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks     17098944                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        17098944                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::cpu00.inst           2168                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu00.data          89944                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu01.inst            198                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu01.data          17092                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu02.inst             16                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu02.data          16513                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu03.inst             13                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu03.data          17781                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu04.inst              1                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu04.data          17228                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu05.inst              7                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu05.data          17421                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu06.inst             10                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu06.data          16931                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu07.inst              6                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu07.data          18317                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu08.inst              3                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu08.data          17912                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu09.inst              7                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu09.data          17908                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu10.inst              3                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu10.data          17194                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu11.inst             10                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu11.data          18506                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu12.inst              3                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu12.data          18204                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu13.inst              3                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu13.data          18180                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu14.inst              3                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu14.data          17758                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu15.inst              1                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu15.data          19120                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              358461                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks        267171                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             267171                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::cpu00.inst          2598431                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu00.data        107801320                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu01.inst           237311                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu01.data         20485415                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu02.inst            19177                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu02.data         19791461                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu03.inst            15581                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu03.data         21311208                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu04.inst             1199                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu04.data         20648416                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu05.inst             8390                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu05.data         20879734                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu06.inst            11985                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu06.data         20292450                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu07.inst             7191                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu07.data         21953624                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu08.inst             3596                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu08.data         21468216                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu09.inst             8390                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu09.data         21463422                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu10.inst             3596                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu10.data         20607666                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu11.inst            11985                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu11.data         22180148                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu12.inst             3596                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu12.data         21818189                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu13.inst             3596                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu13.data         21789424                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu14.inst             3596                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu14.data         21283641                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu15.inst             1199                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu15.data         22916050                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             429629201                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu00.inst      2598431                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu01.inst       237311                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu02.inst        19177                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu03.inst        15581                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu04.inst         1199                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu05.inst         8390                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu06.inst        11985                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu07.inst         7191                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu08.inst         3596                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu09.inst         8390                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu10.inst         3596                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu11.inst        11985                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu12.inst         3596                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu13.inst         3596                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu14.inst         3596                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu15.inst         1199                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          2938816                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks       320214649                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            320214649                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks       320214649                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu00.inst         2598431                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu00.data       107801320                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu01.inst          237311                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu01.data        20485415                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu02.inst           19177                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu02.data        19791461                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu03.inst           15581                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu03.data        21311208                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu04.inst            1199                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu04.data        20648416                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu05.inst            8390                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu05.data        20879734                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu06.inst           11985                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu06.data        20292450                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu07.inst            7191                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu07.data        21953624                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu08.inst            3596                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu08.data        21468216                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu09.inst            8390                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu09.data        21463422                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu10.inst            3596                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu10.data        20607666                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu11.inst           11985                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu11.data        22180148                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu12.inst            3596                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu12.data        21818189                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu13.inst            3596                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu13.data        21789424                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu14.inst            3596                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu14.data        21283641                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu15.inst            1199                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu15.data        22916050                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            749843850                       # Total bandwidth to/from this memory (bytes/s)
system.cpu00.branchPred.lookups              16413199                       # Number of BP lookups
system.cpu00.branchPred.condPredicted         9954042                       # Number of conditional branches predicted
system.cpu00.branchPred.condIncorrect           22889                       # Number of conditional branches incorrect
system.cpu00.branchPred.BTBLookups           11482888                       # Number of BTB lookups
system.cpu00.branchPred.BTBHits               8321028                       # Number of BTB hits
system.cpu00.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu00.branchPred.BTBHitPct           72.464593                       # BTB Hit Percentage
system.cpu00.branchPred.usedRAS               3224327                       # Number of times the RAS was used to get a target.
system.cpu00.branchPred.RASInCorrect               86                       # Number of incorrect RAS predictions.
system.cpu00.branchPred.indirectLookups        265178                       # Number of indirect predictor lookups.
system.cpu00.branchPred.indirectHits           264289                       # Number of indirect target hits.
system.cpu00.branchPred.indirectMisses            889                       # Number of indirect misses.
system.cpu00.branchPredindirectMispredicted          260                       # Number of mispredicted indirect branches.
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                      1161                       # Clock period in ticks
system.cpu00.dtb.fetch_hits                         0                       # ITB hits
system.cpu00.dtb.fetch_misses                       0                       # ITB misses
system.cpu00.dtb.fetch_acv                          0                       # ITB acv
system.cpu00.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu00.dtb.read_hits                   21246146                       # DTB read hits
system.cpu00.dtb.read_misses                     5618                       # DTB read misses
system.cpu00.dtb.read_acv                           1                       # DTB read access violations
system.cpu00.dtb.read_accesses               21251764                       # DTB read accesses
system.cpu00.dtb.write_hits                   7525752                       # DTB write hits
system.cpu00.dtb.write_misses                    2266                       # DTB write misses
system.cpu00.dtb.write_acv                          0                       # DTB write access violations
system.cpu00.dtb.write_accesses               7528018                       # DTB write accesses
system.cpu00.dtb.data_hits                   28771898                       # DTB hits
system.cpu00.dtb.data_misses                     7884                       # DTB misses
system.cpu00.dtb.data_acv                           1                       # DTB access violations
system.cpu00.dtb.data_accesses               28779782                       # DTB accesses
system.cpu00.itb.fetch_hits                  15827782                       # ITB hits
system.cpu00.itb.fetch_misses                     172                       # ITB misses
system.cpu00.itb.fetch_acv                          0                       # ITB acv
system.cpu00.itb.fetch_accesses              15827954                       # ITB accesses
system.cpu00.itb.read_hits                          0                       # DTB read hits
system.cpu00.itb.read_misses                        0                       # DTB read misses
system.cpu00.itb.read_acv                           0                       # DTB read access violations
system.cpu00.itb.read_accesses                      0                       # DTB read accesses
system.cpu00.itb.write_hits                         0                       # DTB write hits
system.cpu00.itb.write_misses                       0                       # DTB write misses
system.cpu00.itb.write_acv                          0                       # DTB write access violations
system.cpu00.itb.write_accesses                     0                       # DTB write accesses
system.cpu00.itb.data_hits                          0                       # DTB hits
system.cpu00.itb.data_misses                        0                       # DTB misses
system.cpu00.itb.data_acv                           0                       # DTB access violations
system.cpu00.itb.data_accesses                      0                       # DTB accesses
system.cpu00.workload.num_syscalls               5349                       # Number of system calls
system.cpu00.numCycles                       45021197                       # number of cpu cycles simulated
system.cpu00.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu00.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu00.fetch.icacheStallCycles           107652                       # Number of cycles fetch is stalled on an Icache miss
system.cpu00.fetch.Insts                    122361828                       # Number of instructions fetch has processed
system.cpu00.fetch.Branches                  16413199                       # Number of branches that fetch encountered
system.cpu00.fetch.predictedBranches         11809644                       # Number of branches that fetch has predicted taken
system.cpu00.fetch.Cycles                    44644087                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu00.fetch.SquashCycles                 52982                       # Number of cycles fetch has spent squashing
system.cpu00.fetch.MiscStallCycles                190                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu00.fetch.PendingTrapStallCycles         6591                       # Number of stall cycles due to pending traps
system.cpu00.fetch.IcacheWaitRetryStallCycles           43                       # Number of stall cycles due to full MSHR
system.cpu00.fetch.CacheLines                15827782                       # Number of cache lines fetched
system.cpu00.fetch.IcacheSquashes                2562                       # Number of outstanding Icache misses that were squashed
system.cpu00.fetch.rateDist::samples         44785054                       # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::mean            2.732202                       # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::stdev           3.094246                       # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::0               21618428     48.27%     48.27% # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::1                 883776      1.97%     50.24% # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::2                2363137      5.28%     55.52% # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::3                2725489      6.09%     61.61% # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::4                3577716      7.99%     69.60% # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::5                1905376      4.25%     73.85% # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::6                4060882      9.07%     82.92% # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::7                 829725      1.85%     84.77% # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::8                6820525     15.23%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::total           44785054                       # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.branchRate                0.364566                       # Number of branch fetches per cycle
system.cpu00.fetch.rate                      2.717871                       # Number of inst fetches per cycle
system.cpu00.decode.IdleCycles                1158663                       # Number of cycles decode is idle
system.cpu00.decode.BlockedCycles            24449614                       # Number of cycles decode is blocked
system.cpu00.decode.RunCycles                17272030                       # Number of cycles decode is running
system.cpu00.decode.UnblockCycles             1879961                       # Number of cycles decode is unblocking
system.cpu00.decode.SquashCycles                24786                       # Number of cycles decode is squashing
system.cpu00.decode.BranchResolved            2964833                       # Number of times decode resolved a branch
system.cpu00.decode.BranchMispred                1735                       # Number of times decode detected a branch misprediction
system.cpu00.decode.DecodedInsts            122025594                       # Number of instructions handled by decode
system.cpu00.decode.SquashedInsts                7834                       # Number of squashed instructions handled by decode
system.cpu00.rename.SquashCycles                24786                       # Number of cycles rename is squashing
system.cpu00.rename.IdleCycles                2224676                       # Number of cycles rename is idle
system.cpu00.rename.BlockCycles               6014449                       # Number of cycles rename is blocking
system.cpu00.rename.serializeStallCycles     14076968                       # count of cycles rename stalled for serializing inst
system.cpu00.rename.RunCycles                18031808                       # Number of cycles rename is running
system.cpu00.rename.UnblockCycles             4412367                       # Number of cycles rename is unblocking
system.cpu00.rename.RenamedInsts            121862748                       # Number of instructions processed by rename
system.cpu00.rename.ROBFullEvents               74177                       # Number of times rename has blocked due to ROB full
system.cpu00.rename.IQFullEvents              1141707                       # Number of times rename has blocked due to IQ full
system.cpu00.rename.LQFullEvents              1950771                       # Number of times rename has blocked due to LQ full
system.cpu00.rename.SQFullEvents               224147                       # Number of times rename has blocked due to SQ full
system.cpu00.rename.RenamedOperands          94715433                       # Number of destination operands rename has renamed
system.cpu00.rename.RenameLookups           167483221                       # Number of register rename lookups that rename has made
system.cpu00.rename.int_rename_lookups      148671910                       # Number of integer rename lookups
system.cpu00.rename.fp_rename_lookups        18548909                       # Number of floating rename lookups
system.cpu00.rename.CommittedMaps            93904318                       # Number of HB maps that are committed
system.cpu00.rename.UndoneMaps                 811115                       # Number of HB maps that are undone due to squashing
system.cpu00.rename.serializingInsts           265645                       # count of serializing insts renamed
system.cpu00.rename.tempSerializingInsts         2038                       # count of temporary serializing insts renamed
system.cpu00.rename.skidInsts                11965007                       # count of insts added to the skid buffer
system.cpu00.memDep0.insertedLoads           21202449                       # Number of loads inserted to the mem dependence unit.
system.cpu00.memDep0.insertedStores           7540446                       # Number of stores inserted to the mem dependence unit.
system.cpu00.memDep0.conflictingLoads         1506320                       # Number of conflicting loads.
system.cpu00.memDep0.conflictingStores         436469                       # Number of conflicting stores.
system.cpu00.iq.iqInstsAdded                116769288                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu00.iq.iqNonSpecInstsAdded              3237                       # Number of non-speculative instructions added to the IQ
system.cpu00.iq.iqInstsIssued               116729205                       # Number of instructions issued
system.cpu00.iq.iqSquashedInstsIssued           19538                       # Number of squashed instructions issued
system.cpu00.iq.iqSquashedInstsExamined        756977                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu00.iq.iqSquashedOperandsExamined       307449                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu00.iq.iqSquashedNonSpecRemoved          459                       # Number of squashed non-spec instructions that were removed
system.cpu00.iq.issued_per_cycle::samples     44785054                       # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::mean       2.606432                       # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::stdev      2.667482                       # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::0          19156817     42.78%     42.78% # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::1           1806486      4.03%     46.81% # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::2           1994320      4.45%     51.26% # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::3           3360058      7.50%     58.76% # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::4           5686888     12.70%     71.46% # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::5           4592772     10.26%     81.72% # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::6           4226851      9.44%     91.16% # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::7           1905509      4.25%     95.41% # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::8           2055353      4.59%    100.00% # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::total      44785054                       # Number of insts issued each cycle
system.cpu00.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu00.iq.fu_full::IntAlu               1056587     33.14%     33.14% # attempts to use FU when none available
system.cpu00.iq.fu_full::IntMult               524326     16.45%     49.59% # attempts to use FU when none available
system.cpu00.iq.fu_full::IntDiv                     0      0.00%     49.59% # attempts to use FU when none available
system.cpu00.iq.fu_full::FloatAdd               32972      1.03%     50.63% # attempts to use FU when none available
system.cpu00.iq.fu_full::FloatCmp                   0      0.00%     50.63% # attempts to use FU when none available
system.cpu00.iq.fu_full::FloatCvt                   0      0.00%     50.63% # attempts to use FU when none available
system.cpu00.iq.fu_full::FloatMult             656748     20.60%     71.23% # attempts to use FU when none available
system.cpu00.iq.fu_full::FloatDiv                6252      0.20%     71.43% # attempts to use FU when none available
system.cpu00.iq.fu_full::FloatSqrt                  0      0.00%     71.43% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdAdd                    0      0.00%     71.43% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdAddAcc                 0      0.00%     71.43% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdAlu                    0      0.00%     71.43% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdCmp                    0      0.00%     71.43% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdCvt                    0      0.00%     71.43% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdMisc                   0      0.00%     71.43% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdMult                   0      0.00%     71.43% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdMultAcc                0      0.00%     71.43% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdShift                  0      0.00%     71.43% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdShiftAcc               0      0.00%     71.43% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdSqrt                   0      0.00%     71.43% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdFloatAdd               0      0.00%     71.43% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdFloatAlu               0      0.00%     71.43% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdFloatCmp               0      0.00%     71.43% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdFloatCvt               0      0.00%     71.43% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdFloatDiv               0      0.00%     71.43% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdFloatMisc              0      0.00%     71.43% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdFloatMult              0      0.00%     71.43% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdFloatMultAcc            0      0.00%     71.43% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdFloatSqrt              0      0.00%     71.43% # attempts to use FU when none available
system.cpu00.iq.fu_full::MemRead               900519     28.25%     99.67% # attempts to use FU when none available
system.cpu00.iq.fu_full::MemWrite               10391      0.33%    100.00% # attempts to use FU when none available
system.cpu00.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu00.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu00.iq.FU_type_0::No_OpClass               0      0.00%      0.00% # Type of FU issued
system.cpu00.iq.FU_type_0::IntAlu            77297353     66.22%     66.22% # Type of FU issued
system.cpu00.iq.FU_type_0::IntMult            2395119      2.05%     68.27% # Type of FU issued
system.cpu00.iq.FU_type_0::IntDiv                   0      0.00%     68.27% # Type of FU issued
system.cpu00.iq.FU_type_0::FloatAdd           4750319      4.07%     72.34% # Type of FU issued
system.cpu00.iq.FU_type_0::FloatCmp                31      0.00%     72.34% # Type of FU issued
system.cpu00.iq.FU_type_0::FloatCvt                 0      0.00%     72.34% # Type of FU issued
system.cpu00.iq.FU_type_0::FloatMult          3460715      2.96%     75.31% # Type of FU issued
system.cpu00.iq.FU_type_0::FloatDiv              8390      0.01%     75.31% # Type of FU issued
system.cpu00.iq.FU_type_0::FloatSqrt                0      0.00%     75.31% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdAdd                  0      0.00%     75.31% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdAddAcc               0      0.00%     75.31% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdAlu                  0      0.00%     75.31% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdCmp                  0      0.00%     75.31% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdCvt                  0      0.00%     75.31% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdMisc                 0      0.00%     75.31% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdMult                 0      0.00%     75.31% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdMultAcc              0      0.00%     75.31% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdShift                0      0.00%     75.31% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdShiftAcc             0      0.00%     75.31% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdSqrt                 0      0.00%     75.31% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdFloatAdd             0      0.00%     75.31% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdFloatAlu             0      0.00%     75.31% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdFloatCmp             0      0.00%     75.31% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdFloatCvt             0      0.00%     75.31% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdFloatDiv             0      0.00%     75.31% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdFloatMisc            0      0.00%     75.31% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdFloatMult            0      0.00%     75.31% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     75.31% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdFloatSqrt            0      0.00%     75.31% # Type of FU issued
system.cpu00.iq.FU_type_0::MemRead           21287607     18.24%     93.55% # Type of FU issued
system.cpu00.iq.FU_type_0::MemWrite           7529671      6.45%    100.00% # Type of FU issued
system.cpu00.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu00.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu00.iq.FU_type_0::total            116729205                       # Type of FU issued
system.cpu00.iq.rate                         2.592761                       # Inst issue rate
system.cpu00.iq.fu_busy_cnt                   3187795                       # FU busy when requested
system.cpu00.iq.fu_busy_rate                 0.027309                       # FU busy rate (busy events/executed inst)
system.cpu00.iq.int_inst_queue_reads        241096529                       # Number of integer instruction queue reads
system.cpu00.iq.int_inst_queue_writes        97933286                       # Number of integer instruction queue writes
system.cpu00.iq.int_inst_queue_wakeup_accesses     97140994                       # Number of integer instruction queue wakeup accesses
system.cpu00.iq.fp_inst_queue_reads          40354268                       # Number of floating instruction queue reads
system.cpu00.iq.fp_inst_queue_writes         19597128                       # Number of floating instruction queue writes
system.cpu00.iq.fp_inst_queue_wakeup_accesses     19364079                       # Number of floating instruction queue wakeup accesses
system.cpu00.iq.int_alu_accesses             99084442                       # Number of integer alu accesses
system.cpu00.iq.fp_alu_accesses              20832558                       # Number of floating point alu accesses
system.cpu00.iew.lsq.thread0.forwLoads        1084656                       # Number of loads that had data forwarded from stores
system.cpu00.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu00.iew.lsq.thread0.squashedLoads       145023                       # Number of loads squashed
system.cpu00.iew.lsq.thread0.ignoredResponses           90                       # Number of memory responses ignored because the instruction is squashed
system.cpu00.iew.lsq.thread0.memOrderViolation          924                       # Number of memory ordering violations
system.cpu00.iew.lsq.thread0.squashedStores        32526                       # Number of stores squashed
system.cpu00.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu00.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu00.iew.lsq.thread0.rescheduledLoads          225                       # Number of loads that were rescheduled
system.cpu00.iew.lsq.thread0.cacheBlocked       121765                       # Number of times an access to memory failed due to the cache being blocked
system.cpu00.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu00.iew.iewSquashCycles                24786                       # Number of cycles IEW is squashing
system.cpu00.iew.iewBlockCycles                300589                       # Number of cycles IEW is blocking
system.cpu00.iew.iewUnblockCycles              342848                       # Number of cycles IEW is unblocking
system.cpu00.iew.iewDispatchedInsts         121593332                       # Number of instructions dispatched to IQ
system.cpu00.iew.iewDispSquashedInsts            5172                       # Number of squashed instructions skipped by dispatch
system.cpu00.iew.iewDispLoadInsts            21202449                       # Number of dispatched load instructions
system.cpu00.iew.iewDispStoreInsts            7540446                       # Number of dispatched store instructions
system.cpu00.iew.iewDispNonSpecInsts             1953                       # Number of dispatched non-speculative instructions
system.cpu00.iew.iewIQFullEvents                22673                       # Number of times the IQ has become full, causing a stall
system.cpu00.iew.iewLSQFullEvents              301721                       # Number of times the LSQ has become full, causing a stall
system.cpu00.iew.memOrderViolationEvents          924                       # Number of memory order violations
system.cpu00.iew.predictedTakenIncorrect        17955                       # Number of branches that were predicted taken incorrectly
system.cpu00.iew.predictedNotTakenIncorrect         4073                       # Number of branches that were predicted not taken incorrectly
system.cpu00.iew.branchMispredicts              22028                       # Number of branch mispredicts detected at execute
system.cpu00.iew.iewExecutedInsts           116651574                       # Number of executed instructions
system.cpu00.iew.iewExecLoadInsts            21251786                       # Number of load instructions executed
system.cpu00.iew.iewExecSquashedInsts           77631                       # Number of squashed instructions skipped in execute
system.cpu00.iew.exec_swp                           0                       # number of swp insts executed
system.cpu00.iew.exec_nop                     4820807                       # number of nop insts executed
system.cpu00.iew.exec_refs                   28779809                       # number of memory reference insts executed
system.cpu00.iew.exec_branches               16317814                       # Number of branches executed
system.cpu00.iew.exec_stores                  7528023                       # Number of stores executed
system.cpu00.iew.exec_rate                   2.591037                       # Inst execution rate
system.cpu00.iew.wb_sent                    116520866                       # cumulative count of insts sent to commit
system.cpu00.iew.wb_count                   116505073                       # cumulative count of insts written-back
system.cpu00.iew.wb_producers                78212359                       # num instructions producing a value
system.cpu00.iew.wb_consumers               107018417                       # num instructions consuming a value
system.cpu00.iew.wb_rate                     2.587783                       # insts written-back per cycle
system.cpu00.iew.wb_fanout                   0.730831                       # average fanout of values written-back
system.cpu00.commit.commitSquashedInsts        726528                       # The number of squashed insts skipped by commit
system.cpu00.commit.commitNonSpecStalls          2778                       # The number of times commit has been forced to stall to communicate backwards
system.cpu00.commit.branchMispredicts           21184                       # The number of times a branch was mispredicted
system.cpu00.commit.committed_per_cycle::samples     44679477                       # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::mean     2.703520                       # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::stdev     3.259398                       # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::0     20514992     45.92%     45.92% # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::1      3942008      8.82%     54.74% # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::2      3348393      7.49%     62.23% # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::3      1962961      4.39%     66.63% # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::4      2205647      4.94%     71.56% # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::5      1595531      3.57%     75.13% # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::6       620197      1.39%     76.52% # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::7       175229      0.39%     76.91% # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::8     10314519     23.09%    100.00% # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::total     44679477                       # Number of insts commited each cycle
system.cpu00.commit.committedInsts          120791857                       # Number of instructions committed
system.cpu00.commit.committedOps            120791857                       # Number of ops (including micro ops) committed
system.cpu00.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu00.commit.refs                     28565346                       # Number of memory references committed
system.cpu00.commit.loads                    21057426                       # Number of loads committed
system.cpu00.commit.membars                      1102                       # Number of memory barriers committed
system.cpu00.commit.branches                 16205499                       # Number of branches committed
system.cpu00.commit.fp_insts                 19355700                       # Number of committed floating point instructions.
system.cpu00.commit.int_insts               108332481                       # Number of committed integer instructions.
system.cpu00.commit.function_calls            3202145                       # Number of function calls committed.
system.cpu00.commit.op_class_0::No_OpClass      4776310      3.95%      3.95% # Class of committed instruction
system.cpu00.commit.op_class_0::IntAlu       76846580     63.62%     67.57% # Class of committed instruction
system.cpu00.commit.op_class_0::IntMult       2389242      1.98%     69.55% # Class of committed instruction
system.cpu00.commit.op_class_0::IntDiv              0      0.00%     69.55% # Class of committed instruction
system.cpu00.commit.op_class_0::FloatAdd      4744804      3.93%     73.48% # Class of committed instruction
system.cpu00.commit.op_class_0::FloatCmp           27      0.00%     73.48% # Class of committed instruction
system.cpu00.commit.op_class_0::FloatCvt            0      0.00%     73.48% # Class of committed instruction
system.cpu00.commit.op_class_0::FloatMult      3460317      2.86%     76.34% # Class of committed instruction
system.cpu00.commit.op_class_0::FloatDiv         8128      0.01%     76.35% # Class of committed instruction
system.cpu00.commit.op_class_0::FloatSqrt            0      0.00%     76.35% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdAdd             0      0.00%     76.35% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdAddAcc            0      0.00%     76.35% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdAlu             0      0.00%     76.35% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdCmp             0      0.00%     76.35% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdCvt             0      0.00%     76.35% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdMisc            0      0.00%     76.35% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdMult            0      0.00%     76.35% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdMultAcc            0      0.00%     76.35% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdShift            0      0.00%     76.35% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdShiftAcc            0      0.00%     76.35% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdSqrt            0      0.00%     76.35% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdFloatAdd            0      0.00%     76.35% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdFloatAlu            0      0.00%     76.35% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdFloatCmp            0      0.00%     76.35% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdFloatCvt            0      0.00%     76.35% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdFloatDiv            0      0.00%     76.35% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdFloatMisc            0      0.00%     76.35% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdFloatMult            0      0.00%     76.35% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdFloatMultAcc            0      0.00%     76.35% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdFloatSqrt            0      0.00%     76.35% # Class of committed instruction
system.cpu00.commit.op_class_0::MemRead      21058528     17.43%     93.78% # Class of committed instruction
system.cpu00.commit.op_class_0::MemWrite      7507921      6.22%    100.00% # Class of committed instruction
system.cpu00.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu00.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu00.commit.op_class_0::total       120791857                       # Class of committed instruction
system.cpu00.commit.bw_lim_events            10314519                       # number cycles where commit BW limit reached
system.cpu00.rob.rob_reads                  155847034                       # The number of ROB reads
system.cpu00.rob.rob_writes                 243142378                       # The number of ROB writes
system.cpu00.timesIdled                          1706                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu00.idleCycles                        236143                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu00.quiesceCycles                     972242                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu00.committedInsts                 116015547                       # Number of Instructions Simulated
system.cpu00.committedOps                   116015547                       # Number of Ops (including micro ops) Simulated
system.cpu00.cpi                             0.388062                       # CPI: Cycles Per Instruction
system.cpu00.cpi_total                       0.388062                       # CPI: Total CPI of All Threads
system.cpu00.ipc                             2.576909                       # IPC: Instructions Per Cycle
system.cpu00.ipc_total                       2.576909                       # IPC: Total IPC of All Threads
system.cpu00.int_regfile_reads              148310027                       # number of integer regfile reads
system.cpu00.int_regfile_writes              79447824                       # number of integer regfile writes
system.cpu00.fp_regfile_reads                18305709                       # number of floating regfile reads
system.cpu00.fp_regfile_writes               14838495                       # number of floating regfile writes
system.cpu00.misc_regfile_reads                265189                       # number of misc regfile reads
system.cpu00.misc_regfile_writes                 2453                       # number of misc regfile writes
system.cpu00.dcache.tags.replacements          503126                       # number of replacements
system.cpu00.dcache.tags.tagsinuse          63.949877                       # Cycle average of tags in use
system.cpu00.dcache.tags.total_refs          26334218                       # Total number of references to valid blocks.
system.cpu00.dcache.tags.sampled_refs          503190                       # Sample count of references to valid blocks.
system.cpu00.dcache.tags.avg_refs           52.334542                       # Average number of references to valid blocks.
system.cpu00.dcache.tags.warmup_cycle        85537836                       # Cycle when the warmup percentage was hit.
system.cpu00.dcache.tags.occ_blocks::cpu00.data    63.949877                       # Average occupied blocks per requestor
system.cpu00.dcache.tags.occ_percent::cpu00.data     0.999217                       # Average percentage of cache occupancy
system.cpu00.dcache.tags.occ_percent::total     0.999217                       # Average percentage of cache occupancy
system.cpu00.dcache.tags.occ_task_id_blocks::1024           64                       # Occupied blocks per task id
system.cpu00.dcache.tags.age_task_id_blocks_1024::0           33                       # Occupied blocks per task id
system.cpu00.dcache.tags.age_task_id_blocks_1024::1           31                       # Occupied blocks per task id
system.cpu00.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu00.dcache.tags.tag_accesses        55616235                       # Number of tag accesses
system.cpu00.dcache.tags.data_accesses       55616235                       # Number of data accesses
system.cpu00.dcache.ReadReq_hits::cpu00.data     18996386                       # number of ReadReq hits
system.cpu00.dcache.ReadReq_hits::total      18996386                       # number of ReadReq hits
system.cpu00.dcache.WriteReq_hits::cpu00.data      7335377                       # number of WriteReq hits
system.cpu00.dcache.WriteReq_hits::total      7335377                       # number of WriteReq hits
system.cpu00.dcache.LoadLockedReq_hits::cpu00.data          927                       # number of LoadLockedReq hits
system.cpu00.dcache.LoadLockedReq_hits::total          927                       # number of LoadLockedReq hits
system.cpu00.dcache.StoreCondReq_hits::cpu00.data         1214                       # number of StoreCondReq hits
system.cpu00.dcache.StoreCondReq_hits::total         1214                       # number of StoreCondReq hits
system.cpu00.dcache.demand_hits::cpu00.data     26331763                       # number of demand (read+write) hits
system.cpu00.dcache.demand_hits::total       26331763                       # number of demand (read+write) hits
system.cpu00.dcache.overall_hits::cpu00.data     26331763                       # number of overall hits
system.cpu00.dcache.overall_hits::total      26331763                       # number of overall hits
system.cpu00.dcache.ReadReq_misses::cpu00.data      1050851                       # number of ReadReq misses
system.cpu00.dcache.ReadReq_misses::total      1050851                       # number of ReadReq misses
system.cpu00.dcache.WriteReq_misses::cpu00.data       171318                       # number of WriteReq misses
system.cpu00.dcache.WriteReq_misses::total       171318                       # number of WriteReq misses
system.cpu00.dcache.LoadLockedReq_misses::cpu00.data          355                       # number of LoadLockedReq misses
system.cpu00.dcache.LoadLockedReq_misses::total          355                       # number of LoadLockedReq misses
system.cpu00.dcache.StoreCondReq_misses::cpu00.data           11                       # number of StoreCondReq misses
system.cpu00.dcache.StoreCondReq_misses::total           11                       # number of StoreCondReq misses
system.cpu00.dcache.demand_misses::cpu00.data      1222169                       # number of demand (read+write) misses
system.cpu00.dcache.demand_misses::total      1222169                       # number of demand (read+write) misses
system.cpu00.dcache.overall_misses::cpu00.data      1222169                       # number of overall misses
system.cpu00.dcache.overall_misses::total      1222169                       # number of overall misses
system.cpu00.dcache.ReadReq_miss_latency::cpu00.data  78416534835                       # number of ReadReq miss cycles
system.cpu00.dcache.ReadReq_miss_latency::total  78416534835                       # number of ReadReq miss cycles
system.cpu00.dcache.WriteReq_miss_latency::cpu00.data  13640592056                       # number of WriteReq miss cycles
system.cpu00.dcache.WriteReq_miss_latency::total  13640592056                       # number of WriteReq miss cycles
system.cpu00.dcache.LoadLockedReq_miss_latency::cpu00.data      4727592                       # number of LoadLockedReq miss cycles
system.cpu00.dcache.LoadLockedReq_miss_latency::total      4727592                       # number of LoadLockedReq miss cycles
system.cpu00.dcache.StoreCondReq_miss_latency::cpu00.data        80109                       # number of StoreCondReq miss cycles
system.cpu00.dcache.StoreCondReq_miss_latency::total        80109                       # number of StoreCondReq miss cycles
system.cpu00.dcache.demand_miss_latency::cpu00.data  92057126891                       # number of demand (read+write) miss cycles
system.cpu00.dcache.demand_miss_latency::total  92057126891                       # number of demand (read+write) miss cycles
system.cpu00.dcache.overall_miss_latency::cpu00.data  92057126891                       # number of overall miss cycles
system.cpu00.dcache.overall_miss_latency::total  92057126891                       # number of overall miss cycles
system.cpu00.dcache.ReadReq_accesses::cpu00.data     20047237                       # number of ReadReq accesses(hits+misses)
system.cpu00.dcache.ReadReq_accesses::total     20047237                       # number of ReadReq accesses(hits+misses)
system.cpu00.dcache.WriteReq_accesses::cpu00.data      7506695                       # number of WriteReq accesses(hits+misses)
system.cpu00.dcache.WriteReq_accesses::total      7506695                       # number of WriteReq accesses(hits+misses)
system.cpu00.dcache.LoadLockedReq_accesses::cpu00.data         1282                       # number of LoadLockedReq accesses(hits+misses)
system.cpu00.dcache.LoadLockedReq_accesses::total         1282                       # number of LoadLockedReq accesses(hits+misses)
system.cpu00.dcache.StoreCondReq_accesses::cpu00.data         1225                       # number of StoreCondReq accesses(hits+misses)
system.cpu00.dcache.StoreCondReq_accesses::total         1225                       # number of StoreCondReq accesses(hits+misses)
system.cpu00.dcache.demand_accesses::cpu00.data     27553932                       # number of demand (read+write) accesses
system.cpu00.dcache.demand_accesses::total     27553932                       # number of demand (read+write) accesses
system.cpu00.dcache.overall_accesses::cpu00.data     27553932                       # number of overall (read+write) accesses
system.cpu00.dcache.overall_accesses::total     27553932                       # number of overall (read+write) accesses
system.cpu00.dcache.ReadReq_miss_rate::cpu00.data     0.052419                       # miss rate for ReadReq accesses
system.cpu00.dcache.ReadReq_miss_rate::total     0.052419                       # miss rate for ReadReq accesses
system.cpu00.dcache.WriteReq_miss_rate::cpu00.data     0.022822                       # miss rate for WriteReq accesses
system.cpu00.dcache.WriteReq_miss_rate::total     0.022822                       # miss rate for WriteReq accesses
system.cpu00.dcache.LoadLockedReq_miss_rate::cpu00.data     0.276911                       # miss rate for LoadLockedReq accesses
system.cpu00.dcache.LoadLockedReq_miss_rate::total     0.276911                       # miss rate for LoadLockedReq accesses
system.cpu00.dcache.StoreCondReq_miss_rate::cpu00.data     0.008980                       # miss rate for StoreCondReq accesses
system.cpu00.dcache.StoreCondReq_miss_rate::total     0.008980                       # miss rate for StoreCondReq accesses
system.cpu00.dcache.demand_miss_rate::cpu00.data     0.044356                       # miss rate for demand accesses
system.cpu00.dcache.demand_miss_rate::total     0.044356                       # miss rate for demand accesses
system.cpu00.dcache.overall_miss_rate::cpu00.data     0.044356                       # miss rate for overall accesses
system.cpu00.dcache.overall_miss_rate::total     0.044356                       # miss rate for overall accesses
system.cpu00.dcache.ReadReq_avg_miss_latency::cpu00.data 74621.934827                       # average ReadReq miss latency
system.cpu00.dcache.ReadReq_avg_miss_latency::total 74621.934827                       # average ReadReq miss latency
system.cpu00.dcache.WriteReq_avg_miss_latency::cpu00.data 79621.476179                       # average WriteReq miss latency
system.cpu00.dcache.WriteReq_avg_miss_latency::total 79621.476179                       # average WriteReq miss latency
system.cpu00.dcache.LoadLockedReq_avg_miss_latency::cpu00.data 13317.160563                       # average LoadLockedReq miss latency
system.cpu00.dcache.LoadLockedReq_avg_miss_latency::total 13317.160563                       # average LoadLockedReq miss latency
system.cpu00.dcache.StoreCondReq_avg_miss_latency::cpu00.data  7282.636364                       # average StoreCondReq miss latency
system.cpu00.dcache.StoreCondReq_avg_miss_latency::total  7282.636364                       # average StoreCondReq miss latency
system.cpu00.dcache.demand_avg_miss_latency::cpu00.data 75322.747420                       # average overall miss latency
system.cpu00.dcache.demand_avg_miss_latency::total 75322.747420                       # average overall miss latency
system.cpu00.dcache.overall_avg_miss_latency::cpu00.data 75322.747420                       # average overall miss latency
system.cpu00.dcache.overall_avg_miss_latency::total 75322.747420                       # average overall miss latency
system.cpu00.dcache.blocked_cycles::no_mshrs       397863                       # number of cycles access was blocked
system.cpu00.dcache.blocked_cycles::no_targets          220                       # number of cycles access was blocked
system.cpu00.dcache.blocked::no_mshrs           11762                       # number of cycles access was blocked
system.cpu00.dcache.blocked::no_targets             2                       # number of cycles access was blocked
system.cpu00.dcache.avg_blocked_cycles::no_mshrs    33.826135                       # average number of cycles each access was blocked
system.cpu00.dcache.avg_blocked_cycles::no_targets          110                       # average number of cycles each access was blocked
system.cpu00.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu00.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu00.dcache.writebacks::writebacks       274244                       # number of writebacks
system.cpu00.dcache.writebacks::total          274244                       # number of writebacks
system.cpu00.dcache.ReadReq_mshr_hits::cpu00.data       641291                       # number of ReadReq MSHR hits
system.cpu00.dcache.ReadReq_mshr_hits::total       641291                       # number of ReadReq MSHR hits
system.cpu00.dcache.WriteReq_mshr_hits::cpu00.data        77561                       # number of WriteReq MSHR hits
system.cpu00.dcache.WriteReq_mshr_hits::total        77561                       # number of WriteReq MSHR hits
system.cpu00.dcache.LoadLockedReq_mshr_hits::cpu00.data          165                       # number of LoadLockedReq MSHR hits
system.cpu00.dcache.LoadLockedReq_mshr_hits::total          165                       # number of LoadLockedReq MSHR hits
system.cpu00.dcache.demand_mshr_hits::cpu00.data       718852                       # number of demand (read+write) MSHR hits
system.cpu00.dcache.demand_mshr_hits::total       718852                       # number of demand (read+write) MSHR hits
system.cpu00.dcache.overall_mshr_hits::cpu00.data       718852                       # number of overall MSHR hits
system.cpu00.dcache.overall_mshr_hits::total       718852                       # number of overall MSHR hits
system.cpu00.dcache.ReadReq_mshr_misses::cpu00.data       409560                       # number of ReadReq MSHR misses
system.cpu00.dcache.ReadReq_mshr_misses::total       409560                       # number of ReadReq MSHR misses
system.cpu00.dcache.WriteReq_mshr_misses::cpu00.data        93757                       # number of WriteReq MSHR misses
system.cpu00.dcache.WriteReq_mshr_misses::total        93757                       # number of WriteReq MSHR misses
system.cpu00.dcache.LoadLockedReq_mshr_misses::cpu00.data          190                       # number of LoadLockedReq MSHR misses
system.cpu00.dcache.LoadLockedReq_mshr_misses::total          190                       # number of LoadLockedReq MSHR misses
system.cpu00.dcache.StoreCondReq_mshr_misses::cpu00.data           11                       # number of StoreCondReq MSHR misses
system.cpu00.dcache.StoreCondReq_mshr_misses::total           11                       # number of StoreCondReq MSHR misses
system.cpu00.dcache.demand_mshr_misses::cpu00.data       503317                       # number of demand (read+write) MSHR misses
system.cpu00.dcache.demand_mshr_misses::total       503317                       # number of demand (read+write) MSHR misses
system.cpu00.dcache.overall_mshr_misses::cpu00.data       503317                       # number of overall MSHR misses
system.cpu00.dcache.overall_mshr_misses::total       503317                       # number of overall MSHR misses
system.cpu00.dcache.ReadReq_mshr_miss_latency::cpu00.data  16917841224                       # number of ReadReq MSHR miss cycles
system.cpu00.dcache.ReadReq_mshr_miss_latency::total  16917841224                       # number of ReadReq MSHR miss cycles
system.cpu00.dcache.WriteReq_mshr_miss_latency::cpu00.data   8764646272                       # number of WriteReq MSHR miss cycles
system.cpu00.dcache.WriteReq_mshr_miss_latency::total   8764646272                       # number of WriteReq MSHR miss cycles
system.cpu00.dcache.LoadLockedReq_mshr_miss_latency::cpu00.data      2065419                       # number of LoadLockedReq MSHR miss cycles
system.cpu00.dcache.LoadLockedReq_mshr_miss_latency::total      2065419                       # number of LoadLockedReq MSHR miss cycles
system.cpu00.dcache.StoreCondReq_mshr_miss_latency::cpu00.data        67338                       # number of StoreCondReq MSHR miss cycles
system.cpu00.dcache.StoreCondReq_mshr_miss_latency::total        67338                       # number of StoreCondReq MSHR miss cycles
system.cpu00.dcache.demand_mshr_miss_latency::cpu00.data  25682487496                       # number of demand (read+write) MSHR miss cycles
system.cpu00.dcache.demand_mshr_miss_latency::total  25682487496                       # number of demand (read+write) MSHR miss cycles
system.cpu00.dcache.overall_mshr_miss_latency::cpu00.data  25682487496                       # number of overall MSHR miss cycles
system.cpu00.dcache.overall_mshr_miss_latency::total  25682487496                       # number of overall MSHR miss cycles
system.cpu00.dcache.ReadReq_mshr_miss_rate::cpu00.data     0.020430                       # mshr miss rate for ReadReq accesses
system.cpu00.dcache.ReadReq_mshr_miss_rate::total     0.020430                       # mshr miss rate for ReadReq accesses
system.cpu00.dcache.WriteReq_mshr_miss_rate::cpu00.data     0.012490                       # mshr miss rate for WriteReq accesses
system.cpu00.dcache.WriteReq_mshr_miss_rate::total     0.012490                       # mshr miss rate for WriteReq accesses
system.cpu00.dcache.LoadLockedReq_mshr_miss_rate::cpu00.data     0.148206                       # mshr miss rate for LoadLockedReq accesses
system.cpu00.dcache.LoadLockedReq_mshr_miss_rate::total     0.148206                       # mshr miss rate for LoadLockedReq accesses
system.cpu00.dcache.StoreCondReq_mshr_miss_rate::cpu00.data     0.008980                       # mshr miss rate for StoreCondReq accesses
system.cpu00.dcache.StoreCondReq_mshr_miss_rate::total     0.008980                       # mshr miss rate for StoreCondReq accesses
system.cpu00.dcache.demand_mshr_miss_rate::cpu00.data     0.018267                       # mshr miss rate for demand accesses
system.cpu00.dcache.demand_mshr_miss_rate::total     0.018267                       # mshr miss rate for demand accesses
system.cpu00.dcache.overall_mshr_miss_rate::cpu00.data     0.018267                       # mshr miss rate for overall accesses
system.cpu00.dcache.overall_mshr_miss_rate::total     0.018267                       # mshr miss rate for overall accesses
system.cpu00.dcache.ReadReq_avg_mshr_miss_latency::cpu00.data 41307.357222                       # average ReadReq mshr miss latency
system.cpu00.dcache.ReadReq_avg_mshr_miss_latency::total 41307.357222                       # average ReadReq mshr miss latency
system.cpu00.dcache.WriteReq_avg_mshr_miss_latency::cpu00.data 93482.580202                       # average WriteReq mshr miss latency
system.cpu00.dcache.WriteReq_avg_mshr_miss_latency::total 93482.580202                       # average WriteReq mshr miss latency
system.cpu00.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu00.data 10870.626316                       # average LoadLockedReq mshr miss latency
system.cpu00.dcache.LoadLockedReq_avg_mshr_miss_latency::total 10870.626316                       # average LoadLockedReq mshr miss latency
system.cpu00.dcache.StoreCondReq_avg_mshr_miss_latency::cpu00.data  6121.636364                       # average StoreCondReq mshr miss latency
system.cpu00.dcache.StoreCondReq_avg_mshr_miss_latency::total  6121.636364                       # average StoreCondReq mshr miss latency
system.cpu00.dcache.demand_avg_mshr_miss_latency::cpu00.data 51026.465420                       # average overall mshr miss latency
system.cpu00.dcache.demand_avg_mshr_miss_latency::total 51026.465420                       # average overall mshr miss latency
system.cpu00.dcache.overall_avg_mshr_miss_latency::cpu00.data 51026.465420                       # average overall mshr miss latency
system.cpu00.dcache.overall_avg_mshr_miss_latency::total 51026.465420                       # average overall mshr miss latency
system.cpu00.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu00.icache.tags.replacements            7442                       # number of replacements
system.cpu00.icache.tags.tagsinuse         511.005666                       # Cycle average of tags in use
system.cpu00.icache.tags.total_refs          15818792                       # Total number of references to valid blocks.
system.cpu00.icache.tags.sampled_refs            7954                       # Sample count of references to valid blocks.
system.cpu00.icache.tags.avg_refs         1988.784511                       # Average number of references to valid blocks.
system.cpu00.icache.tags.warmup_cycle       667987155                       # Cycle when the warmup percentage was hit.
system.cpu00.icache.tags.occ_blocks::cpu00.inst   511.005666                       # Average occupied blocks per requestor
system.cpu00.icache.tags.occ_percent::cpu00.inst     0.998058                       # Average percentage of cache occupancy
system.cpu00.icache.tags.occ_percent::total     0.998058                       # Average percentage of cache occupancy
system.cpu00.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu00.icache.tags.age_task_id_blocks_1024::0           53                       # Occupied blocks per task id
system.cpu00.icache.tags.age_task_id_blocks_1024::1          308                       # Occupied blocks per task id
system.cpu00.icache.tags.age_task_id_blocks_1024::2            2                       # Occupied blocks per task id
system.cpu00.icache.tags.age_task_id_blocks_1024::3           30                       # Occupied blocks per task id
system.cpu00.icache.tags.age_task_id_blocks_1024::4          119                       # Occupied blocks per task id
system.cpu00.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu00.icache.tags.tag_accesses        31663516                       # Number of tag accesses
system.cpu00.icache.tags.data_accesses       31663516                       # Number of data accesses
system.cpu00.icache.ReadReq_hits::cpu00.inst     15818792                       # number of ReadReq hits
system.cpu00.icache.ReadReq_hits::total      15818792                       # number of ReadReq hits
system.cpu00.icache.demand_hits::cpu00.inst     15818792                       # number of demand (read+write) hits
system.cpu00.icache.demand_hits::total       15818792                       # number of demand (read+write) hits
system.cpu00.icache.overall_hits::cpu00.inst     15818792                       # number of overall hits
system.cpu00.icache.overall_hits::total      15818792                       # number of overall hits
system.cpu00.icache.ReadReq_misses::cpu00.inst         8989                       # number of ReadReq misses
system.cpu00.icache.ReadReq_misses::total         8989                       # number of ReadReq misses
system.cpu00.icache.demand_misses::cpu00.inst         8989                       # number of demand (read+write) misses
system.cpu00.icache.demand_misses::total         8989                       # number of demand (read+write) misses
system.cpu00.icache.overall_misses::cpu00.inst         8989                       # number of overall misses
system.cpu00.icache.overall_misses::total         8989                       # number of overall misses
system.cpu00.icache.ReadReq_miss_latency::cpu00.inst    728501957                       # number of ReadReq miss cycles
system.cpu00.icache.ReadReq_miss_latency::total    728501957                       # number of ReadReq miss cycles
system.cpu00.icache.demand_miss_latency::cpu00.inst    728501957                       # number of demand (read+write) miss cycles
system.cpu00.icache.demand_miss_latency::total    728501957                       # number of demand (read+write) miss cycles
system.cpu00.icache.overall_miss_latency::cpu00.inst    728501957                       # number of overall miss cycles
system.cpu00.icache.overall_miss_latency::total    728501957                       # number of overall miss cycles
system.cpu00.icache.ReadReq_accesses::cpu00.inst     15827781                       # number of ReadReq accesses(hits+misses)
system.cpu00.icache.ReadReq_accesses::total     15827781                       # number of ReadReq accesses(hits+misses)
system.cpu00.icache.demand_accesses::cpu00.inst     15827781                       # number of demand (read+write) accesses
system.cpu00.icache.demand_accesses::total     15827781                       # number of demand (read+write) accesses
system.cpu00.icache.overall_accesses::cpu00.inst     15827781                       # number of overall (read+write) accesses
system.cpu00.icache.overall_accesses::total     15827781                       # number of overall (read+write) accesses
system.cpu00.icache.ReadReq_miss_rate::cpu00.inst     0.000568                       # miss rate for ReadReq accesses
system.cpu00.icache.ReadReq_miss_rate::total     0.000568                       # miss rate for ReadReq accesses
system.cpu00.icache.demand_miss_rate::cpu00.inst     0.000568                       # miss rate for demand accesses
system.cpu00.icache.demand_miss_rate::total     0.000568                       # miss rate for demand accesses
system.cpu00.icache.overall_miss_rate::cpu00.inst     0.000568                       # miss rate for overall accesses
system.cpu00.icache.overall_miss_rate::total     0.000568                       # miss rate for overall accesses
system.cpu00.icache.ReadReq_avg_miss_latency::cpu00.inst 81043.715319                       # average ReadReq miss latency
system.cpu00.icache.ReadReq_avg_miss_latency::total 81043.715319                       # average ReadReq miss latency
system.cpu00.icache.demand_avg_miss_latency::cpu00.inst 81043.715319                       # average overall miss latency
system.cpu00.icache.demand_avg_miss_latency::total 81043.715319                       # average overall miss latency
system.cpu00.icache.overall_avg_miss_latency::cpu00.inst 81043.715319                       # average overall miss latency
system.cpu00.icache.overall_avg_miss_latency::total 81043.715319                       # average overall miss latency
system.cpu00.icache.blocked_cycles::no_mshrs          577                       # number of cycles access was blocked
system.cpu00.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu00.icache.blocked::no_mshrs              20                       # number of cycles access was blocked
system.cpu00.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu00.icache.avg_blocked_cycles::no_mshrs    28.850000                       # average number of cycles each access was blocked
system.cpu00.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu00.icache.fast_writes                     0                       # number of fast writes performed
system.cpu00.icache.cache_copies                    0                       # number of cache copies performed
system.cpu00.icache.writebacks::writebacks         7442                       # number of writebacks
system.cpu00.icache.writebacks::total            7442                       # number of writebacks
system.cpu00.icache.ReadReq_mshr_hits::cpu00.inst         1034                       # number of ReadReq MSHR hits
system.cpu00.icache.ReadReq_mshr_hits::total         1034                       # number of ReadReq MSHR hits
system.cpu00.icache.demand_mshr_hits::cpu00.inst         1034                       # number of demand (read+write) MSHR hits
system.cpu00.icache.demand_mshr_hits::total         1034                       # number of demand (read+write) MSHR hits
system.cpu00.icache.overall_mshr_hits::cpu00.inst         1034                       # number of overall MSHR hits
system.cpu00.icache.overall_mshr_hits::total         1034                       # number of overall MSHR hits
system.cpu00.icache.ReadReq_mshr_misses::cpu00.inst         7955                       # number of ReadReq MSHR misses
system.cpu00.icache.ReadReq_mshr_misses::total         7955                       # number of ReadReq MSHR misses
system.cpu00.icache.demand_mshr_misses::cpu00.inst         7955                       # number of demand (read+write) MSHR misses
system.cpu00.icache.demand_mshr_misses::total         7955                       # number of demand (read+write) MSHR misses
system.cpu00.icache.overall_mshr_misses::cpu00.inst         7955                       # number of overall MSHR misses
system.cpu00.icache.overall_mshr_misses::total         7955                       # number of overall MSHR misses
system.cpu00.icache.ReadReq_mshr_miss_latency::cpu00.inst    534554585                       # number of ReadReq MSHR miss cycles
system.cpu00.icache.ReadReq_mshr_miss_latency::total    534554585                       # number of ReadReq MSHR miss cycles
system.cpu00.icache.demand_mshr_miss_latency::cpu00.inst    534554585                       # number of demand (read+write) MSHR miss cycles
system.cpu00.icache.demand_mshr_miss_latency::total    534554585                       # number of demand (read+write) MSHR miss cycles
system.cpu00.icache.overall_mshr_miss_latency::cpu00.inst    534554585                       # number of overall MSHR miss cycles
system.cpu00.icache.overall_mshr_miss_latency::total    534554585                       # number of overall MSHR miss cycles
system.cpu00.icache.ReadReq_mshr_miss_rate::cpu00.inst     0.000503                       # mshr miss rate for ReadReq accesses
system.cpu00.icache.ReadReq_mshr_miss_rate::total     0.000503                       # mshr miss rate for ReadReq accesses
system.cpu00.icache.demand_mshr_miss_rate::cpu00.inst     0.000503                       # mshr miss rate for demand accesses
system.cpu00.icache.demand_mshr_miss_rate::total     0.000503                       # mshr miss rate for demand accesses
system.cpu00.icache.overall_mshr_miss_rate::cpu00.inst     0.000503                       # mshr miss rate for overall accesses
system.cpu00.icache.overall_mshr_miss_rate::total     0.000503                       # mshr miss rate for overall accesses
system.cpu00.icache.ReadReq_avg_mshr_miss_latency::cpu00.inst 67197.307982                       # average ReadReq mshr miss latency
system.cpu00.icache.ReadReq_avg_mshr_miss_latency::total 67197.307982                       # average ReadReq mshr miss latency
system.cpu00.icache.demand_avg_mshr_miss_latency::cpu00.inst 67197.307982                       # average overall mshr miss latency
system.cpu00.icache.demand_avg_mshr_miss_latency::total 67197.307982                       # average overall mshr miss latency
system.cpu00.icache.overall_avg_mshr_miss_latency::cpu00.inst 67197.307982                       # average overall mshr miss latency
system.cpu00.icache.overall_avg_mshr_miss_latency::total 67197.307982                       # average overall mshr miss latency
system.cpu00.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu01.branchPred.lookups               1801088                       # Number of BP lookups
system.cpu01.branchPred.condPredicted         1711556                       # Number of conditional branches predicted
system.cpu01.branchPred.condIncorrect           12318                       # Number of conditional branches incorrect
system.cpu01.branchPred.BTBLookups            1123760                       # Number of BTB lookups
system.cpu01.branchPred.BTBHits                887911                       # Number of BTB hits
system.cpu01.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu01.branchPred.BTBHitPct           79.012512                       # BTB Hit Percentage
system.cpu01.branchPred.usedRAS                 43945                       # Number of times the RAS was used to get a target.
system.cpu01.branchPred.RASInCorrect                4                       # Number of incorrect RAS predictions.
system.cpu01.branchPred.indirectLookups            60                       # Number of indirect predictor lookups.
system.cpu01.branchPred.indirectHits                0                       # Number of indirect target hits.
system.cpu01.branchPred.indirectMisses             60                       # Number of indirect misses.
system.cpu01.branchPredindirectMispredicted           15                       # Number of mispredicted indirect branches.
system.cpu01.dtb.fetch_hits                         0                       # ITB hits
system.cpu01.dtb.fetch_misses                       0                       # ITB misses
system.cpu01.dtb.fetch_acv                          0                       # ITB acv
system.cpu01.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu01.dtb.read_hits                    5307408                       # DTB read hits
system.cpu01.dtb.read_misses                     2617                       # DTB read misses
system.cpu01.dtb.read_acv                           0                       # DTB read access violations
system.cpu01.dtb.read_accesses                5310025                       # DTB read accesses
system.cpu01.dtb.write_hits                   2449555                       # DTB write hits
system.cpu01.dtb.write_misses                      14                       # DTB write misses
system.cpu01.dtb.write_acv                          0                       # DTB write access violations
system.cpu01.dtb.write_accesses               2449569                       # DTB write accesses
system.cpu01.dtb.data_hits                    7756963                       # DTB hits
system.cpu01.dtb.data_misses                     2631                       # DTB misses
system.cpu01.dtb.data_acv                           0                       # DTB access violations
system.cpu01.dtb.data_accesses                7759594                       # DTB accesses
system.cpu01.itb.fetch_hits                   1970333                       # ITB hits
system.cpu01.itb.fetch_misses                      53                       # ITB misses
system.cpu01.itb.fetch_acv                          0                       # ITB acv
system.cpu01.itb.fetch_accesses               1970386                       # ITB accesses
system.cpu01.itb.read_hits                          0                       # DTB read hits
system.cpu01.itb.read_misses                        0                       # DTB read misses
system.cpu01.itb.read_acv                           0                       # DTB read access violations
system.cpu01.itb.read_accesses                      0                       # DTB read accesses
system.cpu01.itb.write_hits                         0                       # DTB write hits
system.cpu01.itb.write_misses                       0                       # DTB write misses
system.cpu01.itb.write_acv                          0                       # DTB write access violations
system.cpu01.itb.write_accesses                     0                       # DTB write accesses
system.cpu01.itb.data_hits                          0                       # DTB hits
system.cpu01.itb.data_misses                        0                       # DTB misses
system.cpu01.itb.data_acv                           0                       # DTB access violations
system.cpu01.itb.data_accesses                      0                       # DTB accesses
system.cpu01.numCycles                        6068984                       # number of cpu cycles simulated
system.cpu01.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu01.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu01.fetch.icacheStallCycles            18931                       # Number of cycles fetch is stalled on an Icache miss
system.cpu01.fetch.Insts                     21480879                       # Number of instructions fetch has processed
system.cpu01.fetch.Branches                   1801088                       # Number of branches that fetch encountered
system.cpu01.fetch.predictedBranches           931856                       # Number of branches that fetch has predicted taken
system.cpu01.fetch.Cycles                     5927587                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu01.fetch.SquashCycles                 25429                       # Number of cycles fetch has spent squashing
system.cpu01.fetch.MiscStallCycles                 38                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu01.fetch.NoActiveThreadStallCycles        83104                       # Number of stall cycles due to no active thread to fetch from
system.cpu01.fetch.PendingTrapStallCycles         1996                       # Number of stall cycles due to pending traps
system.cpu01.fetch.IcacheWaitRetryStallCycles            1                       # Number of stall cycles due to full MSHR
system.cpu01.fetch.CacheLines                 1970333                       # Number of cache lines fetched
system.cpu01.fetch.IcacheSquashes                 303                       # Number of outstanding Icache misses that were squashed
system.cpu01.fetch.rateDist::samples          6044371                       # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::mean            3.553865                       # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::stdev           3.475795                       # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::0                2402664     39.75%     39.75% # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::1                 188545      3.12%     42.87% # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::2                 376863      6.23%     49.10% # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::3                 267334      4.42%     53.53% # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::4                 508248      8.41%     61.94% # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::5                  44043      0.73%     62.66% # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::6                  75400      1.25%     63.91% # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::7                 419193      6.94%     70.85% # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::8                1762081     29.15%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::total            6044371                       # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.branchRate                0.296769                       # Number of branch fetches per cycle
system.cpu01.fetch.rate                      3.539452                       # Number of inst fetches per cycle
system.cpu01.decode.IdleCycles                 165781                       # Number of cycles decode is idle
system.cpu01.decode.BlockedCycles             2562096                       # Number of cycles decode is blocked
system.cpu01.decode.RunCycles                 2927103                       # Number of cycles decode is running
system.cpu01.decode.UnblockCycles              293919                       # Number of cycles decode is unblocking
system.cpu01.decode.SquashCycles                12368                       # Number of cycles decode is squashing
system.cpu01.decode.BranchResolved              44836                       # Number of times decode resolved a branch
system.cpu01.decode.BranchMispred                 349                       # Number of times decode detected a branch misprediction
system.cpu01.decode.DecodedInsts             21309054                       # Number of instructions handled by decode
system.cpu01.decode.SquashedInsts                1805                       # Number of squashed instructions handled by decode
system.cpu01.rename.SquashCycles                12368                       # Number of cycles rename is squashing
system.cpu01.rename.IdleCycles                 306391                       # Number of cycles rename is idle
system.cpu01.rename.BlockCycles                610220                       # Number of cycles rename is blocking
system.cpu01.rename.serializeStallCycles        39264                       # count of cycles rename stalled for serializing inst
system.cpu01.rename.RunCycles                 3076049                       # Number of cycles rename is running
system.cpu01.rename.UnblockCycles             1916975                       # Number of cycles rename is unblocking
system.cpu01.rename.RenamedInsts             21226213                       # Number of instructions processed by rename
system.cpu01.rename.ROBFullEvents                4210                       # Number of times rename has blocked due to ROB full
system.cpu01.rename.IQFullEvents               337829                       # Number of times rename has blocked due to IQ full
system.cpu01.rename.LQFullEvents              1677363                       # Number of times rename has blocked due to LQ full
system.cpu01.rename.SQFullEvents                 2601                       # Number of times rename has blocked due to SQ full
system.cpu01.rename.RenamedOperands          15576658                       # Number of destination operands rename has renamed
system.cpu01.rename.RenameLookups            31003310                       # Number of register rename lookups that rename has made
system.cpu01.rename.int_rename_lookups       18386977                       # Number of integer rename lookups
system.cpu01.rename.fp_rename_lookups        12616327                       # Number of floating rename lookups
system.cpu01.rename.CommittedMaps            15244452                       # Number of HB maps that are committed
system.cpu01.rename.UndoneMaps                 332206                       # Number of HB maps that are undone due to squashing
system.cpu01.rename.serializingInsts             1136                       # count of serializing insts renamed
system.cpu01.rename.tempSerializingInsts         1121                       # count of temporary serializing insts renamed
system.cpu01.rename.skidInsts                 1642066                       # count of insts added to the skid buffer
system.cpu01.memDep0.insertedLoads            5254775                       # Number of loads inserted to the mem dependence unit.
system.cpu01.memDep0.insertedStores           2452606                       # Number of stores inserted to the mem dependence unit.
system.cpu01.memDep0.conflictingLoads           50628                       # Number of conflicting loads.
system.cpu01.memDep0.conflictingStores          35106                       # Number of conflicting stores.
system.cpu01.iq.iqInstsAdded                 20840256                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu01.iq.iqNonSpecInstsAdded              1134                       # Number of non-speculative instructions added to the IQ
system.cpu01.iq.iqInstsIssued                20863071                       # Number of instructions issued
system.cpu01.iq.iqSquashedInstsIssued           12149                       # Number of squashed instructions issued
system.cpu01.iq.iqSquashedInstsExamined        253645                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu01.iq.iqSquashedOperandsExamined       144228                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu01.iq.iqSquashedNonSpecRemoved           51                       # Number of squashed non-spec instructions that were removed
system.cpu01.iq.issued_per_cycle::samples      6044371                       # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::mean       3.451653                       # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::stdev      3.056493                       # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::0           2079184     34.40%     34.40% # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::1            203882      3.37%     37.77% # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::2            327411      5.42%     43.19% # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::3            423950      7.01%     50.20% # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::4            478150      7.91%     58.11% # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::5            652056     10.79%     68.90% # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::6            534687      8.85%     77.75% # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::7            408893      6.76%     84.51% # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::8            936158     15.49%    100.00% # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::total       6044371                       # Number of insts issued each cycle
system.cpu01.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu01.iq.fu_full::IntAlu                 18064      1.76%      1.76% # attempts to use FU when none available
system.cpu01.iq.fu_full::IntMult                    0      0.00%      1.76% # attempts to use FU when none available
system.cpu01.iq.fu_full::IntDiv                     0      0.00%      1.76% # attempts to use FU when none available
system.cpu01.iq.fu_full::FloatAdd               25157      2.45%      4.22% # attempts to use FU when none available
system.cpu01.iq.fu_full::FloatCmp                   0      0.00%      4.22% # attempts to use FU when none available
system.cpu01.iq.fu_full::FloatCvt                   0      0.00%      4.22% # attempts to use FU when none available
system.cpu01.iq.fu_full::FloatMult             503217     49.09%     53.31% # attempts to use FU when none available
system.cpu01.iq.fu_full::FloatDiv                6573      0.64%     53.95% # attempts to use FU when none available
system.cpu01.iq.fu_full::FloatSqrt                  0      0.00%     53.95% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdAdd                    0      0.00%     53.95% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdAddAcc                 0      0.00%     53.95% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdAlu                    0      0.00%     53.95% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdCmp                    0      0.00%     53.95% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdCvt                    0      0.00%     53.95% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdMisc                   0      0.00%     53.95% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdMult                   0      0.00%     53.95% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdMultAcc                0      0.00%     53.95% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdShift                  0      0.00%     53.95% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdShiftAcc               0      0.00%     53.95% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdSqrt                   0      0.00%     53.95% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdFloatAdd               0      0.00%     53.95% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdFloatAlu               0      0.00%     53.95% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdFloatCmp               0      0.00%     53.95% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdFloatCvt               0      0.00%     53.95% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdFloatDiv               0      0.00%     53.95% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdFloatMisc              0      0.00%     53.95% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdFloatMult              0      0.00%     53.95% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdFloatMultAcc            0      0.00%     53.95% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdFloatSqrt              0      0.00%     53.95% # attempts to use FU when none available
system.cpu01.iq.fu_full::MemRead               470112     45.86%     99.81% # attempts to use FU when none available
system.cpu01.iq.fu_full::MemWrite                1962      0.19%    100.00% # attempts to use FU when none available
system.cpu01.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu01.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu01.iq.FU_type_0::No_OpClass               4      0.00%      0.00% # Type of FU issued
system.cpu01.iq.FU_type_0::IntAlu             7442245     35.67%     35.67% # Type of FU issued
system.cpu01.iq.FU_type_0::IntMult              25763      0.12%     35.80% # Type of FU issued
system.cpu01.iq.FU_type_0::IntDiv                   0      0.00%     35.80% # Type of FU issued
system.cpu01.iq.FU_type_0::FloatAdd           3192798     15.30%     51.10% # Type of FU issued
system.cpu01.iq.FU_type_0::FloatCmp                 0      0.00%     51.10% # Type of FU issued
system.cpu01.iq.FU_type_0::FloatCvt                 0      0.00%     51.10% # Type of FU issued
system.cpu01.iq.FU_type_0::FloatMult          2411448     11.56%     62.66% # Type of FU issued
system.cpu01.iq.FU_type_0::FloatDiv              8389      0.04%     62.70% # Type of FU issued
system.cpu01.iq.FU_type_0::FloatSqrt                0      0.00%     62.70% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdAdd                  0      0.00%     62.70% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdAddAcc               0      0.00%     62.70% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdAlu                  0      0.00%     62.70% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdCmp                  0      0.00%     62.70% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdCvt                  0      0.00%     62.70% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdMisc                 0      0.00%     62.70% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdMult                 0      0.00%     62.70% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdMultAcc              0      0.00%     62.70% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdShift                0      0.00%     62.70% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdShiftAcc             0      0.00%     62.70% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdSqrt                 0      0.00%     62.70% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdFloatAdd             0      0.00%     62.70% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdFloatAlu             0      0.00%     62.70% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdFloatCmp             0      0.00%     62.70% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdFloatCvt             0      0.00%     62.70% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdFloatDiv             0      0.00%     62.70% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdFloatMisc            0      0.00%     62.70% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdFloatMult            0      0.00%     62.70% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     62.70% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdFloatSqrt            0      0.00%     62.70% # Type of FU issued
system.cpu01.iq.FU_type_0::MemRead            5332623     25.56%     88.26% # Type of FU issued
system.cpu01.iq.FU_type_0::MemWrite           2449801     11.74%    100.00% # Type of FU issued
system.cpu01.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu01.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu01.iq.FU_type_0::total             20863071                       # Type of FU issued
system.cpu01.iq.rate                         3.437655                       # Inst issue rate
system.cpu01.iq.fu_busy_cnt                   1025085                       # FU busy when requested
system.cpu01.iq.fu_busy_rate                 0.049134                       # FU busy rate (busy events/executed inst)
system.cpu01.iq.int_inst_queue_reads         21488597                       # Number of integer instruction queue reads
system.cpu01.iq.int_inst_queue_writes         7893691                       # Number of integer instruction queue writes
system.cpu01.iq.int_inst_queue_wakeup_accesses      7670324                       # Number of integer instruction queue wakeup accesses
system.cpu01.iq.fp_inst_queue_reads          27319150                       # Number of floating instruction queue reads
system.cpu01.iq.fp_inst_queue_writes         13201678                       # Number of floating instruction queue writes
system.cpu01.iq.fp_inst_queue_wakeup_accesses     13035954                       # Number of floating instruction queue wakeup accesses
system.cpu01.iq.int_alu_accesses              7732930                       # Number of integer alu accesses
system.cpu01.iq.fp_alu_accesses              14155222                       # Number of floating point alu accesses
system.cpu01.iew.lsq.thread0.forwLoads          28497                       # Number of loads that had data forwarded from stores
system.cpu01.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu01.iew.lsq.thread0.squashedLoads        62200                       # Number of loads squashed
system.cpu01.iew.lsq.thread0.ignoredResponses            6                       # Number of memory responses ignored because the instruction is squashed
system.cpu01.iew.lsq.thread0.memOrderViolation          347                       # Number of memory ordering violations
system.cpu01.iew.lsq.thread0.squashedStores         3808                       # Number of stores squashed
system.cpu01.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu01.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu01.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu01.iew.lsq.thread0.cacheBlocked        97886                       # Number of times an access to memory failed due to the cache being blocked
system.cpu01.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu01.iew.iewSquashCycles                12368                       # Number of cycles IEW is squashing
system.cpu01.iew.iewBlockCycles                284107                       # Number of cycles IEW is blocking
system.cpu01.iew.iewUnblockCycles              242908                       # Number of cycles IEW is unblocking
system.cpu01.iew.iewDispatchedInsts          21063597                       # Number of instructions dispatched to IQ
system.cpu01.iew.iewDispSquashedInsts             707                       # Number of squashed instructions skipped by dispatch
system.cpu01.iew.iewDispLoadInsts             5254775                       # Number of dispatched load instructions
system.cpu01.iew.iewDispStoreInsts            2452606                       # Number of dispatched store instructions
system.cpu01.iew.iewDispNonSpecInsts             1108                       # Number of dispatched non-speculative instructions
system.cpu01.iew.iewIQFullEvents                 5480                       # Number of times the IQ has become full, causing a stall
system.cpu01.iew.iewLSQFullEvents              234365                       # Number of times the LSQ has become full, causing a stall
system.cpu01.iew.memOrderViolationEvents          347                       # Number of memory order violations
system.cpu01.iew.predictedTakenIncorrect        11521                       # Number of branches that were predicted taken incorrectly
system.cpu01.iew.predictedNotTakenIncorrect          538                       # Number of branches that were predicted not taken incorrectly
system.cpu01.iew.branchMispredicts              12059                       # Number of branch mispredicts detected at execute
system.cpu01.iew.iewExecutedInsts            20816005                       # Number of executed instructions
system.cpu01.iew.iewExecLoadInsts             5310025                       # Number of load instructions executed
system.cpu01.iew.iewExecSquashedInsts           47066                       # Number of squashed instructions skipped in execute
system.cpu01.iew.exec_swp                           0                       # number of swp insts executed
system.cpu01.iew.exec_nop                      222207                       # number of nop insts executed
system.cpu01.iew.exec_refs                    7759594                       # number of memory reference insts executed
system.cpu01.iew.exec_branches                1766787                       # Number of branches executed
system.cpu01.iew.exec_stores                  2449569                       # Number of stores executed
system.cpu01.iew.exec_rate                   3.429899                       # Inst execution rate
system.cpu01.iew.wb_sent                     20713077                       # cumulative count of insts sent to commit
system.cpu01.iew.wb_count                    20706278                       # cumulative count of insts written-back
system.cpu01.iew.wb_producers                13635464                       # num instructions producing a value
system.cpu01.iew.wb_consumers                17122162                       # num instructions consuming a value
system.cpu01.iew.wb_rate                     3.411820                       # insts written-back per cycle
system.cpu01.iew.wb_fanout                   0.796363                       # average fanout of values written-back
system.cpu01.commit.commitSquashedInsts        264266                       # The number of squashed insts skipped by commit
system.cpu01.commit.commitNonSpecStalls          1083                       # The number of times commit has been forced to stall to communicate backwards
system.cpu01.commit.branchMispredicts           11972                       # The number of times a branch was mispredicted
system.cpu01.commit.committed_per_cycle::samples      5920801                       # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::mean     3.512732                       # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::stdev     3.537433                       # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::0      2620485     44.26%     44.26% # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::1       124050      2.10%     46.35% # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::2       166370      2.81%     49.16% # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::3       254198      4.29%     53.46% # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::4       140637      2.38%     55.83% # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::5       416799      7.04%     62.87% # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::6       259651      4.39%     67.26% # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::7       134536      2.27%     69.53% # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::8      1804075     30.47%    100.00% # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::total      5920801                       # Number of insts commited each cycle
system.cpu01.commit.committedInsts           20798185                       # Number of instructions committed
system.cpu01.commit.committedOps             20798185                       # Number of ops (including micro ops) committed
system.cpu01.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu01.commit.refs                      7641373                       # Number of memory references committed
system.cpu01.commit.loads                     5192575                       # Number of loads committed
system.cpu01.commit.membars                        18                       # Number of memory barriers committed
system.cpu01.commit.branches                  1732089                       # Number of branches committed
system.cpu01.commit.fp_insts                 13028912                       # Number of committed floating point instructions.
system.cpu01.commit.int_insts                15578890                       # Number of committed integer instructions.
system.cpu01.commit.function_calls              42156                       # Number of function calls committed.
system.cpu01.commit.op_class_0::No_OpClass       210444      1.01%      1.01% # Class of committed instruction
system.cpu01.commit.op_class_0::IntAlu        7314080     35.17%     36.18% # Class of committed instruction
system.cpu01.commit.op_class_0::IntMult         24843      0.12%     36.30% # Class of committed instruction
system.cpu01.commit.op_class_0::IntDiv              0      0.00%     36.30% # Class of committed instruction
system.cpu01.commit.op_class_0::FloatAdd      3188098     15.33%     51.63% # Class of committed instruction
system.cpu01.commit.op_class_0::FloatCmp            0      0.00%     51.63% # Class of committed instruction
system.cpu01.commit.op_class_0::FloatCvt            0      0.00%     51.63% # Class of committed instruction
system.cpu01.commit.op_class_0::FloatMult      2411200     11.59%     63.22% # Class of committed instruction
system.cpu01.commit.op_class_0::FloatDiv         8128      0.04%     63.26% # Class of committed instruction
system.cpu01.commit.op_class_0::FloatSqrt            0      0.00%     63.26% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdAdd             0      0.00%     63.26% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdAddAcc            0      0.00%     63.26% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdAlu             0      0.00%     63.26% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdCmp             0      0.00%     63.26% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdCvt             0      0.00%     63.26% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdMisc            0      0.00%     63.26% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdMult            0      0.00%     63.26% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdMultAcc            0      0.00%     63.26% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdShift            0      0.00%     63.26% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdShiftAcc            0      0.00%     63.26% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdSqrt            0      0.00%     63.26% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdFloatAdd            0      0.00%     63.26% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdFloatAlu            0      0.00%     63.26% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdFloatCmp            0      0.00%     63.26% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdFloatCvt            0      0.00%     63.26% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdFloatDiv            0      0.00%     63.26% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdFloatMisc            0      0.00%     63.26% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdFloatMult            0      0.00%     63.26% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdFloatMultAcc            0      0.00%     63.26% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdFloatSqrt            0      0.00%     63.26% # Class of committed instruction
system.cpu01.commit.op_class_0::MemRead       5192593     24.97%     88.23% # Class of committed instruction
system.cpu01.commit.op_class_0::MemWrite      2448799     11.77%    100.00% # Class of committed instruction
system.cpu01.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu01.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu01.commit.op_class_0::total        20798185                       # Class of committed instruction
system.cpu01.commit.bw_lim_events             1804075                       # number cycles where commit BW limit reached
system.cpu01.rob.rob_reads                   25177292                       # The number of ROB reads
system.cpu01.rob.rob_writes                  42165259                       # The number of ROB writes
system.cpu01.timesIdled                           290                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu01.idleCycles                         24613                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu01.quiesceCycles                   39924454                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu01.committedInsts                  20587745                       # Number of Instructions Simulated
system.cpu01.committedOps                    20587745                       # Number of Ops (including micro ops) Simulated
system.cpu01.cpi                             0.294786                       # CPI: Cycles Per Instruction
system.cpu01.cpi_total                       0.294786                       # CPI: Total CPI of All Threads
system.cpu01.ipc                             3.392289                       # IPC: Instructions Per Cycle
system.cpu01.ipc_total                       3.392289                       # IPC: Total IPC of All Threads
system.cpu01.int_regfile_reads               18262539                       # number of integer regfile reads
system.cpu01.int_regfile_writes               5313278                       # number of integer regfile writes
system.cpu01.fp_regfile_reads                12436460                       # number of floating regfile reads
system.cpu01.fp_regfile_writes               10019112                       # number of floating regfile writes
system.cpu01.misc_regfile_reads                   141                       # number of misc regfile reads
system.cpu01.misc_regfile_writes                   48                       # number of misc regfile writes
system.cpu01.dcache.tags.replacements          104736                       # number of replacements
system.cpu01.dcache.tags.tagsinuse          55.204879                       # Cycle average of tags in use
system.cpu01.dcache.tags.total_refs           7169851                       # Total number of references to valid blocks.
system.cpu01.dcache.tags.sampled_refs          104799                       # Sample count of references to valid blocks.
system.cpu01.dcache.tags.avg_refs           68.415262                       # Average number of references to valid blocks.
system.cpu01.dcache.tags.warmup_cycle     43775125353                       # Cycle when the warmup percentage was hit.
system.cpu01.dcache.tags.occ_blocks::cpu01.data    55.204879                       # Average occupied blocks per requestor
system.cpu01.dcache.tags.occ_percent::cpu01.data     0.862576                       # Average percentage of cache occupancy
system.cpu01.dcache.tags.occ_percent::total     0.862576                       # Average percentage of cache occupancy
system.cpu01.dcache.tags.occ_task_id_blocks::1024           63                       # Occupied blocks per task id
system.cpu01.dcache.tags.age_task_id_blocks_1024::1            3                       # Occupied blocks per task id
system.cpu01.dcache.tags.age_task_id_blocks_1024::2           60                       # Occupied blocks per task id
system.cpu01.dcache.tags.occ_task_id_percent::1024     0.984375                       # Percentage of cache occupancy per task id
system.cpu01.dcache.tags.tag_accesses        15375689                       # Number of tag accesses
system.cpu01.dcache.tags.data_accesses       15375689                       # Number of data accesses
system.cpu01.dcache.ReadReq_hits::cpu01.data      4724473                       # number of ReadReq hits
system.cpu01.dcache.ReadReq_hits::total       4724473                       # number of ReadReq hits
system.cpu01.dcache.WriteReq_hits::cpu01.data      2444812                       # number of WriteReq hits
system.cpu01.dcache.WriteReq_hits::total      2444812                       # number of WriteReq hits
system.cpu01.dcache.LoadLockedReq_hits::cpu01.data           20                       # number of LoadLockedReq hits
system.cpu01.dcache.LoadLockedReq_hits::total           20                       # number of LoadLockedReq hits
system.cpu01.dcache.StoreCondReq_hits::cpu01.data           18                       # number of StoreCondReq hits
system.cpu01.dcache.StoreCondReq_hits::total           18                       # number of StoreCondReq hits
system.cpu01.dcache.demand_hits::cpu01.data      7169285                       # number of demand (read+write) hits
system.cpu01.dcache.demand_hits::total        7169285                       # number of demand (read+write) hits
system.cpu01.dcache.overall_hits::cpu01.data      7169285                       # number of overall hits
system.cpu01.dcache.overall_hits::total       7169285                       # number of overall hits
system.cpu01.dcache.ReadReq_misses::cpu01.data       462107                       # number of ReadReq misses
system.cpu01.dcache.ReadReq_misses::total       462107                       # number of ReadReq misses
system.cpu01.dcache.WriteReq_misses::cpu01.data         3964                       # number of WriteReq misses
system.cpu01.dcache.WriteReq_misses::total         3964                       # number of WriteReq misses
system.cpu01.dcache.LoadLockedReq_misses::cpu01.data            8                       # number of LoadLockedReq misses
system.cpu01.dcache.LoadLockedReq_misses::total            8                       # number of LoadLockedReq misses
system.cpu01.dcache.StoreCondReq_misses::cpu01.data            4                       # number of StoreCondReq misses
system.cpu01.dcache.StoreCondReq_misses::total            4                       # number of StoreCondReq misses
system.cpu01.dcache.demand_misses::cpu01.data       466071                       # number of demand (read+write) misses
system.cpu01.dcache.demand_misses::total       466071                       # number of demand (read+write) misses
system.cpu01.dcache.overall_misses::cpu01.data       466071                       # number of overall misses
system.cpu01.dcache.overall_misses::total       466071                       # number of overall misses
system.cpu01.dcache.ReadReq_miss_latency::cpu01.data  43443500796                       # number of ReadReq miss cycles
system.cpu01.dcache.ReadReq_miss_latency::total  43443500796                       # number of ReadReq miss cycles
system.cpu01.dcache.WriteReq_miss_latency::cpu01.data    214114474                       # number of WriteReq miss cycles
system.cpu01.dcache.WriteReq_miss_latency::total    214114474                       # number of WriteReq miss cycles
system.cpu01.dcache.LoadLockedReq_miss_latency::cpu01.data        48762                       # number of LoadLockedReq miss cycles
system.cpu01.dcache.LoadLockedReq_miss_latency::total        48762                       # number of LoadLockedReq miss cycles
system.cpu01.dcache.StoreCondReq_miss_latency::cpu01.data        23220                       # number of StoreCondReq miss cycles
system.cpu01.dcache.StoreCondReq_miss_latency::total        23220                       # number of StoreCondReq miss cycles
system.cpu01.dcache.demand_miss_latency::cpu01.data  43657615270                       # number of demand (read+write) miss cycles
system.cpu01.dcache.demand_miss_latency::total  43657615270                       # number of demand (read+write) miss cycles
system.cpu01.dcache.overall_miss_latency::cpu01.data  43657615270                       # number of overall miss cycles
system.cpu01.dcache.overall_miss_latency::total  43657615270                       # number of overall miss cycles
system.cpu01.dcache.ReadReq_accesses::cpu01.data      5186580                       # number of ReadReq accesses(hits+misses)
system.cpu01.dcache.ReadReq_accesses::total      5186580                       # number of ReadReq accesses(hits+misses)
system.cpu01.dcache.WriteReq_accesses::cpu01.data      2448776                       # number of WriteReq accesses(hits+misses)
system.cpu01.dcache.WriteReq_accesses::total      2448776                       # number of WriteReq accesses(hits+misses)
system.cpu01.dcache.LoadLockedReq_accesses::cpu01.data           28                       # number of LoadLockedReq accesses(hits+misses)
system.cpu01.dcache.LoadLockedReq_accesses::total           28                       # number of LoadLockedReq accesses(hits+misses)
system.cpu01.dcache.StoreCondReq_accesses::cpu01.data           22                       # number of StoreCondReq accesses(hits+misses)
system.cpu01.dcache.StoreCondReq_accesses::total           22                       # number of StoreCondReq accesses(hits+misses)
system.cpu01.dcache.demand_accesses::cpu01.data      7635356                       # number of demand (read+write) accesses
system.cpu01.dcache.demand_accesses::total      7635356                       # number of demand (read+write) accesses
system.cpu01.dcache.overall_accesses::cpu01.data      7635356                       # number of overall (read+write) accesses
system.cpu01.dcache.overall_accesses::total      7635356                       # number of overall (read+write) accesses
system.cpu01.dcache.ReadReq_miss_rate::cpu01.data     0.089097                       # miss rate for ReadReq accesses
system.cpu01.dcache.ReadReq_miss_rate::total     0.089097                       # miss rate for ReadReq accesses
system.cpu01.dcache.WriteReq_miss_rate::cpu01.data     0.001619                       # miss rate for WriteReq accesses
system.cpu01.dcache.WriteReq_miss_rate::total     0.001619                       # miss rate for WriteReq accesses
system.cpu01.dcache.LoadLockedReq_miss_rate::cpu01.data     0.285714                       # miss rate for LoadLockedReq accesses
system.cpu01.dcache.LoadLockedReq_miss_rate::total     0.285714                       # miss rate for LoadLockedReq accesses
system.cpu01.dcache.StoreCondReq_miss_rate::cpu01.data     0.181818                       # miss rate for StoreCondReq accesses
system.cpu01.dcache.StoreCondReq_miss_rate::total     0.181818                       # miss rate for StoreCondReq accesses
system.cpu01.dcache.demand_miss_rate::cpu01.data     0.061041                       # miss rate for demand accesses
system.cpu01.dcache.demand_miss_rate::total     0.061041                       # miss rate for demand accesses
system.cpu01.dcache.overall_miss_rate::cpu01.data     0.061041                       # miss rate for overall accesses
system.cpu01.dcache.overall_miss_rate::total     0.061041                       # miss rate for overall accesses
system.cpu01.dcache.ReadReq_avg_miss_latency::cpu01.data 94011.778216                       # average ReadReq miss latency
system.cpu01.dcache.ReadReq_avg_miss_latency::total 94011.778216                       # average ReadReq miss latency
system.cpu01.dcache.WriteReq_avg_miss_latency::cpu01.data 54014.751261                       # average WriteReq miss latency
system.cpu01.dcache.WriteReq_avg_miss_latency::total 54014.751261                       # average WriteReq miss latency
system.cpu01.dcache.LoadLockedReq_avg_miss_latency::cpu01.data  6095.250000                       # average LoadLockedReq miss latency
system.cpu01.dcache.LoadLockedReq_avg_miss_latency::total  6095.250000                       # average LoadLockedReq miss latency
system.cpu01.dcache.StoreCondReq_avg_miss_latency::cpu01.data         5805                       # average StoreCondReq miss latency
system.cpu01.dcache.StoreCondReq_avg_miss_latency::total         5805                       # average StoreCondReq miss latency
system.cpu01.dcache.demand_avg_miss_latency::cpu01.data 93671.597825                       # average overall miss latency
system.cpu01.dcache.demand_avg_miss_latency::total 93671.597825                       # average overall miss latency
system.cpu01.dcache.overall_avg_miss_latency::cpu01.data 93671.597825                       # average overall miss latency
system.cpu01.dcache.overall_avg_miss_latency::total 93671.597825                       # average overall miss latency
system.cpu01.dcache.blocked_cycles::no_mshrs       235127                       # number of cycles access was blocked
system.cpu01.dcache.blocked_cycles::no_targets          336                       # number of cycles access was blocked
system.cpu01.dcache.blocked::no_mshrs            7070                       # number of cycles access was blocked
system.cpu01.dcache.blocked::no_targets             3                       # number of cycles access was blocked
system.cpu01.dcache.avg_blocked_cycles::no_mshrs    33.257001                       # average number of cycles each access was blocked
system.cpu01.dcache.avg_blocked_cycles::no_targets          112                       # average number of cycles each access was blocked
system.cpu01.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu01.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu01.dcache.writebacks::writebacks        49462                       # number of writebacks
system.cpu01.dcache.writebacks::total           49462                       # number of writebacks
system.cpu01.dcache.ReadReq_mshr_hits::cpu01.data       358040                       # number of ReadReq MSHR hits
system.cpu01.dcache.ReadReq_mshr_hits::total       358040                       # number of ReadReq MSHR hits
system.cpu01.dcache.WriteReq_mshr_hits::cpu01.data         2999                       # number of WriteReq MSHR hits
system.cpu01.dcache.WriteReq_mshr_hits::total         2999                       # number of WriteReq MSHR hits
system.cpu01.dcache.LoadLockedReq_mshr_hits::cpu01.data            2                       # number of LoadLockedReq MSHR hits
system.cpu01.dcache.LoadLockedReq_mshr_hits::total            2                       # number of LoadLockedReq MSHR hits
system.cpu01.dcache.demand_mshr_hits::cpu01.data       361039                       # number of demand (read+write) MSHR hits
system.cpu01.dcache.demand_mshr_hits::total       361039                       # number of demand (read+write) MSHR hits
system.cpu01.dcache.overall_mshr_hits::cpu01.data       361039                       # number of overall MSHR hits
system.cpu01.dcache.overall_mshr_hits::total       361039                       # number of overall MSHR hits
system.cpu01.dcache.ReadReq_mshr_misses::cpu01.data       104067                       # number of ReadReq MSHR misses
system.cpu01.dcache.ReadReq_mshr_misses::total       104067                       # number of ReadReq MSHR misses
system.cpu01.dcache.WriteReq_mshr_misses::cpu01.data          965                       # number of WriteReq MSHR misses
system.cpu01.dcache.WriteReq_mshr_misses::total          965                       # number of WriteReq MSHR misses
system.cpu01.dcache.LoadLockedReq_mshr_misses::cpu01.data            6                       # number of LoadLockedReq MSHR misses
system.cpu01.dcache.LoadLockedReq_mshr_misses::total            6                       # number of LoadLockedReq MSHR misses
system.cpu01.dcache.StoreCondReq_mshr_misses::cpu01.data            4                       # number of StoreCondReq MSHR misses
system.cpu01.dcache.StoreCondReq_mshr_misses::total            4                       # number of StoreCondReq MSHR misses
system.cpu01.dcache.demand_mshr_misses::cpu01.data       105032                       # number of demand (read+write) MSHR misses
system.cpu01.dcache.demand_mshr_misses::total       105032                       # number of demand (read+write) MSHR misses
system.cpu01.dcache.overall_mshr_misses::cpu01.data       105032                       # number of overall MSHR misses
system.cpu01.dcache.overall_mshr_misses::total       105032                       # number of overall MSHR misses
system.cpu01.dcache.ReadReq_mshr_miss_latency::cpu01.data   7020979155                       # number of ReadReq MSHR miss cycles
system.cpu01.dcache.ReadReq_mshr_miss_latency::total   7020979155                       # number of ReadReq MSHR miss cycles
system.cpu01.dcache.WriteReq_mshr_miss_latency::cpu01.data     65477926                       # number of WriteReq MSHR miss cycles
system.cpu01.dcache.WriteReq_mshr_miss_latency::total     65477926                       # number of WriteReq MSHR miss cycles
system.cpu01.dcache.LoadLockedReq_mshr_miss_latency::cpu01.data        33669                       # number of LoadLockedReq MSHR miss cycles
system.cpu01.dcache.LoadLockedReq_mshr_miss_latency::total        33669                       # number of LoadLockedReq MSHR miss cycles
system.cpu01.dcache.StoreCondReq_mshr_miss_latency::cpu01.data        18576                       # number of StoreCondReq MSHR miss cycles
system.cpu01.dcache.StoreCondReq_mshr_miss_latency::total        18576                       # number of StoreCondReq MSHR miss cycles
system.cpu01.dcache.demand_mshr_miss_latency::cpu01.data   7086457081                       # number of demand (read+write) MSHR miss cycles
system.cpu01.dcache.demand_mshr_miss_latency::total   7086457081                       # number of demand (read+write) MSHR miss cycles
system.cpu01.dcache.overall_mshr_miss_latency::cpu01.data   7086457081                       # number of overall MSHR miss cycles
system.cpu01.dcache.overall_mshr_miss_latency::total   7086457081                       # number of overall MSHR miss cycles
system.cpu01.dcache.ReadReq_mshr_miss_rate::cpu01.data     0.020065                       # mshr miss rate for ReadReq accesses
system.cpu01.dcache.ReadReq_mshr_miss_rate::total     0.020065                       # mshr miss rate for ReadReq accesses
system.cpu01.dcache.WriteReq_mshr_miss_rate::cpu01.data     0.000394                       # mshr miss rate for WriteReq accesses
system.cpu01.dcache.WriteReq_mshr_miss_rate::total     0.000394                       # mshr miss rate for WriteReq accesses
system.cpu01.dcache.LoadLockedReq_mshr_miss_rate::cpu01.data     0.214286                       # mshr miss rate for LoadLockedReq accesses
system.cpu01.dcache.LoadLockedReq_mshr_miss_rate::total     0.214286                       # mshr miss rate for LoadLockedReq accesses
system.cpu01.dcache.StoreCondReq_mshr_miss_rate::cpu01.data     0.181818                       # mshr miss rate for StoreCondReq accesses
system.cpu01.dcache.StoreCondReq_mshr_miss_rate::total     0.181818                       # mshr miss rate for StoreCondReq accesses
system.cpu01.dcache.demand_mshr_miss_rate::cpu01.data     0.013756                       # mshr miss rate for demand accesses
system.cpu01.dcache.demand_mshr_miss_rate::total     0.013756                       # mshr miss rate for demand accesses
system.cpu01.dcache.overall_mshr_miss_rate::cpu01.data     0.013756                       # mshr miss rate for overall accesses
system.cpu01.dcache.overall_mshr_miss_rate::total     0.013756                       # mshr miss rate for overall accesses
system.cpu01.dcache.ReadReq_avg_mshr_miss_latency::cpu01.data 67465.951310                       # average ReadReq mshr miss latency
system.cpu01.dcache.ReadReq_avg_mshr_miss_latency::total 67465.951310                       # average ReadReq mshr miss latency
system.cpu01.dcache.WriteReq_avg_mshr_miss_latency::cpu01.data 67852.773057                       # average WriteReq mshr miss latency
system.cpu01.dcache.WriteReq_avg_mshr_miss_latency::total 67852.773057                       # average WriteReq mshr miss latency
system.cpu01.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu01.data  5611.500000                       # average LoadLockedReq mshr miss latency
system.cpu01.dcache.LoadLockedReq_avg_mshr_miss_latency::total  5611.500000                       # average LoadLockedReq mshr miss latency
system.cpu01.dcache.StoreCondReq_avg_mshr_miss_latency::cpu01.data         4644                       # average StoreCondReq mshr miss latency
system.cpu01.dcache.StoreCondReq_avg_mshr_miss_latency::total         4644                       # average StoreCondReq mshr miss latency
system.cpu01.dcache.demand_avg_mshr_miss_latency::cpu01.data 67469.505303                       # average overall mshr miss latency
system.cpu01.dcache.demand_avg_mshr_miss_latency::total 67469.505303                       # average overall mshr miss latency
system.cpu01.dcache.overall_avg_mshr_miss_latency::cpu01.data 67469.505303                       # average overall mshr miss latency
system.cpu01.dcache.overall_avg_mshr_miss_latency::total 67469.505303                       # average overall mshr miss latency
system.cpu01.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu01.icache.tags.replacements             137                       # number of replacements
system.cpu01.icache.tags.tagsinuse         334.049919                       # Cycle average of tags in use
system.cpu01.icache.tags.total_refs           1969676                       # Total number of references to valid blocks.
system.cpu01.icache.tags.sampled_refs             516                       # Sample count of references to valid blocks.
system.cpu01.icache.tags.avg_refs         3817.201550                       # Average number of references to valid blocks.
system.cpu01.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu01.icache.tags.occ_blocks::cpu01.inst   334.049919                       # Average occupied blocks per requestor
system.cpu01.icache.tags.occ_percent::cpu01.inst     0.652441                       # Average percentage of cache occupancy
system.cpu01.icache.tags.occ_percent::total     0.652441                       # Average percentage of cache occupancy
system.cpu01.icache.tags.occ_task_id_blocks::1024          379                       # Occupied blocks per task id
system.cpu01.icache.tags.age_task_id_blocks_1024::1            3                       # Occupied blocks per task id
system.cpu01.icache.tags.age_task_id_blocks_1024::2            5                       # Occupied blocks per task id
system.cpu01.icache.tags.age_task_id_blocks_1024::3           69                       # Occupied blocks per task id
system.cpu01.icache.tags.age_task_id_blocks_1024::4          302                       # Occupied blocks per task id
system.cpu01.icache.tags.occ_task_id_percent::1024     0.740234                       # Percentage of cache occupancy per task id
system.cpu01.icache.tags.tag_accesses         3941182                       # Number of tag accesses
system.cpu01.icache.tags.data_accesses        3941182                       # Number of data accesses
system.cpu01.icache.ReadReq_hits::cpu01.inst      1969676                       # number of ReadReq hits
system.cpu01.icache.ReadReq_hits::total       1969676                       # number of ReadReq hits
system.cpu01.icache.demand_hits::cpu01.inst      1969676                       # number of demand (read+write) hits
system.cpu01.icache.demand_hits::total        1969676                       # number of demand (read+write) hits
system.cpu01.icache.overall_hits::cpu01.inst      1969676                       # number of overall hits
system.cpu01.icache.overall_hits::total       1969676                       # number of overall hits
system.cpu01.icache.ReadReq_misses::cpu01.inst          657                       # number of ReadReq misses
system.cpu01.icache.ReadReq_misses::total          657                       # number of ReadReq misses
system.cpu01.icache.demand_misses::cpu01.inst          657                       # number of demand (read+write) misses
system.cpu01.icache.demand_misses::total          657                       # number of demand (read+write) misses
system.cpu01.icache.overall_misses::cpu01.inst          657                       # number of overall misses
system.cpu01.icache.overall_misses::total          657                       # number of overall misses
system.cpu01.icache.ReadReq_miss_latency::cpu01.inst     74459574                       # number of ReadReq miss cycles
system.cpu01.icache.ReadReq_miss_latency::total     74459574                       # number of ReadReq miss cycles
system.cpu01.icache.demand_miss_latency::cpu01.inst     74459574                       # number of demand (read+write) miss cycles
system.cpu01.icache.demand_miss_latency::total     74459574                       # number of demand (read+write) miss cycles
system.cpu01.icache.overall_miss_latency::cpu01.inst     74459574                       # number of overall miss cycles
system.cpu01.icache.overall_miss_latency::total     74459574                       # number of overall miss cycles
system.cpu01.icache.ReadReq_accesses::cpu01.inst      1970333                       # number of ReadReq accesses(hits+misses)
system.cpu01.icache.ReadReq_accesses::total      1970333                       # number of ReadReq accesses(hits+misses)
system.cpu01.icache.demand_accesses::cpu01.inst      1970333                       # number of demand (read+write) accesses
system.cpu01.icache.demand_accesses::total      1970333                       # number of demand (read+write) accesses
system.cpu01.icache.overall_accesses::cpu01.inst      1970333                       # number of overall (read+write) accesses
system.cpu01.icache.overall_accesses::total      1970333                       # number of overall (read+write) accesses
system.cpu01.icache.ReadReq_miss_rate::cpu01.inst     0.000333                       # miss rate for ReadReq accesses
system.cpu01.icache.ReadReq_miss_rate::total     0.000333                       # miss rate for ReadReq accesses
system.cpu01.icache.demand_miss_rate::cpu01.inst     0.000333                       # miss rate for demand accesses
system.cpu01.icache.demand_miss_rate::total     0.000333                       # miss rate for demand accesses
system.cpu01.icache.overall_miss_rate::cpu01.inst     0.000333                       # miss rate for overall accesses
system.cpu01.icache.overall_miss_rate::total     0.000333                       # miss rate for overall accesses
system.cpu01.icache.ReadReq_avg_miss_latency::cpu01.inst 113332.684932                       # average ReadReq miss latency
system.cpu01.icache.ReadReq_avg_miss_latency::total 113332.684932                       # average ReadReq miss latency
system.cpu01.icache.demand_avg_miss_latency::cpu01.inst 113332.684932                       # average overall miss latency
system.cpu01.icache.demand_avg_miss_latency::total 113332.684932                       # average overall miss latency
system.cpu01.icache.overall_avg_miss_latency::cpu01.inst 113332.684932                       # average overall miss latency
system.cpu01.icache.overall_avg_miss_latency::total 113332.684932                       # average overall miss latency
system.cpu01.icache.blocked_cycles::no_mshrs           10                       # number of cycles access was blocked
system.cpu01.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu01.icache.blocked::no_mshrs               2                       # number of cycles access was blocked
system.cpu01.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu01.icache.avg_blocked_cycles::no_mshrs            5                       # average number of cycles each access was blocked
system.cpu01.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu01.icache.fast_writes                     0                       # number of fast writes performed
system.cpu01.icache.cache_copies                    0                       # number of cache copies performed
system.cpu01.icache.writebacks::writebacks          137                       # number of writebacks
system.cpu01.icache.writebacks::total             137                       # number of writebacks
system.cpu01.icache.ReadReq_mshr_hits::cpu01.inst          141                       # number of ReadReq MSHR hits
system.cpu01.icache.ReadReq_mshr_hits::total          141                       # number of ReadReq MSHR hits
system.cpu01.icache.demand_mshr_hits::cpu01.inst          141                       # number of demand (read+write) MSHR hits
system.cpu01.icache.demand_mshr_hits::total          141                       # number of demand (read+write) MSHR hits
system.cpu01.icache.overall_mshr_hits::cpu01.inst          141                       # number of overall MSHR hits
system.cpu01.icache.overall_mshr_hits::total          141                       # number of overall MSHR hits
system.cpu01.icache.ReadReq_mshr_misses::cpu01.inst          516                       # number of ReadReq MSHR misses
system.cpu01.icache.ReadReq_mshr_misses::total          516                       # number of ReadReq MSHR misses
system.cpu01.icache.demand_mshr_misses::cpu01.inst          516                       # number of demand (read+write) MSHR misses
system.cpu01.icache.demand_mshr_misses::total          516                       # number of demand (read+write) MSHR misses
system.cpu01.icache.overall_mshr_misses::cpu01.inst          516                       # number of overall MSHR misses
system.cpu01.icache.overall_mshr_misses::total          516                       # number of overall MSHR misses
system.cpu01.icache.ReadReq_mshr_miss_latency::cpu01.inst     52296084                       # number of ReadReq MSHR miss cycles
system.cpu01.icache.ReadReq_mshr_miss_latency::total     52296084                       # number of ReadReq MSHR miss cycles
system.cpu01.icache.demand_mshr_miss_latency::cpu01.inst     52296084                       # number of demand (read+write) MSHR miss cycles
system.cpu01.icache.demand_mshr_miss_latency::total     52296084                       # number of demand (read+write) MSHR miss cycles
system.cpu01.icache.overall_mshr_miss_latency::cpu01.inst     52296084                       # number of overall MSHR miss cycles
system.cpu01.icache.overall_mshr_miss_latency::total     52296084                       # number of overall MSHR miss cycles
system.cpu01.icache.ReadReq_mshr_miss_rate::cpu01.inst     0.000262                       # mshr miss rate for ReadReq accesses
system.cpu01.icache.ReadReq_mshr_miss_rate::total     0.000262                       # mshr miss rate for ReadReq accesses
system.cpu01.icache.demand_mshr_miss_rate::cpu01.inst     0.000262                       # mshr miss rate for demand accesses
system.cpu01.icache.demand_mshr_miss_rate::total     0.000262                       # mshr miss rate for demand accesses
system.cpu01.icache.overall_mshr_miss_rate::cpu01.inst     0.000262                       # mshr miss rate for overall accesses
system.cpu01.icache.overall_mshr_miss_rate::total     0.000262                       # mshr miss rate for overall accesses
system.cpu01.icache.ReadReq_avg_mshr_miss_latency::cpu01.inst       101349                       # average ReadReq mshr miss latency
system.cpu01.icache.ReadReq_avg_mshr_miss_latency::total       101349                       # average ReadReq mshr miss latency
system.cpu01.icache.demand_avg_mshr_miss_latency::cpu01.inst       101349                       # average overall mshr miss latency
system.cpu01.icache.demand_avg_mshr_miss_latency::total       101349                       # average overall mshr miss latency
system.cpu01.icache.overall_avg_mshr_miss_latency::cpu01.inst       101349                       # average overall mshr miss latency
system.cpu01.icache.overall_avg_mshr_miss_latency::total       101349                       # average overall mshr miss latency
system.cpu01.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu02.branchPred.lookups               1877646                       # Number of BP lookups
system.cpu02.branchPred.condPredicted         1792482                       # Number of conditional branches predicted
system.cpu02.branchPred.condIncorrect           12773                       # Number of conditional branches incorrect
system.cpu02.branchPred.BTBLookups            1166505                       # Number of BTB lookups
system.cpu02.branchPred.BTBHits                923552                       # Number of BTB hits
system.cpu02.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu02.branchPred.BTBHitPct           79.172571                       # BTB Hit Percentage
system.cpu02.branchPred.usedRAS                 41620                       # Number of times the RAS was used to get a target.
system.cpu02.branchPred.RASInCorrect                4                       # Number of incorrect RAS predictions.
system.cpu02.branchPred.indirectLookups            58                       # Number of indirect predictor lookups.
system.cpu02.branchPred.indirectHits                0                       # Number of indirect target hits.
system.cpu02.branchPred.indirectMisses             58                       # Number of indirect misses.
system.cpu02.branchPredindirectMispredicted           15                       # Number of mispredicted indirect branches.
system.cpu02.dtb.fetch_hits                         0                       # ITB hits
system.cpu02.dtb.fetch_misses                       0                       # ITB misses
system.cpu02.dtb.fetch_acv                          0                       # ITB acv
system.cpu02.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu02.dtb.read_hits                    5550722                       # DTB read hits
system.cpu02.dtb.read_misses                     2840                       # DTB read misses
system.cpu02.dtb.read_acv                           0                       # DTB read access violations
system.cpu02.dtb.read_accesses                5553562                       # DTB read accesses
system.cpu02.dtb.write_hits                   2569108                       # DTB write hits
system.cpu02.dtb.write_misses                      12                       # DTB write misses
system.cpu02.dtb.write_acv                          0                       # DTB write access violations
system.cpu02.dtb.write_accesses               2569120                       # DTB write accesses
system.cpu02.dtb.data_hits                    8119830                       # DTB hits
system.cpu02.dtb.data_misses                     2852                       # DTB misses
system.cpu02.dtb.data_acv                           0                       # DTB access violations
system.cpu02.dtb.data_accesses                8122682                       # DTB accesses
system.cpu02.itb.fetch_hits                   2051232                       # ITB hits
system.cpu02.itb.fetch_misses                      72                       # ITB misses
system.cpu02.itb.fetch_acv                          0                       # ITB acv
system.cpu02.itb.fetch_accesses               2051304                       # ITB accesses
system.cpu02.itb.read_hits                          0                       # DTB read hits
system.cpu02.itb.read_misses                        0                       # DTB read misses
system.cpu02.itb.read_acv                           0                       # DTB read access violations
system.cpu02.itb.read_accesses                      0                       # DTB read accesses
system.cpu02.itb.write_hits                         0                       # DTB write hits
system.cpu02.itb.write_misses                       0                       # DTB write misses
system.cpu02.itb.write_acv                          0                       # DTB write access violations
system.cpu02.itb.write_accesses                     0                       # DTB write accesses
system.cpu02.itb.data_hits                          0                       # DTB hits
system.cpu02.itb.data_misses                        0                       # DTB misses
system.cpu02.itb.data_acv                           0                       # DTB access violations
system.cpu02.itb.data_accesses                      0                       # DTB accesses
system.cpu02.numCycles                        6198517                       # number of cpu cycles simulated
system.cpu02.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu02.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu02.fetch.icacheStallCycles            15746                       # Number of cycles fetch is stalled on an Icache miss
system.cpu02.fetch.Insts                     22461002                       # Number of instructions fetch has processed
system.cpu02.fetch.Branches                   1877646                       # Number of branches that fetch encountered
system.cpu02.fetch.predictedBranches           965172                       # Number of branches that fetch has predicted taken
system.cpu02.fetch.Cycles                     6076790                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu02.fetch.SquashCycles                 26225                       # Number of cycles fetch has spent squashing
system.cpu02.fetch.MiscStallCycles                 38                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu02.fetch.NoActiveThreadStallCycles        85862                       # Number of stall cycles due to no active thread to fetch from
system.cpu02.fetch.PendingTrapStallCycles         1740                       # Number of stall cycles due to pending traps
system.cpu02.fetch.IcacheWaitRetryStallCycles            5                       # Number of stall cycles due to full MSHR
system.cpu02.fetch.CacheLines                 2051232                       # Number of cache lines fetched
system.cpu02.fetch.IcacheSquashes                 224                       # Number of outstanding Icache misses that were squashed
system.cpu02.fetch.rateDist::samples          6193293                       # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::mean            3.626665                       # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::stdev           3.476650                       # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::0                2390456     38.60%     38.60% # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::1                 195722      3.16%     41.76% # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::2                 397310      6.42%     48.17% # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::3                 272419      4.40%     52.57% # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::4                 529777      8.55%     61.13% # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::5                  43292      0.70%     61.82% # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::6                  78096      1.26%     63.09% # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::7                 440509      7.11%     70.20% # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::8                1845712     29.80%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::total            6193293                       # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.branchRate                0.302919                       # Number of branch fetches per cycle
system.cpu02.fetch.rate                      3.623609                       # Number of inst fetches per cycle
system.cpu02.decode.IdleCycles                 169407                       # Number of cycles decode is idle
system.cpu02.decode.BlockedCycles             2561170                       # Number of cycles decode is blocked
system.cpu02.decode.RunCycles                 3056789                       # Number of cycles decode is running
system.cpu02.decode.UnblockCycles              307180                       # Number of cycles decode is unblocking
system.cpu02.decode.SquashCycles                12885                       # Number of cycles decode is squashing
system.cpu02.decode.BranchResolved              42973                       # Number of times decode resolved a branch
system.cpu02.decode.BranchMispred                 234                       # Number of times decode detected a branch misprediction
system.cpu02.decode.DecodedInsts             22284988                       # Number of instructions handled by decode
system.cpu02.decode.SquashedInsts                1018                       # Number of squashed instructions handled by decode
system.cpu02.rename.SquashCycles                12885                       # Number of cycles rename is squashing
system.cpu02.rename.IdleCycles                 316333                       # Number of cycles rename is idle
system.cpu02.rename.BlockCycles                595771                       # Number of cycles rename is blocking
system.cpu02.rename.serializeStallCycles        13806                       # count of cycles rename stalled for serializing inst
system.cpu02.rename.RunCycles                 3212536                       # Number of cycles rename is running
system.cpu02.rename.UnblockCycles             1956100                       # Number of cycles rename is unblocking
system.cpu02.rename.RenamedInsts             22198088                       # Number of instructions processed by rename
system.cpu02.rename.ROBFullEvents                4774                       # Number of times rename has blocked due to ROB full
system.cpu02.rename.IQFullEvents               350880                       # Number of times rename has blocked due to IQ full
system.cpu02.rename.LQFullEvents              1707782                       # Number of times rename has blocked due to LQ full
system.cpu02.rename.SQFullEvents                 1627                       # Number of times rename has blocked due to SQ full
system.cpu02.rename.RenamedOperands          16284812                       # Number of destination operands rename has renamed
system.cpu02.rename.RenameLookups            32431357                       # Number of register rename lookups that rename has made
system.cpu02.rename.int_rename_lookups       19188352                       # Number of integer rename lookups
system.cpu02.rename.fp_rename_lookups        13242999                       # Number of floating rename lookups
system.cpu02.rename.CommittedMaps            15936787                       # Number of HB maps that are committed
system.cpu02.rename.UndoneMaps                 348025                       # Number of HB maps that are undone due to squashing
system.cpu02.rename.serializingInsts              336                       # count of serializing insts renamed
system.cpu02.rename.tempSerializingInsts          319                       # count of temporary serializing insts renamed
system.cpu02.rename.skidInsts                 1719645                       # count of insts added to the skid buffer
system.cpu02.memDep0.insertedLoads            5500230                       # Number of loads inserted to the mem dependence unit.
system.cpu02.memDep0.insertedStores           2571726                       # Number of stores inserted to the mem dependence unit.
system.cpu02.memDep0.conflictingLoads           52298                       # Number of conflicting loads.
system.cpu02.memDep0.conflictingStores          38411                       # Number of conflicting stores.
system.cpu02.iq.iqInstsAdded                 21799025                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu02.iq.iqNonSpecInstsAdded               336                       # Number of non-speculative instructions added to the IQ
system.cpu02.iq.iqInstsIssued                21817932                       # Number of instructions issued
system.cpu02.iq.iqSquashedInstsIssued           12539                       # Number of squashed instructions issued
system.cpu02.iq.iqSquashedInstsExamined        265649                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu02.iq.iqSquashedOperandsExamined       151100                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu02.iq.iqSquashedNonSpecRemoved           24                       # Number of squashed non-spec instructions that were removed
system.cpu02.iq.issued_per_cycle::samples      6193293                       # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::mean       3.522832                       # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::stdev      3.053346                       # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::0           2061814     33.29%     33.29% # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::1            205750      3.32%     36.61% # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::2            337488      5.45%     42.06% # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::3            437385      7.06%     49.12% # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::4            497947      8.04%     57.16% # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::5            681266     11.00%     68.16% # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::6            558772      9.02%     77.19% # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::7            428667      6.92%     84.11% # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::8            984204     15.89%    100.00% # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::total       6193293                       # Number of insts issued each cycle
system.cpu02.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu02.iq.fu_full::IntAlu                 19326      1.79%      1.79% # attempts to use FU when none available
system.cpu02.iq.fu_full::IntMult                    0      0.00%      1.79% # attempts to use FU when none available
system.cpu02.iq.fu_full::IntDiv                     0      0.00%      1.79% # attempts to use FU when none available
system.cpu02.iq.fu_full::FloatAdd               26285      2.44%      4.23% # attempts to use FU when none available
system.cpu02.iq.fu_full::FloatCmp                   0      0.00%      4.23% # attempts to use FU when none available
system.cpu02.iq.fu_full::FloatCvt                   0      0.00%      4.23% # attempts to use FU when none available
system.cpu02.iq.fu_full::FloatMult             530687     49.20%     53.43% # attempts to use FU when none available
system.cpu02.iq.fu_full::FloatDiv                8131      0.75%     54.18% # attempts to use FU when none available
system.cpu02.iq.fu_full::FloatSqrt                  0      0.00%     54.18% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdAdd                    0      0.00%     54.18% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdAddAcc                 0      0.00%     54.18% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdAlu                    0      0.00%     54.18% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdCmp                    0      0.00%     54.18% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdCvt                    0      0.00%     54.18% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdMisc                   0      0.00%     54.18% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdMult                   0      0.00%     54.18% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdMultAcc                0      0.00%     54.18% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdShift                  0      0.00%     54.18% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdShiftAcc               0      0.00%     54.18% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdSqrt                   0      0.00%     54.18% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdFloatAdd               0      0.00%     54.18% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdFloatAlu               0      0.00%     54.18% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdFloatCmp               0      0.00%     54.18% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdFloatCvt               0      0.00%     54.18% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdFloatDiv               0      0.00%     54.18% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdFloatMisc              0      0.00%     54.18% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdFloatMult              0      0.00%     54.18% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdFloatMultAcc            0      0.00%     54.18% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdFloatSqrt              0      0.00%     54.18% # attempts to use FU when none available
system.cpu02.iq.fu_full::MemRead               492017     45.62%     99.80% # attempts to use FU when none available
system.cpu02.iq.fu_full::MemWrite                2173      0.20%    100.00% # attempts to use FU when none available
system.cpu02.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu02.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu02.iq.FU_type_0::No_OpClass               4      0.00%      0.00% # Type of FU issued
system.cpu02.iq.FU_type_0::IntAlu             7753943     35.54%     35.54% # Type of FU issued
system.cpu02.iq.FU_type_0::IntMult              25820      0.12%     35.66% # Type of FU issued
system.cpu02.iq.FU_type_0::IntDiv                   0      0.00%     35.66% # Type of FU issued
system.cpu02.iq.FU_type_0::FloatAdd           3350493     15.36%     51.01% # Type of FU issued
system.cpu02.iq.FU_type_0::FloatCmp                 0      0.00%     51.01% # Type of FU issued
system.cpu02.iq.FU_type_0::FloatCvt                 0      0.00%     51.01% # Type of FU issued
system.cpu02.iq.FU_type_0::FloatMult          2531474     11.60%     62.62% # Type of FU issued
system.cpu02.iq.FU_type_0::FloatDiv              9481      0.04%     62.66% # Type of FU issued
system.cpu02.iq.FU_type_0::FloatSqrt                0      0.00%     62.66% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdAdd                  0      0.00%     62.66% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdAddAcc               0      0.00%     62.66% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdAlu                  0      0.00%     62.66% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdCmp                  0      0.00%     62.66% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdCvt                  0      0.00%     62.66% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdMisc                 0      0.00%     62.66% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdMult                 0      0.00%     62.66% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdMultAcc              0      0.00%     62.66% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdShift                0      0.00%     62.66% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdShiftAcc             0      0.00%     62.66% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdSqrt                 0      0.00%     62.66% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdFloatAdd             0      0.00%     62.66% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdFloatAlu             0      0.00%     62.66% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdFloatCmp             0      0.00%     62.66% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdFloatCvt             0      0.00%     62.66% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdFloatDiv             0      0.00%     62.66% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdFloatMisc            0      0.00%     62.66% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdFloatMult            0      0.00%     62.66% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     62.66% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdFloatSqrt            0      0.00%     62.66% # Type of FU issued
system.cpu02.iq.FU_type_0::MemRead            5577435     25.56%     88.22% # Type of FU issued
system.cpu02.iq.FU_type_0::MemWrite           2569282     11.78%    100.00% # Type of FU issued
system.cpu02.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu02.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu02.iq.FU_type_0::total             21817932                       # Type of FU issued
system.cpu02.iq.rate                         3.519863                       # Inst issue rate
system.cpu02.iq.fu_busy_cnt                   1078619                       # FU busy when requested
system.cpu02.iq.fu_busy_rate                 0.049437                       # FU busy rate (busy events/executed inst)
system.cpu02.iq.int_inst_queue_reads         22246235                       # Number of integer instruction queue reads
system.cpu02.iq.int_inst_queue_writes         8209104                       # Number of integer instruction queue writes
system.cpu02.iq.int_inst_queue_wakeup_accesses      7972940                       # Number of integer instruction queue wakeup accesses
system.cpu02.iq.fp_inst_queue_reads          28674080                       # Number of floating instruction queue reads
system.cpu02.iq.fp_inst_queue_writes         13856173                       # Number of floating instruction queue writes
system.cpu02.iq.fp_inst_queue_wakeup_accesses     13684666                       # Number of floating instruction queue wakeup accesses
system.cpu02.iq.int_alu_accesses              8037874                       # Number of integer alu accesses
system.cpu02.iq.fp_alu_accesses              14858673                       # Number of floating point alu accesses
system.cpu02.iew.lsq.thread0.forwLoads          28446                       # Number of loads that had data forwarded from stores
system.cpu02.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu02.iew.lsq.thread0.squashedLoads        65555                       # Number of loads squashed
system.cpu02.iew.lsq.thread0.ignoredResponses           36                       # Number of memory responses ignored because the instruction is squashed
system.cpu02.iew.lsq.thread0.memOrderViolation          268                       # Number of memory ordering violations
system.cpu02.iew.lsq.thread0.squashedStores         3594                       # Number of stores squashed
system.cpu02.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu02.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu02.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu02.iew.lsq.thread0.cacheBlocked        98451                       # Number of times an access to memory failed due to the cache being blocked
system.cpu02.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu02.iew.iewSquashCycles                12885                       # Number of cycles IEW is squashing
system.cpu02.iew.iewBlockCycles                272385                       # Number of cycles IEW is blocking
system.cpu02.iew.iewUnblockCycles              239454                       # Number of cycles IEW is unblocking
system.cpu02.iew.iewDispatchedInsts          22027820                       # Number of instructions dispatched to IQ
system.cpu02.iew.iewDispSquashedInsts             680                       # Number of squashed instructions skipped by dispatch
system.cpu02.iew.iewDispLoadInsts             5500230                       # Number of dispatched load instructions
system.cpu02.iew.iewDispStoreInsts            2571726                       # Number of dispatched store instructions
system.cpu02.iew.iewDispNonSpecInsts              318                       # Number of dispatched non-speculative instructions
system.cpu02.iew.iewIQFullEvents                 5463                       # Number of times the IQ has become full, causing a stall
system.cpu02.iew.iewLSQFullEvents              230923                       # Number of times the LSQ has become full, causing a stall
system.cpu02.iew.memOrderViolationEvents          268                       # Number of memory order violations
system.cpu02.iew.predictedTakenIncorrect        12057                       # Number of branches that were predicted taken incorrectly
system.cpu02.iew.predictedNotTakenIncorrect          570                       # Number of branches that were predicted not taken incorrectly
system.cpu02.iew.branchMispredicts              12627                       # Number of branch mispredicts detected at execute
system.cpu02.iew.iewExecutedInsts            21768646                       # Number of executed instructions
system.cpu02.iew.iewExecLoadInsts             5553562                       # Number of load instructions executed
system.cpu02.iew.iewExecSquashedInsts           49286                       # Number of squashed instructions skipped in execute
system.cpu02.iew.exec_swp                           0                       # number of swp insts executed
system.cpu02.iew.exec_nop                      228459                       # number of nop insts executed
system.cpu02.iew.exec_refs                    8122682                       # number of memory reference insts executed
system.cpu02.iew.exec_branches                1842242                       # Number of branches executed
system.cpu02.iew.exec_stores                  2569120                       # Number of stores executed
system.cpu02.iew.exec_rate                   3.511912                       # Inst execution rate
system.cpu02.iew.wb_sent                     21664929                       # cumulative count of insts sent to commit
system.cpu02.iew.wb_count                    21657606                       # cumulative count of insts written-back
system.cpu02.iew.wb_producers                14267888                       # num instructions producing a value
system.cpu02.iew.wb_consumers                17918274                       # num instructions consuming a value
system.cpu02.iew.wb_rate                     3.493998                       # insts written-back per cycle
system.cpu02.iew.wb_fanout                   0.796276                       # average fanout of values written-back
system.cpu02.commit.commitSquashedInsts        276424                       # The number of squashed insts skipped by commit
system.cpu02.commit.commitNonSpecStalls           312                       # The number of times commit has been forced to stall to communicate backwards
system.cpu02.commit.branchMispredicts           12546                       # The number of times a branch was mispredicted
system.cpu02.commit.committed_per_cycle::samples      6065040                       # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::mean     3.586125                       # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::stdev     3.540648                       # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::0      2622954     43.25%     43.25% # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::1       125112      2.06%     45.31% # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::2       169977      2.80%     48.11% # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::3       264512      4.36%     52.47% # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::4       143890      2.37%     54.85% # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::5       437640      7.22%     62.06% # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::6       270406      4.46%     66.52% # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::7       139197      2.30%     68.82% # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::8      1891352     31.18%    100.00% # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::total      6065040                       # Number of insts commited each cycle
system.cpu02.commit.committedInsts           21749993                       # Number of instructions committed
system.cpu02.commit.committedOps             21749993                       # Number of ops (including micro ops) committed
system.cpu02.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu02.commit.refs                      8002807                       # Number of memory references committed
system.cpu02.commit.loads                     5434675                       # Number of loads committed
system.cpu02.commit.membars                        14                       # Number of memory barriers committed
system.cpu02.commit.branches                  1805735                       # Number of branches committed
system.cpu02.commit.fp_insts                 13678213                       # Number of committed floating point instructions.
system.cpu02.commit.int_insts                16276394                       # Number of committed integer instructions.
system.cpu02.commit.function_calls              40067                       # Number of function calls committed.
system.cpu02.commit.op_class_0::No_OpClass       216285      0.99%      0.99% # Class of committed instruction
system.cpu02.commit.op_class_0::IntAlu        7619717     35.03%     36.03% # Class of committed instruction
system.cpu02.commit.op_class_0::IntMult         24864      0.11%     36.14% # Class of committed instruction
system.cpu02.commit.op_class_0::IntDiv              0      0.00%     36.14% # Class of committed instruction
system.cpu02.commit.op_class_0::FloatAdd      3345761     15.38%     51.52% # Class of committed instruction
system.cpu02.commit.op_class_0::FloatCmp            0      0.00%     51.52% # Class of committed instruction
system.cpu02.commit.op_class_0::FloatCvt            0      0.00%     51.52% # Class of committed instruction
system.cpu02.commit.op_class_0::FloatMult      2531328     11.64%     63.16% # Class of committed instruction
system.cpu02.commit.op_class_0::FloatDiv         9216      0.04%     63.21% # Class of committed instruction
system.cpu02.commit.op_class_0::FloatSqrt            0      0.00%     63.21% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdAdd             0      0.00%     63.21% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdAddAcc            0      0.00%     63.21% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdAlu             0      0.00%     63.21% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdCmp             0      0.00%     63.21% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdCvt             0      0.00%     63.21% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdMisc            0      0.00%     63.21% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdMult            0      0.00%     63.21% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdMultAcc            0      0.00%     63.21% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdShift            0      0.00%     63.21% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdShiftAcc            0      0.00%     63.21% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdSqrt            0      0.00%     63.21% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdFloatAdd            0      0.00%     63.21% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdFloatAlu            0      0.00%     63.21% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdFloatCmp            0      0.00%     63.21% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdFloatCvt            0      0.00%     63.21% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdFloatDiv            0      0.00%     63.21% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdFloatMisc            0      0.00%     63.21% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdFloatMult            0      0.00%     63.21% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdFloatMultAcc            0      0.00%     63.21% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdFloatSqrt            0      0.00%     63.21% # Class of committed instruction
system.cpu02.commit.op_class_0::MemRead       5434689     24.99%     88.19% # Class of committed instruction
system.cpu02.commit.op_class_0::MemWrite      2568133     11.81%    100.00% # Class of committed instruction
system.cpu02.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu02.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu02.commit.op_class_0::total        21749993                       # Class of committed instruction
system.cpu02.commit.bw_lim_events             1891352                       # number cycles where commit BW limit reached
system.cpu02.rob.rob_reads                   26198285                       # The number of ROB reads
system.cpu02.rob.rob_writes                  44095083                       # The number of ROB writes
system.cpu02.timesIdled                           197                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu02.idleCycles                          5224                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu02.quiesceCycles                   39794922                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu02.committedInsts                  21533712                       # Number of Instructions Simulated
system.cpu02.committedOps                    21533712                       # Number of Ops (including micro ops) Simulated
system.cpu02.cpi                             0.287852                       # CPI: Cycles Per Instruction
system.cpu02.cpi_total                       0.287852                       # CPI: Total CPI of All Threads
system.cpu02.ipc                             3.474010                       # IPC: Instructions Per Cycle
system.cpu02.ipc_total                       3.474010                       # IPC: Total IPC of All Threads
system.cpu02.int_regfile_reads               19049822                       # number of integer regfile reads
system.cpu02.int_regfile_writes               5508773                       # number of integer regfile writes
system.cpu02.fp_regfile_reads                13055757                       # number of floating regfile reads
system.cpu02.fp_regfile_writes               10517219                       # number of floating regfile writes
system.cpu02.misc_regfile_reads                   171                       # number of misc regfile reads
system.cpu02.misc_regfile_writes                   40                       # number of misc regfile writes
system.cpu02.dcache.tags.replacements          109842                       # number of replacements
system.cpu02.dcache.tags.tagsinuse          55.134103                       # Cycle average of tags in use
system.cpu02.dcache.tags.total_refs           7510419                       # Total number of references to valid blocks.
system.cpu02.dcache.tags.sampled_refs          109903                       # Sample count of references to valid blocks.
system.cpu02.dcache.tags.avg_refs           68.336797                       # Average number of references to valid blocks.
system.cpu02.dcache.tags.warmup_cycle     43779885453                       # Cycle when the warmup percentage was hit.
system.cpu02.dcache.tags.occ_blocks::cpu02.data    55.134103                       # Average occupied blocks per requestor
system.cpu02.dcache.tags.occ_percent::cpu02.data     0.861470                       # Average percentage of cache occupancy
system.cpu02.dcache.tags.occ_percent::total     0.861470                       # Average percentage of cache occupancy
system.cpu02.dcache.tags.occ_task_id_blocks::1024           61                       # Occupied blocks per task id
system.cpu02.dcache.tags.age_task_id_blocks_1024::2           61                       # Occupied blocks per task id
system.cpu02.dcache.tags.occ_task_id_percent::1024     0.953125                       # Percentage of cache occupancy per task id
system.cpu02.dcache.tags.tag_accesses        16105996                       # Number of tag accesses
system.cpu02.dcache.tags.data_accesses       16105996                       # Number of data accesses
system.cpu02.dcache.ReadReq_hits::cpu02.data      4945902                       # number of ReadReq hits
system.cpu02.dcache.ReadReq_hits::total       4945902                       # number of ReadReq hits
system.cpu02.dcache.WriteReq_hits::cpu02.data      2564432                       # number of WriteReq hits
system.cpu02.dcache.WriteReq_hits::total      2564432                       # number of WriteReq hits
system.cpu02.dcache.LoadLockedReq_hits::cpu02.data           19                       # number of LoadLockedReq hits
system.cpu02.dcache.LoadLockedReq_hits::total           19                       # number of LoadLockedReq hits
system.cpu02.dcache.StoreCondReq_hits::cpu02.data           16                       # number of StoreCondReq hits
system.cpu02.dcache.StoreCondReq_hits::total           16                       # number of StoreCondReq hits
system.cpu02.dcache.demand_hits::cpu02.data      7510334                       # number of demand (read+write) hits
system.cpu02.dcache.demand_hits::total        7510334                       # number of demand (read+write) hits
system.cpu02.dcache.overall_hits::cpu02.data      7510334                       # number of overall hits
system.cpu02.dcache.overall_hits::total       7510334                       # number of overall hits
system.cpu02.dcache.ReadReq_misses::cpu02.data       483930                       # number of ReadReq misses
system.cpu02.dcache.ReadReq_misses::total       483930                       # number of ReadReq misses
system.cpu02.dcache.WriteReq_misses::cpu02.data         3681                       # number of WriteReq misses
system.cpu02.dcache.WriteReq_misses::total         3681                       # number of WriteReq misses
system.cpu02.dcache.LoadLockedReq_misses::cpu02.data            4                       # number of LoadLockedReq misses
system.cpu02.dcache.LoadLockedReq_misses::total            4                       # number of LoadLockedReq misses
system.cpu02.dcache.StoreCondReq_misses::cpu02.data            3                       # number of StoreCondReq misses
system.cpu02.dcache.StoreCondReq_misses::total            3                       # number of StoreCondReq misses
system.cpu02.dcache.demand_misses::cpu02.data       487611                       # number of demand (read+write) misses
system.cpu02.dcache.demand_misses::total       487611                       # number of demand (read+write) misses
system.cpu02.dcache.overall_misses::cpu02.data       487611                       # number of overall misses
system.cpu02.dcache.overall_misses::total       487611                       # number of overall misses
system.cpu02.dcache.ReadReq_miss_latency::cpu02.data  43897026870                       # number of ReadReq miss cycles
system.cpu02.dcache.ReadReq_miss_latency::total  43897026870                       # number of ReadReq miss cycles
system.cpu02.dcache.WriteReq_miss_latency::cpu02.data    207770523                       # number of WriteReq miss cycles
system.cpu02.dcache.WriteReq_miss_latency::total    207770523                       # number of WriteReq miss cycles
system.cpu02.dcache.LoadLockedReq_miss_latency::cpu02.data        24381                       # number of LoadLockedReq miss cycles
system.cpu02.dcache.LoadLockedReq_miss_latency::total        24381                       # number of LoadLockedReq miss cycles
system.cpu02.dcache.StoreCondReq_miss_latency::cpu02.data        22059                       # number of StoreCondReq miss cycles
system.cpu02.dcache.StoreCondReq_miss_latency::total        22059                       # number of StoreCondReq miss cycles
system.cpu02.dcache.demand_miss_latency::cpu02.data  44104797393                       # number of demand (read+write) miss cycles
system.cpu02.dcache.demand_miss_latency::total  44104797393                       # number of demand (read+write) miss cycles
system.cpu02.dcache.overall_miss_latency::cpu02.data  44104797393                       # number of overall miss cycles
system.cpu02.dcache.overall_miss_latency::total  44104797393                       # number of overall miss cycles
system.cpu02.dcache.ReadReq_accesses::cpu02.data      5429832                       # number of ReadReq accesses(hits+misses)
system.cpu02.dcache.ReadReq_accesses::total      5429832                       # number of ReadReq accesses(hits+misses)
system.cpu02.dcache.WriteReq_accesses::cpu02.data      2568113                       # number of WriteReq accesses(hits+misses)
system.cpu02.dcache.WriteReq_accesses::total      2568113                       # number of WriteReq accesses(hits+misses)
system.cpu02.dcache.LoadLockedReq_accesses::cpu02.data           23                       # number of LoadLockedReq accesses(hits+misses)
system.cpu02.dcache.LoadLockedReq_accesses::total           23                       # number of LoadLockedReq accesses(hits+misses)
system.cpu02.dcache.StoreCondReq_accesses::cpu02.data           19                       # number of StoreCondReq accesses(hits+misses)
system.cpu02.dcache.StoreCondReq_accesses::total           19                       # number of StoreCondReq accesses(hits+misses)
system.cpu02.dcache.demand_accesses::cpu02.data      7997945                       # number of demand (read+write) accesses
system.cpu02.dcache.demand_accesses::total      7997945                       # number of demand (read+write) accesses
system.cpu02.dcache.overall_accesses::cpu02.data      7997945                       # number of overall (read+write) accesses
system.cpu02.dcache.overall_accesses::total      7997945                       # number of overall (read+write) accesses
system.cpu02.dcache.ReadReq_miss_rate::cpu02.data     0.089124                       # miss rate for ReadReq accesses
system.cpu02.dcache.ReadReq_miss_rate::total     0.089124                       # miss rate for ReadReq accesses
system.cpu02.dcache.WriteReq_miss_rate::cpu02.data     0.001433                       # miss rate for WriteReq accesses
system.cpu02.dcache.WriteReq_miss_rate::total     0.001433                       # miss rate for WriteReq accesses
system.cpu02.dcache.LoadLockedReq_miss_rate::cpu02.data     0.173913                       # miss rate for LoadLockedReq accesses
system.cpu02.dcache.LoadLockedReq_miss_rate::total     0.173913                       # miss rate for LoadLockedReq accesses
system.cpu02.dcache.StoreCondReq_miss_rate::cpu02.data     0.157895                       # miss rate for StoreCondReq accesses
system.cpu02.dcache.StoreCondReq_miss_rate::total     0.157895                       # miss rate for StoreCondReq accesses
system.cpu02.dcache.demand_miss_rate::cpu02.data     0.060967                       # miss rate for demand accesses
system.cpu02.dcache.demand_miss_rate::total     0.060967                       # miss rate for demand accesses
system.cpu02.dcache.overall_miss_rate::cpu02.data     0.060967                       # miss rate for overall accesses
system.cpu02.dcache.overall_miss_rate::total     0.060967                       # miss rate for overall accesses
system.cpu02.dcache.ReadReq_avg_miss_latency::cpu02.data 90709.455644                       # average ReadReq miss latency
system.cpu02.dcache.ReadReq_avg_miss_latency::total 90709.455644                       # average ReadReq miss latency
system.cpu02.dcache.WriteReq_avg_miss_latency::cpu02.data 56444.043195                       # average WriteReq miss latency
system.cpu02.dcache.WriteReq_avg_miss_latency::total 56444.043195                       # average WriteReq miss latency
system.cpu02.dcache.LoadLockedReq_avg_miss_latency::cpu02.data  6095.250000                       # average LoadLockedReq miss latency
system.cpu02.dcache.LoadLockedReq_avg_miss_latency::total  6095.250000                       # average LoadLockedReq miss latency
system.cpu02.dcache.StoreCondReq_avg_miss_latency::cpu02.data         7353                       # average StoreCondReq miss latency
system.cpu02.dcache.StoreCondReq_avg_miss_latency::total         7353                       # average StoreCondReq miss latency
system.cpu02.dcache.demand_avg_miss_latency::cpu02.data 90450.784320                       # average overall miss latency
system.cpu02.dcache.demand_avg_miss_latency::total 90450.784320                       # average overall miss latency
system.cpu02.dcache.overall_avg_miss_latency::cpu02.data 90450.784320                       # average overall miss latency
system.cpu02.dcache.overall_avg_miss_latency::total 90450.784320                       # average overall miss latency
system.cpu02.dcache.blocked_cycles::no_mshrs       225585                       # number of cycles access was blocked
system.cpu02.dcache.blocked_cycles::no_targets          224                       # number of cycles access was blocked
system.cpu02.dcache.blocked::no_mshrs            7053                       # number of cycles access was blocked
system.cpu02.dcache.blocked::no_targets             2                       # number of cycles access was blocked
system.cpu02.dcache.avg_blocked_cycles::no_mshrs    31.984262                       # average number of cycles each access was blocked
system.cpu02.dcache.avg_blocked_cycles::no_targets          112                       # average number of cycles each access was blocked
system.cpu02.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu02.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu02.dcache.writebacks::writebacks        54643                       # number of writebacks
system.cpu02.dcache.writebacks::total           54643                       # number of writebacks
system.cpu02.dcache.ReadReq_mshr_hits::cpu02.data       374721                       # number of ReadReq MSHR hits
system.cpu02.dcache.ReadReq_mshr_hits::total       374721                       # number of ReadReq MSHR hits
system.cpu02.dcache.WriteReq_mshr_hits::cpu02.data         2807                       # number of WriteReq MSHR hits
system.cpu02.dcache.WriteReq_mshr_hits::total         2807                       # number of WriteReq MSHR hits
system.cpu02.dcache.LoadLockedReq_mshr_hits::cpu02.data            1                       # number of LoadLockedReq MSHR hits
system.cpu02.dcache.LoadLockedReq_mshr_hits::total            1                       # number of LoadLockedReq MSHR hits
system.cpu02.dcache.demand_mshr_hits::cpu02.data       377528                       # number of demand (read+write) MSHR hits
system.cpu02.dcache.demand_mshr_hits::total       377528                       # number of demand (read+write) MSHR hits
system.cpu02.dcache.overall_mshr_hits::cpu02.data       377528                       # number of overall MSHR hits
system.cpu02.dcache.overall_mshr_hits::total       377528                       # number of overall MSHR hits
system.cpu02.dcache.ReadReq_mshr_misses::cpu02.data       109209                       # number of ReadReq MSHR misses
system.cpu02.dcache.ReadReq_mshr_misses::total       109209                       # number of ReadReq MSHR misses
system.cpu02.dcache.WriteReq_mshr_misses::cpu02.data          874                       # number of WriteReq MSHR misses
system.cpu02.dcache.WriteReq_mshr_misses::total          874                       # number of WriteReq MSHR misses
system.cpu02.dcache.LoadLockedReq_mshr_misses::cpu02.data            3                       # number of LoadLockedReq MSHR misses
system.cpu02.dcache.LoadLockedReq_mshr_misses::total            3                       # number of LoadLockedReq MSHR misses
system.cpu02.dcache.StoreCondReq_mshr_misses::cpu02.data            3                       # number of StoreCondReq MSHR misses
system.cpu02.dcache.StoreCondReq_mshr_misses::total            3                       # number of StoreCondReq MSHR misses
system.cpu02.dcache.demand_mshr_misses::cpu02.data       110083                       # number of demand (read+write) MSHR misses
system.cpu02.dcache.demand_mshr_misses::total       110083                       # number of demand (read+write) MSHR misses
system.cpu02.dcache.overall_mshr_misses::cpu02.data       110083                       # number of overall MSHR misses
system.cpu02.dcache.overall_mshr_misses::total       110083                       # number of overall MSHR misses
system.cpu02.dcache.ReadReq_mshr_miss_latency::cpu02.data   7071184278                       # number of ReadReq MSHR miss cycles
system.cpu02.dcache.ReadReq_mshr_miss_latency::total   7071184278                       # number of ReadReq MSHR miss cycles
system.cpu02.dcache.WriteReq_mshr_miss_latency::cpu02.data     58080959                       # number of WriteReq MSHR miss cycles
system.cpu02.dcache.WriteReq_mshr_miss_latency::total     58080959                       # number of WriteReq MSHR miss cycles
system.cpu02.dcache.LoadLockedReq_mshr_miss_latency::cpu02.data        18576                       # number of LoadLockedReq MSHR miss cycles
system.cpu02.dcache.LoadLockedReq_mshr_miss_latency::total        18576                       # number of LoadLockedReq MSHR miss cycles
system.cpu02.dcache.StoreCondReq_mshr_miss_latency::cpu02.data        18576                       # number of StoreCondReq MSHR miss cycles
system.cpu02.dcache.StoreCondReq_mshr_miss_latency::total        18576                       # number of StoreCondReq MSHR miss cycles
system.cpu02.dcache.demand_mshr_miss_latency::cpu02.data   7129265237                       # number of demand (read+write) MSHR miss cycles
system.cpu02.dcache.demand_mshr_miss_latency::total   7129265237                       # number of demand (read+write) MSHR miss cycles
system.cpu02.dcache.overall_mshr_miss_latency::cpu02.data   7129265237                       # number of overall MSHR miss cycles
system.cpu02.dcache.overall_mshr_miss_latency::total   7129265237                       # number of overall MSHR miss cycles
system.cpu02.dcache.ReadReq_mshr_miss_rate::cpu02.data     0.020113                       # mshr miss rate for ReadReq accesses
system.cpu02.dcache.ReadReq_mshr_miss_rate::total     0.020113                       # mshr miss rate for ReadReq accesses
system.cpu02.dcache.WriteReq_mshr_miss_rate::cpu02.data     0.000340                       # mshr miss rate for WriteReq accesses
system.cpu02.dcache.WriteReq_mshr_miss_rate::total     0.000340                       # mshr miss rate for WriteReq accesses
system.cpu02.dcache.LoadLockedReq_mshr_miss_rate::cpu02.data     0.130435                       # mshr miss rate for LoadLockedReq accesses
system.cpu02.dcache.LoadLockedReq_mshr_miss_rate::total     0.130435                       # mshr miss rate for LoadLockedReq accesses
system.cpu02.dcache.StoreCondReq_mshr_miss_rate::cpu02.data     0.157895                       # mshr miss rate for StoreCondReq accesses
system.cpu02.dcache.StoreCondReq_mshr_miss_rate::total     0.157895                       # mshr miss rate for StoreCondReq accesses
system.cpu02.dcache.demand_mshr_miss_rate::cpu02.data     0.013764                       # mshr miss rate for demand accesses
system.cpu02.dcache.demand_mshr_miss_rate::total     0.013764                       # mshr miss rate for demand accesses
system.cpu02.dcache.overall_mshr_miss_rate::cpu02.data     0.013764                       # mshr miss rate for overall accesses
system.cpu02.dcache.overall_mshr_miss_rate::total     0.013764                       # mshr miss rate for overall accesses
system.cpu02.dcache.ReadReq_avg_mshr_miss_latency::cpu02.data 64749.098316                       # average ReadReq mshr miss latency
system.cpu02.dcache.ReadReq_avg_mshr_miss_latency::total 64749.098316                       # average ReadReq mshr miss latency
system.cpu02.dcache.WriteReq_avg_mshr_miss_latency::cpu02.data 66454.186499                       # average WriteReq mshr miss latency
system.cpu02.dcache.WriteReq_avg_mshr_miss_latency::total 66454.186499                       # average WriteReq mshr miss latency
system.cpu02.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu02.data         6192                       # average LoadLockedReq mshr miss latency
system.cpu02.dcache.LoadLockedReq_avg_mshr_miss_latency::total         6192                       # average LoadLockedReq mshr miss latency
system.cpu02.dcache.StoreCondReq_avg_mshr_miss_latency::cpu02.data         6192                       # average StoreCondReq mshr miss latency
system.cpu02.dcache.StoreCondReq_avg_mshr_miss_latency::total         6192                       # average StoreCondReq mshr miss latency
system.cpu02.dcache.demand_avg_mshr_miss_latency::cpu02.data 64762.635802                       # average overall mshr miss latency
system.cpu02.dcache.demand_avg_mshr_miss_latency::total 64762.635802                       # average overall mshr miss latency
system.cpu02.dcache.overall_avg_mshr_miss_latency::cpu02.data 64762.635802                       # average overall mshr miss latency
system.cpu02.dcache.overall_avg_mshr_miss_latency::total 64762.635802                       # average overall mshr miss latency
system.cpu02.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu02.icache.tags.replacements              64                       # number of replacements
system.cpu02.icache.tags.tagsinuse         332.284205                       # Cycle average of tags in use
system.cpu02.icache.tags.total_refs           2050743                       # Total number of references to valid blocks.
system.cpu02.icache.tags.sampled_refs             433                       # Sample count of references to valid blocks.
system.cpu02.icache.tags.avg_refs         4736.127021                       # Average number of references to valid blocks.
system.cpu02.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu02.icache.tags.occ_blocks::cpu02.inst   332.284205                       # Average occupied blocks per requestor
system.cpu02.icache.tags.occ_percent::cpu02.inst     0.648993                       # Average percentage of cache occupancy
system.cpu02.icache.tags.occ_percent::total     0.648993                       # Average percentage of cache occupancy
system.cpu02.icache.tags.occ_task_id_blocks::1024          369                       # Occupied blocks per task id
system.cpu02.icache.tags.age_task_id_blocks_1024::2            5                       # Occupied blocks per task id
system.cpu02.icache.tags.age_task_id_blocks_1024::3           56                       # Occupied blocks per task id
system.cpu02.icache.tags.age_task_id_blocks_1024::4          308                       # Occupied blocks per task id
system.cpu02.icache.tags.occ_task_id_percent::1024     0.720703                       # Percentage of cache occupancy per task id
system.cpu02.icache.tags.tag_accesses         4102897                       # Number of tag accesses
system.cpu02.icache.tags.data_accesses        4102897                       # Number of data accesses
system.cpu02.icache.ReadReq_hits::cpu02.inst      2050743                       # number of ReadReq hits
system.cpu02.icache.ReadReq_hits::total       2050743                       # number of ReadReq hits
system.cpu02.icache.demand_hits::cpu02.inst      2050743                       # number of demand (read+write) hits
system.cpu02.icache.demand_hits::total        2050743                       # number of demand (read+write) hits
system.cpu02.icache.overall_hits::cpu02.inst      2050743                       # number of overall hits
system.cpu02.icache.overall_hits::total       2050743                       # number of overall hits
system.cpu02.icache.ReadReq_misses::cpu02.inst          489                       # number of ReadReq misses
system.cpu02.icache.ReadReq_misses::total          489                       # number of ReadReq misses
system.cpu02.icache.demand_misses::cpu02.inst          489                       # number of demand (read+write) misses
system.cpu02.icache.demand_misses::total          489                       # number of demand (read+write) misses
system.cpu02.icache.overall_misses::cpu02.inst          489                       # number of overall misses
system.cpu02.icache.overall_misses::total          489                       # number of overall misses
system.cpu02.icache.ReadReq_miss_latency::cpu02.inst     20044665                       # number of ReadReq miss cycles
system.cpu02.icache.ReadReq_miss_latency::total     20044665                       # number of ReadReq miss cycles
system.cpu02.icache.demand_miss_latency::cpu02.inst     20044665                       # number of demand (read+write) miss cycles
system.cpu02.icache.demand_miss_latency::total     20044665                       # number of demand (read+write) miss cycles
system.cpu02.icache.overall_miss_latency::cpu02.inst     20044665                       # number of overall miss cycles
system.cpu02.icache.overall_miss_latency::total     20044665                       # number of overall miss cycles
system.cpu02.icache.ReadReq_accesses::cpu02.inst      2051232                       # number of ReadReq accesses(hits+misses)
system.cpu02.icache.ReadReq_accesses::total      2051232                       # number of ReadReq accesses(hits+misses)
system.cpu02.icache.demand_accesses::cpu02.inst      2051232                       # number of demand (read+write) accesses
system.cpu02.icache.demand_accesses::total      2051232                       # number of demand (read+write) accesses
system.cpu02.icache.overall_accesses::cpu02.inst      2051232                       # number of overall (read+write) accesses
system.cpu02.icache.overall_accesses::total      2051232                       # number of overall (read+write) accesses
system.cpu02.icache.ReadReq_miss_rate::cpu02.inst     0.000238                       # miss rate for ReadReq accesses
system.cpu02.icache.ReadReq_miss_rate::total     0.000238                       # miss rate for ReadReq accesses
system.cpu02.icache.demand_miss_rate::cpu02.inst     0.000238                       # miss rate for demand accesses
system.cpu02.icache.demand_miss_rate::total     0.000238                       # miss rate for demand accesses
system.cpu02.icache.overall_miss_rate::cpu02.inst     0.000238                       # miss rate for overall accesses
system.cpu02.icache.overall_miss_rate::total     0.000238                       # miss rate for overall accesses
system.cpu02.icache.ReadReq_avg_miss_latency::cpu02.inst 40991.134969                       # average ReadReq miss latency
system.cpu02.icache.ReadReq_avg_miss_latency::total 40991.134969                       # average ReadReq miss latency
system.cpu02.icache.demand_avg_miss_latency::cpu02.inst 40991.134969                       # average overall miss latency
system.cpu02.icache.demand_avg_miss_latency::total 40991.134969                       # average overall miss latency
system.cpu02.icache.overall_avg_miss_latency::cpu02.inst 40991.134969                       # average overall miss latency
system.cpu02.icache.overall_avg_miss_latency::total 40991.134969                       # average overall miss latency
system.cpu02.icache.blocked_cycles::no_mshrs           46                       # number of cycles access was blocked
system.cpu02.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu02.icache.blocked::no_mshrs               8                       # number of cycles access was blocked
system.cpu02.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu02.icache.avg_blocked_cycles::no_mshrs     5.750000                       # average number of cycles each access was blocked
system.cpu02.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu02.icache.fast_writes                     0                       # number of fast writes performed
system.cpu02.icache.cache_copies                    0                       # number of cache copies performed
system.cpu02.icache.writebacks::writebacks           64                       # number of writebacks
system.cpu02.icache.writebacks::total              64                       # number of writebacks
system.cpu02.icache.ReadReq_mshr_hits::cpu02.inst           56                       # number of ReadReq MSHR hits
system.cpu02.icache.ReadReq_mshr_hits::total           56                       # number of ReadReq MSHR hits
system.cpu02.icache.demand_mshr_hits::cpu02.inst           56                       # number of demand (read+write) MSHR hits
system.cpu02.icache.demand_mshr_hits::total           56                       # number of demand (read+write) MSHR hits
system.cpu02.icache.overall_mshr_hits::cpu02.inst           56                       # number of overall MSHR hits
system.cpu02.icache.overall_mshr_hits::total           56                       # number of overall MSHR hits
system.cpu02.icache.ReadReq_mshr_misses::cpu02.inst          433                       # number of ReadReq MSHR misses
system.cpu02.icache.ReadReq_mshr_misses::total          433                       # number of ReadReq MSHR misses
system.cpu02.icache.demand_mshr_misses::cpu02.inst          433                       # number of demand (read+write) MSHR misses
system.cpu02.icache.demand_mshr_misses::total          433                       # number of demand (read+write) MSHR misses
system.cpu02.icache.overall_mshr_misses::cpu02.inst          433                       # number of overall MSHR misses
system.cpu02.icache.overall_mshr_misses::total          433                       # number of overall MSHR misses
system.cpu02.icache.ReadReq_mshr_miss_latency::cpu02.inst     15140601                       # number of ReadReq MSHR miss cycles
system.cpu02.icache.ReadReq_mshr_miss_latency::total     15140601                       # number of ReadReq MSHR miss cycles
system.cpu02.icache.demand_mshr_miss_latency::cpu02.inst     15140601                       # number of demand (read+write) MSHR miss cycles
system.cpu02.icache.demand_mshr_miss_latency::total     15140601                       # number of demand (read+write) MSHR miss cycles
system.cpu02.icache.overall_mshr_miss_latency::cpu02.inst     15140601                       # number of overall MSHR miss cycles
system.cpu02.icache.overall_mshr_miss_latency::total     15140601                       # number of overall MSHR miss cycles
system.cpu02.icache.ReadReq_mshr_miss_rate::cpu02.inst     0.000211                       # mshr miss rate for ReadReq accesses
system.cpu02.icache.ReadReq_mshr_miss_rate::total     0.000211                       # mshr miss rate for ReadReq accesses
system.cpu02.icache.demand_mshr_miss_rate::cpu02.inst     0.000211                       # mshr miss rate for demand accesses
system.cpu02.icache.demand_mshr_miss_rate::total     0.000211                       # mshr miss rate for demand accesses
system.cpu02.icache.overall_mshr_miss_rate::cpu02.inst     0.000211                       # mshr miss rate for overall accesses
system.cpu02.icache.overall_mshr_miss_rate::total     0.000211                       # mshr miss rate for overall accesses
system.cpu02.icache.ReadReq_avg_mshr_miss_latency::cpu02.inst 34966.745958                       # average ReadReq mshr miss latency
system.cpu02.icache.ReadReq_avg_mshr_miss_latency::total 34966.745958                       # average ReadReq mshr miss latency
system.cpu02.icache.demand_avg_mshr_miss_latency::cpu02.inst 34966.745958                       # average overall mshr miss latency
system.cpu02.icache.demand_avg_mshr_miss_latency::total 34966.745958                       # average overall mshr miss latency
system.cpu02.icache.overall_avg_mshr_miss_latency::cpu02.inst 34966.745958                       # average overall mshr miss latency
system.cpu02.icache.overall_avg_mshr_miss_latency::total 34966.745958                       # average overall mshr miss latency
system.cpu02.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu03.branchPred.lookups               1952966                       # Number of BP lookups
system.cpu03.branchPred.condPredicted         1867744                       # Number of conditional branches predicted
system.cpu03.branchPred.condIncorrect           13285                       # Number of conditional branches incorrect
system.cpu03.branchPred.BTBLookups            1212068                       # Number of BTB lookups
system.cpu03.branchPred.BTBHits                960406                       # Number of BTB hits
system.cpu03.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu03.branchPred.BTBHitPct           79.236974                       # BTB Hit Percentage
system.cpu03.branchPred.usedRAS                 41635                       # Number of times the RAS was used to get a target.
system.cpu03.branchPred.RASInCorrect                4                       # Number of incorrect RAS predictions.
system.cpu03.branchPred.indirectLookups            70                       # Number of indirect predictor lookups.
system.cpu03.branchPred.indirectHits                0                       # Number of indirect target hits.
system.cpu03.branchPred.indirectMisses             70                       # Number of indirect misses.
system.cpu03.branchPredindirectMispredicted           15                       # Number of mispredicted indirect branches.
system.cpu03.dtb.fetch_hits                         0                       # ITB hits
system.cpu03.dtb.fetch_misses                       0                       # ITB misses
system.cpu03.dtb.fetch_acv                          0                       # ITB acv
system.cpu03.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu03.dtb.read_hits                    5793101                       # DTB read hits
system.cpu03.dtb.read_misses                     2753                       # DTB read misses
system.cpu03.dtb.read_acv                           0                       # DTB read access violations
system.cpu03.dtb.read_accesses                5795854                       # DTB read accesses
system.cpu03.dtb.write_hits                   2683956                       # DTB write hits
system.cpu03.dtb.write_misses                      12                       # DTB write misses
system.cpu03.dtb.write_acv                          0                       # DTB write access violations
system.cpu03.dtb.write_accesses               2683968                       # DTB write accesses
system.cpu03.dtb.data_hits                    8477057                       # DTB hits
system.cpu03.dtb.data_misses                     2765                       # DTB misses
system.cpu03.dtb.data_acv                           0                       # DTB access violations
system.cpu03.dtb.data_accesses                8479822                       # DTB accesses
system.cpu03.itb.fetch_hits                   2132930                       # ITB hits
system.cpu03.itb.fetch_misses                      68                       # ITB misses
system.cpu03.itb.fetch_acv                          0                       # ITB acv
system.cpu03.itb.fetch_accesses               2132998                       # ITB accesses
system.cpu03.itb.read_hits                          0                       # DTB read hits
system.cpu03.itb.read_misses                        0                       # DTB read misses
system.cpu03.itb.read_acv                           0                       # DTB read access violations
system.cpu03.itb.read_accesses                      0                       # DTB read accesses
system.cpu03.itb.write_hits                         0                       # DTB write hits
system.cpu03.itb.write_misses                       0                       # DTB write misses
system.cpu03.itb.write_acv                          0                       # DTB write access violations
system.cpu03.itb.write_accesses                     0                       # DTB write accesses
system.cpu03.itb.data_hits                          0                       # DTB hits
system.cpu03.itb.data_misses                        0                       # DTB misses
system.cpu03.itb.data_acv                           0                       # DTB access violations
system.cpu03.itb.data_accesses                      0                       # DTB accesses
system.cpu03.numCycles                        6456738                       # number of cpu cycles simulated
system.cpu03.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu03.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu03.fetch.icacheStallCycles            16722                       # Number of cycles fetch is stalled on an Icache miss
system.cpu03.fetch.Insts                     23418522                       # Number of instructions fetch has processed
system.cpu03.fetch.Branches                   1952966                       # Number of branches that fetch encountered
system.cpu03.fetch.predictedBranches          1002041                       # Number of branches that fetch has predicted taken
system.cpu03.fetch.Cycles                     6329812                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu03.fetch.SquashCycles                 27303                       # Number of cycles fetch has spent squashing
system.cpu03.fetch.MiscStallCycles                 35                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu03.fetch.NoActiveThreadStallCycles        89727                       # Number of stall cycles due to no active thread to fetch from
system.cpu03.fetch.PendingTrapStallCycles         1654                       # Number of stall cycles due to pending traps
system.cpu03.fetch.CacheLines                 2132930                       # Number of cache lines fetched
system.cpu03.fetch.IcacheSquashes                 232                       # Number of outstanding Icache misses that were squashed
system.cpu03.fetch.rateDist::samples          6451601                       # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::mean            3.629878                       # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::stdev           3.479059                       # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::0                2491498     38.62%     38.62% # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::1                 204192      3.16%     41.78% # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::2                 411600      6.38%     48.16% # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::3                 280625      4.35%     52.51% # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::4                 552144      8.56%     61.07% # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::5                  43652      0.68%     61.75% # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::6                  79661      1.23%     62.98% # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::7                 461379      7.15%     70.13% # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::8                1926850     29.87%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::total            6451601                       # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.branchRate                0.302469                       # Number of branch fetches per cycle
system.cpu03.fetch.rate                      3.626990                       # Number of inst fetches per cycle
system.cpu03.decode.IdleCycles                 174519                       # Number of cycles decode is idle
system.cpu03.decode.BlockedCycles             2666888                       # Number of cycles decode is blocked
system.cpu03.decode.RunCycles                 3190857                       # Number of cycles decode is running
system.cpu03.decode.UnblockCycles              316188                       # Number of cycles decode is unblocking
system.cpu03.decode.SquashCycles                13422                       # Number of cycles decode is squashing
system.cpu03.decode.BranchResolved              43005                       # Number of times decode resolved a branch
system.cpu03.decode.BranchMispred                 238                       # Number of times decode detected a branch misprediction
system.cpu03.decode.DecodedInsts             23236612                       # Number of instructions handled by decode
system.cpu03.decode.SquashedInsts                1005                       # Number of squashed instructions handled by decode
system.cpu03.rename.SquashCycles                13422                       # Number of cycles rename is squashing
system.cpu03.rename.IdleCycles                 326016                       # Number of cycles rename is idle
system.cpu03.rename.BlockCycles                583055                       # Number of cycles rename is blocking
system.cpu03.rename.serializeStallCycles        12989                       # count of cycles rename stalled for serializing inst
system.cpu03.rename.RunCycles                 3351053                       # Number of cycles rename is running
system.cpu03.rename.UnblockCycles             2075339                       # Number of cycles rename is unblocking
system.cpu03.rename.RenamedInsts             23146410                       # Number of instructions processed by rename
system.cpu03.rename.ROBFullEvents                5007                       # Number of times rename has blocked due to ROB full
system.cpu03.rename.IQFullEvents               356922                       # Number of times rename has blocked due to IQ full
system.cpu03.rename.LQFullEvents              1822280                       # Number of times rename has blocked due to LQ full
system.cpu03.rename.SQFullEvents                 1589                       # Number of times rename has blocked due to SQ full
system.cpu03.rename.RenamedOperands          16976765                       # Number of destination operands rename has renamed
system.cpu03.rename.RenameLookups            33819293                       # Number of register rename lookups that rename has made
system.cpu03.rename.int_rename_lookups       19979945                       # Number of integer rename lookups
system.cpu03.rename.fp_rename_lookups        13839342                       # Number of floating rename lookups
system.cpu03.rename.CommittedMaps            16613955                       # Number of HB maps that are committed
system.cpu03.rename.UndoneMaps                 362810                       # Number of HB maps that are undone due to squashing
system.cpu03.rename.serializingInsts              346                       # count of serializing insts renamed
system.cpu03.rename.tempSerializingInsts          329                       # count of temporary serializing insts renamed
system.cpu03.rename.skidInsts                 1769526                       # count of insts added to the skid buffer
system.cpu03.memDep0.insertedLoads            5739855                       # Number of loads inserted to the mem dependence unit.
system.cpu03.memDep0.insertedStores           2686736                       # Number of stores inserted to the mem dependence unit.
system.cpu03.memDep0.conflictingLoads           52752                       # Number of conflicting loads.
system.cpu03.memDep0.conflictingStores          38864                       # Number of conflicting stores.
system.cpu03.iq.iqInstsAdded                 22731841                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu03.iq.iqNonSpecInstsAdded               350                       # Number of non-speculative instructions added to the IQ
system.cpu03.iq.iqInstsIssued                22752369                       # Number of instructions issued
system.cpu03.iq.iqSquashedInstsIssued           13026                       # Number of squashed instructions issued
system.cpu03.iq.iqSquashedInstsExamined        276540                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu03.iq.iqSquashedOperandsExamined       156593                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu03.iq.iqSquashedNonSpecRemoved           33                       # Number of squashed non-spec instructions that were removed
system.cpu03.iq.issued_per_cycle::samples      6451601                       # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::mean       3.526624                       # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::stdev      3.056863                       # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::0           2153680     33.38%     33.38% # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::1            210543      3.26%     36.65% # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::2            346159      5.37%     42.01% # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::3            452418      7.01%     49.02% # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::4            518133      8.03%     57.05% # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::5            710588     11.01%     68.07% # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::6            583222      9.04%     77.11% # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::7            447414      6.93%     84.04% # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::8           1029444     15.96%    100.00% # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::total       6451601                       # Number of insts issued each cycle
system.cpu03.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu03.iq.fu_full::IntAlu                 19624      1.75%      1.75% # attempts to use FU when none available
system.cpu03.iq.fu_full::IntMult                    0      0.00%      1.75% # attempts to use FU when none available
system.cpu03.iq.fu_full::IntDiv                     0      0.00%      1.75% # attempts to use FU when none available
system.cpu03.iq.fu_full::FloatAdd               27847      2.48%      4.22% # attempts to use FU when none available
system.cpu03.iq.fu_full::FloatCmp                   0      0.00%      4.22% # attempts to use FU when none available
system.cpu03.iq.fu_full::FloatCvt                   0      0.00%      4.22% # attempts to use FU when none available
system.cpu03.iq.fu_full::FloatMult             551149     49.01%     53.24% # attempts to use FU when none available
system.cpu03.iq.fu_full::FloatDiv                8116      0.72%     53.96% # attempts to use FU when none available
system.cpu03.iq.fu_full::FloatSqrt                  0      0.00%     53.96% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdAdd                    0      0.00%     53.96% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdAddAcc                 0      0.00%     53.96% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdAlu                    0      0.00%     53.96% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdCmp                    0      0.00%     53.96% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdCvt                    0      0.00%     53.96% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdMisc                   0      0.00%     53.96% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdMult                   0      0.00%     53.96% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdMultAcc                0      0.00%     53.96% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdShift                  0      0.00%     53.96% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdShiftAcc               0      0.00%     53.96% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdSqrt                   0      0.00%     53.96% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdFloatAdd               0      0.00%     53.96% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdFloatAlu               0      0.00%     53.96% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdFloatCmp               0      0.00%     53.96% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdFloatCvt               0      0.00%     53.96% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdFloatDiv               0      0.00%     53.96% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdFloatMisc              0      0.00%     53.96% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdFloatMult              0      0.00%     53.96% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdFloatMultAcc            0      0.00%     53.96% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdFloatSqrt              0      0.00%     53.96% # attempts to use FU when none available
system.cpu03.iq.fu_full::MemRead               515446     45.84%     99.80% # attempts to use FU when none available
system.cpu03.iq.fu_full::MemWrite                2303      0.20%    100.00% # attempts to use FU when none available
system.cpu03.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu03.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu03.iq.FU_type_0::No_OpClass               4      0.00%      0.00% # Type of FU issued
system.cpu03.iq.FU_type_0::IntAlu             8064761     35.45%     35.45% # Type of FU issued
system.cpu03.iq.FU_type_0::IntMult              25871      0.11%     35.56% # Type of FU issued
system.cpu03.iq.FU_type_0::IntDiv                   0      0.00%     35.56% # Type of FU issued
system.cpu03.iq.FU_type_0::FloatAdd           3501203     15.39%     50.95% # Type of FU issued
system.cpu03.iq.FU_type_0::FloatCmp                 0      0.00%     50.95% # Type of FU issued
system.cpu03.iq.FU_type_0::FloatCvt                 0      0.00%     50.95% # Type of FU issued
system.cpu03.iq.FU_type_0::FloatMult          2646165     11.63%     62.58% # Type of FU issued
system.cpu03.iq.FU_type_0::FloatDiv              9507      0.04%     62.62% # Type of FU issued
system.cpu03.iq.FU_type_0::FloatSqrt                0      0.00%     62.62% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdAdd                  0      0.00%     62.62% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdAddAcc               0      0.00%     62.62% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdAlu                  0      0.00%     62.62% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdCmp                  0      0.00%     62.62% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdCvt                  0      0.00%     62.62% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdMisc                 0      0.00%     62.62% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdMult                 0      0.00%     62.62% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdMultAcc              0      0.00%     62.62% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdShift                0      0.00%     62.62% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdShiftAcc             0      0.00%     62.62% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdSqrt                 0      0.00%     62.62% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdFloatAdd             0      0.00%     62.62% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdFloatAlu             0      0.00%     62.62% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdFloatCmp             0      0.00%     62.62% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdFloatCvt             0      0.00%     62.62% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdFloatDiv             0      0.00%     62.62% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdFloatMisc            0      0.00%     62.62% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdFloatMult            0      0.00%     62.62% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     62.62% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdFloatSqrt            0      0.00%     62.62% # Type of FU issued
system.cpu03.iq.FU_type_0::MemRead            5820727     25.58%     88.20% # Type of FU issued
system.cpu03.iq.FU_type_0::MemWrite           2684131     11.80%    100.00% # Type of FU issued
system.cpu03.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu03.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu03.iq.FU_type_0::total             22752369                       # Type of FU issued
system.cpu03.iq.rate                         3.523818                       # Inst issue rate
system.cpu03.iq.fu_busy_cnt                   1124485                       # FU busy when requested
system.cpu03.iq.fu_busy_rate                 0.049423                       # FU busy rate (busy events/executed inst)
system.cpu03.iq.int_inst_queue_reads         23131457                       # Number of integer instruction queue reads
system.cpu03.iq.int_inst_queue_writes         8528701                       # Number of integer instruction queue writes
system.cpu03.iq.int_inst_queue_wakeup_accesses      8283368                       # Number of integer instruction queue wakeup accesses
system.cpu03.iq.fp_inst_queue_reads          29962393                       # Number of floating instruction queue reads
system.cpu03.iq.fp_inst_queue_writes         14480323                       # Number of floating instruction queue writes
system.cpu03.iq.fp_inst_queue_wakeup_accesses     14301480                       # Number of floating instruction queue wakeup accesses
system.cpu03.iq.int_alu_accesses              8351674                       # Number of integer alu accesses
system.cpu03.iq.fp_alu_accesses              15525176                       # Number of floating point alu accesses
system.cpu03.iew.lsq.thread0.forwLoads          28435                       # Number of loads that had data forwarded from stores
system.cpu03.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu03.iew.lsq.thread0.squashedLoads        68393                       # Number of loads squashed
system.cpu03.iew.lsq.thread0.ignoredResponses            2                       # Number of memory responses ignored because the instruction is squashed
system.cpu03.iew.lsq.thread0.memOrderViolation          294                       # Number of memory ordering violations
system.cpu03.iew.lsq.thread0.squashedStores         3824                       # Number of stores squashed
system.cpu03.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu03.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu03.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu03.iew.lsq.thread0.cacheBlocked       102823                       # Number of times an access to memory failed due to the cache being blocked
system.cpu03.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu03.iew.iewSquashCycles                13422                       # Number of cycles IEW is squashing
system.cpu03.iew.iewBlockCycles                249735                       # Number of cycles IEW is blocking
system.cpu03.iew.iewUnblockCycles              253549                       # Number of cycles IEW is unblocking
system.cpu03.iew.iewDispatchedInsts          22968368                       # Number of instructions dispatched to IQ
system.cpu03.iew.iewDispSquashedInsts             600                       # Number of squashed instructions skipped by dispatch
system.cpu03.iew.iewDispLoadInsts             5739855                       # Number of dispatched load instructions
system.cpu03.iew.iewDispStoreInsts            2686736                       # Number of dispatched store instructions
system.cpu03.iew.iewDispNonSpecInsts              327                       # Number of dispatched non-speculative instructions
system.cpu03.iew.iewIQFullEvents                 5552                       # Number of times the IQ has become full, causing a stall
system.cpu03.iew.iewLSQFullEvents              244877                       # Number of times the LSQ has become full, causing a stall
system.cpu03.iew.memOrderViolationEvents          294                       # Number of memory order violations
system.cpu03.iew.predictedTakenIncorrect        12538                       # Number of branches that were predicted taken incorrectly
system.cpu03.iew.predictedNotTakenIncorrect          604                       # Number of branches that were predicted not taken incorrectly
system.cpu03.iew.branchMispredicts              13142                       # Number of branch mispredicts detected at execute
system.cpu03.iew.iewExecutedInsts            22700869                       # Number of executed instructions
system.cpu03.iew.iewExecLoadInsts             5795854                       # Number of load instructions executed
system.cpu03.iew.iewExecSquashedInsts           51500                       # Number of squashed instructions skipped in execute
system.cpu03.iew.exec_swp                           0                       # number of swp insts executed
system.cpu03.iew.exec_nop                      236177                       # number of nop insts executed
system.cpu03.iew.exec_refs                    8479822                       # number of memory reference insts executed
system.cpu03.iew.exec_branches                1916473                       # Number of branches executed
system.cpu03.iew.exec_stores                  2683968                       # Number of stores executed
system.cpu03.iew.exec_rate                   3.515842                       # Inst execution rate
system.cpu03.iew.wb_sent                     22592109                       # cumulative count of insts sent to commit
system.cpu03.iew.wb_count                    22584848                       # cumulative count of insts written-back
system.cpu03.iew.wb_producers                14883322                       # num instructions producing a value
system.cpu03.iew.wb_consumers                18687352                       # num instructions consuming a value
system.cpu03.iew.wb_rate                     3.497873                       # insts written-back per cycle
system.cpu03.iew.wb_fanout                   0.796438                       # average fanout of values written-back
system.cpu03.commit.commitSquashedInsts        287764                       # The number of squashed insts skipped by commit
system.cpu03.commit.commitNonSpecStalls           317                       # The number of times commit has been forced to stall to communicate backwards
system.cpu03.commit.branchMispredicts           13056                       # The number of times a branch was mispredicted
system.cpu03.commit.committed_per_cycle::samples      6317713                       # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::mean     3.589769                       # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::stdev     3.541557                       # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::0      2731558     43.24%     43.24% # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::1       128985      2.04%     45.28% # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::2       175381      2.78%     48.05% # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::3       276184      4.37%     52.43% # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::4       148493      2.35%     54.78% # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::5       457193      7.24%     62.01% # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::6       281856      4.46%     66.47% # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::7       144747      2.29%     68.77% # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::8      1973316     31.23%    100.00% # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::total      6317713                       # Number of insts commited each cycle
system.cpu03.commit.committedInsts           22679129                       # Number of instructions committed
system.cpu03.commit.committedOps             22679129                       # Number of ops (including micro ops) committed
system.cpu03.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu03.commit.refs                      8354374                       # Number of memory references committed
system.cpu03.commit.loads                     5671462                       # Number of loads committed
system.cpu03.commit.membars                        16                       # Number of memory barriers committed
system.cpu03.commit.branches                  1878411                       # Number of branches committed
system.cpu03.commit.fp_insts                 14294661                       # Number of committed floating point instructions.
system.cpu03.commit.int_insts                16961789                       # Number of committed integer instructions.
system.cpu03.commit.function_calls              40093                       # Number of function calls committed.
system.cpu03.commit.op_class_0::No_OpClass       223482      0.99%      0.99% # Class of committed instruction
system.cpu03.commit.op_class_0::IntAlu        7924843     34.94%     35.93% # Class of committed instruction
system.cpu03.commit.op_class_0::IntMult         24892      0.11%     36.04% # Class of committed instruction
system.cpu03.commit.op_class_0::IntDiv              0      0.00%     36.04% # Class of committed instruction
system.cpu03.commit.op_class_0::FloatAdd      3496289     15.42%     51.45% # Class of committed instruction
system.cpu03.commit.op_class_0::FloatCmp            0      0.00%     51.45% # Class of committed instruction
system.cpu03.commit.op_class_0::FloatCvt            0      0.00%     51.45% # Class of committed instruction
system.cpu03.commit.op_class_0::FloatMult      2646016     11.67%     63.12% # Class of committed instruction
system.cpu03.commit.op_class_0::FloatDiv         9216      0.04%     63.16% # Class of committed instruction
system.cpu03.commit.op_class_0::FloatSqrt            0      0.00%     63.16% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdAdd             0      0.00%     63.16% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdAddAcc            0      0.00%     63.16% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdAlu             0      0.00%     63.16% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdCmp             0      0.00%     63.16% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdCvt             0      0.00%     63.16% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdMisc            0      0.00%     63.16% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdMult            0      0.00%     63.16% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdMultAcc            0      0.00%     63.16% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdShift            0      0.00%     63.16% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdShiftAcc            0      0.00%     63.16% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdSqrt            0      0.00%     63.16% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdFloatAdd            0      0.00%     63.16% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdFloatAlu            0      0.00%     63.16% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdFloatCmp            0      0.00%     63.16% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdFloatCvt            0      0.00%     63.16% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdFloatDiv            0      0.00%     63.16% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdFloatMisc            0      0.00%     63.16% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdFloatMult            0      0.00%     63.16% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdFloatMultAcc            0      0.00%     63.16% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdFloatSqrt            0      0.00%     63.16% # Class of committed instruction
system.cpu03.commit.op_class_0::MemRead       5671478     25.01%     88.17% # Class of committed instruction
system.cpu03.commit.op_class_0::MemWrite      2682913     11.83%    100.00% # Class of committed instruction
system.cpu03.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu03.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu03.commit.op_class_0::total        22679129                       # Class of committed instruction
system.cpu03.commit.bw_lim_events             1973316                       # number cycles where commit BW limit reached
system.cpu03.rob.rob_reads                   27309379                       # The number of ROB reads
system.cpu03.rob.rob_writes                  45977806                       # The number of ROB writes
system.cpu03.timesIdled                           193                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu03.idleCycles                          5137                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu03.quiesceCycles                   39536700                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu03.committedInsts                  22455651                       # Number of Instructions Simulated
system.cpu03.committedOps                    22455651                       # Number of Ops (including micro ops) Simulated
system.cpu03.cpi                             0.287533                       # CPI: Cycles Per Instruction
system.cpu03.cpi_total                       0.287533                       # CPI: Total CPI of All Threads
system.cpu03.ipc                             3.477863                       # IPC: Instructions Per Cycle
system.cpu03.ipc_total                       3.477863                       # IPC: Total IPC of All Threads
system.cpu03.int_regfile_reads               19836488                       # number of integer regfile reads
system.cpu03.int_regfile_writes               5716048                       # number of integer regfile writes
system.cpu03.fp_regfile_reads                13643582                       # number of floating regfile reads
system.cpu03.fp_regfile_writes               10990710                       # number of floating regfile writes
system.cpu03.misc_regfile_reads                   169                       # number of misc regfile reads
system.cpu03.misc_regfile_writes                   48                       # number of misc regfile writes
system.cpu03.dcache.tags.replacements          115295                       # number of replacements
system.cpu03.dcache.tags.tagsinuse          51.915189                       # Cycle average of tags in use
system.cpu03.dcache.tags.total_refs           7840783                       # Total number of references to valid blocks.
system.cpu03.dcache.tags.sampled_refs          115356                       # Sample count of references to valid blocks.
system.cpu03.dcache.tags.avg_refs           67.970309                       # Average number of references to valid blocks.
system.cpu03.dcache.tags.warmup_cycle     43780557672                       # Cycle when the warmup percentage was hit.
system.cpu03.dcache.tags.occ_blocks::cpu03.data    51.915189                       # Average occupied blocks per requestor
system.cpu03.dcache.tags.occ_percent::cpu03.data     0.811175                       # Average percentage of cache occupancy
system.cpu03.dcache.tags.occ_percent::total     0.811175                       # Average percentage of cache occupancy
system.cpu03.dcache.tags.occ_task_id_blocks::1024           61                       # Occupied blocks per task id
system.cpu03.dcache.tags.age_task_id_blocks_1024::2           61                       # Occupied blocks per task id
system.cpu03.dcache.tags.occ_task_id_percent::1024     0.953125                       # Percentage of cache occupancy per task id
system.cpu03.dcache.tags.tag_accesses        16816898                       # Number of tag accesses
system.cpu03.dcache.tags.data_accesses       16816898                       # Number of data accesses
system.cpu03.dcache.ReadReq_hits::cpu03.data      5161525                       # number of ReadReq hits
system.cpu03.dcache.ReadReq_hits::total       5161525                       # number of ReadReq hits
system.cpu03.dcache.WriteReq_hits::cpu03.data      2679155                       # number of WriteReq hits
system.cpu03.dcache.WriteReq_hits::total      2679155                       # number of WriteReq hits
system.cpu03.dcache.LoadLockedReq_hits::cpu03.data           23                       # number of LoadLockedReq hits
system.cpu03.dcache.LoadLockedReq_hits::total           23                       # number of LoadLockedReq hits
system.cpu03.dcache.StoreCondReq_hits::cpu03.data           18                       # number of StoreCondReq hits
system.cpu03.dcache.StoreCondReq_hits::total           18                       # number of StoreCondReq hits
system.cpu03.dcache.demand_hits::cpu03.data      7840680                       # number of demand (read+write) hits
system.cpu03.dcache.demand_hits::total        7840680                       # number of demand (read+write) hits
system.cpu03.dcache.overall_hits::cpu03.data      7840680                       # number of overall hits
system.cpu03.dcache.overall_hits::total       7840680                       # number of overall hits
system.cpu03.dcache.ReadReq_misses::cpu03.data       506252                       # number of ReadReq misses
system.cpu03.dcache.ReadReq_misses::total       506252                       # number of ReadReq misses
system.cpu03.dcache.WriteReq_misses::cpu03.data         3734                       # number of WriteReq misses
system.cpu03.dcache.WriteReq_misses::total         3734                       # number of WriteReq misses
system.cpu03.dcache.LoadLockedReq_misses::cpu03.data            4                       # number of LoadLockedReq misses
system.cpu03.dcache.LoadLockedReq_misses::total            4                       # number of LoadLockedReq misses
system.cpu03.dcache.StoreCondReq_misses::cpu03.data            5                       # number of StoreCondReq misses
system.cpu03.dcache.StoreCondReq_misses::total            5                       # number of StoreCondReq misses
system.cpu03.dcache.demand_misses::cpu03.data       509986                       # number of demand (read+write) misses
system.cpu03.dcache.demand_misses::total       509986                       # number of demand (read+write) misses
system.cpu03.dcache.overall_misses::cpu03.data       509986                       # number of overall misses
system.cpu03.dcache.overall_misses::total       509986                       # number of overall misses
system.cpu03.dcache.ReadReq_miss_latency::cpu03.data  45722645964                       # number of ReadReq miss cycles
system.cpu03.dcache.ReadReq_miss_latency::total  45722645964                       # number of ReadReq miss cycles
system.cpu03.dcache.WriteReq_miss_latency::cpu03.data    201796033                       # number of WriteReq miss cycles
system.cpu03.dcache.WriteReq_miss_latency::total    201796033                       # number of WriteReq miss cycles
system.cpu03.dcache.LoadLockedReq_miss_latency::cpu03.data        24381                       # number of LoadLockedReq miss cycles
system.cpu03.dcache.LoadLockedReq_miss_latency::total        24381                       # number of LoadLockedReq miss cycles
system.cpu03.dcache.StoreCondReq_miss_latency::cpu03.data        32508                       # number of StoreCondReq miss cycles
system.cpu03.dcache.StoreCondReq_miss_latency::total        32508                       # number of StoreCondReq miss cycles
system.cpu03.dcache.demand_miss_latency::cpu03.data  45924441997                       # number of demand (read+write) miss cycles
system.cpu03.dcache.demand_miss_latency::total  45924441997                       # number of demand (read+write) miss cycles
system.cpu03.dcache.overall_miss_latency::cpu03.data  45924441997                       # number of overall miss cycles
system.cpu03.dcache.overall_miss_latency::total  45924441997                       # number of overall miss cycles
system.cpu03.dcache.ReadReq_accesses::cpu03.data      5667777                       # number of ReadReq accesses(hits+misses)
system.cpu03.dcache.ReadReq_accesses::total      5667777                       # number of ReadReq accesses(hits+misses)
system.cpu03.dcache.WriteReq_accesses::cpu03.data      2682889                       # number of WriteReq accesses(hits+misses)
system.cpu03.dcache.WriteReq_accesses::total      2682889                       # number of WriteReq accesses(hits+misses)
system.cpu03.dcache.LoadLockedReq_accesses::cpu03.data           27                       # number of LoadLockedReq accesses(hits+misses)
system.cpu03.dcache.LoadLockedReq_accesses::total           27                       # number of LoadLockedReq accesses(hits+misses)
system.cpu03.dcache.StoreCondReq_accesses::cpu03.data           23                       # number of StoreCondReq accesses(hits+misses)
system.cpu03.dcache.StoreCondReq_accesses::total           23                       # number of StoreCondReq accesses(hits+misses)
system.cpu03.dcache.demand_accesses::cpu03.data      8350666                       # number of demand (read+write) accesses
system.cpu03.dcache.demand_accesses::total      8350666                       # number of demand (read+write) accesses
system.cpu03.dcache.overall_accesses::cpu03.data      8350666                       # number of overall (read+write) accesses
system.cpu03.dcache.overall_accesses::total      8350666                       # number of overall (read+write) accesses
system.cpu03.dcache.ReadReq_miss_rate::cpu03.data     0.089321                       # miss rate for ReadReq accesses
system.cpu03.dcache.ReadReq_miss_rate::total     0.089321                       # miss rate for ReadReq accesses
system.cpu03.dcache.WriteReq_miss_rate::cpu03.data     0.001392                       # miss rate for WriteReq accesses
system.cpu03.dcache.WriteReq_miss_rate::total     0.001392                       # miss rate for WriteReq accesses
system.cpu03.dcache.LoadLockedReq_miss_rate::cpu03.data     0.148148                       # miss rate for LoadLockedReq accesses
system.cpu03.dcache.LoadLockedReq_miss_rate::total     0.148148                       # miss rate for LoadLockedReq accesses
system.cpu03.dcache.StoreCondReq_miss_rate::cpu03.data     0.217391                       # miss rate for StoreCondReq accesses
system.cpu03.dcache.StoreCondReq_miss_rate::total     0.217391                       # miss rate for StoreCondReq accesses
system.cpu03.dcache.demand_miss_rate::cpu03.data     0.061071                       # miss rate for demand accesses
system.cpu03.dcache.demand_miss_rate::total     0.061071                       # miss rate for demand accesses
system.cpu03.dcache.overall_miss_rate::cpu03.data     0.061071                       # miss rate for overall accesses
system.cpu03.dcache.overall_miss_rate::total     0.061071                       # miss rate for overall accesses
system.cpu03.dcache.ReadReq_avg_miss_latency::cpu03.data 90315.980903                       # average ReadReq miss latency
system.cpu03.dcache.ReadReq_avg_miss_latency::total 90315.980903                       # average ReadReq miss latency
system.cpu03.dcache.WriteReq_avg_miss_latency::cpu03.data 54042.858329                       # average WriteReq miss latency
system.cpu03.dcache.WriteReq_avg_miss_latency::total 54042.858329                       # average WriteReq miss latency
system.cpu03.dcache.LoadLockedReq_avg_miss_latency::cpu03.data  6095.250000                       # average LoadLockedReq miss latency
system.cpu03.dcache.LoadLockedReq_avg_miss_latency::total  6095.250000                       # average LoadLockedReq miss latency
system.cpu03.dcache.StoreCondReq_avg_miss_latency::cpu03.data  6501.600000                       # average StoreCondReq miss latency
system.cpu03.dcache.StoreCondReq_avg_miss_latency::total  6501.600000                       # average StoreCondReq miss latency
system.cpu03.dcache.demand_avg_miss_latency::cpu03.data 90050.397456                       # average overall miss latency
system.cpu03.dcache.demand_avg_miss_latency::total 90050.397456                       # average overall miss latency
system.cpu03.dcache.overall_avg_miss_latency::cpu03.data 90050.397456                       # average overall miss latency
system.cpu03.dcache.overall_avg_miss_latency::total 90050.397456                       # average overall miss latency
system.cpu03.dcache.blocked_cycles::no_mshrs       243718                       # number of cycles access was blocked
system.cpu03.dcache.blocked_cycles::no_targets          112                       # number of cycles access was blocked
system.cpu03.dcache.blocked::no_mshrs            7376                       # number of cycles access was blocked
system.cpu03.dcache.blocked::no_targets             1                       # number of cycles access was blocked
system.cpu03.dcache.avg_blocked_cycles::no_mshrs    33.042028                       # average number of cycles each access was blocked
system.cpu03.dcache.avg_blocked_cycles::no_targets          112                       # average number of cycles each access was blocked
system.cpu03.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu03.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu03.dcache.writebacks::writebacks        54014                       # number of writebacks
system.cpu03.dcache.writebacks::total           54014                       # number of writebacks
system.cpu03.dcache.ReadReq_mshr_hits::cpu03.data       391621                       # number of ReadReq MSHR hits
system.cpu03.dcache.ReadReq_mshr_hits::total       391621                       # number of ReadReq MSHR hits
system.cpu03.dcache.WriteReq_mshr_hits::cpu03.data         2830                       # number of WriteReq MSHR hits
system.cpu03.dcache.WriteReq_mshr_hits::total         2830                       # number of WriteReq MSHR hits
system.cpu03.dcache.LoadLockedReq_mshr_hits::cpu03.data            1                       # number of LoadLockedReq MSHR hits
system.cpu03.dcache.LoadLockedReq_mshr_hits::total            1                       # number of LoadLockedReq MSHR hits
system.cpu03.dcache.demand_mshr_hits::cpu03.data       394451                       # number of demand (read+write) MSHR hits
system.cpu03.dcache.demand_mshr_hits::total       394451                       # number of demand (read+write) MSHR hits
system.cpu03.dcache.overall_mshr_hits::cpu03.data       394451                       # number of overall MSHR hits
system.cpu03.dcache.overall_mshr_hits::total       394451                       # number of overall MSHR hits
system.cpu03.dcache.ReadReq_mshr_misses::cpu03.data       114631                       # number of ReadReq MSHR misses
system.cpu03.dcache.ReadReq_mshr_misses::total       114631                       # number of ReadReq MSHR misses
system.cpu03.dcache.WriteReq_mshr_misses::cpu03.data          904                       # number of WriteReq MSHR misses
system.cpu03.dcache.WriteReq_mshr_misses::total          904                       # number of WriteReq MSHR misses
system.cpu03.dcache.LoadLockedReq_mshr_misses::cpu03.data            3                       # number of LoadLockedReq MSHR misses
system.cpu03.dcache.LoadLockedReq_mshr_misses::total            3                       # number of LoadLockedReq MSHR misses
system.cpu03.dcache.StoreCondReq_mshr_misses::cpu03.data            5                       # number of StoreCondReq MSHR misses
system.cpu03.dcache.StoreCondReq_mshr_misses::total            5                       # number of StoreCondReq MSHR misses
system.cpu03.dcache.demand_mshr_misses::cpu03.data       115535                       # number of demand (read+write) MSHR misses
system.cpu03.dcache.demand_mshr_misses::total       115535                       # number of demand (read+write) MSHR misses
system.cpu03.dcache.overall_mshr_misses::cpu03.data       115535                       # number of overall MSHR misses
system.cpu03.dcache.overall_mshr_misses::total       115535                       # number of overall MSHR misses
system.cpu03.dcache.ReadReq_mshr_miss_latency::cpu03.data   7389021960                       # number of ReadReq MSHR miss cycles
system.cpu03.dcache.ReadReq_mshr_miss_latency::total   7389021960                       # number of ReadReq MSHR miss cycles
system.cpu03.dcache.WriteReq_mshr_miss_latency::cpu03.data     58159955                       # number of WriteReq MSHR miss cycles
system.cpu03.dcache.WriteReq_mshr_miss_latency::total     58159955                       # number of WriteReq MSHR miss cycles
system.cpu03.dcache.LoadLockedReq_mshr_miss_latency::cpu03.data        18576                       # number of LoadLockedReq MSHR miss cycles
system.cpu03.dcache.LoadLockedReq_mshr_miss_latency::total        18576                       # number of LoadLockedReq MSHR miss cycles
system.cpu03.dcache.StoreCondReq_mshr_miss_latency::cpu03.data        26703                       # number of StoreCondReq MSHR miss cycles
system.cpu03.dcache.StoreCondReq_mshr_miss_latency::total        26703                       # number of StoreCondReq MSHR miss cycles
system.cpu03.dcache.demand_mshr_miss_latency::cpu03.data   7447181915                       # number of demand (read+write) MSHR miss cycles
system.cpu03.dcache.demand_mshr_miss_latency::total   7447181915                       # number of demand (read+write) MSHR miss cycles
system.cpu03.dcache.overall_mshr_miss_latency::cpu03.data   7447181915                       # number of overall MSHR miss cycles
system.cpu03.dcache.overall_mshr_miss_latency::total   7447181915                       # number of overall MSHR miss cycles
system.cpu03.dcache.ReadReq_mshr_miss_rate::cpu03.data     0.020225                       # mshr miss rate for ReadReq accesses
system.cpu03.dcache.ReadReq_mshr_miss_rate::total     0.020225                       # mshr miss rate for ReadReq accesses
system.cpu03.dcache.WriteReq_mshr_miss_rate::cpu03.data     0.000337                       # mshr miss rate for WriteReq accesses
system.cpu03.dcache.WriteReq_mshr_miss_rate::total     0.000337                       # mshr miss rate for WriteReq accesses
system.cpu03.dcache.LoadLockedReq_mshr_miss_rate::cpu03.data     0.111111                       # mshr miss rate for LoadLockedReq accesses
system.cpu03.dcache.LoadLockedReq_mshr_miss_rate::total     0.111111                       # mshr miss rate for LoadLockedReq accesses
system.cpu03.dcache.StoreCondReq_mshr_miss_rate::cpu03.data     0.217391                       # mshr miss rate for StoreCondReq accesses
system.cpu03.dcache.StoreCondReq_mshr_miss_rate::total     0.217391                       # mshr miss rate for StoreCondReq accesses
system.cpu03.dcache.demand_mshr_miss_rate::cpu03.data     0.013835                       # mshr miss rate for demand accesses
system.cpu03.dcache.demand_mshr_miss_rate::total     0.013835                       # mshr miss rate for demand accesses
system.cpu03.dcache.overall_mshr_miss_rate::cpu03.data     0.013835                       # mshr miss rate for overall accesses
system.cpu03.dcache.overall_mshr_miss_rate::total     0.013835                       # mshr miss rate for overall accesses
system.cpu03.dcache.ReadReq_avg_mshr_miss_latency::cpu03.data 64459.194808                       # average ReadReq mshr miss latency
system.cpu03.dcache.ReadReq_avg_mshr_miss_latency::total 64459.194808                       # average ReadReq mshr miss latency
system.cpu03.dcache.WriteReq_avg_mshr_miss_latency::cpu03.data 64336.233407                       # average WriteReq mshr miss latency
system.cpu03.dcache.WriteReq_avg_mshr_miss_latency::total 64336.233407                       # average WriteReq mshr miss latency
system.cpu03.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu03.data         6192                       # average LoadLockedReq mshr miss latency
system.cpu03.dcache.LoadLockedReq_avg_mshr_miss_latency::total         6192                       # average LoadLockedReq mshr miss latency
system.cpu03.dcache.StoreCondReq_avg_mshr_miss_latency::cpu03.data  5340.600000                       # average StoreCondReq mshr miss latency
system.cpu03.dcache.StoreCondReq_avg_mshr_miss_latency::total  5340.600000                       # average StoreCondReq mshr miss latency
system.cpu03.dcache.demand_avg_mshr_miss_latency::cpu03.data 64458.232700                       # average overall mshr miss latency
system.cpu03.dcache.demand_avg_mshr_miss_latency::total 64458.232700                       # average overall mshr miss latency
system.cpu03.dcache.overall_avg_mshr_miss_latency::cpu03.data 64458.232700                       # average overall mshr miss latency
system.cpu03.dcache.overall_avg_mshr_miss_latency::total 64458.232700                       # average overall mshr miss latency
system.cpu03.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu03.icache.tags.replacements              65                       # number of replacements
system.cpu03.icache.tags.tagsinuse         334.062030                       # Cycle average of tags in use
system.cpu03.icache.tags.total_refs           2132437                       # Total number of references to valid blocks.
system.cpu03.icache.tags.sampled_refs             436                       # Sample count of references to valid blocks.
system.cpu03.icache.tags.avg_refs         4890.910550                       # Average number of references to valid blocks.
system.cpu03.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu03.icache.tags.occ_blocks::cpu03.inst   334.062030                       # Average occupied blocks per requestor
system.cpu03.icache.tags.occ_percent::cpu03.inst     0.652465                       # Average percentage of cache occupancy
system.cpu03.icache.tags.occ_percent::total     0.652465                       # Average percentage of cache occupancy
system.cpu03.icache.tags.occ_task_id_blocks::1024          371                       # Occupied blocks per task id
system.cpu03.icache.tags.age_task_id_blocks_1024::2            5                       # Occupied blocks per task id
system.cpu03.icache.tags.age_task_id_blocks_1024::3           56                       # Occupied blocks per task id
system.cpu03.icache.tags.age_task_id_blocks_1024::4          310                       # Occupied blocks per task id
system.cpu03.icache.tags.occ_task_id_percent::1024     0.724609                       # Percentage of cache occupancy per task id
system.cpu03.icache.tags.tag_accesses         4266296                       # Number of tag accesses
system.cpu03.icache.tags.data_accesses        4266296                       # Number of data accesses
system.cpu03.icache.ReadReq_hits::cpu03.inst      2132437                       # number of ReadReq hits
system.cpu03.icache.ReadReq_hits::total       2132437                       # number of ReadReq hits
system.cpu03.icache.demand_hits::cpu03.inst      2132437                       # number of demand (read+write) hits
system.cpu03.icache.demand_hits::total        2132437                       # number of demand (read+write) hits
system.cpu03.icache.overall_hits::cpu03.inst      2132437                       # number of overall hits
system.cpu03.icache.overall_hits::total       2132437                       # number of overall hits
system.cpu03.icache.ReadReq_misses::cpu03.inst          493                       # number of ReadReq misses
system.cpu03.icache.ReadReq_misses::total          493                       # number of ReadReq misses
system.cpu03.icache.demand_misses::cpu03.inst          493                       # number of demand (read+write) misses
system.cpu03.icache.demand_misses::total          493                       # number of demand (read+write) misses
system.cpu03.icache.overall_misses::cpu03.inst          493                       # number of overall misses
system.cpu03.icache.overall_misses::total          493                       # number of overall misses
system.cpu03.icache.ReadReq_miss_latency::cpu03.inst     19466487                       # number of ReadReq miss cycles
system.cpu03.icache.ReadReq_miss_latency::total     19466487                       # number of ReadReq miss cycles
system.cpu03.icache.demand_miss_latency::cpu03.inst     19466487                       # number of demand (read+write) miss cycles
system.cpu03.icache.demand_miss_latency::total     19466487                       # number of demand (read+write) miss cycles
system.cpu03.icache.overall_miss_latency::cpu03.inst     19466487                       # number of overall miss cycles
system.cpu03.icache.overall_miss_latency::total     19466487                       # number of overall miss cycles
system.cpu03.icache.ReadReq_accesses::cpu03.inst      2132930                       # number of ReadReq accesses(hits+misses)
system.cpu03.icache.ReadReq_accesses::total      2132930                       # number of ReadReq accesses(hits+misses)
system.cpu03.icache.demand_accesses::cpu03.inst      2132930                       # number of demand (read+write) accesses
system.cpu03.icache.demand_accesses::total      2132930                       # number of demand (read+write) accesses
system.cpu03.icache.overall_accesses::cpu03.inst      2132930                       # number of overall (read+write) accesses
system.cpu03.icache.overall_accesses::total      2132930                       # number of overall (read+write) accesses
system.cpu03.icache.ReadReq_miss_rate::cpu03.inst     0.000231                       # miss rate for ReadReq accesses
system.cpu03.icache.ReadReq_miss_rate::total     0.000231                       # miss rate for ReadReq accesses
system.cpu03.icache.demand_miss_rate::cpu03.inst     0.000231                       # miss rate for demand accesses
system.cpu03.icache.demand_miss_rate::total     0.000231                       # miss rate for demand accesses
system.cpu03.icache.overall_miss_rate::cpu03.inst     0.000231                       # miss rate for overall accesses
system.cpu03.icache.overall_miss_rate::total     0.000231                       # miss rate for overall accesses
system.cpu03.icache.ReadReq_avg_miss_latency::cpu03.inst 39485.774848                       # average ReadReq miss latency
system.cpu03.icache.ReadReq_avg_miss_latency::total 39485.774848                       # average ReadReq miss latency
system.cpu03.icache.demand_avg_miss_latency::cpu03.inst 39485.774848                       # average overall miss latency
system.cpu03.icache.demand_avg_miss_latency::total 39485.774848                       # average overall miss latency
system.cpu03.icache.overall_avg_miss_latency::cpu03.inst 39485.774848                       # average overall miss latency
system.cpu03.icache.overall_avg_miss_latency::total 39485.774848                       # average overall miss latency
system.cpu03.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu03.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu03.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu03.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu03.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu03.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu03.icache.fast_writes                     0                       # number of fast writes performed
system.cpu03.icache.cache_copies                    0                       # number of cache copies performed
system.cpu03.icache.writebacks::writebacks           65                       # number of writebacks
system.cpu03.icache.writebacks::total              65                       # number of writebacks
system.cpu03.icache.ReadReq_mshr_hits::cpu03.inst           57                       # number of ReadReq MSHR hits
system.cpu03.icache.ReadReq_mshr_hits::total           57                       # number of ReadReq MSHR hits
system.cpu03.icache.demand_mshr_hits::cpu03.inst           57                       # number of demand (read+write) MSHR hits
system.cpu03.icache.demand_mshr_hits::total           57                       # number of demand (read+write) MSHR hits
system.cpu03.icache.overall_mshr_hits::cpu03.inst           57                       # number of overall MSHR hits
system.cpu03.icache.overall_mshr_hits::total           57                       # number of overall MSHR hits
system.cpu03.icache.ReadReq_mshr_misses::cpu03.inst          436                       # number of ReadReq MSHR misses
system.cpu03.icache.ReadReq_mshr_misses::total          436                       # number of ReadReq MSHR misses
system.cpu03.icache.demand_mshr_misses::cpu03.inst          436                       # number of demand (read+write) MSHR misses
system.cpu03.icache.demand_mshr_misses::total          436                       # number of demand (read+write) MSHR misses
system.cpu03.icache.overall_mshr_misses::cpu03.inst          436                       # number of overall MSHR misses
system.cpu03.icache.overall_mshr_misses::total          436                       # number of overall MSHR misses
system.cpu03.icache.ReadReq_mshr_miss_latency::cpu03.inst     14455611                       # number of ReadReq MSHR miss cycles
system.cpu03.icache.ReadReq_mshr_miss_latency::total     14455611                       # number of ReadReq MSHR miss cycles
system.cpu03.icache.demand_mshr_miss_latency::cpu03.inst     14455611                       # number of demand (read+write) MSHR miss cycles
system.cpu03.icache.demand_mshr_miss_latency::total     14455611                       # number of demand (read+write) MSHR miss cycles
system.cpu03.icache.overall_mshr_miss_latency::cpu03.inst     14455611                       # number of overall MSHR miss cycles
system.cpu03.icache.overall_mshr_miss_latency::total     14455611                       # number of overall MSHR miss cycles
system.cpu03.icache.ReadReq_mshr_miss_rate::cpu03.inst     0.000204                       # mshr miss rate for ReadReq accesses
system.cpu03.icache.ReadReq_mshr_miss_rate::total     0.000204                       # mshr miss rate for ReadReq accesses
system.cpu03.icache.demand_mshr_miss_rate::cpu03.inst     0.000204                       # mshr miss rate for demand accesses
system.cpu03.icache.demand_mshr_miss_rate::total     0.000204                       # mshr miss rate for demand accesses
system.cpu03.icache.overall_mshr_miss_rate::cpu03.inst     0.000204                       # mshr miss rate for overall accesses
system.cpu03.icache.overall_mshr_miss_rate::total     0.000204                       # mshr miss rate for overall accesses
system.cpu03.icache.ReadReq_avg_mshr_miss_latency::cpu03.inst 33155.071101                       # average ReadReq mshr miss latency
system.cpu03.icache.ReadReq_avg_mshr_miss_latency::total 33155.071101                       # average ReadReq mshr miss latency
system.cpu03.icache.demand_avg_mshr_miss_latency::cpu03.inst 33155.071101                       # average overall mshr miss latency
system.cpu03.icache.demand_avg_mshr_miss_latency::total 33155.071101                       # average overall mshr miss latency
system.cpu03.icache.overall_avg_mshr_miss_latency::cpu03.inst 33155.071101                       # average overall mshr miss latency
system.cpu03.icache.overall_avg_mshr_miss_latency::total 33155.071101                       # average overall mshr miss latency
system.cpu03.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu04.branchPred.lookups               2028666                       # Number of BP lookups
system.cpu04.branchPred.condPredicted         1943012                       # Number of conditional branches predicted
system.cpu04.branchPred.condIncorrect           13706                       # Number of conditional branches incorrect
system.cpu04.branchPred.BTBLookups            1266444                       # Number of BTB lookups
system.cpu04.branchPred.BTBHits                997745                       # Number of BTB hits
system.cpu04.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu04.branchPred.BTBHitPct           78.783191                       # BTB Hit Percentage
system.cpu04.branchPred.usedRAS                 41796                       # Number of times the RAS was used to get a target.
system.cpu04.branchPred.RASInCorrect                4                       # Number of incorrect RAS predictions.
system.cpu04.branchPred.indirectLookups            59                       # Number of indirect predictor lookups.
system.cpu04.branchPred.indirectHits                0                       # Number of indirect target hits.
system.cpu04.branchPred.indirectMisses             59                       # Number of indirect misses.
system.cpu04.branchPredindirectMispredicted           14                       # Number of mispredicted indirect branches.
system.cpu04.dtb.fetch_hits                         0                       # ITB hits
system.cpu04.dtb.fetch_misses                       0                       # ITB misses
system.cpu04.dtb.fetch_acv                          0                       # ITB acv
system.cpu04.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu04.dtb.read_hits                    6030741                       # DTB read hits
system.cpu04.dtb.read_misses                     2832                       # DTB read misses
system.cpu04.dtb.read_acv                           0                       # DTB read access violations
system.cpu04.dtb.read_accesses                6033573                       # DTB read accesses
system.cpu04.dtb.write_hits                   2798754                       # DTB write hits
system.cpu04.dtb.write_misses                      14                       # DTB write misses
system.cpu04.dtb.write_acv                          0                       # DTB write access violations
system.cpu04.dtb.write_accesses               2798768                       # DTB write accesses
system.cpu04.dtb.data_hits                    8829495                       # DTB hits
system.cpu04.dtb.data_misses                     2846                       # DTB misses
system.cpu04.dtb.data_acv                           0                       # DTB access violations
system.cpu04.dtb.data_accesses                8832341                       # DTB accesses
system.cpu04.itb.fetch_hits                   2215470                       # ITB hits
system.cpu04.itb.fetch_misses                      76                       # ITB misses
system.cpu04.itb.fetch_acv                          0                       # ITB acv
system.cpu04.itb.fetch_accesses               2215546                       # ITB accesses
system.cpu04.itb.read_hits                          0                       # DTB read hits
system.cpu04.itb.read_misses                        0                       # DTB read misses
system.cpu04.itb.read_acv                           0                       # DTB read access violations
system.cpu04.itb.read_accesses                      0                       # DTB read accesses
system.cpu04.itb.write_hits                         0                       # DTB write hits
system.cpu04.itb.write_misses                       0                       # DTB write misses
system.cpu04.itb.write_acv                          0                       # DTB write access violations
system.cpu04.itb.write_accesses                     0                       # DTB write accesses
system.cpu04.itb.data_hits                          0                       # DTB hits
system.cpu04.itb.data_misses                        0                       # DTB misses
system.cpu04.itb.data_acv                           0                       # DTB access violations
system.cpu04.itb.data_accesses                      0                       # DTB accesses
system.cpu04.numCycles                        6603527                       # number of cpu cycles simulated
system.cpu04.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu04.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu04.fetch.icacheStallCycles            16537                       # Number of cycles fetch is stalled on an Icache miss
system.cpu04.fetch.Insts                     24378107                       # Number of instructions fetch has processed
system.cpu04.fetch.Branches                   2028666                       # Number of branches that fetch encountered
system.cpu04.fetch.predictedBranches          1039541                       # Number of branches that fetch has predicted taken
system.cpu04.fetch.Cycles                     6481164                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu04.fetch.SquashCycles                 28267                       # Number of cycles fetch has spent squashing
system.cpu04.fetch.MiscStallCycles                 34                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu04.fetch.NoActiveThreadStallCycles        84941                       # Number of stall cycles due to no active thread to fetch from
system.cpu04.fetch.PendingTrapStallCycles         1756                       # Number of stall cycles due to pending traps
system.cpu04.fetch.CacheLines                 2215470                       # Number of cache lines fetched
system.cpu04.fetch.IcacheSquashes                 208                       # Number of outstanding Icache misses that were squashed
system.cpu04.fetch.rateDist::samples          6598565                       # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::mean            3.694456                       # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::stdev           3.477723                       # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::0                2479788     37.58%     37.58% # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::1                 212846      3.23%     40.81% # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::2                 426974      6.47%     47.28% # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::3                 288680      4.37%     51.65% # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::4                 574892      8.71%     60.36% # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::5                  44502      0.67%     61.04% # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::6                  81197      1.23%     62.27% # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::7                 481475      7.30%     69.57% # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::8                2008211     30.43%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::total            6598565                       # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.branchRate                0.307209                       # Number of branch fetches per cycle
system.cpu04.fetch.rate                      3.691680                       # Number of inst fetches per cycle
system.cpu04.decode.IdleCycles                 179797                       # Number of cycles decode is idle
system.cpu04.decode.BlockedCycles             2668834                       # Number of cycles decode is blocked
system.cpu04.decode.RunCycles                 3325401                       # Number of cycles decode is running
system.cpu04.decode.UnblockCycles              325669                       # Number of cycles decode is unblocking
system.cpu04.decode.SquashCycles                13923                       # Number of cycles decode is squashing
system.cpu04.decode.BranchResolved              43327                       # Number of times decode resolved a branch
system.cpu04.decode.BranchMispred                 220                       # Number of times decode detected a branch misprediction
system.cpu04.decode.DecodedInsts             24190538                       # Number of instructions handled by decode
system.cpu04.decode.SquashedInsts                 899                       # Number of squashed instructions handled by decode
system.cpu04.rename.SquashCycles                13923                       # Number of cycles rename is squashing
system.cpu04.rename.IdleCycles                 336186                       # Number of cycles rename is idle
system.cpu04.rename.BlockCycles                593987                       # Number of cycles rename is blocking
system.cpu04.rename.serializeStallCycles        12387                       # count of cycles rename stalled for serializing inst
system.cpu04.rename.RunCycles                 3489986                       # Number of cycles rename is running
system.cpu04.rename.UnblockCycles             2067155                       # Number of cycles rename is unblocking
system.cpu04.rename.RenamedInsts             24096677                       # Number of instructions processed by rename
system.cpu04.rename.ROBFullEvents                5244                       # Number of times rename has blocked due to ROB full
system.cpu04.rename.IQFullEvents               363906                       # Number of times rename has blocked due to IQ full
system.cpu04.rename.LQFullEvents              1806197                       # Number of times rename has blocked due to LQ full
system.cpu04.rename.SQFullEvents                 1775                       # Number of times rename has blocked due to SQ full
system.cpu04.rename.RenamedOperands          17670703                       # Number of destination operands rename has renamed
system.cpu04.rename.RenameLookups            35210593                       # Number of register rename lookups that rename has made
system.cpu04.rename.int_rename_lookups       20775146                       # Number of integer rename lookups
system.cpu04.rename.fp_rename_lookups        14435443                       # Number of floating rename lookups
system.cpu04.rename.CommittedMaps            17290869                       # Number of HB maps that are committed
system.cpu04.rename.UndoneMaps                 379834                       # Number of HB maps that are undone due to squashing
system.cpu04.rename.serializingInsts              331                       # count of serializing insts renamed
system.cpu04.rename.tempSerializingInsts          318                       # count of temporary serializing insts renamed
system.cpu04.rename.skidInsts                 1821772                       # count of insts added to the skid buffer
system.cpu04.memDep0.insertedLoads            5979715                       # Number of loads inserted to the mem dependence unit.
system.cpu04.memDep0.insertedStores           2801655                       # Number of stores inserted to the mem dependence unit.
system.cpu04.memDep0.conflictingLoads           52333                       # Number of conflicting loads.
system.cpu04.memDep0.conflictingStores          38684                       # Number of conflicting stores.
system.cpu04.iq.iqInstsAdded                 23667271                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu04.iq.iqNonSpecInstsAdded               334                       # Number of non-speculative instructions added to the IQ
system.cpu04.iq.iqInstsIssued                23682583                       # Number of instructions issued
system.cpu04.iq.iqSquashedInstsIssued           13957                       # Number of squashed instructions issued
system.cpu04.iq.iqSquashedInstsExamined        290359                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu04.iq.iqSquashedOperandsExamined       166497                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu04.iq.iqSquashedNonSpecRemoved           28                       # Number of squashed non-spec instructions that were removed
system.cpu04.iq.issued_per_cycle::samples      6598565                       # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::mean       3.589050                       # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::stdev      3.053213                       # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::0           2138266     32.41%     32.41% # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::1            214252      3.25%     35.65% # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::2            355122      5.38%     41.03% # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::3            465607      7.06%     48.09% # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::4            536948      8.14%     56.23% # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::5            737825     11.18%     67.41% # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::6            606908      9.20%     76.61% # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::7            466195      7.07%     83.67% # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::8           1077442     16.33%    100.00% # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::total       6598565                       # Number of insts issued each cycle
system.cpu04.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu04.iq.fu_full::IntAlu                 20779      1.77%      1.77% # attempts to use FU when none available
system.cpu04.iq.fu_full::IntMult                    0      0.00%      1.77% # attempts to use FU when none available
system.cpu04.iq.fu_full::IntDiv                     0      0.00%      1.77% # attempts to use FU when none available
system.cpu04.iq.fu_full::FloatAdd               28749      2.45%      4.22% # attempts to use FU when none available
system.cpu04.iq.fu_full::FloatCmp                   0      0.00%      4.22% # attempts to use FU when none available
system.cpu04.iq.fu_full::FloatCvt                   0      0.00%      4.22% # attempts to use FU when none available
system.cpu04.iq.fu_full::FloatMult             574992     48.99%     53.21% # attempts to use FU when none available
system.cpu04.iq.fu_full::FloatDiv                8063      0.69%     53.90% # attempts to use FU when none available
system.cpu04.iq.fu_full::FloatSqrt                  0      0.00%     53.90% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdAdd                    0      0.00%     53.90% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdAddAcc                 0      0.00%     53.90% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdAlu                    0      0.00%     53.90% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdCmp                    0      0.00%     53.90% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdCvt                    0      0.00%     53.90% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdMisc                   0      0.00%     53.90% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdMult                   0      0.00%     53.90% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdMultAcc                0      0.00%     53.90% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdShift                  0      0.00%     53.90% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdShiftAcc               0      0.00%     53.90% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdSqrt                   0      0.00%     53.90% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdFloatAdd               0      0.00%     53.90% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdFloatAlu               0      0.00%     53.90% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdFloatCmp               0      0.00%     53.90% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdFloatCvt               0      0.00%     53.90% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdFloatDiv               0      0.00%     53.90% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdFloatMisc              0      0.00%     53.90% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdFloatMult              0      0.00%     53.90% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdFloatMultAcc            0      0.00%     53.90% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdFloatSqrt              0      0.00%     53.90% # attempts to use FU when none available
system.cpu04.iq.fu_full::MemRead               538731     45.90%     99.80% # attempts to use FU when none available
system.cpu04.iq.fu_full::MemWrite                2400      0.20%    100.00% # attempts to use FU when none available
system.cpu04.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu04.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu04.iq.FU_type_0::No_OpClass               4      0.00%      0.00% # Type of FU issued
system.cpu04.iq.FU_type_0::IntAlu             8376212     35.37%     35.37% # Type of FU issued
system.cpu04.iq.FU_type_0::IntMult              25914      0.11%     35.48% # Type of FU issued
system.cpu04.iq.FU_type_0::IntDiv                   0      0.00%     35.48% # Type of FU issued
system.cpu04.iq.FU_type_0::FloatAdd           3651759     15.42%     50.90% # Type of FU issued
system.cpu04.iq.FU_type_0::FloatCmp                 0      0.00%     50.90% # Type of FU issued
system.cpu04.iq.FU_type_0::FloatCvt                 0      0.00%     50.90% # Type of FU issued
system.cpu04.iq.FU_type_0::FloatMult          2760889     11.66%     62.56% # Type of FU issued
system.cpu04.iq.FU_type_0::FloatDiv              9506      0.04%     62.60% # Type of FU issued
system.cpu04.iq.FU_type_0::FloatSqrt                0      0.00%     62.60% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdAdd                  0      0.00%     62.60% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdAddAcc               0      0.00%     62.60% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdAlu                  0      0.00%     62.60% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdCmp                  0      0.00%     62.60% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdCvt                  0      0.00%     62.60% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdMisc                 0      0.00%     62.60% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdMult                 0      0.00%     62.60% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdMultAcc              0      0.00%     62.60% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdShift                0      0.00%     62.60% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdShiftAcc             0      0.00%     62.60% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdSqrt                 0      0.00%     62.60% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdFloatAdd             0      0.00%     62.60% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdFloatAlu             0      0.00%     62.60% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdFloatCmp             0      0.00%     62.60% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdFloatCvt             0      0.00%     62.60% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdFloatDiv             0      0.00%     62.60% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdFloatMisc            0      0.00%     62.60% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdFloatMult            0      0.00%     62.60% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     62.60% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdFloatSqrt            0      0.00%     62.60% # Type of FU issued
system.cpu04.iq.FU_type_0::MemRead            6059369     25.59%     88.18% # Type of FU issued
system.cpu04.iq.FU_type_0::MemWrite           2798930     11.82%    100.00% # Type of FU issued
system.cpu04.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu04.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu04.iq.FU_type_0::total             23682583                       # Type of FU issued
system.cpu04.iq.rate                         3.586354                       # Inst issue rate
system.cpu04.iq.fu_busy_cnt                   1173714                       # FU busy when requested
system.cpu04.iq.fu_busy_rate                 0.049560                       # FU busy rate (busy events/executed inst)
system.cpu04.iq.int_inst_queue_reads         23900051                       # Number of integer instruction queue reads
system.cpu04.iq.int_inst_queue_writes         8854016                       # Number of integer instruction queue writes
system.cpu04.iq.int_inst_queue_wakeup_accesses      8594448                       # Number of integer instruction queue wakeup accesses
system.cpu04.iq.fp_inst_queue_reads          31251351                       # Number of floating instruction queue reads
system.cpu04.iq.fp_inst_queue_writes         15104307                       # Number of floating instruction queue writes
system.cpu04.iq.fp_inst_queue_wakeup_accesses     14917935                       # Number of floating instruction queue wakeup accesses
system.cpu04.iq.int_alu_accesses              8662690                       # Number of integer alu accesses
system.cpu04.iq.fp_alu_accesses              16193603                       # Number of floating point alu accesses
system.cpu04.iew.lsq.thread0.forwLoads          28594                       # Number of loads that had data forwarded from stores
system.cpu04.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu04.iew.lsq.thread0.squashedLoads        71557                       # Number of loads squashed
system.cpu04.iew.lsq.thread0.ignoredResponses            6                       # Number of memory responses ignored because the instruction is squashed
system.cpu04.iew.lsq.thread0.memOrderViolation          363                       # Number of memory ordering violations
system.cpu04.iew.lsq.thread0.squashedStores         4000                       # Number of stores squashed
system.cpu04.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu04.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu04.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu04.iew.lsq.thread0.cacheBlocked       103060                       # Number of times an access to memory failed due to the cache being blocked
system.cpu04.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu04.iew.iewSquashCycles                13923                       # Number of cycles IEW is squashing
system.cpu04.iew.iewBlockCycles                247608                       # Number of cycles IEW is blocking
system.cpu04.iew.iewUnblockCycles              262687                       # Number of cycles IEW is unblocking
system.cpu04.iew.iewDispatchedInsts          23911534                       # Number of instructions dispatched to IQ
system.cpu04.iew.iewDispSquashedInsts             580                       # Number of squashed instructions skipped by dispatch
system.cpu04.iew.iewDispLoadInsts             5979715                       # Number of dispatched load instructions
system.cpu04.iew.iewDispStoreInsts            2801655                       # Number of dispatched store instructions
system.cpu04.iew.iewDispNonSpecInsts              316                       # Number of dispatched non-speculative instructions
system.cpu04.iew.iewIQFullEvents                 5581                       # Number of times the IQ has become full, causing a stall
system.cpu04.iew.iewLSQFullEvents              254101                       # Number of times the LSQ has become full, causing a stall
system.cpu04.iew.memOrderViolationEvents          363                       # Number of memory order violations
system.cpu04.iew.predictedTakenIncorrect        13018                       # Number of branches that were predicted taken incorrectly
system.cpu04.iew.predictedNotTakenIncorrect          565                       # Number of branches that were predicted not taken incorrectly
system.cpu04.iew.branchMispredicts              13583                       # Number of branch mispredicts detected at execute
system.cpu04.iew.iewExecutedInsts            23629402                       # Number of executed instructions
system.cpu04.iew.iewExecLoadInsts             6033573                       # Number of load instructions executed
system.cpu04.iew.iewExecSquashedInsts           53181                       # Number of squashed instructions skipped in execute
system.cpu04.iew.exec_swp                           0                       # number of swp insts executed
system.cpu04.iew.exec_nop                      243929                       # number of nop insts executed
system.cpu04.iew.exec_refs                    8832341                       # number of memory reference insts executed
system.cpu04.iew.exec_branches                1990978                       # Number of branches executed
system.cpu04.iew.exec_stores                  2798768                       # Number of stores executed
system.cpu04.iew.exec_rate                   3.578300                       # Inst execution rate
system.cpu04.iew.wb_sent                     23519911                       # cumulative count of insts sent to commit
system.cpu04.iew.wb_count                    23512383                       # cumulative count of insts written-back
system.cpu04.iew.wb_producers                15503221                       # num instructions producing a value
system.cpu04.iew.wb_consumers                19469554                       # num instructions consuming a value
system.cpu04.iew.wb_rate                     3.560580                       # insts written-back per cycle
system.cpu04.iew.wb_fanout                   0.796280                       # average fanout of values written-back
system.cpu04.commit.commitSquashedInsts        302164                       # The number of squashed insts skipped by commit
system.cpu04.commit.commitNonSpecStalls           306                       # The number of times commit has been forced to stall to communicate backwards
system.cpu04.commit.branchMispredicts           13496                       # The number of times a branch was mispredicted
system.cpu04.commit.committed_per_cycle::samples      6467319                       # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::mean     3.650337                       # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::stdev     3.540660                       # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::0      2737440     42.33%     42.33% # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::1       131788      2.04%     44.37% # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::2       180796      2.80%     47.16% # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::3       287814      4.45%     51.61% # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::4       153004      2.37%     53.98% # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::5       477835      7.39%     61.37% # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::6       294665      4.56%     65.92% # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::7       149923      2.32%     68.24% # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::8      2054054     31.76%    100.00% # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::total      6467319                       # Number of insts commited each cycle
system.cpu04.commit.committedInsts           23607896                       # Number of instructions committed
system.cpu04.commit.committedOps             23607896                       # Number of ops (including micro ops) committed
system.cpu04.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu04.commit.refs                      8705813                       # Number of memory references committed
system.cpu04.commit.loads                     5908158                       # Number of loads committed
system.cpu04.commit.membars                        14                       # Number of memory barriers committed
system.cpu04.commit.branches                  1951030                       # Number of branches committed
system.cpu04.commit.fp_insts                 14911109                       # Number of committed floating point instructions.
system.cpu04.commit.int_insts                17646840                       # Number of committed integer instructions.
system.cpu04.commit.function_calls              40121                       # Number of function calls committed.
system.cpu04.commit.op_class_0::No_OpClass       230654      0.98%      0.98% # Class of committed instruction
system.cpu04.commit.op_class_0::IntAlu        8229758     34.86%     35.84% # Class of committed instruction
system.cpu04.commit.op_class_0::IntMult         24920      0.11%     35.94% # Class of committed instruction
system.cpu04.commit.op_class_0::IntDiv              0      0.00%     35.94% # Class of committed instruction
system.cpu04.commit.op_class_0::FloatAdd      3646817     15.45%     51.39% # Class of committed instruction
system.cpu04.commit.op_class_0::FloatCmp            0      0.00%     51.39% # Class of committed instruction
system.cpu04.commit.op_class_0::FloatCvt            0      0.00%     51.39% # Class of committed instruction
system.cpu04.commit.op_class_0::FloatMult      2760704     11.69%     63.08% # Class of committed instruction
system.cpu04.commit.op_class_0::FloatDiv         9216      0.04%     63.12% # Class of committed instruction
system.cpu04.commit.op_class_0::FloatSqrt            0      0.00%     63.12% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdAdd             0      0.00%     63.12% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdAddAcc            0      0.00%     63.12% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdAlu             0      0.00%     63.12% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdCmp             0      0.00%     63.12% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdCvt             0      0.00%     63.12% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdMisc            0      0.00%     63.12% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdMult            0      0.00%     63.12% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdMultAcc            0      0.00%     63.12% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdShift            0      0.00%     63.12% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdShiftAcc            0      0.00%     63.12% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdSqrt            0      0.00%     63.12% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdFloatAdd            0      0.00%     63.12% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdFloatAlu            0      0.00%     63.12% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdFloatCmp            0      0.00%     63.12% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdFloatCvt            0      0.00%     63.12% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdFloatDiv            0      0.00%     63.12% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdFloatMisc            0      0.00%     63.12% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdFloatMult            0      0.00%     63.12% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdFloatMultAcc            0      0.00%     63.12% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdFloatSqrt            0      0.00%     63.12% # Class of committed instruction
system.cpu04.commit.op_class_0::MemRead       5908172     25.03%     88.15% # Class of committed instruction
system.cpu04.commit.op_class_0::MemWrite      2797655     11.85%    100.00% # Class of committed instruction
system.cpu04.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu04.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu04.commit.op_class_0::total        23607896                       # Class of committed instruction
system.cpu04.commit.bw_lim_events             2054054                       # number cycles where commit BW limit reached
system.cpu04.rob.rob_reads                   28321427                       # The number of ROB reads
system.cpu04.rob.rob_writes                  47866292                       # The number of ROB writes
system.cpu04.timesIdled                           190                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu04.idleCycles                          4962                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu04.quiesceCycles                   39389911                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu04.committedInsts                  23377246                       # Number of Instructions Simulated
system.cpu04.committedOps                    23377246                       # Number of Ops (including micro ops) Simulated
system.cpu04.cpi                             0.282477                       # CPI: Cycles Per Instruction
system.cpu04.cpi_total                       0.282477                       # CPI: Total CPI of All Threads
system.cpu04.ipc                             3.540115                       # IPC: Instructions Per Cycle
system.cpu04.ipc_total                       3.540115                       # IPC: Total IPC of All Threads
system.cpu04.int_regfile_reads               20619813                       # number of integer regfile reads
system.cpu04.int_regfile_writes               5923989                       # number of integer regfile writes
system.cpu04.fp_regfile_reads                14231363                       # number of floating regfile reads
system.cpu04.fp_regfile_writes               11463913                       # number of floating regfile writes
system.cpu04.misc_regfile_reads                   144                       # number of misc regfile reads
system.cpu04.misc_regfile_writes                   34                       # number of misc regfile writes
system.cpu04.dcache.tags.replacements          120834                       # number of replacements
system.cpu04.dcache.tags.tagsinuse          54.318505                       # Cycle average of tags in use
system.cpu04.dcache.tags.total_refs           8170594                       # Total number of references to valid blocks.
system.cpu04.dcache.tags.sampled_refs          120895                       # Sample count of references to valid blocks.
system.cpu04.dcache.tags.avg_refs           67.584218                       # Average number of references to valid blocks.
system.cpu04.dcache.tags.warmup_cycle     43784120781                       # Cycle when the warmup percentage was hit.
system.cpu04.dcache.tags.occ_blocks::cpu04.data    54.318505                       # Average occupied blocks per requestor
system.cpu04.dcache.tags.occ_percent::cpu04.data     0.848727                       # Average percentage of cache occupancy
system.cpu04.dcache.tags.occ_percent::total     0.848727                       # Average percentage of cache occupancy
system.cpu04.dcache.tags.occ_task_id_blocks::1024           61                       # Occupied blocks per task id
system.cpu04.dcache.tags.age_task_id_blocks_1024::1            2                       # Occupied blocks per task id
system.cpu04.dcache.tags.age_task_id_blocks_1024::2           59                       # Occupied blocks per task id
system.cpu04.dcache.tags.occ_task_id_percent::1024     0.953125                       # Percentage of cache occupancy per task id
system.cpu04.dcache.tags.tag_accesses        17527211                       # Number of tag accesses
system.cpu04.dcache.tags.data_accesses       17527211                       # Number of data accesses
system.cpu04.dcache.ReadReq_hits::cpu04.data      5376882                       # number of ReadReq hits
system.cpu04.dcache.ReadReq_hits::total       5376882                       # number of ReadReq hits
system.cpu04.dcache.WriteReq_hits::cpu04.data      2793624                       # number of WriteReq hits
system.cpu04.dcache.WriteReq_hits::total      2793624                       # number of WriteReq hits
system.cpu04.dcache.LoadLockedReq_hits::cpu04.data           17                       # number of LoadLockedReq hits
system.cpu04.dcache.LoadLockedReq_hits::total           17                       # number of LoadLockedReq hits
system.cpu04.dcache.StoreCondReq_hits::cpu04.data           13                       # number of StoreCondReq hits
system.cpu04.dcache.StoreCondReq_hits::total           13                       # number of StoreCondReq hits
system.cpu04.dcache.demand_hits::cpu04.data      8170506                       # number of demand (read+write) hits
system.cpu04.dcache.demand_hits::total        8170506                       # number of demand (read+write) hits
system.cpu04.dcache.overall_hits::cpu04.data      8170506                       # number of overall hits
system.cpu04.dcache.overall_hits::total       8170506                       # number of overall hits
system.cpu04.dcache.ReadReq_misses::cpu04.data       528551                       # number of ReadReq misses
system.cpu04.dcache.ReadReq_misses::total       528551                       # number of ReadReq misses
system.cpu04.dcache.WriteReq_misses::cpu04.data         4015                       # number of WriteReq misses
system.cpu04.dcache.WriteReq_misses::total         4015                       # number of WriteReq misses
system.cpu04.dcache.LoadLockedReq_misses::cpu04.data            2                       # number of LoadLockedReq misses
system.cpu04.dcache.LoadLockedReq_misses::total            2                       # number of LoadLockedReq misses
system.cpu04.dcache.StoreCondReq_misses::cpu04.data            3                       # number of StoreCondReq misses
system.cpu04.dcache.StoreCondReq_misses::total            3                       # number of StoreCondReq misses
system.cpu04.dcache.demand_misses::cpu04.data       532566                       # number of demand (read+write) misses
system.cpu04.dcache.demand_misses::total       532566                       # number of demand (read+write) misses
system.cpu04.dcache.overall_misses::cpu04.data       532566                       # number of overall misses
system.cpu04.dcache.overall_misses::total       532566                       # number of overall misses
system.cpu04.dcache.ReadReq_miss_latency::cpu04.data  45890514954                       # number of ReadReq miss cycles
system.cpu04.dcache.ReadReq_miss_latency::total  45890514954                       # number of ReadReq miss cycles
system.cpu04.dcache.WriteReq_miss_latency::cpu04.data    219487307                       # number of WriteReq miss cycles
system.cpu04.dcache.WriteReq_miss_latency::total    219487307                       # number of WriteReq miss cycles
system.cpu04.dcache.LoadLockedReq_miss_latency::cpu04.data        13932                       # number of LoadLockedReq miss cycles
system.cpu04.dcache.LoadLockedReq_miss_latency::total        13932                       # number of LoadLockedReq miss cycles
system.cpu04.dcache.StoreCondReq_miss_latency::cpu04.data        19737                       # number of StoreCondReq miss cycles
system.cpu04.dcache.StoreCondReq_miss_latency::total        19737                       # number of StoreCondReq miss cycles
system.cpu04.dcache.demand_miss_latency::cpu04.data  46110002261                       # number of demand (read+write) miss cycles
system.cpu04.dcache.demand_miss_latency::total  46110002261                       # number of demand (read+write) miss cycles
system.cpu04.dcache.overall_miss_latency::cpu04.data  46110002261                       # number of overall miss cycles
system.cpu04.dcache.overall_miss_latency::total  46110002261                       # number of overall miss cycles
system.cpu04.dcache.ReadReq_accesses::cpu04.data      5905433                       # number of ReadReq accesses(hits+misses)
system.cpu04.dcache.ReadReq_accesses::total      5905433                       # number of ReadReq accesses(hits+misses)
system.cpu04.dcache.WriteReq_accesses::cpu04.data      2797639                       # number of WriteReq accesses(hits+misses)
system.cpu04.dcache.WriteReq_accesses::total      2797639                       # number of WriteReq accesses(hits+misses)
system.cpu04.dcache.LoadLockedReq_accesses::cpu04.data           19                       # number of LoadLockedReq accesses(hits+misses)
system.cpu04.dcache.LoadLockedReq_accesses::total           19                       # number of LoadLockedReq accesses(hits+misses)
system.cpu04.dcache.StoreCondReq_accesses::cpu04.data           16                       # number of StoreCondReq accesses(hits+misses)
system.cpu04.dcache.StoreCondReq_accesses::total           16                       # number of StoreCondReq accesses(hits+misses)
system.cpu04.dcache.demand_accesses::cpu04.data      8703072                       # number of demand (read+write) accesses
system.cpu04.dcache.demand_accesses::total      8703072                       # number of demand (read+write) accesses
system.cpu04.dcache.overall_accesses::cpu04.data      8703072                       # number of overall (read+write) accesses
system.cpu04.dcache.overall_accesses::total      8703072                       # number of overall (read+write) accesses
system.cpu04.dcache.ReadReq_miss_rate::cpu04.data     0.089502                       # miss rate for ReadReq accesses
system.cpu04.dcache.ReadReq_miss_rate::total     0.089502                       # miss rate for ReadReq accesses
system.cpu04.dcache.WriteReq_miss_rate::cpu04.data     0.001435                       # miss rate for WriteReq accesses
system.cpu04.dcache.WriteReq_miss_rate::total     0.001435                       # miss rate for WriteReq accesses
system.cpu04.dcache.LoadLockedReq_miss_rate::cpu04.data     0.105263                       # miss rate for LoadLockedReq accesses
system.cpu04.dcache.LoadLockedReq_miss_rate::total     0.105263                       # miss rate for LoadLockedReq accesses
system.cpu04.dcache.StoreCondReq_miss_rate::cpu04.data     0.187500                       # miss rate for StoreCondReq accesses
system.cpu04.dcache.StoreCondReq_miss_rate::total     0.187500                       # miss rate for StoreCondReq accesses
system.cpu04.dcache.demand_miss_rate::cpu04.data     0.061193                       # miss rate for demand accesses
system.cpu04.dcache.demand_miss_rate::total     0.061193                       # miss rate for demand accesses
system.cpu04.dcache.overall_miss_rate::cpu04.data     0.061193                       # miss rate for overall accesses
system.cpu04.dcache.overall_miss_rate::total     0.061193                       # miss rate for overall accesses
system.cpu04.dcache.ReadReq_avg_miss_latency::cpu04.data 86823.248757                       # average ReadReq miss latency
system.cpu04.dcache.ReadReq_avg_miss_latency::total 86823.248757                       # average ReadReq miss latency
system.cpu04.dcache.WriteReq_avg_miss_latency::cpu04.data 54666.826152                       # average WriteReq miss latency
system.cpu04.dcache.WriteReq_avg_miss_latency::total 54666.826152                       # average WriteReq miss latency
system.cpu04.dcache.LoadLockedReq_avg_miss_latency::cpu04.data         6966                       # average LoadLockedReq miss latency
system.cpu04.dcache.LoadLockedReq_avg_miss_latency::total         6966                       # average LoadLockedReq miss latency
system.cpu04.dcache.StoreCondReq_avg_miss_latency::cpu04.data         6579                       # average StoreCondReq miss latency
system.cpu04.dcache.StoreCondReq_avg_miss_latency::total         6579                       # average StoreCondReq miss latency
system.cpu04.dcache.demand_avg_miss_latency::cpu04.data 86580.822398                       # average overall miss latency
system.cpu04.dcache.demand_avg_miss_latency::total 86580.822398                       # average overall miss latency
system.cpu04.dcache.overall_avg_miss_latency::cpu04.data 86580.822398                       # average overall miss latency
system.cpu04.dcache.overall_avg_miss_latency::total 86580.822398                       # average overall miss latency
system.cpu04.dcache.blocked_cycles::no_mshrs       229971                       # number of cycles access was blocked
system.cpu04.dcache.blocked_cycles::no_targets          112                       # number of cycles access was blocked
system.cpu04.dcache.blocked::no_mshrs            7314                       # number of cycles access was blocked
system.cpu04.dcache.blocked::no_targets             1                       # number of cycles access was blocked
system.cpu04.dcache.avg_blocked_cycles::no_mshrs    31.442576                       # average number of cycles each access was blocked
system.cpu04.dcache.avg_blocked_cycles::no_targets          112                       # average number of cycles each access was blocked
system.cpu04.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu04.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu04.dcache.writebacks::writebacks        58211                       # number of writebacks
system.cpu04.dcache.writebacks::total           58211                       # number of writebacks
system.cpu04.dcache.ReadReq_mshr_hits::cpu04.data       408431                       # number of ReadReq MSHR hits
system.cpu04.dcache.ReadReq_mshr_hits::total       408431                       # number of ReadReq MSHR hits
system.cpu04.dcache.WriteReq_mshr_hits::cpu04.data         3070                       # number of WriteReq MSHR hits
system.cpu04.dcache.WriteReq_mshr_hits::total         3070                       # number of WriteReq MSHR hits
system.cpu04.dcache.demand_mshr_hits::cpu04.data       411501                       # number of demand (read+write) MSHR hits
system.cpu04.dcache.demand_mshr_hits::total       411501                       # number of demand (read+write) MSHR hits
system.cpu04.dcache.overall_mshr_hits::cpu04.data       411501                       # number of overall MSHR hits
system.cpu04.dcache.overall_mshr_hits::total       411501                       # number of overall MSHR hits
system.cpu04.dcache.ReadReq_mshr_misses::cpu04.data       120120                       # number of ReadReq MSHR misses
system.cpu04.dcache.ReadReq_mshr_misses::total       120120                       # number of ReadReq MSHR misses
system.cpu04.dcache.WriteReq_mshr_misses::cpu04.data          945                       # number of WriteReq MSHR misses
system.cpu04.dcache.WriteReq_mshr_misses::total          945                       # number of WriteReq MSHR misses
system.cpu04.dcache.LoadLockedReq_mshr_misses::cpu04.data            2                       # number of LoadLockedReq MSHR misses
system.cpu04.dcache.LoadLockedReq_mshr_misses::total            2                       # number of LoadLockedReq MSHR misses
system.cpu04.dcache.StoreCondReq_mshr_misses::cpu04.data            3                       # number of StoreCondReq MSHR misses
system.cpu04.dcache.StoreCondReq_mshr_misses::total            3                       # number of StoreCondReq MSHR misses
system.cpu04.dcache.demand_mshr_misses::cpu04.data       121065                       # number of demand (read+write) MSHR misses
system.cpu04.dcache.demand_mshr_misses::total       121065                       # number of demand (read+write) MSHR misses
system.cpu04.dcache.overall_mshr_misses::cpu04.data       121065                       # number of overall MSHR misses
system.cpu04.dcache.overall_mshr_misses::total       121065                       # number of overall MSHR misses
system.cpu04.dcache.ReadReq_mshr_miss_latency::cpu04.data   7387419780                       # number of ReadReq MSHR miss cycles
system.cpu04.dcache.ReadReq_mshr_miss_latency::total   7387419780                       # number of ReadReq MSHR miss cycles
system.cpu04.dcache.WriteReq_mshr_miss_latency::cpu04.data     60654916                       # number of WriteReq MSHR miss cycles
system.cpu04.dcache.WriteReq_mshr_miss_latency::total     60654916                       # number of WriteReq MSHR miss cycles
system.cpu04.dcache.LoadLockedReq_mshr_miss_latency::cpu04.data        11610                       # number of LoadLockedReq MSHR miss cycles
system.cpu04.dcache.LoadLockedReq_mshr_miss_latency::total        11610                       # number of LoadLockedReq MSHR miss cycles
system.cpu04.dcache.StoreCondReq_mshr_miss_latency::cpu04.data        16254                       # number of StoreCondReq MSHR miss cycles
system.cpu04.dcache.StoreCondReq_mshr_miss_latency::total        16254                       # number of StoreCondReq MSHR miss cycles
system.cpu04.dcache.demand_mshr_miss_latency::cpu04.data   7448074696                       # number of demand (read+write) MSHR miss cycles
system.cpu04.dcache.demand_mshr_miss_latency::total   7448074696                       # number of demand (read+write) MSHR miss cycles
system.cpu04.dcache.overall_mshr_miss_latency::cpu04.data   7448074696                       # number of overall MSHR miss cycles
system.cpu04.dcache.overall_mshr_miss_latency::total   7448074696                       # number of overall MSHR miss cycles
system.cpu04.dcache.ReadReq_mshr_miss_rate::cpu04.data     0.020341                       # mshr miss rate for ReadReq accesses
system.cpu04.dcache.ReadReq_mshr_miss_rate::total     0.020341                       # mshr miss rate for ReadReq accesses
system.cpu04.dcache.WriteReq_mshr_miss_rate::cpu04.data     0.000338                       # mshr miss rate for WriteReq accesses
system.cpu04.dcache.WriteReq_mshr_miss_rate::total     0.000338                       # mshr miss rate for WriteReq accesses
system.cpu04.dcache.LoadLockedReq_mshr_miss_rate::cpu04.data     0.105263                       # mshr miss rate for LoadLockedReq accesses
system.cpu04.dcache.LoadLockedReq_mshr_miss_rate::total     0.105263                       # mshr miss rate for LoadLockedReq accesses
system.cpu04.dcache.StoreCondReq_mshr_miss_rate::cpu04.data     0.187500                       # mshr miss rate for StoreCondReq accesses
system.cpu04.dcache.StoreCondReq_mshr_miss_rate::total     0.187500                       # mshr miss rate for StoreCondReq accesses
system.cpu04.dcache.demand_mshr_miss_rate::cpu04.data     0.013911                       # mshr miss rate for demand accesses
system.cpu04.dcache.demand_mshr_miss_rate::total     0.013911                       # mshr miss rate for demand accesses
system.cpu04.dcache.overall_mshr_miss_rate::cpu04.data     0.013911                       # mshr miss rate for overall accesses
system.cpu04.dcache.overall_mshr_miss_rate::total     0.013911                       # mshr miss rate for overall accesses
system.cpu04.dcache.ReadReq_avg_mshr_miss_latency::cpu04.data 61500.331169                       # average ReadReq mshr miss latency
system.cpu04.dcache.ReadReq_avg_mshr_miss_latency::total 61500.331169                       # average ReadReq mshr miss latency
system.cpu04.dcache.WriteReq_avg_mshr_miss_latency::cpu04.data 64185.096296                       # average WriteReq mshr miss latency
system.cpu04.dcache.WriteReq_avg_mshr_miss_latency::total 64185.096296                       # average WriteReq mshr miss latency
system.cpu04.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu04.data         5805                       # average LoadLockedReq mshr miss latency
system.cpu04.dcache.LoadLockedReq_avg_mshr_miss_latency::total         5805                       # average LoadLockedReq mshr miss latency
system.cpu04.dcache.StoreCondReq_avg_mshr_miss_latency::cpu04.data         5418                       # average StoreCondReq mshr miss latency
system.cpu04.dcache.StoreCondReq_avg_mshr_miss_latency::total         5418                       # average StoreCondReq mshr miss latency
system.cpu04.dcache.demand_avg_mshr_miss_latency::cpu04.data 61521.287705                       # average overall mshr miss latency
system.cpu04.dcache.demand_avg_mshr_miss_latency::total 61521.287705                       # average overall mshr miss latency
system.cpu04.dcache.overall_avg_mshr_miss_latency::cpu04.data 61521.287705                       # average overall mshr miss latency
system.cpu04.dcache.overall_avg_mshr_miss_latency::total 61521.287705                       # average overall mshr miss latency
system.cpu04.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu04.icache.tags.replacements              50                       # number of replacements
system.cpu04.icache.tags.tagsinuse         308.214170                       # Cycle average of tags in use
system.cpu04.icache.tags.total_refs           2215028                       # Total number of references to valid blocks.
system.cpu04.icache.tags.sampled_refs             395                       # Sample count of references to valid blocks.
system.cpu04.icache.tags.avg_refs         5607.665823                       # Average number of references to valid blocks.
system.cpu04.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu04.icache.tags.occ_blocks::cpu04.inst   308.214170                       # Average occupied blocks per requestor
system.cpu04.icache.tags.occ_percent::cpu04.inst     0.601981                       # Average percentage of cache occupancy
system.cpu04.icache.tags.occ_percent::total     0.601981                       # Average percentage of cache occupancy
system.cpu04.icache.tags.occ_task_id_blocks::1024          345                       # Occupied blocks per task id
system.cpu04.icache.tags.age_task_id_blocks_1024::1            2                       # Occupied blocks per task id
system.cpu04.icache.tags.age_task_id_blocks_1024::2            3                       # Occupied blocks per task id
system.cpu04.icache.tags.age_task_id_blocks_1024::3           56                       # Occupied blocks per task id
system.cpu04.icache.tags.age_task_id_blocks_1024::4          284                       # Occupied blocks per task id
system.cpu04.icache.tags.occ_task_id_percent::1024     0.673828                       # Percentage of cache occupancy per task id
system.cpu04.icache.tags.tag_accesses         4431335                       # Number of tag accesses
system.cpu04.icache.tags.data_accesses        4431335                       # Number of data accesses
system.cpu04.icache.ReadReq_hits::cpu04.inst      2215028                       # number of ReadReq hits
system.cpu04.icache.ReadReq_hits::total       2215028                       # number of ReadReq hits
system.cpu04.icache.demand_hits::cpu04.inst      2215028                       # number of demand (read+write) hits
system.cpu04.icache.demand_hits::total        2215028                       # number of demand (read+write) hits
system.cpu04.icache.overall_hits::cpu04.inst      2215028                       # number of overall hits
system.cpu04.icache.overall_hits::total       2215028                       # number of overall hits
system.cpu04.icache.ReadReq_misses::cpu04.inst          442                       # number of ReadReq misses
system.cpu04.icache.ReadReq_misses::total          442                       # number of ReadReq misses
system.cpu04.icache.demand_misses::cpu04.inst          442                       # number of demand (read+write) misses
system.cpu04.icache.demand_misses::total          442                       # number of demand (read+write) misses
system.cpu04.icache.overall_misses::cpu04.inst          442                       # number of overall misses
system.cpu04.icache.overall_misses::total          442                       # number of overall misses
system.cpu04.icache.ReadReq_miss_latency::cpu04.inst     16244712                       # number of ReadReq miss cycles
system.cpu04.icache.ReadReq_miss_latency::total     16244712                       # number of ReadReq miss cycles
system.cpu04.icache.demand_miss_latency::cpu04.inst     16244712                       # number of demand (read+write) miss cycles
system.cpu04.icache.demand_miss_latency::total     16244712                       # number of demand (read+write) miss cycles
system.cpu04.icache.overall_miss_latency::cpu04.inst     16244712                       # number of overall miss cycles
system.cpu04.icache.overall_miss_latency::total     16244712                       # number of overall miss cycles
system.cpu04.icache.ReadReq_accesses::cpu04.inst      2215470                       # number of ReadReq accesses(hits+misses)
system.cpu04.icache.ReadReq_accesses::total      2215470                       # number of ReadReq accesses(hits+misses)
system.cpu04.icache.demand_accesses::cpu04.inst      2215470                       # number of demand (read+write) accesses
system.cpu04.icache.demand_accesses::total      2215470                       # number of demand (read+write) accesses
system.cpu04.icache.overall_accesses::cpu04.inst      2215470                       # number of overall (read+write) accesses
system.cpu04.icache.overall_accesses::total      2215470                       # number of overall (read+write) accesses
system.cpu04.icache.ReadReq_miss_rate::cpu04.inst     0.000200                       # miss rate for ReadReq accesses
system.cpu04.icache.ReadReq_miss_rate::total     0.000200                       # miss rate for ReadReq accesses
system.cpu04.icache.demand_miss_rate::cpu04.inst     0.000200                       # miss rate for demand accesses
system.cpu04.icache.demand_miss_rate::total     0.000200                       # miss rate for demand accesses
system.cpu04.icache.overall_miss_rate::cpu04.inst     0.000200                       # miss rate for overall accesses
system.cpu04.icache.overall_miss_rate::total     0.000200                       # miss rate for overall accesses
system.cpu04.icache.ReadReq_avg_miss_latency::cpu04.inst 36752.742081                       # average ReadReq miss latency
system.cpu04.icache.ReadReq_avg_miss_latency::total 36752.742081                       # average ReadReq miss latency
system.cpu04.icache.demand_avg_miss_latency::cpu04.inst 36752.742081                       # average overall miss latency
system.cpu04.icache.demand_avg_miss_latency::total 36752.742081                       # average overall miss latency
system.cpu04.icache.overall_avg_miss_latency::cpu04.inst 36752.742081                       # average overall miss latency
system.cpu04.icache.overall_avg_miss_latency::total 36752.742081                       # average overall miss latency
system.cpu04.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu04.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu04.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu04.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu04.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu04.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu04.icache.fast_writes                     0                       # number of fast writes performed
system.cpu04.icache.cache_copies                    0                       # number of cache copies performed
system.cpu04.icache.writebacks::writebacks           50                       # number of writebacks
system.cpu04.icache.writebacks::total              50                       # number of writebacks
system.cpu04.icache.ReadReq_mshr_hits::cpu04.inst           47                       # number of ReadReq MSHR hits
system.cpu04.icache.ReadReq_mshr_hits::total           47                       # number of ReadReq MSHR hits
system.cpu04.icache.demand_mshr_hits::cpu04.inst           47                       # number of demand (read+write) MSHR hits
system.cpu04.icache.demand_mshr_hits::total           47                       # number of demand (read+write) MSHR hits
system.cpu04.icache.overall_mshr_hits::cpu04.inst           47                       # number of overall MSHR hits
system.cpu04.icache.overall_mshr_hits::total           47                       # number of overall MSHR hits
system.cpu04.icache.ReadReq_mshr_misses::cpu04.inst          395                       # number of ReadReq MSHR misses
system.cpu04.icache.ReadReq_mshr_misses::total          395                       # number of ReadReq MSHR misses
system.cpu04.icache.demand_mshr_misses::cpu04.inst          395                       # number of demand (read+write) MSHR misses
system.cpu04.icache.demand_mshr_misses::total          395                       # number of demand (read+write) MSHR misses
system.cpu04.icache.overall_mshr_misses::cpu04.inst          395                       # number of overall MSHR misses
system.cpu04.icache.overall_mshr_misses::total          395                       # number of overall MSHR misses
system.cpu04.icache.ReadReq_mshr_miss_latency::cpu04.inst     12378582                       # number of ReadReq MSHR miss cycles
system.cpu04.icache.ReadReq_mshr_miss_latency::total     12378582                       # number of ReadReq MSHR miss cycles
system.cpu04.icache.demand_mshr_miss_latency::cpu04.inst     12378582                       # number of demand (read+write) MSHR miss cycles
system.cpu04.icache.demand_mshr_miss_latency::total     12378582                       # number of demand (read+write) MSHR miss cycles
system.cpu04.icache.overall_mshr_miss_latency::cpu04.inst     12378582                       # number of overall MSHR miss cycles
system.cpu04.icache.overall_mshr_miss_latency::total     12378582                       # number of overall MSHR miss cycles
system.cpu04.icache.ReadReq_mshr_miss_rate::cpu04.inst     0.000178                       # mshr miss rate for ReadReq accesses
system.cpu04.icache.ReadReq_mshr_miss_rate::total     0.000178                       # mshr miss rate for ReadReq accesses
system.cpu04.icache.demand_mshr_miss_rate::cpu04.inst     0.000178                       # mshr miss rate for demand accesses
system.cpu04.icache.demand_mshr_miss_rate::total     0.000178                       # mshr miss rate for demand accesses
system.cpu04.icache.overall_mshr_miss_rate::cpu04.inst     0.000178                       # mshr miss rate for overall accesses
system.cpu04.icache.overall_mshr_miss_rate::total     0.000178                       # mshr miss rate for overall accesses
system.cpu04.icache.ReadReq_avg_mshr_miss_latency::cpu04.inst 31338.182278                       # average ReadReq mshr miss latency
system.cpu04.icache.ReadReq_avg_mshr_miss_latency::total 31338.182278                       # average ReadReq mshr miss latency
system.cpu04.icache.demand_avg_mshr_miss_latency::cpu04.inst 31338.182278                       # average overall mshr miss latency
system.cpu04.icache.demand_avg_mshr_miss_latency::total 31338.182278                       # average overall mshr miss latency
system.cpu04.icache.overall_avg_mshr_miss_latency::cpu04.inst 31338.182278                       # average overall mshr miss latency
system.cpu04.icache.overall_avg_mshr_miss_latency::total 31338.182278                       # average overall mshr miss latency
system.cpu04.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu05.branchPred.lookups               1868538                       # Number of BP lookups
system.cpu05.branchPred.condPredicted         1783561                       # Number of conditional branches predicted
system.cpu05.branchPred.condIncorrect           12561                       # Number of conditional branches incorrect
system.cpu05.branchPred.BTBLookups             998328                       # Number of BTB lookups
system.cpu05.branchPred.BTBHits                921913                       # Number of BTB hits
system.cpu05.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu05.branchPred.BTBHitPct           92.345702                       # BTB Hit Percentage
system.cpu05.branchPred.usedRAS                 41614                       # Number of times the RAS was used to get a target.
system.cpu05.branchPred.RASInCorrect                4                       # Number of incorrect RAS predictions.
system.cpu05.branchPred.indirectLookups            66                       # Number of indirect predictor lookups.
system.cpu05.branchPred.indirectHits                0                       # Number of indirect target hits.
system.cpu05.branchPred.indirectMisses             66                       # Number of indirect misses.
system.cpu05.branchPredindirectMispredicted           14                       # Number of mispredicted indirect branches.
system.cpu05.dtb.fetch_hits                         0                       # ITB hits
system.cpu05.dtb.fetch_misses                       0                       # ITB misses
system.cpu05.dtb.fetch_acv                          0                       # ITB acv
system.cpu05.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu05.dtb.read_hits                    5548408                       # DTB read hits
system.cpu05.dtb.read_misses                     2929                       # DTB read misses
system.cpu05.dtb.read_acv                           0                       # DTB read access violations
system.cpu05.dtb.read_accesses                5551337                       # DTB read accesses
system.cpu05.dtb.write_hits                   2566722                       # DTB write hits
system.cpu05.dtb.write_misses                      14                       # DTB write misses
system.cpu05.dtb.write_acv                          0                       # DTB write access violations
system.cpu05.dtb.write_accesses               2566736                       # DTB write accesses
system.cpu05.dtb.data_hits                    8115130                       # DTB hits
system.cpu05.dtb.data_misses                     2943                       # DTB misses
system.cpu05.dtb.data_acv                           0                       # DTB access violations
system.cpu05.dtb.data_accesses                8118073                       # DTB accesses
system.cpu05.itb.fetch_hits                   2047383                       # ITB hits
system.cpu05.itb.fetch_misses                      70                       # ITB misses
system.cpu05.itb.fetch_acv                          0                       # ITB acv
system.cpu05.itb.fetch_accesses               2047453                       # ITB accesses
system.cpu05.itb.read_hits                          0                       # DTB read hits
system.cpu05.itb.read_misses                        0                       # DTB read misses
system.cpu05.itb.read_acv                           0                       # DTB read access violations
system.cpu05.itb.read_accesses                      0                       # DTB read accesses
system.cpu05.itb.write_hits                         0                       # DTB write hits
system.cpu05.itb.write_misses                       0                       # DTB write misses
system.cpu05.itb.write_acv                          0                       # DTB write access violations
system.cpu05.itb.write_accesses                     0                       # DTB write accesses
system.cpu05.itb.data_hits                          0                       # DTB hits
system.cpu05.itb.data_misses                        0                       # DTB misses
system.cpu05.itb.data_acv                           0                       # DTB access violations
system.cpu05.itb.data_accesses                      0                       # DTB accesses
system.cpu05.numCycles                        6228968                       # number of cpu cycles simulated
system.cpu05.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu05.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu05.fetch.icacheStallCycles            15341                       # Number of cycles fetch is stalled on an Icache miss
system.cpu05.fetch.Insts                     22401201                       # Number of instructions fetch has processed
system.cpu05.fetch.Branches                   1868538                       # Number of branches that fetch encountered
system.cpu05.fetch.predictedBranches           963527                       # Number of branches that fetch has predicted taken
system.cpu05.fetch.Cycles                     6106023                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu05.fetch.SquashCycles                 25789                       # Number of cycles fetch has spent squashing
system.cpu05.fetch.MiscStallCycles                 33                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu05.fetch.NoActiveThreadStallCycles        87518                       # Number of stall cycles due to no active thread to fetch from
system.cpu05.fetch.PendingTrapStallCycles         1698                       # Number of stall cycles due to pending traps
system.cpu05.fetch.CacheLines                 2047383                       # Number of cache lines fetched
system.cpu05.fetch.IcacheSquashes                 213                       # Number of outstanding Icache misses that were squashed
system.cpu05.fetch.rateDist::samples          6223507                       # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::mean            3.599450                       # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::stdev           3.477979                       # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::0                2433399     39.10%     39.10% # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::1                 195057      3.13%     42.23% # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::2                 391377      6.29%     48.52% # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::3                 271176      4.36%     52.88% # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::4                 530758      8.53%     61.41% # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::5                  43485      0.70%     62.11% # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::6                  77216      1.24%     63.35% # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::7                 442203      7.11%     70.45% # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::8                1838836     29.55%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::total            6223507                       # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.branchRate                0.299976                       # Number of branch fetches per cycle
system.cpu05.fetch.rate                      3.596294                       # Number of inst fetches per cycle
system.cpu05.decode.IdleCycles                 165864                       # Number of cycles decode is idle
system.cpu05.decode.BlockedCycles             2598426                       # Number of cycles decode is blocked
system.cpu05.decode.RunCycles                 3057880                       # Number of cycles decode is running
system.cpu05.decode.UnblockCycles              301135                       # Number of cycles decode is unblocking
system.cpu05.decode.SquashCycles                12684                       # Number of cycles decode is squashing
system.cpu05.decode.BranchResolved              42790                       # Number of times decode resolved a branch
system.cpu05.decode.BranchMispred                 219                       # Number of times decode detected a branch misprediction
system.cpu05.decode.DecodedInsts             22229168                       # Number of instructions handled by decode
system.cpu05.decode.SquashedInsts                 873                       # Number of squashed instructions handled by decode
system.cpu05.rename.SquashCycles                12684                       # Number of cycles rename is squashing
system.cpu05.rename.IdleCycles                 310087                       # Number of cycles rename is idle
system.cpu05.rename.BlockCycles                594417                       # Number of cycles rename is blocking
system.cpu05.rename.serializeStallCycles        13436                       # count of cycles rename stalled for serializing inst
system.cpu05.rename.RunCycles                 3210457                       # Number of cycles rename is running
system.cpu05.rename.UnblockCycles             1994908                       # Number of cycles rename is unblocking
system.cpu05.rename.RenamedInsts             22143761                       # Number of instructions processed by rename
system.cpu05.rename.ROBFullEvents                4107                       # Number of times rename has blocked due to ROB full
system.cpu05.rename.IQFullEvents               340338                       # Number of times rename has blocked due to IQ full
system.cpu05.rename.LQFullEvents              1751787                       # Number of times rename has blocked due to LQ full
system.cpu05.rename.SQFullEvents                 2364                       # Number of times rename has blocked due to SQ full
system.cpu05.rename.RenamedOperands          16246581                       # Number of destination operands rename has renamed
system.cpu05.rename.RenameLookups            32362167                       # Number of register rename lookups that rename has made
system.cpu05.rename.int_rename_lookups       19128107                       # Number of integer rename lookups
system.cpu05.rename.fp_rename_lookups        13234056                       # Number of floating rename lookups
system.cpu05.rename.CommittedMaps            15904564                       # Number of HB maps that are committed
system.cpu05.rename.UndoneMaps                 342017                       # Number of HB maps that are undone due to squashing
system.cpu05.rename.serializingInsts              334                       # count of serializing insts renamed
system.cpu05.rename.tempSerializingInsts          321                       # count of temporary serializing insts renamed
system.cpu05.rename.skidInsts                 1686453                       # count of insts added to the skid buffer
system.cpu05.memDep0.insertedLoads            5495778                       # Number of loads inserted to the mem dependence unit.
system.cpu05.memDep0.insertedStores           2569189                       # Number of stores inserted to the mem dependence unit.
system.cpu05.memDep0.conflictingLoads           46374                       # Number of conflicting loads.
system.cpu05.memDep0.conflictingStores          30434                       # Number of conflicting stores.
system.cpu05.iq.iqInstsAdded                 21753156                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu05.iq.iqNonSpecInstsAdded               337                       # Number of non-speculative instructions added to the IQ
system.cpu05.iq.iqInstsIssued                21776256                       # Number of instructions issued
system.cpu05.iq.iqSquashedInstsIssued           12464                       # Number of squashed instructions issued
system.cpu05.iq.iqSquashedInstsExamined        260135                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu05.iq.iqSquashedOperandsExamined       147007                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu05.iq.iqSquashedNonSpecRemoved           26                       # Number of squashed non-spec instructions that were removed
system.cpu05.iq.issued_per_cycle::samples      6223507                       # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::mean       3.499033                       # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::stdev      3.060131                       # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::0           2107130     33.86%     33.86% # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::1            203049      3.26%     37.12% # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::2            333530      5.36%     42.48% # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::3            434230      6.98%     49.46% # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::4            494932      7.95%     57.41% # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::5            678697     10.91%     68.31% # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::6            559302      8.99%     77.30% # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::7            426664      6.86%     84.16% # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::8            985973     15.84%    100.00% # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::total       6223507                       # Number of insts issued each cycle
system.cpu05.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu05.iq.fu_full::IntAlu                 18729      1.75%      1.75% # attempts to use FU when none available
system.cpu05.iq.fu_full::IntMult                    0      0.00%      1.75% # attempts to use FU when none available
system.cpu05.iq.fu_full::IntDiv                     0      0.00%      1.75% # attempts to use FU when none available
system.cpu05.iq.fu_full::FloatAdd               26626      2.48%      4.23% # attempts to use FU when none available
system.cpu05.iq.fu_full::FloatCmp                   0      0.00%      4.23% # attempts to use FU when none available
system.cpu05.iq.fu_full::FloatCvt                   0      0.00%      4.23% # attempts to use FU when none available
system.cpu05.iq.fu_full::FloatMult             524542     48.91%     53.14% # attempts to use FU when none available
system.cpu05.iq.fu_full::FloatDiv                6220      0.58%     53.72% # attempts to use FU when none available
system.cpu05.iq.fu_full::FloatSqrt                  0      0.00%     53.72% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdAdd                    0      0.00%     53.72% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdAddAcc                 0      0.00%     53.72% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdAlu                    0      0.00%     53.72% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdCmp                    0      0.00%     53.72% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdCvt                    0      0.00%     53.72% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdMisc                   0      0.00%     53.72% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdMult                   0      0.00%     53.72% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdMultAcc                0      0.00%     53.72% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdShift                  0      0.00%     53.72% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdShiftAcc               0      0.00%     53.72% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdSqrt                   0      0.00%     53.72% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdFloatAdd               0      0.00%     53.72% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdFloatAlu               0      0.00%     53.72% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdFloatCmp               0      0.00%     53.72% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdFloatCvt               0      0.00%     53.72% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdFloatDiv               0      0.00%     53.72% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdFloatMisc              0      0.00%     53.72% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdFloatMult              0      0.00%     53.72% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdFloatMultAcc            0      0.00%     53.72% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdFloatSqrt              0      0.00%     53.72% # attempts to use FU when none available
system.cpu05.iq.fu_full::MemRead               494316     46.09%     99.81% # attempts to use FU when none available
system.cpu05.iq.fu_full::MemWrite                2050      0.19%    100.00% # attempts to use FU when none available
system.cpu05.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu05.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu05.iq.FU_type_0::No_OpClass               4      0.00%      0.00% # Type of FU issued
system.cpu05.iq.FU_type_0::IntAlu             7721295     35.46%     35.46% # Type of FU issued
system.cpu05.iq.FU_type_0::IntMult              23637      0.11%     35.57% # Type of FU issued
system.cpu05.iq.FU_type_0::IntDiv                   0      0.00%     35.57% # Type of FU issued
system.cpu05.iq.FU_type_0::FloatAdd           3350384     15.39%     50.95% # Type of FU issued
system.cpu05.iq.FU_type_0::FloatCmp                 0      0.00%     50.95% # Type of FU issued
system.cpu05.iq.FU_type_0::FloatCvt                 0      0.00%     50.95% # Type of FU issued
system.cpu05.iq.FU_type_0::FloatMult          2531479     11.62%     62.58% # Type of FU issued
system.cpu05.iq.FU_type_0::FloatDiv              7372      0.03%     62.61% # Type of FU issued
system.cpu05.iq.FU_type_0::FloatSqrt                0      0.00%     62.61% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdAdd                  0      0.00%     62.61% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdAddAcc               0      0.00%     62.61% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdAlu                  0      0.00%     62.61% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdCmp                  0      0.00%     62.61% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdCvt                  0      0.00%     62.61% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdMisc                 0      0.00%     62.61% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdMult                 0      0.00%     62.61% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdMultAcc              0      0.00%     62.61% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdShift                0      0.00%     62.61% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdShiftAcc             0      0.00%     62.61% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdSqrt                 0      0.00%     62.61% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdFloatAdd             0      0.00%     62.61% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdFloatAlu             0      0.00%     62.61% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdFloatCmp             0      0.00%     62.61% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdFloatCvt             0      0.00%     62.61% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdFloatDiv             0      0.00%     62.61% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdFloatMisc            0      0.00%     62.61% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdFloatMult            0      0.00%     62.61% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     62.61% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdFloatSqrt            0      0.00%     62.61% # Type of FU issued
system.cpu05.iq.FU_type_0::MemRead            5575215     25.60%     88.21% # Type of FU issued
system.cpu05.iq.FU_type_0::MemWrite           2566870     11.79%    100.00% # Type of FU issued
system.cpu05.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu05.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu05.iq.FU_type_0::total             21776256                       # Type of FU issued
system.cpu05.iq.rate                         3.495965                       # Inst issue rate
system.cpu05.iq.fu_busy_cnt                   1072483                       # FU busy when requested
system.cpu05.iq.fu_busy_rate                 0.049250                       # FU busy rate (busy events/executed inst)
system.cpu05.iq.int_inst_queue_reads         22206392                       # Number of integer instruction queue reads
system.cpu05.iq.int_inst_queue_writes         8165923                       # Number of integer instruction queue writes
system.cpu05.iq.int_inst_queue_wakeup_accesses      7937579                       # Number of integer instruction queue wakeup accesses
system.cpu05.iq.fp_inst_queue_reads          28654574                       # Number of floating instruction queue reads
system.cpu05.iq.fp_inst_queue_writes         13847961                       # Number of floating instruction queue writes
system.cpu05.iq.fp_inst_queue_wakeup_accesses     13677123                       # Number of floating instruction queue wakeup accesses
system.cpu05.iq.int_alu_accesses              8002646                       # Number of integer alu accesses
system.cpu05.iq.fp_alu_accesses              14846089                       # Number of floating point alu accesses
system.cpu05.iew.lsq.thread0.forwLoads          28706                       # Number of loads that had data forwarded from stores
system.cpu05.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu05.iew.lsq.thread0.squashedLoads        64300                       # Number of loads squashed
system.cpu05.iew.lsq.thread0.ignoredResponses            7                       # Number of memory responses ignored because the instruction is squashed
system.cpu05.iew.lsq.thread0.memOrderViolation          257                       # Number of memory ordering violations
system.cpu05.iew.lsq.thread0.squashedStores         3135                       # Number of stores squashed
system.cpu05.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu05.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu05.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu05.iew.lsq.thread0.cacheBlocked        99979                       # Number of times an access to memory failed due to the cache being blocked
system.cpu05.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu05.iew.iewSquashCycles                12684                       # Number of cycles IEW is squashing
system.cpu05.iew.iewBlockCycles                269474                       # Number of cycles IEW is blocking
system.cpu05.iew.iewUnblockCycles              241248                       # Number of cycles IEW is unblocking
system.cpu05.iew.iewDispatchedInsts          21975630                       # Number of instructions dispatched to IQ
system.cpu05.iew.iewDispSquashedInsts             665                       # Number of squashed instructions skipped by dispatch
system.cpu05.iew.iewDispLoadInsts             5495778                       # Number of dispatched load instructions
system.cpu05.iew.iewDispStoreInsts            2569189                       # Number of dispatched store instructions
system.cpu05.iew.iewDispNonSpecInsts              317                       # Number of dispatched non-speculative instructions
system.cpu05.iew.iewIQFullEvents                 5363                       # Number of times the IQ has become full, causing a stall
system.cpu05.iew.iewLSQFullEvents              232890                       # Number of times the LSQ has become full, causing a stall
system.cpu05.iew.memOrderViolationEvents          257                       # Number of memory order violations
system.cpu05.iew.predictedTakenIncorrect        11968                       # Number of branches that were predicted taken incorrectly
system.cpu05.iew.predictedNotTakenIncorrect          456                       # Number of branches that were predicted not taken incorrectly
system.cpu05.iew.branchMispredicts              12424                       # Number of branch mispredicts detected at execute
system.cpu05.iew.iewExecutedInsts            21727256                       # Number of executed instructions
system.cpu05.iew.iewExecLoadInsts             5551337                       # Number of load instructions executed
system.cpu05.iew.iewExecSquashedInsts           49000                       # Number of squashed instructions skipped in execute
system.cpu05.iew.exec_swp                           0                       # number of swp insts executed
system.cpu05.iew.exec_nop                      222137                       # number of nop insts executed
system.cpu05.iew.exec_refs                    8118073                       # number of memory reference insts executed
system.cpu05.iew.exec_branches                1834236                       # Number of branches executed
system.cpu05.iew.exec_stores                  2566736                       # Number of stores executed
system.cpu05.iew.exec_rate                   3.488099                       # Inst execution rate
system.cpu05.iew.wb_sent                     21621916                       # cumulative count of insts sent to commit
system.cpu05.iew.wb_count                    21614702                       # cumulative count of insts written-back
system.cpu05.iew.wb_producers                14241747                       # num instructions producing a value
system.cpu05.iew.wb_consumers                17866248                       # num instructions consuming a value
system.cpu05.iew.wb_rate                     3.470029                       # insts written-back per cycle
system.cpu05.iew.wb_fanout                   0.797131                       # average fanout of values written-back
system.cpu05.commit.commitSquashedInsts        270800                       # The number of squashed insts skipped by commit
system.cpu05.commit.commitNonSpecStalls           311                       # The number of times commit has been forced to stall to communicate backwards
system.cpu05.commit.branchMispredicts           12351                       # The number of times a branch was mispredicted
system.cpu05.commit.committed_per_cycle::samples      6094486                       # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::mean     3.561164                       # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::stdev     3.541611                       # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::0      2662791     43.69%     43.69% # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::1       123206      2.02%     45.71% # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::2       167891      2.75%     48.47% # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::3       263416      4.32%     52.79% # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::4       142479      2.34%     55.13% # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::5       437270      7.17%     62.30% # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::6       271349      4.45%     66.76% # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::7       138806      2.28%     69.03% # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::8      1887278     30.97%    100.00% # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::total      6094486                       # Number of insts commited each cycle
system.cpu05.commit.committedInsts           21703462                       # Number of instructions committed
system.cpu05.commit.committedOps             21703462                       # Number of ops (including micro ops) committed
system.cpu05.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu05.commit.refs                      7997532                       # Number of memory references committed
system.cpu05.commit.loads                     5431478                       # Number of loads committed
system.cpu05.commit.membars                        15                       # Number of memory barriers committed
system.cpu05.commit.branches                  1798139                       # Number of branches committed
system.cpu05.commit.fp_insts                 13670789                       # Number of committed floating point instructions.
system.cpu05.commit.int_insts                16239051                       # Number of committed integer instructions.
system.cpu05.commit.function_calls              40061                       # Number of function calls committed.
system.cpu05.commit.op_class_0::No_OpClass       210108      0.97%      0.97% # Class of committed instruction
system.cpu05.commit.op_class_0::IntAlu        7588806     34.97%     35.93% # Class of committed instruction
system.cpu05.commit.op_class_0::IntMult         22936      0.11%     36.04% # Class of committed instruction
system.cpu05.commit.op_class_0::IntDiv              0      0.00%     36.04% # Class of committed instruction
system.cpu05.commit.op_class_0::FloatAdd      3345569     15.41%     51.45% # Class of committed instruction
system.cpu05.commit.op_class_0::FloatCmp            0      0.00%     51.45% # Class of committed instruction
system.cpu05.commit.op_class_0::FloatCvt            0      0.00%     51.45% # Class of committed instruction
system.cpu05.commit.op_class_0::FloatMult      2531328     11.66%     63.12% # Class of committed instruction
system.cpu05.commit.op_class_0::FloatDiv         7168      0.03%     63.15% # Class of committed instruction
system.cpu05.commit.op_class_0::FloatSqrt            0      0.00%     63.15% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdAdd             0      0.00%     63.15% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdAddAcc            0      0.00%     63.15% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdAlu             0      0.00%     63.15% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdCmp             0      0.00%     63.15% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdCvt             0      0.00%     63.15% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdMisc            0      0.00%     63.15% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdMult            0      0.00%     63.15% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdMultAcc            0      0.00%     63.15% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdShift            0      0.00%     63.15% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdShiftAcc            0      0.00%     63.15% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdSqrt            0      0.00%     63.15% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdFloatAdd            0      0.00%     63.15% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdFloatAlu            0      0.00%     63.15% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdFloatCmp            0      0.00%     63.15% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdFloatCvt            0      0.00%     63.15% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdFloatDiv            0      0.00%     63.15% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdFloatMisc            0      0.00%     63.15% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdFloatMult            0      0.00%     63.15% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdFloatMultAcc            0      0.00%     63.15% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdFloatSqrt            0      0.00%     63.15% # Class of committed instruction
system.cpu05.commit.op_class_0::MemRead       5431493     25.03%     88.18% # Class of committed instruction
system.cpu05.commit.op_class_0::MemWrite      2566054     11.82%    100.00% # Class of committed instruction
system.cpu05.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu05.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu05.commit.op_class_0::total        21703462                       # Class of committed instruction
system.cpu05.commit.bw_lim_events             1887278                       # number cycles where commit BW limit reached
system.cpu05.rob.rob_reads                   26179637                       # The number of ROB reads
system.cpu05.rob.rob_writes                  43989883                       # The number of ROB writes
system.cpu05.timesIdled                           197                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu05.idleCycles                          5461                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu05.quiesceCycles                   39764470                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu05.committedInsts                  21493358                       # Number of Instructions Simulated
system.cpu05.committedOps                    21493358                       # Number of Ops (including micro ops) Simulated
system.cpu05.cpi                             0.289809                       # CPI: Cycles Per Instruction
system.cpu05.cpi_total                       0.289809                       # CPI: Total CPI of All Threads
system.cpu05.ipc                             3.450549                       # IPC: Instructions Per Cycle
system.cpu05.ipc_total                       3.450549                       # IPC: Total IPC of All Threads
system.cpu05.int_regfile_reads               18997639                       # number of integer regfile reads
system.cpu05.int_regfile_writes               5480500                       # number of integer regfile writes
system.cpu05.fp_regfile_reads                13047675                       # number of floating regfile reads
system.cpu05.fp_regfile_writes               10510956                       # number of floating regfile writes
system.cpu05.misc_regfile_reads                   195                       # number of misc regfile reads
system.cpu05.misc_regfile_writes                   38                       # number of misc regfile writes
system.cpu05.dcache.tags.replacements          109744                       # number of replacements
system.cpu05.dcache.tags.tagsinuse          53.477854                       # Cycle average of tags in use
system.cpu05.dcache.tags.total_refs           7503532                       # Total number of references to valid blocks.
system.cpu05.dcache.tags.sampled_refs          109805                       # Sample count of references to valid blocks.
system.cpu05.dcache.tags.avg_refs           68.335067                       # Average number of references to valid blocks.
system.cpu05.dcache.tags.warmup_cycle     43780715568                       # Cycle when the warmup percentage was hit.
system.cpu05.dcache.tags.occ_blocks::cpu05.data    53.477854                       # Average occupied blocks per requestor
system.cpu05.dcache.tags.occ_percent::cpu05.data     0.835591                       # Average percentage of cache occupancy
system.cpu05.dcache.tags.occ_percent::total     0.835591                       # Average percentage of cache occupancy
system.cpu05.dcache.tags.occ_task_id_blocks::1024           61                       # Occupied blocks per task id
system.cpu05.dcache.tags.age_task_id_blocks_1024::2           61                       # Occupied blocks per task id
system.cpu05.dcache.tags.occ_task_id_percent::1024     0.953125                       # Percentage of cache occupancy per task id
system.cpu05.dcache.tags.tag_accesses        16093227                       # Number of tag accesses
system.cpu05.dcache.tags.data_accesses       16093227                       # Number of data accesses
system.cpu05.dcache.ReadReq_hits::cpu05.data      4940926                       # number of ReadReq hits
system.cpu05.dcache.ReadReq_hits::total       4940926                       # number of ReadReq hits
system.cpu05.dcache.WriteReq_hits::cpu05.data      2562518                       # number of WriteReq hits
system.cpu05.dcache.WriteReq_hits::total      2562518                       # number of WriteReq hits
system.cpu05.dcache.LoadLockedReq_hits::cpu05.data           18                       # number of LoadLockedReq hits
system.cpu05.dcache.LoadLockedReq_hits::total           18                       # number of LoadLockedReq hits
system.cpu05.dcache.StoreCondReq_hits::cpu05.data           14                       # number of StoreCondReq hits
system.cpu05.dcache.StoreCondReq_hits::total           14                       # number of StoreCondReq hits
system.cpu05.dcache.demand_hits::cpu05.data      7503444                       # number of demand (read+write) hits
system.cpu05.dcache.demand_hits::total        7503444                       # number of demand (read+write) hits
system.cpu05.dcache.overall_hits::cpu05.data      7503444                       # number of overall hits
system.cpu05.dcache.overall_hits::total       7503444                       # number of overall hits
system.cpu05.dcache.ReadReq_misses::cpu05.data       484635                       # number of ReadReq misses
system.cpu05.dcache.ReadReq_misses::total       484635                       # number of ReadReq misses
system.cpu05.dcache.WriteReq_misses::cpu05.data         3518                       # number of WriteReq misses
system.cpu05.dcache.WriteReq_misses::total         3518                       # number of WriteReq misses
system.cpu05.dcache.LoadLockedReq_misses::cpu05.data            3                       # number of LoadLockedReq misses
system.cpu05.dcache.LoadLockedReq_misses::total            3                       # number of LoadLockedReq misses
system.cpu05.dcache.StoreCondReq_misses::cpu05.data            4                       # number of StoreCondReq misses
system.cpu05.dcache.StoreCondReq_misses::total            4                       # number of StoreCondReq misses
system.cpu05.dcache.demand_misses::cpu05.data       488153                       # number of demand (read+write) misses
system.cpu05.dcache.demand_misses::total       488153                       # number of demand (read+write) misses
system.cpu05.dcache.overall_misses::cpu05.data       488153                       # number of overall misses
system.cpu05.dcache.overall_misses::total       488153                       # number of overall misses
system.cpu05.dcache.ReadReq_miss_latency::cpu05.data  44888686893                       # number of ReadReq miss cycles
system.cpu05.dcache.ReadReq_miss_latency::total  44888686893                       # number of ReadReq miss cycles
system.cpu05.dcache.WriteReq_miss_latency::cpu05.data    205966478                       # number of WriteReq miss cycles
system.cpu05.dcache.WriteReq_miss_latency::total    205966478                       # number of WriteReq miss cycles
system.cpu05.dcache.LoadLockedReq_miss_latency::cpu05.data        22059                       # number of LoadLockedReq miss cycles
system.cpu05.dcache.LoadLockedReq_miss_latency::total        22059                       # number of LoadLockedReq miss cycles
system.cpu05.dcache.StoreCondReq_miss_latency::cpu05.data        23220                       # number of StoreCondReq miss cycles
system.cpu05.dcache.StoreCondReq_miss_latency::total        23220                       # number of StoreCondReq miss cycles
system.cpu05.dcache.demand_miss_latency::cpu05.data  45094653371                       # number of demand (read+write) miss cycles
system.cpu05.dcache.demand_miss_latency::total  45094653371                       # number of demand (read+write) miss cycles
system.cpu05.dcache.overall_miss_latency::cpu05.data  45094653371                       # number of overall miss cycles
system.cpu05.dcache.overall_miss_latency::total  45094653371                       # number of overall miss cycles
system.cpu05.dcache.ReadReq_accesses::cpu05.data      5425561                       # number of ReadReq accesses(hits+misses)
system.cpu05.dcache.ReadReq_accesses::total      5425561                       # number of ReadReq accesses(hits+misses)
system.cpu05.dcache.WriteReq_accesses::cpu05.data      2566036                       # number of WriteReq accesses(hits+misses)
system.cpu05.dcache.WriteReq_accesses::total      2566036                       # number of WriteReq accesses(hits+misses)
system.cpu05.dcache.LoadLockedReq_accesses::cpu05.data           21                       # number of LoadLockedReq accesses(hits+misses)
system.cpu05.dcache.LoadLockedReq_accesses::total           21                       # number of LoadLockedReq accesses(hits+misses)
system.cpu05.dcache.StoreCondReq_accesses::cpu05.data           18                       # number of StoreCondReq accesses(hits+misses)
system.cpu05.dcache.StoreCondReq_accesses::total           18                       # number of StoreCondReq accesses(hits+misses)
system.cpu05.dcache.demand_accesses::cpu05.data      7991597                       # number of demand (read+write) accesses
system.cpu05.dcache.demand_accesses::total      7991597                       # number of demand (read+write) accesses
system.cpu05.dcache.overall_accesses::cpu05.data      7991597                       # number of overall (read+write) accesses
system.cpu05.dcache.overall_accesses::total      7991597                       # number of overall (read+write) accesses
system.cpu05.dcache.ReadReq_miss_rate::cpu05.data     0.089324                       # miss rate for ReadReq accesses
system.cpu05.dcache.ReadReq_miss_rate::total     0.089324                       # miss rate for ReadReq accesses
system.cpu05.dcache.WriteReq_miss_rate::cpu05.data     0.001371                       # miss rate for WriteReq accesses
system.cpu05.dcache.WriteReq_miss_rate::total     0.001371                       # miss rate for WriteReq accesses
system.cpu05.dcache.LoadLockedReq_miss_rate::cpu05.data     0.142857                       # miss rate for LoadLockedReq accesses
system.cpu05.dcache.LoadLockedReq_miss_rate::total     0.142857                       # miss rate for LoadLockedReq accesses
system.cpu05.dcache.StoreCondReq_miss_rate::cpu05.data     0.222222                       # miss rate for StoreCondReq accesses
system.cpu05.dcache.StoreCondReq_miss_rate::total     0.222222                       # miss rate for StoreCondReq accesses
system.cpu05.dcache.demand_miss_rate::cpu05.data     0.061083                       # miss rate for demand accesses
system.cpu05.dcache.demand_miss_rate::total     0.061083                       # miss rate for demand accesses
system.cpu05.dcache.overall_miss_rate::cpu05.data     0.061083                       # miss rate for overall accesses
system.cpu05.dcache.overall_miss_rate::total     0.061083                       # miss rate for overall accesses
system.cpu05.dcache.ReadReq_avg_miss_latency::cpu05.data 92623.700090                       # average ReadReq miss latency
system.cpu05.dcache.ReadReq_avg_miss_latency::total 92623.700090                       # average ReadReq miss latency
system.cpu05.dcache.WriteReq_avg_miss_latency::cpu05.data 58546.469016                       # average WriteReq miss latency
system.cpu05.dcache.WriteReq_avg_miss_latency::total 58546.469016                       # average WriteReq miss latency
system.cpu05.dcache.LoadLockedReq_avg_miss_latency::cpu05.data         7353                       # average LoadLockedReq miss latency
system.cpu05.dcache.LoadLockedReq_avg_miss_latency::total         7353                       # average LoadLockedReq miss latency
system.cpu05.dcache.StoreCondReq_avg_miss_latency::cpu05.data         5805                       # average StoreCondReq miss latency
system.cpu05.dcache.StoreCondReq_avg_miss_latency::total         5805                       # average StoreCondReq miss latency
system.cpu05.dcache.demand_avg_miss_latency::cpu05.data 92378.113770                       # average overall miss latency
system.cpu05.dcache.demand_avg_miss_latency::total 92378.113770                       # average overall miss latency
system.cpu05.dcache.overall_avg_miss_latency::cpu05.data 92378.113770                       # average overall miss latency
system.cpu05.dcache.overall_avg_miss_latency::total 92378.113770                       # average overall miss latency
system.cpu05.dcache.blocked_cycles::no_mshrs       238070                       # number of cycles access was blocked
system.cpu05.dcache.blocked_cycles::no_targets          212                       # number of cycles access was blocked
system.cpu05.dcache.blocked::no_mshrs            7262                       # number of cycles access was blocked
system.cpu05.dcache.blocked::no_targets             2                       # number of cycles access was blocked
system.cpu05.dcache.avg_blocked_cycles::no_mshrs    32.782980                       # average number of cycles each access was blocked
system.cpu05.dcache.avg_blocked_cycles::no_targets          106                       # average number of cycles each access was blocked
system.cpu05.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu05.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu05.dcache.writebacks::writebacks        51783                       # number of writebacks
system.cpu05.dcache.writebacks::total           51783                       # number of writebacks
system.cpu05.dcache.ReadReq_mshr_hits::cpu05.data       375477                       # number of ReadReq MSHR hits
system.cpu05.dcache.ReadReq_mshr_hits::total       375477                       # number of ReadReq MSHR hits
system.cpu05.dcache.WriteReq_mshr_hits::cpu05.data         2654                       # number of WriteReq MSHR hits
system.cpu05.dcache.WriteReq_mshr_hits::total         2654                       # number of WriteReq MSHR hits
system.cpu05.dcache.demand_mshr_hits::cpu05.data       378131                       # number of demand (read+write) MSHR hits
system.cpu05.dcache.demand_mshr_hits::total       378131                       # number of demand (read+write) MSHR hits
system.cpu05.dcache.overall_mshr_hits::cpu05.data       378131                       # number of overall MSHR hits
system.cpu05.dcache.overall_mshr_hits::total       378131                       # number of overall MSHR hits
system.cpu05.dcache.ReadReq_mshr_misses::cpu05.data       109158                       # number of ReadReq MSHR misses
system.cpu05.dcache.ReadReq_mshr_misses::total       109158                       # number of ReadReq MSHR misses
system.cpu05.dcache.WriteReq_mshr_misses::cpu05.data          864                       # number of WriteReq MSHR misses
system.cpu05.dcache.WriteReq_mshr_misses::total          864                       # number of WriteReq MSHR misses
system.cpu05.dcache.LoadLockedReq_mshr_misses::cpu05.data            3                       # number of LoadLockedReq MSHR misses
system.cpu05.dcache.LoadLockedReq_mshr_misses::total            3                       # number of LoadLockedReq MSHR misses
system.cpu05.dcache.StoreCondReq_mshr_misses::cpu05.data            4                       # number of StoreCondReq MSHR misses
system.cpu05.dcache.StoreCondReq_mshr_misses::total            4                       # number of StoreCondReq MSHR misses
system.cpu05.dcache.demand_mshr_misses::cpu05.data       110022                       # number of demand (read+write) MSHR misses
system.cpu05.dcache.demand_mshr_misses::total       110022                       # number of demand (read+write) MSHR misses
system.cpu05.dcache.overall_mshr_misses::cpu05.data       110022                       # number of overall MSHR misses
system.cpu05.dcache.overall_mshr_misses::total       110022                       # number of overall MSHR misses
system.cpu05.dcache.ReadReq_mshr_miss_latency::cpu05.data   7203010023                       # number of ReadReq MSHR miss cycles
system.cpu05.dcache.ReadReq_mshr_miss_latency::total   7203010023                       # number of ReadReq MSHR miss cycles
system.cpu05.dcache.WriteReq_mshr_miss_latency::cpu05.data     59785462                       # number of WriteReq MSHR miss cycles
system.cpu05.dcache.WriteReq_mshr_miss_latency::total     59785462                       # number of WriteReq MSHR miss cycles
system.cpu05.dcache.LoadLockedReq_mshr_miss_latency::cpu05.data        18576                       # number of LoadLockedReq MSHR miss cycles
system.cpu05.dcache.LoadLockedReq_mshr_miss_latency::total        18576                       # number of LoadLockedReq MSHR miss cycles
system.cpu05.dcache.StoreCondReq_mshr_miss_latency::cpu05.data        18576                       # number of StoreCondReq MSHR miss cycles
system.cpu05.dcache.StoreCondReq_mshr_miss_latency::total        18576                       # number of StoreCondReq MSHR miss cycles
system.cpu05.dcache.demand_mshr_miss_latency::cpu05.data   7262795485                       # number of demand (read+write) MSHR miss cycles
system.cpu05.dcache.demand_mshr_miss_latency::total   7262795485                       # number of demand (read+write) MSHR miss cycles
system.cpu05.dcache.overall_mshr_miss_latency::cpu05.data   7262795485                       # number of overall MSHR miss cycles
system.cpu05.dcache.overall_mshr_miss_latency::total   7262795485                       # number of overall MSHR miss cycles
system.cpu05.dcache.ReadReq_mshr_miss_rate::cpu05.data     0.020119                       # mshr miss rate for ReadReq accesses
system.cpu05.dcache.ReadReq_mshr_miss_rate::total     0.020119                       # mshr miss rate for ReadReq accesses
system.cpu05.dcache.WriteReq_mshr_miss_rate::cpu05.data     0.000337                       # mshr miss rate for WriteReq accesses
system.cpu05.dcache.WriteReq_mshr_miss_rate::total     0.000337                       # mshr miss rate for WriteReq accesses
system.cpu05.dcache.LoadLockedReq_mshr_miss_rate::cpu05.data     0.142857                       # mshr miss rate for LoadLockedReq accesses
system.cpu05.dcache.LoadLockedReq_mshr_miss_rate::total     0.142857                       # mshr miss rate for LoadLockedReq accesses
system.cpu05.dcache.StoreCondReq_mshr_miss_rate::cpu05.data     0.222222                       # mshr miss rate for StoreCondReq accesses
system.cpu05.dcache.StoreCondReq_mshr_miss_rate::total     0.222222                       # mshr miss rate for StoreCondReq accesses
system.cpu05.dcache.demand_mshr_miss_rate::cpu05.data     0.013767                       # mshr miss rate for demand accesses
system.cpu05.dcache.demand_mshr_miss_rate::total     0.013767                       # mshr miss rate for demand accesses
system.cpu05.dcache.overall_mshr_miss_rate::cpu05.data     0.013767                       # mshr miss rate for overall accesses
system.cpu05.dcache.overall_mshr_miss_rate::total     0.013767                       # mshr miss rate for overall accesses
system.cpu05.dcache.ReadReq_avg_mshr_miss_latency::cpu05.data 65987.009866                       # average ReadReq mshr miss latency
system.cpu05.dcache.ReadReq_avg_mshr_miss_latency::total 65987.009866                       # average ReadReq mshr miss latency
system.cpu05.dcache.WriteReq_avg_mshr_miss_latency::cpu05.data 69196.136574                       # average WriteReq mshr miss latency
system.cpu05.dcache.WriteReq_avg_mshr_miss_latency::total 69196.136574                       # average WriteReq mshr miss latency
system.cpu05.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu05.data         6192                       # average LoadLockedReq mshr miss latency
system.cpu05.dcache.LoadLockedReq_avg_mshr_miss_latency::total         6192                       # average LoadLockedReq mshr miss latency
system.cpu05.dcache.StoreCondReq_avg_mshr_miss_latency::cpu05.data         4644                       # average StoreCondReq mshr miss latency
system.cpu05.dcache.StoreCondReq_avg_mshr_miss_latency::total         4644                       # average StoreCondReq mshr miss latency
system.cpu05.dcache.demand_avg_mshr_miss_latency::cpu05.data 66012.211058                       # average overall mshr miss latency
system.cpu05.dcache.demand_avg_mshr_miss_latency::total 66012.211058                       # average overall mshr miss latency
system.cpu05.dcache.overall_avg_mshr_miss_latency::cpu05.data 66012.211058                       # average overall mshr miss latency
system.cpu05.dcache.overall_avg_mshr_miss_latency::total 66012.211058                       # average overall mshr miss latency
system.cpu05.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu05.icache.tags.replacements              51                       # number of replacements
system.cpu05.icache.tags.tagsinuse         309.254968                       # Cycle average of tags in use
system.cpu05.icache.tags.total_refs           2046936                       # Total number of references to valid blocks.
system.cpu05.icache.tags.sampled_refs             397                       # Sample count of references to valid blocks.
system.cpu05.icache.tags.avg_refs         5156.010076                       # Average number of references to valid blocks.
system.cpu05.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu05.icache.tags.occ_blocks::cpu05.inst   309.254968                       # Average occupied blocks per requestor
system.cpu05.icache.tags.occ_percent::cpu05.inst     0.604014                       # Average percentage of cache occupancy
system.cpu05.icache.tags.occ_percent::total     0.604014                       # Average percentage of cache occupancy
system.cpu05.icache.tags.occ_task_id_blocks::1024          346                       # Occupied blocks per task id
system.cpu05.icache.tags.age_task_id_blocks_1024::2            5                       # Occupied blocks per task id
system.cpu05.icache.tags.age_task_id_blocks_1024::3           56                       # Occupied blocks per task id
system.cpu05.icache.tags.age_task_id_blocks_1024::4          285                       # Occupied blocks per task id
system.cpu05.icache.tags.occ_task_id_percent::1024     0.675781                       # Percentage of cache occupancy per task id
system.cpu05.icache.tags.tag_accesses         4095163                       # Number of tag accesses
system.cpu05.icache.tags.data_accesses        4095163                       # Number of data accesses
system.cpu05.icache.ReadReq_hits::cpu05.inst      2046936                       # number of ReadReq hits
system.cpu05.icache.ReadReq_hits::total       2046936                       # number of ReadReq hits
system.cpu05.icache.demand_hits::cpu05.inst      2046936                       # number of demand (read+write) hits
system.cpu05.icache.demand_hits::total        2046936                       # number of demand (read+write) hits
system.cpu05.icache.overall_hits::cpu05.inst      2046936                       # number of overall hits
system.cpu05.icache.overall_hits::total       2046936                       # number of overall hits
system.cpu05.icache.ReadReq_misses::cpu05.inst          447                       # number of ReadReq misses
system.cpu05.icache.ReadReq_misses::total          447                       # number of ReadReq misses
system.cpu05.icache.demand_misses::cpu05.inst          447                       # number of demand (read+write) misses
system.cpu05.icache.demand_misses::total          447                       # number of demand (read+write) misses
system.cpu05.icache.overall_misses::cpu05.inst          447                       # number of overall misses
system.cpu05.icache.overall_misses::total          447                       # number of overall misses
system.cpu05.icache.ReadReq_miss_latency::cpu05.inst     17165385                       # number of ReadReq miss cycles
system.cpu05.icache.ReadReq_miss_latency::total     17165385                       # number of ReadReq miss cycles
system.cpu05.icache.demand_miss_latency::cpu05.inst     17165385                       # number of demand (read+write) miss cycles
system.cpu05.icache.demand_miss_latency::total     17165385                       # number of demand (read+write) miss cycles
system.cpu05.icache.overall_miss_latency::cpu05.inst     17165385                       # number of overall miss cycles
system.cpu05.icache.overall_miss_latency::total     17165385                       # number of overall miss cycles
system.cpu05.icache.ReadReq_accesses::cpu05.inst      2047383                       # number of ReadReq accesses(hits+misses)
system.cpu05.icache.ReadReq_accesses::total      2047383                       # number of ReadReq accesses(hits+misses)
system.cpu05.icache.demand_accesses::cpu05.inst      2047383                       # number of demand (read+write) accesses
system.cpu05.icache.demand_accesses::total      2047383                       # number of demand (read+write) accesses
system.cpu05.icache.overall_accesses::cpu05.inst      2047383                       # number of overall (read+write) accesses
system.cpu05.icache.overall_accesses::total      2047383                       # number of overall (read+write) accesses
system.cpu05.icache.ReadReq_miss_rate::cpu05.inst     0.000218                       # miss rate for ReadReq accesses
system.cpu05.icache.ReadReq_miss_rate::total     0.000218                       # miss rate for ReadReq accesses
system.cpu05.icache.demand_miss_rate::cpu05.inst     0.000218                       # miss rate for demand accesses
system.cpu05.icache.demand_miss_rate::total     0.000218                       # miss rate for demand accesses
system.cpu05.icache.overall_miss_rate::cpu05.inst     0.000218                       # miss rate for overall accesses
system.cpu05.icache.overall_miss_rate::total     0.000218                       # miss rate for overall accesses
system.cpu05.icache.ReadReq_avg_miss_latency::cpu05.inst 38401.308725                       # average ReadReq miss latency
system.cpu05.icache.ReadReq_avg_miss_latency::total 38401.308725                       # average ReadReq miss latency
system.cpu05.icache.demand_avg_miss_latency::cpu05.inst 38401.308725                       # average overall miss latency
system.cpu05.icache.demand_avg_miss_latency::total 38401.308725                       # average overall miss latency
system.cpu05.icache.overall_avg_miss_latency::cpu05.inst 38401.308725                       # average overall miss latency
system.cpu05.icache.overall_avg_miss_latency::total 38401.308725                       # average overall miss latency
system.cpu05.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu05.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu05.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu05.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu05.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu05.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu05.icache.fast_writes                     0                       # number of fast writes performed
system.cpu05.icache.cache_copies                    0                       # number of cache copies performed
system.cpu05.icache.writebacks::writebacks           51                       # number of writebacks
system.cpu05.icache.writebacks::total              51                       # number of writebacks
system.cpu05.icache.ReadReq_mshr_hits::cpu05.inst           50                       # number of ReadReq MSHR hits
system.cpu05.icache.ReadReq_mshr_hits::total           50                       # number of ReadReq MSHR hits
system.cpu05.icache.demand_mshr_hits::cpu05.inst           50                       # number of demand (read+write) MSHR hits
system.cpu05.icache.demand_mshr_hits::total           50                       # number of demand (read+write) MSHR hits
system.cpu05.icache.overall_mshr_hits::cpu05.inst           50                       # number of overall MSHR hits
system.cpu05.icache.overall_mshr_hits::total           50                       # number of overall MSHR hits
system.cpu05.icache.ReadReq_mshr_misses::cpu05.inst          397                       # number of ReadReq MSHR misses
system.cpu05.icache.ReadReq_mshr_misses::total          397                       # number of ReadReq MSHR misses
system.cpu05.icache.demand_mshr_misses::cpu05.inst          397                       # number of demand (read+write) MSHR misses
system.cpu05.icache.demand_mshr_misses::total          397                       # number of demand (read+write) MSHR misses
system.cpu05.icache.overall_mshr_misses::cpu05.inst          397                       # number of overall MSHR misses
system.cpu05.icache.overall_mshr_misses::total          397                       # number of overall MSHR misses
system.cpu05.icache.ReadReq_mshr_miss_latency::cpu05.inst     12629358                       # number of ReadReq MSHR miss cycles
system.cpu05.icache.ReadReq_mshr_miss_latency::total     12629358                       # number of ReadReq MSHR miss cycles
system.cpu05.icache.demand_mshr_miss_latency::cpu05.inst     12629358                       # number of demand (read+write) MSHR miss cycles
system.cpu05.icache.demand_mshr_miss_latency::total     12629358                       # number of demand (read+write) MSHR miss cycles
system.cpu05.icache.overall_mshr_miss_latency::cpu05.inst     12629358                       # number of overall MSHR miss cycles
system.cpu05.icache.overall_mshr_miss_latency::total     12629358                       # number of overall MSHR miss cycles
system.cpu05.icache.ReadReq_mshr_miss_rate::cpu05.inst     0.000194                       # mshr miss rate for ReadReq accesses
system.cpu05.icache.ReadReq_mshr_miss_rate::total     0.000194                       # mshr miss rate for ReadReq accesses
system.cpu05.icache.demand_mshr_miss_rate::cpu05.inst     0.000194                       # mshr miss rate for demand accesses
system.cpu05.icache.demand_mshr_miss_rate::total     0.000194                       # mshr miss rate for demand accesses
system.cpu05.icache.overall_mshr_miss_rate::cpu05.inst     0.000194                       # mshr miss rate for overall accesses
system.cpu05.icache.overall_mshr_miss_rate::total     0.000194                       # mshr miss rate for overall accesses
system.cpu05.icache.ReadReq_avg_mshr_miss_latency::cpu05.inst 31811.984887                       # average ReadReq mshr miss latency
system.cpu05.icache.ReadReq_avg_mshr_miss_latency::total 31811.984887                       # average ReadReq mshr miss latency
system.cpu05.icache.demand_avg_mshr_miss_latency::cpu05.inst 31811.984887                       # average overall mshr miss latency
system.cpu05.icache.demand_avg_mshr_miss_latency::total 31811.984887                       # average overall mshr miss latency
system.cpu05.icache.overall_avg_mshr_miss_latency::cpu05.inst 31811.984887                       # average overall mshr miss latency
system.cpu05.icache.overall_avg_mshr_miss_latency::total 31811.984887                       # average overall mshr miss latency
system.cpu05.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu06.branchPred.lookups               1967043                       # Number of BP lookups
system.cpu06.branchPred.condPredicted         1881665                       # Number of conditional branches predicted
system.cpu06.branchPred.condIncorrect           13414                       # Number of conditional branches incorrect
system.cpu06.branchPred.BTBLookups            1054596                       # Number of BTB lookups
system.cpu06.branchPred.BTBHits                968373                       # Number of BTB hits
system.cpu06.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu06.branchPred.BTBHitPct           91.824073                       # BTB Hit Percentage
system.cpu06.branchPred.usedRAS                 41716                       # Number of times the RAS was used to get a target.
system.cpu06.branchPred.RASInCorrect                4                       # Number of incorrect RAS predictions.
system.cpu06.branchPred.indirectLookups            60                       # Number of indirect predictor lookups.
system.cpu06.branchPred.indirectHits                0                       # Number of indirect target hits.
system.cpu06.branchPred.indirectMisses             60                       # Number of indirect misses.
system.cpu06.branchPredindirectMispredicted           14                       # Number of mispredicted indirect branches.
system.cpu06.dtb.fetch_hits                         0                       # ITB hits
system.cpu06.dtb.fetch_misses                       0                       # ITB misses
system.cpu06.dtb.fetch_acv                          0                       # ITB acv
system.cpu06.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu06.dtb.read_hits                    5847498                       # DTB read hits
system.cpu06.dtb.read_misses                     2968                       # DTB read misses
system.cpu06.dtb.read_acv                           0                       # DTB read access violations
system.cpu06.dtb.read_accesses                5850466                       # DTB read accesses
system.cpu06.dtb.write_hits                   2710177                       # DTB write hits
system.cpu06.dtb.write_misses                      14                       # DTB write misses
system.cpu06.dtb.write_acv                          0                       # DTB write access violations
system.cpu06.dtb.write_accesses               2710191                       # DTB write accesses
system.cpu06.dtb.data_hits                    8557675                       # DTB hits
system.cpu06.dtb.data_misses                     2982                       # DTB misses
system.cpu06.dtb.data_acv                           0                       # DTB access violations
system.cpu06.dtb.data_accesses                8560657                       # DTB accesses
system.cpu06.itb.fetch_hits                   2150937                       # ITB hits
system.cpu06.itb.fetch_misses                      74                       # ITB misses
system.cpu06.itb.fetch_acv                          0                       # ITB acv
system.cpu06.itb.fetch_accesses               2151011                       # ITB accesses
system.cpu06.itb.read_hits                          0                       # DTB read hits
system.cpu06.itb.read_misses                        0                       # DTB read misses
system.cpu06.itb.read_acv                           0                       # DTB read access violations
system.cpu06.itb.read_accesses                      0                       # DTB read accesses
system.cpu06.itb.write_hits                         0                       # DTB write hits
system.cpu06.itb.write_misses                       0                       # DTB write misses
system.cpu06.itb.write_acv                          0                       # DTB write access violations
system.cpu06.itb.write_accesses                     0                       # DTB write accesses
system.cpu06.itb.data_hits                          0                       # DTB hits
system.cpu06.itb.data_misses                        0                       # DTB misses
system.cpu06.itb.data_acv                           0                       # DTB access violations
system.cpu06.itb.data_accesses                      0                       # DTB accesses
system.cpu06.numCycles                        6424499                       # number of cpu cycles simulated
system.cpu06.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu06.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu06.fetch.icacheStallCycles            16228                       # Number of cycles fetch is stalled on an Icache miss
system.cpu06.fetch.Insts                     23626713                       # Number of instructions fetch has processed
system.cpu06.fetch.Branches                   1967043                       # Number of branches that fetch encountered
system.cpu06.fetch.predictedBranches          1010089                       # Number of branches that fetch has predicted taken
system.cpu06.fetch.Cycles                     6299294                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu06.fetch.SquashCycles                 27599                       # Number of cycles fetch has spent squashing
system.cpu06.fetch.MiscStallCycles                 33                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu06.fetch.NoActiveThreadStallCycles        88070                       # Number of stall cycles due to no active thread to fetch from
system.cpu06.fetch.PendingTrapStallCycles         1777                       # Number of stall cycles due to pending traps
system.cpu06.fetch.CacheLines                 2150937                       # Number of cache lines fetched
system.cpu06.fetch.IcacheSquashes                 209                       # Number of outstanding Icache misses that were squashed
system.cpu06.fetch.rateDist::samples          6419201                       # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::mean            3.680631                       # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::stdev           3.477140                       # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::0                2425296     37.78%     37.78% # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::1                 207076      3.23%     41.01% # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::2                 410748      6.40%     47.41% # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::3                 284737      4.44%     51.84% # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::4                 557499      8.68%     60.53% # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::5                  45037      0.70%     61.23% # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::6                  77989      1.21%     62.44% # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::7                 465737      7.26%     69.70% # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::8                1945082     30.30%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::total            6419201                       # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.branchRate                0.306178                       # Number of branch fetches per cycle
system.cpu06.fetch.rate                      3.677596                       # Number of inst fetches per cycle
system.cpu06.decode.IdleCycles                 175238                       # Number of cycles decode is idle
system.cpu06.decode.BlockedCycles             2602078                       # Number of cycles decode is blocked
system.cpu06.decode.RunCycles                 3223069                       # Number of cycles decode is running
system.cpu06.decode.UnblockCycles              317158                       # Number of cycles decode is unblocking
system.cpu06.decode.SquashCycles                13588                       # Number of cycles decode is squashing
system.cpu06.decode.BranchResolved              43065                       # Number of times decode resolved a branch
system.cpu06.decode.BranchMispred                 220                       # Number of times decode detected a branch misprediction
system.cpu06.decode.DecodedInsts             23441932                       # Number of instructions handled by decode
system.cpu06.decode.SquashedInsts                 907                       # Number of squashed instructions handled by decode
system.cpu06.rename.SquashCycles                13588                       # Number of cycles rename is squashing
system.cpu06.rename.IdleCycles                 326868                       # Number of cycles rename is idle
system.cpu06.rename.BlockCycles                593825                       # Number of cycles rename is blocking
system.cpu06.rename.serializeStallCycles        13942                       # count of cycles rename stalled for serializing inst
system.cpu06.rename.RunCycles                 3384163                       # Number of cycles rename is running
system.cpu06.rename.UnblockCycles             1998745                       # Number of cycles rename is unblocking
system.cpu06.rename.RenamedInsts             23350067                       # Number of instructions processed by rename
system.cpu06.rename.ROBFullEvents                4156                       # Number of times rename has blocked due to ROB full
system.cpu06.rename.IQFullEvents               354591                       # Number of times rename has blocked due to IQ full
system.cpu06.rename.LQFullEvents              1742640                       # Number of times rename has blocked due to LQ full
system.cpu06.rename.SQFullEvents                 2026                       # Number of times rename has blocked due to SQ full
system.cpu06.rename.RenamedOperands          17125167                       # Number of destination operands rename has renamed
system.cpu06.rename.RenameLookups            34119868                       # Number of register rename lookups that rename has made
system.cpu06.rename.int_rename_lookups       20141957                       # Number of integer rename lookups
system.cpu06.rename.fp_rename_lookups        13977907                       # Number of floating rename lookups
system.cpu06.rename.CommittedMaps            16756857                       # Number of HB maps that are committed
system.cpu06.rename.UndoneMaps                 368310                       # Number of HB maps that are undone due to squashing
system.cpu06.rename.serializingInsts              347                       # count of serializing insts renamed
system.cpu06.rename.tempSerializingInsts          334                       # count of temporary serializing insts renamed
system.cpu06.rename.skidInsts                 1769901                       # count of insts added to the skid buffer
system.cpu06.memDep0.insertedLoads            5795071                       # Number of loads inserted to the mem dependence unit.
system.cpu06.memDep0.insertedStores           2713131                       # Number of stores inserted to the mem dependence unit.
system.cpu06.memDep0.conflictingLoads           50413                       # Number of conflicting loads.
system.cpu06.memDep0.conflictingStores          34837                       # Number of conflicting stores.
system.cpu06.iq.iqInstsAdded                 22932631                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu06.iq.iqNonSpecInstsAdded               343                       # Number of non-speculative instructions added to the IQ
system.cpu06.iq.iqInstsIssued                22951282                       # Number of instructions issued
system.cpu06.iq.iqSquashedInstsIssued           13361                       # Number of squashed instructions issued
system.cpu06.iq.iqSquashedInstsExamined        280973                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu06.iq.iqSquashedOperandsExamined       160165                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu06.iq.iqSquashedNonSpecRemoved           46                       # Number of squashed non-spec instructions that were removed
system.cpu06.iq.issued_per_cycle::samples      6419201                       # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::mean       3.575411                       # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::stdev      3.051988                       # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::0           2088917     32.54%     32.54% # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::1            209918      3.27%     35.81% # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::2            348092      5.42%     41.23% # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::3            454856      7.09%     48.32% # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::4            521335      8.12%     56.44% # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::5            714833     11.14%     67.58% # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::6            588984      9.18%     76.75% # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::7            450925      7.02%     83.78% # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::8           1041341     16.22%    100.00% # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::total       6419201                       # Number of insts issued each cycle
system.cpu06.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu06.iq.fu_full::IntAlu                 20580      1.81%      1.81% # attempts to use FU when none available
system.cpu06.iq.fu_full::IntMult                    0      0.00%      1.81% # attempts to use FU when none available
system.cpu06.iq.fu_full::IntDiv                     0      0.00%      1.81% # attempts to use FU when none available
system.cpu06.iq.fu_full::FloatAdd               27675      2.44%      4.25% # attempts to use FU when none available
system.cpu06.iq.fu_full::FloatCmp                   0      0.00%      4.25% # attempts to use FU when none available
system.cpu06.iq.fu_full::FloatCvt                   0      0.00%      4.25% # attempts to use FU when none available
system.cpu06.iq.fu_full::FloatMult             555728     48.93%     53.18% # attempts to use FU when none available
system.cpu06.iq.fu_full::FloatDiv                6322      0.56%     53.74% # attempts to use FU when none available
system.cpu06.iq.fu_full::FloatSqrt                  0      0.00%     53.74% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdAdd                    0      0.00%     53.74% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdAddAcc                 0      0.00%     53.74% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdAlu                    0      0.00%     53.74% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdCmp                    0      0.00%     53.74% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdCvt                    0      0.00%     53.74% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdMisc                   0      0.00%     53.74% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdMult                   0      0.00%     53.74% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdMultAcc                0      0.00%     53.74% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdShift                  0      0.00%     53.74% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdShiftAcc               0      0.00%     53.74% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdSqrt                   0      0.00%     53.74% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdFloatAdd               0      0.00%     53.74% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdFloatAlu               0      0.00%     53.74% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdFloatCmp               0      0.00%     53.74% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdFloatCvt               0      0.00%     53.74% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdFloatDiv               0      0.00%     53.74% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdFloatMisc              0      0.00%     53.74% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdFloatMult              0      0.00%     53.74% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdFloatMultAcc            0      0.00%     53.74% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdFloatSqrt              0      0.00%     53.74% # attempts to use FU when none available
system.cpu06.iq.fu_full::MemRead               522986     46.05%     99.79% # attempts to use FU when none available
system.cpu06.iq.fu_full::MemWrite                2396      0.21%    100.00% # attempts to use FU when none available
system.cpu06.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu06.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu06.iq.FU_type_0::No_OpClass               4      0.00%      0.00% # Type of FU issued
system.cpu06.iq.FU_type_0::IntAlu             8121424     35.39%     35.39% # Type of FU issued
system.cpu06.iq.FU_type_0::IntMult              24970      0.11%     35.49% # Type of FU issued
system.cpu06.iq.FU_type_0::IntDiv                   0      0.00%     35.49% # Type of FU issued
system.cpu06.iq.FU_type_0::FloatAdd           3536920     15.41%     50.90% # Type of FU issued
system.cpu06.iq.FU_type_0::FloatCmp                 0      0.00%     50.90% # Type of FU issued
system.cpu06.iq.FU_type_0::FloatCvt                 0      0.00%     50.90% # Type of FU issued
system.cpu06.iq.FU_type_0::FloatMult          2673593     11.65%     62.55% # Type of FU issued
system.cpu06.iq.FU_type_0::FloatDiv              8387      0.04%     62.59% # Type of FU issued
system.cpu06.iq.FU_type_0::FloatSqrt                0      0.00%     62.59% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdAdd                  0      0.00%     62.59% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdAddAcc               0      0.00%     62.59% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdAlu                  0      0.00%     62.59% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdCmp                  0      0.00%     62.59% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdCvt                  0      0.00%     62.59% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdMisc                 0      0.00%     62.59% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdMult                 0      0.00%     62.59% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdMultAcc              0      0.00%     62.59% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdShift                0      0.00%     62.59% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdShiftAcc             0      0.00%     62.59% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdSqrt                 0      0.00%     62.59% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdFloatAdd             0      0.00%     62.59% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdFloatAlu             0      0.00%     62.59% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdFloatCmp             0      0.00%     62.59% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdFloatCvt             0      0.00%     62.59% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdFloatDiv             0      0.00%     62.59% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdFloatMisc            0      0.00%     62.59% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdFloatMult            0      0.00%     62.59% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     62.59% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdFloatSqrt            0      0.00%     62.59% # Type of FU issued
system.cpu06.iq.FU_type_0::MemRead            5875610     25.60%     88.19% # Type of FU issued
system.cpu06.iq.FU_type_0::MemWrite           2710374     11.81%    100.00% # Type of FU issued
system.cpu06.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu06.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu06.iq.FU_type_0::total             22951282                       # Type of FU issued
system.cpu06.iq.rate                         3.572463                       # Inst issue rate
system.cpu06.iq.fu_busy_cnt                   1135687                       # FU busy when requested
system.cpu06.iq.fu_busy_rate                 0.049483                       # FU busy rate (busy events/executed inst)
system.cpu06.iq.int_inst_queue_reads         23207431                       # Number of integer instruction queue reads
system.cpu06.iq.int_inst_queue_writes         8587417                       # Number of integer instruction queue writes
system.cpu06.iq.int_inst_queue_wakeup_accesses      8338629                       # Number of integer instruction queue wakeup accesses
system.cpu06.iq.fp_inst_queue_reads          30263382                       # Number of floating instruction queue reads
system.cpu06.iq.fp_inst_queue_writes         14626841                       # Number of floating instruction queue writes
system.cpu06.iq.fp_inst_queue_wakeup_accesses     14444482                       # Number of floating instruction queue wakeup accesses
system.cpu06.iq.int_alu_accesses              8406152                       # Number of integer alu accesses
system.cpu06.iq.fp_alu_accesses              15680813                       # Number of floating point alu accesses
system.cpu06.iew.lsq.thread0.forwLoads          28749                       # Number of loads that had data forwarded from stores
system.cpu06.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu06.iew.lsq.thread0.squashedLoads        69163                       # Number of loads squashed
system.cpu06.iew.lsq.thread0.ignoredResponses           38                       # Number of memory responses ignored because the instruction is squashed
system.cpu06.iew.lsq.thread0.memOrderViolation          315                       # Number of memory ordering violations
system.cpu06.iew.lsq.thread0.squashedStores         4009                       # Number of stores squashed
system.cpu06.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu06.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu06.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu06.iew.lsq.thread0.cacheBlocked       102797                       # Number of times an access to memory failed due to the cache being blocked
system.cpu06.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu06.iew.iewSquashCycles                13588                       # Number of cycles IEW is squashing
system.cpu06.iew.iewBlockCycles                258901                       # Number of cycles IEW is blocking
system.cpu06.iew.iewUnblockCycles              254178                       # Number of cycles IEW is unblocking
system.cpu06.iew.iewDispatchedInsts          23169535                       # Number of instructions dispatched to IQ
system.cpu06.iew.iewDispSquashedInsts             695                       # Number of squashed instructions skipped by dispatch
system.cpu06.iew.iewDispLoadInsts             5795071                       # Number of dispatched load instructions
system.cpu06.iew.iewDispStoreInsts            2713131                       # Number of dispatched store instructions
system.cpu06.iew.iewDispNonSpecInsts              325                       # Number of dispatched non-speculative instructions
system.cpu06.iew.iewIQFullEvents                 5462                       # Number of times the IQ has become full, causing a stall
system.cpu06.iew.iewLSQFullEvents              245642                       # Number of times the LSQ has become full, causing a stall
system.cpu06.iew.memOrderViolationEvents          315                       # Number of memory order violations
system.cpu06.iew.predictedTakenIncorrect        12659                       # Number of branches that were predicted taken incorrectly
system.cpu06.iew.predictedNotTakenIncorrect          638                       # Number of branches that were predicted not taken incorrectly
system.cpu06.iew.branchMispredicts              13297                       # Number of branch mispredicts detected at execute
system.cpu06.iew.iewExecutedInsts            22899316                       # Number of executed instructions
system.cpu06.iew.iewExecLoadInsts             5850466                       # Number of load instructions executed
system.cpu06.iew.iewExecSquashedInsts           51966                       # Number of squashed instructions skipped in execute
system.cpu06.iew.exec_swp                           0                       # number of swp insts executed
system.cpu06.iew.exec_nop                      236561                       # number of nop insts executed
system.cpu06.iew.exec_refs                    8560657                       # number of memory reference insts executed
system.cpu06.iew.exec_branches                1929786                       # Number of branches executed
system.cpu06.iew.exec_stores                  2710191                       # Number of stores executed
system.cpu06.iew.exec_rate                   3.564374                       # Inst execution rate
system.cpu06.iew.wb_sent                     22790721                       # cumulative count of insts sent to commit
system.cpu06.iew.wb_count                    22783111                       # cumulative count of insts written-back
system.cpu06.iew.wb_producers                15018677                       # num instructions producing a value
system.cpu06.iew.wb_consumers                18851753                       # num instructions consuming a value
system.cpu06.iew.wb_rate                     3.546286                       # insts written-back per cycle
system.cpu06.iew.wb_fanout                   0.796673                       # average fanout of values written-back
system.cpu06.commit.commitSquashedInsts        292617                       # The number of squashed insts skipped by commit
system.cpu06.commit.commitNonSpecStalls           297                       # The number of times commit has been forced to stall to communicate backwards
system.cpu06.commit.branchMispredicts           13203                       # The number of times a branch was mispredicted
system.cpu06.commit.committed_per_cycle::samples      6286346                       # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::mean     3.638916                       # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::stdev     3.540369                       # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::0      2670667     42.48%     42.48% # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::1       128813      2.05%     44.53% # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::2       175701      2.79%     47.33% # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::3       278103      4.42%     51.75% # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::4       149388      2.38%     54.13% # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::5       462126      7.35%     61.48% # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::6       286723      4.56%     66.04% # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::7       146156      2.32%     68.37% # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::8      1988669     31.63%    100.00% # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::total      6286346                       # Number of insts commited each cycle
system.cpu06.commit.committedInsts           22875488                       # Number of instructions committed
system.cpu06.commit.committedOps             22875488                       # Number of ops (including micro ops) committed
system.cpu06.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu06.commit.refs                      8435030                       # Number of memory references committed
system.cpu06.commit.loads                     5725908                       # Number of loads committed
system.cpu06.commit.membars                        14                       # Number of memory barriers committed
system.cpu06.commit.branches                  1891237                       # Number of branches committed
system.cpu06.commit.fp_insts                 14437285                       # Number of committed floating point instructions.
system.cpu06.commit.int_insts                17103509                       # Number of committed integer instructions.
system.cpu06.commit.function_calls              40075                       # Number of function calls committed.
system.cpu06.commit.op_class_0::No_OpClass       223491      0.98%      0.98% # Class of committed instruction
system.cpu06.commit.op_class_0::IntAlu        7979644     34.88%     35.86% # Class of committed instruction
system.cpu06.commit.op_class_0::IntMult         23932      0.10%     35.96% # Class of committed instruction
system.cpu06.commit.op_class_0::IntDiv              0      0.00%     35.96% # Class of committed instruction
system.cpu06.commit.op_class_0::FloatAdd      3531905     15.44%     51.40% # Class of committed instruction
system.cpu06.commit.op_class_0::FloatCmp            0      0.00%     51.40% # Class of committed instruction
system.cpu06.commit.op_class_0::FloatCvt            0      0.00%     51.40% # Class of committed instruction
system.cpu06.commit.op_class_0::FloatMult      2673344     11.69%     63.09% # Class of committed instruction
system.cpu06.commit.op_class_0::FloatDiv         8128      0.04%     63.13% # Class of committed instruction
system.cpu06.commit.op_class_0::FloatSqrt            0      0.00%     63.13% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdAdd             0      0.00%     63.13% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdAddAcc            0      0.00%     63.13% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdAlu             0      0.00%     63.13% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdCmp             0      0.00%     63.13% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdCvt             0      0.00%     63.13% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdMisc            0      0.00%     63.13% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdMult            0      0.00%     63.13% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdMultAcc            0      0.00%     63.13% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdShift            0      0.00%     63.13% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdShiftAcc            0      0.00%     63.13% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdSqrt            0      0.00%     63.13% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdFloatAdd            0      0.00%     63.13% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdFloatAlu            0      0.00%     63.13% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdFloatCmp            0      0.00%     63.13% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdFloatCvt            0      0.00%     63.13% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdFloatDiv            0      0.00%     63.13% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdFloatMisc            0      0.00%     63.13% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdFloatMult            0      0.00%     63.13% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdFloatMultAcc            0      0.00%     63.13% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdFloatSqrt            0      0.00%     63.13% # Class of committed instruction
system.cpu06.commit.op_class_0::MemRead       5725922     25.03%     88.16% # Class of committed instruction
system.cpu06.commit.op_class_0::MemWrite      2709122     11.84%    100.00% # Class of committed instruction
system.cpu06.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu06.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu06.commit.op_class_0::total        22875488                       # Class of committed instruction
system.cpu06.commit.bw_lim_events             1988669                       # number cycles where commit BW limit reached
system.cpu06.rob.rob_reads                   27463962                       # The number of ROB reads
system.cpu06.rob.rob_writes                  46380876                       # The number of ROB writes
system.cpu06.timesIdled                           177                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu06.idleCycles                          5298                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu06.quiesceCycles                   39568939                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu06.committedInsts                  22652001                       # Number of Instructions Simulated
system.cpu06.committedOps                    22652001                       # Number of Ops (including micro ops) Simulated
system.cpu06.cpi                             0.283617                       # CPI: Cycles Per Instruction
system.cpu06.cpi_total                       0.283617                       # CPI: Total CPI of All Threads
system.cpu06.ipc                             3.525878                       # IPC: Instructions Per Cycle
system.cpu06.ipc_total                       3.525878                       # IPC: Total IPC of All Threads
system.cpu06.int_regfile_reads               19994253                       # number of integer regfile reads
system.cpu06.int_regfile_writes               5750788                       # number of integer regfile writes
system.cpu06.fp_regfile_reads                13779430                       # number of floating regfile reads
system.cpu06.fp_regfile_writes               11100265                       # number of floating regfile writes
system.cpu06.misc_regfile_reads                   131                       # number of misc regfile reads
system.cpu06.misc_regfile_writes                   34                       # number of misc regfile writes
system.cpu06.dcache.tags.replacements          115862                       # number of replacements
system.cpu06.dcache.tags.tagsinuse          54.261100                       # Cycle average of tags in use
system.cpu06.dcache.tags.total_refs           7917091                       # Total number of references to valid blocks.
system.cpu06.dcache.tags.sampled_refs          115923                       # Sample count of references to valid blocks.
system.cpu06.dcache.tags.avg_refs           68.296119                       # Average number of references to valid blocks.
system.cpu06.dcache.tags.warmup_cycle     43782599871                       # Cycle when the warmup percentage was hit.
system.cpu06.dcache.tags.occ_blocks::cpu06.data    54.261100                       # Average occupied blocks per requestor
system.cpu06.dcache.tags.occ_percent::cpu06.data     0.847830                       # Average percentage of cache occupancy
system.cpu06.dcache.tags.occ_percent::total     0.847830                       # Average percentage of cache occupancy
system.cpu06.dcache.tags.occ_task_id_blocks::1024           61                       # Occupied blocks per task id
system.cpu06.dcache.tags.age_task_id_blocks_1024::2           61                       # Occupied blocks per task id
system.cpu06.dcache.tags.occ_task_id_percent::1024     0.953125                       # Percentage of cache occupancy per task id
system.cpu06.dcache.tags.tag_accesses        16978344                       # Number of tag accesses
system.cpu06.dcache.tags.data_accesses       16978344                       # Number of data accesses
system.cpu06.dcache.ReadReq_hits::cpu06.data      5211507                       # number of ReadReq hits
system.cpu06.dcache.ReadReq_hits::total       5211507                       # number of ReadReq hits
system.cpu06.dcache.WriteReq_hits::cpu06.data      2705205                       # number of WriteReq hits
system.cpu06.dcache.WriteReq_hits::total      2705205                       # number of WriteReq hits
system.cpu06.dcache.LoadLockedReq_hits::cpu06.data           17                       # number of LoadLockedReq hits
system.cpu06.dcache.LoadLockedReq_hits::total           17                       # number of LoadLockedReq hits
system.cpu06.dcache.StoreCondReq_hits::cpu06.data           13                       # number of StoreCondReq hits
system.cpu06.dcache.StoreCondReq_hits::total           13                       # number of StoreCondReq hits
system.cpu06.dcache.demand_hits::cpu06.data      7916712                       # number of demand (read+write) hits
system.cpu06.dcache.demand_hits::total        7916712                       # number of demand (read+write) hits
system.cpu06.dcache.overall_hits::cpu06.data      7916712                       # number of overall hits
system.cpu06.dcache.overall_hits::total       7916712                       # number of overall hits
system.cpu06.dcache.ReadReq_misses::cpu06.data       510518                       # number of ReadReq misses
system.cpu06.dcache.ReadReq_misses::total       510518                       # number of ReadReq misses
system.cpu06.dcache.WriteReq_misses::cpu06.data         3901                       # number of WriteReq misses
system.cpu06.dcache.WriteReq_misses::total         3901                       # number of WriteReq misses
system.cpu06.dcache.LoadLockedReq_misses::cpu06.data            2                       # number of LoadLockedReq misses
system.cpu06.dcache.LoadLockedReq_misses::total            2                       # number of LoadLockedReq misses
system.cpu06.dcache.StoreCondReq_misses::cpu06.data            3                       # number of StoreCondReq misses
system.cpu06.dcache.StoreCondReq_misses::total            3                       # number of StoreCondReq misses
system.cpu06.dcache.demand_misses::cpu06.data       514419                       # number of demand (read+write) misses
system.cpu06.dcache.demand_misses::total       514419                       # number of demand (read+write) misses
system.cpu06.dcache.overall_misses::cpu06.data       514419                       # number of overall misses
system.cpu06.dcache.overall_misses::total       514419                       # number of overall misses
system.cpu06.dcache.ReadReq_miss_latency::cpu06.data  44982531684                       # number of ReadReq miss cycles
system.cpu06.dcache.ReadReq_miss_latency::total  44982531684                       # number of ReadReq miss cycles
system.cpu06.dcache.WriteReq_miss_latency::cpu06.data    203153683                       # number of WriteReq miss cycles
system.cpu06.dcache.WriteReq_miss_latency::total    203153683                       # number of WriteReq miss cycles
system.cpu06.dcache.LoadLockedReq_miss_latency::cpu06.data        13932                       # number of LoadLockedReq miss cycles
system.cpu06.dcache.LoadLockedReq_miss_latency::total        13932                       # number of LoadLockedReq miss cycles
system.cpu06.dcache.StoreCondReq_miss_latency::cpu06.data        19737                       # number of StoreCondReq miss cycles
system.cpu06.dcache.StoreCondReq_miss_latency::total        19737                       # number of StoreCondReq miss cycles
system.cpu06.dcache.demand_miss_latency::cpu06.data  45185685367                       # number of demand (read+write) miss cycles
system.cpu06.dcache.demand_miss_latency::total  45185685367                       # number of demand (read+write) miss cycles
system.cpu06.dcache.overall_miss_latency::cpu06.data  45185685367                       # number of overall miss cycles
system.cpu06.dcache.overall_miss_latency::total  45185685367                       # number of overall miss cycles
system.cpu06.dcache.ReadReq_accesses::cpu06.data      5722025                       # number of ReadReq accesses(hits+misses)
system.cpu06.dcache.ReadReq_accesses::total      5722025                       # number of ReadReq accesses(hits+misses)
system.cpu06.dcache.WriteReq_accesses::cpu06.data      2709106                       # number of WriteReq accesses(hits+misses)
system.cpu06.dcache.WriteReq_accesses::total      2709106                       # number of WriteReq accesses(hits+misses)
system.cpu06.dcache.LoadLockedReq_accesses::cpu06.data           19                       # number of LoadLockedReq accesses(hits+misses)
system.cpu06.dcache.LoadLockedReq_accesses::total           19                       # number of LoadLockedReq accesses(hits+misses)
system.cpu06.dcache.StoreCondReq_accesses::cpu06.data           16                       # number of StoreCondReq accesses(hits+misses)
system.cpu06.dcache.StoreCondReq_accesses::total           16                       # number of StoreCondReq accesses(hits+misses)
system.cpu06.dcache.demand_accesses::cpu06.data      8431131                       # number of demand (read+write) accesses
system.cpu06.dcache.demand_accesses::total      8431131                       # number of demand (read+write) accesses
system.cpu06.dcache.overall_accesses::cpu06.data      8431131                       # number of overall (read+write) accesses
system.cpu06.dcache.overall_accesses::total      8431131                       # number of overall (read+write) accesses
system.cpu06.dcache.ReadReq_miss_rate::cpu06.data     0.089220                       # miss rate for ReadReq accesses
system.cpu06.dcache.ReadReq_miss_rate::total     0.089220                       # miss rate for ReadReq accesses
system.cpu06.dcache.WriteReq_miss_rate::cpu06.data     0.001440                       # miss rate for WriteReq accesses
system.cpu06.dcache.WriteReq_miss_rate::total     0.001440                       # miss rate for WriteReq accesses
system.cpu06.dcache.LoadLockedReq_miss_rate::cpu06.data     0.105263                       # miss rate for LoadLockedReq accesses
system.cpu06.dcache.LoadLockedReq_miss_rate::total     0.105263                       # miss rate for LoadLockedReq accesses
system.cpu06.dcache.StoreCondReq_miss_rate::cpu06.data     0.187500                       # miss rate for StoreCondReq accesses
system.cpu06.dcache.StoreCondReq_miss_rate::total     0.187500                       # miss rate for StoreCondReq accesses
system.cpu06.dcache.demand_miss_rate::cpu06.data     0.061014                       # miss rate for demand accesses
system.cpu06.dcache.demand_miss_rate::total     0.061014                       # miss rate for demand accesses
system.cpu06.dcache.overall_miss_rate::cpu06.data     0.061014                       # miss rate for overall accesses
system.cpu06.dcache.overall_miss_rate::total     0.061014                       # miss rate for overall accesses
system.cpu06.dcache.ReadReq_avg_miss_latency::cpu06.data 88111.548827                       # average ReadReq miss latency
system.cpu06.dcache.ReadReq_avg_miss_latency::total 88111.548827                       # average ReadReq miss latency
system.cpu06.dcache.WriteReq_avg_miss_latency::cpu06.data 52077.334786                       # average WriteReq miss latency
system.cpu06.dcache.WriteReq_avg_miss_latency::total 52077.334786                       # average WriteReq miss latency
system.cpu06.dcache.LoadLockedReq_avg_miss_latency::cpu06.data         6966                       # average LoadLockedReq miss latency
system.cpu06.dcache.LoadLockedReq_avg_miss_latency::total         6966                       # average LoadLockedReq miss latency
system.cpu06.dcache.StoreCondReq_avg_miss_latency::cpu06.data         6579                       # average StoreCondReq miss latency
system.cpu06.dcache.StoreCondReq_avg_miss_latency::total         6579                       # average StoreCondReq miss latency
system.cpu06.dcache.demand_avg_miss_latency::cpu06.data 87838.290123                       # average overall miss latency
system.cpu06.dcache.demand_avg_miss_latency::total 87838.290123                       # average overall miss latency
system.cpu06.dcache.overall_avg_miss_latency::cpu06.data 87838.290123                       # average overall miss latency
system.cpu06.dcache.overall_avg_miss_latency::total 87838.290123                       # average overall miss latency
system.cpu06.dcache.blocked_cycles::no_mshrs       229689                       # number of cycles access was blocked
system.cpu06.dcache.blocked_cycles::no_targets          229                       # number of cycles access was blocked
system.cpu06.dcache.blocked::no_mshrs            7416                       # number of cycles access was blocked
system.cpu06.dcache.blocked::no_targets             2                       # number of cycles access was blocked
system.cpu06.dcache.avg_blocked_cycles::no_mshrs    30.972087                       # average number of cycles each access was blocked
system.cpu06.dcache.avg_blocked_cycles::no_targets   114.500000                       # average number of cycles each access was blocked
system.cpu06.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu06.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu06.dcache.writebacks::writebacks        61088                       # number of writebacks
system.cpu06.dcache.writebacks::total           61088                       # number of writebacks
system.cpu06.dcache.ReadReq_mshr_hits::cpu06.data       395321                       # number of ReadReq MSHR hits
system.cpu06.dcache.ReadReq_mshr_hits::total       395321                       # number of ReadReq MSHR hits
system.cpu06.dcache.WriteReq_mshr_hits::cpu06.data         2963                       # number of WriteReq MSHR hits
system.cpu06.dcache.WriteReq_mshr_hits::total         2963                       # number of WriteReq MSHR hits
system.cpu06.dcache.demand_mshr_hits::cpu06.data       398284                       # number of demand (read+write) MSHR hits
system.cpu06.dcache.demand_mshr_hits::total       398284                       # number of demand (read+write) MSHR hits
system.cpu06.dcache.overall_mshr_hits::cpu06.data       398284                       # number of overall MSHR hits
system.cpu06.dcache.overall_mshr_hits::total       398284                       # number of overall MSHR hits
system.cpu06.dcache.ReadReq_mshr_misses::cpu06.data       115197                       # number of ReadReq MSHR misses
system.cpu06.dcache.ReadReq_mshr_misses::total       115197                       # number of ReadReq MSHR misses
system.cpu06.dcache.WriteReq_mshr_misses::cpu06.data          938                       # number of WriteReq MSHR misses
system.cpu06.dcache.WriteReq_mshr_misses::total          938                       # number of WriteReq MSHR misses
system.cpu06.dcache.LoadLockedReq_mshr_misses::cpu06.data            2                       # number of LoadLockedReq MSHR misses
system.cpu06.dcache.LoadLockedReq_mshr_misses::total            2                       # number of LoadLockedReq MSHR misses
system.cpu06.dcache.StoreCondReq_mshr_misses::cpu06.data            3                       # number of StoreCondReq MSHR misses
system.cpu06.dcache.StoreCondReq_mshr_misses::total            3                       # number of StoreCondReq MSHR misses
system.cpu06.dcache.demand_mshr_misses::cpu06.data       116135                       # number of demand (read+write) MSHR misses
system.cpu06.dcache.demand_mshr_misses::total       116135                       # number of demand (read+write) MSHR misses
system.cpu06.dcache.overall_mshr_misses::cpu06.data       116135                       # number of overall MSHR misses
system.cpu06.dcache.overall_mshr_misses::total       116135                       # number of overall MSHR misses
system.cpu06.dcache.ReadReq_mshr_miss_latency::cpu06.data   7209626562                       # number of ReadReq MSHR miss cycles
system.cpu06.dcache.ReadReq_mshr_miss_latency::total   7209626562                       # number of ReadReq MSHR miss cycles
system.cpu06.dcache.WriteReq_mshr_miss_latency::cpu06.data     58052424                       # number of WriteReq MSHR miss cycles
system.cpu06.dcache.WriteReq_mshr_miss_latency::total     58052424                       # number of WriteReq MSHR miss cycles
system.cpu06.dcache.LoadLockedReq_mshr_miss_latency::cpu06.data        11610                       # number of LoadLockedReq MSHR miss cycles
system.cpu06.dcache.LoadLockedReq_mshr_miss_latency::total        11610                       # number of LoadLockedReq MSHR miss cycles
system.cpu06.dcache.StoreCondReq_mshr_miss_latency::cpu06.data        16254                       # number of StoreCondReq MSHR miss cycles
system.cpu06.dcache.StoreCondReq_mshr_miss_latency::total        16254                       # number of StoreCondReq MSHR miss cycles
system.cpu06.dcache.demand_mshr_miss_latency::cpu06.data   7267678986                       # number of demand (read+write) MSHR miss cycles
system.cpu06.dcache.demand_mshr_miss_latency::total   7267678986                       # number of demand (read+write) MSHR miss cycles
system.cpu06.dcache.overall_mshr_miss_latency::cpu06.data   7267678986                       # number of overall MSHR miss cycles
system.cpu06.dcache.overall_mshr_miss_latency::total   7267678986                       # number of overall MSHR miss cycles
system.cpu06.dcache.ReadReq_mshr_miss_rate::cpu06.data     0.020132                       # mshr miss rate for ReadReq accesses
system.cpu06.dcache.ReadReq_mshr_miss_rate::total     0.020132                       # mshr miss rate for ReadReq accesses
system.cpu06.dcache.WriteReq_mshr_miss_rate::cpu06.data     0.000346                       # mshr miss rate for WriteReq accesses
system.cpu06.dcache.WriteReq_mshr_miss_rate::total     0.000346                       # mshr miss rate for WriteReq accesses
system.cpu06.dcache.LoadLockedReq_mshr_miss_rate::cpu06.data     0.105263                       # mshr miss rate for LoadLockedReq accesses
system.cpu06.dcache.LoadLockedReq_mshr_miss_rate::total     0.105263                       # mshr miss rate for LoadLockedReq accesses
system.cpu06.dcache.StoreCondReq_mshr_miss_rate::cpu06.data     0.187500                       # mshr miss rate for StoreCondReq accesses
system.cpu06.dcache.StoreCondReq_mshr_miss_rate::total     0.187500                       # mshr miss rate for StoreCondReq accesses
system.cpu06.dcache.demand_mshr_miss_rate::cpu06.data     0.013775                       # mshr miss rate for demand accesses
system.cpu06.dcache.demand_mshr_miss_rate::total     0.013775                       # mshr miss rate for demand accesses
system.cpu06.dcache.overall_mshr_miss_rate::cpu06.data     0.013775                       # mshr miss rate for overall accesses
system.cpu06.dcache.overall_mshr_miss_rate::total     0.013775                       # mshr miss rate for overall accesses
system.cpu06.dcache.ReadReq_avg_mshr_miss_latency::cpu06.data 62585.193729                       # average ReadReq mshr miss latency
system.cpu06.dcache.ReadReq_avg_mshr_miss_latency::total 62585.193729                       # average ReadReq mshr miss latency
system.cpu06.dcache.WriteReq_avg_mshr_miss_latency::cpu06.data 61889.577825                       # average WriteReq mshr miss latency
system.cpu06.dcache.WriteReq_avg_mshr_miss_latency::total 61889.577825                       # average WriteReq mshr miss latency
system.cpu06.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu06.data         5805                       # average LoadLockedReq mshr miss latency
system.cpu06.dcache.LoadLockedReq_avg_mshr_miss_latency::total         5805                       # average LoadLockedReq mshr miss latency
system.cpu06.dcache.StoreCondReq_avg_mshr_miss_latency::cpu06.data         5418                       # average StoreCondReq mshr miss latency
system.cpu06.dcache.StoreCondReq_avg_mshr_miss_latency::total         5418                       # average StoreCondReq mshr miss latency
system.cpu06.dcache.demand_avg_mshr_miss_latency::cpu06.data 62579.575373                       # average overall mshr miss latency
system.cpu06.dcache.demand_avg_mshr_miss_latency::total 62579.575373                       # average overall mshr miss latency
system.cpu06.dcache.overall_avg_mshr_miss_latency::cpu06.data 62579.575373                       # average overall mshr miss latency
system.cpu06.dcache.overall_avg_mshr_miss_latency::total 62579.575373                       # average overall mshr miss latency
system.cpu06.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu06.icache.tags.replacements              50                       # number of replacements
system.cpu06.icache.tags.tagsinuse         308.714258                       # Cycle average of tags in use
system.cpu06.icache.tags.total_refs           2150491                       # Total number of references to valid blocks.
system.cpu06.icache.tags.sampled_refs             399                       # Sample count of references to valid blocks.
system.cpu06.icache.tags.avg_refs         5389.701754                       # Average number of references to valid blocks.
system.cpu06.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu06.icache.tags.occ_blocks::cpu06.inst   308.714258                       # Average occupied blocks per requestor
system.cpu06.icache.tags.occ_percent::cpu06.inst     0.602958                       # Average percentage of cache occupancy
system.cpu06.icache.tags.occ_percent::total     0.602958                       # Average percentage of cache occupancy
system.cpu06.icache.tags.occ_task_id_blocks::1024          349                       # Occupied blocks per task id
system.cpu06.icache.tags.age_task_id_blocks_1024::2            5                       # Occupied blocks per task id
system.cpu06.icache.tags.age_task_id_blocks_1024::3           60                       # Occupied blocks per task id
system.cpu06.icache.tags.age_task_id_blocks_1024::4          284                       # Occupied blocks per task id
system.cpu06.icache.tags.occ_task_id_percent::1024     0.681641                       # Percentage of cache occupancy per task id
system.cpu06.icache.tags.tag_accesses         4302273                       # Number of tag accesses
system.cpu06.icache.tags.data_accesses        4302273                       # Number of data accesses
system.cpu06.icache.ReadReq_hits::cpu06.inst      2150491                       # number of ReadReq hits
system.cpu06.icache.ReadReq_hits::total       2150491                       # number of ReadReq hits
system.cpu06.icache.demand_hits::cpu06.inst      2150491                       # number of demand (read+write) hits
system.cpu06.icache.demand_hits::total        2150491                       # number of demand (read+write) hits
system.cpu06.icache.overall_hits::cpu06.inst      2150491                       # number of overall hits
system.cpu06.icache.overall_hits::total       2150491                       # number of overall hits
system.cpu06.icache.ReadReq_misses::cpu06.inst          446                       # number of ReadReq misses
system.cpu06.icache.ReadReq_misses::total          446                       # number of ReadReq misses
system.cpu06.icache.demand_misses::cpu06.inst          446                       # number of demand (read+write) misses
system.cpu06.icache.demand_misses::total          446                       # number of demand (read+write) misses
system.cpu06.icache.overall_misses::cpu06.inst          446                       # number of overall misses
system.cpu06.icache.overall_misses::total          446                       # number of overall misses
system.cpu06.icache.ReadReq_miss_latency::cpu06.inst     16283025                       # number of ReadReq miss cycles
system.cpu06.icache.ReadReq_miss_latency::total     16283025                       # number of ReadReq miss cycles
system.cpu06.icache.demand_miss_latency::cpu06.inst     16283025                       # number of demand (read+write) miss cycles
system.cpu06.icache.demand_miss_latency::total     16283025                       # number of demand (read+write) miss cycles
system.cpu06.icache.overall_miss_latency::cpu06.inst     16283025                       # number of overall miss cycles
system.cpu06.icache.overall_miss_latency::total     16283025                       # number of overall miss cycles
system.cpu06.icache.ReadReq_accesses::cpu06.inst      2150937                       # number of ReadReq accesses(hits+misses)
system.cpu06.icache.ReadReq_accesses::total      2150937                       # number of ReadReq accesses(hits+misses)
system.cpu06.icache.demand_accesses::cpu06.inst      2150937                       # number of demand (read+write) accesses
system.cpu06.icache.demand_accesses::total      2150937                       # number of demand (read+write) accesses
system.cpu06.icache.overall_accesses::cpu06.inst      2150937                       # number of overall (read+write) accesses
system.cpu06.icache.overall_accesses::total      2150937                       # number of overall (read+write) accesses
system.cpu06.icache.ReadReq_miss_rate::cpu06.inst     0.000207                       # miss rate for ReadReq accesses
system.cpu06.icache.ReadReq_miss_rate::total     0.000207                       # miss rate for ReadReq accesses
system.cpu06.icache.demand_miss_rate::cpu06.inst     0.000207                       # miss rate for demand accesses
system.cpu06.icache.demand_miss_rate::total     0.000207                       # miss rate for demand accesses
system.cpu06.icache.overall_miss_rate::cpu06.inst     0.000207                       # miss rate for overall accesses
system.cpu06.icache.overall_miss_rate::total     0.000207                       # miss rate for overall accesses
system.cpu06.icache.ReadReq_avg_miss_latency::cpu06.inst 36509.024664                       # average ReadReq miss latency
system.cpu06.icache.ReadReq_avg_miss_latency::total 36509.024664                       # average ReadReq miss latency
system.cpu06.icache.demand_avg_miss_latency::cpu06.inst 36509.024664                       # average overall miss latency
system.cpu06.icache.demand_avg_miss_latency::total 36509.024664                       # average overall miss latency
system.cpu06.icache.overall_avg_miss_latency::cpu06.inst 36509.024664                       # average overall miss latency
system.cpu06.icache.overall_avg_miss_latency::total 36509.024664                       # average overall miss latency
system.cpu06.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu06.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu06.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu06.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu06.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu06.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu06.icache.fast_writes                     0                       # number of fast writes performed
system.cpu06.icache.cache_copies                    0                       # number of cache copies performed
system.cpu06.icache.writebacks::writebacks           50                       # number of writebacks
system.cpu06.icache.writebacks::total              50                       # number of writebacks
system.cpu06.icache.ReadReq_mshr_hits::cpu06.inst           47                       # number of ReadReq MSHR hits
system.cpu06.icache.ReadReq_mshr_hits::total           47                       # number of ReadReq MSHR hits
system.cpu06.icache.demand_mshr_hits::cpu06.inst           47                       # number of demand (read+write) MSHR hits
system.cpu06.icache.demand_mshr_hits::total           47                       # number of demand (read+write) MSHR hits
system.cpu06.icache.overall_mshr_hits::cpu06.inst           47                       # number of overall MSHR hits
system.cpu06.icache.overall_mshr_hits::total           47                       # number of overall MSHR hits
system.cpu06.icache.ReadReq_mshr_misses::cpu06.inst          399                       # number of ReadReq MSHR misses
system.cpu06.icache.ReadReq_mshr_misses::total          399                       # number of ReadReq MSHR misses
system.cpu06.icache.demand_mshr_misses::cpu06.inst          399                       # number of demand (read+write) MSHR misses
system.cpu06.icache.demand_mshr_misses::total          399                       # number of demand (read+write) MSHR misses
system.cpu06.icache.overall_mshr_misses::cpu06.inst          399                       # number of overall MSHR misses
system.cpu06.icache.overall_mshr_misses::total          399                       # number of overall MSHR misses
system.cpu06.icache.ReadReq_mshr_miss_latency::cpu06.inst     12803508                       # number of ReadReq MSHR miss cycles
system.cpu06.icache.ReadReq_mshr_miss_latency::total     12803508                       # number of ReadReq MSHR miss cycles
system.cpu06.icache.demand_mshr_miss_latency::cpu06.inst     12803508                       # number of demand (read+write) MSHR miss cycles
system.cpu06.icache.demand_mshr_miss_latency::total     12803508                       # number of demand (read+write) MSHR miss cycles
system.cpu06.icache.overall_mshr_miss_latency::cpu06.inst     12803508                       # number of overall MSHR miss cycles
system.cpu06.icache.overall_mshr_miss_latency::total     12803508                       # number of overall MSHR miss cycles
system.cpu06.icache.ReadReq_mshr_miss_rate::cpu06.inst     0.000186                       # mshr miss rate for ReadReq accesses
system.cpu06.icache.ReadReq_mshr_miss_rate::total     0.000186                       # mshr miss rate for ReadReq accesses
system.cpu06.icache.demand_mshr_miss_rate::cpu06.inst     0.000186                       # mshr miss rate for demand accesses
system.cpu06.icache.demand_mshr_miss_rate::total     0.000186                       # mshr miss rate for demand accesses
system.cpu06.icache.overall_mshr_miss_rate::cpu06.inst     0.000186                       # mshr miss rate for overall accesses
system.cpu06.icache.overall_mshr_miss_rate::total     0.000186                       # mshr miss rate for overall accesses
system.cpu06.icache.ReadReq_avg_mshr_miss_latency::cpu06.inst 32088.992481                       # average ReadReq mshr miss latency
system.cpu06.icache.ReadReq_avg_mshr_miss_latency::total 32088.992481                       # average ReadReq mshr miss latency
system.cpu06.icache.demand_avg_mshr_miss_latency::cpu06.inst 32088.992481                       # average overall mshr miss latency
system.cpu06.icache.demand_avg_mshr_miss_latency::total 32088.992481                       # average overall mshr miss latency
system.cpu06.icache.overall_avg_mshr_miss_latency::cpu06.inst 32088.992481                       # average overall mshr miss latency
system.cpu06.icache.overall_avg_mshr_miss_latency::total 32088.992481                       # average overall mshr miss latency
system.cpu06.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu07.branchPred.lookups               2050148                       # Number of BP lookups
system.cpu07.branchPred.condPredicted         1964578                       # Number of conditional branches predicted
system.cpu07.branchPred.condIncorrect           13907                       # Number of conditional branches incorrect
system.cpu07.branchPred.BTBLookups            1208063                       # Number of BTB lookups
system.cpu07.branchPred.BTBHits               1008167                       # Number of BTB hits
system.cpu07.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu07.branchPred.BTBHitPct           83.453181                       # BTB Hit Percentage
system.cpu07.branchPred.usedRAS                 41791                       # Number of times the RAS was used to get a target.
system.cpu07.branchPred.RASInCorrect                5                       # Number of incorrect RAS predictions.
system.cpu07.branchPred.indirectLookups            69                       # Number of indirect predictor lookups.
system.cpu07.branchPred.indirectHits                0                       # Number of indirect target hits.
system.cpu07.branchPred.indirectMisses             69                       # Number of indirect misses.
system.cpu07.branchPredindirectMispredicted           14                       # Number of mispredicted indirect branches.
system.cpu07.dtb.fetch_hits                         0                       # ITB hits
system.cpu07.dtb.fetch_misses                       0                       # ITB misses
system.cpu07.dtb.fetch_acv                          0                       # ITB acv
system.cpu07.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu07.dtb.read_hits                    6103529                       # DTB read hits
system.cpu07.dtb.read_misses                     2972                       # DTB read misses
system.cpu07.dtb.read_acv                           0                       # DTB read access violations
system.cpu07.dtb.read_accesses                6106501                       # DTB read accesses
system.cpu07.dtb.write_hits                   2831578                       # DTB write hits
system.cpu07.dtb.write_misses                      16                       # DTB write misses
system.cpu07.dtb.write_acv                          0                       # DTB write access violations
system.cpu07.dtb.write_accesses               2831594                       # DTB write accesses
system.cpu07.dtb.data_hits                    8935107                       # DTB hits
system.cpu07.dtb.data_misses                     2988                       # DTB misses
system.cpu07.dtb.data_acv                           0                       # DTB access violations
system.cpu07.dtb.data_accesses                8938095                       # DTB accesses
system.cpu07.itb.fetch_hits                   2238488                       # ITB hits
system.cpu07.itb.fetch_misses                      72                       # ITB misses
system.cpu07.itb.fetch_acv                          0                       # ITB acv
system.cpu07.itb.fetch_accesses               2238560                       # ITB accesses
system.cpu07.itb.read_hits                          0                       # DTB read hits
system.cpu07.itb.read_misses                        0                       # DTB read misses
system.cpu07.itb.read_acv                           0                       # DTB read access violations
system.cpu07.itb.read_accesses                      0                       # DTB read accesses
system.cpu07.itb.write_hits                         0                       # DTB write hits
system.cpu07.itb.write_misses                       0                       # DTB write misses
system.cpu07.itb.write_acv                          0                       # DTB write access violations
system.cpu07.itb.write_accesses                     0                       # DTB write accesses
system.cpu07.itb.data_hits                          0                       # DTB hits
system.cpu07.itb.data_misses                        0                       # DTB misses
system.cpu07.itb.data_acv                           0                       # DTB access violations
system.cpu07.itb.data_accesses                      0                       # DTB accesses
system.cpu07.numCycles                        6713088                       # number of cpu cycles simulated
system.cpu07.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu07.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu07.fetch.icacheStallCycles            17158                       # Number of cycles fetch is stalled on an Icache miss
system.cpu07.fetch.Insts                     24650412                       # Number of instructions fetch has processed
system.cpu07.fetch.Branches                   2050148                       # Number of branches that fetch encountered
system.cpu07.fetch.predictedBranches          1049958                       # Number of branches that fetch has predicted taken
system.cpu07.fetch.Cycles                     6584474                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu07.fetch.SquashCycles                 28595                       # Number of cycles fetch has spent squashing
system.cpu07.fetch.MiscStallCycles                 35                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu07.fetch.NoActiveThreadStallCycles        90279                       # Number of stall cycles due to no active thread to fetch from
system.cpu07.fetch.PendingTrapStallCycles         1728                       # Number of stall cycles due to pending traps
system.cpu07.fetch.CacheLines                 2238488                       # Number of cache lines fetched
system.cpu07.fetch.IcacheSquashes                 231                       # Number of outstanding Icache misses that were squashed
system.cpu07.fetch.rateDist::samples          6707971                       # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::mean            3.674794                       # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::stdev           3.479489                       # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::0                2544704     37.94%     37.94% # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::1                 214868      3.20%     41.14% # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::2                 431270      6.43%     47.57% # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::3                 290675      4.33%     51.90% # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::4                 581360      8.67%     60.57% # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::5                  44807      0.67%     61.24% # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::6                  81553      1.22%     62.45% # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::7                 487686      7.27%     69.72% # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::8                2031048     30.28%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::total            6707971                       # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.branchRate                0.305396                       # Number of branch fetches per cycle
system.cpu07.fetch.rate                      3.671993                       # Number of inst fetches per cycle
system.cpu07.decode.IdleCycles                 181643                       # Number of cycles decode is idle
system.cpu07.decode.BlockedCycles             2730380                       # Number of cycles decode is blocked
system.cpu07.decode.RunCycles                 3362974                       # Number of cycles decode is running
system.cpu07.decode.UnblockCycles              328622                       # Number of cycles decode is unblocking
system.cpu07.decode.SquashCycles                14073                       # Number of cycles decode is squashing
system.cpu07.decode.BranchResolved              43175                       # Number of times decode resolved a branch
system.cpu07.decode.BranchMispred                 234                       # Number of times decode detected a branch misprediction
system.cpu07.decode.DecodedInsts             24459984                       # Number of instructions handled by decode
system.cpu07.decode.SquashedInsts                 952                       # Number of squashed instructions handled by decode
system.cpu07.rename.SquashCycles                14073                       # Number of cycles rename is squashing
system.cpu07.rename.IdleCycles                 338914                       # Number of cycles rename is idle
system.cpu07.rename.BlockCycles                590476                       # Number of cycles rename is blocking
system.cpu07.rename.serializeStallCycles        12952                       # count of cycles rename stalled for serializing inst
system.cpu07.rename.RunCycles                 3529598                       # Number of cycles rename is running
system.cpu07.rename.UnblockCycles             2131679                       # Number of cycles rename is unblocking
system.cpu07.rename.RenamedInsts             24365182                       # Number of instructions processed by rename
system.cpu07.rename.ROBFullEvents                5684                       # Number of times rename has blocked due to ROB full
system.cpu07.rename.IQFullEvents               367960                       # Number of times rename has blocked due to IQ full
system.cpu07.rename.LQFullEvents              1868429                       # Number of times rename has blocked due to LQ full
system.cpu07.rename.SQFullEvents                 2223                       # Number of times rename has blocked due to SQ full
system.cpu07.rename.RenamedOperands          17866209                       # Number of destination operands rename has renamed
system.cpu07.rename.RenameLookups            35603395                       # Number of register rename lookups that rename has made
system.cpu07.rename.int_rename_lookups       20997592                       # Number of integer rename lookups
system.cpu07.rename.fp_rename_lookups        14605797                       # Number of floating rename lookups
system.cpu07.rename.CommittedMaps            17484441                       # Number of HB maps that are committed
system.cpu07.rename.UndoneMaps                 381768                       # Number of HB maps that are undone due to squashing
system.cpu07.rename.serializingInsts              349                       # count of serializing insts renamed
system.cpu07.rename.tempSerializingInsts          332                       # count of temporary serializing insts renamed
system.cpu07.rename.skidInsts                 1834602                       # count of insts added to the skid buffer
system.cpu07.memDep0.insertedLoads            6047815                       # Number of loads inserted to the mem dependence unit.
system.cpu07.memDep0.insertedStores           2834458                       # Number of stores inserted to the mem dependence unit.
system.cpu07.memDep0.conflictingLoads           52814                       # Number of conflicting loads.
system.cpu07.memDep0.conflictingStores          38802                       # Number of conflicting stores.
system.cpu07.iq.iqInstsAdded                 23931655                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu07.iq.iqNonSpecInstsAdded               354                       # Number of non-speculative instructions added to the IQ
system.cpu07.iq.iqInstsIssued                23953275                       # Number of instructions issued
system.cpu07.iq.iqSquashedInstsIssued           13612                       # Number of squashed instructions issued
system.cpu07.iq.iqSquashedInstsExamined        291219                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu07.iq.iqSquashedOperandsExamined       164264                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu07.iq.iqSquashedNonSpecRemoved           38                       # Number of squashed non-spec instructions that were removed
system.cpu07.iq.issued_per_cycle::samples      6707971                       # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::mean       3.570867                       # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::stdev      3.057180                       # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::0           2199602     32.79%     32.79% # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::1            215209      3.21%     36.00% # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::2            357685      5.33%     41.33% # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::3            470779      7.02%     48.35% # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::4            541919      8.08%     56.43% # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::5            746983     11.14%     67.56% # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::6            614361      9.16%     76.72% # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::7            469862      7.00%     83.73% # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::8           1091571     16.27%    100.00% # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::total       6707971                       # Number of insts issued each cycle
system.cpu07.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu07.iq.fu_full::IntAlu                 20362      1.72%      1.72% # attempts to use FU when none available
system.cpu07.iq.fu_full::IntMult                    0      0.00%      1.72% # attempts to use FU when none available
system.cpu07.iq.fu_full::IntDiv                     0      0.00%      1.72% # attempts to use FU when none available
system.cpu07.iq.fu_full::FloatAdd               29311      2.47%      4.19% # attempts to use FU when none available
system.cpu07.iq.fu_full::FloatCmp                   0      0.00%      4.19% # attempts to use FU when none available
system.cpu07.iq.fu_full::FloatCvt                   0      0.00%      4.19% # attempts to use FU when none available
system.cpu07.iq.fu_full::FloatMult             580524     48.93%     53.12% # attempts to use FU when none available
system.cpu07.iq.fu_full::FloatDiv                8005      0.67%     53.79% # attempts to use FU when none available
system.cpu07.iq.fu_full::FloatSqrt                  0      0.00%     53.79% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdAdd                    0      0.00%     53.79% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdAddAcc                 0      0.00%     53.79% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdAlu                    0      0.00%     53.79% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdCmp                    0      0.00%     53.79% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdCvt                    0      0.00%     53.79% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdMisc                   0      0.00%     53.79% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdMult                   0      0.00%     53.79% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdMultAcc                0      0.00%     53.79% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdShift                  0      0.00%     53.79% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdShiftAcc               0      0.00%     53.79% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdSqrt                   0      0.00%     53.79% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdFloatAdd               0      0.00%     53.79% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdFloatAlu               0      0.00%     53.79% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdFloatCmp               0      0.00%     53.79% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdFloatCvt               0      0.00%     53.79% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdFloatDiv               0      0.00%     53.79% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdFloatMisc              0      0.00%     53.79% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdFloatMult              0      0.00%     53.79% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdFloatMultAcc            0      0.00%     53.79% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdFloatSqrt              0      0.00%     53.79% # attempts to use FU when none available
system.cpu07.iq.fu_full::MemRead               545686     45.99%     99.79% # attempts to use FU when none available
system.cpu07.iq.fu_full::MemWrite                2520      0.21%    100.00% # attempts to use FU when none available
system.cpu07.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu07.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu07.iq.FU_type_0::No_OpClass               4      0.00%      0.00% # Type of FU issued
system.cpu07.iq.FU_type_0::IntAlu             8464753     35.34%     35.34% # Type of FU issued
system.cpu07.iq.FU_type_0::IntMult              25878      0.11%     35.45% # Type of FU issued
system.cpu07.iq.FU_type_0::IntDiv                   0      0.00%     35.45% # Type of FU issued
system.cpu07.iq.FU_type_0::FloatAdd           3694990     15.43%     50.87% # Type of FU issued
system.cpu07.iq.FU_type_0::FloatCmp                 0      0.00%     50.87% # Type of FU issued
system.cpu07.iq.FU_type_0::FloatCvt                 0      0.00%     50.87% # Type of FU issued
system.cpu07.iq.FU_type_0::FloatMult          2793718     11.66%     62.54% # Type of FU issued
system.cpu07.iq.FU_type_0::FloatDiv              9511      0.04%     62.58% # Type of FU issued
system.cpu07.iq.FU_type_0::FloatSqrt                0      0.00%     62.58% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdAdd                  0      0.00%     62.58% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdAddAcc               0      0.00%     62.58% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdAlu                  0      0.00%     62.58% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdCmp                  0      0.00%     62.58% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdCvt                  0      0.00%     62.58% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdMisc                 0      0.00%     62.58% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdMult                 0      0.00%     62.58% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdMultAcc              0      0.00%     62.58% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdShift                0      0.00%     62.58% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdShiftAcc             0      0.00%     62.58% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdSqrt                 0      0.00%     62.58% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdFloatAdd             0      0.00%     62.58% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdFloatAlu             0      0.00%     62.58% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdFloatCmp             0      0.00%     62.58% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdFloatCvt             0      0.00%     62.58% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdFloatDiv             0      0.00%     62.58% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdFloatMisc            0      0.00%     62.58% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdFloatMult            0      0.00%     62.58% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     62.58% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdFloatSqrt            0      0.00%     62.58% # Type of FU issued
system.cpu07.iq.FU_type_0::MemRead            6132669     25.60%     88.18% # Type of FU issued
system.cpu07.iq.FU_type_0::MemWrite           2831752     11.82%    100.00% # Type of FU issued
system.cpu07.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu07.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu07.iq.FU_type_0::total             23953275                       # Type of FU issued
system.cpu07.iq.rate                         3.568146                       # Inst issue rate
system.cpu07.iq.fu_busy_cnt                   1186408                       # FU busy when requested
system.cpu07.iq.fu_busy_rate                 0.049530                       # FU busy rate (busy events/executed inst)
system.cpu07.iq.int_inst_queue_reads         24191804                       # Number of integer instruction queue reads
system.cpu07.iq.int_inst_queue_writes         8940747                       # Number of integer instruction queue writes
system.cpu07.iq.int_inst_queue_wakeup_accesses      8682797                       # Number of integer instruction queue wakeup accesses
system.cpu07.iq.fp_inst_queue_reads          31622737                       # Number of floating instruction queue reads
system.cpu07.iq.fp_inst_queue_writes         15282795                       # Number of floating instruction queue writes
system.cpu07.iq.fp_inst_queue_wakeup_accesses     15094469                       # Number of floating instruction queue wakeup accesses
system.cpu07.iq.int_alu_accesses              8754124                       # Number of integer alu accesses
system.cpu07.iq.fp_alu_accesses              16385555                       # Number of floating point alu accesses
system.cpu07.iew.lsq.thread0.forwLoads          28824                       # Number of loads that had data forwarded from stores
system.cpu07.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu07.iew.lsq.thread0.squashedLoads        71961                       # Number of loads squashed
system.cpu07.iew.lsq.thread0.ignoredResponses            3                       # Number of memory responses ignored because the instruction is squashed
system.cpu07.iew.lsq.thread0.memOrderViolation          317                       # Number of memory ordering violations
system.cpu07.iew.lsq.thread0.squashedStores         3985                       # Number of stores squashed
system.cpu07.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu07.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu07.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu07.iew.lsq.thread0.cacheBlocked       107698                       # Number of times an access to memory failed due to the cache being blocked
system.cpu07.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu07.iew.iewSquashCycles                14073                       # Number of cycles IEW is squashing
system.cpu07.iew.iewBlockCycles                250739                       # Number of cycles IEW is blocking
system.cpu07.iew.iewUnblockCycles              262122                       # Number of cycles IEW is unblocking
system.cpu07.iew.iewDispatchedInsts          24178168                       # Number of instructions dispatched to IQ
system.cpu07.iew.iewDispSquashedInsts             642                       # Number of squashed instructions skipped by dispatch
system.cpu07.iew.iewDispLoadInsts             6047815                       # Number of dispatched load instructions
system.cpu07.iew.iewDispStoreInsts            2834458                       # Number of dispatched store instructions
system.cpu07.iew.iewDispNonSpecInsts              330                       # Number of dispatched non-speculative instructions
system.cpu07.iew.iewIQFullEvents                 5549                       # Number of times the IQ has become full, causing a stall
system.cpu07.iew.iewLSQFullEvents              253472                       # Number of times the LSQ has become full, causing a stall
system.cpu07.iew.memOrderViolationEvents          317                       # Number of memory order violations
system.cpu07.iew.predictedTakenIncorrect        13171                       # Number of branches that were predicted taken incorrectly
system.cpu07.iew.predictedNotTakenIncorrect          591                       # Number of branches that were predicted not taken incorrectly
system.cpu07.iew.branchMispredicts              13762                       # Number of branch mispredicts detected at execute
system.cpu07.iew.iewExecutedInsts            23899156                       # Number of executed instructions
system.cpu07.iew.iewExecLoadInsts             6106501                       # Number of load instructions executed
system.cpu07.iew.iewExecSquashedInsts           54119                       # Number of squashed instructions skipped in execute
system.cpu07.iew.exec_swp                           0                       # number of swp insts executed
system.cpu07.iew.exec_nop                      246159                       # number of nop insts executed
system.cpu07.iew.exec_refs                    8938095                       # number of memory reference insts executed
system.cpu07.iew.exec_branches                2011975                       # Number of branches executed
system.cpu07.iew.exec_stores                  2831594                       # Number of stores executed
system.cpu07.iew.exec_rate                   3.560084                       # Inst execution rate
system.cpu07.iew.wb_sent                     23785084                       # cumulative count of insts sent to commit
system.cpu07.iew.wb_count                    23777266                       # cumulative count of insts written-back
system.cpu07.iew.wb_producers                15678833                       # num instructions producing a value
system.cpu07.iew.wb_consumers                19683480                       # num instructions consuming a value
system.cpu07.iew.wb_rate                     3.541927                       # insts written-back per cycle
system.cpu07.iew.wb_fanout                   0.796548                       # average fanout of values written-back
system.cpu07.commit.commitSquashedInsts        303284                       # The number of squashed insts skipped by commit
system.cpu07.commit.commitNonSpecStalls           316                       # The number of times commit has been forced to stall to communicate backwards
system.cpu07.commit.branchMispredicts           13683                       # The number of times a branch was mispredicted
system.cpu07.commit.committed_per_cycle::samples      6571245                       # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::mean     3.633026                       # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::stdev     3.541746                       # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::0      2800690     42.62%     42.62% # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::1       133076      2.03%     44.65% # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::2       181973      2.77%     47.41% # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::3       291102      4.43%     51.84% # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::4       153866      2.34%     54.19% # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::5       483042      7.35%     61.54% # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::6       297989      4.53%     66.07% # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::7       151489      2.31%     68.38% # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::8      2078018     31.62%    100.00% # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::total      6571245                       # Number of insts commited each cycle
system.cpu07.commit.committedInsts           23873503                       # Number of instructions committed
system.cpu07.commit.committedOps             23873503                       # Number of ops (including micro ops) committed
system.cpu07.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu07.commit.refs                      8806327                       # Number of memory references committed
system.cpu07.commit.loads                     5975854                       # Number of loads committed
system.cpu07.commit.membars                        17                       # Number of memory barriers committed
system.cpu07.commit.branches                  1971807                       # Number of branches committed
system.cpu07.commit.fp_insts                 15087237                       # Number of committed floating point instructions.
system.cpu07.commit.int_insts                17842802                       # Number of committed integer instructions.
system.cpu07.commit.function_calls              40124                       # Number of function calls committed.
system.cpu07.commit.op_class_0::No_OpClass       232717      0.97%      0.97% # Class of committed instruction
system.cpu07.commit.op_class_0::IntAlu        8317001     34.84%     35.81% # Class of committed instruction
system.cpu07.commit.op_class_0::IntMult         24928      0.10%     35.92% # Class of committed instruction
system.cpu07.commit.op_class_0::IntDiv              0      0.00%     35.92% # Class of committed instruction
system.cpu07.commit.op_class_0::FloatAdd      3689825     15.46%     51.37% # Class of committed instruction
system.cpu07.commit.op_class_0::FloatCmp            0      0.00%     51.37% # Class of committed instruction
system.cpu07.commit.op_class_0::FloatCvt            0      0.00%     51.37% # Class of committed instruction
system.cpu07.commit.op_class_0::FloatMult      2793472     11.70%     63.07% # Class of committed instruction
system.cpu07.commit.op_class_0::FloatDiv         9216      0.04%     63.11% # Class of committed instruction
system.cpu07.commit.op_class_0::FloatSqrt            0      0.00%     63.11% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdAdd             0      0.00%     63.11% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdAddAcc            0      0.00%     63.11% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdAlu             0      0.00%     63.11% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdCmp             0      0.00%     63.11% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdCvt             0      0.00%     63.11% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdMisc            0      0.00%     63.11% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdMult            0      0.00%     63.11% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdMultAcc            0      0.00%     63.11% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdShift            0      0.00%     63.11% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdShiftAcc            0      0.00%     63.11% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdSqrt            0      0.00%     63.11% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdFloatAdd            0      0.00%     63.11% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdFloatAlu            0      0.00%     63.11% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdFloatCmp            0      0.00%     63.11% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdFloatCvt            0      0.00%     63.11% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdFloatDiv            0      0.00%     63.11% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdFloatMisc            0      0.00%     63.11% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdFloatMult            0      0.00%     63.11% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdFloatMultAcc            0      0.00%     63.11% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdFloatSqrt            0      0.00%     63.11% # Class of committed instruction
system.cpu07.commit.op_class_0::MemRead       5975871     25.03%     88.14% # Class of committed instruction
system.cpu07.commit.op_class_0::MemWrite      2830473     11.86%    100.00% # Class of committed instruction
system.cpu07.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu07.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu07.commit.op_class_0::total        23873503                       # Class of committed instruction
system.cpu07.commit.bw_lim_events             2078018                       # number cycles where commit BW limit reached
system.cpu07.rob.rob_reads                   28668051                       # The number of ROB reads
system.cpu07.rob.rob_writes                  48399883                       # The number of ROB writes
system.cpu07.timesIdled                           197                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu07.idleCycles                          5117                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu07.quiesceCycles                   39280350                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu07.committedInsts                  23640790                       # Number of Instructions Simulated
system.cpu07.committedOps                    23640790                       # Number of Ops (including micro ops) Simulated
system.cpu07.cpi                             0.283962                       # CPI: Cycles Per Instruction
system.cpu07.cpi_total                       0.283962                       # CPI: Total CPI of All Threads
system.cpu07.ipc                             3.521597                       # IPC: Instructions Per Cycle
system.cpu07.ipc_total                       3.521597                       # IPC: Total IPC of All Threads
system.cpu07.int_regfile_reads               20847651                       # number of integer regfile reads
system.cpu07.int_regfile_writes               5983000                       # number of integer regfile writes
system.cpu07.fp_regfile_reads                14399548                       # number of floating regfile reads
system.cpu07.fp_regfile_writes               11599528                       # number of floating regfile writes
system.cpu07.misc_regfile_reads                   167                       # number of misc regfile reads
system.cpu07.misc_regfile_writes                   48                       # number of misc regfile writes
system.cpu07.dcache.tags.replacements          121835                       # number of replacements
system.cpu07.dcache.tags.tagsinuse          51.845990                       # Cycle average of tags in use
system.cpu07.dcache.tags.total_refs           8265300                       # Total number of references to valid blocks.
system.cpu07.dcache.tags.sampled_refs          121896                       # Sample count of references to valid blocks.
system.cpu07.dcache.tags.avg_refs           67.806163                       # Average number of references to valid blocks.
system.cpu07.dcache.tags.warmup_cycle       693925056                       # Cycle when the warmup percentage was hit.
system.cpu07.dcache.tags.occ_blocks::cpu07.data    51.845990                       # Average occupied blocks per requestor
system.cpu07.dcache.tags.occ_percent::cpu07.data     0.810094                       # Average percentage of cache occupancy
system.cpu07.dcache.tags.occ_percent::total     0.810094                       # Average percentage of cache occupancy
system.cpu07.dcache.tags.occ_task_id_blocks::1024           61                       # Occupied blocks per task id
system.cpu07.dcache.tags.age_task_id_blocks_1024::2           61                       # Occupied blocks per task id
system.cpu07.dcache.tags.occ_task_id_percent::1024     0.953125                       # Percentage of cache occupancy per task id
system.cpu07.dcache.tags.tag_accesses        17729375                       # Number of tag accesses
system.cpu07.dcache.tags.data_accesses       17729375                       # Number of data accesses
system.cpu07.dcache.ReadReq_hits::cpu07.data      5438811                       # number of ReadReq hits
system.cpu07.dcache.ReadReq_hits::total       5438811                       # number of ReadReq hits
system.cpu07.dcache.WriteReq_hits::cpu07.data      2826390                       # number of WriteReq hits
system.cpu07.dcache.WriteReq_hits::total      2826390                       # number of WriteReq hits
system.cpu07.dcache.LoadLockedReq_hits::cpu07.data           24                       # number of LoadLockedReq hits
system.cpu07.dcache.LoadLockedReq_hits::total           24                       # number of LoadLockedReq hits
system.cpu07.dcache.StoreCondReq_hits::cpu07.data           18                       # number of StoreCondReq hits
system.cpu07.dcache.StoreCondReq_hits::total           18                       # number of StoreCondReq hits
system.cpu07.dcache.demand_hits::cpu07.data      8265201                       # number of demand (read+write) hits
system.cpu07.dcache.demand_hits::total        8265201                       # number of demand (read+write) hits
system.cpu07.dcache.overall_hits::cpu07.data      8265201                       # number of overall hits
system.cpu07.dcache.overall_hits::total       8265201                       # number of overall hits
system.cpu07.dcache.ReadReq_misses::cpu07.data       534374                       # number of ReadReq misses
system.cpu07.dcache.ReadReq_misses::total       534374                       # number of ReadReq misses
system.cpu07.dcache.WriteReq_misses::cpu07.data         4060                       # number of WriteReq misses
system.cpu07.dcache.WriteReq_misses::total         4060                       # number of WriteReq misses
system.cpu07.dcache.LoadLockedReq_misses::cpu07.data            3                       # number of LoadLockedReq misses
system.cpu07.dcache.LoadLockedReq_misses::total            3                       # number of LoadLockedReq misses
system.cpu07.dcache.StoreCondReq_misses::cpu07.data            5                       # number of StoreCondReq misses
system.cpu07.dcache.StoreCondReq_misses::total            5                       # number of StoreCondReq misses
system.cpu07.dcache.demand_misses::cpu07.data       538434                       # number of demand (read+write) misses
system.cpu07.dcache.demand_misses::total       538434                       # number of demand (read+write) misses
system.cpu07.dcache.overall_misses::cpu07.data       538434                       # number of overall misses
system.cpu07.dcache.overall_misses::total       538434                       # number of overall misses
system.cpu07.dcache.ReadReq_miss_latency::cpu07.data  46966086252                       # number of ReadReq miss cycles
system.cpu07.dcache.ReadReq_miss_latency::total  46966086252                       # number of ReadReq miss cycles
system.cpu07.dcache.WriteReq_miss_latency::cpu07.data    232589578                       # number of WriteReq miss cycles
system.cpu07.dcache.WriteReq_miss_latency::total    232589578                       # number of WriteReq miss cycles
system.cpu07.dcache.LoadLockedReq_miss_latency::cpu07.data        16254                       # number of LoadLockedReq miss cycles
system.cpu07.dcache.LoadLockedReq_miss_latency::total        16254                       # number of LoadLockedReq miss cycles
system.cpu07.dcache.StoreCondReq_miss_latency::cpu07.data        30186                       # number of StoreCondReq miss cycles
system.cpu07.dcache.StoreCondReq_miss_latency::total        30186                       # number of StoreCondReq miss cycles
system.cpu07.dcache.demand_miss_latency::cpu07.data  47198675830                       # number of demand (read+write) miss cycles
system.cpu07.dcache.demand_miss_latency::total  47198675830                       # number of demand (read+write) miss cycles
system.cpu07.dcache.overall_miss_latency::cpu07.data  47198675830                       # number of overall miss cycles
system.cpu07.dcache.overall_miss_latency::total  47198675830                       # number of overall miss cycles
system.cpu07.dcache.ReadReq_accesses::cpu07.data      5973185                       # number of ReadReq accesses(hits+misses)
system.cpu07.dcache.ReadReq_accesses::total      5973185                       # number of ReadReq accesses(hits+misses)
system.cpu07.dcache.WriteReq_accesses::cpu07.data      2830450                       # number of WriteReq accesses(hits+misses)
system.cpu07.dcache.WriteReq_accesses::total      2830450                       # number of WriteReq accesses(hits+misses)
system.cpu07.dcache.LoadLockedReq_accesses::cpu07.data           27                       # number of LoadLockedReq accesses(hits+misses)
system.cpu07.dcache.LoadLockedReq_accesses::total           27                       # number of LoadLockedReq accesses(hits+misses)
system.cpu07.dcache.StoreCondReq_accesses::cpu07.data           23                       # number of StoreCondReq accesses(hits+misses)
system.cpu07.dcache.StoreCondReq_accesses::total           23                       # number of StoreCondReq accesses(hits+misses)
system.cpu07.dcache.demand_accesses::cpu07.data      8803635                       # number of demand (read+write) accesses
system.cpu07.dcache.demand_accesses::total      8803635                       # number of demand (read+write) accesses
system.cpu07.dcache.overall_accesses::cpu07.data      8803635                       # number of overall (read+write) accesses
system.cpu07.dcache.overall_accesses::total      8803635                       # number of overall (read+write) accesses
system.cpu07.dcache.ReadReq_miss_rate::cpu07.data     0.089462                       # miss rate for ReadReq accesses
system.cpu07.dcache.ReadReq_miss_rate::total     0.089462                       # miss rate for ReadReq accesses
system.cpu07.dcache.WriteReq_miss_rate::cpu07.data     0.001434                       # miss rate for WriteReq accesses
system.cpu07.dcache.WriteReq_miss_rate::total     0.001434                       # miss rate for WriteReq accesses
system.cpu07.dcache.LoadLockedReq_miss_rate::cpu07.data     0.111111                       # miss rate for LoadLockedReq accesses
system.cpu07.dcache.LoadLockedReq_miss_rate::total     0.111111                       # miss rate for LoadLockedReq accesses
system.cpu07.dcache.StoreCondReq_miss_rate::cpu07.data     0.217391                       # miss rate for StoreCondReq accesses
system.cpu07.dcache.StoreCondReq_miss_rate::total     0.217391                       # miss rate for StoreCondReq accesses
system.cpu07.dcache.demand_miss_rate::cpu07.data     0.061160                       # miss rate for demand accesses
system.cpu07.dcache.demand_miss_rate::total     0.061160                       # miss rate for demand accesses
system.cpu07.dcache.overall_miss_rate::cpu07.data     0.061160                       # miss rate for overall accesses
system.cpu07.dcache.overall_miss_rate::total     0.061160                       # miss rate for overall accesses
system.cpu07.dcache.ReadReq_avg_miss_latency::cpu07.data 87889.916523                       # average ReadReq miss latency
system.cpu07.dcache.ReadReq_avg_miss_latency::total 87889.916523                       # average ReadReq miss latency
system.cpu07.dcache.WriteReq_avg_miss_latency::cpu07.data 57288.073399                       # average WriteReq miss latency
system.cpu07.dcache.WriteReq_avg_miss_latency::total 57288.073399                       # average WriteReq miss latency
system.cpu07.dcache.LoadLockedReq_avg_miss_latency::cpu07.data         5418                       # average LoadLockedReq miss latency
system.cpu07.dcache.LoadLockedReq_avg_miss_latency::total         5418                       # average LoadLockedReq miss latency
system.cpu07.dcache.StoreCondReq_avg_miss_latency::cpu07.data  6037.200000                       # average StoreCondReq miss latency
system.cpu07.dcache.StoreCondReq_avg_miss_latency::total  6037.200000                       # average StoreCondReq miss latency
system.cpu07.dcache.demand_avg_miss_latency::cpu07.data 87659.166825                       # average overall miss latency
system.cpu07.dcache.demand_avg_miss_latency::total 87659.166825                       # average overall miss latency
system.cpu07.dcache.overall_avg_miss_latency::cpu07.data 87659.166825                       # average overall miss latency
system.cpu07.dcache.overall_avg_miss_latency::total 87659.166825                       # average overall miss latency
system.cpu07.dcache.blocked_cycles::no_mshrs       244075                       # number of cycles access was blocked
system.cpu07.dcache.blocked_cycles::no_targets          116                       # number of cycles access was blocked
system.cpu07.dcache.blocked::no_mshrs            7694                       # number of cycles access was blocked
system.cpu07.dcache.blocked::no_targets             1                       # number of cycles access was blocked
system.cpu07.dcache.avg_blocked_cycles::no_mshrs    31.722771                       # average number of cycles each access was blocked
system.cpu07.dcache.avg_blocked_cycles::no_targets          116                       # average number of cycles each access was blocked
system.cpu07.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu07.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu07.dcache.writebacks::writebacks        56019                       # number of writebacks
system.cpu07.dcache.writebacks::total           56019                       # number of writebacks
system.cpu07.dcache.ReadReq_mshr_hits::cpu07.data       413260                       # number of ReadReq MSHR hits
system.cpu07.dcache.ReadReq_mshr_hits::total       413260                       # number of ReadReq MSHR hits
system.cpu07.dcache.WriteReq_mshr_hits::cpu07.data         3100                       # number of WriteReq MSHR hits
system.cpu07.dcache.WriteReq_mshr_hits::total         3100                       # number of WriteReq MSHR hits
system.cpu07.dcache.LoadLockedReq_mshr_hits::cpu07.data            1                       # number of LoadLockedReq MSHR hits
system.cpu07.dcache.LoadLockedReq_mshr_hits::total            1                       # number of LoadLockedReq MSHR hits
system.cpu07.dcache.demand_mshr_hits::cpu07.data       416360                       # number of demand (read+write) MSHR hits
system.cpu07.dcache.demand_mshr_hits::total       416360                       # number of demand (read+write) MSHR hits
system.cpu07.dcache.overall_mshr_hits::cpu07.data       416360                       # number of overall MSHR hits
system.cpu07.dcache.overall_mshr_hits::total       416360                       # number of overall MSHR hits
system.cpu07.dcache.ReadReq_mshr_misses::cpu07.data       121114                       # number of ReadReq MSHR misses
system.cpu07.dcache.ReadReq_mshr_misses::total       121114                       # number of ReadReq MSHR misses
system.cpu07.dcache.WriteReq_mshr_misses::cpu07.data          960                       # number of WriteReq MSHR misses
system.cpu07.dcache.WriteReq_mshr_misses::total          960                       # number of WriteReq MSHR misses
system.cpu07.dcache.LoadLockedReq_mshr_misses::cpu07.data            2                       # number of LoadLockedReq MSHR misses
system.cpu07.dcache.LoadLockedReq_mshr_misses::total            2                       # number of LoadLockedReq MSHR misses
system.cpu07.dcache.StoreCondReq_mshr_misses::cpu07.data            5                       # number of StoreCondReq MSHR misses
system.cpu07.dcache.StoreCondReq_mshr_misses::total            5                       # number of StoreCondReq MSHR misses
system.cpu07.dcache.demand_mshr_misses::cpu07.data       122074                       # number of demand (read+write) MSHR misses
system.cpu07.dcache.demand_mshr_misses::total       122074                       # number of demand (read+write) MSHR misses
system.cpu07.dcache.overall_mshr_misses::cpu07.data       122074                       # number of overall MSHR misses
system.cpu07.dcache.overall_mshr_misses::total       122074                       # number of overall MSHR misses
system.cpu07.dcache.ReadReq_mshr_miss_latency::cpu07.data   7574828400                       # number of ReadReq MSHR miss cycles
system.cpu07.dcache.ReadReq_mshr_miss_latency::total   7574828400                       # number of ReadReq MSHR miss cycles
system.cpu07.dcache.WriteReq_mshr_miss_latency::cpu07.data     64519906                       # number of WriteReq MSHR miss cycles
system.cpu07.dcache.WriteReq_mshr_miss_latency::total     64519906                       # number of WriteReq MSHR miss cycles
system.cpu07.dcache.LoadLockedReq_mshr_miss_latency::cpu07.data        11610                       # number of LoadLockedReq MSHR miss cycles
system.cpu07.dcache.LoadLockedReq_mshr_miss_latency::total        11610                       # number of LoadLockedReq MSHR miss cycles
system.cpu07.dcache.StoreCondReq_mshr_miss_latency::cpu07.data        24381                       # number of StoreCondReq MSHR miss cycles
system.cpu07.dcache.StoreCondReq_mshr_miss_latency::total        24381                       # number of StoreCondReq MSHR miss cycles
system.cpu07.dcache.demand_mshr_miss_latency::cpu07.data   7639348306                       # number of demand (read+write) MSHR miss cycles
system.cpu07.dcache.demand_mshr_miss_latency::total   7639348306                       # number of demand (read+write) MSHR miss cycles
system.cpu07.dcache.overall_mshr_miss_latency::cpu07.data   7639348306                       # number of overall MSHR miss cycles
system.cpu07.dcache.overall_mshr_miss_latency::total   7639348306                       # number of overall MSHR miss cycles
system.cpu07.dcache.ReadReq_mshr_miss_rate::cpu07.data     0.020276                       # mshr miss rate for ReadReq accesses
system.cpu07.dcache.ReadReq_mshr_miss_rate::total     0.020276                       # mshr miss rate for ReadReq accesses
system.cpu07.dcache.WriteReq_mshr_miss_rate::cpu07.data     0.000339                       # mshr miss rate for WriteReq accesses
system.cpu07.dcache.WriteReq_mshr_miss_rate::total     0.000339                       # mshr miss rate for WriteReq accesses
system.cpu07.dcache.LoadLockedReq_mshr_miss_rate::cpu07.data     0.074074                       # mshr miss rate for LoadLockedReq accesses
system.cpu07.dcache.LoadLockedReq_mshr_miss_rate::total     0.074074                       # mshr miss rate for LoadLockedReq accesses
system.cpu07.dcache.StoreCondReq_mshr_miss_rate::cpu07.data     0.217391                       # mshr miss rate for StoreCondReq accesses
system.cpu07.dcache.StoreCondReq_mshr_miss_rate::total     0.217391                       # mshr miss rate for StoreCondReq accesses
system.cpu07.dcache.demand_mshr_miss_rate::cpu07.data     0.013866                       # mshr miss rate for demand accesses
system.cpu07.dcache.demand_mshr_miss_rate::total     0.013866                       # mshr miss rate for demand accesses
system.cpu07.dcache.overall_mshr_miss_rate::cpu07.data     0.013866                       # mshr miss rate for overall accesses
system.cpu07.dcache.overall_mshr_miss_rate::total     0.013866                       # mshr miss rate for overall accesses
system.cpu07.dcache.ReadReq_avg_mshr_miss_latency::cpu07.data 62542.962828                       # average ReadReq mshr miss latency
system.cpu07.dcache.ReadReq_avg_mshr_miss_latency::total 62542.962828                       # average ReadReq mshr miss latency
system.cpu07.dcache.WriteReq_avg_mshr_miss_latency::cpu07.data 67208.235417                       # average WriteReq mshr miss latency
system.cpu07.dcache.WriteReq_avg_mshr_miss_latency::total 67208.235417                       # average WriteReq mshr miss latency
system.cpu07.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu07.data         5805                       # average LoadLockedReq mshr miss latency
system.cpu07.dcache.LoadLockedReq_avg_mshr_miss_latency::total         5805                       # average LoadLockedReq mshr miss latency
system.cpu07.dcache.StoreCondReq_avg_mshr_miss_latency::cpu07.data  4876.200000                       # average StoreCondReq mshr miss latency
system.cpu07.dcache.StoreCondReq_avg_mshr_miss_latency::total  4876.200000                       # average StoreCondReq mshr miss latency
system.cpu07.dcache.demand_avg_mshr_miss_latency::cpu07.data 62579.650917                       # average overall mshr miss latency
system.cpu07.dcache.demand_avg_mshr_miss_latency::total 62579.650917                       # average overall mshr miss latency
system.cpu07.dcache.overall_avg_mshr_miss_latency::cpu07.data 62579.650917                       # average overall mshr miss latency
system.cpu07.dcache.overall_avg_mshr_miss_latency::total 62579.650917                       # average overall mshr miss latency
system.cpu07.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu07.icache.tags.replacements              64                       # number of replacements
system.cpu07.icache.tags.tagsinuse         326.631796                       # Cycle average of tags in use
system.cpu07.icache.tags.total_refs           2238006                       # Total number of references to valid blocks.
system.cpu07.icache.tags.sampled_refs             428                       # Sample count of references to valid blocks.
system.cpu07.icache.tags.avg_refs         5228.985981                       # Average number of references to valid blocks.
system.cpu07.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu07.icache.tags.occ_blocks::cpu07.inst   326.631796                       # Average occupied blocks per requestor
system.cpu07.icache.tags.occ_percent::cpu07.inst     0.637953                       # Average percentage of cache occupancy
system.cpu07.icache.tags.occ_percent::total     0.637953                       # Average percentage of cache occupancy
system.cpu07.icache.tags.occ_task_id_blocks::1024          364                       # Occupied blocks per task id
system.cpu07.icache.tags.age_task_id_blocks_1024::2            5                       # Occupied blocks per task id
system.cpu07.icache.tags.age_task_id_blocks_1024::3           56                       # Occupied blocks per task id
system.cpu07.icache.tags.age_task_id_blocks_1024::4          303                       # Occupied blocks per task id
system.cpu07.icache.tags.occ_task_id_percent::1024     0.710938                       # Percentage of cache occupancy per task id
system.cpu07.icache.tags.tag_accesses         4477404                       # Number of tag accesses
system.cpu07.icache.tags.data_accesses        4477404                       # Number of data accesses
system.cpu07.icache.ReadReq_hits::cpu07.inst      2238006                       # number of ReadReq hits
system.cpu07.icache.ReadReq_hits::total       2238006                       # number of ReadReq hits
system.cpu07.icache.demand_hits::cpu07.inst      2238006                       # number of demand (read+write) hits
system.cpu07.icache.demand_hits::total        2238006                       # number of demand (read+write) hits
system.cpu07.icache.overall_hits::cpu07.inst      2238006                       # number of overall hits
system.cpu07.icache.overall_hits::total       2238006                       # number of overall hits
system.cpu07.icache.ReadReq_misses::cpu07.inst          482                       # number of ReadReq misses
system.cpu07.icache.ReadReq_misses::total          482                       # number of ReadReq misses
system.cpu07.icache.demand_misses::cpu07.inst          482                       # number of demand (read+write) misses
system.cpu07.icache.demand_misses::total          482                       # number of demand (read+write) misses
system.cpu07.icache.overall_misses::cpu07.inst          482                       # number of overall misses
system.cpu07.icache.overall_misses::total          482                       # number of overall misses
system.cpu07.icache.ReadReq_miss_latency::cpu07.inst     17946738                       # number of ReadReq miss cycles
system.cpu07.icache.ReadReq_miss_latency::total     17946738                       # number of ReadReq miss cycles
system.cpu07.icache.demand_miss_latency::cpu07.inst     17946738                       # number of demand (read+write) miss cycles
system.cpu07.icache.demand_miss_latency::total     17946738                       # number of demand (read+write) miss cycles
system.cpu07.icache.overall_miss_latency::cpu07.inst     17946738                       # number of overall miss cycles
system.cpu07.icache.overall_miss_latency::total     17946738                       # number of overall miss cycles
system.cpu07.icache.ReadReq_accesses::cpu07.inst      2238488                       # number of ReadReq accesses(hits+misses)
system.cpu07.icache.ReadReq_accesses::total      2238488                       # number of ReadReq accesses(hits+misses)
system.cpu07.icache.demand_accesses::cpu07.inst      2238488                       # number of demand (read+write) accesses
system.cpu07.icache.demand_accesses::total      2238488                       # number of demand (read+write) accesses
system.cpu07.icache.overall_accesses::cpu07.inst      2238488                       # number of overall (read+write) accesses
system.cpu07.icache.overall_accesses::total      2238488                       # number of overall (read+write) accesses
system.cpu07.icache.ReadReq_miss_rate::cpu07.inst     0.000215                       # miss rate for ReadReq accesses
system.cpu07.icache.ReadReq_miss_rate::total     0.000215                       # miss rate for ReadReq accesses
system.cpu07.icache.demand_miss_rate::cpu07.inst     0.000215                       # miss rate for demand accesses
system.cpu07.icache.demand_miss_rate::total     0.000215                       # miss rate for demand accesses
system.cpu07.icache.overall_miss_rate::cpu07.inst     0.000215                       # miss rate for overall accesses
system.cpu07.icache.overall_miss_rate::total     0.000215                       # miss rate for overall accesses
system.cpu07.icache.ReadReq_avg_miss_latency::cpu07.inst 37233.896266                       # average ReadReq miss latency
system.cpu07.icache.ReadReq_avg_miss_latency::total 37233.896266                       # average ReadReq miss latency
system.cpu07.icache.demand_avg_miss_latency::cpu07.inst 37233.896266                       # average overall miss latency
system.cpu07.icache.demand_avg_miss_latency::total 37233.896266                       # average overall miss latency
system.cpu07.icache.overall_avg_miss_latency::cpu07.inst 37233.896266                       # average overall miss latency
system.cpu07.icache.overall_avg_miss_latency::total 37233.896266                       # average overall miss latency
system.cpu07.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu07.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu07.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu07.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu07.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu07.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu07.icache.fast_writes                     0                       # number of fast writes performed
system.cpu07.icache.cache_copies                    0                       # number of cache copies performed
system.cpu07.icache.writebacks::writebacks           64                       # number of writebacks
system.cpu07.icache.writebacks::total              64                       # number of writebacks
system.cpu07.icache.ReadReq_mshr_hits::cpu07.inst           54                       # number of ReadReq MSHR hits
system.cpu07.icache.ReadReq_mshr_hits::total           54                       # number of ReadReq MSHR hits
system.cpu07.icache.demand_mshr_hits::cpu07.inst           54                       # number of demand (read+write) MSHR hits
system.cpu07.icache.demand_mshr_hits::total           54                       # number of demand (read+write) MSHR hits
system.cpu07.icache.overall_mshr_hits::cpu07.inst           54                       # number of overall MSHR hits
system.cpu07.icache.overall_mshr_hits::total           54                       # number of overall MSHR hits
system.cpu07.icache.ReadReq_mshr_misses::cpu07.inst          428                       # number of ReadReq MSHR misses
system.cpu07.icache.ReadReq_mshr_misses::total          428                       # number of ReadReq MSHR misses
system.cpu07.icache.demand_mshr_misses::cpu07.inst          428                       # number of demand (read+write) MSHR misses
system.cpu07.icache.demand_mshr_misses::total          428                       # number of demand (read+write) MSHR misses
system.cpu07.icache.overall_mshr_misses::cpu07.inst          428                       # number of overall MSHR misses
system.cpu07.icache.overall_mshr_misses::total          428                       # number of overall MSHR misses
system.cpu07.icache.ReadReq_mshr_miss_latency::cpu07.inst     13204053                       # number of ReadReq MSHR miss cycles
system.cpu07.icache.ReadReq_mshr_miss_latency::total     13204053                       # number of ReadReq MSHR miss cycles
system.cpu07.icache.demand_mshr_miss_latency::cpu07.inst     13204053                       # number of demand (read+write) MSHR miss cycles
system.cpu07.icache.demand_mshr_miss_latency::total     13204053                       # number of demand (read+write) MSHR miss cycles
system.cpu07.icache.overall_mshr_miss_latency::cpu07.inst     13204053                       # number of overall MSHR miss cycles
system.cpu07.icache.overall_mshr_miss_latency::total     13204053                       # number of overall MSHR miss cycles
system.cpu07.icache.ReadReq_mshr_miss_rate::cpu07.inst     0.000191                       # mshr miss rate for ReadReq accesses
system.cpu07.icache.ReadReq_mshr_miss_rate::total     0.000191                       # mshr miss rate for ReadReq accesses
system.cpu07.icache.demand_mshr_miss_rate::cpu07.inst     0.000191                       # mshr miss rate for demand accesses
system.cpu07.icache.demand_mshr_miss_rate::total     0.000191                       # mshr miss rate for demand accesses
system.cpu07.icache.overall_mshr_miss_rate::cpu07.inst     0.000191                       # mshr miss rate for overall accesses
system.cpu07.icache.overall_mshr_miss_rate::total     0.000191                       # mshr miss rate for overall accesses
system.cpu07.icache.ReadReq_avg_mshr_miss_latency::cpu07.inst 30850.591121                       # average ReadReq mshr miss latency
system.cpu07.icache.ReadReq_avg_mshr_miss_latency::total 30850.591121                       # average ReadReq mshr miss latency
system.cpu07.icache.demand_avg_mshr_miss_latency::cpu07.inst 30850.591121                       # average overall mshr miss latency
system.cpu07.icache.demand_avg_mshr_miss_latency::total 30850.591121                       # average overall mshr miss latency
system.cpu07.icache.overall_avg_mshr_miss_latency::cpu07.inst 30850.591121                       # average overall mshr miss latency
system.cpu07.icache.overall_avg_mshr_miss_latency::total 30850.591121                       # average overall mshr miss latency
system.cpu07.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu08.branchPred.lookups               2125305                       # Number of BP lookups
system.cpu08.branchPred.condPredicted         2039578                       # Number of conditional branches predicted
system.cpu08.branchPred.condIncorrect           14341                       # Number of conditional branches incorrect
system.cpu08.branchPred.BTBLookups            1134173                       # Number of BTB lookups
system.cpu08.branchPred.BTBHits               1045168                       # Number of BTB hits
system.cpu08.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu08.branchPred.BTBHitPct           92.152432                       # BTB Hit Percentage
system.cpu08.branchPred.usedRAS                 41822                       # Number of times the RAS was used to get a target.
system.cpu08.branchPred.RASInCorrect                4                       # Number of incorrect RAS predictions.
system.cpu08.branchPred.indirectLookups            59                       # Number of indirect predictor lookups.
system.cpu08.branchPred.indirectHits                0                       # Number of indirect target hits.
system.cpu08.branchPred.indirectMisses             59                       # Number of indirect misses.
system.cpu08.branchPredindirectMispredicted           14                       # Number of mispredicted indirect branches.
system.cpu08.dtb.fetch_hits                         0                       # ITB hits
system.cpu08.dtb.fetch_misses                       0                       # ITB misses
system.cpu08.dtb.fetch_acv                          0                       # ITB acv
system.cpu08.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu08.dtb.read_hits                    6339323                       # DTB read hits
system.cpu08.dtb.read_misses                     2963                       # DTB read misses
system.cpu08.dtb.read_acv                           0                       # DTB read access violations
system.cpu08.dtb.read_accesses                6342286                       # DTB read accesses
system.cpu08.dtb.write_hits                   2946351                       # DTB write hits
system.cpu08.dtb.write_misses                      14                       # DTB write misses
system.cpu08.dtb.write_acv                          0                       # DTB write access violations
system.cpu08.dtb.write_accesses               2946365                       # DTB write accesses
system.cpu08.dtb.data_hits                    9285674                       # DTB hits
system.cpu08.dtb.data_misses                     2977                       # DTB misses
system.cpu08.dtb.data_acv                           0                       # DTB access violations
system.cpu08.dtb.data_accesses                9288651                       # DTB accesses
system.cpu08.itb.fetch_hits                   2320278                       # ITB hits
system.cpu08.itb.fetch_misses                      72                       # ITB misses
system.cpu08.itb.fetch_acv                          0                       # ITB acv
system.cpu08.itb.fetch_accesses               2320350                       # ITB accesses
system.cpu08.itb.read_hits                          0                       # DTB read hits
system.cpu08.itb.read_misses                        0                       # DTB read misses
system.cpu08.itb.read_acv                           0                       # DTB read access violations
system.cpu08.itb.read_accesses                      0                       # DTB read accesses
system.cpu08.itb.write_hits                         0                       # DTB write hits
system.cpu08.itb.write_misses                       0                       # DTB write misses
system.cpu08.itb.write_acv                          0                       # DTB write access violations
system.cpu08.itb.write_accesses                     0                       # DTB write accesses
system.cpu08.itb.data_hits                          0                       # DTB hits
system.cpu08.itb.data_misses                        0                       # DTB misses
system.cpu08.itb.data_acv                           0                       # DTB access violations
system.cpu08.itb.data_accesses                      0                       # DTB accesses
system.cpu08.numCycles                        6856885                       # number of cpu cycles simulated
system.cpu08.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu08.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu08.fetch.icacheStallCycles            17300                       # Number of cycles fetch is stalled on an Icache miss
system.cpu08.fetch.Insts                     25606108                       # Number of instructions fetch has processed
system.cpu08.fetch.Branches                   2125305                       # Number of branches that fetch encountered
system.cpu08.fetch.predictedBranches          1086990                       # Number of branches that fetch has predicted taken
system.cpu08.fetch.Cycles                     6729501                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu08.fetch.SquashCycles                 29519                       # Number of cycles fetch has spent squashing
system.cpu08.fetch.MiscStallCycles                 34                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu08.fetch.NoActiveThreadStallCycles        88623                       # Number of stall cycles due to no active thread to fetch from
system.cpu08.fetch.PendingTrapStallCycles         1716                       # Number of stall cycles due to pending traps
system.cpu08.fetch.CacheLines                 2320278                       # Number of cache lines fetched
system.cpu08.fetch.IcacheSquashes                 206                       # Number of outstanding Icache misses that were squashed
system.cpu08.fetch.rateDist::samples          6851933                       # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::mean            3.737063                       # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::stdev           3.477300                       # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::0                2530816     36.94%     36.94% # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::1                 223114      3.26%     40.19% # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::2                 446285      6.51%     46.71% # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::3                 299365      4.37%     51.07% # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::4                 603906      8.81%     59.89% # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::5                  45759      0.67%     60.56% # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::6                  82731      1.21%     61.76% # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::7                 508132      7.42%     69.18% # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::8                2111825     30.82%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::total            6851933                       # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.branchRate                0.309952                       # Number of branch fetches per cycle
system.cpu08.fetch.rate                      3.734365                       # Number of inst fetches per cycle
system.cpu08.decode.IdleCycles                 186912                       # Number of cycles decode is idle
system.cpu08.decode.BlockedCycles             2727090                       # Number of cycles decode is blocked
system.cpu08.decode.RunCycles                 3496724                       # Number of cycles decode is running
system.cpu08.decode.UnblockCycles              338035                       # Number of cycles decode is unblocking
system.cpu08.decode.SquashCycles                14549                       # Number of cycles decode is squashing
system.cpu08.decode.BranchResolved              43361                       # Number of times decode resolved a branch
system.cpu08.decode.BranchMispred                 217                       # Number of times decode detected a branch misprediction
system.cpu08.decode.DecodedInsts             25411744                       # Number of instructions handled by decode
system.cpu08.decode.SquashedInsts                 879                       # Number of squashed instructions handled by decode
system.cpu08.rename.SquashCycles                14549                       # Number of cycles rename is squashing
system.cpu08.rename.IdleCycles                 349356                       # Number of cycles rename is idle
system.cpu08.rename.BlockCycles                580334                       # Number of cycles rename is blocking
system.cpu08.rename.serializeStallCycles        12789                       # count of cycles rename stalled for serializing inst
system.cpu08.rename.RunCycles                 3667648                       # Number of cycles rename is running
system.cpu08.rename.UnblockCycles             2138634                       # Number of cycles rename is unblocking
system.cpu08.rename.RenamedInsts             25313394                       # Number of instructions processed by rename
system.cpu08.rename.ROBFullEvents                4616                       # Number of times rename has blocked due to ROB full
system.cpu08.rename.IQFullEvents               375262                       # Number of times rename has blocked due to IQ full
system.cpu08.rename.LQFullEvents              1869255                       # Number of times rename has blocked due to LQ full
system.cpu08.rename.SQFullEvents                 1432                       # Number of times rename has blocked due to SQ full
system.cpu08.rename.RenamedOperands          18558498                       # Number of destination operands rename has renamed
system.cpu08.rename.RenameLookups            36991696                       # Number of register rename lookups that rename has made
system.cpu08.rename.int_rename_lookups       21790181                       # Number of integer rename lookups
system.cpu08.rename.fp_rename_lookups        15201511                       # Number of floating rename lookups
system.cpu08.rename.CommittedMaps            18161433                       # Number of HB maps that are committed
system.cpu08.rename.UndoneMaps                 397065                       # Number of HB maps that are undone due to squashing
system.cpu08.rename.serializingInsts              333                       # count of serializing insts renamed
system.cpu08.rename.tempSerializingInsts          320                       # count of temporary serializing insts renamed
system.cpu08.rename.skidInsts                 1889921                       # count of insts added to the skid buffer
system.cpu08.memDep0.insertedLoads            6287233                       # Number of loads inserted to the mem dependence unit.
system.cpu08.memDep0.insertedStores           2949284                       # Number of stores inserted to the mem dependence unit.
system.cpu08.memDep0.conflictingLoads           52418                       # Number of conflicting loads.
system.cpu08.memDep0.conflictingStores          38701                       # Number of conflicting stores.
system.cpu08.iq.iqInstsAdded                 24864939                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu08.iq.iqNonSpecInstsAdded               335                       # Number of non-speculative instructions added to the IQ
system.cpu08.iq.iqInstsIssued                24880310                       # Number of instructions issued
system.cpu08.iq.iqSquashedInstsIssued           14558                       # Number of squashed instructions issued
system.cpu08.iq.iqSquashedInstsExamined        302783                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu08.iq.iqSquashedOperandsExamined       173129                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu08.iq.iqSquashedNonSpecRemoved           28                       # Number of squashed non-spec instructions that were removed
system.cpu08.iq.issued_per_cycle::samples      6851933                       # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::mean       3.631137                       # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::stdev      3.052603                       # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::0           2182915     31.86%     31.86% # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::1            218191      3.18%     35.04% # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::2            365967      5.34%     40.38% # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::3            483368      7.05%     47.44% # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::4            559205      8.16%     55.60% # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::5            775651     11.32%     66.92% # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::6            639183      9.33%     76.25% # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::7            489716      7.15%     83.40% # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::8           1137737     16.60%    100.00% # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::total       6851933                       # Number of insts issued each cycle
system.cpu08.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu08.iq.fu_full::IntAlu                 21998      1.78%      1.78% # attempts to use FU when none available
system.cpu08.iq.fu_full::IntMult                    0      0.00%      1.78% # attempts to use FU when none available
system.cpu08.iq.fu_full::IntDiv                     0      0.00%      1.78% # attempts to use FU when none available
system.cpu08.iq.fu_full::FloatAdd               30351      2.46%      4.24% # attempts to use FU when none available
system.cpu08.iq.fu_full::FloatCmp                   0      0.00%      4.24% # attempts to use FU when none available
system.cpu08.iq.fu_full::FloatCvt                   0      0.00%      4.24% # attempts to use FU when none available
system.cpu08.iq.fu_full::FloatMult             603581     48.85%     53.08% # attempts to use FU when none available
system.cpu08.iq.fu_full::FloatDiv                8012      0.65%     53.73% # attempts to use FU when none available
system.cpu08.iq.fu_full::FloatSqrt                  0      0.00%     53.73% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdAdd                    0      0.00%     53.73% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdAddAcc                 0      0.00%     53.73% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdAlu                    0      0.00%     53.73% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdCmp                    0      0.00%     53.73% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdCvt                    0      0.00%     53.73% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdMisc                   0      0.00%     53.73% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdMult                   0      0.00%     53.73% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdMultAcc                0      0.00%     53.73% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdShift                  0      0.00%     53.73% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdShiftAcc               0      0.00%     53.73% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdSqrt                   0      0.00%     53.73% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdFloatAdd               0      0.00%     53.73% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdFloatAlu               0      0.00%     53.73% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdFloatCmp               0      0.00%     53.73% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdFloatCvt               0      0.00%     53.73% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdFloatDiv               0      0.00%     53.73% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdFloatMisc              0      0.00%     53.73% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdFloatMult              0      0.00%     53.73% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdFloatMultAcc            0      0.00%     53.73% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdFloatSqrt              0      0.00%     53.73% # attempts to use FU when none available
system.cpu08.iq.fu_full::MemRead               568885     46.04%     99.77% # attempts to use FU when none available
system.cpu08.iq.fu_full::MemWrite                2826      0.23%    100.00% # attempts to use FU when none available
system.cpu08.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu08.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu08.iq.FU_type_0::No_OpClass               4      0.00%      0.00% # Type of FU issued
system.cpu08.iq.FU_type_0::IntAlu             8774915     35.27%     35.27% # Type of FU issued
system.cpu08.iq.FU_type_0::IntMult              25919      0.10%     35.37% # Type of FU issued
system.cpu08.iq.FU_type_0::IntDiv                   0      0.00%     35.37% # Type of FU issued
system.cpu08.iq.FU_type_0::FloatAdd           3845551     15.46%     50.83% # Type of FU issued
system.cpu08.iq.FU_type_0::FloatCmp                 0      0.00%     50.83% # Type of FU issued
system.cpu08.iq.FU_type_0::FloatCvt                 0      0.00%     50.83% # Type of FU issued
system.cpu08.iq.FU_type_0::FloatMult          2908386     11.69%     62.52% # Type of FU issued
system.cpu08.iq.FU_type_0::FloatDiv              9511      0.04%     62.56% # Type of FU issued
system.cpu08.iq.FU_type_0::FloatSqrt                0      0.00%     62.56% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdAdd                  0      0.00%     62.56% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdAddAcc               0      0.00%     62.56% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdAlu                  0      0.00%     62.56% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdCmp                  0      0.00%     62.56% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdCvt                  0      0.00%     62.56% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdMisc                 0      0.00%     62.56% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdMult                 0      0.00%     62.56% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdMultAcc              0      0.00%     62.56% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdShift                0      0.00%     62.56% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdShiftAcc             0      0.00%     62.56% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdSqrt                 0      0.00%     62.56% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdFloatAdd             0      0.00%     62.56% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdFloatAlu             0      0.00%     62.56% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdFloatCmp             0      0.00%     62.56% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdFloatCvt             0      0.00%     62.56% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdFloatDiv             0      0.00%     62.56% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdFloatMisc            0      0.00%     62.56% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdFloatMult            0      0.00%     62.56% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     62.56% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdFloatSqrt            0      0.00%     62.56% # Type of FU issued
system.cpu08.iq.FU_type_0::MemRead            6369513     25.60%     88.16% # Type of FU issued
system.cpu08.iq.FU_type_0::MemWrite           2946511     11.84%    100.00% # Type of FU issued
system.cpu08.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu08.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu08.iq.FU_type_0::total             24880310                       # Type of FU issued
system.cpu08.iq.rate                         3.628515                       # Inst issue rate
system.cpu08.iq.fu_busy_cnt                   1235653                       # FU busy when requested
system.cpu08.iq.fu_busy_rate                 0.049664                       # FU busy rate (busy events/executed inst)
system.cpu08.iq.int_inst_queue_reads         24953317                       # Number of integer instruction queue reads
system.cpu08.iq.int_inst_queue_writes         9262676                       # Number of integer instruction queue writes
system.cpu08.iq.int_inst_queue_wakeup_accesses      8992454                       # Number of integer instruction queue wakeup accesses
system.cpu08.iq.fp_inst_queue_reads          32909447                       # Number of floating instruction queue reads
system.cpu08.iq.fp_inst_queue_writes         15905715                       # Number of floating instruction queue writes
system.cpu08.iq.fp_inst_queue_wakeup_accesses     15710918                       # Number of floating instruction queue wakeup accesses
system.cpu08.iq.int_alu_accesses              9063267                       # Number of integer alu accesses
system.cpu08.iq.fp_alu_accesses              17052692                       # Number of floating point alu accesses
system.cpu08.iew.lsq.thread0.forwLoads          29017                       # Number of loads that had data forwarded from stores
system.cpu08.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu08.iew.lsq.thread0.squashedLoads        74657                       # Number of loads squashed
system.cpu08.iew.lsq.thread0.ignoredResponses            4                       # Number of memory responses ignored because the instruction is squashed
system.cpu08.iew.lsq.thread0.memOrderViolation          336                       # Number of memory ordering violations
system.cpu08.iew.lsq.thread0.squashedStores         4064                       # Number of stores squashed
system.cpu08.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu08.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu08.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu08.iew.lsq.thread0.cacheBlocked       106207                       # Number of times an access to memory failed due to the cache being blocked
system.cpu08.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu08.iew.iewSquashCycles                14549                       # Number of cycles IEW is squashing
system.cpu08.iew.iewBlockCycles                238400                       # Number of cycles IEW is blocking
system.cpu08.iew.iewUnblockCycles              262106                       # Number of cycles IEW is unblocking
system.cpu08.iew.iewDispatchedInsts          25119119                       # Number of instructions dispatched to IQ
system.cpu08.iew.iewDispSquashedInsts             579                       # Number of squashed instructions skipped by dispatch
system.cpu08.iew.iewDispLoadInsts             6287233                       # Number of dispatched load instructions
system.cpu08.iew.iewDispStoreInsts            2949284                       # Number of dispatched store instructions
system.cpu08.iew.iewDispNonSpecInsts              317                       # Number of dispatched non-speculative instructions
system.cpu08.iew.iewIQFullEvents                 5561                       # Number of times the IQ has become full, causing a stall
system.cpu08.iew.iewLSQFullEvents              253537                       # Number of times the LSQ has become full, causing a stall
system.cpu08.iew.memOrderViolationEvents          336                       # Number of memory order violations
system.cpu08.iew.predictedTakenIncorrect        13640                       # Number of branches that were predicted taken incorrectly
system.cpu08.iew.predictedNotTakenIncorrect          567                       # Number of branches that were predicted not taken incorrectly
system.cpu08.iew.branchMispredicts              14207                       # Number of branch mispredicts detected at execute
system.cpu08.iew.iewExecutedInsts            24824383                       # Number of executed instructions
system.cpu08.iew.iewExecLoadInsts             6342286                       # Number of load instructions executed
system.cpu08.iew.iewExecSquashedInsts           55927                       # Number of squashed instructions skipped in execute
system.cpu08.iew.exec_swp                           0                       # number of swp insts executed
system.cpu08.iew.exec_nop                      253845                       # number of nop insts executed
system.cpu08.iew.exec_refs                    9288651                       # number of memory reference insts executed
system.cpu08.iew.exec_branches                2086297                       # Number of branches executed
system.cpu08.iew.exec_stores                  2946365                       # Number of stores executed
system.cpu08.iew.exec_rate                   3.620359                       # Inst execution rate
system.cpu08.iew.wb_sent                     24711186                       # cumulative count of insts sent to commit
system.cpu08.iew.wb_count                    24703372                       # cumulative count of insts written-back
system.cpu08.iew.wb_producers                16297341                       # num instructions producing a value
system.cpu08.iew.wb_consumers                20462355                       # num instructions consuming a value
system.cpu08.iew.wb_rate                     3.602711                       # insts written-back per cycle
system.cpu08.iew.wb_fanout                   0.796455                       # average fanout of values written-back
system.cpu08.commit.commitSquashedInsts        315206                       # The number of squashed insts skipped by commit
system.cpu08.commit.commitNonSpecStalls           307                       # The number of times commit has been forced to stall to communicate backwards
system.cpu08.commit.branchMispredicts           14131                       # The number of times a branch was mispredicted
system.cpu08.commit.committed_per_cycle::samples      6715017                       # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::mean     3.693571                       # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::stdev     3.540107                       # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::0      2800367     41.70%     41.70% # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::1       136136      2.03%     43.73% # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::2       187920      2.80%     46.53% # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::3       302502      4.50%     51.03% # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::4       158622      2.36%     53.40% # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::5       503114      7.49%     60.89% # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::6       310703      4.63%     65.52% # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::7       156590      2.33%     67.85% # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::8      2159063     32.15%    100.00% # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::total      6715017                       # Number of insts commited each cycle
system.cpu08.commit.committedInsts           24802392                       # Number of instructions committed
system.cpu08.commit.committedOps             24802392                       # Number of ops (including micro ops) committed
system.cpu08.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu08.commit.refs                      9157796                       # Number of memory references committed
system.cpu08.commit.loads                     6212576                       # Number of loads committed
system.cpu08.commit.membars                        14                       # Number of memory barriers committed
system.cpu08.commit.branches                  2044455                       # Number of branches committed
system.cpu08.commit.fp_insts                 15703685                       # Number of committed floating point instructions.
system.cpu08.commit.int_insts                18527955                       # Number of committed integer instructions.
system.cpu08.commit.function_calls              40159                       # Number of function calls committed.
system.cpu08.commit.op_class_0::No_OpClass       239905      0.97%      0.97% # Class of committed instruction
system.cpu08.commit.op_class_0::IntAlu        8621992     34.76%     35.73% # Class of committed instruction
system.cpu08.commit.op_class_0::IntMult         24956      0.10%     35.83% # Class of committed instruction
system.cpu08.commit.op_class_0::IntDiv              0      0.00%     35.83% # Class of committed instruction
system.cpu08.commit.op_class_0::FloatAdd      3840353     15.48%     51.31% # Class of committed instruction
system.cpu08.commit.op_class_0::FloatCmp            0      0.00%     51.31% # Class of committed instruction
system.cpu08.commit.op_class_0::FloatCvt            0      0.00%     51.31% # Class of committed instruction
system.cpu08.commit.op_class_0::FloatMult      2908160     11.73%     63.04% # Class of committed instruction
system.cpu08.commit.op_class_0::FloatDiv         9216      0.04%     63.08% # Class of committed instruction
system.cpu08.commit.op_class_0::FloatSqrt            0      0.00%     63.08% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdAdd             0      0.00%     63.08% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdAddAcc            0      0.00%     63.08% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdAlu             0      0.00%     63.08% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdCmp             0      0.00%     63.08% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdCvt             0      0.00%     63.08% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdMisc            0      0.00%     63.08% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdMult            0      0.00%     63.08% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdMultAcc            0      0.00%     63.08% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdShift            0      0.00%     63.08% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdShiftAcc            0      0.00%     63.08% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdSqrt            0      0.00%     63.08% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdFloatAdd            0      0.00%     63.08% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdFloatAlu            0      0.00%     63.08% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdFloatCmp            0      0.00%     63.08% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdFloatCvt            0      0.00%     63.08% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdFloatDiv            0      0.00%     63.08% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdFloatMisc            0      0.00%     63.08% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdFloatMult            0      0.00%     63.08% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdFloatMultAcc            0      0.00%     63.08% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdFloatSqrt            0      0.00%     63.08% # Class of committed instruction
system.cpu08.commit.op_class_0::MemRead       6212590     25.05%     88.13% # Class of committed instruction
system.cpu08.commit.op_class_0::MemWrite      2945220     11.87%    100.00% # Class of committed instruction
system.cpu08.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu08.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu08.commit.op_class_0::total        24802392                       # Class of committed instruction
system.cpu08.commit.bw_lim_events             2159063                       # number cycles where commit BW limit reached
system.cpu08.rob.rob_reads                   29671602                       # The number of ROB reads
system.cpu08.rob.rob_writes                  50283358                       # The number of ROB writes
system.cpu08.timesIdled                           196                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu08.idleCycles                          4952                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu08.quiesceCycles                   39136553                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu08.committedInsts                  24562491                       # Number of Instructions Simulated
system.cpu08.committedOps                    24562491                       # Number of Ops (including micro ops) Simulated
system.cpu08.cpi                             0.279161                       # CPI: Cycles Per Instruction
system.cpu08.cpi_total                       0.279161                       # CPI: Total CPI of All Threads
system.cpu08.ipc                             3.582165                       # IPC: Instructions Per Cycle
system.cpu08.ipc_total                       3.582165                       # IPC: Total IPC of All Threads
system.cpu08.int_regfile_reads               21627023                       # number of integer regfile reads
system.cpu08.int_regfile_writes               6189674                       # number of integer regfile writes
system.cpu08.fp_regfile_reads                14987215                       # number of floating regfile reads
system.cpu08.fp_regfile_writes               12072632                       # number of floating regfile writes
system.cpu08.misc_regfile_reads                   153                       # number of misc regfile reads
system.cpu08.misc_regfile_writes                   34                       # number of misc regfile writes
system.cpu08.dcache.tags.replacements          127200                       # number of replacements
system.cpu08.dcache.tags.tagsinuse          55.858184                       # Cycle average of tags in use
system.cpu08.dcache.tags.total_refs           8595115                       # Total number of references to valid blocks.
system.cpu08.dcache.tags.sampled_refs          127260                       # Sample count of references to valid blocks.
system.cpu08.dcache.tags.avg_refs           67.539800                       # Average number of references to valid blocks.
system.cpu08.dcache.tags.warmup_cycle     43781637402                       # Cycle when the warmup percentage was hit.
system.cpu08.dcache.tags.occ_blocks::cpu08.data    55.858184                       # Average occupied blocks per requestor
system.cpu08.dcache.tags.occ_percent::cpu08.data     0.872784                       # Average percentage of cache occupancy
system.cpu08.dcache.tags.occ_percent::total     0.872784                       # Average percentage of cache occupancy
system.cpu08.dcache.tags.occ_task_id_blocks::1024           60                       # Occupied blocks per task id
system.cpu08.dcache.tags.age_task_id_blocks_1024::2           60                       # Occupied blocks per task id
system.cpu08.dcache.tags.occ_task_id_percent::1024     0.937500                       # Percentage of cache occupancy per task id
system.cpu08.dcache.tags.tag_accesses        18438574                       # Number of tag accesses
system.cpu08.dcache.tags.data_accesses       18438574                       # Number of data accesses
system.cpu08.dcache.ReadReq_hits::cpu08.data      5653829                       # number of ReadReq hits
system.cpu08.dcache.ReadReq_hits::total       5653829                       # number of ReadReq hits
system.cpu08.dcache.WriteReq_hits::cpu08.data      2941203                       # number of WriteReq hits
system.cpu08.dcache.WriteReq_hits::total      2941203                       # number of WriteReq hits
system.cpu08.dcache.LoadLockedReq_hits::cpu08.data           17                       # number of LoadLockedReq hits
system.cpu08.dcache.LoadLockedReq_hits::total           17                       # number of LoadLockedReq hits
system.cpu08.dcache.StoreCondReq_hits::cpu08.data           13                       # number of StoreCondReq hits
system.cpu08.dcache.StoreCondReq_hits::total           13                       # number of StoreCondReq hits
system.cpu08.dcache.demand_hits::cpu08.data      8595032                       # number of demand (read+write) hits
system.cpu08.dcache.demand_hits::total        8595032                       # number of demand (read+write) hits
system.cpu08.dcache.overall_hits::cpu08.data      8595032                       # number of overall hits
system.cpu08.dcache.overall_hits::total       8595032                       # number of overall hits
system.cpu08.dcache.ReadReq_misses::cpu08.data       556534                       # number of ReadReq misses
system.cpu08.dcache.ReadReq_misses::total       556534                       # number of ReadReq misses
system.cpu08.dcache.WriteReq_misses::cpu08.data         4001                       # number of WriteReq misses
system.cpu08.dcache.WriteReq_misses::total         4001                       # number of WriteReq misses
system.cpu08.dcache.LoadLockedReq_misses::cpu08.data            2                       # number of LoadLockedReq misses
system.cpu08.dcache.LoadLockedReq_misses::total            2                       # number of LoadLockedReq misses
system.cpu08.dcache.StoreCondReq_misses::cpu08.data            3                       # number of StoreCondReq misses
system.cpu08.dcache.StoreCondReq_misses::total            3                       # number of StoreCondReq misses
system.cpu08.dcache.demand_misses::cpu08.data       560535                       # number of demand (read+write) misses
system.cpu08.dcache.demand_misses::total       560535                       # number of demand (read+write) misses
system.cpu08.dcache.overall_misses::cpu08.data       560535                       # number of overall misses
system.cpu08.dcache.overall_misses::total       560535                       # number of overall misses
system.cpu08.dcache.ReadReq_miss_latency::cpu08.data  47217519378                       # number of ReadReq miss cycles
system.cpu08.dcache.ReadReq_miss_latency::total  47217519378                       # number of ReadReq miss cycles
system.cpu08.dcache.WriteReq_miss_latency::cpu08.data    206952380                       # number of WriteReq miss cycles
system.cpu08.dcache.WriteReq_miss_latency::total    206952380                       # number of WriteReq miss cycles
system.cpu08.dcache.LoadLockedReq_miss_latency::cpu08.data        13932                       # number of LoadLockedReq miss cycles
system.cpu08.dcache.LoadLockedReq_miss_latency::total        13932                       # number of LoadLockedReq miss cycles
system.cpu08.dcache.StoreCondReq_miss_latency::cpu08.data        18576                       # number of StoreCondReq miss cycles
system.cpu08.dcache.StoreCondReq_miss_latency::total        18576                       # number of StoreCondReq miss cycles
system.cpu08.dcache.demand_miss_latency::cpu08.data  47424471758                       # number of demand (read+write) miss cycles
system.cpu08.dcache.demand_miss_latency::total  47424471758                       # number of demand (read+write) miss cycles
system.cpu08.dcache.overall_miss_latency::cpu08.data  47424471758                       # number of overall miss cycles
system.cpu08.dcache.overall_miss_latency::total  47424471758                       # number of overall miss cycles
system.cpu08.dcache.ReadReq_accesses::cpu08.data      6210363                       # number of ReadReq accesses(hits+misses)
system.cpu08.dcache.ReadReq_accesses::total      6210363                       # number of ReadReq accesses(hits+misses)
system.cpu08.dcache.WriteReq_accesses::cpu08.data      2945204                       # number of WriteReq accesses(hits+misses)
system.cpu08.dcache.WriteReq_accesses::total      2945204                       # number of WriteReq accesses(hits+misses)
system.cpu08.dcache.LoadLockedReq_accesses::cpu08.data           19                       # number of LoadLockedReq accesses(hits+misses)
system.cpu08.dcache.LoadLockedReq_accesses::total           19                       # number of LoadLockedReq accesses(hits+misses)
system.cpu08.dcache.StoreCondReq_accesses::cpu08.data           16                       # number of StoreCondReq accesses(hits+misses)
system.cpu08.dcache.StoreCondReq_accesses::total           16                       # number of StoreCondReq accesses(hits+misses)
system.cpu08.dcache.demand_accesses::cpu08.data      9155567                       # number of demand (read+write) accesses
system.cpu08.dcache.demand_accesses::total      9155567                       # number of demand (read+write) accesses
system.cpu08.dcache.overall_accesses::cpu08.data      9155567                       # number of overall (read+write) accesses
system.cpu08.dcache.overall_accesses::total      9155567                       # number of overall (read+write) accesses
system.cpu08.dcache.ReadReq_miss_rate::cpu08.data     0.089614                       # miss rate for ReadReq accesses
system.cpu08.dcache.ReadReq_miss_rate::total     0.089614                       # miss rate for ReadReq accesses
system.cpu08.dcache.WriteReq_miss_rate::cpu08.data     0.001358                       # miss rate for WriteReq accesses
system.cpu08.dcache.WriteReq_miss_rate::total     0.001358                       # miss rate for WriteReq accesses
system.cpu08.dcache.LoadLockedReq_miss_rate::cpu08.data     0.105263                       # miss rate for LoadLockedReq accesses
system.cpu08.dcache.LoadLockedReq_miss_rate::total     0.105263                       # miss rate for LoadLockedReq accesses
system.cpu08.dcache.StoreCondReq_miss_rate::cpu08.data     0.187500                       # miss rate for StoreCondReq accesses
system.cpu08.dcache.StoreCondReq_miss_rate::total     0.187500                       # miss rate for StoreCondReq accesses
system.cpu08.dcache.demand_miss_rate::cpu08.data     0.061223                       # miss rate for demand accesses
system.cpu08.dcache.demand_miss_rate::total     0.061223                       # miss rate for demand accesses
system.cpu08.dcache.overall_miss_rate::cpu08.data     0.061223                       # miss rate for overall accesses
system.cpu08.dcache.overall_miss_rate::total     0.061223                       # miss rate for overall accesses
system.cpu08.dcache.ReadReq_avg_miss_latency::cpu08.data 84842.110955                       # average ReadReq miss latency
system.cpu08.dcache.ReadReq_avg_miss_latency::total 84842.110955                       # average ReadReq miss latency
system.cpu08.dcache.WriteReq_avg_miss_latency::cpu08.data 51725.163709                       # average WriteReq miss latency
system.cpu08.dcache.WriteReq_avg_miss_latency::total 51725.163709                       # average WriteReq miss latency
system.cpu08.dcache.LoadLockedReq_avg_miss_latency::cpu08.data         6966                       # average LoadLockedReq miss latency
system.cpu08.dcache.LoadLockedReq_avg_miss_latency::total         6966                       # average LoadLockedReq miss latency
system.cpu08.dcache.StoreCondReq_avg_miss_latency::cpu08.data         6192                       # average StoreCondReq miss latency
system.cpu08.dcache.StoreCondReq_avg_miss_latency::total         6192                       # average StoreCondReq miss latency
system.cpu08.dcache.demand_avg_miss_latency::cpu08.data 84605.728024                       # average overall miss latency
system.cpu08.dcache.demand_avg_miss_latency::total 84605.728024                       # average overall miss latency
system.cpu08.dcache.overall_avg_miss_latency::cpu08.data 84605.728024                       # average overall miss latency
system.cpu08.dcache.overall_avg_miss_latency::total 84605.728024                       # average overall miss latency
system.cpu08.dcache.blocked_cycles::no_mshrs       229783                       # number of cycles access was blocked
system.cpu08.dcache.blocked_cycles::no_targets          229                       # number of cycles access was blocked
system.cpu08.dcache.blocked::no_mshrs            7521                       # number of cycles access was blocked
system.cpu08.dcache.blocked::no_targets             1                       # number of cycles access was blocked
system.cpu08.dcache.avg_blocked_cycles::no_mshrs    30.552187                       # average number of cycles each access was blocked
system.cpu08.dcache.avg_blocked_cycles::no_targets          229                       # average number of cycles each access was blocked
system.cpu08.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu08.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu08.dcache.writebacks::writebacks        65549                       # number of writebacks
system.cpu08.dcache.writebacks::total           65549                       # number of writebacks
system.cpu08.dcache.ReadReq_mshr_hits::cpu08.data       430068                       # number of ReadReq MSHR hits
system.cpu08.dcache.ReadReq_mshr_hits::total       430068                       # number of ReadReq MSHR hits
system.cpu08.dcache.WriteReq_mshr_hits::cpu08.data         3029                       # number of WriteReq MSHR hits
system.cpu08.dcache.WriteReq_mshr_hits::total         3029                       # number of WriteReq MSHR hits
system.cpu08.dcache.demand_mshr_hits::cpu08.data       433097                       # number of demand (read+write) MSHR hits
system.cpu08.dcache.demand_mshr_hits::total       433097                       # number of demand (read+write) MSHR hits
system.cpu08.dcache.overall_mshr_hits::cpu08.data       433097                       # number of overall MSHR hits
system.cpu08.dcache.overall_mshr_hits::total       433097                       # number of overall MSHR hits
system.cpu08.dcache.ReadReq_mshr_misses::cpu08.data       126466                       # number of ReadReq MSHR misses
system.cpu08.dcache.ReadReq_mshr_misses::total       126466                       # number of ReadReq MSHR misses
system.cpu08.dcache.WriteReq_mshr_misses::cpu08.data          972                       # number of WriteReq MSHR misses
system.cpu08.dcache.WriteReq_mshr_misses::total          972                       # number of WriteReq MSHR misses
system.cpu08.dcache.LoadLockedReq_mshr_misses::cpu08.data            2                       # number of LoadLockedReq MSHR misses
system.cpu08.dcache.LoadLockedReq_mshr_misses::total            2                       # number of LoadLockedReq MSHR misses
system.cpu08.dcache.StoreCondReq_mshr_misses::cpu08.data            3                       # number of StoreCondReq MSHR misses
system.cpu08.dcache.StoreCondReq_mshr_misses::total            3                       # number of StoreCondReq MSHR misses
system.cpu08.dcache.demand_mshr_misses::cpu08.data       127438                       # number of demand (read+write) MSHR misses
system.cpu08.dcache.demand_mshr_misses::total       127438                       # number of demand (read+write) MSHR misses
system.cpu08.dcache.overall_mshr_misses::cpu08.data       127438                       # number of overall MSHR misses
system.cpu08.dcache.overall_mshr_misses::total       127438                       # number of overall MSHR misses
system.cpu08.dcache.ReadReq_mshr_miss_latency::cpu08.data   7561799658                       # number of ReadReq MSHR miss cycles
system.cpu08.dcache.ReadReq_mshr_miss_latency::total   7561799658                       # number of ReadReq MSHR miss cycles
system.cpu08.dcache.WriteReq_mshr_miss_latency::cpu08.data     58555075                       # number of WriteReq MSHR miss cycles
system.cpu08.dcache.WriteReq_mshr_miss_latency::total     58555075                       # number of WriteReq MSHR miss cycles
system.cpu08.dcache.LoadLockedReq_mshr_miss_latency::cpu08.data        11610                       # number of LoadLockedReq MSHR miss cycles
system.cpu08.dcache.LoadLockedReq_mshr_miss_latency::total        11610                       # number of LoadLockedReq MSHR miss cycles
system.cpu08.dcache.StoreCondReq_mshr_miss_latency::cpu08.data        15093                       # number of StoreCondReq MSHR miss cycles
system.cpu08.dcache.StoreCondReq_mshr_miss_latency::total        15093                       # number of StoreCondReq MSHR miss cycles
system.cpu08.dcache.demand_mshr_miss_latency::cpu08.data   7620354733                       # number of demand (read+write) MSHR miss cycles
system.cpu08.dcache.demand_mshr_miss_latency::total   7620354733                       # number of demand (read+write) MSHR miss cycles
system.cpu08.dcache.overall_mshr_miss_latency::cpu08.data   7620354733                       # number of overall MSHR miss cycles
system.cpu08.dcache.overall_mshr_miss_latency::total   7620354733                       # number of overall MSHR miss cycles
system.cpu08.dcache.ReadReq_mshr_miss_rate::cpu08.data     0.020364                       # mshr miss rate for ReadReq accesses
system.cpu08.dcache.ReadReq_mshr_miss_rate::total     0.020364                       # mshr miss rate for ReadReq accesses
system.cpu08.dcache.WriteReq_mshr_miss_rate::cpu08.data     0.000330                       # mshr miss rate for WriteReq accesses
system.cpu08.dcache.WriteReq_mshr_miss_rate::total     0.000330                       # mshr miss rate for WriteReq accesses
system.cpu08.dcache.LoadLockedReq_mshr_miss_rate::cpu08.data     0.105263                       # mshr miss rate for LoadLockedReq accesses
system.cpu08.dcache.LoadLockedReq_mshr_miss_rate::total     0.105263                       # mshr miss rate for LoadLockedReq accesses
system.cpu08.dcache.StoreCondReq_mshr_miss_rate::cpu08.data     0.187500                       # mshr miss rate for StoreCondReq accesses
system.cpu08.dcache.StoreCondReq_mshr_miss_rate::total     0.187500                       # mshr miss rate for StoreCondReq accesses
system.cpu08.dcache.demand_mshr_miss_rate::cpu08.data     0.013919                       # mshr miss rate for demand accesses
system.cpu08.dcache.demand_mshr_miss_rate::total     0.013919                       # mshr miss rate for demand accesses
system.cpu08.dcache.overall_mshr_miss_rate::cpu08.data     0.013919                       # mshr miss rate for overall accesses
system.cpu08.dcache.overall_mshr_miss_rate::total     0.013919                       # mshr miss rate for overall accesses
system.cpu08.dcache.ReadReq_avg_mshr_miss_latency::cpu08.data 59793.143280                       # average ReadReq mshr miss latency
system.cpu08.dcache.ReadReq_avg_mshr_miss_latency::total 59793.143280                       # average ReadReq mshr miss latency
system.cpu08.dcache.WriteReq_avg_mshr_miss_latency::cpu08.data 60241.846708                       # average WriteReq mshr miss latency
system.cpu08.dcache.WriteReq_avg_mshr_miss_latency::total 60241.846708                       # average WriteReq mshr miss latency
system.cpu08.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu08.data         5805                       # average LoadLockedReq mshr miss latency
system.cpu08.dcache.LoadLockedReq_avg_mshr_miss_latency::total         5805                       # average LoadLockedReq mshr miss latency
system.cpu08.dcache.StoreCondReq_avg_mshr_miss_latency::cpu08.data         5031                       # average StoreCondReq mshr miss latency
system.cpu08.dcache.StoreCondReq_avg_mshr_miss_latency::total         5031                       # average StoreCondReq mshr miss latency
system.cpu08.dcache.demand_avg_mshr_miss_latency::cpu08.data 59796.565648                       # average overall mshr miss latency
system.cpu08.dcache.demand_avg_mshr_miss_latency::total 59796.565648                       # average overall mshr miss latency
system.cpu08.dcache.overall_avg_mshr_miss_latency::cpu08.data 59796.565648                       # average overall mshr miss latency
system.cpu08.dcache.overall_avg_mshr_miss_latency::total 59796.565648                       # average overall mshr miss latency
system.cpu08.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu08.icache.tags.replacements              51                       # number of replacements
system.cpu08.icache.tags.tagsinuse         306.750135                       # Cycle average of tags in use
system.cpu08.icache.tags.total_refs           2319835                       # Total number of references to valid blocks.
system.cpu08.icache.tags.sampled_refs             395                       # Sample count of references to valid blocks.
system.cpu08.icache.tags.avg_refs                5873                       # Average number of references to valid blocks.
system.cpu08.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu08.icache.tags.occ_blocks::cpu08.inst   306.750135                       # Average occupied blocks per requestor
system.cpu08.icache.tags.occ_percent::cpu08.inst     0.599121                       # Average percentage of cache occupancy
system.cpu08.icache.tags.occ_percent::total     0.599121                       # Average percentage of cache occupancy
system.cpu08.icache.tags.occ_task_id_blocks::1024          344                       # Occupied blocks per task id
system.cpu08.icache.tags.age_task_id_blocks_1024::2            5                       # Occupied blocks per task id
system.cpu08.icache.tags.age_task_id_blocks_1024::3           56                       # Occupied blocks per task id
system.cpu08.icache.tags.age_task_id_blocks_1024::4          283                       # Occupied blocks per task id
system.cpu08.icache.tags.occ_task_id_percent::1024     0.671875                       # Percentage of cache occupancy per task id
system.cpu08.icache.tags.tag_accesses         4640951                       # Number of tag accesses
system.cpu08.icache.tags.data_accesses        4640951                       # Number of data accesses
system.cpu08.icache.ReadReq_hits::cpu08.inst      2319835                       # number of ReadReq hits
system.cpu08.icache.ReadReq_hits::total       2319835                       # number of ReadReq hits
system.cpu08.icache.demand_hits::cpu08.inst      2319835                       # number of demand (read+write) hits
system.cpu08.icache.demand_hits::total        2319835                       # number of demand (read+write) hits
system.cpu08.icache.overall_hits::cpu08.inst      2319835                       # number of overall hits
system.cpu08.icache.overall_hits::total       2319835                       # number of overall hits
system.cpu08.icache.ReadReq_misses::cpu08.inst          443                       # number of ReadReq misses
system.cpu08.icache.ReadReq_misses::total          443                       # number of ReadReq misses
system.cpu08.icache.demand_misses::cpu08.inst          443                       # number of demand (read+write) misses
system.cpu08.icache.demand_misses::total          443                       # number of demand (read+write) misses
system.cpu08.icache.overall_misses::cpu08.inst          443                       # number of overall misses
system.cpu08.icache.overall_misses::total          443                       # number of overall misses
system.cpu08.icache.ReadReq_miss_latency::cpu08.inst     16956405                       # number of ReadReq miss cycles
system.cpu08.icache.ReadReq_miss_latency::total     16956405                       # number of ReadReq miss cycles
system.cpu08.icache.demand_miss_latency::cpu08.inst     16956405                       # number of demand (read+write) miss cycles
system.cpu08.icache.demand_miss_latency::total     16956405                       # number of demand (read+write) miss cycles
system.cpu08.icache.overall_miss_latency::cpu08.inst     16956405                       # number of overall miss cycles
system.cpu08.icache.overall_miss_latency::total     16956405                       # number of overall miss cycles
system.cpu08.icache.ReadReq_accesses::cpu08.inst      2320278                       # number of ReadReq accesses(hits+misses)
system.cpu08.icache.ReadReq_accesses::total      2320278                       # number of ReadReq accesses(hits+misses)
system.cpu08.icache.demand_accesses::cpu08.inst      2320278                       # number of demand (read+write) accesses
system.cpu08.icache.demand_accesses::total      2320278                       # number of demand (read+write) accesses
system.cpu08.icache.overall_accesses::cpu08.inst      2320278                       # number of overall (read+write) accesses
system.cpu08.icache.overall_accesses::total      2320278                       # number of overall (read+write) accesses
system.cpu08.icache.ReadReq_miss_rate::cpu08.inst     0.000191                       # miss rate for ReadReq accesses
system.cpu08.icache.ReadReq_miss_rate::total     0.000191                       # miss rate for ReadReq accesses
system.cpu08.icache.demand_miss_rate::cpu08.inst     0.000191                       # miss rate for demand accesses
system.cpu08.icache.demand_miss_rate::total     0.000191                       # miss rate for demand accesses
system.cpu08.icache.overall_miss_rate::cpu08.inst     0.000191                       # miss rate for overall accesses
system.cpu08.icache.overall_miss_rate::total     0.000191                       # miss rate for overall accesses
system.cpu08.icache.ReadReq_avg_miss_latency::cpu08.inst 38276.309255                       # average ReadReq miss latency
system.cpu08.icache.ReadReq_avg_miss_latency::total 38276.309255                       # average ReadReq miss latency
system.cpu08.icache.demand_avg_miss_latency::cpu08.inst 38276.309255                       # average overall miss latency
system.cpu08.icache.demand_avg_miss_latency::total 38276.309255                       # average overall miss latency
system.cpu08.icache.overall_avg_miss_latency::cpu08.inst 38276.309255                       # average overall miss latency
system.cpu08.icache.overall_avg_miss_latency::total 38276.309255                       # average overall miss latency
system.cpu08.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu08.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu08.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu08.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu08.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu08.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu08.icache.fast_writes                     0                       # number of fast writes performed
system.cpu08.icache.cache_copies                    0                       # number of cache copies performed
system.cpu08.icache.writebacks::writebacks           51                       # number of writebacks
system.cpu08.icache.writebacks::total              51                       # number of writebacks
system.cpu08.icache.ReadReq_mshr_hits::cpu08.inst           48                       # number of ReadReq MSHR hits
system.cpu08.icache.ReadReq_mshr_hits::total           48                       # number of ReadReq MSHR hits
system.cpu08.icache.demand_mshr_hits::cpu08.inst           48                       # number of demand (read+write) MSHR hits
system.cpu08.icache.demand_mshr_hits::total           48                       # number of demand (read+write) MSHR hits
system.cpu08.icache.overall_mshr_hits::cpu08.inst           48                       # number of overall MSHR hits
system.cpu08.icache.overall_mshr_hits::total           48                       # number of overall MSHR hits
system.cpu08.icache.ReadReq_mshr_misses::cpu08.inst          395                       # number of ReadReq MSHR misses
system.cpu08.icache.ReadReq_mshr_misses::total          395                       # number of ReadReq MSHR misses
system.cpu08.icache.demand_mshr_misses::cpu08.inst          395                       # number of demand (read+write) MSHR misses
system.cpu08.icache.demand_mshr_misses::total          395                       # number of demand (read+write) MSHR misses
system.cpu08.icache.overall_mshr_misses::cpu08.inst          395                       # number of overall MSHR misses
system.cpu08.icache.overall_mshr_misses::total          395                       # number of overall MSHR misses
system.cpu08.icache.ReadReq_mshr_miss_latency::cpu08.inst     12848787                       # number of ReadReq MSHR miss cycles
system.cpu08.icache.ReadReq_mshr_miss_latency::total     12848787                       # number of ReadReq MSHR miss cycles
system.cpu08.icache.demand_mshr_miss_latency::cpu08.inst     12848787                       # number of demand (read+write) MSHR miss cycles
system.cpu08.icache.demand_mshr_miss_latency::total     12848787                       # number of demand (read+write) MSHR miss cycles
system.cpu08.icache.overall_mshr_miss_latency::cpu08.inst     12848787                       # number of overall MSHR miss cycles
system.cpu08.icache.overall_mshr_miss_latency::total     12848787                       # number of overall MSHR miss cycles
system.cpu08.icache.ReadReq_mshr_miss_rate::cpu08.inst     0.000170                       # mshr miss rate for ReadReq accesses
system.cpu08.icache.ReadReq_mshr_miss_rate::total     0.000170                       # mshr miss rate for ReadReq accesses
system.cpu08.icache.demand_mshr_miss_rate::cpu08.inst     0.000170                       # mshr miss rate for demand accesses
system.cpu08.icache.demand_mshr_miss_rate::total     0.000170                       # mshr miss rate for demand accesses
system.cpu08.icache.overall_mshr_miss_rate::cpu08.inst     0.000170                       # mshr miss rate for overall accesses
system.cpu08.icache.overall_mshr_miss_rate::total     0.000170                       # mshr miss rate for overall accesses
system.cpu08.icache.ReadReq_avg_mshr_miss_latency::cpu08.inst 32528.574684                       # average ReadReq mshr miss latency
system.cpu08.icache.ReadReq_avg_mshr_miss_latency::total 32528.574684                       # average ReadReq mshr miss latency
system.cpu08.icache.demand_avg_mshr_miss_latency::cpu08.inst 32528.574684                       # average overall mshr miss latency
system.cpu08.icache.demand_avg_mshr_miss_latency::total 32528.574684                       # average overall mshr miss latency
system.cpu08.icache.overall_avg_mshr_miss_latency::cpu08.inst 32528.574684                       # average overall mshr miss latency
system.cpu08.icache.overall_avg_mshr_miss_latency::total 32528.574684                       # average overall mshr miss latency
system.cpu08.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu09.branchPred.lookups               1944185                       # Number of BP lookups
system.cpu09.branchPred.condPredicted         1858924                       # Number of conditional branches predicted
system.cpu09.branchPred.condIncorrect           13069                       # Number of conditional branches incorrect
system.cpu09.branchPred.BTBLookups            1098882                       # Number of BTB lookups
system.cpu09.branchPred.BTBHits                959036                       # Number of BTB hits
system.cpu09.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu09.branchPred.BTBHitPct           87.273793                       # BTB Hit Percentage
system.cpu09.branchPred.usedRAS                 41751                       # Number of times the RAS was used to get a target.
system.cpu09.branchPred.RASInCorrect                4                       # Number of incorrect RAS predictions.
system.cpu09.branchPred.indirectLookups            68                       # Number of indirect predictor lookups.
system.cpu09.branchPred.indirectHits                0                       # Number of indirect target hits.
system.cpu09.branchPred.indirectMisses             68                       # Number of indirect misses.
system.cpu09.branchPredindirectMispredicted           14                       # Number of mispredicted indirect branches.
system.cpu09.dtb.fetch_hits                         0                       # ITB hits
system.cpu09.dtb.fetch_misses                       0                       # ITB misses
system.cpu09.dtb.fetch_acv                          0                       # ITB acv
system.cpu09.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu09.dtb.read_hits                    5790266                       # DTB read hits
system.cpu09.dtb.read_misses                     3034                       # DTB read misses
system.cpu09.dtb.read_acv                           0                       # DTB read access violations
system.cpu09.dtb.read_accesses                5793300                       # DTB read accesses
system.cpu09.dtb.write_hits                   2681536                       # DTB write hits
system.cpu09.dtb.write_misses                      14                       # DTB write misses
system.cpu09.dtb.write_acv                          0                       # DTB write access violations
system.cpu09.dtb.write_accesses               2681550                       # DTB write accesses
system.cpu09.dtb.data_hits                    8471802                       # DTB hits
system.cpu09.dtb.data_misses                     3048                       # DTB misses
system.cpu09.dtb.data_acv                           0                       # DTB access violations
system.cpu09.dtb.data_accesses                8474850                       # DTB accesses
system.cpu09.itb.fetch_hits                   2129639                       # ITB hits
system.cpu09.itb.fetch_misses                      68                       # ITB misses
system.cpu09.itb.fetch_acv                          0                       # ITB acv
system.cpu09.itb.fetch_accesses               2129707                       # ITB accesses
system.cpu09.itb.read_hits                          0                       # DTB read hits
system.cpu09.itb.read_misses                        0                       # DTB read misses
system.cpu09.itb.read_acv                           0                       # DTB read access violations
system.cpu09.itb.read_accesses                      0                       # DTB read accesses
system.cpu09.itb.write_hits                         0                       # DTB write hits
system.cpu09.itb.write_misses                       0                       # DTB write misses
system.cpu09.itb.write_acv                          0                       # DTB write access violations
system.cpu09.itb.write_accesses                     0                       # DTB write accesses
system.cpu09.itb.data_hits                          0                       # DTB hits
system.cpu09.itb.data_misses                        0                       # DTB misses
system.cpu09.itb.data_acv                           0                       # DTB access violations
system.cpu09.itb.data_accesses                      0                       # DTB accesses
system.cpu09.numCycles                        6427920                       # number of cpu cycles simulated
system.cpu09.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu09.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu09.fetch.icacheStallCycles            15788                       # Number of cycles fetch is stalled on an Icache miss
system.cpu09.fetch.Insts                     23360828                       # Number of instructions fetch has processed
system.cpu09.fetch.Branches                   1944185                       # Number of branches that fetch encountered
system.cpu09.fetch.predictedBranches          1000787                       # Number of branches that fetch has predicted taken
system.cpu09.fetch.Cycles                     6306834                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu09.fetch.SquashCycles                 26819                       # Number of cycles fetch has spent squashing
system.cpu09.fetch.MiscStallCycles                 34                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu09.fetch.NoActiveThreadStallCycles        85493                       # Number of stall cycles due to no active thread to fetch from
system.cpu09.fetch.PendingTrapStallCycles         1684                       # Number of stall cycles due to pending traps
system.cpu09.fetch.CacheLines                 2129639                       # Number of cache lines fetched
system.cpu09.fetch.IcacheSquashes                 215                       # Number of outstanding Icache misses that were squashed
system.cpu09.fetch.rateDist::samples          6423242                       # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::mean            3.636922                       # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::stdev           3.478367                       # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::0                2473959     38.52%     38.52% # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::1                 203664      3.17%     41.69% # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::2                 406761      6.33%     48.02% # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::3                 279977      4.36%     52.38% # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::4                 553630      8.62%     61.00% # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::5                  44480      0.69%     61.69% # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::6                  78634      1.22%     62.91% # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::7                 462109      7.19%     70.11% # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::8                1920028     29.89%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::total            6423242                       # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.branchRate                0.302459                       # Number of branch fetches per cycle
system.cpu09.fetch.rate                      3.634275                       # Number of inst fetches per cycle
system.cpu09.decode.IdleCycles                 172387                       # Number of cycles decode is idle
system.cpu09.decode.BlockedCycles             2651363                       # Number of cycles decode is blocked
system.cpu09.decode.RunCycles                 3188254                       # Number of cycles decode is running
system.cpu09.decode.UnblockCycles              312547                       # Number of cycles decode is unblocking
system.cpu09.decode.SquashCycles                13198                       # Number of cycles decode is squashing
system.cpu09.decode.BranchResolved              42912                       # Number of times decode resolved a branch
system.cpu09.decode.BranchMispred                 221                       # Number of times decode detected a branch misprediction
system.cpu09.decode.DecodedInsts             23181322                       # Number of instructions handled by decode
system.cpu09.decode.SquashedInsts                 905                       # Number of squashed instructions handled by decode
system.cpu09.rename.SquashCycles                13198                       # Number of cycles rename is squashing
system.cpu09.rename.IdleCycles                 322127                       # Number of cycles rename is idle
system.cpu09.rename.BlockCycles                593362                       # Number of cycles rename is blocking
system.cpu09.rename.serializeStallCycles        12074                       # count of cycles rename stalled for serializing inst
system.cpu09.rename.RunCycles                 3346694                       # Number of cycles rename is running
system.cpu09.rename.UnblockCycles             2050294                       # Number of cycles rename is unblocking
system.cpu09.rename.RenamedInsts             23092163                       # Number of instructions processed by rename
system.cpu09.rename.ROBFullEvents                4432                       # Number of times rename has blocked due to ROB full
system.cpu09.rename.IQFullEvents               350607                       # Number of times rename has blocked due to IQ full
system.cpu09.rename.LQFullEvents              1799594                       # Number of times rename has blocked due to LQ full
system.cpu09.rename.SQFullEvents                 2210                       # Number of times rename has blocked due to SQ full
system.cpu09.rename.RenamedOperands          16938644                       # Number of destination operands rename has renamed
system.cpu09.rename.RenameLookups            33750486                       # Number of register rename lookups that rename has made
system.cpu09.rename.int_rename_lookups       19920251                       # Number of integer rename lookups
system.cpu09.rename.fp_rename_lookups        13830231                       # Number of floating rename lookups
system.cpu09.rename.CommittedMaps            16581660                       # Number of HB maps that are committed
system.cpu09.rename.UndoneMaps                 356984                       # Number of HB maps that are undone due to squashing
system.cpu09.rename.serializingInsts              336                       # count of serializing insts renamed
system.cpu09.rename.tempSerializingInsts          323                       # count of temporary serializing insts renamed
system.cpu09.rename.skidInsts                 1749546                       # count of insts added to the skid buffer
system.cpu09.memDep0.insertedLoads            5735380                       # Number of loads inserted to the mem dependence unit.
system.cpu09.memDep0.insertedStores           2684186                       # Number of stores inserted to the mem dependence unit.
system.cpu09.memDep0.conflictingLoads           46520                       # Number of conflicting loads.
system.cpu09.memDep0.conflictingStores          30629                       # Number of conflicting stores.
system.cpu09.iq.iqInstsAdded                 22686599                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu09.iq.iqNonSpecInstsAdded               342                       # Number of non-speculative instructions added to the IQ
system.cpu09.iq.iqInstsIssued                22710673                       # Number of instructions issued
system.cpu09.iq.iqSquashedInstsIssued           12981                       # Number of squashed instructions issued
system.cpu09.iq.iqSquashedInstsExamined        271739                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu09.iq.iqSquashedOperandsExamined       153294                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu09.iq.iqSquashedNonSpecRemoved           31                       # Number of squashed non-spec instructions that were removed
system.cpu09.iq.issued_per_cycle::samples      6423242                       # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::mean       3.535703                       # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::stdev      3.059804                       # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::0           2140834     33.33%     33.33% # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::1            207631      3.23%     36.56% # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::2            343898      5.35%     41.92% # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::3            448961      6.99%     48.91% # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::4            514049      8.00%     56.91% # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::5            706629     11.00%     67.91% # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::6            582430      9.07%     76.98% # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::7            446038      6.94%     83.92% # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::8           1032772     16.08%    100.00% # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::total       6423242                       # Number of insts issued each cycle
system.cpu09.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu09.iq.fu_full::IntAlu                 19558      1.74%      1.74% # attempts to use FU when none available
system.cpu09.iq.fu_full::IntMult                    0      0.00%      1.74% # attempts to use FU when none available
system.cpu09.iq.fu_full::IntDiv                     0      0.00%      1.74% # attempts to use FU when none available
system.cpu09.iq.fu_full::FloatAdd               27798      2.48%      4.22% # attempts to use FU when none available
system.cpu09.iq.fu_full::FloatCmp                   0      0.00%      4.22% # attempts to use FU when none available
system.cpu09.iq.fu_full::FloatCvt                   0      0.00%      4.22% # attempts to use FU when none available
system.cpu09.iq.fu_full::FloatMult             548990     48.93%     53.15% # attempts to use FU when none available
system.cpu09.iq.fu_full::FloatDiv                6192      0.55%     53.70% # attempts to use FU when none available
system.cpu09.iq.fu_full::FloatSqrt                  0      0.00%     53.70% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdAdd                    0      0.00%     53.70% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdAddAcc                 0      0.00%     53.70% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdAlu                    0      0.00%     53.70% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdCmp                    0      0.00%     53.70% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdCvt                    0      0.00%     53.70% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdMisc                   0      0.00%     53.70% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdMult                   0      0.00%     53.70% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdMultAcc                0      0.00%     53.70% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdShift                  0      0.00%     53.70% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdShiftAcc               0      0.00%     53.70% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdSqrt                   0      0.00%     53.70% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdFloatAdd               0      0.00%     53.70% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdFloatAlu               0      0.00%     53.70% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdFloatCmp               0      0.00%     53.70% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdFloatCvt               0      0.00%     53.70% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdFloatDiv               0      0.00%     53.70% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdFloatMisc              0      0.00%     53.70% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdFloatMult              0      0.00%     53.70% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdFloatMultAcc            0      0.00%     53.70% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdFloatSqrt              0      0.00%     53.70% # attempts to use FU when none available
system.cpu09.iq.fu_full::MemRead               517282     46.10%     99.80% # attempts to use FU when none available
system.cpu09.iq.fu_full::MemWrite                2188      0.20%    100.00% # attempts to use FU when none available
system.cpu09.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu09.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu09.iq.FU_type_0::No_OpClass               4      0.00%      0.00% # Type of FU issued
system.cpu09.iq.FU_type_0::IntAlu             8032393     35.37%     35.37% # Type of FU issued
system.cpu09.iq.FU_type_0::IntMult              23684      0.10%     35.47% # Type of FU issued
system.cpu09.iq.FU_type_0::IntDiv                   0      0.00%     35.47% # Type of FU issued
system.cpu09.iq.FU_type_0::FloatAdd           3501055     15.42%     50.89% # Type of FU issued
system.cpu09.iq.FU_type_0::FloatCmp                 0      0.00%     50.89% # Type of FU issued
system.cpu09.iq.FU_type_0::FloatCvt                 0      0.00%     50.89% # Type of FU issued
system.cpu09.iq.FU_type_0::FloatMult          2646181     11.65%     62.54% # Type of FU issued
system.cpu09.iq.FU_type_0::FloatDiv              7400      0.03%     62.57% # Type of FU issued
system.cpu09.iq.FU_type_0::FloatSqrt                0      0.00%     62.57% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdAdd                  0      0.00%     62.57% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdAddAcc               0      0.00%     62.57% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdAlu                  0      0.00%     62.57% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdCmp                  0      0.00%     62.57% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdCvt                  0      0.00%     62.57% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdMisc                 0      0.00%     62.57% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdMult                 0      0.00%     62.57% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdMultAcc              0      0.00%     62.57% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdShift                0      0.00%     62.57% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdShiftAcc             0      0.00%     62.57% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdSqrt                 0      0.00%     62.57% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdFloatAdd             0      0.00%     62.57% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdFloatAlu             0      0.00%     62.57% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdFloatCmp             0      0.00%     62.57% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdFloatCvt             0      0.00%     62.57% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdFloatDiv             0      0.00%     62.57% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdFloatMisc            0      0.00%     62.57% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdFloatMult            0      0.00%     62.57% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     62.57% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdFloatSqrt            0      0.00%     62.57% # Type of FU issued
system.cpu09.iq.FU_type_0::MemRead            5818258     25.62%     88.19% # Type of FU issued
system.cpu09.iq.FU_type_0::MemWrite           2681698     11.81%    100.00% # Type of FU issued
system.cpu09.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu09.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu09.iq.FU_type_0::total             22710673                       # Type of FU issued
system.cpu09.iq.rate                         3.533129                       # Inst issue rate
system.cpu09.iq.fu_busy_cnt                   1122008                       # FU busy when requested
system.cpu09.iq.fu_busy_rate                 0.049404                       # FU busy rate (busy events/executed inst)
system.cpu09.iq.int_inst_queue_reads         23032669                       # Number of integer instruction queue reads
system.cpu09.iq.int_inst_queue_writes         8486553                       # Number of integer instruction queue writes
system.cpu09.iq.int_inst_queue_wakeup_accesses      8248473                       # Number of integer instruction queue wakeup accesses
system.cpu09.iq.fp_inst_queue_reads          29946908                       # Number of floating instruction queue reads
system.cpu09.iq.fp_inst_queue_writes         14472389                       # Number of floating instruction queue writes
system.cpu09.iq.fp_inst_queue_wakeup_accesses     14293961                       # Number of floating instruction queue wakeup accesses
system.cpu09.iq.int_alu_accesses              8316447                       # Number of integer alu accesses
system.cpu09.iq.fp_alu_accesses              15516230                       # Number of floating point alu accesses
system.cpu09.iew.lsq.thread0.forwLoads          28977                       # Number of loads that had data forwarded from stores
system.cpu09.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu09.iew.lsq.thread0.squashedLoads        67134                       # Number of loads squashed
system.cpu09.iew.lsq.thread0.ignoredResponses            7                       # Number of memory responses ignored because the instruction is squashed
system.cpu09.iew.lsq.thread0.memOrderViolation          263                       # Number of memory ordering violations
system.cpu09.iew.lsq.thread0.squashedStores         3360                       # Number of stores squashed
system.cpu09.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu09.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu09.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu09.iew.lsq.thread0.cacheBlocked       103944                       # Number of times an access to memory failed due to the cache being blocked
system.cpu09.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu09.iew.iewSquashCycles                13198                       # Number of cycles IEW is squashing
system.cpu09.iew.iewBlockCycles                263421                       # Number of cycles IEW is blocking
system.cpu09.iew.iewUnblockCycles              250120                       # Number of cycles IEW is unblocking
system.cpu09.iew.iewDispatchedInsts          22916784                       # Number of instructions dispatched to IQ
system.cpu09.iew.iewDispSquashedInsts             707                       # Number of squashed instructions skipped by dispatch
system.cpu09.iew.iewDispLoadInsts             5735380                       # Number of dispatched load instructions
system.cpu09.iew.iewDispStoreInsts            2684186                       # Number of dispatched store instructions
system.cpu09.iew.iewDispNonSpecInsts              321                       # Number of dispatched non-speculative instructions
system.cpu09.iew.iewIQFullEvents                 5479                       # Number of times the IQ has become full, causing a stall
system.cpu09.iew.iewLSQFullEvents              241659                       # Number of times the LSQ has become full, causing a stall
system.cpu09.iew.memOrderViolationEvents          263                       # Number of memory order violations
system.cpu09.iew.predictedTakenIncorrect        12469                       # Number of branches that were predicted taken incorrectly
system.cpu09.iew.predictedNotTakenIncorrect          464                       # Number of branches that were predicted not taken incorrectly
system.cpu09.iew.branchMispredicts              12933                       # Number of branch mispredicts detected at execute
system.cpu09.iew.iewExecutedInsts            22659681                       # Number of executed instructions
system.cpu09.iew.iewExecLoadInsts             5793300                       # Number of load instructions executed
system.cpu09.iew.iewExecSquashedInsts           50992                       # Number of squashed instructions skipped in execute
system.cpu09.iew.exec_swp                           0                       # number of swp insts executed
system.cpu09.iew.exec_nop                      229843                       # number of nop insts executed
system.cpu09.iew.exec_refs                    8474850                       # number of memory reference insts executed
system.cpu09.iew.exec_branches                1908497                       # Number of branches executed
system.cpu09.iew.exec_stores                  2681550                       # Number of stores executed
system.cpu09.iew.exec_rate                   3.525196                       # Inst execution rate
system.cpu09.iew.wb_sent                     22549890                       # cumulative count of insts sent to commit
system.cpu09.iew.wb_count                    22542434                       # cumulative count of insts written-back
system.cpu09.iew.wb_producers                14858369                       # num instructions producing a value
system.cpu09.iew.wb_consumers                18640985                       # num instructions consuming a value
system.cpu09.iew.wb_rate                     3.506956                       # insts written-back per cycle
system.cpu09.iew.wb_fanout                   0.797081                       # average fanout of values written-back
system.cpu09.commit.commitSquashedInsts        282963                       # The number of squashed insts skipped by commit
system.cpu09.commit.commitNonSpecStalls           311                       # The number of times commit has been forced to stall to communicate backwards
system.cpu09.commit.branchMispredicts           12858                       # The number of times a branch was mispredicted
system.cpu09.commit.committed_per_cycle::samples      6294378                       # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::mean     3.595669                       # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::stdev     3.542238                       # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::0      2719202     43.20%     43.20% # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::1       126599      2.01%     45.21% # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::2       173387      2.75%     47.97% # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::3       274520      4.36%     52.33% # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::4       146522      2.33%     54.66% # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::5       457569      7.27%     61.93% # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::6       283431      4.50%     66.43% # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::7       144134      2.29%     68.72% # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::8      1969014     31.28%    100.00% # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::total      6294378                       # Number of insts commited each cycle
system.cpu09.commit.committedInsts           22632502                       # Number of instructions committed
system.cpu09.commit.committedOps             22632502                       # Number of ops (including micro ops) committed
system.cpu09.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu09.commit.refs                      8349072                       # Number of memory references committed
system.cpu09.commit.loads                     5668246                       # Number of loads committed
system.cpu09.commit.membars                        15                       # Number of memory barriers committed
system.cpu09.commit.branches                  1870799                       # Number of branches committed
system.cpu09.commit.fp_insts                 14287237                       # Number of committed floating point instructions.
system.cpu09.commit.int_insts                16924351                       # Number of committed integer instructions.
system.cpu09.commit.function_calls              40089                       # Number of function calls committed.
system.cpu09.commit.op_class_0::No_OpClass       217304      0.96%      0.96% # Class of committed instruction
system.cpu09.commit.op_class_0::IntAlu        7893866     34.88%     35.84% # Class of committed instruction
system.cpu09.commit.op_class_0::IntMult         22964      0.10%     35.94% # Class of committed instruction
system.cpu09.commit.op_class_0::IntDiv              0      0.00%     35.94% # Class of committed instruction
system.cpu09.commit.op_class_0::FloatAdd      3496097     15.45%     51.39% # Class of committed instruction
system.cpu09.commit.op_class_0::FloatCmp            0      0.00%     51.39% # Class of committed instruction
system.cpu09.commit.op_class_0::FloatCvt            0      0.00%     51.39% # Class of committed instruction
system.cpu09.commit.op_class_0::FloatMult      2646016     11.69%     63.08% # Class of committed instruction
system.cpu09.commit.op_class_0::FloatDiv         7168      0.03%     63.11% # Class of committed instruction
system.cpu09.commit.op_class_0::FloatSqrt            0      0.00%     63.11% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdAdd             0      0.00%     63.11% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdAddAcc            0      0.00%     63.11% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdAlu             0      0.00%     63.11% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdCmp             0      0.00%     63.11% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdCvt             0      0.00%     63.11% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdMisc            0      0.00%     63.11% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdMult            0      0.00%     63.11% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdMultAcc            0      0.00%     63.11% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdShift            0      0.00%     63.11% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdShiftAcc            0      0.00%     63.11% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdSqrt            0      0.00%     63.11% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdFloatAdd            0      0.00%     63.11% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdFloatAlu            0      0.00%     63.11% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdFloatCmp            0      0.00%     63.11% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdFloatCvt            0      0.00%     63.11% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdFloatDiv            0      0.00%     63.11% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdFloatMisc            0      0.00%     63.11% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdFloatMult            0      0.00%     63.11% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdFloatMultAcc            0      0.00%     63.11% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdFloatSqrt            0      0.00%     63.11% # Class of committed instruction
system.cpu09.commit.op_class_0::MemRead       5668261     25.04%     88.15% # Class of committed instruction
system.cpu09.commit.op_class_0::MemWrite      2680826     11.85%    100.00% # Class of committed instruction
system.cpu09.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu09.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu09.commit.op_class_0::total        22632502                       # Class of committed instruction
system.cpu09.commit.bw_lim_events             1969014                       # number cycles where commit BW limit reached
system.cpu09.rob.rob_reads                   27238892                       # The number of ROB reads
system.cpu09.rob.rob_writes                  45874154                       # The number of ROB writes
system.cpu09.timesIdled                           201                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu09.idleCycles                          4678                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu09.quiesceCycles                   39565518                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu09.committedInsts                  22415202                       # Number of Instructions Simulated
system.cpu09.committedOps                    22415202                       # Number of Ops (including micro ops) Simulated
system.cpu09.cpi                             0.286766                       # CPI: Cycles Per Instruction
system.cpu09.cpi_total                       0.286766                       # CPI: Total CPI of All Threads
system.cpu09.ipc                             3.487163                       # IPC: Instructions Per Cycle
system.cpu09.ipc_total                       3.487163                       # IPC: Total IPC of All Threads
system.cpu09.int_regfile_reads               19784710                       # number of integer regfile reads
system.cpu09.int_regfile_writes               5688339                       # number of integer regfile writes
system.cpu09.fp_regfile_reads                13635560                       # number of floating regfile reads
system.cpu09.fp_regfile_writes               10984469                       # number of floating regfile writes
system.cpu09.misc_regfile_reads                   189                       # number of misc regfile reads
system.cpu09.misc_regfile_writes                   38                       # number of misc regfile writes
system.cpu09.dcache.tags.replacements          114920                       # number of replacements
system.cpu09.dcache.tags.tagsinuse          55.022774                       # Cycle average of tags in use
system.cpu09.dcache.tags.total_refs           7833665                       # Total number of references to valid blocks.
system.cpu09.dcache.tags.sampled_refs          114981                       # Sample count of references to valid blocks.
system.cpu09.dcache.tags.avg_refs           68.130082                       # Average number of references to valid blocks.
system.cpu09.dcache.tags.warmup_cycle     43780705119                       # Cycle when the warmup percentage was hit.
system.cpu09.dcache.tags.occ_blocks::cpu09.data    55.022774                       # Average occupied blocks per requestor
system.cpu09.dcache.tags.occ_percent::cpu09.data     0.859731                       # Average percentage of cache occupancy
system.cpu09.dcache.tags.occ_percent::total     0.859731                       # Average percentage of cache occupancy
system.cpu09.dcache.tags.occ_task_id_blocks::1024           61                       # Occupied blocks per task id
system.cpu09.dcache.tags.age_task_id_blocks_1024::1            3                       # Occupied blocks per task id
system.cpu09.dcache.tags.age_task_id_blocks_1024::2           58                       # Occupied blocks per task id
system.cpu09.dcache.tags.occ_task_id_percent::1024     0.953125                       # Percentage of cache occupancy per task id
system.cpu09.dcache.tags.tag_accesses        16803198                       # Number of tag accesses
system.cpu09.dcache.tags.data_accesses       16803198                       # Number of data accesses
system.cpu09.dcache.ReadReq_hits::cpu09.data      5156543                       # number of ReadReq hits
system.cpu09.dcache.ReadReq_hits::total       5156543                       # number of ReadReq hits
system.cpu09.dcache.WriteReq_hits::cpu09.data      2677028                       # number of WriteReq hits
system.cpu09.dcache.WriteReq_hits::total      2677028                       # number of WriteReq hits
system.cpu09.dcache.LoadLockedReq_hits::cpu09.data           19                       # number of LoadLockedReq hits
system.cpu09.dcache.LoadLockedReq_hits::total           19                       # number of LoadLockedReq hits
system.cpu09.dcache.StoreCondReq_hits::cpu09.data           14                       # number of StoreCondReq hits
system.cpu09.dcache.StoreCondReq_hits::total           14                       # number of StoreCondReq hits
system.cpu09.dcache.demand_hits::cpu09.data      7833571                       # number of demand (read+write) hits
system.cpu09.dcache.demand_hits::total        7833571                       # number of demand (read+write) hits
system.cpu09.dcache.overall_hits::cpu09.data      7833571                       # number of overall hits
system.cpu09.dcache.overall_hits::total       7833571                       # number of overall hits
system.cpu09.dcache.ReadReq_misses::cpu09.data       506646                       # number of ReadReq misses
system.cpu09.dcache.ReadReq_misses::total       506646                       # number of ReadReq misses
system.cpu09.dcache.WriteReq_misses::cpu09.data         3780                       # number of WriteReq misses
system.cpu09.dcache.WriteReq_misses::total         3780                       # number of WriteReq misses
system.cpu09.dcache.LoadLockedReq_misses::cpu09.data            2                       # number of LoadLockedReq misses
system.cpu09.dcache.LoadLockedReq_misses::total            2                       # number of LoadLockedReq misses
system.cpu09.dcache.StoreCondReq_misses::cpu09.data            4                       # number of StoreCondReq misses
system.cpu09.dcache.StoreCondReq_misses::total            4                       # number of StoreCondReq misses
system.cpu09.dcache.demand_misses::cpu09.data       510426                       # number of demand (read+write) misses
system.cpu09.dcache.demand_misses::total       510426                       # number of demand (read+write) misses
system.cpu09.dcache.overall_misses::cpu09.data       510426                       # number of overall misses
system.cpu09.dcache.overall_misses::total       510426                       # number of overall misses
system.cpu09.dcache.ReadReq_miss_latency::cpu09.data  45800436447                       # number of ReadReq miss cycles
system.cpu09.dcache.ReadReq_miss_latency::total  45800436447                       # number of ReadReq miss cycles
system.cpu09.dcache.WriteReq_miss_latency::cpu09.data    224878803                       # number of WriteReq miss cycles
system.cpu09.dcache.WriteReq_miss_latency::total    224878803                       # number of WriteReq miss cycles
system.cpu09.dcache.LoadLockedReq_miss_latency::cpu09.data        13932                       # number of LoadLockedReq miss cycles
system.cpu09.dcache.LoadLockedReq_miss_latency::total        13932                       # number of LoadLockedReq miss cycles
system.cpu09.dcache.StoreCondReq_miss_latency::cpu09.data        25542                       # number of StoreCondReq miss cycles
system.cpu09.dcache.StoreCondReq_miss_latency::total        25542                       # number of StoreCondReq miss cycles
system.cpu09.dcache.demand_miss_latency::cpu09.data  46025315250                       # number of demand (read+write) miss cycles
system.cpu09.dcache.demand_miss_latency::total  46025315250                       # number of demand (read+write) miss cycles
system.cpu09.dcache.overall_miss_latency::cpu09.data  46025315250                       # number of overall miss cycles
system.cpu09.dcache.overall_miss_latency::total  46025315250                       # number of overall miss cycles
system.cpu09.dcache.ReadReq_accesses::cpu09.data      5663189                       # number of ReadReq accesses(hits+misses)
system.cpu09.dcache.ReadReq_accesses::total      5663189                       # number of ReadReq accesses(hits+misses)
system.cpu09.dcache.WriteReq_accesses::cpu09.data      2680808                       # number of WriteReq accesses(hits+misses)
system.cpu09.dcache.WriteReq_accesses::total      2680808                       # number of WriteReq accesses(hits+misses)
system.cpu09.dcache.LoadLockedReq_accesses::cpu09.data           21                       # number of LoadLockedReq accesses(hits+misses)
system.cpu09.dcache.LoadLockedReq_accesses::total           21                       # number of LoadLockedReq accesses(hits+misses)
system.cpu09.dcache.StoreCondReq_accesses::cpu09.data           18                       # number of StoreCondReq accesses(hits+misses)
system.cpu09.dcache.StoreCondReq_accesses::total           18                       # number of StoreCondReq accesses(hits+misses)
system.cpu09.dcache.demand_accesses::cpu09.data      8343997                       # number of demand (read+write) accesses
system.cpu09.dcache.demand_accesses::total      8343997                       # number of demand (read+write) accesses
system.cpu09.dcache.overall_accesses::cpu09.data      8343997                       # number of overall (read+write) accesses
system.cpu09.dcache.overall_accesses::total      8343997                       # number of overall (read+write) accesses
system.cpu09.dcache.ReadReq_miss_rate::cpu09.data     0.089463                       # miss rate for ReadReq accesses
system.cpu09.dcache.ReadReq_miss_rate::total     0.089463                       # miss rate for ReadReq accesses
system.cpu09.dcache.WriteReq_miss_rate::cpu09.data     0.001410                       # miss rate for WriteReq accesses
system.cpu09.dcache.WriteReq_miss_rate::total     0.001410                       # miss rate for WriteReq accesses
system.cpu09.dcache.LoadLockedReq_miss_rate::cpu09.data     0.095238                       # miss rate for LoadLockedReq accesses
system.cpu09.dcache.LoadLockedReq_miss_rate::total     0.095238                       # miss rate for LoadLockedReq accesses
system.cpu09.dcache.StoreCondReq_miss_rate::cpu09.data     0.222222                       # miss rate for StoreCondReq accesses
system.cpu09.dcache.StoreCondReq_miss_rate::total     0.222222                       # miss rate for StoreCondReq accesses
system.cpu09.dcache.demand_miss_rate::cpu09.data     0.061173                       # miss rate for demand accesses
system.cpu09.dcache.demand_miss_rate::total     0.061173                       # miss rate for demand accesses
system.cpu09.dcache.overall_miss_rate::cpu09.data     0.061173                       # miss rate for overall accesses
system.cpu09.dcache.overall_miss_rate::total     0.061173                       # miss rate for overall accesses
system.cpu09.dcache.ReadReq_avg_miss_latency::cpu09.data 90399.285590                       # average ReadReq miss latency
system.cpu09.dcache.ReadReq_avg_miss_latency::total 90399.285590                       # average ReadReq miss latency
system.cpu09.dcache.WriteReq_avg_miss_latency::cpu09.data 59491.746825                       # average WriteReq miss latency
system.cpu09.dcache.WriteReq_avg_miss_latency::total 59491.746825                       # average WriteReq miss latency
system.cpu09.dcache.LoadLockedReq_avg_miss_latency::cpu09.data         6966                       # average LoadLockedReq miss latency
system.cpu09.dcache.LoadLockedReq_avg_miss_latency::total         6966                       # average LoadLockedReq miss latency
system.cpu09.dcache.StoreCondReq_avg_miss_latency::cpu09.data  6385.500000                       # average StoreCondReq miss latency
system.cpu09.dcache.StoreCondReq_avg_miss_latency::total  6385.500000                       # average StoreCondReq miss latency
system.cpu09.dcache.demand_avg_miss_latency::cpu09.data 90170.397374                       # average overall miss latency
system.cpu09.dcache.demand_avg_miss_latency::total 90170.397374                       # average overall miss latency
system.cpu09.dcache.overall_avg_miss_latency::cpu09.data 90170.397374                       # average overall miss latency
system.cpu09.dcache.overall_avg_miss_latency::total 90170.397374                       # average overall miss latency
system.cpu09.dcache.blocked_cycles::no_mshrs       241818                       # number of cycles access was blocked
system.cpu09.dcache.blocked_cycles::no_targets          224                       # number of cycles access was blocked
system.cpu09.dcache.blocked::no_mshrs            7581                       # number of cycles access was blocked
system.cpu09.dcache.blocked::no_targets             2                       # number of cycles access was blocked
system.cpu09.dcache.avg_blocked_cycles::no_mshrs    31.897903                       # average number of cycles each access was blocked
system.cpu09.dcache.avg_blocked_cycles::no_targets          112                       # average number of cycles each access was blocked
system.cpu09.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu09.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu09.dcache.writebacks::writebacks        60572                       # number of writebacks
system.cpu09.dcache.writebacks::total           60572                       # number of writebacks
system.cpu09.dcache.ReadReq_mshr_hits::cpu09.data       392360                       # number of ReadReq MSHR hits
system.cpu09.dcache.ReadReq_mshr_hits::total       392360                       # number of ReadReq MSHR hits
system.cpu09.dcache.WriteReq_mshr_hits::cpu09.data         2868                       # number of WriteReq MSHR hits
system.cpu09.dcache.WriteReq_mshr_hits::total         2868                       # number of WriteReq MSHR hits
system.cpu09.dcache.demand_mshr_hits::cpu09.data       395228                       # number of demand (read+write) MSHR hits
system.cpu09.dcache.demand_mshr_hits::total       395228                       # number of demand (read+write) MSHR hits
system.cpu09.dcache.overall_mshr_hits::cpu09.data       395228                       # number of overall MSHR hits
system.cpu09.dcache.overall_mshr_hits::total       395228                       # number of overall MSHR hits
system.cpu09.dcache.ReadReq_mshr_misses::cpu09.data       114286                       # number of ReadReq MSHR misses
system.cpu09.dcache.ReadReq_mshr_misses::total       114286                       # number of ReadReq MSHR misses
system.cpu09.dcache.WriteReq_mshr_misses::cpu09.data          912                       # number of WriteReq MSHR misses
system.cpu09.dcache.WriteReq_mshr_misses::total          912                       # number of WriteReq MSHR misses
system.cpu09.dcache.LoadLockedReq_mshr_misses::cpu09.data            2                       # number of LoadLockedReq MSHR misses
system.cpu09.dcache.LoadLockedReq_mshr_misses::total            2                       # number of LoadLockedReq MSHR misses
system.cpu09.dcache.StoreCondReq_mshr_misses::cpu09.data            4                       # number of StoreCondReq MSHR misses
system.cpu09.dcache.StoreCondReq_mshr_misses::total            4                       # number of StoreCondReq MSHR misses
system.cpu09.dcache.demand_mshr_misses::cpu09.data       115198                       # number of demand (read+write) MSHR misses
system.cpu09.dcache.demand_mshr_misses::total       115198                       # number of demand (read+write) MSHR misses
system.cpu09.dcache.overall_mshr_misses::cpu09.data       115198                       # number of overall MSHR misses
system.cpu09.dcache.overall_mshr_misses::total       115198                       # number of overall MSHR misses
system.cpu09.dcache.ReadReq_mshr_miss_latency::cpu09.data   7377259869                       # number of ReadReq MSHR miss cycles
system.cpu09.dcache.ReadReq_mshr_miss_latency::total   7377259869                       # number of ReadReq MSHR miss cycles
system.cpu09.dcache.WriteReq_mshr_miss_latency::cpu09.data     64014631                       # number of WriteReq MSHR miss cycles
system.cpu09.dcache.WriteReq_mshr_miss_latency::total     64014631                       # number of WriteReq MSHR miss cycles
system.cpu09.dcache.LoadLockedReq_mshr_miss_latency::cpu09.data        11610                       # number of LoadLockedReq MSHR miss cycles
system.cpu09.dcache.LoadLockedReq_mshr_miss_latency::total        11610                       # number of LoadLockedReq MSHR miss cycles
system.cpu09.dcache.StoreCondReq_mshr_miss_latency::cpu09.data        20898                       # number of StoreCondReq MSHR miss cycles
system.cpu09.dcache.StoreCondReq_mshr_miss_latency::total        20898                       # number of StoreCondReq MSHR miss cycles
system.cpu09.dcache.demand_mshr_miss_latency::cpu09.data   7441274500                       # number of demand (read+write) MSHR miss cycles
system.cpu09.dcache.demand_mshr_miss_latency::total   7441274500                       # number of demand (read+write) MSHR miss cycles
system.cpu09.dcache.overall_mshr_miss_latency::cpu09.data   7441274500                       # number of overall MSHR miss cycles
system.cpu09.dcache.overall_mshr_miss_latency::total   7441274500                       # number of overall MSHR miss cycles
system.cpu09.dcache.ReadReq_mshr_miss_rate::cpu09.data     0.020181                       # mshr miss rate for ReadReq accesses
system.cpu09.dcache.ReadReq_mshr_miss_rate::total     0.020181                       # mshr miss rate for ReadReq accesses
system.cpu09.dcache.WriteReq_mshr_miss_rate::cpu09.data     0.000340                       # mshr miss rate for WriteReq accesses
system.cpu09.dcache.WriteReq_mshr_miss_rate::total     0.000340                       # mshr miss rate for WriteReq accesses
system.cpu09.dcache.LoadLockedReq_mshr_miss_rate::cpu09.data     0.095238                       # mshr miss rate for LoadLockedReq accesses
system.cpu09.dcache.LoadLockedReq_mshr_miss_rate::total     0.095238                       # mshr miss rate for LoadLockedReq accesses
system.cpu09.dcache.StoreCondReq_mshr_miss_rate::cpu09.data     0.222222                       # mshr miss rate for StoreCondReq accesses
system.cpu09.dcache.StoreCondReq_mshr_miss_rate::total     0.222222                       # mshr miss rate for StoreCondReq accesses
system.cpu09.dcache.demand_mshr_miss_rate::cpu09.data     0.013806                       # mshr miss rate for demand accesses
system.cpu09.dcache.demand_mshr_miss_rate::total     0.013806                       # mshr miss rate for demand accesses
system.cpu09.dcache.overall_mshr_miss_rate::cpu09.data     0.013806                       # mshr miss rate for overall accesses
system.cpu09.dcache.overall_mshr_miss_rate::total     0.013806                       # mshr miss rate for overall accesses
system.cpu09.dcache.ReadReq_avg_mshr_miss_latency::cpu09.data 64550.862477                       # average ReadReq mshr miss latency
system.cpu09.dcache.ReadReq_avg_mshr_miss_latency::total 64550.862477                       # average ReadReq mshr miss latency
system.cpu09.dcache.WriteReq_avg_mshr_miss_latency::cpu09.data 70191.481360                       # average WriteReq mshr miss latency
system.cpu09.dcache.WriteReq_avg_mshr_miss_latency::total 70191.481360                       # average WriteReq mshr miss latency
system.cpu09.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu09.data         5805                       # average LoadLockedReq mshr miss latency
system.cpu09.dcache.LoadLockedReq_avg_mshr_miss_latency::total         5805                       # average LoadLockedReq mshr miss latency
system.cpu09.dcache.StoreCondReq_avg_mshr_miss_latency::cpu09.data  5224.500000                       # average StoreCondReq mshr miss latency
system.cpu09.dcache.StoreCondReq_avg_mshr_miss_latency::total  5224.500000                       # average StoreCondReq mshr miss latency
system.cpu09.dcache.demand_avg_mshr_miss_latency::cpu09.data 64595.518151                       # average overall mshr miss latency
system.cpu09.dcache.demand_avg_mshr_miss_latency::total 64595.518151                       # average overall mshr miss latency
system.cpu09.dcache.overall_avg_mshr_miss_latency::cpu09.data 64595.518151                       # average overall mshr miss latency
system.cpu09.dcache.overall_avg_mshr_miss_latency::total 64595.518151                       # average overall mshr miss latency
system.cpu09.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu09.icache.tags.replacements              51                       # number of replacements
system.cpu09.icache.tags.tagsinuse         310.766013                       # Cycle average of tags in use
system.cpu09.icache.tags.total_refs           2129187                       # Total number of references to valid blocks.
system.cpu09.icache.tags.sampled_refs             399                       # Sample count of references to valid blocks.
system.cpu09.icache.tags.avg_refs         5336.308271                       # Average number of references to valid blocks.
system.cpu09.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu09.icache.tags.occ_blocks::cpu09.inst   310.766013                       # Average occupied blocks per requestor
system.cpu09.icache.tags.occ_percent::cpu09.inst     0.606965                       # Average percentage of cache occupancy
system.cpu09.icache.tags.occ_percent::total     0.606965                       # Average percentage of cache occupancy
system.cpu09.icache.tags.occ_task_id_blocks::1024          348                       # Occupied blocks per task id
system.cpu09.icache.tags.age_task_id_blocks_1024::1            2                       # Occupied blocks per task id
system.cpu09.icache.tags.age_task_id_blocks_1024::2            3                       # Occupied blocks per task id
system.cpu09.icache.tags.age_task_id_blocks_1024::3           56                       # Occupied blocks per task id
system.cpu09.icache.tags.age_task_id_blocks_1024::4          287                       # Occupied blocks per task id
system.cpu09.icache.tags.occ_task_id_percent::1024     0.679688                       # Percentage of cache occupancy per task id
system.cpu09.icache.tags.tag_accesses         4259677                       # Number of tag accesses
system.cpu09.icache.tags.data_accesses        4259677                       # Number of data accesses
system.cpu09.icache.ReadReq_hits::cpu09.inst      2129187                       # number of ReadReq hits
system.cpu09.icache.ReadReq_hits::total       2129187                       # number of ReadReq hits
system.cpu09.icache.demand_hits::cpu09.inst      2129187                       # number of demand (read+write) hits
system.cpu09.icache.demand_hits::total        2129187                       # number of demand (read+write) hits
system.cpu09.icache.overall_hits::cpu09.inst      2129187                       # number of overall hits
system.cpu09.icache.overall_hits::total       2129187                       # number of overall hits
system.cpu09.icache.ReadReq_misses::cpu09.inst          452                       # number of ReadReq misses
system.cpu09.icache.ReadReq_misses::total          452                       # number of ReadReq misses
system.cpu09.icache.demand_misses::cpu09.inst          452                       # number of demand (read+write) misses
system.cpu09.icache.demand_misses::total          452                       # number of demand (read+write) misses
system.cpu09.icache.overall_misses::cpu09.inst          452                       # number of overall misses
system.cpu09.icache.overall_misses::total          452                       # number of overall misses
system.cpu09.icache.ReadReq_miss_latency::cpu09.inst     16557021                       # number of ReadReq miss cycles
system.cpu09.icache.ReadReq_miss_latency::total     16557021                       # number of ReadReq miss cycles
system.cpu09.icache.demand_miss_latency::cpu09.inst     16557021                       # number of demand (read+write) miss cycles
system.cpu09.icache.demand_miss_latency::total     16557021                       # number of demand (read+write) miss cycles
system.cpu09.icache.overall_miss_latency::cpu09.inst     16557021                       # number of overall miss cycles
system.cpu09.icache.overall_miss_latency::total     16557021                       # number of overall miss cycles
system.cpu09.icache.ReadReq_accesses::cpu09.inst      2129639                       # number of ReadReq accesses(hits+misses)
system.cpu09.icache.ReadReq_accesses::total      2129639                       # number of ReadReq accesses(hits+misses)
system.cpu09.icache.demand_accesses::cpu09.inst      2129639                       # number of demand (read+write) accesses
system.cpu09.icache.demand_accesses::total      2129639                       # number of demand (read+write) accesses
system.cpu09.icache.overall_accesses::cpu09.inst      2129639                       # number of overall (read+write) accesses
system.cpu09.icache.overall_accesses::total      2129639                       # number of overall (read+write) accesses
system.cpu09.icache.ReadReq_miss_rate::cpu09.inst     0.000212                       # miss rate for ReadReq accesses
system.cpu09.icache.ReadReq_miss_rate::total     0.000212                       # miss rate for ReadReq accesses
system.cpu09.icache.demand_miss_rate::cpu09.inst     0.000212                       # miss rate for demand accesses
system.cpu09.icache.demand_miss_rate::total     0.000212                       # miss rate for demand accesses
system.cpu09.icache.overall_miss_rate::cpu09.inst     0.000212                       # miss rate for overall accesses
system.cpu09.icache.overall_miss_rate::total     0.000212                       # miss rate for overall accesses
system.cpu09.icache.ReadReq_avg_miss_latency::cpu09.inst 36630.577434                       # average ReadReq miss latency
system.cpu09.icache.ReadReq_avg_miss_latency::total 36630.577434                       # average ReadReq miss latency
system.cpu09.icache.demand_avg_miss_latency::cpu09.inst 36630.577434                       # average overall miss latency
system.cpu09.icache.demand_avg_miss_latency::total 36630.577434                       # average overall miss latency
system.cpu09.icache.overall_avg_miss_latency::cpu09.inst 36630.577434                       # average overall miss latency
system.cpu09.icache.overall_avg_miss_latency::total 36630.577434                       # average overall miss latency
system.cpu09.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu09.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu09.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu09.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu09.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu09.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu09.icache.fast_writes                     0                       # number of fast writes performed
system.cpu09.icache.cache_copies                    0                       # number of cache copies performed
system.cpu09.icache.writebacks::writebacks           51                       # number of writebacks
system.cpu09.icache.writebacks::total              51                       # number of writebacks
system.cpu09.icache.ReadReq_mshr_hits::cpu09.inst           53                       # number of ReadReq MSHR hits
system.cpu09.icache.ReadReq_mshr_hits::total           53                       # number of ReadReq MSHR hits
system.cpu09.icache.demand_mshr_hits::cpu09.inst           53                       # number of demand (read+write) MSHR hits
system.cpu09.icache.demand_mshr_hits::total           53                       # number of demand (read+write) MSHR hits
system.cpu09.icache.overall_mshr_hits::cpu09.inst           53                       # number of overall MSHR hits
system.cpu09.icache.overall_mshr_hits::total           53                       # number of overall MSHR hits
system.cpu09.icache.ReadReq_mshr_misses::cpu09.inst          399                       # number of ReadReq MSHR misses
system.cpu09.icache.ReadReq_mshr_misses::total          399                       # number of ReadReq MSHR misses
system.cpu09.icache.demand_mshr_misses::cpu09.inst          399                       # number of demand (read+write) MSHR misses
system.cpu09.icache.demand_mshr_misses::total          399                       # number of demand (read+write) MSHR misses
system.cpu09.icache.overall_mshr_misses::cpu09.inst          399                       # number of overall MSHR misses
system.cpu09.icache.overall_mshr_misses::total          399                       # number of overall MSHR misses
system.cpu09.icache.ReadReq_mshr_miss_latency::cpu09.inst     12018672                       # number of ReadReq MSHR miss cycles
system.cpu09.icache.ReadReq_mshr_miss_latency::total     12018672                       # number of ReadReq MSHR miss cycles
system.cpu09.icache.demand_mshr_miss_latency::cpu09.inst     12018672                       # number of demand (read+write) MSHR miss cycles
system.cpu09.icache.demand_mshr_miss_latency::total     12018672                       # number of demand (read+write) MSHR miss cycles
system.cpu09.icache.overall_mshr_miss_latency::cpu09.inst     12018672                       # number of overall MSHR miss cycles
system.cpu09.icache.overall_mshr_miss_latency::total     12018672                       # number of overall MSHR miss cycles
system.cpu09.icache.ReadReq_mshr_miss_rate::cpu09.inst     0.000187                       # mshr miss rate for ReadReq accesses
system.cpu09.icache.ReadReq_mshr_miss_rate::total     0.000187                       # mshr miss rate for ReadReq accesses
system.cpu09.icache.demand_mshr_miss_rate::cpu09.inst     0.000187                       # mshr miss rate for demand accesses
system.cpu09.icache.demand_mshr_miss_rate::total     0.000187                       # mshr miss rate for demand accesses
system.cpu09.icache.overall_mshr_miss_rate::cpu09.inst     0.000187                       # mshr miss rate for overall accesses
system.cpu09.icache.overall_mshr_miss_rate::total     0.000187                       # mshr miss rate for overall accesses
system.cpu09.icache.ReadReq_avg_mshr_miss_latency::cpu09.inst 30121.984962                       # average ReadReq mshr miss latency
system.cpu09.icache.ReadReq_avg_mshr_miss_latency::total 30121.984962                       # average ReadReq mshr miss latency
system.cpu09.icache.demand_avg_mshr_miss_latency::cpu09.inst 30121.984962                       # average overall mshr miss latency
system.cpu09.icache.demand_avg_mshr_miss_latency::total 30121.984962                       # average overall mshr miss latency
system.cpu09.icache.overall_avg_mshr_miss_latency::cpu09.inst 30121.984962                       # average overall mshr miss latency
system.cpu09.icache.overall_avg_mshr_miss_latency::total 30121.984962                       # average overall mshr miss latency
system.cpu09.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu10.branchPred.lookups               2041663                       # Number of BP lookups
system.cpu10.branchPred.condPredicted         1956197                       # Number of conditional branches predicted
system.cpu10.branchPred.condIncorrect           13813                       # Number of conditional branches incorrect
system.cpu10.branchPred.BTBLookups            1155985                       # Number of BTB lookups
system.cpu10.branchPred.BTBHits               1006619                       # Number of BTB hits
system.cpu10.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu10.branchPred.BTBHitPct           87.078898                       # BTB Hit Percentage
system.cpu10.branchPred.usedRAS                 41756                       # Number of times the RAS was used to get a target.
system.cpu10.branchPred.RASInCorrect                4                       # Number of incorrect RAS predictions.
system.cpu10.branchPred.indirectLookups            59                       # Number of indirect predictor lookups.
system.cpu10.branchPred.indirectHits                0                       # Number of indirect target hits.
system.cpu10.branchPred.indirectMisses             59                       # Number of indirect misses.
system.cpu10.branchPredindirectMispredicted           14                       # Number of mispredicted indirect branches.
system.cpu10.dtb.fetch_hits                         0                       # ITB hits
system.cpu10.dtb.fetch_misses                       0                       # ITB misses
system.cpu10.dtb.fetch_acv                          0                       # ITB acv
system.cpu10.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu10.dtb.read_hits                    6100508                       # DTB read hits
system.cpu10.dtb.read_misses                     3137                       # DTB read misses
system.cpu10.dtb.read_acv                           0                       # DTB read access violations
system.cpu10.dtb.read_accesses                6103645                       # DTB read accesses
system.cpu10.dtb.write_hits                   2829373                       # DTB write hits
system.cpu10.dtb.write_misses                      14                       # DTB write misses
system.cpu10.dtb.write_acv                          0                       # DTB write access violations
system.cpu10.dtb.write_accesses               2829387                       # DTB write accesses
system.cpu10.dtb.data_hits                    8929881                       # DTB hits
system.cpu10.dtb.data_misses                     3151                       # DTB misses
system.cpu10.dtb.data_acv                           0                       # DTB access violations
system.cpu10.dtb.data_accesses                8933032                       # DTB accesses
system.cpu10.itb.fetch_hits                   2235190                       # ITB hits
system.cpu10.itb.fetch_misses                      69                       # ITB misses
system.cpu10.itb.fetch_acv                          0                       # ITB acv
system.cpu10.itb.fetch_accesses               2235259                       # ITB accesses
system.cpu10.itb.read_hits                          0                       # DTB read hits
system.cpu10.itb.read_misses                        0                       # DTB read misses
system.cpu10.itb.read_acv                           0                       # DTB read access violations
system.cpu10.itb.read_accesses                      0                       # DTB read accesses
system.cpu10.itb.write_hits                         0                       # DTB write hits
system.cpu10.itb.write_misses                       0                       # DTB write misses
system.cpu10.itb.write_acv                          0                       # DTB write access violations
system.cpu10.itb.write_accesses                     0                       # DTB write accesses
system.cpu10.itb.data_hits                          0                       # DTB hits
system.cpu10.itb.data_misses                        0                       # DTB misses
system.cpu10.itb.data_acv                           0                       # DTB access violations
system.cpu10.itb.data_accesses                      0                       # DTB accesses
system.cpu10.numCycles                        6632280                       # number of cpu cycles simulated
system.cpu10.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu10.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu10.fetch.icacheStallCycles            16485                       # Number of cycles fetch is stalled on an Icache miss
system.cpu10.fetch.Insts                     24595058                       # Number of instructions fetch has processed
system.cpu10.fetch.Branches                   2041663                       # Number of branches that fetch encountered
system.cpu10.fetch.predictedBranches          1048375                       # Number of branches that fetch has predicted taken
system.cpu10.fetch.Cycles                     6509408                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu10.fetch.SquashCycles                 28361                       # Number of cycles fetch has spent squashing
system.cpu10.fetch.MiscStallCycles                 37                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu10.fetch.NoActiveThreadStallCycles        86414                       # Number of stall cycles due to no active thread to fetch from
system.cpu10.fetch.PendingTrapStallCycles         1538                       # Number of stall cycles due to pending traps
system.cpu10.fetch.CacheLines                 2235190                       # Number of cache lines fetched
system.cpu10.fetch.IcacheSquashes                 211                       # Number of outstanding Icache misses that were squashed
system.cpu10.fetch.rateDist::samples          6628062                       # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::mean            3.710747                       # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::stdev           3.477142                       # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::0                2475621     37.35%     37.35% # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::1                 214530      3.24%     40.59% # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::2                 425581      6.42%     47.01% # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::3                 290523      4.38%     51.39% # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::4                 582498      8.79%     60.18% # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::5                  45793      0.69%     60.87% # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::6                  80331      1.21%     62.08% # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::7                 488626      7.37%     69.45% # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::8                2024559     30.55%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::total            6628062                       # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.branchRate                0.307837                       # Number of branch fetches per cycle
system.cpu10.fetch.rate                      3.708387                       # Number of inst fetches per cycle
system.cpu10.decode.IdleCycles                 179724                       # Number of cycles decode is idle
system.cpu10.decode.BlockedCycles             2661431                       # Number of cycles decode is blocked
system.cpu10.decode.RunCycles                 3361254                       # Number of cycles decode is running
system.cpu10.decode.UnblockCycles              325270                       # Number of cycles decode is unblocking
system.cpu10.decode.SquashCycles                13969                       # Number of cycles decode is squashing
system.cpu10.decode.BranchResolved              43123                       # Number of times decode resolved a branch
system.cpu10.decode.BranchMispred                 219                       # Number of times decode detected a branch misprediction
system.cpu10.decode.DecodedInsts             24407855                       # Number of instructions handled by decode
system.cpu10.decode.SquashedInsts                 896                       # Number of squashed instructions handled by decode
system.cpu10.rename.SquashCycles                13969                       # Number of cycles rename is squashing
system.cpu10.rename.IdleCycles                 335262                       # Number of cycles rename is idle
system.cpu10.rename.BlockCycles                577137                       # Number of cycles rename is blocking
system.cpu10.rename.serializeStallCycles        11904                       # count of cycles rename stalled for serializing inst
system.cpu10.rename.RunCycles                 3526458                       # Number of cycles rename is running
system.cpu10.rename.UnblockCycles             2076918                       # Number of cycles rename is unblocking
system.cpu10.rename.RenamedInsts             24313478                       # Number of instructions processed by rename
system.cpu10.rename.ROBFullEvents                4113                       # Number of times rename has blocked due to ROB full
system.cpu10.rename.IQFullEvents               369329                       # Number of times rename has blocked due to IQ full
system.cpu10.rename.LQFullEvents              1816623                       # Number of times rename has blocked due to LQ full
system.cpu10.rename.SQFullEvents                 1724                       # Number of times rename has blocked due to SQ full
system.cpu10.rename.RenamedOperands          17829925                       # Number of destination operands rename has renamed
system.cpu10.rename.RenameLookups            35538153                       # Number of register rename lookups that rename has made
system.cpu10.rename.int_rename_lookups       20941905                       # Number of integer rename lookups
system.cpu10.rename.fp_rename_lookups        14596244                       # Number of floating rename lookups
system.cpu10.rename.CommittedMaps            17452165                       # Number of HB maps that are committed
system.cpu10.rename.UndoneMaps                 377760                       # Number of HB maps that are undone due to squashing
system.cpu10.rename.serializingInsts              333                       # count of serializing insts renamed
system.cpu10.rename.tempSerializingInsts          319                       # count of temporary serializing insts renamed
system.cpu10.rename.skidInsts                 1815928                       # count of insts added to the skid buffer
system.cpu10.memDep0.insertedLoads            6043754                       # Number of loads inserted to the mem dependence unit.
system.cpu10.memDep0.insertedStores           2831977                       # Number of stores inserted to the mem dependence unit.
system.cpu10.memDep0.conflictingLoads           46196                       # Number of conflicting loads.
system.cpu10.memDep0.conflictingStores          30374                       # Number of conflicting stores.
system.cpu10.iq.iqInstsAdded                 23887190                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu10.iq.iqNonSpecInstsAdded               336                       # Number of non-speculative instructions added to the IQ
system.cpu10.iq.iqInstsIssued                23910990                       # Number of instructions issued
system.cpu10.iq.iqSquashedInstsIssued           13699                       # Number of squashed instructions issued
system.cpu10.iq.iqSquashedInstsExamined        287158                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu10.iq.iqSquashedOperandsExamined       162625                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu10.iq.iqSquashedNonSpecRemoved           28                       # Number of squashed non-spec instructions that were removed
system.cpu10.iq.issued_per_cycle::samples      6628062                       # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::mean       3.607539                       # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::stdev      3.054210                       # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::0           2131887     32.16%     32.16% # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::1            214816      3.24%     35.41% # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::2            356726      5.38%     40.79% # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::3            467097      7.05%     47.83% # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::4            538358      8.12%     55.96% # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::5            742685     11.21%     67.16% # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::6            613123      9.25%     76.41% # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::7            471124      7.11%     83.52% # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::8           1092246     16.48%    100.00% # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::total       6628062                       # Number of insts issued each cycle
system.cpu10.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu10.iq.fu_full::IntAlu                 21445      1.81%      1.81% # attempts to use FU when none available
system.cpu10.iq.fu_full::IntMult                    0      0.00%      1.81% # attempts to use FU when none available
system.cpu10.iq.fu_full::IntDiv                     0      0.00%      1.81% # attempts to use FU when none available
system.cpu10.iq.fu_full::FloatAdd               29416      2.48%      4.29% # attempts to use FU when none available
system.cpu10.iq.fu_full::FloatCmp                   0      0.00%      4.29% # attempts to use FU when none available
system.cpu10.iq.fu_full::FloatCvt                   0      0.00%      4.29% # attempts to use FU when none available
system.cpu10.iq.fu_full::FloatMult             578315     48.77%     53.06% # attempts to use FU when none available
system.cpu10.iq.fu_full::FloatDiv                6191      0.52%     53.58% # attempts to use FU when none available
system.cpu10.iq.fu_full::FloatSqrt                  0      0.00%     53.58% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdAdd                    0      0.00%     53.58% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdAddAcc                 0      0.00%     53.58% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdAlu                    0      0.00%     53.58% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdCmp                    0      0.00%     53.58% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdCvt                    0      0.00%     53.58% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdMisc                   0      0.00%     53.58% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdMult                   0      0.00%     53.58% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdMultAcc                0      0.00%     53.58% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdShift                  0      0.00%     53.58% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdShiftAcc               0      0.00%     53.58% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdSqrt                   0      0.00%     53.58% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdFloatAdd               0      0.00%     53.58% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdFloatAlu               0      0.00%     53.58% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdFloatCmp               0      0.00%     53.58% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdFloatCvt               0      0.00%     53.58% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdFloatDiv               0      0.00%     53.58% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdFloatMisc              0      0.00%     53.58% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdFloatMult              0      0.00%     53.58% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdFloatMultAcc            0      0.00%     53.58% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdFloatSqrt              0      0.00%     53.58% # attempts to use FU when none available
system.cpu10.iq.fu_full::MemRead               547844     46.20%     99.79% # attempts to use FU when none available
system.cpu10.iq.fu_full::MemWrite                2535      0.21%    100.00% # attempts to use FU when none available
system.cpu10.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu10.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu10.iq.FU_type_0::No_OpClass               4      0.00%      0.00% # Type of FU issued
system.cpu10.iq.FU_type_0::IntAlu             8431865     35.26%     35.26% # Type of FU issued
system.cpu10.iq.FU_type_0::IntMult              23798      0.10%     35.36% # Type of FU issued
system.cpu10.iq.FU_type_0::IntDiv                   0      0.00%     35.36% # Type of FU issued
system.cpu10.iq.FU_type_0::FloatAdd           3694859     15.45%     50.82% # Type of FU issued
system.cpu10.iq.FU_type_0::FloatCmp                 0      0.00%     50.82% # Type of FU issued
system.cpu10.iq.FU_type_0::FloatCvt                 0      0.00%     50.82% # Type of FU issued
system.cpu10.iq.FU_type_0::FloatMult          2793647     11.68%     62.50% # Type of FU issued
system.cpu10.iq.FU_type_0::FloatDiv              7407      0.03%     62.53% # Type of FU issued
system.cpu10.iq.FU_type_0::FloatSqrt                0      0.00%     62.53% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdAdd                  0      0.00%     62.53% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdAddAcc               0      0.00%     62.53% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdAlu                  0      0.00%     62.53% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdCmp                  0      0.00%     62.53% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdCvt                  0      0.00%     62.53% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdMisc                 0      0.00%     62.53% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdMult                 0      0.00%     62.53% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdMultAcc              0      0.00%     62.53% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdShift                0      0.00%     62.53% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdShiftAcc             0      0.00%     62.53% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdSqrt                 0      0.00%     62.53% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdFloatAdd             0      0.00%     62.53% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdFloatAlu             0      0.00%     62.53% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdFloatCmp             0      0.00%     62.53% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdFloatCvt             0      0.00%     62.53% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdFloatDiv             0      0.00%     62.53% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdFloatMisc            0      0.00%     62.53% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdFloatMult            0      0.00%     62.53% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     62.53% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdFloatSqrt            0      0.00%     62.53% # Type of FU issued
system.cpu10.iq.FU_type_0::MemRead            6129867     25.64%     88.17% # Type of FU issued
system.cpu10.iq.FU_type_0::MemWrite           2829543     11.83%    100.00% # Type of FU issued
system.cpu10.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu10.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu10.iq.FU_type_0::total             23910990                       # Type of FU issued
system.cpu10.iq.rate                         3.605244                       # Inst issue rate
system.cpu10.iq.fu_busy_cnt                   1185746                       # FU busy when requested
system.cpu10.iq.fu_busy_rate                 0.049590                       # FU busy rate (busy events/executed inst)
system.cpu10.iq.int_inst_queue_reads         24039086                       # Number of integer instruction queue reads
system.cpu10.iq.int_inst_queue_writes         8901516                       # Number of integer instruction queue writes
system.cpu10.iq.int_inst_queue_wakeup_accesses      8647613                       # Number of integer instruction queue wakeup accesses
system.cpu10.iq.fp_inst_queue_reads          31610401                       # Number of floating instruction queue reads
system.cpu10.iq.fp_inst_queue_writes         15273455                       # Number of floating instruction queue writes
system.cpu10.iq.fp_inst_queue_wakeup_accesses     15086656                       # Number of floating instruction queue wakeup accesses
system.cpu10.iq.int_alu_accesses              8718101                       # Number of integer alu accesses
system.cpu10.iq.fp_alu_accesses              16378631                       # Number of floating point alu accesses
system.cpu10.iew.lsq.thread0.forwLoads          29048                       # Number of loads that had data forwarded from stores
system.cpu10.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu10.iew.lsq.thread0.squashedLoads        71104                       # Number of loads squashed
system.cpu10.iew.lsq.thread0.ignoredResponses           39                       # Number of memory responses ignored because the instruction is squashed
system.cpu10.iew.lsq.thread0.memOrderViolation          288                       # Number of memory ordering violations
system.cpu10.iew.lsq.thread0.squashedStores         3592                       # Number of stores squashed
system.cpu10.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu10.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu10.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu10.iew.lsq.thread0.cacheBlocked       108826                       # Number of times an access to memory failed due to the cache being blocked
system.cpu10.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu10.iew.iewSquashCycles                13969                       # Number of cycles IEW is squashing
system.cpu10.iew.iewBlockCycles                241261                       # Number of cycles IEW is blocking
system.cpu10.iew.iewUnblockCycles              255669                       # Number of cycles IEW is unblocking
system.cpu10.iew.iewDispatchedInsts          24127341                       # Number of instructions dispatched to IQ
system.cpu10.iew.iewDispSquashedInsts             572                       # Number of squashed instructions skipped by dispatch
system.cpu10.iew.iewDispLoadInsts             6043754                       # Number of dispatched load instructions
system.cpu10.iew.iewDispStoreInsts            2831977                       # Number of dispatched store instructions
system.cpu10.iew.iewDispNonSpecInsts              318                       # Number of dispatched non-speculative instructions
system.cpu10.iew.iewIQFullEvents                 5697                       # Number of times the IQ has become full, causing a stall
system.cpu10.iew.iewLSQFullEvents              246938                       # Number of times the LSQ has become full, causing a stall
system.cpu10.iew.memOrderViolationEvents          288                       # Number of memory order violations
system.cpu10.iew.predictedTakenIncorrect        13124                       # Number of branches that were predicted taken incorrectly
system.cpu10.iew.predictedNotTakenIncorrect          549                       # Number of branches that were predicted not taken incorrectly
system.cpu10.iew.branchMispredicts              13673                       # Number of branch mispredicts detected at execute
system.cpu10.iew.iewExecutedInsts            23857168                       # Number of executed instructions
system.cpu10.iew.iewExecLoadInsts             6103645                       # Number of load instructions executed
system.cpu10.iew.iewExecSquashedInsts           53822                       # Number of squashed instructions skipped in execute
system.cpu10.iew.exec_swp                           0                       # number of swp insts executed
system.cpu10.iew.exec_nop                      239815                       # number of nop insts executed
system.cpu10.iew.exec_refs                    8933032                       # number of memory reference insts executed
system.cpu10.iew.exec_branches                2003997                       # Number of branches executed
system.cpu10.iew.exec_stores                  2829387                       # Number of stores executed
system.cpu10.iew.exec_rate                   3.597129                       # Inst execution rate
system.cpu10.iew.wb_sent                     23742267                       # cumulative count of insts sent to commit
system.cpu10.iew.wb_count                    23734269                       # cumulative count of insts written-back
system.cpu10.iew.wb_producers                15652576                       # num instructions producing a value
system.cpu10.iew.wb_consumers                19635427                       # num instructions consuming a value
system.cpu10.iew.wb_rate                     3.578599                       # insts written-back per cycle
system.cpu10.iew.wb_fanout                   0.797160                       # average fanout of values written-back
system.cpu10.commit.commitSquashedInsts        298938                       # The number of squashed insts skipped by commit
system.cpu10.commit.commitNonSpecStalls           308                       # The number of times commit has been forced to stall to communicate backwards
system.cpu10.commit.branchMispredicts           13602                       # The number of times a branch was mispredicted
system.cpu10.commit.committed_per_cycle::samples      6495766                       # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::mean     3.668069                       # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::stdev     3.540865                       # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::0      2734448     42.10%     42.10% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::1       131438      2.02%     44.12% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::2       180792      2.78%     46.90% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::3       289573      4.46%     51.36% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::4       153321      2.36%     53.72% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::5       483122      7.44%     61.16% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::6       298351      4.59%     65.75% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::7       151589      2.33%     68.08% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::8      2073132     31.92%    100.00% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::total      6495766                       # Number of insts commited each cycle
system.cpu10.commit.committedInsts           23826920                       # Number of instructions committed
system.cpu10.commit.committedOps             23826920                       # Number of ops (including micro ops) committed
system.cpu10.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu10.commit.refs                      8801035                       # Number of memory references committed
system.cpu10.commit.loads                     5972650                       # Number of loads committed
system.cpu10.commit.membars                        14                       # Number of memory barriers committed
system.cpu10.commit.branches                  1964208                       # Number of branches committed
system.cpu10.commit.fp_insts                 15079813                       # Number of committed floating point instructions.
system.cpu10.commit.int_insts                17805390                       # Number of committed integer instructions.
system.cpu10.commit.function_calls              40125                       # Number of function calls committed.
system.cpu10.commit.op_class_0::No_OpClass       226556      0.95%      0.95% # Class of committed instruction
system.cpu10.commit.op_class_0::IntAlu        8286042     34.78%     35.73% # Class of committed instruction
system.cpu10.commit.op_class_0::IntMult         23000      0.10%     35.82% # Class of committed instruction
system.cpu10.commit.op_class_0::IntDiv              0      0.00%     35.82% # Class of committed instruction
system.cpu10.commit.op_class_0::FloatAdd      3689633     15.49%     51.31% # Class of committed instruction
system.cpu10.commit.op_class_0::FloatCmp            0      0.00%     51.31% # Class of committed instruction
system.cpu10.commit.op_class_0::FloatCvt            0      0.00%     51.31% # Class of committed instruction
system.cpu10.commit.op_class_0::FloatMult      2793472     11.72%     63.03% # Class of committed instruction
system.cpu10.commit.op_class_0::FloatDiv         7168      0.03%     63.06% # Class of committed instruction
system.cpu10.commit.op_class_0::FloatSqrt            0      0.00%     63.06% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdAdd             0      0.00%     63.06% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdAddAcc            0      0.00%     63.06% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdAlu             0      0.00%     63.06% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdCmp             0      0.00%     63.06% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdCvt             0      0.00%     63.06% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdMisc            0      0.00%     63.06% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdMult            0      0.00%     63.06% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdMultAcc            0      0.00%     63.06% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdShift            0      0.00%     63.06% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdShiftAcc            0      0.00%     63.06% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdSqrt            0      0.00%     63.06% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdFloatAdd            0      0.00%     63.06% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdFloatAlu            0      0.00%     63.06% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdFloatCmp            0      0.00%     63.06% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdFloatCvt            0      0.00%     63.06% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdFloatDiv            0      0.00%     63.06% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdFloatMisc            0      0.00%     63.06% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdFloatMult            0      0.00%     63.06% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdFloatMultAcc            0      0.00%     63.06% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdFloatSqrt            0      0.00%     63.06% # Class of committed instruction
system.cpu10.commit.op_class_0::MemRead       5972664     25.07%     88.13% # Class of committed instruction
system.cpu10.commit.op_class_0::MemWrite      2828385     11.87%    100.00% # Class of committed instruction
system.cpu10.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu10.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu10.commit.op_class_0::total        23826920                       # Class of committed instruction
system.cpu10.commit.bw_lim_events             2073132                       # number cycles where commit BW limit reached
system.cpu10.rob.rob_reads                   28546542                       # The number of ROB reads
system.cpu10.rob.rob_writes                  48297455                       # The number of ROB writes
system.cpu10.timesIdled                           199                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu10.idleCycles                          4218                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu10.quiesceCycles                   39361158                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu10.committedInsts                  23600368                       # Number of Instructions Simulated
system.cpu10.committedOps                    23600368                       # Number of Ops (including micro ops) Simulated
system.cpu10.cpi                             0.281024                       # CPI: Cycles Per Instruction
system.cpu10.cpi_total                       0.281024                       # CPI: Total CPI of All Threads
system.cpu10.ipc                             3.558409                       # IPC: Instructions Per Cycle
system.cpu10.ipc_total                       3.558409                       # IPC: Total IPC of All Threads
system.cpu10.int_regfile_reads               20795052                       # number of integer regfile reads
system.cpu10.int_regfile_writes               5955122                       # number of integer regfile writes
system.cpu10.fp_regfile_reads                14391367                       # number of floating regfile reads
system.cpu10.fp_regfile_writes               11592960                       # number of floating regfile writes
system.cpu10.misc_regfile_reads                   189                       # number of misc regfile reads
system.cpu10.misc_regfile_writes                   34                       # number of misc regfile writes
system.cpu10.dcache.tags.replacements          121443                       # number of replacements
system.cpu10.dcache.tags.tagsinuse          54.195818                       # Cycle average of tags in use
system.cpu10.dcache.tags.total_refs           8258284                       # Total number of references to valid blocks.
system.cpu10.dcache.tags.sampled_refs          121503                       # Sample count of references to valid blocks.
system.cpu10.dcache.tags.avg_refs           67.967737                       # Average number of references to valid blocks.
system.cpu10.dcache.tags.warmup_cycle     43782584778                       # Cycle when the warmup percentage was hit.
system.cpu10.dcache.tags.occ_blocks::cpu10.data    54.195818                       # Average occupied blocks per requestor
system.cpu10.dcache.tags.occ_percent::cpu10.data     0.846810                       # Average percentage of cache occupancy
system.cpu10.dcache.tags.occ_percent::total     0.846810                       # Average percentage of cache occupancy
system.cpu10.dcache.tags.occ_task_id_blocks::1024           60                       # Occupied blocks per task id
system.cpu10.dcache.tags.age_task_id_blocks_1024::2           60                       # Occupied blocks per task id
system.cpu10.dcache.tags.occ_task_id_percent::1024     0.937500                       # Percentage of cache occupancy per task id
system.cpu10.dcache.tags.tag_accesses        17716591                       # Number of tag accesses
system.cpu10.dcache.tags.data_accesses       17716591                       # Number of data accesses
system.cpu10.dcache.ReadReq_hits::cpu10.data      5433847                       # number of ReadReq hits
system.cpu10.dcache.ReadReq_hits::total       5433847                       # number of ReadReq hits
system.cpu10.dcache.WriteReq_hits::cpu10.data      2824350                       # number of WriteReq hits
system.cpu10.dcache.WriteReq_hits::total      2824350                       # number of WriteReq hits
system.cpu10.dcache.LoadLockedReq_hits::cpu10.data           17                       # number of LoadLockedReq hits
system.cpu10.dcache.LoadLockedReq_hits::total           17                       # number of LoadLockedReq hits
system.cpu10.dcache.StoreCondReq_hits::cpu10.data           13                       # number of StoreCondReq hits
system.cpu10.dcache.StoreCondReq_hits::total           13                       # number of StoreCondReq hits
system.cpu10.dcache.demand_hits::cpu10.data      8258197                       # number of demand (read+write) hits
system.cpu10.dcache.demand_hits::total        8258197                       # number of demand (read+write) hits
system.cpu10.dcache.overall_hits::cpu10.data      8258197                       # number of overall hits
system.cpu10.dcache.overall_hits::total       8258197                       # number of overall hits
system.cpu10.dcache.ReadReq_misses::cpu10.data       535220                       # number of ReadReq misses
system.cpu10.dcache.ReadReq_misses::total       535220                       # number of ReadReq misses
system.cpu10.dcache.WriteReq_misses::cpu10.data         4019                       # number of WriteReq misses
system.cpu10.dcache.WriteReq_misses::total         4019                       # number of WriteReq misses
system.cpu10.dcache.LoadLockedReq_misses::cpu10.data            2                       # number of LoadLockedReq misses
system.cpu10.dcache.LoadLockedReq_misses::total            2                       # number of LoadLockedReq misses
system.cpu10.dcache.StoreCondReq_misses::cpu10.data            3                       # number of StoreCondReq misses
system.cpu10.dcache.StoreCondReq_misses::total            3                       # number of StoreCondReq misses
system.cpu10.dcache.demand_misses::cpu10.data       539239                       # number of demand (read+write) misses
system.cpu10.dcache.demand_misses::total       539239                       # number of demand (read+write) misses
system.cpu10.dcache.overall_misses::cpu10.data       539239                       # number of overall misses
system.cpu10.dcache.overall_misses::total       539239                       # number of overall misses
system.cpu10.dcache.ReadReq_miss_latency::cpu10.data  46478140011                       # number of ReadReq miss cycles
system.cpu10.dcache.ReadReq_miss_latency::total  46478140011                       # number of ReadReq miss cycles
system.cpu10.dcache.WriteReq_miss_latency::cpu10.data    213347593                       # number of WriteReq miss cycles
system.cpu10.dcache.WriteReq_miss_latency::total    213347593                       # number of WriteReq miss cycles
system.cpu10.dcache.LoadLockedReq_miss_latency::cpu10.data        13932                       # number of LoadLockedReq miss cycles
system.cpu10.dcache.LoadLockedReq_miss_latency::total        13932                       # number of LoadLockedReq miss cycles
system.cpu10.dcache.StoreCondReq_miss_latency::cpu10.data        18576                       # number of StoreCondReq miss cycles
system.cpu10.dcache.StoreCondReq_miss_latency::total        18576                       # number of StoreCondReq miss cycles
system.cpu10.dcache.demand_miss_latency::cpu10.data  46691487604                       # number of demand (read+write) miss cycles
system.cpu10.dcache.demand_miss_latency::total  46691487604                       # number of demand (read+write) miss cycles
system.cpu10.dcache.overall_miss_latency::cpu10.data  46691487604                       # number of overall miss cycles
system.cpu10.dcache.overall_miss_latency::total  46691487604                       # number of overall miss cycles
system.cpu10.dcache.ReadReq_accesses::cpu10.data      5969067                       # number of ReadReq accesses(hits+misses)
system.cpu10.dcache.ReadReq_accesses::total      5969067                       # number of ReadReq accesses(hits+misses)
system.cpu10.dcache.WriteReq_accesses::cpu10.data      2828369                       # number of WriteReq accesses(hits+misses)
system.cpu10.dcache.WriteReq_accesses::total      2828369                       # number of WriteReq accesses(hits+misses)
system.cpu10.dcache.LoadLockedReq_accesses::cpu10.data           19                       # number of LoadLockedReq accesses(hits+misses)
system.cpu10.dcache.LoadLockedReq_accesses::total           19                       # number of LoadLockedReq accesses(hits+misses)
system.cpu10.dcache.StoreCondReq_accesses::cpu10.data           16                       # number of StoreCondReq accesses(hits+misses)
system.cpu10.dcache.StoreCondReq_accesses::total           16                       # number of StoreCondReq accesses(hits+misses)
system.cpu10.dcache.demand_accesses::cpu10.data      8797436                       # number of demand (read+write) accesses
system.cpu10.dcache.demand_accesses::total      8797436                       # number of demand (read+write) accesses
system.cpu10.dcache.overall_accesses::cpu10.data      8797436                       # number of overall (read+write) accesses
system.cpu10.dcache.overall_accesses::total      8797436                       # number of overall (read+write) accesses
system.cpu10.dcache.ReadReq_miss_rate::cpu10.data     0.089666                       # miss rate for ReadReq accesses
system.cpu10.dcache.ReadReq_miss_rate::total     0.089666                       # miss rate for ReadReq accesses
system.cpu10.dcache.WriteReq_miss_rate::cpu10.data     0.001421                       # miss rate for WriteReq accesses
system.cpu10.dcache.WriteReq_miss_rate::total     0.001421                       # miss rate for WriteReq accesses
system.cpu10.dcache.LoadLockedReq_miss_rate::cpu10.data     0.105263                       # miss rate for LoadLockedReq accesses
system.cpu10.dcache.LoadLockedReq_miss_rate::total     0.105263                       # miss rate for LoadLockedReq accesses
system.cpu10.dcache.StoreCondReq_miss_rate::cpu10.data     0.187500                       # miss rate for StoreCondReq accesses
system.cpu10.dcache.StoreCondReq_miss_rate::total     0.187500                       # miss rate for StoreCondReq accesses
system.cpu10.dcache.demand_miss_rate::cpu10.data     0.061295                       # miss rate for demand accesses
system.cpu10.dcache.demand_miss_rate::total     0.061295                       # miss rate for demand accesses
system.cpu10.dcache.overall_miss_rate::cpu10.data     0.061295                       # miss rate for overall accesses
system.cpu10.dcache.overall_miss_rate::total     0.061295                       # miss rate for overall accesses
system.cpu10.dcache.ReadReq_avg_miss_latency::cpu10.data 86839.318432                       # average ReadReq miss latency
system.cpu10.dcache.ReadReq_avg_miss_latency::total 86839.318432                       # average ReadReq miss latency
system.cpu10.dcache.WriteReq_avg_miss_latency::cpu10.data 53084.745708                       # average WriteReq miss latency
system.cpu10.dcache.WriteReq_avg_miss_latency::total 53084.745708                       # average WriteReq miss latency
system.cpu10.dcache.LoadLockedReq_avg_miss_latency::cpu10.data         6966                       # average LoadLockedReq miss latency
system.cpu10.dcache.LoadLockedReq_avg_miss_latency::total         6966                       # average LoadLockedReq miss latency
system.cpu10.dcache.StoreCondReq_avg_miss_latency::cpu10.data         6192                       # average StoreCondReq miss latency
system.cpu10.dcache.StoreCondReq_avg_miss_latency::total         6192                       # average StoreCondReq miss latency
system.cpu10.dcache.demand_avg_miss_latency::cpu10.data 86587.742363                       # average overall miss latency
system.cpu10.dcache.demand_avg_miss_latency::total 86587.742363                       # average overall miss latency
system.cpu10.dcache.overall_avg_miss_latency::cpu10.data 86587.742363                       # average overall miss latency
system.cpu10.dcache.overall_avg_miss_latency::total 86587.742363                       # average overall miss latency
system.cpu10.dcache.blocked_cycles::no_mshrs       234152                       # number of cycles access was blocked
system.cpu10.dcache.blocked_cycles::no_targets          102                       # number of cycles access was blocked
system.cpu10.dcache.blocked::no_mshrs            7790                       # number of cycles access was blocked
system.cpu10.dcache.blocked::no_targets             1                       # number of cycles access was blocked
system.cpu10.dcache.avg_blocked_cycles::no_mshrs    30.058023                       # average number of cycles each access was blocked
system.cpu10.dcache.avg_blocked_cycles::no_targets          102                       # average number of cycles each access was blocked
system.cpu10.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu10.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu10.dcache.writebacks::writebacks        64997                       # number of writebacks
system.cpu10.dcache.writebacks::total           64997                       # number of writebacks
system.cpu10.dcache.ReadReq_mshr_hits::cpu10.data       414441                       # number of ReadReq MSHR hits
system.cpu10.dcache.ReadReq_mshr_hits::total       414441                       # number of ReadReq MSHR hits
system.cpu10.dcache.WriteReq_mshr_hits::cpu10.data         3079                       # number of WriteReq MSHR hits
system.cpu10.dcache.WriteReq_mshr_hits::total         3079                       # number of WriteReq MSHR hits
system.cpu10.dcache.demand_mshr_hits::cpu10.data       417520                       # number of demand (read+write) MSHR hits
system.cpu10.dcache.demand_mshr_hits::total       417520                       # number of demand (read+write) MSHR hits
system.cpu10.dcache.overall_mshr_hits::cpu10.data       417520                       # number of overall MSHR hits
system.cpu10.dcache.overall_mshr_hits::total       417520                       # number of overall MSHR hits
system.cpu10.dcache.ReadReq_mshr_misses::cpu10.data       120779                       # number of ReadReq MSHR misses
system.cpu10.dcache.ReadReq_mshr_misses::total       120779                       # number of ReadReq MSHR misses
system.cpu10.dcache.WriteReq_mshr_misses::cpu10.data          940                       # number of WriteReq MSHR misses
system.cpu10.dcache.WriteReq_mshr_misses::total          940                       # number of WriteReq MSHR misses
system.cpu10.dcache.LoadLockedReq_mshr_misses::cpu10.data            2                       # number of LoadLockedReq MSHR misses
system.cpu10.dcache.LoadLockedReq_mshr_misses::total            2                       # number of LoadLockedReq MSHR misses
system.cpu10.dcache.StoreCondReq_mshr_misses::cpu10.data            3                       # number of StoreCondReq MSHR misses
system.cpu10.dcache.StoreCondReq_mshr_misses::total            3                       # number of StoreCondReq MSHR misses
system.cpu10.dcache.demand_mshr_misses::cpu10.data       121719                       # number of demand (read+write) MSHR misses
system.cpu10.dcache.demand_mshr_misses::total       121719                       # number of demand (read+write) MSHR misses
system.cpu10.dcache.overall_mshr_misses::cpu10.data       121719                       # number of overall MSHR misses
system.cpu10.dcache.overall_mshr_misses::total       121719                       # number of overall MSHR misses
system.cpu10.dcache.ReadReq_mshr_miss_latency::cpu10.data   7450857981                       # number of ReadReq MSHR miss cycles
system.cpu10.dcache.ReadReq_mshr_miss_latency::total   7450857981                       # number of ReadReq MSHR miss cycles
system.cpu10.dcache.WriteReq_mshr_miss_latency::cpu10.data     59035114                       # number of WriteReq MSHR miss cycles
system.cpu10.dcache.WriteReq_mshr_miss_latency::total     59035114                       # number of WriteReq MSHR miss cycles
system.cpu10.dcache.LoadLockedReq_mshr_miss_latency::cpu10.data        11610                       # number of LoadLockedReq MSHR miss cycles
system.cpu10.dcache.LoadLockedReq_mshr_miss_latency::total        11610                       # number of LoadLockedReq MSHR miss cycles
system.cpu10.dcache.StoreCondReq_mshr_miss_latency::cpu10.data        15093                       # number of StoreCondReq MSHR miss cycles
system.cpu10.dcache.StoreCondReq_mshr_miss_latency::total        15093                       # number of StoreCondReq MSHR miss cycles
system.cpu10.dcache.demand_mshr_miss_latency::cpu10.data   7509893095                       # number of demand (read+write) MSHR miss cycles
system.cpu10.dcache.demand_mshr_miss_latency::total   7509893095                       # number of demand (read+write) MSHR miss cycles
system.cpu10.dcache.overall_mshr_miss_latency::cpu10.data   7509893095                       # number of overall MSHR miss cycles
system.cpu10.dcache.overall_mshr_miss_latency::total   7509893095                       # number of overall MSHR miss cycles
system.cpu10.dcache.ReadReq_mshr_miss_rate::cpu10.data     0.020234                       # mshr miss rate for ReadReq accesses
system.cpu10.dcache.ReadReq_mshr_miss_rate::total     0.020234                       # mshr miss rate for ReadReq accesses
system.cpu10.dcache.WriteReq_mshr_miss_rate::cpu10.data     0.000332                       # mshr miss rate for WriteReq accesses
system.cpu10.dcache.WriteReq_mshr_miss_rate::total     0.000332                       # mshr miss rate for WriteReq accesses
system.cpu10.dcache.LoadLockedReq_mshr_miss_rate::cpu10.data     0.105263                       # mshr miss rate for LoadLockedReq accesses
system.cpu10.dcache.LoadLockedReq_mshr_miss_rate::total     0.105263                       # mshr miss rate for LoadLockedReq accesses
system.cpu10.dcache.StoreCondReq_mshr_miss_rate::cpu10.data     0.187500                       # mshr miss rate for StoreCondReq accesses
system.cpu10.dcache.StoreCondReq_mshr_miss_rate::total     0.187500                       # mshr miss rate for StoreCondReq accesses
system.cpu10.dcache.demand_mshr_miss_rate::cpu10.data     0.013836                       # mshr miss rate for demand accesses
system.cpu10.dcache.demand_mshr_miss_rate::total     0.013836                       # mshr miss rate for demand accesses
system.cpu10.dcache.overall_mshr_miss_rate::cpu10.data     0.013836                       # mshr miss rate for overall accesses
system.cpu10.dcache.overall_mshr_miss_rate::total     0.013836                       # mshr miss rate for overall accesses
system.cpu10.dcache.ReadReq_avg_mshr_miss_latency::cpu10.data 61690.012179                       # average ReadReq mshr miss latency
system.cpu10.dcache.ReadReq_avg_mshr_miss_latency::total 61690.012179                       # average ReadReq mshr miss latency
system.cpu10.dcache.WriteReq_avg_mshr_miss_latency::cpu10.data 62803.312766                       # average WriteReq mshr miss latency
system.cpu10.dcache.WriteReq_avg_mshr_miss_latency::total 62803.312766                       # average WriteReq mshr miss latency
system.cpu10.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu10.data         5805                       # average LoadLockedReq mshr miss latency
system.cpu10.dcache.LoadLockedReq_avg_mshr_miss_latency::total         5805                       # average LoadLockedReq mshr miss latency
system.cpu10.dcache.StoreCondReq_avg_mshr_miss_latency::cpu10.data         5031                       # average StoreCondReq mshr miss latency
system.cpu10.dcache.StoreCondReq_avg_mshr_miss_latency::total         5031                       # average StoreCondReq mshr miss latency
system.cpu10.dcache.demand_avg_mshr_miss_latency::cpu10.data 61698.609872                       # average overall mshr miss latency
system.cpu10.dcache.demand_avg_mshr_miss_latency::total 61698.609872                       # average overall mshr miss latency
system.cpu10.dcache.overall_avg_mshr_miss_latency::cpu10.data 61698.609872                       # average overall mshr miss latency
system.cpu10.dcache.overall_avg_mshr_miss_latency::total 61698.609872                       # average overall mshr miss latency
system.cpu10.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu10.icache.tags.replacements              51                       # number of replacements
system.cpu10.icache.tags.tagsinuse         307.622663                       # Cycle average of tags in use
system.cpu10.icache.tags.total_refs           2234746                       # Total number of references to valid blocks.
system.cpu10.icache.tags.sampled_refs             396                       # Sample count of references to valid blocks.
system.cpu10.icache.tags.avg_refs         5643.297980                       # Average number of references to valid blocks.
system.cpu10.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu10.icache.tags.occ_blocks::cpu10.inst   307.622663                       # Average occupied blocks per requestor
system.cpu10.icache.tags.occ_percent::cpu10.inst     0.600826                       # Average percentage of cache occupancy
system.cpu10.icache.tags.occ_percent::total     0.600826                       # Average percentage of cache occupancy
system.cpu10.icache.tags.occ_task_id_blocks::1024          345                       # Occupied blocks per task id
system.cpu10.icache.tags.age_task_id_blocks_1024::2            5                       # Occupied blocks per task id
system.cpu10.icache.tags.age_task_id_blocks_1024::3           56                       # Occupied blocks per task id
system.cpu10.icache.tags.age_task_id_blocks_1024::4          284                       # Occupied blocks per task id
system.cpu10.icache.tags.occ_task_id_percent::1024     0.673828                       # Percentage of cache occupancy per task id
system.cpu10.icache.tags.tag_accesses         4470776                       # Number of tag accesses
system.cpu10.icache.tags.data_accesses        4470776                       # Number of data accesses
system.cpu10.icache.ReadReq_hits::cpu10.inst      2234746                       # number of ReadReq hits
system.cpu10.icache.ReadReq_hits::total       2234746                       # number of ReadReq hits
system.cpu10.icache.demand_hits::cpu10.inst      2234746                       # number of demand (read+write) hits
system.cpu10.icache.demand_hits::total        2234746                       # number of demand (read+write) hits
system.cpu10.icache.overall_hits::cpu10.inst      2234746                       # number of overall hits
system.cpu10.icache.overall_hits::total       2234746                       # number of overall hits
system.cpu10.icache.ReadReq_misses::cpu10.inst          444                       # number of ReadReq misses
system.cpu10.icache.ReadReq_misses::total          444                       # number of ReadReq misses
system.cpu10.icache.demand_misses::cpu10.inst          444                       # number of demand (read+write) misses
system.cpu10.icache.demand_misses::total          444                       # number of demand (read+write) misses
system.cpu10.icache.overall_misses::cpu10.inst          444                       # number of overall misses
system.cpu10.icache.overall_misses::total          444                       # number of overall misses
system.cpu10.icache.ReadReq_miss_latency::cpu10.inst     15513282                       # number of ReadReq miss cycles
system.cpu10.icache.ReadReq_miss_latency::total     15513282                       # number of ReadReq miss cycles
system.cpu10.icache.demand_miss_latency::cpu10.inst     15513282                       # number of demand (read+write) miss cycles
system.cpu10.icache.demand_miss_latency::total     15513282                       # number of demand (read+write) miss cycles
system.cpu10.icache.overall_miss_latency::cpu10.inst     15513282                       # number of overall miss cycles
system.cpu10.icache.overall_miss_latency::total     15513282                       # number of overall miss cycles
system.cpu10.icache.ReadReq_accesses::cpu10.inst      2235190                       # number of ReadReq accesses(hits+misses)
system.cpu10.icache.ReadReq_accesses::total      2235190                       # number of ReadReq accesses(hits+misses)
system.cpu10.icache.demand_accesses::cpu10.inst      2235190                       # number of demand (read+write) accesses
system.cpu10.icache.demand_accesses::total      2235190                       # number of demand (read+write) accesses
system.cpu10.icache.overall_accesses::cpu10.inst      2235190                       # number of overall (read+write) accesses
system.cpu10.icache.overall_accesses::total      2235190                       # number of overall (read+write) accesses
system.cpu10.icache.ReadReq_miss_rate::cpu10.inst     0.000199                       # miss rate for ReadReq accesses
system.cpu10.icache.ReadReq_miss_rate::total     0.000199                       # miss rate for ReadReq accesses
system.cpu10.icache.demand_miss_rate::cpu10.inst     0.000199                       # miss rate for demand accesses
system.cpu10.icache.demand_miss_rate::total     0.000199                       # miss rate for demand accesses
system.cpu10.icache.overall_miss_rate::cpu10.inst     0.000199                       # miss rate for overall accesses
system.cpu10.icache.overall_miss_rate::total     0.000199                       # miss rate for overall accesses
system.cpu10.icache.ReadReq_avg_miss_latency::cpu10.inst 34939.824324                       # average ReadReq miss latency
system.cpu10.icache.ReadReq_avg_miss_latency::total 34939.824324                       # average ReadReq miss latency
system.cpu10.icache.demand_avg_miss_latency::cpu10.inst 34939.824324                       # average overall miss latency
system.cpu10.icache.demand_avg_miss_latency::total 34939.824324                       # average overall miss latency
system.cpu10.icache.overall_avg_miss_latency::cpu10.inst 34939.824324                       # average overall miss latency
system.cpu10.icache.overall_avg_miss_latency::total 34939.824324                       # average overall miss latency
system.cpu10.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu10.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu10.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu10.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu10.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu10.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu10.icache.fast_writes                     0                       # number of fast writes performed
system.cpu10.icache.cache_copies                    0                       # number of cache copies performed
system.cpu10.icache.writebacks::writebacks           51                       # number of writebacks
system.cpu10.icache.writebacks::total              51                       # number of writebacks
system.cpu10.icache.ReadReq_mshr_hits::cpu10.inst           48                       # number of ReadReq MSHR hits
system.cpu10.icache.ReadReq_mshr_hits::total           48                       # number of ReadReq MSHR hits
system.cpu10.icache.demand_mshr_hits::cpu10.inst           48                       # number of demand (read+write) MSHR hits
system.cpu10.icache.demand_mshr_hits::total           48                       # number of demand (read+write) MSHR hits
system.cpu10.icache.overall_mshr_hits::cpu10.inst           48                       # number of overall MSHR hits
system.cpu10.icache.overall_mshr_hits::total           48                       # number of overall MSHR hits
system.cpu10.icache.ReadReq_mshr_misses::cpu10.inst          396                       # number of ReadReq MSHR misses
system.cpu10.icache.ReadReq_mshr_misses::total          396                       # number of ReadReq MSHR misses
system.cpu10.icache.demand_mshr_misses::cpu10.inst          396                       # number of demand (read+write) MSHR misses
system.cpu10.icache.demand_mshr_misses::total          396                       # number of demand (read+write) MSHR misses
system.cpu10.icache.overall_mshr_misses::cpu10.inst          396                       # number of overall MSHR misses
system.cpu10.icache.overall_mshr_misses::total          396                       # number of overall MSHR misses
system.cpu10.icache.ReadReq_mshr_miss_latency::cpu10.inst     11469519                       # number of ReadReq MSHR miss cycles
system.cpu10.icache.ReadReq_mshr_miss_latency::total     11469519                       # number of ReadReq MSHR miss cycles
system.cpu10.icache.demand_mshr_miss_latency::cpu10.inst     11469519                       # number of demand (read+write) MSHR miss cycles
system.cpu10.icache.demand_mshr_miss_latency::total     11469519                       # number of demand (read+write) MSHR miss cycles
system.cpu10.icache.overall_mshr_miss_latency::cpu10.inst     11469519                       # number of overall MSHR miss cycles
system.cpu10.icache.overall_mshr_miss_latency::total     11469519                       # number of overall MSHR miss cycles
system.cpu10.icache.ReadReq_mshr_miss_rate::cpu10.inst     0.000177                       # mshr miss rate for ReadReq accesses
system.cpu10.icache.ReadReq_mshr_miss_rate::total     0.000177                       # mshr miss rate for ReadReq accesses
system.cpu10.icache.demand_mshr_miss_rate::cpu10.inst     0.000177                       # mshr miss rate for demand accesses
system.cpu10.icache.demand_mshr_miss_rate::total     0.000177                       # mshr miss rate for demand accesses
system.cpu10.icache.overall_mshr_miss_rate::cpu10.inst     0.000177                       # mshr miss rate for overall accesses
system.cpu10.icache.overall_mshr_miss_rate::total     0.000177                       # mshr miss rate for overall accesses
system.cpu10.icache.ReadReq_avg_mshr_miss_latency::cpu10.inst 28963.431818                       # average ReadReq mshr miss latency
system.cpu10.icache.ReadReq_avg_mshr_miss_latency::total 28963.431818                       # average ReadReq mshr miss latency
system.cpu10.icache.demand_avg_mshr_miss_latency::cpu10.inst 28963.431818                       # average overall mshr miss latency
system.cpu10.icache.demand_avg_mshr_miss_latency::total 28963.431818                       # average overall mshr miss latency
system.cpu10.icache.overall_avg_mshr_miss_latency::cpu10.inst 28963.431818                       # average overall mshr miss latency
system.cpu10.icache.overall_avg_mshr_miss_latency::total 28963.431818                       # average overall mshr miss latency
system.cpu10.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu11.branchPred.lookups               2139130                       # Number of BP lookups
system.cpu11.branchPred.condPredicted         2053481                       # Number of conditional branches predicted
system.cpu11.branchPred.condIncorrect           14534                       # Number of conditional branches incorrect
system.cpu11.branchPred.BTBLookups            1212154                       # Number of BTB lookups
system.cpu11.branchPred.BTBHits               1052739                       # Number of BTB hits
system.cpu11.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu11.branchPred.BTBHitPct           86.848618                       # BTB Hit Percentage
system.cpu11.branchPred.usedRAS                 41826                       # Number of times the RAS was used to get a target.
system.cpu11.branchPred.RASInCorrect                4                       # Number of incorrect RAS predictions.
system.cpu11.branchPred.indirectLookups            74                       # Number of indirect predictor lookups.
system.cpu11.branchPred.indirectHits                0                       # Number of indirect target hits.
system.cpu11.branchPred.indirectMisses             74                       # Number of indirect misses.
system.cpu11.branchPredindirectMispredicted           14                       # Number of mispredicted indirect branches.
system.cpu11.dtb.fetch_hits                         0                       # ITB hits
system.cpu11.dtb.fetch_misses                       0                       # ITB misses
system.cpu11.dtb.fetch_acv                          0                       # ITB acv
system.cpu11.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu11.dtb.read_hits                    6395108                       # DTB read hits
system.cpu11.dtb.read_misses                     3138                       # DTB read misses
system.cpu11.dtb.read_acv                           0                       # DTB read access violations
system.cpu11.dtb.read_accesses                6398246                       # DTB read accesses
system.cpu11.dtb.write_hits                   2972577                       # DTB write hits
system.cpu11.dtb.write_misses                      14                       # DTB write misses
system.cpu11.dtb.write_acv                          0                       # DTB write access violations
system.cpu11.dtb.write_accesses               2972591                       # DTB write accesses
system.cpu11.dtb.data_hits                    9367685                       # DTB hits
system.cpu11.dtb.data_misses                     3152                       # DTB misses
system.cpu11.dtb.data_acv                           0                       # DTB access violations
system.cpu11.dtb.data_accesses                9370837                       # DTB accesses
system.cpu11.itb.fetch_hits                   2337611                       # ITB hits
system.cpu11.itb.fetch_misses                      79                       # ITB misses
system.cpu11.itb.fetch_acv                          0                       # ITB acv
system.cpu11.itb.fetch_accesses               2337690                       # ITB accesses
system.cpu11.itb.read_hits                          0                       # DTB read hits
system.cpu11.itb.read_misses                        0                       # DTB read misses
system.cpu11.itb.read_acv                           0                       # DTB read access violations
system.cpu11.itb.read_accesses                      0                       # DTB read accesses
system.cpu11.itb.write_hits                         0                       # DTB write hits
system.cpu11.itb.write_misses                       0                       # DTB write misses
system.cpu11.itb.write_acv                          0                       # DTB write access violations
system.cpu11.itb.write_accesses                     0                       # DTB write accesses
system.cpu11.itb.data_hits                          0                       # DTB hits
system.cpu11.itb.data_misses                        0                       # DTB misses
system.cpu11.itb.data_acv                           0                       # DTB access violations
system.cpu11.itb.data_accesses                      0                       # DTB accesses
system.cpu11.numCycles                        6921367                       # number of cpu cycles simulated
system.cpu11.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu11.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu11.fetch.icacheStallCycles            17718                       # Number of cycles fetch is stalled on an Icache miss
system.cpu11.fetch.Insts                     25811581                       # Number of instructions fetch has processed
system.cpu11.fetch.Branches                   2139130                       # Number of branches that fetch encountered
system.cpu11.fetch.predictedBranches          1094565                       # Number of branches that fetch has predicted taken
system.cpu11.fetch.Cycles                     6797607                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu11.fetch.SquashCycles                 29911                       # Number of cycles fetch has spent squashing
system.cpu11.fetch.MiscStallCycles                 34                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu11.fetch.NoActiveThreadStallCycles        84389                       # Number of stall cycles due to no active thread to fetch from
system.cpu11.fetch.PendingTrapStallCycles         1771                       # Number of stall cycles due to pending traps
system.cpu11.fetch.CacheLines                 2337611                       # Number of cache lines fetched
system.cpu11.fetch.IcacheSquashes                 213                       # Number of outstanding Icache misses that were squashed
system.cpu11.fetch.rateDist::samples          6916474                       # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::mean            3.731899                       # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::stdev           3.478962                       # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::0                2563612     37.07%     37.07% # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::1                 225697      3.26%     40.33% # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::2                 445020      6.43%     46.76% # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::3                 302619      4.38%     51.14% # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::4                 608318      8.80%     59.93% # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::5                  46829      0.68%     60.61% # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::6                  80515      1.16%     61.77% # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::7                 513432      7.42%     69.20% # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::8                2130432     30.80%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::total            6916474                       # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.branchRate                0.309062                       # Number of branch fetches per cycle
system.cpu11.fetch.rate                      3.729261                       # Number of inst fetches per cycle
system.cpu11.decode.IdleCycles                 186514                       # Number of cycles decode is idle
system.cpu11.decode.BlockedCycles             2761770                       # Number of cycles decode is blocked
system.cpu11.decode.RunCycles                 3533116                       # Number of cycles decode is running
system.cpu11.decode.UnblockCycles              335942                       # Number of cycles decode is unblocking
system.cpu11.decode.SquashCycles                14743                       # Number of cycles decode is squashing
system.cpu11.decode.BranchResolved              43200                       # Number of times decode resolved a branch
system.cpu11.decode.BranchMispred                 222                       # Number of times decode detected a branch misprediction
system.cpu11.decode.DecodedInsts             25613977                       # Number of instructions handled by decode
system.cpu11.decode.SquashedInsts                 894                       # Number of squashed instructions handled by decode
system.cpu11.rename.SquashCycles                14743                       # Number of cycles rename is squashing
system.cpu11.rename.IdleCycles                 347242                       # Number of cycles rename is idle
system.cpu11.rename.BlockCycles                588718                       # Number of cycles rename is blocking
system.cpu11.rename.serializeStallCycles        12522                       # count of cycles rename stalled for serializing inst
system.cpu11.rename.RunCycles                 3703713                       # Number of cycles rename is running
system.cpu11.rename.UnblockCycles             2165147                       # Number of cycles rename is unblocking
system.cpu11.rename.RenamedInsts             25514445                       # Number of instructions processed by rename
system.cpu11.rename.ROBFullEvents                4875                       # Number of times rename has blocked due to ROB full
system.cpu11.rename.IQFullEvents               371513                       # Number of times rename has blocked due to IQ full
system.cpu11.rename.LQFullEvents              1897873                       # Number of times rename has blocked due to LQ full
system.cpu11.rename.SQFullEvents                 2150                       # Number of times rename has blocked due to SQ full
system.cpu11.rename.RenamedOperands          18704723                       # Number of destination operands rename has renamed
system.cpu11.rename.RenameLookups            37288146                       # Number of register rename lookups that rename has made
system.cpu11.rename.int_rename_lookups       21948505                       # Number of integer rename lookups
system.cpu11.rename.fp_rename_lookups        15339637                       # Number of floating rename lookups
system.cpu11.rename.CommittedMaps            18304553                       # Number of HB maps that are committed
system.cpu11.rename.UndoneMaps                 400170                       # Number of HB maps that are undone due to squashing
system.cpu11.rename.serializingInsts              345                       # count of serializing insts renamed
system.cpu11.rename.tempSerializingInsts          331                       # count of temporary serializing insts renamed
system.cpu11.rename.skidInsts                 1869260                       # count of insts added to the skid buffer
system.cpu11.memDep0.insertedLoads            6341920                       # Number of loads inserted to the mem dependence unit.
system.cpu11.memDep0.insertedStores           2975753                       # Number of stores inserted to the mem dependence unit.
system.cpu11.memDep0.conflictingLoads           50858                       # Number of conflicting loads.
system.cpu11.memDep0.conflictingStores          35257                       # Number of conflicting stores.
system.cpu11.iq.iqInstsAdded                 25062796                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu11.iq.iqNonSpecInstsAdded               347                       # Number of non-speculative instructions added to the IQ
system.cpu11.iq.iqInstsIssued                25080779                       # Number of instructions issued
system.cpu11.iq.iqSquashedInstsIssued           14350                       # Number of squashed instructions issued
system.cpu11.iq.iqSquashedInstsExamined        304009                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu11.iq.iqSquashedOperandsExamined       170666                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu11.iq.iqSquashedNonSpecRemoved           47                       # Number of squashed non-spec instructions that were removed
system.cpu11.iq.issued_per_cycle::samples      6916474                       # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::mean       3.626238                       # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::stdev      3.056616                       # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::0           2216004     32.04%     32.04% # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::1            217980      3.15%     35.19% # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::2            366405      5.30%     40.49% # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::3            486224      7.03%     47.52% # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::4            561931      8.12%     55.64% # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::5            780355     11.28%     66.93% # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::6            643163      9.30%     76.22% # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::7            492456      7.12%     83.34% # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::8           1151956     16.66%    100.00% # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::total       6916474                       # Number of insts issued each cycle
system.cpu11.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu11.iq.fu_full::IntAlu                 21255      1.71%      1.71% # attempts to use FU when none available
system.cpu11.iq.fu_full::IntMult                    0      0.00%      1.71% # attempts to use FU when none available
system.cpu11.iq.fu_full::IntDiv                     0      0.00%      1.71% # attempts to use FU when none available
system.cpu11.iq.fu_full::FloatAdd               30617      2.46%      4.17% # attempts to use FU when none available
system.cpu11.iq.fu_full::FloatCmp                   0      0.00%      4.17% # attempts to use FU when none available
system.cpu11.iq.fu_full::FloatCvt                   0      0.00%      4.17% # attempts to use FU when none available
system.cpu11.iq.fu_full::FloatMult             605833     48.76%     52.93% # attempts to use FU when none available
system.cpu11.iq.fu_full::FloatDiv                6230      0.50%     53.43% # attempts to use FU when none available
system.cpu11.iq.fu_full::FloatSqrt                  0      0.00%     53.43% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdAdd                    0      0.00%     53.43% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdAddAcc                 0      0.00%     53.43% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdAlu                    0      0.00%     53.43% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdCmp                    0      0.00%     53.43% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdCvt                    0      0.00%     53.43% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdMisc                   0      0.00%     53.43% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdMult                   0      0.00%     53.43% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdMultAcc                0      0.00%     53.43% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdShift                  0      0.00%     53.43% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdShiftAcc               0      0.00%     53.43% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdSqrt                   0      0.00%     53.43% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdFloatAdd               0      0.00%     53.43% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdFloatAlu               0      0.00%     53.43% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdFloatCmp               0      0.00%     53.43% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdFloatCvt               0      0.00%     53.43% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdFloatDiv               0      0.00%     53.43% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdFloatMisc              0      0.00%     53.43% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdFloatMult              0      0.00%     53.43% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdFloatMultAcc            0      0.00%     53.43% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdFloatSqrt              0      0.00%     53.43% # attempts to use FU when none available
system.cpu11.iq.fu_full::MemRead               575893     46.35%     99.78% # attempts to use FU when none available
system.cpu11.iq.fu_full::MemWrite                2693      0.22%    100.00% # attempts to use FU when none available
system.cpu11.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu11.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu11.iq.FU_type_0::No_OpClass               4      0.00%      0.00% # Type of FU issued
system.cpu11.iq.FU_type_0::IntAlu             8831769     35.21%     35.21% # Type of FU issued
system.cpu11.iq.FU_type_0::IntMult              25050      0.10%     35.31% # Type of FU issued
system.cpu11.iq.FU_type_0::IntDiv                   0      0.00%     35.31% # Type of FU issued
system.cpu11.iq.FU_type_0::FloatAdd           3881316     15.48%     50.79% # Type of FU issued
system.cpu11.iq.FU_type_0::FloatCmp                 0      0.00%     50.79% # Type of FU issued
system.cpu11.iq.FU_type_0::FloatCvt                 0      0.00%     50.79% # Type of FU issued
system.cpu11.iq.FU_type_0::FloatMult          2935830     11.71%     62.49% # Type of FU issued
system.cpu11.iq.FU_type_0::FloatDiv              8415      0.03%     62.53% # Type of FU issued
system.cpu11.iq.FU_type_0::FloatSqrt                0      0.00%     62.53% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdAdd                  0      0.00%     62.53% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdAddAcc               0      0.00%     62.53% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdAlu                  0      0.00%     62.53% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdCmp                  0      0.00%     62.53% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdCvt                  0      0.00%     62.53% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdMisc                 0      0.00%     62.53% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdMult                 0      0.00%     62.53% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdMultAcc              0      0.00%     62.53% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdShift                0      0.00%     62.53% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdShiftAcc             0      0.00%     62.53% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdSqrt                 0      0.00%     62.53% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdFloatAdd             0      0.00%     62.53% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdFloatAlu             0      0.00%     62.53% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdFloatCmp             0      0.00%     62.53% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdFloatCvt             0      0.00%     62.53% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdFloatDiv             0      0.00%     62.53% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdFloatMisc            0      0.00%     62.53% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdFloatMult            0      0.00%     62.53% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     62.53% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdFloatSqrt            0      0.00%     62.53% # Type of FU issued
system.cpu11.iq.FU_type_0::MemRead            6425634     25.62%     88.15% # Type of FU issued
system.cpu11.iq.FU_type_0::MemWrite           2972761     11.85%    100.00% # Type of FU issued
system.cpu11.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu11.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu11.iq.FU_type_0::total             25080779                       # Type of FU issued
system.cpu11.iq.rate                         3.623674                       # Inst issue rate
system.cpu11.iq.fu_busy_cnt                   1242521                       # FU busy when requested
system.cpu11.iq.fu_busy_rate                 0.049541                       # FU busy rate (busy events/executed inst)
system.cpu11.iq.int_inst_queue_reads         25133899                       # Number of integer instruction queue reads
system.cpu11.iq.int_inst_queue_writes         9317037                       # Number of integer instruction queue writes
system.cpu11.iq.int_inst_queue_wakeup_accesses      9047882                       # Number of integer instruction queue wakeup accesses
system.cpu11.iq.fp_inst_queue_reads          33201004                       # Number of floating instruction queue reads
system.cpu11.iq.fp_inst_queue_writes         16050455                       # Number of floating instruction queue writes
system.cpu11.iq.fp_inst_queue_wakeup_accesses     15854152                       # Number of floating instruction queue wakeup accesses
system.cpu11.iq.int_alu_accesses              9121337                       # Number of integer alu accesses
system.cpu11.iq.fp_alu_accesses              17201959                       # Number of floating point alu accesses
system.cpu11.iew.lsq.thread0.forwLoads          29038                       # Number of loads that had data forwarded from stores
system.cpu11.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu11.iew.lsq.thread0.squashedLoads        74813                       # Number of loads squashed
system.cpu11.iew.lsq.thread0.ignoredResponses            3                       # Number of memory responses ignored because the instruction is squashed
system.cpu11.iew.lsq.thread0.memOrderViolation          345                       # Number of memory ordering violations
system.cpu11.iew.lsq.thread0.squashedStores         4289                       # Number of stores squashed
system.cpu11.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu11.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu11.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu11.iew.lsq.thread0.cacheBlocked       107503                       # Number of times an access to memory failed due to the cache being blocked
system.cpu11.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu11.iew.iewSquashCycles                14743                       # Number of cycles IEW is squashing
system.cpu11.iew.iewBlockCycles                245252                       # Number of cycles IEW is blocking
system.cpu11.iew.iewUnblockCycles              265993                       # Number of cycles IEW is unblocking
system.cpu11.iew.iewDispatchedInsts          25317334                       # Number of instructions dispatched to IQ
system.cpu11.iew.iewDispSquashedInsts             616                       # Number of squashed instructions skipped by dispatch
system.cpu11.iew.iewDispLoadInsts             6341920                       # Number of dispatched load instructions
system.cpu11.iew.iewDispStoreInsts            2975753                       # Number of dispatched store instructions
system.cpu11.iew.iewDispNonSpecInsts              325                       # Number of dispatched non-speculative instructions
system.cpu11.iew.iewIQFullEvents                 5615                       # Number of times the IQ has become full, causing a stall
system.cpu11.iew.iewLSQFullEvents              257219                       # Number of times the LSQ has become full, causing a stall
system.cpu11.iew.memOrderViolationEvents          345                       # Number of memory order violations
system.cpu11.iew.predictedTakenIncorrect        13757                       # Number of branches that were predicted taken incorrectly
system.cpu11.iew.predictedNotTakenIncorrect          652                       # Number of branches that were predicted not taken incorrectly
system.cpu11.iew.branchMispredicts              14409                       # Number of branch mispredicts detected at execute
system.cpu11.iew.iewExecutedInsts            25024127                       # Number of executed instructions
system.cpu11.iew.iewExecLoadInsts             6398246                       # Number of load instructions executed
system.cpu11.iew.iewExecSquashedInsts           56652                       # Number of squashed instructions skipped in execute
system.cpu11.iew.exec_swp                           0                       # number of swp insts executed
system.cpu11.iew.exec_nop                      254191                       # number of nop insts executed
system.cpu11.iew.exec_refs                    9370837                       # number of memory reference insts executed
system.cpu11.iew.exec_branches                2099498                       # Number of branches executed
system.cpu11.iew.exec_stores                  2972591                       # Number of stores executed
system.cpu11.iew.exec_rate                   3.615489                       # Inst execution rate
system.cpu11.iew.wb_sent                     24909987                       # cumulative count of insts sent to commit
system.cpu11.iew.wb_count                    24902034                       # cumulative count of insts written-back
system.cpu11.iew.wb_producers                16434751                       # num instructions producing a value
system.cpu11.iew.wb_consumers                20624716                       # num instructions consuming a value
system.cpu11.iew.wb_rate                     3.597849                       # insts written-back per cycle
system.cpu11.iew.wb_fanout                   0.796847                       # average fanout of values written-back
system.cpu11.commit.commitSquashedInsts        316775                       # The number of squashed insts skipped by commit
system.cpu11.commit.commitNonSpecStalls           300                       # The number of times commit has been forced to stall to communicate backwards
system.cpu11.commit.branchMispredicts           14322                       # The number of times a branch was mispredicted
system.cpu11.commit.committed_per_cycle::samples      6783511                       # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::mean     3.685270                       # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::stdev     3.540972                       # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::0      2840657     41.88%     41.88% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::1       135865      2.00%     43.88% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::2       187244      2.76%     46.64% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::3       304618      4.49%     51.13% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::4       159131      2.35%     53.48% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::5       506835      7.47%     60.95% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::6       315208      4.65%     65.59% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::7       158706      2.34%     67.93% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::8      2175247     32.07%    100.00% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::total      6783511                       # Number of insts commited each cycle
system.cpu11.commit.committedInsts           24999072                       # Number of instructions committed
system.cpu11.commit.committedOps             24999072                       # Number of ops (including micro ops) committed
system.cpu11.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu11.commit.refs                      9238571                       # Number of memory references committed
system.cpu11.commit.loads                     6267107                       # Number of loads committed
system.cpu11.commit.membars                        16                       # Number of memory barriers committed
system.cpu11.commit.branches                  2057323                       # Number of branches committed
system.cpu11.commit.fp_insts                 15846309                       # Number of committed floating point instructions.
system.cpu11.commit.int_insts                18669974                       # Number of committed integer instructions.
system.cpu11.commit.function_calls              40133                       # Number of function calls committed.
system.cpu11.commit.op_class_0::No_OpClass       239942      0.96%      0.96% # Class of committed instruction
system.cpu11.commit.op_class_0::IntAlu        8676962     34.71%     35.67% # Class of committed instruction
system.cpu11.commit.op_class_0::IntMult         23996      0.10%     35.76% # Class of committed instruction
system.cpu11.commit.op_class_0::IntDiv              0      0.00%     35.76% # Class of committed instruction
system.cpu11.commit.op_class_0::FloatAdd      3875969     15.50%     51.27% # Class of committed instruction
system.cpu11.commit.op_class_0::FloatCmp            0      0.00%     51.27% # Class of committed instruction
system.cpu11.commit.op_class_0::FloatCvt            0      0.00%     51.27% # Class of committed instruction
system.cpu11.commit.op_class_0::FloatMult      2935488     11.74%     63.01% # Class of committed instruction
system.cpu11.commit.op_class_0::FloatDiv         8128      0.03%     63.04% # Class of committed instruction
system.cpu11.commit.op_class_0::FloatSqrt            0      0.00%     63.04% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdAdd             0      0.00%     63.04% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdAddAcc            0      0.00%     63.04% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdAlu             0      0.00%     63.04% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdCmp             0      0.00%     63.04% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdCvt             0      0.00%     63.04% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdMisc            0      0.00%     63.04% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdMult            0      0.00%     63.04% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdMultAcc            0      0.00%     63.04% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdShift            0      0.00%     63.04% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdShiftAcc            0      0.00%     63.04% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdSqrt            0      0.00%     63.04% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdFloatAdd            0      0.00%     63.04% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdFloatAlu            0      0.00%     63.04% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdFloatCmp            0      0.00%     63.04% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdFloatCvt            0      0.00%     63.04% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdFloatDiv            0      0.00%     63.04% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdFloatMisc            0      0.00%     63.04% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdFloatMult            0      0.00%     63.04% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdFloatMultAcc            0      0.00%     63.04% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdFloatSqrt            0      0.00%     63.04% # Class of committed instruction
system.cpu11.commit.op_class_0::MemRead       6267123     25.07%     88.11% # Class of committed instruction
system.cpu11.commit.op_class_0::MemWrite      2971464     11.89%    100.00% # Class of committed instruction
system.cpu11.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu11.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu11.commit.op_class_0::total        24999072                       # Class of committed instruction
system.cpu11.commit.bw_lim_events             2175247                       # number cycles where commit BW limit reached
system.cpu11.rob.rob_reads                   29922148                       # The number of ROB reads
system.cpu11.rob.rob_writes                  50680147                       # The number of ROB writes
system.cpu11.timesIdled                           174                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu11.idleCycles                          4893                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu11.quiesceCycles                   39072071                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu11.committedInsts                  24759134                       # Number of Instructions Simulated
system.cpu11.committedOps                    24759134                       # Number of Ops (including micro ops) Simulated
system.cpu11.cpi                             0.279548                       # CPI: Cycles Per Instruction
system.cpu11.cpi_total                       0.279548                       # CPI: Total CPI of All Threads
system.cpu11.ipc                             3.577203                       # IPC: Instructions Per Cycle
system.cpu11.ipc_total                       3.577203                       # IPC: Total IPC of All Threads
system.cpu11.int_regfile_reads               21786372                       # number of integer regfile reads
system.cpu11.int_regfile_writes               6224524                       # number of integer regfile writes
system.cpu11.fp_regfile_reads                15123170                       # number of floating regfile reads
system.cpu11.fp_regfile_writes               12182323                       # number of floating regfile writes
system.cpu11.misc_regfile_reads                   129                       # number of misc regfile reads
system.cpu11.misc_regfile_writes                   42                       # number of misc regfile writes
system.cpu11.dcache.tags.replacements          127959                       # number of replacements
system.cpu11.dcache.tags.tagsinuse          51.769653                       # Cycle average of tags in use
system.cpu11.dcache.tags.total_refs           8671634                       # Total number of references to valid blocks.
system.cpu11.dcache.tags.sampled_refs          128020                       # Sample count of references to valid blocks.
system.cpu11.dcache.tags.avg_refs           67.736557                       # Average number of references to valid blocks.
system.cpu11.dcache.tags.warmup_cycle     43783299954                       # Cycle when the warmup percentage was hit.
system.cpu11.dcache.tags.occ_blocks::cpu11.data    51.769653                       # Average occupied blocks per requestor
system.cpu11.dcache.tags.occ_percent::cpu11.data     0.808901                       # Average percentage of cache occupancy
system.cpu11.dcache.tags.occ_percent::total     0.808901                       # Average percentage of cache occupancy
system.cpu11.dcache.tags.occ_task_id_blocks::1024           61                       # Occupied blocks per task id
system.cpu11.dcache.tags.age_task_id_blocks_1024::1            2                       # Occupied blocks per task id
system.cpu11.dcache.tags.age_task_id_blocks_1024::2           59                       # Occupied blocks per task id
system.cpu11.dcache.tags.occ_task_id_percent::1024     0.953125                       # Percentage of cache occupancy per task id
system.cpu11.dcache.tags.tag_accesses        18600740                       # Number of tag accesses
system.cpu11.dcache.tags.data_accesses       18600740                       # Number of data accesses
system.cpu11.dcache.ReadReq_hits::cpu11.data      5704084                       # number of ReadReq hits
system.cpu11.dcache.ReadReq_hits::total       5704084                       # number of ReadReq hits
system.cpu11.dcache.WriteReq_hits::cpu11.data      2967154                       # number of WriteReq hits
system.cpu11.dcache.WriteReq_hits::total      2967154                       # number of WriteReq hits
system.cpu11.dcache.LoadLockedReq_hits::cpu11.data           21                       # number of LoadLockedReq hits
system.cpu11.dcache.LoadLockedReq_hits::total           21                       # number of LoadLockedReq hits
system.cpu11.dcache.StoreCondReq_hits::cpu11.data           16                       # number of StoreCondReq hits
system.cpu11.dcache.StoreCondReq_hits::total           16                       # number of StoreCondReq hits
system.cpu11.dcache.demand_hits::cpu11.data      8671238                       # number of demand (read+write) hits
system.cpu11.dcache.demand_hits::total        8671238                       # number of demand (read+write) hits
system.cpu11.dcache.overall_hits::cpu11.data      8671238                       # number of overall hits
system.cpu11.dcache.overall_hits::total       8671238                       # number of overall hits
system.cpu11.dcache.ReadReq_misses::cpu11.data       560749                       # number of ReadReq misses
system.cpu11.dcache.ReadReq_misses::total       560749                       # number of ReadReq misses
system.cpu11.dcache.WriteReq_misses::cpu11.data         4290                       # number of WriteReq misses
system.cpu11.dcache.WriteReq_misses::total         4290                       # number of WriteReq misses
system.cpu11.dcache.LoadLockedReq_misses::cpu11.data            2                       # number of LoadLockedReq misses
system.cpu11.dcache.LoadLockedReq_misses::total            2                       # number of LoadLockedReq misses
system.cpu11.dcache.StoreCondReq_misses::cpu11.data            4                       # number of StoreCondReq misses
system.cpu11.dcache.StoreCondReq_misses::total            4                       # number of StoreCondReq misses
system.cpu11.dcache.demand_misses::cpu11.data       565039                       # number of demand (read+write) misses
system.cpu11.dcache.demand_misses::total       565039                       # number of demand (read+write) misses
system.cpu11.dcache.overall_misses::cpu11.data       565039                       # number of overall misses
system.cpu11.dcache.overall_misses::total       565039                       # number of overall misses
system.cpu11.dcache.ReadReq_miss_latency::cpu11.data  47771810964                       # number of ReadReq miss cycles
system.cpu11.dcache.ReadReq_miss_latency::total  47771810964                       # number of ReadReq miss cycles
system.cpu11.dcache.WriteReq_miss_latency::cpu11.data    225511587                       # number of WriteReq miss cycles
system.cpu11.dcache.WriteReq_miss_latency::total    225511587                       # number of WriteReq miss cycles
system.cpu11.dcache.LoadLockedReq_miss_latency::cpu11.data        13932                       # number of LoadLockedReq miss cycles
system.cpu11.dcache.LoadLockedReq_miss_latency::total        13932                       # number of LoadLockedReq miss cycles
system.cpu11.dcache.StoreCondReq_miss_latency::cpu11.data        23220                       # number of StoreCondReq miss cycles
system.cpu11.dcache.StoreCondReq_miss_latency::total        23220                       # number of StoreCondReq miss cycles
system.cpu11.dcache.demand_miss_latency::cpu11.data  47997322551                       # number of demand (read+write) miss cycles
system.cpu11.dcache.demand_miss_latency::total  47997322551                       # number of demand (read+write) miss cycles
system.cpu11.dcache.overall_miss_latency::cpu11.data  47997322551                       # number of overall miss cycles
system.cpu11.dcache.overall_miss_latency::total  47997322551                       # number of overall miss cycles
system.cpu11.dcache.ReadReq_accesses::cpu11.data      6264833                       # number of ReadReq accesses(hits+misses)
system.cpu11.dcache.ReadReq_accesses::total      6264833                       # number of ReadReq accesses(hits+misses)
system.cpu11.dcache.WriteReq_accesses::cpu11.data      2971444                       # number of WriteReq accesses(hits+misses)
system.cpu11.dcache.WriteReq_accesses::total      2971444                       # number of WriteReq accesses(hits+misses)
system.cpu11.dcache.LoadLockedReq_accesses::cpu11.data           23                       # number of LoadLockedReq accesses(hits+misses)
system.cpu11.dcache.LoadLockedReq_accesses::total           23                       # number of LoadLockedReq accesses(hits+misses)
system.cpu11.dcache.StoreCondReq_accesses::cpu11.data           20                       # number of StoreCondReq accesses(hits+misses)
system.cpu11.dcache.StoreCondReq_accesses::total           20                       # number of StoreCondReq accesses(hits+misses)
system.cpu11.dcache.demand_accesses::cpu11.data      9236277                       # number of demand (read+write) accesses
system.cpu11.dcache.demand_accesses::total      9236277                       # number of demand (read+write) accesses
system.cpu11.dcache.overall_accesses::cpu11.data      9236277                       # number of overall (read+write) accesses
system.cpu11.dcache.overall_accesses::total      9236277                       # number of overall (read+write) accesses
system.cpu11.dcache.ReadReq_miss_rate::cpu11.data     0.089507                       # miss rate for ReadReq accesses
system.cpu11.dcache.ReadReq_miss_rate::total     0.089507                       # miss rate for ReadReq accesses
system.cpu11.dcache.WriteReq_miss_rate::cpu11.data     0.001444                       # miss rate for WriteReq accesses
system.cpu11.dcache.WriteReq_miss_rate::total     0.001444                       # miss rate for WriteReq accesses
system.cpu11.dcache.LoadLockedReq_miss_rate::cpu11.data     0.086957                       # miss rate for LoadLockedReq accesses
system.cpu11.dcache.LoadLockedReq_miss_rate::total     0.086957                       # miss rate for LoadLockedReq accesses
system.cpu11.dcache.StoreCondReq_miss_rate::cpu11.data     0.200000                       # miss rate for StoreCondReq accesses
system.cpu11.dcache.StoreCondReq_miss_rate::total     0.200000                       # miss rate for StoreCondReq accesses
system.cpu11.dcache.demand_miss_rate::cpu11.data     0.061176                       # miss rate for demand accesses
system.cpu11.dcache.demand_miss_rate::total     0.061176                       # miss rate for demand accesses
system.cpu11.dcache.overall_miss_rate::cpu11.data     0.061176                       # miss rate for overall accesses
system.cpu11.dcache.overall_miss_rate::total     0.061176                       # miss rate for overall accesses
system.cpu11.dcache.ReadReq_avg_miss_latency::cpu11.data 85192.859843                       # average ReadReq miss latency
system.cpu11.dcache.ReadReq_avg_miss_latency::total 85192.859843                       # average ReadReq miss latency
system.cpu11.dcache.WriteReq_avg_miss_latency::cpu11.data 52566.803497                       # average WriteReq miss latency
system.cpu11.dcache.WriteReq_avg_miss_latency::total 52566.803497                       # average WriteReq miss latency
system.cpu11.dcache.LoadLockedReq_avg_miss_latency::cpu11.data         6966                       # average LoadLockedReq miss latency
system.cpu11.dcache.LoadLockedReq_avg_miss_latency::total         6966                       # average LoadLockedReq miss latency
system.cpu11.dcache.StoreCondReq_avg_miss_latency::cpu11.data         5805                       # average StoreCondReq miss latency
system.cpu11.dcache.StoreCondReq_avg_miss_latency::total         5805                       # average StoreCondReq miss latency
system.cpu11.dcache.demand_avg_miss_latency::cpu11.data 84945.149894                       # average overall miss latency
system.cpu11.dcache.demand_avg_miss_latency::total 84945.149894                       # average overall miss latency
system.cpu11.dcache.overall_avg_miss_latency::cpu11.data 84945.149894                       # average overall miss latency
system.cpu11.dcache.overall_avg_miss_latency::total 84945.149894                       # average overall miss latency
system.cpu11.dcache.blocked_cycles::no_mshrs       243604                       # number of cycles access was blocked
system.cpu11.dcache.blocked_cycles::no_targets          223                       # number of cycles access was blocked
system.cpu11.dcache.blocked::no_mshrs            7807                       # number of cycles access was blocked
system.cpu11.dcache.blocked::no_targets             2                       # number of cycles access was blocked
system.cpu11.dcache.avg_blocked_cycles::no_mshrs    31.203279                       # average number of cycles each access was blocked
system.cpu11.dcache.avg_blocked_cycles::no_targets   111.500000                       # average number of cycles each access was blocked
system.cpu11.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu11.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu11.dcache.writebacks::writebacks        65380                       # number of writebacks
system.cpu11.dcache.writebacks::total           65380                       # number of writebacks
system.cpu11.dcache.ReadReq_mshr_hits::cpu11.data       433539                       # number of ReadReq MSHR hits
system.cpu11.dcache.ReadReq_mshr_hits::total       433539                       # number of ReadReq MSHR hits
system.cpu11.dcache.WriteReq_mshr_hits::cpu11.data         3268                       # number of WriteReq MSHR hits
system.cpu11.dcache.WriteReq_mshr_hits::total         3268                       # number of WriteReq MSHR hits
system.cpu11.dcache.demand_mshr_hits::cpu11.data       436807                       # number of demand (read+write) MSHR hits
system.cpu11.dcache.demand_mshr_hits::total       436807                       # number of demand (read+write) MSHR hits
system.cpu11.dcache.overall_mshr_hits::cpu11.data       436807                       # number of overall MSHR hits
system.cpu11.dcache.overall_mshr_hits::total       436807                       # number of overall MSHR hits
system.cpu11.dcache.ReadReq_mshr_misses::cpu11.data       127210                       # number of ReadReq MSHR misses
system.cpu11.dcache.ReadReq_mshr_misses::total       127210                       # number of ReadReq MSHR misses
system.cpu11.dcache.WriteReq_mshr_misses::cpu11.data         1022                       # number of WriteReq MSHR misses
system.cpu11.dcache.WriteReq_mshr_misses::total         1022                       # number of WriteReq MSHR misses
system.cpu11.dcache.LoadLockedReq_mshr_misses::cpu11.data            2                       # number of LoadLockedReq MSHR misses
system.cpu11.dcache.LoadLockedReq_mshr_misses::total            2                       # number of LoadLockedReq MSHR misses
system.cpu11.dcache.StoreCondReq_mshr_misses::cpu11.data            4                       # number of StoreCondReq MSHR misses
system.cpu11.dcache.StoreCondReq_mshr_misses::total            4                       # number of StoreCondReq MSHR misses
system.cpu11.dcache.demand_mshr_misses::cpu11.data       128232                       # number of demand (read+write) MSHR misses
system.cpu11.dcache.demand_mshr_misses::total       128232                       # number of demand (read+write) MSHR misses
system.cpu11.dcache.overall_mshr_misses::cpu11.data       128232                       # number of overall MSHR misses
system.cpu11.dcache.overall_mshr_misses::total       128232                       # number of overall MSHR misses
system.cpu11.dcache.ReadReq_mshr_miss_latency::cpu11.data   7689343635                       # number of ReadReq MSHR miss cycles
system.cpu11.dcache.ReadReq_mshr_miss_latency::total   7689343635                       # number of ReadReq MSHR miss cycles
system.cpu11.dcache.WriteReq_mshr_miss_latency::cpu11.data     63618894                       # number of WriteReq MSHR miss cycles
system.cpu11.dcache.WriteReq_mshr_miss_latency::total     63618894                       # number of WriteReq MSHR miss cycles
system.cpu11.dcache.LoadLockedReq_mshr_miss_latency::cpu11.data        11610                       # number of LoadLockedReq MSHR miss cycles
system.cpu11.dcache.LoadLockedReq_mshr_miss_latency::total        11610                       # number of LoadLockedReq MSHR miss cycles
system.cpu11.dcache.StoreCondReq_mshr_miss_latency::cpu11.data        18576                       # number of StoreCondReq MSHR miss cycles
system.cpu11.dcache.StoreCondReq_mshr_miss_latency::total        18576                       # number of StoreCondReq MSHR miss cycles
system.cpu11.dcache.demand_mshr_miss_latency::cpu11.data   7752962529                       # number of demand (read+write) MSHR miss cycles
system.cpu11.dcache.demand_mshr_miss_latency::total   7752962529                       # number of demand (read+write) MSHR miss cycles
system.cpu11.dcache.overall_mshr_miss_latency::cpu11.data   7752962529                       # number of overall MSHR miss cycles
system.cpu11.dcache.overall_mshr_miss_latency::total   7752962529                       # number of overall MSHR miss cycles
system.cpu11.dcache.ReadReq_mshr_miss_rate::cpu11.data     0.020305                       # mshr miss rate for ReadReq accesses
system.cpu11.dcache.ReadReq_mshr_miss_rate::total     0.020305                       # mshr miss rate for ReadReq accesses
system.cpu11.dcache.WriteReq_mshr_miss_rate::cpu11.data     0.000344                       # mshr miss rate for WriteReq accesses
system.cpu11.dcache.WriteReq_mshr_miss_rate::total     0.000344                       # mshr miss rate for WriteReq accesses
system.cpu11.dcache.LoadLockedReq_mshr_miss_rate::cpu11.data     0.086957                       # mshr miss rate for LoadLockedReq accesses
system.cpu11.dcache.LoadLockedReq_mshr_miss_rate::total     0.086957                       # mshr miss rate for LoadLockedReq accesses
system.cpu11.dcache.StoreCondReq_mshr_miss_rate::cpu11.data     0.200000                       # mshr miss rate for StoreCondReq accesses
system.cpu11.dcache.StoreCondReq_mshr_miss_rate::total     0.200000                       # mshr miss rate for StoreCondReq accesses
system.cpu11.dcache.demand_mshr_miss_rate::cpu11.data     0.013884                       # mshr miss rate for demand accesses
system.cpu11.dcache.demand_mshr_miss_rate::total     0.013884                       # mshr miss rate for demand accesses
system.cpu11.dcache.overall_mshr_miss_rate::cpu11.data     0.013884                       # mshr miss rate for overall accesses
system.cpu11.dcache.overall_mshr_miss_rate::total     0.013884                       # mshr miss rate for overall accesses
system.cpu11.dcache.ReadReq_avg_mshr_miss_latency::cpu11.data 60446.062692                       # average ReadReq mshr miss latency
system.cpu11.dcache.ReadReq_avg_mshr_miss_latency::total 60446.062692                       # average ReadReq mshr miss latency
system.cpu11.dcache.WriteReq_avg_mshr_miss_latency::cpu11.data 62249.407045                       # average WriteReq mshr miss latency
system.cpu11.dcache.WriteReq_avg_mshr_miss_latency::total 62249.407045                       # average WriteReq mshr miss latency
system.cpu11.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu11.data         5805                       # average LoadLockedReq mshr miss latency
system.cpu11.dcache.LoadLockedReq_avg_mshr_miss_latency::total         5805                       # average LoadLockedReq mshr miss latency
system.cpu11.dcache.StoreCondReq_avg_mshr_miss_latency::cpu11.data         4644                       # average StoreCondReq mshr miss latency
system.cpu11.dcache.StoreCondReq_avg_mshr_miss_latency::total         4644                       # average StoreCondReq mshr miss latency
system.cpu11.dcache.demand_avg_mshr_miss_latency::cpu11.data 60460.435219                       # average overall mshr miss latency
system.cpu11.dcache.demand_avg_mshr_miss_latency::total 60460.435219                       # average overall mshr miss latency
system.cpu11.dcache.overall_avg_mshr_miss_latency::cpu11.data 60460.435219                       # average overall mshr miss latency
system.cpu11.dcache.overall_avg_mshr_miss_latency::total 60460.435219                       # average overall mshr miss latency
system.cpu11.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu11.icache.tags.replacements              51                       # number of replacements
system.cpu11.icache.tags.tagsinuse         311.924748                       # Cycle average of tags in use
system.cpu11.icache.tags.total_refs           2337157                       # Total number of references to valid blocks.
system.cpu11.icache.tags.sampled_refs             404                       # Sample count of references to valid blocks.
system.cpu11.icache.tags.avg_refs         5785.042079                       # Average number of references to valid blocks.
system.cpu11.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu11.icache.tags.occ_blocks::cpu11.inst   311.924748                       # Average occupied blocks per requestor
system.cpu11.icache.tags.occ_percent::cpu11.inst     0.609228                       # Average percentage of cache occupancy
system.cpu11.icache.tags.occ_percent::total     0.609228                       # Average percentage of cache occupancy
system.cpu11.icache.tags.occ_task_id_blocks::1024          353                       # Occupied blocks per task id
system.cpu11.icache.tags.age_task_id_blocks_1024::1            2                       # Occupied blocks per task id
system.cpu11.icache.tags.age_task_id_blocks_1024::2            3                       # Occupied blocks per task id
system.cpu11.icache.tags.age_task_id_blocks_1024::3           60                       # Occupied blocks per task id
system.cpu11.icache.tags.age_task_id_blocks_1024::4          288                       # Occupied blocks per task id
system.cpu11.icache.tags.occ_task_id_percent::1024     0.689453                       # Percentage of cache occupancy per task id
system.cpu11.icache.tags.tag_accesses         4675626                       # Number of tag accesses
system.cpu11.icache.tags.data_accesses        4675626                       # Number of data accesses
system.cpu11.icache.ReadReq_hits::cpu11.inst      2337157                       # number of ReadReq hits
system.cpu11.icache.ReadReq_hits::total       2337157                       # number of ReadReq hits
system.cpu11.icache.demand_hits::cpu11.inst      2337157                       # number of demand (read+write) hits
system.cpu11.icache.demand_hits::total        2337157                       # number of demand (read+write) hits
system.cpu11.icache.overall_hits::cpu11.inst      2337157                       # number of overall hits
system.cpu11.icache.overall_hits::total       2337157                       # number of overall hits
system.cpu11.icache.ReadReq_misses::cpu11.inst          454                       # number of ReadReq misses
system.cpu11.icache.ReadReq_misses::total          454                       # number of ReadReq misses
system.cpu11.icache.demand_misses::cpu11.inst          454                       # number of demand (read+write) misses
system.cpu11.icache.demand_misses::total          454                       # number of demand (read+write) misses
system.cpu11.icache.overall_misses::cpu11.inst          454                       # number of overall misses
system.cpu11.icache.overall_misses::total          454                       # number of overall misses
system.cpu11.icache.ReadReq_miss_latency::cpu11.inst     16789221                       # number of ReadReq miss cycles
system.cpu11.icache.ReadReq_miss_latency::total     16789221                       # number of ReadReq miss cycles
system.cpu11.icache.demand_miss_latency::cpu11.inst     16789221                       # number of demand (read+write) miss cycles
system.cpu11.icache.demand_miss_latency::total     16789221                       # number of demand (read+write) miss cycles
system.cpu11.icache.overall_miss_latency::cpu11.inst     16789221                       # number of overall miss cycles
system.cpu11.icache.overall_miss_latency::total     16789221                       # number of overall miss cycles
system.cpu11.icache.ReadReq_accesses::cpu11.inst      2337611                       # number of ReadReq accesses(hits+misses)
system.cpu11.icache.ReadReq_accesses::total      2337611                       # number of ReadReq accesses(hits+misses)
system.cpu11.icache.demand_accesses::cpu11.inst      2337611                       # number of demand (read+write) accesses
system.cpu11.icache.demand_accesses::total      2337611                       # number of demand (read+write) accesses
system.cpu11.icache.overall_accesses::cpu11.inst      2337611                       # number of overall (read+write) accesses
system.cpu11.icache.overall_accesses::total      2337611                       # number of overall (read+write) accesses
system.cpu11.icache.ReadReq_miss_rate::cpu11.inst     0.000194                       # miss rate for ReadReq accesses
system.cpu11.icache.ReadReq_miss_rate::total     0.000194                       # miss rate for ReadReq accesses
system.cpu11.icache.demand_miss_rate::cpu11.inst     0.000194                       # miss rate for demand accesses
system.cpu11.icache.demand_miss_rate::total     0.000194                       # miss rate for demand accesses
system.cpu11.icache.overall_miss_rate::cpu11.inst     0.000194                       # miss rate for overall accesses
system.cpu11.icache.overall_miss_rate::total     0.000194                       # miss rate for overall accesses
system.cpu11.icache.ReadReq_avg_miss_latency::cpu11.inst 36980.662996                       # average ReadReq miss latency
system.cpu11.icache.ReadReq_avg_miss_latency::total 36980.662996                       # average ReadReq miss latency
system.cpu11.icache.demand_avg_miss_latency::cpu11.inst 36980.662996                       # average overall miss latency
system.cpu11.icache.demand_avg_miss_latency::total 36980.662996                       # average overall miss latency
system.cpu11.icache.overall_avg_miss_latency::cpu11.inst 36980.662996                       # average overall miss latency
system.cpu11.icache.overall_avg_miss_latency::total 36980.662996                       # average overall miss latency
system.cpu11.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu11.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu11.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu11.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu11.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu11.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu11.icache.fast_writes                     0                       # number of fast writes performed
system.cpu11.icache.cache_copies                    0                       # number of cache copies performed
system.cpu11.icache.writebacks::writebacks           51                       # number of writebacks
system.cpu11.icache.writebacks::total              51                       # number of writebacks
system.cpu11.icache.ReadReq_mshr_hits::cpu11.inst           50                       # number of ReadReq MSHR hits
system.cpu11.icache.ReadReq_mshr_hits::total           50                       # number of ReadReq MSHR hits
system.cpu11.icache.demand_mshr_hits::cpu11.inst           50                       # number of demand (read+write) MSHR hits
system.cpu11.icache.demand_mshr_hits::total           50                       # number of demand (read+write) MSHR hits
system.cpu11.icache.overall_mshr_hits::cpu11.inst           50                       # number of overall MSHR hits
system.cpu11.icache.overall_mshr_hits::total           50                       # number of overall MSHR hits
system.cpu11.icache.ReadReq_mshr_misses::cpu11.inst          404                       # number of ReadReq MSHR misses
system.cpu11.icache.ReadReq_mshr_misses::total          404                       # number of ReadReq MSHR misses
system.cpu11.icache.demand_mshr_misses::cpu11.inst          404                       # number of demand (read+write) MSHR misses
system.cpu11.icache.demand_mshr_misses::total          404                       # number of demand (read+write) MSHR misses
system.cpu11.icache.overall_mshr_misses::cpu11.inst          404                       # number of overall MSHR misses
system.cpu11.icache.overall_mshr_misses::total          404                       # number of overall MSHR misses
system.cpu11.icache.ReadReq_mshr_miss_latency::cpu11.inst     12855753                       # number of ReadReq MSHR miss cycles
system.cpu11.icache.ReadReq_mshr_miss_latency::total     12855753                       # number of ReadReq MSHR miss cycles
system.cpu11.icache.demand_mshr_miss_latency::cpu11.inst     12855753                       # number of demand (read+write) MSHR miss cycles
system.cpu11.icache.demand_mshr_miss_latency::total     12855753                       # number of demand (read+write) MSHR miss cycles
system.cpu11.icache.overall_mshr_miss_latency::cpu11.inst     12855753                       # number of overall MSHR miss cycles
system.cpu11.icache.overall_mshr_miss_latency::total     12855753                       # number of overall MSHR miss cycles
system.cpu11.icache.ReadReq_mshr_miss_rate::cpu11.inst     0.000173                       # mshr miss rate for ReadReq accesses
system.cpu11.icache.ReadReq_mshr_miss_rate::total     0.000173                       # mshr miss rate for ReadReq accesses
system.cpu11.icache.demand_mshr_miss_rate::cpu11.inst     0.000173                       # mshr miss rate for demand accesses
system.cpu11.icache.demand_mshr_miss_rate::total     0.000173                       # mshr miss rate for demand accesses
system.cpu11.icache.overall_mshr_miss_rate::cpu11.inst     0.000173                       # mshr miss rate for overall accesses
system.cpu11.icache.overall_mshr_miss_rate::total     0.000173                       # mshr miss rate for overall accesses
system.cpu11.icache.ReadReq_avg_mshr_miss_latency::cpu11.inst 31821.170792                       # average ReadReq mshr miss latency
system.cpu11.icache.ReadReq_avg_mshr_miss_latency::total 31821.170792                       # average ReadReq mshr miss latency
system.cpu11.icache.demand_avg_mshr_miss_latency::cpu11.inst 31821.170792                       # average overall mshr miss latency
system.cpu11.icache.demand_avg_mshr_miss_latency::total 31821.170792                       # average overall mshr miss latency
system.cpu11.icache.overall_avg_mshr_miss_latency::cpu11.inst 31821.170792                       # average overall mshr miss latency
system.cpu11.icache.overall_avg_mshr_miss_latency::total 31821.170792                       # average overall mshr miss latency
system.cpu11.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu12.branchPred.lookups               2222398                       # Number of BP lookups
system.cpu12.branchPred.condPredicted         2136311                       # Number of conditional branches predicted
system.cpu12.branchPred.condIncorrect           14983                       # Number of conditional branches incorrect
system.cpu12.branchPred.BTBLookups            1371753                       # Number of BTB lookups
system.cpu12.branchPred.BTBHits               1092794                       # Number of BTB hits
system.cpu12.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu12.branchPred.BTBHitPct           79.664050                       # BTB Hit Percentage
system.cpu12.branchPred.usedRAS                 41968                       # Number of times the RAS was used to get a target.
system.cpu12.branchPred.RASInCorrect                4                       # Number of incorrect RAS predictions.
system.cpu12.branchPred.indirectLookups            59                       # Number of indirect predictor lookups.
system.cpu12.branchPred.indirectHits                0                       # Number of indirect target hits.
system.cpu12.branchPred.indirectMisses             59                       # Number of indirect misses.
system.cpu12.branchPredindirectMispredicted           14                       # Number of mispredicted indirect branches.
system.cpu12.dtb.fetch_hits                         0                       # ITB hits
system.cpu12.dtb.fetch_misses                       0                       # ITB misses
system.cpu12.dtb.fetch_acv                          0                       # ITB acv
system.cpu12.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu12.dtb.read_hits                    6647624                       # DTB read hits
system.cpu12.dtb.read_misses                     3145                       # DTB read misses
system.cpu12.dtb.read_acv                           0                       # DTB read access violations
system.cpu12.dtb.read_accesses                6650769                       # DTB read accesses
system.cpu12.dtb.write_hits                   3093912                       # DTB write hits
system.cpu12.dtb.write_misses                      14                       # DTB write misses
system.cpu12.dtb.write_acv                          0                       # DTB write access violations
system.cpu12.dtb.write_accesses               3093926                       # DTB write accesses
system.cpu12.dtb.data_hits                    9741536                       # DTB hits
system.cpu12.dtb.data_misses                     3159                       # DTB misses
system.cpu12.dtb.data_acv                           0                       # DTB access violations
system.cpu12.dtb.data_accesses                9744695                       # DTB accesses
system.cpu12.itb.fetch_hits                   2425735                       # ITB hits
system.cpu12.itb.fetch_misses                      71                       # ITB misses
system.cpu12.itb.fetch_acv                          0                       # ITB acv
system.cpu12.itb.fetch_accesses               2425806                       # ITB accesses
system.cpu12.itb.read_hits                          0                       # DTB read hits
system.cpu12.itb.read_misses                        0                       # DTB read misses
system.cpu12.itb.read_acv                           0                       # DTB read access violations
system.cpu12.itb.read_accesses                      0                       # DTB read accesses
system.cpu12.itb.write_hits                         0                       # DTB write hits
system.cpu12.itb.write_misses                       0                       # DTB write misses
system.cpu12.itb.write_acv                          0                       # DTB write access violations
system.cpu12.itb.write_accesses                     0                       # DTB write accesses
system.cpu12.itb.data_hits                          0                       # DTB hits
system.cpu12.itb.data_misses                        0                       # DTB misses
system.cpu12.itb.data_acv                           0                       # DTB access violations
system.cpu12.itb.data_accesses                      0                       # DTB accesses
system.cpu12.numCycles                        7097996                       # number of cpu cycles simulated
system.cpu12.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu12.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu12.fetch.icacheStallCycles            17819                       # Number of cycles fetch is stalled on an Icache miss
system.cpu12.fetch.Insts                     26836264                       # Number of instructions fetch has processed
system.cpu12.fetch.Branches                   2222398                       # Number of branches that fetch encountered
system.cpu12.fetch.predictedBranches          1134762                       # Number of branches that fetch has predicted taken
system.cpu12.fetch.Cycles                     6969653                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu12.fetch.SquashCycles                 30863                       # Number of cycles fetch has spent squashing
system.cpu12.fetch.MiscStallCycles                 34                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu12.fetch.NoActiveThreadStallCycles        89175                       # Number of stall cycles due to no active thread to fetch from
system.cpu12.fetch.PendingTrapStallCycles         1731                       # Number of stall cycles due to pending traps
system.cpu12.fetch.CacheLines                 2425735                       # Number of cache lines fetched
system.cpu12.fetch.IcacheSquashes                 208                       # Number of outstanding Icache misses that were squashed
system.cpu12.fetch.rateDist::samples          7093843                       # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::mean            3.783036                       # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::stdev           3.476360                       # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::0                2571005     36.24%     36.24% # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::1                 233157      3.29%     39.53% # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::2                 465526      6.56%     46.09% # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::3                 309410      4.36%     50.45% # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::4                 632616      8.92%     59.37% # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::5                  46904      0.66%     60.03% # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::6                  83895      1.18%     61.22% # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::7                 535169      7.54%     68.76% # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::8                2216161     31.24%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::total            7093843                       # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.branchRate                0.313102                       # Number of branch fetches per cycle
system.cpu12.fetch.rate                      3.780823                       # Number of inst fetches per cycle
system.cpu12.decode.IdleCycles                 191982                       # Number of cycles decode is idle
system.cpu12.decode.BlockedCycles             2773170                       # Number of cycles decode is blocked
system.cpu12.decode.RunCycles                 3678058                       # Number of cycles decode is running
system.cpu12.decode.UnblockCycles              346238                       # Number of cycles decode is unblocking
system.cpu12.decode.SquashCycles                15220                       # Number of cycles decode is squashing
system.cpu12.decode.BranchResolved              43546                       # Number of times decode resolved a branch
system.cpu12.decode.BranchMispred                 222                       # Number of times decode detected a branch misprediction
system.cpu12.decode.DecodedInsts             26634885                       # Number of instructions handled by decode
system.cpu12.decode.SquashedInsts                 902                       # Number of squashed instructions handled by decode
system.cpu12.rename.SquashCycles                15220                       # Number of cycles rename is squashing
system.cpu12.rename.IdleCycles                 357995                       # Number of cycles rename is idle
system.cpu12.rename.BlockCycles                595288                       # Number of cycles rename is blocking
system.cpu12.rename.serializeStallCycles        12123                       # count of cycles rename stalled for serializing inst
system.cpu12.rename.RunCycles                 3853560                       # Number of cycles rename is running
system.cpu12.rename.UnblockCycles             2170482                       # Number of cycles rename is unblocking
system.cpu12.rename.RenamedInsts             26531678                       # Number of instructions processed by rename
system.cpu12.rename.ROBFullEvents                5280                       # Number of times rename has blocked due to ROB full
system.cpu12.rename.IQFullEvents               378515                       # Number of times rename has blocked due to IQ full
system.cpu12.rename.LQFullEvents              1895463                       # Number of times rename has blocked due to LQ full
system.cpu12.rename.SQFullEvents                 2076                       # Number of times rename has blocked due to SQ full
system.cpu12.rename.RenamedOperands          19447552                       # Number of destination operands rename has renamed
system.cpu12.rename.RenameLookups            38775147                       # Number of register rename lookups that rename has made
system.cpu12.rename.int_rename_lookups       22807510                       # Number of integer rename lookups
system.cpu12.rename.fp_rename_lookups        15967633                       # Number of floating rename lookups
system.cpu12.rename.CommittedMaps            19031973                       # Number of HB maps that are committed
system.cpu12.rename.UndoneMaps                 415579                       # Number of HB maps that are undone due to squashing
system.cpu12.rename.serializingInsts              337                       # count of serializing insts renamed
system.cpu12.rename.tempSerializingInsts          324                       # count of temporary serializing insts renamed
system.cpu12.rename.skidInsts                 1926150                       # count of insts added to the skid buffer
system.cpu12.memDep0.insertedLoads            6594895                       # Number of loads inserted to the mem dependence unit.
system.cpu12.memDep0.insertedStores           3097038                       # Number of stores inserted to the mem dependence unit.
system.cpu12.memDep0.conflictingLoads           52468                       # Number of conflicting loads.
system.cpu12.memDep0.conflictingStores          38599                       # Number of conflicting stores.
system.cpu12.iq.iqInstsAdded                 26063256                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu12.iq.iqNonSpecInstsAdded               340                       # Number of non-speculative instructions added to the IQ
system.cpu12.iq.iqInstsIssued                26078294                       # Number of instructions issued
system.cpu12.iq.iqSquashedInstsIssued           15194                       # Number of squashed instructions issued
system.cpu12.iq.iqSquashedInstsExamined        315894                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu12.iq.iqSquashedOperandsExamined       180130                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu12.iq.iqSquashedNonSpecRemoved           34                       # Number of squashed non-spec instructions that were removed
system.cpu12.iq.issued_per_cycle::samples      7093843                       # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::mean       3.676187                       # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::stdev      3.052529                       # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::0           2221095     31.31%     31.31% # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::1            221302      3.12%     34.43% # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::2            372070      5.24%     39.67% # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::3            500275      7.05%     46.73% # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::4            582723      8.21%     54.94% # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::5            812054     11.45%     66.39% # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::6            670420      9.45%     75.84% # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::7            512887      7.23%     83.07% # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::8           1201017     16.93%    100.00% # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::total       7093843                       # Number of insts issued each cycle
system.cpu12.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu12.iq.fu_full::IntAlu                 22404      1.73%      1.73% # attempts to use FU when none available
system.cpu12.iq.fu_full::IntMult                    0      0.00%      1.73% # attempts to use FU when none available
system.cpu12.iq.fu_full::IntDiv                     0      0.00%      1.73% # attempts to use FU when none available
system.cpu12.iq.fu_full::FloatAdd               31640      2.44%      4.17% # attempts to use FU when none available
system.cpu12.iq.fu_full::FloatCmp                   0      0.00%      4.17% # attempts to use FU when none available
system.cpu12.iq.fu_full::FloatCvt                   0      0.00%      4.17% # attempts to use FU when none available
system.cpu12.iq.fu_full::FloatMult             631011     48.70%     52.87% # attempts to use FU when none available
system.cpu12.iq.fu_full::FloatDiv                7823      0.60%     53.47% # attempts to use FU when none available
system.cpu12.iq.fu_full::FloatSqrt                  0      0.00%     53.47% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdAdd                    0      0.00%     53.47% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdAddAcc                 0      0.00%     53.47% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdAlu                    0      0.00%     53.47% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdCmp                    0      0.00%     53.47% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdCvt                    0      0.00%     53.47% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdMisc                   0      0.00%     53.47% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdMult                   0      0.00%     53.47% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdMultAcc                0      0.00%     53.47% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdShift                  0      0.00%     53.47% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdShiftAcc               0      0.00%     53.47% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdSqrt                   0      0.00%     53.47% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdFloatAdd               0      0.00%     53.47% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdFloatAlu               0      0.00%     53.47% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdFloatCmp               0      0.00%     53.47% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdFloatCvt               0      0.00%     53.47% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdFloatDiv               0      0.00%     53.47% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdFloatMisc              0      0.00%     53.47% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdFloatMult              0      0.00%     53.47% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdFloatMultAcc            0      0.00%     53.47% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdFloatSqrt              0      0.00%     53.47% # attempts to use FU when none available
system.cpu12.iq.fu_full::MemRead               599899     46.30%     99.77% # attempts to use FU when none available
system.cpu12.iq.fu_full::MemWrite                3000      0.23%    100.00% # attempts to use FU when none available
system.cpu12.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu12.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu12.iq.FU_type_0::No_OpClass               4      0.00%      0.00% # Type of FU issued
system.cpu12.iq.FU_type_0::IntAlu             9174267     35.18%     35.18% # Type of FU issued
system.cpu12.iq.FU_type_0::IntMult              25963      0.10%     35.28% # Type of FU issued
system.cpu12.iq.FU_type_0::IntDiv                   0      0.00%     35.28% # Type of FU issued
system.cpu12.iq.FU_type_0::FloatAdd           4039185     15.49%     50.77% # Type of FU issued
system.cpu12.iq.FU_type_0::FloatCmp                 0      0.00%     50.77% # Type of FU issued
system.cpu12.iq.FU_type_0::FloatCvt                 0      0.00%     50.77% # Type of FU issued
system.cpu12.iq.FU_type_0::FloatMult          3055873     11.72%     62.49% # Type of FU issued
system.cpu12.iq.FU_type_0::FloatDiv              9520      0.04%     62.52% # Type of FU issued
system.cpu12.iq.FU_type_0::FloatSqrt                0      0.00%     62.52% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdAdd                  0      0.00%     62.52% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdAddAcc               0      0.00%     62.52% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdAlu                  0      0.00%     62.52% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdCmp                  0      0.00%     62.52% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdCvt                  0      0.00%     62.52% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdMisc                 0      0.00%     62.52% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdMult                 0      0.00%     62.52% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdMultAcc              0      0.00%     62.52% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdShift                0      0.00%     62.52% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdShiftAcc             0      0.00%     62.52% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdSqrt                 0      0.00%     62.52% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdFloatAdd             0      0.00%     62.52% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdFloatAlu             0      0.00%     62.52% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdFloatCmp             0      0.00%     62.52% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdFloatCvt             0      0.00%     62.52% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdFloatDiv             0      0.00%     62.52% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdFloatMisc            0      0.00%     62.52% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdFloatMult            0      0.00%     62.52% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     62.52% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdFloatSqrt            0      0.00%     62.52% # Type of FU issued
system.cpu12.iq.FU_type_0::MemRead            6679376     25.61%     88.14% # Type of FU issued
system.cpu12.iq.FU_type_0::MemWrite           3094106     11.86%    100.00% # Type of FU issued
system.cpu12.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu12.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu12.iq.FU_type_0::total             26078294                       # Type of FU issued
system.cpu12.iq.rate                         3.674036                       # Inst issue rate
system.cpu12.iq.fu_busy_cnt                   1295777                       # FU busy when requested
system.cpu12.iq.fu_busy_rate                 0.049688                       # FU busy rate (busy events/executed inst)
system.cpu12.iq.int_inst_queue_reads         25996835                       # Number of integer instruction queue reads
system.cpu12.iq.int_inst_queue_writes         9673303                       # Number of integer instruction queue writes
system.cpu12.iq.int_inst_queue_wakeup_accesses      9391296                       # Number of integer instruction queue wakeup accesses
system.cpu12.iq.fp_inst_queue_reads          34564567                       # Number of floating instruction queue reads
system.cpu12.iq.fp_inst_queue_writes         16706555                       # Number of floating instruction queue writes
system.cpu12.iq.fp_inst_queue_wakeup_accesses     16503667                       # Number of floating instruction queue wakeup accesses
system.cpu12.iq.int_alu_accesses              9464299                       # Number of integer alu accesses
system.cpu12.iq.fp_alu_accesses              17909768                       # Number of floating point alu accesses
system.cpu12.iew.lsq.thread0.forwLoads          29088                       # Number of loads that had data forwarded from stores
system.cpu12.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu12.iew.lsq.thread0.squashedLoads        77905                       # Number of loads squashed
system.cpu12.iew.lsq.thread0.ignoredResponses            5                       # Number of memory responses ignored because the instruction is squashed
system.cpu12.iew.lsq.thread0.memOrderViolation          369                       # Number of memory ordering violations
system.cpu12.iew.lsq.thread0.squashedStores         4255                       # Number of stores squashed
system.cpu12.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu12.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu12.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu12.iew.lsq.thread0.cacheBlocked       109151                       # Number of times an access to memory failed due to the cache being blocked
system.cpu12.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu12.iew.iewSquashCycles                15220                       # Number of cycles IEW is squashing
system.cpu12.iew.iewBlockCycles                241561                       # Number of cycles IEW is blocking
system.cpu12.iew.iewUnblockCycles              273263                       # Number of cycles IEW is unblocking
system.cpu12.iew.iewDispatchedInsts          26327394                       # Number of instructions dispatched to IQ
system.cpu12.iew.iewDispSquashedInsts             573                       # Number of squashed instructions skipped by dispatch
system.cpu12.iew.iewDispLoadInsts             6594895                       # Number of dispatched load instructions
system.cpu12.iew.iewDispStoreInsts            3097038                       # Number of dispatched store instructions
system.cpu12.iew.iewDispNonSpecInsts              322                       # Number of dispatched non-speculative instructions
system.cpu12.iew.iewIQFullEvents                 5511                       # Number of times the IQ has become full, causing a stall
system.cpu12.iew.iewLSQFullEvents              264696                       # Number of times the LSQ has become full, causing a stall
system.cpu12.iew.memOrderViolationEvents          369                       # Number of memory order violations
system.cpu12.iew.predictedTakenIncorrect        14278                       # Number of branches that were predicted taken incorrectly
system.cpu12.iew.predictedNotTakenIncorrect          579                       # Number of branches that were predicted not taken incorrectly
system.cpu12.iew.branchMispredicts              14857                       # Number of branch mispredicts detected at execute
system.cpu12.iew.iewExecutedInsts            26019799                       # Number of executed instructions
system.cpu12.iew.iewExecLoadInsts             6650769                       # Number of load instructions executed
system.cpu12.iew.iewExecSquashedInsts           58495                       # Number of squashed instructions skipped in execute
system.cpu12.iew.exec_swp                           0                       # number of swp insts executed
system.cpu12.iew.exec_nop                      263798                       # number of nop insts executed
system.cpu12.iew.exec_refs                    9744695                       # number of memory reference insts executed
system.cpu12.iew.exec_branches                2181690                       # Number of branches executed
system.cpu12.iew.exec_stores                  3093926                       # Number of stores executed
system.cpu12.iew.exec_rate                   3.665795                       # Inst execution rate
system.cpu12.iew.wb_sent                     25903146                       # cumulative count of insts sent to commit
system.cpu12.iew.wb_count                    25894963                       # cumulative count of insts written-back
system.cpu12.iew.wb_producers                17097966                       # num instructions producing a value
system.cpu12.iew.wb_consumers                21461048                       # num instructions consuming a value
system.cpu12.iew.wb_rate                     3.648208                       # insts written-back per cycle
system.cpu12.iew.wb_fanout                   0.796698                       # average fanout of values written-back
system.cpu12.commit.commitSquashedInsts        329023                       # The number of squashed insts skipped by commit
system.cpu12.commit.commitNonSpecStalls           306                       # The number of times commit has been forced to stall to communicate backwards
system.cpu12.commit.branchMispredicts           14772                       # The number of times a branch was mispredicted
system.cpu12.commit.committed_per_cycle::samples      6954158                       # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::mean     3.738318                       # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::stdev     3.539106                       # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::0      2855761     41.07%     41.07% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::1       139948      2.01%     43.08% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::2       193952      2.79%     45.87% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::3       317611      4.57%     50.43% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::4       164562      2.37%     52.80% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::5       528031      7.59%     60.39% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::6       326547      4.70%     65.09% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::7       163482      2.35%     67.44% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::8      2264264     32.56%    100.00% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::total      6954158                       # Number of insts commited each cycle
system.cpu12.commit.committedInsts           25996856                       # Number of instructions committed
system.cpu12.commit.committedOps             25996856                       # Number of ops (including micro ops) committed
system.cpu12.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu12.commit.refs                      9609773                       # Number of memory references committed
system.cpu12.commit.loads                     6516990                       # Number of loads committed
system.cpu12.commit.membars                        14                       # Number of memory barriers committed
system.cpu12.commit.branches                  2137870                       # Number of branches committed
system.cpu12.commit.fp_insts                 16496261                       # Number of committed floating point instructions.
system.cpu12.commit.int_insts                19409040                       # Number of committed integer instructions.
system.cpu12.commit.function_calls              40193                       # Number of function calls committed.
system.cpu12.commit.op_class_0::No_OpClass       249158      0.96%      0.96% # Class of committed instruction
system.cpu12.commit.op_class_0::IntAlu        9014198     34.67%     35.63% # Class of committed instruction
system.cpu12.commit.op_class_0::IntMult         24992      0.10%     35.73% # Class of committed instruction
system.cpu12.commit.op_class_0::IntDiv              0      0.00%     35.73% # Class of committed instruction
system.cpu12.commit.op_class_0::FloatAdd      4033889     15.52%     51.25% # Class of committed instruction
system.cpu12.commit.op_class_0::FloatCmp            0      0.00%     51.25% # Class of committed instruction
system.cpu12.commit.op_class_0::FloatCvt            0      0.00%     51.25% # Class of committed instruction
system.cpu12.commit.op_class_0::FloatMult      3055616     11.75%     63.00% # Class of committed instruction
system.cpu12.commit.op_class_0::FloatDiv         9216      0.04%     63.03% # Class of committed instruction
system.cpu12.commit.op_class_0::FloatSqrt            0      0.00%     63.03% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdAdd             0      0.00%     63.03% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdAddAcc            0      0.00%     63.03% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdAlu             0      0.00%     63.03% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdCmp             0      0.00%     63.03% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdCvt             0      0.00%     63.03% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdMisc            0      0.00%     63.03% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdMult            0      0.00%     63.03% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdMultAcc            0      0.00%     63.03% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdShift            0      0.00%     63.03% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdShiftAcc            0      0.00%     63.03% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdSqrt            0      0.00%     63.03% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdFloatAdd            0      0.00%     63.03% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdFloatAlu            0      0.00%     63.03% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdFloatCmp            0      0.00%     63.03% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdFloatCvt            0      0.00%     63.03% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdFloatDiv            0      0.00%     63.03% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdFloatMisc            0      0.00%     63.03% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdFloatMult            0      0.00%     63.03% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdFloatMultAcc            0      0.00%     63.03% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdFloatSqrt            0      0.00%     63.03% # Class of committed instruction
system.cpu12.commit.op_class_0::MemRead       6517004     25.07%     88.10% # Class of committed instruction
system.cpu12.commit.op_class_0::MemWrite      3092783     11.90%    100.00% # Class of committed instruction
system.cpu12.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu12.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu12.commit.op_class_0::total        25996856                       # Class of committed instruction
system.cpu12.commit.bw_lim_events             2264264                       # number cycles where commit BW limit reached
system.cpu12.rob.rob_reads                   31013771                       # The number of ROB reads
system.cpu12.rob.rob_writes                  52702135                       # The number of ROB writes
system.cpu12.timesIdled                           193                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu12.idleCycles                          4153                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu12.quiesceCycles                   38895442                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu12.committedInsts                  25747702                       # Number of Instructions Simulated
system.cpu12.committedOps                    25747702                       # Number of Ops (including micro ops) Simulated
system.cpu12.cpi                             0.275675                       # CPI: Cycles Per Instruction
system.cpu12.cpi_total                       0.275675                       # CPI: Total CPI of All Threads
system.cpu12.ipc                             3.627461                       # IPC: Instructions Per Cycle
system.cpu12.ipc_total                       3.627461                       # IPC: Total IPC of All Threads
system.cpu12.int_regfile_reads               22635016                       # number of integer regfile reads
system.cpu12.int_regfile_writes               6456167                       # number of integer regfile writes
system.cpu12.fp_regfile_reads                15743063                       # number of floating regfile reads
system.cpu12.fp_regfile_writes               12681194                       # number of floating regfile writes
system.cpu12.misc_regfile_reads                   146                       # number of misc regfile reads
system.cpu12.misc_regfile_writes                   34                       # number of misc regfile writes
system.cpu12.dcache.tags.replacements          133950                       # number of replacements
system.cpu12.dcache.tags.tagsinuse          54.177417                       # Cycle average of tags in use
system.cpu12.dcache.tags.total_refs           9020556                       # Total number of references to valid blocks.
system.cpu12.dcache.tags.sampled_refs          134011                       # Sample count of references to valid blocks.
system.cpu12.dcache.tags.avg_refs           67.312056                       # Average number of references to valid blocks.
system.cpu12.dcache.tags.warmup_cycle     43784016291                       # Cycle when the warmup percentage was hit.
system.cpu12.dcache.tags.occ_blocks::cpu12.data    54.177417                       # Average occupied blocks per requestor
system.cpu12.dcache.tags.occ_percent::cpu12.data     0.846522                       # Average percentage of cache occupancy
system.cpu12.dcache.tags.occ_percent::total     0.846522                       # Average percentage of cache occupancy
system.cpu12.dcache.tags.occ_task_id_blocks::1024           61                       # Occupied blocks per task id
system.cpu12.dcache.tags.age_task_id_blocks_1024::2           61                       # Occupied blocks per task id
system.cpu12.dcache.tags.occ_task_id_percent::1024     0.953125                       # Percentage of cache occupancy per task id
system.cpu12.dcache.tags.tag_accesses        19351319                       # Number of tag accesses
system.cpu12.dcache.tags.data_accesses       19351319                       # Number of data accesses
system.cpu12.dcache.ReadReq_hits::cpu12.data      5932035                       # number of ReadReq hits
system.cpu12.dcache.ReadReq_hits::total       5932035                       # number of ReadReq hits
system.cpu12.dcache.WriteReq_hits::cpu12.data      3088431                       # number of WriteReq hits
system.cpu12.dcache.WriteReq_hits::total      3088431                       # number of WriteReq hits
system.cpu12.dcache.LoadLockedReq_hits::cpu12.data           16                       # number of LoadLockedReq hits
system.cpu12.dcache.LoadLockedReq_hits::total           16                       # number of LoadLockedReq hits
system.cpu12.dcache.StoreCondReq_hits::cpu12.data           13                       # number of StoreCondReq hits
system.cpu12.dcache.StoreCondReq_hits::total           13                       # number of StoreCondReq hits
system.cpu12.dcache.demand_hits::cpu12.data      9020466                       # number of demand (read+write) hits
system.cpu12.dcache.demand_hits::total        9020466                       # number of demand (read+write) hits
system.cpu12.dcache.overall_hits::cpu12.data      9020466                       # number of overall hits
system.cpu12.dcache.overall_hits::total       9020466                       # number of overall hits
system.cpu12.dcache.ReadReq_misses::cpu12.data       583765                       # number of ReadReq misses
system.cpu12.dcache.ReadReq_misses::total       583765                       # number of ReadReq misses
system.cpu12.dcache.WriteReq_misses::cpu12.data         4336                       # number of WriteReq misses
system.cpu12.dcache.WriteReq_misses::total         4336                       # number of WriteReq misses
system.cpu12.dcache.LoadLockedReq_misses::cpu12.data            3                       # number of LoadLockedReq misses
system.cpu12.dcache.LoadLockedReq_misses::total            3                       # number of LoadLockedReq misses
system.cpu12.dcache.StoreCondReq_misses::cpu12.data            3                       # number of StoreCondReq misses
system.cpu12.dcache.StoreCondReq_misses::total            3                       # number of StoreCondReq misses
system.cpu12.dcache.demand_misses::cpu12.data       588101                       # number of demand (read+write) misses
system.cpu12.dcache.demand_misses::total       588101                       # number of demand (read+write) misses
system.cpu12.dcache.overall_misses::cpu12.data       588101                       # number of overall misses
system.cpu12.dcache.overall_misses::total       588101                       # number of overall misses
system.cpu12.dcache.ReadReq_miss_latency::cpu12.data  48205000962                       # number of ReadReq miss cycles
system.cpu12.dcache.ReadReq_miss_latency::total  48205000962                       # number of ReadReq miss cycles
system.cpu12.dcache.WriteReq_miss_latency::cpu12.data    221938554                       # number of WriteReq miss cycles
system.cpu12.dcache.WriteReq_miss_latency::total    221938554                       # number of WriteReq miss cycles
system.cpu12.dcache.LoadLockedReq_miss_latency::cpu12.data        25542                       # number of LoadLockedReq miss cycles
system.cpu12.dcache.LoadLockedReq_miss_latency::total        25542                       # number of LoadLockedReq miss cycles
system.cpu12.dcache.StoreCondReq_miss_latency::cpu12.data        17415                       # number of StoreCondReq miss cycles
system.cpu12.dcache.StoreCondReq_miss_latency::total        17415                       # number of StoreCondReq miss cycles
system.cpu12.dcache.demand_miss_latency::cpu12.data  48426939516                       # number of demand (read+write) miss cycles
system.cpu12.dcache.demand_miss_latency::total  48426939516                       # number of demand (read+write) miss cycles
system.cpu12.dcache.overall_miss_latency::cpu12.data  48426939516                       # number of overall miss cycles
system.cpu12.dcache.overall_miss_latency::total  48426939516                       # number of overall miss cycles
system.cpu12.dcache.ReadReq_accesses::cpu12.data      6515800                       # number of ReadReq accesses(hits+misses)
system.cpu12.dcache.ReadReq_accesses::total      6515800                       # number of ReadReq accesses(hits+misses)
system.cpu12.dcache.WriteReq_accesses::cpu12.data      3092767                       # number of WriteReq accesses(hits+misses)
system.cpu12.dcache.WriteReq_accesses::total      3092767                       # number of WriteReq accesses(hits+misses)
system.cpu12.dcache.LoadLockedReq_accesses::cpu12.data           19                       # number of LoadLockedReq accesses(hits+misses)
system.cpu12.dcache.LoadLockedReq_accesses::total           19                       # number of LoadLockedReq accesses(hits+misses)
system.cpu12.dcache.StoreCondReq_accesses::cpu12.data           16                       # number of StoreCondReq accesses(hits+misses)
system.cpu12.dcache.StoreCondReq_accesses::total           16                       # number of StoreCondReq accesses(hits+misses)
system.cpu12.dcache.demand_accesses::cpu12.data      9608567                       # number of demand (read+write) accesses
system.cpu12.dcache.demand_accesses::total      9608567                       # number of demand (read+write) accesses
system.cpu12.dcache.overall_accesses::cpu12.data      9608567                       # number of overall (read+write) accesses
system.cpu12.dcache.overall_accesses::total      9608567                       # number of overall (read+write) accesses
system.cpu12.dcache.ReadReq_miss_rate::cpu12.data     0.089592                       # miss rate for ReadReq accesses
system.cpu12.dcache.ReadReq_miss_rate::total     0.089592                       # miss rate for ReadReq accesses
system.cpu12.dcache.WriteReq_miss_rate::cpu12.data     0.001402                       # miss rate for WriteReq accesses
system.cpu12.dcache.WriteReq_miss_rate::total     0.001402                       # miss rate for WriteReq accesses
system.cpu12.dcache.LoadLockedReq_miss_rate::cpu12.data     0.157895                       # miss rate for LoadLockedReq accesses
system.cpu12.dcache.LoadLockedReq_miss_rate::total     0.157895                       # miss rate for LoadLockedReq accesses
system.cpu12.dcache.StoreCondReq_miss_rate::cpu12.data     0.187500                       # miss rate for StoreCondReq accesses
system.cpu12.dcache.StoreCondReq_miss_rate::total     0.187500                       # miss rate for StoreCondReq accesses
system.cpu12.dcache.demand_miss_rate::cpu12.data     0.061206                       # miss rate for demand accesses
system.cpu12.dcache.demand_miss_rate::total     0.061206                       # miss rate for demand accesses
system.cpu12.dcache.overall_miss_rate::cpu12.data     0.061206                       # miss rate for overall accesses
system.cpu12.dcache.overall_miss_rate::total     0.061206                       # miss rate for overall accesses
system.cpu12.dcache.ReadReq_avg_miss_latency::cpu12.data 82576.038238                       # average ReadReq miss latency
system.cpu12.dcache.ReadReq_avg_miss_latency::total 82576.038238                       # average ReadReq miss latency
system.cpu12.dcache.WriteReq_avg_miss_latency::cpu12.data 51185.090867                       # average WriteReq miss latency
system.cpu12.dcache.WriteReq_avg_miss_latency::total 51185.090867                       # average WriteReq miss latency
system.cpu12.dcache.LoadLockedReq_avg_miss_latency::cpu12.data         8514                       # average LoadLockedReq miss latency
system.cpu12.dcache.LoadLockedReq_avg_miss_latency::total         8514                       # average LoadLockedReq miss latency
system.cpu12.dcache.StoreCondReq_avg_miss_latency::cpu12.data         5805                       # average StoreCondReq miss latency
system.cpu12.dcache.StoreCondReq_avg_miss_latency::total         5805                       # average StoreCondReq miss latency
system.cpu12.dcache.demand_avg_miss_latency::cpu12.data 82344.596449                       # average overall miss latency
system.cpu12.dcache.demand_avg_miss_latency::total 82344.596449                       # average overall miss latency
system.cpu12.dcache.overall_avg_miss_latency::cpu12.data 82344.596449                       # average overall miss latency
system.cpu12.dcache.overall_avg_miss_latency::total 82344.596449                       # average overall miss latency
system.cpu12.dcache.blocked_cycles::no_mshrs       231618                       # number of cycles access was blocked
system.cpu12.dcache.blocked_cycles::no_targets          341                       # number of cycles access was blocked
system.cpu12.dcache.blocked::no_mshrs            7876                       # number of cycles access was blocked
system.cpu12.dcache.blocked::no_targets             2                       # number of cycles access was blocked
system.cpu12.dcache.avg_blocked_cycles::no_mshrs    29.408075                       # average number of cycles each access was blocked
system.cpu12.dcache.avg_blocked_cycles::no_targets   170.500000                       # average number of cycles each access was blocked
system.cpu12.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu12.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu12.dcache.writebacks::writebacks        69630                       # number of writebacks
system.cpu12.dcache.writebacks::total           69630                       # number of writebacks
system.cpu12.dcache.ReadReq_mshr_hits::cpu12.data       450609                       # number of ReadReq MSHR hits
system.cpu12.dcache.ReadReq_mshr_hits::total       450609                       # number of ReadReq MSHR hits
system.cpu12.dcache.WriteReq_mshr_hits::cpu12.data         3307                       # number of WriteReq MSHR hits
system.cpu12.dcache.WriteReq_mshr_hits::total         3307                       # number of WriteReq MSHR hits
system.cpu12.dcache.LoadLockedReq_mshr_hits::cpu12.data            1                       # number of LoadLockedReq MSHR hits
system.cpu12.dcache.LoadLockedReq_mshr_hits::total            1                       # number of LoadLockedReq MSHR hits
system.cpu12.dcache.demand_mshr_hits::cpu12.data       453916                       # number of demand (read+write) MSHR hits
system.cpu12.dcache.demand_mshr_hits::total       453916                       # number of demand (read+write) MSHR hits
system.cpu12.dcache.overall_mshr_hits::cpu12.data       453916                       # number of overall MSHR hits
system.cpu12.dcache.overall_mshr_hits::total       453916                       # number of overall MSHR hits
system.cpu12.dcache.ReadReq_mshr_misses::cpu12.data       133156                       # number of ReadReq MSHR misses
system.cpu12.dcache.ReadReq_mshr_misses::total       133156                       # number of ReadReq MSHR misses
system.cpu12.dcache.WriteReq_mshr_misses::cpu12.data         1029                       # number of WriteReq MSHR misses
system.cpu12.dcache.WriteReq_mshr_misses::total         1029                       # number of WriteReq MSHR misses
system.cpu12.dcache.LoadLockedReq_mshr_misses::cpu12.data            2                       # number of LoadLockedReq MSHR misses
system.cpu12.dcache.LoadLockedReq_mshr_misses::total            2                       # number of LoadLockedReq MSHR misses
system.cpu12.dcache.StoreCondReq_mshr_misses::cpu12.data            3                       # number of StoreCondReq MSHR misses
system.cpu12.dcache.StoreCondReq_mshr_misses::total            3                       # number of StoreCondReq MSHR misses
system.cpu12.dcache.demand_mshr_misses::cpu12.data       134185                       # number of demand (read+write) MSHR misses
system.cpu12.dcache.demand_mshr_misses::total       134185                       # number of demand (read+write) MSHR misses
system.cpu12.dcache.overall_mshr_misses::cpu12.data       134185                       # number of overall MSHR misses
system.cpu12.dcache.overall_mshr_misses::total       134185                       # number of overall MSHR misses
system.cpu12.dcache.ReadReq_mshr_miss_latency::cpu12.data   7706149110                       # number of ReadReq MSHR miss cycles
system.cpu12.dcache.ReadReq_mshr_miss_latency::total   7706149110                       # number of ReadReq MSHR miss cycles
system.cpu12.dcache.WriteReq_mshr_miss_latency::cpu12.data     60013303                       # number of WriteReq MSHR miss cycles
system.cpu12.dcache.WriteReq_mshr_miss_latency::total     60013303                       # number of WriteReq MSHR miss cycles
system.cpu12.dcache.LoadLockedReq_mshr_miss_latency::cpu12.data        11610                       # number of LoadLockedReq MSHR miss cycles
system.cpu12.dcache.LoadLockedReq_mshr_miss_latency::total        11610                       # number of LoadLockedReq MSHR miss cycles
system.cpu12.dcache.StoreCondReq_mshr_miss_latency::cpu12.data        13932                       # number of StoreCondReq MSHR miss cycles
system.cpu12.dcache.StoreCondReq_mshr_miss_latency::total        13932                       # number of StoreCondReq MSHR miss cycles
system.cpu12.dcache.demand_mshr_miss_latency::cpu12.data   7766162413                       # number of demand (read+write) MSHR miss cycles
system.cpu12.dcache.demand_mshr_miss_latency::total   7766162413                       # number of demand (read+write) MSHR miss cycles
system.cpu12.dcache.overall_mshr_miss_latency::cpu12.data   7766162413                       # number of overall MSHR miss cycles
system.cpu12.dcache.overall_mshr_miss_latency::total   7766162413                       # number of overall MSHR miss cycles
system.cpu12.dcache.ReadReq_mshr_miss_rate::cpu12.data     0.020436                       # mshr miss rate for ReadReq accesses
system.cpu12.dcache.ReadReq_mshr_miss_rate::total     0.020436                       # mshr miss rate for ReadReq accesses
system.cpu12.dcache.WriteReq_mshr_miss_rate::cpu12.data     0.000333                       # mshr miss rate for WriteReq accesses
system.cpu12.dcache.WriteReq_mshr_miss_rate::total     0.000333                       # mshr miss rate for WriteReq accesses
system.cpu12.dcache.LoadLockedReq_mshr_miss_rate::cpu12.data     0.105263                       # mshr miss rate for LoadLockedReq accesses
system.cpu12.dcache.LoadLockedReq_mshr_miss_rate::total     0.105263                       # mshr miss rate for LoadLockedReq accesses
system.cpu12.dcache.StoreCondReq_mshr_miss_rate::cpu12.data     0.187500                       # mshr miss rate for StoreCondReq accesses
system.cpu12.dcache.StoreCondReq_mshr_miss_rate::total     0.187500                       # mshr miss rate for StoreCondReq accesses
system.cpu12.dcache.demand_mshr_miss_rate::cpu12.data     0.013965                       # mshr miss rate for demand accesses
system.cpu12.dcache.demand_mshr_miss_rate::total     0.013965                       # mshr miss rate for demand accesses
system.cpu12.dcache.overall_mshr_miss_rate::cpu12.data     0.013965                       # mshr miss rate for overall accesses
system.cpu12.dcache.overall_mshr_miss_rate::total     0.013965                       # mshr miss rate for overall accesses
system.cpu12.dcache.ReadReq_avg_mshr_miss_latency::cpu12.data 57873.089534                       # average ReadReq mshr miss latency
system.cpu12.dcache.ReadReq_avg_mshr_miss_latency::total 57873.089534                       # average ReadReq mshr miss latency
system.cpu12.dcache.WriteReq_avg_mshr_miss_latency::cpu12.data 58321.965986                       # average WriteReq mshr miss latency
system.cpu12.dcache.WriteReq_avg_mshr_miss_latency::total 58321.965986                       # average WriteReq mshr miss latency
system.cpu12.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu12.data         5805                       # average LoadLockedReq mshr miss latency
system.cpu12.dcache.LoadLockedReq_avg_mshr_miss_latency::total         5805                       # average LoadLockedReq mshr miss latency
system.cpu12.dcache.StoreCondReq_avg_mshr_miss_latency::cpu12.data         4644                       # average StoreCondReq mshr miss latency
system.cpu12.dcache.StoreCondReq_avg_mshr_miss_latency::total         4644                       # average StoreCondReq mshr miss latency
system.cpu12.dcache.demand_avg_mshr_miss_latency::cpu12.data 57876.531751                       # average overall mshr miss latency
system.cpu12.dcache.demand_avg_mshr_miss_latency::total 57876.531751                       # average overall mshr miss latency
system.cpu12.dcache.overall_avg_mshr_miss_latency::cpu12.data 57876.531751                       # average overall mshr miss latency
system.cpu12.dcache.overall_avg_mshr_miss_latency::total 57876.531751                       # average overall mshr miss latency
system.cpu12.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu12.icache.tags.replacements              50                       # number of replacements
system.cpu12.icache.tags.tagsinuse         309.237414                       # Cycle average of tags in use
system.cpu12.icache.tags.total_refs           2425290                       # Total number of references to valid blocks.
system.cpu12.icache.tags.sampled_refs             397                       # Sample count of references to valid blocks.
system.cpu12.icache.tags.avg_refs         6109.042821                       # Average number of references to valid blocks.
system.cpu12.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu12.icache.tags.occ_blocks::cpu12.inst   309.237414                       # Average occupied blocks per requestor
system.cpu12.icache.tags.occ_percent::cpu12.inst     0.603979                       # Average percentage of cache occupancy
system.cpu12.icache.tags.occ_percent::total     0.603979                       # Average percentage of cache occupancy
system.cpu12.icache.tags.occ_task_id_blocks::1024          347                       # Occupied blocks per task id
system.cpu12.icache.tags.age_task_id_blocks_1024::2            5                       # Occupied blocks per task id
system.cpu12.icache.tags.age_task_id_blocks_1024::3           56                       # Occupied blocks per task id
system.cpu12.icache.tags.age_task_id_blocks_1024::4          286                       # Occupied blocks per task id
system.cpu12.icache.tags.occ_task_id_percent::1024     0.677734                       # Percentage of cache occupancy per task id
system.cpu12.icache.tags.tag_accesses         4851867                       # Number of tag accesses
system.cpu12.icache.tags.data_accesses        4851867                       # Number of data accesses
system.cpu12.icache.ReadReq_hits::cpu12.inst      2425290                       # number of ReadReq hits
system.cpu12.icache.ReadReq_hits::total       2425290                       # number of ReadReq hits
system.cpu12.icache.demand_hits::cpu12.inst      2425290                       # number of demand (read+write) hits
system.cpu12.icache.demand_hits::total        2425290                       # number of demand (read+write) hits
system.cpu12.icache.overall_hits::cpu12.inst      2425290                       # number of overall hits
system.cpu12.icache.overall_hits::total       2425290                       # number of overall hits
system.cpu12.icache.ReadReq_misses::cpu12.inst          445                       # number of ReadReq misses
system.cpu12.icache.ReadReq_misses::total          445                       # number of ReadReq misses
system.cpu12.icache.demand_misses::cpu12.inst          445                       # number of demand (read+write) misses
system.cpu12.icache.demand_misses::total          445                       # number of demand (read+write) misses
system.cpu12.icache.overall_misses::cpu12.inst          445                       # number of overall misses
system.cpu12.icache.overall_misses::total          445                       # number of overall misses
system.cpu12.icache.ReadReq_miss_latency::cpu12.inst     15336810                       # number of ReadReq miss cycles
system.cpu12.icache.ReadReq_miss_latency::total     15336810                       # number of ReadReq miss cycles
system.cpu12.icache.demand_miss_latency::cpu12.inst     15336810                       # number of demand (read+write) miss cycles
system.cpu12.icache.demand_miss_latency::total     15336810                       # number of demand (read+write) miss cycles
system.cpu12.icache.overall_miss_latency::cpu12.inst     15336810                       # number of overall miss cycles
system.cpu12.icache.overall_miss_latency::total     15336810                       # number of overall miss cycles
system.cpu12.icache.ReadReq_accesses::cpu12.inst      2425735                       # number of ReadReq accesses(hits+misses)
system.cpu12.icache.ReadReq_accesses::total      2425735                       # number of ReadReq accesses(hits+misses)
system.cpu12.icache.demand_accesses::cpu12.inst      2425735                       # number of demand (read+write) accesses
system.cpu12.icache.demand_accesses::total      2425735                       # number of demand (read+write) accesses
system.cpu12.icache.overall_accesses::cpu12.inst      2425735                       # number of overall (read+write) accesses
system.cpu12.icache.overall_accesses::total      2425735                       # number of overall (read+write) accesses
system.cpu12.icache.ReadReq_miss_rate::cpu12.inst     0.000183                       # miss rate for ReadReq accesses
system.cpu12.icache.ReadReq_miss_rate::total     0.000183                       # miss rate for ReadReq accesses
system.cpu12.icache.demand_miss_rate::cpu12.inst     0.000183                       # miss rate for demand accesses
system.cpu12.icache.demand_miss_rate::total     0.000183                       # miss rate for demand accesses
system.cpu12.icache.overall_miss_rate::cpu12.inst     0.000183                       # miss rate for overall accesses
system.cpu12.icache.overall_miss_rate::total     0.000183                       # miss rate for overall accesses
system.cpu12.icache.ReadReq_avg_miss_latency::cpu12.inst 34464.741573                       # average ReadReq miss latency
system.cpu12.icache.ReadReq_avg_miss_latency::total 34464.741573                       # average ReadReq miss latency
system.cpu12.icache.demand_avg_miss_latency::cpu12.inst 34464.741573                       # average overall miss latency
system.cpu12.icache.demand_avg_miss_latency::total 34464.741573                       # average overall miss latency
system.cpu12.icache.overall_avg_miss_latency::cpu12.inst 34464.741573                       # average overall miss latency
system.cpu12.icache.overall_avg_miss_latency::total 34464.741573                       # average overall miss latency
system.cpu12.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu12.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu12.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu12.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu12.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu12.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu12.icache.fast_writes                     0                       # number of fast writes performed
system.cpu12.icache.cache_copies                    0                       # number of cache copies performed
system.cpu12.icache.writebacks::writebacks           50                       # number of writebacks
system.cpu12.icache.writebacks::total              50                       # number of writebacks
system.cpu12.icache.ReadReq_mshr_hits::cpu12.inst           48                       # number of ReadReq MSHR hits
system.cpu12.icache.ReadReq_mshr_hits::total           48                       # number of ReadReq MSHR hits
system.cpu12.icache.demand_mshr_hits::cpu12.inst           48                       # number of demand (read+write) MSHR hits
system.cpu12.icache.demand_mshr_hits::total           48                       # number of demand (read+write) MSHR hits
system.cpu12.icache.overall_mshr_hits::cpu12.inst           48                       # number of overall MSHR hits
system.cpu12.icache.overall_mshr_hits::total           48                       # number of overall MSHR hits
system.cpu12.icache.ReadReq_mshr_misses::cpu12.inst          397                       # number of ReadReq MSHR misses
system.cpu12.icache.ReadReq_mshr_misses::total          397                       # number of ReadReq MSHR misses
system.cpu12.icache.demand_mshr_misses::cpu12.inst          397                       # number of demand (read+write) MSHR misses
system.cpu12.icache.demand_mshr_misses::total          397                       # number of demand (read+write) MSHR misses
system.cpu12.icache.overall_mshr_misses::cpu12.inst          397                       # number of overall MSHR misses
system.cpu12.icache.overall_mshr_misses::total          397                       # number of overall MSHR misses
system.cpu12.icache.ReadReq_mshr_miss_latency::cpu12.inst     11914182                       # number of ReadReq MSHR miss cycles
system.cpu12.icache.ReadReq_mshr_miss_latency::total     11914182                       # number of ReadReq MSHR miss cycles
system.cpu12.icache.demand_mshr_miss_latency::cpu12.inst     11914182                       # number of demand (read+write) MSHR miss cycles
system.cpu12.icache.demand_mshr_miss_latency::total     11914182                       # number of demand (read+write) MSHR miss cycles
system.cpu12.icache.overall_mshr_miss_latency::cpu12.inst     11914182                       # number of overall MSHR miss cycles
system.cpu12.icache.overall_mshr_miss_latency::total     11914182                       # number of overall MSHR miss cycles
system.cpu12.icache.ReadReq_mshr_miss_rate::cpu12.inst     0.000164                       # mshr miss rate for ReadReq accesses
system.cpu12.icache.ReadReq_mshr_miss_rate::total     0.000164                       # mshr miss rate for ReadReq accesses
system.cpu12.icache.demand_mshr_miss_rate::cpu12.inst     0.000164                       # mshr miss rate for demand accesses
system.cpu12.icache.demand_mshr_miss_rate::total     0.000164                       # mshr miss rate for demand accesses
system.cpu12.icache.overall_mshr_miss_rate::cpu12.inst     0.000164                       # mshr miss rate for overall accesses
system.cpu12.icache.overall_mshr_miss_rate::total     0.000164                       # mshr miss rate for overall accesses
system.cpu12.icache.ReadReq_avg_mshr_miss_latency::cpu12.inst 30010.534005                       # average ReadReq mshr miss latency
system.cpu12.icache.ReadReq_avg_mshr_miss_latency::total 30010.534005                       # average ReadReq mshr miss latency
system.cpu12.icache.demand_avg_mshr_miss_latency::cpu12.inst 30010.534005                       # average overall mshr miss latency
system.cpu12.icache.demand_avg_mshr_miss_latency::total 30010.534005                       # average overall mshr miss latency
system.cpu12.icache.overall_avg_mshr_miss_latency::cpu12.inst 30010.534005                       # average overall mshr miss latency
system.cpu12.icache.overall_avg_mshr_miss_latency::total 30010.534005                       # average overall mshr miss latency
system.cpu12.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu13.branchPred.lookups               2019617                       # Number of BP lookups
system.cpu13.branchPred.condPredicted         1934206                       # Number of conditional branches predicted
system.cpu13.branchPred.condIncorrect           13573                       # Number of conditional branches incorrect
system.cpu13.branchPred.BTBLookups            1246612                       # Number of BTB lookups
system.cpu13.branchPred.BTBHits                995999                       # Number of BTB hits
system.cpu13.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu13.branchPred.BTBHitPct           79.896471                       # BTB Hit Percentage
system.cpu13.branchPred.usedRAS                 41805                       # Number of times the RAS was used to get a target.
system.cpu13.branchPred.RASInCorrect                4                       # Number of incorrect RAS predictions.
system.cpu13.branchPred.indirectLookups            66                       # Number of indirect predictor lookups.
system.cpu13.branchPred.indirectHits                0                       # Number of indirect target hits.
system.cpu13.branchPred.indirectMisses             66                       # Number of indirect misses.
system.cpu13.branchPredindirectMispredicted           14                       # Number of mispredicted indirect branches.
system.cpu13.dtb.fetch_hits                         0                       # ITB hits
system.cpu13.dtb.fetch_misses                       0                       # ITB misses
system.cpu13.dtb.fetch_acv                          0                       # ITB acv
system.cpu13.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu13.dtb.read_hits                    6030116                       # DTB read hits
system.cpu13.dtb.read_misses                     3150                       # DTB read misses
system.cpu13.dtb.read_acv                           0                       # DTB read access violations
system.cpu13.dtb.read_accesses                6033266                       # DTB read accesses
system.cpu13.dtb.write_hits                   2796337                       # DTB write hits
system.cpu13.dtb.write_misses                      14                       # DTB write misses
system.cpu13.dtb.write_acv                          0                       # DTB write access violations
system.cpu13.dtb.write_accesses               2796351                       # DTB write accesses
system.cpu13.dtb.data_hits                    8826453                       # DTB hits
system.cpu13.dtb.data_misses                     3164                       # DTB misses
system.cpu13.dtb.data_acv                           0                       # DTB access violations
system.cpu13.dtb.data_accesses                8829617                       # DTB accesses
system.cpu13.itb.fetch_hits                   2211374                       # ITB hits
system.cpu13.itb.fetch_misses                      74                       # ITB misses
system.cpu13.itb.fetch_acv                          0                       # ITB acv
system.cpu13.itb.fetch_accesses               2211448                       # ITB accesses
system.cpu13.itb.read_hits                          0                       # DTB read hits
system.cpu13.itb.read_misses                        0                       # DTB read misses
system.cpu13.itb.read_acv                           0                       # DTB read access violations
system.cpu13.itb.read_accesses                      0                       # DTB read accesses
system.cpu13.itb.write_hits                         0                       # DTB write hits
system.cpu13.itb.write_misses                       0                       # DTB write misses
system.cpu13.itb.write_acv                          0                       # DTB write access violations
system.cpu13.itb.write_accesses                     0                       # DTB write accesses
system.cpu13.itb.data_hits                          0                       # DTB hits
system.cpu13.itb.data_misses                        0                       # DTB misses
system.cpu13.itb.data_acv                           0                       # DTB access violations
system.cpu13.itb.data_accesses                      0                       # DTB accesses
system.cpu13.numCycles                        6635809                       # number of cpu cycles simulated
system.cpu13.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu13.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu13.fetch.icacheStallCycles            16263                       # Number of cycles fetch is stalled on an Icache miss
system.cpu13.fetch.Insts                     24317396                       # Number of instructions fetch has processed
system.cpu13.fetch.Branches                   2019617                       # Number of branches that fetch encountered
system.cpu13.fetch.predictedBranches          1037804                       # Number of branches that fetch has predicted taken
system.cpu13.fetch.Cycles                     6512687                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu13.fetch.SquashCycles                 27857                       # Number of cycles fetch has spent squashing
system.cpu13.fetch.MiscStallCycles                 33                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu13.fetch.NoActiveThreadStallCycles        86966                       # Number of stall cycles due to no active thread to fetch from
system.cpu13.fetch.PendingTrapStallCycles         1723                       # Number of stall cycles due to pending traps
system.cpu13.fetch.CacheLines                 2211374                       # Number of cache lines fetched
system.cpu13.fetch.IcacheSquashes                 214                       # Number of outstanding Icache misses that were squashed
system.cpu13.fetch.rateDist::samples          6631600                       # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::mean            3.666897                       # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::stdev           3.479208                       # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::0                2525169     38.08%     38.08% # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::1                 211765      3.19%     41.27% # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::2                 421665      6.36%     47.63% # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::3                 287767      4.34%     51.97% # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::4                 575994      8.69%     60.65% # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::5                  45341      0.68%     61.34% # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::6                  79988      1.21%     62.54% # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::7                 482897      7.28%     69.83% # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::8                2001014     30.17%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::total            6631600                       # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.branchRate                0.304351                       # Number of branch fetches per cycle
system.cpu13.fetch.rate                      3.664571                       # Number of inst fetches per cycle
system.cpu13.decode.IdleCycles                 177591                       # Number of cycles decode is idle
system.cpu13.decode.BlockedCycles             2708450                       # Number of cycles decode is blocked
system.cpu13.decode.RunCycles                 3323518                       # Number of cycles decode is running
system.cpu13.decode.UnblockCycles              321360                       # Number of cycles decode is unblocking
system.cpu13.decode.SquashCycles                13715                       # Number of cycles decode is squashing
system.cpu13.decode.BranchResolved              43015                       # Number of times decode resolved a branch
system.cpu13.decode.BranchMispred                 221                       # Number of times decode detected a branch misprediction
system.cpu13.decode.DecodedInsts             24133008                       # Number of instructions handled by decode
system.cpu13.decode.SquashedInsts                 902                       # Number of squashed instructions handled by decode
system.cpu13.rename.SquashCycles                13715                       # Number of cycles rename is squashing
system.cpu13.rename.IdleCycles                 331509                       # Number of cycles rename is idle
system.cpu13.rename.BlockCycles                609851                       # Number of cycles rename is blocking
system.cpu13.rename.serializeStallCycles        12702                       # count of cycles rename stalled for serializing inst
system.cpu13.rename.RunCycles                 3486449                       # Number of cycles rename is running
system.cpu13.rename.UnblockCycles             2090408                       # Number of cycles rename is unblocking
system.cpu13.rename.RenamedInsts             24040015                       # Number of instructions processed by rename
system.cpu13.rename.ROBFullEvents                4121                       # Number of times rename has blocked due to ROB full
system.cpu13.rename.IQFullEvents               356471                       # Number of times rename has blocked due to IQ full
system.cpu13.rename.LQFullEvents              1832741                       # Number of times rename has blocked due to LQ full
system.cpu13.rename.SQFullEvents                 2584                       # Number of times rename has blocked due to SQ full
system.cpu13.rename.RenamedOperands          17630370                       # Number of destination operands rename has renamed
system.cpu13.rename.RenameLookups            35137921                       # Number of register rename lookups that rename has made
system.cpu13.rename.int_rename_lookups       20711238                       # Number of integer rename lookups
system.cpu13.rename.fp_rename_lookups        14426679                       # Number of floating rename lookups
system.cpu13.rename.CommittedMaps            17258884                       # Number of HB maps that are committed
system.cpu13.rename.UndoneMaps                 371486                       # Number of HB maps that are undone due to squashing
system.cpu13.rename.serializingInsts              336                       # count of serializing insts renamed
system.cpu13.rename.tempSerializingInsts          323                       # count of temporary serializing insts renamed
system.cpu13.rename.skidInsts                 1795316                       # count of insts added to the skid buffer
system.cpu13.memDep0.insertedLoads            5974671                       # Number of loads inserted to the mem dependence unit.
system.cpu13.memDep0.insertedStores           2799073                       # Number of stores inserted to the mem dependence unit.
system.cpu13.memDep0.conflictingLoads           46453                       # Number of conflicting loads.
system.cpu13.memDep0.conflictingStores          30576                       # Number of conflicting stores.
system.cpu13.iq.iqInstsAdded                 23618832                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu13.iq.iqNonSpecInstsAdded               342                       # Number of non-speculative instructions added to the IQ
system.cpu13.iq.iqInstsIssued                23642405                       # Number of instructions issued
system.cpu13.iq.iqSquashedInstsIssued           13497                       # Number of squashed instructions issued
system.cpu13.iq.iqSquashedInstsExamined        281968                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu13.iq.iqSquashedOperandsExamined       158980                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu13.iq.iqSquashedNonSpecRemoved           31                       # Number of squashed non-spec instructions that were removed
system.cpu13.iq.issued_per_cycle::samples      6631600                       # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::mean       3.565113                       # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::stdev      3.060265                       # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::0           2184284     32.94%     32.94% # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::1            212598      3.21%     36.14% # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::2            353871      5.34%     41.48% # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::3            462814      6.98%     48.46% # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::4            532018      8.02%     56.48% # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::5            734528     11.08%     67.56% # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::6            607475      9.16%     76.72% # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::7            464035      7.00%     83.71% # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::8           1079977     16.29%    100.00% # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::total       6631600                       # Number of insts issued each cycle
system.cpu13.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu13.iq.fu_full::IntAlu                 20467      1.75%      1.75% # attempts to use FU when none available
system.cpu13.iq.fu_full::IntMult                    0      0.00%      1.75% # attempts to use FU when none available
system.cpu13.iq.fu_full::IntDiv                     0      0.00%      1.75% # attempts to use FU when none available
system.cpu13.iq.fu_full::FloatAdd               29123      2.49%      4.24% # attempts to use FU when none available
system.cpu13.iq.fu_full::FloatCmp                   0      0.00%      4.24% # attempts to use FU when none available
system.cpu13.iq.fu_full::FloatCvt                   0      0.00%      4.24% # attempts to use FU when none available
system.cpu13.iq.fu_full::FloatMult             571596     48.84%     53.08% # attempts to use FU when none available
system.cpu13.iq.fu_full::FloatDiv                6147      0.53%     53.60% # attempts to use FU when none available
system.cpu13.iq.fu_full::FloatSqrt                  0      0.00%     53.60% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdAdd                    0      0.00%     53.60% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdAddAcc                 0      0.00%     53.60% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdAlu                    0      0.00%     53.60% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdCmp                    0      0.00%     53.60% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdCvt                    0      0.00%     53.60% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdMisc                   0      0.00%     53.60% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdMult                   0      0.00%     53.60% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdMultAcc                0      0.00%     53.60% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdShift                  0      0.00%     53.60% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdShiftAcc               0      0.00%     53.60% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdSqrt                   0      0.00%     53.60% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdFloatAdd               0      0.00%     53.60% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdFloatAlu               0      0.00%     53.60% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdFloatCmp               0      0.00%     53.60% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdFloatCvt               0      0.00%     53.60% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdFloatDiv               0      0.00%     53.60% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdFloatMisc              0      0.00%     53.60% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdFloatMult              0      0.00%     53.60% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdFloatMultAcc            0      0.00%     53.60% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdFloatSqrt              0      0.00%     53.60% # attempts to use FU when none available
system.cpu13.iq.fu_full::MemRead               540753     46.20%     99.81% # attempts to use FU when none available
system.cpu13.iq.fu_full::MemWrite                2275      0.19%    100.00% # attempts to use FU when none available
system.cpu13.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu13.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu13.iq.FU_type_0::No_OpClass               4      0.00%      0.00% # Type of FU issued
system.cpu13.iq.FU_type_0::IntAlu             8342847     35.29%     35.29% # Type of FU issued
system.cpu13.iq.FU_type_0::IntMult              23719      0.10%     35.39% # Type of FU issued
system.cpu13.iq.FU_type_0::IntDiv                   0      0.00%     35.39% # Type of FU issued
system.cpu13.iq.FU_type_0::FloatAdd           3651745     15.45%     50.83% # Type of FU issued
system.cpu13.iq.FU_type_0::FloatCmp                 0      0.00%     50.83% # Type of FU issued
system.cpu13.iq.FU_type_0::FloatCvt                 0      0.00%     50.83% # Type of FU issued
system.cpu13.iq.FU_type_0::FloatMult          2760958     11.68%     62.51% # Type of FU issued
system.cpu13.iq.FU_type_0::FloatDiv              7401      0.03%     62.54% # Type of FU issued
system.cpu13.iq.FU_type_0::FloatSqrt                0      0.00%     62.54% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdAdd                  0      0.00%     62.54% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdAddAcc               0      0.00%     62.54% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdAlu                  0      0.00%     62.54% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdCmp                  0      0.00%     62.54% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdCvt                  0      0.00%     62.54% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdMisc                 0      0.00%     62.54% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdMult                 0      0.00%     62.54% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdMultAcc              0      0.00%     62.54% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdShift                0      0.00%     62.54% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdShiftAcc             0      0.00%     62.54% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdSqrt                 0      0.00%     62.54% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdFloatAdd             0      0.00%     62.54% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdFloatAlu             0      0.00%     62.54% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdFloatCmp             0      0.00%     62.54% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdFloatCvt             0      0.00%     62.54% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdFloatDiv             0      0.00%     62.54% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdFloatMisc            0      0.00%     62.54% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdFloatMult            0      0.00%     62.54% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     62.54% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdFloatSqrt            0      0.00%     62.54% # Type of FU issued
system.cpu13.iq.FU_type_0::MemRead            6059234     25.63%     88.17% # Type of FU issued
system.cpu13.iq.FU_type_0::MemWrite           2796497     11.83%    100.00% # Type of FU issued
system.cpu13.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu13.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu13.iq.FU_type_0::total             23642405                       # Type of FU issued
system.cpu13.iq.rate                         3.562852                       # Inst issue rate
system.cpu13.iq.fu_busy_cnt                   1170361                       # FU busy when requested
system.cpu13.iq.fu_busy_rate                 0.049503                       # FU busy rate (busy events/executed inst)
system.cpu13.iq.int_inst_queue_reads         23863775                       # Number of integer instruction queue reads
system.cpu13.iq.int_inst_queue_writes         8805537                       # Number of integer instruction queue writes
system.cpu13.iq.int_inst_queue_wakeup_accesses      8558419                       # Number of integer instruction queue wakeup accesses
system.cpu13.iq.fp_inst_queue_reads          31236493                       # Number of floating instruction queue reads
system.cpu13.iq.fp_inst_queue_writes         15095877                       # Number of floating instruction queue writes
system.cpu13.iq.fp_inst_queue_wakeup_accesses     14910665                       # Number of floating instruction queue wakeup accesses
system.cpu13.iq.int_alu_accesses              8628244                       # Number of integer alu accesses
system.cpu13.iq.fp_alu_accesses              16184518                       # Number of floating point alu accesses
system.cpu13.iew.lsq.thread0.forwLoads          28871                       # Number of loads that had data forwarded from stores
system.cpu13.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu13.iew.lsq.thread0.squashedLoads        69641                       # Number of loads squashed
system.cpu13.iew.lsq.thread0.ignoredResponses            9                       # Number of memory responses ignored because the instruction is squashed
system.cpu13.iew.lsq.thread0.memOrderViolation          273                       # Number of memory ordering violations
system.cpu13.iew.lsq.thread0.squashedStores         3475                       # Number of stores squashed
system.cpu13.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu13.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu13.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu13.iew.lsq.thread0.cacheBlocked       106513                       # Number of times an access to memory failed due to the cache being blocked
system.cpu13.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu13.iew.iewSquashCycles                13715                       # Number of cycles IEW is squashing
system.cpu13.iew.iewBlockCycles                270962                       # Number of cycles IEW is blocking
system.cpu13.iew.iewUnblockCycles              255413                       # Number of cycles IEW is unblocking
system.cpu13.iew.iewDispatchedInsts          23856726                       # Number of instructions dispatched to IQ
system.cpu13.iew.iewDispSquashedInsts             617                       # Number of squashed instructions skipped by dispatch
system.cpu13.iew.iewDispLoadInsts             5974671                       # Number of dispatched load instructions
system.cpu13.iew.iewDispStoreInsts            2799073                       # Number of dispatched store instructions
system.cpu13.iew.iewDispNonSpecInsts              321                       # Number of dispatched non-speculative instructions
system.cpu13.iew.iewIQFullEvents                 5634                       # Number of times the IQ has become full, causing a stall
system.cpu13.iew.iewLSQFullEvents              246721                       # Number of times the LSQ has become full, causing a stall
system.cpu13.iew.memOrderViolationEvents          273                       # Number of memory order violations
system.cpu13.iew.predictedTakenIncorrect        12955                       # Number of branches that were predicted taken incorrectly
system.cpu13.iew.predictedNotTakenIncorrect          477                       # Number of branches that were predicted not taken incorrectly
system.cpu13.iew.branchMispredicts              13432                       # Number of branch mispredicts detected at execute
system.cpu13.iew.iewExecutedInsts            23589373                       # Number of executed instructions
system.cpu13.iew.iewExecLoadInsts             6033266                       # Number of load instructions executed
system.cpu13.iew.iewExecSquashedInsts           53032                       # Number of squashed instructions skipped in execute
system.cpu13.iew.exec_swp                           0                       # number of swp insts executed
system.cpu13.iew.exec_nop                      237552                       # number of nop insts executed
system.cpu13.iew.exec_refs                    8829617                       # number of memory reference insts executed
system.cpu13.iew.exec_branches                1982740                       # Number of branches executed
system.cpu13.iew.exec_stores                  2796351                       # Number of stores executed
system.cpu13.iew.exec_rate                   3.554860                       # Inst execution rate
system.cpu13.iew.wb_sent                     23476684                       # cumulative count of insts sent to commit
system.cpu13.iew.wb_count                    23469084                       # cumulative count of insts written-back
system.cpu13.iew.wb_producers                15476094                       # num instructions producing a value
system.cpu13.iew.wb_consumers                19412756                       # num instructions consuming a value
system.cpu13.iew.wb_rate                     3.536733                       # insts written-back per cycle
system.cpu13.iew.wb_fanout                   0.797213                       # average fanout of values written-back
system.cpu13.commit.commitSquashedInsts        293516                       # The number of squashed insts skipped by commit
system.cpu13.commit.commitNonSpecStalls           311                       # The number of times commit has been forced to stall to communicate backwards
system.cpu13.commit.branchMispredicts           13360                       # The number of times a branch was mispredicted
system.cpu13.commit.committed_per_cycle::samples      6499620                       # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::mean     3.625090                       # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::stdev     3.542242                       # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::0      2780478     42.78%     42.78% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::1       130092      2.00%     44.78% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::2       178442      2.75%     47.53% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::3       286129      4.40%     51.93% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::4       151386      2.33%     54.26% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::5       477662      7.35%     61.61% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::6       295586      4.55%     66.15% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::7       149783      2.30%     68.46% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::8      2050062     31.54%    100.00% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::total      6499620                       # Number of insts commited each cycle
system.cpu13.commit.committedInsts           23561710                       # Number of instructions committed
system.cpu13.commit.committedOps             23561710                       # Number of ops (including micro ops) committed
system.cpu13.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu13.commit.refs                      8700628                       # Number of memory references committed
system.cpu13.commit.loads                     5905030                       # Number of loads committed
system.cpu13.commit.membars                        15                       # Number of memory barriers committed
system.cpu13.commit.branches                  1943499                       # Number of branches committed
system.cpu13.commit.fp_insts                 14903685                       # Number of committed floating point instructions.
system.cpu13.commit.int_insts                17609803                       # Number of committed integer instructions.
system.cpu13.commit.function_calls              40125                       # Number of function calls committed.
system.cpu13.commit.op_class_0::No_OpClass       224508      0.95%      0.95% # Class of committed instruction
system.cpu13.commit.op_class_0::IntAlu        8199070     34.80%     35.75% # Class of committed instruction
system.cpu13.commit.op_class_0::IntMult         22992      0.10%     35.85% # Class of committed instruction
system.cpu13.commit.op_class_0::IntDiv              0      0.00%     35.85% # Class of committed instruction
system.cpu13.commit.op_class_0::FloatAdd      3646625     15.48%     51.33% # Class of committed instruction
system.cpu13.commit.op_class_0::FloatCmp            0      0.00%     51.33% # Class of committed instruction
system.cpu13.commit.op_class_0::FloatCvt            0      0.00%     51.33% # Class of committed instruction
system.cpu13.commit.op_class_0::FloatMult      2760704     11.72%     63.04% # Class of committed instruction
system.cpu13.commit.op_class_0::FloatDiv         7168      0.03%     63.07% # Class of committed instruction
system.cpu13.commit.op_class_0::FloatSqrt            0      0.00%     63.07% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdAdd             0      0.00%     63.07% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdAddAcc            0      0.00%     63.07% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdAlu             0      0.00%     63.07% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdCmp             0      0.00%     63.07% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdCvt             0      0.00%     63.07% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdMisc            0      0.00%     63.07% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdMult            0      0.00%     63.07% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdMultAcc            0      0.00%     63.07% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdShift            0      0.00%     63.07% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdShiftAcc            0      0.00%     63.07% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdSqrt            0      0.00%     63.07% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdFloatAdd            0      0.00%     63.07% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdFloatAlu            0      0.00%     63.07% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdFloatCmp            0      0.00%     63.07% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdFloatCvt            0      0.00%     63.07% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdFloatDiv            0      0.00%     63.07% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdFloatMisc            0      0.00%     63.07% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdFloatMult            0      0.00%     63.07% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdFloatMultAcc            0      0.00%     63.07% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdFloatSqrt            0      0.00%     63.07% # Class of committed instruction
system.cpu13.commit.op_class_0::MemRead       5905045     25.06%     88.13% # Class of committed instruction
system.cpu13.commit.op_class_0::MemWrite      2795598     11.87%    100.00% # Class of committed instruction
system.cpu13.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu13.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu13.commit.op_class_0::total        23561710                       # Class of committed instruction
system.cpu13.commit.bw_lim_events             2050062                       # number cycles where commit BW limit reached
system.cpu13.rob.rob_reads                   28302795                       # The number of ROB reads
system.cpu13.rob.rob_writes                  47755322                       # The number of ROB writes
system.cpu13.timesIdled                           190                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu13.idleCycles                          4209                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu13.quiesceCycles                   39357629                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu13.committedInsts                  23337206                       # Number of Instructions Simulated
system.cpu13.committedOps                    23337206                       # Number of Ops (including micro ops) Simulated
system.cpu13.cpi                             0.284345                       # CPI: Cycles Per Instruction
system.cpu13.cpi_total                       0.284345                       # CPI: Total CPI of All Threads
system.cpu13.ipc                             3.516859                       # IPC: Instructions Per Cycle
system.cpu13.ipc_total                       3.516859                       # IPC: Total IPC of All Threads
system.cpu13.int_regfile_reads               20568520                       # number of integer regfile reads
system.cpu13.int_regfile_writes               5895185                       # number of integer regfile writes
system.cpu13.fp_regfile_reads                14223544                       # number of floating regfile reads
system.cpu13.fp_regfile_writes               11457836                       # number of floating regfile writes
system.cpu13.misc_regfile_reads                   190                       # number of misc regfile reads
system.cpu13.misc_regfile_writes                   38                       # number of misc regfile writes
system.cpu13.dcache.tags.replacements          119959                       # number of replacements
system.cpu13.dcache.tags.tagsinuse          54.149317                       # Cycle average of tags in use
system.cpu13.dcache.tags.total_refs           8163779                       # Total number of references to valid blocks.
system.cpu13.dcache.tags.sampled_refs          120020                       # Sample count of references to valid blocks.
system.cpu13.dcache.tags.avg_refs           68.020155                       # Average number of references to valid blocks.
system.cpu13.dcache.tags.warmup_cycle     43780948929                       # Cycle when the warmup percentage was hit.
system.cpu13.dcache.tags.occ_blocks::cpu13.data    54.149317                       # Average occupied blocks per requestor
system.cpu13.dcache.tags.occ_percent::cpu13.data     0.846083                       # Average percentage of cache occupancy
system.cpu13.dcache.tags.occ_percent::total     0.846083                       # Average percentage of cache occupancy
system.cpu13.dcache.tags.occ_task_id_blocks::1024           61                       # Occupied blocks per task id
system.cpu13.dcache.tags.age_task_id_blocks_1024::2           61                       # Occupied blocks per task id
system.cpu13.dcache.tags.occ_task_id_percent::1024     0.953125                       # Percentage of cache occupancy per task id
system.cpu13.dcache.tags.tag_accesses        17512893                       # Number of tag accesses
system.cpu13.dcache.tags.data_accesses       17512893                       # Number of data accesses
system.cpu13.dcache.ReadReq_hits::cpu13.data      5372094                       # number of ReadReq hits
system.cpu13.dcache.ReadReq_hits::total       5372094                       # number of ReadReq hits
system.cpu13.dcache.WriteReq_hits::cpu13.data      2791596                       # number of WriteReq hits
system.cpu13.dcache.WriteReq_hits::total      2791596                       # number of WriteReq hits
system.cpu13.dcache.LoadLockedReq_hits::cpu13.data           19                       # number of LoadLockedReq hits
system.cpu13.dcache.LoadLockedReq_hits::total           19                       # number of LoadLockedReq hits
system.cpu13.dcache.StoreCondReq_hits::cpu13.data           14                       # number of StoreCondReq hits
system.cpu13.dcache.StoreCondReq_hits::total           14                       # number of StoreCondReq hits
system.cpu13.dcache.demand_hits::cpu13.data      8163690                       # number of demand (read+write) hits
system.cpu13.dcache.demand_hits::total        8163690                       # number of demand (read+write) hits
system.cpu13.dcache.overall_hits::cpu13.data      8163690                       # number of overall hits
system.cpu13.dcache.overall_hits::total       8163690                       # number of overall hits
system.cpu13.dcache.ReadReq_misses::cpu13.data       528652                       # number of ReadReq misses
system.cpu13.dcache.ReadReq_misses::total       528652                       # number of ReadReq misses
system.cpu13.dcache.WriteReq_misses::cpu13.data         3984                       # number of WriteReq misses
system.cpu13.dcache.WriteReq_misses::total         3984                       # number of WriteReq misses
system.cpu13.dcache.LoadLockedReq_misses::cpu13.data            2                       # number of LoadLockedReq misses
system.cpu13.dcache.LoadLockedReq_misses::total            2                       # number of LoadLockedReq misses
system.cpu13.dcache.StoreCondReq_misses::cpu13.data            4                       # number of StoreCondReq misses
system.cpu13.dcache.StoreCondReq_misses::total            4                       # number of StoreCondReq misses
system.cpu13.dcache.demand_misses::cpu13.data       532636                       # number of demand (read+write) misses
system.cpu13.dcache.demand_misses::total       532636                       # number of demand (read+write) misses
system.cpu13.dcache.overall_misses::cpu13.data       532636                       # number of overall misses
system.cpu13.dcache.overall_misses::total       532636                       # number of overall misses
system.cpu13.dcache.ReadReq_miss_latency::cpu13.data  47029343337                       # number of ReadReq miss cycles
system.cpu13.dcache.ReadReq_miss_latency::total  47029343337                       # number of ReadReq miss cycles
system.cpu13.dcache.WriteReq_miss_latency::cpu13.data    228780689                       # number of WriteReq miss cycles
system.cpu13.dcache.WriteReq_miss_latency::total    228780689                       # number of WriteReq miss cycles
system.cpu13.dcache.LoadLockedReq_miss_latency::cpu13.data        13932                       # number of LoadLockedReq miss cycles
system.cpu13.dcache.LoadLockedReq_miss_latency::total        13932                       # number of LoadLockedReq miss cycles
system.cpu13.dcache.StoreCondReq_miss_latency::cpu13.data        23220                       # number of StoreCondReq miss cycles
system.cpu13.dcache.StoreCondReq_miss_latency::total        23220                       # number of StoreCondReq miss cycles
system.cpu13.dcache.demand_miss_latency::cpu13.data  47258124026                       # number of demand (read+write) miss cycles
system.cpu13.dcache.demand_miss_latency::total  47258124026                       # number of demand (read+write) miss cycles
system.cpu13.dcache.overall_miss_latency::cpu13.data  47258124026                       # number of overall miss cycles
system.cpu13.dcache.overall_miss_latency::total  47258124026                       # number of overall miss cycles
system.cpu13.dcache.ReadReq_accesses::cpu13.data      5900746                       # number of ReadReq accesses(hits+misses)
system.cpu13.dcache.ReadReq_accesses::total      5900746                       # number of ReadReq accesses(hits+misses)
system.cpu13.dcache.WriteReq_accesses::cpu13.data      2795580                       # number of WriteReq accesses(hits+misses)
system.cpu13.dcache.WriteReq_accesses::total      2795580                       # number of WriteReq accesses(hits+misses)
system.cpu13.dcache.LoadLockedReq_accesses::cpu13.data           21                       # number of LoadLockedReq accesses(hits+misses)
system.cpu13.dcache.LoadLockedReq_accesses::total           21                       # number of LoadLockedReq accesses(hits+misses)
system.cpu13.dcache.StoreCondReq_accesses::cpu13.data           18                       # number of StoreCondReq accesses(hits+misses)
system.cpu13.dcache.StoreCondReq_accesses::total           18                       # number of StoreCondReq accesses(hits+misses)
system.cpu13.dcache.demand_accesses::cpu13.data      8696326                       # number of demand (read+write) accesses
system.cpu13.dcache.demand_accesses::total      8696326                       # number of demand (read+write) accesses
system.cpu13.dcache.overall_accesses::cpu13.data      8696326                       # number of overall (read+write) accesses
system.cpu13.dcache.overall_accesses::total      8696326                       # number of overall (read+write) accesses
system.cpu13.dcache.ReadReq_miss_rate::cpu13.data     0.089591                       # miss rate for ReadReq accesses
system.cpu13.dcache.ReadReq_miss_rate::total     0.089591                       # miss rate for ReadReq accesses
system.cpu13.dcache.WriteReq_miss_rate::cpu13.data     0.001425                       # miss rate for WriteReq accesses
system.cpu13.dcache.WriteReq_miss_rate::total     0.001425                       # miss rate for WriteReq accesses
system.cpu13.dcache.LoadLockedReq_miss_rate::cpu13.data     0.095238                       # miss rate for LoadLockedReq accesses
system.cpu13.dcache.LoadLockedReq_miss_rate::total     0.095238                       # miss rate for LoadLockedReq accesses
system.cpu13.dcache.StoreCondReq_miss_rate::cpu13.data     0.222222                       # miss rate for StoreCondReq accesses
system.cpu13.dcache.StoreCondReq_miss_rate::total     0.222222                       # miss rate for StoreCondReq accesses
system.cpu13.dcache.demand_miss_rate::cpu13.data     0.061248                       # miss rate for demand accesses
system.cpu13.dcache.demand_miss_rate::total     0.061248                       # miss rate for demand accesses
system.cpu13.dcache.overall_miss_rate::cpu13.data     0.061248                       # miss rate for overall accesses
system.cpu13.dcache.overall_miss_rate::total     0.061248                       # miss rate for overall accesses
system.cpu13.dcache.ReadReq_avg_miss_latency::cpu13.data 88960.872818                       # average ReadReq miss latency
system.cpu13.dcache.ReadReq_avg_miss_latency::total 88960.872818                       # average ReadReq miss latency
system.cpu13.dcache.WriteReq_avg_miss_latency::cpu13.data 57424.871737                       # average WriteReq miss latency
system.cpu13.dcache.WriteReq_avg_miss_latency::total 57424.871737                       # average WriteReq miss latency
system.cpu13.dcache.LoadLockedReq_avg_miss_latency::cpu13.data         6966                       # average LoadLockedReq miss latency
system.cpu13.dcache.LoadLockedReq_avg_miss_latency::total         6966                       # average LoadLockedReq miss latency
system.cpu13.dcache.StoreCondReq_avg_miss_latency::cpu13.data         5805                       # average StoreCondReq miss latency
system.cpu13.dcache.StoreCondReq_avg_miss_latency::total         5805                       # average StoreCondReq miss latency
system.cpu13.dcache.demand_avg_miss_latency::cpu13.data 88724.990474                       # average overall miss latency
system.cpu13.dcache.demand_avg_miss_latency::total 88724.990474                       # average overall miss latency
system.cpu13.dcache.overall_avg_miss_latency::cpu13.data 88724.990474                       # average overall miss latency
system.cpu13.dcache.overall_avg_miss_latency::total 88724.990474                       # average overall miss latency
system.cpu13.dcache.blocked_cycles::no_mshrs       244676                       # number of cycles access was blocked
system.cpu13.dcache.blocked_cycles::no_targets          230                       # number of cycles access was blocked
system.cpu13.dcache.blocked::no_mshrs            7765                       # number of cycles access was blocked
system.cpu13.dcache.blocked::no_targets             2                       # number of cycles access was blocked
system.cpu13.dcache.avg_blocked_cycles::no_mshrs    31.510109                       # average number of cycles each access was blocked
system.cpu13.dcache.avg_blocked_cycles::no_targets          115                       # average number of cycles each access was blocked
system.cpu13.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu13.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu13.dcache.writebacks::writebacks        61050                       # number of writebacks
system.cpu13.dcache.writebacks::total           61050                       # number of writebacks
system.cpu13.dcache.ReadReq_mshr_hits::cpu13.data       409358                       # number of ReadReq MSHR hits
system.cpu13.dcache.ReadReq_mshr_hits::total       409358                       # number of ReadReq MSHR hits
system.cpu13.dcache.WriteReq_mshr_hits::cpu13.data         3045                       # number of WriteReq MSHR hits
system.cpu13.dcache.WriteReq_mshr_hits::total         3045                       # number of WriteReq MSHR hits
system.cpu13.dcache.demand_mshr_hits::cpu13.data       412403                       # number of demand (read+write) MSHR hits
system.cpu13.dcache.demand_mshr_hits::total       412403                       # number of demand (read+write) MSHR hits
system.cpu13.dcache.overall_mshr_hits::cpu13.data       412403                       # number of overall MSHR hits
system.cpu13.dcache.overall_mshr_hits::total       412403                       # number of overall MSHR hits
system.cpu13.dcache.ReadReq_mshr_misses::cpu13.data       119294                       # number of ReadReq MSHR misses
system.cpu13.dcache.ReadReq_mshr_misses::total       119294                       # number of ReadReq MSHR misses
system.cpu13.dcache.WriteReq_mshr_misses::cpu13.data          939                       # number of WriteReq MSHR misses
system.cpu13.dcache.WriteReq_mshr_misses::total          939                       # number of WriteReq MSHR misses
system.cpu13.dcache.LoadLockedReq_mshr_misses::cpu13.data            2                       # number of LoadLockedReq MSHR misses
system.cpu13.dcache.LoadLockedReq_mshr_misses::total            2                       # number of LoadLockedReq MSHR misses
system.cpu13.dcache.StoreCondReq_mshr_misses::cpu13.data            4                       # number of StoreCondReq MSHR misses
system.cpu13.dcache.StoreCondReq_mshr_misses::total            4                       # number of StoreCondReq MSHR misses
system.cpu13.dcache.demand_mshr_misses::cpu13.data       120233                       # number of demand (read+write) MSHR misses
system.cpu13.dcache.demand_mshr_misses::total       120233                       # number of demand (read+write) MSHR misses
system.cpu13.dcache.overall_mshr_misses::cpu13.data       120233                       # number of overall MSHR misses
system.cpu13.dcache.overall_mshr_misses::total       120233                       # number of overall MSHR misses
system.cpu13.dcache.ReadReq_mshr_miss_latency::cpu13.data   7550691210                       # number of ReadReq MSHR miss cycles
system.cpu13.dcache.ReadReq_mshr_miss_latency::total   7550691210                       # number of ReadReq MSHR miss cycles
system.cpu13.dcache.WriteReq_mshr_miss_latency::cpu13.data     64639038                       # number of WriteReq MSHR miss cycles
system.cpu13.dcache.WriteReq_mshr_miss_latency::total     64639038                       # number of WriteReq MSHR miss cycles
system.cpu13.dcache.LoadLockedReq_mshr_miss_latency::cpu13.data        11610                       # number of LoadLockedReq MSHR miss cycles
system.cpu13.dcache.LoadLockedReq_mshr_miss_latency::total        11610                       # number of LoadLockedReq MSHR miss cycles
system.cpu13.dcache.StoreCondReq_mshr_miss_latency::cpu13.data        18576                       # number of StoreCondReq MSHR miss cycles
system.cpu13.dcache.StoreCondReq_mshr_miss_latency::total        18576                       # number of StoreCondReq MSHR miss cycles
system.cpu13.dcache.demand_mshr_miss_latency::cpu13.data   7615330248                       # number of demand (read+write) MSHR miss cycles
system.cpu13.dcache.demand_mshr_miss_latency::total   7615330248                       # number of demand (read+write) MSHR miss cycles
system.cpu13.dcache.overall_mshr_miss_latency::cpu13.data   7615330248                       # number of overall MSHR miss cycles
system.cpu13.dcache.overall_mshr_miss_latency::total   7615330248                       # number of overall MSHR miss cycles
system.cpu13.dcache.ReadReq_mshr_miss_rate::cpu13.data     0.020217                       # mshr miss rate for ReadReq accesses
system.cpu13.dcache.ReadReq_mshr_miss_rate::total     0.020217                       # mshr miss rate for ReadReq accesses
system.cpu13.dcache.WriteReq_mshr_miss_rate::cpu13.data     0.000336                       # mshr miss rate for WriteReq accesses
system.cpu13.dcache.WriteReq_mshr_miss_rate::total     0.000336                       # mshr miss rate for WriteReq accesses
system.cpu13.dcache.LoadLockedReq_mshr_miss_rate::cpu13.data     0.095238                       # mshr miss rate for LoadLockedReq accesses
system.cpu13.dcache.LoadLockedReq_mshr_miss_rate::total     0.095238                       # mshr miss rate for LoadLockedReq accesses
system.cpu13.dcache.StoreCondReq_mshr_miss_rate::cpu13.data     0.222222                       # mshr miss rate for StoreCondReq accesses
system.cpu13.dcache.StoreCondReq_mshr_miss_rate::total     0.222222                       # mshr miss rate for StoreCondReq accesses
system.cpu13.dcache.demand_mshr_miss_rate::cpu13.data     0.013826                       # mshr miss rate for demand accesses
system.cpu13.dcache.demand_mshr_miss_rate::total     0.013826                       # mshr miss rate for demand accesses
system.cpu13.dcache.overall_mshr_miss_rate::cpu13.data     0.013826                       # mshr miss rate for overall accesses
system.cpu13.dcache.overall_mshr_miss_rate::total     0.013826                       # mshr miss rate for overall accesses
system.cpu13.dcache.ReadReq_avg_mshr_miss_latency::cpu13.data 63294.811223                       # average ReadReq mshr miss latency
system.cpu13.dcache.ReadReq_avg_mshr_miss_latency::total 63294.811223                       # average ReadReq mshr miss latency
system.cpu13.dcache.WriteReq_avg_mshr_miss_latency::cpu13.data 68838.166134                       # average WriteReq mshr miss latency
system.cpu13.dcache.WriteReq_avg_mshr_miss_latency::total 68838.166134                       # average WriteReq mshr miss latency
system.cpu13.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu13.data         5805                       # average LoadLockedReq mshr miss latency
system.cpu13.dcache.LoadLockedReq_avg_mshr_miss_latency::total         5805                       # average LoadLockedReq mshr miss latency
system.cpu13.dcache.StoreCondReq_avg_mshr_miss_latency::cpu13.data         4644                       # average StoreCondReq mshr miss latency
system.cpu13.dcache.StoreCondReq_avg_mshr_miss_latency::total         4644                       # average StoreCondReq mshr miss latency
system.cpu13.dcache.demand_avg_mshr_miss_latency::cpu13.data 63338.103915                       # average overall mshr miss latency
system.cpu13.dcache.demand_avg_mshr_miss_latency::total 63338.103915                       # average overall mshr miss latency
system.cpu13.dcache.overall_avg_mshr_miss_latency::cpu13.data 63338.103915                       # average overall mshr miss latency
system.cpu13.dcache.overall_avg_mshr_miss_latency::total 63338.103915                       # average overall mshr miss latency
system.cpu13.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu13.icache.tags.replacements              51                       # number of replacements
system.cpu13.icache.tags.tagsinuse         311.289691                       # Cycle average of tags in use
system.cpu13.icache.tags.total_refs           2210926                       # Total number of references to valid blocks.
system.cpu13.icache.tags.sampled_refs             400                       # Sample count of references to valid blocks.
system.cpu13.icache.tags.avg_refs         5527.315000                       # Average number of references to valid blocks.
system.cpu13.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu13.icache.tags.occ_blocks::cpu13.inst   311.289691                       # Average occupied blocks per requestor
system.cpu13.icache.tags.occ_percent::cpu13.inst     0.607988                       # Average percentage of cache occupancy
system.cpu13.icache.tags.occ_percent::total     0.607988                       # Average percentage of cache occupancy
system.cpu13.icache.tags.occ_task_id_blocks::1024          349                       # Occupied blocks per task id
system.cpu13.icache.tags.age_task_id_blocks_1024::2            5                       # Occupied blocks per task id
system.cpu13.icache.tags.age_task_id_blocks_1024::3           56                       # Occupied blocks per task id
system.cpu13.icache.tags.age_task_id_blocks_1024::4          288                       # Occupied blocks per task id
system.cpu13.icache.tags.occ_task_id_percent::1024     0.681641                       # Percentage of cache occupancy per task id
system.cpu13.icache.tags.tag_accesses         4423148                       # Number of tag accesses
system.cpu13.icache.tags.data_accesses        4423148                       # Number of data accesses
system.cpu13.icache.ReadReq_hits::cpu13.inst      2210926                       # number of ReadReq hits
system.cpu13.icache.ReadReq_hits::total       2210926                       # number of ReadReq hits
system.cpu13.icache.demand_hits::cpu13.inst      2210926                       # number of demand (read+write) hits
system.cpu13.icache.demand_hits::total        2210926                       # number of demand (read+write) hits
system.cpu13.icache.overall_hits::cpu13.inst      2210926                       # number of overall hits
system.cpu13.icache.overall_hits::total       2210926                       # number of overall hits
system.cpu13.icache.ReadReq_misses::cpu13.inst          448                       # number of ReadReq misses
system.cpu13.icache.ReadReq_misses::total          448                       # number of ReadReq misses
system.cpu13.icache.demand_misses::cpu13.inst          448                       # number of demand (read+write) misses
system.cpu13.icache.demand_misses::total          448                       # number of demand (read+write) misses
system.cpu13.icache.overall_misses::cpu13.inst          448                       # number of overall misses
system.cpu13.icache.overall_misses::total          448                       # number of overall misses
system.cpu13.icache.ReadReq_miss_latency::cpu13.inst     15293853                       # number of ReadReq miss cycles
system.cpu13.icache.ReadReq_miss_latency::total     15293853                       # number of ReadReq miss cycles
system.cpu13.icache.demand_miss_latency::cpu13.inst     15293853                       # number of demand (read+write) miss cycles
system.cpu13.icache.demand_miss_latency::total     15293853                       # number of demand (read+write) miss cycles
system.cpu13.icache.overall_miss_latency::cpu13.inst     15293853                       # number of overall miss cycles
system.cpu13.icache.overall_miss_latency::total     15293853                       # number of overall miss cycles
system.cpu13.icache.ReadReq_accesses::cpu13.inst      2211374                       # number of ReadReq accesses(hits+misses)
system.cpu13.icache.ReadReq_accesses::total      2211374                       # number of ReadReq accesses(hits+misses)
system.cpu13.icache.demand_accesses::cpu13.inst      2211374                       # number of demand (read+write) accesses
system.cpu13.icache.demand_accesses::total      2211374                       # number of demand (read+write) accesses
system.cpu13.icache.overall_accesses::cpu13.inst      2211374                       # number of overall (read+write) accesses
system.cpu13.icache.overall_accesses::total      2211374                       # number of overall (read+write) accesses
system.cpu13.icache.ReadReq_miss_rate::cpu13.inst     0.000203                       # miss rate for ReadReq accesses
system.cpu13.icache.ReadReq_miss_rate::total     0.000203                       # miss rate for ReadReq accesses
system.cpu13.icache.demand_miss_rate::cpu13.inst     0.000203                       # miss rate for demand accesses
system.cpu13.icache.demand_miss_rate::total     0.000203                       # miss rate for demand accesses
system.cpu13.icache.overall_miss_rate::cpu13.inst     0.000203                       # miss rate for overall accesses
system.cpu13.icache.overall_miss_rate::total     0.000203                       # miss rate for overall accesses
system.cpu13.icache.ReadReq_avg_miss_latency::cpu13.inst 34138.064732                       # average ReadReq miss latency
system.cpu13.icache.ReadReq_avg_miss_latency::total 34138.064732                       # average ReadReq miss latency
system.cpu13.icache.demand_avg_miss_latency::cpu13.inst 34138.064732                       # average overall miss latency
system.cpu13.icache.demand_avg_miss_latency::total 34138.064732                       # average overall miss latency
system.cpu13.icache.overall_avg_miss_latency::cpu13.inst 34138.064732                       # average overall miss latency
system.cpu13.icache.overall_avg_miss_latency::total 34138.064732                       # average overall miss latency
system.cpu13.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu13.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu13.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu13.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu13.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu13.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu13.icache.fast_writes                     0                       # number of fast writes performed
system.cpu13.icache.cache_copies                    0                       # number of cache copies performed
system.cpu13.icache.writebacks::writebacks           51                       # number of writebacks
system.cpu13.icache.writebacks::total              51                       # number of writebacks
system.cpu13.icache.ReadReq_mshr_hits::cpu13.inst           48                       # number of ReadReq MSHR hits
system.cpu13.icache.ReadReq_mshr_hits::total           48                       # number of ReadReq MSHR hits
system.cpu13.icache.demand_mshr_hits::cpu13.inst           48                       # number of demand (read+write) MSHR hits
system.cpu13.icache.demand_mshr_hits::total           48                       # number of demand (read+write) MSHR hits
system.cpu13.icache.overall_mshr_hits::cpu13.inst           48                       # number of overall MSHR hits
system.cpu13.icache.overall_mshr_hits::total           48                       # number of overall MSHR hits
system.cpu13.icache.ReadReq_mshr_misses::cpu13.inst          400                       # number of ReadReq MSHR misses
system.cpu13.icache.ReadReq_mshr_misses::total          400                       # number of ReadReq MSHR misses
system.cpu13.icache.demand_mshr_misses::cpu13.inst          400                       # number of demand (read+write) MSHR misses
system.cpu13.icache.demand_mshr_misses::total          400                       # number of demand (read+write) MSHR misses
system.cpu13.icache.overall_mshr_misses::cpu13.inst          400                       # number of overall MSHR misses
system.cpu13.icache.overall_mshr_misses::total          400                       # number of overall MSHR misses
system.cpu13.icache.ReadReq_mshr_miss_latency::cpu13.inst     11344131                       # number of ReadReq MSHR miss cycles
system.cpu13.icache.ReadReq_mshr_miss_latency::total     11344131                       # number of ReadReq MSHR miss cycles
system.cpu13.icache.demand_mshr_miss_latency::cpu13.inst     11344131                       # number of demand (read+write) MSHR miss cycles
system.cpu13.icache.demand_mshr_miss_latency::total     11344131                       # number of demand (read+write) MSHR miss cycles
system.cpu13.icache.overall_mshr_miss_latency::cpu13.inst     11344131                       # number of overall MSHR miss cycles
system.cpu13.icache.overall_mshr_miss_latency::total     11344131                       # number of overall MSHR miss cycles
system.cpu13.icache.ReadReq_mshr_miss_rate::cpu13.inst     0.000181                       # mshr miss rate for ReadReq accesses
system.cpu13.icache.ReadReq_mshr_miss_rate::total     0.000181                       # mshr miss rate for ReadReq accesses
system.cpu13.icache.demand_mshr_miss_rate::cpu13.inst     0.000181                       # mshr miss rate for demand accesses
system.cpu13.icache.demand_mshr_miss_rate::total     0.000181                       # mshr miss rate for demand accesses
system.cpu13.icache.overall_mshr_miss_rate::cpu13.inst     0.000181                       # mshr miss rate for overall accesses
system.cpu13.icache.overall_mshr_miss_rate::total     0.000181                       # mshr miss rate for overall accesses
system.cpu13.icache.ReadReq_avg_mshr_miss_latency::cpu13.inst 28360.327500                       # average ReadReq mshr miss latency
system.cpu13.icache.ReadReq_avg_mshr_miss_latency::total 28360.327500                       # average ReadReq mshr miss latency
system.cpu13.icache.demand_avg_mshr_miss_latency::cpu13.inst 28360.327500                       # average overall mshr miss latency
system.cpu13.icache.demand_avg_mshr_miss_latency::total 28360.327500                       # average overall mshr miss latency
system.cpu13.icache.overall_avg_mshr_miss_latency::cpu13.inst 28360.327500                       # average overall mshr miss latency
system.cpu13.icache.overall_avg_mshr_miss_latency::total 28360.327500                       # average overall mshr miss latency
system.cpu13.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu14.branchPred.lookups               2117259                       # Number of BP lookups
system.cpu14.branchPred.condPredicted         2031669                       # Number of conditional branches predicted
system.cpu14.branchPred.condIncorrect           14321                       # Number of conditional branches incorrect
system.cpu14.branchPred.BTBLookups            1257047                       # Number of BTB lookups
system.cpu14.branchPred.BTBHits               1043679                       # Number of BTB hits
system.cpu14.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu14.branchPred.BTBHitPct           83.026251                       # BTB Hit Percentage
system.cpu14.branchPred.usedRAS                 41794                       # Number of times the RAS was used to get a target.
system.cpu14.branchPred.RASInCorrect                4                       # Number of incorrect RAS predictions.
system.cpu14.branchPred.indirectLookups            58                       # Number of indirect predictor lookups.
system.cpu14.branchPred.indirectHits                0                       # Number of indirect target hits.
system.cpu14.branchPred.indirectMisses             58                       # Number of indirect misses.
system.cpu14.branchPredindirectMispredicted           14                       # Number of mispredicted indirect branches.
system.cpu14.dtb.fetch_hits                         0                       # ITB hits
system.cpu14.dtb.fetch_misses                       0                       # ITB misses
system.cpu14.dtb.fetch_acv                          0                       # ITB acv
system.cpu14.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu14.dtb.read_hits                    6343470                       # DTB read hits
system.cpu14.dtb.read_misses                     3198                       # DTB read misses
system.cpu14.dtb.read_acv                           0                       # DTB read access violations
system.cpu14.dtb.read_accesses                6346668                       # DTB read accesses
system.cpu14.dtb.write_hits                   2944248                       # DTB write hits
system.cpu14.dtb.write_misses                      14                       # DTB write misses
system.cpu14.dtb.write_acv                          0                       # DTB write access violations
system.cpu14.dtb.write_accesses               2944262                       # DTB write accesses
system.cpu14.dtb.data_hits                    9287718                       # DTB hits
system.cpu14.dtb.data_misses                     3212                       # DTB misses
system.cpu14.dtb.data_acv                           0                       # DTB access violations
system.cpu14.dtb.data_accesses                9290930                       # DTB accesses
system.cpu14.itb.fetch_hits                   2317212                       # ITB hits
system.cpu14.itb.fetch_misses                      72                       # ITB misses
system.cpu14.itb.fetch_acv                          0                       # ITB acv
system.cpu14.itb.fetch_accesses               2317284                       # ITB accesses
system.cpu14.itb.read_hits                          0                       # DTB read hits
system.cpu14.itb.read_misses                        0                       # DTB read misses
system.cpu14.itb.read_acv                           0                       # DTB read access violations
system.cpu14.itb.read_accesses                      0                       # DTB read accesses
system.cpu14.itb.write_hits                         0                       # DTB write hits
system.cpu14.itb.write_misses                       0                       # DTB write misses
system.cpu14.itb.write_acv                          0                       # DTB write access violations
system.cpu14.itb.write_accesses                     0                       # DTB write accesses
system.cpu14.itb.data_hits                          0                       # DTB hits
system.cpu14.itb.data_misses                        0                       # DTB misses
system.cpu14.itb.data_acv                           0                       # DTB access violations
system.cpu14.itb.data_accesses                      0                       # DTB accesses
system.cpu14.numCycles                        6843721                       # number of cpu cycles simulated
system.cpu14.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu14.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu14.fetch.icacheStallCycles            16908                       # Number of cycles fetch is stalled on an Icache miss
system.cpu14.fetch.Insts                     25555325                       # Number of instructions fetch has processed
system.cpu14.fetch.Branches                   2117259                       # Number of branches that fetch encountered
system.cpu14.fetch.predictedBranches          1085473                       # Number of branches that fetch has predicted taken
system.cpu14.fetch.Cycles                     6722509                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu14.fetch.SquashCycles                 29379                       # Number of cycles fetch has spent squashing
system.cpu14.fetch.MiscStallCycles                 37                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu14.fetch.NoActiveThreadStallCycles        83836                       # Number of stall cycles due to no active thread to fetch from
system.cpu14.fetch.PendingTrapStallCycles         1749                       # Number of stall cycles due to pending traps
system.cpu14.fetch.CacheLines                 2317212                       # Number of cache lines fetched
system.cpu14.fetch.IcacheSquashes                 208                       # Number of outstanding Icache misses that were squashed
system.cpu14.fetch.rateDist::samples          6839728                       # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::mean            3.736307                       # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::stdev           3.477367                       # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::0                2529228     36.98%     36.98% # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::1                 222503      3.25%     40.23% # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::2                 440766      6.44%     46.68% # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::3                 298714      4.37%     51.04% # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::4                 605126      8.85%     59.89% # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::5                  46792      0.68%     60.57% # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::6                  81276      1.19%     61.76% # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::7                 509556      7.45%     69.21% # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::8                2105767     30.79%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::total            6839728                       # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.branchRate                0.309372                       # Number of branch fetches per cycle
system.cpu14.fetch.rate                      3.734127                       # Number of inst fetches per cycle
system.cpu14.decode.IdleCycles                 184951                       # Number of cycles decode is idle
system.cpu14.decode.BlockedCycles             2726246                       # Number of cycles decode is blocked
system.cpu14.decode.RunCycles                 3495771                       # Number of cycles decode is running
system.cpu14.decode.UnblockCycles              334443                       # Number of cycles decode is unblocking
system.cpu14.decode.SquashCycles                14481                       # Number of cycles decode is squashing
system.cpu14.decode.BranchResolved              43240                       # Number of times decode resolved a branch
system.cpu14.decode.BranchMispred                 218                       # Number of times decode detected a branch misprediction
system.cpu14.decode.DecodedInsts             25361125                       # Number of instructions handled by decode
system.cpu14.decode.SquashedInsts                 903                       # Number of squashed instructions handled by decode
system.cpu14.rename.SquashCycles                14481                       # Number of cycles rename is squashing
system.cpu14.rename.IdleCycles                 345133                       # Number of cycles rename is idle
system.cpu14.rename.BlockCycles                605478                       # Number of cycles rename is blocking
system.cpu14.rename.serializeStallCycles        12094                       # count of cycles rename stalled for serializing inst
system.cpu14.rename.RunCycles                 3665345                       # Number of cycles rename is running
system.cpu14.rename.UnblockCycles             2113361                       # Number of cycles rename is unblocking
system.cpu14.rename.RenamedInsts             25263088                       # Number of instructions processed by rename
system.cpu14.rename.ROBFullEvents                4166                       # Number of times rename has blocked due to ROB full
system.cpu14.rename.IQFullEvents               369567                       # Number of times rename has blocked due to IQ full
system.cpu14.rename.LQFullEvents              1845396                       # Number of times rename has blocked due to LQ full
system.cpu14.rename.SQFullEvents                 2030                       # Number of times rename has blocked due to SQ full
system.cpu14.rename.RenamedOperands          18522817                       # Number of destination operands rename has renamed
system.cpu14.rename.RenameLookups            36928186                       # Number of register rename lookups that rename has made
system.cpu14.rename.int_rename_lookups       21735003                       # Number of integer rename lookups
system.cpu14.rename.fp_rename_lookups        15193179                       # Number of floating rename lookups
system.cpu14.rename.CommittedMaps            18129389                       # Number of HB maps that are committed
system.cpu14.rename.UndoneMaps                 393428                       # Number of HB maps that are undone due to squashing
system.cpu14.rename.serializingInsts              332                       # count of serializing insts renamed
system.cpu14.rename.tempSerializingInsts          319                       # count of temporary serializing insts renamed
system.cpu14.rename.skidInsts                 1865719                       # count of insts added to the skid buffer
system.cpu14.memDep0.insertedLoads            6283412                       # Number of loads inserted to the mem dependence unit.
system.cpu14.memDep0.insertedStores           2947071                       # Number of stores inserted to the mem dependence unit.
system.cpu14.memDep0.conflictingLoads           46120                       # Number of conflicting loads.
system.cpu14.memDep0.conflictingStores          30265                       # Number of conflicting stores.
system.cpu14.iq.iqInstsAdded                 24821410                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu14.iq.iqNonSpecInstsAdded               334                       # Number of non-speculative instructions added to the IQ
system.cpu14.iq.iqInstsIssued                24846867                       # Number of instructions issued
system.cpu14.iq.iqSquashedInstsIssued           14172                       # Number of squashed instructions issued
system.cpu14.iq.iqSquashedInstsExamined        299372                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu14.iq.iqSquashedOperandsExamined       169577                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu14.iq.iqSquashedNonSpecRemoved           26                       # Number of squashed non-spec instructions that were removed
system.cpu14.iq.issued_per_cycle::samples      6839728                       # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::mean       3.632727                       # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::stdev      3.054935                       # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::0           2181100     31.89%     31.89% # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::1            217528      3.18%     35.07% # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::2            364000      5.32%     40.39% # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::3            481241      7.04%     47.43% # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::4            557308      8.15%     55.57% # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::5            771600     11.28%     66.86% # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::6            638186      9.33%     76.19% # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::7            488852      7.15%     83.33% # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::8           1139913     16.67%    100.00% # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::total       6839728                       # Number of insts issued each cycle
system.cpu14.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu14.iq.fu_full::IntAlu                 22135      1.79%      1.79% # attempts to use FU when none available
system.cpu14.iq.fu_full::IntMult                    0      0.00%      1.79% # attempts to use FU when none available
system.cpu14.iq.fu_full::IntDiv                     0      0.00%      1.79% # attempts to use FU when none available
system.cpu14.iq.fu_full::FloatAdd               30541      2.48%      4.27% # attempts to use FU when none available
system.cpu14.iq.fu_full::FloatCmp                   0      0.00%      4.27% # attempts to use FU when none available
system.cpu14.iq.fu_full::FloatCvt                   0      0.00%      4.27% # attempts to use FU when none available
system.cpu14.iq.fu_full::FloatMult             600269     48.66%     52.93% # attempts to use FU when none available
system.cpu14.iq.fu_full::FloatDiv                6195      0.50%     53.43% # attempts to use FU when none available
system.cpu14.iq.fu_full::FloatSqrt                  0      0.00%     53.43% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdAdd                    0      0.00%     53.43% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdAddAcc                 0      0.00%     53.43% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdAlu                    0      0.00%     53.43% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdCmp                    0      0.00%     53.43% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdCvt                    0      0.00%     53.43% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdMisc                   0      0.00%     53.43% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdMult                   0      0.00%     53.43% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdMultAcc                0      0.00%     53.43% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdShift                  0      0.00%     53.43% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdShiftAcc               0      0.00%     53.43% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdSqrt                   0      0.00%     53.43% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdFloatAdd               0      0.00%     53.43% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdFloatAlu               0      0.00%     53.43% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdFloatCmp               0      0.00%     53.43% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdFloatCvt               0      0.00%     53.43% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdFloatDiv               0      0.00%     53.43% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdFloatMisc              0      0.00%     53.43% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdFloatMult              0      0.00%     53.43% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdFloatMultAcc            0      0.00%     53.43% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdFloatSqrt              0      0.00%     53.43% # attempts to use FU when none available
system.cpu14.iq.fu_full::MemRead               571701     46.34%     99.78% # attempts to use FU when none available
system.cpu14.iq.fu_full::MemWrite                2740      0.22%    100.00% # attempts to use FU when none available
system.cpu14.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu14.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu14.iq.FU_type_0::No_OpClass               4      0.00%      0.00% # Type of FU issued
system.cpu14.iq.FU_type_0::IntAlu             8743333     35.19%     35.19% # Type of FU issued
system.cpu14.iq.FU_type_0::IntMult              23849      0.10%     35.28% # Type of FU issued
system.cpu14.iq.FU_type_0::IntDiv                   0      0.00%     35.28% # Type of FU issued
system.cpu14.iq.FU_type_0::FloatAdd           3845510     15.48%     50.76% # Type of FU issued
system.cpu14.iq.FU_type_0::FloatCmp                 0      0.00%     50.76% # Type of FU issued
system.cpu14.iq.FU_type_0::FloatCvt                 0      0.00%     50.76% # Type of FU issued
system.cpu14.iq.FU_type_0::FloatMult          2908429     11.71%     62.47% # Type of FU issued
system.cpu14.iq.FU_type_0::FloatDiv              7399      0.03%     62.50% # Type of FU issued
system.cpu14.iq.FU_type_0::FloatSqrt                0      0.00%     62.50% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdAdd                  0      0.00%     62.50% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdAddAcc               0      0.00%     62.50% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdAlu                  0      0.00%     62.50% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdCmp                  0      0.00%     62.50% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdCvt                  0      0.00%     62.50% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdMisc                 0      0.00%     62.50% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdMult                 0      0.00%     62.50% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdMultAcc              0      0.00%     62.50% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdShift                0      0.00%     62.50% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdShiftAcc             0      0.00%     62.50% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdSqrt                 0      0.00%     62.50% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdFloatAdd             0      0.00%     62.50% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdFloatAlu             0      0.00%     62.50% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdFloatCmp             0      0.00%     62.50% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdFloatCvt             0      0.00%     62.50% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdFloatDiv             0      0.00%     62.50% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdFloatMisc            0      0.00%     62.50% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdFloatMult            0      0.00%     62.50% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     62.50% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdFloatSqrt            0      0.00%     62.50% # Type of FU issued
system.cpu14.iq.FU_type_0::MemRead            6373904     25.65%     88.15% # Type of FU issued
system.cpu14.iq.FU_type_0::MemWrite           2944439     11.85%    100.00% # Type of FU issued
system.cpu14.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu14.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu14.iq.FU_type_0::total             24846867                       # Type of FU issued
system.cpu14.iq.rate                         3.630608                       # Inst issue rate
system.cpu14.iq.fu_busy_cnt                   1233581                       # FU busy when requested
system.cpu14.iq.fu_busy_rate                 0.049647                       # FU busy rate (busy events/executed inst)
system.cpu14.iq.int_inst_queue_reads         24877826                       # Number of integer instruction queue reads
system.cpu14.iq.int_inst_queue_writes         9222820                       # Number of integer instruction queue writes
system.cpu14.iq.int_inst_queue_wakeup_accesses      8958814                       # Number of integer instruction queue wakeup accesses
system.cpu14.iq.fp_inst_queue_reads          32903389                       # Number of floating instruction queue reads
system.cpu14.iq.fp_inst_queue_writes         15898583                       # Number of floating instruction queue writes
system.cpu14.iq.fp_inst_queue_wakeup_accesses     15703475                       # Number of floating instruction queue wakeup accesses
system.cpu14.iq.int_alu_accesses              9032026                       # Number of integer alu accesses
system.cpu14.iq.fp_alu_accesses              17048418                       # Number of floating point alu accesses
system.cpu14.iew.lsq.thread0.forwLoads          29009                       # Number of loads that had data forwarded from stores
system.cpu14.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu14.iew.lsq.thread0.squashedLoads        73978                       # Number of loads squashed
system.cpu14.iew.lsq.thread0.ignoredResponses           28                       # Number of memory responses ignored because the instruction is squashed
system.cpu14.iew.lsq.thread0.memOrderViolation          288                       # Number of memory ordering violations
system.cpu14.iew.lsq.thread0.squashedStores         3914                       # Number of stores squashed
system.cpu14.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu14.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu14.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu14.iew.lsq.thread0.cacheBlocked       114066                       # Number of times an access to memory failed due to the cache being blocked
system.cpu14.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu14.iew.iewSquashCycles                14481                       # Number of cycles IEW is squashing
system.cpu14.iew.iewBlockCycles                253351                       # Number of cycles IEW is blocking
system.cpu14.iew.iewUnblockCycles              269041                       # Number of cycles IEW is unblocking
system.cpu14.iew.iewDispatchedInsts          25069332                       # Number of instructions dispatched to IQ
system.cpu14.iew.iewDispSquashedInsts             587                       # Number of squashed instructions skipped by dispatch
system.cpu14.iew.iewDispLoadInsts             6283412                       # Number of dispatched load instructions
system.cpu14.iew.iewDispStoreInsts            2947071                       # Number of dispatched store instructions
system.cpu14.iew.iewDispNonSpecInsts              316                       # Number of dispatched non-speculative instructions
system.cpu14.iew.iewIQFullEvents                 5729                       # Number of times the IQ has become full, causing a stall
system.cpu14.iew.iewLSQFullEvents              260170                       # Number of times the LSQ has become full, causing a stall
system.cpu14.iew.memOrderViolationEvents          288                       # Number of memory order violations
system.cpu14.iew.predictedTakenIncorrect        13615                       # Number of branches that were predicted taken incorrectly
system.cpu14.iew.predictedNotTakenIncorrect          573                       # Number of branches that were predicted not taken incorrectly
system.cpu14.iew.branchMispredicts              14188                       # Number of branch mispredicts detected at execute
system.cpu14.iew.iewExecutedInsts            24791065                       # Number of executed instructions
system.cpu14.iew.iewExecLoadInsts             6346668                       # Number of load instructions executed
system.cpu14.iew.iewExecSquashedInsts           55802                       # Number of squashed instructions skipped in execute
system.cpu14.iew.exec_swp                           0                       # number of swp insts executed
system.cpu14.iew.exec_nop                      247588                       # number of nop insts executed
system.cpu14.iew.exec_refs                    9290930                       # number of memory reference insts executed
system.cpu14.iew.exec_branches                2078409                       # Number of branches executed
system.cpu14.iew.exec_stores                  2944262                       # Number of stores executed
system.cpu14.iew.exec_rate                   3.622454                       # Inst execution rate
system.cpu14.iew.wb_sent                     24670581                       # cumulative count of insts sent to commit
system.cpu14.iew.wb_count                    24662289                       # cumulative count of insts written-back
system.cpu14.iew.wb_producers                16271633                       # num instructions producing a value
system.cpu14.iew.wb_consumers                20410099                       # num instructions consuming a value
system.cpu14.iew.wb_rate                     3.603637                       # insts written-back per cycle
system.cpu14.iew.wb_fanout                   0.797234                       # average fanout of values written-back
system.cpu14.commit.commitSquashedInsts        311601                       # The number of squashed insts skipped by commit
system.cpu14.commit.commitNonSpecStalls           308                       # The number of times commit has been forced to stall to communicate backwards
system.cpu14.commit.branchMispredicts           14113                       # The number of times a branch was mispredicted
system.cpu14.commit.committed_per_cycle::samples      6708077                       # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::mean     3.690496                       # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::stdev     3.540336                       # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::0      2802296     41.77%     41.77% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::1       134966      2.01%     43.79% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::2       186477      2.78%     46.57% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::3       301003      4.49%     51.05% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::4       158284      2.36%     53.41% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::5       503099      7.50%     60.91% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::6       311073      4.64%     65.55% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::7       156902      2.34%     67.89% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::8      2153977     32.11%    100.00% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::total      6708077                       # Number of insts commited each cycle
system.cpu14.commit.committedInsts           24756128                       # Number of instructions committed
system.cpu14.commit.committedOps             24756128                       # Number of ops (including micro ops) committed
system.cpu14.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu14.commit.refs                      9152591                       # Number of memory references committed
system.cpu14.commit.loads                     6209434                       # Number of loads committed
system.cpu14.commit.membars                        14                       # Number of memory barriers committed
system.cpu14.commit.branches                  2036908                       # Number of branches committed
system.cpu14.commit.fp_insts                 15696261                       # Number of committed floating point instructions.
system.cpu14.commit.int_insts                18490842                       # Number of committed integer instructions.
system.cpu14.commit.function_calls              40161                       # Number of function calls committed.
system.cpu14.commit.op_class_0::No_OpClass       233760      0.94%      0.94% # Class of committed instruction
system.cpu14.commit.op_class_0::IntAlu        8591246     34.70%     35.65% # Class of committed instruction
system.cpu14.commit.op_class_0::IntMult         23028      0.09%     35.74% # Class of committed instruction
system.cpu14.commit.op_class_0::IntDiv              0      0.00%     35.74% # Class of committed instruction
system.cpu14.commit.op_class_0::FloatAdd      3840161     15.51%     51.25% # Class of committed instruction
system.cpu14.commit.op_class_0::FloatCmp            0      0.00%     51.25% # Class of committed instruction
system.cpu14.commit.op_class_0::FloatCvt            0      0.00%     51.25% # Class of committed instruction
system.cpu14.commit.op_class_0::FloatMult      2908160     11.75%     63.00% # Class of committed instruction
system.cpu14.commit.op_class_0::FloatDiv         7168      0.03%     63.03% # Class of committed instruction
system.cpu14.commit.op_class_0::FloatSqrt            0      0.00%     63.03% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdAdd             0      0.00%     63.03% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdAddAcc            0      0.00%     63.03% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdAlu             0      0.00%     63.03% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdCmp             0      0.00%     63.03% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdCvt             0      0.00%     63.03% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdMisc            0      0.00%     63.03% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdMult            0      0.00%     63.03% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdMultAcc            0      0.00%     63.03% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdShift            0      0.00%     63.03% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdShiftAcc            0      0.00%     63.03% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdSqrt            0      0.00%     63.03% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdFloatAdd            0      0.00%     63.03% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdFloatAlu            0      0.00%     63.03% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdFloatCmp            0      0.00%     63.03% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdFloatCvt            0      0.00%     63.03% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdFloatDiv            0      0.00%     63.03% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdFloatMisc            0      0.00%     63.03% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdFloatMult            0      0.00%     63.03% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdFloatMultAcc            0      0.00%     63.03% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdFloatSqrt            0      0.00%     63.03% # Class of committed instruction
system.cpu14.commit.op_class_0::MemRead       6209448     25.08%     88.11% # Class of committed instruction
system.cpu14.commit.op_class_0::MemWrite      2943157     11.89%    100.00% # Class of committed instruction
system.cpu14.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu14.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu14.commit.op_class_0::total        24756128                       # Class of committed instruction
system.cpu14.commit.bw_lim_events             2153977                       # number cycles where commit BW limit reached
system.cpu14.rob.rob_reads                   29619827                       # The number of ROB reads
system.cpu14.rob.rob_writes                  50183132                       # The number of ROB writes
system.cpu14.timesIdled                           190                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu14.idleCycles                          3993                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu14.quiesceCycles                   39149717                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu14.committedInsts                  24522372                       # Number of Instructions Simulated
system.cpu14.committedOps                    24522372                       # Number of Ops (including micro ops) Simulated
system.cpu14.cpi                             0.279081                       # CPI: Cycles Per Instruction
system.cpu14.cpi_total                       0.279081                       # CPI: Total CPI of All Threads
system.cpu14.ipc                             3.583193                       # IPC: Instructions Per Cycle
system.cpu14.ipc_total                       3.583193                       # IPC: Total IPC of All Threads
system.cpu14.int_regfile_reads               21583654                       # number of integer regfile reads
system.cpu14.int_regfile_writes               6163043                       # number of integer regfile writes
system.cpu14.fp_regfile_reads                14979395                       # number of floating regfile reads
system.cpu14.fp_regfile_writes               12066542                       # number of floating regfile writes
system.cpu14.misc_regfile_reads                   182                       # number of misc regfile reads
system.cpu14.misc_regfile_writes                   34                       # number of misc regfile writes
system.cpu14.dcache.tags.replacements          126606                       # number of replacements
system.cpu14.dcache.tags.tagsinuse          54.934624                       # Cycle average of tags in use
system.cpu14.dcache.tags.total_refs           8589966                       # Total number of references to valid blocks.
system.cpu14.dcache.tags.sampled_refs          126666                       # Sample count of references to valid blocks.
system.cpu14.dcache.tags.avg_refs           67.815878                       # Average number of references to valid blocks.
system.cpu14.dcache.tags.warmup_cycle     43782641667                       # Cycle when the warmup percentage was hit.
system.cpu14.dcache.tags.occ_blocks::cpu14.data    54.934624                       # Average occupied blocks per requestor
system.cpu14.dcache.tags.occ_percent::cpu14.data     0.858353                       # Average percentage of cache occupancy
system.cpu14.dcache.tags.occ_percent::total     0.858353                       # Average percentage of cache occupancy
system.cpu14.dcache.tags.occ_task_id_blocks::1024           60                       # Occupied blocks per task id
system.cpu14.dcache.tags.age_task_id_blocks_1024::1            2                       # Occupied blocks per task id
system.cpu14.dcache.tags.age_task_id_blocks_1024::2           58                       # Occupied blocks per task id
system.cpu14.dcache.tags.occ_task_id_percent::1024     0.937500                       # Percentage of cache occupancy per task id
system.cpu14.dcache.tags.tag_accesses        18427503                       # Number of tag accesses
system.cpu14.dcache.tags.data_accesses       18427503                       # Number of data accesses
system.cpu14.dcache.ReadReq_hits::cpu14.data      5650819                       # number of ReadReq hits
system.cpu14.dcache.ReadReq_hits::total       5650819                       # number of ReadReq hits
system.cpu14.dcache.WriteReq_hits::cpu14.data      2939062                       # number of WriteReq hits
system.cpu14.dcache.WriteReq_hits::total      2939062                       # number of WriteReq hits
system.cpu14.dcache.LoadLockedReq_hits::cpu14.data           16                       # number of LoadLockedReq hits
system.cpu14.dcache.LoadLockedReq_hits::total           16                       # number of LoadLockedReq hits
system.cpu14.dcache.StoreCondReq_hits::cpu14.data           13                       # number of StoreCondReq hits
system.cpu14.dcache.StoreCondReq_hits::total           13                       # number of StoreCondReq hits
system.cpu14.dcache.demand_hits::cpu14.data      8589881                       # number of demand (read+write) hits
system.cpu14.dcache.demand_hits::total        8589881                       # number of demand (read+write) hits
system.cpu14.dcache.overall_hits::cpu14.data      8589881                       # number of overall hits
system.cpu14.dcache.overall_hits::total       8589881                       # number of overall hits
system.cpu14.dcache.ReadReq_misses::cpu14.data       556353                       # number of ReadReq misses
system.cpu14.dcache.ReadReq_misses::total       556353                       # number of ReadReq misses
system.cpu14.dcache.WriteReq_misses::cpu14.data         4079                       # number of WriteReq misses
system.cpu14.dcache.WriteReq_misses::total         4079                       # number of WriteReq misses
system.cpu14.dcache.LoadLockedReq_misses::cpu14.data            3                       # number of LoadLockedReq misses
system.cpu14.dcache.LoadLockedReq_misses::total            3                       # number of LoadLockedReq misses
system.cpu14.dcache.StoreCondReq_misses::cpu14.data            3                       # number of StoreCondReq misses
system.cpu14.dcache.StoreCondReq_misses::total            3                       # number of StoreCondReq misses
system.cpu14.dcache.demand_misses::cpu14.data       560432                       # number of demand (read+write) misses
system.cpu14.dcache.demand_misses::total       560432                       # number of demand (read+write) misses
system.cpu14.dcache.overall_misses::cpu14.data       560432                       # number of overall misses
system.cpu14.dcache.overall_misses::total       560432                       # number of overall misses
system.cpu14.dcache.ReadReq_miss_latency::cpu14.data  47690772003                       # number of ReadReq miss cycles
system.cpu14.dcache.ReadReq_miss_latency::total  47690772003                       # number of ReadReq miss cycles
system.cpu14.dcache.WriteReq_miss_latency::cpu14.data    223430753                       # number of WriteReq miss cycles
system.cpu14.dcache.WriteReq_miss_latency::total    223430753                       # number of WriteReq miss cycles
system.cpu14.dcache.LoadLockedReq_miss_latency::cpu14.data        22059                       # number of LoadLockedReq miss cycles
system.cpu14.dcache.LoadLockedReq_miss_latency::total        22059                       # number of LoadLockedReq miss cycles
system.cpu14.dcache.StoreCondReq_miss_latency::cpu14.data        18576                       # number of StoreCondReq miss cycles
system.cpu14.dcache.StoreCondReq_miss_latency::total        18576                       # number of StoreCondReq miss cycles
system.cpu14.dcache.demand_miss_latency::cpu14.data  47914202756                       # number of demand (read+write) miss cycles
system.cpu14.dcache.demand_miss_latency::total  47914202756                       # number of demand (read+write) miss cycles
system.cpu14.dcache.overall_miss_latency::cpu14.data  47914202756                       # number of overall miss cycles
system.cpu14.dcache.overall_miss_latency::total  47914202756                       # number of overall miss cycles
system.cpu14.dcache.ReadReq_accesses::cpu14.data      6207172                       # number of ReadReq accesses(hits+misses)
system.cpu14.dcache.ReadReq_accesses::total      6207172                       # number of ReadReq accesses(hits+misses)
system.cpu14.dcache.WriteReq_accesses::cpu14.data      2943141                       # number of WriteReq accesses(hits+misses)
system.cpu14.dcache.WriteReq_accesses::total      2943141                       # number of WriteReq accesses(hits+misses)
system.cpu14.dcache.LoadLockedReq_accesses::cpu14.data           19                       # number of LoadLockedReq accesses(hits+misses)
system.cpu14.dcache.LoadLockedReq_accesses::total           19                       # number of LoadLockedReq accesses(hits+misses)
system.cpu14.dcache.StoreCondReq_accesses::cpu14.data           16                       # number of StoreCondReq accesses(hits+misses)
system.cpu14.dcache.StoreCondReq_accesses::total           16                       # number of StoreCondReq accesses(hits+misses)
system.cpu14.dcache.demand_accesses::cpu14.data      9150313                       # number of demand (read+write) accesses
system.cpu14.dcache.demand_accesses::total      9150313                       # number of demand (read+write) accesses
system.cpu14.dcache.overall_accesses::cpu14.data      9150313                       # number of overall (read+write) accesses
system.cpu14.dcache.overall_accesses::total      9150313                       # number of overall (read+write) accesses
system.cpu14.dcache.ReadReq_miss_rate::cpu14.data     0.089631                       # miss rate for ReadReq accesses
system.cpu14.dcache.ReadReq_miss_rate::total     0.089631                       # miss rate for ReadReq accesses
system.cpu14.dcache.WriteReq_miss_rate::cpu14.data     0.001386                       # miss rate for WriteReq accesses
system.cpu14.dcache.WriteReq_miss_rate::total     0.001386                       # miss rate for WriteReq accesses
system.cpu14.dcache.LoadLockedReq_miss_rate::cpu14.data     0.157895                       # miss rate for LoadLockedReq accesses
system.cpu14.dcache.LoadLockedReq_miss_rate::total     0.157895                       # miss rate for LoadLockedReq accesses
system.cpu14.dcache.StoreCondReq_miss_rate::cpu14.data     0.187500                       # miss rate for StoreCondReq accesses
system.cpu14.dcache.StoreCondReq_miss_rate::total     0.187500                       # miss rate for StoreCondReq accesses
system.cpu14.dcache.demand_miss_rate::cpu14.data     0.061247                       # miss rate for demand accesses
system.cpu14.dcache.demand_miss_rate::total     0.061247                       # miss rate for demand accesses
system.cpu14.dcache.overall_miss_rate::cpu14.data     0.061247                       # miss rate for overall accesses
system.cpu14.dcache.overall_miss_rate::total     0.061247                       # miss rate for overall accesses
system.cpu14.dcache.ReadReq_avg_miss_latency::cpu14.data 85720.346620                       # average ReadReq miss latency
system.cpu14.dcache.ReadReq_avg_miss_latency::total 85720.346620                       # average ReadReq miss latency
system.cpu14.dcache.WriteReq_avg_miss_latency::cpu14.data 54775.864918                       # average WriteReq miss latency
system.cpu14.dcache.WriteReq_avg_miss_latency::total 54775.864918                       # average WriteReq miss latency
system.cpu14.dcache.LoadLockedReq_avg_miss_latency::cpu14.data         7353                       # average LoadLockedReq miss latency
system.cpu14.dcache.LoadLockedReq_avg_miss_latency::total         7353                       # average LoadLockedReq miss latency
system.cpu14.dcache.StoreCondReq_avg_miss_latency::cpu14.data         6192                       # average StoreCondReq miss latency
system.cpu14.dcache.StoreCondReq_avg_miss_latency::total         6192                       # average StoreCondReq miss latency
system.cpu14.dcache.demand_avg_miss_latency::cpu14.data 85495.122969                       # average overall miss latency
system.cpu14.dcache.demand_avg_miss_latency::total 85495.122969                       # average overall miss latency
system.cpu14.dcache.overall_avg_miss_latency::cpu14.data 85495.122969                       # average overall miss latency
system.cpu14.dcache.overall_avg_miss_latency::total 85495.122969                       # average overall miss latency
system.cpu14.dcache.blocked_cycles::no_mshrs       237878                       # number of cycles access was blocked
system.cpu14.dcache.blocked_cycles::no_targets          111                       # number of cycles access was blocked
system.cpu14.dcache.blocked::no_mshrs            7985                       # number of cycles access was blocked
system.cpu14.dcache.blocked::no_targets             1                       # number of cycles access was blocked
system.cpu14.dcache.avg_blocked_cycles::no_mshrs    29.790607                       # average number of cycles each access was blocked
system.cpu14.dcache.avg_blocked_cycles::no_targets          111                       # average number of cycles each access was blocked
system.cpu14.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu14.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu14.dcache.writebacks::writebacks        64621                       # number of writebacks
system.cpu14.dcache.writebacks::total           64621                       # number of writebacks
system.cpu14.dcache.ReadReq_mshr_hits::cpu14.data       430465                       # number of ReadReq MSHR hits
system.cpu14.dcache.ReadReq_mshr_hits::total       430465                       # number of ReadReq MSHR hits
system.cpu14.dcache.WriteReq_mshr_hits::cpu14.data         3092                       # number of WriteReq MSHR hits
system.cpu14.dcache.WriteReq_mshr_hits::total         3092                       # number of WriteReq MSHR hits
system.cpu14.dcache.demand_mshr_hits::cpu14.data       433557                       # number of demand (read+write) MSHR hits
system.cpu14.dcache.demand_mshr_hits::total       433557                       # number of demand (read+write) MSHR hits
system.cpu14.dcache.overall_mshr_hits::cpu14.data       433557                       # number of overall MSHR hits
system.cpu14.dcache.overall_mshr_hits::total       433557                       # number of overall MSHR hits
system.cpu14.dcache.ReadReq_mshr_misses::cpu14.data       125888                       # number of ReadReq MSHR misses
system.cpu14.dcache.ReadReq_mshr_misses::total       125888                       # number of ReadReq MSHR misses
system.cpu14.dcache.WriteReq_mshr_misses::cpu14.data          987                       # number of WriteReq MSHR misses
system.cpu14.dcache.WriteReq_mshr_misses::total          987                       # number of WriteReq MSHR misses
system.cpu14.dcache.LoadLockedReq_mshr_misses::cpu14.data            3                       # number of LoadLockedReq MSHR misses
system.cpu14.dcache.LoadLockedReq_mshr_misses::total            3                       # number of LoadLockedReq MSHR misses
system.cpu14.dcache.StoreCondReq_mshr_misses::cpu14.data            3                       # number of StoreCondReq MSHR misses
system.cpu14.dcache.StoreCondReq_mshr_misses::total            3                       # number of StoreCondReq MSHR misses
system.cpu14.dcache.demand_mshr_misses::cpu14.data       126875                       # number of demand (read+write) MSHR misses
system.cpu14.dcache.demand_mshr_misses::total       126875                       # number of demand (read+write) MSHR misses
system.cpu14.dcache.overall_mshr_misses::cpu14.data       126875                       # number of overall MSHR misses
system.cpu14.dcache.overall_mshr_misses::total       126875                       # number of overall MSHR misses
system.cpu14.dcache.ReadReq_mshr_miss_latency::cpu14.data   7621600446                       # number of ReadReq MSHR miss cycles
system.cpu14.dcache.ReadReq_mshr_miss_latency::total   7621600446                       # number of ReadReq MSHR miss cycles
system.cpu14.dcache.WriteReq_mshr_miss_latency::cpu14.data     60396701                       # number of WriteReq MSHR miss cycles
system.cpu14.dcache.WriteReq_mshr_miss_latency::total     60396701                       # number of WriteReq MSHR miss cycles
system.cpu14.dcache.LoadLockedReq_mshr_miss_latency::cpu14.data        18576                       # number of LoadLockedReq MSHR miss cycles
system.cpu14.dcache.LoadLockedReq_mshr_miss_latency::total        18576                       # number of LoadLockedReq MSHR miss cycles
system.cpu14.dcache.StoreCondReq_mshr_miss_latency::cpu14.data        15093                       # number of StoreCondReq MSHR miss cycles
system.cpu14.dcache.StoreCondReq_mshr_miss_latency::total        15093                       # number of StoreCondReq MSHR miss cycles
system.cpu14.dcache.demand_mshr_miss_latency::cpu14.data   7681997147                       # number of demand (read+write) MSHR miss cycles
system.cpu14.dcache.demand_mshr_miss_latency::total   7681997147                       # number of demand (read+write) MSHR miss cycles
system.cpu14.dcache.overall_mshr_miss_latency::cpu14.data   7681997147                       # number of overall MSHR miss cycles
system.cpu14.dcache.overall_mshr_miss_latency::total   7681997147                       # number of overall MSHR miss cycles
system.cpu14.dcache.ReadReq_mshr_miss_rate::cpu14.data     0.020281                       # mshr miss rate for ReadReq accesses
system.cpu14.dcache.ReadReq_mshr_miss_rate::total     0.020281                       # mshr miss rate for ReadReq accesses
system.cpu14.dcache.WriteReq_mshr_miss_rate::cpu14.data     0.000335                       # mshr miss rate for WriteReq accesses
system.cpu14.dcache.WriteReq_mshr_miss_rate::total     0.000335                       # mshr miss rate for WriteReq accesses
system.cpu14.dcache.LoadLockedReq_mshr_miss_rate::cpu14.data     0.157895                       # mshr miss rate for LoadLockedReq accesses
system.cpu14.dcache.LoadLockedReq_mshr_miss_rate::total     0.157895                       # mshr miss rate for LoadLockedReq accesses
system.cpu14.dcache.StoreCondReq_mshr_miss_rate::cpu14.data     0.187500                       # mshr miss rate for StoreCondReq accesses
system.cpu14.dcache.StoreCondReq_mshr_miss_rate::total     0.187500                       # mshr miss rate for StoreCondReq accesses
system.cpu14.dcache.demand_mshr_miss_rate::cpu14.data     0.013866                       # mshr miss rate for demand accesses
system.cpu14.dcache.demand_mshr_miss_rate::total     0.013866                       # mshr miss rate for demand accesses
system.cpu14.dcache.overall_mshr_miss_rate::cpu14.data     0.013866                       # mshr miss rate for overall accesses
system.cpu14.dcache.overall_mshr_miss_rate::total     0.013866                       # mshr miss rate for overall accesses
system.cpu14.dcache.ReadReq_avg_mshr_miss_latency::cpu14.data 60542.708169                       # average ReadReq mshr miss latency
system.cpu14.dcache.ReadReq_avg_mshr_miss_latency::total 60542.708169                       # average ReadReq mshr miss latency
system.cpu14.dcache.WriteReq_avg_mshr_miss_latency::cpu14.data 61192.199595                       # average WriteReq mshr miss latency
system.cpu14.dcache.WriteReq_avg_mshr_miss_latency::total 61192.199595                       # average WriteReq mshr miss latency
system.cpu14.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu14.data         6192                       # average LoadLockedReq mshr miss latency
system.cpu14.dcache.LoadLockedReq_avg_mshr_miss_latency::total         6192                       # average LoadLockedReq mshr miss latency
system.cpu14.dcache.StoreCondReq_avg_mshr_miss_latency::cpu14.data         5031                       # average StoreCondReq mshr miss latency
system.cpu14.dcache.StoreCondReq_avg_mshr_miss_latency::total         5031                       # average StoreCondReq mshr miss latency
system.cpu14.dcache.demand_avg_mshr_miss_latency::cpu14.data 60547.760765                       # average overall mshr miss latency
system.cpu14.dcache.demand_avg_mshr_miss_latency::total 60547.760765                       # average overall mshr miss latency
system.cpu14.dcache.overall_avg_mshr_miss_latency::cpu14.data 60547.760765                       # average overall mshr miss latency
system.cpu14.dcache.overall_avg_mshr_miss_latency::total 60547.760765                       # average overall mshr miss latency
system.cpu14.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu14.icache.tags.replacements              50                       # number of replacements
system.cpu14.icache.tags.tagsinuse         309.118244                       # Cycle average of tags in use
system.cpu14.icache.tags.total_refs           2316766                       # Total number of references to valid blocks.
system.cpu14.icache.tags.sampled_refs             397                       # Sample count of references to valid blocks.
system.cpu14.icache.tags.avg_refs         5835.682620                       # Average number of references to valid blocks.
system.cpu14.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu14.icache.tags.occ_blocks::cpu14.inst   309.118244                       # Average occupied blocks per requestor
system.cpu14.icache.tags.occ_percent::cpu14.inst     0.603747                       # Average percentage of cache occupancy
system.cpu14.icache.tags.occ_percent::total     0.603747                       # Average percentage of cache occupancy
system.cpu14.icache.tags.occ_task_id_blocks::1024          347                       # Occupied blocks per task id
system.cpu14.icache.tags.age_task_id_blocks_1024::1            2                       # Occupied blocks per task id
system.cpu14.icache.tags.age_task_id_blocks_1024::2            3                       # Occupied blocks per task id
system.cpu14.icache.tags.age_task_id_blocks_1024::3           56                       # Occupied blocks per task id
system.cpu14.icache.tags.age_task_id_blocks_1024::4          286                       # Occupied blocks per task id
system.cpu14.icache.tags.occ_task_id_percent::1024     0.677734                       # Percentage of cache occupancy per task id
system.cpu14.icache.tags.tag_accesses         4634821                       # Number of tag accesses
system.cpu14.icache.tags.data_accesses        4634821                       # Number of data accesses
system.cpu14.icache.ReadReq_hits::cpu14.inst      2316766                       # number of ReadReq hits
system.cpu14.icache.ReadReq_hits::total       2316766                       # number of ReadReq hits
system.cpu14.icache.demand_hits::cpu14.inst      2316766                       # number of demand (read+write) hits
system.cpu14.icache.demand_hits::total        2316766                       # number of demand (read+write) hits
system.cpu14.icache.overall_hits::cpu14.inst      2316766                       # number of overall hits
system.cpu14.icache.overall_hits::total       2316766                       # number of overall hits
system.cpu14.icache.ReadReq_misses::cpu14.inst          446                       # number of ReadReq misses
system.cpu14.icache.ReadReq_misses::total          446                       # number of ReadReq misses
system.cpu14.icache.demand_misses::cpu14.inst          446                       # number of demand (read+write) misses
system.cpu14.icache.demand_misses::total          446                       # number of demand (read+write) misses
system.cpu14.icache.overall_misses::cpu14.inst          446                       # number of overall misses
system.cpu14.icache.overall_misses::total          446                       # number of overall misses
system.cpu14.icache.ReadReq_miss_latency::cpu14.inst     14776047                       # number of ReadReq miss cycles
system.cpu14.icache.ReadReq_miss_latency::total     14776047                       # number of ReadReq miss cycles
system.cpu14.icache.demand_miss_latency::cpu14.inst     14776047                       # number of demand (read+write) miss cycles
system.cpu14.icache.demand_miss_latency::total     14776047                       # number of demand (read+write) miss cycles
system.cpu14.icache.overall_miss_latency::cpu14.inst     14776047                       # number of overall miss cycles
system.cpu14.icache.overall_miss_latency::total     14776047                       # number of overall miss cycles
system.cpu14.icache.ReadReq_accesses::cpu14.inst      2317212                       # number of ReadReq accesses(hits+misses)
system.cpu14.icache.ReadReq_accesses::total      2317212                       # number of ReadReq accesses(hits+misses)
system.cpu14.icache.demand_accesses::cpu14.inst      2317212                       # number of demand (read+write) accesses
system.cpu14.icache.demand_accesses::total      2317212                       # number of demand (read+write) accesses
system.cpu14.icache.overall_accesses::cpu14.inst      2317212                       # number of overall (read+write) accesses
system.cpu14.icache.overall_accesses::total      2317212                       # number of overall (read+write) accesses
system.cpu14.icache.ReadReq_miss_rate::cpu14.inst     0.000192                       # miss rate for ReadReq accesses
system.cpu14.icache.ReadReq_miss_rate::total     0.000192                       # miss rate for ReadReq accesses
system.cpu14.icache.demand_miss_rate::cpu14.inst     0.000192                       # miss rate for demand accesses
system.cpu14.icache.demand_miss_rate::total     0.000192                       # miss rate for demand accesses
system.cpu14.icache.overall_miss_rate::cpu14.inst     0.000192                       # miss rate for overall accesses
system.cpu14.icache.overall_miss_rate::total     0.000192                       # miss rate for overall accesses
system.cpu14.icache.ReadReq_avg_miss_latency::cpu14.inst 33130.150224                       # average ReadReq miss latency
system.cpu14.icache.ReadReq_avg_miss_latency::total 33130.150224                       # average ReadReq miss latency
system.cpu14.icache.demand_avg_miss_latency::cpu14.inst 33130.150224                       # average overall miss latency
system.cpu14.icache.demand_avg_miss_latency::total 33130.150224                       # average overall miss latency
system.cpu14.icache.overall_avg_miss_latency::cpu14.inst 33130.150224                       # average overall miss latency
system.cpu14.icache.overall_avg_miss_latency::total 33130.150224                       # average overall miss latency
system.cpu14.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu14.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu14.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu14.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu14.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu14.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu14.icache.fast_writes                     0                       # number of fast writes performed
system.cpu14.icache.cache_copies                    0                       # number of cache copies performed
system.cpu14.icache.writebacks::writebacks           50                       # number of writebacks
system.cpu14.icache.writebacks::total              50                       # number of writebacks
system.cpu14.icache.ReadReq_mshr_hits::cpu14.inst           49                       # number of ReadReq MSHR hits
system.cpu14.icache.ReadReq_mshr_hits::total           49                       # number of ReadReq MSHR hits
system.cpu14.icache.demand_mshr_hits::cpu14.inst           49                       # number of demand (read+write) MSHR hits
system.cpu14.icache.demand_mshr_hits::total           49                       # number of demand (read+write) MSHR hits
system.cpu14.icache.overall_mshr_hits::cpu14.inst           49                       # number of overall MSHR hits
system.cpu14.icache.overall_mshr_hits::total           49                       # number of overall MSHR hits
system.cpu14.icache.ReadReq_mshr_misses::cpu14.inst          397                       # number of ReadReq MSHR misses
system.cpu14.icache.ReadReq_mshr_misses::total          397                       # number of ReadReq MSHR misses
system.cpu14.icache.demand_mshr_misses::cpu14.inst          397                       # number of demand (read+write) MSHR misses
system.cpu14.icache.demand_mshr_misses::total          397                       # number of demand (read+write) MSHR misses
system.cpu14.icache.overall_mshr_misses::cpu14.inst          397                       # number of overall MSHR misses
system.cpu14.icache.overall_mshr_misses::total          397                       # number of overall MSHR misses
system.cpu14.icache.ReadReq_mshr_miss_latency::cpu14.inst     11185074                       # number of ReadReq MSHR miss cycles
system.cpu14.icache.ReadReq_mshr_miss_latency::total     11185074                       # number of ReadReq MSHR miss cycles
system.cpu14.icache.demand_mshr_miss_latency::cpu14.inst     11185074                       # number of demand (read+write) MSHR miss cycles
system.cpu14.icache.demand_mshr_miss_latency::total     11185074                       # number of demand (read+write) MSHR miss cycles
system.cpu14.icache.overall_mshr_miss_latency::cpu14.inst     11185074                       # number of overall MSHR miss cycles
system.cpu14.icache.overall_mshr_miss_latency::total     11185074                       # number of overall MSHR miss cycles
system.cpu14.icache.ReadReq_mshr_miss_rate::cpu14.inst     0.000171                       # mshr miss rate for ReadReq accesses
system.cpu14.icache.ReadReq_mshr_miss_rate::total     0.000171                       # mshr miss rate for ReadReq accesses
system.cpu14.icache.demand_mshr_miss_rate::cpu14.inst     0.000171                       # mshr miss rate for demand accesses
system.cpu14.icache.demand_mshr_miss_rate::total     0.000171                       # mshr miss rate for demand accesses
system.cpu14.icache.overall_mshr_miss_rate::cpu14.inst     0.000171                       # mshr miss rate for overall accesses
system.cpu14.icache.overall_mshr_miss_rate::total     0.000171                       # mshr miss rate for overall accesses
system.cpu14.icache.ReadReq_avg_mshr_miss_latency::cpu14.inst 28173.989924                       # average ReadReq mshr miss latency
system.cpu14.icache.ReadReq_avg_mshr_miss_latency::total 28173.989924                       # average ReadReq mshr miss latency
system.cpu14.icache.demand_avg_mshr_miss_latency::cpu14.inst 28173.989924                       # average overall mshr miss latency
system.cpu14.icache.demand_avg_mshr_miss_latency::total 28173.989924                       # average overall mshr miss latency
system.cpu14.icache.overall_avg_mshr_miss_latency::cpu14.inst 28173.989924                       # average overall mshr miss latency
system.cpu14.icache.overall_avg_mshr_miss_latency::total 28173.989924                       # average overall mshr miss latency
system.cpu14.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu15.branchPred.lookups               2213968                       # Number of BP lookups
system.cpu15.branchPred.condPredicted         2128163                       # Number of conditional branches predicted
system.cpu15.branchPred.condIncorrect           14934                       # Number of conditional branches incorrect
system.cpu15.branchPred.BTBLookups            1314194                       # Number of BTB lookups
system.cpu15.branchPred.BTBHits               1091057                       # Number of BTB hits
system.cpu15.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu15.branchPred.BTBHitPct           83.021000                       # BTB Hit Percentage
system.cpu15.branchPred.usedRAS                 41873                       # Number of times the RAS was used to get a target.
system.cpu15.branchPred.RASInCorrect                4                       # Number of incorrect RAS predictions.
system.cpu15.branchPred.indirectLookups            59                       # Number of indirect predictor lookups.
system.cpu15.branchPred.indirectHits                0                       # Number of indirect target hits.
system.cpu15.branchPred.indirectMisses             59                       # Number of indirect misses.
system.cpu15.branchPredindirectMispredicted           14                       # Number of mispredicted indirect branches.
system.cpu15.dtb.fetch_hits                         0                       # ITB hits
system.cpu15.dtb.fetch_misses                       0                       # ITB misses
system.cpu15.dtb.fetch_acv                          0                       # ITB acv
system.cpu15.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu15.dtb.read_hits                    6646119                       # DTB read hits
system.cpu15.dtb.read_misses                     3322                       # DTB read misses
system.cpu15.dtb.read_acv                           0                       # DTB read access violations
system.cpu15.dtb.read_accesses                6649441                       # DTB read accesses
system.cpu15.dtb.write_hits                   3091821                       # DTB write hits
system.cpu15.dtb.write_misses                      14                       # DTB write misses
system.cpu15.dtb.write_acv                          0                       # DTB write access violations
system.cpu15.dtb.write_accesses               3091835                       # DTB write accesses
system.cpu15.dtb.data_hits                    9737940                       # DTB hits
system.cpu15.dtb.data_misses                     3336                       # DTB misses
system.cpu15.dtb.data_acv                           0                       # DTB access violations
system.cpu15.dtb.data_accesses                9741276                       # DTB accesses
system.cpu15.itb.fetch_hits                   2422007                       # ITB hits
system.cpu15.itb.fetch_misses                      69                       # ITB misses
system.cpu15.itb.fetch_acv                          0                       # ITB acv
system.cpu15.itb.fetch_accesses               2422076                       # ITB accesses
system.cpu15.itb.read_hits                          0                       # DTB read hits
system.cpu15.itb.read_misses                        0                       # DTB read misses
system.cpu15.itb.read_acv                           0                       # DTB read access violations
system.cpu15.itb.read_accesses                      0                       # DTB read accesses
system.cpu15.itb.write_hits                         0                       # DTB write hits
system.cpu15.itb.write_misses                       0                       # DTB write misses
system.cpu15.itb.write_acv                          0                       # DTB write access violations
system.cpu15.itb.write_accesses                     0                       # DTB write accesses
system.cpu15.itb.data_hits                          0                       # DTB hits
system.cpu15.itb.data_misses                        0                       # DTB misses
system.cpu15.itb.data_acv                           0                       # DTB access violations
system.cpu15.itb.data_accesses                      0                       # DTB accesses
system.cpu15.numCycles                        7135386                       # number of cpu cycles simulated
system.cpu15.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu15.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu15.fetch.icacheStallCycles            17520                       # Number of cycles fetch is stalled on an Icache miss
system.cpu15.fetch.Insts                     26782340                       # Number of instructions fetch has processed
system.cpu15.fetch.Branches                   2213968                       # Number of branches that fetch encountered
system.cpu15.fetch.predictedBranches          1132930                       # Number of branches that fetch has predicted taken
system.cpu15.fetch.Cycles                     7013397                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu15.fetch.SquashCycles                 30667                       # Number of cycles fetch has spent squashing
system.cpu15.fetch.MiscStallCycles                 33                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu15.fetch.NoActiveThreadStallCycles        83284                       # Number of stall cycles due to no active thread to fetch from
system.cpu15.fetch.PendingTrapStallCycles         1772                       # Number of stall cycles due to pending traps
system.cpu15.fetch.CacheLines                 2422007                       # Number of cache lines fetched
system.cpu15.fetch.IcacheSquashes                 212                       # Number of outstanding Icache misses that were squashed
system.cpu15.fetch.rateDist::samples          7131339                       # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::mean            3.755584                       # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::stdev           3.479008                       # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::0                2620669     36.75%     36.75% # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::1                 232381      3.26%     40.01% # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::2                 459467      6.44%     46.45% # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::3                 308164      4.32%     50.77% # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::4                 633555      8.88%     59.66% # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::5                  47390      0.66%     60.32% # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::6                  82790      1.16%     61.48% # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::7                 536761      7.53%     69.01% # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::8                2210162     30.99%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::total            7131339                       # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.branchRate                0.310280                       # Number of branch fetches per cycle
system.cpu15.fetch.rate                      3.753454                       # Number of inst fetches per cycle
system.cpu15.decode.IdleCycles                 189433                       # Number of cycles decode is idle
system.cpu15.decode.BlockedCycles             2825462                       # Number of cycles decode is blocked
system.cpu15.decode.RunCycles                 3677033                       # Number of cycles decode is running
system.cpu15.decode.UnblockCycles              341004                       # Number of cycles decode is unblocking
system.cpu15.decode.SquashCycles                15123                       # Number of cycles decode is squashing
system.cpu15.decode.BranchResolved              43316                       # Number of times decode resolved a branch
system.cpu15.decode.BranchMispred                 219                       # Number of times decode detected a branch misprediction
system.cpu15.decode.DecodedInsts             26582261                       # Number of instructions handled by decode
system.cpu15.decode.SquashedInsts                 890                       # Number of squashed instructions handled by decode
system.cpu15.rename.SquashCycles                15123                       # Number of cycles rename is squashing
system.cpu15.rename.IdleCycles                 353294                       # Number of cycles rename is idle
system.cpu15.rename.BlockCycles                598508                       # Number of cycles rename is blocking
system.cpu15.rename.serializeStallCycles        11872                       # count of cycles rename stalled for serializing inst
system.cpu15.rename.RunCycles                 3849534                       # Number of cycles rename is running
system.cpu15.rename.UnblockCycles             2219724                       # Number of cycles rename is unblocking
system.cpu15.rename.RenamedInsts             26479736                       # Number of instructions processed by rename
system.cpu15.rename.ROBFullEvents                4509                       # Number of times rename has blocked due to ROB full
system.cpu15.rename.IQFullEvents               374507                       # Number of times rename has blocked due to IQ full
system.cpu15.rename.LQFullEvents              1947969                       # Number of times rename has blocked due to LQ full
system.cpu15.rename.SQFullEvents                 2798                       # Number of times rename has blocked due to SQ full
system.cpu15.rename.RenamedOperands          19411067                       # Number of destination operands rename has renamed
system.cpu15.rename.RenameLookups            38708913                       # Number of register rename lookups that rename has made
system.cpu15.rename.int_rename_lookups       22750252                       # Number of integer rename lookups
system.cpu15.rename.fp_rename_lookups        15958657                       # Number of floating rename lookups
system.cpu15.rename.CommittedMaps            18999917                       # Number of HB maps that are committed
system.cpu15.rename.UndoneMaps                 411150                       # Number of HB maps that are undone due to squashing
system.cpu15.rename.serializingInsts              337                       # count of serializing insts renamed
system.cpu15.rename.tempSerializingInsts          324                       # count of temporary serializing insts renamed
system.cpu15.rename.skidInsts                 1900688                       # count of insts added to the skid buffer
system.cpu15.memDep0.insertedLoads            6590853                       # Number of loads inserted to the mem dependence unit.
system.cpu15.memDep0.insertedStores           3094690                       # Number of stores inserted to the mem dependence unit.
system.cpu15.memDep0.conflictingLoads           46600                       # Number of conflicting loads.
system.cpu15.memDep0.conflictingStores          30688                       # Number of conflicting stores.
system.cpu15.iq.iqInstsAdded                 26018557                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu15.iq.iqNonSpecInstsAdded               339                       # Number of non-speculative instructions added to the IQ
system.cpu15.iq.iqInstsIssued                26038735                       # Number of instructions issued
system.cpu15.iq.iqSquashedInstsIssued           14720                       # Number of squashed instructions issued
system.cpu15.iq.iqSquashedInstsExamined        311330                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu15.iq.iqSquashedOperandsExamined       175093                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu15.iq.iqSquashedNonSpecRemoved           33                       # Number of squashed non-spec instructions that were removed
system.cpu15.iq.issued_per_cycle::samples      7131339                       # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::mean       3.651311                       # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::stdev      3.060501                       # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::0           2272047     31.86%     31.86% # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::1            219755      3.08%     34.94% # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::2            369904      5.19%     40.13% # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::3            497457      6.98%     47.10% # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::4            578406      8.11%     55.22% # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::5            809688     11.35%     66.57% # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::6            668362      9.37%     75.94% # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::7            511195      7.17%     83.11% # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::8           1204525     16.89%    100.00% # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::total       7131339                       # Number of insts issued each cycle
system.cpu15.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu15.iq.fu_full::IntAlu                 21869      1.69%      1.69% # attempts to use FU when none available
system.cpu15.iq.fu_full::IntMult                    0      0.00%      1.69% # attempts to use FU when none available
system.cpu15.iq.fu_full::IntDiv                     0      0.00%      1.69% # attempts to use FU when none available
system.cpu15.iq.fu_full::FloatAdd               31987      2.48%      4.17% # attempts to use FU when none available
system.cpu15.iq.fu_full::FloatCmp                   0      0.00%      4.17% # attempts to use FU when none available
system.cpu15.iq.fu_full::FloatCvt                   0      0.00%      4.17% # attempts to use FU when none available
system.cpu15.iq.fu_full::FloatMult             627200     48.56%     52.73% # attempts to use FU when none available
system.cpu15.iq.fu_full::FloatDiv                6184      0.48%     53.21% # attempts to use FU when none available
system.cpu15.iq.fu_full::FloatSqrt                  0      0.00%     53.21% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdAdd                    0      0.00%     53.21% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdAddAcc                 0      0.00%     53.21% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdAlu                    0      0.00%     53.21% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdCmp                    0      0.00%     53.21% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdCvt                    0      0.00%     53.21% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdMisc                   0      0.00%     53.21% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdMult                   0      0.00%     53.21% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdMultAcc                0      0.00%     53.21% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdShift                  0      0.00%     53.21% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdShiftAcc               0      0.00%     53.21% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdSqrt                   0      0.00%     53.21% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdFloatAdd               0      0.00%     53.21% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdFloatAlu               0      0.00%     53.21% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdFloatCmp               0      0.00%     53.21% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdFloatCvt               0      0.00%     53.21% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdFloatDiv               0      0.00%     53.21% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdFloatMisc              0      0.00%     53.21% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdFloatMult              0      0.00%     53.21% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdFloatMultAcc            0      0.00%     53.21% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdFloatSqrt              0      0.00%     53.21% # attempts to use FU when none available
system.cpu15.iq.fu_full::MemRead               601476     46.57%     99.78% # attempts to use FU when none available
system.cpu15.iq.fu_full::MemWrite                2840      0.22%    100.00% # attempts to use FU when none available
system.cpu15.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu15.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu15.iq.FU_type_0::No_OpClass               4      0.00%      0.00% # Type of FU issued
system.cpu15.iq.FU_type_0::IntAlu             9142566     35.11%     35.11% # Type of FU issued
system.cpu15.iq.FU_type_0::IntMult              23907      0.09%     35.20% # Type of FU issued
system.cpu15.iq.FU_type_0::IntDiv                   0      0.00%     35.20% # Type of FU issued
system.cpu15.iq.FU_type_0::FloatAdd           4039030     15.51%     50.71% # Type of FU issued
system.cpu15.iq.FU_type_0::FloatCmp                 0      0.00%     50.71% # Type of FU issued
system.cpu15.iq.FU_type_0::FloatCvt                 0      0.00%     50.71% # Type of FU issued
system.cpu15.iq.FU_type_0::FloatMult          3055794     11.74%     62.45% # Type of FU issued
system.cpu15.iq.FU_type_0::FloatDiv              7420      0.03%     62.48% # Type of FU issued
system.cpu15.iq.FU_type_0::FloatSqrt                0      0.00%     62.48% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdAdd                  0      0.00%     62.48% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdAddAcc               0      0.00%     62.48% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdAlu                  0      0.00%     62.48% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdCmp                  0      0.00%     62.48% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdCvt                  0      0.00%     62.48% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdMisc                 0      0.00%     62.48% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdMult                 0      0.00%     62.48% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdMultAcc              0      0.00%     62.48% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdShift                0      0.00%     62.48% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdShiftAcc             0      0.00%     62.48% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdSqrt                 0      0.00%     62.48% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdFloatAdd             0      0.00%     62.48% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdFloatAlu             0      0.00%     62.48% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdFloatCmp             0      0.00%     62.48% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdFloatCvt             0      0.00%     62.48% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdFloatDiv             0      0.00%     62.48% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdFloatMisc            0      0.00%     62.48% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdFloatMult            0      0.00%     62.48% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     62.48% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdFloatSqrt            0      0.00%     62.48% # Type of FU issued
system.cpu15.iq.FU_type_0::MemRead            6678015     25.65%     88.13% # Type of FU issued
system.cpu15.iq.FU_type_0::MemWrite           3091999     11.87%    100.00% # Type of FU issued
system.cpu15.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu15.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu15.iq.FU_type_0::total             26038735                       # Type of FU issued
system.cpu15.iq.rate                         3.649240                       # Inst issue rate
system.cpu15.iq.fu_busy_cnt                   1291556                       # FU busy when requested
system.cpu15.iq.fu_busy_rate                 0.049601                       # FU busy rate (busy events/executed inst)
system.cpu15.iq.int_inst_queue_reads         25971729                       # Number of integer instruction queue reads
system.cpu15.iq.int_inst_queue_writes         9632641                       # Number of integer instruction queue writes
system.cpu15.iq.int_inst_queue_wakeup_accesses      9357462                       # Number of integer instruction queue wakeup accesses
system.cpu15.iq.fp_inst_queue_reads          34543356                       # Number of floating instruction queue reads
system.cpu15.iq.fp_inst_queue_writes         16697905                       # Number of floating instruction queue writes
system.cpu15.iq.fp_inst_queue_wakeup_accesses     16496003                       # Number of floating instruction queue wakeup accesses
system.cpu15.iq.int_alu_accesses              9433198                       # Number of integer alu accesses
system.cpu15.iq.fp_alu_accesses              17897089                       # Number of floating point alu accesses
system.cpu15.iew.lsq.thread0.forwLoads          28951                       # Number of loads that had data forwarded from stores
system.cpu15.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu15.iew.lsq.thread0.squashedLoads        77007                       # Number of loads squashed
system.cpu15.iew.lsq.thread0.ignoredResponses            5                       # Number of memory responses ignored because the instruction is squashed
system.cpu15.iew.lsq.thread0.memOrderViolation          323                       # Number of memory ordering violations
system.cpu15.iew.lsq.thread0.squashedStores         3971                       # Number of stores squashed
system.cpu15.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu15.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu15.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu15.iew.lsq.thread0.cacheBlocked       111246                       # Number of times an access to memory failed due to the cache being blocked
system.cpu15.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu15.iew.iewSquashCycles                15123                       # Number of cycles IEW is squashing
system.cpu15.iew.iewBlockCycles                245790                       # Number of cycles IEW is blocking
system.cpu15.iew.iewUnblockCycles              275679                       # Number of cycles IEW is unblocking
system.cpu15.iew.iewDispatchedInsts          26276418                       # Number of instructions dispatched to IQ
system.cpu15.iew.iewDispSquashedInsts             628                       # Number of squashed instructions skipped by dispatch
system.cpu15.iew.iewDispLoadInsts             6590853                       # Number of dispatched load instructions
system.cpu15.iew.iewDispStoreInsts            3094690                       # Number of dispatched store instructions
system.cpu15.iew.iewDispNonSpecInsts              321                       # Number of dispatched non-speculative instructions
system.cpu15.iew.iewIQFullEvents                 5609                       # Number of times the IQ has become full, causing a stall
system.cpu15.iew.iewLSQFullEvents              266941                       # Number of times the LSQ has become full, causing a stall
system.cpu15.iew.memOrderViolationEvents          323                       # Number of memory order violations
system.cpu15.iew.predictedTakenIncorrect        14220                       # Number of branches that were predicted taken incorrectly
system.cpu15.iew.predictedNotTakenIncorrect          572                       # Number of branches that were predicted not taken incorrectly
system.cpu15.iew.branchMispredicts              14792                       # Number of branch mispredicts detected at execute
system.cpu15.iew.iewExecutedInsts            25980335                       # Number of executed instructions
system.cpu15.iew.iewExecLoadInsts             6649441                       # Number of load instructions executed
system.cpu15.iew.iewExecSquashedInsts           58400                       # Number of squashed instructions skipped in execute
system.cpu15.iew.exec_swp                           0                       # number of swp insts executed
system.cpu15.iew.exec_nop                      257522                       # number of nop insts executed
system.cpu15.iew.exec_refs                    9741276                       # number of memory reference insts executed
system.cpu15.iew.exec_branches                2173865                       # Number of branches executed
system.cpu15.iew.exec_stores                  3091835                       # Number of stores executed
system.cpu15.iew.exec_rate                   3.641055                       # Inst execution rate
system.cpu15.iew.wb_sent                     25861846                       # cumulative count of insts sent to commit
system.cpu15.iew.wb_count                    25853465                       # cumulative count of insts written-back
system.cpu15.iew.wb_producers                17073133                       # num instructions producing a value
system.cpu15.iew.wb_consumers                21415073                       # num instructions consuming a value
system.cpu15.iew.wb_rate                     3.623275                       # insts written-back per cycle
system.cpu15.iew.wb_fanout                   0.797248                       # average fanout of values written-back
system.cpu15.commit.commitSquashedInsts        324329                       # The number of squashed insts skipped by commit
system.cpu15.commit.commitNonSpecStalls           306                       # The number of times commit has been forced to stall to communicate backwards
system.cpu15.commit.branchMispredicts           14724                       # The number of times a branch was mispredicted
system.cpu15.commit.committed_per_cycle::samples      6998226                       # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::mean     3.708165                       # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::stdev     3.540692                       # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::0      2909367     41.57%     41.57% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::1       137896      1.97%     43.54% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::2       192403      2.75%     46.29% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::3       316195      4.52%     50.81% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::4       163935      2.34%     53.15% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::5       528359      7.55%     60.70% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::6       327368      4.68%     65.38% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::7       164078      2.34%     67.73% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::8      2258625     32.27%    100.00% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::total      6998226                       # Number of insts commited each cycle
system.cpu15.commit.committedInsts           25950576                       # Number of instructions committed
system.cpu15.commit.committedOps             25950576                       # Number of ops (including micro ops) committed
system.cpu15.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu15.commit.refs                      9604565                       # Number of memory references committed
system.cpu15.commit.loads                     6513846                       # Number of loads committed
system.cpu15.commit.membars                        14                       # Number of memory barriers committed
system.cpu15.commit.branches                  2130318                       # Number of branches committed
system.cpu15.commit.fp_insts                 16488837                       # Number of committed floating point instructions.
system.cpu15.commit.int_insts                19371912                       # Number of committed integer instructions.
system.cpu15.commit.function_calls              40193                       # Number of function calls committed.
system.cpu15.commit.op_class_0::No_OpClass       243014      0.94%      0.94% # Class of committed instruction
system.cpu15.commit.op_class_0::IntAlu        8983438     34.62%     35.55% # Class of committed instruction
system.cpu15.commit.op_class_0::IntMult         23064      0.09%     35.64% # Class of committed instruction
system.cpu15.commit.op_class_0::IntDiv              0      0.00%     35.64% # Class of committed instruction
system.cpu15.commit.op_class_0::FloatAdd      4033697     15.54%     51.19% # Class of committed instruction
system.cpu15.commit.op_class_0::FloatCmp            0      0.00%     51.19% # Class of committed instruction
system.cpu15.commit.op_class_0::FloatCvt            0      0.00%     51.19% # Class of committed instruction
system.cpu15.commit.op_class_0::FloatMult      3055616     11.77%     62.96% # Class of committed instruction
system.cpu15.commit.op_class_0::FloatDiv         7168      0.03%     62.99% # Class of committed instruction
system.cpu15.commit.op_class_0::FloatSqrt            0      0.00%     62.99% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdAdd             0      0.00%     62.99% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdAddAcc            0      0.00%     62.99% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdAlu             0      0.00%     62.99% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdCmp             0      0.00%     62.99% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdCvt             0      0.00%     62.99% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdMisc            0      0.00%     62.99% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdMult            0      0.00%     62.99% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdMultAcc            0      0.00%     62.99% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdShift            0      0.00%     62.99% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdShiftAcc            0      0.00%     62.99% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdSqrt            0      0.00%     62.99% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdFloatAdd            0      0.00%     62.99% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdFloatAlu            0      0.00%     62.99% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdFloatCmp            0      0.00%     62.99% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdFloatCvt            0      0.00%     62.99% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdFloatDiv            0      0.00%     62.99% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdFloatMisc            0      0.00%     62.99% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdFloatMult            0      0.00%     62.99% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdFloatMultAcc            0      0.00%     62.99% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdFloatSqrt            0      0.00%     62.99% # Class of committed instruction
system.cpu15.commit.op_class_0::MemRead       6513860     25.10%     88.09% # Class of committed instruction
system.cpu15.commit.op_class_0::MemWrite      3090719     11.91%    100.00% # Class of committed instruction
system.cpu15.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu15.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu15.commit.op_class_0::total        25950576                       # Class of committed instruction
system.cpu15.commit.bw_lim_events             2258625                       # number cycles where commit BW limit reached
system.cpu15.rob.rob_reads                   31012465                       # The number of ROB reads
system.cpu15.rob.rob_writes                  52599502                       # The number of ROB writes
system.cpu15.timesIdled                           189                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu15.idleCycles                          4047                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu15.quiesceCycles                   38858052                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu15.committedInsts                  25707566                       # Number of Instructions Simulated
system.cpu15.committedOps                    25707566                       # Number of Ops (including micro ops) Simulated
system.cpu15.cpi                             0.277560                       # CPI: Cycles Per Instruction
system.cpu15.cpi_total                       0.277560                       # CPI: Total CPI of All Threads
system.cpu15.ipc                             3.602828                       # IPC: Instructions Per Cycle
system.cpu15.ipc_total                       3.602828                       # IPC: Total IPC of All Threads
system.cpu15.int_regfile_reads               22585880                       # number of integer regfile reads
system.cpu15.int_regfile_writes               6429262                       # number of integer regfile writes
system.cpu15.fp_regfile_reads                15734831                       # number of floating regfile reads
system.cpu15.fp_regfile_writes               12674746                       # number of floating regfile writes
system.cpu15.misc_regfile_reads                   179                       # number of misc regfile reads
system.cpu15.misc_regfile_writes                   34                       # number of misc regfile writes
system.cpu15.dcache.tags.replacements          133610                       # number of replacements
system.cpu15.dcache.tags.tagsinuse          59.747827                       # Cycle average of tags in use
system.cpu15.dcache.tags.total_refs           9014478                       # Total number of references to valid blocks.
system.cpu15.dcache.tags.sampled_refs          133670                       # Sample count of references to valid blocks.
system.cpu15.dcache.tags.avg_refs           67.438303                       # Average number of references to valid blocks.
system.cpu15.dcache.tags.warmup_cycle     43781183451                       # Cycle when the warmup percentage was hit.
system.cpu15.dcache.tags.occ_blocks::cpu15.data    59.747827                       # Average occupied blocks per requestor
system.cpu15.dcache.tags.occ_percent::cpu15.data     0.933560                       # Average percentage of cache occupancy
system.cpu15.dcache.tags.occ_percent::total     0.933560                       # Average percentage of cache occupancy
system.cpu15.dcache.tags.occ_task_id_blocks::1024           60                       # Occupied blocks per task id
system.cpu15.dcache.tags.age_task_id_blocks_1024::1            2                       # Occupied blocks per task id
system.cpu15.dcache.tags.age_task_id_blocks_1024::2           58                       # Occupied blocks per task id
system.cpu15.dcache.tags.occ_task_id_percent::1024     0.937500                       # Percentage of cache occupancy per task id
system.cpu15.dcache.tags.tag_accesses        19339887                       # Number of tag accesses
system.cpu15.dcache.tags.data_accesses       19339887                       # Number of data accesses
system.cpu15.dcache.ReadReq_hits::cpu15.data      5928011                       # number of ReadReq hits
system.cpu15.dcache.ReadReq_hits::total       5928011                       # number of ReadReq hits
system.cpu15.dcache.WriteReq_hits::cpu15.data      3086380                       # number of WriteReq hits
system.cpu15.dcache.WriteReq_hits::total      3086380                       # number of WriteReq hits
system.cpu15.dcache.LoadLockedReq_hits::cpu15.data           16                       # number of LoadLockedReq hits
system.cpu15.dcache.LoadLockedReq_hits::total           16                       # number of LoadLockedReq hits
system.cpu15.dcache.StoreCondReq_hits::cpu15.data           14                       # number of StoreCondReq hits
system.cpu15.dcache.StoreCondReq_hits::total           14                       # number of StoreCondReq hits
system.cpu15.dcache.demand_hits::cpu15.data      9014391                       # number of demand (read+write) hits
system.cpu15.dcache.demand_hits::total        9014391                       # number of demand (read+write) hits
system.cpu15.dcache.overall_hits::cpu15.data      9014391                       # number of overall hits
system.cpu15.dcache.overall_hits::total       9014391                       # number of overall hits
system.cpu15.dcache.ReadReq_misses::cpu15.data       584290                       # number of ReadReq misses
system.cpu15.dcache.ReadReq_misses::total       584290                       # number of ReadReq misses
system.cpu15.dcache.WriteReq_misses::cpu15.data         4323                       # number of WriteReq misses
system.cpu15.dcache.WriteReq_misses::total         4323                       # number of WriteReq misses
system.cpu15.dcache.LoadLockedReq_misses::cpu15.data            3                       # number of LoadLockedReq misses
system.cpu15.dcache.LoadLockedReq_misses::total            3                       # number of LoadLockedReq misses
system.cpu15.dcache.StoreCondReq_misses::cpu15.data            2                       # number of StoreCondReq misses
system.cpu15.dcache.StoreCondReq_misses::total            2                       # number of StoreCondReq misses
system.cpu15.dcache.demand_misses::cpu15.data       588613                       # number of demand (read+write) misses
system.cpu15.dcache.demand_misses::total       588613                       # number of demand (read+write) misses
system.cpu15.dcache.overall_misses::cpu15.data       588613                       # number of overall misses
system.cpu15.dcache.overall_misses::total       588613                       # number of overall misses
system.cpu15.dcache.ReadReq_miss_latency::cpu15.data  49185071883                       # number of ReadReq miss cycles
system.cpu15.dcache.ReadReq_miss_latency::total  49185071883                       # number of ReadReq miss cycles
system.cpu15.dcache.WriteReq_miss_latency::cpu15.data    237405600                       # number of WriteReq miss cycles
system.cpu15.dcache.WriteReq_miss_latency::total    237405600                       # number of WriteReq miss cycles
system.cpu15.dcache.LoadLockedReq_miss_latency::cpu15.data        22059                       # number of LoadLockedReq miss cycles
system.cpu15.dcache.LoadLockedReq_miss_latency::total        22059                       # number of LoadLockedReq miss cycles
system.cpu15.dcache.StoreCondReq_miss_latency::cpu15.data        11610                       # number of StoreCondReq miss cycles
system.cpu15.dcache.StoreCondReq_miss_latency::total        11610                       # number of StoreCondReq miss cycles
system.cpu15.dcache.demand_miss_latency::cpu15.data  49422477483                       # number of demand (read+write) miss cycles
system.cpu15.dcache.demand_miss_latency::total  49422477483                       # number of demand (read+write) miss cycles
system.cpu15.dcache.overall_miss_latency::cpu15.data  49422477483                       # number of overall miss cycles
system.cpu15.dcache.overall_miss_latency::total  49422477483                       # number of overall miss cycles
system.cpu15.dcache.ReadReq_accesses::cpu15.data      6512301                       # number of ReadReq accesses(hits+misses)
system.cpu15.dcache.ReadReq_accesses::total      6512301                       # number of ReadReq accesses(hits+misses)
system.cpu15.dcache.WriteReq_accesses::cpu15.data      3090703                       # number of WriteReq accesses(hits+misses)
system.cpu15.dcache.WriteReq_accesses::total      3090703                       # number of WriteReq accesses(hits+misses)
system.cpu15.dcache.LoadLockedReq_accesses::cpu15.data           19                       # number of LoadLockedReq accesses(hits+misses)
system.cpu15.dcache.LoadLockedReq_accesses::total           19                       # number of LoadLockedReq accesses(hits+misses)
system.cpu15.dcache.StoreCondReq_accesses::cpu15.data           16                       # number of StoreCondReq accesses(hits+misses)
system.cpu15.dcache.StoreCondReq_accesses::total           16                       # number of StoreCondReq accesses(hits+misses)
system.cpu15.dcache.demand_accesses::cpu15.data      9603004                       # number of demand (read+write) accesses
system.cpu15.dcache.demand_accesses::total      9603004                       # number of demand (read+write) accesses
system.cpu15.dcache.overall_accesses::cpu15.data      9603004                       # number of overall (read+write) accesses
system.cpu15.dcache.overall_accesses::total      9603004                       # number of overall (read+write) accesses
system.cpu15.dcache.ReadReq_miss_rate::cpu15.data     0.089721                       # miss rate for ReadReq accesses
system.cpu15.dcache.ReadReq_miss_rate::total     0.089721                       # miss rate for ReadReq accesses
system.cpu15.dcache.WriteReq_miss_rate::cpu15.data     0.001399                       # miss rate for WriteReq accesses
system.cpu15.dcache.WriteReq_miss_rate::total     0.001399                       # miss rate for WriteReq accesses
system.cpu15.dcache.LoadLockedReq_miss_rate::cpu15.data     0.157895                       # miss rate for LoadLockedReq accesses
system.cpu15.dcache.LoadLockedReq_miss_rate::total     0.157895                       # miss rate for LoadLockedReq accesses
system.cpu15.dcache.StoreCondReq_miss_rate::cpu15.data     0.125000                       # miss rate for StoreCondReq accesses
system.cpu15.dcache.StoreCondReq_miss_rate::total     0.125000                       # miss rate for StoreCondReq accesses
system.cpu15.dcache.demand_miss_rate::cpu15.data     0.061295                       # miss rate for demand accesses
system.cpu15.dcache.demand_miss_rate::total     0.061295                       # miss rate for demand accesses
system.cpu15.dcache.overall_miss_rate::cpu15.data     0.061295                       # miss rate for overall accesses
system.cpu15.dcache.overall_miss_rate::total     0.061295                       # miss rate for overall accesses
system.cpu15.dcache.ReadReq_avg_miss_latency::cpu15.data 84179.212177                       # average ReadReq miss latency
system.cpu15.dcache.ReadReq_avg_miss_latency::total 84179.212177                       # average ReadReq miss latency
system.cpu15.dcache.WriteReq_avg_miss_latency::cpu15.data 54916.863289                       # average WriteReq miss latency
system.cpu15.dcache.WriteReq_avg_miss_latency::total 54916.863289                       # average WriteReq miss latency
system.cpu15.dcache.LoadLockedReq_avg_miss_latency::cpu15.data         7353                       # average LoadLockedReq miss latency
system.cpu15.dcache.LoadLockedReq_avg_miss_latency::total         7353                       # average LoadLockedReq miss latency
system.cpu15.dcache.StoreCondReq_avg_miss_latency::cpu15.data         5805                       # average StoreCondReq miss latency
system.cpu15.dcache.StoreCondReq_avg_miss_latency::total         5805                       # average StoreCondReq miss latency
system.cpu15.dcache.demand_avg_miss_latency::cpu15.data 83964.298245                       # average overall miss latency
system.cpu15.dcache.demand_avg_miss_latency::total 83964.298245                       # average overall miss latency
system.cpu15.dcache.overall_avg_miss_latency::cpu15.data 83964.298245                       # average overall miss latency
system.cpu15.dcache.overall_avg_miss_latency::total 83964.298245                       # average overall miss latency
system.cpu15.dcache.blocked_cycles::no_mshrs       251350                       # number of cycles access was blocked
system.cpu15.dcache.blocked_cycles::no_targets          117                       # number of cycles access was blocked
system.cpu15.dcache.blocked::no_mshrs            8137                       # number of cycles access was blocked
system.cpu15.dcache.blocked::no_targets             1                       # number of cycles access was blocked
system.cpu15.dcache.avg_blocked_cycles::no_mshrs    30.889763                       # average number of cycles each access was blocked
system.cpu15.dcache.avg_blocked_cycles::no_targets          117                       # average number of cycles each access was blocked
system.cpu15.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu15.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu15.dcache.writebacks::writebacks        68752                       # number of writebacks
system.cpu15.dcache.writebacks::total           68752                       # number of writebacks
system.cpu15.dcache.ReadReq_mshr_hits::cpu15.data       451429                       # number of ReadReq MSHR hits
system.cpu15.dcache.ReadReq_mshr_hits::total       451429                       # number of ReadReq MSHR hits
system.cpu15.dcache.WriteReq_mshr_hits::cpu15.data         3307                       # number of WriteReq MSHR hits
system.cpu15.dcache.WriteReq_mshr_hits::total         3307                       # number of WriteReq MSHR hits
system.cpu15.dcache.demand_mshr_hits::cpu15.data       454736                       # number of demand (read+write) MSHR hits
system.cpu15.dcache.demand_mshr_hits::total       454736                       # number of demand (read+write) MSHR hits
system.cpu15.dcache.overall_mshr_hits::cpu15.data       454736                       # number of overall MSHR hits
system.cpu15.dcache.overall_mshr_hits::total       454736                       # number of overall MSHR hits
system.cpu15.dcache.ReadReq_mshr_misses::cpu15.data       132861                       # number of ReadReq MSHR misses
system.cpu15.dcache.ReadReq_mshr_misses::total       132861                       # number of ReadReq MSHR misses
system.cpu15.dcache.WriteReq_mshr_misses::cpu15.data         1016                       # number of WriteReq MSHR misses
system.cpu15.dcache.WriteReq_mshr_misses::total         1016                       # number of WriteReq MSHR misses
system.cpu15.dcache.LoadLockedReq_mshr_misses::cpu15.data            3                       # number of LoadLockedReq MSHR misses
system.cpu15.dcache.LoadLockedReq_mshr_misses::total            3                       # number of LoadLockedReq MSHR misses
system.cpu15.dcache.StoreCondReq_mshr_misses::cpu15.data            2                       # number of StoreCondReq MSHR misses
system.cpu15.dcache.StoreCondReq_mshr_misses::total            2                       # number of StoreCondReq MSHR misses
system.cpu15.dcache.demand_mshr_misses::cpu15.data       133877                       # number of demand (read+write) MSHR misses
system.cpu15.dcache.demand_mshr_misses::total       133877                       # number of demand (read+write) MSHR misses
system.cpu15.dcache.overall_mshr_misses::cpu15.data       133877                       # number of overall MSHR misses
system.cpu15.dcache.overall_mshr_misses::total       133877                       # number of overall MSHR misses
system.cpu15.dcache.ReadReq_mshr_miss_latency::cpu15.data   7899265206                       # number of ReadReq MSHR miss cycles
system.cpu15.dcache.ReadReq_mshr_miss_latency::total   7899265206                       # number of ReadReq MSHR miss cycles
system.cpu15.dcache.WriteReq_mshr_miss_latency::cpu15.data     65804011                       # number of WriteReq MSHR miss cycles
system.cpu15.dcache.WriteReq_mshr_miss_latency::total     65804011                       # number of WriteReq MSHR miss cycles
system.cpu15.dcache.LoadLockedReq_mshr_miss_latency::cpu15.data        18576                       # number of LoadLockedReq MSHR miss cycles
system.cpu15.dcache.LoadLockedReq_mshr_miss_latency::total        18576                       # number of LoadLockedReq MSHR miss cycles
system.cpu15.dcache.StoreCondReq_mshr_miss_latency::cpu15.data         9288                       # number of StoreCondReq MSHR miss cycles
system.cpu15.dcache.StoreCondReq_mshr_miss_latency::total         9288                       # number of StoreCondReq MSHR miss cycles
system.cpu15.dcache.demand_mshr_miss_latency::cpu15.data   7965069217                       # number of demand (read+write) MSHR miss cycles
system.cpu15.dcache.demand_mshr_miss_latency::total   7965069217                       # number of demand (read+write) MSHR miss cycles
system.cpu15.dcache.overall_mshr_miss_latency::cpu15.data   7965069217                       # number of overall MSHR miss cycles
system.cpu15.dcache.overall_mshr_miss_latency::total   7965069217                       # number of overall MSHR miss cycles
system.cpu15.dcache.ReadReq_mshr_miss_rate::cpu15.data     0.020402                       # mshr miss rate for ReadReq accesses
system.cpu15.dcache.ReadReq_mshr_miss_rate::total     0.020402                       # mshr miss rate for ReadReq accesses
system.cpu15.dcache.WriteReq_mshr_miss_rate::cpu15.data     0.000329                       # mshr miss rate for WriteReq accesses
system.cpu15.dcache.WriteReq_mshr_miss_rate::total     0.000329                       # mshr miss rate for WriteReq accesses
system.cpu15.dcache.LoadLockedReq_mshr_miss_rate::cpu15.data     0.157895                       # mshr miss rate for LoadLockedReq accesses
system.cpu15.dcache.LoadLockedReq_mshr_miss_rate::total     0.157895                       # mshr miss rate for LoadLockedReq accesses
system.cpu15.dcache.StoreCondReq_mshr_miss_rate::cpu15.data     0.125000                       # mshr miss rate for StoreCondReq accesses
system.cpu15.dcache.StoreCondReq_mshr_miss_rate::total     0.125000                       # mshr miss rate for StoreCondReq accesses
system.cpu15.dcache.demand_mshr_miss_rate::cpu15.data     0.013941                       # mshr miss rate for demand accesses
system.cpu15.dcache.demand_mshr_miss_rate::total     0.013941                       # mshr miss rate for demand accesses
system.cpu15.dcache.overall_mshr_miss_rate::cpu15.data     0.013941                       # mshr miss rate for overall accesses
system.cpu15.dcache.overall_mshr_miss_rate::total     0.013941                       # mshr miss rate for overall accesses
system.cpu15.dcache.ReadReq_avg_mshr_miss_latency::cpu15.data 59455.108768                       # average ReadReq mshr miss latency
system.cpu15.dcache.ReadReq_avg_mshr_miss_latency::total 59455.108768                       # average ReadReq mshr miss latency
system.cpu15.dcache.WriteReq_avg_mshr_miss_latency::cpu15.data 64767.727362                       # average WriteReq mshr miss latency
system.cpu15.dcache.WriteReq_avg_mshr_miss_latency::total 64767.727362                       # average WriteReq mshr miss latency
system.cpu15.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu15.data         6192                       # average LoadLockedReq mshr miss latency
system.cpu15.dcache.LoadLockedReq_avg_mshr_miss_latency::total         6192                       # average LoadLockedReq mshr miss latency
system.cpu15.dcache.StoreCondReq_avg_mshr_miss_latency::cpu15.data         4644                       # average StoreCondReq mshr miss latency
system.cpu15.dcache.StoreCondReq_avg_mshr_miss_latency::total         4644                       # average StoreCondReq mshr miss latency
system.cpu15.dcache.demand_avg_mshr_miss_latency::cpu15.data 59495.426526                       # average overall mshr miss latency
system.cpu15.dcache.demand_avg_mshr_miss_latency::total 59495.426526                       # average overall mshr miss latency
system.cpu15.dcache.overall_avg_mshr_miss_latency::cpu15.data 59495.426526                       # average overall mshr miss latency
system.cpu15.dcache.overall_avg_mshr_miss_latency::total 59495.426526                       # average overall mshr miss latency
system.cpu15.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu15.icache.tags.replacements              50                       # number of replacements
system.cpu15.icache.tags.tagsinuse         306.953161                       # Cycle average of tags in use
system.cpu15.icache.tags.total_refs           2421565                       # Total number of references to valid blocks.
system.cpu15.icache.tags.sampled_refs             395                       # Sample count of references to valid blocks.
system.cpu15.icache.tags.avg_refs         6130.544304                       # Average number of references to valid blocks.
system.cpu15.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu15.icache.tags.occ_blocks::cpu15.inst   306.953161                       # Average occupied blocks per requestor
system.cpu15.icache.tags.occ_percent::cpu15.inst     0.599518                       # Average percentage of cache occupancy
system.cpu15.icache.tags.occ_percent::total     0.599518                       # Average percentage of cache occupancy
system.cpu15.icache.tags.occ_task_id_blocks::1024          345                       # Occupied blocks per task id
system.cpu15.icache.tags.age_task_id_blocks_1024::1            2                       # Occupied blocks per task id
system.cpu15.icache.tags.age_task_id_blocks_1024::2            3                       # Occupied blocks per task id
system.cpu15.icache.tags.age_task_id_blocks_1024::3           56                       # Occupied blocks per task id
system.cpu15.icache.tags.age_task_id_blocks_1024::4          284                       # Occupied blocks per task id
system.cpu15.icache.tags.occ_task_id_percent::1024     0.673828                       # Percentage of cache occupancy per task id
system.cpu15.icache.tags.tag_accesses         4844409                       # Number of tag accesses
system.cpu15.icache.tags.data_accesses        4844409                       # Number of data accesses
system.cpu15.icache.ReadReq_hits::cpu15.inst      2421565                       # number of ReadReq hits
system.cpu15.icache.ReadReq_hits::total       2421565                       # number of ReadReq hits
system.cpu15.icache.demand_hits::cpu15.inst      2421565                       # number of demand (read+write) hits
system.cpu15.icache.demand_hits::total        2421565                       # number of demand (read+write) hits
system.cpu15.icache.overall_hits::cpu15.inst      2421565                       # number of overall hits
system.cpu15.icache.overall_hits::total       2421565                       # number of overall hits
system.cpu15.icache.ReadReq_misses::cpu15.inst          442                       # number of ReadReq misses
system.cpu15.icache.ReadReq_misses::total          442                       # number of ReadReq misses
system.cpu15.icache.demand_misses::cpu15.inst          442                       # number of demand (read+write) misses
system.cpu15.icache.demand_misses::total          442                       # number of demand (read+write) misses
system.cpu15.icache.overall_misses::cpu15.inst          442                       # number of overall misses
system.cpu15.icache.overall_misses::total          442                       # number of overall misses
system.cpu15.icache.ReadReq_miss_latency::cpu15.inst     14576355                       # number of ReadReq miss cycles
system.cpu15.icache.ReadReq_miss_latency::total     14576355                       # number of ReadReq miss cycles
system.cpu15.icache.demand_miss_latency::cpu15.inst     14576355                       # number of demand (read+write) miss cycles
system.cpu15.icache.demand_miss_latency::total     14576355                       # number of demand (read+write) miss cycles
system.cpu15.icache.overall_miss_latency::cpu15.inst     14576355                       # number of overall miss cycles
system.cpu15.icache.overall_miss_latency::total     14576355                       # number of overall miss cycles
system.cpu15.icache.ReadReq_accesses::cpu15.inst      2422007                       # number of ReadReq accesses(hits+misses)
system.cpu15.icache.ReadReq_accesses::total      2422007                       # number of ReadReq accesses(hits+misses)
system.cpu15.icache.demand_accesses::cpu15.inst      2422007                       # number of demand (read+write) accesses
system.cpu15.icache.demand_accesses::total      2422007                       # number of demand (read+write) accesses
system.cpu15.icache.overall_accesses::cpu15.inst      2422007                       # number of overall (read+write) accesses
system.cpu15.icache.overall_accesses::total      2422007                       # number of overall (read+write) accesses
system.cpu15.icache.ReadReq_miss_rate::cpu15.inst     0.000182                       # miss rate for ReadReq accesses
system.cpu15.icache.ReadReq_miss_rate::total     0.000182                       # miss rate for ReadReq accesses
system.cpu15.icache.demand_miss_rate::cpu15.inst     0.000182                       # miss rate for demand accesses
system.cpu15.icache.demand_miss_rate::total     0.000182                       # miss rate for demand accesses
system.cpu15.icache.overall_miss_rate::cpu15.inst     0.000182                       # miss rate for overall accesses
system.cpu15.icache.overall_miss_rate::total     0.000182                       # miss rate for overall accesses
system.cpu15.icache.ReadReq_avg_miss_latency::cpu15.inst 32978.178733                       # average ReadReq miss latency
system.cpu15.icache.ReadReq_avg_miss_latency::total 32978.178733                       # average ReadReq miss latency
system.cpu15.icache.demand_avg_miss_latency::cpu15.inst 32978.178733                       # average overall miss latency
system.cpu15.icache.demand_avg_miss_latency::total 32978.178733                       # average overall miss latency
system.cpu15.icache.overall_avg_miss_latency::cpu15.inst 32978.178733                       # average overall miss latency
system.cpu15.icache.overall_avg_miss_latency::total 32978.178733                       # average overall miss latency
system.cpu15.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu15.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu15.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu15.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu15.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu15.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu15.icache.fast_writes                     0                       # number of fast writes performed
system.cpu15.icache.cache_copies                    0                       # number of cache copies performed
system.cpu15.icache.writebacks::writebacks           50                       # number of writebacks
system.cpu15.icache.writebacks::total              50                       # number of writebacks
system.cpu15.icache.ReadReq_mshr_hits::cpu15.inst           47                       # number of ReadReq MSHR hits
system.cpu15.icache.ReadReq_mshr_hits::total           47                       # number of ReadReq MSHR hits
system.cpu15.icache.demand_mshr_hits::cpu15.inst           47                       # number of demand (read+write) MSHR hits
system.cpu15.icache.demand_mshr_hits::total           47                       # number of demand (read+write) MSHR hits
system.cpu15.icache.overall_mshr_hits::cpu15.inst           47                       # number of overall MSHR hits
system.cpu15.icache.overall_mshr_hits::total           47                       # number of overall MSHR hits
system.cpu15.icache.ReadReq_mshr_misses::cpu15.inst          395                       # number of ReadReq MSHR misses
system.cpu15.icache.ReadReq_mshr_misses::total          395                       # number of ReadReq MSHR misses
system.cpu15.icache.demand_mshr_misses::cpu15.inst          395                       # number of demand (read+write) MSHR misses
system.cpu15.icache.demand_mshr_misses::total          395                       # number of demand (read+write) MSHR misses
system.cpu15.icache.overall_mshr_misses::cpu15.inst          395                       # number of overall MSHR misses
system.cpu15.icache.overall_mshr_misses::total          395                       # number of overall MSHR misses
system.cpu15.icache.ReadReq_mshr_miss_latency::cpu15.inst     11153727                       # number of ReadReq MSHR miss cycles
system.cpu15.icache.ReadReq_mshr_miss_latency::total     11153727                       # number of ReadReq MSHR miss cycles
system.cpu15.icache.demand_mshr_miss_latency::cpu15.inst     11153727                       # number of demand (read+write) MSHR miss cycles
system.cpu15.icache.demand_mshr_miss_latency::total     11153727                       # number of demand (read+write) MSHR miss cycles
system.cpu15.icache.overall_mshr_miss_latency::cpu15.inst     11153727                       # number of overall MSHR miss cycles
system.cpu15.icache.overall_mshr_miss_latency::total     11153727                       # number of overall MSHR miss cycles
system.cpu15.icache.ReadReq_mshr_miss_rate::cpu15.inst     0.000163                       # mshr miss rate for ReadReq accesses
system.cpu15.icache.ReadReq_mshr_miss_rate::total     0.000163                       # mshr miss rate for ReadReq accesses
system.cpu15.icache.demand_mshr_miss_rate::cpu15.inst     0.000163                       # mshr miss rate for demand accesses
system.cpu15.icache.demand_mshr_miss_rate::total     0.000163                       # mshr miss rate for demand accesses
system.cpu15.icache.overall_mshr_miss_rate::cpu15.inst     0.000163                       # mshr miss rate for overall accesses
system.cpu15.icache.overall_mshr_miss_rate::total     0.000163                       # mshr miss rate for overall accesses
system.cpu15.icache.ReadReq_avg_mshr_miss_latency::cpu15.inst 28237.283544                       # average ReadReq mshr miss latency
system.cpu15.icache.ReadReq_avg_mshr_miss_latency::total 28237.283544                       # average ReadReq mshr miss latency
system.cpu15.icache.demand_avg_mshr_miss_latency::cpu15.inst 28237.283544                       # average overall mshr miss latency
system.cpu15.icache.demand_avg_mshr_miss_latency::total 28237.283544                       # average overall mshr miss latency
system.cpu15.icache.overall_avg_mshr_miss_latency::cpu15.inst 28237.283544                       # average overall mshr miss latency
system.cpu15.icache.overall_avg_mshr_miss_latency::total 28237.283544                       # average overall mshr miss latency
system.cpu15.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.l2.tags.replacements                    345880                       # number of replacements
system.l2.tags.tagsinuse                 14693.186166                       # Cycle average of tags in use
system.l2.tags.total_refs                     3009461                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    362217                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      8.308448                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle               33763681872                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks     9036.995742                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu00.inst      262.497820                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu00.data     2676.928611                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu01.inst       25.599362                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu01.data      165.177247                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu02.inst        2.093047                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu02.data      172.384082                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu03.inst        0.263003                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu03.data      189.790398                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu04.inst        0.006762                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu04.data      190.118662                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu05.inst        0.029664                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu05.data      168.578421                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu06.inst        0.070325                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu06.data      174.991337                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu07.inst        0.017453                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu07.data      197.600833                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu08.inst        0.070395                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu08.data      194.469360                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu09.inst        0.183789                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu09.data      162.564073                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu10.inst        0.015082                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu10.data      173.566101                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu11.inst        0.078569                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu11.data      186.471845                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu12.inst        0.009275                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu12.data      193.187258                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu13.inst        0.010289                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu13.data      159.116119                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu14.inst        0.011818                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu14.data      175.440544                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu15.inst        0.001800                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu15.data      184.847082                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.551574                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu00.inst       0.016022                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu00.data       0.163387                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu01.inst       0.001562                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu01.data       0.010082                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu02.inst       0.000128                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu02.data       0.010521                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu03.inst       0.000016                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu03.data       0.011584                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu04.inst       0.000000                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu04.data       0.011604                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu05.inst       0.000002                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu05.data       0.010289                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu06.inst       0.000004                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu06.data       0.010681                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu07.inst       0.000001                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu07.data       0.012061                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu08.inst       0.000004                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu08.data       0.011869                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu09.inst       0.000011                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu09.data       0.009922                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu10.inst       0.000001                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu10.data       0.010594                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu11.inst       0.000005                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu11.data       0.011381                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu12.inst       0.000001                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu12.data       0.011791                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu13.inst       0.000001                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu13.data       0.009712                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu14.inst       0.000001                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu14.data       0.010708                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu15.inst       0.000000                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu15.data       0.011282                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.896801                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         16337                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          102                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          816                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          566                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3        14853                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.997131                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  28386799                       # Number of tag accesses
system.l2.tags.data_accesses                 28386799                       # Number of data accesses
system.l2.WritebackDirty_hits::writebacks      1180015                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          1180015                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::writebacks         6567                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total             6567                       # number of WritebackClean hits
system.l2.UpgradeReq_hits::cpu00.data              16                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::cpu01.data              20                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::cpu06.data              13                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::cpu07.data               1                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::cpu11.data              16                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                   66                       # number of UpgradeReq hits
system.l2.SCUpgradeReq_hits::cpu02.data             1                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::cpu03.data             1                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                  2                       # number of SCUpgradeReq hits
system.l2.ReadExReq_hits::cpu00.data            56205                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu01.data              833                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu02.data              891                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu03.data              893                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu04.data              967                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu05.data              839                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu06.data              893                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu07.data              955                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu08.data              991                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu09.data              884                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu10.data              985                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu11.data              948                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu12.data             1064                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu13.data              913                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu14.data             1004                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu15.data             1007                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 70272                       # number of ReadExReq hits
system.l2.ReadCleanReq_hits::cpu00.inst          5776                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::cpu01.inst           298                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::cpu02.inst           390                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::cpu03.inst           399                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::cpu04.inst           362                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::cpu05.inst           359                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::cpu06.inst           356                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::cpu07.inst           389                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::cpu08.inst           352                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::cpu09.inst           366                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::cpu10.inst           358                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::cpu11.inst           364                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::cpu12.inst           366                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::cpu13.inst           374                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::cpu14.inst           370                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::cpu15.inst           374                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total              11253                       # number of ReadCleanReq hits
system.l2.ReadSharedReq_hits::cpu00.data       289342                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::cpu01.data        64038                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::cpu02.data        71184                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::cpu03.data        70099                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::cpu04.data        78143                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::cpu05.data        65764                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::cpu06.data        77012                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::cpu07.data        73585                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::cpu08.data        83987                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::cpu09.data        73414                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::cpu10.data        79603                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::cpu11.data        80882                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::cpu12.data        85623                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::cpu13.data        74422                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::cpu14.data        80417                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::cpu15.data        84072                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total           1431587                       # number of ReadSharedReq hits
system.l2.demand_hits::cpu00.inst                5776                       # number of demand (read+write) hits
system.l2.demand_hits::cpu00.data              345547                       # number of demand (read+write) hits
system.l2.demand_hits::cpu01.inst                 298                       # number of demand (read+write) hits
system.l2.demand_hits::cpu01.data               64871                       # number of demand (read+write) hits
system.l2.demand_hits::cpu02.inst                 390                       # number of demand (read+write) hits
system.l2.demand_hits::cpu02.data               72075                       # number of demand (read+write) hits
system.l2.demand_hits::cpu03.inst                 399                       # number of demand (read+write) hits
system.l2.demand_hits::cpu03.data               70992                       # number of demand (read+write) hits
system.l2.demand_hits::cpu04.inst                 362                       # number of demand (read+write) hits
system.l2.demand_hits::cpu04.data               79110                       # number of demand (read+write) hits
system.l2.demand_hits::cpu05.inst                 359                       # number of demand (read+write) hits
system.l2.demand_hits::cpu05.data               66603                       # number of demand (read+write) hits
system.l2.demand_hits::cpu06.inst                 356                       # number of demand (read+write) hits
system.l2.demand_hits::cpu06.data               77905                       # number of demand (read+write) hits
system.l2.demand_hits::cpu07.inst                 389                       # number of demand (read+write) hits
system.l2.demand_hits::cpu07.data               74540                       # number of demand (read+write) hits
system.l2.demand_hits::cpu08.inst                 352                       # number of demand (read+write) hits
system.l2.demand_hits::cpu08.data               84978                       # number of demand (read+write) hits
system.l2.demand_hits::cpu09.inst                 366                       # number of demand (read+write) hits
system.l2.demand_hits::cpu09.data               74298                       # number of demand (read+write) hits
system.l2.demand_hits::cpu10.inst                 358                       # number of demand (read+write) hits
system.l2.demand_hits::cpu10.data               80588                       # number of demand (read+write) hits
system.l2.demand_hits::cpu11.inst                 364                       # number of demand (read+write) hits
system.l2.demand_hits::cpu11.data               81830                       # number of demand (read+write) hits
system.l2.demand_hits::cpu12.inst                 366                       # number of demand (read+write) hits
system.l2.demand_hits::cpu12.data               86687                       # number of demand (read+write) hits
system.l2.demand_hits::cpu13.inst                 374                       # number of demand (read+write) hits
system.l2.demand_hits::cpu13.data               75335                       # number of demand (read+write) hits
system.l2.demand_hits::cpu14.inst                 370                       # number of demand (read+write) hits
system.l2.demand_hits::cpu14.data               81421                       # number of demand (read+write) hits
system.l2.demand_hits::cpu15.inst                 374                       # number of demand (read+write) hits
system.l2.demand_hits::cpu15.data               85079                       # number of demand (read+write) hits
system.l2.demand_hits::total                  1513112                       # number of demand (read+write) hits
system.l2.overall_hits::cpu00.inst               5776                       # number of overall hits
system.l2.overall_hits::cpu00.data             345547                       # number of overall hits
system.l2.overall_hits::cpu01.inst                298                       # number of overall hits
system.l2.overall_hits::cpu01.data              64871                       # number of overall hits
system.l2.overall_hits::cpu02.inst                390                       # number of overall hits
system.l2.overall_hits::cpu02.data              72075                       # number of overall hits
system.l2.overall_hits::cpu03.inst                399                       # number of overall hits
system.l2.overall_hits::cpu03.data              70992                       # number of overall hits
system.l2.overall_hits::cpu04.inst                362                       # number of overall hits
system.l2.overall_hits::cpu04.data              79110                       # number of overall hits
system.l2.overall_hits::cpu05.inst                359                       # number of overall hits
system.l2.overall_hits::cpu05.data              66603                       # number of overall hits
system.l2.overall_hits::cpu06.inst                356                       # number of overall hits
system.l2.overall_hits::cpu06.data              77905                       # number of overall hits
system.l2.overall_hits::cpu07.inst                389                       # number of overall hits
system.l2.overall_hits::cpu07.data              74540                       # number of overall hits
system.l2.overall_hits::cpu08.inst                352                       # number of overall hits
system.l2.overall_hits::cpu08.data              84978                       # number of overall hits
system.l2.overall_hits::cpu09.inst                366                       # number of overall hits
system.l2.overall_hits::cpu09.data              74298                       # number of overall hits
system.l2.overall_hits::cpu10.inst                358                       # number of overall hits
system.l2.overall_hits::cpu10.data              80588                       # number of overall hits
system.l2.overall_hits::cpu11.inst                364                       # number of overall hits
system.l2.overall_hits::cpu11.data              81830                       # number of overall hits
system.l2.overall_hits::cpu12.inst                366                       # number of overall hits
system.l2.overall_hits::cpu12.data              86687                       # number of overall hits
system.l2.overall_hits::cpu13.inst                374                       # number of overall hits
system.l2.overall_hits::cpu13.data              75335                       # number of overall hits
system.l2.overall_hits::cpu14.inst                370                       # number of overall hits
system.l2.overall_hits::cpu14.data              81421                       # number of overall hits
system.l2.overall_hits::cpu15.inst                374                       # number of overall hits
system.l2.overall_hits::cpu15.data              85079                       # number of overall hits
system.l2.overall_hits::total                 1513112                       # number of overall hits
system.l2.UpgradeReq_misses::cpu00.data            19                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::cpu01.data            65                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::cpu06.data            49                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::cpu11.data            48                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                181                       # number of UpgradeReq misses
system.l2.SCUpgradeReq_misses::cpu00.data            1                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total                1                       # number of SCUpgradeReq misses
system.l2.ReadExReq_misses::cpu00.data          37609                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu01.data            112                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu02.data             72                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu03.data             84                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu04.data             66                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu05.data             91                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu06.data             73                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu07.data             87                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu08.data             66                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu09.data             96                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu10.data             60                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu11.data             94                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu12.data             62                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu13.data            105                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu14.data             60                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu15.data            100                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               38837                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::cpu00.inst         2179                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::cpu01.inst          218                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::cpu02.inst           43                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::cpu03.inst           37                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::cpu04.inst           33                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::cpu05.inst           38                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::cpu06.inst           43                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::cpu07.inst           39                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::cpu08.inst           43                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::cpu09.inst           33                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::cpu10.inst           38                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::cpu11.inst           40                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::cpu12.inst           31                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::cpu13.inst           26                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::cpu14.inst           27                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::cpu15.inst           21                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             2889                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::cpu00.data        52413                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::cpu01.data        17172                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::cpu02.data        16713                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::cpu03.data        17836                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::cpu04.data        17290                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::cpu05.data        17578                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::cpu06.data        17019                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::cpu07.data        18329                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::cpu08.data        17905                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::cpu09.data        17888                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::cpu10.data        17233                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::cpu11.data        18474                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::cpu12.data        18191                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::cpu13.data        18244                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::cpu14.data        17836                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::cpu15.data        19093                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          319214                       # number of ReadSharedReq misses
system.l2.demand_misses::cpu00.inst              2179                       # number of demand (read+write) misses
system.l2.demand_misses::cpu00.data             90022                       # number of demand (read+write) misses
system.l2.demand_misses::cpu01.inst               218                       # number of demand (read+write) misses
system.l2.demand_misses::cpu01.data             17284                       # number of demand (read+write) misses
system.l2.demand_misses::cpu02.inst                43                       # number of demand (read+write) misses
system.l2.demand_misses::cpu02.data             16785                       # number of demand (read+write) misses
system.l2.demand_misses::cpu03.inst                37                       # number of demand (read+write) misses
system.l2.demand_misses::cpu03.data             17920                       # number of demand (read+write) misses
system.l2.demand_misses::cpu04.inst                33                       # number of demand (read+write) misses
system.l2.demand_misses::cpu04.data             17356                       # number of demand (read+write) misses
system.l2.demand_misses::cpu05.inst                38                       # number of demand (read+write) misses
system.l2.demand_misses::cpu05.data             17669                       # number of demand (read+write) misses
system.l2.demand_misses::cpu06.inst                43                       # number of demand (read+write) misses
system.l2.demand_misses::cpu06.data             17092                       # number of demand (read+write) misses
system.l2.demand_misses::cpu07.inst                39                       # number of demand (read+write) misses
system.l2.demand_misses::cpu07.data             18416                       # number of demand (read+write) misses
system.l2.demand_misses::cpu08.inst                43                       # number of demand (read+write) misses
system.l2.demand_misses::cpu08.data             17971                       # number of demand (read+write) misses
system.l2.demand_misses::cpu09.inst                33                       # number of demand (read+write) misses
system.l2.demand_misses::cpu09.data             17984                       # number of demand (read+write) misses
system.l2.demand_misses::cpu10.inst                38                       # number of demand (read+write) misses
system.l2.demand_misses::cpu10.data             17293                       # number of demand (read+write) misses
system.l2.demand_misses::cpu11.inst                40                       # number of demand (read+write) misses
system.l2.demand_misses::cpu11.data             18568                       # number of demand (read+write) misses
system.l2.demand_misses::cpu12.inst                31                       # number of demand (read+write) misses
system.l2.demand_misses::cpu12.data             18253                       # number of demand (read+write) misses
system.l2.demand_misses::cpu13.inst                26                       # number of demand (read+write) misses
system.l2.demand_misses::cpu13.data             18349                       # number of demand (read+write) misses
system.l2.demand_misses::cpu14.inst                27                       # number of demand (read+write) misses
system.l2.demand_misses::cpu14.data             17896                       # number of demand (read+write) misses
system.l2.demand_misses::cpu15.inst                21                       # number of demand (read+write) misses
system.l2.demand_misses::cpu15.data             19193                       # number of demand (read+write) misses
system.l2.demand_misses::total                 360940                       # number of demand (read+write) misses
system.l2.overall_misses::cpu00.inst             2179                       # number of overall misses
system.l2.overall_misses::cpu00.data            90022                       # number of overall misses
system.l2.overall_misses::cpu01.inst              218                       # number of overall misses
system.l2.overall_misses::cpu01.data            17284                       # number of overall misses
system.l2.overall_misses::cpu02.inst               43                       # number of overall misses
system.l2.overall_misses::cpu02.data            16785                       # number of overall misses
system.l2.overall_misses::cpu03.inst               37                       # number of overall misses
system.l2.overall_misses::cpu03.data            17920                       # number of overall misses
system.l2.overall_misses::cpu04.inst               33                       # number of overall misses
system.l2.overall_misses::cpu04.data            17356                       # number of overall misses
system.l2.overall_misses::cpu05.inst               38                       # number of overall misses
system.l2.overall_misses::cpu05.data            17669                       # number of overall misses
system.l2.overall_misses::cpu06.inst               43                       # number of overall misses
system.l2.overall_misses::cpu06.data            17092                       # number of overall misses
system.l2.overall_misses::cpu07.inst               39                       # number of overall misses
system.l2.overall_misses::cpu07.data            18416                       # number of overall misses
system.l2.overall_misses::cpu08.inst               43                       # number of overall misses
system.l2.overall_misses::cpu08.data            17971                       # number of overall misses
system.l2.overall_misses::cpu09.inst               33                       # number of overall misses
system.l2.overall_misses::cpu09.data            17984                       # number of overall misses
system.l2.overall_misses::cpu10.inst               38                       # number of overall misses
system.l2.overall_misses::cpu10.data            17293                       # number of overall misses
system.l2.overall_misses::cpu11.inst               40                       # number of overall misses
system.l2.overall_misses::cpu11.data            18568                       # number of overall misses
system.l2.overall_misses::cpu12.inst               31                       # number of overall misses
system.l2.overall_misses::cpu12.data            18253                       # number of overall misses
system.l2.overall_misses::cpu13.inst               26                       # number of overall misses
system.l2.overall_misses::cpu13.data            18349                       # number of overall misses
system.l2.overall_misses::cpu14.inst               27                       # number of overall misses
system.l2.overall_misses::cpu14.data            17896                       # number of overall misses
system.l2.overall_misses::cpu15.inst               21                       # number of overall misses
system.l2.overall_misses::cpu15.data            19193                       # number of overall misses
system.l2.overall_misses::total                360940                       # number of overall misses
system.l2.UpgradeReq_miss_latency::cpu01.data        68499                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::cpu06.data        18576                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total        87075                       # number of UpgradeReq miss cycles
system.l2.ReadExReq_miss_latency::cpu00.data   8209853604                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu01.data     24599268                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu02.data     15610806                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu03.data     18228861                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu04.data     14516608                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu05.data     19963395                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu06.data     16038812                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu07.data     19082196                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu08.data     14503617                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu09.data     21087459                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu10.data     13185414                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu11.data     20605428                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu12.data     13644072                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu13.data     23053837                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu14.data     13177503                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu15.data     21905701                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    8479056581                       # number of ReadExReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu00.inst    475850943                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu01.inst     47013384                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu02.inst      8512242                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu03.inst      7208649                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu04.inst      5993082                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu05.inst      7245042                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu06.inst      7573203                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu07.inst      7638219                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu08.inst      7779861                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu09.inst      6331598                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu10.inst      6957873                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu11.inst      7620804                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu12.inst      5565355                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu13.inst      4863322                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu14.inst      4753534                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu15.inst      3974103                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    614881214                       # number of ReadCleanReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu00.data  11462422322                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu01.data   3767252178                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu02.data   3665713916                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu03.data   3912747189                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu04.data   3796549112                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu05.data   3854205107                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu06.data   3734072275                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu07.data   4021208380                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu08.data   3930097554                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu09.data   3925467388                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu10.data   3780963847                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu11.data   4055034692                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu12.data   3992416123                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu13.data   4002227055                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu14.data   3913662781                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu15.data   4191342674                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total  70005382593                       # number of ReadSharedReq miss cycles
system.l2.demand_miss_latency::cpu00.inst    475850943                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu00.data  19672275926                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu01.inst     47013384                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu01.data   3791851446                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu02.inst      8512242                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu02.data   3681324722                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu03.inst      7208649                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu03.data   3930976050                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu04.inst      5993082                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu04.data   3811065720                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu05.inst      7245042                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu05.data   3874168502                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu06.inst      7573203                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu06.data   3750111087                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu07.inst      7638219                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu07.data   4040290576                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu08.inst      7779861                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu08.data   3944601171                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu09.inst      6331598                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu09.data   3946554847                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu10.inst      6957873                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu10.data   3794149261                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu11.inst      7620804                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu11.data   4075640120                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu12.inst      5565355                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu12.data   4006060195                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu13.inst      4863322                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu13.data   4025280892                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu14.inst      4753534                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu14.data   3926840284                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu15.inst      3974103                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu15.data   4213248375                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      79099320388                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::cpu00.inst    475850943                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu00.data  19672275926                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu01.inst     47013384                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu01.data   3791851446                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu02.inst      8512242                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu02.data   3681324722                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu03.inst      7208649                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu03.data   3930976050                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu04.inst      5993082                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu04.data   3811065720                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu05.inst      7245042                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu05.data   3874168502                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu06.inst      7573203                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu06.data   3750111087                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu07.inst      7638219                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu07.data   4040290576                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu08.inst      7779861                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu08.data   3944601171                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu09.inst      6331598                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu09.data   3946554847                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu10.inst      6957873                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu10.data   3794149261                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu11.inst      7620804                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu11.data   4075640120                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu12.inst      5565355                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu12.data   4006060195                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu13.inst      4863322                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu13.data   4025280892                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu14.inst      4753534                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu14.data   3926840284                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu15.inst      3974103                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu15.data   4213248375                       # number of overall miss cycles
system.l2.overall_miss_latency::total     79099320388                       # number of overall miss cycles
system.l2.WritebackDirty_accesses::writebacks      1180015                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      1180015                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::writebacks         6567                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total         6567                       # number of WritebackClean accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu00.data           35                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu01.data           85                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu06.data           62                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu07.data            1                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu11.data           64                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total              247                       # number of UpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu00.data            1                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu02.data            1                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu03.data            1                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total              3                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu00.data        93814                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu01.data          945                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu02.data          963                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu03.data          977                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu04.data         1033                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu05.data          930                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu06.data          966                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu07.data         1042                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu08.data         1057                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu09.data          980                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu10.data         1045                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu11.data         1042                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu12.data         1126                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu13.data         1018                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu14.data         1064                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu15.data         1107                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            109109                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu00.inst         7955                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu01.inst          516                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu02.inst          433                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu03.inst          436                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu04.inst          395                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu05.inst          397                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu06.inst          399                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu07.inst          428                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu08.inst          395                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu09.inst          399                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu10.inst          396                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu11.inst          404                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu12.inst          397                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu13.inst          400                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu14.inst          397                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu15.inst          395                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total          14142                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu00.data       341755                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu01.data        81210                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu02.data        87897                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu03.data        87935                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu04.data        95433                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu05.data        83342                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu06.data        94031                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu07.data        91914                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu08.data       101892                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu09.data        91302                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu10.data        96836                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu11.data        99356                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu12.data       103814                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu13.data        92666                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu14.data        98253                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu15.data       103165                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total       1750801                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::cpu00.inst            7955                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu00.data          435569                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu01.inst             516                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu01.data           82155                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu02.inst             433                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu02.data           88860                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu03.inst             436                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu03.data           88912                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu04.inst             395                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu04.data           96466                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu05.inst             397                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu05.data           84272                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu06.inst             399                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu06.data           94997                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu07.inst             428                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu07.data           92956                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu08.inst             395                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu08.data          102949                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu09.inst             399                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu09.data           92282                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu10.inst             396                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu10.data           97881                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu11.inst             404                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu11.data          100398                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu12.inst             397                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu12.data          104940                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu13.inst             400                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu13.data           93684                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu14.inst             397                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu14.data           99317                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu15.inst             395                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu15.data          104272                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              1874052                       # number of demand (read+write) accesses
system.l2.overall_accesses::cpu00.inst           7955                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu00.data         435569                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu01.inst            516                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu01.data          82155                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu02.inst            433                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu02.data          88860                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu03.inst            436                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu03.data          88912                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu04.inst            395                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu04.data          96466                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu05.inst            397                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu05.data          84272                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu06.inst            399                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu06.data          94997                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu07.inst            428                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu07.data          92956                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu08.inst            395                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu08.data         102949                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu09.inst            399                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu09.data          92282                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu10.inst            396                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu10.data          97881                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu11.inst            404                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu11.data         100398                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu12.inst            397                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu12.data         104940                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu13.inst            400                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu13.data          93684                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu14.inst            397                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu14.data          99317                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu15.inst            395                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu15.data         104272                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             1874052                       # number of overall (read+write) accesses
system.l2.UpgradeReq_miss_rate::cpu00.data     0.542857                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::cpu01.data     0.764706                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::cpu06.data     0.790323                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::cpu11.data     0.750000                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.732794                       # miss rate for UpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::cpu00.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.333333                       # miss rate for SCUpgradeReq accesses
system.l2.ReadExReq_miss_rate::cpu00.data     0.400889                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu01.data     0.118519                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu02.data     0.074766                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu03.data     0.085977                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu04.data     0.063892                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu05.data     0.097849                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu06.data     0.075569                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu07.data     0.083493                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu08.data     0.062441                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu09.data     0.097959                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu10.data     0.057416                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu11.data     0.090211                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu12.data     0.055062                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu13.data     0.103143                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu14.data     0.056391                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu15.data     0.090334                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.355947                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::cpu00.inst     0.273916                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::cpu01.inst     0.422481                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::cpu02.inst     0.099307                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::cpu03.inst     0.084862                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::cpu04.inst     0.083544                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::cpu05.inst     0.095718                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::cpu06.inst     0.107769                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::cpu07.inst     0.091121                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::cpu08.inst     0.108861                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::cpu09.inst     0.082707                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::cpu10.inst     0.095960                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::cpu11.inst     0.099010                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::cpu12.inst     0.078086                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::cpu13.inst     0.065000                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::cpu14.inst     0.068010                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::cpu15.inst     0.053165                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.204285                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::cpu00.data     0.153364                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::cpu01.data     0.211452                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::cpu02.data     0.190143                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::cpu03.data     0.202832                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::cpu04.data     0.181174                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::cpu05.data     0.210914                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::cpu06.data     0.180994                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::cpu07.data     0.199415                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::cpu08.data     0.175725                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::cpu09.data     0.195921                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::cpu10.data     0.177961                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::cpu11.data     0.185937                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::cpu12.data     0.175227                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::cpu13.data     0.196879                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::cpu14.data     0.181531                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::cpu15.data     0.185072                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.182325                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::cpu00.inst       0.273916                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu00.data       0.206677                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu01.inst       0.422481                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu01.data       0.210383                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu02.inst       0.099307                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu02.data       0.188893                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu03.inst       0.084862                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu03.data       0.201548                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu04.inst       0.083544                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu04.data       0.179918                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu05.inst       0.095718                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu05.data       0.209666                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu06.inst       0.107769                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu06.data       0.179921                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu07.inst       0.091121                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu07.data       0.198115                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu08.inst       0.108861                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu08.data       0.174562                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu09.inst       0.082707                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu09.data       0.194881                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu10.inst       0.095960                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu10.data       0.176674                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu11.inst       0.099010                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu11.data       0.184944                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu12.inst       0.078086                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu12.data       0.173937                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu13.inst       0.065000                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu13.data       0.195861                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu14.inst       0.068010                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu14.data       0.180191                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu15.inst       0.053165                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu15.data       0.184067                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.192599                       # miss rate for demand accesses
system.l2.overall_miss_rate::cpu00.inst      0.273916                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu00.data      0.206677                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu01.inst      0.422481                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu01.data      0.210383                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu02.inst      0.099307                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu02.data      0.188893                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu03.inst      0.084862                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu03.data      0.201548                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu04.inst      0.083544                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu04.data      0.179918                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu05.inst      0.095718                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu05.data      0.209666                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu06.inst      0.107769                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu06.data      0.179921                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu07.inst      0.091121                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu07.data      0.198115                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu08.inst      0.108861                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu08.data      0.174562                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu09.inst      0.082707                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu09.data      0.194881                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu10.inst      0.095960                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu10.data      0.176674                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu11.inst      0.099010                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu11.data      0.184944                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu12.inst      0.078086                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu12.data      0.173937                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu13.inst      0.065000                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu13.data      0.195861                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu14.inst      0.068010                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu14.data      0.180191                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu15.inst      0.053165                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu15.data      0.184067                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.192599                       # miss rate for overall accesses
system.l2.UpgradeReq_avg_miss_latency::cpu01.data  1053.830769                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::cpu06.data   379.102041                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total   481.077348                       # average UpgradeReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu00.data 218294.918876                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu01.data 219636.321429                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu02.data 216816.750000                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu03.data 217010.250000                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu04.data 219948.606061                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu05.data 219377.967033                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu06.data 219709.753425                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu07.data 219335.586207                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu08.data 219751.772727                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu09.data 219661.031250                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu10.data 219756.900000                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu11.data 219206.680851                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu12.data 220065.677419                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu13.data 219560.352381                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu14.data 219625.050000                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu15.data 219057.010000                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 218324.190360                       # average ReadExReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu00.inst 218380.423589                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu01.inst 215657.724771                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu02.inst 197959.116279                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu03.inst 194828.351351                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu04.inst 181608.545455                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu05.inst       190659                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu06.inst       176121                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu07.inst 195851.769231                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu08.inst       180927                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu09.inst 191866.606061                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu10.inst 183101.921053                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu11.inst 190520.100000                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu12.inst 179527.580645                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu13.inst 187050.846154                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu14.inst 176056.814815                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu15.inst       189243                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 212835.311180                       # average ReadCleanReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu00.data 218694.261386                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu01.data 219383.425227                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu02.data 219333.088973                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu03.data 219373.580904                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu04.data 219580.631116                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu05.data 219263.005291                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu06.data 219406.091721                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu07.data 219390.494844                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu08.data 219497.210500                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu09.data 219446.969365                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu10.data 219402.532757                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu11.data 219499.550287                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu12.data 219472.053378                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu13.data 219372.234981                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu14.data 219424.914835                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu15.data 219522.478081                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 219305.489712                       # average ReadSharedReq miss latency
system.l2.demand_avg_miss_latency::cpu00.inst 218380.423589                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu00.data 218527.425807                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu01.inst 215657.724771                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu01.data 219385.063990                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu02.inst 197959.116279                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu02.data 219322.295025                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu03.inst 194828.351351                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu03.data 219362.502790                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu04.inst 181608.545455                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu04.data 219582.030422                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu05.inst       190659                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu05.data 219263.597374                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu06.inst       176121                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu06.data 219407.388661                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu07.inst 195851.769231                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu07.data 219390.235447                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu08.inst       180927                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu08.data 219498.145401                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu09.inst 191866.606061                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu09.data 219448.112044                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu10.inst 183101.921053                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu10.data 219403.762274                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu11.inst 190520.100000                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu11.data 219498.067643                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu12.inst 179527.580645                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu12.data 219474.069742                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu13.inst 187050.846154                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu13.data 219373.311461                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu14.inst 176056.814815                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu14.data 219425.585829                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu15.inst       189243                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu15.data 219520.052884                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 219148.114335                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu00.inst 218380.423589                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu00.data 218527.425807                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu01.inst 215657.724771                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu01.data 219385.063990                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu02.inst 197959.116279                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu02.data 219322.295025                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu03.inst 194828.351351                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu03.data 219362.502790                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu04.inst 181608.545455                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu04.data 219582.030422                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu05.inst       190659                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu05.data 219263.597374                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu06.inst       176121                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu06.data 219407.388661                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu07.inst 195851.769231                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu07.data 219390.235447                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu08.inst       180927                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu08.data 219498.145401                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu09.inst 191866.606061                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu09.data 219448.112044                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu10.inst 183101.921053                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu10.data 219403.762274                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu11.inst 190520.100000                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu11.data 219498.067643                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu12.inst 179527.580645                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu12.data 219474.069742                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu13.inst 187050.846154                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu13.data 219373.311461                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu14.inst 176056.814815                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu14.data 219425.585829                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu15.inst       189243                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu15.data 219520.052884                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 219148.114335                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs             438633                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets             3576                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                     50438                       # number of cycles access was blocked
system.l2.blocked::no_targets                      27                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs       8.696479                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets   132.444444                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks               267171                       # number of writebacks
system.l2.writebacks::total                    267171                       # number of writebacks
system.l2.ReadCleanReq_mshr_hits::cpu00.inst           11                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::cpu01.inst           20                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::cpu02.inst           27                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::cpu03.inst           24                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::cpu04.inst           32                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::cpu05.inst           31                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::cpu06.inst           33                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::cpu07.inst           33                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::cpu08.inst           40                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::cpu09.inst           26                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::cpu10.inst           35                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::cpu11.inst           30                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::cpu12.inst           28                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::cpu13.inst           23                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::cpu14.inst           24                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::cpu15.inst           20                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total           437                       # number of ReadCleanReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::cpu00.data           64                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::cpu01.data          192                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::cpu02.data          271                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::cpu03.data          138                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::cpu04.data          128                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::cpu05.data          248                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::cpu06.data          161                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::cpu07.data           99                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::cpu08.data           59                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::cpu09.data           76                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::cpu10.data           99                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::cpu11.data           62                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::cpu12.data           49                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::cpu13.data          169                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::cpu14.data          138                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::cpu15.data           73                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total         2026                       # number of ReadSharedReq MSHR hits
system.l2.demand_mshr_hits::cpu00.inst             11                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu00.data             64                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu01.inst             20                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu01.data            192                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu02.inst             27                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu02.data            271                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu03.inst             24                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu03.data            138                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu04.inst             32                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu04.data            128                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu05.inst             31                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu05.data            248                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu06.inst             33                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu06.data            161                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu07.inst             33                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu07.data             99                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu08.inst             40                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu08.data             59                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu09.inst             26                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu09.data             76                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu10.inst             35                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu10.data             99                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu11.inst             30                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu11.data             62                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu12.inst             28                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu12.data             49                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu13.inst             23                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu13.data            169                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu14.inst             24                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu14.data            138                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu15.inst             20                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu15.data             73                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                2463                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::cpu00.inst            11                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu00.data            64                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu01.inst            20                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu01.data           192                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu02.inst            27                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu02.data           271                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu03.inst            24                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu03.data           138                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu04.inst            32                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu04.data           128                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu05.inst            31                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu05.data           248                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu06.inst            33                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu06.data           161                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu07.inst            33                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu07.data            99                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu08.inst            40                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu08.data            59                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu09.inst            26                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu09.data            76                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu10.inst            35                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu10.data            99                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu11.inst            30                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu11.data            62                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu12.inst            28                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu12.data            49                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu13.inst            23                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu13.data           169                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu14.inst            24                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu14.data           138                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu15.inst            20                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu15.data            73                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total               2463                       # number of overall MSHR hits
system.l2.CleanEvict_mshr_misses::writebacks          558                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total           558                       # number of CleanEvict MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu00.data           19                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu01.data           65                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu06.data           49                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu11.data           48                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total           181                       # number of UpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::cpu00.data            1                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total            1                       # number of SCUpgradeReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu00.data        37609                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu01.data          112                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu02.data           72                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu03.data           84                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu04.data           66                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu05.data           91                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu06.data           73                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu07.data           87                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu08.data           66                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu09.data           96                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu10.data           60                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu11.data           94                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu12.data           62                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu13.data          105                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu14.data           60                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu15.data          100                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          38837                       # number of ReadExReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu00.inst         2168                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu01.inst          198                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu02.inst           16                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu03.inst           13                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu04.inst            1                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu05.inst            7                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu06.inst           10                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu07.inst            6                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu08.inst            3                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu09.inst            7                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu10.inst            3                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu11.inst           10                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu12.inst            3                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu13.inst            3                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu14.inst            3                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu15.inst            1                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         2452                       # number of ReadCleanReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu00.data        52349                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu01.data        16980                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu02.data        16442                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu03.data        17698                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu04.data        17162                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu05.data        17330                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu06.data        16858                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu07.data        18230                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu08.data        17846                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu09.data        17812                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu10.data        17134                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu11.data        18412                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu12.data        18142                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu13.data        18075                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu14.data        17698                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu15.data        19020                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       317188                       # number of ReadSharedReq MSHR misses
system.l2.demand_mshr_misses::cpu00.inst         2168                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu00.data        89958                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu01.inst          198                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu01.data        17092                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu02.inst           16                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu02.data        16514                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu03.inst           13                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu03.data        17782                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu04.inst            1                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu04.data        17228                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu05.inst            7                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu05.data        17421                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu06.inst           10                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu06.data        16931                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu07.inst            6                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu07.data        18317                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu08.inst            3                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu08.data        17912                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu09.inst            7                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu09.data        17908                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu10.inst            3                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu10.data        17194                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu11.inst           10                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu11.data        18506                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu12.inst            3                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu12.data        18204                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu13.inst            3                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu13.data        18180                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu14.inst            3                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu14.data        17758                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu15.inst            1                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu15.data        19120                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            358477                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::cpu00.inst         2168                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu00.data        89958                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu01.inst          198                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu01.data        17092                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu02.inst           16                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu02.data        16514                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu03.inst           13                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu03.data        17782                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu04.inst            1                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu04.data        17228                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu05.inst            7                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu05.data        17421                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu06.inst           10                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu06.data        16931                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu07.inst            6                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu07.data        18317                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu08.inst            3                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu08.data        17912                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu09.inst            7                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu09.data        17908                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu10.inst            3                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu10.data        17194                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu11.inst           10                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu11.data        18506                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu12.inst            3                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu12.data        18204                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu13.inst            3                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu13.data        18180                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu14.inst            3                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu14.data        17758                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu15.inst            1                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu15.data        19120                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           358477                       # number of overall MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::cpu00.data       265710                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu01.data       911705                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu06.data       689032                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu11.data       674009                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total      2540456                       # number of UpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::cpu00.data        12957                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total        12957                       # number of SCUpgradeReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu00.data   8054776891                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu01.data     24140003                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu02.data     15317970                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu03.data     17884803                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu04.data     14248925                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu05.data     19588740                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu06.data     15740826                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu07.data     18728629                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu08.data     14230973                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu09.data     20690449                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu10.data     12941011                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu11.data     20221412                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu12.data     13384282                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu13.data     22622637                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu14.data     12929068                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu15.data     21494047                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   8318940666                       # number of ReadExReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu00.inst    465061464                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu01.inst     42444016                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu02.inst      3434136                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu03.inst      2791840                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu04.inst       215804                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu05.inst      1543011                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu06.inst      2153015                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu07.inst      1315502                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu08.inst       651318                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu09.inst      1532074                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu10.inst       644446                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu11.inst      2154004                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu12.inst       645008                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu13.inst       679757                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu14.inst       643234                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu15.inst       228281                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    526136910                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu00.data  11236393416                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu01.data   3662724133                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu02.data   3546961145                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu03.data   3817171402                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu04.data   3703802514                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu05.data   3737625999                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu06.data   3635757233                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu07.data   3932628303                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu08.data   3847966134                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu09.data   3840283059                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu10.data   3693783386                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu11.data   3970522794                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu12.data   3910713314                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu13.data   3898404376                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu14.data   3816492191                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu15.data   4100811791                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total  68352041190                       # number of ReadSharedReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu00.inst    465061464                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu00.data  19291170307                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu01.inst     42444016                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu01.data   3686864136                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu02.inst      3434136                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu02.data   3562279115                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu03.inst      2791840                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu03.data   3835056205                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu04.inst       215804                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu04.data   3718051439                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu05.inst      1543011                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu05.data   3757214739                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu06.inst      2153015                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu06.data   3651498059                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu07.inst      1315502                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu07.data   3951356932                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu08.inst       651318                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu08.data   3862197107                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu09.inst      1532074                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu09.data   3860973508                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu10.inst       644446                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu10.data   3706724397                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu11.inst      2154004                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu11.data   3990744206                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu12.inst       645008                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu12.data   3924097596                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu13.inst       679757                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu13.data   3921027013                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu14.inst       643234                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu14.data   3829421259                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu15.inst       228281                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu15.data   4122305838                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  77197118766                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu00.inst    465061464                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu00.data  19291170307                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu01.inst     42444016                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu01.data   3686864136                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu02.inst      3434136                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu02.data   3562279115                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu03.inst      2791840                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu03.data   3835056205                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu04.inst       215804                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu04.data   3718051439                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu05.inst      1543011                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu05.data   3757214739                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu06.inst      2153015                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu06.data   3651498059                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu07.inst      1315502                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu07.data   3951356932                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu08.inst       651318                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu08.data   3862197107                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu09.inst      1532074                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu09.data   3860973508                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu10.inst       644446                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu10.data   3706724397                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu11.inst      2154004                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu11.data   3990744206                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu12.inst       645008                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu12.data   3924097596                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu13.inst       679757                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu13.data   3921027013                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu14.inst       643234                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu14.data   3829421259                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu15.inst       228281                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu15.data   4122305838                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  77197118766                       # number of overall MSHR miss cycles
system.l2.CleanEvict_mshr_miss_rate::writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu00.data     0.542857                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu01.data     0.764706                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu06.data     0.790323                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu11.data     0.750000                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.732794                       # mshr miss rate for UpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::cpu00.data            1                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.333333                       # mshr miss rate for SCUpgradeReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu00.data     0.400889                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu01.data     0.118519                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu02.data     0.074766                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu03.data     0.085977                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu04.data     0.063892                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu05.data     0.097849                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu06.data     0.075569                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu07.data     0.083493                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu08.data     0.062441                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu09.data     0.097959                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu10.data     0.057416                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu11.data     0.090211                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu12.data     0.055062                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu13.data     0.103143                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu14.data     0.056391                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu15.data     0.090334                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.355947                       # mshr miss rate for ReadExReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu00.inst     0.272533                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu01.inst     0.383721                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu02.inst     0.036952                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu03.inst     0.029817                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu04.inst     0.002532                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu05.inst     0.017632                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu06.inst     0.025063                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu07.inst     0.014019                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu08.inst     0.007595                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu09.inst     0.017544                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu10.inst     0.007576                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu11.inst     0.024752                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu12.inst     0.007557                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu13.inst     0.007500                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu14.inst     0.007557                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu15.inst     0.002532                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.173384                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu00.data     0.153177                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu01.data     0.209088                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu02.data     0.187060                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu03.data     0.201262                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu04.data     0.179833                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu05.data     0.207938                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu06.data     0.179281                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu07.data     0.198338                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu08.data     0.175146                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu09.data     0.195089                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu10.data     0.176938                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu11.data     0.185313                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu12.data     0.174755                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu13.data     0.195055                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu14.data     0.180127                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu15.data     0.184365                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.181167                       # mshr miss rate for ReadSharedReq accesses
system.l2.demand_mshr_miss_rate::cpu00.inst     0.272533                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu00.data     0.206530                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu01.inst     0.383721                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu01.data     0.208046                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu02.inst     0.036952                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu02.data     0.185843                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu03.inst     0.029817                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu03.data     0.199996                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu04.inst     0.002532                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu04.data     0.178591                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu05.inst     0.017632                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu05.data     0.206723                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu06.inst     0.025063                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu06.data     0.178227                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu07.inst     0.014019                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu07.data     0.197050                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu08.inst     0.007595                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu08.data     0.173989                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu09.inst     0.017544                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu09.data     0.194057                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu10.inst     0.007576                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu10.data     0.175662                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu11.inst     0.024752                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu11.data     0.184326                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu12.inst     0.007557                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu12.data     0.173471                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu13.inst     0.007500                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu13.data     0.194057                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu14.inst     0.007557                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu14.data     0.178801                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu15.inst     0.002532                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu15.data     0.183367                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.191284                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::cpu00.inst     0.272533                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu00.data     0.206530                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu01.inst     0.383721                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu01.data     0.208046                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu02.inst     0.036952                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu02.data     0.185843                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu03.inst     0.029817                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu03.data     0.199996                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu04.inst     0.002532                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu04.data     0.178591                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu05.inst     0.017632                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu05.data     0.206723                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu06.inst     0.025063                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu06.data     0.178227                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu07.inst     0.014019                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu07.data     0.197050                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu08.inst     0.007595                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu08.data     0.173989                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu09.inst     0.017544                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu09.data     0.194057                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu10.inst     0.007576                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu10.data     0.175662                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu11.inst     0.024752                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu11.data     0.184326                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu12.inst     0.007557                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu12.data     0.173471                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu13.inst     0.007500                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu13.data     0.194057                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu14.inst     0.007557                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu14.data     0.178801                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu15.inst     0.002532                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu15.data     0.183367                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.191284                       # mshr miss rate for overall accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu00.data 13984.736842                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu01.data 14026.230769                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu06.data 14061.877551                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu11.data 14041.854167                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 14035.668508                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::cpu00.data        12957                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total        12957                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu00.data 214171.525193                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu01.data 215535.741071                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu02.data 212749.583333                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu03.data 212914.321429                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu04.data 215892.803030                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu05.data 215260.879121                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu06.data 215627.753425                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu07.data 215271.597701                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu08.data 215620.803030                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu09.data 215525.510417                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu10.data 215683.516667                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu11.data 215121.404255                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu12.data 215875.516129                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu13.data 215453.685714                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu14.data 215484.466667                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu15.data 214940.470000                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 214201.423024                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu00.inst 214511.745387                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu01.inst 214363.717172                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu02.inst 214633.500000                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu03.inst 214756.923077                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu04.inst       215804                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu05.inst 220430.142857                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu06.inst 215301.500000                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu07.inst 219250.333333                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu08.inst       217106                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu09.inst 218867.714286                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu10.inst 214815.333333                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu11.inst 215400.400000                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu12.inst 215002.666667                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu13.inst 226585.666667                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu14.inst 214411.333333                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu15.inst       228281                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 214574.596248                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu00.data 214643.897992                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu01.data 215708.135041                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu02.data 215725.650468                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu03.data 215683.772291                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu04.data 215814.154178                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu05.data 215673.744893                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu06.data 215669.547574                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu07.data 215722.891004                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu08.data 215620.650790                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu09.data 215600.890355                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu10.data 215582.081592                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu11.data 215648.641864                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu12.data 215561.311542                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu13.data 215679.356902                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu14.data 215645.394451                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu15.data 215605.246635                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 215493.780313                       # average ReadSharedReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu00.inst 214511.745387                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu00.data 214446.411737                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu01.inst 214363.717172                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu01.data 215707.005383                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu02.inst 214633.500000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu02.data 215712.675003                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu03.inst 214756.923077                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu03.data 215670.689742                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu04.inst       215804                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu04.data 215814.455479                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu05.inst 220430.142857                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu05.data 215671.588256                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu06.inst 215301.500000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu06.data 215669.367373                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu07.inst 219250.333333                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu07.data 215720.747502                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu08.inst       217106                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu08.data 215620.651351                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu09.inst 218867.714286                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu09.data 215600.486263                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu10.inst 214815.333333                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu10.data 215582.435559                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu11.inst 215400.400000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu11.data 215645.963796                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu12.inst 215002.666667                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu12.data 215562.381674                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu13.inst 226585.666667                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu13.data 215678.053520                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu14.inst 214411.333333                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu14.data 215644.850715                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu15.inst       228281                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu15.data 215601.769770                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 215347.480497                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu00.inst 214511.745387                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu00.data 214446.411737                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu01.inst 214363.717172                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu01.data 215707.005383                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu02.inst 214633.500000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu02.data 215712.675003                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu03.inst 214756.923077                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu03.data 215670.689742                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu04.inst       215804                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu04.data 215814.455479                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu05.inst 220430.142857                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu05.data 215671.588256                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu06.inst 215301.500000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu06.data 215669.367373                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu07.inst 219250.333333                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu07.data 215720.747502                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu08.inst       217106                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu08.data 215620.651351                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu09.inst 218867.714286                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu09.data 215600.486263                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu10.inst 214815.333333                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu10.data 215582.435559                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu11.inst 215400.400000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu11.data 215645.963796                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu12.inst 215002.666667                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu12.data 215562.381674                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu13.inst 226585.666667                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu13.data 215678.053520                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu14.inst 214411.333333                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu14.data 215644.850715                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu15.inst       228281                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu15.data 215601.769770                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 215347.480497                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.membus.trans_dist::ReadResp             319639                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       267171                       # Transaction distribution
system.membus.trans_dist::CleanEvict            74308                       # Transaction distribution
system.membus.trans_dist::UpgradeReq             1376                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq             62                       # Transaction distribution
system.membus.trans_dist::ReadExReq             38821                       # Transaction distribution
system.membus.trans_dist::ReadExResp            38821                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        319640                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port      1059838                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                1059838                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port     40040384                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                40040384                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                             1240                       # Total snoops (count)
system.membus.snoop_fanout::samples            841187                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  841187    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              841187                       # Request fanout histogram
system.membus.reqLayer0.occupancy          2211188201                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               4.1                       # Layer utilization (%)
system.membus.respLayer1.occupancy         1792300000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              3.4                       # Layer utilization (%)
system.tol2bus.snoop_filter.tot_requests      4688118                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests      1835101                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests      1382718                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops           5006                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops         4446                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops          560                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.trans_dist::ReadResp           2214810                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      1447186                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean         8328                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         1205615                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq            1426                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq            64                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp           1490                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           109161                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          109161                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq         14142                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq      2200669                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu00.icache.mem_side::system.l2.cpu_side        23351                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu00.dcache.mem_side::system.l2.cpu_side      1442249                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu01.icache.mem_side::system.l2.cpu_side         1169                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu01.dcache.mem_side::system.l2.cpu_side       292023                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu02.icache.mem_side::system.l2.cpu_side          930                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu02.dcache.mem_side::system.l2.cpu_side       308792                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu03.icache.mem_side::system.l2.cpu_side          937                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu03.dcache.mem_side::system.l2.cpu_side       319751                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu04.icache.mem_side::system.l2.cpu_side          840                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu04.dcache.mem_side::system.l2.cpu_side       338370                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu05.icache.mem_side::system.l2.cpu_side          845                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu05.dcache.mem_side::system.l2.cpu_side       304045                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu06.icache.mem_side::system.l2.cpu_side          848                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu06.dcache.mem_side::system.l2.cpu_side       327063                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu07.icache.mem_side::system.l2.cpu_side          920                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu07.dcache.mem_side::system.l2.cpu_side       336873                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu08.icache.mem_side::system.l2.cpu_side          841                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu08.dcache.mem_side::system.l2.cpu_side       357592                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu09.icache.mem_side::system.l2.cpu_side          849                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu09.dcache.mem_side::system.l2.cpu_side       322406                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu10.icache.mem_side::system.l2.cpu_side          843                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu10.dcache.mem_side::system.l2.cpu_side       341048                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu11.icache.mem_side::system.l2.cpu_side          859                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu11.dcache.mem_side::system.l2.cpu_side       356659                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu12.icache.mem_side::system.l2.cpu_side          844                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu12.dcache.mem_side::system.l2.cpu_side       373080                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu13.icache.mem_side::system.l2.cpu_side          851                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu13.dcache.mem_side::system.l2.cpu_side       333882                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu14.icache.mem_side::system.l2.cpu_side          844                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu14.dcache.mem_side::system.l2.cpu_side       352804                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu15.icache.mem_side::system.l2.cpu_side          840                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu15.dcache.mem_side::system.l2.cpu_side       371764                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               6515012                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu00.icache.mem_side::system.l2.cpu_side       985344                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu00.dcache.mem_side::system.l2.cpu_side     45428032                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu01.icache.mem_side::system.l2.cpu_side        41792                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu01.dcache.mem_side::system.l2.cpu_side      8423488                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu02.icache.mem_side::system.l2.cpu_side        31808                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu02.dcache.mem_side::system.l2.cpu_side      9184192                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu03.icache.mem_side::system.l2.cpu_side        32064                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu03.dcache.mem_side::system.l2.cpu_side      9147264                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu04.icache.mem_side::system.l2.cpu_side        28480                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu04.dcache.mem_side::system.l2.cpu_side      9899328                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu05.icache.mem_side::system.l2.cpu_side        28672                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu05.dcache.mem_side::system.l2.cpu_side      8707520                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu06.icache.mem_side::system.l2.cpu_side        28736                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu06.dcache.mem_side::system.l2.cpu_side      9989440                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu07.icache.mem_side::system.l2.cpu_side        31488                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu07.dcache.mem_side::system.l2.cpu_side      9534400                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu08.icache.mem_side::system.l2.cpu_side        28544                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu08.dcache.mem_side::system.l2.cpu_side     10783872                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu09.icache.mem_side::system.l2.cpu_side        28800                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu09.dcache.mem_side::system.l2.cpu_side      9782656                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu10.icache.mem_side::system.l2.cpu_side        28608                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu10.dcache.mem_side::system.l2.cpu_side     10424192                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu11.icache.mem_side::system.l2.cpu_side        29120                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu11.dcache.mem_side::system.l2.cpu_side     10609792                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu12.icache.mem_side::system.l2.cpu_side        28608                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu12.dcache.mem_side::system.l2.cpu_side     11172480                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu13.icache.mem_side::system.l2.cpu_side        28864                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu13.dcache.mem_side::system.l2.cpu_side      9902976                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu14.icache.mem_side::system.l2.cpu_side        28608                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu14.dcache.mem_side::system.l2.cpu_side     10492032                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu15.icache.mem_side::system.l2.cpu_side        28480                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu15.dcache.mem_side::system.l2.cpu_side     11073536                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              195993216                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          797040                       # Total snoops (count)
system.tol2bus.snoop_fanout::samples          2700676                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.922757                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           2.386481                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                1811607     67.08%     67.08% # Request fanout histogram
system.tol2bus.snoop_fanout::1                 382443     14.16%     81.24% # Request fanout histogram
system.tol2bus.snoop_fanout::2                 257437      9.53%     90.77% # Request fanout histogram
system.tol2bus.snoop_fanout::3                 153296      5.68%     96.45% # Request fanout histogram
system.tol2bus.snoop_fanout::4                   5412      0.20%     96.65% # Request fanout histogram
system.tol2bus.snoop_fanout::5                   5084      0.19%     96.84% # Request fanout histogram
system.tol2bus.snoop_fanout::6                   5168      0.19%     97.03% # Request fanout histogram
system.tol2bus.snoop_fanout::7                   3774      0.14%     97.17% # Request fanout histogram
system.tol2bus.snoop_fanout::8                   4065      0.15%     97.32% # Request fanout histogram
system.tol2bus.snoop_fanout::9                   4610      0.17%     97.49% # Request fanout histogram
system.tol2bus.snoop_fanout::10                  4465      0.17%     97.66% # Request fanout histogram
system.tol2bus.snoop_fanout::11                  4090      0.15%     97.81% # Request fanout histogram
system.tol2bus.snoop_fanout::12                  4075      0.15%     97.96% # Request fanout histogram
system.tol2bus.snoop_fanout::13                  3404      0.13%     98.08% # Request fanout histogram
system.tol2bus.snoop_fanout::14                  2818      0.10%     98.19% # Request fanout histogram
system.tol2bus.snoop_fanout::15                 48734      1.80%     99.99% # Request fanout histogram
system.tol2bus.snoop_fanout::16                   194      0.01%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::17                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::18                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::19                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::20                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::21                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::22                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::23                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::24                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::25                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::26                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::27                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::28                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::29                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::30                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::31                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::32                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value             16                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            2700676                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         8230904340                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             15.4                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy          27951742                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.1                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        1765064407                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             3.3                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy           1834283                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy         374000926                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             0.7                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy           1547114                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy         392624797                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             0.7                       # Layer utilization (%)
system.tol2bus.respLayer6.occupancy           1557130                       # Layer occupancy (ticks)
system.tol2bus.respLayer6.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer7.occupancy         411334370                       # Layer occupancy (ticks)
system.tol2bus.respLayer7.utilization             0.8                       # Layer utilization (%)
system.tol2bus.respLayer8.occupancy           1421096                       # Layer occupancy (ticks)
system.tol2bus.respLayer8.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer9.occupancy         431073884                       # Layer occupancy (ticks)
system.tol2bus.respLayer9.utilization             0.8                       # Layer utilization (%)
system.tol2bus.respLayer10.occupancy          1424097                       # Layer occupancy (ticks)
system.tol2bus.respLayer10.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer11.occupancy        392176823                       # Layer occupancy (ticks)
system.tol2bus.respLayer11.utilization            0.7                       # Layer utilization (%)
system.tol2bus.respLayer12.occupancy          1435975                       # Layer occupancy (ticks)
system.tol2bus.respLayer12.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer13.occupancy        414375521                       # Layer occupancy (ticks)
system.tol2bus.respLayer13.utilization            0.8                       # Layer utilization (%)
system.tol2bus.respLayer14.occupancy          1534889                       # Layer occupancy (ticks)
system.tol2bus.respLayer14.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer15.occupancy        434260501                       # Layer occupancy (ticks)
system.tol2bus.respLayer15.utilization            0.8                       # Layer utilization (%)
system.tol2bus.respLayer16.occupancy          1428992                       # Layer occupancy (ticks)
system.tol2bus.respLayer16.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer17.occupancy        453798744                       # Layer occupancy (ticks)
system.tol2bus.respLayer17.utilization            0.8                       # Layer utilization (%)
system.tol2bus.respLayer18.occupancy          1427671                       # Layer occupancy (ticks)
system.tol2bus.respLayer18.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer19.occupancy        410869274                       # Layer occupancy (ticks)
system.tol2bus.respLayer19.utilization            0.8                       # Layer utilization (%)
system.tol2bus.respLayer20.occupancy          1429009                       # Layer occupancy (ticks)
system.tol2bus.respLayer20.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer21.occupancy        433783039                       # Layer occupancy (ticks)
system.tol2bus.respLayer21.utilization            0.8                       # Layer utilization (%)
system.tol2bus.respLayer22.occupancy          1446436                       # Layer occupancy (ticks)
system.tol2bus.respLayer22.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer23.occupancy        456365882                       # Layer occupancy (ticks)
system.tol2bus.respLayer23.utilization            0.9                       # Layer utilization (%)
system.tol2bus.respLayer24.occupancy          1421312                       # Layer occupancy (ticks)
system.tol2bus.respLayer24.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer25.occupancy        477568233                       # Layer occupancy (ticks)
system.tol2bus.respLayer25.utilization            0.9                       # Layer utilization (%)
system.tol2bus.respLayer26.occupancy          1427040                       # Layer occupancy (ticks)
system.tol2bus.respLayer26.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer27.occupancy        428509595                       # Layer occupancy (ticks)
system.tol2bus.respLayer27.utilization            0.8                       # Layer utilization (%)
system.tol2bus.respLayer28.occupancy          1421585                       # Layer occupancy (ticks)
system.tol2bus.respLayer28.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer29.occupancy        451833325                       # Layer occupancy (ticks)
system.tol2bus.respLayer29.utilization            0.8                       # Layer utilization (%)
system.tol2bus.respLayer30.occupancy          1409652                       # Layer occupancy (ticks)
system.tol2bus.respLayer30.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer31.occupancy        476522018                       # Layer occupancy (ticks)
system.tol2bus.respLayer31.utilization            0.9                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
