<!DOCTYPE HTML >
<html><head><meta http-equiv="Content-Type" content="text/html;charset=UTF-8">
<title>AXI SVT UVM  Documentation - CoverGroup Reference</title>
<link href="svdoc.css" rel="stylesheet" type="text/css">
<link href="svdoctabs.css" rel="stylesheet" type="text/css">
<link href="dashboard.css" rel="stylesheet" type="text/css">
<script src="advancedsearch.js"></script>
<script src="GeneralUtility.js"></script>
<script src="PCFiltering.js"></script>
</head><body>
<!-- Generated by svdoc O-2018.09 -->
<div class="tabs"><ul>
  <li><a href="index.html" TITLE = "About this product"><span>Main&nbsp;Page</span></a></li>
  <li><a href="classhierarchy.html" TITLE = "List of all classes showing the parent/child relationship"><span>Classes</span></a></li>
  <li><a href="macros.html" TITLE = "Alphabetical listing of macros"><span>Macros</span></a></li>
  <li id="current"><a href="level1_covergroups.html" TITLE = "Coverage"><span>Coverage</span></a></li>
  <li><a href="protocolChecks.html" TITLE = "List of Protocol Checks defined in VIP"><span>Protocol&nbsp;Checks</span></a></li>
  <li><a href="sequencepages.html" TITLE = "List of Sequences"><span>Sequences</span></a></li>
  <li><a href="interfaces.html" TITLE = "List of Interfaces"><span>Interfaces</span></a></li>
  <li><a href="globals.html" TITLE = "Global members"><span>Globals</span></a></li>
  <li><a href="indexall.html" TITLE = "Complete Index of all Source Code Elements"><span>Index</span></a></li>
  <li><a href="help.html" TITLE = "Help"><span>?</span></a></li>
  <li><form action="javascript:SearchFunction(form.searchtext.value, '', form.searchmode.value)"><table border="0"><tr>
    <td><input NAME="searchbtn" TYPE=button VALUE=" Search " onChange="SearchFunction(form.searchtext.value, '', form.searchmode.value)"></td>
    <td><input NAME="searchtext" TYPE=text VALUE="" onChange="SearchFunction(form.searchtext.value, '', form.searchmode.value)"></td>
    <td><select NAME="searchmode" TYPE=text >
          <option value=simple>simple</option>
          <option value=regexpr>reg expr</option>
    </select></td>
  </tr></table></form></li>
</ul></div>
<div class="tabs"><ul>
  <li id="current"><a href="level1_covergroups.html" TITLE = "Covergroups"><span>Covergroups</span></a></li>
  <li><a href="checksCoverage.html" TITLE = "Protocol Check Covergroups"><span>Protocol&nbsp;Check&nbsp;Covergroups</span></a></li>
</ul></div>
<h1>AXI SVT UVM  Documentation - CoverGroup Reference</h1>

 <p><h3><a class="anchor" name ="item_amba_svt"> Functional Covergroups for Product: amba_svt</a>
<table id="tableCov_amba_svt" class="clmdTable" cellpadding="2" cellspacing="0" width="100%"  border="1" style="table-layout: fixed;"> 
<tr>
<th class="MemberListLeft" valign="bottom" width="30%" > Covergroup </th>
<th class="MemberListLeft" valign="bottom" width="70%"> Description </th>
</tr>
<tr>
<td class="FixedMemberList" valign="center"><a class="ClassLink" href="class_svt_axi_port_monitor_def_cov_callback.html#item_axi_back_to_back_read_burst_sequence">axi_back_to_back_read_burst_sequence</a></td>
<td class="FixedMemberList" valign="center">Coverage group for covering Back To Back READ BURST. 
 This covergroup is triggered when address phase of first READ xact has completed and
 immediately next clock address phase of second READ xact has started</td>
</tr>
<tr>
<td class="FixedMemberList" valign="center"><a class="ClassLink" href="class_svt_axi_port_monitor_def_cov_callback.html#item_axi_back_to_back_write_burst_sequence">axi_back_to_back_write_burst_sequence</a></td>
<td class="FixedMemberList" valign="center">Coverage group for covering Back To Back WRITE BURST. 
 This covergroup is triggered when address phase of first WRITE xact has completed and
 immediately next clock address phase of second WRITE xact has started</td>
</tr>
<tr>
<td class="FixedMemberList" valign="center"><a class="ClassLink" href="class_svt_axi_port_monitor_def_cov_callback.html#item_axi_four_excl_normal_sequence">axi_four_excl_normal_sequence</a></td>
<td class="FixedMemberList" valign="center">Covergroup: axi_four_excl_normal_sequence

<p>
 This cover group covers specific combinations of exclusive and normal
 transactions, for a sequence of four transactions. For eg.
 Excl-Normal-Excl-Normal,Normal-Normal-Excl-Normal etc. 
 <br>
 Following sequences are supported:

<ul><li>
 NR_NR_NR_EX

</li><li>
 NR_NR_EX_NR

</li><li>
 NR_NR_EX_EX

</li><li>
 NR_EX_NR_NR

</li><li>
 NR_EX_NR_EX

</li><li>
 NR_EX_EX_NR

</li><li>
 NR_EX_EX_EX

</li><li>
 EX_NR_NR_NR

</li><li>
 EX_NR_NR_EX

</li><li>
 EX_NR_EX_NR

</li><li>
 EX_NR_EX_EX

</li><li>
 EX_EX_NR_NR

</li><li>
 EX_EX_NR_EX

</li><li>
 EX_EX_EX_NR

</li></ul>
</td>
</tr>
<tr>
<td class="FixedMemberList" valign="center"><a class="ClassLink" href="class_svt_axi_port_monitor_def_cov_callback.html#item_axi_four_state_rd_wr_burst_sequence">axi_four_state_rd_wr_burst_sequence</a></td>
<td class="FixedMemberList" valign="center">Covergroup: axi_four_state_rd_wr_burst_sequence

<p>
 This cover group covers specific combinations of read and write
 transactions, for a sequence of four transactions. For eg.
 Write-Write-Write-Write or Write-Read-Write-Read, etc. This covergroup is
 hit when address phase completion of four transactions are observed in a
 specific combination as described above. When address phases of READ and
 WRITE transactions get completed at same time, it is not deterministic
 whether it is a read-write or write-read scenario. In such situation,
 either sequence containing read-write or write-read may get hit.
 <br>
 Following sequences are currently supported:

<ul><li>
 WR_WR_WR_WR

</li><li>
 WR_RD_WR_RD

</li><li>
 WR_WR_RD_RD

</li><li>
 RD_RD_WR_WR

</li><li>
 RD_RD_RD_RD

</li><li>
 WR_WR_WR_RD

</li><li>
 RD_WR_RD_WR

</li><li>
 RD_RD_RD_WR

</li></ul>

 Reference: AMBA AXI and ACE Protocol Specification: ARM IHI 0022E ID022613; Section A:3.4.1</td>
</tr>
<tr>
<td class="FixedMemberList" valign="center"><a class="ClassLink" href="class_svt_axi_port_monitor_def_cov_callback.html#item_axi_write_read_diff_id_completed_out_of_order">axi_write_read_diff_id_completed_out_of_order</a></td>
<td class="FixedMemberList" valign="center">Coverage group for covering Read/Write Completed out of order with ARID != AWID</td>
</tr>
<tr>
<td class="FixedMemberList" valign="center"><a class="ClassLink" href="class_svt_axi_port_monitor_def_cov_callback.html#item_axi_write_read_same_id_completed_out_of_order">axi_write_read_same_id_completed_out_of_order</a></td>
<td class="FixedMemberList" valign="center">Coverage group for covering Read/Write Completed out of order with ARID==AWID</td>
</tr>
<tr>
<td class="FixedMemberList" valign="center"><a class="ClassLink" href="class_svt_axi_port_monitor_def_cov_callback.html#item_axi_wstrb_to_signal_unaligned_start_address">axi_wstrb_to_signal_unaligned_start_address</a></td>
<td class="FixedMemberList" valign="center">Covergroup: axi_wstrb_to_signal_unaligned_start_address

<p>

<ul><li>
 This cover group covers the scenario in which a master can provide an aligned address to a write transaction, and use the write strobes to indicate unaligned start address.

</li><li>
 Reference: AMBA AXI and ACE Protocol Specification: ARM IHI 0022E ID022613; Section A:3.4.3 

</li></ul>
</td>
</tr>
<tr>
<td class="FixedMemberList" valign="center"><a class="ClassLink" href="class_svt_axi_port_monitor_def_cov_callback.html#item_signal_master_slave_valid_ready_dependency">signal_master_slave_valid_ready_dependency</a></td>
<td class="FixedMemberList" valign="center">Covergroup: signal_master_slave_valid_ready_dependency
 The bins will get hit if signals are deassarted for N clock cycle mentioned by the user using port configuration parameter. 
 For Eg: The signal AWVALID has to remain deasserted for N clocks (user
 input) after AWREADY is deasserted, then coverpoint AWVALID_AWREADY_Dependency will get hit.
 In this case N value will be <a class="ClassLink" href="class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="class_svt_axi_port_configuration.html#item_cov_num_clks_awvalid_awready_dependency">cov_num_clks_awvalid_awready_dependency</a>.

<p>
 Coverpoints:

<ul><li>
 AWVALID_AWREADY_Dependency : Will get hit if AWVALID remains deasserted for N clock cycles(N = <a class="ClassLink" href="class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="class_svt_axi_port_configuration.html#item_cov_num_clks_awvalid_awready_dependency">cov_num_clks_awvalid_awready_dependency</a>) after AWREADY is deasserted.

</li><li>
 AWVALID_WREADY_Dependency : Will get hit if AWVALID remains deasserted for N clock cycles(N = <a class="ClassLink" href="class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="class_svt_axi_port_configuration.html#item_cov_num_clks_awvalid_wready_dependency">cov_num_clks_awvalid_wready_dependency</a>) after WREADY is deasserted.

</li><li>
 AWVALID_RVALID_Dependency : Will get hit if AWVALID remains deasserted for N clock cycles(N = <a class="ClassLink" href="class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="class_svt_axi_port_configuration.html#item_cov_num_clks_awvalid_rvalid_dependency">cov_num_clks_awvalid_rvalid_dependency</a>) after RVALID is deasserted.

</li><li>
 AWVALID_BVALID_Dependency : Will get hit if AWVALID remains deasserted for N clock cycles(N = <a class="ClassLink" href="class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="class_svt_axi_port_configuration.html#item_cov_num_clks_awvalid_bvalid_dependency">cov_num_clks_awvalid_bvalid_dependency</a>) after BVALID is deasserted.

</li><li>
 WVALID_AWREADY_Dependency : Will get hit if WVALID remains deasserted for N clock cycles(N = <a class="ClassLink" href="class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="class_svt_axi_port_configuration.html#item_cov_num_clks_wvalid_awready_dependency">cov_num_clks_wvalid_awready_dependency</a>) after AWREADY is deasserted.

</li><li>
 WVALID_WREADY_Dependency : Will get hit if WVALID remains deasserted for N clock cycles(N = <a class="ClassLink" href="class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="class_svt_axi_port_configuration.html#item_cov_num_clks_wvalid_wready_dependency">cov_num_clks_wvalid_wready_dependency</a>) after WREADY is deasserted.

</li><li>
 WVALID_RVALID_Dependency : Will get hit if WVALID remains deasserted for N clock cycles(N = <a class="ClassLink" href="class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="class_svt_axi_port_configuration.html#item_cov_num_clks_wvalid_rvalid_dependency">cov_num_clks_wvalid_rvalid_dependency</a>) after RVALID is deasserted.

</li><li>
 WVALID_BVALID_Dependency : Will get hit if WVALID remains deasserted for N clock cycles(N = <a class="ClassLink" href="class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="class_svt_axi_port_configuration.html#item_cov_num_clks_wvalid_bvalid_dependency">cov_num_clks_wvalid_bvalid_dependency</a>) after BVALID is deasserted.

</li><li>
 RREADY_AWREADY_Dependency : Will get hit if RREADY remains deasserted for N clock cycles(N = <a class="ClassLink" href="class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="class_svt_axi_port_configuration.html#item_cov_num_clks_rready_awready_dependency">cov_num_clks_rready_awready_dependency</a>) after AWREADY is deasserted.

</li><li>
 RREADY_WREADY_Dependency : Will get hit if RREADY remains deasserted for N clock cycles(N = <a class="ClassLink" href="class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="class_svt_axi_port_configuration.html#item_cov_num_clks_rready_wready_dependency">cov_num_clks_rready_wready_dependency</a>) after WREADY is deasserted.

</li><li>
 RREADY_RVALID_Dependency : Will get hit if RREADY remains deasserted for N clock cycles(N = <a class="ClassLink" href="class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="class_svt_axi_port_configuration.html#item_cov_num_clks_rready_rvalid_dependency">cov_num_clks_rready_rvalid_dependency</a>) after RVALID is deasserted.

</li><li>
 RREADY_BVALID_Dependency : Will get hit if RREADY remains deasserted for N clock cycles(N = <a class="ClassLink" href="class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="class_svt_axi_port_configuration.html#item_cov_num_clks_rready_bvalid_dependency">cov_num_clks_rready_bvalid_dependency</a>) after BVALID is deasserted.

</li><li>
 BREADY_AWREADY_Dependency : Will get hit if BREADY remains deasserted for N clock cycles(N = <a class="ClassLink" href="class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="class_svt_axi_port_configuration.html#item_cov_num_clks_bready_awready_dependency">cov_num_clks_bready_awready_dependency</a>) after AWREADY is deasserted.

</li><li>
 BREADY_WREADY_Dependency : Will get hit if BREADY remains deasserted for N clock cycles(N = <a class="ClassLink" href="class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="class_svt_axi_port_configuration.html#item_cov_num_clks_bready_wready_dependency">cov_num_clks_bready_wready_dependency</a>) after WREADY is deasserted.

</li><li>
 BREADY_RVALID_Dependency : Will get hit if BREADY remains deasserted for N clock cycles(N = <a class="ClassLink" href="class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="class_svt_axi_port_configuration.html#item_cov_num_clks_bready_rvalid_dependency">cov_num_clks_bready_rvalid_dependency</a>) after RVALID is deasserted.

</li><li>
 BREADY_BVALID_Dependency : Will get hit if BREADY remains deasserted for N clock cycles(N = <a class="ClassLink" href="class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="class_svt_axi_port_configuration.html#item_cov_num_clks_bready_bvalid_dependency">cov_num_clks_bready_bvalid_dependency</a>) after BVALID is deasserted.

</li></ul>
</td>
</tr>
<tr>
<td class="FixedMemberList" valign="center"><a class="ClassLink" href="class_svt_axi_port_monitor_def_cov_callback.html#item_signal_master_valid_ready_dependency">signal_master_valid_ready_dependency</a></td>
<td class="FixedMemberList" valign="center">Covergroup: signal_master_valid_ready_dependency
 The bins will get hit if signals are deassarted for N clock cycle mentioned by the user using port configuration parameter. 
 For Eg: The signal AWVALID has to remain deasserted for N clocks (user
 input) after wvalid is deasserted, then coverpoint AWVALID_WVALID_Dependency will get hit.
 In this case N value will be <a class="ClassLink" href="class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="class_svt_axi_port_configuration.html#item_cov_num_clks_awvalid_wvalid_dependency">cov_num_clks_awvalid_wvalid_dependency</a>.

<p>
 Coverpoints:

<ul><li>
 AWVALID_WVALID_Dependency: Will get hit if AWVALID remains deasserted for N clock cycles(N = <a class="ClassLink" href="class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="class_svt_axi_port_configuration.html#item_cov_num_clks_awvalid_wvalid_dependency">cov_num_clks_awvalid_wvalid_dependency</a>) after WVALID is deasserted.

</li><li>
 AWVALID_RREADY_Dependency: Will get hit if AWVALID remains deasserted for N clock cycles(N = <a class="ClassLink" href="class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="class_svt_axi_port_configuration.html#item_cov_num_clks_awvalid_rready_dependency">cov_num_clks_awvalid_rready_dependency</a>) after RREADY is deasserted.

</li><li>
 AWVALID_BREADY_Dependency: Will get hit if AWVALID remains deasserted for N clock cycles(N = <a class="ClassLink" href="class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="class_svt_axi_port_configuration.html#item_cov_num_clks_awvalid_bready_dependency">cov_num_clks_awvalid_bready_dependency</a>) after BREADY is deasserted.

</li><li>
 WVALID_AWVALID_Dependency: Will get hit if WVALID remains deasserted for N clock cycles(N = <a class="ClassLink" href="class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="class_svt_axi_port_configuration.html#item_cov_num_clks_wvalid_awvalid_dependency">cov_num_clks_wvalid_awvalid_dependency</a>) after AWVALID is deasserted.

</li><li>
 WVALID_RREADY_Dependency: Will get hit if WVALID remains deasserted for N clock cycles(N = <a class="ClassLink" href="class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="class_svt_axi_port_configuration.html#item_cov_num_clks_wvalid_rready_dependency">cov_num_clks_wvalid_rready_dependency</a>) after RREADY is deasserted.

</li><li>
 WVALID_BREADY_Dependency: Will get hit if WVALID remains deasserted for N clock cycles(N = <a class="ClassLink" href="class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="class_svt_axi_port_configuration.html#item_cov_num_clks_wvalid_bready_dependency">cov_num_clks_wvalid_bready_dependency</a>) after BREADY is deasserted.

</li><li>
 RREADY_AWVALID_Dependency: Will get hit if RREADY remains deasserted for N clock cycles(N = <a class="ClassLink" href="class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="class_svt_axi_port_configuration.html#item_cov_num_clks_rready_awvalid_dependency">cov_num_clks_rready_awvalid_dependency</a>) after AWVALID is deasserted.

</li><li>
 RREADY_WVALID_Dependency: Will get hit if RREADY remains deasserted for N clock cycles(N = <a class="ClassLink" href="class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="class_svt_axi_port_configuration.html#item_cov_num_clks_rready_wvalid_dependency">cov_num_clks_rready_wvalid_dependency</a>) after WVALID is deasserted.

</li><li>
 RREADY_BREADY_Dependency: Will get hit if RREADY remains deasserted for N clock cycles(N = <a class="ClassLink" href="class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="class_svt_axi_port_configuration.html#item_cov_num_clks_rready_bready_dependency">cov_num_clks_rready_bready_dependency</a>) after BREADY is deasserted.

</li><li>
 BREADY_AWVALID_Dependency: Will get hit if BREADY remains deasserted for N clock cycles(N = <a class="ClassLink" href="class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="class_svt_axi_port_configuration.html#item_cov_num_clks_bready_awvalid_dependency">cov_num_clks_bready_awvalid_dependency</a>) after AWVALID is deasserted.

</li><li>
 BREADY_WVALID_Dependency: Will get hit if BREADY remains deasserted for N clock cycles(N = <a class="ClassLink" href="class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="class_svt_axi_port_configuration.html#item_cov_num_clks_bready_wvalid_dependency">cov_num_clks_bready_wvalid_dependency</a>) after WVALID is deasserted.

</li><li>
 BREADY_RREADY_Dependency: Will get hit if BREADY remains deasserted for N clock cycles(N = <a class="ClassLink" href="class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="class_svt_axi_port_configuration.html#item_cov_num_clks_bready_rready_dependency">cov_num_clks_bready_rready_dependency</a>) after RREADY is deasserted.

</li></ul>
</td>
</tr>
<tr>
<td class="FixedMemberList" valign="center"><a class="ClassLink" href="class_svt_axi_port_monitor_def_cov_callback.html#item_signal_slave_master_valid_ready_dependency">signal_slave_master_valid_ready_dependency</a></td>
<td class="FixedMemberList" valign="center">Covergroup: signal_slave_master_valid_ready_dependency
 The bins will get hit if signals are deassarted for N clock cycle mentioned by the user using port configuration parameter. 
 For Eg: The signal AWREADY has to remain deasserted for N clocks (user
 input) after AWVALID is deasserted, then coverpoint AWREADY_AWVALID_Dependency will get hit.
 In this case N value will be <a class="ClassLink" href="class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="class_svt_axi_port_configuration.html#item_cov_num_clks_awvalid_awready_dependency">cov_num_clks_awvalid_awready_dependency</a>.

<p>
 Coverpoints:

<ul><li>
 AWREADY_AWVALID_Dependency : Will get hit if AWREADY remains deasserted for N clock cycles(N = <a class="ClassLink" href="class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="class_svt_axi_port_configuration.html#item_cov_num_clks_awready_and_awvalid_dependency">cov_num_clks_awready_and_awvalid_dependency</a>) after AWVALIDis deasserted.

</li><li>
 AWREADY_WVALID_Dependency : Will get hit if AWREADY remains deasserted for N clock cycles(N = <a class="ClassLink" href="class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="class_svt_axi_port_configuration.html#item_cov_num_clks_awready_and_wvalid_dependency">cov_num_clks_awready_and_wvalid_dependency</a>) after WVALID is deasserted.

</li><li>
 AWREADY_RVALID_Dependency : Will get hit if AWREADY remains deasserted for N clock cycles(N = <a class="ClassLink" href="class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="class_svt_axi_port_configuration.html#item_cov_num_clks_awready_and_rvalid_dependency">cov_num_clks_awready_and_rvalid_dependency</a>) after RVALID is deasserted.

</li><li>
 AWREADY_BVALID_Dependency : Will get hit if AWREADY remains deasserted for N clock cycles(N = <a class="ClassLink" href="class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="class_svt_axi_port_configuration.html#item_cov_num_clks_awready_and_bvalid_dependency">cov_num_clks_awready_and_bvalid_dependency</a>) after BVALID is deasserted.

</li><li>
 WREADY_AWVALID_Dependency : Will get hit if WREADY remains deasserted for N clock cycles(N = <a class="ClassLink" href="class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="class_svt_axi_port_configuration.html#item_cov_num_clks_wready_and_awvalid_dependency">cov_num_clks_wready_and_awvalid_dependency</a>) after AWVALID is deasserted.

</li><li>
 WREADY_WVALID_Dependency : Will get hit if WREADY remains deasserted for N clock cycles(N = <a class="ClassLink" href="class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="class_svt_axi_port_configuration.html#item_cov_num_clks_wready_and_wvalid_dependency">cov_num_clks_wready_and_wvalid_dependency</a>) after WVALID is deasserted.

</li><li>
 WREADY_RREADY_Dependency : Will get hit if WREADY remains deasserted for N clock cycles(N = <a class="ClassLink" href="class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="class_svt_axi_port_configuration.html#item_cov_num_clks_wready_and_rready_dependency">cov_num_clks_wready_and_rready_dependency</a>) after RREADY is deasserted.

</li><li>
 WREADY_BREADY_Dependency : Will get hit if WREADY remains deasserted for N clock cycles(N = <a class="ClassLink" href="class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="class_svt_axi_port_configuration.html#item_cov_num_clks_wready_and_bready_dependency">cov_num_clks_wready_and_bready_dependency</a>) after BREADY is deasserted.

</li><li>
 RVALID_AWREADY_Dependency : Will get hit if RVALID remains deasserted for N clock cycles(N = <a class="ClassLink" href="class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="class_svt_axi_port_configuration.html#item_cov_num_clks_rvalid_and_awready_dependency">cov_num_clks_rvalid_and_awready_dependency</a>) after AWREADY is deasserted.

</li><li>
 RVALID_WREADY_Dependency : Will get hit if RVALID remains deasserted for N clock cycles(N = <a class="ClassLink" href="class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="class_svt_axi_port_configuration.html#item_cov_num_clks_rvalid_and_wready_dependency">cov_num_clks_rvalid_and_wready_dependency</a>) after WREADY is deasserted.

</li><li>
 RVALID_RREADY_Dependency : Will get hit if RVALID remains deasserted for N clock cycles(N = <a class="ClassLink" href="class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="class_svt_axi_port_configuration.html#item_cov_num_clks_rvalid_and_rready_dependency">cov_num_clks_rvalid_and_rready_dependency</a>) after RREADY is deasserted.

</li><li>
 RVALID_BREADY_Dependency : Will get hit if RVALID remains deasserted for N clock cycles(N = <a class="ClassLink" href="class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="class_svt_axi_port_configuration.html#item_cov_num_clks_rvalid_and_bready_dependency">cov_num_clks_rvalid_and_bready_dependency</a>) after BREADY is deasserted.

</li><li>
 BVALID_AWREADY_Dependency : Will get hit if BVALID remains deasserted for N clock cycles(N = <a class="ClassLink" href="class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="class_svt_axi_port_configuration.html#item_cov_num_clks_bvalid_and_awready_dependency">cov_num_clks_bvalid_and_awready_dependency</a>) afterAWREADY is deasserted.

</li><li>
 BVALID_WREADY_Dependency : Will get hit if BVALID remains deasserted for N clock cycles(N = <a class="ClassLink" href="class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="class_svt_axi_port_configuration.html#item_cov_num_clks_bvalid_and_wready_dependency">cov_num_clks_bvalid_and_wready_dependency</a>) after WREADY is deasserted.

</li><li>
 BVALID_RREADY_Dependency : Will get hit if BVALID remains deasserted for N clock cycles(N = <a class="ClassLink" href="class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="class_svt_axi_port_configuration.html#item_cov_num_clks_bvalid_and_rready_dependency">cov_num_clks_bvalid_and_rready_dependency</a>) after RREADY is deasserted.

</li><li>
 BVALID_BREADY_Dependency : Will get hit if BVALID remains deasserted for N clock cycles(N = <a class="ClassLink" href="class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="class_svt_axi_port_configuration.html#item_cov_num_clks_bvalid_and_bready_dependency">cov_num_clks_bvalid_and_bready_dependency</a>) after BREADY is deasserted.

</li></ul>
</td>
</tr>
<tr>
<td class="FixedMemberList" valign="center"><a class="ClassLink" href="class_svt_axi_port_monitor_def_cov_callback.html#item_signal_slave_valid_ready_dependency">signal_slave_valid_ready_dependency</a></td>
<td class="FixedMemberList" valign="center">Covergroup: signal_slave_valid_ready_dependency
 The bins will get hit if signals are deassarted for N clock cycle mentioned by the user using port configuration parameter. 
 For Eg: The signal WREADY has to remain deasserted for N clocks (user
 input) after arready is deasserted, then coverpoint WREADY_ARREADY_Dependency will get hit.
 In this case N value will be <a class="ClassLink" href="class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="class_svt_axi_port_configuration.html#item_cov_num_clks_wready_arready_dependency">cov_num_clks_wready_arready_dependency</a>.

<p>
 Coverpoints:

<ul><li>
 WREADY_ARREADY_Dependency : Will get hit if WREADY remains deasserted for N clock cycles(N = <a class="ClassLink" href="class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="class_svt_axi_port_configuration.html#item_cov_num_clks_wready_arready_dependency">cov_num_clks_wready_arready_dependency</a>) after ARREADY is deasserted.

</li><li>
 WREADY_RVALID_Dependency : Will get hit if WREADY remains deasserted for N clock cycles(N = <a class="ClassLink" href="class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="class_svt_axi_port_configuration.html#item_cov_num_clks_wready_rvalid_dependency">cov_num_clks_wready_rvalid_dependency</a>) after RVALID is deasserted.

</li><li>
 WREADY_BVALID_Dependency : Will get hit if WREADY remains deasserted for N clock cycles(N = <a class="ClassLink" href="class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="class_svt_axi_port_configuration.html#item_cov_num_clks_wready_bvalid_dependency">cov_num_clks_wready_bvalid_dependency</a>) after BVALID is deasserted.

</li><li>
 ARREADY_WREADY_Dependency : Will get hit if ARREADY remains deasserted for N clock cycles(N = <a class="ClassLink" href="class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="class_svt_axi_port_configuration.html#item_cov_num_clks_arready_wready_dependency">cov_num_clks_arready_wready_dependency</a>) after WREADY is deasserted.

</li><li>
 ARREADY_RVALID_Dependency : Will get hit if ARREADY remains deasserted for N clock cycles(N = <a class="ClassLink" href="class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="class_svt_axi_port_configuration.html#item_cov_num_clks_arready_rvalid_dependency">cov_num_clks_arready_rvalid_dependency</a>) after RVALID is deasserted.

</li><li>
 ARREADY_BVALID_Dependency : Will get hit if ARREADY remains deasserted for N clock cycles(N = <a class="ClassLink" href="class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="class_svt_axi_port_configuration.html#item_cov_num_clks_arready_bvalid_dependency">cov_num_clks_arready_bvalid_dependency</a>) after BVALID is deasserted.

</li><li>
 RVALID_ARREADY_Dependency : Will get hit if RVALID remains deasserted for N clock cycles(N = <a class="ClassLink" href="class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="class_svt_axi_port_configuration.html#item_cov_num_clks_rvalid_arready_dependency">cov_num_clks_rvalid_arready_dependency</a>) after ARREADY is deasserted.

</li><li>
 RVALID_WREADY_Dependency : Will get hit if RVALID remains deasserted for N clock cycles(N = <a class="ClassLink" href="class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="class_svt_axi_port_configuration.html#item_cov_num_clks_rvalid_wready_dependency">cov_num_clks_rvalid_wready_dependency</a>) after WREADY is deasserted.

</li><li>
 RVALID_BVALID_Dependency : Will get hit if RVALID remains deasserted for N clock cycles(N = <a class="ClassLink" href="class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="class_svt_axi_port_configuration.html#item_cov_num_clks_rvalid_bvalid_dependency">cov_num_clks_rvalid_bvalid_dependency</a>) after BVALID is deasserted.

</li><li>
 BVALID_ARREADY_Dependency : Will get hit if BVALID remains deasserted for N clock cycles(N = <a class="ClassLink" href="class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="class_svt_axi_port_configuration.html#item_cov_num_clks_bvalid_arready_dependency">cov_num_clks_bvalid_arready_dependency</a>) after ARREADY is deasserted.

</li><li>
 BVALID_WREADY_Dependency : Will get hit if BVALID remains deasserted for N clock cycles(N = <a class="ClassLink" href="class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="class_svt_axi_port_configuration.html#item_cov_num_clks_bvalid_wready_dependency">cov_num_clks_bvalid_wready_dependency</a>) after WREADY is deasserted.

</li><li>
 BVALID_RVALID_Dependency : Will get hit if BVALID remains deasserted for N clock cycles(N = <a class="ClassLink" href="class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="class_svt_axi_port_configuration.html#item_cov_num_clks_bvalid_rvalid_dependency">cov_num_clks_bvalid_rvalid_dependency</a>) after RVALID is deasserted.

</li></ul>
</td>
</tr>
<tr>
<td class="FixedMemberList" valign="center"><a class="ClassLink" href="class_svt_axi_port_monitor_def_state_cov_callback.html#item_signal_state_acaddr">signal_state_acaddr</a></td>
<td class="FixedMemberList" valign="center">State covergroups for ACE snoop channel protocol signals </td>
</tr>
<tr>
<td class="FixedMemberList" valign="center"><a class="ClassLink" href="class_svt_axi_port_monitor_def_state_cov_callback.html#item_signal_state_awaddr">signal_state_awaddr</a></td>
<td class="FixedMemberList" valign="center">State covergroups for common protocol signals among AXI3, AXI4, AXI4_Lite,
 ACE</td>
</tr>
<tr>
<td class="FixedMemberList" valign="center"><a class="ClassLink" href="class_svt_axi_port_monitor_def_state_cov_callback.html#item_signal_state_awlen">signal_state_awlen</a></td>
<td class="FixedMemberList" valign="center">State covergroups for common protocol signals among AXI3, AXI4, ACE</td>
</tr>
<tr>
<td class="FixedMemberList" valign="center"><a class="ClassLink" href="class_svt_axi_port_monitor_def_state_cov_callback.html#item_signal_state_awregion">signal_state_awregion</a></td>
<td class="FixedMemberList" valign="center">State covergroups for AXI4 and additional ACE read/write channel protocol signals</td>
</tr>
<tr>
<td class="FixedMemberList" valign="center"><a class="ClassLink" href="class_svt_axi_port_monitor_def_state_cov_callback.html#item_signal_state_tdata">signal_state_tdata</a></td>
<td class="FixedMemberList" valign="center">State coverage for STREAM protocol signals</td>
</tr>
<tr>
<td class="FixedMemberList" valign="center"><a class="ClassLink" href="class_svt_axi_port_monitor_def_state_cov_callback.html#item_signal_state_wid">signal_state_wid</a></td>
<td class="FixedMemberList" valign="center">State covergroups for AXI3 protocol signals</td>
</tr>
<tr>
<td class="FixedMemberList" valign="center"><a class="ClassLink" href="class_svt_axi_system_monitor_def_cov_callback.html#item_system_ace_barrier_response_with_outstanding_xacts">system_ace_barrier_response_with_outstanding_xacts</a></td>
<td class="FixedMemberList" valign="center">Covergroup: system_ace_barrier_response_with_outstanding_xacts

<p>
 Coverpoints:

<ul><li>
 ace_completed_barrier_type: This is covered when there are outstanding
 transactions in the queue of a master when the response to a barrier is
 received. There are multiple ways in which an interconnect can handle
 barriers. Some interconnects may send response to a barrier only after
 all outstanding transactions are complete. Others may forward
 the barrier downstream and wait for the response of the downstream
 barrier before responding to the original barrier. In such a case there
 could be outstanding transactions in the queue of the master when a
 barrier response is received. This coverpoint covers the latter behaviour.

<p>
 One or more ACE/ACE_LITE masters needed for this covergroup

</li></ul>

 Reference: AMBA AXI and ACE Protocol Specification: ARM IHI 0022E ID022613; C 8.3 </td>
</tr>
<tr>
<td class="FixedMemberList" valign="center"><a class="ClassLink" href="class_svt_axi_system_monitor_def_cov_callback.html#item_system_ace_coherent_and_snoop_association_recommended">system_ace_coherent_and_snoop_association_recommended</a></td>
<td class="FixedMemberList" valign="center">Covergroup: system_ace_coherent_and_snoop_association_recommended 

<p>
 Coverpoints: 

<p>

<ul><li>
 ace_coh_and_snp_association: This is covered when the interconnect issues recommended 
 snoop transaction to the snooped masters, in response to the coherent 
 transaction received from the initiating master. 

</li></ul>
 
 Reference: AMBA AXI and ACE Protocol Specification: ARM IHI 0022E ID022613; Table C6-1 </td>
</tr>
<tr>
<td class="FixedMemberList" valign="center"><a class="ClassLink" href="class_svt_axi_system_monitor_def_cov_callback.html#item_system_ace_coherent_and_snoop_association_recommended_and_optional">system_ace_coherent_and_snoop_association_recommended_and_optional</a></td>
<td class="FixedMemberList" valign="center">Covergroup: system_ace_coherent_and_snoop_association_recommended_and_optional 

<p>
 Coverpoints: 

<p>

<ul><li>
 ace_coh_and_snp_association: This is covered when the interconnect issues recommended 
 and optional snoop transaction to the snooped masters, in response to the coherent 
 transaction received from the initiating master. 

</li></ul>
 
 Reference: AMBA AXI and ACE Protocol Specification: ARM IHI 0022E ID022613; Table C6-1 </td>
</tr>
<tr>
<td class="FixedMemberList" valign="center"><a class="ClassLink" href="class_svt_axi_system_monitor_def_cov_callback.html#item_system_ace_concurrent_overlapping_coherent_xacts">system_ace_concurrent_overlapping_coherent_xacts</a></td>
<td class="FixedMemberList" valign="center">Covergroup: system_ace_concurrent_overlapping_coherent_xacts
 The covergroup system_ace_concurrent_overlapping_coherent_xacts covers coherent transactions initiated from different ACE masters concurrently on the same address.
 The covergroup needs atlease two ACE masters to be present in the system.
 Coverpoints:

<p>

<ul><li>
 coherent_xact_on_ace_master_port: This coverpoint covers <a class="ClassLink" href="class_svt_axi_transaction.html">svt_axi_transaction</a> <b>::</b> <a class="ClassLink" href="class_svt_axi_transaction.html#item_coherent_xact_type">coherent_xact_type</a> transaction . All coherent transactions capable of generating snoop are bins of this coverpoint .

</li><li>
 coherent_xact_on_other_ace_master_port_in_system : This coverpoint covers <a class="ClassLink" href="class_svt_axi_transaction.html">svt_axi_transaction</a> <b>::</b> <a class="ClassLink" href="class_svt_axi_transaction.html#item_coherent_xact_type">coherent_xact_type</a> transactions . All coherent transactions capable of generating snoop are bins of this coverpoint .

</li></ul>

 Reference: AMBA AXI and ACE Protocol Specification: ARM IHI 0022E ID022613; </td>
</tr>
<tr>
<td class="FixedMemberList" valign="center"><a class="ClassLink" href="class_svt_axi_system_monitor_def_cov_callback.html#item_system_ace_concurrent_readunique_cleanunique">system_ace_concurrent_readunique_cleanunique</a></td>
<td class="FixedMemberList" valign="center">Covergroup: system_ace_concurrent_readunique_cleanunique

<p>
 Coverpoints:

<p>

<ul><li>
 ace_concurrent_readunique_cleanunique: This is covered when multiple ACE masters
 concurrently(that are simultaneously active) initiate ReadUnique or CleanUnique transactions.

<p>
 Two or more ACE masters needed for this covergroup

</li></ul>

 Reference: AMBA AXI and ACE Protocol Specification: ARM IHI 0022E ID022613; Section C1.3.4 </td>
</tr>
<tr>
<td class="FixedMemberList" valign="center"><a class="ClassLink" href="class_svt_axi_system_monitor_def_cov_callback.html#item_system_ace_cross_cache_line_dirty_data_write">system_ace_cross_cache_line_dirty_data_write</a></td>
<td class="FixedMemberList" valign="center">Covergroup: system_ace_cross_cache_line_dirty_data_write

<p>
 Coverpoints:

<p>

<ul><li>
 ace_snoop_returns_data : This is covered only when one snoop returns a dirty data.

</li><li>
 wstrb_of_dirty_data : This will indicate whether the wstrb value of
 the dirty data is full cacheline or partial cacheline.

</li><li>
 ace_cross_cache_line_dirty_data_write: This is covered under the following
 conditions:

<ul><li>
 The interconnect may need to snoop multiple cachelines for a
 WRITEUNIQUE or READONCE transaction because it spans multiple cache
 lines.

</li><li>
 Atleast one or more snoop transactions return dirty data.

</li><li>
 The interconnect writes the dirty data of the snoop transactions to slave.
 One or more ACE masters needed for this covergroup

</li></ul>


</li></ul>

 Reference: AMBA AXI and ACE Protocol Specification: ARM IHI 0022E ID022613; C 13.4 </td>
</tr>
<tr>
<td class="FixedMemberList" valign="center"><a class="ClassLink" href="class_svt_axi_system_monitor_def_cov_callback.html#item_system_ace_dirty_data_write">system_ace_dirty_data_write</a></td>
<td class="FixedMemberList" valign="center">Covergroup: system_ace_dirty_data_write

<p>
 Coverpoints:

<p>

<ul><li>
 master_xact_of_ic_dirty_data_write: This is covered when the interconnect issues a write
 to the slave because dirty data was returned by one of the snoop responses and that
 dirty data could not be returned to the master that initiated the original transaction 

<p>

</li><li>
 ace_snoop_returns_data : This is covered only when one snoop returns a dirty data.
 One or more ACE masters needed for this covergroup

</li></ul>

 Reference: AMBA AXI and ACE Protocol Specification: ARM IHI 0022E ID022613; C 13.4 </td>
</tr>
<tr>
<td class="FixedMemberList" valign="center"><a class="ClassLink" href="class_svt_axi_system_monitor_def_cov_callback.html#item_system_ace_no_cached_copy_overlapping_coherent_xact">system_ace_no_cached_copy_overlapping_coherent_xact</a></td>
<td class="FixedMemberList" valign="center">Covergroup: system_ace_no_cached_copy_overlapping_coherent_xact

<p>
 Coverpoints:

<p>

<ul><li>
 no_cached_copy_overlap_coh_xact: This coverpoint has following bins<br>
 overlap_readonce_readonce: This bin gets hit when two or more masters issue readonce coherent transactions to overlapping cacheline simultaneously.<br>
 overlap_writeunique_writeunique: This bin gets hit when two or more masters issue writeunique coherent transactions to overlapping cacheline simultaneously.<br>
 overlap_writelineunique_writelineunique: This bin gets hit when two or more masters issue writelineunique coherent transactions to overlapping cacheline simultaneously.<br>

<p>
 Two or more ACE / ACE_LITE masters needed for this covergroup

</li></ul>

 Reference: AMBA AXI and ACE Protocol Specification: ARM IHI 0022E ID022613; Section C1.3.4</td>
</tr>
<tr>
<td class="FixedMemberList" valign="center"><a class="ClassLink" href="class_svt_axi_system_monitor_def_cov_callback.html#item_system_ace_snoop_and_memory_returns_data">system_ace_snoop_and_memory_returns_data</a></td>
<td class="FixedMemberList" valign="center">Covergroup: system_ace_snoop_and_memory_returns_data

<p>
 Coverpoints:

<p>

<ul><li>
 ace_snoop_and_memory_read_timing: This cover point covers possible
 relative timings of snoop generation by the interconnect with respect to
 receiving speculative read data by the interconnect and bin snoop_returns_data_and_memory_not_returns_data 
 covers if a transaction is found with snoop data transfer and without associated slave transaction. The 
 various timings covered are:

<ul><li>
 snoop issued before the first read data beat is received through speculative read transaction

</li><li>
 snoop issued after the last beat of read data is received through speculative read transaction

</li><li>
 snoop issued while the read data is being received through speculative read transaction

</li></ul>


</li><li>
 ace_snoop_and_memory_returns_data_xact_type: Covers the various coherent
 transaction types for which speculative read was issued. The transaction
 types covered are READONCE, READCLEAN READNOSHAREDDIRTY, READUNIQUE and
 READSHARED transactions

<p>
 At least two ACE masters needed for this covergroup

</li></ul>

 Reference: AMBA AXI and ACE Protocol Specification: ARM IHI 0022E ID022613; C 6.5.1 </td>
</tr>
<tr>
<td class="FixedMemberList" valign="center"><a class="ClassLink" href="class_svt_axi_system_monitor_def_cov_callback.html#item_system_ace_store_overlapping_coherent_xact">system_ace_store_overlapping_coherent_xact</a></td>
<td class="FixedMemberList" valign="center">Covergroup: system_ace_store_overlapping_coherent_xact

<p>
 Coverpoints:

<p>

<ul><li>
 store_overlap_coh_xact: This cover point has follwoing bins<br>
 overlap_readunique_readunique: This bin gets hit when two or more masters issue readunique coherent transactions to overlapping cacheline simultaneously.<br>
 overlap_cleanunique_cleanunique: This bin gets hit when two or more masters issue cleanunique coherent transactions to overlapping cacheline simultaneously.<br>
 overlap_makeunique_makeunique: This bin gets hit when two or more masters issue makeunique coherent transactions to overlapping cacheline simultaneously.<br>

<p>
 Two or more ACE masters needed for this covergroup

</li></ul>

 Reference: AMBA AXI and ACE Protocol Specification: ARM IHI 0022E ID022613; Section C4.10</td>
</tr>
<tr>
<td class="FixedMemberList" valign="center"><a class="ClassLink" href="class_svt_axi_system_monitor_def_cov_callback.html#item_system_ace_write_during_speculative_fetch">system_ace_write_during_speculative_fetch</a></td>
<td class="FixedMemberList" valign="center">Covergroup: system_ace_write_during_speculative_fetch

<p>
 Coverpoints:

<p>

<ul><li>
 ace_write_during_speculative_fetch: This cover point covers the following condition: 
 A master issues a read transaction. This results in interconnect
 generating snoop transactions towards other masters within the domain.
 The interconnect also generates speculative read transaction for this
 location. Speculative transaction returns data while the snoop
 transactions do not return data. The snoop transactions may not return
 data, either because there is no entry in the snooped masters' caches or
 a WRITEBACK/WRITECLEAN of dirty data is in progress. The interconnect now
 detects that a write transaction (the WRITEBACK/WRITECLEAN which is in
 progress) is received for the same address for which it did a speculative
 fetch. In such situation, interconnect performs another read from main
 memory, as originally received data from speculative read is now stale

<p>
 At least two ACE master needed for this covergroup

</li></ul>

 Reference: AMBA AXI and ACE Protocol Specification: ARM IHI 0022E ID022613; C 6.5.1</td>
</tr>
<tr>
<td class="FixedMemberList" valign="center"><a class="ClassLink" href="class_svt_axi_system_monitor_def_cov_callback.html#item_system_ace_xacts_with_high_priority_from_other_master_during_barrier">system_ace_xacts_with_high_priority_from_other_master_during_barrier</a></td>
<td class="FixedMemberList" valign="center">Covergroup: system_ace_xacts_with_high_priority_from_other_master_during_barrier

<p>
 Coverpoints:

<ul><li>
 ace_xacts_with_high_priority_from_other_master_during_barrier: 
 This cover point covers the following condition: When the interconnect
 receives barrier from a master, then all other transactions launched by
 other masters in that domain may be stalled. This cover point covers
 condition where master issues transactions with non-zero QOS value. Then
 another master issues a barrier transaction within the same domain.

<p>
 Two or more ACE/ACE_LITE masters needed for this covergroup

</li></ul>

 Reference: AMBA AXI and ACE Protocol Specification: ARM IHI 0022E ID022613; C 8.1 </td>
</tr>
<tr>
<td class="FixedMemberList" valign="center"><a class="ClassLink" href="class_svt_axi_system_monitor_def_cov_callback.html#item_system_axi_master_to_slave_access">system_axi_master_to_slave_access</a></td>
<td class="FixedMemberList" valign="center">Covergroup: system_axi_master_to_slave_access

<p>
 Coverpoints:

<p>

<ul><li>
 provides coverage for master to slave accessibility. It tries to measure
 whether each axi master read from or write into every connected axi slaves
 in the system or not. This is captured as a unique master-slave access pair-id
 i.e. each master and slave pair is given an unique id represented as an 
 individual coverage bin. Following example describes how this pair-id can be
 decoded to which {master, slave} pair it belongs to, is given below.

<p>

</li><li>
 Example: system configuration:: num_masters = 3, num_slaves = 2 <br> 
 Total possible unique values of master_slave_pair_id {0..5} <br>
 <b> master_id = INT(master_slave_pair_id / num_slaves) [integer quotient] </b> <br>
 <b> slave_id = (master_slave_pair_id % num_slaves) </b> <br>
 If coverage report shows id as 3 then master_id = INT(3/2) = 1, slave_id = (3%2) = 1 <br>
 So, the master-slave access pair, this particular bin has covered, is {master-1, slave-1} <br>

<p>

</li><li>
 master_to_slave_pair_id: Captures each master to slave access pair id value
 Ignore Bins : depending on the nature of system, user may not be interested in some
 master-slave pair accesses. User can do this in following two ways:

<p>

</li><li>
 Example: system configuration:: num_masters = 3, num_slaves = 2 <br>
 Total possible unique values of master_slave_pair_id {0..5} <br>
 Master-Slave pairs to be ignored are {1,3,4} <br>

<p>

</li><li>
 User can do this in following two ways:

<ul><li>
 VIP Built-in IGNORE_BIN define: VIP provides following "define" macro
 <b> </b> <br>
 User can just define following callback hook to include the master-slave pair id values which should be ignored. <br>
 `define IGNORE_BINS_CG_system_axi_master_to_slave_access_CP_master_to_slave_pair_id ignore_bins <bin_name> = {1,[3:4]}; <br>
 NOTE: ignore bin name is completely user defined, VIP doesn't have any restriction for this.

</li><li>
 user can override the covergroup by extending the callback class and re-defining this covergroup

</li><li>
 user can disable this covergroup and define their own covergroup extending this coverage callback class

</li></ul>


</li></ul>
</td>
</tr>
<tr>
<td class="FixedMemberList" valign="center"><a class="ClassLink" href="class_svt_axi_system_monitor_def_cov_callback.html#item_system_axi_master_to_slave_access_range">system_axi_master_to_slave_access_range</a></td>
<td class="FixedMemberList" valign="center">Covergroup: system_axi_master_to_slave_access_range

<p>
 Coverpoints:

<p>

<ul><li>
 provides coverage for master to slave accessibility. It tries to measure
 whether each axi master read from or write into every connected axi slaves
 in the system or not. This is captured as a unique master-slave access pair-id
 i.e. each master and slave pair is given an unique id represented as an 
 individual coverage bin. Following example describes how this pair-id can be
 decoded to which {master, slave} pair it belongs to, is given below.

<p>
 (num_master*num_slave)/6 should not be equal to zero are needed for this covergroup 

<p>

</li><li>
 Example: system configuration:: num_masters = 3, num_slaves = 2 <br> 
 Total possible unique values of master_slave_pair_id {0..5} <br>
 <b> master_id = INT(master_slave_pair_id / num_slaves) [integer quotient] </b> <br>
 <b> slave_id = (master_slave_pair_id % num_slaves) </b> <br>
 If coverage report shows id as 3 then master_id = INT(3/2) = 1, slave_id = (3%2) = 1 <br>
 So, the master-slave access pair, this particular bin has covered, is {master-1, slave-1} <br>

<p>

</li><li>
 master_to_slave_pair_id: Captures each master to slave access pair id value
 Ignore Bins : depending on the nature of system, user may not be interested in some
 master-slave pair accesses. User can do this in following two ways:

<p>

</li><li>
 Example: system configuration:: num_masters = 3, num_slaves = 2 <br>
 Total possible unique values of master_slave_pair_id {0..5} <br>
 Master-Slave pairs to be ignored are {1,3,4} <br>

<p>

</li><li>
 User can do this in following two ways:

<ul><li>
 VIP Built-in IGNORE_BIN define: VIP provides following "define" macro
 <b> </b> <br>
 User can just define following callback hook to include the master-slave pair id values which should be ignored. <br>
 `define IGNORE_BINS_CG_system_axi_master_to_slave_access_CP_master_to_slave_pair_id ignore_bins <bin_name> = {1,[3:4]}; <br>
 NOTE: ignore bin name is completely user defined, VIP doesn't have any restriction for this.

</li><li>
 user can override the covergroup by extending the callback class and re-defining this covergroup

</li><li>
 user can disable this covergroup and define their own covergroup extending this coverage callback class

</li></ul>


</li></ul>
</td>
</tr>
<tr>
<td class="FixedMemberList" valign="center"><a class="ClassLink" href="class_svt_axi_port_monitor_def_cov_callback.html#item_trans_ace_barrier_outstanding_xact">trans_ace_barrier_outstanding_xact</a></td>
<td class="FixedMemberList" valign="center">Covergroup: trans_ace_barrier_outstanding_xact<br>
 Coverpoints:<br>
 barrier_outstanding_xact : Captures total number of read and write barrier outstanding
 transactions. When <a class="ClassLink" href="class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="class_svt_axi_port_configuration.html#item_axi_interface_type">axi_interface_type</a> is configured as
 AXI_ACE maximum number of 256 outstanding transactions is tracked. When
 <a class="ClassLink" href="class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="class_svt_axi_port_configuration.html#item_axi_interface_type">axi_interface_type</a> is configured as ACE_LITE, outstanding
 transactions greater than 256 are also tracked. 
 This is as per section C8.4.1 of AMBA AXI and ACE Protocol Specification: ARM IHI 0022E ID022613" </td>
</tr>
<tr>
<td class="FixedMemberList" valign="center"><a class="ClassLink" href="class_svt_axi_cov.html#item_trans_ace_barrier_pair_sequence">trans_ace_barrier_pair_sequence</a></td>
<td class="FixedMemberList" valign="center">Coverage group for covering the order of read and write barrier transactions within a barrier pair<br>
 Bins:<br>
 barrier_pair_rd_after_wr_seq - Read barrier transaction occurs after write barrier transaction<br> 
 barrier_pair_wr_after_rd_seq - Write barrier transaction occurs after read barrier transaction<br> 
 barrier_pair_simultaneous_rd_wr_seq - Read barrier and write barrier transactions occurs at same clock</td>
</tr>
<tr>
<td class="FixedMemberList" valign="center"><a class="ClassLink" href="class_svt_axi_port_monitor_def_cov_callback.html#item_trans_ace_concurrent_non_overlapping_awsnoop_acsnoop_crresp">trans_ace_concurrent_non_overlapping_awsnoop_acsnoop_crresp</a></td>
<td class="FixedMemberList" valign="center">Covergroup: trans_ace_concurrent_non_overlapping_awsnoop_acsnoop_crresp
 The bins in covergroup trans_ace_concurrent_non_overlapping_awsnoop_acsnoop_crresp will be hit when a coherent transaction is outstanding while a snoop transaction is outstanding on same port with overlapping address
 The covergroup trans_ace_concurrent_non_overlapping_awsnoop_acsnoop_crresp is applicable only for ACE Masters .The covergroup trans_ace_concurrent_non_overlapping_awsnoop_acsnoop_crresp needs at least two ACE masters in the system .
 Coverpoints:
 snoop_xact_type:Coverpoint of <a class="ClassLink" href="class_svt_axi_snoop_transaction.html">svt_axi_snoop_transaction</a> <b>::</b> <a class="ClassLink" href="class_svt_axi_snoop_transaction.html#item_snoop_xact_type">snoop_xact_type</a> for all snoop transactions recieved on master port . This excludes DVMMESSAGE,DVMCOMPLETE transactions
 coherent_write_xact_type_generate_snoop:Coverpoint of <a class="ClassLink" href="class_svt_axi_transaction.html">svt_axi_transaction</a> <b>::</b> <a class="ClassLink" href="class_svt_axi_transaction.html#item_coherent_xact_type">coherent_xact_type</a> for all coherent transactions initiated on write channel of master .This coverpoint includes only those transactions that * generate snoop.This includes WRITEUNIQUE and WRITELINEUNIQUE transactions 
 snoop_crresp_on_ace_port :
 Reference: AMBA AXI and ACE Protocol Specification: ARM IHI 0022E ID022613; Section C3.6.2</td>
</tr>
<tr>
<td class="FixedMemberList" valign="center"><a class="ClassLink" href="class_svt_axi_port_monitor_def_cov_callback.html#item_trans_ace_concurrent_non_overlapping_awsnoop_acsnoop_crresp_one_ace_acelite">trans_ace_concurrent_non_overlapping_awsnoop_acsnoop_crresp_one_ace_acelite</a></td>
<td class="FixedMemberList" valign="center">Covergroup: trans_ace_concurrent_non_overlapping_awsnoop_acsnoop_crresp_one_ace_acelite
 This covergroup will be created when there is only one ACE-master and
 minimum one or more than one ACE_LITE master in the system.
 The bins in covergroup trans_ace_concurrent_non_overlapping_awsnoop_acsnoop_crresp_one_ace_acelite will be hit when a coherent transaction is outstanding while a snoop transaction is outstanding on same port with non overlapping address
 The covergroup trans_ace_concurrent_non_overlapping_awsnoop_acsnoop_crresp_one_ace_acelite is applicable only for ACE Masters .The covergroup trans_ace_concurrent_non_overlapping_awsnoop_acsnoop_crresp_one_ace_acelite needs at least one ACE and one ACE_LITE master in the system.
 Coverpoints:
 snoop_xact_type:Coverpoint of <a class="ClassLink" href="class_svt_axi_snoop_transaction.html">svt_axi_snoop_transaction</a> <b>::</b> <a class="ClassLink" href="class_svt_axi_snoop_transaction.html#item_snoop_xact_type">snoop_xact_type</a> for READONCE,CLEANSHARED,CLEANINVALID and MAKEINVALID snoop transactions recieved on master port . This excludes READSHARED,READCLEAN,READNOTSHAREDDIRTY,READUNIQUE,DVMMESSAGE,DVMCOMPLETE transactions
 coherent_write_xact_type_generate_snoop:Coverpoint of <a class="ClassLink" href="class_svt_axi_transaction.html">svt_axi_transaction</a> <b>::</b> <a class="ClassLink" href="class_svt_axi_transaction.html#item_coherent_xact_type">coherent_xact_type</a> for all coherent transactions initiated on write channel of master .This coverpoint includes only those transactions that 
 generate snoop.This includes WRITEUNIQUE and WRITELINEUNIQUE transactions 
 snoop_crresp_on_ace_port : Coverpoint of cresp.
 Reference: AMBA AXI and ACE Protocol Specification: ARM IHI 0022E ID022613; Section C3.6.2</td>
</tr>
<tr>
<td class="FixedMemberList" valign="center"><a class="ClassLink" href="class_svt_axi_port_monitor_def_cov_callback.html#item_trans_ace_concurrent_overlapping_arsnoop_acsnoop">trans_ace_concurrent_overlapping_arsnoop_acsnoop</a></td>
<td class="FixedMemberList" valign="center">Covergroup: trans_ace_concurrent_overlapping_arsnoop_acsnoop
 This covergroups 
 Coverpoints:
 snoop_xact_type:Coverpoint of <a class="ClassLink" href="class_svt_axi_snoop_transaction.html">svt_axi_snoop_transaction</a> <b>::</b> <a class="ClassLink" href="class_svt_axi_snoop_transaction.html#item_snoop_xact_type">snoop_xact_type</a> for all snoop transactions recieved on master port . This excludes DVMMESSAGE,DVMCOMPLETE transactions
 coherent_read_xact_type:Coverpoint of <a class="ClassLink" href="class_svt_axi_transaction.html">svt_axi_transaction</a> <b>::</b> <a class="ClassLink" href="class_svt_axi_transaction.html#item_coherent_xact_type">coherent_xact_type</a> for all coherent transactions initiated on read channel of master . This excludes READNOSNOOP,DVMMESSAGE,DVMCOMPLETE,READBARRIER 
 transactions
 The bins in this covergroup will be hit when a coherent transaction is outstanding while a snoop transaction is outstanding on same port with overlapping address
 Two ACE masters needed for this covergroup

<p>
 Reference: AMBA AXI and ACE Protocol Specification: ARM IHI 0022E ID022613; Section C3.6.2</td>
</tr>
<tr>
<td class="FixedMemberList" valign="center"><a class="ClassLink" href="class_svt_axi_port_monitor_def_cov_callback.html#item_trans_ace_concurrent_overlapping_arsnoop_acsnoop_one_ace_acelite">trans_ace_concurrent_overlapping_arsnoop_acsnoop_one_ace_acelite</a></td>
<td class="FixedMemberList" valign="center">Covergroup: trans_ace_concurrent_overlapping_arsnoop_acsnoop_one_ace_acelite
 This covergroup will be created when there is only one ACE-master and
 minimum one or more than one ACE_LITE master in the system.
 Coverpoints:
 snoop_xact_type:Coverpoint of <a class="ClassLink" href="class_svt_axi_snoop_transaction.html">svt_axi_snoop_transaction</a> <b>::</b> <a class="ClassLink" href="class_svt_axi_snoop_transaction.html#item_snoop_xact_type">snoop_xact_type</a> for READONCE,CLEANSHARED,CLEANINVALID and MAKEINVALID snoop transactions recieved on master port . This excludes READSHARED,READCLEAN,READNOTSHAREDDIRTY,READUNIQUE,DVMMESSAGE,DVMCOMPLETE transactions
 coherent_read_xact_type:Coverpoint of <a class="ClassLink" href="class_svt_axi_transaction.html">svt_axi_transaction</a> <b>::</b> <a class="ClassLink" href="class_svt_axi_transaction.html#item_coherent_xact_type">coherent_xact_type</a> for all coherent transactions initiated on read channel of master . This excludes READNOSNOOP,DVMMESSAGE,DVMCOMPLETE,READBARRIER transactions
 The bins in this covergroup will be hit when a coherent transaction is outstanding while a snoop transaction is outstanding on same port with overlapping address
 Atleast one ACE and one ACE_LITE master needed for this covergroup

<p>
 Reference: AMBA AXI and ACE Protocol Specification: ARM IHI 0022E ID022613; Section C3.6.2</td>
</tr>
<tr>
<td class="FixedMemberList" valign="center"><a class="ClassLink" href="class_svt_axi_port_monitor_def_cov_callback.html#item_trans_ace_concurrent_overlapping_awsnoop_acsnoop_crresp_one_ace_acelite_writeevict_disabled">trans_ace_concurrent_overlapping_awsnoop_acsnoop_crresp_one_ace_acelite_writeevict_disabled</a></td>
<td class="FixedMemberList" valign="center">Covergroup: trans_ace_concurrent_overlapping_awsnoop_acsnoop_crresp_one_ace_acelite_writeevict_disabled
 This covergroup will be created when there is only one ACE-master and
 minimum one or more than one ACE_LITE master in the system.
 The bins in covergroup trans_ace_concurrent_overlapping_awsnoop_acsnoop_crresp_one_ace_acelite_writeevict_disabled will be hit when a coherent transaction is outstanding while a snoop transaction is outstanding on same port with overlapping address
 The covergroup trans_ace_concurrent_overlapping_awsnoop_acsnoop_crresp_one_ace_acelite_writeevict_disabled is applicable only for ACE Masters.The covergroup trans_ace_concurrent_overlapping_awsnoop_acsnoop_crresp_one_ace_acelite_writeevict_disabled needs at least one ACE and one ACE_LITE master in the system.
 Coverpoints:
 snoop_xact_type:Coverpoint of <a class="ClassLink" href="class_svt_axi_snoop_transaction.html">svt_axi_snoop_transaction</a> <b>::</b> <a class="ClassLink" href="class_svt_axi_snoop_transaction.html#item_snoop_xact_type">snoop_xact_type</a> for READONCE,CLEANSHARED,CLEANINVALID and MAKEINVALID snoop transactions recieved on master port . This excludes READSHARED,READCLEAN,READNOTSHAREDDIRTY,READUNIQUE,DVMMESSAGE,DVMCOMPLETE transactions
 coherent_write_xact_type_generate_snoop:Coverpoint of <a class="ClassLink" href="class_svt_axi_transaction.html">svt_axi_transaction</a> <b>::</b> <a class="ClassLink" href="class_svt_axi_transaction.html#item_coherent_xact_type">coherent_xact_type</a> for all coherent transactions initiated on write channel of master .This coverpoint includes only those transactions that 
 generate snoop.This includes WRITEUNIQUE and WRITELINEUNIQUE transactions 
 snoop_crresp_on_ace_port : coverpoint of cresp.
 Reference: AMBA AXI and ACE Protocol Specification: ARM IHI 0022E ID022613; Section C3.6.2</td>
</tr>
<tr>
<td class="FixedMemberList" valign="center"><a class="ClassLink" href="class_svt_axi_port_monitor_def_cov_callback.html#item_trans_ace_concurrent_overlapping_awsnoop_acsnoop_crresp_one_ace_acelite_writeevict_enabled">trans_ace_concurrent_overlapping_awsnoop_acsnoop_crresp_one_ace_acelite_writeevict_enabled</a></td>
<td class="FixedMemberList" valign="center">Covergroup: trans_ace_concurrent_overlapping_awsnoop_acsnoop_crresp_one_ace_acelite_writeevict_enabled
 This covergroup will be created when there is only one ACE-master and
 minimum one or more than one ACE_LITE master in the system.
 The bins in covergroup trans_ace_concurrent_overlapping_awsnoop_acsnoop_crresp_one_ace_acelite_writeevict_enabled will be hit when a coherent transaction is outstanding while a snoop transaction is outstanding on same port with overlapping address
 The covergroup trans_ace_concurrent_overlapping_awsnoop_acsnoop_crresp_one_ace_acelite_writeevict_enabled is applicable only for ACE Masters. The covergroup trans_ace_concurrent_overlapping_awsnoop_acsnoop_crresp_one_ace_acelite_writeevict_enabled needs atleast one ACE and one ACE_LITE master in the system.
 Coverpoints:
 snoop_xact_type:Coverpoint of <a class="ClassLink" href="class_svt_axi_snoop_transaction.html">svt_axi_snoop_transaction</a> <b>::</b> <a class="ClassLink" href="class_svt_axi_snoop_transaction.html#item_snoop_xact_type">snoop_xact_type</a> for READONCE,CLEANSHARED,CLEANINVALID and MAKEINVALID snoop transactions recieved on master port . This excludes READSHARED,READCLEAN,READNOTSHAREDDIRTY,READUNIQUE,DVMMESSAGE,DVMCOMPLETE transactions
 coherent_write_xact_type_generate_snoop:Coverpoint of <a class="ClassLink" href="class_svt_axi_transaction.html">svt_axi_transaction</a> <b>::</b> <a class="ClassLink" href="class_svt_axi_transaction.html#item_coherent_xact_type">coherent_xact_type</a> for all coherent transactions initiated on write channel of master. This coverpoint includes only those transactions that 
 generate snoop.This includes WRITEUNIQUE and WRITELINEUNIQUE transactions 
 snoop_crresp_on_ace_port : Coverpoint of cresp.
 Reference: AMBA AXI and ACE Protocol Specification: ARM IHI 0022E ID022613; Section C3.6.2</td>
</tr>
<tr>
<td class="FixedMemberList" valign="center"><a class="ClassLink" href="class_svt_axi_port_monitor_def_cov_callback.html#item_trans_ace_concurrent_overlapping_awsnoop_acsnoop_crresp_writeevict_disabled">trans_ace_concurrent_overlapping_awsnoop_acsnoop_crresp_writeevict_disabled</a></td>
<td class="FixedMemberList" valign="center">Covergroup: trans_ace_concurrent_overlapping_awsnoop_acsnoop_crresp_writeevict_disabled
 The bins in covergroup trans_ace_concurrent_overlapping_awsnoop_acsnoop_crresp_writeevict_disabled will be hit when a coherent transaction is outstanding while a snoop transaction is outstanding on same port with overlapping address
 The covergroup trans_ace_concurrent_overlapping_awsnoop_acsnoop_crresp_writeevict_disabled is applicable only for ACE Masters .The covergroup trans_ace_concurrent_overlapping_awsnoop_acsnoop_crresp_writeevict_disabled needs at least two ACE masters in the system .
 Coverpoints:
 snoop_xact_type:Coverpoint of <a class="ClassLink" href="class_svt_axi_snoop_transaction.html">svt_axi_snoop_transaction</a> <b>::</b> <a class="ClassLink" href="class_svt_axi_snoop_transaction.html#item_snoop_xact_type">snoop_xact_type</a> for all snoop transactions recieved on master port . This excludes DVMMESSAGE,DVMCOMPLETE transactions
 coherent_write_xact_type_generate_snoop:Coverpoint of <a class="ClassLink" href="class_svt_axi_transaction.html">svt_axi_transaction</a> <b>::</b> <a class="ClassLink" href="class_svt_axi_transaction.html#item_coherent_xact_type">coherent_xact_type</a> for all coherent transactions initiated on write channel of master .This coverpoint includes only those transactions that * generate snoop.This includes WRITEUNIQUE and WRITELINEUNIQUE transactions 
 snoop_crresp_on_ace_port :
 Reference: AMBA AXI and ACE Protocol Specification: ARM IHI 0022E ID022613; Section C3.6.2</td>
</tr>
<tr>
<td class="FixedMemberList" valign="center"><a class="ClassLink" href="class_svt_axi_port_monitor_def_cov_callback.html#item_trans_ace_concurrent_overlapping_awsnoop_acsnoop_crresp_writeevict_enabled">trans_ace_concurrent_overlapping_awsnoop_acsnoop_crresp_writeevict_enabled</a></td>
<td class="FixedMemberList" valign="center">Covergroup: trans_ace_concurrent_overlapping_awsnoop_acsnoop_crresp_writeevict_enabled
 The bins in covergroup trans_ace_concurrent_overlapping_awsnoop_acsnoop_crresp_writeevict_enabled will be hit when a coherent transaction is outstanding while a snoop transaction is outstanding on same port with overlapping address
 The covergroup trans_ace_concurrent_overlapping_awsnoop_acsnoop_crresp_writeevict_enabled is applicable only for ACE Masters .The covergroup trans_ace_concurrent_overlapping_awsnoop_acsnoop_crresp_writeevict_enabled needs at least two ACE masters in the system .
 Coverpoints:
 snoop_xact_type:Coverpoint of <a class="ClassLink" href="class_svt_axi_snoop_transaction.html">svt_axi_snoop_transaction</a> <b>::</b> <a class="ClassLink" href="class_svt_axi_snoop_transaction.html#item_snoop_xact_type">snoop_xact_type</a> for all snoop transactions recieved on master port . This excludes DVMMESSAGE,DVMCOMPLETE transactions
 coherent_write_xact_type_generate_snoop:Coverpoint of <a class="ClassLink" href="class_svt_axi_transaction.html">svt_axi_transaction</a> <b>::</b> <a class="ClassLink" href="class_svt_axi_transaction.html#item_coherent_xact_type">coherent_xact_type</a> for all coherent transactions initiated on write channel of master .This coverpoint includes only those transactions that * generate snoop.This includes WRITEUNIQUE and WRITELINEUNIQUE transactions 
 snoop_crresp_on_ace_port :
 Reference: AMBA AXI and ACE Protocol Specification: ARM IHI 0022E ID022613; Section C3.6.2</td>
</tr>
<tr>
<td class="FixedMemberList" valign="center"><a class="ClassLink" href="class_svt_axi_port_monitor_def_cov_callback.html#item_trans_ace_num_outstanding_dvm_tlb_invalidate_xacts_with_diff_arid">trans_ace_num_outstanding_dvm_tlb_invalidate_xacts_with_diff_arid</a></td>
<td class="FixedMemberList" valign="center">Covergroup: trans_ace_num_outstanding_dvm_tlb_invalidate_xacts_with_diff_arid<br>
 Coverpoints: <br>

<ul><li>
 num_outstanding_dvm_tlb_invalidate_xacts_with_diff_arid: Captures the number of outstanding 
 transactions with DVM TLBI requests with different ARID.
 The number of bins will be equal to the programmed value of User-defined macro
 SVT_AXI_NUM_BINS_FOR_ID_WIDTH_GREATER_THAN_EIGHT which has a default value of 256. 
 So, if user does not override this macro then this covergroup will create 256 bins for ARID width greater than 8

<p>
 If <a class="ClassLink" href="class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="class_svt_axi_port_configuration.html#item_use_separate_rd_wr_chan_id_width">use_separate_rd_wr_chan_id_width</a> is 
 programmed to 1 then <a class="ClassLink" href="class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="class_svt_axi_port_configuration.html#item_read_chan_id_width">read_chan_id_width</a> is
 considered for creation of bins. 
 If <a class="ClassLink" href="class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="class_svt_axi_port_configuration.html#item_use_separate_rd_wr_chan_id_width">use_separate_rd_wr_chan_id_width</a> is 
 programmed to 0 then <a class="ClassLink" href="class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="class_svt_axi_port_configuration.html#item_id_width">id_width</a> is
 considered for creation of bins.

<p>
 Example:
 If outstanding DVM TLBI transactions have the following IDs:
 ARID1 ARID1 ARID2 ARID3 ARID4 ARID5.
 The bins hit will be 1,2,3,4,5 (for outstanding transactions with ARID1,ARID2
 ARID3 ARID4 ARID5)
 The coverage is a continuous logic. If there is only one outstanding 
 transaction in the queue with unique ARID value, the bin 1 will get hit.
 Subsequently as and when new outstanding transactions comes with unique
 ARID values further bins will keep getting hit.

<p>
 Applicable only when <a class="ClassLink" href="class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="class_svt_axi_port_configuration.html#item_axi_interface_type">axi_interface_type</a> is ACE or ACE_LITE.

</li></ul>

 Reference: AMBA AXI and ACE Protocol Specification: ARM IHI 0022E ID022613; Section C5 </td>
</tr>
<tr>
<td class="FixedMemberList" valign="center"><a class="ClassLink" href="class_svt_axi_port_monitor_def_cov_callback.html#item_trans_ace_num_outstanding_dvm_tlb_invalidate_xacts_with_diff_arid_range">trans_ace_num_outstanding_dvm_tlb_invalidate_xacts_with_diff_arid_range</a></td>
<td class="FixedMemberList" valign="center">Covergroup: trans_ace_num_outstanding_dvm_tlb_invalidate_xacts_with_diff_arid_range<br>
 Coverpoints: <br>

<ul><li>
 num_outstanding_dvm_tlb_invalidate_xacts_with_diff_arid: Captures the number of outstanding 
 transactions with DVM TLBI requests with different ARID.
 The number of bins will be equal to the programmed value of User-defined macro
 SVT_AXI_NUM_BINS_FOR_ID_WIDTH_GREATER_THAN_EIGHT which has a default value of 256. 
 So, if user does not override this macro then this covergroup will create 256 bins for ARID width greater than 8

<p>
 If <a class="ClassLink" href="class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="class_svt_axi_port_configuration.html#item_use_separate_rd_wr_chan_id_width">use_separate_rd_wr_chan_id_width</a> is 
 programmed to 1 then <a class="ClassLink" href="class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="class_svt_axi_port_configuration.html#item_read_chan_id_width">read_chan_id_width</a> is
 considered for creation of bins. 
 If <a class="ClassLink" href="class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="class_svt_axi_port_configuration.html#item_use_separate_rd_wr_chan_id_width">use_separate_rd_wr_chan_id_width</a> is 
 programmed to 0 then <a class="ClassLink" href="class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="class_svt_axi_port_configuration.html#item_id_width">id_width</a> is
 considered for creation of bins.

<p>
 Example:
 If outstanding DVM TLBI transactions have the following IDs:
 ARID1 ARID1 ARID2 ARID3 ARID4 ARID5.
 The bins hit will be 1,2,3,4,5 (for outstanding transactions with ARID1,ARID2
 ARID3 ARID4 ARID5)
 The coverage is a continuous logic. If there is only one outstanding 
 transaction in the queue with unique ARID value, the bin 1 will get hit.
 Subsequently as and when new outstanding transactions comes with unique
 ARID values further bins will keep getting hit.

<p>
 Applicable only when <a class="ClassLink" href="class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="class_svt_axi_port_configuration.html#item_axi_interface_type">axi_interface_type</a> is ACE or ACE_LITE.

</li></ul>

 Reference: AMBA AXI and ACE Protocol Specification: ARM IHI 0022E ID022613; Section C5 </td>
</tr>
<tr>
<td class="FixedMemberList" valign="center"><a class="ClassLink" href="class_svt_axi_port_monitor_def_cov_callback.html#item_trans_ace_num_outstanding_dvm_tlb_invalidate_xacts_with_same_arid">trans_ace_num_outstanding_dvm_tlb_invalidate_xacts_with_same_arid</a></td>
<td class="FixedMemberList" valign="center">Covergroup:
 trans_ace_num_outstanding_dvm_tlb_invalidate_xacts_with_same_arid<br>
 Coverpoints: <br>

<ul><li>
 num_outstanding_dvm_tlb_invalidate_xacts_with_same_arid: Captures the number
 of outstanding transactions with DVM TLBI requests with a matching ARID value
 to the one programmed in
 <a class="ClassLink" href="class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="class_svt_axi_port_configuration.html#item_cov_same_id_in_dvm_tlbi_outstanding_xacts">cov_same_id_in_dvm_tlbi_outstanding_xacts</a>.

<p>
 The number of bins for this coverpoint is controlled by
 <a class="ClassLink" href="class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="class_svt_axi_port_configuration.html#item_cov_bins_dvm_tlbi_num_outstanding_xacts">cov_bins_dvm_tlbi_num_outstanding_xacts</a>, the
 default value of which is 64.
 Configured value of <a class="ClassLink" href="class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="class_svt_axi_port_configuration.html#item_cov_bins_dvm_tlbi_num_outstanding_xacts">cov_bins_dvm_tlbi_num_outstanding_xacts</a>
 should be less than or equal to configured value of 
 <a class="ClassLink" href="class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="class_svt_axi_port_configuration.html#item_num_outstanding_xact">num_outstanding_xact</a> or 
 <a class="ClassLink" href="class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="class_svt_axi_port_configuration.html#item_num_read_outstanding_xact">num_read_outstanding_xact</a> if 
 <a class="ClassLink" href="class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="class_svt_axi_port_configuration.html#item_num_outstanding_xact">num_outstanding_xact</a> is set to -1 which
 indicates the number of outstanding transactions VIP can support.

<p>
 Example:
 If outstanding DVM TLBI transactions have the following IDs: ARID1 ARID1 ARID3 ARID1 ARID3 ARID2
 and <a class="ClassLink" href="class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="class_svt_axi_port_configuration.html#item_cov_same_id_in_dvm_tlbi_outstanding_xacts">cov_same_id_in_dvm_tlbi_outstanding_xacts</a> is
 programmed to ARID1.
 The bins hit will be 1,2 and 3 as there are 3 outstanding DVM TLBI transactions
 matching with ARID1. 

<p>
 Applicable only when <a class="ClassLink" href="class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="class_svt_axi_port_configuration.html#item_axi_interface_type">axi_interface_type</a> is ACE or ACE_LITE.

</li></ul>

 Reference: AMBA AXI and ACE Protocol Specification: ARM IHI 0022E ID022613; Section C5 </td>
</tr>
<tr>
<td class="FixedMemberList" valign="center"><a class="ClassLink" href="class_svt_axi_port_monitor_def_cov_callback.html#item_trans_ace_num_outstanding_snoop_xacts">trans_ace_num_outstanding_snoop_xacts</a></td>
<td class="FixedMemberList" valign="center">Covergroup: trans_ace_num_outstanding_snoop_xacts<br>
 Coverpoints: <br>

<ul><li>
num_outstanding_snoop_xacts: Captures the number of outstanding snoop 
 transactions.The number of bins for this coverpoint is controlled by
 <a class="ClassLink" href="class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="class_svt_axi_port_configuration.html#item_cov_bins_num_outstanding_snoop_xacts">cov_bins_num_outstanding_snoop_xacts</a>, the
 default value of which is 64. 
 Configured value of <a class="ClassLink" href="class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="class_svt_axi_port_configuration.html#item_cov_bins_num_outstanding_snoop_xacts">cov_bins_num_outstanding_snoop_xacts</a>
 should be less than or equal to configured value of 
 <a class="ClassLink" href="class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="class_svt_axi_port_configuration.html#item_num_outstanding_snoop_xact">num_outstanding_snoop_xact</a> which
 indicates the number of outstanding snoop transactions VIP can support.

<p>
 Applicable only for master and when <a class="ClassLink" href="class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="class_svt_axi_port_configuration.html#item_axi_interface_type">axi_interface_type</a> is ACE.

</li></ul>

 Reference: AMBA AXI and ACE Protocol Specification: ARM IHI 0022E ID022613; Section C5 </td>
</tr>
<tr>
<td class="FixedMemberList" valign="center"><a class="ClassLink" href="class_svt_axi_port_monitor_def_cov_callback.html#item_trans_ar_aw_stalled_for_ac_channel">trans_ar_aw_stalled_for_ac_channel</a></td>
<td class="FixedMemberList" valign="center">Covergroup : trans_ar_aw_stalled_for_ac_channel

<p>
 Coverpoints:

<p>

<ul><li>
 axi_ar_aw_stalled_for_ac_channel: This is covered when read transaction on AR channel 
 OR WriteUnique/WriteLineUnique transactions on AW channel from a master are stalled 
 by interconnect, while waiting for the snoop response from the same master.

</li></ul>

 Reference: AMBA AXI and ACE Protocol Specification: ARM IHI 0022E ID022613; Section C6.6.1</td>
</tr>
<tr>
<td class="FixedMemberList" valign="center"><a class="ClassLink" href="class_svt_axi_port_monitor_def_cov_callback.html#item_trans_axi_num_outstanding_xacts_with_diff_arid">trans_axi_num_outstanding_xacts_with_diff_arid</a></td>
<td class="FixedMemberList" valign="center">Covergroup: trans_axi_num_outstanding_xacts_with_diff_arid<br>
 Coverpoints: <br>

<ul><li>
 read_outstanding_xacts_with_diff_arid: Captures the number of
 outstanding read transactions with different ARID value.
 The number of bins will be equal to the programmed value of User-defined macro
 SVT_AXI_NUM_BINS_FOR_ID_WIDTH_GREATER_THAN_EIGHT which has a default value of 256. 
 So, if user does not override this macro then this covergroup will create 256 bins for ARID width greater than 8

<p>
 If <a class="ClassLink" href="class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="class_svt_axi_port_configuration.html#item_use_separate_rd_wr_chan_id_width">use_separate_rd_wr_chan_id_width</a> is 
 programmed to 1 then <a class="ClassLink" href="class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="class_svt_axi_port_configuration.html#item_read_chan_id_width">read_chan_id_width</a> is
 considered for creation of bins. 
 If <a class="ClassLink" href="class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="class_svt_axi_port_configuration.html#item_use_separate_rd_wr_chan_id_width">use_separate_rd_wr_chan_id_width</a> is 
 programmed to 0 then <a class="ClassLink" href="class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="class_svt_axi_port_configuration.html#item_id_width">id_width</a> is
 considered for creation of bins. 

<p>
 Example:
 If outstanding transactions have the following IDs: ARID1 ARID1 ARID2
 ARID3 ARID4 ARID5.
 The bins hit will be 1,2,3,4,5 (for outstanding transactions with ARID1,ARID2
 ARID3 ARID4 ARID5)
 The coverage is a continuous logic. If there is only one outstanding 
 transaction in the queue with unique ARID value, the bin 1 will get hit.
 Subsequently as and when new outstanding transactions comes with unique
 ARID values further bins will keep getting hit.

</li></ul>

 Reference: AMBA AXI and ACE Protocol Specification: ARM IHI 0022E ID022613; Section A5.2</td>
</tr>
<tr>
<td class="FixedMemberList" valign="center"><a class="ClassLink" href="class_svt_axi_port_monitor_def_cov_callback.html#item_trans_axi_num_outstanding_xacts_with_diff_arid_range">trans_axi_num_outstanding_xacts_with_diff_arid_range</a></td>
<td class="FixedMemberList" valign="center">Covergroup: trans_axi_num_outstanding_xacts_with_diff_arid_range<br>
 Coverpoints: <br>

<ul><li>
 read_outstanding_xacts_with_diff_arid: Captures the number of
 outstanding read transactions with different ARID value.
 The number of bins will be equal to the programmed value of User-defined macro
 SVT_AXI_NUM_BINS_FOR_ID_WIDTH_GREATER_THAN_EIGHT which has a default value of 256. 
 So, if user does not override this macro then this covergroup will create 256 bins for ARID width greater than 8

<p>
 If <a class="ClassLink" href="class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="class_svt_axi_port_configuration.html#item_use_separate_rd_wr_chan_id_width">use_separate_rd_wr_chan_id_width</a> is 
 programmed to 1 then <a class="ClassLink" href="class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="class_svt_axi_port_configuration.html#item_read_chan_id_width">read_chan_id_width</a> is
 considered for creation of bins. 
 If <a class="ClassLink" href="class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="class_svt_axi_port_configuration.html#item_use_separate_rd_wr_chan_id_width">use_separate_rd_wr_chan_id_width</a> is 
 programmed to 0 then <a class="ClassLink" href="class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="class_svt_axi_port_configuration.html#item_id_width">id_width</a> is
 considered for creation of bins. 

<p>
 Example:
 If outstanding transactions have the following IDs: ARID1 ARID1 ARID2
 ARID3 ARID4 ARID5.
 The bins hit will be 1,2,3,4,5 (for outstanding transactions with ARID1,ARID2
 ARID3 ARID4 ARID5)
 The coverage is a continuous logic. If there is only one outstanding 
 transaction in the queue with unique ARID value, the bin 1 will get hit.
 Subsequently as and when new outstanding transactions comes with unique
 ARID values further bins will keep getting hit.

</li></ul>

 Reference: AMBA AXI and ACE Protocol Specification: ARM IHI 0022E ID022613; Section A5.2</td>
</tr>
<tr>
<td class="FixedMemberList" valign="center"><a class="ClassLink" href="class_svt_axi_port_monitor_def_cov_callback.html#item_trans_axi_num_outstanding_xacts_with_diff_awid">trans_axi_num_outstanding_xacts_with_diff_awid</a></td>
<td class="FixedMemberList" valign="center">Covergroup: trans_axi_num_outstanding_xacts_with_diff_awid<br>
 Coverpoints: <br>

<ul><li>
 write_outstanding_xacts_with_diff_awid: Captures the number of
 outstanding write transactions with different AWID.
 The number of bins will be equal to the programmed value of User-defined macro 
 SVT_AXI_NUM_BINS_FOR_ID_WIDTH_GREATER_THAN_EIGHT which has a default value of 256. 
 So, if user does not override this macro then this covergroup will create 256 bins for AWID width greater than 8

<p>
 If <a class="ClassLink" href="class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="class_svt_axi_port_configuration.html#item_use_separate_rd_wr_chan_id_width">use_separate_rd_wr_chan_id_width</a> is 
 programmed to 1 then <a class="ClassLink" href="class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="class_svt_axi_port_configuration.html#item_write_chan_id_width">write_chan_id_width</a> is
 considered for creation of bins. 
 If <a class="ClassLink" href="class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="class_svt_axi_port_configuration.html#item_use_separate_rd_wr_chan_id_width">use_separate_rd_wr_chan_id_width</a> is 
 programmed to 0 then <a class="ClassLink" href="class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="class_svt_axi_port_configuration.html#item_id_width">id_width</a> is
 considered for creation of bins. 

<p>
 Example:

<p>
 If outstanding transactions have the following IDs: AWID1 AWID1 AWID2
 AWID3 AWID4 AWID5.
 The bins hit will be 1,2,3,4,5 (for outstanding transactions with AWID1,AWID2
 AWID3 AWID4 AWID5) 
 The coverage is a continuous logic. If there is only one outstanding 
 transaction in the queue with unique AWID value, the bin 1 will get hit.
 Subsequently as and when new outstanding transactions comes with unique
 AWID values further bins will keep getting hit.

</li></ul>

 Reference: AMBA AXI and ACE Protocol Specification: ARM IHI 0022E ID022613; Section A5.2</td>
</tr>
<tr>
<td class="FixedMemberList" valign="center"><a class="ClassLink" href="class_svt_axi_port_monitor_def_cov_callback.html#item_trans_axi_num_outstanding_xacts_with_diff_awid_range">trans_axi_num_outstanding_xacts_with_diff_awid_range</a></td>
<td class="FixedMemberList" valign="center">Covergroup: trans_axi_num_outstanding_xacts_with_diff_awid_range<br>
 Coverpoints: <br>

<ul><li>
 write_outstanding_xacts_with_diff_awid: Captures the number of
 outstanding write transactions with different AWID.
 The number of bins will be equal to the programmed value of User-defined macro 
 SVT_AXI_NUM_BINS_FOR_ID_WIDTH_GREATER_THAN_EIGHT which has a default value of 256. 
 So, if user does not override this macro then this covergroup will create 256 bins for AWID width greater than 8

<p>
 If <a class="ClassLink" href="class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="class_svt_axi_port_configuration.html#item_use_separate_rd_wr_chan_id_width">use_separate_rd_wr_chan_id_width</a> is 
 programmed to 1 then <a class="ClassLink" href="class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="class_svt_axi_port_configuration.html#item_write_chan_id_width">write_chan_id_width</a> is
 considered for creation of bins. 
 If <a class="ClassLink" href="class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="class_svt_axi_port_configuration.html#item_use_separate_rd_wr_chan_id_width">use_separate_rd_wr_chan_id_width</a> is 
 programmed to 0 then <a class="ClassLink" href="class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="class_svt_axi_port_configuration.html#item_id_width">id_width</a> is
 considered for creation of bins. 

<p>
 Example:

<p>
 If outstanding transactions have the following IDs: AWID1 AWID1 AWID2
 AWID3 AWID4 AWID5.
 The bins hit will be 1,2,3,4,5 (for outstanding transactions with AWID1,AWID2
 AWID3 AWID4 AWID5) 
 The coverage is a continuous logic. If there is only one outstanding 
 transaction in the queue with unique AWID value, the bin 1 will get hit.
 Subsequently as and when new outstanding transactions comes with unique
 AWID values further bins will keep getting hit.

</li></ul>

 Reference: AMBA AXI and ACE Protocol Specification: ARM IHI 0022E ID022613; Section A5.2</td>
</tr>
<tr>
<td class="FixedMemberList" valign="center"><a class="ClassLink" href="class_svt_axi_port_monitor_def_cov_callback.html#item_trans_axi_num_outstanding_xacts_with_multiple_same_arid">trans_axi_num_outstanding_xacts_with_multiple_same_arid</a></td>
<td class="FixedMemberList" valign="center">Covergroup: trans_axi_num_outstanding_xacts_with_multiple_same_arid<br>
 This covergroup captures the number of outstanding read transactions
 with same ARID values which is in progress, if master is programmed
 with multiple same ids. For Example : If a master is programmed with
 <a class="ClassLink" href="class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="class_svt_axi_port_configuration.html#item_cov_multi_same_ids">cov_multi_same_ids</a> = new[3], then the
 master will have three different ids ARID1, ARID2 and ARID3.This
 covergroup will cross all the 3 ids with
 <a class="ClassLink" href="class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="class_svt_axi_port_configuration.html#item_num_outstanding_xact">num_outstanding_xact</a>. If number of
 outstanding transactions are 50 with ARID1,then bins read_same_arid_1,
 read_outstanding_xacts_with_same_arid_1 to read_outstanding_xacts_with_same_arid_50 will get hit.
 Coverpoints: <br>

<ul><li>
 read_outstanding_same_id: Captures the same id values programmed in <a class="ClassLink" href="class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="class_svt_axi_port_configuration.html#item_cov_multi_same_ids">cov_multi_same_ids</a>

</li><li>
 num_outstanding_read : Captures number of outstanding read
 transactions with a matching ARID values to the one
 programmed in <a class="ClassLink" href="class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="class_svt_axi_port_configuration.html#item_cov_multi_same_ids">cov_multi_same_ids</a>.

<p>
 The number of bins for this coverpoint is controlled by
 <a class="ClassLink" href="class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="class_svt_axi_port_configuration.html#item_cov_bins_num_outstanding_xacts">cov_bins_num_outstanding_xacts</a>, the
 default value of which is 64.
 Configured value of <a class="ClassLink" href="class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="class_svt_axi_port_configuration.html#item_cov_bins_num_outstanding_xacts">cov_bins_num_outstanding_xacts</a>
 should be less than or equal to configured value of 
 <a class="ClassLink" href="class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="class_svt_axi_port_configuration.html#item_num_outstanding_xact">num_outstanding_xact</a> or 
 <a class="ClassLink" href="class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="class_svt_axi_port_configuration.html#item_num_write_outstanding_xact">num_write_outstanding_xact</a> if 
 <a class="ClassLink" href="class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="class_svt_axi_port_configuration.html#item_num_outstanding_xact">num_outstanding_xact</a> is set to -1 which
 indicates the number of outstanding transactions VIP can support.

<p>
 Example:
 If a master is programmed with <a class="ClassLink" href="class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="class_svt_axi_port_configuration.html#item_cov_multi_same_ids">cov_multi_same_ids</a> = new[3],
 cov_multi_same_ids[0] = ARID1, cov_multi_same_ids[1] = ARID2,
 cov_multi_same_ids[1] = ARID3 and outstanding transactions have the
 following IDs: ARID1 ARID2 ARID1 ARID4 ARID3 ARID1 ARID3 ARID5 ARID2.
 The bins of read_outstanding_same_id hit will be read_same_arid_1,read_same_arid_2 and
 read_same_arid_3, bins of cross_same_id_with_num_outstanding_xacts hit will
 be read_same_arid_1 with read_outstanding_xacts_3,read_same_arid_2
 with read_outstanding_xacts_2, read_same_arid_3 with
 read_outstanding_xacts_1 as there are 3 outstanding transactions
 matching with ARID1, 2 outstanding transactions with ARID2 and 1
 outstanding transaction with ARID3. 

<p>

</li></ul>

 Reference: AMBA AXI and ACE Protocol Specification: ARM IHI 0022E ID022613; Section A5.2</td>
</tr>
<tr>
<td class="FixedMemberList" valign="center"><a class="ClassLink" href="class_svt_axi_port_monitor_def_cov_callback.html#item_trans_axi_num_outstanding_xacts_with_multiple_same_awid">trans_axi_num_outstanding_xacts_with_multiple_same_awid</a></td>
<td class="FixedMemberList" valign="center">Covergroup: trans_axi_num_outstanding_xacts_with_multiple_same_awid<br>
 This covergroup captures the number of outstanding write transactions
 with same AWID values which is in progress, if master is programmed
 with multiple same ids. For Example : If a master is programmed with
 <a class="ClassLink" href="class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="class_svt_axi_port_configuration.html#item_cov_multi_same_ids">cov_multi_same_ids</a> = new[3], then the
 master will have three different ids AWID1, AWID2 and AWID3.This
 covergroup will cross all the 3 ids with
 <a class="ClassLink" href="class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="class_svt_axi_port_configuration.html#item_num_outstanding_xact">num_outstanding_xact</a>. If number of
 outstanding transactions are 50 with AWID1,then bins write_same_awid_1,
 write_outstanding_xacts_with_same_awid_1 to write_outstanding_xacts_with_same_awid_50 will get hit.
 Coverpoints: <br>

<ul><li>
 write_outstanding_same_id: Captures the same id values programmed in <a class="ClassLink" href="class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="class_svt_axi_port_configuration.html#item_cov_multi_same_ids">cov_multi_same_ids</a>

</li><li>
 num_outstanding_write : Captures number of outstanding write
 transactions with a matching AWID values to the one
 programmed in <a class="ClassLink" href="class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="class_svt_axi_port_configuration.html#item_cov_multi_same_ids">cov_multi_same_ids</a>.

<p>
 The number of bins for this coverpoint is controlled by
 <a class="ClassLink" href="class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="class_svt_axi_port_configuration.html#item_cov_bins_num_outstanding_xacts">cov_bins_num_outstanding_xacts</a>, the
 default value of which is 64.
 Configured value of <a class="ClassLink" href="class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="class_svt_axi_port_configuration.html#item_cov_bins_num_outstanding_xacts">cov_bins_num_outstanding_xacts</a>
 should be less than or equal to configured value of 
 <a class="ClassLink" href="class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="class_svt_axi_port_configuration.html#item_num_outstanding_xact">num_outstanding_xact</a> or 
 <a class="ClassLink" href="class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="class_svt_axi_port_configuration.html#item_num_write_outstanding_xact">num_write_outstanding_xact</a> if 
 <a class="ClassLink" href="class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="class_svt_axi_port_configuration.html#item_num_outstanding_xact">num_outstanding_xact</a> is set to -1 which
 indicates the number of outstanding transactions VIP can support.

<p>
 Example:
 If a master is programmed with <a class="ClassLink" href="class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="class_svt_axi_port_configuration.html#item_cov_multi_same_ids">cov_multi_same_ids</a> = new[3],
 cov_multi_same_ids[0] = AWID1, cov_multi_same_ids[1] = AWID2,
 cov_multi_same_ids[1] = AWID3 and outstanding transactions have the
 following IDs: AWID1 AWID2 AWID1 AWID4 AWID3 AWID1 AWID3 AWID5 AWID2.
 The bins of write_outstanding_same_id hit will be write_same_awid_1,write_same_awid_2 and
 write_same_awid_3, bins of cross_same_id_with_num_outstanding_xacts hit will
 be write_same_awid_1 with write_outstanding_xacts_3,write_same_awid_2
 with write_outstanding_xacts_2, write_same_awid_3 with
 write_outstanding_xacts_1 as there are 3 outstanding transactions
 matching with AWID1, 2 outstanding transactions with AWID2 and 1
 outstanding transaction with AWID3. 

</li></ul>

 Reference: AMBA AXI and ACE Protocol Specification: ARM IHI 0022E ID022613; Section A5.2</td>
</tr>
<tr>
<td class="FixedMemberList" valign="center"><a class="ClassLink" href="class_svt_axi_port_monitor_def_cov_callback.html#item_trans_axi_num_outstanding_xacts_with_same_arid">trans_axi_num_outstanding_xacts_with_same_arid</a></td>
<td class="FixedMemberList" valign="center">Covergroup: trans_axi_num_outstanding_xacts_with_same_arid<br>
 Coverpoints: <br>

<ul><li>
 read_outstanding_xacts_with_same_arid: Captures the number of
 outstanding read transactions with a matching ARID value to the one
 programmed in
 <a class="ClassLink" href="class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="class_svt_axi_port_configuration.html#item_cov_same_id_in_outstanding_xacts">cov_same_id_in_outstanding_xacts</a>.

<p>
 The number of bins for this coverpoint is controlled by
 <a class="ClassLink" href="class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="class_svt_axi_port_configuration.html#item_cov_bins_num_outstanding_xacts">cov_bins_num_outstanding_xacts</a>, the
 default value of which is 64.
 Configured value of <a class="ClassLink" href="class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="class_svt_axi_port_configuration.html#item_cov_bins_num_outstanding_xacts">cov_bins_num_outstanding_xacts</a>
 should be less than or equal to configured value of 
 <a class="ClassLink" href="class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="class_svt_axi_port_configuration.html#item_num_outstanding_xact">num_outstanding_xact</a> or 
 <a class="ClassLink" href="class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="class_svt_axi_port_configuration.html#item_num_write_outstanding_xact">num_write_outstanding_xact</a> if 
 <a class="ClassLink" href="class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="class_svt_axi_port_configuration.html#item_num_outstanding_xact">num_outstanding_xact</a> is set to -1 which
 indicates the number of outstanding transactions VIP can support.

<p>
 Example:
 If outstanding transactions have the following IDs: ARID1 ARID1 ARID3 ARID1 ARID3 ARID2
 and <a class="ClassLink" href="class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="class_svt_axi_port_configuration.html#item_cov_same_id_in_outstanding_xacts">cov_same_id_in_outstanding_xacts</a> is
 programmed to ARID1.
 The bins hit will be 1,2 and 3 as there are 3 outstanding transactions
 matching with ARID1. 

<p>

</li></ul>

 Reference: AMBA AXI and ACE Protocol Specification: ARM IHI 0022E ID022613; Section A5.2</td>
</tr>
<tr>
<td class="FixedMemberList" valign="center"><a class="ClassLink" href="class_svt_axi_port_monitor_def_cov_callback.html#item_trans_axi_num_outstanding_xacts_with_same_awid">trans_axi_num_outstanding_xacts_with_same_awid</a></td>
<td class="FixedMemberList" valign="center">Covergroup: trans_axi_num_outstanding_xacts_with_same_awid<br>
 Coverpoints: <br>

<ul><li>
 write_outstanding_xacts_with_same_awid: Captures the number of
 outstanding write transactions with a matching AWID value to the one
 programmed in
 <a class="ClassLink" href="class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="class_svt_axi_port_configuration.html#item_cov_same_id_in_outstanding_xacts">cov_same_id_in_outstanding_xacts</a>.

<p>
 The number of bins for this coverpoint is controlled by
 <a class="ClassLink" href="class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="class_svt_axi_port_configuration.html#item_cov_bins_num_outstanding_xacts">cov_bins_num_outstanding_xacts</a>, the
 default value of which is 64.
 Configured value of <a class="ClassLink" href="class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="class_svt_axi_port_configuration.html#item_cov_bins_num_outstanding_xacts">cov_bins_num_outstanding_xacts</a>
 should be less than or equal to configured value of 
 <a class="ClassLink" href="class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="class_svt_axi_port_configuration.html#item_num_outstanding_xact">num_outstanding_xact</a> or 
 <a class="ClassLink" href="class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="class_svt_axi_port_configuration.html#item_num_write_outstanding_xact">num_write_outstanding_xact</a> if 
 <a class="ClassLink" href="class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="class_svt_axi_port_configuration.html#item_num_outstanding_xact">num_outstanding_xact</a> is set to -1 which
 indicates the number of outstanding transactions VIP can support.

<p>
 Example:
 If outstanding transactions have the following IDs: AWID1 AWID1 AWID3 AWID1 AWID3 
 AWID2 and <a class="ClassLink" href="class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="class_svt_axi_port_configuration.html#item_cov_same_id_in_outstanding_xacts">cov_same_id_in_outstanding_xacts</a> is
 programmed to AWID1.
 The bins hit will be 1, 2 and 3 as there are 3 outstanding transactions
 matching with AWID1. 

</li></ul>

 Reference: AMBA AXI and ACE Protocol Specification: ARM IHI 0022E ID022613; Section A5.2</td>
</tr>
<tr>
<td class="FixedMemberList" valign="center"><a class="ClassLink" href="class_svt_axi_port_monitor_def_cov_callback.html#item_trans_axi_read_outstanding_xact_diff_arid_cache_modifiable_bit">trans_axi_read_outstanding_xact_diff_arid_cache_modifiable_bit</a></td>
<td class="FixedMemberList" valign="center">Covergroup:trans_axi_read_outstanding_xact_diff_arid_cache_modifiable_bit

<p>
 Coverpoints:read_outstanding_xact_diff_arid_cache_modifiable_bit

<p>

<ul><li>
 This coverpoint covers the scenario in which master can issue multiple outstanding READ transactions
 with different ARID,taking ARCACHE Modifiable bit into consideration.


<p>
 Bins are interpreted as follows:

</li><li>
 cache_modifiable_followed_by_modifiable: Bin is hit when an outstanding transaction with ARCACHE[0]=1 is followed by another transaction with ARCACHE[0]=1.

</li><li>
 cache_modifiable_followed_by_nonmodifiable: Bin is hit when an outstanding transaction with ARCACHE[0]=1 is followed by another transaction with ARCACHE[0]=0.

</li><li>
 cache_nonmodifiable_followed_by_modifiable: Bin is hit when an outstanding transaction with ARCACHE[0]=0 is followed by another transaction with ARCACHE[0]=1.

</li><li>
 cache_nonmodifiable_followed_by_nonmodifiable: Bin is hit when an outstanding transaction with ARCACHE[0]=0 is followed by another transaction with ARCACHE[0]=0.

</li><li>
 Reference: AMBA AXI and ACE Protocol Specification: ARM IHI 0022E ID022613 ; section A5.1

</li></ul>
</td>
</tr>
<tr>
<td class="FixedMemberList" valign="center"><a class="ClassLink" href="class_svt_axi_port_monitor_def_cov_callback.html#item_trans_axi_read_outstanding_xact_diff_arid_device_cacheable_bit">trans_axi_read_outstanding_xact_diff_arid_device_cacheable_bit</a></td>
<td class="FixedMemberList" valign="center">Covergroup:trans_axi_read_outstanding_xact_diff_arid_device_cacheable_bit

<p>
 Coverpoints:read_outstanding_xact_diff_arid_device_cacheable_bit

<p>

<ul><li>
 This coverpoint covers the scenario in which master can issue multiple outstanding READ transactions
 with different ARID,taking memory types by ARCACHE[3:0] into consideration.


<p>
 Bins are interpreted as follows:

</li><li>
 device_nonbufferable_followed_by_device_nonbufferable: Bin is hit when an outstanding transaction with ARCACHE[3:0]= 4'b0000 is followed by another transaction with ARCACHE[3:0]= 4'b0000.

</li><li>
 device_nonbufferable_followed_by_device_bufferable: Bin is hit when an outstanding transaction with ARCACHE[3:0]= 4'b0000 is followed by another transaction with ARCACHE[3:0]= 4'b0001.

</li><li>
 device_bufferable_followed_by_device_nonbufferable: Bin is hit when an outstanding transaction with ARCACHE[3:0]= 4'b0001 is followed by another transaction with ARCACHE[3:0]= 4'b0000.

</li><li>
 device_bufferable_followed_by_device_bufferable: Bin is hit when an outstanding transaction with ARCACHE[3:0]= 4'b0001 is followed by another transaction with ARCACHE[3:0]= 4'b0001.

<p>

</li><li>
 normal_noncacheable_nonbufferable_followed_by_noncacheable_nonbufferable: Bin is hit when an outstanding transaction with ARCACHE[3:0]= 4'b0010 is followed by another transaction with ARCACHE[3:0]= 4'b0010.

</li><li>
 normal_noncacheable_nonbufferable_followed_by_noncacheable_bufferable: Bin is hit when an outstanding transaction with ARCACHE[3:0]= 4'b0010 is followed by another transaction with ARCACHE[3:0]= 4'b0011.

</li><li>
 normal_noncacheable_bufferable_followed_by_noncacheable_nonbufferable: Bin is hit when an outstanding transaction with ARCACHE[3:0]= 4'b0011 is followed by another transaction with ARCACHE[3:0]= 4'b0010.

</li><li>
 normal_noncacheable_bufferable_followed_by_noncacheable_bufferable: Bin is hit when an outstanding transaction with ARCACHE[3:0]= 4'b0011 is followed by another transaction with ARCACHE[3:0]= 4'b0011.

</li><li>
 Reference: AMBA AXI and ACE Protocol Specification: ARM IHI 0022E ID022613 ; section A4.4

</li></ul>
</td>
</tr>
<tr>
<td class="FixedMemberList" valign="center"><a class="ClassLink" href="class_svt_axi_port_monitor_def_cov_callback.html#item_trans_axi_read_outstanding_xact_same_arid_cache_modifiable_bit">trans_axi_read_outstanding_xact_same_arid_cache_modifiable_bit</a></td>
<td class="FixedMemberList" valign="center">Covergroup:trans_axi_read_outstanding_xact_same_arid_cache_modifiable_bit 

<p>
 Coverpoints:read_outstanding_xact_same_arid_cache_modifiable_bit

<p>

<ul><li>
 This coverpoint covers the scenario in which master can issue multiple outstanding READ transactions
 with same ARID,taking ARCACHE Modifiable bit into consideration.


<p>
 Bins are interpreted as follows:

</li><li>
 cache_modifiable_followed_by_modifiable: Bin is hit when an outstanding transaction with ARCACHE[1]=1 is followed by another transaction with ARCACHE[1]=1.

</li><li>
 cache_modifiable_followed_by_nonmodifiable: Bin is hit when an outstanding transaction with ARCACHE[1]=1 is followed by another transaction with ARCACHE[1]=0.

</li><li>
 cache_nonmodifiable_followed_by_modifiable: Bin is hit when an outstanding transaction with ARCACHE[1]=0 is followed by another transaction with ARCACHE[1]=1.

</li><li>
 cache_nonmodifiable_followed_by_nonmodifiable: Bin is hit when an outstanding transaction with ARCACHE[1]=0 is followed by another transaction with ARCACHE[1]=0.

</li><li>
 Reference: AMBA AXI and ACE Protocol Specification: ARM IHI 0022E ID022613 ; section A5.1

</li></ul>
</td>
</tr>
<tr>
<td class="FixedMemberList" valign="center"><a class="ClassLink" href="class_svt_axi_port_monitor_def_cov_callback.html#item_trans_axi_snoop">trans_axi_snoop</a></td>
<td class="FixedMemberList" valign="center">Covergroup: trans_axi_snoop

<p>
 Coverpoints:

<ul><li>
 ACVALID_to_ACREADY_Delay: Captures min, mid and max range of delays between signals acvalid and acready

</li><li>
 ACVALID_to_CRVALID_Delay: Captures min, mid and max range of delays between signals acvalid and crvalid

</li><li>
 CRVALID_to_CRREADY_Delay: Captures min, mid and max range of delays between signals crvalid and crready

</li><li>
 ACVALID_to_prev_ACVALID_Delay: Captures min, mid and max range of delays between current and previous acvalid signals

</li><li>
 ACVALID_before_ACREADY: Captures if ACVALID signal comes before ACREADY signal 

</li><li>
 ACREADY_before_ACVALID: Captures if ACREADY signal comes before ACVALID signal

</li><li>
 CRVALID_before_CRREADY: Captures if CRVALID signal comes before CRREADY signal 

</li><li>
 CRREADY_before_CRVALID: Captures if CRREADY signal comes before CRVALID signal

</li></ul>
</td>
</tr>
<tr>
<td class="FixedMemberList" valign="center"><a class="ClassLink" href="class_svt_axi_port_monitor_def_cov_callback.html#item_trans_axi_snoop_data_phase">trans_axi_snoop_data_phase</a></td>
<td class="FixedMemberList" valign="center">Covergroup: trans_axi_snoop_data_phase

<p>
 Coverpoints:

<ul><li>
 CDVALID_to_prev_CDVALID_Delay

</li><li>
 CDVALID_to_CDREADY_Delay

</li><li>
 CDVALID_before_CDREADY: Captures if CDVALID signal comes before CDREADY signal 

</li><li>
 CDREADY_before_CDVALID: Captures if CDREADY signal comes before CDVALID signal

</li></ul>
</td>
</tr>
<tr>
<td class="FixedMemberList" valign="center"><a class="ClassLink" href="class_svt_axi_port_monitor_def_cov_callback.html#item_trans_axi_write_outstanding_xact_diff_awid_cache_modifiable_bit">trans_axi_write_outstanding_xact_diff_awid_cache_modifiable_bit</a></td>
<td class="FixedMemberList" valign="center">Covergroup:trans_axi_write_outstanding_xact_diff_awid_cache_modifiable_bit

<p>
 Coverpoints:write_outstanding_xact_diff_awid_cache_modifiable_bit

<p>

<ul><li>
 This coverpoint covers the scenario in which master can issue multiple outstanding WRITE transactions
 with diff AWID's,taking AWCACHE Modifiable bit into consideration.


<p>
 Bins are interpreted as follows:

</li><li>
 cache_modifiable_followed_by_modifiable: Bin is hit when an outstanding transaction with AWCACHE[0]=1 is followed by another transaction with AWCACHE[0]=1.

</li><li>
 cache_modifiable_followed_by_nonmodifiable: Bin is hit when an outstanding transaction with AWCACHE[0]=1 is followed by another transaction with AWCACHE[0]=0.

</li><li>
 cache_nonmodifiable_followed_by_modifiable: Bin is hit when an outstanding transaction with AWCACHE[0]=0 is followed by another transaction with AWCACHE[0]=1.

</li><li>
 cache_nonmodifiable_followed_by_nonmodifiable: Bin is hit when an outstanding transaction with AWCACHE[0]=0 is followed by another transaction with AWCACHE[0]=0.

</li><li>
 Reference: AMBA AXI and ACE Protocol Specification: ARM IHI 0022E ID022613 ; section A5.1

</li></ul>
</td>
</tr>
<tr>
<td class="FixedMemberList" valign="center"><a class="ClassLink" href="class_svt_axi_port_monitor_def_cov_callback.html#item_trans_axi_write_outstanding_xact_diff_awid_device_cacheable_bit">trans_axi_write_outstanding_xact_diff_awid_device_cacheable_bit</a></td>
<td class="FixedMemberList" valign="center">Covergroup:trans_axi_write_outstanding_xact_diff_awid_device_cacheable_bit

<p>
 Coverpoints:write_outstanding_xact_diff_awid_device_cacheable_bit

<p>

<ul><li>
 This coverpoint covers the scenario in which master can issue multiple outstanding WRITE transactions
 with different AWID,taking memory types by AWCACHE[3:0] into consideration.


<p>
 Bins are interpreted as follows:

</li><li>
 device_nonbufferable_followed_by_device_nonbufferable: Bin is hit when an outstanding transaction with AWCACHE[3:0]= 4'b0000 is followed by another transaction with AWCACHE[3:0]= 4'b0000.

</li><li>
 device_nonbufferable_followed_by_device_bufferable: Bin is hit when an outstanding transaction with AWCACHE[3:0]= 4'b0000 is followed by another transaction with AWCACHE[3:0]= 4'b0001.

</li><li>
 device_bufferable_followed_by_device_nonbufferable: Bin is hit when an outstanding transaction with AWCACHE[3:0]= 4'b0001 is followed by another transaction with AWCACHE[3:0]= 4'b0000.

</li><li>
 device_bufferable_followed_by_device_bufferable: Bin is hit when an outstanding transaction with AWCACHE[3:0]= 4'b0001 is followed by another transaction with AWCACHE[3:0]= 4'b0001.

<p>

</li><li>
 normal_noncacheable_nonbufferable_followed_by_noncacheable_nonbufferable: Bin is hit when an outstanding transaction with AWCACHE[3:0]= 4'b0010 is followed by another transaction with AWCACHE[3:0]= 4'b0010.

</li><li>
 normal_noncacheable_nonbufferable_followed_by_noncacheable_bufferable: Bin is hit when an outstanding transaction with AWCACHE[3:0]= 4'b0010 is followed by another transaction with AWCACHE[3:0]= 4'b0011.

</li><li>
 normal_noncacheable_bufferable_followed_by_noncacheable_nonbufferable: Bin is hit when an outstanding transaction with AWCACHE[3:0]= 4'b0011 is followed by another transaction with AWCACHE[3:0]= 4'b0010.

</li><li>
 normal_noncacheable_bufferable_followed_by_noncacheable_bufferable: Bin is hit when an outstanding transaction with AWCACHE[3:0]= 4'b0011 is followed by another transaction with AWCACHE[3:0]= 4'b0011.

</li><li>
 Reference: AMBA AXI and ACE Protocol Specification: ARM IHI 0022E ID022613 ; section A4.4

</li></ul>
</td>
</tr>
<tr>
<td class="FixedMemberList" valign="center"><a class="ClassLink" href="class_svt_axi_port_monitor_def_cov_callback.html#item_trans_axi_write_outstanding_xact_same_awid_cache_modifiable_bit">trans_axi_write_outstanding_xact_same_awid_cache_modifiable_bit</a></td>
<td class="FixedMemberList" valign="center">Covergroup:trans_axi_write_outstanding_xact_same_awid_cache_modifiable_bit

<p>
 Coverpoints:write_outstanding_xact_same_awid_cache_modifiable_bit

<p>

<ul><li>
 This coverpoint covers the scenario in which master can issue multiple outstanding WRITE transactions
 with same AWID's,taking AWCACHE Modifiable bit into consideration.


<p>
 Bins are interpreted as follows:

</li><li>
 cache_modifiable_followed_by_modifiable: Bin is hit when an outstanding transaction with AWCACHE[1]=1 is followed by another transaction with AWCACHE[1]=1.

</li><li>
 cache_modifiable_followed_by_nonmodifiable: Bin is hit when an outstanding transaction with AWCACHE[1]=1 is followed by another transaction with AWCACHE[1]=0.

</li><li>
 cache_nonmodifiable_followed_by_modifiable: Bin is hit when an outstanding transaction with AWCACHE[1]=0 is followed by another transaction with AWCACHE[1]=1.

</li><li>
 cache_nonmodifiable_followed_by_nonmodifiable: Bin is hit when an outstanding transaction with AWCACHE[1]=0 is followed by another transaction with AWCACHE[1]=0.

</li><li>
 Reference: AMBA AXI and ACE Protocol Specification: ARM IHI 0022E ID022613 ; section A5.1

</li></ul>
</td>
</tr>
<tr>
<td class="FixedMemberList" valign="center"><a class="ClassLink" href="class_svt_axi_port_monitor_def_cov_callback.html#item_trans_cross_ace_acdvmmessage_acdvmresp">trans_cross_ace_acdvmmessage_acdvmresp</a></td>
<td class="FixedMemberList" valign="center">Covergroup : trans_cross_ace_acdvmmessage_acdvmresp

<p>
 Coverpoints:

<p>

<ul><li>
 acdvm_message_type : Captures DVM message on acaddr[14:12]

<p>

</li><li>
 acdvm_resp : Capture DVM response on crresp,
 accept = 5'b00000 and reject = 5'b00010

</li></ul>


<p>
 Cross coverpoints:

<ul><li>
 acdvmmessage_acdvmresp : Crosses cover points acdvm_message_type and acdvm_resp

</li></ul>
</td>
</tr>
<tr>
<td class="FixedMemberList" valign="center"><a class="ClassLink" href="class_svt_axi_port_monitor_def_cov_callback.html#item_trans_cross_ace_acsnoop_acaddr">trans_cross_ace_acsnoop_acaddr</a></td>
<td class="FixedMemberList" valign="center">Covergroup : trans_cross_ace_acsnoop_acaddr

<p>
 Coverpoints:

<p>

<ul><li>
 snoop_xact_type: Captures Snoop transaction

</li><li>
 snoop_addr: Captures Snoop address

</li></ul>


<p>
 Cross coverpoints:

<ul><li>
 acsnoop_acaddr : Crosses cover points snoop_xact_type and snoop_addr

</li></ul>
</td>
</tr>
<tr>
<td class="FixedMemberList" valign="center"><a class="ClassLink" href="class_svt_axi_port_monitor_def_cov_callback.html#item_trans_cross_ace_acsnoop_acaddr_one_ace_acelite">trans_cross_ace_acsnoop_acaddr_one_ace_acelite</a></td>
<td class="FixedMemberList" valign="center">This covergroup will be created when there is only one ACE-master and
 minimum one or more than one ACE_LITE master in the system. </td>
</tr>
<tr>
<td class="FixedMemberList" valign="center"><a class="ClassLink" href="class_svt_axi_port_monitor_def_cov_callback.html#item_trans_cross_ace_acsnoop_acprot">trans_cross_ace_acsnoop_acprot</a></td>
<td class="FixedMemberList" valign="center">Covergroup : trans_cross_ace_acsnoop_acprot

<p>
 Coverpoints:

<p>

<ul><li>
 snoop_xact_type: Captures Snoop transaction

</li><li>
 snoop_prot: Captures Snoop protection type

</li></ul>


<p>
 Cross coverpoints:

<ul><li>
 acsnoop_acprot : Crosses cover points
 snoop_xact_type and snoop_prot

</li></ul>
</td>
</tr>
<tr>
<td class="FixedMemberList" valign="center"><a class="ClassLink" href="class_svt_axi_port_monitor_def_cov_callback.html#item_trans_cross_ace_acsnoop_acprot_one_ace_acelite">trans_cross_ace_acsnoop_acprot_one_ace_acelite</a></td>
<td class="FixedMemberList" valign="center">This covergroup will be created when there is only one ACE-master and
 minimum one or more than one ACE_LITE master in the system. </td>
</tr>
<tr>
<td class="FixedMemberList" valign="center"><a class="ClassLink" href="class_svt_axi_port_monitor_def_cov_callback.html#item_trans_cross_ace_acsnoop_cacheinitialstate_cachefinalstate">trans_cross_ace_acsnoop_cacheinitialstate_cachefinalstate</a></td>
<td class="FixedMemberList" valign="center">Covergroup : trans_cross_ace_acsnoop_cacheinitialstate_cachefinalstate

<p>
 Coverpoints:

<p>

<ul><li>
 snoop_xact_type : Captures Snoop transaction

</li><li>
 initial_cache_line_state : Captures initial cache line state

</li><li>
 final_cache_line_state : Capture final cache line state

</li></ul>

 Cross coverpoints:

<ul><li>
 acsnoop_cacheinitialstate_cachefinalstate : Crosses cover points
 snoop_xact_type initial_cache_line_state and final_cache_line_state

</li></ul>
</td>
</tr>
<tr>
<td class="FixedMemberList" valign="center"><a class="ClassLink" href="class_svt_axi_port_monitor_def_cov_callback.html#item_trans_cross_ace_acsnoop_cacheinitialstate_cachefinalstate_one_ace_acelite">trans_cross_ace_acsnoop_cacheinitialstate_cachefinalstate_one_ace_acelite</a></td>
<td class="FixedMemberList" valign="center">This covergroup will be created when there is only one ACE-master and
 minimum one or more than one ACE_LITE master in the system. </td>
</tr>
<tr>
<td class="FixedMemberList" valign="center"><a class="ClassLink" href="class_svt_axi_port_monitor_def_cov_callback.html#item_trans_cross_ace_acsnoop_crresp">trans_cross_ace_acsnoop_crresp</a></td>
<td class="FixedMemberList" valign="center">Covergroup : trans_cross_ace_acsnoop_crresp

<p>
 Coverpoints:

<p>

<ul><li>
 snoop_xact_type: Captures Snoop transaction

</li><li>
 snoop_crresp: Captures Snoop response type

</li></ul>


<p>
 Cross coverpoints:

<ul><li>
 acsnoop_crresp : Crosses cover points
 snoop_xact_type and snoop_crresp

</li></ul>
</td>
</tr>
<tr>
<td class="FixedMemberList" valign="center"><a class="ClassLink" href="class_svt_axi_port_monitor_def_cov_callback.html#item_trans_cross_ace_acsnoop_crresp_one_ace_acelite">trans_cross_ace_acsnoop_crresp_one_ace_acelite</a></td>
<td class="FixedMemberList" valign="center">This covergroup will be created when there is only one ACE-master and
 minimum one or more than one ACE_LITE master in the system. </td>
</tr>
<tr>
<td class="FixedMemberList" valign="center"><a class="ClassLink" href="class_svt_axi_port_monitor_def_cov_callback.html#item_trans_cross_ace_ardomain_arbarrier_memory_sync">trans_cross_ace_ardomain_arbarrier_memory_sync</a></td>
<td class="FixedMemberList" valign="center">Covergroup : trans_cross_ace_ardomain_arbarrier_memory_sync

<p>
 Coverpoints:

<p>

<ul><li>
 coherent_read_xact_type: Captures coherent read transaction

</li><li>
 barrier_type : Captures read barrier

</li><li>
 domain_type : Captures domain type

</li></ul>

 Cross coverpoints:

<ul><li>
 arbarrier_ardomain : Crosses cover points
 read transaction of certain barrier_type MEMORY_BARRIER & SYNC_BARRIER with ardomain
 As barrier types are memory & sync therefore, ignoring bins intersect with NORMAL_ACCESS_RESPECT_BARRIER & NORMAL_ACCESS_IGNORE_BARRIER
 and ignoring all other non-readbarrier bins.

</li></ul>
</td>
</tr>
<tr>
<td class="FixedMemberList" valign="center"><a class="ClassLink" href="class_svt_axi_port_monitor_def_cov_callback.html#item_trans_cross_ace_ardomain_arbarrier_respect_ignore">trans_cross_ace_ardomain_arbarrier_respect_ignore</a></td>
<td class="FixedMemberList" valign="center">Covergroup : trans_cross_ace_ardomain_arbarrier_respect_ignore

<p>
 Coverpoints:

<p>

<ul><li>
 coherent_read_xact_type: Captures coherent read transaction

</li><li>
 barrier_type : Captures non read barrier (all other coherent transactions) as its normal access with respect or ignore barrier

</li><li>
 domain_type : Captures domain type

</li></ul>

 Cross coverpoints:

<ul><li>
 arbarrier_ardomain : Crosses cover points
 read transaction of certain barrier_type NORMAL_ACCESS_RESPECT_BARRIER and NORMAL_ACCESS_IGNORE_BARRIER with ardomain

</li></ul>

 As barrier type with respect & ignore barriers are normal coherent access therefore, ignoring bins are READBARRIER with Memory & Sync</td>
</tr>
<tr>
<td class="FixedMemberList" valign="center"><a class="ClassLink" href="class_svt_axi_port_monitor_def_cov_callback.html#item_trans_cross_ace_ardvmmessage_ardvmresp">trans_cross_ace_ardvmmessage_ardvmresp</a></td>
<td class="FixedMemberList" valign="center">Covergroup : trans_cross_ace_ardvmmessage_ardvmresp

<p>
 Coverpoints:

<p>

<ul><li>
 ardvm_message_type : Captures DVM message on araddr[14:12]

<p>

</li><li>
 ardvm_resp : Capture DVM response on rresp [4:0],
 accept = 4'b0000 and reject = 4'b0010 

</li></ul>


<p>
 Cross coverpoints:

<ul><li>
 ardvmmessage_ardvmresp : Crosses cover points ardvm_message_type and ardvm_resp

</li></ul>
</td>
</tr>
<tr>
<td class="FixedMemberList" valign="center"><a class="ClassLink" href="class_svt_axi_port_monitor_def_cov_callback.html#item_trans_cross_ace_arprot_arbarrier_memory_sync">trans_cross_ace_arprot_arbarrier_memory_sync</a></td>
<td class="FixedMemberList" valign="center">Covergroup : trans_cross_ace_arprot_arbarrier_memory_sync

<p>
 Coverpoints:

<p>

<ul><li>
 coherent_read_xact_type: Captures coherent read transaction

</li><li>
 barrier_type : Captures read barrier

</li><li>
 prot_type : Captures transaction protection type

</li></ul>

 Cross coverpoints:

<ul><li>
 arprot_arbarrier_memory_sync: Crosses cover points
 read transaction of barrier_type MEMORY_BARRIER & SYNC_BARRIER with arprot

</li></ul>

 The following bins are ignored:

<ul><li>
bins that interset NORMAL_ACCESS_RESPECT_BARRIER and NORMAL_ACCESS_IGNORE_BARRIER

</li><li>
bins that intersect transaction types other than READBARRIER

</li><li>
 Reference: AMBA AXI and ACE Protocol Specification: ARM IHI 0022E ID022613; Section C3.1.6

</li></ul>
</td>
</tr>
<tr>
<td class="FixedMemberList" valign="center"><a class="ClassLink" href="class_svt_axi_port_monitor_def_cov_callback.html#item_trans_cross_ace_arsnoop_araddr">trans_cross_ace_arsnoop_araddr</a></td>
<td class="FixedMemberList" valign="center">Covergroup : trans_cross_ace_arsnoop_araddr

<p>
 Coverpoints:

<p>

<ul><li>
 coherent_read_xact_type: Captures coherent read transaction

</li><li>
 addr : Captures transaction read address

</li></ul>

 Cross coverpoints:

<ul><li>
 arsnoop_araddr : Crosses cover points
 coherent_read_xact_type and addr

</li></ul>
</td>
</tr>
<tr>
<td class="FixedMemberList" valign="center"><a class="ClassLink" href="class_svt_axi_port_monitor_def_cov_callback.html#item_trans_cross_ace_arsnoop_arbar">trans_cross_ace_arsnoop_arbar</a></td>
<td class="FixedMemberList" valign="center">Covergroup : trans_cross_ace_arsnoop_arbar

<p>
 Coverpoints:

<p>

<ul><li>
 coherent_read_xact_type: Captures coherent read transaction

</li><li>
 barrier_type : Captures read barrier

</li></ul>

 Cross coverpoints:

<ul><li>
 arsnoop_arbar : Crosses cover points
 coherent_read_xact_type and barrier_type

</li></ul>
</td>
</tr>
<tr>
<td class="FixedMemberList" valign="center"><a class="ClassLink" href="class_svt_axi_port_monitor_def_cov_callback.html#item_trans_cross_ace_arsnoop_arburst">trans_cross_ace_arsnoop_arburst</a></td>
<td class="FixedMemberList" valign="center">Covergroup : trans_cross_ace_arsnoop_arburst

<p>
 Coverpoints:

<p>

<ul><li>
 coherent_read_xact_type: Captures coherent read transaction

</li><li>
 burst_type: Captures transaction burst type

</li></ul>

 Cross coverpoints:

<ul><li>
 arsnoop_arburst : Crosses cover points
 coherent_read_xact_type and burst_type

</li></ul>
</td>
</tr>
<tr>
<td class="FixedMemberList" valign="center"><a class="ClassLink" href="class_svt_axi_port_monitor_def_cov_callback.html#item_trans_cross_ace_arsnoop_arcache">trans_cross_ace_arsnoop_arcache</a></td>
<td class="FixedMemberList" valign="center">Covergroup : trans_cross_ace_arsnoop_arcache

<p>
 Coverpoints:

<p>

<ul><li>
 coherent_read_xact_type: Captures coherent read transaction

</li><li>
 cache_type : Captures transaction cache type

</li></ul>

 Cross coverpoints:

<ul><li>
 arsnoop_arcache : Crosses cover points
 coherent_read_xact_type and cache_type

</li></ul>
</td>
</tr>
<tr>
<td class="FixedMemberList" valign="center"><a class="ClassLink" href="class_svt_axi_port_monitor_def_cov_callback.html#item_trans_cross_ace_arsnoop_ardomain">trans_cross_ace_arsnoop_ardomain</a></td>
<td class="FixedMemberList" valign="center">Covergroup : trans_cross_ace_arsnoop_ardomain

<p>
 Coverpoints:

<p>

<ul><li>
 coherent_read_xact_type: Captures coherent read transaction

</li><li>
 domain_type : Captures domain type

</li></ul>

 Cross coverpoints:

<ul><li>
 arsnoop_ardomain : Crosses cover points
 coherent_read_xact_type and domain_type

</li></ul>
</td>
</tr>
<tr>
<td class="FixedMemberList" valign="center"><a class="ClassLink" href="class_svt_axi_port_monitor_def_cov_callback.html#item_trans_cross_ace_arsnoop_ardomain_arcache">trans_cross_ace_arsnoop_ardomain_arcache</a></td>
<td class="FixedMemberList" valign="center">Covergroup : trans_cross_ace_arsnoop_ardomain_arcache

<p>
 Coverpoints:

<p>

<ul><li>
 coherent_read_xact_type: Captures coherent read transaction

</li><li>
 domain_type : Captures domain type

</li><li>
 cache_type : Captures cache_type

</li></ul>

 Cross coverpoints:

<ul><li>
 arsnoop_ardomain_arcache : Crosses cover points
 coherent_read_xact_type and domain_type and cache_type

</li></ul>
</td>
</tr>
<tr>
<td class="FixedMemberList" valign="center"><a class="ClassLink" href="class_svt_axi_port_monitor_def_cov_callback.html#item_trans_cross_ace_arsnoop_arlen">trans_cross_ace_arsnoop_arlen</a></td>
<td class="FixedMemberList" valign="center">Covergroup : trans_cross_ace_arsnoop_arlen

<p>
 Coverpoints:

<p>

<ul><li>
 coherent_read_xact_type: Captures coherent read transaction

</li><li>
 burst_length: Captures transaction burst length

</li></ul>

 Cross coverpoints:

<ul><li>
 arsnoop_arlen : Crosses cover points
 coherent_read_xact_type and burst_length

</li></ul>
</td>
</tr>
<tr>
<td class="FixedMemberList" valign="center"><a class="ClassLink" href="class_svt_axi_port_monitor_def_cov_callback.html#item_trans_cross_ace_arsnoop_arsize">trans_cross_ace_arsnoop_arsize</a></td>
<td class="FixedMemberList" valign="center">Covergroup : trans_cross_ace_arsnoop_arsize

<p>
 Coverpoints:

<p>

<ul><li>
 coherent_read_xact_type: Captures coherent read transaction

</li><li>
 burst_size: Captures transaction burst size

</li></ul>

 Cross coverpoints:

<ul><li>
 arsnoop_arsize : Crosses cover points
 coherent_read_xact_type and burst_size

</li></ul>
</td>
</tr>
<tr>
<td class="FixedMemberList" valign="center"><a class="ClassLink" href="class_svt_axi_port_monitor_def_cov_callback.html#item_trans_cross_ace_arsnoop_cacheinitialstate_cachefinalstate">trans_cross_ace_arsnoop_cacheinitialstate_cachefinalstate</a></td>
<td class="FixedMemberList" valign="center">Covergroup : trans_cross_ace_arsnoop_cacheinitialstate_cachefinalstate

<p>
 Coverpoints:

<p>

<ul><li>
 coherent_read_xact_type : Captures coherent read transaction

</li><li>
 initial_cache_line_state : Captures initial cache line state

</li><li>
 final_cache_line_state : Capture final cache line state

</li></ul>

 Cross coverpoints:

<ul><li>
 arsnoop_cacheinitialstate_cachefinalstate : Crosses cover points
 coherent_read_xact_type initial_cache_line_state and final_cache_line_state

</li></ul>
</td>
</tr>
<tr>
<td class="FixedMemberList" valign="center"><a class="ClassLink" href="class_svt_axi_port_monitor_def_cov_callback.html#item_trans_cross_ace_arsnoop_coh_rresp">trans_cross_ace_arsnoop_coh_rresp</a></td>
<td class="FixedMemberList" valign="center">Covergroup : trans_cross_ace_arsnoop_coh_rresp

<p>
 Coverpoints:

<p>

<ul><li>
 coherent_read_xact_type: Captures coherent read transaction

</li><li>
 coh_rresp : Captures read coherent response

</li></ul>

 Cross coverpoints:

<ul><li>
 arsnoop_arburst_coh_rresp : Crosses cover points
 coherent_read_xact_type and coh_rresp

</li></ul>
</td>
</tr>
<tr>
<td class="FixedMemberList" valign="center"><a class="ClassLink" href="class_svt_axi_port_monitor_def_cov_callback.html#item_trans_cross_ace_awdomain_awbarrier_memory_sync">trans_cross_ace_awdomain_awbarrier_memory_sync</a></td>
<td class="FixedMemberList" valign="center">Covergroup : trans_cross_ace_awdomain_awbarrier_memory_sync

<p>
 Coverpoints:

<p>

<ul><li>
 coherent_write_xact_type: Captures coherent write transaction

</li><li>
 barrier_type : Captures write barrier

</li><li>
 domain_type : Captures domain type

</li></ul>

 Cross coverpoints:

<ul><li>
 awbarrier_awdomain : Crosses cover points
 write transaction of certain barrier_type MEMORY_BARRIER & SYNC_BARRIER with awdomain

</li></ul>

 As barrier types are memory & sync therefore, ignoring bins intersect with NORMAL_ACCESS_RESPECT_BARRIER & NORMAL_ACCESS_IGNORE_BARRIER
 and ignoring all other non-writebarrier bins.</td>
</tr>
<tr>
<td class="FixedMemberList" valign="center"><a class="ClassLink" href="class_svt_axi_port_monitor_def_cov_callback.html#item_trans_cross_ace_awdomain_awbarrier_respect_ignore">trans_cross_ace_awdomain_awbarrier_respect_ignore</a></td>
<td class="FixedMemberList" valign="center">Covergroup : trans_cross_ace_awdomain_awbarrier_respect_ignore

<p>
 Coverpoints:

<p>

<ul><li>
 coherent_write_xact_type: Captures coherent write transaction

</li><li>
 barrier_type : Captures non write barrier (all other coherent transactions) as its normal access with respect or ignore barrier

</li><li>
 domain_type : Captures domain type

</li></ul>

 Cross coverpoints:

<ul><li>
 awbarrier_awdomain : Crosses cover points
 write transaction of certain barrier_type NORMAL_ACCESS_RESPECT_BARRIER and NORMAL_ACCESS_IGNORE_BARRIER with awdomain

</li></ul>

 As barrier type with respect & ignore barriers are normal coherent access therefore, ignoring bins are WRITEBARRIER with Memory & Sync</td>
</tr>
<tr>
<td class="FixedMemberList" valign="center"><a class="ClassLink" href="class_svt_axi_port_monitor_def_cov_callback.html#item_trans_cross_ace_awprot_awbarrier_memory_sync">trans_cross_ace_awprot_awbarrier_memory_sync</a></td>
<td class="FixedMemberList" valign="center">Covergroup : trans_cross_ace_awprot_awbarrier_memory_sync

<p>
 Coverpoints:

<p>

<ul><li>
 coherent_write_xact_type: Captures coherent write transaction

</li><li>
 barrier_type : Captures write barrier

</li><li>
 prot_type : Captures transaction protection type

</li></ul>

 Cross coverpoints:

<ul><li>
 awprot_awbarrier_memory_sync: Crosses cover points
 write transaction of barrier_type MEMORY_BARRIER & SYNC_BARRIER with awprot

</li></ul>

 The following bins are ignored:

<ul><li>
bins that interset NORMAL_ACCESS_RESPECT_BARRIER and NORMAL_ACCESS_IGNORE_BARRIER

</li><li>
bins that intersect transaction types other than WRITEBARRIER

</li><li>
 Reference: AMBA AXI and ACE Protocol Specification: ARM IHI 0022E ID022613; Section C3.1.6

</li></ul>
</td>
</tr>
<tr>
<td class="FixedMemberList" valign="center"><a class="ClassLink" href="class_svt_axi_port_monitor_def_cov_callback.html#item_trans_cross_ace_awsnoop_awaddr">trans_cross_ace_awsnoop_awaddr</a></td>
<td class="FixedMemberList" valign="center">Covergroup : trans_cross_ace_awsnoop_awaddr

<p>
 Coverpoints:

<p>

<ul><li>
 coherent_write_xact_type: Captures coherent write transaction

</li><li>
 addr : Captures transaction write address

</li></ul>

 Cross coverpoints:

<ul><li>
 awsnoop_awaddr : Crosses cover points
 coherent_write_xact_type and addr

</li></ul>
</td>
</tr>
<tr>
<td class="FixedMemberList" valign="center"><a class="ClassLink" href="class_svt_axi_port_monitor_def_cov_callback.html#item_trans_cross_ace_awsnoop_awbar">trans_cross_ace_awsnoop_awbar</a></td>
<td class="FixedMemberList" valign="center">Covergroup : trans_cross_ace_awsnoop_awbar

<p>
 Coverpoints:

<p>

<ul><li>
 coherent_write_xact_type: Captures coherent write transaction

</li><li>
 barrier_type : Captures write barrier

</li></ul>

 Cross coverpoints:

<ul><li>
 awsnoop_awbar : Crosses cover points
 coherent_write_xact_type and barrier_type

</li></ul>
</td>
</tr>
<tr>
<td class="FixedMemberList" valign="center"><a class="ClassLink" href="class_svt_axi_port_monitor_def_cov_callback.html#item_trans_cross_ace_awsnoop_awburst">trans_cross_ace_awsnoop_awburst</a></td>
<td class="FixedMemberList" valign="center">Covergroup : trans_cross_ace_awsnoop_awburst

<p>
 Coverpoints:

<p>

<ul><li>
 coherent_write_xact_type: Captures coherent write transaction

</li><li>
 burst_type: Captures transaction burst type

</li></ul>

 Cross coverpoints:

<ul><li>
 awsnoop_awburst_awlen : Crosses cover points
 coherent_write_xact_type and burst_type

</li></ul>
</td>
</tr>
<tr>
<td class="FixedMemberList" valign="center"><a class="ClassLink" href="class_svt_axi_port_monitor_def_cov_callback.html#item_trans_cross_ace_awsnoop_awcache">trans_cross_ace_awsnoop_awcache</a></td>
<td class="FixedMemberList" valign="center">Covergroup : trans_cross_ace_awsnoop_awcache

<p>
 Coverpoints:

<p>

<ul><li>
 coherent_write_xact_type: Captures coherent write transaction

</li><li>
 cache_type : Captures cache type

</li></ul>

 Cross coverpoints:

<ul><li>
 awsnoop_awcache : Crosses cover points
 coherent_write_xact_type and cache_type

</li></ul>
</td>
</tr>
<tr>
<td class="FixedMemberList" valign="center"><a class="ClassLink" href="class_svt_axi_port_monitor_def_cov_callback.html#item_trans_cross_ace_awsnoop_awdomain">trans_cross_ace_awsnoop_awdomain</a></td>
<td class="FixedMemberList" valign="center">Covergroup : trans_cross_ace_awsnoop_awdomain

<p>
 Coverpoints:

<p>

<ul><li>
 coherent_write_xact_type: Captures coherent write transaction

</li><li>
 domain_type : Captures domain type

</li></ul>

 Cross coverpoints:

<ul><li>
 awsnoop_awdomain : Crosses cover points
 coherent_write_xact_type and domain_type

</li></ul>
</td>
</tr>
<tr>
<td class="FixedMemberList" valign="center"><a class="ClassLink" href="class_svt_axi_port_monitor_def_cov_callback.html#item_trans_cross_ace_awsnoop_awdomain_awcache">trans_cross_ace_awsnoop_awdomain_awcache</a></td>
<td class="FixedMemberList" valign="center">Covergroup : trans_cross_ace_awsnoop_awdomain_awcache

<p>
 Coverpoints:

<p>

<ul><li>
 coherent_write_xact_type: Captures coherent write transaction

</li><li>
 domain_type : Captures domain type

</li><li>
 cache_type : Captures cache type 

</li></ul>

 Cross coverpoints:

<ul><li>
 awsnoop_awdomain_awcache : Crosses cover points
 coherent_write_xact_type and domain_type and cache_type

</li></ul>
</td>
</tr>
<tr>
<td class="FixedMemberList" valign="center"><a class="ClassLink" href="class_svt_axi_port_monitor_def_cov_callback.html#item_trans_cross_ace_awsnoop_awdomain_bresp">trans_cross_ace_awsnoop_awdomain_bresp</a></td>
<td class="FixedMemberList" valign="center">Covergroup : trans_cross_ace_awsnoop_awdomain_bresp

<p>
 Coverpoints:

<p>

<ul><li>
 coherent_write_xact_type: Captures coherent writenosnoop transaction

</li><li>
 bresp : Captures exokay write response

</li><li>
 domain_type : Captures NONSHAREABLE & SYSTEMSHAREABLE domain types

</li></ul>

 Cross coverpoints:

<ul><li>
 awsnoop_awdomain_bresp : Crosses cover points
 coherent_write_xact_type, domain_type and bresp

</li></ul>

 The EXOKAY response is permitted for WriteNoSnoop with domain innershareable & outershareable. Rest all other bins are ignored.</td>
</tr>
<tr>
<td class="FixedMemberList" valign="center"><a class="ClassLink" href="class_svt_axi_port_monitor_def_cov_callback.html#item_trans_cross_ace_awsnoop_awlen">trans_cross_ace_awsnoop_awlen</a></td>
<td class="FixedMemberList" valign="center">Covergroup : trans_cross_ace_awsnoop_awlen

<p>
 Coverpoints:

<p>

<ul><li>
 coherent_write_xact_type: Captures coherent write transaction

</li><li>
 burst_length: Captures transaction burst length

</li></ul>

 Cross coverpoints:

<ul><li>
 awsnoop_awlen : Crosses cover points
 coherent_write_xact_type and burst_length

</li></ul>
</td>
</tr>
<tr>
<td class="FixedMemberList" valign="center"><a class="ClassLink" href="class_svt_axi_port_monitor_def_cov_callback.html#item_trans_cross_ace_awsnoop_awsize">trans_cross_ace_awsnoop_awsize</a></td>
<td class="FixedMemberList" valign="center">Covergroup : trans_cross_ace_awsnoop_awsize

<p>
 Coverpoints:

<p>

<ul><li>
 coherent_write_xact_type: Captures coherent write transaction

</li><li>
 burst_size: Captures transaction burst sizes

</li></ul>

 Cross coverpoints:

<ul><li>
 awsnoop_awsize : Crosses cover points
 coherent_write_xact_type and burst_size

</li></ul>
</td>
</tr>
<tr>
<td class="FixedMemberList" valign="center"><a class="ClassLink" href="class_svt_axi_port_monitor_def_cov_callback.html#item_trans_cross_ace_awsnoop_bresp">trans_cross_ace_awsnoop_bresp</a></td>
<td class="FixedMemberList" valign="center">Covergroup : trans_cross_ace_awsnoop_bresp

<p>
 Coverpoints:

<p>

<ul><li>
 coherent_write_xact_type: Captures coherent write transaction

</li><li>
 bresp : Captures write response

</li></ul>

 Cross coverpoints:

<ul><li>
 awsnoop_bresp : Crosses cover points
 coherent_write_xact_type and bresp

</li></ul>
</td>
</tr>
<tr>
<td class="FixedMemberList" valign="center"><a class="ClassLink" href="class_svt_axi_port_monitor_def_cov_callback.html#item_trans_cross_ace_awsnoop_cacheinitialstate_cachefinalstate">trans_cross_ace_awsnoop_cacheinitialstate_cachefinalstate</a></td>
<td class="FixedMemberList" valign="center">Covergroup : trans_cross_ace_awsnoop_cacheinitialstate_cachefinalstate

<p>
 Coverpoints:

<p>

<ul><li>
 coherent_write_xact_type : Captures coherent Write transaction

</li><li>
 initial_cache_line_state : Captures initial cache line state

</li><li>
 final_cache_line_state : Capture final cache line state
 INVALID,UNIQUECLEAN,SHAREDCLEAN are the possible final states

</li></ul>

 Cross coverpoints:

<ul><li>
 awsnoop_cacheinitialstate_cachefinalstate : Crosses cover points
 coherent_write_xact_type initial_cache_line_state and final_cache_line_state

</li></ul>
</td>
</tr>
<tr>
<td class="FixedMemberList" valign="center"><a class="ClassLink" href="class_svt_axi_port_monitor_def_cov_callback.html#item_trans_cross_ace_dvm_branch_predictor_invl_modes_virtaddr_msb39to16">trans_cross_ace_dvm_branch_predictor_invl_modes_virtaddr_msb39to16</a></td>
<td class="FixedMemberList" valign="center">Covergroup: trans_cross_ace_dvm_branch_predictor_invl_modes_virtaddr_msb39to16

<p>
 This covergroup is cross coverage of DVM Branch Predictor invalidate message type,invalidate address modes and virtual address range
 The Virtual address width is 24 bits.

<p>

<p>
 Coverpoints:

<p>

<ul><li>
 ardvm_message_type: Captures DVM Message Type

</li><li>
 ardvm_va : Captures ARADDR[0] which implies invalidate by VA or invalidate All

</li><li>
 araddr_dvm_firstpart_va_or_vmid: Captures firstpart of DVM Virtual address or VMID

</li><li>
 araddr_dvm_firsrpart_va_or_asid: Captures firstpart of DVM Virtual address or ASID

</li><li>
 araddr_dvm_msb39to32_firstpart : Captures firstpart of DVM VA MSB to 32 of width8

</li></ul>


<p>
 Cross coverpoints:

<p>

<ul><li>
dvm_branch_predictor_modes_virtaddr_msb39to16 : Crosses coverpoints ardvm_message_type,ardvm_va,araddr_dvm_firstpart_va_or_vmid,araddr_dvm_firsrpart_va_or_asid,araddr_dvm_msb39to32_firstpart.

</li></ul>


<ul><li>
 Reference: AMBA AXI and ACE Protocol Specification: ARM IHI 0022E ID022613; 

</li></ul>
</td>
</tr>
<tr>
<td class="FixedMemberList" valign="center"><a class="ClassLink" href="class_svt_axi_port_monitor_def_cov_callback.html#item_trans_cross_ace_dvm_branch_predictor_invl_modes_virtaddr_msb43to16">trans_cross_ace_dvm_branch_predictor_invl_modes_virtaddr_msb43to16</a></td>
<td class="FixedMemberList" valign="center">Covergroup: trans_cross_ace_dvm_branch_predictor_invl_modes_virtaddr_msb43to16

<p>
 This covergroup is cross coverage of DVM Branch Predictor invalidate message type,invalidate address modes and virtual address range
 The Virtual address width is 28 bits.

<p>

<p>
 Coverpoints:

<p>

<ul><li>
 ardvm_message_type: Captures DVM Message Type

</li><li>
 ardvm_va : Captures ARADDR[0] which implies invalidate by VA or invalidate All

</li><li>
 araddr_dvm_firstpart_va_or_vmid: Captures firstpart of DVM Virtual address or VMID

</li><li>
 araddr_dvm_firsrpart_va_or_asid: Captures firstpart of DVM Virtual address or ASID

</li><li>
 araddr_dvm_msb43to32_firstpart : Captures firstpart of DVM VA MSB to 32 of width12

</li></ul>


<p>
 Cross coverpoints:

<p>

<ul><li>
dvm_branch_predictor_modes_virtaddr_msb43to16 : Crosses coverpoints ardvm_message_type,ardvm_va,araddr_dvm_firstpart_va_or_vmid,araddr_dvm_firsrpart_va_or_asid,araddr_dvm_msb43to32_firstpart.

</li></ul>


<ul><li>
 Reference: AMBA AXI and ACE Protocol Specification: ARM IHI 0022E ID022613; 

</li></ul>
</td>
</tr>
<tr>
<td class="FixedMemberList" valign="center"><a class="ClassLink" href="class_svt_axi_port_monitor_def_cov_callback.html#item_trans_cross_ace_dvm_branch_predictor_invl_modes_virtaddr_msb47to16">trans_cross_ace_dvm_branch_predictor_invl_modes_virtaddr_msb47to16</a></td>
<td class="FixedMemberList" valign="center">Covergroup: trans_cross_ace_dvm_branch_predictor_invl_modes_virtaddr_msb47to16

<p>
 This covergroup is cross coverage of DVM Branch Predictor invalidate message type,invalidate address modes and virtual address range
 The Virtual address width is 32 bits.

<p>

<p>
 Coverpoints:

<p>

<ul><li>
 ardvm_message_type: Captures DVM Message Type

</li><li>
 ardvm_va : Captures ARADDR[0] which implies invalidate by VA or invalidate All

</li><li>
 araddr_dvm_firstpart_va_or_vmid: Captures firstpart of DVM Virtual address or VMID

</li><li>
 araddr_dvm_firsrpart_va_or_asid: Captures firstpart of DVM Virtual address or ASID

</li><li>
 araddr_dvm_msb47to32_firstpart : Captures firstpart of DVM VA MSB to 32 of width16

</li></ul>


<p>
 Cross coverpoints:

<p>

<ul><li>
dvm_branch_predictor_modes_virtaddr_msb47to16 : Crosses coverpoints ardvm_message_type,ardvm_va,araddr_dvm_firstpart_va_or_vmid,araddr_dvm_firsrpart_va_or_asid,araddr_dvm_msb47to32_firstpart.

</li></ul>


<ul><li>
 Reference: AMBA AXI and ACE Protocol Specification: ARM IHI 0022E ID022613; 

</li></ul>
</td>
</tr>
<tr>
<td class="FixedMemberList" valign="center"><a class="ClassLink" href="class_svt_axi_port_monitor_def_cov_callback.html#item_trans_cross_ace_dvm_branch_predictor_invl_modes_virtaddr_msb55to16">trans_cross_ace_dvm_branch_predictor_invl_modes_virtaddr_msb55to16</a></td>
<td class="FixedMemberList" valign="center">Covergroup: trans_cross_ace_dvm_branch_predictor_invl_modes_virtaddr_msb55to16

<p>
 This covergroup is cross coverage of DVM Branch Predictor invalidate message type,invalidate address modes and virtual address range
 The Virtual address width is 40 bits.

<p>

<p>
 Coverpoints:

<p>

<ul><li>
 ardvm_message_type: Captures DVM Message Type

</li><li>
 ardvm_va : Captures ARADDR[0] which implies invalidate by VA or invalidate All

</li><li>
 araddr_dvm_firstpart_va_or_vmid: Captures firstpart of DVM Virtual address or VMID

</li><li>
 araddr_dvm_firsrpart_va_or_asid: Captures firstpart of DVM Virtual address or ASID

</li><li>
 araddr_dvm_msb55to32_firstpart : Captures firstpart of DVM VA MSB to 32 of width24

</li></ul>


<p>
 Cross coverpoints:

<p>

<ul><li>
dvm_branch_predictor_modes_virtaddr_msb55to16 : Crosses coverpoints ardvm_message_type,ardvm_va,araddr_dvm_firstpart_va_or_vmid,araddr_dvm_firsrpart_va_or_asid,araddr_dvm_msb55to32_firstpart.

</li></ul>


<ul><li>
 Reference: AMBA AXI and ACE Protocol Specification: ARM IHI 0022E ID022613; 

</li></ul>
</td>
</tr>
<tr>
<td class="FixedMemberList" valign="center"><a class="ClassLink" href="class_svt_axi_port_monitor_def_cov_callback.html#item_trans_cross_ace_dvm_branch_predictor_invl_modes_virtaddr_msb63to16">trans_cross_ace_dvm_branch_predictor_invl_modes_virtaddr_msb63to16</a></td>
<td class="FixedMemberList" valign="center">Covergroup: trans_cross_ace_dvm_branch_predictor_invl_modes_virtaddr_msb63to16

<p>
 This covergroup is cross coverage of DVM Branch Predictor invalidate message type,invalidate address modes and virtual address range
 The Virtual address width is 48 bits.

<p>

<p>
 Coverpoints:

<p>

<ul><li>
 ardvm_message_type: Captures DVM Message Type

</li><li>
 ardvm_va : Captures ARADDR[0] which implies invalidate by VA or invalidate All

</li><li>
 araddr_dvm_firstpart_va_or_vmid: Captures firstpart of DVM Virtual address or VMID

</li><li>
 araddr_dvm_firsrpart_va_or_asid: Captures firstpart of DVM Virtual address or ASID

</li><li>
 araddr_dvm_msb63to32_firstpart : Captures firstpart of DVM VA MSB to 32 of width32

</li></ul>


<p>
 Cross coverpoints:

<p>

<ul><li>
dvm_branch_predictor_modes_virtaddr_msb63to16 : Crosses coverpoints ardvm_message_type,ardvm_va,araddr_dvm_firstpart_va_or_vmid,araddr_dvm_firsrpart_va_or_asid,araddr_dvm_msb63to32_firstpart.

</li></ul>


<ul><li>
 Reference: AMBA AXI and ACE Protocol Specification: ARM IHI 0022E ID022613; 

</li></ul>
</td>
</tr>
<tr>
<td class="FixedMemberList" valign="center"><a class="ClassLink" href="class_svt_axi_port_monitor_def_cov_callback.html#item_trans_cross_ace_dvm_firstpart_addr_range_msb39to16">trans_cross_ace_dvm_firstpart_addr_range_msb39to16</a></td>
<td class="FixedMemberList" valign="center">Covergroup: trans_cross_ace_dvm_firstpart_addr_range_msb39to16

<p>
 This covergroup is cross coverage of FirstPart of DVM (Virtual Address) on ARADDR[39:32] and ARADDR[31:16].
 The total Virtual address width is 40 bits.

<p>

<p>
 Coverpoints:

<p>

<ul><li>
 araddr_dvm_firstpart_va_or_vmid: Captures firstpart of DVM Virtual address or VMID

</li><li>
 araddr_dvm_firsrpart_va_or_asid: Captures firstpart of DVM Virtual address or ASID

</li><li>
 araddr_dvm_msb39to32_firstpart : Captures firstpart of DVM VA MSB to 32 of width8

</li></ul>


<p>
 Cross coverpoints:

<p>

<ul><li>
dvm_firstpart_addr_range_msb39to16 : Crosses coverpoints araddr_dvm_firstpart_va_or_vmid,araddr_dvm_firsrpart_va_or_asid,araddr_dvm_msb39to32_firstpart.

</li></ul>


<ul><li>
 Reference: AMBA AXI and ACE Protocol Specification: ARM IHI 0022E ID022613; 

</li></ul>
</td>
</tr>
<tr>
<td class="FixedMemberList" valign="center"><a class="ClassLink" href="class_svt_axi_port_monitor_def_cov_callback.html#item_trans_cross_ace_dvm_firstpart_addr_range_msb43to16">trans_cross_ace_dvm_firstpart_addr_range_msb43to16</a></td>
<td class="FixedMemberList" valign="center">Covergroup: trans_cross_ace_dvm_firstpart_addr_range_msb43to16

<p>
 This covergroup is cross coverage of FirstPart of DVM (Virtual Address) on ARADDR[43:32] and ARADDR[31:16].
 The total Virtual address width is 28 bits.

<p>

<p>
 Coverpoints:

<p>

<ul><li>
 araddr_dvm_firstpart_va_or_vmid: Captures firstpart of DVM Virtual address or VMID

</li><li>
 araddr_dvm_firsrpart_va_or_asid: Captures firstpart of DVM Virtual address or ASID

</li><li>
 araddr_dvm_msb43to32_firstpart : Captures firstpart of DVM VA MSB to 32 of width12

</li></ul>


<p>
 Cross coverpoints:

<p>

<ul><li>
dvm_firstpart_addr_range_msb43to16 : Crosses coverpoints araddr_dvm_firstpart_va_or_vmid,araddr_dvm_firsrpart_va_or_asid,araddr_dvm_msb43to32_firstpart.

</li></ul>


<ul><li>
 Reference: AMBA AXI and ACE Protocol Specification: ARM IHI 0022E ID022613; 

</li></ul>
</td>
</tr>
<tr>
<td class="FixedMemberList" valign="center"><a class="ClassLink" href="class_svt_axi_port_monitor_def_cov_callback.html#item_trans_cross_ace_dvm_firstpart_addr_range_msb47to16">trans_cross_ace_dvm_firstpart_addr_range_msb47to16</a></td>
<td class="FixedMemberList" valign="center">Covergroup: trans_cross_ace_dvm_firstpart_addr_range_msb47to16

<p>
 This covergroup is cross coverage of FirstPart of DVM (Virtual Address) on ARADDR[47:32] and ARADDR[31:16].
 The total Virtual address width is 40 bits.

<p>

<p>
 Coverpoints:

<p>

<ul><li>
 araddr_dvm_firstpart_va_or_vmid: Captures firstpart of DVM Virtual address or VMID

</li><li>
 araddr_dvm_firsrpart_va_or_asid: Captures firstpart of DVM Virtual address or ASID

</li><li>
 araddr_dvm_msb47to32_firstpart : Captures firstpart of DVM VA MSB to 32 of width16

</li></ul>


<p>
 Cross coverpoints:

<p>

<ul><li>
dvm_firstpart_addr_range_msb47to16 : Crosses coverpoints araddr_dvm_firstpart_va_or_vmid,araddr_dvm_firsrpart_va_or_asid,araddr_dvm_msb47to32_firstpart.

</li></ul>


<ul><li>
 Reference: AMBA AXI and ACE Protocol Specification: ARM IHI 0022E ID022613; 

</li></ul>
</td>
</tr>
<tr>
<td class="FixedMemberList" valign="center"><a class="ClassLink" href="class_svt_axi_port_monitor_def_cov_callback.html#item_trans_cross_ace_dvm_firstpart_addr_range_msb55to16">trans_cross_ace_dvm_firstpart_addr_range_msb55to16</a></td>
<td class="FixedMemberList" valign="center">Covergroup: trans_cross_ace_dvm_firstpart_addr_range_msb55to16

<p>
 This covergroup is cross coverage of FirstPart of DVM (Virtual Address) on ARADDR[55:32] and ARADDR[31:16].
 The total Virtual address width is 40 bits.

<p>

<p>
 Coverpoints:

<p>

<ul><li>
 araddr_dvm_firstpart_va_or_vmid: Captures firstpart of DVM Virtual address or VMID

</li><li>
 araddr_dvm_firsrpart_va_or_asid: Captures firstpart of DVM Virtual address or ASID

</li><li>
 araddr_dvm_msb55to32_firstpart : Captures firstpart of DVM VA MSB to 32 of width24

</li></ul>


<p>
 Cross coverpoints:

<p>

<ul><li>
dvm_firstpart_addr_range_msb55to16 : Crosses coverpoints araddr_dvm_firstpart_va_or_vmid,araddr_dvm_firsrpart_va_or_asid,araddr_dvm_msb55to32_firstpart.

</li></ul>


<ul><li>
 Reference: AMBA AXI and ACE Protocol Specification: ARM IHI 0022E ID022613; 

</li></ul>
</td>
</tr>
<tr>
<td class="FixedMemberList" valign="center"><a class="ClassLink" href="class_svt_axi_port_monitor_def_cov_callback.html#item_trans_cross_ace_dvm_firstpart_addr_range_msb63to16">trans_cross_ace_dvm_firstpart_addr_range_msb63to16</a></td>
<td class="FixedMemberList" valign="center">Covergroup: trans_cross_ace_dvm_firstpart_addr_range_msb63to16

<p>
 This covergroup is cross coverage of FirstPart of DVM (Virtual Address) on ARADDR[63:32] and ARADDR[31:16].
 The total Virtual address width is 48 bits.

<p>

<p>
 Coverpoints:

<p>

<ul><li>
 araddr_dvm_firstpart_va_or_vmid: Captures firstpart of DVM Virtual address or VMID

</li><li>
 araddr_dvm_firsrpart_va_or_asid: Captures firstpart of DVM Virtual address or ASID

</li><li>
 araddr_dvm_msb63to32_firstpart : Captures firstpart of DVM VA MSB to 32 of width32

</li></ul>


<p>
 Cross coverpoints:

<p>

<ul><li>
dvm_firstpart_addr_range_msb63to16 : Crosses coverpoints araddr_dvm_firstpart_va_or_vmid,araddr_dvm_firsrpart_va_or_asid,araddr_dvm_msb63to32_firstpart.

</li></ul>


<ul><li>
 Reference: AMBA AXI and ACE Protocol Specification: ARM IHI 0022E ID022613; 

</li></ul>
</td>
</tr>
<tr>
<td class="FixedMemberList" valign="center"><a class="ClassLink" href="class_svt_axi_port_monitor_def_cov_callback.html#item_trans_cross_ace_dvm_firstpart_secondpart_addr_range_32">trans_cross_ace_dvm_firstpart_secondpart_addr_range_32</a></td>
<td class="FixedMemberList" valign="center">Covergroup: trans_cross_ace_dvm_firstpart_secondpart_addr_range_32

<p>
 This covergroup is cross coverage of FirstPart of DVM (Virtual Address) on ARADDR[39:32],ARADDR[31:16] and SecondPart of DVM on ARADDR[39:4]

<p>
 Coverpoints:

<p>

<ul><li>
 araddr_dvm_firstpart_va_or_vmid: Captures firstpart of DVM Virtual address or VMID

</li><li>
 araddr_dvm_firsrpart_va_or_asid: Captures firstpart of DVM Virtual address or ASID

</li><li>
 araddr_dvm_secondpart_40 : Captures SecondPart of DVM of width40

</li></ul>


<p>
 Cross coverpoints:

<p>

<ul><li>
dvm_firstpart_secondpart_addr_range_32 : Crosses coverpoints araddr_dvm_firstpart_va_or_vmid,araddr_dvm_firsrpart_va_or_asid,araddr_dvm_secondpart_32.

</li></ul>


<ul><li>
 Reference: AMBA AXI and ACE Protocol Specification: ARM IHI 0022E ID022613; 

</li></ul>
</td>
</tr>
<tr>
<td class="FixedMemberList" valign="center"><a class="ClassLink" href="class_svt_axi_port_monitor_def_cov_callback.html#item_trans_cross_ace_dvm_firstpart_secondpart_addr_range_40">trans_cross_ace_dvm_firstpart_secondpart_addr_range_40</a></td>
<td class="FixedMemberList" valign="center">Covergroup: trans_cross_ace_dvm_firstpart_secondpart_addr_range_40

<p>
 This covergroup is cross coverage of FirstPart of DVM (Virtual Address) on ARADDR[39:32],ARADDR[31:16] and SecondPart of DVM on ARADDR[39:4]

<p>
 Coverpoints:

<p>

<ul><li>
 araddr_dvm_firstpart_va_or_vmid: Captures firstpart of DVM Virtual address or VMID

</li><li>
 araddr_dvm_firsrpart_va_or_asid: Captures firstpart of DVM Virtual address or ASID

</li><li>
 araddr_dvm_msb39to32_firstpart : Captures firstpart of DVM VA MSB to 32 of width8

</li><li>
 araddr_dvm_secondpart_40 : Captures SecondPart of DVM of width40

</li></ul>


<p>
 Cross coverpoints:

<p>

<ul><li>
dvm_firstpart_secondpart_addr_range_40 : Crosses coverpoints araddr_dvm_firstpart_va_or_vmid,araddr_dvm_firsrpart_va_or_asid,araddr_dvm_msb39to32_firstpart_araddr_dvm_secondpart_40.

</li></ul>


<ul><li>
 Reference: AMBA AXI and ACE Protocol Specification: ARM IHI 0022E ID022613; 

</li></ul>
</td>
</tr>
<tr>
<td class="FixedMemberList" valign="center"><a class="ClassLink" href="class_svt_axi_port_monitor_def_cov_callback.html#item_trans_cross_ace_dvm_firstpart_secondpart_addr_range_44">trans_cross_ace_dvm_firstpart_secondpart_addr_range_44</a></td>
<td class="FixedMemberList" valign="center">Covergroup: trans_cross_ace_dvm_firstpart_secondpart_addr_range_44

<p>
 This covergroup is cross coverage of FirstPart of DVM (Virtual Address) on ARADDR[43:32],ARADDR[31:16] and SecondPart of DVM on ARADDR[43:4]

<p>
 Coverpoints:

<p>

<ul><li>
 araddr_dvm_firstpart_va_or_vmid: Captures firstpart of DVM Virtual address or VMID

</li><li>
 araddr_dvm_firsrpart_va_or_asid: Captures firstpart of DVM Virtual address or ASID

</li><li>
 araddr_dvm_msb43to32_firstpart : Captures firstpart of DVM VA MSB to 32 of width12

</li><li>
 araddr_dvm_secondpart_44 : Captures SecondPart of DVM of width44

</li></ul>


<p>
 Cross coverpoints:

<p>

<ul><li>
dvm_firstpart_secondpart_addr_range_44 : Crosses coverpoints araddr_dvm_firstpart_va_or_vmid,araddr_dvm_firsrpart_va_or_asid,araddr_dvm_msb43to32_firstpart,araddr_dvm_secondpart_44.

</li></ul>


<ul><li>
 Reference: AMBA AXI and ACE Protocol Specification: ARM IHI 0022E ID022613; 

</li></ul>
</td>
</tr>
<tr>
<td class="FixedMemberList" valign="center"><a class="ClassLink" href="class_svt_axi_port_monitor_def_cov_callback.html#item_trans_cross_ace_dvm_firstpart_secondpart_addr_range_48">trans_cross_ace_dvm_firstpart_secondpart_addr_range_48</a></td>
<td class="FixedMemberList" valign="center">Covergroup: trans_cross_ace_dvm_firstpart_secondpart_addr_range_48

<p>
 This covergroup is cross coverage of FirstPart of DVM (Virtual Address) on ARADDR[47:32],ARADDR[31:16] and SecondPart of DVM on ARADDR[47:4]

<p>
 Coverpoints:

<p>

<ul><li>
 araddr_dvm_firstpart_va_or_vmid: Captures firstpart of DVM Virtual address or VMID

</li><li>
 araddr_dvm_firsrpart_va_or_asid: Captures firstpart of DVM Virtual address or ASID

</li><li>
 araddr_dvm_msb47to32_firstpart : Captures firstpart of DVM VA MSB to 32 of width16

</li><li>
 araddr_dvm_secondpart_48 : Captures SecondPart of DVM of width48

</li></ul>


<p>
 Cross coverpoints:

<p>

<ul><li>
dvm_firstpart_secondpart_addr_range_48 : Crosses coverpoints araddr_dvm_firstpart_va_or_vmid,araddr_dvm_firsrpart_va_or_asid,araddr_dvm_msb47to32_firstpart,araddr_dvm_secondpart_48.

</li></ul>


<ul><li>
 Reference: AMBA AXI and ACE Protocol Specification: ARM IHI 0022E ID022613; 

</li></ul>
</td>
</tr>
<tr>
<td class="FixedMemberList" valign="center"><a class="ClassLink" href="class_svt_axi_port_monitor_def_cov_callback.html#item_trans_cross_ace_dvm_firstpart_secondpart_addr_range_56">trans_cross_ace_dvm_firstpart_secondpart_addr_range_56</a></td>
<td class="FixedMemberList" valign="center">Covergroup: trans_cross_ace_dvm_firstpart_secondpart_addr_range_56

<p>
 This covergroup is cross coverage of FirstPart of DVM (Virtual Address) on ARADDR[55:32],ARADDR[31:16] and SecondPart of DVM on ARADDR[55:4]

<p>
 Coverpoints:

<p>

<ul><li>
 araddr_dvm_firstpart_va_or_vmid: Captures firstpart of DVM Virtual address or VMID

</li><li>
 araddr_dvm_firsrpart_va_or_asid: Captures firstpart of DVM Virtual address or ASID

</li><li>
 araddr_dvm_msb55to32_firstpart : Captures firstpart of DVM VA MSB to 32 of width24

</li><li>
 araddr_dvm_secondpart_56 : Captures SecondPart of DVM of width56

</li></ul>


<p>
 Cross coverpoints:

<p>

<ul><li>
dvm_firstpart_secondpart_addr_range_56 : Crosses coverpoints araddr_dvm_firstpart_va_or_vmid,araddr_dvm_firsrpart_va_or_asid,araddr_dvm_msb55to32_firstpart,araddr_dvm_secondpart_56.

</li></ul>


<ul><li>
 Reference: AMBA AXI and ACE Protocol Specification: ARM IHI 0022E ID022613; 

</li></ul>
</td>
</tr>
<tr>
<td class="FixedMemberList" valign="center"><a class="ClassLink" href="class_svt_axi_port_monitor_def_cov_callback.html#item_trans_cross_ace_dvm_firstpart_secondpart_addr_range_64">trans_cross_ace_dvm_firstpart_secondpart_addr_range_64</a></td>
<td class="FixedMemberList" valign="center">Covergroup: trans_cross_ace_dvm_firstpart_secondpart_addr_range_64

<p>
 This covergroup is cross coverage of FirstPart of DVM (Virtual Address) on ARADDR[63:32],ARADDR[31:16] and SecondPart of DVM on ARADDR[63:4]

<p>
 Coverpoints:

<p>

<ul><li>
 araddr_dvm_firstpart_va_or_vmid: Captures firstpart of DVM Virtual address or VMID

</li><li>
 araddr_dvm_firsrpart_va_or_asid: Captures firstpart of DVM Virtual address or ASID

</li><li>
 araddr_dvm_msb63to32_firstpart : Captures firstpart of DVM VA MSB to 32 of width32

</li><li>
 araddr_dvm_secondpart_64 : Captures SecondPart of DVM of width64

</li></ul>


<p>
 Cross coverpoints:

<p>

<ul><li>
dvm_firstpart_secondpart_addr_range_64 : Crosses coverpoints araddr_dvm_firstpart_va_or_vmid,araddr_dvm_firsrpart_va_or_asid,araddr_dvm_msb63to32_firstpart2,araddr_dvm_secondpart_64.

</li></ul>


<ul><li>
 Reference: AMBA AXI and ACE Protocol Specification: ARM IHI 0022E ID022613; 

</li></ul>
</td>
</tr>
<tr>
<td class="FixedMemberList" valign="center"><a class="ClassLink" href="class_svt_axi_port_monitor_def_cov_callback.html#item_trans_cross_ace_dvm_phy_inst_cache_invl_modes_virtaddr_msb39to16">trans_cross_ace_dvm_phy_inst_cache_invl_modes_virtaddr_msb39to16</a></td>
<td class="FixedMemberList" valign="center">Covergroup: trans_cross_ace_dvm_phy_inst_cache_invl_modes_virtaddr_msb39to16

<p>
 This covergroup is cross coverage of DVM Physical Instruction Cache invalidate message type,
 invalidate address modes and virtual address range.
 The Virtual address width is 24 bits.

<p>

<p>
 Coverpoints:

<p>

<ul><li>
 ardvm_message_type: Captures DVM Message Type

</li><li>
 ardvm_security_type : Captures Security Type

</li><li>
 ardvm_virtindex : Captures Virtual Index

</li><li>
 ardvm_va : Captures ARADDR[0] which implies invalidate by VA or invalidate All

</li><li>
 araddr_dvm_firstpart_va_or_vmid: Captures firstpart of DVM Virtual address or VMID

</li><li>
 araddr_dvm_firsrpart_va_or_asid: Captures firstpart of DVM Virtual address or ASID

</li><li>
 araddr_dvm_msbto3932_firstpart : Captures firstpart of DVM VA MSB to 32 of width8

</li></ul>


<p>
 Cross coverpoints:

<p>

<ul><li>
dvm_phy_inst_cache_invl_modes_virtaddr_msb39to16 : Crosses coverpoints ardvm_message_type,ardvm_va,ardvm_security_type,ardvm_virtindex,araddr_dvm_firstpart_va_or_vmid,araddr_dvm_firsrpart_va_or_asid,araddr_dvm_msb39to32_firstpart.

</li></ul>


<ul><li>
 Reference: AMBA AXI and ACE Protocol Specification: ARM IHI 0022E ID022613; 

</li></ul>
</td>
</tr>
<tr>
<td class="FixedMemberList" valign="center"><a class="ClassLink" href="class_svt_axi_port_monitor_def_cov_callback.html#item_trans_cross_ace_dvm_phy_inst_cache_invl_modes_virtaddr_msb43to16">trans_cross_ace_dvm_phy_inst_cache_invl_modes_virtaddr_msb43to16</a></td>
<td class="FixedMemberList" valign="center">Covergroup: trans_cross_ace_dvm_phy_inst_cache_invl_modes_virtaddr_msb43to16

<p>
 This covergroup is cross coverage of DVM Physical Instruction Cache invalidate message type,
 invalidate address modes and virtual address range.
 The Virtual address width is 28 bits.

<p>

<p>
 Coverpoints:

<p>

<ul><li>
 ardvm_message_type: Captures DVM Message Type

</li><li>
 dvm_message_phy_inst_cache_invl_bits : Captures types of physical instruction cache invalidation

</li><li>
 araddr_dvm_firstpart_va_or_vmid: Captures firstpart of DVM Virtual address or VMID

</li><li>
 araddr_dvm_firsrpart_va_or_asid: Captures firstpart of DVM Virtual address or ASID

</li><li>
 araddr_dvm_msb43to32_firstpart : Captures firstpart of DVM VA MSB to 32 of width12

</li></ul>


<p>
 Cross coverpoints:

<p>

<ul><li>
dvm_phy_inst_cache_invl_modes_virtaddr_msb43to16 : Crosses coverpoints ardvm_message_type,dvm_message_phy_inst_cache_invl_bits,araddr_dvm_firstpart_va_or_vmid,araddr_dvm_firsrpart_va_or_asid,araddr_dvm_msb43to32_firstpart.

</li></ul>


<ul><li>
 Reference: AMBA AXI and ACE Protocol Specification: ARM IHI 0022E ID022613; 

</li></ul>
</td>
</tr>
<tr>
<td class="FixedMemberList" valign="center"><a class="ClassLink" href="class_svt_axi_port_monitor_def_cov_callback.html#item_trans_cross_ace_dvm_phy_inst_cache_invl_modes_virtaddr_msb47to16">trans_cross_ace_dvm_phy_inst_cache_invl_modes_virtaddr_msb47to16</a></td>
<td class="FixedMemberList" valign="center">Covergroup: trans_cross_ace_dvm_phy_inst_cache_invl_modes_virtaddr_msb47to16

<p>
 This covergroup is cross coverage of DVM Physical Instruction Cache invalidate message type,
 invalidate address modes and virtual address range.
 The Virtual address width is 32 bits.

<p>

<p>
 Coverpoints:

<p>

<ul><li>
 ardvm_message_type: Captures DVM Message Type

</li><li>
 ardvm_security_type : Captures Security Type

</li><li>
 ardvm_virtindex : Captures Virtual Index

</li><li>
 ardvm_va : Captures ARADDR[0] which implies invalidate by VA or invalidate All

</li><li>
 araddr_dvm_firstpart_va_or_vmid: Captures firstpart of DVM Virtual address or VMID

</li><li>
 araddr_dvm_firsrpart_va_or_asid: Captures firstpart of DVM Virtual address or ASID

</li><li>
 araddr_dvm_msb47to32_firstpart : Captures firstpart of DVM VA MSB to 32 of width16

</li></ul>


<p>
 Cross coverpoints:

<p>

<ul><li>
dvm_phy_inst_cache_invl_modes_virtaddr_msb47to16 : Crosses coverpoints ardvm_message_type,ardvm_va,ardvm_security_type,ardvm_virtindex,araddr_dvm_firstpart_va_or_vmid,araddr_dvm_firsrpart_va_or_asid,araddr_dvm_msb47to32_firstpart.

</li></ul>


<ul><li>
 Reference: AMBA AXI and ACE Protocol Specification: ARM IHI 0022E ID022613; 

</li></ul>
</td>
</tr>
<tr>
<td class="FixedMemberList" valign="center"><a class="ClassLink" href="class_svt_axi_port_monitor_def_cov_callback.html#item_trans_cross_ace_dvm_phy_inst_cache_invl_modes_virtaddr_msb55to16">trans_cross_ace_dvm_phy_inst_cache_invl_modes_virtaddr_msb55to16</a></td>
<td class="FixedMemberList" valign="center">Covergroup: trans_cross_ace_dvm_phy_inst_cache_invl_modes_virtaddr_msb55to16

<p>
 This covergroup is cross coverage of DVM Physical Instruction Cache invalidate message type,
 invalidate address modes and virtual address range.
 The Virtual address width is 40 bits.

<p>

<p>
 Coverpoints:

<p>

<ul><li>
 ardvm_message_type: Captures DVM Message Type

</li><li>
 ardvm_security_type : Captures Security Type

</li><li>
 ardvm_virtindex : Captures Virtual Index

</li><li>
 ardvm_va : Captures ARADDR[0] which implies invalidate by VA or invalidate All

</li><li>
 araddr_dvm_firstpart_va_or_vmid: Captures firstpart of DVM Virtual address or VMID

</li><li>
 araddr_dvm_firsrpart_va_or_asid: Captures firstpart of DVM Virtual address or ASID

</li><li>
 araddr_dvm_msb55to32_firstpart : Captures firstpart of DVM VA MSB to 32 of width24

</li></ul>


<p>
 Cross coverpoints:

<p>

<ul><li>
dvm_phy_inst_cache_invl_modes_virtaddr_msb55to16 : Crosses coverpoints ardvm_message_type,ardvm_va,ardvm_security_type,ardvm_virtindex,araddr_dvm_firstpart_va_or_vmid,araddr_dvm_firsrpart_va_or_asid,araddr_dvm_msb55to32_firstpart.

</li></ul>


<ul><li>
 Reference: AMBA AXI and ACE Protocol Specification: ARM IHI 0022E ID022613; 

</li></ul>
</td>
</tr>
<tr>
<td class="FixedMemberList" valign="center"><a class="ClassLink" href="class_svt_axi_port_monitor_def_cov_callback.html#item_trans_cross_ace_dvm_phy_inst_cache_invl_modes_virtaddr_msb63to16">trans_cross_ace_dvm_phy_inst_cache_invl_modes_virtaddr_msb63to16</a></td>
<td class="FixedMemberList" valign="center">Covergroup: trans_cross_ace_dvm_phy_inst_cache_invl_modes_virtaddr_msb63to16

<p>
 This covergroup is cross coverage of DVM Physical Instruction Cache invalidate message type,
 invalidate address modes and virtual address range.
 The Virtual address width is 48 bits.

<p>

<p>
 Coverpoints:

<p>

<ul><li>
 ardvm_message_type: Captures DVM Message Type

</li><li>
 ardvm_security_type : Captures Security Type

</li><li>
 ardvm_virtindex : Captures Virtual Index

</li><li>
 ardvm_va : Captures ARADDR[0] which implies invalidate by VA or invalidate All

</li><li>
 araddr_dvm_firstpart_va_or_vmid: Captures firstpart of DVM Virtual address or VMID

</li><li>
 araddr_dvm_firsrpart_va_or_asid: Captures firstpart of DVM Virtual address or ASID

</li><li>
 araddr_dvm_msb63to32_firstpart : Captures firstpart of DVM VA MSB to 32 of width32

</li></ul>


<p>
 Cross coverpoints:

<p>

<ul><li>
dvm_phy_inst_cache_invl_modes_virtaddr_msb63to16 : Crosses coverpoints ardvm_message_type,ardvm_va,ardvm_security_type,ardvm_virtindex,araddr_dvm_firstpart_va_or_vmid,araddr_dvm_firsrpart_va_or_asid,araddr_dvm_msb63to32_firstpart.

</li></ul>


<ul><li>
 Reference: AMBA AXI and ACE Protocol Specification: ARM IHI 0022E ID022613; 

</li></ul>
</td>
</tr>
<tr>
<td class="FixedMemberList" valign="center"><a class="ClassLink" href="class_svt_axi_port_monitor_def_cov_callback.html#item_trans_cross_ace_dvm_tlbinvl_modes_virtaddr_msb39to16">trans_cross_ace_dvm_tlbinvl_modes_virtaddr_msb39to16</a></td>
<td class="FixedMemberList" valign="center">Covergroup: trans_cross_ace_dvm_tlbinvl_modes_virtaddr_msb39to16

<p>
 This covergroup is cross coverage of DVM TLB Invalidate message type,invalidate address modes and virtual address range
 The Virtual address width is 24 bits.

<p>

<p>
 Coverpoints:

<p>

<ul><li>
 ardvm_message_type: Captures DVM Message Type

</li><li>
 ardvm_hypervisor_type : Captures OS type

</li><li>
 ardvm_security_type : Captures Security type

</li><li>
 ardvm_addr_mode_bits : Captures addr invalidate modes 

</li><li>
 araddr_dvm_firstpart_va_or_vmid: Captures firstpart of DVM Virtual address or VMID

</li><li>
 araddr_dvm_firsrpart_va_or_asid: Captures firstpart of DVM Virtual address or ASID

</li><li>
 araddr_dvm_msb39to32_firstpart: Captures firstpart of DVM VA MSB to 32 of width8

</li></ul>


<p>
 Cross coverpoints:

<p>

<ul><li>
dvm_tlbinvl_modes_virtaddr_msb39to16 : Crosses coverpoints ardvm_message_type,ardvm_hypervisor_type,ardvm_security_type,
 ardvm_addr_mode_bits,araddr_dvm_firstpart_va_or_vmid,araddr_dvm_firsrpart_va_or_asid,araddr_dvm_msb39to32_firstpart.

</li></ul>


<ul><li>
 Reference: AMBA AXI and ACE Protocol Specification: ARM IHI 0022E ID022613; 

</li></ul>
</td>
</tr>
<tr>
<td class="FixedMemberList" valign="center"><a class="ClassLink" href="class_svt_axi_port_monitor_def_cov_callback.html#item_trans_cross_ace_dvm_tlbinvl_modes_virtaddr_msb43to16">trans_cross_ace_dvm_tlbinvl_modes_virtaddr_msb43to16</a></td>
<td class="FixedMemberList" valign="center">Covergroup: trans_cross_ace_dvm_tlbinvl_modes_virtaddr_msb43to16

<p>
 This covergroup is cross coverage of DVM TLB Invalidate message type,invalidate address modes and virtual address range
 The Virtual address width is 28 bits.

<p>

<p>
 Coverpoints:

<p>

<ul><li>
 ardvm_message_type: Captures DVM Message Type

</li><li>
 ardvm_hypervisor_type : Captures OS type

</li><li>
 ardvm_security_type : Captures Security type

</li><li>
 ardvm_addr_mode_bits : Captures addr invalidate modes 

</li><li>
 araddr_dvm_firstpart_va_or_vmid: Captures firstpart of DVM Virtual address or VMID

</li><li>
 araddr_dvm_firsrpart_va_or_asid: Captures firstpart of DVM Virtual address or ASID

</li><li>
 araddr_dvm_msb43to32_firstpart : Captures firstpart of DVM Virtual address MSB to 32 of width12

</li></ul>


<p>
 Cross coverpoints:

<p>

<ul><li>
dvm_tlbinvl_modes_virtaddr_msb43to16 : Crosses coverpoints ardvm_message_type,ardvm_hypervisor_type,ardvm_security_type,
 ardvm_addr_mode_bits,araddr_dvm_firstpart_va_or_vmid,araddr_dvm_firsrpart_va_or_asid,araddr_dvm_msb43to32_firstpart.

</li></ul>


<ul><li>
 Reference: AMBA AXI and ACE Protocol Specification: ARM IHI 0022E ID022613; 

</li></ul>
</td>
</tr>
<tr>
<td class="FixedMemberList" valign="center"><a class="ClassLink" href="class_svt_axi_port_monitor_def_cov_callback.html#item_trans_cross_ace_dvm_tlbinvl_modes_virtaddr_msb47to16">trans_cross_ace_dvm_tlbinvl_modes_virtaddr_msb47to16</a></td>
<td class="FixedMemberList" valign="center">Covergroup: trans_cross_ace_dvm_tlbinvl_modes_virtaddr_msb47to16

<p>
 This covergroup is cross coverage of DVM TLB Invalidate message type,invalidate address modes and virtual address range
 The Virtual address width is 32 bits.

<p>

<p>
 Coverpoints:

<p>

<ul><li>
 ardvm_message_type: Captures DVM Message Type

</li><li>
 ardvm_hypervisor_type : Captures OS type

</li><li>
 ardvm_security_type : Captures Security type

</li><li>
 ardvm_addr_mode_bits : Captures addr invalidate modes 

</li><li>
 araddr_dvm_firstpart_va_or_vmid: Captures firstpart of DVM Virtual address or VMID

</li><li>
 araddr_dvm_firsrpart_va_or_asid: Captures firstpart of DVM Virtual address or ASID

</li><li>
 araddr_dvm_msb47to32_firstpart : Captures firstpart of DVM VA MSB to 32 of width16

</li></ul>


<p>
 Cross coverpoints:

<p>

<ul><li>
dvm_tlbinvl_modes_virtaddr_msb47to16 : Crosses coverpoints ardvm_message_type,ardvm_hypervisor_type,ardvm_security_type,
 ardvm_addr_mode_bits,araddr_dvm_firstpart_va_or_vmid,araddr_dvm_firsrpart_va_or_asid,araddr_dvm_msb47to32_firstpart.

</li></ul>


<ul><li>
 Reference: AMBA AXI and ACE Protocol Specification: ARM IHI 0022E ID022613; 

</li></ul>
</td>
</tr>
<tr>
<td class="FixedMemberList" valign="center"><a class="ClassLink" href="class_svt_axi_port_monitor_def_cov_callback.html#item_trans_cross_ace_dvm_tlbinvl_modes_virtaddr_msb55to16">trans_cross_ace_dvm_tlbinvl_modes_virtaddr_msb55to16</a></td>
<td class="FixedMemberList" valign="center">Covergroup: trans_cross_ace_dvm_tlbinvl_modes_virtaddr_msb55to16

<p>
 This covergroup is cross coverage of DVM TLB Invalidate message type,invalidate address modes and virtual address range
 The Virtual address width is 40 bits.

<p>

<p>
 Coverpoints:

<p>

<ul><li>
 ardvm_message_type: Captures DVM Message Type

</li><li>
 ardvm_hypervisor_type : Captures OS type

</li><li>
 ardvm_security_type : Captures Security type

</li><li>
 ardvm_addr_mode_bits : Captures addr invalidate modes 

</li><li>
 araddr_dvm_firstpart_va_or_vmid: Captures firstpart of DVM Virtual address or VMID

</li><li>
 araddr_dvm_firsrpart_va_or_asid: Captures firstpart of DVM Virtual address or ASID

</li><li>
 araddr_dvm_msb55to32_firstpart : Captures firstpart of DVM VA MSB to 32 of width24

</li></ul>


<p>
 Cross coverpoints:

<p>

<ul><li>
dvm_tlbinvl_modes_virtaddr_msb55to16 : Crosses coverpoints ardvm_message_type,ardvm_hypervisor_type,ardvm_security_type,
 ardvm_addr_mode_bits,araddr_dvm_firstpart_va_or_vmid,araddr_dvm_firsrpart_va_or_asid,araddr_dvm_msb55to32_firstpart.

</li></ul>


<ul><li>
 Reference: AMBA AXI and ACE Protocol Specification: ARM IHI 0022E ID022613; 

</li></ul>
</td>
</tr>
<tr>
<td class="FixedMemberList" valign="center"><a class="ClassLink" href="class_svt_axi_port_monitor_def_cov_callback.html#item_trans_cross_ace_dvm_tlbinvl_modes_virtaddr_msb63to16">trans_cross_ace_dvm_tlbinvl_modes_virtaddr_msb63to16</a></td>
<td class="FixedMemberList" valign="center">Covergroup: trans_cross_ace_dvm_tlbinvl_modes_virtaddr_msb63to16

<p>
 This covergroup is cross coverage of DVM TLB Invalidate message type,invalidate address modes and virtual address range
 The Virtual address width is 48 bits.

<p>

<p>
 Coverpoints:

<p>

<ul><li>
 ardvm_message_type: Captures DVM Message Type

</li><li>
 ardvm_hypervisor_type : Captures OS type

</li><li>
 ardvm_security_type : Captures Security type

</li><li>
 ardvm_addr_mode_bits : Captures addr invalidate modes 

</li><li>
 araddr_dvm_firstpart_va_or_vmid: Captures firstpart of DVM Virtual address or VMID

</li><li>
 araddr_dvm_firsrpart_va_or_asid: Captures firstpart of DVM Virtual address or ASID

</li><li>
 araddr_dvm_msb63to32_firstpart : Captures firstpart of DVM Virtual address MSB to 32 of width32

</li></ul>


<p>
 Cross coverpoints:

<p>

<ul><li>
dvm_tlbinvl_modes_virtaddr_msb63to16 : Crosses coverpoints ardvm_message_type,ardvm_hypervisor_type,ardvm_security_type,
 ardvm_addr_mode_bits,araddr_dvm_firstpart_va_or_vmid,araddr_dvm_firsrpart_va_or_asid,araddr_dvm_msb63to32_firstpart.

</li></ul>


<ul><li>
 Reference: AMBA AXI and ACE Protocol Specification: ARM IHI 0022E ID022613; 

</li></ul>
</td>
</tr>
<tr>
<td class="FixedMemberList" valign="center"><a class="ClassLink" href="class_svt_axi_port_monitor_def_cov_callback.html#item_trans_cross_ace_dvm_virt_inst_cache_invl_modes_virtaddr_msb39to16">trans_cross_ace_dvm_virt_inst_cache_invl_modes_virtaddr_msb39to16</a></td>
<td class="FixedMemberList" valign="center">Covergroup: trans_cross_ace_dvm_virt_inst_cache_invl_modes_virtaddr_msb39to16

<p>
 This covergroup is cross coverage of DVM Virtual Instruction Cache invalidate message type,
 invalidate address modes and virtual address range.
 The Virtual address width is 24 bits.

<p>

<p>
 Coverpoints:

<p>

<ul><li>
 ardvm_message_type: Captures DVM Message Type

</li><li>
 ardvm_security_type : Captures Security Type

</li><li>
 ardvm_hypervisor_type : Captures OS TYPE

</li><li>
 ardvm_vmid_asid_or_virtindex : Captures VMID and ASID

</li><li>
 ardvm_va : Captures ARADDR[0] which implies invalidate by VA or invalidate All

</li><li>
 araddr_dvm_firstpart_va_or_vmid: Captures firstpart of DVM Virtual address or VMID

</li><li>
 araddr_dvm_firsrpart_va_or_asid: Captures firstpart of DVM Virtual address or ASID

</li><li>
 araddr_dvm_msb39to32_firstpart : Captures firstpart of DVM VA MSB to 32 of width8

</li></ul>


<p>
 Cross coverpoints:

<p>

<ul><li>
dvm_virt_inst_cache_invl_modes_virtaddr_msb39to16 : Crosses coverpoints ardvm_message_type,ardvm_va,ardvm_security_type,ardvm_hypervisor_type,ardvm_vmid_asid_or_virtindex,araddr_dvm_firstpart_va_or_vmid,araddr_dvm_firsrpart_va_or_asid,araddr_dvm_msb39to32_firstpart.

</li></ul>


<ul><li>
 Reference: AMBA AXI and ACE Protocol Specification: ARM IHI 0022E ID022613; 

</li></ul>
</td>
</tr>
<tr>
<td class="FixedMemberList" valign="center"><a class="ClassLink" href="class_svt_axi_port_monitor_def_cov_callback.html#item_trans_cross_ace_dvm_virt_inst_cache_invl_modes_virtaddr_msb43to16">trans_cross_ace_dvm_virt_inst_cache_invl_modes_virtaddr_msb43to16</a></td>
<td class="FixedMemberList" valign="center">Covergroup: trans_cross_ace_dvm_virt_inst_cache_invl_modes_virtaddr_msb43to16

<p>
 This covergroup is cross coverage of DVM Virtual Instruction Cache invalidate message type,
 invalidate address modes and virtual address range.
 The Virtual address width is 28 bits.

<p>

<p>
 Coverpoints:

<p>

<ul><li>
 ardvm_message_type: Captures DVM Message Type

</li><li>
 ardvm_security_type : Captures Security Type

</li><li>
 ardvm_hypervisor_type : Captures OS TYPE

</li><li>
 ardvm_vmid_asid_or_virtindex : Captures VMID and ASID

</li><li>
 ardvm_va : Captures ARADDR[0] which implies invalidate by VA or invalidate All

</li><li>
 araddr_dvm_firstpart_va_or_vmid: Captures firstpart of DVM Virtual address or VMID

</li><li>
 araddr_dvm_firsrpart_va_or_asid: Captures firstpart of DVM Virtual address or ASID

</li><li>
 araddr_dvm_msb43to32_firstpart : Captures firstpart of DVM VA MSB to 32 of width12

</li></ul>


<p>
 Cross coverpoints:

<p>

<ul><li>
dvm_virt_inst_cache_invl_modes_virtaddr_msb43to16 : Crosses coverpoints ardvm_message_type,ardvm_va,ardvm_security_type,ardvm_hypervisor_type,ardvm_vmid_asid_or_virtindex,araddr_dvm_firstpart_va_or_vmid,araddr_dvm_firsrpart_va_or_asid,araddr_dvm_msb43to32_firstpart.

</li></ul>


<ul><li>
 Reference: AMBA AXI and ACE Protocol Specification: ARM IHI 0022E ID022613; 

</li></ul>
</td>
</tr>
<tr>
<td class="FixedMemberList" valign="center"><a class="ClassLink" href="class_svt_axi_port_monitor_def_cov_callback.html#item_trans_cross_ace_dvm_virt_inst_cache_invl_modes_virtaddr_msb47to16">trans_cross_ace_dvm_virt_inst_cache_invl_modes_virtaddr_msb47to16</a></td>
<td class="FixedMemberList" valign="center">Covergroup: trans_cross_ace_dvm_virt_inst_cache_invl_modes_virtaddr_msb47to16

<p>
 This covergroup is cross coverage of DVM Virtual Instruction Cache invalidate message type,
 invalidate address modes and virtual address range.
 The Virtual address width is 32 bits.

<p>

<p>
 Coverpoints:

<p>

<ul><li>
 ardvm_message_type: Captures DVM Message Type

</li><li>
 ardvm_security_type : Captures Security Type

</li><li>
 ardvm_hypervisor_type : Captures OS TYPE

</li><li>
 ardvm_vmid_asid_or_virtindex : Captures VMID and ASID

</li><li>
 ardvm_va : Captures ARADDR[0] which implies invalidate by VA or invalidate All

</li><li>
 araddr_dvm_firstpart_va_or_vmid: Captures firstpart of DVM Virtual address or VMID

</li><li>
 araddr_dvm_firsrpart_va_or_asid: Captures firstpart of DVM Virtual address or ASID

</li><li>
 araddr_dvm_msb47to32_firstpart : Captures firstpart of DVM VA MSB to 32 of width16

</li></ul>


<p>
 Cross coverpoints:

<p>

<ul><li>
dvm_virt_inst_cache_invl_modes_virtaddr_msb47to16 : Crosses coverpoints ardvm_message_type,ardvm_va,ardvm_security_type,ardvm_hypervisor_type,ardvm_vmid_asid_or_virtindex,araddr_dvm_firstpart_va_or_vmid,araddr_dvm_firsrpart_va_or_asid,araddr_dvm_msb47to32_firstpart.

</li></ul>


<ul><li>
 Reference: AMBA AXI and ACE Protocol Specification: ARM IHI 0022E ID022613; 

</li></ul>
</td>
</tr>
<tr>
<td class="FixedMemberList" valign="center"><a class="ClassLink" href="class_svt_axi_port_monitor_def_cov_callback.html#item_trans_cross_ace_dvm_virt_inst_cache_invl_modes_virtaddr_msb55to16">trans_cross_ace_dvm_virt_inst_cache_invl_modes_virtaddr_msb55to16</a></td>
<td class="FixedMemberList" valign="center">Covergroup: trans_cross_ace_dvm_virt_inst_cache_invl_modes_virtaddr_msb55to16

<p>
 This covergroup is cross coverage of DVM Virtual Instruction Cache invalidate message type,
 invalidate address modes and virtual address range.
 The Virtual address width is 40 bits.

<p>

<p>
 Coverpoints:

<p>

<ul><li>
 ardvm_message_type: Captures DVM Message Type

</li><li>
 ardvm_security_type : Captures Security Type

</li><li>
 ardvm_hypervisor_type : Captures OS TYPE

</li><li>
 ardvm_vmid_asid_or_virtindex : Captures VMID and ASID

</li><li>
 ardvm_va : Captures ARADDR[0] which implies invalidate by VA or invalidate All

</li><li>
 araddr_dvm_firstpart_va_or_vmid: Captures firstpart of DVM Virtual address or VMID

</li><li>
 araddr_dvm_firsrpart_va_or_asid: Captures firstpart of DVM Virtual address or ASID

</li><li>
 araddr_dvm_msb55to32_firstpart : Captures firstpart of DVM VA MSB to 32 of width24

</li></ul>


<p>
 Cross coverpoints:

<p>

<ul><li>
dvm_virt_inst_cache_invl_modes_virtaddr_msb55to16 : Crosses coverpoints ardvm_message_type,ardvm_va,ardvm_security_type,ardvm_hypervisor_type,ardvm_vmid_asid_or_virtindex,araddr_dvm_firstpart_va_or_vmid,araddr_dvm_firsrpart_va_or_asid,araddr_dvm_msb55to32_firstpart.

</li></ul>


<ul><li>
 Reference: AMBA AXI and ACE Protocol Specification: ARM IHI 0022E ID022613; 

</li></ul>
</td>
</tr>
<tr>
<td class="FixedMemberList" valign="center"><a class="ClassLink" href="class_svt_axi_port_monitor_def_cov_callback.html#item_trans_cross_ace_dvm_virt_inst_cache_invl_modes_virtaddr_msb63to16">trans_cross_ace_dvm_virt_inst_cache_invl_modes_virtaddr_msb63to16</a></td>
<td class="FixedMemberList" valign="center">Covergroup: trans_cross_ace_dvm_virt_inst_cache_invl_modes_virtaddr_msb63to16

<p>
 This covergroup is cross coverage of DVM Virtual Instruction Cache invalidate message type,
 invalidate address modes and virtual address range.
 The Virtual address width is 48 bits.

<p>

<p>
 Coverpoints:

<p>

<ul><li>
 ardvm_message_type: Captures DVM Message Type

</li><li>
 ardvm_security_type : Captures Security Type

</li><li>
 ardvm_hypervisor_type : Captures OS TYPE

</li><li>
 ardvm_vmid_asid_or_virtindex : Captures VMID and ASID

</li><li>
 ardvm_va : Captures ARADDR[0] which implies invalidate by VA or invalidate All

</li><li>
 araddr_dvm_firstpart_va_or_vmid: Captures firstpart of DVM Virtual address or VMID

</li><li>
 araddr_dvm_firsrpart_va_or_asid: Captures firstpart of DVM Virtual address or ASID

</li><li>
 araddr_dvm_msb63to32_firstpart : Captures firstpart of DVM VA MSB to 32 of width32

</li></ul>


<p>
 Cross coverpoints:

<p>

<ul><li>
dvm_virt_inst_cache_invl_modes_virtaddr_msb63to16 : Crosses coverpoints ardvm_message_type,ardvm_va,ardvm_security_type,ardvm_hypervisor_type,ardvm_vmid_asid_or_virtindex,araddr_dvm_firstpart_va_or_vmid,araddr_dvm_firsrpart_va_or_asid,araddr_dvm_msb63to32_firstpart.

</li></ul>


<ul><li>
 Reference: AMBA AXI and ACE Protocol Specification: ARM IHI 0022E ID022613; 

</li></ul>
</td>
</tr>
<tr>
<td class="FixedMemberList" valign="center"><a class="ClassLink" href="class_svt_axi_port_monitor_def_cov_callback.html#item_trans_cross_ace_readonce_ardomain_arprot">trans_cross_ace_readonce_ardomain_arprot</a></td>
<td class="FixedMemberList" valign="center">Covergroup : trans_cross_ace_readonce_ardomain_arprot

<p>
 Coverpoints:

<p>

<ul><li>
 coherent_read_xact_type: Captures readonce coherent read transaction

</li><li>
 domain_type : Captures domain type

</li><li>
 prot_type : Captures transaction protection type

</li></ul>

 Cross coverpoints:

<ul><li>
 readonce_ardomain_arprot : Crosses cover points
 coherent_read_xact_type and domain_type and prot_type

</li></ul>


<ul><li>
 Reference: AMBA AXI and ACE Protocol Specification: ARM IHI 0022E ID022613; Section C3.1.6

</li></ul>
</td>
</tr>
<tr>
<td class="FixedMemberList" valign="center"><a class="ClassLink" href="class_svt_axi_port_monitor_def_cov_callback.html#item_trans_cross_ace_snoop_dvm_firstpart_addr_range_msb39to16">trans_cross_ace_snoop_dvm_firstpart_addr_range_msb39to16</a></td>
<td class="FixedMemberList" valign="center">Covergroup: trans_cross_ace_snoop_dvm_firstpart_addr_range_msb39to16

<p>
 This covergroup is cross coverage of FirstPart of DVM (Virtual Address) on ARADDR[39:32] and ARADDR[31:16].
 The total Virtual address width is 24 bits.

<p>

<p>
 Coverpoints:

<p>

<ul><li>
 acaddr_dvm_firstpart_va_or_vmid: Captures firstpart of DVM Virtual address or VMID

</li><li>
 acaddr_dvm_firsrpart_va_or_asid: Captures firstpart of DVM Virtual address or ASID

</li><li>
 acaddr_dvm_msb39to32_firstpart : Captures firstpart of DVM VA MSB to 32 of width8

</li></ul>


<p>
 Cross coverpoints:

<p>

<ul><li>
snoop_dvm_firstpart_addr_range_msb39to16 : Crosses coverpoints acaddr_dvm_firstpart_va_or_vmid,acaddr_dvm_firstpart_va_or_asid,acaddr_dvm_msb39to32_firstpart.

</li></ul>


<ul><li>
 Reference: AMBA AXI and ACE Protocol Specification: ARM IHI 0022E ID022613; 

</li></ul>
</td>
</tr>
<tr>
<td class="FixedMemberList" valign="center"><a class="ClassLink" href="class_svt_axi_port_monitor_def_cov_callback.html#item_trans_cross_ace_snoop_dvm_firstpart_addr_range_msb43to16">trans_cross_ace_snoop_dvm_firstpart_addr_range_msb43to16</a></td>
<td class="FixedMemberList" valign="center">Covergroup: trans_cross_ace_snoop_dvm_firstpart_addr_range_msb43to16

<p>
 This covergroup is cross coverage of FirstPart of DVM (Virtual Address) on ARADDR[43:32] and ARADDR[31:16].
 The total Virtual address width is 28 bits.

<p>

<p>
 Coverpoints:

<p>

<ul><li>
 acaddr_dvm_firstpart_va_or_vmid: Captures firstpart of DVM Virtual address or VMID

</li><li>
 acaddr_dvm_firsrpart_va_or_asid: Captures firstpart of DVM Virtual address or ASID

</li><li>
 acaddr_dvm_msb43to32_firstpart : Captures firstpart of DVM VA MSB to 32 of width12

</li></ul>


<p>
 Cross coverpoints:

<p>

<ul><li>
snoop_dvm_firstpart_addr_range_msb43to16 : Crosses coverpoints acaddr_dvm_firstpart_va_or_vmid,acaddr_dvm_firstpart_va_or_asid,acaddr_dvm_msb43to32_firstpart.

</li></ul>


<ul><li>
 Reference: AMBA AXI and ACE Protocol Specification: ARM IHI 0022E ID022613; 

</li></ul>
</td>
</tr>
<tr>
<td class="FixedMemberList" valign="center"><a class="ClassLink" href="class_svt_axi_port_monitor_def_cov_callback.html#item_trans_cross_ace_snoop_dvm_firstpart_addr_range_msb47to16">trans_cross_ace_snoop_dvm_firstpart_addr_range_msb47to16</a></td>
<td class="FixedMemberList" valign="center">Covergroup: trans_cross_ace_snoop_dvm_firstpart_addr_range_msb47to16

<p>
 This covergroup is cross coverage of FirstPart of DVM (Virtual Address) on ARADDR[47:32] and ARADDR[31:16].
 The total Virtual address width is 32 bits.

<p>

<p>
 Coverpoints:

<p>

<ul><li>
 acaddr_dvm_firstpart_va_or_vmid: Captures firstpart of DVM Virtual address or VMID

</li><li>
 acaddr_dvm_firsrpart_va_or_asid: Captures firstpart of DVM Virtual address or ASID

</li><li>
 acaddr_dvm_msb47to32_firstpart : Captures firstpart of DVM VA MSB to 32 of width16

</li></ul>


<p>
 Cross coverpoints:

<p>

<ul><li>
snoop_dvm_firstpart_addr_range_msb47to16 : Crosses coverpoints acaddr_dvm_firstpart_va_or_vmid,acaddr_dvm_firstpart_va_or_asid,acaddr_dvm_msb47to32_firstpart.

</li></ul>


<ul><li>
 Reference: AMBA AXI and ACE Protocol Specification: ARM IHI 0022E ID022613; 

</li></ul>
</td>
</tr>
<tr>
<td class="FixedMemberList" valign="center"><a class="ClassLink" href="class_svt_axi_port_monitor_def_cov_callback.html#item_trans_cross_ace_snoop_dvm_firstpart_addr_range_msb55to16">trans_cross_ace_snoop_dvm_firstpart_addr_range_msb55to16</a></td>
<td class="FixedMemberList" valign="center">Covergroup: trans_cross_ace_snoop_dvm_firstpart_addr_range_msb55to16

<p>
 This covergroup is cross coverage of FirstPart of DVM (Virtual Address) on ARADDR[55:32] and ARADDR[31:16].
 The total Virtual address width is 40 bits.

<p>

<p>
 Coverpoints:

<p>

<ul><li>
 acaddr_dvm_firstpart_va_or_vmid: Captures firstpart of DVM Virtual address or VMID

</li><li>
 acaddr_dvm_firsrpart_va_or_asid: Captures firstpart of DVM Virtual address or ASID

</li><li>
 acaddr_dvm_msb55to32_firstpart : Captures firstpart of DVM VA MSB to 32 of width24

</li></ul>


<p>
 Cross coverpoints:

<p>

<ul><li>
snoop_dvm_firstpart_addr_range_msb63to16 : Crosses coverpoints acaddr_dvm_firstpart_va_or_vmid,acaddr_dvm_firstpart_va_or_asid,acaddr_dvm_msb55to32_firstpart.

</li></ul>


<ul><li>
 Reference: AMBA AXI and ACE Protocol Specification: ARM IHI 0022E ID022613; 

</li></ul>
</td>
</tr>
<tr>
<td class="FixedMemberList" valign="center"><a class="ClassLink" href="class_svt_axi_port_monitor_def_cov_callback.html#item_trans_cross_ace_snoop_dvm_firstpart_addr_range_msb63to16">trans_cross_ace_snoop_dvm_firstpart_addr_range_msb63to16</a></td>
<td class="FixedMemberList" valign="center">Covergroup: trans_cross_ace_snoop_dvm_firstpart_addr_range_msb63to16

<p>
 This covergroup is cross coverage of FirstPart of DVM (Virtual Address) on ARADDR[63:32] and ARADDR[31:16].
 The total Virtual address width is 48 bits.

<p>

<p>
 Coverpoints:

<p>

<ul><li>
 acaddr_dvm_firstpart_va_or_vmid: Captures firstpart of DVM Virtual address or VMID

</li><li>
 acaddr_dvm_firsrpart_va_or_asid: Captures firstpart of DVM Virtual address or ASID

</li><li>
 acaddr_dvm_msb63to32_firstpart : Captures firstpart of DVM VA MSB to 32 of width32

</li></ul>


<p>
 Cross coverpoints:

<p>

<ul><li>
snoop_dvm_firstpart_addr_range_msb63to16 : Crosses coverpoints acaddr_dvm_firstpart_va_or_vmid,acaddr_dvm_firstpart_va_or_asid,acaddr_dvm_msb63to32_firstpart.

</li></ul>


<ul><li>
 Reference: AMBA AXI and ACE Protocol Specification: ARM IHI 0022E ID022613; 

</li></ul>
</td>
</tr>
<tr>
<td class="FixedMemberList" valign="center"><a class="ClassLink" href="class_svt_axi_port_monitor_def_cov_callback.html#item_trans_cross_ace_snoop_dvm_firstpart_secondpart_addr_range_40">trans_cross_ace_snoop_dvm_firstpart_secondpart_addr_range_40</a></td>
<td class="FixedMemberList" valign="center">Covergroup: trans_cross_ace_snoop_dvm_firstpart_secondpart_addr_range_40

<p>
 This covergroup is cross coverage of snoop FirstPart of DVM (Virtual Address) on ARADDR[39:32],ARADDR[31:16] and SecondPart of DVM on ARADDR[39:4]

<p>
 Coverpoints:

<p>

<ul><li>
 acaddr_dvm_firstpart_va_or_vmid: Captures firstpart of DVM Virtual address or VMID

</li><li>
 acaddr_dvm_firsrpart_va_or_asid: Captures firstpart of DVM Virtual address or ASID

</li><li>
 acaddr_dvm_msb39to32_firstpart : Captures firstpart of DVM VA MSB to 32 of width8

</li><li>
 acaddr_dvm_secondpart_40 : Captures SecondPart of DVM of width40

</li></ul>


<p>
 Cross coverpoints:

<p>

<ul><li>
snoop_dvm_firstpart_secondpart_addr_range_40 : Crosses coverpoints acaddr_dvm_firstpart_va_or_vmid,acaddr_dvm_firstpart_va_or_asid,acaddr_dvm_msb39to32_firstpart_acaddr_dvm_secondpart_40.

</li></ul>


<ul><li>
 Reference: AMBA AXI and ACE Protocol Specification: ARM IHI 0022E ID022613; 

</li></ul>
</td>
</tr>
<tr>
<td class="FixedMemberList" valign="center"><a class="ClassLink" href="class_svt_axi_port_monitor_def_cov_callback.html#item_trans_cross_ace_snoop_dvm_firstpart_secondpart_addr_range_44">trans_cross_ace_snoop_dvm_firstpart_secondpart_addr_range_44</a></td>
<td class="FixedMemberList" valign="center">Covergroup: trans_cross_ace_snoop_dvm_firstpart_secondpart_addr_range_44

<p>
 This covergroup is cross coverage of snoop FirstPart of DVM (Virtual Address) on ARADDR[43:32],ARADDR[31:16] and SecondPart of DVM on ARADDR[43:4]

<p>
 Coverpoints:

<p>

<ul><li>
 acaddr_dvm_firstpart_va_or_vmid: Captures firstpart of DVM Virtual address or VMID

</li><li>
 acaddr_dvm_firsrpart_va_or_asid: Captures firstpart of DVM Virtual address or ASID

</li><li>
 acaddr_dvm_msb43to32_firstpart : Captures firstpart of DVM VA MSB to 32 of width12

</li><li>
 acaddr_dvm_secondpart_44 : Captures SecondPart of DVM of width44

</li></ul>


<p>
 Cross coverpoints:

<p>

<ul><li>
snoop_dvm_firstpart_secondpart_addr_range_44 : Crosses coverpoints acaddr_dvm_firstpart_va_or_vmid,acaddr_dvm_firstpart_va_or_asid,acaddr_dvm_msb43to32_firstpart,acaddr_dvm_secondpart_44.

</li></ul>


<ul><li>
 Reference: AMBA AXI and ACE Protocol Specification: ARM IHI 0022E ID022613; 

</li></ul>
</td>
</tr>
<tr>
<td class="FixedMemberList" valign="center"><a class="ClassLink" href="class_svt_axi_port_monitor_def_cov_callback.html#item_trans_cross_ace_snoop_dvm_firstpart_secondpart_addr_range_48">trans_cross_ace_snoop_dvm_firstpart_secondpart_addr_range_48</a></td>
<td class="FixedMemberList" valign="center">Covergroup: trans_cross_ace_snoop_dvm_firstpart_secondpart_addr_range_48

<p>
 This covergroup is cross coverage of snoop FirstPart of DVM (Virtual Address) on ARADDR[47:32],ARADDR[31:16] and SecondPart of DVM on ARADDR[47:4]

<p>
 Coverpoints:

<p>

<ul><li>
 acaddr_dvm_firstpart_va_or_vmid: Captures firstpart of DVM Virtual address or VMID

</li><li>
 acaddr_dvm_firsrpart_va_or_asid: Captures firstpart of DVM Virtual address or ASID

</li><li>
 acaddr_dvm_msb47to32_firstpart : Captures firstpart of DVM VA MSB to 32 of width16

</li><li>
 acaddr_dvm_secondpart_48 : Captures SecondPart of DVM of width48

</li></ul>


<p>
 Cross coverpoints:

<p>

<ul><li>
snoop_dvm_firstpart_secondpart_addr_range_48 : Crosses coverpoints acaddr_dvm_firstpart_va_or_vmid,acaddr_dvm_firstpart_va_or_asid,acaddr_dvm_msb47to32_firstpart,acaddr_dvm_secondpart_48.

</li></ul>


<ul><li>
 Reference: AMBA AXI and ACE Protocol Specification: ARM IHI 0022E ID022613; 

</li></ul>
</td>
</tr>
<tr>
<td class="FixedMemberList" valign="center"><a class="ClassLink" href="class_svt_axi_port_monitor_def_cov_callback.html#item_trans_cross_ace_snoop_dvm_firstpart_secondpart_addr_range_56">trans_cross_ace_snoop_dvm_firstpart_secondpart_addr_range_56</a></td>
<td class="FixedMemberList" valign="center">Covergroup: trans_cross_ace_snoop_dvm_firstpart_secondpart_addr_range_56

<p>
 This covergroup is cross coverage of snoop FirstPart of DVM (Virtual Address) on ARADDR[55:32],ARADDR[31:16] and SecondPart of DVM on ARADDR[55:4]

<p>
 Coverpoints:

<p>

<ul><li>
 acaddr_dvm_firstpart_va_or_vmid: Captures firstpart of DVM Virtual address or VMID

</li><li>
 acaddr_dvm_firsrpart_va_or_asid: Captures firstpart of DVM Virtual address or ASID

</li><li>
 acaddr_dvm_msb55to32_firstpart : Captures firstpart of DVM VA MSB to 32 of width24

</li><li>
 acaddr_dvm_secondpart_56 : Captures SecondPart of DVM of width56

</li></ul>


<p>
 Cross coverpoints:

<p>

<ul><li>
snoop_dvm_firstpart_secondpart_addr_range_56 : Crosses coverpoints acaddr_dvm_firstpart_va_or_vmid,acaddr_dvm_firsrpart_va_or_asid,acaddr_dvm_msb55to32_firstpart,acaddr_dvm_secondpart_56.

</li></ul>


<ul><li>
 Reference: AMBA AXI and ACE Protocol Specification: ARM IHI 0022E ID022613; 

</li></ul>
</td>
</tr>
<tr>
<td class="FixedMemberList" valign="center"><a class="ClassLink" href="class_svt_axi_port_monitor_def_cov_callback.html#item_trans_cross_ace_snoop_dvm_firstpart_secondpart_addr_range_64">trans_cross_ace_snoop_dvm_firstpart_secondpart_addr_range_64</a></td>
<td class="FixedMemberList" valign="center">Covergroup: trans_cross_ace_snoop_dvm_firstpart_secondpart_addr_range_64

<p>
 This covergroup is cross coverage of snoop FirstPart of DVM (Virtual Address) on ARADDR[63:32],ARADDR[31:16] and SecondPart of DVM on ARADDR[63:4]

<p>
 Coverpoints:

<p>

<ul><li>
 acaddr_dvm_firstpart_va_or_vmid: Captures firstpart of DVM Virtual address or VMID

</li><li>
 acaddr_dvm_firsrpart_va_or_asid: Captures firstpart of DVM Virtual address or ASID

</li><li>
 acaddr_dvm_msb63to32_firstpart : Captures firstpart of DVM VA MSB to 32 of width32

</li><li>
 acaddr_dvm_secondpart_64 : Captures SecondPart of DVM of width64

</li></ul>


<p>
 Cross coverpoints:

<p>

<ul><li>
snoop_dvm_firstpart_secondpart_addr_range_64 : Crosses coverpoints acaddr_dvm_firstpart_va_or_vmid,acaddr_dvm_firsrpart_va_or_asid,acaddr_dvm_msb63to32_firstpart2,acaddr_dvm_secondpart_64.

</li></ul>


<ul><li>
 Reference: AMBA AXI and ACE Protocol Specification: ARM IHI 0022E ID022613; 

</li></ul>
</td>
</tr>
<tr>
<td class="FixedMemberList" valign="center"><a class="ClassLink" href="class_svt_axi_port_monitor_def_cov_callback.html#item_trans_cross_ace_snoop_dvm_phy_inst_cache_invl_modes_virtaddr_msb39to16">trans_cross_ace_snoop_dvm_phy_inst_cache_invl_modes_virtaddr_msb39to16</a></td>
<td class="FixedMemberList" valign="center">Covergroup: trans_cross_ace_snoop_dvm_phy_inst_cache_invl_modes_virtaddr_msb39to16

<p>
 This covergroup is cross coverage of snoop DVM Physical Instruction Cache invalidate message type,
 invalidate address modes and virtual address range.
 The Virtual address width is 24 bits.

<p>

<p>
 Coverpoints:

<p>

<ul><li>
 acdvm_message_type: Captures DVM Message Type

</li><li>
 acaddr_dvm_firstpart_va_or_vmid: Captures firstpart of DVM Virtual address or VMID

</li><li>
 acaddr_dvm_firstpart_va_or_asid: Captures firstpart of DVM Virtual address or ASID

</li><li>
 acaddr_dvm_msb39to32_firstpart : Captures firstpart of DVM VA MSB to 32 of width8

</li><li>
 snoop_dvm_message_phy_inst_cache_invl_bits : Captures physical instruction cache invalidate by pa etc

</li></ul>


<p>
 Cross coverpoints:

<p>

<ul><li>
dvm_snoop_phy_inst_cache_invl_modes_virtaddr_msb39to16 : Crosses coverpoints acdvm_message_type,dvm_snoop_message_phy_inst_cache_invl_bits,acaddr_dvm_firstpart_va_or_vmid,acaddr_dvm_firstpart_va_or_asid,acaddr_dvm_msb39to32_firstpart.

</li></ul>


<ul><li>
 Reference: AMBA AXI and ACE Protocol Specification: ARM IHI 0022E ID022613; 

</li></ul>
</td>
</tr>
<tr>
<td class="FixedMemberList" valign="center"><a class="ClassLink" href="class_svt_axi_port_monitor_def_cov_callback.html#item_trans_cross_ace_snoop_dvm_phy_inst_cache_invl_modes_virtaddr_msb43to16">trans_cross_ace_snoop_dvm_phy_inst_cache_invl_modes_virtaddr_msb43to16</a></td>
<td class="FixedMemberList" valign="center">Covergroup: trans_cross_ace_snoop_dvm_phy_inst_cache_invl_modes_virtaddr_msb43to16

<p>
 This covergroup is cross coverage of snoop DVM Physical Instruction Cache invalidate message type,
 invalidate address modes and virtual address range.
 The Virtual address width is 28 bits.

<p>

<p>
 Coverpoints:

<p>

<ul><li>
 acdvm_message_type: Captures DVM Message Type

</li><li>
 acaddr_dvm_firstpart_va_or_vmid: Captures firstpart of DVM Virtual address or VMID

</li><li>
 acaddr_dvm_firstpart_va_or_asid: Captures firstpart of DVM Virtual address or ASID

</li><li>
 acaddr_dvm_msb43to32_firstpart : Captures firstpart of DVM VA MSB to 32 of width12

</li><li>
 snoop_dvm_message_phy_inst_cache_invl_bits : Captures physical instruction cache invalidate by pa etc

</li></ul>


<p>
 Cross coverpoints:

<p>

<ul><li>
dvm_snoop_phy_inst_cache_invl_modes_virtaddr_msb43to16 : Crosses coverpoints acdvm_message_type,snoop_dvm_message_phy_inst_cache_invl_bits,acaddr_dvm_firstpart_va_or_vmid,acaddr_dvm_firstpart_va_or_asid,acaddr_dvm_msb43to32_firstpart.

</li></ul>


<ul><li>
 Reference: AMBA AXI and ACE Protocol Specification: ARM IHI 0022E ID022613; 

</li></ul>
</td>
</tr>
<tr>
<td class="FixedMemberList" valign="center"><a class="ClassLink" href="class_svt_axi_port_monitor_def_cov_callback.html#item_trans_cross_ace_snoop_dvm_phy_inst_cache_invl_modes_virtaddr_msb47to16">trans_cross_ace_snoop_dvm_phy_inst_cache_invl_modes_virtaddr_msb47to16</a></td>
<td class="FixedMemberList" valign="center">Covergroup: trans_cross_ace_snoop_dvm_phy_inst_cache_invl_modes_virtaddr_msb47to16

<p>
 This covergroup is cross coverage of snoop DVM Physical Instruction Cache invalidate message type,
 invalidate address modes and virtual address range.
 The Virtual address width is 32 bits.

<p>

<p>
 Coverpoints:

<p>

<ul><li>
 acdvm_message_type: Captures DVM Message Type

</li><li>
 acaddr_dvm_firstpart_va_or_vmid: Captures firstpart of DVM Virtual address or VMID

</li><li>
 acaddr_dvm_firstpart_va_or_asid: Captures firstpart of DVM Virtual address or ASID

</li><li>
 acaddr_dvm_msb47to32_firstpart : Captures firstpart of DVM VA MSB to 32 of width16

</li><li>
 snoop_dvm_message_phy_inst_cache_invl_bits : Captures physical instruction cache invalidate by pa etc

</li></ul>


<p>
 Cross coverpoints:

<p>

<ul><li>
dvm_snoop_phy_inst_cache_invl_modes_virtaddr_msb47to16 : Crosses coverpoints acdvm_message_type,snoop_dvm_message_phy_inst_cache_invl_bits,acaddr_dvm_firstpart_va_or_vmid,acaddr_dvm_firstpart_va_or_asid,acaddr_dvm_msb47to32_firstpart.

</li></ul>


<ul><li>
 Reference: AMBA AXI and ACE Protocol Specification: ARM IHI 0022E ID022613; 

</li></ul>
</td>
</tr>
<tr>
<td class="FixedMemberList" valign="center"><a class="ClassLink" href="class_svt_axi_port_monitor_def_cov_callback.html#item_trans_cross_ace_snoop_dvm_phy_inst_cache_invl_modes_virtaddr_msb55to16">trans_cross_ace_snoop_dvm_phy_inst_cache_invl_modes_virtaddr_msb55to16</a></td>
<td class="FixedMemberList" valign="center">Covergroup: trans_cross_ace_snoop_dvm_phy_inst_cache_invl_modes_virtaddr_msb55to16

<p>
 This covergroup is cross coverage of snoop DVM Physical Instruction Cache invalidate message type,
 invalidate address modes and virtual address range.
 The Virtual address width is 40 bits.

<p>

<p>
 Coverpoints:

<p>

<ul><li>
 acdvm_message_type: Captures DVM Message Type

</li><li>
 acaddr_dvm_firstpart_va_or_vmid: Captures firstpart of DVM Virtual address or VMID

</li><li>
 acaddr_dvm_firsrpart_va_or_asid: Captures firstpart of DVM Virtual address or ASID

</li><li>
 acaddr_dvm_msb55to32_firstpart : Captures firstpart of DVM VA MSB to 32 of width24

</li><li>
 snoop_dvm_message_phy_inst_cache_invl_bits : Captures physical instruction cache invalidate by pa etc

</li></ul>


<p>
 Cross coverpoints:

<p>

<ul><li>
dvm_snoop_phy_inst_cache_invl_modes_virtaddr_msb55to16 : Crosses coverpoints acdvm_message_type,snoop_dvm_message_phy_inst_cache_invl_bits,acaddr_dvm_firstpart_va_or_vmid,acaddr_dvm_firstpart_va_or_asid,acaddr_dvm_msb55to32_firstpart.

</li></ul>


<ul><li>
 Reference: AMBA AXI and ACE Protocol Specification: ARM IHI 0022E ID022613; 

</li></ul>
</td>
</tr>
<tr>
<td class="FixedMemberList" valign="center"><a class="ClassLink" href="class_svt_axi_port_monitor_def_cov_callback.html#item_trans_cross_ace_snoop_dvm_phy_inst_cache_invl_modes_virtaddr_msb63to16">trans_cross_ace_snoop_dvm_phy_inst_cache_invl_modes_virtaddr_msb63to16</a></td>
<td class="FixedMemberList" valign="center">Covergroup: trans_cross_ace_snoop_dvm_phy_inst_cache_invl_modes_virtaddr_msb63to16

<p>
 This covergroup is cross coverage of snoop DVM Physical Instruction Cache invalidate message type,
 invalidate address modes and virtual address range.
 The Virtual address width is 48 bits.

<p>

<p>
 Coverpoints:

<p>

<ul><li>
 acdvm_message_type: Captures DVM Message Type

</li><li>
 acaddr_dvm_firstpart_va_or_vmid: Captures firstpart of DVM Virtual address or VMID

</li><li>
 acaddr_dvm_firsrpart_va_or_asid: Captures firstpart of DVM Virtual address or ASID

</li><li>
 acaddr_dvm_msb63to32_firstpart : Captures firstpart of DVM VA MSB to 32 of width32

</li><li>
 snoop_dvm_message_phy_inst_cache_invl_bits : Captures physical instruction cache invalidate by pa etc

</li></ul>


<p>
 Cross coverpoints:

<p>

<ul><li>
dvm_snoop_phy_inst_cache_invl_modes_virtaddr_msb63to16 : Crosses coverpoints acdvm_message_type,snoop_dvm_message_phy_inst_cache_invl_bits,acaddr_dvm_firstpart_va_or_vmid,acaddr_dvm_firsrpart_va_or_asid,acaddr_dvm_msb63to32_firstpart.

</li></ul>


<ul><li>
 Reference: AMBA AXI and ACE Protocol Specification: ARM IHI 0022E ID022613; 

</li></ul>
</td>
</tr>
<tr>
<td class="FixedMemberList" valign="center"><a class="ClassLink" href="class_svt_axi_port_monitor_def_cov_callback.html#item_trans_cross_ace_snoop_dvm_tlbinvl_modes_virtaddr_msb39to16">trans_cross_ace_snoop_dvm_tlbinvl_modes_virtaddr_msb39to16</a></td>
<td class="FixedMemberList" valign="center">Covergroup: trans_cross_ace_snoop_dvm_tlbinvl_modes_virtaddr_msb39to16

<p>
 This covergroup is cross coverage ofsnoop DVM TLB Invalidate message type,invalidate address modes and virtual address range
 The Virtual address width is 24 bits.

<p>

<p>
 Coverpoints:

<p>

<ul><li>
 acdvm_message_type: Captures DVM Message Type

</li><li>
 acdvm_hypervisor_type : Captures OS type

</li><li>
 acdvm_security_type : Captures Security type

</li><li>
 acdvm_addr_mode_bits : Captures addr invalidate modes 

</li><li>
 acaddr_dvm_firstpart_va_or_vmid: Captures firstpart of DVM Virtual address or VMID

</li><li>
 acaddr_dvm_firsrpart_va_or_asid: Captures firstpart of DVM Virtual address or ASID

</li><li>
 acaddr_dvm_msb39to32_firstpart: Captures firstpart of DVM VA MSB to 32 of width8

</li></ul>


<p>
 Cross coverpoints:

<p>

<ul><li>
dvm_snoop_tlbinvl_modes_virtaddr_msb39to16 : Crosses coverpoints acdvm_message_type,acdvm_hypervisor_type,acdvm_security_type,
 acdvm_addr_mode_bits,acaddr_dvm_firstpart_va_or_vmid,acaddr_dvm_firsrpart_va_or_asid,acaddr_dvm_msb39to32_firstpart.

</li></ul>


<ul><li>
 Reference: AMBA AXI and ACE Protocol Specification: ARM IHI 0022E ID022613; 

</li></ul>
</td>
</tr>
<tr>
<td class="FixedMemberList" valign="center"><a class="ClassLink" href="class_svt_axi_port_monitor_def_cov_callback.html#item_trans_cross_ace_snoop_dvm_tlbinvl_modes_virtaddr_msb43to16">trans_cross_ace_snoop_dvm_tlbinvl_modes_virtaddr_msb43to16</a></td>
<td class="FixedMemberList" valign="center">Covergroup: trans_cross_ace_snoop_dvm_tlbinvl_modes_virtaddr_msb43to16

<p>
 This covergroup is cross coverage of snoop DVM TLB Invalidate message type,invalidate address modes and virtual address range
 The Virtual address width is 28 bits.

<p>

<p>
 Coverpoints:

<p>

<ul><li>
 acdvm_message_type: Captures DVM Message Type

</li><li>
 acdvm_hypervisor_type : Captures OS type

</li><li>
 acdvm_security_type : Captures Security type

</li><li>
 acdvm_addr_mode_bits : Captures addr invalidate modes 

</li><li>
 acaddr_dvm_firstpart_va_or_vmid: Captures firstpart of DVM Virtual address or VMID

</li><li>
 acaddr_dvm_firsrpart_va_or_asid: Captures firstpart of DVM Virtual address or ASID

</li><li>
 acaddr_dvm_msb43to32_firstpart : Captures firstpart of DVM Virtual address MSB to 32 of width12

</li></ul>


<p>
 Cross coverpoints:

<p>

<ul><li>
dvm_snoop_tlbinvl_modes_virtaddr_msb43to16 : Crosses coverpoints acdvm_message_type,acdvm_hypervisor_type,acdvm_security_type,
 acdvm_addr_mode_bits,acaddr_dvm_firstpart_va_or_vmid,acaddr_dvm_firstpart_va_or_asid,acaddr_dvm_msb43to32_firstpart.

</li></ul>


<ul><li>
 Reference: AMBA AXI and ACE Protocol Specification: ARM IHI 0022E ID022613; 

</li></ul>
</td>
</tr>
<tr>
<td class="FixedMemberList" valign="center"><a class="ClassLink" href="class_svt_axi_port_monitor_def_cov_callback.html#item_trans_cross_ace_snoop_dvm_tlbinvl_modes_virtaddr_msb47to16">trans_cross_ace_snoop_dvm_tlbinvl_modes_virtaddr_msb47to16</a></td>
<td class="FixedMemberList" valign="center">Covergroup: trans_cross_ace_snoop_dvm_tlbinvl_modes_virtaddr_msb47to16

<p>
 This covergroup is cross coverage of snoop DVM TLB Invalidate message type,invalidate address modes and virtual address range
 The Virtual address width is 32 bits.

<p>

<p>
 Coverpoints:

<p>

<ul><li>
 acdvm_message_type: Captures DVM Message Type

</li><li>
 acdvm_hypervisor_type : Captures OS type

</li><li>
 acdvm_security_type : Captures Security type

</li><li>
 acdvm_addr_mode_bits : Captures addr invalidate modes 

</li><li>
 acaddr_dvm_firstpart_va_or_vmid: Captures firstpart of DVM Virtual address or VMID

</li><li>
 acaddr_dvm_firsrpart_va_or_asid: Captures firstpart of DVM Virtual address or ASID

</li><li>
 acaddr_dvm_msb47to32_firstpart : Captures firstpart of DVM VA MSB to 32 of width16

</li></ul>


<p>
 Cross coverpoints:

<p>

<ul><li>
dvm_snoop_tlbinvl_modes_virtaddr_msb47to16 : Crosses coverpoints acdvm_message_type,acdvm_hypervisor_type,acdvm_security_type,
 acdvm_addr_mode_bits,acaddr_dvm_firstpart_va_or_vmid,acaddr_dvm_firsrpart_va_or_asid,acaddr_dvm_msb47to32_firstpart.

</li></ul>


<ul><li>
 Reference: AMBA AXI and ACE Protocol Specification: ARM IHI 0022E ID022613; 

</li></ul>
</td>
</tr>
<tr>
<td class="FixedMemberList" valign="center"><a class="ClassLink" href="class_svt_axi_port_monitor_def_cov_callback.html#item_trans_cross_ace_snoop_dvm_tlbinvl_modes_virtaddr_msb55to16">trans_cross_ace_snoop_dvm_tlbinvl_modes_virtaddr_msb55to16</a></td>
<td class="FixedMemberList" valign="center">Covergroup: trans_cross_ace_snoop_dvm_tlbinvl_modes_virtaddr_msb55to16

<p>
 This covergroup is cross coverage of snoop DVM TLB Invalidate message type,invalidate address modes and virtual address range
 The Virtual address width is 40 bits.

<p>

<p>
 Coverpoints:

<p>

<ul><li>
 acdvm_message_type: Captures DVM Message Type

</li><li>
 acdvm_hypervisor_type : Captures OS type

</li><li>
 acdvm_security_type : Captures Security type

</li><li>
 acdvm_addr_mode_bits : Captures addr invalidate modes 

</li><li>
 acaddr_dvm_firstpart_va_or_vmid: Captures firstpart of DVM Virtual address or VMID

</li><li>
 acaddr_dvm_firsrpart_va_or_asid: Captures firstpart of DVM Virtual address or ASID

</li><li>
 acaddr_dvm_msb55to32_firstpart : Captures firstpart of DVM VA MSB to 32 of width24

</li></ul>


<p>
 Cross coverpoints:

<p>

<ul><li>
dvm_snoop_tlbinvl_modes_virtaddr_msb55to16 : Crosses coverpoints acdvm_message_type,acdvm_hypervisor_type,acdvm_security_type,
 acdvm_addr_mode_bits,acaddr_dvm_firstpart_va_or_vmid,acaddr_dvm_firsrpart_va_or_asid,acaddr_dvm_msb55to32_firstpart.

</li></ul>


<ul><li>
 Reference: AMBA AXI and ACE Protocol Specification: ARM IHI 0022E ID022613; 

</li></ul>
</td>
</tr>
<tr>
<td class="FixedMemberList" valign="center"><a class="ClassLink" href="class_svt_axi_port_monitor_def_cov_callback.html#item_trans_cross_ace_snoop_dvm_tlbinvl_modes_virtaddr_msb63to16">trans_cross_ace_snoop_dvm_tlbinvl_modes_virtaddr_msb63to16</a></td>
<td class="FixedMemberList" valign="center">Covergroup: trans_cross_ace_snoop_dvm_tlbinvl_modes_virtaddr_msb63to16

<p>
 This covergroup is cross coverage of snoop DVM TLB Invalidate message type,invalidate address modes and virtual address range
 The Virtual address width is 48 bits.

<p>

<p>
 Coverpoints:

<p>

<ul><li>
 acdvm_message_type: Captures DVM Message Type

</li><li>
 acdvm_hypervisor_type : Captures OS type

</li><li>
 acdvm_security_type : Captures Security type

</li><li>
 acdvm_addr_mode_bits : Captures addr invalidate modes 

</li><li>
 acaddr_dvm_firstpart_va_or_vmid: Captures firstpart of DVM Virtual address or VMID

</li><li>
 acaddr_dvm_firsrpart_va_or_asid: Captures firstpart of DVM Virtual address or ASID

</li><li>
 acaddr_dvm_msb63to32_firstpart : Captures firstpart of DVM Virtual address MSB to 32 of width32

</li></ul>


<p>
 Cross coverpoints:

<p>

<ul><li>
dvm_snoop_tlbinvl_modes_virtaddr_msb63to16 : Crosses coverpoints acdvm_message_type,acdvm_hypervisor_type,acdvm_security_type,
 acdvm_addr_mode_bits,acaddr_dvm_firstpart_va_or_vmid,acaddr_dvm_firsrpart_va_or_asid,acaddr_dvm_msb63to32_firstpart.

</li></ul>


<ul><li>
 Reference: AMBA AXI and ACE Protocol Specification: ARM IHI 0022E ID022613; 

</li></ul>
</td>
</tr>
<tr>
<td class="FixedMemberList" valign="center"><a class="ClassLink" href="class_svt_axi_port_monitor_def_cov_callback.html#item_trans_cross_ace_snoop_dvm_virt_inst_cache_invl_modes_virtaddr_msb39to16">trans_cross_ace_snoop_dvm_virt_inst_cache_invl_modes_virtaddr_msb39to16</a></td>
<td class="FixedMemberList" valign="center">Covergroup: trans_cross_ace_snoop_dvm_virt_inst_cache_invl_modes_virtaddr_msb39to16

<p>
 This covergroup is cross coverage of snoop DVM Virtual Instruction Cache invalidate message type,
 invalidate address modes and virtual address range.
 The Virtual address width is 24 bits.

<p>

<p>
 Coverpoints:

<p>

<ul><li>
 acdvm_message_type: Captures DVM Message Type

</li><li>
 acaddr_dvm_firstpart_va_or_vmid: Captures firstpart of DVM Virtual address or VMID

</li><li>
 acaddr_dvm_firstpart_va_or_asid: Captures firstpart of DVM Virtual address or ASID

</li><li>
 acaddr_dvm_msb39to32_firstpart : Captures firstpart of DVM VA MSB to 32 of width8

</li><li>
 snoop_dvm_message_virt_inst_cache_invl_bits: Captures virtual instruction cache invalidate by pa etc

</li></ul>


<p>
 Cross coverpoints:

<p>

<ul><li>
dvm_snoop_virt_inst_cache_invl_modes_virtaddr_msb39to16 : Crosses coverpoints acdvm_message_type,acaddr_dvm_firstpart_va_or_vmid,acaddr_dvm_firstpart_va_or_asid,acaddr_dvm_msb39to32_firstpart.

</li></ul>


<ul><li>
 Reference: AMBA AXI and ACE Protocol Specification: ARM IHI 0022E ID022613; 

</li></ul>
</td>
</tr>
<tr>
<td class="FixedMemberList" valign="center"><a class="ClassLink" href="class_svt_axi_port_monitor_def_cov_callback.html#item_trans_cross_ace_snoop_dvm_virt_inst_cache_invl_modes_virtaddr_msb43to16">trans_cross_ace_snoop_dvm_virt_inst_cache_invl_modes_virtaddr_msb43to16</a></td>
<td class="FixedMemberList" valign="center">Covergroup: trans_cross_ace_snoop_dvm_virt_inst_cache_invl_modes_virtaddr_msb43to16

<p>
 This covergroup is cross coverage of snoop DVM Virtual Instruction Cache invalidate message type,
 invalidate address modes and virtual address range.
 The Virtual address width is 28 bits.

<p>

<p>
 Coverpoints:

<p>

<ul><li>
 acdvm_message_type: Captures DVM Message Type

</li><li>
 acaddr_dvm_firstpart_va_or_vmid: Captures firstpart of DVM Virtual address or VMID

</li><li>
 acaddr_dvm_firstpart_va_or_asid: Captures firstpart of DVM Virtual address or ASID

</li><li>
 acaddr_dvm_msb43to32_firstpart : Captures firstpart of DVM VA MSB to 32 of width12

</li><li>
 snoop_dvm_message_virt_inst_cache_invl_bits: Captures virtual instruction cache invalidate by pa etc

</li></ul>


<p>
 Cross coverpoints:

<p>

<ul><li>
dvm_snoop_virt_inst_cache_invl_modes_virtaddr_msb43to16 : Crosses coverpoints acdvm_message_type,acaddr_dvm_firstpart_va_or_vmid,acaddr_dvm_firstpart_va_or_asid,acaddr_dvm_msb43to32_firstpart.

</li></ul>


<ul><li>
 Reference: AMBA AXI and ACE Protocol Specification: ARM IHI 0022E ID022613; 

</li></ul>
</td>
</tr>
<tr>
<td class="FixedMemberList" valign="center"><a class="ClassLink" href="class_svt_axi_port_monitor_def_cov_callback.html#item_trans_cross_ace_snoop_dvm_virt_inst_cache_invl_modes_virtaddr_msb47to16">trans_cross_ace_snoop_dvm_virt_inst_cache_invl_modes_virtaddr_msb47to16</a></td>
<td class="FixedMemberList" valign="center">Covergroup: trans_cross_ace_snoop_dvm_virt_inst_cache_invl_modes_virtaddr_msb47to16

<p>
 This covergroup is cross coverage of snoop DVM Virtual Instruction Cache invalidate message type,
 invalidate address modes and virtual address range.
 The Virtual address width is 32 bits.

<p>

<p>
 Coverpoints:

<p>

<ul><li>
 acdvm_message_type: Captures DVM Message Type

</li><li>
 acaddr_dvm_firstpart_va_or_vmid: Captures firstpart of DVM Virtual address or VMID

</li><li>
 acaddr_dvm_firstpart_va_or_asid: Captures firstpart of DVM Virtual address or ASID

</li><li>
 acaddr_dvm_msb47to32_firstpart : Captures firstpart of DVM VA MSB to 32 of width16

</li><li>
 snoop_dvm_message_virt_inst_cache_invl_bits: Captures virtual instruction cache invalidate by pa etc

</li></ul>


<p>
 Cross coverpoints:

<p>

<ul><li>
dvm_snoop_virt_inst_cache_invl_modes_virtaddr_msb47to16 : Crosses coverpoints acdvm_message_type,acaddr_dvm_firstpart_va_or_vmid,acaddr_dvm_firstpart_va_or_asid,acaddr_dvm_msb47to32_firstpart.

</li></ul>


<ul><li>
 Reference: AMBA AXI and ACE Protocol Specification: ARM IHI 0022E ID022613; 

</li></ul>
</td>
</tr>
<tr>
<td class="FixedMemberList" valign="center"><a class="ClassLink" href="class_svt_axi_port_monitor_def_cov_callback.html#item_trans_cross_ace_snoop_dvm_virt_inst_cache_invl_modes_virtaddr_msb55to16">trans_cross_ace_snoop_dvm_virt_inst_cache_invl_modes_virtaddr_msb55to16</a></td>
<td class="FixedMemberList" valign="center">Covergroup: trans_cross_ace_snoop_dvm_virt_inst_cache_invl_modes_virtaddr_msb55to16

<p>
 This covergroup is cross coverage of snoop DVM Virtual Instruction Cache invalidate message type,
 invalidate address modes and virtual address range.
 The Virtual address width is 40 bits.

<p>

<p>
 Coverpoints:

<p>

<ul><li>
 acdvm_message_type: Captures DVM Message Type

</li><li>
 acaddr_dvm_firstpart_va_or_vmid: Captures firstpart of DVM Virtual address or VMID

</li><li>
 acaddr_dvm_firstpart_va_or_asid: Captures firstpart of DVM Virtual address or ASID

</li><li>
 acaddr_dvm_msb55to32_firstpart : Captures firstpart of DVM VA MSB to 32 of width24

</li><li>
 snoop_dvm_message_virt_inst_cache_invl_bits: Captures virtual instruction cache invalidate by pa etc

</li></ul>


<p>
 Cross coverpoints:

<p>

<ul><li>
dvm_snoop_virt_inst_cache_invl_modes_virtaddr_msb55to16 : Crosses coverpoints acdvm_message_type,acaddr_dvm_firstpart_va_or_vmid,acaddr_dvm_firstpart_va_or_asid,acaddr_dvm_msb55to32_firstpart.

</li></ul>


<ul><li>
 Reference: AMBA AXI and ACE Protocol Specification: ARM IHI 0022E ID022613; 

</li></ul>
</td>
</tr>
<tr>
<td class="FixedMemberList" valign="center"><a class="ClassLink" href="class_svt_axi_port_monitor_def_cov_callback.html#item_trans_cross_ace_snoop_dvm_virt_inst_cache_invl_modes_virtaddr_msb63to16">trans_cross_ace_snoop_dvm_virt_inst_cache_invl_modes_virtaddr_msb63to16</a></td>
<td class="FixedMemberList" valign="center">Covergroup: trans_cross_ace_snoop_dvm_virt_inst_cache_invl_modes_virtaddr_msb63to16

<p>
 This covergroup is cross coverage of snoop DVM Virtual Instruction Cache invalidate message type,
 invalidate address modes and virtual address range.
 The Virtual address width is 48 bits.

<p>

<p>
 Coverpoints:

<p>

<ul><li>
 acdvm_message_type: Captures DVM Message Type

</li><li>
 acaddr_dvm_firstpart_va_or_vmid: Captures firstpart of DVM Virtual address or VMID

</li><li>
 acaddr_dvm_firstpart_va_or_asid: Captures firstpart of DVM Virtual address or ASID

</li><li>
 acaddr_dvm_msb63to32_firstpart : Captures firstpart of DVM VA MSB to 32 of width32

</li><li>
 snoop_dvm_message_virt_inst_cache_invl_bits: Captures virtual instruction cache invalidate by pa etc

</li></ul>


<p>
 Cross coverpoints:

<p>

<ul><li>
dvm_snoop_virt_inst_cache_invl_modes_virtaddr_msb63to16 : Crosses coverpoints acdvm_message_type,acaddr_dvm_firstpart_va_or_vmid,acaddr_dvm_firstpart_va_or_asid,acaddr_dvm_msb63to32_firstpart.

</li></ul>


<ul><li>
 Reference: AMBA AXI and ACE Protocol Specification: ARM IHI 0022E ID022613; 

</li></ul>
</td>
</tr>
<tr>
<td class="FixedMemberList" valign="center"><a class="ClassLink" href="class_svt_axi_port_monitor_def_cov_callback.html#item_trans_cross_ace_writeunique_awdomain_awprot">trans_cross_ace_writeunique_awdomain_awprot</a></td>
<td class="FixedMemberList" valign="center">Covergroup : trans_cross_ace_writeunique_awdomain_awprot

<p>
 Coverpoints:

<p>

<ul><li>
 coherent_write_xact_type: Captures writeunique coherent write transaction

</li><li>
 domain_type : Captures domain type

</li><li>
 prot_type : Captures transaction protection type

</li></ul>

 Cross coverpoints:

<ul><li>
 writeunique_awdomain_awprot : Crosses cover points
 coherent_write_xact_type and domain_type and prot_type

</li></ul>


<ul><li>
 Reference: AMBA AXI and ACE Protocol Specification: ARM IHI 0022E ID022613; Section C3.1.6

</li></ul>
</td>
</tr>
<tr>
<td class="FixedMemberList" valign="center"><a class="ClassLink" href="class_svt_axi_port_monitor_def_cov_callback.html#item_trans_cross_awunique_awsnoop_awbar">trans_cross_awunique_awsnoop_awbar</a></td>
<td class="FixedMemberList" valign="center">Covergroup: trans_cross_awunique_awsnoop_awbar <br>
 Coverpoints: <br>

<ul><li>
 coherent_write_xact_type: Captures write transction type. Includes
 WRITENOSNOOP, WRITEUNIQUE, WRITELINEUNIQUE, WRITECLEAN, WRITEBACK, EVICT,
 WRITEBARRIER and WRITEEVICT

</li><li>
 awunique_val: Captures the value of signal AWUNIQUE in above transactions

</li><li>
 barrier_type: Captures the value of barrier type (AWBAR), in above transactions

</li><li>
 awunique_awsnoop_awbar: Cross of coherent_write_xact_type, awunique_val and barrier_type

</li></ul>

 Reference: AMBA AXI and ACE Protocol Specification: ARM IHI 0022E ID022613; Section C3.1.4</td>
</tr>
<tr>
<td class="FixedMemberList" valign="center"><a class="ClassLink" href="class_svt_axi_port_monitor_def_cov_callback.html#item_trans_cross_axi3_arburst_arlen">trans_cross_axi3_arburst_arlen</a></td>
<td class="FixedMemberList" valign="center">Covergroup: trans_cross_axi3_arburst_arlen

<p>
 Coverpoints:

<p>

<ul><li>
 read_xact_type: Captures read transaction

</li><li>
 burst_type: Captures transaction burst type

</li><li>
 burst_length: Captures transaction burst length

</li></ul>


<p>
 Cross coverpoints:

<p>

<ul><li>
 axi3_arburst_arlen: Crosses cover points read_xact_type, burst_type and burst_length

</li></ul>
</td>
</tr>
<tr>
<td class="FixedMemberList" valign="center"><a class="ClassLink" href="class_svt_axi_port_monitor_def_cov_callback.html#item_trans_cross_axi3_arburst_arlen_araddr">trans_cross_axi3_arburst_arlen_araddr</a></td>
<td class="FixedMemberList" valign="center">Covergroup: trans_cross_axi3_arburst_arlen_araddr

<p>
 Coverpoints:

<p>

<ul><li>
 read_xact_type: Captures read transaction

</li><li>
 burst_type: Captures transaction burst type

</li><li>
 burst_length: Captures transaction burst length

</li><li>
 addr: Captures min, mid and max range of transaction address

</li></ul>


<p>
 Cross coverpoints:

<p>

<ul><li>
 axi3_arburst_arlen_araddr: Crosses cover points read_xact_type, burst_type, burst_length, addr

</li></ul>
</td>
</tr>
<tr>
<td class="FixedMemberList" valign="center"><a class="ClassLink" href="class_svt_axi_port_monitor_def_cov_callback.html#item_trans_cross_axi3_arburst_arlen_araddr_arsize">trans_cross_axi3_arburst_arlen_araddr_arsize</a></td>
<td class="FixedMemberList" valign="center">Covergroup: trans_cross_axi3_arburst_arlen_araddr_arsize

<p>
 Coverpoints:

<p>

<ul><li>
 read_xact_type: Captures read transaction

</li><li>
 burst_type: Captures transaction burst type

</li><li>
 burst_length: Captures transaction burst length

</li><li>
 addr: Captures min, mid and max range of transaction address

</li><li>
 burst_size: Captures transaction burst size

</li></ul>


<p>
 Cross coverpoints:

<p>

<ul><li>
 axi3_arburst_arlen_araddr_arsize: Crosses cover points read_xact_type, burst_type, burst_length, addr, burst_size

</li></ul>
</td>
</tr>
<tr>
<td class="FixedMemberList" valign="center"><a class="ClassLink" href="class_svt_axi_port_monitor_def_cov_callback.html#item_trans_cross_axi3_arburst_arlen_arlock">trans_cross_axi3_arburst_arlen_arlock</a></td>
<td class="FixedMemberList" valign="center">Covergroup: trans_cross_axi3_arburst_arlen_arlock

<p>
 Coverpoints:

<p>

<ul><li>
 read_xact_type: Captures read transaction

</li><li>
 burst_type: Captures transaction burst type

</li><li>
 burst_length: Captures transaction burst length

</li><li>
 atomic_type: Captures transaction atomic type

</li></ul>


<p>
 Cross coverpoints:

<p>

<ul><li>
 axi3_arburst_arlen_arlock: Crosses cover points read_xact_type, burst_type, burst_length, atomic_type

</li></ul>
</td>
</tr>
<tr>
<td class="FixedMemberList" valign="center"><a class="ClassLink" href="class_svt_axi_port_monitor_def_cov_callback.html#item_trans_cross_axi3_arburst_arlen_arprot">trans_cross_axi3_arburst_arlen_arprot</a></td>
<td class="FixedMemberList" valign="center">Covergroup: trans_cross_axi3_arburst_arlen_arprot

<p>
 Coverpoints:

<p>

<ul><li>
 read_xact_type: Captures read transaction

</li><li>
 burst_type: Captures transaction burst type

</li><li>
 burst_length: Captures transaction burst length

</li><li>
 prot_type: Captures transaction protection type

</li></ul>


<p>
 Cross coverpoints:

<p>

<ul><li>
 axi3_arburst_arlen_arprot: Crosses cover points read_xact_type, burst_type, burst_length, prot_type

</li></ul>
</td>
</tr>
<tr>
<td class="FixedMemberList" valign="center"><a class="ClassLink" href="class_svt_axi_port_monitor_def_cov_callback.html#item_trans_cross_axi3_arburst_arlen_arsize">trans_cross_axi3_arburst_arlen_arsize</a></td>
<td class="FixedMemberList" valign="center">Covergroup: trans_cross_axi3_arburst_arlen_arsize

<p>
 Coverpoints:

<p>

<ul><li>
 read_xact_type: Captures read transaction

</li><li>
 burst_type: Captures transaction burst type

</li><li>
 burst_length: Captures transaction burst length

</li><li>
 burst_size: Captures transaction burst size

</li></ul>


<p>
 Cross coverpoints:

<p>

<ul><li>
 axi3_arburst_arlen_arsize: Crosses cover points read_xact_type, burst_type, burst_length, burst_size

</li></ul>
</td>
</tr>
<tr>
<td class="FixedMemberList" valign="center"><a class="ClassLink" href="class_svt_axi_port_monitor_def_cov_callback.html#item_trans_cross_axi3_arburst_arlen_rresp">trans_cross_axi3_arburst_arlen_rresp</a></td>
<td class="FixedMemberList" valign="center">Covergroup: trans_cross_axi3_arburst_arlen_rresp

<p>
 Coverpoints:

<p>

<ul><li>
 read_xact_type: Captures read transaction

</li><li>
 burst_type: Captures transaction burst type

</li><li>
 burst_length: Captures transaction burst length

</li><li>
 rresp: Captures transaction response

</li></ul>


<p>
 Cross coverpoints:

<p>

<ul><li>
 axi3_arburst_arlen_rresp: Crosses cover points read_xact_type, burst_type, burst_length, rresp

</li></ul>
</td>
</tr>
<tr>
<td class="FixedMemberList" valign="center"><a class="ClassLink" href="class_svt_axi_port_monitor_def_cov_callback.html#item_trans_cross_axi3_arcache_modifiable_bit_read_unaligned_transfer">trans_cross_axi3_arcache_modifiable_bit_read_unaligned_transfer</a></td>
<td class="FixedMemberList" valign="center">Covergroup: trans_cross_axi3_arcache_modifiable_bit_read_unaligned_transfer
 This cover group crosses bit ARCACHE[1] with unaligned read transfers.

<p>
 Coverpoints:

<p>

<ul><li>
 read_xact_type: Captures read transaction

</li><li>
 burst_type: Captures transaction burst type

</li><li>
 addr_offset: Captures transaction address offset information

</li><li>
 transfer_size: Captures transaction burst size

</li><li>
 burst_length: Captures transaction burst length

</li><li>
 cache_type_modifiable_bit: Captures ARCACHE[1]

</li></ul>


<p>
 Cross coverpoints:

<p>

<ul><li>
 axi3_read_arcache_modifiable_bit_unaligned_transfer: Crosses cover points read_xact_type, burst_type, addr_offset, transfer_size, burst_length, cache_type_modifiable_bit

</li></ul>

 Reference: AMBA AXI and ACE Protocol Specification: ARM IHI 0022E ID022613; Section A:4:4:2</td>
</tr>
<tr>
<td class="FixedMemberList" valign="center"><a class="ClassLink" href="class_svt_axi_port_monitor_def_cov_callback.html#item_trans_cross_axi3_awburst_awlen">trans_cross_axi3_awburst_awlen</a></td>
<td class="FixedMemberList" valign="center">Covergroup: trans_cross_axi3_awburst_awlen

<p>
 Coverpoints:

<p>

<ul><li>
 write_xact_type: Captures write transaction

</li><li>
 burst_type: Captures transaction burst type

</li><li>
 burst_length: Captures transaction burst length

</li></ul>


<p>
 Cross coverpoints:

<p>

<ul><li>
 axi3_awburst_awlen: Crosses cover points write_xact_type, burst_type and burst_length

</li></ul>
</td>
</tr>
<tr>
<td class="FixedMemberList" valign="center"><a class="ClassLink" href="class_svt_axi_port_monitor_def_cov_callback.html#item_trans_cross_axi3_awburst_awlen_awaddr">trans_cross_axi3_awburst_awlen_awaddr</a></td>
<td class="FixedMemberList" valign="center">Covergroup: trans_cross_axi3_awburst_awlen_awaddr

<p>
 Coverpoints:

<p>

<ul><li>
 write_xact_type: Captures write transaction

</li><li>
 burst_type: Captures transaction burst type

</li><li>
 burst_length: Captures transaction burst length

</li><li>
 addr: Captures min, mid and max range of transaction address

</li></ul>


<p>
 Cross coverpoints:

<p>

<ul><li>
 axi3_awburst_awlen_awaddr: Crosses cover points write_xact_type, burst_type, burst_length, addr

</li></ul>
</td>
</tr>
<tr>
<td class="FixedMemberList" valign="center"><a class="ClassLink" href="class_svt_axi_port_monitor_def_cov_callback.html#item_trans_cross_axi3_awburst_awlen_awaddr_awsize">trans_cross_axi3_awburst_awlen_awaddr_awsize</a></td>
<td class="FixedMemberList" valign="center">Covergroup: trans_cross_axi3_awburst_awlen_awaddr_awsize

<p>
 Coverpoints:

<p>

<ul><li>
 write_xact_type: Captures write transaction

</li><li>
 burst_type: Captures transaction burst type

</li><li>
 burst_length: Captures transaction burst length

</li><li>
 addr: Captures min, mid and max range of transaction address

</li><li>
 burst_size: Captures transaction burst size

</li></ul>


<p>
 Cross coverpoints:

<p>

<ul><li>
 axi3_awburst_awlen_awaddr_awsize: Crosses cover points write_xact_type, burst_type, burst_length, addr, burst_size

</li></ul>
</td>
</tr>
<tr>
<td class="FixedMemberList" valign="center"><a class="ClassLink" href="class_svt_axi_port_monitor_def_cov_callback.html#item_trans_cross_axi3_awburst_awlen_awcache">trans_cross_axi3_awburst_awlen_awcache</a></td>
<td class="FixedMemberList" valign="center">Covergroup: trans_cross_axi3_awburst_awlen_awcache

<p>
 Coverpoints:

<p>

<ul><li>
 write_xact_type: Captures write transaction

</li><li>
 burst_type: Captures transaction burst type

</li><li>
 burst_length: Captures transaction burst length

</li><li>
 cache_type: Captures transaction cache type

</li></ul>


<p>
 Cross coverpoints:

<p>

<ul><li>
 axi3_awburst_awlen_awcache: Crosses cover points write_xact_type, burst_type, burst_length, cache_type

</li></ul>
</td>
</tr>
<tr>
<td class="FixedMemberList" valign="center"><a class="ClassLink" href="class_svt_axi_port_monitor_def_cov_callback.html#item_trans_cross_axi3_awburst_awlen_awlock">trans_cross_axi3_awburst_awlen_awlock</a></td>
<td class="FixedMemberList" valign="center">Covergroup: trans_cross_axi3_awburst_awlen_awlock

<p>
 Coverpoints:

<p>

<ul><li>
 write_xact_type: Captures write transaction

</li><li>
 burst_type: Captures transaction burst type

</li><li>
 burst_length: Captures transaction burst length

</li><li>
 atomic_type: Captures transaction atomic type

</li></ul>


<p>
 Cross coverpoints:

<p>

<ul><li>
 axi3_awburst_awlen_awsize: Crosses cover points write_xact_type, burst_type, burst_length, atomic_type

</li></ul>
</td>
</tr>
<tr>
<td class="FixedMemberList" valign="center"><a class="ClassLink" href="class_svt_axi_port_monitor_def_cov_callback.html#item_trans_cross_axi3_awburst_awlen_awprot">trans_cross_axi3_awburst_awlen_awprot</a></td>
<td class="FixedMemberList" valign="center">Covergroup: trans_cross_axi3_awburst_awlen_awprot

<p>
 Coverpoints:

<p>

<ul><li>
 write_xact_type: Captures write transaction

</li><li>
 burst_type: Captures transaction burst type

</li><li>
 burst_length: Captures transaction burst length

</li><li>
 prot_type: Captures transaction protection type

</li></ul>


<p>
 Cross coverpoints:

<p>

<ul><li>
 axi3_awburst_awlen_awprot: Crosses cover points write_xact_type, burst_type, burst_length, prot_type

</li></ul>
</td>
</tr>
<tr>
<td class="FixedMemberList" valign="center"><a class="ClassLink" href="class_svt_axi_port_monitor_def_cov_callback.html#item_trans_cross_axi3_awburst_awlen_awsize">trans_cross_axi3_awburst_awlen_awsize</a></td>
<td class="FixedMemberList" valign="center">Covergroup: trans_cross_axi3_awburst_awlen_awsize

<p>
 Coverpoints:

<p>

<ul><li>
 write_xact_type: Captures write transaction

</li><li>
 burst_type: Captures transaction burst type

</li><li>
 burst_length: Captures transaction burst length

</li><li>
 burst_size: Captures transaction burst size

</li></ul>


<p>
 Cross coverpoints:

<p>

<ul><li>
 axi3_awburst_awlen_awsize: Crosses cover points write_xact_type, burst_type, burst_length, burst_size

</li></ul>
</td>
</tr>
<tr>
<td class="FixedMemberList" valign="center"><a class="ClassLink" href="class_svt_axi_port_monitor_def_cov_callback.html#item_trans_cross_axi3_awburst_awlen_bresp">trans_cross_axi3_awburst_awlen_bresp</a></td>
<td class="FixedMemberList" valign="center">Covergroup: trans_cross_axi3_awburst_awlen_bresp

<p>
 Coverpoints:

<p>

<ul><li>
 write_xact_type: Captures write transaction

</li><li>
 burst_type: Captures transaction burst type

</li><li>
 burst_length: Captures transaction burst length

</li><li>
 bresp: Captures transaction response

</li></ul>


<p>
 Cross coverpoints:

<p>

<ul><li>
 axi3_awburst_awlen_bresp: Crosses cover points write_xact_type, burst_type, burst_length, bresp

</li></ul>
</td>
</tr>
<tr>
<td class="FixedMemberList" valign="center"><a class="ClassLink" href="class_svt_axi_port_monitor_def_cov_callback.html#item_trans_cross_axi3_awcache_modifiable_bit_write_unaligned_transfer">trans_cross_axi3_awcache_modifiable_bit_write_unaligned_transfer</a></td>
<td class="FixedMemberList" valign="center">Covergroup: trans_cross_axi3_awcache_modifiable_bit_write_unaligned_transfer
 This cover group crosses bit AWCACHE[1] with unaligned write transfers.

<p>
 Coverpoints:

<p>

<ul><li>
 write_xact_type: Captures write transaction

</li><li>
 burst_type: Captures transaction burst type

</li><li>
 addr_offset: Captures transaction address offset information

</li><li>
 transfer_size: Captures transaction burst size

</li><li>
 burst_length: Captures transaction burst length

</li><li>
 cache_type_modifiable_bit: Captures AWCACHE[1]

</li></ul>


<p>
 Cross coverpoints:

<p>

<ul><li>
 axi3_awcache_modifiable_bit_write_unaligned_transfer: Crosses cover points write_xact_type, burst_type, addr_offset, transfer_size, burst_length cache_type_modifiable_bit

</li></ul>

 Reference: AMBA AXI and ACE Protocol Specification: ARM IHI 0022E ID022613; Section A:4:4:2</td>
</tr>
<tr>
<td class="FixedMemberList" valign="center"><a class="ClassLink" href="class_svt_axi_port_monitor_def_cov_callback.html#item_trans_cross_axi4_arburst_arlen">trans_cross_axi4_arburst_arlen</a></td>
<td class="FixedMemberList" valign="center">Covergroup: trans_cross_axi4_arburst_arlen

<p>
 Coverpoints:

<p>

<ul><li>
 read_xact_type: Captures read transaction

</li><li>
 burst_type: Captures transaction burst type

</li><li>
 burst_length: Captures transaction burst length

</li></ul>


<p>
 Cross coverpoints:

<p>

<ul><li>
 axi4_arburst_arlen: Crosses cover points read_xact_type, burst_type and burst_length

</li></ul>
</td>
</tr>
<tr>
<td class="FixedMemberList" valign="center"><a class="ClassLink" href="class_svt_axi_port_monitor_def_cov_callback.html#item_trans_cross_axi4_arburst_arlen_araddr">trans_cross_axi4_arburst_arlen_araddr</a></td>
<td class="FixedMemberList" valign="center">Covergroup: trans_cross_axi4_arburst_arlen_araddr

<p>
 Coverpoints:

<p>

<ul><li>
 read_xact_type: Captures read transaction

</li><li>
 burst_type: Captures transaction burst type

</li><li>
 burst_length: Captures transaction burst length

</li><li>
 addr: Captures min, mid and max range of transaction address

</li></ul>


<p>
 Cross coverpoints:

<p>

<ul><li>
 axi4_arburst_arlen_araddr: Crosses cover points read_xact_type, burst_type, burst_length, addr

</li></ul>
</td>
</tr>
<tr>
<td class="FixedMemberList" valign="center"><a class="ClassLink" href="class_svt_axi_port_monitor_def_cov_callback.html#item_trans_cross_axi4_arburst_arlen_araddr_arsize">trans_cross_axi4_arburst_arlen_araddr_arsize</a></td>
<td class="FixedMemberList" valign="center">Covergroup: trans_cross_axi4_arburst_arlen_araddr_arsize

<p>
 Coverpoints:

<p>

<ul><li>
 read_xact_type: Captures read transaction

</li><li>
 burst_type: Captures transaction burst type

</li><li>
 burst_length: Captures transaction burst length

</li><li>
 addr: Captures min, mid and max range of transaction address

</li><li>
 burst_size: Captures transaction burst size

</li></ul>


<p>
 Cross coverpoints:

<p>

<ul><li>
 axi4_arburst_arlen_araddr_arsize: Crosses cover points read_xact_type, burst_type, burst_length, addr, burst_size

</li></ul>
</td>
</tr>
<tr>
<td class="FixedMemberList" valign="center"><a class="ClassLink" href="class_svt_axi_port_monitor_def_cov_callback.html#item_trans_cross_axi4_arburst_arlen_arlock">trans_cross_axi4_arburst_arlen_arlock</a></td>
<td class="FixedMemberList" valign="center">Covergroup: trans_cross_axi4_arburst_arlen_arlock

<p>
 Coverpoints:

<p>

<ul><li>
 read_xact_type: Captures read transaction

</li><li>
 burst_type: Captures transaction burst type

</li><li>
 burst_length: Captures transaction burst length

</li><li>
 atomic_type: Captures transaction atomic type

</li></ul>


<p>
 Cross coverpoints:

<p>

<ul><li>
 axi4_arburst_arlen_arlock: Crosses cover points read_xact_type, burst_type, burst_length, atomic_type

</li></ul>
</td>
</tr>
<tr>
<td class="FixedMemberList" valign="center"><a class="ClassLink" href="class_svt_axi_port_monitor_def_cov_callback.html#item_trans_cross_axi4_arburst_arlen_arprot">trans_cross_axi4_arburst_arlen_arprot</a></td>
<td class="FixedMemberList" valign="center">Covergroup: trans_cross_axi4_arburst_arlen_arprot

<p>
 Coverpoints:

<p>

<ul><li>
 read_xact_type: Captures read transaction

</li><li>
 burst_type: Captures transaction burst type

</li><li>
 burst_length: Captures transaction burst length

</li><li>
 prot_type: Captures transaction protection type

</li></ul>


<p>
 Cross coverpoints:

<p>

<ul><li>
 axi4_arburst_arlen_arprot: Crosses cover points read_xact_type, burst_type, burst_length, prot_type

</li></ul>
</td>
</tr>
<tr>
<td class="FixedMemberList" valign="center"><a class="ClassLink" href="class_svt_axi_port_monitor_def_cov_callback.html#item_trans_cross_axi4_arburst_arlen_arsize">trans_cross_axi4_arburst_arlen_arsize</a></td>
<td class="FixedMemberList" valign="center">Covergroup: trans_cross_axi4_arburst_arlen_arsize

<p>
 Coverpoints:

<p>

<ul><li>
 read_xact_type: Captures read transaction

</li><li>
 burst_type: Captures transaction burst type

</li><li>
 burst_length: Captures transaction burst length

</li><li>
 burst_size: Captures transaction burst size

</li></ul>


<p>
 Cross coverpoints:

<p>

<ul><li>
 axi4_arburst_arlen_arsize: Crosses cover points read_xact_type, burst_type, burst_length, burst_size

</li></ul>
</td>
</tr>
<tr>
<td class="FixedMemberList" valign="center"><a class="ClassLink" href="class_svt_axi_port_monitor_def_cov_callback.html#item_trans_cross_axi4_arburst_arlen_rresp">trans_cross_axi4_arburst_arlen_rresp</a></td>
<td class="FixedMemberList" valign="center">Covergroup: trans_cross_axi4_arburst_arlen_rresp

<p>
 Coverpoints:

<p>

<ul><li>
 read_xact_type: Captures read transaction

</li><li>
 burst_type: Captures transaction burst type

</li><li>
 burst_length: Captures transaction burst length

</li><li>
 rresp: Captures transaction response

</li></ul>


<p>
 Cross coverpoints:

<p>

<ul><li>
 axi4_arburst_arlen_rresp: Crosses cover points read_xact_type, burst_type, burst_length, rresp

</li></ul>
</td>
</tr>
<tr>
<td class="FixedMemberList" valign="center"><a class="ClassLink" href="class_svt_axi_port_monitor_def_cov_callback.html#item_trans_cross_axi4_arcache_modifiable_bit_read_unaligned_transfer">trans_cross_axi4_arcache_modifiable_bit_read_unaligned_transfer</a></td>
<td class="FixedMemberList" valign="center">Covergroup: trans_cross_axi4_arcache_modifiable_bit_read_unaligned_transfer
 This cover group crosses bit ARCACHE[1] with unaligned read transfers.

<p>
 Coverpoints:

<p>

<ul><li>
 read_xact_type: Captures read transaction

</li><li>
 burst_type: Captures transaction burst type

</li><li>
 addr_offset: Captures transaction address offset information

</li><li>
 transfer_size: Captures transaction burst size

</li><li>
 burst_length: Captures transaction burst length

</li><li>
 cache_type_modifiable_bit: Captures ARCACHE[1]

</li></ul>


<p>
 Cross coverpoints:

<p>

<ul><li>
 axi4_read_arcache_modifiable_bit_unaligned_transfer: Crosses cover points read_xact_type, burst_type, addr_offset, transfer_size, burst_length, cache_type_modifiable_bit

</li></ul>

 Reference: AMBA AXI and ACE Protocol Specification: ARM IHI 0022E ID022613; Section A:4:4:2</td>
</tr>
<tr>
<td class="FixedMemberList" valign="center"><a class="ClassLink" href="class_svt_axi_port_monitor_def_cov_callback.html#item_trans_cross_axi4_awburst_awlen">trans_cross_axi4_awburst_awlen</a></td>
<td class="FixedMemberList" valign="center">Covergroup: trans_cross_axi4_awburst_awlen

<p>
 Coverpoints:

<p>

<ul><li>
 write_xact_type: Captures write transaction

</li><li>
 burst_type: Captures transaction burst type

</li><li>
 burst_length: Captures transaction burst length

</li></ul>


<p>
 Cross coverpoints:

<p>

<ul><li>
 axi4_awburst_awlen: Crosses cover points write_xact_type, burst_type and burst_length

</li></ul>
</td>
</tr>
<tr>
<td class="FixedMemberList" valign="center"><a class="ClassLink" href="class_svt_axi_port_monitor_def_cov_callback.html#item_trans_cross_axi4_awburst_awlen_awaddr">trans_cross_axi4_awburst_awlen_awaddr</a></td>
<td class="FixedMemberList" valign="center">Covergroup: trans_cross_axi4_awburst_awlen_awaddr

<p>
 Coverpoints:

<p>

<ul><li>
 write_xact_type: Captures write transaction

</li><li>
 burst_type: Captures transaction burst type

</li><li>
 burst_length: Captures transaction burst length

</li><li>
 addr: Captures min, mid and max range of transaction address

</li></ul>


<p>
 Cross coverpoints:

<p>

<ul><li>
 axi4_awburst_awlen_awaddr: Crosses cover points write_xact_type, burst_type, burst_length, addr

</li></ul>
</td>
</tr>
<tr>
<td class="FixedMemberList" valign="center"><a class="ClassLink" href="class_svt_axi_port_monitor_def_cov_callback.html#item_trans_cross_axi4_awburst_awlen_awaddr_awsize">trans_cross_axi4_awburst_awlen_awaddr_awsize</a></td>
<td class="FixedMemberList" valign="center">Covergroup: trans_cross_axi4_awburst_awlen_awaddr_awsize

<p>
 Coverpoints:

<p>

<ul><li>
 write_xact_type: Captures write transaction

</li><li>
 burst_type: Captures transaction burst type

</li><li>
 burst_length: Captures transaction burst length

</li><li>
 addr: Captures min, mid and max range of transaction address

</li><li>
 burst_size: Captures transaction burst size

</li></ul>


<p>
 Cross coverpoints:

<p>

<ul><li>
 axi4_awburst_awlen_awaddr_awsize: Crosses cover points write_xact_type, burst_type, burst_length, addr, burst_size

</li></ul>
</td>
</tr>
<tr>
<td class="FixedMemberList" valign="center"><a class="ClassLink" href="class_svt_axi_port_monitor_def_cov_callback.html#item_trans_cross_axi4_awburst_awlen_awcache">trans_cross_axi4_awburst_awlen_awcache</a></td>
<td class="FixedMemberList" valign="center">Covergroup: trans_cross_axi4_awburst_awlen_awcache

<p>
 Coverpoints:

<p>

<ul><li>
 write_xact_type: Captures write transaction

</li><li>
 burst_type: Captures transaction burst type

</li><li>
 burst_length: Captures transaction burst length

</li><li>
 cache_type: Captures transaction cache type

</li></ul>


<p>
 Cross coverpoints:

<p>

<ul><li>
 axi4_awburst_awlen_awcache: Crosses cover points write_xact_type, burst_type, burst_length, cache_type

</li></ul>
</td>
</tr>
<tr>
<td class="FixedMemberList" valign="center"><a class="ClassLink" href="class_svt_axi_port_monitor_def_cov_callback.html#item_trans_cross_axi4_awburst_awlen_awlock">trans_cross_axi4_awburst_awlen_awlock</a></td>
<td class="FixedMemberList" valign="center">Covergroup: trans_cross_axi4_awburst_awlen_awlock

<p>
 Coverpoints:

<p>

<ul><li>
 write_xact_type: Captures write transaction

</li><li>
 burst_type: Captures transaction burst type

</li><li>
 burst_length: Captures transaction burst length

</li><li>
 atomic_type: Captures transaction atomic type

</li></ul>


<p>
 Cross coverpoints:

<p>

<ul><li>
 axi4_awburst_awlen_awsize: Crosses cover points write_xact_type, burst_type, burst_length, atomic_type

</li></ul>
</td>
</tr>
<tr>
<td class="FixedMemberList" valign="center"><a class="ClassLink" href="class_svt_axi_port_monitor_def_cov_callback.html#item_trans_cross_axi4_awburst_awlen_awprot">trans_cross_axi4_awburst_awlen_awprot</a></td>
<td class="FixedMemberList" valign="center">Covergroup: trans_cross_axi4_awburst_awlen_awprot

<p>
 Coverpoints:

<p>

<ul><li>
 write_xact_type: Captures write transaction

</li><li>
 burst_type: Captures transaction burst type

</li><li>
 burst_length: Captures transaction burst length

</li><li>
 prot_type: Captures transaction protection type

</li></ul>


<p>
 Cross coverpoints:

<p>

<ul><li>
 axi4_awburst_awlen_awprot: Crosses cover points write_xact_type, burst_type, burst_length, prot_type

</li></ul>
</td>
</tr>
<tr>
<td class="FixedMemberList" valign="center"><a class="ClassLink" href="class_svt_axi_port_monitor_def_cov_callback.html#item_trans_cross_axi4_awburst_awlen_awsize">trans_cross_axi4_awburst_awlen_awsize</a></td>
<td class="FixedMemberList" valign="center">Covergroup: trans_cross_axi4_awburst_awlen_awsize

<p>
 Coverpoints:

<p>

<ul><li>
 write_xact_type: Captures write transaction

</li><li>
 burst_type: Captures transaction burst type

</li><li>
 burst_length: Captures transaction burst length

</li><li>
 burst_size: Captures transaction burst size

</li></ul>


<p>
 Cross coverpoints:

<p>

<ul><li>
 axi4_awburst_awlen_awsize: Crosses cover points write_xact_type, burst_type, burst_length, burst_size

</li></ul>
</td>
</tr>
<tr>
<td class="FixedMemberList" valign="center"><a class="ClassLink" href="class_svt_axi_port_monitor_def_cov_callback.html#item_trans_cross_axi4_awburst_awlen_bresp">trans_cross_axi4_awburst_awlen_bresp</a></td>
<td class="FixedMemberList" valign="center">Covergroup: trans_cross_axi4_awburst_awlen_bresp

<p>
 Coverpoints:

<p>

<ul><li>
 write_xact_type: Captures write transaction

</li><li>
 burst_type: Captures transaction burst type

</li><li>
 burst_length: Captures transaction burst length

</li><li>
 bresp: Captures transaction response

</li></ul>


<p>
 Cross coverpoints:

<p>

<ul><li>
 axi4_awburst_awlen_bresp: Crosses cover points write_xact_type, burst_type, burst_length, bresp

</li></ul>
</td>
</tr>
<tr>
<td class="FixedMemberList" valign="center"><a class="ClassLink" href="class_svt_axi_port_monitor_def_cov_callback.html#item_trans_cross_axi4_awcache_modifiable_bit_write_unaligned_transfer">trans_cross_axi4_awcache_modifiable_bit_write_unaligned_transfer</a></td>
<td class="FixedMemberList" valign="center">Covergroup: trans_cross_axi4_awcache_modifiable_bit_write_unaligned_transfer
 This cover group crosses bit AWCACHE[1] with unaligned write transfers.

<p>
 Coverpoints:

<p>

<ul><li>
 write_xact_type: Captures write transaction

</li><li>
 burst_type: Captures transaction burst type

</li><li>
 addr_offset: Captures transaction address offset information

</li><li>
 transfer_size: Captures transaction burst size

</li><li>
 burst_length: Captures transaction burst length

</li><li>
 cache_type_modifiable_bit: Captures AWCACHE[1]

</li></ul>


<p>
 Cross coverpoints:

<p>

<ul><li>
 axi4_awcache_modifiable_bit_write_unaligned_transfer: Crosses cover points write_xact_type, burst_type, addr_offset, transfer_size, burst_length cache_type_modifiable_bit

</li></ul>

 Reference: AMBA AXI and ACE Protocol Specification: ARM IHI 0022E ID022613; Section A:4:4:2</td>
</tr>
<tr>
<td class="FixedMemberList" valign="center"><a class="ClassLink" href="class_svt_axi_port_monitor_def_cov_callback.html#item_trans_cross_axi_arburst_arlen_arcache">trans_cross_axi_arburst_arlen_arcache</a></td>
<td class="FixedMemberList" valign="center">Covergroup: trans_cross_axi_arburst_arlen_arcache

<p>
 Coverpoints:

<p>

<ul><li>
 read_xact_type: Captures read transaction

</li><li>
 burst_type: Captures transaction burst type

</li><li>
 burst_length: Captures transaction burst length

</li><li>
 cache_type: Captures transaction cache type

</li></ul>


<p>
 Cross coverpoints:

<p>

<ul><li>
 axi_arburst_arlen_arcache: Crosses cover points read_xact_type, burst_type, burst_length, cache_type

</li></ul>
</td>
</tr>
<tr>
<td class="FixedMemberList" valign="center"><a class="ClassLink" href="class_svt_axi_port_monitor_def_cov_callback.html#item_trans_cross_axi_arburst_arqos">trans_cross_axi_arburst_arqos</a></td>
<td class="FixedMemberList" valign="center">Covergroup: trans_cross_axi_arburst_arqos

<p>
 Coverpoints:

<p>

<ul><li>
 read_xact_type: Captures read transaction

</li><li>
 burst_type: Captures transaction burst type

</li><li>
 qos: Captures ranges of QOS values

</li></ul>


<p>
 Cross coverpoints:

<p>

<ul><li>
 axi_arburst_arqos: Crosses cover points read_xact_type, burst_type and qos

</li></ul>
</td>
</tr>
<tr>
<td class="FixedMemberList" valign="center"><a class="ClassLink" href="class_svt_axi_port_monitor_def_cov_callback.html#item_trans_cross_axi_atomictype_bresp">trans_cross_axi_atomictype_bresp</a></td>
<td class="FixedMemberList" valign="center">Covergroup: trans_cross_axi_atomictype_bresp

<p>
 Coverpoints:

<p>

<ul><li>
 write_xact_type: Captures write transaction

</li><li>
 atomic_type: Captures transaction atomic type

</li><li>
 bresp: Captures transaction response

<p>

<p>
 Cross coverpoints:

<p>

</li><li>
 axi_atomictype_bresp: Crosses cover points write_xact_type, atomic_type,bresp.
 This covergroup is triggered when an exclusive Write transaction with bresp of okay/exokay is observed 

</li></ul>
</td>
</tr>
<tr>
<td class="FixedMemberList" valign="center"><a class="ClassLink" href="class_svt_axi_port_monitor_def_cov_callback.html#item_trans_cross_axi_atomictype_exclusive_arcache_axi3">trans_cross_axi_atomictype_exclusive_arcache_axi3</a></td>
<td class="FixedMemberList" valign="center">Covergroup: trans_cross_axi_atomictype_exclusive_arcache

<p>
 This covergroup is cross coverage of READ Exclusive Access with all legel ARCache values.
 The legal ARCACHE values for exclusive read access are

<ul><li>
Device Non-bufferable

</li><li>
Device bufferable

</li><li>
Normal Non-cacheable Non-bufferable

</li><li>
Normal Non-cacheable Bufferable

<p>
 The protocol permits using the bufferable versions of ARCACHE during exclusive accesses,
 but the system designer must ensure buffered exclusive accesses are still monitored by the slave i.e a more sensible design would be one where the 
 buffer looks at the value of AxLOCK, and after seeing that the access is exclusive, decides to not return an early response.

<p>
 Coverpoints:

<p>

</li><li>
 read_xact_type: Captures read transaction

</li><li>
 atomic_type: Captures transaction atomic type

</li><li>
 cache_type: Captures transaction cache type

</li></ul>


<p>
 Cross coverpoints:

<p>

<ul><li>
 axi_atomictype_exclusive_arcache: Crosses cover points read_xact_type, atomic_type,cache_type.

</li></ul>


<ul><li>
 Reference: AMBA AXI and ACE Protocol Specification: ARM IHI 0022E ID022613; Section A7.2.4

</li></ul>
</td>
</tr>
<tr>
<td class="FixedMemberList" valign="center"><a class="ClassLink" href="class_svt_axi_port_monitor_def_cov_callback.html#item_trans_cross_axi_atomictype_exclusive_awcache_axi3">trans_cross_axi_atomictype_exclusive_awcache_axi3</a></td>
<td class="FixedMemberList" valign="center">Covergroup: trans_cross_axi_atomictype_exclusive_awcache

<p>
 This covergroup is cross coverage of WRITE Exclusive Access with all legel AWCache values.
 The legal AWCACHE values for exclusive write access are

<ul><li>
Device bufferable

</li><li>
Device Non-bufferable

</li><li>
Normal Non-cacheable Non-bufferable

</li><li>
Normal Non-cacheable Bufferable

<p>
 The protocol permits using the bufferable versions of AWCACHE during exclusive accesses,
 but the system designer must ensure buffered exclusive accesses are still monitored by the slave i.e a more sensible design would be one where the 
 buffer looks at the value of AxLOCK, and after seeing that the access is exclusive, decides to not return an early response.

<p>
 Coverpoints:

<p>

</li><li>
 write_xact_type: Captures write transaction

</li><li>
 atomic_type: Captures transaction atomic type

</li><li>
 cache_type: Captures transaction cache type

</li></ul>


<p>
 Cross coverpoints:

<p>

<ul><li>
 axi_atomictype_exclusive_awcache: Crosses cover points write_xact_type, atomic_type,cache_type.

</li></ul>


<ul><li>
 Reference: AMBA AXI and ACE Protocol Specification: ARM IHI 0022E ID022613; A7.2.4

</li></ul>
</td>
</tr>
<tr>
<td class="FixedMemberList" valign="center"><a class="ClassLink" href="class_svt_axi_port_monitor_def_cov_callback.html#item_trans_cross_axi_atomictype_rresp">trans_cross_axi_atomictype_rresp</a></td>
<td class="FixedMemberList" valign="center">Covergroup: trans_cross_axi_atomictype_rresp

<p>
 Coverpoints:

<p>

<ul><li>
 read_xact_type: Captures read transaction

</li><li>
 atomic_type: Captures transaction atomic type

</li><li>
 rresp: Captures transaction response

</li></ul>


<p>
 Cross coverpoints:

<p>

<ul><li>
 axi_atomictype_rresp: Crosses cover points read_xact_type, atomic_type,rresp.
 This covergroup is triggered when an exclusive READ transaction with rresp of exokay is observed 

</li></ul>
</td>
</tr>
<tr>
<td class="FixedMemberList" valign="center"><a class="ClassLink" href="class_svt_axi_port_monitor_def_cov_callback.html#item_trans_cross_axi_awburst_awqos">trans_cross_axi_awburst_awqos</a></td>
<td class="FixedMemberList" valign="center">Covergroup: trans_cross_axi_awburst_awqos

<p>
 Coverpoints:

<p>

<ul><li>
 write_xact_type: Captures write transaction

</li><li>
 burst_type: Captures transaction burst type

</li><li>
 qos: Captures ranges of QOS values

</li></ul>


<p>
 Cross coverpoints:

<p>

<ul><li>
 axi_awburst_awqos: Crosses cover points write_xact_type, burst_type and qos

</li></ul>
</td>
</tr>
<tr>
<td class="FixedMemberList" valign="center"><a class="ClassLink" href="class_svt_axi_port_monitor_def_cov_callback.html#item_trans_cross_axi_fixed_burst_wstrb">trans_cross_axi_fixed_burst_wstrb</a></td>
<td class="FixedMemberList" valign="center">Covergroup: trans_cross_axi_fixed_burst_wstrb
 This cover group crosses AXI Fixed burst type with write strobe

<p>
 Covers the cross of fixed burst type, & WSTRB 
 Coverpoints:

<p>

<ul><li>
 burst_type: Captures transaction burst type

</li><li>
 wstrb: Captures write strobe values

<p>

<p>
 Cross coverpoints:

<p>

</li><li>
 axi_fixed_burst_wstrb : Crosses cover points burst_type,wstrb 

</li></ul>

 Reference: AMBA AXI and ACE Protocol Specification: ARM IHI 0022E ID022613; Section A:3.4.1</td>
</tr>
<tr>
<td class="FixedMemberList" valign="center"><a class="ClassLink" href="class_svt_axi_port_monitor_def_cov_callback.html#item_trans_cross_axi_ooo_read_response_depth">trans_cross_axi_ooo_read_response_depth</a></td>
<td class="FixedMemberList" valign="center">Covergroup: trans_cross_axi_ooo_read_response_depth

<p>
 Coverpoints:

<p>

<ul><li>
 ooo_read_response : Captures out-of-order read response

</li><li>
 ooo_read_response_depth : Captures out-of-order read response depth

<ul><li>
 out-of-order response depth is determined by the position of the 
 transaction in outstanding queue for which response is being returned.
 Ex: if outstanding queue has 5 entries and response is received for 
 4th transaction (i.e. entry[3]) then depth will be determined as "3"
 because, response for the first or head-of-ooo-queue transaction is
 not considered as out-of-order.

</li><li>
 User has option to modify each coverpoints through following defines.

<ul><li>
 VIP Built-in IGNORE_BIN define: VIP provides following "define" macro
 <b> </b> <br>
 <b> </b> <br>
 _CG_ provides covergroup name and _CP_ provides coverpoint name. By default these are defined empty.
 User can just define above macros to ignore certain bin values or ignore all bins and
 define entirely customized set of bins.
 NOTE: ignore bin name is completely user defined, VIP doesn't have any restriction fo this.

</li><li>
 user can override the covergroup by extending the callback class and re-defining this covergroup

</li><li>
 user can disable this covergroup and define their own covergroup extending this coverage callback class

</li></ul>


</li></ul>


</li></ul>
</td>
</tr>
<tr>
<td class="FixedMemberList" valign="center"><a class="ClassLink" href="class_svt_axi_port_monitor_def_cov_callback.html#item_trans_cross_axi_ooo_write_response_depth">trans_cross_axi_ooo_write_response_depth</a></td>
<td class="FixedMemberList" valign="center">Covergroup: trans_cross_axi_ooo_write_response_depth

<p>
 Coverpoints:

<p>

<ul><li>
 ooo_write_response : Captures out-of-order write response

</li><li>
 ooo_write_response_depth : Captures out-of-order write response depth

<ul><li>
 out-of-order response depth is determined by the position of the 
 transaction in outstanding queue for which response is being returned.
 Ex: if outstanding queue has 5 entries and response is received for 
 4th transaction (i.e. entry[3]) then depth will be determined as "3"
 because, response for the first or head-of-ooo-queue transaction is
 not considered as out-of-order.

</li><li>
 User has option to modify each coverpoints through following defines.

<ul><li>
 VIP Built-in IGNORE_BIN define: VIP provides following "define" macro
 <b> </b> <br>
 <b> </b> <br>
 _CG_ provides covergroup name and _CP_ provides coverpoint name. By default these are defined empty.
 User can just define above macros to ignore certain bin values or ignore all bins and
 define entirely customized set of bins.
 NOTE: ignore bin name is completely user defined, VIP doesn't have any restriction fo this.

</li><li>
 user can override the covergroup by extending the callback class and re-defining this covergroup

</li><li>
 user can disable this covergroup and define their own covergroup extending this coverage callback class

</li></ul>


</li></ul>


</li></ul>
</td>
</tr>
<tr>
<td class="FixedMemberList" valign="center"><a class="ClassLink" href="class_svt_axi_port_monitor_def_cov_callback.html#item_trans_cross_axi_outstanding_xact">trans_cross_axi_outstanding_xact</a></td>
<td class="FixedMemberList" valign="center">Covergroup: trans_cross_axi_outstanding_xact

<p>
 Coverpoints:

<p>

<ul><li>
 total_outstanding_xact : Captures total number of outstanding(read/write) transactions

</li><li>
 outstanding_write_xact : Captures number of outstanding write transactions

</li><li>
 outstanding_read_xact : Captures number of outstanding read transactions

</li></ul>
</td>
</tr>
<tr>
<td class="FixedMemberList" valign="center"><a class="ClassLink" href="class_svt_axi_port_monitor_def_cov_callback.html#item_trans_cross_axi_read_interleaving_depth">trans_cross_axi_read_interleaving_depth</a></td>
<td class="FixedMemberList" valign="center">Covergroup: trans_cross_axi_read_interleaving_depth

<p>
 Coverpoints:

<p>

<ul><li>
 read_data_interleave : Captures read data interleave depth

</li></ul>
</td>
</tr>
<tr>
<td class="FixedMemberList" valign="center"><a class="ClassLink" href="class_svt_axi_port_monitor_def_cov_callback.html#item_trans_cross_axi_read_narrow_transfer_arlen_araddr">trans_cross_axi_read_narrow_transfer_arlen_araddr</a></td>
<td class="FixedMemberList" valign="center">Covergroup: trans_cross_axi_read_narrow_transfer_arlen_araddr

<p>
 Coverpoints:

<p>

<ul><li>
 read_xact_type: Captures read transaction

</li><li>
 transfer_size: Captures transaction burst size

</li><li>
 addr_offset: Captures transaction address offset information

</li></ul>


<p>
 Cross coverpoints:

<p>

<ul><li>
 axi_read_narrow_transfer_arlen_araddr: Crosses cover points read_xact_type,transfer_size,addr_offset

</li></ul>
</td>
</tr>
<tr>
<td class="FixedMemberList" valign="center"><a class="ClassLink" href="class_svt_axi_port_monitor_def_cov_callback.html#item_trans_cross_axi_read_unaligned_transfer">trans_cross_axi_read_unaligned_transfer</a></td>
<td class="FixedMemberList" valign="center">Covergroup: trans_cross_axi_read_unaligned_transfer

<p>
 Coverpoints:

<p>

<ul><li>
 read_xact_type: Captures read transaction

</li><li>
 burst_type: Captures transaction burst type

</li><li>
 addr_offset: Captures transaction address offset information

</li><li>
 transfer_size: Captures transaction burst size

</li><li>
 burst_length: Captures transaction burst length

</li></ul>


<p>
 Cross coverpoints:

<p>

<ul><li>
 axi_read_unaligned_transfer: Crosses cover points read_xact_type, burst_type, addr_offset, transfer_size, burst_length

</li></ul>
</td>
</tr>
<tr>
<td class="FixedMemberList" valign="center"><a class="ClassLink" href="class_svt_axi_port_monitor_def_cov_callback.html#item_trans_cross_axi_write_interleaving_depth">trans_cross_axi_write_interleaving_depth</a></td>
<td class="FixedMemberList" valign="center">Covergroup: trans_cross_axi_write_interleaving_depth

<p>
 Coverpoints:

<p>

<ul><li>
 write_data_interleave : Captures write data interleave depth

</li></ul>
</td>
</tr>
<tr>
<td class="FixedMemberList" valign="center"><a class="ClassLink" href="class_svt_axi_port_monitor_def_cov_callback.html#item_trans_cross_axi_write_narrow_transfer_awlen_awaddr">trans_cross_axi_write_narrow_transfer_awlen_awaddr</a></td>
<td class="FixedMemberList" valign="center">Covergroup: trans_cross_axi_write_narrow_transfer_awlen_awaddr

<p>
 Coverpoints:

<p>

<ul><li>
 write_xact_type: Captures write transaction

</li><li>
 transfer_size: Captures transaction burst size

</li><li>
 addr_offset: Captures transaction address offset information

</li></ul>


<p>
 Cross coverpoints:

<p>

<ul><li>
 axi_write_narrow_transfer_awlen_awaddr: Crosses cover points write_xact_type,transfer_size,addr_offset

</li></ul>
</td>
</tr>
<tr>
<td class="FixedMemberList" valign="center"><a class="ClassLink" href="class_svt_axi_port_monitor_def_cov_callback.html#item_trans_cross_axi_write_strobes">trans_cross_axi_write_strobes</a></td>
<td class="FixedMemberList" valign="center">Covergroup: trans_cross_axi_write_strobes

<p>
 Coverpoints:

<p>

<ul><li>
 write_xact_type: Captures write transaction

</li><li>
 wstrb: Captures write strobe values

</li></ul>


<p>
 Cross coverpoints:

<p>

<ul><li>
 axi_write_strobes: Crosses cover points write_xact_type,wstrb

</li></ul>
</td>
</tr>
<tr>
<td class="FixedMemberList" valign="center"><a class="ClassLink" href="class_svt_axi_port_monitor_def_cov_callback.html#item_trans_cross_axi_write_unaligned_transfer">trans_cross_axi_write_unaligned_transfer</a></td>
<td class="FixedMemberList" valign="center">Covergroup: trans_cross_axi_write_unaligned_transfer

<p>
 Coverpoints:

<p>

<ul><li>
 write_xact_type: Captures write transaction

</li><li>
 burst_type: Captures transaction burst type

</li><li>
 addr_offset: Captures transaction address offset information

</li><li>
 transfer_size: Captures transaction burst size

</li><li>
 burst_length: Captures transaction burst length

</li></ul>


<p>
 Cross coverpoints:

<p>

<ul><li>
 axi_write_unaligned_transfer: Crosses cover points write_xact_type, burst_type, addr_offset, transfer_size, burst_length

</li></ul>
</td>
</tr>
<tr>
<td class="FixedMemberList" valign="center"><a class="ClassLink" href="class_svt_axi_port_monitor_def_cov_callback.html#item_trans_cross_master_to_slave_path_access_ace">trans_cross_master_to_slave_path_access_ace</a></td>
<td class="FixedMemberList" valign="center">Covergroup : trans_cross_master_to_slave_path_access_ace

<p>
 Coverpoints:

<p>

<ul><li>
 all_slaves : Captures all participating path cov slaves

</li><li>
 slaves_excluding_register_space : Captures all non axi/ace register address space slaves

</li><li>
 coherent_read_xact_type: Captures readonce coherent read transaction

</li><li>
 coherent_write_xact_type: Captures coherent write transaction

</li></ul>

 Cross coverpoints:

<ul><li>
 cross_read_xact_type_with_slave : Crosses cover points all_slaves and
 coherent_read_xact_type

</li><li>
 cross_write_xact_type_with_slave : Crosses cover points all_slaves and
 coherent_write_xact_type

</li></ul>


<ul><li>
 Reference: AMBA AXI and ACE Protocol Specification: ARM IHI 0022E ID022613; Section C3.1.6

</li></ul>
</td>
</tr>
<tr>
<td class="FixedMemberList" valign="center"><a class="ClassLink" href="class_svt_axi_port_monitor_def_cov_callback.html#item_trans_cross_stream_xact_type_tid_tdest">trans_cross_stream_xact_type_tid_tdest</a></td>
<td class="FixedMemberList" valign="center">Covergroup : trans_cross_stream_xact_type_tid_tdest

<p>
 Coverpoints:

<p>

<ul><li>
 stream_xact_type: Captures the type of stream 

<p>

</li><li>
 stream_tid: Captures the value of TID 

<p>

</li><li>
 stream_tdest: Captures the value of TDEST

</li></ul>


<p>
 Cross coverpoints:

<ul><li>
 trans_cross_stream_xact_type_tid_tdest: Crosses cover points
 stream_xact_type, stream_tid and stream_tdest

</li></ul>
</td>
</tr>
<tr>
<td class="FixedMemberList" valign="center"><a class="ClassLink" href="class_svt_axi_cov.html#item_trans_lock_followed_by_excl_sequence">trans_lock_followed_by_excl_sequence</a></td>
<td class="FixedMemberList" valign="center">Coverage group for covering locked transaction followed by exclusive transaction<br>
 This will be covered when a locked read transaction followed by a
 exclusive read transaction is fired. Applicable only when axi_interface_type is AXI3.
 Bins:<br>
 lock_followed_by_excl_seq - lock transaction followed by exclusive transaction<br> </td>
</tr>
<tr>
<td class="FixedMemberList" valign="center"><a class="ClassLink" href="class_svt_axi_port_monitor_def_cov_callback.html#item_trans_master_ace_barrier_response_with_outstanding_xacts">trans_master_ace_barrier_response_with_outstanding_xacts</a></td>
<td class="FixedMemberList" valign="center">Covergroup: trans_master_ace_barrier_response_with_outstanding_xacts

<p>
 Coverpoints:

<ul><li>
 ace_completed_barrier_type: This is covered when there are outstanding
 transactions in the queue of a master when the response to a barrier is
 received. There are multiple ways in which an interconnect can handle
 barriers. Some interconnects may send response to a barrier only after
 all outstanding transactions are complete. Others may forward
 the barrier downstream and wait for the response of the downstream
 barrier before responding to the original barrier. In such a case there
 could be outstanding transactions in the queue of the master when a
 barrier response is received. This coverpoint covers the latter behaviour.

<p>
 One or more ACE/ACE_LITE masters needed for this covergroup

</li></ul>

 Reference: AMBA AXI and ACE Protocol Specification: ARM IHI 0022E ID022613; C 8.3 </td>
</tr>
<tr>
<td class="FixedMemberList" valign="center"><a class="ClassLink" href="class_svt_axi_port_monitor_def_cov_callback.html#item_trans_master_ace_coherent_and_ace_snoop_response_association">trans_master_ace_coherent_and_ace_snoop_response_association</a></td>
<td class="FixedMemberList" valign="center">Covergroup: trans_master_ace_coherent_and_ace_snoop_response_association 

<p>
 Covergroup for all coherent transactions generated from ACE master and
 the correponding Snoop transactions on ACE-Masters and snoop response from ACE-Masters for these snoop transactions.
 This will be a Port Level Covergroup and will be applicable for all
 ACE-Masters and will only be created when there are two ACE masters 
 in the system. 

<p>
 Coverpoints: 

<p>

<ul><li>
 coh_xact_from_ace: This coverpoint has bins corresponding to each of the valid coherent
 transactions from an ACE Master

<p>

</li><li>
 snp_resp_from_ace: This coverpoint has bins for all possible values of CRRESP[3:0] (Snoop response)
 that an ACE Master can send for each of the coherent transaction issued from ACE Master.
 Since this CG is applicable for only ACE master, it is required to check whether any coherent 
 transaction from ACE master resulted in this snoop transaction and snoop response and subsequently hit bins of
 coverpoint cmds_from_ace. System Monitor provides this information to
 Port Monitor.

<p>

</li><li>
 snoop_xact_on_ace_master: This coverpoint has bins corresponding to each of the valid snoop transaction type
 on ACE master 

</li><li>
 snoop_crresp_wu: This coverpoint has bins for all possible values of CRRESP[4] (WasUnique)

<p>

</li><li>
 ace_init_cache_state: This coverpoint has bins for valid initial cache states corresponding to
 snoops generated by ACE-Master.

<p>

</li><li>
 ace_final_cache_state: This coverpoint has bins for valid final cache states corresponding to
 snoops generated by ACE-Master.

<p>

</li><li>
 coh_xact_ace_snp_resp_ace_init_final_cache_state: This is the
 cross-coverage between coh_xact_from_ace, snoop_xact_on_ace_master,snp_crresp_from_ace, snoop_crresp_wu, ace_init_cache_state
 and ace_final_cache_state.

</li></ul>
 
 Reference: AMBA AXI and ACE Protocol Specification: ARM IHI 0022E ID022613; Table C6-1 </td>
</tr>
<tr>
<td class="FixedMemberList" valign="center"><a class="ClassLink" href="class_svt_axi_port_monitor_def_cov_callback.html#item_trans_master_ace_coherent_and_snoop_association_recommended_ace">trans_master_ace_coherent_and_snoop_association_recommended_ace</a></td>
<td class="FixedMemberList" valign="center">Covergroup: system_ace_coherent_and_snoop_association_recommended_ace 

<p>
 Coverpoints: 

<p>

<ul><li>
 ace_coh_and_snp_association: This is covered when the interconnect issues recommended 
 snoop transaction to the snooped masters, in response to the coherent 
 transaction received from the initiating master. 

</li></ul>
 
 Reference: AMBA AXI and ACE Protocol Specification: ARM IHI 0022E ID022613; Table C6-1 </td>
</tr>
<tr>
<td class="FixedMemberList" valign="center"><a class="ClassLink" href="class_svt_axi_port_monitor_def_cov_callback.html#item_trans_master_ace_coherent_and_snoop_association_recommended_ace_lite">trans_master_ace_coherent_and_snoop_association_recommended_ace_lite</a></td>
<td class="FixedMemberList" valign="center">Covergroup: system_ace_coherent_and_snoop_association_recommended_ace_lite 

<p>
 Coverpoints: 

<p>

<ul><li>
 ace_coh_and_snp_association: This is covered when the interconnect issues recommended 
 snoop transaction to the snooped masters, in response to the coherent 
 transaction received from the initiating master. 

</li></ul>
 
 Reference: AMBA AXI and ACE Protocol Specification: ARM IHI 0022E ID022613; Table C6-1 </td>
</tr>
<tr>
<td class="FixedMemberList" valign="center"><a class="ClassLink" href="class_svt_axi_port_monitor_def_cov_callback.html#item_trans_master_ace_coherent_and_snoop_association_recommended_and_optional_ace">trans_master_ace_coherent_and_snoop_association_recommended_and_optional_ace</a></td>
<td class="FixedMemberList" valign="center">Covergroup: system_ace_coherent_and_snoop_association_recommended_and_optional_ace 

<p>
 Coverpoints: 

<p>

<ul><li>
 ace_coh_and_snp_association: This is covered when the interconnect issues recommended 
 and optional snoop transaction to the snooped masters, in response to the coherent 
 transaction received from the initiating master. 

</li></ul>
 
 Reference: AMBA AXI and ACE Protocol Specification: ARM IHI 0022E ID022613; Table C6-1 </td>
</tr>
<tr>
<td class="FixedMemberList" valign="center"><a class="ClassLink" href="class_svt_axi_port_monitor_def_cov_callback.html#item_trans_master_ace_coherent_and_snoop_association_recommended_and_optional_ace_lite">trans_master_ace_coherent_and_snoop_association_recommended_and_optional_ace_lite</a></td>
<td class="FixedMemberList" valign="center">Covergroup: system_ace_coherent_and_snoop_association_recommended_and_optional_ace_lite 

<p>
 Coverpoints: 

<p>

<ul><li>
 ace_coh_and_snp_association: This is covered when the interconnect issues recommended 
 and optional snoop transaction to the snooped masters, in response to the coherent 
 transaction received from the initiating master. 

</li></ul>
 
 Reference: AMBA AXI and ACE Protocol Specification: ARM IHI 0022E ID022613; Table C6-1 </td>
</tr>
<tr>
<td class="FixedMemberList" valign="center"><a class="ClassLink" href="class_svt_axi_port_monitor_def_cov_callback.html#item_trans_master_ace_concurrent_overlapping_coherent_xacts">trans_master_ace_concurrent_overlapping_coherent_xacts</a></td>
<td class="FixedMemberList" valign="center">Covergroup: trans_master_ace_concurrent_overlapping_coherent_xacts
 The covergroup trans_master_ace_concurrent_overlapping_coherent_xacts covers coherent transactions initiated from different ACE masters concurrently on the same address.
 The covergroup needs atlease two ACE masters to be present in the system.
 Coverpoints:

<p>

<ul><li>
 coherent_xact_on_ace_master_port: This coverpoint covers <a class="ClassLink" href="class_svt_axi_transaction.html">svt_axi_transaction</a> <b>::</b> <a class="ClassLink" href="class_svt_axi_transaction.html#item_coherent_xact_type">coherent_xact_type</a> transaction . All coherent transactions capable of generating snoop are bins of this coverpoint .

</li><li>
 coherent_xact_on_other_ace_master_port_in_system : This coverpoint covers <a class="ClassLink" href="class_svt_axi_transaction.html">svt_axi_transaction</a> <b>::</b> <a class="ClassLink" href="class_svt_axi_transaction.html#item_coherent_xact_type">coherent_xact_type</a> transactions . All coherent transactions capable of generating snoop are bins of this coverpoint .

</li></ul>

 Reference: AMBA AXI and ACE Protocol Specification: ARM IHI 0022E ID022613; </td>
</tr>
<tr>
<td class="FixedMemberList" valign="center"><a class="ClassLink" href="class_svt_axi_port_monitor_def_cov_callback.html#item_trans_master_ace_concurrent_readunique_cleanunique">trans_master_ace_concurrent_readunique_cleanunique</a></td>
<td class="FixedMemberList" valign="center">Covergroup: trans_master_ace_concurrent_readunique_cleanunique

<p>
 Coverpoints:

<p>

<ul><li>
 ace_concurrent_readunique_cleanunique: This is covered when multiple ACE masters
 concurrently(that are simultaneously active) initiate ReadUnique or CleanUnique transactions.

<p>
 Two or more ACE masters needed for this covergroup

</li></ul>

 Reference: AMBA AXI and ACE Protocol Specification: ARM IHI 0022E ID022613; Section C1.3.4 </td>
</tr>
<tr>
<td class="FixedMemberList" valign="center"><a class="ClassLink" href="class_svt_axi_port_monitor_def_cov_callback.html#item_trans_master_ace_cross_cache_line_dirty_data_write">trans_master_ace_cross_cache_line_dirty_data_write</a></td>
<td class="FixedMemberList" valign="center">Covergroup: trans_master_ace_cross_cache_line_dirty_data_write

<p>
 Coverpoints:

<p>

<ul><li>
 ace_cross_cache_line_dirty_data_write: This is covered under the following
 conditions:

<ul><li>
 The interconnect may need to snoop multiple cachelines for a
 WRITEUNIQUE or READONCE transaction because it spans multiple cache
 lines

</li><li>
 Atleast two of these snoop transactions return dirty data

</li><li>
 The interconnect writes the dirty data of the snoop transactions to slave

<p>
 One or more ACE masters needed for this covergroup

</li></ul>


</li></ul>

 Reference: AMBA AXI and ACE Protocol Specification: ARM IHI 0022E ID022613; C 13.4 </td>
</tr>
<tr>
<td class="FixedMemberList" valign="center"><a class="ClassLink" href="class_svt_axi_port_monitor_def_cov_callback.html#item_trans_master_ace_dirty_data_write">trans_master_ace_dirty_data_write</a></td>
<td class="FixedMemberList" valign="center">Covergroup: trans_master_ace_dirty_data_write

<p>
 Coverpoints:

<p>

<ul><li>
 master_xact_of_ic_dirty_data_write: This is covered when the interconnect issues a write
 to the slave because dirty data was returned by one of the snoop responses and that
 dirty data could not be returned to the master that initiated the original transaction 

<p>
 Two or more ACE masters needed for this covergroup

</li></ul>

 Reference: AMBA AXI and ACE Protocol Specification: ARM IHI 0022E ID022613; C 13.4 </td>
</tr>
<tr>
<td class="FixedMemberList" valign="center"><a class="ClassLink" href="class_svt_axi_port_monitor_def_cov_callback.html#item_trans_master_ace_dirty_data_write_one_ace_acelite">trans_master_ace_dirty_data_write_one_ace_acelite</a></td>
<td class="FixedMemberList" valign="center">Covergroup: trans_master_ace_dirty_data_write_one_ace_acelite

<p>
 Coverpoints:

<p>

<ul><li>
 master_xact_of_ic_dirty_data_write: This is covered when the interconnect issues a write
 to the slave because dirty data was returned by one of the snoop responses and that
 dirty data could not be returned to the master that initiated the original transaction 

<p>
 One ACE and one or more ACE_LITE masters needed for this covergroup

</li></ul>

 Reference: AMBA AXI and ACE Protocol Specification: ARM IHI 0022E ID022613; C 13.4 </td>
</tr>
<tr>
<td class="FixedMemberList" valign="center"><a class="ClassLink" href="class_svt_axi_port_monitor_def_cov_callback.html#item_trans_master_ace_lite_coherent_and_ace_snoop_response_association">trans_master_ace_lite_coherent_and_ace_snoop_response_association</a></td>
<td class="FixedMemberList" valign="center">Covergroup: trans_master_ace_lite_coherent_and_ace_snoop_response_association 

<p>
 Covergroup for all coherent transactions generated from ACE-Lite master and
 the correponding Snoop response from ACE-Masters for these coherent transactions.
 This will be a Port Level Covergroup and will be applicable for all
 ACE-Masters and will only be created when there is atleast one ACE-Lite master
 in the system. 

<p>
 Coverpoints: 

<p>

<ul><li>
 coh_xact_from_ace_lite: This coverpoint has bins corresponding to each of the valid coherent
 transactions from an ACE-Lite Master

<p>

</li><li>
 snp_resp_from_ace: This coverpoint has bins for all possible values of CRRESP[3:0] (Snoop response)
 that an ACE Master can send for each of the coherent transaction issued from ACE-Lite Master.
 Since this CG is applicable for only ACE master, it is required to check whether any coherent 
 transaction from ACE-Lite master resulted in this snoop response and subsequently hit bins of
 coverpoint cmds_from_ace_lite. System Monitor provides this information to
 Port Monitor.

<p>

</li><li>
 associate_snoop_xact_for_coh_xact_from_acelite_master: This coverpoint has bins corresponding to valid snoop transactions issued to ACE master for coherent xacts from ACE-Lite Master

</li><li>
 snoop_crresp_wu: This coverpoint has bins for all possible values of CRRESP[4] (WasUnique)

<p>

</li><li>
 ace_init_cache_state: This coverpoint has bins for valid initial cache states corresponding to
 snoops generated by ACE-Master.

<p>

</li><li>
 ace_final_cache_state: This coverpoint has bins for valid final cache states corresponding to
 snoops generated by ACE-Master.

<p>

</li><li>
 coh_xact_ace_lite_snp_resp_ace_init_final_cache_state: This is the
 cross-coverage between coh_xact_from_ace_lite,associate_snoop_xact_for_coh_xact_from_acelite_master, snp_resp_from_ace, snoop_crresp_wu, ace_init_cache_state
 and ace_final_cache_state.

</li></ul>
 
 Reference: AMBA AXI and ACE Protocol Specification: ARM IHI 0022E ID022613; Table C6-1 </td>
</tr>
<tr>
<td class="FixedMemberList" valign="center"><a class="ClassLink" href="class_svt_axi_port_monitor_def_cov_callback.html#item_trans_master_ace_lite_coherent_and_ace_snoop_response_association_back_to_back_xact_with_specific_id">trans_master_ace_lite_coherent_and_ace_snoop_response_association_back_to_back_xact_with_specific_id</a></td>
<td class="FixedMemberList" valign="center">Covergroup: trans_master_ace_lite_coherent_and_ace_snoop_response_association_back_to_back_xact_with_specific_id 

<p>
 Covergroup for back to back combination of CLEANINVALID and MAKEINVALID coherent 
 transactions generated from ACE-Lite master and
 the correponding Snoop response from ACE-Masters for these coherent transactions.
 This will be a Port Level Covergroup and will be applicable for all
 ACE-Masters and will only be created when there is atleast one ACE-Lite master
 in the system. 

<p>
 Coverpoints: 

<p>

<ul><li>
 coh_xact_t1_ace_lite: This coverpoint has bins corresponding to first
 transaction of a back to back transactions from an ACE-Lite Master

</li><li>
 coh_xact_t2_ace_lite: This coverpoint has bins corresponding to second
 transaction of a back to back transactions from an ACE-Lite Master

<p>

</li><li>
 snoop_crresp_0_t1 & snoop_crresp_0_t2: This coverpoint has bins for all 
 possible values of CRRESP[0] (Snoop response) that an ACE Master can send for each of the 
 coherent transaction issued from ACE-Lite Master.

<p>

</li><li>
 coh_xact_ace_lite_xacts_ace_snp_resp_specific_id: This is the
 cross-coverage between coh_xact_t1_ace_lite, snoop_crresp_0_t1, coh_xact_t2_ace_lite, snoop_crresp_0_t2, coh_xact_id.

</li></ul>

 Reference: AMBA AXI and ACE Protocol Specification: ARM IHI 0022E ID022613; Table C6-1 </td>
</tr>
<tr>
<td class="FixedMemberList" valign="center"><a class="ClassLink" href="class_svt_axi_port_monitor_def_cov_callback.html#item_trans_master_ace_lite_coherent_and_ace_snoop_response_association_specific_id">trans_master_ace_lite_coherent_and_ace_snoop_response_association_specific_id</a></td>
<td class="FixedMemberList" valign="center">Covergroup: trans_master_ace_lite_coherent_and_ace_snoop_response_association_specific_id

<p>
 Covergroup for all coherent transactions generated from ACE-Lite master and
 the correponding Snoop response from ACE-Masters for these coherent transactions.
 This will be sampled only when transaction is having configured specific id.
 This will be a Port Level Covergroup and will be applicable for all
 ACE-Masters and will only be created when there is atleast one ACE-Lite master
 in the system. 

<p>
 Coverpoints: 

<p>

<ul><li>
 coh_xact_from_ace_lite: This coverpoint has bins corresponding to each of the valid coherent
 transactions from an ACE-Lite Master

<p>

</li><li>
 snp_resp_from_ace: This coverpoint has bins for all possible values of CRRESP[3:0] (Snoop response)
 that an ACE Master can send for each of the coherent transaction issued from ACE-Lite Master.
 Since this CG is applicable for only ACE master, it is required to check whether any coherent 
 transaction from ACE-Lite master resulted in this snoop response and subsequently hit bins of
 coverpoint cmds_from_ace_lite. System Monitor provides this information to
 Port Monitor.

<p>

</li><li>
 snoop_crresp_wu: This coverpoint has bins for all possible values of CRRESP[4] (WasUnique)

<p>

</li><li>
 ace_init_cache_state: This coverpoint has bins for valid initial cache states corresponding to
 snoops generated by ACE-Master.

<p>

</li><li>
 ace_final_cache_state: This coverpoint has bins for valid final cache states corresponding to
 snoops generated by ACE-Master.

<p>

</li><li>
 coh_xact_ace_lite_snp_resp_ace_init_final_cache_state: This is the
 cross-coverage between coh_xact_from_ace_lite, snp_resp_from_ace, snoop_crresp_wu, ace_init_cache_state
 and ace_final_cache_state.

</li></ul>
 
 Reference: AMBA AXI and ACE Protocol Specification: ARM IHI 0022E ID022613; Table C6-1 </td>
</tr>
<tr>
<td class="FixedMemberList" valign="center"><a class="ClassLink" href="class_svt_axi_port_monitor_def_cov_callback.html#item_trans_master_ace_no_cached_copy_overlapping_coherent_xact">trans_master_ace_no_cached_copy_overlapping_coherent_xact</a></td>
<td class="FixedMemberList" valign="center">Covergroup: trans_master_ace_no_cached_copy_overlapping_coherent_xact

<p>
 Coverpoints:

<p>

<ul><li>
 no_cached_copy_overlap_coh_xact: This coverpoint has following bins<br>
 overlap_readonce_readonce: This bin gets hit when two or more masters issue readonce coherent transactions to overlapping cacheline simultaneously.<br>
 overlap_writeunique_writeunique: This bin gets hit when two or more masters issue writeunique coherent transactions to overlapping cacheline simultaneously.<br>
 overlap_writelineunique_writelineunique: This bin gets hit when two or more masters issue writelineunique coherent transactions to overlapping cacheline simultaneously.<br>

<p>
 Two or more ACE / ACE_LITE masters needed for this covergroup

</li></ul>

 Reference: AMBA AXI and ACE Protocol Specification: ARM IHI 0022E ID022613; Section C1.3.4</td>
</tr>
<tr>
<td class="FixedMemberList" valign="center"><a class="ClassLink" href="class_svt_axi_port_monitor_def_cov_callback.html#item_trans_master_ace_snoop_and_memory_returns_data">trans_master_ace_snoop_and_memory_returns_data</a></td>
<td class="FixedMemberList" valign="center">Covergroup: trans_master_ace_snoop_and_memory_returns_data

<p>
 Coverpoints:

<p>

<ul><li>
 ace_snoop_and_memory_read_timing: This cover point covers possible
 relative timings of snoop generation by the interconnect with respect to
 receiving speculative read data by the interconnect and bin snoop_returns_data_and_memory_not_returns_data 
 covers if a transaction is found with snoop data transfer and without associated slave transaction. The 
 various timings covered are:

<ul><li>
 snoop issued before the first read data beat is received through speculative read transaction

</li><li>
 snoop issued after the last beat of read data is received through speculative read transaction

</li><li>
 snoop issued while the read data is being received through speculative read transaction

</li></ul>


</li><li>
 ace_snoop_and_memory_returns_data_xact_type: Covers the various coherent
 transaction types for which speculative read was issued. The transaction
 types covered are READONCE, READCLEAN READNOSHAREDDIRTY, READUNIQUE and
 READSHARED transactions

<p>
 At least two ACE masters needed for this covergroup

</li></ul>

 Reference: AMBA AXI and ACE Protocol Specification: ARM IHI 0022E ID022613; C 6.5.1 </td>
</tr>
<tr>
<td class="FixedMemberList" valign="center"><a class="ClassLink" href="class_svt_axi_port_monitor_def_cov_callback.html#item_trans_master_ace_store_overlapping_coherent_xact">trans_master_ace_store_overlapping_coherent_xact</a></td>
<td class="FixedMemberList" valign="center">Covergroup: trans_master_ace_store_overlapping_coherent_xact

<p>
 Coverpoints:

<p>

<ul><li>
 store_overlap_coh_xact: This cover point has follwoing bins<br>
 overlap_readunique_readunique: This bin gets hit when two or more masters issue readunique coherent transactions to overlapping cacheline simultaneously.<br>
 overlap_cleanunique_cleanunique: This bin gets hit when two or more masters issue cleanunique coherent transactions to overlapping cacheline simultaneously.<br>
 overlap_makeunique_makeunique: This bin gets hit when two or more masters issue makeunique coherent transactions to overlapping cacheline simultaneously.<br>

<p>
 Two or more ACE masters needed for this covergroup

</li></ul>

 Reference: AMBA AXI and ACE Protocol Specification: ARM IHI 0022E ID022613; Section C4.10</td>
</tr>
<tr>
<td class="FixedMemberList" valign="center"><a class="ClassLink" href="class_svt_axi_port_monitor_def_cov_callback.html#item_trans_master_ace_write_during_speculative_fetch">trans_master_ace_write_during_speculative_fetch</a></td>
<td class="FixedMemberList" valign="center">Covergroup: trans_master_ace_write_during_speculative_fetch

<p>
 Coverpoints:

<p>

<ul><li>
 ace_write_during_speculative_fetch: This cover point covers the following condition: 
 A master issues a read transaction. This results in interconnect
 generating snoop transactions towards other masters within the domain.
 The interconnect also generates speculative read transaction for this
 location. Speculative transaction returns data while the snoop
 transactions do not return data. The snoop transactions may not return
 data, either because there is no entry in the snooped masters' caches or
 a WRITEBACK/WRITECLEAN of dirty data is in progress. The interconnect now
 detects that a write transaction (the WRITEBACK/WRITECLEAN which is in
 progress) is received for the same address for which it did a speculative
 fetch. In such situation, interconnect performs another read from main
 memory, as originally received data from speculative read is now stale

<p>
 At least One ACE master needed for this covergroup

</li></ul>

 Reference: AMBA AXI and ACE Protocol Specification: ARM IHI 0022E ID022613; C 6.5.1</td>
</tr>
<tr>
<td class="FixedMemberList" valign="center"><a class="ClassLink" href="class_svt_axi_port_monitor_def_cov_callback.html#item_trans_master_ace_xacts_with_high_priority_from_other_master_during_barrier">trans_master_ace_xacts_with_high_priority_from_other_master_during_barrier</a></td>
<td class="FixedMemberList" valign="center">Covergroup: trans_master_ace_xacts_with_high_priority_from_other_master_during_barrier

<p>
 Coverpoints:

<ul><li>
 ace_xacts_with_high_priority_from_other_master_during_barrier: 
 This cover point covers the following condition: When the interconnect
 receives barrier from a master, then all other transactions launched by
 other masters in that domain may be stalled. This cover point covers
 condition where master issues transactions with non-zero QOS value. Then
 another master issues a barrier transaction within the same domain.

<p>
 Two or more ACE/ACE_LITE masters needed for this covergroup

</li></ul>

 Reference: AMBA AXI and ACE Protocol Specification: ARM IHI 0022E ID022613; C 8.1 </td>
</tr>
<tr>
<td class="FixedMemberList" valign="center"><a class="ClassLink" href="class_svt_axi_port_monitor_def_cov_callback.html#item_trans_master_back_to_back_write_ordering">trans_master_back_to_back_write_ordering</a></td>
<td class="FixedMemberList" valign="center">Covergroup: trans_master_back_to_back_write_ordering <br>
 Coverpoints:<br>

<ul><li>
xact_back_to_back_write_ordering: Captures if back-to-back write transactions with the same id
 is observed

</li></ul>

 Reference: AMBA AXI and ACE Protocol Specification: ARM IHI 0022E ID022613; Section C1.3.4</td>
</tr>
<tr>
<td class="FixedMemberList" valign="center"><a class="ClassLink" href="class_svt_axi_port_monitor_def_cov_callback.html#item_trans_master_barrier_id_reuse_for_non_barrier">trans_master_barrier_id_reuse_for_non_barrier</a></td>
<td class="FixedMemberList" valign="center">Covergroup: trans_master_barrier_id_reuse_for_non_barrier<br>
 Coverpoints: <br>

<ul><li>
 num_barrier_id_reuse_for_non_barrier: Captures the number of times that
 the ID used for barrier transaction is reused for a normal transaction

</li></ul>

 Reference: AMBA AXI and ACE Protocol Specification: ARM IHI 0022E ID022613; Section C8.4</td>
</tr>
<tr>
<td class="FixedMemberList" valign="center"><a class="ClassLink" href="class_svt_axi_port_monitor_def_cov_callback.html#item_trans_master_coherent_unmatched_excl_access">trans_master_coherent_unmatched_excl_access</a></td>
<td class="FixedMemberList" valign="center">Covergroup: trans_master_coherent_unmatched_excl_access<br>
 Coverpoints: <br>

<ul><li>
 unmatched_excl_access: Captures exclusive load accesses which did not
 have a corresponding exclusive store access and exclusive store accesses
 which did not have a corresponding exclusive load access. The
 unmatched_excl_load_access is hit when a second exclusive load access to
 the same ID is received before an exclusive store to that ID. The
 unmatched_excl_store_access is hit when there is no prior exclusive load
 to an exclusive store (CLEANUNIQUE) transaction. 

</li></ul>

 Reference: AMBA AXI and ACE Protocol Specification: ARM IHI 0022E ID022613; Section C9.6</td>
</tr>
<tr>
<td class="FixedMemberList" valign="center"><a class="ClassLink" href="class_svt_axi_port_monitor_def_cov_callback.html#item_trans_master_concurrent_coherent_exclusive_access">trans_master_concurrent_coherent_exclusive_access</a></td>
<td class="FixedMemberList" valign="center">Covergroup: trans_master_concurrent_coherent_exclusive_access<br>
 Coverpoints: <br>

<ul><li>
 num_coherent_exl_access: Number of concurrent coherent exclusive accesses on different IDs

</li></ul>

 Reference: AMBA AXI and ACE Protocol Specification: ARM IHI 0022E ID022613; Section C9.6</td>
</tr>
<tr>
<td class="FixedMemberList" valign="center"><a class="ClassLink" href="class_svt_axi_port_monitor_def_cov_callback.html#item_trans_master_num_outstanding_dvm_syncs">trans_master_num_outstanding_dvm_syncs</a></td>
<td class="FixedMemberList" valign="center">Covergroup: trans_master_num_outstanding_dvm_syncs<br>
 Coverpoints: <br>

<ul><li>
 num_outstanding_dvm_sync_xacts: Captures number of outstanding dvm sync
 snoop transactions. Note that a master is allowed to send only one
 outstanding DVM sync transaction (ie, a DVM sync transaction to which a 
 DVM complete is not yet received). Therefore a maximum of 256 outstanding
 DVM sync snoop transactions is possible only in a system with atleast 257
 masters capable of sending DVM transactions.

</li></ul>

 Reference: AMBA AXI and ACE Protocol Specification: ARM IHI 0022E ID022613; Section C12.2</td>
</tr>
<tr>
<td class="FixedMemberList" valign="center"><a class="ClassLink" href="class_svt_axi_port_monitor_def_cov_callback.html#item_trans_master_readunique_snoop_resp_datatransfer_with_clean_cacheline">trans_master_readunique_snoop_resp_datatransfer_with_clean_cacheline</a></td>
<td class="FixedMemberList" valign="center">Covergroup: trans_master_readunique_snoop_resp_datatransfer_with_clean_cacheline<br>
 Coverpoints: <br>

<ul><li>
snoop_resp_datatransfer_with_clean_cacheline: Captures whether data was
 transferred for READUNIQUE snoop when the cache was in a clean state.

</li></ul>

 Reference: AMBA AXI and ACE Protocol Specification: ARM IHI 0022E ID022613; Section C5.3.3</td>
</tr>
<tr>
<td class="FixedMemberList" valign="center"><a class="ClassLink" href="class_svt_axi_port_monitor_def_cov_callback.html#item_trans_master_snoop_data_transfer_during_wu_wlu_to_same_addr">trans_master_snoop_data_transfer_during_wu_wlu_to_same_addr</a></td>
<td class="FixedMemberList" valign="center">Covergroup: trans_master_snoop_data_transfer_during_wu_wlu_to_same_addr <br>
 Captures snoop responses with data transfer when a WRITEUNIQUE or WRITELINEUNIQUE to the same address
 is in progress
 Coverpoints: <br>

<ul><li>
snoop_xact_type: Captures snoop transactions other than DVM transactions and MAKEINVALID. MAKEINVALID transactions are not captured because it is recommended that MAKEINVALID does not transfer data.

</li></ul>

 Reference: AMBA AXI and ACE Protocol Specification: ARM IHI 0022E ID022613; Section C5.2.5</td>
</tr>
<tr>
<td class="FixedMemberList" valign="center"><a class="ClassLink" href="class_svt_axi_port_monitor_def_cov_callback.html#item_trans_master_snoop_data_transfer_during_wu_wlu_to_same_addr_one_ace_acelite">trans_master_snoop_data_transfer_during_wu_wlu_to_same_addr_one_ace_acelite</a></td>
<td class="FixedMemberList" valign="center">Covergroup: trans_master_snoop_data_transfer_during_wu_wlu_to_same_addr_one_ace_acelite <br>
 Captures snoop responses with data transfer when a WRITEUNIQUE or WRITELINEUNIQUE to the same address
 is in progress, when only one ACE master and one or more ACE_LITE masters present in the system.
 Coverpoints: <br>

<ul><li>
snoop_xact_type: Captures snoop transactions READONCE,CLEANSHARED,CLEANINVALID. Other transactions are not captured because ACE_LITE master cant fire READSHARED,READCLEAN,READNOTSHAREDDIRTY,READUNIQUE.

</li></ul>

 Reference: AMBA AXI and ACE Protocol Specification: ARM IHI 0022E ID022613; Section C5.2.5</td>
</tr>
<tr>
<td class="FixedMemberList" valign="center"><a class="ClassLink" href="class_svt_axi_port_monitor_def_cov_callback.html#item_trans_master_snoop_resp_during_wu_wlu_to_same_addr">trans_master_snoop_resp_during_wu_wlu_to_same_addr</a></td>
<td class="FixedMemberList" valign="center">Covergroup: trans_master_snoop_resp_during_wu_wlu_to_same_addr<br>
 Coverpoints: <br>

<ul><li>
 snoop_crresp: Captures snoop response values 

</li><li>
 snoop_crresp_wu: Captures value of WasUnique bit in snoop response

</li><li>
 awunique_val: Captures the value of signal AWUNIQUE for WRITEUNIQUE and WRITELINEUNIQUE transactions

</li><li>
 snoop_resp_awunique: Cross of snoop_crresp, snoop_crresp_wu and awunique_val 

</li></ul>

 Reference: AMBA AXI and ACE Protocol Specification: ARM IHI 0022E ID022613; Section C3.1.4</td>
</tr>
<tr>
<td class="FixedMemberList" valign="center"><a class="ClassLink" href="class_svt_axi_port_monitor_def_cov_callback.html#item_trans_master_snoop_to_same_addr_as_memory_update_exclude_writeevict">trans_master_snoop_to_same_addr_as_memory_update_exclude_writeevict</a></td>
<td class="FixedMemberList" valign="center">Covergroup: trans_master_snoop_to_same_addr_as_memory_update_exclude_writeevict <br>

<p>
 Coverpoints:<br>

<ul><li>
memory_update_excluding_writeevict: Captures
 WRITEBACK,WRITECLEAN,EVICT,WRITEUNIQUE and WRITELINEUNIQUE transactions
 to the same address as a snoop. WRITENOSNOOP transactions to non
 overlapping addresses are captured because WRITENOSNOOP is issued to
 non-shareable region and another master may not access the same address
 as that of a WRITENOSNOOP through a snoop. 

</li><li>
snoop_xact_type: Captures snoop transactions other than DVM transactions

</li><li>
 trans_cross_memory_update_snoop_xact_to_same_address: Crosses memory_update_excluding_writeevict and snoop_xact_type 

</li></ul>

 Reference: AMBA AXI and ACE Protocol Specification: ARM IHI 0022E ID022613; Section C6.6.1</td>
</tr>
<tr>
<td class="FixedMemberList" valign="center"><a class="ClassLink" href="class_svt_axi_port_monitor_def_cov_callback.html#item_trans_master_snoop_to_same_addr_as_memory_update_exclude_writeevict_one_ace_acelite">trans_master_snoop_to_same_addr_as_memory_update_exclude_writeevict_one_ace_acelite</a></td>
<td class="FixedMemberList" valign="center">Covergroup: trans_master_snoop_to_same_addr_as_memory_update_exclude_writeevict_one_ace_acelite <br>
 This covergroup will be created when there is only one ACE-master and
 minimum one or more than one ACE_LITE master in the system.
 Coverpoints:<br>

<ul><li>
memory_update_excluding_writeevict: Captures
 WRITEBACK,WRITECLEAN,EVICT,WRITEUNIQUE and WRITELINEUNIQUE transactions
 to the same address as a snoop. WRITENOSNOOP transactions to non
 overlapping addresses are captured because WRITENOSNOOP is issued to
 non-shareable region and another master may not access the same address
 as that of a WRITENOSNOOP through a snoop. 

</li><li>
snoop_xact_type:Coverpoint of <a class="ClassLink" href="class_svt_axi_snoop_transaction.html">svt_axi_snoop_transaction</a> <b>::</b> <a class="ClassLink" href="class_svt_axi_snoop_transaction.html#item_snoop_xact_type">snoop_xact_type</a> for READONCE,CLEANSHARED,CLEANINVALID and MAKEINVALID snoop transactions recieved on master port . This excludes READSHARED,READCLEAN,READNOTSHAREDDIRTY,READUNIQUE,DVMMESSAGE,DVMCOMPLETE transactions

</li><li>
 trans_cross_memory_update_snoop_xact_to_same_address: Crosses memory_update_excluding_writeevict and snoop_xact_type 

</li></ul>

 Reference: AMBA AXI and ACE Protocol Specification: ARM IHI 0022E ID022613; Section C6.6.1</td>
</tr>
<tr>
<td class="FixedMemberList" valign="center"><a class="ClassLink" href="class_svt_axi_port_monitor_def_cov_callback.html#item_trans_master_snoop_to_same_addr_as_writeevict">trans_master_snoop_to_same_addr_as_writeevict</a></td>
<td class="FixedMemberList" valign="center">Covergroup: trans_master_snoop_to_same_addr_as_writeevict<br>

<p>
 Coverpoints:<br>

<ul><li>
write_evict_xact: Captures WRITEEVICT transactions to the same address
 as a snoop. 

</li><li>
snoop_xact_type: Captures snoop transactions other than DVM transactions

</li><li>
 trans_cross_writeevict_snoop_xact_to_same_address: Crosses write_evict_xact and snoop_xact_type 

</li></ul>

 Reference: AMBA AXI and ACE Protocol Specification: ARM IHI 0022E ID022613; Section C6.6.1</td>
</tr>
<tr>
<td class="FixedMemberList" valign="center"><a class="ClassLink" href="class_svt_axi_port_monitor_def_cov_callback.html#item_trans_master_snoop_to_same_addr_as_writeevict_one_ace_acelite">trans_master_snoop_to_same_addr_as_writeevict_one_ace_acelite</a></td>
<td class="FixedMemberList" valign="center">Covergroup: trans_master_snoop_to_same_addr_as_writeevict_one_ace_acelite<br>
 This covergroup will be created when there is only one ACE-master and
 minimum one or more than one ACE_LITE master in the system.
 Coverpoints:<br>

<ul><li>
write_evict_xact: Captures WRITEEVICT transactions to the same address
 as a snoop. 

</li><li>
snoop_xact_type:Coverpoint of <a class="ClassLink" href="class_svt_axi_snoop_transaction.html">svt_axi_snoop_transaction</a> <b>::</b> <a class="ClassLink" href="class_svt_axi_snoop_transaction.html#item_snoop_xact_type">snoop_xact_type</a> for READONCE,CLEANSHARED,CLEANINVALID and MAKEINVALID snoop transactions recieved on master port . This excludes READSHARED,READCLEAN,READNOTSHAREDDIRTY,READUNIQUE,DVMMESSAGE,DVMCOMPLETE transactions

</li><li>
 trans_cross_writeevict_snoop_xact_to_same_address: Crosses write_evict_xact and snoop_xact_type 

</li></ul>

 Reference: AMBA AXI and ACE Protocol Specification: ARM IHI 0022E ID022613; Section C6.6.1</td>
</tr>
<tr>
<td class="FixedMemberList" valign="center"><a class="ClassLink" href="class_svt_axi_port_monitor_def_cov_callback.html#item_trans_master_snoop_to_same_address_as_read_xact">trans_master_snoop_to_same_address_as_read_xact</a></td>
<td class="FixedMemberList" valign="center">Covergroup: trans_master_snoop_to_same_address_as_read_xact <br>

<p>
 Coverpoints:<br>

<ul><li>
read_xact_to_same_address_as_snoop: Captures read transactions to the same address as a snoop to the master. 

</li></ul>

 Reference: AMBA AXI and ACE Protocol Specification: ARM IHI 0022E ID022613; Section C5.2.5</td>
</tr>
<tr>
<td class="FixedMemberList" valign="center"><a class="ClassLink" href="class_svt_axi_port_monitor_def_cov_callback.html#item_trans_master_write_after_read_ordering">trans_master_write_after_read_ordering</a></td>
<td class="FixedMemberList" valign="center">Covergroup: trans_master_write_after_read_ordering <br>
 Coverpoints:<br>

<ul><li>
xact_back_to_back_write_ordering: Captures the order of completion of a write transaction issued after
 a read 

</li></ul>

 Reference: AMBA AXI and ACE Protocol Specification: ARM IHI 0022E ID022613; Section C1.3.4</td>
</tr>
<tr>
<td class="FixedMemberList" valign="center"><a class="ClassLink" href="class_svt_axi_port_monitor_def_cov_callback.html#item_trans_meta_axi_read">trans_meta_axi_read</a></td>
<td class="FixedMemberList" valign="center">Covergroup: trans_meta_axi_read

<p>
 Coverpoints:

<ul><li>
 ARVALID_to_ARREADY_Delay: Captures min, mid and max range of delays between signals arvalid and arready

</li><li>
 RVALID_to_RREADY_Delay: Captures min, mid and max range of delays between signals rvalid and rready

</li><li>
 ARVALID_to_prev_ARVALID_Delay: Captures min, mid and max range of delays between current and previous arvalid signals

</li><li>
 RVALID_to_prev_RVALID_Delay: Captures min, mid and max range of delays between current and previous rvalid signals

</li><li>
 ARVALID_to_first_RVALID_Delay: Captures min, mid and max range of delays between arvalid and first rvalid signals

</li><li>
 ARVALID_before_ARREADY: Captures if ARVALID signal comes before ARREADY signal 

</li><li>
 ARREADY_before_ARVALID: Captures if ARREADY signal comes before ARVALID signal

</li><li>
 RVALID_before_RREADY: Captures if RVALID signal comes before RREADY signal 

</li><li>
 RREADY_before_RVALID: Captures if RREADY signal comes before RVALID signal

</li></ul>
</td>
</tr>
<tr>
<td class="FixedMemberList" valign="center"><a class="ClassLink" href="class_svt_axi_port_monitor_def_cov_callback.html#item_trans_meta_axi_write">trans_meta_axi_write</a></td>
<td class="FixedMemberList" valign="center">Covergroup: trans_meta_axi_write

<p>
 Coverpoints:

<ul><li>
 AWVALID_to_AWREADY_Delay: Captures min, mid and max range of delays between signals awvalid and awready

</li><li>
 WVALID_to_WREADY_Delay: Captures min, mid and max range of delays between signals wvalid and wready

</li><li>
 BVALID_to_BWREADY_Delay: Captures min, mid and max range of delays between signals bvalid and bready

</li><li>
 AWVALID_to_prev_AWVALID_Delay: Captures min, mid and max range of delays between current and previous awvalid signals

</li><li>
 WVALID_to_prev_WVALID_Delay: Captures min, mid and max range of delays between current and previous wvalid signals

</li><li>
 AWVALID_to_first_WVALID_Delay: Captures min, mid and max range of delays between awvalid and first wvalid signals

</li><li>
 last_wdata_handshake_to_BVALID_Delay: Captures min, mid and max range of delays between last write data handshake to bvalid signals

</li><li>
 AWVALID_before_AWREADY: Captures if AWVALID signal comes before AWREADY signal 

</li><li>
 AWREADY_before_AWVALID: Captures if AWREADY signal comes before AWVALID signal

</li><li>
 BVALID_before_BREADY: Captures if BVALID signal comes before BREADY signal 

</li><li>
 BREADY_before_BVALID: Captures if BREADY signal comes before BVALID signal

</li><li>
 WVALID_before_WREADY: Captures if WVALID signal comes before WREADY signal 

</li><li>
 WREADY_before_WVALID: Captures if WREADY signal comes before WVALID signal

</li><li>
 AWVALID_before_WREADY: Captures if AWVALID signal comes before WREADY signal 

</li><li>
 WREADY_before_AWVALID: Captures if WREADY signal comes before AWVALID signal

</li><li>
 AWREADY_before_WVALID: Captures if AWREADY signal comes before WVALID signal 

</li><li>
 WVALID_before_AWREADY: Captures if WVALID signal comes before AWREADY signal

</li><li>
 AWVALID_before_WVALID: Captures if AWVALID signal comes before WVALID signal 

</li><li>
 WVALID_before_AWVALID: Captures if WVALID signal comes before AWVALID signal

</li></ul>
</td>
</tr>
<tr>
<td class="FixedMemberList" valign="center"><a class="ClassLink" href="class_svt_axi_port_monitor_def_cov_callback.html#item_trans_non_barrier_xact_after_256_outstanding_barrier_xact">trans_non_barrier_xact_after_256_outstanding_barrier_xact</a></td>
<td class="FixedMemberList" valign="center">Covergroup: trans_non_barrier_xact_after_256_outstanding_barrier_xact<br>
 Coverpoints:<br>

<ul><li>
non_barrier_after_256_outstanding_barrier_xact: Captures if active transactions on write channel occur
 after 256 barrier outstanding transactions are accepted by slave component

</li></ul>

 Reference: AMBA AXI and ACE Protocol Specification: ARM IHI 0022E ID022613; Section C8.4.2</td>
</tr>
<tr>
<td class="FixedMemberList" valign="center"><a class="ClassLink" href="class_svt_axi_port_monitor_def_cov_callback.html#item_trans_outstanding_read_with_same_id_to_different_slaves">trans_outstanding_read_with_same_id_to_different_slaves</a></td>
<td class="FixedMemberList" valign="center">Covergroup : trans_outstanding_read_with_same_id_to_different_slaves

<p>
 Coverpoints:

<p>

<ul><li>
 axi_outstanding_read_with_same_id_to_different_slaves: This is covered when:

<ul><li>
 A master issues two outstanding read transactions with the same ID 

</li><li>
 These read transactions are targeted to two different slaves

</li></ul>


</li></ul>

 Note that this covergroup is constructed for all master interface types.<br>
 Also note that this covergroup is constructed only if the number of slaves
 in the system (<a class="ClassLink" href="class_svt_axi_system_configuration.html">svt_axi_system_configuration</a> <b>::</b> <a class="ClassLink" href="class_svt_axi_system_configuration.html#item_num_slaves">num_slaves</a>) is greater than 1.<br>
 Reference: AMBA AXI and ACE Protocol Specification: ARM IHI 0022E ID022613</td>
</tr>
<tr>
<td class="FixedMemberList" valign="center"><a class="ClassLink" href="class_svt_axi_port_monitor_def_cov_callback.html#item_trans_outstanding_write_with_same_id_to_different_slaves">trans_outstanding_write_with_same_id_to_different_slaves</a></td>
<td class="FixedMemberList" valign="center">Covergroup : trans_outstanding_write_with_same_id_to_different_slaves

<p>
 Coverpoints:

<p>

<ul><li>
 axi_outstanding_write_with_same_id_to_different_slaves: This is covered when:

<ul><li>
 A master issues two outstanding write transactions with the same ID 

</li><li>
 These write transactions are targeted to two different slaves

</li></ul>


</li></ul>

 Note that this covergroup is constructed for all master interface types.<br>
 Also note that this covergroup is constructed only if the number of slaves
 in the system (<a class="ClassLink" href="class_svt_axi_system_configuration.html">svt_axi_system_configuration</a> <b>::</b> <a class="ClassLink" href="class_svt_axi_system_configuration.html#item_num_slaves">num_slaves</a>) is greater than 1.<br> 
 Reference: AMBA AXI and ACE Protocol Specification: ARM IHI 0022E ID022613</td>
</tr>
<tr>
<td class="FixedMemberList" valign="center"><a class="ClassLink" href="class_svt_axi_port_monitor_def_cov_callback.html#item_trans_xact_domain_after_innershareable_barrier">trans_xact_domain_after_innershareable_barrier</a></td>
<td class="FixedMemberList" valign="center">Covergroup : trans_xact_domain_after_innershareable_barrier

<p>
 Coverpoints:

<p>

<ul><li>
 axi_xact_domain_after_innershareable_barrier: This is covered when:

<ul><li>
 Master initiates inner-shareable transaction followed by inner-shareable read/write barrier pairs

</li><li>
 Before the barrier completes, the same master initiates any other coherent transactions with 
 none/outer/system domains

</li></ul>
 

</li></ul>

 Reference: AMBA AXI and ACE Protocol Specification: ARM IHI 0022E ID022613; Section C8.2.2</td>
</tr>
<tr>
<td class="FixedMemberList" valign="center"><a class="ClassLink" href="class_svt_axi_port_monitor_def_cov_callback.html#item_trans_xact_domain_after_nonshareable_barrier">trans_xact_domain_after_nonshareable_barrier</a></td>
<td class="FixedMemberList" valign="center">Covergroup : trans_xact_domain_after_nonshareable_barrier

<p>
 Coverpoints:

<p>

<ul><li>
 axi_xact_domain_after_nonshareable_barrier: This is covered when:

<ul><li>
 Master initiates non-shareable transaction followed by non-shareable read/write barrier pairs

</li><li>
 Before the barrier completes, the same master initiates any other coherent transactions with 
 inner/outer/system domains

</li></ul>


</li></ul>

 Reference: AMBA AXI and ACE Protocol Specification: ARM IHI 0022E ID022613; Section C8.2.2</td>
</tr>
<tr>
<td class="FixedMemberList" valign="center"><a class="ClassLink" href="class_svt_axi_port_monitor_def_cov_callback.html#item_trans_xact_domain_after_outershareable_barrier">trans_xact_domain_after_outershareable_barrier</a></td>
<td class="FixedMemberList" valign="center">Covergroup : trans_xact_domain_after_outershareable_barrier

<p>
 Coverpoints:

<p>

<ul><li>
 axi_xact_domain_after_outershareable_barrier: This is covered when:

<ul><li>
 Master initiates outer-shareable transaction followed by outer-shareable read/write barrier pairs

</li><li>
 Before the barrier completes, the same master initiates any other coherent transactions with 
 none/inner/system domains

</li></ul>
 

</li></ul>

 Reference: AMBA AXI and ACE Protocol Specification: ARM IHI 0022E ID022613; Section C8.2.2</td>
</tr>
<tr>
<td class="FixedMemberList" valign="center"><a class="ClassLink" href="class_svt_axi_port_monitor_def_cov_callback.html#item_trans_xact_domain_after_systemshareable_barrier">trans_xact_domain_after_systemshareable_barrier</a></td>
<td class="FixedMemberList" valign="center">Covergroup : trans_xact_domain_after_systemshareable_barrier

<p>
 Coverpoints:

<p>

<ul><li>
 axi_xact_domain_after_systemshareable_barrier: This is covered when:

<ul><li>
 Master initiates system-shareable transaction followed by system-shareable read/write barrier pairs

</li><li>
 Before the barrier completes, the same master initiates any other coherent transactions with 
 inner/outer/systemnone domains

</li></ul>
 

</li></ul>

 Reference: AMBA AXI and ACE Protocol Specification: ARM IHI 0022E ID022613; Section C8.2.2</td>
</tr>
<tr>
<td class="FixedMemberList" valign="center"><a class="ClassLink" href="class_svt_axi_port_monitor_def_cov_callback.html#item_trans_xact_ordering_after_barrier">trans_xact_ordering_after_barrier</a></td>
<td class="FixedMemberList" valign="center">Covergroup : trans_xact_ordering_after_barrier

<p>
 Coverpoints:

<p>

<ul><li>
 axi_xact_ordering_after_barrier: This is covered when a master issues transactions 
 between issuing a barrier transaction on the address channel and receiving the read 
 and write barrier responses. 

<ul><li>
 Such transactions have no ordering guarantee with respect to the barrier. On the address 
 channel, these transactions are permitted to remain after the barrier transaction or they 
 are permitted to overtake the barrier transaction.

</li></ul>


</li></ul>

 Reference: AMBA AXI and ACE Protocol Specification: ARM IHI 0022E ID022613; Section C8.4.1</td>
</tr>
</table>

 <p><h3><a class="anchor" name ="item_amba_svt_otherCG"> Product: amba_svt - Other Coverage Details: </a>
<table id="table_amba_svt_otherCG" class="clmdTable" cellpadding="2" cellspacing="0" width="100%"  border="1"> 
<tr>
<th class="MemberListLeft" valign="bottom"> Covergroup </th>
</tr>
<tr><td class="FixedMemberList" valign="center"><a class="ClassLink" href="class_svt_axi_port_monitor_def_state_cov_callback.html#item_signal_state_acprot">signal_state_acprot</a></td></tr>
<tr><td class="FixedMemberList" valign="center"><a class="ClassLink" href="class_svt_axi_port_monitor_def_state_cov_callback.html#item_signal_state_acsnoop">signal_state_acsnoop</a></td></tr>
<tr><td class="FixedMemberList" valign="center"><a class="ClassLink" href="class_svt_axi_port_monitor_def_state_cov_callback.html#item_signal_state_araddr">signal_state_araddr</a></td></tr>
<tr><td class="FixedMemberList" valign="center"><a class="ClassLink" href="class_svt_axi_port_monitor_def_state_cov_callback.html#item_signal_state_arbar">signal_state_arbar</a></td></tr>
<tr><td class="FixedMemberList" valign="center"><a class="ClassLink" href="class_svt_axi_port_monitor_def_state_cov_callback.html#item_signal_state_arburst">signal_state_arburst</a></td></tr>
<tr><td class="FixedMemberList" valign="center"><a class="ClassLink" href="class_svt_axi_port_monitor_def_state_cov_callback.html#item_signal_state_arcache">signal_state_arcache</a></td></tr>
<tr><td class="FixedMemberList" valign="center"><a class="ClassLink" href="class_svt_axi_port_monitor_def_state_cov_callback.html#item_signal_state_arcache_axi4">signal_state_arcache_axi4</a></td></tr>
<tr><td class="FixedMemberList" valign="center"><a class="ClassLink" href="class_svt_axi_port_monitor_def_state_cov_callback.html#item_signal_state_ardomain">signal_state_ardomain</a></td></tr>
<tr><td class="FixedMemberList" valign="center"><a class="ClassLink" href="class_svt_axi_port_monitor_def_state_cov_callback.html#item_signal_state_arid">signal_state_arid</a></td></tr>
<tr><td class="FixedMemberList" valign="center"><a class="ClassLink" href="class_svt_axi_port_monitor_def_state_cov_callback.html#item_signal_state_arlen">signal_state_arlen</a></td></tr>
<tr><td class="FixedMemberList" valign="center"><a class="ClassLink" href="class_svt_axi_port_monitor_def_state_cov_callback.html#item_signal_state_arlock">signal_state_arlock</a></td></tr>
<tr><td class="FixedMemberList" valign="center"><a class="ClassLink" href="class_svt_axi_port_monitor_def_state_cov_callback.html#item_signal_state_arlock_axi4">signal_state_arlock_axi4</a></td></tr>
<tr><td class="FixedMemberList" valign="center"><a class="ClassLink" href="class_svt_axi_port_monitor_def_state_cov_callback.html#item_signal_state_arprot">signal_state_arprot</a></td></tr>
<tr><td class="FixedMemberList" valign="center"><a class="ClassLink" href="class_svt_axi_port_monitor_def_state_cov_callback.html#item_signal_state_arqos">signal_state_arqos</a></td></tr>
<tr><td class="FixedMemberList" valign="center"><a class="ClassLink" href="class_svt_axi_port_monitor_def_state_cov_callback.html#item_signal_state_arregion">signal_state_arregion</a></td></tr>
<tr><td class="FixedMemberList" valign="center"><a class="ClassLink" href="class_svt_axi_port_monitor_def_state_cov_callback.html#item_signal_state_arsize">signal_state_arsize</a></td></tr>
<tr><td class="FixedMemberList" valign="center"><a class="ClassLink" href="class_svt_axi_port_monitor_def_state_cov_callback.html#item_signal_state_arsnoop">signal_state_arsnoop</a></td></tr>
<tr><td class="FixedMemberList" valign="center"><a class="ClassLink" href="class_svt_axi_port_monitor_def_state_cov_callback.html#item_signal_state_aruser">signal_state_aruser</a></td></tr>
<tr><td class="FixedMemberList" valign="center"><a class="ClassLink" href="class_svt_axi_port_monitor_def_state_cov_callback.html#item_signal_state_awbar">signal_state_awbar</a></td></tr>
<tr><td class="FixedMemberList" valign="center"><a class="ClassLink" href="class_svt_axi_port_monitor_def_state_cov_callback.html#item_signal_state_awburst">signal_state_awburst</a></td></tr>
<tr><td class="FixedMemberList" valign="center"><a class="ClassLink" href="class_svt_axi_port_monitor_def_state_cov_callback.html#item_signal_state_awcache">signal_state_awcache</a></td></tr>
<tr><td class="FixedMemberList" valign="center"><a class="ClassLink" href="class_svt_axi_port_monitor_def_state_cov_callback.html#item_signal_state_awcache_axi4">signal_state_awcache_axi4</a></td></tr>
<tr><td class="FixedMemberList" valign="center"><a class="ClassLink" href="class_svt_axi_port_monitor_def_state_cov_callback.html#item_signal_state_awdomain">signal_state_awdomain</a></td></tr>
<tr><td class="FixedMemberList" valign="center"><a class="ClassLink" href="class_svt_axi_port_monitor_def_state_cov_callback.html#item_signal_state_awid">signal_state_awid</a></td></tr>
<tr><td class="FixedMemberList" valign="center"><a class="ClassLink" href="class_svt_axi_port_monitor_def_state_cov_callback.html#item_signal_state_awlock">signal_state_awlock</a></td></tr>
<tr><td class="FixedMemberList" valign="center"><a class="ClassLink" href="class_svt_axi_port_monitor_def_state_cov_callback.html#item_signal_state_awlock_axi4">signal_state_awlock_axi4</a></td></tr>
<tr><td class="FixedMemberList" valign="center"><a class="ClassLink" href="class_svt_axi_port_monitor_def_state_cov_callback.html#item_signal_state_awprot">signal_state_awprot</a></td></tr>
<tr><td class="FixedMemberList" valign="center"><a class="ClassLink" href="class_svt_axi_port_monitor_def_state_cov_callback.html#item_signal_state_awqos">signal_state_awqos</a></td></tr>
<tr><td class="FixedMemberList" valign="center"><a class="ClassLink" href="class_svt_axi_port_monitor_def_state_cov_callback.html#item_signal_state_awsize">signal_state_awsize</a></td></tr>
<tr><td class="FixedMemberList" valign="center"><a class="ClassLink" href="class_svt_axi_port_monitor_def_state_cov_callback.html#item_signal_state_awsnoop">signal_state_awsnoop</a></td></tr>
<tr><td class="FixedMemberList" valign="center"><a class="ClassLink" href="class_svt_axi_port_monitor_def_state_cov_callback.html#item_signal_state_awuser">signal_state_awuser</a></td></tr>
<tr><td class="FixedMemberList" valign="center"><a class="ClassLink" href="class_svt_axi_port_monitor_def_state_cov_callback.html#item_signal_state_bid">signal_state_bid</a></td></tr>
<tr><td class="FixedMemberList" valign="center"><a class="ClassLink" href="class_svt_axi_port_monitor_def_state_cov_callback.html#item_signal_state_bresp">signal_state_bresp</a></td></tr>
<tr><td class="FixedMemberList" valign="center"><a class="ClassLink" href="class_svt_axi_port_monitor_def_state_cov_callback.html#item_signal_state_buser">signal_state_buser</a></td></tr>
<tr><td class="FixedMemberList" valign="center"><a class="ClassLink" href="class_svt_axi_port_monitor_def_state_cov_callback.html#item_signal_state_cddata">signal_state_cddata</a></td></tr>
<tr><td class="FixedMemberList" valign="center"><a class="ClassLink" href="class_svt_axi_port_monitor_def_state_cov_callback.html#item_signal_state_crresp">signal_state_crresp</a></td></tr>
<tr><td class="FixedMemberList" valign="center"><a class="ClassLink" href="class_svt_axi_port_monitor_def_state_cov_callback.html#item_signal_state_rdata">signal_state_rdata</a></td></tr>
<tr><td class="FixedMemberList" valign="center"><a class="ClassLink" href="class_svt_axi_port_monitor_def_state_cov_callback.html#item_signal_state_rid">signal_state_rid</a></td></tr>
<tr><td class="FixedMemberList" valign="center"><a class="ClassLink" href="class_svt_axi_port_monitor_def_state_cov_callback.html#item_signal_state_rresp">signal_state_rresp</a></td></tr>
<tr><td class="FixedMemberList" valign="center"><a class="ClassLink" href="class_svt_axi_port_monitor_def_state_cov_callback.html#item_signal_state_rresp_ace">signal_state_rresp_ace</a></td></tr>
<tr><td class="FixedMemberList" valign="center"><a class="ClassLink" href="class_svt_axi_port_monitor_def_state_cov_callback.html#item_signal_state_ruser">signal_state_ruser</a></td></tr>
<tr><td class="FixedMemberList" valign="center"><a class="ClassLink" href="class_svt_axi_port_monitor_def_state_cov_callback.html#item_signal_state_tdest">signal_state_tdest</a></td></tr>
<tr><td class="FixedMemberList" valign="center"><a class="ClassLink" href="class_svt_axi_port_monitor_def_state_cov_callback.html#item_signal_state_tid">signal_state_tid</a></td></tr>
<tr><td class="FixedMemberList" valign="center"><a class="ClassLink" href="class_svt_axi_port_monitor_def_state_cov_callback.html#item_signal_state_tkeep">signal_state_tkeep</a></td></tr>
<tr><td class="FixedMemberList" valign="center"><a class="ClassLink" href="class_svt_axi_port_monitor_def_state_cov_callback.html#item_signal_state_tstrb">signal_state_tstrb</a></td></tr>
<tr><td class="FixedMemberList" valign="center"><a class="ClassLink" href="class_svt_axi_port_monitor_def_state_cov_callback.html#item_signal_state_tuser">signal_state_tuser</a></td></tr>
<tr><td class="FixedMemberList" valign="center"><a class="ClassLink" href="class_svt_axi_port_monitor_def_state_cov_callback.html#item_signal_state_wdata">signal_state_wdata</a></td></tr>
<tr><td class="FixedMemberList" valign="center"><a class="ClassLink" href="class_svt_axi_port_monitor_def_state_cov_callback.html#item_signal_state_wstrb">signal_state_wstrb</a></td></tr>
<tr><td class="FixedMemberList" valign="center"><a class="ClassLink" href="class_svt_axi_port_monitor_def_state_cov_callback.html#item_signal_state_wuser">signal_state_wuser</a></td></tr>
<tr><td class="FixedMemberList" valign="center"><a class="ClassLink" href="class_svt_axi_system_monitor_def_cov_callback.html#item_system_interleaved_ace_concurrent_outstanding_same_id">system_interleaved_ace_concurrent_outstanding_same_id</a></td></tr>
<tr><td class="FixedMemberList" valign="center"><a class="ClassLink" href="class_svt_axi_toggle_bit_cov.html#item_toggle_cov">toggle_cov</a></td></tr>
<tr><td class="FixedMemberList" valign="center"><a class="ClassLink" href="class_svt_axi_port_monitor_def_cov_callback.html#item_trans_cross_ace_arsnoop_update_cache_cacheinitialstate_cachefinalstate">trans_cross_ace_arsnoop_update_cache_cacheinitialstate_cachefinalstate</a></td></tr>
<tr><td class="FixedMemberList" valign="center"><a class="ClassLink" href="class_svt_axi_port_monitor_def_cov_callback.html#item_trans_cross_ace_awsnoop_update_cache_cacheinitialstate_cachefinalstate">trans_cross_ace_awsnoop_update_cache_cacheinitialstate_cachefinalstate</a></td></tr>
<tr><td class="FixedMemberList" valign="center"><a class="ClassLink" href="class_svt_axi_port_monitor_def_cov_callback.html#item_trans_cross_axi_atomictype_exclusive_arcache_axi4">trans_cross_axi_atomictype_exclusive_arcache_axi4</a></td></tr>
<tr><td class="FixedMemberList" valign="center"><a class="ClassLink" href="class_svt_axi_port_monitor_def_cov_callback.html#item_trans_cross_axi_atomictype_exclusive_awcache_axi4">trans_cross_axi_atomictype_exclusive_awcache_axi4</a></td></tr>
<tr><td class="FixedMemberList" valign="center"><a class="ClassLink" href="class_svt_axi_port_monitor_def_cov_callback.html#item_trans_cross_master_to_slave_path_access_axi3">trans_cross_master_to_slave_path_access_axi3</a></td></tr>
<tr><td class="FixedMemberList" valign="center"><a class="ClassLink" href="class_svt_axi_port_monitor_def_cov_callback.html#item_trans_cross_master_to_slave_path_access_axi4">trans_cross_master_to_slave_path_access_axi4</a></td></tr>
</table>
<address class="copyright"> 15 August 2018, Copyright &copy; 2018 Synopsys, Inc.</address>

<script src='dashboard.js'></script>
</body></html>
