// Seed: 3741123679
module module_0 (
    input uwire id_0,
    output wand id_1,
    input tri1 id_2,
    output supply1 id_3
);
  always @(posedge 1 or posedge 1 | id_0 | 1'b0 != id_2) begin
    disable id_5;
  end
endmodule
module module_1 (
    output tri1 id_0,
    input tri1 id_1,
    input supply1 id_2,
    input logic id_3,
    output logic id_4,
    input tri id_5,
    input supply0 id_6,
    output logic id_7,
    input uwire id_8,
    output tri1 id_9,
    output supply1 id_10,
    input tri1 id_11,
    input wor id_12,
    output tri id_13,
    input tri1 id_14,
    output supply0 id_15,
    input wand id_16,
    input uwire id_17,
    output tri0 id_18
);
  module_0(
      id_2, id_10, id_6, id_9
  );
  supply1 id_20 = id_14;
  initial begin
    id_4 <= 1;
    id_7 <= id_3;
  end
endmodule
