{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1651361473103 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition " "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1651361473104 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Apr 30 19:31:12 2022 " "Processing started: Sat Apr 30 19:31:12 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1651361473104 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1651361473104 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta pdp11d -c top " "Command: quartus_sta pdp11d -c top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1651361473104 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1651361473264 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1651361475303 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1651361475304 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature -40 degrees C " "Low junction temperature is -40 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1651361475348 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 100 degrees C " "High junction temperature is 100 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1651361475348 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "top.sdc " "Synopsys Design Constraints File file not found: 'top.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1651361477024 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "generated clocks \"derive_pll_clocks -create_base_clocks\" " "No user constrained generated clocks found in the design. Calling \"derive_pll_clocks -create_base_clocks\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1651361477025 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_clock -period 20.000 -waveform \{0.000 10.000\} -name clkin clkin " "create_clock -period 20.000 -waveform \{0.000 10.000\} -name clkin clkin" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1651361477075 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{pll0\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL\|refclkin\} -divide_by 5 -multiply_by 42 -duty_cycle 50.00 -name \{pll0\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL\|vcoph\[0\]\} \{pll0\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL\|vcoph\[0\]\} " "create_generated_clock -source \{pll0\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL\|refclkin\} -divide_by 5 -multiply_by 42 -duty_cycle 50.00 -name \{pll0\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL\|vcoph\[0\]\} \{pll0\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL\|vcoph\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1651361477075 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{pll0\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 3 -duty_cycle 50.00 -name \{pll0\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk\} \{pll0\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk\} " "create_generated_clock -source \{pll0\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 3 -duty_cycle 50.00 -name \{pll0\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk\} \{pll0\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1651361477075 ""}  } {  } 0 332110 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1651361477075 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1651361477076 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name unibus:pdp11\|rh11:rh0\|sdspi:sd1\|clk unibus:pdp11\|rh11:rh0\|sdspi:sd1\|clk " "create_clock -period 1.000 -name unibus:pdp11\|rh11:rh0\|sdspi:sd1\|clk unibus:pdp11\|rh11:rh0\|sdspi:sd1\|clk" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1651361477102 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name cpuclk cpuclk " "create_clock -period 1.000 -name cpuclk cpuclk" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1651361477102 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name unibus:pdp11\|rl11:rl0\|sdspi:sd1\|clk unibus:pdp11\|rl11:rl0\|sdspi:sd1\|clk " "create_clock -period 1.000 -name unibus:pdp11\|rl11:rl0\|sdspi:sd1\|clk unibus:pdp11\|rl11:rl0\|sdspi:sd1\|clk" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1651361477102 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name unibus:pdp11\|rk11:rk0\|sdspi:sd1\|clk unibus:pdp11\|rk11:rk0\|sdspi:sd1\|clk " "create_clock -period 1.000 -name unibus:pdp11\|rk11:rk0\|sdspi:sd1\|clk unibus:pdp11\|rk11:rk0\|sdspi:sd1\|clk" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1651361477102 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name vt:vt0\|vga:vga0\|vgaclk vt:vt0\|vga:vga0\|vgaclk " "create_clock -period 1.000 -name vt:vt0\|vga:vga0\|vgaclk vt:vt0\|vga:vga0\|vgaclk" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1651361477102 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1651361477102 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pll0\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: pll0\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651361477198 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pll0\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: pll0\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651361477198 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pll0\|altpll_component\|auto_generated\|generic_pll1~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: pll0\|altpll_component\|auto_generated\|generic_pll1~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651361477198 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1651361477198 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1651361477285 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1651361478486 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1651361478490 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 100C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 100C Model" 0 0 "Timing Analyzer" 0 0 1651361478538 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1651361484646 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1651361484646 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -28.729 " "Worst-case setup slack is -28.729" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651361484649 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651361484649 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -28.729          -82921.195 cpuclk  " "  -28.729          -82921.195 cpuclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651361484649 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -23.986           -1576.580 pll0\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk  " "  -23.986           -1576.580 pll0\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651361484649 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -12.363           -1599.144 unibus:pdp11\|rh11:rh0\|sdspi:sd1\|clk  " "  -12.363           -1599.144 unibus:pdp11\|rh11:rh0\|sdspi:sd1\|clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651361484649 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -11.716            -953.730 vt:vt0\|vga:vga0\|vgaclk  " "  -11.716            -953.730 vt:vt0\|vga:vga0\|vgaclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651361484649 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -10.141           -1544.232 unibus:pdp11\|rl11:rl0\|sdspi:sd1\|clk  " "  -10.141           -1544.232 unibus:pdp11\|rl11:rl0\|sdspi:sd1\|clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651361484649 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -10.093           -1550.916 unibus:pdp11\|rk11:rk0\|sdspi:sd1\|clk  " "  -10.093           -1550.916 unibus:pdp11\|rk11:rk0\|sdspi:sd1\|clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651361484649 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.702            -716.789 clkin  " "   -4.702            -716.789 clkin " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651361484649 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1651361484649 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.184 " "Worst-case hold slack is 0.184" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651361484983 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651361484983 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.184               0.000 cpuclk  " "    0.184               0.000 cpuclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651361484983 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.185               0.000 unibus:pdp11\|rh11:rh0\|sdspi:sd1\|clk  " "    0.185               0.000 unibus:pdp11\|rh11:rh0\|sdspi:sd1\|clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651361484983 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.252               0.000 clkin  " "    0.252               0.000 clkin " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651361484983 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.267               0.000 pll0\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk  " "    0.267               0.000 pll0\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651361484983 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.330               0.000 vt:vt0\|vga:vga0\|vgaclk  " "    0.330               0.000 vt:vt0\|vga:vga0\|vgaclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651361484983 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.352               0.000 unibus:pdp11\|rk11:rk0\|sdspi:sd1\|clk  " "    0.352               0.000 unibus:pdp11\|rk11:rk0\|sdspi:sd1\|clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651361484983 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.354               0.000 unibus:pdp11\|rl11:rl0\|sdspi:sd1\|clk  " "    0.354               0.000 unibus:pdp11\|rl11:rl0\|sdspi:sd1\|clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651361484983 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1651361484983 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1651361484990 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1651361484996 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.166 " "Worst-case minimum pulse width slack is -3.166" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651361485003 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651361485003 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.166           -7129.061 cpuclk  " "   -3.166           -7129.061 cpuclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651361485003 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.636            -592.861 vt:vt0\|vga:vga0\|vgaclk  " "   -2.636            -592.861 vt:vt0\|vga:vga0\|vgaclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651361485003 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.636            -317.576 unibus:pdp11\|rl11:rl0\|sdspi:sd1\|clk  " "   -2.636            -317.576 unibus:pdp11\|rl11:rl0\|sdspi:sd1\|clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651361485003 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.636            -315.001 unibus:pdp11\|rk11:rk0\|sdspi:sd1\|clk  " "   -2.636            -315.001 unibus:pdp11\|rk11:rk0\|sdspi:sd1\|clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651361485003 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.636            -311.817 unibus:pdp11\|rh11:rh0\|sdspi:sd1\|clk  " "   -2.636            -311.817 unibus:pdp11\|rh11:rh0\|sdspi:sd1\|clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651361485003 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.190               0.000 pll0\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL\|vcoph\[0\]  " "    1.190               0.000 pll0\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651361485003 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.880               0.000 pll0\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk  " "    2.880               0.000 pll0\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651361485003 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.713               0.000 clkin  " "    8.713               0.000 clkin " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651361485003 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1651361485003 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 54 synchronizer chains. " "Report Metastability: Found 54 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Design MTBF is not calculated because the design doesn't meet its timing requirements. " "Design MTBF is not calculated because the design doesn't meet its timing requirements." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1651361485323 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1651361485323 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV -40C Model" {  } {  } 0 0 "Analyzing Slow 1100mV -40C Model" 0 0 "Timing Analyzer" 0 0 1651361485333 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1651361485412 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1651361499311 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pll0\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: pll0\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651361500523 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pll0\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: pll0\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651361500523 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pll0\|altpll_component\|auto_generated\|generic_pll1~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: pll0\|altpll_component\|auto_generated\|generic_pll1~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651361500523 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1651361500523 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1651361501429 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1651361502306 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1651361502306 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -28.584 " "Worst-case setup slack is -28.584" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651361502310 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651361502310 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -28.584          -81447.680 cpuclk  " "  -28.584          -81447.680 cpuclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651361502310 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -23.788           -1561.217 pll0\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk  " "  -23.788           -1561.217 pll0\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651361502310 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -12.754           -1581.936 unibus:pdp11\|rh11:rh0\|sdspi:sd1\|clk  " "  -12.754           -1581.936 unibus:pdp11\|rh11:rh0\|sdspi:sd1\|clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651361502310 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -11.361            -934.976 vt:vt0\|vga:vga0\|vgaclk  " "  -11.361            -934.976 vt:vt0\|vga:vga0\|vgaclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651361502310 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -10.373           -1535.247 unibus:pdp11\|rl11:rl0\|sdspi:sd1\|clk  " "  -10.373           -1535.247 unibus:pdp11\|rl11:rl0\|sdspi:sd1\|clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651361502310 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -10.295           -1515.981 unibus:pdp11\|rk11:rk0\|sdspi:sd1\|clk  " "  -10.295           -1515.981 unibus:pdp11\|rk11:rk0\|sdspi:sd1\|clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651361502310 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.629            -650.592 clkin  " "   -4.629            -650.592 clkin " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651361502310 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1651361502310 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.097 " "Worst-case hold slack is 0.097" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651361502654 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651361502654 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.097               0.000 clkin  " "    0.097               0.000 clkin " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651361502654 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.165               0.000 unibus:pdp11\|rh11:rh0\|sdspi:sd1\|clk  " "    0.165               0.000 unibus:pdp11\|rh11:rh0\|sdspi:sd1\|clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651361502654 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.256               0.000 cpuclk  " "    0.256               0.000 cpuclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651361502654 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.342               0.000 pll0\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk  " "    0.342               0.000 pll0\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651361502654 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.357               0.000 vt:vt0\|vga:vga0\|vgaclk  " "    0.357               0.000 vt:vt0\|vga:vga0\|vgaclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651361502654 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.373               0.000 unibus:pdp11\|rk11:rk0\|sdspi:sd1\|clk  " "    0.373               0.000 unibus:pdp11\|rk11:rk0\|sdspi:sd1\|clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651361502654 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.373               0.000 unibus:pdp11\|rl11:rl0\|sdspi:sd1\|clk  " "    0.373               0.000 unibus:pdp11\|rl11:rl0\|sdspi:sd1\|clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651361502654 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1651361502654 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1651361502679 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1651361502683 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.166 " "Worst-case minimum pulse width slack is -3.166" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651361502731 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651361502731 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.166           -6951.483 cpuclk  " "   -3.166           -6951.483 cpuclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651361502731 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.636            -589.340 vt:vt0\|vga:vga0\|vgaclk  " "   -2.636            -589.340 vt:vt0\|vga:vga0\|vgaclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651361502731 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.636            -312.776 unibus:pdp11\|rl11:rl0\|sdspi:sd1\|clk  " "   -2.636            -312.776 unibus:pdp11\|rl11:rl0\|sdspi:sd1\|clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651361502731 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.636            -304.701 unibus:pdp11\|rk11:rk0\|sdspi:sd1\|clk  " "   -2.636            -304.701 unibus:pdp11\|rk11:rk0\|sdspi:sd1\|clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651361502731 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.636            -304.274 unibus:pdp11\|rh11:rh0\|sdspi:sd1\|clk  " "   -2.636            -304.274 unibus:pdp11\|rh11:rh0\|sdspi:sd1\|clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651361502731 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.190               0.000 pll0\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL\|vcoph\[0\]  " "    1.190               0.000 pll0\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651361502731 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.768               0.000 pll0\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk  " "    2.768               0.000 pll0\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651361502731 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.669               0.000 clkin  " "    8.669               0.000 clkin " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651361502731 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1651361502731 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 54 synchronizer chains. " "Report Metastability: Found 54 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Design MTBF is not calculated because the design doesn't meet its timing requirements. " "Design MTBF is not calculated because the design doesn't meet its timing requirements." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1651361503064 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1651361503064 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 100C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 100C Model" 0 0 "Timing Analyzer" 0 0 1651361503072 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1651361503531 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1651361513994 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pll0\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: pll0\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651361515153 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pll0\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: pll0\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651361515153 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pll0\|altpll_component\|auto_generated\|generic_pll1~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: pll0\|altpll_component\|auto_generated\|generic_pll1~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651361515153 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1651361515153 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1651361516248 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1651361516634 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1651361516634 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -15.621 " "Worst-case setup slack is -15.621" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651361516637 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651361516637 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -15.621          -43959.161 cpuclk  " "  -15.621          -43959.161 cpuclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651361516637 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -12.834            -848.322 pll0\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk  " "  -12.834            -848.322 pll0\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651361516637 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.072            -444.999 vt:vt0\|vga:vga0\|vgaclk  " "   -7.072            -444.999 vt:vt0\|vga:vga0\|vgaclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651361516637 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.384            -788.173 unibus:pdp11\|rh11:rh0\|sdspi:sd1\|clk  " "   -6.384            -788.173 unibus:pdp11\|rh11:rh0\|sdspi:sd1\|clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651361516637 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.080            -755.976 unibus:pdp11\|rl11:rl0\|sdspi:sd1\|clk  " "   -5.080            -755.976 unibus:pdp11\|rl11:rl0\|sdspi:sd1\|clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651361516637 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.701            -769.523 unibus:pdp11\|rk11:rk0\|sdspi:sd1\|clk  " "   -4.701            -769.523 unibus:pdp11\|rk11:rk0\|sdspi:sd1\|clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651361516637 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.565            -291.565 clkin  " "   -2.565            -291.565 clkin " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651361516637 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1651361516637 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.039 " "Worst-case hold slack is 0.039" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651361517006 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651361517006 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.039               0.000 unibus:pdp11\|rh11:rh0\|sdspi:sd1\|clk  " "    0.039               0.000 unibus:pdp11\|rh11:rh0\|sdspi:sd1\|clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651361517006 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.095               0.000 vt:vt0\|vga:vga0\|vgaclk  " "    0.095               0.000 vt:vt0\|vga:vga0\|vgaclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651361517006 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.114               0.000 unibus:pdp11\|rk11:rk0\|sdspi:sd1\|clk  " "    0.114               0.000 unibus:pdp11\|rk11:rk0\|sdspi:sd1\|clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651361517006 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.115               0.000 unibus:pdp11\|rl11:rl0\|sdspi:sd1\|clk  " "    0.115               0.000 unibus:pdp11\|rl11:rl0\|sdspi:sd1\|clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651361517006 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.135               0.000 cpuclk  " "    0.135               0.000 cpuclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651361517006 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.179               0.000 clkin  " "    0.179               0.000 clkin " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651361517006 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.179               0.000 pll0\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk  " "    0.179               0.000 pll0\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651361517006 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1651361517006 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1651361517013 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1651361517025 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -2.636 " "Worst-case minimum pulse width slack is -2.636" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651361517035 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651361517035 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.636           -2439.811 cpuclk  " "   -2.636           -2439.811 cpuclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651361517035 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.174            -391.448 vt:vt0\|vga:vga0\|vgaclk  " "   -2.174            -391.448 vt:vt0\|vga:vga0\|vgaclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651361517035 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.174            -128.869 unibus:pdp11\|rl11:rl0\|sdspi:sd1\|clk  " "   -2.174            -128.869 unibus:pdp11\|rl11:rl0\|sdspi:sd1\|clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651361517035 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.174            -125.611 unibus:pdp11\|rk11:rk0\|sdspi:sd1\|clk  " "   -2.174            -125.611 unibus:pdp11\|rk11:rk0\|sdspi:sd1\|clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651361517035 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.174            -123.315 unibus:pdp11\|rh11:rh0\|sdspi:sd1\|clk  " "   -2.174            -123.315 unibus:pdp11\|rh11:rh0\|sdspi:sd1\|clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651361517035 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.190               0.000 pll0\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL\|vcoph\[0\]  " "    1.190               0.000 pll0\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651361517035 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.121               0.000 pll0\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk  " "    3.121               0.000 pll0\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651361517035 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.688               0.000 clkin  " "    8.688               0.000 clkin " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651361517035 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1651361517035 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 54 synchronizer chains. " "Report Metastability: Found 54 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Design MTBF is not calculated because the design doesn't meet its timing requirements. " "Design MTBF is not calculated because the design doesn't meet its timing requirements." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1651361517364 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1651361517364 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV -40C Model" {  } {  } 0 0 "Analyzing Fast 1100mV -40C Model" 0 0 "Timing Analyzer" 0 0 1651361517372 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pll0\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: pll0\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651361518087 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pll0\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: pll0\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651361518087 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pll0\|altpll_component\|auto_generated\|generic_pll1~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: pll0\|altpll_component\|auto_generated\|generic_pll1~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651361518087 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1651361518087 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1651361519197 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1651361519555 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1651361519555 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -13.034 " "Worst-case setup slack is -13.034" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651361519559 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651361519559 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -13.034          -36595.974 cpuclk  " "  -13.034          -36595.974 cpuclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651361519559 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -11.233            -740.621 pll0\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk  " "  -11.233            -740.621 pll0\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651361519559 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.856            -380.476 vt:vt0\|vga:vga0\|vgaclk  " "   -5.856            -380.476 vt:vt0\|vga:vga0\|vgaclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651361519559 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.587            -691.174 unibus:pdp11\|rh11:rh0\|sdspi:sd1\|clk  " "   -5.587            -691.174 unibus:pdp11\|rh11:rh0\|sdspi:sd1\|clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651361519559 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.565            -666.705 unibus:pdp11\|rl11:rl0\|sdspi:sd1\|clk  " "   -4.565            -666.705 unibus:pdp11\|rl11:rl0\|sdspi:sd1\|clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651361519559 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.309            -669.716 unibus:pdp11\|rk11:rk0\|sdspi:sd1\|clk  " "   -4.309            -669.716 unibus:pdp11\|rk11:rk0\|sdspi:sd1\|clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651361519559 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.053            -235.748 clkin  " "   -2.053            -235.748 clkin " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651361519559 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1651361519559 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.016 " "Worst-case hold slack is 0.016" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651361519891 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651361519891 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.016               0.000 unibus:pdp11\|rh11:rh0\|sdspi:sd1\|clk  " "    0.016               0.000 unibus:pdp11\|rh11:rh0\|sdspi:sd1\|clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651361519891 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.075               0.000 vt:vt0\|vga:vga0\|vgaclk  " "    0.075               0.000 vt:vt0\|vga:vga0\|vgaclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651361519891 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.086               0.000 unibus:pdp11\|rk11:rk0\|sdspi:sd1\|clk  " "    0.086               0.000 unibus:pdp11\|rk11:rk0\|sdspi:sd1\|clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651361519891 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.087               0.000 unibus:pdp11\|rl11:rl0\|sdspi:sd1\|clk  " "    0.087               0.000 unibus:pdp11\|rl11:rl0\|sdspi:sd1\|clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651361519891 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.140               0.000 cpuclk  " "    0.140               0.000 cpuclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651361519891 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.159               0.000 pll0\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk  " "    0.159               0.000 pll0\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651361519891 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.165               0.000 clkin  " "    0.165               0.000 clkin " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651361519891 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1651361519891 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1651361519898 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1651361519903 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -2.636 " "Worst-case minimum pulse width slack is -2.636" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651361519913 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651361519913 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.636           -2429.327 cpuclk  " "   -2.636           -2429.327 cpuclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651361519913 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.174            -379.743 vt:vt0\|vga:vga0\|vgaclk  " "   -2.174            -379.743 vt:vt0\|vga:vga0\|vgaclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651361519913 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.174            -116.308 unibus:pdp11\|rl11:rl0\|sdspi:sd1\|clk  " "   -2.174            -116.308 unibus:pdp11\|rl11:rl0\|sdspi:sd1\|clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651361519913 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.174            -115.487 unibus:pdp11\|rk11:rk0\|sdspi:sd1\|clk  " "   -2.174            -115.487 unibus:pdp11\|rk11:rk0\|sdspi:sd1\|clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651361519913 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.174            -115.410 unibus:pdp11\|rh11:rh0\|sdspi:sd1\|clk  " "   -2.174            -115.410 unibus:pdp11\|rh11:rh0\|sdspi:sd1\|clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651361519913 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.190               0.000 pll0\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL\|vcoph\[0\]  " "    1.190               0.000 pll0\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651361519913 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.113               0.000 pll0\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk  " "    3.113               0.000 pll0\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651361519913 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.615               0.000 clkin  " "    8.615               0.000 clkin " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651361519913 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1651361519913 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 54 synchronizer chains. " "Report Metastability: Found 54 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Design MTBF is not calculated because the design doesn't meet its timing requirements. " "Design MTBF is not calculated because the design doesn't meet its timing requirements." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1651361520244 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1651361520244 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1651361522541 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1651361522544 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 6 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5501 " "Peak virtual memory: 5501 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1651361522810 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Apr 30 19:32:02 2022 " "Processing ended: Sat Apr 30 19:32:02 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1651361522810 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:50 " "Elapsed time: 00:00:50" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1651361522810 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:52 " "Total CPU time (on all processors): 00:01:52" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1651361522810 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1651361522810 ""}
