<inh f='llvm/llvm/include/llvm/MC/MCAsmInfo.h' l='56' c='llvm::MCAsmInfo'/>
<def f='llvm/llvm/include/llvm/MC/MCAsmInfoELF.h' l='16' ll='26'/>
<size>408</size>
<fun r='_ZN4llvm12MCAsmInfoELF6anchorEv'/>
<fun r='_ZNK4llvm12MCAsmInfoELF28getNonexecutableStackSectionERNS_9MCContextE'/>
<mbr r='llvm::MCAsmInfoELF::UsesNonexecutableStackSection' o='3224' t='bool'/>
<fun r='_ZN4llvm12MCAsmInfoELFC1Ev'/>
<fun r='_ZN4llvm12MCAsmInfoELF6anchorEv'/>
<fun r='_ZNK4llvm12MCAsmInfoELF28getNonexecutableStackSectionERNS_9MCContextE'/>
<fun r='_ZN4llvm12MCAsmInfoELFC1Ev'/>
<ovr f='llvm/llvm/lib/Target/AArch64/MCTargetDesc/AArch64MCAsmInfo.h' l='32' c='llvm::AArch64MCAsmInfoELF'/>
<ovr f='llvm/llvm/lib/Target/AMDGPU/MCTargetDesc/AMDGPUMCAsmInfo.h' l='26' c='llvm::AMDGPUMCAsmInfo'/>
<ovr f='llvm/llvm/lib/Target/ARM/MCTargetDesc/ARMMCAsmInfo.h' l='30' c='llvm::ARMELFMCAsmInfo'/>
<ovr f='llvm/llvm/lib/Target/Hexagon/MCTargetDesc/HexagonMCAsmInfo.h' l='21' c='llvm::HexagonMCAsmInfo'/>
<ovr f='llvm/llvm/lib/Target/Lanai/MCTargetDesc/LanaiMCAsmInfo.h' l='21' c='llvm::LanaiMCAsmInfo'/>
<ovr f='llvm/llvm/lib/Target/MSP430/MCTargetDesc/MSP430MCAsmInfo.h' l='21' c='llvm::MSP430MCAsmInfo'/>
<ovr f='llvm/llvm/lib/Target/Mips/MCTargetDesc/MipsMCAsmInfo.h' l='21' c='llvm::MipsMCAsmInfo'/>
<ovr f='llvm/llvm/lib/Target/PowerPC/MCTargetDesc/PPCMCAsmInfo.h' l='29' c='llvm::PPCELFMCAsmInfo'/>
<ovr f='llvm/llvm/lib/Target/Sparc/MCTargetDesc/SparcMCAsmInfo.h' l='22' c='llvm::SparcELFMCAsmInfo'/>
<ovr f='llvm/llvm/lib/Target/SystemZ/MCTargetDesc/SystemZMCAsmInfo.h' l='18' c='llvm::SystemZMCAsmInfo'/>
<ovr f='llvm/llvm/lib/Target/X86/MCTargetDesc/X86MCAsmInfo.h' l='38' c='llvm::X86ELFMCAsmInfo'/>
<ovr f='llvm/llvm/lib/Target/XCore/MCTargetDesc/XCoreMCAsmInfo.h' l='21' c='llvm::XCoreMCAsmInfo'/>
