# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../rpl_adder_4b.srcs/sources_1/imports/new/fulladder.vhd" \
"../../../../rpl_adder_4b.srcs/sources_1/imports/new/halfadder.vhd" \
"../../../../rpl_adder_4b.srcs/sources_1/imports/new/or_gate.vhd" \
"../../../../rpl_adder_4b.srcs/sources_1/new/rpl_adder_4b.vhd" \
"../../../../rpl_adder_4b.srcs/sim_1/new/Tb_rpl_adder_4b.vhd" \

# Do not sort compile order
nosort
