<?xml version="1.0" encoding="UTF-8"?>
<ipxact:busDefinition xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance" xmlns:ipxact="http://www.accellera.org/XMLSchema/IPXACT/1685-2014" xmlns:kactus2="http://kactus2.cs.tut.fi" xsi:schemaLocation="http://www.accellera.org/XMLSchema/IPXACT/1685-2014/ http://www.accellera.org/XMLSchema/IPXACT/1685-2014/index.xsd">
	<ipxact:vendor>tuni.fi</ipxact:vendor>
	<ipxact:library>interface</ipxact:library>
	<ipxact:name>intra_cpu</ipxact:name>
	<ipxact:version>1.0</ipxact:version>
	<ipxact:directConnection>true</ipxact:directConnection>
	<ipxact:broadcast>true</ipxact:broadcast>
	<ipxact:isAddressable>false</ipxact:isAddressable>
	<ipxact:maxMasters>0</ipxact:maxMasters>
	<ipxact:maxSlaves>0</ipxact:maxSlaves>
	<ipxact:systemGroupNames>
		<ipxact:systemGroupName>Decoder</ipxact:systemGroupName>
		<ipxact:systemGroupName>MemoryControl</ipxact:systemGroupName>
		<ipxact:systemGroupName>ALU</ipxact:systemGroupName>
		<ipxact:systemGroupName>RegisterBank</ipxact:systemGroupName>
		<ipxact:systemGroupName>ClockSource</ipxact:systemGroupName>
		<ipxact:systemGroupName>ClockSink</ipxact:systemGroupName>
	</ipxact:systemGroupNames>
	<ipxact:description>Bus definition that bundles signals in our example CPU core. Each system group corresponds an element in the core, so that each signal with a group is accessed by the element corresponding the group.

Notice that even though the abstraction definition contains a signal that passes addresses, this is not addressable bus as no memory maps may be traced through this interface.</ipxact:description>
	<ipxact:vendorExtensions>
		<kactus2:version>3,4,4,0</kactus2:version>
	</ipxact:vendorExtensions>
</ipxact:busDefinition>
