============================================================
   Tang Dynasty, V5.6.71036
      Copyright (c) 2012-2023 Anlogic Inc.
   Executable = D:/eg4s20/TD 5.6.2/bin/td.exe
   Built at =   20:34:38 Mar 21 2023
   Run by =     W1030
   Run Date =   Fri Jun 28 11:06:26 2024

   Run on =     LMZS
============================================================
RUN-1002 : start command "open_project m0soc.prj"
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :   default_reg_initial   |    auto    |       auto       |        
RUN-1001 :        infer_add        |     on     |        on        |        
RUN-1001 :        infer_fsm        |    off     |       off        |        
RUN-1001 :        infer_mult       |     on     |        on        |        
RUN-1001 :        infer_ram        |     on     |        on        |        
RUN-1001 :        infer_reg        |     on     |        on        |        
RUN-1001 :   infer_reg_init_value  |     on     |        on        |        
RUN-1001 :        infer_rom        |     on     |        on        |        
RUN-1001 :      infer_shifter      |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      |        
RUN-1001 :        elf_sload        |    off     |       off        |        
RUN-1001 :       fix_undriven      |     0      |        0         |        
RUN-1001 :         flatten         |    off     |       off        |        
RUN-1001 :       gate_sharing      |     on     |        on        |        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      |        
RUN-1001 :   impl_internal_tribuf  |     on     |        on        |        
RUN-1001 :      impl_set_reset     |     on     |        on        |        
RUN-1001 :        infer_gsr        |    off     |       off        |        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       |        
RUN-1001 :        max_fanout       |    9999    |       9999       |        
RUN-1001 :      max_oh2bin_len     |     10     |        10        |        
RUN-1001 :       merge_equal       |     on     |        on        |        
RUN-1001 :       merge_equiv       |     on     |        on        |        
RUN-1001 :        merge_mux        |    off     |       off        |        
RUN-1001 :     min_control_set     |     8      |        8         |        
RUN-1001 :      min_ripple_len     |    auto    |       auto       |        
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       |        
RUN-1001 :     opt_adder_fanout    |     on     |        on        |        
RUN-1001 :        opt_arith        |     on     |        on        |        
RUN-1001 :       opt_big_gate      |    off     |       off        |        
RUN-1001 :        opt_const        |     on     |        on        |        
RUN-1001 :      opt_const_mult     |     on     |        on        |        
RUN-1001 :       opt_lessthan      |     on     |        on        |        
RUN-1001 :         opt_mux         |    off     |       off        |        
RUN-1001 :         opt_ram         |    high    |       high       |        
RUN-1001 :      rtl_sim_model      |    off     |       off        |        
RUN-1001 :         seq_syn         |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
HDL-1007 : analyze verilog file ../../../rtl/al_ip/SDRAM.v
HDL-1007 : analyze verilog file ../../../rtl/al_ip/clk_gen.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in ../../../rtl/al_ip/clk_gen.v(79)
HDL-1007 : analyze verilog file ../../../rtl/al_ip/fifo_data.v
HDL-1007 : analyze verilog file ../../al_ip/sd2isp_fifo.v
HDL-1007 : analyze verilog file ../../al_ip/fifo_buf.v
HDL-1007 : analyze verilog file ../../al_ip/fifo_data_out.v
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/AHBISPSYS.v
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/conv_mask4.v
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/conv_mask5.v
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/conv_mask6.v
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/demosaic.v
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/gamma.v
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/gamma_rom.v
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/slidingWindow_5X5.v
HDL-1007 : analyze verilog file ../../../rtl/AHBlite_Block_RAM.v
HDL-1007 : analyze verilog file ../../../rtl/Block_RAM.v
HDL-1007 : analyze verilog file ../../../rtl/ahb/AHBlite_Decoder.v
HDL-1007 : analyze verilog file ../../../rtl/ahb/AHBlite_Interconnect.v
HDL-1007 : analyze verilog file ../../../rtl/ahb/AHBlite_SlaveMUX.v
HDL-1007 : analyze verilog file ../../../rtl/apb/cmsdk_ahb_to_apb.v
HDL-1007 : analyze verilog file ../../../rtl/apb/cmsdk_apb_slave_mux.v
HDL-1007 : analyze verilog file ../../../rtl/apb_sdcard/apb_sdcard.v
HDL-1007 : analyze verilog file ../../../rtl/apb_sdcard/sd_reader.v
HDL-1007 : analyze verilog file ../../../rtl/apb_sdcard/sdcmd_ctrl.v
HDL-1007 : analyze verilog file ../../../rtl/apb_vga/vga_ctrl.v
HDL-1007 : analyze verilog file ../../../rtl/cortexm0ds_logic.v
HDL-1007 : analyze verilog file ../../../rtl/sdram/ctrl/sdram_a_ref.v
HDL-1007 : analyze verilog file ../../../rtl/sdram/ctrl/sdram_arbit.v
HDL-1007 : analyze verilog file ../../../rtl/sdram/ctrl/sdram_ctrl.v
HDL-1007 : analyze verilog file ../../../rtl/sdram/ctrl/sdram_init.v
HDL-1007 : analyze verilog file ../../../rtl/sdram/ctrl/sdram_read.v
HDL-1007 : analyze verilog file ../../../rtl/sdram/ctrl/sdram_write.v
HDL-1007 : analyze verilog file ../../../rtl/sdram/fifo_ctrl.v
HDL-1007 : analyze verilog file ../../../rtl/sdram/sdram_top.v
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/bypass.v
HDL-1007 : analyze verilog file ../../../rtl/keyboard.v
HDL-1007 : analyze verilog file ../../../rtl/CortexM0_SoC.v
HDL-1007 : undeclared symbol 'row', assumed default net type 'wire' in ../../../rtl/CortexM0_SoC.v(105)
HDL-1007 : undeclared symbol 'tx_busy', assumed default net type 'wire' in ../../../rtl/CortexM0_SoC.v(813)
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/colorcorrecction.v
HDL-1007 : analyze verilog file ../../../rtl/apb_gpio/apb_gpio.v
HDL-1007 : analyze verilog file ../../../rtl/apb_vga/apb_vga.v
HDL-1007 : analyze verilog file ../../../rtl/apb_uart/apb_uart.v
HDL-1007 : analyze verilog file ../../../rtl/apb_uart/rs232.v
HDL-1007 : analyze verilog file ../../../rtl/apb_uart/uart_rx.v
HDL-1007 : analyze verilog file ../../../rtl/apb_uart/uart_tx.v
RUN-1001 : Project manager successfully analyzed 44 source files.
RUN-1002 : start command "import_device eagle_s20.db -package EG4S20BG256"
ARC-1001 : Device Initialization.
ARC-1001 : ------------------------------------------------------------------
ARC-1001 :            OPTION            |          IO          |   SETTING   
ARC-1001 : ------------------------------------------------------------------
ARC-1001 :   cso_b/cclk/mosi/miso/dout  |  T3/R11/T10/P10/S11  |    gpio    
ARC-1001 :             done             |         P13          |    gpio    
ARC-1001 :           program_b          |          T2          |  dedicate  
ARC-1001 :        tdi/tms/tck/tdo       |   C12/A15/C14/E14    |  dedicate  
ARC-1001 : ------------------------------------------------------------------
ARC-1004 : Device setting, marked 5 dedicate IOs in total.
RUN-1002 : start command "import_db ../syn_1/m0soc_gate.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.71036.
RUN-1001 : Database version number 46146.
RUN-1001 : Import flow parameters
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.71036 , DB_VERSION=46146
RUN-1003 : finish command "import_db ../syn_1/m0soc_gate.db" in  1.410207s wall, 0.578125s user + 0.062500s system = 0.640625s CPU (45.4%)

RUN-1004 : used memory is 283 MB, reserved memory is 260 MB, peak memory is 289 MB
RUN-1002 : start command "read_sdc ../../m0soc.sdc"
RUN-1002 : start command "get_ports clk"
RUN-1002 : start command "create_clock -name clk -period 41.6 -waveform 20.8 41.6  -add"
RUN-1102 : create_clock: clock name: clk, type: 0, period: 41600, rise: 20800, fall: 0.
RUN-1002 : start command "derive_pll_clocks"
USR-1002 : Gen clock cmd:  create_generated_clock -name {clk_gen_inst/pll_inst.clkc[1]} -source [get_ports {clk}] -master_clock {clk} -multiply_by 6.2500 [get_pins {clk_gen_inst/pll_inst.clkc[1]}]
RUN-1002 : start command "get_ports clk"
RUN-1002 : start command "get_pins clk_gen_inst/pll_inst.clkc[1]"
RUN-1002 : start command "create_generated_clock -name clk_gen_inst/pll_inst.clkc[1] -source  -master_clock clk -multiply_by 6.2500 "
USR-1002 : Gen clock cmd:  create_generated_clock -name {clk_gen_inst/pll_inst.clkc[3]} -source [get_ports {clk}] -master_clock {clk} -multiply_by 6.2500 [get_pins {clk_gen_inst/pll_inst.clkc[3]}]
RUN-1002 : start command "get_ports clk"
RUN-1002 : start command "get_pins clk_gen_inst/pll_inst.clkc[3]"
RUN-1002 : start command "create_generated_clock -name clk_gen_inst/pll_inst.clkc[3] -source  -master_clock clk -multiply_by 6.2500 "
USR-1002 : Gen clock cmd:  create_generated_clock -name {clk_gen_inst/pll_inst.clkc[4]} -source [get_ports {clk}] -master_clock {clk} -multiply_by 5.0000 [get_pins {clk_gen_inst/pll_inst.clkc[4]}]
RUN-1002 : start command "get_ports clk"
RUN-1002 : start command "get_pins clk_gen_inst/pll_inst.clkc[4]"
RUN-1002 : start command "create_generated_clock -name clk_gen_inst/pll_inst.clkc[4] -source  -master_clock clk -multiply_by 5.0000 "
RUN-1002 : start command "read_sdc -ip fifo_data ../../../rtl/al_ip/fifo_data.tcl"
RUN-1002 : start command "get_ports clkw"
RUN-1002 : start command "get_nets  clkw  "
RUN-1002 : start command "get_clocks -nowarn -of nets 4488240824320"
RUN-1002 : start command "get_ports clkr"
RUN-1002 : start command "get_nets  clkr  "
RUN-1002 : start command "get_clocks -nowarn -of nets 101167954657280"
RUN-1002 : start command "get_property -nowarn -max PERIOD "
RUN-1002 : start command "get_property -nowarn -max PERIOD "
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  8.0199999999999996 -datapath_only"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_false_path -from  -to  -hold 8.0199999999999996"
USR-1002 : set_false_path -help -setup -hold -from <list> -rise_from <list> -fall_from <list> -to <list> -rise_to <list> -fall_to <list> -through <list>
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  8.0199999999999996 -datapath_only"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_false_path -from  -to  -hold 8.0199999999999996"
USR-1002 : set_false_path -help -setup -hold -from <list> -rise_from <list> -fall_from <list> -to <list> -rise_to <list> -fall_to <list> -through <list>
RUN-1002 : start command "read_sdc -ip fifo_data_out ../../al_ip/fifo_data_out.tcl"
RUN-1002 : start command "get_ports clkw"
RUN-1002 : start command "get_nets  clkw  "
RUN-1002 : start command "get_clocks -nowarn -of nets 101167954657280"
RUN-1002 : start command "get_ports clkr"
RUN-1002 : start command "get_nets  clkr  "
RUN-1002 : start command "get_clocks -nowarn -of nets 4496830758912"
RUN-1002 : start command "get_property -nowarn -max PERIOD "
RUN-1002 : start command "get_property -nowarn -max PERIOD "
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  6.3559999999999999 -datapath_only"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_false_path -from  -to  -hold 6.3559999999999999"
USR-1002 : set_false_path -help -setup -hold -from <list> -rise_from <list> -fall_from <list> -to <list> -rise_to <list> -fall_to <list> -through <list>
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  6.3559999999999999 -datapath_only"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_false_path -from  -to  -hold 6.3559999999999999"
USR-1002 : set_false_path -help -setup -hold -from <list> -rise_from <list> -fall_from <list> -to <list> -rise_to <list> -fall_to <list> -through <list>
RUN-1002 : start command "read_sdc -ip sd2isp_fifo ../../al_ip/sd2isp_fifo.tcl"
RUN-1002 : start command "get_ports clkw"
RUN-1002 : start command "get_nets  clkw  "
RUN-1002 : start command "get_clocks -nowarn -of nets 90473486090240"
RUN-1002 : start command "get_ports clkr"
RUN-1002 : start command "get_nets  clkr  "
RUN-1002 : start command "get_clocks -nowarn -of nets 4488240824320"
RUN-1002 : start command "get_property -nowarn -max PERIOD "
RUN-1002 : start command "get_property -nowarn -max PERIOD "
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  6.3559999999999999 -datapath_only"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_false_path -from  -to  -hold 6.3559999999999999"
USR-1002 : set_false_path -help -setup -hold -from <list> -rise_from <list> -fall_from <list> -to <list> -rise_to <list> -fall_to <list> -through <list>
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  6.3559999999999999 -datapath_only"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_false_path -from  -to  -hold 6.3559999999999999"
USR-1002 : set_false_path -help -setup -hold -from <list> -rise_from <list> -fall_from <list> -to <list> -rise_to <list> -fall_to <list> -through <list>
RUN-1002 : start command "config_chipwatcher ../../apb.cwc -dir "
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model CortexM0_SoC
KIT-1004 : ChipWatcher: import watcher inst auto_chipwatcher_0 completed, there are 9 view nodes, 85 trigger nets, 85 data nets.
KIT-1004 : Chipwatcher code = 1010011111010011
RUN-1002 : start command "compile_watcher"
RUN-1002 : start command "read_verilog -no_sch -dir D:/eg4s20/TD 5.6.2/cw/ -file m0soc_watcherInst.sv -lib cw -top CW_TOP_WRAPPER"
HDL-1007 : analyze verilog file D:/eg4s20/TD 5.6.2/cw\bus_det.v
HDL-1007 : analyze verilog file D:/eg4s20/TD 5.6.2/cw\bus_top.sv
HDL-1007 : analyze verilog file D:/eg4s20/TD 5.6.2/cw\cfg_int.v
HDL-1007 : analyze verilog file D:/eg4s20/TD 5.6.2/cw\cwc_cfg_int.v
HDL-1007 : analyze verilog file D:/eg4s20/TD 5.6.2/cw\cwc_top.sv
HDL-1007 : analyze verilog file D:/eg4s20/TD 5.6.2/cw\detect_bus.v
HDL-1007 : analyze verilog file D:/eg4s20/TD 5.6.2/cw\detect_non_bus.v
HDL-1007 : analyze verilog file D:/eg4s20/TD 5.6.2/cw\emb_ctrl.v
HDL-1007 : analyze verilog file D:/eg4s20/TD 5.6.2/cw\register.v
HDL-1007 : analyze verilog file D:/eg4s20/TD 5.6.2/cw\tap.v
HDL-1007 : analyze verilog file D:/eg4s20/TD 5.6.2/cw\trigger.sv
HDL-1007 : analyze verilog file m0soc_watcherInst.sv
HDL-1007 : elaborate module CW_TOP_WRAPPER in m0soc_watcherInst.sv(1)
HDL-1007 : elaborate module cwc_top(BUS_NUM=9,BUS_DIN_NUM=85,BUS_CTRL_NUM=206,BUS_WIDTH='{32'sb01,32'sb01,32'sb01000,32'sb01000,32'sb01,32'sb01,32'sb0100000,32'sb01,32'sb0100000},BUS_DIN_POS='{32'sb0,32'sb01,32'sb010,32'sb01010,32'sb010010,32'sb010011,32'sb010100,32'sb0110100,32'sb0110101},BUS_CTRL_POS='{32'sb0,32'sb0110,32'sb01100,32'sb0100000,32'sb0110100,32'sb0111010,32'sb01000000,32'sb010000100,32'sb010001010}) in D:/eg4s20/TD 5.6.2/cw\cwc_top.sv(21)
HDL-1007 : elaborate module cwc_cfg_int(CTRL_REG_LEN=228) in D:/eg4s20/TD 5.6.2/cw\cwc_cfg_int.v(21)
HDL-1007 : elaborate module register(CTRL_REG_LEN=228) in D:/eg4s20/TD 5.6.2/cw\register.v(21)
HDL-1007 : elaborate module tap in D:/eg4s20/TD 5.6.2/cw\tap.v(21)
HDL-1007 : elaborate module trigger(BUS_NUM=9,BUS_DIN_NUM=85,BUS_CTRL_NUM=206,BUS_WIDTH='{32'sb01,32'sb01,32'sb01000,32'sb01000,32'sb01,32'sb01,32'sb0100000,32'sb01,32'sb0100000},BUS_DIN_POS='{32'sb0,32'sb01,32'sb010,32'sb01010,32'sb010010,32'sb010011,32'sb010100,32'sb0110100,32'sb0110101},BUS_CTRL_POS='{32'sb0,32'sb0110,32'sb01100,32'sb0100000,32'sb0110100,32'sb0111010,32'sb01000000,32'sb010000100,32'sb010001010}) in D:/eg4s20/TD 5.6.2/cw\trigger.sv(21)
HDL-1007 : elaborate module bus_top(BUS_NODE_NUM=9,BUS_DIN_NUM=85,BUS_CTRL_NUM=206,BUS_WIDTH='{32'sb01,32'sb01,32'sb01000,32'sb01000,32'sb01,32'sb01,32'sb0100000,32'sb01,32'sb0100000},BUS_DIN_POS='{32'sb0,32'sb01,32'sb010,32'sb01010,32'sb010010,32'sb010011,32'sb010100,32'sb0110100,32'sb0110101},BUS_CTRL_POS='{32'sb0,32'sb0110,32'sb01100,32'sb0100000,32'sb0110100,32'sb0111010,32'sb01000000,32'sb010000100,32'sb010001010}) in D:/eg4s20/TD 5.6.2/cw\bus_top.sv(22)
HDL-1007 : elaborate module bus_det(BUS_WIDTH=32'sb01) in D:/eg4s20/TD 5.6.2/cw\bus_det.v(21)
HDL-1007 : elaborate module bus_det(BUS_WIDTH=32'sb01000) in D:/eg4s20/TD 5.6.2/cw\bus_det.v(21)
HDL-1007 : elaborate module bus_det(BUS_WIDTH=32'sb0100000) in D:/eg4s20/TD 5.6.2/cw\bus_det.v(21)
HDL-1007 : elaborate module emb_ctrl in D:/eg4s20/TD 5.6.2/cw\emb_ctrl.v(21)
HDL-1200 : Current top model is CW_TOP_WRAPPER
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "force_keep -a auto_chipwatcher_0_logicbram"
RUN-1002 : start command "optimize_rtl -no_sch"
RUN-1001 : Open license file D:/eg4s20/TD 5.6.2/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      |        
RUN-1001 :        elf_sload        |    off     |       off        |        
RUN-1001 :       fix_undriven      |     0      |        0         |        
RUN-1001 :         flatten         |    off     |       off        |        
RUN-1001 :       gate_sharing      |     on     |        on        |        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      |        
RUN-1001 :   impl_internal_tribuf  |     on     |        on        |        
RUN-1001 :      impl_set_reset     |     on     |        on        |        
RUN-1001 :        infer_gsr        |    off     |       off        |        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       |        
RUN-1001 :        max_fanout       |    9999    |       9999       |        
RUN-1001 :      max_oh2bin_len     |     10     |        10        |        
RUN-1001 :       merge_equal       |     on     |        on        |        
RUN-1001 :       merge_equiv       |     on     |        on        |        
RUN-1001 :        merge_mux        |    off     |       off        |        
RUN-1001 :     min_control_set     |     8      |        8         |        
RUN-1001 :      min_ripple_len     |    auto    |       auto       |        
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       |        
RUN-1001 :     opt_adder_fanout    |     on     |        on        |        
RUN-1001 :        opt_arith        |     on     |        on        |        
RUN-1001 :       opt_big_gate      |    off     |       off        |        
RUN-1001 :        opt_const        |     on     |        on        |        
RUN-1001 :      opt_const_mult     |     on     |        on        |        
RUN-1001 :       opt_lessthan      |     on     |        on        |        
RUN-1001 :         opt_mux         |    off     |       off        |        
RUN-1001 :         opt_ram         |    high    |       high       |        
RUN-1001 :      rtl_sim_model      |    off     |       off        |        
RUN-1001 :         seq_syn         |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
SYN-1012 : SanityCheck: Model "CortexM0_SoC"
SYN-1012 : SanityCheck: Model "CW_TOP_WRAPPER"
SYN-1012 : SanityCheck: Model "cwc_top(BUS_NUM=9,BUS_DIN_NUM=85,BUS_CTRL_NUM=206,BUS_WIDTH='{32'sb01,32'sb01,32'sb01000,32'sb01000,32'sb01,32'sb01,32'sb0100000,32'sb01,32'sb0100000},BUS_DIN_POS='{32'sb0,32'sb01,32'sb010,32'sb01010,32'sb010010,32'sb010011,32'sb010100,32'sb0110100,32'sb0110101},BUS_CTRL_POS='{32'sb0,32'sb0110,32'sb01100,32'sb0100000,32'sb0110100,32'sb0111010,32'sb01000000,32'sb010000100,32'sb010001010})"
SYN-1012 : SanityCheck: Model "cwc_cfg_int(CTRL_REG_LEN=228)"
SYN-1012 : SanityCheck: Model "register(CTRL_REG_LEN=228)"
SYN-1012 : SanityCheck: Model "tap"
SYN-1012 : SanityCheck: Model "trigger(BUS_NUM=9,BUS_DIN_NUM=85,BUS_CTRL_NUM=206,BUS_WIDTH='{32'sb01,32'sb01,32'sb01000,32'sb01000,32'sb01,32'sb01,32'sb0100000,32'sb01,32'sb0100000},BUS_DIN_POS='{32'sb0,32'sb01,32'sb010,32'sb01010,32'sb010010,32'sb010011,32'sb010100,32'sb0110100,32'sb0110101},BUS_CTRL_POS='{32'sb0,32'sb0110,32'sb01100,32'sb0100000,32'sb0110100,32'sb0111010,32'sb01000000,32'sb010000100,32'sb010001010})"
SYN-1012 : SanityCheck: Model "bus_top(BUS_NODE_NUM=9,BUS_DIN_NUM=85,BUS_CTRL_NUM=206,BUS_WIDTH='{32'sb01,32'sb01,32'sb01000,32'sb01000,32'sb01,32'sb01,32'sb0100000,32'sb01,32'sb0100000},BUS_DIN_POS='{32'sb0,32'sb01,32'sb010,32'sb01010,32'sb010010,32'sb010011,32'sb010100,32'sb0110100,32'sb0110101},BUS_CTRL_POS='{32'sb0,32'sb0110,32'sb01100,32'sb0100000,32'sb0110100,32'sb0111010,32'sb01000000,32'sb010000100,32'sb010001010})"
SYN-1012 : SanityCheck: Model "bus_det(BUS_WIDTH=32'sb01)"
SYN-1012 : SanityCheck: Model "bus_det(BUS_WIDTH=32'sb01000)"
SYN-1012 : SanityCheck: Model "bus_det(BUS_WIDTH=32'sb0100000)"
SYN-1012 : SanityCheck: Model "emb_ctrl"
SYN-1011 : Flatten model CortexM0_SoC
SYN-1032 : 14411/37 useful/useless nets, 11815/23 useful/useless insts
SYN-1016 : Merged 44 instances.
SYN-1032 : 13876/10 useful/useless nets, 12485/10 useful/useless insts
SYN-1014 : Optimize round 1
SYN-1032 : 13860/16 useful/useless nets, 12473/12 useful/useless insts
SYN-1021 : Optimized 4 onehot mux instances.
SYN-1020 : Optimized 1 distributor mux.
SYN-1019 : Optimized 4 mux instances.
SYN-1015 : Optimize round 1, 679 better
SYN-1014 : Optimize round 2
SYN-1032 : 13322/60 useful/useless nets, 11935/64 useful/useless insts
SYN-1015 : Optimize round 2, 128 better
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
RUN-1003 : finish command "optimize_rtl -no_sch" in  1.241515s wall, 0.562500s user + 0.015625s system = 0.578125s CPU (46.6%)

RUN-1004 : used memory is 297 MB, reserved memory is 271 MB, peak memory is 299 MB
RUN-1002 : start command "optimize_gate -no_sch"
RUN-1001 : Open license file D:/eg4s20/TD 5.6.2/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Gate Property
RUN-1001 : ------------------------------------------------------------------
RUN-1001 :          Parameters         |  Settings  |  Default Values  |  Note  
RUN-1001 : ------------------------------------------------------------------
RUN-1001 :         cascade_dsp         |    off     |       off        |        
RUN-1001 :         cascade_eram        |    off     |       off        |        
RUN-1001 :        gate_sim_model       |    off     |       off        |        
RUN-1001 :        map_sim_model        |    off     |       off        |        
RUN-1001 :         map_strategy        |     1      |        1         |        
RUN-1001 :           opt_area          |   medium   |      medium      |        
RUN-1001 :          opt_timing         |    auto    |       auto       |        
RUN-1001 :         pack_effort         |   medium   |      medium      |        
RUN-1001 :      pack_lslice_ripple     |     on     |        on        |        
RUN-1001 :   pack_lslice_ripple_ratio  |    0.5     |       0.5        |        
RUN-1001 :        pack_seq_in_io       |    auto    |       auto       |        
RUN-1001 :        ph1_mux_ratio        |    1.0     |       1.0        |        
RUN-1001 :            report           |  standard  |     standard     |        
RUN-1001 :           retiming          |    off     |       off        |        
RUN-1001 : ------------------------------------------------------------------
SYN-2001 : Map 47 IOs to PADs
RUN-1002 : start command "update_pll_param -module CortexM0_SoC"
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2512 : LOGIC BRAM "auto_chipwatcher_0_logicbram"
SYN-2571 : Optimize after map_dsp, round 1
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-1001 : Throwback 3 control mux instances
SYN-2501 : Optimize round 1
SYN-1016 : Merged 80 instances.
SYN-2501 : Optimize round 1, 162 better
SYN-2501 : Optimize round 2
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 18 macro adder
SYN-1019 : Optimized 17 mux instances.
SYN-1016 : Merged 12 instances.
SYN-1032 : 14045/2 useful/useless nets, 12667/1 useful/useless insts
RUN-1002 : start command "start_timer -prepack"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 20, tpin num: 57423, tnet num: 14045, tinst num: 12666, tnode num: 70456, tedge num: 92443.
TMR-2508 : Levelizing timing graph completed, there are 85 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 14045 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 4 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 12 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 375 (3.21), #lev = 7 (1.57)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 375 (3.21), #lev = 7 (1.57)
SYN-3001 : Logic optimization runtime opt =   0.03 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 826 instances into 375 LUTs, name keeping = 71%.
SYN-1001 : Packing model "CortexM0_SoC" ...
SYN-4010 : Pack lib has 58 rtl pack models with 25 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 642 DFF/LATCH to SEQ ...
SYN-4009 : Pack 8 carry chain into lslice
SYN-4007 : Packing 212 adder to BLE ...
SYN-4008 : Packed 212 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
RUN-1003 : finish command "optimize_gate -no_sch" in  2.129472s wall, 1.125000s user + 0.046875s system = 1.171875s CPU (55.0%)

RUN-1004 : used memory is 317 MB, reserved memory is 301 MB, peak memory is 448 MB
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model CortexM0_SoC
KIT-1004 : Compile Chipwatcher: Clear obsolete physical data.
RUN-1003 : finish command "compile_watcher" in  3.504093s wall, 1.734375s user + 0.062500s system = 1.796875s CPU (51.3%)

RUN-1004 : used memory is 318 MB, reserved memory is 301 MB, peak memory is 448 MB
RUN-1002 : start command "place"
RUN-1001 : Open license file D:/eg4s20/TD 5.6.2/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Place Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :      detailed_place     |     on     |        on        |        
RUN-1001 :          effort         |   medium   |      medium      |        
RUN-1001 :         fix_hold        |    off     |       off        |        
RUN-1001 :       legalization      |    ori     |       ori        |        
RUN-1001 :      new_spreading      |     on     |        on        |        
RUN-1001 :        opt_timing       |   medium   |      medium      |        
RUN-1001 :   post_clock_route_opt  |    off     |       off        |        
RUN-1001 :       pr_strategy       |     1      |        1         |        
RUN-1001 :        relaxation       |    1.00    |       1.00       |        
RUN-1001 :         retiming        |    off     |       off        |        
RUN-1001 : --------------------------------------------------------------
PHY-3001 : Placer runs in 18 thread(s).
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model CortexM0_SoC
SYN-5055 WARNING: The kept net ahb_to_apb/PRDATA[31] will be merged to another kept net PRDATA[31]
SYN-5055 WARNING: The kept net PRDATA[31] will be merged to another kept net PRDATA[30]
SYN-5055 WARNING: The kept net ahb_to_apb/PRDATA[30] will be merged to another kept net PRDATA[30]
SYN-5055 WARNING: The kept net PRDATA[30] will be merged to another kept net PRDATA[29]
SYN-5055 WARNING: The kept net ahb_to_apb/PRDATA[29] will be merged to another kept net PRDATA[29]
SYN-5055 WARNING: The kept net PRDATA[29] will be merged to another kept net PRDATA[28]
SYN-5055 WARNING: The kept net ahb_to_apb/PRDATA[28] will be merged to another kept net PRDATA[28]
SYN-5055 WARNING: The kept net PRDATA[28] will be merged to another kept net PRDATA[27]
SYN-5055 WARNING: The kept net ahb_to_apb/PRDATA[27] will be merged to another kept net PRDATA[27]
SYN-5055 WARNING: The kept net PRDATA[27] will be merged to another kept net PRDATA[26]
SYN-5055 Similar messages will be suppressed.
RUN-1002 : start command "phys_opt -simplify_lut"
SYN-4016 : Net config_inst_syn_10 driven by BUFG (472 clock/control pins, 0 other pins).
SYN-4027 : Net sd_reader/clk is clkc1 of pll clk_gen_inst/pll_inst.
SYN-4027 : Net clk_148m_vga_dup_1 is clkc3 of pll clk_gen_inst/pll_inst.
SYN-4027 : Net sdram_top_inst/fifo_ctrl_inst/sys_clk is clkc4 of pll clk_gen_inst/pll_inst.
SYN-4019 : Net clk_dup_11 is refclk of pll clk_gen_inst/pll_inst.
SYN-4024 : Net "SWCLK_dup_1" drives clk pins.
SYN-4025 : Tag rtl::Net SWCLK_dup_1 as clock net
SYN-4025 : Tag rtl::Net clk_148m_vga_dup_1 as clock net
SYN-4025 : Tag rtl::Net clk_dup_11 as clock net
SYN-4025 : Tag rtl::Net config_inst_syn_10 as clock net
SYN-4025 : Tag rtl::Net sd_reader/clk as clock net
SYN-4025 : Tag rtl::Net sdram_top_inst/fifo_ctrl_inst/sys_clk as clock net
SYN-4026 : Tagged 6 rtl::Net as clock net
PHY-1001 : Populate physical database on model CortexM0_SoC.
RUN-1001 : There are total 11600 instances
RUN-0007 : 6823 luts, 3738 seqs, 597 mslices, 297 lslices, 102 pads, 35 brams, 3 dsps
RUN-1001 : There are total 12980 nets
RUN-6004 WARNING: There are 1 nets with only 1 pin.
RUN-1001 : 7613 nets have 2 pins
RUN-1001 : 3990 nets have [3 - 5] pins
RUN-1001 : 814 nets have [6 - 10] pins
RUN-1001 : 330 nets have [11 - 20] pins
RUN-1001 : 212 nets have [21 - 99] pins
RUN-1001 : 20 nets have 100+ pins
RUN-1001 : Report Control nets information:
RUN-1001 : DFF Distribution
RUN-1001 : ----------------------------------
RUN-1001 :   CE   |  SSR  |  ASR  |  DFF Count  
RUN-1001 : ----------------------------------
RUN-1001 :   No   |  No   |  No   |     231     
RUN-1001 :   No   |  No   |  Yes  |    1519     
RUN-1001 :   No   |  Yes  |  No   |      0      
RUN-1001 :   Yes  |  No   |  No   |     771     
RUN-1001 :   Yes  |  No   |  Yes  |    1185     
RUN-1001 :   Yes  |  Yes  |  No   |     32      
RUN-1001 : ----------------------------------
RUN-0007 : Control Group Statistic
RUN-0007 : ---------------------------
RUN-0007 :   #CLK  |  #CE  |  #SSR/ASR  
RUN-0007 : ---------------------------
RUN-0007 :    7    |  69   |     18     
RUN-0007 : ---------------------------
RUN-0007 : Control Set = 92
PHY-3001 : Initial placement ...
PHY-3001 : design contains 11598 instances, 6823 luts, 3738 seqs, 894 slices, 163 macros(894 instances: 597 mslices 297 lslices)
PHY-0007 : Cell area utilization is 43%
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 20, tpin num: 55001, tnet num: 12978, tinst num: 11598, tnode num: 67823, tedge num: 89832.
TMR-2508 : Levelizing timing graph completed, there are 69 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 12978 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 4 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 12 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  1.095038s wall, 0.437500s user + 0.000000s system = 0.437500s CPU (40.0%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 2.9441e+06
PHY-3001 : Clustering ...
PHY-3001 : Level 0 #clusters 11598.
PHY-3001 : Level 1 #clusters 1809.
PHY-3001 : End clustering;  0.096650s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (48.5%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 43%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1): len = 929284, overlap = 327.062
PHY-3002 : Step(2): len = 796921, overlap = 386.281
PHY-3002 : Step(3): len = 588041, overlap = 473.188
PHY-3002 : Step(4): len = 517572, overlap = 526.812
PHY-3002 : Step(5): len = 414458, overlap = 622.25
PHY-3002 : Step(6): len = 364738, overlap = 658.75
PHY-3002 : Step(7): len = 301297, overlap = 727.719
PHY-3002 : Step(8): len = 268316, overlap = 754.781
PHY-3002 : Step(9): len = 229511, overlap = 793.531
PHY-3002 : Step(10): len = 212063, overlap = 827.156
PHY-3002 : Step(11): len = 185634, overlap = 883.5
PHY-3002 : Step(12): len = 173032, overlap = 907.719
PHY-3002 : Step(13): len = 157536, overlap = 938.594
PHY-3002 : Step(14): len = 146257, overlap = 987.688
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 2.06491e-06
PHY-3002 : Step(15): len = 162420, overlap = 930.406
PHY-3002 : Step(16): len = 199351, overlap = 793.25
PHY-3002 : Step(17): len = 209978, overlap = 747.312
PHY-3002 : Step(18): len = 218090, overlap = 714.688
PHY-3002 : Step(19): len = 211309, overlap = 671.094
PHY-3002 : Step(20): len = 211464, overlap = 635.781
PHY-3002 : Step(21): len = 206059, overlap = 635.25
PHY-3002 : Step(22): len = 202713, overlap = 628.219
PHY-3002 : Step(23): len = 198103, overlap = 624.188
PHY-3002 : Step(24): len = 196211, overlap = 592.5
PHY-3002 : Step(25): len = 193301, overlap = 630.188
PHY-3002 : Step(26): len = 191283, overlap = 642.375
PHY-3002 : Step(27): len = 187598, overlap = 640.344
PHY-3002 : Step(28): len = 185364, overlap = 656.281
PHY-3002 : Step(29): len = 182992, overlap = 674.281
PHY-3002 : Step(30): len = 181271, overlap = 689.375
PHY-3002 : Step(31): len = 179372, overlap = 721.062
PHY-3002 : Step(32): len = 178338, overlap = 744.875
PHY-3002 : Step(33): len = 175913, overlap = 746.031
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 4.12983e-06
PHY-3002 : Step(34): len = 183496, overlap = 727.531
PHY-3002 : Step(35): len = 194992, overlap = 703.469
PHY-3002 : Step(36): len = 200727, overlap = 671.562
PHY-3002 : Step(37): len = 205278, overlap = 637.844
PHY-3002 : Step(38): len = 207450, overlap = 632.875
PHY-3002 : Step(39): len = 207950, overlap = 625.656
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 8.25966e-06
PHY-3002 : Step(40): len = 219679, overlap = 610.781
PHY-3002 : Step(41): len = 235857, overlap = 582.406
PHY-3002 : Step(42): len = 243140, overlap = 548.719
PHY-3002 : Step(43): len = 246879, overlap = 520.688
PHY-3002 : Step(44): len = 246380, overlap = 534.125
PHY-3002 : Step(45): len = 246655, overlap = 535.969
PHY-3002 : Step(46): len = 245269, overlap = 556.344
PHY-3002 : Step(47): len = 244807, overlap = 552.938
PHY-3002 : Step(48): len = 244584, overlap = 552.031
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 1.65193e-05
PHY-3002 : Step(49): len = 262193, overlap = 513.156
PHY-3002 : Step(50): len = 281353, overlap = 483.844
PHY-3002 : Step(51): len = 289191, overlap = 410.938
PHY-3002 : Step(52): len = 292415, overlap = 380.656
PHY-3002 : Step(53): len = 292537, overlap = 368.125
PHY-3002 : Step(54): len = 292996, overlap = 380.812
PHY-3002 : Step(55): len = 292059, overlap = 377.062
PHY-3002 : Step(56): len = 292280, overlap = 380
PHY-3002 : Step(57): len = 291435, overlap = 390.125
PHY-3002 : Step(58): len = 291314, overlap = 408.031
PHY-3002 : Step(59): len = 290753, overlap = 412.625
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 3.30386e-05
PHY-3002 : Step(60): len = 309019, overlap = 380.969
PHY-3002 : Step(61): len = 324451, overlap = 318.375
PHY-3002 : Step(62): len = 327259, overlap = 301.156
PHY-3002 : Step(63): len = 329256, overlap = 301.531
PHY-3002 : Step(64): len = 331370, overlap = 299.844
PHY-3002 : Step(65): len = 333474, overlap = 285
PHY-3002 : Step(66): len = 333097, overlap = 274.5
PHY-3002 : Step(67): len = 333090, overlap = 272.781
PHY-3002 : Step(68): len = 332764, overlap = 258.375
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 6.60773e-05
PHY-3002 : Step(69): len = 348623, overlap = 237.781
PHY-3002 : Step(70): len = 363323, overlap = 234.438
PHY-3002 : Step(71): len = 367178, overlap = 195.375
PHY-3002 : Step(72): len = 369427, overlap = 203.969
PHY-3002 : Step(73): len = 372512, overlap = 200.062
PHY-3002 : Step(74): len = 374462, overlap = 199.875
PHY-3002 : Step(75): len = 372353, overlap = 195.281
PHY-3002 : Step(76): len = 372459, overlap = 199.031
PHY-3002 : Step(77): len = 372649, overlap = 194.844
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 0.000132155
PHY-3002 : Step(78): len = 384935, overlap = 180.938
PHY-3002 : Step(79): len = 395431, overlap = 176.469
PHY-3002 : Step(80): len = 398396, overlap = 162.562
PHY-3002 : Step(81): len = 400552, overlap = 162.188
PHY-3002 : Step(82): len = 401884, overlap = 171.062
PHY-3002 : Step(83): len = 402466, overlap = 164.656
PHY-3002 : Step(84): len = 400666, overlap = 162.281
PHY-3002 : Step(85): len = 400821, overlap = 152.438
PHY-3002 : Step(86): len = 402528, overlap = 157.781
PHY-3001 : :::8::: Try harder cell spreading with beta_ = 0.000264309
PHY-3002 : Step(87): len = 410723, overlap = 179.562
PHY-3002 : Step(88): len = 415564, overlap = 172.062
PHY-3002 : Step(89): len = 415215, overlap = 151.906
PHY-3002 : Step(90): len = 416582, overlap = 151.906
PHY-3002 : Step(91): len = 419154, overlap = 150.375
PHY-3002 : Step(92): len = 420809, overlap = 150.344
PHY-3002 : Step(93): len = 420535, overlap = 139.656
PHY-3002 : Step(94): len = 421790, overlap = 135.562
PHY-3002 : Step(95): len = 423649, overlap = 127.281
PHY-3001 : :::9::: Try harder cell spreading with beta_ = 0.000528618
PHY-3002 : Step(96): len = 429217, overlap = 126.844
PHY-3002 : Step(97): len = 433769, overlap = 125.438
PHY-3002 : Step(98): len = 434120, overlap = 123.875
PHY-3002 : Step(99): len = 435346, overlap = 125.281
PHY-3002 : Step(100): len = 438752, overlap = 123.344
PHY-3002 : Step(101): len = 442424, overlap = 134.625
PHY-3002 : Step(102): len = 440617, overlap = 125.312
PHY-3002 : Step(103): len = 440488, overlap = 126.5
PHY-3002 : Step(104): len = 443507, overlap = 130.281
PHY-3002 : Step(105): len = 446900, overlap = 130.312
PHY-3002 : Step(106): len = 445312, overlap = 121.188
PHY-3002 : Step(107): len = 444861, overlap = 117.312
PHY-3002 : Step(108): len = 445058, overlap = 118.844
PHY-3002 : Step(109): len = 445124, overlap = 118.938
PHY-3002 : Step(110): len = 444140, overlap = 116.719
PHY-3002 : Step(111): len = 443831, overlap = 115.688
PHY-3002 : Step(112): len = 443777, overlap = 118.312
PHY-3001 : :::10::: Try harder cell spreading with beta_ = 0.00101753
PHY-3002 : Step(113): len = 447160, overlap = 110.719
PHY-3002 : Step(114): len = 450117, overlap = 109.125
PHY-3002 : Step(115): len = 450741, overlap = 111.156
PHY-3002 : Step(116): len = 452058, overlap = 111
PHY-3002 : Step(117): len = 454383, overlap = 104.125
PHY-3001 : :::11::: Try harder cell spreading with beta_ = 0.00179861
PHY-3002 : Step(118): len = 456149, overlap = 106.438
PHY-3002 : Step(119): len = 458931, overlap = 105.031
PHY-3002 : Step(120): len = 460315, overlap = 94.2812
PHY-3002 : Step(121): len = 462179, overlap = 95.7812
PHY-3002 : Step(122): len = 464314, overlap = 94.5312
PHY-3002 : Step(123): len = 466241, overlap = 93.7188
PHY-3002 : Step(124): len = 466988, overlap = 90.5312
PHY-3002 : Step(125): len = 467882, overlap = 86.625
PHY-3002 : Step(126): len = 469667, overlap = 87.9375
PHY-3002 : Step(127): len = 470598, overlap = 87.1875
PHY-3002 : Step(128): len = 470850, overlap = 84.9688
PHY-3002 : Step(129): len = 471732, overlap = 82.9688
PHY-3002 : Step(130): len = 472960, overlap = 81.6562
PHY-3001 : :::12::: Try harder cell spreading with beta_ = 0.00291014
PHY-3002 : Step(131): len = 473302, overlap = 81.1875
PHY-3002 : Step(132): len = 473721, overlap = 80.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.018587s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 51%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
RUN-1001 : Building simple global routing graph ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 0/12980.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 618552, over cnt = 1416(4%), over = 7884, worst = 48
PHY-1001 : End global iterations;  0.335168s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (9.3%)

PHY-1001 : Congestion index: top1 = 86.47, top5 = 65.97, top10 = 54.91, top15 = 48.03.
PHY-3001 : End congestion estimation;  0.454564s wall, 0.140625s user + 0.000000s system = 0.140625s CPU (30.9%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 12978 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.451358s wall, 0.171875s user + 0.015625s system = 0.187500s CPU (41.5%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000173522
PHY-3002 : Step(133): len = 515257, overlap = 39.875
PHY-3002 : Step(134): len = 516209, overlap = 36.3125
PHY-3002 : Step(135): len = 514008, overlap = 32.5
PHY-3002 : Step(136): len = 512696, overlap = 31.4688
PHY-3002 : Step(137): len = 514234, overlap = 25.5938
PHY-3002 : Step(138): len = 516932, overlap = 18.6875
PHY-3002 : Step(139): len = 517325, overlap = 14.125
PHY-3002 : Step(140): len = 516777, overlap = 11.6562
PHY-3002 : Step(141): len = 516095, overlap = 10.5938
PHY-3002 : Step(142): len = 513213, overlap = 9.21875
PHY-3002 : Step(143): len = 510467, overlap = 14.7188
PHY-3002 : Step(144): len = 508258, overlap = 16.7812
PHY-3002 : Step(145): len = 505665, overlap = 18.875
PHY-3002 : Step(146): len = 503615, overlap = 21.0938
PHY-3002 : Step(147): len = 501559, overlap = 22.875
PHY-3002 : Step(148): len = 499956, overlap = 23.7812
PHY-3002 : Step(149): len = 498292, overlap = 26.0312
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000347044
PHY-3002 : Step(150): len = 500112, overlap = 24.875
PHY-3002 : Step(151): len = 504959, overlap = 25.5938
PHY-3002 : Step(152): len = 507247, overlap = 22.3125
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000694087
PHY-3002 : Step(153): len = 511568, overlap = 21
PHY-3002 : Step(154): len = 521462, overlap = 19.125
PHY-3002 : Step(155): len = 527871, overlap = 14.5
PHY-3002 : Step(156): len = 527876, overlap = 14.3438
PHY-3002 : Step(157): len = 527125, overlap = 17.9062
PHY-3002 : Step(158): len = 526206, overlap = 21.4688
PHY-3002 : Step(159): len = 524804, overlap = 22.5
PHY-3002 : Step(160): len = 524619, overlap = 23.0312
PHY-3002 : Step(161): len = 525262, overlap = 23.5938
PHY-3002 : Step(162): len = 525532, overlap = 21.9375
PHY-3002 : Step(163): len = 524675, overlap = 22.4375
PHY-3002 : Step(164): len = 523635, overlap = 22.9375
PHY-3002 : Step(165): len = 522984, overlap = 22.4375
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.00138817
PHY-3002 : Step(166): len = 525782, overlap = 21.4062
PHY-3002 : Step(167): len = 527191, overlap = 21.2188
PHY-3002 : Step(168): len = 530105, overlap = 20.3125
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.00259189
PHY-3002 : Step(169): len = 530843, overlap = 20.125
PHY-3002 : Step(170): len = 534692, overlap = 20.4375
PHY-3002 : Step(171): len = 538857, overlap = 19.2188
PHY-3002 : Step(172): len = 544203, overlap = 17.3438
PHY-3002 : Step(173): len = 548128, overlap = 16.7812
PHY-3002 : Step(174): len = 553008, overlap = 20.4688
PHY-3002 : Step(175): len = 554642, overlap = 20.0625
PHY-3002 : Step(176): len = 556749, overlap = 20.875
PHY-3002 : Step(177): len = 557255, overlap = 21.7812
PHY-3002 : Step(178): len = 556934, overlap = 23.875
PHY-3002 : Step(179): len = 556143, overlap = 22.2812
PHY-3002 : Step(180): len = 555208, overlap = 24.9688
PHY-3002 : Step(181): len = 554442, overlap = 25.3438
PHY-3002 : Step(182): len = 554202, overlap = 25.75
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.00465205
PHY-3002 : Step(183): len = 554572, overlap = 25.125
PHY-3002 : Step(184): len = 555652, overlap = 25.25
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 51%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 81/12980.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 655952, over cnt = 2049(5%), over = 9515, worst = 74
PHY-1001 : End global iterations;  0.423058s wall, 0.093750s user + 0.015625s system = 0.109375s CPU (25.9%)

PHY-1001 : Congestion index: top1 = 89.35, top5 = 66.36, top10 = 56.34, top15 = 50.35.
PHY-3001 : End congestion estimation;  0.566451s wall, 0.203125s user + 0.015625s system = 0.218750s CPU (38.6%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 12978 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.467279s wall, 0.250000s user + 0.000000s system = 0.250000s CPU (53.5%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000163956
PHY-3002 : Step(185): len = 550735, overlap = 124.188
PHY-3002 : Step(186): len = 546417, overlap = 105.875
PHY-3002 : Step(187): len = 540520, overlap = 99.2812
PHY-3002 : Step(188): len = 535065, overlap = 85.125
PHY-3002 : Step(189): len = 528868, overlap = 76.3125
PHY-3002 : Step(190): len = 523355, overlap = 78.9688
PHY-3002 : Step(191): len = 517106, overlap = 76.9375
PHY-3002 : Step(192): len = 512127, overlap = 78.8125
PHY-3002 : Step(193): len = 507636, overlap = 81.4062
PHY-3002 : Step(194): len = 503585, overlap = 85.3125
PHY-3002 : Step(195): len = 501510, overlap = 88.0938
PHY-3002 : Step(196): len = 497077, overlap = 86.5625
PHY-3002 : Step(197): len = 493564, overlap = 85.6875
PHY-3002 : Step(198): len = 491121, overlap = 87.1875
PHY-3002 : Step(199): len = 487972, overlap = 90.2812
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000327913
PHY-3002 : Step(200): len = 489224, overlap = 85.1562
PHY-3002 : Step(201): len = 492556, overlap = 79.5938
PHY-3002 : Step(202): len = 493534, overlap = 77.4688
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000644301
PHY-3002 : Step(203): len = 499248, overlap = 69.4688
PHY-3002 : Step(204): len = 506247, overlap = 55.125
PHY-3002 : Step(205): len = 506421, overlap = 46.9062
PHY-3002 : Step(206): len = 506645, overlap = 47.125
OPT-1001 : Start physical optimization ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 20, tpin num: 55001, tnet num: 12978, tinst num: 11598, tnode num: 67823, tedge num: 89832.
TMR-2508 : Levelizing timing graph completed, there are 69 levels in total.
TMR-2501 : Timing graph initialized successfully.
OPT-1001 : Total overflow 312.78 peak overflow 2.75
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 403/12980.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 620544, over cnt = 2155(6%), over = 7476, worst = 39
PHY-1001 : End global iterations;  0.477769s wall, 0.234375s user + 0.015625s system = 0.250000s CPU (52.3%)

PHY-1001 : Congestion index: top1 = 66.03, top5 = 51.88, top10 = 45.86, top15 = 42.43.
PHY-1001 : End incremental global routing;  0.620302s wall, 0.328125s user + 0.015625s system = 0.343750s CPU (55.4%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 12978 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 4 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 12 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.478727s wall, 0.156250s user + 0.000000s system = 0.156250s CPU (32.6%)

OPT-1001 : 7 high-fanout net processed.
PHY-3001 : Start incremental placement ...
PHY-1001 : Populate physical database on model CortexM0_SoC.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 102 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 11486 has valid locations, 69 needs to be replaced
PHY-3001 : design contains 11660 instances, 6854 luts, 3769 seqs, 894 slices, 163 macros(894 instances: 597 mslices 297 lslices)
PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 511429
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 51%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 10835/13042.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 625864, over cnt = 2171(6%), over = 7504, worst = 39
PHY-1001 : End global iterations;  0.092387s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (16.9%)

PHY-1001 : Congestion index: top1 = 66.23, top5 = 52.08, top10 = 46.03, top15 = 42.59.
PHY-3001 : End congestion estimation;  0.246828s wall, 0.171875s user + 0.000000s system = 0.171875s CPU (69.6%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 20, tpin num: 55218, tnet num: 13040, tinst num: 11660, tnode num: 68133, tedge num: 90142.
TMR-2508 : Levelizing timing graph completed, there are 69 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 13040 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 4 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 12 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  1.316487s wall, 0.593750s user + 0.000000s system = 0.593750s CPU (45.1%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(207): len = 511253, overlap = 0
PHY-3002 : Step(208): len = 511326, overlap = 0
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 51%
PHY-3001 : Analyzing congestion ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Incremental mode ON
PHY-1001 : Reuse net number 10858/13042.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 625112, over cnt = 2165(6%), over = 7518, worst = 39
PHY-1001 : End global iterations;  0.085278s wall, 0.062500s user + 0.015625s system = 0.078125s CPU (91.6%)

PHY-1001 : Congestion index: top1 = 66.31, top5 = 52.08, top10 = 46.08, top15 = 42.65.
PHY-3001 : End congestion estimation;  0.250236s wall, 0.171875s user + 0.015625s system = 0.187500s CPU (74.9%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 13040 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.485330s wall, 0.203125s user + 0.000000s system = 0.203125s CPU (41.9%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000803059
PHY-3002 : Step(209): len = 511289, overlap = 47.8438
PHY-3002 : Step(210): len = 511326, overlap = 47.625
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.00160612
PHY-3002 : Step(211): len = 511396, overlap = 47.25
PHY-3002 : Step(212): len = 511523, overlap = 47.4375
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00321224
PHY-3002 : Step(213): len = 511606, overlap = 47.4375
PHY-3002 : Step(214): len = 511707, overlap = 47.3438
PHY-3001 : Final: Len = 511707, Over = 47.3438
PHY-3001 : End incremental placement;  2.699721s wall, 1.156250s user + 0.031250s system = 1.187500s CPU (44.0%)

OPT-1001 : Total overflow 313.88 peak overflow 2.75
OPT-1001 : End high-fanout net optimization;  4.075286s wall, 1.718750s user + 0.046875s system = 1.765625s CPU (43.3%)

OPT-1001 : Current memory(MB): used = 556, reserve = 540, peak = 568.
OPT-1001 : Start global optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 10845/13042.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 625504, over cnt = 2152(6%), over = 7380, worst = 39
PHY-1002 : len = 661840, over cnt = 1313(3%), over = 3376, worst = 39
PHY-1002 : len = 681320, over cnt = 611(1%), over = 1537, worst = 39
PHY-1002 : len = 690112, over cnt = 348(0%), over = 848, worst = 12
PHY-1002 : len = 701040, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.815102s wall, 0.296875s user + 0.000000s system = 0.296875s CPU (36.4%)

PHY-1001 : Congestion index: top1 = 55.17, top5 = 46.82, top10 = 42.72, top15 = 40.15.
OPT-1001 : End congestion update;  0.977761s wall, 0.406250s user + 0.000000s system = 0.406250s CPU (41.5%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 13040 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.399798s wall, 0.250000s user + 0.015625s system = 0.265625s CPU (66.4%)

OPT-0007 : Start: WNS -2961 TNS -559264 NUM_FEPS 423
OPT-0007 : Iter 1: improved WNS -2961 TNS -441764 NUM_FEPS 423 with 38 cells processed and 4200 slack improved
OPT-0007 : Iter 2: improved WNS -2961 TNS -441748 NUM_FEPS 423 with 3 cells processed and 16 slack improved
OPT-1001 : End global optimization;  1.404959s wall, 0.656250s user + 0.015625s system = 0.671875s CPU (47.8%)

OPT-1001 : Current memory(MB): used = 556, reserve = 540, peak = 568.
OPT-1001 : End physical optimization;  6.590543s wall, 2.734375s user + 0.078125s system = 2.812500s CPU (42.7%)

PHY-3001 : Start packing ...
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 6854 LUT to BLE ...
SYN-4008 : Packed 6854 LUT and 1372 SEQ to BLE.
SYN-4003 : Packing 2397 remaining SEQ's ...
SYN-4005 : Packed 1770 SEQ with LUT/SLICE
SYN-4006 : 3855 single LUT's are left
SYN-4006 : 627 single SEQ's are left
SYN-4011 : Packing model "CortexM0_SoC" (AL_USER_NORMAL) with 7481/8884 primitive instances ...
PHY-3001 : End packing;  0.513839s wall, 0.250000s user + 0.000000s system = 0.250000s CPU (48.7%)

PHY-1001 : Populate physical database on model CortexM0_SoC.
RUN-1001 : There are total 5117 instances
RUN-1001 : 2486 mslices, 2486 lslices, 102 pads, 35 brams, 3 dsps
RUN-1001 : There are total 11905 nets
RUN-6004 WARNING: There are 1 nets with only 1 pin.
RUN-1001 : 6238 nets have 2 pins
RUN-1001 : 4107 nets have [3 - 5] pins
RUN-1001 : 921 nets have [6 - 10] pins
RUN-1001 : 373 nets have [11 - 20] pins
RUN-1001 : 254 nets have [21 - 99] pins
RUN-1001 : 11 nets have 100+ pins
PHY-3001 : design contains 5115 instances, 4972 slices, 163 macros(894 instances: 597 mslices 297 lslices)
PHY-3001 : Cell area utilization is 57%
PHY-3001 : After packing: Len = 525446, Over = 108.5
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 57%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 6114/11905.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 685664, over cnt = 1375(3%), over = 2117, worst = 7
PHY-1002 : len = 690720, over cnt = 790(2%), over = 1112, worst = 7
PHY-1002 : len = 700696, over cnt = 218(0%), over = 303, worst = 7
PHY-1002 : len = 703560, over cnt = 92(0%), over = 116, worst = 4
PHY-1002 : len = 705352, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.816756s wall, 0.359375s user + 0.015625s system = 0.375000s CPU (45.9%)

PHY-1001 : Congestion index: top1 = 55.91, top5 = 47.41, top10 = 43.05, top15 = 40.41.
PHY-3001 : End congestion estimation;  1.044953s wall, 0.484375s user + 0.015625s system = 0.500000s CPU (47.8%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 20, tpin num: 51257, tnet num: 11903, tinst num: 5115, tnode num: 61116, tedge num: 86485.
TMR-2508 : Levelizing timing graph completed, there are 69 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 11903 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 4 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 12 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  1.442042s wall, 0.765625s user + 0.000000s system = 0.765625s CPU (53.1%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 6.10508e-05
PHY-3002 : Step(215): len = 517335, overlap = 120.25
PHY-3002 : Step(216): len = 511139, overlap = 135.5
PHY-3002 : Step(217): len = 507292, overlap = 145
PHY-3002 : Step(218): len = 504730, overlap = 162.5
PHY-3002 : Step(219): len = 503094, overlap = 165.75
PHY-3002 : Step(220): len = 502443, overlap = 161.75
PHY-3002 : Step(221): len = 501327, overlap = 168.75
PHY-3002 : Step(222): len = 500848, overlap = 170.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000122102
PHY-3002 : Step(223): len = 506164, overlap = 163.5
PHY-3002 : Step(224): len = 514130, overlap = 149
PHY-3002 : Step(225): len = 516996, overlap = 139.5
PHY-3002 : Step(226): len = 515858, overlap = 138
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000244203
PHY-3002 : Step(227): len = 524111, overlap = 125
PHY-3002 : Step(228): len = 531400, overlap = 112.25
PHY-3002 : Step(229): len = 530992, overlap = 107.5
PHY-3002 : Step(230): len = 530420, overlap = 108.75
PHY-3002 : Step(231): len = 531031, overlap = 106
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.891260s wall, 0.000000s user + 0.031250s system = 0.031250s CPU (3.5%)

PHY-3001 : Trial Legalized: Len = 584753
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 57%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 524/11905.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 709192, over cnt = 1763(5%), over = 2960, worst = 8
PHY-1002 : len = 720152, over cnt = 1044(2%), over = 1584, worst = 8
PHY-1002 : len = 735152, over cnt = 303(0%), over = 416, worst = 6
PHY-1002 : len = 737536, over cnt = 156(0%), over = 198, worst = 4
PHY-1002 : len = 740920, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  1.055034s wall, 0.406250s user + 0.015625s system = 0.421875s CPU (40.0%)

PHY-1001 : Congestion index: top1 = 54.14, top5 = 47.31, top10 = 43.66, top15 = 41.30.
PHY-3001 : End congestion estimation;  1.294124s wall, 0.484375s user + 0.015625s system = 0.500000s CPU (38.6%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 11903 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.486183s wall, 0.156250s user + 0.000000s system = 0.156250s CPU (32.1%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000160309
PHY-3002 : Step(232): len = 566077, overlap = 20.5
PHY-3002 : Step(233): len = 556707, overlap = 33.75
PHY-3002 : Step(234): len = 548808, overlap = 45
PHY-3002 : Step(235): len = 542273, overlap = 57
PHY-3002 : Step(236): len = 539055, overlap = 63.25
PHY-3002 : Step(237): len = 537632, overlap = 68.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000320617
PHY-3002 : Step(238): len = 544578, overlap = 61.75
PHY-3002 : Step(239): len = 548002, overlap = 56.25
PHY-3002 : Step(240): len = 550444, overlap = 53.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000641234
PHY-3002 : Step(241): len = 555946, overlap = 50.75
PHY-3002 : Step(242): len = 563887, overlap = 48.75
PHY-3002 : Step(243): len = 564229, overlap = 51.5
PHY-3002 : Step(244): len = 564401, overlap = 51.5
PHY-3002 : Step(245): len = 566217, overlap = 54.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.011743s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 583592, Over = 0
PHY-3001 : Spreading special nets. 41 overflows in 2952 tiles.
PHY-3001 : End spreading;  0.033275s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (93.9%)

PHY-3001 : 57 instances has been re-located, deltaX = 7, deltaY = 40, maxDist = 1.
PHY-3001 : Final: Len = 584468, Over = 0
OPT-1001 : Start physical optimization ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 20, tpin num: 51257, tnet num: 11903, tinst num: 5115, tnode num: 61116, tedge num: 86485.
TMR-2508 : Levelizing timing graph completed, there are 69 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -report" in  1.082440s wall, 0.500000s user + 0.000000s system = 0.500000s CPU (46.2%)

RUN-1004 : used memory is 529 MB, reserved memory is 523 MB, peak memory is 580 MB
OPT-1001 : Total overflow 0.00 peak overflow 0.00
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 2902/11905.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 723584, over cnt = 1626(4%), over = 2626, worst = 6
PHY-1002 : len = 732672, over cnt = 952(2%), over = 1392, worst = 5
PHY-1002 : len = 745616, over cnt = 227(0%), over = 317, worst = 4
PHY-1002 : len = 748520, over cnt = 68(0%), over = 90, worst = 4
PHY-1002 : len = 749760, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  1.043250s wall, 0.359375s user + 0.031250s system = 0.390625s CPU (37.4%)

PHY-1001 : Congestion index: top1 = 51.96, top5 = 45.65, top10 = 42.19, top15 = 40.02.
PHY-1001 : End incremental global routing;  1.272077s wall, 0.484375s user + 0.031250s system = 0.515625s CPU (40.5%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 11903 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 4 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 12 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.508210s wall, 0.093750s user + 0.000000s system = 0.093750s CPU (18.4%)

OPT-1001 : 2 high-fanout net processed.
PHY-3001 : Start incremental placement ...
PHY-1001 : Populate physical database on model CortexM0_SoC.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 102 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 5008 has valid locations, 9 needs to be replaced
PHY-3001 : design contains 5122 instances, 4979 slices, 163 macros(894 instances: 597 mslices 297 lslices)
PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 585592
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 57%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 10904/11912.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 751128, over cnt = 26(0%), over = 30, worst = 3
PHY-1002 : len = 751136, over cnt = 19(0%), over = 21, worst = 2
PHY-1002 : len = 751336, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.322789s wall, 0.109375s user + 0.000000s system = 0.109375s CPU (33.9%)

PHY-1001 : Congestion index: top1 = 51.96, top5 = 45.70, top10 = 42.28, top15 = 40.10.
PHY-3001 : End congestion estimation;  0.555597s wall, 0.218750s user + 0.000000s system = 0.218750s CPU (39.4%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 20, tpin num: 51334, tnet num: 11910, tinst num: 5122, tnode num: 61214, tedge num: 86599.
TMR-2508 : Levelizing timing graph completed, there are 69 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -report" in  1.077512s wall, 0.375000s user + 0.000000s system = 0.375000s CPU (34.8%)

RUN-1004 : used memory is 556 MB, reserved memory is 548 MB, peak memory is 589 MB
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 11910 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 4 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 12 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  1.578648s wall, 0.546875s user + 0.000000s system = 0.546875s CPU (34.6%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(246): len = 585001, overlap = 0
PHY-3002 : Step(247): len = 584896, overlap = 0
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 57%
PHY-3001 : Analyzing congestion ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Incremental mode ON
PHY-1001 : Reuse net number 10899/11912.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 750280, over cnt = 18(0%), over = 24, worst = 3
PHY-1002 : len = 750368, over cnt = 5(0%), over = 5, worst = 1
PHY-1002 : len = 750424, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.340298s wall, 0.140625s user + 0.000000s system = 0.140625s CPU (41.3%)

PHY-1001 : Congestion index: top1 = 51.96, top5 = 45.63, top10 = 42.20, top15 = 40.04.
PHY-3001 : End congestion estimation;  0.570652s wall, 0.328125s user + 0.000000s system = 0.328125s CPU (57.5%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 11910 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.600103s wall, 0.265625s user + 0.000000s system = 0.265625s CPU (44.3%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 6.44557e-05
PHY-3002 : Step(248): len = 585061, overlap = 0.25
PHY-3002 : Step(249): len = 585061, overlap = 0.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.004055s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 585049, Over = 0
PHY-3001 : End spreading;  0.029473s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Final: Len = 585049, Over = 0
PHY-3001 : End incremental placement;  3.612233s wall, 1.484375s user + 0.015625s system = 1.500000s CPU (41.5%)

OPT-1001 : Total overflow 0.00 peak overflow 0.00
OPT-1001 : End high-fanout net optimization;  5.695708s wall, 2.218750s user + 0.062500s system = 2.281250s CPU (40.1%)

OPT-1001 : Current memory(MB): used = 598, reserve = 585, peak = 601.
OPT-1001 : Start path based optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 10901/11912.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 750536, over cnt = 17(0%), over = 20, worst = 2
PHY-1002 : len = 750560, over cnt = 3(0%), over = 3, worst = 1
PHY-1002 : len = 750600, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.302553s wall, 0.078125s user + 0.000000s system = 0.078125s CPU (25.8%)

PHY-1001 : Congestion index: top1 = 51.96, top5 = 45.63, top10 = 42.23, top15 = 40.07.
OPT-1001 : End congestion update;  0.530232s wall, 0.187500s user + 0.000000s system = 0.187500s CPU (35.4%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 11910 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.405599s wall, 0.125000s user + 0.000000s system = 0.125000s CPU (30.8%)

OPT-0007 : Start: WNS -3017 TNS -288840 NUM_FEPS 296
PHY-3001 : Start incremental legalization ...
PHY-1001 : Populate physical database on model CortexM0_SoC.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 102 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 5017 has valid locations, 0 needs to be replaced
PHY-3001 : design contains 5122 instances, 4979 slices, 163 macros(894 instances: 597 mslices 297 lslices)
PHY-3001 : Cell area utilization is 57%
PHY-3001 : Initial: Len = 601700, Over = 0
PHY-3001 : Spreading special nets. 18 overflows in 2952 tiles.
PHY-3001 : End spreading;  0.029267s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : 25 instances has been re-located, deltaX = 8, deltaY = 19, maxDist = 2.
PHY-3001 : Final: Len = 602004, Over = 0
PHY-3001 : End incremental legalization;  0.231862s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (27.0%)

OPT-0007 : Iter 1: improved WNS -2967 TNS -192283 NUM_FEPS 293 with 133 cells processed and 30997 slack improved
PHY-3001 : Start incremental legalization ...
PHY-1001 : Populate physical database on model CortexM0_SoC.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 102 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 5017 has valid locations, 0 needs to be replaced
PHY-3001 : design contains 5122 instances, 4979 slices, 163 macros(894 instances: 597 mslices 297 lslices)
PHY-3001 : Cell area utilization is 57%
PHY-3001 : Initial: Len = 608988, Over = 0
PHY-3001 : Spreading special nets. 11 overflows in 2952 tiles.
PHY-3001 : End spreading;  0.031609s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : 18 instances has been re-located, deltaX = 7, deltaY = 16, maxDist = 3.
PHY-3001 : Final: Len = 609520, Over = 0
PHY-3001 : End incremental legalization;  0.232174s wall, 0.125000s user + 0.000000s system = 0.125000s CPU (53.8%)

OPT-0007 : Iter 2: improved WNS -2967 TNS -183439 NUM_FEPS 294 with 56 cells processed and 8745 slack improved
PHY-3001 : Start incremental legalization ...
PHY-1001 : Populate physical database on model CortexM0_SoC.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 102 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 5017 has valid locations, 0 needs to be replaced
PHY-3001 : design contains 5122 instances, 4979 slices, 163 macros(894 instances: 597 mslices 297 lslices)
PHY-3001 : Cell area utilization is 57%
PHY-3001 : Initial: Len = 609764, Over = 0
PHY-3001 : Spreading special nets. 1 overflows in 2952 tiles.
PHY-3001 : End spreading;  0.031151s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : 2 instances has been re-located, deltaX = 0, deltaY = 2, maxDist = 1.
PHY-3001 : Final: Len = 609764, Over = 0
PHY-3001 : End incremental legalization;  0.243442s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (25.7%)

OPT-0007 : Iter 3: improved WNS -2967 TNS -176109 NUM_FEPS 294 with 11 cells processed and 941 slack improved
OPT-1001 : End path based optimization;  2.030554s wall, 0.796875s user + 0.000000s system = 0.796875s CPU (39.2%)

OPT-1001 : Current memory(MB): used = 599, reserve = 586, peak = 602.
OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 11910 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.392003s wall, 0.234375s user + 0.000000s system = 0.234375s CPU (59.8%)

OPT-1001 : Start pin optimization...
OPT-1001 : skip pin optimization...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 10351/11912.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 775616, over cnt = 197(0%), over = 307, worst = 6
PHY-1002 : len = 776776, over cnt = 94(0%), over = 111, worst = 3
PHY-1002 : len = 777584, over cnt = 27(0%), over = 32, worst = 3
PHY-1002 : len = 777776, over cnt = 15(0%), over = 15, worst = 1
PHY-1002 : len = 778368, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.586554s wall, 0.406250s user + 0.000000s system = 0.406250s CPU (69.3%)

PHY-1001 : Congestion index: top1 = 53.58, top5 = 46.78, top10 = 43.33, top15 = 41.07.
OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 11910 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.402278s wall, 0.171875s user + 0.000000s system = 0.171875s CPU (42.7%)

RUN-1001 : QoR Analysis:
OPT-0007 :   WNS -2967 TNS -176843 NUM_FEPS 294
RUN-1001 :   No local congestion issue, and most congested 1% tile average routing util is 53.241379
RUN-1001 :   Top critical paths
RUN-1001 :       #1 path slack -2967ps with logic level 2 and starts from PAD
RUN-1001 :   0 HFN exist on timing critical paths out of 11912 nets
RUN-1001 :   0 long nets exist on timing critical paths out of 11912 nets
OPT-1001 : End physical optimization;  10.626513s wall, 4.453125s user + 0.078125s system = 4.531250s CPU (42.6%)

RUN-1003 : finish command "place" in  33.119354s wall, 12.421875s user + 0.750000s system = 13.171875s CPU (39.8%)

RUN-1004 : used memory is 529 MB, reserved memory is 511 MB, peak memory is 602 MB
RUN-1002 : start command "export_db m0soc_place.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported ChipWatcher
RUN-1003 : finish command "export_db m0soc_place.db" in  1.265434s wall, 0.750000s user + 0.000000s system = 0.750000s CPU (59.3%)

RUN-1004 : used memory is 530 MB, reserved memory is 512 MB, peak memory is 602 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file D:/eg4s20/TD 5.6.2/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Route Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :    Parameters    |  Settings  |  Default Values  |  Note  
RUN-1001 : -------------------------------------------------------
RUN-1001 :      effort      |   medium   |      medium      |        
RUN-1001 :     fix_hold     |    off     |       off        |        
RUN-1001 :    opt_timing    |   medium   |      medium      |        
RUN-1001 :   phy_sim_model  |    off     |       off        |        
RUN-1001 :     priority     |   timing   |      timing      |        
RUN-1001 :     swap_pin     |     on     |        on        |        
RUN-1001 : -------------------------------------------------------
PHY-1001 : Route runs in 18 thread(s)
RUN-1001 : There are total 5124 instances
RUN-1001 : 2486 mslices, 2493 lslices, 102 pads, 35 brams, 3 dsps
RUN-1001 : There are total 11912 nets
RUN-6004 WARNING: There are 1 nets with only 1 pin.
RUN-1001 : 6235 nets have 2 pins
RUN-1001 : 4111 nets have [3 - 5] pins
RUN-1001 : 923 nets have [6 - 10] pins
RUN-1001 : 373 nets have [11 - 20] pins
RUN-1001 : 258 nets have [21 - 99] pins
RUN-1001 : 11 nets have 100+ pins
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 20, tpin num: 51334, tnet num: 11910, tinst num: 5122, tnode num: 61214, tedge num: 86599.
TMR-2508 : Levelizing timing graph completed, there are 69 levels in total.
TMR-2501 : Timing graph initialized successfully.
PHY-1001 : 2486 mslices, 2493 lslices, 102 pads, 35 brams, 3 dsps
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 11910 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3001 : Initiate 4 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 12 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Start global routing, caller is route ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 733600, over cnt = 1732(4%), over = 2925, worst = 7
PHY-1002 : len = 746936, over cnt = 892(2%), over = 1289, worst = 6
PHY-1002 : len = 753736, over cnt = 544(1%), over = 783, worst = 6
PHY-1002 : len = 765008, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.841252s wall, 0.328125s user + 0.000000s system = 0.328125s CPU (39.0%)

PHY-1001 : Congestion index: top1 = 51.88, top5 = 45.82, top10 = 42.54, top15 = 40.36.
PHY-1001 : End global routing;  1.052078s wall, 0.437500s user + 0.000000s system = 0.437500s CPU (41.6%)

PHY-1001 : Start detail routing ...
PHY-1001 : Current memory(MB): used = 596, reserve = 585, peak = 602.
PHY-1001 : Detailed router is running in normal mode.
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net SWCLK_dup_1 will be routed on clock mesh
PHY-1001 : net clk_dup_11 will be routed on clock mesh
PHY-1001 : net clk_148m_vga_dup_1 will be routed on clock mesh
PHY-1001 : net sd_reader/clk will be routed on clock mesh
PHY-1001 : net sdram_top_inst/fifo_ctrl_inst/sys_clk will be routed on clock mesh
PHY-5010 WARNING: Net sdram_top_inst/fifo_ctrl_inst/rd_fifo_data/rd_to_wr_cross_inst/sync_r1[0] is skipped due to 0 input or output
PHY-1001 : clock net config_inst_syn_10 will be merged with clock config_inst_syn_9
PHY-5010 WARNING: Net sdram_top_inst/fifo_ctrl_inst/rd_fifo_data/rd_to_wr_cross_inst/sync_r1[0] is skipped due to 0 input or output
PHY-1001 : Current memory(MB): used = 853, reserve = 842, peak = 853.
PHY-1001 : End build detailed router design. 2.802405s wall, 0.984375s user + 0.046875s system = 1.031250s CPU (36.8%)

PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Clock net routing.....
PHY-1001 : Routed 0% nets.
PHY-1022 : len = 143352, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End initial clock net routed; 1.508946s wall, 0.500000s user + 0.000000s system = 0.500000s CPU (33.1%)

PHY-1001 : Current memory(MB): used = 888, reserve = 878, peak = 888.
PHY-1001 : End phase 1; 1.514805s wall, 0.500000s user + 0.000000s system = 0.500000s CPU (33.0%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Initial routing.....
PHY-1001 : Routed 39% nets.
PHY-1001 : Routed 46% nets.
PHY-1001 : Routed 57% nets.
PHY-1001 : Routed 71% nets.
PHY-1001 : Routed 93% nets.
PHY-1022 : len = 1.9124e+06, over cnt = 1199(0%), over = 1214, worst = 2, crit = 0
PHY-1001 : Current memory(MB): used = 892, reserve = 880, peak = 892.
PHY-1001 : End initial routed; 30.722986s wall, 8.234375s user + 0.046875s system = 8.281250s CPU (27.0%)

PHY-1001 : Update timing.....
PHY-1001 : 327/11131(2%) critical/total net(s).
RUN-1001 : ---------------------------------------
RUN-1001 :   Type   |  WNS(ns)  |  TNS(ns)   |  FEP  
RUN-1001 : ---------------------------------------
RUN-1001 :   Setup  |  -4.372   |  -996.661  |  357  
RUN-1001 :   Hold   |   0.080   |   0.000    |   0   
RUN-1001 : ---------------------------------------
PHY-1001 : End update timing; 1.798552s wall, 0.109375s user + 0.000000s system = 0.109375s CPU (6.1%)

PHY-1001 : Current memory(MB): used = 897, reserve = 887, peak = 897.
PHY-1001 : End phase 2; 32.521605s wall, 8.343750s user + 0.046875s system = 8.390625s CPU (25.8%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Optimize timing.....
PHY-1001 : ===== OPT Iter 1 =====
PHY-1001 : Processed 32 pins with SWNS -4.368ns STNS -989.348ns FEP 356.
PHY-1001 : End OPT Iter 1; 0.235094s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (6.6%)

PHY-1022 : len = 1.91262e+06, over cnt = 1229(0%), over = 1244, worst = 2, crit = 1
PHY-1001 : End optimize timing; 0.388134s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (4.0%)

PHY-1001 : Ripup-reroute.....
PHY-1001 : ===== DR Iter 1 =====
PHY-1022 : len = 1.88374e+06, over cnt = 410(0%), over = 411, worst = 2, crit = 0
PHY-1001 : End DR Iter 1; 1.557281s wall, 0.671875s user + 0.000000s system = 0.671875s CPU (43.1%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1022 : len = 1.87803e+06, over cnt = 115(0%), over = 115, worst = 1, crit = 0
PHY-1001 : End DR Iter 2; 0.492214s wall, 0.156250s user + 0.000000s system = 0.156250s CPU (31.7%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1022 : len = 1.8779e+06, over cnt = 26(0%), over = 26, worst = 1, crit = 0
PHY-1001 : End DR Iter 3; 0.310543s wall, 0.156250s user + 0.000000s system = 0.156250s CPU (50.3%)

PHY-1001 : ===== DR Iter 4 =====
PHY-1022 : len = 1.87837e+06, over cnt = 2(0%), over = 2, worst = 1, crit = 0
PHY-1001 : End DR Iter 4; 0.179848s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (8.7%)

PHY-1001 : ===== DR Iter 5 =====
PHY-1022 : len = 1.87842e+06, over cnt = 1(0%), over = 1, worst = 1, crit = 0
PHY-1001 : End DR Iter 5; 0.141338s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (22.1%)

PHY-1001 : ===== DR Iter 6 =====
PHY-1022 : len = 1.87842e+06, over cnt = 1(0%), over = 1, worst = 1, crit = 0
PHY-1001 : End DR Iter 6; 0.158048s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (39.5%)

PHY-1001 : ===== DR Iter 7 =====
PHY-1022 : len = 1.87842e+06, over cnt = 1(0%), over = 1, worst = 1, crit = 0
PHY-1001 : End DR Iter 7; 0.232178s wall, 0.125000s user + 0.000000s system = 0.125000s CPU (53.8%)

PHY-1001 : ===== DR Iter 8 =====
PHY-1022 : len = 1.87842e+06, over cnt = 1(0%), over = 1, worst = 1, crit = 0
PHY-1001 : End DR Iter 8; 0.114150s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (54.8%)

PHY-1001 : ==== DR Iter 9 ====
PHY-1022 : len = 1.87842e+06, over cnt = 1(0%), over = 1, worst = 1, crit = 0
PHY-1001 : End DR Iter 9; 0.114558s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (54.6%)

PHY-1001 : ==== DR Iter 10 ====
PHY-1022 : len = 1.87841e+06, over cnt = 1(0%), over = 1, worst = 1, crit = 0
PHY-1001 : End DR Iter 10; 0.130359s wall, 0.078125s user + 0.000000s system = 0.078125s CPU (59.9%)

PHY-1001 : ==== DR Iter 11 ====
PHY-1022 : len = 1.87838e+06, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End DR Iter 11; 0.142548s wall, 0.031250s user + 0.015625s system = 0.046875s CPU (32.9%)

PHY-1001 : Update timing.....
PHY-1001 : 326/11131(2%) critical/total net(s).
RUN-1001 : ---------------------------------------
RUN-1001 :   Type   |  WNS(ns)  |  TNS(ns)   |  FEP  
RUN-1001 : ---------------------------------------
RUN-1001 :   Setup  |  -4.368   |  -990.571  |  356  
RUN-1001 :   Hold   |   0.080   |   0.000    |   0   
RUN-1001 : ---------------------------------------
PHY-1001 : End update timing; 1.786928s wall, 0.531250s user + 0.000000s system = 0.531250s CPU (29.7%)

PHY-1001 : Commit to database.....
PHY-5014 WARNING: Detail route doesn't find pib for clk_gen_inst/pll_inst.fbclk[0]
PHY-1001 : 356 feed throughs used by 208 nets
PHY-1001 : End commit to database; 1.252228s wall, 0.406250s user + 0.000000s system = 0.406250s CPU (32.4%)

PHY-1001 : Current memory(MB): used = 969, reserve = 961, peak = 969.
PHY-1001 : End phase 3; 7.229444s wall, 2.468750s user + 0.015625s system = 2.484375s CPU (34.4%)

PHY-1001 : ===== Detail Route Phase 4 =====
PHY-1001 : Optimize timing.....
PHY-1001 : ===== OPT Iter 1 =====
PHY-1001 : Processed 20 pins with SWNS -4.218ns STNS -956.033ns FEP 356.
PHY-1001 : End OPT Iter 1; 0.228271s wall, 0.109375s user + 0.000000s system = 0.109375s CPU (47.9%)

PHY-1022 : len = 1.87839e+06, over cnt = 9(0%), over = 9, worst = 1, crit = 0
PHY-1001 : End optimize timing; 0.377073s wall, 0.156250s user + 0.000000s system = 0.156250s CPU (41.4%)

PHY-0007 : Phase: 4; Congestion: {, , , }; Timing: {-4.218ns, -956.033ns, 356}
PHY-1001 : Ripup-reroute.....
PHY-1001 : ===== DR Iter 1 =====
PHY-1022 : len = 1.87808e+06, over cnt = 1(0%), over = 1, worst = 1, crit = 0
PHY-1001 : End DR Iter 1; 0.115227s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (13.6%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1022 : len = 1.87808e+06, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End DR Iter 2; 0.108819s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (14.4%)

PHY-1001 : Update timing.....
PHY-1001 : 326/11131(2%) critical/total net(s).
RUN-1001 : ---------------------------------------
RUN-1001 :   Type   |  WNS(ns)  |  TNS(ns)   |  FEP  
RUN-1001 : ---------------------------------------
RUN-1001 :   Setup  |  -4.248   |  -957.264  |  356  
RUN-1001 :   Hold   |   0.080   |   0.000    |   0   
RUN-1001 : ---------------------------------------
PHY-1001 : End update timing; 1.837251s wall, 0.359375s user + 0.000000s system = 0.359375s CPU (19.6%)

PHY-1001 : Commit to database.....
PHY-5014 WARNING: Detail route doesn't find pib for clk_gen_inst/pll_inst.fbclk[0]
PHY-1001 : 359 feed throughs used by 211 nets
PHY-1001 : End commit to database; 1.348351s wall, 0.203125s user + 0.000000s system = 0.203125s CPU (15.1%)

PHY-1001 : Current memory(MB): used = 979, reserve = 971, peak = 979.
PHY-1001 : End phase 4; 3.817299s wall, 0.750000s user + 0.000000s system = 0.750000s CPU (19.6%)

PHY-1003 : Routed, final wirelength = 1.87808e+06
PHY-1001 : Current memory(MB): used = 982, reserve = 974, peak = 982.
PHY-1001 : End export database. 0.038502s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : End detail routing;  48.184249s wall, 13.109375s user + 0.109375s system = 13.218750s CPU (27.4%)

RUN-1003 : finish command "route" in  50.775419s wall, 14.125000s user + 0.109375s system = 14.234375s CPU (28.0%)

RUN-1004 : used memory is 978 MB, reserved memory is 970 MB, peak memory is 982 MB
RUN-1002 : start command "report_area -io_info -file m0soc_phy.area"
RUN-1001 : standard
***Report Model: CortexM0_SoC Device: EG4S20BG256***

IO Statistics
#IO                        47
  #input                   12
  #output                  33
  #inout                    2

Utilization Statistics
#lut                     9056   out of  19600   46.20%
#reg                     3939   out of  19600   20.10%
#le                      9679
  #lut only              5740   out of   9679   59.30%
  #reg only               623   out of   9679    6.44%
  #lut&reg               3316   out of   9679   34.26%
#dsp                        3   out of     29   10.34%
#bram                      27   out of     64   42.19%
  #bram9k                  27
  #fifo9k                   0
#bram32k                    8   out of     16   50.00%
#pad                       47   out of    188   25.00%
  #ireg                     6
  #oreg                     7
  #treg                     1
#pll                        1   out of      4   25.00%
#gclk                       1   out of     16    6.25%

Clock Resource Statistics
Index     ClockNet                                 Type               DriverType         Driver                         Fanout
#1        clk_dup_11                               GCLK               io                 clk_syn_12.di                  1797
#2        config_inst_syn_9                        GCLK               config             config_inst.jtck               267
#3        sdram_top_inst/fifo_ctrl_inst/sys_clk    GCLK               pll                clk_gen_inst/pll_inst.clkc4    257
#4        sd_reader/clk                            GCLK               pll                clk_gen_inst/pll_inst.clkc1    251
#5        SWCLK_dup_1                              GCLK               io                 SWCLK_syn_2.di                 74
#6        clk_148m_vga_dup_1                       GCLK               pll                clk_gen_inst/pll_inst.clkc3    60


Detailed IO Report

      Name        Direction    Location    IOStandard    DriveStrength    PullType     PackReg   
      RSTn          INPUT        G11        LVCMOS33          N/A          PULLUP       NONE     
       RX           INPUT        F16        LVTTL33           N/A          PULLUP       IREG     
     SWCLK          INPUT         F9        LVCMOS33          N/A           N/A         NONE     
      clk           INPUT        K14        LVCMOS33          N/A          PULLUP       NONE     
     col[3]         INPUT        G12        LVTTL33           N/A          PULLUP       NONE     
     col[2]         INPUT        J13        LVTTL33           N/A          PULLUP       NONE     
     col[1]         INPUT        L12        LVTTL33           N/A          PULLUP       NONE     
     col[0]         INPUT        H14        LVTTL33           N/A          PULLUP       NONE     
     sddat0         INPUT         P1        LVCMOS33          N/A          PULLUP       IREG     
     sddat1         INPUT         N1        LVCMOS33          N/A          PULLUP       IREG     
     sddat2         INPUT         R2        LVCMOS33          N/A          PULLUP       IREG     
     sddat3         INPUT         R1        LVCMOS33          N/A          PULLUP       IREG     
     LED[3]        OUTPUT         N4        LVCMOS33           8            NONE        OREG     
     LED[2]        OUTPUT         N3        LVCMOS33           8            NONE        OREG     
     LED[1]        OUTPUT         M4        LVCMOS33           8            NONE        OREG     
     LED[0]        OUTPUT         M3        LVCMOS33           8            NONE        OREG     
       TX          OUTPUT        E16        LVTTL33            8            NONE        OREG     
  clk_148m_vga     OUTPUT         H2        LVCMOS33           8            NONE        NONE     
    rgb_b[7]       OUTPUT         C1        LVCMOS33           8            NONE        NONE     
    rgb_b[6]       OUTPUT         D1        LVCMOS33           8            NONE        NONE     
    rgb_b[5]       OUTPUT         E2        LVCMOS33           8            NONE        NONE     
    rgb_b[4]       OUTPUT         G3        LVCMOS33           8            NONE        NONE     
    rgb_b[3]       OUTPUT         E1        LVCMOS33           8            NONE        NONE     
    rgb_b[2]       OUTPUT         F2        LVCMOS33           8            NONE        NONE     
    rgb_b[1]       OUTPUT         F1        LVCMOS33           8            NONE        NONE     
    rgb_b[0]       OUTPUT         G1        LVCMOS33           8            NONE        NONE     
    rgb_g[7]       OUTPUT         H5        LVCMOS33           8            NONE        NONE     
    rgb_g[6]       OUTPUT         H1        LVCMOS33           8            NONE        NONE     
    rgb_g[5]       OUTPUT         J6        LVCMOS33           8            NONE        NONE     
    rgb_g[4]       OUTPUT         H3        LVCMOS33           8            NONE        NONE     
    rgb_g[3]       OUTPUT         J1        LVCMOS33           8            NONE        NONE     
    rgb_g[2]       OUTPUT         K1        LVCMOS33           8            NONE        NONE     
    rgb_g[1]       OUTPUT         K2        LVCMOS33           8            NONE        NONE     
    rgb_g[0]       OUTPUT         L1        LVCMOS33           8            NONE        NONE     
    rgb_r[7]       OUTPUT         K6        LVCMOS33           8            NONE        NONE     
    rgb_r[6]       OUTPUT         K3        LVCMOS33           8            NONE        NONE     
    rgb_r[5]       OUTPUT         K5        LVCMOS33           8            NONE        NONE     
    rgb_r[4]       OUTPUT         L4        LVCMOS33           8            NONE        NONE     
    rgb_r[3]       OUTPUT         M1        LVCMOS33           8            NONE        NONE     
    rgb_r[2]       OUTPUT         M2        LVCMOS33           8            NONE        NONE     
    rgb_r[1]       OUTPUT         L3        LVCMOS33           8            NONE        NONE     
    rgb_r[0]       OUTPUT         L5        LVCMOS33           8            NONE        NONE     
     sdclk         OUTPUT         M9        LVCMOS33           8            NONE        OREG     
     vga_hs        OUTPUT         J3        LVCMOS33           8            NONE        NONE     
     vga_vs        OUTPUT         J4        LVCMOS33           8            NONE        NONE     
     SWDIO          INOUT        H16        LVCMOS33           8            N/A         IREG     
     sdcmd          INOUT         P2        LVCMOS33           8           PULLUP     OREG;TREG  
      dm0          OUTPUT        S14        LVCMOS25           8            NONE        NONE     
      cke          OUTPUT        S18        LVCMOS25           8            NONE        NONE     
      we_n         OUTPUT        S19        LVCMOS25           8            NONE        NONE     
     cas_n         OUTPUT        S20        LVCMOS25           8            NONE        NONE     
     ras_n         OUTPUT        S21        LVCMOS25           8            NONE        NONE     
      cs_n         OUTPUT        S22        LVCMOS25           8            NONE        NONE     
    addr[9]        OUTPUT        S23        LVCMOS25           8            NONE        NONE     
    addr[8]        OUTPUT        S24        LVCMOS25           8            NONE        NONE     
    addr[7]        OUTPUT        S25        LVCMOS25           8            NONE        NONE     
    addr[6]        OUTPUT        S26        LVCMOS25           8            NONE        NONE     
    addr[5]        OUTPUT        S27        LVCMOS25           8            NONE        NONE     
    addr[4]        OUTPUT        S28        LVCMOS25           8            NONE        NONE     
      dm2          OUTPUT        S29        LVCMOS25           8            NONE        NONE     
      dm3          OUTPUT        S61        LVCMOS25           8            NONE        NONE     
    addr[3]        OUTPUT        S64        LVCMOS25           8            NONE        NONE     
    addr[2]        OUTPUT        S65        LVCMOS25           8            NONE        NONE     
    addr[1]        OUTPUT        S66        LVCMOS25           8            NONE        NONE     
    addr[0]        OUTPUT        S67        LVCMOS25           8            NONE        NONE     
    addr[10]       OUTPUT        S68        LVCMOS25           8            NONE        NONE     
     ba[0]         OUTPUT        S69        LVCMOS25           8            NONE        NONE     
     ba[1]         OUTPUT        S70        LVCMOS25           8            NONE        NONE     
      clk          OUTPUT        S73        LVCMOS25           8            NONE        NONE     
      dm1          OUTPUT        S76        LVCMOS25           8            NONE        NONE     
     dq[0]          INOUT         S1        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[6]          INOUT        S11        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[7]          INOUT        S12        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[1]          INOUT         S2        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[23]         INOUT        S31        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[22]         INOUT        S32        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[21]         INOUT        S35        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[20]         INOUT        S36        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[19]         INOUT        S37        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[18]         INOUT        S38        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[17]         INOUT        S41        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[16]         INOUT        S42        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[31]         INOUT        S48        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[30]         INOUT        S49        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[2]          INOUT         S5        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[29]         INOUT        S52        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[28]         INOUT        S53        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[27]         INOUT        S54        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[26]         INOUT        S55        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[25]         INOUT        S58        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[24]         INOUT        S59        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[3]          INOUT         S6        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[4]          INOUT         S7        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[8]          INOUT        S78        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[9]          INOUT        S79        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[5]          INOUT         S8        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[10]         INOUT        S82        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[11]         INOUT        S83        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[12]         INOUT        S84        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[13]         INOUT        S85        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[14]         INOUT        S88        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[15]         INOUT        S89        LVCMOS25           8           PULLUP     IREG;TREG  

Report Hierarchy Area:
+------------------------------------------------------------------------------------------------------------------------------------------+
|Instance                            |Module                                          |le     |lut     |ripple  |seq     |bram    |dsp     |
+------------------------------------------------------------------------------------------------------------------------------------------+
|top                                 |CortexM0_SoC                                    |9679   |8162    |894     |3953    |35      |3       |
|  ISP                               |AHBISP                                          |1449   |832     |356     |847     |8       |0       |
|    u_5X5Window                     |slidingWindow_5X5                               |570    |265     |142     |329     |8       |0       |
|      u_fifo_1                      |fifo_buf                                        |77     |43      |18      |50      |2       |0       |
|        ram_inst                    |ram_infer_fifo_buf                              |8      |8       |0       |8       |2       |0       |
|      u_fifo_2                      |fifo_buf                                        |63     |27      |18      |34      |2       |0       |
|        ram_inst                    |ram_infer_fifo_buf                              |3      |1       |0       |3       |2       |0       |
|      u_fifo_3                      |fifo_buf                                        |67     |23      |18      |42      |2       |0       |
|        ram_inst                    |ram_infer_fifo_buf                              |2      |2       |0       |2       |2       |0       |
|      u_fifo_4                      |fifo_buf                                        |68     |33      |18      |43      |2       |0       |
|        ram_inst                    |ram_infer_fifo_buf                              |8      |8       |0       |8       |2       |0       |
|    u_CC                            |CC                                              |110    |90      |20      |70      |0       |0       |
|    u_bypass                        |bypass                                          |124    |84      |40      |37      |0       |0       |
|    u_demosaic                      |demosaic                                        |437    |205     |142     |286     |0       |0       |
|      u1_conv_mask5                 |conv_mask5                                      |115    |43      |31      |86      |0       |0       |
|      u2_conv_mask5                 |conv_mask5                                      |70     |31      |27      |42      |0       |0       |
|      u_conv_mask4                  |conv_mask4                                      |78     |34      |27      |52      |0       |0       |
|      u_conv_mask6                  |conv_mask6                                      |89     |46      |33      |70      |0       |0       |
|    u_gamma                         |gamma                                           |34     |34      |0       |16      |0       |0       |
|      u_blue_gamma_rom              |gamma_rom                                       |16     |16      |0       |10      |0       |0       |
|      u_green_gamma_rom             |gamma_rom                                       |14     |14      |0       |6       |0       |0       |
|      u_red_gamma_rom               |gamma_rom                                       |4      |4       |0       |0       |0       |0       |
|  Interconncet                      |AHBlite_Interconnect                            |18     |11      |7       |7       |0       |0       |
|    SlaveMUX                        |AHBlite_SlaveMUX                                |18     |11      |7       |7       |0       |0       |
|  RAMCODE_Interface                 |AHBlite_Block_RAM                               |12     |12      |0       |10      |0       |0       |
|  RAMDATA_Interface                 |AHBlite_Block_RAM                               |31     |31      |0       |17      |0       |0       |
|  RAM_CODE                          |Block_RAM                                       |2      |2       |0       |1       |4       |0       |
|  RAM_DATA                          |Block_RAM                                       |6      |6       |0       |0       |4       |0       |
|  U_APB_GPIO                        |APB_GPIO                                        |3      |3       |0       |2       |0       |0       |
|  U_APB_SDCARD_CONTROL              |APB_SDCARD_CONTROL                              |32     |13      |0       |30      |0       |0       |
|  U_APB_UART                        |APB_UART                                        |16     |16      |0       |5       |0       |0       |
|  U_APB_VGA_CONTROL                 |APB_VGA_CONTROL                                 |2      |2       |0       |0       |0       |0       |
|  U_sdram                           |SDRAM                                           |0      |0       |0       |0       |0       |0       |
|  ahb_to_apb                        |cmsdk_ahb_to_apb                                |14     |14      |0       |7       |0       |0       |
|  clk_gen_inst                      |clk_gen                                         |0      |0       |0       |0       |0       |0       |
|  cmsdk_apb_slave_mux               |cmsdk_apb_slave_mux                             |12     |12      |0       |1       |0       |0       |
|  fifo                              |sd2isp_fifo                                     |148    |79      |21      |111     |1       |0       |
|    ram_inst                        |ram_infer_sd2isp_fifo                           |8      |2       |0       |8       |1       |0       |
|    rd_to_wr_cross_inst             |fifo_cross_domain_addr_process_al_sd2isp_fifo   |41     |20      |0       |41      |0       |0       |
|    wr_to_rd_cross_inst             |fifo_cross_domain_addr_process_al_sd2isp_fifo   |31     |23      |0       |31      |0       |0       |
|  kb                                |Keyboard                                        |86     |70      |16      |43      |0       |0       |
|  sd_reader                         |sd_reader                                       |754    |647     |100     |327     |0       |0       |
|    u_sdcmd_ctrl                    |sdcmd_ctrl                                      |318    |284     |34      |145     |0       |0       |
|  sdram_top_inst                    |sdram_top                                       |771    |576     |119     |412     |8       |0       |
|    fifo_ctrl_inst                  |fifo_ctrl                                       |424    |280     |73      |282     |8       |0       |
|      rd_fifo_data                  |fifo_data_out                                   |141    |102     |21      |113     |4       |0       |
|        ram_inst                    |ram_infer_fifo_data_out                         |14     |14      |0       |14      |4       |0       |
|        rd_to_wr_cross_inst         |fifo_cross_domain_addr_process_al_fifo_data_out |38     |34      |0       |37      |0       |0       |
|        wr_to_rd_cross_inst         |fifo_cross_domain_addr_process_al_fifo_data_out |34     |27      |0       |34      |0       |0       |
|      wr_fifo_data                  |fifo_data                                       |175    |92      |30      |134     |4       |0       |
|        ram_inst                    |ram_infer_fifo_data                             |32     |0       |0       |32      |4       |0       |
|        rd_to_wr_cross_inst         |fifo_cross_domain_addr_process_al_fifo_data     |38     |24      |0       |38      |0       |0       |
|        wr_to_rd_cross_inst         |fifo_cross_domain_addr_process_al_fifo_data     |39     |35      |0       |39      |0       |0       |
|    sdram_ctrl_inst                 |sdram_ctrl                                      |347    |296     |46      |130     |0       |0       |
|      sdram_a_ref_inst              |sdram_a_ref                                     |60     |48      |12      |24      |0       |0       |
|      sdram_arbit_inst              |sdram_arbit                                     |54     |54      |0       |17      |0       |0       |
|      sdram_init_inst               |sdram_init                                      |50     |41      |4       |30      |0       |0       |
|      sdram_read_inst               |sdram_read                                      |108    |90      |18      |31      |0       |0       |
|      sdram_write_inst              |sdram_write                                     |75     |63      |12      |28      |0       |0       |
|  u_logic                           |cortexm0ds_logic                                |5107   |5052    |51      |1389    |0       |3       |
|  u_rs232                           |rs232                                           |91     |83      |8       |54      |0       |0       |
|    uart_rx_inst                    |uart_rx                                         |48     |44      |4       |32      |0       |0       |
|    uart_tx_inst                    |uart_tx                                         |43     |39      |4       |22      |0       |0       |
|  vga_ctrl_inst                     |vga_ctrl                                        |154    |89      |65      |25      |0       |0       |
|  cw_top                            |CW_TOP_WRAPPER                                  |902    |567     |145     |611     |0       |0       |
|    wrapper_cwc_top                 |cwc_top                                         |902    |567     |145     |611     |0       |0       |
|      cfg_int_inst                  |cwc_cfg_int                                     |458    |275     |0       |441     |0       |0       |
|        reg_inst                    |register                                        |458    |275     |0       |441     |0       |0       |
|      trigger_inst                  |trigger                                         |444    |292     |145     |170     |0       |0       |
|        bus_inst                    |bus_top                                         |246    |158     |88      |79      |0       |0       |
|          BUS_DETECTOR[1]$bus_nodes |bus_det                                         |2      |2       |0       |2       |0       |0       |
|          BUS_DETECTOR[2]$bus_nodes |bus_det                                         |24     |14      |10      |4       |0       |0       |
|          BUS_DETECTOR[3]$bus_nodes |bus_det                                         |28     |18      |10      |11      |0       |0       |
|          BUS_DETECTOR[6]$bus_nodes |bus_det                                         |96     |62      |34      |30      |0       |0       |
|          BUS_DETECTOR[8]$bus_nodes |bus_det                                         |96     |62      |34      |32      |0       |0       |
|        emb_ctrl_inst               |emb_ctrl                                        |108    |79      |29      |56      |0       |0       |
+------------------------------------------------------------------------------------------------------------------------------------------+


DataNet Average Fanout:

   Index     Fanout     Nets  
    #1          1       6188  
    #2          2       2470  
    #3          3       1010  
    #4          4       630   
    #5        5-10      1004  
    #6        11-50     532   
    #7       51-100      16   
    #8       101-500     5    
  Average     3.09            

RUN-1002 : start command "export_db m0soc_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported ChipWatcher
RUN-1003 : finish command "export_db m0soc_pr.db" in  1.570523s wall, 0.765625s user + 0.000000s system = 0.765625s CPU (48.7%)

RUN-1004 : used memory is 978 MB, reserved memory is 971 MB, peak memory is 1034 MB
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 20, tpin num: 51334, tnet num: 11910, tinst num: 5122, tnode num: 61214, tedge num: 86599.
TMR-2508 : Levelizing timing graph completed, there are 69 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1002 : start command "report_timing -mode FINAL -net_info -rpt_autogen true -file m0soc_phy.timing"
TMR-2503 : Start to update net delay, extr mode = 6.
TMR-2504 : Update delay of 11910 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 6.
TMR-3001 : Initiate 4 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 12 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
TMR-3506 : Start to generate timing report.
TMR-1502 : Number of clock constraints = 4. Number of clock nets = 6 (2 unconstrainted).
TMR-5009 WARNING: No clock constraint on 2 clock net(s): 
		SWCLK_dup_1
		config_inst_syn_10
TMR-3508 : Export timing summary.
TMR-3507 : Timing report generated successfully in m0soc_phy.timing, timing summary in m0soc_phy.tsm.
RUN-1002 : start command "export_bid m0soc_inst.bid"
PRG-1000 : <!-- HMAC is: 55ee338dd32f048d17c5b07802c02f05a4520843737890057e9b6f7149a197c5 -->
RUN-1002 : start command "bitgen -bit m0soc.bit"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 18 threads.
BIT-1002 : Init instances completely, inst num: 5122
BIT-1002 : Init pips with 18 threads.
BIT-1002 : Init pips completely, net num: 11912, pip num: 130876
BIT-1002 : Init feedthrough with 18 threads.
BIT-1002 : Init feedthrough completely, num: 359
BIT-1003 : Multithreading accelaration with 18 threads.
BIT-1003 : Generate bitstream completely, there are 3157 valid insts, and 357390 bits set as '1'.
BIT-1004 : the usercode register value: 00000000100000111010011111010011
BIT-1004 : PLL setting string = 0001
BIT-1004 : Generate bits file m0soc.bit.
RUN-1003 : finish command "bitgen -bit m0soc.bit" in  19.073944s wall, 103.203125s user + 1.250000s system = 104.453125s CPU (547.6%)

RUN-1004 : used memory is 992 MB, reserved memory is 992 MB, peak memory is 1167 MB
RUN-1002 : start command "backup_run_log run.log ../.logs/phy_1/td_20240628_110626.log"
