--------------------------------------------------------------------------------
Release 14.3 Trace  (lin64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

/home/storage/Xilinx/14.3/14.3/ISE_DS/ISE/bin/lin64/unwrapped/trce -e 3
-intstyle xflow -xml bsp.twx bsp.ncd bsp.pcf

Design file:              bsp.ncd
Physical constraint file: bsp.pcf
Device,package,speed:     xc6slx45,csg324,C,-3 (PRODUCTION 1.23 2012-10-12)
Report level:             error report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_CLK = PERIOD TIMEGRP "CLK_IN" 10 ns HIGH 50% INPUT_JITTER 
0.05 ns;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   5.340ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_RXCLK = PERIOD TIMEGRP "RXCLK" 8 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   5.340ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_clkfx = PERIOD TIMEGRP "clkfx" TS_CLK / 1.25 HIGH 50% 
INPUT_JITTER 0.05 ns;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 1638 paths analyzed, 511 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   7.832ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_clkfx180 = PERIOD TIMEGRP "clkfx180" TS_CLK / 1.25 PHASE 
4 ns HIGH 50%         INPUT_JITTER 0.05 ns;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 9 paths analyzed, 9 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   4.912ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_clkdv = PERIOD TIMEGRP "clkdv" TS_CLK * 2 HIGH 50% 
INPUT_JITTER 0.05 ns;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 835156 paths analyzed, 7045 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  16.041ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_INTERNAL_RXCLK_BUF = PERIOD TIMEGRP "INTERNAL_RXCLK_BUF" 
TS_RXCLK PHASE         0.4375 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 1917 paths analyzed, 859 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   7.183ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TIMEGRP "IN_GMII" OFFSET = IN 2 ns VALID 2 ns BEFORE COMP 
"RXCLK";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 10 paths analyzed, 10 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Minimum allowable offset is   1.989ns.
--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for TS_CLK
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_CLK                         |     10.000ns|      5.340ns|      9.790ns|            0|            0|            0|       836803|
| TS_clkfx                      |      8.000ns|      7.832ns|          N/A|            0|            0|         1638|            0|
| TS_clkfx180                   |      8.000ns|      4.912ns|          N/A|            0|            0|            9|            0|
| TS_clkdv                      |     20.000ns|     16.041ns|          N/A|            0|            0|       835156|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

Derived Constraints for TS_RXCLK
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_RXCLK                       |      8.000ns|      5.340ns|      7.183ns|            0|            0|            0|         1917|
| TS_INTERNAL_RXCLK_BUF         |      8.000ns|      7.183ns|          N/A|            0|            0|         1917|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock RXCLK
------------+------------+------------+------------+------------+------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
------------+------------+------------+------------+------------+------------------+--------+
RXD<0>      |    1.963(R)|      SLOW  |   -0.039(R)|      FAST  |INTERNAL_RXCLK    |   0.437|
RXD<1>      |    1.818(R)|      SLOW  |   -0.017(R)|      FAST  |INTERNAL_RXCLK    |   0.437|
RXD<2>      |    1.952(R)|      SLOW  |   -0.028(R)|      FAST  |INTERNAL_RXCLK    |   0.437|
RXD<3>      |    1.968(R)|      SLOW  |   -0.044(R)|      FAST  |INTERNAL_RXCLK    |   0.437|
RXD<4>      |    1.989(R)|      SLOW  |   -0.065(R)|      FAST  |INTERNAL_RXCLK    |   0.437|
RXD<5>      |    1.841(R)|      SLOW  |   -0.040(R)|      FAST  |INTERNAL_RXCLK    |   0.437|
RXD<6>      |    1.866(R)|      SLOW  |   -0.065(R)|      FAST  |INTERNAL_RXCLK    |   0.437|
RXD<7>      |    1.955(R)|      SLOW  |   -0.031(R)|      FAST  |INTERNAL_RXCLK    |   0.437|
RXDV        |    1.947(R)|      SLOW  |   -0.023(R)|      FAST  |INTERNAL_RXCLK    |   0.437|
RXER        |    1.898(R)|      SLOW  |   -0.007(R)|      FAST  |INTERNAL_RXCLK    |   0.437|
------------+------------+------------+------------+------------+------------------+--------+

Clock to Setup on destination clock CLK_IN
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK_IN         |   16.041|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock RXCLK
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
RXCLK          |    7.183|         |         |         |
---------------+---------+---------+---------+---------+

TIMEGRP "IN_GMII" OFFSET = IN 2 ns VALID 2 ns BEFORE COMP "RXCLK";
Worst Case Data Window 1.982; Ideal Clock Offset To Actual Clock -0.002; 
------------------+------------+------------+------------+------------+---------+---------+-------------+
                  |            |  Process   |            |  Process   |  Setup  |  Hold   |Source Offset|
Source            |   Setup    |   Corner   |    Hold    |   Corner   |  Slack  |  Slack  |  To Center  |
------------------+------------+------------+------------+------------+---------+---------+-------------+
RXD<0>            |    1.963(R)|      SLOW  |   -0.039(R)|      FAST  |    0.037|    0.039|       -0.001|
RXD<1>            |    1.818(R)|      SLOW  |   -0.017(R)|      FAST  |    0.182|    0.017|        0.082|
RXD<2>            |    1.952(R)|      SLOW  |   -0.028(R)|      FAST  |    0.048|    0.028|        0.010|
RXD<3>            |    1.968(R)|      SLOW  |   -0.044(R)|      FAST  |    0.032|    0.044|       -0.006|
RXD<4>            |    1.989(R)|      SLOW  |   -0.065(R)|      FAST  |    0.011|    0.065|       -0.027|
RXD<5>            |    1.841(R)|      SLOW  |   -0.040(R)|      FAST  |    0.159|    0.040|        0.060|
RXD<6>            |    1.866(R)|      SLOW  |   -0.065(R)|      FAST  |    0.134|    0.065|        0.035|
RXD<7>            |    1.955(R)|      SLOW  |   -0.031(R)|      FAST  |    0.045|    0.031|        0.007|
RXDV              |    1.947(R)|      SLOW  |   -0.023(R)|      FAST  |    0.053|    0.023|        0.015|
RXER              |    1.898(R)|      SLOW  |   -0.007(R)|      FAST  |    0.102|    0.007|        0.047|
------------------+------------+------------+------------+------------+---------+---------+-------------+
Worst Case Summary|       1.989|         -  |      -0.007|         -  |    0.011|    0.007|             |
------------------+------------+------------+------------+------------+---------+---------+-------------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 838730 paths, 0 nets, and 16063 connections

Design statistics:
   Minimum period:  16.041ns   (Maximum frequency:  62.340MHz)
   Minimum input required time before clock:   1.989ns


Analysis completed Sun Jul 31 19:02:26 2016 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 495 MB



