# TCL File Generated by Component Editor 20.1
# Thu Jun 05 04:14:23 BST 2025
# DO NOT MODIFY


# 
# channel_processor_top "channel_processor_top" v1.0
# Cameron Wade 2025.06.05.04:14:23
# both channels: norm sig time, extrapolates for missed sig, fir filter 
# 

# 
# request TCL package from ACDS 16.1
# 
package require -exact qsys 16.1


# 
# module channel_processor_top
# 
set_module_property DESCRIPTION "both channels: norm sig time, extrapolates for missed sig, fir filter "
set_module_property NAME channel_processor_top
set_module_property VERSION 1.0
set_module_property INTERNAL false
set_module_property OPAQUE_ADDRESS_MAP true
set_module_property AUTHOR "Cameron Wade"
set_module_property DISPLAY_NAME channel_processor_top
set_module_property INSTANTIATE_IN_SYSTEM_MODULE true
set_module_property EDITABLE true
set_module_property REPORT_TO_TALKBACK false
set_module_property ALLOW_GREYBOX_GENERATION false
set_module_property REPORT_HIERARCHY false


# 
# file sets
# 
add_fileset QUARTUS_SYNTH QUARTUS_SYNTH "" ""
set_fileset_property QUARTUS_SYNTH TOP_LEVEL channel_processor_top
set_fileset_property QUARTUS_SYNTH ENABLE_RELATIVE_INCLUDE_PATHS false
set_fileset_property QUARTUS_SYNTH ENABLE_FILE_OVERWRITE_MODE true
add_fileset_file channel_processor_top.v VERILOG PATH 4ChannelProcessing/channel_processor_top.v TOP_LEVEL_FILE


# 
# parameters
# 


# 
# display items
# 


# 
# connection point clock
# 
add_interface clock clock end
set_interface_property clock clockRate 100000000
set_interface_property clock ENABLED true
set_interface_property clock EXPORT_OF ""
set_interface_property clock PORT_NAME_MAP ""
set_interface_property clock CMSIS_SVD_VARIABLES ""
set_interface_property clock SVD_ADDRESS_GROUP ""

add_interface_port clock clk clk Input 1


# 
# connection point reset
# 
add_interface reset reset end
set_interface_property reset associatedClock clock
set_interface_property reset synchronousEdges DEASSERT
set_interface_property reset ENABLED true
set_interface_property reset EXPORT_OF ""
set_interface_property reset PORT_NAME_MAP ""
set_interface_property reset CMSIS_SVD_VARIABLES ""
set_interface_property reset SVD_ADDRESS_GROUP ""

add_interface_port reset reset_n reset_n Input 1


# 
# connection point sample_L
# 
add_interface sample_L conduit end
set_interface_property sample_L associatedClock clock
set_interface_property sample_L associatedReset ""
set_interface_property sample_L ENABLED true
set_interface_property sample_L EXPORT_OF ""
set_interface_property sample_L PORT_NAME_MAP ""
set_interface_property sample_L CMSIS_SVD_VARIABLES ""
set_interface_property sample_L SVD_ADDRESS_GROUP ""

add_interface_port sample_L sample_L export Output 16


# 
# connection point sample_R
# 
add_interface sample_R conduit end
set_interface_property sample_R associatedClock clock
set_interface_property sample_R associatedReset ""
set_interface_property sample_R ENABLED true
set_interface_property sample_R EXPORT_OF ""
set_interface_property sample_R PORT_NAME_MAP ""
set_interface_property sample_R CMSIS_SVD_VARIABLES ""
set_interface_property sample_R SVD_ADDRESS_GROUP ""

add_interface_port sample_R sample_R export Output 16


# 
# connection point sample_valid
# 
add_interface sample_valid conduit end
set_interface_property sample_valid associatedClock clock
set_interface_property sample_valid associatedReset ""
set_interface_property sample_valid ENABLED true
set_interface_property sample_valid EXPORT_OF ""
set_interface_property sample_valid PORT_NAME_MAP ""
set_interface_property sample_valid CMSIS_SVD_VARIABLES ""
set_interface_property sample_valid SVD_ADDRESS_GROUP ""

add_interface_port sample_valid sample_valid export Input 1


# 
# connection point sig_time_L
# 
add_interface sig_time_L conduit end
set_interface_property sig_time_L associatedClock clock
set_interface_property sig_time_L associatedReset ""
set_interface_property sig_time_L ENABLED true
set_interface_property sig_time_L EXPORT_OF ""
set_interface_property sig_time_L PORT_NAME_MAP ""
set_interface_property sig_time_L CMSIS_SVD_VARIABLES ""
set_interface_property sig_time_L SVD_ADDRESS_GROUP ""

add_interface_port sig_time_L sig_time_L export Input 32


# 
# connection point sig_time_R
# 
add_interface sig_time_R conduit end
set_interface_property sig_time_R associatedClock clock
set_interface_property sig_time_R associatedReset ""
set_interface_property sig_time_R ENABLED true
set_interface_property sig_time_R EXPORT_OF ""
set_interface_property sig_time_R PORT_NAME_MAP ""
set_interface_property sig_time_R CMSIS_SVD_VARIABLES ""
set_interface_property sig_time_R SVD_ADDRESS_GROUP ""

add_interface_port sig_time_R sig_time_R export Input 32


# 
# connection point sync_start
# 
add_interface sync_start conduit end
set_interface_property sync_start associatedClock clock
set_interface_property sync_start associatedReset ""
set_interface_property sync_start ENABLED true
set_interface_property sync_start EXPORT_OF ""
set_interface_property sync_start PORT_NAME_MAP ""
set_interface_property sync_start CMSIS_SVD_VARIABLES ""
set_interface_property sync_start SVD_ADDRESS_GROUP ""

add_interface_port sync_start sync_start export Input 1


# 
# connection point t_ltr
# 
add_interface t_ltr conduit end
set_interface_property t_ltr associatedClock clock
set_interface_property t_ltr associatedReset ""
set_interface_property t_ltr ENABLED true
set_interface_property t_ltr EXPORT_OF ""
set_interface_property t_ltr PORT_NAME_MAP ""
set_interface_property t_ltr CMSIS_SVD_VARIABLES ""
set_interface_property t_ltr SVD_ADDRESS_GROUP ""

add_interface_port t_ltr t_ltr export Input 32


# 
# connection point t_rtl
# 
add_interface t_rtl conduit end
set_interface_property t_rtl associatedClock clock
set_interface_property t_rtl associatedReset ""
set_interface_property t_rtl ENABLED true
set_interface_property t_rtl EXPORT_OF ""
set_interface_property t_rtl PORT_NAME_MAP ""
set_interface_property t_rtl CMSIS_SVD_VARIABLES ""
set_interface_property t_rtl SVD_ADDRESS_GROUP ""

add_interface_port t_rtl t_rtl export Input 32


# 
# connection point valid_L
# 
add_interface valid_L conduit end
set_interface_property valid_L associatedClock clock
set_interface_property valid_L associatedReset ""
set_interface_property valid_L ENABLED true
set_interface_property valid_L EXPORT_OF ""
set_interface_property valid_L PORT_NAME_MAP ""
set_interface_property valid_L CMSIS_SVD_VARIABLES ""
set_interface_property valid_L SVD_ADDRESS_GROUP ""

add_interface_port valid_L valid_L export Output 1


# 
# connection point valid_R
# 
add_interface valid_R conduit end
set_interface_property valid_R associatedClock clock
set_interface_property valid_R associatedReset ""
set_interface_property valid_R ENABLED true
set_interface_property valid_R EXPORT_OF ""
set_interface_property valid_R PORT_NAME_MAP ""
set_interface_property valid_R CMSIS_SVD_VARIABLES ""
set_interface_property valid_R SVD_ADDRESS_GROUP ""

add_interface_port valid_R valid_R export Output 1


# 
# connection point dir
# 
add_interface dir conduit end
set_interface_property dir associatedClock clock
set_interface_property dir associatedReset ""
set_interface_property dir ENABLED true
set_interface_property dir EXPORT_OF ""
set_interface_property dir PORT_NAME_MAP ""
set_interface_property dir CMSIS_SVD_VARIABLES ""
set_interface_property dir SVD_ADDRESS_GROUP ""

add_interface_port dir dir export Input 1


# 
# connection point clock_slow
# 
add_interface clock_slow clock end
set_interface_property clock_slow clockRate 0
set_interface_property clock_slow ENABLED true
set_interface_property clock_slow EXPORT_OF ""
set_interface_property clock_slow PORT_NAME_MAP ""
set_interface_property clock_slow CMSIS_SVD_VARIABLES ""
set_interface_property clock_slow SVD_ADDRESS_GROUP ""

add_interface_port clock_slow clk_slow clk Input 1

