<html>
    <head>
        <style>
      body { font-family:arial; font-size:10pt; text-align:left; }
      h1, h2 {
          padding-top: 30px;
      }
      h3 {
          padding-top: 20px;
      }
      h4, h5, h6 {
          padding-top: 10px;
          font-size:12pt;
      }
      table {
          font-family:arial; font-size:10pt; text-align:left;
          border-color:#B0B0B0;
          border-style:solid;
          border-width:1px;
          border-collapse:collapse;
      }
      table th, table td {
          font-family:arial; font-size:10pt; text-align:left;
          border-color:#B0B0B0;
          border-style:solid;
          border-width:1px;
          padding: 4px;
      }
     </style>
    </head>
    <body>
        <h1 align="center">Timing Multi Corner Report Max Delay Analysis
</h1>
        <p>SmartTime Version 2022.1.0.10</p>
        <p>Microsemi Corporation - Microsemi Libero Software Release v2022.1 (Version 2022.1.0.10)</p>
        <p>Date: Fri Oct  7 14:34:36 2022
</p>
        <table cellpadding="4">
            <tr/>
            <tr>
                <td>Design</td>
                <td>soundchip</td>
            </tr>
            <tr>
                <td>Family</td>
                <td>SmartFusion2</td>
            </tr>
            <tr>
                <td>Die</td>
                <td>M2S010</td>
            </tr>
            <tr>
                <td>Package</td>
                <td>256 VF</td>
            </tr>
            <tr>
                <td>Temperature Range</td>
                <td>0 - 85 C</td>
            </tr>
            <tr>
                <td>Voltage Range</td>
                <td>1.14 - 1.26 V</td>
            </tr>
            <tr>
                <td>Speed Grade</td>
                <td>STD</td>
            </tr>
            <tr>
                <td>Design State</td>
                <td>Post-Layout</td>
            </tr>
            <tr>
                <td>Data source</td>
                <td>Production</td>
            </tr>
            <tr>
                <td>Multi Corner Report Operating Conditions</td>
                <td>BEST, TYPICAL, WORST</td>
            </tr>
        </table>
        <p/>
        <h2>Summary</h2>
        <table cellpadding="4">
            <tr>
                <th>Clock Domain</th>
                <th>Required Period (ns)</th>
                <th>Required Frequency (MHz)</th>
                <th>Worst Slack (ns)</th>
                <th>Operating Conditions</th>
            </tr>
            <tr>
                <td>FCCC_C0_0/FCCC_C0_0/GL0</td>
                <td>10.000</td>
                <td>100.000</td>
                <td>5.309</td>
                <td>WORST</td>
            </tr>
            <tr>
                <td>OSC_C0_0/OSC_C0_0/I_RCOSC_25_50MHZ/CLKOUT</td>
                <td>20.000</td>
                <td>50.000</td>
                <td/>
                <td/>
            </tr>
        </table>
        <p/>
        <table cellpadding="4">
            <tr>
                <th/>
                <th>Worst Slack (ns)</th>
                <th>Operating Conditions</th>
            </tr>
            <tr>
                <td>Input to Output</td>
                <td/>
                <td>WORST</td>
            </tr>
        </table>
        <h2>Clock Domain FCCC_C0_0/FCCC_C0_0/GL0</h2>
        <p/>
        <h3>SET Register to Register</h3>
        <table cellpadding="4">
            <tr>
                <th/>
                <th>From</th>
                <th>To</th>
                <th>Delay (ns)</th>
                <th>Slack (ns)</th>
                <th>Arrival (ns)</th>
                <th>Required (ns)</th>
                <th>Setup (ns)</th>
                <th>Minimum Period (ns)</th>
                <th>Operating Conditions</th>
            </tr>
            <tr>
                <td>Path 1</td>
                <td>SPI_SLAVE_0/sclk_reg:CLK</td>
                <td>SPI_SLAVE_0/data_shreg[29]:EN</td>
                <td>2.491</td>
                <td>7.139</td>
                <td>7.407</td>
                <td>14.546</td>
                <td>0.363</td>
                <td>2.861</td>
                <td>WORST</td>
            </tr>
            <tr>
                <td>Path 2</td>
                <td>SPI_SLAVE_0/sclk_reg:CLK</td>
                <td>SPI_SLAVE_0/data_shreg[24]:EN</td>
                <td>2.491</td>
                <td>7.139</td>
                <td>7.407</td>
                <td>14.546</td>
                <td>0.363</td>
                <td>2.861</td>
                <td>WORST</td>
            </tr>
            <tr>
                <td>Path 3</td>
                <td>SPI_SLAVE_0/sclk_reg:CLK</td>
                <td>SPI_SLAVE_0/data_shreg[23]:EN</td>
                <td>2.491</td>
                <td>7.139</td>
                <td>7.407</td>
                <td>14.546</td>
                <td>0.363</td>
                <td>2.861</td>
                <td>WORST</td>
            </tr>
            <tr>
                <td>Path 4</td>
                <td>SPI_SLAVE_0/sclk_reg:CLK</td>
                <td>SPI_SLAVE_0/data_shreg[22]:EN</td>
                <td>2.491</td>
                <td>7.139</td>
                <td>7.407</td>
                <td>14.546</td>
                <td>0.363</td>
                <td>2.861</td>
                <td>WORST</td>
            </tr>
            <tr>
                <td>Path 5</td>
                <td>SPI_SLAVE_0/sclk_reg:CLK</td>
                <td>SPI_SLAVE_0/data_shreg[21]:EN</td>
                <td>2.491</td>
                <td>7.139</td>
                <td>7.407</td>
                <td>14.546</td>
                <td>0.363</td>
                <td>2.861</td>
                <td>WORST</td>
            </tr>
        </table>
        <p/>
        <h4>Expanded Path 1</h4>
        <table cellpadding="4">
            <tr>
                <th>Pin Name</th>
                <th>Type</th>
                <th>Net Name</th>
                <th>Cell Name</th>
                <th>Op</th>
                <th>Delay (ns)</th>
                <th>Total (ns)</th>
                <th>Fanout</th>
                <th>Edge</th>
            </tr>
            <tr>
                <td>From: SPI_SLAVE_0/sclk_reg:CLK</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>To: SPI_SLAVE_0/data_shreg[29]:EN</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>data required time</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>14.546</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>data arrival time</td>
                <td/>
                <td/>
                <td/>
                <td>-</td>
                <td/>
                <td>7.407</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>slack</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>7.139</td>
                <td/>
                <td/>
            </tr>
            <tr/>
            <tr>
                <td>Data arrival time calculation</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>FCCC_C0_0/FCCC_C0_0/GL0</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>0.000</td>
                <td>0.000</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>FCCC_C0_0/FCCC_C0_0/CCC_INST/INST_CCC_IP:GL0</td>
                <td>Clock source</td>
                <td/>
                <td/>
                <td>+</td>
                <td>0.000</td>
                <td>0.000</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td/>
                <td>Clock generation</td>
                <td/>
                <td/>
                <td>+</td>
                <td>3.277</td>
                <td>3.277</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>FCCC_C0_0/FCCC_C0_0/GL0_INST:An</td>
                <td>net</td>
                <td>FCCC_C0_0/FCCC_C0_0/GL0_net</td>
                <td/>
                <td>+</td>
                <td>0.236</td>
                <td>3.513</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>FCCC_C0_0/FCCC_C0_0/GL0_INST:YSn</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:GB</td>
                <td>+</td>
                <td>0.195</td>
                <td>3.708</td>
                <td>2</td>
                <td>f</td>
            </tr>
            <tr>
                <td>FCCC_C0_0/FCCC_C0_0/GL0_INST/U0_RGB1_RGB2:An</td>
                <td>net</td>
                <td>FCCC_C0_0/FCCC_C0_0/GL0_INST/U0_YNn_GSouth</td>
                <td/>
                <td>+</td>
                <td>0.334</td>
                <td>4.042</td>
                <td/>
                <td>f</td>
            </tr>
            <tr>
                <td>FCCC_C0_0/FCCC_C0_0/GL0_INST/U0_RGB1_RGB2:YL</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:RGB</td>
                <td>+</td>
                <td>0.295</td>
                <td>4.337</td>
                <td>20</td>
                <td>r</td>
            </tr>
            <tr>
                <td>SPI_SLAVE_0/sclk_reg:CLK</td>
                <td>net</td>
                <td>FCCC_C0_0/FCCC_C0_0/GL0_INST/U0_RGB1_RGB2_rgbl_net_1</td>
                <td/>
                <td>+</td>
                <td>0.579</td>
                <td>4.916</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>SPI_SLAVE_0/sclk_reg:Q</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:SLE</td>
                <td>+</td>
                <td>0.102</td>
                <td>5.018</td>
                <td>6</td>
                <td>r</td>
            </tr>
            <tr>
                <td>SPI_SLAVE_0/DOUT_VLD:A</td>
                <td>net</td>
                <td>SPI_SLAVE_0/sclk_reg_Z</td>
                <td/>
                <td>+</td>
                <td>0.512</td>
                <td>5.530</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>SPI_SLAVE_0/DOUT_VLD:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:CFG3</td>
                <td>+</td>
                <td>0.168</td>
                <td>5.698</td>
                <td>37</td>
                <td>f</td>
            </tr>
            <tr>
                <td>SPI_SLAVE_0/miso_p.un13_spi_clk_fedge_en_0_o3:B</td>
                <td>net</td>
                <td>SPI_SLAVE_0/DOUT_VLD_Z</td>
                <td/>
                <td>+</td>
                <td>0.278</td>
                <td>5.976</td>
                <td/>
                <td>f</td>
            </tr>
            <tr>
                <td>SPI_SLAVE_0/miso_p.un13_spi_clk_fedge_en_0_o3:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:CFG3</td>
                <td>+</td>
                <td>0.102</td>
                <td>6.078</td>
                <td>2</td>
                <td>f</td>
            </tr>
            <tr>
                <td>SPI_SLAVE_0/data_shreg_p.un5_spi_clk_redge_en_0:D</td>
                <td>net</td>
                <td>SPI_SLAVE_0/N_71</td>
                <td/>
                <td>+</td>
                <td>0.115</td>
                <td>6.193</td>
                <td/>
                <td>f</td>
            </tr>
            <tr>
                <td>SPI_SLAVE_0/data_shreg_p.un5_spi_clk_redge_en_0:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:CFG4</td>
                <td>+</td>
                <td>0.102</td>
                <td>6.295</td>
                <td>32</td>
                <td>f</td>
            </tr>
            <tr>
                <td>SPI_SLAVE_0/data_shreg[29]:EN</td>
                <td>net</td>
                <td>SPI_SLAVE_0/un5_spi_clk_redge_en</td>
                <td/>
                <td>+</td>
                <td>1.112</td>
                <td>7.407</td>
                <td/>
                <td>f</td>
            </tr>
            <tr>
                <td>data arrival time</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>7.407</td>
                <td/>
                <td/>
            </tr>
            <tr/>
            <tr>
                <td>Data required time calculation</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>FCCC_C0_0/FCCC_C0_0/GL0</td>
                <td>Clock Constraint</td>
                <td/>
                <td/>
                <td/>
                <td>10.000</td>
                <td>10.000</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>FCCC_C0_0/FCCC_C0_0/CCC_INST/INST_CCC_IP:GL0</td>
                <td>Clock source</td>
                <td/>
                <td/>
                <td>+</td>
                <td>0.000</td>
                <td>10.000</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td/>
                <td>Clock generation</td>
                <td/>
                <td/>
                <td>+</td>
                <td>3.277</td>
                <td>13.277</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>FCCC_C0_0/FCCC_C0_0/GL0_INST:An</td>
                <td>net</td>
                <td>FCCC_C0_0/FCCC_C0_0/GL0_net</td>
                <td/>
                <td>+</td>
                <td>0.236</td>
                <td>13.513</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>FCCC_C0_0/FCCC_C0_0/GL0_INST:YSn</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:GB</td>
                <td>+</td>
                <td>0.195</td>
                <td>13.708</td>
                <td>2</td>
                <td>f</td>
            </tr>
            <tr>
                <td>FCCC_C0_0/FCCC_C0_0/GL0_INST/U0_RGB1_RGB1:An</td>
                <td>net</td>
                <td>FCCC_C0_0/FCCC_C0_0/GL0_INST/U0_YNn_GSouth</td>
                <td/>
                <td>+</td>
                <td>0.334</td>
                <td>14.042</td>
                <td/>
                <td>f</td>
            </tr>
            <tr>
                <td>FCCC_C0_0/FCCC_C0_0/GL0_INST/U0_RGB1_RGB1:YL</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:RGB</td>
                <td>+</td>
                <td>0.295</td>
                <td>14.337</td>
                <td>19</td>
                <td>r</td>
            </tr>
            <tr>
                <td>SPI_SLAVE_0/data_shreg[29]:CLK</td>
                <td>net</td>
                <td>FCCC_C0_0/FCCC_C0_0/GL0_INST/U0_RGB1_RGB1_rgbl_net_1</td>
                <td/>
                <td>+</td>
                <td>0.572</td>
                <td>14.909</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>SPI_SLAVE_0/data_shreg[29]:EN</td>
                <td>Library setup time</td>
                <td/>
                <td>ADLIB:SLE</td>
                <td>-</td>
                <td>0.363</td>
                <td>14.546</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>data required time</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>14.546</td>
                <td/>
                <td/>
            </tr>
            <tr/>
            <tr>
                <td>Operating Conditions</td>
                <td>WORST</td>
            </tr>
        </table>
        <h3>SET External Setup</h3>
        <table cellpadding="4">
            <tr>
                <th/>
                <th>From</th>
                <th>To</th>
                <th>Delay (ns)</th>
                <th>Slack (ns)</th>
                <th>Arrival (ns)</th>
                <th>Required (ns)</th>
                <th>Setup (ns)</th>
                <th>External Setup (ns)</th>
                <th>Operating Conditions</th>
            </tr>
            <tr>
                <td>Path 1</td>
                <td>spi_sck</td>
                <td>SPI_SLAVE_0/sclk_meta:D</td>
                <td>2.352</td>
                <td/>
                <td>2.352</td>
                <td/>
                <td>0.237</td>
                <td>-0.205</td>
                <td>BEST</td>
            </tr>
            <tr>
                <td>Path 2</td>
                <td>spi_ss</td>
                <td>SPI_SLAVE_0/cs_n_meta:D</td>
                <td>2.257</td>
                <td/>
                <td>2.257</td>
                <td/>
                <td>0.237</td>
                <td>-0.320</td>
                <td>BEST</td>
            </tr>
            <tr>
                <td>Path 3</td>
                <td>spi_mosi</td>
                <td>SPI_SLAVE_0/mosi_meta:D</td>
                <td>2.061</td>
                <td/>
                <td>2.061</td>
                <td/>
                <td>0.237</td>
                <td>-0.482</td>
                <td>BEST</td>
            </tr>
        </table>
        <p/>
        <h4>Expanded Path 1</h4>
        <table cellpadding="4">
            <tr>
                <th>Pin Name</th>
                <th>Type</th>
                <th>Net Name</th>
                <th>Cell Name</th>
                <th>Op</th>
                <th>Delay (ns)</th>
                <th>Total (ns)</th>
                <th>Fanout</th>
                <th>Edge</th>
            </tr>
            <tr>
                <td>From: spi_sck</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>To: SPI_SLAVE_0/sclk_meta:D</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>data required time</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>N/C</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>data arrival time</td>
                <td/>
                <td/>
                <td/>
                <td>-</td>
                <td/>
                <td>2.352</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>slack</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>N/C</td>
                <td/>
                <td/>
            </tr>
            <tr/>
            <tr>
                <td>Data arrival time calculation</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>spi_sck</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>0.000</td>
                <td>0.000</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>spi_sck_ibuf/U0/U_IOPAD:PAD</td>
                <td>net</td>
                <td>spi_sck</td>
                <td/>
                <td>+</td>
                <td>0.000</td>
                <td>0.000</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>spi_sck_ibuf/U0/U_IOPAD:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:IOPAD_IN</td>
                <td>+</td>
                <td>0.738</td>
                <td>0.738</td>
                <td>1</td>
                <td>r</td>
            </tr>
            <tr>
                <td>spi_sck_ibuf/U0/U_IOINFF:A</td>
                <td>net</td>
                <td>spi_sck_ibuf/U0/YIN1</td>
                <td/>
                <td>+</td>
                <td>0.208</td>
                <td>0.946</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>spi_sck_ibuf/U0/U_IOINFF:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:IOINFF_BYPASS</td>
                <td>+</td>
                <td>0.056</td>
                <td>1.002</td>
                <td>2</td>
                <td>r</td>
            </tr>
            <tr>
                <td>SPI_SLAVE_0/sclk_meta:D</td>
                <td>net</td>
                <td>spi_sck_c</td>
                <td/>
                <td>+</td>
                <td>1.350</td>
                <td>2.352</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>data arrival time</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>2.352</td>
                <td/>
                <td/>
            </tr>
            <tr/>
            <tr>
                <td>Data required time calculation</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>FCCC_C0_0/FCCC_C0_0/GL0</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>N/C</td>
                <td>N/C</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>FCCC_C0_0/FCCC_C0_0/CCC_INST/INST_CCC_IP:GL0</td>
                <td>Clock source</td>
                <td/>
                <td/>
                <td>+</td>
                <td>0.000</td>
                <td>N/C</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td/>
                <td>Clock generation</td>
                <td/>
                <td/>
                <td>+</td>
                <td>1.869</td>
                <td>N/C</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>FCCC_C0_0/FCCC_C0_0/GL0_INST:An</td>
                <td>net</td>
                <td>FCCC_C0_0/FCCC_C0_0/GL0_net</td>
                <td/>
                <td>+</td>
                <td>0.135</td>
                <td>N/C</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>FCCC_C0_0/FCCC_C0_0/GL0_INST:YSn</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:GB</td>
                <td>+</td>
                <td>0.110</td>
                <td>N/C</td>
                <td>2</td>
                <td>f</td>
            </tr>
            <tr>
                <td>FCCC_C0_0/FCCC_C0_0/GL0_INST/U0_RGB1_RGB2:An</td>
                <td>net</td>
                <td>FCCC_C0_0/FCCC_C0_0/GL0_INST/U0_YNn_GSouth</td>
                <td/>
                <td>+</td>
                <td>0.189</td>
                <td>N/C</td>
                <td/>
                <td>f</td>
            </tr>
            <tr>
                <td>FCCC_C0_0/FCCC_C0_0/GL0_INST/U0_RGB1_RGB2:YL</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:RGB</td>
                <td>+</td>
                <td>0.168</td>
                <td>N/C</td>
                <td>20</td>
                <td>r</td>
            </tr>
            <tr>
                <td>SPI_SLAVE_0/sclk_meta:CLK</td>
                <td>net</td>
                <td>FCCC_C0_0/FCCC_C0_0/GL0_INST/U0_RGB1_RGB2_rgbl_net_1</td>
                <td/>
                <td>+</td>
                <td>0.323</td>
                <td>N/C</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>SPI_SLAVE_0/sclk_meta:D</td>
                <td>Library setup time</td>
                <td/>
                <td>ADLIB:SLE</td>
                <td>-</td>
                <td>0.237</td>
                <td>N/C</td>
                <td/>
                <td/>
            </tr>
            <tr/>
            <tr>
                <td>Operating Conditions</td>
                <td>BEST</td>
            </tr>
        </table>
        <h3>SET Clock to Output</h3>
        <table cellpadding="4">
            <tr>
                <th/>
                <th>From</th>
                <th>To</th>
                <th>Delay (ns)</th>
                <th>Slack (ns)</th>
                <th>Arrival (ns)</th>
                <th>Required (ns)</th>
                <th>Clock to Out (ns)</th>
                <th>Operating Conditions</th>
            </tr>
            <tr>
                <td>Path 1</td>
                <td>dac_1/SIGMA_ADDER_0/sigma_register[17]:CLK</td>
                <td>dac_out_right</td>
                <td>6.288</td>
                <td/>
                <td>11.201</td>
                <td/>
                <td>11.201</td>
                <td>WORST</td>
            </tr>
            <tr>
                <td>Path 2</td>
                <td>SPI_SLAVE_0/MISO:CLK</td>
                <td>miso_cp</td>
                <td>6.222</td>
                <td/>
                <td>11.163</td>
                <td/>
                <td>11.163</td>
                <td>WORST</td>
            </tr>
            <tr>
                <td>Path 3</td>
                <td>dac_0/SIGMA_ADDER_0/sigma_register[17]:CLK</td>
                <td>dac_out_left</td>
                <td>6.183</td>
                <td/>
                <td>11.099</td>
                <td/>
                <td>11.099</td>
                <td>WORST</td>
            </tr>
            <tr>
                <td>Path 4</td>
                <td>SPI_SLAVE_0/MISO:CLK</td>
                <td>spi_miso</td>
                <td>5.097</td>
                <td/>
                <td>10.038</td>
                <td/>
                <td>10.038</td>
                <td>WORST</td>
            </tr>
        </table>
        <p/>
        <h4>Expanded Path 1</h4>
        <table cellpadding="4">
            <tr>
                <th>Pin Name</th>
                <th>Type</th>
                <th>Net Name</th>
                <th>Cell Name</th>
                <th>Op</th>
                <th>Delay (ns)</th>
                <th>Total (ns)</th>
                <th>Fanout</th>
                <th>Edge</th>
            </tr>
            <tr>
                <td>From: dac_1/SIGMA_ADDER_0/sigma_register[17]:CLK</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>To: dac_out_right</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>data required time</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>N/C</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>data arrival time</td>
                <td/>
                <td/>
                <td/>
                <td>-</td>
                <td/>
                <td>11.201</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>slack</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>N/C</td>
                <td/>
                <td/>
            </tr>
            <tr/>
            <tr>
                <td>Data arrival time calculation</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>FCCC_C0_0/FCCC_C0_0/GL0</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>0.000</td>
                <td>0.000</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>FCCC_C0_0/FCCC_C0_0/CCC_INST/INST_CCC_IP:GL0</td>
                <td>Clock source</td>
                <td/>
                <td/>
                <td>+</td>
                <td>0.000</td>
                <td>0.000</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td/>
                <td>Clock generation</td>
                <td/>
                <td/>
                <td>+</td>
                <td>3.277</td>
                <td>3.277</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>FCCC_C0_0/FCCC_C0_0/GL0_INST:An</td>
                <td>net</td>
                <td>FCCC_C0_0/FCCC_C0_0/GL0_net</td>
                <td/>
                <td>+</td>
                <td>0.236</td>
                <td>3.513</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>FCCC_C0_0/FCCC_C0_0/GL0_INST:YNn</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:GB</td>
                <td>+</td>
                <td>0.194</td>
                <td>3.707</td>
                <td>2</td>
                <td>f</td>
            </tr>
            <tr>
                <td>FCCC_C0_0/FCCC_C0_0/GL0_INST/U0_RGB1:An</td>
                <td>net</td>
                <td>FCCC_C0_0/FCCC_C0_0/GL0_INST/U0_YNn</td>
                <td/>
                <td>+</td>
                <td>0.330</td>
                <td>4.037</td>
                <td/>
                <td>f</td>
            </tr>
            <tr>
                <td>FCCC_C0_0/FCCC_C0_0/GL0_INST/U0_RGB1:YL</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:RGB</td>
                <td>+</td>
                <td>0.295</td>
                <td>4.332</td>
                <td>24</td>
                <td>r</td>
            </tr>
            <tr>
                <td>dac_1/SIGMA_ADDER_0/sigma_register[17]:CLK</td>
                <td>net</td>
                <td>FCCC_C0_0_GL0</td>
                <td/>
                <td>+</td>
                <td>0.581</td>
                <td>4.913</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>dac_1/SIGMA_ADDER_0/sigma_register[17]:Q</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:SLE</td>
                <td>+</td>
                <td>0.127</td>
                <td>5.040</td>
                <td>3</td>
                <td>f</td>
            </tr>
            <tr>
                <td>dac_out_right_obuf/U0/U_IOOUTFF:A</td>
                <td>net</td>
                <td>dac_out_right_c</td>
                <td/>
                <td>+</td>
                <td>2.247</td>
                <td>7.287</td>
                <td/>
                <td>f</td>
            </tr>
            <tr>
                <td>dac_out_right_obuf/U0/U_IOOUTFF:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:IOOUTFF_BYPASS</td>
                <td>+</td>
                <td>0.388</td>
                <td>7.675</td>
                <td>1</td>
                <td>f</td>
            </tr>
            <tr>
                <td>dac_out_right_obuf/U0/U_IOPAD:D</td>
                <td>net</td>
                <td>dac_out_right_obuf/U0/DOUT</td>
                <td/>
                <td>+</td>
                <td>0.698</td>
                <td>8.373</td>
                <td/>
                <td>f</td>
            </tr>
            <tr>
                <td>dac_out_right_obuf/U0/U_IOPAD:PAD</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:IOPAD_TRI</td>
                <td>+</td>
                <td>2.828</td>
                <td>11.201</td>
                <td>0</td>
                <td>f</td>
            </tr>
            <tr>
                <td>dac_out_right</td>
                <td>net</td>
                <td>dac_out_right</td>
                <td/>
                <td>+</td>
                <td>0.000</td>
                <td>11.201</td>
                <td/>
                <td>f</td>
            </tr>
            <tr>
                <td>data arrival time</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>11.201</td>
                <td/>
                <td/>
            </tr>
            <tr/>
            <tr>
                <td>Data required time calculation</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>FCCC_C0_0/FCCC_C0_0/GL0</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>N/C</td>
                <td>N/C</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>FCCC_C0_0/FCCC_C0_0/CCC_INST/INST_CCC_IP:GL0</td>
                <td>Clock source</td>
                <td/>
                <td/>
                <td>+</td>
                <td>0.000</td>
                <td>N/C</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td/>
                <td>Clock generation</td>
                <td/>
                <td/>
                <td>+</td>
                <td>3.277</td>
                <td>N/C</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>dac_out_right</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>N/C</td>
                <td/>
                <td>f</td>
            </tr>
            <tr/>
            <tr>
                <td>Operating Conditions</td>
                <td>WORST</td>
            </tr>
        </table>
        <h3>SET Register to Asynchronous</h3>
        <table cellpadding="4">
            <tr>
                <th/>
                <th>From</th>
                <th>To</th>
                <th>Delay (ns)</th>
                <th>Slack (ns)</th>
                <th>Arrival (ns)</th>
                <th>Required (ns)</th>
                <th>Recovery (ns)</th>
                <th>Minimum Period (ns)</th>
                <th>Skew (ns)</th>
                <th>Operating Conditions</th>
            </tr>
            <tr>
                <td>Path 1</td>
                <td>SPI_SLAVE_0/sclk_reg:CLK</td>
                <td>dac_1/SIGMA_ADDER_0/sigma_register[17]:ALn</td>
                <td>4.256</td>
                <td>5.309</td>
                <td>9.172</td>
                <td>14.481</td>
                <td>0.415</td>
                <td>4.691</td>
                <td>0.020</td>
                <td>WORST</td>
            </tr>
            <tr>
                <td>Path 2</td>
                <td>SPI_SLAVE_0/sclk_reg:CLK</td>
                <td>dac_1/SIGMA_ADDER_0/sigma_register[15]:ALn</td>
                <td>4.256</td>
                <td>5.309</td>
                <td>9.172</td>
                <td>14.481</td>
                <td>0.415</td>
                <td>4.691</td>
                <td>0.020</td>
                <td>WORST</td>
            </tr>
            <tr>
                <td>Path 3</td>
                <td>SPI_SLAVE_0/sclk_reg:CLK</td>
                <td>dac_1/SIGMA_ADDER_0/sigma_register[13]:ALn</td>
                <td>4.256</td>
                <td>5.309</td>
                <td>9.172</td>
                <td>14.481</td>
                <td>0.415</td>
                <td>4.691</td>
                <td>0.020</td>
                <td>WORST</td>
            </tr>
            <tr>
                <td>Path 4</td>
                <td>SPI_SLAVE_0/sclk_reg:CLK</td>
                <td>dac_1/SIGMA_ADDER_0/sigma_register[11]:ALn</td>
                <td>4.256</td>
                <td>5.309</td>
                <td>9.172</td>
                <td>14.481</td>
                <td>0.415</td>
                <td>4.691</td>
                <td>0.020</td>
                <td>WORST</td>
            </tr>
            <tr>
                <td>Path 5</td>
                <td>SPI_SLAVE_0/sclk_reg:CLK</td>
                <td>dac_1/DELTA_ADDER_0/data_out_1[13]:ALn</td>
                <td>4.256</td>
                <td>5.309</td>
                <td>9.172</td>
                <td>14.481</td>
                <td>0.415</td>
                <td>4.691</td>
                <td>0.020</td>
                <td>WORST</td>
            </tr>
        </table>
        <p/>
        <h4>Expanded Path 1</h4>
        <table cellpadding="4">
            <tr>
                <th>Pin Name</th>
                <th>Type</th>
                <th>Net Name</th>
                <th>Cell Name</th>
                <th>Op</th>
                <th>Delay (ns)</th>
                <th>Total (ns)</th>
                <th>Fanout</th>
                <th>Edge</th>
            </tr>
            <tr>
                <td>From: SPI_SLAVE_0/sclk_reg:CLK</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>To: dac_1/SIGMA_ADDER_0/sigma_register[17]:ALn</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>data required time</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>14.481</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>data arrival time</td>
                <td/>
                <td/>
                <td/>
                <td>-</td>
                <td/>
                <td>9.172</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>slack</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>5.309</td>
                <td/>
                <td/>
            </tr>
            <tr/>
            <tr>
                <td>Data arrival time calculation</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>FCCC_C0_0/FCCC_C0_0/GL0</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>0.000</td>
                <td>0.000</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>FCCC_C0_0/FCCC_C0_0/CCC_INST/INST_CCC_IP:GL0</td>
                <td>Clock source</td>
                <td/>
                <td/>
                <td>+</td>
                <td>0.000</td>
                <td>0.000</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td/>
                <td>Clock generation</td>
                <td/>
                <td/>
                <td>+</td>
                <td>3.277</td>
                <td>3.277</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>FCCC_C0_0/FCCC_C0_0/GL0_INST:An</td>
                <td>net</td>
                <td>FCCC_C0_0/FCCC_C0_0/GL0_net</td>
                <td/>
                <td>+</td>
                <td>0.236</td>
                <td>3.513</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>FCCC_C0_0/FCCC_C0_0/GL0_INST:YSn</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:GB</td>
                <td>+</td>
                <td>0.195</td>
                <td>3.708</td>
                <td>2</td>
                <td>f</td>
            </tr>
            <tr>
                <td>FCCC_C0_0/FCCC_C0_0/GL0_INST/U0_RGB1_RGB2:An</td>
                <td>net</td>
                <td>FCCC_C0_0/FCCC_C0_0/GL0_INST/U0_YNn_GSouth</td>
                <td/>
                <td>+</td>
                <td>0.334</td>
                <td>4.042</td>
                <td/>
                <td>f</td>
            </tr>
            <tr>
                <td>FCCC_C0_0/FCCC_C0_0/GL0_INST/U0_RGB1_RGB2:YL</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:RGB</td>
                <td>+</td>
                <td>0.295</td>
                <td>4.337</td>
                <td>20</td>
                <td>r</td>
            </tr>
            <tr>
                <td>SPI_SLAVE_0/sclk_reg:CLK</td>
                <td>net</td>
                <td>FCCC_C0_0/FCCC_C0_0/GL0_INST/U0_RGB1_RGB2_rgbl_net_1</td>
                <td/>
                <td>+</td>
                <td>0.579</td>
                <td>4.916</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>SPI_SLAVE_0/sclk_reg:Q</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:SLE</td>
                <td>+</td>
                <td>0.102</td>
                <td>5.018</td>
                <td>6</td>
                <td>r</td>
            </tr>
            <tr>
                <td>SPI_SLAVE_0/DOUT_VLD:A</td>
                <td>net</td>
                <td>SPI_SLAVE_0/sclk_reg_Z</td>
                <td/>
                <td>+</td>
                <td>0.512</td>
                <td>5.530</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>SPI_SLAVE_0/DOUT_VLD:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:CFG3</td>
                <td>+</td>
                <td>0.168</td>
                <td>5.698</td>
                <td>37</td>
                <td>f</td>
            </tr>
            <tr>
                <td>data_receiver_0/dac_reset_0:B</td>
                <td>net</td>
                <td>SPI_SLAVE_0/DOUT_VLD_Z</td>
                <td/>
                <td>+</td>
                <td>0.128</td>
                <td>5.826</td>
                <td/>
                <td>f</td>
            </tr>
            <tr>
                <td>data_receiver_0/dac_reset_0:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:CFG2</td>
                <td>+</td>
                <td>0.117</td>
                <td>5.943</td>
                <td>1</td>
                <td>r</td>
            </tr>
            <tr>
                <td>data_receiver_0/dac_reset_0_RNI4RF1:An</td>
                <td>net</td>
                <td>data_receiver_0/dac_reset_0_Z</td>
                <td/>
                <td>+</td>
                <td>1.723</td>
                <td>7.666</td>
                <td/>
                <td>f</td>
            </tr>
            <tr>
                <td>data_receiver_0/dac_reset_0_RNI4RF1:YNn</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:GB</td>
                <td>+</td>
                <td>0.259</td>
                <td>7.925</td>
                <td>2</td>
                <td>f</td>
            </tr>
            <tr>
                <td>data_receiver_0/dac_reset_0_RNI4RF1/U0_RGB1:An</td>
                <td>net</td>
                <td>data_receiver_0/dac_reset_0_RNI4RF1/U0_YNn</td>
                <td/>
                <td>+</td>
                <td>0.325</td>
                <td>8.250</td>
                <td/>
                <td>f</td>
            </tr>
            <tr>
                <td>data_receiver_0/dac_reset_0_RNI4RF1/U0_RGB1:YL</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:RGB</td>
                <td>+</td>
                <td>0.295</td>
                <td>8.545</td>
                <td>24</td>
                <td>r</td>
            </tr>
            <tr>
                <td>dac_1/SIGMA_ADDER_0/sigma_register[17]:ALn</td>
                <td>net</td>
                <td>data_receiver_0_dac_reset_i</td>
                <td/>
                <td>+</td>
                <td>0.627</td>
                <td>9.172</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>data arrival time</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>9.172</td>
                <td/>
                <td/>
            </tr>
            <tr/>
            <tr>
                <td>Data required time calculation</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>FCCC_C0_0/FCCC_C0_0/GL0</td>
                <td>Clock Constraint</td>
                <td/>
                <td/>
                <td/>
                <td>10.000</td>
                <td>10.000</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>FCCC_C0_0/FCCC_C0_0/CCC_INST/INST_CCC_IP:GL0</td>
                <td>Clock source</td>
                <td/>
                <td/>
                <td>+</td>
                <td>0.000</td>
                <td>10.000</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td/>
                <td>Clock generation</td>
                <td/>
                <td/>
                <td>+</td>
                <td>3.277</td>
                <td>13.277</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>FCCC_C0_0/FCCC_C0_0/GL0_INST:An</td>
                <td>net</td>
                <td>FCCC_C0_0/FCCC_C0_0/GL0_net</td>
                <td/>
                <td>+</td>
                <td>0.236</td>
                <td>13.513</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>FCCC_C0_0/FCCC_C0_0/GL0_INST:YNn</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:GB</td>
                <td>+</td>
                <td>0.194</td>
                <td>13.707</td>
                <td>2</td>
                <td>f</td>
            </tr>
            <tr>
                <td>FCCC_C0_0/FCCC_C0_0/GL0_INST/U0_RGB1:An</td>
                <td>net</td>
                <td>FCCC_C0_0/FCCC_C0_0/GL0_INST/U0_YNn</td>
                <td/>
                <td>+</td>
                <td>0.330</td>
                <td>14.037</td>
                <td/>
                <td>f</td>
            </tr>
            <tr>
                <td>FCCC_C0_0/FCCC_C0_0/GL0_INST/U0_RGB1:YL</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:RGB</td>
                <td>+</td>
                <td>0.295</td>
                <td>14.332</td>
                <td>24</td>
                <td>r</td>
            </tr>
            <tr>
                <td>dac_1/SIGMA_ADDER_0/sigma_register[17]:CLK</td>
                <td>net</td>
                <td>FCCC_C0_0_GL0</td>
                <td/>
                <td>+</td>
                <td>0.564</td>
                <td>14.896</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>dac_1/SIGMA_ADDER_0/sigma_register[17]:ALn</td>
                <td>Library recovery time</td>
                <td/>
                <td>ADLIB:SLE</td>
                <td>-</td>
                <td>0.415</td>
                <td>14.481</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>data required time</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>14.481</td>
                <td/>
                <td/>
            </tr>
            <tr/>
            <tr>
                <td>Operating Conditions</td>
                <td>WORST</td>
            </tr>
        </table>
        <h3>SET External Recovery</h3>
        <p>No Path</p>
        <h3>SET Asynchronous to Register</h3>
        <p>No Path</p>
        <h2>Clock Domain OSC_C0_0/OSC_C0_0/I_RCOSC_25_50MHZ/CLKOUT</h2>
        <p/>
        <h3>SET Register to Register</h3>
        <p>No Path</p>
        <h3>SET External Setup</h3>
        <p>No Path</p>
        <h3>SET Clock to Output</h3>
        <p>No Path</p>
        <h3>SET Register to Asynchronous</h3>
        <p>No Path</p>
        <h3>SET External Recovery</h3>
        <p>No Path</p>
        <h3>SET Asynchronous to Register</h3>
        <p>No Path</p>
        <h2>Path Set Pin to Pin</h2>
        <h3>SET Input to Output</h3>
        <table cellpadding="4">
            <tr>
                <th/>
                <th>From</th>
                <th>To</th>
                <th>Delay (ns)</th>
                <th>Slack (ns)</th>
                <th>Arrival (ns)</th>
                <th>Required (ns)</th>
                <th>Operating Conditions</th>
            </tr>
            <tr>
                <td>Path 1</td>
                <td>spi_ss</td>
                <td>ss_out</td>
                <td>6.355</td>
                <td/>
                <td>6.355</td>
                <td/>
                <td>WORST</td>
            </tr>
            <tr>
                <td>Path 2</td>
                <td>spi_mosi</td>
                <td>mosi_out</td>
                <td>6.331</td>
                <td/>
                <td>6.331</td>
                <td/>
                <td>WORST</td>
            </tr>
            <tr>
                <td>Path 3</td>
                <td>spi_sck</td>
                <td>sck_out</td>
                <td>6.276</td>
                <td/>
                <td>6.276</td>
                <td/>
                <td>WORST</td>
            </tr>
        </table>
        <p/>
        <h4>Expanded Path 1</h4>
        <table cellpadding="4">
            <tr>
                <th>Pin Name</th>
                <th>Type</th>
                <th>Net Name</th>
                <th>Cell Name</th>
                <th>Op</th>
                <th>Delay (ns)</th>
                <th>Total (ns)</th>
                <th>Fanout</th>
                <th>Edge</th>
            </tr>
            <tr>
                <td>From: spi_ss</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>To: ss_out</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>data required time</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>N/C</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>data arrival time</td>
                <td/>
                <td/>
                <td/>
                <td>-</td>
                <td/>
                <td>6.355</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>slack</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>N/C</td>
                <td/>
                <td/>
            </tr>
            <tr/>
            <tr>
                <td>Data arrival time calculation</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>spi_ss</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>0.000</td>
                <td>0.000</td>
                <td/>
                <td>f</td>
            </tr>
            <tr>
                <td>spi_ss_ibuf/U0/U_IOPAD:PAD</td>
                <td>net</td>
                <td>spi_ss</td>
                <td/>
                <td>+</td>
                <td>0.000</td>
                <td>0.000</td>
                <td/>
                <td>f</td>
            </tr>
            <tr>
                <td>spi_ss_ibuf/U0/U_IOPAD:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:IOPAD_IN</td>
                <td>+</td>
                <td>1.352</td>
                <td>1.352</td>
                <td>1</td>
                <td>f</td>
            </tr>
            <tr>
                <td>spi_ss_ibuf/U0/U_IOINFF:A</td>
                <td>net</td>
                <td>spi_ss_ibuf/U0/YIN1</td>
                <td/>
                <td>+</td>
                <td>0.446</td>
                <td>1.798</td>
                <td/>
                <td>f</td>
            </tr>
            <tr>
                <td>spi_ss_ibuf/U0/U_IOINFF:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:IOINFF_BYPASS</td>
                <td>+</td>
                <td>0.108</td>
                <td>1.906</td>
                <td>2</td>
                <td>f</td>
            </tr>
            <tr>
                <td>ss_out_obuf/U0/U_IOOUTFF:A</td>
                <td>net</td>
                <td>spi_ss_c</td>
                <td/>
                <td>+</td>
                <td>0.831</td>
                <td>2.737</td>
                <td/>
                <td>f</td>
            </tr>
            <tr>
                <td>ss_out_obuf/U0/U_IOOUTFF:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:IOOUTFF_BYPASS</td>
                <td>+</td>
                <td>0.388</td>
                <td>3.125</td>
                <td>1</td>
                <td>f</td>
            </tr>
            <tr>
                <td>ss_out_obuf/U0/U_IOPAD:D</td>
                <td>net</td>
                <td>ss_out_obuf/U0/DOUT</td>
                <td/>
                <td>+</td>
                <td>0.402</td>
                <td>3.527</td>
                <td/>
                <td>f</td>
            </tr>
            <tr>
                <td>ss_out_obuf/U0/U_IOPAD:PAD</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:IOPAD_TRI</td>
                <td>+</td>
                <td>2.828</td>
                <td>6.355</td>
                <td>0</td>
                <td>f</td>
            </tr>
            <tr>
                <td>ss_out</td>
                <td>net</td>
                <td>ss_out</td>
                <td/>
                <td>+</td>
                <td>0.000</td>
                <td>6.355</td>
                <td/>
                <td>f</td>
            </tr>
            <tr>
                <td>data arrival time</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>6.355</td>
                <td/>
                <td/>
            </tr>
            <tr/>
            <tr>
                <td>Data required time calculation</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>spi_ss</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>N/C</td>
                <td>N/C</td>
                <td/>
                <td>f</td>
            </tr>
            <tr>
                <td>ss_out</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>N/C</td>
                <td/>
                <td>f</td>
            </tr>
            <tr>
                <td>data required time</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>N/C</td>
                <td/>
                <td/>
            </tr>
            <tr/>
            <tr>
                <td>Operating Conditions</td>
                <td>WORST</td>
            </tr>
        </table>
        <h2>Path Set User Sets</h2>
    </body>
</html>
