Running: fuse.exe -relaunch -intstyle "ise" -incremental -lib "unisims_ver" -lib "unimacro_ver" -lib "xilinxcorelib_ver" -lib "secureip" -o "C:/Users/Youve Been Swindled/Documents/3710/Final Project/CPU/CPU/assignment_3/CoreTest_isim_beh.exe" -prj "C:/Users/Youve Been Swindled/Documents/3710/Final Project/CPU/CPU/assignment_3/CoreTest_beh.prj" "work.CoreTest" "work.glbl" 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 4
Turning on mult-threading, number of parallel sub-compilation jobs: 8 
Determining compilation order of HDL files
Analyzing Verilog file "C:/Users/Youve Been Swindled/Documents/3710/Final Project/CPU/CPU/assignment_3/VGASignalGenerator.v" into library work
Analyzing Verilog file "C:/Users/Youve Been Swindled/Documents/3710/Final Project/CPU/CPU/assignment_3/RegisterFile.v" into library work
Analyzing Verilog file "C:/Users/Youve Been Swindled/Documents/3710/Final Project/CPU/CPU/assignment_3/PixelGenerator.v" into library work
Analyzing Verilog file "C:/Users/Youve Been Swindled/Documents/3710/Final Project/CPU/CPU/assignment_3/VGAController.v" into library work
Analyzing Verilog file "C:/Users/Youve Been Swindled/Documents/3710/Final Project/CPU/CPU/assignment_3/ipcore_dir/VGARAM.v" into library work
Analyzing Verilog file "C:/Users/Youve Been Swindled/Documents/3710/Final Project/CPU/CPU/assignment_3/Core.v" into library work
Analyzing Verilog file "C:/Users/Youve Been Swindled/Documents/3710/Final Project/CPU/CPU/assignment_3/CPU.v" into library work
Analyzing Verilog file "C:/Users/Youve Been Swindled/Documents/3710/Final Project/CPU/CPU/assignment_3/CoreTest.v" into library work
Analyzing Verilog file "C:/Xilinx/14.7/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
Completed static elaboration
Compiling module BLK_MEM_GEN_V7_3_output_stage(C_...
Compiling module BLK_MEM_GEN_V7_3_softecc_output_...
Compiling module BLK_MEM_GEN_V7_3_mem_module(C_CO...
Compiling module BLK_MEM_GEN_V7_3(C_FAMILY="spart...
Compiling module VGARAM
Compiling module PixelGenerator
Compiling module VGASignalGenerator
Compiling module VGAController
Compiling module RegisterFile
Compiling module Core
Compiling module CPU
Compiling module CoreTest
Compiling module glbl
Time Resolution for simulation is 1ps.
Waiting for 3 sub-compilation(s) to finish...
Compiled 13 Verilog Units
Built simulation executable C:/Users/Youve Been Swindled/Documents/3710/Final Project/CPU/CPU/assignment_3/CoreTest_isim_beh.exe
Fuse Memory Usage: 32556 KB
Fuse CPU Usage: 640 ms
