
# ðŸ“˜ Verilog 100 Days â€“ Waveform and Explanation Gallery

This document shows the waveform results and brief explanations of Design of a Pipelined Multiplier (4-bit x 4-bit)

---

## âœ… Day 25 - Design of a Pipelined Multiplier (4-bit x 4-bit)


 

![Design of a Pipelined Multiplier (4-bit x 4-bit)](./images/pipe_multi_schematic.png)

**Description:**  
  the scematic of  Pipelined Multiplier  

 

### ðŸ”¬ Simulation Result

![Simulation Waveform](./images/pipe_multi_sim.png)

**Description:**  
simulation results - 
simualtion results of a Pipelined Multiplier  
