
---------- Begin Simulation Statistics ----------
final_tick                               95048621066000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 196515                       # Simulator instruction rate (inst/s)
host_mem_usage                                9014100                       # Number of bytes of host memory used
host_op_rate                                   432046                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 14781.10                       # Real time elapsed on the host
host_tick_rate                             6430415356                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  2904704410                       # Number of instructions simulated
sim_ops                                    6386114474                       # Number of ops (including micro ops) simulated
sim_seconds                                 95.048621                       # Number of seconds simulated
sim_ticks                                95048621066000                       # Number of ticks simulated
system.cpu0.Branches                        323696148                       # Number of branches fetched
system.cpu0.committedInsts                 1142595504                       # Number of instructions committed
system.cpu0.committedOps                   2485485390                       # Number of ops (including micro ops) committed
system.cpu0.dtb.rdAccesses                  299416245                       # TLB accesses on read requests
system.cpu0.dtb.rdMisses                      1708139                       # TLB misses on read requests
system.cpu0.dtb.wrAccesses                  186855962                       # TLB accesses on write requests
system.cpu0.dtb.wrMisses                       184433                       # TLB misses on write requests
system.cpu0.idle_fraction                    0.960542                       # Percentage of idle cycles
system.cpu0.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu0.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu0.itb.wrAccesses                 1458069281                       # TLB accesses on write requests
system.cpu0.itb.wrMisses                       622399                       # TLB misses on write requests
system.cpu0.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu0.kern.inst.quiesce                       0                       # number of quiesce instructions executed
system.cpu0.not_idle_fraction                0.039458                       # Percentage of non-idle cycles
system.cpu0.numCycles                    190095444517                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.num_busy_cycles              7500710678.419991                       # Number of busy cycles
system.cpu0.num_cc_register_reads          1392715643                       # number of times the CC registers were read
system.cpu0.num_cc_register_writes          772155070                       # number of times the CC registers were written
system.cpu0.num_conditional_control_insts    203523116                       # number of instructions that are conditional controls
system.cpu0.num_fp_alu_accesses              15214057                       # Number of float alu accesses
system.cpu0.num_fp_insts                     15214057                       # number of float instructions
system.cpu0.num_fp_register_reads            22203073                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes           11420448                       # number of times the floating registers were written
system.cpu0.num_func_calls                   58500006                       # number of times a function call or return occured
system.cpu0.num_idle_cycles              182594733838.580017                       # Number of idle cycles
system.cpu0.num_int_alu_accesses           2366384346                       # Number of integer alu accesses
system.cpu0.num_int_insts                  2366384346                       # number of integer instructions
system.cpu0.num_int_register_reads         4623861017                       # number of times the integer registers were read
system.cpu0.num_int_register_writes        1924305284                       # number of times the integer registers were written
system.cpu0.num_load_insts                  297491907                       # Number of load instructions
system.cpu0.num_mem_refs                    484002273                       # number of memory refs
system.cpu0.num_store_insts                 186510366                       # Number of store instructions
system.cpu0.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu0.num_vec_insts                           0                       # number of vector instructions
system.cpu0.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu0.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu0.op_class::No_OpClass             51330574      2.07%      2.07% # Class of executed instruction
system.cpu0.op_class::IntAlu               1925392398     77.46%     79.53% # Class of executed instruction
system.cpu0.op_class::IntMult                 7574780      0.30%     79.83% # Class of executed instruction
system.cpu0.op_class::IntDiv                  7967642      0.32%     80.15% # Class of executed instruction
system.cpu0.op_class::FloatAdd                 386622      0.02%     80.17% # Class of executed instruction
system.cpu0.op_class::FloatCmp                      0      0.00%     80.17% # Class of executed instruction
system.cpu0.op_class::FloatCvt                  29888      0.00%     80.17% # Class of executed instruction
system.cpu0.op_class::FloatMult                     0      0.00%     80.17% # Class of executed instruction
system.cpu0.op_class::FloatMultAcc                  0      0.00%     80.17% # Class of executed instruction
system.cpu0.op_class::FloatDiv                      0      0.00%     80.17% # Class of executed instruction
system.cpu0.op_class::FloatMisc                     0      0.00%     80.17% # Class of executed instruction
system.cpu0.op_class::FloatSqrt                     0      0.00%     80.17% # Class of executed instruction
system.cpu0.op_class::SimdAdd                  517298      0.02%     80.19% # Class of executed instruction
system.cpu0.op_class::SimdAddAcc                    0      0.00%     80.19% # Class of executed instruction
system.cpu0.op_class::SimdAlu                 2982935      0.12%     80.31% # Class of executed instruction
system.cpu0.op_class::SimdCmp                   20716      0.00%     80.31% # Class of executed instruction
system.cpu0.op_class::SimdCvt                 2419130      0.10%     80.41% # Class of executed instruction
system.cpu0.op_class::SimdMisc                2684756      0.11%     80.52% # Class of executed instruction
system.cpu0.op_class::SimdMult                      0      0.00%     80.52% # Class of executed instruction
system.cpu0.op_class::SimdMultAcc                   0      0.00%     80.52% # Class of executed instruction
system.cpu0.op_class::SimdShift                269588      0.01%     80.53% # Class of executed instruction
system.cpu0.op_class::SimdShiftAcc                  0      0.00%     80.53% # Class of executed instruction
system.cpu0.op_class::SimdDiv                       0      0.00%     80.53% # Class of executed instruction
system.cpu0.op_class::SimdSqrt                      0      0.00%     80.53% # Class of executed instruction
system.cpu0.op_class::SimdFloatAdd                711      0.00%     80.53% # Class of executed instruction
system.cpu0.op_class::SimdFloatAlu                  0      0.00%     80.53% # Class of executed instruction
system.cpu0.op_class::SimdFloatCmp                  1      0.00%     80.53% # Class of executed instruction
system.cpu0.op_class::SimdFloatCvt               2006      0.00%     80.53% # Class of executed instruction
system.cpu0.op_class::SimdFloatDiv                 10      0.00%     80.53% # Class of executed instruction
system.cpu0.op_class::SimdFloatMisc                 0      0.00%     80.53% # Class of executed instruction
system.cpu0.op_class::SimdFloatMult               736      0.00%     80.53% # Class of executed instruction
system.cpu0.op_class::SimdFloatMultAcc              0      0.00%     80.53% # Class of executed instruction
system.cpu0.op_class::SimdFloatSqrt                 0      0.00%     80.53% # Class of executed instruction
system.cpu0.op_class::SimdReduceAdd                 0      0.00%     80.53% # Class of executed instruction
system.cpu0.op_class::SimdReduceAlu                 0      0.00%     80.53% # Class of executed instruction
system.cpu0.op_class::SimdReduceCmp                 0      0.00%     80.53% # Class of executed instruction
system.cpu0.op_class::SimdFloatReduceAdd            0      0.00%     80.53% # Class of executed instruction
system.cpu0.op_class::SimdFloatReduceCmp            0      0.00%     80.53% # Class of executed instruction
system.cpu0.op_class::SimdAes                       0      0.00%     80.53% # Class of executed instruction
system.cpu0.op_class::SimdAesMix                    0      0.00%     80.53% # Class of executed instruction
system.cpu0.op_class::SimdSha1Hash                  0      0.00%     80.53% # Class of executed instruction
system.cpu0.op_class::SimdSha1Hash2                 0      0.00%     80.53% # Class of executed instruction
system.cpu0.op_class::SimdSha256Hash                0      0.00%     80.53% # Class of executed instruction
system.cpu0.op_class::SimdSha256Hash2               0      0.00%     80.53% # Class of executed instruction
system.cpu0.op_class::SimdShaSigma2                 0      0.00%     80.53% # Class of executed instruction
system.cpu0.op_class::SimdShaSigma3                 0      0.00%     80.53% # Class of executed instruction
system.cpu0.op_class::SimdPredAlu                   0      0.00%     80.53% # Class of executed instruction
system.cpu0.op_class::MemRead               294257998     11.84%     92.37% # Class of executed instruction
system.cpu0.op_class::MemWrite              184384451      7.42%     99.78% # Class of executed instruction
system.cpu0.op_class::FloatMemRead            3233909      0.13%     99.91% # Class of executed instruction
system.cpu0.op_class::FloatMemWrite           2125915      0.09%    100.00% # Class of executed instruction
system.cpu0.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::total                2485582064                       # Class of executed instruction
system.cpu1.Branches                        138898966                       # Number of branches fetched
system.cpu1.committedInsts                  478503666                       # Number of instructions committed
system.cpu1.committedOps                   1104917064                       # Number of ops (including micro ops) committed
system.cpu1.dtb.rdAccesses                  144951604                       # TLB accesses on read requests
system.cpu1.dtb.rdMisses                      1081590                       # TLB misses on read requests
system.cpu1.dtb.wrAccesses                  107450390                       # TLB accesses on write requests
system.cpu1.dtb.wrMisses                       142393                       # TLB misses on write requests
system.cpu1.idle_fraction                    0.978206                       # Percentage of idle cycles
system.cpu1.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu1.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu1.itb.wrAccesses                  629624758                       # TLB accesses on write requests
system.cpu1.itb.wrMisses                       415036                       # TLB misses on write requests
system.cpu1.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu1.kern.inst.quiesce                       0                       # number of quiesce instructions executed
system.cpu1.not_idle_fraction                0.021794                       # Percentage of non-idle cycles
system.cpu1.numCycles                    190096552783                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.num_busy_cycles              4142979089.812114                       # Number of busy cycles
system.cpu1.num_cc_register_reads           639451343                       # number of times the CC registers were read
system.cpu1.num_cc_register_writes          306282605                       # number of times the CC registers were written
system.cpu1.num_conditional_control_insts     87295621                       # number of instructions that are conditional controls
system.cpu1.num_fp_alu_accesses              12380629                       # Number of float alu accesses
system.cpu1.num_fp_insts                     12380629                       # number of float instructions
system.cpu1.num_fp_register_reads            18355790                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes            8553949                       # number of times the floating registers were written
system.cpu1.num_func_calls                   40762922                       # number of times a function call or return occured
system.cpu1.num_idle_cycles              185953573693.187897                       # Number of idle cycles
system.cpu1.num_int_alu_accesses           1061216604                       # Number of integer alu accesses
system.cpu1.num_int_insts                  1061216604                       # number of integer instructions
system.cpu1.num_int_register_reads         2166153689                       # number of times the integer registers were read
system.cpu1.num_int_register_writes         849372887                       # number of times the integer registers were written
system.cpu1.num_load_insts                  143901911                       # Number of load instructions
system.cpu1.num_mem_refs                    251238391                       # number of memory refs
system.cpu1.num_store_insts                 107336480                       # Number of store instructions
system.cpu1.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu1.num_vec_insts                           0                       # number of vector instructions
system.cpu1.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu1.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu1.op_class::No_OpClass             30464196      2.76%      2.76% # Class of executed instruction
system.cpu1.op_class::IntAlu                810991302     73.40%     76.15% # Class of executed instruction
system.cpu1.op_class::IntMult                 1593995      0.14%     76.30% # Class of executed instruction
system.cpu1.op_class::IntDiv                  3442385      0.31%     76.61% # Class of executed instruction
system.cpu1.op_class::FloatAdd                 193409      0.02%     76.63% # Class of executed instruction
system.cpu1.op_class::FloatCmp                      0      0.00%     76.63% # Class of executed instruction
system.cpu1.op_class::FloatCvt                  24544      0.00%     76.63% # Class of executed instruction
system.cpu1.op_class::FloatMult                     0      0.00%     76.63% # Class of executed instruction
system.cpu1.op_class::FloatMultAcc                  0      0.00%     76.63% # Class of executed instruction
system.cpu1.op_class::FloatDiv                      0      0.00%     76.63% # Class of executed instruction
system.cpu1.op_class::FloatMisc                     0      0.00%     76.63% # Class of executed instruction
system.cpu1.op_class::FloatSqrt                     0      0.00%     76.63% # Class of executed instruction
system.cpu1.op_class::SimdAdd                  578124      0.05%     76.68% # Class of executed instruction
system.cpu1.op_class::SimdAddAcc                    0      0.00%     76.68% # Class of executed instruction
system.cpu1.op_class::SimdAlu                 2074392      0.19%     76.87% # Class of executed instruction
system.cpu1.op_class::SimdCmp                   21652      0.00%     76.87% # Class of executed instruction
system.cpu1.op_class::SimdCvt                 2033564      0.18%     77.06% # Class of executed instruction
system.cpu1.op_class::SimdMisc                1976751      0.18%     77.23% # Class of executed instruction
system.cpu1.op_class::SimdMult                      0      0.00%     77.23% # Class of executed instruction
system.cpu1.op_class::SimdMultAcc                   0      0.00%     77.23% # Class of executed instruction
system.cpu1.op_class::SimdShift                308991      0.03%     77.26% # Class of executed instruction
system.cpu1.op_class::SimdShiftAcc                  0      0.00%     77.26% # Class of executed instruction
system.cpu1.op_class::SimdDiv                       0      0.00%     77.26% # Class of executed instruction
system.cpu1.op_class::SimdSqrt                      0      0.00%     77.26% # Class of executed instruction
system.cpu1.op_class::SimdFloatAdd                 25      0.00%     77.26% # Class of executed instruction
system.cpu1.op_class::SimdFloatAlu                  0      0.00%     77.26% # Class of executed instruction
system.cpu1.op_class::SimdFloatCmp                  0      0.00%     77.26% # Class of executed instruction
system.cpu1.op_class::SimdFloatCvt                105      0.00%     77.26% # Class of executed instruction
system.cpu1.op_class::SimdFloatDiv                  6      0.00%     77.26% # Class of executed instruction
system.cpu1.op_class::SimdFloatMisc                 0      0.00%     77.26% # Class of executed instruction
system.cpu1.op_class::SimdFloatMult                 6      0.00%     77.26% # Class of executed instruction
system.cpu1.op_class::SimdFloatMultAcc              0      0.00%     77.26% # Class of executed instruction
system.cpu1.op_class::SimdFloatSqrt                 0      0.00%     77.26% # Class of executed instruction
system.cpu1.op_class::SimdReduceAdd                 0      0.00%     77.26% # Class of executed instruction
system.cpu1.op_class::SimdReduceAlu                 0      0.00%     77.26% # Class of executed instruction
system.cpu1.op_class::SimdReduceCmp                 0      0.00%     77.26% # Class of executed instruction
system.cpu1.op_class::SimdFloatReduceAdd            0      0.00%     77.26% # Class of executed instruction
system.cpu1.op_class::SimdFloatReduceCmp            0      0.00%     77.26% # Class of executed instruction
system.cpu1.op_class::SimdAes                       0      0.00%     77.26% # Class of executed instruction
system.cpu1.op_class::SimdAesMix                    0      0.00%     77.26% # Class of executed instruction
system.cpu1.op_class::SimdSha1Hash                  0      0.00%     77.26% # Class of executed instruction
system.cpu1.op_class::SimdSha1Hash2                 0      0.00%     77.26% # Class of executed instruction
system.cpu1.op_class::SimdSha256Hash                0      0.00%     77.26% # Class of executed instruction
system.cpu1.op_class::SimdSha256Hash2               0      0.00%     77.26% # Class of executed instruction
system.cpu1.op_class::SimdShaSigma2                 0      0.00%     77.26% # Class of executed instruction
system.cpu1.op_class::SimdShaSigma3                 0      0.00%     77.26% # Class of executed instruction
system.cpu1.op_class::SimdPredAlu                   0      0.00%     77.26% # Class of executed instruction
system.cpu1.op_class::MemRead               141535199     12.81%     90.07% # Class of executed instruction
system.cpu1.op_class::MemWrite              104859276      9.49%     99.56% # Class of executed instruction
system.cpu1.op_class::FloatMemRead            2366712      0.21%     99.78% # Class of executed instruction
system.cpu1.op_class::FloatMemWrite           2477204      0.22%    100.00% # Class of executed instruction
system.cpu1.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::total                1104941838                       # Class of executed instruction
system.cpu2.Branches                        169324068                       # Number of branches fetched
system.cpu2.committedInsts                  631300954                       # Number of instructions committed
system.cpu2.committedOps                   1390629900                       # Number of ops (including micro ops) committed
system.cpu2.dtb.rdAccesses                  182842185                       # TLB accesses on read requests
system.cpu2.dtb.rdMisses                      1571868                       # TLB misses on read requests
system.cpu2.dtb.wrAccesses                  121560898                       # TLB accesses on write requests
system.cpu2.dtb.wrMisses                       197272                       # TLB misses on write requests
system.cpu2.idle_fraction                    0.971766                       # Percentage of idle cycles
system.cpu2.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu2.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu2.itb.wrAccesses                  831180466                       # TLB accesses on write requests
system.cpu2.itb.wrMisses                       675407                       # TLB misses on write requests
system.cpu2.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu2.kern.inst.quiesce                       0                       # number of quiesce instructions executed
system.cpu2.not_idle_fraction                0.028234                       # Percentage of non-idle cycles
system.cpu2.numCycles                    190097241919                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.num_busy_cycles              5367298204.923998                       # Number of busy cycles
system.cpu2.num_cc_register_reads           813541075                       # number of times the CC registers were read
system.cpu2.num_cc_register_writes          401888326                       # number of times the CC registers were written
system.cpu2.num_conditional_control_insts    108360758                       # number of instructions that are conditional controls
system.cpu2.num_fp_alu_accesses              24302622                       # Number of float alu accesses
system.cpu2.num_fp_insts                     24302622                       # number of float instructions
system.cpu2.num_fp_register_reads            38510797                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes           19132247                       # number of times the floating registers were written
system.cpu2.num_func_calls                   45844856                       # number of times a function call or return occured
system.cpu2.num_idle_cycles              184729943714.076019                       # Number of idle cycles
system.cpu2.num_int_alu_accesses           1339571026                       # Number of integer alu accesses
system.cpu2.num_int_insts                  1339571026                       # number of integer instructions
system.cpu2.num_int_register_reads         2710730593                       # number of times the integer registers were read
system.cpu2.num_int_register_writes        1078509746                       # number of times the integer registers were written
system.cpu2.num_load_insts                  181198679                       # Number of load instructions
system.cpu2.num_mem_refs                    302557608                       # number of memory refs
system.cpu2.num_store_insts                 121358929                       # Number of store instructions
system.cpu2.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu2.num_vec_insts                           0                       # number of vector instructions
system.cpu2.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu2.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu2.op_class::No_OpClass             27794520      2.00%      2.00% # Class of executed instruction
system.cpu2.op_class::IntAlu               1038232033     74.66%     76.65% # Class of executed instruction
system.cpu2.op_class::IntMult                 2049702      0.15%     76.80% # Class of executed instruction
system.cpu2.op_class::IntDiv                  3910728      0.28%     77.08% # Class of executed instruction
system.cpu2.op_class::FloatAdd                 450502      0.03%     77.12% # Class of executed instruction
system.cpu2.op_class::FloatCmp                      0      0.00%     77.12% # Class of executed instruction
system.cpu2.op_class::FloatCvt                  30512      0.00%     77.12% # Class of executed instruction
system.cpu2.op_class::FloatMult                     0      0.00%     77.12% # Class of executed instruction
system.cpu2.op_class::FloatMultAcc                  0      0.00%     77.12% # Class of executed instruction
system.cpu2.op_class::FloatDiv                      0      0.00%     77.12% # Class of executed instruction
system.cpu2.op_class::FloatMisc                     0      0.00%     77.12% # Class of executed instruction
system.cpu2.op_class::FloatSqrt                     0      0.00%     77.12% # Class of executed instruction
system.cpu2.op_class::SimdAdd                  770876      0.06%     77.17% # Class of executed instruction
system.cpu2.op_class::SimdAddAcc                    0      0.00%     77.17% # Class of executed instruction
system.cpu2.op_class::SimdAlu                 4215661      0.30%     77.48% # Class of executed instruction
system.cpu2.op_class::SimdCmp                  219456      0.02%     77.49% # Class of executed instruction
system.cpu2.op_class::SimdCvt                 4873020      0.35%     77.84% # Class of executed instruction
system.cpu2.op_class::SimdMisc                5127294      0.37%     78.21% # Class of executed instruction
system.cpu2.op_class::SimdMult                      0      0.00%     78.21% # Class of executed instruction
system.cpu2.op_class::SimdMultAcc                   0      0.00%     78.21% # Class of executed instruction
system.cpu2.op_class::SimdShift                451419      0.03%     78.24% # Class of executed instruction
system.cpu2.op_class::SimdShiftAcc                  0      0.00%     78.24% # Class of executed instruction
system.cpu2.op_class::SimdDiv                       0      0.00%     78.24% # Class of executed instruction
system.cpu2.op_class::SimdSqrt                      0      0.00%     78.24% # Class of executed instruction
system.cpu2.op_class::SimdFloatAdd                747      0.00%     78.24% # Class of executed instruction
system.cpu2.op_class::SimdFloatAlu                  0      0.00%     78.24% # Class of executed instruction
system.cpu2.op_class::SimdFloatCmp                  1      0.00%     78.24% # Class of executed instruction
system.cpu2.op_class::SimdFloatCvt               2078      0.00%     78.24% # Class of executed instruction
system.cpu2.op_class::SimdFloatDiv                289      0.00%     78.24% # Class of executed instruction
system.cpu2.op_class::SimdFloatMisc                 0      0.00%     78.24% # Class of executed instruction
system.cpu2.op_class::SimdFloatMult               748      0.00%     78.24% # Class of executed instruction
system.cpu2.op_class::SimdFloatMultAcc              0      0.00%     78.24% # Class of executed instruction
system.cpu2.op_class::SimdFloatSqrt                 0      0.00%     78.24% # Class of executed instruction
system.cpu2.op_class::SimdReduceAdd                 0      0.00%     78.24% # Class of executed instruction
system.cpu2.op_class::SimdReduceAlu                 0      0.00%     78.24% # Class of executed instruction
system.cpu2.op_class::SimdReduceCmp                 0      0.00%     78.24% # Class of executed instruction
system.cpu2.op_class::SimdFloatReduceAdd            0      0.00%     78.24% # Class of executed instruction
system.cpu2.op_class::SimdFloatReduceCmp            0      0.00%     78.24% # Class of executed instruction
system.cpu2.op_class::SimdAes                       0      0.00%     78.24% # Class of executed instruction
system.cpu2.op_class::SimdAesMix                    0      0.00%     78.24% # Class of executed instruction
system.cpu2.op_class::SimdSha1Hash                  0      0.00%     78.24% # Class of executed instruction
system.cpu2.op_class::SimdSha1Hash2                 0      0.00%     78.24% # Class of executed instruction
system.cpu2.op_class::SimdSha256Hash                0      0.00%     78.24% # Class of executed instruction
system.cpu2.op_class::SimdSha256Hash2               0      0.00%     78.24% # Class of executed instruction
system.cpu2.op_class::SimdShaSigma2                 0      0.00%     78.24% # Class of executed instruction
system.cpu2.op_class::SimdShaSigma3                 0      0.00%     78.24% # Class of executed instruction
system.cpu2.op_class::SimdPredAlu                   0      0.00%     78.24% # Class of executed instruction
system.cpu2.op_class::MemRead               176399059     12.68%     90.93% # Class of executed instruction
system.cpu2.op_class::MemWrite              119316327      8.58%     99.51% # Class of executed instruction
system.cpu2.op_class::FloatMemRead            4799620      0.35%     99.85% # Class of executed instruction
system.cpu2.op_class::FloatMemWrite           2042602      0.15%    100.00% # Class of executed instruction
system.cpu2.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu2.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu2.op_class::total                1390687194                       # Class of executed instruction
system.cpu3.Branches                        172810653                       # Number of branches fetched
system.cpu3.committedInsts                  652304286                       # Number of instructions committed
system.cpu3.committedOps                   1405082120                       # Number of ops (including micro ops) committed
system.cpu3.dtb.rdAccesses                  182868645                       # TLB accesses on read requests
system.cpu3.dtb.rdMisses                      1747429                       # TLB misses on read requests
system.cpu3.dtb.wrAccesses                  122913907                       # TLB accesses on write requests
system.cpu3.dtb.wrMisses                       166343                       # TLB misses on write requests
system.cpu3.idle_fraction                    0.970815                       # Percentage of idle cycles
system.cpu3.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu3.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu3.itb.wrAccesses                  864282383                       # TLB accesses on write requests
system.cpu3.itb.wrMisses                       570848                       # TLB misses on write requests
system.cpu3.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu3.kern.inst.quiesce                       0                       # number of quiesce instructions executed
system.cpu3.not_idle_fraction                0.029185                       # Percentage of non-idle cycles
system.cpu3.numCycles                    190097043745                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.num_busy_cycles              5547894882.146495                       # Number of busy cycles
system.cpu3.num_cc_register_reads           800529091                       # number of times the CC registers were read
system.cpu3.num_cc_register_writes          410713029                       # number of times the CC registers were written
system.cpu3.num_conditional_control_insts    115949575                       # number of instructions that are conditional controls
system.cpu3.num_fp_alu_accesses              13279010                       # Number of float alu accesses
system.cpu3.num_fp_insts                     13279010                       # number of float instructions
system.cpu3.num_fp_register_reads            18284839                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes            9453933                       # number of times the floating registers were written
system.cpu3.num_func_calls                   41708405                       # number of times a function call or return occured
system.cpu3.num_idle_cycles              184549148862.853485                       # Number of idle cycles
system.cpu3.num_int_alu_accesses           1349236649                       # Number of integer alu accesses
system.cpu3.num_int_insts                  1349236649                       # number of integer instructions
system.cpu3.num_int_register_reads         2707373262                       # number of times the integer registers were read
system.cpu3.num_int_register_writes        1084414418                       # number of times the integer registers were written
system.cpu3.num_load_insts                  181043939                       # Number of load instructions
system.cpu3.num_mem_refs                    303792199                       # number of memory refs
system.cpu3.num_store_insts                 122748260                       # Number of store instructions
system.cpu3.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu3.num_vec_insts                           0                       # number of vector instructions
system.cpu3.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu3.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu3.op_class::No_OpClass             28871182      2.05%      2.05% # Class of executed instruction
system.cpu3.op_class::IntAlu               1060763226     75.49%     77.54% # Class of executed instruction
system.cpu3.op_class::IntMult                 1657638      0.12%     77.66% # Class of executed instruction
system.cpu3.op_class::IntDiv                  2753606      0.20%     77.86% # Class of executed instruction
system.cpu3.op_class::FloatAdd                 447490      0.03%     77.89% # Class of executed instruction
system.cpu3.op_class::FloatCmp                      0      0.00%     77.89% # Class of executed instruction
system.cpu3.op_class::FloatCvt                  26912      0.00%     77.89% # Class of executed instruction
system.cpu3.op_class::FloatMult                     0      0.00%     77.89% # Class of executed instruction
system.cpu3.op_class::FloatMultAcc                  0      0.00%     77.89% # Class of executed instruction
system.cpu3.op_class::FloatDiv                      0      0.00%     77.89% # Class of executed instruction
system.cpu3.op_class::FloatMisc                     0      0.00%     77.89% # Class of executed instruction
system.cpu3.op_class::FloatSqrt                     0      0.00%     77.89% # Class of executed instruction
system.cpu3.op_class::SimdAdd                  565154      0.04%     77.93% # Class of executed instruction
system.cpu3.op_class::SimdAddAcc                    0      0.00%     77.93% # Class of executed instruction
system.cpu3.op_class::SimdAlu                 2098894      0.15%     78.08% # Class of executed instruction
system.cpu3.op_class::SimdCmp                   24474      0.00%     78.08% # Class of executed instruction
system.cpu3.op_class::SimdCvt                 1792550      0.13%     78.21% # Class of executed instruction
system.cpu3.op_class::SimdMisc                2074086      0.15%     78.36% # Class of executed instruction
system.cpu3.op_class::SimdMult                      0      0.00%     78.36% # Class of executed instruction
system.cpu3.op_class::SimdMultAcc                   0      0.00%     78.36% # Class of executed instruction
system.cpu3.op_class::SimdShift                336345      0.02%     78.38% # Class of executed instruction
system.cpu3.op_class::SimdShiftAcc                  0      0.00%     78.38% # Class of executed instruction
system.cpu3.op_class::SimdDiv                       0      0.00%     78.38% # Class of executed instruction
system.cpu3.op_class::SimdSqrt                      0      0.00%     78.38% # Class of executed instruction
system.cpu3.op_class::SimdFloatAdd                948      0.00%     78.38% # Class of executed instruction
system.cpu3.op_class::SimdFloatAlu                  0      0.00%     78.38% # Class of executed instruction
system.cpu3.op_class::SimdFloatCmp                  1      0.00%     78.38% # Class of executed instruction
system.cpu3.op_class::SimdFloatCvt               2643      0.00%     78.38% # Class of executed instruction
system.cpu3.op_class::SimdFloatDiv                  3      0.00%     78.38% # Class of executed instruction
system.cpu3.op_class::SimdFloatMisc                 0      0.00%     78.38% # Class of executed instruction
system.cpu3.op_class::SimdFloatMult               988      0.00%     78.38% # Class of executed instruction
system.cpu3.op_class::SimdFloatMultAcc              0      0.00%     78.38% # Class of executed instruction
system.cpu3.op_class::SimdFloatSqrt                 0      0.00%     78.38% # Class of executed instruction
system.cpu3.op_class::SimdReduceAdd                 0      0.00%     78.38% # Class of executed instruction
system.cpu3.op_class::SimdReduceAlu                 0      0.00%     78.38% # Class of executed instruction
system.cpu3.op_class::SimdReduceCmp                 0      0.00%     78.38% # Class of executed instruction
system.cpu3.op_class::SimdFloatReduceAdd            0      0.00%     78.38% # Class of executed instruction
system.cpu3.op_class::SimdFloatReduceCmp            0      0.00%     78.38% # Class of executed instruction
system.cpu3.op_class::SimdAes                       0      0.00%     78.38% # Class of executed instruction
system.cpu3.op_class::SimdAesMix                    0      0.00%     78.38% # Class of executed instruction
system.cpu3.op_class::SimdSha1Hash                  0      0.00%     78.38% # Class of executed instruction
system.cpu3.op_class::SimdSha1Hash2                 0      0.00%     78.38% # Class of executed instruction
system.cpu3.op_class::SimdSha256Hash                0      0.00%     78.38% # Class of executed instruction
system.cpu3.op_class::SimdSha256Hash2               0      0.00%     78.38% # Class of executed instruction
system.cpu3.op_class::SimdShaSigma2                 0      0.00%     78.38% # Class of executed instruction
system.cpu3.op_class::SimdShaSigma3                 0      0.00%     78.38% # Class of executed instruction
system.cpu3.op_class::SimdPredAlu                   0      0.00%     78.38% # Class of executed instruction
system.cpu3.op_class::MemRead               178140576     12.68%     91.06% # Class of executed instruction
system.cpu3.op_class::MemWrite              120092317      8.55%     99.60% # Class of executed instruction
system.cpu3.op_class::FloatMemRead            2903363      0.21%     99.81% # Class of executed instruction
system.cpu3.op_class::FloatMemWrite           2655943      0.19%    100.00% # Class of executed instruction
system.cpu3.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu3.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu3.op_class::total                1405208339                       # Class of executed instruction
system.pc.south_bridge.ide.disks.dma_read_bytes     12664832                       # Number of bytes transfered via DMA reads (not PRD).
system.pc.south_bridge.ide.disks.dma_read_full_pages         3092                       # Number of full page size DMA reads (not PRD).
system.pc.south_bridge.ide.disks.dma_read_txs         3092                       # Number of DMA read transactions (not PRD).
system.pc.south_bridge.ide.disks.dma_write_bytes     46266368                       # Number of bytes transfered via DMA writes.
system.pc.south_bridge.ide.disks.dma_write_full_pages        11295                       # Number of full page size DMA writes.
system.pc.south_bridge.ide.disks.dma_write_txs        11297                       # Number of DMA write transactions.
system.ruby.DMA_Controller.E.EloadEEvent |         250    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.DMA_Controller.E.EloadEEvent::total          250                      
system.ruby.DMA_Controller.E.allocTBE    |      195740    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.DMA_Controller.E.allocTBE::total       195740                      
system.ruby.DMA_Controller.E.externalloadEdatfrom_in |      196206    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.DMA_Controller.E.externalloadEdatfrom_in::total       196206                      
system.ruby.DMA_Controller.E_evict.Stallmandatory_in |      570775    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.DMA_Controller.E_evict.Stallmandatory_in::total       570775                      
system.ruby.DMA_Controller.EloadEEvent   |         250    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.DMA_Controller.EloadEEvent::total          250                      
system.ruby.DMA_Controller.I.allocI_load |      199323    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.DMA_Controller.I.allocI_load::total       199323                      
system.ruby.DMA_Controller.I.allocI_store |      722832    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.DMA_Controller.I.allocI_store::total       722832                      
system.ruby.DMA_Controller.I.deallocrspfrom_in |      919126    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.DMA_Controller.I.deallocrspfrom_in::total       919126                      
system.ruby.DMA_Controller.I.deallocsnpfrom_in |        2005    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.DMA_Controller.I.deallocsnpfrom_in::total         2005                      
system.ruby.DMA_Controller.M.MloadMEvent |          48    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.DMA_Controller.M.MloadMEvent::total           48                      
system.ruby.DMA_Controller.M.MstoreMEvent |          48    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.DMA_Controller.M.MstoreMEvent::total           48                      
system.ruby.DMA_Controller.M.allocTBE    |      639260    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.DMA_Controller.M.allocTBE::total       639260                      
system.ruby.DMA_Controller.M.externalstoreMdatfrom_in |      722832    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.DMA_Controller.M.externalstoreMdatfrom_in::total       722832                      
system.ruby.DMA_Controller.M.externalstoreMrspfrom_in |          32    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.DMA_Controller.M.externalstoreMrspfrom_in::total           32                      
system.ruby.DMA_Controller.M_evict.Stallmandatory_in |     1968782    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.DMA_Controller.M_evict.Stallmandatory_in::total      1968782                      
system.ruby.DMA_Controller.MloadMEvent   |          48    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.DMA_Controller.MloadMEvent::total           48                      
system.ruby.DMA_Controller.MstoreMEvent  |          48    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.DMA_Controller.MstoreMEvent::total           48                      
system.ruby.DMA_Controller.O.OloadOEvent |          72    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.DMA_Controller.O.OloadOEvent::total           72                      
system.ruby.DMA_Controller.O.allocTBE    |       82247    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.DMA_Controller.O.allocTBE::total        82247                      
system.ruby.DMA_Controller.O.deallocTBE  |       91707    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.DMA_Controller.O.deallocTBE::total        91707                      
system.ruby.DMA_Controller.O_evict.Stallmandatory_in |      249087    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.DMA_Controller.O_evict.Stallmandatory_in::total       249087                      
system.ruby.DMA_Controller.O_store.tbePopulate |          32    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.DMA_Controller.O_store.tbePopulate::total           32                      
system.ruby.DMA_Controller.OloadOEvent   |          72    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.DMA_Controller.OloadOEvent::total           72                      
system.ruby.DMA_Controller.S.SloadSEvent |        4070    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.DMA_Controller.S.SloadSEvent::total         4070                      
system.ruby.DMA_Controller.S.allocTBE    |        1911    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.DMA_Controller.S.allocTBE::total         1911                      
system.ruby.DMA_Controller.S.deallocTBE  |         384    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.DMA_Controller.S.deallocTBE::total          384                      
system.ruby.DMA_Controller.S.externalloadSdatfrom_in |        3117    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.DMA_Controller.S.externalloadSdatfrom_in::total         3117                      
system.ruby.DMA_Controller.S_evict.Stallmandatory_in |        5479    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.DMA_Controller.S_evict.Stallmandatory_in::total         5479                      
system.ruby.DMA_Controller.SloadSEvent   |        4070    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.DMA_Controller.SloadSEvent::total         4070                      
system.ruby.DMA_Controller.Stallmandatory_in |     2794123    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.DMA_Controller.Stallmandatory_in::total      2794123                      
system.ruby.DMA_Controller.allocI_load   |      199323    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.DMA_Controller.allocI_load::total       199323                      
system.ruby.DMA_Controller.allocI_store  |      722832    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.DMA_Controller.allocI_store::total       722832                      
system.ruby.DMA_Controller.allocTBE      |      919158    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.DMA_Controller.allocTBE::total       919158                      
system.ruby.DMA_Controller.deallocTBE    |       92091    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.DMA_Controller.deallocTBE::total        92091                      
system.ruby.DMA_Controller.deallocrspfrom_in |      919126    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.DMA_Controller.deallocrspfrom_in::total       919126                      
system.ruby.DMA_Controller.deallocsnpfrom_in |        2005    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.DMA_Controller.deallocsnpfrom_in::total         2005                      
system.ruby.DMA_Controller.externalloadEdatfrom_in |      196206    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.DMA_Controller.externalloadEdatfrom_in::total       196206                      
system.ruby.DMA_Controller.externalloadSdatfrom_in |        3117    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.DMA_Controller.externalloadSdatfrom_in::total         3117                      
system.ruby.DMA_Controller.externalstoreMdatfrom_in |      722832    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.DMA_Controller.externalstoreMdatfrom_in::total       722832                      
system.ruby.DMA_Controller.externalstoreMrspfrom_in |          32    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.DMA_Controller.externalstoreMrspfrom_in::total           32                      
system.ruby.DMA_Controller.tbePopulate   |          32    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.DMA_Controller.tbePopulate::total           32                      
system.ruby.Directory_Controller.E.allocTBE |     1885898     25.14%     25.14% |     1966073     26.20%     51.34% |     1826091     24.34%     75.68% |     1824862     24.32%    100.00%
system.ruby.Directory_Controller.E.allocTBE::total      7502924                      
system.ruby.Directory_Controller.E.deallocTBE |    11870908     26.94%     26.94% |    11635301     26.40%     53.34% |    10250756     23.26%     76.60% |    10310179     23.40%    100.00%
system.ruby.Directory_Controller.E.deallocTBE::total     44067144                      
system.ruby.Directory_Controller.E_ReadShared.Progress |      760252     26.90%     26.90% |      709101     25.09%     51.99% |      678633     24.01%     76.00% |      678263     24.00%    100.00%
system.ruby.Directory_Controller.E_ReadShared.Progress::total      2826249                      
system.ruby.Directory_Controller.E_ReadShared.Stallreqto_in |         350     39.50%     39.50% |         165     18.62%     58.13% |         188     21.22%     79.35% |         183     20.65%    100.00%
system.ruby.Directory_Controller.E_ReadShared.Stallreqto_in::total          886                      
system.ruby.Directory_Controller.E_ReadShared_SnpResp_O_Fwded_S.Progress |       38807     35.53%     35.53% |       29735     27.22%     62.75% |       21505     19.69%     82.43% |       19189     17.57%    100.00%
system.ruby.Directory_Controller.E_ReadShared_SnpResp_O_Fwded_S.Progress::total       109236                      
system.ruby.Directory_Controller.E_ReadShared_SnpResp_O_Fwded_S.Stallreqto_in |          43     23.12%     23.12% |          25     13.44%     36.56% |          24     12.90%     49.46% |          94     50.54%    100.00%
system.ruby.Directory_Controller.E_ReadShared_SnpResp_O_Fwded_S.Stallreqto_in::total          186                      
system.ruby.Directory_Controller.E_ReadShared_SnpResp_S_Fwded_S.Progress |      721445     26.55%     26.55% |      679366     25.00%     51.56% |      657128     24.19%     75.74% |      659074     24.26%    100.00%
system.ruby.Directory_Controller.E_ReadShared_SnpResp_S_Fwded_S.Progress::total      2717013                      
system.ruby.Directory_Controller.E_ReadShared_SnpResp_S_Fwded_S.Stallreqto_in |        1336     39.74%     39.74% |         609     18.11%     57.85% |         761     22.64%     80.49% |         656     19.51%    100.00%
system.ruby.Directory_Controller.E_ReadShared_SnpResp_S_Fwded_S.Stallreqto_in::total         3362                      
system.ruby.Directory_Controller.E_ReadUnique.Progress |        6192     33.20%     33.20% |        5947     31.89%     65.10% |        3521     18.88%     83.98% |        2988     16.02%    100.00%
system.ruby.Directory_Controller.E_ReadUnique.Progress::total        18648                      
system.ruby.Directory_Controller.E_ReadUnique.Stallreqto_in |           0      0.00%      0.00% |           0      0.00%      0.00% |           1    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.Directory_Controller.E_ReadUnique.Stallreqto_in::total            1                      
system.ruby.Directory_Controller.E_ReadUnique_SnpResp_I_Fwded_M_PD.Progress |        6192     33.20%     33.20% |        5947     31.89%     65.10% |        3521     18.88%     83.98% |        2988     16.02%    100.00%
system.ruby.Directory_Controller.E_ReadUnique_SnpResp_I_Fwded_M_PD.Progress::total        18648                      
system.ruby.Directory_Controller.E_ReadUnique_SnpResp_I_Fwded_M_PD.Stallreqto_in |          14     38.89%     38.89% |           5     13.89%     52.78% |           9     25.00%     77.78% |           8     22.22%    100.00%
system.ruby.Directory_Controller.E_ReadUnique_SnpResp_I_Fwded_M_PD.Stallreqto_in::total           36                      
system.ruby.Directory_Controller.E_WriteBackFull.Progress |     1119454     24.03%     24.03% |     1251025     26.86%     50.89% |     1143937     24.56%     75.45% |     1143611     24.55%    100.00%
system.ruby.Directory_Controller.E_WriteBackFull.Progress::total      4658027                      
system.ruby.Directory_Controller.E_WriteBackFull.Stallreqto_in |           5     18.52%     18.52% |           5     18.52%     37.04% |          11     40.74%     77.78% |           6     22.22%    100.00%
system.ruby.Directory_Controller.E_WriteBackFull.Stallreqto_in::total           27                      
system.ruby.Directory_Controller.E_WriteBackFull_CBWR_Data_M_PDL1C1_0.Progress |     1119454     24.03%     24.03% |     1251025     26.86%     50.89% |     1143937     24.56%     75.45% |     1143611     24.55%    100.00%
system.ruby.Directory_Controller.E_WriteBackFull_CBWR_Data_M_PDL1C1_0.Progress::total      4658027                      
system.ruby.Directory_Controller.E_WriteBackFull_CBWR_Data_M_PDL1C1_0.Stallreqto_in |          10     29.41%     29.41% |           9     26.47%     55.88% |          10     29.41%     85.29% |           5     14.71%    100.00%
system.ruby.Directory_Controller.E_WriteBackFull_CBWR_Data_M_PDL1C1_0.Stallreqto_in::total           34                      
system.ruby.Directory_Controller.I.Stallreqto_in |          19     36.54%     36.54% |          11     21.15%     57.69% |           6     11.54%     69.23% |          16     30.77%    100.00%
system.ruby.Directory_Controller.I.Stallreqto_in::total           52                      
system.ruby.Directory_Controller.I.allocTBE |    14130817     26.75%     26.75% |    13769287     26.06%     52.81% |    12428600     23.53%     76.34% |    12498048     23.66%    100.00%
system.ruby.Directory_Controller.I.allocTBE::total     52826752                      
system.ruby.Directory_Controller.I.deallocTBE |    14129832     26.75%     26.75% |    13768261     26.07%     52.81% |    12427599     23.53%     76.34% |    12497032     23.66%    100.00%
system.ruby.Directory_Controller.I.deallocTBE::total     52822724                      
system.ruby.Directory_Controller.I_ReadShared.Stallreqto_in |       33431     27.94%     27.94% |       28605     23.90%     51.84% |       29998     25.07%     76.91% |       27636     23.09%    100.00%
system.ruby.Directory_Controller.I_ReadShared.Stallreqto_in::total       119670                      
system.ruby.Directory_Controller.I_ReadShared.deallocTBE |    11870909     26.94%     26.94% |    11635301     26.40%     53.34% |    10250756     23.26%     76.60% |    10310179     23.40%    100.00%
system.ruby.Directory_Controller.I_ReadShared.deallocTBE::total     44067145                      
system.ruby.Directory_Controller.I_ReadSharedL1C1_0.Progress |    11870909     26.94%     26.94% |    11635301     26.40%     53.34% |    10250756     23.26%     76.60% |    10310179     23.40%    100.00%
system.ruby.Directory_Controller.I_ReadSharedL1C1_0.Progress::total     44067145                      
system.ruby.Directory_Controller.I_ReadSharedL1C1_0.Stallreqto_in |       46062     27.88%     27.88% |       39138     23.69%     51.57% |       41067     24.86%     76.43% |       38937     23.57%    100.00%
system.ruby.Directory_Controller.I_ReadSharedL1C1_0.Stallreqto_in::total       165204                      
system.ruby.Directory_Controller.I_ReadUnique.Stallreqto_in |         199     19.63%     19.63% |         258     25.44%     45.07% |         238     23.47%     68.54% |         319     31.46%    100.00%
system.ruby.Directory_Controller.I_ReadUnique.Stallreqto_in::total         1014                      
system.ruby.Directory_Controller.I_ReadUnique.deallocTBE |     2259908     25.80%     25.80% |     2133986     24.36%     50.16% |     2177844     24.86%     75.02% |     2187869     24.98%    100.00%
system.ruby.Directory_Controller.I_ReadUnique.deallocTBE::total      8759607                      
system.ruby.Directory_Controller.I_ReadUniqueL1C1_0.Progress |     2259908     25.80%     25.80% |     2133986     24.36%     50.16% |     2177844     24.86%     75.02% |     2187869     24.98%    100.00%
system.ruby.Directory_Controller.I_ReadUniqueL1C1_0.Progress::total      8759607                      
system.ruby.Directory_Controller.I_ReadUniqueL1C1_0.Stallreqto_in |         369     20.44%     20.44% |         425     23.55%     43.99% |         370     20.50%     64.49% |         641     35.51%    100.00%
system.ruby.Directory_Controller.I_ReadUniqueL1C1_0.Stallreqto_in::total         1805                      
system.ruby.Directory_Controller.M.Stallreqto_in |           0      0.00%      0.00% |           0      0.00%      0.00% |           1     33.33%     33.33% |           2     66.67%    100.00%
system.ruby.Directory_Controller.M.Stallreqto_in::total            3                      
system.ruby.Directory_Controller.M.allocTBE |     2773198     27.52%     27.52% |     2475806     24.57%     52.10% |     2411110     23.93%     76.03% |     2415160     23.97%    100.00%
system.ruby.Directory_Controller.M.allocTBE::total     10075274                      
system.ruby.Directory_Controller.M.deallocTBE |     2773359     27.52%     27.52% |     2475976     24.57%     52.10% |     2411299     23.93%     76.03% |     2415339     23.97%    100.00%
system.ruby.Directory_Controller.M.deallocTBE::total     10075973                      
system.ruby.Directory_Controller.M_ReadShared.Progress |      372445     34.21%     34.21% |      285823     26.26%     60.47% |      211825     19.46%     79.93% |      218467     20.07%    100.00%
system.ruby.Directory_Controller.M_ReadShared.Progress::total      1088560                      
system.ruby.Directory_Controller.M_ReadShared.Stallreqto_in |         109     48.66%     48.66% |           6      2.68%     51.34% |          35     15.62%     66.96% |          74     33.04%    100.00%
system.ruby.Directory_Controller.M_ReadShared.Stallreqto_in::total          224                      
system.ruby.Directory_Controller.M_ReadShared_SnpResp_O_Fwded_S.Progress |      372445     34.21%     34.21% |      285823     26.26%     60.47% |      211825     19.46%     79.93% |      218467     20.07%    100.00%
system.ruby.Directory_Controller.M_ReadShared_SnpResp_O_Fwded_S.Progress::total      1088560                      
system.ruby.Directory_Controller.M_ReadShared_SnpResp_O_Fwded_S.Stallreqto_in |         474     16.24%     16.24% |         283      9.70%     25.94% |         224      7.68%     33.62% |        1937     66.38%    100.00%
system.ruby.Directory_Controller.M_ReadShared_SnpResp_O_Fwded_S.Stallreqto_in::total         2918                      
system.ruby.Directory_Controller.M_ReadUnique.Progress |       92997     53.16%     53.16% |       20673     11.82%     64.98% |       31501     18.01%     82.98% |       29767     17.02%    100.00%
system.ruby.Directory_Controller.M_ReadUnique.Progress::total       174938                      
system.ruby.Directory_Controller.M_ReadUnique.Stallreqto_in |          31     32.29%     32.29% |          11     11.46%     43.75% |          29     30.21%     73.96% |          25     26.04%    100.00%
system.ruby.Directory_Controller.M_ReadUnique.Stallreqto_in::total           96                      
system.ruby.Directory_Controller.M_ReadUnique_SnpResp_I_Fwded_M_PD.Progress |       92997     53.16%     53.16% |       20673     11.82%     64.98% |       31501     18.01%     82.98% |       29767     17.02%    100.00%
system.ruby.Directory_Controller.M_ReadUnique_SnpResp_I_Fwded_M_PD.Progress::total       174938                      
system.ruby.Directory_Controller.M_ReadUnique_SnpResp_I_Fwded_M_PD.Stallreqto_in |        1667     11.15%     11.15% |         570      3.81%     14.97% |        1391      9.31%     24.28% |       11317     75.72%    100.00%
system.ruby.Directory_Controller.M_ReadUnique_SnpResp_I_Fwded_M_PD.Stallreqto_in::total        14945                      
system.ruby.Directory_Controller.M_WriteBackFull.Progress |     2307756     26.19%     26.19% |     2169310     24.62%     50.81% |     2167784     24.60%     75.41% |     2166926     24.59%    100.00%
system.ruby.Directory_Controller.M_WriteBackFull.Progress::total      8811776                      
system.ruby.Directory_Controller.M_WriteBackFull.Stallreqto_in |         442     93.45%     93.45% |          12      2.54%     95.98% |          11      2.33%     98.31% |           8      1.69%    100.00%
system.ruby.Directory_Controller.M_WriteBackFull.Stallreqto_in::total          473                      
system.ruby.Directory_Controller.M_WriteBackFull_CBWR_Data_M_PDL1C1_0.Progress |     2307756     26.19%     26.19% |     2169306     24.62%     50.81% |     2167781     24.60%     75.41% |     2166923     24.59%    100.00%
system.ruby.Directory_Controller.M_WriteBackFull_CBWR_Data_M_PDL1C1_0.Progress::total      8811766                      
system.ruby.Directory_Controller.M_WriteBackFull_CBWR_Data_M_PDL1C1_0.Stallreqto_in |          32     42.11%     42.11% |          16     21.05%     63.16% |          18     23.68%     86.84% |          10     13.16%    100.00%
system.ruby.Directory_Controller.M_WriteBackFull_CBWR_Data_M_PDL1C1_0.Stallreqto_in::total           76                      
system.ruby.Directory_Controller.O.allocTBE |      874423     36.29%     36.29% |      533448     22.14%     58.42% |      520744     21.61%     80.03% |      481216     19.97%    100.00%
system.ruby.Directory_Controller.O.allocTBE::total      2409831                      
system.ruby.Directory_Controller.O.deallocTBE |      992706     35.01%     35.01% |      634852     22.39%     57.39% |      620627     21.88%     79.28% |      587689     20.72%    100.00%
system.ruby.Directory_Controller.O.deallocTBE::total      2835874                      
system.ruby.Directory_Controller.O_ReadShared.Progress |      463365     38.21%     38.21% |      218075     17.98%     56.19% |      287599     23.71%     79.90% |      243741     20.10%    100.00%
system.ruby.Directory_Controller.O_ReadShared.Progress::total      1212780                      
system.ruby.Directory_Controller.O_ReadShared.Stallreqto_in |          77     75.49%     75.49% |           3      2.94%     78.43% |           7      6.86%     85.29% |          15     14.71%    100.00%
system.ruby.Directory_Controller.O_ReadShared.Stallreqto_in::total          102                      
system.ruby.Directory_Controller.O_ReadShared_SnpResp_O_Fwded_S.Progress |      463365     38.21%     38.21% |      218075     17.98%     56.19% |      287599     23.71%     79.90% |      243741     20.10%    100.00%
system.ruby.Directory_Controller.O_ReadShared_SnpResp_O_Fwded_S.Progress::total      1212780                      
system.ruby.Directory_Controller.O_ReadShared_SnpResp_O_Fwded_S.Stallreqto_in |         137     60.89%     60.89% |          12      5.33%     66.22% |          41     18.22%     84.44% |          35     15.56%    100.00%
system.ruby.Directory_Controller.O_ReadShared_SnpResp_O_Fwded_S.Stallreqto_in::total          225                      
system.ruby.Directory_Controller.O_ReadUnique.Progress |      790030     38.77%     38.77% |      477745     23.45%     62.22% |      406086     19.93%     82.15% |      363813     17.85%    100.00%
system.ruby.Directory_Controller.O_ReadUnique.Progress::total      2037674                      
system.ruby.Directory_Controller.O_ReadUnique.Stallreqto_in |         788      6.31%      6.31% |         861      6.89%     13.20% |        1670     13.37%     26.58% |        9170     73.42%    100.00%
system.ruby.Directory_Controller.O_ReadUnique.Stallreqto_in::total        12489                      
system.ruby.Directory_Controller.O_ReadUnique_SnpRespData_I_PD.Progress |       38433     17.47%     17.47% |       71015     32.29%     49.76% |       49777     22.63%     72.39% |       60731     27.61%    100.00%
system.ruby.Directory_Controller.O_ReadUnique_SnpRespData_I_PD.Progress::total       219956                      
system.ruby.Directory_Controller.O_ReadUnique_SnpRespData_I_PD.Stallreqto_in |        1774      6.22%      6.22% |        2077      7.28%     13.49% |        4045     14.17%     27.66% |       20647     72.34%    100.00%
system.ruby.Directory_Controller.O_ReadUnique_SnpRespData_I_PD.Stallreqto_in::total        28543                      
system.ruby.Directory_Controller.O_ReadUnique_SnpResp_I.Stallreqto_in |        2077     11.80%     11.80% |        1775     10.09%     21.89% |        5991     34.05%     55.94% |        7753     44.06%    100.00%
system.ruby.Directory_Controller.O_ReadUnique_SnpResp_I.Stallreqto_in::total        17596                      
system.ruby.Directory_Controller.O_ReadUnique_SnpResp_I.deallocTBE |      288880     41.87%     41.87% |      156879     22.74%     64.61% |      126158     18.29%     82.89% |      118036     17.11%    100.00%
system.ruby.Directory_Controller.O_ReadUnique_SnpResp_I.deallocTBE::total       689953                      
system.ruby.Directory_Controller.O_ReadUnique_SnpResp_IL1C1_0.Progress |      288880     41.87%     41.87% |      156879     22.74%     64.61% |      126158     18.29%     82.89% |      118036     17.11%    100.00%
system.ruby.Directory_Controller.O_ReadUnique_SnpResp_IL1C1_0.Progress::total       689953                      
system.ruby.Directory_Controller.O_ReadUnique_SnpResp_IL1C1_0.Stallreqto_in |        4475     11.50%     11.50% |        4423     11.37%     22.87% |       15022     38.61%     61.49% |       14982     38.51%    100.00%
system.ruby.Directory_Controller.O_ReadUnique_SnpResp_IL1C1_0.Stallreqto_in::total        38902                      
system.ruby.Directory_Controller.O_WriteBackFull.Progress |       36914     20.19%     20.19% |       32902     17.99%     38.18% |       55609     30.41%     68.59% |       57436     31.41%    100.00%
system.ruby.Directory_Controller.O_WriteBackFull.Progress::total       182861                      
system.ruby.Directory_Controller.O_WriteBackFull.Stallreqto_in |        1268     64.20%     64.20% |         457     23.14%     87.34% |         213     10.78%     98.13% |          37      1.87%    100.00%
system.ruby.Directory_Controller.O_WriteBackFull.Stallreqto_in::total         1975                      
system.ruby.Directory_Controller.O_WriteBackFull_CBWR_Data_O_PDL1C1_0.Progress |       24299     18.26%     18.26% |       23766     17.86%     36.13% |       39053     29.35%     65.48% |       45919     34.52%    100.00%
system.ruby.Directory_Controller.O_WriteBackFull_CBWR_Data_O_PDL1C1_0.Progress::total       133037                      
system.ruby.Directory_Controller.O_WriteBackFull_CBWR_Data_O_PDL1C1_0.Stallreqto_in |           2     50.00%     50.00% |           0      0.00%     50.00% |           0      0.00%     50.00% |           2     50.00%    100.00%
system.ruby.Directory_Controller.O_WriteBackFull_CBWR_Data_O_PDL1C1_0.Stallreqto_in::total            4                      
system.ruby.Directory_Controller.O_WriteBackFull_CBWR_Data_O_PDL1C1_1.Progress |       12615     25.32%     25.32% |        9136     18.34%     43.66% |       16556     33.23%     76.88% |       11517     23.12%    100.00%
system.ruby.Directory_Controller.O_WriteBackFull_CBWR_Data_O_PDL1C1_1.Progress::total        49824                      
system.ruby.Directory_Controller.O_WriteBackFull_CBWR_Data_O_PDL1C1_1.Stallreqto_in |          37     25.34%     25.34% |          34     23.29%     48.63% |          36     24.66%     73.29% |          39     26.71%    100.00%
system.ruby.Directory_Controller.O_WriteBackFull_CBWR_Data_O_PDL1C1_1.Stallreqto_in::total          146                      
system.ruby.Directory_Controller.Progress |    29213852     27.50%     27.50% |    26388174     24.84%     52.33% |    25042660     23.57%     75.90% |    25601752     24.10%    100.00%
system.ruby.Directory_Controller.Progress::total    106246438                      
system.ruby.Directory_Controller.S.allocTBE |     3593714     28.97%     28.97% |     2501197     20.16%     49.13% |     2848387     22.96%     72.09% |     3461971     27.91%    100.00%
system.ruby.Directory_Controller.S.allocTBE::total     12405269                      
system.ruby.Directory_Controller.S.deallocTBE |     8515189     28.40%     28.40% |     6281973     20.95%     49.35% |     6972140     23.25%     72.61% |     8212748     27.39%    100.00%
system.ruby.Directory_Controller.S.deallocTBE::total     29982050                      
system.ruby.Directory_Controller.S_ReadShared.Stallreqto_in |       26551     39.22%     39.22% |       12838     18.96%     58.18% |       13347     19.71%     77.90% |       14965     22.10%    100.00%
system.ruby.Directory_Controller.S_ReadShared.Stallreqto_in::total        67701                      
system.ruby.Directory_Controller.S_ReadShared.deallocTBE |     3553601     28.90%     28.90% |     2468302     20.07%     48.97% |     2827495     22.99%     71.97% |     3447300     28.03%    100.00%
system.ruby.Directory_Controller.S_ReadShared.deallocTBE::total     12296698                      
system.ruby.Directory_Controller.S_ReadSharedL1C1_0.Progress |     3553601     28.90%     28.90% |     2468302     20.07%     48.97% |     2827495     22.99%     71.97% |     3447300     28.03%    100.00%
system.ruby.Directory_Controller.S_ReadSharedL1C1_0.Progress::total     12296698                      
system.ruby.Directory_Controller.S_ReadSharedL1C1_0.Stallreqto_in |       36993     40.75%     40.75% |       17015     18.74%     59.49% |       17284     19.04%     78.53% |       19492     21.47%    100.00%
system.ruby.Directory_Controller.S_ReadSharedL1C1_0.Stallreqto_in::total        90784                      
system.ruby.Directory_Controller.S_ReadUnique.Progress |       53228     44.67%     44.67% |       26343     22.11%     66.77% |       22837     19.16%     85.94% |       16758     14.06%    100.00%
system.ruby.Directory_Controller.S_ReadUnique.Progress::total       119166                      
system.ruby.Directory_Controller.S_ReadUnique.Stallreqto_in |          83     27.57%     27.57% |          58     19.27%     46.84% |          78     25.91%     72.76% |          82     27.24%    100.00%
system.ruby.Directory_Controller.S_ReadUnique.Stallreqto_in::total          301                      
system.ruby.Directory_Controller.S_ReadUnique.deallocTBE |        2066     13.49%     13.49% |       10127     66.13%     79.62% |        1668     10.89%     90.51% |        1453      9.49%    100.00%
system.ruby.Directory_Controller.S_ReadUnique.deallocTBE::total        15314                      
system.ruby.Directory_Controller.S_ReadUniqueL1C1_0.Progress |        2066     13.49%     13.49% |       10127     66.13%     79.62% |        1668     10.89%     90.51% |        1453      9.49%    100.00%
system.ruby.Directory_Controller.S_ReadUniqueL1C1_0.Progress::total        15314                      
system.ruby.Directory_Controller.S_ReadUniqueL1C1_0.Stallreqto_in |          17     21.79%     21.79% |          34     43.59%     65.38% |          15     19.23%     84.62% |          12     15.38%    100.00%
system.ruby.Directory_Controller.S_ReadUniqueL1C1_0.Stallreqto_in::total           78                      
system.ruby.Directory_Controller.S_ReadUnique_SnpResp_I.Stallreqto_in |         600     26.30%     26.30% |         594     26.04%     52.35% |         594     26.04%     78.39% |         493     21.61%    100.00%
system.ruby.Directory_Controller.S_ReadUnique_SnpResp_I.Stallreqto_in::total         2281                      
system.ruby.Directory_Controller.S_ReadUnique_SnpResp_I.deallocTBE |       38047     40.80%     40.80% |       22768     24.41%     65.21% |       19224     20.61%     85.83% |       13218     14.17%    100.00%
system.ruby.Directory_Controller.S_ReadUnique_SnpResp_I.deallocTBE::total        93257                      
system.ruby.Directory_Controller.S_ReadUnique_SnpResp_IL1C1_0.Progress |       38047     40.80%     40.80% |       22768     24.41%     65.21% |       19224     20.61%     85.83% |       13218     14.17%    100.00%
system.ruby.Directory_Controller.S_ReadUnique_SnpResp_IL1C1_0.Progress::total        93257                      
system.ruby.Directory_Controller.S_ReadUnique_SnpResp_IL1C1_0.Stallreqto_in |        1008     25.09%     25.09% |        1095     27.26%     52.35% |        1073     26.71%     79.06% |         841     20.94%    100.00%
system.ruby.Directory_Controller.S_ReadUnique_SnpResp_IL1C1_0.Stallreqto_in::total         4017                      
system.ruby.Directory_Controller.Stallreqto_in |      160480     27.85%     27.85% |      111429     19.34%     47.19% |      133808     23.22%     70.42% |      170439     29.58%    100.00%
system.ruby.Directory_Controller.Stallreqto_in::total       576156                      
system.ruby.Directory_Controller.allocTBE |    23258050     27.29%     27.29% |    21245811     24.93%     52.22% |    20034932     23.51%     75.73% |    20681257     24.27%    100.00%
system.ruby.Directory_Controller.allocTBE::total     85220050                      
system.ruby.Directory_Controller.deallocTBE |    56295405     27.37%     27.37% |    51223726     24.90%     52.27% |    48085566     23.38%     75.64% |    50101042     24.36%    100.00%
system.ruby.Directory_Controller.deallocTBE::total    205705739                      
system.ruby.IFETCH.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.IFETCH.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.IFETCH.hit_latency_hist_seqr::samples   3746060453                      
system.ruby.IFETCH.hit_latency_hist_seqr |  3746060453    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.IFETCH.hit_latency_hist_seqr::total   3746060453                      
system.ruby.IFETCH.latency_hist_seqr::bucket_size            1                      
system.ruby.IFETCH.latency_hist_seqr::max_bucket            9                      
system.ruby.IFETCH.latency_hist_seqr::samples   3780873507                      
system.ruby.IFETCH.latency_hist_seqr     |  3780873507    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.IFETCH.latency_hist_seqr::total   3780873507                      
system.ruby.IFETCH.miss_latency_hist_seqr::bucket_size            1                      
system.ruby.IFETCH.miss_latency_hist_seqr::max_bucket            9                      
system.ruby.IFETCH.miss_latency_hist_seqr::samples     34813054                      
system.ruby.IFETCH.miss_latency_hist_seqr |    34813054    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.IFETCH.miss_latency_hist_seqr::total     34813054                      
system.ruby.L1Cache_Controller.E.EloadEEvent |  1121393231     47.06%     47.06% |   255008488     10.70%     57.76% |   466108286     19.56%     77.32% |   540374749     22.68%    100.00%
system.ruby.L1Cache_Controller.E.EloadEEvent::total   2382884754                      
system.ruby.L1Cache_Controller.E.EstoreMEvent |     1827991     38.26%     38.26% |      711909     14.90%     53.15% |     1014529     21.23%     74.39% |     1223959     25.61%    100.00%
system.ruby.L1Cache_Controller.E.EstoreMEvent::total      4778388                      
system.ruby.L1Cache_Controller.E.allocTBE |    10743192     29.54%     29.54% |     6148785     16.91%     46.45% |     9393260     25.83%     72.28% |    10082086     27.72%    100.00%
system.ruby.L1Cache_Controller.E.allocTBE::total     36367323                      
system.ruby.L1Cache_Controller.E.externalloadEdatfrom_in |    13270799     30.25%     30.25% |     7551655     17.21%     47.46% |    11076965     25.25%     72.71% |    11971520     27.29%    100.00%
system.ruby.L1Cache_Controller.E.externalloadEdatfrom_in::total     43870939                      
system.ruby.L1Cache_Controller.E_evict.Progress |    10743192     29.54%     29.54% |     6148785     16.91%     46.45% |     9393260     25.83%     72.28% |    10082086     27.72%    100.00%
system.ruby.L1Cache_Controller.E_evict.Progress::total     36367323                      
system.ruby.L1Cache_Controller.E_evict.Stallmandatory_in |    29167561     29.19%     29.19% |    16894813     16.91%     46.09% |    25944379     25.96%     72.06% |    27925571     27.94%    100.00%
system.ruby.L1Cache_Controller.E_evict.Stallmandatory_in::total     99932324                      
system.ruby.L1Cache_Controller.EloadEEvent |  1121393231     47.06%     47.06% |   255008488     10.70%     57.76% |   466108286     19.56%     77.32% |   540374749     22.68%    100.00%
system.ruby.L1Cache_Controller.EloadEEvent::total   2382884754                      
system.ruby.L1Cache_Controller.EstoreMEvent |     1827991     38.26%     38.26% |      711909     14.90%     53.15% |     1014529     21.23%     74.39% |     1223959     25.61%    100.00%
system.ruby.L1Cache_Controller.EstoreMEvent::total      4778388                      
system.ruby.L1Cache_Controller.I.allocI_load |    17485028     28.53%     28.53% |    11897734     19.41%     47.94% |    15700997     25.62%     73.56% |    16208350     26.44%    100.00%
system.ruby.L1Cache_Controller.I.allocI_load::total     61292109                      
system.ruby.L1Cache_Controller.I.allocI_store |     2476819     30.01%     30.01% |     1675167     20.30%     50.31% |     1977383     23.96%     74.27% |     2123107     25.73%    100.00%
system.ruby.L1Cache_Controller.I.allocI_store::total      8252476                      
system.ruby.L1Cache_Controller.I.deallocrspfrom_in |    19800213     29.42%     29.42% |    12840495     19.08%     48.50% |    16955598     25.20%     73.70% |    17700948     26.30%    100.00%
system.ruby.L1Cache_Controller.I.deallocrspfrom_in::total     67297254                      
system.ruby.L1Cache_Controller.I.deallocsnpfrom_in |      160676      7.16%      7.16% |      731413     32.60%     39.77% |      721758     32.17%     71.94% |      629526     28.06%    100.00%
system.ruby.L1Cache_Controller.I.deallocsnpfrom_in::total      2243373                      
system.ruby.L1Cache_Controller.I_store.Progress |          86     11.50%     11.50% |         226     30.21%     41.71% |         391     52.27%     93.98% |          45      6.02%    100.00%
system.ruby.L1Cache_Controller.I_store.Progress::total          748                      
system.ruby.L1Cache_Controller.M.MloadMEvent |   204003469     40.37%     40.37% |    87347890     17.29%     57.66% |   108204336     21.41%     79.07% |   105755263     20.93%    100.00%
system.ruby.L1Cache_Controller.M.MloadMEvent::total    505310958                      
system.ruby.L1Cache_Controller.M.MstoreMEvent |   192257480     34.47%     34.47% |   111158591     19.93%     54.40% |   125944807     22.58%     76.98% |   128367866     23.02%    100.00%
system.ruby.L1Cache_Controller.M.MstoreMEvent::total    557728744                      
system.ruby.L1Cache_Controller.M.allocTBE |     4263737     33.23%     33.23% |     2337820     18.22%     51.45% |     2929260     22.83%     74.28% |     3299736     25.72%    100.00%
system.ruby.L1Cache_Controller.M.allocTBE::total     12830553                      
system.ruby.L1Cache_Controller.M.externalstoreMdatfrom_in |     3046021     32.93%     32.93% |     1847992     19.98%     52.91% |     2139170     23.13%     76.04% |     2215658     23.96%    100.00%
system.ruby.L1Cache_Controller.M.externalstoreMdatfrom_in::total      9248841                      
system.ruby.L1Cache_Controller.M.externalstoreMrspfrom_in |       28093     26.95%     26.95% |       35365     33.92%     60.87% |       20964     20.11%     80.98% |       19827     19.02%    100.00%
system.ruby.L1Cache_Controller.M.externalstoreMrspfrom_in::total       104249                      
system.ruby.L1Cache_Controller.M_evict.Progress |     4263737     33.23%     33.23% |     2337820     18.22%     51.45% |     2929260     22.83%     74.28% |     3299736     25.72%    100.00%
system.ruby.L1Cache_Controller.M_evict.Progress::total     12830553                      
system.ruby.L1Cache_Controller.M_evict.Stallmandatory_in |    11661211     33.10%     33.10% |     6438637     18.28%     51.38% |     8048774     22.85%     74.23% |     9077169     25.77%    100.00%
system.ruby.L1Cache_Controller.M_evict.Stallmandatory_in::total     35225791                      
system.ruby.L1Cache_Controller.M_evict_SnpUniqueFwd.Progress |           3     42.86%     42.86% |           1     14.29%     57.14% |           2     28.57%     85.71% |           1     14.29%    100.00%
system.ruby.L1Cache_Controller.M_evict_SnpUniqueFwd.Progress::total            7                      
system.ruby.L1Cache_Controller.M_evict_SnpUniqueFwd.Stallmandatory_in |          18     45.00%     45.00% |           5     12.50%     57.50% |          11     27.50%     85.00% |           6     15.00%    100.00%
system.ruby.L1Cache_Controller.M_evict_SnpUniqueFwd.Stallmandatory_in::total           40                      
system.ruby.L1Cache_Controller.MloadMEvent |   204003469     40.37%     40.37% |    87347890     17.29%     57.66% |   108204336     21.41%     79.07% |   105755263     20.93%    100.00%
system.ruby.L1Cache_Controller.MloadMEvent::total    505310958                      
system.ruby.L1Cache_Controller.MstoreMEvent |   192257480     34.47%     34.47% |   111158591     19.93%     54.40% |   125944807     22.58%     76.98% |   128367866     23.02%    100.00%
system.ruby.L1Cache_Controller.MstoreMEvent::total    557728744                      
system.ruby.L1Cache_Controller.O.OloadOEvent |     1529808     32.97%     32.97% |      760103     16.38%     49.35% |     1811719     39.04%     88.39% |      538724     11.61%    100.00%
system.ruby.L1Cache_Controller.O.OloadOEvent::total      4640354                      
system.ruby.L1Cache_Controller.O.allocTBE |      565505     63.17%     63.17% |      118553     13.24%     76.41% |      115318     12.88%     89.29% |       95870     10.71%    100.00%
system.ruby.L1Cache_Controller.O.allocTBE::total       895246                      
system.ruby.L1Cache_Controller.O.deallocTBE |     1620225     69.87%     69.87% |      250324     10.80%     80.67% |      244628     10.55%     91.22% |      203664      8.78%    100.00%
system.ruby.L1Cache_Controller.O.deallocTBE::total      2318841                      
system.ruby.L1Cache_Controller.O_evict.Progress |       29822     29.63%     29.63% |       20350     20.22%     49.85% |       25914     25.75%     75.59% |       24564     24.41%    100.00%
system.ruby.L1Cache_Controller.O_evict.Progress::total       100650                      
system.ruby.L1Cache_Controller.O_evict.Stallmandatory_in |       82613     30.10%     30.10% |       58692     21.38%     51.48% |       74428     27.12%     78.60% |       58728     21.40%    100.00%
system.ruby.L1Cache_Controller.O_evict.Stallmandatory_in::total       274461                      
system.ruby.L1Cache_Controller.O_evict_SnpCleanInvalid.Progress |           0      0.00%      0.00% |           1     33.33%     33.33% |           1     33.33%     66.67% |           1     33.33%    100.00%
system.ruby.L1Cache_Controller.O_evict_SnpCleanInvalid.Progress::total            3                      
system.ruby.L1Cache_Controller.O_evict_SnpCleanInvalid.Stallmandatory_in |           0      0.00%      0.00% |           9     34.62%     34.62% |           9     34.62%     69.23% |           8     30.77%    100.00%
system.ruby.L1Cache_Controller.O_evict_SnpCleanInvalid.Stallmandatory_in::total           26                      
system.ruby.L1Cache_Controller.O_store.Progress |      535690     67.41%     67.41% |       98208     12.36%     79.77% |       89413     11.25%     91.03% |       71313      8.97%    100.00%
system.ruby.L1Cache_Controller.O_store.Progress::total       794624                      
system.ruby.L1Cache_Controller.OloadOEvent |     1529808     32.97%     32.97% |      760103     16.38%     49.35% |     1811719     39.04%     88.39% |      538724     11.61%    100.00%
system.ruby.L1Cache_Controller.OloadOEvent::total      4640354                      
system.ruby.L1Cache_Controller.Progress  |    20397698     29.82%     29.82% |    13049021     19.08%     48.90% |    17138861     25.06%     73.96% |    17813475     26.04%    100.00%
system.ruby.L1Cache_Controller.Progress::total     68399055                      
system.ruby.L1Cache_Controller.S.SloadSEvent |   409784800     25.12%     25.12% |   417766946     25.61%     50.73% |   421450710     25.84%     76.56% |   382313428     23.44%    100.00%
system.ruby.L1Cache_Controller.S.SloadSEvent::total   1631315884                      
system.ruby.L1Cache_Controller.S.allocTBE |     4825074     26.36%     26.36% |     4443527     24.28%     50.63% |     4700511     25.68%     76.31% |     4335634     23.69%    100.00%
system.ruby.L1Cache_Controller.S.allocTBE::total     18304746                      
system.ruby.L1Cache_Controller.S.deallocTBE |      698065     25.70%     25.70% |      689338     25.38%     51.08% |      666135     24.52%     75.60% |      662699     24.40%    100.00%
system.ruby.L1Cache_Controller.S.deallocTBE::total      2716237                      
system.ruby.L1Cache_Controller.S.externalloadSdatfrom_in |     4214229     24.19%     24.19% |     4346079     24.95%     49.14% |     4624032     26.54%     75.68% |     4236830     24.32%    100.00%
system.ruby.L1Cache_Controller.S.externalloadSdatfrom_in::total     17421170                      
system.ruby.L1Cache_Controller.S_evict.Progress |     4763558     26.47%     26.47% |     4333644     24.08%     50.54% |     4607274     25.60%     76.14% |     4294658     23.86%    100.00%
system.ruby.L1Cache_Controller.S_evict.Progress::total     17999134                      
system.ruby.L1Cache_Controller.S_evict.Stallmandatory_in |    13045832     26.29%     26.29% |    12090829     24.36%     50.65% |    12705087     25.60%     76.25% |    11786619     23.75%    100.00%
system.ruby.L1Cache_Controller.S_evict.Stallmandatory_in::total     49628367                      
system.ruby.L1Cache_Controller.S_evict_x_I.Progress |           0      0.00%      0.00% |           3     33.33%     33.33% |           4     44.44%     77.78% |           2     22.22%    100.00%
system.ruby.L1Cache_Controller.S_evict_x_I.Progress::total            9                      
system.ruby.L1Cache_Controller.S_evict_x_I.Stallmandatory_in |           0      0.00%      0.00% |          45     31.91%     31.91% |          66     46.81%     78.72% |          30     21.28%    100.00%
system.ruby.L1Cache_Controller.S_evict_x_I.Stallmandatory_in::total          141                      
system.ruby.L1Cache_Controller.S_store.Progress |       61610     20.13%     20.13% |      109983     35.94%     56.08% |       93342     30.50%     86.58% |       41069     13.42%    100.00%
system.ruby.L1Cache_Controller.S_store.Progress::total       306004                      
system.ruby.L1Cache_Controller.SloadSEvent |   409784800     25.12%     25.12% |   417766946     25.61%     50.73% |   421450710     25.84%     76.56% |   382313428     23.44%    100.00%
system.ruby.L1Cache_Controller.SloadSEvent::total   1631315884                      
system.ruby.L1Cache_Controller.Stallmandatory_in |    53957235     29.16%     29.16% |    35483030     19.17%     48.33% |    46772754     25.27%     73.60% |    48848131     26.40%    100.00%
system.ruby.L1Cache_Controller.Stallmandatory_in::total    185061150                      
system.ruby.L1Cache_Controller.allocI_load |    17485028     28.53%     28.53% |    11897734     19.41%     47.94% |    15700997     25.62%     73.56% |    16208350     26.44%    100.00%
system.ruby.L1Cache_Controller.allocI_load::total     61292109                      
system.ruby.L1Cache_Controller.allocI_store |     2476819     30.01%     30.01% |     1675167     20.30%     50.31% |     1977383     23.96%     74.27% |     2123107     25.73%    100.00%
system.ruby.L1Cache_Controller.allocI_store::total      8252476                      
system.ruby.L1Cache_Controller.allocTBE  |    20397508     29.82%     29.82% |    13048685     19.08%     48.90% |    17138349     25.06%     73.96% |    17813326     26.04%    100.00%
system.ruby.L1Cache_Controller.allocTBE::total     68397868                      
system.ruby.L1Cache_Controller.deallocTBE |     2318290     46.04%     46.04% |      939662     18.66%     64.71% |      910763     18.09%     82.79% |      866363     17.21%    100.00%
system.ruby.L1Cache_Controller.deallocTBE::total      5035078                      
system.ruby.L1Cache_Controller.deallocrspfrom_in |    19800213     29.42%     29.42% |    12840495     19.08%     48.50% |    16955598     25.20%     73.70% |    17700948     26.30%    100.00%
system.ruby.L1Cache_Controller.deallocrspfrom_in::total     67297254                      
system.ruby.L1Cache_Controller.deallocsnpfrom_in |      160676      7.16%      7.16% |      731413     32.60%     39.77% |      721758     32.17%     71.94% |      629526     28.06%    100.00%
system.ruby.L1Cache_Controller.deallocsnpfrom_in::total      2243373                      
system.ruby.L1Cache_Controller.externalloadEdatfrom_in |    13270799     30.25%     30.25% |     7551655     17.21%     47.46% |    11076965     25.25%     72.71% |    11971520     27.29%    100.00%
system.ruby.L1Cache_Controller.externalloadEdatfrom_in::total     43870939                      
system.ruby.L1Cache_Controller.externalloadSdatfrom_in |     4214229     24.19%     24.19% |     4346079     24.95%     49.14% |     4624032     26.54%     75.68% |     4236830     24.32%    100.00%
system.ruby.L1Cache_Controller.externalloadSdatfrom_in::total     17421170                      
system.ruby.L1Cache_Controller.externalstoreMdatfrom_in |     3046021     32.93%     32.93% |     1847992     19.98%     52.91% |     2139170     23.13%     76.04% |     2215658     23.96%    100.00%
system.ruby.L1Cache_Controller.externalstoreMdatfrom_in::total      9248841                      
system.ruby.L1Cache_Controller.externalstoreMrspfrom_in |       28093     26.95%     26.95% |       35365     33.92%     60.87% |       20964     20.11%     80.98% |       19827     19.02%    100.00%
system.ruby.L1Cache_Controller.externalstoreMrspfrom_in::total       104249                      
system.ruby.LD.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.LD.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.LD.hit_latency_hist_seqr::samples    778091497                      
system.ruby.LD.hit_latency_hist_seqr     |   778091497    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.LD.hit_latency_hist_seqr::total    778091497                      
system.ruby.LD.latency_hist_seqr::bucket_size           32                      
system.ruby.LD.latency_hist_seqr::max_bucket          319                      
system.ruby.LD.latency_hist_seqr::samples    804570552                      
system.ruby.LD.latency_hist_seqr::mean       0.000000                      
system.ruby.LD.latency_hist_seqr::stdev      0.005817                      
system.ruby.LD.latency_hist_seqr         |   804570551    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.LD.latency_hist_seqr::total     804570552                      
system.ruby.LD.miss_latency_hist_seqr::bucket_size           32                      
system.ruby.LD.miss_latency_hist_seqr::max_bucket          319                      
system.ruby.LD.miss_latency_hist_seqr::samples     26479055                      
system.ruby.LD.miss_latency_hist_seqr::mean     0.000006                      
system.ruby.LD.miss_latency_hist_seqr::stdev     0.032065                      
system.ruby.LD.miss_latency_hist_seqr    |    26479054    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.LD.miss_latency_hist_seqr::total     26479055                      
system.ruby.Locked_RMW_Read.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.Locked_RMW_Read.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.Locked_RMW_Read.hit_latency_hist_seqr::samples      8122718                      
system.ruby.Locked_RMW_Read.hit_latency_hist_seqr |     8122718    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.Locked_RMW_Read.hit_latency_hist_seqr::total      8122718                      
system.ruby.Locked_RMW_Read.latency_hist_seqr::bucket_size            1                      
system.ruby.Locked_RMW_Read.latency_hist_seqr::max_bucket            9                      
system.ruby.Locked_RMW_Read.latency_hist_seqr::samples      8996717                      
system.ruby.Locked_RMW_Read.latency_hist_seqr |     8996717    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.Locked_RMW_Read.latency_hist_seqr::total      8996717                      
system.ruby.Locked_RMW_Read.miss_latency_hist_seqr::bucket_size            1                      
system.ruby.Locked_RMW_Read.miss_latency_hist_seqr::max_bucket            9                      
system.ruby.Locked_RMW_Read.miss_latency_hist_seqr::samples       873999                      
system.ruby.Locked_RMW_Read.miss_latency_hist_seqr |      873999    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.Locked_RMW_Read.miss_latency_hist_seqr::total       873999                      
system.ruby.Locked_RMW_Write.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.Locked_RMW_Write.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.Locked_RMW_Write.hit_latency_hist_seqr::samples      8996717                      
system.ruby.Locked_RMW_Write.hit_latency_hist_seqr |     8996717    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.Locked_RMW_Write.hit_latency_hist_seqr::total      8996717                      
system.ruby.Locked_RMW_Write.latency_hist_seqr::bucket_size            1                      
system.ruby.Locked_RMW_Write.latency_hist_seqr::max_bucket            9                      
system.ruby.Locked_RMW_Write.latency_hist_seqr::samples      8996717                      
system.ruby.Locked_RMW_Write.latency_hist_seqr |     8996717    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.Locked_RMW_Write.latency_hist_seqr::total      8996717                      
system.ruby.RMW_Read.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.RMW_Read.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.RMW_Read.hit_latency_hist_seqr::samples     24432461                      
system.ruby.RMW_Read.hit_latency_hist_seqr |    24432461    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.RMW_Read.hit_latency_hist_seqr::total     24432461                      
system.ruby.RMW_Read.latency_hist_seqr::bucket_size            1                      
system.ruby.RMW_Read.latency_hist_seqr::max_bucket            9                      
system.ruby.RMW_Read.latency_hist_seqr::samples     25454285                      
system.ruby.RMW_Read.latency_hist_seqr   |    25454285    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.RMW_Read.latency_hist_seqr::total     25454285                      
system.ruby.RMW_Read.miss_latency_hist_seqr::bucket_size            1                      
system.ruby.RMW_Read.miss_latency_hist_seqr::max_bucket            9                      
system.ruby.RMW_Read.miss_latency_hist_seqr::samples      1021824                      
system.ruby.RMW_Read.miss_latency_hist_seqr |     1021824    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.RMW_Read.miss_latency_hist_seqr::total      1021824                      
system.ruby.ST.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.ST.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.ST.hit_latency_hist_seqr::samples    520955236                      
system.ruby.ST.hit_latency_hist_seqr     |   520955236    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.ST.hit_latency_hist_seqr::total    520955236                      
system.ruby.ST.latency_hist_seqr::bucket_size            1                      
system.ruby.ST.latency_hist_seqr::max_bucket            9                      
system.ruby.ST.latency_hist_seqr::samples    528412503                      
system.ruby.ST.latency_hist_seqr         |   528412503    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.ST.latency_hist_seqr::total     528412503                      
system.ruby.ST.miss_latency_hist_seqr::bucket_size            1                      
system.ruby.ST.miss_latency_hist_seqr::max_bucket            9                      
system.ruby.ST.miss_latency_hist_seqr::samples      7457267                      
system.ruby.ST.miss_latency_hist_seqr    |     7457267    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.ST.miss_latency_hist_seqr::total      7457267                      
system.ruby.dir_cntrl0.datFrom.avg_buf_msgs     0.000623                       # Average number of messages in buffer
system.ruby.dir_cntrl0.datFrom.avg_stall_time  3002.224310                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl0.datTo.avg_buf_msgs     0.000018                       # Average number of messages in buffer
system.ruby.dir_cntrl0.datTo.avg_stall_time 13437.236138                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl0.reqTo.avg_buf_msgs     0.000210                       # Average number of messages in buffer
system.ruby.dir_cntrl0.reqTo.avg_stall_time  3980.145926                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl0.requestToMemory.avg_buf_msgs     0.000113                       # Average number of messages in buffer
system.ruby.dir_cntrl0.requestToMemory.avg_stall_time   500.000002                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl0.responseFromMemory.avg_buf_msgs     0.000199                       # Average number of messages in buffer
system.ruby.dir_cntrl0.responseFromMemory.avg_stall_time   500.000000                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl0.rspFrom.avg_buf_msgs     0.000585                       # Average number of messages in buffer
system.ruby.dir_cntrl0.rspFrom.avg_stall_time  2999.999637                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl0.rspTo.avg_buf_msgs     0.000117                       # Average number of messages in buffer
system.ruby.dir_cntrl0.rspTo.avg_stall_time  3979.707360                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl0.snpFrom.avg_buf_msgs     0.000065                       # Average number of messages in buffer
system.ruby.dir_cntrl0.snpFrom.avg_stall_time  2976.198176                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl1.datFrom.avg_buf_msgs     0.000571                       # Average number of messages in buffer
system.ruby.dir_cntrl1.datFrom.avg_stall_time  3002.093280                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl1.datTo.avg_buf_msgs     0.000019                       # Average number of messages in buffer
system.ruby.dir_cntrl1.datTo.avg_stall_time 14263.629178                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl1.reqTo.avg_buf_msgs     0.000189                       # Average number of messages in buffer
system.ruby.dir_cntrl1.reqTo.avg_stall_time  4105.214014                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl1.requestToMemory.avg_buf_msgs     0.000105                       # Average number of messages in buffer
system.ruby.dir_cntrl1.requestToMemory.avg_stall_time   500.000004                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl1.responseFromMemory.avg_buf_msgs     0.000184                       # Average number of messages in buffer
system.ruby.dir_cntrl1.responseFromMemory.avg_stall_time   499.999999                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl1.rspFrom.avg_buf_msgs     0.000538                       # Average number of messages in buffer
system.ruby.dir_cntrl1.rspFrom.avg_stall_time  2999.999451                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl1.rspTo.avg_buf_msgs     0.000102                       # Average number of messages in buffer
system.ruby.dir_cntrl1.rspTo.avg_stall_time  4104.618421                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl1.snpFrom.avg_buf_msgs     0.000047                       # Average number of messages in buffer
system.ruby.dir_cntrl1.snpFrom.avg_stall_time  2976.198166                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl2.datFrom.avg_buf_msgs     0.000543                       # Average number of messages in buffer
system.ruby.dir_cntrl2.datFrom.avg_stall_time  3002.149122                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl2.datTo.avg_buf_msgs     0.000018                       # Average number of messages in buffer
system.ruby.dir_cntrl2.datTo.avg_stall_time 14161.509169                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl2.reqTo.avg_buf_msgs     0.000179                       # Average number of messages in buffer
system.ruby.dir_cntrl2.reqTo.avg_stall_time  3896.276708                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl2.requestToMemory.avg_buf_msgs     0.000099                       # Average number of messages in buffer
system.ruby.dir_cntrl2.requestToMemory.avg_stall_time   500.000001                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl2.responseFromMemory.avg_buf_msgs     0.000173                       # Average number of messages in buffer
system.ruby.dir_cntrl2.responseFromMemory.avg_stall_time   499.999996                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl2.rspFrom.avg_buf_msgs     0.000506                       # Average number of messages in buffer
system.ruby.dir_cntrl2.rspFrom.avg_stall_time  2999.998967                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl2.rspTo.avg_buf_msgs     0.000096                       # Average number of messages in buffer
system.ruby.dir_cntrl2.rspTo.avg_stall_time  3895.601935                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl2.snpFrom.avg_buf_msgs     0.000044                       # Average number of messages in buffer
system.ruby.dir_cntrl2.snpFrom.avg_stall_time  2976.198124                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl3.datFrom.avg_buf_msgs     0.000563                       # Average number of messages in buffer
system.ruby.dir_cntrl3.datFrom.avg_stall_time  3002.356475                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl3.datTo.avg_buf_msgs     0.000018                       # Average number of messages in buffer
system.ruby.dir_cntrl3.datTo.avg_stall_time 14212.555396                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl3.reqTo.avg_buf_msgs     0.000188                       # Average number of messages in buffer
system.ruby.dir_cntrl3.reqTo.avg_stall_time  4021.270124                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl3.requestToMemory.avg_buf_msgs     0.000102                       # Average number of messages in buffer
system.ruby.dir_cntrl3.requestToMemory.avg_stall_time   499.999999                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl3.responseFromMemory.avg_buf_msgs     0.000180                       # Average number of messages in buffer
system.ruby.dir_cntrl3.responseFromMemory.avg_stall_time   499.999998                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl3.rspFrom.avg_buf_msgs     0.000527                       # Average number of messages in buffer
system.ruby.dir_cntrl3.rspFrom.avg_stall_time  2999.999173                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl3.rspTo.avg_buf_msgs     0.000099                       # Average number of messages in buffer
system.ruby.dir_cntrl3.rspTo.avg_stall_time  4020.401610                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl3.snpFrom.avg_buf_msgs     0.000043                       # Average number of messages in buffer
system.ruby.dir_cntrl3.snpFrom.avg_stall_time  2976.198173                       # Average number of cycles messages are stalled in this MB
system.ruby.dma_cntrl0.cache.demand_accesses            0                       # Number of cache demand accesses
system.ruby.dma_cntrl0.cache.demand_hits            0                       # Number of cache demand hits
system.ruby.dma_cntrl0.cache.demand_misses            0                       # Number of cache demand misses
system.ruby.dma_cntrl0.datFrom.avg_buf_msgs     0.000005                       # Average number of messages in buffer
system.ruby.dma_cntrl0.datFrom.avg_stall_time 145531.170917                       # Average number of cycles messages are stalled in this MB
system.ruby.dma_cntrl0.datTo.avg_buf_msgs     0.016919                       # Average number of messages in buffer
system.ruby.dma_cntrl0.datTo.avg_stall_time 20352.376598                       # Average number of cycles messages are stalled in this MB
system.ruby.dma_cntrl0.fully_busy_cycles       833851                       # cycles for which number of transistions == max transitions
system.ruby.dma_cntrl0.mandatoryQueue.avg_buf_msgs     0.000176                       # Average number of messages in buffer
system.ruby.dma_cntrl0.mandatoryQueue.avg_stall_time 23238.163380                       # Average number of cycles messages are stalled in this MB
system.ruby.dma_cntrl0.reqTo.avg_buf_msgs     0.000092                       # Average number of messages in buffer
system.ruby.dma_cntrl0.reqTo.avg_stall_time   490.231387                       # Average number of cycles messages are stalled in this MB
system.ruby.dma_cntrl0.rspFrom.avg_buf_msgs     0.000005                       # Average number of messages in buffer
system.ruby.dma_cntrl0.rspFrom.avg_stall_time 12432.805611                       # Average number of cycles messages are stalled in this MB
system.ruby.dma_cntrl0.rspTo.avg_buf_msgs     0.000005                       # Average number of messages in buffer
system.ruby.dma_cntrl0.rspTo.avg_stall_time   488.393367                       # Average number of cycles messages are stalled in this MB
system.ruby.dma_cntrl0.snpFrom.avg_buf_msgs     0.000000                       # Average number of messages in buffer
system.ruby.dma_cntrl0.snpFrom.avg_stall_time  7237.339229                       # Average number of cycles messages are stalled in this MB
system.ruby.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.hit_latency_hist_seqr::samples   5086659082                      
system.ruby.hit_latency_hist_seqr        |  5086659082    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.hit_latency_hist_seqr::total   5086659082                      
system.ruby.io_controller.cache.demand_accesses            0                       # Number of cache demand accesses
system.ruby.io_controller.cache.demand_hits            0                       # Number of cache demand hits
system.ruby.io_controller.cache.demand_misses            0                       # Number of cache demand misses
system.ruby.l1_cntrl0.cache.demand_accesses            0                       # Number of cache demand accesses
system.ruby.l1_cntrl0.cache.demand_hits             0                       # Number of cache demand hits
system.ruby.l1_cntrl0.cache.demand_misses            0                       # Number of cache demand misses
system.ruby.l1_cntrl0.datFrom.avg_buf_msgs     0.000108                       # Average number of messages in buffer
system.ruby.l1_cntrl0.datFrom.avg_stall_time 16504.445291                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl0.datTo.avg_buf_msgs     0.000035                       # Average number of messages in buffer
system.ruby.l1_cntrl0.datTo.avg_stall_time   500.010332                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl0.fully_busy_cycles         33183                       # cycles for which number of transistions == max transitions
system.ruby.l1_cntrl0.mandatoryQueue.avg_buf_msgs     0.013154                       # Average number of messages in buffer
system.ruby.l1_cntrl0.mandatoryQueue.avg_stall_time   714.523096                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl0.reqTo.avg_buf_msgs     0.000212                       # Average number of messages in buffer
system.ruby.l1_cntrl0.reqTo.avg_stall_time   500.000000                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl0.rspFrom.avg_buf_msgs     0.000104                       # Average number of messages in buffer
system.ruby.l1_cntrl0.rspFrom.avg_stall_time  5542.159071                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl0.rspTo.avg_buf_msgs     0.000121                       # Average number of messages in buffer
system.ruby.l1_cntrl0.rspTo.avg_stall_time   500.000000                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl0.snpFrom.avg_buf_msgs    26.163192                       # Average number of messages in buffer
system.ruby.l1_cntrl0.snpFrom.avg_stall_time  6357.105735                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl1.cache.demand_accesses            0                       # Number of cache demand accesses
system.ruby.l1_cntrl1.cache.demand_hits             0                       # Number of cache demand hits
system.ruby.l1_cntrl1.cache.demand_misses            0                       # Number of cache demand misses
system.ruby.l1_cntrl1.datFrom.avg_buf_msgs     0.000072                       # Average number of messages in buffer
system.ruby.l1_cntrl1.datFrom.avg_stall_time 17340.938517                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl1.datTo.avg_buf_msgs     0.000018                       # Average number of messages in buffer
system.ruby.l1_cntrl1.datTo.avg_stall_time   496.035692                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl1.fully_busy_cycles         12718                       # cycles for which number of transistions == max transitions
system.ruby.l1_cntrl1.mandatoryQueue.avg_buf_msgs     0.006563                       # Average number of messages in buffer
system.ruby.l1_cntrl1.mandatoryQueue.avg_stall_time   638.028287                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl1.reqTo.avg_buf_msgs     0.000140                       # Average number of messages in buffer
system.ruby.l1_cntrl1.reqTo.avg_stall_time   496.033034                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl1.rspFrom.avg_buf_msgs     0.000068                       # Average number of messages in buffer
system.ruby.l1_cntrl1.rspFrom.avg_stall_time  6448.555482                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl1.rspTo.avg_buf_msgs     0.000081                       # Average number of messages in buffer
system.ruby.l1_cntrl1.rspTo.avg_stall_time   496.033034                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl1.snpFrom.avg_buf_msgs    12.481326                       # Average number of messages in buffer
system.ruby.l1_cntrl1.snpFrom.avg_stall_time  7302.328001                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl2.cache.demand_accesses            0                       # Number of cache demand accesses
system.ruby.l1_cntrl2.cache.demand_hits             0                       # Number of cache demand hits
system.ruby.l1_cntrl2.cache.demand_misses            0                       # Number of cache demand misses
system.ruby.l1_cntrl2.datFrom.avg_buf_msgs     0.000094                       # Average number of messages in buffer
system.ruby.l1_cntrl2.datFrom.avg_stall_time 15401.344575                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl2.datTo.avg_buf_msgs     0.000022                       # Average number of messages in buffer
system.ruby.l1_cntrl2.datTo.avg_stall_time   495.819433                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl2.fully_busy_cycles         19497                       # cycles for which number of transistions == max transitions
system.ruby.l1_cntrl2.mandatoryQueue.avg_buf_msgs     0.008519                       # Average number of messages in buffer
system.ruby.l1_cntrl2.mandatoryQueue.avg_stall_time   683.734337                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl2.reqTo.avg_buf_msgs     0.000183                       # Average number of messages in buffer
system.ruby.l1_cntrl2.reqTo.avg_stall_time   495.792857                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl2.rspFrom.avg_buf_msgs     0.000089                       # Average number of messages in buffer
system.ruby.l1_cntrl2.rspFrom.avg_stall_time  6445.315508                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl2.rspTo.avg_buf_msgs     0.000102                       # Average number of messages in buffer
system.ruby.l1_cntrl2.rspTo.avg_stall_time   495.792857                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl2.snpFrom.avg_buf_msgs    10.897645                       # Average number of messages in buffer
system.ruby.l1_cntrl2.snpFrom.avg_stall_time  6097.725289                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl3.cache.demand_accesses            0                       # Number of cache demand accesses
system.ruby.l1_cntrl3.cache.demand_hits             0                       # Number of cache demand hits
system.ruby.l1_cntrl3.cache.demand_misses            0                       # Number of cache demand misses
system.ruby.l1_cntrl3.datFrom.avg_buf_msgs     0.000097                       # Average number of messages in buffer
system.ruby.l1_cntrl3.datFrom.avg_stall_time 16356.815006                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl3.datTo.avg_buf_msgs     0.000023                       # Average number of messages in buffer
system.ruby.l1_cntrl3.datTo.avg_stall_time   495.563062                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl3.fully_busy_cycles         18912                       # cycles for which number of transistions == max transitions
system.ruby.l1_cntrl3.mandatoryQueue.avg_buf_msgs     0.008812                       # Average number of messages in buffer
system.ruby.l1_cntrl3.mandatoryQueue.avg_stall_time   691.254632                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl3.reqTo.avg_buf_msgs     0.000190                       # Average number of messages in buffer
system.ruby.l1_cntrl3.reqTo.avg_stall_time   495.552984                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl3.rspFrom.avg_buf_msgs     0.000093                       # Average number of messages in buffer
system.ruby.l1_cntrl3.rspFrom.avg_stall_time  7404.698910                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl3.rspTo.avg_buf_msgs     0.000105                       # Average number of messages in buffer
system.ruby.l1_cntrl3.rspTo.avg_stall_time   495.552983                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl3.snpFrom.avg_buf_msgs    13.489405                       # Average number of messages in buffer
system.ruby.l1_cntrl3.snpFrom.avg_stall_time  7077.677598                       # Average number of cycles messages are stalled in this MB
system.ruby.latency_hist_seqr::bucket_size           32                      
system.ruby.latency_hist_seqr::max_bucket          319                      
system.ruby.latency_hist_seqr::samples     5157304281                      
system.ruby.latency_hist_seqr::mean          0.000000                      
system.ruby.latency_hist_seqr::stdev         0.002298                      
system.ruby.latency_hist_seqr            |  5157304280    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.latency_hist_seqr::total       5157304281                      
system.ruby.miss_latency_hist_seqr::bucket_size           32                      
system.ruby.miss_latency_hist_seqr::max_bucket          319                      
system.ruby.miss_latency_hist_seqr::samples     70645199                      
system.ruby.miss_latency_hist_seqr::mean     0.000002                      
system.ruby.miss_latency_hist_seqr::stdev     0.019631                      
system.ruby.miss_latency_hist_seqr       |    70645198    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.miss_latency_hist_seqr::total     70645199                      
system.ruby.network.average_flit_latency    38.202082                      
system.ruby.network.average_flit_network_latency    11.778751                      
system.ruby.network.average_flit_queueing_latency    26.423331                      
system.ruby.network.average_flit_vnet_latency |   16.440941                       |    5.024165                       |    5.153707                       |    5.002582                       |         nan                       |         nan                       |         nan                       |         nan                      
system.ruby.network.average_flit_vqueue_latency |   43.029436                       |    3.323171                       |    6.000001                       |    1.111498                       |         nan                       |         nan                       |         nan                       |         nan                      
system.ruby.network.average_hops             1.009485                      
system.ruby.network.average_packet_latency    21.326092                      
system.ruby.network.average_packet_network_latency     9.837813                      
system.ruby.network.average_packet_queueing_latency    11.488279                      
system.ruby.network.average_packet_vnet_latency |   26.457276                       |    5.024165                       |    5.153707                       |    5.002582                       |         nan                       |         nan                       |         nan                       |         nan                      
system.ruby.network.average_packet_vqueue_latency |   43.029436                       |    3.323171                       |    6.000001                       |    1.111498                       |         nan                       |         nan                       |         nan                       |         nan                      
system.ruby.network.avg_link_utilization     0.011412                      
system.ruby.network.avg_vc_load          |    0.005022     44.01%     44.01% |    0.000615      5.39%     49.39% |    0.000571      5.00%     54.39% |    0.000567      4.97%     59.36% |    0.001726     15.12%     74.49% |    0.000203      1.78%     76.27% |    0.000195      1.71%     77.97% |    0.000194      1.70%     79.67% |    0.000085      0.74%     80.41% |    0.000011      0.10%     80.51% |    0.000010      0.08%     80.60% |    0.000010      0.08%     80.68% |    0.001638     14.35%     95.03% |    0.000199      1.74%     96.77% |    0.000184      1.62%     98.39% |    0.000184      1.61%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.network.avg_vc_load::total       0.011412                      
system.ruby.network.ext_in_link_utilization    720877909                      
system.ruby.network.ext_out_link_utilization    720877909                      
system.ruby.network.flit_network_latency |  7014997121                       |   738762436                       |    38002063                       |   699279802                       |           0                       |           0                       |           0                       |           0                      
system.ruby.network.flit_queueing_latency | 18359738495                       |   488645214                       |    44242409                       |   155369354                       |           0                       |           0                       |           0                       |           0                      
system.ruby.network.flits_injected       |   426678575     59.19%     59.19% |   147041834     20.40%     79.59% |     7373734      1.02%     80.61% |   139783766     19.39%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.network.flits_injected::total    720877909                      
system.ruby.network.flits_received       |   426678575     59.19%     59.19% |   147041834     20.40%     79.59% |     7373734      1.02%     80.61% |   139783766     19.39%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.network.flits_received::total    720877909                      
system.ruby.network.int_link_utilization    727715437                      
system.ruby.network.packet_network_latency |  2257750524                       |   738762436                       |    38002063                       |   699279802                       |           0                       |           0                       |           0                       |           0                      
system.ruby.network.packet_queueing_latency |  3671947699                       |   488645214                       |    44242409                       |   155369354                       |           0                       |           0                       |           0                       |           0                      
system.ruby.network.packets_injected     |    85335715     22.48%     22.48% |   147041834     38.74%     61.23% |     7373734      1.94%     63.17% |   139783766     36.83%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.network.packets_injected::total    379535049                      
system.ruby.network.packets_received     |    85335715     22.48%     22.48% |   147041834     38.74%     61.23% |     7373734      1.94%     63.17% |   139783766     36.83%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.network.packets_received::total    379535049                      
system.ruby.network.routers0.buffer_reads    402483283                      
system.ruby.network.routers0.buffer_writes    402483283                      
system.ruby.network.routers0.crossbar_activity    402483283                      
system.ruby.network.routers0.sw_input_arbiter_activity    404948423                      
system.ruby.network.routers0.sw_output_arbiter_activity    402483283                      
system.ruby.network.routers1.buffer_reads    338480589                      
system.ruby.network.routers1.buffer_writes    338480589                      
system.ruby.network.routers1.crossbar_activity    338480589                      
system.ruby.network.routers1.sw_input_arbiter_activity    339055828                      
system.ruby.network.routers1.sw_output_arbiter_activity    338480589                      
system.ruby.network.routers2.buffer_reads    355636635                      
system.ruby.network.routers2.buffer_writes    355636635                      
system.ruby.network.routers2.crossbar_activity    355636635                      
system.ruby.network.routers2.sw_input_arbiter_activity    356459273                      
system.ruby.network.routers2.sw_output_arbiter_activity    355636635                      
system.ruby.network.routers3.buffer_reads    351992839                      
system.ruby.network.routers3.buffer_writes    351992839                      
system.ruby.network.routers3.crossbar_activity    351992839                      
system.ruby.network.routers3.sw_input_arbiter_activity    352528774                      
system.ruby.network.routers3.sw_output_arbiter_activity    351992839                      
system.ruby.outstanding_req_hist_seqr::bucket_size            1                      
system.ruby.outstanding_req_hist_seqr::max_bucket            9                      
system.ruby.outstanding_req_hist_seqr::samples   5157304281                      
system.ruby.outstanding_req_hist_seqr::mean     1.000131                      
system.ruby.outstanding_req_hist_seqr::gmean     1.000091                      
system.ruby.outstanding_req_hist_seqr::stdev     0.011434                      
system.ruby.outstanding_req_hist_seqr    |           0      0.00%      0.00% |  5156629956     99.99%     99.99% |      674325      0.01%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.outstanding_req_hist_seqr::total   5157304281                      
system.switch_cpus0.committedInsts                  0                       # Number of instructions committed
system.switch_cpus0.committedOps                    0                       # Number of ops (including micro ops) committed
system.switch_cpus0.dtb.rdAccesses                  0                       # TLB accesses on read requests
system.switch_cpus0.dtb.rdMisses                    0                       # TLB misses on read requests
system.switch_cpus0.dtb.wrAccesses                  0                       # TLB accesses on write requests
system.switch_cpus0.dtb.wrMisses                    0                       # TLB misses on write requests
system.switch_cpus0.idle_fraction                   1                       # Percentage of idle cycles
system.switch_cpus0.itb.rdAccesses                  0                       # TLB accesses on read requests
system.switch_cpus0.itb.rdMisses                    0                       # TLB misses on read requests
system.switch_cpus0.itb.wrAccesses                  0                       # TLB accesses on write requests
system.switch_cpus0.itb.wrMisses                    0                       # TLB misses on write requests
system.switch_cpus0.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus0.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus0.not_idle_fraction               0                       # Percentage of non-idle cycles
system.switch_cpus0.numCycles                       0                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.num_busy_cycles                 0                       # Number of busy cycles
system.switch_cpus0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.switch_cpus0.num_fp_alu_accesses             0                       # Number of float alu accesses
system.switch_cpus0.num_fp_insts                    0                       # number of float instructions
system.switch_cpus0.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus0.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus0.num_func_calls                  0                       # number of times a function call or return occured
system.switch_cpus0.num_idle_cycles                 0                       # Number of idle cycles
system.switch_cpus0.num_int_alu_accesses            0                       # Number of integer alu accesses
system.switch_cpus0.num_int_insts                   0                       # number of integer instructions
system.switch_cpus0.num_int_register_reads            0                       # number of times the integer registers were read
system.switch_cpus0.num_int_register_writes            0                       # number of times the integer registers were written
system.switch_cpus0.num_load_insts                  0                       # Number of load instructions
system.switch_cpus0.num_mem_refs                    0                       # number of memory refs
system.switch_cpus0.num_store_insts                 0                       # Number of store instructions
system.switch_cpus0.num_vec_alu_accesses            0                       # Number of vector alu accesses
system.switch_cpus0.num_vec_insts                   0                       # number of vector instructions
system.switch_cpus0.num_vec_register_reads            0                       # number of times the vector registers were read
system.switch_cpus0.num_vec_register_writes            0                       # number of times the vector registers were written
system.switch_cpus0.op_class::No_OpClass            0                       # Class of executed instruction
system.switch_cpus0.op_class::IntAlu                0                       # Class of executed instruction
system.switch_cpus0.op_class::IntMult               0                       # Class of executed instruction
system.switch_cpus0.op_class::IntDiv                0                       # Class of executed instruction
system.switch_cpus0.op_class::FloatAdd              0                       # Class of executed instruction
system.switch_cpus0.op_class::FloatCmp              0                       # Class of executed instruction
system.switch_cpus0.op_class::FloatCvt              0                       # Class of executed instruction
system.switch_cpus0.op_class::FloatMult             0                       # Class of executed instruction
system.switch_cpus0.op_class::FloatMultAcc            0                       # Class of executed instruction
system.switch_cpus0.op_class::FloatDiv              0                       # Class of executed instruction
system.switch_cpus0.op_class::FloatMisc             0                       # Class of executed instruction
system.switch_cpus0.op_class::FloatSqrt             0                       # Class of executed instruction
system.switch_cpus0.op_class::SimdAdd               0                       # Class of executed instruction
system.switch_cpus0.op_class::SimdAddAcc            0                       # Class of executed instruction
system.switch_cpus0.op_class::SimdAlu               0                       # Class of executed instruction
system.switch_cpus0.op_class::SimdCmp               0                       # Class of executed instruction
system.switch_cpus0.op_class::SimdCvt               0                       # Class of executed instruction
system.switch_cpus0.op_class::SimdMisc              0                       # Class of executed instruction
system.switch_cpus0.op_class::SimdMult              0                       # Class of executed instruction
system.switch_cpus0.op_class::SimdMultAcc            0                       # Class of executed instruction
system.switch_cpus0.op_class::SimdShift             0                       # Class of executed instruction
system.switch_cpus0.op_class::SimdShiftAcc            0                       # Class of executed instruction
system.switch_cpus0.op_class::SimdDiv               0                       # Class of executed instruction
system.switch_cpus0.op_class::SimdSqrt              0                       # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatAdd            0                       # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatAlu            0                       # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatCmp            0                       # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatCvt            0                       # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatDiv            0                       # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMisc            0                       # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMult            0                       # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMultAcc            0                       # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatSqrt            0                       # Class of executed instruction
system.switch_cpus0.op_class::SimdReduceAdd            0                       # Class of executed instruction
system.switch_cpus0.op_class::SimdReduceAlu            0                       # Class of executed instruction
system.switch_cpus0.op_class::SimdReduceCmp            0                       # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatReduceAdd            0                       # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatReduceCmp            0                       # Class of executed instruction
system.switch_cpus0.op_class::SimdAes               0                       # Class of executed instruction
system.switch_cpus0.op_class::SimdAesMix            0                       # Class of executed instruction
system.switch_cpus0.op_class::SimdSha1Hash            0                       # Class of executed instruction
system.switch_cpus0.op_class::SimdSha1Hash2            0                       # Class of executed instruction
system.switch_cpus0.op_class::SimdSha256Hash            0                       # Class of executed instruction
system.switch_cpus0.op_class::SimdSha256Hash2            0                       # Class of executed instruction
system.switch_cpus0.op_class::SimdShaSigma2            0                       # Class of executed instruction
system.switch_cpus0.op_class::SimdShaSigma3            0                       # Class of executed instruction
system.switch_cpus0.op_class::SimdPredAlu            0                       # Class of executed instruction
system.switch_cpus0.op_class::MemRead               0                       # Class of executed instruction
system.switch_cpus0.op_class::MemWrite              0                       # Class of executed instruction
system.switch_cpus0.op_class::FloatMemRead            0                       # Class of executed instruction
system.switch_cpus0.op_class::FloatMemWrite            0                       # Class of executed instruction
system.switch_cpus0.op_class::IprAccess             0                       # Class of executed instruction
system.switch_cpus0.op_class::InstPrefetch            0                       # Class of executed instruction
system.switch_cpus0.op_class::total                 0                       # Class of executed instruction
system.switch_cpus1.committedInsts                  0                       # Number of instructions committed
system.switch_cpus1.committedOps                    0                       # Number of ops (including micro ops) committed
system.switch_cpus1.dtb.rdAccesses                  0                       # TLB accesses on read requests
system.switch_cpus1.dtb.rdMisses                    0                       # TLB misses on read requests
system.switch_cpus1.dtb.wrAccesses                  0                       # TLB accesses on write requests
system.switch_cpus1.dtb.wrMisses                    0                       # TLB misses on write requests
system.switch_cpus1.idle_fraction                   1                       # Percentage of idle cycles
system.switch_cpus1.itb.rdAccesses                  0                       # TLB accesses on read requests
system.switch_cpus1.itb.rdMisses                    0                       # TLB misses on read requests
system.switch_cpus1.itb.wrAccesses                  0                       # TLB accesses on write requests
system.switch_cpus1.itb.wrMisses                    0                       # TLB misses on write requests
system.switch_cpus1.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus1.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus1.not_idle_fraction               0                       # Percentage of non-idle cycles
system.switch_cpus1.numCycles                       0                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.num_busy_cycles                 0                       # Number of busy cycles
system.switch_cpus1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.switch_cpus1.num_fp_alu_accesses             0                       # Number of float alu accesses
system.switch_cpus1.num_fp_insts                    0                       # number of float instructions
system.switch_cpus1.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus1.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus1.num_func_calls                  0                       # number of times a function call or return occured
system.switch_cpus1.num_idle_cycles                 0                       # Number of idle cycles
system.switch_cpus1.num_int_alu_accesses            0                       # Number of integer alu accesses
system.switch_cpus1.num_int_insts                   0                       # number of integer instructions
system.switch_cpus1.num_int_register_reads            0                       # number of times the integer registers were read
system.switch_cpus1.num_int_register_writes            0                       # number of times the integer registers were written
system.switch_cpus1.num_load_insts                  0                       # Number of load instructions
system.switch_cpus1.num_mem_refs                    0                       # number of memory refs
system.switch_cpus1.num_store_insts                 0                       # Number of store instructions
system.switch_cpus1.num_vec_alu_accesses            0                       # Number of vector alu accesses
system.switch_cpus1.num_vec_insts                   0                       # number of vector instructions
system.switch_cpus1.num_vec_register_reads            0                       # number of times the vector registers were read
system.switch_cpus1.num_vec_register_writes            0                       # number of times the vector registers were written
system.switch_cpus1.op_class::No_OpClass            0                       # Class of executed instruction
system.switch_cpus1.op_class::IntAlu                0                       # Class of executed instruction
system.switch_cpus1.op_class::IntMult               0                       # Class of executed instruction
system.switch_cpus1.op_class::IntDiv                0                       # Class of executed instruction
system.switch_cpus1.op_class::FloatAdd              0                       # Class of executed instruction
system.switch_cpus1.op_class::FloatCmp              0                       # Class of executed instruction
system.switch_cpus1.op_class::FloatCvt              0                       # Class of executed instruction
system.switch_cpus1.op_class::FloatMult             0                       # Class of executed instruction
system.switch_cpus1.op_class::FloatMultAcc            0                       # Class of executed instruction
system.switch_cpus1.op_class::FloatDiv              0                       # Class of executed instruction
system.switch_cpus1.op_class::FloatMisc             0                       # Class of executed instruction
system.switch_cpus1.op_class::FloatSqrt             0                       # Class of executed instruction
system.switch_cpus1.op_class::SimdAdd               0                       # Class of executed instruction
system.switch_cpus1.op_class::SimdAddAcc            0                       # Class of executed instruction
system.switch_cpus1.op_class::SimdAlu               0                       # Class of executed instruction
system.switch_cpus1.op_class::SimdCmp               0                       # Class of executed instruction
system.switch_cpus1.op_class::SimdCvt               0                       # Class of executed instruction
system.switch_cpus1.op_class::SimdMisc              0                       # Class of executed instruction
system.switch_cpus1.op_class::SimdMult              0                       # Class of executed instruction
system.switch_cpus1.op_class::SimdMultAcc            0                       # Class of executed instruction
system.switch_cpus1.op_class::SimdShift             0                       # Class of executed instruction
system.switch_cpus1.op_class::SimdShiftAcc            0                       # Class of executed instruction
system.switch_cpus1.op_class::SimdDiv               0                       # Class of executed instruction
system.switch_cpus1.op_class::SimdSqrt              0                       # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatAdd            0                       # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatAlu            0                       # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatCmp            0                       # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatCvt            0                       # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatDiv            0                       # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMisc            0                       # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMult            0                       # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMultAcc            0                       # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatSqrt            0                       # Class of executed instruction
system.switch_cpus1.op_class::SimdReduceAdd            0                       # Class of executed instruction
system.switch_cpus1.op_class::SimdReduceAlu            0                       # Class of executed instruction
system.switch_cpus1.op_class::SimdReduceCmp            0                       # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatReduceAdd            0                       # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatReduceCmp            0                       # Class of executed instruction
system.switch_cpus1.op_class::SimdAes               0                       # Class of executed instruction
system.switch_cpus1.op_class::SimdAesMix            0                       # Class of executed instruction
system.switch_cpus1.op_class::SimdSha1Hash            0                       # Class of executed instruction
system.switch_cpus1.op_class::SimdSha1Hash2            0                       # Class of executed instruction
system.switch_cpus1.op_class::SimdSha256Hash            0                       # Class of executed instruction
system.switch_cpus1.op_class::SimdSha256Hash2            0                       # Class of executed instruction
system.switch_cpus1.op_class::SimdShaSigma2            0                       # Class of executed instruction
system.switch_cpus1.op_class::SimdShaSigma3            0                       # Class of executed instruction
system.switch_cpus1.op_class::SimdPredAlu            0                       # Class of executed instruction
system.switch_cpus1.op_class::MemRead               0                       # Class of executed instruction
system.switch_cpus1.op_class::MemWrite              0                       # Class of executed instruction
system.switch_cpus1.op_class::FloatMemRead            0                       # Class of executed instruction
system.switch_cpus1.op_class::FloatMemWrite            0                       # Class of executed instruction
system.switch_cpus1.op_class::IprAccess             0                       # Class of executed instruction
system.switch_cpus1.op_class::InstPrefetch            0                       # Class of executed instruction
system.switch_cpus1.op_class::total                 0                       # Class of executed instruction
system.switch_cpus2.committedInsts                  0                       # Number of instructions committed
system.switch_cpus2.committedOps                    0                       # Number of ops (including micro ops) committed
system.switch_cpus2.dtb.rdAccesses                  0                       # TLB accesses on read requests
system.switch_cpus2.dtb.rdMisses                    0                       # TLB misses on read requests
system.switch_cpus2.dtb.wrAccesses                  0                       # TLB accesses on write requests
system.switch_cpus2.dtb.wrMisses                    0                       # TLB misses on write requests
system.switch_cpus2.idle_fraction                   1                       # Percentage of idle cycles
system.switch_cpus2.itb.rdAccesses                  0                       # TLB accesses on read requests
system.switch_cpus2.itb.rdMisses                    0                       # TLB misses on read requests
system.switch_cpus2.itb.wrAccesses                  0                       # TLB accesses on write requests
system.switch_cpus2.itb.wrMisses                    0                       # TLB misses on write requests
system.switch_cpus2.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus2.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus2.not_idle_fraction               0                       # Percentage of non-idle cycles
system.switch_cpus2.numCycles                       0                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.num_busy_cycles                 0                       # Number of busy cycles
system.switch_cpus2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.switch_cpus2.num_fp_alu_accesses             0                       # Number of float alu accesses
system.switch_cpus2.num_fp_insts                    0                       # number of float instructions
system.switch_cpus2.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus2.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus2.num_func_calls                  0                       # number of times a function call or return occured
system.switch_cpus2.num_idle_cycles                 0                       # Number of idle cycles
system.switch_cpus2.num_int_alu_accesses            0                       # Number of integer alu accesses
system.switch_cpus2.num_int_insts                   0                       # number of integer instructions
system.switch_cpus2.num_int_register_reads            0                       # number of times the integer registers were read
system.switch_cpus2.num_int_register_writes            0                       # number of times the integer registers were written
system.switch_cpus2.num_load_insts                  0                       # Number of load instructions
system.switch_cpus2.num_mem_refs                    0                       # number of memory refs
system.switch_cpus2.num_store_insts                 0                       # Number of store instructions
system.switch_cpus2.num_vec_alu_accesses            0                       # Number of vector alu accesses
system.switch_cpus2.num_vec_insts                   0                       # number of vector instructions
system.switch_cpus2.num_vec_register_reads            0                       # number of times the vector registers were read
system.switch_cpus2.num_vec_register_writes            0                       # number of times the vector registers were written
system.switch_cpus2.op_class::No_OpClass            0                       # Class of executed instruction
system.switch_cpus2.op_class::IntAlu                0                       # Class of executed instruction
system.switch_cpus2.op_class::IntMult               0                       # Class of executed instruction
system.switch_cpus2.op_class::IntDiv                0                       # Class of executed instruction
system.switch_cpus2.op_class::FloatAdd              0                       # Class of executed instruction
system.switch_cpus2.op_class::FloatCmp              0                       # Class of executed instruction
system.switch_cpus2.op_class::FloatCvt              0                       # Class of executed instruction
system.switch_cpus2.op_class::FloatMult             0                       # Class of executed instruction
system.switch_cpus2.op_class::FloatMultAcc            0                       # Class of executed instruction
system.switch_cpus2.op_class::FloatDiv              0                       # Class of executed instruction
system.switch_cpus2.op_class::FloatMisc             0                       # Class of executed instruction
system.switch_cpus2.op_class::FloatSqrt             0                       # Class of executed instruction
system.switch_cpus2.op_class::SimdAdd               0                       # Class of executed instruction
system.switch_cpus2.op_class::SimdAddAcc            0                       # Class of executed instruction
system.switch_cpus2.op_class::SimdAlu               0                       # Class of executed instruction
system.switch_cpus2.op_class::SimdCmp               0                       # Class of executed instruction
system.switch_cpus2.op_class::SimdCvt               0                       # Class of executed instruction
system.switch_cpus2.op_class::SimdMisc              0                       # Class of executed instruction
system.switch_cpus2.op_class::SimdMult              0                       # Class of executed instruction
system.switch_cpus2.op_class::SimdMultAcc            0                       # Class of executed instruction
system.switch_cpus2.op_class::SimdShift             0                       # Class of executed instruction
system.switch_cpus2.op_class::SimdShiftAcc            0                       # Class of executed instruction
system.switch_cpus2.op_class::SimdDiv               0                       # Class of executed instruction
system.switch_cpus2.op_class::SimdSqrt              0                       # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatAdd            0                       # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatAlu            0                       # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatCmp            0                       # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatCvt            0                       # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatDiv            0                       # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatMisc            0                       # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatMult            0                       # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatMultAcc            0                       # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatSqrt            0                       # Class of executed instruction
system.switch_cpus2.op_class::SimdReduceAdd            0                       # Class of executed instruction
system.switch_cpus2.op_class::SimdReduceAlu            0                       # Class of executed instruction
system.switch_cpus2.op_class::SimdReduceCmp            0                       # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatReduceAdd            0                       # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatReduceCmp            0                       # Class of executed instruction
system.switch_cpus2.op_class::SimdAes               0                       # Class of executed instruction
system.switch_cpus2.op_class::SimdAesMix            0                       # Class of executed instruction
system.switch_cpus2.op_class::SimdSha1Hash            0                       # Class of executed instruction
system.switch_cpus2.op_class::SimdSha1Hash2            0                       # Class of executed instruction
system.switch_cpus2.op_class::SimdSha256Hash            0                       # Class of executed instruction
system.switch_cpus2.op_class::SimdSha256Hash2            0                       # Class of executed instruction
system.switch_cpus2.op_class::SimdShaSigma2            0                       # Class of executed instruction
system.switch_cpus2.op_class::SimdShaSigma3            0                       # Class of executed instruction
system.switch_cpus2.op_class::SimdPredAlu            0                       # Class of executed instruction
system.switch_cpus2.op_class::MemRead               0                       # Class of executed instruction
system.switch_cpus2.op_class::MemWrite              0                       # Class of executed instruction
system.switch_cpus2.op_class::FloatMemRead            0                       # Class of executed instruction
system.switch_cpus2.op_class::FloatMemWrite            0                       # Class of executed instruction
system.switch_cpus2.op_class::IprAccess             0                       # Class of executed instruction
system.switch_cpus2.op_class::InstPrefetch            0                       # Class of executed instruction
system.switch_cpus2.op_class::total                 0                       # Class of executed instruction
system.switch_cpus3.committedInsts                  0                       # Number of instructions committed
system.switch_cpus3.committedOps                    0                       # Number of ops (including micro ops) committed
system.switch_cpus3.dtb.rdAccesses                  0                       # TLB accesses on read requests
system.switch_cpus3.dtb.rdMisses                    0                       # TLB misses on read requests
system.switch_cpus3.dtb.wrAccesses                  0                       # TLB accesses on write requests
system.switch_cpus3.dtb.wrMisses                    0                       # TLB misses on write requests
system.switch_cpus3.idle_fraction                   1                       # Percentage of idle cycles
system.switch_cpus3.itb.rdAccesses                  0                       # TLB accesses on read requests
system.switch_cpus3.itb.rdMisses                    0                       # TLB misses on read requests
system.switch_cpus3.itb.wrAccesses                  0                       # TLB accesses on write requests
system.switch_cpus3.itb.wrMisses                    0                       # TLB misses on write requests
system.switch_cpus3.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus3.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus3.not_idle_fraction               0                       # Percentage of non-idle cycles
system.switch_cpus3.numCycles                       0                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.num_busy_cycles                 0                       # Number of busy cycles
system.switch_cpus3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.switch_cpus3.num_fp_alu_accesses             0                       # Number of float alu accesses
system.switch_cpus3.num_fp_insts                    0                       # number of float instructions
system.switch_cpus3.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus3.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus3.num_func_calls                  0                       # number of times a function call or return occured
system.switch_cpus3.num_idle_cycles                 0                       # Number of idle cycles
system.switch_cpus3.num_int_alu_accesses            0                       # Number of integer alu accesses
system.switch_cpus3.num_int_insts                   0                       # number of integer instructions
system.switch_cpus3.num_int_register_reads            0                       # number of times the integer registers were read
system.switch_cpus3.num_int_register_writes            0                       # number of times the integer registers were written
system.switch_cpus3.num_load_insts                  0                       # Number of load instructions
system.switch_cpus3.num_mem_refs                    0                       # number of memory refs
system.switch_cpus3.num_store_insts                 0                       # Number of store instructions
system.switch_cpus3.num_vec_alu_accesses            0                       # Number of vector alu accesses
system.switch_cpus3.num_vec_insts                   0                       # number of vector instructions
system.switch_cpus3.num_vec_register_reads            0                       # number of times the vector registers were read
system.switch_cpus3.num_vec_register_writes            0                       # number of times the vector registers were written
system.switch_cpus3.op_class::No_OpClass            0                       # Class of executed instruction
system.switch_cpus3.op_class::IntAlu                0                       # Class of executed instruction
system.switch_cpus3.op_class::IntMult               0                       # Class of executed instruction
system.switch_cpus3.op_class::IntDiv                0                       # Class of executed instruction
system.switch_cpus3.op_class::FloatAdd              0                       # Class of executed instruction
system.switch_cpus3.op_class::FloatCmp              0                       # Class of executed instruction
system.switch_cpus3.op_class::FloatCvt              0                       # Class of executed instruction
system.switch_cpus3.op_class::FloatMult             0                       # Class of executed instruction
system.switch_cpus3.op_class::FloatMultAcc            0                       # Class of executed instruction
system.switch_cpus3.op_class::FloatDiv              0                       # Class of executed instruction
system.switch_cpus3.op_class::FloatMisc             0                       # Class of executed instruction
system.switch_cpus3.op_class::FloatSqrt             0                       # Class of executed instruction
system.switch_cpus3.op_class::SimdAdd               0                       # Class of executed instruction
system.switch_cpus3.op_class::SimdAddAcc            0                       # Class of executed instruction
system.switch_cpus3.op_class::SimdAlu               0                       # Class of executed instruction
system.switch_cpus3.op_class::SimdCmp               0                       # Class of executed instruction
system.switch_cpus3.op_class::SimdCvt               0                       # Class of executed instruction
system.switch_cpus3.op_class::SimdMisc              0                       # Class of executed instruction
system.switch_cpus3.op_class::SimdMult              0                       # Class of executed instruction
system.switch_cpus3.op_class::SimdMultAcc            0                       # Class of executed instruction
system.switch_cpus3.op_class::SimdShift             0                       # Class of executed instruction
system.switch_cpus3.op_class::SimdShiftAcc            0                       # Class of executed instruction
system.switch_cpus3.op_class::SimdDiv               0                       # Class of executed instruction
system.switch_cpus3.op_class::SimdSqrt              0                       # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatAdd            0                       # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatAlu            0                       # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatCmp            0                       # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatCvt            0                       # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatDiv            0                       # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatMisc            0                       # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatMult            0                       # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatMultAcc            0                       # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatSqrt            0                       # Class of executed instruction
system.switch_cpus3.op_class::SimdReduceAdd            0                       # Class of executed instruction
system.switch_cpus3.op_class::SimdReduceAlu            0                       # Class of executed instruction
system.switch_cpus3.op_class::SimdReduceCmp            0                       # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatReduceAdd            0                       # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatReduceCmp            0                       # Class of executed instruction
system.switch_cpus3.op_class::SimdAes               0                       # Class of executed instruction
system.switch_cpus3.op_class::SimdAesMix            0                       # Class of executed instruction
system.switch_cpus3.op_class::SimdSha1Hash            0                       # Class of executed instruction
system.switch_cpus3.op_class::SimdSha1Hash2            0                       # Class of executed instruction
system.switch_cpus3.op_class::SimdSha256Hash            0                       # Class of executed instruction
system.switch_cpus3.op_class::SimdSha256Hash2            0                       # Class of executed instruction
system.switch_cpus3.op_class::SimdShaSigma2            0                       # Class of executed instruction
system.switch_cpus3.op_class::SimdShaSigma3            0                       # Class of executed instruction
system.switch_cpus3.op_class::SimdPredAlu            0                       # Class of executed instruction
system.switch_cpus3.op_class::MemRead               0                       # Class of executed instruction
system.switch_cpus3.op_class::MemWrite              0                       # Class of executed instruction
system.switch_cpus3.op_class::FloatMemRead            0                       # Class of executed instruction
system.switch_cpus3.op_class::FloatMemWrite            0                       # Class of executed instruction
system.switch_cpus3.op_class::IprAccess             0                       # Class of executed instruction
system.switch_cpus3.op_class::InstPrefetch            0                       # Class of executed instruction
system.switch_cpus3.op_class::total                 0                       # Class of executed instruction
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.pc.fake_com_4.power_state.pwrStateResidencyTicks::UNDEFINED 95048621066000                       # Cumulative time (in ticks) in various power states
system.pc.fake_com_2.power_state.pwrStateResidencyTicks::UNDEFINED 95048621066000                       # Cumulative time (in ticks) in various power states
system.pc.fake_com_3.power_state.pwrStateResidencyTicks::UNDEFINED 95048621066000                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.io_apic.power_state.pwrStateResidencyTicks::UNDEFINED 95048621066000                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.pic1.power_state.pwrStateResidencyTicks::UNDEFINED 95048621066000                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.pic2.power_state.pwrStateResidencyTicks::UNDEFINED 95048621066000                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.dma1.power_state.pwrStateResidencyTicks::UNDEFINED 95048621066000                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.speaker.power_state.pwrStateResidencyTicks::UNDEFINED 95048621066000                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.keyboard.power_state.pwrStateResidencyTicks::UNDEFINED 95048621066000                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.ide.power_state.pwrStateResidencyTicks::UNDEFINED 95048621066000                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.pit.power_state.pwrStateResidencyTicks::UNDEFINED 95048621066000                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.cmos.power_state.pwrStateResidencyTicks::UNDEFINED 95048621066000                       # Cumulative time (in ticks) in various power states
system.pc.i_dont_exist2.power_state.pwrStateResidencyTicks::UNDEFINED 95048621066000                       # Cumulative time (in ticks) in various power states
system.pc.i_dont_exist1.power_state.pwrStateResidencyTicks::UNDEFINED 95048621066000                       # Cumulative time (in ticks) in various power states
system.pc.com_1.power_state.pwrStateResidencyTicks::UNDEFINED 95048621066000                       # Cumulative time (in ticks) in various power states
system.pc.fake_floppy.power_state.pwrStateResidencyTicks::UNDEFINED 95048621066000                       # Cumulative time (in ticks) in various power states
system.pc.behind_pci.power_state.pwrStateResidencyTicks::UNDEFINED 95048621066000                       # Cumulative time (in ticks) in various power states
system.pc.pci_host.power_state.pwrStateResidencyTicks::UNDEFINED 95048621066000                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 95048621066000                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 95048621066000                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.power_state.numTransitions            1                       # Number of power state transitions
system.switch_cpus2.power_state.pwrStateResidencyTicks::OFF 95048621066000                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 95048621066000                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 95048621066000                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.power_state.numTransitions            1                       # Number of power state transitions
system.switch_cpus3.power_state.pwrStateResidencyTicks::OFF 95048621066000                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 95048621066000                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 95048621066000                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.power_state.numTransitions            1                       # Number of power state transitions
system.switch_cpus0.power_state.pwrStateResidencyTicks::OFF 95048621066000                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 95048621066000                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 95048621066000                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.power_state.numTransitions            1                       # Number of power state transitions
system.switch_cpus1.power_state.pwrStateResidencyTicks::OFF 95048621066000                       # Cumulative time (in ticks) in various power states
system.sys_port_proxy.power_state.pwrStateResidencyTicks::UNDEFINED 95048621066000                       # Cumulative time (in ticks) in various power states
system.cpu2.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 95048621066000                       # Cumulative time (in ticks) in various power states
system.cpu2.interrupts.clk_domain.clock          8000                       # Clock period in ticks
system.cpu2.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 95048621066000                       # Cumulative time (in ticks) in various power states
system.cpu2.power_state.numTransitions         184872                       # Number of power state transitions
system.cpu2.power_state.ticksClkGated::samples        92436                       # Distribution of time spent in the clock gated state
system.cpu2.power_state.ticksClkGated::mean 991012243.152365                       # Distribution of time spent in the clock gated state
system.cpu2.power_state.ticksClkGated::stdev 140947667.532670                       # Distribution of time spent in the clock gated state
system.cpu2.power_state.ticksClkGated::1000-5e+10        92436    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu2.power_state.ticksClkGated::min_value       735500                       # Distribution of time spent in the clock gated state
system.cpu2.power_state.ticksClkGated::max_value  40001111000                       # Distribution of time spent in the clock gated state
system.cpu2.power_state.ticksClkGated::total        92436                       # Distribution of time spent in the clock gated state
system.cpu2.power_state.pwrStateResidencyTicks::ON 3443413357968                       # Cumulative time (in ticks) in various power states
system.cpu2.power_state.pwrStateResidencyTicks::CLK_GATED 91605207708032                       # Cumulative time (in ticks) in various power states
system.cpu3.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 95048621066000                       # Cumulative time (in ticks) in various power states
system.cpu3.interrupts.clk_domain.clock          8000                       # Clock period in ticks
system.cpu3.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 95048621066000                       # Cumulative time (in ticks) in various power states
system.cpu3.power_state.numTransitions         185085                       # Number of power state transitions
system.cpu3.power_state.ticksClkGated::samples        92543                       # Distribution of time spent in the clock gated state
system.cpu3.power_state.ticksClkGated::mean 988397902.029435                       # Distribution of time spent in the clock gated state
system.cpu3.power_state.ticksClkGated::stdev 147244699.745886                       # Distribution of time spent in the clock gated state
system.cpu3.power_state.ticksClkGated::1000-5e+10        92543    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu3.power_state.ticksClkGated::min_value       183000                       # Distribution of time spent in the clock gated state
system.cpu3.power_state.ticksClkGated::max_value  40000953000                       # Distribution of time spent in the clock gated state
system.cpu3.power_state.ticksClkGated::total        92543                       # Distribution of time spent in the clock gated state
system.cpu3.power_state.pwrStateResidencyTicks::ON 3579314018490                       # Cumulative time (in ticks) in various power states
system.cpu3.power_state.pwrStateResidencyTicks::CLK_GATED 91469307047510                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 95048621066000                       # Cumulative time (in ticks) in various power states
system.cpu0.interrupts.clk_domain.clock          8000                       # Clock period in ticks
system.cpu0.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 95048621066000                       # Cumulative time (in ticks) in various power states
system.cpu0.power_state.numTransitions         185812                       # Number of power state transitions
system.cpu0.power_state.ticksClkGated::samples        92906                       # Distribution of time spent in the clock gated state
system.cpu0.power_state.ticksClkGated::mean 982694661.937873                       # Distribution of time spent in the clock gated state
system.cpu0.power_state.ticksClkGated::stdev 82837752.911427                       # Distribution of time spent in the clock gated state
system.cpu0.power_state.ticksClkGated::1000-5e+10        92906    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.power_state.ticksClkGated::min_value      1042500                       # Distribution of time spent in the clock gated state
system.cpu0.power_state.ticksClkGated::max_value    993974000                       # Distribution of time spent in the clock gated state
system.cpu0.power_state.ticksClkGated::total        92906                       # Distribution of time spent in the clock gated state
system.cpu0.power_state.pwrStateResidencyTicks::ON 3750390804000                       # Cumulative time (in ticks) in various power states
system.cpu0.power_state.pwrStateResidencyTicks::CLK_GATED 91298230262000                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 95048621066000                       # Cumulative time (in ticks) in various power states
system.cpu1.interrupts.clk_domain.clock          8000                       # Clock period in ticks
system.cpu1.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 95048621066000                       # Cumulative time (in ticks) in various power states
system.cpu1.power_state.numTransitions         188027                       # Number of power state transitions
system.cpu1.power_state.ticksClkGated::samples        94014                       # Distribution of time spent in the clock gated state
system.cpu1.power_state.ticksClkGated::mean 981375290.496426                       # Distribution of time spent in the clock gated state
system.cpu1.power_state.ticksClkGated::stdev 163422607.182190                       # Distribution of time spent in the clock gated state
system.cpu1.power_state.ticksClkGated::1000-5e+10        94014    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.power_state.ticksClkGated::min_value        32500                       # Distribution of time spent in the clock gated state
system.cpu1.power_state.ticksClkGated::max_value  40000957000                       # Distribution of time spent in the clock gated state
system.cpu1.power_state.ticksClkGated::total        94014                       # Distribution of time spent in the clock gated state
system.cpu1.power_state.pwrStateResidencyTicks::ON 2785604505269                       # Cumulative time (in ticks) in various power states
system.cpu1.power_state.pwrStateResidencyTicks::CLK_GATED 92263016560731                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl0.sequencer.power_state.pwrStateResidencyTicks::UNDEFINED 95048621066000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl0.power_state.pwrStateResidencyTicks::UNDEFINED 95048621066000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl1.sequencer.power_state.pwrStateResidencyTicks::UNDEFINED 95048621066000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl1.power_state.pwrStateResidencyTicks::UNDEFINED 95048621066000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl2.sequencer.power_state.pwrStateResidencyTicks::UNDEFINED 95048621066000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl2.power_state.pwrStateResidencyTicks::UNDEFINED 95048621066000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl3.sequencer.power_state.pwrStateResidencyTicks::UNDEFINED 95048621066000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl3.power_state.pwrStateResidencyTicks::UNDEFINED 95048621066000                       # Cumulative time (in ticks) in various power states
system.ruby.clk_domain.clock                      500                       # Clock period in ticks
system.ruby.dma_cntrl0.dma_sequencer.power_state.pwrStateResidencyTicks::UNDEFINED 95048621066000                       # Cumulative time (in ticks) in various power states
system.ruby.dma_cntrl0.power_state.pwrStateResidencyTicks::UNDEFINED 95048621066000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs8.power_state.pwrStateResidencyTicks::UNDEFINED 95048621066000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs9.power_state.pwrStateResidencyTicks::UNDEFINED 95048621066000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs6.power_state.pwrStateResidencyTicks::UNDEFINED 95048621066000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs7.power_state.pwrStateResidencyTicks::UNDEFINED 95048621066000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs4.power_state.pwrStateResidencyTicks::UNDEFINED 95048621066000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs5.power_state.pwrStateResidencyTicks::UNDEFINED 95048621066000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs2.power_state.pwrStateResidencyTicks::UNDEFINED 95048621066000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs3.power_state.pwrStateResidencyTicks::UNDEFINED 95048621066000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs0.power_state.pwrStateResidencyTicks::UNDEFINED 95048621066000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs1.power_state.pwrStateResidencyTicks::UNDEFINED 95048621066000                       # Cumulative time (in ticks) in various power states
system.ruby.network.power_state.pwrStateResidencyTicks::UNDEFINED 95048621066000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links1.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED 95048621066000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links1.network_link.power_state.pwrStateResidencyTicks::UNDEFINED 95048621066000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links0.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED 95048621066000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links0.network_link.power_state.pwrStateResidencyTicks::UNDEFINED 95048621066000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links3.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED 95048621066000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links3.network_link.power_state.pwrStateResidencyTicks::UNDEFINED 95048621066000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links2.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED 95048621066000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links2.network_link.power_state.pwrStateResidencyTicks::UNDEFINED 95048621066000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links5.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED 95048621066000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links5.network_link.power_state.pwrStateResidencyTicks::UNDEFINED 95048621066000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links4.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED 95048621066000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links4.network_link.power_state.pwrStateResidencyTicks::UNDEFINED 95048621066000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links7.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED 95048621066000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links7.network_link.power_state.pwrStateResidencyTicks::UNDEFINED 95048621066000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links6.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED 95048621066000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links6.network_link.power_state.pwrStateResidencyTicks::UNDEFINED 95048621066000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links9.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED 95048621066000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links9.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED 95048621066000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links9.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED 95048621066000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links9.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED 95048621066000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links8.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED 95048621066000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links8.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED 95048621066000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links8.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED 95048621066000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links8.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED 95048621066000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links7.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED 95048621066000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links7.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED 95048621066000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links7.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED 95048621066000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links7.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED 95048621066000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links6.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED 95048621066000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links6.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED 95048621066000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links6.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED 95048621066000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links6.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED 95048621066000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links5.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED 95048621066000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links5.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED 95048621066000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links5.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED 95048621066000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links5.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED 95048621066000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links4.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED 95048621066000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links4.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED 95048621066000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links4.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED 95048621066000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links4.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED 95048621066000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links3.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED 95048621066000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links3.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED 95048621066000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links3.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED 95048621066000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links3.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED 95048621066000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links2.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED 95048621066000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links2.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED 95048621066000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links2.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED 95048621066000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links2.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED 95048621066000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links1.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED 95048621066000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links1.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED 95048621066000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links1.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED 95048621066000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links1.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED 95048621066000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links0.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED 95048621066000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links0.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED 95048621066000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links0.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED 95048621066000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links0.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED 95048621066000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers2.power_state.pwrStateResidencyTicks::UNDEFINED 95048621066000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers3.power_state.pwrStateResidencyTicks::UNDEFINED 95048621066000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers0.power_state.pwrStateResidencyTicks::UNDEFINED 95048621066000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers1.power_state.pwrStateResidencyTicks::UNDEFINED 95048621066000                       # Cumulative time (in ticks) in various power states
system.ruby.io_controller.dma_sequencer.power_state.pwrStateResidencyTicks::UNDEFINED 95048621066000                       # Cumulative time (in ticks) in various power states
system.ruby.io_controller.power_state.pwrStateResidencyTicks::UNDEFINED 95048621066000                       # Cumulative time (in ticks) in various power states
system.ruby.power_state.pwrStateResidencyTicks::UNDEFINED 95048621066000                       # Cumulative time (in ticks) in various power states
system.ruby.memctrl_clk_domain.clock             1500                       # Clock period in ticks
system.ruby.dir_cntrl3.power_state.pwrStateResidencyTicks::UNDEFINED 95048621066000                       # Cumulative time (in ticks) in various power states
system.ruby.dir_cntrl2.power_state.pwrStateResidencyTicks::UNDEFINED 95048621066000                       # Cumulative time (in ticks) in various power states
system.ruby.dir_cntrl1.power_state.pwrStateResidencyTicks::UNDEFINED 95048621066000                       # Cumulative time (in ticks) in various power states
system.ruby.dir_cntrl0.power_state.pwrStateResidencyTicks::UNDEFINED 95048621066000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls2.bytes_read::.ruby.dir_cntrl2    985801280                       # Number of bytes read from this memory
system.mem_ctrls2.bytes_read::total         985801280                       # Number of bytes read from this memory
system.mem_ctrls2.bytes_written::.ruby.dir_cntrl2    215508928                       # Number of bytes written to this memory
system.mem_ctrls2.bytes_written::total      215508928                       # Number of bytes written to this memory
system.mem_ctrls2.num_reads::.ruby.dir_cntrl2     15403145                       # Number of read requests responded to by this memory
system.mem_ctrls2.num_reads::total           15403145                       # Number of read requests responded to by this memory
system.mem_ctrls2.num_writes::.ruby.dir_cntrl2      3367327                       # Number of write requests responded to by this memory
system.mem_ctrls2.num_writes::total           3367327                       # Number of write requests responded to by this memory
system.mem_ctrls2.bw_read::.ruby.dir_cntrl2     10371547                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls2.bw_read::total             10371547                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls2.bw_write::.ruby.dir_cntrl2      2267355                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls2.bw_write::total             2267355                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls2.bw_total::.ruby.dir_cntrl2     12638902                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls2.bw_total::total            12638902                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls2.avgPriority_.ruby.dir_cntrl2::samples  17857195.00                       # Average QoS priority value for accepted requests
system.mem_ctrls2.priorityMinLatency     0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls2.priorityMaxLatency     3.957180292500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls2.numReadWriteTurnArounds       175656                       # Number of turnarounds from READ to WRITE
system.mem_ctrls2.numWriteReadTurnArounds       175656                       # Number of turnarounds from WRITE to READ
system.mem_ctrls2.numStayReadState           56990805                       # Number of times bus staying in READ state
system.mem_ctrls2.numStayWriteState           2930984                       # Number of times bus staying in WRITE state
system.mem_ctrls2.readReqs                   15403145                       # Number of read requests accepted
system.mem_ctrls2.writeReqs                   3367327                       # Number of write requests accepted
system.mem_ctrls2.readBursts                 15403145                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls2.writeBursts                 3367327                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls2.servicedByWrQ                647896                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls2.mergedWrBursts               265381                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls2.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls2.perBankRdBursts::0          1017213                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::1           935249                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::2          1025822                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::3           880360                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::4          1026537                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::5          1208359                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::6           626307                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::7           984389                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::8           877425                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::9           773110                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::10         1062509                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::11          890504                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::12          798842                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::13          890867                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::14          921505                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::15          836251                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::0           199513                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::1           186973                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::2           168725                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::3           187151                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::4           279133                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::5           198828                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::6           175249                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::7           185454                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::8           177998                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::9           168143                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::10          201731                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::11          227602                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::12          185381                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::13          182476                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::14          195486                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::15          182077                       # Per bank write bursts
system.mem_ctrls2.avgRdQLen                      1.00                       # Average read queue length when enqueuing
system.mem_ctrls2.avgWrQLen                     25.03                       # Average write queue length when enqueuing
system.mem_ctrls2.totQLat                266809379105                       # Total ticks spent queuing
system.mem_ctrls2.totBusLat               73776245000                       # Total ticks spent in databus transfers
system.mem_ctrls2.totMemAccLat           543470297855                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls2.avgQLat                    18082.34                       # Average queueing delay per DRAM burst
system.mem_ctrls2.avgBusLat                   5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls2.avgMemAccLat               36832.34                       # Average memory access latency per DRAM burst
system.mem_ctrls2.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls2.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls2.readRowHits                 4652427                       # Number of row buffer hits during reads
system.mem_ctrls2.writeRowHits                1499938                       # Number of row buffer hits during writes
system.mem_ctrls2.readRowHitRate                31.53                       # Row buffer hit rate for reads
system.mem_ctrls2.writeRowHitRate               48.35                       # Row buffer hit rate for writes
system.mem_ctrls2.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls2.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls2.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls2.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls2.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls2.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls2.readPktSize::6             15403145                       # Read request sizes (log2)
system.mem_ctrls2.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls2.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls2.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls2.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls2.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls2.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls2.writePktSize::6             3367327                       # Write request sizes (log2)
system.mem_ctrls2.rdQLenPdf::0               13167519                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::1                1292457                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::2                  98796                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::3                  19232                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::4                  19950                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::5                  54029                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::6                  32025                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::7                  22668                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::8                  18083                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::9                  12029                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::10                  6830                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::11                  3849                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::12                  2384                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::13                  1888                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::14                  1581                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::15                  1328                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::16                   502                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::17                    87                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::18                    10                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::19                     2                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::0                      1                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::1                      1                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::2                      1                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::3                      1                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::4                      1                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::5                      1                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::6                      1                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::7                      1                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::8                      1                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::9                      1                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::10                     1                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::11                     1                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::12                     1                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::13                     1                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::14                     1                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::15                135842                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::16                140425                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::17                170212                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::18                175745                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::19                178150                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::20                177520                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::21                178443                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::22                178030                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::23                177407                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::24                177309                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::25                176912                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::26                176786                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::27                176652                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::28                176514                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::29                176345                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::30                176157                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::31                175896                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::32                175880                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::33                   658                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::34                   347                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::35                   247                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::36                   183                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::37                   135                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::38                    84                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::39                    36                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::40                    14                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::41                     2                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.bytesPerActivate::samples     11704795                       # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::mean    97.640170                       # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::gmean    81.551831                       # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::stdev    95.517696                       # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::0-127      8917617     76.19%     76.19% # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::128-255      2139013     18.27%     94.46% # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::256-383       376058      3.21%     97.68% # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::384-511       124678      1.07%     98.74% # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::512-639        58221      0.50%     99.24% # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::640-767        27225      0.23%     99.47% # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::768-895        16491      0.14%     99.61% # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::896-1023        10475      0.09%     99.70% # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::1024-1151        35017      0.30%    100.00% # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::total     11704795                       # Bytes accessed per row activation
system.mem_ctrls2.rdPerTurnAround::samples       175656                       # Reads before turning the bus around for writes
system.mem_ctrls2.rdPerTurnAround::mean     84.000410                       # Reads before turning the bus around for writes
system.mem_ctrls2.rdPerTurnAround::stdev   151.652990                       # Reads before turning the bus around for writes
system.mem_ctrls2.rdPerTurnAround::0-511       175254     99.77%     99.77% # Reads before turning the bus around for writes
system.mem_ctrls2.rdPerTurnAround::512-1023          162      0.09%     99.86% # Reads before turning the bus around for writes
system.mem_ctrls2.rdPerTurnAround::1024-1535           40      0.02%     99.89% # Reads before turning the bus around for writes
system.mem_ctrls2.rdPerTurnAround::1536-2047           17      0.01%     99.90% # Reads before turning the bus around for writes
system.mem_ctrls2.rdPerTurnAround::2048-2559           15      0.01%     99.90% # Reads before turning the bus around for writes
system.mem_ctrls2.rdPerTurnAround::2560-3071           12      0.01%     99.91% # Reads before turning the bus around for writes
system.mem_ctrls2.rdPerTurnAround::3072-3583           29      0.02%     99.93% # Reads before turning the bus around for writes
system.mem_ctrls2.rdPerTurnAround::3584-4095           22      0.01%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls2.rdPerTurnAround::4096-4607           16      0.01%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls2.rdPerTurnAround::4608-5119           49      0.03%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls2.rdPerTurnAround::5120-5631           35      0.02%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls2.rdPerTurnAround::5632-6143            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls2.rdPerTurnAround::7168-7679            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls2.rdPerTurnAround::8192-8703            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls2.rdPerTurnAround::8704-9215            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls2.rdPerTurnAround::9216-9727            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls2.rdPerTurnAround::total       175656                       # Reads before turning the bus around for writes
system.mem_ctrls2.wrPerTurnAround::samples       175656                       # Writes before turning the bus around for reads
system.mem_ctrls2.wrPerTurnAround::mean     17.659061                       # Writes before turning the bus around for reads
system.mem_ctrls2.wrPerTurnAround::gmean    17.632829                       # Writes before turning the bus around for reads
system.mem_ctrls2.wrPerTurnAround::stdev     0.962299                       # Writes before turning the bus around for reads
system.mem_ctrls2.wrPerTurnAround::16           35857     20.41%     20.41% # Writes before turning the bus around for reads
system.mem_ctrls2.wrPerTurnAround::17            3261      1.86%     22.27% # Writes before turning the bus around for reads
system.mem_ctrls2.wrPerTurnAround::18          126312     71.91%     94.18% # Writes before turning the bus around for reads
system.mem_ctrls2.wrPerTurnAround::19            7561      4.30%     98.48% # Writes before turning the bus around for reads
system.mem_ctrls2.wrPerTurnAround::20            1713      0.98%     99.46% # Writes before turning the bus around for reads
system.mem_ctrls2.wrPerTurnAround::21             534      0.30%     99.76% # Writes before turning the bus around for reads
system.mem_ctrls2.wrPerTurnAround::22             170      0.10%     99.86% # Writes before turning the bus around for reads
system.mem_ctrls2.wrPerTurnAround::23              74      0.04%     99.90% # Writes before turning the bus around for reads
system.mem_ctrls2.wrPerTurnAround::24              29      0.02%     99.92% # Writes before turning the bus around for reads
system.mem_ctrls2.wrPerTurnAround::25              40      0.02%     99.94% # Writes before turning the bus around for reads
system.mem_ctrls2.wrPerTurnAround::26              28      0.02%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls2.wrPerTurnAround::27              33      0.02%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls2.wrPerTurnAround::28              24      0.01%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls2.wrPerTurnAround::29              12      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls2.wrPerTurnAround::30               4      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls2.wrPerTurnAround::31               3      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls2.wrPerTurnAround::32               1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls2.wrPerTurnAround::total       175656                       # Writes before turning the bus around for reads
system.mem_ctrls2.bytesReadDRAM             944335936                       # Total number of bytes read from DRAM
system.mem_ctrls2.bytesReadWrQ               41465344                       # Total number of bytes read from write queue
system.mem_ctrls2.bytesWritten              198522880                       # Total number of bytes written to DRAM
system.mem_ctrls2.bytesReadSys              985801280                       # Total read bytes from the system interface side
system.mem_ctrls2.bytesWrittenSys           215508928                       # Total written bytes from the system interface side
system.mem_ctrls2.avgRdBW                        9.94                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls2.avgWrBW                        2.09                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls2.avgRdBWSys                    10.37                       # Average system read bandwidth in MiByte/s
system.mem_ctrls2.avgWrBWSys                     2.27                       # Average system write bandwidth in MiByte/s
system.mem_ctrls2.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls2.busUtil                        0.09                       # Data bus utilization in percentage
system.mem_ctrls2.busUtilRead                    0.08                       # Data bus utilization in percentage for reads
system.mem_ctrls2.busUtilWrite                   0.02                       # Data bus utilization in percentage for writes
system.mem_ctrls2.totGap                 95048620030500                       # Total gap between requests
system.mem_ctrls2.avgGap                   5063730.95                       # Average gap between requests
system.mem_ctrls2.masterReadBytes::.ruby.dir_cntrl2    944335936                       # Per-master bytes read from memory
system.mem_ctrls2.masterWriteBytes::.ruby.dir_cntrl2    198522880                       # Per-master bytes write to memory
system.mem_ctrls2.masterReadRate::.ruby.dir_cntrl2 9935293.383628055453                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls2.masterWriteRate::.ruby.dir_cntrl2 2088645.556069134269                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls2.masterReadAccesses::.ruby.dir_cntrl2     15403145                       # Per-master read serviced memory accesses
system.mem_ctrls2.masterWriteAccesses::.ruby.dir_cntrl2      3367327                       # Per-master write serviced memory accesses
system.mem_ctrls2.masterReadTotalLat::.ruby.dir_cntrl2 543470297855                       # Per-master read total memory access latency
system.mem_ctrls2.masterWriteTotalLat::.ruby.dir_cntrl2 2371193520954838                       # Per-master write total memory access latency
system.mem_ctrls2.masterReadAvgLat::.ruby.dir_cntrl2     35283.07                       # Per-master read average memory access latency
system.mem_ctrls2.masterWriteAvgLat::.ruby.dir_cntrl2 704176790.95                       # Per-master write average memory access latency
system.mem_ctrls2.pageHitRate                   34.45                       # Row buffer hit rate, read and write combined
system.mem_ctrls2.rank1.actEnergy         37658573400                       # Energy for activate commands per rank (pJ)
system.mem_ctrls2.rank1.preEnergy         20015987475                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls2.rank1.readEnergy        50344232820                       # Energy for read commands per rank (pJ)
system.mem_ctrls2.rank1.writeEnergy        7939066680                       # Energy for write commands per rank (pJ)
system.mem_ctrls2.rank1.refreshEnergy    7503057378960.000977                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls2.rank1.actBackEnergy    3162972426240                       # Energy for active background per rank (pJ)
system.mem_ctrls2.rank1.preBackEnergy    33835114762080                       # Energy for precharge background per rank (pJ)
system.mem_ctrls2.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls2.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls2.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls2.rank1.totalEnergy      44617102427655                       # Total energy per rank (pJ)
system.mem_ctrls2.rank1.averagePower       469.413464                       # Core power per rank (mW)
system.mem_ctrls2.rank1.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls2.rank1.memoryStateTime::IDLE 87934431058956                       # Time in different power states
system.mem_ctrls2.rank1.memoryStateTime::REF 3173882140000                       # Time in different power states
system.mem_ctrls2.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls2.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls2.rank1.memoryStateTime::ACT 3940307867044                       # Time in different power states
system.mem_ctrls2.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls2.rank0.actEnergy         45913727160                       # Energy for activate commands per rank (pJ)
system.mem_ctrls2.rank0.preEnergy         24403709550                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls2.rank0.readEnergy        55008245040                       # Energy for read commands per rank (pJ)
system.mem_ctrls2.rank0.writeEnergy        8252955720                       # Energy for write commands per rank (pJ)
system.mem_ctrls2.rank0.refreshEnergy    7503057378960.000977                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls2.rank0.actBackEnergy    3929451881670                       # Energy for active background per rank (pJ)
system.mem_ctrls2.rank0.preBackEnergy    33189658378560                       # Energy for precharge background per rank (pJ)
system.mem_ctrls2.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls2.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls2.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls2.rank0.totalEnergy      44755746276660                       # Total energy per rank (pJ)
system.mem_ctrls2.rank0.averagePower       470.872126                       # Core power per rank (mW)
system.mem_ctrls2.rank0.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls2.rank0.memoryStateTime::IDLE 86247955106085                       # Time in different power states
system.mem_ctrls2.rank0.memoryStateTime::REF 3173882140000                       # Time in different power states
system.mem_ctrls2.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls2.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls2.rank0.memoryStateTime::ACT 5626783819915                       # Time in different power states
system.mem_ctrls2.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls2.power_state.pwrStateResidencyTicks::UNDEFINED 95048621066000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls3.bytes_read::.ruby.dir_cntrl3   1028995520                       # Number of bytes read from this memory
system.mem_ctrls3.bytes_read::total        1028995520                       # Number of bytes read from this memory
system.mem_ctrls3.bytes_written::.ruby.dir_cntrl3    215550080                       # Number of bytes written to this memory
system.mem_ctrls3.bytes_written::total      215550080                       # Number of bytes written to this memory
system.mem_ctrls3.num_reads::.ruby.dir_cntrl3     16078055                       # Number of read requests responded to by this memory
system.mem_ctrls3.num_reads::total           16078055                       # Number of read requests responded to by this memory
system.mem_ctrls3.num_writes::.ruby.dir_cntrl3      3367970                       # Number of write requests responded to by this memory
system.mem_ctrls3.num_writes::total           3367970                       # Number of write requests responded to by this memory
system.mem_ctrls3.bw_read::.ruby.dir_cntrl3     10825991                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls3.bw_read::total             10825991                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls3.bw_write::.ruby.dir_cntrl3      2267788                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls3.bw_write::total             2267788                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls3.bw_total::.ruby.dir_cntrl3     13093779                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls3.bw_total::total            13093779                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls3.avgPriority_.ruby.dir_cntrl3::samples  18589234.00                       # Average QoS priority value for accepted requests
system.mem_ctrls3.priorityMinLatency     0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls3.priorityMaxLatency     2.049009110500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls3.numReadWriteTurnArounds       176237                       # Number of turnarounds from READ to WRITE
system.mem_ctrls3.numWriteReadTurnArounds       176237                       # Number of turnarounds from WRITE to READ
system.mem_ctrls3.numStayReadState           58426492                       # Number of times bus staying in READ state
system.mem_ctrls3.numStayWriteState           2942252                       # Number of times bus staying in WRITE state
system.mem_ctrls3.readReqs                   16078055                       # Number of read requests accepted
system.mem_ctrls3.writeReqs                   3367970                       # Number of write requests accepted
system.mem_ctrls3.readBursts                 16078055                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls3.writeBursts                 3367970                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls3.servicedByWrQ                602736                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls3.mergedWrBursts               254055                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls3.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls3.perBankRdBursts::0           949084                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::1           914322                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::2          1035108                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::3          1413644                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::4          1155754                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::5           806093                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::6           664684                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::7          1051805                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::8           952347                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::9           700859                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::10         1003154                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::11          950098                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::12          775476                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::13         1277316                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::14          948280                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::15          877295                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::0           208768                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::1           190638                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::2           173771                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::3           186525                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::4           274630                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::5           193692                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::6           175419                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::7           187134                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::8           183747                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::9           162413                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::10          198328                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::11          234486                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::12          178545                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::13          185248                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::14          197006                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::15          183534                       # Per bank write bursts
system.mem_ctrls3.avgRdQLen                      1.00                       # Average read queue length when enqueuing
system.mem_ctrls3.avgWrQLen                     25.21                       # Average write queue length when enqueuing
system.mem_ctrls3.totQLat                286570931842                       # Total ticks spent queuing
system.mem_ctrls3.totBusLat               77376595000                       # Total ticks spent in databus transfers
system.mem_ctrls3.totMemAccLat           576733163092                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls3.avgQLat                    18517.93                       # Average queueing delay per DRAM burst
system.mem_ctrls3.avgBusLat                   5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls3.avgMemAccLat               37267.93                       # Average memory access latency per DRAM burst
system.mem_ctrls3.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls3.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls3.readRowHits                 4506296                       # Number of row buffer hits during reads
system.mem_ctrls3.writeRowHits                1505464                       # Number of row buffer hits during writes
system.mem_ctrls3.readRowHitRate                29.12                       # Row buffer hit rate for reads
system.mem_ctrls3.writeRowHitRate               48.35                       # Row buffer hit rate for writes
system.mem_ctrls3.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls3.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls3.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls3.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls3.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls3.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls3.readPktSize::6             16078055                       # Read request sizes (log2)
system.mem_ctrls3.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls3.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls3.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls3.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls3.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls3.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls3.writePktSize::6             3367970                       # Write request sizes (log2)
system.mem_ctrls3.rdQLenPdf::0               13873505                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::1                1306031                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::2                  99372                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::3                  19271                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::4                  17904                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::5                  41268                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::6                  39623                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::7                  26496                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::8                  19475                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::9                  13143                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::10                  7956                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::11                  3965                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::12                  2249                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::13                  1709                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::14                  1480                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::15                  1266                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::16                   490                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::17                    97                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::18                    15                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::19                     4                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::0                      1                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::1                      1                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::2                      1                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::3                      1                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::4                      1                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::5                      1                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::6                      1                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::7                      1                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::8                      1                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::9                      1                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::10                     1                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::11                     1                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::12                     1                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::13                     1                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::14                     1                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::15                136729                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::16                141536                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::17                171379                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::18                176531                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::19                178675                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::20                177974                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::21                178883                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::22                178381                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::23                178122                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::24                177898                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::25                177620                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::26                177459                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::27                177220                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::28                177075                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::29                176955                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::30                176775                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::31                176495                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::32                176493                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::33                   657                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::34                   354                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::35                   250                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::36                   200                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::37                   132                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::38                    67                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::39                    30                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::40                     9                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::41                     1                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.bytesPerActivate::samples     12577434                       # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::mean    94.590700                       # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::gmean    79.800212                       # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::stdev    91.843222                       # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::0-127      9835406     78.20%     78.20% # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::128-255      2114585     16.81%     95.01% # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::256-383       360543      2.87%     97.88% # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::384-511       121857      0.97%     98.85% # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::512-639        56871      0.45%     99.30% # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::640-767        26121      0.21%     99.51% # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::768-895        16179      0.13%     99.64% # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::896-1023        10546      0.08%     99.72% # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::1024-1151        35326      0.28%    100.00% # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::total     12577434                       # Bytes accessed per row activation
system.mem_ctrls3.rdPerTurnAround::samples       176237                       # Reads before turning the bus around for writes
system.mem_ctrls3.rdPerTurnAround::mean     87.809370                       # Reads before turning the bus around for writes
system.mem_ctrls3.rdPerTurnAround::stdev   262.675453                       # Reads before turning the bus around for writes
system.mem_ctrls3.rdPerTurnAround::0-1023       175956     99.84%     99.84% # Reads before turning the bus around for writes
system.mem_ctrls3.rdPerTurnAround::1024-2047           52      0.03%     99.87% # Reads before turning the bus around for writes
system.mem_ctrls3.rdPerTurnAround::2048-3071           40      0.02%     99.89% # Reads before turning the bus around for writes
system.mem_ctrls3.rdPerTurnAround::3072-4095           18      0.01%     99.90% # Reads before turning the bus around for writes
system.mem_ctrls3.rdPerTurnAround::4096-5119           11      0.01%     99.91% # Reads before turning the bus around for writes
system.mem_ctrls3.rdPerTurnAround::5120-6143           27      0.02%     99.92% # Reads before turning the bus around for writes
system.mem_ctrls3.rdPerTurnAround::6144-7167           34      0.02%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls3.rdPerTurnAround::7168-8191           11      0.01%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls3.rdPerTurnAround::8192-9215           50      0.03%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls3.rdPerTurnAround::9216-10239           34      0.02%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls3.rdPerTurnAround::13312-14335            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls3.rdPerTurnAround::15360-16383            2      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls3.rdPerTurnAround::16384-17407            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls3.rdPerTurnAround::total       176237                       # Reads before turning the bus around for writes
system.mem_ctrls3.wrPerTurnAround::samples       176237                       # Writes before turning the bus around for reads
system.mem_ctrls3.wrPerTurnAround::mean     17.668730                       # Writes before turning the bus around for reads
system.mem_ctrls3.wrPerTurnAround::gmean    17.642273                       # Writes before turning the bus around for reads
system.mem_ctrls3.wrPerTurnAround::stdev     0.967626                       # Writes before turning the bus around for reads
system.mem_ctrls3.wrPerTurnAround::16           35494     20.14%     20.14% # Writes before turning the bus around for reads
system.mem_ctrls3.wrPerTurnAround::17            3346      1.90%     22.04% # Writes before turning the bus around for reads
system.mem_ctrls3.wrPerTurnAround::18          126808     71.95%     93.99% # Writes before turning the bus around for reads
system.mem_ctrls3.wrPerTurnAround::19            7617      4.32%     98.31% # Writes before turning the bus around for reads
system.mem_ctrls3.wrPerTurnAround::20            1899      1.08%     99.39% # Writes before turning the bus around for reads
system.mem_ctrls3.wrPerTurnAround::21             632      0.36%     99.75% # Writes before turning the bus around for reads
system.mem_ctrls3.wrPerTurnAround::22             173      0.10%     99.85% # Writes before turning the bus around for reads
system.mem_ctrls3.wrPerTurnAround::23              79      0.04%     99.89% # Writes before turning the bus around for reads
system.mem_ctrls3.wrPerTurnAround::24              43      0.02%     99.92% # Writes before turning the bus around for reads
system.mem_ctrls3.wrPerTurnAround::25              38      0.02%     99.94% # Writes before turning the bus around for reads
system.mem_ctrls3.wrPerTurnAround::26              22      0.01%     99.95% # Writes before turning the bus around for reads
system.mem_ctrls3.wrPerTurnAround::27              38      0.02%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls3.wrPerTurnAround::28              23      0.01%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls3.wrPerTurnAround::29              19      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls3.wrPerTurnAround::30               5      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls3.wrPerTurnAround::31               1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls3.wrPerTurnAround::total       176237                       # Writes before turning the bus around for reads
system.mem_ctrls3.bytesReadDRAM             990420416                       # Total number of bytes read from DRAM
system.mem_ctrls3.bytesReadWrQ               38575104                       # Total number of bytes read from write queue
system.mem_ctrls3.bytesWritten              199288576                       # Total number of bytes written to DRAM
system.mem_ctrls3.bytesReadSys             1028995520                       # Total read bytes from the system interface side
system.mem_ctrls3.bytesWrittenSys           215550080                       # Total written bytes from the system interface side
system.mem_ctrls3.avgRdBW                       10.42                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls3.avgWrBW                        2.10                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls3.avgRdBWSys                    10.83                       # Average system read bandwidth in MiByte/s
system.mem_ctrls3.avgWrBWSys                     2.27                       # Average system write bandwidth in MiByte/s
system.mem_ctrls3.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls3.busUtil                        0.10                       # Data bus utilization in percentage
system.mem_ctrls3.busUtilRead                    0.08                       # Data bus utilization in percentage for reads
system.mem_ctrls3.busUtilWrite                   0.02                       # Data bus utilization in percentage for writes
system.mem_ctrls3.totGap                 95048620461500                       # Total gap between requests
system.mem_ctrls3.avgGap                   4887817.46                       # Average gap between requests
system.mem_ctrls3.masterReadBytes::.ruby.dir_cntrl3    990420416                       # Per-master bytes read from memory
system.mem_ctrls3.masterWriteBytes::.ruby.dir_cntrl3    199288576                       # Per-master bytes write to memory
system.mem_ctrls3.masterReadRate::.ruby.dir_cntrl3 10420145.025694485754                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls3.masterWriteRate::.ruby.dir_cntrl3 2096701.390981966164                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls3.masterReadAccesses::.ruby.dir_cntrl3     16078055                       # Per-master read serviced memory accesses
system.mem_ctrls3.masterWriteAccesses::.ruby.dir_cntrl3      3367970                       # Per-master write serviced memory accesses
system.mem_ctrls3.masterReadTotalLat::.ruby.dir_cntrl3 576733163092                       # Per-master read total memory access latency
system.mem_ctrls3.masterWriteTotalLat::.ruby.dir_cntrl3 2364467109979124                       # Per-master write total memory access latency
system.mem_ctrls3.masterReadAvgLat::.ruby.dir_cntrl3     35870.83                       # Per-master read average memory access latency
system.mem_ctrls3.masterWriteAvgLat::.ruby.dir_cntrl3 702045181.51                       # Per-master write average memory access latency
system.mem_ctrls3.pageHitRate                   32.34                       # Row buffer hit rate, read and write combined
system.mem_ctrls3.rank1.actEnergy         41383297200                       # Energy for activate commands per rank (pJ)
system.mem_ctrls3.rank1.preEnergy         21995725125                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls3.rank1.readEnergy        53441650500                       # Energy for read commands per rank (pJ)
system.mem_ctrls3.rank1.writeEnergy        7951662540                       # Energy for write commands per rank (pJ)
system.mem_ctrls3.rank1.refreshEnergy    7503057378960.000977                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls3.rank1.actBackEnergy    3777345598140                       # Energy for active background per rank (pJ)
system.mem_ctrls3.rank1.preBackEnergy    33317747880480                       # Energy for precharge background per rank (pJ)
system.mem_ctrls3.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls3.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls3.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls3.rank1.totalEnergy      44722923192945                       # Total energy per rank (pJ)
system.mem_ctrls3.rank1.averagePower       470.526797                       # Core power per rank (mW)
system.mem_ctrls3.rank1.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls3.rank1.memoryStateTime::IDLE 86582478805956                       # Time in different power states
system.mem_ctrls3.rank1.memoryStateTime::REF 3173882140000                       # Time in different power states
system.mem_ctrls3.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls3.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls3.rank1.memoryStateTime::ACT 5292260120044                       # Time in different power states
system.mem_ctrls3.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls3.rank0.actEnergy         48419645820                       # Energy for activate commands per rank (pJ)
system.mem_ctrls3.rank0.preEnergy         25735636905                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls3.rank0.readEnergy        57052127160                       # Energy for read commands per rank (pJ)
system.mem_ctrls3.rank0.writeEnergy        8302811940                       # Energy for write commands per rank (pJ)
system.mem_ctrls3.rank0.refreshEnergy    7503057378960.000977                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls3.rank0.actBackEnergy    3882872423310                       # Energy for active background per rank (pJ)
system.mem_ctrls3.rank0.preBackEnergy    33228883185600                       # Energy for precharge background per rank (pJ)
system.mem_ctrls3.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls3.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls3.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls3.rank0.totalEnergy      44754323209695                       # Total energy per rank (pJ)
system.mem_ctrls3.rank0.averagePower       470.857154                       # Core power per rank (mW)
system.mem_ctrls3.rank0.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls3.rank0.memoryStateTime::IDLE 86350289214938                       # Time in different power states
system.mem_ctrls3.rank0.memoryStateTime::REF 3173882140000                       # Time in different power states
system.mem_ctrls3.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls3.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls3.rank0.memoryStateTime::ACT 5524449711062                       # Time in different power states
system.mem_ctrls3.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls3.power_state.pwrStateResidencyTicks::UNDEFINED 95048621066000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls0.bytes_read::.ruby.dir_cntrl0   1152858304                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::total        1152858304                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_written::.ruby.dir_cntrl0    221703936                       # Number of bytes written to this memory
system.mem_ctrls0.bytes_written::total      221703936                       # Number of bytes written to this memory
system.mem_ctrls0.num_reads::.ruby.dir_cntrl0     18013411                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::total           18013411                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_writes::.ruby.dir_cntrl0      3464124                       # Number of write requests responded to by this memory
system.mem_ctrls0.num_writes::total           3464124                       # Number of write requests responded to by this memory
system.mem_ctrls0.bw_read::.ruby.dir_cntrl0     12129143                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::total             12129143                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_write::.ruby.dir_cntrl0      2332532                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_write::total             2332532                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_total::.ruby.dir_cntrl0     14461675                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::total            14461675                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.avgPriority_.ruby.dir_cntrl0::samples  20229948.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.priorityMinLatency     0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls0.priorityMaxLatency     3.954705068500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls0.numReadWriteTurnArounds       175543                       # Number of turnarounds from READ to WRITE
system.mem_ctrls0.numWriteReadTurnArounds       175543                       # Number of turnarounds from WRITE to READ
system.mem_ctrls0.numStayReadState           61812914                       # Number of times bus staying in READ state
system.mem_ctrls0.numStayWriteState           2924786                       # Number of times bus staying in WRITE state
system.mem_ctrls0.readReqs                   18013411                       # Number of read requests accepted
system.mem_ctrls0.writeReqs                   3464124                       # Number of write requests accepted
system.mem_ctrls0.readBursts                 18013411                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls0.writeBursts                 3464124                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls0.servicedByWrQ                879354                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls0.mergedWrBursts               368233                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls0.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls0.perBankRdBursts::0          1330487                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::1          1236922                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::2          1463374                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::3          1230192                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::4           901460                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::5           796185                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::6           886673                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::7          1089818                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::8           877774                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::9          1076529                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::10         1059187                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::11          971531                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::12         1187616                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::13         1307130                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::14          965102                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::15          754077                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::0           214233                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::1           174932                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::2           166060                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::3           186975                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::4           267223                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::5           194772                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::6           182975                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::7           183762                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::8           181010                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::9           163561                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::10          198194                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::11          238485                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::12          179860                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::13          186160                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::14          196276                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::15          181398                       # Per bank write bursts
system.mem_ctrls0.avgRdQLen                      1.00                       # Average read queue length when enqueuing
system.mem_ctrls0.avgWrQLen                     25.02                       # Average write queue length when enqueuing
system.mem_ctrls0.totQLat                316222809326                       # Total ticks spent queuing
system.mem_ctrls0.totBusLat               85670285000                       # Total ticks spent in databus transfers
system.mem_ctrls0.totMemAccLat           637486378076                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls0.avgQLat                    18455.80                       # Average queueing delay per DRAM burst
system.mem_ctrls0.avgBusLat                   5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls0.avgMemAccLat               37205.80                       # Average memory access latency per DRAM burst
system.mem_ctrls0.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls0.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls0.readRowHits                 4863962                       # Number of row buffer hits during reads
system.mem_ctrls0.writeRowHits                1506880                       # Number of row buffer hits during writes
system.mem_ctrls0.readRowHitRate                28.39                       # Row buffer hit rate for reads
system.mem_ctrls0.writeRowHitRate               48.67                       # Row buffer hit rate for writes
system.mem_ctrls0.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::6             18013411                       # Read request sizes (log2)
system.mem_ctrls0.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::6             3464124                       # Write request sizes (log2)
system.mem_ctrls0.rdQLenPdf::0               15362951                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::1                1458783                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::2                 115019                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::3                  20194                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::4                  18707                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::5                  48566                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::6                  36167                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::7                  22596                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::8                  18746                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::9                  12715                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::10                  7404                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::11                  3996                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::12                  2563                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::13                  1997                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::14                  1614                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::15                  1330                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::16                   570                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::17                   121                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::18                    18                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::0                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::1                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::2                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::3                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::4                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::5                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::6                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::7                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::8                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::9                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::10                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::11                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::12                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::13                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::14                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::15                133791                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::16                138417                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::17                169780                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::18                175668                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::19                177916                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::20                177447                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::21                178194                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::22                177643                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::23                177443                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::24                177275                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::25                176921                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::26                176756                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::27                176553                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::28                176442                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::29                176299                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::30                176060                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::31                175795                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::32                175792                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::33                   690                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::34                   337                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::35                   242                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::36                   183                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::37                   115                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::38                    72                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::39                    31                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::40                    10                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::41                     3                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::42                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.bytesPerActivate::samples     13859078                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::mean    93.419973                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::gmean    79.509636                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::stdev    88.186288                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::0-127     10816393     78.05%     78.05% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::128-255      2410979     17.40%     95.44% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::256-383       367136      2.65%     98.09% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::384-511       119538      0.86%     98.95% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::512-639        56358      0.41%     99.36% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::640-767        26209      0.19%     99.55% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::768-895        16698      0.12%     99.67% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::896-1023        10847      0.08%     99.75% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::1024-1151        34920      0.25%    100.00% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::total     13859078                       # Bytes accessed per row activation
system.mem_ctrls0.rdPerTurnAround::samples       175543                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::mean     97.606005                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::stdev   432.741679                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::0-1023       175252     99.83%     99.83% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::1024-2047           44      0.03%     99.86% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::2048-3071           13      0.01%     99.87% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::3072-4095           30      0.02%     99.88% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::4096-5119           20      0.01%     99.90% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::5120-6143           10      0.01%     99.90% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::6144-7167            6      0.00%     99.90% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::7168-8191           10      0.01%     99.91% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::8192-9215            7      0.00%     99.91% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::9216-10239           18      0.01%     99.92% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::10240-11263           22      0.01%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::11264-12287            6      0.00%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::12288-13311            7      0.00%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::13312-14335           42      0.02%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::14336-15359           16      0.01%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::15360-16383            8      0.00%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::16384-17407           28      0.02%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::20480-21503            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::21504-22527            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::23552-24575            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::26624-27647            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::total       175543                       # Reads before turning the bus around for writes
system.mem_ctrls0.wrPerTurnAround::samples       175543                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::mean     17.635998                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::gmean    17.608992                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::stdev     0.975930                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::16           37761     21.51%     21.51% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::17            3309      1.89%     23.40% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::18          124360     70.84%     94.24% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::19            7484      4.26%     98.50% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::20            1666      0.95%     99.45% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::21             554      0.32%     99.77% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::22             155      0.09%     99.86% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::23              85      0.05%     99.90% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::24              32      0.02%     99.92% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::25              36      0.02%     99.94% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::26              27      0.02%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::27              30      0.02%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::28              22      0.01%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::29               9      0.01%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::30               8      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::31               5      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::total       175543                       # Writes before turning the bus around for reads
system.mem_ctrls0.bytesReadDRAM            1096579648                       # Total number of bytes read from DRAM
system.mem_ctrls0.bytesReadWrQ               56278656                       # Total number of bytes read from write queue
system.mem_ctrls0.bytesWritten              198136064                       # Total number of bytes written to DRAM
system.mem_ctrls0.bytesReadSys             1152858304                       # Total read bytes from the system interface side
system.mem_ctrls0.bytesWrittenSys           221703936                       # Total written bytes from the system interface side
system.mem_ctrls0.avgRdBW                       11.54                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls0.avgWrBW                        2.08                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls0.avgRdBWSys                    12.13                       # Average system read bandwidth in MiByte/s
system.mem_ctrls0.avgWrBWSys                     2.33                       # Average system write bandwidth in MiByte/s
system.mem_ctrls0.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls0.busUtil                        0.11                       # Data bus utilization in percentage
system.mem_ctrls0.busUtilRead                    0.09                       # Data bus utilization in percentage for reads
system.mem_ctrls0.busUtilWrite                   0.02                       # Data bus utilization in percentage for writes
system.mem_ctrls0.totGap                 95048620978500                       # Total gap between requests
system.mem_ctrls0.avgGap                   4425490.21                       # Average gap between requests
system.mem_ctrls0.masterReadBytes::.ruby.dir_cntrl0   1096579648                       # Per-master bytes read from memory
system.mem_ctrls0.masterWriteBytes::.ruby.dir_cntrl0    198136064                       # Per-master bytes write to memory
system.mem_ctrls0.masterReadRate::.ruby.dir_cntrl0 11537038.998583214357                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterWriteRate::.ruby.dir_cntrl0 2084575.891557837604                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls0.masterReadAccesses::.ruby.dir_cntrl0     18013411                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterWriteAccesses::.ruby.dir_cntrl0      3464124                       # Per-master write serviced memory accesses
system.mem_ctrls0.masterReadTotalLat::.ruby.dir_cntrl0 637486378076                       # Per-master read total memory access latency
system.mem_ctrls0.masterWriteTotalLat::.ruby.dir_cntrl0 2358515292477264                       # Per-master write total memory access latency
system.mem_ctrls0.masterReadAvgLat::.ruby.dir_cntrl0     35389.54                       # Per-master read average memory access latency
system.mem_ctrls0.masterWriteAvgLat::.ruby.dir_cntrl0 680840319.94                       # Per-master write average memory access latency
system.mem_ctrls0.pageHitRate                   31.49                       # Row buffer hit rate, read and write combined
system.mem_ctrls0.rank1.actEnergy         45760988280                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0.rank1.preEnergy         24322519320                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0.rank1.readEnergy        58540474440                       # Energy for read commands per rank (pJ)
system.mem_ctrls0.rank1.writeEnergy        7960207680                       # Energy for write commands per rank (pJ)
system.mem_ctrls0.rank1.refreshEnergy    7503057378960.000977                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0.rank1.actBackEnergy    3962727078330                       # Energy for active background per rank (pJ)
system.mem_ctrls0.rank1.preBackEnergy    33161637160320                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls0.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls0.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls0.rank1.totalEnergy      44764005807330                       # Total energy per rank (pJ)
system.mem_ctrls0.rank1.averagePower       470.959024                       # Core power per rank (mW)
system.mem_ctrls0.rank1.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls0.rank1.memoryStateTime::IDLE 86175102465759                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::REF 3173882140000                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::ACT 5699636460241                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls0.rank0.actEnergy         53192921460                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0.rank0.preEnergy         28272681690                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0.rank0.readEnergy        63796692540                       # Energy for read commands per rank (pJ)
system.mem_ctrls0.rank0.writeEnergy        8200265040                       # Energy for write commands per rank (pJ)
system.mem_ctrls0.rank0.refreshEnergy    7503057378960.000977                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0.rank0.actBackEnergy    4000545188670                       # Energy for active background per rank (pJ)
system.mem_ctrls0.rank0.preBackEnergy    33129790330560                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls0.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls0.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls0.rank0.totalEnergy      44786855458920                       # Total energy per rank (pJ)
system.mem_ctrls0.rank0.averagePower       471.199424                       # Core power per rank (mW)
system.mem_ctrls0.rank0.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls0.rank0.memoryStateTime::IDLE 86091826739620                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::REF 3173882140000                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::ACT 5782912186380                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls0.power_state.pwrStateResidencyTicks::UNDEFINED 95048621066000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls1.bytes_read::.ruby.dir_cntrl1   1051351232                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::total        1051351232                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_written::.ruby.dir_cntrl1    221006912                       # Number of bytes written to this memory
system.mem_ctrls1.bytes_written::total      221006912                       # Number of bytes written to this memory
system.mem_ctrls1.num_reads::.ruby.dir_cntrl1     16427363                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::total           16427363                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_writes::.ruby.dir_cntrl1      3453233                       # Number of write requests responded to by this memory
system.mem_ctrls1.num_writes::total           3453233                       # Number of write requests responded to by this memory
system.mem_ctrls1.bw_read::.ruby.dir_cntrl1     11061194                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::total             11061194                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_write::.ruby.dir_cntrl1      2325199                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_write::total             2325199                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_total::.ruby.dir_cntrl1     13386392                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::total            13386392                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.avgPriority_.ruby.dir_cntrl1::samples  18644430.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.priorityMinLatency     0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls1.priorityMaxLatency     3.954799232750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls1.numReadWriteTurnArounds       175263                       # Number of turnarounds from READ to WRITE
system.mem_ctrls1.numWriteReadTurnArounds       175263                       # Number of turnarounds from WRITE to READ
system.mem_ctrls1.numStayReadState           58659487                       # Number of times bus staying in READ state
system.mem_ctrls1.numStayWriteState           2923896                       # Number of times bus staying in WRITE state
system.mem_ctrls1.readReqs                   16427363                       # Number of read requests accepted
system.mem_ctrls1.writeReqs                   3453233                       # Number of write requests accepted
system.mem_ctrls1.readBursts                 16427363                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls1.writeBursts                 3453233                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls1.servicedByWrQ                877495                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls1.mergedWrBursts               358671                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls1.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls1.perBankRdBursts::0          1512548                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::1           815724                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::2          1485324                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::3          1065423                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::4          1034771                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::5           908511                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::6           590502                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::7           966319                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::8           902643                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::9           753793                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::10         1138401                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::11          837444                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::12          889235                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::13          928451                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::14          867794                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::15          852985                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::0           204177                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::1           184143                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::2           165253                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::3           195165                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::4           264224                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::5           195850                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::6           176334                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::7           184419                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::8           176195                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::9           159064                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::10          202545                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::11          239815                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::12          180554                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::13          181674                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::14          199110                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::15          186009                       # Per bank write bursts
system.mem_ctrls1.avgRdQLen                      1.00                       # Average read queue length when enqueuing
system.mem_ctrls1.avgWrQLen                     24.50                       # Average write queue length when enqueuing
system.mem_ctrls1.totQLat                280419068643                       # Total ticks spent queuing
system.mem_ctrls1.totBusLat               77749340000                       # Total ticks spent in databus transfers
system.mem_ctrls1.totMemAccLat           571979093643                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls1.avgQLat                    18033.53                       # Average queueing delay per DRAM burst
system.mem_ctrls1.avgBusLat                   5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls1.avgMemAccLat               36783.53                       # Average memory access latency per DRAM burst
system.mem_ctrls1.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls1.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls1.readRowHits                 4872165                       # Number of row buffer hits during reads
system.mem_ctrls1.writeRowHits                1512304                       # Number of row buffer hits during writes
system.mem_ctrls1.readRowHitRate                31.33                       # Row buffer hit rate for reads
system.mem_ctrls1.writeRowHitRate               48.87                       # Row buffer hit rate for writes
system.mem_ctrls1.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::6             16427363                       # Read request sizes (log2)
system.mem_ctrls1.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::6             3453233                       # Write request sizes (log2)
system.mem_ctrls1.rdQLenPdf::0               13913584                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::1                1336329                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::2                 103381                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::3                  19577                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::4                  20046                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::5                  52983                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::6                  32686                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::7                  21754                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::8                  18318                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::9                  12581                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::10                  7021                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::11                  3862                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::12                  2408                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::13                  1831                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::14                  1563                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::15                  1303                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::16                   517                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::17                   111                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::18                    12                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::19                     1                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::0                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::1                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::2                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::3                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::4                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::5                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::6                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::7                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::8                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::9                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::10                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::11                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::12                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::13                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::14                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::15                135297                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::16                140135                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::17                170021                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::18                175296                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::19                177634                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::20                177037                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::21                177953                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::22                177427                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::23                177098                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::24                177001                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::25                176543                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::26                176459                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::27                176225                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::28                176089                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::29                175904                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::30                175800                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::31                175504                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::32                175504                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::33                   639                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::34                   326                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::35                   252                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::36                   173                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::37                   127                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::38                    72                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::39                    26                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::40                     5                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.bytesPerActivate::samples     12259923                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::mean    97.328585                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::gmean    81.477249                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::stdev    94.643585                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::0-127      9325497     76.06%     76.06% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::128-255      2267373     18.49%     94.56% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::256-383       384898      3.14%     97.70% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::384-511       129727      1.06%     98.76% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::512-639        60849      0.50%     99.25% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::640-767        28256      0.23%     99.48% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::768-895        17125      0.14%     99.62% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::896-1023        10815      0.09%     99.71% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::1024-1151        35383      0.29%    100.00% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::total     12259923                       # Bytes accessed per row activation
system.mem_ctrls1.rdPerTurnAround::samples       175263                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::mean     88.722275                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::stdev   240.295776                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::0-511       174829     99.75%     99.75% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::512-1023          155      0.09%     99.84% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::1024-1535           34      0.02%     99.86% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::1536-2047           23      0.01%     99.87% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::2048-2559           28      0.02%     99.89% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::2560-3071            8      0.00%     99.89% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::3072-3583           11      0.01%     99.90% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::3584-4095            8      0.00%     99.90% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::4096-4607            7      0.00%     99.91% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::4608-5119           10      0.01%     99.91% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::5120-5631           18      0.01%     99.92% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::5632-6143           22      0.01%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::6144-6655            9      0.01%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::6656-7167            3      0.00%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::7168-7679           42      0.02%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::7680-8191           15      0.01%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::8192-8703            4      0.00%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::8704-9215           31      0.02%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::9216-9727            2      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::12800-13311            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::14336-14847            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::14848-15359            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::15872-16383            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::total       175263                       # Reads before turning the bus around for writes
system.mem_ctrls1.wrPerTurnAround::samples       175263                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::mean     17.656499                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::gmean    17.630284                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::stdev     0.960641                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::16           35952     20.51%     20.51% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::17            3425      1.95%     22.47% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::18          125599     71.66%     94.13% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::19            7566      4.32%     98.45% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::20            1707      0.97%     99.42% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::21             627      0.36%     99.78% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::22             164      0.09%     99.87% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::23              65      0.04%     99.91% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::24              39      0.02%     99.93% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::25              23      0.01%     99.95% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::26              32      0.02%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::27              27      0.02%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::28              23      0.01%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::29               8      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::30               6      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::total       175263                       # Writes before turning the bus around for reads
system.mem_ctrls1.bytesReadDRAM             995191552                       # Total number of bytes read from DRAM
system.mem_ctrls1.bytesReadWrQ               56159680                       # Total number of bytes read from write queue
system.mem_ctrls1.bytesWritten              198049984                       # Total number of bytes written to DRAM
system.mem_ctrls1.bytesReadSys             1051351232                       # Total read bytes from the system interface side
system.mem_ctrls1.bytesWrittenSys           221006912                       # Total written bytes from the system interface side
system.mem_ctrls1.avgRdBW                       10.47                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls1.avgWrBW                        2.08                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls1.avgRdBWSys                    11.06                       # Average system read bandwidth in MiByte/s
system.mem_ctrls1.avgWrBWSys                     2.33                       # Average system write bandwidth in MiByte/s
system.mem_ctrls1.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls1.busUtil                        0.10                       # Data bus utilization in percentage
system.mem_ctrls1.busUtilRead                    0.08                       # Data bus utilization in percentage for reads
system.mem_ctrls1.busUtilWrite                   0.02                       # Data bus utilization in percentage for writes
system.mem_ctrls1.totGap                 95048620713000                       # Total gap between requests
system.mem_ctrls1.avgGap                   4780974.41                       # Average gap between requests
system.mem_ctrls1.masterReadBytes::.ruby.dir_cntrl1    995191552                       # Per-master bytes read from memory
system.mem_ctrls1.masterWriteBytes::.ruby.dir_cntrl1    198049984                       # Per-master bytes write to memory
system.mem_ctrls1.masterReadRate::.ruby.dir_cntrl1 10470341.819151246920                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterWriteRate::.ruby.dir_cntrl1 2083670.249802759150                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls1.masterReadAccesses::.ruby.dir_cntrl1     16427363                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterWriteAccesses::.ruby.dir_cntrl1      3453233                       # Per-master write serviced memory accesses
system.mem_ctrls1.masterReadTotalLat::.ruby.dir_cntrl1 571979093643                       # Per-master read total memory access latency
system.mem_ctrls1.masterWriteTotalLat::.ruby.dir_cntrl1 2322300747028073                       # Per-master write total memory access latency
system.mem_ctrls1.masterReadAvgLat::.ruby.dir_cntrl1     34818.68                       # Per-master read average memory access latency
system.mem_ctrls1.masterWriteAvgLat::.ruby.dir_cntrl1 672500450.17                       # Per-master write average memory access latency
system.mem_ctrls1.pageHitRate                   34.24                       # Row buffer hit rate, read and write combined
system.mem_ctrls1.rank1.actEnergy         38106215700                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1.rank1.preEnergy         20253915000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1.rank1.readEnergy        51199126440                       # Energy for read commands per rank (pJ)
system.mem_ctrls1.rank1.writeEnergy        7960322520                       # Energy for write commands per rank (pJ)
system.mem_ctrls1.rank1.refreshEnergy    7503057378960.000977                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1.rank1.actBackEnergy    3376921402410                       # Energy for active background per rank (pJ)
system.mem_ctrls1.rank1.preBackEnergy    33654947203200                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls1.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls1.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls1.rank1.totalEnergy      44652445564230                       # Total energy per rank (pJ)
system.mem_ctrls1.rank1.averagePower       469.785306                       # Core power per rank (mW)
system.mem_ctrls1.rank1.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls1.rank1.memoryStateTime::IDLE 87463685872977                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::REF 3173882140000                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::ACT 4411053053023                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls1.rank0.actEnergy         49429684500                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1.rank0.preEnergy         26272492785                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1.rank0.readEnergy        59826931080                       # Energy for read commands per rank (pJ)
system.mem_ctrls1.rank0.writeEnergy        8193129300                       # Energy for write commands per rank (pJ)
system.mem_ctrls1.rank0.refreshEnergy    7503057378960.000977                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1.rank0.actBackEnergy    3995566079640                       # Energy for active background per rank (pJ)
system.mem_ctrls1.rank0.preBackEnergy    33133983264480                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls1.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls1.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls1.rank0.totalEnergy      44776328960745                       # Total energy per rank (pJ)
system.mem_ctrls1.rank0.averagePower       471.088675                       # Core power per rank (mW)
system.mem_ctrls1.rank0.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls1.rank0.memoryStateTime::IDLE 86102758496206                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::REF 3173882140000                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::ACT 5771980429794                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls1.power_state.pwrStateResidencyTicks::UNDEFINED 95048621066000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.iobus.trans_dist::ReadReq               124370                       # Transaction distribution
system.iobus.trans_dist::ReadResp              124370                       # Transaction distribution
system.iobus.trans_dist::WriteReq              488548                       # Transaction distribution
system.iobus.trans_dist::WriteResp             488548                       # Transaction distribution
system.iobus.pkt_count_system.pc.south_bridge.io_apic.int_master::system.ruby.l1_cntrl0.sequencer.pio-slave-port          424                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.pc.south_bridge.io_apic.int_master::system.ruby.l1_cntrl1.sequencer.pio-slave-port        52984                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.pc.south_bridge.io_apic.int_master::system.ruby.l1_cntrl2.sequencer.pio-slave-port            6                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.pc.south_bridge.io_apic.int_master::system.ruby.l1_cntrl3.sequencer.pio-slave-port           18                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.pc.south_bridge.io_apic.int_master::total        53432                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl0.sequencer.mem-master-port::system.pc.south_bridge.cmos.pio           60                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl0.sequencer.mem-master-port::system.pc.south_bridge.ide.pio        11220                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl0.sequencer.mem-master-port::system.pc.south_bridge.pic1.pio           52                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl0.sequencer.mem-master-port::system.pc.south_bridge.pic2.pio           36                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl0.sequencer.mem-master-port::system.pc.south_bridge.pit.pio        37654                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl0.sequencer.mem-master-port::system.pc.south_bridge.speaker.pio            4                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl0.sequencer.mem-master-port::system.pc.south_bridge.io_apic.pio          710                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl0.sequencer.mem-master-port::system.pc.i_dont_exist1.pio           12                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl0.sequencer.mem-master-port::system.pc.behind_pci.pio            2                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl0.sequencer.mem-master-port::system.pc.com_1.pio        20818                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl0.sequencer.mem-master-port::system.ruby.l1_cntrl0.sequencer.pio-slave-port       197598                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl0.sequencer.mem-master-port::system.ruby.l1_cntrl1.sequencer.pio-slave-port          720                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl0.sequencer.mem-master-port::system.ruby.l1_cntrl2.sequencer.pio-slave-port          182                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl0.sequencer.mem-master-port::system.ruby.l1_cntrl3.sequencer.pio-slave-port          726                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl0.sequencer.mem-master-port::system.pc.pci_host.pio           84                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl0.sequencer.mem-master-port::total       269878                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl1.sequencer.mem-master-port::system.pc.south_bridge.ide.pio        26680                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl1.sequencer.mem-master-port::system.pc.com_1.pio       199758                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl1.sequencer.mem-master-port::system.ruby.l1_cntrl0.sequencer.pio-slave-port          730                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl1.sequencer.mem-master-port::system.ruby.l1_cntrl1.sequencer.pio-slave-port       205544                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl1.sequencer.mem-master-port::system.ruby.l1_cntrl2.sequencer.pio-slave-port          886                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl1.sequencer.mem-master-port::system.ruby.l1_cntrl3.sequencer.pio-slave-port         1228                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl1.sequencer.mem-master-port::total       434826                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl2.sequencer.mem-master-port::system.pc.south_bridge.ide.pio        15062                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl2.sequencer.mem-master-port::system.pc.south_bridge.keyboard.pio           12                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl2.sequencer.mem-master-port::system.pc.com_1.pio         6720                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl2.sequencer.mem-master-port::system.ruby.l1_cntrl0.sequencer.pio-slave-port         1272                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl2.sequencer.mem-master-port::system.ruby.l1_cntrl1.sequencer.pio-slave-port         1640                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl2.sequencer.mem-master-port::system.ruby.l1_cntrl2.sequencer.pio-slave-port       200484                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl2.sequencer.mem-master-port::system.ruby.l1_cntrl3.sequencer.pio-slave-port          614                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl2.sequencer.mem-master-port::total       225804                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl3.sequencer.mem-master-port::system.pc.south_bridge.ide.pio        19066                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl3.sequencer.mem-master-port::system.pc.south_bridge.keyboard.pio          256                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl3.sequencer.mem-master-port::system.pc.south_bridge.pic1.pio            8                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl3.sequencer.mem-master-port::system.pc.south_bridge.pic2.pio           14                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl3.sequencer.mem-master-port::system.pc.south_bridge.io_apic.pio          130                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl3.sequencer.mem-master-port::system.pc.com_1.pio        23974                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl3.sequencer.mem-master-port::system.pc.fake_com_2.pio           12                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl3.sequencer.mem-master-port::system.pc.fake_com_3.pio           12                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl3.sequencer.mem-master-port::system.pc.fake_com_4.pio           12                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl3.sequencer.mem-master-port::system.ruby.l1_cntrl0.sequencer.pio-slave-port          838                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl3.sequencer.mem-master-port::system.ruby.l1_cntrl1.sequencer.pio-slave-port          586                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl3.sequencer.mem-master-port::system.ruby.l1_cntrl2.sequencer.pio-slave-port          420                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl3.sequencer.mem-master-port::system.ruby.l1_cntrl3.sequencer.pio-slave-port       196326                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl3.sequencer.mem-master-port::system.pc.pci_host.pio          242                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl3.sequencer.mem-master-port::total       241896                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                 1225836                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.pc.south_bridge.io_apic.int_master::system.ruby.l1_cntrl0.sequencer.pio-slave-port          848                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.pc.south_bridge.io_apic.int_master::system.ruby.l1_cntrl1.sequencer.pio-slave-port       105968                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.pc.south_bridge.io_apic.int_master::system.ruby.l1_cntrl2.sequencer.pio-slave-port           12                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.pc.south_bridge.io_apic.int_master::system.ruby.l1_cntrl3.sequencer.pio-slave-port           36                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.pc.south_bridge.io_apic.int_master::total       106864                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl0.sequencer.mem-master-port::system.pc.south_bridge.cmos.pio           30                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl0.sequencer.mem-master-port::system.pc.south_bridge.ide.pio         6600                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl0.sequencer.mem-master-port::system.pc.south_bridge.pic1.pio           26                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl0.sequencer.mem-master-port::system.pc.south_bridge.pic2.pio           18                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl0.sequencer.mem-master-port::system.pc.south_bridge.pit.pio        18827                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl0.sequencer.mem-master-port::system.pc.south_bridge.speaker.pio            2                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl0.sequencer.mem-master-port::system.pc.south_bridge.io_apic.pio         1420                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl0.sequencer.mem-master-port::system.pc.i_dont_exist1.pio            6                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl0.sequencer.mem-master-port::system.pc.behind_pci.pio            1                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl0.sequencer.mem-master-port::system.pc.com_1.pio        10409                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl0.sequencer.mem-master-port::system.ruby.l1_cntrl0.sequencer.pio-slave-port       395196                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl0.sequencer.mem-master-port::system.ruby.l1_cntrl1.sequencer.pio-slave-port         1440                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl0.sequencer.mem-master-port::system.ruby.l1_cntrl2.sequencer.pio-slave-port          364                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl0.sequencer.mem-master-port::system.ruby.l1_cntrl3.sequencer.pio-slave-port         1452                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl0.sequencer.mem-master-port::system.pc.pci_host.pio           95                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl0.sequencer.mem-master-port::total       435886                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl1.sequencer.mem-master-port::system.pc.south_bridge.ide.pio        14048                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl1.sequencer.mem-master-port::system.pc.com_1.pio        99879                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl1.sequencer.mem-master-port::system.ruby.l1_cntrl0.sequencer.pio-slave-port         1460                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl1.sequencer.mem-master-port::system.ruby.l1_cntrl1.sequencer.pio-slave-port       411088                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl1.sequencer.mem-master-port::system.ruby.l1_cntrl2.sequencer.pio-slave-port         1772                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl1.sequencer.mem-master-port::system.ruby.l1_cntrl3.sequencer.pio-slave-port         2456                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl1.sequencer.mem-master-port::total       530703                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl2.sequencer.mem-master-port::system.pc.south_bridge.ide.pio         8860                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl2.sequencer.mem-master-port::system.pc.south_bridge.keyboard.pio            6                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl2.sequencer.mem-master-port::system.pc.com_1.pio         3360                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl2.sequencer.mem-master-port::system.ruby.l1_cntrl0.sequencer.pio-slave-port         2544                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl2.sequencer.mem-master-port::system.ruby.l1_cntrl1.sequencer.pio-slave-port         3280                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl2.sequencer.mem-master-port::system.ruby.l1_cntrl2.sequencer.pio-slave-port       400968                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl2.sequencer.mem-master-port::system.ruby.l1_cntrl3.sequencer.pio-slave-port         1228                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl2.sequencer.mem-master-port::total       420246                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl3.sequencer.mem-master-port::system.pc.south_bridge.ide.pio        11412                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl3.sequencer.mem-master-port::system.pc.south_bridge.keyboard.pio          128                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl3.sequencer.mem-master-port::system.pc.south_bridge.pic1.pio            4                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl3.sequencer.mem-master-port::system.pc.south_bridge.pic2.pio            7                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl3.sequencer.mem-master-port::system.pc.south_bridge.io_apic.pio          260                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl3.sequencer.mem-master-port::system.pc.com_1.pio        11987                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl3.sequencer.mem-master-port::system.pc.fake_com_2.pio            6                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl3.sequencer.mem-master-port::system.pc.fake_com_3.pio            6                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl3.sequencer.mem-master-port::system.pc.fake_com_4.pio            6                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl3.sequencer.mem-master-port::system.ruby.l1_cntrl0.sequencer.pio-slave-port         1676                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl3.sequencer.mem-master-port::system.ruby.l1_cntrl1.sequencer.pio-slave-port         1172                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl3.sequencer.mem-master-port::system.ruby.l1_cntrl2.sequencer.pio-slave-port          840                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl3.sequencer.mem-master-port::system.ruby.l1_cntrl3.sequencer.pio-slave-port       392652                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl3.sequencer.mem-master-port::system.pc.pci_host.pio          349                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl3.sequencer.mem-master-port::total       420505                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                  1914204                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer4.occupancy                63000                       # Layer occupancy (ticks)
system.iobus.reqLayer4.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer5.occupancy                49500                       # Layer occupancy (ticks)
system.iobus.reqLayer5.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer6.occupancy             18838000                       # Layer occupancy (ticks)
system.iobus.reqLayer6.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer7.occupancy                 3000                       # Layer occupancy (ticks)
system.iobus.reqLayer7.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer0.occupancy                53000                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer2.occupancy             65404000                       # Layer occupancy (ticks)
system.iobus.reqLayer2.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer3.occupancy               194000                       # Layer occupancy (ticks)
system.iobus.reqLayer3.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer8.occupancy               734993                       # Layer occupancy (ticks)
system.iobus.reqLayer8.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer9.occupancy                12500                       # Layer occupancy (ticks)
system.iobus.reqLayer9.utilization                0.0                       # Layer utilization (%)
system.iobus.power_state.pwrStateResidencyTicks::UNDEFINED 95048621066000                       # Cumulative time (in ticks) in various power states
system.iobus.reqLayer19.occupancy           205073829                       # Layer occupancy (ticks)
system.iobus.reqLayer19.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer17.occupancy           204889575                       # Layer occupancy (ticks)
system.iobus.reqLayer17.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer14.occupancy                9500                       # Layer occupancy (ticks)
system.iobus.reqLayer14.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer15.occupancy                9000                       # Layer occupancy (ticks)
system.iobus.reqLayer15.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer12.occupancy           175037500                       # Layer occupancy (ticks)
system.iobus.reqLayer12.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer13.occupancy                9000                       # Layer occupancy (ticks)
system.iobus.reqLayer13.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer11.occupancy                2000                       # Layer occupancy (ticks)
system.iobus.reqLayer11.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer18.occupancy           270713283                       # Layer occupancy (ticks)
system.iobus.reqLayer18.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer9.occupancy           179878500                       # Layer occupancy (ticks)
system.iobus.respLayer9.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer5.occupancy           352296000                       # Layer occupancy (ticks)
system.iobus.respLayer5.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer7.occupancy           168549000                       # Layer occupancy (ticks)
system.iobus.respLayer7.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer0.occupancy            36878754                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer3.occupancy           211174000                       # Layer occupancy (ticks)
system.iobus.respLayer3.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer22.occupancy              252500                       # Layer occupancy (ticks)
system.iobus.reqLayer22.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer20.occupancy           202447695                       # Layer occupancy (ticks)
system.iobus.reqLayer20.utilization               0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
