

================================================================
== Vitis HLS Report for 'conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_17_9_5_3_0_7u_config4_s'
================================================================
* Date:           Wed Feb 11 15:57:46 2026

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        cnn_core_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: kintexuplus
* Target device:  xcku5p-ffvb676-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  3.562 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     3075|     3075|  15.375 us|  15.375 us|  3075|  3075|       no|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        +---------------------------------------------------------------------------------+-----------------------------------------------------------------------+---------+---------+-----------+-----------+-----+-----+---------+
        |                                                                                 |                                                                       |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
        |                                     Instance                                    |                                 Module                                |   min   |   max   |    min    |    max    | min | max |   Type  |
        +---------------------------------------------------------------------------------+-----------------------------------------------------------------------+---------+---------+-----------+-----------+-----+-----+---------+
        |grp_compute_output_buffer_1d_array_array_ap_fixed_17_9_5_3_0_7u_config4_s_fu_60  |compute_output_buffer_1d_array_array_ap_fixed_17_9_5_3_0_7u_config4_s  |        3|        3|  15.000 ns|  15.000 ns|    3|    3|      yes|
        +---------------------------------------------------------------------------------+-----------------------------------------------------------------------+---------+---------+-----------+-----------+-----+-----+---------+

        * Loop: 
        +----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                  |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |             Loop Name            |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- ReadInputHeight_ReadInputWidth  |     3073|     3073|         5|          3|          1|  1024|       yes|
        +----------------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|      51|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|    25|     679|    1405|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|     110|    -|
|Register         |        -|     -|      20|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|    25|     699|    1566|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      960|  1824|  433920|  216960|   64|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|     1|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +---------------------------------------------------------------------------------+-----------------------------------------------------------------------+---------+----+-----+------+-----+
    |                                     Instance                                    |                                 Module                                | BRAM_18K| DSP|  FF |  LUT | URAM|
    +---------------------------------------------------------------------------------+-----------------------------------------------------------------------+---------+----+-----+------+-----+
    |grp_compute_output_buffer_1d_array_array_ap_fixed_17_9_5_3_0_7u_config4_s_fu_60  |compute_output_buffer_1d_array_array_ap_fixed_17_9_5_3_0_7u_config4_s  |        0|  25|  679|  1405|    0|
    +---------------------------------------------------------------------------------+-----------------------------------------------------------------------+---------+----+-----+------+-----+
    |Total                                                                            |                                                                       |        0|  25|  679|  1405|    0|
    +---------------------------------------------------------------------------------+-----------------------------------------------------------------------+---------+----+-----+------+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +------------------------------------------+----------+----+---+----+------------+------------+
    |               Variable Name              | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------------------------+----------+----+---+----+------------+------------+
    |add_ln25_fu_96_p2                         |         +|   0|  0|  18|          11|           1|
    |ap_block_pp0_stage0_11001                 |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage0_11001_ignoreCallOp21  |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage1_11001_ignoreCallOp19  |       and|   0|  0|   2|           1|           1|
    |ap_block_state2_pp0_stage1_iter0          |       and|   0|  0|   2|           1|           1|
    |ap_condition_161                          |       and|   0|  0|   2|           1|           1|
    |icmp_ln25_fu_90_p2                        |      icmp|   0|  0|  19|          11|          12|
    |ap_block_pp0_stage1_11001                 |        or|   0|  0|   2|           1|           1|
    |ap_enable_pp0                             |       xor|   0|  0|   2|           1|           2|
    +------------------------------------------+----------+----+---+----+------------+------------+
    |Total                                     |          |   0|  0|  51|          29|          21|
    +------------------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------------------+----+-----------+-----+-----------+
    |                 Name                 | LUT| Input Size| Bits| Total Bits|
    +--------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                             |  20|          4|    1|          4|
    |ap_done_int                           |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0               |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0_reg           |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1               |   9|          2|    1|          2|
    |ap_sig_allocacmp_indvar_flatten_load  |   9|          2|   11|         22|
    |indvar_flatten_fu_50                  |   9|          2|   11|         22|
    |layer11_out_blk_n                     |   9|          2|    1|          2|
    |layer4_out_blk_n                      |   9|          2|    1|          2|
    |layer4_out_write                      |   9|          2|    1|          2|
    |real_start                            |   9|          2|    1|          2|
    +--------------------------------------+----+-----------+-----+-----------+
    |Total                                 | 110|         24|   31|         64|
    +--------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------------------------------------------------------------------+----+----+-----+-----------+
    |                                             Name                                             | FF | LUT| Bits| Const Bits|
    +----------------------------------------------------------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                                                                     |   3|   0|    3|          0|
    |ap_done_reg                                                                                   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0_reg                                                                   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                                                                       |   1|   0|    1|          0|
    |grp_compute_output_buffer_1d_array_array_ap_fixed_17_9_5_3_0_7u_config4_s_fu_60_ap_start_reg  |   1|   0|    1|          0|
    |icmp_ln25_reg_114                                                                             |   1|   0|    1|          0|
    |indvar_flatten_fu_50                                                                          |  11|   0|   11|          0|
    |start_once_reg                                                                                |   1|   0|    1|          0|
    +----------------------------------------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                                                         |  20|   0|   20|          0|
    +----------------------------------------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------------+-----+-----+------------+-----------------------------------------------------------------------+--------------+
|          RTL Ports         | Dir | Bits|  Protocol  |                             Source Object                             |    C Type    |
+----------------------------+-----+-----+------------+-----------------------------------------------------------------------+--------------+
|ap_clk                      |   in|    1|  ap_ctrl_hs|  conv_2d_cl<array<ap_fixed,1u>,array<ap_fixed<17,9,5,3,0>,7u>,config4>|  return value|
|ap_rst                      |   in|    1|  ap_ctrl_hs|  conv_2d_cl<array<ap_fixed,1u>,array<ap_fixed<17,9,5,3,0>,7u>,config4>|  return value|
|ap_start                    |   in|    1|  ap_ctrl_hs|  conv_2d_cl<array<ap_fixed,1u>,array<ap_fixed<17,9,5,3,0>,7u>,config4>|  return value|
|start_full_n                |   in|    1|  ap_ctrl_hs|  conv_2d_cl<array<ap_fixed,1u>,array<ap_fixed<17,9,5,3,0>,7u>,config4>|  return value|
|ap_done                     |  out|    1|  ap_ctrl_hs|  conv_2d_cl<array<ap_fixed,1u>,array<ap_fixed<17,9,5,3,0>,7u>,config4>|  return value|
|ap_continue                 |   in|    1|  ap_ctrl_hs|  conv_2d_cl<array<ap_fixed,1u>,array<ap_fixed<17,9,5,3,0>,7u>,config4>|  return value|
|ap_idle                     |  out|    1|  ap_ctrl_hs|  conv_2d_cl<array<ap_fixed,1u>,array<ap_fixed<17,9,5,3,0>,7u>,config4>|  return value|
|ap_ready                    |  out|    1|  ap_ctrl_hs|  conv_2d_cl<array<ap_fixed,1u>,array<ap_fixed<17,9,5,3,0>,7u>,config4>|  return value|
|start_out                   |  out|    1|  ap_ctrl_hs|  conv_2d_cl<array<ap_fixed,1u>,array<ap_fixed<17,9,5,3,0>,7u>,config4>|  return value|
|start_write                 |  out|    1|  ap_ctrl_hs|  conv_2d_cl<array<ap_fixed,1u>,array<ap_fixed<17,9,5,3,0>,7u>,config4>|  return value|
|layer11_out_dout            |   in|   12|     ap_fifo|                                                            layer11_out|       pointer|
|layer11_out_num_data_valid  |   in|   11|     ap_fifo|                                                            layer11_out|       pointer|
|layer11_out_fifo_cap        |   in|   11|     ap_fifo|                                                            layer11_out|       pointer|
|layer11_out_empty_n         |   in|    1|     ap_fifo|                                                            layer11_out|       pointer|
|layer11_out_read            |  out|    1|     ap_fifo|                                                            layer11_out|       pointer|
|layer4_out_din              |  out|  119|     ap_fifo|                                                             layer4_out|       pointer|
|layer4_out_num_data_valid   |   in|   10|     ap_fifo|                                                             layer4_out|       pointer|
|layer4_out_fifo_cap         |   in|   10|     ap_fifo|                                                             layer4_out|       pointer|
|layer4_out_full_n           |   in|    1|     ap_fifo|                                                             layer4_out|       pointer|
|layer4_out_write            |  out|    1|     ap_fifo|                                                             layer4_out|       pointer|
+----------------------------+-----+-----+------------+-----------------------------------------------------------------------+--------------+

