$date
	Thu Feb 11 22:53:57 2016
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module circuit4_tb $end
$var wire 1 ! C $end
$var wire 1 " S $end
$var reg 1 # A $end
$var reg 1 $ B $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0$
0#
0"
0!
$end
#1
1"
1$
#2
0$
1#
#3
0"
1!
1$
#4
