#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Wed Oct 21 15:21:32 2020
# Process ID: 8044
# Current directory: D:/Verilog_Projects/pynq_pwm/pynq_pwm.runs/design_1_ax_pwm_3_0_synth_1
# Command line: vivado.exe -log design_1_ax_pwm_3_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_ax_pwm_3_0.tcl
# Log file: D:/Verilog_Projects/pynq_pwm/pynq_pwm.runs/design_1_ax_pwm_3_0_synth_1/design_1_ax_pwm_3_0.vds
# Journal file: D:/Verilog_Projects/pynq_pwm/pynq_pwm.runs/design_1_ax_pwm_3_0_synth_1\vivado.jou
#-----------------------------------------------------------
source design_1_ax_pwm_3_0.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/HLS_projects/pynq_pwm/solution1/impl/ip/xilinx_com_hls_pwm_1_0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/HLS_projects/pynq_pwm_interconnect/solution1/impl/ip/xilinx_com_hls_pwm_inter_1_0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/Documents/HUST/4/FPGA/AX7010_2017.4.1/course_s2_sdk/07_custom_pwm_ip/repo/ax_pwm_1.0'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2018.3/data/ip'.
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP design_1_ax_pwm_3_0, cache-ID = 45cf99d64beafdbd.
INFO: [Common 17-206] Exiting Vivado at Wed Oct 21 15:21:48 2020...
