/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire [17:0] celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_11z;
  reg [3:0] celloutsig_0_12z;
  wire [2:0] celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire [4:0] celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire [2:0] celloutsig_0_18z;
  wire celloutsig_0_19z;
  wire [6:0] celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire celloutsig_0_23z;
  wire celloutsig_0_28z;
  wire celloutsig_0_2z;
  wire celloutsig_0_30z;
  wire [3:0] celloutsig_0_32z;
  wire celloutsig_0_35z;
  wire celloutsig_0_36z;
  wire celloutsig_0_3z;
  wire [11:0] celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire [7:0] celloutsig_0_9z;
  wire celloutsig_1_0z;
  reg [11:0] celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire celloutsig_1_12z;
  wire celloutsig_1_15z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire [21:0] celloutsig_1_3z;
  wire [14:0] celloutsig_1_4z;
  wire [6:0] celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire [7:0] celloutsig_1_9z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_11z = celloutsig_0_9z[4] ? celloutsig_0_6z : celloutsig_0_1z[4];
  assign celloutsig_1_11z = ~celloutsig_1_3z[0];
  assign celloutsig_0_5z = ~celloutsig_0_4z[10];
  assign celloutsig_0_28z = ~celloutsig_0_13z[1];
  assign celloutsig_0_3z = in_data[24] | ~(celloutsig_0_0z[15]);
  assign celloutsig_0_36z = celloutsig_0_12z[2] | celloutsig_0_7z;
  assign celloutsig_0_23z = celloutsig_0_5z | celloutsig_0_4z[0];
  assign celloutsig_0_0z = in_data[54:37] + in_data[58:41];
  assign celloutsig_0_15z = celloutsig_0_0z[8:4] / { 1'h1, celloutsig_0_13z, celloutsig_0_2z };
  assign celloutsig_0_1z = in_data[64:58] / { 1'h1, in_data[24:19] };
  assign celloutsig_1_7z = { celloutsig_1_3z[15:7], celloutsig_1_1z } == celloutsig_1_4z[10:1];
  assign celloutsig_1_18z = celloutsig_1_4z[13:10] == celloutsig_1_9z[5:2];
  assign celloutsig_1_19z = { celloutsig_1_9z[3:1], celloutsig_1_6z, celloutsig_1_15z, celloutsig_1_15z } == celloutsig_1_9z[6:1];
  assign celloutsig_0_16z = { celloutsig_0_0z[17:1], celloutsig_0_8z } == { celloutsig_0_6z, celloutsig_0_10z, celloutsig_0_7z, celloutsig_0_12z, celloutsig_0_12z, celloutsig_0_1z };
  assign celloutsig_1_12z = { celloutsig_1_4z[14:4], celloutsig_1_0z, celloutsig_1_7z } === { celloutsig_1_10z[5:1], celloutsig_1_5z, celloutsig_1_11z };
  assign celloutsig_1_15z = in_data[114:112] === { celloutsig_1_9z[5:4], celloutsig_1_12z };
  assign celloutsig_0_6z = { celloutsig_0_4z[11:1], celloutsig_0_3z } === { celloutsig_0_4z[10:7], celloutsig_0_5z, celloutsig_0_1z };
  assign celloutsig_0_19z = celloutsig_0_15z[3:2] === { celloutsig_0_4z[0], celloutsig_0_2z };
  assign celloutsig_0_20z = { celloutsig_0_15z[1:0], celloutsig_0_16z } === { celloutsig_0_12z[1:0], celloutsig_0_3z };
  assign celloutsig_0_35z = { in_data[25:22], celloutsig_0_14z, celloutsig_0_10z, celloutsig_0_16z, celloutsig_0_30z, celloutsig_0_20z, celloutsig_0_8z } >= { celloutsig_0_12z[3:1], celloutsig_0_28z, celloutsig_0_8z, celloutsig_0_6z, celloutsig_0_32z };
  assign celloutsig_0_8z = in_data[26:24] >= { celloutsig_0_0z[15:14], celloutsig_0_2z };
  assign celloutsig_0_30z = { celloutsig_0_10z, celloutsig_0_1z, celloutsig_0_7z } >= { celloutsig_0_15z[1:0], celloutsig_0_28z, celloutsig_0_23z, celloutsig_0_18z, celloutsig_0_10z, celloutsig_0_19z };
  assign celloutsig_1_0z = in_data[133:130] > in_data[111:108];
  assign celloutsig_0_14z = celloutsig_0_4z[8:3] > { celloutsig_0_7z, celloutsig_0_6z, celloutsig_0_12z };
  assign celloutsig_1_1z = in_data[130] & ~(in_data[106]);
  assign celloutsig_1_6z = celloutsig_1_4z[14] & ~(celloutsig_1_1z);
  assign celloutsig_0_7z = celloutsig_0_3z & ~(celloutsig_0_1z[1]);
  assign celloutsig_0_10z = { in_data[78:71], celloutsig_0_9z } !== { celloutsig_0_0z[15:1], celloutsig_0_2z };
  assign celloutsig_1_9z = ~ celloutsig_1_3z[9:2];
  assign celloutsig_0_9z = ~ { in_data[15:9], celloutsig_0_6z };
  assign celloutsig_0_32z = ~ { celloutsig_0_15z[3:1], celloutsig_0_14z };
  assign celloutsig_1_4z = { in_data[141:130], celloutsig_1_0z, celloutsig_1_2z, celloutsig_1_2z } | { in_data[111:99], celloutsig_1_2z, celloutsig_1_1z };
  assign celloutsig_1_2z = ^ in_data[112:109];
  assign celloutsig_0_2z = ^ in_data[58:54];
  assign celloutsig_1_3z = { in_data[151:134], celloutsig_1_1z, celloutsig_1_2z, celloutsig_1_0z, celloutsig_1_1z } >> in_data[171:150];
  assign celloutsig_0_4z = { celloutsig_0_0z[17:7], celloutsig_0_2z } >> in_data[66:55];
  assign celloutsig_0_13z = { celloutsig_0_11z, celloutsig_0_3z, celloutsig_0_3z } << { celloutsig_0_1z[4:3], celloutsig_0_2z };
  assign celloutsig_1_5z = celloutsig_1_3z[15:9] - celloutsig_1_3z[20:14];
  assign celloutsig_0_18z = celloutsig_0_1z[4:2] - celloutsig_0_13z;
  always_latch
    if (!clkin_data[64]) celloutsig_1_10z = 12'h000;
    else if (clkin_data[0]) celloutsig_1_10z = in_data[110:99];
  always_latch
    if (clkin_data[32]) celloutsig_0_12z = 4'h0;
    else if (celloutsig_1_19z) celloutsig_0_12z = in_data[28:25];
  assign { out_data[128], out_data[96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_35z, celloutsig_0_36z };
endmodule
