############################################################
## This file is generated automatically by Vivado HLS.
## Please DO NOT edit it.
## Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
############################################################
set_directive_pipeline "hls_fp_accumulator"
set_directive_interface -mode s_axilite "hls_fp_accumulator"
set_directive_interface -mode m_axi -depth 128 -offset slave "hls_fp_accumulator" window0
set_directive_interface -mode s_axilite "hls_fp_accumulator" out
set_directive_interface -mode s_axilite "hls_fp_accumulator" Out
