<?xml version="1.0" encoding="UTF-8"?>
<vivadoHLSLog:LogRoot xmlns:vivadoHLSLog="www.xilinx.com/vivadoHLSLog">
  <errorLogs>
    <logs>
      <synLog/>
      <simLog/>
      <mgLog/>
      <packageLog/>
      <csimLog/>
    </logs>
  </errorLogs>
  <warningLogs>
    <logs>
      <synLog>
        <logs message="WARNING: [RTMG 210-274] Memory 'cnn_forward_local_l40c1_RAM_AUTO_3R2W' is read-only, switch it to a ROM." projectName="adderfp16" solutionName="solution1" date="2022-11-10T14:08:32.083+0530" type="Warning"/>
        <logs message="WARNING: [RTMG 210-274] Memory 'cnn_forward_cnn_forward_Pipeline_VITIS_LOOP_901_4_local_layer4_pool_V_0_0_RAM_AUTO_3R2W' is read-only, switch it to a ROM." projectName="adderfp16" solutionName="solution1" date="2022-11-10T14:08:03.189+0530" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Port 'cnn_forward/ML40C1_q1' has no fanin or fanout and is left dangling.&#xA;               Please use C simulation to confirm this function argument can be read from or written to." projectName="adderfp16" solutionName="solution1" date="2022-11-10T14:07:18.400+0530" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Setting dangling out port 'cnn_forward/ML40C1_d1' to 0." projectName="adderfp16" solutionName="solution1" date="2022-11-10T14:07:18.366+0530" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Port 'cnn_forward/ML40C1_d1' has no fanin or fanout and is left dangling.&#xA;               Please use C simulation to confirm this function argument can be read from or written to." projectName="adderfp16" solutionName="solution1" date="2022-11-10T14:07:18.338+0530" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Setting dangling out port 'cnn_forward/ML40C1_we1' to 0." projectName="adderfp16" solutionName="solution1" date="2022-11-10T14:07:18.327+0530" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Port 'cnn_forward/ML40C1_we1' has no fanin or fanout and is left dangling.&#xA;               Please use C simulation to confirm this function argument can be read from or written to." projectName="adderfp16" solutionName="solution1" date="2022-11-10T14:07:18.301+0530" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Setting dangling out port 'cnn_forward/ML40C1_ce1' to 0." projectName="adderfp16" solutionName="solution1" date="2022-11-10T14:07:18.274+0530" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Port 'cnn_forward/ML40C1_ce1' has no fanin or fanout and is left dangling.&#xA;               Please use C simulation to confirm this function argument can be read from or written to." projectName="adderfp16" solutionName="solution1" date="2022-11-10T14:07:18.261+0530" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Setting dangling out port 'cnn_forward/ML40C1_address1' to 0." projectName="adderfp16" solutionName="solution1" date="2022-11-10T14:07:18.235+0530" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Port 'cnn_forward/ML40C1_address1' has no fanin or fanout and is left dangling.&#xA;               Please use C simulation to confirm this function argument can be read from or written to." projectName="adderfp16" solutionName="solution1" date="2022-11-10T14:07:18.226+0530" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Port 'cnn_forward/ML40C1_q0' has no fanin or fanout and is left dangling.&#xA;               Please use C simulation to confirm this function argument can be read from or written to." projectName="adderfp16" solutionName="solution1" date="2022-11-10T14:07:18.198+0530" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Setting dangling out port 'cnn_forward/ML40C1_d0' to 0." projectName="adderfp16" solutionName="solution1" date="2022-11-10T14:07:18.174+0530" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Port 'cnn_forward/ML40C1_d0' has no fanin or fanout and is left dangling.&#xA;               Please use C simulation to confirm this function argument can be read from or written to." projectName="adderfp16" solutionName="solution1" date="2022-11-10T14:07:18.140+0530" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Setting dangling out port 'cnn_forward/ML40C1_we0' to 0." projectName="adderfp16" solutionName="solution1" date="2022-11-10T14:07:18.129+0530" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Port 'cnn_forward/ML40C1_we0' has no fanin or fanout and is left dangling.&#xA;               Please use C simulation to confirm this function argument can be read from or written to." projectName="adderfp16" solutionName="solution1" date="2022-11-10T14:07:18.102+0530" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Setting dangling out port 'cnn_forward/ML40C1_ce0' to 0." projectName="adderfp16" solutionName="solution1" date="2022-11-10T14:07:18.071+0530" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Port 'cnn_forward/ML40C1_ce0' has no fanin or fanout and is left dangling.&#xA;               Please use C simulation to confirm this function argument can be read from or written to." projectName="adderfp16" solutionName="solution1" date="2022-11-10T14:07:18.057+0530" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Setting dangling out port 'cnn_forward/ML40C1_address0' to 0." projectName="adderfp16" solutionName="solution1" date="2022-11-10T14:07:18.030+0530" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Port 'cnn_forward/ML40C1_address0' has no fanin or fanout and is left dangling.&#xA;               Please use C simulation to confirm this function argument can be read from or written to." projectName="adderfp16" solutionName="solution1" date="2022-11-10T14:07:18.022+0530" type="Warning"/>
        <logs message="WARNING: [HLS 200-880] The II Violation in module 'cnn_forward_Pipeline_VITIS_LOOP_727_1_VITIS_LOOP_730_2' (loop 'VITIS_LOOP_727_1_VITIS_LOOP_730_2'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 0) between 'store' operation ('tmp_write_ln732', conv.cpp:732) of variable 'tmp', conv.cpp:732 on local variable 'tmp' and 'load' operation ('tmp_load', conv.cpp:727) on local variable 'tmp'.&#xA;Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2021.2;t=hls+guidance;d=200-880.html" projectName="adderfp16" solutionName="solution1" date="2022-11-10T14:07:02.795+0530" type="Warning"/>
        <logs message="WARNING: [HLS 200-880] The II Violation in module 'cnn_forward_Pipeline_VITIS_LOOP_727_1_VITIS_LOOP_730_2' (loop 'VITIS_LOOP_727_1_VITIS_LOOP_730_2'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('tmp_write_ln732', conv.cpp:732) of variable 'tmp', conv.cpp:732 on local variable 'tmp' and 'load' operation ('tmp_load', conv.cpp:727) on local variable 'tmp'.&#xA;Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2021.2;t=hls+guidance;d=200-880.html" projectName="adderfp16" solutionName="solution1" date="2022-11-10T14:07:02.776+0530" type="Warning"/>
        <logs message="WARNING: [HLS 200-880] The II Violation in module 'cnn_forward_Pipeline_VITIS_LOOP_727_1_VITIS_LOOP_730_2' (loop 'VITIS_LOOP_727_1_VITIS_LOOP_730_2'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('tmp_write_ln732', conv.cpp:732) of variable 'tmp', conv.cpp:732 on local variable 'tmp' and 'load' operation ('tmp_load', conv.cpp:727) on local variable 'tmp'.&#xA;Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2021.2;t=hls+guidance;d=200-880.html" projectName="adderfp16" solutionName="solution1" date="2022-11-10T14:07:02.761+0530" type="Warning"/>
        <logs message="WARNING: [HLS 200-880] The II Violation in module 'cnn_forward_Pipeline_VITIS_LOOP_727_1_VITIS_LOOP_730_2' (loop 'VITIS_LOOP_727_1_VITIS_LOOP_730_2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('tmp_write_ln732', conv.cpp:732) of variable 'tmp', conv.cpp:732 on local variable 'tmp' and 'load' operation ('tmp_load', conv.cpp:727) on local variable 'tmp'.&#xA;Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2021.2;t=hls+guidance;d=200-880.html" projectName="adderfp16" solutionName="solution1" date="2022-11-10T14:07:02.749+0530" type="Warning"/>
        <logs message="WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_62_7' (conv.cpp:56:7) in function 'conv2D_c1' the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.&#xA;Resolution: For help on HLS 200-960 see www.xilinx.com/cgi-bin/docs/rdoc?v=2021.2;t=hls+guidance;d=200-960.html" projectName="adderfp16" solutionName="solution1" date="2022-11-10T14:06:44.300+0530" type="Warning"/>
        <logs message="WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_156_10' (conv.cpp:150:8) in function 'conv2D_layer1' the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.&#xA;Resolution: For help on HLS 200-960 see www.xilinx.com/cgi-bin/docs/rdoc?v=2021.2;t=hls+guidance;d=200-960.html" projectName="adderfp16" solutionName="solution1" date="2022-11-10T14:06:44.276+0530" type="Warning"/>
        <logs message="WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_297_10' (conv.cpp:291:8) in function 'conv2D_layer2' the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.&#xA;Resolution: For help on HLS 200-960 see www.xilinx.com/cgi-bin/docs/rdoc?v=2021.2;t=hls+guidance;d=200-960.html" projectName="adderfp16" solutionName="solution1" date="2022-11-10T14:06:44.245+0530" type="Warning"/>
        <logs message="WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_240_7' (conv.cpp:234:8) in function 'conv2D_layer2_first' the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.&#xA;Resolution: For help on HLS 200-960 see www.xilinx.com/cgi-bin/docs/rdoc?v=2021.2;t=hls+guidance;d=200-960.html" projectName="adderfp16" solutionName="solution1" date="2022-11-10T14:06:44.229+0530" type="Warning"/>
        <logs message="WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_436_10' (conv.cpp:430:8) in function 'conv2D_layer3' the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.&#xA;Resolution: For help on HLS 200-960 see www.xilinx.com/cgi-bin/docs/rdoc?v=2021.2;t=hls+guidance;d=200-960.html" projectName="adderfp16" solutionName="solution1" date="2022-11-10T14:06:44.203+0530" type="Warning"/>
        <logs message="WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_478_6' (conv.cpp:472:8) in function 'conv2D_layer3_break' the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.&#xA;Resolution: For help on HLS 200-960 see www.xilinx.com/cgi-bin/docs/rdoc?v=2021.2;t=hls+guidance;d=200-960.html" projectName="adderfp16" solutionName="solution1" date="2022-11-10T14:06:44.173+0530" type="Warning"/>
        <logs message="WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_377_5' (conv.cpp:375:8) in function 'conv2D_layer3_first' the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.&#xA;Resolution: For help on HLS 200-960 see www.xilinx.com/cgi-bin/docs/rdoc?v=2021.2;t=hls+guidance;d=200-960.html" projectName="adderfp16" solutionName="solution1" date="2022-11-10T14:06:44.167+0530" type="Warning"/>
        <logs message="WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_648_4' (conv.cpp:646:8) in function 'conv2D_layer4_break' the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.&#xA;Resolution: For help on HLS 200-960 see www.xilinx.com/cgi-bin/docs/rdoc?v=2021.2;t=hls+guidance;d=200-960.html" projectName="adderfp16" solutionName="solution1" date="2022-11-10T14:06:44.161+0530" type="Warning"/>
        <logs message="WARNING: [SYNCHK 200-23] /home/swarnava/xillinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_fixed_base.h:1000: variable-indexed range selection may cause suboptimal QoR." projectName="adderfp16" solutionName="solution1" date="2022-11-10T14:06:34.789+0530" type="Warning"/>
      </synLog>
      <simLog/>
      <mgLog/>
      <packageLog/>
      <csimLog/>
    </logs>
  </warningLogs>
</vivadoHLSLog:LogRoot>
