// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2015.1
// Copyright (C) 2015 Xilinx Inc. All rights reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module toe_rxTcpLengthExtract (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_continue,
        ap_idle,
        ap_ready,
        rxEng_dataBuffer0_V_din,
        rxEng_dataBuffer0_V_full_n,
        rxEng_dataBuffer0_V_write,
        rxEng_tcpLenFifo_V_V_din,
        rxEng_tcpLenFifo_V_V_full_n,
        rxEng_tcpLenFifo_V_V_write,
        dataIn_V_data_V_dout,
        dataIn_V_data_V_empty_n,
        dataIn_V_data_V_read,
        dataIn_V_keep_V_dout,
        dataIn_V_keep_V_empty_n,
        dataIn_V_keep_V_read,
        dataIn_V_last_V_dout,
        dataIn_V_last_V_empty_n,
        dataIn_V_last_V_read
);

parameter    ap_const_logic_1 = 1'b1;
parameter    ap_const_logic_0 = 1'b0;
parameter    ap_ST_pp0_stg0_fsm_0 = 1'b1;
parameter    ap_const_lv32_0 = 32'b00000000000000000000000000000000;
parameter    ap_const_lv1_1 = 1'b1;
parameter    ap_const_lv1_0 = 1'b0;
parameter    ap_const_lv4_3 = 4'b11;
parameter    ap_const_lv8_1 = 8'b1;
parameter    ap_const_lv8_0 = 8'b00000000;
parameter    ap_const_lv4_2 = 4'b10;
parameter    ap_const_lv4_1 = 4'b1;
parameter    ap_const_lv4_0 = 4'b0000;
parameter    ap_const_lv4_4 = 4'b100;
parameter    ap_const_lv73_FF0000000000000000 = 73'b111111110000000000000000000000000000000000000000000000000000000000000000;
parameter    ap_const_lv32_4 = 32'b100;
parameter    ap_const_lv8_FE = 8'b11111110;
parameter    ap_const_lv32_20 = 32'b100000;
parameter    ap_const_lv32_3F = 32'b111111;
parameter    ap_const_lv32_7 = 32'b111;
parameter    ap_const_lv8_FF = 8'b11111111;
parameter    ap_const_lv32_18 = 32'b11000;
parameter    ap_const_lv32_1F = 32'b11111;
parameter    ap_const_lv32_10 = 32'b10000;
parameter    ap_const_lv32_17 = 32'b10111;
parameter    ap_const_lv2_0 = 2'b00;
parameter    ap_const_lv5_1E = 5'b11110;
parameter    ap_const_lv5_10 = 5'b10000;
parameter    ap_true = 1'b1;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
input   ap_continue;
output   ap_idle;
output   ap_ready;
output  [72:0] rxEng_dataBuffer0_V_din;
input   rxEng_dataBuffer0_V_full_n;
output   rxEng_dataBuffer0_V_write;
output  [15:0] rxEng_tcpLenFifo_V_V_din;
input   rxEng_tcpLenFifo_V_V_full_n;
output   rxEng_tcpLenFifo_V_V_write;
input  [63:0] dataIn_V_data_V_dout;
input   dataIn_V_data_V_empty_n;
output   dataIn_V_data_V_read;
input  [7:0] dataIn_V_keep_V_dout;
input   dataIn_V_keep_V_empty_n;
output   dataIn_V_keep_V_read;
input  [0:0] dataIn_V_last_V_dout;
input   dataIn_V_last_V_empty_n;
output   dataIn_V_last_V_read;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg[72:0] rxEng_dataBuffer0_V_din;
reg rxEng_dataBuffer0_V_write;
reg rxEng_tcpLenFifo_V_V_write;
reg    ap_done_reg = 1'b0;
(* fsm_encoding = "none" *) reg   [0:0] ap_CS_fsm = 1'b1;
reg    ap_sig_cseq_ST_pp0_stg0_fsm_0;
reg    ap_sig_bdd_20;
wire    ap_reg_ppiten_pp0_it0;
reg    ap_reg_ppiten_pp0_it1 = 1'b0;
wire    dataIn_V_data_V0_status;
wire   [0:0] brmerge_fu_364_p2;
reg    ap_sig_bdd_48;
reg   [0:0] tle_insertWord_load_reg_648;
reg   [0:0] brmerge_reg_656;
reg   [3:0] tle_wordCount_V_load_reg_686;
reg   [7:0] tle_ipHeaderLen_V_load_reg_690;
reg   [0:0] tle_shift_load_reg_694;
reg   [0:0] tle_wasLast_load_reg_652;
reg    ap_sig_bdd_119;
reg   [0:0] tle_insertWord = 1'b0;
reg   [0:0] tle_wasLast = 1'b0;
reg   [63:0] tle_prevWord_data_V = 64'b0000000000000000000000000000000000000000000000000000000000000000;
reg   [7:0] tle_prevWord_keep_V = 8'b00000000;
reg   [3:0] tle_wordCount_V = 4'b0000;
reg   [7:0] tle_ipHeaderLen_V = 8'b00000000;
reg   [0:0] tle_shift = 1'b1;
reg   [15:0] tle_ipTotalLen_V = 16'b0000000000000000;
wire   [0:0] tle_wasLast_load_load_fu_354_p1;
reg   [63:0] tmp_data_V_reg_660;
reg   [7:0] tmp_keep_V_reg_670;
wire   [0:0] tmp_last_V_fu_379_p1;
reg   [0:0] tmp_last_V_reg_680;
wire   [3:0] tle_wordCount_V_load_load_fu_385_p1;
wire   [7:0] tle_ipHeaderLen_V_load_load_fu_389_p1;
wire   [0:0] tle_shift_load_load_fu_394_p1;
wire   [0:0] grp_fu_312_p2;
reg   [0:0] tmp_last_V_3_reg_698;
reg   [0:0] tmp_last_V_1_reg_703;
reg   [0:0] tmp_last_V_2_reg_708;
wire   [0:0] ap_reg_phiprechg_tle_wordCount_V_flag_reg_193pp0_it0;
reg   [0:0] tle_wordCount_V_flag_phi_fu_196_p16;
wire   [3:0] ap_reg_phiprechg_tle_wordCount_V_new_reg_222pp0_it0;
reg   [3:0] tle_wordCount_V_new_phi_fu_225_p16;
wire   [0:0] ap_reg_phiprechg_sendWord_2_2_reg_251pp0_it0;
reg   [0:0] sendWord_2_2_phi_fu_254_p16;
wire   [0:0] ap_reg_phiprechg_tle_wordCount_V_flag_1_reg_275pp0_it0;
reg   [0:0] tle_wordCount_V_flag_1_phi_fu_278_p4;
wire   [3:0] ap_reg_phiprechg_tle_wordCount_V_new_1_reg_287pp0_it0;
reg   [3:0] tle_wordCount_V_new_1_phi_fu_290_p4;
wire   [0:0] tmp_nbreadreq_fu_156_p5;
reg    dataIn_V_data_V0_update;
wire   [72:0] tmp_3_fu_544_p4;
wire   [72:0] tmp_2_fu_558_p6;
wire   [72:0] tmp_1_fu_578_p6;
wire   [72:0] tmp_5_fu_597_p4;
wire   [72:0] tmp_4_fu_611_p6;
wire   [72:0] tmp_6_fu_635_p5;
wire   [0:0] tmp_57_fu_504_p2;
wire   [7:0] grp_fu_321_p2;
wire   [7:0] tmp_55_fu_410_p2;
wire  signed [7:0] tmp_68_cast_fu_494_p1;
wire   [15:0] tmp_52_fu_476_p2;
wire   [0:0] grp_fu_305_p3;
wire   [0:0] tmp_not_fu_358_p2;
wire   [3:0] tmp_62_fu_428_p1;
wire   [7:0] p_Result_4_fu_446_p4;
wire   [7:0] p_Result_3_fu_436_p4;
wire   [5:0] tmp_s_fu_464_p3;
wire   [15:0] p_Result_s_fu_456_p3;
wire   [15:0] tmp_66_cast_fu_472_p1;
wire   [4:0] p_cast_fu_432_p1;
wire   [4:0] tmp_53_fu_488_p2;
wire   [3:0] tmp_70_fu_555_p1;
wire   [3:0] grp_fu_341_p4;
wire   [31:0] tmp_69_fu_552_p1;
wire   [31:0] grp_fu_332_p4;
wire   [3:0] tmp_64_fu_575_p1;
wire   [31:0] tmp_63_fu_572_p1;
wire   [3:0] tmp_67_fu_608_p1;
wire   [31:0] tmp_66_fu_605_p1;
reg   [0:0] ap_NS_fsm;
reg    ap_sig_pprstidle_pp0;
reg    ap_sig_bdd_68;
reg    ap_sig_bdd_72;
reg    ap_sig_bdd_76;
reg    ap_sig_bdd_99;
reg    ap_sig_bdd_102;
reg    ap_sig_bdd_109;
reg    ap_sig_bdd_273;
reg    ap_sig_bdd_181;
reg    ap_sig_bdd_126;
reg    ap_sig_bdd_524;
reg    ap_sig_bdd_527;
reg    ap_sig_bdd_529;
reg    ap_sig_bdd_526;
reg    ap_sig_bdd_320;




/// the current state (ap_CS_fsm) of the state machine. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_CS_fsm
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_pp0_stg0_fsm_0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

/// ap_done_reg assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_done_reg
    if (ap_rst == 1'b1) begin
        ap_done_reg <= ap_const_logic_0;
    end else begin
        if ((ap_const_logic_1 == ap_continue)) begin
            ap_done_reg <= ap_const_logic_0;
        end else if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_48) | (ap_sig_bdd_119 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1))))) begin
            ap_done_reg <= ap_const_logic_1;
        end
    end
end

/// ap_reg_ppiten_pp0_it1 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it1
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it1 <= ap_const_logic_0;
    end else begin
        if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_48) | (ap_sig_bdd_119 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1))))) begin
            ap_reg_ppiten_pp0_it1 <= ap_reg_ppiten_pp0_it0;
        end
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (ap_sig_bdd_126) begin
        if (~(tle_insertWord == ap_const_lv1_0)) begin
            tle_insertWord <= ap_const_lv1_0;
        end else if (ap_sig_bdd_181) begin
            tle_insertWord <= ap_const_lv1_1;
        end
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (tle_insertWord == ap_const_lv1_0) & (ap_const_lv1_0 == brmerge_fu_364_p2) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_48) | (ap_sig_bdd_119 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1))) & (ap_const_lv4_0 == tle_wordCount_V_load_load_fu_385_p1))) begin
        tle_ipHeaderLen_V <= tmp_68_cast_fu_494_p1;
    end else if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (tle_insertWord == ap_const_lv1_0) & (ap_const_lv1_0 == brmerge_fu_364_p2) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_48) | (ap_sig_bdd_119 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1))) & (ap_const_lv4_2 == tle_wordCount_V_load_load_fu_385_p1))) begin
        tle_ipHeaderLen_V <= tmp_55_fu_410_p2;
    end else if ((((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (tle_insertWord == ap_const_lv1_0) & (ap_const_lv1_0 == brmerge_fu_364_p2) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_48) | (ap_sig_bdd_119 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1))) & (ap_const_lv4_3 == tle_wordCount_V_load_load_fu_385_p1) & ~(ap_const_lv8_1 == tle_ipHeaderLen_V_load_load_fu_389_p1) & ~(ap_const_lv8_0 == tle_ipHeaderLen_V_load_load_fu_389_p1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (tle_insertWord == ap_const_lv1_0) & (ap_const_lv1_0 == brmerge_fu_364_p2) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_48) | (ap_sig_bdd_119 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1))) & (ap_const_lv4_1 == tle_wordCount_V_load_load_fu_385_p1)))) begin
        tle_ipHeaderLen_V <= grp_fu_321_p2;
    end else if ((((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (tle_insertWord == ap_const_lv1_0) & (ap_const_lv1_0 == brmerge_fu_364_p2) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_48) | (ap_sig_bdd_119 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1))) & (ap_const_lv4_3 == tle_wordCount_V_load_load_fu_385_p1) & (ap_const_lv8_1 == tle_ipHeaderLen_V_load_load_fu_389_p1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (tle_insertWord == ap_const_lv1_0) & (ap_const_lv1_0 == brmerge_fu_364_p2) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_48) | (ap_sig_bdd_119 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1))) & (ap_const_lv4_3 == tle_wordCount_V_load_load_fu_385_p1) & (ap_const_lv8_0 == tle_ipHeaderLen_V_load_load_fu_389_p1)))) begin
        tle_ipHeaderLen_V <= ap_const_lv8_0;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (ap_sig_bdd_524) begin
        if ((ap_const_lv8_0 == tle_ipHeaderLen_V_load_load_fu_389_p1)) begin
            tle_shift <= ap_const_lv1_1;
        end else if ((ap_const_lv8_1 == tle_ipHeaderLen_V_load_load_fu_389_p1)) begin
            tle_shift <= ap_const_lv1_0;
        end
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (ap_sig_bdd_526) begin
        if (ap_sig_bdd_529) begin
            tle_wasLast <= ap_const_lv1_0;
        end else if (ap_sig_bdd_527) begin
            tle_wasLast <= tmp_57_fu_504_p2;
        end
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (tle_insertWord == ap_const_lv1_0) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_48) | (ap_sig_bdd_119 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1))))) begin
        brmerge_reg_656 <= brmerge_fu_364_p2;
        tle_wasLast_load_reg_652 <= tle_wasLast;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_48) | (ap_sig_bdd_119 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1))))) begin
        tle_insertWord_load_reg_648 <= tle_insertWord;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (tle_insertWord == ap_const_lv1_0) & (ap_const_lv1_0 == brmerge_fu_364_p2) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_48) | (ap_sig_bdd_119 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1))))) begin
        tle_ipHeaderLen_V_load_reg_690 <= tle_ipHeaderLen_V;
        tle_shift_load_reg_694 <= tle_shift;
        tle_wordCount_V_load_reg_686 <= tle_wordCount_V;
        tmp_data_V_reg_660 <= dataIn_V_data_V_dout;
        tmp_keep_V_reg_670 <= dataIn_V_keep_V_dout;
        tmp_last_V_reg_680 <= dataIn_V_last_V_dout;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (tle_insertWord == ap_const_lv1_0) & (ap_const_lv1_0 == brmerge_fu_364_p2) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_48) | (ap_sig_bdd_119 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1))) & (ap_const_lv4_0 == tle_wordCount_V_load_load_fu_385_p1))) begin
        tle_ipTotalLen_V <= tmp_52_fu_476_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_lv1_0 == tle_insertWord_load_reg_648) & (ap_const_lv1_0 == brmerge_reg_656) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_48) | (ap_sig_bdd_119 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1))))) begin
        tle_prevWord_data_V <= tmp_data_V_reg_660;
        tle_prevWord_keep_V <= tmp_keep_V_reg_670;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (tle_insertWord == ap_const_lv1_0) & (ap_const_lv1_0 == brmerge_fu_364_p2) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_48) | (ap_sig_bdd_119 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1))) & ~(ap_const_lv1_0 == tle_wordCount_V_flag_1_phi_fu_278_p4))) begin
        tle_wordCount_V <= tle_wordCount_V_new_1_phi_fu_290_p4;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (tle_insertWord == ap_const_lv1_0) & (ap_const_lv1_0 == brmerge_fu_364_p2) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_48) | (ap_sig_bdd_119 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1))) & (ap_const_lv4_2 == tle_wordCount_V_load_load_fu_385_p1))) begin
        tmp_last_V_1_reg_703 <= grp_fu_312_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (tle_insertWord == ap_const_lv1_0) & (ap_const_lv1_0 == brmerge_fu_364_p2) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_48) | (ap_sig_bdd_119 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1))) & ~(ap_const_lv4_3 == tle_wordCount_V_load_load_fu_385_p1) & ~(ap_const_lv4_2 == tle_wordCount_V_load_load_fu_385_p1) & ~(ap_const_lv4_1 == tle_wordCount_V_load_load_fu_385_p1) & ~(ap_const_lv4_0 == tle_wordCount_V_load_load_fu_385_p1) & ~(ap_const_lv1_0 == tle_shift_load_load_fu_394_p1))) begin
        tmp_last_V_2_reg_708 <= grp_fu_312_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (tle_insertWord == ap_const_lv1_0) & (ap_const_lv1_0 == brmerge_fu_364_p2) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_48) | (ap_sig_bdd_119 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1))) & (ap_const_lv4_3 == tle_wordCount_V_load_load_fu_385_p1) & (ap_const_lv8_0 == tle_ipHeaderLen_V_load_load_fu_389_p1))) begin
        tmp_last_V_3_reg_698 <= grp_fu_312_p2;
    end
end

/// ap_done assign process. ///
always @ (ap_done_reg or ap_sig_cseq_ST_pp0_stg0_fsm_0 or ap_reg_ppiten_pp0_it0 or ap_reg_ppiten_pp0_it1 or ap_sig_bdd_48 or ap_sig_bdd_119)
begin
    if (((ap_const_logic_1 == ap_done_reg) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_48) | (ap_sig_bdd_119 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)))))) begin
        ap_done = ap_const_logic_1;
    end else begin
        ap_done = ap_const_logic_0;
    end
end

/// ap_idle assign process. ///
always @ (ap_start or ap_sig_cseq_ST_pp0_stg0_fsm_0 or ap_reg_ppiten_pp0_it0 or ap_reg_ppiten_pp0_it1)
begin
    if ((~(ap_const_logic_1 == ap_start) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_logic_0 == ap_reg_ppiten_pp0_it0) & (ap_const_logic_0 == ap_reg_ppiten_pp0_it1))) begin
        ap_idle = ap_const_logic_1;
    end else begin
        ap_idle = ap_const_logic_0;
    end
end

/// ap_ready assign process. ///
always @ (ap_done_reg or ap_sig_cseq_ST_pp0_stg0_fsm_0 or ap_reg_ppiten_pp0_it0 or ap_reg_ppiten_pp0_it1 or ap_sig_bdd_48 or ap_sig_bdd_119)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_48) | (ap_sig_bdd_119 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1))))) begin
        ap_ready = ap_const_logic_1;
    end else begin
        ap_ready = ap_const_logic_0;
    end
end

/// ap_sig_cseq_ST_pp0_stg0_fsm_0 assign process. ///
always @ (ap_sig_bdd_20)
begin
    if (ap_sig_bdd_20) begin
        ap_sig_cseq_ST_pp0_stg0_fsm_0 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_pp0_stg0_fsm_0 = ap_const_logic_0;
    end
end

/// ap_sig_pprstidle_pp0 assign process. ///
always @ (ap_start or ap_reg_ppiten_pp0_it0)
begin
    if (((ap_const_logic_0 == ap_reg_ppiten_pp0_it0) & (ap_const_logic_0 == ap_start))) begin
        ap_sig_pprstidle_pp0 = ap_const_logic_1;
    end else begin
        ap_sig_pprstidle_pp0 = ap_const_logic_0;
    end
end

/// dataIn_V_data_V0_update assign process. ///
always @ (ap_done_reg or ap_sig_cseq_ST_pp0_stg0_fsm_0 or ap_reg_ppiten_pp0_it0 or ap_reg_ppiten_pp0_it1 or brmerge_fu_364_p2 or ap_sig_bdd_48 or ap_sig_bdd_119 or tle_insertWord)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (tle_insertWord == ap_const_lv1_0) & (ap_const_lv1_0 == brmerge_fu_364_p2) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_48) | (ap_sig_bdd_119 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1))))) begin
        dataIn_V_data_V0_update = ap_const_logic_1;
    end else begin
        dataIn_V_data_V0_update = ap_const_logic_0;
    end
end

/// rxEng_dataBuffer0_V_din assign process. ///
always @ (tle_insertWord_load_reg_648 or tmp_3_fu_544_p4 or tmp_2_fu_558_p6 or tmp_1_fu_578_p6 or tmp_5_fu_597_p4 or tmp_4_fu_611_p6 or tmp_6_fu_635_p5 or ap_sig_bdd_68 or ap_sig_bdd_72 or ap_sig_bdd_76 or ap_sig_bdd_99 or ap_sig_bdd_102 or ap_sig_bdd_109 or ap_sig_bdd_273)
begin
    if (ap_sig_bdd_273) begin
        if (~(ap_const_lv1_0 == tle_insertWord_load_reg_648)) begin
            rxEng_dataBuffer0_V_din = ap_const_lv73_FF0000000000000000;
        end else if (ap_sig_bdd_109) begin
            rxEng_dataBuffer0_V_din = tmp_6_fu_635_p5;
        end else if (ap_sig_bdd_102) begin
            rxEng_dataBuffer0_V_din = tmp_4_fu_611_p6;
        end else if (ap_sig_bdd_99) begin
            rxEng_dataBuffer0_V_din = tmp_5_fu_597_p4;
        end else if (ap_sig_bdd_76) begin
            rxEng_dataBuffer0_V_din = tmp_1_fu_578_p6;
        end else if (ap_sig_bdd_72) begin
            rxEng_dataBuffer0_V_din = tmp_2_fu_558_p6;
        end else if (ap_sig_bdd_68) begin
            rxEng_dataBuffer0_V_din = tmp_3_fu_544_p4;
        end else begin
            rxEng_dataBuffer0_V_din = 'bx;
        end
    end else begin
        rxEng_dataBuffer0_V_din = 'bx;
    end
end

/// rxEng_dataBuffer0_V_write assign process. ///
always @ (ap_done_reg or ap_sig_cseq_ST_pp0_stg0_fsm_0 or ap_reg_ppiten_pp0_it0 or ap_reg_ppiten_pp0_it1 or ap_sig_bdd_48 or tle_insertWord_load_reg_648 or brmerge_reg_656 or tle_wordCount_V_load_reg_686 or tle_ipHeaderLen_V_load_reg_690 or tle_shift_load_reg_694 or tle_wasLast_load_reg_652 or ap_sig_bdd_119)
begin
    if ((((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_lv1_0 == tle_insertWord_load_reg_648) & (ap_const_lv1_0 == brmerge_reg_656) & (tle_wordCount_V_load_reg_686 == ap_const_lv4_3) & (tle_ipHeaderLen_V_load_reg_690 == ap_const_lv8_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_48) | (ap_sig_bdd_119 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)))) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_lv1_0 == tle_insertWord_load_reg_648) & (ap_const_lv1_0 == brmerge_reg_656) & (tle_wordCount_V_load_reg_686 == ap_const_lv4_3) & (tle_ipHeaderLen_V_load_reg_690 == ap_const_lv8_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_48) | (ap_sig_bdd_119 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)))) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_lv1_0 == tle_insertWord_load_reg_648) & (ap_const_lv1_0 == brmerge_reg_656) & (tle_wordCount_V_load_reg_686 == ap_const_lv4_2) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_48) | (ap_sig_bdd_119 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)))) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_lv1_0 == tle_insertWord_load_reg_648) & (ap_const_lv1_0 == brmerge_reg_656) & ~(tle_wordCount_V_load_reg_686 == ap_const_lv4_3) & ~(tle_wordCount_V_load_reg_686 == ap_const_lv4_2) & ~(tle_wordCount_V_load_reg_686 == ap_const_lv4_1) & ~(tle_wordCount_V_load_reg_686 == ap_const_lv4_0) & (ap_const_lv1_0 == tle_shift_load_reg_694) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_48) | (ap_sig_bdd_119 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)))) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_lv1_0 == tle_insertWord_load_reg_648) & (ap_const_lv1_0 == brmerge_reg_656) & ~(tle_wordCount_V_load_reg_686 == ap_const_lv4_3) & ~(tle_wordCount_V_load_reg_686 == ap_const_lv4_2) & ~(tle_wordCount_V_load_reg_686 == ap_const_lv4_1) & ~(tle_wordCount_V_load_reg_686 == ap_const_lv4_0) & ~(ap_const_lv1_0 == tle_shift_load_reg_694) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_48) | (ap_sig_bdd_119 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)))) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_lv1_0 == tle_insertWord_load_reg_648) & ~(ap_const_lv1_0 == brmerge_reg_656) & ~(ap_const_lv1_0 == tle_wasLast_load_reg_652) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_48) | (ap_sig_bdd_119 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)))) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & ~(ap_const_lv1_0 == tle_insertWord_load_reg_648) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_48) | (ap_sig_bdd_119 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)))))) begin
        rxEng_dataBuffer0_V_write = ap_const_logic_1;
    end else begin
        rxEng_dataBuffer0_V_write = ap_const_logic_0;
    end
end

/// rxEng_tcpLenFifo_V_V_write assign process. ///
always @ (ap_done_reg or ap_sig_cseq_ST_pp0_stg0_fsm_0 or ap_reg_ppiten_pp0_it0 or ap_reg_ppiten_pp0_it1 or ap_sig_bdd_48 or tle_insertWord_load_reg_648 or brmerge_reg_656 or tle_wordCount_V_load_reg_686 or ap_sig_bdd_119)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_lv1_0 == tle_insertWord_load_reg_648) & (ap_const_lv1_0 == brmerge_reg_656) & (tle_wordCount_V_load_reg_686 == ap_const_lv4_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_48) | (ap_sig_bdd_119 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1))))) begin
        rxEng_tcpLenFifo_V_V_write = ap_const_logic_1;
    end else begin
        rxEng_tcpLenFifo_V_V_write = ap_const_logic_0;
    end
end

/// sendWord_2_2_phi_fu_254_p16 assign process. ///
always @ (ap_sig_cseq_ST_pp0_stg0_fsm_0 or ap_reg_ppiten_pp0_it0 or brmerge_fu_364_p2 or dataIn_V_last_V_dout or tle_insertWord or tle_wordCount_V_load_load_fu_385_p1 or tle_ipHeaderLen_V_load_load_fu_389_p1 or tle_shift_load_load_fu_394_p1 or grp_fu_312_p2 or ap_reg_phiprechg_sendWord_2_2_reg_251pp0_it0)
begin
    if ((((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (tle_insertWord == ap_const_lv1_0) & (ap_const_lv1_0 == brmerge_fu_364_p2) & ~(ap_const_lv4_3 == tle_wordCount_V_load_load_fu_385_p1) & ~(ap_const_lv4_2 == tle_wordCount_V_load_load_fu_385_p1) & ~(ap_const_lv4_1 == tle_wordCount_V_load_load_fu_385_p1) & ~(ap_const_lv4_0 == tle_wordCount_V_load_load_fu_385_p1) & (ap_const_lv1_0 == tle_shift_load_load_fu_394_p1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (tle_insertWord == ap_const_lv1_0) & (ap_const_lv1_0 == brmerge_fu_364_p2) & (ap_const_lv4_3 == tle_wordCount_V_load_load_fu_385_p1) & (ap_const_lv8_1 == tle_ipHeaderLen_V_load_load_fu_389_p1)))) begin
        sendWord_2_2_phi_fu_254_p16 = dataIn_V_last_V_dout;
    end else if ((((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (tle_insertWord == ap_const_lv1_0) & (ap_const_lv1_0 == brmerge_fu_364_p2) & ~(ap_const_lv4_3 == tle_wordCount_V_load_load_fu_385_p1) & ~(ap_const_lv4_2 == tle_wordCount_V_load_load_fu_385_p1) & ~(ap_const_lv4_1 == tle_wordCount_V_load_load_fu_385_p1) & ~(ap_const_lv4_0 == tle_wordCount_V_load_load_fu_385_p1) & ~(ap_const_lv1_0 == tle_shift_load_load_fu_394_p1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (tle_insertWord == ap_const_lv1_0) & (ap_const_lv1_0 == brmerge_fu_364_p2) & (ap_const_lv4_2 == tle_wordCount_V_load_load_fu_385_p1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (tle_insertWord == ap_const_lv1_0) & (ap_const_lv1_0 == brmerge_fu_364_p2) & (ap_const_lv4_3 == tle_wordCount_V_load_load_fu_385_p1) & (ap_const_lv8_0 == tle_ipHeaderLen_V_load_load_fu_389_p1)))) begin
        sendWord_2_2_phi_fu_254_p16 = grp_fu_312_p2;
    end else begin
        sendWord_2_2_phi_fu_254_p16 = ap_reg_phiprechg_sendWord_2_2_reg_251pp0_it0;
    end
end

/// tle_wordCount_V_flag_1_phi_fu_278_p4 assign process. ///
always @ (tmp_last_V_fu_379_p1 or tle_wordCount_V_flag_phi_fu_196_p16 or ap_reg_phiprechg_tle_wordCount_V_flag_1_reg_275pp0_it0 or ap_sig_bdd_320)
begin
    if (ap_sig_bdd_320) begin
        if ((ap_const_lv1_0 == tmp_last_V_fu_379_p1)) begin
            tle_wordCount_V_flag_1_phi_fu_278_p4 = tle_wordCount_V_flag_phi_fu_196_p16;
        end else if (~(ap_const_lv1_0 == tmp_last_V_fu_379_p1)) begin
            tle_wordCount_V_flag_1_phi_fu_278_p4 = ap_const_lv1_1;
        end else begin
            tle_wordCount_V_flag_1_phi_fu_278_p4 = ap_reg_phiprechg_tle_wordCount_V_flag_1_reg_275pp0_it0;
        end
    end else begin
        tle_wordCount_V_flag_1_phi_fu_278_p4 = ap_reg_phiprechg_tle_wordCount_V_flag_1_reg_275pp0_it0;
    end
end

/// tle_wordCount_V_flag_phi_fu_196_p16 assign process. ///
always @ (ap_sig_cseq_ST_pp0_stg0_fsm_0 or ap_reg_ppiten_pp0_it0 or brmerge_fu_364_p2 or tle_insertWord or tle_wordCount_V_load_load_fu_385_p1 or tle_ipHeaderLen_V_load_load_fu_389_p1 or tle_shift_load_load_fu_394_p1 or ap_reg_phiprechg_tle_wordCount_V_flag_reg_193pp0_it0)
begin
    if ((((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (tle_insertWord == ap_const_lv1_0) & (ap_const_lv1_0 == brmerge_fu_364_p2) & (ap_const_lv4_2 == tle_wordCount_V_load_load_fu_385_p1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (tle_insertWord == ap_const_lv1_0) & (ap_const_lv1_0 == brmerge_fu_364_p2) & (ap_const_lv4_1 == tle_wordCount_V_load_load_fu_385_p1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (tle_insertWord == ap_const_lv1_0) & (ap_const_lv1_0 == brmerge_fu_364_p2) & (ap_const_lv4_0 == tle_wordCount_V_load_load_fu_385_p1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (tle_insertWord == ap_const_lv1_0) & (ap_const_lv1_0 == brmerge_fu_364_p2) & (ap_const_lv4_3 == tle_wordCount_V_load_load_fu_385_p1) & (ap_const_lv8_1 == tle_ipHeaderLen_V_load_load_fu_389_p1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (tle_insertWord == ap_const_lv1_0) & (ap_const_lv1_0 == brmerge_fu_364_p2) & (ap_const_lv4_3 == tle_wordCount_V_load_load_fu_385_p1) & (ap_const_lv8_0 == tle_ipHeaderLen_V_load_load_fu_389_p1)))) begin
        tle_wordCount_V_flag_phi_fu_196_p16 = ap_const_lv1_1;
    end else if ((((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (tle_insertWord == ap_const_lv1_0) & (ap_const_lv1_0 == brmerge_fu_364_p2) & ~(ap_const_lv4_3 == tle_wordCount_V_load_load_fu_385_p1) & ~(ap_const_lv4_2 == tle_wordCount_V_load_load_fu_385_p1) & ~(ap_const_lv4_1 == tle_wordCount_V_load_load_fu_385_p1) & ~(ap_const_lv4_0 == tle_wordCount_V_load_load_fu_385_p1) & ~(ap_const_lv1_0 == tle_shift_load_load_fu_394_p1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (tle_insertWord == ap_const_lv1_0) & (ap_const_lv1_0 == brmerge_fu_364_p2) & ~(ap_const_lv4_3 == tle_wordCount_V_load_load_fu_385_p1) & ~(ap_const_lv4_2 == tle_wordCount_V_load_load_fu_385_p1) & ~(ap_const_lv4_1 == tle_wordCount_V_load_load_fu_385_p1) & ~(ap_const_lv4_0 == tle_wordCount_V_load_load_fu_385_p1) & (ap_const_lv1_0 == tle_shift_load_load_fu_394_p1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (tle_insertWord == ap_const_lv1_0) & (ap_const_lv1_0 == brmerge_fu_364_p2) & (ap_const_lv4_3 == tle_wordCount_V_load_load_fu_385_p1) & ~(ap_const_lv8_1 == tle_ipHeaderLen_V_load_load_fu_389_p1) & ~(ap_const_lv8_0 == tle_ipHeaderLen_V_load_load_fu_389_p1)))) begin
        tle_wordCount_V_flag_phi_fu_196_p16 = ap_const_lv1_0;
    end else begin
        tle_wordCount_V_flag_phi_fu_196_p16 = ap_reg_phiprechg_tle_wordCount_V_flag_reg_193pp0_it0;
    end
end

/// tle_wordCount_V_new_1_phi_fu_290_p4 assign process. ///
always @ (tmp_last_V_fu_379_p1 or tle_wordCount_V_new_phi_fu_225_p16 or ap_reg_phiprechg_tle_wordCount_V_new_1_reg_287pp0_it0 or ap_sig_bdd_320)
begin
    if (ap_sig_bdd_320) begin
        if ((ap_const_lv1_0 == tmp_last_V_fu_379_p1)) begin
            tle_wordCount_V_new_1_phi_fu_290_p4 = tle_wordCount_V_new_phi_fu_225_p16;
        end else if (~(ap_const_lv1_0 == tmp_last_V_fu_379_p1)) begin
            tle_wordCount_V_new_1_phi_fu_290_p4 = ap_const_lv4_0;
        end else begin
            tle_wordCount_V_new_1_phi_fu_290_p4 = ap_reg_phiprechg_tle_wordCount_V_new_1_reg_287pp0_it0;
        end
    end else begin
        tle_wordCount_V_new_1_phi_fu_290_p4 = ap_reg_phiprechg_tle_wordCount_V_new_1_reg_287pp0_it0;
    end
end

/// tle_wordCount_V_new_phi_fu_225_p16 assign process. ///
always @ (ap_sig_cseq_ST_pp0_stg0_fsm_0 or ap_reg_ppiten_pp0_it0 or brmerge_fu_364_p2 or tle_insertWord or tle_wordCount_V_load_load_fu_385_p1 or tle_ipHeaderLen_V_load_load_fu_389_p1 or ap_reg_phiprechg_tle_wordCount_V_new_reg_222pp0_it0)
begin
    if ((((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (tle_insertWord == ap_const_lv1_0) & (ap_const_lv1_0 == brmerge_fu_364_p2) & (ap_const_lv4_3 == tle_wordCount_V_load_load_fu_385_p1) & (ap_const_lv8_1 == tle_ipHeaderLen_V_load_load_fu_389_p1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (tle_insertWord == ap_const_lv1_0) & (ap_const_lv1_0 == brmerge_fu_364_p2) & (ap_const_lv4_3 == tle_wordCount_V_load_load_fu_385_p1) & (ap_const_lv8_0 == tle_ipHeaderLen_V_load_load_fu_389_p1)))) begin
        tle_wordCount_V_new_phi_fu_225_p16 = ap_const_lv4_4;
    end else if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (tle_insertWord == ap_const_lv1_0) & (ap_const_lv1_0 == brmerge_fu_364_p2) & (ap_const_lv4_0 == tle_wordCount_V_load_load_fu_385_p1))) begin
        tle_wordCount_V_new_phi_fu_225_p16 = ap_const_lv4_1;
    end else if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (tle_insertWord == ap_const_lv1_0) & (ap_const_lv1_0 == brmerge_fu_364_p2) & (ap_const_lv4_1 == tle_wordCount_V_load_load_fu_385_p1))) begin
        tle_wordCount_V_new_phi_fu_225_p16 = ap_const_lv4_2;
    end else if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (tle_insertWord == ap_const_lv1_0) & (ap_const_lv1_0 == brmerge_fu_364_p2) & (ap_const_lv4_2 == tle_wordCount_V_load_load_fu_385_p1))) begin
        tle_wordCount_V_new_phi_fu_225_p16 = ap_const_lv4_3;
    end else begin
        tle_wordCount_V_new_phi_fu_225_p16 = ap_reg_phiprechg_tle_wordCount_V_new_reg_222pp0_it0;
    end
end
/// the next state (ap_NS_fsm) of the state machine. ///
always @ (ap_done_reg or ap_CS_fsm or ap_reg_ppiten_pp0_it0 or ap_reg_ppiten_pp0_it1 or ap_sig_bdd_48 or ap_sig_bdd_119 or ap_sig_pprstidle_pp0)
begin
    case (ap_CS_fsm)
        ap_ST_pp0_stg0_fsm_0 : 
        begin
            ap_NS_fsm = ap_ST_pp0_stg0_fsm_0;
        end
        default : 
        begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign ap_reg_phiprechg_sendWord_2_2_reg_251pp0_it0 = 'bx;
assign ap_reg_phiprechg_tle_wordCount_V_flag_1_reg_275pp0_it0 = 'bx;
assign ap_reg_phiprechg_tle_wordCount_V_flag_reg_193pp0_it0 = 'bx;
assign ap_reg_phiprechg_tle_wordCount_V_new_1_reg_287pp0_it0 = 'bx;
assign ap_reg_phiprechg_tle_wordCount_V_new_reg_222pp0_it0 = 'bx;
assign ap_reg_ppiten_pp0_it0 = ap_start;

/// ap_sig_bdd_102 assign process. ///
always @ (tle_insertWord_load_reg_648 or brmerge_reg_656 or tle_wordCount_V_load_reg_686 or tle_shift_load_reg_694)
begin
    ap_sig_bdd_102 = ((ap_const_lv1_0 == tle_insertWord_load_reg_648) & (ap_const_lv1_0 == brmerge_reg_656) & ~(tle_wordCount_V_load_reg_686 == ap_const_lv4_3) & ~(tle_wordCount_V_load_reg_686 == ap_const_lv4_2) & ~(tle_wordCount_V_load_reg_686 == ap_const_lv4_1) & ~(tle_wordCount_V_load_reg_686 == ap_const_lv4_0) & ~(ap_const_lv1_0 == tle_shift_load_reg_694));
end

/// ap_sig_bdd_109 assign process. ///
always @ (tle_insertWord_load_reg_648 or brmerge_reg_656 or tle_wasLast_load_reg_652)
begin
    ap_sig_bdd_109 = ((ap_const_lv1_0 == tle_insertWord_load_reg_648) & ~(ap_const_lv1_0 == brmerge_reg_656) & ~(ap_const_lv1_0 == tle_wasLast_load_reg_652));
end

/// ap_sig_bdd_119 assign process. ///
always @ (rxEng_dataBuffer0_V_full_n or tle_insertWord_load_reg_648 or brmerge_reg_656 or tle_wordCount_V_load_reg_686 or tle_ipHeaderLen_V_load_reg_690 or rxEng_tcpLenFifo_V_V_full_n or tle_shift_load_reg_694 or tle_wasLast_load_reg_652)
begin
    ap_sig_bdd_119 = (((rxEng_dataBuffer0_V_full_n == ap_const_logic_0) & (ap_const_lv1_0 == tle_insertWord_load_reg_648) & (ap_const_lv1_0 == brmerge_reg_656) & (tle_wordCount_V_load_reg_686 == ap_const_lv4_3) & (tle_ipHeaderLen_V_load_reg_690 == ap_const_lv8_1)) | ((rxEng_dataBuffer0_V_full_n == ap_const_logic_0) & (ap_const_lv1_0 == tle_insertWord_load_reg_648) & (ap_const_lv1_0 == brmerge_reg_656) & (tle_wordCount_V_load_reg_686 == ap_const_lv4_3) & (tle_ipHeaderLen_V_load_reg_690 == ap_const_lv8_0)) | ((rxEng_dataBuffer0_V_full_n == ap_const_logic_0) & (ap_const_lv1_0 == tle_insertWord_load_reg_648) & (ap_const_lv1_0 == brmerge_reg_656) & (tle_wordCount_V_load_reg_686 == ap_const_lv4_2)) | ((ap_const_lv1_0 == tle_insertWord_load_reg_648) & (ap_const_lv1_0 == brmerge_reg_656) & (rxEng_tcpLenFifo_V_V_full_n == ap_const_logic_0) & (tle_wordCount_V_load_reg_686 == ap_const_lv4_1)) | ((rxEng_dataBuffer0_V_full_n == ap_const_logic_0) & (ap_const_lv1_0 == tle_insertWord_load_reg_648) & (ap_const_lv1_0 == brmerge_reg_656) & ~(tle_wordCount_V_load_reg_686 == ap_const_lv4_3) & ~(tle_wordCount_V_load_reg_686 == ap_const_lv4_2) & ~(tle_wordCount_V_load_reg_686 == ap_const_lv4_1) & ~(tle_wordCount_V_load_reg_686 == ap_const_lv4_0) & (ap_const_lv1_0 == tle_shift_load_reg_694)) | ((rxEng_dataBuffer0_V_full_n == ap_const_logic_0) & (ap_const_lv1_0 == tle_insertWord_load_reg_648) & (ap_const_lv1_0 == brmerge_reg_656) & ~(tle_wordCount_V_load_reg_686 == ap_const_lv4_3) & ~(tle_wordCount_V_load_reg_686 == ap_const_lv4_2) & ~(tle_wordCount_V_load_reg_686 == ap_const_lv4_1) & ~(tle_wordCount_V_load_reg_686 == ap_const_lv4_0) & ~(ap_const_lv1_0 == tle_shift_load_reg_694)) | ((rxEng_dataBuffer0_V_full_n == ap_const_logic_0) & (ap_const_lv1_0 == tle_insertWord_load_reg_648) & ~(ap_const_lv1_0 == brmerge_reg_656) & ~(ap_const_lv1_0 == tle_wasLast_load_reg_652)) | ((rxEng_dataBuffer0_V_full_n == ap_const_logic_0) & ~(ap_const_lv1_0 == tle_insertWord_load_reg_648)));
end

/// ap_sig_bdd_126 assign process. ///
always @ (ap_done_reg or ap_sig_cseq_ST_pp0_stg0_fsm_0 or ap_reg_ppiten_pp0_it0 or ap_reg_ppiten_pp0_it1 or ap_sig_bdd_48 or ap_sig_bdd_119)
begin
    ap_sig_bdd_126 = ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_48) | (ap_sig_bdd_119 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1))));
end

/// ap_sig_bdd_181 assign process. ///
always @ (brmerge_fu_364_p2 or tle_insertWord or tle_wordCount_V_load_load_fu_385_p1)
begin
    ap_sig_bdd_181 = ((tle_insertWord == ap_const_lv1_0) & (ap_const_lv1_0 == brmerge_fu_364_p2) & (ap_const_lv4_2 == tle_wordCount_V_load_load_fu_385_p1));
end

/// ap_sig_bdd_20 assign process. ///
always @ (ap_CS_fsm)
begin
    ap_sig_bdd_20 = (ap_CS_fsm[ap_const_lv32_0] == ap_const_lv1_1);
end

/// ap_sig_bdd_273 assign process. ///
always @ (ap_done_reg or ap_sig_cseq_ST_pp0_stg0_fsm_0 or ap_reg_ppiten_pp0_it0 or ap_reg_ppiten_pp0_it1 or ap_sig_bdd_48 or ap_sig_bdd_119)
begin
    ap_sig_bdd_273 = ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_48) | (ap_sig_bdd_119 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1))));
end

/// ap_sig_bdd_320 assign process. ///
always @ (ap_sig_cseq_ST_pp0_stg0_fsm_0 or ap_reg_ppiten_pp0_it0 or brmerge_fu_364_p2 or tle_insertWord)
begin
    ap_sig_bdd_320 = ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (tle_insertWord == ap_const_lv1_0) & (ap_const_lv1_0 == brmerge_fu_364_p2));
end

/// ap_sig_bdd_48 assign process. ///
always @ (ap_start or ap_done_reg or dataIn_V_data_V0_status or brmerge_fu_364_p2 or tle_insertWord)
begin
    ap_sig_bdd_48 = (((dataIn_V_data_V0_status == ap_const_logic_0) & (tle_insertWord == ap_const_lv1_0) & (ap_const_lv1_0 == brmerge_fu_364_p2)) | (ap_start == ap_const_logic_0) | (ap_done_reg == ap_const_logic_1));
end

/// ap_sig_bdd_524 assign process. ///
always @ (ap_done_reg or ap_sig_cseq_ST_pp0_stg0_fsm_0 or ap_reg_ppiten_pp0_it0 or ap_reg_ppiten_pp0_it1 or brmerge_fu_364_p2 or ap_sig_bdd_48 or ap_sig_bdd_119 or tle_insertWord or tle_wordCount_V_load_load_fu_385_p1)
begin
    ap_sig_bdd_524 = ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (tle_insertWord == ap_const_lv1_0) & (ap_const_lv1_0 == brmerge_fu_364_p2) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_48) | (ap_sig_bdd_119 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1))) & (ap_const_lv4_3 == tle_wordCount_V_load_load_fu_385_p1));
end

/// ap_sig_bdd_526 assign process. ///
always @ (ap_done_reg or ap_sig_cseq_ST_pp0_stg0_fsm_0 or ap_reg_ppiten_pp0_it0 or ap_reg_ppiten_pp0_it1 or ap_sig_bdd_48 or ap_sig_bdd_119 or tle_insertWord)
begin
    ap_sig_bdd_526 = ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (tle_insertWord == ap_const_lv1_0) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_48) | (ap_sig_bdd_119 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1))));
end

/// ap_sig_bdd_527 assign process. ///
always @ (brmerge_fu_364_p2 or tmp_last_V_fu_379_p1)
begin
    ap_sig_bdd_527 = ((ap_const_lv1_0 == brmerge_fu_364_p2) & ~(ap_const_lv1_0 == tmp_last_V_fu_379_p1));
end

/// ap_sig_bdd_529 assign process. ///
always @ (brmerge_fu_364_p2 or tle_wasLast_load_load_fu_354_p1)
begin
    ap_sig_bdd_529 = (~(ap_const_lv1_0 == brmerge_fu_364_p2) & ~(ap_const_lv1_0 == tle_wasLast_load_load_fu_354_p1));
end

/// ap_sig_bdd_68 assign process. ///
always @ (tle_insertWord_load_reg_648 or brmerge_reg_656 or tle_wordCount_V_load_reg_686 or tle_ipHeaderLen_V_load_reg_690)
begin
    ap_sig_bdd_68 = ((ap_const_lv1_0 == tle_insertWord_load_reg_648) & (ap_const_lv1_0 == brmerge_reg_656) & (tle_wordCount_V_load_reg_686 == ap_const_lv4_3) & (tle_ipHeaderLen_V_load_reg_690 == ap_const_lv8_1));
end

/// ap_sig_bdd_72 assign process. ///
always @ (tle_insertWord_load_reg_648 or brmerge_reg_656 or tle_wordCount_V_load_reg_686 or tle_ipHeaderLen_V_load_reg_690)
begin
    ap_sig_bdd_72 = ((ap_const_lv1_0 == tle_insertWord_load_reg_648) & (ap_const_lv1_0 == brmerge_reg_656) & (tle_wordCount_V_load_reg_686 == ap_const_lv4_3) & (tle_ipHeaderLen_V_load_reg_690 == ap_const_lv8_0));
end

/// ap_sig_bdd_76 assign process. ///
always @ (tle_insertWord_load_reg_648 or brmerge_reg_656 or tle_wordCount_V_load_reg_686)
begin
    ap_sig_bdd_76 = ((ap_const_lv1_0 == tle_insertWord_load_reg_648) & (ap_const_lv1_0 == brmerge_reg_656) & (tle_wordCount_V_load_reg_686 == ap_const_lv4_2));
end

/// ap_sig_bdd_99 assign process. ///
always @ (tle_insertWord_load_reg_648 or brmerge_reg_656 or tle_wordCount_V_load_reg_686 or tle_shift_load_reg_694)
begin
    ap_sig_bdd_99 = ((ap_const_lv1_0 == tle_insertWord_load_reg_648) & (ap_const_lv1_0 == brmerge_reg_656) & ~(tle_wordCount_V_load_reg_686 == ap_const_lv4_3) & ~(tle_wordCount_V_load_reg_686 == ap_const_lv4_2) & ~(tle_wordCount_V_load_reg_686 == ap_const_lv4_1) & ~(tle_wordCount_V_load_reg_686 == ap_const_lv4_0) & (ap_const_lv1_0 == tle_shift_load_reg_694));
end
assign brmerge_fu_364_p2 = (tle_wasLast | tmp_not_fu_358_p2);
assign dataIn_V_data_V0_status = (dataIn_V_data_V_empty_n & dataIn_V_keep_V_empty_n & dataIn_V_last_V_empty_n);
assign dataIn_V_data_V_read = dataIn_V_data_V0_update;
assign dataIn_V_keep_V_read = dataIn_V_data_V0_update;
assign dataIn_V_last_V_read = dataIn_V_data_V0_update;
assign grp_fu_305_p3 = dataIn_V_keep_V_dout[ap_const_lv32_4];
assign grp_fu_312_p2 = (grp_fu_305_p3 ^ ap_const_lv1_1);
assign grp_fu_321_p2 = ($signed(tle_ipHeaderLen_V) + $signed(ap_const_lv8_FE));
assign grp_fu_332_p4 = {{tle_prevWord_data_V[ap_const_lv32_3F : ap_const_lv32_20]}};
assign grp_fu_341_p4 = {{tle_prevWord_keep_V[ap_const_lv32_7 : ap_const_lv32_4]}};
assign p_Result_3_fu_436_p4 = {{dataIn_V_data_V_dout[ap_const_lv32_1F : ap_const_lv32_18]}};
assign p_Result_4_fu_446_p4 = {{dataIn_V_data_V_dout[ap_const_lv32_17 : ap_const_lv32_10]}};
assign p_Result_s_fu_456_p3 = {{p_Result_4_fu_446_p4}, {p_Result_3_fu_436_p4}};
assign p_cast_fu_432_p1 = tmp_62_fu_428_p1;
assign rxEng_tcpLenFifo_V_V_din = tle_ipTotalLen_V;
assign tle_ipHeaderLen_V_load_load_fu_389_p1 = tle_ipHeaderLen_V;
assign tle_shift_load_load_fu_394_p1 = tle_shift;
assign tle_wasLast_load_load_fu_354_p1 = tle_wasLast;
assign tle_wordCount_V_load_load_fu_385_p1 = tle_wordCount_V;
assign tmp_1_fu_578_p6 = {{{{{tmp_last_V_1_reg_703}, {tmp_64_fu_575_p1}}, {grp_fu_341_p4}}, {tmp_63_fu_572_p1}}, {grp_fu_332_p4}};
assign tmp_2_fu_558_p6 = {{{{{tmp_last_V_3_reg_698}, {tmp_70_fu_555_p1}}, {grp_fu_341_p4}}, {tmp_69_fu_552_p1}}, {grp_fu_332_p4}};
assign tmp_3_fu_544_p4 = {{{tmp_last_V_reg_680}, {tmp_keep_V_reg_670}}, {tmp_data_V_reg_660}};
assign tmp_4_fu_611_p6 = {{{{{tmp_last_V_2_reg_708}, {tmp_67_fu_608_p1}}, {grp_fu_341_p4}}, {tmp_66_fu_605_p1}}, {grp_fu_332_p4}};
assign tmp_52_fu_476_p2 = (p_Result_s_fu_456_p3 - tmp_66_cast_fu_472_p1);
assign tmp_53_fu_488_p2 = ($signed(ap_const_lv5_1E) + $signed(p_cast_fu_432_p1));
assign tmp_55_fu_410_p2 = ($signed(ap_const_lv8_FF) + $signed(tle_ipHeaderLen_V));
assign tmp_57_fu_504_p2 = (sendWord_2_2_phi_fu_254_p16 ^ ap_const_lv1_1);
assign tmp_5_fu_597_p4 = {{{tmp_last_V_reg_680}, {tmp_keep_V_reg_670}}, {tmp_data_V_reg_660}};
assign tmp_62_fu_428_p1 = dataIn_V_data_V_dout[3:0];
assign tmp_63_fu_572_p1 = tmp_data_V_reg_660[31:0];
assign tmp_64_fu_575_p1 = tmp_keep_V_reg_670[3:0];
assign tmp_66_cast_fu_472_p1 = tmp_s_fu_464_p3;
assign tmp_66_fu_605_p1 = tmp_data_V_reg_660[31:0];
assign tmp_67_fu_608_p1 = tmp_keep_V_reg_670[3:0];
assign tmp_68_cast_fu_494_p1 = $signed(tmp_53_fu_488_p2);
assign tmp_69_fu_552_p1 = tmp_data_V_reg_660[31:0];
assign tmp_6_fu_635_p5 = {{{{{{ap_const_lv5_10}, {grp_fu_341_p4}}}, {ap_const_lv32_0}}}, {grp_fu_332_p4}};
assign tmp_70_fu_555_p1 = tmp_keep_V_reg_670[3:0];
assign tmp_last_V_fu_379_p1 = dataIn_V_last_V_dout;
assign tmp_nbreadreq_fu_156_p5 = (dataIn_V_data_V_empty_n & dataIn_V_keep_V_empty_n & dataIn_V_last_V_empty_n);
assign tmp_not_fu_358_p2 = (tmp_nbreadreq_fu_156_p5 ^ ap_const_lv1_1);
assign tmp_s_fu_464_p3 = {{tmp_62_fu_428_p1}, {ap_const_lv2_0}};


endmodule //toe_rxTcpLengthExtract

