
---------- Begin Simulation Statistics ----------
final_tick                               2466440236000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  77057                       # Simulator instruction rate (inst/s)
host_mem_usage                                4520828                       # Number of bytes of host memory used
host_op_rate                                   153984                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 19466.10                       # Real time elapsed on the host
host_tick_rate                               66892549                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  1500000001                       # Number of instructions simulated
sim_ops                                    2997465459                       # Number of ops (including micro ops) simulated
sim_seconds                                  1.302137                       # Number of seconds simulated
sim_ticks                                1302137227500                       # Number of ticks simulated
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.dtb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                             0                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatMisc                      0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdDiv                        0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0                       # Class of executed instruction
system.cpu.op_class::SimdAes                        0                       # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0                       # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0                       # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.workload.numSyscalls                    68                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests     15523549                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests      31039872                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct      0.000000                       # BTB Hit Percentage
system.switch_cpus.branchPred.BTBHits               0                       # Number of BTB hits
system.switch_cpus.branchPred.BTBLookups    259867323                       # Number of BTB lookups
system.switch_cpus.branchPred.RASInCorrect        74563                       # Number of incorrect RAS predictions.
system.switch_cpus.branchPred.condIncorrect     35921443                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.condPredicted    218256089                       # Number of conditional branches predicted
system.switch_cpus.branchPred.indirectHits     78434524                       # Number of indirect target hits.
system.switch_cpus.branchPred.indirectLookups    259867323                       # Number of indirect predictor lookups.
system.switch_cpus.branchPred.indirectMisses    181432799                       # Number of indirect misses.
system.switch_cpus.branchPred.lookups       304977302                       # Number of BP lookups
system.switch_cpus.branchPred.usedRAS        27364828                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPredindirectMispredicted     33893272                       # Number of mispredicted indirect branches.
system.switch_cpus.cc_regfile_reads         738325192                       # number of cc regfile reads
system.switch_cpus.cc_regfile_writes        431374430                       # number of cc regfile writes
system.switch_cpus.commit.amos                      0                       # Number of atomic instructions committed
system.switch_cpus.commit.branchMispredicts     35957315                       # The number of times a branch was mispredicted
system.switch_cpus.commit.branches          107249826                       # Number of branches committed
system.switch_cpus.commit.bw_lim_events      45581394                       # number cycles where commit BW limit reached
system.switch_cpus.commit.commitNonSpecStalls        22523                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus.commit.commitSquashedInsts   1143645304                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.committedInsts    500000001                       # Number of instructions committed
system.switch_cpus.commit.committedOps     1001239997                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.committed_per_cycle::samples   1527466447                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     0.655491                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     1.733773                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0   1243503266     81.41%     81.41% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1     73592277      4.82%     86.23% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2     52339961      3.43%     89.65% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3     53474392      3.50%     93.15% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4     22823755      1.49%     94.65% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5     16893543      1.11%     95.76% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6     12674280      0.83%     96.58% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7      6583579      0.43%     97.02% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8     45581394      2.98%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total   1527466447                       # Number of insts commited each cycle
system.switch_cpus.commit.fp_insts            9673634                       # Number of committed floating point instructions.
system.switch_cpus.commit.function_calls     11467274                       # Number of function calls committed.
system.switch_cpus.commit.int_insts         995994036                       # Number of committed integer instructions.
system.switch_cpus.commit.loads             163190013                       # Number of loads committed
system.switch_cpus.commit.membars                8800                       # Number of memory barriers committed
system.switch_cpus.commit.op_class_0::No_OpClass       936448      0.09%      0.09% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntAlu    742566471     74.16%     74.26% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntMult        19542      0.00%     74.26% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntDiv        25867      0.00%     74.26% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatAdd       961262      0.10%     74.36% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCmp            0      0.00%     74.36% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCvt            0      0.00%     74.36% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMult            0      0.00%     74.36% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMultAcc            0      0.00%     74.36% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatDiv            0      0.00%     74.36% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMisc            0      0.00%     74.36% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatSqrt            0      0.00%     74.36% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAdd            0      0.00%     74.36% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAddAcc            0      0.00%     74.36% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAlu       264674      0.03%     74.39% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCmp            0      0.00%     74.39% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCvt            0      0.00%     74.39% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMisc      1248466      0.12%     74.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMult            0      0.00%     74.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMultAcc            0      0.00%     74.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShift            0      0.00%     74.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShiftAcc            0      0.00%     74.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdDiv            0      0.00%     74.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSqrt            0      0.00%     74.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAdd            0      0.00%     74.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAlu            0      0.00%     74.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCmp            0      0.00%     74.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCvt      1096035      0.11%     74.62% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatDiv            0      0.00%     74.62% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMisc            0      0.00%     74.62% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMult       132370      0.01%     74.63% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMultAcc            0      0.00%     74.63% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatSqrt            0      0.00%     74.63% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAdd            0      0.00%     74.63% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAlu            0      0.00%     74.63% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceCmp            0      0.00%     74.63% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     74.63% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     74.63% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAes            0      0.00%     74.63% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAesMix            0      0.00%     74.63% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash            0      0.00%     74.63% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash2            0      0.00%     74.63% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash            0      0.00%     74.63% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash2            0      0.00%     74.63% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma2            0      0.00%     74.63% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma3            0      0.00%     74.63% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdPredAlu            0      0.00%     74.63% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemRead    160218681     16.00%     90.63% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemWrite     88221854      8.81%     99.45% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemRead      2971332      0.30%     99.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemWrite      2576994      0.26%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::total   1001239996                       # Class of committed instruction
system.switch_cpus.commit.refs              253988861                       # Number of memory references committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.vec_insts                 0                       # Number of committed Vector instructions.
system.switch_cpus.committedInsts           500000000                       # Number of Instructions Simulated
system.switch_cpus.committedOps            1001239996                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       5.208549                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 5.208549                       # CPI: Total CPI of All Threads
system.switch_cpus.decode.BlockedCycles     498454156                       # Number of cycles decode is blocked
system.switch_cpus.decode.DecodedInsts     2405842730                       # Number of instructions handled by decode
system.switch_cpus.decode.IdleCycles        815129537                       # Number of cycles decode is idle
system.switch_cpus.decode.RunCycles         336781561                       # Number of cycles decode is running
system.switch_cpus.decode.SquashCycles       36401386                       # Number of cycles decode is squashing
system.switch_cpus.decode.UnblockCycles      22274487                       # Number of cycles decode is unblocking
system.switch_cpus.dtb.rdAccesses           272497747                       # TLB accesses on read requests
system.switch_cpus.dtb.rdMisses               4997332                       # TLB misses on read requests
system.switch_cpus.dtb.wrAccesses           174402991                       # TLB accesses on write requests
system.switch_cpus.dtb.wrMisses                320078                       # TLB misses on write requests
system.switch_cpus.fetch.Branches           304977302                       # Number of branches that fetch encountered
system.switch_cpus.fetch.CacheLines         172890531                       # Number of cache lines fetched
system.switch_cpus.fetch.Cycles             770296359                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.IcacheSquashes      21196143                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.IcacheWaitRetryStallCycles       579567                       # Number of stall cycles due to full MSHR
system.switch_cpus.fetch.Insts             1258741725                       # Number of instructions fetch has processed
system.switch_cpus.fetch.MiscStallCycles       168015                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus.fetch.PendingTrapStallCycles       573779                       # Number of stall cycles due to pending traps
system.switch_cpus.fetch.SquashCycles        72802772                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.branchRate          0.117106                       # Number of branch fetches per cycle
system.switch_cpus.fetch.icacheStallCycles    901022029                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.predictedBranches    105799352                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.rate                0.483337                       # Number of inst fetches per cycle
system.switch_cpus.fetch.rateDist::samples   1709041135                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      1.528540                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     2.943945                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0       1296868814     75.88%     75.88% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1         22598179      1.32%     77.21% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2         16301154      0.95%     78.16% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3         42502798      2.49%     80.65% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4         17667473      1.03%     81.68% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5         23671960      1.39%     83.06% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6         29663632      1.74%     84.80% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7         15519761      0.91%     85.71% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8        244247364     14.29%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total   1709041135                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fp_regfile_reads          13235711                       # number of floating regfile reads
system.switch_cpus.fp_regfile_writes          9669972                       # number of floating regfile writes
system.switch_cpus.idleCycles               895233320                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.iew.branchMispredicts     48375551                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.exec_branches        186491547                       # Number of branches executed
system.switch_cpus.iew.exec_nop                     0                       # number of nop insts executed
system.switch_cpus.iew.exec_rate             0.709526                       # Inst execution rate
system.switch_cpus.iew.exec_refs            447042528                       # number of memory reference insts executed
system.switch_cpus.iew.exec_stores          174331922                       # Number of stores executed
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.iewBlockCycles       183486882                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewDispLoadInsts     325941539                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispNonSpecInsts        23308                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewDispSquashedInsts      1030133                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispStoreInsts    210344831                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispatchedInsts   2147948664                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewExecLoadInsts     272710606                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts     59329573                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.iewExecutedInsts    1847800660                       # Number of executed instructions
system.switch_cpus.iew.iewIQFullEvents         720259                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewLSQFullEvents      22366432                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.iewSquashCycles       36401386                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewUnblockCycles      23218470                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.cacheBlocked       122552                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.lsq.thread0.forwLoads     23512811                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.ignoredResponses       252060                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.memOrderViolation       358256                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.rescheduledLoads        40760                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.squashedLoads    162751519                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.squashedStores    119545981                       # Number of stores squashed
system.switch_cpus.iew.memOrderViolationEvents       358256                       # Number of memory order violations
system.switch_cpus.iew.predictedNotTakenIncorrect     43831501                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.predictedTakenIncorrect      4544050                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.wb_consumers        1839065854                       # num instructions consuming a value
system.switch_cpus.iew.wb_count            1812821495                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_fanout             0.688833                       # average fanout of values written-back
system.switch_cpus.iew.wb_producers        1266810135                       # num instructions producing a value
system.switch_cpus.iew.wb_rate               0.696095                       # insts written-back per cycle
system.switch_cpus.iew.wb_sent             1827032063                       # cumulative count of insts sent to commit
system.switch_cpus.int_regfile_reads       2414003155                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes      1437559385                       # number of integer regfile writes
system.switch_cpus.ipc                       0.191992                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 0.191992                       # IPC: Total IPC of All Threads
system.switch_cpus.iq.FU_type_0::No_OpClass     12330287      0.65%      0.65% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu    1423874809     74.66%     75.31% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult        21302      0.00%     75.31% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv         30801      0.00%     75.31% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd      1602910      0.08%     75.39% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     75.39% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt            0      0.00%     75.39% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     75.39% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMultAcc            0      0.00%     75.39% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     75.39% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMisc            0      0.00%     75.39% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     75.39% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     75.39% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     75.39% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu       511994      0.03%     75.42% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     75.42% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt        15610      0.00%     75.42% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc      1349019      0.07%     75.49% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     75.49% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     75.49% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     75.49% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     75.49% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdDiv            0      0.00%     75.49% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     75.49% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd        20353      0.00%     75.49% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     75.49% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     75.49% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt      1477133      0.08%     75.57% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv            0      0.00%     75.57% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     75.57% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult       136849      0.01%     75.58% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     75.58% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     75.58% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAdd            0      0.00%     75.58% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAlu            0      0.00%     75.58% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceCmp            0      0.00%     75.58% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     75.58% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     75.58% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAes            0      0.00%     75.58% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAesMix            0      0.00%     75.58% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash            0      0.00%     75.58% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash2            0      0.00%     75.58% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash            0      0.00%     75.58% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash2            0      0.00%     75.58% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma2            0      0.00%     75.58% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma3            0      0.00%     75.58% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdPredAlu            0      0.00%     75.58% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead    277316861     14.54%     90.12% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite    176277497      9.24%     99.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemRead      6420542      0.34%     99.70% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemWrite      5744269      0.30%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total     1907130236                       # Type of FU issued
system.switch_cpus.iq.fp_alu_accesses        19313240                       # Number of floating point alu accesses
system.switch_cpus.iq.fp_inst_queue_reads     37292938                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses     16210895                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_writes     31574144                       # Number of floating instruction queue writes
system.switch_cpus.iq.fu_busy_cnt            22796924                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.011954                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu        18318561     80.36%     80.36% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              0      0.00%     80.36% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%     80.36% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%     80.36% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%     80.36% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%     80.36% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%     80.36% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMultAcc            0      0.00%     80.36% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%     80.36% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMisc            0      0.00%     80.36% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%     80.36% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%     80.36% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%     80.36% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu              1      0.00%     80.36% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%     80.36% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt            111      0.00%     80.36% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0      0.00%     80.36% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%     80.36% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%     80.36% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%     80.36% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%     80.36% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdDiv              0      0.00%     80.36% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%     80.36% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd            0      0.00%     80.36% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     80.36% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%     80.36% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%     80.36% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%     80.36% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%     80.36% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult            0      0.00%     80.36% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%     80.36% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     80.36% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAdd            0      0.00%     80.36% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAlu            0      0.00%     80.36% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceCmp            0      0.00%     80.36% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceAdd            0      0.00%     80.36% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceCmp            0      0.00%     80.36% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAes              0      0.00%     80.36% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAesMix            0      0.00%     80.36% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash            0      0.00%     80.36% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash2            0      0.00%     80.36% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash            0      0.00%     80.36% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash2            0      0.00%     80.36% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma2            0      0.00%     80.36% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma3            0      0.00%     80.36% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdPredAlu            0      0.00%     80.36% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead        1795652      7.88%     88.23% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite       1157862      5.08%     93.31% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemRead       889471      3.90%     97.21% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemWrite       635266      2.79%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.int_alu_accesses     1898283633                       # Number of integer alu accesses
system.switch_cpus.iq.int_inst_queue_reads   5516945381                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_wakeup_accesses   1796610600                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.int_inst_queue_writes   3263430518                       # Number of integer instruction queue writes
system.switch_cpus.iq.iqInstsAdded         2147794397                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqInstsIssued        1907130236                       # Number of instructions issued
system.switch_cpus.iq.iqNonSpecInstsAdded       154267                       # Number of non-speculative instructions added to the IQ
system.switch_cpus.iq.iqSquashedInstsExamined   1146708614                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedInstsIssued      8139791                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedNonSpecRemoved       131744                       # Number of squashed non-spec instructions that were removed
system.switch_cpus.iq.iqSquashedOperandsExamined   1046874624                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.issued_per_cycle::samples   1709041135                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     1.115907                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     2.027310                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0   1184318773     69.30%     69.30% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1    103414488      6.05%     75.35% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2     89413170      5.23%     80.58% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3     72549183      4.25%     84.83% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4     77675213      4.54%     89.37% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5     65934259      3.86%     93.23% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6     62658141      3.67%     96.89% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7     33702398      1.97%     98.87% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8     19375510      1.13%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total   1709041135                       # Number of insts issued each cycle
system.switch_cpus.iq.rate                   0.732308                       # Inst issue rate
system.switch_cpus.iq.vec_alu_accesses              0                       # Number of vector alu accesses
system.switch_cpus.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus.itb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.itb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.itb.wrAccesses           172982222                       # TLB accesses on write requests
system.switch_cpus.itb.wrMisses                547392                       # TLB misses on write requests
system.switch_cpus.memDep0.conflictingLoads     18990159                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores     22362597                       # Number of conflicting stores.
system.switch_cpus.memDep0.insertedLoads    325941539                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores    210344831                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.misc_regfile_reads       974747505                       # number of misc regfile reads
system.switch_cpus.numCycles               2604274455                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.rename.BlockCycles       383707903                       # Number of cycles rename is blocking
system.switch_cpus.rename.CommittedMaps    1062350926                       # Number of HB maps that are committed
system.switch_cpus.rename.FullRegisterEvents           56                       # Number of times there has been no free registers
system.switch_cpus.rename.IQFullEvents       15032356                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.IdleCycles        831250275                       # Number of cycles rename is idle
system.switch_cpus.rename.LQFullEvents       67661178                       # Number of times rename has blocked due to LQ full
system.switch_cpus.rename.ROBFullEvents      10590891                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.RenameLookups    5505508214                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.RenamedInsts     2313448559                       # Number of instructions processed by rename
system.switch_cpus.rename.RenamedOperands   2402021061                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RunCycles         339756044                       # Number of cycles rename is running
system.switch_cpus.rename.SQFullEvents       35250301                       # Number of times rename has blocked due to SQ full
system.switch_cpus.rename.SquashCycles       36401386                       # Number of cycles rename is squashing
system.switch_cpus.rename.UnblockCycles     117858946                       # Number of cycles rename is unblocking
system.switch_cpus.rename.UndoneMaps       1339670060                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.fp_rename_lookups     18186139                       # Number of floating rename lookups
system.switch_cpus.rename.int_rename_lookups   3209749777                       # Number of integer rename lookups
system.switch_cpus.rename.serializeStallCycles        66574                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.serializingInsts          775                       # count of serializing insts renamed
system.switch_cpus.rename.skidInsts          70665841                       # count of insts added to the skid buffer
system.switch_cpus.rename.tempSerializingInsts          775                       # count of temporary serializing insts renamed
system.switch_cpus.rob.rob_reads           3624955450                       # The number of ROB reads
system.switch_cpus.rob.rob_writes          4472819952                       # The number of ROB writes
system.switch_cpus.timesIdled                22559836                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.tol2bus.snoop_filter.hit_multi_requests        92131                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops        22504                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests     58565444                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops      5044017                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests    117130974                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops        5066521                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 2466440236000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp           15074525                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       977574                       # Transaction distribution
system.membus.trans_dist::CleanEvict         14538749                       # Transaction distribution
system.membus.trans_dist::UpgradeReq               48                       # Transaction distribution
system.membus.trans_dist::ReadExReq            448976                       # Transaction distribution
system.membus.trans_dist::ReadExResp           448976                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq      15074525                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     46563373                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total     46563373                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               46563373                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port   1056068800                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total   1056068800                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total              1056068800                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples          15523549                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                15523549    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total            15523549                       # Request fanout histogram
system.membus.reqLayer2.occupancy         39278982000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               3.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy        83701827750                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              6.4                       # Layer utilization (%)
system.switch_cpus.pwrStateResidencyTicks::OFF 2466440236000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.pwrStateResidencyTicks::UNDEFINED 2466440236000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.pwrStateResidencyTicks::UNDEFINED 2466440236000                       # Cumulative time (in ticks) in various power states
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 2466440236000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp          56647965                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      5853035                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean     41763432                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict        29170093                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq              62                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp             62                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          1917517                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         1917517                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq      41763484                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq     14884481                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side    125290330                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side     50406118                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total             175696448                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side   5345718144                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side   1387357376                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             6733075520                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                        18221200                       # Total snoops (count)
system.tol2bus.snoopTraffic                  62569216                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         76786674                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.067475                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.252008                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               71628018     93.28%     93.28% # Request fanout histogram
system.tol2bus.snoop_fanout::1                5136152      6.69%     99.97% # Request fanout histogram
system.tol2bus.snoop_fanout::2                  22504      0.03%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           76786674                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy       105204380000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              8.1                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       25224991984                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.9                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy       62668662533                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             4.8                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 2466440236000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.switch_cpus.inst     32539256                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus.data     10502277                       # number of demand (read+write) hits
system.l2.demand_hits::total                 43041533                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus.inst     32539256                       # number of overall hits
system.l2.overall_hits::.switch_cpus.data     10502277                       # number of overall hits
system.l2.overall_hits::total                43041533                       # number of overall hits
system.l2.demand_misses::.switch_cpus.inst      9224158                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.data      6299721                       # number of demand (read+write) misses
system.l2.demand_misses::total               15523879                       # number of demand (read+write) misses
system.l2.overall_misses::.switch_cpus.inst      9224158                       # number of overall misses
system.l2.overall_misses::.switch_cpus.data      6299721                       # number of overall misses
system.l2.overall_misses::total              15523879                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus.inst 766403220500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus.data 534878046000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     1301281266500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus.inst 766403220500                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus.data 534878046000                       # number of overall miss cycles
system.l2.overall_miss_latency::total    1301281266500                       # number of overall miss cycles
system.l2.demand_accesses::.switch_cpus.inst     41763414                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.data     16801998                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             58565412                       # number of demand (read+write) accesses
system.l2.overall_accesses::.switch_cpus.inst     41763414                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.data     16801998                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            58565412                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.switch_cpus.inst     0.220867                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.data     0.374939                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.265069                       # miss rate for demand accesses
system.l2.overall_miss_rate::.switch_cpus.inst     0.220867                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.data     0.374939                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.265069                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus.inst 83086.523507                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus.data 84905.037223                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 83824.491707                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.inst 83086.523507                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.data 84905.037223                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 83824.491707                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              977574                       # number of writebacks
system.l2.writebacks::total                    977574                       # number of writebacks
system.l2.demand_mshr_hits::.switch_cpus.inst          377                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.switch_cpus.data            1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                 378                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.switch_cpus.inst          377                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.switch_cpus.data            1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                378                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.switch_cpus.inst      9223781                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus.data      6299720                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total          15523501                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.inst      9223781                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.data      6299720                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total         15523501                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus.inst 674137216000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus.data 471880609500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 1146017825500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.inst 674137216000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.data 471880609500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 1146017825500                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus.inst     0.220858                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus.data     0.374939                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.265063                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.inst     0.220858                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.data     0.374939                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.265063                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.inst 73086.862752                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.data 74905.013159                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 73824.701367                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.inst 73086.862752                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.data 74905.013159                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 73824.701367                       # average overall mshr miss latency
system.l2.replacements                       18221130                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      4875461                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          4875461                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks      4875461                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      4875461                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks     41707042                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total         41707042                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks     41707042                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total     41707042                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks      2360854                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total       2360854                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.UpgradeReq_hits::.switch_cpus.data           14                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                   14                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.switch_cpus.data           48                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                 48                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.switch_cpus.data       234500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total       234500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.switch_cpus.data           62                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total               62                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.switch_cpus.data     0.774194                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.774194                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.switch_cpus.data  4885.416667                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total  4885.416667                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_misses::.switch_cpus.data           48                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total            48                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.switch_cpus.data       957500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total       957500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.switch_cpus.data     0.774194                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.774194                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.switch_cpus.data 19947.916667                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 19947.916667                       # average UpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.switch_cpus.data      1468541                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total               1468541                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.switch_cpus.data       448976                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              448976                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus.data  29243198500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   29243198500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.switch_cpus.data      1917517                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           1917517                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.switch_cpus.data     0.234144                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.234144                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus.data 65133.099542                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 65133.099542                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus.data       448976                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         448976                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus.data  24753438500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  24753438500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus.data     0.234144                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.234144                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus.data 55133.099542                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 55133.099542                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.switch_cpus.inst     32539256                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total           32539256                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.switch_cpus.inst      9224158                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total          9224158                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.switch_cpus.inst 766403220500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total 766403220500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.switch_cpus.inst     41763414                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total       41763414                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.switch_cpus.inst     0.220867                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.220867                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus.inst 83086.523507                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 83086.523507                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.switch_cpus.inst          377                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total           377                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.switch_cpus.inst      9223781                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total      9223781                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus.inst 674137216000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total 674137216000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus.inst     0.220858                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.220858                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus.inst 73086.862752                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 73086.862752                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus.data      9033736                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total           9033736                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.switch_cpus.data      5850745                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         5850745                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus.data 505634847500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 505634847500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.switch_cpus.data     14884481                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total      14884481                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.switch_cpus.data     0.393077                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.393077                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus.data 86422.301348                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 86422.301348                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.switch_cpus.data            1                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            1                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.switch_cpus.data      5850744                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      5850744                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus.data 447127171000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 447127171000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus.data     0.393077                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.393077                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.data 76422.275697                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 76422.275697                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 2466440236000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                         1024                       # Cycle average of tags in use
system.l2.tags.total_refs                   115066468                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                  18221130                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      6.315002                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks     180.939116                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst         0.188530                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data         0.113079                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.inst   519.079220                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.data   323.680055                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.176698                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.000184                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.000110                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.inst     0.506913                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.data     0.316094                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total                   1                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          1024                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          108                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          216                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          601                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3           99                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 954764498                       # Number of tag accesses
system.l2.tags.data_accesses                954764498                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 2466440236000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.switch_cpus.inst    590321984                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.data    403182080                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          993504064                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.switch_cpus.inst    590321984                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total     590321984                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     62564736                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        62564736                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.switch_cpus.inst      9223781                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus.data      6299720                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total            15523501                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       977574                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             977574                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.switch_cpus.inst    453348519                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.data    309631022                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             762979541                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.switch_cpus.inst    453348519                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        453348519                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks       48047729                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             48047729                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks       48047729                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.inst    453348519                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.data    309631022                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            811027269                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    796213.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.inst::samples   9223781.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.data::samples   5859015.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.001342764250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        48147                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        48147                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState            30910468                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             748997                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                    15523501                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     977574                       # Number of write requests accepted
system.mem_ctrls.readBursts                  15523501                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   977574                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                 440705                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                181361                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            527126                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            968272                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            911558                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3           1476460                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            888709                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            421098                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            357364                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            791181                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            811483                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            652912                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           980817                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           698446                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12          1269079                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13          1320066                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14          1478594                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15          1529631                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             33210                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             74732                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             38297                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             23663                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             46496                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             66740                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             45662                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             24919                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             43566                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             88253                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            75002                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            29399                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            57212                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            67776                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            43877                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            37379                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.33                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.41                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 227810860750                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                75413980000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            510613285750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     15104.02                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                33854.02                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  8656316                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  387793                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 57.39                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                48.70                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6              15523501                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               977574                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                11021378                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                 3371293                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                  595460                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                   82052                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                   11289                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                    1212                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                     105                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       7                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  11708                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  13203                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  46341                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  48339                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  48362                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  48364                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  48364                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  48338                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  48360                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  48375                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  48385                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  48457                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  48355                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  48336                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  48344                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  48207                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  48178                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  48151                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                     30                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      6834859                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    148.686772                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   109.020260                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   154.926996                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127      3813940     55.80%     55.80% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255      1841596     26.94%     82.75% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383       605415      8.86%     91.60% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511       250994      3.67%     95.28% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639       140776      2.06%     97.34% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        74694      1.09%     98.43% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        39848      0.58%     99.01% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        24220      0.35%     99.37% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        43376      0.63%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      6834859                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        48147                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     313.255405                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean    266.474293                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    175.086210                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-63            178      0.37%      0.37% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-127         6066     12.60%     12.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-191         8492     17.64%     30.61% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-255         6877     14.28%     44.89% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-319         5754     11.95%     56.84% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::320-383         5808     12.06%     68.90% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-447         4951     10.28%     79.19% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::448-511         3605      7.49%     86.67% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-575         2390      4.96%     91.64% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::576-639         1557      3.23%     94.87% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::640-703          991      2.06%     96.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::704-767          612      1.27%     98.20% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-831          390      0.81%     99.01% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::832-895          241      0.50%     99.51% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::896-959          114      0.24%     99.75% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::960-1023           62      0.13%     99.88% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1087           37      0.08%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1088-1151           13      0.03%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1152-1215            6      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1216-1279            2      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1344-1407            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         48147                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        48147                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.536503                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.513336                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.893100                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            34830     72.34%     72.34% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17             1472      3.06%     75.40% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18            11208     23.28%     98.68% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              605      1.26%     99.93% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               32      0.07%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         48147                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              965298944                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                28205120                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                50955712                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               993504064                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             62564736                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       741.32                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        39.13                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    762.98                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     48.05                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         6.10                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     5.79                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.31                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  1302137101500                       # Total gap between requests
system.mem_ctrls.avgGap                      78912.26                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.switch_cpus.inst    590321984                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus.data    374976960                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks     50955712                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.switch_cpus.inst 453348519.290375649929                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus.data 287970385.978385686874                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 39132367.099150463939                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.switch_cpus.inst      9223781                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus.data      6299720                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       977574                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.switch_cpus.inst 294171255500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus.data 216442030250                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 31917518244000                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.inst     31892.70                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.data     34357.40                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  32649720.88                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    56.96                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy          28447302240                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy          15120073155                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy         62410939920                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         2309662080                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     102789320400.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     584137865610                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy       8115117120                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       803330280525                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        616.932120                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE  16198526000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  43481100000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 1242457601500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy          20353669560                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy          10818216750                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy         45280223520                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         1846413180                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     102789320400.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     575377788690                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      15492018240                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       771957650340                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        592.838937                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  35508414250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  43481100000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 1223147713250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                   2                       # Number of power state transitions
system.cpu.pwrStateResidencyTicks::ON    1164303008500                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::OFF   1302137227500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 2466440236000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst   1293548814                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus.inst    126822755                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total       1420371569                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst   1293548814                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus.inst    126822755                       # number of overall hits
system.cpu.icache.overall_hits::total      1420371569                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst     38865079                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus.inst     46066121                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total       84931200                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst     38865079                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus.inst     46066121                       # number of overall misses
system.cpu.icache.overall_misses::total      84931200                       # number of overall misses
system.cpu.icache.demand_miss_latency::.switch_cpus.inst 1341223032707                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total 1341223032707                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus.inst 1341223032707                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total 1341223032707                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst   1332413893                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst    172888876                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total   1505302769                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst   1332413893                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst    172888876                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total   1505302769                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.029169                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus.inst     0.266449                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.056421                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.029169                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus.inst     0.266449                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.056421                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.switch_cpus.inst 29115.171922                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 15791.876633                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus.inst 29115.171922                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 15791.876633                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs      6940198                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs            367256                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    18.897439                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks     80628255                       # number of writebacks
system.cpu.icache.writebacks::total          80628255                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.switch_cpus.inst      4302637                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total      4302637                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.switch_cpus.inst      4302637                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total      4302637                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.switch_cpus.inst     41763484                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total     41763484                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus.inst     41763484                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total     41763484                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus.inst 1173942912625                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total 1173942912625                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus.inst 1173942912625                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total 1173942912625                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus.inst     0.241563                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.027744                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus.inst     0.241563                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.027744                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus.inst 28109.314650                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 28109.314650                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus.inst 28109.314650                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 28109.314650                       # average overall mshr miss latency
system.cpu.icache.replacements               80628255                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst   1293548814                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus.inst    126822755                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total      1420371569                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst     38865079                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus.inst     46066121                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total      84931200                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.switch_cpus.inst 1341223032707                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total 1341223032707                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst   1332413893                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst    172888876                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total   1505302769                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.029169                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus.inst     0.266449                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.056421                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus.inst 29115.171922                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 15791.876633                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.switch_cpus.inst      4302637                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total      4302637                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus.inst     41763484                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total     41763484                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus.inst 1173942912625                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total 1173942912625                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus.inst     0.241563                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.027744                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus.inst 28109.314650                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 28109.314650                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 2466440236000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           255.999309                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs          1500991259                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs          80628307                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             18.616182                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   120.852329                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus.inst   135.146979                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.472079                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus.inst     0.527918                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999997                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          196                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           38                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           21                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses        3091234101                       # Number of tag accesses
system.cpu.icache.tags.data_accesses       3091234101                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 2466440236000                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 2466440236000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 2466440236000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 2466440236000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 2466440236000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 2466440236000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 2466440236000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data    403315276                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus.data    296891009                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        700206285                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data    403456844                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus.data    297374961                       # number of overall hits
system.cpu.dcache.overall_hits::total       700831805                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data     18345105                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus.data     40456359                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total       58801464                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data     18413117                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus.data     40515211                       # number of overall misses
system.cpu.dcache.overall_misses::total      58928328                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data 1719276032446                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 1719276032446                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data 1719276032446                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 1719276032446                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data    421660381                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus.data    337347368                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    759007749                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data    421869961                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data    337890172                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    759760133                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.043507                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.119925                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.077471                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.043646                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.119906                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.077562                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 42497.052996                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 29238.660324                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 42435.322192                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 29175.713800                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs      3878397                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets       981390                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs            157264                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets           13238                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    24.661696                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets    74.134310                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks     12004703                       # number of writebacks
system.cpu.dcache.writebacks::total          12004703                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.switch_cpus.data     23682086                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total     23682086                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.switch_cpus.data     23682086                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total     23682086                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data     16774273                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total     16774273                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data     16802060                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total     16802060                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data 670239395448                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 670239395448                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data 671807563448                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 671807563448                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.049724                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.022100                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.049726                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.022115                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 39956.390089                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 39956.390089                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 39983.642687                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 39983.642687                       # average overall mshr miss latency
system.cpu.dcache.replacements               35214859                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data    253397590                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::.switch_cpus.data    207957580                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total       461355170                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data     15513287                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus.data     38521492                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total      54034779                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data 1669012170000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 1669012170000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data    268910877                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data    246479072                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total    515389949                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.057689                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.156287                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.104843                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 43326.778984                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 30887.739358                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.switch_cpus.data     23662858                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total     23662858                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data     14858634                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total     14858634                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data 622467325000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total 622467325000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.060284                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.028830                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 41892.634612                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 41892.634612                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data    149917686                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::.switch_cpus.data     88933429                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total      238851115                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data      2831818                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::.switch_cpus.data      1934867                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total      4766685                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data  50263862446                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  50263862446                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data    152749504                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data     90868296                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total    243617800                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.018539                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.021293                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.019566                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 25977.941867                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 10544.825690                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.switch_cpus.data        19228                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        19228                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data      1915639                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total      1915639                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data  47772070448                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  47772070448                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.021081                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.007863                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 24937.929562                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 24937.929562                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data       141568                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::.switch_cpus.data       483952                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total        625520                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data        68012                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::.switch_cpus.data        58852                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total       126864                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data       209580                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::.switch_cpus.data       542804                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total       752384                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.324516                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::.switch_cpus.data     0.108422                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.168616                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.switch_cpus.data        27787                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total        27787                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.switch_cpus.data   1568168000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total   1568168000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.switch_cpus.data     0.051192                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.036932                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.switch_cpus.data 56435.311477                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 56435.311477                       # average SoftPFReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2466440236000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           255.999560                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           735826673                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs          35214859                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             20.895346                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle              1000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   120.876873                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data   135.122687                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.472175                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.527823                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999998                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           78                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           74                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          100                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            4                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses        1554735381                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses       1554735381                       # Number of data accesses

---------- End Simulation Statistics   ----------
