{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1616415304255 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1616415304255 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Mar 22 20:15:04 2021 " "Processing started: Mon Mar 22 20:15:04 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1616415304255 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616415304255 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off i281_CPU -c i281_CPU " "Command: quartus_map --read_settings_files=on --write_settings_files=off i281_CPU -c i281_CPU" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616415304256 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 24 " "Parallel compilation is enabled and will use 16 of the 24 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1616415304387 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "_6BitAdder.v 1 1 " "Found 1 design units, including 1 entities, in source file _6BitAdder.v" { { "Info" "ISGN_ENTITY_NAME" "1 _6BitAdder " "Found entity 1: _6BitAdder" {  } { { "_6BitAdder.v" "" { Text "/home/aiman/Documents/sdmay21-38/VerilogConversion/Cleaned_Ready/Verilog/i281_CPU_Hardware/_6BitAdder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616415308782 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616415308782 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "_Flag_Registers.v 1 1 " "Found 1 design units, including 1 entities, in source file _Flag_Registers.v" { { "Info" "ISGN_ENTITY_NAME" "1 _Flag_Registers " "Found entity 1: _Flag_Registers" {  } { { "_Flag_Registers.v" "" { Text "/home/aiman/Documents/sdmay21-38/VerilogConversion/Cleaned_Ready/Verilog/i281_CPU_Hardware/_Flag_Registers.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616415308783 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616415308783 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "Flag_Registers.bdf " "Can't analyze file -- file Flag_Registers.bdf is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1616415308783 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "_ALU_Flag_Calculator.v 1 1 " "Found 1 design units, including 1 entities, in source file _ALU_Flag_Calculator.v" { { "Info" "ISGN_ENTITY_NAME" "1 _ALU_Flag_Calculator " "Found entity 1: _ALU_Flag_Calculator" {  } { { "_ALU_Flag_Calculator.v" "" { Text "/home/aiman/Documents/sdmay21-38/VerilogConversion/Cleaned_Ready/Verilog/i281_CPU_Hardware/_ALU_Flag_Calculator.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616415308783 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616415308783 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "ShiftNoDff.bdf " "Can't analyze file -- file ShiftNoDff.bdf is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1616415308783 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "i281_CPU.bdf 1 1 " "Found 1 design units, including 1 entities, in source file i281_CPU.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 i281_CPU " "Found entity 1: i281_CPU" {  } { { "i281_CPU.bdf" "" { Schematic "/home/aiman/Documents/sdmay21-38/VerilogConversion/Cleaned_Ready/Verilog/i281_CPU_Hardware/i281_CPU.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616415308784 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616415308784 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "DMEM.bdf " "Can't analyze file -- file DMEM.bdf is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1616415308784 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "_DMEM.v 1 1 " "Found 1 design units, including 1 entities, in source file _DMEM.v" { { "Info" "ISGN_ENTITY_NAME" "1 _DMEM " "Found entity 1: _DMEM" {  } { { "_DMEM.v" "" { Text "/home/aiman/Documents/sdmay21-38/VerilogConversion/Cleaned_Ready/Verilog/i281_CPU_Hardware/_DMEM.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616415308784 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616415308784 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ZEROS.v 1 1 " "Found 1 design units, including 1 entities, in source file ZEROS.v" { { "Info" "ISGN_ENTITY_NAME" "1 ZEROS " "Found entity 1: ZEROS" {  } { { "ZEROS.v" "" { Text "/home/aiman/Documents/sdmay21-38/VerilogConversion/Cleaned_Ready/Verilog/i281_CPU_Hardware/ZEROS.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616415308785 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616415308785 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Video_Card.v 1 1 " "Found 1 design units, including 1 entities, in source file Video_Card.v" { { "Info" "ISGN_ENTITY_NAME" "1 Video_Card " "Found entity 1: Video_Card" {  } { { "Video_Card.v" "" { Text "/home/aiman/Documents/sdmay21-38/VerilogConversion/Cleaned_Ready/Verilog/i281_CPU_Hardware/Video_Card.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616415308785 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616415308785 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "seven_seg_decoder_BUSOUT.v 1 1 " "Found 1 design units, including 1 entities, in source file seven_seg_decoder_BUSOUT.v" { { "Info" "ISGN_ENTITY_NAME" "1 seven_seg_decoder_BUSOUT " "Found entity 1: seven_seg_decoder_BUSOUT" {  } { { "seven_seg_decoder_BUSOUT.v" "" { Text "/home/aiman/Documents/sdmay21-38/VerilogConversion/Cleaned_Ready/Verilog/i281_CPU_Hardware/seven_seg_decoder_BUSOUT.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616415308786 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616415308786 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ProgramCounter.v 1 1 " "Found 1 design units, including 1 entities, in source file ProgramCounter.v" { { "Info" "ISGN_ENTITY_NAME" "1 ProgramCounter " "Found entity 1: ProgramCounter" {  } { { "ProgramCounter.v" "" { Text "/home/aiman/Documents/sdmay21-38/VerilogConversion/Cleaned_Ready/Verilog/i281_CPU_Hardware/ProgramCounter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616415308786 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616415308786 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "PONG_Data.v 1 1 " "Found 1 design units, including 1 entities, in source file PONG_Data.v" { { "Info" "ISGN_ENTITY_NAME" "1 PONG_Data " "Found entity 1: PONG_Data" {  } { { "PONG_Data.v" "" { Text "/home/aiman/Documents/sdmay21-38/VerilogConversion/Cleaned_Ready/Verilog/i281_CPU_Hardware/PONG_Data.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616415308787 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616415308787 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "PONG_Code_3.v 1 1 " "Found 1 design units, including 1 entities, in source file PONG_Code_3.v" { { "Info" "ISGN_ENTITY_NAME" "1 PONG_Code_3 " "Found entity 1: PONG_Code_3" {  } { { "PONG_Code_3.v" "" { Text "/home/aiman/Documents/sdmay21-38/VerilogConversion/Cleaned_Ready/Verilog/i281_CPU_Hardware/PONG_Code_3.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616415308787 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616415308787 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "PONG_Code_2.v 1 1 " "Found 1 design units, including 1 entities, in source file PONG_Code_2.v" { { "Info" "ISGN_ENTITY_NAME" "1 PONG_Code_2 " "Found entity 1: PONG_Code_2" {  } { { "PONG_Code_2.v" "" { Text "/home/aiman/Documents/sdmay21-38/VerilogConversion/Cleaned_Ready/Verilog/i281_CPU_Hardware/PONG_Code_2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616415308787 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616415308787 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "PONG_Code_1.v 1 1 " "Found 1 design units, including 1 entities, in source file PONG_Code_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 PONG_Code_1 " "Found entity 1: PONG_Code_1" {  } { { "PONG_Code_1.v" "" { Text "/home/aiman/Documents/sdmay21-38/VerilogConversion/Cleaned_Ready/Verilog/i281_CPU_Hardware/PONG_Code_1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616415308788 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616415308788 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "PONG_Code_0.v 1 1 " "Found 1 design units, including 1 entities, in source file PONG_Code_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 PONG_Code_0 " "Found entity 1: PONG_Code_0" {  } { { "PONG_Code_0.v" "" { Text "/home/aiman/Documents/sdmay21-38/VerilogConversion/Cleaned_Ready/Verilog/i281_CPU_Hardware/PONG_Code_0.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616415308788 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616415308788 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Opcode_Decoder.v 1 1 " "Found 1 design units, including 1 entities, in source file Opcode_Decoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 Opcode_Decoder " "Found entity 1: Opcode_Decoder" {  } { { "Opcode_Decoder.v" "" { Text "/home/aiman/Documents/sdmay21-38/VerilogConversion/Cleaned_Ready/Verilog/i281_CPU_Hardware/Opcode_Decoder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616415308789 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616415308789 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ONES.v 1 1 " "Found 1 design units, including 1 entities, in source file ONES.v" { { "Info" "ISGN_ENTITY_NAME" "1 ONES " "Found entity 1: ONES" {  } { { "ONES.v" "" { Text "/home/aiman/Documents/sdmay21-38/VerilogConversion/Cleaned_Ready/Verilog/i281_CPU_Hardware/ONES.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616415308789 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616415308789 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Control_FSM.v 1 1 " "Found 1 design units, including 1 entities, in source file Control_FSM.v" { { "Info" "ISGN_ENTITY_NAME" "1 Control_FSM " "Found entity 1: Control_FSM" {  } { { "Control_FSM.v" "" { Text "/home/aiman/Documents/sdmay21-38/VerilogConversion/Cleaned_Ready/Verilog/i281_CPU_Hardware/Control_FSM.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616415308789 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616415308789 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Clock_dividers.v 1 1 " "Found 1 design units, including 1 entities, in source file Clock_dividers.v" { { "Info" "ISGN_ENTITY_NAME" "1 Clock_dividers " "Found entity 1: Clock_dividers" {  } { { "Clock_dividers.v" "" { Text "/home/aiman/Documents/sdmay21-38/VerilogConversion/Cleaned_Ready/Verilog/i281_CPU_Hardware/Clock_dividers.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616415308790 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616415308790 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Clock_divider_512.v 1 1 " "Found 1 design units, including 1 entities, in source file Clock_divider_512.v" { { "Info" "ISGN_ENTITY_NAME" "1 Clock_divider_512 " "Found entity 1: Clock_divider_512" {  } { { "Clock_divider_512.v" "" { Text "/home/aiman/Documents/sdmay21-38/VerilogConversion/Cleaned_Ready/Verilog/i281_CPU_Hardware/Clock_divider_512.v" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616415308790 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616415308790 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Clock_divider_4_16_and_64.v 1 1 " "Found 1 design units, including 1 entities, in source file Clock_divider_4_16_and_64.v" { { "Info" "ISGN_ENTITY_NAME" "1 Clock_divider_4_16_and_64 " "Found entity 1: Clock_divider_4_16_and_64" {  } { { "Clock_divider_4_16_and_64.v" "" { Text "/home/aiman/Documents/sdmay21-38/VerilogConversion/Cleaned_Ready/Verilog/i281_CPU_Hardware/Clock_divider_4_16_and_64.v" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616415308791 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616415308791 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ALU.v 1 1 " "Found 1 design units, including 1 entities, in source file ALU.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "ALU.v" "" { Text "/home/aiman/Documents/sdmay21-38/VerilogConversion/Cleaned_Ready/Verilog/i281_CPU_Hardware/ALU.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616415308791 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616415308791 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "_User_Code_Low.v 1 1 " "Found 1 design units, including 1 entities, in source file _User_Code_Low.v" { { "Info" "ISGN_ENTITY_NAME" "1 _User_Code_Low " "Found entity 1: _User_Code_Low" {  } { { "_User_Code_Low.v" "" { Text "/home/aiman/Documents/sdmay21-38/VerilogConversion/Cleaned_Ready/Verilog/i281_CPU_Hardware/_User_Code_Low.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616415308792 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616415308792 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "_User_Code_High.v 1 1 " "Found 1 design units, including 1 entities, in source file _User_Code_High.v" { { "Info" "ISGN_ENTITY_NAME" "1 _User_Code_High " "Found entity 1: _User_Code_High" {  } { { "_User_Code_High.v" "" { Text "/home/aiman/Documents/sdmay21-38/VerilogConversion/Cleaned_Ready/Verilog/i281_CPU_Hardware/_User_Code_High.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616415308792 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616415308792 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "_SixteenWideBusMux.v 1 1 " "Found 1 design units, including 1 entities, in source file _SixteenWideBusMux.v" { { "Info" "ISGN_ENTITY_NAME" "1 _SixteenWideBusMux " "Found entity 1: _SixteenWideBusMux" {  } { { "_SixteenWideBusMux.v" "" { Text "/home/aiman/Documents/sdmay21-38/VerilogConversion/Cleaned_Ready/Verilog/i281_CPU_Hardware/_SixteenWideBusMux.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616415308792 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616415308792 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "_ShiftNoDff.v 1 1 " "Found 1 design units, including 1 entities, in source file _ShiftNoDff.v" { { "Info" "ISGN_ENTITY_NAME" "1 _ShiftNoDff " "Found entity 1: _ShiftNoDff" {  } { { "_ShiftNoDff.v" "" { Text "/home/aiman/Documents/sdmay21-38/VerilogConversion/Cleaned_Ready/Verilog/i281_CPU_Hardware/_ShiftNoDff.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616415308793 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616415308793 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "_Registers16bit.v 1 1 " "Found 1 design units, including 1 entities, in source file _Registers16bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 _Registers16bit " "Found entity 1: _Registers16bit" {  } { { "_Registers16bit.v" "" { Text "/home/aiman/Documents/sdmay21-38/VerilogConversion/Cleaned_Ready/Verilog/i281_CPU_Hardware/_Registers16bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616415308793 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616415308793 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "_Registers8bit.v 1 1 " "Found 1 design units, including 1 entities, in source file _Registers8bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 _Registers8bit " "Found entity 1: _Registers8bit" {  } { { "_Registers8bit.v" "" { Text "/home/aiman/Documents/sdmay21-38/VerilogConversion/Cleaned_Ready/Verilog/i281_CPU_Hardware/_Registers8bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616415308793 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616415308793 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "_ReadOnly_16x16_Register_File_Low.v 1 1 " "Found 1 design units, including 1 entities, in source file _ReadOnly_16x16_Register_File_Low.v" { { "Info" "ISGN_ENTITY_NAME" "1 _ReadOnly_16x16_Register_File_Low " "Found entity 1: _ReadOnly_16x16_Register_File_Low" {  } { { "_ReadOnly_16x16_Register_File_Low.v" "" { Text "/home/aiman/Documents/sdmay21-38/VerilogConversion/Cleaned_Ready/Verilog/i281_CPU_Hardware/_ReadOnly_16x16_Register_File_Low.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616415308794 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616415308794 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "_ReadOnly_16x16_Register_File_High.v 1 1 " "Found 1 design units, including 1 entities, in source file _ReadOnly_16x16_Register_File_High.v" { { "Info" "ISGN_ENTITY_NAME" "1 _ReadOnly_16x16_Register_File_High " "Found entity 1: _ReadOnly_16x16_Register_File_High" {  } { { "_ReadOnly_16x16_Register_File_High.v" "" { Text "/home/aiman/Documents/sdmay21-38/VerilogConversion/Cleaned_Ready/Verilog/i281_CPU_Hardware/_ReadOnly_16x16_Register_File_High.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616415308795 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616415308795 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "_ONES.v 1 1 " "Found 1 design units, including 1 entities, in source file _ONES.v" { { "Info" "ISGN_ENTITY_NAME" "1 _ONES " "Found entity 1: _ONES" {  } { { "_ONES.v" "" { Text "/home/aiman/Documents/sdmay21-38/VerilogConversion/Cleaned_Ready/Verilog/i281_CPU_Hardware/_ONES.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616415308795 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616415308795 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "_IMEM_low.v 1 1 " "Found 1 design units, including 1 entities, in source file _IMEM_low.v" { { "Info" "ISGN_ENTITY_NAME" "1 _IMEM_low " "Found entity 1: _IMEM_low" {  } { { "_IMEM_low.v" "" { Text "/home/aiman/Documents/sdmay21-38/VerilogConversion/Cleaned_Ready/Verilog/i281_CPU_Hardware/_IMEM_low.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616415308796 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616415308796 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "_IMEM_high.v 1 1 " "Found 1 design units, including 1 entities, in source file _IMEM_high.v" { { "Info" "ISGN_ENTITY_NAME" "1 _IMEM_high " "Found entity 1: _IMEM_high" {  } { { "_IMEM_high.v" "" { Text "/home/aiman/Documents/sdmay21-38/VerilogConversion/Cleaned_Ready/Verilog/i281_CPU_Hardware/_IMEM_high.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616415308797 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616415308797 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "_IMEM.v 1 1 " "Found 1 design units, including 1 entities, in source file _IMEM.v" { { "Info" "ISGN_ENTITY_NAME" "1 _IMEM " "Found entity 1: _IMEM" {  } { { "_IMEM.v" "" { Text "/home/aiman/Documents/sdmay21-38/VerilogConversion/Cleaned_Ready/Verilog/i281_CPU_Hardware/_IMEM.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616415308797 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616415308797 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "_FullAdder.v 1 1 " "Found 1 design units, including 1 entities, in source file _FullAdder.v" { { "Info" "ISGN_ENTITY_NAME" "1 _FullAdder " "Found entity 1: _FullAdder" {  } { { "_FullAdder.v" "" { Text "/home/aiman/Documents/sdmay21-38/VerilogConversion/Cleaned_Ready/Verilog/i281_CPU_Hardware/_FullAdder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616415308797 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616415308797 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "_Clock_divider_512.v 1 1 " "Found 1 design units, including 1 entities, in source file _Clock_divider_512.v" { { "Info" "ISGN_ENTITY_NAME" "1 _Clock_divider_512 " "Found entity 1: _Clock_divider_512" {  } { { "_Clock_divider_512.v" "" { Text "/home/aiman/Documents/sdmay21-38/VerilogConversion/Cleaned_Ready/Verilog/i281_CPU_Hardware/_Clock_divider_512.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616415308798 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616415308798 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "_C16to1BusMux.v 1 1 " "Found 1 design units, including 1 entities, in source file _C16to1BusMux.v" { { "Info" "ISGN_ENTITY_NAME" "1 _C16to1BusMux " "Found entity 1: _C16to1BusMux" {  } { { "_C16to1BusMux.v" "" { Text "/home/aiman/Documents/sdmay21-38/VerilogConversion/Cleaned_Ready/Verilog/i281_CPU_Hardware/_C16to1BusMux.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616415308798 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616415308798 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "_BIOS_Hardcoded_Low.v 1 1 " "Found 1 design units, including 1 entities, in source file _BIOS_Hardcoded_Low.v" { { "Info" "ISGN_ENTITY_NAME" "1 _BIOS_Hardcoded_Low " "Found entity 1: _BIOS_Hardcoded_Low" {  } { { "_BIOS_Hardcoded_Low.v" "" { Text "/home/aiman/Documents/sdmay21-38/VerilogConversion/Cleaned_Ready/Verilog/i281_CPU_Hardware/_BIOS_Hardcoded_Low.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616415308799 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616415308799 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "_BIOS_Hardcoded_High.v 1 1 " "Found 1 design units, including 1 entities, in source file _BIOS_Hardcoded_High.v" { { "Info" "ISGN_ENTITY_NAME" "1 _BIOS_Hardcoded_High " "Found entity 1: _BIOS_Hardcoded_High" {  } { { "_BIOS_Hardcoded_High.v" "" { Text "/home/aiman/Documents/sdmay21-38/VerilogConversion/Cleaned_Ready/Verilog/i281_CPU_Hardware/_BIOS_Hardcoded_High.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616415308799 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616415308799 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "_16Wide4To1BusMux.v 1 1 " "Found 1 design units, including 1 entities, in source file _16Wide4To1BusMux.v" { { "Info" "ISGN_ENTITY_NAME" "1 _16Wide4To1BusMux " "Found entity 1: _16Wide4To1BusMux" {  } { { "_16Wide4To1BusMux.v" "" { Text "/home/aiman/Documents/sdmay21-38/VerilogConversion/Cleaned_Ready/Verilog/i281_CPU_Hardware/_16Wide4To1BusMux.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616415308799 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616415308799 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "_8WideC16to1BusMux.v 1 1 " "Found 1 design units, including 1 entities, in source file _8WideC16to1BusMux.v" { { "Info" "ISGN_ENTITY_NAME" "1 _8WideC16to1BusMux " "Found entity 1: _8WideC16to1BusMux" {  } { { "_8WideC16to1BusMux.v" "" { Text "/home/aiman/Documents/sdmay21-38/VerilogConversion/Cleaned_Ready/Verilog/i281_CPU_Hardware/_8WideC16to1BusMux.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616415308800 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616415308800 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "_8WideBusMux.v 1 1 " "Found 1 design units, including 1 entities, in source file _8WideBusMux.v" { { "Info" "ISGN_ENTITY_NAME" "1 _8WideBusMux " "Found entity 1: _8WideBusMux" {  } { { "_8WideBusMux.v" "" { Text "/home/aiman/Documents/sdmay21-38/VerilogConversion/Cleaned_Ready/Verilog/i281_CPU_Hardware/_8WideBusMux.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616415308800 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616415308800 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "_8Wide4To1BusMux.v 1 1 " "Found 1 design units, including 1 entities, in source file _8Wide4To1BusMux.v" { { "Info" "ISGN_ENTITY_NAME" "1 _8Wide4To1BusMux " "Found entity 1: _8Wide4To1BusMux" {  } { { "_8Wide4To1BusMux.v" "" { Text "/home/aiman/Documents/sdmay21-38/VerilogConversion/Cleaned_Ready/Verilog/i281_CPU_Hardware/_8Wide4To1BusMux.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616415308801 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616415308801 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "_8BitAdder.v 1 1 " "Found 1 design units, including 1 entities, in source file _8BitAdder.v" { { "Info" "ISGN_ENTITY_NAME" "1 _8BitAdder " "Found entity 1: _8BitAdder" {  } { { "_8BitAdder.v" "" { Text "/home/aiman/Documents/sdmay21-38/VerilogConversion/Cleaned_Ready/Verilog/i281_CPU_Hardware/_8BitAdder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616415308801 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616415308801 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "_7WideBusMux.v 1 1 " "Found 1 design units, including 1 entities, in source file _7WideBusMux.v" { { "Info" "ISGN_ENTITY_NAME" "1 _7WideBusMux " "Found entity 1: _7WideBusMux" {  } { { "_7WideBusMux.v" "" { Text "/home/aiman/Documents/sdmay21-38/VerilogConversion/Cleaned_Ready/Verilog/i281_CPU_Hardware/_7WideBusMux.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616415308801 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616415308801 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "_6WideBusMux.v 1 1 " "Found 1 design units, including 1 entities, in source file _6WideBusMux.v" { { "Info" "ISGN_ENTITY_NAME" "1 _6WideBusMux " "Found entity 1: _6WideBusMux" {  } { { "_6WideBusMux.v" "" { Text "/home/aiman/Documents/sdmay21-38/VerilogConversion/Cleaned_Ready/Verilog/i281_CPU_Hardware/_6WideBusMux.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616415308802 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616415308802 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "_4x8BitRegisters.v 1 1 " "Found 1 design units, including 1 entities, in source file _4x8BitRegisters.v" { { "Info" "ISGN_ENTITY_NAME" "1 _4x8BitRegisters " "Found entity 1: _4x8BitRegisters" {  } { { "_4x8BitRegisters.v" "" { Text "/home/aiman/Documents/sdmay21-38/VerilogConversion/Cleaned_Ready/Verilog/i281_CPU_Hardware/_4x8BitRegisters.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616415308802 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616415308802 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "_4WideBusMux.v 1 1 " "Found 1 design units, including 1 entities, in source file _4WideBusMux.v" { { "Info" "ISGN_ENTITY_NAME" "1 _4WideBusMux " "Found entity 1: _4WideBusMux" {  } { { "_4WideBusMux.v" "" { Text "/home/aiman/Documents/sdmay21-38/VerilogConversion/Cleaned_Ready/Verilog/i281_CPU_Hardware/_4WideBusMux.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616415308802 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616415308802 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "_4to16DecoderWithEnable.v 1 1 " "Found 1 design units, including 1 entities, in source file _4to16DecoderWithEnable.v" { { "Info" "ISGN_ENTITY_NAME" "1 _4to16DecoderWithEnable " "Found entity 1: _4to16DecoderWithEnable" {  } { { "_4to16DecoderWithEnable.v" "" { Text "/home/aiman/Documents/sdmay21-38/VerilogConversion/Cleaned_Ready/Verilog/i281_CPU_Hardware/_4to16DecoderWithEnable.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616415308803 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616415308803 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "_3to8DecoderWithEnable.v 1 1 " "Found 1 design units, including 1 entities, in source file _3to8DecoderWithEnable.v" { { "Info" "ISGN_ENTITY_NAME" "1 _3to8DecoderWithEnable " "Found entity 1: _3to8DecoderWithEnable" {  } { { "_3to8DecoderWithEnable.v" "" { Text "/home/aiman/Documents/sdmay21-38/VerilogConversion/Cleaned_Ready/Verilog/i281_CPU_Hardware/_3to8DecoderWithEnable.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616415308803 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616415308803 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "_2to4DecoderWithEnable.v 1 1 " "Found 1 design units, including 1 entities, in source file _2to4DecoderWithEnable.v" { { "Info" "ISGN_ENTITY_NAME" "1 _2to4DecoderWithEnable " "Found entity 1: _2to4DecoderWithEnable" {  } { { "_2to4DecoderWithEnable.v" "" { Text "/home/aiman/Documents/sdmay21-38/VerilogConversion/Cleaned_Ready/Verilog/i281_CPU_Hardware/_2to4DecoderWithEnable.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616415308803 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616415308803 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "_2to1mux.v 1 1 " "Found 1 design units, including 1 entities, in source file _2to1mux.v" { { "Info" "ISGN_ENTITY_NAME" "1 _2to1mux " "Found entity 1: _2to1mux" {  } { { "_2to1mux.v" "" { Text "/home/aiman/Documents/sdmay21-38/VerilogConversion/Cleaned_Ready/Verilog/i281_CPU_Hardware/_2to1mux.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616415308804 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616415308804 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "_1to2DecoderWithEnable.v 1 1 " "Found 1 design units, including 1 entities, in source file _1to2DecoderWithEnable.v" { { "Info" "ISGN_ENTITY_NAME" "1 _1to2DecoderWithEnable " "Found entity 1: _1to2DecoderWithEnable" {  } { { "_1to2DecoderWithEnable.v" "" { Text "/home/aiman/Documents/sdmay21-38/VerilogConversion/Cleaned_Ready/Verilog/i281_CPU_Hardware/_1to2DecoderWithEnable.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616415308804 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616415308804 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "vcc_signal _Flag_Registers.v(8) " "Verilog HDL Implicit Net warning at _Flag_Registers.v(8): created implicit net for \"vcc_signal\"" {  } { { "_Flag_Registers.v" "" { Text "/home/aiman/Documents/sdmay21-38/VerilogConversion/Cleaned_Ready/Verilog/i281_CPU_Hardware/_Flag_Registers.v" 8 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616415308804 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "vcc_signal ProgramCounter.v(13) " "Verilog HDL Implicit Net warning at ProgramCounter.v(13): created implicit net for \"vcc_signal\"" {  } { { "ProgramCounter.v" "" { Text "/home/aiman/Documents/sdmay21-38/VerilogConversion/Cleaned_Ready/Verilog/i281_CPU_Hardware/ProgramCounter.v" 13 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616415308804 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "vcc_signal _Registers16bit.v(11) " "Verilog HDL Implicit Net warning at _Registers16bit.v(11): created implicit net for \"vcc_signal\"" {  } { { "_Registers16bit.v" "" { Text "/home/aiman/Documents/sdmay21-38/VerilogConversion/Cleaned_Ready/Verilog/i281_CPU_Hardware/_Registers16bit.v" 11 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616415308805 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "vcc_signal _Registers8bit.v(11) " "Verilog HDL Implicit Net warning at _Registers8bit.v(11): created implicit net for \"vcc_signal\"" {  } { { "_Registers8bit.v" "" { Text "/home/aiman/Documents/sdmay21-38/VerilogConversion/Cleaned_Ready/Verilog/i281_CPU_Hardware/_Registers8bit.v" 11 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616415308805 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "_GND _IMEM.v(9) " "Verilog HDL Implicit Net warning at _IMEM.v(9): created implicit net for \"_GND\"" {  } { { "_IMEM.v" "" { Text "/home/aiman/Documents/sdmay21-38/VerilogConversion/Cleaned_Ready/Verilog/i281_CPU_Hardware/_IMEM.v" 9 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616415308805 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "RO_WE_LOW _IMEM.v(14) " "Verilog HDL Implicit Net warning at _IMEM.v(14): created implicit net for \"RO_WE_LOW\"" {  } { { "_IMEM.v" "" { Text "/home/aiman/Documents/sdmay21-38/VerilogConversion/Cleaned_Ready/Verilog/i281_CPU_Hardware/_IMEM.v" 14 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616415308805 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "RO_WE_HIGH _IMEM.v(15) " "Verilog HDL Implicit Net warning at _IMEM.v(15): created implicit net for \"RO_WE_HIGH\"" {  } { { "_IMEM.v" "" { Text "/home/aiman/Documents/sdmay21-38/VerilogConversion/Cleaned_Ready/Verilog/i281_CPU_Hardware/_IMEM.v" 15 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616415308805 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "_DMEM.v(29) " "Verilog HDL Instantiation warning at _DMEM.v(29): instance has no name" {  } { { "_DMEM.v" "" { Text "/home/aiman/Documents/sdmay21-38/VerilogConversion/Cleaned_Ready/Verilog/i281_CPU_Hardware/_DMEM.v" 29 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1616415308805 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "i281_CPU " "Elaborating entity \"i281_CPU\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1616415308844 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ProgramCounter ProgramCounter:inst17 " "Elaborating entity \"ProgramCounter\" for hierarchy \"ProgramCounter:inst17\"" {  } { { "i281_CPU.bdf" "inst17" { Schematic "/home/aiman/Documents/sdmay21-38/VerilogConversion/Cleaned_Ready/Verilog/i281_CPU_Hardware/i281_CPU.bdf" { { 1472 2768 3000 1600 "inst17" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616415308846 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "_2to1mux ProgramCounter:inst17\|_2to1mux:PC_Count\[0\].mux " "Elaborating entity \"_2to1mux\" for hierarchy \"ProgramCounter:inst17\|_2to1mux:PC_Count\[0\].mux\"" {  } { { "ProgramCounter.v" "PC_Count\[0\].mux" { Text "/home/aiman/Documents/sdmay21-38/VerilogConversion/Cleaned_Ready/Verilog/i281_CPU_Hardware/ProgramCounter.v" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616415308846 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Clock_dividers Clock_dividers:inst4 " "Elaborating entity \"Clock_dividers\" for hierarchy \"Clock_dividers:inst4\"" {  } { { "i281_CPU.bdf" "inst4" { Schematic "/home/aiman/Documents/sdmay21-38/VerilogConversion/Cleaned_Ready/Verilog/i281_CPU_Hardware/i281_CPU.bdf" { { 208 240 480 336 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616415308848 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Clock_divider_512 Clock_dividers:inst4\|Clock_divider_512:b2v_inst " "Elaborating entity \"Clock_divider_512\" for hierarchy \"Clock_dividers:inst4\|Clock_divider_512:b2v_inst\"" {  } { { "Clock_dividers.v" "b2v_inst" { Text "/home/aiman/Documents/sdmay21-38/VerilogConversion/Cleaned_Ready/Verilog/i281_CPU_Hardware/Clock_dividers.v" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616415308848 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Clock_divider_4_16_and_64 Clock_dividers:inst4\|Clock_divider_4_16_and_64:b2v_inst4 " "Elaborating entity \"Clock_divider_4_16_and_64\" for hierarchy \"Clock_dividers:inst4\|Clock_divider_4_16_and_64:b2v_inst4\"" {  } { { "Clock_dividers.v" "b2v_inst4" { Text "/home/aiman/Documents/sdmay21-38/VerilogConversion/Cleaned_Ready/Verilog/i281_CPU_Hardware/Clock_dividers.v" 38 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616415308849 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Control_FSM Control_FSM:inst23 " "Elaborating entity \"Control_FSM\" for hierarchy \"Control_FSM:inst23\"" {  } { { "i281_CPU.bdf" "inst23" { Schematic "/home/aiman/Documents/sdmay21-38/VerilogConversion/Cleaned_Ready/Verilog/i281_CPU_Hardware/i281_CPU.bdf" { { 32 3576 3896 544 "inst23" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616415308850 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU ALU:inst6 " "Elaborating entity \"ALU\" for hierarchy \"ALU:inst6\"" {  } { { "i281_CPU.bdf" "inst6" { Schematic "/home/aiman/Documents/sdmay21-38/VerilogConversion/Cleaned_Ready/Verilog/i281_CPU_Hardware/i281_CPU.bdf" { { 672 3144 3432 832 "inst6" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616415308852 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "_ShiftNoDff ALU:inst6\|_ShiftNoDff:Shifting " "Elaborating entity \"_ShiftNoDff\" for hierarchy \"ALU:inst6\|_ShiftNoDff:Shifting\"" {  } { { "ALU.v" "Shifting" { Text "/home/aiman/Documents/sdmay21-38/VerilogConversion/Cleaned_Ready/Verilog/i281_CPU_Hardware/ALU.v" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616415308852 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "_Flag_Registers ALU:inst6\|_Flag_Registers:FlagReg " "Elaborating entity \"_Flag_Registers\" for hierarchy \"ALU:inst6\|_Flag_Registers:FlagReg\"" {  } { { "ALU.v" "FlagReg" { Text "/home/aiman/Documents/sdmay21-38/VerilogConversion/Cleaned_Ready/Verilog/i281_CPU_Hardware/ALU.v" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616415308855 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "_ALU_Flag_Calculator ALU:inst6\|_ALU_Flag_Calculator:FlagCalc " "Elaborating entity \"_ALU_Flag_Calculator\" for hierarchy \"ALU:inst6\|_ALU_Flag_Calculator:FlagCalc\"" {  } { { "ALU.v" "FlagCalc" { Text "/home/aiman/Documents/sdmay21-38/VerilogConversion/Cleaned_Ready/Verilog/i281_CPU_Hardware/ALU.v" 72 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616415308857 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "_8WideBusMux ALU:inst6\|_8WideBusMux:BusMux8 " "Elaborating entity \"_8WideBusMux\" for hierarchy \"ALU:inst6\|_8WideBusMux:BusMux8\"" {  } { { "ALU.v" "BusMux8" { Text "/home/aiman/Documents/sdmay21-38/VerilogConversion/Cleaned_Ready/Verilog/i281_CPU_Hardware/ALU.v" 79 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616415308857 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "_8BitAdder ALU:inst6\|_8BitAdder:Adder8 " "Elaborating entity \"_8BitAdder\" for hierarchy \"ALU:inst6\|_8BitAdder:Adder8\"" {  } { { "ALU.v" "Adder8" { Text "/home/aiman/Documents/sdmay21-38/VerilogConversion/Cleaned_Ready/Verilog/i281_CPU_Hardware/ALU.v" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616415308860 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "_FullAdder ALU:inst6\|_8BitAdder:Adder8\|_FullAdder:initialFA " "Elaborating entity \"_FullAdder\" for hierarchy \"ALU:inst6\|_8BitAdder:Adder8\|_FullAdder:initialFA\"" {  } { { "_8BitAdder.v" "initialFA" { Text "/home/aiman/Documents/sdmay21-38/VerilogConversion/Cleaned_Ready/Verilog/i281_CPU_Hardware/_8BitAdder.v" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616415308860 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "_4x8BitRegisters _4x8BitRegisters:inst " "Elaborating entity \"_4x8BitRegisters\" for hierarchy \"_4x8BitRegisters:inst\"" {  } { { "i281_CPU.bdf" "inst" { Schematic "/home/aiman/Documents/sdmay21-38/VerilogConversion/Cleaned_Ready/Verilog/i281_CPU_Hardware/i281_CPU.bdf" { { 672 2456 2776 832 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616415308863 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "_2to4DecoderWithEnable _4x8BitRegisters:inst\|_2to4DecoderWithEnable:RegDec " "Elaborating entity \"_2to4DecoderWithEnable\" for hierarchy \"_4x8BitRegisters:inst\|_2to4DecoderWithEnable:RegDec\"" {  } { { "_4x8BitRegisters.v" "RegDec" { Text "/home/aiman/Documents/sdmay21-38/VerilogConversion/Cleaned_Ready/Verilog/i281_CPU_Hardware/_4x8BitRegisters.v" 11 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616415308864 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "_Registers8bit _4x8BitRegisters:inst\|_Registers8bit:A " "Elaborating entity \"_Registers8bit\" for hierarchy \"_4x8BitRegisters:inst\|_Registers8bit:A\"" {  } { { "_4x8BitRegisters.v" "A" { Text "/home/aiman/Documents/sdmay21-38/VerilogConversion/Cleaned_Ready/Verilog/i281_CPU_Hardware/_4x8BitRegisters.v" 13 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616415308864 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "_8Wide4To1BusMux _4x8BitRegisters:inst\|_8Wide4To1BusMux:Output1 " "Elaborating entity \"_8Wide4To1BusMux\" for hierarchy \"_4x8BitRegisters:inst\|_8Wide4To1BusMux:Output1\"" {  } { { "_4x8BitRegisters.v" "Output1" { Text "/home/aiman/Documents/sdmay21-38/VerilogConversion/Cleaned_Ready/Verilog/i281_CPU_Hardware/_4x8BitRegisters.v" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616415308874 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "_IMEM _IMEM:inst22 " "Elaborating entity \"_IMEM\" for hierarchy \"_IMEM:inst22\"" {  } { { "i281_CPU.bdf" "inst22" { Schematic "/home/aiman/Documents/sdmay21-38/VerilogConversion/Cleaned_Ready/Verilog/i281_CPU_Hardware/i281_CPU.bdf" { { 1040 1360 1744 1200 "inst22" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616415308895 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "_ReadOnly_16x16_Register_File_Low _IMEM:inst22\|_ReadOnly_16x16_Register_File_Low:RO_Low " "Elaborating entity \"_ReadOnly_16x16_Register_File_Low\" for hierarchy \"_IMEM:inst22\|_ReadOnly_16x16_Register_File_Low:RO_Low\"" {  } { { "_IMEM.v" "RO_Low" { Text "/home/aiman/Documents/sdmay21-38/VerilogConversion/Cleaned_Ready/Verilog/i281_CPU_Hardware/_IMEM.v" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616415308896 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "_ONES _IMEM:inst22\|_ReadOnly_16x16_Register_File_Low:RO_Low\|_ONES:one " "Elaborating entity \"_ONES\" for hierarchy \"_IMEM:inst22\|_ReadOnly_16x16_Register_File_Low:RO_Low\|_ONES:one\"" {  } { { "_ReadOnly_16x16_Register_File_Low.v" "one" { Text "/home/aiman/Documents/sdmay21-38/VerilogConversion/Cleaned_Ready/Verilog/i281_CPU_Hardware/_ReadOnly_16x16_Register_File_Low.v" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616415308910 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "_4to16DecoderWithEnable _IMEM:inst22\|_ReadOnly_16x16_Register_File_Low:RO_Low\|_4to16DecoderWithEnable:_4to16Inst37 " "Elaborating entity \"_4to16DecoderWithEnable\" for hierarchy \"_IMEM:inst22\|_ReadOnly_16x16_Register_File_Low:RO_Low\|_4to16DecoderWithEnable:_4to16Inst37\"" {  } { { "_ReadOnly_16x16_Register_File_Low.v" "_4to16Inst37" { Text "/home/aiman/Documents/sdmay21-38/VerilogConversion/Cleaned_Ready/Verilog/i281_CPU_Hardware/_ReadOnly_16x16_Register_File_Low.v" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616415308911 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "_3to8DecoderWithEnable _IMEM:inst22\|_ReadOnly_16x16_Register_File_Low:RO_Low\|_4to16DecoderWithEnable:_4to16Inst37\|_3to8DecoderWithEnable:firstDecoder " "Elaborating entity \"_3to8DecoderWithEnable\" for hierarchy \"_IMEM:inst22\|_ReadOnly_16x16_Register_File_Low:RO_Low\|_4to16DecoderWithEnable:_4to16Inst37\|_3to8DecoderWithEnable:firstDecoder\"" {  } { { "_4to16DecoderWithEnable.v" "firstDecoder" { Text "/home/aiman/Documents/sdmay21-38/VerilogConversion/Cleaned_Ready/Verilog/i281_CPU_Hardware/_4to16DecoderWithEnable.v" 10 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616415308911 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "_SixteenWideBusMux _IMEM:inst22\|_ReadOnly_16x16_Register_File_Low:RO_Low\|_SixteenWideBusMux:WideBusMuxInst4 " "Elaborating entity \"_SixteenWideBusMux\" for hierarchy \"_IMEM:inst22\|_ReadOnly_16x16_Register_File_Low:RO_Low\|_SixteenWideBusMux:WideBusMuxInst4\"" {  } { { "_ReadOnly_16x16_Register_File_Low.v" "WideBusMuxInst4" { Text "/home/aiman/Documents/sdmay21-38/VerilogConversion/Cleaned_Ready/Verilog/i281_CPU_Hardware/_ReadOnly_16x16_Register_File_Low.v" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616415308914 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "_BIOS_Hardcoded_Low _IMEM:inst22\|_ReadOnly_16x16_Register_File_Low:RO_Low\|_BIOS_Hardcoded_Low:BiosLow " "Elaborating entity \"_BIOS_Hardcoded_Low\" for hierarchy \"_IMEM:inst22\|_ReadOnly_16x16_Register_File_Low:RO_Low\|_BIOS_Hardcoded_Low:BiosLow\"" {  } { { "_ReadOnly_16x16_Register_File_Low.v" "BiosLow" { Text "/home/aiman/Documents/sdmay21-38/VerilogConversion/Cleaned_Ready/Verilog/i281_CPU_Hardware/_ReadOnly_16x16_Register_File_Low.v" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616415308920 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "_Registers16bit _IMEM:inst22\|_ReadOnly_16x16_Register_File_Low:RO_Low\|_Registers16bit:reg16_0 " "Elaborating entity \"_Registers16bit\" for hierarchy \"_IMEM:inst22\|_ReadOnly_16x16_Register_File_Low:RO_Low\|_Registers16bit:reg16_0\"" {  } { { "_ReadOnly_16x16_Register_File_Low.v" "reg16_0" { Text "/home/aiman/Documents/sdmay21-38/VerilogConversion/Cleaned_Ready/Verilog/i281_CPU_Hardware/_ReadOnly_16x16_Register_File_Low.v" 43 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616415309019 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "_C16to1BusMux _IMEM:inst22\|_ReadOnly_16x16_Register_File_Low:RO_Low\|_C16to1BusMux:busMux " "Elaborating entity \"_C16to1BusMux\" for hierarchy \"_IMEM:inst22\|_ReadOnly_16x16_Register_File_Low:RO_Low\|_C16to1BusMux:busMux\"" {  } { { "_ReadOnly_16x16_Register_File_Low.v" "busMux" { Text "/home/aiman/Documents/sdmay21-38/VerilogConversion/Cleaned_Ready/Verilog/i281_CPU_Hardware/_ReadOnly_16x16_Register_File_Low.v" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616415309106 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "_ReadOnly_16x16_Register_File_High _IMEM:inst22\|_ReadOnly_16x16_Register_File_High:RO_High " "Elaborating entity \"_ReadOnly_16x16_Register_File_High\" for hierarchy \"_IMEM:inst22\|_ReadOnly_16x16_Register_File_High:RO_High\"" {  } { { "_IMEM.v" "RO_High" { Text "/home/aiman/Documents/sdmay21-38/VerilogConversion/Cleaned_Ready/Verilog/i281_CPU_Hardware/_IMEM.v" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616415309203 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "_BIOS_Hardcoded_High _IMEM:inst22\|_ReadOnly_16x16_Register_File_High:RO_High\|_BIOS_Hardcoded_High:BiosHigh " "Elaborating entity \"_BIOS_Hardcoded_High\" for hierarchy \"_IMEM:inst22\|_ReadOnly_16x16_Register_File_High:RO_High\|_BIOS_Hardcoded_High:BiosHigh\"" {  } { { "_ReadOnly_16x16_Register_File_High.v" "BiosHigh" { Text "/home/aiman/Documents/sdmay21-38/VerilogConversion/Cleaned_Ready/Verilog/i281_CPU_Hardware/_ReadOnly_16x16_Register_File_High.v" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616415309224 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "_IMEM_low _IMEM:inst22\|_IMEM_low:IMEMLow " "Elaborating entity \"_IMEM_low\" for hierarchy \"_IMEM:inst22\|_IMEM_low:IMEMLow\"" {  } { { "_IMEM.v" "IMEMLow" { Text "/home/aiman/Documents/sdmay21-38/VerilogConversion/Cleaned_Ready/Verilog/i281_CPU_Hardware/_IMEM.v" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616415309499 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "_User_Code_Low _IMEM:inst22\|_IMEM_low:IMEMLow\|_User_Code_Low:UserCodeLow " "Elaborating entity \"_User_Code_Low\" for hierarchy \"_IMEM:inst22\|_IMEM_low:IMEMLow\|_User_Code_Low:UserCodeLow\"" {  } { { "_IMEM_low.v" "UserCodeLow" { Text "/home/aiman/Documents/sdmay21-38/VerilogConversion/Cleaned_Ready/Verilog/i281_CPU_Hardware/_IMEM_low.v" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616415309520 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "_IMEM_high _IMEM:inst22\|_IMEM_high:IMEMHigh " "Elaborating entity \"_IMEM_high\" for hierarchy \"_IMEM:inst22\|_IMEM_high:IMEMHigh\"" {  } { { "_IMEM.v" "IMEMHigh" { Text "/home/aiman/Documents/sdmay21-38/VerilogConversion/Cleaned_Ready/Verilog/i281_CPU_Hardware/_IMEM.v" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616415309793 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "_User_Code_High _IMEM:inst22\|_IMEM_high:IMEMHigh\|_User_Code_High:UserCodeHigh " "Elaborating entity \"_User_Code_High\" for hierarchy \"_IMEM:inst22\|_IMEM_high:IMEMHigh\|_User_Code_High:UserCodeHigh\"" {  } { { "_IMEM_high.v" "UserCodeHigh" { Text "/home/aiman/Documents/sdmay21-38/VerilogConversion/Cleaned_Ready/Verilog/i281_CPU_Hardware/_IMEM_high.v" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616415309814 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "_16Wide4To1BusMux _IMEM:inst22\|_16Wide4To1BusMux:IMEMBuxMux " "Elaborating entity \"_16Wide4To1BusMux\" for hierarchy \"_IMEM:inst22\|_16Wide4To1BusMux:IMEMBuxMux\"" {  } { { "_IMEM.v" "IMEMBuxMux" { Text "/home/aiman/Documents/sdmay21-38/VerilogConversion/Cleaned_Ready/Verilog/i281_CPU_Hardware/_IMEM.v" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616415310085 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "_DMEM _DMEM:inst8 " "Elaborating entity \"_DMEM\" for hierarchy \"_DMEM:inst8\"" {  } { { "i281_CPU.bdf" "inst8" { Schematic "/home/aiman/Documents/sdmay21-38/VerilogConversion/Cleaned_Ready/Verilog/i281_CPU_Hardware/i281_CPU.bdf" { { 760 3792 4096 952 "inst8" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616415310102 ""}
{ "Warning" "WSGN_SEARCH_FILE" "User_Data.v 1 1 " "Using design file User_Data.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 User_Data " "Found entity 1: User_Data" {  } { { "User_Data.v" "" { Text "/home/aiman/Documents/sdmay21-38/VerilogConversion/Cleaned_Ready/Verilog/i281_CPU_Hardware/User_Data.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616415310119 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1616415310119 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "User_Data _DMEM:inst8\|User_Data:UserD " "Elaborating entity \"User_Data\" for hierarchy \"_DMEM:inst8\|User_Data:UserD\"" {  } { { "_DMEM.v" "UserD" { Text "/home/aiman/Documents/sdmay21-38/VerilogConversion/Cleaned_Ready/Verilog/i281_CPU_Hardware/_DMEM.v" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616415310119 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "_8WideC16to1BusMux _DMEM:inst8\|_8WideC16to1BusMux:busMux " "Elaborating entity \"_8WideC16to1BusMux\" for hierarchy \"_DMEM:inst8\|_8WideC16to1BusMux:busMux\"" {  } { { "_DMEM.v" "busMux" { Text "/home/aiman/Documents/sdmay21-38/VerilogConversion/Cleaned_Ready/Verilog/i281_CPU_Hardware/_DMEM.v" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616415310196 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Opcode_Decoder Opcode_Decoder:inst1 " "Elaborating entity \"Opcode_Decoder\" for hierarchy \"Opcode_Decoder:inst1\"" {  } { { "i281_CPU.bdf" "inst1" { Schematic "/home/aiman/Documents/sdmay21-38/VerilogConversion/Cleaned_Ready/Verilog/i281_CPU_Hardware/i281_CPU.bdf" { { 32 1984 2224 480 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616415310282 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "_1to2DecoderWithEnable Opcode_Decoder:inst1\|_1to2DecoderWithEnable:ShiftDecoder " "Elaborating entity \"_1to2DecoderWithEnable\" for hierarchy \"Opcode_Decoder:inst1\|_1to2DecoderWithEnable:ShiftDecoder\"" {  } { { "Opcode_Decoder.v" "ShiftDecoder" { Text "/home/aiman/Documents/sdmay21-38/VerilogConversion/Cleaned_Ready/Verilog/i281_CPU_Hardware/Opcode_Decoder.v" 56 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616415310285 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "_6WideBusMux _6WideBusMux:Program_Counter_Multiplexer " "Elaborating entity \"_6WideBusMux\" for hierarchy \"_6WideBusMux:Program_Counter_Multiplexer\"" {  } { { "i281_CPU.bdf" "Program_Counter_Multiplexer" { Schematic "/home/aiman/Documents/sdmay21-38/VerilogConversion/Cleaned_Ready/Verilog/i281_CPU_Hardware/i281_CPU.bdf" { { 1488 2432 2640 1584 "Program_Counter_Multiplexer" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616415310285 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "_6BitAdder _6BitAdder:Program_Counter_Increment_By_1 " "Elaborating entity \"_6BitAdder\" for hierarchy \"_6BitAdder:Program_Counter_Increment_By_1\"" {  } { { "i281_CPU.bdf" "Program_Counter_Increment_By_1" { Schematic "/home/aiman/Documents/sdmay21-38/VerilogConversion/Cleaned_Ready/Verilog/i281_CPU_Hardware/i281_CPU.bdf" { { 1424 1592 1872 1520 "Program_Counter_Increment_By_1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616415310287 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Video_Card Video_Card:inst7 " "Elaborating entity \"Video_Card\" for hierarchy \"Video_Card:inst7\"" {  } { { "i281_CPU.bdf" "inst7" { Schematic "/home/aiman/Documents/sdmay21-38/VerilogConversion/Cleaned_Ready/Verilog/i281_CPU_Hardware/i281_CPU.bdf" { { 784 4160 4448 1080 "inst7" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616415310291 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "_4WideBusMux Video_Card:inst7\|_4WideBusMux:BusMux0 " "Elaborating entity \"_4WideBusMux\" for hierarchy \"Video_Card:inst7\|_4WideBusMux:BusMux0\"" {  } { { "Video_Card.v" "BusMux0" { Text "/home/aiman/Documents/sdmay21-38/VerilogConversion/Cleaned_Ready/Verilog/i281_CPU_Hardware/Video_Card.v" 44 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616415310292 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "seven_seg_decoder_BUSOUT Video_Card:inst7\|seven_seg_decoder_BUSOUT:sevenBUSOUT0 " "Elaborating entity \"seven_seg_decoder_BUSOUT\" for hierarchy \"Video_Card:inst7\|seven_seg_decoder_BUSOUT:sevenBUSOUT0\"" {  } { { "Video_Card.v" "sevenBUSOUT0" { Text "/home/aiman/Documents/sdmay21-38/VerilogConversion/Cleaned_Ready/Verilog/i281_CPU_Hardware/Video_Card.v" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616415310293 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "_7WideBusMux Video_Card:inst7\|_7WideBusMux:SevenWideBus0 " "Elaborating entity \"_7WideBusMux\" for hierarchy \"Video_Card:inst7\|_7WideBusMux:SevenWideBus0\"" {  } { { "Video_Card.v" "SevenWideBus0" { Text "/home/aiman/Documents/sdmay21-38/VerilogConversion/Cleaned_Ready/Verilog/i281_CPU_Hardware/Video_Card.v" 46 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616415310294 ""}
{ "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX" "" "Clock multiplexers are found and protected" { { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "_2to1mux:inst12\|mxout~0 " "Found clock multiplexer _2to1mux:inst12\|mxout~0" {  } { { "_2to1mux.v" "" { Text "/home/aiman/Documents/sdmay21-38/VerilogConversion/Cleaned_Ready/Verilog/i281_CPU_Hardware/_2to1mux.v" 6 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1616415312679 "|i281_CPU|_2to1mux:inst12|mxout~0"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "_2to1mux:inst151\|mxout~0 " "Found clock multiplexer _2to1mux:inst151\|mxout~0" {  } { { "_2to1mux.v" "" { Text "/home/aiman/Documents/sdmay21-38/VerilogConversion/Cleaned_Ready/Verilog/i281_CPU_Hardware/_2to1mux.v" 6 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1616415312679 "|i281_CPU|_2to1mux:inst151|mxout~0"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "_2to1mux:inst10\|mxout~0 " "Found clock multiplexer _2to1mux:inst10\|mxout~0" {  } { { "_2to1mux.v" "" { Text "/home/aiman/Documents/sdmay21-38/VerilogConversion/Cleaned_Ready/Verilog/i281_CPU_Hardware/_2to1mux.v" 6 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1616415312679 "|i281_CPU|_2to1mux:inst10|mxout~0"}  } {  } 0 19016 "Clock multiplexers are found and protected" 0 0 "Analysis & Synthesis" 0 -1 1616415312679 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "16 " "16 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1616415313486 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1616415313802 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1616415314934 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616415314934 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "16 " "Design contains 16 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Switch_Input\[8\] " "No output dependent on input pin \"Switch_Input\[8\]\"" {  } { { "i281_CPU.bdf" "" { Schematic "/home/aiman/Documents/sdmay21-38/VerilogConversion/Cleaned_Ready/Verilog/i281_CPU_Hardware/i281_CPU.bdf" { { 936 904 1096 952 "Switch_Input" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1616415315009 "|i281_CPU|Switch_Input[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Switch_Input\[9\] " "No output dependent on input pin \"Switch_Input\[9\]\"" {  } { { "i281_CPU.bdf" "" { Schematic "/home/aiman/Documents/sdmay21-38/VerilogConversion/Cleaned_Ready/Verilog/i281_CPU_Hardware/i281_CPU.bdf" { { 936 904 1096 952 "Switch_Input" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1616415315009 "|i281_CPU|Switch_Input[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Switch_Input\[10\] " "No output dependent on input pin \"Switch_Input\[10\]\"" {  } { { "i281_CPU.bdf" "" { Schematic "/home/aiman/Documents/sdmay21-38/VerilogConversion/Cleaned_Ready/Verilog/i281_CPU_Hardware/i281_CPU.bdf" { { 936 904 1096 952 "Switch_Input" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1616415315009 "|i281_CPU|Switch_Input[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Switch_Input\[11\] " "No output dependent on input pin \"Switch_Input\[11\]\"" {  } { { "i281_CPU.bdf" "" { Schematic "/home/aiman/Documents/sdmay21-38/VerilogConversion/Cleaned_Ready/Verilog/i281_CPU_Hardware/i281_CPU.bdf" { { 936 904 1096 952 "Switch_Input" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1616415315009 "|i281_CPU|Switch_Input[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Switch_Input\[12\] " "No output dependent on input pin \"Switch_Input\[12\]\"" {  } { { "i281_CPU.bdf" "" { Schematic "/home/aiman/Documents/sdmay21-38/VerilogConversion/Cleaned_Ready/Verilog/i281_CPU_Hardware/i281_CPU.bdf" { { 936 904 1096 952 "Switch_Input" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1616415315009 "|i281_CPU|Switch_Input[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Switch_Input\[13\] " "No output dependent on input pin \"Switch_Input\[13\]\"" {  } { { "i281_CPU.bdf" "" { Schematic "/home/aiman/Documents/sdmay21-38/VerilogConversion/Cleaned_Ready/Verilog/i281_CPU_Hardware/i281_CPU.bdf" { { 936 904 1096 952 "Switch_Input" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1616415315009 "|i281_CPU|Switch_Input[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Switch_Input\[14\] " "No output dependent on input pin \"Switch_Input\[14\]\"" {  } { { "i281_CPU.bdf" "" { Schematic "/home/aiman/Documents/sdmay21-38/VerilogConversion/Cleaned_Ready/Verilog/i281_CPU_Hardware/i281_CPU.bdf" { { 936 904 1096 952 "Switch_Input" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1616415315009 "|i281_CPU|Switch_Input[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Switch_Input\[15\] " "No output dependent on input pin \"Switch_Input\[15\]\"" {  } { { "i281_CPU.bdf" "" { Schematic "/home/aiman/Documents/sdmay21-38/VerilogConversion/Cleaned_Ready/Verilog/i281_CPU_Hardware/i281_CPU.bdf" { { 936 904 1096 952 "Switch_Input" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1616415315009 "|i281_CPU|Switch_Input[15]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Switch_Input\[0\] " "No output dependent on input pin \"Switch_Input\[0\]\"" {  } { { "i281_CPU.bdf" "" { Schematic "/home/aiman/Documents/sdmay21-38/VerilogConversion/Cleaned_Ready/Verilog/i281_CPU_Hardware/i281_CPU.bdf" { { 936 904 1096 952 "Switch_Input" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1616415315009 "|i281_CPU|Switch_Input[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Switch_Input\[1\] " "No output dependent on input pin \"Switch_Input\[1\]\"" {  } { { "i281_CPU.bdf" "" { Schematic "/home/aiman/Documents/sdmay21-38/VerilogConversion/Cleaned_Ready/Verilog/i281_CPU_Hardware/i281_CPU.bdf" { { 936 904 1096 952 "Switch_Input" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1616415315009 "|i281_CPU|Switch_Input[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Switch_Input\[2\] " "No output dependent on input pin \"Switch_Input\[2\]\"" {  } { { "i281_CPU.bdf" "" { Schematic "/home/aiman/Documents/sdmay21-38/VerilogConversion/Cleaned_Ready/Verilog/i281_CPU_Hardware/i281_CPU.bdf" { { 936 904 1096 952 "Switch_Input" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1616415315009 "|i281_CPU|Switch_Input[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Switch_Input\[3\] " "No output dependent on input pin \"Switch_Input\[3\]\"" {  } { { "i281_CPU.bdf" "" { Schematic "/home/aiman/Documents/sdmay21-38/VerilogConversion/Cleaned_Ready/Verilog/i281_CPU_Hardware/i281_CPU.bdf" { { 936 904 1096 952 "Switch_Input" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1616415315009 "|i281_CPU|Switch_Input[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Switch_Input\[6\] " "No output dependent on input pin \"Switch_Input\[6\]\"" {  } { { "i281_CPU.bdf" "" { Schematic "/home/aiman/Documents/sdmay21-38/VerilogConversion/Cleaned_Ready/Verilog/i281_CPU_Hardware/i281_CPU.bdf" { { 936 904 1096 952 "Switch_Input" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1616415315009 "|i281_CPU|Switch_Input[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Switch_Input\[5\] " "No output dependent on input pin \"Switch_Input\[5\]\"" {  } { { "i281_CPU.bdf" "" { Schematic "/home/aiman/Documents/sdmay21-38/VerilogConversion/Cleaned_Ready/Verilog/i281_CPU_Hardware/i281_CPU.bdf" { { 936 904 1096 952 "Switch_Input" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1616415315009 "|i281_CPU|Switch_Input[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Switch_Input\[4\] " "No output dependent on input pin \"Switch_Input\[4\]\"" {  } { { "i281_CPU.bdf" "" { Schematic "/home/aiman/Documents/sdmay21-38/VerilogConversion/Cleaned_Ready/Verilog/i281_CPU_Hardware/i281_CPU.bdf" { { 936 904 1096 952 "Switch_Input" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1616415315009 "|i281_CPU|Switch_Input[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Switch_Input\[7\] " "No output dependent on input pin \"Switch_Input\[7\]\"" {  } { { "i281_CPU.bdf" "" { Schematic "/home/aiman/Documents/sdmay21-38/VerilogConversion/Cleaned_Ready/Verilog/i281_CPU_Hardware/i281_CPU.bdf" { { 936 904 1096 952 "Switch_Input" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1616415315009 "|i281_CPU|Switch_Input[7]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1616415315009 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "729 " "Implemented 729 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "23 " "Implemented 23 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1616415315009 ""} { "Info" "ICUT_CUT_TM_OPINS" "82 " "Implemented 82 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1616415315009 ""} { "Info" "ICUT_CUT_TM_LCELLS" "624 " "Implemented 624 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1616415315009 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1616415315009 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 34 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 34 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "548 " "Peak virtual memory: 548 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1616415315031 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Mar 22 20:15:15 2021 " "Processing ended: Mon Mar 22 20:15:15 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1616415315031 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1616415315031 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:22 " "Total CPU time (on all processors): 00:00:22" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1616415315031 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1616415315031 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1616415315577 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1616415315577 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Mar 22 20:15:15 2021 " "Processing started: Mon Mar 22 20:15:15 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1616415315577 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1616415315577 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off i281_CPU -c i281_CPU " "Command: quartus_fit --read_settings_files=off --write_settings_files=off i281_CPU -c i281_CPU" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1616415315577 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1616415315603 ""}
{ "Info" "0" "" "Project  = i281_CPU" {  } {  } 0 0 "Project  = i281_CPU" 0 0 "Fitter" 0 0 1616415315604 ""}
{ "Info" "0" "" "Revision = i281_CPU" {  } {  } 0 0 "Revision = i281_CPU" 0 0 "Fitter" 0 0 1616415315604 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 24 " "Parallel compilation is enabled and will use 16 of the 24 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1616415315649 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "i281_CPU EP4CE115F29C7 " "Selected device EP4CE115F29C7 for design \"i281_CPU\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1616415315653 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1616415315693 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1616415315693 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1616415315945 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1616415315948 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29C7 " "Device EP4CE40F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1616415315990 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29I7 " "Device EP4CE40F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1616415315990 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29C7 " "Device EP4CE30F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1616415315990 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29I7 " "Device EP4CE30F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1616415315990 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29C7 " "Device EP4CE55F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1616415315990 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29I7 " "Device EP4CE55F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1616415315990 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29C7 " "Device EP4CE75F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1616415315990 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29I7 " "Device EP4CE75F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1616415315990 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE115F29I7 " "Device EP4CE115F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1616415315990 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1616415315990 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ F4 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location F4" {  } { { "/home/aiman/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/aiman/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "/home/aiman/Documents/sdmay21-38/VerilogConversion/Cleaned_Ready/Verilog/i281_CPU_Hardware/" { { 0 { 0 ""} 0 5407 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1616415315993 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ E2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2" {  } { { "/home/aiman/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/aiman/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "/home/aiman/Documents/sdmay21-38/VerilogConversion/Cleaned_Ready/Verilog/i281_CPU_Hardware/" { { 0 { 0 ""} 0 5409 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1616415315993 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ P3 " "Pin ~ALTERA_DCLK~ is reserved at location P3" {  } { { "/home/aiman/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/aiman/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "/home/aiman/Documents/sdmay21-38/VerilogConversion/Cleaned_Ready/Verilog/i281_CPU_Hardware/" { { 0 { 0 ""} 0 5411 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1616415315993 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ N7 " "Pin ~ALTERA_DATA0~ is reserved at location N7" {  } { { "/home/aiman/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/aiman/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "/home/aiman/Documents/sdmay21-38/VerilogConversion/Cleaned_Ready/Verilog/i281_CPU_Hardware/" { { 0 { 0 ""} 0 5413 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1616415315993 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ P28 " "Pin ~ALTERA_nCEO~ is reserved at location P28" {  } { { "/home/aiman/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/aiman/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "temporary_test_loc" "" { Generic "/home/aiman/Documents/sdmay21-38/VerilogConversion/Cleaned_Ready/Verilog/i281_CPU_Hardware/" { { 0 { 0 ""} 0 5415 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1616415315993 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1616415315993 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1616415315995 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "1 105 " "No exact pin location assignment(s) for 1 pins of 105 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1616415316658 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "i281_CPU.sdc " "Synopsys Design Constraints File file not found: 'i281_CPU.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1616415316902 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1616415316902 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst151\|mxout~0  from: datac  to: combout " "Cell: inst151\|mxout~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1616415316906 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Fitter" 0 -1 1616415316906 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1616415316907 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1616415316908 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1616415316908 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Board_Clock~input (placed in PIN Y2 (CLK2, DIFFCLK_1p)) " "Automatically promoted node Board_Clock~input (placed in PIN Y2 (CLK2, DIFFCLK_1p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G4 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1616415316994 ""}  } { { "i281_CPU.bdf" "" { Schematic "/home/aiman/Documents/sdmay21-38/VerilogConversion/Cleaned_Ready/Verilog/i281_CPU_Hardware/i281_CPU.bdf" { { 232 -32 136 248 "Board_Clock" "" } } } } { "temporary_test_loc" "" { Generic "/home/aiman/Documents/sdmay21-38/VerilogConversion/Cleaned_Ready/Verilog/i281_CPU_Hardware/" { { 0 { 0 ""} 0 5402 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1616415316994 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "_2to1mux:inst12\|mxout  " "Automatically promoted node _2to1mux:inst12\|mxout " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1616415316994 ""}  } { { "_2to1mux.v" "" { Text "/home/aiman/Documents/sdmay21-38/VerilogConversion/Cleaned_Ready/Verilog/i281_CPU_Hardware/_2to1mux.v" 6 -1 0 } } { "temporary_test_loc" "" { Generic "/home/aiman/Documents/sdmay21-38/VerilogConversion/Cleaned_Ready/Verilog/i281_CPU_Hardware/" { { 0 { 0 ""} 0 4847 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1616415316994 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Clock_dividers:inst4\|Clock_divider_512:b2v_inst2\|CLK_OUT  " "Automatically promoted node Clock_dividers:inst4\|Clock_divider_512:b2v_inst2\|CLK_OUT " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1616415316994 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Clock_dividers:inst4\|Clock_divider_512:b2v_inst2\|CLK_OUT~0 " "Destination node Clock_dividers:inst4\|Clock_divider_512:b2v_inst2\|CLK_OUT~0" {  } { { "Clock_divider_512.v" "" { Text "/home/aiman/Documents/sdmay21-38/VerilogConversion/Cleaned_Ready/Verilog/i281_CPU_Hardware/Clock_divider_512.v" 27 -1 0 } } { "temporary_test_loc" "" { Generic "/home/aiman/Documents/sdmay21-38/VerilogConversion/Cleaned_Ready/Verilog/i281_CPU_Hardware/" { { 0 { 0 ""} 0 5266 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1616415316994 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1616415316994 ""}  } { { "Clock_divider_512.v" "" { Text "/home/aiman/Documents/sdmay21-38/VerilogConversion/Cleaned_Ready/Verilog/i281_CPU_Hardware/Clock_divider_512.v" 27 -1 0 } } { "temporary_test_loc" "" { Generic "/home/aiman/Documents/sdmay21-38/VerilogConversion/Cleaned_Ready/Verilog/i281_CPU_Hardware/" { { 0 { 0 ""} 0 4856 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1616415316994 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Clock_dividers:inst4\|Clock_divider_512:b2v_inst\|CLK_OUT  " "Automatically promoted node Clock_dividers:inst4\|Clock_divider_512:b2v_inst\|CLK_OUT " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1616415316994 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Clock_dividers:inst4\|Clock_divider_4_16_and_64:b2v_inst4\|CLK_OUT64 " "Destination node Clock_dividers:inst4\|Clock_divider_4_16_and_64:b2v_inst4\|CLK_OUT64" {  } { { "Clock_divider_4_16_and_64.v" "" { Text "/home/aiman/Documents/sdmay21-38/VerilogConversion/Cleaned_Ready/Verilog/i281_CPU_Hardware/Clock_divider_4_16_and_64.v" 29 -1 0 } } { "temporary_test_loc" "" { Generic "/home/aiman/Documents/sdmay21-38/VerilogConversion/Cleaned_Ready/Verilog/i281_CPU_Hardware/" { { 0 { 0 ""} 0 4419 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1616415316994 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Clock_dividers:inst4\|Clock_divider_4_16_and_64:b2v_inst4\|TFF_inst4 " "Destination node Clock_dividers:inst4\|Clock_divider_4_16_and_64:b2v_inst4\|TFF_inst4" {  } { { "Clock_divider_4_16_and_64.v" "" { Text "/home/aiman/Documents/sdmay21-38/VerilogConversion/Cleaned_Ready/Verilog/i281_CPU_Hardware/Clock_divider_4_16_and_64.v" 122 -1 0 } } { "temporary_test_loc" "" { Generic "/home/aiman/Documents/sdmay21-38/VerilogConversion/Cleaned_Ready/Verilog/i281_CPU_Hardware/" { { 0 { 0 ""} 0 4420 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1616415316994 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "_2to1mux:inst12\|mxout " "Destination node _2to1mux:inst12\|mxout" {  } { { "_2to1mux.v" "" { Text "/home/aiman/Documents/sdmay21-38/VerilogConversion/Cleaned_Ready/Verilog/i281_CPU_Hardware/_2to1mux.v" 6 -1 0 } } { "temporary_test_loc" "" { Generic "/home/aiman/Documents/sdmay21-38/VerilogConversion/Cleaned_Ready/Verilog/i281_CPU_Hardware/" { { 0 { 0 ""} 0 4847 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1616415316994 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Clock_dividers:inst4\|Clock_divider_512:b2v_inst\|CLK_OUT~0 " "Destination node Clock_dividers:inst4\|Clock_divider_512:b2v_inst\|CLK_OUT~0" {  } { { "Clock_divider_512.v" "" { Text "/home/aiman/Documents/sdmay21-38/VerilogConversion/Cleaned_Ready/Verilog/i281_CPU_Hardware/Clock_divider_512.v" 27 -1 0 } } { "temporary_test_loc" "" { Generic "/home/aiman/Documents/sdmay21-38/VerilogConversion/Cleaned_Ready/Verilog/i281_CPU_Hardware/" { { 0 { 0 ""} 0 5253 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1616415316994 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1616415316994 ""}  } { { "Clock_divider_512.v" "" { Text "/home/aiman/Documents/sdmay21-38/VerilogConversion/Cleaned_Ready/Verilog/i281_CPU_Hardware/Clock_divider_512.v" 27 -1 0 } } { "temporary_test_loc" "" { Generic "/home/aiman/Documents/sdmay21-38/VerilogConversion/Cleaned_Ready/Verilog/i281_CPU_Hardware/" { { 0 { 0 ""} 0 4430 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1616415316994 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "inst21  " "Automatically promoted node inst21 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1616415316995 ""}  } { { "i281_CPU.bdf" "" { Schematic "/home/aiman/Documents/sdmay21-38/VerilogConversion/Cleaned_Ready/Verilog/i281_CPU_Hardware/i281_CPU.bdf" { { 536 792 856 616 "inst21" "" } } } } { "temporary_test_loc" "" { Generic "/home/aiman/Documents/sdmay21-38/VerilogConversion/Cleaned_Ready/Verilog/i281_CPU_Hardware/" { { 0 { 0 ""} 0 4439 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1616415316995 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1616415317193 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1616415317194 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1616415317194 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1616415317196 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1616415317197 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1616415317199 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1616415317199 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1616415317200 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1616415317241 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1616415317243 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1616415317243 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "1 unused 2.5V 0 1 0 " "Number of I/O pins in group: 1 (unused VREF, 2.5V VCCIO, 0 input, 1 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Design Software" 0 -1 1616415317255 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Design Software" 0 -1 1616415317255 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1616415317255 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 4 52 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 4 total pin(s) used --  52 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1616415317256 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 1 62 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  62 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1616415317256 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use 2.5V 1 72 " "I/O bank number 3 does not use VREF pins and has 2.5V VCCIO pins. 1 total pin(s) used --  72 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1616415317256 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use 2.5V 32 39 " "I/O bank number 4 does not use VREF pins and has 2.5V VCCIO pins. 32 total pin(s) used --  39 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1616415317256 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use 2.5V 34 31 " "I/O bank number 5 does not use VREF pins and has 2.5V VCCIO pins. 34 total pin(s) used --  31 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1616415317256 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use 2.5V 9 49 " "I/O bank number 6 does not use VREF pins and has 2.5V VCCIO pins. 9 total pin(s) used --  49 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1616415317256 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use 2.5V 28 44 " "I/O bank number 7 does not use VREF pins and has 2.5V VCCIO pins. 28 total pin(s) used --  44 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1616415317256 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 71 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  71 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1616415317256 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Design Software" 0 -1 1616415317256 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1616415317256 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:02 " "Fitter preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1616415317438 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1616415317441 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1616415318776 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1616415318988 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1616415319026 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1616415324041 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:05 " "Fitter placement operations ending: elapsed time is 00:00:05" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1616415324041 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1616415324300 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "5 X81_Y24 X91_Y36 " "Router estimated peak interconnect usage is 5% of the available device resources in the region that extends from location X81_Y24 to location X91_Y36" {  } { { "loc" "" { Generic "/home/aiman/Documents/sdmay21-38/VerilogConversion/Cleaned_Ready/Verilog/i281_CPU_Hardware/" { { 1 { 0 "Router estimated peak interconnect usage is 5% of the available device resources in the region that extends from location X81_Y24 to location X91_Y36"} { { 12 { 0 ""} 81 24 11 13 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1616415327209 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1616415327209 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1616415329517 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1616415329517 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:03 " "Fitter routing operations ending: elapsed time is 00:00:03" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1616415329519 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.70 " "Total time spent on timing analysis during the Fitter is 0.70 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1616415329606 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1616415329620 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1616415329877 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1616415329878 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1616415330121 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1616415330492 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/aiman/Documents/sdmay21-38/VerilogConversion/Cleaned_Ready/Verilog/i281_CPU_Hardware/output_files/i281_CPU.fit.smsg " "Generated suppressed messages file /home/aiman/Documents/sdmay21-38/VerilogConversion/Cleaned_Ready/Verilog/i281_CPU_Hardware/output_files/i281_CPU.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1616415330895 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 4 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "2182 " "Peak virtual memory: 2182 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1616415331127 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Mar 22 20:15:31 2021 " "Processing ended: Mon Mar 22 20:15:31 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1616415331127 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:16 " "Elapsed time: 00:00:16" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1616415331127 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:35 " "Total CPU time (on all processors): 00:00:35" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1616415331127 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1616415331127 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1616415331682 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1616415331682 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Mar 22 20:15:31 2021 " "Processing started: Mon Mar 22 20:15:31 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1616415331682 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1616415331682 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off i281_CPU -c i281_CPU " "Command: quartus_asm --read_settings_files=off --write_settings_files=off i281_CPU -c i281_CPU" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1616415331682 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1616415333615 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1616415333680 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "372 " "Peak virtual memory: 372 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1616415333888 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Mar 22 20:15:33 2021 " "Processing ended: Mon Mar 22 20:15:33 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1616415333888 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1616415333888 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1616415333888 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1616415333888 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1616415334065 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1616415334500 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1616415334501 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Mar 22 20:15:34 2021 " "Processing started: Mon Mar 22 20:15:34 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1616415334501 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1616415334501 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta i281_CPU -c i281_CPU " "Command: quartus_sta i281_CPU -c i281_CPU" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1616415334501 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1616415334526 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 24 " "Parallel compilation is enabled and will use 16 of the 24 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1616415334612 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1616415334659 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1616415334659 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "i281_CPU.sdc " "Synopsys Design Constraints File file not found: 'i281_CPU.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1616415334998 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1616415334998 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name Auto_Clock Auto_Clock " "create_clock -period 1.000 -name Auto_Clock Auto_Clock" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1616415335001 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name Clock_dividers:inst4\|Clock_divider_4_16_and_64:b2v_inst4\|TFF_inst2 Clock_dividers:inst4\|Clock_divider_4_16_and_64:b2v_inst4\|TFF_inst2 " "create_clock -period 1.000 -name Clock_dividers:inst4\|Clock_divider_4_16_and_64:b2v_inst4\|TFF_inst2 Clock_dividers:inst4\|Clock_divider_4_16_and_64:b2v_inst4\|TFF_inst2" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1616415335001 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name Clock_dividers:inst4\|Clock_divider_512:b2v_inst\|CLK_OUT Clock_dividers:inst4\|Clock_divider_512:b2v_inst\|CLK_OUT " "create_clock -period 1.000 -name Clock_dividers:inst4\|Clock_divider_512:b2v_inst\|CLK_OUT Clock_dividers:inst4\|Clock_divider_512:b2v_inst\|CLK_OUT" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1616415335001 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name Clock_dividers:inst4\|Clock_divider_512:b2v_inst2\|CLK_OUT Clock_dividers:inst4\|Clock_divider_512:b2v_inst2\|CLK_OUT " "create_clock -period 1.000 -name Clock_dividers:inst4\|Clock_divider_512:b2v_inst2\|CLK_OUT Clock_dividers:inst4\|Clock_divider_512:b2v_inst2\|CLK_OUT" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1616415335001 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name Board_Clock Board_Clock " "create_clock -period 1.000 -name Board_Clock Board_Clock" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1616415335001 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1616415335001 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst151\|mxout~0  from: dataa  to: combout " "Cell: inst151\|mxout~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1616415335002 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1616415335002 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1616415335003 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1616415335004 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1616415335004 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1616415335011 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1616415335049 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1616415335049 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -14.579 " "Worst-case setup slack is -14.579" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1616415335050 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1616415335050 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -14.579           -2135.967 Clock_dividers:inst4\|Clock_divider_512:b2v_inst\|CLK_OUT  " "  -14.579           -2135.967 Clock_dividers:inst4\|Clock_divider_512:b2v_inst\|CLK_OUT " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1616415335050 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -12.081           -1693.299 Auto_Clock  " "  -12.081           -1693.299 Auto_Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1616415335050 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.309              -5.674 Clock_dividers:inst4\|Clock_divider_512:b2v_inst2\|CLK_OUT  " "   -2.309              -5.674 Clock_dividers:inst4\|Clock_divider_512:b2v_inst2\|CLK_OUT " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1616415335050 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.266              -6.111 Board_Clock  " "   -2.266              -6.111 Board_Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1616415335050 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1616415335050 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.402 " "Worst-case hold slack is 0.402" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1616415335054 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1616415335054 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.402               0.000 Board_Clock  " "    0.402               0.000 Board_Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1616415335054 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.402               0.000 Clock_dividers:inst4\|Clock_divider_512:b2v_inst2\|CLK_OUT  " "    0.402               0.000 Clock_dividers:inst4\|Clock_divider_512:b2v_inst2\|CLK_OUT " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1616415335054 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.402               0.000 Clock_dividers:inst4\|Clock_divider_512:b2v_inst\|CLK_OUT  " "    0.402               0.000 Clock_dividers:inst4\|Clock_divider_512:b2v_inst\|CLK_OUT " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1616415335054 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.962               0.000 Auto_Clock  " "    0.962               0.000 Auto_Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1616415335054 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1616415335054 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -1.967 " "Worst-case recovery slack is -1.967" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1616415335055 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1616415335055 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.967            -339.891 Clock_dividers:inst4\|Clock_divider_512:b2v_inst\|CLK_OUT  " "   -1.967            -339.891 Clock_dividers:inst4\|Clock_divider_512:b2v_inst\|CLK_OUT " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1616415335055 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.645            -111.185 Auto_Clock  " "   -0.645            -111.185 Auto_Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1616415335055 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1616415335055 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.910 " "Worst-case removal slack is 0.910" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1616415335055 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1616415335055 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.910               0.000 Auto_Clock  " "    0.910               0.000 Auto_Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1616415335055 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.320               0.000 Clock_dividers:inst4\|Clock_divider_512:b2v_inst\|CLK_OUT  " "    2.320               0.000 Clock_dividers:inst4\|Clock_divider_512:b2v_inst\|CLK_OUT " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1616415335055 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1616415335055 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1616415335056 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1616415335056 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000            -225.305 Auto_Clock  " "   -3.000            -225.305 Auto_Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1616415335056 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -14.565 Board_Clock  " "   -3.000             -14.565 Board_Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1616415335056 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285            -230.015 Clock_dividers:inst4\|Clock_divider_512:b2v_inst\|CLK_OUT  " "   -1.285            -230.015 Clock_dividers:inst4\|Clock_divider_512:b2v_inst\|CLK_OUT " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1616415335056 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285             -11.565 Clock_dividers:inst4\|Clock_divider_512:b2v_inst2\|CLK_OUT  " "   -1.285             -11.565 Clock_dividers:inst4\|Clock_divider_512:b2v_inst2\|CLK_OUT " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1616415335056 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285              -2.570 Clock_dividers:inst4\|Clock_divider_4_16_and_64:b2v_inst4\|TFF_inst2  " "   -1.285              -2.570 Clock_dividers:inst4\|Clock_divider_4_16_and_64:b2v_inst4\|TFF_inst2 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1616415335056 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1616415335056 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1616415335113 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1616415335129 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1616415335399 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst151\|mxout~0  from: dataa  to: combout " "Cell: inst151\|mxout~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1616415335438 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1616415335438 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1616415335439 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1616415335450 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1616415335450 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -13.273 " "Worst-case setup slack is -13.273" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1616415335452 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1616415335452 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -13.273           -1944.198 Clock_dividers:inst4\|Clock_divider_512:b2v_inst\|CLK_OUT  " "  -13.273           -1944.198 Clock_dividers:inst4\|Clock_divider_512:b2v_inst\|CLK_OUT " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1616415335452 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -10.982           -1538.714 Auto_Clock  " "  -10.982           -1538.714 Auto_Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1616415335452 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.028              -4.388 Clock_dividers:inst4\|Clock_divider_512:b2v_inst2\|CLK_OUT  " "   -2.028              -4.388 Clock_dividers:inst4\|Clock_divider_512:b2v_inst2\|CLK_OUT " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1616415335452 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.986              -4.767 Board_Clock  " "   -1.986              -4.767 Board_Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1616415335452 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1616415335452 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.353 " "Worst-case hold slack is 0.353" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1616415335460 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1616415335460 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.353               0.000 Clock_dividers:inst4\|Clock_divider_512:b2v_inst\|CLK_OUT  " "    0.353               0.000 Clock_dividers:inst4\|Clock_divider_512:b2v_inst\|CLK_OUT " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1616415335460 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.354               0.000 Board_Clock  " "    0.354               0.000 Board_Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1616415335460 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.354               0.000 Clock_dividers:inst4\|Clock_divider_512:b2v_inst2\|CLK_OUT  " "    0.354               0.000 Clock_dividers:inst4\|Clock_divider_512:b2v_inst2\|CLK_OUT " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1616415335460 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.920               0.000 Auto_Clock  " "    0.920               0.000 Auto_Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1616415335460 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1616415335460 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -1.715 " "Worst-case recovery slack is -1.715" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1616415335462 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1616415335462 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.715            -296.490 Clock_dividers:inst4\|Clock_divider_512:b2v_inst\|CLK_OUT  " "   -1.715            -296.490 Clock_dividers:inst4\|Clock_divider_512:b2v_inst\|CLK_OUT " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1616415335462 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.582            -100.481 Auto_Clock  " "   -0.582            -100.481 Auto_Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1616415335462 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1616415335462 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.861 " "Worst-case removal slack is 0.861" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1616415335464 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1616415335464 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.861               0.000 Auto_Clock  " "    0.861               0.000 Auto_Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1616415335464 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.072               0.000 Clock_dividers:inst4\|Clock_divider_512:b2v_inst\|CLK_OUT  " "    2.072               0.000 Clock_dividers:inst4\|Clock_divider_512:b2v_inst\|CLK_OUT " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1616415335464 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1616415335464 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1616415335466 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1616415335466 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000            -225.305 Auto_Clock  " "   -3.000            -225.305 Auto_Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1616415335466 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -14.565 Board_Clock  " "   -3.000             -14.565 Board_Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1616415335466 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285            -230.015 Clock_dividers:inst4\|Clock_divider_512:b2v_inst\|CLK_OUT  " "   -1.285            -230.015 Clock_dividers:inst4\|Clock_divider_512:b2v_inst\|CLK_OUT " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1616415335466 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285             -11.565 Clock_dividers:inst4\|Clock_divider_512:b2v_inst2\|CLK_OUT  " "   -1.285             -11.565 Clock_dividers:inst4\|Clock_divider_512:b2v_inst2\|CLK_OUT " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1616415335466 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285              -2.570 Clock_dividers:inst4\|Clock_divider_4_16_and_64:b2v_inst4\|TFF_inst2  " "   -1.285              -2.570 Clock_dividers:inst4\|Clock_divider_4_16_and_64:b2v_inst4\|TFF_inst2 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1616415335466 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1616415335466 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1616415335553 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst151\|mxout~0  from: dataa  to: combout " "Cell: inst151\|mxout~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1616415335608 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1616415335608 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1616415335609 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1616415335613 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1616415335613 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -7.291 " "Worst-case setup slack is -7.291" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1616415335617 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1616415335617 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.291           -1070.483 Clock_dividers:inst4\|Clock_divider_512:b2v_inst\|CLK_OUT  " "   -7.291           -1070.483 Clock_dividers:inst4\|Clock_divider_512:b2v_inst\|CLK_OUT " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1616415335617 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.416            -743.464 Auto_Clock  " "   -5.416            -743.464 Auto_Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1616415335617 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.662              -0.662 Board_Clock  " "   -0.662              -0.662 Board_Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1616415335617 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.649              -0.649 Clock_dividers:inst4\|Clock_divider_512:b2v_inst2\|CLK_OUT  " "   -0.649              -0.649 Clock_dividers:inst4\|Clock_divider_512:b2v_inst2\|CLK_OUT " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1616415335617 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1616415335617 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.181 " "Worst-case hold slack is 0.181" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1616415335624 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1616415335624 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.181               0.000 Board_Clock  " "    0.181               0.000 Board_Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1616415335624 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.181               0.000 Clock_dividers:inst4\|Clock_divider_512:b2v_inst\|CLK_OUT  " "    0.181               0.000 Clock_dividers:inst4\|Clock_divider_512:b2v_inst\|CLK_OUT " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1616415335624 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.182               0.000 Clock_dividers:inst4\|Clock_divider_512:b2v_inst2\|CLK_OUT  " "    0.182               0.000 Clock_dividers:inst4\|Clock_divider_512:b2v_inst2\|CLK_OUT " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1616415335624 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.228               0.000 Auto_Clock  " "    0.228               0.000 Auto_Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1616415335624 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1616415335624 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -0.676 " "Worst-case recovery slack is -0.676" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1616415335627 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1616415335627 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.676            -116.655 Clock_dividers:inst4\|Clock_divider_512:b2v_inst\|CLK_OUT  " "   -0.676            -116.655 Clock_dividers:inst4\|Clock_divider_512:b2v_inst\|CLK_OUT " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1616415335627 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.098               0.000 Auto_Clock  " "    0.098               0.000 Auto_Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1616415335627 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1616415335627 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.337 " "Worst-case removal slack is 0.337" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1616415335631 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1616415335631 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.337               0.000 Auto_Clock  " "    0.337               0.000 Auto_Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1616415335631 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.169               0.000 Clock_dividers:inst4\|Clock_divider_512:b2v_inst\|CLK_OUT  " "    1.169               0.000 Clock_dividers:inst4\|Clock_divider_512:b2v_inst\|CLK_OUT " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1616415335631 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1616415335631 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1616415335634 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1616415335634 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000            -207.461 Auto_Clock  " "   -3.000            -207.461 Auto_Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1616415335634 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -12.558 Board_Clock  " "   -3.000             -12.558 Board_Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1616415335634 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000            -179.000 Clock_dividers:inst4\|Clock_divider_512:b2v_inst\|CLK_OUT  " "   -1.000            -179.000 Clock_dividers:inst4\|Clock_divider_512:b2v_inst\|CLK_OUT " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1616415335634 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000              -9.000 Clock_dividers:inst4\|Clock_divider_512:b2v_inst2\|CLK_OUT  " "   -1.000              -9.000 Clock_dividers:inst4\|Clock_divider_512:b2v_inst2\|CLK_OUT " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1616415335634 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000              -2.000 Clock_dividers:inst4\|Clock_divider_4_16_and_64:b2v_inst4\|TFF_inst2  " "   -1.000              -2.000 Clock_dividers:inst4\|Clock_divider_4_16_and_64:b2v_inst4\|TFF_inst2 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1616415335634 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1616415335634 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1616415336030 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1616415336031 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 4 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "704 " "Peak virtual memory: 704 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1616415336100 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Mar 22 20:15:36 2021 " "Processing ended: Mon Mar 22 20:15:36 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1616415336100 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1616415336100 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1616415336100 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1616415336100 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 42 s " "Quartus Prime Full Compilation was successful. 0 errors, 42 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1616415336256 ""}
