
*** Running vivado
    with args -log pipe_mult.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source pipe_mult.tcl


****** Vivado v2017.1 (64-bit)
  **** SW Build 1846317 on Fri Apr 14 18:55:03 MDT 2017
  **** IP Build 1846188 on Fri Apr 14 20:52:08 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source pipe_mult.tcl -notrace
Command: synth_design -top pipe_mult -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t-cpg236'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t-cpg236'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 1356 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 306.043 ; gain = 79.809
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'pipe_mult' [C:/Users/Chris/Desktop/ECE-C302/pipe_mult/pipe_mult.srcs/sources_1/new/pipe_mult.vhd:33]
	Parameter N bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'DFF' declared at 'C:/Users/Chris/Desktop/ECE-C302/pipe_mult/pipe_mult.srcs/sources_1/new/DFF.vhd:25' bound to instance 'D' of component 'DFF' [C:/Users/Chris/Desktop/ECE-C302/pipe_mult/pipe_mult.srcs/sources_1/new/pipe_mult.vhd:51]
INFO: [Synth 8-638] synthesizing module 'DFF' [C:/Users/Chris/Desktop/ECE-C302/pipe_mult/pipe_mult.srcs/sources_1/new/DFF.vhd:30]
INFO: [Synth 8-256] done synthesizing module 'DFF' (1#1) [C:/Users/Chris/Desktop/ECE-C302/pipe_mult/pipe_mult.srcs/sources_1/new/DFF.vhd:30]
INFO: [Synth 8-3491] module 'pe' declared at 'C:/Users/Chris/Desktop/ECE-C302/pipe_mult/pipe_mult.srcs/sources_1/new/pe.vhd:33' bound to instance 'cell' of component 'pe' [C:/Users/Chris/Desktop/ECE-C302/pipe_mult/pipe_mult.srcs/sources_1/new/pipe_mult.vhd:55]
INFO: [Synth 8-638] synthesizing module 'pe' [C:/Users/Chris/Desktop/ECE-C302/pipe_mult/pipe_mult.srcs/sources_1/new/pe.vhd:38]
INFO: [Synth 8-256] done synthesizing module 'pe' (2#1) [C:/Users/Chris/Desktop/ECE-C302/pipe_mult/pipe_mult.srcs/sources_1/new/pe.vhd:38]
INFO: [Synth 8-3491] module 'pe' declared at 'C:/Users/Chris/Desktop/ECE-C302/pipe_mult/pipe_mult.srcs/sources_1/new/pe.vhd:33' bound to instance 'cell' of component 'pe' [C:/Users/Chris/Desktop/ECE-C302/pipe_mult/pipe_mult.srcs/sources_1/new/pipe_mult.vhd:58]
INFO: [Synth 8-3491] module 'pe' declared at 'C:/Users/Chris/Desktop/ECE-C302/pipe_mult/pipe_mult.srcs/sources_1/new/pe.vhd:33' bound to instance 'cell' of component 'pe' [C:/Users/Chris/Desktop/ECE-C302/pipe_mult/pipe_mult.srcs/sources_1/new/pipe_mult.vhd:58]
INFO: [Synth 8-3491] module 'pe' declared at 'C:/Users/Chris/Desktop/ECE-C302/pipe_mult/pipe_mult.srcs/sources_1/new/pe.vhd:33' bound to instance 'cell' of component 'pe' [C:/Users/Chris/Desktop/ECE-C302/pipe_mult/pipe_mult.srcs/sources_1/new/pipe_mult.vhd:61]
INFO: [Synth 8-256] done synthesizing module 'pipe_mult' (3#1) [C:/Users/Chris/Desktop/ECE-C302/pipe_mult/pipe_mult.srcs/sources_1/new/pipe_mult.vhd:33]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 346.121 ; gain = 119.887
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 346.121 ; gain = 119.887
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/Chris/Desktop/ECE-C302/pipe_mult/Basys3_Master.xdc]
Finished Parsing XDC File [C:/Users/Chris/Desktop/ECE-C302/pipe_mult/Basys3_Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/Chris/Desktop/ECE-C302/pipe_mult/Basys3_Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/pipe_mult_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/pipe_mult_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 626.457 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 626.457 ; gain = 400.223
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 626.457 ; gain = 400.223
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 626.457 ; gain = 400.223
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 626.457 ; gain = 400.223
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 4     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 14    
+---Muxes : 
	   4 Input      2 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module pipe_mult 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   4 Input      2 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 2     
Module DFF 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module pe 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
+---Registers : 
	                1 Bit    Registers := 3     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-6014] Unused sequential element g1[3].g4.cell/tmp1_reg was removed.  [C:/Users/Chris/Desktop/ECE-C302/pipe_mult/pipe_mult.srcs/sources_1/new/pe.vhd:45]
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 626.457 ; gain = 400.223
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 626.457 ; gain = 400.223
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 626.457 ; gain = 400.223
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 626.457 ; gain = 400.223
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:22 ; elapsed = 00:00:22 . Memory (MB): peak = 626.457 ; gain = 400.223
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:22 ; elapsed = 00:00:22 . Memory (MB): peak = 626.457 ; gain = 400.223
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:22 ; elapsed = 00:00:22 . Memory (MB): peak = 626.457 ; gain = 400.223
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:22 ; elapsed = 00:00:22 . Memory (MB): peak = 626.457 ; gain = 400.223
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:22 ; elapsed = 00:00:22 . Memory (MB): peak = 626.457 ; gain = 400.223
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:22 ; elapsed = 00:00:22 . Memory (MB): peak = 626.457 ; gain = 400.223
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |BUFG |     1|
|2     |LUT3 |     4|
|3     |LUT4 |     7|
|4     |FDRE |    15|
|5     |IBUF |     9|
|6     |OBUF |     1|
+------+-----+------+

Report Instance Areas: 
+------+------------------+-------+------+
|      |Instance          |Module |Cells |
+------+------------------+-------+------+
|1     |top               |       |    37|
|2     |  D               |DFF    |     1|
|3     |  \g1[0].g2.cell  |pe     |     3|
|4     |  \g1[1].g3.cell  |pe_0   |     7|
|5     |  \g1[2].g3.cell  |pe_1   |     5|
|6     |  \g1[3].g4.cell  |pe_2   |     4|
+------+------------------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:22 ; elapsed = 00:00:22 . Memory (MB): peak = 626.457 ; gain = 400.223
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:14 ; elapsed = 00:00:18 . Memory (MB): peak = 626.457 ; gain = 119.887
Synthesis Optimization Complete : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 626.457 ; gain = 400.223
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 9 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

22 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:23 ; elapsed = 00:00:25 . Memory (MB): peak = 627.371 ; gain = 404.863
INFO: [Common 17-1381] The checkpoint 'C:/Users/Chris/Desktop/ECE-C302/pipe_mult/pipe_mult.runs/synth_1/pipe_mult.dcp' has been generated.
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.017 . Memory (MB): peak = 627.371 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Fri May 19 21:12:28 2017...
