Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.11 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.11 secs
 
--> Reading design: ID.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "ID.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "ID"
Output Format                      : NGC
Target Device                      : xc3s500e-4-fg320

---- Source Options
Top Module Name                    : ID
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 24
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling verilog file "UControl.v" in library work
Compiling verilog file "SignExt.v" in library work
Module <UControl> compiled
Compiling verilog file "Registers.v" in library work
Module <SignExt> compiled
Compiling verilog file "ID.v" in library work
Module <Registers> compiled
Module <ID> compiled
No errors in compilation
Analysis of file <"ID.prj"> succeeded.
 

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for module <ID> in library <work> with parameters.
	DATA_WIDTH = "00000000000000000000000000001000"
	EXT_IN_WIDTH = "00000000000000000000000000000110"
	EXT_OUT_WIDTH = "00000000000000000000000000001000"
	PC_WIDTH = "00000000000000000000000000000110"
	REG_DIR_WIDTH = "00000000000000000000000000000011"
	REG_FILE_DEPTH = "00000000000000000000000000001000"
	REG_WIDTH = "00000000000000000000000000001000"
	SH_IN_WIDTH = "00000000000000000000000000001000"
	SH_OUT_WIDTH = "00000000000000000000000000000110"

Analyzing hierarchy for module <UControl> in library <work>.

Analyzing hierarchy for module <Registers> in library <work> with parameters.
	REG_DIR_WIDTH = "00000000000000000000000000000011"
	REG_FILE_DEPTH = "00000000000000000000000000001000"
	REG_WIDTH = "00000000000000000000000000001000"

Analyzing hierarchy for module <SignExt> in library <work> with parameters.
	EXT_IN_WIDTH = "00000000000000000000000000000110"
	EXT_OUT_WIDTH = "00000000000000000000000000001000"


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing top module <ID>.
	DATA_WIDTH = 32'sb00000000000000000000000000001000
	EXT_IN_WIDTH = 32'sb00000000000000000000000000000110
	EXT_OUT_WIDTH = 32'sb00000000000000000000000000001000
	PC_WIDTH = 32'sb00000000000000000000000000000110
	REG_DIR_WIDTH = 32'sb00000000000000000000000000000011
	REG_FILE_DEPTH = 32'sb00000000000000000000000000001000
	REG_WIDTH = 32'sb00000000000000000000000000001000
	SH_IN_WIDTH = 32'sb00000000000000000000000000001000
	SH_OUT_WIDTH = 32'sb00000000000000000000000000000110
Module <ID> is correct for synthesis.
 
Analyzing module <UControl> in library <work>.
Module <UControl> is correct for synthesis.
 
Analyzing module <Registers> in library <work>.
	REG_DIR_WIDTH = 32'sb00000000000000000000000000000011
	REG_FILE_DEPTH = 32'sb00000000000000000000000000001000
	REG_WIDTH = 32'sb00000000000000000000000000001000
WARNING:Xst:905 - "Registers.v" line 44: One or more signals are missing in the sensitivity list of always block. To enable synthesis of FPGA/CPLD hardware, XST will assume that all necessary signals are present in the sensitivity list. Please note that the result of the synthesis may differ from the initial design specification. The missing signals are:
   <RegFile>
WARNING:Xst:905 - "Registers.v" line 52: One or more signals are missing in the sensitivity list of always block. To enable synthesis of FPGA/CPLD hardware, XST will assume that all necessary signals are present in the sensitivity list. Please note that the result of the synthesis may differ from the initial design specification. The missing signals are:
   <RegFile>
Module <Registers> is correct for synthesis.
 
Analyzing module <SignExt> in library <work>.
	EXT_IN_WIDTH = 32'sb00000000000000000000000000000110
	EXT_OUT_WIDTH = 32'sb00000000000000000000000000001000
Module <SignExt> is correct for synthesis.
 

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...
INFO:Xst:2679 - Register <i> in unit <Registers> has a constant value of 1000 during circuit operation. The register is replaced by logic.

Synthesizing Unit <UControl>.
    Related source file is "UControl.v".
Unit <UControl> synthesized.


Synthesizing Unit <Registers>.
    Related source file is "Registers.v".
    Found 8-bit 8-to-1 multiplexer for signal <$varindex0000> created at line 48.
    Found 8-bit 8-to-1 multiplexer for signal <$varindex0001> created at line 56.
    Found 64-bit register for signal <RegFile>.
    Summary:
	inferred  64 D-type flip-flop(s).
	inferred  16 Multiplexer(s).
Unit <Registers> synthesized.


Synthesizing Unit <SignExt>.
    Related source file is "SignExt.v".
Unit <SignExt> synthesized.


Synthesizing Unit <ID>.
    Related source file is "ID.v".
WARNING:Xst:647 - Input <Instruction<25:24>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Instruction<20:19>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Instruction<15:6>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <ID> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# Registers                                            : 8
 8-bit register                                        : 8
# Multiplexers                                         : 2
 8-bit 8-to-1 multiplexer                              : 2

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Registers                                            : 64
 Flip-Flops                                            : 64
# Multiplexers                                         : 16
 1-bit 8-to-1 multiplexer                              : 16

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <ID> ...

Optimizing unit <Registers> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block ID, actual ratio is 1.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 64
 Flip-Flops                                            : 64

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : ID.ngr
Top Level Output File Name         : ID
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 79

Cell Usage :
# BELS                             : 146
#      GND                         : 1
#      LUT2                        : 4
#      LUT3                        : 64
#      LUT4                        : 27
#      MUXF5                       : 34
#      MUXF6                       : 16
# FlipFlops/Latches                : 64
#      FDCE                        : 64
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 64
#      IBUF                        : 31
#      OBUF                        : 33
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s500efg320-4 

 Number of Slices:                       73  out of   4656     1%  
 Number of Slice Flip Flops:             64  out of   9312     0%  
 Number of 4 input LUTs:                 95  out of   9312     1%  
 Number of IOs:                          79
 Number of bonded IOBs:                  65  out of    232    28%  
 Number of GCLKs:                         1  out of     24     4%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk                                | BUFGP                  | 64    |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
-----------------------------------+------------------------+-------+
Control Signal                     | Buffer(FF name)        | Load  |
-----------------------------------+------------------------+-------+
rst                                | IBUF                   | 64    |
-----------------------------------+------------------------+-------+

Timing Summary:
---------------
Speed Grade: -4

   Minimum period: No path found
   Minimum input arrival time before clock: 4.166ns
   Maximum output required time after clock: 7.654ns
   Maximum combinational path delay: 9.195ns

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 320 / 128
-------------------------------------------------------------------------
Offset:              4.166ns (Levels of Logic = 2)
  Source:            RegWriteBack (PAD)
  Destination:       ID2/RegFile_6_7 (FF)
  Destination Clock: clk rising

  Data Path: RegWriteBack to ID2/RegFile_6_7
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             8   1.218   0.932  RegWriteBack_IBUF (RegWriteBack_IBUF)
     LUT4:I0->O            8   0.704   0.757  ID2/RegFile_7_not00011 (ID2/RegFile_7_not0001)
     FDCE:CE                   0.555          ID2/RegFile_7_0
    ----------------------------------------
    Total                      4.166ns (2.477ns logic, 1.689ns route)
                                       (59.5% logic, 40.5% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 128 / 16
-------------------------------------------------------------------------
Offset:              7.654ns (Levels of Logic = 5)
  Source:            ID2/RegFile_0_7 (FF)
  Destination:       readd1<7> (PAD)
  Source Clock:      clk rising

  Data Path: ID2/RegFile_0_7 to readd1<7>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             2   0.591   0.526  ID2/RegFile_0_7 (ID2/RegFile_0_7)
     LUT3:I1->O            1   0.704   0.000  ID2/mux7_6 (ID2/mux7_6)
     MUXF5:I0->O           1   0.321   0.000  ID2/mux7_4_f5 (ID2/mux7_4_f5)
     MUXF6:I0->O           1   0.521   0.595  ID2/mux7_2_f6 (ID2/_varindex0000<7>)
     LUT4:I0->O            1   0.704   0.420  ID2/readd1<7>1 (readd1_7_OBUF)
     OBUF:I->O                 3.272          readd1_7_OBUF (readd1<7>)
    ----------------------------------------
    Total                      7.654ns (6.113ns logic, 1.541ns route)
                                       (79.9% logic, 20.1% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 227 / 33
-------------------------------------------------------------------------
Delay:               9.195ns (Levels of Logic = 6)
  Source:            Instruction<21> (PAD)
  Destination:       readd1<7> (PAD)

  Data Path: Instruction<21> to readd1<7>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            40   1.218   1.440  Instruction_21_IBUF (Instruction_21_IBUF)
     LUT3:I0->O            1   0.704   0.000  ID2/mux_4 (ID2/mux_4)
     MUXF5:I1->O           1   0.321   0.000  ID2/mux_3_f5 (ID2/mux_3_f5)
     MUXF6:I1->O           1   0.521   0.595  ID2/mux_2_f6 (ID2/_varindex0000<0>)
     LUT4:I0->O            1   0.704   0.420  ID2/readd1<0>1 (readd1_0_OBUF)
     OBUF:I->O                 3.272          readd1_0_OBUF (readd1<0>)
    ----------------------------------------
    Total                      9.195ns (6.740ns logic, 2.455ns route)
                                       (73.3% logic, 26.7% route)

=========================================================================


Total REAL time to Xst completion: 5.00 secs
Total CPU time to Xst completion: 5.14 secs
 
--> 

Total memory usage is 301604 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    5 (   0 filtered)
Number of infos    :    1 (   0 filtered)

