/*
 * Copyright (c) Huawei Technologies Co., Ltd. 2019-2020. All rights reserved.
 * Description: ddr define
 * Create: 2020-1-8
 */
#ifndef __DDR_DRAM_DEFINE_H__
#define __DDR_DRAM_DEFINE_H__

#define DRAM_MR(x)		(x)
#define DRAM_MR0		0U
#define DRAM_MR1		1U
#define DRAM_MR2		2U
#define DRAM_MR3		3U
#define DRAM_MR4		4U
#define DRAM_MR5		5U
#define DRAM_MR6		6U
#define DRAM_MR7		7U
#define DRAM_MR8		8U
#define DRAM_MR9		9U
#define DRAM_MR10		10U
#define DRAM_MR11		11U
#define DRAM_MR12		12U
#define DRAM_MR13		13U
#define DRAM_MR14		14U
#define DRAM_MR15		15U
#define DRAM_MR16		16U
#define DRAM_MR17		17U
#define DRAM_MR18		18U
#define DRAM_MR19		19U
#define DRAM_MR20		20U
#define DRAM_MR21		21U
#define DRAM_MR22		22U
#define DRAM_MR23		23U
#define DRAM_MR24		24U
#define DRAM_MR25		25U
#define DRAM_MR26		26U
#define DRAM_MR27		27U
#define DRAM_MR28		28U
#define DRAM_MR30		30U
#define DRAM_MR31		31U
#define DRAM_MR32		32U
#define DRAM_MR35		35U
#define DRAM_MR36		36U
#define DRAM_MR37		37U
#define DRAM_MR41		41U
#define DRAM_MR49		49U
#define DRAM_MR51		51U
#define DRAM_MR55		55U
#define DRAM_MR56		56U
#define DRAM_MR57		57U
#define DRAM_MR58		58U
#define DRAM_MR59		59U
#define DRAM_MR69		69U
#define DRAM_MR60		60U
#define DRAM_MR69		69U
#define DRAM_MR73		73U
#define DRAM_MR120		120U
#define DRAM_MR121		121U
#define DRAM_MR123		123U

#define DRAM_VDD2_PMU_MIN_STEP		10
#define DRAM_VDD2_SCALING_CA_LINEARVALUE_STEP		DRAM_VDD2_PMU_MIN_STEP
#define DRAM_VDD2_DVFS_STEP		20
#define LPDDR_VDD2_VALID_DOWN	980
#define LPDDR_VDD2_VALID_TOP	1120
#define DRAM_MR46_OP_RDQS_TOGGLE_LPDDR5_OFFSET			1

#endif /* __DDR_DRAM_DEFINE_H__ */
