Offset  RW Bits                                         Name               Value  Description
================================================================================================================
0x0000 [R  15:00]                            REG_MAP_VERSION              0x0404  Register Map Version, 4.4 formatted as 0x0404
0x0010 [R  39:00]                         BOARD_ID_TIMESTAMP        0x1812291547  Board ID Date / Time in BCD format YYMMDDhhmm
0x0020 [R  15:00]                               BOARD_ID_SVN              0x0000  Board ID SVN Revision
0x0030 [R  39:00]                            GIT_COMMIT_TIME        0x1812041809  Board ID GIT Commit time of current revision, Date / Time in 
                                                                                  BCD format YYMMDDhhmm
0x0040 [R  63:00]                                    GIT_TAG  0x0000342e342d6d72  String containing the current GIT TAG
0x0050 [R  31:00]                          GIT_COMMIT_NUMBER          0x000000ba  Number of GIT commits after current GIT_TAG
0x0060 [R  31:00]                                   GIT_HASH          0x16a0cce5  Short GIT hash (32 bit)
0x0070 [RW 07:00]                                STATUS_LEDS                0xab  Board GPIO Leds
0x0080 [R  15:08]               GENERIC_CONSTANTS_INTERRUPTS                0x08  Number of Interrupts
0x0080 [R  07:00]              GENERIC_CONSTANTS_DESCRIPTORS                0x02  Number of Descriptors
0x0090 [R  07:00]                            NUM_OF_CHANNELS                0x04  Number of GBT Channels
0x00a0 [R  63:00]                                  CARD_TYPE  0x00000000000002c5  Card Type:
                                                                                    - 709 (0x2c5): VC-709
                                                                                    - 710 (0x2c6): HTG-710
                                                                                    - 711 (0x2c7): BNL-711
                                                                                    - 712 (0x2c8): BNL-712
0x00b0 [R  07:00]                                GBT_MAPPING                0x01  CXP-to-GBT mapping:
                                                                                    0: NORMAL CXP1 1-12 CXP2 13-24
                                                                                    1: ALTERNATE CXP1 1-4,9-12,17-20
0x00c0 [R     00]                               GENERATE_GBT                 0x1  1 when the GBT Wrapper is included in the design
0x00d0 [R  07:00]                               OPTO_TRX_NUM                0x04  Number of optical transceivers in the design
0x00e0 [R     01]             TTC_EMU_CONST_GENERATE_TTC_EMU                 0x0  1 when TTC emulator is generated
0x00e0 [R     00]                TTC_EMU_CONST_TTC_TEST_MODE                 0x0  1 when TTC Test mode is anabled
0x00f0 [R     00]                  CR_INTERNAL_LOOPBACK_MODE                 0x0  1 when Central Router internal loopback mode is enabled
0x0100 [R     08]               INCLUDE_EGROUP_0_FROMHOST_02                 0x1  FromHost EPROC02 is included in this EGROUP
0x0100 [R     07]               INCLUDE_EGROUP_0_FROMHOST_04                 0x1  FromHost EPROC04 is included in this EGROUP
0x0100 [R     06]               INCLUDE_EGROUP_0_FROMHOST_08                 0x1  FromHost EPROC8 is included in this EGROUP
0x0100 [R     05]             INCLUDE_EGROUP_0_FROMHOST_HDLC                 0x1  FromHost HDLC is included in this EGROUP
0x0100 [R     04]                 INCLUDE_EGROUP_0_TOHOST_02                 0x1  ToHost EPROC02 is included in this EGROUP
0x0100 [R     03]                 INCLUDE_EGROUP_0_TOHOST_04                 0x1  ToHost EPROC04 is included in this EGROUP
0x0100 [R     02]                 INCLUDE_EGROUP_0_TOHOST_08                 0x1  ToHost EPROC08 is included in this EGROUP
0x0100 [R     01]                 INCLUDE_EGROUP_0_TOHOST_16                 0x0  ToHost EPROC16 is included in this EGROUP
0x0100 [R     00]               INCLUDE_EGROUP_0_TOHOST_HDLC                 0x1  ToHost HDLC is included in this EGROUP
0x0110 [R     08]               INCLUDE_EGROUP_1_FROMHOST_02                 0x1  FromHost EPROC02 is included in this EGROUP
0x0110 [R     07]               INCLUDE_EGROUP_1_FROMHOST_04                 0x1  FromHost EPROC04 is included in this EGROUP
0x0110 [R     06]               INCLUDE_EGROUP_1_FROMHOST_08                 0x1  FromHost EPROC8 is included in this EGROUP
0x0110 [R     05]             INCLUDE_EGROUP_1_FROMHOST_HDLC                 0x1  FromHost HDLC is included in this EGROUP
0x0110 [R     04]                 INCLUDE_EGROUP_1_TOHOST_02                 0x1  ToHost EPROC02 is included in this EGROUP
0x0110 [R     03]                 INCLUDE_EGROUP_1_TOHOST_04                 0x1  ToHost EPROC04 is included in this EGROUP
0x0110 [R     02]                 INCLUDE_EGROUP_1_TOHOST_08                 0x1  ToHost EPROC08 is included in this EGROUP
0x0110 [R     01]                 INCLUDE_EGROUP_1_TOHOST_16                 0x0  ToHost EPROC16 is included in this EGROUP
0x0110 [R     00]               INCLUDE_EGROUP_1_TOHOST_HDLC                 0x1  ToHost HDLC is included in this EGROUP
0x0120 [R     08]               INCLUDE_EGROUP_2_FROMHOST_02                 0x1  FromHost EPROC02 is included in this EGROUP
0x0120 [R     07]               INCLUDE_EGROUP_2_FROMHOST_04                 0x1  FromHost EPROC04 is included in this EGROUP
0x0120 [R     06]               INCLUDE_EGROUP_2_FROMHOST_08                 0x1  FromHost EPROC8 is included in this EGROUP
0x0120 [R     05]             INCLUDE_EGROUP_2_FROMHOST_HDLC                 0x1  FromHost HDLC is included in this EGROUP
0x0120 [R     04]                 INCLUDE_EGROUP_2_TOHOST_02                 0x1  ToHost EPROC02 is included in this EGROUP
0x0120 [R     03]                 INCLUDE_EGROUP_2_TOHOST_04                 0x1  ToHost EPROC04 is included in this EGROUP
0x0120 [R     02]                 INCLUDE_EGROUP_2_TOHOST_08                 0x1  ToHost EPROC08 is included in this EGROUP
0x0120 [R     01]                 INCLUDE_EGROUP_2_TOHOST_16                 0x0  ToHost EPROC16 is included in this EGROUP
0x0120 [R     00]               INCLUDE_EGROUP_2_TOHOST_HDLC                 0x1  ToHost HDLC is included in this EGROUP
0x0130 [R     08]               INCLUDE_EGROUP_3_FROMHOST_02                 0x1  FromHost EPROC02 is included in this EGROUP
0x0130 [R     07]               INCLUDE_EGROUP_3_FROMHOST_04                 0x1  FromHost EPROC04 is included in this EGROUP
0x0130 [R     06]               INCLUDE_EGROUP_3_FROMHOST_08                 0x1  FromHost EPROC8 is included in this EGROUP
0x0130 [R     05]             INCLUDE_EGROUP_3_FROMHOST_HDLC                 0x1  FromHost HDLC is included in this EGROUP
0x0130 [R     04]                 INCLUDE_EGROUP_3_TOHOST_02                 0x1  ToHost EPROC02 is included in this EGROUP
0x0130 [R     03]                 INCLUDE_EGROUP_3_TOHOST_04                 0x1  ToHost EPROC04 is included in this EGROUP
0x0130 [R     02]                 INCLUDE_EGROUP_3_TOHOST_08                 0x1  ToHost EPROC08 is included in this EGROUP
0x0130 [R     01]                 INCLUDE_EGROUP_3_TOHOST_16                 0x0  ToHost EPROC16 is included in this EGROUP
0x0130 [R     00]               INCLUDE_EGROUP_3_TOHOST_HDLC                 0x1  ToHost HDLC is included in this EGROUP
0x0140 [R     08]               INCLUDE_EGROUP_4_FROMHOST_02                 0x1  FromHost EPROC02 is included in this EGROUP
0x0140 [R     07]               INCLUDE_EGROUP_4_FROMHOST_04                 0x1  FromHost EPROC04 is included in this EGROUP
0x0140 [R     06]               INCLUDE_EGROUP_4_FROMHOST_08                 0x1  FromHost EPROC8 is included in this EGROUP
0x0140 [R     05]             INCLUDE_EGROUP_4_FROMHOST_HDLC                 0x1  FromHost HDLC is included in this EGROUP
0x0140 [R     04]                 INCLUDE_EGROUP_4_TOHOST_02                 0x1  ToHost EPROC02 is included in this EGROUP
0x0140 [R     03]                 INCLUDE_EGROUP_4_TOHOST_04                 0x1  ToHost EPROC04 is included in this EGROUP
0x0140 [R     02]                 INCLUDE_EGROUP_4_TOHOST_08                 0x1  ToHost EPROC08 is included in this EGROUP
0x0140 [R     01]                 INCLUDE_EGROUP_4_TOHOST_16                 0x0  ToHost EPROC16 is included in this EGROUP
0x0140 [R     00]               INCLUDE_EGROUP_4_TOHOST_HDLC                 0x1  ToHost HDLC is included in this EGROUP
0x0150 [R     08]               INCLUDE_EGROUP_5_FROMHOST_02                 0x0  FromHost EPROC02 is included in this EGROUP
0x0150 [R     07]               INCLUDE_EGROUP_5_FROMHOST_04                 0x0  FromHost EPROC04 is included in this EGROUP
0x0150 [R     06]               INCLUDE_EGROUP_5_FROMHOST_08                 0x0  FromHost EPROC8 is included in this EGROUP
0x0150 [R     05]             INCLUDE_EGROUP_5_FROMHOST_HDLC                 0x0  FromHost HDLC is included in this EGROUP
0x0150 [R     04]                 INCLUDE_EGROUP_5_TOHOST_02                 0x0  ToHost EPROC02 is included in this EGROUP
0x0150 [R     03]                 INCLUDE_EGROUP_5_TOHOST_04                 0x0  ToHost EPROC04 is included in this EGROUP
0x0150 [R     02]                 INCLUDE_EGROUP_5_TOHOST_08                 0x0  ToHost EPROC08 is included in this EGROUP
0x0150 [R     01]                 INCLUDE_EGROUP_5_TOHOST_16                 0x0  ToHost EPROC16 is included in this EGROUP
0x0150 [R     00]               INCLUDE_EGROUP_5_TOHOST_HDLC                 0x0  ToHost HDLC is included in this EGROUP
0x0160 [R     08]               INCLUDE_EGROUP_6_FROMHOST_02                 0x0  FromHost EPROC02 is included in this EGROUP
0x0160 [R     07]               INCLUDE_EGROUP_6_FROMHOST_04                 0x0  FromHost EPROC04 is included in this EGROUP
0x0160 [R     06]               INCLUDE_EGROUP_6_FROMHOST_08                 0x0  FromHost EPROC8 is included in this EGROUP
0x0160 [R     05]             INCLUDE_EGROUP_6_FROMHOST_HDLC                 0x0  FromHost HDLC is included in this EGROUP
0x0160 [R     04]                 INCLUDE_EGROUP_6_TOHOST_02                 0x0  ToHost EPROC02 is included in this EGROUP
0x0160 [R     03]                 INCLUDE_EGROUP_6_TOHOST_04                 0x0  ToHost EPROC04 is included in this EGROUP
0x0160 [R     02]                 INCLUDE_EGROUP_6_TOHOST_08                 0x0  ToHost EPROC08 is included in this EGROUP
0x0160 [R     01]                 INCLUDE_EGROUP_6_TOHOST_16                 0x0  ToHost EPROC16 is included in this EGROUP
0x0160 [R     00]               INCLUDE_EGROUP_6_TOHOST_HDLC                 0x0  ToHost HDLC is included in this EGROUP
0x0170 [R     00]                                  WIDE_MODE                 0x0  GBT is configured in Wide mode
0x0180 [R     00]                                 DEBUG_MODE                 0x1  0: SMA X3 is constant 0, SMA X4 is connected to clk40 (output).
                                                                                  1: Debug port module (SMA X3 and SMA X4) can be controlled using 
                                                                                  DEBUG_PORT_GBT and DEBUG_PORT_CLK
0x0190 [R  01:00]                              FIRMWARE_MODE                 0x0  0: GBT mode
                                                                                  1: FULL mode
                                                                                  2: LTDB mode (GBT mode with only IC and TTC links)
                                                                                  3: FEI4 mode
0x01a0 [R  01:00]                            GTREFCLK_SOURCE                 0x0  0: Transceiver reference Clock source from Si5345
                                                                                  1: Transceiver reference Clock source from Si5324
                                                                                  2: Transceiver reference Clock from internal BUFG (GREFCLK)
0x01b0 [R     02]                  CR_GENERICS_XOFF_INCLUDED                 0x0  Xoff bits (usually full mode) can be generated by the FromHost 
                                                                                  Central Router
0x01b0 [R     01]           CR_GENERICS_DIRECT_MODE_INCLUDED                 0x1  Indicates that the Direct mode functionality was built in the 
                                                                                  Central Router
0x01b0 [R     00]             CR_GENERICS_FROM_HOST_INCLUDED                 0x1  Indicates that the From Host path of the Central router was included 
                                                                                  in the design
0x01c0 [R  15:00]                                  BLOCKSIZE              0x0400  Number of bytes in a block
0x01d0 [R     00]                              PCIE_ENDPOINT                 0x0  Indicator of the PCIe endpoint on BNL71x cards with two endpoints. 
                                                                                  0 or 1
0x1000 [RW 23:00]                     IC_FROMHOST_PACKET_RDY            0x000000  Rising edge indicates the complete packet can be read
0x1010 [RW    32]                        TIMEOUT_CTRL_ENABLE                 0x1  1 enables the timout trailer generation for ToHost mode
0x1010 [RW 31:00]                       TIMEOUT_CTRL_TIMEOUT          0xffffffff  Number of 40 MHz clock cycles after which a timeout occurs.
0x1100 [RW 58:51] CR_TOHOST_GBT00_EGROUP0_CTRL_INSTANT_TIMEOUT_ENA          0x00  instantly initiate a timeout for the given epath
0x1100 [RW 50:43] CR_TOHOST_GBT00_EGROUP0_CTRL_REVERSE_ELINKS               0xff  enables bit reversing for the elink in the given epath
0x1100 [RW 42:31] CR_TOHOST_GBT00_EGROUP0_CTRL_MAX_CHUNK_LEN               0x000  set the maximum length of a chunk, 0 disables truncation
0x1100 [RW 30:15] CR_TOHOST_GBT00_EGROUP0_CTRL_PATH_ENCODING              0x5555  Encoding for every EPATH, 8 EPATHS per EGROUP
                                                                                  0: direct mode
                                                                                  1: 8b10b mode
                                                                                  2: HDLC mode
0x1100 [RW 14:00]     CR_TOHOST_GBT00_EGROUP0_CTRL_EPROC_ENA              0x0000  Enable bits per EPROC
0x1110 [RW 58:51] CR_TOHOST_GBT00_EGROUP1_CTRL_INSTANT_TIMEOUT_ENA          0x00  instantly initiate a timeout for the given epath
0x1110 [RW 50:43] CR_TOHOST_GBT00_EGROUP1_CTRL_REVERSE_ELINKS               0xff  enables bit reversing for the elink in the given epath
0x1110 [RW 42:31] CR_TOHOST_GBT00_EGROUP1_CTRL_MAX_CHUNK_LEN               0x000  set the maximum length of a chunk, 0 disables truncation
0x1110 [RW 30:15] CR_TOHOST_GBT00_EGROUP1_CTRL_PATH_ENCODING              0x5555  Encoding for every EPATH, 8 EPATHS per EGROUP
                                                                                  0: direct mode
                                                                                  1: 8b10b mode
                                                                                  2: HDLC mode
0x1110 [RW 14:00]     CR_TOHOST_GBT00_EGROUP1_CTRL_EPROC_ENA              0x0000  Enable bits per EPROC
0x1120 [RW 58:51] CR_TOHOST_GBT00_EGROUP2_CTRL_INSTANT_TIMEOUT_ENA          0x00  instantly initiate a timeout for the given epath
0x1120 [RW 50:43] CR_TOHOST_GBT00_EGROUP2_CTRL_REVERSE_ELINKS               0xff  enables bit reversing for the elink in the given epath
0x1120 [RW 42:31] CR_TOHOST_GBT00_EGROUP2_CTRL_MAX_CHUNK_LEN               0x000  set the maximum length of a chunk, 0 disables truncation
0x1120 [RW 30:15] CR_TOHOST_GBT00_EGROUP2_CTRL_PATH_ENCODING              0x5555  Encoding for every EPATH, 8 EPATHS per EGROUP
                                                                                  0: direct mode
                                                                                  1: 8b10b mode
                                                                                  2: HDLC mode
0x1120 [RW 14:00]     CR_TOHOST_GBT00_EGROUP2_CTRL_EPROC_ENA              0x0000  Enable bits per EPROC
0x1130 [RW 58:51] CR_TOHOST_GBT00_EGROUP3_CTRL_INSTANT_TIMEOUT_ENA          0x00  instantly initiate a timeout for the given epath
0x1130 [RW 50:43] CR_TOHOST_GBT00_EGROUP3_CTRL_REVERSE_ELINKS               0xff  enables bit reversing for the elink in the given epath
0x1130 [RW 42:31] CR_TOHOST_GBT00_EGROUP3_CTRL_MAX_CHUNK_LEN               0x000  set the maximum length of a chunk, 0 disables truncation
0x1130 [RW 30:15] CR_TOHOST_GBT00_EGROUP3_CTRL_PATH_ENCODING              0x5555  Encoding for every EPATH, 8 EPATHS per EGROUP
                                                                                  0: direct mode
                                                                                  1: 8b10b mode
                                                                                  2: HDLC mode
0x1130 [RW 14:00]     CR_TOHOST_GBT00_EGROUP3_CTRL_EPROC_ENA              0x0000  Enable bits per EPROC
0x1140 [RW 58:51] CR_TOHOST_GBT00_EGROUP4_CTRL_INSTANT_TIMEOUT_ENA          0x00  instantly initiate a timeout for the given epath
0x1140 [RW 50:43] CR_TOHOST_GBT00_EGROUP4_CTRL_REVERSE_ELINKS               0xff  enables bit reversing for the elink in the given epath
0x1140 [RW 42:31] CR_TOHOST_GBT00_EGROUP4_CTRL_MAX_CHUNK_LEN               0x000  set the maximum length of a chunk, 0 disables truncation
0x1140 [RW 30:15] CR_TOHOST_GBT00_EGROUP4_CTRL_PATH_ENCODING              0x5555  Encoding for every EPATH, 8 EPATHS per EGROUP
                                                                                  0: direct mode
                                                                                  1: 8b10b mode
                                                                                  2: HDLC mode
0x1140 [RW 14:00]     CR_TOHOST_GBT00_EGROUP4_CTRL_EPROC_ENA              0x0000  Enable bits per EPROC
0x1150 [RW 58:51] CR_TOHOST_GBT00_EGROUP5_CTRL_INSTANT_TIMEOUT_ENA          0x00  instantly initiate a timeout for the given epath
0x1150 [RW 50:43] CR_TOHOST_GBT00_EGROUP5_CTRL_REVERSE_ELINKS               0x00  enables bit reversing for the elink in the given epath
0x1150 [RW 42:31] CR_TOHOST_GBT00_EGROUP5_CTRL_MAX_CHUNK_LEN               0x000  set the maximum length of a chunk, 0 disables truncation
0x1150 [RW 30:15] CR_TOHOST_GBT00_EGROUP5_CTRL_PATH_ENCODING              0x5555  Encoding for every EPATH, 8 EPATHS per EGROUP
                                                                                  0: direct mode
                                                                                  1: 8b10b mode
                                                                                  2: HDLC mode
0x1150 [RW 14:00]     CR_TOHOST_GBT00_EGROUP5_CTRL_EPROC_ENA              0x0078  Enable bits per EPROC
0x1160 [RW 58:51] CR_TOHOST_GBT00_EGROUP6_CTRL_INSTANT_TIMEOUT_ENA          0x00  instantly initiate a timeout for the given epath
0x1160 [RW 50:43] CR_TOHOST_GBT00_EGROUP6_CTRL_REVERSE_ELINKS               0x00  enables bit reversing for the elink in the given epath
0x1160 [RW 42:31] CR_TOHOST_GBT00_EGROUP6_CTRL_MAX_CHUNK_LEN               0x000  set the maximum length of a chunk, 0 disables truncation
0x1160 [RW 30:15] CR_TOHOST_GBT00_EGROUP6_CTRL_PATH_ENCODING              0x5555  Encoding for every EPATH, 8 EPATHS per EGROUP
                                                                                  0: direct mode
                                                                                  1: 8b10b mode
                                                                                  2: HDLC mode
0x1160 [RW 14:00]     CR_TOHOST_GBT00_EGROUP6_CTRL_EPROC_ENA              0x0078  Enable bits per EPROC
0x1170 [RW 54:47] CR_FROMHOST_GBT00_EGROUP0_CTRL_REVERSE_ELINKS             0xff  enables bit reversing for the elink in the given epath
0x1170 [RW 46:15] CR_FROMHOST_GBT00_EGROUP0_CTRL_PATH_ENCODING        0x11111111  Encoding for every EPATH, 8 EPATHS per EGROUP
                                                                                  0: direct mode
                                                                                  1: 8b10b mode
                                                                                  2: HDLC mode
                                                                                  greater than 3: TTC mode, see CentralRouter doc
0x1170 [RW 14:00]   CR_FROMHOST_GBT00_EGROUP0_CTRL_EPROC_ENA              0x0000  Enable bits per EPROC
0x1180 [RW 54:47] CR_FROMHOST_GBT00_EGROUP1_CTRL_REVERSE_ELINKS             0xff  enables bit reversing for the elink in the given epath
0x1180 [RW 46:15] CR_FROMHOST_GBT00_EGROUP1_CTRL_PATH_ENCODING        0x11111111  Encoding for every EPATH, 8 EPATHS per EGROUP
                                                                                  0: direct mode
                                                                                  1: 8b10b mode
                                                                                  2: HDLC mode
                                                                                  greater than 3: TTC mode, see CentralRouter doc
0x1180 [RW 14:00]   CR_FROMHOST_GBT00_EGROUP1_CTRL_EPROC_ENA              0x0000  Enable bits per EPROC
0x1190 [RW 54:47] CR_FROMHOST_GBT00_EGROUP2_CTRL_REVERSE_ELINKS             0xff  enables bit reversing for the elink in the given epath
0x1190 [RW 46:15] CR_FROMHOST_GBT00_EGROUP2_CTRL_PATH_ENCODING        0x11111111  Encoding for every EPATH, 8 EPATHS per EGROUP
                                                                                  0: direct mode
                                                                                  1: 8b10b mode
                                                                                  2: HDLC mode
                                                                                  greater than 3: TTC mode, see CentralRouter doc
0x1190 [RW 14:00]   CR_FROMHOST_GBT00_EGROUP2_CTRL_EPROC_ENA              0x0000  Enable bits per EPROC
0x11a0 [RW 54:47] CR_FROMHOST_GBT00_EGROUP3_CTRL_REVERSE_ELINKS             0xff  enables bit reversing for the elink in the given epath
0x11a0 [RW 46:15] CR_FROMHOST_GBT00_EGROUP3_CTRL_PATH_ENCODING        0x11111111  Encoding for every EPATH, 8 EPATHS per EGROUP
                                                                                  0: direct mode
                                                                                  1: 8b10b mode
                                                                                  2: HDLC mode
                                                                                  greater than 3: TTC mode, see CentralRouter doc
0x11a0 [RW 14:00]   CR_FROMHOST_GBT00_EGROUP3_CTRL_EPROC_ENA              0x0000  Enable bits per EPROC
0x11b0 [RW 54:47] CR_FROMHOST_GBT00_EGROUP4_CTRL_REVERSE_ELINKS             0xff  enables bit reversing for the elink in the given epath
0x11b0 [RW 46:15] CR_FROMHOST_GBT00_EGROUP4_CTRL_PATH_ENCODING        0x01111111  Encoding for every EPATH, 8 EPATHS per EGROUP
                                                                                  0: direct mode
                                                                                  1: 8b10b mode
                                                                                  2: HDLC mode
                                                                                  greater than 3: TTC mode, see CentralRouter doc
0x11b0 [RW 14:00]   CR_FROMHOST_GBT00_EGROUP4_CTRL_EPROC_ENA              0x4000  Enable bits per EPROC
0x11c0 [RW 58:51] CR_TOHOST_GBT01_EGROUP0_CTRL_INSTANT_TIMEOUT_ENA          0x00  instantly initiate a timeout for the given epath
0x11c0 [RW 50:43] CR_TOHOST_GBT01_EGROUP0_CTRL_REVERSE_ELINKS               0xff  enables bit reversing for the elink in the given epath
0x11c0 [RW 42:31] CR_TOHOST_GBT01_EGROUP0_CTRL_MAX_CHUNK_LEN               0x000  set the maximum length of a chunk, 0 disables truncation
0x11c0 [RW 30:15] CR_TOHOST_GBT01_EGROUP0_CTRL_PATH_ENCODING              0x5555  Encoding for every EPATH, 8 EPATHS per EGROUP
                                                                                  0: direct mode
                                                                                  1: 8b10b mode
                                                                                  2: HDLC mode
0x11c0 [RW 14:00]     CR_TOHOST_GBT01_EGROUP0_CTRL_EPROC_ENA              0x0078  Enable bits per EPROC
0x11d0 [RW 58:51] CR_TOHOST_GBT01_EGROUP1_CTRL_INSTANT_TIMEOUT_ENA          0x00  instantly initiate a timeout for the given epath
0x11d0 [RW 50:43] CR_TOHOST_GBT01_EGROUP1_CTRL_REVERSE_ELINKS               0xff  enables bit reversing for the elink in the given epath
0x11d0 [RW 42:31] CR_TOHOST_GBT01_EGROUP1_CTRL_MAX_CHUNK_LEN               0x000  set the maximum length of a chunk, 0 disables truncation
0x11d0 [RW 30:15] CR_TOHOST_GBT01_EGROUP1_CTRL_PATH_ENCODING              0x5555  Encoding for every EPATH, 8 EPATHS per EGROUP
                                                                                  0: direct mode
                                                                                  1: 8b10b mode
                                                                                  2: HDLC mode
0x11d0 [RW 14:00]     CR_TOHOST_GBT01_EGROUP1_CTRL_EPROC_ENA              0x0078  Enable bits per EPROC
0x11e0 [RW 58:51] CR_TOHOST_GBT01_EGROUP2_CTRL_INSTANT_TIMEOUT_ENA          0x00  instantly initiate a timeout for the given epath
0x11e0 [RW 50:43] CR_TOHOST_GBT01_EGROUP2_CTRL_REVERSE_ELINKS               0xff  enables bit reversing for the elink in the given epath
0x11e0 [RW 42:31] CR_TOHOST_GBT01_EGROUP2_CTRL_MAX_CHUNK_LEN               0x000  set the maximum length of a chunk, 0 disables truncation
0x11e0 [RW 30:15] CR_TOHOST_GBT01_EGROUP2_CTRL_PATH_ENCODING              0x5555  Encoding for every EPATH, 8 EPATHS per EGROUP
                                                                                  0: direct mode
                                                                                  1: 8b10b mode
                                                                                  2: HDLC mode
0x11e0 [RW 14:00]     CR_TOHOST_GBT01_EGROUP2_CTRL_EPROC_ENA              0x0078  Enable bits per EPROC
0x11f0 [RW 58:51] CR_TOHOST_GBT01_EGROUP3_CTRL_INSTANT_TIMEOUT_ENA          0x00  instantly initiate a timeout for the given epath
0x11f0 [RW 50:43] CR_TOHOST_GBT01_EGROUP3_CTRL_REVERSE_ELINKS               0xff  enables bit reversing for the elink in the given epath
0x11f0 [RW 42:31] CR_TOHOST_GBT01_EGROUP3_CTRL_MAX_CHUNK_LEN               0x000  set the maximum length of a chunk, 0 disables truncation
0x11f0 [RW 30:15] CR_TOHOST_GBT01_EGROUP3_CTRL_PATH_ENCODING              0x5555  Encoding for every EPATH, 8 EPATHS per EGROUP
                                                                                  0: direct mode
                                                                                  1: 8b10b mode
                                                                                  2: HDLC mode
0x11f0 [RW 14:00]     CR_TOHOST_GBT01_EGROUP3_CTRL_EPROC_ENA              0x0078  Enable bits per EPROC
0x1200 [RW 58:51] CR_TOHOST_GBT01_EGROUP4_CTRL_INSTANT_TIMEOUT_ENA          0x00  instantly initiate a timeout for the given epath
0x1200 [RW 50:43] CR_TOHOST_GBT01_EGROUP4_CTRL_REVERSE_ELINKS               0xff  enables bit reversing for the elink in the given epath
0x1200 [RW 42:31] CR_TOHOST_GBT01_EGROUP4_CTRL_MAX_CHUNK_LEN               0x000  set the maximum length of a chunk, 0 disables truncation
0x1200 [RW 30:15] CR_TOHOST_GBT01_EGROUP4_CTRL_PATH_ENCODING              0x5555  Encoding for every EPATH, 8 EPATHS per EGROUP
                                                                                  0: direct mode
                                                                                  1: 8b10b mode
                                                                                  2: HDLC mode
0x1200 [RW 14:00]     CR_TOHOST_GBT01_EGROUP4_CTRL_EPROC_ENA              0x0038  Enable bits per EPROC
0x1210 [RW 58:51] CR_TOHOST_GBT01_EGROUP5_CTRL_INSTANT_TIMEOUT_ENA          0x00  instantly initiate a timeout for the given epath
0x1210 [RW 50:43] CR_TOHOST_GBT01_EGROUP5_CTRL_REVERSE_ELINKS               0x00  enables bit reversing for the elink in the given epath
0x1210 [RW 42:31] CR_TOHOST_GBT01_EGROUP5_CTRL_MAX_CHUNK_LEN               0x000  set the maximum length of a chunk, 0 disables truncation
0x1210 [RW 30:15] CR_TOHOST_GBT01_EGROUP5_CTRL_PATH_ENCODING              0x5555  Encoding for every EPATH, 8 EPATHS per EGROUP
                                                                                  0: direct mode
                                                                                  1: 8b10b mode
                                                                                  2: HDLC mode
0x1210 [RW 14:00]     CR_TOHOST_GBT01_EGROUP5_CTRL_EPROC_ENA              0x0078  Enable bits per EPROC
0x1220 [RW 58:51] CR_TOHOST_GBT01_EGROUP6_CTRL_INSTANT_TIMEOUT_ENA          0x00  instantly initiate a timeout for the given epath
0x1220 [RW 50:43] CR_TOHOST_GBT01_EGROUP6_CTRL_REVERSE_ELINKS               0x00  enables bit reversing for the elink in the given epath
0x1220 [RW 42:31] CR_TOHOST_GBT01_EGROUP6_CTRL_MAX_CHUNK_LEN               0x000  set the maximum length of a chunk, 0 disables truncation
0x1220 [RW 30:15] CR_TOHOST_GBT01_EGROUP6_CTRL_PATH_ENCODING              0x5555  Encoding for every EPATH, 8 EPATHS per EGROUP
                                                                                  0: direct mode
                                                                                  1: 8b10b mode
                                                                                  2: HDLC mode
0x1220 [RW 14:00]     CR_TOHOST_GBT01_EGROUP6_CTRL_EPROC_ENA              0x0078  Enable bits per EPROC
0x1230 [RW 54:47] CR_FROMHOST_GBT01_EGROUP0_CTRL_REVERSE_ELINKS             0xff  enables bit reversing for the elink in the given epath
0x1230 [RW 46:15] CR_FROMHOST_GBT01_EGROUP0_CTRL_PATH_ENCODING        0x11111111  Encoding for every EPATH, 8 EPATHS per EGROUP
                                                                                  0: direct mode
                                                                                  1: 8b10b mode
                                                                                  2: HDLC mode
                                                                                  greater than 3: TTC mode, see CentralRouter doc
0x1230 [RW 14:00]   CR_FROMHOST_GBT01_EGROUP0_CTRL_EPROC_ENA              0x0078  Enable bits per EPROC
0x1240 [RW 54:47] CR_FROMHOST_GBT01_EGROUP1_CTRL_REVERSE_ELINKS             0xff  enables bit reversing for the elink in the given epath
0x1240 [RW 46:15] CR_FROMHOST_GBT01_EGROUP1_CTRL_PATH_ENCODING        0x11111111  Encoding for every EPATH, 8 EPATHS per EGROUP
                                                                                  0: direct mode
                                                                                  1: 8b10b mode
                                                                                  2: HDLC mode
                                                                                  greater than 3: TTC mode, see CentralRouter doc
0x1240 [RW 14:00]   CR_FROMHOST_GBT01_EGROUP1_CTRL_EPROC_ENA              0x0078  Enable bits per EPROC
0x1250 [RW 54:47] CR_FROMHOST_GBT01_EGROUP2_CTRL_REVERSE_ELINKS             0xff  enables bit reversing for the elink in the given epath
0x1250 [RW 46:15] CR_FROMHOST_GBT01_EGROUP2_CTRL_PATH_ENCODING        0x11111111  Encoding for every EPATH, 8 EPATHS per EGROUP
                                                                                  0: direct mode
                                                                                  1: 8b10b mode
                                                                                  2: HDLC mode
                                                                                  greater than 3: TTC mode, see CentralRouter doc
0x1250 [RW 14:00]   CR_FROMHOST_GBT01_EGROUP2_CTRL_EPROC_ENA              0x0078  Enable bits per EPROC
0x1260 [RW 54:47] CR_FROMHOST_GBT01_EGROUP3_CTRL_REVERSE_ELINKS             0xff  enables bit reversing for the elink in the given epath
0x1260 [RW 46:15] CR_FROMHOST_GBT01_EGROUP3_CTRL_PATH_ENCODING        0x11111111  Encoding for every EPATH, 8 EPATHS per EGROUP
                                                                                  0: direct mode
                                                                                  1: 8b10b mode
                                                                                  2: HDLC mode
                                                                                  greater than 3: TTC mode, see CentralRouter doc
0x1260 [RW 14:00]   CR_FROMHOST_GBT01_EGROUP3_CTRL_EPROC_ENA              0x0078  Enable bits per EPROC
0x1270 [RW 54:47] CR_FROMHOST_GBT01_EGROUP4_CTRL_REVERSE_ELINKS             0xff  enables bit reversing for the elink in the given epath
0x1270 [RW 46:15] CR_FROMHOST_GBT01_EGROUP4_CTRL_PATH_ENCODING        0x11111111  Encoding for every EPATH, 8 EPATHS per EGROUP
                                                                                  0: direct mode
                                                                                  1: 8b10b mode
                                                                                  2: HDLC mode
                                                                                  greater than 3: TTC mode, see CentralRouter doc
0x1270 [RW 14:00]   CR_FROMHOST_GBT01_EGROUP4_CTRL_EPROC_ENA              0x0078  Enable bits per EPROC
0x1280 [RW 58:51] CR_TOHOST_GBT02_EGROUP0_CTRL_INSTANT_TIMEOUT_ENA          0x00  instantly initiate a timeout for the given epath
0x1280 [RW 50:43] CR_TOHOST_GBT02_EGROUP0_CTRL_REVERSE_ELINKS               0x00  enables bit reversing for the elink in the given epath
0x1280 [RW 42:31] CR_TOHOST_GBT02_EGROUP0_CTRL_MAX_CHUNK_LEN               0x000  set the maximum length of a chunk, 0 disables truncation
0x1280 [RW 30:15] CR_TOHOST_GBT02_EGROUP0_CTRL_PATH_ENCODING              0x5555  Encoding for every EPATH, 8 EPATHS per EGROUP
                                                                                  0: direct mode
                                                                                  1: 8b10b mode
                                                                                  2: HDLC mode
0x1280 [RW 14:00]     CR_TOHOST_GBT02_EGROUP0_CTRL_EPROC_ENA              0x0000  Enable bits per EPROC
0x1290 [RW 58:51] CR_TOHOST_GBT02_EGROUP1_CTRL_INSTANT_TIMEOUT_ENA          0x00  instantly initiate a timeout for the given epath
0x1290 [RW 50:43] CR_TOHOST_GBT02_EGROUP1_CTRL_REVERSE_ELINKS               0x00  enables bit reversing for the elink in the given epath
0x1290 [RW 42:31] CR_TOHOST_GBT02_EGROUP1_CTRL_MAX_CHUNK_LEN               0x000  set the maximum length of a chunk, 0 disables truncation
0x1290 [RW 30:15] CR_TOHOST_GBT02_EGROUP1_CTRL_PATH_ENCODING              0x5555  Encoding for every EPATH, 8 EPATHS per EGROUP
                                                                                  0: direct mode
                                                                                  1: 8b10b mode
                                                                                  2: HDLC mode
0x1290 [RW 14:00]     CR_TOHOST_GBT02_EGROUP1_CTRL_EPROC_ENA              0x0000  Enable bits per EPROC
0x12a0 [RW 58:51] CR_TOHOST_GBT02_EGROUP2_CTRL_INSTANT_TIMEOUT_ENA          0x00  instantly initiate a timeout for the given epath
0x12a0 [RW 50:43] CR_TOHOST_GBT02_EGROUP2_CTRL_REVERSE_ELINKS               0x00  enables bit reversing for the elink in the given epath
0x12a0 [RW 42:31] CR_TOHOST_GBT02_EGROUP2_CTRL_MAX_CHUNK_LEN               0x000  set the maximum length of a chunk, 0 disables truncation
0x12a0 [RW 30:15] CR_TOHOST_GBT02_EGROUP2_CTRL_PATH_ENCODING              0x5555  Encoding for every EPATH, 8 EPATHS per EGROUP
                                                                                  0: direct mode
                                                                                  1: 8b10b mode
                                                                                  2: HDLC mode
0x12a0 [RW 14:00]     CR_TOHOST_GBT02_EGROUP2_CTRL_EPROC_ENA              0x0000  Enable bits per EPROC
0x12b0 [RW 58:51] CR_TOHOST_GBT02_EGROUP3_CTRL_INSTANT_TIMEOUT_ENA          0x00  instantly initiate a timeout for the given epath
0x12b0 [RW 50:43] CR_TOHOST_GBT02_EGROUP3_CTRL_REVERSE_ELINKS               0x00  enables bit reversing for the elink in the given epath
0x12b0 [RW 42:31] CR_TOHOST_GBT02_EGROUP3_CTRL_MAX_CHUNK_LEN               0x000  set the maximum length of a chunk, 0 disables truncation
0x12b0 [RW 30:15] CR_TOHOST_GBT02_EGROUP3_CTRL_PATH_ENCODING              0x5555  Encoding for every EPATH, 8 EPATHS per EGROUP
                                                                                  0: direct mode
                                                                                  1: 8b10b mode
                                                                                  2: HDLC mode
0x12b0 [RW 14:00]     CR_TOHOST_GBT02_EGROUP3_CTRL_EPROC_ENA              0x0000  Enable bits per EPROC
0x12c0 [RW 58:51] CR_TOHOST_GBT02_EGROUP4_CTRL_INSTANT_TIMEOUT_ENA          0x00  instantly initiate a timeout for the given epath
0x12c0 [RW 50:43] CR_TOHOST_GBT02_EGROUP4_CTRL_REVERSE_ELINKS               0x80  enables bit reversing for the elink in the given epath
0x12c0 [RW 42:31] CR_TOHOST_GBT02_EGROUP4_CTRL_MAX_CHUNK_LEN               0x000  set the maximum length of a chunk, 0 disables truncation
0x12c0 [RW 30:15] CR_TOHOST_GBT02_EGROUP4_CTRL_PATH_ENCODING              0x5555  Encoding for every EPATH, 8 EPATHS per EGROUP
                                                                                  0: direct mode
                                                                                  1: 8b10b mode
                                                                                  2: HDLC mode
0x12c0 [RW 14:00]     CR_TOHOST_GBT02_EGROUP4_CTRL_EPROC_ENA              0x0000  Enable bits per EPROC
0x12d0 [RW 58:51] CR_TOHOST_GBT02_EGROUP5_CTRL_INSTANT_TIMEOUT_ENA          0x00  instantly initiate a timeout for the given epath
0x12d0 [RW 50:43] CR_TOHOST_GBT02_EGROUP5_CTRL_REVERSE_ELINKS               0x00  enables bit reversing for the elink in the given epath
0x12d0 [RW 42:31] CR_TOHOST_GBT02_EGROUP5_CTRL_MAX_CHUNK_LEN               0x000  set the maximum length of a chunk, 0 disables truncation
0x12d0 [RW 30:15] CR_TOHOST_GBT02_EGROUP5_CTRL_PATH_ENCODING              0x5555  Encoding for every EPATH, 8 EPATHS per EGROUP
                                                                                  0: direct mode
                                                                                  1: 8b10b mode
                                                                                  2: HDLC mode
0x12d0 [RW 14:00]     CR_TOHOST_GBT02_EGROUP5_CTRL_EPROC_ENA              0x0000  Enable bits per EPROC
0x12e0 [RW 58:51] CR_TOHOST_GBT02_EGROUP6_CTRL_INSTANT_TIMEOUT_ENA          0x00  instantly initiate a timeout for the given epath
0x12e0 [RW 50:43] CR_TOHOST_GBT02_EGROUP6_CTRL_REVERSE_ELINKS               0x00  enables bit reversing for the elink in the given epath
0x12e0 [RW 42:31] CR_TOHOST_GBT02_EGROUP6_CTRL_MAX_CHUNK_LEN               0x000  set the maximum length of a chunk, 0 disables truncation
0x12e0 [RW 30:15] CR_TOHOST_GBT02_EGROUP6_CTRL_PATH_ENCODING              0x5555  Encoding for every EPATH, 8 EPATHS per EGROUP
                                                                                  0: direct mode
                                                                                  1: 8b10b mode
                                                                                  2: HDLC mode
0x12e0 [RW 14:00]     CR_TOHOST_GBT02_EGROUP6_CTRL_EPROC_ENA              0x0000  Enable bits per EPROC
0x12f0 [RW 54:47] CR_FROMHOST_GBT02_EGROUP0_CTRL_REVERSE_ELINKS             0x00  enables bit reversing for the elink in the given epath
0x12f0 [RW 46:15] CR_FROMHOST_GBT02_EGROUP0_CTRL_PATH_ENCODING        0x11111111  Encoding for every EPATH, 8 EPATHS per EGROUP
                                                                                  0: direct mode
                                                                                  1: 8b10b mode
                                                                                  2: HDLC mode
                                                                                  greater than 3: TTC mode, see CentralRouter doc
0x12f0 [RW 14:00]   CR_FROMHOST_GBT02_EGROUP0_CTRL_EPROC_ENA              0x0000  Enable bits per EPROC
0x1300 [RW 54:47] CR_FROMHOST_GBT02_EGROUP1_CTRL_REVERSE_ELINKS             0x00  enables bit reversing for the elink in the given epath
0x1300 [RW 46:15] CR_FROMHOST_GBT02_EGROUP1_CTRL_PATH_ENCODING        0x11111111  Encoding for every EPATH, 8 EPATHS per EGROUP
                                                                                  0: direct mode
                                                                                  1: 8b10b mode
                                                                                  2: HDLC mode
                                                                                  greater than 3: TTC mode, see CentralRouter doc
0x1300 [RW 14:00]   CR_FROMHOST_GBT02_EGROUP1_CTRL_EPROC_ENA              0x0000  Enable bits per EPROC
0x1310 [RW 54:47] CR_FROMHOST_GBT02_EGROUP2_CTRL_REVERSE_ELINKS             0x00  enables bit reversing for the elink in the given epath
0x1310 [RW 46:15] CR_FROMHOST_GBT02_EGROUP2_CTRL_PATH_ENCODING        0x11111111  Encoding for every EPATH, 8 EPATHS per EGROUP
                                                                                  0: direct mode
                                                                                  1: 8b10b mode
                                                                                  2: HDLC mode
                                                                                  greater than 3: TTC mode, see CentralRouter doc
0x1310 [RW 14:00]   CR_FROMHOST_GBT02_EGROUP2_CTRL_EPROC_ENA              0x0000  Enable bits per EPROC
0x1320 [RW 54:47] CR_FROMHOST_GBT02_EGROUP3_CTRL_REVERSE_ELINKS             0x00  enables bit reversing for the elink in the given epath
0x1320 [RW 46:15] CR_FROMHOST_GBT02_EGROUP3_CTRL_PATH_ENCODING        0x11111111  Encoding for every EPATH, 8 EPATHS per EGROUP
                                                                                  0: direct mode
                                                                                  1: 8b10b mode
                                                                                  2: HDLC mode
                                                                                  greater than 3: TTC mode, see CentralRouter doc
0x1320 [RW 14:00]   CR_FROMHOST_GBT02_EGROUP3_CTRL_EPROC_ENA              0x0000  Enable bits per EPROC
0x1330 [RW 54:47] CR_FROMHOST_GBT02_EGROUP4_CTRL_REVERSE_ELINKS             0x80  enables bit reversing for the elink in the given epath
0x1330 [RW 46:15] CR_FROMHOST_GBT02_EGROUP4_CTRL_PATH_ENCODING        0x01111111  Encoding for every EPATH, 8 EPATHS per EGROUP
                                                                                  0: direct mode
                                                                                  1: 8b10b mode
                                                                                  2: HDLC mode
                                                                                  greater than 3: TTC mode, see CentralRouter doc
0x1330 [RW 14:00]   CR_FROMHOST_GBT02_EGROUP4_CTRL_EPROC_ENA              0x4000  Enable bits per EPROC
0x1340 [RW 58:51] CR_TOHOST_GBT03_EGROUP0_CTRL_INSTANT_TIMEOUT_ENA          0x00  instantly initiate a timeout for the given epath
0x1340 [RW 50:43] CR_TOHOST_GBT03_EGROUP0_CTRL_REVERSE_ELINKS               0x55  enables bit reversing for the elink in the given epath
0x1340 [RW 42:31] CR_TOHOST_GBT03_EGROUP0_CTRL_MAX_CHUNK_LEN               0x000  set the maximum length of a chunk, 0 disables truncation
0x1340 [RW 30:15] CR_TOHOST_GBT03_EGROUP0_CTRL_PATH_ENCODING              0x4444  Encoding for every EPATH, 8 EPATHS per EGROUP
                                                                                  0: direct mode
                                                                                  1: 8b10b mode
                                                                                  2: HDLC mode
0x1340 [RW 14:00]     CR_TOHOST_GBT03_EGROUP0_CTRL_EPROC_ENA              0x0078  Enable bits per EPROC
0x1350 [RW 58:51] CR_TOHOST_GBT03_EGROUP1_CTRL_INSTANT_TIMEOUT_ENA          0x00  instantly initiate a timeout for the given epath
0x1350 [RW 50:43] CR_TOHOST_GBT03_EGROUP1_CTRL_REVERSE_ELINKS               0x55  enables bit reversing for the elink in the given epath
0x1350 [RW 42:31] CR_TOHOST_GBT03_EGROUP1_CTRL_MAX_CHUNK_LEN               0x000  set the maximum length of a chunk, 0 disables truncation
0x1350 [RW 30:15] CR_TOHOST_GBT03_EGROUP1_CTRL_PATH_ENCODING              0x4444  Encoding for every EPATH, 8 EPATHS per EGROUP
                                                                                  0: direct mode
                                                                                  1: 8b10b mode
                                                                                  2: HDLC mode
0x1350 [RW 14:00]     CR_TOHOST_GBT03_EGROUP1_CTRL_EPROC_ENA              0x0078  Enable bits per EPROC
0x1360 [RW 58:51] CR_TOHOST_GBT03_EGROUP2_CTRL_INSTANT_TIMEOUT_ENA          0x00  instantly initiate a timeout for the given epath
0x1360 [RW 50:43] CR_TOHOST_GBT03_EGROUP2_CTRL_REVERSE_ELINKS               0x55  enables bit reversing for the elink in the given epath
0x1360 [RW 42:31] CR_TOHOST_GBT03_EGROUP2_CTRL_MAX_CHUNK_LEN               0x000  set the maximum length of a chunk, 0 disables truncation
0x1360 [RW 30:15] CR_TOHOST_GBT03_EGROUP2_CTRL_PATH_ENCODING              0x4444  Encoding for every EPATH, 8 EPATHS per EGROUP
                                                                                  0: direct mode
                                                                                  1: 8b10b mode
                                                                                  2: HDLC mode
0x1360 [RW 14:00]     CR_TOHOST_GBT03_EGROUP2_CTRL_EPROC_ENA              0x0078  Enable bits per EPROC
0x1370 [RW 58:51] CR_TOHOST_GBT03_EGROUP3_CTRL_INSTANT_TIMEOUT_ENA          0x00  instantly initiate a timeout for the given epath
0x1370 [RW 50:43] CR_TOHOST_GBT03_EGROUP3_CTRL_REVERSE_ELINKS               0x55  enables bit reversing for the elink in the given epath
0x1370 [RW 42:31] CR_TOHOST_GBT03_EGROUP3_CTRL_MAX_CHUNK_LEN               0x000  set the maximum length of a chunk, 0 disables truncation
0x1370 [RW 30:15] CR_TOHOST_GBT03_EGROUP3_CTRL_PATH_ENCODING              0x4444  Encoding for every EPATH, 8 EPATHS per EGROUP
                                                                                  0: direct mode
                                                                                  1: 8b10b mode
                                                                                  2: HDLC mode
0x1370 [RW 14:00]     CR_TOHOST_GBT03_EGROUP3_CTRL_EPROC_ENA              0x0078  Enable bits per EPROC
0x1380 [RW 58:51] CR_TOHOST_GBT03_EGROUP4_CTRL_INSTANT_TIMEOUT_ENA          0x00  instantly initiate a timeout for the given epath
0x1380 [RW 50:43] CR_TOHOST_GBT03_EGROUP4_CTRL_REVERSE_ELINKS               0x55  enables bit reversing for the elink in the given epath
0x1380 [RW 42:31] CR_TOHOST_GBT03_EGROUP4_CTRL_MAX_CHUNK_LEN               0x000  set the maximum length of a chunk, 0 disables truncation
0x1380 [RW 30:15] CR_TOHOST_GBT03_EGROUP4_CTRL_PATH_ENCODING              0x5444  Encoding for every EPATH, 8 EPATHS per EGROUP
                                                                                  0: direct mode
                                                                                  1: 8b10b mode
                                                                                  2: HDLC mode
0x1380 [RW 14:00]     CR_TOHOST_GBT03_EGROUP4_CTRL_EPROC_ENA              0x0038  Enable bits per EPROC
0x1390 [RW 58:51] CR_TOHOST_GBT03_EGROUP5_CTRL_INSTANT_TIMEOUT_ENA          0x00  instantly initiate a timeout for the given epath
0x1390 [RW 50:43] CR_TOHOST_GBT03_EGROUP5_CTRL_REVERSE_ELINKS               0x00  enables bit reversing for the elink in the given epath
0x1390 [RW 42:31] CR_TOHOST_GBT03_EGROUP5_CTRL_MAX_CHUNK_LEN               0x000  set the maximum length of a chunk, 0 disables truncation
0x1390 [RW 30:15] CR_TOHOST_GBT03_EGROUP5_CTRL_PATH_ENCODING              0x5555  Encoding for every EPATH, 8 EPATHS per EGROUP
                                                                                  0: direct mode
                                                                                  1: 8b10b mode
                                                                                  2: HDLC mode
0x1390 [RW 14:00]     CR_TOHOST_GBT03_EGROUP5_CTRL_EPROC_ENA              0x0000  Enable bits per EPROC
0x13a0 [RW 58:51] CR_TOHOST_GBT03_EGROUP6_CTRL_INSTANT_TIMEOUT_ENA          0x00  instantly initiate a timeout for the given epath
0x13a0 [RW 50:43] CR_TOHOST_GBT03_EGROUP6_CTRL_REVERSE_ELINKS               0x00  enables bit reversing for the elink in the given epath
0x13a0 [RW 42:31] CR_TOHOST_GBT03_EGROUP6_CTRL_MAX_CHUNK_LEN               0x000  set the maximum length of a chunk, 0 disables truncation
0x13a0 [RW 30:15] CR_TOHOST_GBT03_EGROUP6_CTRL_PATH_ENCODING              0x5555  Encoding for every EPATH, 8 EPATHS per EGROUP
                                                                                  0: direct mode
                                                                                  1: 8b10b mode
                                                                                  2: HDLC mode
0x13a0 [RW 14:00]     CR_TOHOST_GBT03_EGROUP6_CTRL_EPROC_ENA              0x0000  Enable bits per EPROC
0x13b0 [RW 54:47] CR_FROMHOST_GBT03_EGROUP0_CTRL_REVERSE_ELINKS             0x55  enables bit reversing for the elink in the given epath
0x13b0 [RW 46:15] CR_FROMHOST_GBT03_EGROUP0_CTRL_PATH_ENCODING        0x10101010  Encoding for every EPATH, 8 EPATHS per EGROUP
                                                                                  0: direct mode
                                                                                  1: 8b10b mode
                                                                                  2: HDLC mode
                                                                                  greater than 3: TTC mode, see CentralRouter doc
0x13b0 [RW 14:00]   CR_FROMHOST_GBT03_EGROUP0_CTRL_EPROC_ENA              0x0078  Enable bits per EPROC
0x13c0 [RW 54:47] CR_FROMHOST_GBT03_EGROUP1_CTRL_REVERSE_ELINKS             0x55  enables bit reversing for the elink in the given epath
0x13c0 [RW 46:15] CR_FROMHOST_GBT03_EGROUP1_CTRL_PATH_ENCODING        0x10101010  Encoding for every EPATH, 8 EPATHS per EGROUP
                                                                                  0: direct mode
                                                                                  1: 8b10b mode
                                                                                  2: HDLC mode
                                                                                  greater than 3: TTC mode, see CentralRouter doc
0x13c0 [RW 14:00]   CR_FROMHOST_GBT03_EGROUP1_CTRL_EPROC_ENA              0x0078  Enable bits per EPROC
0x13d0 [RW 54:47] CR_FROMHOST_GBT03_EGROUP2_CTRL_REVERSE_ELINKS             0x55  enables bit reversing for the elink in the given epath
0x13d0 [RW 46:15] CR_FROMHOST_GBT03_EGROUP2_CTRL_PATH_ENCODING        0x10101010  Encoding for every EPATH, 8 EPATHS per EGROUP
                                                                                  0: direct mode
                                                                                  1: 8b10b mode
                                                                                  2: HDLC mode
                                                                                  greater than 3: TTC mode, see CentralRouter doc
0x13d0 [RW 14:00]   CR_FROMHOST_GBT03_EGROUP2_CTRL_EPROC_ENA              0x0078  Enable bits per EPROC
0x13e0 [RW 54:47] CR_FROMHOST_GBT03_EGROUP3_CTRL_REVERSE_ELINKS             0x55  enables bit reversing for the elink in the given epath
0x13e0 [RW 46:15] CR_FROMHOST_GBT03_EGROUP3_CTRL_PATH_ENCODING        0x10101010  Encoding for every EPATH, 8 EPATHS per EGROUP
                                                                                  0: direct mode
                                                                                  1: 8b10b mode
                                                                                  2: HDLC mode
                                                                                  greater than 3: TTC mode, see CentralRouter doc
0x13e0 [RW 14:00]   CR_FROMHOST_GBT03_EGROUP3_CTRL_EPROC_ENA              0x0078  Enable bits per EPROC
0x13f0 [RW 54:47] CR_FROMHOST_GBT03_EGROUP4_CTRL_REVERSE_ELINKS             0x55  enables bit reversing for the elink in the given epath
0x13f0 [RW 46:15] CR_FROMHOST_GBT03_EGROUP4_CTRL_PATH_ENCODING        0x10101010  Encoding for every EPATH, 8 EPATHS per EGROUP
                                                                                  0: direct mode
                                                                                  1: 8b10b mode
                                                                                  2: HDLC mode
                                                                                  greater than 3: TTC mode, see CentralRouter doc
0x13f0 [RW 14:00]   CR_FROMHOST_GBT03_EGROUP4_CTRL_EPROC_ENA              0x0078  Enable bits per EPROC
0x1400 [RW 58:51] CR_TOHOST_GBT04_EGROUP0_CTRL_INSTANT_TIMEOUT_ENA          0x00  instantly initiate a timeout for the given epath
0x1400 [RW 50:43] CR_TOHOST_GBT04_EGROUP0_CTRL_REVERSE_ELINKS               0x00  enables bit reversing for the elink in the given epath
0x1400 [RW 42:31] CR_TOHOST_GBT04_EGROUP0_CTRL_MAX_CHUNK_LEN               0x000  set the maximum length of a chunk, 0 disables truncation
0x1400 [RW 30:15] CR_TOHOST_GBT04_EGROUP0_CTRL_PATH_ENCODING              0x0000  Encoding for every EPATH, 8 EPATHS per EGROUP
                                                                                  0: direct mode
                                                                                  1: 8b10b mode
                                                                                  2: HDLC mode
0x1400 [RW 14:00]     CR_TOHOST_GBT04_EGROUP0_CTRL_EPROC_ENA              0x0000  Enable bits per EPROC
0x1410 [RW 58:51] CR_TOHOST_GBT04_EGROUP1_CTRL_INSTANT_TIMEOUT_ENA          0x00  instantly initiate a timeout for the given epath
0x1410 [RW 50:43] CR_TOHOST_GBT04_EGROUP1_CTRL_REVERSE_ELINKS               0x00  enables bit reversing for the elink in the given epath
0x1410 [RW 42:31] CR_TOHOST_GBT04_EGROUP1_CTRL_MAX_CHUNK_LEN               0x000  set the maximum length of a chunk, 0 disables truncation
0x1410 [RW 30:15] CR_TOHOST_GBT04_EGROUP1_CTRL_PATH_ENCODING              0x0000  Encoding for every EPATH, 8 EPATHS per EGROUP
                                                                                  0: direct mode
                                                                                  1: 8b10b mode
                                                                                  2: HDLC mode
0x1410 [RW 14:00]     CR_TOHOST_GBT04_EGROUP1_CTRL_EPROC_ENA              0x0000  Enable bits per EPROC
0x1420 [RW 58:51] CR_TOHOST_GBT04_EGROUP2_CTRL_INSTANT_TIMEOUT_ENA          0x00  instantly initiate a timeout for the given epath
0x1420 [RW 50:43] CR_TOHOST_GBT04_EGROUP2_CTRL_REVERSE_ELINKS               0x00  enables bit reversing for the elink in the given epath
0x1420 [RW 42:31] CR_TOHOST_GBT04_EGROUP2_CTRL_MAX_CHUNK_LEN               0x000  set the maximum length of a chunk, 0 disables truncation
0x1420 [RW 30:15] CR_TOHOST_GBT04_EGROUP2_CTRL_PATH_ENCODING              0x0000  Encoding for every EPATH, 8 EPATHS per EGROUP
                                                                                  0: direct mode
                                                                                  1: 8b10b mode
                                                                                  2: HDLC mode
0x1420 [RW 14:00]     CR_TOHOST_GBT04_EGROUP2_CTRL_EPROC_ENA              0x0000  Enable bits per EPROC
0x1430 [RW 58:51] CR_TOHOST_GBT04_EGROUP3_CTRL_INSTANT_TIMEOUT_ENA          0x00  instantly initiate a timeout for the given epath
0x1430 [RW 50:43] CR_TOHOST_GBT04_EGROUP3_CTRL_REVERSE_ELINKS               0x00  enables bit reversing for the elink in the given epath
0x1430 [RW 42:31] CR_TOHOST_GBT04_EGROUP3_CTRL_MAX_CHUNK_LEN               0x000  set the maximum length of a chunk, 0 disables truncation
0x1430 [RW 30:15] CR_TOHOST_GBT04_EGROUP3_CTRL_PATH_ENCODING              0x0000  Encoding for every EPATH, 8 EPATHS per EGROUP
                                                                                  0: direct mode
                                                                                  1: 8b10b mode
                                                                                  2: HDLC mode
0x1430 [RW 14:00]     CR_TOHOST_GBT04_EGROUP3_CTRL_EPROC_ENA              0x0000  Enable bits per EPROC
0x1440 [RW 58:51] CR_TOHOST_GBT04_EGROUP4_CTRL_INSTANT_TIMEOUT_ENA          0x00  instantly initiate a timeout for the given epath
0x1440 [RW 50:43] CR_TOHOST_GBT04_EGROUP4_CTRL_REVERSE_ELINKS               0x00  enables bit reversing for the elink in the given epath
0x1440 [RW 42:31] CR_TOHOST_GBT04_EGROUP4_CTRL_MAX_CHUNK_LEN               0x000  set the maximum length of a chunk, 0 disables truncation
0x1440 [RW 30:15] CR_TOHOST_GBT04_EGROUP4_CTRL_PATH_ENCODING              0x0000  Encoding for every EPATH, 8 EPATHS per EGROUP
                                                                                  0: direct mode
                                                                                  1: 8b10b mode
                                                                                  2: HDLC mode
0x1440 [RW 14:00]     CR_TOHOST_GBT04_EGROUP4_CTRL_EPROC_ENA              0x0000  Enable bits per EPROC
0x1450 [RW 58:51] CR_TOHOST_GBT04_EGROUP5_CTRL_INSTANT_TIMEOUT_ENA          0x00  instantly initiate a timeout for the given epath
0x1450 [RW 50:43] CR_TOHOST_GBT04_EGROUP5_CTRL_REVERSE_ELINKS               0x00  enables bit reversing for the elink in the given epath
0x1450 [RW 42:31] CR_TOHOST_GBT04_EGROUP5_CTRL_MAX_CHUNK_LEN               0x000  set the maximum length of a chunk, 0 disables truncation
0x1450 [RW 30:15] CR_TOHOST_GBT04_EGROUP5_CTRL_PATH_ENCODING              0x0000  Encoding for every EPATH, 8 EPATHS per EGROUP
                                                                                  0: direct mode
                                                                                  1: 8b10b mode
                                                                                  2: HDLC mode
0x1450 [RW 14:00]     CR_TOHOST_GBT04_EGROUP5_CTRL_EPROC_ENA              0x0000  Enable bits per EPROC
0x1460 [RW 58:51] CR_TOHOST_GBT04_EGROUP6_CTRL_INSTANT_TIMEOUT_ENA          0x00  instantly initiate a timeout for the given epath
0x1460 [RW 50:43] CR_TOHOST_GBT04_EGROUP6_CTRL_REVERSE_ELINKS               0x00  enables bit reversing for the elink in the given epath
0x1460 [RW 42:31] CR_TOHOST_GBT04_EGROUP6_CTRL_MAX_CHUNK_LEN               0x000  set the maximum length of a chunk, 0 disables truncation
0x1460 [RW 30:15] CR_TOHOST_GBT04_EGROUP6_CTRL_PATH_ENCODING              0x0000  Encoding for every EPATH, 8 EPATHS per EGROUP
                                                                                  0: direct mode
                                                                                  1: 8b10b mode
                                                                                  2: HDLC mode
0x1460 [RW 14:00]     CR_TOHOST_GBT04_EGROUP6_CTRL_EPROC_ENA              0x0000  Enable bits per EPROC
0x1470 [RW 54:47] CR_FROMHOST_GBT04_EGROUP0_CTRL_REVERSE_ELINKS             0x00  enables bit reversing for the elink in the given epath
0x1470 [RW 46:15] CR_FROMHOST_GBT04_EGROUP0_CTRL_PATH_ENCODING        0x00000000  Encoding for every EPATH, 8 EPATHS per EGROUP
                                                                                  0: direct mode
                                                                                  1: 8b10b mode
                                                                                  2: HDLC mode
                                                                                  greater than 3: TTC mode, see CentralRouter doc
0x1470 [RW 14:00]   CR_FROMHOST_GBT04_EGROUP0_CTRL_EPROC_ENA              0x0000  Enable bits per EPROC
0x1480 [RW 54:47] CR_FROMHOST_GBT04_EGROUP1_CTRL_REVERSE_ELINKS             0x00  enables bit reversing for the elink in the given epath
0x1480 [RW 46:15] CR_FROMHOST_GBT04_EGROUP1_CTRL_PATH_ENCODING        0x00000000  Encoding for every EPATH, 8 EPATHS per EGROUP
                                                                                  0: direct mode
                                                                                  1: 8b10b mode
                                                                                  2: HDLC mode
                                                                                  greater than 3: TTC mode, see CentralRouter doc
0x1480 [RW 14:00]   CR_FROMHOST_GBT04_EGROUP1_CTRL_EPROC_ENA              0x0000  Enable bits per EPROC
0x1490 [RW 54:47] CR_FROMHOST_GBT04_EGROUP2_CTRL_REVERSE_ELINKS             0x00  enables bit reversing for the elink in the given epath
0x1490 [RW 46:15] CR_FROMHOST_GBT04_EGROUP2_CTRL_PATH_ENCODING        0x00000000  Encoding for every EPATH, 8 EPATHS per EGROUP
                                                                                  0: direct mode
                                                                                  1: 8b10b mode
                                                                                  2: HDLC mode
                                                                                  greater than 3: TTC mode, see CentralRouter doc
0x1490 [RW 14:00]   CR_FROMHOST_GBT04_EGROUP2_CTRL_EPROC_ENA              0x0000  Enable bits per EPROC
0x14a0 [RW 54:47] CR_FROMHOST_GBT04_EGROUP3_CTRL_REVERSE_ELINKS             0x00  enables bit reversing for the elink in the given epath
0x14a0 [RW 46:15] CR_FROMHOST_GBT04_EGROUP3_CTRL_PATH_ENCODING        0x00000000  Encoding for every EPATH, 8 EPATHS per EGROUP
                                                                                  0: direct mode
                                                                                  1: 8b10b mode
                                                                                  2: HDLC mode
                                                                                  greater than 3: TTC mode, see CentralRouter doc
0x14a0 [RW 14:00]   CR_FROMHOST_GBT04_EGROUP3_CTRL_EPROC_ENA              0x0000  Enable bits per EPROC
0x14b0 [RW 54:47] CR_FROMHOST_GBT04_EGROUP4_CTRL_REVERSE_ELINKS             0x00  enables bit reversing for the elink in the given epath
0x14b0 [RW 46:15] CR_FROMHOST_GBT04_EGROUP4_CTRL_PATH_ENCODING        0x00000000  Encoding for every EPATH, 8 EPATHS per EGROUP
                                                                                  0: direct mode
                                                                                  1: 8b10b mode
                                                                                  2: HDLC mode
                                                                                  greater than 3: TTC mode, see CentralRouter doc
0x14b0 [RW 14:00]   CR_FROMHOST_GBT04_EGROUP4_CTRL_EPROC_ENA              0x0000  Enable bits per EPROC
0x14c0 [RW 58:51] CR_TOHOST_GBT05_EGROUP0_CTRL_INSTANT_TIMEOUT_ENA          0x00  instantly initiate a timeout for the given epath
0x14c0 [RW 50:43] CR_TOHOST_GBT05_EGROUP0_CTRL_REVERSE_ELINKS               0x00  enables bit reversing for the elink in the given epath
0x14c0 [RW 42:31] CR_TOHOST_GBT05_EGROUP0_CTRL_MAX_CHUNK_LEN               0x000  set the maximum length of a chunk, 0 disables truncation
0x14c0 [RW 30:15] CR_TOHOST_GBT05_EGROUP0_CTRL_PATH_ENCODING              0x0000  Encoding for every EPATH, 8 EPATHS per EGROUP
                                                                                  0: direct mode
                                                                                  1: 8b10b mode
                                                                                  2: HDLC mode
0x14c0 [RW 14:00]     CR_TOHOST_GBT05_EGROUP0_CTRL_EPROC_ENA              0x0000  Enable bits per EPROC
0x14d0 [RW 58:51] CR_TOHOST_GBT05_EGROUP1_CTRL_INSTANT_TIMEOUT_ENA          0x00  instantly initiate a timeout for the given epath
0x14d0 [RW 50:43] CR_TOHOST_GBT05_EGROUP1_CTRL_REVERSE_ELINKS               0x00  enables bit reversing for the elink in the given epath
0x14d0 [RW 42:31] CR_TOHOST_GBT05_EGROUP1_CTRL_MAX_CHUNK_LEN               0x000  set the maximum length of a chunk, 0 disables truncation
0x14d0 [RW 30:15] CR_TOHOST_GBT05_EGROUP1_CTRL_PATH_ENCODING              0x0000  Encoding for every EPATH, 8 EPATHS per EGROUP
                                                                                  0: direct mode
                                                                                  1: 8b10b mode
                                                                                  2: HDLC mode
0x14d0 [RW 14:00]     CR_TOHOST_GBT05_EGROUP1_CTRL_EPROC_ENA              0x0000  Enable bits per EPROC
0x14e0 [RW 58:51] CR_TOHOST_GBT05_EGROUP2_CTRL_INSTANT_TIMEOUT_ENA          0x00  instantly initiate a timeout for the given epath
0x14e0 [RW 50:43] CR_TOHOST_GBT05_EGROUP2_CTRL_REVERSE_ELINKS               0x00  enables bit reversing for the elink in the given epath
0x14e0 [RW 42:31] CR_TOHOST_GBT05_EGROUP2_CTRL_MAX_CHUNK_LEN               0x000  set the maximum length of a chunk, 0 disables truncation
0x14e0 [RW 30:15] CR_TOHOST_GBT05_EGROUP2_CTRL_PATH_ENCODING              0x0000  Encoding for every EPATH, 8 EPATHS per EGROUP
                                                                                  0: direct mode
                                                                                  1: 8b10b mode
                                                                                  2: HDLC mode
0x14e0 [RW 14:00]     CR_TOHOST_GBT05_EGROUP2_CTRL_EPROC_ENA              0x0000  Enable bits per EPROC
0x14f0 [RW 58:51] CR_TOHOST_GBT05_EGROUP3_CTRL_INSTANT_TIMEOUT_ENA          0x00  instantly initiate a timeout for the given epath
0x14f0 [RW 50:43] CR_TOHOST_GBT05_EGROUP3_CTRL_REVERSE_ELINKS               0x00  enables bit reversing for the elink in the given epath
0x14f0 [RW 42:31] CR_TOHOST_GBT05_EGROUP3_CTRL_MAX_CHUNK_LEN               0x000  set the maximum length of a chunk, 0 disables truncation
0x14f0 [RW 30:15] CR_TOHOST_GBT05_EGROUP3_CTRL_PATH_ENCODING              0x0000  Encoding for every EPATH, 8 EPATHS per EGROUP
                                                                                  0: direct mode
                                                                                  1: 8b10b mode
                                                                                  2: HDLC mode
0x14f0 [RW 14:00]     CR_TOHOST_GBT05_EGROUP3_CTRL_EPROC_ENA              0x0000  Enable bits per EPROC
0x1500 [RW 58:51] CR_TOHOST_GBT05_EGROUP4_CTRL_INSTANT_TIMEOUT_ENA          0x00  instantly initiate a timeout for the given epath
0x1500 [RW 50:43] CR_TOHOST_GBT05_EGROUP4_CTRL_REVERSE_ELINKS               0x00  enables bit reversing for the elink in the given epath
0x1500 [RW 42:31] CR_TOHOST_GBT05_EGROUP4_CTRL_MAX_CHUNK_LEN               0x000  set the maximum length of a chunk, 0 disables truncation
0x1500 [RW 30:15] CR_TOHOST_GBT05_EGROUP4_CTRL_PATH_ENCODING              0x0000  Encoding for every EPATH, 8 EPATHS per EGROUP
                                                                                  0: direct mode
                                                                                  1: 8b10b mode
                                                                                  2: HDLC mode
0x1500 [RW 14:00]     CR_TOHOST_GBT05_EGROUP4_CTRL_EPROC_ENA              0x0000  Enable bits per EPROC
0x1510 [RW 58:51] CR_TOHOST_GBT05_EGROUP5_CTRL_INSTANT_TIMEOUT_ENA          0x00  instantly initiate a timeout for the given epath
0x1510 [RW 50:43] CR_TOHOST_GBT05_EGROUP5_CTRL_REVERSE_ELINKS               0x00  enables bit reversing for the elink in the given epath
0x1510 [RW 42:31] CR_TOHOST_GBT05_EGROUP5_CTRL_MAX_CHUNK_LEN               0x000  set the maximum length of a chunk, 0 disables truncation
0x1510 [RW 30:15] CR_TOHOST_GBT05_EGROUP5_CTRL_PATH_ENCODING              0x0000  Encoding for every EPATH, 8 EPATHS per EGROUP
                                                                                  0: direct mode
                                                                                  1: 8b10b mode
                                                                                  2: HDLC mode
0x1510 [RW 14:00]     CR_TOHOST_GBT05_EGROUP5_CTRL_EPROC_ENA              0x0000  Enable bits per EPROC
0x1520 [RW 58:51] CR_TOHOST_GBT05_EGROUP6_CTRL_INSTANT_TIMEOUT_ENA          0x00  instantly initiate a timeout for the given epath
0x1520 [RW 50:43] CR_TOHOST_GBT05_EGROUP6_CTRL_REVERSE_ELINKS               0x00  enables bit reversing for the elink in the given epath
0x1520 [RW 42:31] CR_TOHOST_GBT05_EGROUP6_CTRL_MAX_CHUNK_LEN               0x000  set the maximum length of a chunk, 0 disables truncation
0x1520 [RW 30:15] CR_TOHOST_GBT05_EGROUP6_CTRL_PATH_ENCODING              0x0000  Encoding for every EPATH, 8 EPATHS per EGROUP
                                                                                  0: direct mode
                                                                                  1: 8b10b mode
                                                                                  2: HDLC mode
0x1520 [RW 14:00]     CR_TOHOST_GBT05_EGROUP6_CTRL_EPROC_ENA              0x0000  Enable bits per EPROC
0x1530 [RW 54:47] CR_FROMHOST_GBT05_EGROUP0_CTRL_REVERSE_ELINKS             0x00  enables bit reversing for the elink in the given epath
0x1530 [RW 46:15] CR_FROMHOST_GBT05_EGROUP0_CTRL_PATH_ENCODING        0x00000000  Encoding for every EPATH, 8 EPATHS per EGROUP
                                                                                  0: direct mode
                                                                                  1: 8b10b mode
                                                                                  2: HDLC mode
                                                                                  greater than 3: TTC mode, see CentralRouter doc
0x1530 [RW 14:00]   CR_FROMHOST_GBT05_EGROUP0_CTRL_EPROC_ENA              0x0000  Enable bits per EPROC
0x1540 [RW 54:47] CR_FROMHOST_GBT05_EGROUP1_CTRL_REVERSE_ELINKS             0x00  enables bit reversing for the elink in the given epath
0x1540 [RW 46:15] CR_FROMHOST_GBT05_EGROUP1_CTRL_PATH_ENCODING        0x00000000  Encoding for every EPATH, 8 EPATHS per EGROUP
                                                                                  0: direct mode
                                                                                  1: 8b10b mode
                                                                                  2: HDLC mode
                                                                                  greater than 3: TTC mode, see CentralRouter doc
0x1540 [RW 14:00]   CR_FROMHOST_GBT05_EGROUP1_CTRL_EPROC_ENA              0x0000  Enable bits per EPROC
0x1550 [RW 54:47] CR_FROMHOST_GBT05_EGROUP2_CTRL_REVERSE_ELINKS             0x00  enables bit reversing for the elink in the given epath
0x1550 [RW 46:15] CR_FROMHOST_GBT05_EGROUP2_CTRL_PATH_ENCODING        0x00000000  Encoding for every EPATH, 8 EPATHS per EGROUP
                                                                                  0: direct mode
                                                                                  1: 8b10b mode
                                                                                  2: HDLC mode
                                                                                  greater than 3: TTC mode, see CentralRouter doc
0x1550 [RW 14:00]   CR_FROMHOST_GBT05_EGROUP2_CTRL_EPROC_ENA              0x0000  Enable bits per EPROC
0x1560 [RW 54:47] CR_FROMHOST_GBT05_EGROUP3_CTRL_REVERSE_ELINKS             0x00  enables bit reversing for the elink in the given epath
0x1560 [RW 46:15] CR_FROMHOST_GBT05_EGROUP3_CTRL_PATH_ENCODING        0x00000000  Encoding for every EPATH, 8 EPATHS per EGROUP
                                                                                  0: direct mode
                                                                                  1: 8b10b mode
                                                                                  2: HDLC mode
                                                                                  greater than 3: TTC mode, see CentralRouter doc
0x1560 [RW 14:00]   CR_FROMHOST_GBT05_EGROUP3_CTRL_EPROC_ENA              0x0000  Enable bits per EPROC
0x1570 [RW 54:47] CR_FROMHOST_GBT05_EGROUP4_CTRL_REVERSE_ELINKS             0x00  enables bit reversing for the elink in the given epath
0x1570 [RW 46:15] CR_FROMHOST_GBT05_EGROUP4_CTRL_PATH_ENCODING        0x00000000  Encoding for every EPATH, 8 EPATHS per EGROUP
                                                                                  0: direct mode
                                                                                  1: 8b10b mode
                                                                                  2: HDLC mode
                                                                                  greater than 3: TTC mode, see CentralRouter doc
0x1570 [RW 14:00]   CR_FROMHOST_GBT05_EGROUP4_CTRL_EPROC_ENA              0x0000  Enable bits per EPROC
0x1580 [RW 58:51] CR_TOHOST_GBT06_EGROUP0_CTRL_INSTANT_TIMEOUT_ENA          0x00  instantly initiate a timeout for the given epath
0x1580 [RW 50:43] CR_TOHOST_GBT06_EGROUP0_CTRL_REVERSE_ELINKS               0x00  enables bit reversing for the elink in the given epath
0x1580 [RW 42:31] CR_TOHOST_GBT06_EGROUP0_CTRL_MAX_CHUNK_LEN               0x000  set the maximum length of a chunk, 0 disables truncation
0x1580 [RW 30:15] CR_TOHOST_GBT06_EGROUP0_CTRL_PATH_ENCODING              0x0000  Encoding for every EPATH, 8 EPATHS per EGROUP
                                                                                  0: direct mode
                                                                                  1: 8b10b mode
                                                                                  2: HDLC mode
0x1580 [RW 14:00]     CR_TOHOST_GBT06_EGROUP0_CTRL_EPROC_ENA              0x0000  Enable bits per EPROC
0x1590 [RW 58:51] CR_TOHOST_GBT06_EGROUP1_CTRL_INSTANT_TIMEOUT_ENA          0x00  instantly initiate a timeout for the given epath
0x1590 [RW 50:43] CR_TOHOST_GBT06_EGROUP1_CTRL_REVERSE_ELINKS               0x00  enables bit reversing for the elink in the given epath
0x1590 [RW 42:31] CR_TOHOST_GBT06_EGROUP1_CTRL_MAX_CHUNK_LEN               0x000  set the maximum length of a chunk, 0 disables truncation
0x1590 [RW 30:15] CR_TOHOST_GBT06_EGROUP1_CTRL_PATH_ENCODING              0x0000  Encoding for every EPATH, 8 EPATHS per EGROUP
                                                                                  0: direct mode
                                                                                  1: 8b10b mode
                                                                                  2: HDLC mode
0x1590 [RW 14:00]     CR_TOHOST_GBT06_EGROUP1_CTRL_EPROC_ENA              0x0000  Enable bits per EPROC
0x15a0 [RW 58:51] CR_TOHOST_GBT06_EGROUP2_CTRL_INSTANT_TIMEOUT_ENA          0x00  instantly initiate a timeout for the given epath
0x15a0 [RW 50:43] CR_TOHOST_GBT06_EGROUP2_CTRL_REVERSE_ELINKS               0x00  enables bit reversing for the elink in the given epath
0x15a0 [RW 42:31] CR_TOHOST_GBT06_EGROUP2_CTRL_MAX_CHUNK_LEN               0x000  set the maximum length of a chunk, 0 disables truncation
0x15a0 [RW 30:15] CR_TOHOST_GBT06_EGROUP2_CTRL_PATH_ENCODING              0x0000  Encoding for every EPATH, 8 EPATHS per EGROUP
                                                                                  0: direct mode
                                                                                  1: 8b10b mode
                                                                                  2: HDLC mode
0x15a0 [RW 14:00]     CR_TOHOST_GBT06_EGROUP2_CTRL_EPROC_ENA              0x0000  Enable bits per EPROC
0x15b0 [RW 58:51] CR_TOHOST_GBT06_EGROUP3_CTRL_INSTANT_TIMEOUT_ENA          0x00  instantly initiate a timeout for the given epath
0x15b0 [RW 50:43] CR_TOHOST_GBT06_EGROUP3_CTRL_REVERSE_ELINKS               0x00  enables bit reversing for the elink in the given epath
0x15b0 [RW 42:31] CR_TOHOST_GBT06_EGROUP3_CTRL_MAX_CHUNK_LEN               0x000  set the maximum length of a chunk, 0 disables truncation
0x15b0 [RW 30:15] CR_TOHOST_GBT06_EGROUP3_CTRL_PATH_ENCODING              0x0000  Encoding for every EPATH, 8 EPATHS per EGROUP
                                                                                  0: direct mode
                                                                                  1: 8b10b mode
                                                                                  2: HDLC mode
0x15b0 [RW 14:00]     CR_TOHOST_GBT06_EGROUP3_CTRL_EPROC_ENA              0x0000  Enable bits per EPROC
0x15c0 [RW 58:51] CR_TOHOST_GBT06_EGROUP4_CTRL_INSTANT_TIMEOUT_ENA          0x00  instantly initiate a timeout for the given epath
0x15c0 [RW 50:43] CR_TOHOST_GBT06_EGROUP4_CTRL_REVERSE_ELINKS               0x00  enables bit reversing for the elink in the given epath
0x15c0 [RW 42:31] CR_TOHOST_GBT06_EGROUP4_CTRL_MAX_CHUNK_LEN               0x000  set the maximum length of a chunk, 0 disables truncation
0x15c0 [RW 30:15] CR_TOHOST_GBT06_EGROUP4_CTRL_PATH_ENCODING              0x0000  Encoding for every EPATH, 8 EPATHS per EGROUP
                                                                                  0: direct mode
                                                                                  1: 8b10b mode
                                                                                  2: HDLC mode
0x15c0 [RW 14:00]     CR_TOHOST_GBT06_EGROUP4_CTRL_EPROC_ENA              0x0000  Enable bits per EPROC
0x15d0 [RW 58:51] CR_TOHOST_GBT06_EGROUP5_CTRL_INSTANT_TIMEOUT_ENA          0x00  instantly initiate a timeout for the given epath
0x15d0 [RW 50:43] CR_TOHOST_GBT06_EGROUP5_CTRL_REVERSE_ELINKS               0x00  enables bit reversing for the elink in the given epath
0x15d0 [RW 42:31] CR_TOHOST_GBT06_EGROUP5_CTRL_MAX_CHUNK_LEN               0x000  set the maximum length of a chunk, 0 disables truncation
0x15d0 [RW 30:15] CR_TOHOST_GBT06_EGROUP5_CTRL_PATH_ENCODING              0x0000  Encoding for every EPATH, 8 EPATHS per EGROUP
                                                                                  0: direct mode
                                                                                  1: 8b10b mode
                                                                                  2: HDLC mode
0x15d0 [RW 14:00]     CR_TOHOST_GBT06_EGROUP5_CTRL_EPROC_ENA              0x0000  Enable bits per EPROC
0x15e0 [RW 58:51] CR_TOHOST_GBT06_EGROUP6_CTRL_INSTANT_TIMEOUT_ENA          0x00  instantly initiate a timeout for the given epath
0x15e0 [RW 50:43] CR_TOHOST_GBT06_EGROUP6_CTRL_REVERSE_ELINKS               0x00  enables bit reversing for the elink in the given epath
0x15e0 [RW 42:31] CR_TOHOST_GBT06_EGROUP6_CTRL_MAX_CHUNK_LEN               0x000  set the maximum length of a chunk, 0 disables truncation
0x15e0 [RW 30:15] CR_TOHOST_GBT06_EGROUP6_CTRL_PATH_ENCODING              0x0000  Encoding for every EPATH, 8 EPATHS per EGROUP
                                                                                  0: direct mode
                                                                                  1: 8b10b mode
                                                                                  2: HDLC mode
0x15e0 [RW 14:00]     CR_TOHOST_GBT06_EGROUP6_CTRL_EPROC_ENA              0x0000  Enable bits per EPROC
0x15f0 [RW 54:47] CR_FROMHOST_GBT06_EGROUP0_CTRL_REVERSE_ELINKS             0x00  enables bit reversing for the elink in the given epath
0x15f0 [RW 46:15] CR_FROMHOST_GBT06_EGROUP0_CTRL_PATH_ENCODING        0x00000000  Encoding for every EPATH, 8 EPATHS per EGROUP
                                                                                  0: direct mode
                                                                                  1: 8b10b mode
                                                                                  2: HDLC mode
                                                                                  greater than 3: TTC mode, see CentralRouter doc
0x15f0 [RW 14:00]   CR_FROMHOST_GBT06_EGROUP0_CTRL_EPROC_ENA              0x0000  Enable bits per EPROC
0x1600 [RW 54:47] CR_FROMHOST_GBT06_EGROUP1_CTRL_REVERSE_ELINKS             0x00  enables bit reversing for the elink in the given epath
0x1600 [RW 46:15] CR_FROMHOST_GBT06_EGROUP1_CTRL_PATH_ENCODING        0x00000000  Encoding for every EPATH, 8 EPATHS per EGROUP
                                                                                  0: direct mode
                                                                                  1: 8b10b mode
                                                                                  2: HDLC mode
                                                                                  greater than 3: TTC mode, see CentralRouter doc
0x1600 [RW 14:00]   CR_FROMHOST_GBT06_EGROUP1_CTRL_EPROC_ENA              0x0000  Enable bits per EPROC
0x1610 [RW 54:47] CR_FROMHOST_GBT06_EGROUP2_CTRL_REVERSE_ELINKS             0x00  enables bit reversing for the elink in the given epath
0x1610 [RW 46:15] CR_FROMHOST_GBT06_EGROUP2_CTRL_PATH_ENCODING        0x00000000  Encoding for every EPATH, 8 EPATHS per EGROUP
                                                                                  0: direct mode
                                                                                  1: 8b10b mode
                                                                                  2: HDLC mode
                                                                                  greater than 3: TTC mode, see CentralRouter doc
0x1610 [RW 14:00]   CR_FROMHOST_GBT06_EGROUP2_CTRL_EPROC_ENA              0x0000  Enable bits per EPROC
0x1620 [RW 54:47] CR_FROMHOST_GBT06_EGROUP3_CTRL_REVERSE_ELINKS             0x00  enables bit reversing for the elink in the given epath
0x1620 [RW 46:15] CR_FROMHOST_GBT06_EGROUP3_CTRL_PATH_ENCODING        0x00000000  Encoding for every EPATH, 8 EPATHS per EGROUP
                                                                                  0: direct mode
                                                                                  1: 8b10b mode
                                                                                  2: HDLC mode
                                                                                  greater than 3: TTC mode, see CentralRouter doc
0x1620 [RW 14:00]   CR_FROMHOST_GBT06_EGROUP3_CTRL_EPROC_ENA              0x0000  Enable bits per EPROC
0x1630 [RW 54:47] CR_FROMHOST_GBT06_EGROUP4_CTRL_REVERSE_ELINKS             0x00  enables bit reversing for the elink in the given epath
0x1630 [RW 46:15] CR_FROMHOST_GBT06_EGROUP4_CTRL_PATH_ENCODING        0x00000000  Encoding for every EPATH, 8 EPATHS per EGROUP
                                                                                  0: direct mode
                                                                                  1: 8b10b mode
                                                                                  2: HDLC mode
                                                                                  greater than 3: TTC mode, see CentralRouter doc
0x1630 [RW 14:00]   CR_FROMHOST_GBT06_EGROUP4_CTRL_EPROC_ENA              0x0000  Enable bits per EPROC
0x1640 [RW 58:51] CR_TOHOST_GBT07_EGROUP0_CTRL_INSTANT_TIMEOUT_ENA          0x00  instantly initiate a timeout for the given epath
0x1640 [RW 50:43] CR_TOHOST_GBT07_EGROUP0_CTRL_REVERSE_ELINKS               0x00  enables bit reversing for the elink in the given epath
0x1640 [RW 42:31] CR_TOHOST_GBT07_EGROUP0_CTRL_MAX_CHUNK_LEN               0x000  set the maximum length of a chunk, 0 disables truncation
0x1640 [RW 30:15] CR_TOHOST_GBT07_EGROUP0_CTRL_PATH_ENCODING              0x0000  Encoding for every EPATH, 8 EPATHS per EGROUP
                                                                                  0: direct mode
                                                                                  1: 8b10b mode
                                                                                  2: HDLC mode
0x1640 [RW 14:00]     CR_TOHOST_GBT07_EGROUP0_CTRL_EPROC_ENA              0x0000  Enable bits per EPROC
0x1650 [RW 58:51] CR_TOHOST_GBT07_EGROUP1_CTRL_INSTANT_TIMEOUT_ENA          0x00  instantly initiate a timeout for the given epath
0x1650 [RW 50:43] CR_TOHOST_GBT07_EGROUP1_CTRL_REVERSE_ELINKS               0x00  enables bit reversing for the elink in the given epath
0x1650 [RW 42:31] CR_TOHOST_GBT07_EGROUP1_CTRL_MAX_CHUNK_LEN               0x000  set the maximum length of a chunk, 0 disables truncation
0x1650 [RW 30:15] CR_TOHOST_GBT07_EGROUP1_CTRL_PATH_ENCODING              0x0000  Encoding for every EPATH, 8 EPATHS per EGROUP
                                                                                  0: direct mode
                                                                                  1: 8b10b mode
                                                                                  2: HDLC mode
0x1650 [RW 14:00]     CR_TOHOST_GBT07_EGROUP1_CTRL_EPROC_ENA              0x0000  Enable bits per EPROC
0x1660 [RW 58:51] CR_TOHOST_GBT07_EGROUP2_CTRL_INSTANT_TIMEOUT_ENA          0x00  instantly initiate a timeout for the given epath
0x1660 [RW 50:43] CR_TOHOST_GBT07_EGROUP2_CTRL_REVERSE_ELINKS               0x00  enables bit reversing for the elink in the given epath
0x1660 [RW 42:31] CR_TOHOST_GBT07_EGROUP2_CTRL_MAX_CHUNK_LEN               0x000  set the maximum length of a chunk, 0 disables truncation
0x1660 [RW 30:15] CR_TOHOST_GBT07_EGROUP2_CTRL_PATH_ENCODING              0x0000  Encoding for every EPATH, 8 EPATHS per EGROUP
                                                                                  0: direct mode
                                                                                  1: 8b10b mode
                                                                                  2: HDLC mode
0x1660 [RW 14:00]     CR_TOHOST_GBT07_EGROUP2_CTRL_EPROC_ENA              0x0000  Enable bits per EPROC
0x1670 [RW 58:51] CR_TOHOST_GBT07_EGROUP3_CTRL_INSTANT_TIMEOUT_ENA          0x00  instantly initiate a timeout for the given epath
0x1670 [RW 50:43] CR_TOHOST_GBT07_EGROUP3_CTRL_REVERSE_ELINKS               0x00  enables bit reversing for the elink in the given epath
0x1670 [RW 42:31] CR_TOHOST_GBT07_EGROUP3_CTRL_MAX_CHUNK_LEN               0x000  set the maximum length of a chunk, 0 disables truncation
0x1670 [RW 30:15] CR_TOHOST_GBT07_EGROUP3_CTRL_PATH_ENCODING              0x0000  Encoding for every EPATH, 8 EPATHS per EGROUP
                                                                                  0: direct mode
                                                                                  1: 8b10b mode
                                                                                  2: HDLC mode
0x1670 [RW 14:00]     CR_TOHOST_GBT07_EGROUP3_CTRL_EPROC_ENA              0x0000  Enable bits per EPROC
0x1680 [RW 58:51] CR_TOHOST_GBT07_EGROUP4_CTRL_INSTANT_TIMEOUT_ENA          0x00  instantly initiate a timeout for the given epath
0x1680 [RW 50:43] CR_TOHOST_GBT07_EGROUP4_CTRL_REVERSE_ELINKS               0x00  enables bit reversing for the elink in the given epath
0x1680 [RW 42:31] CR_TOHOST_GBT07_EGROUP4_CTRL_MAX_CHUNK_LEN               0x000  set the maximum length of a chunk, 0 disables truncation
0x1680 [RW 30:15] CR_TOHOST_GBT07_EGROUP4_CTRL_PATH_ENCODING              0x0000  Encoding for every EPATH, 8 EPATHS per EGROUP
                                                                                  0: direct mode
                                                                                  1: 8b10b mode
                                                                                  2: HDLC mode
0x1680 [RW 14:00]     CR_TOHOST_GBT07_EGROUP4_CTRL_EPROC_ENA              0x0000  Enable bits per EPROC
0x1690 [RW 58:51] CR_TOHOST_GBT07_EGROUP5_CTRL_INSTANT_TIMEOUT_ENA          0x00  instantly initiate a timeout for the given epath
0x1690 [RW 50:43] CR_TOHOST_GBT07_EGROUP5_CTRL_REVERSE_ELINKS               0x00  enables bit reversing for the elink in the given epath
0x1690 [RW 42:31] CR_TOHOST_GBT07_EGROUP5_CTRL_MAX_CHUNK_LEN               0x000  set the maximum length of a chunk, 0 disables truncation
0x1690 [RW 30:15] CR_TOHOST_GBT07_EGROUP5_CTRL_PATH_ENCODING              0x0000  Encoding for every EPATH, 8 EPATHS per EGROUP
                                                                                  0: direct mode
                                                                                  1: 8b10b mode
                                                                                  2: HDLC mode
0x1690 [RW 14:00]     CR_TOHOST_GBT07_EGROUP5_CTRL_EPROC_ENA              0x0000  Enable bits per EPROC
0x16a0 [RW 58:51] CR_TOHOST_GBT07_EGROUP6_CTRL_INSTANT_TIMEOUT_ENA          0x00  instantly initiate a timeout for the given epath
0x16a0 [RW 50:43] CR_TOHOST_GBT07_EGROUP6_CTRL_REVERSE_ELINKS               0x00  enables bit reversing for the elink in the given epath
0x16a0 [RW 42:31] CR_TOHOST_GBT07_EGROUP6_CTRL_MAX_CHUNK_LEN               0x000  set the maximum length of a chunk, 0 disables truncation
0x16a0 [RW 30:15] CR_TOHOST_GBT07_EGROUP6_CTRL_PATH_ENCODING              0x0000  Encoding for every EPATH, 8 EPATHS per EGROUP
                                                                                  0: direct mode
                                                                                  1: 8b10b mode
                                                                                  2: HDLC mode
0x16a0 [RW 14:00]     CR_TOHOST_GBT07_EGROUP6_CTRL_EPROC_ENA              0x0000  Enable bits per EPROC
0x16b0 [RW 54:47] CR_FROMHOST_GBT07_EGROUP0_CTRL_REVERSE_ELINKS             0x00  enables bit reversing for the elink in the given epath
0x16b0 [RW 46:15] CR_FROMHOST_GBT07_EGROUP0_CTRL_PATH_ENCODING        0x00000000  Encoding for every EPATH, 8 EPATHS per EGROUP
                                                                                  0: direct mode
                                                                                  1: 8b10b mode
                                                                                  2: HDLC mode
                                                                                  greater than 3: TTC mode, see CentralRouter doc
0x16b0 [RW 14:00]   CR_FROMHOST_GBT07_EGROUP0_CTRL_EPROC_ENA              0x0000  Enable bits per EPROC
0x16c0 [RW 54:47] CR_FROMHOST_GBT07_EGROUP1_CTRL_REVERSE_ELINKS             0x00  enables bit reversing for the elink in the given epath
0x16c0 [RW 46:15] CR_FROMHOST_GBT07_EGROUP1_CTRL_PATH_ENCODING        0x00000000  Encoding for every EPATH, 8 EPATHS per EGROUP
                                                                                  0: direct mode
                                                                                  1: 8b10b mode
                                                                                  2: HDLC mode
                                                                                  greater than 3: TTC mode, see CentralRouter doc
0x16c0 [RW 14:00]   CR_FROMHOST_GBT07_EGROUP1_CTRL_EPROC_ENA              0x0000  Enable bits per EPROC
0x16d0 [RW 54:47] CR_FROMHOST_GBT07_EGROUP2_CTRL_REVERSE_ELINKS             0x00  enables bit reversing for the elink in the given epath
0x16d0 [RW 46:15] CR_FROMHOST_GBT07_EGROUP2_CTRL_PATH_ENCODING        0x00000000  Encoding for every EPATH, 8 EPATHS per EGROUP
                                                                                  0: direct mode
                                                                                  1: 8b10b mode
                                                                                  2: HDLC mode
                                                                                  greater than 3: TTC mode, see CentralRouter doc
0x16d0 [RW 14:00]   CR_FROMHOST_GBT07_EGROUP2_CTRL_EPROC_ENA              0x0000  Enable bits per EPROC
0x16e0 [RW 54:47] CR_FROMHOST_GBT07_EGROUP3_CTRL_REVERSE_ELINKS             0x00  enables bit reversing for the elink in the given epath
0x16e0 [RW 46:15] CR_FROMHOST_GBT07_EGROUP3_CTRL_PATH_ENCODING        0x00000000  Encoding for every EPATH, 8 EPATHS per EGROUP
                                                                                  0: direct mode
                                                                                  1: 8b10b mode
                                                                                  2: HDLC mode
                                                                                  greater than 3: TTC mode, see CentralRouter doc
0x16e0 [RW 14:00]   CR_FROMHOST_GBT07_EGROUP3_CTRL_EPROC_ENA              0x0000  Enable bits per EPROC
0x16f0 [RW 54:47] CR_FROMHOST_GBT07_EGROUP4_CTRL_REVERSE_ELINKS             0x00  enables bit reversing for the elink in the given epath
0x16f0 [RW 46:15] CR_FROMHOST_GBT07_EGROUP4_CTRL_PATH_ENCODING        0x00000000  Encoding for every EPATH, 8 EPATHS per EGROUP
                                                                                  0: direct mode
                                                                                  1: 8b10b mode
                                                                                  2: HDLC mode
                                                                                  greater than 3: TTC mode, see CentralRouter doc
0x16f0 [RW 14:00]   CR_FROMHOST_GBT07_EGROUP4_CTRL_EPROC_ENA              0x0000  Enable bits per EPROC
0x1700 [RW 58:51] CR_TOHOST_GBT08_EGROUP0_CTRL_INSTANT_TIMEOUT_ENA          0x00  instantly initiate a timeout for the given epath
0x1700 [RW 50:43] CR_TOHOST_GBT08_EGROUP0_CTRL_REVERSE_ELINKS               0x00  enables bit reversing for the elink in the given epath
0x1700 [RW 42:31] CR_TOHOST_GBT08_EGROUP0_CTRL_MAX_CHUNK_LEN               0x000  set the maximum length of a chunk, 0 disables truncation
0x1700 [RW 30:15] CR_TOHOST_GBT08_EGROUP0_CTRL_PATH_ENCODING              0x0000  Encoding for every EPATH, 8 EPATHS per EGROUP
                                                                                  0: direct mode
                                                                                  1: 8b10b mode
                                                                                  2: HDLC mode
0x1700 [RW 14:00]     CR_TOHOST_GBT08_EGROUP0_CTRL_EPROC_ENA              0x0000  Enable bits per EPROC
0x1710 [RW 58:51] CR_TOHOST_GBT08_EGROUP1_CTRL_INSTANT_TIMEOUT_ENA          0x00  instantly initiate a timeout for the given epath
0x1710 [RW 50:43] CR_TOHOST_GBT08_EGROUP1_CTRL_REVERSE_ELINKS               0x00  enables bit reversing for the elink in the given epath
0x1710 [RW 42:31] CR_TOHOST_GBT08_EGROUP1_CTRL_MAX_CHUNK_LEN               0x000  set the maximum length of a chunk, 0 disables truncation
0x1710 [RW 30:15] CR_TOHOST_GBT08_EGROUP1_CTRL_PATH_ENCODING              0x0000  Encoding for every EPATH, 8 EPATHS per EGROUP
                                                                                  0: direct mode
                                                                                  1: 8b10b mode
                                                                                  2: HDLC mode
0x1710 [RW 14:00]     CR_TOHOST_GBT08_EGROUP1_CTRL_EPROC_ENA              0x0000  Enable bits per EPROC
0x1720 [RW 58:51] CR_TOHOST_GBT08_EGROUP2_CTRL_INSTANT_TIMEOUT_ENA          0x00  instantly initiate a timeout for the given epath
0x1720 [RW 50:43] CR_TOHOST_GBT08_EGROUP2_CTRL_REVERSE_ELINKS               0x00  enables bit reversing for the elink in the given epath
0x1720 [RW 42:31] CR_TOHOST_GBT08_EGROUP2_CTRL_MAX_CHUNK_LEN               0x000  set the maximum length of a chunk, 0 disables truncation
0x1720 [RW 30:15] CR_TOHOST_GBT08_EGROUP2_CTRL_PATH_ENCODING              0x0000  Encoding for every EPATH, 8 EPATHS per EGROUP
                                                                                  0: direct mode
                                                                                  1: 8b10b mode
                                                                                  2: HDLC mode
0x1720 [RW 14:00]     CR_TOHOST_GBT08_EGROUP2_CTRL_EPROC_ENA              0x0000  Enable bits per EPROC
0x1730 [RW 58:51] CR_TOHOST_GBT08_EGROUP3_CTRL_INSTANT_TIMEOUT_ENA          0x00  instantly initiate a timeout for the given epath
0x1730 [RW 50:43] CR_TOHOST_GBT08_EGROUP3_CTRL_REVERSE_ELINKS               0x00  enables bit reversing for the elink in the given epath
0x1730 [RW 42:31] CR_TOHOST_GBT08_EGROUP3_CTRL_MAX_CHUNK_LEN               0x000  set the maximum length of a chunk, 0 disables truncation
0x1730 [RW 30:15] CR_TOHOST_GBT08_EGROUP3_CTRL_PATH_ENCODING              0x0000  Encoding for every EPATH, 8 EPATHS per EGROUP
                                                                                  0: direct mode
                                                                                  1: 8b10b mode
                                                                                  2: HDLC mode
0x1730 [RW 14:00]     CR_TOHOST_GBT08_EGROUP3_CTRL_EPROC_ENA              0x0000  Enable bits per EPROC
0x1740 [RW 58:51] CR_TOHOST_GBT08_EGROUP4_CTRL_INSTANT_TIMEOUT_ENA          0x00  instantly initiate a timeout for the given epath
0x1740 [RW 50:43] CR_TOHOST_GBT08_EGROUP4_CTRL_REVERSE_ELINKS               0x00  enables bit reversing for the elink in the given epath
0x1740 [RW 42:31] CR_TOHOST_GBT08_EGROUP4_CTRL_MAX_CHUNK_LEN               0x000  set the maximum length of a chunk, 0 disables truncation
0x1740 [RW 30:15] CR_TOHOST_GBT08_EGROUP4_CTRL_PATH_ENCODING              0x0000  Encoding for every EPATH, 8 EPATHS per EGROUP
                                                                                  0: direct mode
                                                                                  1: 8b10b mode
                                                                                  2: HDLC mode
0x1740 [RW 14:00]     CR_TOHOST_GBT08_EGROUP4_CTRL_EPROC_ENA              0x0000  Enable bits per EPROC
0x1750 [RW 58:51] CR_TOHOST_GBT08_EGROUP5_CTRL_INSTANT_TIMEOUT_ENA          0x00  instantly initiate a timeout for the given epath
0x1750 [RW 50:43] CR_TOHOST_GBT08_EGROUP5_CTRL_REVERSE_ELINKS               0x00  enables bit reversing for the elink in the given epath
0x1750 [RW 42:31] CR_TOHOST_GBT08_EGROUP5_CTRL_MAX_CHUNK_LEN               0x000  set the maximum length of a chunk, 0 disables truncation
0x1750 [RW 30:15] CR_TOHOST_GBT08_EGROUP5_CTRL_PATH_ENCODING              0x0000  Encoding for every EPATH, 8 EPATHS per EGROUP
                                                                                  0: direct mode
                                                                                  1: 8b10b mode
                                                                                  2: HDLC mode
0x1750 [RW 14:00]     CR_TOHOST_GBT08_EGROUP5_CTRL_EPROC_ENA              0x0000  Enable bits per EPROC
0x1760 [RW 58:51] CR_TOHOST_GBT08_EGROUP6_CTRL_INSTANT_TIMEOUT_ENA          0x00  instantly initiate a timeout for the given epath
0x1760 [RW 50:43] CR_TOHOST_GBT08_EGROUP6_CTRL_REVERSE_ELINKS               0x00  enables bit reversing for the elink in the given epath
0x1760 [RW 42:31] CR_TOHOST_GBT08_EGROUP6_CTRL_MAX_CHUNK_LEN               0x000  set the maximum length of a chunk, 0 disables truncation
0x1760 [RW 30:15] CR_TOHOST_GBT08_EGROUP6_CTRL_PATH_ENCODING              0x0000  Encoding for every EPATH, 8 EPATHS per EGROUP
                                                                                  0: direct mode
                                                                                  1: 8b10b mode
                                                                                  2: HDLC mode
0x1760 [RW 14:00]     CR_TOHOST_GBT08_EGROUP6_CTRL_EPROC_ENA              0x0000  Enable bits per EPROC
0x1770 [RW 54:47] CR_FROMHOST_GBT08_EGROUP0_CTRL_REVERSE_ELINKS             0x00  enables bit reversing for the elink in the given epath
0x1770 [RW 46:15] CR_FROMHOST_GBT08_EGROUP0_CTRL_PATH_ENCODING        0x00000000  Encoding for every EPATH, 8 EPATHS per EGROUP
                                                                                  0: direct mode
                                                                                  1: 8b10b mode
                                                                                  2: HDLC mode
                                                                                  greater than 3: TTC mode, see CentralRouter doc
0x1770 [RW 14:00]   CR_FROMHOST_GBT08_EGROUP0_CTRL_EPROC_ENA              0x0000  Enable bits per EPROC
0x1780 [RW 54:47] CR_FROMHOST_GBT08_EGROUP1_CTRL_REVERSE_ELINKS             0x00  enables bit reversing for the elink in the given epath
0x1780 [RW 46:15] CR_FROMHOST_GBT08_EGROUP1_CTRL_PATH_ENCODING        0x00000000  Encoding for every EPATH, 8 EPATHS per EGROUP
                                                                                  0: direct mode
                                                                                  1: 8b10b mode
                                                                                  2: HDLC mode
                                                                                  greater than 3: TTC mode, see CentralRouter doc
0x1780 [RW 14:00]   CR_FROMHOST_GBT08_EGROUP1_CTRL_EPROC_ENA              0x0000  Enable bits per EPROC
0x1790 [RW 54:47] CR_FROMHOST_GBT08_EGROUP2_CTRL_REVERSE_ELINKS             0x00  enables bit reversing for the elink in the given epath
0x1790 [RW 46:15] CR_FROMHOST_GBT08_EGROUP2_CTRL_PATH_ENCODING        0x00000000  Encoding for every EPATH, 8 EPATHS per EGROUP
                                                                                  0: direct mode
                                                                                  1: 8b10b mode
                                                                                  2: HDLC mode
                                                                                  greater than 3: TTC mode, see CentralRouter doc
0x1790 [RW 14:00]   CR_FROMHOST_GBT08_EGROUP2_CTRL_EPROC_ENA              0x0000  Enable bits per EPROC
0x17a0 [RW 54:47] CR_FROMHOST_GBT08_EGROUP3_CTRL_REVERSE_ELINKS             0x00  enables bit reversing for the elink in the given epath
0x17a0 [RW 46:15] CR_FROMHOST_GBT08_EGROUP3_CTRL_PATH_ENCODING        0x00000000  Encoding for every EPATH, 8 EPATHS per EGROUP
                                                                                  0: direct mode
                                                                                  1: 8b10b mode
                                                                                  2: HDLC mode
                                                                                  greater than 3: TTC mode, see CentralRouter doc
0x17a0 [RW 14:00]   CR_FROMHOST_GBT08_EGROUP3_CTRL_EPROC_ENA              0x0000  Enable bits per EPROC
0x17b0 [RW 54:47] CR_FROMHOST_GBT08_EGROUP4_CTRL_REVERSE_ELINKS             0x00  enables bit reversing for the elink in the given epath
0x17b0 [RW 46:15] CR_FROMHOST_GBT08_EGROUP4_CTRL_PATH_ENCODING        0x00000000  Encoding for every EPATH, 8 EPATHS per EGROUP
                                                                                  0: direct mode
                                                                                  1: 8b10b mode
                                                                                  2: HDLC mode
                                                                                  greater than 3: TTC mode, see CentralRouter doc
0x17b0 [RW 14:00]   CR_FROMHOST_GBT08_EGROUP4_CTRL_EPROC_ENA              0x0000  Enable bits per EPROC
0x17c0 [RW 58:51] CR_TOHOST_GBT09_EGROUP0_CTRL_INSTANT_TIMEOUT_ENA          0x00  instantly initiate a timeout for the given epath
0x17c0 [RW 50:43] CR_TOHOST_GBT09_EGROUP0_CTRL_REVERSE_ELINKS               0x00  enables bit reversing for the elink in the given epath
0x17c0 [RW 42:31] CR_TOHOST_GBT09_EGROUP0_CTRL_MAX_CHUNK_LEN               0x000  set the maximum length of a chunk, 0 disables truncation
0x17c0 [RW 30:15] CR_TOHOST_GBT09_EGROUP0_CTRL_PATH_ENCODING              0x0000  Encoding for every EPATH, 8 EPATHS per EGROUP
                                                                                  0: direct mode
                                                                                  1: 8b10b mode
                                                                                  2: HDLC mode
0x17c0 [RW 14:00]     CR_TOHOST_GBT09_EGROUP0_CTRL_EPROC_ENA              0x0000  Enable bits per EPROC
0x17d0 [RW 58:51] CR_TOHOST_GBT09_EGROUP1_CTRL_INSTANT_TIMEOUT_ENA          0x00  instantly initiate a timeout for the given epath
0x17d0 [RW 50:43] CR_TOHOST_GBT09_EGROUP1_CTRL_REVERSE_ELINKS               0x00  enables bit reversing for the elink in the given epath
0x17d0 [RW 42:31] CR_TOHOST_GBT09_EGROUP1_CTRL_MAX_CHUNK_LEN               0x000  set the maximum length of a chunk, 0 disables truncation
0x17d0 [RW 30:15] CR_TOHOST_GBT09_EGROUP1_CTRL_PATH_ENCODING              0x0000  Encoding for every EPATH, 8 EPATHS per EGROUP
                                                                                  0: direct mode
                                                                                  1: 8b10b mode
                                                                                  2: HDLC mode
0x17d0 [RW 14:00]     CR_TOHOST_GBT09_EGROUP1_CTRL_EPROC_ENA              0x0000  Enable bits per EPROC
0x17e0 [RW 58:51] CR_TOHOST_GBT09_EGROUP2_CTRL_INSTANT_TIMEOUT_ENA          0x00  instantly initiate a timeout for the given epath
0x17e0 [RW 50:43] CR_TOHOST_GBT09_EGROUP2_CTRL_REVERSE_ELINKS               0x00  enables bit reversing for the elink in the given epath
0x17e0 [RW 42:31] CR_TOHOST_GBT09_EGROUP2_CTRL_MAX_CHUNK_LEN               0x000  set the maximum length of a chunk, 0 disables truncation
0x17e0 [RW 30:15] CR_TOHOST_GBT09_EGROUP2_CTRL_PATH_ENCODING              0x0000  Encoding for every EPATH, 8 EPATHS per EGROUP
                                                                                  0: direct mode
                                                                                  1: 8b10b mode
                                                                                  2: HDLC mode
0x17e0 [RW 14:00]     CR_TOHOST_GBT09_EGROUP2_CTRL_EPROC_ENA              0x0000  Enable bits per EPROC
0x17f0 [RW 58:51] CR_TOHOST_GBT09_EGROUP3_CTRL_INSTANT_TIMEOUT_ENA          0x00  instantly initiate a timeout for the given epath
0x17f0 [RW 50:43] CR_TOHOST_GBT09_EGROUP3_CTRL_REVERSE_ELINKS               0x00  enables bit reversing for the elink in the given epath
0x17f0 [RW 42:31] CR_TOHOST_GBT09_EGROUP3_CTRL_MAX_CHUNK_LEN               0x000  set the maximum length of a chunk, 0 disables truncation
0x17f0 [RW 30:15] CR_TOHOST_GBT09_EGROUP3_CTRL_PATH_ENCODING              0x0000  Encoding for every EPATH, 8 EPATHS per EGROUP
                                                                                  0: direct mode
                                                                                  1: 8b10b mode
                                                                                  2: HDLC mode
0x17f0 [RW 14:00]     CR_TOHOST_GBT09_EGROUP3_CTRL_EPROC_ENA              0x0000  Enable bits per EPROC
0x1800 [RW 58:51] CR_TOHOST_GBT09_EGROUP4_CTRL_INSTANT_TIMEOUT_ENA          0x00  instantly initiate a timeout for the given epath
0x1800 [RW 50:43] CR_TOHOST_GBT09_EGROUP4_CTRL_REVERSE_ELINKS               0x00  enables bit reversing for the elink in the given epath
0x1800 [RW 42:31] CR_TOHOST_GBT09_EGROUP4_CTRL_MAX_CHUNK_LEN               0x000  set the maximum length of a chunk, 0 disables truncation
0x1800 [RW 30:15] CR_TOHOST_GBT09_EGROUP4_CTRL_PATH_ENCODING              0x0000  Encoding for every EPATH, 8 EPATHS per EGROUP
                                                                                  0: direct mode
                                                                                  1: 8b10b mode
                                                                                  2: HDLC mode
0x1800 [RW 14:00]     CR_TOHOST_GBT09_EGROUP4_CTRL_EPROC_ENA              0x0000  Enable bits per EPROC
0x1810 [RW 58:51] CR_TOHOST_GBT09_EGROUP5_CTRL_INSTANT_TIMEOUT_ENA          0x00  instantly initiate a timeout for the given epath
0x1810 [RW 50:43] CR_TOHOST_GBT09_EGROUP5_CTRL_REVERSE_ELINKS               0x00  enables bit reversing for the elink in the given epath
0x1810 [RW 42:31] CR_TOHOST_GBT09_EGROUP5_CTRL_MAX_CHUNK_LEN               0x000  set the maximum length of a chunk, 0 disables truncation
0x1810 [RW 30:15] CR_TOHOST_GBT09_EGROUP5_CTRL_PATH_ENCODING              0x0000  Encoding for every EPATH, 8 EPATHS per EGROUP
                                                                                  0: direct mode
                                                                                  1: 8b10b mode
                                                                                  2: HDLC mode
0x1810 [RW 14:00]     CR_TOHOST_GBT09_EGROUP5_CTRL_EPROC_ENA              0x0000  Enable bits per EPROC
0x1820 [RW 58:51] CR_TOHOST_GBT09_EGROUP6_CTRL_INSTANT_TIMEOUT_ENA          0x00  instantly initiate a timeout for the given epath
0x1820 [RW 50:43] CR_TOHOST_GBT09_EGROUP6_CTRL_REVERSE_ELINKS               0x00  enables bit reversing for the elink in the given epath
0x1820 [RW 42:31] CR_TOHOST_GBT09_EGROUP6_CTRL_MAX_CHUNK_LEN               0x000  set the maximum length of a chunk, 0 disables truncation
0x1820 [RW 30:15] CR_TOHOST_GBT09_EGROUP6_CTRL_PATH_ENCODING              0x0000  Encoding for every EPATH, 8 EPATHS per EGROUP
                                                                                  0: direct mode
                                                                                  1: 8b10b mode
                                                                                  2: HDLC mode
0x1820 [RW 14:00]     CR_TOHOST_GBT09_EGROUP6_CTRL_EPROC_ENA              0x0000  Enable bits per EPROC
0x1830 [RW 54:47] CR_FROMHOST_GBT09_EGROUP0_CTRL_REVERSE_ELINKS             0x00  enables bit reversing for the elink in the given epath
0x1830 [RW 46:15] CR_FROMHOST_GBT09_EGROUP0_CTRL_PATH_ENCODING        0x00000000  Encoding for every EPATH, 8 EPATHS per EGROUP
                                                                                  0: direct mode
                                                                                  1: 8b10b mode
                                                                                  2: HDLC mode
                                                                                  greater than 3: TTC mode, see CentralRouter doc
0x1830 [RW 14:00]   CR_FROMHOST_GBT09_EGROUP0_CTRL_EPROC_ENA              0x0000  Enable bits per EPROC
0x1840 [RW 54:47] CR_FROMHOST_GBT09_EGROUP1_CTRL_REVERSE_ELINKS             0x00  enables bit reversing for the elink in the given epath
0x1840 [RW 46:15] CR_FROMHOST_GBT09_EGROUP1_CTRL_PATH_ENCODING        0x00000000  Encoding for every EPATH, 8 EPATHS per EGROUP
                                                                                  0: direct mode
                                                                                  1: 8b10b mode
                                                                                  2: HDLC mode
                                                                                  greater than 3: TTC mode, see CentralRouter doc
0x1840 [RW 14:00]   CR_FROMHOST_GBT09_EGROUP1_CTRL_EPROC_ENA              0x0000  Enable bits per EPROC
0x1850 [RW 54:47] CR_FROMHOST_GBT09_EGROUP2_CTRL_REVERSE_ELINKS             0x00  enables bit reversing for the elink in the given epath
0x1850 [RW 46:15] CR_FROMHOST_GBT09_EGROUP2_CTRL_PATH_ENCODING        0x00000000  Encoding for every EPATH, 8 EPATHS per EGROUP
                                                                                  0: direct mode
                                                                                  1: 8b10b mode
                                                                                  2: HDLC mode
                                                                                  greater than 3: TTC mode, see CentralRouter doc
0x1850 [RW 14:00]   CR_FROMHOST_GBT09_EGROUP2_CTRL_EPROC_ENA              0x0000  Enable bits per EPROC
0x1860 [RW 54:47] CR_FROMHOST_GBT09_EGROUP3_CTRL_REVERSE_ELINKS             0x00  enables bit reversing for the elink in the given epath
0x1860 [RW 46:15] CR_FROMHOST_GBT09_EGROUP3_CTRL_PATH_ENCODING        0x00000000  Encoding for every EPATH, 8 EPATHS per EGROUP
                                                                                  0: direct mode
                                                                                  1: 8b10b mode
                                                                                  2: HDLC mode
                                                                                  greater than 3: TTC mode, see CentralRouter doc
0x1860 [RW 14:00]   CR_FROMHOST_GBT09_EGROUP3_CTRL_EPROC_ENA              0x0000  Enable bits per EPROC
0x1870 [RW 54:47] CR_FROMHOST_GBT09_EGROUP4_CTRL_REVERSE_ELINKS             0x00  enables bit reversing for the elink in the given epath
0x1870 [RW 46:15] CR_FROMHOST_GBT09_EGROUP4_CTRL_PATH_ENCODING        0x00000000  Encoding for every EPATH, 8 EPATHS per EGROUP
                                                                                  0: direct mode
                                                                                  1: 8b10b mode
                                                                                  2: HDLC mode
                                                                                  greater than 3: TTC mode, see CentralRouter doc
0x1870 [RW 14:00]   CR_FROMHOST_GBT09_EGROUP4_CTRL_EPROC_ENA              0x0000  Enable bits per EPROC
0x1880 [RW 58:51] CR_TOHOST_GBT10_EGROUP0_CTRL_INSTANT_TIMEOUT_ENA          0x00  instantly initiate a timeout for the given epath
0x1880 [RW 50:43] CR_TOHOST_GBT10_EGROUP0_CTRL_REVERSE_ELINKS               0x00  enables bit reversing for the elink in the given epath
0x1880 [RW 42:31] CR_TOHOST_GBT10_EGROUP0_CTRL_MAX_CHUNK_LEN               0x000  set the maximum length of a chunk, 0 disables truncation
0x1880 [RW 30:15] CR_TOHOST_GBT10_EGROUP0_CTRL_PATH_ENCODING              0x0000  Encoding for every EPATH, 8 EPATHS per EGROUP
                                                                                  0: direct mode
                                                                                  1: 8b10b mode
                                                                                  2: HDLC mode
0x1880 [RW 14:00]     CR_TOHOST_GBT10_EGROUP0_CTRL_EPROC_ENA              0x0000  Enable bits per EPROC
0x1890 [RW 58:51] CR_TOHOST_GBT10_EGROUP1_CTRL_INSTANT_TIMEOUT_ENA          0x00  instantly initiate a timeout for the given epath
0x1890 [RW 50:43] CR_TOHOST_GBT10_EGROUP1_CTRL_REVERSE_ELINKS               0x00  enables bit reversing for the elink in the given epath
0x1890 [RW 42:31] CR_TOHOST_GBT10_EGROUP1_CTRL_MAX_CHUNK_LEN               0x000  set the maximum length of a chunk, 0 disables truncation
0x1890 [RW 30:15] CR_TOHOST_GBT10_EGROUP1_CTRL_PATH_ENCODING              0x0000  Encoding for every EPATH, 8 EPATHS per EGROUP
                                                                                  0: direct mode
                                                                                  1: 8b10b mode
                                                                                  2: HDLC mode
0x1890 [RW 14:00]     CR_TOHOST_GBT10_EGROUP1_CTRL_EPROC_ENA              0x0000  Enable bits per EPROC
0x18a0 [RW 58:51] CR_TOHOST_GBT10_EGROUP2_CTRL_INSTANT_TIMEOUT_ENA          0x00  instantly initiate a timeout for the given epath
0x18a0 [RW 50:43] CR_TOHOST_GBT10_EGROUP2_CTRL_REVERSE_ELINKS               0x00  enables bit reversing for the elink in the given epath
0x18a0 [RW 42:31] CR_TOHOST_GBT10_EGROUP2_CTRL_MAX_CHUNK_LEN               0x000  set the maximum length of a chunk, 0 disables truncation
0x18a0 [RW 30:15] CR_TOHOST_GBT10_EGROUP2_CTRL_PATH_ENCODING              0x0000  Encoding for every EPATH, 8 EPATHS per EGROUP
                                                                                  0: direct mode
                                                                                  1: 8b10b mode
                                                                                  2: HDLC mode
0x18a0 [RW 14:00]     CR_TOHOST_GBT10_EGROUP2_CTRL_EPROC_ENA              0x0000  Enable bits per EPROC
0x18b0 [RW 58:51] CR_TOHOST_GBT10_EGROUP3_CTRL_INSTANT_TIMEOUT_ENA          0x00  instantly initiate a timeout for the given epath
0x18b0 [RW 50:43] CR_TOHOST_GBT10_EGROUP3_CTRL_REVERSE_ELINKS               0x00  enables bit reversing for the elink in the given epath
0x18b0 [RW 42:31] CR_TOHOST_GBT10_EGROUP3_CTRL_MAX_CHUNK_LEN               0x000  set the maximum length of a chunk, 0 disables truncation
0x18b0 [RW 30:15] CR_TOHOST_GBT10_EGROUP3_CTRL_PATH_ENCODING              0x0000  Encoding for every EPATH, 8 EPATHS per EGROUP
                                                                                  0: direct mode
                                                                                  1: 8b10b mode
                                                                                  2: HDLC mode
0x18b0 [RW 14:00]     CR_TOHOST_GBT10_EGROUP3_CTRL_EPROC_ENA              0x0000  Enable bits per EPROC
0x18c0 [RW 58:51] CR_TOHOST_GBT10_EGROUP4_CTRL_INSTANT_TIMEOUT_ENA          0x00  instantly initiate a timeout for the given epath
0x18c0 [RW 50:43] CR_TOHOST_GBT10_EGROUP4_CTRL_REVERSE_ELINKS               0x00  enables bit reversing for the elink in the given epath
0x18c0 [RW 42:31] CR_TOHOST_GBT10_EGROUP4_CTRL_MAX_CHUNK_LEN               0x000  set the maximum length of a chunk, 0 disables truncation
0x18c0 [RW 30:15] CR_TOHOST_GBT10_EGROUP4_CTRL_PATH_ENCODING              0x0000  Encoding for every EPATH, 8 EPATHS per EGROUP
                                                                                  0: direct mode
                                                                                  1: 8b10b mode
                                                                                  2: HDLC mode
0x18c0 [RW 14:00]     CR_TOHOST_GBT10_EGROUP4_CTRL_EPROC_ENA              0x0000  Enable bits per EPROC
0x18d0 [RW 58:51] CR_TOHOST_GBT10_EGROUP5_CTRL_INSTANT_TIMEOUT_ENA          0x00  instantly initiate a timeout for the given epath
0x18d0 [RW 50:43] CR_TOHOST_GBT10_EGROUP5_CTRL_REVERSE_ELINKS               0x00  enables bit reversing for the elink in the given epath
0x18d0 [RW 42:31] CR_TOHOST_GBT10_EGROUP5_CTRL_MAX_CHUNK_LEN               0x000  set the maximum length of a chunk, 0 disables truncation
0x18d0 [RW 30:15] CR_TOHOST_GBT10_EGROUP5_CTRL_PATH_ENCODING              0x0000  Encoding for every EPATH, 8 EPATHS per EGROUP
                                                                                  0: direct mode
                                                                                  1: 8b10b mode
                                                                                  2: HDLC mode
0x18d0 [RW 14:00]     CR_TOHOST_GBT10_EGROUP5_CTRL_EPROC_ENA              0x0000  Enable bits per EPROC
0x18e0 [RW 58:51] CR_TOHOST_GBT10_EGROUP6_CTRL_INSTANT_TIMEOUT_ENA          0x00  instantly initiate a timeout for the given epath
0x18e0 [RW 50:43] CR_TOHOST_GBT10_EGROUP6_CTRL_REVERSE_ELINKS               0x00  enables bit reversing for the elink in the given epath
0x18e0 [RW 42:31] CR_TOHOST_GBT10_EGROUP6_CTRL_MAX_CHUNK_LEN               0x000  set the maximum length of a chunk, 0 disables truncation
0x18e0 [RW 30:15] CR_TOHOST_GBT10_EGROUP6_CTRL_PATH_ENCODING              0x0000  Encoding for every EPATH, 8 EPATHS per EGROUP
                                                                                  0: direct mode
                                                                                  1: 8b10b mode
                                                                                  2: HDLC mode
0x18e0 [RW 14:00]     CR_TOHOST_GBT10_EGROUP6_CTRL_EPROC_ENA              0x0000  Enable bits per EPROC
0x18f0 [RW 54:47] CR_FROMHOST_GBT10_EGROUP0_CTRL_REVERSE_ELINKS             0x00  enables bit reversing for the elink in the given epath
0x18f0 [RW 46:15] CR_FROMHOST_GBT10_EGROUP0_CTRL_PATH_ENCODING        0x00000000  Encoding for every EPATH, 8 EPATHS per EGROUP
                                                                                  0: direct mode
                                                                                  1: 8b10b mode
                                                                                  2: HDLC mode
                                                                                  greater than 3: TTC mode, see CentralRouter doc
0x18f0 [RW 14:00]   CR_FROMHOST_GBT10_EGROUP0_CTRL_EPROC_ENA              0x0000  Enable bits per EPROC
0x1900 [RW 54:47] CR_FROMHOST_GBT10_EGROUP1_CTRL_REVERSE_ELINKS             0x00  enables bit reversing for the elink in the given epath
0x1900 [RW 46:15] CR_FROMHOST_GBT10_EGROUP1_CTRL_PATH_ENCODING        0x00000000  Encoding for every EPATH, 8 EPATHS per EGROUP
                                                                                  0: direct mode
                                                                                  1: 8b10b mode
                                                                                  2: HDLC mode
                                                                                  greater than 3: TTC mode, see CentralRouter doc
0x1900 [RW 14:00]   CR_FROMHOST_GBT10_EGROUP1_CTRL_EPROC_ENA              0x0000  Enable bits per EPROC
0x1910 [RW 54:47] CR_FROMHOST_GBT10_EGROUP2_CTRL_REVERSE_ELINKS             0x00  enables bit reversing for the elink in the given epath
0x1910 [RW 46:15] CR_FROMHOST_GBT10_EGROUP2_CTRL_PATH_ENCODING        0x00000000  Encoding for every EPATH, 8 EPATHS per EGROUP
                                                                                  0: direct mode
                                                                                  1: 8b10b mode
                                                                                  2: HDLC mode
                                                                                  greater than 3: TTC mode, see CentralRouter doc
0x1910 [RW 14:00]   CR_FROMHOST_GBT10_EGROUP2_CTRL_EPROC_ENA              0x0000  Enable bits per EPROC
0x1920 [RW 54:47] CR_FROMHOST_GBT10_EGROUP3_CTRL_REVERSE_ELINKS             0x00  enables bit reversing for the elink in the given epath
0x1920 [RW 46:15] CR_FROMHOST_GBT10_EGROUP3_CTRL_PATH_ENCODING        0x00000000  Encoding for every EPATH, 8 EPATHS per EGROUP
                                                                                  0: direct mode
                                                                                  1: 8b10b mode
                                                                                  2: HDLC mode
                                                                                  greater than 3: TTC mode, see CentralRouter doc
0x1920 [RW 14:00]   CR_FROMHOST_GBT10_EGROUP3_CTRL_EPROC_ENA              0x0000  Enable bits per EPROC
0x1930 [RW 54:47] CR_FROMHOST_GBT10_EGROUP4_CTRL_REVERSE_ELINKS             0x00  enables bit reversing for the elink in the given epath
0x1930 [RW 46:15] CR_FROMHOST_GBT10_EGROUP4_CTRL_PATH_ENCODING        0x00000000  Encoding for every EPATH, 8 EPATHS per EGROUP
                                                                                  0: direct mode
                                                                                  1: 8b10b mode
                                                                                  2: HDLC mode
                                                                                  greater than 3: TTC mode, see CentralRouter doc
0x1930 [RW 14:00]   CR_FROMHOST_GBT10_EGROUP4_CTRL_EPROC_ENA              0x0000  Enable bits per EPROC
0x1940 [RW 58:51] CR_TOHOST_GBT11_EGROUP0_CTRL_INSTANT_TIMEOUT_ENA          0x00  instantly initiate a timeout for the given epath
0x1940 [RW 50:43] CR_TOHOST_GBT11_EGROUP0_CTRL_REVERSE_ELINKS               0x00  enables bit reversing for the elink in the given epath
0x1940 [RW 42:31] CR_TOHOST_GBT11_EGROUP0_CTRL_MAX_CHUNK_LEN               0x000  set the maximum length of a chunk, 0 disables truncation
0x1940 [RW 30:15] CR_TOHOST_GBT11_EGROUP0_CTRL_PATH_ENCODING              0x0000  Encoding for every EPATH, 8 EPATHS per EGROUP
                                                                                  0: direct mode
                                                                                  1: 8b10b mode
                                                                                  2: HDLC mode
0x1940 [RW 14:00]     CR_TOHOST_GBT11_EGROUP0_CTRL_EPROC_ENA              0x0000  Enable bits per EPROC
0x1950 [RW 58:51] CR_TOHOST_GBT11_EGROUP1_CTRL_INSTANT_TIMEOUT_ENA          0x00  instantly initiate a timeout for the given epath
0x1950 [RW 50:43] CR_TOHOST_GBT11_EGROUP1_CTRL_REVERSE_ELINKS               0x00  enables bit reversing for the elink in the given epath
0x1950 [RW 42:31] CR_TOHOST_GBT11_EGROUP1_CTRL_MAX_CHUNK_LEN               0x000  set the maximum length of a chunk, 0 disables truncation
0x1950 [RW 30:15] CR_TOHOST_GBT11_EGROUP1_CTRL_PATH_ENCODING              0x0000  Encoding for every EPATH, 8 EPATHS per EGROUP
                                                                                  0: direct mode
                                                                                  1: 8b10b mode
                                                                                  2: HDLC mode
0x1950 [RW 14:00]     CR_TOHOST_GBT11_EGROUP1_CTRL_EPROC_ENA              0x0000  Enable bits per EPROC
0x1960 [RW 58:51] CR_TOHOST_GBT11_EGROUP2_CTRL_INSTANT_TIMEOUT_ENA          0x00  instantly initiate a timeout for the given epath
0x1960 [RW 50:43] CR_TOHOST_GBT11_EGROUP2_CTRL_REVERSE_ELINKS               0x00  enables bit reversing for the elink in the given epath
0x1960 [RW 42:31] CR_TOHOST_GBT11_EGROUP2_CTRL_MAX_CHUNK_LEN               0x000  set the maximum length of a chunk, 0 disables truncation
0x1960 [RW 30:15] CR_TOHOST_GBT11_EGROUP2_CTRL_PATH_ENCODING              0x0000  Encoding for every EPATH, 8 EPATHS per EGROUP
                                                                                  0: direct mode
                                                                                  1: 8b10b mode
                                                                                  2: HDLC mode
0x1960 [RW 14:00]     CR_TOHOST_GBT11_EGROUP2_CTRL_EPROC_ENA              0x0000  Enable bits per EPROC
0x1970 [RW 58:51] CR_TOHOST_GBT11_EGROUP3_CTRL_INSTANT_TIMEOUT_ENA          0x00  instantly initiate a timeout for the given epath
0x1970 [RW 50:43] CR_TOHOST_GBT11_EGROUP3_CTRL_REVERSE_ELINKS               0x00  enables bit reversing for the elink in the given epath
0x1970 [RW 42:31] CR_TOHOST_GBT11_EGROUP3_CTRL_MAX_CHUNK_LEN               0x000  set the maximum length of a chunk, 0 disables truncation
0x1970 [RW 30:15] CR_TOHOST_GBT11_EGROUP3_CTRL_PATH_ENCODING              0x0000  Encoding for every EPATH, 8 EPATHS per EGROUP
                                                                                  0: direct mode
                                                                                  1: 8b10b mode
                                                                                  2: HDLC mode
0x1970 [RW 14:00]     CR_TOHOST_GBT11_EGROUP3_CTRL_EPROC_ENA              0x0000  Enable bits per EPROC
0x1980 [RW 58:51] CR_TOHOST_GBT11_EGROUP4_CTRL_INSTANT_TIMEOUT_ENA          0x00  instantly initiate a timeout for the given epath
0x1980 [RW 50:43] CR_TOHOST_GBT11_EGROUP4_CTRL_REVERSE_ELINKS               0x00  enables bit reversing for the elink in the given epath
0x1980 [RW 42:31] CR_TOHOST_GBT11_EGROUP4_CTRL_MAX_CHUNK_LEN               0x000  set the maximum length of a chunk, 0 disables truncation
0x1980 [RW 30:15] CR_TOHOST_GBT11_EGROUP4_CTRL_PATH_ENCODING              0x0000  Encoding for every EPATH, 8 EPATHS per EGROUP
                                                                                  0: direct mode
                                                                                  1: 8b10b mode
                                                                                  2: HDLC mode
0x1980 [RW 14:00]     CR_TOHOST_GBT11_EGROUP4_CTRL_EPROC_ENA              0x0000  Enable bits per EPROC
0x1990 [RW 58:51] CR_TOHOST_GBT11_EGROUP5_CTRL_INSTANT_TIMEOUT_ENA          0x00  instantly initiate a timeout for the given epath
0x1990 [RW 50:43] CR_TOHOST_GBT11_EGROUP5_CTRL_REVERSE_ELINKS               0x00  enables bit reversing for the elink in the given epath
0x1990 [RW 42:31] CR_TOHOST_GBT11_EGROUP5_CTRL_MAX_CHUNK_LEN               0x000  set the maximum length of a chunk, 0 disables truncation
0x1990 [RW 30:15] CR_TOHOST_GBT11_EGROUP5_CTRL_PATH_ENCODING              0x0000  Encoding for every EPATH, 8 EPATHS per EGROUP
                                                                                  0: direct mode
                                                                                  1: 8b10b mode
                                                                                  2: HDLC mode
0x1990 [RW 14:00]     CR_TOHOST_GBT11_EGROUP5_CTRL_EPROC_ENA              0x0000  Enable bits per EPROC
0x19a0 [RW 58:51] CR_TOHOST_GBT11_EGROUP6_CTRL_INSTANT_TIMEOUT_ENA          0x00  instantly initiate a timeout for the given epath
0x19a0 [RW 50:43] CR_TOHOST_GBT11_EGROUP6_CTRL_REVERSE_ELINKS               0x00  enables bit reversing for the elink in the given epath
0x19a0 [RW 42:31] CR_TOHOST_GBT11_EGROUP6_CTRL_MAX_CHUNK_LEN               0x000  set the maximum length of a chunk, 0 disables truncation
0x19a0 [RW 30:15] CR_TOHOST_GBT11_EGROUP6_CTRL_PATH_ENCODING              0x0000  Encoding for every EPATH, 8 EPATHS per EGROUP
                                                                                  0: direct mode
                                                                                  1: 8b10b mode
                                                                                  2: HDLC mode
0x19a0 [RW 14:00]     CR_TOHOST_GBT11_EGROUP6_CTRL_EPROC_ENA              0x0000  Enable bits per EPROC
0x19b0 [RW 54:47] CR_FROMHOST_GBT11_EGROUP0_CTRL_REVERSE_ELINKS             0x00  enables bit reversing for the elink in the given epath
0x19b0 [RW 46:15] CR_FROMHOST_GBT11_EGROUP0_CTRL_PATH_ENCODING        0x00000000  Encoding for every EPATH, 8 EPATHS per EGROUP
                                                                                  0: direct mode
                                                                                  1: 8b10b mode
                                                                                  2: HDLC mode
                                                                                  greater than 3: TTC mode, see CentralRouter doc
0x19b0 [RW 14:00]   CR_FROMHOST_GBT11_EGROUP0_CTRL_EPROC_ENA              0x0000  Enable bits per EPROC
0x19c0 [RW 54:47] CR_FROMHOST_GBT11_EGROUP1_CTRL_REVERSE_ELINKS             0x00  enables bit reversing for the elink in the given epath
0x19c0 [RW 46:15] CR_FROMHOST_GBT11_EGROUP1_CTRL_PATH_ENCODING        0x00000000  Encoding for every EPATH, 8 EPATHS per EGROUP
                                                                                  0: direct mode
                                                                                  1: 8b10b mode
                                                                                  2: HDLC mode
                                                                                  greater than 3: TTC mode, see CentralRouter doc
0x19c0 [RW 14:00]   CR_FROMHOST_GBT11_EGROUP1_CTRL_EPROC_ENA              0x0000  Enable bits per EPROC
0x19d0 [RW 54:47] CR_FROMHOST_GBT11_EGROUP2_CTRL_REVERSE_ELINKS             0x00  enables bit reversing for the elink in the given epath
0x19d0 [RW 46:15] CR_FROMHOST_GBT11_EGROUP2_CTRL_PATH_ENCODING        0x00000000  Encoding for every EPATH, 8 EPATHS per EGROUP
                                                                                  0: direct mode
                                                                                  1: 8b10b mode
                                                                                  2: HDLC mode
                                                                                  greater than 3: TTC mode, see CentralRouter doc
0x19d0 [RW 14:00]   CR_FROMHOST_GBT11_EGROUP2_CTRL_EPROC_ENA              0x0000  Enable bits per EPROC
0x19e0 [RW 54:47] CR_FROMHOST_GBT11_EGROUP3_CTRL_REVERSE_ELINKS             0x00  enables bit reversing for the elink in the given epath
0x19e0 [RW 46:15] CR_FROMHOST_GBT11_EGROUP3_CTRL_PATH_ENCODING        0x00000000  Encoding for every EPATH, 8 EPATHS per EGROUP
                                                                                  0: direct mode
                                                                                  1: 8b10b mode
                                                                                  2: HDLC mode
                                                                                  greater than 3: TTC mode, see CentralRouter doc
0x19e0 [RW 14:00]   CR_FROMHOST_GBT11_EGROUP3_CTRL_EPROC_ENA              0x0000  Enable bits per EPROC
0x19f0 [RW 54:47] CR_FROMHOST_GBT11_EGROUP4_CTRL_REVERSE_ELINKS             0x00  enables bit reversing for the elink in the given epath
0x19f0 [RW 46:15] CR_FROMHOST_GBT11_EGROUP4_CTRL_PATH_ENCODING        0x00000000  Encoding for every EPATH, 8 EPATHS per EGROUP
                                                                                  0: direct mode
                                                                                  1: 8b10b mode
                                                                                  2: HDLC mode
                                                                                  greater than 3: TTC mode, see CentralRouter doc
0x19f0 [RW 14:00]   CR_FROMHOST_GBT11_EGROUP4_CTRL_EPROC_ENA              0x0000  Enable bits per EPROC
0x1a00 [RW 58:51] CR_TOHOST_GBT12_EGROUP0_CTRL_INSTANT_TIMEOUT_ENA          0x00  instantly initiate a timeout for the given epath
0x1a00 [RW 50:43] CR_TOHOST_GBT12_EGROUP0_CTRL_REVERSE_ELINKS               0x00  enables bit reversing for the elink in the given epath
0x1a00 [RW 42:31] CR_TOHOST_GBT12_EGROUP0_CTRL_MAX_CHUNK_LEN               0x000  set the maximum length of a chunk, 0 disables truncation
0x1a00 [RW 30:15] CR_TOHOST_GBT12_EGROUP0_CTRL_PATH_ENCODING              0x0000  Encoding for every EPATH, 8 EPATHS per EGROUP
                                                                                  0: direct mode
                                                                                  1: 8b10b mode
                                                                                  2: HDLC mode
0x1a00 [RW 14:00]     CR_TOHOST_GBT12_EGROUP0_CTRL_EPROC_ENA              0x0000  Enable bits per EPROC
0x1a10 [RW 58:51] CR_TOHOST_GBT12_EGROUP1_CTRL_INSTANT_TIMEOUT_ENA          0x00  instantly initiate a timeout for the given epath
0x1a10 [RW 50:43] CR_TOHOST_GBT12_EGROUP1_CTRL_REVERSE_ELINKS               0x00  enables bit reversing for the elink in the given epath
0x1a10 [RW 42:31] CR_TOHOST_GBT12_EGROUP1_CTRL_MAX_CHUNK_LEN               0x000  set the maximum length of a chunk, 0 disables truncation
0x1a10 [RW 30:15] CR_TOHOST_GBT12_EGROUP1_CTRL_PATH_ENCODING              0x0000  Encoding for every EPATH, 8 EPATHS per EGROUP
                                                                                  0: direct mode
                                                                                  1: 8b10b mode
                                                                                  2: HDLC mode
0x1a10 [RW 14:00]     CR_TOHOST_GBT12_EGROUP1_CTRL_EPROC_ENA              0x0000  Enable bits per EPROC
0x1a20 [RW 58:51] CR_TOHOST_GBT12_EGROUP2_CTRL_INSTANT_TIMEOUT_ENA          0x00  instantly initiate a timeout for the given epath
0x1a20 [RW 50:43] CR_TOHOST_GBT12_EGROUP2_CTRL_REVERSE_ELINKS               0x00  enables bit reversing for the elink in the given epath
0x1a20 [RW 42:31] CR_TOHOST_GBT12_EGROUP2_CTRL_MAX_CHUNK_LEN               0x000  set the maximum length of a chunk, 0 disables truncation
0x1a20 [RW 30:15] CR_TOHOST_GBT12_EGROUP2_CTRL_PATH_ENCODING              0x0000  Encoding for every EPATH, 8 EPATHS per EGROUP
                                                                                  0: direct mode
                                                                                  1: 8b10b mode
                                                                                  2: HDLC mode
0x1a20 [RW 14:00]     CR_TOHOST_GBT12_EGROUP2_CTRL_EPROC_ENA              0x0000  Enable bits per EPROC
0x1a30 [RW 58:51] CR_TOHOST_GBT12_EGROUP3_CTRL_INSTANT_TIMEOUT_ENA          0x00  instantly initiate a timeout for the given epath
0x1a30 [RW 50:43] CR_TOHOST_GBT12_EGROUP3_CTRL_REVERSE_ELINKS               0x00  enables bit reversing for the elink in the given epath
0x1a30 [RW 42:31] CR_TOHOST_GBT12_EGROUP3_CTRL_MAX_CHUNK_LEN               0x000  set the maximum length of a chunk, 0 disables truncation
0x1a30 [RW 30:15] CR_TOHOST_GBT12_EGROUP3_CTRL_PATH_ENCODING              0x0000  Encoding for every EPATH, 8 EPATHS per EGROUP
                                                                                  0: direct mode
                                                                                  1: 8b10b mode
                                                                                  2: HDLC mode
0x1a30 [RW 14:00]     CR_TOHOST_GBT12_EGROUP3_CTRL_EPROC_ENA              0x0000  Enable bits per EPROC
0x1a40 [RW 58:51] CR_TOHOST_GBT12_EGROUP4_CTRL_INSTANT_TIMEOUT_ENA          0x00  instantly initiate a timeout for the given epath
0x1a40 [RW 50:43] CR_TOHOST_GBT12_EGROUP4_CTRL_REVERSE_ELINKS               0x00  enables bit reversing for the elink in the given epath
0x1a40 [RW 42:31] CR_TOHOST_GBT12_EGROUP4_CTRL_MAX_CHUNK_LEN               0x000  set the maximum length of a chunk, 0 disables truncation
0x1a40 [RW 30:15] CR_TOHOST_GBT12_EGROUP4_CTRL_PATH_ENCODING              0x0000  Encoding for every EPATH, 8 EPATHS per EGROUP
                                                                                  0: direct mode
                                                                                  1: 8b10b mode
                                                                                  2: HDLC mode
0x1a40 [RW 14:00]     CR_TOHOST_GBT12_EGROUP4_CTRL_EPROC_ENA              0x0000  Enable bits per EPROC
0x1a50 [RW 58:51] CR_TOHOST_GBT12_EGROUP5_CTRL_INSTANT_TIMEOUT_ENA          0x00  instantly initiate a timeout for the given epath
0x1a50 [RW 50:43] CR_TOHOST_GBT12_EGROUP5_CTRL_REVERSE_ELINKS               0x00  enables bit reversing for the elink in the given epath
0x1a50 [RW 42:31] CR_TOHOST_GBT12_EGROUP5_CTRL_MAX_CHUNK_LEN               0x000  set the maximum length of a chunk, 0 disables truncation
0x1a50 [RW 30:15] CR_TOHOST_GBT12_EGROUP5_CTRL_PATH_ENCODING              0x0000  Encoding for every EPATH, 8 EPATHS per EGROUP
                                                                                  0: direct mode
                                                                                  1: 8b10b mode
                                                                                  2: HDLC mode
0x1a50 [RW 14:00]     CR_TOHOST_GBT12_EGROUP5_CTRL_EPROC_ENA              0x0000  Enable bits per EPROC
0x1a60 [RW 58:51] CR_TOHOST_GBT12_EGROUP6_CTRL_INSTANT_TIMEOUT_ENA          0x00  instantly initiate a timeout for the given epath
0x1a60 [RW 50:43] CR_TOHOST_GBT12_EGROUP6_CTRL_REVERSE_ELINKS               0x00  enables bit reversing for the elink in the given epath
0x1a60 [RW 42:31] CR_TOHOST_GBT12_EGROUP6_CTRL_MAX_CHUNK_LEN               0x000  set the maximum length of a chunk, 0 disables truncation
0x1a60 [RW 30:15] CR_TOHOST_GBT12_EGROUP6_CTRL_PATH_ENCODING              0x0000  Encoding for every EPATH, 8 EPATHS per EGROUP
                                                                                  0: direct mode
                                                                                  1: 8b10b mode
                                                                                  2: HDLC mode
0x1a60 [RW 14:00]     CR_TOHOST_GBT12_EGROUP6_CTRL_EPROC_ENA              0x0000  Enable bits per EPROC
0x1a70 [RW 54:47] CR_FROMHOST_GBT12_EGROUP0_CTRL_REVERSE_ELINKS             0x00  enables bit reversing for the elink in the given epath
0x1a70 [RW 46:15] CR_FROMHOST_GBT12_EGROUP0_CTRL_PATH_ENCODING        0x00000000  Encoding for every EPATH, 8 EPATHS per EGROUP
                                                                                  0: direct mode
                                                                                  1: 8b10b mode
                                                                                  2: HDLC mode
                                                                                  greater than 3: TTC mode, see CentralRouter doc
0x1a70 [RW 14:00]   CR_FROMHOST_GBT12_EGROUP0_CTRL_EPROC_ENA              0x0000  Enable bits per EPROC
0x1a80 [RW 54:47] CR_FROMHOST_GBT12_EGROUP1_CTRL_REVERSE_ELINKS             0x00  enables bit reversing for the elink in the given epath
0x1a80 [RW 46:15] CR_FROMHOST_GBT12_EGROUP1_CTRL_PATH_ENCODING        0x00000000  Encoding for every EPATH, 8 EPATHS per EGROUP
                                                                                  0: direct mode
                                                                                  1: 8b10b mode
                                                                                  2: HDLC mode
                                                                                  greater than 3: TTC mode, see CentralRouter doc
0x1a80 [RW 14:00]   CR_FROMHOST_GBT12_EGROUP1_CTRL_EPROC_ENA              0x0000  Enable bits per EPROC
0x1a90 [RW 54:47] CR_FROMHOST_GBT12_EGROUP2_CTRL_REVERSE_ELINKS             0x00  enables bit reversing for the elink in the given epath
0x1a90 [RW 46:15] CR_FROMHOST_GBT12_EGROUP2_CTRL_PATH_ENCODING        0x00000000  Encoding for every EPATH, 8 EPATHS per EGROUP
                                                                                  0: direct mode
                                                                                  1: 8b10b mode
                                                                                  2: HDLC mode
                                                                                  greater than 3: TTC mode, see CentralRouter doc
0x1a90 [RW 14:00]   CR_FROMHOST_GBT12_EGROUP2_CTRL_EPROC_ENA              0x0000  Enable bits per EPROC
0x1aa0 [RW 54:47] CR_FROMHOST_GBT12_EGROUP3_CTRL_REVERSE_ELINKS             0x00  enables bit reversing for the elink in the given epath
0x1aa0 [RW 46:15] CR_FROMHOST_GBT12_EGROUP3_CTRL_PATH_ENCODING        0x00000000  Encoding for every EPATH, 8 EPATHS per EGROUP
                                                                                  0: direct mode
                                                                                  1: 8b10b mode
                                                                                  2: HDLC mode
                                                                                  greater than 3: TTC mode, see CentralRouter doc
0x1aa0 [RW 14:00]   CR_FROMHOST_GBT12_EGROUP3_CTRL_EPROC_ENA              0x0000  Enable bits per EPROC
0x1ab0 [RW 54:47] CR_FROMHOST_GBT12_EGROUP4_CTRL_REVERSE_ELINKS             0x00  enables bit reversing for the elink in the given epath
0x1ab0 [RW 46:15] CR_FROMHOST_GBT12_EGROUP4_CTRL_PATH_ENCODING        0x00000000  Encoding for every EPATH, 8 EPATHS per EGROUP
                                                                                  0: direct mode
                                                                                  1: 8b10b mode
                                                                                  2: HDLC mode
                                                                                  greater than 3: TTC mode, see CentralRouter doc
0x1ab0 [RW 14:00]   CR_FROMHOST_GBT12_EGROUP4_CTRL_EPROC_ENA              0x0000  Enable bits per EPROC
0x1ac0 [RW 58:51] CR_TOHOST_GBT13_EGROUP0_CTRL_INSTANT_TIMEOUT_ENA          0x00  instantly initiate a timeout for the given epath
0x1ac0 [RW 50:43] CR_TOHOST_GBT13_EGROUP0_CTRL_REVERSE_ELINKS               0x00  enables bit reversing for the elink in the given epath
0x1ac0 [RW 42:31] CR_TOHOST_GBT13_EGROUP0_CTRL_MAX_CHUNK_LEN               0x000  set the maximum length of a chunk, 0 disables truncation
0x1ac0 [RW 30:15] CR_TOHOST_GBT13_EGROUP0_CTRL_PATH_ENCODING              0x0000  Encoding for every EPATH, 8 EPATHS per EGROUP
                                                                                  0: direct mode
                                                                                  1: 8b10b mode
                                                                                  2: HDLC mode
0x1ac0 [RW 14:00]     CR_TOHOST_GBT13_EGROUP0_CTRL_EPROC_ENA              0x0000  Enable bits per EPROC
0x1ad0 [RW 58:51] CR_TOHOST_GBT13_EGROUP1_CTRL_INSTANT_TIMEOUT_ENA          0x00  instantly initiate a timeout for the given epath
0x1ad0 [RW 50:43] CR_TOHOST_GBT13_EGROUP1_CTRL_REVERSE_ELINKS               0x00  enables bit reversing for the elink in the given epath
0x1ad0 [RW 42:31] CR_TOHOST_GBT13_EGROUP1_CTRL_MAX_CHUNK_LEN               0x000  set the maximum length of a chunk, 0 disables truncation
0x1ad0 [RW 30:15] CR_TOHOST_GBT13_EGROUP1_CTRL_PATH_ENCODING              0x0000  Encoding for every EPATH, 8 EPATHS per EGROUP
                                                                                  0: direct mode
                                                                                  1: 8b10b mode
                                                                                  2: HDLC mode
0x1ad0 [RW 14:00]     CR_TOHOST_GBT13_EGROUP1_CTRL_EPROC_ENA              0x0000  Enable bits per EPROC
0x1ae0 [RW 58:51] CR_TOHOST_GBT13_EGROUP2_CTRL_INSTANT_TIMEOUT_ENA          0x00  instantly initiate a timeout for the given epath
0x1ae0 [RW 50:43] CR_TOHOST_GBT13_EGROUP2_CTRL_REVERSE_ELINKS               0x00  enables bit reversing for the elink in the given epath
0x1ae0 [RW 42:31] CR_TOHOST_GBT13_EGROUP2_CTRL_MAX_CHUNK_LEN               0x000  set the maximum length of a chunk, 0 disables truncation
0x1ae0 [RW 30:15] CR_TOHOST_GBT13_EGROUP2_CTRL_PATH_ENCODING              0x0000  Encoding for every EPATH, 8 EPATHS per EGROUP
                                                                                  0: direct mode
                                                                                  1: 8b10b mode
                                                                                  2: HDLC mode
0x1ae0 [RW 14:00]     CR_TOHOST_GBT13_EGROUP2_CTRL_EPROC_ENA              0x0000  Enable bits per EPROC
0x1af0 [RW 58:51] CR_TOHOST_GBT13_EGROUP3_CTRL_INSTANT_TIMEOUT_ENA          0x00  instantly initiate a timeout for the given epath
0x1af0 [RW 50:43] CR_TOHOST_GBT13_EGROUP3_CTRL_REVERSE_ELINKS               0x00  enables bit reversing for the elink in the given epath
0x1af0 [RW 42:31] CR_TOHOST_GBT13_EGROUP3_CTRL_MAX_CHUNK_LEN               0x000  set the maximum length of a chunk, 0 disables truncation
0x1af0 [RW 30:15] CR_TOHOST_GBT13_EGROUP3_CTRL_PATH_ENCODING              0x0000  Encoding for every EPATH, 8 EPATHS per EGROUP
                                                                                  0: direct mode
                                                                                  1: 8b10b mode
                                                                                  2: HDLC mode
0x1af0 [RW 14:00]     CR_TOHOST_GBT13_EGROUP3_CTRL_EPROC_ENA              0x0000  Enable bits per EPROC
0x1b00 [RW 58:51] CR_TOHOST_GBT13_EGROUP4_CTRL_INSTANT_TIMEOUT_ENA          0x00  instantly initiate a timeout for the given epath
0x1b00 [RW 50:43] CR_TOHOST_GBT13_EGROUP4_CTRL_REVERSE_ELINKS               0x00  enables bit reversing for the elink in the given epath
0x1b00 [RW 42:31] CR_TOHOST_GBT13_EGROUP4_CTRL_MAX_CHUNK_LEN               0x000  set the maximum length of a chunk, 0 disables truncation
0x1b00 [RW 30:15] CR_TOHOST_GBT13_EGROUP4_CTRL_PATH_ENCODING              0x0000  Encoding for every EPATH, 8 EPATHS per EGROUP
                                                                                  0: direct mode
                                                                                  1: 8b10b mode
                                                                                  2: HDLC mode
0x1b00 [RW 14:00]     CR_TOHOST_GBT13_EGROUP4_CTRL_EPROC_ENA              0x0000  Enable bits per EPROC
0x1b10 [RW 58:51] CR_TOHOST_GBT13_EGROUP5_CTRL_INSTANT_TIMEOUT_ENA          0x00  instantly initiate a timeout for the given epath
0x1b10 [RW 50:43] CR_TOHOST_GBT13_EGROUP5_CTRL_REVERSE_ELINKS               0x00  enables bit reversing for the elink in the given epath
0x1b10 [RW 42:31] CR_TOHOST_GBT13_EGROUP5_CTRL_MAX_CHUNK_LEN               0x000  set the maximum length of a chunk, 0 disables truncation
0x1b10 [RW 30:15] CR_TOHOST_GBT13_EGROUP5_CTRL_PATH_ENCODING              0x0000  Encoding for every EPATH, 8 EPATHS per EGROUP
                                                                                  0: direct mode
                                                                                  1: 8b10b mode
                                                                                  2: HDLC mode
0x1b10 [RW 14:00]     CR_TOHOST_GBT13_EGROUP5_CTRL_EPROC_ENA              0x0000  Enable bits per EPROC
0x1b20 [RW 58:51] CR_TOHOST_GBT13_EGROUP6_CTRL_INSTANT_TIMEOUT_ENA          0x00  instantly initiate a timeout for the given epath
0x1b20 [RW 50:43] CR_TOHOST_GBT13_EGROUP6_CTRL_REVERSE_ELINKS               0x00  enables bit reversing for the elink in the given epath
0x1b20 [RW 42:31] CR_TOHOST_GBT13_EGROUP6_CTRL_MAX_CHUNK_LEN               0x000  set the maximum length of a chunk, 0 disables truncation
0x1b20 [RW 30:15] CR_TOHOST_GBT13_EGROUP6_CTRL_PATH_ENCODING              0x0000  Encoding for every EPATH, 8 EPATHS per EGROUP
                                                                                  0: direct mode
                                                                                  1: 8b10b mode
                                                                                  2: HDLC mode
0x1b20 [RW 14:00]     CR_TOHOST_GBT13_EGROUP6_CTRL_EPROC_ENA              0x0000  Enable bits per EPROC
0x1b30 [RW 54:47] CR_FROMHOST_GBT13_EGROUP0_CTRL_REVERSE_ELINKS             0x00  enables bit reversing for the elink in the given epath
0x1b30 [RW 46:15] CR_FROMHOST_GBT13_EGROUP0_CTRL_PATH_ENCODING        0x00000000  Encoding for every EPATH, 8 EPATHS per EGROUP
                                                                                  0: direct mode
                                                                                  1: 8b10b mode
                                                                                  2: HDLC mode
                                                                                  greater than 3: TTC mode, see CentralRouter doc
0x1b30 [RW 14:00]   CR_FROMHOST_GBT13_EGROUP0_CTRL_EPROC_ENA              0x0000  Enable bits per EPROC
0x1b40 [RW 54:47] CR_FROMHOST_GBT13_EGROUP1_CTRL_REVERSE_ELINKS             0x00  enables bit reversing for the elink in the given epath
0x1b40 [RW 46:15] CR_FROMHOST_GBT13_EGROUP1_CTRL_PATH_ENCODING        0x00000000  Encoding for every EPATH, 8 EPATHS per EGROUP
                                                                                  0: direct mode
                                                                                  1: 8b10b mode
                                                                                  2: HDLC mode
                                                                                  greater than 3: TTC mode, see CentralRouter doc
0x1b40 [RW 14:00]   CR_FROMHOST_GBT13_EGROUP1_CTRL_EPROC_ENA              0x0000  Enable bits per EPROC
0x1b50 [RW 54:47] CR_FROMHOST_GBT13_EGROUP2_CTRL_REVERSE_ELINKS             0x00  enables bit reversing for the elink in the given epath
0x1b50 [RW 46:15] CR_FROMHOST_GBT13_EGROUP2_CTRL_PATH_ENCODING        0x00000000  Encoding for every EPATH, 8 EPATHS per EGROUP
                                                                                  0: direct mode
                                                                                  1: 8b10b mode
                                                                                  2: HDLC mode
                                                                                  greater than 3: TTC mode, see CentralRouter doc
0x1b50 [RW 14:00]   CR_FROMHOST_GBT13_EGROUP2_CTRL_EPROC_ENA              0x0000  Enable bits per EPROC
0x1b60 [RW 54:47] CR_FROMHOST_GBT13_EGROUP3_CTRL_REVERSE_ELINKS             0x00  enables bit reversing for the elink in the given epath
0x1b60 [RW 46:15] CR_FROMHOST_GBT13_EGROUP3_CTRL_PATH_ENCODING        0x00000000  Encoding for every EPATH, 8 EPATHS per EGROUP
                                                                                  0: direct mode
                                                                                  1: 8b10b mode
                                                                                  2: HDLC mode
                                                                                  greater than 3: TTC mode, see CentralRouter doc
0x1b60 [RW 14:00]   CR_FROMHOST_GBT13_EGROUP3_CTRL_EPROC_ENA              0x0000  Enable bits per EPROC
0x1b70 [RW 54:47] CR_FROMHOST_GBT13_EGROUP4_CTRL_REVERSE_ELINKS             0x00  enables bit reversing for the elink in the given epath
0x1b70 [RW 46:15] CR_FROMHOST_GBT13_EGROUP4_CTRL_PATH_ENCODING        0x00000000  Encoding for every EPATH, 8 EPATHS per EGROUP
                                                                                  0: direct mode
                                                                                  1: 8b10b mode
                                                                                  2: HDLC mode
                                                                                  greater than 3: TTC mode, see CentralRouter doc
0x1b70 [RW 14:00]   CR_FROMHOST_GBT13_EGROUP4_CTRL_EPROC_ENA              0x0000  Enable bits per EPROC
0x1b80 [RW 58:51] CR_TOHOST_GBT14_EGROUP0_CTRL_INSTANT_TIMEOUT_ENA          0x00  instantly initiate a timeout for the given epath
0x1b80 [RW 50:43] CR_TOHOST_GBT14_EGROUP0_CTRL_REVERSE_ELINKS               0x00  enables bit reversing for the elink in the given epath
0x1b80 [RW 42:31] CR_TOHOST_GBT14_EGROUP0_CTRL_MAX_CHUNK_LEN               0x000  set the maximum length of a chunk, 0 disables truncation
0x1b80 [RW 30:15] CR_TOHOST_GBT14_EGROUP0_CTRL_PATH_ENCODING              0x0000  Encoding for every EPATH, 8 EPATHS per EGROUP
                                                                                  0: direct mode
                                                                                  1: 8b10b mode
                                                                                  2: HDLC mode
0x1b80 [RW 14:00]     CR_TOHOST_GBT14_EGROUP0_CTRL_EPROC_ENA              0x0000  Enable bits per EPROC
0x1b90 [RW 58:51] CR_TOHOST_GBT14_EGROUP1_CTRL_INSTANT_TIMEOUT_ENA          0x00  instantly initiate a timeout for the given epath
0x1b90 [RW 50:43] CR_TOHOST_GBT14_EGROUP1_CTRL_REVERSE_ELINKS               0x00  enables bit reversing for the elink in the given epath
0x1b90 [RW 42:31] CR_TOHOST_GBT14_EGROUP1_CTRL_MAX_CHUNK_LEN               0x000  set the maximum length of a chunk, 0 disables truncation
0x1b90 [RW 30:15] CR_TOHOST_GBT14_EGROUP1_CTRL_PATH_ENCODING              0x0000  Encoding for every EPATH, 8 EPATHS per EGROUP
                                                                                  0: direct mode
                                                                                  1: 8b10b mode
                                                                                  2: HDLC mode
0x1b90 [RW 14:00]     CR_TOHOST_GBT14_EGROUP1_CTRL_EPROC_ENA              0x0000  Enable bits per EPROC
0x1ba0 [RW 58:51] CR_TOHOST_GBT14_EGROUP2_CTRL_INSTANT_TIMEOUT_ENA          0x00  instantly initiate a timeout for the given epath
0x1ba0 [RW 50:43] CR_TOHOST_GBT14_EGROUP2_CTRL_REVERSE_ELINKS               0x00  enables bit reversing for the elink in the given epath
0x1ba0 [RW 42:31] CR_TOHOST_GBT14_EGROUP2_CTRL_MAX_CHUNK_LEN               0x000  set the maximum length of a chunk, 0 disables truncation
0x1ba0 [RW 30:15] CR_TOHOST_GBT14_EGROUP2_CTRL_PATH_ENCODING              0x0000  Encoding for every EPATH, 8 EPATHS per EGROUP
                                                                                  0: direct mode
                                                                                  1: 8b10b mode
                                                                                  2: HDLC mode
0x1ba0 [RW 14:00]     CR_TOHOST_GBT14_EGROUP2_CTRL_EPROC_ENA              0x0000  Enable bits per EPROC
0x1bb0 [RW 58:51] CR_TOHOST_GBT14_EGROUP3_CTRL_INSTANT_TIMEOUT_ENA          0x00  instantly initiate a timeout for the given epath
0x1bb0 [RW 50:43] CR_TOHOST_GBT14_EGROUP3_CTRL_REVERSE_ELINKS               0x00  enables bit reversing for the elink in the given epath
0x1bb0 [RW 42:31] CR_TOHOST_GBT14_EGROUP3_CTRL_MAX_CHUNK_LEN               0x000  set the maximum length of a chunk, 0 disables truncation
0x1bb0 [RW 30:15] CR_TOHOST_GBT14_EGROUP3_CTRL_PATH_ENCODING              0x0000  Encoding for every EPATH, 8 EPATHS per EGROUP
                                                                                  0: direct mode
                                                                                  1: 8b10b mode
                                                                                  2: HDLC mode
0x1bb0 [RW 14:00]     CR_TOHOST_GBT14_EGROUP3_CTRL_EPROC_ENA              0x0000  Enable bits per EPROC
0x1bc0 [RW 58:51] CR_TOHOST_GBT14_EGROUP4_CTRL_INSTANT_TIMEOUT_ENA          0x00  instantly initiate a timeout for the given epath
0x1bc0 [RW 50:43] CR_TOHOST_GBT14_EGROUP4_CTRL_REVERSE_ELINKS               0x00  enables bit reversing for the elink in the given epath
0x1bc0 [RW 42:31] CR_TOHOST_GBT14_EGROUP4_CTRL_MAX_CHUNK_LEN               0x000  set the maximum length of a chunk, 0 disables truncation
0x1bc0 [RW 30:15] CR_TOHOST_GBT14_EGROUP4_CTRL_PATH_ENCODING              0x0000  Encoding for every EPATH, 8 EPATHS per EGROUP
                                                                                  0: direct mode
                                                                                  1: 8b10b mode
                                                                                  2: HDLC mode
0x1bc0 [RW 14:00]     CR_TOHOST_GBT14_EGROUP4_CTRL_EPROC_ENA              0x0000  Enable bits per EPROC
0x1bd0 [RW 58:51] CR_TOHOST_GBT14_EGROUP5_CTRL_INSTANT_TIMEOUT_ENA          0x00  instantly initiate a timeout for the given epath
0x1bd0 [RW 50:43] CR_TOHOST_GBT14_EGROUP5_CTRL_REVERSE_ELINKS               0x00  enables bit reversing for the elink in the given epath
0x1bd0 [RW 42:31] CR_TOHOST_GBT14_EGROUP5_CTRL_MAX_CHUNK_LEN               0x000  set the maximum length of a chunk, 0 disables truncation
0x1bd0 [RW 30:15] CR_TOHOST_GBT14_EGROUP5_CTRL_PATH_ENCODING              0x0000  Encoding for every EPATH, 8 EPATHS per EGROUP
                                                                                  0: direct mode
                                                                                  1: 8b10b mode
                                                                                  2: HDLC mode
0x1bd0 [RW 14:00]     CR_TOHOST_GBT14_EGROUP5_CTRL_EPROC_ENA              0x0000  Enable bits per EPROC
0x1be0 [RW 58:51] CR_TOHOST_GBT14_EGROUP6_CTRL_INSTANT_TIMEOUT_ENA          0x00  instantly initiate a timeout for the given epath
0x1be0 [RW 50:43] CR_TOHOST_GBT14_EGROUP6_CTRL_REVERSE_ELINKS               0x00  enables bit reversing for the elink in the given epath
0x1be0 [RW 42:31] CR_TOHOST_GBT14_EGROUP6_CTRL_MAX_CHUNK_LEN               0x000  set the maximum length of a chunk, 0 disables truncation
0x1be0 [RW 30:15] CR_TOHOST_GBT14_EGROUP6_CTRL_PATH_ENCODING              0x0000  Encoding for every EPATH, 8 EPATHS per EGROUP
                                                                                  0: direct mode
                                                                                  1: 8b10b mode
                                                                                  2: HDLC mode
0x1be0 [RW 14:00]     CR_TOHOST_GBT14_EGROUP6_CTRL_EPROC_ENA              0x0000  Enable bits per EPROC
0x1bf0 [RW 54:47] CR_FROMHOST_GBT14_EGROUP0_CTRL_REVERSE_ELINKS             0x00  enables bit reversing for the elink in the given epath
0x1bf0 [RW 46:15] CR_FROMHOST_GBT14_EGROUP0_CTRL_PATH_ENCODING        0x00000000  Encoding for every EPATH, 8 EPATHS per EGROUP
                                                                                  0: direct mode
                                                                                  1: 8b10b mode
                                                                                  2: HDLC mode
                                                                                  greater than 3: TTC mode, see CentralRouter doc
0x1bf0 [RW 14:00]   CR_FROMHOST_GBT14_EGROUP0_CTRL_EPROC_ENA              0x0000  Enable bits per EPROC
0x1c00 [RW 54:47] CR_FROMHOST_GBT14_EGROUP1_CTRL_REVERSE_ELINKS             0x00  enables bit reversing for the elink in the given epath
0x1c00 [RW 46:15] CR_FROMHOST_GBT14_EGROUP1_CTRL_PATH_ENCODING        0x00000000  Encoding for every EPATH, 8 EPATHS per EGROUP
                                                                                  0: direct mode
                                                                                  1: 8b10b mode
                                                                                  2: HDLC mode
                                                                                  greater than 3: TTC mode, see CentralRouter doc
0x1c00 [RW 14:00]   CR_FROMHOST_GBT14_EGROUP1_CTRL_EPROC_ENA              0x0000  Enable bits per EPROC
0x1c10 [RW 54:47] CR_FROMHOST_GBT14_EGROUP2_CTRL_REVERSE_ELINKS             0x00  enables bit reversing for the elink in the given epath
0x1c10 [RW 46:15] CR_FROMHOST_GBT14_EGROUP2_CTRL_PATH_ENCODING        0x00000000  Encoding for every EPATH, 8 EPATHS per EGROUP
                                                                                  0: direct mode
                                                                                  1: 8b10b mode
                                                                                  2: HDLC mode
                                                                                  greater than 3: TTC mode, see CentralRouter doc
0x1c10 [RW 14:00]   CR_FROMHOST_GBT14_EGROUP2_CTRL_EPROC_ENA              0x0000  Enable bits per EPROC
0x1c20 [RW 54:47] CR_FROMHOST_GBT14_EGROUP3_CTRL_REVERSE_ELINKS             0x00  enables bit reversing for the elink in the given epath
0x1c20 [RW 46:15] CR_FROMHOST_GBT14_EGROUP3_CTRL_PATH_ENCODING        0x00000000  Encoding for every EPATH, 8 EPATHS per EGROUP
                                                                                  0: direct mode
                                                                                  1: 8b10b mode
                                                                                  2: HDLC mode
                                                                                  greater than 3: TTC mode, see CentralRouter doc
0x1c20 [RW 14:00]   CR_FROMHOST_GBT14_EGROUP3_CTRL_EPROC_ENA              0x0000  Enable bits per EPROC
0x1c30 [RW 54:47] CR_FROMHOST_GBT14_EGROUP4_CTRL_REVERSE_ELINKS             0x00  enables bit reversing for the elink in the given epath
0x1c30 [RW 46:15] CR_FROMHOST_GBT14_EGROUP4_CTRL_PATH_ENCODING        0x00000000  Encoding for every EPATH, 8 EPATHS per EGROUP
                                                                                  0: direct mode
                                                                                  1: 8b10b mode
                                                                                  2: HDLC mode
                                                                                  greater than 3: TTC mode, see CentralRouter doc
0x1c30 [RW 14:00]   CR_FROMHOST_GBT14_EGROUP4_CTRL_EPROC_ENA              0x0000  Enable bits per EPROC
0x1c40 [RW 58:51] CR_TOHOST_GBT15_EGROUP0_CTRL_INSTANT_TIMEOUT_ENA          0x00  instantly initiate a timeout for the given epath
0x1c40 [RW 50:43] CR_TOHOST_GBT15_EGROUP0_CTRL_REVERSE_ELINKS               0x00  enables bit reversing for the elink in the given epath
0x1c40 [RW 42:31] CR_TOHOST_GBT15_EGROUP0_CTRL_MAX_CHUNK_LEN               0x000  set the maximum length of a chunk, 0 disables truncation
0x1c40 [RW 30:15] CR_TOHOST_GBT15_EGROUP0_CTRL_PATH_ENCODING              0x0000  Encoding for every EPATH, 8 EPATHS per EGROUP
                                                                                  0: direct mode
                                                                                  1: 8b10b mode
                                                                                  2: HDLC mode
0x1c40 [RW 14:00]     CR_TOHOST_GBT15_EGROUP0_CTRL_EPROC_ENA              0x0000  Enable bits per EPROC
0x1c50 [RW 58:51] CR_TOHOST_GBT15_EGROUP1_CTRL_INSTANT_TIMEOUT_ENA          0x00  instantly initiate a timeout for the given epath
0x1c50 [RW 50:43] CR_TOHOST_GBT15_EGROUP1_CTRL_REVERSE_ELINKS               0x00  enables bit reversing for the elink in the given epath
0x1c50 [RW 42:31] CR_TOHOST_GBT15_EGROUP1_CTRL_MAX_CHUNK_LEN               0x000  set the maximum length of a chunk, 0 disables truncation
0x1c50 [RW 30:15] CR_TOHOST_GBT15_EGROUP1_CTRL_PATH_ENCODING              0x0000  Encoding for every EPATH, 8 EPATHS per EGROUP
                                                                                  0: direct mode
                                                                                  1: 8b10b mode
                                                                                  2: HDLC mode
0x1c50 [RW 14:00]     CR_TOHOST_GBT15_EGROUP1_CTRL_EPROC_ENA              0x0000  Enable bits per EPROC
0x1c60 [RW 58:51] CR_TOHOST_GBT15_EGROUP2_CTRL_INSTANT_TIMEOUT_ENA          0x00  instantly initiate a timeout for the given epath
0x1c60 [RW 50:43] CR_TOHOST_GBT15_EGROUP2_CTRL_REVERSE_ELINKS               0x00  enables bit reversing for the elink in the given epath
0x1c60 [RW 42:31] CR_TOHOST_GBT15_EGROUP2_CTRL_MAX_CHUNK_LEN               0x000  set the maximum length of a chunk, 0 disables truncation
0x1c60 [RW 30:15] CR_TOHOST_GBT15_EGROUP2_CTRL_PATH_ENCODING              0x0000  Encoding for every EPATH, 8 EPATHS per EGROUP
                                                                                  0: direct mode
                                                                                  1: 8b10b mode
                                                                                  2: HDLC mode
0x1c60 [RW 14:00]     CR_TOHOST_GBT15_EGROUP2_CTRL_EPROC_ENA              0x0000  Enable bits per EPROC
0x1c70 [RW 58:51] CR_TOHOST_GBT15_EGROUP3_CTRL_INSTANT_TIMEOUT_ENA          0x00  instantly initiate a timeout for the given epath
0x1c70 [RW 50:43] CR_TOHOST_GBT15_EGROUP3_CTRL_REVERSE_ELINKS               0x00  enables bit reversing for the elink in the given epath
0x1c70 [RW 42:31] CR_TOHOST_GBT15_EGROUP3_CTRL_MAX_CHUNK_LEN               0x000  set the maximum length of a chunk, 0 disables truncation
0x1c70 [RW 30:15] CR_TOHOST_GBT15_EGROUP3_CTRL_PATH_ENCODING              0x0000  Encoding for every EPATH, 8 EPATHS per EGROUP
                                                                                  0: direct mode
                                                                                  1: 8b10b mode
                                                                                  2: HDLC mode
0x1c70 [RW 14:00]     CR_TOHOST_GBT15_EGROUP3_CTRL_EPROC_ENA              0x0000  Enable bits per EPROC
0x1c80 [RW 58:51] CR_TOHOST_GBT15_EGROUP4_CTRL_INSTANT_TIMEOUT_ENA          0x00  instantly initiate a timeout for the given epath
0x1c80 [RW 50:43] CR_TOHOST_GBT15_EGROUP4_CTRL_REVERSE_ELINKS               0x00  enables bit reversing for the elink in the given epath
0x1c80 [RW 42:31] CR_TOHOST_GBT15_EGROUP4_CTRL_MAX_CHUNK_LEN               0x000  set the maximum length of a chunk, 0 disables truncation
0x1c80 [RW 30:15] CR_TOHOST_GBT15_EGROUP4_CTRL_PATH_ENCODING              0x0000  Encoding for every EPATH, 8 EPATHS per EGROUP
                                                                                  0: direct mode
                                                                                  1: 8b10b mode
                                                                                  2: HDLC mode
0x1c80 [RW 14:00]     CR_TOHOST_GBT15_EGROUP4_CTRL_EPROC_ENA              0x0000  Enable bits per EPROC
0x1c90 [RW 58:51] CR_TOHOST_GBT15_EGROUP5_CTRL_INSTANT_TIMEOUT_ENA          0x00  instantly initiate a timeout for the given epath
0x1c90 [RW 50:43] CR_TOHOST_GBT15_EGROUP5_CTRL_REVERSE_ELINKS               0x00  enables bit reversing for the elink in the given epath
0x1c90 [RW 42:31] CR_TOHOST_GBT15_EGROUP5_CTRL_MAX_CHUNK_LEN               0x000  set the maximum length of a chunk, 0 disables truncation
0x1c90 [RW 30:15] CR_TOHOST_GBT15_EGROUP5_CTRL_PATH_ENCODING              0x0000  Encoding for every EPATH, 8 EPATHS per EGROUP
                                                                                  0: direct mode
                                                                                  1: 8b10b mode
                                                                                  2: HDLC mode
0x1c90 [RW 14:00]     CR_TOHOST_GBT15_EGROUP5_CTRL_EPROC_ENA              0x0000  Enable bits per EPROC
0x1ca0 [RW 58:51] CR_TOHOST_GBT15_EGROUP6_CTRL_INSTANT_TIMEOUT_ENA          0x00  instantly initiate a timeout for the given epath
0x1ca0 [RW 50:43] CR_TOHOST_GBT15_EGROUP6_CTRL_REVERSE_ELINKS               0x00  enables bit reversing for the elink in the given epath
0x1ca0 [RW 42:31] CR_TOHOST_GBT15_EGROUP6_CTRL_MAX_CHUNK_LEN               0x000  set the maximum length of a chunk, 0 disables truncation
0x1ca0 [RW 30:15] CR_TOHOST_GBT15_EGROUP6_CTRL_PATH_ENCODING              0x0000  Encoding for every EPATH, 8 EPATHS per EGROUP
                                                                                  0: direct mode
                                                                                  1: 8b10b mode
                                                                                  2: HDLC mode
0x1ca0 [RW 14:00]     CR_TOHOST_GBT15_EGROUP6_CTRL_EPROC_ENA              0x0000  Enable bits per EPROC
0x1cb0 [RW 54:47] CR_FROMHOST_GBT15_EGROUP0_CTRL_REVERSE_ELINKS             0x00  enables bit reversing for the elink in the given epath
0x1cb0 [RW 46:15] CR_FROMHOST_GBT15_EGROUP0_CTRL_PATH_ENCODING        0x00000000  Encoding for every EPATH, 8 EPATHS per EGROUP
                                                                                  0: direct mode
                                                                                  1: 8b10b mode
                                                                                  2: HDLC mode
                                                                                  greater than 3: TTC mode, see CentralRouter doc
0x1cb0 [RW 14:00]   CR_FROMHOST_GBT15_EGROUP0_CTRL_EPROC_ENA              0x0000  Enable bits per EPROC
0x1cc0 [RW 54:47] CR_FROMHOST_GBT15_EGROUP1_CTRL_REVERSE_ELINKS             0x00  enables bit reversing for the elink in the given epath
0x1cc0 [RW 46:15] CR_FROMHOST_GBT15_EGROUP1_CTRL_PATH_ENCODING        0x00000000  Encoding for every EPATH, 8 EPATHS per EGROUP
                                                                                  0: direct mode
                                                                                  1: 8b10b mode
                                                                                  2: HDLC mode
                                                                                  greater than 3: TTC mode, see CentralRouter doc
0x1cc0 [RW 14:00]   CR_FROMHOST_GBT15_EGROUP1_CTRL_EPROC_ENA              0x0000  Enable bits per EPROC
0x1cd0 [RW 54:47] CR_FROMHOST_GBT15_EGROUP2_CTRL_REVERSE_ELINKS             0x00  enables bit reversing for the elink in the given epath
0x1cd0 [RW 46:15] CR_FROMHOST_GBT15_EGROUP2_CTRL_PATH_ENCODING        0x00000000  Encoding for every EPATH, 8 EPATHS per EGROUP
                                                                                  0: direct mode
                                                                                  1: 8b10b mode
                                                                                  2: HDLC mode
                                                                                  greater than 3: TTC mode, see CentralRouter doc
0x1cd0 [RW 14:00]   CR_FROMHOST_GBT15_EGROUP2_CTRL_EPROC_ENA              0x0000  Enable bits per EPROC
0x1ce0 [RW 54:47] CR_FROMHOST_GBT15_EGROUP3_CTRL_REVERSE_ELINKS             0x00  enables bit reversing for the elink in the given epath
0x1ce0 [RW 46:15] CR_FROMHOST_GBT15_EGROUP3_CTRL_PATH_ENCODING        0x00000000  Encoding for every EPATH, 8 EPATHS per EGROUP
                                                                                  0: direct mode
                                                                                  1: 8b10b mode
                                                                                  2: HDLC mode
                                                                                  greater than 3: TTC mode, see CentralRouter doc
0x1ce0 [RW 14:00]   CR_FROMHOST_GBT15_EGROUP3_CTRL_EPROC_ENA              0x0000  Enable bits per EPROC
0x1cf0 [RW 54:47] CR_FROMHOST_GBT15_EGROUP4_CTRL_REVERSE_ELINKS             0x00  enables bit reversing for the elink in the given epath
0x1cf0 [RW 46:15] CR_FROMHOST_GBT15_EGROUP4_CTRL_PATH_ENCODING        0x00000000  Encoding for every EPATH, 8 EPATHS per EGROUP
                                                                                  0: direct mode
                                                                                  1: 8b10b mode
                                                                                  2: HDLC mode
                                                                                  greater than 3: TTC mode, see CentralRouter doc
0x1cf0 [RW 14:00]   CR_FROMHOST_GBT15_EGROUP4_CTRL_EPROC_ENA              0x0000  Enable bits per EPROC
0x1d00 [RW 58:51] CR_TOHOST_GBT16_EGROUP0_CTRL_INSTANT_TIMEOUT_ENA          0x00  instantly initiate a timeout for the given epath
0x1d00 [RW 50:43] CR_TOHOST_GBT16_EGROUP0_CTRL_REVERSE_ELINKS               0x00  enables bit reversing for the elink in the given epath
0x1d00 [RW 42:31] CR_TOHOST_GBT16_EGROUP0_CTRL_MAX_CHUNK_LEN               0x000  set the maximum length of a chunk, 0 disables truncation
0x1d00 [RW 30:15] CR_TOHOST_GBT16_EGROUP0_CTRL_PATH_ENCODING              0x0000  Encoding for every EPATH, 8 EPATHS per EGROUP
                                                                                  0: direct mode
                                                                                  1: 8b10b mode
                                                                                  2: HDLC mode
0x1d00 [RW 14:00]     CR_TOHOST_GBT16_EGROUP0_CTRL_EPROC_ENA              0x0000  Enable bits per EPROC
0x1d10 [RW 58:51] CR_TOHOST_GBT16_EGROUP1_CTRL_INSTANT_TIMEOUT_ENA          0x00  instantly initiate a timeout for the given epath
0x1d10 [RW 50:43] CR_TOHOST_GBT16_EGROUP1_CTRL_REVERSE_ELINKS               0x00  enables bit reversing for the elink in the given epath
0x1d10 [RW 42:31] CR_TOHOST_GBT16_EGROUP1_CTRL_MAX_CHUNK_LEN               0x000  set the maximum length of a chunk, 0 disables truncation
0x1d10 [RW 30:15] CR_TOHOST_GBT16_EGROUP1_CTRL_PATH_ENCODING              0x0000  Encoding for every EPATH, 8 EPATHS per EGROUP
                                                                                  0: direct mode
                                                                                  1: 8b10b mode
                                                                                  2: HDLC mode
0x1d10 [RW 14:00]     CR_TOHOST_GBT16_EGROUP1_CTRL_EPROC_ENA              0x0000  Enable bits per EPROC
0x1d20 [RW 58:51] CR_TOHOST_GBT16_EGROUP2_CTRL_INSTANT_TIMEOUT_ENA          0x00  instantly initiate a timeout for the given epath
0x1d20 [RW 50:43] CR_TOHOST_GBT16_EGROUP2_CTRL_REVERSE_ELINKS               0x00  enables bit reversing for the elink in the given epath
0x1d20 [RW 42:31] CR_TOHOST_GBT16_EGROUP2_CTRL_MAX_CHUNK_LEN               0x000  set the maximum length of a chunk, 0 disables truncation
0x1d20 [RW 30:15] CR_TOHOST_GBT16_EGROUP2_CTRL_PATH_ENCODING              0x0000  Encoding for every EPATH, 8 EPATHS per EGROUP
                                                                                  0: direct mode
                                                                                  1: 8b10b mode
                                                                                  2: HDLC mode
0x1d20 [RW 14:00]     CR_TOHOST_GBT16_EGROUP2_CTRL_EPROC_ENA              0x0000  Enable bits per EPROC
0x1d30 [RW 58:51] CR_TOHOST_GBT16_EGROUP3_CTRL_INSTANT_TIMEOUT_ENA          0x00  instantly initiate a timeout for the given epath
0x1d30 [RW 50:43] CR_TOHOST_GBT16_EGROUP3_CTRL_REVERSE_ELINKS               0x00  enables bit reversing for the elink in the given epath
0x1d30 [RW 42:31] CR_TOHOST_GBT16_EGROUP3_CTRL_MAX_CHUNK_LEN               0x000  set the maximum length of a chunk, 0 disables truncation
0x1d30 [RW 30:15] CR_TOHOST_GBT16_EGROUP3_CTRL_PATH_ENCODING              0x0000  Encoding for every EPATH, 8 EPATHS per EGROUP
                                                                                  0: direct mode
                                                                                  1: 8b10b mode
                                                                                  2: HDLC mode
0x1d30 [RW 14:00]     CR_TOHOST_GBT16_EGROUP3_CTRL_EPROC_ENA              0x0000  Enable bits per EPROC
0x1d40 [RW 58:51] CR_TOHOST_GBT16_EGROUP4_CTRL_INSTANT_TIMEOUT_ENA          0x00  instantly initiate a timeout for the given epath
0x1d40 [RW 50:43] CR_TOHOST_GBT16_EGROUP4_CTRL_REVERSE_ELINKS               0x00  enables bit reversing for the elink in the given epath
0x1d40 [RW 42:31] CR_TOHOST_GBT16_EGROUP4_CTRL_MAX_CHUNK_LEN               0x000  set the maximum length of a chunk, 0 disables truncation
0x1d40 [RW 30:15] CR_TOHOST_GBT16_EGROUP4_CTRL_PATH_ENCODING              0x0000  Encoding for every EPATH, 8 EPATHS per EGROUP
                                                                                  0: direct mode
                                                                                  1: 8b10b mode
                                                                                  2: HDLC mode
0x1d40 [RW 14:00]     CR_TOHOST_GBT16_EGROUP4_CTRL_EPROC_ENA              0x0000  Enable bits per EPROC
0x1d50 [RW 58:51] CR_TOHOST_GBT16_EGROUP5_CTRL_INSTANT_TIMEOUT_ENA          0x00  instantly initiate a timeout for the given epath
0x1d50 [RW 50:43] CR_TOHOST_GBT16_EGROUP5_CTRL_REVERSE_ELINKS               0x00  enables bit reversing for the elink in the given epath
0x1d50 [RW 42:31] CR_TOHOST_GBT16_EGROUP5_CTRL_MAX_CHUNK_LEN               0x000  set the maximum length of a chunk, 0 disables truncation
0x1d50 [RW 30:15] CR_TOHOST_GBT16_EGROUP5_CTRL_PATH_ENCODING              0x0000  Encoding for every EPATH, 8 EPATHS per EGROUP
                                                                                  0: direct mode
                                                                                  1: 8b10b mode
                                                                                  2: HDLC mode
0x1d50 [RW 14:00]     CR_TOHOST_GBT16_EGROUP5_CTRL_EPROC_ENA              0x0000  Enable bits per EPROC
0x1d60 [RW 58:51] CR_TOHOST_GBT16_EGROUP6_CTRL_INSTANT_TIMEOUT_ENA          0x00  instantly initiate a timeout for the given epath
0x1d60 [RW 50:43] CR_TOHOST_GBT16_EGROUP6_CTRL_REVERSE_ELINKS               0x00  enables bit reversing for the elink in the given epath
0x1d60 [RW 42:31] CR_TOHOST_GBT16_EGROUP6_CTRL_MAX_CHUNK_LEN               0x000  set the maximum length of a chunk, 0 disables truncation
0x1d60 [RW 30:15] CR_TOHOST_GBT16_EGROUP6_CTRL_PATH_ENCODING              0x0000  Encoding for every EPATH, 8 EPATHS per EGROUP
                                                                                  0: direct mode
                                                                                  1: 8b10b mode
                                                                                  2: HDLC mode
0x1d60 [RW 14:00]     CR_TOHOST_GBT16_EGROUP6_CTRL_EPROC_ENA              0x0000  Enable bits per EPROC
0x1d70 [RW 54:47] CR_FROMHOST_GBT16_EGROUP0_CTRL_REVERSE_ELINKS             0x00  enables bit reversing for the elink in the given epath
0x1d70 [RW 46:15] CR_FROMHOST_GBT16_EGROUP0_CTRL_PATH_ENCODING        0x00000000  Encoding for every EPATH, 8 EPATHS per EGROUP
                                                                                  0: direct mode
                                                                                  1: 8b10b mode
                                                                                  2: HDLC mode
                                                                                  greater than 3: TTC mode, see CentralRouter doc
0x1d70 [RW 14:00]   CR_FROMHOST_GBT16_EGROUP0_CTRL_EPROC_ENA              0x0000  Enable bits per EPROC
0x1d80 [RW 54:47] CR_FROMHOST_GBT16_EGROUP1_CTRL_REVERSE_ELINKS             0x00  enables bit reversing for the elink in the given epath
0x1d80 [RW 46:15] CR_FROMHOST_GBT16_EGROUP1_CTRL_PATH_ENCODING        0x00000000  Encoding for every EPATH, 8 EPATHS per EGROUP
                                                                                  0: direct mode
                                                                                  1: 8b10b mode
                                                                                  2: HDLC mode
                                                                                  greater than 3: TTC mode, see CentralRouter doc
0x1d80 [RW 14:00]   CR_FROMHOST_GBT16_EGROUP1_CTRL_EPROC_ENA              0x0000  Enable bits per EPROC
0x1d90 [RW 54:47] CR_FROMHOST_GBT16_EGROUP2_CTRL_REVERSE_ELINKS             0x00  enables bit reversing for the elink in the given epath
0x1d90 [RW 46:15] CR_FROMHOST_GBT16_EGROUP2_CTRL_PATH_ENCODING        0x00000000  Encoding for every EPATH, 8 EPATHS per EGROUP
                                                                                  0: direct mode
                                                                                  1: 8b10b mode
                                                                                  2: HDLC mode
                                                                                  greater than 3: TTC mode, see CentralRouter doc
0x1d90 [RW 14:00]   CR_FROMHOST_GBT16_EGROUP2_CTRL_EPROC_ENA              0x0000  Enable bits per EPROC
0x1da0 [RW 54:47] CR_FROMHOST_GBT16_EGROUP3_CTRL_REVERSE_ELINKS             0x00  enables bit reversing for the elink in the given epath
0x1da0 [RW 46:15] CR_FROMHOST_GBT16_EGROUP3_CTRL_PATH_ENCODING        0x00000000  Encoding for every EPATH, 8 EPATHS per EGROUP
                                                                                  0: direct mode
                                                                                  1: 8b10b mode
                                                                                  2: HDLC mode
                                                                                  greater than 3: TTC mode, see CentralRouter doc
0x1da0 [RW 14:00]   CR_FROMHOST_GBT16_EGROUP3_CTRL_EPROC_ENA              0x0000  Enable bits per EPROC
0x1db0 [RW 54:47] CR_FROMHOST_GBT16_EGROUP4_CTRL_REVERSE_ELINKS             0x00  enables bit reversing for the elink in the given epath
0x1db0 [RW 46:15] CR_FROMHOST_GBT16_EGROUP4_CTRL_PATH_ENCODING        0x00000000  Encoding for every EPATH, 8 EPATHS per EGROUP
                                                                                  0: direct mode
                                                                                  1: 8b10b mode
                                                                                  2: HDLC mode
                                                                                  greater than 3: TTC mode, see CentralRouter doc
0x1db0 [RW 14:00]   CR_FROMHOST_GBT16_EGROUP4_CTRL_EPROC_ENA              0x0000  Enable bits per EPROC
0x1dc0 [RW 58:51] CR_TOHOST_GBT17_EGROUP0_CTRL_INSTANT_TIMEOUT_ENA          0x00  instantly initiate a timeout for the given epath
0x1dc0 [RW 50:43] CR_TOHOST_GBT17_EGROUP0_CTRL_REVERSE_ELINKS               0x00  enables bit reversing for the elink in the given epath
0x1dc0 [RW 42:31] CR_TOHOST_GBT17_EGROUP0_CTRL_MAX_CHUNK_LEN               0x000  set the maximum length of a chunk, 0 disables truncation
0x1dc0 [RW 30:15] CR_TOHOST_GBT17_EGROUP0_CTRL_PATH_ENCODING              0x0000  Encoding for every EPATH, 8 EPATHS per EGROUP
                                                                                  0: direct mode
                                                                                  1: 8b10b mode
                                                                                  2: HDLC mode
0x1dc0 [RW 14:00]     CR_TOHOST_GBT17_EGROUP0_CTRL_EPROC_ENA              0x0000  Enable bits per EPROC
0x1dd0 [RW 58:51] CR_TOHOST_GBT17_EGROUP1_CTRL_INSTANT_TIMEOUT_ENA          0x00  instantly initiate a timeout for the given epath
0x1dd0 [RW 50:43] CR_TOHOST_GBT17_EGROUP1_CTRL_REVERSE_ELINKS               0x00  enables bit reversing for the elink in the given epath
0x1dd0 [RW 42:31] CR_TOHOST_GBT17_EGROUP1_CTRL_MAX_CHUNK_LEN               0x000  set the maximum length of a chunk, 0 disables truncation
0x1dd0 [RW 30:15] CR_TOHOST_GBT17_EGROUP1_CTRL_PATH_ENCODING              0x0000  Encoding for every EPATH, 8 EPATHS per EGROUP
                                                                                  0: direct mode
                                                                                  1: 8b10b mode
                                                                                  2: HDLC mode
0x1dd0 [RW 14:00]     CR_TOHOST_GBT17_EGROUP1_CTRL_EPROC_ENA              0x0000  Enable bits per EPROC
0x1de0 [RW 58:51] CR_TOHOST_GBT17_EGROUP2_CTRL_INSTANT_TIMEOUT_ENA          0x00  instantly initiate a timeout for the given epath
0x1de0 [RW 50:43] CR_TOHOST_GBT17_EGROUP2_CTRL_REVERSE_ELINKS               0x00  enables bit reversing for the elink in the given epath
0x1de0 [RW 42:31] CR_TOHOST_GBT17_EGROUP2_CTRL_MAX_CHUNK_LEN               0x000  set the maximum length of a chunk, 0 disables truncation
0x1de0 [RW 30:15] CR_TOHOST_GBT17_EGROUP2_CTRL_PATH_ENCODING              0x0000  Encoding for every EPATH, 8 EPATHS per EGROUP
                                                                                  0: direct mode
                                                                                  1: 8b10b mode
                                                                                  2: HDLC mode
0x1de0 [RW 14:00]     CR_TOHOST_GBT17_EGROUP2_CTRL_EPROC_ENA              0x0000  Enable bits per EPROC
0x1df0 [RW 58:51] CR_TOHOST_GBT17_EGROUP3_CTRL_INSTANT_TIMEOUT_ENA          0x00  instantly initiate a timeout for the given epath
0x1df0 [RW 50:43] CR_TOHOST_GBT17_EGROUP3_CTRL_REVERSE_ELINKS               0x00  enables bit reversing for the elink in the given epath
0x1df0 [RW 42:31] CR_TOHOST_GBT17_EGROUP3_CTRL_MAX_CHUNK_LEN               0x000  set the maximum length of a chunk, 0 disables truncation
0x1df0 [RW 30:15] CR_TOHOST_GBT17_EGROUP3_CTRL_PATH_ENCODING              0x0000  Encoding for every EPATH, 8 EPATHS per EGROUP
                                                                                  0: direct mode
                                                                                  1: 8b10b mode
                                                                                  2: HDLC mode
0x1df0 [RW 14:00]     CR_TOHOST_GBT17_EGROUP3_CTRL_EPROC_ENA              0x0000  Enable bits per EPROC
0x1e00 [RW 58:51] CR_TOHOST_GBT17_EGROUP4_CTRL_INSTANT_TIMEOUT_ENA          0x00  instantly initiate a timeout for the given epath
0x1e00 [RW 50:43] CR_TOHOST_GBT17_EGROUP4_CTRL_REVERSE_ELINKS               0x00  enables bit reversing for the elink in the given epath
0x1e00 [RW 42:31] CR_TOHOST_GBT17_EGROUP4_CTRL_MAX_CHUNK_LEN               0x000  set the maximum length of a chunk, 0 disables truncation
0x1e00 [RW 30:15] CR_TOHOST_GBT17_EGROUP4_CTRL_PATH_ENCODING              0x0000  Encoding for every EPATH, 8 EPATHS per EGROUP
                                                                                  0: direct mode
                                                                                  1: 8b10b mode
                                                                                  2: HDLC mode
0x1e00 [RW 14:00]     CR_TOHOST_GBT17_EGROUP4_CTRL_EPROC_ENA              0x0000  Enable bits per EPROC
0x1e10 [RW 58:51] CR_TOHOST_GBT17_EGROUP5_CTRL_INSTANT_TIMEOUT_ENA          0x00  instantly initiate a timeout for the given epath
0x1e10 [RW 50:43] CR_TOHOST_GBT17_EGROUP5_CTRL_REVERSE_ELINKS               0x00  enables bit reversing for the elink in the given epath
0x1e10 [RW 42:31] CR_TOHOST_GBT17_EGROUP5_CTRL_MAX_CHUNK_LEN               0x000  set the maximum length of a chunk, 0 disables truncation
0x1e10 [RW 30:15] CR_TOHOST_GBT17_EGROUP5_CTRL_PATH_ENCODING              0x0000  Encoding for every EPATH, 8 EPATHS per EGROUP
                                                                                  0: direct mode
                                                                                  1: 8b10b mode
                                                                                  2: HDLC mode
0x1e10 [RW 14:00]     CR_TOHOST_GBT17_EGROUP5_CTRL_EPROC_ENA              0x0000  Enable bits per EPROC
0x1e20 [RW 58:51] CR_TOHOST_GBT17_EGROUP6_CTRL_INSTANT_TIMEOUT_ENA          0x00  instantly initiate a timeout for the given epath
0x1e20 [RW 50:43] CR_TOHOST_GBT17_EGROUP6_CTRL_REVERSE_ELINKS               0x00  enables bit reversing for the elink in the given epath
0x1e20 [RW 42:31] CR_TOHOST_GBT17_EGROUP6_CTRL_MAX_CHUNK_LEN               0x000  set the maximum length of a chunk, 0 disables truncation
0x1e20 [RW 30:15] CR_TOHOST_GBT17_EGROUP6_CTRL_PATH_ENCODING              0x0000  Encoding for every EPATH, 8 EPATHS per EGROUP
                                                                                  0: direct mode
                                                                                  1: 8b10b mode
                                                                                  2: HDLC mode
0x1e20 [RW 14:00]     CR_TOHOST_GBT17_EGROUP6_CTRL_EPROC_ENA              0x0000  Enable bits per EPROC
0x1e30 [RW 54:47] CR_FROMHOST_GBT17_EGROUP0_CTRL_REVERSE_ELINKS             0x00  enables bit reversing for the elink in the given epath
0x1e30 [RW 46:15] CR_FROMHOST_GBT17_EGROUP0_CTRL_PATH_ENCODING        0x00000000  Encoding for every EPATH, 8 EPATHS per EGROUP
                                                                                  0: direct mode
                                                                                  1: 8b10b mode
                                                                                  2: HDLC mode
                                                                                  greater than 3: TTC mode, see CentralRouter doc
0x1e30 [RW 14:00]   CR_FROMHOST_GBT17_EGROUP0_CTRL_EPROC_ENA              0x0000  Enable bits per EPROC
0x1e40 [RW 54:47] CR_FROMHOST_GBT17_EGROUP1_CTRL_REVERSE_ELINKS             0x00  enables bit reversing for the elink in the given epath
0x1e40 [RW 46:15] CR_FROMHOST_GBT17_EGROUP1_CTRL_PATH_ENCODING        0x00000000  Encoding for every EPATH, 8 EPATHS per EGROUP
                                                                                  0: direct mode
                                                                                  1: 8b10b mode
                                                                                  2: HDLC mode
                                                                                  greater than 3: TTC mode, see CentralRouter doc
0x1e40 [RW 14:00]   CR_FROMHOST_GBT17_EGROUP1_CTRL_EPROC_ENA              0x0000  Enable bits per EPROC
0x1e50 [RW 54:47] CR_FROMHOST_GBT17_EGROUP2_CTRL_REVERSE_ELINKS             0x00  enables bit reversing for the elink in the given epath
0x1e50 [RW 46:15] CR_FROMHOST_GBT17_EGROUP2_CTRL_PATH_ENCODING        0x00000000  Encoding for every EPATH, 8 EPATHS per EGROUP
                                                                                  0: direct mode
                                                                                  1: 8b10b mode
                                                                                  2: HDLC mode
                                                                                  greater than 3: TTC mode, see CentralRouter doc
0x1e50 [RW 14:00]   CR_FROMHOST_GBT17_EGROUP2_CTRL_EPROC_ENA              0x0000  Enable bits per EPROC
0x1e60 [RW 54:47] CR_FROMHOST_GBT17_EGROUP3_CTRL_REVERSE_ELINKS             0x00  enables bit reversing for the elink in the given epath
0x1e60 [RW 46:15] CR_FROMHOST_GBT17_EGROUP3_CTRL_PATH_ENCODING        0x00000000  Encoding for every EPATH, 8 EPATHS per EGROUP
                                                                                  0: direct mode
                                                                                  1: 8b10b mode
                                                                                  2: HDLC mode
                                                                                  greater than 3: TTC mode, see CentralRouter doc
0x1e60 [RW 14:00]   CR_FROMHOST_GBT17_EGROUP3_CTRL_EPROC_ENA              0x0000  Enable bits per EPROC
0x1e70 [RW 54:47] CR_FROMHOST_GBT17_EGROUP4_CTRL_REVERSE_ELINKS             0x00  enables bit reversing for the elink in the given epath
0x1e70 [RW 46:15] CR_FROMHOST_GBT17_EGROUP4_CTRL_PATH_ENCODING        0x00000000  Encoding for every EPATH, 8 EPATHS per EGROUP
                                                                                  0: direct mode
                                                                                  1: 8b10b mode
                                                                                  2: HDLC mode
                                                                                  greater than 3: TTC mode, see CentralRouter doc
0x1e70 [RW 14:00]   CR_FROMHOST_GBT17_EGROUP4_CTRL_EPROC_ENA              0x0000  Enable bits per EPROC
0x1e80 [RW 58:51] CR_TOHOST_GBT18_EGROUP0_CTRL_INSTANT_TIMEOUT_ENA          0x00  instantly initiate a timeout for the given epath
0x1e80 [RW 50:43] CR_TOHOST_GBT18_EGROUP0_CTRL_REVERSE_ELINKS               0x00  enables bit reversing for the elink in the given epath
0x1e80 [RW 42:31] CR_TOHOST_GBT18_EGROUP0_CTRL_MAX_CHUNK_LEN               0x000  set the maximum length of a chunk, 0 disables truncation
0x1e80 [RW 30:15] CR_TOHOST_GBT18_EGROUP0_CTRL_PATH_ENCODING              0x0000  Encoding for every EPATH, 8 EPATHS per EGROUP
                                                                                  0: direct mode
                                                                                  1: 8b10b mode
                                                                                  2: HDLC mode
0x1e80 [RW 14:00]     CR_TOHOST_GBT18_EGROUP0_CTRL_EPROC_ENA              0x0000  Enable bits per EPROC
0x1e90 [RW 58:51] CR_TOHOST_GBT18_EGROUP1_CTRL_INSTANT_TIMEOUT_ENA          0x00  instantly initiate a timeout for the given epath
0x1e90 [RW 50:43] CR_TOHOST_GBT18_EGROUP1_CTRL_REVERSE_ELINKS               0x00  enables bit reversing for the elink in the given epath
0x1e90 [RW 42:31] CR_TOHOST_GBT18_EGROUP1_CTRL_MAX_CHUNK_LEN               0x000  set the maximum length of a chunk, 0 disables truncation
0x1e90 [RW 30:15] CR_TOHOST_GBT18_EGROUP1_CTRL_PATH_ENCODING              0x0000  Encoding for every EPATH, 8 EPATHS per EGROUP
                                                                                  0: direct mode
                                                                                  1: 8b10b mode
                                                                                  2: HDLC mode
0x1e90 [RW 14:00]     CR_TOHOST_GBT18_EGROUP1_CTRL_EPROC_ENA              0x0000  Enable bits per EPROC
0x1ea0 [RW 58:51] CR_TOHOST_GBT18_EGROUP2_CTRL_INSTANT_TIMEOUT_ENA          0x00  instantly initiate a timeout for the given epath
0x1ea0 [RW 50:43] CR_TOHOST_GBT18_EGROUP2_CTRL_REVERSE_ELINKS               0x00  enables bit reversing for the elink in the given epath
0x1ea0 [RW 42:31] CR_TOHOST_GBT18_EGROUP2_CTRL_MAX_CHUNK_LEN               0x000  set the maximum length of a chunk, 0 disables truncation
0x1ea0 [RW 30:15] CR_TOHOST_GBT18_EGROUP2_CTRL_PATH_ENCODING              0x0000  Encoding for every EPATH, 8 EPATHS per EGROUP
                                                                                  0: direct mode
                                                                                  1: 8b10b mode
                                                                                  2: HDLC mode
0x1ea0 [RW 14:00]     CR_TOHOST_GBT18_EGROUP2_CTRL_EPROC_ENA              0x0000  Enable bits per EPROC
0x1eb0 [RW 58:51] CR_TOHOST_GBT18_EGROUP3_CTRL_INSTANT_TIMEOUT_ENA          0x00  instantly initiate a timeout for the given epath
0x1eb0 [RW 50:43] CR_TOHOST_GBT18_EGROUP3_CTRL_REVERSE_ELINKS               0x00  enables bit reversing for the elink in the given epath
0x1eb0 [RW 42:31] CR_TOHOST_GBT18_EGROUP3_CTRL_MAX_CHUNK_LEN               0x000  set the maximum length of a chunk, 0 disables truncation
0x1eb0 [RW 30:15] CR_TOHOST_GBT18_EGROUP3_CTRL_PATH_ENCODING              0x0000  Encoding for every EPATH, 8 EPATHS per EGROUP
                                                                                  0: direct mode
                                                                                  1: 8b10b mode
                                                                                  2: HDLC mode
0x1eb0 [RW 14:00]     CR_TOHOST_GBT18_EGROUP3_CTRL_EPROC_ENA              0x0000  Enable bits per EPROC
0x1ec0 [RW 58:51] CR_TOHOST_GBT18_EGROUP4_CTRL_INSTANT_TIMEOUT_ENA          0x00  instantly initiate a timeout for the given epath
0x1ec0 [RW 50:43] CR_TOHOST_GBT18_EGROUP4_CTRL_REVERSE_ELINKS               0x00  enables bit reversing for the elink in the given epath
0x1ec0 [RW 42:31] CR_TOHOST_GBT18_EGROUP4_CTRL_MAX_CHUNK_LEN               0x000  set the maximum length of a chunk, 0 disables truncation
0x1ec0 [RW 30:15] CR_TOHOST_GBT18_EGROUP4_CTRL_PATH_ENCODING              0x0000  Encoding for every EPATH, 8 EPATHS per EGROUP
                                                                                  0: direct mode
                                                                                  1: 8b10b mode
                                                                                  2: HDLC mode
0x1ec0 [RW 14:00]     CR_TOHOST_GBT18_EGROUP4_CTRL_EPROC_ENA              0x0000  Enable bits per EPROC
0x1ed0 [RW 58:51] CR_TOHOST_GBT18_EGROUP5_CTRL_INSTANT_TIMEOUT_ENA          0x00  instantly initiate a timeout for the given epath
0x1ed0 [RW 50:43] CR_TOHOST_GBT18_EGROUP5_CTRL_REVERSE_ELINKS               0x00  enables bit reversing for the elink in the given epath
0x1ed0 [RW 42:31] CR_TOHOST_GBT18_EGROUP5_CTRL_MAX_CHUNK_LEN               0x000  set the maximum length of a chunk, 0 disables truncation
0x1ed0 [RW 30:15] CR_TOHOST_GBT18_EGROUP5_CTRL_PATH_ENCODING              0x0000  Encoding for every EPATH, 8 EPATHS per EGROUP
                                                                                  0: direct mode
                                                                                  1: 8b10b mode
                                                                                  2: HDLC mode
0x1ed0 [RW 14:00]     CR_TOHOST_GBT18_EGROUP5_CTRL_EPROC_ENA              0x0000  Enable bits per EPROC
0x1ee0 [RW 58:51] CR_TOHOST_GBT18_EGROUP6_CTRL_INSTANT_TIMEOUT_ENA          0x00  instantly initiate a timeout for the given epath
0x1ee0 [RW 50:43] CR_TOHOST_GBT18_EGROUP6_CTRL_REVERSE_ELINKS               0x00  enables bit reversing for the elink in the given epath
0x1ee0 [RW 42:31] CR_TOHOST_GBT18_EGROUP6_CTRL_MAX_CHUNK_LEN               0x000  set the maximum length of a chunk, 0 disables truncation
0x1ee0 [RW 30:15] CR_TOHOST_GBT18_EGROUP6_CTRL_PATH_ENCODING              0x0000  Encoding for every EPATH, 8 EPATHS per EGROUP
                                                                                  0: direct mode
                                                                                  1: 8b10b mode
                                                                                  2: HDLC mode
0x1ee0 [RW 14:00]     CR_TOHOST_GBT18_EGROUP6_CTRL_EPROC_ENA              0x0000  Enable bits per EPROC
0x1ef0 [RW 54:47] CR_FROMHOST_GBT18_EGROUP0_CTRL_REVERSE_ELINKS             0x00  enables bit reversing for the elink in the given epath
0x1ef0 [RW 46:15] CR_FROMHOST_GBT18_EGROUP0_CTRL_PATH_ENCODING        0x00000000  Encoding for every EPATH, 8 EPATHS per EGROUP
                                                                                  0: direct mode
                                                                                  1: 8b10b mode
                                                                                  2: HDLC mode
                                                                                  greater than 3: TTC mode, see CentralRouter doc
0x1ef0 [RW 14:00]   CR_FROMHOST_GBT18_EGROUP0_CTRL_EPROC_ENA              0x0000  Enable bits per EPROC
0x1f00 [RW 54:47] CR_FROMHOST_GBT18_EGROUP1_CTRL_REVERSE_ELINKS             0x00  enables bit reversing for the elink in the given epath
0x1f00 [RW 46:15] CR_FROMHOST_GBT18_EGROUP1_CTRL_PATH_ENCODING        0x00000000  Encoding for every EPATH, 8 EPATHS per EGROUP
                                                                                  0: direct mode
                                                                                  1: 8b10b mode
                                                                                  2: HDLC mode
                                                                                  greater than 3: TTC mode, see CentralRouter doc
0x1f00 [RW 14:00]   CR_FROMHOST_GBT18_EGROUP1_CTRL_EPROC_ENA              0x0000  Enable bits per EPROC
0x1f10 [RW 54:47] CR_FROMHOST_GBT18_EGROUP2_CTRL_REVERSE_ELINKS             0x00  enables bit reversing for the elink in the given epath
0x1f10 [RW 46:15] CR_FROMHOST_GBT18_EGROUP2_CTRL_PATH_ENCODING        0x00000000  Encoding for every EPATH, 8 EPATHS per EGROUP
                                                                                  0: direct mode
                                                                                  1: 8b10b mode
                                                                                  2: HDLC mode
                                                                                  greater than 3: TTC mode, see CentralRouter doc
0x1f10 [RW 14:00]   CR_FROMHOST_GBT18_EGROUP2_CTRL_EPROC_ENA              0x0000  Enable bits per EPROC
0x1f20 [RW 54:47] CR_FROMHOST_GBT18_EGROUP3_CTRL_REVERSE_ELINKS             0x00  enables bit reversing for the elink in the given epath
0x1f20 [RW 46:15] CR_FROMHOST_GBT18_EGROUP3_CTRL_PATH_ENCODING        0x00000000  Encoding for every EPATH, 8 EPATHS per EGROUP
                                                                                  0: direct mode
                                                                                  1: 8b10b mode
                                                                                  2: HDLC mode
                                                                                  greater than 3: TTC mode, see CentralRouter doc
0x1f20 [RW 14:00]   CR_FROMHOST_GBT18_EGROUP3_CTRL_EPROC_ENA              0x0000  Enable bits per EPROC
0x1f30 [RW 54:47] CR_FROMHOST_GBT18_EGROUP4_CTRL_REVERSE_ELINKS             0x00  enables bit reversing for the elink in the given epath
0x1f30 [RW 46:15] CR_FROMHOST_GBT18_EGROUP4_CTRL_PATH_ENCODING        0x00000000  Encoding for every EPATH, 8 EPATHS per EGROUP
                                                                                  0: direct mode
                                                                                  1: 8b10b mode
                                                                                  2: HDLC mode
                                                                                  greater than 3: TTC mode, see CentralRouter doc
0x1f30 [RW 14:00]   CR_FROMHOST_GBT18_EGROUP4_CTRL_EPROC_ENA              0x0000  Enable bits per EPROC
0x1f40 [RW 58:51] CR_TOHOST_GBT19_EGROUP0_CTRL_INSTANT_TIMEOUT_ENA          0x00  instantly initiate a timeout for the given epath
0x1f40 [RW 50:43] CR_TOHOST_GBT19_EGROUP0_CTRL_REVERSE_ELINKS               0x00  enables bit reversing for the elink in the given epath
0x1f40 [RW 42:31] CR_TOHOST_GBT19_EGROUP0_CTRL_MAX_CHUNK_LEN               0x000  set the maximum length of a chunk, 0 disables truncation
0x1f40 [RW 30:15] CR_TOHOST_GBT19_EGROUP0_CTRL_PATH_ENCODING              0x0000  Encoding for every EPATH, 8 EPATHS per EGROUP
                                                                                  0: direct mode
                                                                                  1: 8b10b mode
                                                                                  2: HDLC mode
0x1f40 [RW 14:00]     CR_TOHOST_GBT19_EGROUP0_CTRL_EPROC_ENA              0x0000  Enable bits per EPROC
0x1f50 [RW 58:51] CR_TOHOST_GBT19_EGROUP1_CTRL_INSTANT_TIMEOUT_ENA          0x00  instantly initiate a timeout for the given epath
0x1f50 [RW 50:43] CR_TOHOST_GBT19_EGROUP1_CTRL_REVERSE_ELINKS               0x00  enables bit reversing for the elink in the given epath
0x1f50 [RW 42:31] CR_TOHOST_GBT19_EGROUP1_CTRL_MAX_CHUNK_LEN               0x000  set the maximum length of a chunk, 0 disables truncation
0x1f50 [RW 30:15] CR_TOHOST_GBT19_EGROUP1_CTRL_PATH_ENCODING              0x0000  Encoding for every EPATH, 8 EPATHS per EGROUP
                                                                                  0: direct mode
                                                                                  1: 8b10b mode
                                                                                  2: HDLC mode
0x1f50 [RW 14:00]     CR_TOHOST_GBT19_EGROUP1_CTRL_EPROC_ENA              0x0000  Enable bits per EPROC
0x1f60 [RW 58:51] CR_TOHOST_GBT19_EGROUP2_CTRL_INSTANT_TIMEOUT_ENA          0x00  instantly initiate a timeout for the given epath
0x1f60 [RW 50:43] CR_TOHOST_GBT19_EGROUP2_CTRL_REVERSE_ELINKS               0x00  enables bit reversing for the elink in the given epath
0x1f60 [RW 42:31] CR_TOHOST_GBT19_EGROUP2_CTRL_MAX_CHUNK_LEN               0x000  set the maximum length of a chunk, 0 disables truncation
0x1f60 [RW 30:15] CR_TOHOST_GBT19_EGROUP2_CTRL_PATH_ENCODING              0x0000  Encoding for every EPATH, 8 EPATHS per EGROUP
                                                                                  0: direct mode
                                                                                  1: 8b10b mode
                                                                                  2: HDLC mode
0x1f60 [RW 14:00]     CR_TOHOST_GBT19_EGROUP2_CTRL_EPROC_ENA              0x0000  Enable bits per EPROC
0x1f70 [RW 58:51] CR_TOHOST_GBT19_EGROUP3_CTRL_INSTANT_TIMEOUT_ENA          0x00  instantly initiate a timeout for the given epath
0x1f70 [RW 50:43] CR_TOHOST_GBT19_EGROUP3_CTRL_REVERSE_ELINKS               0x00  enables bit reversing for the elink in the given epath
0x1f70 [RW 42:31] CR_TOHOST_GBT19_EGROUP3_CTRL_MAX_CHUNK_LEN               0x000  set the maximum length of a chunk, 0 disables truncation
0x1f70 [RW 30:15] CR_TOHOST_GBT19_EGROUP3_CTRL_PATH_ENCODING              0x0000  Encoding for every EPATH, 8 EPATHS per EGROUP
                                                                                  0: direct mode
                                                                                  1: 8b10b mode
                                                                                  2: HDLC mode
0x1f70 [RW 14:00]     CR_TOHOST_GBT19_EGROUP3_CTRL_EPROC_ENA              0x0000  Enable bits per EPROC
0x1f80 [RW 58:51] CR_TOHOST_GBT19_EGROUP4_CTRL_INSTANT_TIMEOUT_ENA          0x00  instantly initiate a timeout for the given epath
0x1f80 [RW 50:43] CR_TOHOST_GBT19_EGROUP4_CTRL_REVERSE_ELINKS               0x00  enables bit reversing for the elink in the given epath
0x1f80 [RW 42:31] CR_TOHOST_GBT19_EGROUP4_CTRL_MAX_CHUNK_LEN               0x000  set the maximum length of a chunk, 0 disables truncation
0x1f80 [RW 30:15] CR_TOHOST_GBT19_EGROUP4_CTRL_PATH_ENCODING              0x0000  Encoding for every EPATH, 8 EPATHS per EGROUP
                                                                                  0: direct mode
                                                                                  1: 8b10b mode
                                                                                  2: HDLC mode
0x1f80 [RW 14:00]     CR_TOHOST_GBT19_EGROUP4_CTRL_EPROC_ENA              0x0000  Enable bits per EPROC
0x1f90 [RW 58:51] CR_TOHOST_GBT19_EGROUP5_CTRL_INSTANT_TIMEOUT_ENA          0x00  instantly initiate a timeout for the given epath
0x1f90 [RW 50:43] CR_TOHOST_GBT19_EGROUP5_CTRL_REVERSE_ELINKS               0x00  enables bit reversing for the elink in the given epath
0x1f90 [RW 42:31] CR_TOHOST_GBT19_EGROUP5_CTRL_MAX_CHUNK_LEN               0x000  set the maximum length of a chunk, 0 disables truncation
0x1f90 [RW 30:15] CR_TOHOST_GBT19_EGROUP5_CTRL_PATH_ENCODING              0x0000  Encoding for every EPATH, 8 EPATHS per EGROUP
                                                                                  0: direct mode
                                                                                  1: 8b10b mode
                                                                                  2: HDLC mode
0x1f90 [RW 14:00]     CR_TOHOST_GBT19_EGROUP5_CTRL_EPROC_ENA              0x0000  Enable bits per EPROC
0x1fa0 [RW 58:51] CR_TOHOST_GBT19_EGROUP6_CTRL_INSTANT_TIMEOUT_ENA          0x00  instantly initiate a timeout for the given epath
0x1fa0 [RW 50:43] CR_TOHOST_GBT19_EGROUP6_CTRL_REVERSE_ELINKS               0x00  enables bit reversing for the elink in the given epath
0x1fa0 [RW 42:31] CR_TOHOST_GBT19_EGROUP6_CTRL_MAX_CHUNK_LEN               0x000  set the maximum length of a chunk, 0 disables truncation
0x1fa0 [RW 30:15] CR_TOHOST_GBT19_EGROUP6_CTRL_PATH_ENCODING              0x0000  Encoding for every EPATH, 8 EPATHS per EGROUP
                                                                                  0: direct mode
                                                                                  1: 8b10b mode
                                                                                  2: HDLC mode
0x1fa0 [RW 14:00]     CR_TOHOST_GBT19_EGROUP6_CTRL_EPROC_ENA              0x0000  Enable bits per EPROC
0x1fb0 [RW 54:47] CR_FROMHOST_GBT19_EGROUP0_CTRL_REVERSE_ELINKS             0x00  enables bit reversing for the elink in the given epath
0x1fb0 [RW 46:15] CR_FROMHOST_GBT19_EGROUP0_CTRL_PATH_ENCODING        0x00000000  Encoding for every EPATH, 8 EPATHS per EGROUP
                                                                                  0: direct mode
                                                                                  1: 8b10b mode
                                                                                  2: HDLC mode
                                                                                  greater than 3: TTC mode, see CentralRouter doc
0x1fb0 [RW 14:00]   CR_FROMHOST_GBT19_EGROUP0_CTRL_EPROC_ENA              0x0000  Enable bits per EPROC
0x1fc0 [RW 54:47] CR_FROMHOST_GBT19_EGROUP1_CTRL_REVERSE_ELINKS             0x00  enables bit reversing for the elink in the given epath
0x1fc0 [RW 46:15] CR_FROMHOST_GBT19_EGROUP1_CTRL_PATH_ENCODING        0x00000000  Encoding for every EPATH, 8 EPATHS per EGROUP
                                                                                  0: direct mode
                                                                                  1: 8b10b mode
                                                                                  2: HDLC mode
                                                                                  greater than 3: TTC mode, see CentralRouter doc
0x1fc0 [RW 14:00]   CR_FROMHOST_GBT19_EGROUP1_CTRL_EPROC_ENA              0x0000  Enable bits per EPROC
0x1fd0 [RW 54:47] CR_FROMHOST_GBT19_EGROUP2_CTRL_REVERSE_ELINKS             0x00  enables bit reversing for the elink in the given epath
0x1fd0 [RW 46:15] CR_FROMHOST_GBT19_EGROUP2_CTRL_PATH_ENCODING        0x00000000  Encoding for every EPATH, 8 EPATHS per EGROUP
                                                                                  0: direct mode
                                                                                  1: 8b10b mode
                                                                                  2: HDLC mode
                                                                                  greater than 3: TTC mode, see CentralRouter doc
0x1fd0 [RW 14:00]   CR_FROMHOST_GBT19_EGROUP2_CTRL_EPROC_ENA              0x0000  Enable bits per EPROC
0x1fe0 [RW 54:47] CR_FROMHOST_GBT19_EGROUP3_CTRL_REVERSE_ELINKS             0x00  enables bit reversing for the elink in the given epath
0x1fe0 [RW 46:15] CR_FROMHOST_GBT19_EGROUP3_CTRL_PATH_ENCODING        0x00000000  Encoding for every EPATH, 8 EPATHS per EGROUP
                                                                                  0: direct mode
                                                                                  1: 8b10b mode
                                                                                  2: HDLC mode
                                                                                  greater than 3: TTC mode, see CentralRouter doc
0x1fe0 [RW 14:00]   CR_FROMHOST_GBT19_EGROUP3_CTRL_EPROC_ENA              0x0000  Enable bits per EPROC
0x1ff0 [RW 54:47] CR_FROMHOST_GBT19_EGROUP4_CTRL_REVERSE_ELINKS             0x00  enables bit reversing for the elink in the given epath
0x1ff0 [RW 46:15] CR_FROMHOST_GBT19_EGROUP4_CTRL_PATH_ENCODING        0x00000000  Encoding for every EPATH, 8 EPATHS per EGROUP
                                                                                  0: direct mode
                                                                                  1: 8b10b mode
                                                                                  2: HDLC mode
                                                                                  greater than 3: TTC mode, see CentralRouter doc
0x1ff0 [RW 14:00]   CR_FROMHOST_GBT19_EGROUP4_CTRL_EPROC_ENA              0x0000  Enable bits per EPROC
0x2000 [RW 58:51] CR_TOHOST_GBT20_EGROUP0_CTRL_INSTANT_TIMEOUT_ENA          0x00  instantly initiate a timeout for the given epath
0x2000 [RW 50:43] CR_TOHOST_GBT20_EGROUP0_CTRL_REVERSE_ELINKS               0x00  enables bit reversing for the elink in the given epath
0x2000 [RW 42:31] CR_TOHOST_GBT20_EGROUP0_CTRL_MAX_CHUNK_LEN               0x000  set the maximum length of a chunk, 0 disables truncation
0x2000 [RW 30:15] CR_TOHOST_GBT20_EGROUP0_CTRL_PATH_ENCODING              0x0000  Encoding for every EPATH, 8 EPATHS per EGROUP
                                                                                  0: direct mode
                                                                                  1: 8b10b mode
                                                                                  2: HDLC mode
0x2000 [RW 14:00]     CR_TOHOST_GBT20_EGROUP0_CTRL_EPROC_ENA              0x0000  Enable bits per EPROC
0x2010 [RW 58:51] CR_TOHOST_GBT20_EGROUP1_CTRL_INSTANT_TIMEOUT_ENA          0x00  instantly initiate a timeout for the given epath
0x2010 [RW 50:43] CR_TOHOST_GBT20_EGROUP1_CTRL_REVERSE_ELINKS               0x00  enables bit reversing for the elink in the given epath
0x2010 [RW 42:31] CR_TOHOST_GBT20_EGROUP1_CTRL_MAX_CHUNK_LEN               0x000  set the maximum length of a chunk, 0 disables truncation
0x2010 [RW 30:15] CR_TOHOST_GBT20_EGROUP1_CTRL_PATH_ENCODING              0x0000  Encoding for every EPATH, 8 EPATHS per EGROUP
                                                                                  0: direct mode
                                                                                  1: 8b10b mode
                                                                                  2: HDLC mode
0x2010 [RW 14:00]     CR_TOHOST_GBT20_EGROUP1_CTRL_EPROC_ENA              0x0000  Enable bits per EPROC
0x2020 [RW 58:51] CR_TOHOST_GBT20_EGROUP2_CTRL_INSTANT_TIMEOUT_ENA          0x00  instantly initiate a timeout for the given epath
0x2020 [RW 50:43] CR_TOHOST_GBT20_EGROUP2_CTRL_REVERSE_ELINKS               0x00  enables bit reversing for the elink in the given epath
0x2020 [RW 42:31] CR_TOHOST_GBT20_EGROUP2_CTRL_MAX_CHUNK_LEN               0x000  set the maximum length of a chunk, 0 disables truncation
0x2020 [RW 30:15] CR_TOHOST_GBT20_EGROUP2_CTRL_PATH_ENCODING              0x0000  Encoding for every EPATH, 8 EPATHS per EGROUP
                                                                                  0: direct mode
                                                                                  1: 8b10b mode
                                                                                  2: HDLC mode
0x2020 [RW 14:00]     CR_TOHOST_GBT20_EGROUP2_CTRL_EPROC_ENA              0x0000  Enable bits per EPROC
0x2030 [RW 58:51] CR_TOHOST_GBT20_EGROUP3_CTRL_INSTANT_TIMEOUT_ENA          0x00  instantly initiate a timeout for the given epath
0x2030 [RW 50:43] CR_TOHOST_GBT20_EGROUP3_CTRL_REVERSE_ELINKS               0x00  enables bit reversing for the elink in the given epath
0x2030 [RW 42:31] CR_TOHOST_GBT20_EGROUP3_CTRL_MAX_CHUNK_LEN               0x000  set the maximum length of a chunk, 0 disables truncation
0x2030 [RW 30:15] CR_TOHOST_GBT20_EGROUP3_CTRL_PATH_ENCODING              0x0000  Encoding for every EPATH, 8 EPATHS per EGROUP
                                                                                  0: direct mode
                                                                                  1: 8b10b mode
                                                                                  2: HDLC mode
0x2030 [RW 14:00]     CR_TOHOST_GBT20_EGROUP3_CTRL_EPROC_ENA              0x0000  Enable bits per EPROC
0x2040 [RW 58:51] CR_TOHOST_GBT20_EGROUP4_CTRL_INSTANT_TIMEOUT_ENA          0x00  instantly initiate a timeout for the given epath
0x2040 [RW 50:43] CR_TOHOST_GBT20_EGROUP4_CTRL_REVERSE_ELINKS               0x00  enables bit reversing for the elink in the given epath
0x2040 [RW 42:31] CR_TOHOST_GBT20_EGROUP4_CTRL_MAX_CHUNK_LEN               0x000  set the maximum length of a chunk, 0 disables truncation
0x2040 [RW 30:15] CR_TOHOST_GBT20_EGROUP4_CTRL_PATH_ENCODING              0x0000  Encoding for every EPATH, 8 EPATHS per EGROUP
                                                                                  0: direct mode
                                                                                  1: 8b10b mode
                                                                                  2: HDLC mode
0x2040 [RW 14:00]     CR_TOHOST_GBT20_EGROUP4_CTRL_EPROC_ENA              0x0000  Enable bits per EPROC
0x2050 [RW 58:51] CR_TOHOST_GBT20_EGROUP5_CTRL_INSTANT_TIMEOUT_ENA          0x00  instantly initiate a timeout for the given epath
0x2050 [RW 50:43] CR_TOHOST_GBT20_EGROUP5_CTRL_REVERSE_ELINKS               0x00  enables bit reversing for the elink in the given epath
0x2050 [RW 42:31] CR_TOHOST_GBT20_EGROUP5_CTRL_MAX_CHUNK_LEN               0x000  set the maximum length of a chunk, 0 disables truncation
0x2050 [RW 30:15] CR_TOHOST_GBT20_EGROUP5_CTRL_PATH_ENCODING              0x0000  Encoding for every EPATH, 8 EPATHS per EGROUP
                                                                                  0: direct mode
                                                                                  1: 8b10b mode
                                                                                  2: HDLC mode
0x2050 [RW 14:00]     CR_TOHOST_GBT20_EGROUP5_CTRL_EPROC_ENA              0x0000  Enable bits per EPROC
0x2060 [RW 58:51] CR_TOHOST_GBT20_EGROUP6_CTRL_INSTANT_TIMEOUT_ENA          0x00  instantly initiate a timeout for the given epath
0x2060 [RW 50:43] CR_TOHOST_GBT20_EGROUP6_CTRL_REVERSE_ELINKS               0x00  enables bit reversing for the elink in the given epath
0x2060 [RW 42:31] CR_TOHOST_GBT20_EGROUP6_CTRL_MAX_CHUNK_LEN               0x000  set the maximum length of a chunk, 0 disables truncation
0x2060 [RW 30:15] CR_TOHOST_GBT20_EGROUP6_CTRL_PATH_ENCODING              0x0000  Encoding for every EPATH, 8 EPATHS per EGROUP
                                                                                  0: direct mode
                                                                                  1: 8b10b mode
                                                                                  2: HDLC mode
0x2060 [RW 14:00]     CR_TOHOST_GBT20_EGROUP6_CTRL_EPROC_ENA              0x0000  Enable bits per EPROC
0x2070 [RW 54:47] CR_FROMHOST_GBT20_EGROUP0_CTRL_REVERSE_ELINKS             0x00  enables bit reversing for the elink in the given epath
0x2070 [RW 46:15] CR_FROMHOST_GBT20_EGROUP0_CTRL_PATH_ENCODING        0x00000000  Encoding for every EPATH, 8 EPATHS per EGROUP
                                                                                  0: direct mode
                                                                                  1: 8b10b mode
                                                                                  2: HDLC mode
                                                                                  greater than 3: TTC mode, see CentralRouter doc
0x2070 [RW 14:00]   CR_FROMHOST_GBT20_EGROUP0_CTRL_EPROC_ENA              0x0000  Enable bits per EPROC
0x2080 [RW 54:47] CR_FROMHOST_GBT20_EGROUP1_CTRL_REVERSE_ELINKS             0x00  enables bit reversing for the elink in the given epath
0x2080 [RW 46:15] CR_FROMHOST_GBT20_EGROUP1_CTRL_PATH_ENCODING        0x00000000  Encoding for every EPATH, 8 EPATHS per EGROUP
                                                                                  0: direct mode
                                                                                  1: 8b10b mode
                                                                                  2: HDLC mode
                                                                                  greater than 3: TTC mode, see CentralRouter doc
0x2080 [RW 14:00]   CR_FROMHOST_GBT20_EGROUP1_CTRL_EPROC_ENA              0x0000  Enable bits per EPROC
0x2090 [RW 54:47] CR_FROMHOST_GBT20_EGROUP2_CTRL_REVERSE_ELINKS             0x00  enables bit reversing for the elink in the given epath
0x2090 [RW 46:15] CR_FROMHOST_GBT20_EGROUP2_CTRL_PATH_ENCODING        0x00000000  Encoding for every EPATH, 8 EPATHS per EGROUP
                                                                                  0: direct mode
                                                                                  1: 8b10b mode
                                                                                  2: HDLC mode
                                                                                  greater than 3: TTC mode, see CentralRouter doc
0x2090 [RW 14:00]   CR_FROMHOST_GBT20_EGROUP2_CTRL_EPROC_ENA              0x0000  Enable bits per EPROC
0x20a0 [RW 54:47] CR_FROMHOST_GBT20_EGROUP3_CTRL_REVERSE_ELINKS             0x00  enables bit reversing for the elink in the given epath
0x20a0 [RW 46:15] CR_FROMHOST_GBT20_EGROUP3_CTRL_PATH_ENCODING        0x00000000  Encoding for every EPATH, 8 EPATHS per EGROUP
                                                                                  0: direct mode
                                                                                  1: 8b10b mode
                                                                                  2: HDLC mode
                                                                                  greater than 3: TTC mode, see CentralRouter doc
0x20a0 [RW 14:00]   CR_FROMHOST_GBT20_EGROUP3_CTRL_EPROC_ENA              0x0000  Enable bits per EPROC
0x20b0 [RW 54:47] CR_FROMHOST_GBT20_EGROUP4_CTRL_REVERSE_ELINKS             0x00  enables bit reversing for the elink in the given epath
0x20b0 [RW 46:15] CR_FROMHOST_GBT20_EGROUP4_CTRL_PATH_ENCODING        0x00000000  Encoding for every EPATH, 8 EPATHS per EGROUP
                                                                                  0: direct mode
                                                                                  1: 8b10b mode
                                                                                  2: HDLC mode
                                                                                  greater than 3: TTC mode, see CentralRouter doc
0x20b0 [RW 14:00]   CR_FROMHOST_GBT20_EGROUP4_CTRL_EPROC_ENA              0x0000  Enable bits per EPROC
0x20c0 [RW 58:51] CR_TOHOST_GBT21_EGROUP0_CTRL_INSTANT_TIMEOUT_ENA          0x00  instantly initiate a timeout for the given epath
0x20c0 [RW 50:43] CR_TOHOST_GBT21_EGROUP0_CTRL_REVERSE_ELINKS               0x00  enables bit reversing for the elink in the given epath
0x20c0 [RW 42:31] CR_TOHOST_GBT21_EGROUP0_CTRL_MAX_CHUNK_LEN               0x000  set the maximum length of a chunk, 0 disables truncation
0x20c0 [RW 30:15] CR_TOHOST_GBT21_EGROUP0_CTRL_PATH_ENCODING              0x0000  Encoding for every EPATH, 8 EPATHS per EGROUP
                                                                                  0: direct mode
                                                                                  1: 8b10b mode
                                                                                  2: HDLC mode
0x20c0 [RW 14:00]     CR_TOHOST_GBT21_EGROUP0_CTRL_EPROC_ENA              0x0000  Enable bits per EPROC
0x20d0 [RW 58:51] CR_TOHOST_GBT21_EGROUP1_CTRL_INSTANT_TIMEOUT_ENA          0x00  instantly initiate a timeout for the given epath
0x20d0 [RW 50:43] CR_TOHOST_GBT21_EGROUP1_CTRL_REVERSE_ELINKS               0x00  enables bit reversing for the elink in the given epath
0x20d0 [RW 42:31] CR_TOHOST_GBT21_EGROUP1_CTRL_MAX_CHUNK_LEN               0x000  set the maximum length of a chunk, 0 disables truncation
0x20d0 [RW 30:15] CR_TOHOST_GBT21_EGROUP1_CTRL_PATH_ENCODING              0x0000  Encoding for every EPATH, 8 EPATHS per EGROUP
                                                                                  0: direct mode
                                                                                  1: 8b10b mode
                                                                                  2: HDLC mode
0x20d0 [RW 14:00]     CR_TOHOST_GBT21_EGROUP1_CTRL_EPROC_ENA              0x0000  Enable bits per EPROC
0x20e0 [RW 58:51] CR_TOHOST_GBT21_EGROUP2_CTRL_INSTANT_TIMEOUT_ENA          0x00  instantly initiate a timeout for the given epath
0x20e0 [RW 50:43] CR_TOHOST_GBT21_EGROUP2_CTRL_REVERSE_ELINKS               0x00  enables bit reversing for the elink in the given epath
0x20e0 [RW 42:31] CR_TOHOST_GBT21_EGROUP2_CTRL_MAX_CHUNK_LEN               0x000  set the maximum length of a chunk, 0 disables truncation
0x20e0 [RW 30:15] CR_TOHOST_GBT21_EGROUP2_CTRL_PATH_ENCODING              0x0000  Encoding for every EPATH, 8 EPATHS per EGROUP
                                                                                  0: direct mode
                                                                                  1: 8b10b mode
                                                                                  2: HDLC mode
0x20e0 [RW 14:00]     CR_TOHOST_GBT21_EGROUP2_CTRL_EPROC_ENA              0x0000  Enable bits per EPROC
0x20f0 [RW 58:51] CR_TOHOST_GBT21_EGROUP3_CTRL_INSTANT_TIMEOUT_ENA          0x00  instantly initiate a timeout for the given epath
0x20f0 [RW 50:43] CR_TOHOST_GBT21_EGROUP3_CTRL_REVERSE_ELINKS               0x00  enables bit reversing for the elink in the given epath
0x20f0 [RW 42:31] CR_TOHOST_GBT21_EGROUP3_CTRL_MAX_CHUNK_LEN               0x000  set the maximum length of a chunk, 0 disables truncation
0x20f0 [RW 30:15] CR_TOHOST_GBT21_EGROUP3_CTRL_PATH_ENCODING              0x0000  Encoding for every EPATH, 8 EPATHS per EGROUP
                                                                                  0: direct mode
                                                                                  1: 8b10b mode
                                                                                  2: HDLC mode
0x20f0 [RW 14:00]     CR_TOHOST_GBT21_EGROUP3_CTRL_EPROC_ENA              0x0000  Enable bits per EPROC
0x2100 [RW 58:51] CR_TOHOST_GBT21_EGROUP4_CTRL_INSTANT_TIMEOUT_ENA          0x00  instantly initiate a timeout for the given epath
0x2100 [RW 50:43] CR_TOHOST_GBT21_EGROUP4_CTRL_REVERSE_ELINKS               0x00  enables bit reversing for the elink in the given epath
0x2100 [RW 42:31] CR_TOHOST_GBT21_EGROUP4_CTRL_MAX_CHUNK_LEN               0x000  set the maximum length of a chunk, 0 disables truncation
0x2100 [RW 30:15] CR_TOHOST_GBT21_EGROUP4_CTRL_PATH_ENCODING              0x0000  Encoding for every EPATH, 8 EPATHS per EGROUP
                                                                                  0: direct mode
                                                                                  1: 8b10b mode
                                                                                  2: HDLC mode
0x2100 [RW 14:00]     CR_TOHOST_GBT21_EGROUP4_CTRL_EPROC_ENA              0x0000  Enable bits per EPROC
0x2110 [RW 58:51] CR_TOHOST_GBT21_EGROUP5_CTRL_INSTANT_TIMEOUT_ENA          0x00  instantly initiate a timeout for the given epath
0x2110 [RW 50:43] CR_TOHOST_GBT21_EGROUP5_CTRL_REVERSE_ELINKS               0x00  enables bit reversing for the elink in the given epath
0x2110 [RW 42:31] CR_TOHOST_GBT21_EGROUP5_CTRL_MAX_CHUNK_LEN               0x000  set the maximum length of a chunk, 0 disables truncation
0x2110 [RW 30:15] CR_TOHOST_GBT21_EGROUP5_CTRL_PATH_ENCODING              0x0000  Encoding for every EPATH, 8 EPATHS per EGROUP
                                                                                  0: direct mode
                                                                                  1: 8b10b mode
                                                                                  2: HDLC mode
0x2110 [RW 14:00]     CR_TOHOST_GBT21_EGROUP5_CTRL_EPROC_ENA              0x0000  Enable bits per EPROC
0x2120 [RW 58:51] CR_TOHOST_GBT21_EGROUP6_CTRL_INSTANT_TIMEOUT_ENA          0x00  instantly initiate a timeout for the given epath
0x2120 [RW 50:43] CR_TOHOST_GBT21_EGROUP6_CTRL_REVERSE_ELINKS               0x00  enables bit reversing for the elink in the given epath
0x2120 [RW 42:31] CR_TOHOST_GBT21_EGROUP6_CTRL_MAX_CHUNK_LEN               0x000  set the maximum length of a chunk, 0 disables truncation
0x2120 [RW 30:15] CR_TOHOST_GBT21_EGROUP6_CTRL_PATH_ENCODING              0x0000  Encoding for every EPATH, 8 EPATHS per EGROUP
                                                                                  0: direct mode
                                                                                  1: 8b10b mode
                                                                                  2: HDLC mode
0x2120 [RW 14:00]     CR_TOHOST_GBT21_EGROUP6_CTRL_EPROC_ENA              0x0000  Enable bits per EPROC
0x2130 [RW 54:47] CR_FROMHOST_GBT21_EGROUP0_CTRL_REVERSE_ELINKS             0x00  enables bit reversing for the elink in the given epath
0x2130 [RW 46:15] CR_FROMHOST_GBT21_EGROUP0_CTRL_PATH_ENCODING        0x00000000  Encoding for every EPATH, 8 EPATHS per EGROUP
                                                                                  0: direct mode
                                                                                  1: 8b10b mode
                                                                                  2: HDLC mode
                                                                                  greater than 3: TTC mode, see CentralRouter doc
0x2130 [RW 14:00]   CR_FROMHOST_GBT21_EGROUP0_CTRL_EPROC_ENA              0x0000  Enable bits per EPROC
0x2140 [RW 54:47] CR_FROMHOST_GBT21_EGROUP1_CTRL_REVERSE_ELINKS             0x00  enables bit reversing for the elink in the given epath
0x2140 [RW 46:15] CR_FROMHOST_GBT21_EGROUP1_CTRL_PATH_ENCODING        0x00000000  Encoding for every EPATH, 8 EPATHS per EGROUP
                                                                                  0: direct mode
                                                                                  1: 8b10b mode
                                                                                  2: HDLC mode
                                                                                  greater than 3: TTC mode, see CentralRouter doc
0x2140 [RW 14:00]   CR_FROMHOST_GBT21_EGROUP1_CTRL_EPROC_ENA              0x0000  Enable bits per EPROC
0x2150 [RW 54:47] CR_FROMHOST_GBT21_EGROUP2_CTRL_REVERSE_ELINKS             0x00  enables bit reversing for the elink in the given epath
0x2150 [RW 46:15] CR_FROMHOST_GBT21_EGROUP2_CTRL_PATH_ENCODING        0x00000000  Encoding for every EPATH, 8 EPATHS per EGROUP
                                                                                  0: direct mode
                                                                                  1: 8b10b mode
                                                                                  2: HDLC mode
                                                                                  greater than 3: TTC mode, see CentralRouter doc
0x2150 [RW 14:00]   CR_FROMHOST_GBT21_EGROUP2_CTRL_EPROC_ENA              0x0000  Enable bits per EPROC
0x2160 [RW 54:47] CR_FROMHOST_GBT21_EGROUP3_CTRL_REVERSE_ELINKS             0x00  enables bit reversing for the elink in the given epath
0x2160 [RW 46:15] CR_FROMHOST_GBT21_EGROUP3_CTRL_PATH_ENCODING        0x00000000  Encoding for every EPATH, 8 EPATHS per EGROUP
                                                                                  0: direct mode
                                                                                  1: 8b10b mode
                                                                                  2: HDLC mode
                                                                                  greater than 3: TTC mode, see CentralRouter doc
0x2160 [RW 14:00]   CR_FROMHOST_GBT21_EGROUP3_CTRL_EPROC_ENA              0x0000  Enable bits per EPROC
0x2170 [RW 54:47] CR_FROMHOST_GBT21_EGROUP4_CTRL_REVERSE_ELINKS             0x00  enables bit reversing for the elink in the given epath
0x2170 [RW 46:15] CR_FROMHOST_GBT21_EGROUP4_CTRL_PATH_ENCODING        0x00000000  Encoding for every EPATH, 8 EPATHS per EGROUP
                                                                                  0: direct mode
                                                                                  1: 8b10b mode
                                                                                  2: HDLC mode
                                                                                  greater than 3: TTC mode, see CentralRouter doc
0x2170 [RW 14:00]   CR_FROMHOST_GBT21_EGROUP4_CTRL_EPROC_ENA              0x0000  Enable bits per EPROC
0x2180 [RW 58:51] CR_TOHOST_GBT22_EGROUP0_CTRL_INSTANT_TIMEOUT_ENA          0x00  instantly initiate a timeout for the given epath
0x2180 [RW 50:43] CR_TOHOST_GBT22_EGROUP0_CTRL_REVERSE_ELINKS               0x00  enables bit reversing for the elink in the given epath
0x2180 [RW 42:31] CR_TOHOST_GBT22_EGROUP0_CTRL_MAX_CHUNK_LEN               0x000  set the maximum length of a chunk, 0 disables truncation
0x2180 [RW 30:15] CR_TOHOST_GBT22_EGROUP0_CTRL_PATH_ENCODING              0x0000  Encoding for every EPATH, 8 EPATHS per EGROUP
                                                                                  0: direct mode
                                                                                  1: 8b10b mode
                                                                                  2: HDLC mode
0x2180 [RW 14:00]     CR_TOHOST_GBT22_EGROUP0_CTRL_EPROC_ENA              0x0000  Enable bits per EPROC
0x2190 [RW 58:51] CR_TOHOST_GBT22_EGROUP1_CTRL_INSTANT_TIMEOUT_ENA          0x00  instantly initiate a timeout for the given epath
0x2190 [RW 50:43] CR_TOHOST_GBT22_EGROUP1_CTRL_REVERSE_ELINKS               0x00  enables bit reversing for the elink in the given epath
0x2190 [RW 42:31] CR_TOHOST_GBT22_EGROUP1_CTRL_MAX_CHUNK_LEN               0x000  set the maximum length of a chunk, 0 disables truncation
0x2190 [RW 30:15] CR_TOHOST_GBT22_EGROUP1_CTRL_PATH_ENCODING              0x0000  Encoding for every EPATH, 8 EPATHS per EGROUP
                                                                                  0: direct mode
                                                                                  1: 8b10b mode
                                                                                  2: HDLC mode
0x2190 [RW 14:00]     CR_TOHOST_GBT22_EGROUP1_CTRL_EPROC_ENA              0x0000  Enable bits per EPROC
0x21a0 [RW 58:51] CR_TOHOST_GBT22_EGROUP2_CTRL_INSTANT_TIMEOUT_ENA          0x00  instantly initiate a timeout for the given epath
0x21a0 [RW 50:43] CR_TOHOST_GBT22_EGROUP2_CTRL_REVERSE_ELINKS               0x00  enables bit reversing for the elink in the given epath
0x21a0 [RW 42:31] CR_TOHOST_GBT22_EGROUP2_CTRL_MAX_CHUNK_LEN               0x000  set the maximum length of a chunk, 0 disables truncation
0x21a0 [RW 30:15] CR_TOHOST_GBT22_EGROUP2_CTRL_PATH_ENCODING              0x0000  Encoding for every EPATH, 8 EPATHS per EGROUP
                                                                                  0: direct mode
                                                                                  1: 8b10b mode
                                                                                  2: HDLC mode
0x21a0 [RW 14:00]     CR_TOHOST_GBT22_EGROUP2_CTRL_EPROC_ENA              0x0000  Enable bits per EPROC
0x21b0 [RW 58:51] CR_TOHOST_GBT22_EGROUP3_CTRL_INSTANT_TIMEOUT_ENA          0x00  instantly initiate a timeout for the given epath
0x21b0 [RW 50:43] CR_TOHOST_GBT22_EGROUP3_CTRL_REVERSE_ELINKS               0x00  enables bit reversing for the elink in the given epath
0x21b0 [RW 42:31] CR_TOHOST_GBT22_EGROUP3_CTRL_MAX_CHUNK_LEN               0x000  set the maximum length of a chunk, 0 disables truncation
0x21b0 [RW 30:15] CR_TOHOST_GBT22_EGROUP3_CTRL_PATH_ENCODING              0x0000  Encoding for every EPATH, 8 EPATHS per EGROUP
                                                                                  0: direct mode
                                                                                  1: 8b10b mode
                                                                                  2: HDLC mode
0x21b0 [RW 14:00]     CR_TOHOST_GBT22_EGROUP3_CTRL_EPROC_ENA              0x0000  Enable bits per EPROC
0x21c0 [RW 58:51] CR_TOHOST_GBT22_EGROUP4_CTRL_INSTANT_TIMEOUT_ENA          0x00  instantly initiate a timeout for the given epath
0x21c0 [RW 50:43] CR_TOHOST_GBT22_EGROUP4_CTRL_REVERSE_ELINKS               0x00  enables bit reversing for the elink in the given epath
0x21c0 [RW 42:31] CR_TOHOST_GBT22_EGROUP4_CTRL_MAX_CHUNK_LEN               0x000  set the maximum length of a chunk, 0 disables truncation
0x21c0 [RW 30:15] CR_TOHOST_GBT22_EGROUP4_CTRL_PATH_ENCODING              0x0000  Encoding for every EPATH, 8 EPATHS per EGROUP
                                                                                  0: direct mode
                                                                                  1: 8b10b mode
                                                                                  2: HDLC mode
0x21c0 [RW 14:00]     CR_TOHOST_GBT22_EGROUP4_CTRL_EPROC_ENA              0x0000  Enable bits per EPROC
0x21d0 [RW 58:51] CR_TOHOST_GBT22_EGROUP5_CTRL_INSTANT_TIMEOUT_ENA          0x00  instantly initiate a timeout for the given epath
0x21d0 [RW 50:43] CR_TOHOST_GBT22_EGROUP5_CTRL_REVERSE_ELINKS               0x00  enables bit reversing for the elink in the given epath
0x21d0 [RW 42:31] CR_TOHOST_GBT22_EGROUP5_CTRL_MAX_CHUNK_LEN               0x000  set the maximum length of a chunk, 0 disables truncation
0x21d0 [RW 30:15] CR_TOHOST_GBT22_EGROUP5_CTRL_PATH_ENCODING              0x0000  Encoding for every EPATH, 8 EPATHS per EGROUP
                                                                                  0: direct mode
                                                                                  1: 8b10b mode
                                                                                  2: HDLC mode
0x21d0 [RW 14:00]     CR_TOHOST_GBT22_EGROUP5_CTRL_EPROC_ENA              0x0000  Enable bits per EPROC
0x21e0 [RW 58:51] CR_TOHOST_GBT22_EGROUP6_CTRL_INSTANT_TIMEOUT_ENA          0x00  instantly initiate a timeout for the given epath
0x21e0 [RW 50:43] CR_TOHOST_GBT22_EGROUP6_CTRL_REVERSE_ELINKS               0x00  enables bit reversing for the elink in the given epath
0x21e0 [RW 42:31] CR_TOHOST_GBT22_EGROUP6_CTRL_MAX_CHUNK_LEN               0x000  set the maximum length of a chunk, 0 disables truncation
0x21e0 [RW 30:15] CR_TOHOST_GBT22_EGROUP6_CTRL_PATH_ENCODING              0x0000  Encoding for every EPATH, 8 EPATHS per EGROUP
                                                                                  0: direct mode
                                                                                  1: 8b10b mode
                                                                                  2: HDLC mode
0x21e0 [RW 14:00]     CR_TOHOST_GBT22_EGROUP6_CTRL_EPROC_ENA              0x0000  Enable bits per EPROC
0x21f0 [RW 54:47] CR_FROMHOST_GBT22_EGROUP0_CTRL_REVERSE_ELINKS             0x00  enables bit reversing for the elink in the given epath
0x21f0 [RW 46:15] CR_FROMHOST_GBT22_EGROUP0_CTRL_PATH_ENCODING        0x00000000  Encoding for every EPATH, 8 EPATHS per EGROUP
                                                                                  0: direct mode
                                                                                  1: 8b10b mode
                                                                                  2: HDLC mode
                                                                                  greater than 3: TTC mode, see CentralRouter doc
0x21f0 [RW 14:00]   CR_FROMHOST_GBT22_EGROUP0_CTRL_EPROC_ENA              0x0000  Enable bits per EPROC
0x2200 [RW 54:47] CR_FROMHOST_GBT22_EGROUP1_CTRL_REVERSE_ELINKS             0x00  enables bit reversing for the elink in the given epath
0x2200 [RW 46:15] CR_FROMHOST_GBT22_EGROUP1_CTRL_PATH_ENCODING        0x00000000  Encoding for every EPATH, 8 EPATHS per EGROUP
                                                                                  0: direct mode
                                                                                  1: 8b10b mode
                                                                                  2: HDLC mode
                                                                                  greater than 3: TTC mode, see CentralRouter doc
0x2200 [RW 14:00]   CR_FROMHOST_GBT22_EGROUP1_CTRL_EPROC_ENA              0x0000  Enable bits per EPROC
0x2210 [RW 54:47] CR_FROMHOST_GBT22_EGROUP2_CTRL_REVERSE_ELINKS             0x00  enables bit reversing for the elink in the given epath
0x2210 [RW 46:15] CR_FROMHOST_GBT22_EGROUP2_CTRL_PATH_ENCODING        0x00000000  Encoding for every EPATH, 8 EPATHS per EGROUP
                                                                                  0: direct mode
                                                                                  1: 8b10b mode
                                                                                  2: HDLC mode
                                                                                  greater than 3: TTC mode, see CentralRouter doc
0x2210 [RW 14:00]   CR_FROMHOST_GBT22_EGROUP2_CTRL_EPROC_ENA              0x0000  Enable bits per EPROC
0x2220 [RW 54:47] CR_FROMHOST_GBT22_EGROUP3_CTRL_REVERSE_ELINKS             0x00  enables bit reversing for the elink in the given epath
0x2220 [RW 46:15] CR_FROMHOST_GBT22_EGROUP3_CTRL_PATH_ENCODING        0x00000000  Encoding for every EPATH, 8 EPATHS per EGROUP
                                                                                  0: direct mode
                                                                                  1: 8b10b mode
                                                                                  2: HDLC mode
                                                                                  greater than 3: TTC mode, see CentralRouter doc
0x2220 [RW 14:00]   CR_FROMHOST_GBT22_EGROUP3_CTRL_EPROC_ENA              0x0000  Enable bits per EPROC
0x2230 [RW 54:47] CR_FROMHOST_GBT22_EGROUP4_CTRL_REVERSE_ELINKS             0x00  enables bit reversing for the elink in the given epath
0x2230 [RW 46:15] CR_FROMHOST_GBT22_EGROUP4_CTRL_PATH_ENCODING        0x00000000  Encoding for every EPATH, 8 EPATHS per EGROUP
                                                                                  0: direct mode
                                                                                  1: 8b10b mode
                                                                                  2: HDLC mode
                                                                                  greater than 3: TTC mode, see CentralRouter doc
0x2230 [RW 14:00]   CR_FROMHOST_GBT22_EGROUP4_CTRL_EPROC_ENA              0x0000  Enable bits per EPROC
0x2240 [RW 58:51] CR_TOHOST_GBT23_EGROUP0_CTRL_INSTANT_TIMEOUT_ENA          0x00  instantly initiate a timeout for the given epath
0x2240 [RW 50:43] CR_TOHOST_GBT23_EGROUP0_CTRL_REVERSE_ELINKS               0x00  enables bit reversing for the elink in the given epath
0x2240 [RW 42:31] CR_TOHOST_GBT23_EGROUP0_CTRL_MAX_CHUNK_LEN               0x000  set the maximum length of a chunk, 0 disables truncation
0x2240 [RW 30:15] CR_TOHOST_GBT23_EGROUP0_CTRL_PATH_ENCODING              0x0000  Encoding for every EPATH, 8 EPATHS per EGROUP
                                                                                  0: direct mode
                                                                                  1: 8b10b mode
                                                                                  2: HDLC mode
0x2240 [RW 14:00]     CR_TOHOST_GBT23_EGROUP0_CTRL_EPROC_ENA              0x0000  Enable bits per EPROC
0x2250 [RW 58:51] CR_TOHOST_GBT23_EGROUP1_CTRL_INSTANT_TIMEOUT_ENA          0x00  instantly initiate a timeout for the given epath
0x2250 [RW 50:43] CR_TOHOST_GBT23_EGROUP1_CTRL_REVERSE_ELINKS               0x00  enables bit reversing for the elink in the given epath
0x2250 [RW 42:31] CR_TOHOST_GBT23_EGROUP1_CTRL_MAX_CHUNK_LEN               0x000  set the maximum length of a chunk, 0 disables truncation
0x2250 [RW 30:15] CR_TOHOST_GBT23_EGROUP1_CTRL_PATH_ENCODING              0x0000  Encoding for every EPATH, 8 EPATHS per EGROUP
                                                                                  0: direct mode
                                                                                  1: 8b10b mode
                                                                                  2: HDLC mode
0x2250 [RW 14:00]     CR_TOHOST_GBT23_EGROUP1_CTRL_EPROC_ENA              0x0000  Enable bits per EPROC
0x2260 [RW 58:51] CR_TOHOST_GBT23_EGROUP2_CTRL_INSTANT_TIMEOUT_ENA          0x00  instantly initiate a timeout for the given epath
0x2260 [RW 50:43] CR_TOHOST_GBT23_EGROUP2_CTRL_REVERSE_ELINKS               0x00  enables bit reversing for the elink in the given epath
0x2260 [RW 42:31] CR_TOHOST_GBT23_EGROUP2_CTRL_MAX_CHUNK_LEN               0x000  set the maximum length of a chunk, 0 disables truncation
0x2260 [RW 30:15] CR_TOHOST_GBT23_EGROUP2_CTRL_PATH_ENCODING              0x0000  Encoding for every EPATH, 8 EPATHS per EGROUP
                                                                                  0: direct mode
                                                                                  1: 8b10b mode
                                                                                  2: HDLC mode
0x2260 [RW 14:00]     CR_TOHOST_GBT23_EGROUP2_CTRL_EPROC_ENA              0x0000  Enable bits per EPROC
0x2270 [RW 58:51] CR_TOHOST_GBT23_EGROUP3_CTRL_INSTANT_TIMEOUT_ENA          0x00  instantly initiate a timeout for the given epath
0x2270 [RW 50:43] CR_TOHOST_GBT23_EGROUP3_CTRL_REVERSE_ELINKS               0x00  enables bit reversing for the elink in the given epath
0x2270 [RW 42:31] CR_TOHOST_GBT23_EGROUP3_CTRL_MAX_CHUNK_LEN               0x000  set the maximum length of a chunk, 0 disables truncation
0x2270 [RW 30:15] CR_TOHOST_GBT23_EGROUP3_CTRL_PATH_ENCODING              0x0000  Encoding for every EPATH, 8 EPATHS per EGROUP
                                                                                  0: direct mode
                                                                                  1: 8b10b mode
                                                                                  2: HDLC mode
0x2270 [RW 14:00]     CR_TOHOST_GBT23_EGROUP3_CTRL_EPROC_ENA              0x0000  Enable bits per EPROC
0x2280 [RW 58:51] CR_TOHOST_GBT23_EGROUP4_CTRL_INSTANT_TIMEOUT_ENA          0x00  instantly initiate a timeout for the given epath
0x2280 [RW 50:43] CR_TOHOST_GBT23_EGROUP4_CTRL_REVERSE_ELINKS               0x00  enables bit reversing for the elink in the given epath
0x2280 [RW 42:31] CR_TOHOST_GBT23_EGROUP4_CTRL_MAX_CHUNK_LEN               0x000  set the maximum length of a chunk, 0 disables truncation
0x2280 [RW 30:15] CR_TOHOST_GBT23_EGROUP4_CTRL_PATH_ENCODING              0x0000  Encoding for every EPATH, 8 EPATHS per EGROUP
                                                                                  0: direct mode
                                                                                  1: 8b10b mode
                                                                                  2: HDLC mode
0x2280 [RW 14:00]     CR_TOHOST_GBT23_EGROUP4_CTRL_EPROC_ENA              0x0000  Enable bits per EPROC
0x2290 [RW 58:51] CR_TOHOST_GBT23_EGROUP5_CTRL_INSTANT_TIMEOUT_ENA          0x00  instantly initiate a timeout for the given epath
0x2290 [RW 50:43] CR_TOHOST_GBT23_EGROUP5_CTRL_REVERSE_ELINKS               0x00  enables bit reversing for the elink in the given epath
0x2290 [RW 42:31] CR_TOHOST_GBT23_EGROUP5_CTRL_MAX_CHUNK_LEN               0x000  set the maximum length of a chunk, 0 disables truncation
0x2290 [RW 30:15] CR_TOHOST_GBT23_EGROUP5_CTRL_PATH_ENCODING              0x0000  Encoding for every EPATH, 8 EPATHS per EGROUP
                                                                                  0: direct mode
                                                                                  1: 8b10b mode
                                                                                  2: HDLC mode
0x2290 [RW 14:00]     CR_TOHOST_GBT23_EGROUP5_CTRL_EPROC_ENA              0x0000  Enable bits per EPROC
0x22a0 [RW 58:51] CR_TOHOST_GBT23_EGROUP6_CTRL_INSTANT_TIMEOUT_ENA          0x00  instantly initiate a timeout for the given epath
0x22a0 [RW 50:43] CR_TOHOST_GBT23_EGROUP6_CTRL_REVERSE_ELINKS               0x00  enables bit reversing for the elink in the given epath
0x22a0 [RW 42:31] CR_TOHOST_GBT23_EGROUP6_CTRL_MAX_CHUNK_LEN               0x000  set the maximum length of a chunk, 0 disables truncation
0x22a0 [RW 30:15] CR_TOHOST_GBT23_EGROUP6_CTRL_PATH_ENCODING              0x0000  Encoding for every EPATH, 8 EPATHS per EGROUP
                                                                                  0: direct mode
                                                                                  1: 8b10b mode
                                                                                  2: HDLC mode
0x22a0 [RW 14:00]     CR_TOHOST_GBT23_EGROUP6_CTRL_EPROC_ENA              0x0000  Enable bits per EPROC
0x22b0 [RW 54:47] CR_FROMHOST_GBT23_EGROUP0_CTRL_REVERSE_ELINKS             0x00  enables bit reversing for the elink in the given epath
0x22b0 [RW 46:15] CR_FROMHOST_GBT23_EGROUP0_CTRL_PATH_ENCODING        0x00000000  Encoding for every EPATH, 8 EPATHS per EGROUP
                                                                                  0: direct mode
                                                                                  1: 8b10b mode
                                                                                  2: HDLC mode
                                                                                  greater than 3: TTC mode, see CentralRouter doc
0x22b0 [RW 14:00]   CR_FROMHOST_GBT23_EGROUP0_CTRL_EPROC_ENA              0x0000  Enable bits per EPROC
0x22c0 [RW 54:47] CR_FROMHOST_GBT23_EGROUP1_CTRL_REVERSE_ELINKS             0x00  enables bit reversing for the elink in the given epath
0x22c0 [RW 46:15] CR_FROMHOST_GBT23_EGROUP1_CTRL_PATH_ENCODING        0x00000000  Encoding for every EPATH, 8 EPATHS per EGROUP
                                                                                  0: direct mode
                                                                                  1: 8b10b mode
                                                                                  2: HDLC mode
                                                                                  greater than 3: TTC mode, see CentralRouter doc
0x22c0 [RW 14:00]   CR_FROMHOST_GBT23_EGROUP1_CTRL_EPROC_ENA              0x0000  Enable bits per EPROC
0x22d0 [RW 54:47] CR_FROMHOST_GBT23_EGROUP2_CTRL_REVERSE_ELINKS             0x00  enables bit reversing for the elink in the given epath
0x22d0 [RW 46:15] CR_FROMHOST_GBT23_EGROUP2_CTRL_PATH_ENCODING        0x00000000  Encoding for every EPATH, 8 EPATHS per EGROUP
                                                                                  0: direct mode
                                                                                  1: 8b10b mode
                                                                                  2: HDLC mode
                                                                                  greater than 3: TTC mode, see CentralRouter doc
0x22d0 [RW 14:00]   CR_FROMHOST_GBT23_EGROUP2_CTRL_EPROC_ENA              0x0000  Enable bits per EPROC
0x22e0 [RW 54:47] CR_FROMHOST_GBT23_EGROUP3_CTRL_REVERSE_ELINKS             0x00  enables bit reversing for the elink in the given epath
0x22e0 [RW 46:15] CR_FROMHOST_GBT23_EGROUP3_CTRL_PATH_ENCODING        0x00000000  Encoding for every EPATH, 8 EPATHS per EGROUP
                                                                                  0: direct mode
                                                                                  1: 8b10b mode
                                                                                  2: HDLC mode
                                                                                  greater than 3: TTC mode, see CentralRouter doc
0x22e0 [RW 14:00]   CR_FROMHOST_GBT23_EGROUP3_CTRL_EPROC_ENA              0x0000  Enable bits per EPROC
0x22f0 [RW 54:47] CR_FROMHOST_GBT23_EGROUP4_CTRL_REVERSE_ELINKS             0x00  enables bit reversing for the elink in the given epath
0x22f0 [RW 46:15] CR_FROMHOST_GBT23_EGROUP4_CTRL_PATH_ENCODING        0x00000000  Encoding for every EPATH, 8 EPATHS per EGROUP
                                                                                  0: direct mode
                                                                                  1: 8b10b mode
                                                                                  2: HDLC mode
                                                                                  greater than 3: TTC mode, see CentralRouter doc
0x22f0 [RW 14:00]   CR_FROMHOST_GBT23_EGROUP4_CTRL_EPROC_ENA              0x0000  Enable bits per EPROC
0x2400 [TRIGGER ]                     IC_FROMHOST_FIFO_00_WE                 0x0  Any write to this register will trigger a write to the FIFO
0x2400 [R     08]                   IC_FROMHOST_FIFO_00_FULL                 0x0  Full flag of the fifo, do not write if 1
0x2400 [RW 07:00]                 IC_FROMHOST_FIFO_00_DATAIN                0x00  Data input of fifo
0x2410 [TRIGGER ]                       IC_TOHOST_FIFO_00_RE                 0x0  Any write to this register will trigger a read enable from the 
                                                                                  fifo
0x2410 [R     08]                    IC_TOHOST_FIFO_00_EMPTY                 0x0  Empty flag of the fifo, do not read if 1
0x2410 [R  07:00]                  IC_TOHOST_FIFO_00_DATAOUT                0x00  Data output of fifo
0x2420 [TRIGGER ]                     IC_FROMHOST_FIFO_01_WE                 0x0  Any write to this register will trigger a write to the FIFO
0x2420 [R     08]                   IC_FROMHOST_FIFO_01_FULL                 0x0  Full flag of the fifo, do not write if 1
0x2420 [RW 07:00]                 IC_FROMHOST_FIFO_01_DATAIN                0x00  Data input of fifo
0x2430 [TRIGGER ]                       IC_TOHOST_FIFO_01_RE                 0x0  Any write to this register will trigger a read enable from the 
                                                                                  fifo
0x2430 [R     08]                    IC_TOHOST_FIFO_01_EMPTY                 0x0  Empty flag of the fifo, do not read if 1
0x2430 [R  07:00]                  IC_TOHOST_FIFO_01_DATAOUT                0x00  Data output of fifo
0x2440 [TRIGGER ]                     IC_FROMHOST_FIFO_02_WE                 0x0  Any write to this register will trigger a write to the FIFO
0x2440 [R     08]                   IC_FROMHOST_FIFO_02_FULL                 0x0  Full flag of the fifo, do not write if 1
0x2440 [RW 07:00]                 IC_FROMHOST_FIFO_02_DATAIN                0x00  Data input of fifo
0x2450 [TRIGGER ]                       IC_TOHOST_FIFO_02_RE                 0x0  Any write to this register will trigger a read enable from the 
                                                                                  fifo
0x2450 [R     08]                    IC_TOHOST_FIFO_02_EMPTY                 0x1  Empty flag of the fifo, do not read if 1
0x2450 [R  07:00]                  IC_TOHOST_FIFO_02_DATAOUT                0x00  Data output of fifo
0x2460 [TRIGGER ]                     IC_FROMHOST_FIFO_03_WE                 0x0  Any write to this register will trigger a write to the FIFO
0x2460 [R     08]                   IC_FROMHOST_FIFO_03_FULL                 0x0  Full flag of the fifo, do not write if 1
0x2460 [RW 07:00]                 IC_FROMHOST_FIFO_03_DATAIN                0x00  Data input of fifo
0x2470 [TRIGGER ]                       IC_TOHOST_FIFO_03_RE                 0x0  Any write to this register will trigger a read enable from the 
                                                                                  fifo
0x2470 [R     08]                    IC_TOHOST_FIFO_03_EMPTY                 0x1  Empty flag of the fifo, do not read if 1
0x2470 [R  07:00]                  IC_TOHOST_FIFO_03_DATAOUT                0x00  Data output of fifo
0x2480 [TRIGGER ]                     IC_FROMHOST_FIFO_04_WE                 0x0  Any write to this register will trigger a write to the FIFO
0x2480 [R     08]                   IC_FROMHOST_FIFO_04_FULL                 0x0  Full flag of the fifo, do not write if 1
0x2480 [RW 07:00]                 IC_FROMHOST_FIFO_04_DATAIN                0x00  Data input of fifo
0x2490 [TRIGGER ]                       IC_TOHOST_FIFO_04_RE                 0x0  Any write to this register will trigger a read enable from the 
                                                                                  fifo
0x2490 [R     08]                    IC_TOHOST_FIFO_04_EMPTY                 0x0  Empty flag of the fifo, do not read if 1
0x2490 [R  07:00]                  IC_TOHOST_FIFO_04_DATAOUT                0x00  Data output of fifo
0x24a0 [TRIGGER ]                     IC_FROMHOST_FIFO_05_WE                 0x0  Any write to this register will trigger a write to the FIFO
0x24a0 [R     08]                   IC_FROMHOST_FIFO_05_FULL                 0x0  Full flag of the fifo, do not write if 1
0x24a0 [RW 07:00]                 IC_FROMHOST_FIFO_05_DATAIN                0x00  Data input of fifo
0x24b0 [TRIGGER ]                       IC_TOHOST_FIFO_05_RE                 0x0  Any write to this register will trigger a read enable from the 
                                                                                  fifo
0x24b0 [R     08]                    IC_TOHOST_FIFO_05_EMPTY                 0x0  Empty flag of the fifo, do not read if 1
0x24b0 [R  07:00]                  IC_TOHOST_FIFO_05_DATAOUT                0x00  Data output of fifo
0x24c0 [TRIGGER ]                     IC_FROMHOST_FIFO_06_WE                 0x0  Any write to this register will trigger a write to the FIFO
0x24c0 [R     08]                   IC_FROMHOST_FIFO_06_FULL                 0x0  Full flag of the fifo, do not write if 1
0x24c0 [RW 07:00]                 IC_FROMHOST_FIFO_06_DATAIN                0x00  Data input of fifo
0x24d0 [TRIGGER ]                       IC_TOHOST_FIFO_06_RE                 0x0  Any write to this register will trigger a read enable from the 
                                                                                  fifo
0x24d0 [R     08]                    IC_TOHOST_FIFO_06_EMPTY                 0x0  Empty flag of the fifo, do not read if 1
0x24d0 [R  07:00]                  IC_TOHOST_FIFO_06_DATAOUT                0x00  Data output of fifo
0x24e0 [TRIGGER ]                     IC_FROMHOST_FIFO_07_WE                 0x0  Any write to this register will trigger a write to the FIFO
0x24e0 [R     08]                   IC_FROMHOST_FIFO_07_FULL                 0x0  Full flag of the fifo, do not write if 1
0x24e0 [RW 07:00]                 IC_FROMHOST_FIFO_07_DATAIN                0x00  Data input of fifo
0x24f0 [TRIGGER ]                       IC_TOHOST_FIFO_07_RE                 0x0  Any write to this register will trigger a read enable from the 
                                                                                  fifo
0x24f0 [R     08]                    IC_TOHOST_FIFO_07_EMPTY                 0x0  Empty flag of the fifo, do not read if 1
0x24f0 [R  07:00]                  IC_TOHOST_FIFO_07_DATAOUT                0x00  Data output of fifo
0x2500 [TRIGGER ]                     IC_FROMHOST_FIFO_08_WE                 0x0  Any write to this register will trigger a write to the FIFO
0x2500 [R     08]                   IC_FROMHOST_FIFO_08_FULL                 0x0  Full flag of the fifo, do not write if 1
0x2500 [RW 07:00]                 IC_FROMHOST_FIFO_08_DATAIN                0x00  Data input of fifo
0x2510 [TRIGGER ]                       IC_TOHOST_FIFO_08_RE                 0x0  Any write to this register will trigger a read enable from the 
                                                                                  fifo
0x2510 [R     08]                    IC_TOHOST_FIFO_08_EMPTY                 0x0  Empty flag of the fifo, do not read if 1
0x2510 [R  07:00]                  IC_TOHOST_FIFO_08_DATAOUT                0x00  Data output of fifo
0x2520 [TRIGGER ]                     IC_FROMHOST_FIFO_09_WE                 0x0  Any write to this register will trigger a write to the FIFO
0x2520 [R     08]                   IC_FROMHOST_FIFO_09_FULL                 0x0  Full flag of the fifo, do not write if 1
0x2520 [RW 07:00]                 IC_FROMHOST_FIFO_09_DATAIN                0x00  Data input of fifo
0x2530 [TRIGGER ]                       IC_TOHOST_FIFO_09_RE                 0x0  Any write to this register will trigger a read enable from the 
                                                                                  fifo
0x2530 [R     08]                    IC_TOHOST_FIFO_09_EMPTY                 0x0  Empty flag of the fifo, do not read if 1
0x2530 [R  07:00]                  IC_TOHOST_FIFO_09_DATAOUT                0x00  Data output of fifo
0x2540 [TRIGGER ]                     IC_FROMHOST_FIFO_10_WE                 0x0  Any write to this register will trigger a write to the FIFO
0x2540 [R     08]                   IC_FROMHOST_FIFO_10_FULL                 0x0  Full flag of the fifo, do not write if 1
0x2540 [RW 07:00]                 IC_FROMHOST_FIFO_10_DATAIN                0x00  Data input of fifo
0x2550 [TRIGGER ]                       IC_TOHOST_FIFO_10_RE                 0x0  Any write to this register will trigger a read enable from the 
                                                                                  fifo
0x2550 [R     08]                    IC_TOHOST_FIFO_10_EMPTY                 0x0  Empty flag of the fifo, do not read if 1
0x2550 [R  07:00]                  IC_TOHOST_FIFO_10_DATAOUT                0x00  Data output of fifo
0x2560 [TRIGGER ]                     IC_FROMHOST_FIFO_11_WE                 0x0  Any write to this register will trigger a write to the FIFO
0x2560 [R     08]                   IC_FROMHOST_FIFO_11_FULL                 0x0  Full flag of the fifo, do not write if 1
0x2560 [RW 07:00]                 IC_FROMHOST_FIFO_11_DATAIN                0x00  Data input of fifo
0x2570 [TRIGGER ]                       IC_TOHOST_FIFO_11_RE                 0x0  Any write to this register will trigger a read enable from the 
                                                                                  fifo
0x2570 [R     08]                    IC_TOHOST_FIFO_11_EMPTY                 0x0  Empty flag of the fifo, do not read if 1
0x2570 [R  07:00]                  IC_TOHOST_FIFO_11_DATAOUT                0x00  Data output of fifo
0x2580 [TRIGGER ]                     IC_FROMHOST_FIFO_12_WE                 0x0  Any write to this register will trigger a write to the FIFO
0x2580 [R     08]                   IC_FROMHOST_FIFO_12_FULL                 0x0  Full flag of the fifo, do not write if 1
0x2580 [RW 07:00]                 IC_FROMHOST_FIFO_12_DATAIN                0x00  Data input of fifo
0x2590 [TRIGGER ]                       IC_TOHOST_FIFO_12_RE                 0x0  Any write to this register will trigger a read enable from the 
                                                                                  fifo
0x2590 [R     08]                    IC_TOHOST_FIFO_12_EMPTY                 0x0  Empty flag of the fifo, do not read if 1
0x2590 [R  07:00]                  IC_TOHOST_FIFO_12_DATAOUT                0x00  Data output of fifo
0x25a0 [TRIGGER ]                     IC_FROMHOST_FIFO_13_WE                 0x0  Any write to this register will trigger a write to the FIFO
0x25a0 [R     08]                   IC_FROMHOST_FIFO_13_FULL                 0x0  Full flag of the fifo, do not write if 1
0x25a0 [RW 07:00]                 IC_FROMHOST_FIFO_13_DATAIN                0x00  Data input of fifo
0x25b0 [TRIGGER ]                       IC_TOHOST_FIFO_13_RE                 0x0  Any write to this register will trigger a read enable from the 
                                                                                  fifo
0x25b0 [R     08]                    IC_TOHOST_FIFO_13_EMPTY                 0x0  Empty flag of the fifo, do not read if 1
0x25b0 [R  07:00]                  IC_TOHOST_FIFO_13_DATAOUT                0x00  Data output of fifo
0x25c0 [TRIGGER ]                     IC_FROMHOST_FIFO_14_WE                 0x0  Any write to this register will trigger a write to the FIFO
0x25c0 [R     08]                   IC_FROMHOST_FIFO_14_FULL                 0x0  Full flag of the fifo, do not write if 1
0x25c0 [RW 07:00]                 IC_FROMHOST_FIFO_14_DATAIN                0x00  Data input of fifo
0x25d0 [TRIGGER ]                       IC_TOHOST_FIFO_14_RE                 0x0  Any write to this register will trigger a read enable from the 
                                                                                  fifo
0x25d0 [R     08]                    IC_TOHOST_FIFO_14_EMPTY                 0x0  Empty flag of the fifo, do not read if 1
0x25d0 [R  07:00]                  IC_TOHOST_FIFO_14_DATAOUT                0x00  Data output of fifo
0x25e0 [TRIGGER ]                     IC_FROMHOST_FIFO_15_WE                 0x0  Any write to this register will trigger a write to the FIFO
0x25e0 [R     08]                   IC_FROMHOST_FIFO_15_FULL                 0x0  Full flag of the fifo, do not write if 1
0x25e0 [RW 07:00]                 IC_FROMHOST_FIFO_15_DATAIN                0x00  Data input of fifo
0x25f0 [TRIGGER ]                       IC_TOHOST_FIFO_15_RE                 0x0  Any write to this register will trigger a read enable from the 
                                                                                  fifo
0x25f0 [R     08]                    IC_TOHOST_FIFO_15_EMPTY                 0x0  Empty flag of the fifo, do not read if 1
0x25f0 [R  07:00]                  IC_TOHOST_FIFO_15_DATAOUT                0x00  Data output of fifo
0x2600 [TRIGGER ]                     IC_FROMHOST_FIFO_16_WE                 0x0  Any write to this register will trigger a write to the FIFO
0x2600 [R     08]                   IC_FROMHOST_FIFO_16_FULL                 0x0  Full flag of the fifo, do not write if 1
0x2600 [RW 07:00]                 IC_FROMHOST_FIFO_16_DATAIN                0x00  Data input of fifo
0x2610 [TRIGGER ]                       IC_TOHOST_FIFO_16_RE                 0x0  Any write to this register will trigger a read enable from the 
                                                                                  fifo
0x2610 [R     08]                    IC_TOHOST_FIFO_16_EMPTY                 0x0  Empty flag of the fifo, do not read if 1
0x2610 [R  07:00]                  IC_TOHOST_FIFO_16_DATAOUT                0x00  Data output of fifo
0x2620 [TRIGGER ]                     IC_FROMHOST_FIFO_17_WE                 0x0  Any write to this register will trigger a write to the FIFO
0x2620 [R     08]                   IC_FROMHOST_FIFO_17_FULL                 0x0  Full flag of the fifo, do not write if 1
0x2620 [RW 07:00]                 IC_FROMHOST_FIFO_17_DATAIN                0x00  Data input of fifo
0x2630 [TRIGGER ]                       IC_TOHOST_FIFO_17_RE                 0x0  Any write to this register will trigger a read enable from the 
                                                                                  fifo
0x2630 [R     08]                    IC_TOHOST_FIFO_17_EMPTY                 0x0  Empty flag of the fifo, do not read if 1
0x2630 [R  07:00]                  IC_TOHOST_FIFO_17_DATAOUT                0x00  Data output of fifo
0x2640 [TRIGGER ]                     IC_FROMHOST_FIFO_18_WE                 0x0  Any write to this register will trigger a write to the FIFO
0x2640 [R     08]                   IC_FROMHOST_FIFO_18_FULL                 0x0  Full flag of the fifo, do not write if 1
0x2640 [RW 07:00]                 IC_FROMHOST_FIFO_18_DATAIN                0x00  Data input of fifo
0x2650 [TRIGGER ]                       IC_TOHOST_FIFO_18_RE                 0x0  Any write to this register will trigger a read enable from the 
                                                                                  fifo
0x2650 [R     08]                    IC_TOHOST_FIFO_18_EMPTY                 0x0  Empty flag of the fifo, do not read if 1
0x2650 [R  07:00]                  IC_TOHOST_FIFO_18_DATAOUT                0x00  Data output of fifo
0x2660 [TRIGGER ]                     IC_FROMHOST_FIFO_19_WE                 0x0  Any write to this register will trigger a write to the FIFO
0x2660 [R     08]                   IC_FROMHOST_FIFO_19_FULL                 0x0  Full flag of the fifo, do not write if 1
0x2660 [RW 07:00]                 IC_FROMHOST_FIFO_19_DATAIN                0x00  Data input of fifo
0x2670 [TRIGGER ]                       IC_TOHOST_FIFO_19_RE                 0x0  Any write to this register will trigger a read enable from the 
                                                                                  fifo
0x2670 [R     08]                    IC_TOHOST_FIFO_19_EMPTY                 0x0  Empty flag of the fifo, do not read if 1
0x2670 [R  07:00]                  IC_TOHOST_FIFO_19_DATAOUT                0x00  Data output of fifo
0x2680 [TRIGGER ]                     IC_FROMHOST_FIFO_20_WE                 0x0  Any write to this register will trigger a write to the FIFO
0x2680 [R     08]                   IC_FROMHOST_FIFO_20_FULL                 0x0  Full flag of the fifo, do not write if 1
0x2680 [RW 07:00]                 IC_FROMHOST_FIFO_20_DATAIN                0x00  Data input of fifo
0x2690 [TRIGGER ]                       IC_TOHOST_FIFO_20_RE                 0x0  Any write to this register will trigger a read enable from the 
                                                                                  fifo
0x2690 [R     08]                    IC_TOHOST_FIFO_20_EMPTY                 0x0  Empty flag of the fifo, do not read if 1
0x2690 [R  07:00]                  IC_TOHOST_FIFO_20_DATAOUT                0x00  Data output of fifo
0x26a0 [TRIGGER ]                     IC_FROMHOST_FIFO_21_WE                 0x0  Any write to this register will trigger a write to the FIFO
0x26a0 [R     08]                   IC_FROMHOST_FIFO_21_FULL                 0x0  Full flag of the fifo, do not write if 1
0x26a0 [RW 07:00]                 IC_FROMHOST_FIFO_21_DATAIN                0x00  Data input of fifo
0x26b0 [TRIGGER ]                       IC_TOHOST_FIFO_21_RE                 0x0  Any write to this register will trigger a read enable from the 
                                                                                  fifo
0x26b0 [R     08]                    IC_TOHOST_FIFO_21_EMPTY                 0x0  Empty flag of the fifo, do not read if 1
0x26b0 [R  07:00]                  IC_TOHOST_FIFO_21_DATAOUT                0x00  Data output of fifo
0x26c0 [TRIGGER ]                     IC_FROMHOST_FIFO_22_WE                 0x0  Any write to this register will trigger a write to the FIFO
0x26c0 [R     08]                   IC_FROMHOST_FIFO_22_FULL                 0x0  Full flag of the fifo, do not write if 1
0x26c0 [RW 07:00]                 IC_FROMHOST_FIFO_22_DATAIN                0x00  Data input of fifo
0x26d0 [TRIGGER ]                       IC_TOHOST_FIFO_22_RE                 0x0  Any write to this register will trigger a read enable from the 
                                                                                  fifo
0x26d0 [R     08]                    IC_TOHOST_FIFO_22_EMPTY                 0x0  Empty flag of the fifo, do not read if 1
0x26d0 [R  07:00]                  IC_TOHOST_FIFO_22_DATAOUT                0x00  Data output of fifo
0x26e0 [TRIGGER ]                     IC_FROMHOST_FIFO_23_WE                 0x0  Any write to this register will trigger a write to the FIFO
0x26e0 [R     08]                   IC_FROMHOST_FIFO_23_FULL                 0x0  Full flag of the fifo, do not write if 1
0x26e0 [RW 07:00]                 IC_FROMHOST_FIFO_23_DATAIN                0x00  Data input of fifo
0x26f0 [TRIGGER ]                       IC_TOHOST_FIFO_23_RE                 0x0  Any write to this register will trigger a read enable from the 
                                                                                  fifo
0x26f0 [R     08]                    IC_TOHOST_FIFO_23_EMPTY                 0x0  Empty flag of the fifo, do not read if 1
0x26f0 [R  07:00]                  IC_TOHOST_FIFO_23_DATAOUT                0x00  Data output of fifo
0x2700 [RW    07]          EC_TOHOST_00_SCA_AUX_BIT_SWAPPING                 0x0  0: two input bits of SCA AUX e-link are as documented, 1: two 
                                                                                  input bits are swapped
0x2700 [RW    06]                EC_TOHOST_00_SCA_AUX_ENABLE                 0x1  Enables the SCA AUX channel
0x2700 [RW    05]               EC_TOHOST_00_IC_BIT_SWAPPING                 0x1  0: two input bits of IC e-link are as documented, 1: two input 
                                                                                  bits are swapped
0x2700 [RW    04]                     EC_TOHOST_00_IC_ENABLE                 0x1  Enables the IC channel
0x2700 [RW    03]                  EC_TOHOST_00_BIT_SWAPPING                 0x0  0: two input bits of EC e-link are as documented, 1: two input 
                                                                                  bits are swapped
0x2700 [RW 02:01]                      EC_TOHOST_00_ENCODING                 0x2  Configures encoding of the EC channel
0x2700 [RW    00]                        EC_TOHOST_00_ENABLE                 0x0  Enables the EC channel
0x2710 [RW    09]        EC_FROMHOST_00_SCA_AUX_BIT_SWAPPING                 0x0  0: two input bits of SCA AUX e-link are as documented, 1: two 
                                                                                  input bits are swapped
0x2710 [RW    08]              EC_FROMHOST_00_SCA_AUX_ENABLE                 0x1  Enables the SCA AUX channel
0x2710 [RW    07]             EC_FROMHOST_00_IC_BIT_SWAPPING                 0x1  0: two input bits of IC e-link are as documented, 1: two input 
                                                                                  bits are swapped
0x2710 [RW    06]                   EC_FROMHOST_00_IC_ENABLE                 0x1  Enables the IC channel
0x2710 [RW    05]                EC_FROMHOST_00_BIT_SWAPPING                 0x0  0: two output bits of EC e-link are as documented, 1: two output 
                                                                                  bits are swapped
0x2710 [RW 04:01]                    EC_FROMHOST_00_ENCODING                 0x2  Configures encoding of the EC channel
0x2710 [RW    00]                      EC_FROMHOST_00_ENABLE                 0x0  Configures the FromHost Mini egroup in EC mode
0x2720 [RW    07]          EC_TOHOST_01_SCA_AUX_BIT_SWAPPING                 0x0  0: two input bits of SCA AUX e-link are as documented, 1: two 
                                                                                  input bits are swapped
0x2720 [RW    06]                EC_TOHOST_01_SCA_AUX_ENABLE                 0x1  Enables the SCA AUX channel
0x2720 [RW    05]               EC_TOHOST_01_IC_BIT_SWAPPING                 0x1  0: two input bits of IC e-link are as documented, 1: two input 
                                                                                  bits are swapped
0x2720 [RW    04]                     EC_TOHOST_01_IC_ENABLE                 0x1  Enables the IC channel
0x2720 [RW    03]                  EC_TOHOST_01_BIT_SWAPPING                 0x0  0: two input bits of EC e-link are as documented, 1: two input 
                                                                                  bits are swapped
0x2720 [RW 02:01]                      EC_TOHOST_01_ENCODING                 0x2  Configures encoding of the EC channel
0x2720 [RW    00]                        EC_TOHOST_01_ENABLE                 0x0  Enables the EC channel
0x2730 [RW    09]        EC_FROMHOST_01_SCA_AUX_BIT_SWAPPING                 0x0  0: two input bits of SCA AUX e-link are as documented, 1: two 
                                                                                  input bits are swapped
0x2730 [RW    08]              EC_FROMHOST_01_SCA_AUX_ENABLE                 0x1  Enables the SCA AUX channel
0x2730 [RW    07]             EC_FROMHOST_01_IC_BIT_SWAPPING                 0x1  0: two input bits of IC e-link are as documented, 1: two input 
                                                                                  bits are swapped
0x2730 [RW    06]                   EC_FROMHOST_01_IC_ENABLE                 0x1  Enables the IC channel
0x2730 [RW    05]                EC_FROMHOST_01_BIT_SWAPPING                 0x0  0: two output bits of EC e-link are as documented, 1: two output 
                                                                                  bits are swapped
0x2730 [RW 04:01]                    EC_FROMHOST_01_ENCODING                 0x2  Configures encoding of the EC channel
0x2730 [RW    00]                      EC_FROMHOST_01_ENABLE                 0x0  Configures the FromHost Mini egroup in EC mode
0x2740 [RW    07]          EC_TOHOST_02_SCA_AUX_BIT_SWAPPING                 0x0  0: two input bits of SCA AUX e-link are as documented, 1: two 
                                                                                  input bits are swapped
0x2740 [RW    06]                EC_TOHOST_02_SCA_AUX_ENABLE                 0x1  Enables the SCA AUX channel
0x2740 [RW    05]               EC_TOHOST_02_IC_BIT_SWAPPING                 0x1  0: two input bits of IC e-link are as documented, 1: two input 
                                                                                  bits are swapped
0x2740 [RW    04]                     EC_TOHOST_02_IC_ENABLE                 0x1  Enables the IC channel
0x2740 [RW    03]                  EC_TOHOST_02_BIT_SWAPPING                 0x0  0: two input bits of EC e-link are as documented, 1: two input 
                                                                                  bits are swapped
0x2740 [RW 02:01]                      EC_TOHOST_02_ENCODING                 0x2  Configures encoding of the EC channel
0x2740 [RW    00]                        EC_TOHOST_02_ENABLE                 0x0  Enables the EC channel
0x2750 [RW    09]        EC_FROMHOST_02_SCA_AUX_BIT_SWAPPING                 0x0  0: two input bits of SCA AUX e-link are as documented, 1: two 
                                                                                  input bits are swapped
0x2750 [RW    08]              EC_FROMHOST_02_SCA_AUX_ENABLE                 0x1  Enables the SCA AUX channel
0x2750 [RW    07]             EC_FROMHOST_02_IC_BIT_SWAPPING                 0x1  0: two input bits of IC e-link are as documented, 1: two input 
                                                                                  bits are swapped
0x2750 [RW    06]                   EC_FROMHOST_02_IC_ENABLE                 0x1  Enables the IC channel
0x2750 [RW    05]                EC_FROMHOST_02_BIT_SWAPPING                 0x0  0: two output bits of EC e-link are as documented, 1: two output 
                                                                                  bits are swapped
0x2750 [RW 04:01]                    EC_FROMHOST_02_ENCODING                 0x2  Configures encoding of the EC channel
0x2750 [RW    00]                      EC_FROMHOST_02_ENABLE                 0x0  Configures the FromHost Mini egroup in EC mode
0x2760 [RW    07]          EC_TOHOST_03_SCA_AUX_BIT_SWAPPING                 0x0  0: two input bits of SCA AUX e-link are as documented, 1: two 
                                                                                  input bits are swapped
0x2760 [RW    06]                EC_TOHOST_03_SCA_AUX_ENABLE                 0x1  Enables the SCA AUX channel
0x2760 [RW    05]               EC_TOHOST_03_IC_BIT_SWAPPING                 0x1  0: two input bits of IC e-link are as documented, 1: two input 
                                                                                  bits are swapped
0x2760 [RW    04]                     EC_TOHOST_03_IC_ENABLE                 0x1  Enables the IC channel
0x2760 [RW    03]                  EC_TOHOST_03_BIT_SWAPPING                 0x0  0: two input bits of EC e-link are as documented, 1: two input 
                                                                                  bits are swapped
0x2760 [RW 02:01]                      EC_TOHOST_03_ENCODING                 0x2  Configures encoding of the EC channel
0x2760 [RW    00]                        EC_TOHOST_03_ENABLE                 0x0  Enables the EC channel
0x2770 [RW    09]        EC_FROMHOST_03_SCA_AUX_BIT_SWAPPING                 0x0  0: two input bits of SCA AUX e-link are as documented, 1: two 
                                                                                  input bits are swapped
0x2770 [RW    08]              EC_FROMHOST_03_SCA_AUX_ENABLE                 0x1  Enables the SCA AUX channel
0x2770 [RW    07]             EC_FROMHOST_03_IC_BIT_SWAPPING                 0x1  0: two input bits of IC e-link are as documented, 1: two input 
                                                                                  bits are swapped
0x2770 [RW    06]                   EC_FROMHOST_03_IC_ENABLE                 0x1  Enables the IC channel
0x2770 [RW    05]                EC_FROMHOST_03_BIT_SWAPPING                 0x0  0: two output bits of EC e-link are as documented, 1: two output 
                                                                                  bits are swapped
0x2770 [RW 04:01]                    EC_FROMHOST_03_ENCODING                 0x2  Configures encoding of the EC channel
0x2770 [RW    00]                      EC_FROMHOST_03_ENABLE                 0x0  Configures the FromHost Mini egroup in EC mode
0x2780 [RW    07]          EC_TOHOST_04_SCA_AUX_BIT_SWAPPING                 0x0  0: two input bits of SCA AUX e-link are as documented, 1: two 
                                                                                  input bits are swapped
0x2780 [RW    06]                EC_TOHOST_04_SCA_AUX_ENABLE                 0x0  Enables the SCA AUX channel
0x2780 [RW    05]               EC_TOHOST_04_IC_BIT_SWAPPING                 0x0  0: two input bits of IC e-link are as documented, 1: two input 
                                                                                  bits are swapped
0x2780 [RW    04]                     EC_TOHOST_04_IC_ENABLE                 0x0  Enables the IC channel
0x2780 [RW    03]                  EC_TOHOST_04_BIT_SWAPPING                 0x0  0: two input bits of EC e-link are as documented, 1: two input 
                                                                                  bits are swapped
0x2780 [RW 02:01]                      EC_TOHOST_04_ENCODING                 0x0  Configures encoding of the EC channel
0x2780 [RW    00]                        EC_TOHOST_04_ENABLE                 0x0  Enables the EC channel
0x2790 [RW    09]        EC_FROMHOST_04_SCA_AUX_BIT_SWAPPING                 0x0  0: two input bits of SCA AUX e-link are as documented, 1: two 
                                                                                  input bits are swapped
0x2790 [RW    08]              EC_FROMHOST_04_SCA_AUX_ENABLE                 0x0  Enables the SCA AUX channel
0x2790 [RW    07]             EC_FROMHOST_04_IC_BIT_SWAPPING                 0x0  0: two input bits of IC e-link are as documented, 1: two input 
                                                                                  bits are swapped
0x2790 [RW    06]                   EC_FROMHOST_04_IC_ENABLE                 0x0  Enables the IC channel
0x2790 [RW    05]                EC_FROMHOST_04_BIT_SWAPPING                 0x0  0: two output bits of EC e-link are as documented, 1: two output 
                                                                                  bits are swapped
0x2790 [RW 04:01]                    EC_FROMHOST_04_ENCODING                 0x0  Configures encoding of the EC channel
0x2790 [RW    00]                      EC_FROMHOST_04_ENABLE                 0x0  Configures the FromHost Mini egroup in EC mode
0x27a0 [RW    07]          EC_TOHOST_05_SCA_AUX_BIT_SWAPPING                 0x0  0: two input bits of SCA AUX e-link are as documented, 1: two 
                                                                                  input bits are swapped
0x27a0 [RW    06]                EC_TOHOST_05_SCA_AUX_ENABLE                 0x0  Enables the SCA AUX channel
0x27a0 [RW    05]               EC_TOHOST_05_IC_BIT_SWAPPING                 0x0  0: two input bits of IC e-link are as documented, 1: two input 
                                                                                  bits are swapped
0x27a0 [RW    04]                     EC_TOHOST_05_IC_ENABLE                 0x0  Enables the IC channel
0x27a0 [RW    03]                  EC_TOHOST_05_BIT_SWAPPING                 0x0  0: two input bits of EC e-link are as documented, 1: two input 
                                                                                  bits are swapped
0x27a0 [RW 02:01]                      EC_TOHOST_05_ENCODING                 0x0  Configures encoding of the EC channel
0x27a0 [RW    00]                        EC_TOHOST_05_ENABLE                 0x0  Enables the EC channel
0x27b0 [RW    09]        EC_FROMHOST_05_SCA_AUX_BIT_SWAPPING                 0x0  0: two input bits of SCA AUX e-link are as documented, 1: two 
                                                                                  input bits are swapped
0x27b0 [RW    08]              EC_FROMHOST_05_SCA_AUX_ENABLE                 0x0  Enables the SCA AUX channel
0x27b0 [RW    07]             EC_FROMHOST_05_IC_BIT_SWAPPING                 0x0  0: two input bits of IC e-link are as documented, 1: two input 
                                                                                  bits are swapped
0x27b0 [RW    06]                   EC_FROMHOST_05_IC_ENABLE                 0x0  Enables the IC channel
0x27b0 [RW    05]                EC_FROMHOST_05_BIT_SWAPPING                 0x0  0: two output bits of EC e-link are as documented, 1: two output 
                                                                                  bits are swapped
0x27b0 [RW 04:01]                    EC_FROMHOST_05_ENCODING                 0x0  Configures encoding of the EC channel
0x27b0 [RW    00]                      EC_FROMHOST_05_ENABLE                 0x0  Configures the FromHost Mini egroup in EC mode
0x27c0 [RW    07]          EC_TOHOST_06_SCA_AUX_BIT_SWAPPING                 0x0  0: two input bits of SCA AUX e-link are as documented, 1: two 
                                                                                  input bits are swapped
0x27c0 [RW    06]                EC_TOHOST_06_SCA_AUX_ENABLE                 0x0  Enables the SCA AUX channel
0x27c0 [RW    05]               EC_TOHOST_06_IC_BIT_SWAPPING                 0x0  0: two input bits of IC e-link are as documented, 1: two input 
                                                                                  bits are swapped
0x27c0 [RW    04]                     EC_TOHOST_06_IC_ENABLE                 0x0  Enables the IC channel
0x27c0 [RW    03]                  EC_TOHOST_06_BIT_SWAPPING                 0x0  0: two input bits of EC e-link are as documented, 1: two input 
                                                                                  bits are swapped
0x27c0 [RW 02:01]                      EC_TOHOST_06_ENCODING                 0x0  Configures encoding of the EC channel
0x27c0 [RW    00]                        EC_TOHOST_06_ENABLE                 0x0  Enables the EC channel
0x27d0 [RW    09]        EC_FROMHOST_06_SCA_AUX_BIT_SWAPPING                 0x0  0: two input bits of SCA AUX e-link are as documented, 1: two 
                                                                                  input bits are swapped
0x27d0 [RW    08]              EC_FROMHOST_06_SCA_AUX_ENABLE                 0x0  Enables the SCA AUX channel
0x27d0 [RW    07]             EC_FROMHOST_06_IC_BIT_SWAPPING                 0x0  0: two input bits of IC e-link are as documented, 1: two input 
                                                                                  bits are swapped
0x27d0 [RW    06]                   EC_FROMHOST_06_IC_ENABLE                 0x0  Enables the IC channel
0x27d0 [RW    05]                EC_FROMHOST_06_BIT_SWAPPING                 0x0  0: two output bits of EC e-link are as documented, 1: two output 
                                                                                  bits are swapped
0x27d0 [RW 04:01]                    EC_FROMHOST_06_ENCODING                 0x0  Configures encoding of the EC channel
0x27d0 [RW    00]                      EC_FROMHOST_06_ENABLE                 0x0  Configures the FromHost Mini egroup in EC mode
0x27e0 [RW    07]          EC_TOHOST_07_SCA_AUX_BIT_SWAPPING                 0x0  0: two input bits of SCA AUX e-link are as documented, 1: two 
                                                                                  input bits are swapped
0x27e0 [RW    06]                EC_TOHOST_07_SCA_AUX_ENABLE                 0x0  Enables the SCA AUX channel
0x27e0 [RW    05]               EC_TOHOST_07_IC_BIT_SWAPPING                 0x0  0: two input bits of IC e-link are as documented, 1: two input 
                                                                                  bits are swapped
0x27e0 [RW    04]                     EC_TOHOST_07_IC_ENABLE                 0x0  Enables the IC channel
0x27e0 [RW    03]                  EC_TOHOST_07_BIT_SWAPPING                 0x0  0: two input bits of EC e-link are as documented, 1: two input 
                                                                                  bits are swapped
0x27e0 [RW 02:01]                      EC_TOHOST_07_ENCODING                 0x0  Configures encoding of the EC channel
0x27e0 [RW    00]                        EC_TOHOST_07_ENABLE                 0x0  Enables the EC channel
0x27f0 [RW    09]        EC_FROMHOST_07_SCA_AUX_BIT_SWAPPING                 0x0  0: two input bits of SCA AUX e-link are as documented, 1: two 
                                                                                  input bits are swapped
0x27f0 [RW    08]              EC_FROMHOST_07_SCA_AUX_ENABLE                 0x0  Enables the SCA AUX channel
0x27f0 [RW    07]             EC_FROMHOST_07_IC_BIT_SWAPPING                 0x0  0: two input bits of IC e-link are as documented, 1: two input 
                                                                                  bits are swapped
0x27f0 [RW    06]                   EC_FROMHOST_07_IC_ENABLE                 0x0  Enables the IC channel
0x27f0 [RW    05]                EC_FROMHOST_07_BIT_SWAPPING                 0x0  0: two output bits of EC e-link are as documented, 1: two output 
                                                                                  bits are swapped
0x27f0 [RW 04:01]                    EC_FROMHOST_07_ENCODING                 0x0  Configures encoding of the EC channel
0x27f0 [RW    00]                      EC_FROMHOST_07_ENABLE                 0x0  Configures the FromHost Mini egroup in EC mode
0x2800 [RW    07]          EC_TOHOST_08_SCA_AUX_BIT_SWAPPING                 0x0  0: two input bits of SCA AUX e-link are as documented, 1: two 
                                                                                  input bits are swapped
0x2800 [RW    06]                EC_TOHOST_08_SCA_AUX_ENABLE                 0x0  Enables the SCA AUX channel
0x2800 [RW    05]               EC_TOHOST_08_IC_BIT_SWAPPING                 0x0  0: two input bits of IC e-link are as documented, 1: two input 
                                                                                  bits are swapped
0x2800 [RW    04]                     EC_TOHOST_08_IC_ENABLE                 0x0  Enables the IC channel
0x2800 [RW    03]                  EC_TOHOST_08_BIT_SWAPPING                 0x0  0: two input bits of EC e-link are as documented, 1: two input 
                                                                                  bits are swapped
0x2800 [RW 02:01]                      EC_TOHOST_08_ENCODING                 0x0  Configures encoding of the EC channel
0x2800 [RW    00]                        EC_TOHOST_08_ENABLE                 0x0  Enables the EC channel
0x2810 [RW    09]        EC_FROMHOST_08_SCA_AUX_BIT_SWAPPING                 0x0  0: two input bits of SCA AUX e-link are as documented, 1: two 
                                                                                  input bits are swapped
0x2810 [RW    08]              EC_FROMHOST_08_SCA_AUX_ENABLE                 0x0  Enables the SCA AUX channel
0x2810 [RW    07]             EC_FROMHOST_08_IC_BIT_SWAPPING                 0x0  0: two input bits of IC e-link are as documented, 1: two input 
                                                                                  bits are swapped
0x2810 [RW    06]                   EC_FROMHOST_08_IC_ENABLE                 0x0  Enables the IC channel
0x2810 [RW    05]                EC_FROMHOST_08_BIT_SWAPPING                 0x0  0: two output bits of EC e-link are as documented, 1: two output 
                                                                                  bits are swapped
0x2810 [RW 04:01]                    EC_FROMHOST_08_ENCODING                 0x0  Configures encoding of the EC channel
0x2810 [RW    00]                      EC_FROMHOST_08_ENABLE                 0x0  Configures the FromHost Mini egroup in EC mode
0x2820 [RW    07]          EC_TOHOST_09_SCA_AUX_BIT_SWAPPING                 0x0  0: two input bits of SCA AUX e-link are as documented, 1: two 
                                                                                  input bits are swapped
0x2820 [RW    06]                EC_TOHOST_09_SCA_AUX_ENABLE                 0x0  Enables the SCA AUX channel
0x2820 [RW    05]               EC_TOHOST_09_IC_BIT_SWAPPING                 0x0  0: two input bits of IC e-link are as documented, 1: two input 
                                                                                  bits are swapped
0x2820 [RW    04]                     EC_TOHOST_09_IC_ENABLE                 0x0  Enables the IC channel
0x2820 [RW    03]                  EC_TOHOST_09_BIT_SWAPPING                 0x0  0: two input bits of EC e-link are as documented, 1: two input 
                                                                                  bits are swapped
0x2820 [RW 02:01]                      EC_TOHOST_09_ENCODING                 0x0  Configures encoding of the EC channel
0x2820 [RW    00]                        EC_TOHOST_09_ENABLE                 0x0  Enables the EC channel
0x2830 [RW    09]        EC_FROMHOST_09_SCA_AUX_BIT_SWAPPING                 0x0  0: two input bits of SCA AUX e-link are as documented, 1: two 
                                                                                  input bits are swapped
0x2830 [RW    08]              EC_FROMHOST_09_SCA_AUX_ENABLE                 0x0  Enables the SCA AUX channel
0x2830 [RW    07]             EC_FROMHOST_09_IC_BIT_SWAPPING                 0x0  0: two input bits of IC e-link are as documented, 1: two input 
                                                                                  bits are swapped
0x2830 [RW    06]                   EC_FROMHOST_09_IC_ENABLE                 0x0  Enables the IC channel
0x2830 [RW    05]                EC_FROMHOST_09_BIT_SWAPPING                 0x0  0: two output bits of EC e-link are as documented, 1: two output 
                                                                                  bits are swapped
0x2830 [RW 04:01]                    EC_FROMHOST_09_ENCODING                 0x0  Configures encoding of the EC channel
0x2830 [RW    00]                      EC_FROMHOST_09_ENABLE                 0x0  Configures the FromHost Mini egroup in EC mode
0x2840 [RW    07]          EC_TOHOST_10_SCA_AUX_BIT_SWAPPING                 0x0  0: two input bits of SCA AUX e-link are as documented, 1: two 
                                                                                  input bits are swapped
0x2840 [RW    06]                EC_TOHOST_10_SCA_AUX_ENABLE                 0x0  Enables the SCA AUX channel
0x2840 [RW    05]               EC_TOHOST_10_IC_BIT_SWAPPING                 0x0  0: two input bits of IC e-link are as documented, 1: two input 
                                                                                  bits are swapped
0x2840 [RW    04]                     EC_TOHOST_10_IC_ENABLE                 0x0  Enables the IC channel
0x2840 [RW    03]                  EC_TOHOST_10_BIT_SWAPPING                 0x0  0: two input bits of EC e-link are as documented, 1: two input 
                                                                                  bits are swapped
0x2840 [RW 02:01]                      EC_TOHOST_10_ENCODING                 0x0  Configures encoding of the EC channel
0x2840 [RW    00]                        EC_TOHOST_10_ENABLE                 0x0  Enables the EC channel
0x2850 [RW    09]        EC_FROMHOST_10_SCA_AUX_BIT_SWAPPING                 0x0  0: two input bits of SCA AUX e-link are as documented, 1: two 
                                                                                  input bits are swapped
0x2850 [RW    08]              EC_FROMHOST_10_SCA_AUX_ENABLE                 0x0  Enables the SCA AUX channel
0x2850 [RW    07]             EC_FROMHOST_10_IC_BIT_SWAPPING                 0x0  0: two input bits of IC e-link are as documented, 1: two input 
                                                                                  bits are swapped
0x2850 [RW    06]                   EC_FROMHOST_10_IC_ENABLE                 0x0  Enables the IC channel
0x2850 [RW    05]                EC_FROMHOST_10_BIT_SWAPPING                 0x0  0: two output bits of EC e-link are as documented, 1: two output 
                                                                                  bits are swapped
0x2850 [RW 04:01]                    EC_FROMHOST_10_ENCODING                 0x0  Configures encoding of the EC channel
0x2850 [RW    00]                      EC_FROMHOST_10_ENABLE                 0x0  Configures the FromHost Mini egroup in EC mode
0x2860 [RW    07]          EC_TOHOST_11_SCA_AUX_BIT_SWAPPING                 0x0  0: two input bits of SCA AUX e-link are as documented, 1: two 
                                                                                  input bits are swapped
0x2860 [RW    06]                EC_TOHOST_11_SCA_AUX_ENABLE                 0x0  Enables the SCA AUX channel
0x2860 [RW    05]               EC_TOHOST_11_IC_BIT_SWAPPING                 0x0  0: two input bits of IC e-link are as documented, 1: two input 
                                                                                  bits are swapped
0x2860 [RW    04]                     EC_TOHOST_11_IC_ENABLE                 0x0  Enables the IC channel
0x2860 [RW    03]                  EC_TOHOST_11_BIT_SWAPPING                 0x0  0: two input bits of EC e-link are as documented, 1: two input 
                                                                                  bits are swapped
0x2860 [RW 02:01]                      EC_TOHOST_11_ENCODING                 0x0  Configures encoding of the EC channel
0x2860 [RW    00]                        EC_TOHOST_11_ENABLE                 0x0  Enables the EC channel
0x2870 [RW    09]        EC_FROMHOST_11_SCA_AUX_BIT_SWAPPING                 0x0  0: two input bits of SCA AUX e-link are as documented, 1: two 
                                                                                  input bits are swapped
0x2870 [RW    08]              EC_FROMHOST_11_SCA_AUX_ENABLE                 0x0  Enables the SCA AUX channel
0x2870 [RW    07]             EC_FROMHOST_11_IC_BIT_SWAPPING                 0x0  0: two input bits of IC e-link are as documented, 1: two input 
                                                                                  bits are swapped
0x2870 [RW    06]                   EC_FROMHOST_11_IC_ENABLE                 0x0  Enables the IC channel
0x2870 [RW    05]                EC_FROMHOST_11_BIT_SWAPPING                 0x0  0: two output bits of EC e-link are as documented, 1: two output 
                                                                                  bits are swapped
0x2870 [RW 04:01]                    EC_FROMHOST_11_ENCODING                 0x0  Configures encoding of the EC channel
0x2870 [RW    00]                      EC_FROMHOST_11_ENABLE                 0x0  Configures the FromHost Mini egroup in EC mode
0x2880 [RW    07]          EC_TOHOST_12_SCA_AUX_BIT_SWAPPING                 0x0  0: two input bits of SCA AUX e-link are as documented, 1: two 
                                                                                  input bits are swapped
0x2880 [RW    06]                EC_TOHOST_12_SCA_AUX_ENABLE                 0x0  Enables the SCA AUX channel
0x2880 [RW    05]               EC_TOHOST_12_IC_BIT_SWAPPING                 0x0  0: two input bits of IC e-link are as documented, 1: two input 
                                                                                  bits are swapped
0x2880 [RW    04]                     EC_TOHOST_12_IC_ENABLE                 0x0  Enables the IC channel
0x2880 [RW    03]                  EC_TOHOST_12_BIT_SWAPPING                 0x0  0: two input bits of EC e-link are as documented, 1: two input 
                                                                                  bits are swapped
0x2880 [RW 02:01]                      EC_TOHOST_12_ENCODING                 0x0  Configures encoding of the EC channel
0x2880 [RW    00]                        EC_TOHOST_12_ENABLE                 0x0  Enables the EC channel
0x2890 [RW    09]        EC_FROMHOST_12_SCA_AUX_BIT_SWAPPING                 0x0  0: two input bits of SCA AUX e-link are as documented, 1: two 
                                                                                  input bits are swapped
0x2890 [RW    08]              EC_FROMHOST_12_SCA_AUX_ENABLE                 0x0  Enables the SCA AUX channel
0x2890 [RW    07]             EC_FROMHOST_12_IC_BIT_SWAPPING                 0x0  0: two input bits of IC e-link are as documented, 1: two input 
                                                                                  bits are swapped
0x2890 [RW    06]                   EC_FROMHOST_12_IC_ENABLE                 0x0  Enables the IC channel
0x2890 [RW    05]                EC_FROMHOST_12_BIT_SWAPPING                 0x0  0: two output bits of EC e-link are as documented, 1: two output 
                                                                                  bits are swapped
0x2890 [RW 04:01]                    EC_FROMHOST_12_ENCODING                 0x0  Configures encoding of the EC channel
0x2890 [RW    00]                      EC_FROMHOST_12_ENABLE                 0x0  Configures the FromHost Mini egroup in EC mode
0x28a0 [RW    07]          EC_TOHOST_13_SCA_AUX_BIT_SWAPPING                 0x0  0: two input bits of SCA AUX e-link are as documented, 1: two 
                                                                                  input bits are swapped
0x28a0 [RW    06]                EC_TOHOST_13_SCA_AUX_ENABLE                 0x0  Enables the SCA AUX channel
0x28a0 [RW    05]               EC_TOHOST_13_IC_BIT_SWAPPING                 0x0  0: two input bits of IC e-link are as documented, 1: two input 
                                                                                  bits are swapped
0x28a0 [RW    04]                     EC_TOHOST_13_IC_ENABLE                 0x0  Enables the IC channel
0x28a0 [RW    03]                  EC_TOHOST_13_BIT_SWAPPING                 0x0  0: two input bits of EC e-link are as documented, 1: two input 
                                                                                  bits are swapped
0x28a0 [RW 02:01]                      EC_TOHOST_13_ENCODING                 0x0  Configures encoding of the EC channel
0x28a0 [RW    00]                        EC_TOHOST_13_ENABLE                 0x0  Enables the EC channel
0x28b0 [RW    09]        EC_FROMHOST_13_SCA_AUX_BIT_SWAPPING                 0x0  0: two input bits of SCA AUX e-link are as documented, 1: two 
                                                                                  input bits are swapped
0x28b0 [RW    08]              EC_FROMHOST_13_SCA_AUX_ENABLE                 0x0  Enables the SCA AUX channel
0x28b0 [RW    07]             EC_FROMHOST_13_IC_BIT_SWAPPING                 0x0  0: two input bits of IC e-link are as documented, 1: two input 
                                                                                  bits are swapped
0x28b0 [RW    06]                   EC_FROMHOST_13_IC_ENABLE                 0x0  Enables the IC channel
0x28b0 [RW    05]                EC_FROMHOST_13_BIT_SWAPPING                 0x0  0: two output bits of EC e-link are as documented, 1: two output 
                                                                                  bits are swapped
0x28b0 [RW 04:01]                    EC_FROMHOST_13_ENCODING                 0x0  Configures encoding of the EC channel
0x28b0 [RW    00]                      EC_FROMHOST_13_ENABLE                 0x0  Configures the FromHost Mini egroup in EC mode
0x28c0 [RW    07]          EC_TOHOST_14_SCA_AUX_BIT_SWAPPING                 0x0  0: two input bits of SCA AUX e-link are as documented, 1: two 
                                                                                  input bits are swapped
0x28c0 [RW    06]                EC_TOHOST_14_SCA_AUX_ENABLE                 0x0  Enables the SCA AUX channel
0x28c0 [RW    05]               EC_TOHOST_14_IC_BIT_SWAPPING                 0x0  0: two input bits of IC e-link are as documented, 1: two input 
                                                                                  bits are swapped
0x28c0 [RW    04]                     EC_TOHOST_14_IC_ENABLE                 0x0  Enables the IC channel
0x28c0 [RW    03]                  EC_TOHOST_14_BIT_SWAPPING                 0x0  0: two input bits of EC e-link are as documented, 1: two input 
                                                                                  bits are swapped
0x28c0 [RW 02:01]                      EC_TOHOST_14_ENCODING                 0x0  Configures encoding of the EC channel
0x28c0 [RW    00]                        EC_TOHOST_14_ENABLE                 0x0  Enables the EC channel
0x28d0 [RW    09]        EC_FROMHOST_14_SCA_AUX_BIT_SWAPPING                 0x0  0: two input bits of SCA AUX e-link are as documented, 1: two 
                                                                                  input bits are swapped
0x28d0 [RW    08]              EC_FROMHOST_14_SCA_AUX_ENABLE                 0x0  Enables the SCA AUX channel
0x28d0 [RW    07]             EC_FROMHOST_14_IC_BIT_SWAPPING                 0x0  0: two input bits of IC e-link are as documented, 1: two input 
                                                                                  bits are swapped
0x28d0 [RW    06]                   EC_FROMHOST_14_IC_ENABLE                 0x0  Enables the IC channel
0x28d0 [RW    05]                EC_FROMHOST_14_BIT_SWAPPING                 0x0  0: two output bits of EC e-link are as documented, 1: two output 
                                                                                  bits are swapped
0x28d0 [RW 04:01]                    EC_FROMHOST_14_ENCODING                 0x0  Configures encoding of the EC channel
0x28d0 [RW    00]                      EC_FROMHOST_14_ENABLE                 0x0  Configures the FromHost Mini egroup in EC mode
0x28e0 [RW    07]          EC_TOHOST_15_SCA_AUX_BIT_SWAPPING                 0x0  0: two input bits of SCA AUX e-link are as documented, 1: two 
                                                                                  input bits are swapped
0x28e0 [RW    06]                EC_TOHOST_15_SCA_AUX_ENABLE                 0x0  Enables the SCA AUX channel
0x28e0 [RW    05]               EC_TOHOST_15_IC_BIT_SWAPPING                 0x0  0: two input bits of IC e-link are as documented, 1: two input 
                                                                                  bits are swapped
0x28e0 [RW    04]                     EC_TOHOST_15_IC_ENABLE                 0x0  Enables the IC channel
0x28e0 [RW    03]                  EC_TOHOST_15_BIT_SWAPPING                 0x0  0: two input bits of EC e-link are as documented, 1: two input 
                                                                                  bits are swapped
0x28e0 [RW 02:01]                      EC_TOHOST_15_ENCODING                 0x0  Configures encoding of the EC channel
0x28e0 [RW    00]                        EC_TOHOST_15_ENABLE                 0x0  Enables the EC channel
0x28f0 [RW    09]        EC_FROMHOST_15_SCA_AUX_BIT_SWAPPING                 0x0  0: two input bits of SCA AUX e-link are as documented, 1: two 
                                                                                  input bits are swapped
0x28f0 [RW    08]              EC_FROMHOST_15_SCA_AUX_ENABLE                 0x0  Enables the SCA AUX channel
0x28f0 [RW    07]             EC_FROMHOST_15_IC_BIT_SWAPPING                 0x0  0: two input bits of IC e-link are as documented, 1: two input 
                                                                                  bits are swapped
0x28f0 [RW    06]                   EC_FROMHOST_15_IC_ENABLE                 0x0  Enables the IC channel
0x28f0 [RW    05]                EC_FROMHOST_15_BIT_SWAPPING                 0x0  0: two output bits of EC e-link are as documented, 1: two output 
                                                                                  bits are swapped
0x28f0 [RW 04:01]                    EC_FROMHOST_15_ENCODING                 0x0  Configures encoding of the EC channel
0x28f0 [RW    00]                      EC_FROMHOST_15_ENABLE                 0x0  Configures the FromHost Mini egroup in EC mode
0x2900 [RW    07]          EC_TOHOST_16_SCA_AUX_BIT_SWAPPING                 0x0  0: two input bits of SCA AUX e-link are as documented, 1: two 
                                                                                  input bits are swapped
0x2900 [RW    06]                EC_TOHOST_16_SCA_AUX_ENABLE                 0x0  Enables the SCA AUX channel
0x2900 [RW    05]               EC_TOHOST_16_IC_BIT_SWAPPING                 0x0  0: two input bits of IC e-link are as documented, 1: two input 
                                                                                  bits are swapped
0x2900 [RW    04]                     EC_TOHOST_16_IC_ENABLE                 0x0  Enables the IC channel
0x2900 [RW    03]                  EC_TOHOST_16_BIT_SWAPPING                 0x0  0: two input bits of EC e-link are as documented, 1: two input 
                                                                                  bits are swapped
0x2900 [RW 02:01]                      EC_TOHOST_16_ENCODING                 0x0  Configures encoding of the EC channel
0x2900 [RW    00]                        EC_TOHOST_16_ENABLE                 0x0  Enables the EC channel
0x2910 [RW    09]        EC_FROMHOST_16_SCA_AUX_BIT_SWAPPING                 0x0  0: two input bits of SCA AUX e-link are as documented, 1: two 
                                                                                  input bits are swapped
0x2910 [RW    08]              EC_FROMHOST_16_SCA_AUX_ENABLE                 0x0  Enables the SCA AUX channel
0x2910 [RW    07]             EC_FROMHOST_16_IC_BIT_SWAPPING                 0x0  0: two input bits of IC e-link are as documented, 1: two input 
                                                                                  bits are swapped
0x2910 [RW    06]                   EC_FROMHOST_16_IC_ENABLE                 0x0  Enables the IC channel
0x2910 [RW    05]                EC_FROMHOST_16_BIT_SWAPPING                 0x0  0: two output bits of EC e-link are as documented, 1: two output 
                                                                                  bits are swapped
0x2910 [RW 04:01]                    EC_FROMHOST_16_ENCODING                 0x0  Configures encoding of the EC channel
0x2910 [RW    00]                      EC_FROMHOST_16_ENABLE                 0x0  Configures the FromHost Mini egroup in EC mode
0x2920 [RW    07]          EC_TOHOST_17_SCA_AUX_BIT_SWAPPING                 0x0  0: two input bits of SCA AUX e-link are as documented, 1: two 
                                                                                  input bits are swapped
0x2920 [RW    06]                EC_TOHOST_17_SCA_AUX_ENABLE                 0x0  Enables the SCA AUX channel
0x2920 [RW    05]               EC_TOHOST_17_IC_BIT_SWAPPING                 0x0  0: two input bits of IC e-link are as documented, 1: two input 
                                                                                  bits are swapped
0x2920 [RW    04]                     EC_TOHOST_17_IC_ENABLE                 0x0  Enables the IC channel
0x2920 [RW    03]                  EC_TOHOST_17_BIT_SWAPPING                 0x0  0: two input bits of EC e-link are as documented, 1: two input 
                                                                                  bits are swapped
0x2920 [RW 02:01]                      EC_TOHOST_17_ENCODING                 0x0  Configures encoding of the EC channel
0x2920 [RW    00]                        EC_TOHOST_17_ENABLE                 0x0  Enables the EC channel
0x2930 [RW    09]        EC_FROMHOST_17_SCA_AUX_BIT_SWAPPING                 0x0  0: two input bits of SCA AUX e-link are as documented, 1: two 
                                                                                  input bits are swapped
0x2930 [RW    08]              EC_FROMHOST_17_SCA_AUX_ENABLE                 0x0  Enables the SCA AUX channel
0x2930 [RW    07]             EC_FROMHOST_17_IC_BIT_SWAPPING                 0x0  0: two input bits of IC e-link are as documented, 1: two input 
                                                                                  bits are swapped
0x2930 [RW    06]                   EC_FROMHOST_17_IC_ENABLE                 0x0  Enables the IC channel
0x2930 [RW    05]                EC_FROMHOST_17_BIT_SWAPPING                 0x0  0: two output bits of EC e-link are as documented, 1: two output 
                                                                                  bits are swapped
0x2930 [RW 04:01]                    EC_FROMHOST_17_ENCODING                 0x0  Configures encoding of the EC channel
0x2930 [RW    00]                      EC_FROMHOST_17_ENABLE                 0x0  Configures the FromHost Mini egroup in EC mode
0x2940 [RW    07]          EC_TOHOST_18_SCA_AUX_BIT_SWAPPING                 0x0  0: two input bits of SCA AUX e-link are as documented, 1: two 
                                                                                  input bits are swapped
0x2940 [RW    06]                EC_TOHOST_18_SCA_AUX_ENABLE                 0x0  Enables the SCA AUX channel
0x2940 [RW    05]               EC_TOHOST_18_IC_BIT_SWAPPING                 0x0  0: two input bits of IC e-link are as documented, 1: two input 
                                                                                  bits are swapped
0x2940 [RW    04]                     EC_TOHOST_18_IC_ENABLE                 0x0  Enables the IC channel
0x2940 [RW    03]                  EC_TOHOST_18_BIT_SWAPPING                 0x0  0: two input bits of EC e-link are as documented, 1: two input 
                                                                                  bits are swapped
0x2940 [RW 02:01]                      EC_TOHOST_18_ENCODING                 0x0  Configures encoding of the EC channel
0x2940 [RW    00]                        EC_TOHOST_18_ENABLE                 0x0  Enables the EC channel
0x2950 [RW    09]        EC_FROMHOST_18_SCA_AUX_BIT_SWAPPING                 0x0  0: two input bits of SCA AUX e-link are as documented, 1: two 
                                                                                  input bits are swapped
0x2950 [RW    08]              EC_FROMHOST_18_SCA_AUX_ENABLE                 0x0  Enables the SCA AUX channel
0x2950 [RW    07]             EC_FROMHOST_18_IC_BIT_SWAPPING                 0x0  0: two input bits of IC e-link are as documented, 1: two input 
                                                                                  bits are swapped
0x2950 [RW    06]                   EC_FROMHOST_18_IC_ENABLE                 0x0  Enables the IC channel
0x2950 [RW    05]                EC_FROMHOST_18_BIT_SWAPPING                 0x0  0: two output bits of EC e-link are as documented, 1: two output 
                                                                                  bits are swapped
0x2950 [RW 04:01]                    EC_FROMHOST_18_ENCODING                 0x0  Configures encoding of the EC channel
0x2950 [RW    00]                      EC_FROMHOST_18_ENABLE                 0x0  Configures the FromHost Mini egroup in EC mode
0x2960 [RW    07]          EC_TOHOST_19_SCA_AUX_BIT_SWAPPING                 0x0  0: two input bits of SCA AUX e-link are as documented, 1: two 
                                                                                  input bits are swapped
0x2960 [RW    06]                EC_TOHOST_19_SCA_AUX_ENABLE                 0x0  Enables the SCA AUX channel
0x2960 [RW    05]               EC_TOHOST_19_IC_BIT_SWAPPING                 0x0  0: two input bits of IC e-link are as documented, 1: two input 
                                                                                  bits are swapped
0x2960 [RW    04]                     EC_TOHOST_19_IC_ENABLE                 0x0  Enables the IC channel
0x2960 [RW    03]                  EC_TOHOST_19_BIT_SWAPPING                 0x0  0: two input bits of EC e-link are as documented, 1: two input 
                                                                                  bits are swapped
0x2960 [RW 02:01]                      EC_TOHOST_19_ENCODING                 0x0  Configures encoding of the EC channel
0x2960 [RW    00]                        EC_TOHOST_19_ENABLE                 0x0  Enables the EC channel
0x2970 [RW    09]        EC_FROMHOST_19_SCA_AUX_BIT_SWAPPING                 0x0  0: two input bits of SCA AUX e-link are as documented, 1: two 
                                                                                  input bits are swapped
0x2970 [RW    08]              EC_FROMHOST_19_SCA_AUX_ENABLE                 0x0  Enables the SCA AUX channel
0x2970 [RW    07]             EC_FROMHOST_19_IC_BIT_SWAPPING                 0x0  0: two input bits of IC e-link are as documented, 1: two input 
                                                                                  bits are swapped
0x2970 [RW    06]                   EC_FROMHOST_19_IC_ENABLE                 0x0  Enables the IC channel
0x2970 [RW    05]                EC_FROMHOST_19_BIT_SWAPPING                 0x0  0: two output bits of EC e-link are as documented, 1: two output 
                                                                                  bits are swapped
0x2970 [RW 04:01]                    EC_FROMHOST_19_ENCODING                 0x0  Configures encoding of the EC channel
0x2970 [RW    00]                      EC_FROMHOST_19_ENABLE                 0x0  Configures the FromHost Mini egroup in EC mode
0x2980 [RW    07]          EC_TOHOST_20_SCA_AUX_BIT_SWAPPING                 0x0  0: two input bits of SCA AUX e-link are as documented, 1: two 
                                                                                  input bits are swapped
0x2980 [RW    06]                EC_TOHOST_20_SCA_AUX_ENABLE                 0x0  Enables the SCA AUX channel
0x2980 [RW    05]               EC_TOHOST_20_IC_BIT_SWAPPING                 0x0  0: two input bits of IC e-link are as documented, 1: two input 
                                                                                  bits are swapped
0x2980 [RW    04]                     EC_TOHOST_20_IC_ENABLE                 0x0  Enables the IC channel
0x2980 [RW    03]                  EC_TOHOST_20_BIT_SWAPPING                 0x0  0: two input bits of EC e-link are as documented, 1: two input 
                                                                                  bits are swapped
0x2980 [RW 02:01]                      EC_TOHOST_20_ENCODING                 0x0  Configures encoding of the EC channel
0x2980 [RW    00]                        EC_TOHOST_20_ENABLE                 0x0  Enables the EC channel
0x2990 [RW    09]        EC_FROMHOST_20_SCA_AUX_BIT_SWAPPING                 0x0  0: two input bits of SCA AUX e-link are as documented, 1: two 
                                                                                  input bits are swapped
0x2990 [RW    08]              EC_FROMHOST_20_SCA_AUX_ENABLE                 0x0  Enables the SCA AUX channel
0x2990 [RW    07]             EC_FROMHOST_20_IC_BIT_SWAPPING                 0x0  0: two input bits of IC e-link are as documented, 1: two input 
                                                                                  bits are swapped
0x2990 [RW    06]                   EC_FROMHOST_20_IC_ENABLE                 0x0  Enables the IC channel
0x2990 [RW    05]                EC_FROMHOST_20_BIT_SWAPPING                 0x0  0: two output bits of EC e-link are as documented, 1: two output 
                                                                                  bits are swapped
0x2990 [RW 04:01]                    EC_FROMHOST_20_ENCODING                 0x0  Configures encoding of the EC channel
0x2990 [RW    00]                      EC_FROMHOST_20_ENABLE                 0x0  Configures the FromHost Mini egroup in EC mode
0x29a0 [RW    07]          EC_TOHOST_21_SCA_AUX_BIT_SWAPPING                 0x0  0: two input bits of SCA AUX e-link are as documented, 1: two 
                                                                                  input bits are swapped
0x29a0 [RW    06]                EC_TOHOST_21_SCA_AUX_ENABLE                 0x0  Enables the SCA AUX channel
0x29a0 [RW    05]               EC_TOHOST_21_IC_BIT_SWAPPING                 0x0  0: two input bits of IC e-link are as documented, 1: two input 
                                                                                  bits are swapped
0x29a0 [RW    04]                     EC_TOHOST_21_IC_ENABLE                 0x0  Enables the IC channel
0x29a0 [RW    03]                  EC_TOHOST_21_BIT_SWAPPING                 0x0  0: two input bits of EC e-link are as documented, 1: two input 
                                                                                  bits are swapped
0x29a0 [RW 02:01]                      EC_TOHOST_21_ENCODING                 0x0  Configures encoding of the EC channel
0x29a0 [RW    00]                        EC_TOHOST_21_ENABLE                 0x0  Enables the EC channel
0x29b0 [RW    09]        EC_FROMHOST_21_SCA_AUX_BIT_SWAPPING                 0x0  0: two input bits of SCA AUX e-link are as documented, 1: two 
                                                                                  input bits are swapped
0x29b0 [RW    08]              EC_FROMHOST_21_SCA_AUX_ENABLE                 0x0  Enables the SCA AUX channel
0x29b0 [RW    07]             EC_FROMHOST_21_IC_BIT_SWAPPING                 0x0  0: two input bits of IC e-link are as documented, 1: two input 
                                                                                  bits are swapped
0x29b0 [RW    06]                   EC_FROMHOST_21_IC_ENABLE                 0x0  Enables the IC channel
0x29b0 [RW    05]                EC_FROMHOST_21_BIT_SWAPPING                 0x0  0: two output bits of EC e-link are as documented, 1: two output 
                                                                                  bits are swapped
0x29b0 [RW 04:01]                    EC_FROMHOST_21_ENCODING                 0x0  Configures encoding of the EC channel
0x29b0 [RW    00]                      EC_FROMHOST_21_ENABLE                 0x0  Configures the FromHost Mini egroup in EC mode
0x29c0 [RW    07]          EC_TOHOST_22_SCA_AUX_BIT_SWAPPING                 0x0  0: two input bits of SCA AUX e-link are as documented, 1: two 
                                                                                  input bits are swapped
0x29c0 [RW    06]                EC_TOHOST_22_SCA_AUX_ENABLE                 0x0  Enables the SCA AUX channel
0x29c0 [RW    05]               EC_TOHOST_22_IC_BIT_SWAPPING                 0x0  0: two input bits of IC e-link are as documented, 1: two input 
                                                                                  bits are swapped
0x29c0 [RW    04]                     EC_TOHOST_22_IC_ENABLE                 0x0  Enables the IC channel
0x29c0 [RW    03]                  EC_TOHOST_22_BIT_SWAPPING                 0x0  0: two input bits of EC e-link are as documented, 1: two input 
                                                                                  bits are swapped
0x29c0 [RW 02:01]                      EC_TOHOST_22_ENCODING                 0x0  Configures encoding of the EC channel
0x29c0 [RW    00]                        EC_TOHOST_22_ENABLE                 0x0  Enables the EC channel
0x29d0 [RW    09]        EC_FROMHOST_22_SCA_AUX_BIT_SWAPPING                 0x0  0: two input bits of SCA AUX e-link are as documented, 1: two 
                                                                                  input bits are swapped
0x29d0 [RW    08]              EC_FROMHOST_22_SCA_AUX_ENABLE                 0x0  Enables the SCA AUX channel
0x29d0 [RW    07]             EC_FROMHOST_22_IC_BIT_SWAPPING                 0x0  0: two input bits of IC e-link are as documented, 1: two input 
                                                                                  bits are swapped
0x29d0 [RW    06]                   EC_FROMHOST_22_IC_ENABLE                 0x0  Enables the IC channel
0x29d0 [RW    05]                EC_FROMHOST_22_BIT_SWAPPING                 0x0  0: two output bits of EC e-link are as documented, 1: two output 
                                                                                  bits are swapped
0x29d0 [RW 04:01]                    EC_FROMHOST_22_ENCODING                 0x0  Configures encoding of the EC channel
0x29d0 [RW    00]                      EC_FROMHOST_22_ENABLE                 0x0  Configures the FromHost Mini egroup in EC mode
0x29e0 [RW    07]          EC_TOHOST_23_SCA_AUX_BIT_SWAPPING                 0x0  0: two input bits of SCA AUX e-link are as documented, 1: two 
                                                                                  input bits are swapped
0x29e0 [RW    06]                EC_TOHOST_23_SCA_AUX_ENABLE                 0x0  Enables the SCA AUX channel
0x29e0 [RW    05]               EC_TOHOST_23_IC_BIT_SWAPPING                 0x0  0: two input bits of IC e-link are as documented, 1: two input 
                                                                                  bits are swapped
0x29e0 [RW    04]                     EC_TOHOST_23_IC_ENABLE                 0x0  Enables the IC channel
0x29e0 [RW    03]                  EC_TOHOST_23_BIT_SWAPPING                 0x0  0: two input bits of EC e-link are as documented, 1: two input 
                                                                                  bits are swapped
0x29e0 [RW 02:01]                      EC_TOHOST_23_ENCODING                 0x0  Configures encoding of the EC channel
0x29e0 [RW    00]                        EC_TOHOST_23_ENABLE                 0x0  Enables the EC channel
0x29f0 [RW    09]        EC_FROMHOST_23_SCA_AUX_BIT_SWAPPING                 0x0  0: two input bits of SCA AUX e-link are as documented, 1: two 
                                                                                  input bits are swapped
0x29f0 [RW    08]              EC_FROMHOST_23_SCA_AUX_ENABLE                 0x0  Enables the SCA AUX channel
0x29f0 [RW    07]             EC_FROMHOST_23_IC_BIT_SWAPPING                 0x0  0: two input bits of IC e-link are as documented, 1: two input 
                                                                                  bits are swapped
0x29f0 [RW    06]                   EC_FROMHOST_23_IC_ENABLE                 0x0  Enables the IC channel
0x29f0 [RW    05]                EC_FROMHOST_23_BIT_SWAPPING                 0x0  0: two output bits of EC e-link are as documented, 1: two output 
                                                                                  bits are swapped
0x29f0 [RW 04:01]                    EC_FROMHOST_23_ENCODING                 0x0  Configures encoding of the EC channel
0x29f0 [RW    00]                      EC_FROMHOST_23_ENABLE                 0x0  Configures the FromHost Mini egroup in EC mode
0x2a00 [RW 63:00]                        CR_FALLBACK_OPTIONS  0x0000000000000000  Julias personal register with Hello Kitty options
0x2a10 [RW    63]        CR_TTC_TOHOST_EMU_FAKE_READY_ENABLE                 0x0  Enables the ToHost Mini Egroup in TTC mode
0x2a10 [RW 60:48]         CR_TTC_TOHOST_EMU_FAKE_READY_VALUE              0x1000  Enables the ToHost Mini Egroup in TTC mode
0x2a10 [RW 15:04]                CR_TTC_TOHOST_TIMEOUT_VALUE               0xfff  Enables the ToHost Mini Egroup in TTC mode
0x2a10 [RW    02]                   CR_TTC_TOHOST_EMU_ENABLE                 0x0  Enables the ToHost Mini Egroup in TTC mode
0x2a10 [RW    01]               CR_TTC_TOHOST_TIMEOUT_ENABLE                 0x1  Enables the ToHost Mini Egroup in TTC mode
0x2a10 [RW    00]                       CR_TTC_TOHOST_ENABLE                 0x1  Enables the ToHost Mini Egroup in TTC mode
0x2a20 [RW    01]                    CR_REVERSE_10B_FROMHOST                 0x1  1: Serialize 10-bit word in FromHost EPROCS MSB first
                                                                                  0: Serialize 10-bit word in FromHost EPROCS LSB first
0x2a20 [RW    00]                      CR_REVERSE_10B_TOHOST                 0x1  1: Receive 10-bit word in ToHost EPROCS, MSB first
                                                                                  0: Receive 10-bit word in ToHost EPROCS, LSB first
0x2a30 [RW    07]           CR_LTDB_TTC_DELAY_EGROUP4_EPATH6                 0x1  Egroup 4, Epath 6
                                                                                  1: Half a clock delay
                                                                                  0: no delay
0x2a30 [RW    06]           CR_LTDB_TTC_DELAY_EGROUP4_EPATH5                 0x1  Egroup 4, Epath 5
                                                                                  1: Half a clock delay
                                                                                  0: no delay
0x2a30 [RW    05]           CR_LTDB_TTC_DELAY_EGROUP4_EPATH4                 0x1  Egroup 4, Epath 4
                                                                                  1: Half a clock delay
                                                                                  0: no delay
0x2a30 [RW    04]           CR_LTDB_TTC_DELAY_EGROUP4_EPATH3                 0x1  Egroup 4, Epath 3
                                                                                  1: Half a clock delay
                                                                                  0: no delay
0x2a30 [RW    03]           CR_LTDB_TTC_DELAY_EGROUP4_EPATH0                 0x1  Egroup 4, Epath 0
                                                                                  1: Half a clock delay
                                                                                  0: no delay
0x2a30 [RW    02]                  CR_LTDB_TTC_DELAY_EGROUP3                 0x1  Egroup 3, Epath 0
                                                                                  1: Half a clock delay
                                                                                  0: no delay
0x2a30 [RW    01]                  CR_LTDB_TTC_DELAY_EGROUP2                 0x1  Egroup 2, Epath 0
                                                                                  1: Half a clock delay
                                                                                  0: no delay
0x2a30 [RW    00]                  CR_LTDB_TTC_DELAY_EGROUP1                 0x1  Egroup 1, Epath 0
                                                                                  1: Half a clock delay
                                                                                  0: no delay
0x4000 [R     58]    CR_TOHOST_GBT00_MON_CROUTFIFO_PROG_FULL                 0x1  See Central Router Doc
0x4000 [R     57]            CR_TOHOST_GBT00_MON_WMFIFO_FULL                 0x0  See Central Router Doc
0x4000 [R     56] CR_TOHOST_GBT00_MON_MINI_EGROUP_ALMOST_FULL                0x0  See Central Router Doc
0x4000 [R  55:48]     CR_TOHOST_GBT00_MON_EPATH6_ALMOST_FULL                0x00  Almost full bits of the EPATH fifos in EGROUP6
0x4000 [R  47:40]     CR_TOHOST_GBT00_MON_EPATH5_ALMOST_FULL                0x00  Almost full bits of the EPATH fifos in EGROUP5
0x4000 [R  39:32]     CR_TOHOST_GBT00_MON_EPATH4_ALMOST_FULL                0x00  Almost full bits of the EPATH fifos in EGROUP4
0x4000 [R  31:24]     CR_TOHOST_GBT00_MON_EPATH3_ALMOST_FULL                0x00  Almost full bits of the EPATH fifos in EGROUP3
0x4000 [R  23:16]     CR_TOHOST_GBT00_MON_EPATH2_ALMOST_FULL                0x00  Almost full bits of the EPATH fifos in EGROUP2
0x4000 [R  15:08]     CR_TOHOST_GBT00_MON_EPATH1_ALMOST_FULL                0x00  Almost full bits of the EPATH fifos in EGROUP1
0x4000 [R  07:00]     CR_TOHOST_GBT00_MON_EPATH0_ALMOST_FULL                0x00  Almost full bits of the EPATH fifos in EGROUP0
0x4010 [R     40] CR_FROMHOST_GBT00_MON_MINI_EGROUP_ALMOST_FULL              0x0  See Central Router Doc
0x4010 [R  39:32]   CR_FROMHOST_GBT00_MON_EPATH4_ALMOST_FULL                0x00  Almost full bits of the EPATH fifos in EGROUP4
0x4010 [R  31:24]   CR_FROMHOST_GBT00_MON_EPATH3_ALMOST_FULL                0x00  Almost full bits of the EPATH fifos in EGROUP3
0x4010 [R  23:16]   CR_FROMHOST_GBT00_MON_EPATH2_ALMOST_FULL                0x00  Almost full bits of the EPATH fifos in EGROUP2
0x4010 [R  15:08]   CR_FROMHOST_GBT00_MON_EPATH1_ALMOST_FULL                0x00  Almost full bits of the EPATH fifos in EGROUP1
0x4010 [R  07:00]   CR_FROMHOST_GBT00_MON_EPATH0_ALMOST_FULL                0x00  Almost full bits of the EPATH fifos in EGROUP0
0x4020 [R     58]    CR_TOHOST_GBT01_MON_CROUTFIFO_PROG_FULL                 0x1  See Central Router Doc
0x4020 [R     57]            CR_TOHOST_GBT01_MON_WMFIFO_FULL                 0x0  See Central Router Doc
0x4020 [R     56] CR_TOHOST_GBT01_MON_MINI_EGROUP_ALMOST_FULL                0x0  See Central Router Doc
0x4020 [R  55:48]     CR_TOHOST_GBT01_MON_EPATH6_ALMOST_FULL                0x00  Almost full bits of the EPATH fifos in EGROUP6
0x4020 [R  47:40]     CR_TOHOST_GBT01_MON_EPATH5_ALMOST_FULL                0x00  Almost full bits of the EPATH fifos in EGROUP5
0x4020 [R  39:32]     CR_TOHOST_GBT01_MON_EPATH4_ALMOST_FULL                0x05  Almost full bits of the EPATH fifos in EGROUP4
0x4020 [R  31:24]     CR_TOHOST_GBT01_MON_EPATH3_ALMOST_FULL                0x01  Almost full bits of the EPATH fifos in EGROUP3
0x4020 [R  23:16]     CR_TOHOST_GBT01_MON_EPATH2_ALMOST_FULL                0x05  Almost full bits of the EPATH fifos in EGROUP2
0x4020 [R  15:08]     CR_TOHOST_GBT01_MON_EPATH1_ALMOST_FULL                0x00  Almost full bits of the EPATH fifos in EGROUP1
0x4020 [R  07:00]     CR_TOHOST_GBT01_MON_EPATH0_ALMOST_FULL                0x15  Almost full bits of the EPATH fifos in EGROUP0
0x4030 [R     40] CR_FROMHOST_GBT01_MON_MINI_EGROUP_ALMOST_FULL              0x0  See Central Router Doc
0x4030 [R  39:32]   CR_FROMHOST_GBT01_MON_EPATH4_ALMOST_FULL                0x00  Almost full bits of the EPATH fifos in EGROUP4
0x4030 [R  31:24]   CR_FROMHOST_GBT01_MON_EPATH3_ALMOST_FULL                0x00  Almost full bits of the EPATH fifos in EGROUP3
0x4030 [R  23:16]   CR_FROMHOST_GBT01_MON_EPATH2_ALMOST_FULL                0x00  Almost full bits of the EPATH fifos in EGROUP2
0x4030 [R  15:08]   CR_FROMHOST_GBT01_MON_EPATH1_ALMOST_FULL                0x00  Almost full bits of the EPATH fifos in EGROUP1
0x4030 [R  07:00]   CR_FROMHOST_GBT01_MON_EPATH0_ALMOST_FULL                0x00  Almost full bits of the EPATH fifos in EGROUP0
0x4040 [R     58]    CR_TOHOST_GBT02_MON_CROUTFIFO_PROG_FULL                 0x1  See Central Router Doc
0x4040 [R     57]            CR_TOHOST_GBT02_MON_WMFIFO_FULL                 0x0  See Central Router Doc
0x4040 [R     56] CR_TOHOST_GBT02_MON_MINI_EGROUP_ALMOST_FULL                0x0  See Central Router Doc
0x4040 [R  55:48]     CR_TOHOST_GBT02_MON_EPATH6_ALMOST_FULL                0x00  Almost full bits of the EPATH fifos in EGROUP6
0x4040 [R  47:40]     CR_TOHOST_GBT02_MON_EPATH5_ALMOST_FULL                0x00  Almost full bits of the EPATH fifos in EGROUP5
0x4040 [R  39:32]     CR_TOHOST_GBT02_MON_EPATH4_ALMOST_FULL                0x00  Almost full bits of the EPATH fifos in EGROUP4
0x4040 [R  31:24]     CR_TOHOST_GBT02_MON_EPATH3_ALMOST_FULL                0x00  Almost full bits of the EPATH fifos in EGROUP3
0x4040 [R  23:16]     CR_TOHOST_GBT02_MON_EPATH2_ALMOST_FULL                0x00  Almost full bits of the EPATH fifos in EGROUP2
0x4040 [R  15:08]     CR_TOHOST_GBT02_MON_EPATH1_ALMOST_FULL                0x00  Almost full bits of the EPATH fifos in EGROUP1
0x4040 [R  07:00]     CR_TOHOST_GBT02_MON_EPATH0_ALMOST_FULL                0x00  Almost full bits of the EPATH fifos in EGROUP0
0x4050 [R     40] CR_FROMHOST_GBT02_MON_MINI_EGROUP_ALMOST_FULL              0x0  See Central Router Doc
0x4050 [R  39:32]   CR_FROMHOST_GBT02_MON_EPATH4_ALMOST_FULL                0x00  Almost full bits of the EPATH fifos in EGROUP4
0x4050 [R  31:24]   CR_FROMHOST_GBT02_MON_EPATH3_ALMOST_FULL                0x00  Almost full bits of the EPATH fifos in EGROUP3
0x4050 [R  23:16]   CR_FROMHOST_GBT02_MON_EPATH2_ALMOST_FULL                0x00  Almost full bits of the EPATH fifos in EGROUP2
0x4050 [R  15:08]   CR_FROMHOST_GBT02_MON_EPATH1_ALMOST_FULL                0x00  Almost full bits of the EPATH fifos in EGROUP1
0x4050 [R  07:00]   CR_FROMHOST_GBT02_MON_EPATH0_ALMOST_FULL                0x00  Almost full bits of the EPATH fifos in EGROUP0
0x4060 [R     58]    CR_TOHOST_GBT03_MON_CROUTFIFO_PROG_FULL                 0x1  See Central Router Doc
0x4060 [R     57]            CR_TOHOST_GBT03_MON_WMFIFO_FULL                 0x0  See Central Router Doc
0x4060 [R     56] CR_TOHOST_GBT03_MON_MINI_EGROUP_ALMOST_FULL                0x0  See Central Router Doc
0x4060 [R  55:48]     CR_TOHOST_GBT03_MON_EPATH6_ALMOST_FULL                0x00  Almost full bits of the EPATH fifos in EGROUP6
0x4060 [R  47:40]     CR_TOHOST_GBT03_MON_EPATH5_ALMOST_FULL                0x00  Almost full bits of the EPATH fifos in EGROUP5
0x4060 [R  39:32]     CR_TOHOST_GBT03_MON_EPATH4_ALMOST_FULL                0x00  Almost full bits of the EPATH fifos in EGROUP4
0x4060 [R  31:24]     CR_TOHOST_GBT03_MON_EPATH3_ALMOST_FULL                0x00  Almost full bits of the EPATH fifos in EGROUP3
0x4060 [R  23:16]     CR_TOHOST_GBT03_MON_EPATH2_ALMOST_FULL                0x00  Almost full bits of the EPATH fifos in EGROUP2
0x4060 [R  15:08]     CR_TOHOST_GBT03_MON_EPATH1_ALMOST_FULL                0x00  Almost full bits of the EPATH fifos in EGROUP1
0x4060 [R  07:00]     CR_TOHOST_GBT03_MON_EPATH0_ALMOST_FULL                0x00  Almost full bits of the EPATH fifos in EGROUP0
0x4070 [R     40] CR_FROMHOST_GBT03_MON_MINI_EGROUP_ALMOST_FULL              0x0  See Central Router Doc
0x4070 [R  39:32]   CR_FROMHOST_GBT03_MON_EPATH4_ALMOST_FULL                0x00  Almost full bits of the EPATH fifos in EGROUP4
0x4070 [R  31:24]   CR_FROMHOST_GBT03_MON_EPATH3_ALMOST_FULL                0x00  Almost full bits of the EPATH fifos in EGROUP3
0x4070 [R  23:16]   CR_FROMHOST_GBT03_MON_EPATH2_ALMOST_FULL                0x00  Almost full bits of the EPATH fifos in EGROUP2
0x4070 [R  15:08]   CR_FROMHOST_GBT03_MON_EPATH1_ALMOST_FULL                0x00  Almost full bits of the EPATH fifos in EGROUP1
0x4070 [R  07:00]   CR_FROMHOST_GBT03_MON_EPATH0_ALMOST_FULL                0x00  Almost full bits of the EPATH fifos in EGROUP0
0x4080 [R     58]    CR_TOHOST_GBT04_MON_CROUTFIFO_PROG_FULL                 0x0  See Central Router Doc
0x4080 [R     57]            CR_TOHOST_GBT04_MON_WMFIFO_FULL                 0x0  See Central Router Doc
0x4080 [R     56] CR_TOHOST_GBT04_MON_MINI_EGROUP_ALMOST_FULL                0x0  See Central Router Doc
0x4080 [R  55:48]     CR_TOHOST_GBT04_MON_EPATH6_ALMOST_FULL                0x00  Almost full bits of the EPATH fifos in EGROUP6
0x4080 [R  47:40]     CR_TOHOST_GBT04_MON_EPATH5_ALMOST_FULL                0x00  Almost full bits of the EPATH fifos in EGROUP5
0x4080 [R  39:32]     CR_TOHOST_GBT04_MON_EPATH4_ALMOST_FULL                0x00  Almost full bits of the EPATH fifos in EGROUP4
0x4080 [R  31:24]     CR_TOHOST_GBT04_MON_EPATH3_ALMOST_FULL                0x00  Almost full bits of the EPATH fifos in EGROUP3
0x4080 [R  23:16]     CR_TOHOST_GBT04_MON_EPATH2_ALMOST_FULL                0x00  Almost full bits of the EPATH fifos in EGROUP2
0x4080 [R  15:08]     CR_TOHOST_GBT04_MON_EPATH1_ALMOST_FULL                0x00  Almost full bits of the EPATH fifos in EGROUP1
0x4080 [R  07:00]     CR_TOHOST_GBT04_MON_EPATH0_ALMOST_FULL                0x00  Almost full bits of the EPATH fifos in EGROUP0
0x4090 [R     40] CR_FROMHOST_GBT04_MON_MINI_EGROUP_ALMOST_FULL              0x0  See Central Router Doc
0x4090 [R  39:32]   CR_FROMHOST_GBT04_MON_EPATH4_ALMOST_FULL                0x00  Almost full bits of the EPATH fifos in EGROUP4
0x4090 [R  31:24]   CR_FROMHOST_GBT04_MON_EPATH3_ALMOST_FULL                0x00  Almost full bits of the EPATH fifos in EGROUP3
0x4090 [R  23:16]   CR_FROMHOST_GBT04_MON_EPATH2_ALMOST_FULL                0x00  Almost full bits of the EPATH fifos in EGROUP2
0x4090 [R  15:08]   CR_FROMHOST_GBT04_MON_EPATH1_ALMOST_FULL                0x00  Almost full bits of the EPATH fifos in EGROUP1
0x4090 [R  07:00]   CR_FROMHOST_GBT04_MON_EPATH0_ALMOST_FULL                0x00  Almost full bits of the EPATH fifos in EGROUP0
0x40a0 [R     58]    CR_TOHOST_GBT05_MON_CROUTFIFO_PROG_FULL                 0x0  See Central Router Doc
0x40a0 [R     57]            CR_TOHOST_GBT05_MON_WMFIFO_FULL                 0x0  See Central Router Doc
0x40a0 [R     56] CR_TOHOST_GBT05_MON_MINI_EGROUP_ALMOST_FULL                0x0  See Central Router Doc
0x40a0 [R  55:48]     CR_TOHOST_GBT05_MON_EPATH6_ALMOST_FULL                0x00  Almost full bits of the EPATH fifos in EGROUP6
0x40a0 [R  47:40]     CR_TOHOST_GBT05_MON_EPATH5_ALMOST_FULL                0x00  Almost full bits of the EPATH fifos in EGROUP5
0x40a0 [R  39:32]     CR_TOHOST_GBT05_MON_EPATH4_ALMOST_FULL                0x00  Almost full bits of the EPATH fifos in EGROUP4
0x40a0 [R  31:24]     CR_TOHOST_GBT05_MON_EPATH3_ALMOST_FULL                0x00  Almost full bits of the EPATH fifos in EGROUP3
0x40a0 [R  23:16]     CR_TOHOST_GBT05_MON_EPATH2_ALMOST_FULL                0x00  Almost full bits of the EPATH fifos in EGROUP2
0x40a0 [R  15:08]     CR_TOHOST_GBT05_MON_EPATH1_ALMOST_FULL                0x00  Almost full bits of the EPATH fifos in EGROUP1
0x40a0 [R  07:00]     CR_TOHOST_GBT05_MON_EPATH0_ALMOST_FULL                0x00  Almost full bits of the EPATH fifos in EGROUP0
0x40b0 [R     40] CR_FROMHOST_GBT05_MON_MINI_EGROUP_ALMOST_FULL              0x0  See Central Router Doc
0x40b0 [R  39:32]   CR_FROMHOST_GBT05_MON_EPATH4_ALMOST_FULL                0x00  Almost full bits of the EPATH fifos in EGROUP4
0x40b0 [R  31:24]   CR_FROMHOST_GBT05_MON_EPATH3_ALMOST_FULL                0x00  Almost full bits of the EPATH fifos in EGROUP3
0x40b0 [R  23:16]   CR_FROMHOST_GBT05_MON_EPATH2_ALMOST_FULL                0x00  Almost full bits of the EPATH fifos in EGROUP2
0x40b0 [R  15:08]   CR_FROMHOST_GBT05_MON_EPATH1_ALMOST_FULL                0x00  Almost full bits of the EPATH fifos in EGROUP1
0x40b0 [R  07:00]   CR_FROMHOST_GBT05_MON_EPATH0_ALMOST_FULL                0x00  Almost full bits of the EPATH fifos in EGROUP0
0x40c0 [R     58]    CR_TOHOST_GBT06_MON_CROUTFIFO_PROG_FULL                 0x0  See Central Router Doc
0x40c0 [R     57]            CR_TOHOST_GBT06_MON_WMFIFO_FULL                 0x0  See Central Router Doc
0x40c0 [R     56] CR_TOHOST_GBT06_MON_MINI_EGROUP_ALMOST_FULL                0x0  See Central Router Doc
0x40c0 [R  55:48]     CR_TOHOST_GBT06_MON_EPATH6_ALMOST_FULL                0x00  Almost full bits of the EPATH fifos in EGROUP6
0x40c0 [R  47:40]     CR_TOHOST_GBT06_MON_EPATH5_ALMOST_FULL                0x00  Almost full bits of the EPATH fifos in EGROUP5
0x40c0 [R  39:32]     CR_TOHOST_GBT06_MON_EPATH4_ALMOST_FULL                0x00  Almost full bits of the EPATH fifos in EGROUP4
0x40c0 [R  31:24]     CR_TOHOST_GBT06_MON_EPATH3_ALMOST_FULL                0x00  Almost full bits of the EPATH fifos in EGROUP3
0x40c0 [R  23:16]     CR_TOHOST_GBT06_MON_EPATH2_ALMOST_FULL                0x00  Almost full bits of the EPATH fifos in EGROUP2
0x40c0 [R  15:08]     CR_TOHOST_GBT06_MON_EPATH1_ALMOST_FULL                0x00  Almost full bits of the EPATH fifos in EGROUP1
0x40c0 [R  07:00]     CR_TOHOST_GBT06_MON_EPATH0_ALMOST_FULL                0x00  Almost full bits of the EPATH fifos in EGROUP0
0x40d0 [R     40] CR_FROMHOST_GBT06_MON_MINI_EGROUP_ALMOST_FULL              0x0  See Central Router Doc
0x40d0 [R  39:32]   CR_FROMHOST_GBT06_MON_EPATH4_ALMOST_FULL                0x00  Almost full bits of the EPATH fifos in EGROUP4
0x40d0 [R  31:24]   CR_FROMHOST_GBT06_MON_EPATH3_ALMOST_FULL                0x00  Almost full bits of the EPATH fifos in EGROUP3
0x40d0 [R  23:16]   CR_FROMHOST_GBT06_MON_EPATH2_ALMOST_FULL                0x00  Almost full bits of the EPATH fifos in EGROUP2
0x40d0 [R  15:08]   CR_FROMHOST_GBT06_MON_EPATH1_ALMOST_FULL                0x00  Almost full bits of the EPATH fifos in EGROUP1
0x40d0 [R  07:00]   CR_FROMHOST_GBT06_MON_EPATH0_ALMOST_FULL                0x00  Almost full bits of the EPATH fifos in EGROUP0
0x40e0 [R     58]    CR_TOHOST_GBT07_MON_CROUTFIFO_PROG_FULL                 0x0  See Central Router Doc
0x40e0 [R     57]            CR_TOHOST_GBT07_MON_WMFIFO_FULL                 0x0  See Central Router Doc
0x40e0 [R     56] CR_TOHOST_GBT07_MON_MINI_EGROUP_ALMOST_FULL                0x0  See Central Router Doc
0x40e0 [R  55:48]     CR_TOHOST_GBT07_MON_EPATH6_ALMOST_FULL                0x00  Almost full bits of the EPATH fifos in EGROUP6
0x40e0 [R  47:40]     CR_TOHOST_GBT07_MON_EPATH5_ALMOST_FULL                0x00  Almost full bits of the EPATH fifos in EGROUP5
0x40e0 [R  39:32]     CR_TOHOST_GBT07_MON_EPATH4_ALMOST_FULL                0x00  Almost full bits of the EPATH fifos in EGROUP4
0x40e0 [R  31:24]     CR_TOHOST_GBT07_MON_EPATH3_ALMOST_FULL                0x00  Almost full bits of the EPATH fifos in EGROUP3
0x40e0 [R  23:16]     CR_TOHOST_GBT07_MON_EPATH2_ALMOST_FULL                0x00  Almost full bits of the EPATH fifos in EGROUP2
0x40e0 [R  15:08]     CR_TOHOST_GBT07_MON_EPATH1_ALMOST_FULL                0x00  Almost full bits of the EPATH fifos in EGROUP1
0x40e0 [R  07:00]     CR_TOHOST_GBT07_MON_EPATH0_ALMOST_FULL                0x00  Almost full bits of the EPATH fifos in EGROUP0
0x40f0 [R     40] CR_FROMHOST_GBT07_MON_MINI_EGROUP_ALMOST_FULL              0x0  See Central Router Doc
0x40f0 [R  39:32]   CR_FROMHOST_GBT07_MON_EPATH4_ALMOST_FULL                0x00  Almost full bits of the EPATH fifos in EGROUP4
0x40f0 [R  31:24]   CR_FROMHOST_GBT07_MON_EPATH3_ALMOST_FULL                0x00  Almost full bits of the EPATH fifos in EGROUP3
0x40f0 [R  23:16]   CR_FROMHOST_GBT07_MON_EPATH2_ALMOST_FULL                0x00  Almost full bits of the EPATH fifos in EGROUP2
0x40f0 [R  15:08]   CR_FROMHOST_GBT07_MON_EPATH1_ALMOST_FULL                0x00  Almost full bits of the EPATH fifos in EGROUP1
0x40f0 [R  07:00]   CR_FROMHOST_GBT07_MON_EPATH0_ALMOST_FULL                0x00  Almost full bits of the EPATH fifos in EGROUP0
0x4100 [R     58]    CR_TOHOST_GBT08_MON_CROUTFIFO_PROG_FULL                 0x0  See Central Router Doc
0x4100 [R     57]            CR_TOHOST_GBT08_MON_WMFIFO_FULL                 0x0  See Central Router Doc
0x4100 [R     56] CR_TOHOST_GBT08_MON_MINI_EGROUP_ALMOST_FULL                0x0  See Central Router Doc
0x4100 [R  55:48]     CR_TOHOST_GBT08_MON_EPATH6_ALMOST_FULL                0x00  Almost full bits of the EPATH fifos in EGROUP6
0x4100 [R  47:40]     CR_TOHOST_GBT08_MON_EPATH5_ALMOST_FULL                0x00  Almost full bits of the EPATH fifos in EGROUP5
0x4100 [R  39:32]     CR_TOHOST_GBT08_MON_EPATH4_ALMOST_FULL                0x00  Almost full bits of the EPATH fifos in EGROUP4
0x4100 [R  31:24]     CR_TOHOST_GBT08_MON_EPATH3_ALMOST_FULL                0x00  Almost full bits of the EPATH fifos in EGROUP3
0x4100 [R  23:16]     CR_TOHOST_GBT08_MON_EPATH2_ALMOST_FULL                0x00  Almost full bits of the EPATH fifos in EGROUP2
0x4100 [R  15:08]     CR_TOHOST_GBT08_MON_EPATH1_ALMOST_FULL                0x00  Almost full bits of the EPATH fifos in EGROUP1
0x4100 [R  07:00]     CR_TOHOST_GBT08_MON_EPATH0_ALMOST_FULL                0x00  Almost full bits of the EPATH fifos in EGROUP0
0x4110 [R     40] CR_FROMHOST_GBT08_MON_MINI_EGROUP_ALMOST_FULL              0x0  See Central Router Doc
0x4110 [R  39:32]   CR_FROMHOST_GBT08_MON_EPATH4_ALMOST_FULL                0x00  Almost full bits of the EPATH fifos in EGROUP4
0x4110 [R  31:24]   CR_FROMHOST_GBT08_MON_EPATH3_ALMOST_FULL                0x00  Almost full bits of the EPATH fifos in EGROUP3
0x4110 [R  23:16]   CR_FROMHOST_GBT08_MON_EPATH2_ALMOST_FULL                0x00  Almost full bits of the EPATH fifos in EGROUP2
0x4110 [R  15:08]   CR_FROMHOST_GBT08_MON_EPATH1_ALMOST_FULL                0x00  Almost full bits of the EPATH fifos in EGROUP1
0x4110 [R  07:00]   CR_FROMHOST_GBT08_MON_EPATH0_ALMOST_FULL                0x00  Almost full bits of the EPATH fifos in EGROUP0
0x4120 [R     58]    CR_TOHOST_GBT09_MON_CROUTFIFO_PROG_FULL                 0x0  See Central Router Doc
0x4120 [R     57]            CR_TOHOST_GBT09_MON_WMFIFO_FULL                 0x0  See Central Router Doc
0x4120 [R     56] CR_TOHOST_GBT09_MON_MINI_EGROUP_ALMOST_FULL                0x0  See Central Router Doc
0x4120 [R  55:48]     CR_TOHOST_GBT09_MON_EPATH6_ALMOST_FULL                0x00  Almost full bits of the EPATH fifos in EGROUP6
0x4120 [R  47:40]     CR_TOHOST_GBT09_MON_EPATH5_ALMOST_FULL                0x00  Almost full bits of the EPATH fifos in EGROUP5
0x4120 [R  39:32]     CR_TOHOST_GBT09_MON_EPATH4_ALMOST_FULL                0x00  Almost full bits of the EPATH fifos in EGROUP4
0x4120 [R  31:24]     CR_TOHOST_GBT09_MON_EPATH3_ALMOST_FULL                0x00  Almost full bits of the EPATH fifos in EGROUP3
0x4120 [R  23:16]     CR_TOHOST_GBT09_MON_EPATH2_ALMOST_FULL                0x00  Almost full bits of the EPATH fifos in EGROUP2
0x4120 [R  15:08]     CR_TOHOST_GBT09_MON_EPATH1_ALMOST_FULL                0x00  Almost full bits of the EPATH fifos in EGROUP1
0x4120 [R  07:00]     CR_TOHOST_GBT09_MON_EPATH0_ALMOST_FULL                0x00  Almost full bits of the EPATH fifos in EGROUP0
0x4130 [R     40] CR_FROMHOST_GBT09_MON_MINI_EGROUP_ALMOST_FULL              0x0  See Central Router Doc
0x4130 [R  39:32]   CR_FROMHOST_GBT09_MON_EPATH4_ALMOST_FULL                0x00  Almost full bits of the EPATH fifos in EGROUP4
0x4130 [R  31:24]   CR_FROMHOST_GBT09_MON_EPATH3_ALMOST_FULL                0x00  Almost full bits of the EPATH fifos in EGROUP3
0x4130 [R  23:16]   CR_FROMHOST_GBT09_MON_EPATH2_ALMOST_FULL                0x00  Almost full bits of the EPATH fifos in EGROUP2
0x4130 [R  15:08]   CR_FROMHOST_GBT09_MON_EPATH1_ALMOST_FULL                0x00  Almost full bits of the EPATH fifos in EGROUP1
0x4130 [R  07:00]   CR_FROMHOST_GBT09_MON_EPATH0_ALMOST_FULL                0x00  Almost full bits of the EPATH fifos in EGROUP0
0x4140 [R     58]    CR_TOHOST_GBT10_MON_CROUTFIFO_PROG_FULL                 0x0  See Central Router Doc
0x4140 [R     57]            CR_TOHOST_GBT10_MON_WMFIFO_FULL                 0x0  See Central Router Doc
0x4140 [R     56] CR_TOHOST_GBT10_MON_MINI_EGROUP_ALMOST_FULL                0x0  See Central Router Doc
0x4140 [R  55:48]     CR_TOHOST_GBT10_MON_EPATH6_ALMOST_FULL                0x00  Almost full bits of the EPATH fifos in EGROUP6
0x4140 [R  47:40]     CR_TOHOST_GBT10_MON_EPATH5_ALMOST_FULL                0x00  Almost full bits of the EPATH fifos in EGROUP5
0x4140 [R  39:32]     CR_TOHOST_GBT10_MON_EPATH4_ALMOST_FULL                0x00  Almost full bits of the EPATH fifos in EGROUP4
0x4140 [R  31:24]     CR_TOHOST_GBT10_MON_EPATH3_ALMOST_FULL                0x00  Almost full bits of the EPATH fifos in EGROUP3
0x4140 [R  23:16]     CR_TOHOST_GBT10_MON_EPATH2_ALMOST_FULL                0x00  Almost full bits of the EPATH fifos in EGROUP2
0x4140 [R  15:08]     CR_TOHOST_GBT10_MON_EPATH1_ALMOST_FULL                0x00  Almost full bits of the EPATH fifos in EGROUP1
0x4140 [R  07:00]     CR_TOHOST_GBT10_MON_EPATH0_ALMOST_FULL                0x00  Almost full bits of the EPATH fifos in EGROUP0
0x4150 [R     40] CR_FROMHOST_GBT10_MON_MINI_EGROUP_ALMOST_FULL              0x0  See Central Router Doc
0x4150 [R  39:32]   CR_FROMHOST_GBT10_MON_EPATH4_ALMOST_FULL                0x00  Almost full bits of the EPATH fifos in EGROUP4
0x4150 [R  31:24]   CR_FROMHOST_GBT10_MON_EPATH3_ALMOST_FULL                0x00  Almost full bits of the EPATH fifos in EGROUP3
0x4150 [R  23:16]   CR_FROMHOST_GBT10_MON_EPATH2_ALMOST_FULL                0x00  Almost full bits of the EPATH fifos in EGROUP2
0x4150 [R  15:08]   CR_FROMHOST_GBT10_MON_EPATH1_ALMOST_FULL                0x00  Almost full bits of the EPATH fifos in EGROUP1
0x4150 [R  07:00]   CR_FROMHOST_GBT10_MON_EPATH0_ALMOST_FULL                0x00  Almost full bits of the EPATH fifos in EGROUP0
0x4160 [R     58]    CR_TOHOST_GBT11_MON_CROUTFIFO_PROG_FULL                 0x0  See Central Router Doc
0x4160 [R     57]            CR_TOHOST_GBT11_MON_WMFIFO_FULL                 0x0  See Central Router Doc
0x4160 [R     56] CR_TOHOST_GBT11_MON_MINI_EGROUP_ALMOST_FULL                0x0  See Central Router Doc
0x4160 [R  55:48]     CR_TOHOST_GBT11_MON_EPATH6_ALMOST_FULL                0x00  Almost full bits of the EPATH fifos in EGROUP6
0x4160 [R  47:40]     CR_TOHOST_GBT11_MON_EPATH5_ALMOST_FULL                0x00  Almost full bits of the EPATH fifos in EGROUP5
0x4160 [R  39:32]     CR_TOHOST_GBT11_MON_EPATH4_ALMOST_FULL                0x00  Almost full bits of the EPATH fifos in EGROUP4
0x4160 [R  31:24]     CR_TOHOST_GBT11_MON_EPATH3_ALMOST_FULL                0x00  Almost full bits of the EPATH fifos in EGROUP3
0x4160 [R  23:16]     CR_TOHOST_GBT11_MON_EPATH2_ALMOST_FULL                0x00  Almost full bits of the EPATH fifos in EGROUP2
0x4160 [R  15:08]     CR_TOHOST_GBT11_MON_EPATH1_ALMOST_FULL                0x00  Almost full bits of the EPATH fifos in EGROUP1
0x4160 [R  07:00]     CR_TOHOST_GBT11_MON_EPATH0_ALMOST_FULL                0x00  Almost full bits of the EPATH fifos in EGROUP0
0x4170 [R     40] CR_FROMHOST_GBT11_MON_MINI_EGROUP_ALMOST_FULL              0x0  See Central Router Doc
0x4170 [R  39:32]   CR_FROMHOST_GBT11_MON_EPATH4_ALMOST_FULL                0x00  Almost full bits of the EPATH fifos in EGROUP4
0x4170 [R  31:24]   CR_FROMHOST_GBT11_MON_EPATH3_ALMOST_FULL                0x00  Almost full bits of the EPATH fifos in EGROUP3
0x4170 [R  23:16]   CR_FROMHOST_GBT11_MON_EPATH2_ALMOST_FULL                0x00  Almost full bits of the EPATH fifos in EGROUP2
0x4170 [R  15:08]   CR_FROMHOST_GBT11_MON_EPATH1_ALMOST_FULL                0x00  Almost full bits of the EPATH fifos in EGROUP1
0x4170 [R  07:00]   CR_FROMHOST_GBT11_MON_EPATH0_ALMOST_FULL                0x00  Almost full bits of the EPATH fifos in EGROUP0
0x4180 [R     58]    CR_TOHOST_GBT12_MON_CROUTFIFO_PROG_FULL                 0x0  See Central Router Doc
0x4180 [R     57]            CR_TOHOST_GBT12_MON_WMFIFO_FULL                 0x0  See Central Router Doc
0x4180 [R     56] CR_TOHOST_GBT12_MON_MINI_EGROUP_ALMOST_FULL                0x0  See Central Router Doc
0x4180 [R  55:48]     CR_TOHOST_GBT12_MON_EPATH6_ALMOST_FULL                0x00  Almost full bits of the EPATH fifos in EGROUP6
0x4180 [R  47:40]     CR_TOHOST_GBT12_MON_EPATH5_ALMOST_FULL                0x00  Almost full bits of the EPATH fifos in EGROUP5
0x4180 [R  39:32]     CR_TOHOST_GBT12_MON_EPATH4_ALMOST_FULL                0x00  Almost full bits of the EPATH fifos in EGROUP4
0x4180 [R  31:24]     CR_TOHOST_GBT12_MON_EPATH3_ALMOST_FULL                0x00  Almost full bits of the EPATH fifos in EGROUP3
0x4180 [R  23:16]     CR_TOHOST_GBT12_MON_EPATH2_ALMOST_FULL                0x00  Almost full bits of the EPATH fifos in EGROUP2
0x4180 [R  15:08]     CR_TOHOST_GBT12_MON_EPATH1_ALMOST_FULL                0x00  Almost full bits of the EPATH fifos in EGROUP1
0x4180 [R  07:00]     CR_TOHOST_GBT12_MON_EPATH0_ALMOST_FULL                0x00  Almost full bits of the EPATH fifos in EGROUP0
0x4190 [R     40] CR_FROMHOST_GBT12_MON_MINI_EGROUP_ALMOST_FULL              0x0  See Central Router Doc
0x4190 [R  39:32]   CR_FROMHOST_GBT12_MON_EPATH4_ALMOST_FULL                0x00  Almost full bits of the EPATH fifos in EGROUP4
0x4190 [R  31:24]   CR_FROMHOST_GBT12_MON_EPATH3_ALMOST_FULL                0x00  Almost full bits of the EPATH fifos in EGROUP3
0x4190 [R  23:16]   CR_FROMHOST_GBT12_MON_EPATH2_ALMOST_FULL                0x00  Almost full bits of the EPATH fifos in EGROUP2
0x4190 [R  15:08]   CR_FROMHOST_GBT12_MON_EPATH1_ALMOST_FULL                0x00  Almost full bits of the EPATH fifos in EGROUP1
0x4190 [R  07:00]   CR_FROMHOST_GBT12_MON_EPATH0_ALMOST_FULL                0x00  Almost full bits of the EPATH fifos in EGROUP0
0x41a0 [R     58]    CR_TOHOST_GBT13_MON_CROUTFIFO_PROG_FULL                 0x0  See Central Router Doc
0x41a0 [R     57]            CR_TOHOST_GBT13_MON_WMFIFO_FULL                 0x0  See Central Router Doc
0x41a0 [R     56] CR_TOHOST_GBT13_MON_MINI_EGROUP_ALMOST_FULL                0x0  See Central Router Doc
0x41a0 [R  55:48]     CR_TOHOST_GBT13_MON_EPATH6_ALMOST_FULL                0x00  Almost full bits of the EPATH fifos in EGROUP6
0x41a0 [R  47:40]     CR_TOHOST_GBT13_MON_EPATH5_ALMOST_FULL                0x00  Almost full bits of the EPATH fifos in EGROUP5
0x41a0 [R  39:32]     CR_TOHOST_GBT13_MON_EPATH4_ALMOST_FULL                0x00  Almost full bits of the EPATH fifos in EGROUP4
0x41a0 [R  31:24]     CR_TOHOST_GBT13_MON_EPATH3_ALMOST_FULL                0x00  Almost full bits of the EPATH fifos in EGROUP3
0x41a0 [R  23:16]     CR_TOHOST_GBT13_MON_EPATH2_ALMOST_FULL                0x00  Almost full bits of the EPATH fifos in EGROUP2
0x41a0 [R  15:08]     CR_TOHOST_GBT13_MON_EPATH1_ALMOST_FULL                0x00  Almost full bits of the EPATH fifos in EGROUP1
0x41a0 [R  07:00]     CR_TOHOST_GBT13_MON_EPATH0_ALMOST_FULL                0x00  Almost full bits of the EPATH fifos in EGROUP0
0x41b0 [R     40] CR_FROMHOST_GBT13_MON_MINI_EGROUP_ALMOST_FULL              0x0  See Central Router Doc
0x41b0 [R  39:32]   CR_FROMHOST_GBT13_MON_EPATH4_ALMOST_FULL                0x00  Almost full bits of the EPATH fifos in EGROUP4
0x41b0 [R  31:24]   CR_FROMHOST_GBT13_MON_EPATH3_ALMOST_FULL                0x00  Almost full bits of the EPATH fifos in EGROUP3
0x41b0 [R  23:16]   CR_FROMHOST_GBT13_MON_EPATH2_ALMOST_FULL                0x00  Almost full bits of the EPATH fifos in EGROUP2
0x41b0 [R  15:08]   CR_FROMHOST_GBT13_MON_EPATH1_ALMOST_FULL                0x00  Almost full bits of the EPATH fifos in EGROUP1
0x41b0 [R  07:00]   CR_FROMHOST_GBT13_MON_EPATH0_ALMOST_FULL                0x00  Almost full bits of the EPATH fifos in EGROUP0
0x41c0 [R     58]    CR_TOHOST_GBT14_MON_CROUTFIFO_PROG_FULL                 0x0  See Central Router Doc
0x41c0 [R     57]            CR_TOHOST_GBT14_MON_WMFIFO_FULL                 0x0  See Central Router Doc
0x41c0 [R     56] CR_TOHOST_GBT14_MON_MINI_EGROUP_ALMOST_FULL                0x0  See Central Router Doc
0x41c0 [R  55:48]     CR_TOHOST_GBT14_MON_EPATH6_ALMOST_FULL                0x00  Almost full bits of the EPATH fifos in EGROUP6
0x41c0 [R  47:40]     CR_TOHOST_GBT14_MON_EPATH5_ALMOST_FULL                0x00  Almost full bits of the EPATH fifos in EGROUP5
0x41c0 [R  39:32]     CR_TOHOST_GBT14_MON_EPATH4_ALMOST_FULL                0x00  Almost full bits of the EPATH fifos in EGROUP4
0x41c0 [R  31:24]     CR_TOHOST_GBT14_MON_EPATH3_ALMOST_FULL                0x00  Almost full bits of the EPATH fifos in EGROUP3
0x41c0 [R  23:16]     CR_TOHOST_GBT14_MON_EPATH2_ALMOST_FULL                0x00  Almost full bits of the EPATH fifos in EGROUP2
0x41c0 [R  15:08]     CR_TOHOST_GBT14_MON_EPATH1_ALMOST_FULL                0x00  Almost full bits of the EPATH fifos in EGROUP1
0x41c0 [R  07:00]     CR_TOHOST_GBT14_MON_EPATH0_ALMOST_FULL                0x00  Almost full bits of the EPATH fifos in EGROUP0
0x41d0 [R     40] CR_FROMHOST_GBT14_MON_MINI_EGROUP_ALMOST_FULL              0x0  See Central Router Doc
0x41d0 [R  39:32]   CR_FROMHOST_GBT14_MON_EPATH4_ALMOST_FULL                0x00  Almost full bits of the EPATH fifos in EGROUP4
0x41d0 [R  31:24]   CR_FROMHOST_GBT14_MON_EPATH3_ALMOST_FULL                0x00  Almost full bits of the EPATH fifos in EGROUP3
0x41d0 [R  23:16]   CR_FROMHOST_GBT14_MON_EPATH2_ALMOST_FULL                0x00  Almost full bits of the EPATH fifos in EGROUP2
0x41d0 [R  15:08]   CR_FROMHOST_GBT14_MON_EPATH1_ALMOST_FULL                0x00  Almost full bits of the EPATH fifos in EGROUP1
0x41d0 [R  07:00]   CR_FROMHOST_GBT14_MON_EPATH0_ALMOST_FULL                0x00  Almost full bits of the EPATH fifos in EGROUP0
0x41e0 [R     58]    CR_TOHOST_GBT15_MON_CROUTFIFO_PROG_FULL                 0x0  See Central Router Doc
0x41e0 [R     57]            CR_TOHOST_GBT15_MON_WMFIFO_FULL                 0x0  See Central Router Doc
0x41e0 [R     56] CR_TOHOST_GBT15_MON_MINI_EGROUP_ALMOST_FULL                0x0  See Central Router Doc
0x41e0 [R  55:48]     CR_TOHOST_GBT15_MON_EPATH6_ALMOST_FULL                0x00  Almost full bits of the EPATH fifos in EGROUP6
0x41e0 [R  47:40]     CR_TOHOST_GBT15_MON_EPATH5_ALMOST_FULL                0x00  Almost full bits of the EPATH fifos in EGROUP5
0x41e0 [R  39:32]     CR_TOHOST_GBT15_MON_EPATH4_ALMOST_FULL                0x00  Almost full bits of the EPATH fifos in EGROUP4
0x41e0 [R  31:24]     CR_TOHOST_GBT15_MON_EPATH3_ALMOST_FULL                0x00  Almost full bits of the EPATH fifos in EGROUP3
0x41e0 [R  23:16]     CR_TOHOST_GBT15_MON_EPATH2_ALMOST_FULL                0x00  Almost full bits of the EPATH fifos in EGROUP2
0x41e0 [R  15:08]     CR_TOHOST_GBT15_MON_EPATH1_ALMOST_FULL                0x00  Almost full bits of the EPATH fifos in EGROUP1
0x41e0 [R  07:00]     CR_TOHOST_GBT15_MON_EPATH0_ALMOST_FULL                0x00  Almost full bits of the EPATH fifos in EGROUP0
0x41f0 [R     40] CR_FROMHOST_GBT15_MON_MINI_EGROUP_ALMOST_FULL              0x0  See Central Router Doc
0x41f0 [R  39:32]   CR_FROMHOST_GBT15_MON_EPATH4_ALMOST_FULL                0x00  Almost full bits of the EPATH fifos in EGROUP4
0x41f0 [R  31:24]   CR_FROMHOST_GBT15_MON_EPATH3_ALMOST_FULL                0x00  Almost full bits of the EPATH fifos in EGROUP3
0x41f0 [R  23:16]   CR_FROMHOST_GBT15_MON_EPATH2_ALMOST_FULL                0x00  Almost full bits of the EPATH fifos in EGROUP2
0x41f0 [R  15:08]   CR_FROMHOST_GBT15_MON_EPATH1_ALMOST_FULL                0x00  Almost full bits of the EPATH fifos in EGROUP1
0x41f0 [R  07:00]   CR_FROMHOST_GBT15_MON_EPATH0_ALMOST_FULL                0x00  Almost full bits of the EPATH fifos in EGROUP0
0x4200 [R     58]    CR_TOHOST_GBT16_MON_CROUTFIFO_PROG_FULL                 0x0  See Central Router Doc
0x4200 [R     57]            CR_TOHOST_GBT16_MON_WMFIFO_FULL                 0x0  See Central Router Doc
0x4200 [R     56] CR_TOHOST_GBT16_MON_MINI_EGROUP_ALMOST_FULL                0x0  See Central Router Doc
0x4200 [R  55:48]     CR_TOHOST_GBT16_MON_EPATH6_ALMOST_FULL                0x00  Almost full bits of the EPATH fifos in EGROUP6
0x4200 [R  47:40]     CR_TOHOST_GBT16_MON_EPATH5_ALMOST_FULL                0x00  Almost full bits of the EPATH fifos in EGROUP5
0x4200 [R  39:32]     CR_TOHOST_GBT16_MON_EPATH4_ALMOST_FULL                0x00  Almost full bits of the EPATH fifos in EGROUP4
0x4200 [R  31:24]     CR_TOHOST_GBT16_MON_EPATH3_ALMOST_FULL                0x00  Almost full bits of the EPATH fifos in EGROUP3
0x4200 [R  23:16]     CR_TOHOST_GBT16_MON_EPATH2_ALMOST_FULL                0x00  Almost full bits of the EPATH fifos in EGROUP2
0x4200 [R  15:08]     CR_TOHOST_GBT16_MON_EPATH1_ALMOST_FULL                0x00  Almost full bits of the EPATH fifos in EGROUP1
0x4200 [R  07:00]     CR_TOHOST_GBT16_MON_EPATH0_ALMOST_FULL                0x00  Almost full bits of the EPATH fifos in EGROUP0
0x4210 [R     40] CR_FROMHOST_GBT16_MON_MINI_EGROUP_ALMOST_FULL              0x0  See Central Router Doc
0x4210 [R  39:32]   CR_FROMHOST_GBT16_MON_EPATH4_ALMOST_FULL                0x00  Almost full bits of the EPATH fifos in EGROUP4
0x4210 [R  31:24]   CR_FROMHOST_GBT16_MON_EPATH3_ALMOST_FULL                0x00  Almost full bits of the EPATH fifos in EGROUP3
0x4210 [R  23:16]   CR_FROMHOST_GBT16_MON_EPATH2_ALMOST_FULL                0x00  Almost full bits of the EPATH fifos in EGROUP2
0x4210 [R  15:08]   CR_FROMHOST_GBT16_MON_EPATH1_ALMOST_FULL                0x00  Almost full bits of the EPATH fifos in EGROUP1
0x4210 [R  07:00]   CR_FROMHOST_GBT16_MON_EPATH0_ALMOST_FULL                0x00  Almost full bits of the EPATH fifos in EGROUP0
0x4220 [R     58]    CR_TOHOST_GBT17_MON_CROUTFIFO_PROG_FULL                 0x0  See Central Router Doc
0x4220 [R     57]            CR_TOHOST_GBT17_MON_WMFIFO_FULL                 0x0  See Central Router Doc
0x4220 [R     56] CR_TOHOST_GBT17_MON_MINI_EGROUP_ALMOST_FULL                0x0  See Central Router Doc
0x4220 [R  55:48]     CR_TOHOST_GBT17_MON_EPATH6_ALMOST_FULL                0x00  Almost full bits of the EPATH fifos in EGROUP6
0x4220 [R  47:40]     CR_TOHOST_GBT17_MON_EPATH5_ALMOST_FULL                0x00  Almost full bits of the EPATH fifos in EGROUP5
0x4220 [R  39:32]     CR_TOHOST_GBT17_MON_EPATH4_ALMOST_FULL                0x00  Almost full bits of the EPATH fifos in EGROUP4
0x4220 [R  31:24]     CR_TOHOST_GBT17_MON_EPATH3_ALMOST_FULL                0x00  Almost full bits of the EPATH fifos in EGROUP3
0x4220 [R  23:16]     CR_TOHOST_GBT17_MON_EPATH2_ALMOST_FULL                0x00  Almost full bits of the EPATH fifos in EGROUP2
0x4220 [R  15:08]     CR_TOHOST_GBT17_MON_EPATH1_ALMOST_FULL                0x00  Almost full bits of the EPATH fifos in EGROUP1
0x4220 [R  07:00]     CR_TOHOST_GBT17_MON_EPATH0_ALMOST_FULL                0x00  Almost full bits of the EPATH fifos in EGROUP0
0x4230 [R     40] CR_FROMHOST_GBT17_MON_MINI_EGROUP_ALMOST_FULL              0x0  See Central Router Doc
0x4230 [R  39:32]   CR_FROMHOST_GBT17_MON_EPATH4_ALMOST_FULL                0x00  Almost full bits of the EPATH fifos in EGROUP4
0x4230 [R  31:24]   CR_FROMHOST_GBT17_MON_EPATH3_ALMOST_FULL                0x00  Almost full bits of the EPATH fifos in EGROUP3
0x4230 [R  23:16]   CR_FROMHOST_GBT17_MON_EPATH2_ALMOST_FULL                0x00  Almost full bits of the EPATH fifos in EGROUP2
0x4230 [R  15:08]   CR_FROMHOST_GBT17_MON_EPATH1_ALMOST_FULL                0x00  Almost full bits of the EPATH fifos in EGROUP1
0x4230 [R  07:00]   CR_FROMHOST_GBT17_MON_EPATH0_ALMOST_FULL                0x00  Almost full bits of the EPATH fifos in EGROUP0
0x4240 [R     58]    CR_TOHOST_GBT18_MON_CROUTFIFO_PROG_FULL                 0x0  See Central Router Doc
0x4240 [R     57]            CR_TOHOST_GBT18_MON_WMFIFO_FULL                 0x0  See Central Router Doc
0x4240 [R     56] CR_TOHOST_GBT18_MON_MINI_EGROUP_ALMOST_FULL                0x0  See Central Router Doc
0x4240 [R  55:48]     CR_TOHOST_GBT18_MON_EPATH6_ALMOST_FULL                0x00  Almost full bits of the EPATH fifos in EGROUP6
0x4240 [R  47:40]     CR_TOHOST_GBT18_MON_EPATH5_ALMOST_FULL                0x00  Almost full bits of the EPATH fifos in EGROUP5
0x4240 [R  39:32]     CR_TOHOST_GBT18_MON_EPATH4_ALMOST_FULL                0x00  Almost full bits of the EPATH fifos in EGROUP4
0x4240 [R  31:24]     CR_TOHOST_GBT18_MON_EPATH3_ALMOST_FULL                0x00  Almost full bits of the EPATH fifos in EGROUP3
0x4240 [R  23:16]     CR_TOHOST_GBT18_MON_EPATH2_ALMOST_FULL                0x00  Almost full bits of the EPATH fifos in EGROUP2
0x4240 [R  15:08]     CR_TOHOST_GBT18_MON_EPATH1_ALMOST_FULL                0x00  Almost full bits of the EPATH fifos in EGROUP1
0x4240 [R  07:00]     CR_TOHOST_GBT18_MON_EPATH0_ALMOST_FULL                0x00  Almost full bits of the EPATH fifos in EGROUP0
0x4250 [R     40] CR_FROMHOST_GBT18_MON_MINI_EGROUP_ALMOST_FULL              0x0  See Central Router Doc
0x4250 [R  39:32]   CR_FROMHOST_GBT18_MON_EPATH4_ALMOST_FULL                0x00  Almost full bits of the EPATH fifos in EGROUP4
0x4250 [R  31:24]   CR_FROMHOST_GBT18_MON_EPATH3_ALMOST_FULL                0x00  Almost full bits of the EPATH fifos in EGROUP3
0x4250 [R  23:16]   CR_FROMHOST_GBT18_MON_EPATH2_ALMOST_FULL                0x00  Almost full bits of the EPATH fifos in EGROUP2
0x4250 [R  15:08]   CR_FROMHOST_GBT18_MON_EPATH1_ALMOST_FULL                0x00  Almost full bits of the EPATH fifos in EGROUP1
0x4250 [R  07:00]   CR_FROMHOST_GBT18_MON_EPATH0_ALMOST_FULL                0x00  Almost full bits of the EPATH fifos in EGROUP0
0x4260 [R     58]    CR_TOHOST_GBT19_MON_CROUTFIFO_PROG_FULL                 0x0  See Central Router Doc
0x4260 [R     57]            CR_TOHOST_GBT19_MON_WMFIFO_FULL                 0x0  See Central Router Doc
0x4260 [R     56] CR_TOHOST_GBT19_MON_MINI_EGROUP_ALMOST_FULL                0x0  See Central Router Doc
0x4260 [R  55:48]     CR_TOHOST_GBT19_MON_EPATH6_ALMOST_FULL                0x00  Almost full bits of the EPATH fifos in EGROUP6
0x4260 [R  47:40]     CR_TOHOST_GBT19_MON_EPATH5_ALMOST_FULL                0x00  Almost full bits of the EPATH fifos in EGROUP5
0x4260 [R  39:32]     CR_TOHOST_GBT19_MON_EPATH4_ALMOST_FULL                0x00  Almost full bits of the EPATH fifos in EGROUP4
0x4260 [R  31:24]     CR_TOHOST_GBT19_MON_EPATH3_ALMOST_FULL                0x00  Almost full bits of the EPATH fifos in EGROUP3
0x4260 [R  23:16]     CR_TOHOST_GBT19_MON_EPATH2_ALMOST_FULL                0x00  Almost full bits of the EPATH fifos in EGROUP2
0x4260 [R  15:08]     CR_TOHOST_GBT19_MON_EPATH1_ALMOST_FULL                0x00  Almost full bits of the EPATH fifos in EGROUP1
0x4260 [R  07:00]     CR_TOHOST_GBT19_MON_EPATH0_ALMOST_FULL                0x00  Almost full bits of the EPATH fifos in EGROUP0
0x4270 [R     40] CR_FROMHOST_GBT19_MON_MINI_EGROUP_ALMOST_FULL              0x0  See Central Router Doc
0x4270 [R  39:32]   CR_FROMHOST_GBT19_MON_EPATH4_ALMOST_FULL                0x00  Almost full bits of the EPATH fifos in EGROUP4
0x4270 [R  31:24]   CR_FROMHOST_GBT19_MON_EPATH3_ALMOST_FULL                0x00  Almost full bits of the EPATH fifos in EGROUP3
0x4270 [R  23:16]   CR_FROMHOST_GBT19_MON_EPATH2_ALMOST_FULL                0x00  Almost full bits of the EPATH fifos in EGROUP2
0x4270 [R  15:08]   CR_FROMHOST_GBT19_MON_EPATH1_ALMOST_FULL                0x00  Almost full bits of the EPATH fifos in EGROUP1
0x4270 [R  07:00]   CR_FROMHOST_GBT19_MON_EPATH0_ALMOST_FULL                0x00  Almost full bits of the EPATH fifos in EGROUP0
0x4280 [R     58]    CR_TOHOST_GBT20_MON_CROUTFIFO_PROG_FULL                 0x0  See Central Router Doc
0x4280 [R     57]            CR_TOHOST_GBT20_MON_WMFIFO_FULL                 0x0  See Central Router Doc
0x4280 [R     56] CR_TOHOST_GBT20_MON_MINI_EGROUP_ALMOST_FULL                0x0  See Central Router Doc
0x4280 [R  55:48]     CR_TOHOST_GBT20_MON_EPATH6_ALMOST_FULL                0x00  Almost full bits of the EPATH fifos in EGROUP6
0x4280 [R  47:40]     CR_TOHOST_GBT20_MON_EPATH5_ALMOST_FULL                0x00  Almost full bits of the EPATH fifos in EGROUP5
0x4280 [R  39:32]     CR_TOHOST_GBT20_MON_EPATH4_ALMOST_FULL                0x00  Almost full bits of the EPATH fifos in EGROUP4
0x4280 [R  31:24]     CR_TOHOST_GBT20_MON_EPATH3_ALMOST_FULL                0x00  Almost full bits of the EPATH fifos in EGROUP3
0x4280 [R  23:16]     CR_TOHOST_GBT20_MON_EPATH2_ALMOST_FULL                0x00  Almost full bits of the EPATH fifos in EGROUP2
0x4280 [R  15:08]     CR_TOHOST_GBT20_MON_EPATH1_ALMOST_FULL                0x00  Almost full bits of the EPATH fifos in EGROUP1
0x4280 [R  07:00]     CR_TOHOST_GBT20_MON_EPATH0_ALMOST_FULL                0x00  Almost full bits of the EPATH fifos in EGROUP0
0x4290 [R     40] CR_FROMHOST_GBT20_MON_MINI_EGROUP_ALMOST_FULL              0x0  See Central Router Doc
0x4290 [R  39:32]   CR_FROMHOST_GBT20_MON_EPATH4_ALMOST_FULL                0x00  Almost full bits of the EPATH fifos in EGROUP4
0x4290 [R  31:24]   CR_FROMHOST_GBT20_MON_EPATH3_ALMOST_FULL                0x00  Almost full bits of the EPATH fifos in EGROUP3
0x4290 [R  23:16]   CR_FROMHOST_GBT20_MON_EPATH2_ALMOST_FULL                0x00  Almost full bits of the EPATH fifos in EGROUP2
0x4290 [R  15:08]   CR_FROMHOST_GBT20_MON_EPATH1_ALMOST_FULL                0x00  Almost full bits of the EPATH fifos in EGROUP1
0x4290 [R  07:00]   CR_FROMHOST_GBT20_MON_EPATH0_ALMOST_FULL                0x00  Almost full bits of the EPATH fifos in EGROUP0
0x42a0 [R     58]    CR_TOHOST_GBT21_MON_CROUTFIFO_PROG_FULL                 0x0  See Central Router Doc
0x42a0 [R     57]            CR_TOHOST_GBT21_MON_WMFIFO_FULL                 0x0  See Central Router Doc
0x42a0 [R     56] CR_TOHOST_GBT21_MON_MINI_EGROUP_ALMOST_FULL                0x0  See Central Router Doc
0x42a0 [R  55:48]     CR_TOHOST_GBT21_MON_EPATH6_ALMOST_FULL                0x00  Almost full bits of the EPATH fifos in EGROUP6
0x42a0 [R  47:40]     CR_TOHOST_GBT21_MON_EPATH5_ALMOST_FULL                0x00  Almost full bits of the EPATH fifos in EGROUP5
0x42a0 [R  39:32]     CR_TOHOST_GBT21_MON_EPATH4_ALMOST_FULL                0x00  Almost full bits of the EPATH fifos in EGROUP4
0x42a0 [R  31:24]     CR_TOHOST_GBT21_MON_EPATH3_ALMOST_FULL                0x00  Almost full bits of the EPATH fifos in EGROUP3
0x42a0 [R  23:16]     CR_TOHOST_GBT21_MON_EPATH2_ALMOST_FULL                0x00  Almost full bits of the EPATH fifos in EGROUP2
0x42a0 [R  15:08]     CR_TOHOST_GBT21_MON_EPATH1_ALMOST_FULL                0x00  Almost full bits of the EPATH fifos in EGROUP1
0x42a0 [R  07:00]     CR_TOHOST_GBT21_MON_EPATH0_ALMOST_FULL                0x00  Almost full bits of the EPATH fifos in EGROUP0
0x42b0 [R     40] CR_FROMHOST_GBT21_MON_MINI_EGROUP_ALMOST_FULL              0x0  See Central Router Doc
0x42b0 [R  39:32]   CR_FROMHOST_GBT21_MON_EPATH4_ALMOST_FULL                0x00  Almost full bits of the EPATH fifos in EGROUP4
0x42b0 [R  31:24]   CR_FROMHOST_GBT21_MON_EPATH3_ALMOST_FULL                0x00  Almost full bits of the EPATH fifos in EGROUP3
0x42b0 [R  23:16]   CR_FROMHOST_GBT21_MON_EPATH2_ALMOST_FULL                0x00  Almost full bits of the EPATH fifos in EGROUP2
0x42b0 [R  15:08]   CR_FROMHOST_GBT21_MON_EPATH1_ALMOST_FULL                0x00  Almost full bits of the EPATH fifos in EGROUP1
0x42b0 [R  07:00]   CR_FROMHOST_GBT21_MON_EPATH0_ALMOST_FULL                0x00  Almost full bits of the EPATH fifos in EGROUP0
0x42c0 [R     58]    CR_TOHOST_GBT22_MON_CROUTFIFO_PROG_FULL                 0x0  See Central Router Doc
0x42c0 [R     57]            CR_TOHOST_GBT22_MON_WMFIFO_FULL                 0x0  See Central Router Doc
0x42c0 [R     56] CR_TOHOST_GBT22_MON_MINI_EGROUP_ALMOST_FULL                0x0  See Central Router Doc
0x42c0 [R  55:48]     CR_TOHOST_GBT22_MON_EPATH6_ALMOST_FULL                0x00  Almost full bits of the EPATH fifos in EGROUP6
0x42c0 [R  47:40]     CR_TOHOST_GBT22_MON_EPATH5_ALMOST_FULL                0x00  Almost full bits of the EPATH fifos in EGROUP5
0x42c0 [R  39:32]     CR_TOHOST_GBT22_MON_EPATH4_ALMOST_FULL                0x00  Almost full bits of the EPATH fifos in EGROUP4
0x42c0 [R  31:24]     CR_TOHOST_GBT22_MON_EPATH3_ALMOST_FULL                0x00  Almost full bits of the EPATH fifos in EGROUP3
0x42c0 [R  23:16]     CR_TOHOST_GBT22_MON_EPATH2_ALMOST_FULL                0x00  Almost full bits of the EPATH fifos in EGROUP2
0x42c0 [R  15:08]     CR_TOHOST_GBT22_MON_EPATH1_ALMOST_FULL                0x00  Almost full bits of the EPATH fifos in EGROUP1
0x42c0 [R  07:00]     CR_TOHOST_GBT22_MON_EPATH0_ALMOST_FULL                0x00  Almost full bits of the EPATH fifos in EGROUP0
0x42d0 [R     40] CR_FROMHOST_GBT22_MON_MINI_EGROUP_ALMOST_FULL              0x0  See Central Router Doc
0x42d0 [R  39:32]   CR_FROMHOST_GBT22_MON_EPATH4_ALMOST_FULL                0x00  Almost full bits of the EPATH fifos in EGROUP4
0x42d0 [R  31:24]   CR_FROMHOST_GBT22_MON_EPATH3_ALMOST_FULL                0x00  Almost full bits of the EPATH fifos in EGROUP3
0x42d0 [R  23:16]   CR_FROMHOST_GBT22_MON_EPATH2_ALMOST_FULL                0x00  Almost full bits of the EPATH fifos in EGROUP2
0x42d0 [R  15:08]   CR_FROMHOST_GBT22_MON_EPATH1_ALMOST_FULL                0x00  Almost full bits of the EPATH fifos in EGROUP1
0x42d0 [R  07:00]   CR_FROMHOST_GBT22_MON_EPATH0_ALMOST_FULL                0x00  Almost full bits of the EPATH fifos in EGROUP0
0x42e0 [R     58]    CR_TOHOST_GBT23_MON_CROUTFIFO_PROG_FULL                 0x0  See Central Router Doc
0x42e0 [R     57]            CR_TOHOST_GBT23_MON_WMFIFO_FULL                 0x0  See Central Router Doc
0x42e0 [R     56] CR_TOHOST_GBT23_MON_MINI_EGROUP_ALMOST_FULL                0x0  See Central Router Doc
0x42e0 [R  55:48]     CR_TOHOST_GBT23_MON_EPATH6_ALMOST_FULL                0x00  Almost full bits of the EPATH fifos in EGROUP6
0x42e0 [R  47:40]     CR_TOHOST_GBT23_MON_EPATH5_ALMOST_FULL                0x00  Almost full bits of the EPATH fifos in EGROUP5
0x42e0 [R  39:32]     CR_TOHOST_GBT23_MON_EPATH4_ALMOST_FULL                0x00  Almost full bits of the EPATH fifos in EGROUP4
0x42e0 [R  31:24]     CR_TOHOST_GBT23_MON_EPATH3_ALMOST_FULL                0x00  Almost full bits of the EPATH fifos in EGROUP3
0x42e0 [R  23:16]     CR_TOHOST_GBT23_MON_EPATH2_ALMOST_FULL                0x00  Almost full bits of the EPATH fifos in EGROUP2
0x42e0 [R  15:08]     CR_TOHOST_GBT23_MON_EPATH1_ALMOST_FULL                0x00  Almost full bits of the EPATH fifos in EGROUP1
0x42e0 [R  07:00]     CR_TOHOST_GBT23_MON_EPATH0_ALMOST_FULL                0x00  Almost full bits of the EPATH fifos in EGROUP0
0x42f0 [R     40] CR_FROMHOST_GBT23_MON_MINI_EGROUP_ALMOST_FULL              0x0  See Central Router Doc
0x42f0 [R  39:32]   CR_FROMHOST_GBT23_MON_EPATH4_ALMOST_FULL                0x00  Almost full bits of the EPATH fifos in EGROUP4
0x42f0 [R  31:24]   CR_FROMHOST_GBT23_MON_EPATH3_ALMOST_FULL                0x00  Almost full bits of the EPATH fifos in EGROUP3
0x42f0 [R  23:16]   CR_FROMHOST_GBT23_MON_EPATH2_ALMOST_FULL                0x00  Almost full bits of the EPATH fifos in EGROUP2
0x42f0 [R  15:08]   CR_FROMHOST_GBT23_MON_EPATH1_ALMOST_FULL                0x00  Almost full bits of the EPATH fifos in EGROUP1
0x42f0 [R  07:00]   CR_FROMHOST_GBT23_MON_EPATH0_ALMOST_FULL                0x00  Almost full bits of the EPATH fifos in EGROUP0
0x4300 [R     00]                    CR_STATIC_CONFIGURATION                 0x0  Central Router Controls and Monitors
0x4310 [R  14:00]                      CR_DEFAULT_EPROC_ENA0              0x0000  Static CR default enable bits
0x4320 [R  14:00]                      CR_DEFAULT_EPROC_ENA1              0x0000  Static CR default enable bits
0x4330 [R  14:00]                      CR_DEFAULT_EPROC_ENA2              0x0000  Static CR default enable bits
0x4340 [R  14:00]                      CR_DEFAULT_EPROC_ENA3              0x0000  Static CR default enable bits
0x4350 [R  14:00]                      CR_DEFAULT_EPROC_ENA4              0x0000  Static CR default enable bits
0x4360 [R  14:00]                      CR_DEFAULT_EPROC_ENA5              0x0000  Static CR default enable bits
0x4370 [R  14:00]                      CR_DEFAULT_EPROC_ENA6              0x0000  Static CR default enable bits
0x4380 [R  14:00]                      CR_DEFAULT_EPROC_ENA7              0x0000  Static CR default enable bits
0x4390 [R  15:00]                 CR_DEFAULT_EPROC_ENCODING0              0x0000  Static CR default encoding bits
0x43a0 [R  15:00]                 CR_DEFAULT_EPROC_ENCODING1              0x0000  Static CR default encoding bits
0x43b0 [R  15:00]                 CR_DEFAULT_EPROC_ENCODING2              0x0000  Static CR default encoding bits
0x43c0 [R  15:00]                 CR_DEFAULT_EPROC_ENCODING3              0x0000  Static CR default encoding bits
0x43d0 [R  15:00]                 CR_DEFAULT_EPROC_ENCODING4              0x0000  Static CR default encoding bits
0x43e0 [R  15:00]                 CR_DEFAULT_EPROC_ENCODING5              0x0000  Static CR default encoding bits
0x43f0 [R  15:00]                 CR_DEFAULT_EPROC_ENCODING6              0x0000  Static CR default encoding bits
0x4400 [R  15:00]                 CR_DEFAULT_EPROC_ENCODING7              0x0000  Static CR default encoding bits
0x4410 [R  31:00]                                MAX_TIMEOUT          0x0000ffff  Maximum allowed timeout value
0x5000 [RW    01]                     GBT_EMU_ENA_TOFRONTEND                 0x0  Enable GBT dummy emulator ToFrontEnd
0x5000 [RW    00]                         GBT_EMU_ENA_TOHOST                 0x0  Enable GBT dummy emulator ToHost
0x5010 [RW 06:00]                    GBT_EMU_CONFIG_WE_ARRAY                0x00  write enable array, every bit is one emulator RAM block
0x5020 [R  63:48]                      GBT_EMU_CONFIG_RDDATA              0x0000  read data bus
0x5020 [RW 45:32]                      GBT_EMU_CONFIG_WRADDR              0x0000  write address bus
0x5020 [RW 15:00]                      GBT_EMU_CONFIG_WRDATA              0x0000  write data bus
0x5030 [RW    00]                      GBT_FM_EMU_ENA_TOHOST                 0x0  Enable FULL mode dummy emulator ToHost
0x5040 [RW    00]                 GBT_FM_EMU_CONFIG_WE_ARRAY                 0x0  write enable for the full mode emulator ram block
0x5050 [RW 53:40]                   GBT_FM_EMU_CONFIG_WRADDR              0x0000  write address bus
0x5050 [RW 35:00]                   GBT_FM_EMU_CONFIG_WRDATA         0x000000000  write data bus
0x5060 [R  35:00]                            GBT_FM_EMU_READ         0x000000000  read emu ram data
0x5070 [RW 11:00]                             CR_FM_PATH_ENA               0x000  FULL mode CR enable array, every bit is one path
0x6400 [RW 47:00]                        GBT_CHANNEL_DISABLE      0x000000000000  Disable selected GBT or FULL mode channel
0x6410 [RW 63:00]                           GBT_GENERAL_CTRL  0x0000000000000000  Alignment chk reset (not self clearing)
0x6420 [RW    02]               GBT_MODE_CTRL_RX_ALIGN_TB_SW                 0x0  RX_ALIGN_TB_SW
0x6420 [RW    01]                  GBT_MODE_CTRL_RX_ALIGN_SW                 0x1  RX_ALIGN_SW
0x6420 [RW    00]                GBT_MODE_CTRL_DESMUX_USE_SW                 0x0  DESMUX_USE_SW
0x6480 [RW 47:00]                         GBT_RXSLIDE_SELECT      0x000000000000  RxSlide select [47:0]
0x6490 [RW 47:00]                         GBT_RXSLIDE_MANUAL      0x000000000000  RxSlide select [47:0]
0x64a0 [RW 47:00]                               GBT_TXUSRRDY      0xffffffffffff  TxUsrRdy [47:0]
0x64b0 [RW 47:00]                               GBT_RXUSRRDY      0xffffffffffff  RxUsrRdy [47:0]
0x64c0 [RW 47:00]                             GBT_SOFT_RESET      0x000000000000  SOFT_RESET [47:0]
0x64d0 [RW 47:00]                             GBT_GTTX_RESET      0x000000000000  GTTX_RESET [47:0]
0x64e0 [RW 47:00]                             GBT_GTRX_RESET      0x000000000000  GTRX_RESET [47:0]
0x64f0 [RW 59:48]                   GBT_PLL_RESET_QPLL_RESET               0x000  QPLL_RESET [11:0]
0x64f0 [RW 47:00]                   GBT_PLL_RESET_CPLL_RESET      0x000000000000  CPLL_RESET [47:0]
0x6500 [RW 59:48]                GBT_SOFT_TX_RESET_RESET_ALL               0x000  SOFT_TX_RESET_ALL [11:0]
0x6500 [RW 47:00]                 GBT_SOFT_TX_RESET_RESET_GT      0x000000000000  SOFT_TX_RESET_GT [47:0]
0x6510 [RW 59:48]                GBT_SOFT_RX_RESET_RESET_ALL               0x000  SOFT_TX_RESET_ALL [11:0]
0x6510 [RW 47:00]                 GBT_SOFT_RX_RESET_RESET_GT      0x000000000000  SOFT_TX_RESET_GT [47:0]
0x6520 [RW 47:00]                               GBT_ODD_EVEN      0x000000000000  OddEven [47:0]
0x6530 [RW 47:00]                                 GBT_TOPBOT      0x000000000000  TopBot [47:0]
0x6540 [RW 47:00]                       GBT_TX_TC_DLY_VALUE1      0x333333333333  TX_TC_DLY_VALUE [47:0]
0x6550 [RW 47:00]                       GBT_TX_TC_DLY_VALUE2      0x333333333333  TX_TC_DLY_VALUE [95:48]
0x6560 [RW 47:00]                       GBT_TX_TC_DLY_VALUE3      0x333333333333  TX_TC_DLY_VALUE [143:96]
0x6570 [RW 47:00]                       GBT_TX_TC_DLY_VALUE4      0x333333333333  TX_TC_DLY_VALUE [191:144]
0x6580 [RW 47:00]                         GBT_DATA_TXFORMAT1      0x000000000000  DATA_TXFORMAT [47:0]
0x6590 [RW 47:00]                         GBT_DATA_TXFORMAT2      0x000000000000  DATA_TXFORMAT [95:48]
0x65a0 [RW 47:00]                         GBT_DATA_RXFORMAT1      0x000000000000  DATA_RXFORMAT [47:0]
0x65b0 [RW 47:00]                         GBT_DATA_RXFORMAT2      0x000000000000  DATA_RXFORMAT [95:0]
0x65c0 [RW 47:00]                               GBT_TX_RESET      0x000000000000  TX Logic reset [47:0]
0x65d0 [RW 47:00]                               GBT_RX_RESET      0x000000000000  RX Logic reset [47:0]
0x65e0 [RW 47:00]                           GBT_TX_TC_METHOD      0x000000000000  TX time domain crossing method [47:0]
0x65f0 [RW 47:00]                             GBT_OUTMUX_SEL      0x000000000000  Descrambler output MUX selection [47:0]
0x6600 [RW 47:00]                                GBT_TC_EDGE      0x000000000000  Sampling edge selection for TX domain crossing [47:0]
0x6610 [RW 47:00]                             GBT_TXPOLARITY      0x000000000000  0: default polarity
                                                                                  1: reversed polarity for transmitter of GTH channels
0x6620 [RW 47:00]                             GBT_RXPOLARITY      0x000000000000  0: default polarity
                                                                                  1: reversed polarity for the receiver of the GTH channels
0x6630 [RW 02:00]                       GTH_LOOPBACK_CONTROL                 0x0  Controls loopback  for loopback: read UG476 for the details. 
                                                                                  NOTE: the TXBUFFER is disabled, near end PCS loopback is not 
                                                                                  supported.
                                                                                    000: Normal operation
                                                                                    001: Near-End PCS Loopback
                                                                                    010: Near-End PMA Loopback
                                                                                    011: Reserved
                                                                                    100: Far-End PMA Loopback
                                                                                    101: Reserved
                                                                                    110: Far-End PCS Loopback 
0x6700 [RW    48]                     GBT_TOHOST_FANOUT_LOCK                 0x1  Locks this particular register. If set prevents software from 
                                                                                  touching it.
0x6700 [RW 47:00]                      GBT_TOHOST_FANOUT_SEL      0x000000000000  ToHost FanOut/Selector. Every bitfield is a channel:
                                                                                    1 : GBT_EMU, select GBT Emulator for a specific CentralRouter 
                                                                                  channel
                                                                                    0 : GBT_WRAP, select real GBT link for a specific CentralRouter 
                                                                                  channel
0x6710 [RW    48]                 GBT_TOFRONTEND_FANOUT_LOCK                 0x1  Locks this particular register. If set prevents software from 
                                                                                  touching it.
0x6710 [RW 47:00]                  GBT_TOFRONTEND_FANOUT_SEL      0x000000000000  ToFrontEnd FanOut/Selector. Every bitfield is a channel:
                                                                                    1 : GBT_EMU, select GBT Emulator for a specific GBT link
                                                                                    0 : TTC_DEC, select CentralRouter data (including TTC) for 
                                                                                  a specific GBT link
                                                                                    
0x7600 [R  63:48]                           GBT_VERSION_DATE              0x2448  Date
0x7600 [R  47:32]                    GBT_VERSION_GBT_VERSION              0x0000  GBT Version
0x7600 [R  31:16]                 GBT_VERSION_GTH_IP_VERSION              0x0006  GTH IP Version
0x7600 [R  15:03]                       GBT_VERSION_RESERVED              0x0000  Reserved
0x7600 [R     02]                  GBT_VERSION_GTHREFCLK_SEL                 0x0  GTHREFCLK SEL
0x7600 [R     01]                     GBT_VERSION_RX_CLK_SEL                 0x0  RX CLK SEL
0x7600 [R     00]                        GBT_VERSION_PLL_SEL                 0x0  PLL SEL
0x7680 [R  47:00]                           GBT_TXRESET_DONE      0x00000000000f  TX Reset done [47:0]
0x7690 [R  47:00]                           GBT_RXRESET_DONE      0x00000000000f  RX Reset done [47:0]
0x76a0 [R  47:00]                        GBT_TXFSMRESET_DONE      0x000000000000  TX FSM Reset done [47:0]
0x76b0 [R  47:00]                        GBT_RXFSMRESET_DONE      0x000000000000  RX FSM Reset done [47:0]
0x76c0 [R  47:00]                        GBT_CPLL_FBCLK_LOST      0x000000000000  CPLL FBCLK LOST [47:0]
0x76d0 [R  59:48]                     GBT_PLL_LOCK_QPLL_LOCK               0x001  QPLL LOCK [11:0]
0x76d0 [R  47:00]                     GBT_PLL_LOCK_CPLL_LOCK      0x00000000000f  CPLL LOCK [47:0]
0x76e0 [R  47:00]                             GBT_RXCDR_LOCK      0x00000000000f  RX CDR LOCK [47:0]
0x76f0 [R  47:00]                            GBT_CLK_SAMPLED      0x000000000000  clk sampled [47:0]
0x7700 [R  47:00]                           GBT_RX_IS_HEADER      0x000000000000  RX IS HEADER [47:0]
0x7710 [R  47:00]                             GBT_RX_IS_DATA      0x000000000000  RX IS DATA [47:0]
0x7720 [R  47:00]                        GBT_RX_HEADER_FOUND      0x000000000007  RX HEADER FOUND [47:0]
0x7730 [R  47:00]                         GBT_ALIGNMENT_DONE      0x000000000003  RX ALIGNMENT DONE [47:0]
0x7740 [R  47:00]                         GBT_OUT_MUX_STATUS      0x000000000001  GBT output mux status [47:0]
0x7750 [R  47:00]                                  GBT_ERROR      0x000000000003  Error flags [47:0]
0x7760 [R  47:00]                           GBT_GBT_TOPBOT_C      0x000000000000  TopBot_c [47:0]
0x7800 [R  47:00]                      GBT_FM_RX_DISP_ERROR1      0x000000000000  Rx disparity error [47:0]
0x7810 [R  47:00]                      GBT_FM_RX_DISP_ERROR2      0x000000000000  Rx disparity error [96:48]
0x7820 [R  47:00]                      GBT_FM_RX_NOTINTABLE1      0x000000000000  Rx not in table [47:0]
0x7830 [R  47:00]                      GBT_FM_RX_NOTINTABLE2      0x000000000000  Rx not in table [96:48]
0x8000 [RW    12]           TTC_DEC_CTRL_BUSY_OUTPUT_INHIBIT                 0x0  forces the Busy LEMO output to BUSY-OFF
0x8000 [RW    11]                    TTC_DEC_CTRL_TOHOST_RST                 0x0  reset toHost in ttc decoder
0x8000 [RW    10]                     TTC_DEC_CTRL_TT_BCH_EN                 0x1  trigger type enable / disable for TTC-ToHost
0x8000 [RW 09:02]                      TTC_DEC_CTRL_XL1ID_SW                0x00  set XL1ID value, the value to be set by XL1ID_RST signal
0x8000 [RW    01]                     TTC_DEC_CTRL_XL1ID_RST                 0x0  giving a trigger signal to reset XL1ID value
0x8000 [RW    00]                   TTC_DEC_CTRL_MASTER_BUSY                 0x0  L1A trigger throttling
0x8010 [R  15:05]                    TTC_DEC_MON_TH_FF_COUNT               0x000  ToHostData Fifo counts
0x8010 [R     04]                     TTC_DEC_MON_TH_FF_FULL                 0x0  ToHostData Fifo status 1:full 0:not full
0x8010 [R     03]                    TTC_DEC_MON_TH_FF_EMPTY                 0x1  ToHostData Fifo status 1:empty 0:not empty
0x8010 [R  02:00]                    TTC_DEC_MON_TTC_BIT_ERR                 0x0  double bit, single bit and comm error in TTC data
0x8020 [R  56:00]                        TTC_BUSY_ACCEPTED00   0x000008080948080  busy has been asserted by the given ELINK. Reset by writing to 
                                                                                  TTC_BUSY_CLEAR
0x8030 [R  56:00]                        TTC_BUSY_ACCEPTED01   0x0000095d5d5d5d5  busy has been asserted by the given ELINK. Reset by writing to 
                                                                                  TTC_BUSY_CLEAR
0x8040 [R  56:00]                        TTC_BUSY_ACCEPTED02   0x000000000000000  busy has been asserted by the given ELINK. Reset by writing to 
                                                                                  TTC_BUSY_CLEAR
0x8050 [R  56:00]                        TTC_BUSY_ACCEPTED03   0x000000000550000  busy has been asserted by the given ELINK. Reset by writing to 
                                                                                  TTC_BUSY_CLEAR
0x8060 [R  56:00]                        TTC_BUSY_ACCEPTED04   0x000000000000000  busy has been asserted by the given ELINK. Reset by writing to 
                                                                                  TTC_BUSY_CLEAR
0x8070 [R  56:00]                        TTC_BUSY_ACCEPTED05   0x000000000000000  busy has been asserted by the given ELINK. Reset by writing to 
                                                                                  TTC_BUSY_CLEAR
0x8080 [R  56:00]                        TTC_BUSY_ACCEPTED06   0x000000000000000  busy has been asserted by the given ELINK. Reset by writing to 
                                                                                  TTC_BUSY_CLEAR
0x8090 [R  56:00]                        TTC_BUSY_ACCEPTED07   0x000000000000000  busy has been asserted by the given ELINK. Reset by writing to 
                                                                                  TTC_BUSY_CLEAR
0x80a0 [R  56:00]                        TTC_BUSY_ACCEPTED08   0x000000000000000  busy has been asserted by the given ELINK. Reset by writing to 
                                                                                  TTC_BUSY_CLEAR
0x80b0 [R  56:00]                        TTC_BUSY_ACCEPTED09   0x000000000000000  busy has been asserted by the given ELINK. Reset by writing to 
                                                                                  TTC_BUSY_CLEAR
0x80c0 [R  56:00]                        TTC_BUSY_ACCEPTED10   0x000000000000000  busy has been asserted by the given ELINK. Reset by writing to 
                                                                                  TTC_BUSY_CLEAR
0x80d0 [R  56:00]                        TTC_BUSY_ACCEPTED11   0x000000000000000  busy has been asserted by the given ELINK. Reset by writing to 
                                                                                  TTC_BUSY_CLEAR
0x80e0 [R  56:00]                        TTC_BUSY_ACCEPTED12   0x000000000000000  busy has been asserted by the given ELINK. Reset by writing to 
                                                                                  TTC_BUSY_CLEAR
0x80f0 [R  56:00]                        TTC_BUSY_ACCEPTED13   0x000000000000000  busy has been asserted by the given ELINK. Reset by writing to 
                                                                                  TTC_BUSY_CLEAR
0x8100 [R  56:00]                        TTC_BUSY_ACCEPTED14   0x000000000000000  busy has been asserted by the given ELINK. Reset by writing to 
                                                                                  TTC_BUSY_CLEAR
0x8110 [R  56:00]                        TTC_BUSY_ACCEPTED15   0x000000000000000  busy has been asserted by the given ELINK. Reset by writing to 
                                                                                  TTC_BUSY_CLEAR
0x8120 [R  56:00]                        TTC_BUSY_ACCEPTED16   0x000000000000000  busy has been asserted by the given ELINK. Reset by writing to 
                                                                                  TTC_BUSY_CLEAR
0x8130 [R  56:00]                        TTC_BUSY_ACCEPTED17   0x000000000000000  busy has been asserted by the given ELINK. Reset by writing to 
                                                                                  TTC_BUSY_CLEAR
0x8140 [R  56:00]                        TTC_BUSY_ACCEPTED18   0x000000000000000  busy has been asserted by the given ELINK. Reset by writing to 
                                                                                  TTC_BUSY_CLEAR
0x8150 [R  56:00]                        TTC_BUSY_ACCEPTED19   0x000000000000000  busy has been asserted by the given ELINK. Reset by writing to 
                                                                                  TTC_BUSY_CLEAR
0x8160 [R  56:00]                        TTC_BUSY_ACCEPTED20   0x000000000000000  busy has been asserted by the given ELINK. Reset by writing to 
                                                                                  TTC_BUSY_CLEAR
0x8170 [R  56:00]                        TTC_BUSY_ACCEPTED21   0x000000000000000  busy has been asserted by the given ELINK. Reset by writing to 
                                                                                  TTC_BUSY_CLEAR
0x8180 [R  56:00]                        TTC_BUSY_ACCEPTED22   0x000000000000000  busy has been asserted by the given ELINK. Reset by writing to 
                                                                                  TTC_BUSY_CLEAR
0x8190 [R  56:00]                        TTC_BUSY_ACCEPTED23   0x000000000000000  busy has been asserted by the given ELINK. Reset by writing to 
                                                                                  TTC_BUSY_CLEAR
0x81a0 [RW    01]                                TTC_EMU_SEL                 0x0  Select TTC data source 1 TTC Emu | 0 TTC Decoder
0x81a0 [RW    00]                                TTC_EMU_ENA                 0x0  Enable TTC data generator (10 bit counter)
0x81b0 [RW 03:00]                               TTC_DELAY_00                 0x0  Controls the TTC Fanout delay values
0x81c0 [RW 03:00]                               TTC_DELAY_01                 0x0  Controls the TTC Fanout delay values
0x81d0 [RW 03:00]                               TTC_DELAY_02                 0x0  Controls the TTC Fanout delay values
0x81e0 [RW 03:00]                               TTC_DELAY_03                 0x0  Controls the TTC Fanout delay values
0x81f0 [RW 03:00]                               TTC_DELAY_04                 0x0  Controls the TTC Fanout delay values
0x8200 [RW 03:00]                               TTC_DELAY_05                 0x0  Controls the TTC Fanout delay values
0x8210 [RW 03:00]                               TTC_DELAY_06                 0x0  Controls the TTC Fanout delay values
0x8220 [RW 03:00]                               TTC_DELAY_07                 0x0  Controls the TTC Fanout delay values
0x8230 [RW 03:00]                               TTC_DELAY_08                 0x0  Controls the TTC Fanout delay values
0x8240 [RW 03:00]                               TTC_DELAY_09                 0x0  Controls the TTC Fanout delay values
0x8250 [RW 03:00]                               TTC_DELAY_10                 0x0  Controls the TTC Fanout delay values
0x8260 [RW 03:00]                               TTC_DELAY_11                 0x0  Controls the TTC Fanout delay values
0x8270 [RW 03:00]                               TTC_DELAY_12                 0x0  Controls the TTC Fanout delay values
0x8280 [RW 03:00]                               TTC_DELAY_13                 0x0  Controls the TTC Fanout delay values
0x8290 [RW 03:00]                               TTC_DELAY_14                 0x0  Controls the TTC Fanout delay values
0x82a0 [RW 03:00]                               TTC_DELAY_15                 0x0  Controls the TTC Fanout delay values
0x82b0 [RW 03:00]                               TTC_DELAY_16                 0x0  Controls the TTC Fanout delay values
0x82c0 [RW 03:00]                               TTC_DELAY_17                 0x0  Controls the TTC Fanout delay values
0x82d0 [RW 03:00]                               TTC_DELAY_18                 0x0  Controls the TTC Fanout delay values
0x82e0 [RW 03:00]                               TTC_DELAY_19                 0x0  Controls the TTC Fanout delay values
0x82f0 [RW 03:00]                               TTC_DELAY_20                 0x0  Controls the TTC Fanout delay values
0x8300 [RW 03:00]                               TTC_DELAY_21                 0x0  Controls the TTC Fanout delay values
0x8310 [RW 03:00]                               TTC_DELAY_22                 0x0  Controls the TTC Fanout delay values
0x8320 [RW 03:00]                               TTC_DELAY_23                 0x0  Controls the TTC Fanout delay values
0x8330 [RW 03:00]                               TTC_DELAY_24                 0x0  Controls the TTC Fanout delay values
0x8340 [RW 03:00]                               TTC_DELAY_25                 0x0  Controls the TTC Fanout delay values
0x8350 [RW 03:00]                               TTC_DELAY_26                 0x0  Controls the TTC Fanout delay values
0x8360 [RW 03:00]                               TTC_DELAY_27                 0x0  Controls the TTC Fanout delay values
0x8370 [RW 03:00]                               TTC_DELAY_28                 0x0  Controls the TTC Fanout delay values
0x8380 [RW 03:00]                               TTC_DELAY_29                 0x0  Controls the TTC Fanout delay values
0x8390 [RW 03:00]                               TTC_DELAY_30                 0x0  Controls the TTC Fanout delay values
0x83a0 [RW 03:00]                               TTC_DELAY_31                 0x0  Controls the TTC Fanout delay values
0x83b0 [RW 03:00]                               TTC_DELAY_32                 0x0  Controls the TTC Fanout delay values
0x83c0 [RW 03:00]                               TTC_DELAY_33                 0x0  Controls the TTC Fanout delay values
0x83d0 [RW 03:00]                               TTC_DELAY_34                 0x0  Controls the TTC Fanout delay values
0x83e0 [RW 03:00]                               TTC_DELAY_35                 0x0  Controls the TTC Fanout delay values
0x83f0 [RW 03:00]                               TTC_DELAY_36                 0x0  Controls the TTC Fanout delay values
0x8400 [RW 03:00]                               TTC_DELAY_37                 0x0  Controls the TTC Fanout delay values
0x8410 [RW 03:00]                               TTC_DELAY_38                 0x0  Controls the TTC Fanout delay values
0x8420 [RW 03:00]                               TTC_DELAY_39                 0x0  Controls the TTC Fanout delay values
0x8430 [RW 03:00]                               TTC_DELAY_40                 0x0  Controls the TTC Fanout delay values
0x8440 [RW 03:00]                               TTC_DELAY_41                 0x0  Controls the TTC Fanout delay values
0x8450 [RW 03:00]                               TTC_DELAY_42                 0x0  Controls the TTC Fanout delay values
0x8460 [RW 03:00]                               TTC_DELAY_43                 0x0  Controls the TTC Fanout delay values
0x8470 [RW 03:00]                               TTC_DELAY_44                 0x0  Controls the TTC Fanout delay values
0x8480 [RW 03:00]                               TTC_DELAY_45                 0x0  Controls the TTC Fanout delay values
0x8490 [RW 03:00]                               TTC_DELAY_46                 0x0  Controls the TTC Fanout delay values
0x84a0 [RW 03:00]                               TTC_DELAY_47                 0x0  Controls the TTC Fanout delay values
0x84b0 [RW 51:32]              TTC_BUSY_TIMING_CTRL_PRESCALE             0x0000f  Prescales the 40MHz clock to create an internal slow clock
0x84b0 [RW 31:16]            TTC_BUSY_TIMING_CTRL_BUSY_WIDTH              0x000f  Minimum number of 40MHz clocks that the busy is asserted
0x84b0 [RW 15:00]            TTC_BUSY_TIMING_CTRL_LIMIT_TIME              0x000f  Number of prescaled clocks a given busy must be asserted before 
                                                                                  it is recognized
0x84c0 [TRIGGER ]                             TTC_BUSY_CLEAR                 0x0  clears the latching busy bits in TTC_BUSY_ACCEPTED
0x8800 [RW 47:44]            XOFF_FM_CH_FIFO_THRESH_LOW_CH11                 0xc  Controls the low theshold of the channel fifo in FULL mode on 
                                                                                  which an Xon will be asserted, bitfields control 4 MSB
0x8800 [RW 43:40]            XOFF_FM_CH_FIFO_THRESH_LOW_CH10                 0xc  Controls the low theshold of the channel fifo in FULL mode on 
                                                                                  which an Xon will be asserted, bitfields control 4 MSB
0x8800 [RW 39:36]            XOFF_FM_CH_FIFO_THRESH_LOW_CH09                 0xc  Controls the low theshold of the channel fifo in FULL mode on 
                                                                                  which an Xon will be asserted, bitfields control 4 MSB
0x8800 [RW 35:32]            XOFF_FM_CH_FIFO_THRESH_LOW_CH08                 0xc  Controls the low theshold of the channel fifo in FULL mode on 
                                                                                  which an Xon will be asserted, bitfields control 4 MSB
0x8800 [RW 31:28]            XOFF_FM_CH_FIFO_THRESH_LOW_CH07                 0xc  Controls the low theshold of the channel fifo in FULL mode on 
                                                                                  which an Xon will be asserted, bitfields control 4 MSB
0x8800 [RW 27:24]            XOFF_FM_CH_FIFO_THRESH_LOW_CH06                 0xc  Controls the low theshold of the channel fifo in FULL mode on 
                                                                                  which an Xon will be asserted, bitfields control 4 MSB
0x8800 [RW 23:20]            XOFF_FM_CH_FIFO_THRESH_LOW_CH05                 0xc  Controls the low theshold of the channel fifo in FULL mode on 
                                                                                  which an Xon will be asserted, bitfields control 4 MSB
0x8800 [RW 19:16]            XOFF_FM_CH_FIFO_THRESH_LOW_CH04                 0xc  Controls the low theshold of the channel fifo in FULL mode on 
                                                                                  which an Xon will be asserted, bitfields control 4 MSB
0x8800 [RW 15:12]            XOFF_FM_CH_FIFO_THRESH_LOW_CH03                 0xc  Controls the low theshold of the channel fifo in FULL mode on 
                                                                                  which an Xon will be asserted, bitfields control 4 MSB
0x8800 [RW 11:08]            XOFF_FM_CH_FIFO_THRESH_LOW_CH02                 0xc  Controls the low theshold of the channel fifo in FULL mode on 
                                                                                  which an Xon will be asserted, bitfields control 4 MSB
0x8800 [RW 07:04]            XOFF_FM_CH_FIFO_THRESH_LOW_CH01                 0xc  Controls the low theshold of the channel fifo in FULL mode on 
                                                                                  which an Xon will be asserted, bitfields control 4 MSB
0x8800 [RW 03:00]            XOFF_FM_CH_FIFO_THRESH_LOW_CH00                 0xc  Controls the low theshold of the channel fifo in FULL mode on 
                                                                                  which an Xon will be asserted, bitfields control 4 MSB
0x8810 [RW 47:44]           XOFF_FM_CH_FIFO_THRESH_HIGH_CH11                 0xd  Controls the high theshold of the channel fifo in FULL mode on 
                                                                                  which an Xoff will be asserted, bitfields control 4 MSB
0x8810 [RW 43:40]           XOFF_FM_CH_FIFO_THRESH_HIGH_CH10                 0xd  Controls the high theshold of the channel fifo in FULL mode on 
                                                                                  which an Xoff will be asserted, bitfields control 4 MSB
0x8810 [RW 39:36]           XOFF_FM_CH_FIFO_THRESH_HIGH_CH09                 0xd  Controls the high theshold of the channel fifo in FULL mode on 
                                                                                  which an Xoff will be asserted, bitfields control 4 MSB
0x8810 [RW 35:32]           XOFF_FM_CH_FIFO_THRESH_HIGH_CH08                 0xd  Controls the high theshold of the channel fifo in FULL mode on 
                                                                                  which an Xoff will be asserted, bitfields control 4 MSB
0x8810 [RW 31:28]           XOFF_FM_CH_FIFO_THRESH_HIGH_CH07                 0xd  Controls the high theshold of the channel fifo in FULL mode on 
                                                                                  which an Xoff will be asserted, bitfields control 4 MSB
0x8810 [RW 27:24]           XOFF_FM_CH_FIFO_THRESH_HIGH_CH06                 0xd  Controls the high theshold of the channel fifo in FULL mode on 
                                                                                  which an Xoff will be asserted, bitfields control 4 MSB
0x8810 [RW 23:20]           XOFF_FM_CH_FIFO_THRESH_HIGH_CH05                 0xd  Controls the high theshold of the channel fifo in FULL mode on 
                                                                                  which an Xoff will be asserted, bitfields control 4 MSB
0x8810 [RW 19:16]           XOFF_FM_CH_FIFO_THRESH_HIGH_CH04                 0xd  Controls the high theshold of the channel fifo in FULL mode on 
                                                                                  which an Xoff will be asserted, bitfields control 4 MSB
0x8810 [RW 15:12]           XOFF_FM_CH_FIFO_THRESH_HIGH_CH03                 0xd  Controls the high theshold of the channel fifo in FULL mode on 
                                                                                  which an Xoff will be asserted, bitfields control 4 MSB
0x8810 [RW 11:08]           XOFF_FM_CH_FIFO_THRESH_HIGH_CH02                 0xd  Controls the high theshold of the channel fifo in FULL mode on 
                                                                                  which an Xoff will be asserted, bitfields control 4 MSB
0x8810 [RW 07:04]           XOFF_FM_CH_FIFO_THRESH_HIGH_CH01                 0xd  Controls the high theshold of the channel fifo in FULL mode on 
                                                                                  which an Xoff will be asserted, bitfields control 4 MSB
0x8810 [RW 03:00]           XOFF_FM_CH_FIFO_THRESH_HIGH_CH00                 0xd  Controls the high theshold of the channel fifo in FULL mode on 
                                                                                  which an Xoff will be asserted, bitfields control 4 MSB
0x8820 [R  11:00]                 XOFF_FM_LOW_THRESH_CROSSED               0x000  FIFO filled beyond the low threshold, 1 bit per channel
0x8830 [TRIGGER ]            XOFF_FM_HIGH_THRESH_CLEAR_LATCH                 0x0  Writing this register will clear all CROSS_LATCHED bits
0x8830 [R  23:12]          XOFF_FM_HIGH_THRESH_CROSS_LATCHED               0x000  FIFO filled beyond the high threshold, 1 latch bit per channel
0x8830 [R  11:00]                XOFF_FM_HIGH_THRESH_CROSSED               0x000  FIFO filled beyond the high threshold, 1 bit per channel
0x8840 [RW 23:00]                          XOFF_FM_SOFT_XOFF            0x000000  Set any bit in this register to assert XOFF for the given channel, 
                                                                                  clearing bits will assert XON
0x8850 [RW 23:00]                                XOFF_ENABLE            0x000000  Enable XOFF assertion (To Frontend) in case the FULL mode CH 
                                                                                  FIFO gets beyond thresholds. One bit per channel
0x8860 [TRIGGER ]                DMA_BUSY_STATUS_CLEAR_LATCH                 0x0  Any write to this register clears TOHOST_BUSY_LATCHED
0x8860 [R     03]        DMA_BUSY_STATUS_TOHOST_BUSY_LATCHED                 0x0  A tohost descriptor has passed BUSY_THRESHOLD_ASSERT in the past, 
                                                                                  busy flag was set
0x8860 [R     02]      DMA_BUSY_STATUS_FROMHOST_BUSY_LATCHED                 0x0  A fromhost descriptor has passed BUSY_THRESHOLD_ASSERT in the 
                                                                                  past, busy flag was set
0x8860 [R     01]              DMA_BUSY_STATUS_FROMHOST_BUSY                 0x0  A fromhost descriptor passed BUSY_THRESHOLD_ASSERT, busy flag 
                                                                                  set
0x8860 [R     00]                DMA_BUSY_STATUS_TOHOST_BUSY                 0x0  A tohost descriptor passed BUSY_THRESHOLD_ASSERT, busy flag set
0x8870 [TRIGGER ]         FM_BUSY_CHANNEL_STATUS_CLEAR_LATCH                 0x0  Any write to this register will clear the BUSY_LATCHED bits
0x8870 [R  23:12]        FM_BUSY_CHANNEL_STATUS_BUSY_LATCHED               0x000  one Indicates that the given FULL mode channel has received BUSY-ON
0x8870 [R  11:00]                FM_BUSY_CHANNEL_STATUS_BUSY               0x000  one Indicates that the given FULL mode channel is currently in 
                                                                                  BUSY state
0x8880 [RW    24]   BUSY_MAIN_OUTPUT_FIFO_THRESH_BUSY_ENABLE                 0x0  Enable busy generation if thresholds are crossed
0x8880 [RW 23:12]           BUSY_MAIN_OUTPUT_FIFO_THRESH_LOW               0x3ff  Low, Negate threshold of busy generation from main output fifo
0x8880 [RW 11:00]          BUSY_MAIN_OUTPUT_FIFO_THRESH_HIGH               0x4ff  High, Assert threshold of busy generation from main output fifo
0x8890 [TRIGGER ] BUSY_MAIN_OUTPUT_FIFO_STATUS_CLEAR_LATCHED                 0x0  Any write to this register will clear the
0x8890 [R     02] BUSY_MAIN_OUTPUT_FIFO_STATUS_HIGH_THRESH_CROSSED_LATCHED   0x1  Main output fifo has been full beyond HIGH THRESHOLD, write to 
                                                                                  clear
0x8890 [R     01] BUSY_MAIN_OUTPUT_FIFO_STATUS_HIGH_THRESH_CROSSED           0x1  Main output fifo is full beyond HIGH THRESHOLD
0x8890 [R     00] BUSY_MAIN_OUTPUT_FIFO_STATUS_LOW_THRESH_CROSSED            0x1  Main output fifo is full beyond LOW THRESHOLD
0x9000 [RW    01]                    HK_CTRL_I2C_CONFIG_TRIG                 0x0  i2c_config_trig
0x9000 [RW    00]                    HK_CTRL_I2C_CLKFREQ_SEL                 0x0  i2c_clkfreq_sel
0x9010 [R     07]                     HK_CTRL_FMC_SI5345_LOL                 0x0  Loss of lock pin, only connected on FLX711
0x9010 [RW 06:05]                   HK_CTRL_FMC_SI5345_INSEL                 0x0  Selects the input clock source
                                                                                    0 : FPGA (FMC LA01)
                                                                                    1 : FMC OSC (40.079 MHz)
                                                                                    2 : FPGA (FMC LA18)
0x9010 [RW 04:03]                       HK_CTRL_FMC_SI5345_A                 0x0  Si5345 I2C address select 2 LSB (0x0:default, dev id 0x68)
0x9010 [RW    02]                      HK_CTRL_FMC_SI5345_OE                 0x1  Si5345 active low output enable  (0:enable)
0x9010 [RW    01]                    HK_CTRL_FMC_SI5345_RSTN                 0x0  Si5345 active low output enable  (0:reset)
0x9010 [RW    00]                     HK_CTRL_FMC_SI5345_SEL                 0x1  Si5345 programming mode
                                                                                    1 : I2C mode (default)
                                                                                    0 : SPI mode
0x9020 [RW    01]                      HK_MON_FMC_SI5345_LOL                 0x0  Si5345 Loss Of Lock pin
0x9020 [RW    00]                     HK_MON_FMC_SI5345_INTR                 0x0  Si5345 Interrupt flagging chip change of status
0x9300 [RW    03]                         MMCM_MAIN_LCLK_SEL                 0x1  1: LCLK
                                                                                  0: TTC
0x9300 [R  02:01]                       MMCM_MAIN_MAIN_INPUT                 0x2  Main MMCM Oscillator Input
                                                                                  2: LCLK fixed
                                                                                  1: TTC fixed
                                                                                  0: selectable
0x9300 [R     00]                         MMCM_MAIN_PLL_LOCK                 0x1  Main MMCM PLL Lock Status
0x9310 [R     00]                                 LMK_LOCKED                 0x0  LMK Chip on BNL-711 locked
0x9320 [R  11:00]                             FPGA_CORE_TEMP               0xa10  XADC temperature monitor for the FPGA CORE
                                                                                  for FLX709, FLX710
                                                                                  temp (C)= ((FPGA_CORE_TEMP* 503.975)/4096)-273.15
                                                                                  for FLX711
                                                                                  temp (C)= ((FPGA_CORE_TEMP* 502.9098)/4096)-273.8195
0x9330 [R  11:00]                           FPGA_CORE_VCCINT               0x55f  XADC voltage measurement VCCINT = (FPGA_CORE_VCCINT *3.0)/4096
0x9340 [R  11:00]                           FPGA_CORE_VCCAUX               0x9b3  XADC voltage measurement VCCAUX = (FPGA_CORE_VCCAUX *3.0)/4096
0x9350 [R  11:00]                          FPGA_CORE_VCCBRAM               0x561  XADC voltage measurement VCCBRAM = (FPGA_CORE_VCCBRAM *3.0)/4096
0x9360 [R  63:00]                                   FPGA_DNA  0x0008248c73590854  Unique identifier of the FPGA
0x9400 [TRIGGER ]                            SPI_WR_SPI_WREN                 0x0  Any write to this register triggers an SPI Write
0x9400 [R     32]                            SPI_WR_SPI_FULL                 0x0  SPI FIFO Full
0x9400 [RW 31:00]                             SPI_WR_SPI_DIN          0x00000000  SPI WRITE Data
0x9410 [TRIGGER ]                            SPI_RD_SPI_RDEN                 0x0  Any write to this register pops the last SPI data from the FIFO
0x9410 [R     32]                           SPI_RD_SPI_EMPTY                 0x0  SPI FIFO Empty
0x9410 [R  31:00]                            SPI_RD_SPI_DOUT          0x00000000  SPI READ Data
0x9420 [TRIGGER ]                            I2C_WR_I2C_WREN                 0x0  Any write to this register triggers an I2C read or write sequence
0x9420 [R     25]                            I2C_WR_I2C_FULL                 0x0  I2C FIFO full
0x9420 [RW    24]                        I2C_WR_WRITE_2BYTES                 0x1  Write two bytes
0x9420 [RW 23:16]                          I2C_WR_DATA_BYTE2                0x00  Data byte 2
0x9420 [RW 15:08]                          I2C_WR_DATA_BYTE1                0x04  Data byte 1
0x9420 [RW 07:01]                       I2C_WR_SLAVE_ADDRESS                0x40  Slave address
0x9420 [RW    00]                      I2C_WR_READ_NOT_WRITE                 0x1  READ/<o>WRITE</o>
0x9430 [TRIGGER ]                            I2C_RD_I2C_RDEN                 0x0  Any write to this register pops the last I2C data from the FIFO
0x9430 [R     08]                           I2C_RD_I2C_EMPTY                 0x1  I2C FIFO Empty
0x9430 [R  07:00]                            I2C_RD_I2C_DOUT                0x00  I2C READ Data
0x9500 [RW 06:00]                             DEBUG_PORT_GBT                0x00  Debug GBT data bit N (119..0) on SMA HTGx#3
0x9510 [RW 03:00]                             DEBUG_PORT_CLK                 0x0  Debug clock and L1A port on SMA HTGx#4
0x9800 [TRIGGER ]                                 INT_TEST_4                 0x0  Fire a test MSIx interrupt #4
0x9810 [RW    57]                 CONFIG_FLASH_WR_FAST_WRITE                 0x0  Write command only. Only used for fast programming.
0x9810 [RW    56]                  CONFIG_FLASH_WR_FAST_READ                 0x0  Status reading without command writing. Only used for fast programming.
0x9810 [RW    55]                   CONFIG_FLASH_WR_PAR_CTRL                 0x0  Choose use FW or uC to select the Flash partition. 1 FW | 0 uC.
0x9810 [RW 54:53]                     CONFIG_FLASH_WR_PAR_WR                 0x0  Choose Flash partition. Valid when PAR_CTRL is 1.
0x9810 [RW    52]                  CONFIG_FLASH_WR_FLASH_SEL                 0x0  1 takes control over flash, 0 gives JTAG control over flash
0x9810 [RW    51]                    CONFIG_FLASH_WR_DO_INIT                 0x0  Untested feature, don't use it yet.
0x9810 [RW    50]              CONFIG_FLASH_WR_DO_READSTATUS                 0x0  Reads status from flash
0x9810 [RW    49]             CONFIG_FLASH_WR_DO_CLEARSTATUS                 0x0  Clears status reading from flash, back to normal flash operation
0x9810 [RW    48]              CONFIG_FLASH_WR_DO_ERASEBLOCK                 0x0  Erased the current block of the flash, this register has to be 
                                                                                  cleared by software
0x9810 [RW    47]            CONFIG_FLASH_WR_DO_UNLOCK_BLOCK                 0x0  Unlock writes to the current block, this register has to be cleared 
                                                                                  by software
0x9810 [RW    46]                    CONFIG_FLASH_WR_DO_READ                 0x0  Reads the 16 bits from current address, this register has to 
                                                                                  be cleared by software
0x9810 [RW    45]                   CONFIG_FLASH_WR_DO_WRITE                 0x0  Writes the 16 bits to current address, this register has to be 
                                                                                  cleared by software
0x9810 [RW    44]            CONFIG_FLASH_WR_DO_READDEVICEID                 0x0  DIN should return 0x0089, this register has to be cleared by 
                                                                                  software
0x9810 [RW    43]                   CONFIG_FLASH_WR_DO_RESET                 0x0  Can be used in the future, currently disconnected in firmware
0x9810 [RW 42:16]                    CONFIG_FLASH_WR_ADDRESS           0x0000000  Address for read and write operations (25 bits, upper 2 bits 
                                                                                  are controlled by uC)
0x9810 [RW 15:00]                 CONFIG_FLASH_WR_WRITE_DATA              0x0000  Value of data to write towards flash
0x9820 [R  19:18]                     CONFIG_FLASH_RD_PAR_RD                 0x0  Show which Flash partition is selected.
0x9820 [R     17]             CONFIG_FLASH_RD_FLASH_REQ_DONE                 0x0  Request done
0x9820 [R     16]                 CONFIG_FLASH_RD_FLASH_BUSY                 0x0  Flash operation busy
0x9820 [R  15:00]                  CONFIG_FLASH_RD_READ_DATA              0x0000  Value of data read from flash
0x9830 [R  15:08]                          SI5324_STATUS_LOL                0x00  Loss of Lock Si5324
0x9830 [R  08:00]                          SI5324_STATUS_LOS               0x000  Loss of Signal Si5324
0xa000 [RW 63:32]             GEN_FM_CONTROL1_TIMESTAMP_INIT          0x00000000  Init value for the timestamp
0xa000 [RW 31:16]              GEN_FM_CONTROL1_PACKAGE_COUNT              0x0000  Number of packets to be sent out, 0xFFFF means infinite
0xa000 [RW 15:00]             GEN_FM_CONTROL1_PACKAGE_LENGTH              0x0000  number of 32 bit words in one FM packet
0xa010 [RW    16]                 GEN_FM_CONTROL2_EMU_ENABLE                 0x0  Set to 1 to enable Full mode data emulator RAM
0xa010 [RW 15:00]             GEN_FM_CONTROL2_TIMESTAMP_INCR              0x0000  Timestamp increment for each sent package
0xa020 [RW 63:48]          FELIG_DATA_GEN_CONFIG_00_USERDATA              0x0000  Sets static payload word. When PATTERN_SEL=1.
0xa020 [RW 47:32]      FELIG_DATA_GEN_CONFIG_00_CHUNK_LENGTH              0x0000  FELIG data generator chunk-length in bytes.
0xa020 [RW 19:15]             FELIG_DATA_GEN_CONFIG_00_RESET                0x00  FELIG data generator reset. One bit per group, 0:normal operation, 
                                                                                  1:egroup emulation held in reset.
0xa020 [RW 14:10]           FELIG_DATA_GEN_CONFIG_00_SW_BUSY                0x00  FELIG elink bus state. One bit per group, 0:normal operation, 
                                                                                  1:elink enter busy state.
0xa020 [RW 09:05]       FELIG_DATA_GEN_CONFIG_00_DATA_FORMAT                0x00  FELIG data generator format. 0:8b10b, 1:direct.
0xa020 [RW 04:00]       FELIG_DATA_GEN_CONFIG_00_PATTERN_SEL                0x00  FELIG data payload type. One bit per group, 0:byte counter, 1:USERDATA
0xa030 [RW 63:48]          FELIG_DATA_GEN_CONFIG_01_USERDATA              0x0000  Sets static payload word. When PATTERN_SEL=1.
0xa030 [RW 47:32]      FELIG_DATA_GEN_CONFIG_01_CHUNK_LENGTH              0x0000  FELIG data generator chunk-length in bytes.
0xa030 [RW 19:15]             FELIG_DATA_GEN_CONFIG_01_RESET                0x00  FELIG data generator reset. One bit per group, 0:normal operation, 
                                                                                  1:egroup emulation held in reset.
0xa030 [RW 14:10]           FELIG_DATA_GEN_CONFIG_01_SW_BUSY                0x00  FELIG elink bus state. One bit per group, 0:normal operation, 
                                                                                  1:elink enter busy state.
0xa030 [RW 09:05]       FELIG_DATA_GEN_CONFIG_01_DATA_FORMAT                0x00  FELIG data generator format. 0:8b10b, 1:direct.
0xa030 [RW 04:00]       FELIG_DATA_GEN_CONFIG_01_PATTERN_SEL                0x00  FELIG data payload type. One bit per group, 0:byte counter, 1:USERDATA
0xa040 [RW 63:48]          FELIG_DATA_GEN_CONFIG_02_USERDATA              0x0000  Sets static payload word. When PATTERN_SEL=1.
0xa040 [RW 47:32]      FELIG_DATA_GEN_CONFIG_02_CHUNK_LENGTH              0x0000  FELIG data generator chunk-length in bytes.
0xa040 [RW 19:15]             FELIG_DATA_GEN_CONFIG_02_RESET                0x00  FELIG data generator reset. One bit per group, 0:normal operation, 
                                                                                  1:egroup emulation held in reset.
0xa040 [RW 14:10]           FELIG_DATA_GEN_CONFIG_02_SW_BUSY                0x00  FELIG elink bus state. One bit per group, 0:normal operation, 
                                                                                  1:elink enter busy state.
0xa040 [RW 09:05]       FELIG_DATA_GEN_CONFIG_02_DATA_FORMAT                0x00  FELIG data generator format. 0:8b10b, 1:direct.
0xa040 [RW 04:00]       FELIG_DATA_GEN_CONFIG_02_PATTERN_SEL                0x00  FELIG data payload type. One bit per group, 0:byte counter, 1:USERDATA
0xa050 [RW 63:48]          FELIG_DATA_GEN_CONFIG_03_USERDATA              0x0000  Sets static payload word. When PATTERN_SEL=1.
0xa050 [RW 47:32]      FELIG_DATA_GEN_CONFIG_03_CHUNK_LENGTH              0x0000  FELIG data generator chunk-length in bytes.
0xa050 [RW 19:15]             FELIG_DATA_GEN_CONFIG_03_RESET                0x00  FELIG data generator reset. One bit per group, 0:normal operation, 
                                                                                  1:egroup emulation held in reset.
0xa050 [RW 14:10]           FELIG_DATA_GEN_CONFIG_03_SW_BUSY                0x00  FELIG elink bus state. One bit per group, 0:normal operation, 
                                                                                  1:elink enter busy state.
0xa050 [RW 09:05]       FELIG_DATA_GEN_CONFIG_03_DATA_FORMAT                0x00  FELIG data generator format. 0:8b10b, 1:direct.
0xa050 [RW 04:00]       FELIG_DATA_GEN_CONFIG_03_PATTERN_SEL                0x00  FELIG data payload type. One bit per group, 0:byte counter, 1:USERDATA
0xa060 [RW 63:48]          FELIG_DATA_GEN_CONFIG_04_USERDATA              0x0000  Sets static payload word. When PATTERN_SEL=1.
0xa060 [RW 47:32]      FELIG_DATA_GEN_CONFIG_04_CHUNK_LENGTH              0x0000  FELIG data generator chunk-length in bytes.
0xa060 [RW 19:15]             FELIG_DATA_GEN_CONFIG_04_RESET                0x00  FELIG data generator reset. One bit per group, 0:normal operation, 
                                                                                  1:egroup emulation held in reset.
0xa060 [RW 14:10]           FELIG_DATA_GEN_CONFIG_04_SW_BUSY                0x00  FELIG elink bus state. One bit per group, 0:normal operation, 
                                                                                  1:elink enter busy state.
0xa060 [RW 09:05]       FELIG_DATA_GEN_CONFIG_04_DATA_FORMAT                0x00  FELIG data generator format. 0:8b10b, 1:direct.
0xa060 [RW 04:00]       FELIG_DATA_GEN_CONFIG_04_PATTERN_SEL                0x00  FELIG data payload type. One bit per group, 0:byte counter, 1:USERDATA
0xa070 [RW 63:48]          FELIG_DATA_GEN_CONFIG_05_USERDATA              0x0000  Sets static payload word. When PATTERN_SEL=1.
0xa070 [RW 47:32]      FELIG_DATA_GEN_CONFIG_05_CHUNK_LENGTH              0x0000  FELIG data generator chunk-length in bytes.
0xa070 [RW 19:15]             FELIG_DATA_GEN_CONFIG_05_RESET                0x00  FELIG data generator reset. One bit per group, 0:normal operation, 
                                                                                  1:egroup emulation held in reset.
0xa070 [RW 14:10]           FELIG_DATA_GEN_CONFIG_05_SW_BUSY                0x00  FELIG elink bus state. One bit per group, 0:normal operation, 
                                                                                  1:elink enter busy state.
0xa070 [RW 09:05]       FELIG_DATA_GEN_CONFIG_05_DATA_FORMAT                0x00  FELIG data generator format. 0:8b10b, 1:direct.
0xa070 [RW 04:00]       FELIG_DATA_GEN_CONFIG_05_PATTERN_SEL                0x00  FELIG data payload type. One bit per group, 0:byte counter, 1:USERDATA
0xa080 [RW 63:48]          FELIG_DATA_GEN_CONFIG_06_USERDATA              0x0000  Sets static payload word. When PATTERN_SEL=1.
0xa080 [RW 47:32]      FELIG_DATA_GEN_CONFIG_06_CHUNK_LENGTH              0x0000  FELIG data generator chunk-length in bytes.
0xa080 [RW 19:15]             FELIG_DATA_GEN_CONFIG_06_RESET                0x00  FELIG data generator reset. One bit per group, 0:normal operation, 
                                                                                  1:egroup emulation held in reset.
0xa080 [RW 14:10]           FELIG_DATA_GEN_CONFIG_06_SW_BUSY                0x00  FELIG elink bus state. One bit per group, 0:normal operation, 
                                                                                  1:elink enter busy state.
0xa080 [RW 09:05]       FELIG_DATA_GEN_CONFIG_06_DATA_FORMAT                0x00  FELIG data generator format. 0:8b10b, 1:direct.
0xa080 [RW 04:00]       FELIG_DATA_GEN_CONFIG_06_PATTERN_SEL                0x00  FELIG data payload type. One bit per group, 0:byte counter, 1:USERDATA
0xa090 [RW 63:48]          FELIG_DATA_GEN_CONFIG_07_USERDATA              0x0000  Sets static payload word. When PATTERN_SEL=1.
0xa090 [RW 47:32]      FELIG_DATA_GEN_CONFIG_07_CHUNK_LENGTH              0x0000  FELIG data generator chunk-length in bytes.
0xa090 [RW 19:15]             FELIG_DATA_GEN_CONFIG_07_RESET                0x00  FELIG data generator reset. One bit per group, 0:normal operation, 
                                                                                  1:egroup emulation held in reset.
0xa090 [RW 14:10]           FELIG_DATA_GEN_CONFIG_07_SW_BUSY                0x00  FELIG elink bus state. One bit per group, 0:normal operation, 
                                                                                  1:elink enter busy state.
0xa090 [RW 09:05]       FELIG_DATA_GEN_CONFIG_07_DATA_FORMAT                0x00  FELIG data generator format. 0:8b10b, 1:direct.
0xa090 [RW 04:00]       FELIG_DATA_GEN_CONFIG_07_PATTERN_SEL                0x00  FELIG data payload type. One bit per group, 0:byte counter, 1:USERDATA
0xa0a0 [RW 63:48]          FELIG_DATA_GEN_CONFIG_08_USERDATA              0x0000  Sets static payload word. When PATTERN_SEL=1.
0xa0a0 [RW 47:32]      FELIG_DATA_GEN_CONFIG_08_CHUNK_LENGTH              0x0000  FELIG data generator chunk-length in bytes.
0xa0a0 [RW 19:15]             FELIG_DATA_GEN_CONFIG_08_RESET                0x00  FELIG data generator reset. One bit per group, 0:normal operation, 
                                                                                  1:egroup emulation held in reset.
0xa0a0 [RW 14:10]           FELIG_DATA_GEN_CONFIG_08_SW_BUSY                0x00  FELIG elink bus state. One bit per group, 0:normal operation, 
                                                                                  1:elink enter busy state.
0xa0a0 [RW 09:05]       FELIG_DATA_GEN_CONFIG_08_DATA_FORMAT                0x00  FELIG data generator format. 0:8b10b, 1:direct.
0xa0a0 [RW 04:00]       FELIG_DATA_GEN_CONFIG_08_PATTERN_SEL                0x00  FELIG data payload type. One bit per group, 0:byte counter, 1:USERDATA
0xa0b0 [RW 63:48]          FELIG_DATA_GEN_CONFIG_09_USERDATA              0x0000  Sets static payload word. When PATTERN_SEL=1.
0xa0b0 [RW 47:32]      FELIG_DATA_GEN_CONFIG_09_CHUNK_LENGTH              0x0000  FELIG data generator chunk-length in bytes.
0xa0b0 [RW 19:15]             FELIG_DATA_GEN_CONFIG_09_RESET                0x00  FELIG data generator reset. One bit per group, 0:normal operation, 
                                                                                  1:egroup emulation held in reset.
0xa0b0 [RW 14:10]           FELIG_DATA_GEN_CONFIG_09_SW_BUSY                0x00  FELIG elink bus state. One bit per group, 0:normal operation, 
                                                                                  1:elink enter busy state.
0xa0b0 [RW 09:05]       FELIG_DATA_GEN_CONFIG_09_DATA_FORMAT                0x00  FELIG data generator format. 0:8b10b, 1:direct.
0xa0b0 [RW 04:00]       FELIG_DATA_GEN_CONFIG_09_PATTERN_SEL                0x00  FELIG data payload type. One bit per group, 0:byte counter, 1:USERDATA
0xa0c0 [RW 63:48]          FELIG_DATA_GEN_CONFIG_10_USERDATA              0x0000  Sets static payload word. When PATTERN_SEL=1.
0xa0c0 [RW 47:32]      FELIG_DATA_GEN_CONFIG_10_CHUNK_LENGTH              0x0000  FELIG data generator chunk-length in bytes.
0xa0c0 [RW 19:15]             FELIG_DATA_GEN_CONFIG_10_RESET                0x00  FELIG data generator reset. One bit per group, 0:normal operation, 
                                                                                  1:egroup emulation held in reset.
0xa0c0 [RW 14:10]           FELIG_DATA_GEN_CONFIG_10_SW_BUSY                0x00  FELIG elink bus state. One bit per group, 0:normal operation, 
                                                                                  1:elink enter busy state.
0xa0c0 [RW 09:05]       FELIG_DATA_GEN_CONFIG_10_DATA_FORMAT                0x00  FELIG data generator format. 0:8b10b, 1:direct.
0xa0c0 [RW 04:00]       FELIG_DATA_GEN_CONFIG_10_PATTERN_SEL                0x00  FELIG data payload type. One bit per group, 0:byte counter, 1:USERDATA
0xa0d0 [RW 63:48]          FELIG_DATA_GEN_CONFIG_11_USERDATA              0x0000  Sets static payload word. When PATTERN_SEL=1.
0xa0d0 [RW 47:32]      FELIG_DATA_GEN_CONFIG_11_CHUNK_LENGTH              0x0000  FELIG data generator chunk-length in bytes.
0xa0d0 [RW 19:15]             FELIG_DATA_GEN_CONFIG_11_RESET                0x00  FELIG data generator reset. One bit per group, 0:normal operation, 
                                                                                  1:egroup emulation held in reset.
0xa0d0 [RW 14:10]           FELIG_DATA_GEN_CONFIG_11_SW_BUSY                0x00  FELIG elink bus state. One bit per group, 0:normal operation, 
                                                                                  1:elink enter busy state.
0xa0d0 [RW 09:05]       FELIG_DATA_GEN_CONFIG_11_DATA_FORMAT                0x00  FELIG data generator format. 0:8b10b, 1:direct.
0xa0d0 [RW 04:00]       FELIG_DATA_GEN_CONFIG_11_PATTERN_SEL                0x00  FELIG data payload type. One bit per group, 0:byte counter, 1:USERDATA
0xa0e0 [RW 63:48]          FELIG_DATA_GEN_CONFIG_12_USERDATA              0x0000  Sets static payload word. When PATTERN_SEL=1.
0xa0e0 [RW 47:32]      FELIG_DATA_GEN_CONFIG_12_CHUNK_LENGTH              0x0000  FELIG data generator chunk-length in bytes.
0xa0e0 [RW 19:15]             FELIG_DATA_GEN_CONFIG_12_RESET                0x00  FELIG data generator reset. One bit per group, 0:normal operation, 
                                                                                  1:egroup emulation held in reset.
0xa0e0 [RW 14:10]           FELIG_DATA_GEN_CONFIG_12_SW_BUSY                0x00  FELIG elink bus state. One bit per group, 0:normal operation, 
                                                                                  1:elink enter busy state.
0xa0e0 [RW 09:05]       FELIG_DATA_GEN_CONFIG_12_DATA_FORMAT                0x00  FELIG data generator format. 0:8b10b, 1:direct.
0xa0e0 [RW 04:00]       FELIG_DATA_GEN_CONFIG_12_PATTERN_SEL                0x00  FELIG data payload type. One bit per group, 0:byte counter, 1:USERDATA
0xa0f0 [RW 63:48]          FELIG_DATA_GEN_CONFIG_13_USERDATA              0x0000  Sets static payload word. When PATTERN_SEL=1.
0xa0f0 [RW 47:32]      FELIG_DATA_GEN_CONFIG_13_CHUNK_LENGTH              0x0000  FELIG data generator chunk-length in bytes.
0xa0f0 [RW 19:15]             FELIG_DATA_GEN_CONFIG_13_RESET                0x00  FELIG data generator reset. One bit per group, 0:normal operation, 
                                                                                  1:egroup emulation held in reset.
0xa0f0 [RW 14:10]           FELIG_DATA_GEN_CONFIG_13_SW_BUSY                0x00  FELIG elink bus state. One bit per group, 0:normal operation, 
                                                                                  1:elink enter busy state.
0xa0f0 [RW 09:05]       FELIG_DATA_GEN_CONFIG_13_DATA_FORMAT                0x00  FELIG data generator format. 0:8b10b, 1:direct.
0xa0f0 [RW 04:00]       FELIG_DATA_GEN_CONFIG_13_PATTERN_SEL                0x00  FELIG data payload type. One bit per group, 0:byte counter, 1:USERDATA
0xa100 [RW 63:48]          FELIG_DATA_GEN_CONFIG_14_USERDATA              0x0000  Sets static payload word. When PATTERN_SEL=1.
0xa100 [RW 47:32]      FELIG_DATA_GEN_CONFIG_14_CHUNK_LENGTH              0x0000  FELIG data generator chunk-length in bytes.
0xa100 [RW 19:15]             FELIG_DATA_GEN_CONFIG_14_RESET                0x00  FELIG data generator reset. One bit per group, 0:normal operation, 
                                                                                  1:egroup emulation held in reset.
0xa100 [RW 14:10]           FELIG_DATA_GEN_CONFIG_14_SW_BUSY                0x00  FELIG elink bus state. One bit per group, 0:normal operation, 
                                                                                  1:elink enter busy state.
0xa100 [RW 09:05]       FELIG_DATA_GEN_CONFIG_14_DATA_FORMAT                0x00  FELIG data generator format. 0:8b10b, 1:direct.
0xa100 [RW 04:00]       FELIG_DATA_GEN_CONFIG_14_PATTERN_SEL                0x00  FELIG data payload type. One bit per group, 0:byte counter, 1:USERDATA
0xa110 [RW 63:48]          FELIG_DATA_GEN_CONFIG_15_USERDATA              0x0000  Sets static payload word. When PATTERN_SEL=1.
0xa110 [RW 47:32]      FELIG_DATA_GEN_CONFIG_15_CHUNK_LENGTH              0x0000  FELIG data generator chunk-length in bytes.
0xa110 [RW 19:15]             FELIG_DATA_GEN_CONFIG_15_RESET                0x00  FELIG data generator reset. One bit per group, 0:normal operation, 
                                                                                  1:egroup emulation held in reset.
0xa110 [RW 14:10]           FELIG_DATA_GEN_CONFIG_15_SW_BUSY                0x00  FELIG elink bus state. One bit per group, 0:normal operation, 
                                                                                  1:elink enter busy state.
0xa110 [RW 09:05]       FELIG_DATA_GEN_CONFIG_15_DATA_FORMAT                0x00  FELIG data generator format. 0:8b10b, 1:direct.
0xa110 [RW 04:00]       FELIG_DATA_GEN_CONFIG_15_PATTERN_SEL                0x00  FELIG data payload type. One bit per group, 0:byte counter, 1:USERDATA
0xa120 [RW 63:48]          FELIG_DATA_GEN_CONFIG_16_USERDATA              0x0000  Sets static payload word. When PATTERN_SEL=1.
0xa120 [RW 47:32]      FELIG_DATA_GEN_CONFIG_16_CHUNK_LENGTH              0x0000  FELIG data generator chunk-length in bytes.
0xa120 [RW 19:15]             FELIG_DATA_GEN_CONFIG_16_RESET                0x00  FELIG data generator reset. One bit per group, 0:normal operation, 
                                                                                  1:egroup emulation held in reset.
0xa120 [RW 14:10]           FELIG_DATA_GEN_CONFIG_16_SW_BUSY                0x00  FELIG elink bus state. One bit per group, 0:normal operation, 
                                                                                  1:elink enter busy state.
0xa120 [RW 09:05]       FELIG_DATA_GEN_CONFIG_16_DATA_FORMAT                0x00  FELIG data generator format. 0:8b10b, 1:direct.
0xa120 [RW 04:00]       FELIG_DATA_GEN_CONFIG_16_PATTERN_SEL                0x00  FELIG data payload type. One bit per group, 0:byte counter, 1:USERDATA
0xa130 [RW 63:48]          FELIG_DATA_GEN_CONFIG_17_USERDATA              0x0000  Sets static payload word. When PATTERN_SEL=1.
0xa130 [RW 47:32]      FELIG_DATA_GEN_CONFIG_17_CHUNK_LENGTH              0x0000  FELIG data generator chunk-length in bytes.
0xa130 [RW 19:15]             FELIG_DATA_GEN_CONFIG_17_RESET                0x00  FELIG data generator reset. One bit per group, 0:normal operation, 
                                                                                  1:egroup emulation held in reset.
0xa130 [RW 14:10]           FELIG_DATA_GEN_CONFIG_17_SW_BUSY                0x00  FELIG elink bus state. One bit per group, 0:normal operation, 
                                                                                  1:elink enter busy state.
0xa130 [RW 09:05]       FELIG_DATA_GEN_CONFIG_17_DATA_FORMAT                0x00  FELIG data generator format. 0:8b10b, 1:direct.
0xa130 [RW 04:00]       FELIG_DATA_GEN_CONFIG_17_PATTERN_SEL                0x00  FELIG data payload type. One bit per group, 0:byte counter, 1:USERDATA
0xa140 [RW 63:48]          FELIG_DATA_GEN_CONFIG_18_USERDATA              0x0000  Sets static payload word. When PATTERN_SEL=1.
0xa140 [RW 47:32]      FELIG_DATA_GEN_CONFIG_18_CHUNK_LENGTH              0x0000  FELIG data generator chunk-length in bytes.
0xa140 [RW 19:15]             FELIG_DATA_GEN_CONFIG_18_RESET                0x00  FELIG data generator reset. One bit per group, 0:normal operation, 
                                                                                  1:egroup emulation held in reset.
0xa140 [RW 14:10]           FELIG_DATA_GEN_CONFIG_18_SW_BUSY                0x00  FELIG elink bus state. One bit per group, 0:normal operation, 
                                                                                  1:elink enter busy state.
0xa140 [RW 09:05]       FELIG_DATA_GEN_CONFIG_18_DATA_FORMAT                0x00  FELIG data generator format. 0:8b10b, 1:direct.
0xa140 [RW 04:00]       FELIG_DATA_GEN_CONFIG_18_PATTERN_SEL                0x00  FELIG data payload type. One bit per group, 0:byte counter, 1:USERDATA
0xa150 [RW 63:48]          FELIG_DATA_GEN_CONFIG_19_USERDATA              0x0000  Sets static payload word. When PATTERN_SEL=1.
0xa150 [RW 47:32]      FELIG_DATA_GEN_CONFIG_19_CHUNK_LENGTH              0x0000  FELIG data generator chunk-length in bytes.
0xa150 [RW 19:15]             FELIG_DATA_GEN_CONFIG_19_RESET                0x00  FELIG data generator reset. One bit per group, 0:normal operation, 
                                                                                  1:egroup emulation held in reset.
0xa150 [RW 14:10]           FELIG_DATA_GEN_CONFIG_19_SW_BUSY                0x00  FELIG elink bus state. One bit per group, 0:normal operation, 
                                                                                  1:elink enter busy state.
0xa150 [RW 09:05]       FELIG_DATA_GEN_CONFIG_19_DATA_FORMAT                0x00  FELIG data generator format. 0:8b10b, 1:direct.
0xa150 [RW 04:00]       FELIG_DATA_GEN_CONFIG_19_PATTERN_SEL                0x00  FELIG data payload type. One bit per group, 0:byte counter, 1:USERDATA
0xa160 [RW 63:48]          FELIG_DATA_GEN_CONFIG_20_USERDATA              0x0000  Sets static payload word. When PATTERN_SEL=1.
0xa160 [RW 47:32]      FELIG_DATA_GEN_CONFIG_20_CHUNK_LENGTH              0x0000  FELIG data generator chunk-length in bytes.
0xa160 [RW 19:15]             FELIG_DATA_GEN_CONFIG_20_RESET                0x00  FELIG data generator reset. One bit per group, 0:normal operation, 
                                                                                  1:egroup emulation held in reset.
0xa160 [RW 14:10]           FELIG_DATA_GEN_CONFIG_20_SW_BUSY                0x00  FELIG elink bus state. One bit per group, 0:normal operation, 
                                                                                  1:elink enter busy state.
0xa160 [RW 09:05]       FELIG_DATA_GEN_CONFIG_20_DATA_FORMAT                0x00  FELIG data generator format. 0:8b10b, 1:direct.
0xa160 [RW 04:00]       FELIG_DATA_GEN_CONFIG_20_PATTERN_SEL                0x00  FELIG data payload type. One bit per group, 0:byte counter, 1:USERDATA
0xa170 [RW 63:48]          FELIG_DATA_GEN_CONFIG_21_USERDATA              0x0000  Sets static payload word. When PATTERN_SEL=1.
0xa170 [RW 47:32]      FELIG_DATA_GEN_CONFIG_21_CHUNK_LENGTH              0x0000  FELIG data generator chunk-length in bytes.
0xa170 [RW 19:15]             FELIG_DATA_GEN_CONFIG_21_RESET                0x00  FELIG data generator reset. One bit per group, 0:normal operation, 
                                                                                  1:egroup emulation held in reset.
0xa170 [RW 14:10]           FELIG_DATA_GEN_CONFIG_21_SW_BUSY                0x00  FELIG elink bus state. One bit per group, 0:normal operation, 
                                                                                  1:elink enter busy state.
0xa170 [RW 09:05]       FELIG_DATA_GEN_CONFIG_21_DATA_FORMAT                0x00  FELIG data generator format. 0:8b10b, 1:direct.
0xa170 [RW 04:00]       FELIG_DATA_GEN_CONFIG_21_PATTERN_SEL                0x00  FELIG data payload type. One bit per group, 0:byte counter, 1:USERDATA
0xa180 [RW 63:48]          FELIG_DATA_GEN_CONFIG_22_USERDATA              0x0000  Sets static payload word. When PATTERN_SEL=1.
0xa180 [RW 47:32]      FELIG_DATA_GEN_CONFIG_22_CHUNK_LENGTH              0x0000  FELIG data generator chunk-length in bytes.
0xa180 [RW 19:15]             FELIG_DATA_GEN_CONFIG_22_RESET                0x00  FELIG data generator reset. One bit per group, 0:normal operation, 
                                                                                  1:egroup emulation held in reset.
0xa180 [RW 14:10]           FELIG_DATA_GEN_CONFIG_22_SW_BUSY                0x00  FELIG elink bus state. One bit per group, 0:normal operation, 
                                                                                  1:elink enter busy state.
0xa180 [RW 09:05]       FELIG_DATA_GEN_CONFIG_22_DATA_FORMAT                0x00  FELIG data generator format. 0:8b10b, 1:direct.
0xa180 [RW 04:00]       FELIG_DATA_GEN_CONFIG_22_PATTERN_SEL                0x00  FELIG data payload type. One bit per group, 0:byte counter, 1:USERDATA
0xa190 [RW 63:48]          FELIG_DATA_GEN_CONFIG_23_USERDATA              0x0000  Sets static payload word. When PATTERN_SEL=1.
0xa190 [RW 47:32]      FELIG_DATA_GEN_CONFIG_23_CHUNK_LENGTH              0x0000  FELIG data generator chunk-length in bytes.
0xa190 [RW 19:15]             FELIG_DATA_GEN_CONFIG_23_RESET                0x00  FELIG data generator reset. One bit per group, 0:normal operation, 
                                                                                  1:egroup emulation held in reset.
0xa190 [RW 14:10]           FELIG_DATA_GEN_CONFIG_23_SW_BUSY                0x00  FELIG elink bus state. One bit per group, 0:normal operation, 
                                                                                  1:elink enter busy state.
0xa190 [RW 09:05]       FELIG_DATA_GEN_CONFIG_23_DATA_FORMAT                0x00  FELIG data generator format. 0:8b10b, 1:direct.
0xa190 [RW 04:00]       FELIG_DATA_GEN_CONFIG_23_PATTERN_SEL                0x00  FELIG data payload type. One bit per group, 0:byte counter, 1:USERDATA
0xa1a0 [RW 39:35]           FELIG_ELINK_CONFIG_00_ENDIAN_MOD                0x00  FELIG elink data input endian control. One bit per egroup. 0:little-endian 
                                                                                  (8b10b), 1:big-endian.
0xa1a0 [RW 34:30]          FELIG_ELINK_CONFIG_00_INPUT_WIDTH                0x00  FELIG elink data input width. One bit per egroup. 0:8-bit (direct), 
                                                                                  1:10-bit (8b10b).
0xa1a0 [RW 09:00]         FELIG_ELINK_CONFIG_00_OUTPUT_WIDTH               0x000  FELIG elink data output width.
0xa1b0 [RW 39:35]           FELIG_ELINK_CONFIG_01_ENDIAN_MOD                0x00  FELIG elink data input endian control. One bit per egroup. 0:little-endian 
                                                                                  (8b10b), 1:big-endian.
0xa1b0 [RW 34:30]          FELIG_ELINK_CONFIG_01_INPUT_WIDTH                0x00  FELIG elink data input width. One bit per egroup. 0:8-bit (direct), 
                                                                                  1:10-bit (8b10b).
0xa1b0 [RW 09:00]         FELIG_ELINK_CONFIG_01_OUTPUT_WIDTH               0x000  FELIG elink data output width.
0xa1c0 [RW 39:35]           FELIG_ELINK_CONFIG_02_ENDIAN_MOD                0x00  FELIG elink data input endian control. One bit per egroup. 0:little-endian 
                                                                                  (8b10b), 1:big-endian.
0xa1c0 [RW 34:30]          FELIG_ELINK_CONFIG_02_INPUT_WIDTH                0x00  FELIG elink data input width. One bit per egroup. 0:8-bit (direct), 
                                                                                  1:10-bit (8b10b).
0xa1c0 [RW 09:00]         FELIG_ELINK_CONFIG_02_OUTPUT_WIDTH               0x000  FELIG elink data output width.
0xa1d0 [RW 39:35]           FELIG_ELINK_CONFIG_03_ENDIAN_MOD                0x00  FELIG elink data input endian control. One bit per egroup. 0:little-endian 
                                                                                  (8b10b), 1:big-endian.
0xa1d0 [RW 34:30]          FELIG_ELINK_CONFIG_03_INPUT_WIDTH                0x00  FELIG elink data input width. One bit per egroup. 0:8-bit (direct), 
                                                                                  1:10-bit (8b10b).
0xa1d0 [RW 09:00]         FELIG_ELINK_CONFIG_03_OUTPUT_WIDTH               0x000  FELIG elink data output width.
0xa1e0 [RW 39:35]           FELIG_ELINK_CONFIG_04_ENDIAN_MOD                0x00  FELIG elink data input endian control. One bit per egroup. 0:little-endian 
                                                                                  (8b10b), 1:big-endian.
0xa1e0 [RW 34:30]          FELIG_ELINK_CONFIG_04_INPUT_WIDTH                0x00  FELIG elink data input width. One bit per egroup. 0:8-bit (direct), 
                                                                                  1:10-bit (8b10b).
0xa1e0 [RW 09:00]         FELIG_ELINK_CONFIG_04_OUTPUT_WIDTH               0x000  FELIG elink data output width.
0xa1f0 [RW 39:35]           FELIG_ELINK_CONFIG_05_ENDIAN_MOD                0x00  FELIG elink data input endian control. One bit per egroup. 0:little-endian 
                                                                                  (8b10b), 1:big-endian.
0xa1f0 [RW 34:30]          FELIG_ELINK_CONFIG_05_INPUT_WIDTH                0x00  FELIG elink data input width. One bit per egroup. 0:8-bit (direct), 
                                                                                  1:10-bit (8b10b).
0xa1f0 [RW 09:00]         FELIG_ELINK_CONFIG_05_OUTPUT_WIDTH               0x000  FELIG elink data output width.
0xa200 [RW 39:35]           FELIG_ELINK_CONFIG_06_ENDIAN_MOD                0x00  FELIG elink data input endian control. One bit per egroup. 0:little-endian 
                                                                                  (8b10b), 1:big-endian.
0xa200 [RW 34:30]          FELIG_ELINK_CONFIG_06_INPUT_WIDTH                0x00  FELIG elink data input width. One bit per egroup. 0:8-bit (direct), 
                                                                                  1:10-bit (8b10b).
0xa200 [RW 09:00]         FELIG_ELINK_CONFIG_06_OUTPUT_WIDTH               0x000  FELIG elink data output width.
0xa210 [RW 39:35]           FELIG_ELINK_CONFIG_07_ENDIAN_MOD                0x00  FELIG elink data input endian control. One bit per egroup. 0:little-endian 
                                                                                  (8b10b), 1:big-endian.
0xa210 [RW 34:30]          FELIG_ELINK_CONFIG_07_INPUT_WIDTH                0x00  FELIG elink data input width. One bit per egroup. 0:8-bit (direct), 
                                                                                  1:10-bit (8b10b).
0xa210 [RW 09:00]         FELIG_ELINK_CONFIG_07_OUTPUT_WIDTH               0x000  FELIG elink data output width.
0xa220 [RW 39:35]           FELIG_ELINK_CONFIG_08_ENDIAN_MOD                0x00  FELIG elink data input endian control. One bit per egroup. 0:little-endian 
                                                                                  (8b10b), 1:big-endian.
0xa220 [RW 34:30]          FELIG_ELINK_CONFIG_08_INPUT_WIDTH                0x00  FELIG elink data input width. One bit per egroup. 0:8-bit (direct), 
                                                                                  1:10-bit (8b10b).
0xa220 [RW 09:00]         FELIG_ELINK_CONFIG_08_OUTPUT_WIDTH               0x000  FELIG elink data output width.
0xa230 [RW 39:35]           FELIG_ELINK_CONFIG_09_ENDIAN_MOD                0x00  FELIG elink data input endian control. One bit per egroup. 0:little-endian 
                                                                                  (8b10b), 1:big-endian.
0xa230 [RW 34:30]          FELIG_ELINK_CONFIG_09_INPUT_WIDTH                0x00  FELIG elink data input width. One bit per egroup. 0:8-bit (direct), 
                                                                                  1:10-bit (8b10b).
0xa230 [RW 09:00]         FELIG_ELINK_CONFIG_09_OUTPUT_WIDTH               0x000  FELIG elink data output width.
0xa240 [RW 39:35]           FELIG_ELINK_CONFIG_10_ENDIAN_MOD                0x00  FELIG elink data input endian control. One bit per egroup. 0:little-endian 
                                                                                  (8b10b), 1:big-endian.
0xa240 [RW 34:30]          FELIG_ELINK_CONFIG_10_INPUT_WIDTH                0x00  FELIG elink data input width. One bit per egroup. 0:8-bit (direct), 
                                                                                  1:10-bit (8b10b).
0xa240 [RW 09:00]         FELIG_ELINK_CONFIG_10_OUTPUT_WIDTH               0x000  FELIG elink data output width.
0xa250 [RW 39:35]           FELIG_ELINK_CONFIG_11_ENDIAN_MOD                0x00  FELIG elink data input endian control. One bit per egroup. 0:little-endian 
                                                                                  (8b10b), 1:big-endian.
0xa250 [RW 34:30]          FELIG_ELINK_CONFIG_11_INPUT_WIDTH                0x00  FELIG elink data input width. One bit per egroup. 0:8-bit (direct), 
                                                                                  1:10-bit (8b10b).
0xa250 [RW 09:00]         FELIG_ELINK_CONFIG_11_OUTPUT_WIDTH               0x000  FELIG elink data output width.
0xa260 [RW 39:35]           FELIG_ELINK_CONFIG_12_ENDIAN_MOD                0x00  FELIG elink data input endian control. One bit per egroup. 0:little-endian 
                                                                                  (8b10b), 1:big-endian.
0xa260 [RW 34:30]          FELIG_ELINK_CONFIG_12_INPUT_WIDTH                0x00  FELIG elink data input width. One bit per egroup. 0:8-bit (direct), 
                                                                                  1:10-bit (8b10b).
0xa260 [RW 09:00]         FELIG_ELINK_CONFIG_12_OUTPUT_WIDTH               0x000  FELIG elink data output width.
0xa270 [RW 39:35]           FELIG_ELINK_CONFIG_13_ENDIAN_MOD                0x00  FELIG elink data input endian control. One bit per egroup. 0:little-endian 
                                                                                  (8b10b), 1:big-endian.
0xa270 [RW 34:30]          FELIG_ELINK_CONFIG_13_INPUT_WIDTH                0x00  FELIG elink data input width. One bit per egroup. 0:8-bit (direct), 
                                                                                  1:10-bit (8b10b).
0xa270 [RW 09:00]         FELIG_ELINK_CONFIG_13_OUTPUT_WIDTH               0x000  FELIG elink data output width.
0xa280 [RW 39:35]           FELIG_ELINK_CONFIG_14_ENDIAN_MOD                0x00  FELIG elink data input endian control. One bit per egroup. 0:little-endian 
                                                                                  (8b10b), 1:big-endian.
0xa280 [RW 34:30]          FELIG_ELINK_CONFIG_14_INPUT_WIDTH                0x00  FELIG elink data input width. One bit per egroup. 0:8-bit (direct), 
                                                                                  1:10-bit (8b10b).
0xa280 [RW 09:00]         FELIG_ELINK_CONFIG_14_OUTPUT_WIDTH               0x000  FELIG elink data output width.
0xa290 [RW 39:35]           FELIG_ELINK_CONFIG_15_ENDIAN_MOD                0x00  FELIG elink data input endian control. One bit per egroup. 0:little-endian 
                                                                                  (8b10b), 1:big-endian.
0xa290 [RW 34:30]          FELIG_ELINK_CONFIG_15_INPUT_WIDTH                0x00  FELIG elink data input width. One bit per egroup. 0:8-bit (direct), 
                                                                                  1:10-bit (8b10b).
0xa290 [RW 09:00]         FELIG_ELINK_CONFIG_15_OUTPUT_WIDTH               0x000  FELIG elink data output width.
0xa2a0 [RW 39:35]           FELIG_ELINK_CONFIG_16_ENDIAN_MOD                0x00  FELIG elink data input endian control. One bit per egroup. 0:little-endian 
                                                                                  (8b10b), 1:big-endian.
0xa2a0 [RW 34:30]          FELIG_ELINK_CONFIG_16_INPUT_WIDTH                0x00  FELIG elink data input width. One bit per egroup. 0:8-bit (direct), 
                                                                                  1:10-bit (8b10b).
0xa2a0 [RW 09:00]         FELIG_ELINK_CONFIG_16_OUTPUT_WIDTH               0x000  FELIG elink data output width.
0xa2b0 [RW 39:35]           FELIG_ELINK_CONFIG_17_ENDIAN_MOD                0x00  FELIG elink data input endian control. One bit per egroup. 0:little-endian 
                                                                                  (8b10b), 1:big-endian.
0xa2b0 [RW 34:30]          FELIG_ELINK_CONFIG_17_INPUT_WIDTH                0x00  FELIG elink data input width. One bit per egroup. 0:8-bit (direct), 
                                                                                  1:10-bit (8b10b).
0xa2b0 [RW 09:00]         FELIG_ELINK_CONFIG_17_OUTPUT_WIDTH               0x000  FELIG elink data output width.
0xa2c0 [RW 39:35]           FELIG_ELINK_CONFIG_18_ENDIAN_MOD                0x00  FELIG elink data input endian control. One bit per egroup. 0:little-endian 
                                                                                  (8b10b), 1:big-endian.
0xa2c0 [RW 34:30]          FELIG_ELINK_CONFIG_18_INPUT_WIDTH                0x00  FELIG elink data input width. One bit per egroup. 0:8-bit (direct), 
                                                                                  1:10-bit (8b10b).
0xa2c0 [RW 09:00]         FELIG_ELINK_CONFIG_18_OUTPUT_WIDTH               0x000  FELIG elink data output width.
0xa2d0 [RW 39:35]           FELIG_ELINK_CONFIG_19_ENDIAN_MOD                0x00  FELIG elink data input endian control. One bit per egroup. 0:little-endian 
                                                                                  (8b10b), 1:big-endian.
0xa2d0 [RW 34:30]          FELIG_ELINK_CONFIG_19_INPUT_WIDTH                0x00  FELIG elink data input width. One bit per egroup. 0:8-bit (direct), 
                                                                                  1:10-bit (8b10b).
0xa2d0 [RW 09:00]         FELIG_ELINK_CONFIG_19_OUTPUT_WIDTH               0x000  FELIG elink data output width.
0xa2e0 [RW 39:35]           FELIG_ELINK_CONFIG_20_ENDIAN_MOD                0x00  FELIG elink data input endian control. One bit per egroup. 0:little-endian 
                                                                                  (8b10b), 1:big-endian.
0xa2e0 [RW 34:30]          FELIG_ELINK_CONFIG_20_INPUT_WIDTH                0x00  FELIG elink data input width. One bit per egroup. 0:8-bit (direct), 
                                                                                  1:10-bit (8b10b).
0xa2e0 [RW 09:00]         FELIG_ELINK_CONFIG_20_OUTPUT_WIDTH               0x000  FELIG elink data output width.
0xa2f0 [RW 39:35]           FELIG_ELINK_CONFIG_21_ENDIAN_MOD                0x00  FELIG elink data input endian control. One bit per egroup. 0:little-endian 
                                                                                  (8b10b), 1:big-endian.
0xa2f0 [RW 34:30]          FELIG_ELINK_CONFIG_21_INPUT_WIDTH                0x00  FELIG elink data input width. One bit per egroup. 0:8-bit (direct), 
                                                                                  1:10-bit (8b10b).
0xa2f0 [RW 09:00]         FELIG_ELINK_CONFIG_21_OUTPUT_WIDTH               0x000  FELIG elink data output width.
0xa300 [RW 39:35]           FELIG_ELINK_CONFIG_22_ENDIAN_MOD                0x00  FELIG elink data input endian control. One bit per egroup. 0:little-endian 
                                                                                  (8b10b), 1:big-endian.
0xa300 [RW 34:30]          FELIG_ELINK_CONFIG_22_INPUT_WIDTH                0x00  FELIG elink data input width. One bit per egroup. 0:8-bit (direct), 
                                                                                  1:10-bit (8b10b).
0xa300 [RW 09:00]         FELIG_ELINK_CONFIG_22_OUTPUT_WIDTH               0x000  FELIG elink data output width.
0xa310 [RW 39:35]           FELIG_ELINK_CONFIG_23_ENDIAN_MOD                0x00  FELIG elink data input endian control. One bit per egroup. 0:little-endian 
                                                                                  (8b10b), 1:big-endian.
0xa310 [RW 34:30]          FELIG_ELINK_CONFIG_23_INPUT_WIDTH                0x00  FELIG elink data input width. One bit per egroup. 0:8-bit (direct), 
                                                                                  1:10-bit (8b10b).
0xa310 [RW 09:00]         FELIG_ELINK_CONFIG_23_OUTPUT_WIDTH               0x000  FELIG elink data output width.
0xa320 [RW 39:00]                      FELIG_ELINK_ENABLE_00        0x0000000000  FELIG elink enable.  One bit per elink. 0:disabled, 1:enabled.
0xa330 [RW 39:00]                      FELIG_ELINK_ENABLE_01        0x0000000000  FELIG elink enable.  One bit per elink. 0:disabled, 1:enabled.
0xa340 [RW 39:00]                      FELIG_ELINK_ENABLE_02        0x0000000000  FELIG elink enable.  One bit per elink. 0:disabled, 1:enabled.
0xa350 [RW 39:00]                      FELIG_ELINK_ENABLE_03        0x0000000000  FELIG elink enable.  One bit per elink. 0:disabled, 1:enabled.
0xa360 [RW 39:00]                      FELIG_ELINK_ENABLE_04        0x0000000000  FELIG elink enable.  One bit per elink. 0:disabled, 1:enabled.
0xa370 [RW 39:00]                      FELIG_ELINK_ENABLE_05        0x0000000000  FELIG elink enable.  One bit per elink. 0:disabled, 1:enabled.
0xa380 [RW 39:00]                      FELIG_ELINK_ENABLE_06        0x0000000000  FELIG elink enable.  One bit per elink. 0:disabled, 1:enabled.
0xa390 [RW 39:00]                      FELIG_ELINK_ENABLE_07        0x0000000000  FELIG elink enable.  One bit per elink. 0:disabled, 1:enabled.
0xa3a0 [RW 39:00]                      FELIG_ELINK_ENABLE_08        0x0000000000  FELIG elink enable.  One bit per elink. 0:disabled, 1:enabled.
0xa3b0 [RW 39:00]                      FELIG_ELINK_ENABLE_09        0x0000000000  FELIG elink enable.  One bit per elink. 0:disabled, 1:enabled.
0xa3c0 [RW 39:00]                      FELIG_ELINK_ENABLE_10        0x0000000000  FELIG elink enable.  One bit per elink. 0:disabled, 1:enabled.
0xa3d0 [RW 39:00]                      FELIG_ELINK_ENABLE_11        0x0000000000  FELIG elink enable.  One bit per elink. 0:disabled, 1:enabled.
0xa3e0 [RW 39:00]                      FELIG_ELINK_ENABLE_12        0x0000000000  FELIG elink enable.  One bit per elink. 0:disabled, 1:enabled.
0xa3f0 [RW 39:00]                      FELIG_ELINK_ENABLE_13        0x0000000000  FELIG elink enable.  One bit per elink. 0:disabled, 1:enabled.
0xa400 [RW 39:00]                      FELIG_ELINK_ENABLE_14        0x0000000000  FELIG elink enable.  One bit per elink. 0:disabled, 1:enabled.
0xa410 [RW 39:00]                      FELIG_ELINK_ENABLE_15        0x0000000000  FELIG elink enable.  One bit per elink. 0:disabled, 1:enabled.
0xa420 [RW 39:00]                      FELIG_ELINK_ENABLE_16        0x0000000000  FELIG elink enable.  One bit per elink. 0:disabled, 1:enabled.
0xa430 [RW 39:00]                      FELIG_ELINK_ENABLE_17        0x0000000000  FELIG elink enable.  One bit per elink. 0:disabled, 1:enabled.
0xa440 [RW 39:00]                      FELIG_ELINK_ENABLE_18        0x0000000000  FELIG elink enable.  One bit per elink. 0:disabled, 1:enabled.
0xa450 [RW 39:00]                      FELIG_ELINK_ENABLE_19        0x0000000000  FELIG elink enable.  One bit per elink. 0:disabled, 1:enabled.
0xa460 [RW 39:00]                      FELIG_ELINK_ENABLE_20        0x0000000000  FELIG elink enable.  One bit per elink. 0:disabled, 1:enabled.
0xa470 [RW 39:00]                      FELIG_ELINK_ENABLE_21        0x0000000000  FELIG elink enable.  One bit per elink. 0:disabled, 1:enabled.
0xa480 [RW 39:00]                      FELIG_ELINK_ENABLE_22        0x0000000000  FELIG elink enable.  One bit per elink. 0:disabled, 1:enabled.
0xa490 [RW 39:00]                      FELIG_ELINK_ENABLE_23        0x0000000000  FELIG elink enable.  One bit per elink. 0:disabled, 1:enabled.
0xa4a0 [RW 63:36]         FELIG_GLOBAL_CONTROL_FAKE_L1A_RATE           0x0000000  Sets the internal fake L1 trigger rate. [25ns/LSB]
0xa4a0 [RW 35:14]      FELIG_GLOBAL_CONTROL_PICXO_OFFSET_PPM            0x000000  When OFFSET_EN is 1, this directly sets the output frequency, 
                                                                                  within the given adjustment range.
0xa4a0 [RW    12]            FELIG_GLOBAL_CONTROL_TRACK_DATA                 0x0  FELIG GT core control.  Must be set to enable normal operation.
0xa4a0 [RW    11]             FELIG_GLOBAL_CONTROL_RXUSERRDY                 0x0  FELIG GT core control.  Must be set to enable normal operation.
0xa4a0 [RW    10]             FELIG_GLOBAL_CONTROL_TXUSERRDY                 0x0  FELIG GT core control.  Must be set to enable normal operation.
0xa4a0 [RW    09]            FELIG_GLOBAL_CONTROL_AUTO_RESET                 0x0  FELIG GT core control.  If set the GT core automatically resets 
                                                                                  on data error.
0xa4a0 [RW    08]           FELIG_GLOBAL_CONTROL_PICXO_RESET                 0x0  FELIG GT core control.  Manual PICXO reset.
0xa4a0 [RW    07]            FELIG_GLOBAL_CONTROL_GTTX_RESET                 0x0  FELIG GT core control.  Manual GT TX reset
0xa4a0 [RW    06]            FELIG_GLOBAL_CONTROL_CPLL_RESET                 0x0  FELIG GT core control.  Manual CPLL reset.
0xa4a0 [RW 05:00]   FELIG_GLOBAL_CONTROL_X3_X4_OUTPUT_SELECT                0x00  X3/X4 SMA output source select.
0xa4b0 [RW 63:42]          FELIG_LANE_CONFIG_00_B_CH_BIT_SEL            0x000000  When OFFSET_EN is 1. this directly sets the output frequency. 
                                                                                  within the given adjustment range.
0xa4b0 [RW 41:35]          FELIG_LANE_CONFIG_00_A_CH_BIT_SEL                0x00  Selects the bit from the received FELIX data from which to extract 
                                                                                  the L1A.
0xa4b0 [RW 34:30]         FELIG_LANE_CONFIG_00_LB_FIFO_DELAY                0x00  When the GTH or GTB loopback is enabled, this controls the loopback 
                                                                                  latency in clock cycles.
0xa4b0 [RW    07]            FELIG_LANE_CONFIG_00_ELINK_SYNC                 0x0  When set, synchronizes the elink word boundaries.  Must be set 
                                                                                  back to 0 to resume normal operation.
0xa4b0 [RW    06]       FELIG_LANE_CONFIG_00_PICXO_OFFEST_EN                 0x0  FELIG TX frequency override. 0:frequency tracking enabled, 1:TX 
                                                                                  frequency set by PICXO_OFFSET_PPM.
0xa4b0 [RW    05]               FELIG_LANE_CONFIG_00_PI_HOLD                 0x0  FELIG phase-interpolator hold. 0:frequency tracking enabled, 
                                                                                  1:freeze TX frequency.
0xa4b0 [RW    04]         FELIG_LANE_CONFIG_00_GBT_LB_ENABLE                 0x0  FELIG GBT direct loopback enable. 0:disabled, 1:enabled.
0xa4b0 [RW    03]         FELIG_LANE_CONFIG_00_GBH_LB_ENABLE                 0x0  FELIG GTH direct loopback enable. 0:disabled, 1:enabled.
0xa4b0 [RW    02]            FELIG_LANE_CONFIG_00_L1A_SOURCE                 0x0  FELIG L1A data source select.  0:from local counter, 1:from FELIX.
0xa4b0 [RW    01]        FELIG_LANE_CONFIG_00_GBT_EMU_SOURCE                 0x0  FELIG emulation data source select.  0:state-machine emulator, 
                                                                                  1:ram-based emulator.
0xa4b0 [RW    00]             FELIG_LANE_CONFIG_00_FG_SOURCE                 0x0  FELIG link check data source selection control.  0:normal operation, 
                                                                                  1:PRBS link checker (not elink emulation data)
0xa4c0 [RW 63:42]          FELIG_LANE_CONFIG_01_B_CH_BIT_SEL            0x000000  When OFFSET_EN is 1. this directly sets the output frequency. 
                                                                                  within the given adjustment range.
0xa4c0 [RW 41:35]          FELIG_LANE_CONFIG_01_A_CH_BIT_SEL                0x00  Selects the bit from the received FELIX data from which to extract 
                                                                                  the L1A.
0xa4c0 [RW 34:30]         FELIG_LANE_CONFIG_01_LB_FIFO_DELAY                0x00  When the GTH or GTB loopback is enabled, this controls the loopback 
                                                                                  latency in clock cycles.
0xa4c0 [RW    07]            FELIG_LANE_CONFIG_01_ELINK_SYNC                 0x0  When set, synchronizes the elink word boundaries.  Must be set 
                                                                                  back to 0 to resume normal operation.
0xa4c0 [RW    06]       FELIG_LANE_CONFIG_01_PICXO_OFFEST_EN                 0x0  FELIG TX frequency override. 0:frequency tracking enabled, 1:TX 
                                                                                  frequency set by PICXO_OFFSET_PPM.
0xa4c0 [RW    05]               FELIG_LANE_CONFIG_01_PI_HOLD                 0x0  FELIG phase-interpolator hold. 0:frequency tracking enabled, 
                                                                                  1:freeze TX frequency.
0xa4c0 [RW    04]         FELIG_LANE_CONFIG_01_GBT_LB_ENABLE                 0x0  FELIG GBT direct loopback enable. 0:disabled, 1:enabled.
0xa4c0 [RW    03]         FELIG_LANE_CONFIG_01_GBH_LB_ENABLE                 0x0  FELIG GTH direct loopback enable. 0:disabled, 1:enabled.
0xa4c0 [RW    02]            FELIG_LANE_CONFIG_01_L1A_SOURCE                 0x0  FELIG L1A data source select.  0:from local counter, 1:from FELIX.
0xa4c0 [RW    01]        FELIG_LANE_CONFIG_01_GBT_EMU_SOURCE                 0x0  FELIG emulation data source select.  0:state-machine emulator, 
                                                                                  1:ram-based emulator.
0xa4c0 [RW    00]             FELIG_LANE_CONFIG_01_FG_SOURCE                 0x0  FELIG link check data source selection control.  0:normal operation, 
                                                                                  1:PRBS link checker (not elink emulation data)
0xa4d0 [RW 63:42]          FELIG_LANE_CONFIG_02_B_CH_BIT_SEL            0x000000  When OFFSET_EN is 1. this directly sets the output frequency. 
                                                                                  within the given adjustment range.
0xa4d0 [RW 41:35]          FELIG_LANE_CONFIG_02_A_CH_BIT_SEL                0x00  Selects the bit from the received FELIX data from which to extract 
                                                                                  the L1A.
0xa4d0 [RW 34:30]         FELIG_LANE_CONFIG_02_LB_FIFO_DELAY                0x00  When the GTH or GTB loopback is enabled, this controls the loopback 
                                                                                  latency in clock cycles.
0xa4d0 [RW    07]            FELIG_LANE_CONFIG_02_ELINK_SYNC                 0x0  When set, synchronizes the elink word boundaries.  Must be set 
                                                                                  back to 0 to resume normal operation.
0xa4d0 [RW    06]       FELIG_LANE_CONFIG_02_PICXO_OFFEST_EN                 0x0  FELIG TX frequency override. 0:frequency tracking enabled, 1:TX 
                                                                                  frequency set by PICXO_OFFSET_PPM.
0xa4d0 [RW    05]               FELIG_LANE_CONFIG_02_PI_HOLD                 0x0  FELIG phase-interpolator hold. 0:frequency tracking enabled, 
                                                                                  1:freeze TX frequency.
0xa4d0 [RW    04]         FELIG_LANE_CONFIG_02_GBT_LB_ENABLE                 0x0  FELIG GBT direct loopback enable. 0:disabled, 1:enabled.
0xa4d0 [RW    03]         FELIG_LANE_CONFIG_02_GBH_LB_ENABLE                 0x0  FELIG GTH direct loopback enable. 0:disabled, 1:enabled.
0xa4d0 [RW    02]            FELIG_LANE_CONFIG_02_L1A_SOURCE                 0x0  FELIG L1A data source select.  0:from local counter, 1:from FELIX.
0xa4d0 [RW    01]        FELIG_LANE_CONFIG_02_GBT_EMU_SOURCE                 0x0  FELIG emulation data source select.  0:state-machine emulator, 
                                                                                  1:ram-based emulator.
0xa4d0 [RW    00]             FELIG_LANE_CONFIG_02_FG_SOURCE                 0x0  FELIG link check data source selection control.  0:normal operation, 
                                                                                  1:PRBS link checker (not elink emulation data)
0xa4e0 [RW 63:42]          FELIG_LANE_CONFIG_03_B_CH_BIT_SEL            0x000000  When OFFSET_EN is 1. this directly sets the output frequency. 
                                                                                  within the given adjustment range.
0xa4e0 [RW 41:35]          FELIG_LANE_CONFIG_03_A_CH_BIT_SEL                0x00  Selects the bit from the received FELIX data from which to extract 
                                                                                  the L1A.
0xa4e0 [RW 34:30]         FELIG_LANE_CONFIG_03_LB_FIFO_DELAY                0x00  When the GTH or GTB loopback is enabled, this controls the loopback 
                                                                                  latency in clock cycles.
0xa4e0 [RW    07]            FELIG_LANE_CONFIG_03_ELINK_SYNC                 0x0  When set, synchronizes the elink word boundaries.  Must be set 
                                                                                  back to 0 to resume normal operation.
0xa4e0 [RW    06]       FELIG_LANE_CONFIG_03_PICXO_OFFEST_EN                 0x0  FELIG TX frequency override. 0:frequency tracking enabled, 1:TX 
                                                                                  frequency set by PICXO_OFFSET_PPM.
0xa4e0 [RW    05]               FELIG_LANE_CONFIG_03_PI_HOLD                 0x0  FELIG phase-interpolator hold. 0:frequency tracking enabled, 
                                                                                  1:freeze TX frequency.
0xa4e0 [RW    04]         FELIG_LANE_CONFIG_03_GBT_LB_ENABLE                 0x0  FELIG GBT direct loopback enable. 0:disabled, 1:enabled.
0xa4e0 [RW    03]         FELIG_LANE_CONFIG_03_GBH_LB_ENABLE                 0x0  FELIG GTH direct loopback enable. 0:disabled, 1:enabled.
0xa4e0 [RW    02]            FELIG_LANE_CONFIG_03_L1A_SOURCE                 0x0  FELIG L1A data source select.  0:from local counter, 1:from FELIX.
0xa4e0 [RW    01]        FELIG_LANE_CONFIG_03_GBT_EMU_SOURCE                 0x0  FELIG emulation data source select.  0:state-machine emulator, 
                                                                                  1:ram-based emulator.
0xa4e0 [RW    00]             FELIG_LANE_CONFIG_03_FG_SOURCE                 0x0  FELIG link check data source selection control.  0:normal operation, 
                                                                                  1:PRBS link checker (not elink emulation data)
0xa4f0 [RW 63:42]          FELIG_LANE_CONFIG_04_B_CH_BIT_SEL            0x000000  When OFFSET_EN is 1. this directly sets the output frequency. 
                                                                                  within the given adjustment range.
0xa4f0 [RW 41:35]          FELIG_LANE_CONFIG_04_A_CH_BIT_SEL                0x00  Selects the bit from the received FELIX data from which to extract 
                                                                                  the L1A.
0xa4f0 [RW 34:30]         FELIG_LANE_CONFIG_04_LB_FIFO_DELAY                0x00  When the GTH or GTB loopback is enabled, this controls the loopback 
                                                                                  latency in clock cycles.
0xa4f0 [RW    07]            FELIG_LANE_CONFIG_04_ELINK_SYNC                 0x0  When set, synchronizes the elink word boundaries.  Must be set 
                                                                                  back to 0 to resume normal operation.
0xa4f0 [RW    06]       FELIG_LANE_CONFIG_04_PICXO_OFFEST_EN                 0x0  FELIG TX frequency override. 0:frequency tracking enabled, 1:TX 
                                                                                  frequency set by PICXO_OFFSET_PPM.
0xa4f0 [RW    05]               FELIG_LANE_CONFIG_04_PI_HOLD                 0x0  FELIG phase-interpolator hold. 0:frequency tracking enabled, 
                                                                                  1:freeze TX frequency.
0xa4f0 [RW    04]         FELIG_LANE_CONFIG_04_GBT_LB_ENABLE                 0x0  FELIG GBT direct loopback enable. 0:disabled, 1:enabled.
0xa4f0 [RW    03]         FELIG_LANE_CONFIG_04_GBH_LB_ENABLE                 0x0  FELIG GTH direct loopback enable. 0:disabled, 1:enabled.
0xa4f0 [RW    02]            FELIG_LANE_CONFIG_04_L1A_SOURCE                 0x0  FELIG L1A data source select.  0:from local counter, 1:from FELIX.
0xa4f0 [RW    01]        FELIG_LANE_CONFIG_04_GBT_EMU_SOURCE                 0x0  FELIG emulation data source select.  0:state-machine emulator, 
                                                                                  1:ram-based emulator.
0xa4f0 [RW    00]             FELIG_LANE_CONFIG_04_FG_SOURCE                 0x0  FELIG link check data source selection control.  0:normal operation, 
                                                                                  1:PRBS link checker (not elink emulation data)
0xa500 [RW 63:42]          FELIG_LANE_CONFIG_05_B_CH_BIT_SEL            0x000000  When OFFSET_EN is 1. this directly sets the output frequency. 
                                                                                  within the given adjustment range.
0xa500 [RW 41:35]          FELIG_LANE_CONFIG_05_A_CH_BIT_SEL                0x00  Selects the bit from the received FELIX data from which to extract 
                                                                                  the L1A.
0xa500 [RW 34:30]         FELIG_LANE_CONFIG_05_LB_FIFO_DELAY                0x00  When the GTH or GTB loopback is enabled, this controls the loopback 
                                                                                  latency in clock cycles.
0xa500 [RW    07]            FELIG_LANE_CONFIG_05_ELINK_SYNC                 0x0  When set, synchronizes the elink word boundaries.  Must be set 
                                                                                  back to 0 to resume normal operation.
0xa500 [RW    06]       FELIG_LANE_CONFIG_05_PICXO_OFFEST_EN                 0x0  FELIG TX frequency override. 0:frequency tracking enabled, 1:TX 
                                                                                  frequency set by PICXO_OFFSET_PPM.
0xa500 [RW    05]               FELIG_LANE_CONFIG_05_PI_HOLD                 0x0  FELIG phase-interpolator hold. 0:frequency tracking enabled, 
                                                                                  1:freeze TX frequency.
0xa500 [RW    04]         FELIG_LANE_CONFIG_05_GBT_LB_ENABLE                 0x0  FELIG GBT direct loopback enable. 0:disabled, 1:enabled.
0xa500 [RW    03]         FELIG_LANE_CONFIG_05_GBH_LB_ENABLE                 0x0  FELIG GTH direct loopback enable. 0:disabled, 1:enabled.
0xa500 [RW    02]            FELIG_LANE_CONFIG_05_L1A_SOURCE                 0x0  FELIG L1A data source select.  0:from local counter, 1:from FELIX.
0xa500 [RW    01]        FELIG_LANE_CONFIG_05_GBT_EMU_SOURCE                 0x0  FELIG emulation data source select.  0:state-machine emulator, 
                                                                                  1:ram-based emulator.
0xa500 [RW    00]             FELIG_LANE_CONFIG_05_FG_SOURCE                 0x0  FELIG link check data source selection control.  0:normal operation, 
                                                                                  1:PRBS link checker (not elink emulation data)
0xa510 [RW 63:42]          FELIG_LANE_CONFIG_06_B_CH_BIT_SEL            0x000000  When OFFSET_EN is 1. this directly sets the output frequency. 
                                                                                  within the given adjustment range.
0xa510 [RW 41:35]          FELIG_LANE_CONFIG_06_A_CH_BIT_SEL                0x00  Selects the bit from the received FELIX data from which to extract 
                                                                                  the L1A.
0xa510 [RW 34:30]         FELIG_LANE_CONFIG_06_LB_FIFO_DELAY                0x00  When the GTH or GTB loopback is enabled, this controls the loopback 
                                                                                  latency in clock cycles.
0xa510 [RW    07]            FELIG_LANE_CONFIG_06_ELINK_SYNC                 0x0  When set, synchronizes the elink word boundaries.  Must be set 
                                                                                  back to 0 to resume normal operation.
0xa510 [RW    06]       FELIG_LANE_CONFIG_06_PICXO_OFFEST_EN                 0x0  FELIG TX frequency override. 0:frequency tracking enabled, 1:TX 
                                                                                  frequency set by PICXO_OFFSET_PPM.
0xa510 [RW    05]               FELIG_LANE_CONFIG_06_PI_HOLD                 0x0  FELIG phase-interpolator hold. 0:frequency tracking enabled, 
                                                                                  1:freeze TX frequency.
0xa510 [RW    04]         FELIG_LANE_CONFIG_06_GBT_LB_ENABLE                 0x0  FELIG GBT direct loopback enable. 0:disabled, 1:enabled.
0xa510 [RW    03]         FELIG_LANE_CONFIG_06_GBH_LB_ENABLE                 0x0  FELIG GTH direct loopback enable. 0:disabled, 1:enabled.
0xa510 [RW    02]            FELIG_LANE_CONFIG_06_L1A_SOURCE                 0x0  FELIG L1A data source select.  0:from local counter, 1:from FELIX.
0xa510 [RW    01]        FELIG_LANE_CONFIG_06_GBT_EMU_SOURCE                 0x0  FELIG emulation data source select.  0:state-machine emulator, 
                                                                                  1:ram-based emulator.
0xa510 [RW    00]             FELIG_LANE_CONFIG_06_FG_SOURCE                 0x0  FELIG link check data source selection control.  0:normal operation, 
                                                                                  1:PRBS link checker (not elink emulation data)
0xa520 [RW 63:42]          FELIG_LANE_CONFIG_07_B_CH_BIT_SEL            0x000000  When OFFSET_EN is 1. this directly sets the output frequency. 
                                                                                  within the given adjustment range.
0xa520 [RW 41:35]          FELIG_LANE_CONFIG_07_A_CH_BIT_SEL                0x00  Selects the bit from the received FELIX data from which to extract 
                                                                                  the L1A.
0xa520 [RW 34:30]         FELIG_LANE_CONFIG_07_LB_FIFO_DELAY                0x00  When the GTH or GTB loopback is enabled, this controls the loopback 
                                                                                  latency in clock cycles.
0xa520 [RW    07]            FELIG_LANE_CONFIG_07_ELINK_SYNC                 0x0  When set, synchronizes the elink word boundaries.  Must be set 
                                                                                  back to 0 to resume normal operation.
0xa520 [RW    06]       FELIG_LANE_CONFIG_07_PICXO_OFFEST_EN                 0x0  FELIG TX frequency override. 0:frequency tracking enabled, 1:TX 
                                                                                  frequency set by PICXO_OFFSET_PPM.
0xa520 [RW    05]               FELIG_LANE_CONFIG_07_PI_HOLD                 0x0  FELIG phase-interpolator hold. 0:frequency tracking enabled, 
                                                                                  1:freeze TX frequency.
0xa520 [RW    04]         FELIG_LANE_CONFIG_07_GBT_LB_ENABLE                 0x0  FELIG GBT direct loopback enable. 0:disabled, 1:enabled.
0xa520 [RW    03]         FELIG_LANE_CONFIG_07_GBH_LB_ENABLE                 0x0  FELIG GTH direct loopback enable. 0:disabled, 1:enabled.
0xa520 [RW    02]            FELIG_LANE_CONFIG_07_L1A_SOURCE                 0x0  FELIG L1A data source select.  0:from local counter, 1:from FELIX.
0xa520 [RW    01]        FELIG_LANE_CONFIG_07_GBT_EMU_SOURCE                 0x0  FELIG emulation data source select.  0:state-machine emulator, 
                                                                                  1:ram-based emulator.
0xa520 [RW    00]             FELIG_LANE_CONFIG_07_FG_SOURCE                 0x0  FELIG link check data source selection control.  0:normal operation, 
                                                                                  1:PRBS link checker (not elink emulation data)
0xa530 [RW 63:42]          FELIG_LANE_CONFIG_08_B_CH_BIT_SEL            0x000000  When OFFSET_EN is 1. this directly sets the output frequency. 
                                                                                  within the given adjustment range.
0xa530 [RW 41:35]          FELIG_LANE_CONFIG_08_A_CH_BIT_SEL                0x00  Selects the bit from the received FELIX data from which to extract 
                                                                                  the L1A.
0xa530 [RW 34:30]         FELIG_LANE_CONFIG_08_LB_FIFO_DELAY                0x00  When the GTH or GTB loopback is enabled, this controls the loopback 
                                                                                  latency in clock cycles.
0xa530 [RW    07]            FELIG_LANE_CONFIG_08_ELINK_SYNC                 0x0  When set, synchronizes the elink word boundaries.  Must be set 
                                                                                  back to 0 to resume normal operation.
0xa530 [RW    06]       FELIG_LANE_CONFIG_08_PICXO_OFFEST_EN                 0x0  FELIG TX frequency override. 0:frequency tracking enabled, 1:TX 
                                                                                  frequency set by PICXO_OFFSET_PPM.
0xa530 [RW    05]               FELIG_LANE_CONFIG_08_PI_HOLD                 0x0  FELIG phase-interpolator hold. 0:frequency tracking enabled, 
                                                                                  1:freeze TX frequency.
0xa530 [RW    04]         FELIG_LANE_CONFIG_08_GBT_LB_ENABLE                 0x0  FELIG GBT direct loopback enable. 0:disabled, 1:enabled.
0xa530 [RW    03]         FELIG_LANE_CONFIG_08_GBH_LB_ENABLE                 0x0  FELIG GTH direct loopback enable. 0:disabled, 1:enabled.
0xa530 [RW    02]            FELIG_LANE_CONFIG_08_L1A_SOURCE                 0x0  FELIG L1A data source select.  0:from local counter, 1:from FELIX.
0xa530 [RW    01]        FELIG_LANE_CONFIG_08_GBT_EMU_SOURCE                 0x0  FELIG emulation data source select.  0:state-machine emulator, 
                                                                                  1:ram-based emulator.
0xa530 [RW    00]             FELIG_LANE_CONFIG_08_FG_SOURCE                 0x0  FELIG link check data source selection control.  0:normal operation, 
                                                                                  1:PRBS link checker (not elink emulation data)
0xa540 [RW 63:42]          FELIG_LANE_CONFIG_09_B_CH_BIT_SEL            0x000000  When OFFSET_EN is 1. this directly sets the output frequency. 
                                                                                  within the given adjustment range.
0xa540 [RW 41:35]          FELIG_LANE_CONFIG_09_A_CH_BIT_SEL                0x00  Selects the bit from the received FELIX data from which to extract 
                                                                                  the L1A.
0xa540 [RW 34:30]         FELIG_LANE_CONFIG_09_LB_FIFO_DELAY                0x00  When the GTH or GTB loopback is enabled, this controls the loopback 
                                                                                  latency in clock cycles.
0xa540 [RW    07]            FELIG_LANE_CONFIG_09_ELINK_SYNC                 0x0  When set, synchronizes the elink word boundaries.  Must be set 
                                                                                  back to 0 to resume normal operation.
0xa540 [RW    06]       FELIG_LANE_CONFIG_09_PICXO_OFFEST_EN                 0x0  FELIG TX frequency override. 0:frequency tracking enabled, 1:TX 
                                                                                  frequency set by PICXO_OFFSET_PPM.
0xa540 [RW    05]               FELIG_LANE_CONFIG_09_PI_HOLD                 0x0  FELIG phase-interpolator hold. 0:frequency tracking enabled, 
                                                                                  1:freeze TX frequency.
0xa540 [RW    04]         FELIG_LANE_CONFIG_09_GBT_LB_ENABLE                 0x0  FELIG GBT direct loopback enable. 0:disabled, 1:enabled.
0xa540 [RW    03]         FELIG_LANE_CONFIG_09_GBH_LB_ENABLE                 0x0  FELIG GTH direct loopback enable. 0:disabled, 1:enabled.
0xa540 [RW    02]            FELIG_LANE_CONFIG_09_L1A_SOURCE                 0x0  FELIG L1A data source select.  0:from local counter, 1:from FELIX.
0xa540 [RW    01]        FELIG_LANE_CONFIG_09_GBT_EMU_SOURCE                 0x0  FELIG emulation data source select.  0:state-machine emulator, 
                                                                                  1:ram-based emulator.
0xa540 [RW    00]             FELIG_LANE_CONFIG_09_FG_SOURCE                 0x0  FELIG link check data source selection control.  0:normal operation, 
                                                                                  1:PRBS link checker (not elink emulation data)
0xa550 [RW 63:42]          FELIG_LANE_CONFIG_10_B_CH_BIT_SEL            0x000000  When OFFSET_EN is 1. this directly sets the output frequency. 
                                                                                  within the given adjustment range.
0xa550 [RW 41:35]          FELIG_LANE_CONFIG_10_A_CH_BIT_SEL                0x00  Selects the bit from the received FELIX data from which to extract 
                                                                                  the L1A.
0xa550 [RW 34:30]         FELIG_LANE_CONFIG_10_LB_FIFO_DELAY                0x00  When the GTH or GTB loopback is enabled, this controls the loopback 
                                                                                  latency in clock cycles.
0xa550 [RW    07]            FELIG_LANE_CONFIG_10_ELINK_SYNC                 0x0  When set, synchronizes the elink word boundaries.  Must be set 
                                                                                  back to 0 to resume normal operation.
0xa550 [RW    06]       FELIG_LANE_CONFIG_10_PICXO_OFFEST_EN                 0x0  FELIG TX frequency override. 0:frequency tracking enabled, 1:TX 
                                                                                  frequency set by PICXO_OFFSET_PPM.
0xa550 [RW    05]               FELIG_LANE_CONFIG_10_PI_HOLD                 0x0  FELIG phase-interpolator hold. 0:frequency tracking enabled, 
                                                                                  1:freeze TX frequency.
0xa550 [RW    04]         FELIG_LANE_CONFIG_10_GBT_LB_ENABLE                 0x0  FELIG GBT direct loopback enable. 0:disabled, 1:enabled.
0xa550 [RW    03]         FELIG_LANE_CONFIG_10_GBH_LB_ENABLE                 0x0  FELIG GTH direct loopback enable. 0:disabled, 1:enabled.
0xa550 [RW    02]            FELIG_LANE_CONFIG_10_L1A_SOURCE                 0x0  FELIG L1A data source select.  0:from local counter, 1:from FELIX.
0xa550 [RW    01]        FELIG_LANE_CONFIG_10_GBT_EMU_SOURCE                 0x0  FELIG emulation data source select.  0:state-machine emulator, 
                                                                                  1:ram-based emulator.
0xa550 [RW    00]             FELIG_LANE_CONFIG_10_FG_SOURCE                 0x0  FELIG link check data source selection control.  0:normal operation, 
                                                                                  1:PRBS link checker (not elink emulation data)
0xa560 [RW 63:42]          FELIG_LANE_CONFIG_11_B_CH_BIT_SEL            0x000000  When OFFSET_EN is 1. this directly sets the output frequency. 
                                                                                  within the given adjustment range.
0xa560 [RW 41:35]          FELIG_LANE_CONFIG_11_A_CH_BIT_SEL                0x00  Selects the bit from the received FELIX data from which to extract 
                                                                                  the L1A.
0xa560 [RW 34:30]         FELIG_LANE_CONFIG_11_LB_FIFO_DELAY                0x00  When the GTH or GTB loopback is enabled, this controls the loopback 
                                                                                  latency in clock cycles.
0xa560 [RW    07]            FELIG_LANE_CONFIG_11_ELINK_SYNC                 0x0  When set, synchronizes the elink word boundaries.  Must be set 
                                                                                  back to 0 to resume normal operation.
0xa560 [RW    06]       FELIG_LANE_CONFIG_11_PICXO_OFFEST_EN                 0x0  FELIG TX frequency override. 0:frequency tracking enabled, 1:TX 
                                                                                  frequency set by PICXO_OFFSET_PPM.
0xa560 [RW    05]               FELIG_LANE_CONFIG_11_PI_HOLD                 0x0  FELIG phase-interpolator hold. 0:frequency tracking enabled, 
                                                                                  1:freeze TX frequency.
0xa560 [RW    04]         FELIG_LANE_CONFIG_11_GBT_LB_ENABLE                 0x0  FELIG GBT direct loopback enable. 0:disabled, 1:enabled.
0xa560 [RW    03]         FELIG_LANE_CONFIG_11_GBH_LB_ENABLE                 0x0  FELIG GTH direct loopback enable. 0:disabled, 1:enabled.
0xa560 [RW    02]            FELIG_LANE_CONFIG_11_L1A_SOURCE                 0x0  FELIG L1A data source select.  0:from local counter, 1:from FELIX.
0xa560 [RW    01]        FELIG_LANE_CONFIG_11_GBT_EMU_SOURCE                 0x0  FELIG emulation data source select.  0:state-machine emulator, 
                                                                                  1:ram-based emulator.
0xa560 [RW    00]             FELIG_LANE_CONFIG_11_FG_SOURCE                 0x0  FELIG link check data source selection control.  0:normal operation, 
                                                                                  1:PRBS link checker (not elink emulation data)
0xa570 [RW 63:42]          FELIG_LANE_CONFIG_12_B_CH_BIT_SEL            0x000000  When OFFSET_EN is 1. this directly sets the output frequency. 
                                                                                  within the given adjustment range.
0xa570 [RW 41:35]          FELIG_LANE_CONFIG_12_A_CH_BIT_SEL                0x00  Selects the bit from the received FELIX data from which to extract 
                                                                                  the L1A.
0xa570 [RW 34:30]         FELIG_LANE_CONFIG_12_LB_FIFO_DELAY                0x00  When the GTH or GTB loopback is enabled, this controls the loopback 
                                                                                  latency in clock cycles.
0xa570 [RW    07]            FELIG_LANE_CONFIG_12_ELINK_SYNC                 0x0  When set, synchronizes the elink word boundaries.  Must be set 
                                                                                  back to 0 to resume normal operation.
0xa570 [RW    06]       FELIG_LANE_CONFIG_12_PICXO_OFFEST_EN                 0x0  FELIG TX frequency override. 0:frequency tracking enabled, 1:TX 
                                                                                  frequency set by PICXO_OFFSET_PPM.
0xa570 [RW    05]               FELIG_LANE_CONFIG_12_PI_HOLD                 0x0  FELIG phase-interpolator hold. 0:frequency tracking enabled, 
                                                                                  1:freeze TX frequency.
0xa570 [RW    04]         FELIG_LANE_CONFIG_12_GBT_LB_ENABLE                 0x0  FELIG GBT direct loopback enable. 0:disabled, 1:enabled.
0xa570 [RW    03]         FELIG_LANE_CONFIG_12_GBH_LB_ENABLE                 0x0  FELIG GTH direct loopback enable. 0:disabled, 1:enabled.
0xa570 [RW    02]            FELIG_LANE_CONFIG_12_L1A_SOURCE                 0x0  FELIG L1A data source select.  0:from local counter, 1:from FELIX.
0xa570 [RW    01]        FELIG_LANE_CONFIG_12_GBT_EMU_SOURCE                 0x0  FELIG emulation data source select.  0:state-machine emulator, 
                                                                                  1:ram-based emulator.
0xa570 [RW    00]             FELIG_LANE_CONFIG_12_FG_SOURCE                 0x0  FELIG link check data source selection control.  0:normal operation, 
                                                                                  1:PRBS link checker (not elink emulation data)
0xa580 [RW 63:42]          FELIG_LANE_CONFIG_13_B_CH_BIT_SEL            0x000000  When OFFSET_EN is 1. this directly sets the output frequency. 
                                                                                  within the given adjustment range.
0xa580 [RW 41:35]          FELIG_LANE_CONFIG_13_A_CH_BIT_SEL                0x00  Selects the bit from the received FELIX data from which to extract 
                                                                                  the L1A.
0xa580 [RW 34:30]         FELIG_LANE_CONFIG_13_LB_FIFO_DELAY                0x00  When the GTH or GTB loopback is enabled, this controls the loopback 
                                                                                  latency in clock cycles.
0xa580 [RW    07]            FELIG_LANE_CONFIG_13_ELINK_SYNC                 0x0  When set, synchronizes the elink word boundaries.  Must be set 
                                                                                  back to 0 to resume normal operation.
0xa580 [RW    06]       FELIG_LANE_CONFIG_13_PICXO_OFFEST_EN                 0x0  FELIG TX frequency override. 0:frequency tracking enabled, 1:TX 
                                                                                  frequency set by PICXO_OFFSET_PPM.
0xa580 [RW    05]               FELIG_LANE_CONFIG_13_PI_HOLD                 0x0  FELIG phase-interpolator hold. 0:frequency tracking enabled, 
                                                                                  1:freeze TX frequency.
0xa580 [RW    04]         FELIG_LANE_CONFIG_13_GBT_LB_ENABLE                 0x0  FELIG GBT direct loopback enable. 0:disabled, 1:enabled.
0xa580 [RW    03]         FELIG_LANE_CONFIG_13_GBH_LB_ENABLE                 0x0  FELIG GTH direct loopback enable. 0:disabled, 1:enabled.
0xa580 [RW    02]            FELIG_LANE_CONFIG_13_L1A_SOURCE                 0x0  FELIG L1A data source select.  0:from local counter, 1:from FELIX.
0xa580 [RW    01]        FELIG_LANE_CONFIG_13_GBT_EMU_SOURCE                 0x0  FELIG emulation data source select.  0:state-machine emulator, 
                                                                                  1:ram-based emulator.
0xa580 [RW    00]             FELIG_LANE_CONFIG_13_FG_SOURCE                 0x0  FELIG link check data source selection control.  0:normal operation, 
                                                                                  1:PRBS link checker (not elink emulation data)
0xa590 [RW 63:42]          FELIG_LANE_CONFIG_14_B_CH_BIT_SEL            0x000000  When OFFSET_EN is 1. this directly sets the output frequency. 
                                                                                  within the given adjustment range.
0xa590 [RW 41:35]          FELIG_LANE_CONFIG_14_A_CH_BIT_SEL                0x00  Selects the bit from the received FELIX data from which to extract 
                                                                                  the L1A.
0xa590 [RW 34:30]         FELIG_LANE_CONFIG_14_LB_FIFO_DELAY                0x00  When the GTH or GTB loopback is enabled, this controls the loopback 
                                                                                  latency in clock cycles.
0xa590 [RW    07]            FELIG_LANE_CONFIG_14_ELINK_SYNC                 0x0  When set, synchronizes the elink word boundaries.  Must be set 
                                                                                  back to 0 to resume normal operation.
0xa590 [RW    06]       FELIG_LANE_CONFIG_14_PICXO_OFFEST_EN                 0x0  FELIG TX frequency override. 0:frequency tracking enabled, 1:TX 
                                                                                  frequency set by PICXO_OFFSET_PPM.
0xa590 [RW    05]               FELIG_LANE_CONFIG_14_PI_HOLD                 0x0  FELIG phase-interpolator hold. 0:frequency tracking enabled, 
                                                                                  1:freeze TX frequency.
0xa590 [RW    04]         FELIG_LANE_CONFIG_14_GBT_LB_ENABLE                 0x0  FELIG GBT direct loopback enable. 0:disabled, 1:enabled.
0xa590 [RW    03]         FELIG_LANE_CONFIG_14_GBH_LB_ENABLE                 0x0  FELIG GTH direct loopback enable. 0:disabled, 1:enabled.
0xa590 [RW    02]            FELIG_LANE_CONFIG_14_L1A_SOURCE                 0x0  FELIG L1A data source select.  0:from local counter, 1:from FELIX.
0xa590 [RW    01]        FELIG_LANE_CONFIG_14_GBT_EMU_SOURCE                 0x0  FELIG emulation data source select.  0:state-machine emulator, 
                                                                                  1:ram-based emulator.
0xa590 [RW    00]             FELIG_LANE_CONFIG_14_FG_SOURCE                 0x0  FELIG link check data source selection control.  0:normal operation, 
                                                                                  1:PRBS link checker (not elink emulation data)
0xa5a0 [RW 63:42]          FELIG_LANE_CONFIG_15_B_CH_BIT_SEL            0x000000  When OFFSET_EN is 1. this directly sets the output frequency. 
                                                                                  within the given adjustment range.
0xa5a0 [RW 41:35]          FELIG_LANE_CONFIG_15_A_CH_BIT_SEL                0x00  Selects the bit from the received FELIX data from which to extract 
                                                                                  the L1A.
0xa5a0 [RW 34:30]         FELIG_LANE_CONFIG_15_LB_FIFO_DELAY                0x00  When the GTH or GTB loopback is enabled, this controls the loopback 
                                                                                  latency in clock cycles.
0xa5a0 [RW    07]            FELIG_LANE_CONFIG_15_ELINK_SYNC                 0x0  When set, synchronizes the elink word boundaries.  Must be set 
                                                                                  back to 0 to resume normal operation.
0xa5a0 [RW    06]       FELIG_LANE_CONFIG_15_PICXO_OFFEST_EN                 0x0  FELIG TX frequency override. 0:frequency tracking enabled, 1:TX 
                                                                                  frequency set by PICXO_OFFSET_PPM.
0xa5a0 [RW    05]               FELIG_LANE_CONFIG_15_PI_HOLD                 0x0  FELIG phase-interpolator hold. 0:frequency tracking enabled, 
                                                                                  1:freeze TX frequency.
0xa5a0 [RW    04]         FELIG_LANE_CONFIG_15_GBT_LB_ENABLE                 0x0  FELIG GBT direct loopback enable. 0:disabled, 1:enabled.
0xa5a0 [RW    03]         FELIG_LANE_CONFIG_15_GBH_LB_ENABLE                 0x0  FELIG GTH direct loopback enable. 0:disabled, 1:enabled.
0xa5a0 [RW    02]            FELIG_LANE_CONFIG_15_L1A_SOURCE                 0x0  FELIG L1A data source select.  0:from local counter, 1:from FELIX.
0xa5a0 [RW    01]        FELIG_LANE_CONFIG_15_GBT_EMU_SOURCE                 0x0  FELIG emulation data source select.  0:state-machine emulator, 
                                                                                  1:ram-based emulator.
0xa5a0 [RW    00]             FELIG_LANE_CONFIG_15_FG_SOURCE                 0x0  FELIG link check data source selection control.  0:normal operation, 
                                                                                  1:PRBS link checker (not elink emulation data)
0xa5b0 [RW 63:42]          FELIG_LANE_CONFIG_16_B_CH_BIT_SEL            0x000000  When OFFSET_EN is 1. this directly sets the output frequency. 
                                                                                  within the given adjustment range.
0xa5b0 [RW 41:35]          FELIG_LANE_CONFIG_16_A_CH_BIT_SEL                0x00  Selects the bit from the received FELIX data from which to extract 
                                                                                  the L1A.
0xa5b0 [RW 34:30]         FELIG_LANE_CONFIG_16_LB_FIFO_DELAY                0x00  When the GTH or GTB loopback is enabled, this controls the loopback 
                                                                                  latency in clock cycles.
0xa5b0 [RW    07]            FELIG_LANE_CONFIG_16_ELINK_SYNC                 0x0  When set, synchronizes the elink word boundaries.  Must be set 
                                                                                  back to 0 to resume normal operation.
0xa5b0 [RW    06]       FELIG_LANE_CONFIG_16_PICXO_OFFEST_EN                 0x0  FELIG TX frequency override. 0:frequency tracking enabled, 1:TX 
                                                                                  frequency set by PICXO_OFFSET_PPM.
0xa5b0 [RW    05]               FELIG_LANE_CONFIG_16_PI_HOLD                 0x0  FELIG phase-interpolator hold. 0:frequency tracking enabled, 
                                                                                  1:freeze TX frequency.
0xa5b0 [RW    04]         FELIG_LANE_CONFIG_16_GBT_LB_ENABLE                 0x0  FELIG GBT direct loopback enable. 0:disabled, 1:enabled.
0xa5b0 [RW    03]         FELIG_LANE_CONFIG_16_GBH_LB_ENABLE                 0x0  FELIG GTH direct loopback enable. 0:disabled, 1:enabled.
0xa5b0 [RW    02]            FELIG_LANE_CONFIG_16_L1A_SOURCE                 0x0  FELIG L1A data source select.  0:from local counter, 1:from FELIX.
0xa5b0 [RW    01]        FELIG_LANE_CONFIG_16_GBT_EMU_SOURCE                 0x0  FELIG emulation data source select.  0:state-machine emulator, 
                                                                                  1:ram-based emulator.
0xa5b0 [RW    00]             FELIG_LANE_CONFIG_16_FG_SOURCE                 0x0  FELIG link check data source selection control.  0:normal operation, 
                                                                                  1:PRBS link checker (not elink emulation data)
0xa5c0 [RW 63:42]          FELIG_LANE_CONFIG_17_B_CH_BIT_SEL            0x000000  When OFFSET_EN is 1. this directly sets the output frequency. 
                                                                                  within the given adjustment range.
0xa5c0 [RW 41:35]          FELIG_LANE_CONFIG_17_A_CH_BIT_SEL                0x00  Selects the bit from the received FELIX data from which to extract 
                                                                                  the L1A.
0xa5c0 [RW 34:30]         FELIG_LANE_CONFIG_17_LB_FIFO_DELAY                0x00  When the GTH or GTB loopback is enabled, this controls the loopback 
                                                                                  latency in clock cycles.
0xa5c0 [RW    07]            FELIG_LANE_CONFIG_17_ELINK_SYNC                 0x0  When set, synchronizes the elink word boundaries.  Must be set 
                                                                                  back to 0 to resume normal operation.
0xa5c0 [RW    06]       FELIG_LANE_CONFIG_17_PICXO_OFFEST_EN                 0x0  FELIG TX frequency override. 0:frequency tracking enabled, 1:TX 
                                                                                  frequency set by PICXO_OFFSET_PPM.
0xa5c0 [RW    05]               FELIG_LANE_CONFIG_17_PI_HOLD                 0x0  FELIG phase-interpolator hold. 0:frequency tracking enabled, 
                                                                                  1:freeze TX frequency.
0xa5c0 [RW    04]         FELIG_LANE_CONFIG_17_GBT_LB_ENABLE                 0x0  FELIG GBT direct loopback enable. 0:disabled, 1:enabled.
0xa5c0 [RW    03]         FELIG_LANE_CONFIG_17_GBH_LB_ENABLE                 0x0  FELIG GTH direct loopback enable. 0:disabled, 1:enabled.
0xa5c0 [RW    02]            FELIG_LANE_CONFIG_17_L1A_SOURCE                 0x0  FELIG L1A data source select.  0:from local counter, 1:from FELIX.
0xa5c0 [RW    01]        FELIG_LANE_CONFIG_17_GBT_EMU_SOURCE                 0x0  FELIG emulation data source select.  0:state-machine emulator, 
                                                                                  1:ram-based emulator.
0xa5c0 [RW    00]             FELIG_LANE_CONFIG_17_FG_SOURCE                 0x0  FELIG link check data source selection control.  0:normal operation, 
                                                                                  1:PRBS link checker (not elink emulation data)
0xa5d0 [RW 63:42]          FELIG_LANE_CONFIG_18_B_CH_BIT_SEL            0x000000  When OFFSET_EN is 1. this directly sets the output frequency. 
                                                                                  within the given adjustment range.
0xa5d0 [RW 41:35]          FELIG_LANE_CONFIG_18_A_CH_BIT_SEL                0x00  Selects the bit from the received FELIX data from which to extract 
                                                                                  the L1A.
0xa5d0 [RW 34:30]         FELIG_LANE_CONFIG_18_LB_FIFO_DELAY                0x00  When the GTH or GTB loopback is enabled, this controls the loopback 
                                                                                  latency in clock cycles.
0xa5d0 [RW    07]            FELIG_LANE_CONFIG_18_ELINK_SYNC                 0x0  When set, synchronizes the elink word boundaries.  Must be set 
                                                                                  back to 0 to resume normal operation.
0xa5d0 [RW    06]       FELIG_LANE_CONFIG_18_PICXO_OFFEST_EN                 0x0  FELIG TX frequency override. 0:frequency tracking enabled, 1:TX 
                                                                                  frequency set by PICXO_OFFSET_PPM.
0xa5d0 [RW    05]               FELIG_LANE_CONFIG_18_PI_HOLD                 0x0  FELIG phase-interpolator hold. 0:frequency tracking enabled, 
                                                                                  1:freeze TX frequency.
0xa5d0 [RW    04]         FELIG_LANE_CONFIG_18_GBT_LB_ENABLE                 0x0  FELIG GBT direct loopback enable. 0:disabled, 1:enabled.
0xa5d0 [RW    03]         FELIG_LANE_CONFIG_18_GBH_LB_ENABLE                 0x0  FELIG GTH direct loopback enable. 0:disabled, 1:enabled.
0xa5d0 [RW    02]            FELIG_LANE_CONFIG_18_L1A_SOURCE                 0x0  FELIG L1A data source select.  0:from local counter, 1:from FELIX.
0xa5d0 [RW    01]        FELIG_LANE_CONFIG_18_GBT_EMU_SOURCE                 0x0  FELIG emulation data source select.  0:state-machine emulator, 
                                                                                  1:ram-based emulator.
0xa5d0 [RW    00]             FELIG_LANE_CONFIG_18_FG_SOURCE                 0x0  FELIG link check data source selection control.  0:normal operation, 
                                                                                  1:PRBS link checker (not elink emulation data)
0xa5e0 [RW 63:42]          FELIG_LANE_CONFIG_19_B_CH_BIT_SEL            0x000000  When OFFSET_EN is 1. this directly sets the output frequency. 
                                                                                  within the given adjustment range.
0xa5e0 [RW 41:35]          FELIG_LANE_CONFIG_19_A_CH_BIT_SEL                0x00  Selects the bit from the received FELIX data from which to extract 
                                                                                  the L1A.
0xa5e0 [RW 34:30]         FELIG_LANE_CONFIG_19_LB_FIFO_DELAY                0x00  When the GTH or GTB loopback is enabled, this controls the loopback 
                                                                                  latency in clock cycles.
0xa5e0 [RW    07]            FELIG_LANE_CONFIG_19_ELINK_SYNC                 0x0  When set, synchronizes the elink word boundaries.  Must be set 
                                                                                  back to 0 to resume normal operation.
0xa5e0 [RW    06]       FELIG_LANE_CONFIG_19_PICXO_OFFEST_EN                 0x0  FELIG TX frequency override. 0:frequency tracking enabled, 1:TX 
                                                                                  frequency set by PICXO_OFFSET_PPM.
0xa5e0 [RW    05]               FELIG_LANE_CONFIG_19_PI_HOLD                 0x0  FELIG phase-interpolator hold. 0:frequency tracking enabled, 
                                                                                  1:freeze TX frequency.
0xa5e0 [RW    04]         FELIG_LANE_CONFIG_19_GBT_LB_ENABLE                 0x0  FELIG GBT direct loopback enable. 0:disabled, 1:enabled.
0xa5e0 [RW    03]         FELIG_LANE_CONFIG_19_GBH_LB_ENABLE                 0x0  FELIG GTH direct loopback enable. 0:disabled, 1:enabled.
0xa5e0 [RW    02]            FELIG_LANE_CONFIG_19_L1A_SOURCE                 0x0  FELIG L1A data source select.  0:from local counter, 1:from FELIX.
0xa5e0 [RW    01]        FELIG_LANE_CONFIG_19_GBT_EMU_SOURCE                 0x0  FELIG emulation data source select.  0:state-machine emulator, 
                                                                                  1:ram-based emulator.
0xa5e0 [RW    00]             FELIG_LANE_CONFIG_19_FG_SOURCE                 0x0  FELIG link check data source selection control.  0:normal operation, 
                                                                                  1:PRBS link checker (not elink emulation data)
0xa5f0 [RW 63:42]          FELIG_LANE_CONFIG_20_B_CH_BIT_SEL            0x000000  When OFFSET_EN is 1. this directly sets the output frequency. 
                                                                                  within the given adjustment range.
0xa5f0 [RW 41:35]          FELIG_LANE_CONFIG_20_A_CH_BIT_SEL                0x00  Selects the bit from the received FELIX data from which to extract 
                                                                                  the L1A.
0xa5f0 [RW 34:30]         FELIG_LANE_CONFIG_20_LB_FIFO_DELAY                0x00  When the GTH or GTB loopback is enabled, this controls the loopback 
                                                                                  latency in clock cycles.
0xa5f0 [RW    07]            FELIG_LANE_CONFIG_20_ELINK_SYNC                 0x0  When set, synchronizes the elink word boundaries.  Must be set 
                                                                                  back to 0 to resume normal operation.
0xa5f0 [RW    06]       FELIG_LANE_CONFIG_20_PICXO_OFFEST_EN                 0x0  FELIG TX frequency override. 0:frequency tracking enabled, 1:TX 
                                                                                  frequency set by PICXO_OFFSET_PPM.
0xa5f0 [RW    05]               FELIG_LANE_CONFIG_20_PI_HOLD                 0x0  FELIG phase-interpolator hold. 0:frequency tracking enabled, 
                                                                                  1:freeze TX frequency.
0xa5f0 [RW    04]         FELIG_LANE_CONFIG_20_GBT_LB_ENABLE                 0x0  FELIG GBT direct loopback enable. 0:disabled, 1:enabled.
0xa5f0 [RW    03]         FELIG_LANE_CONFIG_20_GBH_LB_ENABLE                 0x0  FELIG GTH direct loopback enable. 0:disabled, 1:enabled.
0xa5f0 [RW    02]            FELIG_LANE_CONFIG_20_L1A_SOURCE                 0x0  FELIG L1A data source select.  0:from local counter, 1:from FELIX.
0xa5f0 [RW    01]        FELIG_LANE_CONFIG_20_GBT_EMU_SOURCE                 0x0  FELIG emulation data source select.  0:state-machine emulator, 
                                                                                  1:ram-based emulator.
0xa5f0 [RW    00]             FELIG_LANE_CONFIG_20_FG_SOURCE                 0x0  FELIG link check data source selection control.  0:normal operation, 
                                                                                  1:PRBS link checker (not elink emulation data)
0xa600 [RW 63:42]          FELIG_LANE_CONFIG_21_B_CH_BIT_SEL            0x000000  When OFFSET_EN is 1. this directly sets the output frequency. 
                                                                                  within the given adjustment range.
0xa600 [RW 41:35]          FELIG_LANE_CONFIG_21_A_CH_BIT_SEL                0x00  Selects the bit from the received FELIX data from which to extract 
                                                                                  the L1A.
0xa600 [RW 34:30]         FELIG_LANE_CONFIG_21_LB_FIFO_DELAY                0x00  When the GTH or GTB loopback is enabled, this controls the loopback 
                                                                                  latency in clock cycles.
0xa600 [RW    07]            FELIG_LANE_CONFIG_21_ELINK_SYNC                 0x0  When set, synchronizes the elink word boundaries.  Must be set 
                                                                                  back to 0 to resume normal operation.
0xa600 [RW    06]       FELIG_LANE_CONFIG_21_PICXO_OFFEST_EN                 0x0  FELIG TX frequency override. 0:frequency tracking enabled, 1:TX 
                                                                                  frequency set by PICXO_OFFSET_PPM.
0xa600 [RW    05]               FELIG_LANE_CONFIG_21_PI_HOLD                 0x0  FELIG phase-interpolator hold. 0:frequency tracking enabled, 
                                                                                  1:freeze TX frequency.
0xa600 [RW    04]         FELIG_LANE_CONFIG_21_GBT_LB_ENABLE                 0x0  FELIG GBT direct loopback enable. 0:disabled, 1:enabled.
0xa600 [RW    03]         FELIG_LANE_CONFIG_21_GBH_LB_ENABLE                 0x0  FELIG GTH direct loopback enable. 0:disabled, 1:enabled.
0xa600 [RW    02]            FELIG_LANE_CONFIG_21_L1A_SOURCE                 0x0  FELIG L1A data source select.  0:from local counter, 1:from FELIX.
0xa600 [RW    01]        FELIG_LANE_CONFIG_21_GBT_EMU_SOURCE                 0x0  FELIG emulation data source select.  0:state-machine emulator, 
                                                                                  1:ram-based emulator.
0xa600 [RW    00]             FELIG_LANE_CONFIG_21_FG_SOURCE                 0x0  FELIG link check data source selection control.  0:normal operation, 
                                                                                  1:PRBS link checker (not elink emulation data)
0xa610 [RW 63:42]          FELIG_LANE_CONFIG_22_B_CH_BIT_SEL            0x000000  When OFFSET_EN is 1. this directly sets the output frequency. 
                                                                                  within the given adjustment range.
0xa610 [RW 41:35]          FELIG_LANE_CONFIG_22_A_CH_BIT_SEL                0x00  Selects the bit from the received FELIX data from which to extract 
                                                                                  the L1A.
0xa610 [RW 34:30]         FELIG_LANE_CONFIG_22_LB_FIFO_DELAY                0x00  When the GTH or GTB loopback is enabled, this controls the loopback 
                                                                                  latency in clock cycles.
0xa610 [RW    07]            FELIG_LANE_CONFIG_22_ELINK_SYNC                 0x0  When set, synchronizes the elink word boundaries.  Must be set 
                                                                                  back to 0 to resume normal operation.
0xa610 [RW    06]       FELIG_LANE_CONFIG_22_PICXO_OFFEST_EN                 0x0  FELIG TX frequency override. 0:frequency tracking enabled, 1:TX 
                                                                                  frequency set by PICXO_OFFSET_PPM.
0xa610 [RW    05]               FELIG_LANE_CONFIG_22_PI_HOLD                 0x0  FELIG phase-interpolator hold. 0:frequency tracking enabled, 
                                                                                  1:freeze TX frequency.
0xa610 [RW    04]         FELIG_LANE_CONFIG_22_GBT_LB_ENABLE                 0x0  FELIG GBT direct loopback enable. 0:disabled, 1:enabled.
0xa610 [RW    03]         FELIG_LANE_CONFIG_22_GBH_LB_ENABLE                 0x0  FELIG GTH direct loopback enable. 0:disabled, 1:enabled.
0xa610 [RW    02]            FELIG_LANE_CONFIG_22_L1A_SOURCE                 0x0  FELIG L1A data source select.  0:from local counter, 1:from FELIX.
0xa610 [RW    01]        FELIG_LANE_CONFIG_22_GBT_EMU_SOURCE                 0x0  FELIG emulation data source select.  0:state-machine emulator, 
                                                                                  1:ram-based emulator.
0xa610 [RW    00]             FELIG_LANE_CONFIG_22_FG_SOURCE                 0x0  FELIG link check data source selection control.  0:normal operation, 
                                                                                  1:PRBS link checker (not elink emulation data)
0xa620 [RW 63:42]          FELIG_LANE_CONFIG_23_B_CH_BIT_SEL            0x000000  When OFFSET_EN is 1. this directly sets the output frequency. 
                                                                                  within the given adjustment range.
0xa620 [RW 41:35]          FELIG_LANE_CONFIG_23_A_CH_BIT_SEL                0x00  Selects the bit from the received FELIX data from which to extract 
                                                                                  the L1A.
0xa620 [RW 34:30]         FELIG_LANE_CONFIG_23_LB_FIFO_DELAY                0x00  When the GTH or GTB loopback is enabled, this controls the loopback 
                                                                                  latency in clock cycles.
0xa620 [RW    07]            FELIG_LANE_CONFIG_23_ELINK_SYNC                 0x0  When set, synchronizes the elink word boundaries.  Must be set 
                                                                                  back to 0 to resume normal operation.
0xa620 [RW    06]       FELIG_LANE_CONFIG_23_PICXO_OFFEST_EN                 0x0  FELIG TX frequency override. 0:frequency tracking enabled, 1:TX 
                                                                                  frequency set by PICXO_OFFSET_PPM.
0xa620 [RW    05]               FELIG_LANE_CONFIG_23_PI_HOLD                 0x0  FELIG phase-interpolator hold. 0:frequency tracking enabled, 
                                                                                  1:freeze TX frequency.
0xa620 [RW    04]         FELIG_LANE_CONFIG_23_GBT_LB_ENABLE                 0x0  FELIG GBT direct loopback enable. 0:disabled, 1:enabled.
0xa620 [RW    03]         FELIG_LANE_CONFIG_23_GBH_LB_ENABLE                 0x0  FELIG GTH direct loopback enable. 0:disabled, 1:enabled.
0xa620 [RW    02]            FELIG_LANE_CONFIG_23_L1A_SOURCE                 0x0  FELIG L1A data source select.  0:from local counter, 1:from FELIX.
0xa620 [RW    01]        FELIG_LANE_CONFIG_23_GBT_EMU_SOURCE                 0x0  FELIG emulation data source select.  0:state-machine emulator, 
                                                                                  1:ram-based emulator.
0xa620 [RW    00]             FELIG_LANE_CONFIG_23_FG_SOURCE                 0x0  FELIG link check data source selection control.  0:normal operation, 
                                                                                  1:PRBS link checker (not elink emulation data)
0xa630 [R  63:40]                    FELIG_MON_TTC_0_00_L1ID            0x000000  Live TTC data monitor.
0xa630 [R  39:32]                   FELIG_MON_TTC_0_00_XL1ID                0x00  Live TTC data monitor.
0xa630 [R  31:20]                    FELIG_MON_TTC_0_00_BCID               0x000  Live TTC data monitor.
0xa630 [R  19:16]               FELIG_MON_TTC_0_00_RESERVED0                 0x0  Live TTC data monitor.
0xa630 [R  15:08]                     FELIG_MON_TTC_0_00_LEN                0x00  Live TTC data monitor.
0xa630 [R  07:00]                     FELIG_MON_TTC_0_00_FMT                0x00  Live TTC data monitor.
0xa640 [R  63:40]                    FELIG_MON_TTC_0_01_L1ID            0x000000  Live TTC data monitor.
0xa640 [R  39:32]                   FELIG_MON_TTC_0_01_XL1ID                0x00  Live TTC data monitor.
0xa640 [R  31:20]                    FELIG_MON_TTC_0_01_BCID               0x000  Live TTC data monitor.
0xa640 [R  19:16]               FELIG_MON_TTC_0_01_RESERVED0                 0x0  Live TTC data monitor.
0xa640 [R  15:08]                     FELIG_MON_TTC_0_01_LEN                0x00  Live TTC data monitor.
0xa640 [R  07:00]                     FELIG_MON_TTC_0_01_FMT                0x00  Live TTC data monitor.
0xa650 [R  63:40]                    FELIG_MON_TTC_0_02_L1ID            0x000000  Live TTC data monitor.
0xa650 [R  39:32]                   FELIG_MON_TTC_0_02_XL1ID                0x00  Live TTC data monitor.
0xa650 [R  31:20]                    FELIG_MON_TTC_0_02_BCID               0x000  Live TTC data monitor.
0xa650 [R  19:16]               FELIG_MON_TTC_0_02_RESERVED0                 0x0  Live TTC data monitor.
0xa650 [R  15:08]                     FELIG_MON_TTC_0_02_LEN                0x00  Live TTC data monitor.
0xa650 [R  07:00]                     FELIG_MON_TTC_0_02_FMT                0x00  Live TTC data monitor.
0xa660 [R  63:40]                    FELIG_MON_TTC_0_03_L1ID            0x000000  Live TTC data monitor.
0xa660 [R  39:32]                   FELIG_MON_TTC_0_03_XL1ID                0x00  Live TTC data monitor.
0xa660 [R  31:20]                    FELIG_MON_TTC_0_03_BCID               0x000  Live TTC data monitor.
0xa660 [R  19:16]               FELIG_MON_TTC_0_03_RESERVED0                 0x0  Live TTC data monitor.
0xa660 [R  15:08]                     FELIG_MON_TTC_0_03_LEN                0x00  Live TTC data monitor.
0xa660 [R  07:00]                     FELIG_MON_TTC_0_03_FMT                0x00  Live TTC data monitor.
0xa670 [R  63:40]                    FELIG_MON_TTC_0_04_L1ID            0x000000  Live TTC data monitor.
0xa670 [R  39:32]                   FELIG_MON_TTC_0_04_XL1ID                0x00  Live TTC data monitor.
0xa670 [R  31:20]                    FELIG_MON_TTC_0_04_BCID               0x000  Live TTC data monitor.
0xa670 [R  19:16]               FELIG_MON_TTC_0_04_RESERVED0                 0x0  Live TTC data monitor.
0xa670 [R  15:08]                     FELIG_MON_TTC_0_04_LEN                0x00  Live TTC data monitor.
0xa670 [R  07:00]                     FELIG_MON_TTC_0_04_FMT                0x00  Live TTC data monitor.
0xa680 [R  63:40]                    FELIG_MON_TTC_0_05_L1ID            0x000000  Live TTC data monitor.
0xa680 [R  39:32]                   FELIG_MON_TTC_0_05_XL1ID                0x00  Live TTC data monitor.
0xa680 [R  31:20]                    FELIG_MON_TTC_0_05_BCID               0x000  Live TTC data monitor.
0xa680 [R  19:16]               FELIG_MON_TTC_0_05_RESERVED0                 0x0  Live TTC data monitor.
0xa680 [R  15:08]                     FELIG_MON_TTC_0_05_LEN                0x00  Live TTC data monitor.
0xa680 [R  07:00]                     FELIG_MON_TTC_0_05_FMT                0x00  Live TTC data monitor.
0xa690 [R  63:40]                    FELIG_MON_TTC_0_06_L1ID            0x000000  Live TTC data monitor.
0xa690 [R  39:32]                   FELIG_MON_TTC_0_06_XL1ID                0x00  Live TTC data monitor.
0xa690 [R  31:20]                    FELIG_MON_TTC_0_06_BCID               0x000  Live TTC data monitor.
0xa690 [R  19:16]               FELIG_MON_TTC_0_06_RESERVED0                 0x0  Live TTC data monitor.
0xa690 [R  15:08]                     FELIG_MON_TTC_0_06_LEN                0x00  Live TTC data monitor.
0xa690 [R  07:00]                     FELIG_MON_TTC_0_06_FMT                0x00  Live TTC data monitor.
0xa6a0 [R  63:40]                    FELIG_MON_TTC_0_07_L1ID            0x000000  Live TTC data monitor.
0xa6a0 [R  39:32]                   FELIG_MON_TTC_0_07_XL1ID                0x00  Live TTC data monitor.
0xa6a0 [R  31:20]                    FELIG_MON_TTC_0_07_BCID               0x000  Live TTC data monitor.
0xa6a0 [R  19:16]               FELIG_MON_TTC_0_07_RESERVED0                 0x0  Live TTC data monitor.
0xa6a0 [R  15:08]                     FELIG_MON_TTC_0_07_LEN                0x00  Live TTC data monitor.
0xa6a0 [R  07:00]                     FELIG_MON_TTC_0_07_FMT                0x00  Live TTC data monitor.
0xa6b0 [R  63:40]                    FELIG_MON_TTC_0_08_L1ID            0x000000  Live TTC data monitor.
0xa6b0 [R  39:32]                   FELIG_MON_TTC_0_08_XL1ID                0x00  Live TTC data monitor.
0xa6b0 [R  31:20]                    FELIG_MON_TTC_0_08_BCID               0x000  Live TTC data monitor.
0xa6b0 [R  19:16]               FELIG_MON_TTC_0_08_RESERVED0                 0x0  Live TTC data monitor.
0xa6b0 [R  15:08]                     FELIG_MON_TTC_0_08_LEN                0x00  Live TTC data monitor.
0xa6b0 [R  07:00]                     FELIG_MON_TTC_0_08_FMT                0x00  Live TTC data monitor.
0xa6c0 [R  63:40]                    FELIG_MON_TTC_0_09_L1ID            0x000000  Live TTC data monitor.
0xa6c0 [R  39:32]                   FELIG_MON_TTC_0_09_XL1ID                0x00  Live TTC data monitor.
0xa6c0 [R  31:20]                    FELIG_MON_TTC_0_09_BCID               0x000  Live TTC data monitor.
0xa6c0 [R  19:16]               FELIG_MON_TTC_0_09_RESERVED0                 0x0  Live TTC data monitor.
0xa6c0 [R  15:08]                     FELIG_MON_TTC_0_09_LEN                0x00  Live TTC data monitor.
0xa6c0 [R  07:00]                     FELIG_MON_TTC_0_09_FMT                0x00  Live TTC data monitor.
0xa6d0 [R  63:40]                    FELIG_MON_TTC_0_10_L1ID            0x000000  Live TTC data monitor.
0xa6d0 [R  39:32]                   FELIG_MON_TTC_0_10_XL1ID                0x00  Live TTC data monitor.
0xa6d0 [R  31:20]                    FELIG_MON_TTC_0_10_BCID               0x000  Live TTC data monitor.
0xa6d0 [R  19:16]               FELIG_MON_TTC_0_10_RESERVED0                 0x0  Live TTC data monitor.
0xa6d0 [R  15:08]                     FELIG_MON_TTC_0_10_LEN                0x00  Live TTC data monitor.
0xa6d0 [R  07:00]                     FELIG_MON_TTC_0_10_FMT                0x00  Live TTC data monitor.
0xa6e0 [R  63:40]                    FELIG_MON_TTC_0_11_L1ID            0x000000  Live TTC data monitor.
0xa6e0 [R  39:32]                   FELIG_MON_TTC_0_11_XL1ID                0x00  Live TTC data monitor.
0xa6e0 [R  31:20]                    FELIG_MON_TTC_0_11_BCID               0x000  Live TTC data monitor.
0xa6e0 [R  19:16]               FELIG_MON_TTC_0_11_RESERVED0                 0x0  Live TTC data monitor.
0xa6e0 [R  15:08]                     FELIG_MON_TTC_0_11_LEN                0x00  Live TTC data monitor.
0xa6e0 [R  07:00]                     FELIG_MON_TTC_0_11_FMT                0x00  Live TTC data monitor.
0xa6f0 [R  63:40]                    FELIG_MON_TTC_0_12_L1ID            0x000000  Live TTC data monitor.
0xa6f0 [R  39:32]                   FELIG_MON_TTC_0_12_XL1ID                0x00  Live TTC data monitor.
0xa6f0 [R  31:20]                    FELIG_MON_TTC_0_12_BCID               0x000  Live TTC data monitor.
0xa6f0 [R  19:16]               FELIG_MON_TTC_0_12_RESERVED0                 0x0  Live TTC data monitor.
0xa6f0 [R  15:08]                     FELIG_MON_TTC_0_12_LEN                0x00  Live TTC data monitor.
0xa6f0 [R  07:00]                     FELIG_MON_TTC_0_12_FMT                0x00  Live TTC data monitor.
0xa700 [R  63:40]                    FELIG_MON_TTC_0_13_L1ID            0x000000  Live TTC data monitor.
0xa700 [R  39:32]                   FELIG_MON_TTC_0_13_XL1ID                0x00  Live TTC data monitor.
0xa700 [R  31:20]                    FELIG_MON_TTC_0_13_BCID               0x000  Live TTC data monitor.
0xa700 [R  19:16]               FELIG_MON_TTC_0_13_RESERVED0                 0x0  Live TTC data monitor.
0xa700 [R  15:08]                     FELIG_MON_TTC_0_13_LEN                0x00  Live TTC data monitor.
0xa700 [R  07:00]                     FELIG_MON_TTC_0_13_FMT                0x00  Live TTC data monitor.
0xa710 [R  63:40]                    FELIG_MON_TTC_0_14_L1ID            0x000000  Live TTC data monitor.
0xa710 [R  39:32]                   FELIG_MON_TTC_0_14_XL1ID                0x00  Live TTC data monitor.
0xa710 [R  31:20]                    FELIG_MON_TTC_0_14_BCID               0x000  Live TTC data monitor.
0xa710 [R  19:16]               FELIG_MON_TTC_0_14_RESERVED0                 0x0  Live TTC data monitor.
0xa710 [R  15:08]                     FELIG_MON_TTC_0_14_LEN                0x00  Live TTC data monitor.
0xa710 [R  07:00]                     FELIG_MON_TTC_0_14_FMT                0x00  Live TTC data monitor.
0xa720 [R  63:40]                    FELIG_MON_TTC_0_15_L1ID            0x000000  Live TTC data monitor.
0xa720 [R  39:32]                   FELIG_MON_TTC_0_15_XL1ID                0x00  Live TTC data monitor.
0xa720 [R  31:20]                    FELIG_MON_TTC_0_15_BCID               0x000  Live TTC data monitor.
0xa720 [R  19:16]               FELIG_MON_TTC_0_15_RESERVED0                 0x0  Live TTC data monitor.
0xa720 [R  15:08]                     FELIG_MON_TTC_0_15_LEN                0x00  Live TTC data monitor.
0xa720 [R  07:00]                     FELIG_MON_TTC_0_15_FMT                0x00  Live TTC data monitor.
0xa730 [R  63:40]                    FELIG_MON_TTC_0_16_L1ID            0x000000  Live TTC data monitor.
0xa730 [R  39:32]                   FELIG_MON_TTC_0_16_XL1ID                0x00  Live TTC data monitor.
0xa730 [R  31:20]                    FELIG_MON_TTC_0_16_BCID               0x000  Live TTC data monitor.
0xa730 [R  19:16]               FELIG_MON_TTC_0_16_RESERVED0                 0x0  Live TTC data monitor.
0xa730 [R  15:08]                     FELIG_MON_TTC_0_16_LEN                0x00  Live TTC data monitor.
0xa730 [R  07:00]                     FELIG_MON_TTC_0_16_FMT                0x00  Live TTC data monitor.
0xa740 [R  63:40]                    FELIG_MON_TTC_0_17_L1ID            0x000000  Live TTC data monitor.
0xa740 [R  39:32]                   FELIG_MON_TTC_0_17_XL1ID                0x00  Live TTC data monitor.
0xa740 [R  31:20]                    FELIG_MON_TTC_0_17_BCID               0x000  Live TTC data monitor.
0xa740 [R  19:16]               FELIG_MON_TTC_0_17_RESERVED0                 0x0  Live TTC data monitor.
0xa740 [R  15:08]                     FELIG_MON_TTC_0_17_LEN                0x00  Live TTC data monitor.
0xa740 [R  07:00]                     FELIG_MON_TTC_0_17_FMT                0x00  Live TTC data monitor.
0xa750 [R  63:40]                    FELIG_MON_TTC_0_18_L1ID            0x000000  Live TTC data monitor.
0xa750 [R  39:32]                   FELIG_MON_TTC_0_18_XL1ID                0x00  Live TTC data monitor.
0xa750 [R  31:20]                    FELIG_MON_TTC_0_18_BCID               0x000  Live TTC data monitor.
0xa750 [R  19:16]               FELIG_MON_TTC_0_18_RESERVED0                 0x0  Live TTC data monitor.
0xa750 [R  15:08]                     FELIG_MON_TTC_0_18_LEN                0x00  Live TTC data monitor.
0xa750 [R  07:00]                     FELIG_MON_TTC_0_18_FMT                0x00  Live TTC data monitor.
0xa760 [R  63:40]                    FELIG_MON_TTC_0_19_L1ID            0x000000  Live TTC data monitor.
0xa760 [R  39:32]                   FELIG_MON_TTC_0_19_XL1ID                0x00  Live TTC data monitor.
0xa760 [R  31:20]                    FELIG_MON_TTC_0_19_BCID               0x000  Live TTC data monitor.
0xa760 [R  19:16]               FELIG_MON_TTC_0_19_RESERVED0                 0x0  Live TTC data monitor.
0xa760 [R  15:08]                     FELIG_MON_TTC_0_19_LEN                0x00  Live TTC data monitor.
0xa760 [R  07:00]                     FELIG_MON_TTC_0_19_FMT                0x00  Live TTC data monitor.
0xa770 [R  63:40]                    FELIG_MON_TTC_0_20_L1ID            0x000000  Live TTC data monitor.
0xa770 [R  39:32]                   FELIG_MON_TTC_0_20_XL1ID                0x00  Live TTC data monitor.
0xa770 [R  31:20]                    FELIG_MON_TTC_0_20_BCID               0x000  Live TTC data monitor.
0xa770 [R  19:16]               FELIG_MON_TTC_0_20_RESERVED0                 0x0  Live TTC data monitor.
0xa770 [R  15:08]                     FELIG_MON_TTC_0_20_LEN                0x00  Live TTC data monitor.
0xa770 [R  07:00]                     FELIG_MON_TTC_0_20_FMT                0x00  Live TTC data monitor.
0xa780 [R  63:40]                    FELIG_MON_TTC_0_21_L1ID            0x000000  Live TTC data monitor.
0xa780 [R  39:32]                   FELIG_MON_TTC_0_21_XL1ID                0x00  Live TTC data monitor.
0xa780 [R  31:20]                    FELIG_MON_TTC_0_21_BCID               0x000  Live TTC data monitor.
0xa780 [R  19:16]               FELIG_MON_TTC_0_21_RESERVED0                 0x0  Live TTC data monitor.
0xa780 [R  15:08]                     FELIG_MON_TTC_0_21_LEN                0x00  Live TTC data monitor.
0xa780 [R  07:00]                     FELIG_MON_TTC_0_21_FMT                0x00  Live TTC data monitor.
0xa790 [R  63:40]                    FELIG_MON_TTC_0_22_L1ID            0x000000  Live TTC data monitor.
0xa790 [R  39:32]                   FELIG_MON_TTC_0_22_XL1ID                0x00  Live TTC data monitor.
0xa790 [R  31:20]                    FELIG_MON_TTC_0_22_BCID               0x000  Live TTC data monitor.
0xa790 [R  19:16]               FELIG_MON_TTC_0_22_RESERVED0                 0x0  Live TTC data monitor.
0xa790 [R  15:08]                     FELIG_MON_TTC_0_22_LEN                0x00  Live TTC data monitor.
0xa790 [R  07:00]                     FELIG_MON_TTC_0_22_FMT                0x00  Live TTC data monitor.
0xa7a0 [R  63:40]                    FELIG_MON_TTC_0_23_L1ID            0x000000  Live TTC data monitor.
0xa7a0 [R  39:32]                   FELIG_MON_TTC_0_23_XL1ID                0x00  Live TTC data monitor.
0xa7a0 [R  31:20]                    FELIG_MON_TTC_0_23_BCID               0x000  Live TTC data monitor.
0xa7a0 [R  19:16]               FELIG_MON_TTC_0_23_RESERVED0                 0x0  Live TTC data monitor.
0xa7a0 [R  15:08]                     FELIG_MON_TTC_0_23_LEN                0x00  Live TTC data monitor.
0xa7a0 [R  07:00]                     FELIG_MON_TTC_0_23_FMT                0x00  Live TTC data monitor.
0xa7b0 [R  63:48]               FELIG_MON_TTC_1_00_RESERVED1              0x0000  Live TTC data monitor.
0xa7b0 [R  47:32]            FELIG_MON_TTC_1_00_TRIGGER_TYPE              0x0000  Live TTC data monitor.
0xa7b0 [R  31:00]                   FELIG_MON_TTC_1_00_ORBIT          0x00000000  Live TTC data monitor.
0xa7c0 [R  63:48]               FELIG_MON_TTC_1_01_RESERVED1              0x0000  Live TTC data monitor.
0xa7c0 [R  47:32]            FELIG_MON_TTC_1_01_TRIGGER_TYPE              0x0000  Live TTC data monitor.
0xa7c0 [R  31:00]                   FELIG_MON_TTC_1_01_ORBIT          0x00000000  Live TTC data monitor.
0xa7d0 [R  63:48]               FELIG_MON_TTC_1_02_RESERVED1              0x0000  Live TTC data monitor.
0xa7d0 [R  47:32]            FELIG_MON_TTC_1_02_TRIGGER_TYPE              0x0000  Live TTC data monitor.
0xa7d0 [R  31:00]                   FELIG_MON_TTC_1_02_ORBIT          0x00000000  Live TTC data monitor.
0xa7e0 [R  63:48]               FELIG_MON_TTC_1_03_RESERVED1              0x0000  Live TTC data monitor.
0xa7e0 [R  47:32]            FELIG_MON_TTC_1_03_TRIGGER_TYPE              0x0000  Live TTC data monitor.
0xa7e0 [R  31:00]                   FELIG_MON_TTC_1_03_ORBIT          0x00000000  Live TTC data monitor.
0xa7f0 [R  63:48]               FELIG_MON_TTC_1_04_RESERVED1              0x0000  Live TTC data monitor.
0xa7f0 [R  47:32]            FELIG_MON_TTC_1_04_TRIGGER_TYPE              0x0000  Live TTC data monitor.
0xa7f0 [R  31:00]                   FELIG_MON_TTC_1_04_ORBIT          0x00000000  Live TTC data monitor.
0xa800 [R  63:48]               FELIG_MON_TTC_1_05_RESERVED1              0x0000  Live TTC data monitor.
0xa800 [R  47:32]            FELIG_MON_TTC_1_05_TRIGGER_TYPE              0x0000  Live TTC data monitor.
0xa800 [R  31:00]                   FELIG_MON_TTC_1_05_ORBIT          0x00000000  Live TTC data monitor.
0xa810 [R  63:48]               FELIG_MON_TTC_1_06_RESERVED1              0x0000  Live TTC data monitor.
0xa810 [R  47:32]            FELIG_MON_TTC_1_06_TRIGGER_TYPE              0x0000  Live TTC data monitor.
0xa810 [R  31:00]                   FELIG_MON_TTC_1_06_ORBIT          0x00000000  Live TTC data monitor.
0xa820 [R  63:48]               FELIG_MON_TTC_1_07_RESERVED1              0x0000  Live TTC data monitor.
0xa820 [R  47:32]            FELIG_MON_TTC_1_07_TRIGGER_TYPE              0x0000  Live TTC data monitor.
0xa820 [R  31:00]                   FELIG_MON_TTC_1_07_ORBIT          0x00000000  Live TTC data monitor.
0xa830 [R  63:48]               FELIG_MON_TTC_1_08_RESERVED1              0x0000  Live TTC data monitor.
0xa830 [R  47:32]            FELIG_MON_TTC_1_08_TRIGGER_TYPE              0x0000  Live TTC data monitor.
0xa830 [R  31:00]                   FELIG_MON_TTC_1_08_ORBIT          0x00000000  Live TTC data monitor.
0xa840 [R  63:48]               FELIG_MON_TTC_1_09_RESERVED1              0x0000  Live TTC data monitor.
0xa840 [R  47:32]            FELIG_MON_TTC_1_09_TRIGGER_TYPE              0x0000  Live TTC data monitor.
0xa840 [R  31:00]                   FELIG_MON_TTC_1_09_ORBIT          0x00000000  Live TTC data monitor.
0xa850 [R  63:48]               FELIG_MON_TTC_1_10_RESERVED1              0x0000  Live TTC data monitor.
0xa850 [R  47:32]            FELIG_MON_TTC_1_10_TRIGGER_TYPE              0x0000  Live TTC data monitor.
0xa850 [R  31:00]                   FELIG_MON_TTC_1_10_ORBIT          0x00000000  Live TTC data monitor.
0xa860 [R  63:48]               FELIG_MON_TTC_1_11_RESERVED1              0x0000  Live TTC data monitor.
0xa860 [R  47:32]            FELIG_MON_TTC_1_11_TRIGGER_TYPE              0x0000  Live TTC data monitor.
0xa860 [R  31:00]                   FELIG_MON_TTC_1_11_ORBIT          0x00000000  Live TTC data monitor.
0xa870 [R  63:48]               FELIG_MON_TTC_1_12_RESERVED1              0x0000  Live TTC data monitor.
0xa870 [R  47:32]            FELIG_MON_TTC_1_12_TRIGGER_TYPE              0x0000  Live TTC data monitor.
0xa870 [R  31:00]                   FELIG_MON_TTC_1_12_ORBIT          0x00000000  Live TTC data monitor.
0xa880 [R  63:48]               FELIG_MON_TTC_1_13_RESERVED1              0x0000  Live TTC data monitor.
0xa880 [R  47:32]            FELIG_MON_TTC_1_13_TRIGGER_TYPE              0x0000  Live TTC data monitor.
0xa880 [R  31:00]                   FELIG_MON_TTC_1_13_ORBIT          0x00000000  Live TTC data monitor.
0xa890 [R  63:48]               FELIG_MON_TTC_1_14_RESERVED1              0x0000  Live TTC data monitor.
0xa890 [R  47:32]            FELIG_MON_TTC_1_14_TRIGGER_TYPE              0x0000  Live TTC data monitor.
0xa890 [R  31:00]                   FELIG_MON_TTC_1_14_ORBIT          0x00000000  Live TTC data monitor.
0xa8a0 [R  63:48]               FELIG_MON_TTC_1_15_RESERVED1              0x0000  Live TTC data monitor.
0xa8a0 [R  47:32]            FELIG_MON_TTC_1_15_TRIGGER_TYPE              0x0000  Live TTC data monitor.
0xa8a0 [R  31:00]                   FELIG_MON_TTC_1_15_ORBIT          0x00000000  Live TTC data monitor.
0xa8b0 [R  63:48]               FELIG_MON_TTC_1_16_RESERVED1              0x0000  Live TTC data monitor.
0xa8b0 [R  47:32]            FELIG_MON_TTC_1_16_TRIGGER_TYPE              0x0000  Live TTC data monitor.
0xa8b0 [R  31:00]                   FELIG_MON_TTC_1_16_ORBIT          0x00000000  Live TTC data monitor.
0xa8c0 [R  63:48]               FELIG_MON_TTC_1_17_RESERVED1              0x0000  Live TTC data monitor.
0xa8c0 [R  47:32]            FELIG_MON_TTC_1_17_TRIGGER_TYPE              0x0000  Live TTC data monitor.
0xa8c0 [R  31:00]                   FELIG_MON_TTC_1_17_ORBIT          0x00000000  Live TTC data monitor.
0xa8d0 [R  63:48]               FELIG_MON_TTC_1_18_RESERVED1              0x0000  Live TTC data monitor.
0xa8d0 [R  47:32]            FELIG_MON_TTC_1_18_TRIGGER_TYPE              0x0000  Live TTC data monitor.
0xa8d0 [R  31:00]                   FELIG_MON_TTC_1_18_ORBIT          0x00000000  Live TTC data monitor.
0xa8e0 [R  63:48]               FELIG_MON_TTC_1_19_RESERVED1              0x0000  Live TTC data monitor.
0xa8e0 [R  47:32]            FELIG_MON_TTC_1_19_TRIGGER_TYPE              0x0000  Live TTC data monitor.
0xa8e0 [R  31:00]                   FELIG_MON_TTC_1_19_ORBIT          0x00000000  Live TTC data monitor.
0xa8f0 [R  63:48]               FELIG_MON_TTC_1_20_RESERVED1              0x0000  Live TTC data monitor.
0xa8f0 [R  47:32]            FELIG_MON_TTC_1_20_TRIGGER_TYPE              0x0000  Live TTC data monitor.
0xa8f0 [R  31:00]                   FELIG_MON_TTC_1_20_ORBIT          0x00000000  Live TTC data monitor.
0xa900 [R  63:48]               FELIG_MON_TTC_1_21_RESERVED1              0x0000  Live TTC data monitor.
0xa900 [R  47:32]            FELIG_MON_TTC_1_21_TRIGGER_TYPE              0x0000  Live TTC data monitor.
0xa900 [R  31:00]                   FELIG_MON_TTC_1_21_ORBIT          0x00000000  Live TTC data monitor.
0xa910 [R  63:48]               FELIG_MON_TTC_1_22_RESERVED1              0x0000  Live TTC data monitor.
0xa910 [R  47:32]            FELIG_MON_TTC_1_22_TRIGGER_TYPE              0x0000  Live TTC data monitor.
0xa910 [R  31:00]                   FELIG_MON_TTC_1_22_ORBIT          0x00000000  Live TTC data monitor.
0xa920 [R  63:48]               FELIG_MON_TTC_1_23_RESERVED1              0x0000  Live TTC data monitor.
0xa920 [R  47:32]            FELIG_MON_TTC_1_23_TRIGGER_TYPE              0x0000  Live TTC data monitor.
0xa920 [R  31:00]                   FELIG_MON_TTC_1_23_ORBIT          0x00000000  Live TTC data monitor.
0xa930 [R  63:32]          FELIG_MON_COUNTERS_00_SLIDE_COUNT          0x00000000  Counts the number of rx slides commanded by the GBT logic.  Should 
                                                                                  be static once a link is established.
0xa930 [R  31:00]       FELIG_MON_COUNTERS_00_FC_ERROR_COUNT          0x00000000  When FG_DATA_SELECT is 1, this counter reports the number of 
                                                                                  detected data errors.
0xa940 [R  63:32]          FELIG_MON_COUNTERS_01_SLIDE_COUNT          0x00000000  Counts the number of rx slides commanded by the GBT logic.  Should 
                                                                                  be static once a link is established.
0xa940 [R  31:00]       FELIG_MON_COUNTERS_01_FC_ERROR_COUNT          0x00000000  When FG_DATA_SELECT is 1, this counter reports the number of 
                                                                                  detected data errors.
0xa950 [R  63:32]          FELIG_MON_COUNTERS_02_SLIDE_COUNT          0x00000000  Counts the number of rx slides commanded by the GBT logic.  Should 
                                                                                  be static once a link is established.
0xa950 [R  31:00]       FELIG_MON_COUNTERS_02_FC_ERROR_COUNT          0x00000000  When FG_DATA_SELECT is 1, this counter reports the number of 
                                                                                  detected data errors.
0xa960 [R  63:32]          FELIG_MON_COUNTERS_03_SLIDE_COUNT          0x00000000  Counts the number of rx slides commanded by the GBT logic.  Should 
                                                                                  be static once a link is established.
0xa960 [R  31:00]       FELIG_MON_COUNTERS_03_FC_ERROR_COUNT          0x00000000  When FG_DATA_SELECT is 1, this counter reports the number of 
                                                                                  detected data errors.
0xa970 [R  63:32]          FELIG_MON_COUNTERS_04_SLIDE_COUNT          0x00000000  Counts the number of rx slides commanded by the GBT logic.  Should 
                                                                                  be static once a link is established.
0xa970 [R  31:00]       FELIG_MON_COUNTERS_04_FC_ERROR_COUNT          0x00000000  When FG_DATA_SELECT is 1, this counter reports the number of 
                                                                                  detected data errors.
0xa980 [R  63:32]          FELIG_MON_COUNTERS_05_SLIDE_COUNT          0x00000000  Counts the number of rx slides commanded by the GBT logic.  Should 
                                                                                  be static once a link is established.
0xa980 [R  31:00]       FELIG_MON_COUNTERS_05_FC_ERROR_COUNT          0x00000000  When FG_DATA_SELECT is 1, this counter reports the number of 
                                                                                  detected data errors.
0xa990 [R  63:32]          FELIG_MON_COUNTERS_06_SLIDE_COUNT          0x00000000  Counts the number of rx slides commanded by the GBT logic.  Should 
                                                                                  be static once a link is established.
0xa990 [R  31:00]       FELIG_MON_COUNTERS_06_FC_ERROR_COUNT          0x00000000  When FG_DATA_SELECT is 1, this counter reports the number of 
                                                                                  detected data errors.
0xa9a0 [R  63:32]          FELIG_MON_COUNTERS_07_SLIDE_COUNT          0x00000000  Counts the number of rx slides commanded by the GBT logic.  Should 
                                                                                  be static once a link is established.
0xa9a0 [R  31:00]       FELIG_MON_COUNTERS_07_FC_ERROR_COUNT          0x00000000  When FG_DATA_SELECT is 1, this counter reports the number of 
                                                                                  detected data errors.
0xa9b0 [R  63:32]          FELIG_MON_COUNTERS_08_SLIDE_COUNT          0x00000000  Counts the number of rx slides commanded by the GBT logic.  Should 
                                                                                  be static once a link is established.
0xa9b0 [R  31:00]       FELIG_MON_COUNTERS_08_FC_ERROR_COUNT          0x00000000  When FG_DATA_SELECT is 1, this counter reports the number of 
                                                                                  detected data errors.
0xa9c0 [R  63:32]          FELIG_MON_COUNTERS_09_SLIDE_COUNT          0x00000000  Counts the number of rx slides commanded by the GBT logic.  Should 
                                                                                  be static once a link is established.
0xa9c0 [R  31:00]       FELIG_MON_COUNTERS_09_FC_ERROR_COUNT          0x00000000  When FG_DATA_SELECT is 1, this counter reports the number of 
                                                                                  detected data errors.
0xa9d0 [R  63:32]          FELIG_MON_COUNTERS_10_SLIDE_COUNT          0x00000000  Counts the number of rx slides commanded by the GBT logic.  Should 
                                                                                  be static once a link is established.
0xa9d0 [R  31:00]       FELIG_MON_COUNTERS_10_FC_ERROR_COUNT          0x00000000  When FG_DATA_SELECT is 1, this counter reports the number of 
                                                                                  detected data errors.
0xa9e0 [R  63:32]          FELIG_MON_COUNTERS_11_SLIDE_COUNT          0x00000000  Counts the number of rx slides commanded by the GBT logic.  Should 
                                                                                  be static once a link is established.
0xa9e0 [R  31:00]       FELIG_MON_COUNTERS_11_FC_ERROR_COUNT          0x00000000  When FG_DATA_SELECT is 1, this counter reports the number of 
                                                                                  detected data errors.
0xa9f0 [R  63:32]          FELIG_MON_COUNTERS_12_SLIDE_COUNT          0x00000000  Counts the number of rx slides commanded by the GBT logic.  Should 
                                                                                  be static once a link is established.
0xa9f0 [R  31:00]       FELIG_MON_COUNTERS_12_FC_ERROR_COUNT          0x00000000  When FG_DATA_SELECT is 1, this counter reports the number of 
                                                                                  detected data errors.
0xaa00 [R  63:32]          FELIG_MON_COUNTERS_13_SLIDE_COUNT          0x00000000  Counts the number of rx slides commanded by the GBT logic.  Should 
                                                                                  be static once a link is established.
0xaa00 [R  31:00]       FELIG_MON_COUNTERS_13_FC_ERROR_COUNT          0x00000000  When FG_DATA_SELECT is 1, this counter reports the number of 
                                                                                  detected data errors.
0xaa10 [R  63:32]          FELIG_MON_COUNTERS_14_SLIDE_COUNT          0x00000000  Counts the number of rx slides commanded by the GBT logic.  Should 
                                                                                  be static once a link is established.
0xaa10 [R  31:00]       FELIG_MON_COUNTERS_14_FC_ERROR_COUNT          0x00000000  When FG_DATA_SELECT is 1, this counter reports the number of 
                                                                                  detected data errors.
0xaa20 [R  63:32]          FELIG_MON_COUNTERS_15_SLIDE_COUNT          0x00000000  Counts the number of rx slides commanded by the GBT logic.  Should 
                                                                                  be static once a link is established.
0xaa20 [R  31:00]       FELIG_MON_COUNTERS_15_FC_ERROR_COUNT          0x00000000  When FG_DATA_SELECT is 1, this counter reports the number of 
                                                                                  detected data errors.
0xaa30 [R  63:32]          FELIG_MON_COUNTERS_16_SLIDE_COUNT          0x00000000  Counts the number of rx slides commanded by the GBT logic.  Should 
                                                                                  be static once a link is established.
0xaa30 [R  31:00]       FELIG_MON_COUNTERS_16_FC_ERROR_COUNT          0x00000000  When FG_DATA_SELECT is 1, this counter reports the number of 
                                                                                  detected data errors.
0xaa40 [R  63:32]          FELIG_MON_COUNTERS_17_SLIDE_COUNT          0x00000000  Counts the number of rx slides commanded by the GBT logic.  Should 
                                                                                  be static once a link is established.
0xaa40 [R  31:00]       FELIG_MON_COUNTERS_17_FC_ERROR_COUNT          0x00000000  When FG_DATA_SELECT is 1, this counter reports the number of 
                                                                                  detected data errors.
0xaa50 [R  63:32]          FELIG_MON_COUNTERS_18_SLIDE_COUNT          0x00000000  Counts the number of rx slides commanded by the GBT logic.  Should 
                                                                                  be static once a link is established.
0xaa50 [R  31:00]       FELIG_MON_COUNTERS_18_FC_ERROR_COUNT          0x00000000  When FG_DATA_SELECT is 1, this counter reports the number of 
                                                                                  detected data errors.
0xaa60 [R  63:32]          FELIG_MON_COUNTERS_19_SLIDE_COUNT          0x00000000  Counts the number of rx slides commanded by the GBT logic.  Should 
                                                                                  be static once a link is established.
0xaa60 [R  31:00]       FELIG_MON_COUNTERS_19_FC_ERROR_COUNT          0x00000000  When FG_DATA_SELECT is 1, this counter reports the number of 
                                                                                  detected data errors.
0xaa70 [R  63:32]          FELIG_MON_COUNTERS_20_SLIDE_COUNT          0x00000000  Counts the number of rx slides commanded by the GBT logic.  Should 
                                                                                  be static once a link is established.
0xaa70 [R  31:00]       FELIG_MON_COUNTERS_20_FC_ERROR_COUNT          0x00000000  When FG_DATA_SELECT is 1, this counter reports the number of 
                                                                                  detected data errors.
0xaa80 [R  63:32]          FELIG_MON_COUNTERS_21_SLIDE_COUNT          0x00000000  Counts the number of rx slides commanded by the GBT logic.  Should 
                                                                                  be static once a link is established.
0xaa80 [R  31:00]       FELIG_MON_COUNTERS_21_FC_ERROR_COUNT          0x00000000  When FG_DATA_SELECT is 1, this counter reports the number of 
                                                                                  detected data errors.
0xaa90 [R  63:32]          FELIG_MON_COUNTERS_22_SLIDE_COUNT          0x00000000  Counts the number of rx slides commanded by the GBT logic.  Should 
                                                                                  be static once a link is established.
0xaa90 [R  31:00]       FELIG_MON_COUNTERS_22_FC_ERROR_COUNT          0x00000000  When FG_DATA_SELECT is 1, this counter reports the number of 
                                                                                  detected data errors.
0xaaa0 [R  63:32]          FELIG_MON_COUNTERS_23_SLIDE_COUNT          0x00000000  Counts the number of rx slides commanded by the GBT logic.  Should 
                                                                                  be static once a link is established.
0xaaa0 [R  31:00]       FELIG_MON_COUNTERS_23_FC_ERROR_COUNT          0x00000000  When FG_DATA_SELECT is 1, this counter reports the number of 
                                                                                  detected data errors.
0xaab0 [R  63:32]                       FELIG_MON_FREQ_00_TX          0x00000000  FELIG regenerated TX clock frequency[Hz].
0xaab0 [R  31:00]                       FELIG_MON_FREQ_00_RX          0x00000000  FELIG recovered RX clock frequency[Hz].
0xaac0 [R  63:32]                       FELIG_MON_FREQ_01_TX          0x00000000  FELIG regenerated TX clock frequency[Hz].
0xaac0 [R  31:00]                       FELIG_MON_FREQ_01_RX          0x00000000  FELIG recovered RX clock frequency[Hz].
0xaad0 [R  63:32]                       FELIG_MON_FREQ_02_TX          0x00000000  FELIG regenerated TX clock frequency[Hz].
0xaad0 [R  31:00]                       FELIG_MON_FREQ_02_RX          0x00000000  FELIG recovered RX clock frequency[Hz].
0xaae0 [R  63:32]                       FELIG_MON_FREQ_03_TX          0x00000000  FELIG regenerated TX clock frequency[Hz].
0xaae0 [R  31:00]                       FELIG_MON_FREQ_03_RX          0x00000000  FELIG recovered RX clock frequency[Hz].
0xaaf0 [R  63:32]                       FELIG_MON_FREQ_04_TX          0x00000000  FELIG regenerated TX clock frequency[Hz].
0xaaf0 [R  31:00]                       FELIG_MON_FREQ_04_RX          0x00000000  FELIG recovered RX clock frequency[Hz].
0xab00 [R  63:32]                       FELIG_MON_FREQ_05_TX          0x00000000  FELIG regenerated TX clock frequency[Hz].
0xab00 [R  31:00]                       FELIG_MON_FREQ_05_RX          0x00000000  FELIG recovered RX clock frequency[Hz].
0xab10 [R  63:32]                       FELIG_MON_FREQ_06_TX          0x00000000  FELIG regenerated TX clock frequency[Hz].
0xab10 [R  31:00]                       FELIG_MON_FREQ_06_RX          0x00000000  FELIG recovered RX clock frequency[Hz].
0xab20 [R  63:32]                       FELIG_MON_FREQ_07_TX          0x00000000  FELIG regenerated TX clock frequency[Hz].
0xab20 [R  31:00]                       FELIG_MON_FREQ_07_RX          0x00000000  FELIG recovered RX clock frequency[Hz].
0xab30 [R  63:32]                       FELIG_MON_FREQ_08_TX          0x00000000  FELIG regenerated TX clock frequency[Hz].
0xab30 [R  31:00]                       FELIG_MON_FREQ_08_RX          0x00000000  FELIG recovered RX clock frequency[Hz].
0xab40 [R  63:32]                       FELIG_MON_FREQ_09_TX          0x00000000  FELIG regenerated TX clock frequency[Hz].
0xab40 [R  31:00]                       FELIG_MON_FREQ_09_RX          0x00000000  FELIG recovered RX clock frequency[Hz].
0xab50 [R  63:32]                       FELIG_MON_FREQ_10_TX          0x00000000  FELIG regenerated TX clock frequency[Hz].
0xab50 [R  31:00]                       FELIG_MON_FREQ_10_RX          0x00000000  FELIG recovered RX clock frequency[Hz].
0xab60 [R  63:32]                       FELIG_MON_FREQ_11_TX          0x00000000  FELIG regenerated TX clock frequency[Hz].
0xab60 [R  31:00]                       FELIG_MON_FREQ_11_RX          0x00000000  FELIG recovered RX clock frequency[Hz].
0xab70 [R  63:32]                       FELIG_MON_FREQ_12_TX          0x00000000  FELIG regenerated TX clock frequency[Hz].
0xab70 [R  31:00]                       FELIG_MON_FREQ_12_RX          0x00000000  FELIG recovered RX clock frequency[Hz].
0xab80 [R  63:32]                       FELIG_MON_FREQ_13_TX          0x00000000  FELIG regenerated TX clock frequency[Hz].
0xab80 [R  31:00]                       FELIG_MON_FREQ_13_RX          0x00000000  FELIG recovered RX clock frequency[Hz].
0xab90 [R  63:32]                       FELIG_MON_FREQ_14_TX          0x00000000  FELIG regenerated TX clock frequency[Hz].
0xab90 [R  31:00]                       FELIG_MON_FREQ_14_RX          0x00000000  FELIG recovered RX clock frequency[Hz].
0xaba0 [R  63:32]                       FELIG_MON_FREQ_15_TX          0x00000000  FELIG regenerated TX clock frequency[Hz].
0xaba0 [R  31:00]                       FELIG_MON_FREQ_15_RX          0x00000000  FELIG recovered RX clock frequency[Hz].
0xabb0 [R  63:32]                       FELIG_MON_FREQ_16_TX          0x00000000  FELIG regenerated TX clock frequency[Hz].
0xabb0 [R  31:00]                       FELIG_MON_FREQ_16_RX          0x00000000  FELIG recovered RX clock frequency[Hz].
0xabc0 [R  63:32]                       FELIG_MON_FREQ_17_TX          0x00000000  FELIG regenerated TX clock frequency[Hz].
0xabc0 [R  31:00]                       FELIG_MON_FREQ_17_RX          0x00000000  FELIG recovered RX clock frequency[Hz].
0xabd0 [R  63:32]                       FELIG_MON_FREQ_18_TX          0x00000000  FELIG regenerated TX clock frequency[Hz].
0xabd0 [R  31:00]                       FELIG_MON_FREQ_18_RX          0x00000000  FELIG recovered RX clock frequency[Hz].
0xabe0 [R  63:32]                       FELIG_MON_FREQ_19_TX          0x00000000  FELIG regenerated TX clock frequency[Hz].
0xabe0 [R  31:00]                       FELIG_MON_FREQ_19_RX          0x00000000  FELIG recovered RX clock frequency[Hz].
0xabf0 [R  63:32]                       FELIG_MON_FREQ_20_TX          0x00000000  FELIG regenerated TX clock frequency[Hz].
0xabf0 [R  31:00]                       FELIG_MON_FREQ_20_RX          0x00000000  FELIG recovered RX clock frequency[Hz].
0xac00 [R  63:32]                       FELIG_MON_FREQ_21_TX          0x00000000  FELIG regenerated TX clock frequency[Hz].
0xac00 [R  31:00]                       FELIG_MON_FREQ_21_RX          0x00000000  FELIG recovered RX clock frequency[Hz].
0xac10 [R  63:32]                       FELIG_MON_FREQ_22_TX          0x00000000  FELIG regenerated TX clock frequency[Hz].
0xac10 [R  31:00]                       FELIG_MON_FREQ_22_RX          0x00000000  FELIG recovered RX clock frequency[Hz].
0xac20 [R  63:32]                       FELIG_MON_FREQ_23_TX          0x00000000  FELIG regenerated TX clock frequency[Hz].
0xac20 [R  31:00]                       FELIG_MON_FREQ_23_RX          0x00000000  FELIG recovered RX clock frequency[Hz].
0xac30 [RW 63:32]          FELIG_MON_FREQ_GLOBAL_XTAL_100MHZ          0x00000000  FELIG local oscillator frequency[Hz].
0xac30 [RW 31:00]        FELIG_MON_FREQ_GLOBAL_CLK_41_667MHZ          0x00000000  FELIG PCIE MGTREFCLK frequency[Hz].
0xac40 [R  31:00]                        FELIG_MON_L1A_ID_00          0x00000000  FELIG's last L1 ID.
0xac50 [R  31:00]                        FELIG_MON_L1A_ID_01          0x00000000  FELIG's last L1 ID.
0xac60 [R  31:00]                        FELIG_MON_L1A_ID_02          0x00000000  FELIG's last L1 ID.
0xac70 [R  31:00]                        FELIG_MON_L1A_ID_03          0x00000000  FELIG's last L1 ID.
0xac80 [R  31:00]                        FELIG_MON_L1A_ID_04          0x00000000  FELIG's last L1 ID.
0xac90 [R  31:00]                        FELIG_MON_L1A_ID_05          0x00000000  FELIG's last L1 ID.
0xaca0 [R  31:00]                        FELIG_MON_L1A_ID_06          0x00000000  FELIG's last L1 ID.
0xacb0 [R  31:00]                        FELIG_MON_L1A_ID_07          0x00000000  FELIG's last L1 ID.
0xacc0 [R  31:00]                        FELIG_MON_L1A_ID_08          0x00000000  FELIG's last L1 ID.
0xacd0 [R  31:00]                        FELIG_MON_L1A_ID_09          0x00000000  FELIG's last L1 ID.
0xace0 [R  31:00]                        FELIG_MON_L1A_ID_10          0x00000000  FELIG's last L1 ID.
0xacf0 [R  31:00]                        FELIG_MON_L1A_ID_11          0x00000000  FELIG's last L1 ID.
0xad00 [R  31:00]                        FELIG_MON_L1A_ID_12          0x00000000  FELIG's last L1 ID.
0xad10 [R  31:00]                        FELIG_MON_L1A_ID_13          0x00000000  FELIG's last L1 ID.
0xad20 [R  31:00]                        FELIG_MON_L1A_ID_14          0x00000000  FELIG's last L1 ID.
0xad30 [R  31:00]                        FELIG_MON_L1A_ID_15          0x00000000  FELIG's last L1 ID.
0xad40 [R  31:00]                        FELIG_MON_L1A_ID_16          0x00000000  FELIG's last L1 ID.
0xad50 [R  31:00]                        FELIG_MON_L1A_ID_17          0x00000000  FELIG's last L1 ID.
0xad60 [R  31:00]                        FELIG_MON_L1A_ID_18          0x00000000  FELIG's last L1 ID.
0xad70 [R  31:00]                        FELIG_MON_L1A_ID_19          0x00000000  FELIG's last L1 ID.
0xad80 [R  31:00]                        FELIG_MON_L1A_ID_20          0x00000000  FELIG's last L1 ID.
0xad90 [R  31:00]                        FELIG_MON_L1A_ID_21          0x00000000  FELIG's last L1 ID.
0xada0 [R  31:00]                        FELIG_MON_L1A_ID_22          0x00000000  FELIG's last L1 ID.
0xadb0 [R  31:00]                        FELIG_MON_L1A_ID_23          0x00000000  FELIG's last L1 ID.
0xadc0 [R  53:32]                    FELIG_MON_PICXO_00_VLOT            0x000000  Value indicates TX clock (recovered RX clock)  to RX reference 
                                                                                  clock frequency offset.
0xadc0 [R  20:00]                   FELIG_MON_PICXO_00_ERROR            0x000000  Value indicates RX to TX frequency tracking error.
0xadd0 [R  53:32]                    FELIG_MON_PICXO_01_VLOT            0x000000  Value indicates TX clock (recovered RX clock)  to RX reference 
                                                                                  clock frequency offset.
0xadd0 [R  20:00]                   FELIG_MON_PICXO_01_ERROR            0x000000  Value indicates RX to TX frequency tracking error.
0xade0 [R  53:32]                    FELIG_MON_PICXO_02_VLOT            0x000000  Value indicates TX clock (recovered RX clock)  to RX reference 
                                                                                  clock frequency offset.
0xade0 [R  20:00]                   FELIG_MON_PICXO_02_ERROR            0x000000  Value indicates RX to TX frequency tracking error.
0xadf0 [R  53:32]                    FELIG_MON_PICXO_03_VLOT            0x000000  Value indicates TX clock (recovered RX clock)  to RX reference 
                                                                                  clock frequency offset.
0xadf0 [R  20:00]                   FELIG_MON_PICXO_03_ERROR            0x000000  Value indicates RX to TX frequency tracking error.
0xae00 [R  53:32]                    FELIG_MON_PICXO_04_VLOT            0x000000  Value indicates TX clock (recovered RX clock)  to RX reference 
                                                                                  clock frequency offset.
0xae00 [R  20:00]                   FELIG_MON_PICXO_04_ERROR            0x000000  Value indicates RX to TX frequency tracking error.
0xae10 [R  53:32]                    FELIG_MON_PICXO_05_VLOT            0x000000  Value indicates TX clock (recovered RX clock)  to RX reference 
                                                                                  clock frequency offset.
0xae10 [R  20:00]                   FELIG_MON_PICXO_05_ERROR            0x000000  Value indicates RX to TX frequency tracking error.
0xae20 [R  53:32]                    FELIG_MON_PICXO_06_VLOT            0x000000  Value indicates TX clock (recovered RX clock)  to RX reference 
                                                                                  clock frequency offset.
0xae20 [R  20:00]                   FELIG_MON_PICXO_06_ERROR            0x000000  Value indicates RX to TX frequency tracking error.
0xae30 [R  53:32]                    FELIG_MON_PICXO_07_VLOT            0x000000  Value indicates TX clock (recovered RX clock)  to RX reference 
                                                                                  clock frequency offset.
0xae30 [R  20:00]                   FELIG_MON_PICXO_07_ERROR            0x000000  Value indicates RX to TX frequency tracking error.
0xae40 [R  53:32]                    FELIG_MON_PICXO_08_VLOT            0x000000  Value indicates TX clock (recovered RX clock)  to RX reference 
                                                                                  clock frequency offset.
0xae40 [R  20:00]                   FELIG_MON_PICXO_08_ERROR            0x000000  Value indicates RX to TX frequency tracking error.
0xae50 [R  53:32]                    FELIG_MON_PICXO_09_VLOT            0x000000  Value indicates TX clock (recovered RX clock)  to RX reference 
                                                                                  clock frequency offset.
0xae50 [R  20:00]                   FELIG_MON_PICXO_09_ERROR            0x000000  Value indicates RX to TX frequency tracking error.
0xae60 [R  53:32]                    FELIG_MON_PICXO_10_VLOT            0x000000  Value indicates TX clock (recovered RX clock)  to RX reference 
                                                                                  clock frequency offset.
0xae60 [R  20:00]                   FELIG_MON_PICXO_10_ERROR            0x000000  Value indicates RX to TX frequency tracking error.
0xae70 [R  53:32]                    FELIG_MON_PICXO_11_VLOT            0x000000  Value indicates TX clock (recovered RX clock)  to RX reference 
                                                                                  clock frequency offset.
0xae70 [R  20:00]                   FELIG_MON_PICXO_11_ERROR            0x000000  Value indicates RX to TX frequency tracking error.
0xae80 [R  53:32]                    FELIG_MON_PICXO_12_VLOT            0x000000  Value indicates TX clock (recovered RX clock)  to RX reference 
                                                                                  clock frequency offset.
0xae80 [R  20:00]                   FELIG_MON_PICXO_12_ERROR            0x000000  Value indicates RX to TX frequency tracking error.
0xae90 [R  53:32]                    FELIG_MON_PICXO_13_VLOT            0x000000  Value indicates TX clock (recovered RX clock)  to RX reference 
                                                                                  clock frequency offset.
0xae90 [R  20:00]                   FELIG_MON_PICXO_13_ERROR            0x000000  Value indicates RX to TX frequency tracking error.
0xaea0 [R  53:32]                    FELIG_MON_PICXO_14_VLOT            0x000000  Value indicates TX clock (recovered RX clock)  to RX reference 
                                                                                  clock frequency offset.
0xaea0 [R  20:00]                   FELIG_MON_PICXO_14_ERROR            0x000000  Value indicates RX to TX frequency tracking error.
0xaeb0 [R  53:32]                    FELIG_MON_PICXO_15_VLOT            0x000000  Value indicates TX clock (recovered RX clock)  to RX reference 
                                                                                  clock frequency offset.
0xaeb0 [R  20:00]                   FELIG_MON_PICXO_15_ERROR            0x000000  Value indicates RX to TX frequency tracking error.
0xaec0 [R  53:32]                    FELIG_MON_PICXO_16_VLOT            0x000000  Value indicates TX clock (recovered RX clock)  to RX reference 
                                                                                  clock frequency offset.
0xaec0 [R  20:00]                   FELIG_MON_PICXO_16_ERROR            0x000000  Value indicates RX to TX frequency tracking error.
0xaed0 [R  53:32]                    FELIG_MON_PICXO_17_VLOT            0x000000  Value indicates TX clock (recovered RX clock)  to RX reference 
                                                                                  clock frequency offset.
0xaed0 [R  20:00]                   FELIG_MON_PICXO_17_ERROR            0x000000  Value indicates RX to TX frequency tracking error.
0xaee0 [R  53:32]                    FELIG_MON_PICXO_18_VLOT            0x000000  Value indicates TX clock (recovered RX clock)  to RX reference 
                                                                                  clock frequency offset.
0xaee0 [R  20:00]                   FELIG_MON_PICXO_18_ERROR            0x000000  Value indicates RX to TX frequency tracking error.
0xaef0 [R  53:32]                    FELIG_MON_PICXO_19_VLOT            0x000000  Value indicates TX clock (recovered RX clock)  to RX reference 
                                                                                  clock frequency offset.
0xaef0 [R  20:00]                   FELIG_MON_PICXO_19_ERROR            0x000000  Value indicates RX to TX frequency tracking error.
0xaf00 [R  53:32]                    FELIG_MON_PICXO_20_VLOT            0x000000  Value indicates TX clock (recovered RX clock)  to RX reference 
                                                                                  clock frequency offset.
0xaf00 [R  20:00]                   FELIG_MON_PICXO_20_ERROR            0x000000  Value indicates RX to TX frequency tracking error.
0xaf10 [R  53:32]                    FELIG_MON_PICXO_21_VLOT            0x000000  Value indicates TX clock (recovered RX clock)  to RX reference 
                                                                                  clock frequency offset.
0xaf10 [R  20:00]                   FELIG_MON_PICXO_21_ERROR            0x000000  Value indicates RX to TX frequency tracking error.
0xaf20 [R  53:32]                    FELIG_MON_PICXO_22_VLOT            0x000000  Value indicates TX clock (recovered RX clock)  to RX reference 
                                                                                  clock frequency offset.
0xaf20 [R  20:00]                   FELIG_MON_PICXO_22_ERROR            0x000000  Value indicates RX to TX frequency tracking error.
0xaf30 [R  53:32]                    FELIG_MON_PICXO_23_VLOT            0x000000  Value indicates TX clock (recovered RX clock)  to RX reference 
                                                                                  clock frequency offset.
0xaf30 [R  20:00]                   FELIG_MON_PICXO_23_ERROR            0x000000  Value indicates RX to TX frequency tracking error.
0xaf40 [RW 63:48]                        FELIG_RESET_LB_FIFO              0x0000  One bit per lane.  When set to 1, resets all loopback FIFOs.
0xaf40 [RW 47:24]                       FELIG_RESET_FRAMEGEN            0x000000  One bit per lane.  When set to 1, resets all FELIG link checking 
                                                                                  logic.
0xaf40 [RW 23:00]                           FELIG_RESET_LANE            0x000000  One bit per lane.  When set to 1, resets all FELIG lane logic.
0xaf50 [RW 23:00]                       FELIG_RX_SLIDE_RESET            0x000000  One bit per lane.  When set to 1, resets the gbt rx slide counter.
