0.6
2019.1
May 24 2019
15:06:07
F:/work/Izhevsk_project_2/FPGA/test/samples_1024_IQ.svh,1745556514,verilog,,,,,,,,,,,,
F:/work/Izhevsk_project_2/FPGA/test/transmitter.v,1745812301,verilog,,,F:/work/Izhevsk_project_2/FPGA/test/samples_1024_IQ.svh,transmitter,,smartconnect_v1_0,../../../../../../FPGA/test;../../../../Kintex_DSP_Lite.srcs/sources_1/bd/design_1/ipshared/1c92;../../../../Kintex_DSP_Lite.srcs/sources_1/bd/design_1/ipshared/1ddd/hdl/verilog;../../../../Kintex_DSP_Lite.srcs/sources_1/bd/design_1/ipshared/b2d0/hdl/verilog;../../../../Kintex_DSP_Lite.srcs/sources_1/bd/design_1/ipshared/c923;../../../../Kintex_DSP_Lite.srcs/sources_1/bd/design_1/ipshared/ec67/hdl;F:/Vivado/2019.1/data/xilinx_vip/include,,,,,
F:/work/Izhevsk_project_2/projects/Kintex_DSP_Lite/Kintex_DSP_Lite.sim/Modem_tb.v,1745811288,systemVerilog,,,,Modem_tb,,smartconnect_v1_0,../../../../../../FPGA/test;../../../../Kintex_DSP_Lite.srcs/sources_1/bd/design_1/ipshared/1c92;../../../../Kintex_DSP_Lite.srcs/sources_1/bd/design_1/ipshared/1ddd/hdl/verilog;../../../../Kintex_DSP_Lite.srcs/sources_1/bd/design_1/ipshared/b2d0/hdl/verilog;../../../../Kintex_DSP_Lite.srcs/sources_1/bd/design_1/ipshared/c923;../../../../Kintex_DSP_Lite.srcs/sources_1/bd/design_1/ipshared/ec67/hdl;F:/Vivado/2019.1/data/xilinx_vip/include,,,,,
F:/work/Izhevsk_project_2/projects/Kintex_DSP_Lite/Kintex_DSP_Lite.sim/sim_1/behav/xsim/glbl.v,1558713910,verilog,,,,glbl,,smartconnect_v1_0,,,,,,
