<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.0 Transitional//EN">
<html>
<head>
    <meta http-equiv="Content-Type" content="text/html;charset=iso-8859-1">
    <title>Nut/OS API</title>
    <link href="nut_en.css" rel="stylesheet" type="text/css">
</head>
<body bgcolor="#ffffff">
<!-- Generated by Doxygen 1.4.4 -->
<div class="qindex"><a class="qindex" href="main.html">Main&nbsp;Page</a> | <a class="qindex" href="modules.html">Modules</a> | <a class="qindex" href="classes.html">Alphabetical&nbsp;List</a> | <a class="qindex" href="annotated.html">Data&nbsp;Structures</a> | <a class="qindex" href="dirs.html">Directories</a> | <a class="qindex" href="files.html">File&nbsp;List</a> | <a class="qindex" href="functions.html">Data&nbsp;Fields</a> | <a class="qindex" href="globals.html">Globals</a> | <a class="qindex" href="pages.html">Related&nbsp;Pages</a> | <a class="qindex" href="examples.html">Examples</a></div>
<div class="nav">
<a class="el" href="dir_000000.html">ethernut-4.3.3</a>&nbsp;&raquo&nbsp;<a class="el" href="dir_000001.html">nut</a>&nbsp;&raquo&nbsp;<a class="el" href="dir_000033.html">include</a>&nbsp;&raquo&nbsp;<a class="el" href="dir_000034.html">arch</a>&nbsp;&raquo&nbsp;<a class="el" href="dir_000035.html">arm</a></div>
<h1>at91_aic.h File Reference</h1><hr><a name="_details"></a><h2>Detailed Description</h2>
AT91 peripherals. 
<p>
<div class="fragment"><pre class="fragment"> *
 * $Log: at91_aic.h,v $
 * Revision 1.2  2006/08/31 19:08:14  haraldkipp
 * Defining register offsets simplifies assembly programming.
 *
 * Revision 1.1  2006/07/05 07:45:25  haraldkipp
 * Split on-chip interface definitions.
 *
 *
 * </pre></div>
<p>
<table border="0" cellpadding="0" cellspacing="0">
<tr><td></td></tr>
<tr><td colspan="2"><br><h2>Interrupt Source Mode Registers</h2></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a0"></a><!-- doxytag: member="at91_aic.h::AIC_SMR" ref="a0" args="(i)" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__aic_8h.html#a0">AIC_SMR</a>(i)&nbsp;&nbsp;&nbsp;(AIC_BASE + i * 4)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Source mode register array. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__aic_8h.html#a1">AIC_PRIOR</a>&nbsp;&nbsp;&nbsp;0x00000007</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Priority mask.  <a href="#a1"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__aic_8h.html#a2">AIC_SRCTYPE</a>&nbsp;&nbsp;&nbsp;0x00000060</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Interrupt source type mask.  <a href="#a2"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a3"></a><!-- doxytag: member="at91_aic.h::AIC_SRCTYPE_INT_LEVEL_SENSITIVE" ref="a3" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__aic_8h.html#a3">AIC_SRCTYPE_INT_LEVEL_SENSITIVE</a>&nbsp;&nbsp;&nbsp;0x00000000</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Internal level sensitive. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a4"></a><!-- doxytag: member="at91_aic.h::AIC_SRCTYPE_INT_EDGE_TRIGGERED" ref="a4" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__aic_8h.html#a4">AIC_SRCTYPE_INT_EDGE_TRIGGERED</a>&nbsp;&nbsp;&nbsp;0x00000020</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Internal edge triggered. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a5"></a><!-- doxytag: member="at91_aic.h::AIC_SRCTYPE_EXT_LOW_LEVEL" ref="a5" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__aic_8h.html#a5">AIC_SRCTYPE_EXT_LOW_LEVEL</a>&nbsp;&nbsp;&nbsp;0x00000000</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">External low level. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a6"></a><!-- doxytag: member="at91_aic.h::AIC_SRCTYPE_EXT_NEGATIVE_EDGE" ref="a6" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__aic_8h.html#a6">AIC_SRCTYPE_EXT_NEGATIVE_EDGE</a>&nbsp;&nbsp;&nbsp;0x00000020</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">External falling edge. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a7"></a><!-- doxytag: member="at91_aic.h::AIC_SRCTYPE_EXT_HIGH_LEVEL" ref="a7" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__aic_8h.html#a7">AIC_SRCTYPE_EXT_HIGH_LEVEL</a>&nbsp;&nbsp;&nbsp;0x00000040</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">External high level. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a8"></a><!-- doxytag: member="at91_aic.h::AIC_SRCTYPE_EXT_POSITIVE_EDGE" ref="a8" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__aic_8h.html#a8">AIC_SRCTYPE_EXT_POSITIVE_EDGE</a>&nbsp;&nbsp;&nbsp;0x00000060</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">External rising edge. <br></td></tr>
<tr><td colspan="2"><br><h2>Interrupt Source Vector Registers</h2></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__aic_8h.html#a9">AIC_SVR</a>(i)&nbsp;&nbsp;&nbsp;(AIC_BASE + 0x80 + i * 4)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Source vector register array.  <a href="#a9"></a><br></td></tr>
<tr><td colspan="2"><br><h2>Interrupt Vector Register</h2></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a10"></a><!-- doxytag: member="at91_aic.h::AIC_IVR_OFF" ref="a10" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__aic_8h.html#a10">AIC_IVR_OFF</a>&nbsp;&nbsp;&nbsp;0x00000100</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">IRQ vector register offset. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a11"></a><!-- doxytag: member="at91_aic.h::AIC_IVR" ref="a11" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__aic_8h.html#a11">AIC_IVR</a>&nbsp;&nbsp;&nbsp;(AIC_BASE + AIC_IVR_OFF)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">IRQ vector register address. <br></td></tr>
<tr><td colspan="2"><br><h2>Fast Interrupt Vector Register</h2></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a12"></a><!-- doxytag: member="at91_aic.h::AIC_FVR_OFF" ref="a12" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__aic_8h.html#a12">AIC_FVR_OFF</a>&nbsp;&nbsp;&nbsp;0x00000104</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">FIQ vector register offset. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a13"></a><!-- doxytag: member="at91_aic.h::AIC_FVR" ref="a13" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__aic_8h.html#a13">AIC_FVR</a>&nbsp;&nbsp;&nbsp;(AIC_BASE + AIC_FVR_OFF)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">FIQ vector register address. <br></td></tr>
<tr><td colspan="2"><br><h2>Interrupt Status Register</h2></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a14"></a><!-- doxytag: member="at91_aic.h::AIC_ISR_OFF" ref="a14" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__aic_8h.html#a14">AIC_ISR_OFF</a>&nbsp;&nbsp;&nbsp;0x00000108</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Interrupt status register offset. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a15"></a><!-- doxytag: member="at91_aic.h::AIC_ISR" ref="a15" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__aic_8h.html#a15">AIC_ISR</a>&nbsp;&nbsp;&nbsp;(AIC_BASE + AIC_ISR_OFF)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Interrupt status register address. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a16"></a><!-- doxytag: member="at91_aic.h::AIC_IRQID" ref="a16" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__aic_8h.html#a16">AIC_IRQID</a>&nbsp;&nbsp;&nbsp;0x0000001F</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Current interrupt identifier mask. <br></td></tr>
<tr><td colspan="2"><br><h2>Interrupt Pending Register</h2></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a17"></a><!-- doxytag: member="at91_aic.h::AIC_IPR_OFF" ref="a17" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__aic_8h.html#a17">AIC_IPR_OFF</a>&nbsp;&nbsp;&nbsp;0x0000010C</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Interrupt pending register offset. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a18"></a><!-- doxytag: member="at91_aic.h::AIC_IPR" ref="a18" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__aic_8h.html#a18">AIC_IPR</a>&nbsp;&nbsp;&nbsp;(AIC_BASE + AIC_IPR_OFF)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Interrupt pending register address. <br></td></tr>
<tr><td colspan="2"><br><h2>Interrupt Mask Register</h2></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a19"></a><!-- doxytag: member="at91_aic.h::AIC_IMR_OFF" ref="a19" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__aic_8h.html#a19">AIC_IMR_OFF</a>&nbsp;&nbsp;&nbsp;0x00000110</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Interrupt mask register offset. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a20"></a><!-- doxytag: member="at91_aic.h::AIC_IMR" ref="a20" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__aic_8h.html#a20">AIC_IMR</a>&nbsp;&nbsp;&nbsp;(AIC_BASE + AIC_IMR_OFF)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Interrupt mask register address. <br></td></tr>
<tr><td colspan="2"><br><h2>Interrupt Core Status Register</h2></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a21"></a><!-- doxytag: member="at91_aic.h::AIC_CISR_OFF" ref="a21" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__aic_8h.html#a21">AIC_CISR_OFF</a>&nbsp;&nbsp;&nbsp;0x00000114</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Core interrupt status register offset. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a22"></a><!-- doxytag: member="at91_aic.h::AIC_CISR" ref="a22" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__aic_8h.html#a22">AIC_CISR</a>&nbsp;&nbsp;&nbsp;(AIC_BASE + AIC_CISR_OFF)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Core interrupt status register address. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a23"></a><!-- doxytag: member="at91_aic.h::AIC_NFIQ" ref="a23" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__aic_8h.html#a23">AIC_NFIQ</a>&nbsp;&nbsp;&nbsp;0x00000001</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Core FIQ Status. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a24"></a><!-- doxytag: member="at91_aic.h::AIC_NIRQ" ref="a24" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__aic_8h.html#a24">AIC_NIRQ</a>&nbsp;&nbsp;&nbsp;0x00000002</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Core IRQ Status. <br></td></tr>
<tr><td colspan="2"><br><h2>Interrupt Enable Command Register</h2></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a25"></a><!-- doxytag: member="at91_aic.h::AIC_IECR_OFF" ref="a25" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__aic_8h.html#a25">AIC_IECR_OFF</a>&nbsp;&nbsp;&nbsp;0x00000120</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Interrupt enable command register offset. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a26"></a><!-- doxytag: member="at91_aic.h::AIC_IECR" ref="a26" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__aic_8h.html#a26">AIC_IECR</a>&nbsp;&nbsp;&nbsp;(AIC_BASE + AIC_IECR_OFF)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Interrupt enable command register address. <br></td></tr>
<tr><td colspan="2"><br><h2>Interrupt Disable Command Register</h2></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a27"></a><!-- doxytag: member="at91_aic.h::AIC_IDCR_OFF" ref="a27" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__aic_8h.html#a27">AIC_IDCR_OFF</a>&nbsp;&nbsp;&nbsp;0x00000124</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Interrupt disable command register offset. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a28"></a><!-- doxytag: member="at91_aic.h::AIC_IDCR" ref="a28" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__aic_8h.html#a28">AIC_IDCR</a>&nbsp;&nbsp;&nbsp;(AIC_BASE + AIC_IDCR_OFF)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Interrupt disable command register address. <br></td></tr>
<tr><td colspan="2"><br><h2>Interrupt Clear Command Register</h2></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a29"></a><!-- doxytag: member="at91_aic.h::AIC_ICCR_OFF" ref="a29" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__aic_8h.html#a29">AIC_ICCR_OFF</a>&nbsp;&nbsp;&nbsp;0x00000128</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Interrupt clear command register offset. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a30"></a><!-- doxytag: member="at91_aic.h::AIC_ICCR" ref="a30" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__aic_8h.html#a30">AIC_ICCR</a>&nbsp;&nbsp;&nbsp;(AIC_BASE + AIC_ICCR_OFF)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Interrupt clear command register address. <br></td></tr>
<tr><td colspan="2"><br><h2>Interrupt Set Command Register</h2></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a31"></a><!-- doxytag: member="at91_aic.h::AIC_ISCR_OFF" ref="a31" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__aic_8h.html#a31">AIC_ISCR_OFF</a>&nbsp;&nbsp;&nbsp;0x0000012C</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Interrupt set command register offset. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a32"></a><!-- doxytag: member="at91_aic.h::AIC_ISCR" ref="a32" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__aic_8h.html#a32">AIC_ISCR</a>&nbsp;&nbsp;&nbsp;(AIC_BASE + AIC_ISCR_OFF)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Interrupt set command register address. <br></td></tr>
<tr><td colspan="2"><br><h2>End Of Interrupt Command Register</h2></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a33"></a><!-- doxytag: member="at91_aic.h::AIC_EOICR_OFF" ref="a33" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__aic_8h.html#a33">AIC_EOICR_OFF</a>&nbsp;&nbsp;&nbsp;0x00000130</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">End of interrupt command register offset. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a34"></a><!-- doxytag: member="at91_aic.h::AIC_EOICR" ref="a34" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__aic_8h.html#a34">AIC_EOICR</a>&nbsp;&nbsp;&nbsp;(AIC_BASE + AIC_EOICR_OFF)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">End of interrupt command register address. <br></td></tr>
<tr><td colspan="2"><br><h2>Spurious Interrupt Vector Register</h2></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a35"></a><!-- doxytag: member="at91_aic.h::AIC_SPU_OFF" ref="a35" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__aic_8h.html#a35">AIC_SPU_OFF</a>&nbsp;&nbsp;&nbsp;0x00000134</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Spurious vector register offset. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a36"></a><!-- doxytag: member="at91_aic.h::AIC_SPU" ref="a36" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__aic_8h.html#a36">AIC_SPU</a>&nbsp;&nbsp;&nbsp;(AIC_BASE + AIC_SPU_OFF)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Spurious vector register address. <br></td></tr>
<tr><td colspan="2"><br><h2>Debug Control Register</h2></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a37"></a><!-- doxytag: member="at91_aic.h::AIC_DCR_OFF" ref="a37" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__aic_8h.html#a37">AIC_DCR_OFF</a>&nbsp;&nbsp;&nbsp;0x0000138</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Debug control register offset. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a38"></a><!-- doxytag: member="at91_aic.h::AIC_DCR" ref="a38" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__aic_8h.html#a38">AIC_DCR</a>&nbsp;&nbsp;&nbsp;(AIC_BASE + AIC_DCR_OFF)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Debug control register address. <br></td></tr>
<tr><td colspan="2"><br><h2>Fast Forcing Enable Register</h2></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a39"></a><!-- doxytag: member="at91_aic.h::AIC_FFER_OFF" ref="a39" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__aic_8h.html#a39">AIC_FFER_OFF</a>&nbsp;&nbsp;&nbsp;0x00000140</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Fast forcing enable register offset. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a40"></a><!-- doxytag: member="at91_aic.h::AIC_FFER" ref="a40" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__aic_8h.html#a40">AIC_FFER</a>&nbsp;&nbsp;&nbsp;(AIC_BASE + AIC_FFER_OFF)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Fast forcing enable register address. <br></td></tr>
<tr><td colspan="2"><br><h2>Fast Forcing Disable Register</h2></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a41"></a><!-- doxytag: member="at91_aic.h::AIC_FFDR_OFF" ref="a41" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__aic_8h.html#a41">AIC_FFDR_OFF</a>&nbsp;&nbsp;&nbsp;0x00000144</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Fast forcing disable register address. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a42"></a><!-- doxytag: member="at91_aic.h::AIC_FFDR" ref="a42" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__aic_8h.html#a42">AIC_FFDR</a>&nbsp;&nbsp;&nbsp;(AIC_BASE + AIC_FFDR_OFF)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Fast forcing disable register address. <br></td></tr>
<tr><td colspan="2"><br><h2>Fast Forcing Status Register</h2></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a43"></a><!-- doxytag: member="at91_aic.h::AIC_FFSR_OFF" ref="a43" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__aic_8h.html#a43">AIC_FFSR_OFF</a>&nbsp;&nbsp;&nbsp;0x00000148</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Fast forcing status register address. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a44"></a><!-- doxytag: member="at91_aic.h::AIC_FFSR" ref="a44" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__aic_8h.html#a44">AIC_FFSR</a>&nbsp;&nbsp;&nbsp;(AIC_BASE + AIC_FFSR_OFF)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Fast forcing status register address. <br></td></tr>
</table>
<hr><h2>Define Documentation</h2>
<a class="anchor" name="a1"></a><!-- doxytag: member="at91_aic.h::AIC_PRIOR" ref="a1" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define AIC_PRIOR&nbsp;&nbsp;&nbsp;0x00000007          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Priority mask. 
<p>
Priority levels can be between 0 (lowest) and 7 (highest).    </td>
  </tr>
</table>
<a class="anchor" name="a2"></a><!-- doxytag: member="at91_aic.h::AIC_SRCTYPE" ref="a2" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define AIC_SRCTYPE&nbsp;&nbsp;&nbsp;0x00000060          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Interrupt source type mask. 
<p>
Internal interrupts can level sensitive or edge triggered.<p>
External interrupts can triggered on positive or negative levels or on rising or falling edges.    </td>
  </tr>
</table>
<a class="anchor" name="a9"></a><!-- doxytag: member="at91_aic.h::AIC_SVR" ref="a9" args="(i)" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define AIC_SVR          </td>
          <td class="md" valign="top">(&nbsp;</td>
          <td class="md" nowrap valign="top">i&nbsp;</td>
          <td class="mdname1" valign="top" nowrap>          </td>
          <td class="md" valign="top">&nbsp;)&nbsp;</td>
          <td class="md" nowrap>&nbsp;&nbsp;&nbsp;(AIC_BASE + 0x80 + i * 4)</td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Source vector register array. 
<p>
Stores the addresses of the corresponding interrupt handlers.    </td>
  </tr>
</table>
<hr>
<address>
  <small>
    &copy;&nbsp;2000-2006 by egnite Software GmbH - 
    visit <a href="http://www.ethernut.de/">http://www.ethernut.de/</a>
  </small>
</address>
</body>
</html>
