
*** ChampSim Multicore Out-of-Order Simulator ***

Warmup Instructions: 10000000
Simulation Instructions: 100000000
Number of CPUs: 1
Off-chip DRAM Size: 4 GiB Channels: 1 Width: 64-bit Data Rate: 3200 MT/s

VirtualMemory physical capacity: 8588881920 num_ppages: 2096895
VirtualMemory page size: 4096 log2_page_size: 12

CPU 0 runs /datasets/cs240c-wi22-a00-public/data/Assignment2/leslie3d_1116B.trace.xz
CPU 0 Bimodal branch predictor
Basic BTB sets: 1024 ways: 8 indirect buffer size: 4096 RAS size: 64
Initialize SRRIP state
Heartbeat CPU 0 instructions: 10000000 cycles: 3692433 heartbeat IPC: 2.70824 cumulative IPC: 2.70824 (Simulation time: 0 hr 0 min 54 sec) 

Warmup complete CPU 0 instructions: 10000005 cycles: 3692434 (Simulation time: 0 hr 0 min 54 sec) 

Heartbeat CPU 0 instructions: 20000000 cycles: 13792815 heartbeat IPC: 0.990062 cumulative IPC: 0.990061 (Simulation time: 0 hr 2 min 36 sec) 
Heartbeat CPU 0 instructions: 30000003 cycles: 24145666 heartbeat IPC: 0.965918 cumulative IPC: 0.97784 (Simulation time: 0 hr 4 min 20 sec) 
Heartbeat CPU 0 instructions: 40000003 cycles: 36713826 heartbeat IPC: 0.795661 cumulative IPC: 0.908502 (Simulation time: 0 hr 6 min 16 sec) 
Heartbeat CPU 0 instructions: 50000000 cycles: 57534546 heartbeat IPC: 0.480291 cumulative IPC: 0.742913 (Simulation time: 0 hr 8 min 53 sec) 
Heartbeat CPU 0 instructions: 60000001 cycles: 110686940 heartbeat IPC: 0.188138 cumulative IPC: 0.467314 (Simulation time: 0 hr 14 min 18 sec) 
Heartbeat CPU 0 instructions: 70000000 cycles: 125274630 heartbeat IPC: 0.685509 cumulative IPC: 0.493493 (Simulation time: 0 hr 16 min 33 sec) 
Heartbeat CPU 0 instructions: 80000001 cycles: 138204821 heartbeat IPC: 0.773384 cumulative IPC: 0.520398 (Simulation time: 0 hr 18 min 37 sec) 
Heartbeat CPU 0 instructions: 90000004 cycles: 151943987 heartbeat IPC: 0.727846 cumulative IPC: 0.539623 (Simulation time: 0 hr 20 min 47 sec) 
Heartbeat CPU 0 instructions: 100000002 cycles: 165312465 heartbeat IPC: 0.748028 cumulative IPC: 0.556862 (Simulation time: 0 hr 22 min 55 sec) 
Heartbeat CPU 0 instructions: 110000001 cycles: 187998354 heartbeat IPC: 0.440803 cumulative IPC: 0.542576 (Simulation time: 0 hr 25 min 43 sec) 
Finished CPU 0 instructions: 100000000 cycles: 184305922 cumulative IPC: 0.542576 (Simulation time: 0 hr 25 min 43 sec) 

ChampSim completed all CPUs

Region of Interest Statistics

CPU 0 cumulative IPC: 0.542576 instructions: 100000000 cycles: 184305922
cpu0_DTLB TOTAL     ACCESS:   25785283  HIT:   25719552  MISS:      65731
cpu0_DTLB LOAD      ACCESS:   21161636  HIT:   21109950  MISS:      51686
cpu0_DTLB RFO       ACCESS:    4623647  HIT:    4609602  MISS:      14045
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 82.8518 cycles
cpu0_ITLB TOTAL     ACCESS:    2876619  HIT:    2876601  MISS:         18
cpu0_ITLB LOAD      ACCESS:    2876619  HIT:    2876601  MISS:         18
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: 386.944 cycles
cpu0_L1I TOTAL     ACCESS:    1781896  HIT:    1781424  MISS:        472
cpu0_L1I LOAD      ACCESS:    1781896  HIT:    1781424  MISS:        472
cpu0_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: 385.343 cycles
cpu0_STLB TOTAL     ACCESS:      65749  HIT:      34125  MISS:      31624
cpu0_STLB LOAD      ACCESS:      51704  HIT:      28238  MISS:      23466
cpu0_STLB RFO       ACCESS:      14045  HIT:       5887  MISS:       8158
cpu0_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 153.704 cycles
cpu0_L1D TOTAL     ACCESS:   24525283  HIT:   21115142  MISS:    3410141
cpu0_L1D LOAD      ACCESS:   16369196  HIT:   13752051  MISS:    2617145
cpu0_L1D RFO       ACCESS:    8126768  HIT:    7337413  MISS:     789355
cpu0_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D TRANSLATION ACCESS:      29319  HIT:      25678  MISS:       3641
cpu0_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 510.957 cycles
cpu0_L2C TOTAL     ACCESS:    4455019  HIT:    1718248  MISS:    2736771
cpu0_L2C LOAD      ACCESS:    2617569  HIT:     507547  MISS:    2110022
cpu0_L2C RFO       ACCESS:     789267  HIT:     162783  MISS:     626484
cpu0_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C WRITEBACK ACCESS:    1044542  HIT:    1044375  MISS:        167
cpu0_L2C TRANSLATION ACCESS:       3641  HIT:       3543  MISS:         98
cpu0_L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: 623.004 cycles
LLC TOTAL     ACCESS:    3497319  HIT:     676906  MISS:    2820413
LLC LOAD      ACCESS:    2110022  HIT:     398921  MISS:    1711101
LLC RFO       ACCESS:     626484  HIT:     125621  MISS:     500863
LLC PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
LLC WRITEBACK ACCESS:     760715  HIT:     152319  MISS:     608396
LLC TRANSLATION ACCESS:         98  HIT:         45  MISS:         53
LLC PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
LLC AVERAGE MISS LATENCY: 584.115 cycles
Insertion Distribution: 
	LOAD 119050 0 220933 1483954 
	RFO 96 0 21302 505867 
	PREF 0 0 0 0 
	WRITEBACK 0 0 0 627898 
	 0 0 36 32 
Total Prefetch Downgrades: 0

DRAM Statistics
 CHANNEL 0
 RQ ROW_BUFFER_HIT:     219190  ROW_BUFFER_MISS:    1992607
 DBUS AVG_CONGESTED_CYCLE:    3.95972
 WQ ROW_BUFFER_HIT:      63702  ROW_BUFFER_MISS:     582186  FULL:      28312


CPU 0 Branch Prediction Accuracy: 96.8713% MPKI: 1.55303 Average ROB Occupancy at Mispredict: 299.324
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.00018
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 1.55065
BRANCH_DIRECT_CALL: 0.00113
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0.00107

