
*** Running vivado
    with args -log fpu.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source fpu.tcl


****** Vivado v2017.4 (64-bit)
  **** SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
  **** IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source fpu.tcl -notrace
Command: synth_design -top fpu -part xc7a200tsbg484-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a200t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a200t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 1272 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 388.477 ; gain = 98.012
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'fpu' [D:/Documents/groupProject/groupProjectAssignment/groupProjectAssignment.srcs/sources_1/new/fpu_and_alu.v:26]
INFO: [Synth 8-638] synthesizing module 'adder' [D:/Documents/groupProject/groupProjectAssignment/groupProjectAssignment.srcs/sources_1/new/fpu_and_alu.v:179]
INFO: [Synth 8-638] synthesizing module 'addition_normaliser' [D:/Documents/groupProject/groupProjectAssignment/groupProjectAssignment.srcs/sources_1/new/fpu_and_alu.v:354]
INFO: [Synth 8-256] done synthesizing module 'addition_normaliser' (1#1) [D:/Documents/groupProject/groupProjectAssignment/groupProjectAssignment.srcs/sources_1/new/fpu_and_alu.v:354]
INFO: [Synth 8-256] done synthesizing module 'adder' (2#1) [D:/Documents/groupProject/groupProjectAssignment/groupProjectAssignment.srcs/sources_1/new/fpu_and_alu.v:179]
INFO: [Synth 8-638] synthesizing module 'multiplier' [D:/Documents/groupProject/groupProjectAssignment/groupProjectAssignment.srcs/sources_1/new/fpu_and_alu.v:284]
INFO: [Synth 8-638] synthesizing module 'multiplication_normaliser' [D:/Documents/groupProject/groupProjectAssignment/groupProjectAssignment.srcs/sources_1/new/fpu_and_alu.v:430]
INFO: [Synth 8-256] done synthesizing module 'multiplication_normaliser' (3#1) [D:/Documents/groupProject/groupProjectAssignment/groupProjectAssignment.srcs/sources_1/new/fpu_and_alu.v:430]
WARNING: [Synth 8-3936] Found unconnected internal register 'o_mantissa_reg' and it is trimmed from '25' to '23' bits. [D:/Documents/groupProject/groupProjectAssignment/groupProjectAssignment.srcs/sources_1/new/fpu_and_alu.v:304]
INFO: [Synth 8-256] done synthesizing module 'multiplier' (4#1) [D:/Documents/groupProject/groupProjectAssignment/groupProjectAssignment.srcs/sources_1/new/fpu_and_alu.v:284]
INFO: [Synth 8-638] synthesizing module 'divider' [D:/Documents/groupProject/groupProjectAssignment/groupProjectAssignment.srcs/sources_1/new/fpu_and_alu.v:461]
INFO: [Synth 8-638] synthesizing module 'reciprocal' [D:/Documents/groupProject/groupProjectAssignment/groupProjectAssignment.srcs/sources_1/new/fpu_and_alu.v:483]
INFO: [Synth 8-256] done synthesizing module 'reciprocal' (5#1) [D:/Documents/groupProject/groupProjectAssignment/groupProjectAssignment.srcs/sources_1/new/fpu_and_alu.v:483]
INFO: [Synth 8-256] done synthesizing module 'divider' (6#1) [D:/Documents/groupProject/groupProjectAssignment/groupProjectAssignment.srcs/sources_1/new/fpu_and_alu.v:461]
INFO: [Synth 8-256] done synthesizing module 'fpu' (7#1) [D:/Documents/groupProject/groupProjectAssignment/groupProjectAssignment.srcs/sources_1/new/fpu_and_alu.v:26]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 440.707 ; gain = 150.242
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 440.707 ; gain = 150.242
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a200tsbg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [D:/Documents/groupProject/groupProjectAssignment/groupProjectAssignment.srcs/constrs_1/new/constraints.xdc]
Finished Parsing XDC File [D:/Documents/groupProject/groupProjectAssignment/groupProjectAssignment.srcs/constrs_1/new/constraints.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.132 . Memory (MB): peak = 842.746 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 842.746 ; gain = 552.281
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a200tsbg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 842.746 ; gain = 552.281
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 842.746 ; gain = 552.281
---------------------------------------------------------------------------------
INFO: [Synth 8-5544] ROM "out_e" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [D:/Documents/groupProject/groupProjectAssignment/groupProjectAssignment.srcs/sources_1/new/fpu_and_alu.v:265]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [D:/Documents/groupProject/groupProjectAssignment/groupProjectAssignment.srcs/sources_1/new/fpu_and_alu.v:256]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [D:/Documents/groupProject/groupProjectAssignment/groupProjectAssignment.srcs/sources_1/new/fpu_and_alu.v:242]
INFO: [Synth 8-5544] ROM "out_e" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [D:/Documents/groupProject/groupProjectAssignment/groupProjectAssignment.srcs/sources_1/new/fpu_and_alu.v:339]
WARNING: [Synth 8-327] inferring latch for variable 'out_e_reg' [D:/Documents/groupProject/groupProjectAssignment/groupProjectAssignment.srcs/sources_1/new/fpu_and_alu.v:367]
WARNING: [Synth 8-327] inferring latch for variable 'out_m_reg' [D:/Documents/groupProject/groupProjectAssignment/groupProjectAssignment.srcs/sources_1/new/fpu_and_alu.v:368]
WARNING: [Synth 8-327] inferring latch for variable 'o_mantissa_reg' [D:/Documents/groupProject/groupProjectAssignment/groupProjectAssignment.srcs/sources_1/new/fpu_and_alu.v:215]
WARNING: [Synth 8-327] inferring latch for variable 'o_exponent_reg' [D:/Documents/groupProject/groupProjectAssignment/groupProjectAssignment.srcs/sources_1/new/fpu_and_alu.v:214]
WARNING: [Synth 8-327] inferring latch for variable 'o_sign_reg' [D:/Documents/groupProject/groupProjectAssignment/groupProjectAssignment.srcs/sources_1/new/fpu_and_alu.v:213]
WARNING: [Synth 8-327] inferring latch for variable 'i_e_reg' [D:/Documents/groupProject/groupProjectAssignment/groupProjectAssignment.srcs/sources_1/new/fpu_and_alu.v:207]
WARNING: [Synth 8-327] inferring latch for variable 'i_m_reg' [D:/Documents/groupProject/groupProjectAssignment/groupProjectAssignment.srcs/sources_1/new/fpu_and_alu.v:208]
WARNING: [Synth 8-327] inferring latch for variable 'out_e_reg' [D:/Documents/groupProject/groupProjectAssignment/groupProjectAssignment.srcs/sources_1/new/fpu_and_alu.v:443]
WARNING: [Synth 8-327] inferring latch for variable 'out_m_reg' [D:/Documents/groupProject/groupProjectAssignment/groupProjectAssignment.srcs/sources_1/new/fpu_and_alu.v:444]
WARNING: [Synth 8-327] inferring latch for variable 'i_e_reg' [D:/Documents/groupProject/groupProjectAssignment/groupProjectAssignment.srcs/sources_1/new/fpu_and_alu.v:313]
WARNING: [Synth 8-327] inferring latch for variable 'i_m_reg' [D:/Documents/groupProject/groupProjectAssignment/groupProjectAssignment.srcs/sources_1/new/fpu_and_alu.v:314]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 842.746 ; gain = 552.281
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     25 Bit       Adders := 12    
	   2 Input     25 Bit       Adders := 4     
	   2 Input      8 Bit       Adders := 38    
	   3 Input      8 Bit       Adders := 8     
+---XORs : 
	   2 Input      1 Bit         XORs := 8     
+---Registers : 
	               32 Bit    Registers := 6     
	               24 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     47 Bit        Muxes := 14    
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     25 Bit        Muxes := 28    
	   2 Input     24 Bit        Muxes := 28    
	   2 Input     23 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 52    
	  20 Input      6 Bit        Muxes := 4     
	   5 Input      4 Bit        Muxes := 7     
	  21 Input      1 Bit        Muxes := 4     
	   5 Input      1 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 28    
	   6 Input      1 Bit        Muxes := 7     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module fpu 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               32 Bit    Registers := 6     
	               24 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     24 Bit        Muxes := 2     
	   2 Input     23 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 4     
Module addition_normaliser 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Muxes : 
	  20 Input      6 Bit        Muxes := 1     
	  21 Input      1 Bit        Muxes := 1     
Module adder 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     25 Bit       Adders := 3     
	   2 Input     25 Bit       Adders := 1     
	   3 Input      8 Bit       Adders := 2     
	   2 Input      8 Bit       Adders := 1     
+---Muxes : 
	   2 Input     25 Bit        Muxes := 7     
	   2 Input     24 Bit        Muxes := 3     
	   2 Input      8 Bit        Muxes := 5     
	   5 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 6     
Module multiplication_normaliser 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Muxes : 
	   5 Input      4 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 1     
Module multiplier 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 3     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Muxes : 
	   2 Input     47 Bit        Muxes := 2     
	   2 Input     24 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 4     
Module reciprocal 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 740 (col length:100)
BRAMs: 730 (col length: RAMB18 100 RAMB36 50)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
DSP Report: Generating DSP i_e1, operation Mode is: A*B.
DSP Report: operator i_e1 is absorbed into DSP i_e1.
DSP Report: operator i_e1 is absorbed into DSP i_e1.
DSP Report: Generating DSP i_e1, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator i_e1 is absorbed into DSP i_e1.
DSP Report: operator i_e1 is absorbed into DSP i_e1.
DSP Report: Generating DSP i_e1, operation Mode is: A*B.
DSP Report: operator i_e1 is absorbed into DSP i_e1.
DSP Report: operator i_e1 is absorbed into DSP i_e1.
DSP Report: Generating DSP i_e1, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator i_e1 is absorbed into DSP i_e1.
DSP Report: operator i_e1 is absorbed into DSP i_e1.
DSP Report: Generating DSP i_e1, operation Mode is: A*B.
DSP Report: operator i_e1 is absorbed into DSP i_e1.
DSP Report: operator i_e1 is absorbed into DSP i_e1.
DSP Report: Generating DSP i_e1, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator i_e1 is absorbed into DSP i_e1.
DSP Report: operator i_e1 is absorbed into DSP i_e1.
DSP Report: Generating DSP i_e1, operation Mode is: A*B.
DSP Report: operator i_e1 is absorbed into DSP i_e1.
DSP Report: operator i_e1 is absorbed into DSP i_e1.
DSP Report: Generating DSP i_e1, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator i_e1 is absorbed into DSP i_e1.
DSP Report: operator i_e1 is absorbed into DSP i_e1.
DSP Report: Generating DSP i_e1, operation Mode is: A*B.
DSP Report: operator i_e1 is absorbed into DSP i_e1.
DSP Report: operator i_e1 is absorbed into DSP i_e1.
DSP Report: Generating DSP i_e1, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator i_e1 is absorbed into DSP i_e1.
DSP Report: operator i_e1 is absorbed into DSP i_e1.
DSP Report: Generating DSP i_e1, operation Mode is: A*B.
DSP Report: operator i_e1 is absorbed into DSP i_e1.
DSP Report: operator i_e1 is absorbed into DSP i_e1.
DSP Report: Generating DSP i_e1, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator i_e1 is absorbed into DSP i_e1.
DSP Report: operator i_e1 is absorbed into DSP i_e1.
DSP Report: Generating DSP mult/i_e1, operation Mode is: A*B.
DSP Report: operator mult/i_e1 is absorbed into DSP mult/i_e1.
DSP Report: operator mult/i_e1 is absorbed into DSP mult/i_e1.
DSP Report: Generating DSP mult/i_e1, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator mult/i_e1 is absorbed into DSP mult/i_e1.
DSP Report: operator mult/i_e1 is absorbed into DSP mult/i_e1.
WARNING: [Synth 8-3331] design addition_normaliser has unconnected port in_m[24]
INFO: [Synth 8-3333] propagating constant 0 across sequential element (adder:/\norm1/out_m_reg[0] )
WARNING: [Synth 8-3332] Sequential element (norm1/out_m_reg[0]) is unused and will be removed from module adder.
WARNING: [Synth 8-3332] Sequential element (i_m_reg[24]) is unused and will be removed from module adder.
WARNING: [Synth 8-3332] Sequential element (norm1/out_m_reg[47]) is unused and will be removed from module multiplier.
WARNING: [Synth 8-3332] Sequential element (norm1/out_m_reg[46]) is unused and will be removed from module multiplier.
WARNING: [Synth 8-3332] Sequential element (norm1/out_m_reg[22]) is unused and will be removed from module multiplier.
WARNING: [Synth 8-3332] Sequential element (norm1/out_m_reg[21]) is unused and will be removed from module multiplier.
WARNING: [Synth 8-3332] Sequential element (norm1/out_m_reg[20]) is unused and will be removed from module multiplier.
WARNING: [Synth 8-3332] Sequential element (norm1/out_m_reg[19]) is unused and will be removed from module multiplier.
WARNING: [Synth 8-3332] Sequential element (norm1/out_m_reg[18]) is unused and will be removed from module multiplier.
WARNING: [Synth 8-3332] Sequential element (norm1/out_m_reg[17]) is unused and will be removed from module multiplier.
WARNING: [Synth 8-3332] Sequential element (norm1/out_m_reg[16]) is unused and will be removed from module multiplier.
WARNING: [Synth 8-3332] Sequential element (norm1/out_m_reg[15]) is unused and will be removed from module multiplier.
WARNING: [Synth 8-3332] Sequential element (norm1/out_m_reg[14]) is unused and will be removed from module multiplier.
WARNING: [Synth 8-3332] Sequential element (norm1/out_m_reg[13]) is unused and will be removed from module multiplier.
WARNING: [Synth 8-3332] Sequential element (norm1/out_m_reg[12]) is unused and will be removed from module multiplier.
WARNING: [Synth 8-3332] Sequential element (norm1/out_m_reg[11]) is unused and will be removed from module multiplier.
WARNING: [Synth 8-3332] Sequential element (norm1/out_m_reg[10]) is unused and will be removed from module multiplier.
WARNING: [Synth 8-3332] Sequential element (norm1/out_m_reg[9]) is unused and will be removed from module multiplier.
WARNING: [Synth 8-3332] Sequential element (norm1/out_m_reg[8]) is unused and will be removed from module multiplier.
WARNING: [Synth 8-3332] Sequential element (norm1/out_m_reg[7]) is unused and will be removed from module multiplier.
WARNING: [Synth 8-3332] Sequential element (norm1/out_m_reg[6]) is unused and will be removed from module multiplier.
WARNING: [Synth 8-3332] Sequential element (norm1/out_m_reg[5]) is unused and will be removed from module multiplier.
WARNING: [Synth 8-3332] Sequential element (norm1/out_m_reg[4]) is unused and will be removed from module multiplier.
WARNING: [Synth 8-3332] Sequential element (norm1/out_m_reg[3]) is unused and will be removed from module multiplier.
WARNING: [Synth 8-3332] Sequential element (norm1/out_m_reg[2]) is unused and will be removed from module multiplier.
WARNING: [Synth 8-3332] Sequential element (norm1/out_m_reg[1]) is unused and will be removed from module multiplier.
WARNING: [Synth 8-3332] Sequential element (norm1/out_m_reg[0]) is unused and will be removed from module multiplier.
WARNING: [Synth 8-3332] Sequential element (i_m_reg[47]) is unused and will be removed from module multiplier.
WARNING: [Synth 8-3332] Sequential element (i_m_reg[17]) is unused and will be removed from module multiplier.
WARNING: [Synth 8-3332] Sequential element (i_m_reg[16]) is unused and will be removed from module multiplier.
WARNING: [Synth 8-3332] Sequential element (i_m_reg[15]) is unused and will be removed from module multiplier.
WARNING: [Synth 8-3332] Sequential element (i_m_reg[14]) is unused and will be removed from module multiplier.
WARNING: [Synth 8-3332] Sequential element (i_m_reg[13]) is unused and will be removed from module multiplier.
WARNING: [Synth 8-3332] Sequential element (i_m_reg[12]) is unused and will be removed from module multiplier.
WARNING: [Synth 8-3332] Sequential element (i_m_reg[11]) is unused and will be removed from module multiplier.
WARNING: [Synth 8-3332] Sequential element (i_m_reg[10]) is unused and will be removed from module multiplier.
WARNING: [Synth 8-3332] Sequential element (i_m_reg[9]) is unused and will be removed from module multiplier.
WARNING: [Synth 8-3332] Sequential element (i_m_reg[8]) is unused and will be removed from module multiplier.
WARNING: [Synth 8-3332] Sequential element (i_m_reg[7]) is unused and will be removed from module multiplier.
WARNING: [Synth 8-3332] Sequential element (i_m_reg[6]) is unused and will be removed from module multiplier.
WARNING: [Synth 8-3332] Sequential element (i_m_reg[5]) is unused and will be removed from module multiplier.
WARNING: [Synth 8-3332] Sequential element (i_m_reg[4]) is unused and will be removed from module multiplier.
WARNING: [Synth 8-3332] Sequential element (i_m_reg[3]) is unused and will be removed from module multiplier.
WARNING: [Synth 8-3332] Sequential element (i_m_reg[2]) is unused and will be removed from module multiplier.
WARNING: [Synth 8-3332] Sequential element (i_m_reg[1]) is unused and will be removed from module multiplier.
WARNING: [Synth 8-3332] Sequential element (i_m_reg[0]) is unused and will be removed from module multiplier.
WARNING: [Synth 8-3332] Sequential element (mult/norm1/out_m_reg[47]) is unused and will be removed from module divider.
WARNING: [Synth 8-3332] Sequential element (mult/norm1/out_m_reg[46]) is unused and will be removed from module divider.
WARNING: [Synth 8-3332] Sequential element (mult/norm1/out_m_reg[22]) is unused and will be removed from module divider.
WARNING: [Synth 8-3332] Sequential element (mult/norm1/out_m_reg[21]) is unused and will be removed from module divider.
WARNING: [Synth 8-3332] Sequential element (mult/norm1/out_m_reg[20]) is unused and will be removed from module divider.
WARNING: [Synth 8-3332] Sequential element (mult/norm1/out_m_reg[19]) is unused and will be removed from module divider.
WARNING: [Synth 8-3332] Sequential element (mult/norm1/out_m_reg[18]) is unused and will be removed from module divider.
WARNING: [Synth 8-3332] Sequential element (mult/norm1/out_m_reg[17]) is unused and will be removed from module divider.
WARNING: [Synth 8-3332] Sequential element (mult/norm1/out_m_reg[16]) is unused and will be removed from module divider.
WARNING: [Synth 8-3332] Sequential element (mult/norm1/out_m_reg[15]) is unused and will be removed from module divider.
WARNING: [Synth 8-3332] Sequential element (mult/norm1/out_m_reg[14]) is unused and will be removed from module divider.
WARNING: [Synth 8-3332] Sequential element (mult/norm1/out_m_reg[13]) is unused and will be removed from module divider.
WARNING: [Synth 8-3332] Sequential element (mult/norm1/out_m_reg[12]) is unused and will be removed from module divider.
WARNING: [Synth 8-3332] Sequential element (mult/norm1/out_m_reg[11]) is unused and will be removed from module divider.
WARNING: [Synth 8-3332] Sequential element (mult/norm1/out_m_reg[10]) is unused and will be removed from module divider.
WARNING: [Synth 8-3332] Sequential element (mult/norm1/out_m_reg[9]) is unused and will be removed from module divider.
WARNING: [Synth 8-3332] Sequential element (mult/norm1/out_m_reg[8]) is unused and will be removed from module divider.
WARNING: [Synth 8-3332] Sequential element (mult/norm1/out_m_reg[7]) is unused and will be removed from module divider.
WARNING: [Synth 8-3332] Sequential element (mult/norm1/out_m_reg[6]) is unused and will be removed from module divider.
WARNING: [Synth 8-3332] Sequential element (mult/norm1/out_m_reg[5]) is unused and will be removed from module divider.
WARNING: [Synth 8-3332] Sequential element (mult/norm1/out_m_reg[4]) is unused and will be removed from module divider.
WARNING: [Synth 8-3332] Sequential element (mult/norm1/out_m_reg[3]) is unused and will be removed from module divider.
WARNING: [Synth 8-3332] Sequential element (mult/norm1/out_m_reg[2]) is unused and will be removed from module divider.
WARNING: [Synth 8-3332] Sequential element (mult/norm1/out_m_reg[1]) is unused and will be removed from module divider.
WARNING: [Synth 8-3332] Sequential element (mult/norm1/out_m_reg[0]) is unused and will be removed from module divider.
WARNING: [Synth 8-3332] Sequential element (mult/i_m_reg[47]) is unused and will be removed from module divider.
WARNING: [Synth 8-3332] Sequential element (mult/i_m_reg[17]) is unused and will be removed from module divider.
WARNING: [Synth 8-3332] Sequential element (mult/i_m_reg[16]) is unused and will be removed from module divider.
WARNING: [Synth 8-3332] Sequential element (mult/i_m_reg[15]) is unused and will be removed from module divider.
WARNING: [Synth 8-3332] Sequential element (mult/i_m_reg[14]) is unused and will be removed from module divider.
WARNING: [Synth 8-3332] Sequential element (mult/i_m_reg[13]) is unused and will be removed from module divider.
WARNING: [Synth 8-3332] Sequential element (mult/i_m_reg[12]) is unused and will be removed from module divider.
WARNING: [Synth 8-3332] Sequential element (mult/i_m_reg[11]) is unused and will be removed from module divider.
WARNING: [Synth 8-3332] Sequential element (mult/i_m_reg[10]) is unused and will be removed from module divider.
WARNING: [Synth 8-3332] Sequential element (mult/i_m_reg[9]) is unused and will be removed from module divider.
WARNING: [Synth 8-3332] Sequential element (mult/i_m_reg[8]) is unused and will be removed from module divider.
WARNING: [Synth 8-3332] Sequential element (mult/i_m_reg[7]) is unused and will be removed from module divider.
WARNING: [Synth 8-3332] Sequential element (mult/i_m_reg[6]) is unused and will be removed from module divider.
WARNING: [Synth 8-3332] Sequential element (mult/i_m_reg[5]) is unused and will be removed from module divider.
WARNING: [Synth 8-3332] Sequential element (mult/i_m_reg[4]) is unused and will be removed from module divider.
WARNING: [Synth 8-3332] Sequential element (mult/i_m_reg[3]) is unused and will be removed from module divider.
WARNING: [Synth 8-3332] Sequential element (mult/i_m_reg[2]) is unused and will be removed from module divider.
WARNING: [Synth 8-3332] Sequential element (mult/i_m_reg[1]) is unused and will be removed from module divider.
WARNING: [Synth 8-3332] Sequential element (mult/i_m_reg[0]) is unused and will be removed from module divider.
WARNING: [Synth 8-3332] Sequential element (o_mantissa_reg[23]) is unused and will be removed from module fpu.
INFO: [Synth 8-3886] merging instance 'D1/recip/S0_2D/i_e_reg[6]' (LD) to 'D1/recip/S0_2D/i_e_reg[5]'
INFO: [Synth 8-3886] merging instance 'D1/recip/S0_2D/i_e_reg[5]' (LD) to 'D1/recip/S0_2D/i_e_reg[4]'
INFO: [Synth 8-3886] merging instance 'D1/recip/S0_2D/i_e_reg[4]' (LD) to 'D1/recip/S0_2D/i_e_reg[3]'
INFO: [Synth 8-3886] merging instance 'D1/recip/S0_2D/i_e_reg[3]' (LD) to 'D1/recip/S0_2D/i_e_reg[2]'
INFO: [Synth 8-3886] merging instance 'D1/recip/S0_2D/i_e_reg[2]' (LD) to 'D1/recip/S0_2D/i_e_reg[1]'
INFO: [Synth 8-3886] merging instance 'D1/recip/S0_2D/i_e_reg[1]' (LD) to 'D1/recip/S0_2D/i_e_reg[0]'
WARNING: [Synth 8-3332] Sequential element (o_sign_reg) is unused and will be removed from module adder.
WARNING: [Synth 8-3332] Sequential element (norm1/out_e_reg[7]) is unused and will be removed from module multiplier.
WARNING: [Synth 8-3332] Sequential element (norm1/out_e_reg[6]) is unused and will be removed from module multiplier.
WARNING: [Synth 8-3332] Sequential element (norm1/out_e_reg[5]) is unused and will be removed from module multiplier.
WARNING: [Synth 8-3332] Sequential element (norm1/out_e_reg[4]) is unused and will be removed from module multiplier.
WARNING: [Synth 8-3332] Sequential element (norm1/out_e_reg[3]) is unused and will be removed from module multiplier.
WARNING: [Synth 8-3332] Sequential element (norm1/out_e_reg[2]) is unused and will be removed from module multiplier.
WARNING: [Synth 8-3332] Sequential element (norm1/out_e_reg[1]) is unused and will be removed from module multiplier.
WARNING: [Synth 8-3332] Sequential element (norm1/out_e_reg[0]) is unused and will be removed from module multiplier.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (D1/recip/S0_2D/\i_e_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (D1/recip/S0_2D/\i_e_reg[7] )
INFO: [Synth 8-3886] merging instance 'D1/recip/S0_2D/norm1/out_e_reg[3]' (LD) to 'D1/recip/S0_2D/norm1/out_e_reg[6]'
INFO: [Synth 8-3886] merging instance 'D1/recip/S0_2D/norm1/out_e_reg[4]' (LD) to 'D1/recip/S0_2D/norm1/out_e_reg[6]'
INFO: [Synth 8-3886] merging instance 'D1/recip/S0_2D/norm1/out_e_reg[5]' (LD) to 'D1/recip/S0_2D/norm1/out_e_reg[6]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (D1/recip/S0_2D/\norm1/out_e_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (D1/recip/S0_2D/\norm1/out_e_reg[7] )
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:24 ; elapsed = 00:00:25 . Memory (MB): peak = 842.746 ; gain = 552.281
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

DSP: Preliminary Mapping  Report (see note below)
+------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name | DSP Mapping    | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|multiplier  | A*B            | 25     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|multiplier  | (PCIN>>17)+A*B | 25     | 8      | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|multiplier  | A*B            | 25     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|multiplier  | (PCIN>>17)+A*B | 25     | 8      | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|multiplier  | A*B            | 25     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|multiplier  | (PCIN>>17)+A*B | 25     | 8      | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|multiplier  | A*B            | 25     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|multiplier  | (PCIN>>17)+A*B | 25     | 8      | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|multiplier  | A*B            | 25     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|multiplier  | (PCIN>>17)+A*B | 25     | 8      | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|multiplier  | A*B            | 25     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|multiplier  | (PCIN>>17)+A*B | 25     | 8      | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|multiplier  | A*B            | 25     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|multiplier  | (PCIN>>17)+A*B | 25     | 8      | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
+------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:33 ; elapsed = 00:00:34 . Memory (MB): peak = 943.242 ; gain = 652.777
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:34 ; elapsed = 00:00:35 . Memory (MB): peak = 973.273 ; gain = 682.809
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:36 ; elapsed = 00:00:37 . Memory (MB): peak = 1136.535 ; gain = 846.070
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:37 ; elapsed = 00:00:38 . Memory (MB): peak = 1136.535 ; gain = 846.070
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:37 ; elapsed = 00:00:38 . Memory (MB): peak = 1136.535 ; gain = 846.070
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:37 ; elapsed = 00:00:38 . Memory (MB): peak = 1136.535 ; gain = 846.070
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:37 ; elapsed = 00:00:38 . Memory (MB): peak = 1136.535 ; gain = 846.070
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:37 ; elapsed = 00:00:39 . Memory (MB): peak = 1136.535 ; gain = 846.070
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:37 ; elapsed = 00:00:39 . Memory (MB): peak = 1136.535 ; gain = 846.070
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+----------+------+
|      |Cell      |Count |
+------+----------+------+
|1     |BUFG      |    12|
|2     |CARRY4    |   132|
|3     |DSP48E1   |    10|
|4     |DSP48E1_1 |     4|
|5     |LUT1      |    65|
|6     |LUT2      |   307|
|7     |LUT3      |   213|
|8     |LUT4      |   277|
|9     |LUT5      |  1006|
|10    |LUT6      |  1252|
|11    |FDRE      |   190|
|12    |LD        |   838|
|13    |IBUF      |    67|
|14    |OBUF      |    32|
+------+----------+------+

Report Instance Areas: 
+------+-----------------+-----------------------------+------+
|      |Instance         |Module                       |Cells |
+------+-----------------+-----------------------------+------+
|1     |top              |                             |  4405|
|2     |  A1             |adder                        |   524|
|3     |    norm1        |addition_normaliser_17       |   243|
|4     |  D1             |divider                      |  3084|
|5     |    mult         |multiplier_0                 |   197|
|6     |      norm1      |multiplication_normaliser_16 |   125|
|7     |    recip        |reciprocal                   |  2887|
|8     |      S0_2D      |multiplier_1                 |   515|
|9     |        norm1    |multiplication_normaliser_15 |   416|
|10    |      S0_N0      |adder_2                      |   536|
|11    |        norm1    |addition_normaliser_14       |   219|
|12    |      S1_2minDN0 |adder_3                      |   304|
|13    |        norm1    |addition_normaliser_13       |   219|
|14    |      S1_DN0     |multiplier_4                 |   328|
|15    |        norm1    |multiplication_normaliser_12 |   289|
|16    |      S1_N1      |multiplier_5                 |   410|
|17    |        norm1    |multiplication_normaliser_11 |   365|
|18    |      S2_2minDN1 |adder_6                      |   313|
|19    |        norm1    |addition_normaliser          |   219|
|20    |      S2_DN1     |multiplier_7                 |   350|
|21    |        norm1    |multiplication_normaliser_10 |   309|
|22    |      S2_N2      |multiplier_8                 |   131|
|23    |        norm1    |multiplication_normaliser_9  |    97|
|24    |  M1             |multiplier                   |   208|
|25    |    norm1        |multiplication_normaliser    |   147|
+------+-----------------+-----------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:37 ; elapsed = 00:00:39 . Memory (MB): peak = 1136.535 ; gain = 846.070
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 124 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:28 ; elapsed = 00:00:33 . Memory (MB): peak = 1136.535 ; gain = 444.031
Synthesis Optimization Complete : Time (s): cpu = 00:00:38 ; elapsed = 00:00:39 . Memory (MB): peak = 1136.535 ; gain = 846.070
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 1051 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 2 inverter(s) to 64 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 838 instances were transformed.
  LD => LDCE: 774 instances
  LD => LDCE (inverted pins: G): 64 instances

INFO: [Common 17-83] Releasing license: Synthesis
46 Infos, 113 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:41 ; elapsed = 00:00:43 . Memory (MB): peak = 1136.535 ; gain = 858.910
INFO: [Common 17-1381] The checkpoint 'D:/Documents/groupProject/groupProjectAssignment/groupProjectAssignment.runs/synth_1/fpu.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file fpu_utilization_synth.rpt -pb fpu_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.064 . Memory (MB): peak = 1136.535 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Wed Dec  1 21:28:08 2021...
