Running: C:\Xilinx\14.2\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -lib unisims_ver -lib unimacro_ver -lib xilinxcorelib_ver -o E:/Digital Circuits/Lab 5/Reg/reg4bitmuxtest_isim_beh.exe -prj E:/Digital Circuits/Lab 5/Reg/reg4bitmuxtest_beh.prj work.reg4bitmuxtest work.glbl 
ISim P.28xd (signature 0xa0883be4)
Number of CPUs detected in this system: 2
Turning on mult-threading, number of parallel sub-compilation jobs: 4 
Determining compilation order of HDL files
Analyzing Verilog file "E:/Digital Circuits/Lab 5/Reg/dflipflop.v" into library work
Analyzing Verilog file "E:/Digital Circuits/Lab 5/Reg/reg4bit.v" into library work
Analyzing Verilog file "E:/Digital Circuits/Lab 5/Reg/mux4bit4x1.v" into library work
Analyzing Verilog file "E:/Digital Circuits/Lab 5/Reg/reg4bitmux.v" into library work
Analyzing Verilog file "E:/Digital Circuits/Lab 5/Reg/reg4bitmuxtest.v" into library work
Analyzing Verilog file "C:/Xilinx/14.2/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
Completed static elaboration
Compiling module dflipflop
Compiling module reg4bit
Compiling module mux4bit4x1
Compiling module reg4bitmux
Compiling module reg4bitmuxtest
Compiling module glbl
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 6 Verilog Units
Built simulation executable E:/Digital Circuits/Lab 5/Reg/reg4bitmuxtest_isim_beh.exe
Fuse Memory Usage: 25960 KB
Fuse CPU Usage: 1015 ms
