/* Generated by Yosys 0.30+1 (git sha1 57241f9fa, clang 14.0.0-1ubuntu1.1 -fPIC -Os) */

(* dynports =  1  *)
(* hdlname = "\\search_begin" *)
(* src = "./core/search_be.v:2.1-25.10" *)
module \$paramod$4458cabf90d41bd2b27bf3a98d7c67dbdfbf585b\search_begin (in, out, en, __MUX_procmux28513__WIRE_in, metaReset_paramod4458cabf90d41bd2b27bf3a98d7c67dbdfbf585bsearch_begin);
  (* src = "./core/search_be.v:13.4-23.7" *)
  wire _000_;
  (* src = "./core/search_be.v:13.4-23.7" *)
  wire [4:0] _001_;
  (* src = "./core/search_be.v:13.4-23.7" *)
  wire _002_;
  (* src = "./core/search_be.v:13.4-23.7" *)
  wire [4:0] _003_;
  (* src = "./core/search_be.v:13.4-23.7" *)
  wire _004_;
  (* src = "./core/search_be.v:13.4-23.7" *)
  wire [4:0] _005_;
  (* src = "./core/search_be.v:13.4-23.7" *)
  wire _006_;
  (* src = "./core/search_be.v:13.4-23.7" *)
  wire [4:0] _007_;
  (* src = "./core/search_be.v:13.4-23.7" *)
  wire _008_;
  (* src = "./core/search_be.v:13.4-23.7" *)
  wire [4:0] _009_;
  (* src = "./core/search_be.v:13.4-23.7" *)
  wire _010_;
  (* src = "./core/search_be.v:13.4-23.7" *)
  wire [4:0] _011_;
  (* src = "./core/search_be.v:13.4-23.7" *)
  wire _012_;
  (* src = "./core/search_be.v:13.4-23.7" *)
  wire [4:0] _013_;
  (* src = "./core/search_be.v:13.4-23.7" *)
  wire _014_;
  (* src = "./core/search_be.v:13.4-23.7" *)
  wire [4:0] _015_;
  (* src = "./core/search_be.v:13.4-23.7" *)
  wire _016_;
  (* src = "./core/search_be.v:13.4-23.7" *)
  wire [4:0] _017_;
  (* src = "./core/search_be.v:13.4-23.7" *)
  wire _018_;
  (* src = "./core/search_be.v:13.4-23.7" *)
  wire [4:0] _019_;
  (* src = "./core/search_be.v:13.4-23.7" *)
  wire _020_;
  (* src = "./core/search_be.v:13.4-23.7" *)
  wire [4:0] _021_;
  (* src = "./core/search_be.v:13.4-23.7" *)
  wire _022_;
  (* src = "./core/search_be.v:13.4-23.7" *)
  wire [4:0] _023_;
  (* src = "./core/search_be.v:13.4-23.7" *)
  wire _024_;
  (* src = "./core/search_be.v:13.4-23.7" *)
  wire [4:0] _025_;
  (* src = "./core/search_be.v:13.4-23.7" *)
  wire _026_;
  (* src = "./core/search_be.v:13.4-23.7" *)
  wire [4:0] _027_;
  (* src = "./core/search_be.v:13.4-23.7" *)
  wire _028_;
  (* src = "./core/search_be.v:13.4-23.7" *)
  wire [4:0] _029_;
  (* src = "./core/search_be.v:13.4-23.7" *)
  wire _030_;
  (* src = "./core/search_be.v:13.4-23.7" *)
  wire [4:0] _031_;
  (* src = "./core/search_be.v:13.4-23.7" *)
  wire _032_;
  (* src = "./core/search_be.v:13.4-23.7" *)
  wire [4:0] _033_;
  (* src = "./core/search_be.v:13.4-23.7" *)
  wire _034_;
  (* src = "./core/search_be.v:13.4-23.7" *)
  wire [4:0] _035_;
  (* src = "./core/search_be.v:13.4-23.7" *)
  wire _036_;
  (* src = "./core/search_be.v:13.4-23.7" *)
  wire [4:0] _037_;
  (* src = "./core/search_be.v:13.4-23.7" *)
  wire _038_;
  (* src = "./core/search_be.v:13.4-23.7" *)
  wire [4:0] _039_;
  (* src = "./core/search_be.v:13.4-23.7" *)
  wire _040_;
  (* src = "./core/search_be.v:13.4-23.7" *)
  wire [4:0] _041_;
  (* src = "./core/search_be.v:13.4-23.7" *)
  wire _042_;
  (* src = "./core/search_be.v:13.4-23.7" *)
  wire [4:0] _043_;
  (* src = "./core/search_be.v:13.4-23.7" *)
  wire _044_;
  (* src = "./core/search_be.v:13.4-23.7" *)
  wire [4:0] _045_;
  (* src = "./core/search_be.v:13.4-23.7" *)
  wire _046_;
  (* src = "./core/search_be.v:13.4-23.7" *)
  wire [4:0] _047_;
  (* src = "./core/search_be.v:13.4-23.7" *)
  wire _048_;
  (* src = "./core/search_be.v:13.4-23.7" *)
  wire [4:0] _049_;
  (* src = "./core/search_be.v:13.4-23.7" *)
  wire _050_;
  (* src = "./core/search_be.v:13.4-23.7" *)
  wire [4:0] _051_;
  (* src = "./core/search_be.v:13.4-23.7" *)
  wire _052_;
  (* src = "./core/search_be.v:13.4-23.7" *)
  wire [4:0] _053_;
  (* src = "./core/search_be.v:13.4-23.7" *)
  wire _054_;
  (* src = "./core/search_be.v:13.4-23.7" *)
  wire [4:0] _055_;
  (* src = "./core/search_be.v:13.4-23.7" *)
  wire _056_;
  (* src = "./core/search_be.v:13.4-23.7" *)
  wire [4:0] _057_;
  (* src = "./core/search_be.v:13.4-23.7" *)
  wire _058_;
  (* src = "./core/search_be.v:13.4-23.7" *)
  wire [4:0] _059_;
  (* src = "./core/search_be.v:13.4-23.7" *)
  wire _060_;
  (* src = "./core/search_be.v:13.4-23.7" *)
  wire [4:0] _061_;
  (* \$paramod$4458cabf90d41bd2b27bf3a98d7c67dbdfbf585b\search_begin  = 32'd1 *)
  (* mux_wire = 32'd1 *)
  output __MUX_procmux28513__WIRE_in;
  wire __MUX_procmux28513__WIRE_in;
  (* src = "./core/search_be.v:9.20-9.22" *)
  output en;
  wire en;
  (* src = "./core/search_be.v:7.28-7.30" *)
  input [31:0] in;
  wire [31:0] in;
  (* meta_reset = 32'd1 *)
  input metaReset_paramod4458cabf90d41bd2b27bf3a98d7c67dbdfbf585bsearch_begin;
  wire metaReset_paramod4458cabf90d41bd2b27bf3a98d7c67dbdfbf585bsearch_begin;
  (* src = "./core/search_be.v:8.28-8.31" *)
  output [4:0] out;
  wire [4:0] out;
  assign en = in[0] ? (* full_case = 32'd1 *) (* src = "./core/search_be.v:17.7-17.12|./core/search_be.v:17.3-21.6" *) 1'h1 : _046_;
  assign out = in[0] ? (* full_case = 32'd1 *) (* src = "./core/search_be.v:17.7-17.12|./core/search_be.v:17.3-21.6" *) 5'h00 : _047_;
  assign _046_ = in[1] ? (* full_case = 32'd1 *) (* src = "./core/search_be.v:17.7-17.12|./core/search_be.v:17.3-21.6" *) 1'h1 : _044_;
  assign _047_ = in[1] ? (* full_case = 32'd1 *) (* src = "./core/search_be.v:17.7-17.12|./core/search_be.v:17.3-21.6" *) 5'h01 : _045_;
  assign _044_ = in[2] ? (* full_case = 32'd1 *) (* src = "./core/search_be.v:17.7-17.12|./core/search_be.v:17.3-21.6" *) 1'h1 : _040_;
  assign _045_ = in[2] ? (* full_case = 32'd1 *) (* src = "./core/search_be.v:17.7-17.12|./core/search_be.v:17.3-21.6" *) 5'h02 : _041_;
  assign _040_ = in[3] ? (* full_case = 32'd1 *) (* src = "./core/search_be.v:17.7-17.12|./core/search_be.v:17.3-21.6" *) 1'h1 : _038_;
  assign _041_ = in[3] ? (* full_case = 32'd1 *) (* src = "./core/search_be.v:17.7-17.12|./core/search_be.v:17.3-21.6" *) 5'h03 : _039_;
  assign _038_ = in[4] ? (* full_case = 32'd1 *) (* src = "./core/search_be.v:17.7-17.12|./core/search_be.v:17.3-21.6" *) 1'h1 : _036_;
  assign _039_ = in[4] ? (* full_case = 32'd1 *) (* src = "./core/search_be.v:17.7-17.12|./core/search_be.v:17.3-21.6" *) 5'h04 : _037_;
  assign _036_ = in[5] ? (* full_case = 32'd1 *) (* src = "./core/search_be.v:17.7-17.12|./core/search_be.v:17.3-21.6" *) 1'h1 : _034_;
  assign _037_ = in[5] ? (* full_case = 32'd1 *) (* src = "./core/search_be.v:17.7-17.12|./core/search_be.v:17.3-21.6" *) 5'h05 : _035_;
  assign _034_ = in[6] ? (* full_case = 32'd1 *) (* src = "./core/search_be.v:17.7-17.12|./core/search_be.v:17.3-21.6" *) 1'h1 : _032_;
  assign _035_ = in[6] ? (* full_case = 32'd1 *) (* src = "./core/search_be.v:17.7-17.12|./core/search_be.v:17.3-21.6" *) 5'h06 : _033_;
  assign _032_ = in[7] ? (* full_case = 32'd1 *) (* src = "./core/search_be.v:17.7-17.12|./core/search_be.v:17.3-21.6" *) 1'h1 : _030_;
  assign _033_ = in[7] ? (* full_case = 32'd1 *) (* src = "./core/search_be.v:17.7-17.12|./core/search_be.v:17.3-21.6" *) 5'h07 : _031_;
  assign _030_ = in[8] ? (* full_case = 32'd1 *) (* src = "./core/search_be.v:17.7-17.12|./core/search_be.v:17.3-21.6" *) 1'h1 : _028_;
  assign _031_ = in[8] ? (* full_case = 32'd1 *) (* src = "./core/search_be.v:17.7-17.12|./core/search_be.v:17.3-21.6" *) 5'h08 : _029_;
  assign _028_ = in[9] ? (* full_case = 32'd1 *) (* src = "./core/search_be.v:17.7-17.12|./core/search_be.v:17.3-21.6" *) 1'h1 : _026_;
  assign _029_ = in[9] ? (* full_case = 32'd1 *) (* src = "./core/search_be.v:17.7-17.12|./core/search_be.v:17.3-21.6" *) 5'h09 : _027_;
  assign _026_ = in[10] ? (* full_case = 32'd1 *) (* src = "./core/search_be.v:17.7-17.12|./core/search_be.v:17.3-21.6" *) 1'h1 : _024_;
  assign _027_ = in[10] ? (* full_case = 32'd1 *) (* src = "./core/search_be.v:17.7-17.12|./core/search_be.v:17.3-21.6" *) 5'h0a : _025_;
  assign _024_ = in[11] ? (* full_case = 32'd1 *) (* src = "./core/search_be.v:17.7-17.12|./core/search_be.v:17.3-21.6" *) 1'h1 : _022_;
  assign _025_ = in[11] ? (* full_case = 32'd1 *) (* src = "./core/search_be.v:17.7-17.12|./core/search_be.v:17.3-21.6" *) 5'h0b : _023_;
  assign _022_ = in[12] ? (* full_case = 32'd1 *) (* src = "./core/search_be.v:17.7-17.12|./core/search_be.v:17.3-21.6" *) 1'h1 : _018_;
  assign _023_ = in[12] ? (* full_case = 32'd1 *) (* src = "./core/search_be.v:17.7-17.12|./core/search_be.v:17.3-21.6" *) 5'h0c : _019_;
  assign _018_ = in[13] ? (* full_case = 32'd1 *) (* src = "./core/search_be.v:17.7-17.12|./core/search_be.v:17.3-21.6" *) 1'h1 : _016_;
  assign _019_ = in[13] ? (* full_case = 32'd1 *) (* src = "./core/search_be.v:17.7-17.12|./core/search_be.v:17.3-21.6" *) 5'h0d : _017_;
  assign _016_ = in[14] ? (* full_case = 32'd1 *) (* src = "./core/search_be.v:17.7-17.12|./core/search_be.v:17.3-21.6" *) 1'h1 : _014_;
  assign _017_ = in[14] ? (* full_case = 32'd1 *) (* src = "./core/search_be.v:17.7-17.12|./core/search_be.v:17.3-21.6" *) 5'h0e : _015_;
  assign _014_ = in[15] ? (* full_case = 32'd1 *) (* src = "./core/search_be.v:17.7-17.12|./core/search_be.v:17.3-21.6" *) 1'h1 : _012_;
  assign _015_ = in[15] ? (* full_case = 32'd1 *) (* src = "./core/search_be.v:17.7-17.12|./core/search_be.v:17.3-21.6" *) 5'h0f : _013_;
  assign _012_ = in[16] ? (* full_case = 32'd1 *) (* src = "./core/search_be.v:17.7-17.12|./core/search_be.v:17.3-21.6" *) 1'h1 : _010_;
  assign _013_ = in[16] ? (* full_case = 32'd1 *) (* src = "./core/search_be.v:17.7-17.12|./core/search_be.v:17.3-21.6" *) 5'h10 : _011_;
  assign _010_ = in[17] ? (* full_case = 32'd1 *) (* src = "./core/search_be.v:17.7-17.12|./core/search_be.v:17.3-21.6" *) 1'h1 : _008_;
  assign _011_ = in[17] ? (* full_case = 32'd1 *) (* src = "./core/search_be.v:17.7-17.12|./core/search_be.v:17.3-21.6" *) 5'h11 : _009_;
  assign _008_ = in[18] ? (* full_case = 32'd1 *) (* src = "./core/search_be.v:17.7-17.12|./core/search_be.v:17.3-21.6" *) 1'h1 : _006_;
  assign _009_ = in[18] ? (* full_case = 32'd1 *) (* src = "./core/search_be.v:17.7-17.12|./core/search_be.v:17.3-21.6" *) 5'h12 : _007_;
  assign _006_ = in[19] ? (* full_case = 32'd1 *) (* src = "./core/search_be.v:17.7-17.12|./core/search_be.v:17.3-21.6" *) 1'h1 : _004_;
  assign _007_ = in[19] ? (* full_case = 32'd1 *) (* src = "./core/search_be.v:17.7-17.12|./core/search_be.v:17.3-21.6" *) 5'h13 : _005_;
  assign _004_ = in[20] ? (* full_case = 32'd1 *) (* src = "./core/search_be.v:17.7-17.12|./core/search_be.v:17.3-21.6" *) 1'h1 : _002_;
  assign _005_ = in[20] ? (* full_case = 32'd1 *) (* src = "./core/search_be.v:17.7-17.12|./core/search_be.v:17.3-21.6" *) 5'h14 : _003_;
  assign _002_ = in[21] ? (* full_case = 32'd1 *) (* src = "./core/search_be.v:17.7-17.12|./core/search_be.v:17.3-21.6" *) 1'h1 : _000_;
  assign _003_ = in[21] ? (* full_case = 32'd1 *) (* src = "./core/search_be.v:17.7-17.12|./core/search_be.v:17.3-21.6" *) 5'h15 : _001_;
  assign _000_ = in[22] ? (* full_case = 32'd1 *) (* src = "./core/search_be.v:17.7-17.12|./core/search_be.v:17.3-21.6" *) 1'h1 : _060_;
  assign _001_ = in[22] ? (* full_case = 32'd1 *) (* src = "./core/search_be.v:17.7-17.12|./core/search_be.v:17.3-21.6" *) 5'h16 : _061_;
  assign _060_ = in[23] ? (* full_case = 32'd1 *) (* src = "./core/search_be.v:17.7-17.12|./core/search_be.v:17.3-21.6" *) 1'h1 : _058_;
  assign _061_ = in[23] ? (* full_case = 32'd1 *) (* src = "./core/search_be.v:17.7-17.12|./core/search_be.v:17.3-21.6" *) 5'h17 : _059_;
  assign _058_ = in[24] ? (* full_case = 32'd1 *) (* src = "./core/search_be.v:17.7-17.12|./core/search_be.v:17.3-21.6" *) 1'h1 : _056_;
  assign _059_ = in[24] ? (* full_case = 32'd1 *) (* src = "./core/search_be.v:17.7-17.12|./core/search_be.v:17.3-21.6" *) 5'h18 : _057_;
  assign _056_ = in[25] ? (* full_case = 32'd1 *) (* src = "./core/search_be.v:17.7-17.12|./core/search_be.v:17.3-21.6" *) 1'h1 : _054_;
  assign _057_ = in[25] ? (* full_case = 32'd1 *) (* src = "./core/search_be.v:17.7-17.12|./core/search_be.v:17.3-21.6" *) 5'h19 : _055_;
  assign _054_ = in[26] ? (* full_case = 32'd1 *) (* src = "./core/search_be.v:17.7-17.12|./core/search_be.v:17.3-21.6" *) 1'h1 : _052_;
  assign _055_ = in[26] ? (* full_case = 32'd1 *) (* src = "./core/search_be.v:17.7-17.12|./core/search_be.v:17.3-21.6" *) 5'h1a : _053_;
  assign _052_ = in[27] ? (* full_case = 32'd1 *) (* src = "./core/search_be.v:17.7-17.12|./core/search_be.v:17.3-21.6" *) 1'h1 : _050_;
  assign _053_ = in[27] ? (* full_case = 32'd1 *) (* src = "./core/search_be.v:17.7-17.12|./core/search_be.v:17.3-21.6" *) 5'h1b : _051_;
  assign _050_ = in[28] ? (* full_case = 32'd1 *) (* src = "./core/search_be.v:17.7-17.12|./core/search_be.v:17.3-21.6" *) 1'h1 : _048_;
  assign _051_ = in[28] ? (* full_case = 32'd1 *) (* src = "./core/search_be.v:17.7-17.12|./core/search_be.v:17.3-21.6" *) 5'h1c : _049_;
  assign _048_ = in[29] ? (* full_case = 32'd1 *) (* src = "./core/search_be.v:17.7-17.12|./core/search_be.v:17.3-21.6" *) 1'h1 : _042_;
  assign _049_ = in[29] ? (* full_case = 32'd1 *) (* src = "./core/search_be.v:17.7-17.12|./core/search_be.v:17.3-21.6" *) 5'h1d : _043_;
  assign _042_ = in[30] ? (* full_case = 32'd1 *) (* src = "./core/search_be.v:17.7-17.12|./core/search_be.v:17.3-21.6" *) 1'h1 : _020_;
  assign _043_ = in[30] ? (* full_case = 32'd1 *) (* src = "./core/search_be.v:17.7-17.12|./core/search_be.v:17.3-21.6" *) 5'h1e : _021_;
  assign _020_ = in[31] ? (* full_case = 32'd1 *) (* src = "./core/search_be.v:17.7-17.12|./core/search_be.v:17.3-21.6" *) 1'h1 : 1'h0;
  assign _021_ = in[31] ? (* full_case = 32'd1 *) (* src = "./core/search_be.v:17.7-17.12|./core/search_be.v:17.3-21.6" *) 5'h1f : 5'h00;
  assign __MUX_procmux28513__WIRE_in = in[0];
endmodule

(* dynports =  1  *)
(* hdlname = "\\search_end" *)
(* src = "./core/search_be.v:27.1-50.10" *)
module \$paramod$4458cabf90d41bd2b27bf3a98d7c67dbdfbf585b\search_end (in, out, en, __MUX_procmux28705__WIRE_in, metaReset_paramod4458cabf90d41bd2b27bf3a98d7c67dbdfbf585bsearch_end);
  (* src = "./core/search_be.v:38.4-48.7" *)
  wire _000_;
  (* src = "./core/search_be.v:38.4-48.7" *)
  wire [4:0] _001_;
  (* src = "./core/search_be.v:38.4-48.7" *)
  wire _002_;
  (* src = "./core/search_be.v:38.4-48.7" *)
  wire [4:0] _003_;
  (* src = "./core/search_be.v:38.4-48.7" *)
  wire _004_;
  (* src = "./core/search_be.v:38.4-48.7" *)
  wire [4:0] _005_;
  (* src = "./core/search_be.v:38.4-48.7" *)
  wire _006_;
  (* src = "./core/search_be.v:38.4-48.7" *)
  wire [4:0] _007_;
  (* src = "./core/search_be.v:38.4-48.7" *)
  wire _008_;
  (* src = "./core/search_be.v:38.4-48.7" *)
  wire [4:0] _009_;
  (* src = "./core/search_be.v:38.4-48.7" *)
  wire _010_;
  (* src = "./core/search_be.v:38.4-48.7" *)
  wire [4:0] _011_;
  (* src = "./core/search_be.v:38.4-48.7" *)
  wire _012_;
  (* src = "./core/search_be.v:38.4-48.7" *)
  wire [4:0] _013_;
  (* src = "./core/search_be.v:38.4-48.7" *)
  wire _014_;
  (* src = "./core/search_be.v:38.4-48.7" *)
  wire [4:0] _015_;
  (* src = "./core/search_be.v:38.4-48.7" *)
  wire _016_;
  (* src = "./core/search_be.v:38.4-48.7" *)
  wire [4:0] _017_;
  (* src = "./core/search_be.v:38.4-48.7" *)
  wire _018_;
  (* src = "./core/search_be.v:38.4-48.7" *)
  wire [4:0] _019_;
  (* src = "./core/search_be.v:38.4-48.7" *)
  wire _020_;
  (* src = "./core/search_be.v:38.4-48.7" *)
  wire _021_;
  (* src = "./core/search_be.v:38.4-48.7" *)
  wire [4:0] _022_;
  (* src = "./core/search_be.v:38.4-48.7" *)
  wire _023_;
  (* src = "./core/search_be.v:38.4-48.7" *)
  wire [4:0] _024_;
  (* src = "./core/search_be.v:38.4-48.7" *)
  wire _025_;
  (* src = "./core/search_be.v:38.4-48.7" *)
  wire [4:0] _026_;
  (* src = "./core/search_be.v:38.4-48.7" *)
  wire _027_;
  (* src = "./core/search_be.v:38.4-48.7" *)
  wire [4:0] _028_;
  (* src = "./core/search_be.v:38.4-48.7" *)
  wire _029_;
  (* src = "./core/search_be.v:38.4-48.7" *)
  wire [4:0] _030_;
  (* src = "./core/search_be.v:38.4-48.7" *)
  wire _031_;
  (* src = "./core/search_be.v:38.4-48.7" *)
  wire [4:0] _032_;
  (* src = "./core/search_be.v:38.4-48.7" *)
  wire _033_;
  (* src = "./core/search_be.v:38.4-48.7" *)
  wire [4:0] _034_;
  (* src = "./core/search_be.v:38.4-48.7" *)
  wire _035_;
  (* src = "./core/search_be.v:38.4-48.7" *)
  wire [4:0] _036_;
  (* src = "./core/search_be.v:38.4-48.7" *)
  wire _037_;
  (* src = "./core/search_be.v:38.4-48.7" *)
  wire [4:0] _038_;
  (* src = "./core/search_be.v:38.4-48.7" *)
  wire _039_;
  (* src = "./core/search_be.v:38.4-48.7" *)
  wire [4:0] _040_;
  (* src = "./core/search_be.v:38.4-48.7" *)
  wire _041_;
  (* src = "./core/search_be.v:38.4-48.7" *)
  wire [4:0] _042_;
  (* src = "./core/search_be.v:38.4-48.7" *)
  wire _043_;
  (* src = "./core/search_be.v:38.4-48.7" *)
  wire [4:0] _044_;
  (* src = "./core/search_be.v:38.4-48.7" *)
  wire _045_;
  (* src = "./core/search_be.v:38.4-48.7" *)
  wire [4:0] _046_;
  (* src = "./core/search_be.v:38.4-48.7" *)
  wire _047_;
  (* src = "./core/search_be.v:38.4-48.7" *)
  wire [4:0] _048_;
  (* src = "./core/search_be.v:38.4-48.7" *)
  wire _049_;
  (* src = "./core/search_be.v:38.4-48.7" *)
  wire [4:0] _050_;
  (* src = "./core/search_be.v:38.4-48.7" *)
  wire _051_;
  (* src = "./core/search_be.v:38.4-48.7" *)
  wire [4:0] _052_;
  (* src = "./core/search_be.v:38.4-48.7" *)
  wire _053_;
  (* src = "./core/search_be.v:38.4-48.7" *)
  wire [4:0] _054_;
  (* src = "./core/search_be.v:38.4-48.7" *)
  wire _055_;
  (* src = "./core/search_be.v:38.4-48.7" *)
  wire [4:0] _056_;
  (* src = "./core/search_be.v:38.4-48.7" *)
  wire _057_;
  (* src = "./core/search_be.v:38.4-48.7" *)
  wire [4:0] _058_;
  (* src = "./core/search_be.v:38.4-48.7" *)
  wire _059_;
  (* src = "./core/search_be.v:38.4-48.7" *)
  wire [4:0] _060_;
  (* \$paramod$4458cabf90d41bd2b27bf3a98d7c67dbdfbf585b\search_end  = 32'd1 *)
  (* mux_wire = 32'd1 *)
  output __MUX_procmux28705__WIRE_in;
  wire __MUX_procmux28705__WIRE_in;
  (* src = "./core/search_be.v:34.22-34.24" *)
  output en;
  wire en;
  (* src = "./core/search_be.v:32.29-32.31" *)
  input [31:0] in;
  wire [31:0] in;
  (* meta_reset = 32'd1 *)
  input metaReset_paramod4458cabf90d41bd2b27bf3a98d7c67dbdfbf585bsearch_end;
  wire metaReset_paramod4458cabf90d41bd2b27bf3a98d7c67dbdfbf585bsearch_end;
  (* src = "./core/search_be.v:33.29-33.32" *)
  output [4:0] out;
  wire [4:0] out;
  assign en = in[31] ? (* full_case = 32'd1 *) (* src = "./core/search_be.v:42.7-42.12|./core/search_be.v:42.3-46.6" *) 1'h1 : _045_;
  assign out = in[31] ? (* full_case = 32'd1 *) (* src = "./core/search_be.v:42.7-42.12|./core/search_be.v:42.3-46.6" *) 5'h1f : _046_;
  assign _045_ = in[30] ? (* full_case = 32'd1 *) (* src = "./core/search_be.v:42.7-42.12|./core/search_be.v:42.3-46.6" *) 1'h1 : _043_;
  assign _046_ = in[30] ? (* full_case = 32'd1 *) (* src = "./core/search_be.v:42.7-42.12|./core/search_be.v:42.3-46.6" *) 5'h1e : _044_;
  assign _043_ = in[29] ? (* full_case = 32'd1 *) (* src = "./core/search_be.v:42.7-42.12|./core/search_be.v:42.3-46.6" *) 1'h1 : _039_;
  assign _044_ = in[29] ? (* full_case = 32'd1 *) (* src = "./core/search_be.v:42.7-42.12|./core/search_be.v:42.3-46.6" *) 5'h1d : _040_;
  assign _039_ = in[28] ? (* full_case = 32'd1 *) (* src = "./core/search_be.v:42.7-42.12|./core/search_be.v:42.3-46.6" *) 1'h1 : _037_;
  assign _040_ = in[28] ? (* full_case = 32'd1 *) (* src = "./core/search_be.v:42.7-42.12|./core/search_be.v:42.3-46.6" *) 5'h1c : _038_;
  assign _037_ = in[27] ? (* full_case = 32'd1 *) (* src = "./core/search_be.v:42.7-42.12|./core/search_be.v:42.3-46.6" *) 1'h1 : _035_;
  assign _038_ = in[27] ? (* full_case = 32'd1 *) (* src = "./core/search_be.v:42.7-42.12|./core/search_be.v:42.3-46.6" *) 5'h1b : _036_;
  assign _035_ = in[26] ? (* full_case = 32'd1 *) (* src = "./core/search_be.v:42.7-42.12|./core/search_be.v:42.3-46.6" *) 1'h1 : _033_;
  assign _036_ = in[26] ? (* full_case = 32'd1 *) (* src = "./core/search_be.v:42.7-42.12|./core/search_be.v:42.3-46.6" *) 5'h1a : _034_;
  assign _033_ = in[25] ? (* full_case = 32'd1 *) (* src = "./core/search_be.v:42.7-42.12|./core/search_be.v:42.3-46.6" *) 1'h1 : _031_;
  assign _034_ = in[25] ? (* full_case = 32'd1 *) (* src = "./core/search_be.v:42.7-42.12|./core/search_be.v:42.3-46.6" *) 5'h19 : _032_;
  assign _031_ = in[24] ? (* full_case = 32'd1 *) (* src = "./core/search_be.v:42.7-42.12|./core/search_be.v:42.3-46.6" *) 1'h1 : _029_;
  assign _032_ = in[24] ? (* full_case = 32'd1 *) (* src = "./core/search_be.v:42.7-42.12|./core/search_be.v:42.3-46.6" *) 5'h18 : _030_;
  assign _029_ = in[23] ? (* full_case = 32'd1 *) (* src = "./core/search_be.v:42.7-42.12|./core/search_be.v:42.3-46.6" *) 1'h1 : _027_;
  assign _030_ = in[23] ? (* full_case = 32'd1 *) (* src = "./core/search_be.v:42.7-42.12|./core/search_be.v:42.3-46.6" *) 5'h17 : _028_;
  assign _027_ = in[22] ? (* full_case = 32'd1 *) (* src = "./core/search_be.v:42.7-42.12|./core/search_be.v:42.3-46.6" *) 1'h1 : _025_;
  assign _028_ = in[22] ? (* full_case = 32'd1 *) (* src = "./core/search_be.v:42.7-42.12|./core/search_be.v:42.3-46.6" *) 5'h16 : _026_;
  assign _025_ = in[21] ? (* full_case = 32'd1 *) (* src = "./core/search_be.v:42.7-42.12|./core/search_be.v:42.3-46.6" *) 1'h1 : _023_;
  assign _026_ = in[21] ? (* full_case = 32'd1 *) (* src = "./core/search_be.v:42.7-42.12|./core/search_be.v:42.3-46.6" *) 5'h15 : _024_;
  assign _023_ = in[20] ? (* full_case = 32'd1 *) (* src = "./core/search_be.v:42.7-42.12|./core/search_be.v:42.3-46.6" *) 1'h1 : _021_;
  assign _024_ = in[20] ? (* full_case = 32'd1 *) (* src = "./core/search_be.v:42.7-42.12|./core/search_be.v:42.3-46.6" *) 5'h14 : _022_;
  assign _021_ = in[19] ? (* full_case = 32'd1 *) (* src = "./core/search_be.v:42.7-42.12|./core/search_be.v:42.3-46.6" *) 1'h1 : _018_;
  assign _022_ = in[19] ? (* full_case = 32'd1 *) (* src = "./core/search_be.v:42.7-42.12|./core/search_be.v:42.3-46.6" *) 5'h13 : _019_;
  assign _018_ = in[18] ? (* full_case = 32'd1 *) (* src = "./core/search_be.v:42.7-42.12|./core/search_be.v:42.3-46.6" *) 1'h1 : _016_;
  assign _019_ = in[18] ? (* full_case = 32'd1 *) (* src = "./core/search_be.v:42.7-42.12|./core/search_be.v:42.3-46.6" *) 5'h12 : _017_;
  assign _016_ = in[17] ? (* full_case = 32'd1 *) (* src = "./core/search_be.v:42.7-42.12|./core/search_be.v:42.3-46.6" *) 1'h1 : _014_;
  assign _017_ = in[17] ? (* full_case = 32'd1 *) (* src = "./core/search_be.v:42.7-42.12|./core/search_be.v:42.3-46.6" *) 5'h11 : _015_;
  assign _014_ = in[16] ? (* full_case = 32'd1 *) (* src = "./core/search_be.v:42.7-42.12|./core/search_be.v:42.3-46.6" *) 1'h1 : _012_;
  assign _015_ = in[16] ? (* full_case = 32'd1 *) (* src = "./core/search_be.v:42.7-42.12|./core/search_be.v:42.3-46.6" *) 5'h10 : _013_;
  assign _012_ = in[15] ? (* full_case = 32'd1 *) (* src = "./core/search_be.v:42.7-42.12|./core/search_be.v:42.3-46.6" *) 1'h1 : _010_;
  assign _013_ = in[15] ? (* full_case = 32'd1 *) (* src = "./core/search_be.v:42.7-42.12|./core/search_be.v:42.3-46.6" *) 5'h0f : _011_;
  assign _010_ = in[14] ? (* full_case = 32'd1 *) (* src = "./core/search_be.v:42.7-42.12|./core/search_be.v:42.3-46.6" *) 1'h1 : _008_;
  assign _011_ = in[14] ? (* full_case = 32'd1 *) (* src = "./core/search_be.v:42.7-42.12|./core/search_be.v:42.3-46.6" *) 5'h0e : _009_;
  assign _008_ = in[13] ? (* full_case = 32'd1 *) (* src = "./core/search_be.v:42.7-42.12|./core/search_be.v:42.3-46.6" *) 1'h1 : _006_;
  assign _009_ = in[13] ? (* full_case = 32'd1 *) (* src = "./core/search_be.v:42.7-42.12|./core/search_be.v:42.3-46.6" *) 5'h0d : _007_;
  assign _006_ = in[12] ? (* full_case = 32'd1 *) (* src = "./core/search_be.v:42.7-42.12|./core/search_be.v:42.3-46.6" *) 1'h1 : _004_;
  assign _007_ = in[12] ? (* full_case = 32'd1 *) (* src = "./core/search_be.v:42.7-42.12|./core/search_be.v:42.3-46.6" *) 5'h0c : _005_;
  assign _004_ = in[11] ? (* full_case = 32'd1 *) (* src = "./core/search_be.v:42.7-42.12|./core/search_be.v:42.3-46.6" *) 1'h1 : _002_;
  assign _005_ = in[11] ? (* full_case = 32'd1 *) (* src = "./core/search_be.v:42.7-42.12|./core/search_be.v:42.3-46.6" *) 5'h0b : _003_;
  assign _002_ = in[10] ? (* full_case = 32'd1 *) (* src = "./core/search_be.v:42.7-42.12|./core/search_be.v:42.3-46.6" *) 1'h1 : _000_;
  assign _003_ = in[10] ? (* full_case = 32'd1 *) (* src = "./core/search_be.v:42.7-42.12|./core/search_be.v:42.3-46.6" *) 5'h0a : _001_;
  assign _000_ = in[9] ? (* full_case = 32'd1 *) (* src = "./core/search_be.v:42.7-42.12|./core/search_be.v:42.3-46.6" *) 1'h1 : _059_;
  assign _001_ = in[9] ? (* full_case = 32'd1 *) (* src = "./core/search_be.v:42.7-42.12|./core/search_be.v:42.3-46.6" *) 5'h09 : _060_;
  assign _059_ = in[8] ? (* full_case = 32'd1 *) (* src = "./core/search_be.v:42.7-42.12|./core/search_be.v:42.3-46.6" *) 1'h1 : _057_;
  assign _060_ = in[8] ? (* full_case = 32'd1 *) (* src = "./core/search_be.v:42.7-42.12|./core/search_be.v:42.3-46.6" *) 5'h08 : _058_;
  assign _057_ = in[7] ? (* full_case = 32'd1 *) (* src = "./core/search_be.v:42.7-42.12|./core/search_be.v:42.3-46.6" *) 1'h1 : _055_;
  assign _058_ = in[7] ? (* full_case = 32'd1 *) (* src = "./core/search_be.v:42.7-42.12|./core/search_be.v:42.3-46.6" *) 5'h07 : _056_;
  assign _055_ = in[6] ? (* full_case = 32'd1 *) (* src = "./core/search_be.v:42.7-42.12|./core/search_be.v:42.3-46.6" *) 1'h1 : _053_;
  assign _056_ = in[6] ? (* full_case = 32'd1 *) (* src = "./core/search_be.v:42.7-42.12|./core/search_be.v:42.3-46.6" *) 5'h06 : _054_;
  assign _053_ = in[5] ? (* full_case = 32'd1 *) (* src = "./core/search_be.v:42.7-42.12|./core/search_be.v:42.3-46.6" *) 1'h1 : _051_;
  assign _054_ = in[5] ? (* full_case = 32'd1 *) (* src = "./core/search_be.v:42.7-42.12|./core/search_be.v:42.3-46.6" *) 5'h05 : _052_;
  assign _051_ = in[4] ? (* full_case = 32'd1 *) (* src = "./core/search_be.v:42.7-42.12|./core/search_be.v:42.3-46.6" *) 1'h1 : _049_;
  assign _052_ = in[4] ? (* full_case = 32'd1 *) (* src = "./core/search_be.v:42.7-42.12|./core/search_be.v:42.3-46.6" *) 5'h04 : _050_;
  assign _049_ = in[3] ? (* full_case = 32'd1 *) (* src = "./core/search_be.v:42.7-42.12|./core/search_be.v:42.3-46.6" *) 1'h1 : _047_;
  assign _050_ = in[3] ? (* full_case = 32'd1 *) (* src = "./core/search_be.v:42.7-42.12|./core/search_be.v:42.3-46.6" *) 5'h03 : _048_;
  assign _047_ = in[2] ? (* full_case = 32'd1 *) (* src = "./core/search_be.v:42.7-42.12|./core/search_be.v:42.3-46.6" *) 1'h1 : _041_;
  assign _048_ = in[2] ? (* full_case = 32'd1 *) (* src = "./core/search_be.v:42.7-42.12|./core/search_be.v:42.3-46.6" *) 5'h02 : _042_;
  assign _041_ = in[1] ? (* full_case = 32'd1 *) (* src = "./core/search_be.v:42.7-42.12|./core/search_be.v:42.3-46.6" *) 1'h1 : _020_;
  assign _042_ = in[1] ? (* full_case = 32'd1 *) (* src = "./core/search_be.v:42.7-42.12|./core/search_be.v:42.3-46.6" *) 5'h01 : 5'h00;
  assign _020_ = in[0] ? (* full_case = 32'd1 *) (* src = "./core/search_be.v:42.7-42.12|./core/search_be.v:42.3-46.6" *) 1'h1 : 1'h0;
  assign __MUX_procmux28705__WIRE_in = in[31];
endmodule

(* dynports =  1  *)
(* hdlname = "\\ram_sync_1r1w" *)
(* src = "./core/ram_sync.v:3.1-24.10" *)
module \$paramod$5ca72239c21c6e1a96d2417a6b71c0cb7eaf615a\ram_sync_1r1w (clk, raddr1, rdata1, waddr, wdata, we, __MUX_procmux28397__WIRE_we, metaReset_paramod5ca72239c21c6e1a96d2417a6b71c0cb7eaf615aram_sync_1r1w);
  (* src = "./core/ram_sync.v:19.4-23.7" *)
  wire [8:0] _00_;
  (* src = "./core/ram_sync.v:19.4-23.7" *)
  wire [31:0] _01_;
  (* src = "./core/ram_sync.v:19.4-23.7" *)
  wire [31:0] _02_;
  (* src = "./core/ram_sync.v:19.4-23.7" *)
  wire [31:0] _03_;
  wire [31:0] _04_;
  (* \$paramod$5ca72239c21c6e1a96d2417a6b71c0cb7eaf615a\ram_sync_1r1w  = 32'd1 *)
  (* mux_wire = 32'd1 *)
  output __MUX_procmux28397__WIRE_we;
  wire __MUX_procmux28397__WIRE_we;
  (* src = "./core/ram_sync.v:9.24-9.27" *)
  input clk;
  wire clk;
  (* meta_reset = 32'd1 *)
  input metaReset_paramod5ca72239c21c6e1a96d2417a6b71c0cb7eaf615aram_sync_1r1w;
  wire metaReset_paramod5ca72239c21c6e1a96d2417a6b71c0cb7eaf615aram_sync_1r1w;
  (* src = "./core/ram_sync.v:10.38-10.44" *)
  input [8:0] raddr1;
  wire [8:0] raddr1;
  (* src = "./core/ram_sync.v:11.38-11.44" *)
  output [31:0] rdata1;
  reg [31:0] rdata1;
  (* src = "./core/ram_sync.v:12.38-12.43" *)
  input [8:0] waddr;
  wire [8:0] waddr;
  (* src = "./core/ram_sync.v:13.38-13.43" *)
  input [31:0] wdata;
  wire [31:0] wdata;
  (* src = "./core/ram_sync.v:14.24-14.26" *)
  input we;
  wire we;
  (* src = "./core/ram_sync.v:17.39-17.42" *)
  reg [31:0] mem [511:0];
  always_ff @(posedge clk) begin
    if (_02_[31])
      mem[_00_] <= _01_;
  end
  assign _03_ = mem[raddr1];
  assign _04_ = metaReset_paramod5ca72239c21c6e1a96d2417a6b71c0cb7eaf615aram_sync_1r1w ? 32'd0 : _03_;
  (* src = "./core/ram_sync.v:19.4-23.7" *)
  always_ff @(posedge clk)
    rdata1 <= _04_;
  assign _02_[31] = we ? (* full_case = 32'd1 *) (* src = "./core/ram_sync.v:21.11-21.13|./core/ram_sync.v:21.7-22.22" *) 1'h1 : 1'h0;
  assign _01_ = we ? (* full_case = 32'd1 *) (* src = "./core/ram_sync.v:21.11-21.13|./core/ram_sync.v:21.7-22.22" *) wdata : 32'hxxxxxxxx;
  assign _00_ = we ? (* full_case = 32'd1 *) (* src = "./core/ram_sync.v:21.11-21.13|./core/ram_sync.v:21.7-22.22" *) waddr : 9'hxxx;
  assign __MUX_procmux28397__WIRE_we = we;
  assign _02_[30:0] = { _02_[31], _02_[31], _02_[31], _02_[31], _02_[31], _02_[31], _02_[31], _02_[31], _02_[31], _02_[31], _02_[31], _02_[31], _02_[31], _02_[31], _02_[31], _02_[31], _02_[31], _02_[31], _02_[31], _02_[31], _02_[31], _02_[31], _02_[31], _02_[31], _02_[31], _02_[31], _02_[31], _02_[31], _02_[31], _02_[31], _02_[31] };
endmodule

(* dynports =  1  *)
(* hdlname = "\\alloc_issue_ino" *)
(* src = "./core/alloc_issue_ino.v:5.1-95.10" *)
module \$paramod$62c2b41c5f43dddccc2ec3acfbebd392b1d8b932\alloc_issue_ino (clk, reset, reqnum, busyvec, prbusyvec_next, readyvec, prmiss, exunit_busynext, stall_DP, kill_DP, allocptr, allocatable, issueptr, issuevalid, \__MUX_ternary/core/alloc_issue_inov902858__WIRE_logic_and/core/alloc_issue_inov902855_Y , \__MUX_ternary/core/alloc_issue_inov892860__WIRE_notfull_next , \__MUX_ternary/core/alloc_issue_inov832848__WIRE_logic_and/core/alloc_issue_inov832847_Y , \__MUX_ternary/core/alloc_issue_inov822849__WIRE_eq/core/alloc_issue_inov822839_Y , \__MUX_ternary/core/alloc_issue_inov822842__WIRE_shiftx/core/alloc_issue_inov02840_Y , \__MUX_ternary/core/alloc_issue_inov812850__WIRE_eq/core/alloc_issue_inov812838_Y , \__MUX_ternary/core/alloc_issue_inov762830__WIRE_logic_and/core/alloc_issue_inov762827_Y 
, \__MUX_ternary/core/alloc_issue_inov752832__WIRE_notfull , __MUX_procmux24741__WIRE_prmiss, \__MUX_procmux24738__WIRE_logic_and/core/alloc_issue_inov912863_Y , \paramod62c2b41c5f43dddccc2ec3acfbebd392b1d8b932search_begin-sb1___MUX_procmux7931__WIRE_in , \paramod62c2b41c5f43dddccc2ec3acfbebd392b1d8b932search_end-se0___MUX_procmux29119__WIRE_in , \paramod62c2b41c5f43dddccc2ec3acfbebd392b1d8b932search_end-se1___MUX_procmux29119__WIRE_in , \paramod62c2b41c5f43dddccc2ec3acfbebd392b1d8b932search_begin-snb0___MUX_procmux7931__WIRE_in , \paramod62c2b41c5f43dddccc2ec3acfbebd392b1d8b932search_begin-snb1___MUX_procmux7931__WIRE_in , \paramod62c2b41c5f43dddccc2ec3acfbebd392b1d8b932search_end-sne1___MUX_procmux29119__WIRE_in , metaReset_paramod62c2b41c5f43dddccc2ec3acfbebd392b1d8b932alloc_issue_ino);
  (* src = "./core/alloc_issue_ino.v:27.39-27.51" *)
  (* unused_bits = "2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31" *)
  wire [31:0] _00_;
  (* src = "./core/alloc_issue_ino.v:76.43-76.47" *)
  wire [31:0] _01_;
  (* src = "./core/alloc_issue_ino.v:90.52-90.57" *)
  wire [31:0] _02_;
  (* src = "./core/alloc_issue_ino.v:92.15-92.32" *)
  wire [1:0] _03_;
  (* src = "./core/alloc_issue_ino.v:79.24-79.52" *)
  wire _04_;
  wire _05_;
  wire _06_;
  wire _07_;
  (* src = "./core/alloc_issue_ino.v:76.10-76.17" *)
  wire _08_;
  (* src = "./core/alloc_issue_ino.v:76.23-76.37" *)
  wire _09_;
  (* src = "./core/alloc_issue_ino.v:90.11-90.19" *)
  wire _10_;
  (* src = "./core/alloc_issue_ino.v:90.25-90.40" *)
  wire _11_;
  (* src = "./core/alloc_issue_ino.v:52.13-52.21" *)
  wire [3:0] _12_;
  (* src = "./core/alloc_issue_ino.v:70.16-70.31" *)
  wire [3:0] _13_;
  (* src = "./core/alloc_issue_ino.v:79.45-79.52" *)
  wire _14_;
  (* src = "./core/alloc_issue_ino.v:79.55-79.71" *)
  wire _15_;
  (* src = "./core/alloc_issue_ino.v:82.25-82.43" *)
  wire _16_;
  (* src = "./core/alloc_issue_ino.v:83.28-83.47" *)
  wire _17_;
  (* src = "./core/alloc_issue_ino.v:91.20-91.29" *)
  wire _18_;
  (* src = "./core/alloc_issue_ino.v:91.33-91.41" *)
  wire _19_;
  wire [1:0] _20_;
  wire [1:0] _21_;
  (* src = "./core/alloc_issue_ino.v:0.0-0.0" *)
  wire _22_;
  (* src = "./core/alloc_issue_ino.v:0.0-0.0" *)
  wire _23_;
  (* src = "./core/alloc_issue_ino.v:75.22-77.10" *)
  (* unused_bits = "2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31" *)
  wire [31:0] _24_;
  (* src = "./core/alloc_issue_ino.v:76.8-77.10" *)
  wire [31:0] _25_;
  (* src = "./core/alloc_issue_ino.v:82.25-82.57" *)
  wire _26_;
  (* src = "./core/alloc_issue_ino.v:82.4-83.63" *)
  wire _27_;
  (* src = "./core/alloc_issue_ino.v:83.5-83.62" *)
  wire _28_;
  (* src = "./core/alloc_issue_ino.v:89.15-90.59" *)
  (* unused_bits = "2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31" *)
  wire [31:0] _29_;
  (* src = "./core/alloc_issue_ino.v:90.9-90.58" *)
  wire [31:0] _30_;
  (* \$paramod$62c2b41c5f43dddccc2ec3acfbebd392b1d8b932\alloc_issue_ino  = 32'd1 *)
  (* mux_wire = 32'd1 *)
  output \__MUX_procmux24738__WIRE_logic_and/core/alloc_issue_inov912863_Y ;
  wire \__MUX_procmux24738__WIRE_logic_and/core/alloc_issue_inov912863_Y ;
  (* \$paramod$62c2b41c5f43dddccc2ec3acfbebd392b1d8b932\alloc_issue_ino  = 32'd1 *)
  (* mux_wire = 32'd1 *)
  output __MUX_procmux24741__WIRE_prmiss;
  wire __MUX_procmux24741__WIRE_prmiss;
  (* \$paramod$62c2b41c5f43dddccc2ec3acfbebd392b1d8b932\alloc_issue_ino  = 32'd1 *)
  (* mux_wire = 32'd1 *)
  output \__MUX_ternary/core/alloc_issue_inov752832__WIRE_notfull ;
  wire \__MUX_ternary/core/alloc_issue_inov752832__WIRE_notfull ;
  (* \$paramod$62c2b41c5f43dddccc2ec3acfbebd392b1d8b932\alloc_issue_ino  = 32'd1 *)
  (* mux_wire = 32'd1 *)
  output \__MUX_ternary/core/alloc_issue_inov762830__WIRE_logic_and/core/alloc_issue_inov762827_Y ;
  wire \__MUX_ternary/core/alloc_issue_inov762830__WIRE_logic_and/core/alloc_issue_inov762827_Y ;
  (* \$paramod$62c2b41c5f43dddccc2ec3acfbebd392b1d8b932\alloc_issue_ino  = 32'd1 *)
  (* mux_wire = 32'd1 *)
  output \__MUX_ternary/core/alloc_issue_inov812850__WIRE_eq/core/alloc_issue_inov812838_Y ;
  wire \__MUX_ternary/core/alloc_issue_inov812850__WIRE_eq/core/alloc_issue_inov812838_Y ;
  (* \$paramod$62c2b41c5f43dddccc2ec3acfbebd392b1d8b932\alloc_issue_ino  = 32'd1 *)
  (* mux_wire = 32'd1 *)
  output \__MUX_ternary/core/alloc_issue_inov822842__WIRE_shiftx/core/alloc_issue_inov02840_Y ;
  wire \__MUX_ternary/core/alloc_issue_inov822842__WIRE_shiftx/core/alloc_issue_inov02840_Y ;
  (* \$paramod$62c2b41c5f43dddccc2ec3acfbebd392b1d8b932\alloc_issue_ino  = 32'd1 *)
  (* mux_wire = 32'd1 *)
  output \__MUX_ternary/core/alloc_issue_inov822849__WIRE_eq/core/alloc_issue_inov822839_Y ;
  wire \__MUX_ternary/core/alloc_issue_inov822849__WIRE_eq/core/alloc_issue_inov822839_Y ;
  (* \$paramod$62c2b41c5f43dddccc2ec3acfbebd392b1d8b932\alloc_issue_ino  = 32'd1 *)
  (* mux_wire = 32'd1 *)
  output \__MUX_ternary/core/alloc_issue_inov832848__WIRE_logic_and/core/alloc_issue_inov832847_Y ;
  wire \__MUX_ternary/core/alloc_issue_inov832848__WIRE_logic_and/core/alloc_issue_inov832847_Y ;
  (* \$paramod$62c2b41c5f43dddccc2ec3acfbebd392b1d8b932\alloc_issue_ino  = 32'd1 *)
  (* mux_wire = 32'd1 *)
  output \__MUX_ternary/core/alloc_issue_inov892860__WIRE_notfull_next ;
  wire \__MUX_ternary/core/alloc_issue_inov892860__WIRE_notfull_next ;
  (* \$paramod$62c2b41c5f43dddccc2ec3acfbebd392b1d8b932\alloc_issue_ino  = 32'd1 *)
  (* mux_wire = 32'd1 *)
  output \__MUX_ternary/core/alloc_issue_inov902858__WIRE_logic_and/core/alloc_issue_inov902855_Y ;
  wire \__MUX_ternary/core/alloc_issue_inov902858__WIRE_logic_and/core/alloc_issue_inov902855_Y ;
  (* src = "./core/alloc_issue_ino.v:21.23-21.34" *)
  output allocatable;
  wire allocatable;
  (* src = "./core/alloc_issue_ino.v:20.30-20.38" *)
  output [1:0] allocptr;
  reg [1:0] allocptr;
  (* src = "./core/alloc_issue_ino.v:27.27-27.36" *)
  wire [1:0] allocptr2;
  (* src = "./core/alloc_issue_ino.v:30.27-30.29" *)
  wire [1:0] b1;
  (* src = "./core/alloc_issue_ino.v:13.30-13.37" *)
  input [3:0] busyvec;
  wire [3:0] busyvec;
  (* src = "./core/alloc_issue_ino.v:10.23-10.26" *)
  input clk;
  wire clk;
  (* src = "./core/alloc_issue_ino.v:29.27-29.29" *)
  wire [1:0] e0;
  (* src = "./core/alloc_issue_ino.v:31.27-31.29" *)
  wire [1:0] e1;
  (* src = "./core/alloc_issue_ino.v:17.23-17.38" *)
  input exunit_busynext;
  wire exunit_busynext;
  (* src = "./core/alloc_issue_ino.v:22.30-22.38" *)
  output [1:0] issueptr;
  wire [1:0] issueptr;
  (* src = "./core/alloc_issue_ino.v:23.23-23.33" *)
  output issuevalid;
  wire issuevalid;
  (* src = "./core/alloc_issue_ino.v:19.23-19.30" *)
  input kill_DP;
  wire kill_DP;
  (* meta_reset = 32'd1 *)
  input metaReset_paramod62c2b41c5f43dddccc2ec3acfbebd392b1d8b932alloc_issue_ino;
  wire metaReset_paramod62c2b41c5f43dddccc2ec3acfbebd392b1d8b932alloc_issue_ino;
  (* src = "./core/alloc_issue_ino.v:35.27-35.30" *)
  wire [1:0] nb0;
  (* src = "./core/alloc_issue_ino.v:36.27-36.30" *)
  wire [1:0] nb1;
  (* src = "./core/alloc_issue_ino.v:34.27-34.30" *)
  wire [1:0] ne1;
  (* src = "./core/alloc_issue_ino.v:32.15-32.22" *)
  wire notfull;
  (* src = "./core/alloc_issue_ino.v:37.15-37.27" *)
  wire notfull_next;
  (* \$paramod$62c2b41c5f43dddccc2ec3acfbebd392b1d8b932\search_begin  = 32'd1 *)
  (* mux_wire = 32'd1 *)
  output \paramod62c2b41c5f43dddccc2ec3acfbebd392b1d8b932search_begin-sb1___MUX_procmux7931__WIRE_in ;
  wire \paramod62c2b41c5f43dddccc2ec3acfbebd392b1d8b932search_begin-sb1___MUX_procmux7931__WIRE_in ;
  (* \$paramod$62c2b41c5f43dddccc2ec3acfbebd392b1d8b932\search_begin  = 32'd1 *)
  (* mux_wire = 32'd1 *)
  output \paramod62c2b41c5f43dddccc2ec3acfbebd392b1d8b932search_begin-snb0___MUX_procmux7931__WIRE_in ;
  wire \paramod62c2b41c5f43dddccc2ec3acfbebd392b1d8b932search_begin-snb0___MUX_procmux7931__WIRE_in ;
  (* \$paramod$62c2b41c5f43dddccc2ec3acfbebd392b1d8b932\search_begin  = 32'd1 *)
  (* mux_wire = 32'd1 *)
  output \paramod62c2b41c5f43dddccc2ec3acfbebd392b1d8b932search_begin-snb1___MUX_procmux7931__WIRE_in ;
  wire \paramod62c2b41c5f43dddccc2ec3acfbebd392b1d8b932search_begin-snb1___MUX_procmux7931__WIRE_in ;
  (* \$paramod$62c2b41c5f43dddccc2ec3acfbebd392b1d8b932\search_end  = 32'd1 *)
  (* mux_wire = 32'd1 *)
  output \paramod62c2b41c5f43dddccc2ec3acfbebd392b1d8b932search_end-se0___MUX_procmux29119__WIRE_in ;
  wire \paramod62c2b41c5f43dddccc2ec3acfbebd392b1d8b932search_end-se0___MUX_procmux29119__WIRE_in ;
  (* \$paramod$62c2b41c5f43dddccc2ec3acfbebd392b1d8b932\search_end  = 32'd1 *)
  (* mux_wire = 32'd1 *)
  output \paramod62c2b41c5f43dddccc2ec3acfbebd392b1d8b932search_end-se1___MUX_procmux29119__WIRE_in ;
  wire \paramod62c2b41c5f43dddccc2ec3acfbebd392b1d8b932search_end-se1___MUX_procmux29119__WIRE_in ;
  (* \$paramod$62c2b41c5f43dddccc2ec3acfbebd392b1d8b932\search_end  = 32'd1 *)
  (* mux_wire = 32'd1 *)
  output \paramod62c2b41c5f43dddccc2ec3acfbebd392b1d8b932search_end-sne1___MUX_procmux29119__WIRE_in ;
  wire \paramod62c2b41c5f43dddccc2ec3acfbebd392b1d8b932search_end-sne1___MUX_procmux29119__WIRE_in ;
  (* src = "./core/alloc_issue_ino.v:14.30-14.44" *)
  input [3:0] prbusyvec_next;
  wire [3:0] prbusyvec_next;
  (* src = "./core/alloc_issue_ino.v:16.23-16.29" *)
  input prmiss;
  wire prmiss;
  (* src = "./core/alloc_issue_ino.v:15.30-15.38" *)
  input [3:0] readyvec;
  wire [3:0] readyvec;
  (* src = "./core/alloc_issue_ino.v:12.28-12.34" *)
  input [1:0] reqnum;
  wire [1:0] reqnum;
  (* reset_wire = 32'd1 *)
  (* src = "./core/alloc_issue_ino.v:11.23-11.28" *)
  input reset;
  wire reset;
  (* src = "./core/alloc_issue_ino.v:18.23-18.31" *)
  input stall_DP;
  wire stall_DP;
  assign { _00_[31:2], allocptr2 } = allocptr + (* src = "./core/alloc_issue_ino.v:27.39-27.51" *) 32'd1;
  assign _01_ = e0 + (* src = "./core/alloc_issue_ino.v:76.43-76.47" *) 32'd1;
  assign _02_ = ne1 + (* src = "./core/alloc_issue_ino.v:90.52-90.57" *) 32'd1;
  assign _03_ = allocptr + (* src = "./core/alloc_issue_ino.v:92.15-92.32" *) reqnum;
  assign _04_ = _22_ & (* src = "./core/alloc_issue_ino.v:79.24-79.52" *) _14_;
  assign issuevalid = _04_ & (* src = "./core/alloc_issue_ino.v:79.24-79.71" *) _15_;
  (* src = "./core/alloc_issue_ino.v:85.4-94.7" *)
  always_ff @(posedge clk)
    if (reset) allocptr <= 2'h0;
    else if (_07_) allocptr <= _21_;
  assign _05_ = | { \__MUX_procmux24738__WIRE_logic_and/core/alloc_issue_inov912863_Y , prmiss };
  assign _06_ = { notfull_next, prmiss } != 2'h1;
  assign _07_ = & { _05_, _06_ };
  assign _08_ = ! (* src = "./core/alloc_issue_ino.v:76.10-76.17" *) b1;
  assign _09_ = e1 == (* src = "./core/alloc_issue_ino.v:76.23-76.37" *) 2'h3;
  assign \__MUX_ternary/core/alloc_issue_inov812850__WIRE_eq/core/alloc_issue_inov812838_Y  = ! (* src = "./core/alloc_issue_ino.v:81.26-81.40" *) reqnum;
  assign \__MUX_ternary/core/alloc_issue_inov822849__WIRE_eq/core/alloc_issue_inov822839_Y  = reqnum == (* src = "./core/alloc_issue_ino.v:82.5-82.19" *) 2'h1;
  assign _10_ = ! (* src = "./core/alloc_issue_ino.v:90.11-90.19" *) nb1;
  assign _11_ = ne1 == (* src = "./core/alloc_issue_ino.v:90.25-90.40" *) 2'h3;
  assign \__MUX_ternary/core/alloc_issue_inov762830__WIRE_logic_and/core/alloc_issue_inov762827_Y  = _08_ && (* src = "./core/alloc_issue_ino.v:76.9-76.38" *) _09_;
  assign \__MUX_ternary/core/alloc_issue_inov832848__WIRE_logic_and/core/alloc_issue_inov832847_Y  = _16_ && (* src = "./core/alloc_issue_ino.v:83.6-83.47" *) _17_;
  assign \__MUX_ternary/core/alloc_issue_inov902858__WIRE_logic_and/core/alloc_issue_inov902855_Y  = _10_ && (* src = "./core/alloc_issue_ino.v:90.10-90.41" *) _11_;
  assign \__MUX_procmux24738__WIRE_logic_and/core/alloc_issue_inov912863_Y  = _18_ && (* src = "./core/alloc_issue_ino.v:91.20-91.41" *) _19_;
  assign _12_ = ~ (* src = "./core/alloc_issue_ino.v:52.13-52.21" *) busyvec;
  assign _13_ = ~ (* src = "./core/alloc_issue_ino.v:70.16-70.31" *) prbusyvec_next;
  assign _14_ = ~ (* src = "./core/alloc_issue_ino.v:79.45-79.52" *) prmiss;
  assign _15_ = ~ (* src = "./core/alloc_issue_ino.v:79.55-79.71" *) exunit_busynext;
  assign _16_ = ~ (* src = "./core/alloc_issue_ino.v:83.6-83.24" *) \__MUX_ternary/core/alloc_issue_inov822842__WIRE_shiftx/core/alloc_issue_inov02840_Y ;
  assign _17_ = ~ (* src = "./core/alloc_issue_ino.v:83.28-83.47" *) _23_;
  assign _18_ = ~ (* src = "./core/alloc_issue_ino.v:91.20-91.29" *) stall_DP;
  assign _19_ = ~ (* src = "./core/alloc_issue_ino.v:91.33-91.41" *) kill_DP;
  assign _20_ = \__MUX_procmux24738__WIRE_logic_and/core/alloc_issue_inov912863_Y  ? (* src = "./core/alloc_issue_ino.v:91.20-91.41|./core/alloc_issue_ino.v:91.16-93.10" *) _03_ : 2'hx;
  assign _21_ = prmiss ? (* full_case = 32'd1 *) (* src = "./core/alloc_issue_ino.v:88.20-88.26|./core/alloc_issue_ino.v:88.16-93.10" *) _29_[1:0] : _20_;
  wire [3:0] _72_ = readyvec;
  assign _22_ = _72_[issueptr +: 1];
  wire [3:0] _73_ = busyvec;
  assign \__MUX_ternary/core/alloc_issue_inov822842__WIRE_shiftx/core/alloc_issue_inov02840_Y  = _73_[allocptr +: 1];
  wire [3:0] _74_ = busyvec;
  assign _23_ = _74_[allocptr2 +: 1];
  assign { _24_[31:2], issueptr } = notfull ? (* src = "./core/alloc_issue_ino.v:75.22-77.10" *) _25_ : { 30'h00000000, allocptr };
  assign _25_ = \__MUX_ternary/core/alloc_issue_inov762830__WIRE_logic_and/core/alloc_issue_inov762827_Y  ? (* src = "./core/alloc_issue_ino.v:76.8-77.10" *) _01_ : { 30'h00000000, b1 };
  assign allocatable = \__MUX_ternary/core/alloc_issue_inov812850__WIRE_eq/core/alloc_issue_inov812838_Y  ? (* src = "./core/alloc_issue_ino.v:81.25-83.63" *) 1'h1 : _27_;
  assign _26_ = \__MUX_ternary/core/alloc_issue_inov822842__WIRE_shiftx/core/alloc_issue_inov02840_Y  ? (* src = "./core/alloc_issue_ino.v:82.25-82.57" *) 1'h0 : 1'h1;
  assign _27_ = \__MUX_ternary/core/alloc_issue_inov822849__WIRE_eq/core/alloc_issue_inov822839_Y  ? (* src = "./core/alloc_issue_ino.v:82.4-83.63" *) _26_ : _28_;
  assign _28_ = \__MUX_ternary/core/alloc_issue_inov832848__WIRE_logic_and/core/alloc_issue_inov832847_Y  ? (* src = "./core/alloc_issue_ino.v:83.5-83.62" *) 1'h1 : 1'h0;
  assign _29_ = notfull_next ? (* src = "./core/alloc_issue_ino.v:89.15-90.59" *) _30_ : 32'b000000000000000000000000000000xx;
  assign _30_ = \__MUX_ternary/core/alloc_issue_inov902858__WIRE_logic_and/core/alloc_issue_inov902855_Y  ? (* src = "./core/alloc_issue_ino.v:90.9-90.58" *) { 30'h00000000, nb0 } : _02_;
  (* module_not_derived = 32'd1 *)
  (* src = "./core/alloc_issue_ino.v:39.35-43.12" *)
  \$paramod$62c2b41c5f43dddccc2ec3acfbebd392b1d8b932\search_begin  sb1 (
    .__MUX_procmux7931__WIRE_in(\paramod62c2b41c5f43dddccc2ec3acfbebd392b1d8b932search_begin-sb1___MUX_procmux7931__WIRE_in ),
    .in(busyvec),
    .metaReset_paramod62c2b41c5f43dddccc2ec3acfbebd392b1d8b932search_begin(metaReset_paramod62c2b41c5f43dddccc2ec3acfbebd392b1d8b932alloc_issue_ino),
    .out(b1)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./core/alloc_issue_ino.v:51.33-55.10" *)
  \$paramod$62c2b41c5f43dddccc2ec3acfbebd392b1d8b932\search_end  se0 (
    .__MUX_procmux29119__WIRE_in(\paramod62c2b41c5f43dddccc2ec3acfbebd392b1d8b932search_end-se0___MUX_procmux29119__WIRE_in ),
    .en(notfull),
    .in(_12_),
    .metaReset_paramod62c2b41c5f43dddccc2ec3acfbebd392b1d8b932search_end(metaReset_paramod62c2b41c5f43dddccc2ec3acfbebd392b1d8b932alloc_issue_ino),
    .out(e0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./core/alloc_issue_ino.v:45.33-49.10" *)
  \$paramod$62c2b41c5f43dddccc2ec3acfbebd392b1d8b932\search_end  se1 (
    .__MUX_procmux29119__WIRE_in(\paramod62c2b41c5f43dddccc2ec3acfbebd392b1d8b932search_end-se1___MUX_procmux29119__WIRE_in ),
    .in(busyvec),
    .metaReset_paramod62c2b41c5f43dddccc2ec3acfbebd392b1d8b932search_end(metaReset_paramod62c2b41c5f43dddccc2ec3acfbebd392b1d8b932alloc_issue_ino),
    .out(e1)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./core/alloc_issue_ino.v:69.35-73.13" *)
  \$paramod$62c2b41c5f43dddccc2ec3acfbebd392b1d8b932\search_begin  snb0 (
    .__MUX_procmux7931__WIRE_in(\paramod62c2b41c5f43dddccc2ec3acfbebd392b1d8b932search_begin-snb0___MUX_procmux7931__WIRE_in ),
    .en(notfull_next),
    .in(_13_),
    .metaReset_paramod62c2b41c5f43dddccc2ec3acfbebd392b1d8b932search_begin(metaReset_paramod62c2b41c5f43dddccc2ec3acfbebd392b1d8b932alloc_issue_ino),
    .out(nb0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./core/alloc_issue_ino.v:57.35-61.13" *)
  \$paramod$62c2b41c5f43dddccc2ec3acfbebd392b1d8b932\search_begin  snb1 (
    .__MUX_procmux7931__WIRE_in(\paramod62c2b41c5f43dddccc2ec3acfbebd392b1d8b932search_begin-snb1___MUX_procmux7931__WIRE_in ),
    .in(prbusyvec_next),
    .metaReset_paramod62c2b41c5f43dddccc2ec3acfbebd392b1d8b932search_begin(metaReset_paramod62c2b41c5f43dddccc2ec3acfbebd392b1d8b932alloc_issue_ino),
    .out(nb1)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./core/alloc_issue_ino.v:63.33-67.11" *)
  \$paramod$62c2b41c5f43dddccc2ec3acfbebd392b1d8b932\search_end  sne1 (
    .__MUX_procmux29119__WIRE_in(\paramod62c2b41c5f43dddccc2ec3acfbebd392b1d8b932search_end-sne1___MUX_procmux29119__WIRE_in ),
    .in(prbusyvec_next),
    .metaReset_paramod62c2b41c5f43dddccc2ec3acfbebd392b1d8b932search_end(metaReset_paramod62c2b41c5f43dddccc2ec3acfbebd392b1d8b932alloc_issue_ino),
    .out(ne1)
  );
  assign \__MUX_ternary/core/alloc_issue_inov892860__WIRE_notfull_next  = notfull_next;
  assign \__MUX_ternary/core/alloc_issue_inov752832__WIRE_notfull  = notfull;
  assign __MUX_procmux24741__WIRE_prmiss = prmiss;
  assign _00_[1:0] = allocptr2;
  assign _24_[1:0] = issueptr;
endmodule

(* dynports =  1  *)
(* hdlname = "\\search_begin" *)
(* src = "./core/search_be.v:2.1-25.10" *)
module \$paramod$62c2b41c5f43dddccc2ec3acfbebd392b1d8b932\search_begin (in, out, en, __MUX_procmux7931__WIRE_in, metaReset_paramod62c2b41c5f43dddccc2ec3acfbebd392b1d8b932search_begin);
  (* src = "./core/search_be.v:13.4-23.7" *)
  wire _00_;
  (* src = "./core/search_be.v:13.4-23.7" *)
  wire [1:0] _01_;
  (* src = "./core/search_be.v:13.4-23.7" *)
  wire _02_;
  (* src = "./core/search_be.v:13.4-23.7" *)
  wire [1:0] _03_;
  (* src = "./core/search_be.v:13.4-23.7" *)
  wire _04_;
  (* src = "./core/search_be.v:13.4-23.7" *)
  wire [1:0] _05_;
  (* \$paramod$62c2b41c5f43dddccc2ec3acfbebd392b1d8b932\search_begin  = 32'd1 *)
  (* mux_wire = 32'd1 *)
  output __MUX_procmux7931__WIRE_in;
  wire __MUX_procmux7931__WIRE_in;
  (* src = "./core/search_be.v:9.20-9.22" *)
  output en;
  wire en;
  (* src = "./core/search_be.v:7.28-7.30" *)
  input [3:0] in;
  wire [3:0] in;
  (* meta_reset = 32'd1 *)
  input metaReset_paramod62c2b41c5f43dddccc2ec3acfbebd392b1d8b932search_begin;
  wire metaReset_paramod62c2b41c5f43dddccc2ec3acfbebd392b1d8b932search_begin;
  (* src = "./core/search_be.v:8.28-8.31" *)
  output [1:0] out;
  wire [1:0] out;
  assign en = in[0] ? (* full_case = 32'd1 *) (* src = "./core/search_be.v:17.7-17.12|./core/search_be.v:17.3-21.6" *) 1'h1 : _04_;
  assign out = in[0] ? (* full_case = 32'd1 *) (* src = "./core/search_be.v:17.7-17.12|./core/search_be.v:17.3-21.6" *) 2'h0 : _05_;
  assign _04_ = in[1] ? (* full_case = 32'd1 *) (* src = "./core/search_be.v:17.7-17.12|./core/search_be.v:17.3-21.6" *) 1'h1 : _02_;
  assign _05_ = in[1] ? (* full_case = 32'd1 *) (* src = "./core/search_be.v:17.7-17.12|./core/search_be.v:17.3-21.6" *) 2'h1 : _03_;
  assign _02_ = in[2] ? (* full_case = 32'd1 *) (* src = "./core/search_be.v:17.7-17.12|./core/search_be.v:17.3-21.6" *) 1'h1 : _00_;
  assign _03_ = in[2] ? (* full_case = 32'd1 *) (* src = "./core/search_be.v:17.7-17.12|./core/search_be.v:17.3-21.6" *) 2'h2 : _01_;
  assign _00_ = in[3] ? (* full_case = 32'd1 *) (* src = "./core/search_be.v:17.7-17.12|./core/search_be.v:17.3-21.6" *) 1'h1 : 1'h0;
  assign _01_ = in[3] ? (* full_case = 32'd1 *) (* src = "./core/search_be.v:17.7-17.12|./core/search_be.v:17.3-21.6" *) 2'h3 : 2'h0;
  assign __MUX_procmux7931__WIRE_in = in[0];
endmodule

(* dynports =  1  *)
(* hdlname = "\\search_end" *)
(* src = "./core/search_be.v:27.1-50.10" *)
module \$paramod$62c2b41c5f43dddccc2ec3acfbebd392b1d8b932\search_end (in, out, en, __MUX_procmux29119__WIRE_in, metaReset_paramod62c2b41c5f43dddccc2ec3acfbebd392b1d8b932search_end);
  (* src = "./core/search_be.v:38.4-48.7" *)
  wire _00_;
  (* src = "./core/search_be.v:38.4-48.7" *)
  wire _01_;
  (* src = "./core/search_be.v:38.4-48.7" *)
  wire [1:0] _02_;
  (* src = "./core/search_be.v:38.4-48.7" *)
  wire _03_;
  (* src = "./core/search_be.v:38.4-48.7" *)
  wire [1:0] _04_;
  (* \$paramod$62c2b41c5f43dddccc2ec3acfbebd392b1d8b932\search_end  = 32'd1 *)
  (* mux_wire = 32'd1 *)
  output __MUX_procmux29119__WIRE_in;
  wire __MUX_procmux29119__WIRE_in;
  (* src = "./core/search_be.v:34.22-34.24" *)
  output en;
  wire en;
  (* src = "./core/search_be.v:32.29-32.31" *)
  input [3:0] in;
  wire [3:0] in;
  (* meta_reset = 32'd1 *)
  input metaReset_paramod62c2b41c5f43dddccc2ec3acfbebd392b1d8b932search_end;
  wire metaReset_paramod62c2b41c5f43dddccc2ec3acfbebd392b1d8b932search_end;
  (* src = "./core/search_be.v:33.29-33.32" *)
  output [1:0] out;
  wire [1:0] out;
  assign en = in[3] ? (* full_case = 32'd1 *) (* src = "./core/search_be.v:42.7-42.12|./core/search_be.v:42.3-46.6" *) 1'h1 : _03_;
  assign out = in[3] ? (* full_case = 32'd1 *) (* src = "./core/search_be.v:42.7-42.12|./core/search_be.v:42.3-46.6" *) 2'h3 : _04_;
  assign _03_ = in[2] ? (* full_case = 32'd1 *) (* src = "./core/search_be.v:42.7-42.12|./core/search_be.v:42.3-46.6" *) 1'h1 : _01_;
  assign _04_ = in[2] ? (* full_case = 32'd1 *) (* src = "./core/search_be.v:42.7-42.12|./core/search_be.v:42.3-46.6" *) 2'h2 : _02_;
  assign _01_ = in[1] ? (* full_case = 32'd1 *) (* src = "./core/search_be.v:42.7-42.12|./core/search_be.v:42.3-46.6" *) 1'h1 : _00_;
  assign _02_ = in[1] ? (* full_case = 32'd1 *) (* src = "./core/search_be.v:42.7-42.12|./core/search_be.v:42.3-46.6" *) 2'h1 : 2'h0;
  assign _00_ = in[0] ? (* full_case = 32'd1 *) (* src = "./core/search_be.v:42.7-42.12|./core/search_be.v:42.3-46.6" *) 1'h1 : 1'h0;
  assign __MUX_procmux29119__WIRE_in = in[3];
endmodule

(* dynports =  1  *)
(* hdlname = "\\oldest_finder2" *)
(* src = "./core/oldest_finder.v:3.1-23.10" *)
module \$paramod$77a63bcc04b3cdcea8fdcca892dc5f720f2e7465\oldest_finder2 (entvec, valvec, oldent, oldval, \__MUX_ternary/core/oldest_finderv207774__WIRE_lt/core/oldest_finderv207773_Y , metaReset_paramod77a63bcc04b3cdcea8fdcca892dc5f720f2e7465oldest_finder2);
  (* \$paramod$77a63bcc04b3cdcea8fdcca892dc5f720f2e7465\oldest_finder2  = 32'd1 *)
  (* mux_wire = 32'd1 *)
  output \__MUX_ternary/core/oldest_finderv207774__WIRE_lt/core/oldest_finderv207773_Y ;
  wire \__MUX_ternary/core/oldest_finderv207774__WIRE_lt/core/oldest_finderv207773_Y ;
  (* src = "./core/oldest_finder.v:8.30-8.36" *)
  input [5:0] entvec;
  wire [5:0] entvec;
  (* meta_reset = 32'd1 *)
  input metaReset_paramod77a63bcc04b3cdcea8fdcca892dc5f720f2e7465oldest_finder2;
  wire metaReset_paramod77a63bcc04b3cdcea8fdcca892dc5f720f2e7465oldest_finder2;
  (* src = "./core/oldest_finder.v:10.30-10.36" *)
  output [2:0] oldent;
  wire [2:0] oldent;
  (* src = "./core/oldest_finder.v:11.30-11.36" *)
  output [7:0] oldval;
  wire [7:0] oldval;
  (* src = "./core/oldest_finder.v:9.30-9.36" *)
  input [15:0] valvec;
  wire [15:0] valvec;
  assign \__MUX_ternary/core/oldest_finderv207774__WIRE_lt/core/oldest_finderv207773_Y  = valvec[7:0] < (* src = "./core/oldest_finder.v:21.21-21.32" *) valvec[15:8];
  assign oldent = \__MUX_ternary/core/oldest_finderv207774__WIRE_lt/core/oldest_finderv207773_Y  ? (* src = "./core/oldest_finder.v:20.20-20.47" *) entvec[2:0] : entvec[5:3];
  assign oldval = \__MUX_ternary/core/oldest_finderv207774__WIRE_lt/core/oldest_finderv207773_Y  ? (* src = "./core/oldest_finder.v:21.20-21.47" *) valvec[7:0] : valvec[15:8];
endmodule

(* dynports =  1  *)
(* hdlname = "\\oldest_finder4" *)
(* src = "./core/oldest_finder.v:25.1-66.10" *)
module \$paramod$77a63bcc04b3cdcea8fdcca892dc5f720f2e7465\oldest_finder4 (entvec, valvec, oldent, oldval, \paramod77a63bcc04b3cdcea8fdcca892dc5f720f2e7465oldest_finder2-of2_1___MUX_ternary/core/oldest_finderv207774__WIRE_lt/core/oldest_finderv207773_Y , \paramod77a63bcc04b3cdcea8fdcca892dc5f720f2e7465oldest_finder2-ofmas___MUX_ternary/core/oldest_finderv207774__WIRE_lt/core/oldest_finderv207773_Y , \paramod77a63bcc04b3cdcea8fdcca892dc5f720f2e7465oldest_finder2-of2_2___MUX_ternary/core/oldest_finderv207774__WIRE_lt/core/oldest_finderv207773_Y , metaReset_paramod77a63bcc04b3cdcea8fdcca892dc5f720f2e7465oldest_finder4);
  (* src = "./core/oldest_finder.v:30.31-30.37" *)
  input [11:0] entvec;
  wire [11:0] entvec;
  (* meta_reset = 32'd1 *)
  input metaReset_paramod77a63bcc04b3cdcea8fdcca892dc5f720f2e7465oldest_finder4;
  wire metaReset_paramod77a63bcc04b3cdcea8fdcca892dc5f720f2e7465oldest_finder4;
  (* src = "./core/oldest_finder.v:32.31-32.37" *)
  output [2:0] oldent;
  wire [2:0] oldent;
  (* src = "./core/oldest_finder.v:37.28-37.35" *)
  wire [2:0] oldent1;
  (* src = "./core/oldest_finder.v:38.28-38.35" *)
  wire [2:0] oldent2;
  (* src = "./core/oldest_finder.v:33.31-33.37" *)
  output [7:0] oldval;
  wire [7:0] oldval;
  (* src = "./core/oldest_finder.v:39.28-39.35" *)
  wire [7:0] oldval1;
  (* src = "./core/oldest_finder.v:40.28-40.35" *)
  wire [7:0] oldval2;
  (* \$paramod$77a63bcc04b3cdcea8fdcca892dc5f720f2e7465\oldest_finder2  = 32'd1 *)
  (* mux_wire = 32'd1 *)
  output \paramod77a63bcc04b3cdcea8fdcca892dc5f720f2e7465oldest_finder2-of2_1___MUX_ternary/core/oldest_finderv207774__WIRE_lt/core/oldest_finderv207773_Y ;
  wire \paramod77a63bcc04b3cdcea8fdcca892dc5f720f2e7465oldest_finder2-of2_1___MUX_ternary/core/oldest_finderv207774__WIRE_lt/core/oldest_finderv207773_Y ;
  (* \$paramod$77a63bcc04b3cdcea8fdcca892dc5f720f2e7465\oldest_finder2  = 32'd1 *)
  (* mux_wire = 32'd1 *)
  output \paramod77a63bcc04b3cdcea8fdcca892dc5f720f2e7465oldest_finder2-of2_2___MUX_ternary/core/oldest_finderv207774__WIRE_lt/core/oldest_finderv207773_Y ;
  wire \paramod77a63bcc04b3cdcea8fdcca892dc5f720f2e7465oldest_finder2-of2_2___MUX_ternary/core/oldest_finderv207774__WIRE_lt/core/oldest_finderv207773_Y ;
  (* \$paramod$77a63bcc04b3cdcea8fdcca892dc5f720f2e7465\oldest_finder2  = 32'd1 *)
  (* mux_wire = 32'd1 *)
  output \paramod77a63bcc04b3cdcea8fdcca892dc5f720f2e7465oldest_finder2-ofmas___MUX_ternary/core/oldest_finderv207774__WIRE_lt/core/oldest_finderv207773_Y ;
  wire \paramod77a63bcc04b3cdcea8fdcca892dc5f720f2e7465oldest_finder2-ofmas___MUX_ternary/core/oldest_finderv207774__WIRE_lt/core/oldest_finderv207773_Y ;
  (* src = "./core/oldest_finder.v:31.31-31.37" *)
  input [31:0] valvec;
  wire [31:0] valvec;
  (* module_not_derived = 32'd1 *)
  (* src = "./core/oldest_finder.v:42.37-48.8" *)
  \$paramod$77a63bcc04b3cdcea8fdcca892dc5f720f2e7465\oldest_finder2  of2_1 (
    .\__MUX_ternary/core/oldest_finderv207774__WIRE_lt/core/oldest_finderv207773_Y (\paramod77a63bcc04b3cdcea8fdcca892dc5f720f2e7465oldest_finder2-of2_1___MUX_ternary/core/oldest_finderv207774__WIRE_lt/core/oldest_finderv207773_Y ),
    .entvec(entvec[5:0]),
    .metaReset_paramod77a63bcc04b3cdcea8fdcca892dc5f720f2e7465oldest_finder2(metaReset_paramod77a63bcc04b3cdcea8fdcca892dc5f720f2e7465oldest_finder4),
    .oldent(oldent1),
    .oldval(oldval1),
    .valvec(valvec[15:0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./core/oldest_finder.v:50.37-56.8" *)
  \$paramod$77a63bcc04b3cdcea8fdcca892dc5f720f2e7465\oldest_finder2  of2_2 (
    .\__MUX_ternary/core/oldest_finderv207774__WIRE_lt/core/oldest_finderv207773_Y (\paramod77a63bcc04b3cdcea8fdcca892dc5f720f2e7465oldest_finder2-of2_2___MUX_ternary/core/oldest_finderv207774__WIRE_lt/core/oldest_finderv207773_Y ),
    .entvec(entvec[11:6]),
    .metaReset_paramod77a63bcc04b3cdcea8fdcca892dc5f720f2e7465oldest_finder2(metaReset_paramod77a63bcc04b3cdcea8fdcca892dc5f720f2e7465oldest_finder4),
    .oldent(oldent2),
    .oldval(oldval2),
    .valvec(valvec[31:16])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./core/oldest_finder.v:58.37-64.8" *)
  \$paramod$77a63bcc04b3cdcea8fdcca892dc5f720f2e7465\oldest_finder2  ofmas (
    .\__MUX_ternary/core/oldest_finderv207774__WIRE_lt/core/oldest_finderv207773_Y (\paramod77a63bcc04b3cdcea8fdcca892dc5f720f2e7465oldest_finder2-ofmas___MUX_ternary/core/oldest_finderv207774__WIRE_lt/core/oldest_finderv207773_Y ),
    .entvec({ oldent2, oldent1 }),
    .metaReset_paramod77a63bcc04b3cdcea8fdcca892dc5f720f2e7465oldest_finder2(metaReset_paramod77a63bcc04b3cdcea8fdcca892dc5f720f2e7465oldest_finder4),
    .oldent(oldent),
    .oldval(oldval),
    .valvec({ oldval2, oldval1 })
  );
endmodule

(* dynports =  1  *)
(* hdlname = "\\ram_sync_nolatch_4r2w" *)
(* src = "./core/ram_sync_nolatch.v:111.1-147.10" *)
module \$paramod$969f17d2f9fe45df2da2b0b1cf17496215fb7ed9\ram_sync_nolatch_4r2w (clk, raddr1, raddr2, raddr3, raddr4, rdata1, rdata2, rdata3, rdata4, waddr1, waddr2, wdata1, wdata2, we1, we2, __MUX_procmux8036__WIRE_we1, __MUX_procmux8027__WIRE_we2, metaReset_paramod969f17d2f9fe45df2da2b0b1cf17496215fb7ed9ram_sync_nolatch_4r2w);
  (* src = "./core/ram_sync_nolatch.v:141.4-146.7" *)
  wire [4:0] _00_;
  (* src = "./core/ram_sync_nolatch.v:141.4-146.7" *)
  wire [31:0] _01_;
  (* src = "./core/ram_sync_nolatch.v:141.4-146.7" *)
  wire [31:0] _02_;
  (* src = "./core/ram_sync_nolatch.v:141.4-146.7" *)
  wire [4:0] _03_;
  (* src = "./core/ram_sync_nolatch.v:141.4-146.7" *)
  wire [31:0] _04_;
  (* src = "./core/ram_sync_nolatch.v:141.4-146.7" *)
  wire [31:0] _05_;
  (* \$paramod$969f17d2f9fe45df2da2b0b1cf17496215fb7ed9\ram_sync_nolatch_4r2w  = 32'd1 *)
  (* mux_wire = 32'd1 *)
  output __MUX_procmux8027__WIRE_we2;
  wire __MUX_procmux8027__WIRE_we2;
  (* \$paramod$969f17d2f9fe45df2da2b0b1cf17496215fb7ed9\ram_sync_nolatch_4r2w  = 32'd1 *)
  (* mux_wire = 32'd1 *)
  output __MUX_procmux8036__WIRE_we1;
  wire __MUX_procmux8036__WIRE_we1;
  (* src = "./core/ram_sync_nolatch.v:117.25-117.28" *)
  input clk;
  wire clk;
  (* meta_reset = 32'd1 *)
  input metaReset_paramod969f17d2f9fe45df2da2b0b1cf17496215fb7ed9ram_sync_nolatch_4r2w;
  wire metaReset_paramod969f17d2f9fe45df2da2b0b1cf17496215fb7ed9ram_sync_nolatch_4r2w;
  (* src = "./core/ram_sync_nolatch.v:118.39-118.45" *)
  input [4:0] raddr1;
  wire [4:0] raddr1;
  (* src = "./core/ram_sync_nolatch.v:119.39-119.45" *)
  input [4:0] raddr2;
  wire [4:0] raddr2;
  (* src = "./core/ram_sync_nolatch.v:120.39-120.45" *)
  input [4:0] raddr3;
  wire [4:0] raddr3;
  (* src = "./core/ram_sync_nolatch.v:121.39-121.45" *)
  input [4:0] raddr4;
  wire [4:0] raddr4;
  (* src = "./core/ram_sync_nolatch.v:122.39-122.45" *)
  output [31:0] rdata1;
  wire [31:0] rdata1;
  (* src = "./core/ram_sync_nolatch.v:123.39-123.45" *)
  output [31:0] rdata2;
  wire [31:0] rdata2;
  (* src = "./core/ram_sync_nolatch.v:124.39-124.45" *)
  output [31:0] rdata3;
  wire [31:0] rdata3;
  (* src = "./core/ram_sync_nolatch.v:125.39-125.45" *)
  output [31:0] rdata4;
  wire [31:0] rdata4;
  (* src = "./core/ram_sync_nolatch.v:126.39-126.45" *)
  input [4:0] waddr1;
  wire [4:0] waddr1;
  (* src = "./core/ram_sync_nolatch.v:127.39-127.45" *)
  input [4:0] waddr2;
  wire [4:0] waddr2;
  (* src = "./core/ram_sync_nolatch.v:128.39-128.45" *)
  input [31:0] wdata1;
  wire [31:0] wdata1;
  (* src = "./core/ram_sync_nolatch.v:129.39-129.45" *)
  input [31:0] wdata2;
  wire [31:0] wdata2;
  (* src = "./core/ram_sync_nolatch.v:130.25-130.28" *)
  input we1;
  wire we1;
  (* src = "./core/ram_sync_nolatch.v:131.25-131.28" *)
  input we2;
  wire we2;
  (* src = "./core/ram_sync_nolatch.v:134.41-134.44" *)
  reg [31:0] mem [31:0];
  always_ff @(posedge clk) begin
    if (_02_[31])
      mem[_00_] <= _01_;
    if (_05_[31])
      mem[_03_] <= _04_;
  end
  assign rdata4 = mem[raddr4];
  assign rdata3 = mem[raddr3];
  assign rdata2 = mem[raddr2];
  assign rdata1 = mem[raddr1];
  assign _05_[31] = we2 ? (* full_case = 32'd1 *) (* src = "./core/ram_sync_nolatch.v:144.11-144.14|./core/ram_sync_nolatch.v:144.7-145.24" *) 1'h1 : 1'h0;
  assign _04_ = we2 ? (* full_case = 32'd1 *) (* src = "./core/ram_sync_nolatch.v:144.11-144.14|./core/ram_sync_nolatch.v:144.7-145.24" *) wdata2 : 32'hxxxxxxxx;
  assign _03_ = we2 ? (* full_case = 32'd1 *) (* src = "./core/ram_sync_nolatch.v:144.11-144.14|./core/ram_sync_nolatch.v:144.7-145.24" *) waddr2 : 5'hxx;
  assign _02_[31] = we1 ? (* full_case = 32'd1 *) (* src = "./core/ram_sync_nolatch.v:142.11-142.14|./core/ram_sync_nolatch.v:142.7-143.24" *) 1'h1 : 1'h0;
  assign _01_ = we1 ? (* full_case = 32'd1 *) (* src = "./core/ram_sync_nolatch.v:142.11-142.14|./core/ram_sync_nolatch.v:142.7-143.24" *) wdata1 : 32'hxxxxxxxx;
  assign _00_ = we1 ? (* full_case = 32'd1 *) (* src = "./core/ram_sync_nolatch.v:142.11-142.14|./core/ram_sync_nolatch.v:142.7-143.24" *) waddr1 : 5'hxx;
  assign __MUX_procmux8036__WIRE_we1 = we1;
  assign __MUX_procmux8027__WIRE_we2 = we2;
  assign _02_[30:0] = { _02_[31], _02_[31], _02_[31], _02_[31], _02_[31], _02_[31], _02_[31], _02_[31], _02_[31], _02_[31], _02_[31], _02_[31], _02_[31], _02_[31], _02_[31], _02_[31], _02_[31], _02_[31], _02_[31], _02_[31], _02_[31], _02_[31], _02_[31], _02_[31], _02_[31], _02_[31], _02_[31], _02_[31], _02_[31], _02_[31], _02_[31] };
  assign _05_[30:0] = { _05_[31], _05_[31], _05_[31], _05_[31], _05_[31], _05_[31], _05_[31], _05_[31], _05_[31], _05_[31], _05_[31], _05_[31], _05_[31], _05_[31], _05_[31], _05_[31], _05_[31], _05_[31], _05_[31], _05_[31], _05_[31], _05_[31], _05_[31], _05_[31], _05_[31], _05_[31], _05_[31], _05_[31], _05_[31], _05_[31], _05_[31] };
endmodule

(* dynports =  1  *)
(* hdlname = "\\true_dualport_ram" *)
(* src = "./core/dualport_ram.v:3.1-37.10" *)
module \$paramod$b41ad644edc61cb6d0492584caca071e2142e29c\true_dualport_ram (clka, addra, rdataa, wdataa, wea, clkb, addrb, rdatab, wdatab, web, __MUX_procmux28372__WIRE_web, __MUX_procmux28381__WIRE_wea, metaReset_paramodb41ad644edc61cb6d0492584caca071e2142e29ctrue_dualport_ram);
  (* src = "./core/dualport_ram.v:24.4-29.7" *)
  wire [9:0] _00_;
  (* src = "./core/dualport_ram.v:24.4-29.7" *)
  wire [1:0] _01_;
  (* src = "./core/dualport_ram.v:24.4-29.7" *)
  wire [1:0] _02_;
  (* src = "./core/dualport_ram.v:31.4-36.7" *)
  wire [9:0] _03_;
  (* src = "./core/dualport_ram.v:31.4-36.7" *)
  wire [1:0] _04_;
  (* src = "./core/dualport_ram.v:31.4-36.7" *)
  wire [1:0] _05_;
  (* src = "./core/dualport_ram.v:24.4-29.7" *)
  wire [1:0] _06_;
  (* src = "./core/dualport_ram.v:31.4-36.7" *)
  wire [1:0] _07_;
  wire [1:0] _08_;
  wire [1:0] _09_;
  (* \$paramod$b41ad644edc61cb6d0492584caca071e2142e29c\true_dualport_ram  = 32'd1 *)
  (* mux_wire = 32'd1 *)
  output __MUX_procmux28372__WIRE_web;
  wire __MUX_procmux28372__WIRE_web;
  (* \$paramod$b41ad644edc61cb6d0492584caca071e2142e29c\true_dualport_ram  = 32'd1 *)
  (* mux_wire = 32'd1 *)
  output __MUX_procmux28381__WIRE_wea;
  wire __MUX_procmux28381__WIRE_wea;
  (* src = "./core/dualport_ram.v:10.30-10.35" *)
  input [9:0] addra;
  wire [9:0] addra;
  (* src = "./core/dualport_ram.v:15.30-15.35" *)
  input [9:0] addrb;
  wire [9:0] addrb;
  (* src = "./core/dualport_ram.v:9.23-9.27" *)
  input clka;
  wire clka;
  (* src = "./core/dualport_ram.v:14.23-14.27" *)
  input clkb;
  wire clkb;
  (* meta_reset = 32'd1 *)
  input metaReset_paramodb41ad644edc61cb6d0492584caca071e2142e29ctrue_dualport_ram;
  wire metaReset_paramodb41ad644edc61cb6d0492584caca071e2142e29ctrue_dualport_ram;
  (* src = "./core/dualport_ram.v:11.30-11.36" *)
  output [1:0] rdataa;
  reg [1:0] rdataa;
  (* src = "./core/dualport_ram.v:16.30-16.36" *)
  output [1:0] rdatab;
  reg [1:0] rdatab;
  (* src = "./core/dualport_ram.v:12.30-12.36" *)
  input [1:0] wdataa;
  wire [1:0] wdataa;
  (* src = "./core/dualport_ram.v:17.30-17.36" *)
  input [1:0] wdatab;
  wire [1:0] wdatab;
  (* src = "./core/dualport_ram.v:13.23-13.26" *)
  input wea;
  wire wea;
  (* src = "./core/dualport_ram.v:18.23-18.26" *)
  input web;
  wire web;
  (* src = "./core/dualport_ram.v:22.28-22.31" *)
  reg [1:0] mem [1023:0];
  always_ff @(posedge clkb) begin
    if (_05_[1])
      mem[_03_] <= _04_;
  end
  always_ff @(posedge clka) begin
    if (_02_[1])
      mem[_00_] <= _01_;
  end
  assign _07_ = mem[addrb];
  assign _06_ = mem[addra];
  assign _08_ = metaReset_paramodb41ad644edc61cb6d0492584caca071e2142e29ctrue_dualport_ram ? 2'h0 : _07_;
  assign _09_ = metaReset_paramodb41ad644edc61cb6d0492584caca071e2142e29ctrue_dualport_ram ? 2'h0 : _06_;
  (* src = "./core/dualport_ram.v:31.4-36.7" *)
  always_ff @(posedge clkb)
    rdatab <= _08_;
  (* src = "./core/dualport_ram.v:24.4-29.7" *)
  always_ff @(posedge clka)
    rdataa <= _09_;
  assign _05_[1] = web ? (* full_case = 32'd1 *) (* src = "./core/dualport_ram.v:33.11-33.14|./core/dualport_ram.v:33.7-35.10" *) 1'h1 : 1'h0;
  assign _04_ = web ? (* full_case = 32'd1 *) (* src = "./core/dualport_ram.v:33.11-33.14|./core/dualport_ram.v:33.7-35.10" *) wdatab : 2'hx;
  assign _03_ = web ? (* full_case = 32'd1 *) (* src = "./core/dualport_ram.v:33.11-33.14|./core/dualport_ram.v:33.7-35.10" *) addrb : 10'hxxx;
  assign _02_[1] = wea ? (* full_case = 32'd1 *) (* src = "./core/dualport_ram.v:26.11-26.14|./core/dualport_ram.v:26.7-28.10" *) 1'h1 : 1'h0;
  assign _01_ = wea ? (* full_case = 32'd1 *) (* src = "./core/dualport_ram.v:26.11-26.14|./core/dualport_ram.v:26.7-28.10" *) wdataa : 2'hx;
  assign _00_ = wea ? (* full_case = 32'd1 *) (* src = "./core/dualport_ram.v:26.11-26.14|./core/dualport_ram.v:26.7-28.10" *) addra : 10'hxxx;
  assign __MUX_procmux28381__WIRE_wea = wea;
  assign __MUX_procmux28372__WIRE_web = web;
  assign _02_[0] = _02_[1];
  assign _05_[0] = _05_[1];
endmodule

(* dynports =  1  *)
(* hdlname = "\\allocateunit" *)
(* src = "./core/prioenc.v:46.1-84.10" *)
module \$paramod$baa759de781306bf530345250affb386e950ac52\allocateunit (busy, en1, en2, free_ent1, free_ent2, reqnum, allocatable, \paramodbaa759de781306bf530345250affb386e950ac52prioenc-p2___MUX_procmux28411__WIRE_in , \paramodbaa759de781306bf530345250affb386e950ac52prioenc-p1___MUX_procmux28411__WIRE_in , \paramodbaa759de781306bf530345250affb386e950ac52maskunit-msku___MUX_ternary/core/prioencv417864__WIRE_lt/core/prioencv417863_Y , \paramodbaa759de781306bf530345250affb386e950ac52maskunit-msku___MUX_ternary/core/prioencv417866__WIRE_lt/core/prioencv417865_Y , \paramodbaa759de781306bf530345250affb386e950ac52maskunit-msku___MUX_ternary/core/prioencv417868__WIRE_lt/core/prioencv417867_Y , \paramodbaa759de781306bf530345250affb386e950ac52maskunit-msku___MUX_ternary/core/prioencv417870__WIRE_lt/core/prioencv417869_Y , \paramodbaa759de781306bf530345250affb386e950ac52maskunit-msku___MUX_ternary/core/prioencv417872__WIRE_lt/core/prioencv417871_Y , \paramodbaa759de781306bf530345250affb386e950ac52maskunit-msku___MUX_ternary/core/prioencv417874__WIRE_lt/core/prioencv417873_Y , \paramodbaa759de781306bf530345250affb386e950ac52maskunit-msku___MUX_ternary/core/prioencv417876__WIRE_lt/core/prioencv417875_Y , \paramodbaa759de781306bf530345250affb386e950ac52maskunit-msku___MUX_ternary/core/prioencv417878__WIRE_lt/core/prioencv417877_Y , \paramodbaa759de781306bf530345250affb386e950ac52maskunit-msku___MUX_ternary/core/prioencv417880__WIRE_lt/core/prioencv417879_Y , \paramodbaa759de781306bf530345250affb386e950ac52maskunit-msku___MUX_ternary/core/prioencv417882__WIRE_lt/core/prioencv417881_Y , \paramodbaa759de781306bf530345250affb386e950ac52maskunit-msku___MUX_ternary/core/prioencv417884__WIRE_lt/core/prioencv417883_Y , \paramodbaa759de781306bf530345250affb386e950ac52maskunit-msku___MUX_ternary/core/prioencv417886__WIRE_lt/core/prioencv417885_Y 
, \paramodbaa759de781306bf530345250affb386e950ac52maskunit-msku___MUX_ternary/core/prioencv417888__WIRE_lt/core/prioencv417887_Y , \paramodbaa759de781306bf530345250affb386e950ac52maskunit-msku___MUX_ternary/core/prioencv417890__WIRE_lt/core/prioencv417889_Y , \paramodbaa759de781306bf530345250affb386e950ac52maskunit-msku___MUX_ternary/core/prioencv417892__WIRE_lt/core/prioencv417891_Y , \paramodbaa759de781306bf530345250affb386e950ac52maskunit-msku___MUX_ternary/core/prioencv417894__WIRE_lt/core/prioencv417893_Y , \__MUX_ternary/core/prioencv833630__WIRE_gt/core/prioencv833629_Y , metaReset_paramodbaa759de781306bf530345250affb386e950ac52allocateunit);
  (* src = "./core/prioenc.v:83.36-83.57" *)
  wire [1:0] _0_;
  (* src = "./core/prioenc.v:78.11-78.26" *)
  wire [15:0] _1_;
  (* \$paramod$baa759de781306bf530345250affb386e950ac52\allocateunit  = 32'd1 *)
  (* mux_wire = 32'd1 *)
  output \__MUX_ternary/core/prioencv833630__WIRE_gt/core/prioencv833629_Y ;
  wire \__MUX_ternary/core/prioencv833630__WIRE_gt/core/prioencv833629_Y ;
  (* src = "./core/prioenc.v:57.19-57.30" *)
  output allocatable;
  wire allocatable;
  (* src = "./core/prioenc.v:51.31-51.35" *)
  input [15:0] busy;
  wire [15:0] busy;
  (* src = "./core/prioenc.v:60.31-60.39" *)
  wire [15:0] busy_msk;
  (* src = "./core/prioenc.v:52.19-52.22" *)
  output en1;
  wire en1;
  (* src = "./core/prioenc.v:53.19-53.22" *)
  output en2;
  wire en2;
  (* src = "./core/prioenc.v:54.33-54.42" *)
  output [3:0] free_ent1;
  wire [3:0] free_ent1;
  (* src = "./core/prioenc.v:55.33-55.42" *)
  output [3:0] free_ent2;
  wire [3:0] free_ent2;
  (* meta_reset = 32'd1 *)
  input metaReset_paramodbaa759de781306bf530345250affb386e950ac52allocateunit;
  wire metaReset_paramodbaa759de781306bf530345250affb386e950ac52allocateunit;
  (* \$paramod$baa759de781306bf530345250affb386e950ac52\maskunit  = 32'd1 *)
  (* mux_wire = 32'd1 *)
  output \paramodbaa759de781306bf530345250affb386e950ac52maskunit-msku___MUX_ternary/core/prioencv417864__WIRE_lt/core/prioencv417863_Y ;
  wire \paramodbaa759de781306bf530345250affb386e950ac52maskunit-msku___MUX_ternary/core/prioencv417864__WIRE_lt/core/prioencv417863_Y ;
  (* \$paramod$baa759de781306bf530345250affb386e950ac52\maskunit  = 32'd1 *)
  (* mux_wire = 32'd1 *)
  output \paramodbaa759de781306bf530345250affb386e950ac52maskunit-msku___MUX_ternary/core/prioencv417866__WIRE_lt/core/prioencv417865_Y ;
  wire \paramodbaa759de781306bf530345250affb386e950ac52maskunit-msku___MUX_ternary/core/prioencv417866__WIRE_lt/core/prioencv417865_Y ;
  (* \$paramod$baa759de781306bf530345250affb386e950ac52\maskunit  = 32'd1 *)
  (* mux_wire = 32'd1 *)
  output \paramodbaa759de781306bf530345250affb386e950ac52maskunit-msku___MUX_ternary/core/prioencv417868__WIRE_lt/core/prioencv417867_Y ;
  wire \paramodbaa759de781306bf530345250affb386e950ac52maskunit-msku___MUX_ternary/core/prioencv417868__WIRE_lt/core/prioencv417867_Y ;
  (* \$paramod$baa759de781306bf530345250affb386e950ac52\maskunit  = 32'd1 *)
  (* mux_wire = 32'd1 *)
  output \paramodbaa759de781306bf530345250affb386e950ac52maskunit-msku___MUX_ternary/core/prioencv417870__WIRE_lt/core/prioencv417869_Y ;
  wire \paramodbaa759de781306bf530345250affb386e950ac52maskunit-msku___MUX_ternary/core/prioencv417870__WIRE_lt/core/prioencv417869_Y ;
  (* \$paramod$baa759de781306bf530345250affb386e950ac52\maskunit  = 32'd1 *)
  (* mux_wire = 32'd1 *)
  output \paramodbaa759de781306bf530345250affb386e950ac52maskunit-msku___MUX_ternary/core/prioencv417872__WIRE_lt/core/prioencv417871_Y ;
  wire \paramodbaa759de781306bf530345250affb386e950ac52maskunit-msku___MUX_ternary/core/prioencv417872__WIRE_lt/core/prioencv417871_Y ;
  (* \$paramod$baa759de781306bf530345250affb386e950ac52\maskunit  = 32'd1 *)
  (* mux_wire = 32'd1 *)
  output \paramodbaa759de781306bf530345250affb386e950ac52maskunit-msku___MUX_ternary/core/prioencv417874__WIRE_lt/core/prioencv417873_Y ;
  wire \paramodbaa759de781306bf530345250affb386e950ac52maskunit-msku___MUX_ternary/core/prioencv417874__WIRE_lt/core/prioencv417873_Y ;
  (* \$paramod$baa759de781306bf530345250affb386e950ac52\maskunit  = 32'd1 *)
  (* mux_wire = 32'd1 *)
  output \paramodbaa759de781306bf530345250affb386e950ac52maskunit-msku___MUX_ternary/core/prioencv417876__WIRE_lt/core/prioencv417875_Y ;
  wire \paramodbaa759de781306bf530345250affb386e950ac52maskunit-msku___MUX_ternary/core/prioencv417876__WIRE_lt/core/prioencv417875_Y ;
  (* \$paramod$baa759de781306bf530345250affb386e950ac52\maskunit  = 32'd1 *)
  (* mux_wire = 32'd1 *)
  output \paramodbaa759de781306bf530345250affb386e950ac52maskunit-msku___MUX_ternary/core/prioencv417878__WIRE_lt/core/prioencv417877_Y ;
  wire \paramodbaa759de781306bf530345250affb386e950ac52maskunit-msku___MUX_ternary/core/prioencv417878__WIRE_lt/core/prioencv417877_Y ;
  (* \$paramod$baa759de781306bf530345250affb386e950ac52\maskunit  = 32'd1 *)
  (* mux_wire = 32'd1 *)
  output \paramodbaa759de781306bf530345250affb386e950ac52maskunit-msku___MUX_ternary/core/prioencv417880__WIRE_lt/core/prioencv417879_Y ;
  wire \paramodbaa759de781306bf530345250affb386e950ac52maskunit-msku___MUX_ternary/core/prioencv417880__WIRE_lt/core/prioencv417879_Y ;
  (* \$paramod$baa759de781306bf530345250affb386e950ac52\maskunit  = 32'd1 *)
  (* mux_wire = 32'd1 *)
  output \paramodbaa759de781306bf530345250affb386e950ac52maskunit-msku___MUX_ternary/core/prioencv417882__WIRE_lt/core/prioencv417881_Y ;
  wire \paramodbaa759de781306bf530345250affb386e950ac52maskunit-msku___MUX_ternary/core/prioencv417882__WIRE_lt/core/prioencv417881_Y ;
  (* \$paramod$baa759de781306bf530345250affb386e950ac52\maskunit  = 32'd1 *)
  (* mux_wire = 32'd1 *)
  output \paramodbaa759de781306bf530345250affb386e950ac52maskunit-msku___MUX_ternary/core/prioencv417884__WIRE_lt/core/prioencv417883_Y ;
  wire \paramodbaa759de781306bf530345250affb386e950ac52maskunit-msku___MUX_ternary/core/prioencv417884__WIRE_lt/core/prioencv417883_Y ;
  (* \$paramod$baa759de781306bf530345250affb386e950ac52\maskunit  = 32'd1 *)
  (* mux_wire = 32'd1 *)
  output \paramodbaa759de781306bf530345250affb386e950ac52maskunit-msku___MUX_ternary/core/prioencv417886__WIRE_lt/core/prioencv417885_Y ;
  wire \paramodbaa759de781306bf530345250affb386e950ac52maskunit-msku___MUX_ternary/core/prioencv417886__WIRE_lt/core/prioencv417885_Y ;
  (* \$paramod$baa759de781306bf530345250affb386e950ac52\maskunit  = 32'd1 *)
  (* mux_wire = 32'd1 *)
  output \paramodbaa759de781306bf530345250affb386e950ac52maskunit-msku___MUX_ternary/core/prioencv417888__WIRE_lt/core/prioencv417887_Y ;
  wire \paramodbaa759de781306bf530345250affb386e950ac52maskunit-msku___MUX_ternary/core/prioencv417888__WIRE_lt/core/prioencv417887_Y ;
  (* \$paramod$baa759de781306bf530345250affb386e950ac52\maskunit  = 32'd1 *)
  (* mux_wire = 32'd1 *)
  output \paramodbaa759de781306bf530345250affb386e950ac52maskunit-msku___MUX_ternary/core/prioencv417890__WIRE_lt/core/prioencv417889_Y ;
  wire \paramodbaa759de781306bf530345250affb386e950ac52maskunit-msku___MUX_ternary/core/prioencv417890__WIRE_lt/core/prioencv417889_Y ;
  (* \$paramod$baa759de781306bf530345250affb386e950ac52\maskunit  = 32'd1 *)
  (* mux_wire = 32'd1 *)
  output \paramodbaa759de781306bf530345250affb386e950ac52maskunit-msku___MUX_ternary/core/prioencv417892__WIRE_lt/core/prioencv417891_Y ;
  wire \paramodbaa759de781306bf530345250affb386e950ac52maskunit-msku___MUX_ternary/core/prioencv417892__WIRE_lt/core/prioencv417891_Y ;
  (* \$paramod$baa759de781306bf530345250affb386e950ac52\maskunit  = 32'd1 *)
  (* mux_wire = 32'd1 *)
  output \paramodbaa759de781306bf530345250affb386e950ac52maskunit-msku___MUX_ternary/core/prioencv417894__WIRE_lt/core/prioencv417893_Y ;
  wire \paramodbaa759de781306bf530345250affb386e950ac52maskunit-msku___MUX_ternary/core/prioencv417894__WIRE_lt/core/prioencv417893_Y ;
  (* \$paramod$baa759de781306bf530345250affb386e950ac52\prioenc  = 32'd1 *)
  (* mux_wire = 32'd1 *)
  output \paramodbaa759de781306bf530345250affb386e950ac52prioenc-p1___MUX_procmux28411__WIRE_in ;
  wire \paramodbaa759de781306bf530345250affb386e950ac52prioenc-p1___MUX_procmux28411__WIRE_in ;
  (* \$paramod$baa759de781306bf530345250affb386e950ac52\prioenc  = 32'd1 *)
  (* mux_wire = 32'd1 *)
  output \paramodbaa759de781306bf530345250affb386e950ac52prioenc-p2___MUX_procmux28411__WIRE_in ;
  wire \paramodbaa759de781306bf530345250affb386e950ac52prioenc-p2___MUX_procmux28411__WIRE_in ;
  (* src = "./core/prioenc.v:56.24-56.30" *)
  input [1:0] reqnum;
  wire [1:0] reqnum;
  assign _0_ = { 1'h0, en1 } + (* src = "./core/prioenc.v:83.36-83.57" *) { 1'h0, en2 };
  assign \__MUX_ternary/core/prioencv833630__WIRE_gt/core/prioencv833629_Y  = reqnum > (* src = "./core/prioenc.v:83.26-83.58" *) _0_;
  assign _1_ = busy | (* src = "./core/prioenc.v:78.11-78.26" *) busy_msk;
  assign allocatable = \__MUX_ternary/core/prioencv833630__WIRE_gt/core/prioencv833629_Y  ? (* src = "./core/prioenc.v:83.25-83.73" *) 1'h0 : 1'h1;
  (* module_not_derived = 32'd1 *)
  (* src = "./core/prioenc.v:69.35-74.8" *)
  \$paramod$baa759de781306bf530345250affb386e950ac52\maskunit  msku (
    .\__MUX_ternary/core/prioencv417864__WIRE_lt/core/prioencv417863_Y (\paramodbaa759de781306bf530345250affb386e950ac52maskunit-msku___MUX_ternary/core/prioencv417864__WIRE_lt/core/prioencv417863_Y ),
    .\__MUX_ternary/core/prioencv417866__WIRE_lt/core/prioencv417865_Y (\paramodbaa759de781306bf530345250affb386e950ac52maskunit-msku___MUX_ternary/core/prioencv417866__WIRE_lt/core/prioencv417865_Y ),
    .\__MUX_ternary/core/prioencv417868__WIRE_lt/core/prioencv417867_Y (\paramodbaa759de781306bf530345250affb386e950ac52maskunit-msku___MUX_ternary/core/prioencv417868__WIRE_lt/core/prioencv417867_Y ),
    .\__MUX_ternary/core/prioencv417870__WIRE_lt/core/prioencv417869_Y (\paramodbaa759de781306bf530345250affb386e950ac52maskunit-msku___MUX_ternary/core/prioencv417870__WIRE_lt/core/prioencv417869_Y ),
    .\__MUX_ternary/core/prioencv417872__WIRE_lt/core/prioencv417871_Y (\paramodbaa759de781306bf530345250affb386e950ac52maskunit-msku___MUX_ternary/core/prioencv417872__WIRE_lt/core/prioencv417871_Y ),
    .\__MUX_ternary/core/prioencv417874__WIRE_lt/core/prioencv417873_Y (\paramodbaa759de781306bf530345250affb386e950ac52maskunit-msku___MUX_ternary/core/prioencv417874__WIRE_lt/core/prioencv417873_Y ),
    .\__MUX_ternary/core/prioencv417876__WIRE_lt/core/prioencv417875_Y (\paramodbaa759de781306bf530345250affb386e950ac52maskunit-msku___MUX_ternary/core/prioencv417876__WIRE_lt/core/prioencv417875_Y ),
    .\__MUX_ternary/core/prioencv417878__WIRE_lt/core/prioencv417877_Y (\paramodbaa759de781306bf530345250affb386e950ac52maskunit-msku___MUX_ternary/core/prioencv417878__WIRE_lt/core/prioencv417877_Y ),
    .\__MUX_ternary/core/prioencv417880__WIRE_lt/core/prioencv417879_Y (\paramodbaa759de781306bf530345250affb386e950ac52maskunit-msku___MUX_ternary/core/prioencv417880__WIRE_lt/core/prioencv417879_Y ),
    .\__MUX_ternary/core/prioencv417882__WIRE_lt/core/prioencv417881_Y (\paramodbaa759de781306bf530345250affb386e950ac52maskunit-msku___MUX_ternary/core/prioencv417882__WIRE_lt/core/prioencv417881_Y ),
    .\__MUX_ternary/core/prioencv417884__WIRE_lt/core/prioencv417883_Y (\paramodbaa759de781306bf530345250affb386e950ac52maskunit-msku___MUX_ternary/core/prioencv417884__WIRE_lt/core/prioencv417883_Y ),
    .\__MUX_ternary/core/prioencv417886__WIRE_lt/core/prioencv417885_Y (\paramodbaa759de781306bf530345250affb386e950ac52maskunit-msku___MUX_ternary/core/prioencv417886__WIRE_lt/core/prioencv417885_Y ),
    .\__MUX_ternary/core/prioencv417888__WIRE_lt/core/prioencv417887_Y (\paramodbaa759de781306bf530345250affb386e950ac52maskunit-msku___MUX_ternary/core/prioencv417888__WIRE_lt/core/prioencv417887_Y ),
    .\__MUX_ternary/core/prioencv417890__WIRE_lt/core/prioencv417889_Y (\paramodbaa759de781306bf530345250affb386e950ac52maskunit-msku___MUX_ternary/core/prioencv417890__WIRE_lt/core/prioencv417889_Y ),
    .\__MUX_ternary/core/prioencv417892__WIRE_lt/core/prioencv417891_Y (\paramodbaa759de781306bf530345250affb386e950ac52maskunit-msku___MUX_ternary/core/prioencv417892__WIRE_lt/core/prioencv417891_Y ),
    .\__MUX_ternary/core/prioencv417894__WIRE_lt/core/prioencv417893_Y (\paramodbaa759de781306bf530345250affb386e950ac52maskunit-msku___MUX_ternary/core/prioencv417894__WIRE_lt/core/prioencv417893_Y ),
    .in(busy),
    .mask(free_ent1),
    .metaReset_paramodbaa759de781306bf530345250affb386e950ac52maskunit(metaReset_paramodbaa759de781306bf530345250affb386e950ac52allocateunit),
    .out(busy_msk)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./core/prioenc.v:62.34-67.8" *)
  \$paramod$baa759de781306bf530345250affb386e950ac52\prioenc  p1 (
    .__MUX_procmux28411__WIRE_in(\paramodbaa759de781306bf530345250affb386e950ac52prioenc-p1___MUX_procmux28411__WIRE_in ),
    .en(en1),
    .in(busy),
    .metaReset_paramodbaa759de781306bf530345250affb386e950ac52prioenc(metaReset_paramodbaa759de781306bf530345250affb386e950ac52allocateunit),
    .out(free_ent1)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./core/prioenc.v:76.34-81.8" *)
  \$paramod$baa759de781306bf530345250affb386e950ac52\prioenc  p2 (
    .__MUX_procmux28411__WIRE_in(\paramodbaa759de781306bf530345250affb386e950ac52prioenc-p2___MUX_procmux28411__WIRE_in ),
    .en(en2),
    .in(_1_),
    .metaReset_paramodbaa759de781306bf530345250affb386e950ac52prioenc(metaReset_paramodbaa759de781306bf530345250affb386e950ac52allocateunit),
    .out(free_ent2)
  );
endmodule

(* dynports =  1  *)
(* hdlname = "\\maskunit" *)
(* src = "./core/prioenc.v:26.1-44.10" *)
module \$paramod$baa759de781306bf530345250affb386e950ac52\maskunit (mask, in, out, \__MUX_ternary/core/prioencv417894__WIRE_lt/core/prioencv417893_Y , \__MUX_ternary/core/prioencv417892__WIRE_lt/core/prioencv417891_Y , \__MUX_ternary/core/prioencv417890__WIRE_lt/core/prioencv417889_Y , \__MUX_ternary/core/prioencv417888__WIRE_lt/core/prioencv417887_Y , \__MUX_ternary/core/prioencv417886__WIRE_lt/core/prioencv417885_Y , \__MUX_ternary/core/prioencv417884__WIRE_lt/core/prioencv417883_Y , \__MUX_ternary/core/prioencv417882__WIRE_lt/core/prioencv417881_Y , \__MUX_ternary/core/prioencv417880__WIRE_lt/core/prioencv417879_Y , \__MUX_ternary/core/prioencv417878__WIRE_lt/core/prioencv417877_Y , \__MUX_ternary/core/prioencv417876__WIRE_lt/core/prioencv417875_Y , \__MUX_ternary/core/prioencv417874__WIRE_lt/core/prioencv417873_Y , \__MUX_ternary/core/prioencv417872__WIRE_lt/core/prioencv417871_Y , \__MUX_ternary/core/prioencv417870__WIRE_lt/core/prioencv417869_Y , \__MUX_ternary/core/prioencv417868__WIRE_lt/core/prioencv417867_Y , \__MUX_ternary/core/prioencv417866__WIRE_lt/core/prioencv417865_Y , \__MUX_ternary/core/prioencv417864__WIRE_lt/core/prioencv417863_Y , metaReset_paramodbaa759de781306bf530345250affb386e950ac52maskunit);
  (* \$paramod$baa759de781306bf530345250affb386e950ac52\maskunit  = 32'd1 *)
  (* mux_wire = 32'd1 *)
  output \__MUX_ternary/core/prioencv417864__WIRE_lt/core/prioencv417863_Y ;
  wire \__MUX_ternary/core/prioencv417864__WIRE_lt/core/prioencv417863_Y ;
  (* \$paramod$baa759de781306bf530345250affb386e950ac52\maskunit  = 32'd1 *)
  (* mux_wire = 32'd1 *)
  output \__MUX_ternary/core/prioencv417866__WIRE_lt/core/prioencv417865_Y ;
  wire \__MUX_ternary/core/prioencv417866__WIRE_lt/core/prioencv417865_Y ;
  (* \$paramod$baa759de781306bf530345250affb386e950ac52\maskunit  = 32'd1 *)
  (* mux_wire = 32'd1 *)
  output \__MUX_ternary/core/prioencv417868__WIRE_lt/core/prioencv417867_Y ;
  wire \__MUX_ternary/core/prioencv417868__WIRE_lt/core/prioencv417867_Y ;
  (* \$paramod$baa759de781306bf530345250affb386e950ac52\maskunit  = 32'd1 *)
  (* mux_wire = 32'd1 *)
  output \__MUX_ternary/core/prioencv417870__WIRE_lt/core/prioencv417869_Y ;
  wire \__MUX_ternary/core/prioencv417870__WIRE_lt/core/prioencv417869_Y ;
  (* \$paramod$baa759de781306bf530345250affb386e950ac52\maskunit  = 32'd1 *)
  (* mux_wire = 32'd1 *)
  output \__MUX_ternary/core/prioencv417872__WIRE_lt/core/prioencv417871_Y ;
  wire \__MUX_ternary/core/prioencv417872__WIRE_lt/core/prioencv417871_Y ;
  (* \$paramod$baa759de781306bf530345250affb386e950ac52\maskunit  = 32'd1 *)
  (* mux_wire = 32'd1 *)
  output \__MUX_ternary/core/prioencv417874__WIRE_lt/core/prioencv417873_Y ;
  wire \__MUX_ternary/core/prioencv417874__WIRE_lt/core/prioencv417873_Y ;
  (* \$paramod$baa759de781306bf530345250affb386e950ac52\maskunit  = 32'd1 *)
  (* mux_wire = 32'd1 *)
  output \__MUX_ternary/core/prioencv417876__WIRE_lt/core/prioencv417875_Y ;
  wire \__MUX_ternary/core/prioencv417876__WIRE_lt/core/prioencv417875_Y ;
  (* \$paramod$baa759de781306bf530345250affb386e950ac52\maskunit  = 32'd1 *)
  (* mux_wire = 32'd1 *)
  output \__MUX_ternary/core/prioencv417878__WIRE_lt/core/prioencv417877_Y ;
  wire \__MUX_ternary/core/prioencv417878__WIRE_lt/core/prioencv417877_Y ;
  (* \$paramod$baa759de781306bf530345250affb386e950ac52\maskunit  = 32'd1 *)
  (* mux_wire = 32'd1 *)
  output \__MUX_ternary/core/prioencv417880__WIRE_lt/core/prioencv417879_Y ;
  wire \__MUX_ternary/core/prioencv417880__WIRE_lt/core/prioencv417879_Y ;
  (* \$paramod$baa759de781306bf530345250affb386e950ac52\maskunit  = 32'd1 *)
  (* mux_wire = 32'd1 *)
  output \__MUX_ternary/core/prioencv417882__WIRE_lt/core/prioencv417881_Y ;
  wire \__MUX_ternary/core/prioencv417882__WIRE_lt/core/prioencv417881_Y ;
  (* \$paramod$baa759de781306bf530345250affb386e950ac52\maskunit  = 32'd1 *)
  (* mux_wire = 32'd1 *)
  output \__MUX_ternary/core/prioencv417884__WIRE_lt/core/prioencv417883_Y ;
  wire \__MUX_ternary/core/prioencv417884__WIRE_lt/core/prioencv417883_Y ;
  (* \$paramod$baa759de781306bf530345250affb386e950ac52\maskunit  = 32'd1 *)
  (* mux_wire = 32'd1 *)
  output \__MUX_ternary/core/prioencv417886__WIRE_lt/core/prioencv417885_Y ;
  wire \__MUX_ternary/core/prioencv417886__WIRE_lt/core/prioencv417885_Y ;
  (* \$paramod$baa759de781306bf530345250affb386e950ac52\maskunit  = 32'd1 *)
  (* mux_wire = 32'd1 *)
  output \__MUX_ternary/core/prioencv417888__WIRE_lt/core/prioencv417887_Y ;
  wire \__MUX_ternary/core/prioencv417888__WIRE_lt/core/prioencv417887_Y ;
  (* \$paramod$baa759de781306bf530345250affb386e950ac52\maskunit  = 32'd1 *)
  (* mux_wire = 32'd1 *)
  output \__MUX_ternary/core/prioencv417890__WIRE_lt/core/prioencv417889_Y ;
  wire \__MUX_ternary/core/prioencv417890__WIRE_lt/core/prioencv417889_Y ;
  (* \$paramod$baa759de781306bf530345250affb386e950ac52\maskunit  = 32'd1 *)
  (* mux_wire = 32'd1 *)
  output \__MUX_ternary/core/prioencv417892__WIRE_lt/core/prioencv417891_Y ;
  wire \__MUX_ternary/core/prioencv417892__WIRE_lt/core/prioencv417891_Y ;
  (* \$paramod$baa759de781306bf530345250affb386e950ac52\maskunit  = 32'd1 *)
  (* mux_wire = 32'd1 *)
  output \__MUX_ternary/core/prioencv417894__WIRE_lt/core/prioencv417893_Y ;
  wire \__MUX_ternary/core/prioencv417894__WIRE_lt/core/prioencv417893_Y ;
  (* src = "./core/prioenc.v:32.32-32.34" *)
  input [15:0] in;
  wire [15:0] in;
  (* src = "./core/prioenc.v:31.32-31.36" *)
  input [3:0] mask;
  wire [3:0] mask;
  (* meta_reset = 32'd1 *)
  input metaReset_paramodbaa759de781306bf530345250affb386e950ac52maskunit;
  wire metaReset_paramodbaa759de781306bf530345250affb386e950ac52maskunit;
  (* src = "./core/prioenc.v:33.32-33.35" *)
  output [15:0] out;
  wire [15:0] out;
  assign \__MUX_ternary/core/prioencv417864__WIRE_lt/core/prioencv417863_Y  = mask < (* src = "./core/prioenc.v:41.13-41.21" *) 32'd0;
  assign \__MUX_ternary/core/prioencv417866__WIRE_lt/core/prioencv417865_Y  = mask < (* src = "./core/prioenc.v:41.13-41.21" *) 32'd1;
  assign \__MUX_ternary/core/prioencv417868__WIRE_lt/core/prioencv417867_Y  = mask < (* src = "./core/prioenc.v:41.13-41.21" *) 32'd2;
  assign \__MUX_ternary/core/prioencv417870__WIRE_lt/core/prioencv417869_Y  = mask < (* src = "./core/prioenc.v:41.13-41.21" *) 32'd3;
  assign \__MUX_ternary/core/prioencv417872__WIRE_lt/core/prioencv417871_Y  = mask < (* src = "./core/prioenc.v:41.13-41.21" *) 32'd4;
  assign \__MUX_ternary/core/prioencv417874__WIRE_lt/core/prioencv417873_Y  = mask < (* src = "./core/prioenc.v:41.13-41.21" *) 32'd5;
  assign \__MUX_ternary/core/prioencv417876__WIRE_lt/core/prioencv417875_Y  = mask < (* src = "./core/prioenc.v:41.13-41.21" *) 32'd6;
  assign \__MUX_ternary/core/prioencv417878__WIRE_lt/core/prioencv417877_Y  = mask < (* src = "./core/prioenc.v:41.13-41.21" *) 32'd7;
  assign \__MUX_ternary/core/prioencv417880__WIRE_lt/core/prioencv417879_Y  = mask < (* src = "./core/prioenc.v:41.13-41.21" *) 32'd8;
  assign \__MUX_ternary/core/prioencv417882__WIRE_lt/core/prioencv417881_Y  = mask < (* src = "./core/prioenc.v:41.13-41.21" *) 32'd9;
  assign \__MUX_ternary/core/prioencv417884__WIRE_lt/core/prioencv417883_Y  = mask < (* src = "./core/prioenc.v:41.13-41.21" *) 32'd10;
  assign \__MUX_ternary/core/prioencv417886__WIRE_lt/core/prioencv417885_Y  = mask < (* src = "./core/prioenc.v:41.13-41.21" *) 32'd11;
  assign \__MUX_ternary/core/prioencv417888__WIRE_lt/core/prioencv417887_Y  = mask < (* src = "./core/prioenc.v:41.13-41.21" *) 32'd12;
  assign \__MUX_ternary/core/prioencv417890__WIRE_lt/core/prioencv417889_Y  = mask < (* src = "./core/prioenc.v:41.13-41.21" *) 32'd13;
  assign \__MUX_ternary/core/prioencv417892__WIRE_lt/core/prioencv417891_Y  = mask < (* src = "./core/prioenc.v:41.13-41.21" *) 32'd14;
  assign \__MUX_ternary/core/prioencv417894__WIRE_lt/core/prioencv417893_Y  = mask < (* src = "./core/prioenc.v:41.13-41.21" *) 32'd15;
  assign out[0] = \__MUX_ternary/core/prioencv417864__WIRE_lt/core/prioencv417863_Y  ? (* src = "./core/prioenc.v:41.12-41.36" *) 1'h0 : 1'h1;
  assign out[1] = \__MUX_ternary/core/prioencv417866__WIRE_lt/core/prioencv417865_Y  ? (* src = "./core/prioenc.v:41.12-41.36" *) 1'h0 : 1'h1;
  assign out[2] = \__MUX_ternary/core/prioencv417868__WIRE_lt/core/prioencv417867_Y  ? (* src = "./core/prioenc.v:41.12-41.36" *) 1'h0 : 1'h1;
  assign out[3] = \__MUX_ternary/core/prioencv417870__WIRE_lt/core/prioencv417869_Y  ? (* src = "./core/prioenc.v:41.12-41.36" *) 1'h0 : 1'h1;
  assign out[4] = \__MUX_ternary/core/prioencv417872__WIRE_lt/core/prioencv417871_Y  ? (* src = "./core/prioenc.v:41.12-41.36" *) 1'h0 : 1'h1;
  assign out[5] = \__MUX_ternary/core/prioencv417874__WIRE_lt/core/prioencv417873_Y  ? (* src = "./core/prioenc.v:41.12-41.36" *) 1'h0 : 1'h1;
  assign out[6] = \__MUX_ternary/core/prioencv417876__WIRE_lt/core/prioencv417875_Y  ? (* src = "./core/prioenc.v:41.12-41.36" *) 1'h0 : 1'h1;
  assign out[7] = \__MUX_ternary/core/prioencv417878__WIRE_lt/core/prioencv417877_Y  ? (* src = "./core/prioenc.v:41.12-41.36" *) 1'h0 : 1'h1;
  assign out[8] = \__MUX_ternary/core/prioencv417880__WIRE_lt/core/prioencv417879_Y  ? (* src = "./core/prioenc.v:41.12-41.36" *) 1'h0 : 1'h1;
  assign out[9] = \__MUX_ternary/core/prioencv417882__WIRE_lt/core/prioencv417881_Y  ? (* src = "./core/prioenc.v:41.12-41.36" *) 1'h0 : 1'h1;
  assign out[10] = \__MUX_ternary/core/prioencv417884__WIRE_lt/core/prioencv417883_Y  ? (* src = "./core/prioenc.v:41.12-41.36" *) 1'h0 : 1'h1;
  assign out[11] = \__MUX_ternary/core/prioencv417886__WIRE_lt/core/prioencv417885_Y  ? (* src = "./core/prioenc.v:41.12-41.36" *) 1'h0 : 1'h1;
  assign out[12] = \__MUX_ternary/core/prioencv417888__WIRE_lt/core/prioencv417887_Y  ? (* src = "./core/prioenc.v:41.12-41.36" *) 1'h0 : 1'h1;
  assign out[13] = \__MUX_ternary/core/prioencv417890__WIRE_lt/core/prioencv417889_Y  ? (* src = "./core/prioenc.v:41.12-41.36" *) 1'h0 : 1'h1;
  assign out[14] = \__MUX_ternary/core/prioencv417892__WIRE_lt/core/prioencv417891_Y  ? (* src = "./core/prioenc.v:41.12-41.36" *) 1'h0 : 1'h1;
  assign out[15] = \__MUX_ternary/core/prioencv417894__WIRE_lt/core/prioencv417893_Y  ? (* src = "./core/prioenc.v:41.12-41.36" *) 1'h0 : 1'h1;
endmodule

(* dynports =  1  *)
(* hdlname = "\\prioenc" *)
(* src = "./core/prioenc.v:2.1-24.10" *)
module \$paramod$baa759de781306bf530345250affb386e950ac52\prioenc (in, out, en, __MUX_procmux28411__WIRE_in, metaReset_paramodbaa759de781306bf530345250affb386e950ac52prioenc);
  (* src = "./core/prioenc.v:13.4-23.7" *)
  wire _00_;
  (* src = "./core/prioenc.v:13.4-23.7" *)
  wire [3:0] _01_;
  (* src = "./core/prioenc.v:13.4-23.7" *)
  wire _02_;
  (* src = "./core/prioenc.v:13.4-23.7" *)
  wire [3:0] _03_;
  (* src = "./core/prioenc.v:13.4-23.7" *)
  wire _04_;
  (* src = "./core/prioenc.v:13.4-23.7" *)
  wire [3:0] _05_;
  (* src = "./core/prioenc.v:13.4-23.7" *)
  wire _06_;
  (* src = "./core/prioenc.v:13.4-23.7" *)
  wire [3:0] _07_;
  (* src = "./core/prioenc.v:13.4-23.7" *)
  wire _08_;
  (* src = "./core/prioenc.v:13.4-23.7" *)
  wire [3:0] _09_;
  (* src = "./core/prioenc.v:13.4-23.7" *)
  wire _10_;
  (* src = "./core/prioenc.v:13.4-23.7" *)
  wire [3:0] _11_;
  (* src = "./core/prioenc.v:13.4-23.7" *)
  wire _12_;
  (* src = "./core/prioenc.v:13.4-23.7" *)
  wire [3:0] _13_;
  (* src = "./core/prioenc.v:13.4-23.7" *)
  wire _14_;
  (* src = "./core/prioenc.v:13.4-23.7" *)
  wire [3:0] _15_;
  (* src = "./core/prioenc.v:13.4-23.7" *)
  wire _16_;
  (* src = "./core/prioenc.v:13.4-23.7" *)
  wire [3:0] _17_;
  (* src = "./core/prioenc.v:13.4-23.7" *)
  wire _18_;
  (* src = "./core/prioenc.v:13.4-23.7" *)
  wire [3:0] _19_;
  (* src = "./core/prioenc.v:13.4-23.7" *)
  wire _20_;
  (* src = "./core/prioenc.v:13.4-23.7" *)
  wire [3:0] _21_;
  (* src = "./core/prioenc.v:13.4-23.7" *)
  wire _22_;
  (* src = "./core/prioenc.v:13.4-23.7" *)
  wire [3:0] _23_;
  (* src = "./core/prioenc.v:13.4-23.7" *)
  wire _24_;
  (* src = "./core/prioenc.v:13.4-23.7" *)
  wire [3:0] _25_;
  (* src = "./core/prioenc.v:13.4-23.7" *)
  wire _26_;
  (* src = "./core/prioenc.v:13.4-23.7" *)
  wire [3:0] _27_;
  (* src = "./core/prioenc.v:13.4-23.7" *)
  wire _28_;
  (* src = "./core/prioenc.v:13.4-23.7" *)
  wire [3:0] _29_;
  (* \$paramod$baa759de781306bf530345250affb386e950ac52\prioenc  = 32'd1 *)
  (* mux_wire = 32'd1 *)
  output __MUX_procmux28411__WIRE_in;
  wire __MUX_procmux28411__WIRE_in;
  (* src = "./core/prioenc.v:9.25-9.27" *)
  output en;
  wire en;
  (* src = "./core/prioenc.v:7.32-7.34" *)
  input [15:0] in;
  wire [15:0] in;
  (* meta_reset = 32'd1 *)
  input metaReset_paramodbaa759de781306bf530345250affb386e950ac52prioenc;
  wire metaReset_paramodbaa759de781306bf530345250affb386e950ac52prioenc;
  (* src = "./core/prioenc.v:8.32-8.35" *)
  output [3:0] out;
  wire [3:0] out;
  assign en = in[0] ? (* full_case = 32'd1 *) (* src = "./core/prioenc.v:17.7-17.13|./core/prioenc.v:17.3-21.6" *) _10_ : 1'h1;
  assign out = in[0] ? (* full_case = 32'd1 *) (* src = "./core/prioenc.v:17.7-17.13|./core/prioenc.v:17.3-21.6" *) _11_ : 4'h0;
  assign _10_ = in[1] ? (* full_case = 32'd1 *) (* src = "./core/prioenc.v:17.7-17.13|./core/prioenc.v:17.3-21.6" *) _08_ : 1'h1;
  assign _11_ = in[1] ? (* full_case = 32'd1 *) (* src = "./core/prioenc.v:17.7-17.13|./core/prioenc.v:17.3-21.6" *) _09_ : 4'h1;
  assign _08_ = in[2] ? (* full_case = 32'd1 *) (* src = "./core/prioenc.v:17.7-17.13|./core/prioenc.v:17.3-21.6" *) _06_ : 1'h1;
  assign _09_ = in[2] ? (* full_case = 32'd1 *) (* src = "./core/prioenc.v:17.7-17.13|./core/prioenc.v:17.3-21.6" *) _07_ : 4'h2;
  assign _06_ = in[3] ? (* full_case = 32'd1 *) (* src = "./core/prioenc.v:17.7-17.13|./core/prioenc.v:17.3-21.6" *) _04_ : 1'h1;
  assign _07_ = in[3] ? (* full_case = 32'd1 *) (* src = "./core/prioenc.v:17.7-17.13|./core/prioenc.v:17.3-21.6" *) _05_ : 4'h3;
  assign _04_ = in[4] ? (* full_case = 32'd1 *) (* src = "./core/prioenc.v:17.7-17.13|./core/prioenc.v:17.3-21.6" *) _02_ : 1'h1;
  assign _05_ = in[4] ? (* full_case = 32'd1 *) (* src = "./core/prioenc.v:17.7-17.13|./core/prioenc.v:17.3-21.6" *) _03_ : 4'h4;
  assign _02_ = in[5] ? (* full_case = 32'd1 *) (* src = "./core/prioenc.v:17.7-17.13|./core/prioenc.v:17.3-21.6" *) _00_ : 1'h1;
  assign _03_ = in[5] ? (* full_case = 32'd1 *) (* src = "./core/prioenc.v:17.7-17.13|./core/prioenc.v:17.3-21.6" *) _01_ : 4'h5;
  assign _00_ = in[6] ? (* full_case = 32'd1 *) (* src = "./core/prioenc.v:17.7-17.13|./core/prioenc.v:17.3-21.6" *) _28_ : 1'h1;
  assign _01_ = in[6] ? (* full_case = 32'd1 *) (* src = "./core/prioenc.v:17.7-17.13|./core/prioenc.v:17.3-21.6" *) _29_ : 4'h6;
  assign _28_ = in[7] ? (* full_case = 32'd1 *) (* src = "./core/prioenc.v:17.7-17.13|./core/prioenc.v:17.3-21.6" *) _26_ : 1'h1;
  assign _29_ = in[7] ? (* full_case = 32'd1 *) (* src = "./core/prioenc.v:17.7-17.13|./core/prioenc.v:17.3-21.6" *) _27_ : 4'h7;
  assign _26_ = in[8] ? (* full_case = 32'd1 *) (* src = "./core/prioenc.v:17.7-17.13|./core/prioenc.v:17.3-21.6" *) _24_ : 1'h1;
  assign _27_ = in[8] ? (* full_case = 32'd1 *) (* src = "./core/prioenc.v:17.7-17.13|./core/prioenc.v:17.3-21.6" *) _25_ : 4'h8;
  assign _24_ = in[9] ? (* full_case = 32'd1 *) (* src = "./core/prioenc.v:17.7-17.13|./core/prioenc.v:17.3-21.6" *) _22_ : 1'h1;
  assign _25_ = in[9] ? (* full_case = 32'd1 *) (* src = "./core/prioenc.v:17.7-17.13|./core/prioenc.v:17.3-21.6" *) _23_ : 4'h9;
  assign _22_ = in[10] ? (* full_case = 32'd1 *) (* src = "./core/prioenc.v:17.7-17.13|./core/prioenc.v:17.3-21.6" *) _20_ : 1'h1;
  assign _23_ = in[10] ? (* full_case = 32'd1 *) (* src = "./core/prioenc.v:17.7-17.13|./core/prioenc.v:17.3-21.6" *) _21_ : 4'ha;
  assign _20_ = in[11] ? (* full_case = 32'd1 *) (* src = "./core/prioenc.v:17.7-17.13|./core/prioenc.v:17.3-21.6" *) _18_ : 1'h1;
  assign _21_ = in[11] ? (* full_case = 32'd1 *) (* src = "./core/prioenc.v:17.7-17.13|./core/prioenc.v:17.3-21.6" *) _19_ : 4'hb;
  assign _18_ = in[12] ? (* full_case = 32'd1 *) (* src = "./core/prioenc.v:17.7-17.13|./core/prioenc.v:17.3-21.6" *) _16_ : 1'h1;
  assign _19_ = in[12] ? (* full_case = 32'd1 *) (* src = "./core/prioenc.v:17.7-17.13|./core/prioenc.v:17.3-21.6" *) _17_ : 4'hc;
  assign _16_ = in[13] ? (* full_case = 32'd1 *) (* src = "./core/prioenc.v:17.7-17.13|./core/prioenc.v:17.3-21.6" *) _14_ : 1'h1;
  assign _17_ = in[13] ? (* full_case = 32'd1 *) (* src = "./core/prioenc.v:17.7-17.13|./core/prioenc.v:17.3-21.6" *) _15_ : 4'hd;
  assign _14_ = in[14] ? (* full_case = 32'd1 *) (* src = "./core/prioenc.v:17.7-17.13|./core/prioenc.v:17.3-21.6" *) _12_ : 1'h1;
  assign _15_ = in[14] ? (* full_case = 32'd1 *) (* src = "./core/prioenc.v:17.7-17.13|./core/prioenc.v:17.3-21.6" *) _13_ : 4'he;
  assign _12_ = in[15] ? (* full_case = 32'd1 *) (* src = "./core/prioenc.v:17.7-17.13|./core/prioenc.v:17.3-21.6" *) 1'h0 : 1'h1;
  assign _13_ = in[15] ? (* full_case = 32'd1 *) (* src = "./core/prioenc.v:17.7-17.13|./core/prioenc.v:17.3-21.6" *) 4'h0 : 4'hf;
  assign __MUX_procmux28411__WIRE_in = in[0];
endmodule

(* dynports =  1  *)
(* hdlname = "\\allocateunit" *)
(* src = "./core/prioenc.v:46.1-84.10" *)
module \$paramod$de2373433880a154f8779c4942cbe3ef115611dd\allocateunit (busy, en1, en2, free_ent1, free_ent2, reqnum, allocatable, \paramodde2373433880a154f8779c4942cbe3ef115611ddprioenc-p2___MUX_procmux26051__WIRE_in , \paramodde2373433880a154f8779c4942cbe3ef115611ddprioenc-p1___MUX_procmux26051__WIRE_in , \paramodde2373433880a154f8779c4942cbe3ef115611ddmaskunit-msku___MUX_ternary/core/prioencv417808__WIRE_lt/core/prioencv417807_Y , \paramodde2373433880a154f8779c4942cbe3ef115611ddmaskunit-msku___MUX_ternary/core/prioencv417810__WIRE_lt/core/prioencv417809_Y , \__MUX_ternary/core/prioencv831934__WIRE_gt/core/prioencv831933_Y , metaReset_paramodde2373433880a154f8779c4942cbe3ef115611ddallocateunit);
  (* src = "./core/prioenc.v:83.36-83.57" *)
  wire [1:0] _0_;
  (* src = "./core/prioenc.v:78.11-78.26" *)
  wire [1:0] _1_;
  (* \$paramod$de2373433880a154f8779c4942cbe3ef115611dd\allocateunit  = 32'd1 *)
  (* mux_wire = 32'd1 *)
  output \__MUX_ternary/core/prioencv831934__WIRE_gt/core/prioencv831933_Y ;
  wire \__MUX_ternary/core/prioencv831934__WIRE_gt/core/prioencv831933_Y ;
  (* src = "./core/prioenc.v:57.19-57.30" *)
  output allocatable;
  wire allocatable;
  (* src = "./core/prioenc.v:51.31-51.35" *)
  input [1:0] busy;
  wire [1:0] busy;
  (* src = "./core/prioenc.v:60.31-60.39" *)
  wire [1:0] busy_msk;
  (* src = "./core/prioenc.v:52.19-52.22" *)
  output en1;
  wire en1;
  (* src = "./core/prioenc.v:53.19-53.22" *)
  output en2;
  wire en2;
  (* src = "./core/prioenc.v:54.33-54.42" *)
  output free_ent1;
  wire free_ent1;
  (* src = "./core/prioenc.v:55.33-55.42" *)
  output free_ent2;
  wire free_ent2;
  (* meta_reset = 32'd1 *)
  input metaReset_paramodde2373433880a154f8779c4942cbe3ef115611ddallocateunit;
  wire metaReset_paramodde2373433880a154f8779c4942cbe3ef115611ddallocateunit;
  (* \$paramod$de2373433880a154f8779c4942cbe3ef115611dd\maskunit  = 32'd1 *)
  (* mux_wire = 32'd1 *)
  output \paramodde2373433880a154f8779c4942cbe3ef115611ddmaskunit-msku___MUX_ternary/core/prioencv417808__WIRE_lt/core/prioencv417807_Y ;
  wire \paramodde2373433880a154f8779c4942cbe3ef115611ddmaskunit-msku___MUX_ternary/core/prioencv417808__WIRE_lt/core/prioencv417807_Y ;
  (* \$paramod$de2373433880a154f8779c4942cbe3ef115611dd\maskunit  = 32'd1 *)
  (* mux_wire = 32'd1 *)
  output \paramodde2373433880a154f8779c4942cbe3ef115611ddmaskunit-msku___MUX_ternary/core/prioencv417810__WIRE_lt/core/prioencv417809_Y ;
  wire \paramodde2373433880a154f8779c4942cbe3ef115611ddmaskunit-msku___MUX_ternary/core/prioencv417810__WIRE_lt/core/prioencv417809_Y ;
  (* \$paramod$de2373433880a154f8779c4942cbe3ef115611dd\prioenc  = 32'd1 *)
  (* mux_wire = 32'd1 *)
  output \paramodde2373433880a154f8779c4942cbe3ef115611ddprioenc-p1___MUX_procmux26051__WIRE_in ;
  wire \paramodde2373433880a154f8779c4942cbe3ef115611ddprioenc-p1___MUX_procmux26051__WIRE_in ;
  (* \$paramod$de2373433880a154f8779c4942cbe3ef115611dd\prioenc  = 32'd1 *)
  (* mux_wire = 32'd1 *)
  output \paramodde2373433880a154f8779c4942cbe3ef115611ddprioenc-p2___MUX_procmux26051__WIRE_in ;
  wire \paramodde2373433880a154f8779c4942cbe3ef115611ddprioenc-p2___MUX_procmux26051__WIRE_in ;
  (* src = "./core/prioenc.v:56.24-56.30" *)
  input [1:0] reqnum;
  wire [1:0] reqnum;
  assign _0_ = { 1'h0, en1 } + (* src = "./core/prioenc.v:83.36-83.57" *) { 1'h0, en2 };
  assign \__MUX_ternary/core/prioencv831934__WIRE_gt/core/prioencv831933_Y  = reqnum > (* src = "./core/prioenc.v:83.26-83.58" *) _0_;
  assign _1_ = busy | (* src = "./core/prioenc.v:78.11-78.26" *) busy_msk;
  assign allocatable = \__MUX_ternary/core/prioencv831934__WIRE_gt/core/prioencv831933_Y  ? (* src = "./core/prioenc.v:83.25-83.73" *) 1'h0 : 1'h1;
  (* module_not_derived = 32'd1 *)
  (* src = "./core/prioenc.v:69.35-74.8" *)
  \$paramod$de2373433880a154f8779c4942cbe3ef115611dd\maskunit  msku (
    .\__MUX_ternary/core/prioencv417808__WIRE_lt/core/prioencv417807_Y (\paramodde2373433880a154f8779c4942cbe3ef115611ddmaskunit-msku___MUX_ternary/core/prioencv417808__WIRE_lt/core/prioencv417807_Y ),
    .\__MUX_ternary/core/prioencv417810__WIRE_lt/core/prioencv417809_Y (\paramodde2373433880a154f8779c4942cbe3ef115611ddmaskunit-msku___MUX_ternary/core/prioencv417810__WIRE_lt/core/prioencv417809_Y ),
    .in(busy),
    .mask(free_ent1),
    .metaReset_paramodde2373433880a154f8779c4942cbe3ef115611ddmaskunit(metaReset_paramodde2373433880a154f8779c4942cbe3ef115611ddallocateunit),
    .out(busy_msk)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./core/prioenc.v:62.34-67.8" *)
  \$paramod$de2373433880a154f8779c4942cbe3ef115611dd\prioenc  p1 (
    .__MUX_procmux26051__WIRE_in(\paramodde2373433880a154f8779c4942cbe3ef115611ddprioenc-p1___MUX_procmux26051__WIRE_in ),
    .en(en1),
    .in(busy),
    .metaReset_paramodde2373433880a154f8779c4942cbe3ef115611ddprioenc(metaReset_paramodde2373433880a154f8779c4942cbe3ef115611ddallocateunit),
    .out(free_ent1)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./core/prioenc.v:76.34-81.8" *)
  \$paramod$de2373433880a154f8779c4942cbe3ef115611dd\prioenc  p2 (
    .__MUX_procmux26051__WIRE_in(\paramodde2373433880a154f8779c4942cbe3ef115611ddprioenc-p2___MUX_procmux26051__WIRE_in ),
    .en(en2),
    .in(_1_),
    .metaReset_paramodde2373433880a154f8779c4942cbe3ef115611ddprioenc(metaReset_paramodde2373433880a154f8779c4942cbe3ef115611ddallocateunit),
    .out(free_ent2)
  );
endmodule

(* dynports =  1  *)
(* hdlname = "\\maskunit" *)
(* src = "./core/prioenc.v:26.1-44.10" *)
module \$paramod$de2373433880a154f8779c4942cbe3ef115611dd\maskunit (mask, in, out, \__MUX_ternary/core/prioencv417808__WIRE_lt/core/prioencv417807_Y , \__MUX_ternary/core/prioencv417810__WIRE_lt/core/prioencv417809_Y , metaReset_paramodde2373433880a154f8779c4942cbe3ef115611ddmaskunit);
  (* \$paramod$de2373433880a154f8779c4942cbe3ef115611dd\maskunit  = 32'd1 *)
  (* mux_wire = 32'd1 *)
  output \__MUX_ternary/core/prioencv417808__WIRE_lt/core/prioencv417807_Y ;
  wire \__MUX_ternary/core/prioencv417808__WIRE_lt/core/prioencv417807_Y ;
  (* \$paramod$de2373433880a154f8779c4942cbe3ef115611dd\maskunit  = 32'd1 *)
  (* mux_wire = 32'd1 *)
  output \__MUX_ternary/core/prioencv417810__WIRE_lt/core/prioencv417809_Y ;
  wire \__MUX_ternary/core/prioencv417810__WIRE_lt/core/prioencv417809_Y ;
  (* src = "./core/prioenc.v:32.32-32.34" *)
  input [1:0] in;
  wire [1:0] in;
  (* src = "./core/prioenc.v:31.32-31.36" *)
  input mask;
  wire mask;
  (* meta_reset = 32'd1 *)
  input metaReset_paramodde2373433880a154f8779c4942cbe3ef115611ddmaskunit;
  wire metaReset_paramodde2373433880a154f8779c4942cbe3ef115611ddmaskunit;
  (* src = "./core/prioenc.v:33.32-33.35" *)
  output [1:0] out;
  wire [1:0] out;
  assign \__MUX_ternary/core/prioencv417808__WIRE_lt/core/prioencv417807_Y  = mask < (* src = "./core/prioenc.v:41.13-41.21" *) 32'd0;
  assign \__MUX_ternary/core/prioencv417810__WIRE_lt/core/prioencv417809_Y  = mask < (* src = "./core/prioenc.v:41.13-41.21" *) 32'd1;
  assign out[0] = \__MUX_ternary/core/prioencv417808__WIRE_lt/core/prioencv417807_Y  ? (* src = "./core/prioenc.v:41.12-41.36" *) 1'h0 : 1'h1;
  assign out[1] = \__MUX_ternary/core/prioencv417810__WIRE_lt/core/prioencv417809_Y  ? (* src = "./core/prioenc.v:41.12-41.36" *) 1'h0 : 1'h1;
endmodule

(* dynports =  1  *)
(* hdlname = "\\prioenc" *)
(* src = "./core/prioenc.v:2.1-24.10" *)
module \$paramod$de2373433880a154f8779c4942cbe3ef115611dd\prioenc (in, out, en, __MUX_procmux26051__WIRE_in, metaReset_paramodde2373433880a154f8779c4942cbe3ef115611ddprioenc);
  (* src = "./core/prioenc.v:13.4-23.7" *)
  wire _0_;
  (* \$paramod$de2373433880a154f8779c4942cbe3ef115611dd\prioenc  = 32'd1 *)
  (* mux_wire = 32'd1 *)
  output __MUX_procmux26051__WIRE_in;
  wire __MUX_procmux26051__WIRE_in;
  (* src = "./core/prioenc.v:9.25-9.27" *)
  output en;
  wire en;
  (* src = "./core/prioenc.v:7.32-7.34" *)
  input [1:0] in;
  wire [1:0] in;
  (* meta_reset = 32'd1 *)
  input metaReset_paramodde2373433880a154f8779c4942cbe3ef115611ddprioenc;
  wire metaReset_paramodde2373433880a154f8779c4942cbe3ef115611ddprioenc;
  (* src = "./core/prioenc.v:8.32-8.35" *)
  output out;
  wire out;
  assign en = in[0] ? (* full_case = 32'd1 *) (* src = "./core/prioenc.v:17.7-17.13|./core/prioenc.v:17.3-21.6" *) _0_ : 1'h1;
  assign out = in[0] ? (* full_case = 32'd1 *) (* src = "./core/prioenc.v:17.7-17.13|./core/prioenc.v:17.3-21.6" *) _0_ : 1'h0;
  assign _0_ = in[1] ? (* full_case = 32'd1 *) (* src = "./core/prioenc.v:17.7-17.13|./core/prioenc.v:17.3-21.6" *) 1'h0 : 1'h1;
  assign __MUX_procmux26051__WIRE_in = in[0];
endmodule

(* dynports =  1  *)
(* hdlname = "\\alloc_issue_ino" *)
(* src = "./core/alloc_issue_ino.v:5.1-95.10" *)
module alloc_issue_ino(clk, reset, reqnum, busyvec, prbusyvec_next, readyvec, prmiss, exunit_busynext, stall_DP, kill_DP, allocptr, allocatable, issueptr, issuevalid, \__MUX_ternary/core/alloc_issue_inov762410__WIRE_logic_and/core/alloc_issue_inov762407_Y , \__MUX_ternary/core/alloc_issue_inov812430__WIRE_eq/core/alloc_issue_inov812418_Y , \__MUX_ternary/core/alloc_issue_inov822422__WIRE_shiftx/core/alloc_issue_inov02420_Y , \__MUX_ternary/core/alloc_issue_inov822429__WIRE_eq/core/alloc_issue_inov822419_Y , \__MUX_ternary/core/alloc_issue_inov832428__WIRE_logic_and/core/alloc_issue_inov832427_Y , \__MUX_ternary/core/alloc_issue_inov892440__WIRE_notfull_next , \__MUX_ternary/core/alloc_issue_inov902438__WIRE_logic_and/core/alloc_issue_inov902435_Y 
, \paramod62c2b41c5f43dddccc2ec3acfbebd392b1d8b932search_begin-sb1___MUX_procmux7931__WIRE_in , \paramod62c2b41c5f43dddccc2ec3acfbebd392b1d8b932search_end-se0___MUX_procmux29119__WIRE_in , \__MUX_procmux25394__WIRE_logic_and/core/alloc_issue_inov912443_Y , \paramod62c2b41c5f43dddccc2ec3acfbebd392b1d8b932search_end-se1___MUX_procmux29119__WIRE_in , __MUX_procmux25397__WIRE_prmiss, \paramod62c2b41c5f43dddccc2ec3acfbebd392b1d8b932search_begin-snb0___MUX_procmux7931__WIRE_in , \paramod62c2b41c5f43dddccc2ec3acfbebd392b1d8b932search_begin-snb1___MUX_procmux7931__WIRE_in , \__MUX_ternary/core/alloc_issue_inov752412__WIRE_notfull , \paramod62c2b41c5f43dddccc2ec3acfbebd392b1d8b932search_end-sne1___MUX_procmux29119__WIRE_in , metaReset_alloc_issue_ino);
  (* src = "./core/alloc_issue_ino.v:27.39-27.51" *)
  (* unused_bits = "2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31" *)
  wire [31:0] _00_;
  (* src = "./core/alloc_issue_ino.v:76.43-76.47" *)
  wire [31:0] _01_;
  (* src = "./core/alloc_issue_ino.v:90.52-90.57" *)
  wire [31:0] _02_;
  (* src = "./core/alloc_issue_ino.v:92.15-92.32" *)
  wire [1:0] _03_;
  (* src = "./core/alloc_issue_ino.v:79.24-79.52" *)
  wire _04_;
  wire _05_;
  wire _06_;
  wire _07_;
  (* src = "./core/alloc_issue_ino.v:76.10-76.17" *)
  wire _08_;
  (* src = "./core/alloc_issue_ino.v:76.23-76.37" *)
  wire _09_;
  (* src = "./core/alloc_issue_ino.v:90.11-90.19" *)
  wire _10_;
  (* src = "./core/alloc_issue_ino.v:90.25-90.40" *)
  wire _11_;
  (* src = "./core/alloc_issue_ino.v:52.13-52.21" *)
  wire [3:0] _12_;
  (* src = "./core/alloc_issue_ino.v:70.16-70.31" *)
  wire [3:0] _13_;
  (* src = "./core/alloc_issue_ino.v:79.45-79.52" *)
  wire _14_;
  (* src = "./core/alloc_issue_ino.v:79.55-79.71" *)
  wire _15_;
  (* src = "./core/alloc_issue_ino.v:82.25-82.43" *)
  wire _16_;
  (* src = "./core/alloc_issue_ino.v:83.28-83.47" *)
  wire _17_;
  (* src = "./core/alloc_issue_ino.v:91.20-91.29" *)
  wire _18_;
  (* src = "./core/alloc_issue_ino.v:91.33-91.41" *)
  wire _19_;
  wire [1:0] _20_;
  wire [1:0] _21_;
  (* src = "./core/alloc_issue_ino.v:0.0-0.0" *)
  wire _22_;
  (* src = "./core/alloc_issue_ino.v:0.0-0.0" *)
  wire _23_;
  (* src = "./core/alloc_issue_ino.v:75.22-77.10" *)
  (* unused_bits = "2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31" *)
  wire [31:0] _24_;
  (* src = "./core/alloc_issue_ino.v:76.8-77.10" *)
  wire [31:0] _25_;
  (* src = "./core/alloc_issue_ino.v:82.25-82.57" *)
  wire _26_;
  (* src = "./core/alloc_issue_ino.v:82.4-83.63" *)
  wire _27_;
  (* src = "./core/alloc_issue_ino.v:83.5-83.62" *)
  wire _28_;
  (* src = "./core/alloc_issue_ino.v:89.15-90.59" *)
  (* unused_bits = "2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31" *)
  wire [31:0] _29_;
  (* src = "./core/alloc_issue_ino.v:90.9-90.58" *)
  wire [31:0] _30_;
  (* alloc_issue_ino = 32'd1 *)
  (* mux_wire = 32'd1 *)
  output \__MUX_procmux25394__WIRE_logic_and/core/alloc_issue_inov912443_Y ;
  wire \__MUX_procmux25394__WIRE_logic_and/core/alloc_issue_inov912443_Y ;
  (* alloc_issue_ino = 32'd1 *)
  (* mux_wire = 32'd1 *)
  output __MUX_procmux25397__WIRE_prmiss;
  wire __MUX_procmux25397__WIRE_prmiss;
  (* alloc_issue_ino = 32'd1 *)
  (* mux_wire = 32'd1 *)
  output \__MUX_ternary/core/alloc_issue_inov752412__WIRE_notfull ;
  wire \__MUX_ternary/core/alloc_issue_inov752412__WIRE_notfull ;
  (* alloc_issue_ino = 32'd1 *)
  (* mux_wire = 32'd1 *)
  output \__MUX_ternary/core/alloc_issue_inov762410__WIRE_logic_and/core/alloc_issue_inov762407_Y ;
  wire \__MUX_ternary/core/alloc_issue_inov762410__WIRE_logic_and/core/alloc_issue_inov762407_Y ;
  (* alloc_issue_ino = 32'd1 *)
  (* mux_wire = 32'd1 *)
  output \__MUX_ternary/core/alloc_issue_inov812430__WIRE_eq/core/alloc_issue_inov812418_Y ;
  wire \__MUX_ternary/core/alloc_issue_inov812430__WIRE_eq/core/alloc_issue_inov812418_Y ;
  (* alloc_issue_ino = 32'd1 *)
  (* mux_wire = 32'd1 *)
  output \__MUX_ternary/core/alloc_issue_inov822422__WIRE_shiftx/core/alloc_issue_inov02420_Y ;
  wire \__MUX_ternary/core/alloc_issue_inov822422__WIRE_shiftx/core/alloc_issue_inov02420_Y ;
  (* alloc_issue_ino = 32'd1 *)
  (* mux_wire = 32'd1 *)
  output \__MUX_ternary/core/alloc_issue_inov822429__WIRE_eq/core/alloc_issue_inov822419_Y ;
  wire \__MUX_ternary/core/alloc_issue_inov822429__WIRE_eq/core/alloc_issue_inov822419_Y ;
  (* alloc_issue_ino = 32'd1 *)
  (* mux_wire = 32'd1 *)
  output \__MUX_ternary/core/alloc_issue_inov832428__WIRE_logic_and/core/alloc_issue_inov832427_Y ;
  wire \__MUX_ternary/core/alloc_issue_inov832428__WIRE_logic_and/core/alloc_issue_inov832427_Y ;
  (* alloc_issue_ino = 32'd1 *)
  (* mux_wire = 32'd1 *)
  output \__MUX_ternary/core/alloc_issue_inov892440__WIRE_notfull_next ;
  wire \__MUX_ternary/core/alloc_issue_inov892440__WIRE_notfull_next ;
  (* alloc_issue_ino = 32'd1 *)
  (* mux_wire = 32'd1 *)
  output \__MUX_ternary/core/alloc_issue_inov902438__WIRE_logic_and/core/alloc_issue_inov902435_Y ;
  wire \__MUX_ternary/core/alloc_issue_inov902438__WIRE_logic_and/core/alloc_issue_inov902435_Y ;
  (* src = "./core/alloc_issue_ino.v:21.23-21.34" *)
  output allocatable;
  wire allocatable;
  (* src = "./core/alloc_issue_ino.v:20.30-20.38" *)
  output [1:0] allocptr;
  reg [1:0] allocptr;
  (* src = "./core/alloc_issue_ino.v:27.27-27.36" *)
  wire [1:0] allocptr2;
  (* src = "./core/alloc_issue_ino.v:30.27-30.29" *)
  wire [1:0] b1;
  (* src = "./core/alloc_issue_ino.v:13.30-13.37" *)
  input [3:0] busyvec;
  wire [3:0] busyvec;
  (* src = "./core/alloc_issue_ino.v:10.23-10.26" *)
  input clk;
  wire clk;
  (* src = "./core/alloc_issue_ino.v:29.27-29.29" *)
  wire [1:0] e0;
  (* src = "./core/alloc_issue_ino.v:31.27-31.29" *)
  wire [1:0] e1;
  (* src = "./core/alloc_issue_ino.v:17.23-17.38" *)
  input exunit_busynext;
  wire exunit_busynext;
  (* src = "./core/alloc_issue_ino.v:22.30-22.38" *)
  output [1:0] issueptr;
  wire [1:0] issueptr;
  (* src = "./core/alloc_issue_ino.v:23.23-23.33" *)
  output issuevalid;
  wire issuevalid;
  (* src = "./core/alloc_issue_ino.v:19.23-19.30" *)
  input kill_DP;
  wire kill_DP;
  (* meta_reset = 32'd1 *)
  input metaReset_alloc_issue_ino;
  wire metaReset_alloc_issue_ino;
  (* src = "./core/alloc_issue_ino.v:35.27-35.30" *)
  wire [1:0] nb0;
  (* src = "./core/alloc_issue_ino.v:36.27-36.30" *)
  wire [1:0] nb1;
  (* src = "./core/alloc_issue_ino.v:34.27-34.30" *)
  wire [1:0] ne1;
  (* src = "./core/alloc_issue_ino.v:32.15-32.22" *)
  wire notfull;
  (* src = "./core/alloc_issue_ino.v:37.15-37.27" *)
  wire notfull_next;
  (* \$paramod$62c2b41c5f43dddccc2ec3acfbebd392b1d8b932\search_begin  = 32'd1 *)
  (* mux_wire = 32'd1 *)
  output \paramod62c2b41c5f43dddccc2ec3acfbebd392b1d8b932search_begin-sb1___MUX_procmux7931__WIRE_in ;
  wire \paramod62c2b41c5f43dddccc2ec3acfbebd392b1d8b932search_begin-sb1___MUX_procmux7931__WIRE_in ;
  (* \$paramod$62c2b41c5f43dddccc2ec3acfbebd392b1d8b932\search_begin  = 32'd1 *)
  (* mux_wire = 32'd1 *)
  output \paramod62c2b41c5f43dddccc2ec3acfbebd392b1d8b932search_begin-snb0___MUX_procmux7931__WIRE_in ;
  wire \paramod62c2b41c5f43dddccc2ec3acfbebd392b1d8b932search_begin-snb0___MUX_procmux7931__WIRE_in ;
  (* \$paramod$62c2b41c5f43dddccc2ec3acfbebd392b1d8b932\search_begin  = 32'd1 *)
  (* mux_wire = 32'd1 *)
  output \paramod62c2b41c5f43dddccc2ec3acfbebd392b1d8b932search_begin-snb1___MUX_procmux7931__WIRE_in ;
  wire \paramod62c2b41c5f43dddccc2ec3acfbebd392b1d8b932search_begin-snb1___MUX_procmux7931__WIRE_in ;
  (* \$paramod$62c2b41c5f43dddccc2ec3acfbebd392b1d8b932\search_end  = 32'd1 *)
  (* mux_wire = 32'd1 *)
  output \paramod62c2b41c5f43dddccc2ec3acfbebd392b1d8b932search_end-se0___MUX_procmux29119__WIRE_in ;
  wire \paramod62c2b41c5f43dddccc2ec3acfbebd392b1d8b932search_end-se0___MUX_procmux29119__WIRE_in ;
  (* \$paramod$62c2b41c5f43dddccc2ec3acfbebd392b1d8b932\search_end  = 32'd1 *)
  (* mux_wire = 32'd1 *)
  output \paramod62c2b41c5f43dddccc2ec3acfbebd392b1d8b932search_end-se1___MUX_procmux29119__WIRE_in ;
  wire \paramod62c2b41c5f43dddccc2ec3acfbebd392b1d8b932search_end-se1___MUX_procmux29119__WIRE_in ;
  (* \$paramod$62c2b41c5f43dddccc2ec3acfbebd392b1d8b932\search_end  = 32'd1 *)
  (* mux_wire = 32'd1 *)
  output \paramod62c2b41c5f43dddccc2ec3acfbebd392b1d8b932search_end-sne1___MUX_procmux29119__WIRE_in ;
  wire \paramod62c2b41c5f43dddccc2ec3acfbebd392b1d8b932search_end-sne1___MUX_procmux29119__WIRE_in ;
  (* src = "./core/alloc_issue_ino.v:14.30-14.44" *)
  input [3:0] prbusyvec_next;
  wire [3:0] prbusyvec_next;
  (* src = "./core/alloc_issue_ino.v:16.23-16.29" *)
  input prmiss;
  wire prmiss;
  (* src = "./core/alloc_issue_ino.v:15.30-15.38" *)
  input [3:0] readyvec;
  wire [3:0] readyvec;
  (* src = "./core/alloc_issue_ino.v:12.28-12.34" *)
  input [1:0] reqnum;
  wire [1:0] reqnum;
  (* reset_wire = 32'd1 *)
  (* src = "./core/alloc_issue_ino.v:11.23-11.28" *)
  input reset;
  wire reset;
  (* src = "./core/alloc_issue_ino.v:18.23-18.31" *)
  input stall_DP;
  wire stall_DP;
  assign { _00_[31:2], allocptr2 } = allocptr + (* src = "./core/alloc_issue_ino.v:27.39-27.51" *) 32'd1;
  assign _01_ = e0 + (* src = "./core/alloc_issue_ino.v:76.43-76.47" *) 32'd1;
  assign _02_ = ne1 + (* src = "./core/alloc_issue_ino.v:90.52-90.57" *) 32'd1;
  assign _03_ = allocptr + (* src = "./core/alloc_issue_ino.v:92.15-92.32" *) reqnum;
  assign _04_ = _22_ & (* src = "./core/alloc_issue_ino.v:79.24-79.52" *) _14_;
  assign issuevalid = _04_ & (* src = "./core/alloc_issue_ino.v:79.24-79.71" *) _15_;
  (* src = "./core/alloc_issue_ino.v:85.4-94.7" *)
  always_ff @(posedge clk)
    if (reset) allocptr <= 2'h0;
    else if (_07_) allocptr <= _21_;
  assign _05_ = | { \__MUX_procmux25394__WIRE_logic_and/core/alloc_issue_inov912443_Y , prmiss };
  assign _06_ = { notfull_next, prmiss } != 2'h1;
  assign _07_ = & { _05_, _06_ };
  assign _08_ = ! (* src = "./core/alloc_issue_ino.v:76.10-76.17" *) b1;
  assign _09_ = e1 == (* src = "./core/alloc_issue_ino.v:76.23-76.37" *) 2'h3;
  assign \__MUX_ternary/core/alloc_issue_inov812430__WIRE_eq/core/alloc_issue_inov812418_Y  = ! (* src = "./core/alloc_issue_ino.v:81.26-81.40" *) reqnum;
  assign \__MUX_ternary/core/alloc_issue_inov822429__WIRE_eq/core/alloc_issue_inov822419_Y  = reqnum == (* src = "./core/alloc_issue_ino.v:82.5-82.19" *) 2'h1;
  assign _10_ = ! (* src = "./core/alloc_issue_ino.v:90.11-90.19" *) nb1;
  assign _11_ = ne1 == (* src = "./core/alloc_issue_ino.v:90.25-90.40" *) 2'h3;
  assign \__MUX_ternary/core/alloc_issue_inov762410__WIRE_logic_and/core/alloc_issue_inov762407_Y  = _08_ && (* src = "./core/alloc_issue_ino.v:76.9-76.38" *) _09_;
  assign \__MUX_ternary/core/alloc_issue_inov832428__WIRE_logic_and/core/alloc_issue_inov832427_Y  = _16_ && (* src = "./core/alloc_issue_ino.v:83.6-83.47" *) _17_;
  assign \__MUX_ternary/core/alloc_issue_inov902438__WIRE_logic_and/core/alloc_issue_inov902435_Y  = _10_ && (* src = "./core/alloc_issue_ino.v:90.10-90.41" *) _11_;
  assign \__MUX_procmux25394__WIRE_logic_and/core/alloc_issue_inov912443_Y  = _18_ && (* src = "./core/alloc_issue_ino.v:91.20-91.41" *) _19_;
  assign _12_ = ~ (* src = "./core/alloc_issue_ino.v:52.13-52.21" *) busyvec;
  assign _13_ = ~ (* src = "./core/alloc_issue_ino.v:70.16-70.31" *) prbusyvec_next;
  assign _14_ = ~ (* src = "./core/alloc_issue_ino.v:79.45-79.52" *) prmiss;
  assign _15_ = ~ (* src = "./core/alloc_issue_ino.v:79.55-79.71" *) exunit_busynext;
  assign _16_ = ~ (* src = "./core/alloc_issue_ino.v:83.6-83.24" *) \__MUX_ternary/core/alloc_issue_inov822422__WIRE_shiftx/core/alloc_issue_inov02420_Y ;
  assign _17_ = ~ (* src = "./core/alloc_issue_ino.v:83.28-83.47" *) _23_;
  assign _18_ = ~ (* src = "./core/alloc_issue_ino.v:91.20-91.29" *) stall_DP;
  assign _19_ = ~ (* src = "./core/alloc_issue_ino.v:91.33-91.41" *) kill_DP;
  assign _20_ = \__MUX_procmux25394__WIRE_logic_and/core/alloc_issue_inov912443_Y  ? (* src = "./core/alloc_issue_ino.v:91.20-91.41|./core/alloc_issue_ino.v:91.16-93.10" *) _03_ : 2'hx;
  assign _21_ = prmiss ? (* full_case = 32'd1 *) (* src = "./core/alloc_issue_ino.v:88.20-88.26|./core/alloc_issue_ino.v:88.16-93.10" *) _29_[1:0] : _20_;
  wire [3:0] _72_ = readyvec;
  assign _22_ = _72_[issueptr +: 1];
  wire [3:0] _73_ = busyvec;
  assign \__MUX_ternary/core/alloc_issue_inov822422__WIRE_shiftx/core/alloc_issue_inov02420_Y  = _73_[allocptr +: 1];
  wire [3:0] _74_ = busyvec;
  assign _23_ = _74_[allocptr2 +: 1];
  assign { _24_[31:2], issueptr } = notfull ? (* src = "./core/alloc_issue_ino.v:75.22-77.10" *) _25_ : { 30'h00000000, allocptr };
  assign _25_ = \__MUX_ternary/core/alloc_issue_inov762410__WIRE_logic_and/core/alloc_issue_inov762407_Y  ? (* src = "./core/alloc_issue_ino.v:76.8-77.10" *) _01_ : { 30'h00000000, b1 };
  assign allocatable = \__MUX_ternary/core/alloc_issue_inov812430__WIRE_eq/core/alloc_issue_inov812418_Y  ? (* src = "./core/alloc_issue_ino.v:81.25-83.63" *) 1'h1 : _27_;
  assign _26_ = \__MUX_ternary/core/alloc_issue_inov822422__WIRE_shiftx/core/alloc_issue_inov02420_Y  ? (* src = "./core/alloc_issue_ino.v:82.25-82.57" *) 1'h0 : 1'h1;
  assign _27_ = \__MUX_ternary/core/alloc_issue_inov822429__WIRE_eq/core/alloc_issue_inov822419_Y  ? (* src = "./core/alloc_issue_ino.v:82.4-83.63" *) _26_ : _28_;
  assign _28_ = \__MUX_ternary/core/alloc_issue_inov832428__WIRE_logic_and/core/alloc_issue_inov832427_Y  ? (* src = "./core/alloc_issue_ino.v:83.5-83.62" *) 1'h1 : 1'h0;
  assign _29_ = notfull_next ? (* src = "./core/alloc_issue_ino.v:89.15-90.59" *) _30_ : 32'b000000000000000000000000000000xx;
  assign _30_ = \__MUX_ternary/core/alloc_issue_inov902438__WIRE_logic_and/core/alloc_issue_inov902435_Y  ? (* src = "./core/alloc_issue_ino.v:90.9-90.58" *) { 30'h00000000, nb0 } : _02_;
  (* module_not_derived = 32'd1 *)
  (* src = "./core/alloc_issue_ino.v:39.35-43.12" *)
  \$paramod$62c2b41c5f43dddccc2ec3acfbebd392b1d8b932\search_begin  sb1 (
    .__MUX_procmux7931__WIRE_in(\paramod62c2b41c5f43dddccc2ec3acfbebd392b1d8b932search_begin-sb1___MUX_procmux7931__WIRE_in ),
    .in(busyvec),
    .metaReset_paramod62c2b41c5f43dddccc2ec3acfbebd392b1d8b932search_begin(metaReset_alloc_issue_ino),
    .out(b1)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./core/alloc_issue_ino.v:51.33-55.10" *)
  \$paramod$62c2b41c5f43dddccc2ec3acfbebd392b1d8b932\search_end  se0 (
    .__MUX_procmux29119__WIRE_in(\paramod62c2b41c5f43dddccc2ec3acfbebd392b1d8b932search_end-se0___MUX_procmux29119__WIRE_in ),
    .en(notfull),
    .in(_12_),
    .metaReset_paramod62c2b41c5f43dddccc2ec3acfbebd392b1d8b932search_end(metaReset_alloc_issue_ino),
    .out(e0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./core/alloc_issue_ino.v:45.33-49.10" *)
  \$paramod$62c2b41c5f43dddccc2ec3acfbebd392b1d8b932\search_end  se1 (
    .__MUX_procmux29119__WIRE_in(\paramod62c2b41c5f43dddccc2ec3acfbebd392b1d8b932search_end-se1___MUX_procmux29119__WIRE_in ),
    .in(busyvec),
    .metaReset_paramod62c2b41c5f43dddccc2ec3acfbebd392b1d8b932search_end(metaReset_alloc_issue_ino),
    .out(e1)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./core/alloc_issue_ino.v:69.35-73.13" *)
  \$paramod$62c2b41c5f43dddccc2ec3acfbebd392b1d8b932\search_begin  snb0 (
    .__MUX_procmux7931__WIRE_in(\paramod62c2b41c5f43dddccc2ec3acfbebd392b1d8b932search_begin-snb0___MUX_procmux7931__WIRE_in ),
    .en(notfull_next),
    .in(_13_),
    .metaReset_paramod62c2b41c5f43dddccc2ec3acfbebd392b1d8b932search_begin(metaReset_alloc_issue_ino),
    .out(nb0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./core/alloc_issue_ino.v:57.35-61.13" *)
  \$paramod$62c2b41c5f43dddccc2ec3acfbebd392b1d8b932\search_begin  snb1 (
    .__MUX_procmux7931__WIRE_in(\paramod62c2b41c5f43dddccc2ec3acfbebd392b1d8b932search_begin-snb1___MUX_procmux7931__WIRE_in ),
    .in(prbusyvec_next),
    .metaReset_paramod62c2b41c5f43dddccc2ec3acfbebd392b1d8b932search_begin(metaReset_alloc_issue_ino),
    .out(nb1)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./core/alloc_issue_ino.v:63.33-67.11" *)
  \$paramod$62c2b41c5f43dddccc2ec3acfbebd392b1d8b932\search_end  sne1 (
    .__MUX_procmux29119__WIRE_in(\paramod62c2b41c5f43dddccc2ec3acfbebd392b1d8b932search_end-sne1___MUX_procmux29119__WIRE_in ),
    .in(prbusyvec_next),
    .metaReset_paramod62c2b41c5f43dddccc2ec3acfbebd392b1d8b932search_end(metaReset_alloc_issue_ino),
    .out(ne1)
  );
  assign \__MUX_ternary/core/alloc_issue_inov892440__WIRE_notfull_next  = notfull_next;
  assign \__MUX_ternary/core/alloc_issue_inov752412__WIRE_notfull  = notfull;
  assign __MUX_procmux25397__WIRE_prmiss = prmiss;
  assign _00_[1:0] = allocptr2;
  assign _24_[1:0] = issueptr;
endmodule

(* hdlname = "\\alu" *)
(* src = "./core/alu.v:6.1-38.10" *)
module alu(op, in1, in2, out, __MUX_autopmuxtreecc65recursive_mux_generator30306__WIRE_autortlilcc2403ReduceOr30305, __MUX_autopmuxtreecc65recursive_mux_generator30302__WIRE_autortlilcc2403ReduceOr30301, __MUX_autopmuxtreecc65recursive_mux_generator30298__WIRE_autortlilcc2430Or30297, __MUX_autopmuxtreecc65recursive_mux_generator30294__WIRE_procmux28919_CMP, __MUX_autopmuxtreecc65recursive_mux_generator30292__WIRE_procmux28917_CMP, __MUX_autopmuxtreecc65recursive_mux_generator30290__WIRE_autortlilcc2430Or30289, __MUX_autopmuxtreecc65recursive_mux_generator30286__WIRE_procmux28915_CMP, __MUX_autopmuxtreecc65recursive_mux_generator30284__WIRE_procmux28913_CMP, __MUX_autopmuxtreecc65recursive_mux_generator30282__WIRE_autortlilcc2403ReduceOr30281, __MUX_autopmuxtreecc65recursive_mux_generator30278__WIRE_autortlilcc2430Or30277, __MUX_autopmuxtreecc65recursive_mux_generator30274__WIRE_procmux28911_CMP, __MUX_autopmuxtreecc65recursive_mux_generator30272__WIRE_procmux28909_CMP, __MUX_autopmuxtreecc65recursive_mux_generator30270__WIRE_procmux28906_CMP, __MUX_autopmuxtreecc65recursive_mux_generator30268__WIRE_procmux28907_CMP, metaReset_alu);
  (* src = "./core/alu.v:19.22-19.31" *)
  wire [31:0] _00_;
  (* src = "./core/alu.v:23.22-23.31" *)
  wire [31:0] _01_;
  wire [31:0] _02_;
  wire [31:0] _03_;
  wire [31:0] _04_;
  wire [31:0] _05_;
  wire [31:0] _06_;
  wire [31:0] _07_;
  wire [31:0] _08_;
  wire [31:0] _09_;
  wire [31:0] _10_;
  wire [31:0] _11_;
  wire [31:0] _12_;
  wire [31:0] _13_;
  wire [31:0] _14_;
  (* src = "./core/alu.v:25.30-25.40" *)
  wire _15_;
  (* src = "./core/alu.v:30.31-30.59" *)
  wire _16_;
  (* src = "./core/alu.v:32.31-32.41" *)
  wire _17_;
  (* src = "./core/alu.v:29.31-29.58" *)
  wire _18_;
  (* src = "./core/alu.v:31.31-31.40" *)
  wire _19_;
  (* src = "./core/alu.v:26.30-26.40" *)
  wire _20_;
  (* src = "./core/alu.v:22.22-22.31" *)
  wire [31:0] _21_;
  wire _22_;
  wire _23_;
  wire _24_;
  wire _25_;
  wire _26_;
  wire _27_;
  (* src = "./core/alu.v:20.22-20.34" *)
  wire [31:0] _28_;
  (* src = "./core/alu.v:24.22-24.34" *)
  wire [31:0] _29_;
  (* src = "./core/alu.v:28.23-28.45" *)
  wire [31:0] _30_;
  (* src = "./core/alu.v:27.23-27.32" *)
  wire [31:0] _31_;
  (* src = "./core/alu.v:21.22-21.31" *)
  wire [31:0] _32_;
  (* alu = 32'd1 *)
  (* mux_wire = 32'd1 *)
  output __MUX_autopmuxtreecc65recursive_mux_generator30268__WIRE_procmux28907_CMP;
  wire __MUX_autopmuxtreecc65recursive_mux_generator30268__WIRE_procmux28907_CMP;
  (* alu = 32'd1 *)
  (* mux_wire = 32'd1 *)
  output __MUX_autopmuxtreecc65recursive_mux_generator30270__WIRE_procmux28906_CMP;
  wire __MUX_autopmuxtreecc65recursive_mux_generator30270__WIRE_procmux28906_CMP;
  (* alu = 32'd1 *)
  (* mux_wire = 32'd1 *)
  output __MUX_autopmuxtreecc65recursive_mux_generator30272__WIRE_procmux28909_CMP;
  wire __MUX_autopmuxtreecc65recursive_mux_generator30272__WIRE_procmux28909_CMP;
  (* alu = 32'd1 *)
  (* mux_wire = 32'd1 *)
  output __MUX_autopmuxtreecc65recursive_mux_generator30274__WIRE_procmux28911_CMP;
  wire __MUX_autopmuxtreecc65recursive_mux_generator30274__WIRE_procmux28911_CMP;
  (* alu = 32'd1 *)
  (* mux_wire = 32'd1 *)
  output __MUX_autopmuxtreecc65recursive_mux_generator30278__WIRE_autortlilcc2430Or30277;
  wire __MUX_autopmuxtreecc65recursive_mux_generator30278__WIRE_autortlilcc2430Or30277;
  (* alu = 32'd1 *)
  (* mux_wire = 32'd1 *)
  output __MUX_autopmuxtreecc65recursive_mux_generator30282__WIRE_autortlilcc2403ReduceOr30281;
  wire __MUX_autopmuxtreecc65recursive_mux_generator30282__WIRE_autortlilcc2403ReduceOr30281;
  (* alu = 32'd1 *)
  (* mux_wire = 32'd1 *)
  output __MUX_autopmuxtreecc65recursive_mux_generator30284__WIRE_procmux28913_CMP;
  wire __MUX_autopmuxtreecc65recursive_mux_generator30284__WIRE_procmux28913_CMP;
  (* alu = 32'd1 *)
  (* mux_wire = 32'd1 *)
  output __MUX_autopmuxtreecc65recursive_mux_generator30286__WIRE_procmux28915_CMP;
  wire __MUX_autopmuxtreecc65recursive_mux_generator30286__WIRE_procmux28915_CMP;
  (* alu = 32'd1 *)
  (* mux_wire = 32'd1 *)
  output __MUX_autopmuxtreecc65recursive_mux_generator30290__WIRE_autortlilcc2430Or30289;
  wire __MUX_autopmuxtreecc65recursive_mux_generator30290__WIRE_autortlilcc2430Or30289;
  (* alu = 32'd1 *)
  (* mux_wire = 32'd1 *)
  output __MUX_autopmuxtreecc65recursive_mux_generator30292__WIRE_procmux28917_CMP;
  wire __MUX_autopmuxtreecc65recursive_mux_generator30292__WIRE_procmux28917_CMP;
  (* alu = 32'd1 *)
  (* mux_wire = 32'd1 *)
  output __MUX_autopmuxtreecc65recursive_mux_generator30294__WIRE_procmux28919_CMP;
  wire __MUX_autopmuxtreecc65recursive_mux_generator30294__WIRE_procmux28919_CMP;
  (* alu = 32'd1 *)
  (* mux_wire = 32'd1 *)
  output __MUX_autopmuxtreecc65recursive_mux_generator30298__WIRE_autortlilcc2430Or30297;
  wire __MUX_autopmuxtreecc65recursive_mux_generator30298__WIRE_autortlilcc2430Or30297;
  (* alu = 32'd1 *)
  (* mux_wire = 32'd1 *)
  output __MUX_autopmuxtreecc65recursive_mux_generator30302__WIRE_autortlilcc2403ReduceOr30301;
  wire __MUX_autopmuxtreecc65recursive_mux_generator30302__WIRE_autortlilcc2403ReduceOr30301;
  (* alu = 32'd1 *)
  (* mux_wire = 32'd1 *)
  output __MUX_autopmuxtreecc65recursive_mux_generator30306__WIRE_autortlilcc2403ReduceOr30305;
  wire __MUX_autopmuxtreecc65recursive_mux_generator30306__WIRE_autortlilcc2403ReduceOr30305;
  (* src = "./core/alu.v:8.35-8.38" *)
  input [31:0] in1;
  wire [31:0] in1;
  (* src = "./core/alu.v:9.35-9.38" *)
  input [31:0] in2;
  wire [31:0] in2;
  (* meta_reset = 32'd1 *)
  input metaReset_alu;
  wire metaReset_alu;
  (* src = "./core/alu.v:7.31-7.33" *)
  input [3:0] op;
  wire [3:0] op;
  (* src = "./core/alu.v:10.35-10.38" *)
  output [31:0] out;
  wire [31:0] out;
  assign _00_ = in1 + (* src = "./core/alu.v:19.22-19.31" *) in2;
  assign _01_ = in1 & (* src = "./core/alu.v:23.22-23.31" *) in2;
  assign __MUX_autopmuxtreecc65recursive_mux_generator30278__WIRE_autortlilcc2430Or30277 = _23_ | __MUX_autopmuxtreecc65recursive_mux_generator30272__WIRE_procmux28909_CMP;
  assign __MUX_autopmuxtreecc65recursive_mux_generator30290__WIRE_autortlilcc2430Or30289 = _25_ | __MUX_autopmuxtreecc65recursive_mux_generator30284__WIRE_procmux28913_CMP;
  assign __MUX_autopmuxtreecc65recursive_mux_generator30298__WIRE_autortlilcc2430Or30297 = _27_ | __MUX_autopmuxtreecc65recursive_mux_generator30292__WIRE_procmux28917_CMP;
  assign __MUX_autopmuxtreecc65recursive_mux_generator30282__WIRE_autortlilcc2403ReduceOr30281 = | { _22_, __MUX_autopmuxtreecc65recursive_mux_generator30268__WIRE_procmux28907_CMP, __MUX_autopmuxtreecc65recursive_mux_generator30270__WIRE_procmux28906_CMP };
  assign __MUX_autopmuxtreecc65recursive_mux_generator30302__WIRE_autortlilcc2403ReduceOr30301 = | { __MUX_autopmuxtreecc65recursive_mux_generator30290__WIRE_autortlilcc2430Or30289, _26_, __MUX_autopmuxtreecc65recursive_mux_generator30286__WIRE_procmux28915_CMP };
  assign __MUX_autopmuxtreecc65recursive_mux_generator30306__WIRE_autortlilcc2403ReduceOr30305 = | { __MUX_autopmuxtreecc65recursive_mux_generator30278__WIRE_autortlilcc2430Or30277, _24_, __MUX_autopmuxtreecc65recursive_mux_generator30274__WIRE_procmux28911_CMP, _22_, __MUX_autopmuxtreecc65recursive_mux_generator30268__WIRE_procmux28907_CMP, __MUX_autopmuxtreecc65recursive_mux_generator30270__WIRE_procmux28906_CMP };
  assign _02_ = __MUX_autopmuxtreecc65recursive_mux_generator30268__WIRE_procmux28907_CMP ? { 31'h00000000, _19_ } : { 31'h00000000, _16_ };
  assign _03_ = __MUX_autopmuxtreecc65recursive_mux_generator30270__WIRE_procmux28906_CMP ? { 31'h00000000, _17_ } : _02_;
  assign _04_ = __MUX_autopmuxtreecc65recursive_mux_generator30272__WIRE_procmux28909_CMP ? { 31'h00000000, _18_ } : _30_;
  assign _05_ = __MUX_autopmuxtreecc65recursive_mux_generator30274__WIRE_procmux28911_CMP ? _31_ : { 31'h00000000, _20_ };
  assign _06_ = __MUX_autopmuxtreecc65recursive_mux_generator30278__WIRE_autortlilcc2430Or30277 ? _04_ : _05_;
  assign _07_ = __MUX_autopmuxtreecc65recursive_mux_generator30282__WIRE_autortlilcc2403ReduceOr30281 ? _03_ : _06_;
  assign _08_ = __MUX_autopmuxtreecc65recursive_mux_generator30284__WIRE_procmux28913_CMP ? { 31'h00000000, _15_ } : _29_;
  assign _09_ = __MUX_autopmuxtreecc65recursive_mux_generator30286__WIRE_procmux28915_CMP ? _01_ : _21_;
  assign _10_ = __MUX_autopmuxtreecc65recursive_mux_generator30290__WIRE_autortlilcc2430Or30289 ? _08_ : _09_;
  assign _11_ = __MUX_autopmuxtreecc65recursive_mux_generator30292__WIRE_procmux28917_CMP ? _32_ : _28_;
  assign _12_ = __MUX_autopmuxtreecc65recursive_mux_generator30294__WIRE_procmux28919_CMP ? _00_ : 32'd0;
  assign _13_ = __MUX_autopmuxtreecc65recursive_mux_generator30298__WIRE_autortlilcc2430Or30297 ? _11_ : _12_;
  assign _14_ = __MUX_autopmuxtreecc65recursive_mux_generator30302__WIRE_autortlilcc2403ReduceOr30301 ? _10_ : _13_;
  assign out = __MUX_autopmuxtreecc65recursive_mux_generator30306__WIRE_autortlilcc2403ReduceOr30305 ? _07_ : _14_;
  assign _15_ = in1 == (* src = "./core/alu.v:25.30-25.40" *) in2;
  assign _16_ = $signed(in1) >= (* src = "./core/alu.v:30.31-30.59" *) $signed(in2);
  assign _17_ = in1 >= (* src = "./core/alu.v:32.31-32.41" *) in2;
  assign _18_ = $signed(in1) < (* src = "./core/alu.v:29.31-29.58" *) $signed(in2);
  assign _19_ = in1 < (* src = "./core/alu.v:31.31-31.40" *) in2;
  assign _20_ = in1 != (* src = "./core/alu.v:26.30-26.40" *) in2;
  assign _21_ = in1 | (* src = "./core/alu.v:22.22-22.31" *) in2;
  assign __MUX_autopmuxtreecc65recursive_mux_generator30270__WIRE_procmux28906_CMP = op == (* full_case = 32'd1 *) (* src = "./core/alu.v:0.0-0.0|./core/alu.v:18.7-34.14" *) 4'hf;
  assign __MUX_autopmuxtreecc65recursive_mux_generator30268__WIRE_procmux28907_CMP = op == (* full_case = 32'd1 *) (* src = "./core/alu.v:0.0-0.0|./core/alu.v:18.7-34.14" *) 4'he;
  assign _22_ = op == (* full_case = 32'd1 *) (* src = "./core/alu.v:0.0-0.0|./core/alu.v:18.7-34.14" *) 4'hd;
  assign __MUX_autopmuxtreecc65recursive_mux_generator30272__WIRE_procmux28909_CMP = op == (* full_case = 32'd1 *) (* src = "./core/alu.v:0.0-0.0|./core/alu.v:18.7-34.14" *) 4'hc;
  assign _23_ = op == (* full_case = 32'd1 *) (* src = "./core/alu.v:0.0-0.0|./core/alu.v:18.7-34.14" *) 4'hb;
  assign __MUX_autopmuxtreecc65recursive_mux_generator30274__WIRE_procmux28911_CMP = op == (* full_case = 32'd1 *) (* src = "./core/alu.v:0.0-0.0|./core/alu.v:18.7-34.14" *) 4'ha;
  assign _24_ = op == (* full_case = 32'd1 *) (* src = "./core/alu.v:0.0-0.0|./core/alu.v:18.7-34.14" *) 4'h9;
  assign __MUX_autopmuxtreecc65recursive_mux_generator30284__WIRE_procmux28913_CMP = op == (* full_case = 32'd1 *) (* src = "./core/alu.v:0.0-0.0|./core/alu.v:18.7-34.14" *) 4'h8;
  assign _25_ = op == (* full_case = 32'd1 *) (* src = "./core/alu.v:0.0-0.0|./core/alu.v:18.7-34.14" *) 4'h5;
  assign __MUX_autopmuxtreecc65recursive_mux_generator30286__WIRE_procmux28915_CMP = op == (* full_case = 32'd1 *) (* src = "./core/alu.v:0.0-0.0|./core/alu.v:18.7-34.14" *) 4'h7;
  assign _26_ = op == (* full_case = 32'd1 *) (* src = "./core/alu.v:0.0-0.0|./core/alu.v:18.7-34.14" *) 4'h6;
  assign __MUX_autopmuxtreecc65recursive_mux_generator30292__WIRE_procmux28917_CMP = op == (* full_case = 32'd1 *) (* src = "./core/alu.v:0.0-0.0|./core/alu.v:18.7-34.14" *) 4'h4;
  assign _27_ = op == (* full_case = 32'd1 *) (* src = "./core/alu.v:0.0-0.0|./core/alu.v:18.7-34.14" *) 4'h1;
  assign __MUX_autopmuxtreecc65recursive_mux_generator30294__WIRE_procmux28919_CMP = ! (* full_case = 32'd1 *) (* src = "./core/alu.v:0.0-0.0|./core/alu.v:18.7-34.14" *) op;
  assign _28_ = in1 << (* src = "./core/alu.v:20.22-20.34" *) in2[4:0];
  assign _29_ = in1 >> (* src = "./core/alu.v:24.22-24.34" *) in2[4:0];
  assign _30_ = $signed(in1) >>> (* src = "./core/alu.v:28.23-28.45" *) in2[4:0];
  assign _31_ = in1 - (* src = "./core/alu.v:27.23-27.32" *) in2;
  assign _32_ = in1 ^ (* src = "./core/alu.v:21.22-21.31" *) in2;
endmodule

(* hdlname = "\\arf" *)
(* src = "./core/arf.v:3.1-124.10" *)
module arf(clk, reset, rs1_1, rs2_1, rs1_2, rs2_2, rs1_1data, rs2_1data, rs1_2data, rs2_2data, wreg1, wreg2, wdata1, wdata2, we1, we2, wrrfent1, wrrfent2, rs1_1tag, rs2_1tag, rs1_2tag
, rs2_2tag, tagbusy1_addr, tagbusy2_addr, tagbusy1_we, tagbusy2_we, settag1, settag2, tagbusy1_spectag, tagbusy2_spectag, rs1_1busy, rs2_1busy, rs1_2busy, rs2_2busy, prmiss, prsuccess, prtag, mpft_valid1, mpft_valid2, \renaming_table-rt___MUX_procmux20825__WIRE_clearbusy2_2 , \renaming_table-rt___MUX_procmux10016__WIRE_prmiss , \renaming_table-rt___MUX_procmux10019__WIRE_prsuccess 
, \renaming_table-rt___MUX_procmux11502__WIRE_eq/core/arfv4564771_Y , \renaming_table-rt___MUX_procmux12360__WIRE_eq/core/arfv4554768_Y , \renaming_table-rt___MUX_procmux13116__WIRE_eq/core/arfv4544765_Y , \renaming_table-rt___MUX_procmux13764__WIRE_eq/core/arfv4534762_Y , \renaming_table-rt___MUX_procmux14304__WIRE_eq/core/arfv4524759_Y , \renaming_table-rt___MUX_procmux20441__WIRE_clearbusy2_4 , \renaming_table-rt___MUX_procmux20489__WIRE_clearbusy1_4 , \renaming_table-rt___MUX_procmux20537__WIRE_setbusy2_4 , \renaming_table-rt___MUX_procmux20585__WIRE_setbusy1_4 , \renaming_table-rt___MUX_procmux20633__WIRE_clearbusy2_3 , \renaming_table-rt___MUX_procmux20681__WIRE_clearbusy1_3 , \renaming_table-rt___MUX_procmux20729__WIRE_setbusy2_3 , \renaming_table-rt___MUX_procmux20777__WIRE_setbusy1_3 , \renaming_table-rt___MUX_procmux20873__WIRE_clearbusy1_2 , \renaming_table-rt___MUX_procmux20921__WIRE_setbusy2_2 , \renaming_table-rt___MUX_procmux20969__WIRE_setbusy1_2 , \renaming_table-rt___MUX_procmux21017__WIRE_clearbusy2_1 , \renaming_table-rt___MUX_procmux21065__WIRE_clearbusy1_1 , \renaming_table-rt___MUX_procmux21113__WIRE_setbusy2_1 , \renaming_table-rt___MUX_procmux21161__WIRE_setbusy1_1 , \renaming_table-rt___MUX_procmux21209__WIRE_clearbusy2_0 
, \renaming_table-rt___MUX_procmux21257__WIRE_clearbusy1_0 , \renaming_table-rt___MUX_procmux21305__WIRE_setbusy2_0 , \renaming_table-rt___MUX_procmux21353__WIRE_setbusy1_0 , \renaming_table-rt___MUX_procmux21401__WIRE_clearbusy2_master , \renaming_table-rt___MUX_procmux21449__WIRE_clearbusy1_master , \renaming_table-rt___MUX_procmux21497__WIRE_settagbusy2 , \renaming_table-rt___MUX_procmux21545__WIRE_setbusy1_master , \renaming_table-rt___MUX_ternary/core/arfv10017466__WIRE_wesetvec2 , \renaming_table-rt___MUX_ternary/core/arfv2504242__WIRE_logic_and/core/arfv2504241_Y , \renaming_table-rt___MUX_ternary/core/arfv8386687__WIRE_and/core/arfv8386685_Y , \renaming_table-rt___MUX_ternary/core/arfv8426702__WIRE_and/core/arfv8426700_Y , \renaming_table-rt___MUX_ternary/core/arfv8466717__WIRE_and/core/arfv8466715_Y , \renaming_table-rt___MUX_ternary/core/arfv8506732__WIRE_and/core/arfv8506730_Y , \renaming_table-rt___MUX_ternary/core/arfv8546747__WIRE_and/core/arfv8546745_Y , \paramod969f17d2f9fe45df2da2b0b1cf17496215fb7ed9ram_sync_nolatch_4r2w-regfile___MUX_procmux8027__WIRE_we2 , \paramod969f17d2f9fe45df2da2b0b1cf17496215fb7ed9ram_sync_nolatch_4r2w-regfile___MUX_procmux8036__WIRE_we1 , \renaming_table-rt___MUX_procmux10013__WIRE_settagbusy1 , metaReset_arf);
  (* src = "./core/arf.v:54.7-54.20" *)
  wire _0_;
  (* src = "./core/arf.v:57.7-57.20" *)
  wire _1_;
  (* src = "./core/arf.v:5.19-5.22" *)
  input clk;
  wire clk;
  (* meta_reset = 32'd1 *)
  input metaReset_arf;
  wire metaReset_arf;
  (* src = "./core/arf.v:42.23-42.34" *)
  input [4:0] mpft_valid1;
  wire [4:0] mpft_valid1;
  (* src = "./core/arf.v:43.23-43.34" *)
  input [4:0] mpft_valid2;
  wire [4:0] mpft_valid2;
  (* \$paramod$969f17d2f9fe45df2da2b0b1cf17496215fb7ed9\ram_sync_nolatch_4r2w  = 32'd1 *)
  (* mux_wire = 32'd1 *)
  output \paramod969f17d2f9fe45df2da2b0b1cf17496215fb7ed9ram_sync_nolatch_4r2w-regfile___MUX_procmux8027__WIRE_we2 ;
  wire \paramod969f17d2f9fe45df2da2b0b1cf17496215fb7ed9ram_sync_nolatch_4r2w-regfile___MUX_procmux8027__WIRE_we2 ;
  (* \$paramod$969f17d2f9fe45df2da2b0b1cf17496215fb7ed9\ram_sync_nolatch_4r2w  = 32'd1 *)
  (* mux_wire = 32'd1 *)
  output \paramod969f17d2f9fe45df2da2b0b1cf17496215fb7ed9ram_sync_nolatch_4r2w-regfile___MUX_procmux8036__WIRE_we1 ;
  wire \paramod969f17d2f9fe45df2da2b0b1cf17496215fb7ed9ram_sync_nolatch_4r2w-regfile___MUX_procmux8036__WIRE_we1 ;
  (* src = "./core/arf.v:39.19-39.25" *)
  input prmiss;
  wire prmiss;
  (* src = "./core/arf.v:40.19-40.28" *)
  input prsuccess;
  wire prsuccess;
  (* src = "./core/arf.v:41.23-41.28" *)
  input [4:0] prtag;
  wire [4:0] prtag;
  (* mux_wire = 32'd1 *)
  (* renaming_table = 32'd1 *)
  output \renaming_table-rt___MUX_procmux10013__WIRE_settagbusy1 ;
  wire \renaming_table-rt___MUX_procmux10013__WIRE_settagbusy1 ;
  (* mux_wire = 32'd1 *)
  (* renaming_table = 32'd1 *)
  output \renaming_table-rt___MUX_procmux10016__WIRE_prmiss ;
  wire \renaming_table-rt___MUX_procmux10016__WIRE_prmiss ;
  (* mux_wire = 32'd1 *)
  (* renaming_table = 32'd1 *)
  output \renaming_table-rt___MUX_procmux10019__WIRE_prsuccess ;
  wire \renaming_table-rt___MUX_procmux10019__WIRE_prsuccess ;
  (* mux_wire = 32'd1 *)
  (* renaming_table = 32'd1 *)
  output \renaming_table-rt___MUX_procmux11502__WIRE_eq/core/arfv4564771_Y ;
  wire \renaming_table-rt___MUX_procmux11502__WIRE_eq/core/arfv4564771_Y ;
  (* mux_wire = 32'd1 *)
  (* renaming_table = 32'd1 *)
  output \renaming_table-rt___MUX_procmux12360__WIRE_eq/core/arfv4554768_Y ;
  wire \renaming_table-rt___MUX_procmux12360__WIRE_eq/core/arfv4554768_Y ;
  (* mux_wire = 32'd1 *)
  (* renaming_table = 32'd1 *)
  output \renaming_table-rt___MUX_procmux13116__WIRE_eq/core/arfv4544765_Y ;
  wire \renaming_table-rt___MUX_procmux13116__WIRE_eq/core/arfv4544765_Y ;
  (* mux_wire = 32'd1 *)
  (* renaming_table = 32'd1 *)
  output \renaming_table-rt___MUX_procmux13764__WIRE_eq/core/arfv4534762_Y ;
  wire \renaming_table-rt___MUX_procmux13764__WIRE_eq/core/arfv4534762_Y ;
  (* mux_wire = 32'd1 *)
  (* renaming_table = 32'd1 *)
  output \renaming_table-rt___MUX_procmux14304__WIRE_eq/core/arfv4524759_Y ;
  wire \renaming_table-rt___MUX_procmux14304__WIRE_eq/core/arfv4524759_Y ;
  (* mux_wire = 32'd1 *)
  (* renaming_table = 32'd1 *)
  output \renaming_table-rt___MUX_procmux20441__WIRE_clearbusy2_4 ;
  wire \renaming_table-rt___MUX_procmux20441__WIRE_clearbusy2_4 ;
  (* mux_wire = 32'd1 *)
  (* renaming_table = 32'd1 *)
  output \renaming_table-rt___MUX_procmux20489__WIRE_clearbusy1_4 ;
  wire \renaming_table-rt___MUX_procmux20489__WIRE_clearbusy1_4 ;
  (* mux_wire = 32'd1 *)
  (* renaming_table = 32'd1 *)
  output \renaming_table-rt___MUX_procmux20537__WIRE_setbusy2_4 ;
  wire \renaming_table-rt___MUX_procmux20537__WIRE_setbusy2_4 ;
  (* mux_wire = 32'd1 *)
  (* renaming_table = 32'd1 *)
  output \renaming_table-rt___MUX_procmux20585__WIRE_setbusy1_4 ;
  wire \renaming_table-rt___MUX_procmux20585__WIRE_setbusy1_4 ;
  (* mux_wire = 32'd1 *)
  (* renaming_table = 32'd1 *)
  output \renaming_table-rt___MUX_procmux20633__WIRE_clearbusy2_3 ;
  wire \renaming_table-rt___MUX_procmux20633__WIRE_clearbusy2_3 ;
  (* mux_wire = 32'd1 *)
  (* renaming_table = 32'd1 *)
  output \renaming_table-rt___MUX_procmux20681__WIRE_clearbusy1_3 ;
  wire \renaming_table-rt___MUX_procmux20681__WIRE_clearbusy1_3 ;
  (* mux_wire = 32'd1 *)
  (* renaming_table = 32'd1 *)
  output \renaming_table-rt___MUX_procmux20729__WIRE_setbusy2_3 ;
  wire \renaming_table-rt___MUX_procmux20729__WIRE_setbusy2_3 ;
  (* mux_wire = 32'd1 *)
  (* renaming_table = 32'd1 *)
  output \renaming_table-rt___MUX_procmux20777__WIRE_setbusy1_3 ;
  wire \renaming_table-rt___MUX_procmux20777__WIRE_setbusy1_3 ;
  (* mux_wire = 32'd1 *)
  (* renaming_table = 32'd1 *)
  output \renaming_table-rt___MUX_procmux20825__WIRE_clearbusy2_2 ;
  wire \renaming_table-rt___MUX_procmux20825__WIRE_clearbusy2_2 ;
  (* mux_wire = 32'd1 *)
  (* renaming_table = 32'd1 *)
  output \renaming_table-rt___MUX_procmux20873__WIRE_clearbusy1_2 ;
  wire \renaming_table-rt___MUX_procmux20873__WIRE_clearbusy1_2 ;
  (* mux_wire = 32'd1 *)
  (* renaming_table = 32'd1 *)
  output \renaming_table-rt___MUX_procmux20921__WIRE_setbusy2_2 ;
  wire \renaming_table-rt___MUX_procmux20921__WIRE_setbusy2_2 ;
  (* mux_wire = 32'd1 *)
  (* renaming_table = 32'd1 *)
  output \renaming_table-rt___MUX_procmux20969__WIRE_setbusy1_2 ;
  wire \renaming_table-rt___MUX_procmux20969__WIRE_setbusy1_2 ;
  (* mux_wire = 32'd1 *)
  (* renaming_table = 32'd1 *)
  output \renaming_table-rt___MUX_procmux21017__WIRE_clearbusy2_1 ;
  wire \renaming_table-rt___MUX_procmux21017__WIRE_clearbusy2_1 ;
  (* mux_wire = 32'd1 *)
  (* renaming_table = 32'd1 *)
  output \renaming_table-rt___MUX_procmux21065__WIRE_clearbusy1_1 ;
  wire \renaming_table-rt___MUX_procmux21065__WIRE_clearbusy1_1 ;
  (* mux_wire = 32'd1 *)
  (* renaming_table = 32'd1 *)
  output \renaming_table-rt___MUX_procmux21113__WIRE_setbusy2_1 ;
  wire \renaming_table-rt___MUX_procmux21113__WIRE_setbusy2_1 ;
  (* mux_wire = 32'd1 *)
  (* renaming_table = 32'd1 *)
  output \renaming_table-rt___MUX_procmux21161__WIRE_setbusy1_1 ;
  wire \renaming_table-rt___MUX_procmux21161__WIRE_setbusy1_1 ;
  (* mux_wire = 32'd1 *)
  (* renaming_table = 32'd1 *)
  output \renaming_table-rt___MUX_procmux21209__WIRE_clearbusy2_0 ;
  wire \renaming_table-rt___MUX_procmux21209__WIRE_clearbusy2_0 ;
  (* mux_wire = 32'd1 *)
  (* renaming_table = 32'd1 *)
  output \renaming_table-rt___MUX_procmux21257__WIRE_clearbusy1_0 ;
  wire \renaming_table-rt___MUX_procmux21257__WIRE_clearbusy1_0 ;
  (* mux_wire = 32'd1 *)
  (* renaming_table = 32'd1 *)
  output \renaming_table-rt___MUX_procmux21305__WIRE_setbusy2_0 ;
  wire \renaming_table-rt___MUX_procmux21305__WIRE_setbusy2_0 ;
  (* mux_wire = 32'd1 *)
  (* renaming_table = 32'd1 *)
  output \renaming_table-rt___MUX_procmux21353__WIRE_setbusy1_0 ;
  wire \renaming_table-rt___MUX_procmux21353__WIRE_setbusy1_0 ;
  (* mux_wire = 32'd1 *)
  (* renaming_table = 32'd1 *)
  output \renaming_table-rt___MUX_procmux21401__WIRE_clearbusy2_master ;
  wire \renaming_table-rt___MUX_procmux21401__WIRE_clearbusy2_master ;
  (* mux_wire = 32'd1 *)
  (* renaming_table = 32'd1 *)
  output \renaming_table-rt___MUX_procmux21449__WIRE_clearbusy1_master ;
  wire \renaming_table-rt___MUX_procmux21449__WIRE_clearbusy1_master ;
  (* mux_wire = 32'd1 *)
  (* renaming_table = 32'd1 *)
  output \renaming_table-rt___MUX_procmux21497__WIRE_settagbusy2 ;
  wire \renaming_table-rt___MUX_procmux21497__WIRE_settagbusy2 ;
  (* mux_wire = 32'd1 *)
  (* renaming_table = 32'd1 *)
  output \renaming_table-rt___MUX_procmux21545__WIRE_setbusy1_master ;
  wire \renaming_table-rt___MUX_procmux21545__WIRE_setbusy1_master ;
  (* mux_wire = 32'd1 *)
  (* renaming_table = 32'd1 *)
  output \renaming_table-rt___MUX_ternary/core/arfv10017466__WIRE_wesetvec2 ;
  wire \renaming_table-rt___MUX_ternary/core/arfv10017466__WIRE_wesetvec2 ;
  (* mux_wire = 32'd1 *)
  (* renaming_table = 32'd1 *)
  output \renaming_table-rt___MUX_ternary/core/arfv2504242__WIRE_logic_and/core/arfv2504241_Y ;
  wire \renaming_table-rt___MUX_ternary/core/arfv2504242__WIRE_logic_and/core/arfv2504241_Y ;
  (* mux_wire = 32'd1 *)
  (* renaming_table = 32'd1 *)
  output \renaming_table-rt___MUX_ternary/core/arfv8386687__WIRE_and/core/arfv8386685_Y ;
  wire \renaming_table-rt___MUX_ternary/core/arfv8386687__WIRE_and/core/arfv8386685_Y ;
  (* mux_wire = 32'd1 *)
  (* renaming_table = 32'd1 *)
  output \renaming_table-rt___MUX_ternary/core/arfv8426702__WIRE_and/core/arfv8426700_Y ;
  wire \renaming_table-rt___MUX_ternary/core/arfv8426702__WIRE_and/core/arfv8426700_Y ;
  (* mux_wire = 32'd1 *)
  (* renaming_table = 32'd1 *)
  output \renaming_table-rt___MUX_ternary/core/arfv8466717__WIRE_and/core/arfv8466715_Y ;
  wire \renaming_table-rt___MUX_ternary/core/arfv8466717__WIRE_and/core/arfv8466715_Y ;
  (* mux_wire = 32'd1 *)
  (* renaming_table = 32'd1 *)
  output \renaming_table-rt___MUX_ternary/core/arfv8506732__WIRE_and/core/arfv8506730_Y ;
  wire \renaming_table-rt___MUX_ternary/core/arfv8506732__WIRE_and/core/arfv8506730_Y ;
  (* mux_wire = 32'd1 *)
  (* renaming_table = 32'd1 *)
  output \renaming_table-rt___MUX_ternary/core/arfv8546747__WIRE_and/core/arfv8546745_Y ;
  wire \renaming_table-rt___MUX_ternary/core/arfv8546747__WIRE_and/core/arfv8546745_Y ;
  (* reset_wire = 32'd1 *)
  (* src = "./core/arf.v:6.19-6.24" *)
  input reset;
  wire reset;
  (* src = "./core/arf.v:7.25-7.30" *)
  input [4:0] rs1_1;
  wire [4:0] rs1_1;
  (* src = "./core/arf.v:35.20-35.29" *)
  output rs1_1busy;
  wire rs1_1busy;
  (* src = "./core/arf.v:11.27-11.36" *)
  output [31:0] rs1_1data;
  wire [31:0] rs1_1data;
  (* src = "./core/arf.v:23.26-23.34" *)
  output [5:0] rs1_1tag;
  wire [5:0] rs1_1tag;
  (* src = "./core/arf.v:9.25-9.30" *)
  input [4:0] rs1_2;
  wire [4:0] rs1_2;
  (* src = "./core/arf.v:37.20-37.29" *)
  output rs1_2busy;
  wire rs1_2busy;
  (* src = "./core/arf.v:13.27-13.36" *)
  output [31:0] rs1_2data;
  wire [31:0] rs1_2data;
  (* src = "./core/arf.v:25.26-25.34" *)
  output [5:0] rs1_2tag;
  wire [5:0] rs1_2tag;
  (* src = "./core/arf.v:8.25-8.30" *)
  input [4:0] rs2_1;
  wire [4:0] rs2_1;
  (* src = "./core/arf.v:36.20-36.29" *)
  output rs2_1busy;
  wire rs2_1busy;
  (* src = "./core/arf.v:12.27-12.36" *)
  output [31:0] rs2_1data;
  wire [31:0] rs2_1data;
  (* src = "./core/arf.v:24.26-24.34" *)
  output [5:0] rs2_1tag;
  wire [5:0] rs2_1tag;
  (* src = "./core/arf.v:10.25-10.30" *)
  input [4:0] rs2_2;
  wire [4:0] rs2_2;
  (* src = "./core/arf.v:38.20-38.29" *)
  output rs2_2busy;
  wire rs2_2busy;
  (* src = "./core/arf.v:14.27-14.36" *)
  output [31:0] rs2_2data;
  wire [31:0] rs2_2data;
  (* src = "./core/arf.v:26.26-26.34" *)
  output [5:0] rs2_2tag;
  wire [5:0] rs2_2tag;
  (* src = "./core/arf.v:31.25-31.32" *)
  input [5:0] settag1;
  wire [5:0] settag1;
  (* src = "./core/arf.v:32.25-32.32" *)
  input [5:0] settag2;
  wire [5:0] settag2;
  (* src = "./core/arf.v:27.25-27.38" *)
  input [4:0] tagbusy1_addr;
  wire [4:0] tagbusy1_addr;
  (* src = "./core/arf.v:33.23-33.39" *)
  input [4:0] tagbusy1_spectag;
  wire [4:0] tagbusy1_spectag;
  (* src = "./core/arf.v:29.19-29.30" *)
  input tagbusy1_we;
  wire tagbusy1_we;
  (* src = "./core/arf.v:28.25-28.38" *)
  input [4:0] tagbusy2_addr;
  wire [4:0] tagbusy2_addr;
  (* src = "./core/arf.v:34.23-34.39" *)
  input [4:0] tagbusy2_spectag;
  wire [4:0] tagbusy2_spectag;
  (* src = "./core/arf.v:30.19-30.30" *)
  input tagbusy2_we;
  wire tagbusy2_we;
  (* src = "./core/arf.v:17.26-17.32" *)
  input [31:0] wdata1;
  wire [31:0] wdata1;
  (* src = "./core/arf.v:18.26-18.32" *)
  input [31:0] wdata2;
  wire [31:0] wdata2;
  (* src = "./core/arf.v:19.19-19.22" *)
  input we1;
  wire we1;
  (* src = "./core/arf.v:53.13-53.21" *)
  wire we1_0reg;
  (* src = "./core/arf.v:20.19-20.22" *)
  input we2;
  wire we2;
  (* src = "./core/arf.v:56.13-56.21" *)
  wire we2_0reg;
  (* src = "./core/arf.v:15.25-15.30" *)
  input [4:0] wreg1;
  wire [4:0] wreg1;
  (* src = "./core/arf.v:16.25-16.30" *)
  input [4:0] wreg2;
  wire [4:0] wreg2;
  (* src = "./core/arf.v:21.25-21.33" *)
  input [5:0] wrrfent1;
  wire [5:0] wrrfent1;
  (* src = "./core/arf.v:22.25-22.33" *)
  input [5:0] wrrfent2;
  wire [5:0] wrrfent2;
  assign we1_0reg = we1 && (* src = "./core/arf.v:53.24-54.21" *) _0_;
  assign we2_0reg = we2 && (* src = "./core/arf.v:56.24-57.21" *) _1_;
  assign _0_ = | (* src = "./core/arf.v:54.7-54.20" *) wreg1;
  assign _1_ = | (* src = "./core/arf.v:57.7-57.20" *) wreg2;
  (* module_not_derived = 32'd1 *)
  (* src = "./core/arf.v:67.4-84.6" *)
  \$paramod$969f17d2f9fe45df2da2b0b1cf17496215fb7ed9\ram_sync_nolatch_4r2w  regfile (
    .__MUX_procmux8027__WIRE_we2(\paramod969f17d2f9fe45df2da2b0b1cf17496215fb7ed9ram_sync_nolatch_4r2w-regfile___MUX_procmux8027__WIRE_we2 ),
    .__MUX_procmux8036__WIRE_we1(\paramod969f17d2f9fe45df2da2b0b1cf17496215fb7ed9ram_sync_nolatch_4r2w-regfile___MUX_procmux8036__WIRE_we1 ),
    .clk(clk),
    .metaReset_paramod969f17d2f9fe45df2da2b0b1cf17496215fb7ed9ram_sync_nolatch_4r2w(metaReset_arf),
    .raddr1(rs1_1),
    .raddr2(rs2_1),
    .raddr3(rs1_2),
    .raddr4(rs2_2),
    .rdata1(rs1_1data),
    .rdata2(rs2_1data),
    .rdata3(rs1_2data),
    .rdata4(rs2_2data),
    .waddr1(wreg1),
    .waddr2(wreg2),
    .wdata1(wdata1),
    .wdata2(wdata2),
    .we1(we1_0reg),
    .we2(we2_0reg)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./core/arf.v:87.19-121.9" *)
  renaming_table rt (
    .__MUX_procmux10013__WIRE_settagbusy1(\renaming_table-rt___MUX_procmux10013__WIRE_settagbusy1 ),
    .__MUX_procmux10016__WIRE_prmiss(\renaming_table-rt___MUX_procmux10016__WIRE_prmiss ),
    .__MUX_procmux10019__WIRE_prsuccess(\renaming_table-rt___MUX_procmux10019__WIRE_prsuccess ),
    .\__MUX_procmux11502__WIRE_eq/core/arfv4564771_Y (\renaming_table-rt___MUX_procmux11502__WIRE_eq/core/arfv4564771_Y ),
    .\__MUX_procmux12360__WIRE_eq/core/arfv4554768_Y (\renaming_table-rt___MUX_procmux12360__WIRE_eq/core/arfv4554768_Y ),
    .\__MUX_procmux13116__WIRE_eq/core/arfv4544765_Y (\renaming_table-rt___MUX_procmux13116__WIRE_eq/core/arfv4544765_Y ),
    .\__MUX_procmux13764__WIRE_eq/core/arfv4534762_Y (\renaming_table-rt___MUX_procmux13764__WIRE_eq/core/arfv4534762_Y ),
    .\__MUX_procmux14304__WIRE_eq/core/arfv4524759_Y (\renaming_table-rt___MUX_procmux14304__WIRE_eq/core/arfv4524759_Y ),
    .__MUX_procmux20441__WIRE_clearbusy2_4(\renaming_table-rt___MUX_procmux20441__WIRE_clearbusy2_4 ),
    .__MUX_procmux20489__WIRE_clearbusy1_4(\renaming_table-rt___MUX_procmux20489__WIRE_clearbusy1_4 ),
    .__MUX_procmux20537__WIRE_setbusy2_4(\renaming_table-rt___MUX_procmux20537__WIRE_setbusy2_4 ),
    .__MUX_procmux20585__WIRE_setbusy1_4(\renaming_table-rt___MUX_procmux20585__WIRE_setbusy1_4 ),
    .__MUX_procmux20633__WIRE_clearbusy2_3(\renaming_table-rt___MUX_procmux20633__WIRE_clearbusy2_3 ),
    .__MUX_procmux20681__WIRE_clearbusy1_3(\renaming_table-rt___MUX_procmux20681__WIRE_clearbusy1_3 ),
    .__MUX_procmux20729__WIRE_setbusy2_3(\renaming_table-rt___MUX_procmux20729__WIRE_setbusy2_3 ),
    .__MUX_procmux20777__WIRE_setbusy1_3(\renaming_table-rt___MUX_procmux20777__WIRE_setbusy1_3 ),
    .__MUX_procmux20825__WIRE_clearbusy2_2(\renaming_table-rt___MUX_procmux20825__WIRE_clearbusy2_2 ),
    .__MUX_procmux20873__WIRE_clearbusy1_2(\renaming_table-rt___MUX_procmux20873__WIRE_clearbusy1_2 ),
    .__MUX_procmux20921__WIRE_setbusy2_2(\renaming_table-rt___MUX_procmux20921__WIRE_setbusy2_2 ),
    .__MUX_procmux20969__WIRE_setbusy1_2(\renaming_table-rt___MUX_procmux20969__WIRE_setbusy1_2 ),
    .__MUX_procmux21017__WIRE_clearbusy2_1(\renaming_table-rt___MUX_procmux21017__WIRE_clearbusy2_1 ),
    .__MUX_procmux21065__WIRE_clearbusy1_1(\renaming_table-rt___MUX_procmux21065__WIRE_clearbusy1_1 ),
    .__MUX_procmux21113__WIRE_setbusy2_1(\renaming_table-rt___MUX_procmux21113__WIRE_setbusy2_1 ),
    .__MUX_procmux21161__WIRE_setbusy1_1(\renaming_table-rt___MUX_procmux21161__WIRE_setbusy1_1 ),
    .__MUX_procmux21209__WIRE_clearbusy2_0(\renaming_table-rt___MUX_procmux21209__WIRE_clearbusy2_0 ),
    .__MUX_procmux21257__WIRE_clearbusy1_0(\renaming_table-rt___MUX_procmux21257__WIRE_clearbusy1_0 ),
    .__MUX_procmux21305__WIRE_setbusy2_0(\renaming_table-rt___MUX_procmux21305__WIRE_setbusy2_0 ),
    .__MUX_procmux21353__WIRE_setbusy1_0(\renaming_table-rt___MUX_procmux21353__WIRE_setbusy1_0 ),
    .__MUX_procmux21401__WIRE_clearbusy2_master(\renaming_table-rt___MUX_procmux21401__WIRE_clearbusy2_master ),
    .__MUX_procmux21449__WIRE_clearbusy1_master(\renaming_table-rt___MUX_procmux21449__WIRE_clearbusy1_master ),
    .__MUX_procmux21497__WIRE_settagbusy2(\renaming_table-rt___MUX_procmux21497__WIRE_settagbusy2 ),
    .__MUX_procmux21545__WIRE_setbusy1_master(\renaming_table-rt___MUX_procmux21545__WIRE_setbusy1_master ),
    .\__MUX_ternary/core/arfv10017466__WIRE_wesetvec2 (\renaming_table-rt___MUX_ternary/core/arfv10017466__WIRE_wesetvec2 ),
    .\__MUX_ternary/core/arfv2504242__WIRE_logic_and/core/arfv2504241_Y (\renaming_table-rt___MUX_ternary/core/arfv2504242__WIRE_logic_and/core/arfv2504241_Y ),
    .\__MUX_ternary/core/arfv8386687__WIRE_and/core/arfv8386685_Y (\renaming_table-rt___MUX_ternary/core/arfv8386687__WIRE_and/core/arfv8386685_Y ),
    .\__MUX_ternary/core/arfv8426702__WIRE_and/core/arfv8426700_Y (\renaming_table-rt___MUX_ternary/core/arfv8426702__WIRE_and/core/arfv8426700_Y ),
    .\__MUX_ternary/core/arfv8466717__WIRE_and/core/arfv8466715_Y (\renaming_table-rt___MUX_ternary/core/arfv8466717__WIRE_and/core/arfv8466715_Y ),
    .\__MUX_ternary/core/arfv8506732__WIRE_and/core/arfv8506730_Y (\renaming_table-rt___MUX_ternary/core/arfv8506732__WIRE_and/core/arfv8506730_Y ),
    .\__MUX_ternary/core/arfv8546747__WIRE_and/core/arfv8546745_Y (\renaming_table-rt___MUX_ternary/core/arfv8546747__WIRE_and/core/arfv8546745_Y ),
    .clearbusy1(we1),
    .clearbusy2(we2),
    .clk(clk),
    .comreg1(wreg1),
    .comreg2(wreg2),
    .metaReset_renaming_table(metaReset_arf),
    .mpft_valid1(mpft_valid1),
    .mpft_valid2(mpft_valid2),
    .prmiss(prmiss),
    .prsuccess(prsuccess),
    .prtag(prtag),
    .reset(reset),
    .rs1_1(rs1_1),
    .rs1_1busy(rs1_1busy),
    .rs1_1tag(rs1_1tag),
    .rs1_2(rs1_2),
    .rs1_2busy(rs1_2busy),
    .rs1_2tag(rs1_2tag),
    .rs2_1(rs2_1),
    .rs2_1busy(rs2_1busy),
    .rs2_1tag(rs2_1tag),
    .rs2_2(rs2_2),
    .rs2_2busy(rs2_2busy),
    .rs2_2tag(rs2_2tag),
    .setbusy1_spectag(tagbusy1_spectag),
    .setbusy2_spectag(tagbusy2_spectag),
    .settag1(settag1),
    .settag2(settag2),
    .settagbusy1(tagbusy1_we),
    .settagbusy1_addr(tagbusy1_addr),
    .settagbusy2(tagbusy2_we),
    .settagbusy2_addr(tagbusy2_addr),
    .wrrfent1(wrrfent1),
    .wrrfent2(wrrfent2)
  );
endmodule

(* hdlname = "\\brimm_gen" *)
(* src = "./core/brimm_gen.v:4.1-23.10" *)
module brimm_gen(inst, brimm, \__MUX_ternary/core/brimm_genv203654__WIRE_eq/core/brimm_genv203653_Y , \__MUX_ternary/core/brimm_genv193655__WIRE_eq/core/brimm_genv193652_Y , \__MUX_ternary/core/brimm_genv183656__WIRE_eq/core/brimm_genv183651_Y , metaReset_brimm_gen);
  (* src = "./core/brimm_gen.v:19.5-21.10" *)
  wire [31:0] _0_;
  (* src = "./core/brimm_gen.v:20.5-21.10" *)
  wire [31:0] _1_;
  (* brimm_gen = 32'd1 *)
  (* mux_wire = 32'd1 *)
  output \__MUX_ternary/core/brimm_genv183656__WIRE_eq/core/brimm_genv183651_Y ;
  wire \__MUX_ternary/core/brimm_genv183656__WIRE_eq/core/brimm_genv183651_Y ;
  (* brimm_gen = 32'd1 *)
  (* mux_wire = 32'd1 *)
  output \__MUX_ternary/core/brimm_genv193655__WIRE_eq/core/brimm_genv193652_Y ;
  wire \__MUX_ternary/core/brimm_genv193655__WIRE_eq/core/brimm_genv193652_Y ;
  (* brimm_gen = 32'd1 *)
  (* mux_wire = 32'd1 *)
  output \__MUX_ternary/core/brimm_genv203654__WIRE_eq/core/brimm_genv203653_Y ;
  wire \__MUX_ternary/core/brimm_genv203654__WIRE_eq/core/brimm_genv203653_Y ;
  (* src = "./core/brimm_gen.v:7.25-7.30" *)
  output [31:0] brimm;
  wire [31:0] brimm;
  (* src = "./core/brimm_gen.v:6.25-6.29" *)
  input [31:0] inst;
  wire [31:0] inst;
  (* meta_reset = 32'd1 *)
  input metaReset_brimm_gen;
  wire metaReset_brimm_gen;
  assign \__MUX_ternary/core/brimm_genv183656__WIRE_eq/core/brimm_genv183651_Y  = inst[6:0] == (* src = "./core/brimm_gen.v:18.20-18.40" *) 7'h63;
  assign \__MUX_ternary/core/brimm_genv193655__WIRE_eq/core/brimm_genv193652_Y  = inst[6:0] == (* src = "./core/brimm_gen.v:19.6-19.26" *) 7'h6f;
  assign \__MUX_ternary/core/brimm_genv203654__WIRE_eq/core/brimm_genv203653_Y  = inst[6:0] == (* src = "./core/brimm_gen.v:20.6-20.26" *) 7'h67;
  assign brimm = \__MUX_ternary/core/brimm_genv183656__WIRE_eq/core/brimm_genv183651_Y  ? (* src = "./core/brimm_gen.v:18.19-21.10" *) { inst[31], inst[31], inst[31], inst[31], inst[31], inst[31], inst[31], inst[31], inst[31], inst[31], inst[31], inst[31], inst[31], inst[31], inst[31], inst[31], inst[31], inst[31], inst[31], inst[31], inst[7], inst[30:25], inst[11:8], 1'h0 } : _0_;
  assign _0_ = \__MUX_ternary/core/brimm_genv193655__WIRE_eq/core/brimm_genv193652_Y  ? (* src = "./core/brimm_gen.v:19.5-21.10" *) { inst[31], inst[31], inst[31], inst[31], inst[31], inst[31], inst[31], inst[31], inst[31], inst[31], inst[31], inst[31], inst[19:12], inst[20], inst[30:21], 1'h0 } : _1_;
  assign _1_ = \__MUX_ternary/core/brimm_genv203654__WIRE_eq/core/brimm_genv203653_Y  ? (* src = "./core/brimm_gen.v:20.5-21.10" *) { inst[31], inst[31], inst[31], inst[31], inst[31], inst[31], inst[31], inst[31], inst[31], inst[31], inst[31], inst[31], inst[31], inst[31], inst[31], inst[31], inst[31], inst[31], inst[31], inst[31], inst[31:21], 1'h0 } : 32'd0;
endmodule

(* hdlname = "\\btb" *)
(* src = "./core/btb.v:3.1-57.10" *)
module btb(clk, reset, pc, hit, jmpaddr, we, jmpsrc, jmpdst, invalid2, \__MUX_ternary/core/btbv203914__WIRE_logic_and/core/btbv203913_Y , \__MUX_ternary/core/btbv223920__WIRE_logic_and/core/btbv223919_Y , \paramod5ca72239c21c6e1a96d2417a6b71c0cb7eaf615aram_sync_1r1w-bia___MUX_procmux28397__WIRE_we , \paramod5ca72239c21c6e1a96d2417a6b71c0cb7eaf615aram_sync_1r1w-bta___MUX_procmux28397__WIRE_we , metaReset_btb);
  (* src = "./core/btb.v:0.0-0.0" *)
  wire [511:0] _00_;
  (* src = "./core/btb.v:20.23-20.37" *)
  wire _01_;
  (* src = "./core/btb.v:22.23-22.38" *)
  wire _02_;
  (* src = "./core/btb.v:22.22-22.52" *)
  wire _03_;
  (* src = "./core/btb.v:0.0-0.0" *)
  wire [31:0] _04_;
  (* src = "./core/btb.v:0.0-0.0" *)
  wire [511:0] _05_;
  (* src = "./core/btb.v:22.43-22.52" *)
  wire _06_;
  (* src = "./core/btb.v:38.12-38.16" *)
  wire _07_;
  (* src = "./core/btb.v:0.0-0.0" *)
  wire [511:0] _08_;
  (* src = "./core/btb.v:0.0-0.0" *)
  wire [511:0] _09_;
  (* src = "./core/btb.v:0.0-0.0" *)
  wire _10_;
  (* btb = 32'd1 *)
  (* mux_wire = 32'd1 *)
  output \__MUX_ternary/core/btbv203914__WIRE_logic_and/core/btbv203913_Y ;
  wire \__MUX_ternary/core/btbv203914__WIRE_logic_and/core/btbv203913_Y ;
  (* btb = 32'd1 *)
  (* mux_wire = 32'd1 *)
  output \__MUX_ternary/core/btbv223920__WIRE_logic_and/core/btbv223919_Y ;
  wire \__MUX_ternary/core/btbv223920__WIRE_logic_and/core/btbv223919_Y ;
  (* src = "./core/btb.v:4.25-4.28" *)
  input clk;
  wire clk;
  (* src = "./core/btb.v:7.26-7.29" *)
  output hit;
  wire hit;
  (* src = "./core/btb.v:20.14-20.18" *)
  wire hit1;
  (* src = "./core/btb.v:22.14-22.18" *)
  wire hit2;
  (* src = "./core/btb.v:12.25-12.33" *)
  input invalid2;
  wire invalid2;
  (* src = "./core/btb.v:8.26-8.33" *)
  output [31:0] jmpaddr;
  wire [31:0] jmpaddr;
  (* src = "./core/btb.v:11.26-11.32" *)
  input [31:0] jmpdst;
  wire [31:0] jmpdst;
  (* src = "./core/btb.v:10.26-10.32" *)
  input [31:0] jmpsrc;
  wire [31:0] jmpsrc;
  (* meta_reset = 32'd1 *)
  input metaReset_btb;
  wire metaReset_btb;
  (* \$paramod$5ca72239c21c6e1a96d2417a6b71c0cb7eaf615a\ram_sync_1r1w  = 32'd1 *)
  (* mux_wire = 32'd1 *)
  output \paramod5ca72239c21c6e1a96d2417a6b71c0cb7eaf615aram_sync_1r1w-bia___MUX_procmux28397__WIRE_we ;
  wire \paramod5ca72239c21c6e1a96d2417a6b71c0cb7eaf615aram_sync_1r1w-bia___MUX_procmux28397__WIRE_we ;
  (* \$paramod$5ca72239c21c6e1a96d2417a6b71c0cb7eaf615a\ram_sync_1r1w  = 32'd1 *)
  (* mux_wire = 32'd1 *)
  output \paramod5ca72239c21c6e1a96d2417a6b71c0cb7eaf615aram_sync_1r1w-bta___MUX_procmux28397__WIRE_we ;
  wire \paramod5ca72239c21c6e1a96d2417a6b71c0cb7eaf615aram_sync_1r1w-bta___MUX_procmux28397__WIRE_we ;
  (* src = "./core/btb.v:6.26-6.28" *)
  input [31:0] pc;
  wire [31:0] pc;
  (* src = "./core/btb.v:18.21-18.24" *)
  wire [31:0] pc2;
  (* reset_wire = 32'd1 *)
  (* src = "./core/btb.v:5.25-5.30" *)
  input reset;
  wire reset;
  (* src = "./core/btb.v:15.21-15.29" *)
  wire [31:0] tag_data;
  (* src = "./core/btb.v:16.21-16.26" *)
  reg [511:0] valid;
  (* src = "./core/btb.v:9.25-9.27" *)
  input we;
  wire we;
  assign pc2 = pc + (* src = "./core/btb.v:18.27-18.31" *) 32'd4;
  assign _00_ = valid & (* src = "./core/btb.v:0.0-0.0" *) _05_;
  (* src = "./core/btb.v:26.4-34.7" *)
  always_ff @(negedge clk)
    if (reset) valid <= 512'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
    else if (we) valid <= _08_;
  assign _01_ = tag_data == (* src = "./core/btb.v:20.23-20.37" *) pc;
  assign _02_ = tag_data == (* src = "./core/btb.v:22.23-22.38" *) pc2;
  assign \__MUX_ternary/core/btbv203914__WIRE_logic_and/core/btbv203913_Y  = _01_ && (* src = "./core/btb.v:20.22-20.57" *) _10_;
  assign _03_ = _02_ && (* src = "./core/btb.v:22.22-22.52" *) _06_;
  assign \__MUX_ternary/core/btbv223920__WIRE_logic_and/core/btbv223919_Y  = _03_ && (* src = "./core/btb.v:22.22-23.26" *) _10_;
  assign _04_ = - (* src = "./core/btb.v:0.0-0.0" *) $signed({ 23'h000000, jmpsrc[11:3] });
  assign _05_ = ~ (* src = "./core/btb.v:0.0-0.0" *) _09_;
  assign _06_ = ~ (* src = "./core/btb.v:22.43-22.52" *) invalid2;
  assign _07_ = ~ (* src = "./core/btb.v:49.12-49.16" *) clk;
  assign _08_ = _00_ | (* src = "./core/btb.v:0.0-0.0" *) _09_;
  assign hit = hit1 | (* src = "./core/btb.v:24.17-24.28" *) hit2;
  assign _09_ = $signed(_04_) < 0 ? 1'h1 << - _04_ : 1'h1 >> _04_;
  wire [511:0] _29_ = valid;
  assign _10_ = _29_[pc[11:3] +: 1];
  assign hit1 = \__MUX_ternary/core/btbv203914__WIRE_logic_and/core/btbv203913_Y  ? (* src = "./core/btb.v:20.21-21.18" *) 1'h1 : 1'h0;
  assign hit2 = \__MUX_ternary/core/btbv223920__WIRE_logic_and/core/btbv223919_Y  ? (* src = "./core/btb.v:22.21-23.41" *) 1'h1 : 1'h0;
  (* module_not_derived = 32'd1 *)
  (* src = "./core/btb.v:36.32-45.8" *)
  \$paramod$5ca72239c21c6e1a96d2417a6b71c0cb7eaf615a\ram_sync_1r1w  bia (
    .__MUX_procmux28397__WIRE_we(\paramod5ca72239c21c6e1a96d2417a6b71c0cb7eaf615aram_sync_1r1w-bia___MUX_procmux28397__WIRE_we ),
    .clk(_07_),
    .metaReset_paramod5ca72239c21c6e1a96d2417a6b71c0cb7eaf615aram_sync_1r1w(metaReset_btb),
    .raddr1(pc[11:3]),
    .rdata1(tag_data),
    .waddr(jmpsrc[11:3]),
    .wdata(jmpsrc),
    .we(we)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./core/btb.v:47.32-55.8" *)
  \$paramod$5ca72239c21c6e1a96d2417a6b71c0cb7eaf615a\ram_sync_1r1w  bta (
    .__MUX_procmux28397__WIRE_we(\paramod5ca72239c21c6e1a96d2417a6b71c0cb7eaf615aram_sync_1r1w-bta___MUX_procmux28397__WIRE_we ),
    .clk(_07_),
    .metaReset_paramod5ca72239c21c6e1a96d2417a6b71c0cb7eaf615aram_sync_1r1w(metaReset_btb),
    .raddr1(pc[11:3]),
    .rdata1(jmpaddr),
    .waddr(jmpsrc[11:3]),
    .wdata(jmpdst),
    .we(we)
  );
endmodule

(* hdlname = "\\decoder" *)
(* src = "./core/decoder.v:6.1-258.10" *)
module decoder(inst, imm_type, rs1, rs2, rd, src_a_sel, src_b_sel, wr_reg, uses_rs1, uses_rs2, illegal_instruction, alu_op, rs_ent, dmem_size, dmem_type, md_req_op, md_req_in_1_signed, md_req_in_2_signed, md_req_out_sel, __MUX_autopmuxtreecc65recursive_mux_generator30184__WIRE_autortlilcc2430Or30183, \__MUX_autopmuxtreecc65recursive_mux_generator30186__WIRE_eq/core/decoderv2133845_Y 
, __MUX_autopmuxtreecc65recursive_mux_generator30166__WIRE_procmux23670_CMP, __MUX_autopmuxtreecc65recursive_mux_generator30164__WIRE_procmux23667_CMP, __MUX_autopmuxtreecc65recursive_mux_generator30162__WIRE_procmux23669_CMP, __MUX_autopmuxtreecc65recursive_mux_generator30156__WIRE_autortlilcc2403ReduceOr30155, __MUX_autopmuxtreecc65recursive_mux_generator30152__WIRE_autortlilcc2430Or30151, \__MUX_autopmuxtreecc65recursive_mux_generator30148__WIRE_eq/core/decoderv2103840_Y , __MUX_autopmuxtreecc65recursive_mux_generator30136__WIRE_autortlilcc2403ReduceOr30135, \__MUX_ternary/core/decoderv1913838__WIRE_inst , __MUX_autopmuxtreecc65recursive_mux_generator30132__WIRE_autortlilcc2430Or30131, __MUX_autopmuxtreecc65recursive_mux_generator30116__WIRE_autortlilcc2403ReduceOr30115, \__MUX_ternary/core/decoderv1903837__WIRE_logic_and/core/decoderv1903836_Y , __MUX_autopmuxtreecc65recursive_mux_generator30112__WIRE_autortlilcc2430Or30111, __MUX_autopmuxtreecc65recursive_mux_generator30092__WIRE_autortlilcc2430Or30091, __MUX_autopmuxtreecc65recursive_mux_generator30080__WIRE_autortlilcc2403ReduceOr30079, __MUX_autopmuxtreecc65recursive_mux_generator30076__WIRE_autortlilcc2430Or30075, __MUX_autopmuxtreecc65recursive_mux_generator30070__WIRE_procmux23726_CMP, __MUX_autopmuxtreecc65recursive_mux_generator30060__WIRE_procmux23732_CMP, \__MUX_procmux23679__WIRE_eq/core/decoderv1363834_Y , __MUX_autopmuxtreecc65recursive_mux_generator30052__WIRE_autortlilcc2430Or30051, __MUX_autopmuxtreecc65recursive_mux_generator30028__WIRE_autortlilcc2430Or30027, __MUX_autopmuxtreecc65recursive_mux_generator30196__WIRE_autortlilcc2403ReduceOr30195
, __MUX_autopmuxtreecc65recursive_mux_generator30022__WIRE_procmux23699_CMP, __MUX_autopmuxtreecc65recursive_mux_generator30192__WIRE_autortlilcc2430Or30191, \__MUX_autopmuxtreecc65recursive_mux_generator30020__WIRE_eq/core/decoderv1903835_Y , __MUX_autopmuxtreecc65recursive_mux_generator30010__WIRE_procmux23722_CMP, \__MUX_autopmuxtreecc65recursive_mux_generator30188__WIRE_eq/core/decoderv2113841_Y , __MUX_autopmuxtreecc65recursive_mux_generator30008__WIRE_procmux23723_CMP, __MUX_autopmuxtreecc65recursive_mux_generator30006__WIRE_procmux23729_CMP, __MUX_autopmuxtreecc65recursive_mux_generator30000__WIRE_autortlilcc2430Or29999, __MUX_autopmuxtreecc65recursive_mux_generator29996__WIRE_procmux23725_CMP, metaReset_decoder);
  (* src = "./core/decoder.v:50.4-188.7" *)
  wire [3:0] _000_;
  (* src = "./core/decoder.v:50.4-188.7" *)
  wire _001_;
  (* src = "./core/decoder.v:50.4-188.7" *)
  wire [2:0] _002_;
  wire [1:0] _003_;
  wire [1:0] _004_;
  wire [1:0] _005_;
  wire [1:0] _006_;
  wire [1:0] _007_;
  wire [1:0] _008_;
  wire [1:0] _009_;
  wire _010_;
  wire _011_;
  wire _012_;
  wire _013_;
  wire _014_;
  wire _015_;
  wire _016_;
  wire _017_;
  wire _018_;
  wire [3:0] _019_;
  wire _020_;
  wire _021_;
  wire [2:0] _022_;
  wire [2:0] _023_;
  wire [2:0] _024_;
  wire [2:0] _025_;
  wire _026_;
  wire _027_;
  wire _028_;
  wire [3:0] _029_;
  wire [3:0] _030_;
  wire [3:0] _031_;
  wire [3:0] _032_;
  wire [3:0] _033_;
  wire [3:0] _034_;
  wire [3:0] _035_;
  wire [3:0] _036_;
  wire [3:0] _037_;
  wire [3:0] _038_;
  wire [3:0] _039_;
  (* src = "./core/decoder.v:212.11-212.25" *)
  wire _040_;
  (* src = "./core/decoder.v:101.35-101.46" *)
  wire _041_;
  wire _042_;
  wire _043_;
  (* decoder = 32'd1 *)
  (* mux_wire = 32'd1 *)
  output __MUX_autopmuxtreecc65recursive_mux_generator29996__WIRE_procmux23725_CMP;
  wire __MUX_autopmuxtreecc65recursive_mux_generator29996__WIRE_procmux23725_CMP;
  (* decoder = 32'd1 *)
  (* mux_wire = 32'd1 *)
  output __MUX_autopmuxtreecc65recursive_mux_generator30000__WIRE_autortlilcc2430Or29999;
  wire __MUX_autopmuxtreecc65recursive_mux_generator30000__WIRE_autortlilcc2430Or29999;
  (* decoder = 32'd1 *)
  (* mux_wire = 32'd1 *)
  output __MUX_autopmuxtreecc65recursive_mux_generator30006__WIRE_procmux23729_CMP;
  wire __MUX_autopmuxtreecc65recursive_mux_generator30006__WIRE_procmux23729_CMP;
  (* decoder = 32'd1 *)
  (* mux_wire = 32'd1 *)
  output __MUX_autopmuxtreecc65recursive_mux_generator30008__WIRE_procmux23723_CMP;
  wire __MUX_autopmuxtreecc65recursive_mux_generator30008__WIRE_procmux23723_CMP;
  (* decoder = 32'd1 *)
  (* mux_wire = 32'd1 *)
  output __MUX_autopmuxtreecc65recursive_mux_generator30010__WIRE_procmux23722_CMP;
  wire __MUX_autopmuxtreecc65recursive_mux_generator30010__WIRE_procmux23722_CMP;
  (* decoder = 32'd1 *)
  (* mux_wire = 32'd1 *)
  output \__MUX_autopmuxtreecc65recursive_mux_generator30020__WIRE_eq/core/decoderv1903835_Y ;
  wire \__MUX_autopmuxtreecc65recursive_mux_generator30020__WIRE_eq/core/decoderv1903835_Y ;
  (* decoder = 32'd1 *)
  (* mux_wire = 32'd1 *)
  output __MUX_autopmuxtreecc65recursive_mux_generator30022__WIRE_procmux23699_CMP;
  wire __MUX_autopmuxtreecc65recursive_mux_generator30022__WIRE_procmux23699_CMP;
  (* decoder = 32'd1 *)
  (* mux_wire = 32'd1 *)
  output __MUX_autopmuxtreecc65recursive_mux_generator30028__WIRE_autortlilcc2430Or30027;
  wire __MUX_autopmuxtreecc65recursive_mux_generator30028__WIRE_autortlilcc2430Or30027;
  (* decoder = 32'd1 *)
  (* mux_wire = 32'd1 *)
  output __MUX_autopmuxtreecc65recursive_mux_generator30052__WIRE_autortlilcc2430Or30051;
  wire __MUX_autopmuxtreecc65recursive_mux_generator30052__WIRE_autortlilcc2430Or30051;
  (* decoder = 32'd1 *)
  (* mux_wire = 32'd1 *)
  output __MUX_autopmuxtreecc65recursive_mux_generator30060__WIRE_procmux23732_CMP;
  wire __MUX_autopmuxtreecc65recursive_mux_generator30060__WIRE_procmux23732_CMP;
  (* decoder = 32'd1 *)
  (* mux_wire = 32'd1 *)
  output __MUX_autopmuxtreecc65recursive_mux_generator30070__WIRE_procmux23726_CMP;
  wire __MUX_autopmuxtreecc65recursive_mux_generator30070__WIRE_procmux23726_CMP;
  (* decoder = 32'd1 *)
  (* mux_wire = 32'd1 *)
  output __MUX_autopmuxtreecc65recursive_mux_generator30076__WIRE_autortlilcc2430Or30075;
  wire __MUX_autopmuxtreecc65recursive_mux_generator30076__WIRE_autortlilcc2430Or30075;
  (* decoder = 32'd1 *)
  (* mux_wire = 32'd1 *)
  output __MUX_autopmuxtreecc65recursive_mux_generator30080__WIRE_autortlilcc2403ReduceOr30079;
  wire __MUX_autopmuxtreecc65recursive_mux_generator30080__WIRE_autortlilcc2403ReduceOr30079;
  (* decoder = 32'd1 *)
  (* mux_wire = 32'd1 *)
  output __MUX_autopmuxtreecc65recursive_mux_generator30092__WIRE_autortlilcc2430Or30091;
  wire __MUX_autopmuxtreecc65recursive_mux_generator30092__WIRE_autortlilcc2430Or30091;
  (* decoder = 32'd1 *)
  (* mux_wire = 32'd1 *)
  output __MUX_autopmuxtreecc65recursive_mux_generator30112__WIRE_autortlilcc2430Or30111;
  wire __MUX_autopmuxtreecc65recursive_mux_generator30112__WIRE_autortlilcc2430Or30111;
  (* decoder = 32'd1 *)
  (* mux_wire = 32'd1 *)
  output __MUX_autopmuxtreecc65recursive_mux_generator30116__WIRE_autortlilcc2403ReduceOr30115;
  wire __MUX_autopmuxtreecc65recursive_mux_generator30116__WIRE_autortlilcc2403ReduceOr30115;
  (* decoder = 32'd1 *)
  (* mux_wire = 32'd1 *)
  output __MUX_autopmuxtreecc65recursive_mux_generator30132__WIRE_autortlilcc2430Or30131;
  wire __MUX_autopmuxtreecc65recursive_mux_generator30132__WIRE_autortlilcc2430Or30131;
  (* decoder = 32'd1 *)
  (* mux_wire = 32'd1 *)
  output __MUX_autopmuxtreecc65recursive_mux_generator30136__WIRE_autortlilcc2403ReduceOr30135;
  wire __MUX_autopmuxtreecc65recursive_mux_generator30136__WIRE_autortlilcc2403ReduceOr30135;
  (* decoder = 32'd1 *)
  (* mux_wire = 32'd1 *)
  output \__MUX_autopmuxtreecc65recursive_mux_generator30148__WIRE_eq/core/decoderv2103840_Y ;
  wire \__MUX_autopmuxtreecc65recursive_mux_generator30148__WIRE_eq/core/decoderv2103840_Y ;
  (* decoder = 32'd1 *)
  (* mux_wire = 32'd1 *)
  output __MUX_autopmuxtreecc65recursive_mux_generator30152__WIRE_autortlilcc2430Or30151;
  wire __MUX_autopmuxtreecc65recursive_mux_generator30152__WIRE_autortlilcc2430Or30151;
  (* decoder = 32'd1 *)
  (* mux_wire = 32'd1 *)
  output __MUX_autopmuxtreecc65recursive_mux_generator30156__WIRE_autortlilcc2403ReduceOr30155;
  wire __MUX_autopmuxtreecc65recursive_mux_generator30156__WIRE_autortlilcc2403ReduceOr30155;
  (* decoder = 32'd1 *)
  (* mux_wire = 32'd1 *)
  output __MUX_autopmuxtreecc65recursive_mux_generator30162__WIRE_procmux23669_CMP;
  wire __MUX_autopmuxtreecc65recursive_mux_generator30162__WIRE_procmux23669_CMP;
  (* decoder = 32'd1 *)
  (* mux_wire = 32'd1 *)
  output __MUX_autopmuxtreecc65recursive_mux_generator30164__WIRE_procmux23667_CMP;
  wire __MUX_autopmuxtreecc65recursive_mux_generator30164__WIRE_procmux23667_CMP;
  (* decoder = 32'd1 *)
  (* mux_wire = 32'd1 *)
  output __MUX_autopmuxtreecc65recursive_mux_generator30166__WIRE_procmux23670_CMP;
  wire __MUX_autopmuxtreecc65recursive_mux_generator30166__WIRE_procmux23670_CMP;
  (* decoder = 32'd1 *)
  (* mux_wire = 32'd1 *)
  output __MUX_autopmuxtreecc65recursive_mux_generator30184__WIRE_autortlilcc2430Or30183;
  wire __MUX_autopmuxtreecc65recursive_mux_generator30184__WIRE_autortlilcc2430Or30183;
  (* decoder = 32'd1 *)
  (* mux_wire = 32'd1 *)
  output \__MUX_autopmuxtreecc65recursive_mux_generator30186__WIRE_eq/core/decoderv2133845_Y ;
  wire \__MUX_autopmuxtreecc65recursive_mux_generator30186__WIRE_eq/core/decoderv2133845_Y ;
  (* decoder = 32'd1 *)
  (* mux_wire = 32'd1 *)
  output \__MUX_autopmuxtreecc65recursive_mux_generator30188__WIRE_eq/core/decoderv2113841_Y ;
  wire \__MUX_autopmuxtreecc65recursive_mux_generator30188__WIRE_eq/core/decoderv2113841_Y ;
  (* decoder = 32'd1 *)
  (* mux_wire = 32'd1 *)
  output __MUX_autopmuxtreecc65recursive_mux_generator30192__WIRE_autortlilcc2430Or30191;
  wire __MUX_autopmuxtreecc65recursive_mux_generator30192__WIRE_autortlilcc2430Or30191;
  (* decoder = 32'd1 *)
  (* mux_wire = 32'd1 *)
  output __MUX_autopmuxtreecc65recursive_mux_generator30196__WIRE_autortlilcc2403ReduceOr30195;
  wire __MUX_autopmuxtreecc65recursive_mux_generator30196__WIRE_autortlilcc2403ReduceOr30195;
  (* decoder = 32'd1 *)
  (* mux_wire = 32'd1 *)
  output \__MUX_procmux23679__WIRE_eq/core/decoderv1363834_Y ;
  wire \__MUX_procmux23679__WIRE_eq/core/decoderv1363834_Y ;
  (* decoder = 32'd1 *)
  (* mux_wire = 32'd1 *)
  output \__MUX_ternary/core/decoderv1903837__WIRE_logic_and/core/decoderv1903836_Y ;
  wire \__MUX_ternary/core/decoderv1903837__WIRE_logic_and/core/decoderv1903836_Y ;
  (* decoder = 32'd1 *)
  (* mux_wire = 32'd1 *)
  output \__MUX_ternary/core/decoderv1913838__WIRE_inst ;
  wire \__MUX_ternary/core/decoderv1913838__WIRE_inst ;
  (* src = "./core/decoder.v:33.22-33.32" *)
  wire [3:0] add_or_sub;
  (* src = "./core/decoder.v:19.31-19.37" *)
  output [3:0] alu_op;
  wire [3:0] alu_op;
  (* src = "./core/decoder.v:41.17-41.29" *)
  wire [3:0] alu_op_arith;
  (* src = "./core/decoder.v:23.31-23.40" *)
  output [2:0] dmem_size;
  wire [2:0] dmem_size;
  (* src = "./core/decoder.v:24.30-24.39" *)
  output [2:0] dmem_type;
  wire [2:0] dmem_type;
  (* src = "./core/decoder.v:18.25-18.44" *)
  output illegal_instruction;
  wire illegal_instruction;
  (* src = "./core/decoder.v:8.30-8.38" *)
  output [1:0] imm_type;
  wire [1:0] imm_type;
  (* src = "./core/decoder.v:7.31-7.35" *)
  input [31:0] inst;
  wire [31:0] inst;
  (* src = "./core/decoder.v:26.25-26.43" *)
  output md_req_in_1_signed;
  wire md_req_in_1_signed;
  (* src = "./core/decoder.v:27.25-27.43" *)
  output md_req_in_2_signed;
  wire md_req_in_2_signed;
  (* src = "./core/decoder.v:25.31-25.40" *)
  output [1:0] md_req_op;
  wire [1:0] md_req_op;
  (* src = "./core/decoder.v:28.28-28.42" *)
  output [1:0] md_req_out_sel;
  wire [1:0] md_req_out_sel;
  (* meta_reset = 32'd1 *)
  input metaReset_decoder;
  wire metaReset_decoder;
  (* src = "./core/decoder.v:11.32-11.34" *)
  output [4:0] rd;
  wire [4:0] rd;
  (* src = "./core/decoder.v:9.32-9.35" *)
  output [4:0] rs1;
  wire [4:0] rs1;
  (* src = "./core/decoder.v:10.32-10.35" *)
  output [4:0] rs2;
  wire [4:0] rs2;
  (* src = "./core/decoder.v:20.31-20.37" *)
  output [2:0] rs_ent;
  wire [2:0] rs_ent;
  (* src = "./core/decoder.v:12.29-12.38" *)
  output [1:0] src_a_sel;
  wire [1:0] src_a_sel;
  (* src = "./core/decoder.v:13.36-13.45" *)
  output [1:0] src_b_sel;
  wire [1:0] src_b_sel;
  (* src = "./core/decoder.v:32.22-32.32" *)
  wire [3:0] srl_or_sra;
  (* src = "./core/decoder.v:16.25-16.33" *)
  output uses_rs1;
  wire uses_rs1;
  (* src = "./core/decoder.v:17.25-17.33" *)
  output uses_rs2;
  wire uses_rs2;
  (* src = "./core/decoder.v:14.25-14.31" *)
  output wr_reg;
  wire wr_reg;
  (* full_case = 32'd1 *)
  (* src = "./core/decoder.v:221.7-254.14" *)
  reg [5:0] \$auto$proc_rom.cc:150:do_switch$7927  [7:0];
  initial begin
    \$auto$proc_rom.cc:150:do_switch$7927 [0] = 6'h00;
    \$auto$proc_rom.cc:150:do_switch$7927 [1] = 6'h1c;
    \$auto$proc_rom.cc:150:do_switch$7927 [2] = 6'h14;
    \$auto$proc_rom.cc:150:do_switch$7927 [3] = 6'h10;
    \$auto$proc_rom.cc:150:do_switch$7927 [4] = 6'h0d;
    \$auto$proc_rom.cc:150:do_switch$7927 [5] = 6'h01;
    \$auto$proc_rom.cc:150:do_switch$7927 [6] = 6'h2e;
    \$auto$proc_rom.cc:150:do_switch$7927 [7] = 6'h22;
  end
  assign { md_req_out_sel, md_req_in_2_signed, md_req_in_1_signed, md_req_op } = \$auto$proc_rom.cc:150:do_switch$7927 [inst[14:12]];
  assign __MUX_autopmuxtreecc65recursive_mux_generator30028__WIRE_autortlilcc2430Or30027 = __MUX_autopmuxtreecc65recursive_mux_generator30010__WIRE_procmux23722_CMP | \__MUX_autopmuxtreecc65recursive_mux_generator30020__WIRE_eq/core/decoderv1903835_Y ;
  assign __MUX_autopmuxtreecc65recursive_mux_generator30000__WIRE_autortlilcc2430Or29999 = _043_ | __MUX_autopmuxtreecc65recursive_mux_generator30006__WIRE_procmux23729_CMP;
  assign __MUX_autopmuxtreecc65recursive_mux_generator30052__WIRE_autortlilcc2430Or30051 = __MUX_autopmuxtreecc65recursive_mux_generator30022__WIRE_procmux23699_CMP | \__MUX_autopmuxtreecc65recursive_mux_generator30020__WIRE_eq/core/decoderv1903835_Y ;
  assign __MUX_autopmuxtreecc65recursive_mux_generator30076__WIRE_autortlilcc2430Or30075 = __MUX_autopmuxtreecc65recursive_mux_generator30022__WIRE_procmux23699_CMP | __MUX_autopmuxtreecc65recursive_mux_generator30008__WIRE_procmux23723_CMP;
  assign __MUX_autopmuxtreecc65recursive_mux_generator30092__WIRE_autortlilcc2430Or30091 = __MUX_autopmuxtreecc65recursive_mux_generator30060__WIRE_procmux23732_CMP | \__MUX_autopmuxtreecc65recursive_mux_generator30020__WIRE_eq/core/decoderv1903835_Y ;
  assign __MUX_autopmuxtreecc65recursive_mux_generator30112__WIRE_autortlilcc2430Or30111 = __MUX_autopmuxtreecc65recursive_mux_generator30008__WIRE_procmux23723_CMP | __MUX_autopmuxtreecc65recursive_mux_generator30010__WIRE_procmux23722_CMP;
  assign __MUX_autopmuxtreecc65recursive_mux_generator30132__WIRE_autortlilcc2430Or30131 = __MUX_autopmuxtreecc65recursive_mux_generator29996__WIRE_procmux23725_CMP | __MUX_autopmuxtreecc65recursive_mux_generator30022__WIRE_procmux23699_CMP;
  assign __MUX_autopmuxtreecc65recursive_mux_generator30152__WIRE_autortlilcc2430Or30151 = \__MUX_autopmuxtreecc65recursive_mux_generator30188__WIRE_eq/core/decoderv2113841_Y  | __MUX_autopmuxtreecc65recursive_mux_generator30166__WIRE_procmux23670_CMP;
  assign __MUX_autopmuxtreecc65recursive_mux_generator30184__WIRE_autortlilcc2430Or30183 = _042_ | __MUX_autopmuxtreecc65recursive_mux_generator30164__WIRE_procmux23667_CMP;
  assign __MUX_autopmuxtreecc65recursive_mux_generator30192__WIRE_autortlilcc2430Or30191 = _040_ | \__MUX_autopmuxtreecc65recursive_mux_generator30186__WIRE_eq/core/decoderv2133845_Y ;
  assign __MUX_autopmuxtreecc65recursive_mux_generator30080__WIRE_autortlilcc2403ReduceOr30079 = | { __MUX_autopmuxtreecc65recursive_mux_generator30060__WIRE_procmux23732_CMP, __MUX_autopmuxtreecc65recursive_mux_generator30010__WIRE_procmux23722_CMP, \__MUX_autopmuxtreecc65recursive_mux_generator30020__WIRE_eq/core/decoderv1903835_Y , __MUX_autopmuxtreecc65recursive_mux_generator30000__WIRE_autortlilcc2430Or29999 };
  assign __MUX_autopmuxtreecc65recursive_mux_generator30116__WIRE_autortlilcc2403ReduceOr30115 = | { __MUX_autopmuxtreecc65recursive_mux_generator30060__WIRE_procmux23732_CMP, \__MUX_autopmuxtreecc65recursive_mux_generator30020__WIRE_eq/core/decoderv1903835_Y , __MUX_autopmuxtreecc65recursive_mux_generator30000__WIRE_autortlilcc2430Or29999 };
  assign __MUX_autopmuxtreecc65recursive_mux_generator30136__WIRE_autortlilcc2403ReduceOr30135 = | { __MUX_autopmuxtreecc65recursive_mux_generator30008__WIRE_procmux23723_CMP, __MUX_autopmuxtreecc65recursive_mux_generator30010__WIRE_procmux23722_CMP, \__MUX_autopmuxtreecc65recursive_mux_generator30020__WIRE_eq/core/decoderv1903835_Y  };
  assign __MUX_autopmuxtreecc65recursive_mux_generator30156__WIRE_autortlilcc2403ReduceOr30155 = | { __MUX_autopmuxtreecc65recursive_mux_generator30162__WIRE_procmux23669_CMP, _042_, __MUX_autopmuxtreecc65recursive_mux_generator30164__WIRE_procmux23667_CMP };
  assign __MUX_autopmuxtreecc65recursive_mux_generator30196__WIRE_autortlilcc2403ReduceOr30195 = | { __MUX_autopmuxtreecc65recursive_mux_generator30184__WIRE_autortlilcc2430Or30183, __MUX_autopmuxtreecc65recursive_mux_generator30166__WIRE_procmux23670_CMP, __MUX_autopmuxtreecc65recursive_mux_generator30162__WIRE_procmux23669_CMP };
  assign _003_ = __MUX_autopmuxtreecc65recursive_mux_generator29996__WIRE_procmux23725_CMP ? 2'h1 : 2'h0;
  assign imm_type = __MUX_autopmuxtreecc65recursive_mux_generator30000__WIRE_autortlilcc2430Or29999 ? 2'h2 : _003_;
  assign _004_ = __MUX_autopmuxtreecc65recursive_mux_generator30006__WIRE_procmux23729_CMP ? 2'h2 : 2'h1;
  assign _005_ = __MUX_autopmuxtreecc65recursive_mux_generator30008__WIRE_procmux23723_CMP ? 2'h1 : 2'h0;
  assign _006_ = __MUX_autopmuxtreecc65recursive_mux_generator30010__WIRE_procmux23722_CMP ? 2'h1 : _005_;
  assign src_a_sel = __MUX_autopmuxtreecc65recursive_mux_generator30000__WIRE_autortlilcc2430Or29999 ? _004_ : _006_;
  assign _007_ = \__MUX_autopmuxtreecc65recursive_mux_generator30020__WIRE_eq/core/decoderv1903835_Y  ? 2'h0 : 2'h2;
  assign _008_ = __MUX_autopmuxtreecc65recursive_mux_generator30022__WIRE_procmux23699_CMP ? 2'h0 : 2'h1;
  assign _009_ = __MUX_autopmuxtreecc65recursive_mux_generator30008__WIRE_procmux23723_CMP ? 2'h2 : _008_;
  assign src_b_sel = __MUX_autopmuxtreecc65recursive_mux_generator30028__WIRE_autortlilcc2430Or30027 ? _007_ : _009_;
  assign _010_ = __MUX_autopmuxtreecc65recursive_mux_generator30008__WIRE_procmux23723_CMP ? 1'h0 : 1'h1;
  assign uses_rs1 = __MUX_autopmuxtreecc65recursive_mux_generator30000__WIRE_autortlilcc2430Or29999 ? 1'h0 : _010_;
  assign _011_ = __MUX_autopmuxtreecc65recursive_mux_generator29996__WIRE_procmux23725_CMP ? 1'h1 : 1'h0;
  assign uses_rs2 = __MUX_autopmuxtreecc65recursive_mux_generator30052__WIRE_autortlilcc2430Or30051 ? 1'h1 : _011_;
  assign _012_ = __MUX_autopmuxtreecc65recursive_mux_generator30060__WIRE_procmux23732_CMP ? 1'h0 : _041_;
  assign _013_ = \__MUX_autopmuxtreecc65recursive_mux_generator30020__WIRE_eq/core/decoderv1903835_Y  ? 1'h0 : _012_;
  assign _014_ = __MUX_autopmuxtreecc65recursive_mux_generator30000__WIRE_autortlilcc2430Or29999 ? 1'h0 : _013_;
  assign _015_ = __MUX_autopmuxtreecc65recursive_mux_generator30008__WIRE_procmux23723_CMP ? 1'h0 : _001_;
  assign _016_ = __MUX_autopmuxtreecc65recursive_mux_generator30070__WIRE_procmux23726_CMP ? 1'h0 : 1'h1;
  assign _017_ = __MUX_autopmuxtreecc65recursive_mux_generator29996__WIRE_procmux23725_CMP ? 1'h0 : _016_;
  assign _018_ = __MUX_autopmuxtreecc65recursive_mux_generator30076__WIRE_autortlilcc2430Or30075 ? _015_ : _017_;
  assign illegal_instruction = __MUX_autopmuxtreecc65recursive_mux_generator30080__WIRE_autortlilcc2403ReduceOr30079 ? _014_ : _018_;
  assign _019_ = __MUX_autopmuxtreecc65recursive_mux_generator30022__WIRE_procmux23699_CMP ? _000_ : 4'h0;
  assign alu_op = __MUX_autopmuxtreecc65recursive_mux_generator30092__WIRE_autortlilcc2430Or30091 ? alu_op_arith : _019_;
  assign _020_ = __MUX_autopmuxtreecc65recursive_mux_generator30070__WIRE_procmux23726_CMP ? 1'h1 : 1'h0;
  assign _021_ = __MUX_autopmuxtreecc65recursive_mux_generator30112__WIRE_autortlilcc2430Or30111 ? 1'h1 : _020_;
  assign wr_reg = __MUX_autopmuxtreecc65recursive_mux_generator30116__WIRE_autortlilcc2403ReduceOr30115 ? 1'h1 : _021_;
  assign _022_ = \__MUX_autopmuxtreecc65recursive_mux_generator30020__WIRE_eq/core/decoderv1903835_Y  ? _002_ : 3'h2;
  assign _023_ = __MUX_autopmuxtreecc65recursive_mux_generator30022__WIRE_procmux23699_CMP ? 3'h2 : 3'h4;
  assign _024_ = __MUX_autopmuxtreecc65recursive_mux_generator30070__WIRE_procmux23726_CMP ? 3'h4 : 3'h1;
  assign _025_ = __MUX_autopmuxtreecc65recursive_mux_generator30132__WIRE_autortlilcc2430Or30131 ? _023_ : _024_;
  assign rs_ent = __MUX_autopmuxtreecc65recursive_mux_generator30136__WIRE_autortlilcc2403ReduceOr30135 ? _022_ : _025_;
  assign _026_ = \__MUX_autopmuxtreecc65recursive_mux_generator30148__WIRE_eq/core/decoderv2103840_Y  ? 1'h0 : 1'h1;
  assign _027_ = __MUX_autopmuxtreecc65recursive_mux_generator30152__WIRE_autortlilcc2430Or30151 ? 1'h0 : _026_;
  assign _028_ = __MUX_autopmuxtreecc65recursive_mux_generator30156__WIRE_autortlilcc2403ReduceOr30155 ? 1'h0 : _027_;
  assign _029_ = __MUX_autopmuxtreecc65recursive_mux_generator30162__WIRE_procmux23669_CMP ? 4'hd : 4'he;
  assign _030_ = __MUX_autopmuxtreecc65recursive_mux_generator30164__WIRE_procmux23667_CMP ? 4'hf : _029_;
  assign _031_ = __MUX_autopmuxtreecc65recursive_mux_generator30166__WIRE_procmux23670_CMP ? 4'hc : 4'h9;
  assign _032_ = \__MUX_autopmuxtreecc65recursive_mux_generator30148__WIRE_eq/core/decoderv2103840_Y  ? 4'h8 : 4'h0;
  assign _033_ = __MUX_autopmuxtreecc65recursive_mux_generator30152__WIRE_autortlilcc2430Or30151 ? _031_ : _032_;
  assign _000_ = __MUX_autopmuxtreecc65recursive_mux_generator30156__WIRE_autortlilcc2403ReduceOr30155 ? _030_ : _033_;
  assign _034_ = __MUX_autopmuxtreecc65recursive_mux_generator30164__WIRE_procmux23667_CMP ? 4'h7 : 4'h6;
  assign _035_ = __MUX_autopmuxtreecc65recursive_mux_generator30162__WIRE_procmux23669_CMP ? srl_or_sra : 4'h4;
  assign _036_ = __MUX_autopmuxtreecc65recursive_mux_generator30184__WIRE_autortlilcc2430Or30183 ? _034_ : _035_;
  assign _037_ = \__MUX_autopmuxtreecc65recursive_mux_generator30186__WIRE_eq/core/decoderv2133845_Y  ? 4'he : 4'hc;
  assign _038_ = \__MUX_autopmuxtreecc65recursive_mux_generator30188__WIRE_eq/core/decoderv2113841_Y  ? 4'h1 : add_or_sub;
  assign _039_ = __MUX_autopmuxtreecc65recursive_mux_generator30192__WIRE_autortlilcc2430Or30191 ? _037_ : _038_;
  assign alu_op_arith = __MUX_autopmuxtreecc65recursive_mux_generator30196__WIRE_autortlilcc2403ReduceOr30195 ? _036_ : _039_;
  assign \__MUX_procmux23679__WIRE_eq/core/decoderv1363834_Y  = inst[31:25] == (* src = "./core/decoder.v:136.16-136.30" *) 7'h01;
  assign \__MUX_ternary/core/decoderv1903837__WIRE_logic_and/core/decoderv1903836_Y  = \__MUX_autopmuxtreecc65recursive_mux_generator30020__WIRE_eq/core/decoderv1903835_Y  && (* src = "./core/decoder.v:190.25-190.62" *) inst[30];
  assign _041_ = | (* src = "./core/decoder.v:101.35-101.46" *) inst[14:12];
  assign \__MUX_autopmuxtreecc65recursive_mux_generator30186__WIRE_eq/core/decoderv2133845_Y  = inst[14:12] == (* full_case = 32'd1 *) (* src = "./core/decoder.v:0.0-0.0|./core/decoder.v:194.7-204.14" *) 3'h3;
  assign _040_ = inst[14:12] == (* full_case = 32'd1 *) (* src = "./core/decoder.v:0.0-0.0|./core/decoder.v:194.7-204.14" *) 3'h2;
  assign _002_ = \__MUX_procmux23679__WIRE_eq/core/decoderv1363834_Y  ? (* full_case = 32'd1 *) (* src = "./core/decoder.v:136.16-136.30|./core/decoder.v:136.12-140.15" *) 3'h3 : 3'h1;
  assign __MUX_autopmuxtreecc65recursive_mux_generator30164__WIRE_procmux23667_CMP = inst[14:12] == (* full_case = 32'd1 *) (* src = "./core/decoder.v:0.0-0.0|./core/decoder.v:81.12-89.19" *) 3'h7;
  assign __MUX_autopmuxtreecc65recursive_mux_generator30162__WIRE_procmux23669_CMP = inst[14:12] == (* full_case = 32'd1 *) (* src = "./core/decoder.v:0.0-0.0|./core/decoder.v:81.12-89.19" *) 3'h5;
  assign _042_ = inst[14:12] == (* full_case = 32'd1 *) (* src = "./core/decoder.v:0.0-0.0|./core/decoder.v:81.12-89.19" *) 3'h6;
  assign __MUX_autopmuxtreecc65recursive_mux_generator30166__WIRE_procmux23670_CMP = inst[14:12] == (* full_case = 32'd1 *) (* src = "./core/decoder.v:0.0-0.0|./core/decoder.v:81.12-89.19" *) 3'h4;
  assign \__MUX_autopmuxtreecc65recursive_mux_generator30188__WIRE_eq/core/decoderv2113841_Y  = inst[14:12] == (* full_case = 32'd1 *) (* src = "./core/decoder.v:0.0-0.0|./core/decoder.v:81.12-89.19" *) 3'h1;
  assign \__MUX_autopmuxtreecc65recursive_mux_generator30148__WIRE_eq/core/decoderv2103840_Y  = ! (* full_case = 32'd1 *) (* src = "./core/decoder.v:0.0-0.0|./core/decoder.v:81.12-89.19" *) inst[14:12];
  assign _001_ = __MUX_autopmuxtreecc65recursive_mux_generator30022__WIRE_procmux23699_CMP ? (* full_case = 32'd1 *) (* src = "./core/decoder.v:0.0-0.0|./core/decoder.v:63.7-187.14" *) _028_ : 1'hx;
  assign __MUX_autopmuxtreecc65recursive_mux_generator30060__WIRE_procmux23732_CMP = inst[6:0] == (* full_case = 32'd1 *) (* src = "./core/decoder.v:0.0-0.0|./core/decoder.v:63.7-187.14" *) 7'h13;
  assign __MUX_autopmuxtreecc65recursive_mux_generator30070__WIRE_procmux23726_CMP = inst[6:0] == (* full_case = 32'd1 *) (* src = "./core/decoder.v:0.0-0.0|./core/decoder.v:63.7-187.14" *) 7'h03;
  assign __MUX_autopmuxtreecc65recursive_mux_generator29996__WIRE_procmux23725_CMP = inst[6:0] == (* full_case = 32'd1 *) (* src = "./core/decoder.v:0.0-0.0|./core/decoder.v:63.7-187.14" *) 7'h23;
  assign \__MUX_autopmuxtreecc65recursive_mux_generator30020__WIRE_eq/core/decoderv1903835_Y  = inst[6:0] == (* full_case = 32'd1 *) (* src = "./core/decoder.v:0.0-0.0|./core/decoder.v:63.7-187.14" *) 7'h33;
  assign __MUX_autopmuxtreecc65recursive_mux_generator30022__WIRE_procmux23699_CMP = inst[6:0] == (* full_case = 32'd1 *) (* src = "./core/decoder.v:0.0-0.0|./core/decoder.v:63.7-187.14" *) 7'h63;
  assign __MUX_autopmuxtreecc65recursive_mux_generator30010__WIRE_procmux23722_CMP = inst[6:0] == (* full_case = 32'd1 *) (* src = "./core/decoder.v:0.0-0.0|./core/decoder.v:63.7-187.14" *) 7'h67;
  assign __MUX_autopmuxtreecc65recursive_mux_generator30008__WIRE_procmux23723_CMP = inst[6:0] == (* full_case = 32'd1 *) (* src = "./core/decoder.v:0.0-0.0|./core/decoder.v:63.7-187.14" *) 7'h6f;
  assign __MUX_autopmuxtreecc65recursive_mux_generator30006__WIRE_procmux23729_CMP = inst[6:0] == (* full_case = 32'd1 *) (* src = "./core/decoder.v:0.0-0.0|./core/decoder.v:63.7-187.14" *) 7'h37;
  assign _043_ = inst[6:0] == (* full_case = 32'd1 *) (* src = "./core/decoder.v:0.0-0.0|./core/decoder.v:63.7-187.14" *) 7'h17;
  assign add_or_sub = \__MUX_ternary/core/decoderv1903837__WIRE_logic_and/core/decoderv1903836_Y  ? (* src = "./core/decoder.v:190.24-190.78" *) 4'ha : 4'h0;
  assign srl_or_sra = inst[30] ? (* src = "./core/decoder.v:191.24-191.50" *) 4'hb : 4'h5;
  assign \__MUX_ternary/core/decoderv1913838__WIRE_inst  = inst[30];
  assign dmem_size = { 1'h0, inst[13:12] };
  assign dmem_type = inst[14:12];
  assign rd = inst[11:7];
  assign rs1 = inst[19:15];
  assign rs2 = inst[24:20];
endmodule

(* hdlname = "\\exunit_alu" *)
(* src = "./core/exunit_alu.v:4.1-67.10" *)
module exunit_alu(clk, reset, ex_src1, ex_src2, pc, imm, dstval, src_a, src_b, alu_op, spectag, specbit, issue, prmiss, spectagfix, result, rrf_we, rob_we, kill_speculative, \src_b_mux-sbmx___MUX_autopmuxtreecc65recursive_mux_generator30256__WIRE_procmux28901_CMP , \src_b_mux-sbmx___MUX_autopmuxtreecc65recursive_mux_generator30258__WIRE_procmux28903_CMP 
, \src_b_mux-sbmx___MUX_autopmuxtreecc65recursive_mux_generator30262__WIRE_autortlilcc2430Or30261 , \src_a_mux-samx___MUX_autopmuxtreecc65recursive_mux_generator30248__WIRE_procmux28898_CMP , \src_a_mux-samx___MUX_autopmuxtreecc65recursive_mux_generator30250__WIRE_procmux28897_CMP , \alu-alice___MUX_autopmuxtreecc65recursive_mux_generator30268__WIRE_procmux28907_CMP , \alu-alice___MUX_autopmuxtreecc65recursive_mux_generator30270__WIRE_procmux28906_CMP , \alu-alice___MUX_autopmuxtreecc65recursive_mux_generator30272__WIRE_procmux28909_CMP , \alu-alice___MUX_autopmuxtreecc65recursive_mux_generator30274__WIRE_procmux28911_CMP , \alu-alice___MUX_autopmuxtreecc65recursive_mux_generator30278__WIRE_autortlilcc2430Or30277 , \alu-alice___MUX_autopmuxtreecc65recursive_mux_generator30282__WIRE_autortlilcc2403ReduceOr30281 , \alu-alice___MUX_autopmuxtreecc65recursive_mux_generator30284__WIRE_procmux28913_CMP , \alu-alice___MUX_autopmuxtreecc65recursive_mux_generator30286__WIRE_procmux28915_CMP , \alu-alice___MUX_autopmuxtreecc65recursive_mux_generator30290__WIRE_autortlilcc2430Or30289 , \alu-alice___MUX_autopmuxtreecc65recursive_mux_generator30292__WIRE_procmux28917_CMP , \alu-alice___MUX_autopmuxtreecc65recursive_mux_generator30294__WIRE_procmux28919_CMP , \alu-alice___MUX_autopmuxtreecc65recursive_mux_generator30298__WIRE_autortlilcc2430Or30297 , \alu-alice___MUX_autopmuxtreecc65recursive_mux_generator30302__WIRE_autortlilcc2403ReduceOr30301 , \alu-alice___MUX_autopmuxtreecc65recursive_mux_generator30306__WIRE_autortlilcc2403ReduceOr30305 , metaReset_exunit_alu);
  (* src = "./core/exunit_alu.v:34.32-34.52" *)
  wire [31:0] _0_;
  (* src = "./core/exunit_alu.v:34.30-34.70" *)
  wire _1_;
  (* src = "./core/exunit_alu.v:34.31-34.58" *)
  wire _2_;
  (* alu = 32'd1 *)
  (* mux_wire = 32'd1 *)
  output \alu-alice___MUX_autopmuxtreecc65recursive_mux_generator30268__WIRE_procmux28907_CMP ;
  wire \alu-alice___MUX_autopmuxtreecc65recursive_mux_generator30268__WIRE_procmux28907_CMP ;
  (* alu = 32'd1 *)
  (* mux_wire = 32'd1 *)
  output \alu-alice___MUX_autopmuxtreecc65recursive_mux_generator30270__WIRE_procmux28906_CMP ;
  wire \alu-alice___MUX_autopmuxtreecc65recursive_mux_generator30270__WIRE_procmux28906_CMP ;
  (* alu = 32'd1 *)
  (* mux_wire = 32'd1 *)
  output \alu-alice___MUX_autopmuxtreecc65recursive_mux_generator30272__WIRE_procmux28909_CMP ;
  wire \alu-alice___MUX_autopmuxtreecc65recursive_mux_generator30272__WIRE_procmux28909_CMP ;
  (* alu = 32'd1 *)
  (* mux_wire = 32'd1 *)
  output \alu-alice___MUX_autopmuxtreecc65recursive_mux_generator30274__WIRE_procmux28911_CMP ;
  wire \alu-alice___MUX_autopmuxtreecc65recursive_mux_generator30274__WIRE_procmux28911_CMP ;
  (* alu = 32'd1 *)
  (* mux_wire = 32'd1 *)
  output \alu-alice___MUX_autopmuxtreecc65recursive_mux_generator30278__WIRE_autortlilcc2430Or30277 ;
  wire \alu-alice___MUX_autopmuxtreecc65recursive_mux_generator30278__WIRE_autortlilcc2430Or30277 ;
  (* alu = 32'd1 *)
  (* mux_wire = 32'd1 *)
  output \alu-alice___MUX_autopmuxtreecc65recursive_mux_generator30282__WIRE_autortlilcc2403ReduceOr30281 ;
  wire \alu-alice___MUX_autopmuxtreecc65recursive_mux_generator30282__WIRE_autortlilcc2403ReduceOr30281 ;
  (* alu = 32'd1 *)
  (* mux_wire = 32'd1 *)
  output \alu-alice___MUX_autopmuxtreecc65recursive_mux_generator30284__WIRE_procmux28913_CMP ;
  wire \alu-alice___MUX_autopmuxtreecc65recursive_mux_generator30284__WIRE_procmux28913_CMP ;
  (* alu = 32'd1 *)
  (* mux_wire = 32'd1 *)
  output \alu-alice___MUX_autopmuxtreecc65recursive_mux_generator30286__WIRE_procmux28915_CMP ;
  wire \alu-alice___MUX_autopmuxtreecc65recursive_mux_generator30286__WIRE_procmux28915_CMP ;
  (* alu = 32'd1 *)
  (* mux_wire = 32'd1 *)
  output \alu-alice___MUX_autopmuxtreecc65recursive_mux_generator30290__WIRE_autortlilcc2430Or30289 ;
  wire \alu-alice___MUX_autopmuxtreecc65recursive_mux_generator30290__WIRE_autortlilcc2430Or30289 ;
  (* alu = 32'd1 *)
  (* mux_wire = 32'd1 *)
  output \alu-alice___MUX_autopmuxtreecc65recursive_mux_generator30292__WIRE_procmux28917_CMP ;
  wire \alu-alice___MUX_autopmuxtreecc65recursive_mux_generator30292__WIRE_procmux28917_CMP ;
  (* alu = 32'd1 *)
  (* mux_wire = 32'd1 *)
  output \alu-alice___MUX_autopmuxtreecc65recursive_mux_generator30294__WIRE_procmux28919_CMP ;
  wire \alu-alice___MUX_autopmuxtreecc65recursive_mux_generator30294__WIRE_procmux28919_CMP ;
  (* alu = 32'd1 *)
  (* mux_wire = 32'd1 *)
  output \alu-alice___MUX_autopmuxtreecc65recursive_mux_generator30298__WIRE_autortlilcc2430Or30297 ;
  wire \alu-alice___MUX_autopmuxtreecc65recursive_mux_generator30298__WIRE_autortlilcc2430Or30297 ;
  (* alu = 32'd1 *)
  (* mux_wire = 32'd1 *)
  output \alu-alice___MUX_autopmuxtreecc65recursive_mux_generator30302__WIRE_autortlilcc2403ReduceOr30301 ;
  wire \alu-alice___MUX_autopmuxtreecc65recursive_mux_generator30302__WIRE_autortlilcc2403ReduceOr30301 ;
  (* alu = 32'd1 *)
  (* mux_wire = 32'd1 *)
  output \alu-alice___MUX_autopmuxtreecc65recursive_mux_generator30306__WIRE_autortlilcc2403ReduceOr30305 ;
  wire \alu-alice___MUX_autopmuxtreecc65recursive_mux_generator30306__WIRE_autortlilcc2403ReduceOr30305 ;
  (* src = "./core/exunit_alu.v:15.26-15.32" *)
  input [3:0] alu_op;
  wire [3:0] alu_op;
  (* src = "./core/exunit_alu.v:27.19-27.26" *)
  wire [31:0] alusrc1;
  (* src = "./core/exunit_alu.v:28.19-28.26" *)
  wire [31:0] alusrc2;
  (* src = "./core/exunit_alu.v:6.23-6.26" *)
  input clk;
  wire clk;
  (* src = "./core/exunit_alu.v:12.23-12.29" *)
  input dstval;
  wire dstval;
  (* src = "./core/exunit_alu.v:8.30-8.37" *)
  input [31:0] ex_src1;
  wire [31:0] ex_src1;
  (* src = "./core/exunit_alu.v:9.30-9.37" *)
  input [31:0] ex_src2;
  wire [31:0] ex_src2;
  (* src = "./core/exunit_alu.v:11.30-11.33" *)
  input [31:0] imm;
  wire [31:0] imm;
  (* src = "./core/exunit_alu.v:18.23-18.28" *)
  input issue;
  wire issue;
  (* src = "./core/exunit_alu.v:24.24-24.40" *)
  output kill_speculative;
  wire kill_speculative;
  (* meta_reset = 32'd1 *)
  input metaReset_exunit_alu;
  wire metaReset_exunit_alu;
  (* src = "./core/exunit_alu.v:10.30-10.32" *)
  input [31:0] pc;
  wire [31:0] pc;
  (* src = "./core/exunit_alu.v:19.23-19.29" *)
  input prmiss;
  wire prmiss;
  (* reset_wire = 32'd1 *)
  (* src = "./core/exunit_alu.v:7.23-7.28" *)
  input reset;
  wire reset;
  (* src = "./core/exunit_alu.v:21.31-21.37" *)
  output [31:0] result;
  wire [31:0] result;
  (* src = "./core/exunit_alu.v:23.24-23.30" *)
  output rob_we;
  reg rob_we;
  (* src = "./core/exunit_alu.v:22.24-22.30" *)
  output rrf_we;
  wire rrf_we;
  (* src = "./core/exunit_alu.v:17.23-17.30" *)
  input specbit;
  wire specbit;
  (* src = "./core/exunit_alu.v:16.27-16.34" *)
  input [4:0] spectag;
  wire [4:0] spectag;
  (* src = "./core/exunit_alu.v:20.27-20.37" *)
  input [4:0] spectagfix;
  wire [4:0] spectagfix;
  (* src = "./core/exunit_alu.v:13.23-13.28" *)
  input [1:0] src_a;
  wire [1:0] src_a;
  (* mux_wire = 32'd1 *)
  (* src_a_mux = 32'd1 *)
  output \src_a_mux-samx___MUX_autopmuxtreecc65recursive_mux_generator30248__WIRE_procmux28898_CMP ;
  wire \src_a_mux-samx___MUX_autopmuxtreecc65recursive_mux_generator30248__WIRE_procmux28898_CMP ;
  (* mux_wire = 32'd1 *)
  (* src_a_mux = 32'd1 *)
  output \src_a_mux-samx___MUX_autopmuxtreecc65recursive_mux_generator30250__WIRE_procmux28897_CMP ;
  wire \src_a_mux-samx___MUX_autopmuxtreecc65recursive_mux_generator30250__WIRE_procmux28897_CMP ;
  (* src = "./core/exunit_alu.v:14.23-14.28" *)
  input [1:0] src_b;
  wire [1:0] src_b;
  (* mux_wire = 32'd1 *)
  (* src_b_mux = 32'd1 *)
  output \src_b_mux-sbmx___MUX_autopmuxtreecc65recursive_mux_generator30256__WIRE_procmux28901_CMP ;
  wire \src_b_mux-sbmx___MUX_autopmuxtreecc65recursive_mux_generator30256__WIRE_procmux28901_CMP ;
  (* mux_wire = 32'd1 *)
  (* src_b_mux = 32'd1 *)
  output \src_b_mux-sbmx___MUX_autopmuxtreecc65recursive_mux_generator30258__WIRE_procmux28903_CMP ;
  wire \src_b_mux-sbmx___MUX_autopmuxtreecc65recursive_mux_generator30258__WIRE_procmux28903_CMP ;
  (* mux_wire = 32'd1 *)
  (* src_b_mux = 32'd1 *)
  output \src_b_mux-sbmx___MUX_autopmuxtreecc65recursive_mux_generator30262__WIRE_autortlilcc2430Or30261 ;
  wire \src_b_mux-sbmx___MUX_autopmuxtreecc65recursive_mux_generator30262__WIRE_autortlilcc2430Or30261 ;
  assign rrf_we = rob_we & (* src = "./core/exunit_alu.v:33.20-33.33" *) dstval;
  assign _0_ = spectag & (* src = "./core/exunit_alu.v:34.32-34.52" *) spectagfix;
  (* src = "./core/exunit_alu.v:36.4-42.7" *)
  always_ff @(posedge clk)
    if (reset) rob_we <= 1'h0;
    else rob_we <= issue;
  assign _1_ = _2_ && (* src = "./core/exunit_alu.v:34.30-34.70" *) specbit;
  assign kill_speculative = _1_ && (* src = "./core/exunit_alu.v:34.30-34.80" *) prmiss;
  assign _2_ = | (* src = "./core/exunit_alu.v:34.31-34.58" *) _0_;
  (* module_not_derived = 32'd1 *)
  (* src = "./core/exunit_alu.v:60.8-66.8" *)
  alu alice (
    .__MUX_autopmuxtreecc65recursive_mux_generator30268__WIRE_procmux28907_CMP(\alu-alice___MUX_autopmuxtreecc65recursive_mux_generator30268__WIRE_procmux28907_CMP ),
    .__MUX_autopmuxtreecc65recursive_mux_generator30270__WIRE_procmux28906_CMP(\alu-alice___MUX_autopmuxtreecc65recursive_mux_generator30270__WIRE_procmux28906_CMP ),
    .__MUX_autopmuxtreecc65recursive_mux_generator30272__WIRE_procmux28909_CMP(\alu-alice___MUX_autopmuxtreecc65recursive_mux_generator30272__WIRE_procmux28909_CMP ),
    .__MUX_autopmuxtreecc65recursive_mux_generator30274__WIRE_procmux28911_CMP(\alu-alice___MUX_autopmuxtreecc65recursive_mux_generator30274__WIRE_procmux28911_CMP ),
    .__MUX_autopmuxtreecc65recursive_mux_generator30278__WIRE_autortlilcc2430Or30277(\alu-alice___MUX_autopmuxtreecc65recursive_mux_generator30278__WIRE_autortlilcc2430Or30277 ),
    .__MUX_autopmuxtreecc65recursive_mux_generator30282__WIRE_autortlilcc2403ReduceOr30281(\alu-alice___MUX_autopmuxtreecc65recursive_mux_generator30282__WIRE_autortlilcc2403ReduceOr30281 ),
    .__MUX_autopmuxtreecc65recursive_mux_generator30284__WIRE_procmux28913_CMP(\alu-alice___MUX_autopmuxtreecc65recursive_mux_generator30284__WIRE_procmux28913_CMP ),
    .__MUX_autopmuxtreecc65recursive_mux_generator30286__WIRE_procmux28915_CMP(\alu-alice___MUX_autopmuxtreecc65recursive_mux_generator30286__WIRE_procmux28915_CMP ),
    .__MUX_autopmuxtreecc65recursive_mux_generator30290__WIRE_autortlilcc2430Or30289(\alu-alice___MUX_autopmuxtreecc65recursive_mux_generator30290__WIRE_autortlilcc2430Or30289 ),
    .__MUX_autopmuxtreecc65recursive_mux_generator30292__WIRE_procmux28917_CMP(\alu-alice___MUX_autopmuxtreecc65recursive_mux_generator30292__WIRE_procmux28917_CMP ),
    .__MUX_autopmuxtreecc65recursive_mux_generator30294__WIRE_procmux28919_CMP(\alu-alice___MUX_autopmuxtreecc65recursive_mux_generator30294__WIRE_procmux28919_CMP ),
    .__MUX_autopmuxtreecc65recursive_mux_generator30298__WIRE_autortlilcc2430Or30297(\alu-alice___MUX_autopmuxtreecc65recursive_mux_generator30298__WIRE_autortlilcc2430Or30297 ),
    .__MUX_autopmuxtreecc65recursive_mux_generator30302__WIRE_autortlilcc2403ReduceOr30301(\alu-alice___MUX_autopmuxtreecc65recursive_mux_generator30302__WIRE_autortlilcc2403ReduceOr30301 ),
    .__MUX_autopmuxtreecc65recursive_mux_generator30306__WIRE_autortlilcc2403ReduceOr30305(\alu-alice___MUX_autopmuxtreecc65recursive_mux_generator30306__WIRE_autortlilcc2403ReduceOr30305 ),
    .in1(alusrc1),
    .in2(alusrc2),
    .metaReset_alu(metaReset_exunit_alu),
    .op(alu_op),
    .out(result)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./core/exunit_alu.v:44.14-50.8" *)
  src_a_mux samx (
    .__MUX_autopmuxtreecc65recursive_mux_generator30248__WIRE_procmux28898_CMP(\src_a_mux-samx___MUX_autopmuxtreecc65recursive_mux_generator30248__WIRE_procmux28898_CMP ),
    .__MUX_autopmuxtreecc65recursive_mux_generator30250__WIRE_procmux28897_CMP(\src_a_mux-samx___MUX_autopmuxtreecc65recursive_mux_generator30250__WIRE_procmux28897_CMP ),
    .alu_src_a(alusrc1),
    .metaReset_src_a_mux(metaReset_exunit_alu),
    .pc(pc),
    .rs1(ex_src1),
    .src_a_sel(src_a)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./core/exunit_alu.v:52.14-58.8" *)
  src_b_mux sbmx (
    .__MUX_autopmuxtreecc65recursive_mux_generator30256__WIRE_procmux28901_CMP(\src_b_mux-sbmx___MUX_autopmuxtreecc65recursive_mux_generator30256__WIRE_procmux28901_CMP ),
    .__MUX_autopmuxtreecc65recursive_mux_generator30258__WIRE_procmux28903_CMP(\src_b_mux-sbmx___MUX_autopmuxtreecc65recursive_mux_generator30258__WIRE_procmux28903_CMP ),
    .__MUX_autopmuxtreecc65recursive_mux_generator30262__WIRE_autortlilcc2430Or30261(\src_b_mux-sbmx___MUX_autopmuxtreecc65recursive_mux_generator30262__WIRE_autortlilcc2430Or30261 ),
    .alu_src_b(alusrc2),
    .imm(imm),
    .metaReset_src_b_mux(metaReset_exunit_alu),
    .rs2(ex_src2),
    .src_b_sel(src_b)
  );
endmodule

(* hdlname = "\\exunit_branch" *)
(* src = "./core/exunit_branch.v:5.1-65.10" *)
module exunit_branch(clk, reset, ex_src1, ex_src2, pc, imm, dstval, alu_op, spectag, specbit, praddr, opcode, issue, result, rrf_we, rob_we, prsuccess, prmiss, jmpaddr, jmpaddr_taken, brcond
, tagregfix, \alu-comparator___MUX_autopmuxtreecc65recursive_mux_generator30268__WIRE_procmux28907_CMP , \alu-comparator___MUX_autopmuxtreecc65recursive_mux_generator30270__WIRE_procmux28906_CMP , \alu-comparator___MUX_autopmuxtreecc65recursive_mux_generator30272__WIRE_procmux28909_CMP , \alu-comparator___MUX_autopmuxtreecc65recursive_mux_generator30274__WIRE_procmux28911_CMP , \alu-comparator___MUX_autopmuxtreecc65recursive_mux_generator30278__WIRE_autortlilcc2430Or30277 , \alu-comparator___MUX_autopmuxtreecc65recursive_mux_generator30282__WIRE_autortlilcc2403ReduceOr30281 , \alu-comparator___MUX_autopmuxtreecc65recursive_mux_generator30284__WIRE_procmux28913_CMP , \alu-comparator___MUX_autopmuxtreecc65recursive_mux_generator30286__WIRE_procmux28915_CMP , \alu-comparator___MUX_autopmuxtreecc65recursive_mux_generator30290__WIRE_autortlilcc2430Or30289 , \alu-comparator___MUX_autopmuxtreecc65recursive_mux_generator30292__WIRE_procmux28917_CMP , \alu-comparator___MUX_autopmuxtreecc65recursive_mux_generator30294__WIRE_procmux28919_CMP , \alu-comparator___MUX_autopmuxtreecc65recursive_mux_generator30298__WIRE_autortlilcc2430Or30297 , \alu-comparator___MUX_autopmuxtreecc65recursive_mux_generator30302__WIRE_autortlilcc2403ReduceOr30301 , \alu-comparator___MUX_autopmuxtreecc65recursive_mux_generator30306__WIRE_autortlilcc2403ReduceOr30305 , \__MUX_ternary/core/exunit_branchv45919__WIRE_logic_or/core/exunit_branchv45918_Y , \__MUX_ternary/core/exunit_branchv43914__WIRE_eq/core/exunit_branchv43913_Y , \__MUX_ternary/core/exunit_branchv42912__WIRE_brcond , \__MUX_ternary/core/exunit_branchv34905__WIRE_eq/core/exunit_branchv34904_Y , metaReset_exunit_branch);
  (* src = "./core/exunit_branch.v:45.22-45.42" *)
  wire _00_;
  (* src = "./core/exunit_branch.v:41.27-41.37" *)
  wire _01_;
  (* src = "./core/exunit_branch.v:43.29-43.66" *)
  wire [31:0] _02_;
  (* exunit_branch = 32'd1 *)
  (* mux_wire = 32'd1 *)
  output \__MUX_ternary/core/exunit_branchv34905__WIRE_eq/core/exunit_branchv34904_Y ;
  wire \__MUX_ternary/core/exunit_branchv34905__WIRE_eq/core/exunit_branchv34904_Y ;
  (* exunit_branch = 32'd1 *)
  (* mux_wire = 32'd1 *)
  output \__MUX_ternary/core/exunit_branchv42912__WIRE_brcond ;
  wire \__MUX_ternary/core/exunit_branchv42912__WIRE_brcond ;
  (* exunit_branch = 32'd1 *)
  (* mux_wire = 32'd1 *)
  output \__MUX_ternary/core/exunit_branchv43914__WIRE_eq/core/exunit_branchv43913_Y ;
  wire \__MUX_ternary/core/exunit_branchv43914__WIRE_eq/core/exunit_branchv43913_Y ;
  (* exunit_branch = 32'd1 *)
  (* mux_wire = 32'd1 *)
  output \__MUX_ternary/core/exunit_branchv45919__WIRE_logic_or/core/exunit_branchv45918_Y ;
  wire \__MUX_ternary/core/exunit_branchv45919__WIRE_logic_or/core/exunit_branchv45918_Y ;
  (* src = "./core/exunit_branch.v:34.18-34.27" *)
  wire addrmatch;
  (* alu = 32'd1 *)
  (* mux_wire = 32'd1 *)
  output \alu-comparator___MUX_autopmuxtreecc65recursive_mux_generator30268__WIRE_procmux28907_CMP ;
  wire \alu-comparator___MUX_autopmuxtreecc65recursive_mux_generator30268__WIRE_procmux28907_CMP ;
  (* alu = 32'd1 *)
  (* mux_wire = 32'd1 *)
  output \alu-comparator___MUX_autopmuxtreecc65recursive_mux_generator30270__WIRE_procmux28906_CMP ;
  wire \alu-comparator___MUX_autopmuxtreecc65recursive_mux_generator30270__WIRE_procmux28906_CMP ;
  (* alu = 32'd1 *)
  (* mux_wire = 32'd1 *)
  output \alu-comparator___MUX_autopmuxtreecc65recursive_mux_generator30272__WIRE_procmux28909_CMP ;
  wire \alu-comparator___MUX_autopmuxtreecc65recursive_mux_generator30272__WIRE_procmux28909_CMP ;
  (* alu = 32'd1 *)
  (* mux_wire = 32'd1 *)
  output \alu-comparator___MUX_autopmuxtreecc65recursive_mux_generator30274__WIRE_procmux28911_CMP ;
  wire \alu-comparator___MUX_autopmuxtreecc65recursive_mux_generator30274__WIRE_procmux28911_CMP ;
  (* alu = 32'd1 *)
  (* mux_wire = 32'd1 *)
  output \alu-comparator___MUX_autopmuxtreecc65recursive_mux_generator30278__WIRE_autortlilcc2430Or30277 ;
  wire \alu-comparator___MUX_autopmuxtreecc65recursive_mux_generator30278__WIRE_autortlilcc2430Or30277 ;
  (* alu = 32'd1 *)
  (* mux_wire = 32'd1 *)
  output \alu-comparator___MUX_autopmuxtreecc65recursive_mux_generator30282__WIRE_autortlilcc2403ReduceOr30281 ;
  wire \alu-comparator___MUX_autopmuxtreecc65recursive_mux_generator30282__WIRE_autortlilcc2403ReduceOr30281 ;
  (* alu = 32'd1 *)
  (* mux_wire = 32'd1 *)
  output \alu-comparator___MUX_autopmuxtreecc65recursive_mux_generator30284__WIRE_procmux28913_CMP ;
  wire \alu-comparator___MUX_autopmuxtreecc65recursive_mux_generator30284__WIRE_procmux28913_CMP ;
  (* alu = 32'd1 *)
  (* mux_wire = 32'd1 *)
  output \alu-comparator___MUX_autopmuxtreecc65recursive_mux_generator30286__WIRE_procmux28915_CMP ;
  wire \alu-comparator___MUX_autopmuxtreecc65recursive_mux_generator30286__WIRE_procmux28915_CMP ;
  (* alu = 32'd1 *)
  (* mux_wire = 32'd1 *)
  output \alu-comparator___MUX_autopmuxtreecc65recursive_mux_generator30290__WIRE_autortlilcc2430Or30289 ;
  wire \alu-comparator___MUX_autopmuxtreecc65recursive_mux_generator30290__WIRE_autortlilcc2430Or30289 ;
  (* alu = 32'd1 *)
  (* mux_wire = 32'd1 *)
  output \alu-comparator___MUX_autopmuxtreecc65recursive_mux_generator30292__WIRE_procmux28917_CMP ;
  wire \alu-comparator___MUX_autopmuxtreecc65recursive_mux_generator30292__WIRE_procmux28917_CMP ;
  (* alu = 32'd1 *)
  (* mux_wire = 32'd1 *)
  output \alu-comparator___MUX_autopmuxtreecc65recursive_mux_generator30294__WIRE_procmux28919_CMP ;
  wire \alu-comparator___MUX_autopmuxtreecc65recursive_mux_generator30294__WIRE_procmux28919_CMP ;
  (* alu = 32'd1 *)
  (* mux_wire = 32'd1 *)
  output \alu-comparator___MUX_autopmuxtreecc65recursive_mux_generator30298__WIRE_autortlilcc2430Or30297 ;
  wire \alu-comparator___MUX_autopmuxtreecc65recursive_mux_generator30298__WIRE_autortlilcc2430Or30297 ;
  (* alu = 32'd1 *)
  (* mux_wire = 32'd1 *)
  output \alu-comparator___MUX_autopmuxtreecc65recursive_mux_generator30302__WIRE_autortlilcc2403ReduceOr30301 ;
  wire \alu-comparator___MUX_autopmuxtreecc65recursive_mux_generator30302__WIRE_autortlilcc2403ReduceOr30301 ;
  (* alu = 32'd1 *)
  (* mux_wire = 32'd1 *)
  output \alu-comparator___MUX_autopmuxtreecc65recursive_mux_generator30306__WIRE_autortlilcc2403ReduceOr30305 ;
  wire \alu-comparator___MUX_autopmuxtreecc65recursive_mux_generator30306__WIRE_autortlilcc2403ReduceOr30305 ;
  (* src = "./core/exunit_branch.v:14.23-14.29" *)
  input [3:0] alu_op;
  wire [3:0] alu_op;
  (* src = "./core/exunit_branch.v:27.21-27.27" *)
  output brcond;
  wire brcond;
  (* src = "./core/exunit_branch.v:7.20-7.23" *)
  input clk;
  wire clk;
  (* src = "./core/exunit_branch.v:33.25-33.33" *)
  (* unused_bits = "1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31" *)
  wire [31:0] comprslt;
  (* src = "./core/exunit_branch.v:13.20-13.26" *)
  input dstval;
  wire dstval;
  (* src = "./core/exunit_branch.v:9.27-9.34" *)
  input [31:0] ex_src1;
  wire [31:0] ex_src1;
  (* src = "./core/exunit_branch.v:10.27-10.34" *)
  input [31:0] ex_src2;
  wire [31:0] ex_src2;
  (* src = "./core/exunit_branch.v:12.27-12.30" *)
  input [31:0] imm;
  wire [31:0] imm;
  (* src = "./core/exunit_branch.v:19.20-19.25" *)
  input issue;
  wire issue;
  (* src = "./core/exunit_branch.v:25.28-25.35" *)
  output [31:0] jmpaddr;
  wire [31:0] jmpaddr;
  (* src = "./core/exunit_branch.v:26.28-26.41" *)
  output [31:0] jmpaddr_taken;
  wire [31:0] jmpaddr_taken;
  (* meta_reset = 32'd1 *)
  input metaReset_exunit_branch;
  wire metaReset_exunit_branch;
  (* src = "./core/exunit_branch.v:18.25-18.31" *)
  input [6:0] opcode;
  wire [6:0] opcode;
  (* src = "./core/exunit_branch.v:11.27-11.29" *)
  input [31:0] pc;
  wire [31:0] pc;
  (* src = "./core/exunit_branch.v:17.27-17.33" *)
  input [31:0] praddr;
  wire [31:0] praddr;
  (* src = "./core/exunit_branch.v:24.21-24.27" *)
  output prmiss;
  wire prmiss;
  (* src = "./core/exunit_branch.v:23.21-23.30" *)
  output prsuccess;
  wire prsuccess;
  (* reset_wire = 32'd1 *)
  (* src = "./core/exunit_branch.v:8.20-8.25" *)
  input reset;
  wire reset;
  (* src = "./core/exunit_branch.v:20.28-20.34" *)
  output [31:0] result;
  wire [31:0] result;
  (* src = "./core/exunit_branch.v:22.21-22.27" *)
  output rob_we;
  reg rob_we;
  (* src = "./core/exunit_branch.v:21.21-21.27" *)
  output rrf_we;
  wire rrf_we;
  (* src = "./core/exunit_branch.v:16.20-16.27" *)
  input specbit;
  wire specbit;
  (* src = "./core/exunit_branch.v:15.24-15.31" *)
  input [4:0] spectag;
  wire [4:0] spectag;
  (* src = "./core/exunit_branch.v:28.24-28.33" *)
  output [4:0] tagregfix;
  wire [4:0] tagregfix;
  assign result = pc + (* src = "./core/exunit_branch.v:42.47-42.53" *) 32'd4;
  assign jmpaddr_taken = _02_ + (* src = "./core/exunit_branch.v:43.28-43.73" *) imm;
  assign rrf_we = rob_we & (* src = "./core/exunit_branch.v:38.20-38.33" *) dstval;
  assign prsuccess = rob_we & (* src = "./core/exunit_branch.v:40.23-40.39" *) addrmatch;
  assign prmiss = rob_we & (* src = "./core/exunit_branch.v:41.20-41.37" *) _01_;
  (* src = "./core/exunit_branch.v:49.4-55.7" *)
  always_ff @(posedge clk)
    if (reset) rob_we <= 1'h0;
    else rob_we <= issue;
  assign \__MUX_ternary/core/exunit_branchv34905__WIRE_eq/core/exunit_branchv34904_Y  = jmpaddr == (* src = "./core/exunit_branch.v:34.31-34.48" *) praddr;
  assign _00_ = opcode == (* src = "./core/exunit_branch.v:45.22-45.42" *) 7'h6f;
  assign \__MUX_ternary/core/exunit_branchv43914__WIRE_eq/core/exunit_branchv43913_Y  = opcode == (* src = "./core/exunit_branch.v:45.48-45.68" *) 7'h67;
  assign \__MUX_ternary/core/exunit_branchv45919__WIRE_logic_or/core/exunit_branchv45918_Y  = _00_ || (* src = "./core/exunit_branch.v:45.21-45.69" *) \__MUX_ternary/core/exunit_branchv43914__WIRE_eq/core/exunit_branchv43913_Y ;
  assign _01_ = ~ (* src = "./core/exunit_branch.v:41.27-41.37" *) addrmatch;
  assign addrmatch = \__MUX_ternary/core/exunit_branchv34905__WIRE_eq/core/exunit_branchv34904_Y  ? (* src = "./core/exunit_branch.v:34.30-34.63" *) 1'h1 : 1'h0;
  assign jmpaddr = brcond ? (* src = "./core/exunit_branch.v:42.21-42.54" *) jmpaddr_taken : result;
  assign _02_ = \__MUX_ternary/core/exunit_branchv43914__WIRE_eq/core/exunit_branchv43913_Y  ? (* src = "./core/exunit_branch.v:43.29-43.66" *) ex_src1 : pc;
  assign brcond = \__MUX_ternary/core/exunit_branchv45919__WIRE_logic_or/core/exunit_branchv45918_Y  ? (* src = "./core/exunit_branch.v:45.20-46.29" *) 1'h1 : comprslt[0];
  (* module_not_derived = 32'd1 *)
  (* src = "./core/exunit_branch.v:57.8-63.8" *)
  alu comparator (
    .__MUX_autopmuxtreecc65recursive_mux_generator30268__WIRE_procmux28907_CMP(\alu-comparator___MUX_autopmuxtreecc65recursive_mux_generator30268__WIRE_procmux28907_CMP ),
    .__MUX_autopmuxtreecc65recursive_mux_generator30270__WIRE_procmux28906_CMP(\alu-comparator___MUX_autopmuxtreecc65recursive_mux_generator30270__WIRE_procmux28906_CMP ),
    .__MUX_autopmuxtreecc65recursive_mux_generator30272__WIRE_procmux28909_CMP(\alu-comparator___MUX_autopmuxtreecc65recursive_mux_generator30272__WIRE_procmux28909_CMP ),
    .__MUX_autopmuxtreecc65recursive_mux_generator30274__WIRE_procmux28911_CMP(\alu-comparator___MUX_autopmuxtreecc65recursive_mux_generator30274__WIRE_procmux28911_CMP ),
    .__MUX_autopmuxtreecc65recursive_mux_generator30278__WIRE_autortlilcc2430Or30277(\alu-comparator___MUX_autopmuxtreecc65recursive_mux_generator30278__WIRE_autortlilcc2430Or30277 ),
    .__MUX_autopmuxtreecc65recursive_mux_generator30282__WIRE_autortlilcc2403ReduceOr30281(\alu-comparator___MUX_autopmuxtreecc65recursive_mux_generator30282__WIRE_autortlilcc2403ReduceOr30281 ),
    .__MUX_autopmuxtreecc65recursive_mux_generator30284__WIRE_procmux28913_CMP(\alu-comparator___MUX_autopmuxtreecc65recursive_mux_generator30284__WIRE_procmux28913_CMP ),
    .__MUX_autopmuxtreecc65recursive_mux_generator30286__WIRE_procmux28915_CMP(\alu-comparator___MUX_autopmuxtreecc65recursive_mux_generator30286__WIRE_procmux28915_CMP ),
    .__MUX_autopmuxtreecc65recursive_mux_generator30290__WIRE_autortlilcc2430Or30289(\alu-comparator___MUX_autopmuxtreecc65recursive_mux_generator30290__WIRE_autortlilcc2430Or30289 ),
    .__MUX_autopmuxtreecc65recursive_mux_generator30292__WIRE_procmux28917_CMP(\alu-comparator___MUX_autopmuxtreecc65recursive_mux_generator30292__WIRE_procmux28917_CMP ),
    .__MUX_autopmuxtreecc65recursive_mux_generator30294__WIRE_procmux28919_CMP(\alu-comparator___MUX_autopmuxtreecc65recursive_mux_generator30294__WIRE_procmux28919_CMP ),
    .__MUX_autopmuxtreecc65recursive_mux_generator30298__WIRE_autortlilcc2430Or30297(\alu-comparator___MUX_autopmuxtreecc65recursive_mux_generator30298__WIRE_autortlilcc2430Or30297 ),
    .__MUX_autopmuxtreecc65recursive_mux_generator30302__WIRE_autortlilcc2403ReduceOr30301(\alu-comparator___MUX_autopmuxtreecc65recursive_mux_generator30302__WIRE_autortlilcc2403ReduceOr30301 ),
    .__MUX_autopmuxtreecc65recursive_mux_generator30306__WIRE_autortlilcc2403ReduceOr30305(\alu-comparator___MUX_autopmuxtreecc65recursive_mux_generator30306__WIRE_autortlilcc2403ReduceOr30305 ),
    .in1(ex_src1),
    .in2(ex_src2),
    .metaReset_alu(metaReset_exunit_branch),
    .op(alu_op),
    .out(comprslt)
  );
  assign \__MUX_ternary/core/exunit_branchv42912__WIRE_brcond  = brcond;
  assign tagregfix = { spectag[0], spectag[4:1] };
endmodule

(* hdlname = "\\exunit_ldst" *)
(* src = "./core/exunit_ldst.v:5.1-97.10" *)
module exunit_ldst(clk, reset, ex_src1, ex_src2, pc, imm, dstval, spectag, specbit, issue, prmiss, spectagfix, rrftag, result, rrf_we, rob_we, wrrftag, kill_speculative, busy_next, stfin, memoccupy_ld
, fullsb, storedata, storeaddr, hitsb, ldaddr, lddatasb, lddatamem, \__MUX_ternary/core/exunit_ldstv61943__WIRE_clearbusy , \__MUX_ternary/core/exunit_ldstv57941__WIRE_hitsb_latch , \__MUX_ternary/core/exunit_ldstv54932__WIRE_logic_or/core/exunit_ldstv54931_Y , metaReset_exunit_ldst);
  (* src = "./core/exunit_ldst.v:55.25-55.45" *)
  wire [31:0] _00_;
  (* src = "./core/exunit_ldst.v:56.32-56.58" *)
  wire [31:0] _01_;
  (* src = "./core/exunit_ldst.v:62.19-62.36" *)
  wire _02_;
  (* src = "./core/exunit_ldst.v:70.40-70.56" *)
  wire _03_;
  (* src = "./core/exunit_ldst.v:85.37-85.50" *)
  wire _04_;
  (* src = "./core/exunit_ldst.v:85.22-86.35" *)
  wire _05_;
  (* src = "./core/exunit_ldst.v:86.9-86.23" *)
  wire _06_;
  (* src = "./core/exunit_ldst.v:86.9-86.33" *)
  wire _07_;
  (* src = "./core/exunit_ldst.v:54.48-54.66" *)
  wire _08_;
  (* src = "./core/exunit_ldst.v:55.23-55.63" *)
  wire _09_;
  (* src = "./core/exunit_ldst.v:56.30-56.82" *)
  wire _10_;
  (* src = "./core/exunit_ldst.v:54.24-54.43" *)
  wire _11_;
  (* src = "./core/exunit_ldst.v:55.24-55.51" *)
  wire _12_;
  (* src = "./core/exunit_ldst.v:56.31-56.64" *)
  wire _13_;
  (* src = "./core/exunit_ldst.v:54.48-54.55" *)
  wire _14_;
  (* src = "./core/exunit_ldst.v:54.59-54.66" *)
  wire _15_;
  (* src = "./core/exunit_ldst.v:62.19-62.29" *)
  wire _16_;
  (* src = "./core/exunit_ldst.v:70.31-70.36" *)
  wire _17_;
  (* src = "./core/exunit_ldst.v:70.11-70.28" *)
  wire _18_;
  (* src = "./core/exunit_ldst.v:70.11-70.36" *)
  wire _19_;
  (* src = "./core/exunit_ldst.v:70.11-70.57" *)
  wire _20_;
  (* src = "./core/exunit_ldst.v:85.36-86.34" *)
  wire _21_;
  (* src = "./core/exunit_ldst.v:94.11-94.28" *)
  wire _22_;
  (* exunit_ldst = 32'd1 *)
  (* mux_wire = 32'd1 *)
  output \__MUX_ternary/core/exunit_ldstv54932__WIRE_logic_or/core/exunit_ldstv54931_Y ;
  wire \__MUX_ternary/core/exunit_ldstv54932__WIRE_logic_or/core/exunit_ldstv54931_Y ;
  (* exunit_ldst = 32'd1 *)
  (* mux_wire = 32'd1 *)
  output \__MUX_ternary/core/exunit_ldstv57941__WIRE_hitsb_latch ;
  wire \__MUX_ternary/core/exunit_ldstv57941__WIRE_hitsb_latch ;
  (* exunit_ldst = 32'd1 *)
  (* mux_wire = 32'd1 *)
  output \__MUX_ternary/core/exunit_ldstv61943__WIRE_clearbusy ;
  wire \__MUX_ternary/core/exunit_ldstv61943__WIRE_clearbusy ;
  (* src = "./core/exunit_ldst.v:40.13-40.17" *)
  reg busy;
  (* src = "./core/exunit_ldst.v:25.20-25.29" *)
  output busy_next;
  wire busy_next;
  (* src = "./core/exunit_ldst.v:41.13-41.22" *)
  wire clearbusy;
  (* src = "./core/exunit_ldst.v:7.19-7.22" *)
  input clk;
  wire clk;
  (* src = "./core/exunit_ldst.v:13.19-13.25" *)
  input dstval;
  wire dstval;
  (* src = "./core/exunit_ldst.v:46.13-46.25" *)
  reg dstval_latch;
  (* src = "./core/exunit_ldst.v:9.26-9.33" *)
  input [31:0] ex_src1;
  wire [31:0] ex_src1;
  (* src = "./core/exunit_ldst.v:10.26-10.33" *)
  input [31:0] ex_src2;
  wire [31:0] ex_src2;
  (* src = "./core/exunit_ldst.v:30.19-30.25" *)
  input fullsb;
  wire fullsb;
  (* src = "./core/exunit_ldst.v:34.19-34.24" *)
  input hitsb;
  wire hitsb;
  (* src = "./core/exunit_ldst.v:51.13-51.24" *)
  reg hitsb_latch;
  (* src = "./core/exunit_ldst.v:12.26-12.29" *)
  input [31:0] imm;
  wire [31:0] imm;
  (* src = "./core/exunit_ldst.v:16.19-16.24" *)
  input issue;
  wire issue;
  (* src = "./core/exunit_ldst.v:24.20-24.36" *)
  output kill_speculative;
  wire kill_speculative;
  (* src = "./core/exunit_ldst.v:43.13-43.22" *)
  wire killspec1;
  (* src = "./core/exunit_ldst.v:35.27-35.33" *)
  output [31:0] ldaddr;
  wire [31:0] ldaddr;
  (* src = "./core/exunit_ldst.v:37.26-37.35" *)
  input [31:0] lddatamem;
  wire [31:0] lddatamem;
  (* src = "./core/exunit_ldst.v:36.26-36.34" *)
  input [31:0] lddatasb;
  wire [31:0] lddatasb;
  (* src = "./core/exunit_ldst.v:50.20-50.34" *)
  reg [31:0] lddatasb_latch;
  (* src = "./core/exunit_ldst.v:29.20-29.32" *)
  output memoccupy_ld;
  wire memoccupy_ld;
  (* meta_reset = 32'd1 *)
  input metaReset_exunit_ldst;
  wire metaReset_exunit_ldst;
  (* src = "./core/exunit_ldst.v:11.26-11.28" *)
  input [31:0] pc;
  wire [31:0] pc;
  (* src = "./core/exunit_ldst.v:17.19-17.25" *)
  input prmiss;
  wire prmiss;
  (* reset_wire = 32'd1 *)
  (* src = "./core/exunit_ldst.v:8.19-8.24" *)
  input reset;
  wire reset;
  (* src = "./core/exunit_ldst.v:20.27-20.33" *)
  output [31:0] result;
  wire [31:0] result;
  (* src = "./core/exunit_ldst.v:22.20-22.26" *)
  output rob_we;
  reg rob_we;
  (* src = "./core/exunit_ldst.v:21.20-21.26" *)
  output rrf_we;
  wire rrf_we;
  (* src = "./core/exunit_ldst.v:19.25-19.31" *)
  input [5:0] rrftag;
  wire [5:0] rrftag;
  (* src = "./core/exunit_ldst.v:15.19-15.26" *)
  input specbit;
  wire specbit;
  (* src = "./core/exunit_ldst.v:48.13-48.26" *)
  reg specbit_latch;
  (* src = "./core/exunit_ldst.v:14.23-14.30" *)
  input [4:0] spectag;
  wire [4:0] spectag;
  (* src = "./core/exunit_ldst.v:49.18-49.31" *)
  reg [4:0] spectag_latch;
  (* src = "./core/exunit_ldst.v:18.23-18.33" *)
  input [4:0] spectagfix;
  wire [4:0] spectagfix;
  (* src = "./core/exunit_ldst.v:27.20-27.25" *)
  output stfin;
  wire stfin;
  (* src = "./core/exunit_ldst.v:32.27-32.36" *)
  output [31:0] storeaddr;
  wire [31:0] storeaddr;
  (* src = "./core/exunit_ldst.v:31.27-31.36" *)
  output [31:0] storedata;
  wire [31:0] storedata;
  (* src = "./core/exunit_ldst.v:23.26-23.33" *)
  output [5:0] wrrftag;
  reg [5:0] wrrftag;
  assign ldaddr = ex_src1 + (* src = "./core/exunit_ldst.v:67.21-67.34" *) imm;
  assign _00_ = spectag & (* src = "./core/exunit_ldst.v:55.25-55.45" *) spectagfix;
  assign _01_ = spectag_latch & (* src = "./core/exunit_ldst.v:56.32-56.58" *) spectagfix;
  assign rrf_we = dstval_latch & (* src = "./core/exunit_ldst.v:58.20-58.50" *) rob_we;
  assign stfin = _02_ & (* src = "./core/exunit_ldst.v:62.19-62.46" *) _14_;
  assign _02_ = _16_ & (* src = "./core/exunit_ldst.v:63.26-63.43" *) busy;
  assign memoccupy_ld = _02_ & (* src = "./core/exunit_ldst.v:63.26-63.52" *) dstval;
  assign _03_ = _14_ & (* src = "./core/exunit_ldst.v:70.40-70.56" *) fullsb;
  assign _04_ = busy & (* src = "./core/exunit_ldst.v:85.37-85.50" *) dstval;
  assign _05_ = _16_ & (* src = "./core/exunit_ldst.v:85.22-86.35" *) _21_;
  assign _06_ = busy & (* src = "./core/exunit_ldst.v:86.9-86.23" *) _14_;
  assign _07_ = _06_ & (* src = "./core/exunit_ldst.v:86.9-86.33" *) _15_;
  (* src = "./core/exunit_ldst.v:69.4-88.7" *)
  always_ff @(posedge clk)
    if (_20_) dstval_latch <= 1'h0;
    else dstval_latch <= dstval;
  (* src = "./core/exunit_ldst.v:69.4-88.7" *)
  always_ff @(posedge clk)
    if (_20_) wrrftag <= 6'h00;
    else wrrftag <= rrftag;
  (* src = "./core/exunit_ldst.v:69.4-88.7" *)
  always_ff @(posedge clk)
    if (_20_) specbit_latch <= 1'h0;
    else specbit_latch <= specbit;
  (* src = "./core/exunit_ldst.v:90.4-96.7" *)
  always_ff @(posedge clk)
    if (_18_) busy <= 1'h0;
    else busy <= _22_;
  (* src = "./core/exunit_ldst.v:69.4-88.7" *)
  always_ff @(posedge clk)
    if (_20_) spectag_latch <= 5'h00;
    else spectag_latch <= spectag;
  (* src = "./core/exunit_ldst.v:69.4-88.7" *)
  always_ff @(posedge clk)
    if (_20_) lddatasb_latch <= 32'd0;
    else lddatasb_latch <= lddatasb;
  (* src = "./core/exunit_ldst.v:69.4-88.7" *)
  always_ff @(posedge clk)
    if (_20_) hitsb_latch <= 1'h0;
    else hitsb_latch <= hitsb;
  (* src = "./core/exunit_ldst.v:69.4-88.7" *)
  always_ff @(posedge clk)
    if (_20_) rob_we <= 1'h0;
    else rob_we <= _05_;
  assign _08_ = _14_ && (* src = "./core/exunit_ldst.v:54.48-54.66" *) _15_;
  assign _09_ = _12_ && (* src = "./core/exunit_ldst.v:55.23-55.63" *) specbit;
  assign killspec1 = _09_ && (* src = "./core/exunit_ldst.v:55.23-55.73" *) prmiss;
  assign _10_ = _13_ && (* src = "./core/exunit_ldst.v:56.30-56.82" *) specbit_latch;
  assign kill_speculative = _10_ && (* src = "./core/exunit_ldst.v:56.30-56.92" *) prmiss;
  assign _11_ = killspec1 || (* src = "./core/exunit_ldst.v:54.24-54.43" *) dstval;
  assign \__MUX_ternary/core/exunit_ldstv54932__WIRE_logic_or/core/exunit_ldstv54931_Y  = _11_ || (* src = "./core/exunit_ldst.v:54.24-54.67" *) _08_;
  assign _12_ = | (* src = "./core/exunit_ldst.v:55.24-55.51" *) _00_;
  assign _13_ = | (* src = "./core/exunit_ldst.v:56.31-56.64" *) _01_;
  assign _17_ = ~ (* src = "./core/exunit_ldst.v:70.31-70.36" *) busy;
  assign _16_ = ~ (* src = "./core/exunit_ldst.v:85.22-85.32" *) killspec1;
  assign _14_ = ~ (* src = "./core/exunit_ldst.v:86.16-86.23" *) dstval;
  assign _15_ = ~ (* src = "./core/exunit_ldst.v:86.26-86.33" *) fullsb;
  assign _19_ = _18_ | (* src = "./core/exunit_ldst.v:70.11-70.36" *) _17_;
  assign _20_ = _19_ | (* src = "./core/exunit_ldst.v:70.11-70.57" *) _03_;
  assign _21_ = _04_ | (* src = "./core/exunit_ldst.v:85.36-86.34" *) _07_;
  assign _18_ = reset | (* src = "./core/exunit_ldst.v:91.11-91.28" *) killspec1;
  assign _22_ = issue | (* src = "./core/exunit_ldst.v:94.11-94.28" *) busy_next;
  assign clearbusy = \__MUX_ternary/core/exunit_ldstv54932__WIRE_logic_or/core/exunit_ldstv54931_Y  ? (* src = "./core/exunit_ldst.v:54.23-54.82" *) 1'h1 : 1'h0;
  assign result = hitsb_latch ? (* src = "./core/exunit_ldst.v:57.20-57.60" *) lddatasb_latch : lddatamem;
  assign busy_next = clearbusy ? (* src = "./core/exunit_ldst.v:61.23-61.46" *) 1'h0 : busy;
  assign \__MUX_ternary/core/exunit_ldstv61943__WIRE_clearbusy  = clearbusy;
  assign \__MUX_ternary/core/exunit_ldstv57941__WIRE_hitsb_latch  = hitsb_latch;
  assign storeaddr = ldaddr;
  assign storedata = ex_src2;
endmodule

(* hdlname = "\\exunit_mul" *)
(* src = "./core/exunit_mul.v:3.1-48.10" *)
module exunit_mul(clk, reset, ex_src1, ex_src2, dstval, spectag, specbit, src1_signed, src2_signed, sel_lohi, issue, prmiss, spectagfix, result, rrf_we, rob_we, kill_speculative, \multiplier-bob___MUX_ternary/core/multiplierv607843__WIRE_sel_lohi , \multiplier-bob_mux_4x1-mxres___MUX_autopmuxtreecc65recursive_mux_generator30228__WIRE_autortlilcc2430Or30227 , \multiplier-bob_mux_4x1-mxres___MUX_autopmuxtreecc65recursive_mux_generator30224__WIRE_procmux28408_CMP , \multiplier-bob_mux_4x1-mxres___MUX_autopmuxtreecc65recursive_mux_generator30222__WIRE_procmux28406_CMP 
, metaReset_exunit_mul);
  (* src = "./core/exunit_mul.v:28.32-28.52" *)
  wire [31:0] _0_;
  (* src = "./core/exunit_mul.v:28.30-28.70" *)
  wire _1_;
  (* src = "./core/exunit_mul.v:28.31-28.58" *)
  wire _2_;
  (* src = "./core/exunit_mul.v:5.19-5.22" *)
  input clk;
  wire clk;
  (* src = "./core/exunit_mul.v:9.19-9.25" *)
  input dstval;
  wire dstval;
  (* src = "./core/exunit_mul.v:7.26-7.33" *)
  input [31:0] ex_src1;
  wire [31:0] ex_src1;
  (* src = "./core/exunit_mul.v:8.26-8.33" *)
  input [31:0] ex_src2;
  wire [31:0] ex_src2;
  (* src = "./core/exunit_mul.v:15.19-15.24" *)
  input issue;
  wire issue;
  (* src = "./core/exunit_mul.v:21.20-21.36" *)
  output kill_speculative;
  wire kill_speculative;
  (* meta_reset = 32'd1 *)
  input metaReset_exunit_mul;
  wire metaReset_exunit_mul;
  (* multiplier = 32'd1 *)
  (* mux_wire = 32'd1 *)
  output \multiplier-bob___MUX_ternary/core/multiplierv607843__WIRE_sel_lohi ;
  wire \multiplier-bob___MUX_ternary/core/multiplierv607843__WIRE_sel_lohi ;
  (* mux_4x1 = 32'd1 *)
  (* mux_wire = 32'd1 *)
  output \multiplier-bob_mux_4x1-mxres___MUX_autopmuxtreecc65recursive_mux_generator30222__WIRE_procmux28406_CMP ;
  wire \multiplier-bob_mux_4x1-mxres___MUX_autopmuxtreecc65recursive_mux_generator30222__WIRE_procmux28406_CMP ;
  (* mux_4x1 = 32'd1 *)
  (* mux_wire = 32'd1 *)
  output \multiplier-bob_mux_4x1-mxres___MUX_autopmuxtreecc65recursive_mux_generator30224__WIRE_procmux28408_CMP ;
  wire \multiplier-bob_mux_4x1-mxres___MUX_autopmuxtreecc65recursive_mux_generator30224__WIRE_procmux28408_CMP ;
  (* mux_4x1 = 32'd1 *)
  (* mux_wire = 32'd1 *)
  output \multiplier-bob_mux_4x1-mxres___MUX_autopmuxtreecc65recursive_mux_generator30228__WIRE_autortlilcc2430Or30227 ;
  wire \multiplier-bob_mux_4x1-mxres___MUX_autopmuxtreecc65recursive_mux_generator30228__WIRE_autortlilcc2430Or30227 ;
  (* src = "./core/exunit_mul.v:16.19-16.25" *)
  input prmiss;
  wire prmiss;
  (* reset_wire = 32'd1 *)
  (* src = "./core/exunit_mul.v:6.19-6.24" *)
  input reset;
  wire reset;
  (* src = "./core/exunit_mul.v:18.27-18.33" *)
  output [31:0] result;
  wire [31:0] result;
  (* src = "./core/exunit_mul.v:20.20-20.26" *)
  output rob_we;
  reg rob_we;
  (* src = "./core/exunit_mul.v:19.20-19.26" *)
  output rrf_we;
  wire rrf_we;
  (* src = "./core/exunit_mul.v:14.19-14.27" *)
  input sel_lohi;
  wire sel_lohi;
  (* src = "./core/exunit_mul.v:11.19-11.26" *)
  input specbit;
  wire specbit;
  (* src = "./core/exunit_mul.v:10.23-10.30" *)
  input [4:0] spectag;
  wire [4:0] spectag;
  (* src = "./core/exunit_mul.v:17.23-17.33" *)
  input [4:0] spectagfix;
  wire [4:0] spectagfix;
  (* src = "./core/exunit_mul.v:12.19-12.30" *)
  input src1_signed;
  wire src1_signed;
  (* src = "./core/exunit_mul.v:13.19-13.30" *)
  input src2_signed;
  wire src2_signed;
  assign rrf_we = rob_we & (* src = "./core/exunit_mul.v:27.20-27.33" *) dstval;
  assign _0_ = spectag & (* src = "./core/exunit_mul.v:28.32-28.52" *) spectagfix;
  (* src = "./core/exunit_mul.v:30.4-36.7" *)
  always_ff @(posedge clk)
    if (reset) rob_we <= 1'h0;
    else rob_we <= issue;
  assign _1_ = _2_ && (* src = "./core/exunit_mul.v:28.30-28.70" *) specbit;
  assign kill_speculative = _1_ && (* src = "./core/exunit_mul.v:28.30-28.80" *) prmiss;
  assign _2_ = | (* src = "./core/exunit_mul.v:28.31-28.58" *) _0_;
  (* module_not_derived = 32'd1 *)
  (* src = "./core/exunit_mul.v:38.15-46.8" *)
  multiplier bob (
    .\__MUX_ternary/core/multiplierv607843__WIRE_sel_lohi (\multiplier-bob___MUX_ternary/core/multiplierv607843__WIRE_sel_lohi ),
    .metaReset_multiplier(metaReset_exunit_mul),
    .\mux_4x1-mxres___MUX_autopmuxtreecc65recursive_mux_generator30222__WIRE_procmux28406_CMP (\multiplier-bob_mux_4x1-mxres___MUX_autopmuxtreecc65recursive_mux_generator30222__WIRE_procmux28406_CMP ),
    .\mux_4x1-mxres___MUX_autopmuxtreecc65recursive_mux_generator30224__WIRE_procmux28408_CMP (\multiplier-bob_mux_4x1-mxres___MUX_autopmuxtreecc65recursive_mux_generator30224__WIRE_procmux28408_CMP ),
    .\mux_4x1-mxres___MUX_autopmuxtreecc65recursive_mux_generator30228__WIRE_autortlilcc2430Or30227 (\multiplier-bob_mux_4x1-mxres___MUX_autopmuxtreecc65recursive_mux_generator30228__WIRE_autortlilcc2430Or30227 ),
    .result(result),
    .sel_lohi(sel_lohi),
    .src1(ex_src1),
    .src1_signed(src1_signed),
    .src2(ex_src2),
    .src2_signed(src2_signed)
  );
endmodule

(* hdlname = "\\gshare_predictor" *)
(* src = "./core/gshare.v:32.1-132.10" *)
module gshare_predictor(clk, reset, pc, hit_bht, predict_cond, we, wcond, went, mpft_valid, prmiss, prsuccess, prtag, bhr_master, spectagnow, __MUX_procmux23586__WIRE_prsuccess, \__MUX_procmux23581__WIRE_and/core/gsharev1053893_Y , __MUX_procmux23583__WIRE_hit_bht, \pht-prhisttbl_paramodb41ad644edc61cb6d0492584caca071e2142e29ctrue_dualport_ram-pht1___MUX_procmux28372__WIRE_web , \__MUX_ternary/core/gsharev893884__WIRE_eq/core/gsharev893883_Y , \__MUX_ternary/core/gsharev903886__WIRE_eq/core/gsharev903885_Y , \__MUX_ternary/core/gsharev913888__WIRE_eq/core/gsharev913887_Y 
, __MUX_procmux23589__WIRE_prmiss, \pht-prhisttbl_paramodb41ad644edc61cb6d0492584caca071e2142e29ctrue_dualport_ram-pht0___MUX_procmux28372__WIRE_web , \__MUX_procmux23607__WIRE_and/core/gsharev993891_Y , \sel_bhrfix-sb___MUX_autopmuxtreecc65recursive_mux_generator30216__WIRE_procmux28394_CMP , \__MUX_procmux23633__WIRE_and/core/gsharev933889_Y , \sel_bhrfix-sb___MUX_autopmuxtreecc65recursive_mux_generator30210__WIRE_procmux28392_CMP , \__MUX_ternary/core/gsharev1143896__WIRE_logic_and/core/gsharev1143895_Y , \__MUX_ternary/core/gsharev1163905__WIRE_logic_and/core/gsharev1163901_Y , \__MUX_ternary/core/gsharev873880__WIRE_eq/core/gsharev873879_Y , \__MUX_procmux23594__WIRE_and/core/gsharev1023892_Y , \pht-prhisttbl_paramodb41ad644edc61cb6d0492584caca071e2142e29ctrue_dualport_ram-pht1___MUX_procmux28381__WIRE_wea , \__MUX_procmux23620__WIRE_and/core/gsharev963890_Y , \sel_bhrfix-sb___MUX_autopmuxtreecc65recursive_mux_generator30220__WIRE_autortlilcc2403ReduceOr30219 , __MUX_procmux23646__WIRE_we, \sel_bhrfix-sb___MUX_autopmuxtreecc65recursive_mux_generator30212__WIRE_procmux28391_CMP , \__MUX_ternary/core/gsharev1153897__WIRE_wcond , \__MUX_ternary/core/gsharev1173904__WIRE_logic_and/core/gsharev1173903_Y , \__MUX_ternary/core/gsharev883882__WIRE_eq/core/gsharev883881_Y , \pht-prhisttbl_paramodb41ad644edc61cb6d0492584caca071e2142e29ctrue_dualport_ram-pht0___MUX_procmux28381__WIRE_wea , \sel_bhrfix-sb___MUX_autopmuxtreecc65recursive_mux_generator30214__WIRE_procmux28395_CMP , metaReset_gshare_predictor
);
  wire _000_;
  wire _001_;
  wire _002_;
  wire _003_;
  wire _004_;
  wire _005_;
  wire _006_;
  wire _007_;
  wire _008_;
  wire _009_;
  wire _010_;
  wire _011_;
  wire _012_;
  wire _013_;
  wire _014_;
  wire _015_;
  wire _016_;
  wire _017_;
  wire _018_;
  (* src = "./core/gshare.v:116.19-116.31" *)
  wire _019_;
  (* src = "./core/gshare.v:117.5-117.17" *)
  wire _020_;
  (* src = "./core/gshare.v:114.39-114.50" *)
  wire _021_;
  (* src = "./core/gshare.v:116.36-116.42" *)
  wire _022_;
  wire [9:0] _023_;
  wire [9:0] _024_;
  wire [9:0] _025_;
  wire [9:0] _026_;
  wire [9:0] _027_;
  wire [9:0] _028_;
  wire [9:0] _029_;
  wire [9:0] _030_;
  wire [9:0] _031_;
  wire [9:0] _032_;
  wire [9:0] _033_;
  wire [9:0] _034_;
  wire [9:0] _035_;
  wire [9:0] _036_;
  wire [9:0] _037_;
  wire [9:0] _038_;
  wire [9:0] _039_;
  wire [9:0] _040_;
  wire [9:0] _041_;
  wire [9:0] _042_;
  wire [9:0] _043_;
  wire [9:0] _044_;
  wire [9:0] _045_;
  wire [9:0] _046_;
  (* src = "./core/gshare.v:115.37-115.60" *)
  wire [2:0] _047_;
  (* src = "./core/gshare.v:117.3-117.52" *)
  wire [1:0] _048_;
  (* src = "./core/gshare.v:87.11-87.74" *)
  wire [9:0] _049_;
  (* src = "./core/gshare.v:88.11-88.74" *)
  wire [9:0] _050_;
  (* src = "./core/gshare.v:89.11-89.74" *)
  wire [9:0] _051_;
  (* src = "./core/gshare.v:90.11-90.74" *)
  wire [9:0] _052_;
  (* src = "./core/gshare.v:91.11-91.74" *)
  wire [9:0] _053_;
  (* src = "./core/gshare.v:122.17-122.39" *)
  wire [9:0] _054_;
  (* gshare_predictor = 32'd1 *)
  (* mux_wire = 32'd1 *)
  output \__MUX_procmux23581__WIRE_and/core/gsharev1053893_Y ;
  wire \__MUX_procmux23581__WIRE_and/core/gsharev1053893_Y ;
  (* gshare_predictor = 32'd1 *)
  (* mux_wire = 32'd1 *)
  output __MUX_procmux23583__WIRE_hit_bht;
  wire __MUX_procmux23583__WIRE_hit_bht;
  (* gshare_predictor = 32'd1 *)
  (* mux_wire = 32'd1 *)
  output __MUX_procmux23586__WIRE_prsuccess;
  wire __MUX_procmux23586__WIRE_prsuccess;
  (* gshare_predictor = 32'd1 *)
  (* mux_wire = 32'd1 *)
  output __MUX_procmux23589__WIRE_prmiss;
  wire __MUX_procmux23589__WIRE_prmiss;
  (* gshare_predictor = 32'd1 *)
  (* mux_wire = 32'd1 *)
  output \__MUX_procmux23594__WIRE_and/core/gsharev1023892_Y ;
  wire \__MUX_procmux23594__WIRE_and/core/gsharev1023892_Y ;
  (* gshare_predictor = 32'd1 *)
  (* mux_wire = 32'd1 *)
  output \__MUX_procmux23607__WIRE_and/core/gsharev993891_Y ;
  wire \__MUX_procmux23607__WIRE_and/core/gsharev993891_Y ;
  (* gshare_predictor = 32'd1 *)
  (* mux_wire = 32'd1 *)
  output \__MUX_procmux23620__WIRE_and/core/gsharev963890_Y ;
  wire \__MUX_procmux23620__WIRE_and/core/gsharev963890_Y ;
  (* gshare_predictor = 32'd1 *)
  (* mux_wire = 32'd1 *)
  output \__MUX_procmux23633__WIRE_and/core/gsharev933889_Y ;
  wire \__MUX_procmux23633__WIRE_and/core/gsharev933889_Y ;
  (* gshare_predictor = 32'd1 *)
  (* mux_wire = 32'd1 *)
  output __MUX_procmux23646__WIRE_we;
  wire __MUX_procmux23646__WIRE_we;
  (* gshare_predictor = 32'd1 *)
  (* mux_wire = 32'd1 *)
  output \__MUX_ternary/core/gsharev1143896__WIRE_logic_and/core/gsharev1143895_Y ;
  wire \__MUX_ternary/core/gsharev1143896__WIRE_logic_and/core/gsharev1143895_Y ;
  (* gshare_predictor = 32'd1 *)
  (* mux_wire = 32'd1 *)
  output \__MUX_ternary/core/gsharev1153897__WIRE_wcond ;
  wire \__MUX_ternary/core/gsharev1153897__WIRE_wcond ;
  (* gshare_predictor = 32'd1 *)
  (* mux_wire = 32'd1 *)
  output \__MUX_ternary/core/gsharev1163905__WIRE_logic_and/core/gsharev1163901_Y ;
  wire \__MUX_ternary/core/gsharev1163905__WIRE_logic_and/core/gsharev1163901_Y ;
  (* gshare_predictor = 32'd1 *)
  (* mux_wire = 32'd1 *)
  output \__MUX_ternary/core/gsharev1173904__WIRE_logic_and/core/gsharev1173903_Y ;
  wire \__MUX_ternary/core/gsharev1173904__WIRE_logic_and/core/gsharev1173903_Y ;
  (* gshare_predictor = 32'd1 *)
  (* mux_wire = 32'd1 *)
  output \__MUX_ternary/core/gsharev873880__WIRE_eq/core/gsharev873879_Y ;
  wire \__MUX_ternary/core/gsharev873880__WIRE_eq/core/gsharev873879_Y ;
  (* gshare_predictor = 32'd1 *)
  (* mux_wire = 32'd1 *)
  output \__MUX_ternary/core/gsharev883882__WIRE_eq/core/gsharev883881_Y ;
  wire \__MUX_ternary/core/gsharev883882__WIRE_eq/core/gsharev883881_Y ;
  (* gshare_predictor = 32'd1 *)
  (* mux_wire = 32'd1 *)
  output \__MUX_ternary/core/gsharev893884__WIRE_eq/core/gsharev893883_Y ;
  wire \__MUX_ternary/core/gsharev893884__WIRE_eq/core/gsharev893883_Y ;
  (* gshare_predictor = 32'd1 *)
  (* mux_wire = 32'd1 *)
  output \__MUX_ternary/core/gsharev903886__WIRE_eq/core/gsharev903885_Y ;
  wire \__MUX_ternary/core/gsharev903886__WIRE_eq/core/gsharev903885_Y ;
  (* gshare_predictor = 32'd1 *)
  (* mux_wire = 32'd1 *)
  output \__MUX_ternary/core/gsharev913888__WIRE_eq/core/gsharev913887_Y ;
  wire \__MUX_ternary/core/gsharev913888__WIRE_eq/core/gsharev913887_Y ;
  (* src = "./core/gshare.v:50.19-50.23" *)
  reg [9:0] bhr0;
  (* src = "./core/gshare.v:51.19-51.23" *)
  reg [9:0] bhr1;
  (* src = "./core/gshare.v:52.19-52.23" *)
  reg [9:0] bhr2;
  (* src = "./core/gshare.v:53.19-53.23" *)
  reg [9:0] bhr3;
  (* src = "./core/gshare.v:54.19-54.23" *)
  reg [9:0] bhr4;
  (* src = "./core/gshare.v:55.20-55.27" *)
  wire [9:0] bhr_fix;
  (* src = "./core/gshare.v:46.24-46.34" *)
  output [9:0] bhr_master;
  reg [9:0] bhr_master;
  (* src = "./core/gshare.v:34.19-34.22" *)
  input clk;
  wire clk;
  (* src = "./core/gshare.v:37.19-37.26" *)
  input hit_bht;
  wire hit_bht;
  (* meta_reset = 32'd1 *)
  input metaReset_gshare_predictor;
  wire metaReset_gshare_predictor;
  (* src = "./core/gshare.v:42.23-42.33" *)
  input [4:0] mpft_valid;
  wire [4:0] mpft_valid;
  (* src = "./core/gshare.v:36.26-36.28" *)
  input [31:0] pc;
  wire [31:0] pc;
  (* \$paramod$b41ad644edc61cb6d0492584caca071e2142e29c\true_dualport_ram  = 32'd1 *)
  (* mux_wire = 32'd1 *)
  output \pht-prhisttbl_paramodb41ad644edc61cb6d0492584caca071e2142e29ctrue_dualport_ram-pht0___MUX_procmux28372__WIRE_web ;
  wire \pht-prhisttbl_paramodb41ad644edc61cb6d0492584caca071e2142e29ctrue_dualport_ram-pht0___MUX_procmux28372__WIRE_web ;
  (* \$paramod$b41ad644edc61cb6d0492584caca071e2142e29c\true_dualport_ram  = 32'd1 *)
  (* mux_wire = 32'd1 *)
  output \pht-prhisttbl_paramodb41ad644edc61cb6d0492584caca071e2142e29ctrue_dualport_ram-pht0___MUX_procmux28381__WIRE_wea ;
  wire \pht-prhisttbl_paramodb41ad644edc61cb6d0492584caca071e2142e29ctrue_dualport_ram-pht0___MUX_procmux28381__WIRE_wea ;
  (* \$paramod$b41ad644edc61cb6d0492584caca071e2142e29c\true_dualport_ram  = 32'd1 *)
  (* mux_wire = 32'd1 *)
  output \pht-prhisttbl_paramodb41ad644edc61cb6d0492584caca071e2142e29ctrue_dualport_ram-pht1___MUX_procmux28372__WIRE_web ;
  wire \pht-prhisttbl_paramodb41ad644edc61cb6d0492584caca071e2142e29ctrue_dualport_ram-pht1___MUX_procmux28372__WIRE_web ;
  (* \$paramod$b41ad644edc61cb6d0492584caca071e2142e29c\true_dualport_ram  = 32'd1 *)
  (* mux_wire = 32'd1 *)
  output \pht-prhisttbl_paramodb41ad644edc61cb6d0492584caca071e2142e29ctrue_dualport_ram-pht1___MUX_procmux28381__WIRE_wea ;
  wire \pht-prhisttbl_paramodb41ad644edc61cb6d0492584caca071e2142e29ctrue_dualport_ram-pht1___MUX_procmux28381__WIRE_wea ;
  (* src = "./core/gshare.v:38.20-38.32" *)
  output predict_cond;
  wire predict_cond;
  (* src = "./core/gshare.v:43.19-43.25" *)
  input prmiss;
  wire prmiss;
  (* src = "./core/gshare.v:44.19-44.28" *)
  input prsuccess;
  wire prsuccess;
  (* src = "./core/gshare.v:45.23-45.28" *)
  input [4:0] prtag;
  wire [4:0] prtag;
  (* reset_wire = 32'd1 *)
  (* src = "./core/gshare.v:35.19-35.24" *)
  input reset;
  wire reset;
  (* src = "./core/gshare.v:57.19-57.22" *)
  wire [1:0] rex;
  (* src = "./core/gshare.v:56.19-56.22" *)
  wire [1:0] rif;
  (* mux_wire = 32'd1 *)
  (* sel_bhrfix = 32'd1 *)
  output \sel_bhrfix-sb___MUX_autopmuxtreecc65recursive_mux_generator30210__WIRE_procmux28392_CMP ;
  wire \sel_bhrfix-sb___MUX_autopmuxtreecc65recursive_mux_generator30210__WIRE_procmux28392_CMP ;
  (* mux_wire = 32'd1 *)
  (* sel_bhrfix = 32'd1 *)
  output \sel_bhrfix-sb___MUX_autopmuxtreecc65recursive_mux_generator30212__WIRE_procmux28391_CMP ;
  wire \sel_bhrfix-sb___MUX_autopmuxtreecc65recursive_mux_generator30212__WIRE_procmux28391_CMP ;
  (* mux_wire = 32'd1 *)
  (* sel_bhrfix = 32'd1 *)
  output \sel_bhrfix-sb___MUX_autopmuxtreecc65recursive_mux_generator30214__WIRE_procmux28395_CMP ;
  wire \sel_bhrfix-sb___MUX_autopmuxtreecc65recursive_mux_generator30214__WIRE_procmux28395_CMP ;
  (* mux_wire = 32'd1 *)
  (* sel_bhrfix = 32'd1 *)
  output \sel_bhrfix-sb___MUX_autopmuxtreecc65recursive_mux_generator30216__WIRE_procmux28394_CMP ;
  wire \sel_bhrfix-sb___MUX_autopmuxtreecc65recursive_mux_generator30216__WIRE_procmux28394_CMP ;
  (* mux_wire = 32'd1 *)
  (* sel_bhrfix = 32'd1 *)
  output \sel_bhrfix-sb___MUX_autopmuxtreecc65recursive_mux_generator30220__WIRE_autortlilcc2403ReduceOr30219 ;
  wire \sel_bhrfix-sb___MUX_autopmuxtreecc65recursive_mux_generator30220__WIRE_autortlilcc2403ReduceOr30219 ;
  (* src = "./core/gshare.v:47.23-47.33" *)
  input [4:0] spectagnow;
  wire [4:0] spectagnow;
  (* src = "./core/gshare.v:40.19-40.24" *)
  input wcond;
  wire wcond;
  (* src = "./core/gshare.v:39.19-39.21" *)
  input we;
  wire we;
  (* src = "./core/gshare.v:41.24-41.28" *)
  input [9:0] went;
  wire [9:0] went;
  (* src = "./core/gshare.v:58.19-58.22" *)
  wire [1:0] wex;
  (* src = "./core/gshare.v:59.19-59.27" *)
  (* unused_bits = "2" *)
  wire [2:0] wex_calc;
  assign wex_calc = { 1'h0, rex } + (* src = "./core/gshare.v:115.22-115.61" *) _047_;
  assign \__MUX_procmux23594__WIRE_and/core/gsharev1023892_Y  = we & (* src = "./core/gshare.v:102.7-102.25" *) mpft_valid[3];
  assign \__MUX_procmux23581__WIRE_and/core/gsharev1053893_Y  = we & (* src = "./core/gshare.v:105.7-105.25" *) mpft_valid[4];
  assign \__MUX_procmux23633__WIRE_and/core/gsharev933889_Y  = we & (* src = "./core/gshare.v:93.7-93.25" *) mpft_valid[0];
  assign \__MUX_procmux23620__WIRE_and/core/gsharev963890_Y  = we & (* src = "./core/gshare.v:96.7-96.25" *) mpft_valid[1];
  assign \__MUX_procmux23607__WIRE_and/core/gsharev993891_Y  = we & (* src = "./core/gshare.v:99.7-99.25" *) mpft_valid[2];
  (* src = "./core/gshare.v:71.4-112.7" *)
  always_ff @(posedge clk)
    if (reset) bhr_master <= 10'h000;
    else if (_013_) bhr_master <= _046_;
  (* src = "./core/gshare.v:71.4-112.7" *)
  always_ff @(posedge clk)
    if (reset) bhr0 <= 10'h000;
    else if (_014_) bhr0 <= _042_;
  (* src = "./core/gshare.v:71.4-112.7" *)
  always_ff @(posedge clk)
    if (reset) bhr1 <= 10'h000;
    else if (_015_) bhr1 <= _038_;
  (* src = "./core/gshare.v:71.4-112.7" *)
  always_ff @(posedge clk)
    if (reset) bhr2 <= 10'h000;
    else if (_016_) bhr2 <= _034_;
  (* src = "./core/gshare.v:71.4-112.7" *)
  always_ff @(posedge clk)
    if (reset) bhr3 <= 10'h000;
    else if (_017_) bhr3 <= _030_;
  (* src = "./core/gshare.v:71.4-112.7" *)
  always_ff @(posedge clk)
    if (reset) bhr4 <= 10'h000;
    else if (_018_) bhr4 <= _026_;
  assign _000_ = { hit_bht, we, prsuccess, prmiss } != 4'h8;
  assign _001_ = | { hit_bht, prsuccess, prmiss };
  assign _002_ = { prsuccess, prmiss } != 2'h2;
  assign _003_ = { \__MUX_procmux23633__WIRE_and/core/gsharev933889_Y , hit_bht, prsuccess, prmiss } != 4'h4;
  assign _004_ = { \__MUX_ternary/core/gsharev873880__WIRE_eq/core/gsharev873879_Y , prsuccess, prmiss } != 3'h2;
  assign _005_ = { \__MUX_procmux23620__WIRE_and/core/gsharev963890_Y , hit_bht, prsuccess, prmiss } != 4'h4;
  assign _006_ = { \__MUX_ternary/core/gsharev883882__WIRE_eq/core/gsharev883881_Y , prsuccess, prmiss } != 3'h2;
  assign _007_ = { \__MUX_procmux23607__WIRE_and/core/gsharev993891_Y , hit_bht, prsuccess, prmiss } != 4'h4;
  assign _008_ = { \__MUX_ternary/core/gsharev893884__WIRE_eq/core/gsharev893883_Y , prsuccess, prmiss } != 3'h2;
  assign _009_ = { \__MUX_procmux23594__WIRE_and/core/gsharev1023892_Y , hit_bht, prsuccess, prmiss } != 4'h4;
  assign _010_ = { \__MUX_ternary/core/gsharev903886__WIRE_eq/core/gsharev903885_Y , prsuccess, prmiss } != 3'h2;
  assign _011_ = { \__MUX_procmux23581__WIRE_and/core/gsharev1053893_Y , hit_bht, prsuccess, prmiss } != 4'h4;
  assign _012_ = { \__MUX_ternary/core/gsharev913888__WIRE_eq/core/gsharev913887_Y , prsuccess, prmiss } != 3'h2;
  assign _013_ = & { _000_, _001_, _002_ };
  assign _014_ = & { _004_, _001_, _003_ };
  assign _015_ = & { _006_, _001_, _005_ };
  assign _016_ = & { _001_, _008_, _007_ };
  assign _017_ = & { _001_, _010_, _009_ };
  assign _018_ = & { _001_, _012_, _011_ };
  assign _019_ = ! (* src = "./core/gshare.v:116.19-116.31" *) rex;
  assign _020_ = rex == (* src = "./core/gshare.v:117.5-117.17" *) 2'h3;
  assign \__MUX_ternary/core/gsharev873880__WIRE_eq/core/gsharev873879_Y  = prtag == (* src = "./core/gshare.v:87.12-87.29" *) 5'h01;
  assign \__MUX_ternary/core/gsharev883882__WIRE_eq/core/gsharev883881_Y  = prtag == (* src = "./core/gshare.v:88.12-88.29" *) 5'h02;
  assign \__MUX_ternary/core/gsharev893884__WIRE_eq/core/gsharev893883_Y  = prtag == (* src = "./core/gshare.v:89.12-89.29" *) 5'h04;
  assign \__MUX_ternary/core/gsharev903886__WIRE_eq/core/gsharev903885_Y  = prtag == (* src = "./core/gshare.v:90.12-90.29" *) 5'h08;
  assign \__MUX_ternary/core/gsharev913888__WIRE_eq/core/gsharev913887_Y  = prtag == (* src = "./core/gshare.v:91.12-91.29" *) 5'h10;
  assign _021_ = rif > (* src = "./core/gshare.v:114.39-114.50" *) 2'h1;
  assign \__MUX_ternary/core/gsharev1143896__WIRE_logic_and/core/gsharev1143895_Y  = hit_bht && (* src = "./core/gshare.v:114.27-114.51" *) _021_;
  assign \__MUX_ternary/core/gsharev1163905__WIRE_logic_and/core/gsharev1163901_Y  = _019_ && (* src = "./core/gshare.v:116.18-116.42" *) _022_;
  assign \__MUX_ternary/core/gsharev1173904__WIRE_logic_and/core/gsharev1173903_Y  = _020_ && (* src = "./core/gshare.v:117.4-117.27" *) wcond;
  assign _022_ = ~ (* src = "./core/gshare.v:116.36-116.42" *) wcond;
  assign _023_ = \__MUX_procmux23581__WIRE_and/core/gsharev1053893_Y  ? (* src = "./core/gshare.v:105.7-105.25|./core/gshare.v:105.3-107.6" *) { bhr4[8:0], predict_cond } : 10'hxxx;
  assign _024_ = hit_bht ? (* src = "./core/gshare.v:92.20-92.27|./core/gshare.v:92.16-111.10" *) _023_ : 10'hxxx;
  assign _025_ = prsuccess ? (* full_case = 32'd1 *) (* src = "./core/gshare.v:86.20-86.29|./core/gshare.v:86.16-111.10" *) _053_ : _024_;
  assign _026_ = prmiss ? (* full_case = 32'd1 *) (* src = "./core/gshare.v:79.20-79.26|./core/gshare.v:79.16-111.10" *) bhr_fix : _025_;
  assign _027_ = \__MUX_procmux23594__WIRE_and/core/gsharev1023892_Y  ? (* src = "./core/gshare.v:102.7-102.25|./core/gshare.v:102.3-104.6" *) { bhr3[8:0], predict_cond } : 10'hxxx;
  assign _028_ = hit_bht ? (* src = "./core/gshare.v:92.20-92.27|./core/gshare.v:92.16-111.10" *) _027_ : 10'hxxx;
  assign _029_ = prsuccess ? (* full_case = 32'd1 *) (* src = "./core/gshare.v:86.20-86.29|./core/gshare.v:86.16-111.10" *) _052_ : _028_;
  assign _030_ = prmiss ? (* full_case = 32'd1 *) (* src = "./core/gshare.v:79.20-79.26|./core/gshare.v:79.16-111.10" *) bhr_fix : _029_;
  assign _031_ = \__MUX_procmux23607__WIRE_and/core/gsharev993891_Y  ? (* src = "./core/gshare.v:99.7-99.25|./core/gshare.v:99.3-101.6" *) { bhr2[8:0], predict_cond } : 10'hxxx;
  assign _032_ = hit_bht ? (* src = "./core/gshare.v:92.20-92.27|./core/gshare.v:92.16-111.10" *) _031_ : 10'hxxx;
  assign _033_ = prsuccess ? (* full_case = 32'd1 *) (* src = "./core/gshare.v:86.20-86.29|./core/gshare.v:86.16-111.10" *) _051_ : _032_;
  assign _034_ = prmiss ? (* full_case = 32'd1 *) (* src = "./core/gshare.v:79.20-79.26|./core/gshare.v:79.16-111.10" *) bhr_fix : _033_;
  assign _035_ = \__MUX_procmux23620__WIRE_and/core/gsharev963890_Y  ? (* src = "./core/gshare.v:96.7-96.25|./core/gshare.v:96.3-98.6" *) { bhr1[8:0], predict_cond } : 10'hxxx;
  assign _036_ = hit_bht ? (* src = "./core/gshare.v:92.20-92.27|./core/gshare.v:92.16-111.10" *) _035_ : 10'hxxx;
  assign _037_ = prsuccess ? (* full_case = 32'd1 *) (* src = "./core/gshare.v:86.20-86.29|./core/gshare.v:86.16-111.10" *) _050_ : _036_;
  assign _038_ = prmiss ? (* full_case = 32'd1 *) (* src = "./core/gshare.v:79.20-79.26|./core/gshare.v:79.16-111.10" *) bhr_fix : _037_;
  assign _039_ = \__MUX_procmux23633__WIRE_and/core/gsharev933889_Y  ? (* src = "./core/gshare.v:93.7-93.25|./core/gshare.v:93.3-95.6" *) { bhr0[8:0], predict_cond } : 10'hxxx;
  assign _040_ = hit_bht ? (* src = "./core/gshare.v:92.20-92.27|./core/gshare.v:92.16-111.10" *) _039_ : 10'hxxx;
  assign _041_ = prsuccess ? (* full_case = 32'd1 *) (* src = "./core/gshare.v:86.20-86.29|./core/gshare.v:86.16-111.10" *) _049_ : _040_;
  assign _042_ = prmiss ? (* full_case = 32'd1 *) (* src = "./core/gshare.v:79.20-79.26|./core/gshare.v:79.16-111.10" *) bhr_fix : _041_;
  assign _043_ = we ? (* src = "./core/gshare.v:108.7-108.9|./core/gshare.v:108.3-110.6" *) { bhr_master[8:0], predict_cond } : 10'hxxx;
  assign _044_ = hit_bht ? (* src = "./core/gshare.v:92.20-92.27|./core/gshare.v:92.16-111.10" *) _043_ : 10'hxxx;
  assign _045_ = prsuccess ? (* full_case = 32'd1 *) (* src = "./core/gshare.v:86.20-86.29|./core/gshare.v:86.16-111.10" *) 10'hxxx : _044_;
  assign _046_ = prmiss ? (* full_case = 32'd1 *) (* src = "./core/gshare.v:79.20-79.26|./core/gshare.v:79.16-111.10" *) bhr_fix : _045_;
  assign predict_cond = \__MUX_ternary/core/gsharev1143896__WIRE_logic_and/core/gsharev1143895_Y  ? (* src = "./core/gshare.v:114.26-114.66" *) 1'h1 : 1'h0;
  assign _047_ = wcond ? (* src = "./core/gshare.v:115.37-115.60" *) 3'h1 : 3'h7;
  assign wex = \__MUX_ternary/core/gsharev1163905__WIRE_logic_and/core/gsharev1163901_Y  ? (* src = "./core/gshare.v:116.17-117.52" *) 2'h0 : _048_;
  assign _048_ = \__MUX_ternary/core/gsharev1173904__WIRE_logic_and/core/gsharev1173903_Y  ? (* src = "./core/gshare.v:117.3-117.52" *) 2'h3 : wex_calc[1:0];
  assign _049_ = \__MUX_ternary/core/gsharev873880__WIRE_eq/core/gsharev873879_Y  ? (* src = "./core/gshare.v:87.11-87.74" *) { bhr_master[8:0], predict_cond } : 10'hxxx;
  assign _050_ = \__MUX_ternary/core/gsharev883882__WIRE_eq/core/gsharev883881_Y  ? (* src = "./core/gshare.v:88.11-88.74" *) { bhr_master[8:0], predict_cond } : 10'hxxx;
  assign _051_ = \__MUX_ternary/core/gsharev893884__WIRE_eq/core/gsharev893883_Y  ? (* src = "./core/gshare.v:89.11-89.74" *) { bhr_master[8:0], predict_cond } : 10'hxxx;
  assign _052_ = \__MUX_ternary/core/gsharev903886__WIRE_eq/core/gsharev903885_Y  ? (* src = "./core/gshare.v:90.11-90.74" *) { bhr_master[8:0], predict_cond } : 10'hxxx;
  assign _053_ = \__MUX_ternary/core/gsharev913888__WIRE_eq/core/gsharev913887_Y  ? (* src = "./core/gshare.v:91.11-91.74" *) { bhr_master[8:0], predict_cond } : 10'hxxx;
  assign _054_ = pc[11:2] ^ (* src = "./core/gshare.v:122.17-122.39" *) bhr_master;
  (* module_not_derived = 32'd1 *)
  (* src = "./core/gshare.v:119.8-129.8" *)
  pht prhisttbl (
    .clk(clk),
    .metaReset_pht(metaReset_gshare_predictor),
    .\paramodb41ad644edc61cb6d0492584caca071e2142e29ctrue_dualport_ram-pht0___MUX_procmux28372__WIRE_web (\pht-prhisttbl_paramodb41ad644edc61cb6d0492584caca071e2142e29ctrue_dualport_ram-pht0___MUX_procmux28372__WIRE_web ),
    .\paramodb41ad644edc61cb6d0492584caca071e2142e29ctrue_dualport_ram-pht0___MUX_procmux28381__WIRE_wea (\pht-prhisttbl_paramodb41ad644edc61cb6d0492584caca071e2142e29ctrue_dualport_ram-pht0___MUX_procmux28381__WIRE_wea ),
    .\paramodb41ad644edc61cb6d0492584caca071e2142e29ctrue_dualport_ram-pht1___MUX_procmux28372__WIRE_web (\pht-prhisttbl_paramodb41ad644edc61cb6d0492584caca071e2142e29ctrue_dualport_ram-pht1___MUX_procmux28372__WIRE_web ),
    .\paramodb41ad644edc61cb6d0492584caca071e2142e29ctrue_dualport_ram-pht1___MUX_procmux28381__WIRE_wea (\pht-prhisttbl_paramodb41ad644edc61cb6d0492584caca071e2142e29ctrue_dualport_ram-pht1___MUX_procmux28381__WIRE_wea ),
    .raddr_ex(went),
    .raddr_if(_054_),
    .rdata_ex(rex),
    .rdata_if(rif),
    .waddr_ex(went),
    .wdata_ex(wex),
    .we_ex(we)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./core/gshare.v:61.15-69.5" *)
  sel_bhrfix sb (
    .__MUX_autopmuxtreecc65recursive_mux_generator30210__WIRE_procmux28392_CMP(\sel_bhrfix-sb___MUX_autopmuxtreecc65recursive_mux_generator30210__WIRE_procmux28392_CMP ),
    .__MUX_autopmuxtreecc65recursive_mux_generator30212__WIRE_procmux28391_CMP(\sel_bhrfix-sb___MUX_autopmuxtreecc65recursive_mux_generator30212__WIRE_procmux28391_CMP ),
    .__MUX_autopmuxtreecc65recursive_mux_generator30214__WIRE_procmux28395_CMP(\sel_bhrfix-sb___MUX_autopmuxtreecc65recursive_mux_generator30214__WIRE_procmux28395_CMP ),
    .__MUX_autopmuxtreecc65recursive_mux_generator30216__WIRE_procmux28394_CMP(\sel_bhrfix-sb___MUX_autopmuxtreecc65recursive_mux_generator30216__WIRE_procmux28394_CMP ),
    .__MUX_autopmuxtreecc65recursive_mux_generator30220__WIRE_autortlilcc2403ReduceOr30219(\sel_bhrfix-sb___MUX_autopmuxtreecc65recursive_mux_generator30220__WIRE_autortlilcc2403ReduceOr30219 ),
    .bhr0(bhr0),
    .bhr1(bhr1),
    .bhr2(bhr2),
    .bhr3(bhr3),
    .bhr4(bhr4),
    .metaReset_sel_bhrfix(metaReset_gshare_predictor),
    .out(bhr_fix),
    .sel(prtag)
  );
  assign \__MUX_ternary/core/gsharev1153897__WIRE_wcond  = wcond;
  assign __MUX_procmux23646__WIRE_we = we;
  assign __MUX_procmux23589__WIRE_prmiss = prmiss;
  assign __MUX_procmux23586__WIRE_prsuccess = prsuccess;
  assign __MUX_procmux23583__WIRE_hit_bht = hit_bht;
endmodule

(* hdlname = "\\imm_gen" *)
(* src = "./core/imm_gen.v:3.1-19.10" *)
module imm_gen(inst, imm_type, imm, __MUX_autopmuxtreecc65recursive_mux_generator30204__WIRE_autortlilcc2430Or30203, __MUX_autopmuxtreecc65recursive_mux_generator30200__WIRE_procmux23953_CMP, __MUX_autopmuxtreecc65recursive_mux_generator30198__WIRE_procmux23951_CMP, metaReset_imm_gen);
  wire [31:0] _0_;
  wire [31:0] _1_;
  wire _2_;
  (* imm_gen = 32'd1 *)
  (* mux_wire = 32'd1 *)
  output __MUX_autopmuxtreecc65recursive_mux_generator30198__WIRE_procmux23951_CMP;
  wire __MUX_autopmuxtreecc65recursive_mux_generator30198__WIRE_procmux23951_CMP;
  (* imm_gen = 32'd1 *)
  (* mux_wire = 32'd1 *)
  output __MUX_autopmuxtreecc65recursive_mux_generator30200__WIRE_procmux23953_CMP;
  wire __MUX_autopmuxtreecc65recursive_mux_generator30200__WIRE_procmux23953_CMP;
  (* imm_gen = 32'd1 *)
  (* mux_wire = 32'd1 *)
  output __MUX_autopmuxtreecc65recursive_mux_generator30204__WIRE_autortlilcc2430Or30203;
  wire __MUX_autopmuxtreecc65recursive_mux_generator30204__WIRE_autortlilcc2430Or30203;
  (* src = "./core/imm_gen.v:6.37-6.40" *)
  output [31:0] imm;
  wire [31:0] imm;
  (* src = "./core/imm_gen.v:5.35-5.43" *)
  input [1:0] imm_type;
  wire [1:0] imm_type;
  (* src = "./core/imm_gen.v:4.37-4.41" *)
  input [31:0] inst;
  wire [31:0] inst;
  (* meta_reset = 32'd1 *)
  input metaReset_imm_gen;
  wire metaReset_imm_gen;
  assign __MUX_autopmuxtreecc65recursive_mux_generator30204__WIRE_autortlilcc2430Or30203 = _2_ | __MUX_autopmuxtreecc65recursive_mux_generator30198__WIRE_procmux23951_CMP;
  assign _0_ = __MUX_autopmuxtreecc65recursive_mux_generator30198__WIRE_procmux23951_CMP ? { inst[31], inst[31], inst[31], inst[31], inst[31], inst[31], inst[31], inst[31], inst[31], inst[31], inst[31], inst[31], inst[19:12], inst[20], inst[30:21], 1'h0 } : { inst[31:12], 12'h000 };
  assign _1_ = __MUX_autopmuxtreecc65recursive_mux_generator30200__WIRE_procmux23953_CMP ? { inst[31], inst[31], inst[31], inst[31], inst[31], inst[31], inst[31], inst[31], inst[31], inst[31], inst[31], inst[31], inst[31], inst[31], inst[31], inst[31], inst[31], inst[31], inst[31], inst[31], inst[31:25], inst[11:7] } : { inst[31], inst[31], inst[31], inst[31], inst[31], inst[31], inst[31], inst[31], inst[31], inst[31], inst[31], inst[31], inst[31], inst[31], inst[31], inst[31], inst[31], inst[31], inst[31], inst[31], inst[31:20] };
  assign imm = __MUX_autopmuxtreecc65recursive_mux_generator30204__WIRE_autortlilcc2430Or30203 ? _0_ : _1_;
  assign __MUX_autopmuxtreecc65recursive_mux_generator30198__WIRE_procmux23951_CMP = imm_type == (* full_case = 32'd1 *) (* src = "./core/imm_gen.v:0.0-0.0|./core/imm_gen.v:10.7-16.14" *) 2'h3;
  assign _2_ = imm_type == (* full_case = 32'd1 *) (* src = "./core/imm_gen.v:0.0-0.0|./core/imm_gen.v:10.7-16.14" *) 2'h2;
  assign __MUX_autopmuxtreecc65recursive_mux_generator30200__WIRE_procmux23953_CMP = imm_type == (* full_case = 32'd1 *) (* src = "./core/imm_gen.v:0.0-0.0|./core/imm_gen.v:10.7-16.14" *) 2'h1;
endmodule

(* hdlname = "\\miss_prediction_fix_table" *)
(* src = "./core/mpft.v:22.1-150.10" *)
module miss_prediction_fix_table(clk, reset, mpft_valid, value_addr, mpft_value, prmiss, prsuccess, prsuccess_tag, setspec1_tag, setspec1_en, setspec2_tag, setspec2_en, \tag_decoder-td___MUX_autopmuxtreecc65recursive_mux_generator30234__WIRE_procmux28508_CMP , \tag_decoder-td___MUX_autopmuxtreecc65recursive_mux_generator30236__WIRE_procmux28511_CMP , \tag_decoder-td___MUX_autopmuxtreecc65recursive_mux_generator30238__WIRE_procmux28510_CMP , \tag_decoder-td___MUX_autopmuxtreecc65recursive_mux_generator30242__WIRE_autortlilcc2430Or30241 , \__MUX_ternary/core/mpftv99850__WIRE_logic_or/core/mpftv99846_Y , \__MUX_ternary/core/mpftv98841__WIRE_eq/core/mpftv98840_Y , \__MUX_ternary/core/mpftv96843__WIRE_logic_or/core/mpftv96839_Y , \__MUX_ternary/core/mpftv93833__WIRE_eq/core/mpftv93832_Y , \__MUX_ternary/core/mpftv91835__WIRE_logic_or/core/mpftv91831_Y 
, \__MUX_ternary/core/mpftv90826__WIRE_eq/core/mpftv90825_Y , \__MUX_ternary/core/mpftv88828__WIRE_logic_or/core/mpftv88824_Y , \__MUX_ternary/core/mpftv85818__WIRE_eq/core/mpftv85817_Y , \__MUX_ternary/core/mpftv83820__WIRE_logic_or/core/mpftv83816_Y , \__MUX_ternary/core/mpftv82811__WIRE_eq/core/mpftv82810_Y , \__MUX_ternary/core/mpftv80813__WIRE_logic_or/core/mpftv80809_Y , \__MUX_ternary/core/mpftv77803__WIRE_eq/core/mpftv77802_Y , \__MUX_ternary/core/mpftv75805__WIRE_logic_or/core/mpftv75801_Y , \__MUX_ternary/core/mpftv74796__WIRE_eq/core/mpftv74795_Y , \__MUX_ternary/core/mpftv72798__WIRE_logic_or/core/mpftv72794_Y , \__MUX_ternary/core/mpftv130885__WIRE_setspec2_en , \__MUX_ternary/core/mpftv129882__WIRE_setspec1_en , \__MUX_ternary/core/mpftv112868__WIRE_prsuccess_tag , \__MUX_ternary/core/mpftv109863__WIRE_eq/core/mpftv109862_Y , \__MUX_ternary/core/mpftv107865__WIRE_logic_or/core/mpftv107861_Y , \__MUX_ternary/core/mpftv106856__WIRE_eq/core/mpftv106855_Y , \__MUX_ternary/core/mpftv104858__WIRE_logic_or/core/mpftv104854_Y , \__MUX_ternary/core/mpftv101848__WIRE_eq/core/mpftv101847_Y , __MUX_procmux27353__WIRE_prsuccess, metaReset_miss_prediction_fix_table);
  (* src = "./core/mpft.v:126.17-126.44" *)
  wire [4:0] _000_;
  (* src = "./core/mpft.v:142.26-142.46" *)
  wire [4:0] _001_;
  (* src = "./core/mpft.v:143.26-143.46" *)
  wire [4:0] _002_;
  (* src = "./core/mpft.v:144.26-144.46" *)
  wire [4:0] _003_;
  (* src = "./core/mpft.v:145.26-145.46" *)
  wire [4:0] _004_;
  (* src = "./core/mpft.v:146.26-146.46" *)
  wire [4:0] _005_;
  (* src = "./core/mpft.v:104.8-104.24" *)
  wire _006_;
  (* src = "./core/mpft.v:104.28-104.40" *)
  wire _007_;
  (* src = "./core/mpft.v:107.8-107.24" *)
  wire _008_;
  (* src = "./core/mpft.v:107.28-107.40" *)
  wire _009_;
  (* src = "./core/mpft.v:112.34-112.48" *)
  wire [4:0] _010_;
  (* src = "./core/mpft.v:72.8-72.24" *)
  wire _011_;
  (* src = "./core/mpft.v:75.8-75.24" *)
  wire _012_;
  (* src = "./core/mpft.v:80.8-80.24" *)
  wire _013_;
  (* src = "./core/mpft.v:83.8-83.24" *)
  wire _014_;
  (* src = "./core/mpft.v:88.8-88.24" *)
  wire _015_;
  (* src = "./core/mpft.v:91.8-91.24" *)
  wire _016_;
  (* src = "./core/mpft.v:96.8-96.24" *)
  wire _017_;
  (* src = "./core/mpft.v:99.8-99.24" *)
  wire _018_;
  (* src = "./core/mpft.v:100.9-101.55" *)
  wire [4:0] _019_;
  (* src = "./core/mpft.v:105.9-106.57" *)
  wire [4:0] _020_;
  (* src = "./core/mpft.v:108.9-109.55" *)
  wire [4:0] _021_;
  (* src = "./core/mpft.v:123.11-123.25" *)
  wire _022_;
  (* src = "./core/mpft.v:128.17-129.42" *)
  wire [31:0] _023_;
  (* src = "./core/mpft.v:128.17-130.42" *)
  (* unused_bits = "5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31" *)
  wire [31:0] _024_;
  (* src = "./core/mpft.v:142.51-142.71" *)
  wire [4:0] _025_;
  (* src = "./core/mpft.v:143.51-143.71" *)
  wire [4:0] _026_;
  (* src = "./core/mpft.v:144.51-144.71" *)
  wire [4:0] _027_;
  (* src = "./core/mpft.v:145.51-145.71" *)
  wire [4:0] _028_;
  (* src = "./core/mpft.v:146.51-146.71" *)
  wire [4:0] _029_;
  (* src = "./core/mpft.v:73.9-74.57" *)
  wire [4:0] _030_;
  (* src = "./core/mpft.v:76.9-77.55" *)
  wire [4:0] _031_;
  (* src = "./core/mpft.v:81.9-82.57" *)
  wire [4:0] _032_;
  (* src = "./core/mpft.v:84.9-85.55" *)
  wire [4:0] _033_;
  (* src = "./core/mpft.v:89.9-90.57" *)
  wire [4:0] _034_;
  (* src = "./core/mpft.v:92.9-93.55" *)
  wire [4:0] _035_;
  (* src = "./core/mpft.v:97.9-98.57" *)
  wire [4:0] _036_;
  wire [4:0] _037_;
  (* src = "./core/mpft.v:101.10-101.54" *)
  wire [4:0] _038_;
  (* src = "./core/mpft.v:104.8-106.58" *)
  wire [4:0] _039_;
  (* src = "./core/mpft.v:106.10-106.56" *)
  wire [4:0] _040_;
  (* src = "./core/mpft.v:107.8-109.56" *)
  wire [4:0] _041_;
  (* src = "./core/mpft.v:109.10-109.54" *)
  wire [4:0] _042_;
  (* src = "./core/mpft.v:129.11-129.41" *)
  wire [31:0] _043_;
  (* src = "./core/mpft.v:130.11-130.41" *)
  wire [31:0] _044_;
  (* src = "./core/mpft.v:142.13-142.72" *)
  wire [4:0] _045_;
  (* src = "./core/mpft.v:143.13-143.72" *)
  wire [4:0] _046_;
  (* src = "./core/mpft.v:144.13-144.72" *)
  wire [4:0] _047_;
  (* src = "./core/mpft.v:145.13-145.72" *)
  wire [4:0] _048_;
  (* src = "./core/mpft.v:146.13-146.72" *)
  wire [4:0] _049_;
  (* src = "./core/mpft.v:72.8-74.58" *)
  wire [4:0] _050_;
  (* src = "./core/mpft.v:74.10-74.56" *)
  wire [4:0] _051_;
  (* src = "./core/mpft.v:75.8-77.56" *)
  wire [4:0] _052_;
  (* src = "./core/mpft.v:77.10-77.54" *)
  wire [4:0] _053_;
  (* src = "./core/mpft.v:80.8-82.58" *)
  wire [4:0] _054_;
  (* src = "./core/mpft.v:82.10-82.56" *)
  wire [4:0] _055_;
  (* src = "./core/mpft.v:83.8-85.56" *)
  wire [4:0] _056_;
  (* src = "./core/mpft.v:85.10-85.54" *)
  wire [4:0] _057_;
  (* src = "./core/mpft.v:88.8-90.58" *)
  wire [4:0] _058_;
  (* src = "./core/mpft.v:90.10-90.56" *)
  wire [4:0] _059_;
  (* src = "./core/mpft.v:91.8-93.56" *)
  wire [4:0] _060_;
  (* src = "./core/mpft.v:93.10-93.54" *)
  wire [4:0] _061_;
  (* src = "./core/mpft.v:96.8-98.58" *)
  wire [4:0] _062_;
  (* src = "./core/mpft.v:98.10-98.56" *)
  wire [4:0] _063_;
  (* src = "./core/mpft.v:99.8-101.56" *)
  wire [4:0] _064_;
  (* miss_prediction_fix_table = 32'd1 *)
  (* mux_wire = 32'd1 *)
  output __MUX_procmux27353__WIRE_prsuccess;
  wire __MUX_procmux27353__WIRE_prsuccess;
  (* miss_prediction_fix_table = 32'd1 *)
  (* mux_wire = 32'd1 *)
  output \__MUX_ternary/core/mpftv101848__WIRE_eq/core/mpftv101847_Y ;
  wire \__MUX_ternary/core/mpftv101848__WIRE_eq/core/mpftv101847_Y ;
  (* miss_prediction_fix_table = 32'd1 *)
  (* mux_wire = 32'd1 *)
  output \__MUX_ternary/core/mpftv104858__WIRE_logic_or/core/mpftv104854_Y ;
  wire \__MUX_ternary/core/mpftv104858__WIRE_logic_or/core/mpftv104854_Y ;
  (* miss_prediction_fix_table = 32'd1 *)
  (* mux_wire = 32'd1 *)
  output \__MUX_ternary/core/mpftv106856__WIRE_eq/core/mpftv106855_Y ;
  wire \__MUX_ternary/core/mpftv106856__WIRE_eq/core/mpftv106855_Y ;
  (* miss_prediction_fix_table = 32'd1 *)
  (* mux_wire = 32'd1 *)
  output \__MUX_ternary/core/mpftv107865__WIRE_logic_or/core/mpftv107861_Y ;
  wire \__MUX_ternary/core/mpftv107865__WIRE_logic_or/core/mpftv107861_Y ;
  (* miss_prediction_fix_table = 32'd1 *)
  (* mux_wire = 32'd1 *)
  output \__MUX_ternary/core/mpftv109863__WIRE_eq/core/mpftv109862_Y ;
  wire \__MUX_ternary/core/mpftv109863__WIRE_eq/core/mpftv109862_Y ;
  (* miss_prediction_fix_table = 32'd1 *)
  (* mux_wire = 32'd1 *)
  output \__MUX_ternary/core/mpftv112868__WIRE_prsuccess_tag ;
  wire \__MUX_ternary/core/mpftv112868__WIRE_prsuccess_tag ;
  (* miss_prediction_fix_table = 32'd1 *)
  (* mux_wire = 32'd1 *)
  output \__MUX_ternary/core/mpftv129882__WIRE_setspec1_en ;
  wire \__MUX_ternary/core/mpftv129882__WIRE_setspec1_en ;
  (* miss_prediction_fix_table = 32'd1 *)
  (* mux_wire = 32'd1 *)
  output \__MUX_ternary/core/mpftv130885__WIRE_setspec2_en ;
  wire \__MUX_ternary/core/mpftv130885__WIRE_setspec2_en ;
  (* miss_prediction_fix_table = 32'd1 *)
  (* mux_wire = 32'd1 *)
  output \__MUX_ternary/core/mpftv72798__WIRE_logic_or/core/mpftv72794_Y ;
  wire \__MUX_ternary/core/mpftv72798__WIRE_logic_or/core/mpftv72794_Y ;
  (* miss_prediction_fix_table = 32'd1 *)
  (* mux_wire = 32'd1 *)
  output \__MUX_ternary/core/mpftv74796__WIRE_eq/core/mpftv74795_Y ;
  wire \__MUX_ternary/core/mpftv74796__WIRE_eq/core/mpftv74795_Y ;
  (* miss_prediction_fix_table = 32'd1 *)
  (* mux_wire = 32'd1 *)
  output \__MUX_ternary/core/mpftv75805__WIRE_logic_or/core/mpftv75801_Y ;
  wire \__MUX_ternary/core/mpftv75805__WIRE_logic_or/core/mpftv75801_Y ;
  (* miss_prediction_fix_table = 32'd1 *)
  (* mux_wire = 32'd1 *)
  output \__MUX_ternary/core/mpftv77803__WIRE_eq/core/mpftv77802_Y ;
  wire \__MUX_ternary/core/mpftv77803__WIRE_eq/core/mpftv77802_Y ;
  (* miss_prediction_fix_table = 32'd1 *)
  (* mux_wire = 32'd1 *)
  output \__MUX_ternary/core/mpftv80813__WIRE_logic_or/core/mpftv80809_Y ;
  wire \__MUX_ternary/core/mpftv80813__WIRE_logic_or/core/mpftv80809_Y ;
  (* miss_prediction_fix_table = 32'd1 *)
  (* mux_wire = 32'd1 *)
  output \__MUX_ternary/core/mpftv82811__WIRE_eq/core/mpftv82810_Y ;
  wire \__MUX_ternary/core/mpftv82811__WIRE_eq/core/mpftv82810_Y ;
  (* miss_prediction_fix_table = 32'd1 *)
  (* mux_wire = 32'd1 *)
  output \__MUX_ternary/core/mpftv83820__WIRE_logic_or/core/mpftv83816_Y ;
  wire \__MUX_ternary/core/mpftv83820__WIRE_logic_or/core/mpftv83816_Y ;
  (* miss_prediction_fix_table = 32'd1 *)
  (* mux_wire = 32'd1 *)
  output \__MUX_ternary/core/mpftv85818__WIRE_eq/core/mpftv85817_Y ;
  wire \__MUX_ternary/core/mpftv85818__WIRE_eq/core/mpftv85817_Y ;
  (* miss_prediction_fix_table = 32'd1 *)
  (* mux_wire = 32'd1 *)
  output \__MUX_ternary/core/mpftv88828__WIRE_logic_or/core/mpftv88824_Y ;
  wire \__MUX_ternary/core/mpftv88828__WIRE_logic_or/core/mpftv88824_Y ;
  (* miss_prediction_fix_table = 32'd1 *)
  (* mux_wire = 32'd1 *)
  output \__MUX_ternary/core/mpftv90826__WIRE_eq/core/mpftv90825_Y ;
  wire \__MUX_ternary/core/mpftv90826__WIRE_eq/core/mpftv90825_Y ;
  (* miss_prediction_fix_table = 32'd1 *)
  (* mux_wire = 32'd1 *)
  output \__MUX_ternary/core/mpftv91835__WIRE_logic_or/core/mpftv91831_Y ;
  wire \__MUX_ternary/core/mpftv91835__WIRE_logic_or/core/mpftv91831_Y ;
  (* miss_prediction_fix_table = 32'd1 *)
  (* mux_wire = 32'd1 *)
  output \__MUX_ternary/core/mpftv93833__WIRE_eq/core/mpftv93832_Y ;
  wire \__MUX_ternary/core/mpftv93833__WIRE_eq/core/mpftv93832_Y ;
  (* miss_prediction_fix_table = 32'd1 *)
  (* mux_wire = 32'd1 *)
  output \__MUX_ternary/core/mpftv96843__WIRE_logic_or/core/mpftv96839_Y ;
  wire \__MUX_ternary/core/mpftv96843__WIRE_logic_or/core/mpftv96839_Y ;
  (* miss_prediction_fix_table = 32'd1 *)
  (* mux_wire = 32'd1 *)
  output \__MUX_ternary/core/mpftv98841__WIRE_eq/core/mpftv98840_Y ;
  wire \__MUX_ternary/core/mpftv98841__WIRE_eq/core/mpftv98840_Y ;
  (* miss_prediction_fix_table = 32'd1 *)
  (* mux_wire = 32'd1 *)
  output \__MUX_ternary/core/mpftv99850__WIRE_logic_or/core/mpftv99846_Y ;
  wire \__MUX_ternary/core/mpftv99850__WIRE_logic_or/core/mpftv99846_Y ;
  (* src = "./core/mpft.v:24.20-24.23" *)
  input clk;
  wire clk;
  (* meta_reset = 32'd1 *)
  input metaReset_miss_prediction_fix_table;
  wire metaReset_miss_prediction_fix_table;
  (* src = "./core/mpft.v:26.24-26.34" *)
  output [4:0] mpft_valid;
  reg [4:0] mpft_valid;
  (* src = "./core/mpft.v:28.24-28.34" *)
  output [4:0] mpft_value;
  wire [4:0] mpft_value;
  (* src = "./core/mpft.v:29.20-29.26" *)
  input prmiss;
  wire prmiss;
  (* src = "./core/mpft.v:30.20-30.29" *)
  input prsuccess;
  wire prsuccess;
  (* src = "./core/mpft.v:31.24-31.37" *)
  input [4:0] prsuccess_tag;
  wire [4:0] prsuccess_tag;
  (* reset_wire = 32'd1 *)
  (* src = "./core/mpft.v:25.20-25.25" *)
  input reset;
  wire reset;
  (* src = "./core/mpft.v:33.20-33.31" *)
  input setspec1_en;
  wire setspec1_en;
  (* src = "./core/mpft.v:32.24-32.36" *)
  input [4:0] setspec1_tag;
  wire [4:0] setspec1_tag;
  (* src = "./core/mpft.v:35.20-35.31" *)
  input setspec2_en;
  wire setspec2_en;
  (* src = "./core/mpft.v:34.24-34.36" *)
  input [4:0] setspec2_tag;
  wire [4:0] setspec2_tag;
  (* mux_wire = 32'd1 *)
  (* tag_decoder = 32'd1 *)
  output \tag_decoder-td___MUX_autopmuxtreecc65recursive_mux_generator30234__WIRE_procmux28508_CMP ;
  wire \tag_decoder-td___MUX_autopmuxtreecc65recursive_mux_generator30234__WIRE_procmux28508_CMP ;
  (* mux_wire = 32'd1 *)
  (* tag_decoder = 32'd1 *)
  output \tag_decoder-td___MUX_autopmuxtreecc65recursive_mux_generator30236__WIRE_procmux28511_CMP ;
  wire \tag_decoder-td___MUX_autopmuxtreecc65recursive_mux_generator30236__WIRE_procmux28511_CMP ;
  (* mux_wire = 32'd1 *)
  (* tag_decoder = 32'd1 *)
  output \tag_decoder-td___MUX_autopmuxtreecc65recursive_mux_generator30238__WIRE_procmux28510_CMP ;
  wire \tag_decoder-td___MUX_autopmuxtreecc65recursive_mux_generator30238__WIRE_procmux28510_CMP ;
  (* mux_wire = 32'd1 *)
  (* tag_decoder = 32'd1 *)
  output \tag_decoder-td___MUX_autopmuxtreecc65recursive_mux_generator30242__WIRE_autortlilcc2430Or30241 ;
  wire \tag_decoder-td___MUX_autopmuxtreecc65recursive_mux_generator30242__WIRE_autortlilcc2430Or30241 ;
  (* src = "./core/mpft.v:44.20-44.27" *)
  wire [2:0] val_idx;
  (* src = "./core/mpft.v:38.19-38.25" *)
  reg [4:0] value0;
  (* src = "./core/mpft.v:71.20-71.31" *)
  wire [4:0] value0_wdec;
  (* src = "./core/mpft.v:111.20-111.31" *)
  wire [4:0] value0_wprs;
  (* src = "./core/mpft.v:39.19-39.25" *)
  reg [4:0] value1;
  (* src = "./core/mpft.v:79.20-79.31" *)
  wire [4:0] value1_wdec;
  (* src = "./core/mpft.v:113.20-113.31" *)
  wire [4:0] value1_wprs;
  (* src = "./core/mpft.v:40.19-40.25" *)
  reg [4:0] value2;
  (* src = "./core/mpft.v:87.20-87.31" *)
  wire [4:0] value2_wdec;
  (* src = "./core/mpft.v:115.20-115.31" *)
  wire [4:0] value2_wprs;
  (* src = "./core/mpft.v:41.19-41.25" *)
  reg [4:0] value3;
  (* src = "./core/mpft.v:95.20-95.31" *)
  wire [4:0] value3_wdec;
  (* src = "./core/mpft.v:117.20-117.31" *)
  wire [4:0] value3_wprs;
  (* src = "./core/mpft.v:42.19-42.25" *)
  reg [4:0] value4;
  (* src = "./core/mpft.v:103.20-103.31" *)
  wire [4:0] value4_wdec;
  (* src = "./core/mpft.v:119.20-119.31" *)
  wire [4:0] value4_wprs;
  (* src = "./core/mpft.v:27.24-27.34" *)
  input [4:0] value_addr;
  wire [4:0] value_addr;
  (* src = "./core/mpft.v:69.20-69.28" *)
  wire [4:0] wdecdata;
  assign _000_ = mpft_valid & (* src = "./core/mpft.v:126.17-126.44" *) _010_;
  assign _001_ = value0 & (* src = "./core/mpft.v:142.26-142.46" *) value0_wprs;
  assign _002_ = value1 & (* src = "./core/mpft.v:143.26-143.46" *) value1_wprs;
  assign _003_ = value2 & (* src = "./core/mpft.v:144.26-144.46" *) value2_wprs;
  assign _004_ = value3 & (* src = "./core/mpft.v:145.26-145.46" *) value3_wprs;
  assign _005_ = value4 & (* src = "./core/mpft.v:146.26-146.46" *) value4_wprs;
  (* src = "./core/mpft.v:134.4-148.7" *)
  always_ff @(posedge clk)
    if (_022_) value0 <= 5'h00;
    else value0 <= _045_;
  (* src = "./core/mpft.v:134.4-148.7" *)
  always_ff @(posedge clk)
    if (_022_) value1 <= 5'h00;
    else value1 <= _046_;
  (* src = "./core/mpft.v:134.4-148.7" *)
  always_ff @(posedge clk)
    if (_022_) value2 <= 5'h00;
    else value2 <= _047_;
  (* src = "./core/mpft.v:134.4-148.7" *)
  always_ff @(posedge clk)
    if (_022_) value3 <= 5'h00;
    else value3 <= _048_;
  (* src = "./core/mpft.v:134.4-148.7" *)
  always_ff @(posedge clk)
    if (_022_) value4 <= 5'h00;
    else value4 <= _049_;
  (* src = "./core/mpft.v:122.4-132.7" *)
  always_ff @(posedge clk)
    if (_022_) mpft_valid <= 5'h00;
    else mpft_valid <= _037_;
  assign \__MUX_ternary/core/mpftv101848__WIRE_eq/core/mpftv101847_Y  = setspec2_tag == (* src = "./core/mpft.v:101.11-101.35" *) 5'h08;
  assign \__MUX_ternary/core/mpftv106856__WIRE_eq/core/mpftv106855_Y  = setspec1_tag == (* src = "./core/mpft.v:106.11-106.35" *) 5'h10;
  assign \__MUX_ternary/core/mpftv109863__WIRE_eq/core/mpftv109862_Y  = setspec2_tag == (* src = "./core/mpft.v:109.11-109.35" *) 5'h10;
  assign \__MUX_ternary/core/mpftv74796__WIRE_eq/core/mpftv74795_Y  = setspec1_tag == (* src = "./core/mpft.v:74.11-74.35" *) 5'h01;
  assign \__MUX_ternary/core/mpftv77803__WIRE_eq/core/mpftv77802_Y  = setspec2_tag == (* src = "./core/mpft.v:77.11-77.35" *) 5'h01;
  assign \__MUX_ternary/core/mpftv82811__WIRE_eq/core/mpftv82810_Y  = setspec1_tag == (* src = "./core/mpft.v:82.11-82.35" *) 5'h02;
  assign \__MUX_ternary/core/mpftv85818__WIRE_eq/core/mpftv85817_Y  = setspec2_tag == (* src = "./core/mpft.v:85.11-85.35" *) 5'h02;
  assign \__MUX_ternary/core/mpftv90826__WIRE_eq/core/mpftv90825_Y  = setspec1_tag == (* src = "./core/mpft.v:90.11-90.35" *) 5'h04;
  assign \__MUX_ternary/core/mpftv93833__WIRE_eq/core/mpftv93832_Y  = setspec2_tag == (* src = "./core/mpft.v:93.11-93.35" *) 5'h04;
  assign \__MUX_ternary/core/mpftv98841__WIRE_eq/core/mpftv98840_Y  = setspec1_tag == (* src = "./core/mpft.v:98.11-98.35" *) 5'h08;
  assign \__MUX_ternary/core/mpftv104858__WIRE_logic_or/core/mpftv104854_Y  = _006_ || (* src = "./core/mpft.v:104.8-104.40" *) _007_;
  assign \__MUX_ternary/core/mpftv107865__WIRE_logic_or/core/mpftv107861_Y  = _008_ || (* src = "./core/mpft.v:107.8-107.40" *) _009_;
  assign \__MUX_ternary/core/mpftv72798__WIRE_logic_or/core/mpftv72794_Y  = _011_ || (* src = "./core/mpft.v:72.8-72.40" *) _007_;
  assign \__MUX_ternary/core/mpftv75805__WIRE_logic_or/core/mpftv75801_Y  = _012_ || (* src = "./core/mpft.v:75.8-75.40" *) _009_;
  assign \__MUX_ternary/core/mpftv80813__WIRE_logic_or/core/mpftv80809_Y  = _013_ || (* src = "./core/mpft.v:80.8-80.40" *) _007_;
  assign \__MUX_ternary/core/mpftv83820__WIRE_logic_or/core/mpftv83816_Y  = _014_ || (* src = "./core/mpft.v:83.8-83.40" *) _009_;
  assign \__MUX_ternary/core/mpftv88828__WIRE_logic_or/core/mpftv88824_Y  = _015_ || (* src = "./core/mpft.v:88.8-88.40" *) _007_;
  assign \__MUX_ternary/core/mpftv91835__WIRE_logic_or/core/mpftv91831_Y  = _016_ || (* src = "./core/mpft.v:91.8-91.40" *) _009_;
  assign \__MUX_ternary/core/mpftv96843__WIRE_logic_or/core/mpftv96839_Y  = _017_ || (* src = "./core/mpft.v:96.8-96.40" *) _007_;
  assign \__MUX_ternary/core/mpftv99850__WIRE_logic_or/core/mpftv99846_Y  = _018_ || (* src = "./core/mpft.v:99.8-99.40" *) _009_;
  assign _006_ = ~ (* src = "./core/mpft.v:104.8-104.24" *) setspec1_tag[4];
  assign _007_ = ~ (* src = "./core/mpft.v:104.28-104.40" *) setspec1_en;
  assign _008_ = ~ (* src = "./core/mpft.v:107.8-107.24" *) setspec2_tag[4];
  assign _009_ = ~ (* src = "./core/mpft.v:107.28-107.40" *) setspec2_en;
  assign _010_ = ~ (* src = "./core/mpft.v:126.30-126.44" *) prsuccess_tag;
  assign _011_ = ~ (* src = "./core/mpft.v:72.8-72.24" *) setspec1_tag[0];
  assign _012_ = ~ (* src = "./core/mpft.v:75.8-75.24" *) setspec2_tag[0];
  assign _013_ = ~ (* src = "./core/mpft.v:80.8-80.24" *) setspec1_tag[1];
  assign _014_ = ~ (* src = "./core/mpft.v:83.8-83.24" *) setspec2_tag[1];
  assign _015_ = ~ (* src = "./core/mpft.v:88.8-88.24" *) setspec1_tag[2];
  assign _016_ = ~ (* src = "./core/mpft.v:91.8-91.24" *) setspec2_tag[2];
  assign _017_ = ~ (* src = "./core/mpft.v:96.8-96.24" *) setspec1_tag[3];
  assign _018_ = ~ (* src = "./core/mpft.v:99.8-99.24" *) setspec2_tag[3];
  assign _019_ = setspec2_tag | (* src = "./core/mpft.v:100.9-101.55" *) _038_;
  assign value4_wdec = _039_ | (* src = "./core/mpft.v:104.7-109.57" *) _041_;
  assign _020_ = setspec1_tag | (* src = "./core/mpft.v:105.9-106.57" *) _040_;
  assign _021_ = setspec2_tag | (* src = "./core/mpft.v:108.9-109.55" *) _042_;
  assign { _023_[31:5], wdecdata } = mpft_valid | (* src = "./core/mpft.v:128.17-129.42" *) _043_;
  assign _024_ = { _023_[31:5], wdecdata } | (* src = "./core/mpft.v:128.17-130.42" *) _044_;
  assign _022_ = reset | (* src = "./core/mpft.v:135.11-135.25" *) prmiss;
  assign _025_ = value0 | (* src = "./core/mpft.v:142.51-142.71" *) value0_wdec;
  assign _026_ = value1 | (* src = "./core/mpft.v:143.51-143.71" *) value1_wdec;
  assign _027_ = value2 | (* src = "./core/mpft.v:144.51-144.71" *) value2_wdec;
  assign _028_ = value3 | (* src = "./core/mpft.v:145.51-145.71" *) value3_wdec;
  assign _029_ = value4 | (* src = "./core/mpft.v:146.51-146.71" *) value4_wdec;
  assign value0_wdec = _050_ | (* src = "./core/mpft.v:72.7-77.57" *) _052_;
  assign _030_ = setspec1_tag | (* src = "./core/mpft.v:73.9-74.57" *) _051_;
  assign _031_ = setspec2_tag | (* src = "./core/mpft.v:76.9-77.55" *) _053_;
  assign value1_wdec = _054_ | (* src = "./core/mpft.v:80.7-85.57" *) _056_;
  assign _032_ = setspec1_tag | (* src = "./core/mpft.v:81.9-82.57" *) _055_;
  assign _033_ = setspec2_tag | (* src = "./core/mpft.v:84.9-85.55" *) _057_;
  assign value2_wdec = _058_ | (* src = "./core/mpft.v:88.7-93.57" *) _060_;
  assign _034_ = setspec1_tag | (* src = "./core/mpft.v:89.9-90.57" *) _059_;
  assign _035_ = setspec2_tag | (* src = "./core/mpft.v:92.9-93.55" *) _061_;
  assign value3_wdec = _062_ | (* src = "./core/mpft.v:96.7-101.57" *) _064_;
  assign _036_ = setspec1_tag | (* src = "./core/mpft.v:97.9-98.57" *) _063_;
  assign _037_ = prsuccess ? (* full_case = 32'd1 *) (* src = "./core/mpft.v:125.20-125.29|./core/mpft.v:125.16-131.10" *) _000_ : _024_[4:0];
  wire [4:0] _171_ = value0;
  assign mpft_value[0] = _171_[val_idx +: 1];
  wire [4:0] _172_ = value1;
  assign mpft_value[1] = _172_[val_idx +: 1];
  wire [4:0] _173_ = value2;
  assign mpft_value[2] = _173_[val_idx +: 1];
  wire [4:0] _174_ = value3;
  assign mpft_value[3] = _174_[val_idx +: 1];
  wire [4:0] _175_ = value4;
  assign mpft_value[4] = _175_[val_idx +: 1];
  assign _038_ = \__MUX_ternary/core/mpftv101848__WIRE_eq/core/mpftv101847_Y  ? (* src = "./core/mpft.v:101.10-101.54" *) wdecdata : 5'h00;
  assign _039_ = \__MUX_ternary/core/mpftv104858__WIRE_logic_or/core/mpftv104854_Y  ? (* src = "./core/mpft.v:104.8-106.58" *) 5'h00 : _020_;
  assign _040_ = \__MUX_ternary/core/mpftv106856__WIRE_eq/core/mpftv106855_Y  ? (* src = "./core/mpft.v:106.10-106.56" *) mpft_valid : 5'h00;
  assign _041_ = \__MUX_ternary/core/mpftv107865__WIRE_logic_or/core/mpftv107861_Y  ? (* src = "./core/mpft.v:107.8-109.56" *) 5'h00 : _021_;
  assign _042_ = \__MUX_ternary/core/mpftv109863__WIRE_eq/core/mpftv109862_Y  ? (* src = "./core/mpft.v:109.10-109.54" *) wdecdata : 5'h00;
  assign value0_wprs = prsuccess_tag[0] ? (* src = "./core/mpft.v:112.8-112.48" *) 5'h00 : _010_;
  assign value1_wprs = prsuccess_tag[1] ? (* src = "./core/mpft.v:114.8-114.48" *) 5'h00 : _010_;
  assign value2_wprs = prsuccess_tag[2] ? (* src = "./core/mpft.v:116.8-116.48" *) 5'h00 : _010_;
  assign value3_wprs = prsuccess_tag[3] ? (* src = "./core/mpft.v:118.8-118.48" *) 5'h00 : _010_;
  assign value4_wprs = prsuccess_tag[4] ? (* src = "./core/mpft.v:120.8-120.48" *) 5'h00 : _010_;
  assign _043_ = setspec1_en ? (* src = "./core/mpft.v:129.11-129.41" *) { 27'h0000000, setspec1_tag } : 32'd0;
  assign _044_ = setspec2_en ? (* src = "./core/mpft.v:130.11-130.41" *) { 27'h0000000, setspec2_tag } : 32'd0;
  assign _045_ = prsuccess ? (* src = "./core/mpft.v:142.13-142.72" *) _001_ : _025_;
  assign _046_ = prsuccess ? (* src = "./core/mpft.v:143.13-143.72" *) _002_ : _026_;
  assign _047_ = prsuccess ? (* src = "./core/mpft.v:144.13-144.72" *) _003_ : _027_;
  assign _048_ = prsuccess ? (* src = "./core/mpft.v:145.13-145.72" *) _004_ : _028_;
  assign _049_ = prsuccess ? (* src = "./core/mpft.v:146.13-146.72" *) _005_ : _029_;
  assign _050_ = \__MUX_ternary/core/mpftv72798__WIRE_logic_or/core/mpftv72794_Y  ? (* src = "./core/mpft.v:72.8-74.58" *) 5'h00 : _030_;
  assign _051_ = \__MUX_ternary/core/mpftv74796__WIRE_eq/core/mpftv74795_Y  ? (* src = "./core/mpft.v:74.10-74.56" *) mpft_valid : 5'h00;
  assign _052_ = \__MUX_ternary/core/mpftv75805__WIRE_logic_or/core/mpftv75801_Y  ? (* src = "./core/mpft.v:75.8-77.56" *) 5'h00 : _031_;
  assign _053_ = \__MUX_ternary/core/mpftv77803__WIRE_eq/core/mpftv77802_Y  ? (* src = "./core/mpft.v:77.10-77.54" *) wdecdata : 5'h00;
  assign _054_ = \__MUX_ternary/core/mpftv80813__WIRE_logic_or/core/mpftv80809_Y  ? (* src = "./core/mpft.v:80.8-82.58" *) 5'h00 : _032_;
  assign _055_ = \__MUX_ternary/core/mpftv82811__WIRE_eq/core/mpftv82810_Y  ? (* src = "./core/mpft.v:82.10-82.56" *) mpft_valid : 5'h00;
  assign _056_ = \__MUX_ternary/core/mpftv83820__WIRE_logic_or/core/mpftv83816_Y  ? (* src = "./core/mpft.v:83.8-85.56" *) 5'h00 : _033_;
  assign _057_ = \__MUX_ternary/core/mpftv85818__WIRE_eq/core/mpftv85817_Y  ? (* src = "./core/mpft.v:85.10-85.54" *) wdecdata : 5'h00;
  assign _058_ = \__MUX_ternary/core/mpftv88828__WIRE_logic_or/core/mpftv88824_Y  ? (* src = "./core/mpft.v:88.8-90.58" *) 5'h00 : _034_;
  assign _059_ = \__MUX_ternary/core/mpftv90826__WIRE_eq/core/mpftv90825_Y  ? (* src = "./core/mpft.v:90.10-90.56" *) mpft_valid : 5'h00;
  assign _060_ = \__MUX_ternary/core/mpftv91835__WIRE_logic_or/core/mpftv91831_Y  ? (* src = "./core/mpft.v:91.8-93.56" *) 5'h00 : _035_;
  assign _061_ = \__MUX_ternary/core/mpftv93833__WIRE_eq/core/mpftv93832_Y  ? (* src = "./core/mpft.v:93.10-93.54" *) wdecdata : 5'h00;
  assign _062_ = \__MUX_ternary/core/mpftv96843__WIRE_logic_or/core/mpftv96839_Y  ? (* src = "./core/mpft.v:96.8-98.58" *) 5'h00 : _036_;
  assign _063_ = \__MUX_ternary/core/mpftv98841__WIRE_eq/core/mpftv98840_Y  ? (* src = "./core/mpft.v:98.10-98.56" *) mpft_valid : 5'h00;
  assign _064_ = \__MUX_ternary/core/mpftv99850__WIRE_logic_or/core/mpftv99846_Y  ? (* src = "./core/mpft.v:99.8-101.56" *) 5'h00 : _019_;
  (* module_not_derived = 32'd1 *)
  (* src = "./core/mpft.v:46.16-49.6" *)
  tag_decoder td (
    .__MUX_autopmuxtreecc65recursive_mux_generator30234__WIRE_procmux28508_CMP(\tag_decoder-td___MUX_autopmuxtreecc65recursive_mux_generator30234__WIRE_procmux28508_CMP ),
    .__MUX_autopmuxtreecc65recursive_mux_generator30236__WIRE_procmux28511_CMP(\tag_decoder-td___MUX_autopmuxtreecc65recursive_mux_generator30236__WIRE_procmux28511_CMP ),
    .__MUX_autopmuxtreecc65recursive_mux_generator30238__WIRE_procmux28510_CMP(\tag_decoder-td___MUX_autopmuxtreecc65recursive_mux_generator30238__WIRE_procmux28510_CMP ),
    .__MUX_autopmuxtreecc65recursive_mux_generator30242__WIRE_autortlilcc2430Or30241(\tag_decoder-td___MUX_autopmuxtreecc65recursive_mux_generator30242__WIRE_autortlilcc2430Or30241 ),
    .in(value_addr),
    .metaReset_tag_decoder(metaReset_miss_prediction_fix_table),
    .out(val_idx)
  );
  assign \__MUX_ternary/core/mpftv130885__WIRE_setspec2_en  = setspec2_en;
  assign \__MUX_ternary/core/mpftv129882__WIRE_setspec1_en  = setspec1_en;
  assign \__MUX_ternary/core/mpftv112868__WIRE_prsuccess_tag  = prsuccess_tag[0];
  assign __MUX_procmux27353__WIRE_prsuccess = prsuccess;
  assign _023_[4:0] = wdecdata;
endmodule

(* hdlname = "\\multiplier" *)
(* src = "./core/multiplier.v:32.1-62.10" *)
module multiplier(src1, src2, src1_signed, src2_signed, sel_lohi, result, \mux_4x1-mxres___MUX_autopmuxtreecc65recursive_mux_generator30222__WIRE_procmux28406_CMP , \mux_4x1-mxres___MUX_autopmuxtreecc65recursive_mux_generator30224__WIRE_procmux28408_CMP , \mux_4x1-mxres___MUX_autopmuxtreecc65recursive_mux_generator30228__WIRE_autortlilcc2430Or30227 , \__MUX_ternary/core/multiplierv607843__WIRE_sel_lohi , metaReset_multiplier);
  (* multiplier = 32'd1 *)
  (* mux_wire = 32'd1 *)
  output \__MUX_ternary/core/multiplierv607843__WIRE_sel_lohi ;
  wire \__MUX_ternary/core/multiplierv607843__WIRE_sel_lohi ;
  (* meta_reset = 32'd1 *)
  input metaReset_multiplier;
  wire metaReset_multiplier;
  (* mux_4x1 = 32'd1 *)
  (* mux_wire = 32'd1 *)
  output \mux_4x1-mxres___MUX_autopmuxtreecc65recursive_mux_generator30222__WIRE_procmux28406_CMP ;
  wire \mux_4x1-mxres___MUX_autopmuxtreecc65recursive_mux_generator30222__WIRE_procmux28406_CMP ;
  (* mux_4x1 = 32'd1 *)
  (* mux_wire = 32'd1 *)
  output \mux_4x1-mxres___MUX_autopmuxtreecc65recursive_mux_generator30224__WIRE_procmux28408_CMP ;
  wire \mux_4x1-mxres___MUX_autopmuxtreecc65recursive_mux_generator30224__WIRE_procmux28408_CMP ;
  (* mux_4x1 = 32'd1 *)
  (* mux_wire = 32'd1 *)
  output \mux_4x1-mxres___MUX_autopmuxtreecc65recursive_mux_generator30228__WIRE_autortlilcc2430Or30227 ;
  wire \mux_4x1-mxres___MUX_autopmuxtreecc65recursive_mux_generator30228__WIRE_autortlilcc2430Or30227 ;
  (* src = "./core/multiplier.v:49.27-49.30" *)
  wire [63:0] res;
  (* src = "./core/multiplier.v:44.33-44.39" *)
  wire [63:0] res_ss;
  (* src = "./core/multiplier.v:45.33-45.39" *)
  wire [63:0] res_su;
  (* src = "./core/multiplier.v:46.33-46.39" *)
  wire [63:0] res_us;
  (* src = "./core/multiplier.v:47.33-47.39" *)
  wire [63:0] res_uu;
  (* src = "./core/multiplier.v:38.31-38.37" *)
  output [31:0] result;
  wire [31:0] result;
  (* src = "./core/multiplier.v:37.23-37.31" *)
  input sel_lohi;
  wire sel_lohi;
  (* src = "./core/multiplier.v:33.32-33.36" *)
  input [31:0] src1;
  wire [31:0] src1;
  (* src = "./core/multiplier.v:35.23-35.34" *)
  input src1_signed;
  wire src1_signed;
  (* src = "./core/multiplier.v:34.32-34.36" *)
  input [31:0] src2;
  wire [31:0] src2;
  (* src = "./core/multiplier.v:36.23-36.34" *)
  input src2_signed;
  wire src2_signed;
  assign res_ss = $signed(src1) * (* src = "./core/multiplier.v:44.42-44.53" *) $signed(src2);
  assign res_su = $signed(src1) * (* src = "./core/multiplier.v:45.42-45.60" *) $signed({ 1'h0, src2 });
  assign res_us = $signed({ 1'h0, src1 }) * (* src = "./core/multiplier.v:46.42-46.60" *) $signed(src2);
  assign res_uu = $signed({ 1'h0, src1 }) * (* src = "./core/multiplier.v:47.42-47.67" *) $signed({ 1'h0, src2 });
  assign result = sel_lohi ? (* src = "./core/multiplier.v:60.20-60.56" *) res[63:32] : res[31:0];
  (* module_not_derived = 32'd1 *)
  (* src = "./core/multiplier.v:51.12-58.5" *)
  mux_4x1 mxres (
    .__MUX_autopmuxtreecc65recursive_mux_generator30222__WIRE_procmux28406_CMP(\mux_4x1-mxres___MUX_autopmuxtreecc65recursive_mux_generator30222__WIRE_procmux28406_CMP ),
    .__MUX_autopmuxtreecc65recursive_mux_generator30224__WIRE_procmux28408_CMP(\mux_4x1-mxres___MUX_autopmuxtreecc65recursive_mux_generator30224__WIRE_procmux28408_CMP ),
    .__MUX_autopmuxtreecc65recursive_mux_generator30228__WIRE_autortlilcc2430Or30227(\mux_4x1-mxres___MUX_autopmuxtreecc65recursive_mux_generator30228__WIRE_autortlilcc2430Or30227 ),
    .dat0(res_uu),
    .dat1(res_us),
    .dat2(res_su),
    .dat3(res_ss),
    .metaReset_mux_4x1(metaReset_multiplier),
    .out(res),
    .sel({ src1_signed, src2_signed })
  );
  assign \__MUX_ternary/core/multiplierv607843__WIRE_sel_lohi  = sel_lohi;
endmodule

(* hdlname = "\\mux_4x1" *)
(* src = "./core/multiplier.v:5.1-29.10" *)
module mux_4x1(sel, dat0, dat1, dat2, dat3, out, __MUX_autopmuxtreecc65recursive_mux_generator30228__WIRE_autortlilcc2430Or30227, __MUX_autopmuxtreecc65recursive_mux_generator30224__WIRE_procmux28408_CMP, __MUX_autopmuxtreecc65recursive_mux_generator30222__WIRE_procmux28406_CMP, metaReset_mux_4x1);
  wire [63:0] _0_;
  wire [63:0] _1_;
  wire _2_;
  (* mux_4x1 = 32'd1 *)
  (* mux_wire = 32'd1 *)
  output __MUX_autopmuxtreecc65recursive_mux_generator30222__WIRE_procmux28406_CMP;
  wire __MUX_autopmuxtreecc65recursive_mux_generator30222__WIRE_procmux28406_CMP;
  (* mux_4x1 = 32'd1 *)
  (* mux_wire = 32'd1 *)
  output __MUX_autopmuxtreecc65recursive_mux_generator30224__WIRE_procmux28408_CMP;
  wire __MUX_autopmuxtreecc65recursive_mux_generator30224__WIRE_procmux28408_CMP;
  (* mux_4x1 = 32'd1 *)
  (* mux_wire = 32'd1 *)
  output __MUX_autopmuxtreecc65recursive_mux_generator30228__WIRE_autortlilcc2430Or30227;
  wire __MUX_autopmuxtreecc65recursive_mux_generator30228__WIRE_autortlilcc2430Or30227;
  (* src = "./core/multiplier.v:7.31-7.35" *)
  input [63:0] dat0;
  wire [63:0] dat0;
  (* src = "./core/multiplier.v:8.31-8.35" *)
  input [63:0] dat1;
  wire [63:0] dat1;
  (* src = "./core/multiplier.v:9.31-9.35" *)
  input [63:0] dat2;
  wire [63:0] dat2;
  (* src = "./core/multiplier.v:10.31-10.35" *)
  input [63:0] dat3;
  wire [63:0] dat3;
  (* meta_reset = 32'd1 *)
  input metaReset_mux_4x1;
  wire metaReset_mux_4x1;
  (* src = "./core/multiplier.v:11.31-11.34" *)
  output [63:0] out;
  wire [63:0] out;
  (* src = "./core/multiplier.v:6.31-6.34" *)
  input [1:0] sel;
  wire [1:0] sel;
  assign __MUX_autopmuxtreecc65recursive_mux_generator30228__WIRE_autortlilcc2430Or30227 = _2_ | __MUX_autopmuxtreecc65recursive_mux_generator30222__WIRE_procmux28406_CMP;
  assign _0_ = __MUX_autopmuxtreecc65recursive_mux_generator30222__WIRE_procmux28406_CMP ? dat3 : dat2;
  assign _1_ = __MUX_autopmuxtreecc65recursive_mux_generator30224__WIRE_procmux28408_CMP ? dat1 : dat0;
  assign out = __MUX_autopmuxtreecc65recursive_mux_generator30228__WIRE_autortlilcc2430Or30227 ? _0_ : _1_;
  assign __MUX_autopmuxtreecc65recursive_mux_generator30222__WIRE_procmux28406_CMP = sel == (* full_case = 32'd1 *) (* src = "./core/multiplier.v:0.0-0.0|./core/multiplier.v:14.7-27.14" *) 2'h3;
  assign _2_ = sel == (* full_case = 32'd1 *) (* src = "./core/multiplier.v:0.0-0.0|./core/multiplier.v:14.7-27.14" *) 2'h2;
  assign __MUX_autopmuxtreecc65recursive_mux_generator30224__WIRE_procmux28408_CMP = sel == (* full_case = 32'd1 *) (* src = "./core/multiplier.v:0.0-0.0|./core/multiplier.v:14.7-27.14" *) 2'h1;
endmodule

(* dynports =  1  *)
(* hdlname = "\\oldest_finder8" *)
(* src = "./core/oldest_finder.v:68.1-113.10" *)
module oldest_finder8(entvec, valvec, oldent, oldval, \paramod77a63bcc04b3cdcea8fdcca892dc5f720f2e7465oldest_finder4-of4_2_paramod77a63bcc04b3cdcea8fdcca892dc5f720f2e7465oldest_finder2-of2_1___MUX_ternary/core/oldest_finderv207774__WIRE_lt/core/oldest_finderv207773_Y , \paramod77a63bcc04b3cdcea8fdcca892dc5f720f2e7465oldest_finder4-of4_2_paramod77a63bcc04b3cdcea8fdcca892dc5f720f2e7465oldest_finder2-of2_2___MUX_ternary/core/oldest_finderv207774__WIRE_lt/core/oldest_finderv207773_Y , \paramod77a63bcc04b3cdcea8fdcca892dc5f720f2e7465oldest_finder4-of4_2_paramod77a63bcc04b3cdcea8fdcca892dc5f720f2e7465oldest_finder2-ofmas___MUX_ternary/core/oldest_finderv207774__WIRE_lt/core/oldest_finderv207773_Y , \paramod77a63bcc04b3cdcea8fdcca892dc5f720f2e7465oldest_finder4-of4_1_paramod77a63bcc04b3cdcea8fdcca892dc5f720f2e7465oldest_finder2-of2_1___MUX_ternary/core/oldest_finderv207774__WIRE_lt/core/oldest_finderv207773_Y , \paramod77a63bcc04b3cdcea8fdcca892dc5f720f2e7465oldest_finder4-of4_1_paramod77a63bcc04b3cdcea8fdcca892dc5f720f2e7465oldest_finder2-of2_2___MUX_ternary/core/oldest_finderv207774__WIRE_lt/core/oldest_finderv207773_Y , \paramod77a63bcc04b3cdcea8fdcca892dc5f720f2e7465oldest_finder4-of4_1_paramod77a63bcc04b3cdcea8fdcca892dc5f720f2e7465oldest_finder2-ofmas___MUX_ternary/core/oldest_finderv207774__WIRE_lt/core/oldest_finderv207773_Y , \paramod77a63bcc04b3cdcea8fdcca892dc5f720f2e7465oldest_finder2-ofmas___MUX_ternary/core/oldest_finderv207774__WIRE_lt/core/oldest_finderv207773_Y , metaReset_oldest_finder8);
  (* src = "./core/oldest_finder.v:73.31-73.37" *)
  input [23:0] entvec;
  wire [23:0] entvec;
  (* meta_reset = 32'd1 *)
  input metaReset_oldest_finder8;
  wire metaReset_oldest_finder8;
  (* src = "./core/oldest_finder.v:75.31-75.37" *)
  output [2:0] oldent;
  wire [2:0] oldent;
  (* src = "./core/oldest_finder.v:80.28-80.35" *)
  wire [2:0] oldent1;
  (* src = "./core/oldest_finder.v:81.28-81.35" *)
  wire [2:0] oldent2;
  (* src = "./core/oldest_finder.v:76.31-76.37" *)
  output [7:0] oldval;
  wire [7:0] oldval;
  (* src = "./core/oldest_finder.v:82.28-82.35" *)
  wire [7:0] oldval1;
  (* src = "./core/oldest_finder.v:83.28-83.35" *)
  wire [7:0] oldval2;
  (* \$paramod$77a63bcc04b3cdcea8fdcca892dc5f720f2e7465\oldest_finder2  = 32'd1 *)
  (* mux_wire = 32'd1 *)
  output \paramod77a63bcc04b3cdcea8fdcca892dc5f720f2e7465oldest_finder2-ofmas___MUX_ternary/core/oldest_finderv207774__WIRE_lt/core/oldest_finderv207773_Y ;
  wire \paramod77a63bcc04b3cdcea8fdcca892dc5f720f2e7465oldest_finder2-ofmas___MUX_ternary/core/oldest_finderv207774__WIRE_lt/core/oldest_finderv207773_Y ;
  (* \$paramod$77a63bcc04b3cdcea8fdcca892dc5f720f2e7465\oldest_finder2  = 32'd1 *)
  (* mux_wire = 32'd1 *)
  output \paramod77a63bcc04b3cdcea8fdcca892dc5f720f2e7465oldest_finder4-of4_1_paramod77a63bcc04b3cdcea8fdcca892dc5f720f2e7465oldest_finder2-of2_1___MUX_ternary/core/oldest_finderv207774__WIRE_lt/core/oldest_finderv207773_Y ;
  wire \paramod77a63bcc04b3cdcea8fdcca892dc5f720f2e7465oldest_finder4-of4_1_paramod77a63bcc04b3cdcea8fdcca892dc5f720f2e7465oldest_finder2-of2_1___MUX_ternary/core/oldest_finderv207774__WIRE_lt/core/oldest_finderv207773_Y ;
  (* \$paramod$77a63bcc04b3cdcea8fdcca892dc5f720f2e7465\oldest_finder2  = 32'd1 *)
  (* mux_wire = 32'd1 *)
  output \paramod77a63bcc04b3cdcea8fdcca892dc5f720f2e7465oldest_finder4-of4_1_paramod77a63bcc04b3cdcea8fdcca892dc5f720f2e7465oldest_finder2-of2_2___MUX_ternary/core/oldest_finderv207774__WIRE_lt/core/oldest_finderv207773_Y ;
  wire \paramod77a63bcc04b3cdcea8fdcca892dc5f720f2e7465oldest_finder4-of4_1_paramod77a63bcc04b3cdcea8fdcca892dc5f720f2e7465oldest_finder2-of2_2___MUX_ternary/core/oldest_finderv207774__WIRE_lt/core/oldest_finderv207773_Y ;
  (* \$paramod$77a63bcc04b3cdcea8fdcca892dc5f720f2e7465\oldest_finder2  = 32'd1 *)
  (* mux_wire = 32'd1 *)
  output \paramod77a63bcc04b3cdcea8fdcca892dc5f720f2e7465oldest_finder4-of4_1_paramod77a63bcc04b3cdcea8fdcca892dc5f720f2e7465oldest_finder2-ofmas___MUX_ternary/core/oldest_finderv207774__WIRE_lt/core/oldest_finderv207773_Y ;
  wire \paramod77a63bcc04b3cdcea8fdcca892dc5f720f2e7465oldest_finder4-of4_1_paramod77a63bcc04b3cdcea8fdcca892dc5f720f2e7465oldest_finder2-ofmas___MUX_ternary/core/oldest_finderv207774__WIRE_lt/core/oldest_finderv207773_Y ;
  (* \$paramod$77a63bcc04b3cdcea8fdcca892dc5f720f2e7465\oldest_finder2  = 32'd1 *)
  (* mux_wire = 32'd1 *)
  output \paramod77a63bcc04b3cdcea8fdcca892dc5f720f2e7465oldest_finder4-of4_2_paramod77a63bcc04b3cdcea8fdcca892dc5f720f2e7465oldest_finder2-of2_1___MUX_ternary/core/oldest_finderv207774__WIRE_lt/core/oldest_finderv207773_Y ;
  wire \paramod77a63bcc04b3cdcea8fdcca892dc5f720f2e7465oldest_finder4-of4_2_paramod77a63bcc04b3cdcea8fdcca892dc5f720f2e7465oldest_finder2-of2_1___MUX_ternary/core/oldest_finderv207774__WIRE_lt/core/oldest_finderv207773_Y ;
  (* \$paramod$77a63bcc04b3cdcea8fdcca892dc5f720f2e7465\oldest_finder2  = 32'd1 *)
  (* mux_wire = 32'd1 *)
  output \paramod77a63bcc04b3cdcea8fdcca892dc5f720f2e7465oldest_finder4-of4_2_paramod77a63bcc04b3cdcea8fdcca892dc5f720f2e7465oldest_finder2-of2_2___MUX_ternary/core/oldest_finderv207774__WIRE_lt/core/oldest_finderv207773_Y ;
  wire \paramod77a63bcc04b3cdcea8fdcca892dc5f720f2e7465oldest_finder4-of4_2_paramod77a63bcc04b3cdcea8fdcca892dc5f720f2e7465oldest_finder2-of2_2___MUX_ternary/core/oldest_finderv207774__WIRE_lt/core/oldest_finderv207773_Y ;
  (* \$paramod$77a63bcc04b3cdcea8fdcca892dc5f720f2e7465\oldest_finder2  = 32'd1 *)
  (* mux_wire = 32'd1 *)
  output \paramod77a63bcc04b3cdcea8fdcca892dc5f720f2e7465oldest_finder4-of4_2_paramod77a63bcc04b3cdcea8fdcca892dc5f720f2e7465oldest_finder2-ofmas___MUX_ternary/core/oldest_finderv207774__WIRE_lt/core/oldest_finderv207773_Y ;
  wire \paramod77a63bcc04b3cdcea8fdcca892dc5f720f2e7465oldest_finder4-of4_2_paramod77a63bcc04b3cdcea8fdcca892dc5f720f2e7465oldest_finder2-ofmas___MUX_ternary/core/oldest_finderv207774__WIRE_lt/core/oldest_finderv207773_Y ;
  (* src = "./core/oldest_finder.v:74.31-74.37" *)
  input [63:0] valvec;
  wire [63:0] valvec;
  (* module_not_derived = 32'd1 *)
  (* src = "./core/oldest_finder.v:85.37-93.8" *)
  \$paramod$77a63bcc04b3cdcea8fdcca892dc5f720f2e7465\oldest_finder4  of4_1 (
    .entvec(entvec[11:0]),
    .metaReset_paramod77a63bcc04b3cdcea8fdcca892dc5f720f2e7465oldest_finder4(metaReset_oldest_finder8),
    .oldent(oldent1),
    .oldval(oldval1),
    .\paramod77a63bcc04b3cdcea8fdcca892dc5f720f2e7465oldest_finder2-of2_1___MUX_ternary/core/oldest_finderv207774__WIRE_lt/core/oldest_finderv207773_Y (\paramod77a63bcc04b3cdcea8fdcca892dc5f720f2e7465oldest_finder4-of4_1_paramod77a63bcc04b3cdcea8fdcca892dc5f720f2e7465oldest_finder2-of2_1___MUX_ternary/core/oldest_finderv207774__WIRE_lt/core/oldest_finderv207773_Y ),
    .\paramod77a63bcc04b3cdcea8fdcca892dc5f720f2e7465oldest_finder2-of2_2___MUX_ternary/core/oldest_finderv207774__WIRE_lt/core/oldest_finderv207773_Y (\paramod77a63bcc04b3cdcea8fdcca892dc5f720f2e7465oldest_finder4-of4_1_paramod77a63bcc04b3cdcea8fdcca892dc5f720f2e7465oldest_finder2-of2_2___MUX_ternary/core/oldest_finderv207774__WIRE_lt/core/oldest_finderv207773_Y ),
    .\paramod77a63bcc04b3cdcea8fdcca892dc5f720f2e7465oldest_finder2-ofmas___MUX_ternary/core/oldest_finderv207774__WIRE_lt/core/oldest_finderv207773_Y (\paramod77a63bcc04b3cdcea8fdcca892dc5f720f2e7465oldest_finder4-of4_1_paramod77a63bcc04b3cdcea8fdcca892dc5f720f2e7465oldest_finder2-ofmas___MUX_ternary/core/oldest_finderv207774__WIRE_lt/core/oldest_finderv207773_Y ),
    .valvec(valvec[31:0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./core/oldest_finder.v:95.37-103.8" *)
  \$paramod$77a63bcc04b3cdcea8fdcca892dc5f720f2e7465\oldest_finder4  of4_2 (
    .entvec(entvec[23:12]),
    .metaReset_paramod77a63bcc04b3cdcea8fdcca892dc5f720f2e7465oldest_finder4(metaReset_oldest_finder8),
    .oldent(oldent2),
    .oldval(oldval2),
    .\paramod77a63bcc04b3cdcea8fdcca892dc5f720f2e7465oldest_finder2-of2_1___MUX_ternary/core/oldest_finderv207774__WIRE_lt/core/oldest_finderv207773_Y (\paramod77a63bcc04b3cdcea8fdcca892dc5f720f2e7465oldest_finder4-of4_2_paramod77a63bcc04b3cdcea8fdcca892dc5f720f2e7465oldest_finder2-of2_1___MUX_ternary/core/oldest_finderv207774__WIRE_lt/core/oldest_finderv207773_Y ),
    .\paramod77a63bcc04b3cdcea8fdcca892dc5f720f2e7465oldest_finder2-of2_2___MUX_ternary/core/oldest_finderv207774__WIRE_lt/core/oldest_finderv207773_Y (\paramod77a63bcc04b3cdcea8fdcca892dc5f720f2e7465oldest_finder4-of4_2_paramod77a63bcc04b3cdcea8fdcca892dc5f720f2e7465oldest_finder2-of2_2___MUX_ternary/core/oldest_finderv207774__WIRE_lt/core/oldest_finderv207773_Y ),
    .\paramod77a63bcc04b3cdcea8fdcca892dc5f720f2e7465oldest_finder2-ofmas___MUX_ternary/core/oldest_finderv207774__WIRE_lt/core/oldest_finderv207773_Y (\paramod77a63bcc04b3cdcea8fdcca892dc5f720f2e7465oldest_finder4-of4_2_paramod77a63bcc04b3cdcea8fdcca892dc5f720f2e7465oldest_finder2-ofmas___MUX_ternary/core/oldest_finderv207774__WIRE_lt/core/oldest_finderv207773_Y ),
    .valvec(valvec[63:32])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./core/oldest_finder.v:105.37-111.8" *)
  \$paramod$77a63bcc04b3cdcea8fdcca892dc5f720f2e7465\oldest_finder2  ofmas (
    .\__MUX_ternary/core/oldest_finderv207774__WIRE_lt/core/oldest_finderv207773_Y (\paramod77a63bcc04b3cdcea8fdcca892dc5f720f2e7465oldest_finder2-ofmas___MUX_ternary/core/oldest_finderv207774__WIRE_lt/core/oldest_finderv207773_Y ),
    .entvec({ oldent2, oldent1 }),
    .metaReset_paramod77a63bcc04b3cdcea8fdcca892dc5f720f2e7465oldest_finder2(metaReset_oldest_finder8),
    .oldent(oldent),
    .oldval(oldval),
    .valvec({ oldval2, oldval1 })
  );
endmodule

(* hdlname = "\\pht" *)
(* src = "./core/gshare.v:134.1-173.10" *)
module pht(clk, raddr_if, raddr_ex, waddr_ex, rdata_if, rdata_ex, wdata_ex, we_ex, \paramodb41ad644edc61cb6d0492584caca071e2142e29ctrue_dualport_ram-pht0___MUX_procmux28381__WIRE_wea , \paramodb41ad644edc61cb6d0492584caca071e2142e29ctrue_dualport_ram-pht0___MUX_procmux28372__WIRE_web , \paramodb41ad644edc61cb6d0492584caca071e2142e29ctrue_dualport_ram-pht1___MUX_procmux28381__WIRE_wea , \paramodb41ad644edc61cb6d0492584caca071e2142e29ctrue_dualport_ram-pht1___MUX_procmux28372__WIRE_web , metaReset_pht);
  (* src = "./core/gshare.v:147.13-147.17" *)
  wire _0_;
  (* src = "./core/gshare.v:135.20-135.23" *)
  input clk;
  wire clk;
  (* meta_reset = 32'd1 *)
  input metaReset_pht;
  wire metaReset_pht;
  (* \$paramod$b41ad644edc61cb6d0492584caca071e2142e29c\true_dualport_ram  = 32'd1 *)
  (* mux_wire = 32'd1 *)
  output \paramodb41ad644edc61cb6d0492584caca071e2142e29ctrue_dualport_ram-pht0___MUX_procmux28372__WIRE_web ;
  wire \paramodb41ad644edc61cb6d0492584caca071e2142e29ctrue_dualport_ram-pht0___MUX_procmux28372__WIRE_web ;
  (* \$paramod$b41ad644edc61cb6d0492584caca071e2142e29c\true_dualport_ram  = 32'd1 *)
  (* mux_wire = 32'd1 *)
  output \paramodb41ad644edc61cb6d0492584caca071e2142e29ctrue_dualport_ram-pht0___MUX_procmux28381__WIRE_wea ;
  wire \paramodb41ad644edc61cb6d0492584caca071e2142e29ctrue_dualport_ram-pht0___MUX_procmux28381__WIRE_wea ;
  (* \$paramod$b41ad644edc61cb6d0492584caca071e2142e29c\true_dualport_ram  = 32'd1 *)
  (* mux_wire = 32'd1 *)
  output \paramodb41ad644edc61cb6d0492584caca071e2142e29ctrue_dualport_ram-pht1___MUX_procmux28372__WIRE_web ;
  wire \paramodb41ad644edc61cb6d0492584caca071e2142e29ctrue_dualport_ram-pht1___MUX_procmux28372__WIRE_web ;
  (* \$paramod$b41ad644edc61cb6d0492584caca071e2142e29c\true_dualport_ram  = 32'd1 *)
  (* mux_wire = 32'd1 *)
  output \paramodb41ad644edc61cb6d0492584caca071e2142e29ctrue_dualport_ram-pht1___MUX_procmux28381__WIRE_wea ;
  wire \paramodb41ad644edc61cb6d0492584caca071e2142e29ctrue_dualport_ram-pht1___MUX_procmux28381__WIRE_wea ;
  (* src = "./core/gshare.v:137.25-137.33" *)
  input [9:0] raddr_ex;
  wire [9:0] raddr_ex;
  (* src = "./core/gshare.v:136.25-136.33" *)
  input [9:0] raddr_if;
  wire [9:0] raddr_if;
  (* src = "./core/gshare.v:140.26-140.34" *)
  output [1:0] rdata_ex;
  wire [1:0] rdata_ex;
  (* src = "./core/gshare.v:139.26-139.34" *)
  output [1:0] rdata_if;
  wire [1:0] rdata_if;
  (* src = "./core/gshare.v:138.25-138.33" *)
  input [9:0] waddr_ex;
  wire [9:0] waddr_ex;
  (* src = "./core/gshare.v:141.25-141.33" *)
  input [1:0] wdata_ex;
  wire [1:0] wdata_ex;
  (* src = "./core/gshare.v:142.20-142.25" *)
  input we_ex;
  wire we_ex;
  assign _0_ = ~ (* src = "./core/gshare.v:161.13-161.17" *) clk;
  (* module_not_derived = 32'd1 *)
  (* src = "./core/gshare.v:145.37-157.8" *)
  \$paramod$b41ad644edc61cb6d0492584caca071e2142e29c\true_dualport_ram  pht0 (
    .__MUX_procmux28372__WIRE_web(\paramodb41ad644edc61cb6d0492584caca071e2142e29ctrue_dualport_ram-pht0___MUX_procmux28372__WIRE_web ),
    .__MUX_procmux28381__WIRE_wea(\paramodb41ad644edc61cb6d0492584caca071e2142e29ctrue_dualport_ram-pht0___MUX_procmux28381__WIRE_wea ),
    .addra(raddr_if),
    .addrb(waddr_ex),
    .clka(_0_),
    .clkb(clk),
    .metaReset_paramodb41ad644edc61cb6d0492584caca071e2142e29ctrue_dualport_ram(metaReset_pht),
    .rdataa(rdata_if),
    .wdatab(wdata_ex),
    .wea(1'h0),
    .web(we_ex)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./core/gshare.v:159.37-171.8" *)
  \$paramod$b41ad644edc61cb6d0492584caca071e2142e29c\true_dualport_ram  pht1 (
    .__MUX_procmux28372__WIRE_web(\paramodb41ad644edc61cb6d0492584caca071e2142e29ctrue_dualport_ram-pht1___MUX_procmux28372__WIRE_web ),
    .__MUX_procmux28381__WIRE_wea(\paramodb41ad644edc61cb6d0492584caca071e2142e29ctrue_dualport_ram-pht1___MUX_procmux28381__WIRE_wea ),
    .addra(raddr_ex),
    .addrb(waddr_ex),
    .clka(_0_),
    .clkb(clk),
    .metaReset_paramodb41ad644edc61cb6d0492584caca071e2142e29ctrue_dualport_ram(metaReset_pht),
    .rdataa(rdata_ex),
    .wdatab(wdata_ex),
    .wea(1'h0),
    .web(we_ex)
  );
endmodule

(* hdlname = "\\pipeline" *)
(* top =  1  *)
(* src = "./core/pipeline.v:7.1-1931.10" *)
module pipeline(clk, reset, pc, dmem_wdata, dmem_we, dmem_addr, auto_cover_out, fuzz_in, metaReset);
  (* src = "./core/pipeline.v:1169.16-1169.25" *)
  wire [31:0] _000_;
  (* src = "./core/pipeline.v:1293.28-1293.46" *)
  (* unused_bits = "2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31" *)
  wire [31:0] _001_;
  (* src = "./core/pipeline.v:1383.30-1383.50" *)
  (* unused_bits = "2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31" *)
  wire [31:0] _002_;
  (* src = "./core/pipeline.v:731.53-731.62" *)
  wire [31:0] _003_;
  (* src = "./core/pipeline.v:883.23-883.44" *)
  (* unused_bits = "6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31" *)
  wire [31:0] _004_;
  (* src = "./core/pipeline.v:1148.14-1148.34" *)
  wire _005_;
  (* src = "./core/pipeline.v:1148.14-1148.45" *)
  wire _006_;
  (* src = "./core/pipeline.v:1148.14-1148.58" *)
  wire _007_;
  (* src = "./core/pipeline.v:1149.14-1149.45" *)
  wire _008_;
  (* src = "./core/pipeline.v:1149.14-1149.58" *)
  wire _009_;
  (* src = "./core/pipeline.v:1227.14-1227.58" *)
  wire _010_;
  (* src = "./core/pipeline.v:1228.14-1228.58" *)
  wire _011_;
  (* src = "./core/pipeline.v:1327.15-1327.47" *)
  wire _012_;
  (* src = "./core/pipeline.v:1328.15-1328.47" *)
  wire _013_;
  (* src = "./core/pipeline.v:1416.12-1416.46" *)
  wire _014_;
  (* src = "./core/pipeline.v:1417.12-1417.46" *)
  wire _015_;
  (* src = "./core/pipeline.v:1516.13-1516.44" *)
  wire _016_;
  (* src = "./core/pipeline.v:1517.13-1517.44" *)
  wire _017_;
  (* src = "./core/pipeline.v:1875.20-1875.41" *)
  wire _018_;
  (* src = "./core/pipeline.v:1875.20-1875.53" *)
  wire _019_;
  (* src = "./core/pipeline.v:1877.20-1877.44" *)
  wire _020_;
  (* src = "./core/pipeline.v:1877.20-1877.56" *)
  wire _021_;
  (* src = "./core/pipeline.v:1884.10-1884.41" *)
  wire _022_;
  (* src = "./core/pipeline.v:1892.10-1892.41" *)
  wire _023_;
  (* src = "./core/pipeline.v:546.22-546.42" *)
  wire _024_;
  (* src = "./core/pipeline.v:562.12-562.33" *)
  wire _025_;
  (* src = "./core/pipeline.v:723.17-723.38" *)
  wire _026_;
  (* src = "./core/pipeline.v:723.17-723.51" *)
  wire _027_;
  (* src = "./core/pipeline.v:861.16-861.36" *)
  wire _028_;
  (* src = "./core/pipeline.v:861.16-861.50" *)
  wire _029_;
  (* src = "./core/pipeline.v:862.16-862.36" *)
  wire _030_;
  (* src = "./core/pipeline.v:862.16-862.50" *)
  wire _031_;
  (* src = "./core/pipeline.v:876.16-877.46" *)
  wire [4:0] _032_;
  (* src = "./core/pipeline.v:876.16-878.46" *)
  wire [4:0] _033_;
  (* src = "./core/pipeline.v:879.16-880.46" *)
  wire [4:0] _034_;
  wire _035_;
  wire _036_;
  wire _037_;
  wire _038_;
  wire _039_;
  wire _040_;
  (* src = "./core/pipeline.v:548.37-548.50" *)
  wire _041_;
  (* src = "./core/pipeline.v:550.37-550.50" *)
  wire _042_;
  (* src = "./core/pipeline.v:713.24-713.37" *)
  wire _043_;
  (* src = "./core/pipeline.v:714.26-714.39" *)
  wire _044_;
  (* src = "./core/pipeline.v:748.29-748.60" *)
  wire _045_;
  (* src = "./core/pipeline.v:750.29-750.60" *)
  wire _046_;
  (* src = "./core/pipeline.v:1002.41-1002.52" *)
  wire _047_;
  (* src = "./core/pipeline.v:1005.17-1005.30" *)
  wire _048_;
  (* src = "./core/pipeline.v:1008.40-1008.50" *)
  wire _049_;
  (* src = "./core/pipeline.v:1057.5-1057.22" *)
  wire _050_;
  (* src = "./core/pipeline.v:1078.29-1078.36" *)
  wire _051_;
  (* src = "./core/pipeline.v:1148.14-1148.23" *)
  wire _052_;
  (* src = "./core/pipeline.v:1158.20-1158.34" *)
  wire _053_;
  (* src = "./core/pipeline.v:1159.20-1159.34" *)
  wire _054_;
  (* src = "./core/pipeline.v:1172.20-1172.34" *)
  wire _055_;
  (* src = "./core/pipeline.v:1173.20-1173.34" *)
  wire _056_;
  (* src = "./core/pipeline.v:1198.45-1198.56" *)
  wire _057_;
  (* src = "./core/pipeline.v:1201.45-1201.56" *)
  wire _058_;
  (* src = "./core/pipeline.v:1499.14-1499.24" *)
  wire [1:0] _059_;
  (* src = "./core/pipeline.v:1875.32-1875.41" *)
  wire _060_;
  (* src = "./core/pipeline.v:1884.33-1884.41" *)
  wire _061_;
  (* src = "./core/pipeline.v:1892.33-1892.41" *)
  wire _062_;
  (* src = "./core/pipeline.v:545.22-545.33" *)
  wire _063_;
  (* src = "./core/pipeline.v:548.24-548.32" *)
  wire _064_;
  (* src = "./core/pipeline.v:550.24-550.32" *)
  wire _065_;
  (* src = "./core/pipeline.v:553.38-553.51" *)
  wire _066_;
  (* src = "./core/pipeline.v:723.41-723.51" *)
  wire _067_;
  (* src = "./core/pipeline.v:759.22-759.38" *)
  wire _068_;
  (* src = "./core/pipeline.v:759.41-759.58" *)
  wire _069_;
  (* src = "./core/pipeline.v:760.8-760.24" *)
  wire _070_;
  (* src = "./core/pipeline.v:760.27-760.46" *)
  wire _071_;
  (* src = "./core/pipeline.v:760.49-760.59" *)
  wire _072_;
  (* src = "./core/pipeline.v:877.25-877.35" *)
  wire [4:0] _073_;
  (* src = "./core/pipeline.v:878.25-878.35" *)
  wire [4:0] _074_;
  (* src = "./core/pipeline.v:1002.17-1002.52" *)
  wire _075_;
  (* src = "./core/pipeline.v:1008.17-1008.50" *)
  wire _076_;
  (* src = "./core/pipeline.v:1158.20-1158.48" *)
  wire _077_;
  (* src = "./core/pipeline.v:1159.20-1159.48" *)
  wire _078_;
  (* src = "./core/pipeline.v:1172.20-1172.48" *)
  wire _079_;
  (* src = "./core/pipeline.v:1173.20-1173.48" *)
  wire _080_;
  (* src = "./core/pipeline.v:1198.21-1198.56" *)
  wire _081_;
  (* src = "./core/pipeline.v:1201.21-1201.56" *)
  wire _082_;
  (* src = "./core/pipeline.v:518.11-518.26" *)
  wire _083_;
  (* src = "./core/pipeline.v:617.11-617.26" *)
  wire _084_;
  (* src = "./core/pipeline.v:759.22-759.58" *)
  wire _085_;
  (* src = "./core/pipeline.v:759.22-760.24" *)
  wire _086_;
  (* src = "./core/pipeline.v:759.22-760.46" *)
  wire _087_;
  (* src = "./core/pipeline.v:759.22-760.59" *)
  wire _088_;
  wire _089_;
  wire _090_;
  wire _091_;
  wire _092_;
  wire [31:0] _093_;
  wire [31:0] _094_;
  (* src = "./core/pipeline.v:1151.17-1153.28" *)
  wire [2:0] _095_;
  (* src = "./core/pipeline.v:1330.18-1331.42" *)
  wire [1:0] _096_;
  (* src = "./core/pipeline.v:1419.15-1420.43" *)
  wire [1:0] _097_;
  (* src = "./core/pipeline.v:1519.16-1520.38" *)
  wire _098_;
  (* src = "./core/pipeline.v:1887.19-1887.60" *)
  wire _099_;
  (* src = "./core/pipeline.v:1895.19-1895.60" *)
  wire _100_;
  (* src = "./core/pipeline.v:687.18-687.40" *)
  (* unused_bits = "3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31" *)
  wire [31:0] _101_;
  (* src = "./core/pipeline.v:705.18-705.68" *)
  (* unused_bits = "3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31" *)
  wire [31:0] _102_;
  (* src = "./core/pipeline.v:713.23-713.64" *)
  wire _103_;
  (* src = "./core/pipeline.v:714.25-714.66" *)
  wire _104_;
  (* src = "./core/pipeline.v:731.17-731.63" *)
  wire [31:0] _105_;
  (* src = "./core/pipeline.v:748.15-749.23" *)
  wire _106_;
  (* src = "./core/pipeline.v:750.15-751.23" *)
  wire _107_;
  (* src = "./core/pipeline.v:773.16-773.45" *)
  wire _108_;
  (* src = "./core/pipeline.v:786.16-786.45" *)
  wire _109_;
  (* src = "./core/pipeline.v:799.16-799.45" *)
  wire _110_;
  (* src = "./core/pipeline.v:812.16-812.45" *)
  wire _111_;
  (* src = "./core/pipeline.v:877.10-877.45" *)
  wire [4:0] _112_;
  (* src = "./core/pipeline.v:878.10-878.45" *)
  wire [4:0] _113_;
  (* mux_wire = 32'd1 *)
  (* pipeline = 32'd1 *)
  wire __MUX_procmux28041__WIRE_stall_ID;
  (* mux_wire = 32'd1 *)
  (* pipeline = 32'd1 *)
  wire __MUX_procmux28044__WIRE_prsuccess;
  (* mux_wire = 32'd1 *)
  (* pipeline = 32'd1 *)
  wire __MUX_procmux28363__WIRE_stall_IF;
  (* mux_wire = 32'd1 *)
  (* pipeline = 32'd1 *)
  wire __MUX_procmux28366__WIRE_kill_DP;
  (* mux_wire = 32'd1 *)
  (* pipeline = 32'd1 *)
  wire \__MUX_ternary/core/pipelinev1056148__WIRE_req1_alu ;
  (* mux_wire = 32'd1 *)
  (* pipeline = 32'd1 *)
  wire \__MUX_ternary/core/pipelinev1330225__WIRE_req1_ldst ;
  (* mux_wire = 32'd1 *)
  (* pipeline = 32'd1 *)
  wire \__MUX_ternary/core/pipelinev1419255__WIRE_req1_branch ;
  (* mux_wire = 32'd1 *)
  (* pipeline = 32'd1 *)
  wire \__MUX_ternary/core/pipelinev1519285__WIRE_req1_mul ;
  (* mux_wire = 32'd1 *)
  (* pipeline = 32'd1 *)
  wire \__MUX_ternary/core/pipelinev1698306__WIRE_memoccupy_ld ;
  (* mux_wire = 32'd1 *)
  (* pipeline = 32'd1 *)
  wire \__MUX_ternary/core/pipelinev1887323__WIRE_eq/core/pipelinev1887322_Y ;
  (* mux_wire = 32'd1 *)
  (* pipeline = 32'd1 *)
  wire \__MUX_ternary/core/pipelinev1895331__WIRE_eq/core/pipelinev1895330_Y ;
  (* mux_wire = 32'd1 *)
  (* pipeline = 32'd1 *)
  wire \__MUX_ternary/core/pipelinev54819__WIRE_logic_and/core/pipelinev54818_Y ;
  (* mux_wire = 32'd1 *)
  (* pipeline = 32'd1 *)
  wire \__MUX_ternary/core/pipelinev55023__WIRE_logic_and/core/pipelinev55022_Y ;
  (* mux_wire = 32'd1 *)
  (* pipeline = 32'd1 *)
  wire \__MUX_ternary/core/pipelinev68734__WIRE_inv1_if ;
  (* mux_wire = 32'd1 *)
  (* pipeline = 32'd1 *)
  wire \__MUX_ternary/core/pipelinev70538__WIRE_or/core/pipelinev70536_Y ;
  (* mux_wire = 32'd1 *)
  (* pipeline = 32'd1 *)
  wire \__MUX_ternary/core/pipelinev71341__WIRE_logic_and/core/pipelinev71340_Y ;
  (* mux_wire = 32'd1 *)
  (* pipeline = 32'd1 *)
  wire \__MUX_ternary/core/pipelinev71444__WIRE_logic_and/core/pipelinev71443_Y ;
  (* mux_wire = 32'd1 *)
  (* pipeline = 32'd1 *)
  wire \__MUX_ternary/core/pipelinev73153__WIRE_branchvalid1 ;
  (* mux_wire = 32'd1 *)
  (* pipeline = 32'd1 *)
  wire \__MUX_ternary/core/pipelinev74858__WIRE_logic_and/core/pipelinev74857_Y ;
  (* mux_wire = 32'd1 *)
  (* pipeline = 32'd1 *)
  wire \__MUX_ternary/core/pipelinev75061__WIRE_logic_and/core/pipelinev75060_Y ;
  (* mux_wire = 32'd1 *)
  (* pipeline = 32'd1 *)
  wire \__MUX_ternary/core/pipelinev77374__WIRE_eq/core/pipelinev77373_Y ;
  (* mux_wire = 32'd1 *)
  (* pipeline = 32'd1 *)
  wire \__MUX_ternary/core/pipelinev78676__WIRE_eq/core/pipelinev78675_Y ;
  (* mux_wire = 32'd1 *)
  (* pipeline = 32'd1 *)
  wire \__MUX_ternary/core/pipelinev79978__WIRE_eq/core/pipelinev79977_Y ;
  (* mux_wire = 32'd1 *)
  (* pipeline = 32'd1 *)
  wire \__MUX_ternary/core/pipelinev81280__WIRE_eq/core/pipelinev81279_Y ;
  (* mux_wire = 32'd1 *)
  (* pipeline = 32'd1 *)
  wire \__MUX_ternary/core/pipelinev87790__WIRE_isbranch1_id ;
  (* mux_wire = 32'd1 *)
  (* pipeline = 32'd1 *)
  wire \__MUX_ternary/core/pipelinev88096__WIRE_isbranch2_id ;
  (* src = "./core/pipeline.v:184.11-184.19" *)
  wire abusy1_1;
  (* src = "./core/pipeline.v:186.11-186.19" *)
  wire abusy1_2;
  (* src = "./core/pipeline.v:185.11-185.19" *)
  wire abusy2_1;
  (* src = "./core/pipeline.v:187.11-187.19" *)
  wire abusy2_2;
  (* src = "./core/pipeline.v:180.18-180.25" *)
  wire [31:0] adat1_1;
  (* src = "./core/pipeline.v:182.18-182.25" *)
  wire [31:0] adat1_2;
  (* src = "./core/pipeline.v:181.18-181.25" *)
  wire [31:0] adat2_1;
  (* src = "./core/pipeline.v:183.18-183.25" *)
  wire [31:0] adat2_2;
  (* alloc_issue_ino = 32'd1 *)
  (* mux_wire = 32'd1 *)
  wire \alloc_issue_ino-ai_branch___MUX_procmux25394__WIRE_logic_and/core/alloc_issue_inov912443_Y ;
  (* alloc_issue_ino = 32'd1 *)
  (* mux_wire = 32'd1 *)
  wire \alloc_issue_ino-ai_branch___MUX_procmux25397__WIRE_prmiss ;
  (* alloc_issue_ino = 32'd1 *)
  (* mux_wire = 32'd1 *)
  wire \alloc_issue_ino-ai_branch___MUX_ternary/core/alloc_issue_inov752412__WIRE_notfull ;
  (* alloc_issue_ino = 32'd1 *)
  (* mux_wire = 32'd1 *)
  wire \alloc_issue_ino-ai_branch___MUX_ternary/core/alloc_issue_inov762410__WIRE_logic_and/core/alloc_issue_inov762407_Y ;
  (* alloc_issue_ino = 32'd1 *)
  (* mux_wire = 32'd1 *)
  wire \alloc_issue_ino-ai_branch___MUX_ternary/core/alloc_issue_inov812430__WIRE_eq/core/alloc_issue_inov812418_Y ;
  (* alloc_issue_ino = 32'd1 *)
  (* mux_wire = 32'd1 *)
  wire \alloc_issue_ino-ai_branch___MUX_ternary/core/alloc_issue_inov822422__WIRE_shiftx/core/alloc_issue_inov02420_Y ;
  (* alloc_issue_ino = 32'd1 *)
  (* mux_wire = 32'd1 *)
  wire \alloc_issue_ino-ai_branch___MUX_ternary/core/alloc_issue_inov822429__WIRE_eq/core/alloc_issue_inov822419_Y ;
  (* alloc_issue_ino = 32'd1 *)
  (* mux_wire = 32'd1 *)
  wire \alloc_issue_ino-ai_branch___MUX_ternary/core/alloc_issue_inov832428__WIRE_logic_and/core/alloc_issue_inov832427_Y ;
  (* alloc_issue_ino = 32'd1 *)
  (* mux_wire = 32'd1 *)
  wire \alloc_issue_ino-ai_branch___MUX_ternary/core/alloc_issue_inov892440__WIRE_notfull_next ;
  (* alloc_issue_ino = 32'd1 *)
  (* mux_wire = 32'd1 *)
  wire \alloc_issue_ino-ai_branch___MUX_ternary/core/alloc_issue_inov902438__WIRE_logic_and/core/alloc_issue_inov902435_Y ;
  (* \$paramod$62c2b41c5f43dddccc2ec3acfbebd392b1d8b932\search_begin  = 32'd1 *)
  (* mux_wire = 32'd1 *)
  wire \alloc_issue_ino-ai_branch_paramod62c2b41c5f43dddccc2ec3acfbebd392b1d8b932search_begin-sb1___MUX_procmux7931__WIRE_in ;
  (* \$paramod$62c2b41c5f43dddccc2ec3acfbebd392b1d8b932\search_begin  = 32'd1 *)
  (* mux_wire = 32'd1 *)
  wire \alloc_issue_ino-ai_branch_paramod62c2b41c5f43dddccc2ec3acfbebd392b1d8b932search_begin-snb0___MUX_procmux7931__WIRE_in ;
  (* \$paramod$62c2b41c5f43dddccc2ec3acfbebd392b1d8b932\search_begin  = 32'd1 *)
  (* mux_wire = 32'd1 *)
  wire \alloc_issue_ino-ai_branch_paramod62c2b41c5f43dddccc2ec3acfbebd392b1d8b932search_begin-snb1___MUX_procmux7931__WIRE_in ;
  (* \$paramod$62c2b41c5f43dddccc2ec3acfbebd392b1d8b932\search_end  = 32'd1 *)
  (* mux_wire = 32'd1 *)
  wire \alloc_issue_ino-ai_branch_paramod62c2b41c5f43dddccc2ec3acfbebd392b1d8b932search_end-se0___MUX_procmux29119__WIRE_in ;
  (* \$paramod$62c2b41c5f43dddccc2ec3acfbebd392b1d8b932\search_end  = 32'd1 *)
  (* mux_wire = 32'd1 *)
  wire \alloc_issue_ino-ai_branch_paramod62c2b41c5f43dddccc2ec3acfbebd392b1d8b932search_end-se1___MUX_procmux29119__WIRE_in ;
  (* \$paramod$62c2b41c5f43dddccc2ec3acfbebd392b1d8b932\search_end  = 32'd1 *)
  (* mux_wire = 32'd1 *)
  wire \alloc_issue_ino-ai_branch_paramod62c2b41c5f43dddccc2ec3acfbebd392b1d8b932search_end-sne1___MUX_procmux29119__WIRE_in ;
  (* src = "./core/pipeline.v:168.11-168.20" *)
  wire alloc_rrf;
  (* src = "./core/pipeline.v:249.14-249.29" *)
  wire allocatable_alu;
  (* src = "./core/pipeline.v:310.18-310.36" *)
  wire allocatable_branch;
  (* src = "./core/pipeline.v:291.18-291.34" *)
  wire allocatable_ldst;
  (* src = "./core/pipeline.v:333.18-333.33" *)
  wire allocatable_mul;
  (* src = "./core/pipeline.v:232.15-232.28" *)
  wire [3:0] allocent1_alu;
  (* src = "./core/pipeline.v:302.18-302.34" *)
  wire [1:0] allocent1_branch;
  (* src = "./core/pipeline.v:283.20-283.34" *)
  wire [1:0] allocent1_ldst;
  (* src = "./core/pipeline.v:326.23-326.36" *)
  wire allocent1_mul;
  (* src = "./core/pipeline.v:233.15-233.28" *)
  wire [3:0] allocent2_alu;
  (* src = "./core/pipeline.v:303.18-303.34" *)
  wire [1:0] allocent2_branch;
  (* src = "./core/pipeline.v:284.20-284.34" *)
  wire [1:0] allocent2_ldst;
  (* src = "./core/pipeline.v:327.23-327.36" *)
  wire allocent2_mul;
  (* src = "./core/pipeline.v:58.20-58.28" *)
  wire [3:0] alu_op_1;
  (* src = "./core/pipeline.v:108.17-108.28" *)
  reg [3:0] alu_op_1_id;
  (* src = "./core/pipeline.v:77.18-77.26" *)
  wire [3:0] alu_op_2;
  (* src = "./core/pipeline.v:127.17-127.28" *)
  reg [3:0] alu_op_2_id;
  (* src = "./core/pipeline.v:266.20-266.31" *)
  wire [3:0] alu_op_alu1;
  (* src = "./core/pipeline.v:279.20-279.31" *)
  wire [3:0] alu_op_alu2;
  (* src = "./core/pipeline.v:318.20-318.33" *)
  wire [3:0] alu_op_branch;
  (* \$paramod$969f17d2f9fe45df2da2b0b1cf17496215fb7ed9\ram_sync_nolatch_4r2w  = 32'd1 *)
  (* mux_wire = 32'd1 *)
  wire \arf-aregfile_paramod969f17d2f9fe45df2da2b0b1cf17496215fb7ed9ram_sync_nolatch_4r2w-regfile___MUX_procmux8027__WIRE_we2 ;
  (* \$paramod$969f17d2f9fe45df2da2b0b1cf17496215fb7ed9\ram_sync_nolatch_4r2w  = 32'd1 *)
  (* mux_wire = 32'd1 *)
  wire \arf-aregfile_paramod969f17d2f9fe45df2da2b0b1cf17496215fb7ed9ram_sync_nolatch_4r2w-regfile___MUX_procmux8036__WIRE_we1 ;
  (* mux_wire = 32'd1 *)
  (* renaming_table = 32'd1 *)
  wire \arf-aregfile_renaming_table-rt___MUX_procmux10013__WIRE_settagbusy1 ;
  (* mux_wire = 32'd1 *)
  (* renaming_table = 32'd1 *)
  wire \arf-aregfile_renaming_table-rt___MUX_procmux10016__WIRE_prmiss ;
  (* mux_wire = 32'd1 *)
  (* renaming_table = 32'd1 *)
  wire \arf-aregfile_renaming_table-rt___MUX_procmux10019__WIRE_prsuccess ;
  (* mux_wire = 32'd1 *)
  (* renaming_table = 32'd1 *)
  wire \arf-aregfile_renaming_table-rt___MUX_procmux11502__WIRE_eq/core/arfv4564771_Y ;
  (* mux_wire = 32'd1 *)
  (* renaming_table = 32'd1 *)
  wire \arf-aregfile_renaming_table-rt___MUX_procmux12360__WIRE_eq/core/arfv4554768_Y ;
  (* mux_wire = 32'd1 *)
  (* renaming_table = 32'd1 *)
  wire \arf-aregfile_renaming_table-rt___MUX_procmux13116__WIRE_eq/core/arfv4544765_Y ;
  (* mux_wire = 32'd1 *)
  (* renaming_table = 32'd1 *)
  wire \arf-aregfile_renaming_table-rt___MUX_procmux13764__WIRE_eq/core/arfv4534762_Y ;
  (* mux_wire = 32'd1 *)
  (* renaming_table = 32'd1 *)
  wire \arf-aregfile_renaming_table-rt___MUX_procmux14304__WIRE_eq/core/arfv4524759_Y ;
  (* mux_wire = 32'd1 *)
  (* renaming_table = 32'd1 *)
  wire \arf-aregfile_renaming_table-rt___MUX_procmux20441__WIRE_clearbusy2_4 ;
  (* mux_wire = 32'd1 *)
  (* renaming_table = 32'd1 *)
  wire \arf-aregfile_renaming_table-rt___MUX_procmux20489__WIRE_clearbusy1_4 ;
  (* mux_wire = 32'd1 *)
  (* renaming_table = 32'd1 *)
  wire \arf-aregfile_renaming_table-rt___MUX_procmux20537__WIRE_setbusy2_4 ;
  (* mux_wire = 32'd1 *)
  (* renaming_table = 32'd1 *)
  wire \arf-aregfile_renaming_table-rt___MUX_procmux20585__WIRE_setbusy1_4 ;
  (* mux_wire = 32'd1 *)
  (* renaming_table = 32'd1 *)
  wire \arf-aregfile_renaming_table-rt___MUX_procmux20633__WIRE_clearbusy2_3 ;
  (* mux_wire = 32'd1 *)
  (* renaming_table = 32'd1 *)
  wire \arf-aregfile_renaming_table-rt___MUX_procmux20681__WIRE_clearbusy1_3 ;
  (* mux_wire = 32'd1 *)
  (* renaming_table = 32'd1 *)
  wire \arf-aregfile_renaming_table-rt___MUX_procmux20729__WIRE_setbusy2_3 ;
  (* mux_wire = 32'd1 *)
  (* renaming_table = 32'd1 *)
  wire \arf-aregfile_renaming_table-rt___MUX_procmux20777__WIRE_setbusy1_3 ;
  (* mux_wire = 32'd1 *)
  (* renaming_table = 32'd1 *)
  wire \arf-aregfile_renaming_table-rt___MUX_procmux20825__WIRE_clearbusy2_2 ;
  (* mux_wire = 32'd1 *)
  (* renaming_table = 32'd1 *)
  wire \arf-aregfile_renaming_table-rt___MUX_procmux20873__WIRE_clearbusy1_2 ;
  (* mux_wire = 32'd1 *)
  (* renaming_table = 32'd1 *)
  wire \arf-aregfile_renaming_table-rt___MUX_procmux20921__WIRE_setbusy2_2 ;
  (* mux_wire = 32'd1 *)
  (* renaming_table = 32'd1 *)
  wire \arf-aregfile_renaming_table-rt___MUX_procmux20969__WIRE_setbusy1_2 ;
  (* mux_wire = 32'd1 *)
  (* renaming_table = 32'd1 *)
  wire \arf-aregfile_renaming_table-rt___MUX_procmux21017__WIRE_clearbusy2_1 ;
  (* mux_wire = 32'd1 *)
  (* renaming_table = 32'd1 *)
  wire \arf-aregfile_renaming_table-rt___MUX_procmux21065__WIRE_clearbusy1_1 ;
  (* mux_wire = 32'd1 *)
  (* renaming_table = 32'd1 *)
  wire \arf-aregfile_renaming_table-rt___MUX_procmux21113__WIRE_setbusy2_1 ;
  (* mux_wire = 32'd1 *)
  (* renaming_table = 32'd1 *)
  wire \arf-aregfile_renaming_table-rt___MUX_procmux21161__WIRE_setbusy1_1 ;
  (* mux_wire = 32'd1 *)
  (* renaming_table = 32'd1 *)
  wire \arf-aregfile_renaming_table-rt___MUX_procmux21209__WIRE_clearbusy2_0 ;
  (* mux_wire = 32'd1 *)
  (* renaming_table = 32'd1 *)
  wire \arf-aregfile_renaming_table-rt___MUX_procmux21257__WIRE_clearbusy1_0 ;
  (* mux_wire = 32'd1 *)
  (* renaming_table = 32'd1 *)
  wire \arf-aregfile_renaming_table-rt___MUX_procmux21305__WIRE_setbusy2_0 ;
  (* mux_wire = 32'd1 *)
  (* renaming_table = 32'd1 *)
  wire \arf-aregfile_renaming_table-rt___MUX_procmux21353__WIRE_setbusy1_0 ;
  (* mux_wire = 32'd1 *)
  (* renaming_table = 32'd1 *)
  wire \arf-aregfile_renaming_table-rt___MUX_procmux21401__WIRE_clearbusy2_master ;
  (* mux_wire = 32'd1 *)
  (* renaming_table = 32'd1 *)
  wire \arf-aregfile_renaming_table-rt___MUX_procmux21449__WIRE_clearbusy1_master ;
  (* mux_wire = 32'd1 *)
  (* renaming_table = 32'd1 *)
  wire \arf-aregfile_renaming_table-rt___MUX_procmux21497__WIRE_settagbusy2 ;
  (* mux_wire = 32'd1 *)
  (* renaming_table = 32'd1 *)
  wire \arf-aregfile_renaming_table-rt___MUX_procmux21545__WIRE_setbusy1_master ;
  (* mux_wire = 32'd1 *)
  (* renaming_table = 32'd1 *)
  wire \arf-aregfile_renaming_table-rt___MUX_ternary/core/arfv10017466__WIRE_wesetvec2 ;
  (* mux_wire = 32'd1 *)
  (* renaming_table = 32'd1 *)
  wire \arf-aregfile_renaming_table-rt___MUX_ternary/core/arfv2504242__WIRE_logic_and/core/arfv2504241_Y ;
  (* mux_wire = 32'd1 *)
  (* renaming_table = 32'd1 *)
  wire \arf-aregfile_renaming_table-rt___MUX_ternary/core/arfv8386687__WIRE_and/core/arfv8386685_Y ;
  (* mux_wire = 32'd1 *)
  (* renaming_table = 32'd1 *)
  wire \arf-aregfile_renaming_table-rt___MUX_ternary/core/arfv8426702__WIRE_and/core/arfv8426700_Y ;
  (* mux_wire = 32'd1 *)
  (* renaming_table = 32'd1 *)
  wire \arf-aregfile_renaming_table-rt___MUX_ternary/core/arfv8466717__WIRE_and/core/arfv8466715_Y ;
  (* mux_wire = 32'd1 *)
  (* renaming_table = 32'd1 *)
  wire \arf-aregfile_renaming_table-rt___MUX_ternary/core/arfv8506732__WIRE_and/core/arfv8506730_Y ;
  (* mux_wire = 32'd1 *)
  (* renaming_table = 32'd1 *)
  wire \arf-aregfile_renaming_table-rt___MUX_ternary/core/arfv8546747__WIRE_and/core/arfv8546745_Y ;
  (* src = "./core/pipeline.v:465.14-465.20" *)
  wire arfwe1;
  (* src = "./core/pipeline.v:466.14-466.20" *)
  wire arfwe2;
  (* src = "./core/pipeline.v:44.14-44.24" *)
  wire attachable;
  (* mux_wire = 32'd1 *)
  (* port = 32'd1 *)
  output [1045:0] auto_cover_out;
  wire [1045:0] auto_cover_out;
  (* src = "./core/pipeline.v:33.18-33.21" *)
  (* unused_bits = "1 2 3 4 5 6 7 8 9" *)
  wire [9:0] bhr;
  (* src = "./core/pipeline.v:321.22-321.32" *)
  (* unused_bits = "0 1 2 3 4 5 6 7 8 9" *)
  wire [9:0] bhr_branch;
  (* src = "./core/pipeline.v:470.18-470.31" *)
  wire [9:0] bhr_combranch;
  (* src = "./core/pipeline.v:152.18-152.24" *)
  wire [9:0] bhr_id;
  (* src = "./core/pipeline.v:43.14-43.20" *)
  reg bhr_if;
  (* src = "./core/pipeline.v:93.12-93.24" *)
  wire branchvalid1;
  (* src = "./core/pipeline.v:94.12-94.24" *)
  wire branchvalid2;
  (* src = "./core/pipeline.v:437.18-437.24" *)
  wire brcond;
  (* src = "./core/pipeline.v:471.14-471.30" *)
  wire brcond_combranch;
  (* src = "./core/pipeline.v:215.18-215.24" *)
  wire [31:0] brimm1;
  (* src = "./core/pipeline.v:216.18-216.24" *)
  wire [31:0] brimm2;
  (* brimm_gen = 32'd1 *)
  (* mux_wire = 32'd1 *)
  wire \brimm_gen-brimmgen1___MUX_ternary/core/brimm_genv183656__WIRE_eq/core/brimm_genv183651_Y ;
  (* brimm_gen = 32'd1 *)
  (* mux_wire = 32'd1 *)
  wire \brimm_gen-brimmgen1___MUX_ternary/core/brimm_genv193655__WIRE_eq/core/brimm_genv193652_Y ;
  (* brimm_gen = 32'd1 *)
  (* mux_wire = 32'd1 *)
  wire \brimm_gen-brimmgen1___MUX_ternary/core/brimm_genv203654__WIRE_eq/core/brimm_genv203653_Y ;
  (* brimm_gen = 32'd1 *)
  (* mux_wire = 32'd1 *)
  wire \brimm_gen-brimmgen2___MUX_ternary/core/brimm_genv183656__WIRE_eq/core/brimm_genv183651_Y ;
  (* brimm_gen = 32'd1 *)
  (* mux_wire = 32'd1 *)
  wire \brimm_gen-brimmgen2___MUX_ternary/core/brimm_genv193655__WIRE_eq/core/brimm_genv193652_Y ;
  (* brimm_gen = 32'd1 *)
  (* mux_wire = 32'd1 *)
  wire \brimm_gen-brimmgen2___MUX_ternary/core/brimm_genv203654__WIRE_eq/core/brimm_genv203653_Y ;
  (* src = "./core/pipeline.v:361.20-361.35" *)
  reg [3:0] buf_alu_op_alu1;
  (* src = "./core/pipeline.v:378.20-378.35" *)
  reg [3:0] buf_alu_op_alu2;
  (* src = "./core/pipeline.v:450.20-450.37" *)
  reg [3:0] buf_alu_op_branch;
  (* src = "./core/pipeline.v:358.18-358.33" *)
  reg buf_dstval_alu1;
  (* src = "./core/pipeline.v:375.18-375.33" *)
  reg buf_dstval_alu2;
  (* src = "./core/pipeline.v:449.18-449.35" *)
  reg buf_dstval_branch;
  (* src = "./core/pipeline.v:411.18-411.33" *)
  reg buf_dstval_ldst;
  (* src = "./core/pipeline.v:425.18-425.32" *)
  reg buf_dstval_mul;
  (* src = "./core/pipeline.v:353.25-353.41" *)
  reg [31:0] buf_ex_src1_alu1;
  (* src = "./core/pipeline.v:370.25-370.41" *)
  reg [31:0] buf_ex_src1_alu2;
  (* src = "./core/pipeline.v:444.25-444.43" *)
  reg [31:0] buf_ex_src1_branch;
  (* src = "./core/pipeline.v:406.25-406.41" *)
  reg [31:0] buf_ex_src1_ldst;
  (* src = "./core/pipeline.v:421.25-421.40" *)
  reg [31:0] buf_ex_src1_mul;
  (* src = "./core/pipeline.v:354.25-354.41" *)
  reg [31:0] buf_ex_src2_alu1;
  (* src = "./core/pipeline.v:371.25-371.41" *)
  reg [31:0] buf_ex_src2_alu2;
  (* src = "./core/pipeline.v:445.25-445.43" *)
  reg [31:0] buf_ex_src2_branch;
  (* src = "./core/pipeline.v:407.25-407.41" *)
  reg [31:0] buf_ex_src2_ldst;
  (* src = "./core/pipeline.v:422.25-422.40" *)
  reg [31:0] buf_ex_src2_mul;
  (* src = "./core/pipeline.v:356.25-356.37" *)
  reg [31:0] buf_imm_alu1;
  (* src = "./core/pipeline.v:373.25-373.37" *)
  reg [31:0] buf_imm_alu2;
  (* src = "./core/pipeline.v:447.25-447.39" *)
  reg [31:0] buf_imm_branch;
  (* src = "./core/pipeline.v:409.25-409.37" *)
  reg [31:0] buf_imm_ldst;
  (* src = "./core/pipeline.v:454.23-454.40" *)
  reg [6:0] buf_opcode_branch;
  (* src = "./core/pipeline.v:355.25-355.36" *)
  reg [31:0] buf_pc_alu1;
  (* src = "./core/pipeline.v:372.25-372.36" *)
  reg [31:0] buf_pc_alu2;
  (* src = "./core/pipeline.v:446.25-446.38" *)
  reg [31:0] buf_pc_branch;
  (* src = "./core/pipeline.v:408.25-408.36" *)
  reg [31:0] buf_pc_ldst;
  (* src = "./core/pipeline.v:453.25-453.42" *)
  reg [31:0] buf_praddr_branch;
  (* src = "./core/pipeline.v:357.24-357.39" *)
  reg [5:0] buf_rrftag_alu1;
  (* src = "./core/pipeline.v:374.24-374.39" *)
  reg [5:0] buf_rrftag_alu2;
  (* src = "./core/pipeline.v:448.24-448.41" *)
  reg [5:0] buf_rrftag_branch;
  (* src = "./core/pipeline.v:410.24-410.39" *)
  reg [5:0] buf_rrftag_ldst;
  (* src = "./core/pipeline.v:424.24-424.38" *)
  reg [5:0] buf_rrftag_mul;
  (* src = "./core/pipeline.v:430.18-430.34" *)
  reg buf_sel_lohi_mul;
  (* src = "./core/pipeline.v:363.18-363.34" *)
  reg buf_specbit_alu1;
  (* src = "./core/pipeline.v:380.18-380.34" *)
  reg buf_specbit_alu2;
  (* src = "./core/pipeline.v:452.18-452.36" *)
  reg buf_specbit_branch;
  (* src = "./core/pipeline.v:413.18-413.34" *)
  reg buf_specbit_ldst;
  (* src = "./core/pipeline.v:427.18-427.33" *)
  reg buf_specbit_mul;
  (* src = "./core/pipeline.v:362.21-362.37" *)
  reg [4:0] buf_spectag_alu1;
  (* src = "./core/pipeline.v:379.21-379.37" *)
  reg [4:0] buf_spectag_alu2;
  (* src = "./core/pipeline.v:451.21-451.39" *)
  reg [4:0] buf_spectag_branch;
  (* src = "./core/pipeline.v:412.21-412.37" *)
  reg [4:0] buf_spectag_ldst;
  (* src = "./core/pipeline.v:426.21-426.36" *)
  reg [4:0] buf_spectag_mul;
  (* src = "./core/pipeline.v:428.18-428.37" *)
  reg buf_src1_signed_mul;
  (* src = "./core/pipeline.v:429.18-429.37" *)
  reg buf_src2_signed_mul;
  (* src = "./core/pipeline.v:359.17-359.31" *)
  reg [1:0] buf_src_a_alu1;
  (* src = "./core/pipeline.v:376.17-376.31" *)
  reg [1:0] buf_src_a_alu2;
  (* src = "./core/pipeline.v:360.17-360.31" *)
  reg [1:0] buf_src_b_alu1;
  (* src = "./core/pipeline.v:377.17-377.31" *)
  reg [1:0] buf_src_b_alu2;
  (* src = "./core/pipeline.v:388.18-388.32" *)
  wire busy_next_ldst;
  (* src = "./core/pipeline.v:238.17-238.29" *)
  wire [7:0] busyvec_alu1;
  (* src = "./core/pipeline.v:239.17-239.29" *)
  wire [7:0] busyvec_alu2;
  (* src = "./core/pipeline.v:304.18-304.32" *)
  wire [3:0] busyvec_branch;
  (* src = "./core/pipeline.v:285.20-285.32" *)
  wire [3:0] busyvec_ldst;
  (* src = "./core/pipeline.v:328.21-328.32" *)
  wire [1:0] busyvec_mul;
  (* src = "./core/pipeline.v:9.18-9.21" *)
  input clk;
  wire clk;
  (* src = "./core/pipeline.v:198.18-198.26" *)
  wire [31:0] com1data;
  (* src = "./core/pipeline.v:199.18-199.26" *)
  wire [31:0] com2data;
  (* src = "./core/pipeline.v:472.14-472.23" *)
  wire combranch;
  (* src = "./core/pipeline.v:463.20-463.26" *)
  wire [1:0] comnum;
  (* src = "./core/pipeline.v:461.21-461.27" *)
  wire [5:0] comptr;
  (* src = "./core/pipeline.v:462.21-462.28" *)
  wire [5:0] comptr2;
  (* decoder = 32'd1 *)
  (* mux_wire = 32'd1 *)
  wire \decoder-dec1___MUX_autopmuxtreecc65recursive_mux_generator29996__WIRE_procmux23725_CMP ;
  (* decoder = 32'd1 *)
  (* mux_wire = 32'd1 *)
  wire \decoder-dec1___MUX_autopmuxtreecc65recursive_mux_generator30000__WIRE_autortlilcc2430Or29999 ;
  (* decoder = 32'd1 *)
  (* mux_wire = 32'd1 *)
  wire \decoder-dec1___MUX_autopmuxtreecc65recursive_mux_generator30006__WIRE_procmux23729_CMP ;
  (* decoder = 32'd1 *)
  (* mux_wire = 32'd1 *)
  wire \decoder-dec1___MUX_autopmuxtreecc65recursive_mux_generator30008__WIRE_procmux23723_CMP ;
  (* decoder = 32'd1 *)
  (* mux_wire = 32'd1 *)
  wire \decoder-dec1___MUX_autopmuxtreecc65recursive_mux_generator30010__WIRE_procmux23722_CMP ;
  (* decoder = 32'd1 *)
  (* mux_wire = 32'd1 *)
  wire \decoder-dec1___MUX_autopmuxtreecc65recursive_mux_generator30020__WIRE_eq/core/decoderv1903835_Y ;
  (* decoder = 32'd1 *)
  (* mux_wire = 32'd1 *)
  wire \decoder-dec1___MUX_autopmuxtreecc65recursive_mux_generator30022__WIRE_procmux23699_CMP ;
  (* decoder = 32'd1 *)
  (* mux_wire = 32'd1 *)
  wire \decoder-dec1___MUX_autopmuxtreecc65recursive_mux_generator30028__WIRE_autortlilcc2430Or30027 ;
  (* decoder = 32'd1 *)
  (* mux_wire = 32'd1 *)
  wire \decoder-dec1___MUX_autopmuxtreecc65recursive_mux_generator30052__WIRE_autortlilcc2430Or30051 ;
  (* decoder = 32'd1 *)
  (* mux_wire = 32'd1 *)
  wire \decoder-dec1___MUX_autopmuxtreecc65recursive_mux_generator30060__WIRE_procmux23732_CMP ;
  (* decoder = 32'd1 *)
  (* mux_wire = 32'd1 *)
  wire \decoder-dec1___MUX_autopmuxtreecc65recursive_mux_generator30070__WIRE_procmux23726_CMP ;
  (* decoder = 32'd1 *)
  (* mux_wire = 32'd1 *)
  wire \decoder-dec1___MUX_autopmuxtreecc65recursive_mux_generator30076__WIRE_autortlilcc2430Or30075 ;
  (* decoder = 32'd1 *)
  (* mux_wire = 32'd1 *)
  wire \decoder-dec1___MUX_autopmuxtreecc65recursive_mux_generator30080__WIRE_autortlilcc2403ReduceOr30079 ;
  (* decoder = 32'd1 *)
  (* mux_wire = 32'd1 *)
  wire \decoder-dec1___MUX_autopmuxtreecc65recursive_mux_generator30092__WIRE_autortlilcc2430Or30091 ;
  (* decoder = 32'd1 *)
  (* mux_wire = 32'd1 *)
  wire \decoder-dec1___MUX_autopmuxtreecc65recursive_mux_generator30112__WIRE_autortlilcc2430Or30111 ;
  (* decoder = 32'd1 *)
  (* mux_wire = 32'd1 *)
  wire \decoder-dec1___MUX_autopmuxtreecc65recursive_mux_generator30116__WIRE_autortlilcc2403ReduceOr30115 ;
  (* decoder = 32'd1 *)
  (* mux_wire = 32'd1 *)
  wire \decoder-dec1___MUX_autopmuxtreecc65recursive_mux_generator30132__WIRE_autortlilcc2430Or30131 ;
  (* decoder = 32'd1 *)
  (* mux_wire = 32'd1 *)
  wire \decoder-dec1___MUX_autopmuxtreecc65recursive_mux_generator30136__WIRE_autortlilcc2403ReduceOr30135 ;
  (* decoder = 32'd1 *)
  (* mux_wire = 32'd1 *)
  wire \decoder-dec1___MUX_autopmuxtreecc65recursive_mux_generator30148__WIRE_eq/core/decoderv2103840_Y ;
  (* decoder = 32'd1 *)
  (* mux_wire = 32'd1 *)
  wire \decoder-dec1___MUX_autopmuxtreecc65recursive_mux_generator30152__WIRE_autortlilcc2430Or30151 ;
  (* decoder = 32'd1 *)
  (* mux_wire = 32'd1 *)
  wire \decoder-dec1___MUX_autopmuxtreecc65recursive_mux_generator30156__WIRE_autortlilcc2403ReduceOr30155 ;
  (* decoder = 32'd1 *)
  (* mux_wire = 32'd1 *)
  wire \decoder-dec1___MUX_autopmuxtreecc65recursive_mux_generator30162__WIRE_procmux23669_CMP ;
  (* decoder = 32'd1 *)
  (* mux_wire = 32'd1 *)
  wire \decoder-dec1___MUX_autopmuxtreecc65recursive_mux_generator30164__WIRE_procmux23667_CMP ;
  (* decoder = 32'd1 *)
  (* mux_wire = 32'd1 *)
  wire \decoder-dec1___MUX_autopmuxtreecc65recursive_mux_generator30166__WIRE_procmux23670_CMP ;
  (* decoder = 32'd1 *)
  (* mux_wire = 32'd1 *)
  wire \decoder-dec1___MUX_autopmuxtreecc65recursive_mux_generator30184__WIRE_autortlilcc2430Or30183 ;
  (* decoder = 32'd1 *)
  (* mux_wire = 32'd1 *)
  wire \decoder-dec1___MUX_autopmuxtreecc65recursive_mux_generator30186__WIRE_eq/core/decoderv2133845_Y ;
  (* decoder = 32'd1 *)
  (* mux_wire = 32'd1 *)
  wire \decoder-dec1___MUX_autopmuxtreecc65recursive_mux_generator30188__WIRE_eq/core/decoderv2113841_Y ;
  (* decoder = 32'd1 *)
  (* mux_wire = 32'd1 *)
  wire \decoder-dec1___MUX_autopmuxtreecc65recursive_mux_generator30192__WIRE_autortlilcc2430Or30191 ;
  (* decoder = 32'd1 *)
  (* mux_wire = 32'd1 *)
  wire \decoder-dec1___MUX_autopmuxtreecc65recursive_mux_generator30196__WIRE_autortlilcc2403ReduceOr30195 ;
  (* decoder = 32'd1 *)
  (* mux_wire = 32'd1 *)
  wire \decoder-dec1___MUX_procmux23679__WIRE_eq/core/decoderv1363834_Y ;
  (* decoder = 32'd1 *)
  (* mux_wire = 32'd1 *)
  wire \decoder-dec1___MUX_ternary/core/decoderv1903837__WIRE_logic_and/core/decoderv1903836_Y ;
  (* decoder = 32'd1 *)
  (* mux_wire = 32'd1 *)
  wire \decoder-dec1___MUX_ternary/core/decoderv1913838__WIRE_inst ;
  (* decoder = 32'd1 *)
  (* mux_wire = 32'd1 *)
  wire \decoder-dec2___MUX_autopmuxtreecc65recursive_mux_generator29996__WIRE_procmux23725_CMP ;
  (* decoder = 32'd1 *)
  (* mux_wire = 32'd1 *)
  wire \decoder-dec2___MUX_autopmuxtreecc65recursive_mux_generator30000__WIRE_autortlilcc2430Or29999 ;
  (* decoder = 32'd1 *)
  (* mux_wire = 32'd1 *)
  wire \decoder-dec2___MUX_autopmuxtreecc65recursive_mux_generator30006__WIRE_procmux23729_CMP ;
  (* decoder = 32'd1 *)
  (* mux_wire = 32'd1 *)
  wire \decoder-dec2___MUX_autopmuxtreecc65recursive_mux_generator30008__WIRE_procmux23723_CMP ;
  (* decoder = 32'd1 *)
  (* mux_wire = 32'd1 *)
  wire \decoder-dec2___MUX_autopmuxtreecc65recursive_mux_generator30010__WIRE_procmux23722_CMP ;
  (* decoder = 32'd1 *)
  (* mux_wire = 32'd1 *)
  wire \decoder-dec2___MUX_autopmuxtreecc65recursive_mux_generator30020__WIRE_eq/core/decoderv1903835_Y ;
  (* decoder = 32'd1 *)
  (* mux_wire = 32'd1 *)
  wire \decoder-dec2___MUX_autopmuxtreecc65recursive_mux_generator30022__WIRE_procmux23699_CMP ;
  (* decoder = 32'd1 *)
  (* mux_wire = 32'd1 *)
  wire \decoder-dec2___MUX_autopmuxtreecc65recursive_mux_generator30028__WIRE_autortlilcc2430Or30027 ;
  (* decoder = 32'd1 *)
  (* mux_wire = 32'd1 *)
  wire \decoder-dec2___MUX_autopmuxtreecc65recursive_mux_generator30052__WIRE_autortlilcc2430Or30051 ;
  (* decoder = 32'd1 *)
  (* mux_wire = 32'd1 *)
  wire \decoder-dec2___MUX_autopmuxtreecc65recursive_mux_generator30060__WIRE_procmux23732_CMP ;
  (* decoder = 32'd1 *)
  (* mux_wire = 32'd1 *)
  wire \decoder-dec2___MUX_autopmuxtreecc65recursive_mux_generator30070__WIRE_procmux23726_CMP ;
  (* decoder = 32'd1 *)
  (* mux_wire = 32'd1 *)
  wire \decoder-dec2___MUX_autopmuxtreecc65recursive_mux_generator30076__WIRE_autortlilcc2430Or30075 ;
  (* decoder = 32'd1 *)
  (* mux_wire = 32'd1 *)
  wire \decoder-dec2___MUX_autopmuxtreecc65recursive_mux_generator30080__WIRE_autortlilcc2403ReduceOr30079 ;
  (* decoder = 32'd1 *)
  (* mux_wire = 32'd1 *)
  wire \decoder-dec2___MUX_autopmuxtreecc65recursive_mux_generator30092__WIRE_autortlilcc2430Or30091 ;
  (* decoder = 32'd1 *)
  (* mux_wire = 32'd1 *)
  wire \decoder-dec2___MUX_autopmuxtreecc65recursive_mux_generator30112__WIRE_autortlilcc2430Or30111 ;
  (* decoder = 32'd1 *)
  (* mux_wire = 32'd1 *)
  wire \decoder-dec2___MUX_autopmuxtreecc65recursive_mux_generator30116__WIRE_autortlilcc2403ReduceOr30115 ;
  (* decoder = 32'd1 *)
  (* mux_wire = 32'd1 *)
  wire \decoder-dec2___MUX_autopmuxtreecc65recursive_mux_generator30132__WIRE_autortlilcc2430Or30131 ;
  (* decoder = 32'd1 *)
  (* mux_wire = 32'd1 *)
  wire \decoder-dec2___MUX_autopmuxtreecc65recursive_mux_generator30136__WIRE_autortlilcc2403ReduceOr30135 ;
  (* decoder = 32'd1 *)
  (* mux_wire = 32'd1 *)
  wire \decoder-dec2___MUX_autopmuxtreecc65recursive_mux_generator30148__WIRE_eq/core/decoderv2103840_Y ;
  (* decoder = 32'd1 *)
  (* mux_wire = 32'd1 *)
  wire \decoder-dec2___MUX_autopmuxtreecc65recursive_mux_generator30152__WIRE_autortlilcc2430Or30151 ;
  (* decoder = 32'd1 *)
  (* mux_wire = 32'd1 *)
  wire \decoder-dec2___MUX_autopmuxtreecc65recursive_mux_generator30156__WIRE_autortlilcc2403ReduceOr30155 ;
  (* decoder = 32'd1 *)
  (* mux_wire = 32'd1 *)
  wire \decoder-dec2___MUX_autopmuxtreecc65recursive_mux_generator30162__WIRE_procmux23669_CMP ;
  (* decoder = 32'd1 *)
  (* mux_wire = 32'd1 *)
  wire \decoder-dec2___MUX_autopmuxtreecc65recursive_mux_generator30164__WIRE_procmux23667_CMP ;
  (* decoder = 32'd1 *)
  (* mux_wire = 32'd1 *)
  wire \decoder-dec2___MUX_autopmuxtreecc65recursive_mux_generator30166__WIRE_procmux23670_CMP ;
  (* decoder = 32'd1 *)
  (* mux_wire = 32'd1 *)
  wire \decoder-dec2___MUX_autopmuxtreecc65recursive_mux_generator30184__WIRE_autortlilcc2430Or30183 ;
  (* decoder = 32'd1 *)
  (* mux_wire = 32'd1 *)
  wire \decoder-dec2___MUX_autopmuxtreecc65recursive_mux_generator30186__WIRE_eq/core/decoderv2133845_Y ;
  (* decoder = 32'd1 *)
  (* mux_wire = 32'd1 *)
  wire \decoder-dec2___MUX_autopmuxtreecc65recursive_mux_generator30188__WIRE_eq/core/decoderv2113841_Y ;
  (* decoder = 32'd1 *)
  (* mux_wire = 32'd1 *)
  wire \decoder-dec2___MUX_autopmuxtreecc65recursive_mux_generator30192__WIRE_autortlilcc2430Or30191 ;
  (* decoder = 32'd1 *)
  (* mux_wire = 32'd1 *)
  wire \decoder-dec2___MUX_autopmuxtreecc65recursive_mux_generator30196__WIRE_autortlilcc2403ReduceOr30195 ;
  (* decoder = 32'd1 *)
  (* mux_wire = 32'd1 *)
  wire \decoder-dec2___MUX_procmux23679__WIRE_eq/core/decoderv1363834_Y ;
  (* decoder = 32'd1 *)
  (* mux_wire = 32'd1 *)
  wire \decoder-dec2___MUX_ternary/core/decoderv1903837__WIRE_logic_and/core/decoderv1903836_Y ;
  (* decoder = 32'd1 *)
  (* mux_wire = 32'd1 *)
  wire \decoder-dec2___MUX_ternary/core/decoderv1913838__WIRE_inst ;
  (* src = "./core/pipeline.v:15.26-15.35" *)
  output [31:0] dmem_addr;
  wire [31:0] dmem_addr;
  (* src = "./core/pipeline.v:16.25-16.34" *)
  wire [31:0] dmem_data;
  (* src = "./core/pipeline.v:60.24-60.35" *)
  (* unused_bits = "0 1 2" *)
  wire [2:0] dmem_size_1;
  (* src = "./core/pipeline.v:79.18-79.29" *)
  (* unused_bits = "0 1 2" *)
  wire [2:0] dmem_size_2;
  (* src = "./core/pipeline.v:61.18-61.29" *)
  (* unused_bits = "0 1 2" *)
  wire [2:0] dmem_type_1;
  (* src = "./core/pipeline.v:80.18-80.29" *)
  (* unused_bits = "0 1 2" *)
  wire [2:0] dmem_type_2;
  (* src = "./core/pipeline.v:13.26-13.36" *)
  output [31:0] dmem_wdata;
  wire [31:0] dmem_wdata;
  (* src = "./core/pipeline.v:14.19-14.26" *)
  output dmem_we;
  wire dmem_we;
  (* src = "./core/pipeline.v:169.18-169.30" *)
  wire [5:0] dst1_renamed;
  (* src = "./core/pipeline.v:170.18-170.30" *)
  wire [5:0] dst2_renamed;
  (* src = "./core/pipeline.v:467.21-467.28" *)
  wire [4:0] dstarf1;
  (* src = "./core/pipeline.v:468.21-468.28" *)
  wire [4:0] dstarf2;
  (* src = "./core/pipeline.v:263.14-263.25" *)
  wire dstval_alu1;
  (* src = "./core/pipeline.v:276.18-276.29" *)
  wire dstval_alu2;
  (* src = "./core/pipeline.v:317.18-317.31" *)
  wire dstval_branch;
  (* src = "./core/pipeline.v:298.18-298.29" *)
  wire dstval_ldst;
  (* src = "./core/pipeline.v:339.18-339.28" *)
  wire dstval_mul;
  (* src = "./core/pipeline.v:252.20-252.31" *)
  (* unused_bits = "0 1 2 3 4 5 6" *)
  wire [7:0] entval_alu1;
  (* src = "./core/pipeline.v:253.20-253.31" *)
  (* unused_bits = "0 1 2 3 4 5 6" *)
  wire [7:0] entval_alu2;
  (* src = "./core/pipeline.v:257.21-257.33" *)
  wire [31:0] ex_src1_alu1;
  (* src = "./core/pipeline.v:270.25-270.37" *)
  wire [31:0] ex_src1_alu2;
  (* src = "./core/pipeline.v:312.25-312.39" *)
  wire [31:0] ex_src1_branch;
  (* src = "./core/pipeline.v:293.25-293.37" *)
  wire [31:0] ex_src1_ldst;
  (* src = "./core/pipeline.v:335.25-335.36" *)
  wire [31:0] ex_src1_mul;
  (* src = "./core/pipeline.v:258.21-258.33" *)
  wire [31:0] ex_src2_alu1;
  (* src = "./core/pipeline.v:271.25-271.37" *)
  wire [31:0] ex_src2_alu2;
  (* src = "./core/pipeline.v:313.25-313.39" *)
  wire [31:0] ex_src2_branch;
  (* src = "./core/pipeline.v:294.25-294.37" *)
  wire [31:0] ex_src2_ldst;
  (* src = "./core/pipeline.v:336.25-336.36" *)
  wire [31:0] ex_src2_mul;
  (* alu = 32'd1 *)
  (* mux_wire = 32'd1 *)
  wire \exunit_alu-byakko_alu-alice___MUX_autopmuxtreecc65recursive_mux_generator30268__WIRE_procmux28907_CMP ;
  (* alu = 32'd1 *)
  (* mux_wire = 32'd1 *)
  wire \exunit_alu-byakko_alu-alice___MUX_autopmuxtreecc65recursive_mux_generator30270__WIRE_procmux28906_CMP ;
  (* alu = 32'd1 *)
  (* mux_wire = 32'd1 *)
  wire \exunit_alu-byakko_alu-alice___MUX_autopmuxtreecc65recursive_mux_generator30272__WIRE_procmux28909_CMP ;
  (* alu = 32'd1 *)
  (* mux_wire = 32'd1 *)
  wire \exunit_alu-byakko_alu-alice___MUX_autopmuxtreecc65recursive_mux_generator30274__WIRE_procmux28911_CMP ;
  (* alu = 32'd1 *)
  (* mux_wire = 32'd1 *)
  wire \exunit_alu-byakko_alu-alice___MUX_autopmuxtreecc65recursive_mux_generator30278__WIRE_autortlilcc2430Or30277 ;
  (* alu = 32'd1 *)
  (* mux_wire = 32'd1 *)
  wire \exunit_alu-byakko_alu-alice___MUX_autopmuxtreecc65recursive_mux_generator30282__WIRE_autortlilcc2403ReduceOr30281 ;
  (* alu = 32'd1 *)
  (* mux_wire = 32'd1 *)
  wire \exunit_alu-byakko_alu-alice___MUX_autopmuxtreecc65recursive_mux_generator30284__WIRE_procmux28913_CMP ;
  (* alu = 32'd1 *)
  (* mux_wire = 32'd1 *)
  wire \exunit_alu-byakko_alu-alice___MUX_autopmuxtreecc65recursive_mux_generator30286__WIRE_procmux28915_CMP ;
  (* alu = 32'd1 *)
  (* mux_wire = 32'd1 *)
  wire \exunit_alu-byakko_alu-alice___MUX_autopmuxtreecc65recursive_mux_generator30290__WIRE_autortlilcc2430Or30289 ;
  (* alu = 32'd1 *)
  (* mux_wire = 32'd1 *)
  wire \exunit_alu-byakko_alu-alice___MUX_autopmuxtreecc65recursive_mux_generator30292__WIRE_procmux28917_CMP ;
  (* alu = 32'd1 *)
  (* mux_wire = 32'd1 *)
  wire \exunit_alu-byakko_alu-alice___MUX_autopmuxtreecc65recursive_mux_generator30294__WIRE_procmux28919_CMP ;
  (* alu = 32'd1 *)
  (* mux_wire = 32'd1 *)
  wire \exunit_alu-byakko_alu-alice___MUX_autopmuxtreecc65recursive_mux_generator30298__WIRE_autortlilcc2430Or30297 ;
  (* alu = 32'd1 *)
  (* mux_wire = 32'd1 *)
  wire \exunit_alu-byakko_alu-alice___MUX_autopmuxtreecc65recursive_mux_generator30302__WIRE_autortlilcc2403ReduceOr30301 ;
  (* alu = 32'd1 *)
  (* mux_wire = 32'd1 *)
  wire \exunit_alu-byakko_alu-alice___MUX_autopmuxtreecc65recursive_mux_generator30306__WIRE_autortlilcc2403ReduceOr30305 ;
  (* mux_wire = 32'd1 *)
  (* src_a_mux = 32'd1 *)
  wire \exunit_alu-byakko_src_a_mux-samx___MUX_autopmuxtreecc65recursive_mux_generator30248__WIRE_procmux28898_CMP ;
  (* mux_wire = 32'd1 *)
  (* src_a_mux = 32'd1 *)
  wire \exunit_alu-byakko_src_a_mux-samx___MUX_autopmuxtreecc65recursive_mux_generator30250__WIRE_procmux28897_CMP ;
  (* mux_wire = 32'd1 *)
  (* src_b_mux = 32'd1 *)
  wire \exunit_alu-byakko_src_b_mux-sbmx___MUX_autopmuxtreecc65recursive_mux_generator30256__WIRE_procmux28901_CMP ;
  (* mux_wire = 32'd1 *)
  (* src_b_mux = 32'd1 *)
  wire \exunit_alu-byakko_src_b_mux-sbmx___MUX_autopmuxtreecc65recursive_mux_generator30258__WIRE_procmux28903_CMP ;
  (* mux_wire = 32'd1 *)
  (* src_b_mux = 32'd1 *)
  wire \exunit_alu-byakko_src_b_mux-sbmx___MUX_autopmuxtreecc65recursive_mux_generator30262__WIRE_autortlilcc2430Or30261 ;
  (* alu = 32'd1 *)
  (* mux_wire = 32'd1 *)
  wire \exunit_alu-suzaku_alu-alice___MUX_autopmuxtreecc65recursive_mux_generator30268__WIRE_procmux28907_CMP ;
  (* alu = 32'd1 *)
  (* mux_wire = 32'd1 *)
  wire \exunit_alu-suzaku_alu-alice___MUX_autopmuxtreecc65recursive_mux_generator30270__WIRE_procmux28906_CMP ;
  (* alu = 32'd1 *)
  (* mux_wire = 32'd1 *)
  wire \exunit_alu-suzaku_alu-alice___MUX_autopmuxtreecc65recursive_mux_generator30272__WIRE_procmux28909_CMP ;
  (* alu = 32'd1 *)
  (* mux_wire = 32'd1 *)
  wire \exunit_alu-suzaku_alu-alice___MUX_autopmuxtreecc65recursive_mux_generator30274__WIRE_procmux28911_CMP ;
  (* alu = 32'd1 *)
  (* mux_wire = 32'd1 *)
  wire \exunit_alu-suzaku_alu-alice___MUX_autopmuxtreecc65recursive_mux_generator30278__WIRE_autortlilcc2430Or30277 ;
  (* alu = 32'd1 *)
  (* mux_wire = 32'd1 *)
  wire \exunit_alu-suzaku_alu-alice___MUX_autopmuxtreecc65recursive_mux_generator30282__WIRE_autortlilcc2403ReduceOr30281 ;
  (* alu = 32'd1 *)
  (* mux_wire = 32'd1 *)
  wire \exunit_alu-suzaku_alu-alice___MUX_autopmuxtreecc65recursive_mux_generator30284__WIRE_procmux28913_CMP ;
  (* alu = 32'd1 *)
  (* mux_wire = 32'd1 *)
  wire \exunit_alu-suzaku_alu-alice___MUX_autopmuxtreecc65recursive_mux_generator30286__WIRE_procmux28915_CMP ;
  (* alu = 32'd1 *)
  (* mux_wire = 32'd1 *)
  wire \exunit_alu-suzaku_alu-alice___MUX_autopmuxtreecc65recursive_mux_generator30290__WIRE_autortlilcc2430Or30289 ;
  (* alu = 32'd1 *)
  (* mux_wire = 32'd1 *)
  wire \exunit_alu-suzaku_alu-alice___MUX_autopmuxtreecc65recursive_mux_generator30292__WIRE_procmux28917_CMP ;
  (* alu = 32'd1 *)
  (* mux_wire = 32'd1 *)
  wire \exunit_alu-suzaku_alu-alice___MUX_autopmuxtreecc65recursive_mux_generator30294__WIRE_procmux28919_CMP ;
  (* alu = 32'd1 *)
  (* mux_wire = 32'd1 *)
  wire \exunit_alu-suzaku_alu-alice___MUX_autopmuxtreecc65recursive_mux_generator30298__WIRE_autortlilcc2430Or30297 ;
  (* alu = 32'd1 *)
  (* mux_wire = 32'd1 *)
  wire \exunit_alu-suzaku_alu-alice___MUX_autopmuxtreecc65recursive_mux_generator30302__WIRE_autortlilcc2403ReduceOr30301 ;
  (* alu = 32'd1 *)
  (* mux_wire = 32'd1 *)
  wire \exunit_alu-suzaku_alu-alice___MUX_autopmuxtreecc65recursive_mux_generator30306__WIRE_autortlilcc2403ReduceOr30305 ;
  (* mux_wire = 32'd1 *)
  (* src_a_mux = 32'd1 *)
  wire \exunit_alu-suzaku_src_a_mux-samx___MUX_autopmuxtreecc65recursive_mux_generator30248__WIRE_procmux28898_CMP ;
  (* mux_wire = 32'd1 *)
  (* src_a_mux = 32'd1 *)
  wire \exunit_alu-suzaku_src_a_mux-samx___MUX_autopmuxtreecc65recursive_mux_generator30250__WIRE_procmux28897_CMP ;
  (* mux_wire = 32'd1 *)
  (* src_b_mux = 32'd1 *)
  wire \exunit_alu-suzaku_src_b_mux-sbmx___MUX_autopmuxtreecc65recursive_mux_generator30256__WIRE_procmux28901_CMP ;
  (* mux_wire = 32'd1 *)
  (* src_b_mux = 32'd1 *)
  wire \exunit_alu-suzaku_src_b_mux-sbmx___MUX_autopmuxtreecc65recursive_mux_generator30258__WIRE_procmux28903_CMP ;
  (* mux_wire = 32'd1 *)
  (* src_b_mux = 32'd1 *)
  wire \exunit_alu-suzaku_src_b_mux-sbmx___MUX_autopmuxtreecc65recursive_mux_generator30262__WIRE_autortlilcc2430Or30261 ;
  (* exunit_branch = 32'd1 *)
  (* mux_wire = 32'd1 *)
  wire \exunit_branch-kirin___MUX_ternary/core/exunit_branchv34905__WIRE_eq/core/exunit_branchv34904_Y ;
  (* exunit_branch = 32'd1 *)
  (* mux_wire = 32'd1 *)
  wire \exunit_branch-kirin___MUX_ternary/core/exunit_branchv42912__WIRE_brcond ;
  (* exunit_branch = 32'd1 *)
  (* mux_wire = 32'd1 *)
  wire \exunit_branch-kirin___MUX_ternary/core/exunit_branchv43914__WIRE_eq/core/exunit_branchv43913_Y ;
  (* exunit_branch = 32'd1 *)
  (* mux_wire = 32'd1 *)
  wire \exunit_branch-kirin___MUX_ternary/core/exunit_branchv45919__WIRE_logic_or/core/exunit_branchv45918_Y ;
  (* alu = 32'd1 *)
  (* mux_wire = 32'd1 *)
  wire \exunit_branch-kirin_alu-comparator___MUX_autopmuxtreecc65recursive_mux_generator30268__WIRE_procmux28907_CMP ;
  (* alu = 32'd1 *)
  (* mux_wire = 32'd1 *)
  wire \exunit_branch-kirin_alu-comparator___MUX_autopmuxtreecc65recursive_mux_generator30270__WIRE_procmux28906_CMP ;
  (* alu = 32'd1 *)
  (* mux_wire = 32'd1 *)
  wire \exunit_branch-kirin_alu-comparator___MUX_autopmuxtreecc65recursive_mux_generator30272__WIRE_procmux28909_CMP ;
  (* alu = 32'd1 *)
  (* mux_wire = 32'd1 *)
  wire \exunit_branch-kirin_alu-comparator___MUX_autopmuxtreecc65recursive_mux_generator30274__WIRE_procmux28911_CMP ;
  (* alu = 32'd1 *)
  (* mux_wire = 32'd1 *)
  wire \exunit_branch-kirin_alu-comparator___MUX_autopmuxtreecc65recursive_mux_generator30278__WIRE_autortlilcc2430Or30277 ;
  (* alu = 32'd1 *)
  (* mux_wire = 32'd1 *)
  wire \exunit_branch-kirin_alu-comparator___MUX_autopmuxtreecc65recursive_mux_generator30282__WIRE_autortlilcc2403ReduceOr30281 ;
  (* alu = 32'd1 *)
  (* mux_wire = 32'd1 *)
  wire \exunit_branch-kirin_alu-comparator___MUX_autopmuxtreecc65recursive_mux_generator30284__WIRE_procmux28913_CMP ;
  (* alu = 32'd1 *)
  (* mux_wire = 32'd1 *)
  wire \exunit_branch-kirin_alu-comparator___MUX_autopmuxtreecc65recursive_mux_generator30286__WIRE_procmux28915_CMP ;
  (* alu = 32'd1 *)
  (* mux_wire = 32'd1 *)
  wire \exunit_branch-kirin_alu-comparator___MUX_autopmuxtreecc65recursive_mux_generator30290__WIRE_autortlilcc2430Or30289 ;
  (* alu = 32'd1 *)
  (* mux_wire = 32'd1 *)
  wire \exunit_branch-kirin_alu-comparator___MUX_autopmuxtreecc65recursive_mux_generator30292__WIRE_procmux28917_CMP ;
  (* alu = 32'd1 *)
  (* mux_wire = 32'd1 *)
  wire \exunit_branch-kirin_alu-comparator___MUX_autopmuxtreecc65recursive_mux_generator30294__WIRE_procmux28919_CMP ;
  (* alu = 32'd1 *)
  (* mux_wire = 32'd1 *)
  wire \exunit_branch-kirin_alu-comparator___MUX_autopmuxtreecc65recursive_mux_generator30298__WIRE_autortlilcc2430Or30297 ;
  (* alu = 32'd1 *)
  (* mux_wire = 32'd1 *)
  wire \exunit_branch-kirin_alu-comparator___MUX_autopmuxtreecc65recursive_mux_generator30302__WIRE_autortlilcc2403ReduceOr30301 ;
  (* alu = 32'd1 *)
  (* mux_wire = 32'd1 *)
  wire \exunit_branch-kirin_alu-comparator___MUX_autopmuxtreecc65recursive_mux_generator30306__WIRE_autortlilcc2403ReduceOr30305 ;
  (* exunit_ldst = 32'd1 *)
  (* mux_wire = 32'd1 *)
  wire \exunit_ldst-seiryu___MUX_ternary/core/exunit_ldstv54932__WIRE_logic_or/core/exunit_ldstv54931_Y ;
  (* exunit_ldst = 32'd1 *)
  (* mux_wire = 32'd1 *)
  wire \exunit_ldst-seiryu___MUX_ternary/core/exunit_ldstv57941__WIRE_hitsb_latch ;
  (* exunit_ldst = 32'd1 *)
  (* mux_wire = 32'd1 *)
  wire \exunit_ldst-seiryu___MUX_ternary/core/exunit_ldstv61943__WIRE_clearbusy ;
  (* multiplier = 32'd1 *)
  (* mux_wire = 32'd1 *)
  wire \exunit_mul-genbu_multiplier-bob___MUX_ternary/core/multiplierv607843__WIRE_sel_lohi ;
  (* mux_4x1 = 32'd1 *)
  (* mux_wire = 32'd1 *)
  wire \exunit_mul-genbu_multiplier-bob_mux_4x1-mxres___MUX_autopmuxtreecc65recursive_mux_generator30222__WIRE_procmux28406_CMP ;
  (* mux_4x1 = 32'd1 *)
  (* mux_wire = 32'd1 *)
  wire \exunit_mul-genbu_multiplier-bob_mux_4x1-mxres___MUX_autopmuxtreecc65recursive_mux_generator30224__WIRE_procmux28408_CMP ;
  (* mux_4x1 = 32'd1 *)
  (* mux_wire = 32'd1 *)
  wire \exunit_mul-genbu_multiplier-bob_mux_4x1-mxres___MUX_autopmuxtreecc65recursive_mux_generator30228__WIRE_autortlilcc2430Or30227 ;
  (* src = "./core/pipeline.v:171.16-171.23" *)
  wire [6:0] freenum;
  (* fuzz_wire = 32'd1 *)
  (* port = 32'd1 *)
  input [159:0] fuzz_in;
  wire [159:0] fuzz_in;
  (* src = "./core/pipeline.v:250.23-250.32" *)
  wire [63:0] histvect1;
  (* src = "./core/pipeline.v:251.23-251.32" *)
  wire [63:0] histvect2;
  (* src = "./core/pipeline.v:397.18-397.23" *)
  wire hitsb;
  (* src = "./core/pipeline.v:12.26-12.31" *)
  wire [127:0] idata;
  (* src = "./core/pipeline.v:57.18-57.39" *)
  (* unused_bits = "0" *)
  wire illegal_instruction_1;
  (* src = "./core/pipeline.v:76.12-76.33" *)
  (* unused_bits = "0" *)
  wire illegal_instruction_2;
  (* src = "./core/pipeline.v:212.18-212.22" *)
  wire [31:0] imm1;
  (* src = "./core/pipeline.v:213.18-213.22" *)
  wire [31:0] imm2;
  (* src = "./core/pipeline.v:261.21-261.29" *)
  wire [31:0] imm_alu1;
  (* src = "./core/pipeline.v:274.25-274.33" *)
  wire [31:0] imm_alu2;
  (* src = "./core/pipeline.v:315.25-315.35" *)
  wire [31:0] imm_branch;
  (* imm_gen = 32'd1 *)
  (* mux_wire = 32'd1 *)
  wire \imm_gen-immgen1___MUX_autopmuxtreecc65recursive_mux_generator30198__WIRE_procmux23951_CMP ;
  (* imm_gen = 32'd1 *)
  (* mux_wire = 32'd1 *)
  wire \imm_gen-immgen1___MUX_autopmuxtreecc65recursive_mux_generator30200__WIRE_procmux23953_CMP ;
  (* imm_gen = 32'd1 *)
  (* mux_wire = 32'd1 *)
  wire \imm_gen-immgen1___MUX_autopmuxtreecc65recursive_mux_generator30204__WIRE_autortlilcc2430Or30203 ;
  (* imm_gen = 32'd1 *)
  (* mux_wire = 32'd1 *)
  wire \imm_gen-immgen2___MUX_autopmuxtreecc65recursive_mux_generator30198__WIRE_procmux23951_CMP ;
  (* imm_gen = 32'd1 *)
  (* mux_wire = 32'd1 *)
  wire \imm_gen-immgen2___MUX_autopmuxtreecc65recursive_mux_generator30200__WIRE_procmux23953_CMP ;
  (* imm_gen = 32'd1 *)
  (* mux_wire = 32'd1 *)
  wire \imm_gen-immgen2___MUX_autopmuxtreecc65recursive_mux_generator30204__WIRE_autortlilcc2430Or30203 ;
  (* src = "./core/pipeline.v:296.25-296.33" *)
  wire [31:0] imm_ldst;
  (* src = "./core/pipeline.v:48.17-48.27" *)
  wire [1:0] imm_type_1;
  (* src = "./core/pipeline.v:98.17-98.30" *)
  reg [1:0] imm_type_1_id;
  (* src = "./core/pipeline.v:67.18-67.28" *)
  wire [1:0] imm_type_2;
  (* src = "./core/pipeline.v:117.17-117.30" *)
  reg [1:0] imm_type_2_id;
  (* src = "./core/pipeline.v:30.18-30.23" *)
  wire [31:0] inst1;
  (* src = "./core/pipeline.v:143.19-143.27" *)
  reg [31:0] inst1_id;
  (* src = "./core/pipeline.v:39.21-39.29" *)
  reg [31:0] inst1_if;
  (* src = "./core/pipeline.v:31.18-31.23" *)
  wire [31:0] inst2;
  (* src = "./core/pipeline.v:144.19-144.27" *)
  reg [31:0] inst2_id;
  (* src = "./core/pipeline.v:40.21-40.29" *)
  reg [31:0] inst2_if;
  (* src = "./core/pipeline.v:147.12-147.19" *)
  reg inv1_id;
  (* src = "./core/pipeline.v:41.14-41.21" *)
  reg inv1_if;
  (* src = "./core/pipeline.v:148.12-148.19" *)
  reg inv2_id;
  (* src = "./core/pipeline.v:42.14-42.21" *)
  reg inv2_if;
  (* src = "./core/pipeline.v:32.11-32.24" *)
  wire invalid2_pipe;
  (* src = "./core/pipeline.v:91.12-91.21" *)
  wire isbranch1;
  (* src = "./core/pipeline.v:153.12-153.24" *)
  reg isbranch1_id;
  (* src = "./core/pipeline.v:92.12-92.21" *)
  wire isbranch2;
  (* src = "./core/pipeline.v:154.12-154.24" *)
  reg isbranch2_id;
  (* src = "./core/pipeline.v:245.14-245.24" *)
  wire issue_alu1;
  (* src = "./core/pipeline.v:248.14-248.24" *)
  wire issue_alu2;
  (* src = "./core/pipeline.v:309.18-309.30" *)
  wire issue_branch;
  (* src = "./core/pipeline.v:290.18-290.28" *)
  wire issue_ldst;
  (* src = "./core/pipeline.v:332.18-332.27" *)
  wire issue_mul;
  (* src = "./core/pipeline.v:244.17-244.30" *)
  wire [2:0] issueent_alu1;
  (* src = "./core/pipeline.v:247.17-247.30" *)
  wire [2:0] issueent_alu2;
  (* src = "./core/pipeline.v:308.18-308.33" *)
  wire [1:0] issueent_branch;
  (* src = "./core/pipeline.v:289.20-289.33" *)
  wire [1:0] issueent_ldst;
  (* src = "./core/pipeline.v:331.21-331.33" *)
  wire issueent_mul;
  (* src = "./core/pipeline.v:243.14-243.29" *)
  wire issuevalid_alu1;
  (* src = "./core/pipeline.v:246.14-246.29" *)
  wire issuevalid_alu2;
  (* src = "./core/pipeline.v:307.18-307.35" *)
  wire issuevalid_branch;
  (* src = "./core/pipeline.v:288.18-288.33" *)
  wire issuevalid_ldst;
  (* src = "./core/pipeline.v:330.18-330.32" *)
  wire issuevalid_mul;
  (* src = "./core/pipeline.v:435.25-435.32" *)
  wire [31:0] jmpaddr;
  (* src = "./core/pipeline.v:473.21-473.38" *)
  wire [31:0] jmpaddr_combranch;
  (* src = "./core/pipeline.v:436.25-436.38" *)
  wire [31:0] jmpaddr_taken;
  (* src = "./core/pipeline.v:23.10-23.17" *)
  wire kill_DP;
  (* src = "./core/pipeline.v:21.10-21.17" *)
  wire kill_ID;
  (* src = "./core/pipeline.v:351.18-351.39" *)
  wire kill_speculative_alu1;
  (* src = "./core/pipeline.v:368.18-368.39" *)
  wire kill_speculative_alu2;
  (* src = "./core/pipeline.v:387.18-387.39" *)
  wire kill_speculative_ldst;
  (* src = "./core/pipeline.v:419.18-419.38" *)
  wire kill_speculative_mul;
  (* src = "./core/pipeline.v:399.25-399.31" *)
  wire [31:0] ldaddr;
  (* src = "./core/pipeline.v:400.25-400.33" *)
  wire [31:0] lddatasb;
  (* src = "./core/pipeline.v:63.18-63.38" *)
  wire md_req_in_1_signed_1;
  (* src = "./core/pipeline.v:113.12-113.35" *)
  reg md_req_in_1_signed_1_id;
  (* src = "./core/pipeline.v:82.12-82.32" *)
  wire md_req_in_1_signed_2;
  (* src = "./core/pipeline.v:132.12-132.35" *)
  reg md_req_in_1_signed_2_id;
  (* src = "./core/pipeline.v:64.18-64.38" *)
  wire md_req_in_2_signed_1;
  (* src = "./core/pipeline.v:114.12-114.35" *)
  reg md_req_in_2_signed_1_id;
  (* src = "./core/pipeline.v:83.12-83.32" *)
  wire md_req_in_2_signed_2;
  (* src = "./core/pipeline.v:133.12-133.35" *)
  reg md_req_in_2_signed_2_id;
  (* src = "./core/pipeline.v:62.21-62.32" *)
  (* unused_bits = "0 1" *)
  wire [1:0] md_req_op_1;
  (* src = "./core/pipeline.v:81.18-81.29" *)
  (* unused_bits = "0 1" *)
  wire [1:0] md_req_op_2;
  (* src = "./core/pipeline.v:65.17-65.33" *)
  wire [1:0] md_req_out_sel_1;
  (* src = "./core/pipeline.v:115.17-115.36" *)
  (* unused_bits = "1" *)
  reg [1:0] md_req_out_sel_1_id;
  (* src = "./core/pipeline.v:84.17-84.33" *)
  wire [1:0] md_req_out_sel_2;
  (* src = "./core/pipeline.v:134.17-134.36" *)
  (* unused_bits = "1" *)
  reg [1:0] md_req_out_sel_2_id;
  (* src = "./core/pipeline.v:398.18-398.30" *)
  wire memoccupy_ld;
  (* meta_reset = 32'd1 *)
  input metaReset;
  wire metaReset;
  (* miss_prediction_fix_table = 32'd1 *)
  (* mux_wire = 32'd1 *)
  wire \miss_prediction_fix_table-mpft___MUX_procmux27353__WIRE_prsuccess ;
  (* miss_prediction_fix_table = 32'd1 *)
  (* mux_wire = 32'd1 *)
  wire \miss_prediction_fix_table-mpft___MUX_ternary/core/mpftv101848__WIRE_eq/core/mpftv101847_Y ;
  (* miss_prediction_fix_table = 32'd1 *)
  (* mux_wire = 32'd1 *)
  wire \miss_prediction_fix_table-mpft___MUX_ternary/core/mpftv104858__WIRE_logic_or/core/mpftv104854_Y ;
  (* miss_prediction_fix_table = 32'd1 *)
  (* mux_wire = 32'd1 *)
  wire \miss_prediction_fix_table-mpft___MUX_ternary/core/mpftv106856__WIRE_eq/core/mpftv106855_Y ;
  (* miss_prediction_fix_table = 32'd1 *)
  (* mux_wire = 32'd1 *)
  wire \miss_prediction_fix_table-mpft___MUX_ternary/core/mpftv107865__WIRE_logic_or/core/mpftv107861_Y ;
  (* miss_prediction_fix_table = 32'd1 *)
  (* mux_wire = 32'd1 *)
  wire \miss_prediction_fix_table-mpft___MUX_ternary/core/mpftv109863__WIRE_eq/core/mpftv109862_Y ;
  (* miss_prediction_fix_table = 32'd1 *)
  (* mux_wire = 32'd1 *)
  wire \miss_prediction_fix_table-mpft___MUX_ternary/core/mpftv112868__WIRE_prsuccess_tag ;
  (* miss_prediction_fix_table = 32'd1 *)
  (* mux_wire = 32'd1 *)
  wire \miss_prediction_fix_table-mpft___MUX_ternary/core/mpftv129882__WIRE_setspec1_en ;
  (* miss_prediction_fix_table = 32'd1 *)
  (* mux_wire = 32'd1 *)
  wire \miss_prediction_fix_table-mpft___MUX_ternary/core/mpftv130885__WIRE_setspec2_en ;
  (* miss_prediction_fix_table = 32'd1 *)
  (* mux_wire = 32'd1 *)
  wire \miss_prediction_fix_table-mpft___MUX_ternary/core/mpftv72798__WIRE_logic_or/core/mpftv72794_Y ;
  (* miss_prediction_fix_table = 32'd1 *)
  (* mux_wire = 32'd1 *)
  wire \miss_prediction_fix_table-mpft___MUX_ternary/core/mpftv74796__WIRE_eq/core/mpftv74795_Y ;
  (* miss_prediction_fix_table = 32'd1 *)
  (* mux_wire = 32'd1 *)
  wire \miss_prediction_fix_table-mpft___MUX_ternary/core/mpftv75805__WIRE_logic_or/core/mpftv75801_Y ;
  (* miss_prediction_fix_table = 32'd1 *)
  (* mux_wire = 32'd1 *)
  wire \miss_prediction_fix_table-mpft___MUX_ternary/core/mpftv77803__WIRE_eq/core/mpftv77802_Y ;
  (* miss_prediction_fix_table = 32'd1 *)
  (* mux_wire = 32'd1 *)
  wire \miss_prediction_fix_table-mpft___MUX_ternary/core/mpftv80813__WIRE_logic_or/core/mpftv80809_Y ;
  (* miss_prediction_fix_table = 32'd1 *)
  (* mux_wire = 32'd1 *)
  wire \miss_prediction_fix_table-mpft___MUX_ternary/core/mpftv82811__WIRE_eq/core/mpftv82810_Y ;
  (* miss_prediction_fix_table = 32'd1 *)
  (* mux_wire = 32'd1 *)
  wire \miss_prediction_fix_table-mpft___MUX_ternary/core/mpftv83820__WIRE_logic_or/core/mpftv83816_Y ;
  (* miss_prediction_fix_table = 32'd1 *)
  (* mux_wire = 32'd1 *)
  wire \miss_prediction_fix_table-mpft___MUX_ternary/core/mpftv85818__WIRE_eq/core/mpftv85817_Y ;
  (* miss_prediction_fix_table = 32'd1 *)
  (* mux_wire = 32'd1 *)
  wire \miss_prediction_fix_table-mpft___MUX_ternary/core/mpftv88828__WIRE_logic_or/core/mpftv88824_Y ;
  (* miss_prediction_fix_table = 32'd1 *)
  (* mux_wire = 32'd1 *)
  wire \miss_prediction_fix_table-mpft___MUX_ternary/core/mpftv90826__WIRE_eq/core/mpftv90825_Y ;
  (* miss_prediction_fix_table = 32'd1 *)
  (* mux_wire = 32'd1 *)
  wire \miss_prediction_fix_table-mpft___MUX_ternary/core/mpftv91835__WIRE_logic_or/core/mpftv91831_Y ;
  (* miss_prediction_fix_table = 32'd1 *)
  (* mux_wire = 32'd1 *)
  wire \miss_prediction_fix_table-mpft___MUX_ternary/core/mpftv93833__WIRE_eq/core/mpftv93832_Y ;
  (* miss_prediction_fix_table = 32'd1 *)
  (* mux_wire = 32'd1 *)
  wire \miss_prediction_fix_table-mpft___MUX_ternary/core/mpftv96843__WIRE_logic_or/core/mpftv96839_Y ;
  (* miss_prediction_fix_table = 32'd1 *)
  (* mux_wire = 32'd1 *)
  wire \miss_prediction_fix_table-mpft___MUX_ternary/core/mpftv98841__WIRE_eq/core/mpftv98840_Y ;
  (* miss_prediction_fix_table = 32'd1 *)
  (* mux_wire = 32'd1 *)
  wire \miss_prediction_fix_table-mpft___MUX_ternary/core/mpftv99850__WIRE_logic_or/core/mpftv99846_Y ;
  (* mux_wire = 32'd1 *)
  (* tag_decoder = 32'd1 *)
  wire \miss_prediction_fix_table-mpft_tag_decoder-td___MUX_autopmuxtreecc65recursive_mux_generator30234__WIRE_procmux28508_CMP ;
  (* mux_wire = 32'd1 *)
  (* tag_decoder = 32'd1 *)
  wire \miss_prediction_fix_table-mpft_tag_decoder-td___MUX_autopmuxtreecc65recursive_mux_generator30236__WIRE_procmux28511_CMP ;
  (* mux_wire = 32'd1 *)
  (* tag_decoder = 32'd1 *)
  wire \miss_prediction_fix_table-mpft_tag_decoder-td___MUX_autopmuxtreecc65recursive_mux_generator30238__WIRE_procmux28510_CMP ;
  (* mux_wire = 32'd1 *)
  (* tag_decoder = 32'd1 *)
  wire \miss_prediction_fix_table-mpft_tag_decoder-td___MUX_autopmuxtreecc65recursive_mux_generator30242__WIRE_autortlilcc2430Or30241 ;
  (* src = "./core/pipeline.v:457.17-457.27" *)
  wire [4:0] mpft_valid;
  (* src = "./core/pipeline.v:255.13-255.23" *)
  wire nextrrfcyc;
  (* src = "./core/pipeline.v:29.18-29.21" *)
  wire [31:0] npc;
  (* src = "./core/pipeline.v:37.21-37.27" *)
  reg [31:0] npc_if;
  (* \$paramod$77a63bcc04b3cdcea8fdcca892dc5f720f2e7465\oldest_finder2  = 32'd1 *)
  (* mux_wire = 32'd1 *)
  wire \oldest_finder8-isunt_alu1_paramod77a63bcc04b3cdcea8fdcca892dc5f720f2e7465oldest_finder2-ofmas___MUX_ternary/core/oldest_finderv207774__WIRE_lt/core/oldest_finderv207773_Y ;
  (* \$paramod$77a63bcc04b3cdcea8fdcca892dc5f720f2e7465\oldest_finder2  = 32'd1 *)
  (* mux_wire = 32'd1 *)
  wire \oldest_finder8-isunt_alu1_paramod77a63bcc04b3cdcea8fdcca892dc5f720f2e7465oldest_finder4-of4_1_paramod77a63bcc04b3cdcea8fdcca892dc5f720f2e7465oldest_finder2-of2_1___MUX_ternary/core/oldest_finderv207774__WIRE_lt/core/oldest_finderv207773_Y ;
  (* \$paramod$77a63bcc04b3cdcea8fdcca892dc5f720f2e7465\oldest_finder2  = 32'd1 *)
  (* mux_wire = 32'd1 *)
  wire \oldest_finder8-isunt_alu1_paramod77a63bcc04b3cdcea8fdcca892dc5f720f2e7465oldest_finder4-of4_1_paramod77a63bcc04b3cdcea8fdcca892dc5f720f2e7465oldest_finder2-of2_2___MUX_ternary/core/oldest_finderv207774__WIRE_lt/core/oldest_finderv207773_Y ;
  (* \$paramod$77a63bcc04b3cdcea8fdcca892dc5f720f2e7465\oldest_finder2  = 32'd1 *)
  (* mux_wire = 32'd1 *)
  wire \oldest_finder8-isunt_alu1_paramod77a63bcc04b3cdcea8fdcca892dc5f720f2e7465oldest_finder4-of4_1_paramod77a63bcc04b3cdcea8fdcca892dc5f720f2e7465oldest_finder2-ofmas___MUX_ternary/core/oldest_finderv207774__WIRE_lt/core/oldest_finderv207773_Y ;
  (* \$paramod$77a63bcc04b3cdcea8fdcca892dc5f720f2e7465\oldest_finder2  = 32'd1 *)
  (* mux_wire = 32'd1 *)
  wire \oldest_finder8-isunt_alu1_paramod77a63bcc04b3cdcea8fdcca892dc5f720f2e7465oldest_finder4-of4_2_paramod77a63bcc04b3cdcea8fdcca892dc5f720f2e7465oldest_finder2-of2_1___MUX_ternary/core/oldest_finderv207774__WIRE_lt/core/oldest_finderv207773_Y ;
  (* \$paramod$77a63bcc04b3cdcea8fdcca892dc5f720f2e7465\oldest_finder2  = 32'd1 *)
  (* mux_wire = 32'd1 *)
  wire \oldest_finder8-isunt_alu1_paramod77a63bcc04b3cdcea8fdcca892dc5f720f2e7465oldest_finder4-of4_2_paramod77a63bcc04b3cdcea8fdcca892dc5f720f2e7465oldest_finder2-of2_2___MUX_ternary/core/oldest_finderv207774__WIRE_lt/core/oldest_finderv207773_Y ;
  (* \$paramod$77a63bcc04b3cdcea8fdcca892dc5f720f2e7465\oldest_finder2  = 32'd1 *)
  (* mux_wire = 32'd1 *)
  wire \oldest_finder8-isunt_alu1_paramod77a63bcc04b3cdcea8fdcca892dc5f720f2e7465oldest_finder4-of4_2_paramod77a63bcc04b3cdcea8fdcca892dc5f720f2e7465oldest_finder2-ofmas___MUX_ternary/core/oldest_finderv207774__WIRE_lt/core/oldest_finderv207773_Y ;
  (* \$paramod$77a63bcc04b3cdcea8fdcca892dc5f720f2e7465\oldest_finder2  = 32'd1 *)
  (* mux_wire = 32'd1 *)
  wire \oldest_finder8-isunt_alu2_paramod77a63bcc04b3cdcea8fdcca892dc5f720f2e7465oldest_finder2-ofmas___MUX_ternary/core/oldest_finderv207774__WIRE_lt/core/oldest_finderv207773_Y ;
  (* \$paramod$77a63bcc04b3cdcea8fdcca892dc5f720f2e7465\oldest_finder2  = 32'd1 *)
  (* mux_wire = 32'd1 *)
  wire \oldest_finder8-isunt_alu2_paramod77a63bcc04b3cdcea8fdcca892dc5f720f2e7465oldest_finder4-of4_1_paramod77a63bcc04b3cdcea8fdcca892dc5f720f2e7465oldest_finder2-of2_1___MUX_ternary/core/oldest_finderv207774__WIRE_lt/core/oldest_finderv207773_Y ;
  (* \$paramod$77a63bcc04b3cdcea8fdcca892dc5f720f2e7465\oldest_finder2  = 32'd1 *)
  (* mux_wire = 32'd1 *)
  wire \oldest_finder8-isunt_alu2_paramod77a63bcc04b3cdcea8fdcca892dc5f720f2e7465oldest_finder4-of4_1_paramod77a63bcc04b3cdcea8fdcca892dc5f720f2e7465oldest_finder2-of2_2___MUX_ternary/core/oldest_finderv207774__WIRE_lt/core/oldest_finderv207773_Y ;
  (* \$paramod$77a63bcc04b3cdcea8fdcca892dc5f720f2e7465\oldest_finder2  = 32'd1 *)
  (* mux_wire = 32'd1 *)
  wire \oldest_finder8-isunt_alu2_paramod77a63bcc04b3cdcea8fdcca892dc5f720f2e7465oldest_finder4-of4_1_paramod77a63bcc04b3cdcea8fdcca892dc5f720f2e7465oldest_finder2-ofmas___MUX_ternary/core/oldest_finderv207774__WIRE_lt/core/oldest_finderv207773_Y ;
  (* \$paramod$77a63bcc04b3cdcea8fdcca892dc5f720f2e7465\oldest_finder2  = 32'd1 *)
  (* mux_wire = 32'd1 *)
  wire \oldest_finder8-isunt_alu2_paramod77a63bcc04b3cdcea8fdcca892dc5f720f2e7465oldest_finder4-of4_2_paramod77a63bcc04b3cdcea8fdcca892dc5f720f2e7465oldest_finder2-of2_1___MUX_ternary/core/oldest_finderv207774__WIRE_lt/core/oldest_finderv207773_Y ;
  (* \$paramod$77a63bcc04b3cdcea8fdcca892dc5f720f2e7465\oldest_finder2  = 32'd1 *)
  (* mux_wire = 32'd1 *)
  wire \oldest_finder8-isunt_alu2_paramod77a63bcc04b3cdcea8fdcca892dc5f720f2e7465oldest_finder4-of4_2_paramod77a63bcc04b3cdcea8fdcca892dc5f720f2e7465oldest_finder2-of2_2___MUX_ternary/core/oldest_finderv207774__WIRE_lt/core/oldest_finderv207773_Y ;
  (* \$paramod$77a63bcc04b3cdcea8fdcca892dc5f720f2e7465\oldest_finder2  = 32'd1 *)
  (* mux_wire = 32'd1 *)
  wire \oldest_finder8-isunt_alu2_paramod77a63bcc04b3cdcea8fdcca892dc5f720f2e7465oldest_finder4-of4_2_paramod77a63bcc04b3cdcea8fdcca892dc5f720f2e7465oldest_finder2-ofmas___MUX_ternary/core/oldest_finderv207774__WIRE_lt/core/oldest_finderv207773_Y ;
  (* src = "./core/pipeline.v:324.24-324.37" *)
  wire [6:0] opcode_branch;
  (* src = "./core/pipeline.v:158.18-158.24" *)
  wire [31:0] opr1_1;
  (* src = "./core/pipeline.v:160.18-160.24" *)
  wire [31:0] opr1_2;
  (* src = "./core/pipeline.v:159.18-159.24" *)
  wire [31:0] opr2_1;
  (* src = "./core/pipeline.v:161.18-161.24" *)
  wire [31:0] opr2_2;
  (* \$paramod$62c2b41c5f43dddccc2ec3acfbebd392b1d8b932\alloc_issue_ino  = 32'd1 *)
  (* mux_wire = 32'd1 *)
  wire \paramod62c2b41c5f43dddccc2ec3acfbebd392b1d8b932alloc_issue_ino-ai_ldst___MUX_procmux24738__WIRE_logic_and/core/alloc_issue_inov912863_Y ;
  (* \$paramod$62c2b41c5f43dddccc2ec3acfbebd392b1d8b932\alloc_issue_ino  = 32'd1 *)
  (* mux_wire = 32'd1 *)
  wire \paramod62c2b41c5f43dddccc2ec3acfbebd392b1d8b932alloc_issue_ino-ai_ldst___MUX_procmux24741__WIRE_prmiss ;
  (* \$paramod$62c2b41c5f43dddccc2ec3acfbebd392b1d8b932\alloc_issue_ino  = 32'd1 *)
  (* mux_wire = 32'd1 *)
  wire \paramod62c2b41c5f43dddccc2ec3acfbebd392b1d8b932alloc_issue_ino-ai_ldst___MUX_ternary/core/alloc_issue_inov752832__WIRE_notfull ;
  (* \$paramod$62c2b41c5f43dddccc2ec3acfbebd392b1d8b932\alloc_issue_ino  = 32'd1 *)
  (* mux_wire = 32'd1 *)
  wire \paramod62c2b41c5f43dddccc2ec3acfbebd392b1d8b932alloc_issue_ino-ai_ldst___MUX_ternary/core/alloc_issue_inov762830__WIRE_logic_and/core/alloc_issue_inov762827_Y ;
  (* \$paramod$62c2b41c5f43dddccc2ec3acfbebd392b1d8b932\alloc_issue_ino  = 32'd1 *)
  (* mux_wire = 32'd1 *)
  wire \paramod62c2b41c5f43dddccc2ec3acfbebd392b1d8b932alloc_issue_ino-ai_ldst___MUX_ternary/core/alloc_issue_inov812850__WIRE_eq/core/alloc_issue_inov812838_Y ;
  (* \$paramod$62c2b41c5f43dddccc2ec3acfbebd392b1d8b932\alloc_issue_ino  = 32'd1 *)
  (* mux_wire = 32'd1 *)
  wire \paramod62c2b41c5f43dddccc2ec3acfbebd392b1d8b932alloc_issue_ino-ai_ldst___MUX_ternary/core/alloc_issue_inov822842__WIRE_shiftx/core/alloc_issue_inov02840_Y ;
  (* \$paramod$62c2b41c5f43dddccc2ec3acfbebd392b1d8b932\alloc_issue_ino  = 32'd1 *)
  (* mux_wire = 32'd1 *)
  wire \paramod62c2b41c5f43dddccc2ec3acfbebd392b1d8b932alloc_issue_ino-ai_ldst___MUX_ternary/core/alloc_issue_inov822849__WIRE_eq/core/alloc_issue_inov822839_Y ;
  (* \$paramod$62c2b41c5f43dddccc2ec3acfbebd392b1d8b932\alloc_issue_ino  = 32'd1 *)
  (* mux_wire = 32'd1 *)
  wire \paramod62c2b41c5f43dddccc2ec3acfbebd392b1d8b932alloc_issue_ino-ai_ldst___MUX_ternary/core/alloc_issue_inov832848__WIRE_logic_and/core/alloc_issue_inov832847_Y ;
  (* \$paramod$62c2b41c5f43dddccc2ec3acfbebd392b1d8b932\alloc_issue_ino  = 32'd1 *)
  (* mux_wire = 32'd1 *)
  wire \paramod62c2b41c5f43dddccc2ec3acfbebd392b1d8b932alloc_issue_ino-ai_ldst___MUX_ternary/core/alloc_issue_inov892860__WIRE_notfull_next ;
  (* \$paramod$62c2b41c5f43dddccc2ec3acfbebd392b1d8b932\alloc_issue_ino  = 32'd1 *)
  (* mux_wire = 32'd1 *)
  wire \paramod62c2b41c5f43dddccc2ec3acfbebd392b1d8b932alloc_issue_ino-ai_ldst___MUX_ternary/core/alloc_issue_inov902858__WIRE_logic_and/core/alloc_issue_inov902855_Y ;
  (* \$paramod$62c2b41c5f43dddccc2ec3acfbebd392b1d8b932\search_begin  = 32'd1 *)
  (* mux_wire = 32'd1 *)
  wire \paramod62c2b41c5f43dddccc2ec3acfbebd392b1d8b932alloc_issue_ino-ai_ldst_paramod62c2b41c5f43dddccc2ec3acfbebd392b1d8b932search_begin-sb1___MUX_procmux7931__WIRE_in ;
  (* \$paramod$62c2b41c5f43dddccc2ec3acfbebd392b1d8b932\search_begin  = 32'd1 *)
  (* mux_wire = 32'd1 *)
  wire \paramod62c2b41c5f43dddccc2ec3acfbebd392b1d8b932alloc_issue_ino-ai_ldst_paramod62c2b41c5f43dddccc2ec3acfbebd392b1d8b932search_begin-snb0___MUX_procmux7931__WIRE_in ;
  (* \$paramod$62c2b41c5f43dddccc2ec3acfbebd392b1d8b932\search_begin  = 32'd1 *)
  (* mux_wire = 32'd1 *)
  wire \paramod62c2b41c5f43dddccc2ec3acfbebd392b1d8b932alloc_issue_ino-ai_ldst_paramod62c2b41c5f43dddccc2ec3acfbebd392b1d8b932search_begin-snb1___MUX_procmux7931__WIRE_in ;
  (* \$paramod$62c2b41c5f43dddccc2ec3acfbebd392b1d8b932\search_end  = 32'd1 *)
  (* mux_wire = 32'd1 *)
  wire \paramod62c2b41c5f43dddccc2ec3acfbebd392b1d8b932alloc_issue_ino-ai_ldst_paramod62c2b41c5f43dddccc2ec3acfbebd392b1d8b932search_end-se0___MUX_procmux29119__WIRE_in ;
  (* \$paramod$62c2b41c5f43dddccc2ec3acfbebd392b1d8b932\search_end  = 32'd1 *)
  (* mux_wire = 32'd1 *)
  wire \paramod62c2b41c5f43dddccc2ec3acfbebd392b1d8b932alloc_issue_ino-ai_ldst_paramod62c2b41c5f43dddccc2ec3acfbebd392b1d8b932search_end-se1___MUX_procmux29119__WIRE_in ;
  (* \$paramod$62c2b41c5f43dddccc2ec3acfbebd392b1d8b932\search_end  = 32'd1 *)
  (* mux_wire = 32'd1 *)
  wire \paramod62c2b41c5f43dddccc2ec3acfbebd392b1d8b932alloc_issue_ino-ai_ldst_paramod62c2b41c5f43dddccc2ec3acfbebd392b1d8b932search_end-sne1___MUX_procmux29119__WIRE_in ;
  (* \$paramod$baa759de781306bf530345250affb386e950ac52\allocateunit  = 32'd1 *)
  (* mux_wire = 32'd1 *)
  wire \paramodbaa759de781306bf530345250affb386e950ac52allocateunit-alloc_alu___MUX_ternary/core/prioencv833630__WIRE_gt/core/prioencv833629_Y ;
  (* \$paramod$baa759de781306bf530345250affb386e950ac52\maskunit  = 32'd1 *)
  (* mux_wire = 32'd1 *)
  wire \paramodbaa759de781306bf530345250affb386e950ac52allocateunit-alloc_alu_paramodbaa759de781306bf530345250affb386e950ac52maskunit-msku___MUX_ternary/core/prioencv417864__WIRE_lt/core/prioencv417863_Y ;
  (* \$paramod$baa759de781306bf530345250affb386e950ac52\maskunit  = 32'd1 *)
  (* mux_wire = 32'd1 *)
  wire \paramodbaa759de781306bf530345250affb386e950ac52allocateunit-alloc_alu_paramodbaa759de781306bf530345250affb386e950ac52maskunit-msku___MUX_ternary/core/prioencv417866__WIRE_lt/core/prioencv417865_Y ;
  (* \$paramod$baa759de781306bf530345250affb386e950ac52\maskunit  = 32'd1 *)
  (* mux_wire = 32'd1 *)
  wire \paramodbaa759de781306bf530345250affb386e950ac52allocateunit-alloc_alu_paramodbaa759de781306bf530345250affb386e950ac52maskunit-msku___MUX_ternary/core/prioencv417868__WIRE_lt/core/prioencv417867_Y ;
  (* \$paramod$baa759de781306bf530345250affb386e950ac52\maskunit  = 32'd1 *)
  (* mux_wire = 32'd1 *)
  wire \paramodbaa759de781306bf530345250affb386e950ac52allocateunit-alloc_alu_paramodbaa759de781306bf530345250affb386e950ac52maskunit-msku___MUX_ternary/core/prioencv417870__WIRE_lt/core/prioencv417869_Y ;
  (* \$paramod$baa759de781306bf530345250affb386e950ac52\maskunit  = 32'd1 *)
  (* mux_wire = 32'd1 *)
  wire \paramodbaa759de781306bf530345250affb386e950ac52allocateunit-alloc_alu_paramodbaa759de781306bf530345250affb386e950ac52maskunit-msku___MUX_ternary/core/prioencv417872__WIRE_lt/core/prioencv417871_Y ;
  (* \$paramod$baa759de781306bf530345250affb386e950ac52\maskunit  = 32'd1 *)
  (* mux_wire = 32'd1 *)
  wire \paramodbaa759de781306bf530345250affb386e950ac52allocateunit-alloc_alu_paramodbaa759de781306bf530345250affb386e950ac52maskunit-msku___MUX_ternary/core/prioencv417874__WIRE_lt/core/prioencv417873_Y ;
  (* \$paramod$baa759de781306bf530345250affb386e950ac52\maskunit  = 32'd1 *)
  (* mux_wire = 32'd1 *)
  wire \paramodbaa759de781306bf530345250affb386e950ac52allocateunit-alloc_alu_paramodbaa759de781306bf530345250affb386e950ac52maskunit-msku___MUX_ternary/core/prioencv417876__WIRE_lt/core/prioencv417875_Y ;
  (* \$paramod$baa759de781306bf530345250affb386e950ac52\maskunit  = 32'd1 *)
  (* mux_wire = 32'd1 *)
  wire \paramodbaa759de781306bf530345250affb386e950ac52allocateunit-alloc_alu_paramodbaa759de781306bf530345250affb386e950ac52maskunit-msku___MUX_ternary/core/prioencv417878__WIRE_lt/core/prioencv417877_Y ;
  (* \$paramod$baa759de781306bf530345250affb386e950ac52\maskunit  = 32'd1 *)
  (* mux_wire = 32'd1 *)
  wire \paramodbaa759de781306bf530345250affb386e950ac52allocateunit-alloc_alu_paramodbaa759de781306bf530345250affb386e950ac52maskunit-msku___MUX_ternary/core/prioencv417880__WIRE_lt/core/prioencv417879_Y ;
  (* \$paramod$baa759de781306bf530345250affb386e950ac52\maskunit  = 32'd1 *)
  (* mux_wire = 32'd1 *)
  wire \paramodbaa759de781306bf530345250affb386e950ac52allocateunit-alloc_alu_paramodbaa759de781306bf530345250affb386e950ac52maskunit-msku___MUX_ternary/core/prioencv417882__WIRE_lt/core/prioencv417881_Y ;
  (* \$paramod$baa759de781306bf530345250affb386e950ac52\maskunit  = 32'd1 *)
  (* mux_wire = 32'd1 *)
  wire \paramodbaa759de781306bf530345250affb386e950ac52allocateunit-alloc_alu_paramodbaa759de781306bf530345250affb386e950ac52maskunit-msku___MUX_ternary/core/prioencv417884__WIRE_lt/core/prioencv417883_Y ;
  (* \$paramod$baa759de781306bf530345250affb386e950ac52\maskunit  = 32'd1 *)
  (* mux_wire = 32'd1 *)
  wire \paramodbaa759de781306bf530345250affb386e950ac52allocateunit-alloc_alu_paramodbaa759de781306bf530345250affb386e950ac52maskunit-msku___MUX_ternary/core/prioencv417886__WIRE_lt/core/prioencv417885_Y ;
  (* \$paramod$baa759de781306bf530345250affb386e950ac52\maskunit  = 32'd1 *)
  (* mux_wire = 32'd1 *)
  wire \paramodbaa759de781306bf530345250affb386e950ac52allocateunit-alloc_alu_paramodbaa759de781306bf530345250affb386e950ac52maskunit-msku___MUX_ternary/core/prioencv417888__WIRE_lt/core/prioencv417887_Y ;
  (* \$paramod$baa759de781306bf530345250affb386e950ac52\maskunit  = 32'd1 *)
  (* mux_wire = 32'd1 *)
  wire \paramodbaa759de781306bf530345250affb386e950ac52allocateunit-alloc_alu_paramodbaa759de781306bf530345250affb386e950ac52maskunit-msku___MUX_ternary/core/prioencv417890__WIRE_lt/core/prioencv417889_Y ;
  (* \$paramod$baa759de781306bf530345250affb386e950ac52\maskunit  = 32'd1 *)
  (* mux_wire = 32'd1 *)
  wire \paramodbaa759de781306bf530345250affb386e950ac52allocateunit-alloc_alu_paramodbaa759de781306bf530345250affb386e950ac52maskunit-msku___MUX_ternary/core/prioencv417892__WIRE_lt/core/prioencv417891_Y ;
  (* \$paramod$baa759de781306bf530345250affb386e950ac52\maskunit  = 32'd1 *)
  (* mux_wire = 32'd1 *)
  wire \paramodbaa759de781306bf530345250affb386e950ac52allocateunit-alloc_alu_paramodbaa759de781306bf530345250affb386e950ac52maskunit-msku___MUX_ternary/core/prioencv417894__WIRE_lt/core/prioencv417893_Y ;
  (* \$paramod$baa759de781306bf530345250affb386e950ac52\prioenc  = 32'd1 *)
  (* mux_wire = 32'd1 *)
  wire \paramodbaa759de781306bf530345250affb386e950ac52allocateunit-alloc_alu_paramodbaa759de781306bf530345250affb386e950ac52prioenc-p1___MUX_procmux28411__WIRE_in ;
  (* \$paramod$baa759de781306bf530345250affb386e950ac52\prioenc  = 32'd1 *)
  (* mux_wire = 32'd1 *)
  wire \paramodbaa759de781306bf530345250affb386e950ac52allocateunit-alloc_alu_paramodbaa759de781306bf530345250affb386e950ac52prioenc-p2___MUX_procmux28411__WIRE_in ;
  (* \$paramod$de2373433880a154f8779c4942cbe3ef115611dd\allocateunit  = 32'd1 *)
  (* mux_wire = 32'd1 *)
  wire \paramodde2373433880a154f8779c4942cbe3ef115611ddallocateunit-alloc_mul___MUX_ternary/core/prioencv831934__WIRE_gt/core/prioencv831933_Y ;
  (* \$paramod$de2373433880a154f8779c4942cbe3ef115611dd\maskunit  = 32'd1 *)
  (* mux_wire = 32'd1 *)
  wire \paramodde2373433880a154f8779c4942cbe3ef115611ddallocateunit-alloc_mul_paramodde2373433880a154f8779c4942cbe3ef115611ddmaskunit-msku___MUX_ternary/core/prioencv417808__WIRE_lt/core/prioencv417807_Y ;
  (* \$paramod$de2373433880a154f8779c4942cbe3ef115611dd\maskunit  = 32'd1 *)
  (* mux_wire = 32'd1 *)
  wire \paramodde2373433880a154f8779c4942cbe3ef115611ddallocateunit-alloc_mul_paramodde2373433880a154f8779c4942cbe3ef115611ddmaskunit-msku___MUX_ternary/core/prioencv417810__WIRE_lt/core/prioencv417809_Y ;
  (* \$paramod$de2373433880a154f8779c4942cbe3ef115611dd\prioenc  = 32'd1 *)
  (* mux_wire = 32'd1 *)
  wire \paramodde2373433880a154f8779c4942cbe3ef115611ddallocateunit-alloc_mul_paramodde2373433880a154f8779c4942cbe3ef115611ddprioenc-p1___MUX_procmux26051__WIRE_in ;
  (* \$paramod$de2373433880a154f8779c4942cbe3ef115611dd\prioenc  = 32'd1 *)
  (* mux_wire = 32'd1 *)
  wire \paramodde2373433880a154f8779c4942cbe3ef115611ddallocateunit-alloc_mul_paramodde2373433880a154f8779c4942cbe3ef115611ddprioenc-p2___MUX_procmux26051__WIRE_in ;
  (* \$paramod$de2373433880a154f8779c4942cbe3ef115611dd\prioenc  = 32'd1 *)
  (* mux_wire = 32'd1 *)
  wire \paramodde2373433880a154f8779c4942cbe3ef115611ddprioenc-isunt_mul___MUX_procmux26051__WIRE_in ;
  (* src = "./core/pipeline.v:11.25-11.27" *)
  output [31:0] pc;
  reg [31:0] pc;
  (* src = "./core/pipeline.v:260.21-260.28" *)
  wire [31:0] pc_alu1;
  (* src = "./core/pipeline.v:273.25-273.32" *)
  wire [31:0] pc_alu2;
  (* src = "./core/pipeline.v:314.25-314.34" *)
  wire [31:0] pc_branch;
  (* src = "./core/pipeline.v:469.21-469.33" *)
  wire [31:0] pc_combranch;
  (* src = "./core/pipeline.v:151.19-151.24" *)
  reg [31:0] pc_id;
  (* src = "./core/pipeline.v:38.21-38.26" *)
  reg [31:0] pc_if;
  (* src = "./core/pipeline.v:295.25-295.32" *)
  wire [31:0] pc_ldst;
  (* mux_wire = 32'd1 *)
  (* pipeline_if = 32'd1 *)
  wire \pipeline_if-pipe_if___MUX_ternary/core/pipeline_ifv303876__WIRE_logic_and/core/pipeline_ifv303872_Y ;
  (* mux_wire = 32'd1 *)
  (* pipeline_if = 32'd1 *)
  wire \pipeline_if-pipe_if___MUX_ternary/core/pipeline_ifv313875__WIRE_invalid2 ;
  (* btb = 32'd1 *)
  (* mux_wire = 32'd1 *)
  wire \pipeline_if-pipe_if_btb-brtbl___MUX_ternary/core/btbv203914__WIRE_logic_and/core/btbv203913_Y ;
  (* btb = 32'd1 *)
  (* mux_wire = 32'd1 *)
  wire \pipeline_if-pipe_if_btb-brtbl___MUX_ternary/core/btbv223920__WIRE_logic_and/core/btbv223919_Y ;
  (* \$paramod$5ca72239c21c6e1a96d2417a6b71c0cb7eaf615a\ram_sync_1r1w  = 32'd1 *)
  (* mux_wire = 32'd1 *)
  wire \pipeline_if-pipe_if_btb-brtbl_paramod5ca72239c21c6e1a96d2417a6b71c0cb7eaf615aram_sync_1r1w-bia___MUX_procmux28397__WIRE_we ;
  (* \$paramod$5ca72239c21c6e1a96d2417a6b71c0cb7eaf615a\ram_sync_1r1w  = 32'd1 *)
  (* mux_wire = 32'd1 *)
  wire \pipeline_if-pipe_if_btb-brtbl_paramod5ca72239c21c6e1a96d2417a6b71c0cb7eaf615aram_sync_1r1w-bta___MUX_procmux28397__WIRE_we ;
  (* gshare_predictor = 32'd1 *)
  (* mux_wire = 32'd1 *)
  wire \pipeline_if-pipe_if_gshare_predictor-gsh___MUX_procmux23581__WIRE_and/core/gsharev1053893_Y ;
  (* gshare_predictor = 32'd1 *)
  (* mux_wire = 32'd1 *)
  wire \pipeline_if-pipe_if_gshare_predictor-gsh___MUX_procmux23583__WIRE_hit_bht ;
  (* gshare_predictor = 32'd1 *)
  (* mux_wire = 32'd1 *)
  wire \pipeline_if-pipe_if_gshare_predictor-gsh___MUX_procmux23586__WIRE_prsuccess ;
  (* gshare_predictor = 32'd1 *)
  (* mux_wire = 32'd1 *)
  wire \pipeline_if-pipe_if_gshare_predictor-gsh___MUX_procmux23589__WIRE_prmiss ;
  (* gshare_predictor = 32'd1 *)
  (* mux_wire = 32'd1 *)
  wire \pipeline_if-pipe_if_gshare_predictor-gsh___MUX_procmux23594__WIRE_and/core/gsharev1023892_Y ;
  (* gshare_predictor = 32'd1 *)
  (* mux_wire = 32'd1 *)
  wire \pipeline_if-pipe_if_gshare_predictor-gsh___MUX_procmux23607__WIRE_and/core/gsharev993891_Y ;
  (* gshare_predictor = 32'd1 *)
  (* mux_wire = 32'd1 *)
  wire \pipeline_if-pipe_if_gshare_predictor-gsh___MUX_procmux23620__WIRE_and/core/gsharev963890_Y ;
  (* gshare_predictor = 32'd1 *)
  (* mux_wire = 32'd1 *)
  wire \pipeline_if-pipe_if_gshare_predictor-gsh___MUX_procmux23633__WIRE_and/core/gsharev933889_Y ;
  (* gshare_predictor = 32'd1 *)
  (* mux_wire = 32'd1 *)
  wire \pipeline_if-pipe_if_gshare_predictor-gsh___MUX_procmux23646__WIRE_we ;
  (* gshare_predictor = 32'd1 *)
  (* mux_wire = 32'd1 *)
  wire \pipeline_if-pipe_if_gshare_predictor-gsh___MUX_ternary/core/gsharev1143896__WIRE_logic_and/core/gsharev1143895_Y ;
  (* gshare_predictor = 32'd1 *)
  (* mux_wire = 32'd1 *)
  wire \pipeline_if-pipe_if_gshare_predictor-gsh___MUX_ternary/core/gsharev1153897__WIRE_wcond ;
  (* gshare_predictor = 32'd1 *)
  (* mux_wire = 32'd1 *)
  wire \pipeline_if-pipe_if_gshare_predictor-gsh___MUX_ternary/core/gsharev1163905__WIRE_logic_and/core/gsharev1163901_Y ;
  (* gshare_predictor = 32'd1 *)
  (* mux_wire = 32'd1 *)
  wire \pipeline_if-pipe_if_gshare_predictor-gsh___MUX_ternary/core/gsharev1173904__WIRE_logic_and/core/gsharev1173903_Y ;
  (* gshare_predictor = 32'd1 *)
  (* mux_wire = 32'd1 *)
  wire \pipeline_if-pipe_if_gshare_predictor-gsh___MUX_ternary/core/gsharev873880__WIRE_eq/core/gsharev873879_Y ;
  (* gshare_predictor = 32'd1 *)
  (* mux_wire = 32'd1 *)
  wire \pipeline_if-pipe_if_gshare_predictor-gsh___MUX_ternary/core/gsharev883882__WIRE_eq/core/gsharev883881_Y ;
  (* gshare_predictor = 32'd1 *)
  (* mux_wire = 32'd1 *)
  wire \pipeline_if-pipe_if_gshare_predictor-gsh___MUX_ternary/core/gsharev893884__WIRE_eq/core/gsharev893883_Y ;
  (* gshare_predictor = 32'd1 *)
  (* mux_wire = 32'd1 *)
  wire \pipeline_if-pipe_if_gshare_predictor-gsh___MUX_ternary/core/gsharev903886__WIRE_eq/core/gsharev903885_Y ;
  (* gshare_predictor = 32'd1 *)
  (* mux_wire = 32'd1 *)
  wire \pipeline_if-pipe_if_gshare_predictor-gsh___MUX_ternary/core/gsharev913888__WIRE_eq/core/gsharev913887_Y ;
  (* \$paramod$b41ad644edc61cb6d0492584caca071e2142e29c\true_dualport_ram  = 32'd1 *)
  (* mux_wire = 32'd1 *)
  wire \pipeline_if-pipe_if_gshare_predictor-gsh_pht-prhisttbl_paramodb41ad644edc61cb6d0492584caca071e2142e29ctrue_dualport_ram-pht0___MUX_procmux28372__WIRE_web ;
  (* \$paramod$b41ad644edc61cb6d0492584caca071e2142e29c\true_dualport_ram  = 32'd1 *)
  (* mux_wire = 32'd1 *)
  wire \pipeline_if-pipe_if_gshare_predictor-gsh_pht-prhisttbl_paramodb41ad644edc61cb6d0492584caca071e2142e29ctrue_dualport_ram-pht0___MUX_procmux28381__WIRE_wea ;
  (* \$paramod$b41ad644edc61cb6d0492584caca071e2142e29c\true_dualport_ram  = 32'd1 *)
  (* mux_wire = 32'd1 *)
  wire \pipeline_if-pipe_if_gshare_predictor-gsh_pht-prhisttbl_paramodb41ad644edc61cb6d0492584caca071e2142e29ctrue_dualport_ram-pht1___MUX_procmux28372__WIRE_web ;
  (* \$paramod$b41ad644edc61cb6d0492584caca071e2142e29c\true_dualport_ram  = 32'd1 *)
  (* mux_wire = 32'd1 *)
  wire \pipeline_if-pipe_if_gshare_predictor-gsh_pht-prhisttbl_paramodb41ad644edc61cb6d0492584caca071e2142e29ctrue_dualport_ram-pht1___MUX_procmux28381__WIRE_wea ;
  (* mux_wire = 32'd1 *)
  (* sel_bhrfix = 32'd1 *)
  wire \pipeline_if-pipe_if_gshare_predictor-gsh_sel_bhrfix-sb___MUX_autopmuxtreecc65recursive_mux_generator30210__WIRE_procmux28392_CMP ;
  (* mux_wire = 32'd1 *)
  (* sel_bhrfix = 32'd1 *)
  wire \pipeline_if-pipe_if_gshare_predictor-gsh_sel_bhrfix-sb___MUX_autopmuxtreecc65recursive_mux_generator30212__WIRE_procmux28391_CMP ;
  (* mux_wire = 32'd1 *)
  (* sel_bhrfix = 32'd1 *)
  wire \pipeline_if-pipe_if_gshare_predictor-gsh_sel_bhrfix-sb___MUX_autopmuxtreecc65recursive_mux_generator30214__WIRE_procmux28395_CMP ;
  (* mux_wire = 32'd1 *)
  (* sel_bhrfix = 32'd1 *)
  wire \pipeline_if-pipe_if_gshare_predictor-gsh_sel_bhrfix-sb___MUX_autopmuxtreecc65recursive_mux_generator30216__WIRE_procmux28394_CMP ;
  (* mux_wire = 32'd1 *)
  (* sel_bhrfix = 32'd1 *)
  wire \pipeline_if-pipe_if_gshare_predictor-gsh_sel_bhrfix-sb___MUX_autopmuxtreecc65recursive_mux_generator30220__WIRE_autortlilcc2403ReduceOr30219 ;
  (* mux_wire = 32'd1 *)
  (* select_logic = 32'd1 *)
  wire \pipeline_if-pipe_if_select_logic-sellog___MUX_autopmuxtreecc65recursive_mux_generator29974__WIRE_procmux23536_CMP ;
  (* mux_wire = 32'd1 *)
  (* select_logic = 32'd1 *)
  wire \pipeline_if-pipe_if_select_logic-sellog___MUX_autopmuxtreecc65recursive_mux_generator29976__WIRE_procmux23538_CMP ;
  (* mux_wire = 32'd1 *)
  (* select_logic = 32'd1 *)
  wire \pipeline_if-pipe_if_select_logic-sellog___MUX_autopmuxtreecc65recursive_mux_generator29980__WIRE_autortlilcc2430Or29979 ;
  (* src = "./core/pipeline.v:149.19-149.29" *)
  reg [31:0] praddr1_id;
  (* src = "./core/pipeline.v:150.19-150.29" *)
  reg [31:0] praddr2_id;
  (* src = "./core/pipeline.v:323.25-323.38" *)
  wire [31:0] praddr_branch;
  (* src = "./core/pipeline.v:305.18-305.39" *)
  wire [3:0] prbusyvec_next_branch;
  (* src = "./core/pipeline.v:286.20-286.39" *)
  wire [3:0] prbusyvec_next_ldst;
  (* src = "./core/pipeline.v:28.21-28.27" *)
  wire prcond;
  (* src = "./core/pipeline.v:145.12-145.22" *)
  reg prcond1_id;
  (* src = "./core/pipeline.v:146.12-146.22" *)
  reg prcond2_id;
  (* src = "./core/pipeline.v:322.18-322.31" *)
  (* unused_bits = "0" *)
  wire prcond_branch;
  (* src = "./core/pipeline.v:36.14-36.23" *)
  reg prcond_if;
  (* src = "./core/pipeline.v:434.18-434.27" *)
  wire prsuccess;
  (* src = "./core/pipeline.v:51.24-51.28" *)
  wire [4:0] rd_1;
  (* src = "./core/pipeline.v:101.18-101.25" *)
  reg [4:0] rd_1_id;
  (* src = "./core/pipeline.v:70.19-70.23" *)
  wire [4:0] rd_2;
  (* src = "./core/pipeline.v:120.18-120.25" *)
  reg [4:0] rd_2_id;
  (* src = "./core/pipeline.v:190.18-190.25" *)
  wire [31:0] rdat1_1;
  (* src = "./core/pipeline.v:192.18-192.25" *)
  wire [31:0] rdat1_2;
  (* src = "./core/pipeline.v:191.18-191.25" *)
  wire [31:0] rdat2_1;
  (* src = "./core/pipeline.v:193.18-193.25" *)
  wire [31:0] rdat2_2;
  (* src = "./core/pipeline.v:162.11-162.17" *)
  wire rdy1_1;
  (* src = "./core/pipeline.v:164.11-164.17" *)
  wire rdy1_2;
  (* src = "./core/pipeline.v:163.11-163.17" *)
  wire rdy2_1;
  (* src = "./core/pipeline.v:165.11-165.17" *)
  wire rdy2_2;
  (* src = "./core/pipeline.v:259.17-259.27" *)
  (* unused_bits = "0 1 2 3 4 5 6 7" *)
  wire [7:0] ready_alu1;
  (* src = "./core/pipeline.v:272.21-272.31" *)
  (* unused_bits = "0 1 2 3 4 5 6 7" *)
  wire [7:0] ready_alu2;
  (* src = "./core/pipeline.v:306.18-306.30" *)
  wire [3:0] ready_branch;
  (* src = "./core/pipeline.v:287.20-287.30" *)
  wire [3:0] ready_ldst;
  (* src = "./core/pipeline.v:329.21-329.30" *)
  wire [1:0] ready_mul;
  (* mux_wire = 32'd1 *)
  (* reorderbuf = 32'd1 *)
  wire \reorderbuf-rob___MUX_procmux27362__WIRE_dp2 ;
  (* mux_wire = 32'd1 *)
  (* reorderbuf = 32'd1 *)
  wire \reorderbuf-rob___MUX_procmux27425__WIRE_dp1 ;
  (* mux_wire = 32'd1 *)
  (* reorderbuf = 32'd1 *)
  wire \reorderbuf-rob___MUX_procmux27485__WIRE_exfin_branch ;
  (* mux_wire = 32'd1 *)
  (* reorderbuf = 32'd1 *)
  wire \reorderbuf-rob___MUX_procmux27551__WIRE_exfin_ldst ;
  (* mux_wire = 32'd1 *)
  (* reorderbuf = 32'd1 *)
  wire \reorderbuf-rob___MUX_procmux27575__WIRE_exfin_mul ;
  (* mux_wire = 32'd1 *)
  (* reorderbuf = 32'd1 *)
  wire \reorderbuf-rob___MUX_procmux27599__WIRE_exfin_alu2 ;
  (* mux_wire = 32'd1 *)
  (* reorderbuf = 32'd1 *)
  wire \reorderbuf-rob___MUX_procmux27623__WIRE_exfin_alu1 ;
  (* mux_wire = 32'd1 *)
  (* reorderbuf = 32'd1 *)
  wire \reorderbuf-rob___MUX_ternary/core/reorderbufv68385__WIRE_logic_or/core/reorderbufv68384_Y ;
  (* mux_wire = 32'd1 *)
  (* reorderbuf = 32'd1 *)
  wire \reorderbuf-rob___MUX_ternary/core/reorderbufv70388__WIRE_gt/core/reorderbufv70387_Y ;
  (* mux_wire = 32'd1 *)
  (* reorderbuf = 32'd1 *)
  wire \reorderbuf-rob___MUX_ternary/core/reorderbufv71391__WIRE_gt/core/reorderbufv71390_Y ;
  (* mux_wire = 32'd1 *)
  (* reorderbuf = 32'd1 *)
  wire \reorderbuf-rob___MUX_ternary/core/reorderbufv89444__WIRE_and/core/reorderbufv76397_Y ;
  (* src = "./core/pipeline.v:219.11-219.19" *)
  wire req1_alu;
  (* src = "./core/pipeline.v:222.11-222.22" *)
  wire req1_branch;
  (* src = "./core/pipeline.v:228.11-228.20" *)
  wire req1_ldst;
  (* src = "./core/pipeline.v:225.11-225.19" *)
  wire req1_mul;
  (* src = "./core/pipeline.v:220.11-220.19" *)
  wire req2_alu;
  (* src = "./core/pipeline.v:223.11-223.22" *)
  wire req2_branch;
  (* src = "./core/pipeline.v:229.11-229.20" *)
  wire req2_ldst;
  (* src = "./core/pipeline.v:226.11-226.19" *)
  wire req2_mul;
  (* src = "./core/pipeline.v:221.17-221.27" *)
  wire [1:0] req_alunum;
  (* src = "./core/pipeline.v:224.17-224.30" *)
  wire [1:0] req_branchnum;
  (* src = "./core/pipeline.v:230.17-230.28" *)
  wire [1:0] req_ldstnum;
  (* src = "./core/pipeline.v:227.17-227.27" *)
  wire [1:0] req_mulnum;
  (* reset_wire = 32'd1 *)
  (* src = "./core/pipeline.v:10.18-10.23" *)
  input reset;
  wire reset;
  (* src = "./core/pipeline.v:206.11-206.22" *)
  wire resolved1_1;
  (* src = "./core/pipeline.v:208.11-208.22" *)
  wire resolved1_2;
  (* src = "./core/pipeline.v:207.11-207.22" *)
  wire resolved2_1;
  (* src = "./core/pipeline.v:209.11-209.22" *)
  wire resolved2_2;
  (* src = "./core/pipeline.v:348.25-348.36" *)
  wire [31:0] result_alu1;
  (* src = "./core/pipeline.v:365.25-365.36" *)
  wire [31:0] result_alu2;
  (* src = "./core/pipeline.v:440.25-440.38" *)
  wire [31:0] result_branch;
  (* src = "./core/pipeline.v:383.25-383.36" *)
  wire [31:0] result_ldst;
  (* src = "./core/pipeline.v:416.25-416.35" *)
  wire [31:0] result_mul;
  (* src = "./core/pipeline.v:401.25-401.32" *)
  wire [31:0] retaddr;
  (* src = "./core/pipeline.v:350.18-350.28" *)
  wire robwe_alu1;
  (* src = "./core/pipeline.v:367.18-367.28" *)
  wire robwe_alu2;
  (* src = "./core/pipeline.v:442.18-442.30" *)
  wire robwe_branch;
  (* src = "./core/pipeline.v:385.18-385.28" *)
  wire robwe_ldst;
  (* src = "./core/pipeline.v:418.18-418.27" *)
  wire robwe_mul;
  (* mux_wire = 32'd1 *)
  (* rrf = 32'd1 *)
  wire \rrf-rregfile___MUX_procmux23814__WIRE_wrrfen5 ;
  (* mux_wire = 32'd1 *)
  (* rrf = 32'd1 *)
  wire \rrf-rregfile___MUX_procmux23832__WIRE_wrrfen4 ;
  (* mux_wire = 32'd1 *)
  (* rrf = 32'd1 *)
  wire \rrf-rregfile___MUX_procmux23850__WIRE_wrrfen3 ;
  (* mux_wire = 32'd1 *)
  (* rrf = 32'd1 *)
  wire \rrf-rregfile___MUX_procmux23868__WIRE_wrrfen2 ;
  (* mux_wire = 32'd1 *)
  (* rrf = 32'd1 *)
  wire \rrf-rregfile___MUX_procmux23886__WIRE_wrrfen1 ;
  (* mux_wire = 32'd1 *)
  (* rrf = 32'd1 *)
  wire \rrf-rregfile___MUX_ternary/core/rrfv763736__WIRE_dpen1 ;
  (* mux_wire = 32'd1 *)
  (* rrf = 32'd1 *)
  wire \rrf-rregfile___MUX_ternary/core/rrfv783740__WIRE_dpen2 ;
  (* mux_wire = 32'd1 *)
  (* rrf_freelistmanager = 32'd1 *)
  wire \rrf_freelistmanager-rrf_fl___MUX_procmux23795__WIRE_stall_DP ;
  (* mux_wire = 32'd1 *)
  (* rrf_freelistmanager = 32'd1 *)
  wire \rrf_freelistmanager-rrf_fl___MUX_procmux23798__WIRE_prmiss ;
  (* mux_wire = 32'd1 *)
  (* rrf_freelistmanager = 32'd1 *)
  wire \rrf_freelistmanager-rrf_fl___MUX_ternary/core/rrf_freelistmanagerv233804__WIRE_gt/core/rrf_freelistmanagerv233803_Y ;
  (* mux_wire = 32'd1 *)
  (* rrf_freelistmanager = 32'd1 *)
  wire \rrf_freelistmanager-rrf_fl___MUX_ternary/core/rrf_freelistmanagerv273808__WIRE_lt/core/rrf_freelistmanagerv273807_Y ;
  (* mux_wire = 32'd1 *)
  (* rrf_freelistmanager = 32'd1 *)
  wire \rrf_freelistmanager-rrf_fl___MUX_ternary/core/rrf_freelistmanagerv293810__WIRE_invalid1 ;
  (* mux_wire = 32'd1 *)
  (* rrf_freelistmanager = 32'd1 *)
  wire \rrf_freelistmanager-rrf_fl___MUX_ternary/core/rrf_freelistmanagerv473819__WIRE_gt/core/rrf_freelistmanagerv473818_Y ;
  (* src = "./core/pipeline.v:172.18-172.24" *)
  wire [5:0] rrfptr;
  (* src = "./core/pipeline.v:262.21-262.32" *)
  wire [5:0] rrftag_alu1;
  (* src = "./core/pipeline.v:275.25-275.36" *)
  wire [5:0] rrftag_alu2;
  (* src = "./core/pipeline.v:316.25-316.38" *)
  wire [5:0] rrftag_branch;
  (* src = "./core/pipeline.v:297.25-297.36" *)
  wire [5:0] rrftag_ldst;
  (* src = "./core/pipeline.v:338.25-338.35" *)
  wire [5:0] rrftag_mul;
  (* src = "./core/pipeline.v:173.18-173.27" *)
  wire [5:0] rrftagfix;
  (* src = "./core/pipeline.v:349.18-349.28" *)
  wire rrfwe_alu1;
  (* src = "./core/pipeline.v:366.18-366.28" *)
  wire rrfwe_alu2;
  (* src = "./core/pipeline.v:441.18-441.30" *)
  wire rrfwe_branch;
  (* src = "./core/pipeline.v:384.18-384.28" *)
  wire rrfwe_ldst;
  (* src = "./core/pipeline.v:417.18-417.27" *)
  wire rrfwe_mul;
  (* src = "./core/pipeline.v:49.24-49.29" *)
  wire [4:0] rs1_1;
  (* src = "./core/pipeline.v:99.18-99.26" *)
  reg [4:0] rs1_1_id;
  (* src = "./core/pipeline.v:176.18-176.26" *)
  wire [5:0] rs1_1tag;
  (* src = "./core/pipeline.v:68.19-68.24" *)
  wire [4:0] rs1_2;
  (* src = "./core/pipeline.v:136.12-136.28" *)
  reg rs1_2_eq_dst1_id;
  (* src = "./core/pipeline.v:118.18-118.26" *)
  reg [4:0] rs1_2_id;
  (* src = "./core/pipeline.v:178.18-178.26" *)
  wire [5:0] rs1_2tag;
  (* src = "./core/pipeline.v:50.24-50.29" *)
  wire [4:0] rs2_1;
  (* src = "./core/pipeline.v:100.18-100.26" *)
  reg [4:0] rs2_1_id;
  (* src = "./core/pipeline.v:177.18-177.26" *)
  wire [5:0] rs2_1tag;
  (* src = "./core/pipeline.v:69.19-69.24" *)
  wire [4:0] rs2_2;
  (* src = "./core/pipeline.v:137.12-137.28" *)
  reg rs2_2_eq_dst1_id;
  (* src = "./core/pipeline.v:119.18-119.26" *)
  reg [4:0] rs2_2_id;
  (* src = "./core/pipeline.v:179.18-179.26" *)
  wire [5:0] rs2_2tag;
  (* mux_wire = 32'd1 *)
  (* rs_alu = 32'd1 *)
  wire \rs_alu-reserv_alu1___MUX_procmux23956__WIRE_clearbusy ;
  (* mux_wire = 32'd1 *)
  (* rs_alu = 32'd1 *)
  wire \rs_alu-reserv_alu1___MUX_procmux24004__WIRE_we2 ;
  (* mux_wire = 32'd1 *)
  (* rs_alu = 32'd1 *)
  wire \rs_alu-reserv_alu1___MUX_procmux24055__WIRE_prsuccess ;
  (* mux_wire = 32'd1 *)
  (* rs_alu = 32'd1 *)
  wire \rs_alu-reserv_alu1___MUX_procmux24058__WIRE_prmiss ;
  (* mux_wire = 32'd1 *)
  (* rs_alu = 32'd1 *)
  wire \rs_alu-reserv_alu1___MUX_procmux24100__WIRE_we1 ;
  (* mux_wire = 32'd1 *)
  (* rs_alu = 32'd1 *)
  wire \rs_alu-reserv_alu1___MUX_procmux24643__WIRE_nextrrfcyc ;
  (* mux_wire = 32'd1 *)
  (* rs_alu = 32'd1 *)
  wire \rs_alu-reserv_alu1___MUX_ternary/core/rs_aluv3352912__WIRE_eq/core/rs_aluv3352911_Y ;
  (* mux_wire = 32'd1 *)
  (* rs_alu = 32'd1 *)
  wire \rs_alu-reserv_alu1___MUX_ternary/core/rs_aluv3362909__WIRE_eq/core/rs_aluv3362908_Y ;
  (* mux_wire = 32'd1 *)
  (* rs_alu = 32'd1 *)
  wire \rs_alu-reserv_alu1___MUX_ternary/core/rs_aluv3372906__WIRE_eq/core/rs_aluv3372905_Y ;
  (* mux_wire = 32'd1 *)
  (* rs_alu = 32'd1 *)
  wire \rs_alu-reserv_alu1___MUX_ternary/core/rs_aluv3382903__WIRE_eq/core/rs_aluv3382902_Y ;
  (* mux_wire = 32'd1 *)
  (* rs_alu = 32'd1 *)
  wire \rs_alu-reserv_alu1___MUX_ternary/core/rs_aluv3392900__WIRE_eq/core/rs_aluv3392899_Y ;
  (* mux_wire = 32'd1 *)
  (* rs_alu = 32'd1 *)
  wire \rs_alu-reserv_alu1___MUX_ternary/core/rs_aluv3402897__WIRE_eq/core/rs_aluv3402896_Y ;
  (* mux_wire = 32'd1 *)
  (* rs_alu = 32'd1 *)
  wire \rs_alu-reserv_alu1___MUX_ternary/core/rs_aluv3412894__WIRE_eq/core/rs_aluv3412893_Y ;
  (* mux_wire = 32'd1 *)
  (* rs_alu = 32'd1 *)
  wire \rs_alu-reserv_alu1___MUX_ternary/core/rs_aluv3422891__WIRE_eq/core/rs_aluv3422890_Y ;
  (* mux_wire = 32'd1 *)
  (* rs_alu = 32'd1 *)
  wire \rs_alu-reserv_alu1___MUX_ternary/core/rs_aluv3452928__WIRE_eq/core/rs_aluv3452927_Y ;
  (* mux_wire = 32'd1 *)
  (* rs_alu = 32'd1 *)
  wire \rs_alu-reserv_alu1___MUX_ternary/core/rs_aluv3462926__WIRE_eq/core/rs_aluv3462925_Y ;
  (* mux_wire = 32'd1 *)
  (* rs_alu = 32'd1 *)
  wire \rs_alu-reserv_alu1___MUX_ternary/core/rs_aluv3472924__WIRE_eq/core/rs_aluv3472923_Y ;
  (* mux_wire = 32'd1 *)
  (* rs_alu = 32'd1 *)
  wire \rs_alu-reserv_alu1___MUX_ternary/core/rs_aluv3482922__WIRE_eq/core/rs_aluv3482921_Y ;
  (* mux_wire = 32'd1 *)
  (* rs_alu = 32'd1 *)
  wire \rs_alu-reserv_alu1___MUX_ternary/core/rs_aluv3492920__WIRE_eq/core/rs_aluv3492919_Y ;
  (* mux_wire = 32'd1 *)
  (* rs_alu = 32'd1 *)
  wire \rs_alu-reserv_alu1___MUX_ternary/core/rs_aluv3502918__WIRE_eq/core/rs_aluv3502917_Y ;
  (* mux_wire = 32'd1 *)
  (* rs_alu = 32'd1 *)
  wire \rs_alu-reserv_alu1___MUX_ternary/core/rs_aluv3512916__WIRE_eq/core/rs_aluv3512915_Y ;
  (* mux_wire = 32'd1 *)
  (* rs_alu = 32'd1 *)
  wire \rs_alu-reserv_alu1___MUX_ternary/core/rs_aluv3522914__WIRE_eq/core/rs_aluv3522913_Y ;
  (* mux_wire = 32'd1 *)
  (* rs_alu = 32'd1 *)
  wire \rs_alu-reserv_alu1___MUX_ternary/core/rs_aluv4473161__WIRE_logic_and/core/rs_aluv4473160_Y ;
  (* mux_wire = 32'd1 *)
  (* rs_alu = 32'd1 *)
  wire \rs_alu-reserv_alu1___MUX_ternary/core/rs_aluv4923202__WIRE_logic_and/core/rs_aluv4923201_Y ;
  (* mux_wire = 32'd1 *)
  (* rs_alu = 32'd1 *)
  wire \rs_alu-reserv_alu1___MUX_ternary/core/rs_aluv5373243__WIRE_logic_and/core/rs_aluv5373242_Y ;
  (* mux_wire = 32'd1 *)
  (* rs_alu = 32'd1 *)
  wire \rs_alu-reserv_alu1___MUX_ternary/core/rs_aluv5823284__WIRE_logic_and/core/rs_aluv5823283_Y ;
  (* mux_wire = 32'd1 *)
  (* rs_alu = 32'd1 *)
  wire \rs_alu-reserv_alu1___MUX_ternary/core/rs_aluv6273325__WIRE_logic_and/core/rs_aluv6273324_Y ;
  (* mux_wire = 32'd1 *)
  (* rs_alu = 32'd1 *)
  wire \rs_alu-reserv_alu1___MUX_ternary/core/rs_aluv6723366__WIRE_logic_and/core/rs_aluv6723365_Y ;
  (* mux_wire = 32'd1 *)
  (* rs_alu = 32'd1 *)
  wire \rs_alu-reserv_alu1___MUX_ternary/core/rs_aluv7173407__WIRE_logic_and/core/rs_aluv7173406_Y ;
  (* mux_wire = 32'd1 *)
  (* rs_alu = 32'd1 *)
  wire \rs_alu-reserv_alu1___MUX_ternary/core/rs_aluv7623448__WIRE_logic_and/core/rs_aluv7623447_Y ;
  (* mux_wire = 32'd1 *)
  (* rs_alu = 32'd1 *)
  wire \rs_alu-reserv_alu1___MUX_ternary/core/rs_aluv8033500__WIRE_eq/core/rs_aluv8033487_Y ;
  (* mux_wire = 32'd1 *)
  (* rs_alu = 32'd1 *)
  wire \rs_alu-reserv_alu1___MUX_ternary/core/rs_aluv8043499__WIRE_eq/core/rs_aluv8043488_Y ;
  (* mux_wire = 32'd1 *)
  (* rs_alu = 32'd1 *)
  wire \rs_alu-reserv_alu1___MUX_ternary/core/rs_aluv8053498__WIRE_eq/core/rs_aluv8053489_Y ;
  (* mux_wire = 32'd1 *)
  (* rs_alu = 32'd1 *)
  wire \rs_alu-reserv_alu1___MUX_ternary/core/rs_aluv8063497__WIRE_eq/core/rs_aluv8063490_Y ;
  (* mux_wire = 32'd1 *)
  (* rs_alu = 32'd1 *)
  wire \rs_alu-reserv_alu1___MUX_ternary/core/rs_aluv8073496__WIRE_eq/core/rs_aluv8073491_Y ;
  (* mux_wire = 32'd1 *)
  (* rs_alu = 32'd1 *)
  wire \rs_alu-reserv_alu1___MUX_ternary/core/rs_aluv8083495__WIRE_eq/core/rs_aluv8083492_Y ;
  (* mux_wire = 32'd1 *)
  (* rs_alu = 32'd1 *)
  wire \rs_alu-reserv_alu1___MUX_ternary/core/rs_aluv8093494__WIRE_eq/core/rs_aluv8093493_Y ;
  (* mux_wire = 32'd1 *)
  (* rs_alu_ent = 32'd1 *)
  wire \rs_alu-reserv_alu1_rs_alu_ent-ent0___MUX_procmux7955__WIRE_we ;
  (* mux_wire = 32'd1 *)
  (* rs_alu_ent = 32'd1 *)
  wire \rs_alu-reserv_alu1_rs_alu_ent-ent0___MUX_ternary/core/rs_aluv647781__WIRE_and/core/rs_aluv647780_Y ;
  (* mux_wire = 32'd1 *)
  (* rs_alu_ent = 32'd1 *)
  wire \rs_alu-reserv_alu1_rs_alu_ent-ent0___MUX_ternary/core/rs_aluv667784__WIRE_and/core/rs_aluv667783_Y ;
  (* mux_wire = 32'd1 *)
  (* src_manager = 32'd1 *)
  wire \rs_alu-reserv_alu1_rs_alu_ent-ent0_src_manager-srcmng1___MUX_ternary/core/src_managerv263678__WIRE_opr_rdy ;
  (* mux_wire = 32'd1 *)
  (* src_manager = 32'd1 *)
  wire \rs_alu-reserv_alu1_rs_alu_ent-ent0_src_manager-srcmng1___MUX_ternary/core/src_managerv273677__WIRE_and/core/src_managerv273660_Y ;
  (* mux_wire = 32'd1 *)
  (* src_manager = 32'd1 *)
  wire \rs_alu-reserv_alu1_rs_alu_ent-ent0_src_manager-srcmng1___MUX_ternary/core/src_managerv283676__WIRE_and/core/src_managerv283663_Y ;
  (* mux_wire = 32'd1 *)
  (* src_manager = 32'd1 *)
  wire \rs_alu-reserv_alu1_rs_alu_ent-ent0_src_manager-srcmng1___MUX_ternary/core/src_managerv293675__WIRE_and/core/src_managerv293666_Y ;
  (* mux_wire = 32'd1 *)
  (* src_manager = 32'd1 *)
  wire \rs_alu-reserv_alu1_rs_alu_ent-ent0_src_manager-srcmng1___MUX_ternary/core/src_managerv303674__WIRE_and/core/src_managerv303669_Y ;
  (* mux_wire = 32'd1 *)
  (* src_manager = 32'd1 *)
  wire \rs_alu-reserv_alu1_rs_alu_ent-ent0_src_manager-srcmng1___MUX_ternary/core/src_managerv313673__WIRE_and/core/src_managerv313672_Y ;
  (* mux_wire = 32'd1 *)
  (* src_manager = 32'd1 *)
  wire \rs_alu-reserv_alu1_rs_alu_ent-ent0_src_manager-srcmng2___MUX_ternary/core/src_managerv263678__WIRE_opr_rdy ;
  (* mux_wire = 32'd1 *)
  (* src_manager = 32'd1 *)
  wire \rs_alu-reserv_alu1_rs_alu_ent-ent0_src_manager-srcmng2___MUX_ternary/core/src_managerv273677__WIRE_and/core/src_managerv273660_Y ;
  (* mux_wire = 32'd1 *)
  (* src_manager = 32'd1 *)
  wire \rs_alu-reserv_alu1_rs_alu_ent-ent0_src_manager-srcmng2___MUX_ternary/core/src_managerv283676__WIRE_and/core/src_managerv283663_Y ;
  (* mux_wire = 32'd1 *)
  (* src_manager = 32'd1 *)
  wire \rs_alu-reserv_alu1_rs_alu_ent-ent0_src_manager-srcmng2___MUX_ternary/core/src_managerv293675__WIRE_and/core/src_managerv293666_Y ;
  (* mux_wire = 32'd1 *)
  (* src_manager = 32'd1 *)
  wire \rs_alu-reserv_alu1_rs_alu_ent-ent0_src_manager-srcmng2___MUX_ternary/core/src_managerv303674__WIRE_and/core/src_managerv303669_Y ;
  (* mux_wire = 32'd1 *)
  (* src_manager = 32'd1 *)
  wire \rs_alu-reserv_alu1_rs_alu_ent-ent0_src_manager-srcmng2___MUX_ternary/core/src_managerv313673__WIRE_and/core/src_managerv313672_Y ;
  (* mux_wire = 32'd1 *)
  (* rs_alu_ent = 32'd1 *)
  wire \rs_alu-reserv_alu1_rs_alu_ent-ent1___MUX_procmux7955__WIRE_we ;
  (* mux_wire = 32'd1 *)
  (* rs_alu_ent = 32'd1 *)
  wire \rs_alu-reserv_alu1_rs_alu_ent-ent1___MUX_ternary/core/rs_aluv647781__WIRE_and/core/rs_aluv647780_Y ;
  (* mux_wire = 32'd1 *)
  (* rs_alu_ent = 32'd1 *)
  wire \rs_alu-reserv_alu1_rs_alu_ent-ent1___MUX_ternary/core/rs_aluv667784__WIRE_and/core/rs_aluv667783_Y ;
  (* mux_wire = 32'd1 *)
  (* src_manager = 32'd1 *)
  wire \rs_alu-reserv_alu1_rs_alu_ent-ent1_src_manager-srcmng1___MUX_ternary/core/src_managerv263678__WIRE_opr_rdy ;
  (* mux_wire = 32'd1 *)
  (* src_manager = 32'd1 *)
  wire \rs_alu-reserv_alu1_rs_alu_ent-ent1_src_manager-srcmng1___MUX_ternary/core/src_managerv273677__WIRE_and/core/src_managerv273660_Y ;
  (* mux_wire = 32'd1 *)
  (* src_manager = 32'd1 *)
  wire \rs_alu-reserv_alu1_rs_alu_ent-ent1_src_manager-srcmng1___MUX_ternary/core/src_managerv283676__WIRE_and/core/src_managerv283663_Y ;
  (* mux_wire = 32'd1 *)
  (* src_manager = 32'd1 *)
  wire \rs_alu-reserv_alu1_rs_alu_ent-ent1_src_manager-srcmng1___MUX_ternary/core/src_managerv293675__WIRE_and/core/src_managerv293666_Y ;
  (* mux_wire = 32'd1 *)
  (* src_manager = 32'd1 *)
  wire \rs_alu-reserv_alu1_rs_alu_ent-ent1_src_manager-srcmng1___MUX_ternary/core/src_managerv303674__WIRE_and/core/src_managerv303669_Y ;
  (* mux_wire = 32'd1 *)
  (* src_manager = 32'd1 *)
  wire \rs_alu-reserv_alu1_rs_alu_ent-ent1_src_manager-srcmng1___MUX_ternary/core/src_managerv313673__WIRE_and/core/src_managerv313672_Y ;
  (* mux_wire = 32'd1 *)
  (* src_manager = 32'd1 *)
  wire \rs_alu-reserv_alu1_rs_alu_ent-ent1_src_manager-srcmng2___MUX_ternary/core/src_managerv263678__WIRE_opr_rdy ;
  (* mux_wire = 32'd1 *)
  (* src_manager = 32'd1 *)
  wire \rs_alu-reserv_alu1_rs_alu_ent-ent1_src_manager-srcmng2___MUX_ternary/core/src_managerv273677__WIRE_and/core/src_managerv273660_Y ;
  (* mux_wire = 32'd1 *)
  (* src_manager = 32'd1 *)
  wire \rs_alu-reserv_alu1_rs_alu_ent-ent1_src_manager-srcmng2___MUX_ternary/core/src_managerv283676__WIRE_and/core/src_managerv283663_Y ;
  (* mux_wire = 32'd1 *)
  (* src_manager = 32'd1 *)
  wire \rs_alu-reserv_alu1_rs_alu_ent-ent1_src_manager-srcmng2___MUX_ternary/core/src_managerv293675__WIRE_and/core/src_managerv293666_Y ;
  (* mux_wire = 32'd1 *)
  (* src_manager = 32'd1 *)
  wire \rs_alu-reserv_alu1_rs_alu_ent-ent1_src_manager-srcmng2___MUX_ternary/core/src_managerv303674__WIRE_and/core/src_managerv303669_Y ;
  (* mux_wire = 32'd1 *)
  (* src_manager = 32'd1 *)
  wire \rs_alu-reserv_alu1_rs_alu_ent-ent1_src_manager-srcmng2___MUX_ternary/core/src_managerv313673__WIRE_and/core/src_managerv313672_Y ;
  (* mux_wire = 32'd1 *)
  (* rs_alu_ent = 32'd1 *)
  wire \rs_alu-reserv_alu1_rs_alu_ent-ent2___MUX_procmux7955__WIRE_we ;
  (* mux_wire = 32'd1 *)
  (* rs_alu_ent = 32'd1 *)
  wire \rs_alu-reserv_alu1_rs_alu_ent-ent2___MUX_ternary/core/rs_aluv647781__WIRE_and/core/rs_aluv647780_Y ;
  (* mux_wire = 32'd1 *)
  (* rs_alu_ent = 32'd1 *)
  wire \rs_alu-reserv_alu1_rs_alu_ent-ent2___MUX_ternary/core/rs_aluv667784__WIRE_and/core/rs_aluv667783_Y ;
  (* mux_wire = 32'd1 *)
  (* src_manager = 32'd1 *)
  wire \rs_alu-reserv_alu1_rs_alu_ent-ent2_src_manager-srcmng1___MUX_ternary/core/src_managerv263678__WIRE_opr_rdy ;
  (* mux_wire = 32'd1 *)
  (* src_manager = 32'd1 *)
  wire \rs_alu-reserv_alu1_rs_alu_ent-ent2_src_manager-srcmng1___MUX_ternary/core/src_managerv273677__WIRE_and/core/src_managerv273660_Y ;
  (* mux_wire = 32'd1 *)
  (* src_manager = 32'd1 *)
  wire \rs_alu-reserv_alu1_rs_alu_ent-ent2_src_manager-srcmng1___MUX_ternary/core/src_managerv283676__WIRE_and/core/src_managerv283663_Y ;
  (* mux_wire = 32'd1 *)
  (* src_manager = 32'd1 *)
  wire \rs_alu-reserv_alu1_rs_alu_ent-ent2_src_manager-srcmng1___MUX_ternary/core/src_managerv293675__WIRE_and/core/src_managerv293666_Y ;
  (* mux_wire = 32'd1 *)
  (* src_manager = 32'd1 *)
  wire \rs_alu-reserv_alu1_rs_alu_ent-ent2_src_manager-srcmng1___MUX_ternary/core/src_managerv303674__WIRE_and/core/src_managerv303669_Y ;
  (* mux_wire = 32'd1 *)
  (* src_manager = 32'd1 *)
  wire \rs_alu-reserv_alu1_rs_alu_ent-ent2_src_manager-srcmng1___MUX_ternary/core/src_managerv313673__WIRE_and/core/src_managerv313672_Y ;
  (* mux_wire = 32'd1 *)
  (* src_manager = 32'd1 *)
  wire \rs_alu-reserv_alu1_rs_alu_ent-ent2_src_manager-srcmng2___MUX_ternary/core/src_managerv263678__WIRE_opr_rdy ;
  (* mux_wire = 32'd1 *)
  (* src_manager = 32'd1 *)
  wire \rs_alu-reserv_alu1_rs_alu_ent-ent2_src_manager-srcmng2___MUX_ternary/core/src_managerv273677__WIRE_and/core/src_managerv273660_Y ;
  (* mux_wire = 32'd1 *)
  (* src_manager = 32'd1 *)
  wire \rs_alu-reserv_alu1_rs_alu_ent-ent2_src_manager-srcmng2___MUX_ternary/core/src_managerv283676__WIRE_and/core/src_managerv283663_Y ;
  (* mux_wire = 32'd1 *)
  (* src_manager = 32'd1 *)
  wire \rs_alu-reserv_alu1_rs_alu_ent-ent2_src_manager-srcmng2___MUX_ternary/core/src_managerv293675__WIRE_and/core/src_managerv293666_Y ;
  (* mux_wire = 32'd1 *)
  (* src_manager = 32'd1 *)
  wire \rs_alu-reserv_alu1_rs_alu_ent-ent2_src_manager-srcmng2___MUX_ternary/core/src_managerv303674__WIRE_and/core/src_managerv303669_Y ;
  (* mux_wire = 32'd1 *)
  (* src_manager = 32'd1 *)
  wire \rs_alu-reserv_alu1_rs_alu_ent-ent2_src_manager-srcmng2___MUX_ternary/core/src_managerv313673__WIRE_and/core/src_managerv313672_Y ;
  (* mux_wire = 32'd1 *)
  (* rs_alu_ent = 32'd1 *)
  wire \rs_alu-reserv_alu1_rs_alu_ent-ent3___MUX_procmux7955__WIRE_we ;
  (* mux_wire = 32'd1 *)
  (* rs_alu_ent = 32'd1 *)
  wire \rs_alu-reserv_alu1_rs_alu_ent-ent3___MUX_ternary/core/rs_aluv647781__WIRE_and/core/rs_aluv647780_Y ;
  (* mux_wire = 32'd1 *)
  (* rs_alu_ent = 32'd1 *)
  wire \rs_alu-reserv_alu1_rs_alu_ent-ent3___MUX_ternary/core/rs_aluv667784__WIRE_and/core/rs_aluv667783_Y ;
  (* mux_wire = 32'd1 *)
  (* src_manager = 32'd1 *)
  wire \rs_alu-reserv_alu1_rs_alu_ent-ent3_src_manager-srcmng1___MUX_ternary/core/src_managerv263678__WIRE_opr_rdy ;
  (* mux_wire = 32'd1 *)
  (* src_manager = 32'd1 *)
  wire \rs_alu-reserv_alu1_rs_alu_ent-ent3_src_manager-srcmng1___MUX_ternary/core/src_managerv273677__WIRE_and/core/src_managerv273660_Y ;
  (* mux_wire = 32'd1 *)
  (* src_manager = 32'd1 *)
  wire \rs_alu-reserv_alu1_rs_alu_ent-ent3_src_manager-srcmng1___MUX_ternary/core/src_managerv283676__WIRE_and/core/src_managerv283663_Y ;
  (* mux_wire = 32'd1 *)
  (* src_manager = 32'd1 *)
  wire \rs_alu-reserv_alu1_rs_alu_ent-ent3_src_manager-srcmng1___MUX_ternary/core/src_managerv293675__WIRE_and/core/src_managerv293666_Y ;
  (* mux_wire = 32'd1 *)
  (* src_manager = 32'd1 *)
  wire \rs_alu-reserv_alu1_rs_alu_ent-ent3_src_manager-srcmng1___MUX_ternary/core/src_managerv303674__WIRE_and/core/src_managerv303669_Y ;
  (* mux_wire = 32'd1 *)
  (* src_manager = 32'd1 *)
  wire \rs_alu-reserv_alu1_rs_alu_ent-ent3_src_manager-srcmng1___MUX_ternary/core/src_managerv313673__WIRE_and/core/src_managerv313672_Y ;
  (* mux_wire = 32'd1 *)
  (* src_manager = 32'd1 *)
  wire \rs_alu-reserv_alu1_rs_alu_ent-ent3_src_manager-srcmng2___MUX_ternary/core/src_managerv263678__WIRE_opr_rdy ;
  (* mux_wire = 32'd1 *)
  (* src_manager = 32'd1 *)
  wire \rs_alu-reserv_alu1_rs_alu_ent-ent3_src_manager-srcmng2___MUX_ternary/core/src_managerv273677__WIRE_and/core/src_managerv273660_Y ;
  (* mux_wire = 32'd1 *)
  (* src_manager = 32'd1 *)
  wire \rs_alu-reserv_alu1_rs_alu_ent-ent3_src_manager-srcmng2___MUX_ternary/core/src_managerv283676__WIRE_and/core/src_managerv283663_Y ;
  (* mux_wire = 32'd1 *)
  (* src_manager = 32'd1 *)
  wire \rs_alu-reserv_alu1_rs_alu_ent-ent3_src_manager-srcmng2___MUX_ternary/core/src_managerv293675__WIRE_and/core/src_managerv293666_Y ;
  (* mux_wire = 32'd1 *)
  (* src_manager = 32'd1 *)
  wire \rs_alu-reserv_alu1_rs_alu_ent-ent3_src_manager-srcmng2___MUX_ternary/core/src_managerv303674__WIRE_and/core/src_managerv303669_Y ;
  (* mux_wire = 32'd1 *)
  (* src_manager = 32'd1 *)
  wire \rs_alu-reserv_alu1_rs_alu_ent-ent3_src_manager-srcmng2___MUX_ternary/core/src_managerv313673__WIRE_and/core/src_managerv313672_Y ;
  (* mux_wire = 32'd1 *)
  (* rs_alu_ent = 32'd1 *)
  wire \rs_alu-reserv_alu1_rs_alu_ent-ent4___MUX_procmux7955__WIRE_we ;
  (* mux_wire = 32'd1 *)
  (* rs_alu_ent = 32'd1 *)
  wire \rs_alu-reserv_alu1_rs_alu_ent-ent4___MUX_ternary/core/rs_aluv647781__WIRE_and/core/rs_aluv647780_Y ;
  (* mux_wire = 32'd1 *)
  (* rs_alu_ent = 32'd1 *)
  wire \rs_alu-reserv_alu1_rs_alu_ent-ent4___MUX_ternary/core/rs_aluv667784__WIRE_and/core/rs_aluv667783_Y ;
  (* mux_wire = 32'd1 *)
  (* src_manager = 32'd1 *)
  wire \rs_alu-reserv_alu1_rs_alu_ent-ent4_src_manager-srcmng1___MUX_ternary/core/src_managerv263678__WIRE_opr_rdy ;
  (* mux_wire = 32'd1 *)
  (* src_manager = 32'd1 *)
  wire \rs_alu-reserv_alu1_rs_alu_ent-ent4_src_manager-srcmng1___MUX_ternary/core/src_managerv273677__WIRE_and/core/src_managerv273660_Y ;
  (* mux_wire = 32'd1 *)
  (* src_manager = 32'd1 *)
  wire \rs_alu-reserv_alu1_rs_alu_ent-ent4_src_manager-srcmng1___MUX_ternary/core/src_managerv283676__WIRE_and/core/src_managerv283663_Y ;
  (* mux_wire = 32'd1 *)
  (* src_manager = 32'd1 *)
  wire \rs_alu-reserv_alu1_rs_alu_ent-ent4_src_manager-srcmng1___MUX_ternary/core/src_managerv293675__WIRE_and/core/src_managerv293666_Y ;
  (* mux_wire = 32'd1 *)
  (* src_manager = 32'd1 *)
  wire \rs_alu-reserv_alu1_rs_alu_ent-ent4_src_manager-srcmng1___MUX_ternary/core/src_managerv303674__WIRE_and/core/src_managerv303669_Y ;
  (* mux_wire = 32'd1 *)
  (* src_manager = 32'd1 *)
  wire \rs_alu-reserv_alu1_rs_alu_ent-ent4_src_manager-srcmng1___MUX_ternary/core/src_managerv313673__WIRE_and/core/src_managerv313672_Y ;
  (* mux_wire = 32'd1 *)
  (* src_manager = 32'd1 *)
  wire \rs_alu-reserv_alu1_rs_alu_ent-ent4_src_manager-srcmng2___MUX_ternary/core/src_managerv263678__WIRE_opr_rdy ;
  (* mux_wire = 32'd1 *)
  (* src_manager = 32'd1 *)
  wire \rs_alu-reserv_alu1_rs_alu_ent-ent4_src_manager-srcmng2___MUX_ternary/core/src_managerv273677__WIRE_and/core/src_managerv273660_Y ;
  (* mux_wire = 32'd1 *)
  (* src_manager = 32'd1 *)
  wire \rs_alu-reserv_alu1_rs_alu_ent-ent4_src_manager-srcmng2___MUX_ternary/core/src_managerv283676__WIRE_and/core/src_managerv283663_Y ;
  (* mux_wire = 32'd1 *)
  (* src_manager = 32'd1 *)
  wire \rs_alu-reserv_alu1_rs_alu_ent-ent4_src_manager-srcmng2___MUX_ternary/core/src_managerv293675__WIRE_and/core/src_managerv293666_Y ;
  (* mux_wire = 32'd1 *)
  (* src_manager = 32'd1 *)
  wire \rs_alu-reserv_alu1_rs_alu_ent-ent4_src_manager-srcmng2___MUX_ternary/core/src_managerv303674__WIRE_and/core/src_managerv303669_Y ;
  (* mux_wire = 32'd1 *)
  (* src_manager = 32'd1 *)
  wire \rs_alu-reserv_alu1_rs_alu_ent-ent4_src_manager-srcmng2___MUX_ternary/core/src_managerv313673__WIRE_and/core/src_managerv313672_Y ;
  (* mux_wire = 32'd1 *)
  (* rs_alu_ent = 32'd1 *)
  wire \rs_alu-reserv_alu1_rs_alu_ent-ent5___MUX_procmux7955__WIRE_we ;
  (* mux_wire = 32'd1 *)
  (* rs_alu_ent = 32'd1 *)
  wire \rs_alu-reserv_alu1_rs_alu_ent-ent5___MUX_ternary/core/rs_aluv647781__WIRE_and/core/rs_aluv647780_Y ;
  (* mux_wire = 32'd1 *)
  (* rs_alu_ent = 32'd1 *)
  wire \rs_alu-reserv_alu1_rs_alu_ent-ent5___MUX_ternary/core/rs_aluv667784__WIRE_and/core/rs_aluv667783_Y ;
  (* mux_wire = 32'd1 *)
  (* src_manager = 32'd1 *)
  wire \rs_alu-reserv_alu1_rs_alu_ent-ent5_src_manager-srcmng1___MUX_ternary/core/src_managerv263678__WIRE_opr_rdy ;
  (* mux_wire = 32'd1 *)
  (* src_manager = 32'd1 *)
  wire \rs_alu-reserv_alu1_rs_alu_ent-ent5_src_manager-srcmng1___MUX_ternary/core/src_managerv273677__WIRE_and/core/src_managerv273660_Y ;
  (* mux_wire = 32'd1 *)
  (* src_manager = 32'd1 *)
  wire \rs_alu-reserv_alu1_rs_alu_ent-ent5_src_manager-srcmng1___MUX_ternary/core/src_managerv283676__WIRE_and/core/src_managerv283663_Y ;
  (* mux_wire = 32'd1 *)
  (* src_manager = 32'd1 *)
  wire \rs_alu-reserv_alu1_rs_alu_ent-ent5_src_manager-srcmng1___MUX_ternary/core/src_managerv293675__WIRE_and/core/src_managerv293666_Y ;
  (* mux_wire = 32'd1 *)
  (* src_manager = 32'd1 *)
  wire \rs_alu-reserv_alu1_rs_alu_ent-ent5_src_manager-srcmng1___MUX_ternary/core/src_managerv303674__WIRE_and/core/src_managerv303669_Y ;
  (* mux_wire = 32'd1 *)
  (* src_manager = 32'd1 *)
  wire \rs_alu-reserv_alu1_rs_alu_ent-ent5_src_manager-srcmng1___MUX_ternary/core/src_managerv313673__WIRE_and/core/src_managerv313672_Y ;
  (* mux_wire = 32'd1 *)
  (* src_manager = 32'd1 *)
  wire \rs_alu-reserv_alu1_rs_alu_ent-ent5_src_manager-srcmng2___MUX_ternary/core/src_managerv263678__WIRE_opr_rdy ;
  (* mux_wire = 32'd1 *)
  (* src_manager = 32'd1 *)
  wire \rs_alu-reserv_alu1_rs_alu_ent-ent5_src_manager-srcmng2___MUX_ternary/core/src_managerv273677__WIRE_and/core/src_managerv273660_Y ;
  (* mux_wire = 32'd1 *)
  (* src_manager = 32'd1 *)
  wire \rs_alu-reserv_alu1_rs_alu_ent-ent5_src_manager-srcmng2___MUX_ternary/core/src_managerv283676__WIRE_and/core/src_managerv283663_Y ;
  (* mux_wire = 32'd1 *)
  (* src_manager = 32'd1 *)
  wire \rs_alu-reserv_alu1_rs_alu_ent-ent5_src_manager-srcmng2___MUX_ternary/core/src_managerv293675__WIRE_and/core/src_managerv293666_Y ;
  (* mux_wire = 32'd1 *)
  (* src_manager = 32'd1 *)
  wire \rs_alu-reserv_alu1_rs_alu_ent-ent5_src_manager-srcmng2___MUX_ternary/core/src_managerv303674__WIRE_and/core/src_managerv303669_Y ;
  (* mux_wire = 32'd1 *)
  (* src_manager = 32'd1 *)
  wire \rs_alu-reserv_alu1_rs_alu_ent-ent5_src_manager-srcmng2___MUX_ternary/core/src_managerv313673__WIRE_and/core/src_managerv313672_Y ;
  (* mux_wire = 32'd1 *)
  (* rs_alu_ent = 32'd1 *)
  wire \rs_alu-reserv_alu1_rs_alu_ent-ent6___MUX_procmux7955__WIRE_we ;
  (* mux_wire = 32'd1 *)
  (* rs_alu_ent = 32'd1 *)
  wire \rs_alu-reserv_alu1_rs_alu_ent-ent6___MUX_ternary/core/rs_aluv647781__WIRE_and/core/rs_aluv647780_Y ;
  (* mux_wire = 32'd1 *)
  (* rs_alu_ent = 32'd1 *)
  wire \rs_alu-reserv_alu1_rs_alu_ent-ent6___MUX_ternary/core/rs_aluv667784__WIRE_and/core/rs_aluv667783_Y ;
  (* mux_wire = 32'd1 *)
  (* src_manager = 32'd1 *)
  wire \rs_alu-reserv_alu1_rs_alu_ent-ent6_src_manager-srcmng1___MUX_ternary/core/src_managerv263678__WIRE_opr_rdy ;
  (* mux_wire = 32'd1 *)
  (* src_manager = 32'd1 *)
  wire \rs_alu-reserv_alu1_rs_alu_ent-ent6_src_manager-srcmng1___MUX_ternary/core/src_managerv273677__WIRE_and/core/src_managerv273660_Y ;
  (* mux_wire = 32'd1 *)
  (* src_manager = 32'd1 *)
  wire \rs_alu-reserv_alu1_rs_alu_ent-ent6_src_manager-srcmng1___MUX_ternary/core/src_managerv283676__WIRE_and/core/src_managerv283663_Y ;
  (* mux_wire = 32'd1 *)
  (* src_manager = 32'd1 *)
  wire \rs_alu-reserv_alu1_rs_alu_ent-ent6_src_manager-srcmng1___MUX_ternary/core/src_managerv293675__WIRE_and/core/src_managerv293666_Y ;
  (* mux_wire = 32'd1 *)
  (* src_manager = 32'd1 *)
  wire \rs_alu-reserv_alu1_rs_alu_ent-ent6_src_manager-srcmng1___MUX_ternary/core/src_managerv303674__WIRE_and/core/src_managerv303669_Y ;
  (* mux_wire = 32'd1 *)
  (* src_manager = 32'd1 *)
  wire \rs_alu-reserv_alu1_rs_alu_ent-ent6_src_manager-srcmng1___MUX_ternary/core/src_managerv313673__WIRE_and/core/src_managerv313672_Y ;
  (* mux_wire = 32'd1 *)
  (* src_manager = 32'd1 *)
  wire \rs_alu-reserv_alu1_rs_alu_ent-ent6_src_manager-srcmng2___MUX_ternary/core/src_managerv263678__WIRE_opr_rdy ;
  (* mux_wire = 32'd1 *)
  (* src_manager = 32'd1 *)
  wire \rs_alu-reserv_alu1_rs_alu_ent-ent6_src_manager-srcmng2___MUX_ternary/core/src_managerv273677__WIRE_and/core/src_managerv273660_Y ;
  (* mux_wire = 32'd1 *)
  (* src_manager = 32'd1 *)
  wire \rs_alu-reserv_alu1_rs_alu_ent-ent6_src_manager-srcmng2___MUX_ternary/core/src_managerv283676__WIRE_and/core/src_managerv283663_Y ;
  (* mux_wire = 32'd1 *)
  (* src_manager = 32'd1 *)
  wire \rs_alu-reserv_alu1_rs_alu_ent-ent6_src_manager-srcmng2___MUX_ternary/core/src_managerv293675__WIRE_and/core/src_managerv293666_Y ;
  (* mux_wire = 32'd1 *)
  (* src_manager = 32'd1 *)
  wire \rs_alu-reserv_alu1_rs_alu_ent-ent6_src_manager-srcmng2___MUX_ternary/core/src_managerv303674__WIRE_and/core/src_managerv303669_Y ;
  (* mux_wire = 32'd1 *)
  (* src_manager = 32'd1 *)
  wire \rs_alu-reserv_alu1_rs_alu_ent-ent6_src_manager-srcmng2___MUX_ternary/core/src_managerv313673__WIRE_and/core/src_managerv313672_Y ;
  (* mux_wire = 32'd1 *)
  (* rs_alu_ent = 32'd1 *)
  wire \rs_alu-reserv_alu1_rs_alu_ent-ent7___MUX_procmux7955__WIRE_we ;
  (* mux_wire = 32'd1 *)
  (* rs_alu_ent = 32'd1 *)
  wire \rs_alu-reserv_alu1_rs_alu_ent-ent7___MUX_ternary/core/rs_aluv647781__WIRE_and/core/rs_aluv647780_Y ;
  (* mux_wire = 32'd1 *)
  (* rs_alu_ent = 32'd1 *)
  wire \rs_alu-reserv_alu1_rs_alu_ent-ent7___MUX_ternary/core/rs_aluv667784__WIRE_and/core/rs_aluv667783_Y ;
  (* mux_wire = 32'd1 *)
  (* src_manager = 32'd1 *)
  wire \rs_alu-reserv_alu1_rs_alu_ent-ent7_src_manager-srcmng1___MUX_ternary/core/src_managerv263678__WIRE_opr_rdy ;
  (* mux_wire = 32'd1 *)
  (* src_manager = 32'd1 *)
  wire \rs_alu-reserv_alu1_rs_alu_ent-ent7_src_manager-srcmng1___MUX_ternary/core/src_managerv273677__WIRE_and/core/src_managerv273660_Y ;
  (* mux_wire = 32'd1 *)
  (* src_manager = 32'd1 *)
  wire \rs_alu-reserv_alu1_rs_alu_ent-ent7_src_manager-srcmng1___MUX_ternary/core/src_managerv283676__WIRE_and/core/src_managerv283663_Y ;
  (* mux_wire = 32'd1 *)
  (* src_manager = 32'd1 *)
  wire \rs_alu-reserv_alu1_rs_alu_ent-ent7_src_manager-srcmng1___MUX_ternary/core/src_managerv293675__WIRE_and/core/src_managerv293666_Y ;
  (* mux_wire = 32'd1 *)
  (* src_manager = 32'd1 *)
  wire \rs_alu-reserv_alu1_rs_alu_ent-ent7_src_manager-srcmng1___MUX_ternary/core/src_managerv303674__WIRE_and/core/src_managerv303669_Y ;
  (* mux_wire = 32'd1 *)
  (* src_manager = 32'd1 *)
  wire \rs_alu-reserv_alu1_rs_alu_ent-ent7_src_manager-srcmng1___MUX_ternary/core/src_managerv313673__WIRE_and/core/src_managerv313672_Y ;
  (* mux_wire = 32'd1 *)
  (* src_manager = 32'd1 *)
  wire \rs_alu-reserv_alu1_rs_alu_ent-ent7_src_manager-srcmng2___MUX_ternary/core/src_managerv263678__WIRE_opr_rdy ;
  (* mux_wire = 32'd1 *)
  (* src_manager = 32'd1 *)
  wire \rs_alu-reserv_alu1_rs_alu_ent-ent7_src_manager-srcmng2___MUX_ternary/core/src_managerv273677__WIRE_and/core/src_managerv273660_Y ;
  (* mux_wire = 32'd1 *)
  (* src_manager = 32'd1 *)
  wire \rs_alu-reserv_alu1_rs_alu_ent-ent7_src_manager-srcmng2___MUX_ternary/core/src_managerv283676__WIRE_and/core/src_managerv283663_Y ;
  (* mux_wire = 32'd1 *)
  (* src_manager = 32'd1 *)
  wire \rs_alu-reserv_alu1_rs_alu_ent-ent7_src_manager-srcmng2___MUX_ternary/core/src_managerv293675__WIRE_and/core/src_managerv293666_Y ;
  (* mux_wire = 32'd1 *)
  (* src_manager = 32'd1 *)
  wire \rs_alu-reserv_alu1_rs_alu_ent-ent7_src_manager-srcmng2___MUX_ternary/core/src_managerv303674__WIRE_and/core/src_managerv303669_Y ;
  (* mux_wire = 32'd1 *)
  (* src_manager = 32'd1 *)
  wire \rs_alu-reserv_alu1_rs_alu_ent-ent7_src_manager-srcmng2___MUX_ternary/core/src_managerv313673__WIRE_and/core/src_managerv313672_Y ;
  (* mux_wire = 32'd1 *)
  (* rs_alu = 32'd1 *)
  wire \rs_alu-reserv_alu2___MUX_procmux23956__WIRE_clearbusy ;
  (* mux_wire = 32'd1 *)
  (* rs_alu = 32'd1 *)
  wire \rs_alu-reserv_alu2___MUX_procmux24004__WIRE_we2 ;
  (* mux_wire = 32'd1 *)
  (* rs_alu = 32'd1 *)
  wire \rs_alu-reserv_alu2___MUX_procmux24055__WIRE_prsuccess ;
  (* mux_wire = 32'd1 *)
  (* rs_alu = 32'd1 *)
  wire \rs_alu-reserv_alu2___MUX_procmux24058__WIRE_prmiss ;
  (* mux_wire = 32'd1 *)
  (* rs_alu = 32'd1 *)
  wire \rs_alu-reserv_alu2___MUX_procmux24100__WIRE_we1 ;
  (* mux_wire = 32'd1 *)
  (* rs_alu = 32'd1 *)
  wire \rs_alu-reserv_alu2___MUX_procmux24643__WIRE_nextrrfcyc ;
  (* mux_wire = 32'd1 *)
  (* rs_alu = 32'd1 *)
  wire \rs_alu-reserv_alu2___MUX_ternary/core/rs_aluv3352912__WIRE_eq/core/rs_aluv3352911_Y ;
  (* mux_wire = 32'd1 *)
  (* rs_alu = 32'd1 *)
  wire \rs_alu-reserv_alu2___MUX_ternary/core/rs_aluv3362909__WIRE_eq/core/rs_aluv3362908_Y ;
  (* mux_wire = 32'd1 *)
  (* rs_alu = 32'd1 *)
  wire \rs_alu-reserv_alu2___MUX_ternary/core/rs_aluv3372906__WIRE_eq/core/rs_aluv3372905_Y ;
  (* mux_wire = 32'd1 *)
  (* rs_alu = 32'd1 *)
  wire \rs_alu-reserv_alu2___MUX_ternary/core/rs_aluv3382903__WIRE_eq/core/rs_aluv3382902_Y ;
  (* mux_wire = 32'd1 *)
  (* rs_alu = 32'd1 *)
  wire \rs_alu-reserv_alu2___MUX_ternary/core/rs_aluv3392900__WIRE_eq/core/rs_aluv3392899_Y ;
  (* mux_wire = 32'd1 *)
  (* rs_alu = 32'd1 *)
  wire \rs_alu-reserv_alu2___MUX_ternary/core/rs_aluv3402897__WIRE_eq/core/rs_aluv3402896_Y ;
  (* mux_wire = 32'd1 *)
  (* rs_alu = 32'd1 *)
  wire \rs_alu-reserv_alu2___MUX_ternary/core/rs_aluv3412894__WIRE_eq/core/rs_aluv3412893_Y ;
  (* mux_wire = 32'd1 *)
  (* rs_alu = 32'd1 *)
  wire \rs_alu-reserv_alu2___MUX_ternary/core/rs_aluv3422891__WIRE_eq/core/rs_aluv3422890_Y ;
  (* mux_wire = 32'd1 *)
  (* rs_alu = 32'd1 *)
  wire \rs_alu-reserv_alu2___MUX_ternary/core/rs_aluv3452928__WIRE_eq/core/rs_aluv3452927_Y ;
  (* mux_wire = 32'd1 *)
  (* rs_alu = 32'd1 *)
  wire \rs_alu-reserv_alu2___MUX_ternary/core/rs_aluv3462926__WIRE_eq/core/rs_aluv3462925_Y ;
  (* mux_wire = 32'd1 *)
  (* rs_alu = 32'd1 *)
  wire \rs_alu-reserv_alu2___MUX_ternary/core/rs_aluv3472924__WIRE_eq/core/rs_aluv3472923_Y ;
  (* mux_wire = 32'd1 *)
  (* rs_alu = 32'd1 *)
  wire \rs_alu-reserv_alu2___MUX_ternary/core/rs_aluv3482922__WIRE_eq/core/rs_aluv3482921_Y ;
  (* mux_wire = 32'd1 *)
  (* rs_alu = 32'd1 *)
  wire \rs_alu-reserv_alu2___MUX_ternary/core/rs_aluv3492920__WIRE_eq/core/rs_aluv3492919_Y ;
  (* mux_wire = 32'd1 *)
  (* rs_alu = 32'd1 *)
  wire \rs_alu-reserv_alu2___MUX_ternary/core/rs_aluv3502918__WIRE_eq/core/rs_aluv3502917_Y ;
  (* mux_wire = 32'd1 *)
  (* rs_alu = 32'd1 *)
  wire \rs_alu-reserv_alu2___MUX_ternary/core/rs_aluv3512916__WIRE_eq/core/rs_aluv3512915_Y ;
  (* mux_wire = 32'd1 *)
  (* rs_alu = 32'd1 *)
  wire \rs_alu-reserv_alu2___MUX_ternary/core/rs_aluv3522914__WIRE_eq/core/rs_aluv3522913_Y ;
  (* mux_wire = 32'd1 *)
  (* rs_alu = 32'd1 *)
  wire \rs_alu-reserv_alu2___MUX_ternary/core/rs_aluv4473161__WIRE_logic_and/core/rs_aluv4473160_Y ;
  (* mux_wire = 32'd1 *)
  (* rs_alu = 32'd1 *)
  wire \rs_alu-reserv_alu2___MUX_ternary/core/rs_aluv4923202__WIRE_logic_and/core/rs_aluv4923201_Y ;
  (* mux_wire = 32'd1 *)
  (* rs_alu = 32'd1 *)
  wire \rs_alu-reserv_alu2___MUX_ternary/core/rs_aluv5373243__WIRE_logic_and/core/rs_aluv5373242_Y ;
  (* mux_wire = 32'd1 *)
  (* rs_alu = 32'd1 *)
  wire \rs_alu-reserv_alu2___MUX_ternary/core/rs_aluv5823284__WIRE_logic_and/core/rs_aluv5823283_Y ;
  (* mux_wire = 32'd1 *)
  (* rs_alu = 32'd1 *)
  wire \rs_alu-reserv_alu2___MUX_ternary/core/rs_aluv6273325__WIRE_logic_and/core/rs_aluv6273324_Y ;
  (* mux_wire = 32'd1 *)
  (* rs_alu = 32'd1 *)
  wire \rs_alu-reserv_alu2___MUX_ternary/core/rs_aluv6723366__WIRE_logic_and/core/rs_aluv6723365_Y ;
  (* mux_wire = 32'd1 *)
  (* rs_alu = 32'd1 *)
  wire \rs_alu-reserv_alu2___MUX_ternary/core/rs_aluv7173407__WIRE_logic_and/core/rs_aluv7173406_Y ;
  (* mux_wire = 32'd1 *)
  (* rs_alu = 32'd1 *)
  wire \rs_alu-reserv_alu2___MUX_ternary/core/rs_aluv7623448__WIRE_logic_and/core/rs_aluv7623447_Y ;
  (* mux_wire = 32'd1 *)
  (* rs_alu = 32'd1 *)
  wire \rs_alu-reserv_alu2___MUX_ternary/core/rs_aluv8033500__WIRE_eq/core/rs_aluv8033487_Y ;
  (* mux_wire = 32'd1 *)
  (* rs_alu = 32'd1 *)
  wire \rs_alu-reserv_alu2___MUX_ternary/core/rs_aluv8043499__WIRE_eq/core/rs_aluv8043488_Y ;
  (* mux_wire = 32'd1 *)
  (* rs_alu = 32'd1 *)
  wire \rs_alu-reserv_alu2___MUX_ternary/core/rs_aluv8053498__WIRE_eq/core/rs_aluv8053489_Y ;
  (* mux_wire = 32'd1 *)
  (* rs_alu = 32'd1 *)
  wire \rs_alu-reserv_alu2___MUX_ternary/core/rs_aluv8063497__WIRE_eq/core/rs_aluv8063490_Y ;
  (* mux_wire = 32'd1 *)
  (* rs_alu = 32'd1 *)
  wire \rs_alu-reserv_alu2___MUX_ternary/core/rs_aluv8073496__WIRE_eq/core/rs_aluv8073491_Y ;
  (* mux_wire = 32'd1 *)
  (* rs_alu = 32'd1 *)
  wire \rs_alu-reserv_alu2___MUX_ternary/core/rs_aluv8083495__WIRE_eq/core/rs_aluv8083492_Y ;
  (* mux_wire = 32'd1 *)
  (* rs_alu = 32'd1 *)
  wire \rs_alu-reserv_alu2___MUX_ternary/core/rs_aluv8093494__WIRE_eq/core/rs_aluv8093493_Y ;
  (* mux_wire = 32'd1 *)
  (* rs_alu_ent = 32'd1 *)
  wire \rs_alu-reserv_alu2_rs_alu_ent-ent0___MUX_procmux7955__WIRE_we ;
  (* mux_wire = 32'd1 *)
  (* rs_alu_ent = 32'd1 *)
  wire \rs_alu-reserv_alu2_rs_alu_ent-ent0___MUX_ternary/core/rs_aluv647781__WIRE_and/core/rs_aluv647780_Y ;
  (* mux_wire = 32'd1 *)
  (* rs_alu_ent = 32'd1 *)
  wire \rs_alu-reserv_alu2_rs_alu_ent-ent0___MUX_ternary/core/rs_aluv667784__WIRE_and/core/rs_aluv667783_Y ;
  (* mux_wire = 32'd1 *)
  (* src_manager = 32'd1 *)
  wire \rs_alu-reserv_alu2_rs_alu_ent-ent0_src_manager-srcmng1___MUX_ternary/core/src_managerv263678__WIRE_opr_rdy ;
  (* mux_wire = 32'd1 *)
  (* src_manager = 32'd1 *)
  wire \rs_alu-reserv_alu2_rs_alu_ent-ent0_src_manager-srcmng1___MUX_ternary/core/src_managerv273677__WIRE_and/core/src_managerv273660_Y ;
  (* mux_wire = 32'd1 *)
  (* src_manager = 32'd1 *)
  wire \rs_alu-reserv_alu2_rs_alu_ent-ent0_src_manager-srcmng1___MUX_ternary/core/src_managerv283676__WIRE_and/core/src_managerv283663_Y ;
  (* mux_wire = 32'd1 *)
  (* src_manager = 32'd1 *)
  wire \rs_alu-reserv_alu2_rs_alu_ent-ent0_src_manager-srcmng1___MUX_ternary/core/src_managerv293675__WIRE_and/core/src_managerv293666_Y ;
  (* mux_wire = 32'd1 *)
  (* src_manager = 32'd1 *)
  wire \rs_alu-reserv_alu2_rs_alu_ent-ent0_src_manager-srcmng1___MUX_ternary/core/src_managerv303674__WIRE_and/core/src_managerv303669_Y ;
  (* mux_wire = 32'd1 *)
  (* src_manager = 32'd1 *)
  wire \rs_alu-reserv_alu2_rs_alu_ent-ent0_src_manager-srcmng1___MUX_ternary/core/src_managerv313673__WIRE_and/core/src_managerv313672_Y ;
  (* mux_wire = 32'd1 *)
  (* src_manager = 32'd1 *)
  wire \rs_alu-reserv_alu2_rs_alu_ent-ent0_src_manager-srcmng2___MUX_ternary/core/src_managerv263678__WIRE_opr_rdy ;
  (* mux_wire = 32'd1 *)
  (* src_manager = 32'd1 *)
  wire \rs_alu-reserv_alu2_rs_alu_ent-ent0_src_manager-srcmng2___MUX_ternary/core/src_managerv273677__WIRE_and/core/src_managerv273660_Y ;
  (* mux_wire = 32'd1 *)
  (* src_manager = 32'd1 *)
  wire \rs_alu-reserv_alu2_rs_alu_ent-ent0_src_manager-srcmng2___MUX_ternary/core/src_managerv283676__WIRE_and/core/src_managerv283663_Y ;
  (* mux_wire = 32'd1 *)
  (* src_manager = 32'd1 *)
  wire \rs_alu-reserv_alu2_rs_alu_ent-ent0_src_manager-srcmng2___MUX_ternary/core/src_managerv293675__WIRE_and/core/src_managerv293666_Y ;
  (* mux_wire = 32'd1 *)
  (* src_manager = 32'd1 *)
  wire \rs_alu-reserv_alu2_rs_alu_ent-ent0_src_manager-srcmng2___MUX_ternary/core/src_managerv303674__WIRE_and/core/src_managerv303669_Y ;
  (* mux_wire = 32'd1 *)
  (* src_manager = 32'd1 *)
  wire \rs_alu-reserv_alu2_rs_alu_ent-ent0_src_manager-srcmng2___MUX_ternary/core/src_managerv313673__WIRE_and/core/src_managerv313672_Y ;
  (* mux_wire = 32'd1 *)
  (* rs_alu_ent = 32'd1 *)
  wire \rs_alu-reserv_alu2_rs_alu_ent-ent1___MUX_procmux7955__WIRE_we ;
  (* mux_wire = 32'd1 *)
  (* rs_alu_ent = 32'd1 *)
  wire \rs_alu-reserv_alu2_rs_alu_ent-ent1___MUX_ternary/core/rs_aluv647781__WIRE_and/core/rs_aluv647780_Y ;
  (* mux_wire = 32'd1 *)
  (* rs_alu_ent = 32'd1 *)
  wire \rs_alu-reserv_alu2_rs_alu_ent-ent1___MUX_ternary/core/rs_aluv667784__WIRE_and/core/rs_aluv667783_Y ;
  (* mux_wire = 32'd1 *)
  (* src_manager = 32'd1 *)
  wire \rs_alu-reserv_alu2_rs_alu_ent-ent1_src_manager-srcmng1___MUX_ternary/core/src_managerv263678__WIRE_opr_rdy ;
  (* mux_wire = 32'd1 *)
  (* src_manager = 32'd1 *)
  wire \rs_alu-reserv_alu2_rs_alu_ent-ent1_src_manager-srcmng1___MUX_ternary/core/src_managerv273677__WIRE_and/core/src_managerv273660_Y ;
  (* mux_wire = 32'd1 *)
  (* src_manager = 32'd1 *)
  wire \rs_alu-reserv_alu2_rs_alu_ent-ent1_src_manager-srcmng1___MUX_ternary/core/src_managerv283676__WIRE_and/core/src_managerv283663_Y ;
  (* mux_wire = 32'd1 *)
  (* src_manager = 32'd1 *)
  wire \rs_alu-reserv_alu2_rs_alu_ent-ent1_src_manager-srcmng1___MUX_ternary/core/src_managerv293675__WIRE_and/core/src_managerv293666_Y ;
  (* mux_wire = 32'd1 *)
  (* src_manager = 32'd1 *)
  wire \rs_alu-reserv_alu2_rs_alu_ent-ent1_src_manager-srcmng1___MUX_ternary/core/src_managerv303674__WIRE_and/core/src_managerv303669_Y ;
  (* mux_wire = 32'd1 *)
  (* src_manager = 32'd1 *)
  wire \rs_alu-reserv_alu2_rs_alu_ent-ent1_src_manager-srcmng1___MUX_ternary/core/src_managerv313673__WIRE_and/core/src_managerv313672_Y ;
  (* mux_wire = 32'd1 *)
  (* src_manager = 32'd1 *)
  wire \rs_alu-reserv_alu2_rs_alu_ent-ent1_src_manager-srcmng2___MUX_ternary/core/src_managerv263678__WIRE_opr_rdy ;
  (* mux_wire = 32'd1 *)
  (* src_manager = 32'd1 *)
  wire \rs_alu-reserv_alu2_rs_alu_ent-ent1_src_manager-srcmng2___MUX_ternary/core/src_managerv273677__WIRE_and/core/src_managerv273660_Y ;
  (* mux_wire = 32'd1 *)
  (* src_manager = 32'd1 *)
  wire \rs_alu-reserv_alu2_rs_alu_ent-ent1_src_manager-srcmng2___MUX_ternary/core/src_managerv283676__WIRE_and/core/src_managerv283663_Y ;
  (* mux_wire = 32'd1 *)
  (* src_manager = 32'd1 *)
  wire \rs_alu-reserv_alu2_rs_alu_ent-ent1_src_manager-srcmng2___MUX_ternary/core/src_managerv293675__WIRE_and/core/src_managerv293666_Y ;
  (* mux_wire = 32'd1 *)
  (* src_manager = 32'd1 *)
  wire \rs_alu-reserv_alu2_rs_alu_ent-ent1_src_manager-srcmng2___MUX_ternary/core/src_managerv303674__WIRE_and/core/src_managerv303669_Y ;
  (* mux_wire = 32'd1 *)
  (* src_manager = 32'd1 *)
  wire \rs_alu-reserv_alu2_rs_alu_ent-ent1_src_manager-srcmng2___MUX_ternary/core/src_managerv313673__WIRE_and/core/src_managerv313672_Y ;
  (* mux_wire = 32'd1 *)
  (* rs_alu_ent = 32'd1 *)
  wire \rs_alu-reserv_alu2_rs_alu_ent-ent2___MUX_procmux7955__WIRE_we ;
  (* mux_wire = 32'd1 *)
  (* rs_alu_ent = 32'd1 *)
  wire \rs_alu-reserv_alu2_rs_alu_ent-ent2___MUX_ternary/core/rs_aluv647781__WIRE_and/core/rs_aluv647780_Y ;
  (* mux_wire = 32'd1 *)
  (* rs_alu_ent = 32'd1 *)
  wire \rs_alu-reserv_alu2_rs_alu_ent-ent2___MUX_ternary/core/rs_aluv667784__WIRE_and/core/rs_aluv667783_Y ;
  (* mux_wire = 32'd1 *)
  (* src_manager = 32'd1 *)
  wire \rs_alu-reserv_alu2_rs_alu_ent-ent2_src_manager-srcmng1___MUX_ternary/core/src_managerv263678__WIRE_opr_rdy ;
  (* mux_wire = 32'd1 *)
  (* src_manager = 32'd1 *)
  wire \rs_alu-reserv_alu2_rs_alu_ent-ent2_src_manager-srcmng1___MUX_ternary/core/src_managerv273677__WIRE_and/core/src_managerv273660_Y ;
  (* mux_wire = 32'd1 *)
  (* src_manager = 32'd1 *)
  wire \rs_alu-reserv_alu2_rs_alu_ent-ent2_src_manager-srcmng1___MUX_ternary/core/src_managerv283676__WIRE_and/core/src_managerv283663_Y ;
  (* mux_wire = 32'd1 *)
  (* src_manager = 32'd1 *)
  wire \rs_alu-reserv_alu2_rs_alu_ent-ent2_src_manager-srcmng1___MUX_ternary/core/src_managerv293675__WIRE_and/core/src_managerv293666_Y ;
  (* mux_wire = 32'd1 *)
  (* src_manager = 32'd1 *)
  wire \rs_alu-reserv_alu2_rs_alu_ent-ent2_src_manager-srcmng1___MUX_ternary/core/src_managerv303674__WIRE_and/core/src_managerv303669_Y ;
  (* mux_wire = 32'd1 *)
  (* src_manager = 32'd1 *)
  wire \rs_alu-reserv_alu2_rs_alu_ent-ent2_src_manager-srcmng1___MUX_ternary/core/src_managerv313673__WIRE_and/core/src_managerv313672_Y ;
  (* mux_wire = 32'd1 *)
  (* src_manager = 32'd1 *)
  wire \rs_alu-reserv_alu2_rs_alu_ent-ent2_src_manager-srcmng2___MUX_ternary/core/src_managerv263678__WIRE_opr_rdy ;
  (* mux_wire = 32'd1 *)
  (* src_manager = 32'd1 *)
  wire \rs_alu-reserv_alu2_rs_alu_ent-ent2_src_manager-srcmng2___MUX_ternary/core/src_managerv273677__WIRE_and/core/src_managerv273660_Y ;
  (* mux_wire = 32'd1 *)
  (* src_manager = 32'd1 *)
  wire \rs_alu-reserv_alu2_rs_alu_ent-ent2_src_manager-srcmng2___MUX_ternary/core/src_managerv283676__WIRE_and/core/src_managerv283663_Y ;
  (* mux_wire = 32'd1 *)
  (* src_manager = 32'd1 *)
  wire \rs_alu-reserv_alu2_rs_alu_ent-ent2_src_manager-srcmng2___MUX_ternary/core/src_managerv293675__WIRE_and/core/src_managerv293666_Y ;
  (* mux_wire = 32'd1 *)
  (* src_manager = 32'd1 *)
  wire \rs_alu-reserv_alu2_rs_alu_ent-ent2_src_manager-srcmng2___MUX_ternary/core/src_managerv303674__WIRE_and/core/src_managerv303669_Y ;
  (* mux_wire = 32'd1 *)
  (* src_manager = 32'd1 *)
  wire \rs_alu-reserv_alu2_rs_alu_ent-ent2_src_manager-srcmng2___MUX_ternary/core/src_managerv313673__WIRE_and/core/src_managerv313672_Y ;
  (* mux_wire = 32'd1 *)
  (* rs_alu_ent = 32'd1 *)
  wire \rs_alu-reserv_alu2_rs_alu_ent-ent3___MUX_procmux7955__WIRE_we ;
  (* mux_wire = 32'd1 *)
  (* rs_alu_ent = 32'd1 *)
  wire \rs_alu-reserv_alu2_rs_alu_ent-ent3___MUX_ternary/core/rs_aluv647781__WIRE_and/core/rs_aluv647780_Y ;
  (* mux_wire = 32'd1 *)
  (* rs_alu_ent = 32'd1 *)
  wire \rs_alu-reserv_alu2_rs_alu_ent-ent3___MUX_ternary/core/rs_aluv667784__WIRE_and/core/rs_aluv667783_Y ;
  (* mux_wire = 32'd1 *)
  (* src_manager = 32'd1 *)
  wire \rs_alu-reserv_alu2_rs_alu_ent-ent3_src_manager-srcmng1___MUX_ternary/core/src_managerv263678__WIRE_opr_rdy ;
  (* mux_wire = 32'd1 *)
  (* src_manager = 32'd1 *)
  wire \rs_alu-reserv_alu2_rs_alu_ent-ent3_src_manager-srcmng1___MUX_ternary/core/src_managerv273677__WIRE_and/core/src_managerv273660_Y ;
  (* mux_wire = 32'd1 *)
  (* src_manager = 32'd1 *)
  wire \rs_alu-reserv_alu2_rs_alu_ent-ent3_src_manager-srcmng1___MUX_ternary/core/src_managerv283676__WIRE_and/core/src_managerv283663_Y ;
  (* mux_wire = 32'd1 *)
  (* src_manager = 32'd1 *)
  wire \rs_alu-reserv_alu2_rs_alu_ent-ent3_src_manager-srcmng1___MUX_ternary/core/src_managerv293675__WIRE_and/core/src_managerv293666_Y ;
  (* mux_wire = 32'd1 *)
  (* src_manager = 32'd1 *)
  wire \rs_alu-reserv_alu2_rs_alu_ent-ent3_src_manager-srcmng1___MUX_ternary/core/src_managerv303674__WIRE_and/core/src_managerv303669_Y ;
  (* mux_wire = 32'd1 *)
  (* src_manager = 32'd1 *)
  wire \rs_alu-reserv_alu2_rs_alu_ent-ent3_src_manager-srcmng1___MUX_ternary/core/src_managerv313673__WIRE_and/core/src_managerv313672_Y ;
  (* mux_wire = 32'd1 *)
  (* src_manager = 32'd1 *)
  wire \rs_alu-reserv_alu2_rs_alu_ent-ent3_src_manager-srcmng2___MUX_ternary/core/src_managerv263678__WIRE_opr_rdy ;
  (* mux_wire = 32'd1 *)
  (* src_manager = 32'd1 *)
  wire \rs_alu-reserv_alu2_rs_alu_ent-ent3_src_manager-srcmng2___MUX_ternary/core/src_managerv273677__WIRE_and/core/src_managerv273660_Y ;
  (* mux_wire = 32'd1 *)
  (* src_manager = 32'd1 *)
  wire \rs_alu-reserv_alu2_rs_alu_ent-ent3_src_manager-srcmng2___MUX_ternary/core/src_managerv283676__WIRE_and/core/src_managerv283663_Y ;
  (* mux_wire = 32'd1 *)
  (* src_manager = 32'd1 *)
  wire \rs_alu-reserv_alu2_rs_alu_ent-ent3_src_manager-srcmng2___MUX_ternary/core/src_managerv293675__WIRE_and/core/src_managerv293666_Y ;
  (* mux_wire = 32'd1 *)
  (* src_manager = 32'd1 *)
  wire \rs_alu-reserv_alu2_rs_alu_ent-ent3_src_manager-srcmng2___MUX_ternary/core/src_managerv303674__WIRE_and/core/src_managerv303669_Y ;
  (* mux_wire = 32'd1 *)
  (* src_manager = 32'd1 *)
  wire \rs_alu-reserv_alu2_rs_alu_ent-ent3_src_manager-srcmng2___MUX_ternary/core/src_managerv313673__WIRE_and/core/src_managerv313672_Y ;
  (* mux_wire = 32'd1 *)
  (* rs_alu_ent = 32'd1 *)
  wire \rs_alu-reserv_alu2_rs_alu_ent-ent4___MUX_procmux7955__WIRE_we ;
  (* mux_wire = 32'd1 *)
  (* rs_alu_ent = 32'd1 *)
  wire \rs_alu-reserv_alu2_rs_alu_ent-ent4___MUX_ternary/core/rs_aluv647781__WIRE_and/core/rs_aluv647780_Y ;
  (* mux_wire = 32'd1 *)
  (* rs_alu_ent = 32'd1 *)
  wire \rs_alu-reserv_alu2_rs_alu_ent-ent4___MUX_ternary/core/rs_aluv667784__WIRE_and/core/rs_aluv667783_Y ;
  (* mux_wire = 32'd1 *)
  (* src_manager = 32'd1 *)
  wire \rs_alu-reserv_alu2_rs_alu_ent-ent4_src_manager-srcmng1___MUX_ternary/core/src_managerv263678__WIRE_opr_rdy ;
  (* mux_wire = 32'd1 *)
  (* src_manager = 32'd1 *)
  wire \rs_alu-reserv_alu2_rs_alu_ent-ent4_src_manager-srcmng1___MUX_ternary/core/src_managerv273677__WIRE_and/core/src_managerv273660_Y ;
  (* mux_wire = 32'd1 *)
  (* src_manager = 32'd1 *)
  wire \rs_alu-reserv_alu2_rs_alu_ent-ent4_src_manager-srcmng1___MUX_ternary/core/src_managerv283676__WIRE_and/core/src_managerv283663_Y ;
  (* mux_wire = 32'd1 *)
  (* src_manager = 32'd1 *)
  wire \rs_alu-reserv_alu2_rs_alu_ent-ent4_src_manager-srcmng1___MUX_ternary/core/src_managerv293675__WIRE_and/core/src_managerv293666_Y ;
  (* mux_wire = 32'd1 *)
  (* src_manager = 32'd1 *)
  wire \rs_alu-reserv_alu2_rs_alu_ent-ent4_src_manager-srcmng1___MUX_ternary/core/src_managerv303674__WIRE_and/core/src_managerv303669_Y ;
  (* mux_wire = 32'd1 *)
  (* src_manager = 32'd1 *)
  wire \rs_alu-reserv_alu2_rs_alu_ent-ent4_src_manager-srcmng1___MUX_ternary/core/src_managerv313673__WIRE_and/core/src_managerv313672_Y ;
  (* mux_wire = 32'd1 *)
  (* src_manager = 32'd1 *)
  wire \rs_alu-reserv_alu2_rs_alu_ent-ent4_src_manager-srcmng2___MUX_ternary/core/src_managerv263678__WIRE_opr_rdy ;
  (* mux_wire = 32'd1 *)
  (* src_manager = 32'd1 *)
  wire \rs_alu-reserv_alu2_rs_alu_ent-ent4_src_manager-srcmng2___MUX_ternary/core/src_managerv273677__WIRE_and/core/src_managerv273660_Y ;
  (* mux_wire = 32'd1 *)
  (* src_manager = 32'd1 *)
  wire \rs_alu-reserv_alu2_rs_alu_ent-ent4_src_manager-srcmng2___MUX_ternary/core/src_managerv283676__WIRE_and/core/src_managerv283663_Y ;
  (* mux_wire = 32'd1 *)
  (* src_manager = 32'd1 *)
  wire \rs_alu-reserv_alu2_rs_alu_ent-ent4_src_manager-srcmng2___MUX_ternary/core/src_managerv293675__WIRE_and/core/src_managerv293666_Y ;
  (* mux_wire = 32'd1 *)
  (* src_manager = 32'd1 *)
  wire \rs_alu-reserv_alu2_rs_alu_ent-ent4_src_manager-srcmng2___MUX_ternary/core/src_managerv303674__WIRE_and/core/src_managerv303669_Y ;
  (* mux_wire = 32'd1 *)
  (* src_manager = 32'd1 *)
  wire \rs_alu-reserv_alu2_rs_alu_ent-ent4_src_manager-srcmng2___MUX_ternary/core/src_managerv313673__WIRE_and/core/src_managerv313672_Y ;
  (* mux_wire = 32'd1 *)
  (* rs_alu_ent = 32'd1 *)
  wire \rs_alu-reserv_alu2_rs_alu_ent-ent5___MUX_procmux7955__WIRE_we ;
  (* mux_wire = 32'd1 *)
  (* rs_alu_ent = 32'd1 *)
  wire \rs_alu-reserv_alu2_rs_alu_ent-ent5___MUX_ternary/core/rs_aluv647781__WIRE_and/core/rs_aluv647780_Y ;
  (* mux_wire = 32'd1 *)
  (* rs_alu_ent = 32'd1 *)
  wire \rs_alu-reserv_alu2_rs_alu_ent-ent5___MUX_ternary/core/rs_aluv667784__WIRE_and/core/rs_aluv667783_Y ;
  (* mux_wire = 32'd1 *)
  (* src_manager = 32'd1 *)
  wire \rs_alu-reserv_alu2_rs_alu_ent-ent5_src_manager-srcmng1___MUX_ternary/core/src_managerv263678__WIRE_opr_rdy ;
  (* mux_wire = 32'd1 *)
  (* src_manager = 32'd1 *)
  wire \rs_alu-reserv_alu2_rs_alu_ent-ent5_src_manager-srcmng1___MUX_ternary/core/src_managerv273677__WIRE_and/core/src_managerv273660_Y ;
  (* mux_wire = 32'd1 *)
  (* src_manager = 32'd1 *)
  wire \rs_alu-reserv_alu2_rs_alu_ent-ent5_src_manager-srcmng1___MUX_ternary/core/src_managerv283676__WIRE_and/core/src_managerv283663_Y ;
  (* mux_wire = 32'd1 *)
  (* src_manager = 32'd1 *)
  wire \rs_alu-reserv_alu2_rs_alu_ent-ent5_src_manager-srcmng1___MUX_ternary/core/src_managerv293675__WIRE_and/core/src_managerv293666_Y ;
  (* mux_wire = 32'd1 *)
  (* src_manager = 32'd1 *)
  wire \rs_alu-reserv_alu2_rs_alu_ent-ent5_src_manager-srcmng1___MUX_ternary/core/src_managerv303674__WIRE_and/core/src_managerv303669_Y ;
  (* mux_wire = 32'd1 *)
  (* src_manager = 32'd1 *)
  wire \rs_alu-reserv_alu2_rs_alu_ent-ent5_src_manager-srcmng1___MUX_ternary/core/src_managerv313673__WIRE_and/core/src_managerv313672_Y ;
  (* mux_wire = 32'd1 *)
  (* src_manager = 32'd1 *)
  wire \rs_alu-reserv_alu2_rs_alu_ent-ent5_src_manager-srcmng2___MUX_ternary/core/src_managerv263678__WIRE_opr_rdy ;
  (* mux_wire = 32'd1 *)
  (* src_manager = 32'd1 *)
  wire \rs_alu-reserv_alu2_rs_alu_ent-ent5_src_manager-srcmng2___MUX_ternary/core/src_managerv273677__WIRE_and/core/src_managerv273660_Y ;
  (* mux_wire = 32'd1 *)
  (* src_manager = 32'd1 *)
  wire \rs_alu-reserv_alu2_rs_alu_ent-ent5_src_manager-srcmng2___MUX_ternary/core/src_managerv283676__WIRE_and/core/src_managerv283663_Y ;
  (* mux_wire = 32'd1 *)
  (* src_manager = 32'd1 *)
  wire \rs_alu-reserv_alu2_rs_alu_ent-ent5_src_manager-srcmng2___MUX_ternary/core/src_managerv293675__WIRE_and/core/src_managerv293666_Y ;
  (* mux_wire = 32'd1 *)
  (* src_manager = 32'd1 *)
  wire \rs_alu-reserv_alu2_rs_alu_ent-ent5_src_manager-srcmng2___MUX_ternary/core/src_managerv303674__WIRE_and/core/src_managerv303669_Y ;
  (* mux_wire = 32'd1 *)
  (* src_manager = 32'd1 *)
  wire \rs_alu-reserv_alu2_rs_alu_ent-ent5_src_manager-srcmng2___MUX_ternary/core/src_managerv313673__WIRE_and/core/src_managerv313672_Y ;
  (* mux_wire = 32'd1 *)
  (* rs_alu_ent = 32'd1 *)
  wire \rs_alu-reserv_alu2_rs_alu_ent-ent6___MUX_procmux7955__WIRE_we ;
  (* mux_wire = 32'd1 *)
  (* rs_alu_ent = 32'd1 *)
  wire \rs_alu-reserv_alu2_rs_alu_ent-ent6___MUX_ternary/core/rs_aluv647781__WIRE_and/core/rs_aluv647780_Y ;
  (* mux_wire = 32'd1 *)
  (* rs_alu_ent = 32'd1 *)
  wire \rs_alu-reserv_alu2_rs_alu_ent-ent6___MUX_ternary/core/rs_aluv667784__WIRE_and/core/rs_aluv667783_Y ;
  (* mux_wire = 32'd1 *)
  (* src_manager = 32'd1 *)
  wire \rs_alu-reserv_alu2_rs_alu_ent-ent6_src_manager-srcmng1___MUX_ternary/core/src_managerv263678__WIRE_opr_rdy ;
  (* mux_wire = 32'd1 *)
  (* src_manager = 32'd1 *)
  wire \rs_alu-reserv_alu2_rs_alu_ent-ent6_src_manager-srcmng1___MUX_ternary/core/src_managerv273677__WIRE_and/core/src_managerv273660_Y ;
  (* mux_wire = 32'd1 *)
  (* src_manager = 32'd1 *)
  wire \rs_alu-reserv_alu2_rs_alu_ent-ent6_src_manager-srcmng1___MUX_ternary/core/src_managerv283676__WIRE_and/core/src_managerv283663_Y ;
  (* mux_wire = 32'd1 *)
  (* src_manager = 32'd1 *)
  wire \rs_alu-reserv_alu2_rs_alu_ent-ent6_src_manager-srcmng1___MUX_ternary/core/src_managerv293675__WIRE_and/core/src_managerv293666_Y ;
  (* mux_wire = 32'd1 *)
  (* src_manager = 32'd1 *)
  wire \rs_alu-reserv_alu2_rs_alu_ent-ent6_src_manager-srcmng1___MUX_ternary/core/src_managerv303674__WIRE_and/core/src_managerv303669_Y ;
  (* mux_wire = 32'd1 *)
  (* src_manager = 32'd1 *)
  wire \rs_alu-reserv_alu2_rs_alu_ent-ent6_src_manager-srcmng1___MUX_ternary/core/src_managerv313673__WIRE_and/core/src_managerv313672_Y ;
  (* mux_wire = 32'd1 *)
  (* src_manager = 32'd1 *)
  wire \rs_alu-reserv_alu2_rs_alu_ent-ent6_src_manager-srcmng2___MUX_ternary/core/src_managerv263678__WIRE_opr_rdy ;
  (* mux_wire = 32'd1 *)
  (* src_manager = 32'd1 *)
  wire \rs_alu-reserv_alu2_rs_alu_ent-ent6_src_manager-srcmng2___MUX_ternary/core/src_managerv273677__WIRE_and/core/src_managerv273660_Y ;
  (* mux_wire = 32'd1 *)
  (* src_manager = 32'd1 *)
  wire \rs_alu-reserv_alu2_rs_alu_ent-ent6_src_manager-srcmng2___MUX_ternary/core/src_managerv283676__WIRE_and/core/src_managerv283663_Y ;
  (* mux_wire = 32'd1 *)
  (* src_manager = 32'd1 *)
  wire \rs_alu-reserv_alu2_rs_alu_ent-ent6_src_manager-srcmng2___MUX_ternary/core/src_managerv293675__WIRE_and/core/src_managerv293666_Y ;
  (* mux_wire = 32'd1 *)
  (* src_manager = 32'd1 *)
  wire \rs_alu-reserv_alu2_rs_alu_ent-ent6_src_manager-srcmng2___MUX_ternary/core/src_managerv303674__WIRE_and/core/src_managerv303669_Y ;
  (* mux_wire = 32'd1 *)
  (* src_manager = 32'd1 *)
  wire \rs_alu-reserv_alu2_rs_alu_ent-ent6_src_manager-srcmng2___MUX_ternary/core/src_managerv313673__WIRE_and/core/src_managerv313672_Y ;
  (* mux_wire = 32'd1 *)
  (* rs_alu_ent = 32'd1 *)
  wire \rs_alu-reserv_alu2_rs_alu_ent-ent7___MUX_procmux7955__WIRE_we ;
  (* mux_wire = 32'd1 *)
  (* rs_alu_ent = 32'd1 *)
  wire \rs_alu-reserv_alu2_rs_alu_ent-ent7___MUX_ternary/core/rs_aluv647781__WIRE_and/core/rs_aluv647780_Y ;
  (* mux_wire = 32'd1 *)
  (* rs_alu_ent = 32'd1 *)
  wire \rs_alu-reserv_alu2_rs_alu_ent-ent7___MUX_ternary/core/rs_aluv667784__WIRE_and/core/rs_aluv667783_Y ;
  (* mux_wire = 32'd1 *)
  (* src_manager = 32'd1 *)
  wire \rs_alu-reserv_alu2_rs_alu_ent-ent7_src_manager-srcmng1___MUX_ternary/core/src_managerv263678__WIRE_opr_rdy ;
  (* mux_wire = 32'd1 *)
  (* src_manager = 32'd1 *)
  wire \rs_alu-reserv_alu2_rs_alu_ent-ent7_src_manager-srcmng1___MUX_ternary/core/src_managerv273677__WIRE_and/core/src_managerv273660_Y ;
  (* mux_wire = 32'd1 *)
  (* src_manager = 32'd1 *)
  wire \rs_alu-reserv_alu2_rs_alu_ent-ent7_src_manager-srcmng1___MUX_ternary/core/src_managerv283676__WIRE_and/core/src_managerv283663_Y ;
  (* mux_wire = 32'd1 *)
  (* src_manager = 32'd1 *)
  wire \rs_alu-reserv_alu2_rs_alu_ent-ent7_src_manager-srcmng1___MUX_ternary/core/src_managerv293675__WIRE_and/core/src_managerv293666_Y ;
  (* mux_wire = 32'd1 *)
  (* src_manager = 32'd1 *)
  wire \rs_alu-reserv_alu2_rs_alu_ent-ent7_src_manager-srcmng1___MUX_ternary/core/src_managerv303674__WIRE_and/core/src_managerv303669_Y ;
  (* mux_wire = 32'd1 *)
  (* src_manager = 32'd1 *)
  wire \rs_alu-reserv_alu2_rs_alu_ent-ent7_src_manager-srcmng1___MUX_ternary/core/src_managerv313673__WIRE_and/core/src_managerv313672_Y ;
  (* mux_wire = 32'd1 *)
  (* src_manager = 32'd1 *)
  wire \rs_alu-reserv_alu2_rs_alu_ent-ent7_src_manager-srcmng2___MUX_ternary/core/src_managerv263678__WIRE_opr_rdy ;
  (* mux_wire = 32'd1 *)
  (* src_manager = 32'd1 *)
  wire \rs_alu-reserv_alu2_rs_alu_ent-ent7_src_manager-srcmng2___MUX_ternary/core/src_managerv273677__WIRE_and/core/src_managerv273660_Y ;
  (* mux_wire = 32'd1 *)
  (* src_manager = 32'd1 *)
  wire \rs_alu-reserv_alu2_rs_alu_ent-ent7_src_manager-srcmng2___MUX_ternary/core/src_managerv283676__WIRE_and/core/src_managerv283663_Y ;
  (* mux_wire = 32'd1 *)
  (* src_manager = 32'd1 *)
  wire \rs_alu-reserv_alu2_rs_alu_ent-ent7_src_manager-srcmng2___MUX_ternary/core/src_managerv293675__WIRE_and/core/src_managerv293666_Y ;
  (* mux_wire = 32'd1 *)
  (* src_manager = 32'd1 *)
  wire \rs_alu-reserv_alu2_rs_alu_ent-ent7_src_manager-srcmng2___MUX_ternary/core/src_managerv303674__WIRE_and/core/src_managerv303669_Y ;
  (* mux_wire = 32'd1 *)
  (* src_manager = 32'd1 *)
  wire \rs_alu-reserv_alu2_rs_alu_ent-ent7_src_manager-srcmng2___MUX_ternary/core/src_managerv313673__WIRE_and/core/src_managerv313672_Y ;
  (* mux_wire = 32'd1 *)
  (* rs_branch = 32'd1 *)
  wire \rs_branch-reserv_branch___MUX_procmux25403__WIRE_clearbusy ;
  (* mux_wire = 32'd1 *)
  (* rs_branch = 32'd1 *)
  wire \rs_branch-reserv_branch___MUX_procmux25451__WIRE_we2 ;
  (* mux_wire = 32'd1 *)
  (* rs_branch = 32'd1 *)
  wire \rs_branch-reserv_branch___MUX_procmux25502__WIRE_prsuccess ;
  (* mux_wire = 32'd1 *)
  (* rs_branch = 32'd1 *)
  wire \rs_branch-reserv_branch___MUX_procmux25505__WIRE_prmiss ;
  (* mux_wire = 32'd1 *)
  (* rs_branch = 32'd1 *)
  wire \rs_branch-reserv_branch___MUX_procmux25547__WIRE_we1 ;
  (* mux_wire = 32'd1 *)
  (* rs_branch = 32'd1 *)
  wire \rs_branch-reserv_branch___MUX_ternary/core/rs_branchv3081964__WIRE_eq/core/rs_branchv3081963_Y ;
  (* mux_wire = 32'd1 *)
  (* rs_branch = 32'd1 *)
  wire \rs_branch-reserv_branch___MUX_ternary/core/rs_branchv3091961__WIRE_eq/core/rs_branchv3091960_Y ;
  (* mux_wire = 32'd1 *)
  (* rs_branch = 32'd1 *)
  wire \rs_branch-reserv_branch___MUX_ternary/core/rs_branchv3101958__WIRE_eq/core/rs_branchv3101957_Y ;
  (* mux_wire = 32'd1 *)
  (* rs_branch = 32'd1 *)
  wire \rs_branch-reserv_branch___MUX_ternary/core/rs_branchv3111955__WIRE_eq/core/rs_branchv3111954_Y ;
  (* mux_wire = 32'd1 *)
  (* rs_branch = 32'd1 *)
  wire \rs_branch-reserv_branch___MUX_ternary/core/rs_branchv3141972__WIRE_eq/core/rs_branchv3141971_Y ;
  (* mux_wire = 32'd1 *)
  (* rs_branch = 32'd1 *)
  wire \rs_branch-reserv_branch___MUX_ternary/core/rs_branchv3151970__WIRE_eq/core/rs_branchv3151969_Y ;
  (* mux_wire = 32'd1 *)
  (* rs_branch = 32'd1 *)
  wire \rs_branch-reserv_branch___MUX_ternary/core/rs_branchv3161968__WIRE_eq/core/rs_branchv3161967_Y ;
  (* mux_wire = 32'd1 *)
  (* rs_branch = 32'd1 *)
  wire \rs_branch-reserv_branch___MUX_ternary/core/rs_branchv3171966__WIRE_eq/core/rs_branchv3171965_Y ;
  (* mux_wire = 32'd1 *)
  (* rs_branch = 32'd1 *)
  wire \rs_branch-reserv_branch___MUX_ternary/core/rs_branchv3722143__WIRE_logic_and/core/rs_branchv3722142_Y ;
  (* mux_wire = 32'd1 *)
  (* rs_branch = 32'd1 *)
  wire \rs_branch-reserv_branch___MUX_ternary/core/rs_branchv4212190__WIRE_logic_and/core/rs_branchv4212189_Y ;
  (* mux_wire = 32'd1 *)
  (* rs_branch = 32'd1 *)
  wire \rs_branch-reserv_branch___MUX_ternary/core/rs_branchv4702237__WIRE_logic_and/core/rs_branchv4702236_Y ;
  (* mux_wire = 32'd1 *)
  (* rs_branch = 32'd1 *)
  wire \rs_branch-reserv_branch___MUX_ternary/core/rs_branchv5192284__WIRE_logic_and/core/rs_branchv5192283_Y ;
  (* mux_wire = 32'd1 *)
  (* rs_branch = 32'd1 *)
  wire \rs_branch-reserv_branch___MUX_ternary/core/rs_branchv5642334__WIRE_eq/core/rs_branchv5642329_Y ;
  (* mux_wire = 32'd1 *)
  (* rs_branch = 32'd1 *)
  wire \rs_branch-reserv_branch___MUX_ternary/core/rs_branchv5652333__WIRE_eq/core/rs_branchv5652330_Y ;
  (* mux_wire = 32'd1 *)
  (* rs_branch = 32'd1 *)
  wire \rs_branch-reserv_branch___MUX_ternary/core/rs_branchv5662332__WIRE_eq/core/rs_branchv5662331_Y ;
  (* mux_wire = 32'd1 *)
  (* rs_branch_ent = 32'd1 *)
  wire \rs_branch-reserv_branch_rs_branch_ent-ent0___MUX_procmux28981__WIRE_we ;
  (* mux_wire = 32'd1 *)
  (* rs_branch_ent = 32'd1 *)
  wire \rs_branch-reserv_branch_rs_branch_ent-ent0___MUX_ternary/core/rs_branchv687801__WIRE_and/core/rs_branchv687800_Y ;
  (* mux_wire = 32'd1 *)
  (* rs_branch_ent = 32'd1 *)
  wire \rs_branch-reserv_branch_rs_branch_ent-ent0___MUX_ternary/core/rs_branchv707804__WIRE_and/core/rs_branchv707803_Y ;
  (* mux_wire = 32'd1 *)
  (* src_manager = 32'd1 *)
  wire \rs_branch-reserv_branch_rs_branch_ent-ent0_src_manager-srcmng1___MUX_ternary/core/src_managerv263678__WIRE_opr_rdy ;
  (* mux_wire = 32'd1 *)
  (* src_manager = 32'd1 *)
  wire \rs_branch-reserv_branch_rs_branch_ent-ent0_src_manager-srcmng1___MUX_ternary/core/src_managerv273677__WIRE_and/core/src_managerv273660_Y ;
  (* mux_wire = 32'd1 *)
  (* src_manager = 32'd1 *)
  wire \rs_branch-reserv_branch_rs_branch_ent-ent0_src_manager-srcmng1___MUX_ternary/core/src_managerv283676__WIRE_and/core/src_managerv283663_Y ;
  (* mux_wire = 32'd1 *)
  (* src_manager = 32'd1 *)
  wire \rs_branch-reserv_branch_rs_branch_ent-ent0_src_manager-srcmng1___MUX_ternary/core/src_managerv293675__WIRE_and/core/src_managerv293666_Y ;
  (* mux_wire = 32'd1 *)
  (* src_manager = 32'd1 *)
  wire \rs_branch-reserv_branch_rs_branch_ent-ent0_src_manager-srcmng1___MUX_ternary/core/src_managerv303674__WIRE_and/core/src_managerv303669_Y ;
  (* mux_wire = 32'd1 *)
  (* src_manager = 32'd1 *)
  wire \rs_branch-reserv_branch_rs_branch_ent-ent0_src_manager-srcmng1___MUX_ternary/core/src_managerv313673__WIRE_and/core/src_managerv313672_Y ;
  (* mux_wire = 32'd1 *)
  (* src_manager = 32'd1 *)
  wire \rs_branch-reserv_branch_rs_branch_ent-ent0_src_manager-srcmng2___MUX_ternary/core/src_managerv263678__WIRE_opr_rdy ;
  (* mux_wire = 32'd1 *)
  (* src_manager = 32'd1 *)
  wire \rs_branch-reserv_branch_rs_branch_ent-ent0_src_manager-srcmng2___MUX_ternary/core/src_managerv273677__WIRE_and/core/src_managerv273660_Y ;
  (* mux_wire = 32'd1 *)
  (* src_manager = 32'd1 *)
  wire \rs_branch-reserv_branch_rs_branch_ent-ent0_src_manager-srcmng2___MUX_ternary/core/src_managerv283676__WIRE_and/core/src_managerv283663_Y ;
  (* mux_wire = 32'd1 *)
  (* src_manager = 32'd1 *)
  wire \rs_branch-reserv_branch_rs_branch_ent-ent0_src_manager-srcmng2___MUX_ternary/core/src_managerv293675__WIRE_and/core/src_managerv293666_Y ;
  (* mux_wire = 32'd1 *)
  (* src_manager = 32'd1 *)
  wire \rs_branch-reserv_branch_rs_branch_ent-ent0_src_manager-srcmng2___MUX_ternary/core/src_managerv303674__WIRE_and/core/src_managerv303669_Y ;
  (* mux_wire = 32'd1 *)
  (* src_manager = 32'd1 *)
  wire \rs_branch-reserv_branch_rs_branch_ent-ent0_src_manager-srcmng2___MUX_ternary/core/src_managerv313673__WIRE_and/core/src_managerv313672_Y ;
  (* mux_wire = 32'd1 *)
  (* rs_branch_ent = 32'd1 *)
  wire \rs_branch-reserv_branch_rs_branch_ent-ent1___MUX_procmux28981__WIRE_we ;
  (* mux_wire = 32'd1 *)
  (* rs_branch_ent = 32'd1 *)
  wire \rs_branch-reserv_branch_rs_branch_ent-ent1___MUX_ternary/core/rs_branchv687801__WIRE_and/core/rs_branchv687800_Y ;
  (* mux_wire = 32'd1 *)
  (* rs_branch_ent = 32'd1 *)
  wire \rs_branch-reserv_branch_rs_branch_ent-ent1___MUX_ternary/core/rs_branchv707804__WIRE_and/core/rs_branchv707803_Y ;
  (* mux_wire = 32'd1 *)
  (* src_manager = 32'd1 *)
  wire \rs_branch-reserv_branch_rs_branch_ent-ent1_src_manager-srcmng1___MUX_ternary/core/src_managerv263678__WIRE_opr_rdy ;
  (* mux_wire = 32'd1 *)
  (* src_manager = 32'd1 *)
  wire \rs_branch-reserv_branch_rs_branch_ent-ent1_src_manager-srcmng1___MUX_ternary/core/src_managerv273677__WIRE_and/core/src_managerv273660_Y ;
  (* mux_wire = 32'd1 *)
  (* src_manager = 32'd1 *)
  wire \rs_branch-reserv_branch_rs_branch_ent-ent1_src_manager-srcmng1___MUX_ternary/core/src_managerv283676__WIRE_and/core/src_managerv283663_Y ;
  (* mux_wire = 32'd1 *)
  (* src_manager = 32'd1 *)
  wire \rs_branch-reserv_branch_rs_branch_ent-ent1_src_manager-srcmng1___MUX_ternary/core/src_managerv293675__WIRE_and/core/src_managerv293666_Y ;
  (* mux_wire = 32'd1 *)
  (* src_manager = 32'd1 *)
  wire \rs_branch-reserv_branch_rs_branch_ent-ent1_src_manager-srcmng1___MUX_ternary/core/src_managerv303674__WIRE_and/core/src_managerv303669_Y ;
  (* mux_wire = 32'd1 *)
  (* src_manager = 32'd1 *)
  wire \rs_branch-reserv_branch_rs_branch_ent-ent1_src_manager-srcmng1___MUX_ternary/core/src_managerv313673__WIRE_and/core/src_managerv313672_Y ;
  (* mux_wire = 32'd1 *)
  (* src_manager = 32'd1 *)
  wire \rs_branch-reserv_branch_rs_branch_ent-ent1_src_manager-srcmng2___MUX_ternary/core/src_managerv263678__WIRE_opr_rdy ;
  (* mux_wire = 32'd1 *)
  (* src_manager = 32'd1 *)
  wire \rs_branch-reserv_branch_rs_branch_ent-ent1_src_manager-srcmng2___MUX_ternary/core/src_managerv273677__WIRE_and/core/src_managerv273660_Y ;
  (* mux_wire = 32'd1 *)
  (* src_manager = 32'd1 *)
  wire \rs_branch-reserv_branch_rs_branch_ent-ent1_src_manager-srcmng2___MUX_ternary/core/src_managerv283676__WIRE_and/core/src_managerv283663_Y ;
  (* mux_wire = 32'd1 *)
  (* src_manager = 32'd1 *)
  wire \rs_branch-reserv_branch_rs_branch_ent-ent1_src_manager-srcmng2___MUX_ternary/core/src_managerv293675__WIRE_and/core/src_managerv293666_Y ;
  (* mux_wire = 32'd1 *)
  (* src_manager = 32'd1 *)
  wire \rs_branch-reserv_branch_rs_branch_ent-ent1_src_manager-srcmng2___MUX_ternary/core/src_managerv303674__WIRE_and/core/src_managerv303669_Y ;
  (* mux_wire = 32'd1 *)
  (* src_manager = 32'd1 *)
  wire \rs_branch-reserv_branch_rs_branch_ent-ent1_src_manager-srcmng2___MUX_ternary/core/src_managerv313673__WIRE_and/core/src_managerv313672_Y ;
  (* mux_wire = 32'd1 *)
  (* rs_branch_ent = 32'd1 *)
  wire \rs_branch-reserv_branch_rs_branch_ent-ent2___MUX_procmux28981__WIRE_we ;
  (* mux_wire = 32'd1 *)
  (* rs_branch_ent = 32'd1 *)
  wire \rs_branch-reserv_branch_rs_branch_ent-ent2___MUX_ternary/core/rs_branchv687801__WIRE_and/core/rs_branchv687800_Y ;
  (* mux_wire = 32'd1 *)
  (* rs_branch_ent = 32'd1 *)
  wire \rs_branch-reserv_branch_rs_branch_ent-ent2___MUX_ternary/core/rs_branchv707804__WIRE_and/core/rs_branchv707803_Y ;
  (* mux_wire = 32'd1 *)
  (* src_manager = 32'd1 *)
  wire \rs_branch-reserv_branch_rs_branch_ent-ent2_src_manager-srcmng1___MUX_ternary/core/src_managerv263678__WIRE_opr_rdy ;
  (* mux_wire = 32'd1 *)
  (* src_manager = 32'd1 *)
  wire \rs_branch-reserv_branch_rs_branch_ent-ent2_src_manager-srcmng1___MUX_ternary/core/src_managerv273677__WIRE_and/core/src_managerv273660_Y ;
  (* mux_wire = 32'd1 *)
  (* src_manager = 32'd1 *)
  wire \rs_branch-reserv_branch_rs_branch_ent-ent2_src_manager-srcmng1___MUX_ternary/core/src_managerv283676__WIRE_and/core/src_managerv283663_Y ;
  (* mux_wire = 32'd1 *)
  (* src_manager = 32'd1 *)
  wire \rs_branch-reserv_branch_rs_branch_ent-ent2_src_manager-srcmng1___MUX_ternary/core/src_managerv293675__WIRE_and/core/src_managerv293666_Y ;
  (* mux_wire = 32'd1 *)
  (* src_manager = 32'd1 *)
  wire \rs_branch-reserv_branch_rs_branch_ent-ent2_src_manager-srcmng1___MUX_ternary/core/src_managerv303674__WIRE_and/core/src_managerv303669_Y ;
  (* mux_wire = 32'd1 *)
  (* src_manager = 32'd1 *)
  wire \rs_branch-reserv_branch_rs_branch_ent-ent2_src_manager-srcmng1___MUX_ternary/core/src_managerv313673__WIRE_and/core/src_managerv313672_Y ;
  (* mux_wire = 32'd1 *)
  (* src_manager = 32'd1 *)
  wire \rs_branch-reserv_branch_rs_branch_ent-ent2_src_manager-srcmng2___MUX_ternary/core/src_managerv263678__WIRE_opr_rdy ;
  (* mux_wire = 32'd1 *)
  (* src_manager = 32'd1 *)
  wire \rs_branch-reserv_branch_rs_branch_ent-ent2_src_manager-srcmng2___MUX_ternary/core/src_managerv273677__WIRE_and/core/src_managerv273660_Y ;
  (* mux_wire = 32'd1 *)
  (* src_manager = 32'd1 *)
  wire \rs_branch-reserv_branch_rs_branch_ent-ent2_src_manager-srcmng2___MUX_ternary/core/src_managerv283676__WIRE_and/core/src_managerv283663_Y ;
  (* mux_wire = 32'd1 *)
  (* src_manager = 32'd1 *)
  wire \rs_branch-reserv_branch_rs_branch_ent-ent2_src_manager-srcmng2___MUX_ternary/core/src_managerv293675__WIRE_and/core/src_managerv293666_Y ;
  (* mux_wire = 32'd1 *)
  (* src_manager = 32'd1 *)
  wire \rs_branch-reserv_branch_rs_branch_ent-ent2_src_manager-srcmng2___MUX_ternary/core/src_managerv303674__WIRE_and/core/src_managerv303669_Y ;
  (* mux_wire = 32'd1 *)
  (* src_manager = 32'd1 *)
  wire \rs_branch-reserv_branch_rs_branch_ent-ent2_src_manager-srcmng2___MUX_ternary/core/src_managerv313673__WIRE_and/core/src_managerv313672_Y ;
  (* mux_wire = 32'd1 *)
  (* rs_branch_ent = 32'd1 *)
  wire \rs_branch-reserv_branch_rs_branch_ent-ent3___MUX_procmux28981__WIRE_we ;
  (* mux_wire = 32'd1 *)
  (* rs_branch_ent = 32'd1 *)
  wire \rs_branch-reserv_branch_rs_branch_ent-ent3___MUX_ternary/core/rs_branchv687801__WIRE_and/core/rs_branchv687800_Y ;
  (* mux_wire = 32'd1 *)
  (* rs_branch_ent = 32'd1 *)
  wire \rs_branch-reserv_branch_rs_branch_ent-ent3___MUX_ternary/core/rs_branchv707804__WIRE_and/core/rs_branchv707803_Y ;
  (* mux_wire = 32'd1 *)
  (* src_manager = 32'd1 *)
  wire \rs_branch-reserv_branch_rs_branch_ent-ent3_src_manager-srcmng1___MUX_ternary/core/src_managerv263678__WIRE_opr_rdy ;
  (* mux_wire = 32'd1 *)
  (* src_manager = 32'd1 *)
  wire \rs_branch-reserv_branch_rs_branch_ent-ent3_src_manager-srcmng1___MUX_ternary/core/src_managerv273677__WIRE_and/core/src_managerv273660_Y ;
  (* mux_wire = 32'd1 *)
  (* src_manager = 32'd1 *)
  wire \rs_branch-reserv_branch_rs_branch_ent-ent3_src_manager-srcmng1___MUX_ternary/core/src_managerv283676__WIRE_and/core/src_managerv283663_Y ;
  (* mux_wire = 32'd1 *)
  (* src_manager = 32'd1 *)
  wire \rs_branch-reserv_branch_rs_branch_ent-ent3_src_manager-srcmng1___MUX_ternary/core/src_managerv293675__WIRE_and/core/src_managerv293666_Y ;
  (* mux_wire = 32'd1 *)
  (* src_manager = 32'd1 *)
  wire \rs_branch-reserv_branch_rs_branch_ent-ent3_src_manager-srcmng1___MUX_ternary/core/src_managerv303674__WIRE_and/core/src_managerv303669_Y ;
  (* mux_wire = 32'd1 *)
  (* src_manager = 32'd1 *)
  wire \rs_branch-reserv_branch_rs_branch_ent-ent3_src_manager-srcmng1___MUX_ternary/core/src_managerv313673__WIRE_and/core/src_managerv313672_Y ;
  (* mux_wire = 32'd1 *)
  (* src_manager = 32'd1 *)
  wire \rs_branch-reserv_branch_rs_branch_ent-ent3_src_manager-srcmng2___MUX_ternary/core/src_managerv263678__WIRE_opr_rdy ;
  (* mux_wire = 32'd1 *)
  (* src_manager = 32'd1 *)
  wire \rs_branch-reserv_branch_rs_branch_ent-ent3_src_manager-srcmng2___MUX_ternary/core/src_managerv273677__WIRE_and/core/src_managerv273660_Y ;
  (* mux_wire = 32'd1 *)
  (* src_manager = 32'd1 *)
  wire \rs_branch-reserv_branch_rs_branch_ent-ent3_src_manager-srcmng2___MUX_ternary/core/src_managerv283676__WIRE_and/core/src_managerv283663_Y ;
  (* mux_wire = 32'd1 *)
  (* src_manager = 32'd1 *)
  wire \rs_branch-reserv_branch_rs_branch_ent-ent3_src_manager-srcmng2___MUX_ternary/core/src_managerv293675__WIRE_and/core/src_managerv293666_Y ;
  (* mux_wire = 32'd1 *)
  (* src_manager = 32'd1 *)
  wire \rs_branch-reserv_branch_rs_branch_ent-ent3_src_manager-srcmng2___MUX_ternary/core/src_managerv303674__WIRE_and/core/src_managerv303669_Y ;
  (* mux_wire = 32'd1 *)
  (* src_manager = 32'd1 *)
  wire \rs_branch-reserv_branch_rs_branch_ent-ent3_src_manager-srcmng2___MUX_ternary/core/src_managerv313673__WIRE_and/core/src_managerv313672_Y ;
  (* src = "./core/pipeline.v:59.22-59.30" *)
  wire [2:0] rs_ent_1;
  (* src = "./core/pipeline.v:109.17-109.28" *)
  reg [2:0] rs_ent_1_id;
  (* src = "./core/pipeline.v:78.18-78.26" *)
  wire [2:0] rs_ent_2;
  (* src = "./core/pipeline.v:128.17-128.28" *)
  reg [2:0] rs_ent_2_id;
  (* mux_wire = 32'd1 *)
  (* rs_ldst = 32'd1 *)
  wire \rs_ldst-reserv_ldst___MUX_procmux24747__WIRE_clearbusy ;
  (* mux_wire = 32'd1 *)
  (* rs_ldst = 32'd1 *)
  wire \rs_ldst-reserv_ldst___MUX_procmux24795__WIRE_we2 ;
  (* mux_wire = 32'd1 *)
  (* rs_ldst = 32'd1 *)
  wire \rs_ldst-reserv_ldst___MUX_procmux24846__WIRE_prsuccess ;
  (* mux_wire = 32'd1 *)
  (* rs_ldst = 32'd1 *)
  wire \rs_ldst-reserv_ldst___MUX_procmux24849__WIRE_prmiss ;
  (* mux_wire = 32'd1 *)
  (* rs_ldst = 32'd1 *)
  wire \rs_ldst-reserv_ldst___MUX_procmux24891__WIRE_we1 ;
  (* mux_wire = 32'd1 *)
  (* rs_ldst = 32'd1 *)
  wire \rs_ldst-reserv_ldst___MUX_ternary/core/rs_ldstv2502474__WIRE_eq/core/rs_ldstv2502473_Y ;
  (* mux_wire = 32'd1 *)
  (* rs_ldst = 32'd1 *)
  wire \rs_ldst-reserv_ldst___MUX_ternary/core/rs_ldstv2512471__WIRE_eq/core/rs_ldstv2512470_Y ;
  (* mux_wire = 32'd1 *)
  (* rs_ldst = 32'd1 *)
  wire \rs_ldst-reserv_ldst___MUX_ternary/core/rs_ldstv2522468__WIRE_eq/core/rs_ldstv2522467_Y ;
  (* mux_wire = 32'd1 *)
  (* rs_ldst = 32'd1 *)
  wire \rs_ldst-reserv_ldst___MUX_ternary/core/rs_ldstv2532465__WIRE_eq/core/rs_ldstv2532464_Y ;
  (* mux_wire = 32'd1 *)
  (* rs_ldst = 32'd1 *)
  wire \rs_ldst-reserv_ldst___MUX_ternary/core/rs_ldstv2562482__WIRE_eq/core/rs_ldstv2562481_Y ;
  (* mux_wire = 32'd1 *)
  (* rs_ldst = 32'd1 *)
  wire \rs_ldst-reserv_ldst___MUX_ternary/core/rs_ldstv2572480__WIRE_eq/core/rs_ldstv2572479_Y ;
  (* mux_wire = 32'd1 *)
  (* rs_ldst = 32'd1 *)
  wire \rs_ldst-reserv_ldst___MUX_ternary/core/rs_ldstv2582478__WIRE_eq/core/rs_ldstv2582477_Y ;
  (* mux_wire = 32'd1 *)
  (* rs_ldst = 32'd1 *)
  wire \rs_ldst-reserv_ldst___MUX_ternary/core/rs_ldstv2592476__WIRE_eq/core/rs_ldstv2592475_Y ;
  (* mux_wire = 32'd1 *)
  (* rs_ldst = 32'd1 *)
  wire \rs_ldst-reserv_ldst___MUX_ternary/core/rs_ldstv3142653__WIRE_logic_and/core/rs_ldstv3142652_Y ;
  (* mux_wire = 32'd1 *)
  (* rs_ldst = 32'd1 *)
  wire \rs_ldst-reserv_ldst___MUX_ternary/core/rs_ldstv3532685__WIRE_logic_and/core/rs_ldstv3532684_Y ;
  (* mux_wire = 32'd1 *)
  (* rs_ldst = 32'd1 *)
  wire \rs_ldst-reserv_ldst___MUX_ternary/core/rs_ldstv3922717__WIRE_logic_and/core/rs_ldstv3922716_Y ;
  (* mux_wire = 32'd1 *)
  (* rs_ldst = 32'd1 *)
  wire \rs_ldst-reserv_ldst___MUX_ternary/core/rs_ldstv4312749__WIRE_logic_and/core/rs_ldstv4312748_Y ;
  (* mux_wire = 32'd1 *)
  (* rs_ldst = 32'd1 *)
  wire \rs_ldst-reserv_ldst___MUX_ternary/core/rs_ldstv4672784__WIRE_eq/core/rs_ldstv4672779_Y ;
  (* mux_wire = 32'd1 *)
  (* rs_ldst = 32'd1 *)
  wire \rs_ldst-reserv_ldst___MUX_ternary/core/rs_ldstv4682783__WIRE_eq/core/rs_ldstv4682780_Y ;
  (* mux_wire = 32'd1 *)
  (* rs_ldst = 32'd1 *)
  wire \rs_ldst-reserv_ldst___MUX_ternary/core/rs_ldstv4692782__WIRE_eq/core/rs_ldstv4692781_Y ;
  (* mux_wire = 32'd1 *)
  (* rs_ldst_ent = 32'd1 *)
  wire \rs_ldst-reserv_ldst_rs_ldst_ent-ent0___MUX_procmux29065__WIRE_we ;
  (* mux_wire = 32'd1 *)
  (* rs_ldst_ent = 32'd1 *)
  wire \rs_ldst-reserv_ldst_rs_ldst_ent-ent0___MUX_ternary/core/rs_ldstv567792__WIRE_and/core/rs_ldstv567791_Y ;
  (* mux_wire = 32'd1 *)
  (* rs_ldst_ent = 32'd1 *)
  wire \rs_ldst-reserv_ldst_rs_ldst_ent-ent0___MUX_ternary/core/rs_ldstv587795__WIRE_and/core/rs_ldstv587794_Y ;
  (* mux_wire = 32'd1 *)
  (* src_manager = 32'd1 *)
  wire \rs_ldst-reserv_ldst_rs_ldst_ent-ent0_src_manager-srcmng1___MUX_ternary/core/src_managerv263678__WIRE_opr_rdy ;
  (* mux_wire = 32'd1 *)
  (* src_manager = 32'd1 *)
  wire \rs_ldst-reserv_ldst_rs_ldst_ent-ent0_src_manager-srcmng1___MUX_ternary/core/src_managerv273677__WIRE_and/core/src_managerv273660_Y ;
  (* mux_wire = 32'd1 *)
  (* src_manager = 32'd1 *)
  wire \rs_ldst-reserv_ldst_rs_ldst_ent-ent0_src_manager-srcmng1___MUX_ternary/core/src_managerv283676__WIRE_and/core/src_managerv283663_Y ;
  (* mux_wire = 32'd1 *)
  (* src_manager = 32'd1 *)
  wire \rs_ldst-reserv_ldst_rs_ldst_ent-ent0_src_manager-srcmng1___MUX_ternary/core/src_managerv293675__WIRE_and/core/src_managerv293666_Y ;
  (* mux_wire = 32'd1 *)
  (* src_manager = 32'd1 *)
  wire \rs_ldst-reserv_ldst_rs_ldst_ent-ent0_src_manager-srcmng1___MUX_ternary/core/src_managerv303674__WIRE_and/core/src_managerv303669_Y ;
  (* mux_wire = 32'd1 *)
  (* src_manager = 32'd1 *)
  wire \rs_ldst-reserv_ldst_rs_ldst_ent-ent0_src_manager-srcmng1___MUX_ternary/core/src_managerv313673__WIRE_and/core/src_managerv313672_Y ;
  (* mux_wire = 32'd1 *)
  (* src_manager = 32'd1 *)
  wire \rs_ldst-reserv_ldst_rs_ldst_ent-ent0_src_manager-srcmng2___MUX_ternary/core/src_managerv263678__WIRE_opr_rdy ;
  (* mux_wire = 32'd1 *)
  (* src_manager = 32'd1 *)
  wire \rs_ldst-reserv_ldst_rs_ldst_ent-ent0_src_manager-srcmng2___MUX_ternary/core/src_managerv273677__WIRE_and/core/src_managerv273660_Y ;
  (* mux_wire = 32'd1 *)
  (* src_manager = 32'd1 *)
  wire \rs_ldst-reserv_ldst_rs_ldst_ent-ent0_src_manager-srcmng2___MUX_ternary/core/src_managerv283676__WIRE_and/core/src_managerv283663_Y ;
  (* mux_wire = 32'd1 *)
  (* src_manager = 32'd1 *)
  wire \rs_ldst-reserv_ldst_rs_ldst_ent-ent0_src_manager-srcmng2___MUX_ternary/core/src_managerv293675__WIRE_and/core/src_managerv293666_Y ;
  (* mux_wire = 32'd1 *)
  (* src_manager = 32'd1 *)
  wire \rs_ldst-reserv_ldst_rs_ldst_ent-ent0_src_manager-srcmng2___MUX_ternary/core/src_managerv303674__WIRE_and/core/src_managerv303669_Y ;
  (* mux_wire = 32'd1 *)
  (* src_manager = 32'd1 *)
  wire \rs_ldst-reserv_ldst_rs_ldst_ent-ent0_src_manager-srcmng2___MUX_ternary/core/src_managerv313673__WIRE_and/core/src_managerv313672_Y ;
  (* mux_wire = 32'd1 *)
  (* rs_ldst_ent = 32'd1 *)
  wire \rs_ldst-reserv_ldst_rs_ldst_ent-ent1___MUX_procmux29065__WIRE_we ;
  (* mux_wire = 32'd1 *)
  (* rs_ldst_ent = 32'd1 *)
  wire \rs_ldst-reserv_ldst_rs_ldst_ent-ent1___MUX_ternary/core/rs_ldstv567792__WIRE_and/core/rs_ldstv567791_Y ;
  (* mux_wire = 32'd1 *)
  (* rs_ldst_ent = 32'd1 *)
  wire \rs_ldst-reserv_ldst_rs_ldst_ent-ent1___MUX_ternary/core/rs_ldstv587795__WIRE_and/core/rs_ldstv587794_Y ;
  (* mux_wire = 32'd1 *)
  (* src_manager = 32'd1 *)
  wire \rs_ldst-reserv_ldst_rs_ldst_ent-ent1_src_manager-srcmng1___MUX_ternary/core/src_managerv263678__WIRE_opr_rdy ;
  (* mux_wire = 32'd1 *)
  (* src_manager = 32'd1 *)
  wire \rs_ldst-reserv_ldst_rs_ldst_ent-ent1_src_manager-srcmng1___MUX_ternary/core/src_managerv273677__WIRE_and/core/src_managerv273660_Y ;
  (* mux_wire = 32'd1 *)
  (* src_manager = 32'd1 *)
  wire \rs_ldst-reserv_ldst_rs_ldst_ent-ent1_src_manager-srcmng1___MUX_ternary/core/src_managerv283676__WIRE_and/core/src_managerv283663_Y ;
  (* mux_wire = 32'd1 *)
  (* src_manager = 32'd1 *)
  wire \rs_ldst-reserv_ldst_rs_ldst_ent-ent1_src_manager-srcmng1___MUX_ternary/core/src_managerv293675__WIRE_and/core/src_managerv293666_Y ;
  (* mux_wire = 32'd1 *)
  (* src_manager = 32'd1 *)
  wire \rs_ldst-reserv_ldst_rs_ldst_ent-ent1_src_manager-srcmng1___MUX_ternary/core/src_managerv303674__WIRE_and/core/src_managerv303669_Y ;
  (* mux_wire = 32'd1 *)
  (* src_manager = 32'd1 *)
  wire \rs_ldst-reserv_ldst_rs_ldst_ent-ent1_src_manager-srcmng1___MUX_ternary/core/src_managerv313673__WIRE_and/core/src_managerv313672_Y ;
  (* mux_wire = 32'd1 *)
  (* src_manager = 32'd1 *)
  wire \rs_ldst-reserv_ldst_rs_ldst_ent-ent1_src_manager-srcmng2___MUX_ternary/core/src_managerv263678__WIRE_opr_rdy ;
  (* mux_wire = 32'd1 *)
  (* src_manager = 32'd1 *)
  wire \rs_ldst-reserv_ldst_rs_ldst_ent-ent1_src_manager-srcmng2___MUX_ternary/core/src_managerv273677__WIRE_and/core/src_managerv273660_Y ;
  (* mux_wire = 32'd1 *)
  (* src_manager = 32'd1 *)
  wire \rs_ldst-reserv_ldst_rs_ldst_ent-ent1_src_manager-srcmng2___MUX_ternary/core/src_managerv283676__WIRE_and/core/src_managerv283663_Y ;
  (* mux_wire = 32'd1 *)
  (* src_manager = 32'd1 *)
  wire \rs_ldst-reserv_ldst_rs_ldst_ent-ent1_src_manager-srcmng2___MUX_ternary/core/src_managerv293675__WIRE_and/core/src_managerv293666_Y ;
  (* mux_wire = 32'd1 *)
  (* src_manager = 32'd1 *)
  wire \rs_ldst-reserv_ldst_rs_ldst_ent-ent1_src_manager-srcmng2___MUX_ternary/core/src_managerv303674__WIRE_and/core/src_managerv303669_Y ;
  (* mux_wire = 32'd1 *)
  (* src_manager = 32'd1 *)
  wire \rs_ldst-reserv_ldst_rs_ldst_ent-ent1_src_manager-srcmng2___MUX_ternary/core/src_managerv313673__WIRE_and/core/src_managerv313672_Y ;
  (* mux_wire = 32'd1 *)
  (* rs_ldst_ent = 32'd1 *)
  wire \rs_ldst-reserv_ldst_rs_ldst_ent-ent2___MUX_procmux29065__WIRE_we ;
  (* mux_wire = 32'd1 *)
  (* rs_ldst_ent = 32'd1 *)
  wire \rs_ldst-reserv_ldst_rs_ldst_ent-ent2___MUX_ternary/core/rs_ldstv567792__WIRE_and/core/rs_ldstv567791_Y ;
  (* mux_wire = 32'd1 *)
  (* rs_ldst_ent = 32'd1 *)
  wire \rs_ldst-reserv_ldst_rs_ldst_ent-ent2___MUX_ternary/core/rs_ldstv587795__WIRE_and/core/rs_ldstv587794_Y ;
  (* mux_wire = 32'd1 *)
  (* src_manager = 32'd1 *)
  wire \rs_ldst-reserv_ldst_rs_ldst_ent-ent2_src_manager-srcmng1___MUX_ternary/core/src_managerv263678__WIRE_opr_rdy ;
  (* mux_wire = 32'd1 *)
  (* src_manager = 32'd1 *)
  wire \rs_ldst-reserv_ldst_rs_ldst_ent-ent2_src_manager-srcmng1___MUX_ternary/core/src_managerv273677__WIRE_and/core/src_managerv273660_Y ;
  (* mux_wire = 32'd1 *)
  (* src_manager = 32'd1 *)
  wire \rs_ldst-reserv_ldst_rs_ldst_ent-ent2_src_manager-srcmng1___MUX_ternary/core/src_managerv283676__WIRE_and/core/src_managerv283663_Y ;
  (* mux_wire = 32'd1 *)
  (* src_manager = 32'd1 *)
  wire \rs_ldst-reserv_ldst_rs_ldst_ent-ent2_src_manager-srcmng1___MUX_ternary/core/src_managerv293675__WIRE_and/core/src_managerv293666_Y ;
  (* mux_wire = 32'd1 *)
  (* src_manager = 32'd1 *)
  wire \rs_ldst-reserv_ldst_rs_ldst_ent-ent2_src_manager-srcmng1___MUX_ternary/core/src_managerv303674__WIRE_and/core/src_managerv303669_Y ;
  (* mux_wire = 32'd1 *)
  (* src_manager = 32'd1 *)
  wire \rs_ldst-reserv_ldst_rs_ldst_ent-ent2_src_manager-srcmng1___MUX_ternary/core/src_managerv313673__WIRE_and/core/src_managerv313672_Y ;
  (* mux_wire = 32'd1 *)
  (* src_manager = 32'd1 *)
  wire \rs_ldst-reserv_ldst_rs_ldst_ent-ent2_src_manager-srcmng2___MUX_ternary/core/src_managerv263678__WIRE_opr_rdy ;
  (* mux_wire = 32'd1 *)
  (* src_manager = 32'd1 *)
  wire \rs_ldst-reserv_ldst_rs_ldst_ent-ent2_src_manager-srcmng2___MUX_ternary/core/src_managerv273677__WIRE_and/core/src_managerv273660_Y ;
  (* mux_wire = 32'd1 *)
  (* src_manager = 32'd1 *)
  wire \rs_ldst-reserv_ldst_rs_ldst_ent-ent2_src_manager-srcmng2___MUX_ternary/core/src_managerv283676__WIRE_and/core/src_managerv283663_Y ;
  (* mux_wire = 32'd1 *)
  (* src_manager = 32'd1 *)
  wire \rs_ldst-reserv_ldst_rs_ldst_ent-ent2_src_manager-srcmng2___MUX_ternary/core/src_managerv293675__WIRE_and/core/src_managerv293666_Y ;
  (* mux_wire = 32'd1 *)
  (* src_manager = 32'd1 *)
  wire \rs_ldst-reserv_ldst_rs_ldst_ent-ent2_src_manager-srcmng2___MUX_ternary/core/src_managerv303674__WIRE_and/core/src_managerv303669_Y ;
  (* mux_wire = 32'd1 *)
  (* src_manager = 32'd1 *)
  wire \rs_ldst-reserv_ldst_rs_ldst_ent-ent2_src_manager-srcmng2___MUX_ternary/core/src_managerv313673__WIRE_and/core/src_managerv313672_Y ;
  (* mux_wire = 32'd1 *)
  (* rs_ldst_ent = 32'd1 *)
  wire \rs_ldst-reserv_ldst_rs_ldst_ent-ent3___MUX_procmux29065__WIRE_we ;
  (* mux_wire = 32'd1 *)
  (* rs_ldst_ent = 32'd1 *)
  wire \rs_ldst-reserv_ldst_rs_ldst_ent-ent3___MUX_ternary/core/rs_ldstv567792__WIRE_and/core/rs_ldstv567791_Y ;
  (* mux_wire = 32'd1 *)
  (* rs_ldst_ent = 32'd1 *)
  wire \rs_ldst-reserv_ldst_rs_ldst_ent-ent3___MUX_ternary/core/rs_ldstv587795__WIRE_and/core/rs_ldstv587794_Y ;
  (* mux_wire = 32'd1 *)
  (* src_manager = 32'd1 *)
  wire \rs_ldst-reserv_ldst_rs_ldst_ent-ent3_src_manager-srcmng1___MUX_ternary/core/src_managerv263678__WIRE_opr_rdy ;
  (* mux_wire = 32'd1 *)
  (* src_manager = 32'd1 *)
  wire \rs_ldst-reserv_ldst_rs_ldst_ent-ent3_src_manager-srcmng1___MUX_ternary/core/src_managerv273677__WIRE_and/core/src_managerv273660_Y ;
  (* mux_wire = 32'd1 *)
  (* src_manager = 32'd1 *)
  wire \rs_ldst-reserv_ldst_rs_ldst_ent-ent3_src_manager-srcmng1___MUX_ternary/core/src_managerv283676__WIRE_and/core/src_managerv283663_Y ;
  (* mux_wire = 32'd1 *)
  (* src_manager = 32'd1 *)
  wire \rs_ldst-reserv_ldst_rs_ldst_ent-ent3_src_manager-srcmng1___MUX_ternary/core/src_managerv293675__WIRE_and/core/src_managerv293666_Y ;
  (* mux_wire = 32'd1 *)
  (* src_manager = 32'd1 *)
  wire \rs_ldst-reserv_ldst_rs_ldst_ent-ent3_src_manager-srcmng1___MUX_ternary/core/src_managerv303674__WIRE_and/core/src_managerv303669_Y ;
  (* mux_wire = 32'd1 *)
  (* src_manager = 32'd1 *)
  wire \rs_ldst-reserv_ldst_rs_ldst_ent-ent3_src_manager-srcmng1___MUX_ternary/core/src_managerv313673__WIRE_and/core/src_managerv313672_Y ;
  (* mux_wire = 32'd1 *)
  (* src_manager = 32'd1 *)
  wire \rs_ldst-reserv_ldst_rs_ldst_ent-ent3_src_manager-srcmng2___MUX_ternary/core/src_managerv263678__WIRE_opr_rdy ;
  (* mux_wire = 32'd1 *)
  (* src_manager = 32'd1 *)
  wire \rs_ldst-reserv_ldst_rs_ldst_ent-ent3_src_manager-srcmng2___MUX_ternary/core/src_managerv273677__WIRE_and/core/src_managerv273660_Y ;
  (* mux_wire = 32'd1 *)
  (* src_manager = 32'd1 *)
  wire \rs_ldst-reserv_ldst_rs_ldst_ent-ent3_src_manager-srcmng2___MUX_ternary/core/src_managerv283676__WIRE_and/core/src_managerv283663_Y ;
  (* mux_wire = 32'd1 *)
  (* src_manager = 32'd1 *)
  wire \rs_ldst-reserv_ldst_rs_ldst_ent-ent3_src_manager-srcmng2___MUX_ternary/core/src_managerv293675__WIRE_and/core/src_managerv293666_Y ;
  (* mux_wire = 32'd1 *)
  (* src_manager = 32'd1 *)
  wire \rs_ldst-reserv_ldst_rs_ldst_ent-ent3_src_manager-srcmng2___MUX_ternary/core/src_managerv303674__WIRE_and/core/src_managerv303669_Y ;
  (* mux_wire = 32'd1 *)
  (* src_manager = 32'd1 *)
  wire \rs_ldst-reserv_ldst_rs_ldst_ent-ent3_src_manager-srcmng2___MUX_ternary/core/src_managerv313673__WIRE_and/core/src_managerv313672_Y ;
  (* mux_wire = 32'd1 *)
  (* rs_mul = 32'd1 *)
  wire \rs_mul-reserv_mul___MUX_procmux26063__WIRE_clearbusy ;
  (* mux_wire = 32'd1 *)
  (* rs_mul = 32'd1 *)
  wire \rs_mul-reserv_mul___MUX_procmux26111__WIRE_we2 ;
  (* mux_wire = 32'd1 *)
  (* rs_mul = 32'd1 *)
  wire \rs_mul-reserv_mul___MUX_procmux26162__WIRE_prsuccess ;
  (* mux_wire = 32'd1 *)
  (* rs_mul = 32'd1 *)
  wire \rs_mul-reserv_mul___MUX_procmux26165__WIRE_prmiss ;
  (* mux_wire = 32'd1 *)
  (* rs_mul = 32'd1 *)
  wire \rs_mul-reserv_mul___MUX_procmux26207__WIRE_we1 ;
  (* mux_wire = 32'd1 *)
  (* rs_mul = 32'd1 *)
  wire \rs_mul-reserv_mul___MUX_ternary/core/rs_mulv2421669__WIRE_eq/core/rs_mulv2421668_Y ;
  (* mux_wire = 32'd1 *)
  (* rs_mul = 32'd1 *)
  wire \rs_mul-reserv_mul___MUX_ternary/core/rs_mulv2431666__WIRE_eq/core/rs_mulv2431665_Y ;
  (* mux_wire = 32'd1 *)
  (* rs_mul = 32'd1 *)
  wire \rs_mul-reserv_mul___MUX_ternary/core/rs_mulv2461673__WIRE_eq/core/rs_mulv2461672_Y ;
  (* mux_wire = 32'd1 *)
  (* rs_mul = 32'd1 *)
  wire \rs_mul-reserv_mul___MUX_ternary/core/rs_mulv2471671__WIRE_eq/core/rs_mulv2471670_Y ;
  (* mux_wire = 32'd1 *)
  (* rs_mul = 32'd1 *)
  wire \rs_mul-reserv_mul___MUX_ternary/core/rs_mulv3011844__WIRE_logic_and/core/rs_mulv3011843_Y ;
  (* mux_wire = 32'd1 *)
  (* rs_mul = 32'd1 *)
  wire \rs_mul-reserv_mul___MUX_ternary/core/rs_mulv3421879__WIRE_logic_and/core/rs_mulv3421878_Y ;
  (* mux_wire = 32'd1 *)
  (* rs_mul = 32'd1 *)
  wire \rs_mul-reserv_mul___MUX_ternary/core/rs_mulv3791913__WIRE_issueaddr ;
  (* mux_wire = 32'd1 *)
  (* rs_mul_ent = 32'd1 *)
  wire \rs_mul-reserv_mul_rs_mul_ent-ent0___MUX_procmux28921__WIRE_we ;
  (* mux_wire = 32'd1 *)
  (* rs_mul_ent = 32'd1 *)
  wire \rs_mul-reserv_mul_rs_mul_ent-ent0___MUX_ternary/core/rs_mulv597815__WIRE_and/core/rs_mulv597814_Y ;
  (* mux_wire = 32'd1 *)
  (* rs_mul_ent = 32'd1 *)
  wire \rs_mul-reserv_mul_rs_mul_ent-ent0___MUX_ternary/core/rs_mulv617818__WIRE_and/core/rs_mulv617817_Y ;
  (* mux_wire = 32'd1 *)
  (* src_manager = 32'd1 *)
  wire \rs_mul-reserv_mul_rs_mul_ent-ent0_src_manager-srcmng1___MUX_ternary/core/src_managerv263678__WIRE_opr_rdy ;
  (* mux_wire = 32'd1 *)
  (* src_manager = 32'd1 *)
  wire \rs_mul-reserv_mul_rs_mul_ent-ent0_src_manager-srcmng1___MUX_ternary/core/src_managerv273677__WIRE_and/core/src_managerv273660_Y ;
  (* mux_wire = 32'd1 *)
  (* src_manager = 32'd1 *)
  wire \rs_mul-reserv_mul_rs_mul_ent-ent0_src_manager-srcmng1___MUX_ternary/core/src_managerv283676__WIRE_and/core/src_managerv283663_Y ;
  (* mux_wire = 32'd1 *)
  (* src_manager = 32'd1 *)
  wire \rs_mul-reserv_mul_rs_mul_ent-ent0_src_manager-srcmng1___MUX_ternary/core/src_managerv293675__WIRE_and/core/src_managerv293666_Y ;
  (* mux_wire = 32'd1 *)
  (* src_manager = 32'd1 *)
  wire \rs_mul-reserv_mul_rs_mul_ent-ent0_src_manager-srcmng1___MUX_ternary/core/src_managerv303674__WIRE_and/core/src_managerv303669_Y ;
  (* mux_wire = 32'd1 *)
  (* src_manager = 32'd1 *)
  wire \rs_mul-reserv_mul_rs_mul_ent-ent0_src_manager-srcmng1___MUX_ternary/core/src_managerv313673__WIRE_and/core/src_managerv313672_Y ;
  (* mux_wire = 32'd1 *)
  (* src_manager = 32'd1 *)
  wire \rs_mul-reserv_mul_rs_mul_ent-ent0_src_manager-srcmng2___MUX_ternary/core/src_managerv263678__WIRE_opr_rdy ;
  (* mux_wire = 32'd1 *)
  (* src_manager = 32'd1 *)
  wire \rs_mul-reserv_mul_rs_mul_ent-ent0_src_manager-srcmng2___MUX_ternary/core/src_managerv273677__WIRE_and/core/src_managerv273660_Y ;
  (* mux_wire = 32'd1 *)
  (* src_manager = 32'd1 *)
  wire \rs_mul-reserv_mul_rs_mul_ent-ent0_src_manager-srcmng2___MUX_ternary/core/src_managerv283676__WIRE_and/core/src_managerv283663_Y ;
  (* mux_wire = 32'd1 *)
  (* src_manager = 32'd1 *)
  wire \rs_mul-reserv_mul_rs_mul_ent-ent0_src_manager-srcmng2___MUX_ternary/core/src_managerv293675__WIRE_and/core/src_managerv293666_Y ;
  (* mux_wire = 32'd1 *)
  (* src_manager = 32'd1 *)
  wire \rs_mul-reserv_mul_rs_mul_ent-ent0_src_manager-srcmng2___MUX_ternary/core/src_managerv303674__WIRE_and/core/src_managerv303669_Y ;
  (* mux_wire = 32'd1 *)
  (* src_manager = 32'd1 *)
  wire \rs_mul-reserv_mul_rs_mul_ent-ent0_src_manager-srcmng2___MUX_ternary/core/src_managerv313673__WIRE_and/core/src_managerv313672_Y ;
  (* mux_wire = 32'd1 *)
  (* rs_mul_ent = 32'd1 *)
  wire \rs_mul-reserv_mul_rs_mul_ent-ent1___MUX_procmux28921__WIRE_we ;
  (* mux_wire = 32'd1 *)
  (* rs_mul_ent = 32'd1 *)
  wire \rs_mul-reserv_mul_rs_mul_ent-ent1___MUX_ternary/core/rs_mulv597815__WIRE_and/core/rs_mulv597814_Y ;
  (* mux_wire = 32'd1 *)
  (* rs_mul_ent = 32'd1 *)
  wire \rs_mul-reserv_mul_rs_mul_ent-ent1___MUX_ternary/core/rs_mulv617818__WIRE_and/core/rs_mulv617817_Y ;
  (* mux_wire = 32'd1 *)
  (* src_manager = 32'd1 *)
  wire \rs_mul-reserv_mul_rs_mul_ent-ent1_src_manager-srcmng1___MUX_ternary/core/src_managerv263678__WIRE_opr_rdy ;
  (* mux_wire = 32'd1 *)
  (* src_manager = 32'd1 *)
  wire \rs_mul-reserv_mul_rs_mul_ent-ent1_src_manager-srcmng1___MUX_ternary/core/src_managerv273677__WIRE_and/core/src_managerv273660_Y ;
  (* mux_wire = 32'd1 *)
  (* src_manager = 32'd1 *)
  wire \rs_mul-reserv_mul_rs_mul_ent-ent1_src_manager-srcmng1___MUX_ternary/core/src_managerv283676__WIRE_and/core/src_managerv283663_Y ;
  (* mux_wire = 32'd1 *)
  (* src_manager = 32'd1 *)
  wire \rs_mul-reserv_mul_rs_mul_ent-ent1_src_manager-srcmng1___MUX_ternary/core/src_managerv293675__WIRE_and/core/src_managerv293666_Y ;
  (* mux_wire = 32'd1 *)
  (* src_manager = 32'd1 *)
  wire \rs_mul-reserv_mul_rs_mul_ent-ent1_src_manager-srcmng1___MUX_ternary/core/src_managerv303674__WIRE_and/core/src_managerv303669_Y ;
  (* mux_wire = 32'd1 *)
  (* src_manager = 32'd1 *)
  wire \rs_mul-reserv_mul_rs_mul_ent-ent1_src_manager-srcmng1___MUX_ternary/core/src_managerv313673__WIRE_and/core/src_managerv313672_Y ;
  (* mux_wire = 32'd1 *)
  (* src_manager = 32'd1 *)
  wire \rs_mul-reserv_mul_rs_mul_ent-ent1_src_manager-srcmng2___MUX_ternary/core/src_managerv263678__WIRE_opr_rdy ;
  (* mux_wire = 32'd1 *)
  (* src_manager = 32'd1 *)
  wire \rs_mul-reserv_mul_rs_mul_ent-ent1_src_manager-srcmng2___MUX_ternary/core/src_managerv273677__WIRE_and/core/src_managerv273660_Y ;
  (* mux_wire = 32'd1 *)
  (* src_manager = 32'd1 *)
  wire \rs_mul-reserv_mul_rs_mul_ent-ent1_src_manager-srcmng2___MUX_ternary/core/src_managerv283676__WIRE_and/core/src_managerv283663_Y ;
  (* mux_wire = 32'd1 *)
  (* src_manager = 32'd1 *)
  wire \rs_mul-reserv_mul_rs_mul_ent-ent1_src_manager-srcmng2___MUX_ternary/core/src_managerv293675__WIRE_and/core/src_managerv293666_Y ;
  (* mux_wire = 32'd1 *)
  (* src_manager = 32'd1 *)
  wire \rs_mul-reserv_mul_rs_mul_ent-ent1_src_manager-srcmng2___MUX_ternary/core/src_managerv303674__WIRE_and/core/src_managerv303669_Y ;
  (* mux_wire = 32'd1 *)
  (* src_manager = 32'd1 *)
  wire \rs_mul-reserv_mul_rs_mul_ent-ent1_src_manager-srcmng2___MUX_ternary/core/src_managerv313673__WIRE_and/core/src_managerv313672_Y ;
  (* mux_wire = 32'd1 *)
  (* rs_requestgenerator = 32'd1 *)
  wire \rs_requestgenerator-rs_reqgen___MUX_ternary/core/rs_reqgenv213632__WIRE_eq/core/rs_reqgenv213631_Y ;
  (* mux_wire = 32'd1 *)
  (* rs_requestgenerator = 32'd1 *)
  wire \rs_requestgenerator-rs_reqgen___MUX_ternary/core/rs_reqgenv223634__WIRE_eq/core/rs_reqgenv223633_Y ;
  (* mux_wire = 32'd1 *)
  (* rs_requestgenerator = 32'd1 *)
  wire \rs_requestgenerator-rs_reqgen___MUX_ternary/core/rs_reqgenv253637__WIRE_eq/core/rs_reqgenv253636_Y ;
  (* mux_wire = 32'd1 *)
  (* rs_requestgenerator = 32'd1 *)
  wire \rs_requestgenerator-rs_reqgen___MUX_ternary/core/rs_reqgenv263639__WIRE_eq/core/rs_reqgenv263638_Y ;
  (* mux_wire = 32'd1 *)
  (* rs_requestgenerator = 32'd1 *)
  wire \rs_requestgenerator-rs_reqgen___MUX_ternary/core/rs_reqgenv293642__WIRE_eq/core/rs_reqgenv293641_Y ;
  (* mux_wire = 32'd1 *)
  (* rs_requestgenerator = 32'd1 *)
  wire \rs_requestgenerator-rs_reqgen___MUX_ternary/core/rs_reqgenv303644__WIRE_eq/core/rs_reqgenv303643_Y ;
  (* mux_wire = 32'd1 *)
  (* rs_requestgenerator = 32'd1 *)
  wire \rs_requestgenerator-rs_reqgen___MUX_ternary/core/rs_reqgenv333647__WIRE_eq/core/rs_reqgenv333646_Y ;
  (* mux_wire = 32'd1 *)
  (* rs_requestgenerator = 32'd1 *)
  wire \rs_requestgenerator-rs_reqgen___MUX_ternary/core/rs_reqgenv343649__WIRE_eq/core/rs_reqgenv343648_Y ;
  (* src = "./core/pipeline.v:234.12-234.22" *)
  wire rsalu1_we1;
  (* src = "./core/pipeline.v:235.12-235.22" *)
  wire rsalu1_we2;
  (* src = "./core/pipeline.v:237.12-237.22" *)
  wire rsalu2_we2;
  (* src = "./core/pipeline.v:194.11-194.20" *)
  wire rvalid1_1;
  (* src = "./core/pipeline.v:196.11-196.20" *)
  wire rvalid1_2;
  (* src = "./core/pipeline.v:195.11-195.20" *)
  wire rvalid2_1;
  (* src = "./core/pipeline.v:197.11-197.20" *)
  wire rvalid2_2;
  (* src = "./core/pipeline.v:396.18-396.25" *)
  wire sb_full;
  (* src = "./core/pipeline.v:344.18-344.30" *)
  wire sel_lohi_mul;
  (* mux_wire = 32'd1 *)
  (* sourceoperand_manager = 32'd1 *)
  wire \sourceoperand_manager-sopm1_1___MUX_ternary/core/srcopr_managerv173826__WIRE_src_eq_0 ;
  (* mux_wire = 32'd1 *)
  (* sourceoperand_manager = 32'd1 *)
  wire \sourceoperand_manager-sopm1_1___MUX_ternary/core/srcopr_managerv183825__WIRE_src_eq_dst1 ;
  (* mux_wire = 32'd1 *)
  (* sourceoperand_manager = 32'd1 *)
  wire \sourceoperand_manager-sopm1_1___MUX_ternary/core/srcopr_managerv193823__WIRE_arf_busy ;
  (* mux_wire = 32'd1 *)
  (* sourceoperand_manager = 32'd1 *)
  wire \sourceoperand_manager-sopm1_1___MUX_ternary/core/srcopr_managerv203822__WIRE_rrf_valid ;
  (* mux_wire = 32'd1 *)
  (* sourceoperand_manager = 32'd1 *)
  wire \sourceoperand_manager-sopm1_2___MUX_ternary/core/srcopr_managerv173826__WIRE_src_eq_0 ;
  (* mux_wire = 32'd1 *)
  (* sourceoperand_manager = 32'd1 *)
  wire \sourceoperand_manager-sopm1_2___MUX_ternary/core/srcopr_managerv183825__WIRE_src_eq_dst1 ;
  (* mux_wire = 32'd1 *)
  (* sourceoperand_manager = 32'd1 *)
  wire \sourceoperand_manager-sopm1_2___MUX_ternary/core/srcopr_managerv193823__WIRE_arf_busy ;
  (* mux_wire = 32'd1 *)
  (* sourceoperand_manager = 32'd1 *)
  wire \sourceoperand_manager-sopm1_2___MUX_ternary/core/srcopr_managerv203822__WIRE_rrf_valid ;
  (* mux_wire = 32'd1 *)
  (* sourceoperand_manager = 32'd1 *)
  wire \sourceoperand_manager-sopm2_1___MUX_ternary/core/srcopr_managerv173826__WIRE_src_eq_0 ;
  (* mux_wire = 32'd1 *)
  (* sourceoperand_manager = 32'd1 *)
  wire \sourceoperand_manager-sopm2_1___MUX_ternary/core/srcopr_managerv183825__WIRE_src_eq_dst1 ;
  (* mux_wire = 32'd1 *)
  (* sourceoperand_manager = 32'd1 *)
  wire \sourceoperand_manager-sopm2_1___MUX_ternary/core/srcopr_managerv193823__WIRE_arf_busy ;
  (* mux_wire = 32'd1 *)
  (* sourceoperand_manager = 32'd1 *)
  wire \sourceoperand_manager-sopm2_1___MUX_ternary/core/srcopr_managerv203822__WIRE_rrf_valid ;
  (* mux_wire = 32'd1 *)
  (* sourceoperand_manager = 32'd1 *)
  wire \sourceoperand_manager-sopm2_2___MUX_ternary/core/srcopr_managerv173826__WIRE_src_eq_0 ;
  (* mux_wire = 32'd1 *)
  (* sourceoperand_manager = 32'd1 *)
  wire \sourceoperand_manager-sopm2_2___MUX_ternary/core/srcopr_managerv183825__WIRE_src_eq_dst1 ;
  (* mux_wire = 32'd1 *)
  (* sourceoperand_manager = 32'd1 *)
  wire \sourceoperand_manager-sopm2_2___MUX_ternary/core/srcopr_managerv193823__WIRE_arf_busy ;
  (* mux_wire = 32'd1 *)
  (* sourceoperand_manager = 32'd1 *)
  wire \sourceoperand_manager-sopm2_2___MUX_ternary/core/srcopr_managerv203822__WIRE_rrf_valid ;
  (* src = "./core/pipeline.v:89.12-89.17" *)
  wire spec1;
  (* src = "./core/pipeline.v:141.12-141.20" *)
  reg spec1_id;
  (* src = "./core/pipeline.v:90.12-90.17" *)
  wire spec2;
  (* src = "./core/pipeline.v:142.12-142.20" *)
  reg spec2_id;
  (* src = "./core/pipeline.v:268.18-268.30" *)
  wire specbit_alu1;
  (* src = "./core/pipeline.v:281.18-281.30" *)
  wire specbit_alu2;
  (* src = "./core/pipeline.v:320.18-320.32" *)
  wire specbit_branch;
  (* src = "./core/pipeline.v:300.18-300.30" *)
  wire specbit_ldst;
  (* src = "./core/pipeline.v:341.18-341.29" *)
  wire specbit_mul;
  (* src = "./core/pipeline.v:267.21-267.33" *)
  wire [4:0] spectag_alu1;
  (* src = "./core/pipeline.v:280.21-280.33" *)
  wire [4:0] spectag_alu2;
  (* src = "./core/pipeline.v:319.21-319.35" *)
  wire [4:0] spectag_branch;
  (* src = "./core/pipeline.v:299.21-299.33" *)
  wire [4:0] spectag_ldst;
  (* src = "./core/pipeline.v:340.21-340.32" *)
  wire [4:0] spectag_mul;
  (* src = "./core/pipeline.v:458.17-458.27" *)
  wire [4:0] spectagfix;
  (* src = "./core/pipeline.v:86.18-86.24" *)
  wire [4:0] sptag1;
  (* src = "./core/pipeline.v:138.17-138.26" *)
  reg [4:0] sptag1_id;
  (* src = "./core/pipeline.v:87.18-87.24" *)
  wire [4:0] sptag2;
  (* src = "./core/pipeline.v:139.17-139.26" *)
  reg [4:0] sptag2_id;
  (* src = "./core/pipeline.v:202.18-202.24" *)
  wire [31:0] src1_1;
  (* src = "./core/pipeline.v:204.18-204.24" *)
  wire [31:0] src1_2;
  (* src = "./core/pipeline.v:342.18-342.33" *)
  wire src1_signed_mul;
  (* src = "./core/pipeline.v:203.18-203.24" *)
  wire [31:0] src2_1;
  (* src = "./core/pipeline.v:205.18-205.24" *)
  wire [31:0] src2_2;
  (* src = "./core/pipeline.v:343.18-343.33" *)
  wire src2_signed_mul;
  (* src = "./core/pipeline.v:264.17-264.27" *)
  wire [1:0] src_a_alu1;
  (* src = "./core/pipeline.v:277.17-277.27" *)
  wire [1:0] src_a_alu2;
  (* src = "./core/pipeline.v:52.17-52.28" *)
  wire [1:0] src_a_sel_1;
  (* src = "./core/pipeline.v:102.17-102.31" *)
  reg [1:0] src_a_sel_1_id;
  (* src = "./core/pipeline.v:71.18-71.29" *)
  wire [1:0] src_a_sel_2;
  (* src = "./core/pipeline.v:121.17-121.31" *)
  reg [1:0] src_a_sel_2_id;
  (* src = "./core/pipeline.v:265.17-265.27" *)
  wire [1:0] src_b_alu1;
  (* src = "./core/pipeline.v:278.17-278.27" *)
  wire [1:0] src_b_alu2;
  (* src = "./core/pipeline.v:53.17-53.28" *)
  wire [1:0] src_b_sel_1;
  (* src = "./core/pipeline.v:103.17-103.31" *)
  reg [1:0] src_b_sel_1_id;
  (* src = "./core/pipeline.v:72.18-72.29" *)
  wire [1:0] src_b_sel_2;
  (* src = "./core/pipeline.v:122.17-122.31" *)
  reg [1:0] src_b_sel_2_id;
  (* mux_wire = 32'd1 *)
  (* src_manager = 32'd1 *)
  wire \src_manager-srcmng1_1___MUX_ternary/core/src_managerv263678__WIRE_opr_rdy ;
  (* mux_wire = 32'd1 *)
  (* src_manager = 32'd1 *)
  wire \src_manager-srcmng1_1___MUX_ternary/core/src_managerv273677__WIRE_and/core/src_managerv273660_Y ;
  (* mux_wire = 32'd1 *)
  (* src_manager = 32'd1 *)
  wire \src_manager-srcmng1_1___MUX_ternary/core/src_managerv283676__WIRE_and/core/src_managerv283663_Y ;
  (* mux_wire = 32'd1 *)
  (* src_manager = 32'd1 *)
  wire \src_manager-srcmng1_1___MUX_ternary/core/src_managerv293675__WIRE_and/core/src_managerv293666_Y ;
  (* mux_wire = 32'd1 *)
  (* src_manager = 32'd1 *)
  wire \src_manager-srcmng1_1___MUX_ternary/core/src_managerv303674__WIRE_and/core/src_managerv303669_Y ;
  (* mux_wire = 32'd1 *)
  (* src_manager = 32'd1 *)
  wire \src_manager-srcmng1_1___MUX_ternary/core/src_managerv313673__WIRE_and/core/src_managerv313672_Y ;
  (* mux_wire = 32'd1 *)
  (* src_manager = 32'd1 *)
  wire \src_manager-srcmng1_2___MUX_ternary/core/src_managerv263678__WIRE_opr_rdy ;
  (* mux_wire = 32'd1 *)
  (* src_manager = 32'd1 *)
  wire \src_manager-srcmng1_2___MUX_ternary/core/src_managerv273677__WIRE_and/core/src_managerv273660_Y ;
  (* mux_wire = 32'd1 *)
  (* src_manager = 32'd1 *)
  wire \src_manager-srcmng1_2___MUX_ternary/core/src_managerv283676__WIRE_and/core/src_managerv283663_Y ;
  (* mux_wire = 32'd1 *)
  (* src_manager = 32'd1 *)
  wire \src_manager-srcmng1_2___MUX_ternary/core/src_managerv293675__WIRE_and/core/src_managerv293666_Y ;
  (* mux_wire = 32'd1 *)
  (* src_manager = 32'd1 *)
  wire \src_manager-srcmng1_2___MUX_ternary/core/src_managerv303674__WIRE_and/core/src_managerv303669_Y ;
  (* mux_wire = 32'd1 *)
  (* src_manager = 32'd1 *)
  wire \src_manager-srcmng1_2___MUX_ternary/core/src_managerv313673__WIRE_and/core/src_managerv313672_Y ;
  (* mux_wire = 32'd1 *)
  (* src_manager = 32'd1 *)
  wire \src_manager-srcmng2_1___MUX_ternary/core/src_managerv263678__WIRE_opr_rdy ;
  (* mux_wire = 32'd1 *)
  (* src_manager = 32'd1 *)
  wire \src_manager-srcmng2_1___MUX_ternary/core/src_managerv273677__WIRE_and/core/src_managerv273660_Y ;
  (* mux_wire = 32'd1 *)
  (* src_manager = 32'd1 *)
  wire \src_manager-srcmng2_1___MUX_ternary/core/src_managerv283676__WIRE_and/core/src_managerv283663_Y ;
  (* mux_wire = 32'd1 *)
  (* src_manager = 32'd1 *)
  wire \src_manager-srcmng2_1___MUX_ternary/core/src_managerv293675__WIRE_and/core/src_managerv293666_Y ;
  (* mux_wire = 32'd1 *)
  (* src_manager = 32'd1 *)
  wire \src_manager-srcmng2_1___MUX_ternary/core/src_managerv303674__WIRE_and/core/src_managerv303669_Y ;
  (* mux_wire = 32'd1 *)
  (* src_manager = 32'd1 *)
  wire \src_manager-srcmng2_1___MUX_ternary/core/src_managerv313673__WIRE_and/core/src_managerv313672_Y ;
  (* mux_wire = 32'd1 *)
  (* src_manager = 32'd1 *)
  wire \src_manager-srcmng2_2___MUX_ternary/core/src_managerv263678__WIRE_opr_rdy ;
  (* mux_wire = 32'd1 *)
  (* src_manager = 32'd1 *)
  wire \src_manager-srcmng2_2___MUX_ternary/core/src_managerv273677__WIRE_and/core/src_managerv273660_Y ;
  (* mux_wire = 32'd1 *)
  (* src_manager = 32'd1 *)
  wire \src_manager-srcmng2_2___MUX_ternary/core/src_managerv283676__WIRE_and/core/src_managerv283663_Y ;
  (* mux_wire = 32'd1 *)
  (* src_manager = 32'd1 *)
  wire \src_manager-srcmng2_2___MUX_ternary/core/src_managerv293675__WIRE_and/core/src_managerv293666_Y ;
  (* mux_wire = 32'd1 *)
  (* src_manager = 32'd1 *)
  wire \src_manager-srcmng2_2___MUX_ternary/core/src_managerv303674__WIRE_and/core/src_managerv303669_Y ;
  (* mux_wire = 32'd1 *)
  (* src_manager = 32'd1 *)
  wire \src_manager-srcmng2_2___MUX_ternary/core/src_managerv313673__WIRE_and/core/src_managerv313672_Y ;
  (* src = "./core/pipeline.v:22.10-22.18" *)
  wire stall_DP;
  (* src = "./core/pipeline.v:20.10-20.18" *)
  wire stall_ID;
  (* src = "./core/pipeline.v:18.10-18.18" *)
  wire stall_IF;
  (* src = "./core/pipeline.v:464.14-464.22" *)
  wire stcommit;
  (* src = "./core/pipeline.v:404.18-404.23" *)
  wire stfin;
  (* src = "./core/pipeline.v:403.25-403.34" *)
  wire [31:0] storeaddr;
  (* mux_wire = 32'd1 *)
  (* storebuf = 32'd1 *)
  wire \storebuf-sb___MUX_procmux26714__WIRE_stfin ;
  (* mux_wire = 32'd1 *)
  (* storebuf = 32'd1 *)
  wire \storebuf-sb___MUX_procmux26750__WIRE_prsuccess ;
  (* mux_wire = 32'd1 *)
  (* storebuf = 32'd1 *)
  wire \storebuf-sb___MUX_procmux26786__WIRE_stretire ;
  (* mux_wire = 32'd1 *)
  (* storebuf = 32'd1 *)
  wire \storebuf-sb___MUX_procmux26858__WIRE_stcom ;
  (* mux_wire = 32'd1 *)
  (* storebuf = 32'd1 *)
  wire \storebuf-sb___MUX_procmux26861__WIRE_prmiss ;
  (* mux_wire = 32'd1 *)
  (* storebuf = 32'd1 *)
  wire \storebuf-sb___MUX_procmux27284__WIRE_and/core/storebufv1091041_Y ;
  (* mux_wire = 32'd1 *)
  (* storebuf = 32'd1 *)
  wire \storebuf-sb___MUX_ternary/core/storebufv1021258__WIRE_eq/core/storebufv1021257_Y ;
  (* mux_wire = 32'd1 *)
  (* storebuf = 32'd1 *)
  wire \storebuf-sb___MUX_ternary/core/storebufv1021270__WIRE_eq/core/storebufv1021269_Y ;
  (* mux_wire = 32'd1 *)
  (* storebuf = 32'd1 *)
  wire \storebuf-sb___MUX_ternary/core/storebufv1021282__WIRE_eq/core/storebufv1021281_Y ;
  (* mux_wire = 32'd1 *)
  (* storebuf = 32'd1 *)
  wire \storebuf-sb___MUX_ternary/core/storebufv1021294__WIRE_eq/core/storebufv1021293_Y ;
  (* mux_wire = 32'd1 *)
  (* storebuf = 32'd1 *)
  wire \storebuf-sb___MUX_ternary/core/storebufv1021306__WIRE_eq/core/storebufv1021305_Y ;
  (* mux_wire = 32'd1 *)
  (* storebuf = 32'd1 *)
  wire \storebuf-sb___MUX_ternary/core/storebufv1021318__WIRE_eq/core/storebufv1021317_Y ;
  (* mux_wire = 32'd1 *)
  (* storebuf = 32'd1 *)
  wire \storebuf-sb___MUX_ternary/core/storebufv1021330__WIRE_eq/core/storebufv1021329_Y ;
  (* mux_wire = 32'd1 *)
  (* storebuf = 32'd1 *)
  wire \storebuf-sb___MUX_ternary/core/storebufv1021342__WIRE_eq/core/storebufv1021341_Y ;
  (* mux_wire = 32'd1 *)
  (* storebuf = 32'd1 *)
  wire \storebuf-sb___MUX_ternary/core/storebufv1021354__WIRE_eq/core/storebufv1021353_Y ;
  (* mux_wire = 32'd1 *)
  (* storebuf = 32'd1 *)
  wire \storebuf-sb___MUX_ternary/core/storebufv1021366__WIRE_eq/core/storebufv1021365_Y ;
  (* mux_wire = 32'd1 *)
  (* storebuf = 32'd1 *)
  wire \storebuf-sb___MUX_ternary/core/storebufv1021378__WIRE_eq/core/storebufv1021377_Y ;
  (* mux_wire = 32'd1 *)
  (* storebuf = 32'd1 *)
  wire \storebuf-sb___MUX_ternary/core/storebufv1021390__WIRE_eq/core/storebufv1021389_Y ;
  (* mux_wire = 32'd1 *)
  (* storebuf = 32'd1 *)
  wire \storebuf-sb___MUX_ternary/core/storebufv1021402__WIRE_eq/core/storebufv1021401_Y ;
  (* mux_wire = 32'd1 *)
  (* storebuf = 32'd1 *)
  wire \storebuf-sb___MUX_ternary/core/storebufv1021414__WIRE_eq/core/storebufv1021413_Y ;
  (* mux_wire = 32'd1 *)
  (* storebuf = 32'd1 *)
  wire \storebuf-sb___MUX_ternary/core/storebufv1021426__WIRE_eq/core/storebufv1021425_Y ;
  (* mux_wire = 32'd1 *)
  (* storebuf = 32'd1 *)
  wire \storebuf-sb___MUX_ternary/core/storebufv1021438__WIRE_eq/core/storebufv1021437_Y ;
  (* mux_wire = 32'd1 *)
  (* storebuf = 32'd1 *)
  wire \storebuf-sb___MUX_ternary/core/storebufv1021450__WIRE_eq/core/storebufv1021449_Y ;
  (* mux_wire = 32'd1 *)
  (* storebuf = 32'd1 *)
  wire \storebuf-sb___MUX_ternary/core/storebufv1021462__WIRE_eq/core/storebufv1021461_Y ;
  (* mux_wire = 32'd1 *)
  (* storebuf = 32'd1 *)
  wire \storebuf-sb___MUX_ternary/core/storebufv1021474__WIRE_eq/core/storebufv1021473_Y ;
  (* mux_wire = 32'd1 *)
  (* storebuf = 32'd1 *)
  wire \storebuf-sb___MUX_ternary/core/storebufv1021486__WIRE_eq/core/storebufv1021485_Y ;
  (* mux_wire = 32'd1 *)
  (* storebuf = 32'd1 *)
  wire \storebuf-sb___MUX_ternary/core/storebufv1021498__WIRE_eq/core/storebufv1021497_Y ;
  (* mux_wire = 32'd1 *)
  (* storebuf = 32'd1 *)
  wire \storebuf-sb___MUX_ternary/core/storebufv1021510__WIRE_eq/core/storebufv1021509_Y ;
  (* mux_wire = 32'd1 *)
  (* storebuf = 32'd1 *)
  wire \storebuf-sb___MUX_ternary/core/storebufv1021522__WIRE_eq/core/storebufv1021521_Y ;
  (* mux_wire = 32'd1 *)
  (* storebuf = 32'd1 *)
  wire \storebuf-sb___MUX_ternary/core/storebufv1021534__WIRE_eq/core/storebufv1021533_Y ;
  (* mux_wire = 32'd1 *)
  (* storebuf = 32'd1 *)
  wire \storebuf-sb___MUX_ternary/core/storebufv1021546__WIRE_eq/core/storebufv1021545_Y ;
  (* mux_wire = 32'd1 *)
  (* storebuf = 32'd1 *)
  wire \storebuf-sb___MUX_ternary/core/storebufv1021558__WIRE_eq/core/storebufv1021557_Y ;
  (* mux_wire = 32'd1 *)
  (* storebuf = 32'd1 *)
  wire \storebuf-sb___MUX_ternary/core/storebufv1021570__WIRE_eq/core/storebufv1021569_Y ;
  (* mux_wire = 32'd1 *)
  (* storebuf = 32'd1 *)
  wire \storebuf-sb___MUX_ternary/core/storebufv1021582__WIRE_eq/core/storebufv1021581_Y ;
  (* mux_wire = 32'd1 *)
  (* storebuf = 32'd1 *)
  wire \storebuf-sb___MUX_ternary/core/storebufv1021594__WIRE_eq/core/storebufv1021593_Y ;
  (* mux_wire = 32'd1 *)
  (* storebuf = 32'd1 *)
  wire \storebuf-sb___MUX_ternary/core/storebufv1021606__WIRE_eq/core/storebufv1021605_Y ;
  (* mux_wire = 32'd1 *)
  (* storebuf = 32'd1 *)
  wire \storebuf-sb___MUX_ternary/core/storebufv1021618__WIRE_eq/core/storebufv1021617_Y ;
  (* mux_wire = 32'd1 *)
  (* storebuf = 32'd1 *)
  wire \storebuf-sb___MUX_ternary/core/storebufv1021630__WIRE_eq/core/storebufv1021629_Y ;
  (* mux_wire = 32'd1 *)
  (* storebuf = 32'd1 *)
  wire \storebuf-sb___MUX_ternary/core/storebufv1031263__WIRE_logic_and/core/storebufv1031262_Y ;
  (* mux_wire = 32'd1 *)
  (* storebuf = 32'd1 *)
  wire \storebuf-sb___MUX_ternary/core/storebufv1031275__WIRE_logic_and/core/storebufv1031274_Y ;
  (* mux_wire = 32'd1 *)
  (* storebuf = 32'd1 *)
  wire \storebuf-sb___MUX_ternary/core/storebufv1031287__WIRE_logic_and/core/storebufv1031286_Y ;
  (* mux_wire = 32'd1 *)
  (* storebuf = 32'd1 *)
  wire \storebuf-sb___MUX_ternary/core/storebufv1031299__WIRE_logic_and/core/storebufv1031298_Y ;
  (* mux_wire = 32'd1 *)
  (* storebuf = 32'd1 *)
  wire \storebuf-sb___MUX_ternary/core/storebufv1031311__WIRE_logic_and/core/storebufv1031310_Y ;
  (* mux_wire = 32'd1 *)
  (* storebuf = 32'd1 *)
  wire \storebuf-sb___MUX_ternary/core/storebufv1031323__WIRE_logic_and/core/storebufv1031322_Y ;
  (* mux_wire = 32'd1 *)
  (* storebuf = 32'd1 *)
  wire \storebuf-sb___MUX_ternary/core/storebufv1031335__WIRE_logic_and/core/storebufv1031334_Y ;
  (* mux_wire = 32'd1 *)
  (* storebuf = 32'd1 *)
  wire \storebuf-sb___MUX_ternary/core/storebufv1031347__WIRE_logic_and/core/storebufv1031346_Y ;
  (* mux_wire = 32'd1 *)
  (* storebuf = 32'd1 *)
  wire \storebuf-sb___MUX_ternary/core/storebufv1031359__WIRE_logic_and/core/storebufv1031358_Y ;
  (* mux_wire = 32'd1 *)
  (* storebuf = 32'd1 *)
  wire \storebuf-sb___MUX_ternary/core/storebufv1031371__WIRE_logic_and/core/storebufv1031370_Y ;
  (* mux_wire = 32'd1 *)
  (* storebuf = 32'd1 *)
  wire \storebuf-sb___MUX_ternary/core/storebufv1031383__WIRE_logic_and/core/storebufv1031382_Y ;
  (* mux_wire = 32'd1 *)
  (* storebuf = 32'd1 *)
  wire \storebuf-sb___MUX_ternary/core/storebufv1031395__WIRE_logic_and/core/storebufv1031394_Y ;
  (* mux_wire = 32'd1 *)
  (* storebuf = 32'd1 *)
  wire \storebuf-sb___MUX_ternary/core/storebufv1031407__WIRE_logic_and/core/storebufv1031406_Y ;
  (* mux_wire = 32'd1 *)
  (* storebuf = 32'd1 *)
  wire \storebuf-sb___MUX_ternary/core/storebufv1031419__WIRE_logic_and/core/storebufv1031418_Y ;
  (* mux_wire = 32'd1 *)
  (* storebuf = 32'd1 *)
  wire \storebuf-sb___MUX_ternary/core/storebufv1031431__WIRE_logic_and/core/storebufv1031430_Y ;
  (* mux_wire = 32'd1 *)
  (* storebuf = 32'd1 *)
  wire \storebuf-sb___MUX_ternary/core/storebufv1031443__WIRE_logic_and/core/storebufv1031442_Y ;
  (* mux_wire = 32'd1 *)
  (* storebuf = 32'd1 *)
  wire \storebuf-sb___MUX_ternary/core/storebufv1031455__WIRE_logic_and/core/storebufv1031454_Y ;
  (* mux_wire = 32'd1 *)
  (* storebuf = 32'd1 *)
  wire \storebuf-sb___MUX_ternary/core/storebufv1031467__WIRE_logic_and/core/storebufv1031466_Y ;
  (* mux_wire = 32'd1 *)
  (* storebuf = 32'd1 *)
  wire \storebuf-sb___MUX_ternary/core/storebufv1031479__WIRE_logic_and/core/storebufv1031478_Y ;
  (* mux_wire = 32'd1 *)
  (* storebuf = 32'd1 *)
  wire \storebuf-sb___MUX_ternary/core/storebufv1031491__WIRE_logic_and/core/storebufv1031490_Y ;
  (* mux_wire = 32'd1 *)
  (* storebuf = 32'd1 *)
  wire \storebuf-sb___MUX_ternary/core/storebufv1031503__WIRE_logic_and/core/storebufv1031502_Y ;
  (* mux_wire = 32'd1 *)
  (* storebuf = 32'd1 *)
  wire \storebuf-sb___MUX_ternary/core/storebufv1031515__WIRE_logic_and/core/storebufv1031514_Y ;
  (* mux_wire = 32'd1 *)
  (* storebuf = 32'd1 *)
  wire \storebuf-sb___MUX_ternary/core/storebufv1031527__WIRE_logic_and/core/storebufv1031526_Y ;
  (* mux_wire = 32'd1 *)
  (* storebuf = 32'd1 *)
  wire \storebuf-sb___MUX_ternary/core/storebufv1031539__WIRE_logic_and/core/storebufv1031538_Y ;
  (* mux_wire = 32'd1 *)
  (* storebuf = 32'd1 *)
  wire \storebuf-sb___MUX_ternary/core/storebufv1031551__WIRE_logic_and/core/storebufv1031550_Y ;
  (* mux_wire = 32'd1 *)
  (* storebuf = 32'd1 *)
  wire \storebuf-sb___MUX_ternary/core/storebufv1031563__WIRE_logic_and/core/storebufv1031562_Y ;
  (* mux_wire = 32'd1 *)
  (* storebuf = 32'd1 *)
  wire \storebuf-sb___MUX_ternary/core/storebufv1031575__WIRE_logic_and/core/storebufv1031574_Y ;
  (* mux_wire = 32'd1 *)
  (* storebuf = 32'd1 *)
  wire \storebuf-sb___MUX_ternary/core/storebufv1031587__WIRE_logic_and/core/storebufv1031586_Y ;
  (* mux_wire = 32'd1 *)
  (* storebuf = 32'd1 *)
  wire \storebuf-sb___MUX_ternary/core/storebufv1031599__WIRE_logic_and/core/storebufv1031598_Y ;
  (* mux_wire = 32'd1 *)
  (* storebuf = 32'd1 *)
  wire \storebuf-sb___MUX_ternary/core/storebufv1031611__WIRE_logic_and/core/storebufv1031610_Y ;
  (* mux_wire = 32'd1 *)
  (* storebuf = 32'd1 *)
  wire \storebuf-sb___MUX_ternary/core/storebufv1031623__WIRE_logic_and/core/storebufv1031622_Y ;
  (* mux_wire = 32'd1 *)
  (* storebuf = 32'd1 *)
  wire \storebuf-sb___MUX_ternary/core/storebufv1031635__WIRE_logic_and/core/storebufv1031634_Y ;
  (* mux_wire = 32'd1 *)
  (* storebuf = 32'd1 *)
  wire \storebuf-sb___MUX_ternary/core/storebufv1041267__WIRE_logic_and/core/storebufv1041266_Y ;
  (* mux_wire = 32'd1 *)
  (* storebuf = 32'd1 *)
  wire \storebuf-sb___MUX_ternary/core/storebufv1041279__WIRE_logic_and/core/storebufv1041278_Y ;
  (* mux_wire = 32'd1 *)
  (* storebuf = 32'd1 *)
  wire \storebuf-sb___MUX_ternary/core/storebufv1041291__WIRE_logic_and/core/storebufv1041290_Y ;
  (* mux_wire = 32'd1 *)
  (* storebuf = 32'd1 *)
  wire \storebuf-sb___MUX_ternary/core/storebufv1041303__WIRE_logic_and/core/storebufv1041302_Y ;
  (* mux_wire = 32'd1 *)
  (* storebuf = 32'd1 *)
  wire \storebuf-sb___MUX_ternary/core/storebufv1041315__WIRE_logic_and/core/storebufv1041314_Y ;
  (* mux_wire = 32'd1 *)
  (* storebuf = 32'd1 *)
  wire \storebuf-sb___MUX_ternary/core/storebufv1041327__WIRE_logic_and/core/storebufv1041326_Y ;
  (* mux_wire = 32'd1 *)
  (* storebuf = 32'd1 *)
  wire \storebuf-sb___MUX_ternary/core/storebufv1041339__WIRE_logic_and/core/storebufv1041338_Y ;
  (* mux_wire = 32'd1 *)
  (* storebuf = 32'd1 *)
  wire \storebuf-sb___MUX_ternary/core/storebufv1041351__WIRE_logic_and/core/storebufv1041350_Y ;
  (* mux_wire = 32'd1 *)
  (* storebuf = 32'd1 *)
  wire \storebuf-sb___MUX_ternary/core/storebufv1041363__WIRE_logic_and/core/storebufv1041362_Y ;
  (* mux_wire = 32'd1 *)
  (* storebuf = 32'd1 *)
  wire \storebuf-sb___MUX_ternary/core/storebufv1041375__WIRE_logic_and/core/storebufv1041374_Y ;
  (* mux_wire = 32'd1 *)
  (* storebuf = 32'd1 *)
  wire \storebuf-sb___MUX_ternary/core/storebufv1041387__WIRE_logic_and/core/storebufv1041386_Y ;
  (* mux_wire = 32'd1 *)
  (* storebuf = 32'd1 *)
  wire \storebuf-sb___MUX_ternary/core/storebufv1041399__WIRE_logic_and/core/storebufv1041398_Y ;
  (* mux_wire = 32'd1 *)
  (* storebuf = 32'd1 *)
  wire \storebuf-sb___MUX_ternary/core/storebufv1041411__WIRE_logic_and/core/storebufv1041410_Y ;
  (* mux_wire = 32'd1 *)
  (* storebuf = 32'd1 *)
  wire \storebuf-sb___MUX_ternary/core/storebufv1041423__WIRE_logic_and/core/storebufv1041422_Y ;
  (* mux_wire = 32'd1 *)
  (* storebuf = 32'd1 *)
  wire \storebuf-sb___MUX_ternary/core/storebufv1041435__WIRE_logic_and/core/storebufv1041434_Y ;
  (* mux_wire = 32'd1 *)
  (* storebuf = 32'd1 *)
  wire \storebuf-sb___MUX_ternary/core/storebufv1041447__WIRE_logic_and/core/storebufv1041446_Y ;
  (* mux_wire = 32'd1 *)
  (* storebuf = 32'd1 *)
  wire \storebuf-sb___MUX_ternary/core/storebufv1041459__WIRE_logic_and/core/storebufv1041458_Y ;
  (* mux_wire = 32'd1 *)
  (* storebuf = 32'd1 *)
  wire \storebuf-sb___MUX_ternary/core/storebufv1041471__WIRE_logic_and/core/storebufv1041470_Y ;
  (* mux_wire = 32'd1 *)
  (* storebuf = 32'd1 *)
  wire \storebuf-sb___MUX_ternary/core/storebufv1041483__WIRE_logic_and/core/storebufv1041482_Y ;
  (* mux_wire = 32'd1 *)
  (* storebuf = 32'd1 *)
  wire \storebuf-sb___MUX_ternary/core/storebufv1041495__WIRE_logic_and/core/storebufv1041494_Y ;
  (* mux_wire = 32'd1 *)
  (* storebuf = 32'd1 *)
  wire \storebuf-sb___MUX_ternary/core/storebufv1041507__WIRE_logic_and/core/storebufv1041506_Y ;
  (* mux_wire = 32'd1 *)
  (* storebuf = 32'd1 *)
  wire \storebuf-sb___MUX_ternary/core/storebufv1041519__WIRE_logic_and/core/storebufv1041518_Y ;
  (* mux_wire = 32'd1 *)
  (* storebuf = 32'd1 *)
  wire \storebuf-sb___MUX_ternary/core/storebufv1041531__WIRE_logic_and/core/storebufv1041530_Y ;
  (* mux_wire = 32'd1 *)
  (* storebuf = 32'd1 *)
  wire \storebuf-sb___MUX_ternary/core/storebufv1041543__WIRE_logic_and/core/storebufv1041542_Y ;
  (* mux_wire = 32'd1 *)
  (* storebuf = 32'd1 *)
  wire \storebuf-sb___MUX_ternary/core/storebufv1041555__WIRE_logic_and/core/storebufv1041554_Y ;
  (* mux_wire = 32'd1 *)
  (* storebuf = 32'd1 *)
  wire \storebuf-sb___MUX_ternary/core/storebufv1041567__WIRE_logic_and/core/storebufv1041566_Y ;
  (* mux_wire = 32'd1 *)
  (* storebuf = 32'd1 *)
  wire \storebuf-sb___MUX_ternary/core/storebufv1041579__WIRE_logic_and/core/storebufv1041578_Y ;
  (* mux_wire = 32'd1 *)
  (* storebuf = 32'd1 *)
  wire \storebuf-sb___MUX_ternary/core/storebufv1041591__WIRE_logic_and/core/storebufv1041590_Y ;
  (* mux_wire = 32'd1 *)
  (* storebuf = 32'd1 *)
  wire \storebuf-sb___MUX_ternary/core/storebufv1041603__WIRE_logic_and/core/storebufv1041602_Y ;
  (* mux_wire = 32'd1 *)
  (* storebuf = 32'd1 *)
  wire \storebuf-sb___MUX_ternary/core/storebufv1041615__WIRE_logic_and/core/storebufv1041614_Y ;
  (* mux_wire = 32'd1 *)
  (* storebuf = 32'd1 *)
  wire \storebuf-sb___MUX_ternary/core/storebufv1041627__WIRE_logic_and/core/storebufv1041626_Y ;
  (* mux_wire = 32'd1 *)
  (* storebuf = 32'd1 *)
  wire \storebuf-sb___MUX_ternary/core/storebufv1041639__WIRE_logic_and/core/storebufv1041638_Y ;
  (* mux_wire = 32'd1 *)
  (* storebuf = 32'd1 *)
  wire \storebuf-sb___MUX_ternary/core/storebufv1341152__WIRE_notempty_next ;
  (* mux_wire = 32'd1 *)
  (* storebuf = 32'd1 *)
  wire \storebuf-sb___MUX_ternary/core/storebufv881015__WIRE_logic_and/core/storebufv881014_Y ;
  (* mux_wire = 32'd1 *)
  (* storebuf = 32'd1 *)
  wire \storebuf-sb___MUX_ternary/core/storebufv901026__WIRE_or/core/storebufv901018_Y ;
  (* mux_wire = 32'd1 *)
  (* storebuf = 32'd1 *)
  wire \storebuf-sb___MUX_ternary/core/storebufv911024__WIRE_logic_and/core/storebufv911021_Y ;
  (* \$paramod$4458cabf90d41bd2b27bf3a98d7c67dbdfbf585b\search_begin  = 32'd1 *)
  (* mux_wire = 32'd1 *)
  wire \storebuf-sb_paramod4458cabf90d41bd2b27bf3a98d7c67dbdfbf585bsearch_begin-snb0___MUX_procmux28513__WIRE_in ;
  (* \$paramod$4458cabf90d41bd2b27bf3a98d7c67dbdfbf585b\search_begin  = 32'd1 *)
  (* mux_wire = 32'd1 *)
  wire \storebuf-sb_paramod4458cabf90d41bd2b27bf3a98d7c67dbdfbf585bsearch_begin-snb1___MUX_procmux28513__WIRE_in ;
  (* \$paramod$4458cabf90d41bd2b27bf3a98d7c67dbdfbf585b\search_end  = 32'd1 *)
  (* mux_wire = 32'd1 *)
  wire \storebuf-sb_paramod4458cabf90d41bd2b27bf3a98d7c67dbdfbf585bsearch_end-findhitent___MUX_procmux28705__WIRE_in ;
  (* \$paramod$4458cabf90d41bd2b27bf3a98d7c67dbdfbf585b\search_end  = 32'd1 *)
  (* mux_wire = 32'd1 *)
  wire \storebuf-sb_paramod4458cabf90d41bd2b27bf3a98d7c67dbdfbf585bsearch_end-sne1___MUX_procmux28705__WIRE_in ;
  (* src = "./core/pipeline.v:402.25-402.34" *)
  wire [31:0] storedata;
  (* mux_wire = 32'd1 *)
  (* tag_generator = 32'd1 *)
  wire \tag_generator-taggen___MUX_ternary/core/tag_generatorv233849__WIRE_branchvalid1 ;
  (* mux_wire = 32'd1 *)
  (* tag_generator = 32'd1 *)
  wire \tag_generator-taggen___MUX_ternary/core/tag_generatorv263850__WIRE_branchvalid2 ;
  (* mux_wire = 32'd1 *)
  (* tag_generator = 32'd1 *)
  wire \tag_generator-taggen___MUX_ternary/core/tag_generatorv293852__WIRE_ne/core/tag_generatorv293851_Y ;
  (* mux_wire = 32'd1 *)
  (* tag_generator = 32'd1 *)
  wire \tag_generator-taggen___MUX_ternary/core/tag_generatorv303855__WIRE_logic_or/core/tag_generatorv303854_Y ;
  (* mux_wire = 32'd1 *)
  (* tag_generator = 32'd1 *)
  wire \tag_generator-taggen___MUX_ternary/core/tag_generatorv323860__WIRE_gt/core/tag_generatorv323859_Y ;
  (* mux_wire = 32'd1 *)
  (* tag_generator = 32'd1 *)
  wire \tag_generator-taggen___MUX_ternary/core/tag_generatorv403864__WIRE_prmiss ;
  (* mux_wire = 32'd1 *)
  (* tag_generator = 32'd1 *)
  wire \tag_generator-taggen___MUX_ternary/core/tag_generatorv413863__WIRE_enable ;
  (* src = "./core/pipeline.v:88.18-88.24" *)
  wire [4:0] tagreg;
  (* src = "./core/pipeline.v:438.21-438.30" *)
  wire [4:0] tagregfix;
  (* src = "./core/pipeline.v:55.18-55.28" *)
  wire uses_rs1_1;
  (* src = "./core/pipeline.v:105.12-105.25" *)
  reg uses_rs1_1_id;
  (* src = "./core/pipeline.v:74.12-74.22" *)
  wire uses_rs1_2;
  (* src = "./core/pipeline.v:124.12-124.25" *)
  reg uses_rs1_2_id;
  (* src = "./core/pipeline.v:56.18-56.28" *)
  wire uses_rs2_1;
  (* src = "./core/pipeline.v:106.12-106.25" *)
  reg uses_rs2_1_id;
  (* src = "./core/pipeline.v:75.12-75.22" *)
  wire uses_rs2_2;
  (* src = "./core/pipeline.v:125.12-125.25" *)
  reg uses_rs2_2_id;
  (* src = "./core/pipeline.v:54.18-54.26" *)
  wire wr_reg_1;
  (* src = "./core/pipeline.v:104.12-104.23" *)
  reg wr_reg_1_id;
  (* src = "./core/pipeline.v:73.12-73.20" *)
  wire wr_reg_2;
  (* src = "./core/pipeline.v:123.12-123.23" *)
  reg wr_reg_2_id;
  (* src = "./core/pipeline.v:386.25-386.37" *)
  wire [5:0] wrrftag_ldst;
  assign { _001_[31:2], allocent2_ldst } = allocent1_ldst + (* src = "./core/pipeline.v:1293.28-1293.46" *) 32'd1;
  assign { _002_[31:2], allocent2_branch } = allocent1_branch + (* src = "./core/pipeline.v:1383.30-1383.50" *) 32'd1;
  assign _000_ = pc_id + (* src = "./core/pipeline.v:1894.13-1894.22" *) 32'd4;
  assign _003_ = pc_if + (* src = "./core/pipeline.v:731.53-731.62" *) 32'd4;
  assign { _004_[31:6], rrftagfix } = buf_rrftag_branch + (* src = "./core/pipeline.v:883.23-883.44" *) 32'd1;
  assign issue_alu1 = _051_ & (* src = "./core/pipeline.v:1078.29-1078.54" *) issuevalid_alu1;
  assign issue_alu2 = _051_ & (* src = "./core/pipeline.v:1079.29-1079.54" *) issuevalid_alu2;
  assign _007_ = _006_ & (* src = "./core/pipeline.v:1148.14-1148.58" *) rsalu1_we1;
  assign _009_ = _008_ & (* src = "./core/pipeline.v:1149.14-1149.58" *) rsalu1_we2;
  assign _006_ = _005_ & (* src = "./core/pipeline.v:1227.14-1227.45" *) req1_alu;
  assign _010_ = _006_ & (* src = "./core/pipeline.v:1227.14-1227.58" *) allocent1_alu[0];
  assign _008_ = _005_ & (* src = "./core/pipeline.v:1228.14-1228.45" *) req2_alu;
  assign _011_ = _008_ & (* src = "./core/pipeline.v:1228.14-1228.58" *) rsalu2_we2;
  assign issue_ldst = _051_ & (* src = "./core/pipeline.v:1294.24-1294.49" *) issuevalid_ldst;
  assign _012_ = _005_ & (* src = "./core/pipeline.v:1327.15-1327.47" *) req1_ldst;
  assign _013_ = _005_ & (* src = "./core/pipeline.v:1328.15-1328.47" *) req2_ldst;
  assign issue_branch = _051_ & (* src = "./core/pipeline.v:1384.26-1384.53" *) issuevalid_branch;
  assign _014_ = _005_ & (* src = "./core/pipeline.v:1416.12-1416.46" *) req1_branch;
  assign _015_ = _005_ & (* src = "./core/pipeline.v:1417.12-1417.46" *) req2_branch;
  assign issue_mul = _051_ & (* src = "./core/pipeline.v:1486.23-1486.47" *) issuevalid_mul;
  assign _016_ = _005_ & (* src = "./core/pipeline.v:1516.13-1516.44" *) req1_mul;
  assign _017_ = _005_ & (* src = "./core/pipeline.v:1517.13-1517.44" *) req2_mul;
  assign _018_ = isbranch1 & (* src = "./core/pipeline.v:1875.20-1875.41" *) _060_;
  assign _019_ = _018_ & (* src = "./core/pipeline.v:1875.20-1875.53" *) _052_;
  assign _020_ = branchvalid2 & (* src = "./core/pipeline.v:1877.20-1877.44" *) _060_;
  assign _021_ = _020_ & (* src = "./core/pipeline.v:1877.20-1877.56" *) _052_;
  assign _022_ = _005_ & (* src = "./core/pipeline.v:1884.10-1884.41" *) _061_;
  assign _005_ = _052_ & (* src = "./core/pipeline.v:1892.10-1892.30" *) _051_;
  assign _023_ = _005_ & (* src = "./core/pipeline.v:1892.10-1892.41" *) _062_;
  assign _024_ = stall_ID & (* src = "./core/pipeline.v:546.22-546.42" *) _052_;
  assign branchvalid2 = isbranch2 & (* src = "./core/pipeline.v:553.26-553.51" *) _066_;
  assign _025_ = _060_ & (* src = "./core/pipeline.v:562.12-562.33" *) _052_;
  assign _026_ = isbranch2 & (* src = "./core/pipeline.v:723.17-723.38" *) prcond_if;
  assign _027_ = _026_ & (* src = "./core/pipeline.v:723.17-723.51" *) _067_;
  assign branchvalid1 = prcond_if & (* src = "./core/pipeline.v:731.18-731.39" *) isbranch1;
  assign _028_ = _061_ & (* src = "./core/pipeline.v:861.16-861.36" *) _052_;
  assign _029_ = _028_ & (* src = "./core/pipeline.v:861.16-861.50" *) wr_reg_1_id;
  assign _030_ = _062_ & (* src = "./core/pipeline.v:862.16-862.36" *) _052_;
  assign _031_ = _030_ & (* src = "./core/pipeline.v:862.16-862.50" *) wr_reg_2_id;
  assign _032_ = mpft_valid & (* src = "./core/pipeline.v:876.16-877.46" *) _112_;
  assign _033_ = _032_ & (* src = "./core/pipeline.v:876.16-878.46" *) _113_;
  assign _034_ = mpft_valid & (* src = "./core/pipeline.v:879.16-880.46" *) _113_;
  (* src = "./core/pipeline.v:1811.4-1837.7" *)
  always_ff @(posedge clk)
    if (reset) buf_imm_branch <= 32'd0;
    else if (issue_branch) buf_imm_branch <= imm_branch;
  (* src = "./core/pipeline.v:1811.4-1837.7" *)
  always_ff @(posedge clk)
    if (reset) buf_rrftag_branch <= 6'h00;
    else if (issue_branch) buf_rrftag_branch <= rrftag_branch;
  (* src = "./core/pipeline.v:1811.4-1837.7" *)
  always_ff @(posedge clk)
    if (reset) buf_dstval_branch <= 1'h0;
    else if (issue_branch) buf_dstval_branch <= dstval_branch;
  (* src = "./core/pipeline.v:1811.4-1837.7" *)
  always_ff @(posedge clk)
    if (reset) buf_alu_op_branch <= 4'h0;
    else if (issue_branch) buf_alu_op_branch <= alu_op_branch;
  (* src = "./core/pipeline.v:1811.4-1837.7" *)
  always_ff @(posedge clk)
    if (reset) buf_spectag_branch <= 5'h00;
    else if (issue_branch) buf_spectag_branch <= spectag_branch;
  (* src = "./core/pipeline.v:1811.4-1837.7" *)
  always_ff @(posedge clk)
    if (reset) buf_specbit_branch <= 1'h0;
    else if (issue_branch) buf_specbit_branch <= specbit_branch;
  (* src = "./core/pipeline.v:1811.4-1837.7" *)
  always_ff @(posedge clk)
    if (reset) buf_praddr_branch <= 32'd0;
    else if (issue_branch) buf_praddr_branch <= praddr_branch;
  (* src = "./core/pipeline.v:1811.4-1837.7" *)
  always_ff @(posedge clk)
    if (reset) buf_opcode_branch <= 7'h00;
    else if (issue_branch) buf_opcode_branch <= opcode_branch;
  (* src = "./core/pipeline.v:1764.4-1788.7" *)
  always_ff @(posedge clk)
    if (reset) buf_ex_src1_mul <= 32'd0;
    else if (issue_mul) buf_ex_src1_mul <= ex_src1_mul;
  (* src = "./core/pipeline.v:1764.4-1788.7" *)
  always_ff @(posedge clk)
    if (reset) buf_ex_src2_mul <= 32'd0;
    else if (issue_mul) buf_ex_src2_mul <= ex_src2_mul;
  (* src = "./core/pipeline.v:1764.4-1788.7" *)
  always_ff @(posedge clk)
    if (reset) buf_rrftag_mul <= 6'h00;
    else if (issue_mul) buf_rrftag_mul <= rrftag_mul;
  (* src = "./core/pipeline.v:1764.4-1788.7" *)
  always_ff @(posedge clk)
    if (reset) buf_dstval_mul <= 1'h0;
    else if (issue_mul) buf_dstval_mul <= dstval_mul;
  (* src = "./core/pipeline.v:1764.4-1788.7" *)
  always_ff @(posedge clk)
    if (reset) buf_spectag_mul <= 5'h00;
    else if (issue_mul) buf_spectag_mul <= spectag_mul;
  (* src = "./core/pipeline.v:1764.4-1788.7" *)
  always_ff @(posedge clk)
    if (reset) buf_specbit_mul <= 1'h0;
    else if (issue_mul) buf_specbit_mul <= specbit_mul;
  (* src = "./core/pipeline.v:1764.4-1788.7" *)
  always_ff @(posedge clk)
    if (reset) buf_src1_signed_mul <= 1'h0;
    else if (issue_mul) buf_src1_signed_mul <= src1_signed_mul;
  (* src = "./core/pipeline.v:1764.4-1788.7" *)
  always_ff @(posedge clk)
    if (reset) buf_src2_signed_mul <= 1'h0;
    else if (issue_mul) buf_src2_signed_mul <= src2_signed_mul;
  (* src = "./core/pipeline.v:1764.4-1788.7" *)
  always_ff @(posedge clk)
    if (reset) buf_sel_lohi_mul <= 1'h0;
    else if (issue_mul) buf_sel_lohi_mul <= sel_lohi_mul;
  (* src = "./core/pipeline.v:1676.4-1696.7" *)
  always_ff @(posedge clk)
    if (reset) buf_ex_src1_ldst <= 32'd0;
    else if (issue_ldst) buf_ex_src1_ldst <= ex_src1_ldst;
  (* src = "./core/pipeline.v:1676.4-1696.7" *)
  always_ff @(posedge clk)
    if (reset) buf_ex_src2_ldst <= 32'd0;
    else if (issue_ldst) buf_ex_src2_ldst <= ex_src2_ldst;
  (* src = "./core/pipeline.v:1676.4-1696.7" *)
  always_ff @(posedge clk)
    if (reset) buf_pc_ldst <= 32'd0;
    else if (issue_ldst) buf_pc_ldst <= pc_ldst;
  (* src = "./core/pipeline.v:1676.4-1696.7" *)
  always_ff @(posedge clk)
    if (reset) buf_imm_ldst <= 32'd0;
    else if (issue_ldst) buf_imm_ldst <= imm_ldst;
  (* src = "./core/pipeline.v:1676.4-1696.7" *)
  always_ff @(posedge clk)
    if (reset) buf_rrftag_ldst <= 6'h00;
    else if (issue_ldst) buf_rrftag_ldst <= rrftag_ldst;
  (* src = "./core/pipeline.v:1676.4-1696.7" *)
  always_ff @(posedge clk)
    if (reset) buf_dstval_ldst <= 1'h0;
    else if (issue_ldst) buf_dstval_ldst <= dstval_ldst;
  (* src = "./core/pipeline.v:1676.4-1696.7" *)
  always_ff @(posedge clk)
    if (reset) buf_spectag_ldst <= 5'h00;
    else if (issue_ldst) buf_spectag_ldst <= spectag_ldst;
  (* src = "./core/pipeline.v:1676.4-1696.7" *)
  always_ff @(posedge clk)
    if (reset) buf_specbit_ldst <= 1'h0;
    else if (issue_ldst) buf_specbit_ldst <= specbit_ldst;
  (* src = "./core/pipeline.v:1626.4-1652.7" *)
  always_ff @(posedge clk)
    if (reset) buf_ex_src1_alu2 <= 32'd0;
    else if (issue_alu2) buf_ex_src1_alu2 <= ex_src1_alu2;
  (* src = "./core/pipeline.v:1626.4-1652.7" *)
  always_ff @(posedge clk)
    if (reset) buf_ex_src2_alu2 <= 32'd0;
    else if (issue_alu2) buf_ex_src2_alu2 <= ex_src2_alu2;
  (* src = "./core/pipeline.v:1626.4-1652.7" *)
  always_ff @(posedge clk)
    if (reset) buf_pc_alu2 <= 32'd0;
    else if (issue_alu2) buf_pc_alu2 <= pc_alu2;
  (* src = "./core/pipeline.v:1626.4-1652.7" *)
  always_ff @(posedge clk)
    if (reset) buf_imm_alu2 <= 32'd0;
    else if (issue_alu2) buf_imm_alu2 <= imm_alu2;
  (* src = "./core/pipeline.v:1626.4-1652.7" *)
  always_ff @(posedge clk)
    if (reset) buf_rrftag_alu2 <= 6'h00;
    else if (issue_alu2) buf_rrftag_alu2 <= rrftag_alu2;
  (* src = "./core/pipeline.v:1626.4-1652.7" *)
  always_ff @(posedge clk)
    if (reset) buf_dstval_alu2 <= 1'h0;
    else if (issue_alu2) buf_dstval_alu2 <= dstval_alu2;
  (* src = "./core/pipeline.v:1626.4-1652.7" *)
  always_ff @(posedge clk)
    if (reset) buf_src_a_alu2 <= 2'h0;
    else if (issue_alu2) buf_src_a_alu2 <= src_a_alu2;
  (* src = "./core/pipeline.v:1626.4-1652.7" *)
  always_ff @(posedge clk)
    if (reset) buf_src_b_alu2 <= 2'h0;
    else if (issue_alu2) buf_src_b_alu2 <= src_b_alu2;
  (* src = "./core/pipeline.v:1626.4-1652.7" *)
  always_ff @(posedge clk)
    if (reset) buf_alu_op_alu2 <= 4'h0;
    else if (issue_alu2) buf_alu_op_alu2 <= alu_op_alu2;
  (* src = "./core/pipeline.v:1626.4-1652.7" *)
  always_ff @(posedge clk)
    if (reset) buf_spectag_alu2 <= 5'h00;
    else if (issue_alu2) buf_spectag_alu2 <= spectag_alu2;
  (* src = "./core/pipeline.v:1626.4-1652.7" *)
  always_ff @(posedge clk)
    if (reset) buf_specbit_alu2 <= 1'h0;
    else if (issue_alu2) buf_specbit_alu2 <= specbit_alu2;
  (* src = "./core/pipeline.v:1576.4-1602.7" *)
  always_ff @(posedge clk)
    if (reset) buf_ex_src1_alu1 <= 32'd0;
    else if (issue_alu1) buf_ex_src1_alu1 <= ex_src1_alu1;
  (* src = "./core/pipeline.v:1576.4-1602.7" *)
  always_ff @(posedge clk)
    if (reset) buf_ex_src2_alu1 <= 32'd0;
    else if (issue_alu1) buf_ex_src2_alu1 <= ex_src2_alu1;
  (* src = "./core/pipeline.v:1576.4-1602.7" *)
  always_ff @(posedge clk)
    if (reset) buf_pc_alu1 <= 32'd0;
    else if (issue_alu1) buf_pc_alu1 <= pc_alu1;
  (* src = "./core/pipeline.v:1576.4-1602.7" *)
  always_ff @(posedge clk)
    if (reset) buf_imm_alu1 <= 32'd0;
    else if (issue_alu1) buf_imm_alu1 <= imm_alu1;
  (* src = "./core/pipeline.v:1576.4-1602.7" *)
  always_ff @(posedge clk)
    if (reset) buf_rrftag_alu1 <= 6'h00;
    else if (issue_alu1) buf_rrftag_alu1 <= rrftag_alu1;
  (* src = "./core/pipeline.v:1576.4-1602.7" *)
  always_ff @(posedge clk)
    if (reset) buf_dstval_alu1 <= 1'h0;
    else if (issue_alu1) buf_dstval_alu1 <= dstval_alu1;
  (* src = "./core/pipeline.v:1576.4-1602.7" *)
  always_ff @(posedge clk)
    if (reset) buf_src_a_alu1 <= 2'h0;
    else if (issue_alu1) buf_src_a_alu1 <= src_a_alu1;
  (* src = "./core/pipeline.v:1576.4-1602.7" *)
  always_ff @(posedge clk)
    if (reset) buf_src_b_alu1 <= 2'h0;
    else if (issue_alu1) buf_src_b_alu1 <= src_b_alu1;
  (* src = "./core/pipeline.v:1576.4-1602.7" *)
  always_ff @(posedge clk)
    if (reset) buf_alu_op_alu1 <= 4'h0;
    else if (issue_alu1) buf_alu_op_alu1 <= alu_op_alu1;
  (* src = "./core/pipeline.v:1576.4-1602.7" *)
  always_ff @(posedge clk)
    if (reset) buf_spectag_alu1 <= 5'h00;
    else if (issue_alu1) buf_spectag_alu1 <= spectag_alu1;
  (* src = "./core/pipeline.v:1576.4-1602.7" *)
  always_ff @(posedge clk)
    if (reset) buf_specbit_alu1 <= 1'h0;
    else if (issue_alu1) buf_specbit_alu1 <= specbit_alu1;
  (* src = "./core/pipeline.v:743.4-756.7" *)
  always_ff @(posedge clk)
    if (_084_) spec1_id <= 1'h0;
    else if (_039_) spec1_id <= _092_;
  (* src = "./core/pipeline.v:743.4-756.7" *)
  always_ff @(posedge clk)
    if (_084_) spec2_id <= 1'h0;
    else if (_040_) spec2_id <= _090_;
  (* src = "./core/pipeline.v:616.4-740.7" *)
  always_ff @(posedge clk)
    if (_084_) imm_type_1_id <= 2'h0;
    else if (!stall_DP) imm_type_1_id <= imm_type_1;
  (* src = "./core/pipeline.v:616.4-740.7" *)
  always_ff @(posedge clk)
    if (_084_) rs1_1_id <= 5'h00;
    else if (!stall_DP) rs1_1_id <= rs1_1;
  (* src = "./core/pipeline.v:616.4-740.7" *)
  always_ff @(posedge clk)
    if (_084_) rs2_1_id <= 5'h00;
    else if (!stall_DP) rs2_1_id <= rs2_1;
  (* src = "./core/pipeline.v:616.4-740.7" *)
  always_ff @(posedge clk)
    if (_084_) rd_1_id <= 5'h00;
    else if (!stall_DP) rd_1_id <= rd_1;
  (* src = "./core/pipeline.v:616.4-740.7" *)
  always_ff @(posedge clk)
    if (_084_) src_a_sel_1_id <= 2'h0;
    else if (!stall_DP) src_a_sel_1_id <= src_a_sel_1;
  (* src = "./core/pipeline.v:616.4-740.7" *)
  always_ff @(posedge clk)
    if (_084_) src_b_sel_1_id <= 2'h0;
    else if (!stall_DP) src_b_sel_1_id <= src_b_sel_1;
  (* src = "./core/pipeline.v:616.4-740.7" *)
  always_ff @(posedge clk)
    if (_084_) wr_reg_1_id <= 1'h0;
    else if (!stall_DP) wr_reg_1_id <= wr_reg_1;
  (* src = "./core/pipeline.v:616.4-740.7" *)
  always_ff @(posedge clk)
    if (_084_) uses_rs1_1_id <= 1'h0;
    else if (!stall_DP) uses_rs1_1_id <= uses_rs1_1;
  (* src = "./core/pipeline.v:616.4-740.7" *)
  always_ff @(posedge clk)
    if (_084_) uses_rs2_1_id <= 1'h0;
    else if (!stall_DP) uses_rs2_1_id <= uses_rs2_1;
  (* src = "./core/pipeline.v:616.4-740.7" *)
  always_ff @(posedge clk)
    if (_084_) alu_op_1_id <= 4'h0;
    else if (!stall_DP) alu_op_1_id <= alu_op_1;
  (* src = "./core/pipeline.v:616.4-740.7" *)
  always_ff @(posedge clk)
    if (_084_) rs_ent_1_id <= 3'h0;
    else if (!stall_DP) rs_ent_1_id <= _101_[2:0];
  (* src = "./core/pipeline.v:616.4-740.7" *)
  always_ff @(posedge clk)
    if (_084_) md_req_in_1_signed_1_id <= 1'h0;
    else if (!stall_DP) md_req_in_1_signed_1_id <= md_req_in_1_signed_1;
  (* src = "./core/pipeline.v:616.4-740.7" *)
  always_ff @(posedge clk)
    if (_084_) md_req_in_2_signed_1_id <= 1'h0;
    else if (!stall_DP) md_req_in_2_signed_1_id <= md_req_in_2_signed_1;
  (* src = "./core/pipeline.v:616.4-740.7" *)
  always_ff @(posedge clk)
    if (_084_) md_req_out_sel_1_id <= 2'h0;
    else if (!stall_DP) md_req_out_sel_1_id <= md_req_out_sel_1;
  (* src = "./core/pipeline.v:616.4-740.7" *)
  always_ff @(posedge clk)
    if (_084_) imm_type_2_id <= 2'h0;
    else if (!stall_DP) imm_type_2_id <= imm_type_2;
  (* src = "./core/pipeline.v:616.4-740.7" *)
  always_ff @(posedge clk)
    if (_084_) rs1_2_id <= 5'h00;
    else if (!stall_DP) rs1_2_id <= rs1_2;
  (* src = "./core/pipeline.v:616.4-740.7" *)
  always_ff @(posedge clk)
    if (_084_) rs2_2_id <= 5'h00;
    else if (!stall_DP) rs2_2_id <= rs2_2;
  (* src = "./core/pipeline.v:616.4-740.7" *)
  always_ff @(posedge clk)
    if (_084_) rd_2_id <= 5'h00;
    else if (!stall_DP) rd_2_id <= rd_2;
  (* src = "./core/pipeline.v:616.4-740.7" *)
  always_ff @(posedge clk)
    if (_084_) src_a_sel_2_id <= 2'h0;
    else if (!stall_DP) src_a_sel_2_id <= src_a_sel_2;
  (* src = "./core/pipeline.v:616.4-740.7" *)
  always_ff @(posedge clk)
    if (_084_) src_b_sel_2_id <= 2'h0;
    else if (!stall_DP) src_b_sel_2_id <= src_b_sel_2;
  (* src = "./core/pipeline.v:616.4-740.7" *)
  always_ff @(posedge clk)
    if (_084_) wr_reg_2_id <= 1'h0;
    else if (!stall_DP) wr_reg_2_id <= wr_reg_2;
  (* src = "./core/pipeline.v:616.4-740.7" *)
  always_ff @(posedge clk)
    if (_084_) uses_rs1_2_id <= 1'h0;
    else if (!stall_DP) uses_rs1_2_id <= uses_rs1_2;
  (* src = "./core/pipeline.v:616.4-740.7" *)
  always_ff @(posedge clk)
    if (_084_) uses_rs2_2_id <= 1'h0;
    else if (!stall_DP) uses_rs2_2_id <= uses_rs2_2;
  (* src = "./core/pipeline.v:616.4-740.7" *)
  always_ff @(posedge clk)
    if (_084_) alu_op_2_id <= 4'h0;
    else if (!stall_DP) alu_op_2_id <= alu_op_2;
  (* src = "./core/pipeline.v:616.4-740.7" *)
  always_ff @(posedge clk)
    if (_084_) rs_ent_2_id <= 3'h0;
    else if (!stall_DP) rs_ent_2_id <= _102_[2:0];
  (* src = "./core/pipeline.v:616.4-740.7" *)
  always_ff @(posedge clk)
    if (_084_) md_req_in_1_signed_2_id <= 1'h0;
    else if (!stall_DP) md_req_in_1_signed_2_id <= md_req_in_1_signed_2;
  (* src = "./core/pipeline.v:616.4-740.7" *)
  always_ff @(posedge clk)
    if (_084_) md_req_in_2_signed_2_id <= 1'h0;
    else if (!stall_DP) md_req_in_2_signed_2_id <= md_req_in_2_signed_2;
  (* src = "./core/pipeline.v:616.4-740.7" *)
  always_ff @(posedge clk)
    if (_084_) md_req_out_sel_2_id <= 2'h0;
    else if (!stall_DP) md_req_out_sel_2_id <= md_req_out_sel_2;
  (* src = "./core/pipeline.v:616.4-740.7" *)
  always_ff @(posedge clk)
    if (_084_) rs1_2_eq_dst1_id <= 1'h0;
    else if (!stall_DP) rs1_2_eq_dst1_id <= _103_;
  (* src = "./core/pipeline.v:616.4-740.7" *)
  always_ff @(posedge clk)
    if (_084_) rs2_2_eq_dst1_id <= 1'h0;
    else if (!stall_DP) rs2_2_eq_dst1_id <= _104_;
  (* src = "./core/pipeline.v:616.4-740.7" *)
  always_ff @(posedge clk)
    if (_084_) sptag1_id <= 5'h00;
    else if (!stall_DP) sptag1_id <= sptag1;
  (* src = "./core/pipeline.v:616.4-740.7" *)
  always_ff @(posedge clk)
    if (_084_) sptag2_id <= 5'h00;
    else if (!stall_DP) sptag2_id <= sptag2;
  (* src = "./core/pipeline.v:616.4-740.7" *)
  always_ff @(posedge clk)
    if (_084_) inst1_id <= 32'd0;
    else if (!stall_DP) inst1_id <= inst1_if;
  (* src = "./core/pipeline.v:616.4-740.7" *)
  always_ff @(posedge clk)
    if (_084_) inst2_id <= 32'd0;
    else if (!stall_DP) inst2_id <= inst2_if;
  (* src = "./core/pipeline.v:616.4-740.7" *)
  always_ff @(posedge clk)
    if (_084_) prcond1_id <= 1'h0;
    else if (!stall_DP) prcond1_id <= branchvalid1;
  (* src = "./core/pipeline.v:616.4-740.7" *)
  always_ff @(posedge clk)
    if (_084_) prcond2_id <= 1'h0;
    else if (!stall_DP) prcond2_id <= _027_;
  (* src = "./core/pipeline.v:616.4-740.7" *)
  always_ff @(posedge clk)
    if (_084_) inv1_id <= 1'h1;
    else if (!stall_DP) inv1_id <= inv1_if;
  (* src = "./core/pipeline.v:616.4-740.7" *)
  always_ff @(posedge clk)
    if (_084_) inv2_id <= 1'h1;
    else if (!stall_DP) inv2_id <= \__MUX_ternary/core/pipelinev70538__WIRE_or/core/pipelinev70536_Y ;
  (* src = "./core/pipeline.v:616.4-740.7" *)
  always_ff @(posedge clk)
    if (_084_) praddr1_id <= 32'd0;
    else if (!stall_DP) praddr1_id <= _105_;
  (* src = "./core/pipeline.v:616.4-740.7" *)
  always_ff @(posedge clk)
    if (_084_) praddr2_id <= 32'd0;
    else if (!stall_DP) praddr2_id <= npc_if;
  (* src = "./core/pipeline.v:616.4-740.7" *)
  always_ff @(posedge clk)
    if (_084_) pc_id <= 32'd0;
    else if (!stall_DP) pc_id <= pc_if;
  (* src = "./core/pipeline.v:616.4-740.7" *)
  always_ff @(posedge clk)
    if (_084_) isbranch1_id <= 1'h0;
    else if (!stall_DP) isbranch1_id <= isbranch1;
  (* src = "./core/pipeline.v:616.4-740.7" *)
  always_ff @(posedge clk)
    if (_084_) isbranch2_id <= 1'h0;
    else if (!stall_DP) isbranch2_id <= isbranch2;
  (* src = "./core/pipeline.v:517.4-540.7" *)
  always_ff @(posedge clk)
    if (_083_) prcond_if <= 1'h0;
    else if (!stall_IF) prcond_if <= prcond;
  (* src = "./core/pipeline.v:517.4-540.7" *)
  always_ff @(posedge clk)
    if (_083_) npc_if <= 32'd0;
    else if (!stall_IF) npc_if <= npc;
  (* src = "./core/pipeline.v:1811.4-1837.7" *)
  always_ff @(posedge clk)
    if (reset) buf_ex_src1_branch <= 32'd0;
    else if (issue_branch) buf_ex_src1_branch <= ex_src1_branch;
  (* src = "./core/pipeline.v:517.4-540.7" *)
  always_ff @(posedge clk)
    if (_083_) pc_if <= 32'd0;
    else if (!stall_IF) pc_if <= pc;
  (* src = "./core/pipeline.v:517.4-540.7" *)
  always_ff @(posedge clk)
    if (_083_) inst1_if <= 32'd0;
    else if (!stall_IF) inst1_if <= inst1;
  (* src = "./core/pipeline.v:1811.4-1837.7" *)
  always_ff @(posedge clk)
    if (reset) buf_ex_src2_branch <= 32'd0;
    else if (issue_branch) buf_ex_src2_branch <= ex_src2_branch;
  (* src = "./core/pipeline.v:517.4-540.7" *)
  always_ff @(posedge clk)
    if (_083_) inst2_if <= 32'd0;
    else if (!stall_IF) inst2_if <= inst2;
  (* src = "./core/pipeline.v:517.4-540.7" *)
  always_ff @(posedge clk)
    if (_083_) inv1_if <= 1'h1;
    else if (!stall_IF) inv1_if <= 1'h0;
  (* src = "./core/pipeline.v:517.4-540.7" *)
  always_ff @(posedge clk)
    if (_083_) inv2_if <= 1'h1;
    else if (!stall_IF) inv2_if <= invalid2_pipe;
  (* src = "./core/pipeline.v:517.4-540.7" *)
  always_ff @(posedge clk)
    if (_083_) bhr_if <= 1'h0;
    else if (!stall_IF) bhr_if <= bhr[0];
  (* src = "./core/pipeline.v:481.4-491.7" *)
  always_ff @(posedge clk)
    if (reset) pc <= 32'd0;
    else if (_038_) pc <= _094_;
  (* src = "./core/pipeline.v:1811.4-1837.7" *)
  always_ff @(posedge clk)
    if (reset) buf_pc_branch <= 32'd0;
    else if (issue_branch) buf_pc_branch <= pc_branch;
  reg \bhr_id_reg[0] ;
  (* src = "./core/pipeline.v:616.4-740.7" *)
  always_ff @(posedge clk)
    if (_084_) \bhr_id_reg[0]  <= 1'h0;
    else if (!stall_DP) \bhr_id_reg[0]  <= bhr_if;
  assign bhr_id[0] = \bhr_id_reg[0] ;
  assign _035_ = { stall_ID, prsuccess } != 2'h2;
  assign _036_ = { \__MUX_ternary/core/pipelinev74858__WIRE_logic_and/core/pipelinev74857_Y , prsuccess } != 2'h1;
  assign _037_ = { \__MUX_ternary/core/pipelinev75061__WIRE_logic_and/core/pipelinev75060_Y , prsuccess } != 2'h1;
  assign _038_ = { stall_IF, kill_DP } != 2'h2;
  assign _039_ = & { _035_, _036_ };
  assign _040_ = & { _035_, _037_ };
  assign \__MUX_ternary/core/pipelinev1887323__WIRE_eq/core/pipelinev1887322_Y  = inst1_id[6:0] == (* src = "./core/pipeline.v:1887.19-1887.46" *) 7'h23;
  assign \__MUX_ternary/core/pipelinev1895331__WIRE_eq/core/pipelinev1895330_Y  = inst2_id[6:0] == (* src = "./core/pipeline.v:1895.19-1895.46" *) 7'h23;
  assign _041_ = rs_ent_1 == (* src = "./core/pipeline.v:548.37-548.50" *) 3'h2;
  assign _042_ = rs_ent_2 == (* src = "./core/pipeline.v:550.37-550.50" *) 3'h2;
  assign _043_ = rs1_2 == (* src = "./core/pipeline.v:713.24-713.37" *) rd_1;
  assign _044_ = rs2_2 == (* src = "./core/pipeline.v:714.26-714.39" *) rd_1;
  assign _045_ = buf_spectag_branch == (* src = "./core/pipeline.v:748.29-748.60" *) sptag1_id;
  assign _046_ = buf_spectag_branch == (* src = "./core/pipeline.v:750.29-750.60" *) sptag2_id;
  assign \__MUX_ternary/core/pipelinev77374__WIRE_eq/core/pipelinev77373_Y  = ! (* src = "./core/pipeline.v:773.17-773.30" *) rs1_1_id;
  assign \__MUX_ternary/core/pipelinev78676__WIRE_eq/core/pipelinev78675_Y  = ! (* src = "./core/pipeline.v:786.17-786.30" *) rs2_1_id;
  assign \__MUX_ternary/core/pipelinev79978__WIRE_eq/core/pipelinev79977_Y  = ! (* src = "./core/pipeline.v:799.17-799.30" *) rs1_2_id;
  assign \__MUX_ternary/core/pipelinev81280__WIRE_eq/core/pipelinev81279_Y  = ! (* src = "./core/pipeline.v:812.17-812.30" *) rs2_2_id;
  assign \__MUX_ternary/core/pipelinev54819__WIRE_logic_and/core/pipelinev54818_Y  = _064_ && (* src = "./core/pipeline.v:548.24-548.51" *) _041_;
  assign \__MUX_ternary/core/pipelinev55023__WIRE_logic_and/core/pipelinev55022_Y  = _065_ && (* src = "./core/pipeline.v:550.24-550.51" *) _042_;
  assign \__MUX_ternary/core/pipelinev71341__WIRE_logic_and/core/pipelinev71340_Y  = _043_ && (* src = "./core/pipeline.v:713.24-713.49" *) wr_reg_1;
  assign \__MUX_ternary/core/pipelinev71444__WIRE_logic_and/core/pipelinev71443_Y  = _044_ && (* src = "./core/pipeline.v:714.26-714.51" *) wr_reg_1;
  assign \__MUX_ternary/core/pipelinev74858__WIRE_logic_and/core/pipelinev74857_Y  = spec1_id && (* src = "./core/pipeline.v:748.16-748.61" *) _045_;
  assign \__MUX_ternary/core/pipelinev75061__WIRE_logic_and/core/pipelinev75060_Y  = spec2_id && (* src = "./core/pipeline.v:750.16-750.61" *) _046_;
  assign _050_ = ~ (* src = "./core/pipeline.v:1057.5-1057.22" *) allocent2_alu[0];
  assign rsalu1_we1 = ~ (* src = "./core/pipeline.v:1057.25-1057.42" *) allocent1_alu[0];
  assign issuevalid_alu1 = ~ (* src = "./core/pipeline.v:1112.29-1112.46" *) entval_alu1[7];
  assign issuevalid_alu2 = ~ (* src = "./core/pipeline.v:1113.29-1113.46" *) entval_alu2[7];
  assign _059_ = ~ (* src = "./core/pipeline.v:1499.14-1499.24" *) ready_mul;
  assign _053_ = ~ (* src = "./core/pipeline.v:1524.19-1524.33" *) uses_rs1_1_id;
  assign _054_ = ~ (* src = "./core/pipeline.v:1525.19-1525.33" *) uses_rs2_1_id;
  assign _055_ = ~ (* src = "./core/pipeline.v:1536.19-1536.33" *) uses_rs1_2_id;
  assign _056_ = ~ (* src = "./core/pipeline.v:1537.19-1537.33" *) uses_rs2_2_id;
  assign _057_ = ~ (* src = "./core/pipeline.v:1559.44-1559.55" *) robwe_alu1;
  assign _058_ = ~ (* src = "./core/pipeline.v:1562.44-1562.55" *) robwe_alu2;
  assign _047_ = ~ (* src = "./core/pipeline.v:1565.44-1565.55" *) robwe_ldst;
  assign _048_ = ~ (* src = "./core/pipeline.v:1568.20-1568.33" *) robwe_branch;
  assign _049_ = ~ (* src = "./core/pipeline.v:1571.43-1571.53" *) robwe_mul;
  assign _060_ = ~ (* src = "./core/pipeline.v:1877.35-1877.44" *) stall_ID;
  assign _061_ = ~ (* src = "./core/pipeline.v:1884.33-1884.41" *) inv1_id;
  assign _052_ = ~ (* src = "./core/pipeline.v:1892.10-1892.19" *) stall_DP;
  assign _051_ = ~ (* src = "./core/pipeline.v:1892.22-1892.30" *) kill_DP;
  assign _062_ = ~ (* src = "./core/pipeline.v:1892.33-1892.41" *) inv2_id;
  assign _063_ = ~ (* src = "./core/pipeline.v:545.22-545.33" *) attachable;
  assign _064_ = ~ (* src = "./core/pipeline.v:548.24-548.32" *) inv1_if;
  assign _065_ = ~ (* src = "./core/pipeline.v:550.24-550.32" *) inv2_if;
  assign _066_ = ~ (* src = "./core/pipeline.v:553.38-553.51" *) branchvalid1;
  assign _067_ = ~ (* src = "./core/pipeline.v:723.41-723.51" *) isbranch1;
  assign _068_ = ~ (* src = "./core/pipeline.v:759.22-759.38" *) allocatable_alu;
  assign _069_ = ~ (* src = "./core/pipeline.v:759.41-759.58" *) allocatable_ldst;
  assign _070_ = ~ (* src = "./core/pipeline.v:760.8-760.24" *) allocatable_mul;
  assign _071_ = ~ (* src = "./core/pipeline.v:760.27-760.46" *) allocatable_branch;
  assign _072_ = ~ (* src = "./core/pipeline.v:760.49-760.59" *) alloc_rrf;
  assign _073_ = ~ (* src = "./core/pipeline.v:877.25-877.35" *) sptag1_id;
  assign _074_ = ~ (* src = "./core/pipeline.v:880.25-880.35" *) sptag2_id;
  assign _077_ = _053_ | (* src = "./core/pipeline.v:1524.19-1524.47" *) resolved1_1;
  assign _078_ = _054_ | (* src = "./core/pipeline.v:1525.19-1525.47" *) resolved2_1;
  assign _079_ = _055_ | (* src = "./core/pipeline.v:1536.19-1536.47" *) resolved1_2;
  assign _080_ = _056_ | (* src = "./core/pipeline.v:1537.19-1537.47" *) resolved2_2;
  assign _081_ = kill_speculative_alu1 | (* src = "./core/pipeline.v:1559.20-1559.55" *) _057_;
  assign _082_ = kill_speculative_alu2 | (* src = "./core/pipeline.v:1562.20-1562.55" *) _058_;
  assign _075_ = kill_speculative_ldst | (* src = "./core/pipeline.v:1565.20-1565.55" *) _047_;
  assign _076_ = kill_speculative_mul | (* src = "./core/pipeline.v:1571.20-1571.53" *) _049_;
  assign stall_IF = stall_ID | (* src = "./core/pipeline.v:478.22-478.41" *) stall_DP;
  assign _083_ = reset | (* src = "./core/pipeline.v:518.11-518.26" *) kill_DP;
  assign stall_ID = _063_ | (* src = "./core/pipeline.v:545.22-545.45" *) prsuccess;
  assign kill_ID = _024_ | (* src = "./core/pipeline.v:546.21-546.52" *) kill_DP;
  assign \__MUX_ternary/core/pipelinev70538__WIRE_or/core/pipelinev70536_Y  = inv2_if | (* src = "./core/pipeline.v:725.14-725.47" *) branchvalid1;
  assign _084_ = reset | (* src = "./core/pipeline.v:744.11-744.26" *) kill_ID;
  assign _085_ = _068_ | (* src = "./core/pipeline.v:759.22-759.58" *) _069_;
  assign _086_ = _085_ | (* src = "./core/pipeline.v:759.22-760.24" *) _070_;
  assign _087_ = _086_ | (* src = "./core/pipeline.v:759.22-760.46" *) _071_;
  assign _088_ = _087_ | (* src = "./core/pipeline.v:759.22-760.59" *) _072_;
  assign stall_DP = _088_ | (* src = "./core/pipeline.v:759.22-760.71" *) prsuccess;
  assign _089_ = stall_ID ? (* src = "./core/pipeline.v:752.20-752.29|./core/pipeline.v:752.16-755.10" *) 1'hx : spec2;
  assign _090_ = prsuccess ? (* full_case = 32'd1 *) (* src = "./core/pipeline.v:747.20-747.29|./core/pipeline.v:747.16-755.10" *) _107_ : _089_;
  assign _091_ = stall_ID ? (* src = "./core/pipeline.v:752.20-752.29|./core/pipeline.v:752.16-755.10" *) 1'hx : spec1;
  assign _092_ = prsuccess ? (* full_case = 32'd1 *) (* src = "./core/pipeline.v:747.20-747.29|./core/pipeline.v:747.16-755.10" *) _106_ : _091_;
  assign _093_ = stall_IF ? (* full_case = 32'd1 *) (* src = "./core/pipeline.v:486.20-486.28|./core/pipeline.v:486.16-490.10" *) 32'hxxxxxxxx : npc;
  assign _094_ = kill_DP ? (* full_case = 32'd1 *) (* src = "./core/pipeline.v:484.20-484.26|./core/pipeline.v:484.16-490.10" *) jmpaddr : _093_;
  assign rsalu1_we2 = req1_alu ? (* src = "./core/pipeline.v:1056.27-1057.42" *) _050_ : rsalu1_we1;
  assign rsalu2_we2 = req1_alu ? (* src = "./core/pipeline.v:1059.27-1060.40" *) allocent2_alu[0] : allocent1_alu[0];
  assign _095_ = req1_alu ? (* src = "./core/pipeline.v:1230.17-1232.28" *) allocent2_alu[3:1] : allocent1_alu[3:1];
  assign _096_ = req1_ldst ? (* src = "./core/pipeline.v:1330.18-1331.42" *) allocent2_ldst : allocent1_ldst;
  assign _097_ = req1_branch ? (* src = "./core/pipeline.v:1419.15-1420.43" *) allocent2_branch : allocent1_branch;
  assign _098_ = req1_mul ? (* src = "./core/pipeline.v:1519.16-1520.38" *) allocent2_mul : allocent1_mul;
  assign dmem_addr = memoccupy_ld ? (* src = "./core/pipeline.v:1698.23-1698.56" *) ldaddr : retaddr;
  assign _099_ = \__MUX_ternary/core/pipelinev1887323__WIRE_eq/core/pipelinev1887322_Y  ? (* src = "./core/pipeline.v:1887.19-1887.60" *) 1'h1 : 1'h0;
  assign _100_ = \__MUX_ternary/core/pipelinev1895331__WIRE_eq/core/pipelinev1895330_Y  ? (* src = "./core/pipeline.v:1895.19-1895.60" *) 1'h1 : 1'h0;
  assign isbranch1 = \__MUX_ternary/core/pipelinev54819__WIRE_logic_and/core/pipelinev54818_Y  ? (* src = "./core/pipeline.v:548.23-549.20" *) 1'h1 : 1'h0;
  assign isbranch2 = \__MUX_ternary/core/pipelinev55023__WIRE_logic_and/core/pipelinev55022_Y  ? (* src = "./core/pipeline.v:550.23-551.20" *) 1'h1 : 1'h0;
  assign _101_ = inv1_if ? (* src = "./core/pipeline.v:687.18-687.40" *) 32'd0 : { 29'h00000000, rs_ent_1 };
  assign _102_ = \__MUX_ternary/core/pipelinev70538__WIRE_or/core/pipelinev70536_Y  ? (* src = "./core/pipeline.v:705.18-705.68" *) 32'd0 : { 29'h00000000, rs_ent_2 };
  assign _103_ = \__MUX_ternary/core/pipelinev71341__WIRE_logic_and/core/pipelinev71340_Y  ? (* src = "./core/pipeline.v:713.23-713.64" *) 1'h1 : 1'h0;
  assign _104_ = \__MUX_ternary/core/pipelinev71444__WIRE_logic_and/core/pipelinev71443_Y  ? (* src = "./core/pipeline.v:714.25-714.66" *) 1'h1 : 1'h0;
  assign _105_ = branchvalid1 ? (* src = "./core/pipeline.v:731.17-731.63" *) npc_if : _003_;
  assign _106_ = \__MUX_ternary/core/pipelinev74858__WIRE_logic_and/core/pipelinev74857_Y  ? (* src = "./core/pipeline.v:748.15-749.23" *) 1'h0 : 1'hx;
  assign _107_ = \__MUX_ternary/core/pipelinev75061__WIRE_logic_and/core/pipelinev75060_Y  ? (* src = "./core/pipeline.v:750.15-751.23" *) 1'h0 : 1'hx;
  assign _108_ = \__MUX_ternary/core/pipelinev77374__WIRE_eq/core/pipelinev77373_Y  ? (* src = "./core/pipeline.v:773.16-773.45" *) 1'h1 : 1'h0;
  assign _109_ = \__MUX_ternary/core/pipelinev78676__WIRE_eq/core/pipelinev78675_Y  ? (* src = "./core/pipeline.v:786.16-786.45" *) 1'h1 : 1'h0;
  assign _110_ = \__MUX_ternary/core/pipelinev79978__WIRE_eq/core/pipelinev79977_Y  ? (* src = "./core/pipeline.v:799.16-799.45" *) 1'h1 : 1'h0;
  assign _111_ = \__MUX_ternary/core/pipelinev81280__WIRE_eq/core/pipelinev81279_Y  ? (* src = "./core/pipeline.v:812.16-812.45" *) 1'h1 : 1'h0;
  assign _112_ = isbranch1_id ? (* src = "./core/pipeline.v:877.10-877.45" *) _073_ : 5'h1f;
  assign _113_ = isbranch2_id ? (* src = "./core/pipeline.v:880.10-880.45" *) _074_ : 5'h1f;
  (* module_not_derived = 32'd1 *)
  (* src = "./core/pipeline.v:1386.20-1401.10" *)
  alloc_issue_ino ai_branch (
    .\__MUX_procmux25394__WIRE_logic_and/core/alloc_issue_inov912443_Y (\alloc_issue_ino-ai_branch___MUX_procmux25394__WIRE_logic_and/core/alloc_issue_inov912443_Y ),
    .__MUX_procmux25397__WIRE_prmiss(\alloc_issue_ino-ai_branch___MUX_procmux25397__WIRE_prmiss ),
    .\__MUX_ternary/core/alloc_issue_inov752412__WIRE_notfull (\alloc_issue_ino-ai_branch___MUX_ternary/core/alloc_issue_inov752412__WIRE_notfull ),
    .\__MUX_ternary/core/alloc_issue_inov762410__WIRE_logic_and/core/alloc_issue_inov762407_Y (\alloc_issue_ino-ai_branch___MUX_ternary/core/alloc_issue_inov762410__WIRE_logic_and/core/alloc_issue_inov762407_Y ),
    .\__MUX_ternary/core/alloc_issue_inov812430__WIRE_eq/core/alloc_issue_inov812418_Y (\alloc_issue_ino-ai_branch___MUX_ternary/core/alloc_issue_inov812430__WIRE_eq/core/alloc_issue_inov812418_Y ),
    .\__MUX_ternary/core/alloc_issue_inov822422__WIRE_shiftx/core/alloc_issue_inov02420_Y (\alloc_issue_ino-ai_branch___MUX_ternary/core/alloc_issue_inov822422__WIRE_shiftx/core/alloc_issue_inov02420_Y ),
    .\__MUX_ternary/core/alloc_issue_inov822429__WIRE_eq/core/alloc_issue_inov822419_Y (\alloc_issue_ino-ai_branch___MUX_ternary/core/alloc_issue_inov822429__WIRE_eq/core/alloc_issue_inov822419_Y ),
    .\__MUX_ternary/core/alloc_issue_inov832428__WIRE_logic_and/core/alloc_issue_inov832427_Y (\alloc_issue_ino-ai_branch___MUX_ternary/core/alloc_issue_inov832428__WIRE_logic_and/core/alloc_issue_inov832427_Y ),
    .\__MUX_ternary/core/alloc_issue_inov892440__WIRE_notfull_next (\alloc_issue_ino-ai_branch___MUX_ternary/core/alloc_issue_inov892440__WIRE_notfull_next ),
    .\__MUX_ternary/core/alloc_issue_inov902438__WIRE_logic_and/core/alloc_issue_inov902435_Y (\alloc_issue_ino-ai_branch___MUX_ternary/core/alloc_issue_inov902438__WIRE_logic_and/core/alloc_issue_inov902435_Y ),
    .allocatable(allocatable_branch),
    .allocptr(allocent1_branch),
    .busyvec(busyvec_branch),
    .clk(clk),
    .exunit_busynext(1'h0),
    .issueptr(issueent_branch),
    .issuevalid(issuevalid_branch),
    .kill_DP(kill_DP),
    .metaReset_alloc_issue_ino(metaReset),
    .\paramod62c2b41c5f43dddccc2ec3acfbebd392b1d8b932search_begin-sb1___MUX_procmux7931__WIRE_in (\alloc_issue_ino-ai_branch_paramod62c2b41c5f43dddccc2ec3acfbebd392b1d8b932search_begin-sb1___MUX_procmux7931__WIRE_in ),
    .\paramod62c2b41c5f43dddccc2ec3acfbebd392b1d8b932search_begin-snb0___MUX_procmux7931__WIRE_in (\alloc_issue_ino-ai_branch_paramod62c2b41c5f43dddccc2ec3acfbebd392b1d8b932search_begin-snb0___MUX_procmux7931__WIRE_in ),
    .\paramod62c2b41c5f43dddccc2ec3acfbebd392b1d8b932search_begin-snb1___MUX_procmux7931__WIRE_in (\alloc_issue_ino-ai_branch_paramod62c2b41c5f43dddccc2ec3acfbebd392b1d8b932search_begin-snb1___MUX_procmux7931__WIRE_in ),
    .\paramod62c2b41c5f43dddccc2ec3acfbebd392b1d8b932search_end-se0___MUX_procmux29119__WIRE_in (\alloc_issue_ino-ai_branch_paramod62c2b41c5f43dddccc2ec3acfbebd392b1d8b932search_end-se0___MUX_procmux29119__WIRE_in ),
    .\paramod62c2b41c5f43dddccc2ec3acfbebd392b1d8b932search_end-se1___MUX_procmux29119__WIRE_in (\alloc_issue_ino-ai_branch_paramod62c2b41c5f43dddccc2ec3acfbebd392b1d8b932search_end-se1___MUX_procmux29119__WIRE_in ),
    .\paramod62c2b41c5f43dddccc2ec3acfbebd392b1d8b932search_end-sne1___MUX_procmux29119__WIRE_in (\alloc_issue_ino-ai_branch_paramod62c2b41c5f43dddccc2ec3acfbebd392b1d8b932search_end-sne1___MUX_procmux29119__WIRE_in ),
    .prbusyvec_next(prbusyvec_next_branch),
    .prmiss(kill_DP),
    .readyvec(ready_branch),
    .reqnum(req_branchnum),
    .reset(reset),
    .stall_DP(stall_DP)
  );
  (* src = "./core/pipeline.v:1296.28-1312.8" *)
  \$paramod$62c2b41c5f43dddccc2ec3acfbebd392b1d8b932\alloc_issue_ino  ai_ldst (
    .\__MUX_procmux24738__WIRE_logic_and/core/alloc_issue_inov912863_Y (\paramod62c2b41c5f43dddccc2ec3acfbebd392b1d8b932alloc_issue_ino-ai_ldst___MUX_procmux24738__WIRE_logic_and/core/alloc_issue_inov912863_Y ),
    .__MUX_procmux24741__WIRE_prmiss(\paramod62c2b41c5f43dddccc2ec3acfbebd392b1d8b932alloc_issue_ino-ai_ldst___MUX_procmux24741__WIRE_prmiss ),
    .\__MUX_ternary/core/alloc_issue_inov752832__WIRE_notfull (\paramod62c2b41c5f43dddccc2ec3acfbebd392b1d8b932alloc_issue_ino-ai_ldst___MUX_ternary/core/alloc_issue_inov752832__WIRE_notfull ),
    .\__MUX_ternary/core/alloc_issue_inov762830__WIRE_logic_and/core/alloc_issue_inov762827_Y (\paramod62c2b41c5f43dddccc2ec3acfbebd392b1d8b932alloc_issue_ino-ai_ldst___MUX_ternary/core/alloc_issue_inov762830__WIRE_logic_and/core/alloc_issue_inov762827_Y ),
    .\__MUX_ternary/core/alloc_issue_inov812850__WIRE_eq/core/alloc_issue_inov812838_Y (\paramod62c2b41c5f43dddccc2ec3acfbebd392b1d8b932alloc_issue_ino-ai_ldst___MUX_ternary/core/alloc_issue_inov812850__WIRE_eq/core/alloc_issue_inov812838_Y ),
    .\__MUX_ternary/core/alloc_issue_inov822842__WIRE_shiftx/core/alloc_issue_inov02840_Y (\paramod62c2b41c5f43dddccc2ec3acfbebd392b1d8b932alloc_issue_ino-ai_ldst___MUX_ternary/core/alloc_issue_inov822842__WIRE_shiftx/core/alloc_issue_inov02840_Y ),
    .\__MUX_ternary/core/alloc_issue_inov822849__WIRE_eq/core/alloc_issue_inov822839_Y (\paramod62c2b41c5f43dddccc2ec3acfbebd392b1d8b932alloc_issue_ino-ai_ldst___MUX_ternary/core/alloc_issue_inov822849__WIRE_eq/core/alloc_issue_inov822839_Y ),
    .\__MUX_ternary/core/alloc_issue_inov832848__WIRE_logic_and/core/alloc_issue_inov832847_Y (\paramod62c2b41c5f43dddccc2ec3acfbebd392b1d8b932alloc_issue_ino-ai_ldst___MUX_ternary/core/alloc_issue_inov832848__WIRE_logic_and/core/alloc_issue_inov832847_Y ),
    .\__MUX_ternary/core/alloc_issue_inov892860__WIRE_notfull_next (\paramod62c2b41c5f43dddccc2ec3acfbebd392b1d8b932alloc_issue_ino-ai_ldst___MUX_ternary/core/alloc_issue_inov892860__WIRE_notfull_next ),
    .\__MUX_ternary/core/alloc_issue_inov902858__WIRE_logic_and/core/alloc_issue_inov902855_Y (\paramod62c2b41c5f43dddccc2ec3acfbebd392b1d8b932alloc_issue_ino-ai_ldst___MUX_ternary/core/alloc_issue_inov902858__WIRE_logic_and/core/alloc_issue_inov902855_Y ),
    .allocatable(allocatable_ldst),
    .allocptr(allocent1_ldst),
    .busyvec(busyvec_ldst),
    .clk(clk),
    .exunit_busynext(busy_next_ldst),
    .issueptr(issueent_ldst),
    .issuevalid(issuevalid_ldst),
    .kill_DP(kill_DP),
    .metaReset_paramod62c2b41c5f43dddccc2ec3acfbebd392b1d8b932alloc_issue_ino(metaReset),
    .\paramod62c2b41c5f43dddccc2ec3acfbebd392b1d8b932search_begin-sb1___MUX_procmux7931__WIRE_in (\paramod62c2b41c5f43dddccc2ec3acfbebd392b1d8b932alloc_issue_ino-ai_ldst_paramod62c2b41c5f43dddccc2ec3acfbebd392b1d8b932search_begin-sb1___MUX_procmux7931__WIRE_in ),
    .\paramod62c2b41c5f43dddccc2ec3acfbebd392b1d8b932search_begin-snb0___MUX_procmux7931__WIRE_in (\paramod62c2b41c5f43dddccc2ec3acfbebd392b1d8b932alloc_issue_ino-ai_ldst_paramod62c2b41c5f43dddccc2ec3acfbebd392b1d8b932search_begin-snb0___MUX_procmux7931__WIRE_in ),
    .\paramod62c2b41c5f43dddccc2ec3acfbebd392b1d8b932search_begin-snb1___MUX_procmux7931__WIRE_in (\paramod62c2b41c5f43dddccc2ec3acfbebd392b1d8b932alloc_issue_ino-ai_ldst_paramod62c2b41c5f43dddccc2ec3acfbebd392b1d8b932search_begin-snb1___MUX_procmux7931__WIRE_in ),
    .\paramod62c2b41c5f43dddccc2ec3acfbebd392b1d8b932search_end-se0___MUX_procmux29119__WIRE_in (\paramod62c2b41c5f43dddccc2ec3acfbebd392b1d8b932alloc_issue_ino-ai_ldst_paramod62c2b41c5f43dddccc2ec3acfbebd392b1d8b932search_end-se0___MUX_procmux29119__WIRE_in ),
    .\paramod62c2b41c5f43dddccc2ec3acfbebd392b1d8b932search_end-se1___MUX_procmux29119__WIRE_in (\paramod62c2b41c5f43dddccc2ec3acfbebd392b1d8b932alloc_issue_ino-ai_ldst_paramod62c2b41c5f43dddccc2ec3acfbebd392b1d8b932search_end-se1___MUX_procmux29119__WIRE_in ),
    .\paramod62c2b41c5f43dddccc2ec3acfbebd392b1d8b932search_end-sne1___MUX_procmux29119__WIRE_in (\paramod62c2b41c5f43dddccc2ec3acfbebd392b1d8b932alloc_issue_ino-ai_ldst_paramod62c2b41c5f43dddccc2ec3acfbebd392b1d8b932search_end-sne1___MUX_procmux29119__WIRE_in ),
    .prbusyvec_next(prbusyvec_next_ldst),
    .prmiss(kill_DP),
    .readyvec(ready_ldst),
    .reqnum(req_ldstnum),
    .reset(reset),
    .stall_DP(stall_DP)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./core/pipeline.v:1081.29-1089.13" *)
  \$paramod$baa759de781306bf530345250affb386e950ac52\allocateunit  alloc_alu (
    .\__MUX_ternary/core/prioencv833630__WIRE_gt/core/prioencv833629_Y (\paramodbaa759de781306bf530345250affb386e950ac52allocateunit-alloc_alu___MUX_ternary/core/prioencv833630__WIRE_gt/core/prioencv833629_Y ),
    .allocatable(allocatable_alu),
    .busy({ busyvec_alu2[7], busyvec_alu1[7], busyvec_alu2[6], busyvec_alu1[6], busyvec_alu2[5], busyvec_alu1[5], busyvec_alu2[4], busyvec_alu1[4], busyvec_alu2[3], busyvec_alu1[3], busyvec_alu2[2], busyvec_alu1[2], busyvec_alu2[1], busyvec_alu1[1], busyvec_alu2[0], busyvec_alu1[0] }),
    .free_ent1(allocent1_alu),
    .free_ent2(allocent2_alu),
    .metaReset_paramodbaa759de781306bf530345250affb386e950ac52allocateunit(metaReset),
    .\paramodbaa759de781306bf530345250affb386e950ac52maskunit-msku___MUX_ternary/core/prioencv417864__WIRE_lt/core/prioencv417863_Y (\paramodbaa759de781306bf530345250affb386e950ac52allocateunit-alloc_alu_paramodbaa759de781306bf530345250affb386e950ac52maskunit-msku___MUX_ternary/core/prioencv417864__WIRE_lt/core/prioencv417863_Y ),
    .\paramodbaa759de781306bf530345250affb386e950ac52maskunit-msku___MUX_ternary/core/prioencv417866__WIRE_lt/core/prioencv417865_Y (\paramodbaa759de781306bf530345250affb386e950ac52allocateunit-alloc_alu_paramodbaa759de781306bf530345250affb386e950ac52maskunit-msku___MUX_ternary/core/prioencv417866__WIRE_lt/core/prioencv417865_Y ),
    .\paramodbaa759de781306bf530345250affb386e950ac52maskunit-msku___MUX_ternary/core/prioencv417868__WIRE_lt/core/prioencv417867_Y (\paramodbaa759de781306bf530345250affb386e950ac52allocateunit-alloc_alu_paramodbaa759de781306bf530345250affb386e950ac52maskunit-msku___MUX_ternary/core/prioencv417868__WIRE_lt/core/prioencv417867_Y ),
    .\paramodbaa759de781306bf530345250affb386e950ac52maskunit-msku___MUX_ternary/core/prioencv417870__WIRE_lt/core/prioencv417869_Y (\paramodbaa759de781306bf530345250affb386e950ac52allocateunit-alloc_alu_paramodbaa759de781306bf530345250affb386e950ac52maskunit-msku___MUX_ternary/core/prioencv417870__WIRE_lt/core/prioencv417869_Y ),
    .\paramodbaa759de781306bf530345250affb386e950ac52maskunit-msku___MUX_ternary/core/prioencv417872__WIRE_lt/core/prioencv417871_Y (\paramodbaa759de781306bf530345250affb386e950ac52allocateunit-alloc_alu_paramodbaa759de781306bf530345250affb386e950ac52maskunit-msku___MUX_ternary/core/prioencv417872__WIRE_lt/core/prioencv417871_Y ),
    .\paramodbaa759de781306bf530345250affb386e950ac52maskunit-msku___MUX_ternary/core/prioencv417874__WIRE_lt/core/prioencv417873_Y (\paramodbaa759de781306bf530345250affb386e950ac52allocateunit-alloc_alu_paramodbaa759de781306bf530345250affb386e950ac52maskunit-msku___MUX_ternary/core/prioencv417874__WIRE_lt/core/prioencv417873_Y ),
    .\paramodbaa759de781306bf530345250affb386e950ac52maskunit-msku___MUX_ternary/core/prioencv417876__WIRE_lt/core/prioencv417875_Y (\paramodbaa759de781306bf530345250affb386e950ac52allocateunit-alloc_alu_paramodbaa759de781306bf530345250affb386e950ac52maskunit-msku___MUX_ternary/core/prioencv417876__WIRE_lt/core/prioencv417875_Y ),
    .\paramodbaa759de781306bf530345250affb386e950ac52maskunit-msku___MUX_ternary/core/prioencv417878__WIRE_lt/core/prioencv417877_Y (\paramodbaa759de781306bf530345250affb386e950ac52allocateunit-alloc_alu_paramodbaa759de781306bf530345250affb386e950ac52maskunit-msku___MUX_ternary/core/prioencv417878__WIRE_lt/core/prioencv417877_Y ),
    .\paramodbaa759de781306bf530345250affb386e950ac52maskunit-msku___MUX_ternary/core/prioencv417880__WIRE_lt/core/prioencv417879_Y (\paramodbaa759de781306bf530345250affb386e950ac52allocateunit-alloc_alu_paramodbaa759de781306bf530345250affb386e950ac52maskunit-msku___MUX_ternary/core/prioencv417880__WIRE_lt/core/prioencv417879_Y ),
    .\paramodbaa759de781306bf530345250affb386e950ac52maskunit-msku___MUX_ternary/core/prioencv417882__WIRE_lt/core/prioencv417881_Y (\paramodbaa759de781306bf530345250affb386e950ac52allocateunit-alloc_alu_paramodbaa759de781306bf530345250affb386e950ac52maskunit-msku___MUX_ternary/core/prioencv417882__WIRE_lt/core/prioencv417881_Y ),
    .\paramodbaa759de781306bf530345250affb386e950ac52maskunit-msku___MUX_ternary/core/prioencv417884__WIRE_lt/core/prioencv417883_Y (\paramodbaa759de781306bf530345250affb386e950ac52allocateunit-alloc_alu_paramodbaa759de781306bf530345250affb386e950ac52maskunit-msku___MUX_ternary/core/prioencv417884__WIRE_lt/core/prioencv417883_Y ),
    .\paramodbaa759de781306bf530345250affb386e950ac52maskunit-msku___MUX_ternary/core/prioencv417886__WIRE_lt/core/prioencv417885_Y (\paramodbaa759de781306bf530345250affb386e950ac52allocateunit-alloc_alu_paramodbaa759de781306bf530345250affb386e950ac52maskunit-msku___MUX_ternary/core/prioencv417886__WIRE_lt/core/prioencv417885_Y ),
    .\paramodbaa759de781306bf530345250affb386e950ac52maskunit-msku___MUX_ternary/core/prioencv417888__WIRE_lt/core/prioencv417887_Y (\paramodbaa759de781306bf530345250affb386e950ac52allocateunit-alloc_alu_paramodbaa759de781306bf530345250affb386e950ac52maskunit-msku___MUX_ternary/core/prioencv417888__WIRE_lt/core/prioencv417887_Y ),
    .\paramodbaa759de781306bf530345250affb386e950ac52maskunit-msku___MUX_ternary/core/prioencv417890__WIRE_lt/core/prioencv417889_Y (\paramodbaa759de781306bf530345250affb386e950ac52allocateunit-alloc_alu_paramodbaa759de781306bf530345250affb386e950ac52maskunit-msku___MUX_ternary/core/prioencv417890__WIRE_lt/core/prioencv417889_Y ),
    .\paramodbaa759de781306bf530345250affb386e950ac52maskunit-msku___MUX_ternary/core/prioencv417892__WIRE_lt/core/prioencv417891_Y (\paramodbaa759de781306bf530345250affb386e950ac52allocateunit-alloc_alu_paramodbaa759de781306bf530345250affb386e950ac52maskunit-msku___MUX_ternary/core/prioencv417892__WIRE_lt/core/prioencv417891_Y ),
    .\paramodbaa759de781306bf530345250affb386e950ac52maskunit-msku___MUX_ternary/core/prioencv417894__WIRE_lt/core/prioencv417893_Y (\paramodbaa759de781306bf530345250affb386e950ac52allocateunit-alloc_alu_paramodbaa759de781306bf530345250affb386e950ac52maskunit-msku___MUX_ternary/core/prioencv417894__WIRE_lt/core/prioencv417893_Y ),
    .\paramodbaa759de781306bf530345250affb386e950ac52prioenc-p1___MUX_procmux28411__WIRE_in (\paramodbaa759de781306bf530345250affb386e950ac52allocateunit-alloc_alu_paramodbaa759de781306bf530345250affb386e950ac52prioenc-p1___MUX_procmux28411__WIRE_in ),
    .\paramodbaa759de781306bf530345250affb386e950ac52prioenc-p2___MUX_procmux28411__WIRE_in (\paramodbaa759de781306bf530345250affb386e950ac52allocateunit-alloc_alu_paramodbaa759de781306bf530345250affb386e950ac52prioenc-p2___MUX_procmux28411__WIRE_in ),
    .reqnum(req_alunum)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./core/pipeline.v:1488.25-1496.9" *)
  \$paramod$de2373433880a154f8779c4942cbe3ef115611dd\allocateunit  alloc_mul (
    .\__MUX_ternary/core/prioencv831934__WIRE_gt/core/prioencv831933_Y (\paramodde2373433880a154f8779c4942cbe3ef115611ddallocateunit-alloc_mul___MUX_ternary/core/prioencv831934__WIRE_gt/core/prioencv831933_Y ),
    .allocatable(allocatable_mul),
    .busy(busyvec_mul),
    .free_ent1(allocent1_mul),
    .free_ent2(allocent2_mul),
    .metaReset_paramodde2373433880a154f8779c4942cbe3ef115611ddallocateunit(metaReset),
    .\paramodde2373433880a154f8779c4942cbe3ef115611ddmaskunit-msku___MUX_ternary/core/prioencv417808__WIRE_lt/core/prioencv417807_Y (\paramodde2373433880a154f8779c4942cbe3ef115611ddallocateunit-alloc_mul_paramodde2373433880a154f8779c4942cbe3ef115611ddmaskunit-msku___MUX_ternary/core/prioencv417808__WIRE_lt/core/prioencv417807_Y ),
    .\paramodde2373433880a154f8779c4942cbe3ef115611ddmaskunit-msku___MUX_ternary/core/prioencv417810__WIRE_lt/core/prioencv417809_Y (\paramodde2373433880a154f8779c4942cbe3ef115611ddallocateunit-alloc_mul_paramodde2373433880a154f8779c4942cbe3ef115611ddmaskunit-msku___MUX_ternary/core/prioencv417810__WIRE_lt/core/prioencv417809_Y ),
    .\paramodde2373433880a154f8779c4942cbe3ef115611ddprioenc-p1___MUX_procmux26051__WIRE_in (\paramodde2373433880a154f8779c4942cbe3ef115611ddallocateunit-alloc_mul_paramodde2373433880a154f8779c4942cbe3ef115611ddprioenc-p1___MUX_procmux26051__WIRE_in ),
    .\paramodde2373433880a154f8779c4942cbe3ef115611ddprioenc-p2___MUX_procmux26051__WIRE_in (\paramodde2373433880a154f8779c4942cbe3ef115611ddallocateunit-alloc_mul_paramodde2373433880a154f8779c4942cbe3ef115611ddprioenc-p2___MUX_procmux26051__WIRE_in ),
    .reqnum(req_mulnum)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./core/pipeline.v:836.8-881.4" *)
  arf aregfile (
    .clk(clk),
    .metaReset_arf(metaReset),
    .mpft_valid1(_033_),
    .mpft_valid2(_034_),
    .\paramod969f17d2f9fe45df2da2b0b1cf17496215fb7ed9ram_sync_nolatch_4r2w-regfile___MUX_procmux8027__WIRE_we2 (\arf-aregfile_paramod969f17d2f9fe45df2da2b0b1cf17496215fb7ed9ram_sync_nolatch_4r2w-regfile___MUX_procmux8027__WIRE_we2 ),
    .\paramod969f17d2f9fe45df2da2b0b1cf17496215fb7ed9ram_sync_nolatch_4r2w-regfile___MUX_procmux8036__WIRE_we1 (\arf-aregfile_paramod969f17d2f9fe45df2da2b0b1cf17496215fb7ed9ram_sync_nolatch_4r2w-regfile___MUX_procmux8036__WIRE_we1 ),
    .prmiss(kill_DP),
    .prsuccess(prsuccess),
    .prtag(buf_spectag_branch),
    .\renaming_table-rt___MUX_procmux10013__WIRE_settagbusy1 (\arf-aregfile_renaming_table-rt___MUX_procmux10013__WIRE_settagbusy1 ),
    .\renaming_table-rt___MUX_procmux10016__WIRE_prmiss (\arf-aregfile_renaming_table-rt___MUX_procmux10016__WIRE_prmiss ),
    .\renaming_table-rt___MUX_procmux10019__WIRE_prsuccess (\arf-aregfile_renaming_table-rt___MUX_procmux10019__WIRE_prsuccess ),
    .\renaming_table-rt___MUX_procmux11502__WIRE_eq/core/arfv4564771_Y (\arf-aregfile_renaming_table-rt___MUX_procmux11502__WIRE_eq/core/arfv4564771_Y ),
    .\renaming_table-rt___MUX_procmux12360__WIRE_eq/core/arfv4554768_Y (\arf-aregfile_renaming_table-rt___MUX_procmux12360__WIRE_eq/core/arfv4554768_Y ),
    .\renaming_table-rt___MUX_procmux13116__WIRE_eq/core/arfv4544765_Y (\arf-aregfile_renaming_table-rt___MUX_procmux13116__WIRE_eq/core/arfv4544765_Y ),
    .\renaming_table-rt___MUX_procmux13764__WIRE_eq/core/arfv4534762_Y (\arf-aregfile_renaming_table-rt___MUX_procmux13764__WIRE_eq/core/arfv4534762_Y ),
    .\renaming_table-rt___MUX_procmux14304__WIRE_eq/core/arfv4524759_Y (\arf-aregfile_renaming_table-rt___MUX_procmux14304__WIRE_eq/core/arfv4524759_Y ),
    .\renaming_table-rt___MUX_procmux20441__WIRE_clearbusy2_4 (\arf-aregfile_renaming_table-rt___MUX_procmux20441__WIRE_clearbusy2_4 ),
    .\renaming_table-rt___MUX_procmux20489__WIRE_clearbusy1_4 (\arf-aregfile_renaming_table-rt___MUX_procmux20489__WIRE_clearbusy1_4 ),
    .\renaming_table-rt___MUX_procmux20537__WIRE_setbusy2_4 (\arf-aregfile_renaming_table-rt___MUX_procmux20537__WIRE_setbusy2_4 ),
    .\renaming_table-rt___MUX_procmux20585__WIRE_setbusy1_4 (\arf-aregfile_renaming_table-rt___MUX_procmux20585__WIRE_setbusy1_4 ),
    .\renaming_table-rt___MUX_procmux20633__WIRE_clearbusy2_3 (\arf-aregfile_renaming_table-rt___MUX_procmux20633__WIRE_clearbusy2_3 ),
    .\renaming_table-rt___MUX_procmux20681__WIRE_clearbusy1_3 (\arf-aregfile_renaming_table-rt___MUX_procmux20681__WIRE_clearbusy1_3 ),
    .\renaming_table-rt___MUX_procmux20729__WIRE_setbusy2_3 (\arf-aregfile_renaming_table-rt___MUX_procmux20729__WIRE_setbusy2_3 ),
    .\renaming_table-rt___MUX_procmux20777__WIRE_setbusy1_3 (\arf-aregfile_renaming_table-rt___MUX_procmux20777__WIRE_setbusy1_3 ),
    .\renaming_table-rt___MUX_procmux20825__WIRE_clearbusy2_2 (\arf-aregfile_renaming_table-rt___MUX_procmux20825__WIRE_clearbusy2_2 ),
    .\renaming_table-rt___MUX_procmux20873__WIRE_clearbusy1_2 (\arf-aregfile_renaming_table-rt___MUX_procmux20873__WIRE_clearbusy1_2 ),
    .\renaming_table-rt___MUX_procmux20921__WIRE_setbusy2_2 (\arf-aregfile_renaming_table-rt___MUX_procmux20921__WIRE_setbusy2_2 ),
    .\renaming_table-rt___MUX_procmux20969__WIRE_setbusy1_2 (\arf-aregfile_renaming_table-rt___MUX_procmux20969__WIRE_setbusy1_2 ),
    .\renaming_table-rt___MUX_procmux21017__WIRE_clearbusy2_1 (\arf-aregfile_renaming_table-rt___MUX_procmux21017__WIRE_clearbusy2_1 ),
    .\renaming_table-rt___MUX_procmux21065__WIRE_clearbusy1_1 (\arf-aregfile_renaming_table-rt___MUX_procmux21065__WIRE_clearbusy1_1 ),
    .\renaming_table-rt___MUX_procmux21113__WIRE_setbusy2_1 (\arf-aregfile_renaming_table-rt___MUX_procmux21113__WIRE_setbusy2_1 ),
    .\renaming_table-rt___MUX_procmux21161__WIRE_setbusy1_1 (\arf-aregfile_renaming_table-rt___MUX_procmux21161__WIRE_setbusy1_1 ),
    .\renaming_table-rt___MUX_procmux21209__WIRE_clearbusy2_0 (\arf-aregfile_renaming_table-rt___MUX_procmux21209__WIRE_clearbusy2_0 ),
    .\renaming_table-rt___MUX_procmux21257__WIRE_clearbusy1_0 (\arf-aregfile_renaming_table-rt___MUX_procmux21257__WIRE_clearbusy1_0 ),
    .\renaming_table-rt___MUX_procmux21305__WIRE_setbusy2_0 (\arf-aregfile_renaming_table-rt___MUX_procmux21305__WIRE_setbusy2_0 ),
    .\renaming_table-rt___MUX_procmux21353__WIRE_setbusy1_0 (\arf-aregfile_renaming_table-rt___MUX_procmux21353__WIRE_setbusy1_0 ),
    .\renaming_table-rt___MUX_procmux21401__WIRE_clearbusy2_master (\arf-aregfile_renaming_table-rt___MUX_procmux21401__WIRE_clearbusy2_master ),
    .\renaming_table-rt___MUX_procmux21449__WIRE_clearbusy1_master (\arf-aregfile_renaming_table-rt___MUX_procmux21449__WIRE_clearbusy1_master ),
    .\renaming_table-rt___MUX_procmux21497__WIRE_settagbusy2 (\arf-aregfile_renaming_table-rt___MUX_procmux21497__WIRE_settagbusy2 ),
    .\renaming_table-rt___MUX_procmux21545__WIRE_setbusy1_master (\arf-aregfile_renaming_table-rt___MUX_procmux21545__WIRE_setbusy1_master ),
    .\renaming_table-rt___MUX_ternary/core/arfv10017466__WIRE_wesetvec2 (\arf-aregfile_renaming_table-rt___MUX_ternary/core/arfv10017466__WIRE_wesetvec2 ),
    .\renaming_table-rt___MUX_ternary/core/arfv2504242__WIRE_logic_and/core/arfv2504241_Y (\arf-aregfile_renaming_table-rt___MUX_ternary/core/arfv2504242__WIRE_logic_and/core/arfv2504241_Y ),
    .\renaming_table-rt___MUX_ternary/core/arfv8386687__WIRE_and/core/arfv8386685_Y (\arf-aregfile_renaming_table-rt___MUX_ternary/core/arfv8386687__WIRE_and/core/arfv8386685_Y ),
    .\renaming_table-rt___MUX_ternary/core/arfv8426702__WIRE_and/core/arfv8426700_Y (\arf-aregfile_renaming_table-rt___MUX_ternary/core/arfv8426702__WIRE_and/core/arfv8426700_Y ),
    .\renaming_table-rt___MUX_ternary/core/arfv8466717__WIRE_and/core/arfv8466715_Y (\arf-aregfile_renaming_table-rt___MUX_ternary/core/arfv8466717__WIRE_and/core/arfv8466715_Y ),
    .\renaming_table-rt___MUX_ternary/core/arfv8506732__WIRE_and/core/arfv8506730_Y (\arf-aregfile_renaming_table-rt___MUX_ternary/core/arfv8506732__WIRE_and/core/arfv8506730_Y ),
    .\renaming_table-rt___MUX_ternary/core/arfv8546747__WIRE_and/core/arfv8546745_Y (\arf-aregfile_renaming_table-rt___MUX_ternary/core/arfv8546747__WIRE_and/core/arfv8546745_Y ),
    .reset(reset),
    .rs1_1(rs1_1_id),
    .rs1_1busy(abusy1_1),
    .rs1_1data(adat1_1),
    .rs1_1tag(rs1_1tag),
    .rs1_2(rs1_2_id),
    .rs1_2busy(abusy1_2),
    .rs1_2data(adat1_2),
    .rs1_2tag(rs1_2tag),
    .rs2_1(rs2_1_id),
    .rs2_1busy(abusy2_1),
    .rs2_1data(adat2_1),
    .rs2_1tag(rs2_1tag),
    .rs2_2(rs2_2_id),
    .rs2_2busy(abusy2_2),
    .rs2_2data(adat2_2),
    .rs2_2tag(rs2_2tag),
    .settag1(dst1_renamed),
    .settag2(dst2_renamed),
    .tagbusy1_addr(rd_1_id),
    .tagbusy1_spectag(sptag1_id),
    .tagbusy1_we(_029_),
    .tagbusy2_addr(rd_2_id),
    .tagbusy2_spectag(sptag2_id),
    .tagbusy2_we(_031_),
    .wdata1(com1data),
    .wdata2(com2data),
    .we1(arfwe1),
    .we2(arfwe2),
    .wreg1(dstarf1),
    .wreg2(dstarf2),
    .wrrfent1(comptr),
    .wrrfent2(comptr2)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./core/pipeline.v:1025.14-1028.11" *)
  brimm_gen brimmgen1 (
    .\__MUX_ternary/core/brimm_genv183656__WIRE_eq/core/brimm_genv183651_Y (\brimm_gen-brimmgen1___MUX_ternary/core/brimm_genv183656__WIRE_eq/core/brimm_genv183651_Y ),
    .\__MUX_ternary/core/brimm_genv193655__WIRE_eq/core/brimm_genv193652_Y (\brimm_gen-brimmgen1___MUX_ternary/core/brimm_genv193655__WIRE_eq/core/brimm_genv193652_Y ),
    .\__MUX_ternary/core/brimm_genv203654__WIRE_eq/core/brimm_genv203653_Y (\brimm_gen-brimmgen1___MUX_ternary/core/brimm_genv203654__WIRE_eq/core/brimm_genv203653_Y ),
    .brimm(brimm1),
    .inst(inst1_id),
    .metaReset_brimm_gen(metaReset)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./core/pipeline.v:1030.14-1033.11" *)
  brimm_gen brimmgen2 (
    .\__MUX_ternary/core/brimm_genv183656__WIRE_eq/core/brimm_genv183651_Y (\brimm_gen-brimmgen2___MUX_ternary/core/brimm_genv183656__WIRE_eq/core/brimm_genv183651_Y ),
    .\__MUX_ternary/core/brimm_genv193655__WIRE_eq/core/brimm_genv193652_Y (\brimm_gen-brimmgen2___MUX_ternary/core/brimm_genv193655__WIRE_eq/core/brimm_genv193652_Y ),
    .\__MUX_ternary/core/brimm_genv203654__WIRE_eq/core/brimm_genv203653_Y (\brimm_gen-brimmgen2___MUX_ternary/core/brimm_genv203654__WIRE_eq/core/brimm_genv203653_Y ),
    .brimm(brimm2),
    .inst(inst2_id),
    .metaReset_brimm_gen(metaReset)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./core/pipeline.v:1604.15-1624.9" *)
  exunit_alu byakko (
    .\alu-alice___MUX_autopmuxtreecc65recursive_mux_generator30268__WIRE_procmux28907_CMP (\exunit_alu-byakko_alu-alice___MUX_autopmuxtreecc65recursive_mux_generator30268__WIRE_procmux28907_CMP ),
    .\alu-alice___MUX_autopmuxtreecc65recursive_mux_generator30270__WIRE_procmux28906_CMP (\exunit_alu-byakko_alu-alice___MUX_autopmuxtreecc65recursive_mux_generator30270__WIRE_procmux28906_CMP ),
    .\alu-alice___MUX_autopmuxtreecc65recursive_mux_generator30272__WIRE_procmux28909_CMP (\exunit_alu-byakko_alu-alice___MUX_autopmuxtreecc65recursive_mux_generator30272__WIRE_procmux28909_CMP ),
    .\alu-alice___MUX_autopmuxtreecc65recursive_mux_generator30274__WIRE_procmux28911_CMP (\exunit_alu-byakko_alu-alice___MUX_autopmuxtreecc65recursive_mux_generator30274__WIRE_procmux28911_CMP ),
    .\alu-alice___MUX_autopmuxtreecc65recursive_mux_generator30278__WIRE_autortlilcc2430Or30277 (\exunit_alu-byakko_alu-alice___MUX_autopmuxtreecc65recursive_mux_generator30278__WIRE_autortlilcc2430Or30277 ),
    .\alu-alice___MUX_autopmuxtreecc65recursive_mux_generator30282__WIRE_autortlilcc2403ReduceOr30281 (\exunit_alu-byakko_alu-alice___MUX_autopmuxtreecc65recursive_mux_generator30282__WIRE_autortlilcc2403ReduceOr30281 ),
    .\alu-alice___MUX_autopmuxtreecc65recursive_mux_generator30284__WIRE_procmux28913_CMP (\exunit_alu-byakko_alu-alice___MUX_autopmuxtreecc65recursive_mux_generator30284__WIRE_procmux28913_CMP ),
    .\alu-alice___MUX_autopmuxtreecc65recursive_mux_generator30286__WIRE_procmux28915_CMP (\exunit_alu-byakko_alu-alice___MUX_autopmuxtreecc65recursive_mux_generator30286__WIRE_procmux28915_CMP ),
    .\alu-alice___MUX_autopmuxtreecc65recursive_mux_generator30290__WIRE_autortlilcc2430Or30289 (\exunit_alu-byakko_alu-alice___MUX_autopmuxtreecc65recursive_mux_generator30290__WIRE_autortlilcc2430Or30289 ),
    .\alu-alice___MUX_autopmuxtreecc65recursive_mux_generator30292__WIRE_procmux28917_CMP (\exunit_alu-byakko_alu-alice___MUX_autopmuxtreecc65recursive_mux_generator30292__WIRE_procmux28917_CMP ),
    .\alu-alice___MUX_autopmuxtreecc65recursive_mux_generator30294__WIRE_procmux28919_CMP (\exunit_alu-byakko_alu-alice___MUX_autopmuxtreecc65recursive_mux_generator30294__WIRE_procmux28919_CMP ),
    .\alu-alice___MUX_autopmuxtreecc65recursive_mux_generator30298__WIRE_autortlilcc2430Or30297 (\exunit_alu-byakko_alu-alice___MUX_autopmuxtreecc65recursive_mux_generator30298__WIRE_autortlilcc2430Or30297 ),
    .\alu-alice___MUX_autopmuxtreecc65recursive_mux_generator30302__WIRE_autortlilcc2403ReduceOr30301 (\exunit_alu-byakko_alu-alice___MUX_autopmuxtreecc65recursive_mux_generator30302__WIRE_autortlilcc2403ReduceOr30301 ),
    .\alu-alice___MUX_autopmuxtreecc65recursive_mux_generator30306__WIRE_autortlilcc2403ReduceOr30305 (\exunit_alu-byakko_alu-alice___MUX_autopmuxtreecc65recursive_mux_generator30306__WIRE_autortlilcc2403ReduceOr30305 ),
    .alu_op(buf_alu_op_alu1),
    .clk(clk),
    .dstval(buf_dstval_alu1),
    .ex_src1(buf_ex_src1_alu1),
    .ex_src2(buf_ex_src2_alu1),
    .imm(buf_imm_alu1),
    .issue(issue_alu1),
    .kill_speculative(kill_speculative_alu1),
    .metaReset_exunit_alu(metaReset),
    .pc(buf_pc_alu1),
    .prmiss(kill_DP),
    .reset(reset),
    .result(result_alu1),
    .rob_we(robwe_alu1),
    .rrf_we(rrfwe_alu1),
    .specbit(buf_specbit_alu1),
    .spectag(buf_spectag_alu1),
    .spectagfix(spectagfix),
    .src_a(buf_src_a_alu1),
    .\src_a_mux-samx___MUX_autopmuxtreecc65recursive_mux_generator30248__WIRE_procmux28898_CMP (\exunit_alu-byakko_src_a_mux-samx___MUX_autopmuxtreecc65recursive_mux_generator30248__WIRE_procmux28898_CMP ),
    .\src_a_mux-samx___MUX_autopmuxtreecc65recursive_mux_generator30250__WIRE_procmux28897_CMP (\exunit_alu-byakko_src_a_mux-samx___MUX_autopmuxtreecc65recursive_mux_generator30250__WIRE_procmux28897_CMP ),
    .src_b(buf_src_b_alu1),
    .\src_b_mux-sbmx___MUX_autopmuxtreecc65recursive_mux_generator30256__WIRE_procmux28901_CMP (\exunit_alu-byakko_src_b_mux-sbmx___MUX_autopmuxtreecc65recursive_mux_generator30256__WIRE_procmux28901_CMP ),
    .\src_b_mux-sbmx___MUX_autopmuxtreecc65recursive_mux_generator30258__WIRE_procmux28903_CMP (\exunit_alu-byakko_src_b_mux-sbmx___MUX_autopmuxtreecc65recursive_mux_generator30258__WIRE_procmux28903_CMP ),
    .\src_b_mux-sbmx___MUX_autopmuxtreecc65recursive_mux_generator30262__WIRE_autortlilcc2430Or30261 (\exunit_alu-byakko_src_b_mux-sbmx___MUX_autopmuxtreecc65recursive_mux_generator30262__WIRE_autortlilcc2430Or30261 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./core/pipeline.v:572.12-592.4" *)
  decoder dec1 (
    .__MUX_autopmuxtreecc65recursive_mux_generator29996__WIRE_procmux23725_CMP(\decoder-dec1___MUX_autopmuxtreecc65recursive_mux_generator29996__WIRE_procmux23725_CMP ),
    .__MUX_autopmuxtreecc65recursive_mux_generator30000__WIRE_autortlilcc2430Or29999(\decoder-dec1___MUX_autopmuxtreecc65recursive_mux_generator30000__WIRE_autortlilcc2430Or29999 ),
    .__MUX_autopmuxtreecc65recursive_mux_generator30006__WIRE_procmux23729_CMP(\decoder-dec1___MUX_autopmuxtreecc65recursive_mux_generator30006__WIRE_procmux23729_CMP ),
    .__MUX_autopmuxtreecc65recursive_mux_generator30008__WIRE_procmux23723_CMP(\decoder-dec1___MUX_autopmuxtreecc65recursive_mux_generator30008__WIRE_procmux23723_CMP ),
    .__MUX_autopmuxtreecc65recursive_mux_generator30010__WIRE_procmux23722_CMP(\decoder-dec1___MUX_autopmuxtreecc65recursive_mux_generator30010__WIRE_procmux23722_CMP ),
    .\__MUX_autopmuxtreecc65recursive_mux_generator30020__WIRE_eq/core/decoderv1903835_Y (\decoder-dec1___MUX_autopmuxtreecc65recursive_mux_generator30020__WIRE_eq/core/decoderv1903835_Y ),
    .__MUX_autopmuxtreecc65recursive_mux_generator30022__WIRE_procmux23699_CMP(\decoder-dec1___MUX_autopmuxtreecc65recursive_mux_generator30022__WIRE_procmux23699_CMP ),
    .__MUX_autopmuxtreecc65recursive_mux_generator30028__WIRE_autortlilcc2430Or30027(\decoder-dec1___MUX_autopmuxtreecc65recursive_mux_generator30028__WIRE_autortlilcc2430Or30027 ),
    .__MUX_autopmuxtreecc65recursive_mux_generator30052__WIRE_autortlilcc2430Or30051(\decoder-dec1___MUX_autopmuxtreecc65recursive_mux_generator30052__WIRE_autortlilcc2430Or30051 ),
    .__MUX_autopmuxtreecc65recursive_mux_generator30060__WIRE_procmux23732_CMP(\decoder-dec1___MUX_autopmuxtreecc65recursive_mux_generator30060__WIRE_procmux23732_CMP ),
    .__MUX_autopmuxtreecc65recursive_mux_generator30070__WIRE_procmux23726_CMP(\decoder-dec1___MUX_autopmuxtreecc65recursive_mux_generator30070__WIRE_procmux23726_CMP ),
    .__MUX_autopmuxtreecc65recursive_mux_generator30076__WIRE_autortlilcc2430Or30075(\decoder-dec1___MUX_autopmuxtreecc65recursive_mux_generator30076__WIRE_autortlilcc2430Or30075 ),
    .__MUX_autopmuxtreecc65recursive_mux_generator30080__WIRE_autortlilcc2403ReduceOr30079(\decoder-dec1___MUX_autopmuxtreecc65recursive_mux_generator30080__WIRE_autortlilcc2403ReduceOr30079 ),
    .__MUX_autopmuxtreecc65recursive_mux_generator30092__WIRE_autortlilcc2430Or30091(\decoder-dec1___MUX_autopmuxtreecc65recursive_mux_generator30092__WIRE_autortlilcc2430Or30091 ),
    .__MUX_autopmuxtreecc65recursive_mux_generator30112__WIRE_autortlilcc2430Or30111(\decoder-dec1___MUX_autopmuxtreecc65recursive_mux_generator30112__WIRE_autortlilcc2430Or30111 ),
    .__MUX_autopmuxtreecc65recursive_mux_generator30116__WIRE_autortlilcc2403ReduceOr30115(\decoder-dec1___MUX_autopmuxtreecc65recursive_mux_generator30116__WIRE_autortlilcc2403ReduceOr30115 ),
    .__MUX_autopmuxtreecc65recursive_mux_generator30132__WIRE_autortlilcc2430Or30131(\decoder-dec1___MUX_autopmuxtreecc65recursive_mux_generator30132__WIRE_autortlilcc2430Or30131 ),
    .__MUX_autopmuxtreecc65recursive_mux_generator30136__WIRE_autortlilcc2403ReduceOr30135(\decoder-dec1___MUX_autopmuxtreecc65recursive_mux_generator30136__WIRE_autortlilcc2403ReduceOr30135 ),
    .\__MUX_autopmuxtreecc65recursive_mux_generator30148__WIRE_eq/core/decoderv2103840_Y (\decoder-dec1___MUX_autopmuxtreecc65recursive_mux_generator30148__WIRE_eq/core/decoderv2103840_Y ),
    .__MUX_autopmuxtreecc65recursive_mux_generator30152__WIRE_autortlilcc2430Or30151(\decoder-dec1___MUX_autopmuxtreecc65recursive_mux_generator30152__WIRE_autortlilcc2430Or30151 ),
    .__MUX_autopmuxtreecc65recursive_mux_generator30156__WIRE_autortlilcc2403ReduceOr30155(\decoder-dec1___MUX_autopmuxtreecc65recursive_mux_generator30156__WIRE_autortlilcc2403ReduceOr30155 ),
    .__MUX_autopmuxtreecc65recursive_mux_generator30162__WIRE_procmux23669_CMP(\decoder-dec1___MUX_autopmuxtreecc65recursive_mux_generator30162__WIRE_procmux23669_CMP ),
    .__MUX_autopmuxtreecc65recursive_mux_generator30164__WIRE_procmux23667_CMP(\decoder-dec1___MUX_autopmuxtreecc65recursive_mux_generator30164__WIRE_procmux23667_CMP ),
    .__MUX_autopmuxtreecc65recursive_mux_generator30166__WIRE_procmux23670_CMP(\decoder-dec1___MUX_autopmuxtreecc65recursive_mux_generator30166__WIRE_procmux23670_CMP ),
    .__MUX_autopmuxtreecc65recursive_mux_generator30184__WIRE_autortlilcc2430Or30183(\decoder-dec1___MUX_autopmuxtreecc65recursive_mux_generator30184__WIRE_autortlilcc2430Or30183 ),
    .\__MUX_autopmuxtreecc65recursive_mux_generator30186__WIRE_eq/core/decoderv2133845_Y (\decoder-dec1___MUX_autopmuxtreecc65recursive_mux_generator30186__WIRE_eq/core/decoderv2133845_Y ),
    .\__MUX_autopmuxtreecc65recursive_mux_generator30188__WIRE_eq/core/decoderv2113841_Y (\decoder-dec1___MUX_autopmuxtreecc65recursive_mux_generator30188__WIRE_eq/core/decoderv2113841_Y ),
    .__MUX_autopmuxtreecc65recursive_mux_generator30192__WIRE_autortlilcc2430Or30191(\decoder-dec1___MUX_autopmuxtreecc65recursive_mux_generator30192__WIRE_autortlilcc2430Or30191 ),
    .__MUX_autopmuxtreecc65recursive_mux_generator30196__WIRE_autortlilcc2403ReduceOr30195(\decoder-dec1___MUX_autopmuxtreecc65recursive_mux_generator30196__WIRE_autortlilcc2403ReduceOr30195 ),
    .\__MUX_procmux23679__WIRE_eq/core/decoderv1363834_Y (\decoder-dec1___MUX_procmux23679__WIRE_eq/core/decoderv1363834_Y ),
    .\__MUX_ternary/core/decoderv1903837__WIRE_logic_and/core/decoderv1903836_Y (\decoder-dec1___MUX_ternary/core/decoderv1903837__WIRE_logic_and/core/decoderv1903836_Y ),
    .\__MUX_ternary/core/decoderv1913838__WIRE_inst (\decoder-dec1___MUX_ternary/core/decoderv1913838__WIRE_inst ),
    .alu_op(alu_op_1),
    .dmem_size(dmem_size_1),
    .dmem_type(dmem_type_1),
    .illegal_instruction(illegal_instruction_1),
    .imm_type(imm_type_1),
    .inst(inst1_if),
    .md_req_in_1_signed(md_req_in_1_signed_1),
    .md_req_in_2_signed(md_req_in_2_signed_1),
    .md_req_op(md_req_op_1),
    .md_req_out_sel(md_req_out_sel_1),
    .metaReset_decoder(metaReset),
    .rd(rd_1),
    .rs1(rs1_1),
    .rs2(rs2_1),
    .rs_ent(rs_ent_1),
    .src_a_sel(src_a_sel_1),
    .src_b_sel(src_b_sel_1),
    .uses_rs1(uses_rs1_1),
    .uses_rs2(uses_rs2_1),
    .wr_reg(wr_reg_1)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./core/pipeline.v:594.12-614.4" *)
  decoder dec2 (
    .__MUX_autopmuxtreecc65recursive_mux_generator29996__WIRE_procmux23725_CMP(\decoder-dec2___MUX_autopmuxtreecc65recursive_mux_generator29996__WIRE_procmux23725_CMP ),
    .__MUX_autopmuxtreecc65recursive_mux_generator30000__WIRE_autortlilcc2430Or29999(\decoder-dec2___MUX_autopmuxtreecc65recursive_mux_generator30000__WIRE_autortlilcc2430Or29999 ),
    .__MUX_autopmuxtreecc65recursive_mux_generator30006__WIRE_procmux23729_CMP(\decoder-dec2___MUX_autopmuxtreecc65recursive_mux_generator30006__WIRE_procmux23729_CMP ),
    .__MUX_autopmuxtreecc65recursive_mux_generator30008__WIRE_procmux23723_CMP(\decoder-dec2___MUX_autopmuxtreecc65recursive_mux_generator30008__WIRE_procmux23723_CMP ),
    .__MUX_autopmuxtreecc65recursive_mux_generator30010__WIRE_procmux23722_CMP(\decoder-dec2___MUX_autopmuxtreecc65recursive_mux_generator30010__WIRE_procmux23722_CMP ),
    .\__MUX_autopmuxtreecc65recursive_mux_generator30020__WIRE_eq/core/decoderv1903835_Y (\decoder-dec2___MUX_autopmuxtreecc65recursive_mux_generator30020__WIRE_eq/core/decoderv1903835_Y ),
    .__MUX_autopmuxtreecc65recursive_mux_generator30022__WIRE_procmux23699_CMP(\decoder-dec2___MUX_autopmuxtreecc65recursive_mux_generator30022__WIRE_procmux23699_CMP ),
    .__MUX_autopmuxtreecc65recursive_mux_generator30028__WIRE_autortlilcc2430Or30027(\decoder-dec2___MUX_autopmuxtreecc65recursive_mux_generator30028__WIRE_autortlilcc2430Or30027 ),
    .__MUX_autopmuxtreecc65recursive_mux_generator30052__WIRE_autortlilcc2430Or30051(\decoder-dec2___MUX_autopmuxtreecc65recursive_mux_generator30052__WIRE_autortlilcc2430Or30051 ),
    .__MUX_autopmuxtreecc65recursive_mux_generator30060__WIRE_procmux23732_CMP(\decoder-dec2___MUX_autopmuxtreecc65recursive_mux_generator30060__WIRE_procmux23732_CMP ),
    .__MUX_autopmuxtreecc65recursive_mux_generator30070__WIRE_procmux23726_CMP(\decoder-dec2___MUX_autopmuxtreecc65recursive_mux_generator30070__WIRE_procmux23726_CMP ),
    .__MUX_autopmuxtreecc65recursive_mux_generator30076__WIRE_autortlilcc2430Or30075(\decoder-dec2___MUX_autopmuxtreecc65recursive_mux_generator30076__WIRE_autortlilcc2430Or30075 ),
    .__MUX_autopmuxtreecc65recursive_mux_generator30080__WIRE_autortlilcc2403ReduceOr30079(\decoder-dec2___MUX_autopmuxtreecc65recursive_mux_generator30080__WIRE_autortlilcc2403ReduceOr30079 ),
    .__MUX_autopmuxtreecc65recursive_mux_generator30092__WIRE_autortlilcc2430Or30091(\decoder-dec2___MUX_autopmuxtreecc65recursive_mux_generator30092__WIRE_autortlilcc2430Or30091 ),
    .__MUX_autopmuxtreecc65recursive_mux_generator30112__WIRE_autortlilcc2430Or30111(\decoder-dec2___MUX_autopmuxtreecc65recursive_mux_generator30112__WIRE_autortlilcc2430Or30111 ),
    .__MUX_autopmuxtreecc65recursive_mux_generator30116__WIRE_autortlilcc2403ReduceOr30115(\decoder-dec2___MUX_autopmuxtreecc65recursive_mux_generator30116__WIRE_autortlilcc2403ReduceOr30115 ),
    .__MUX_autopmuxtreecc65recursive_mux_generator30132__WIRE_autortlilcc2430Or30131(\decoder-dec2___MUX_autopmuxtreecc65recursive_mux_generator30132__WIRE_autortlilcc2430Or30131 ),
    .__MUX_autopmuxtreecc65recursive_mux_generator30136__WIRE_autortlilcc2403ReduceOr30135(\decoder-dec2___MUX_autopmuxtreecc65recursive_mux_generator30136__WIRE_autortlilcc2403ReduceOr30135 ),
    .\__MUX_autopmuxtreecc65recursive_mux_generator30148__WIRE_eq/core/decoderv2103840_Y (\decoder-dec2___MUX_autopmuxtreecc65recursive_mux_generator30148__WIRE_eq/core/decoderv2103840_Y ),
    .__MUX_autopmuxtreecc65recursive_mux_generator30152__WIRE_autortlilcc2430Or30151(\decoder-dec2___MUX_autopmuxtreecc65recursive_mux_generator30152__WIRE_autortlilcc2430Or30151 ),
    .__MUX_autopmuxtreecc65recursive_mux_generator30156__WIRE_autortlilcc2403ReduceOr30155(\decoder-dec2___MUX_autopmuxtreecc65recursive_mux_generator30156__WIRE_autortlilcc2403ReduceOr30155 ),
    .__MUX_autopmuxtreecc65recursive_mux_generator30162__WIRE_procmux23669_CMP(\decoder-dec2___MUX_autopmuxtreecc65recursive_mux_generator30162__WIRE_procmux23669_CMP ),
    .__MUX_autopmuxtreecc65recursive_mux_generator30164__WIRE_procmux23667_CMP(\decoder-dec2___MUX_autopmuxtreecc65recursive_mux_generator30164__WIRE_procmux23667_CMP ),
    .__MUX_autopmuxtreecc65recursive_mux_generator30166__WIRE_procmux23670_CMP(\decoder-dec2___MUX_autopmuxtreecc65recursive_mux_generator30166__WIRE_procmux23670_CMP ),
    .__MUX_autopmuxtreecc65recursive_mux_generator30184__WIRE_autortlilcc2430Or30183(\decoder-dec2___MUX_autopmuxtreecc65recursive_mux_generator30184__WIRE_autortlilcc2430Or30183 ),
    .\__MUX_autopmuxtreecc65recursive_mux_generator30186__WIRE_eq/core/decoderv2133845_Y (\decoder-dec2___MUX_autopmuxtreecc65recursive_mux_generator30186__WIRE_eq/core/decoderv2133845_Y ),
    .\__MUX_autopmuxtreecc65recursive_mux_generator30188__WIRE_eq/core/decoderv2113841_Y (\decoder-dec2___MUX_autopmuxtreecc65recursive_mux_generator30188__WIRE_eq/core/decoderv2113841_Y ),
    .__MUX_autopmuxtreecc65recursive_mux_generator30192__WIRE_autortlilcc2430Or30191(\decoder-dec2___MUX_autopmuxtreecc65recursive_mux_generator30192__WIRE_autortlilcc2430Or30191 ),
    .__MUX_autopmuxtreecc65recursive_mux_generator30196__WIRE_autortlilcc2403ReduceOr30195(\decoder-dec2___MUX_autopmuxtreecc65recursive_mux_generator30196__WIRE_autortlilcc2403ReduceOr30195 ),
    .\__MUX_procmux23679__WIRE_eq/core/decoderv1363834_Y (\decoder-dec2___MUX_procmux23679__WIRE_eq/core/decoderv1363834_Y ),
    .\__MUX_ternary/core/decoderv1903837__WIRE_logic_and/core/decoderv1903836_Y (\decoder-dec2___MUX_ternary/core/decoderv1903837__WIRE_logic_and/core/decoderv1903836_Y ),
    .\__MUX_ternary/core/decoderv1913838__WIRE_inst (\decoder-dec2___MUX_ternary/core/decoderv1913838__WIRE_inst ),
    .alu_op(alu_op_2),
    .dmem_size(dmem_size_2),
    .dmem_type(dmem_type_2),
    .illegal_instruction(illegal_instruction_2),
    .imm_type(imm_type_2),
    .inst(inst2_if),
    .md_req_in_1_signed(md_req_in_1_signed_2),
    .md_req_in_2_signed(md_req_in_2_signed_2),
    .md_req_op(md_req_op_2),
    .md_req_out_sel(md_req_out_sel_2),
    .metaReset_decoder(metaReset),
    .rd(rd_2),
    .rs1(rs1_2),
    .rs2(rs2_2),
    .rs_ent(rs_ent_2),
    .src_a_sel(src_a_sel_2),
    .src_b_sel(src_b_sel_2),
    .uses_rs1(uses_rs1_2),
    .uses_rs2(uses_rs2_2),
    .wr_reg(wr_reg_2)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./core/pipeline.v:1790.15-1808.9" *)
  exunit_mul genbu (
    .clk(clk),
    .dstval(buf_dstval_mul),
    .ex_src1(buf_ex_src1_mul),
    .ex_src2(buf_ex_src2_mul),
    .issue(issue_mul),
    .kill_speculative(kill_speculative_mul),
    .metaReset_exunit_mul(metaReset),
    .\multiplier-bob___MUX_ternary/core/multiplierv607843__WIRE_sel_lohi (\exunit_mul-genbu_multiplier-bob___MUX_ternary/core/multiplierv607843__WIRE_sel_lohi ),
    .\multiplier-bob_mux_4x1-mxres___MUX_autopmuxtreecc65recursive_mux_generator30222__WIRE_procmux28406_CMP (\exunit_mul-genbu_multiplier-bob_mux_4x1-mxres___MUX_autopmuxtreecc65recursive_mux_generator30222__WIRE_procmux28406_CMP ),
    .\multiplier-bob_mux_4x1-mxres___MUX_autopmuxtreecc65recursive_mux_generator30224__WIRE_procmux28408_CMP (\exunit_mul-genbu_multiplier-bob_mux_4x1-mxres___MUX_autopmuxtreecc65recursive_mux_generator30224__WIRE_procmux28408_CMP ),
    .\multiplier-bob_mux_4x1-mxres___MUX_autopmuxtreecc65recursive_mux_generator30228__WIRE_autortlilcc2430Or30227 (\exunit_mul-genbu_multiplier-bob_mux_4x1-mxres___MUX_autopmuxtreecc65recursive_mux_generator30228__WIRE_autortlilcc2430Or30227 ),
    .prmiss(kill_DP),
    .reset(reset),
    .result(result_mul),
    .rob_we(robwe_mul),
    .rrf_we(rrfwe_mul),
    .sel_lohi(buf_sel_lohi_mul),
    .specbit(buf_specbit_mul),
    .spectag(buf_spectag_mul),
    .spectagfix(spectagfix),
    .src1_signed(buf_src1_signed_mul),
    .src2_signed(buf_src2_signed_mul)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./core/pipeline.v:1013.12-1017.7" *)
  imm_gen immgen1 (
    .__MUX_autopmuxtreecc65recursive_mux_generator30198__WIRE_procmux23951_CMP(\imm_gen-immgen1___MUX_autopmuxtreecc65recursive_mux_generator30198__WIRE_procmux23951_CMP ),
    .__MUX_autopmuxtreecc65recursive_mux_generator30200__WIRE_procmux23953_CMP(\imm_gen-immgen1___MUX_autopmuxtreecc65recursive_mux_generator30200__WIRE_procmux23953_CMP ),
    .__MUX_autopmuxtreecc65recursive_mux_generator30204__WIRE_autortlilcc2430Or30203(\imm_gen-immgen1___MUX_autopmuxtreecc65recursive_mux_generator30204__WIRE_autortlilcc2430Or30203 ),
    .imm(imm1),
    .imm_type(imm_type_1_id),
    .inst(inst1_id),
    .metaReset_imm_gen(metaReset)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./core/pipeline.v:1019.12-1023.7" *)
  imm_gen immgen2 (
    .__MUX_autopmuxtreecc65recursive_mux_generator30198__WIRE_procmux23951_CMP(\imm_gen-immgen2___MUX_autopmuxtreecc65recursive_mux_generator30198__WIRE_procmux23951_CMP ),
    .__MUX_autopmuxtreecc65recursive_mux_generator30200__WIRE_procmux23953_CMP(\imm_gen-immgen2___MUX_autopmuxtreecc65recursive_mux_generator30200__WIRE_procmux23953_CMP ),
    .__MUX_autopmuxtreecc65recursive_mux_generator30204__WIRE_autortlilcc2430Or30203(\imm_gen-immgen2___MUX_autopmuxtreecc65recursive_mux_generator30204__WIRE_autortlilcc2430Or30203 ),
    .imm(imm2),
    .imm_type(imm_type_2_id),
    .inst(inst2_id),
    .metaReset_imm_gen(metaReset)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./core/pipeline.v:1115.19-1122.8" *)
  oldest_finder8 isunt_alu1 (
    .entvec(24'hfac688),
    .metaReset_oldest_finder8(metaReset),
    .oldent(issueent_alu1),
    .oldval(entval_alu1),
    .\paramod77a63bcc04b3cdcea8fdcca892dc5f720f2e7465oldest_finder2-ofmas___MUX_ternary/core/oldest_finderv207774__WIRE_lt/core/oldest_finderv207773_Y (\oldest_finder8-isunt_alu1_paramod77a63bcc04b3cdcea8fdcca892dc5f720f2e7465oldest_finder2-ofmas___MUX_ternary/core/oldest_finderv207774__WIRE_lt/core/oldest_finderv207773_Y ),
    .\paramod77a63bcc04b3cdcea8fdcca892dc5f720f2e7465oldest_finder4-of4_1_paramod77a63bcc04b3cdcea8fdcca892dc5f720f2e7465oldest_finder2-of2_1___MUX_ternary/core/oldest_finderv207774__WIRE_lt/core/oldest_finderv207773_Y (\oldest_finder8-isunt_alu1_paramod77a63bcc04b3cdcea8fdcca892dc5f720f2e7465oldest_finder4-of4_1_paramod77a63bcc04b3cdcea8fdcca892dc5f720f2e7465oldest_finder2-of2_1___MUX_ternary/core/oldest_finderv207774__WIRE_lt/core/oldest_finderv207773_Y ),
    .\paramod77a63bcc04b3cdcea8fdcca892dc5f720f2e7465oldest_finder4-of4_1_paramod77a63bcc04b3cdcea8fdcca892dc5f720f2e7465oldest_finder2-of2_2___MUX_ternary/core/oldest_finderv207774__WIRE_lt/core/oldest_finderv207773_Y (\oldest_finder8-isunt_alu1_paramod77a63bcc04b3cdcea8fdcca892dc5f720f2e7465oldest_finder4-of4_1_paramod77a63bcc04b3cdcea8fdcca892dc5f720f2e7465oldest_finder2-of2_2___MUX_ternary/core/oldest_finderv207774__WIRE_lt/core/oldest_finderv207773_Y ),
    .\paramod77a63bcc04b3cdcea8fdcca892dc5f720f2e7465oldest_finder4-of4_1_paramod77a63bcc04b3cdcea8fdcca892dc5f720f2e7465oldest_finder2-ofmas___MUX_ternary/core/oldest_finderv207774__WIRE_lt/core/oldest_finderv207773_Y (\oldest_finder8-isunt_alu1_paramod77a63bcc04b3cdcea8fdcca892dc5f720f2e7465oldest_finder4-of4_1_paramod77a63bcc04b3cdcea8fdcca892dc5f720f2e7465oldest_finder2-ofmas___MUX_ternary/core/oldest_finderv207774__WIRE_lt/core/oldest_finderv207773_Y ),
    .\paramod77a63bcc04b3cdcea8fdcca892dc5f720f2e7465oldest_finder4-of4_2_paramod77a63bcc04b3cdcea8fdcca892dc5f720f2e7465oldest_finder2-of2_1___MUX_ternary/core/oldest_finderv207774__WIRE_lt/core/oldest_finderv207773_Y (\oldest_finder8-isunt_alu1_paramod77a63bcc04b3cdcea8fdcca892dc5f720f2e7465oldest_finder4-of4_2_paramod77a63bcc04b3cdcea8fdcca892dc5f720f2e7465oldest_finder2-of2_1___MUX_ternary/core/oldest_finderv207774__WIRE_lt/core/oldest_finderv207773_Y ),
    .\paramod77a63bcc04b3cdcea8fdcca892dc5f720f2e7465oldest_finder4-of4_2_paramod77a63bcc04b3cdcea8fdcca892dc5f720f2e7465oldest_finder2-of2_2___MUX_ternary/core/oldest_finderv207774__WIRE_lt/core/oldest_finderv207773_Y (\oldest_finder8-isunt_alu1_paramod77a63bcc04b3cdcea8fdcca892dc5f720f2e7465oldest_finder4-of4_2_paramod77a63bcc04b3cdcea8fdcca892dc5f720f2e7465oldest_finder2-of2_2___MUX_ternary/core/oldest_finderv207774__WIRE_lt/core/oldest_finderv207773_Y ),
    .\paramod77a63bcc04b3cdcea8fdcca892dc5f720f2e7465oldest_finder4-of4_2_paramod77a63bcc04b3cdcea8fdcca892dc5f720f2e7465oldest_finder2-ofmas___MUX_ternary/core/oldest_finderv207774__WIRE_lt/core/oldest_finderv207773_Y (\oldest_finder8-isunt_alu1_paramod77a63bcc04b3cdcea8fdcca892dc5f720f2e7465oldest_finder4-of4_2_paramod77a63bcc04b3cdcea8fdcca892dc5f720f2e7465oldest_finder2-ofmas___MUX_ternary/core/oldest_finderv207774__WIRE_lt/core/oldest_finderv207773_Y ),
    .valvec(histvect1)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./core/pipeline.v:1124.19-1131.8" *)
  oldest_finder8 isunt_alu2 (
    .entvec(24'hfac688),
    .metaReset_oldest_finder8(metaReset),
    .oldent(issueent_alu2),
    .oldval(entval_alu2),
    .\paramod77a63bcc04b3cdcea8fdcca892dc5f720f2e7465oldest_finder2-ofmas___MUX_ternary/core/oldest_finderv207774__WIRE_lt/core/oldest_finderv207773_Y (\oldest_finder8-isunt_alu2_paramod77a63bcc04b3cdcea8fdcca892dc5f720f2e7465oldest_finder2-ofmas___MUX_ternary/core/oldest_finderv207774__WIRE_lt/core/oldest_finderv207773_Y ),
    .\paramod77a63bcc04b3cdcea8fdcca892dc5f720f2e7465oldest_finder4-of4_1_paramod77a63bcc04b3cdcea8fdcca892dc5f720f2e7465oldest_finder2-of2_1___MUX_ternary/core/oldest_finderv207774__WIRE_lt/core/oldest_finderv207773_Y (\oldest_finder8-isunt_alu2_paramod77a63bcc04b3cdcea8fdcca892dc5f720f2e7465oldest_finder4-of4_1_paramod77a63bcc04b3cdcea8fdcca892dc5f720f2e7465oldest_finder2-of2_1___MUX_ternary/core/oldest_finderv207774__WIRE_lt/core/oldest_finderv207773_Y ),
    .\paramod77a63bcc04b3cdcea8fdcca892dc5f720f2e7465oldest_finder4-of4_1_paramod77a63bcc04b3cdcea8fdcca892dc5f720f2e7465oldest_finder2-of2_2___MUX_ternary/core/oldest_finderv207774__WIRE_lt/core/oldest_finderv207773_Y (\oldest_finder8-isunt_alu2_paramod77a63bcc04b3cdcea8fdcca892dc5f720f2e7465oldest_finder4-of4_1_paramod77a63bcc04b3cdcea8fdcca892dc5f720f2e7465oldest_finder2-of2_2___MUX_ternary/core/oldest_finderv207774__WIRE_lt/core/oldest_finderv207773_Y ),
    .\paramod77a63bcc04b3cdcea8fdcca892dc5f720f2e7465oldest_finder4-of4_1_paramod77a63bcc04b3cdcea8fdcca892dc5f720f2e7465oldest_finder2-ofmas___MUX_ternary/core/oldest_finderv207774__WIRE_lt/core/oldest_finderv207773_Y (\oldest_finder8-isunt_alu2_paramod77a63bcc04b3cdcea8fdcca892dc5f720f2e7465oldest_finder4-of4_1_paramod77a63bcc04b3cdcea8fdcca892dc5f720f2e7465oldest_finder2-ofmas___MUX_ternary/core/oldest_finderv207774__WIRE_lt/core/oldest_finderv207773_Y ),
    .\paramod77a63bcc04b3cdcea8fdcca892dc5f720f2e7465oldest_finder4-of4_2_paramod77a63bcc04b3cdcea8fdcca892dc5f720f2e7465oldest_finder2-of2_1___MUX_ternary/core/oldest_finderv207774__WIRE_lt/core/oldest_finderv207773_Y (\oldest_finder8-isunt_alu2_paramod77a63bcc04b3cdcea8fdcca892dc5f720f2e7465oldest_finder4-of4_2_paramod77a63bcc04b3cdcea8fdcca892dc5f720f2e7465oldest_finder2-of2_1___MUX_ternary/core/oldest_finderv207774__WIRE_lt/core/oldest_finderv207773_Y ),
    .\paramod77a63bcc04b3cdcea8fdcca892dc5f720f2e7465oldest_finder4-of4_2_paramod77a63bcc04b3cdcea8fdcca892dc5f720f2e7465oldest_finder2-of2_2___MUX_ternary/core/oldest_finderv207774__WIRE_lt/core/oldest_finderv207773_Y (\oldest_finder8-isunt_alu2_paramod77a63bcc04b3cdcea8fdcca892dc5f720f2e7465oldest_finder4-of4_2_paramod77a63bcc04b3cdcea8fdcca892dc5f720f2e7465oldest_finder2-of2_2___MUX_ternary/core/oldest_finderv207774__WIRE_lt/core/oldest_finderv207773_Y ),
    .\paramod77a63bcc04b3cdcea8fdcca892dc5f720f2e7465oldest_finder4-of4_2_paramod77a63bcc04b3cdcea8fdcca892dc5f720f2e7465oldest_finder2-ofmas___MUX_ternary/core/oldest_finderv207774__WIRE_lt/core/oldest_finderv207773_Y (\oldest_finder8-isunt_alu2_paramod77a63bcc04b3cdcea8fdcca892dc5f720f2e7465oldest_finder4-of4_2_paramod77a63bcc04b3cdcea8fdcca892dc5f720f2e7465oldest_finder2-ofmas___MUX_ternary/core/oldest_finderv207774__WIRE_lt/core/oldest_finderv207773_Y ),
    .valvec(histvect2)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./core/pipeline.v:1498.20-1502.11" *)
  \$paramod$de2373433880a154f8779c4942cbe3ef115611dd\prioenc  isunt_mul (
    .__MUX_procmux26051__WIRE_in(\paramodde2373433880a154f8779c4942cbe3ef115611ddprioenc-isunt_mul___MUX_procmux26051__WIRE_in ),
    .en(issuevalid_mul),
    .in(_059_),
    .metaReset_paramodde2373433880a154f8779c4942cbe3ef115611ddprioenc(metaReset),
    .out(issueent_mul)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./core/pipeline.v:1839.18-1862.11" *)
  exunit_branch kirin (
    .\__MUX_ternary/core/exunit_branchv34905__WIRE_eq/core/exunit_branchv34904_Y (\exunit_branch-kirin___MUX_ternary/core/exunit_branchv34905__WIRE_eq/core/exunit_branchv34904_Y ),
    .\__MUX_ternary/core/exunit_branchv42912__WIRE_brcond (\exunit_branch-kirin___MUX_ternary/core/exunit_branchv42912__WIRE_brcond ),
    .\__MUX_ternary/core/exunit_branchv43914__WIRE_eq/core/exunit_branchv43913_Y (\exunit_branch-kirin___MUX_ternary/core/exunit_branchv43914__WIRE_eq/core/exunit_branchv43913_Y ),
    .\__MUX_ternary/core/exunit_branchv45919__WIRE_logic_or/core/exunit_branchv45918_Y (\exunit_branch-kirin___MUX_ternary/core/exunit_branchv45919__WIRE_logic_or/core/exunit_branchv45918_Y ),
    .\alu-comparator___MUX_autopmuxtreecc65recursive_mux_generator30268__WIRE_procmux28907_CMP (\exunit_branch-kirin_alu-comparator___MUX_autopmuxtreecc65recursive_mux_generator30268__WIRE_procmux28907_CMP ),
    .\alu-comparator___MUX_autopmuxtreecc65recursive_mux_generator30270__WIRE_procmux28906_CMP (\exunit_branch-kirin_alu-comparator___MUX_autopmuxtreecc65recursive_mux_generator30270__WIRE_procmux28906_CMP ),
    .\alu-comparator___MUX_autopmuxtreecc65recursive_mux_generator30272__WIRE_procmux28909_CMP (\exunit_branch-kirin_alu-comparator___MUX_autopmuxtreecc65recursive_mux_generator30272__WIRE_procmux28909_CMP ),
    .\alu-comparator___MUX_autopmuxtreecc65recursive_mux_generator30274__WIRE_procmux28911_CMP (\exunit_branch-kirin_alu-comparator___MUX_autopmuxtreecc65recursive_mux_generator30274__WIRE_procmux28911_CMP ),
    .\alu-comparator___MUX_autopmuxtreecc65recursive_mux_generator30278__WIRE_autortlilcc2430Or30277 (\exunit_branch-kirin_alu-comparator___MUX_autopmuxtreecc65recursive_mux_generator30278__WIRE_autortlilcc2430Or30277 ),
    .\alu-comparator___MUX_autopmuxtreecc65recursive_mux_generator30282__WIRE_autortlilcc2403ReduceOr30281 (\exunit_branch-kirin_alu-comparator___MUX_autopmuxtreecc65recursive_mux_generator30282__WIRE_autortlilcc2403ReduceOr30281 ),
    .\alu-comparator___MUX_autopmuxtreecc65recursive_mux_generator30284__WIRE_procmux28913_CMP (\exunit_branch-kirin_alu-comparator___MUX_autopmuxtreecc65recursive_mux_generator30284__WIRE_procmux28913_CMP ),
    .\alu-comparator___MUX_autopmuxtreecc65recursive_mux_generator30286__WIRE_procmux28915_CMP (\exunit_branch-kirin_alu-comparator___MUX_autopmuxtreecc65recursive_mux_generator30286__WIRE_procmux28915_CMP ),
    .\alu-comparator___MUX_autopmuxtreecc65recursive_mux_generator30290__WIRE_autortlilcc2430Or30289 (\exunit_branch-kirin_alu-comparator___MUX_autopmuxtreecc65recursive_mux_generator30290__WIRE_autortlilcc2430Or30289 ),
    .\alu-comparator___MUX_autopmuxtreecc65recursive_mux_generator30292__WIRE_procmux28917_CMP (\exunit_branch-kirin_alu-comparator___MUX_autopmuxtreecc65recursive_mux_generator30292__WIRE_procmux28917_CMP ),
    .\alu-comparator___MUX_autopmuxtreecc65recursive_mux_generator30294__WIRE_procmux28919_CMP (\exunit_branch-kirin_alu-comparator___MUX_autopmuxtreecc65recursive_mux_generator30294__WIRE_procmux28919_CMP ),
    .\alu-comparator___MUX_autopmuxtreecc65recursive_mux_generator30298__WIRE_autortlilcc2430Or30297 (\exunit_branch-kirin_alu-comparator___MUX_autopmuxtreecc65recursive_mux_generator30298__WIRE_autortlilcc2430Or30297 ),
    .\alu-comparator___MUX_autopmuxtreecc65recursive_mux_generator30302__WIRE_autortlilcc2403ReduceOr30301 (\exunit_branch-kirin_alu-comparator___MUX_autopmuxtreecc65recursive_mux_generator30302__WIRE_autortlilcc2403ReduceOr30301 ),
    .\alu-comparator___MUX_autopmuxtreecc65recursive_mux_generator30306__WIRE_autortlilcc2403ReduceOr30305 (\exunit_branch-kirin_alu-comparator___MUX_autopmuxtreecc65recursive_mux_generator30306__WIRE_autortlilcc2403ReduceOr30305 ),
    .alu_op(buf_alu_op_branch),
    .brcond(brcond),
    .clk(clk),
    .dstval(buf_dstval_branch),
    .ex_src1(buf_ex_src1_branch),
    .ex_src2(buf_ex_src2_branch),
    .imm(buf_imm_branch),
    .issue(issue_branch),
    .jmpaddr(jmpaddr),
    .jmpaddr_taken(jmpaddr_taken),
    .metaReset_exunit_branch(metaReset),
    .opcode(buf_opcode_branch),
    .pc(buf_pc_branch),
    .praddr(buf_praddr_branch),
    .prmiss(kill_DP),
    .prsuccess(prsuccess),
    .reset(reset),
    .result(result_branch),
    .rob_we(robwe_branch),
    .rrf_we(rrfwe_branch),
    .specbit(buf_specbit_branch),
    .spectag(buf_spectag_branch),
    .tagregfix(tagregfix)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./core/pipeline.v:1865.30-1878.8" *)
  miss_prediction_fix_table mpft (
    .__MUX_procmux27353__WIRE_prsuccess(\miss_prediction_fix_table-mpft___MUX_procmux27353__WIRE_prsuccess ),
    .\__MUX_ternary/core/mpftv101848__WIRE_eq/core/mpftv101847_Y (\miss_prediction_fix_table-mpft___MUX_ternary/core/mpftv101848__WIRE_eq/core/mpftv101847_Y ),
    .\__MUX_ternary/core/mpftv104858__WIRE_logic_or/core/mpftv104854_Y (\miss_prediction_fix_table-mpft___MUX_ternary/core/mpftv104858__WIRE_logic_or/core/mpftv104854_Y ),
    .\__MUX_ternary/core/mpftv106856__WIRE_eq/core/mpftv106855_Y (\miss_prediction_fix_table-mpft___MUX_ternary/core/mpftv106856__WIRE_eq/core/mpftv106855_Y ),
    .\__MUX_ternary/core/mpftv107865__WIRE_logic_or/core/mpftv107861_Y (\miss_prediction_fix_table-mpft___MUX_ternary/core/mpftv107865__WIRE_logic_or/core/mpftv107861_Y ),
    .\__MUX_ternary/core/mpftv109863__WIRE_eq/core/mpftv109862_Y (\miss_prediction_fix_table-mpft___MUX_ternary/core/mpftv109863__WIRE_eq/core/mpftv109862_Y ),
    .\__MUX_ternary/core/mpftv112868__WIRE_prsuccess_tag (\miss_prediction_fix_table-mpft___MUX_ternary/core/mpftv112868__WIRE_prsuccess_tag ),
    .\__MUX_ternary/core/mpftv129882__WIRE_setspec1_en (\miss_prediction_fix_table-mpft___MUX_ternary/core/mpftv129882__WIRE_setspec1_en ),
    .\__MUX_ternary/core/mpftv130885__WIRE_setspec2_en (\miss_prediction_fix_table-mpft___MUX_ternary/core/mpftv130885__WIRE_setspec2_en ),
    .\__MUX_ternary/core/mpftv72798__WIRE_logic_or/core/mpftv72794_Y (\miss_prediction_fix_table-mpft___MUX_ternary/core/mpftv72798__WIRE_logic_or/core/mpftv72794_Y ),
    .\__MUX_ternary/core/mpftv74796__WIRE_eq/core/mpftv74795_Y (\miss_prediction_fix_table-mpft___MUX_ternary/core/mpftv74796__WIRE_eq/core/mpftv74795_Y ),
    .\__MUX_ternary/core/mpftv75805__WIRE_logic_or/core/mpftv75801_Y (\miss_prediction_fix_table-mpft___MUX_ternary/core/mpftv75805__WIRE_logic_or/core/mpftv75801_Y ),
    .\__MUX_ternary/core/mpftv77803__WIRE_eq/core/mpftv77802_Y (\miss_prediction_fix_table-mpft___MUX_ternary/core/mpftv77803__WIRE_eq/core/mpftv77802_Y ),
    .\__MUX_ternary/core/mpftv80813__WIRE_logic_or/core/mpftv80809_Y (\miss_prediction_fix_table-mpft___MUX_ternary/core/mpftv80813__WIRE_logic_or/core/mpftv80809_Y ),
    .\__MUX_ternary/core/mpftv82811__WIRE_eq/core/mpftv82810_Y (\miss_prediction_fix_table-mpft___MUX_ternary/core/mpftv82811__WIRE_eq/core/mpftv82810_Y ),
    .\__MUX_ternary/core/mpftv83820__WIRE_logic_or/core/mpftv83816_Y (\miss_prediction_fix_table-mpft___MUX_ternary/core/mpftv83820__WIRE_logic_or/core/mpftv83816_Y ),
    .\__MUX_ternary/core/mpftv85818__WIRE_eq/core/mpftv85817_Y (\miss_prediction_fix_table-mpft___MUX_ternary/core/mpftv85818__WIRE_eq/core/mpftv85817_Y ),
    .\__MUX_ternary/core/mpftv88828__WIRE_logic_or/core/mpftv88824_Y (\miss_prediction_fix_table-mpft___MUX_ternary/core/mpftv88828__WIRE_logic_or/core/mpftv88824_Y ),
    .\__MUX_ternary/core/mpftv90826__WIRE_eq/core/mpftv90825_Y (\miss_prediction_fix_table-mpft___MUX_ternary/core/mpftv90826__WIRE_eq/core/mpftv90825_Y ),
    .\__MUX_ternary/core/mpftv91835__WIRE_logic_or/core/mpftv91831_Y (\miss_prediction_fix_table-mpft___MUX_ternary/core/mpftv91835__WIRE_logic_or/core/mpftv91831_Y ),
    .\__MUX_ternary/core/mpftv93833__WIRE_eq/core/mpftv93832_Y (\miss_prediction_fix_table-mpft___MUX_ternary/core/mpftv93833__WIRE_eq/core/mpftv93832_Y ),
    .\__MUX_ternary/core/mpftv96843__WIRE_logic_or/core/mpftv96839_Y (\miss_prediction_fix_table-mpft___MUX_ternary/core/mpftv96843__WIRE_logic_or/core/mpftv96839_Y ),
    .\__MUX_ternary/core/mpftv98841__WIRE_eq/core/mpftv98840_Y (\miss_prediction_fix_table-mpft___MUX_ternary/core/mpftv98841__WIRE_eq/core/mpftv98840_Y ),
    .\__MUX_ternary/core/mpftv99850__WIRE_logic_or/core/mpftv99846_Y (\miss_prediction_fix_table-mpft___MUX_ternary/core/mpftv99850__WIRE_logic_or/core/mpftv99846_Y ),
    .clk(clk),
    .metaReset_miss_prediction_fix_table(metaReset),
    .mpft_valid(mpft_valid),
    .mpft_value(spectagfix),
    .prmiss(kill_DP),
    .prsuccess(prsuccess),
    .prsuccess_tag(buf_spectag_branch),
    .reset(reset),
    .setspec1_en(_019_),
    .setspec1_tag(sptag1),
    .setspec2_en(_021_),
    .setspec2_tag(sptag2),
    .\tag_decoder-td___MUX_autopmuxtreecc65recursive_mux_generator30234__WIRE_procmux28508_CMP (\miss_prediction_fix_table-mpft_tag_decoder-td___MUX_autopmuxtreecc65recursive_mux_generator30234__WIRE_procmux28508_CMP ),
    .\tag_decoder-td___MUX_autopmuxtreecc65recursive_mux_generator30236__WIRE_procmux28511_CMP (\miss_prediction_fix_table-mpft_tag_decoder-td___MUX_autopmuxtreecc65recursive_mux_generator30236__WIRE_procmux28511_CMP ),
    .\tag_decoder-td___MUX_autopmuxtreecc65recursive_mux_generator30238__WIRE_procmux28510_CMP (\miss_prediction_fix_table-mpft_tag_decoder-td___MUX_autopmuxtreecc65recursive_mux_generator30238__WIRE_procmux28510_CMP ),
    .\tag_decoder-td___MUX_autopmuxtreecc65recursive_mux_generator30242__WIRE_autortlilcc2430Or30241 (\miss_prediction_fix_table-mpft_tag_decoder-td___MUX_autopmuxtreecc65recursive_mux_generator30242__WIRE_autortlilcc2430Or30241 ),
    .value_addr(buf_spectag_branch)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./core/pipeline.v:494.16-515.11" *)
  pipeline_if pipe_if (
    .\__MUX_ternary/core/pipeline_ifv303876__WIRE_logic_and/core/pipeline_ifv303872_Y (\pipeline_if-pipe_if___MUX_ternary/core/pipeline_ifv303876__WIRE_logic_and/core/pipeline_ifv303872_Y ),
    .\__MUX_ternary/core/pipeline_ifv313875__WIRE_invalid2 (\pipeline_if-pipe_if___MUX_ternary/core/pipeline_ifv313875__WIRE_invalid2 ),
    .bhr(bhr),
    .\btb-brtbl___MUX_ternary/core/btbv203914__WIRE_logic_and/core/btbv203913_Y (\pipeline_if-pipe_if_btb-brtbl___MUX_ternary/core/btbv203914__WIRE_logic_and/core/btbv203913_Y ),
    .\btb-brtbl___MUX_ternary/core/btbv223920__WIRE_logic_and/core/btbv223919_Y (\pipeline_if-pipe_if_btb-brtbl___MUX_ternary/core/btbv223920__WIRE_logic_and/core/btbv223919_Y ),
    .\btb-brtbl_paramod5ca72239c21c6e1a96d2417a6b71c0cb7eaf615aram_sync_1r1w-bia___MUX_procmux28397__WIRE_we (\pipeline_if-pipe_if_btb-brtbl_paramod5ca72239c21c6e1a96d2417a6b71c0cb7eaf615aram_sync_1r1w-bia___MUX_procmux28397__WIRE_we ),
    .\btb-brtbl_paramod5ca72239c21c6e1a96d2417a6b71c0cb7eaf615aram_sync_1r1w-bta___MUX_procmux28397__WIRE_we (\pipeline_if-pipe_if_btb-brtbl_paramod5ca72239c21c6e1a96d2417a6b71c0cb7eaf615aram_sync_1r1w-bta___MUX_procmux28397__WIRE_we ),
    .btb_jmpdst(jmpaddr_combranch),
    .btbpht_pc(pc_combranch),
    .btbpht_we(combranch),
    .clk(clk),
    .\gshare_predictor-gsh___MUX_procmux23581__WIRE_and/core/gsharev1053893_Y (\pipeline_if-pipe_if_gshare_predictor-gsh___MUX_procmux23581__WIRE_and/core/gsharev1053893_Y ),
    .\gshare_predictor-gsh___MUX_procmux23583__WIRE_hit_bht (\pipeline_if-pipe_if_gshare_predictor-gsh___MUX_procmux23583__WIRE_hit_bht ),
    .\gshare_predictor-gsh___MUX_procmux23586__WIRE_prsuccess (\pipeline_if-pipe_if_gshare_predictor-gsh___MUX_procmux23586__WIRE_prsuccess ),
    .\gshare_predictor-gsh___MUX_procmux23589__WIRE_prmiss (\pipeline_if-pipe_if_gshare_predictor-gsh___MUX_procmux23589__WIRE_prmiss ),
    .\gshare_predictor-gsh___MUX_procmux23594__WIRE_and/core/gsharev1023892_Y (\pipeline_if-pipe_if_gshare_predictor-gsh___MUX_procmux23594__WIRE_and/core/gsharev1023892_Y ),
    .\gshare_predictor-gsh___MUX_procmux23607__WIRE_and/core/gsharev993891_Y (\pipeline_if-pipe_if_gshare_predictor-gsh___MUX_procmux23607__WIRE_and/core/gsharev993891_Y ),
    .\gshare_predictor-gsh___MUX_procmux23620__WIRE_and/core/gsharev963890_Y (\pipeline_if-pipe_if_gshare_predictor-gsh___MUX_procmux23620__WIRE_and/core/gsharev963890_Y ),
    .\gshare_predictor-gsh___MUX_procmux23633__WIRE_and/core/gsharev933889_Y (\pipeline_if-pipe_if_gshare_predictor-gsh___MUX_procmux23633__WIRE_and/core/gsharev933889_Y ),
    .\gshare_predictor-gsh___MUX_procmux23646__WIRE_we (\pipeline_if-pipe_if_gshare_predictor-gsh___MUX_procmux23646__WIRE_we ),
    .\gshare_predictor-gsh___MUX_ternary/core/gsharev1143896__WIRE_logic_and/core/gsharev1143895_Y (\pipeline_if-pipe_if_gshare_predictor-gsh___MUX_ternary/core/gsharev1143896__WIRE_logic_and/core/gsharev1143895_Y ),
    .\gshare_predictor-gsh___MUX_ternary/core/gsharev1153897__WIRE_wcond (\pipeline_if-pipe_if_gshare_predictor-gsh___MUX_ternary/core/gsharev1153897__WIRE_wcond ),
    .\gshare_predictor-gsh___MUX_ternary/core/gsharev1163905__WIRE_logic_and/core/gsharev1163901_Y (\pipeline_if-pipe_if_gshare_predictor-gsh___MUX_ternary/core/gsharev1163905__WIRE_logic_and/core/gsharev1163901_Y ),
    .\gshare_predictor-gsh___MUX_ternary/core/gsharev1173904__WIRE_logic_and/core/gsharev1173903_Y (\pipeline_if-pipe_if_gshare_predictor-gsh___MUX_ternary/core/gsharev1173904__WIRE_logic_and/core/gsharev1173903_Y ),
    .\gshare_predictor-gsh___MUX_ternary/core/gsharev873880__WIRE_eq/core/gsharev873879_Y (\pipeline_if-pipe_if_gshare_predictor-gsh___MUX_ternary/core/gsharev873880__WIRE_eq/core/gsharev873879_Y ),
    .\gshare_predictor-gsh___MUX_ternary/core/gsharev883882__WIRE_eq/core/gsharev883881_Y (\pipeline_if-pipe_if_gshare_predictor-gsh___MUX_ternary/core/gsharev883882__WIRE_eq/core/gsharev883881_Y ),
    .\gshare_predictor-gsh___MUX_ternary/core/gsharev893884__WIRE_eq/core/gsharev893883_Y (\pipeline_if-pipe_if_gshare_predictor-gsh___MUX_ternary/core/gsharev893884__WIRE_eq/core/gsharev893883_Y ),
    .\gshare_predictor-gsh___MUX_ternary/core/gsharev903886__WIRE_eq/core/gsharev903885_Y (\pipeline_if-pipe_if_gshare_predictor-gsh___MUX_ternary/core/gsharev903886__WIRE_eq/core/gsharev903885_Y ),
    .\gshare_predictor-gsh___MUX_ternary/core/gsharev913888__WIRE_eq/core/gsharev913887_Y (\pipeline_if-pipe_if_gshare_predictor-gsh___MUX_ternary/core/gsharev913888__WIRE_eq/core/gsharev913887_Y ),
    .\gshare_predictor-gsh_pht-prhisttbl_paramodb41ad644edc61cb6d0492584caca071e2142e29ctrue_dualport_ram-pht0___MUX_procmux28372__WIRE_web (\pipeline_if-pipe_if_gshare_predictor-gsh_pht-prhisttbl_paramodb41ad644edc61cb6d0492584caca071e2142e29ctrue_dualport_ram-pht0___MUX_procmux28372__WIRE_web ),
    .\gshare_predictor-gsh_pht-prhisttbl_paramodb41ad644edc61cb6d0492584caca071e2142e29ctrue_dualport_ram-pht0___MUX_procmux28381__WIRE_wea (\pipeline_if-pipe_if_gshare_predictor-gsh_pht-prhisttbl_paramodb41ad644edc61cb6d0492584caca071e2142e29ctrue_dualport_ram-pht0___MUX_procmux28381__WIRE_wea ),
    .\gshare_predictor-gsh_pht-prhisttbl_paramodb41ad644edc61cb6d0492584caca071e2142e29ctrue_dualport_ram-pht1___MUX_procmux28372__WIRE_web (\pipeline_if-pipe_if_gshare_predictor-gsh_pht-prhisttbl_paramodb41ad644edc61cb6d0492584caca071e2142e29ctrue_dualport_ram-pht1___MUX_procmux28372__WIRE_web ),
    .\gshare_predictor-gsh_pht-prhisttbl_paramodb41ad644edc61cb6d0492584caca071e2142e29ctrue_dualport_ram-pht1___MUX_procmux28381__WIRE_wea (\pipeline_if-pipe_if_gshare_predictor-gsh_pht-prhisttbl_paramodb41ad644edc61cb6d0492584caca071e2142e29ctrue_dualport_ram-pht1___MUX_procmux28381__WIRE_wea ),
    .\gshare_predictor-gsh_sel_bhrfix-sb___MUX_autopmuxtreecc65recursive_mux_generator30210__WIRE_procmux28392_CMP (\pipeline_if-pipe_if_gshare_predictor-gsh_sel_bhrfix-sb___MUX_autopmuxtreecc65recursive_mux_generator30210__WIRE_procmux28392_CMP ),
    .\gshare_predictor-gsh_sel_bhrfix-sb___MUX_autopmuxtreecc65recursive_mux_generator30212__WIRE_procmux28391_CMP (\pipeline_if-pipe_if_gshare_predictor-gsh_sel_bhrfix-sb___MUX_autopmuxtreecc65recursive_mux_generator30212__WIRE_procmux28391_CMP ),
    .\gshare_predictor-gsh_sel_bhrfix-sb___MUX_autopmuxtreecc65recursive_mux_generator30214__WIRE_procmux28395_CMP (\pipeline_if-pipe_if_gshare_predictor-gsh_sel_bhrfix-sb___MUX_autopmuxtreecc65recursive_mux_generator30214__WIRE_procmux28395_CMP ),
    .\gshare_predictor-gsh_sel_bhrfix-sb___MUX_autopmuxtreecc65recursive_mux_generator30216__WIRE_procmux28394_CMP (\pipeline_if-pipe_if_gshare_predictor-gsh_sel_bhrfix-sb___MUX_autopmuxtreecc65recursive_mux_generator30216__WIRE_procmux28394_CMP ),
    .\gshare_predictor-gsh_sel_bhrfix-sb___MUX_autopmuxtreecc65recursive_mux_generator30220__WIRE_autortlilcc2403ReduceOr30219 (\pipeline_if-pipe_if_gshare_predictor-gsh_sel_bhrfix-sb___MUX_autopmuxtreecc65recursive_mux_generator30220__WIRE_autortlilcc2403ReduceOr30219 ),
    .idata(fuzz_in[159:32]),
    .inst1(inst1),
    .inst2(inst2),
    .invalid2(invalid2_pipe),
    .metaReset_pipeline_if(metaReset),
    .mpft_valid(mpft_valid),
    .npc(npc),
    .pc(pc),
    .pht_bhr(bhr_combranch),
    .pht_wcond(brcond_combranch),
    .predict_cond(prcond),
    .prmiss(kill_DP),
    .prsuccess(prsuccess),
    .prtag(buf_spectag_branch),
    .reset(reset),
    .\select_logic-sellog___MUX_autopmuxtreecc65recursive_mux_generator29974__WIRE_procmux23536_CMP (\pipeline_if-pipe_if_select_logic-sellog___MUX_autopmuxtreecc65recursive_mux_generator29974__WIRE_procmux23536_CMP ),
    .\select_logic-sellog___MUX_autopmuxtreecc65recursive_mux_generator29976__WIRE_procmux23538_CMP (\pipeline_if-pipe_if_select_logic-sellog___MUX_autopmuxtreecc65recursive_mux_generator29976__WIRE_procmux23538_CMP ),
    .\select_logic-sellog___MUX_autopmuxtreecc65recursive_mux_generator29980__WIRE_autortlilcc2430Or29979 (\pipeline_if-pipe_if_select_logic-sellog___MUX_autopmuxtreecc65recursive_mux_generator29980__WIRE_autortlilcc2430Or29979 ),
    .spectagnow(tagreg)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./core/pipeline.v:1134.11-1211.10" *)
  rs_alu reserv_alu1 (
    .__MUX_procmux23956__WIRE_clearbusy(\rs_alu-reserv_alu1___MUX_procmux23956__WIRE_clearbusy ),
    .__MUX_procmux24004__WIRE_we2(\rs_alu-reserv_alu1___MUX_procmux24004__WIRE_we2 ),
    .__MUX_procmux24055__WIRE_prsuccess(\rs_alu-reserv_alu1___MUX_procmux24055__WIRE_prsuccess ),
    .__MUX_procmux24058__WIRE_prmiss(\rs_alu-reserv_alu1___MUX_procmux24058__WIRE_prmiss ),
    .__MUX_procmux24100__WIRE_we1(\rs_alu-reserv_alu1___MUX_procmux24100__WIRE_we1 ),
    .__MUX_procmux24643__WIRE_nextrrfcyc(\rs_alu-reserv_alu1___MUX_procmux24643__WIRE_nextrrfcyc ),
    .\__MUX_ternary/core/rs_aluv3352912__WIRE_eq/core/rs_aluv3352911_Y (\rs_alu-reserv_alu1___MUX_ternary/core/rs_aluv3352912__WIRE_eq/core/rs_aluv3352911_Y ),
    .\__MUX_ternary/core/rs_aluv3362909__WIRE_eq/core/rs_aluv3362908_Y (\rs_alu-reserv_alu1___MUX_ternary/core/rs_aluv3362909__WIRE_eq/core/rs_aluv3362908_Y ),
    .\__MUX_ternary/core/rs_aluv3372906__WIRE_eq/core/rs_aluv3372905_Y (\rs_alu-reserv_alu1___MUX_ternary/core/rs_aluv3372906__WIRE_eq/core/rs_aluv3372905_Y ),
    .\__MUX_ternary/core/rs_aluv3382903__WIRE_eq/core/rs_aluv3382902_Y (\rs_alu-reserv_alu1___MUX_ternary/core/rs_aluv3382903__WIRE_eq/core/rs_aluv3382902_Y ),
    .\__MUX_ternary/core/rs_aluv3392900__WIRE_eq/core/rs_aluv3392899_Y (\rs_alu-reserv_alu1___MUX_ternary/core/rs_aluv3392900__WIRE_eq/core/rs_aluv3392899_Y ),
    .\__MUX_ternary/core/rs_aluv3402897__WIRE_eq/core/rs_aluv3402896_Y (\rs_alu-reserv_alu1___MUX_ternary/core/rs_aluv3402897__WIRE_eq/core/rs_aluv3402896_Y ),
    .\__MUX_ternary/core/rs_aluv3412894__WIRE_eq/core/rs_aluv3412893_Y (\rs_alu-reserv_alu1___MUX_ternary/core/rs_aluv3412894__WIRE_eq/core/rs_aluv3412893_Y ),
    .\__MUX_ternary/core/rs_aluv3422891__WIRE_eq/core/rs_aluv3422890_Y (\rs_alu-reserv_alu1___MUX_ternary/core/rs_aluv3422891__WIRE_eq/core/rs_aluv3422890_Y ),
    .\__MUX_ternary/core/rs_aluv3452928__WIRE_eq/core/rs_aluv3452927_Y (\rs_alu-reserv_alu1___MUX_ternary/core/rs_aluv3452928__WIRE_eq/core/rs_aluv3452927_Y ),
    .\__MUX_ternary/core/rs_aluv3462926__WIRE_eq/core/rs_aluv3462925_Y (\rs_alu-reserv_alu1___MUX_ternary/core/rs_aluv3462926__WIRE_eq/core/rs_aluv3462925_Y ),
    .\__MUX_ternary/core/rs_aluv3472924__WIRE_eq/core/rs_aluv3472923_Y (\rs_alu-reserv_alu1___MUX_ternary/core/rs_aluv3472924__WIRE_eq/core/rs_aluv3472923_Y ),
    .\__MUX_ternary/core/rs_aluv3482922__WIRE_eq/core/rs_aluv3482921_Y (\rs_alu-reserv_alu1___MUX_ternary/core/rs_aluv3482922__WIRE_eq/core/rs_aluv3482921_Y ),
    .\__MUX_ternary/core/rs_aluv3492920__WIRE_eq/core/rs_aluv3492919_Y (\rs_alu-reserv_alu1___MUX_ternary/core/rs_aluv3492920__WIRE_eq/core/rs_aluv3492919_Y ),
    .\__MUX_ternary/core/rs_aluv3502918__WIRE_eq/core/rs_aluv3502917_Y (\rs_alu-reserv_alu1___MUX_ternary/core/rs_aluv3502918__WIRE_eq/core/rs_aluv3502917_Y ),
    .\__MUX_ternary/core/rs_aluv3512916__WIRE_eq/core/rs_aluv3512915_Y (\rs_alu-reserv_alu1___MUX_ternary/core/rs_aluv3512916__WIRE_eq/core/rs_aluv3512915_Y ),
    .\__MUX_ternary/core/rs_aluv3522914__WIRE_eq/core/rs_aluv3522913_Y (\rs_alu-reserv_alu1___MUX_ternary/core/rs_aluv3522914__WIRE_eq/core/rs_aluv3522913_Y ),
    .\__MUX_ternary/core/rs_aluv4473161__WIRE_logic_and/core/rs_aluv4473160_Y (\rs_alu-reserv_alu1___MUX_ternary/core/rs_aluv4473161__WIRE_logic_and/core/rs_aluv4473160_Y ),
    .\__MUX_ternary/core/rs_aluv4923202__WIRE_logic_and/core/rs_aluv4923201_Y (\rs_alu-reserv_alu1___MUX_ternary/core/rs_aluv4923202__WIRE_logic_and/core/rs_aluv4923201_Y ),
    .\__MUX_ternary/core/rs_aluv5373243__WIRE_logic_and/core/rs_aluv5373242_Y (\rs_alu-reserv_alu1___MUX_ternary/core/rs_aluv5373243__WIRE_logic_and/core/rs_aluv5373242_Y ),
    .\__MUX_ternary/core/rs_aluv5823284__WIRE_logic_and/core/rs_aluv5823283_Y (\rs_alu-reserv_alu1___MUX_ternary/core/rs_aluv5823284__WIRE_logic_and/core/rs_aluv5823283_Y ),
    .\__MUX_ternary/core/rs_aluv6273325__WIRE_logic_and/core/rs_aluv6273324_Y (\rs_alu-reserv_alu1___MUX_ternary/core/rs_aluv6273325__WIRE_logic_and/core/rs_aluv6273324_Y ),
    .\__MUX_ternary/core/rs_aluv6723366__WIRE_logic_and/core/rs_aluv6723365_Y (\rs_alu-reserv_alu1___MUX_ternary/core/rs_aluv6723366__WIRE_logic_and/core/rs_aluv6723365_Y ),
    .\__MUX_ternary/core/rs_aluv7173407__WIRE_logic_and/core/rs_aluv7173406_Y (\rs_alu-reserv_alu1___MUX_ternary/core/rs_aluv7173407__WIRE_logic_and/core/rs_aluv7173406_Y ),
    .\__MUX_ternary/core/rs_aluv7623448__WIRE_logic_and/core/rs_aluv7623447_Y (\rs_alu-reserv_alu1___MUX_ternary/core/rs_aluv7623448__WIRE_logic_and/core/rs_aluv7623447_Y ),
    .\__MUX_ternary/core/rs_aluv8033500__WIRE_eq/core/rs_aluv8033487_Y (\rs_alu-reserv_alu1___MUX_ternary/core/rs_aluv8033500__WIRE_eq/core/rs_aluv8033487_Y ),
    .\__MUX_ternary/core/rs_aluv8043499__WIRE_eq/core/rs_aluv8043488_Y (\rs_alu-reserv_alu1___MUX_ternary/core/rs_aluv8043499__WIRE_eq/core/rs_aluv8043488_Y ),
    .\__MUX_ternary/core/rs_aluv8053498__WIRE_eq/core/rs_aluv8053489_Y (\rs_alu-reserv_alu1___MUX_ternary/core/rs_aluv8053498__WIRE_eq/core/rs_aluv8053489_Y ),
    .\__MUX_ternary/core/rs_aluv8063497__WIRE_eq/core/rs_aluv8063490_Y (\rs_alu-reserv_alu1___MUX_ternary/core/rs_aluv8063497__WIRE_eq/core/rs_aluv8063490_Y ),
    .\__MUX_ternary/core/rs_aluv8073496__WIRE_eq/core/rs_aluv8073491_Y (\rs_alu-reserv_alu1___MUX_ternary/core/rs_aluv8073496__WIRE_eq/core/rs_aluv8073491_Y ),
    .\__MUX_ternary/core/rs_aluv8083495__WIRE_eq/core/rs_aluv8083492_Y (\rs_alu-reserv_alu1___MUX_ternary/core/rs_aluv8083495__WIRE_eq/core/rs_aluv8083492_Y ),
    .\__MUX_ternary/core/rs_aluv8093494__WIRE_eq/core/rs_aluv8093493_Y (\rs_alu-reserv_alu1___MUX_ternary/core/rs_aluv8093494__WIRE_eq/core/rs_aluv8093493_Y ),
    .alu_op(alu_op_alu1),
    .busyvec(busyvec_alu1),
    .clearbusy(issue_alu1),
    .clk(clk),
    .dstval(dstval_alu1),
    .ex_src1(ex_src1_alu1),
    .ex_src2(ex_src2_alu1),
    .exdst1(buf_rrftag_alu1),
    .exdst2(buf_rrftag_alu2),
    .exdst3(wrrftag_ldst),
    .exdst4(buf_rrftag_branch),
    .exdst5(buf_rrftag_mul),
    .exrslt1(result_alu1),
    .exrslt2(result_alu2),
    .exrslt3(result_ldst),
    .exrslt4(result_branch),
    .exrslt5(result_mul),
    .histvect(histvect1),
    .imm(imm_alu1),
    .issueaddr(issueent_alu1),
    .kill_spec1(_081_),
    .kill_spec2(_082_),
    .kill_spec3(_075_),
    .kill_spec4(_048_),
    .kill_spec5(_076_),
    .metaReset_rs_alu(metaReset),
    .nextrrfcyc(nextrrfcyc),
    .pc(pc_alu1),
    .prmiss(kill_DP),
    .prsuccess(prsuccess),
    .prtag(buf_spectag_branch),
    .ready(ready_alu1),
    .reset(reset),
    .rrftag(rrftag_alu1),
    .\rs_alu_ent-ent0___MUX_procmux7955__WIRE_we (\rs_alu-reserv_alu1_rs_alu_ent-ent0___MUX_procmux7955__WIRE_we ),
    .\rs_alu_ent-ent0___MUX_ternary/core/rs_aluv647781__WIRE_and/core/rs_aluv647780_Y (\rs_alu-reserv_alu1_rs_alu_ent-ent0___MUX_ternary/core/rs_aluv647781__WIRE_and/core/rs_aluv647780_Y ),
    .\rs_alu_ent-ent0___MUX_ternary/core/rs_aluv667784__WIRE_and/core/rs_aluv667783_Y (\rs_alu-reserv_alu1_rs_alu_ent-ent0___MUX_ternary/core/rs_aluv667784__WIRE_and/core/rs_aluv667783_Y ),
    .\rs_alu_ent-ent0_src_manager-srcmng1___MUX_ternary/core/src_managerv263678__WIRE_opr_rdy (\rs_alu-reserv_alu1_rs_alu_ent-ent0_src_manager-srcmng1___MUX_ternary/core/src_managerv263678__WIRE_opr_rdy ),
    .\rs_alu_ent-ent0_src_manager-srcmng1___MUX_ternary/core/src_managerv273677__WIRE_and/core/src_managerv273660_Y (\rs_alu-reserv_alu1_rs_alu_ent-ent0_src_manager-srcmng1___MUX_ternary/core/src_managerv273677__WIRE_and/core/src_managerv273660_Y ),
    .\rs_alu_ent-ent0_src_manager-srcmng1___MUX_ternary/core/src_managerv283676__WIRE_and/core/src_managerv283663_Y (\rs_alu-reserv_alu1_rs_alu_ent-ent0_src_manager-srcmng1___MUX_ternary/core/src_managerv283676__WIRE_and/core/src_managerv283663_Y ),
    .\rs_alu_ent-ent0_src_manager-srcmng1___MUX_ternary/core/src_managerv293675__WIRE_and/core/src_managerv293666_Y (\rs_alu-reserv_alu1_rs_alu_ent-ent0_src_manager-srcmng1___MUX_ternary/core/src_managerv293675__WIRE_and/core/src_managerv293666_Y ),
    .\rs_alu_ent-ent0_src_manager-srcmng1___MUX_ternary/core/src_managerv303674__WIRE_and/core/src_managerv303669_Y (\rs_alu-reserv_alu1_rs_alu_ent-ent0_src_manager-srcmng1___MUX_ternary/core/src_managerv303674__WIRE_and/core/src_managerv303669_Y ),
    .\rs_alu_ent-ent0_src_manager-srcmng1___MUX_ternary/core/src_managerv313673__WIRE_and/core/src_managerv313672_Y (\rs_alu-reserv_alu1_rs_alu_ent-ent0_src_manager-srcmng1___MUX_ternary/core/src_managerv313673__WIRE_and/core/src_managerv313672_Y ),
    .\rs_alu_ent-ent0_src_manager-srcmng2___MUX_ternary/core/src_managerv263678__WIRE_opr_rdy (\rs_alu-reserv_alu1_rs_alu_ent-ent0_src_manager-srcmng2___MUX_ternary/core/src_managerv263678__WIRE_opr_rdy ),
    .\rs_alu_ent-ent0_src_manager-srcmng2___MUX_ternary/core/src_managerv273677__WIRE_and/core/src_managerv273660_Y (\rs_alu-reserv_alu1_rs_alu_ent-ent0_src_manager-srcmng2___MUX_ternary/core/src_managerv273677__WIRE_and/core/src_managerv273660_Y ),
    .\rs_alu_ent-ent0_src_manager-srcmng2___MUX_ternary/core/src_managerv283676__WIRE_and/core/src_managerv283663_Y (\rs_alu-reserv_alu1_rs_alu_ent-ent0_src_manager-srcmng2___MUX_ternary/core/src_managerv283676__WIRE_and/core/src_managerv283663_Y ),
    .\rs_alu_ent-ent0_src_manager-srcmng2___MUX_ternary/core/src_managerv293675__WIRE_and/core/src_managerv293666_Y (\rs_alu-reserv_alu1_rs_alu_ent-ent0_src_manager-srcmng2___MUX_ternary/core/src_managerv293675__WIRE_and/core/src_managerv293666_Y ),
    .\rs_alu_ent-ent0_src_manager-srcmng2___MUX_ternary/core/src_managerv303674__WIRE_and/core/src_managerv303669_Y (\rs_alu-reserv_alu1_rs_alu_ent-ent0_src_manager-srcmng2___MUX_ternary/core/src_managerv303674__WIRE_and/core/src_managerv303669_Y ),
    .\rs_alu_ent-ent0_src_manager-srcmng2___MUX_ternary/core/src_managerv313673__WIRE_and/core/src_managerv313672_Y (\rs_alu-reserv_alu1_rs_alu_ent-ent0_src_manager-srcmng2___MUX_ternary/core/src_managerv313673__WIRE_and/core/src_managerv313672_Y ),
    .\rs_alu_ent-ent1___MUX_procmux7955__WIRE_we (\rs_alu-reserv_alu1_rs_alu_ent-ent1___MUX_procmux7955__WIRE_we ),
    .\rs_alu_ent-ent1___MUX_ternary/core/rs_aluv647781__WIRE_and/core/rs_aluv647780_Y (\rs_alu-reserv_alu1_rs_alu_ent-ent1___MUX_ternary/core/rs_aluv647781__WIRE_and/core/rs_aluv647780_Y ),
    .\rs_alu_ent-ent1___MUX_ternary/core/rs_aluv667784__WIRE_and/core/rs_aluv667783_Y (\rs_alu-reserv_alu1_rs_alu_ent-ent1___MUX_ternary/core/rs_aluv667784__WIRE_and/core/rs_aluv667783_Y ),
    .\rs_alu_ent-ent1_src_manager-srcmng1___MUX_ternary/core/src_managerv263678__WIRE_opr_rdy (\rs_alu-reserv_alu1_rs_alu_ent-ent1_src_manager-srcmng1___MUX_ternary/core/src_managerv263678__WIRE_opr_rdy ),
    .\rs_alu_ent-ent1_src_manager-srcmng1___MUX_ternary/core/src_managerv273677__WIRE_and/core/src_managerv273660_Y (\rs_alu-reserv_alu1_rs_alu_ent-ent1_src_manager-srcmng1___MUX_ternary/core/src_managerv273677__WIRE_and/core/src_managerv273660_Y ),
    .\rs_alu_ent-ent1_src_manager-srcmng1___MUX_ternary/core/src_managerv283676__WIRE_and/core/src_managerv283663_Y (\rs_alu-reserv_alu1_rs_alu_ent-ent1_src_manager-srcmng1___MUX_ternary/core/src_managerv283676__WIRE_and/core/src_managerv283663_Y ),
    .\rs_alu_ent-ent1_src_manager-srcmng1___MUX_ternary/core/src_managerv293675__WIRE_and/core/src_managerv293666_Y (\rs_alu-reserv_alu1_rs_alu_ent-ent1_src_manager-srcmng1___MUX_ternary/core/src_managerv293675__WIRE_and/core/src_managerv293666_Y ),
    .\rs_alu_ent-ent1_src_manager-srcmng1___MUX_ternary/core/src_managerv303674__WIRE_and/core/src_managerv303669_Y (\rs_alu-reserv_alu1_rs_alu_ent-ent1_src_manager-srcmng1___MUX_ternary/core/src_managerv303674__WIRE_and/core/src_managerv303669_Y ),
    .\rs_alu_ent-ent1_src_manager-srcmng1___MUX_ternary/core/src_managerv313673__WIRE_and/core/src_managerv313672_Y (\rs_alu-reserv_alu1_rs_alu_ent-ent1_src_manager-srcmng1___MUX_ternary/core/src_managerv313673__WIRE_and/core/src_managerv313672_Y ),
    .\rs_alu_ent-ent1_src_manager-srcmng2___MUX_ternary/core/src_managerv263678__WIRE_opr_rdy (\rs_alu-reserv_alu1_rs_alu_ent-ent1_src_manager-srcmng2___MUX_ternary/core/src_managerv263678__WIRE_opr_rdy ),
    .\rs_alu_ent-ent1_src_manager-srcmng2___MUX_ternary/core/src_managerv273677__WIRE_and/core/src_managerv273660_Y (\rs_alu-reserv_alu1_rs_alu_ent-ent1_src_manager-srcmng2___MUX_ternary/core/src_managerv273677__WIRE_and/core/src_managerv273660_Y ),
    .\rs_alu_ent-ent1_src_manager-srcmng2___MUX_ternary/core/src_managerv283676__WIRE_and/core/src_managerv283663_Y (\rs_alu-reserv_alu1_rs_alu_ent-ent1_src_manager-srcmng2___MUX_ternary/core/src_managerv283676__WIRE_and/core/src_managerv283663_Y ),
    .\rs_alu_ent-ent1_src_manager-srcmng2___MUX_ternary/core/src_managerv293675__WIRE_and/core/src_managerv293666_Y (\rs_alu-reserv_alu1_rs_alu_ent-ent1_src_manager-srcmng2___MUX_ternary/core/src_managerv293675__WIRE_and/core/src_managerv293666_Y ),
    .\rs_alu_ent-ent1_src_manager-srcmng2___MUX_ternary/core/src_managerv303674__WIRE_and/core/src_managerv303669_Y (\rs_alu-reserv_alu1_rs_alu_ent-ent1_src_manager-srcmng2___MUX_ternary/core/src_managerv303674__WIRE_and/core/src_managerv303669_Y ),
    .\rs_alu_ent-ent1_src_manager-srcmng2___MUX_ternary/core/src_managerv313673__WIRE_and/core/src_managerv313672_Y (\rs_alu-reserv_alu1_rs_alu_ent-ent1_src_manager-srcmng2___MUX_ternary/core/src_managerv313673__WIRE_and/core/src_managerv313672_Y ),
    .\rs_alu_ent-ent2___MUX_procmux7955__WIRE_we (\rs_alu-reserv_alu1_rs_alu_ent-ent2___MUX_procmux7955__WIRE_we ),
    .\rs_alu_ent-ent2___MUX_ternary/core/rs_aluv647781__WIRE_and/core/rs_aluv647780_Y (\rs_alu-reserv_alu1_rs_alu_ent-ent2___MUX_ternary/core/rs_aluv647781__WIRE_and/core/rs_aluv647780_Y ),
    .\rs_alu_ent-ent2___MUX_ternary/core/rs_aluv667784__WIRE_and/core/rs_aluv667783_Y (\rs_alu-reserv_alu1_rs_alu_ent-ent2___MUX_ternary/core/rs_aluv667784__WIRE_and/core/rs_aluv667783_Y ),
    .\rs_alu_ent-ent2_src_manager-srcmng1___MUX_ternary/core/src_managerv263678__WIRE_opr_rdy (\rs_alu-reserv_alu1_rs_alu_ent-ent2_src_manager-srcmng1___MUX_ternary/core/src_managerv263678__WIRE_opr_rdy ),
    .\rs_alu_ent-ent2_src_manager-srcmng1___MUX_ternary/core/src_managerv273677__WIRE_and/core/src_managerv273660_Y (\rs_alu-reserv_alu1_rs_alu_ent-ent2_src_manager-srcmng1___MUX_ternary/core/src_managerv273677__WIRE_and/core/src_managerv273660_Y ),
    .\rs_alu_ent-ent2_src_manager-srcmng1___MUX_ternary/core/src_managerv283676__WIRE_and/core/src_managerv283663_Y (\rs_alu-reserv_alu1_rs_alu_ent-ent2_src_manager-srcmng1___MUX_ternary/core/src_managerv283676__WIRE_and/core/src_managerv283663_Y ),
    .\rs_alu_ent-ent2_src_manager-srcmng1___MUX_ternary/core/src_managerv293675__WIRE_and/core/src_managerv293666_Y (\rs_alu-reserv_alu1_rs_alu_ent-ent2_src_manager-srcmng1___MUX_ternary/core/src_managerv293675__WIRE_and/core/src_managerv293666_Y ),
    .\rs_alu_ent-ent2_src_manager-srcmng1___MUX_ternary/core/src_managerv303674__WIRE_and/core/src_managerv303669_Y (\rs_alu-reserv_alu1_rs_alu_ent-ent2_src_manager-srcmng1___MUX_ternary/core/src_managerv303674__WIRE_and/core/src_managerv303669_Y ),
    .\rs_alu_ent-ent2_src_manager-srcmng1___MUX_ternary/core/src_managerv313673__WIRE_and/core/src_managerv313672_Y (\rs_alu-reserv_alu1_rs_alu_ent-ent2_src_manager-srcmng1___MUX_ternary/core/src_managerv313673__WIRE_and/core/src_managerv313672_Y ),
    .\rs_alu_ent-ent2_src_manager-srcmng2___MUX_ternary/core/src_managerv263678__WIRE_opr_rdy (\rs_alu-reserv_alu1_rs_alu_ent-ent2_src_manager-srcmng2___MUX_ternary/core/src_managerv263678__WIRE_opr_rdy ),
    .\rs_alu_ent-ent2_src_manager-srcmng2___MUX_ternary/core/src_managerv273677__WIRE_and/core/src_managerv273660_Y (\rs_alu-reserv_alu1_rs_alu_ent-ent2_src_manager-srcmng2___MUX_ternary/core/src_managerv273677__WIRE_and/core/src_managerv273660_Y ),
    .\rs_alu_ent-ent2_src_manager-srcmng2___MUX_ternary/core/src_managerv283676__WIRE_and/core/src_managerv283663_Y (\rs_alu-reserv_alu1_rs_alu_ent-ent2_src_manager-srcmng2___MUX_ternary/core/src_managerv283676__WIRE_and/core/src_managerv283663_Y ),
    .\rs_alu_ent-ent2_src_manager-srcmng2___MUX_ternary/core/src_managerv293675__WIRE_and/core/src_managerv293666_Y (\rs_alu-reserv_alu1_rs_alu_ent-ent2_src_manager-srcmng2___MUX_ternary/core/src_managerv293675__WIRE_and/core/src_managerv293666_Y ),
    .\rs_alu_ent-ent2_src_manager-srcmng2___MUX_ternary/core/src_managerv303674__WIRE_and/core/src_managerv303669_Y (\rs_alu-reserv_alu1_rs_alu_ent-ent2_src_manager-srcmng2___MUX_ternary/core/src_managerv303674__WIRE_and/core/src_managerv303669_Y ),
    .\rs_alu_ent-ent2_src_manager-srcmng2___MUX_ternary/core/src_managerv313673__WIRE_and/core/src_managerv313672_Y (\rs_alu-reserv_alu1_rs_alu_ent-ent2_src_manager-srcmng2___MUX_ternary/core/src_managerv313673__WIRE_and/core/src_managerv313672_Y ),
    .\rs_alu_ent-ent3___MUX_procmux7955__WIRE_we (\rs_alu-reserv_alu1_rs_alu_ent-ent3___MUX_procmux7955__WIRE_we ),
    .\rs_alu_ent-ent3___MUX_ternary/core/rs_aluv647781__WIRE_and/core/rs_aluv647780_Y (\rs_alu-reserv_alu1_rs_alu_ent-ent3___MUX_ternary/core/rs_aluv647781__WIRE_and/core/rs_aluv647780_Y ),
    .\rs_alu_ent-ent3___MUX_ternary/core/rs_aluv667784__WIRE_and/core/rs_aluv667783_Y (\rs_alu-reserv_alu1_rs_alu_ent-ent3___MUX_ternary/core/rs_aluv667784__WIRE_and/core/rs_aluv667783_Y ),
    .\rs_alu_ent-ent3_src_manager-srcmng1___MUX_ternary/core/src_managerv263678__WIRE_opr_rdy (\rs_alu-reserv_alu1_rs_alu_ent-ent3_src_manager-srcmng1___MUX_ternary/core/src_managerv263678__WIRE_opr_rdy ),
    .\rs_alu_ent-ent3_src_manager-srcmng1___MUX_ternary/core/src_managerv273677__WIRE_and/core/src_managerv273660_Y (\rs_alu-reserv_alu1_rs_alu_ent-ent3_src_manager-srcmng1___MUX_ternary/core/src_managerv273677__WIRE_and/core/src_managerv273660_Y ),
    .\rs_alu_ent-ent3_src_manager-srcmng1___MUX_ternary/core/src_managerv283676__WIRE_and/core/src_managerv283663_Y (\rs_alu-reserv_alu1_rs_alu_ent-ent3_src_manager-srcmng1___MUX_ternary/core/src_managerv283676__WIRE_and/core/src_managerv283663_Y ),
    .\rs_alu_ent-ent3_src_manager-srcmng1___MUX_ternary/core/src_managerv293675__WIRE_and/core/src_managerv293666_Y (\rs_alu-reserv_alu1_rs_alu_ent-ent3_src_manager-srcmng1___MUX_ternary/core/src_managerv293675__WIRE_and/core/src_managerv293666_Y ),
    .\rs_alu_ent-ent3_src_manager-srcmng1___MUX_ternary/core/src_managerv303674__WIRE_and/core/src_managerv303669_Y (\rs_alu-reserv_alu1_rs_alu_ent-ent3_src_manager-srcmng1___MUX_ternary/core/src_managerv303674__WIRE_and/core/src_managerv303669_Y ),
    .\rs_alu_ent-ent3_src_manager-srcmng1___MUX_ternary/core/src_managerv313673__WIRE_and/core/src_managerv313672_Y (\rs_alu-reserv_alu1_rs_alu_ent-ent3_src_manager-srcmng1___MUX_ternary/core/src_managerv313673__WIRE_and/core/src_managerv313672_Y ),
    .\rs_alu_ent-ent3_src_manager-srcmng2___MUX_ternary/core/src_managerv263678__WIRE_opr_rdy (\rs_alu-reserv_alu1_rs_alu_ent-ent3_src_manager-srcmng2___MUX_ternary/core/src_managerv263678__WIRE_opr_rdy ),
    .\rs_alu_ent-ent3_src_manager-srcmng2___MUX_ternary/core/src_managerv273677__WIRE_and/core/src_managerv273660_Y (\rs_alu-reserv_alu1_rs_alu_ent-ent3_src_manager-srcmng2___MUX_ternary/core/src_managerv273677__WIRE_and/core/src_managerv273660_Y ),
    .\rs_alu_ent-ent3_src_manager-srcmng2___MUX_ternary/core/src_managerv283676__WIRE_and/core/src_managerv283663_Y (\rs_alu-reserv_alu1_rs_alu_ent-ent3_src_manager-srcmng2___MUX_ternary/core/src_managerv283676__WIRE_and/core/src_managerv283663_Y ),
    .\rs_alu_ent-ent3_src_manager-srcmng2___MUX_ternary/core/src_managerv293675__WIRE_and/core/src_managerv293666_Y (\rs_alu-reserv_alu1_rs_alu_ent-ent3_src_manager-srcmng2___MUX_ternary/core/src_managerv293675__WIRE_and/core/src_managerv293666_Y ),
    .\rs_alu_ent-ent3_src_manager-srcmng2___MUX_ternary/core/src_managerv303674__WIRE_and/core/src_managerv303669_Y (\rs_alu-reserv_alu1_rs_alu_ent-ent3_src_manager-srcmng2___MUX_ternary/core/src_managerv303674__WIRE_and/core/src_managerv303669_Y ),
    .\rs_alu_ent-ent3_src_manager-srcmng2___MUX_ternary/core/src_managerv313673__WIRE_and/core/src_managerv313672_Y (\rs_alu-reserv_alu1_rs_alu_ent-ent3_src_manager-srcmng2___MUX_ternary/core/src_managerv313673__WIRE_and/core/src_managerv313672_Y ),
    .\rs_alu_ent-ent4___MUX_procmux7955__WIRE_we (\rs_alu-reserv_alu1_rs_alu_ent-ent4___MUX_procmux7955__WIRE_we ),
    .\rs_alu_ent-ent4___MUX_ternary/core/rs_aluv647781__WIRE_and/core/rs_aluv647780_Y (\rs_alu-reserv_alu1_rs_alu_ent-ent4___MUX_ternary/core/rs_aluv647781__WIRE_and/core/rs_aluv647780_Y ),
    .\rs_alu_ent-ent4___MUX_ternary/core/rs_aluv667784__WIRE_and/core/rs_aluv667783_Y (\rs_alu-reserv_alu1_rs_alu_ent-ent4___MUX_ternary/core/rs_aluv667784__WIRE_and/core/rs_aluv667783_Y ),
    .\rs_alu_ent-ent4_src_manager-srcmng1___MUX_ternary/core/src_managerv263678__WIRE_opr_rdy (\rs_alu-reserv_alu1_rs_alu_ent-ent4_src_manager-srcmng1___MUX_ternary/core/src_managerv263678__WIRE_opr_rdy ),
    .\rs_alu_ent-ent4_src_manager-srcmng1___MUX_ternary/core/src_managerv273677__WIRE_and/core/src_managerv273660_Y (\rs_alu-reserv_alu1_rs_alu_ent-ent4_src_manager-srcmng1___MUX_ternary/core/src_managerv273677__WIRE_and/core/src_managerv273660_Y ),
    .\rs_alu_ent-ent4_src_manager-srcmng1___MUX_ternary/core/src_managerv283676__WIRE_and/core/src_managerv283663_Y (\rs_alu-reserv_alu1_rs_alu_ent-ent4_src_manager-srcmng1___MUX_ternary/core/src_managerv283676__WIRE_and/core/src_managerv283663_Y ),
    .\rs_alu_ent-ent4_src_manager-srcmng1___MUX_ternary/core/src_managerv293675__WIRE_and/core/src_managerv293666_Y (\rs_alu-reserv_alu1_rs_alu_ent-ent4_src_manager-srcmng1___MUX_ternary/core/src_managerv293675__WIRE_and/core/src_managerv293666_Y ),
    .\rs_alu_ent-ent4_src_manager-srcmng1___MUX_ternary/core/src_managerv303674__WIRE_and/core/src_managerv303669_Y (\rs_alu-reserv_alu1_rs_alu_ent-ent4_src_manager-srcmng1___MUX_ternary/core/src_managerv303674__WIRE_and/core/src_managerv303669_Y ),
    .\rs_alu_ent-ent4_src_manager-srcmng1___MUX_ternary/core/src_managerv313673__WIRE_and/core/src_managerv313672_Y (\rs_alu-reserv_alu1_rs_alu_ent-ent4_src_manager-srcmng1___MUX_ternary/core/src_managerv313673__WIRE_and/core/src_managerv313672_Y ),
    .\rs_alu_ent-ent4_src_manager-srcmng2___MUX_ternary/core/src_managerv263678__WIRE_opr_rdy (\rs_alu-reserv_alu1_rs_alu_ent-ent4_src_manager-srcmng2___MUX_ternary/core/src_managerv263678__WIRE_opr_rdy ),
    .\rs_alu_ent-ent4_src_manager-srcmng2___MUX_ternary/core/src_managerv273677__WIRE_and/core/src_managerv273660_Y (\rs_alu-reserv_alu1_rs_alu_ent-ent4_src_manager-srcmng2___MUX_ternary/core/src_managerv273677__WIRE_and/core/src_managerv273660_Y ),
    .\rs_alu_ent-ent4_src_manager-srcmng2___MUX_ternary/core/src_managerv283676__WIRE_and/core/src_managerv283663_Y (\rs_alu-reserv_alu1_rs_alu_ent-ent4_src_manager-srcmng2___MUX_ternary/core/src_managerv283676__WIRE_and/core/src_managerv283663_Y ),
    .\rs_alu_ent-ent4_src_manager-srcmng2___MUX_ternary/core/src_managerv293675__WIRE_and/core/src_managerv293666_Y (\rs_alu-reserv_alu1_rs_alu_ent-ent4_src_manager-srcmng2___MUX_ternary/core/src_managerv293675__WIRE_and/core/src_managerv293666_Y ),
    .\rs_alu_ent-ent4_src_manager-srcmng2___MUX_ternary/core/src_managerv303674__WIRE_and/core/src_managerv303669_Y (\rs_alu-reserv_alu1_rs_alu_ent-ent4_src_manager-srcmng2___MUX_ternary/core/src_managerv303674__WIRE_and/core/src_managerv303669_Y ),
    .\rs_alu_ent-ent4_src_manager-srcmng2___MUX_ternary/core/src_managerv313673__WIRE_and/core/src_managerv313672_Y (\rs_alu-reserv_alu1_rs_alu_ent-ent4_src_manager-srcmng2___MUX_ternary/core/src_managerv313673__WIRE_and/core/src_managerv313672_Y ),
    .\rs_alu_ent-ent5___MUX_procmux7955__WIRE_we (\rs_alu-reserv_alu1_rs_alu_ent-ent5___MUX_procmux7955__WIRE_we ),
    .\rs_alu_ent-ent5___MUX_ternary/core/rs_aluv647781__WIRE_and/core/rs_aluv647780_Y (\rs_alu-reserv_alu1_rs_alu_ent-ent5___MUX_ternary/core/rs_aluv647781__WIRE_and/core/rs_aluv647780_Y ),
    .\rs_alu_ent-ent5___MUX_ternary/core/rs_aluv667784__WIRE_and/core/rs_aluv667783_Y (\rs_alu-reserv_alu1_rs_alu_ent-ent5___MUX_ternary/core/rs_aluv667784__WIRE_and/core/rs_aluv667783_Y ),
    .\rs_alu_ent-ent5_src_manager-srcmng1___MUX_ternary/core/src_managerv263678__WIRE_opr_rdy (\rs_alu-reserv_alu1_rs_alu_ent-ent5_src_manager-srcmng1___MUX_ternary/core/src_managerv263678__WIRE_opr_rdy ),
    .\rs_alu_ent-ent5_src_manager-srcmng1___MUX_ternary/core/src_managerv273677__WIRE_and/core/src_managerv273660_Y (\rs_alu-reserv_alu1_rs_alu_ent-ent5_src_manager-srcmng1___MUX_ternary/core/src_managerv273677__WIRE_and/core/src_managerv273660_Y ),
    .\rs_alu_ent-ent5_src_manager-srcmng1___MUX_ternary/core/src_managerv283676__WIRE_and/core/src_managerv283663_Y (\rs_alu-reserv_alu1_rs_alu_ent-ent5_src_manager-srcmng1___MUX_ternary/core/src_managerv283676__WIRE_and/core/src_managerv283663_Y ),
    .\rs_alu_ent-ent5_src_manager-srcmng1___MUX_ternary/core/src_managerv293675__WIRE_and/core/src_managerv293666_Y (\rs_alu-reserv_alu1_rs_alu_ent-ent5_src_manager-srcmng1___MUX_ternary/core/src_managerv293675__WIRE_and/core/src_managerv293666_Y ),
    .\rs_alu_ent-ent5_src_manager-srcmng1___MUX_ternary/core/src_managerv303674__WIRE_and/core/src_managerv303669_Y (\rs_alu-reserv_alu1_rs_alu_ent-ent5_src_manager-srcmng1___MUX_ternary/core/src_managerv303674__WIRE_and/core/src_managerv303669_Y ),
    .\rs_alu_ent-ent5_src_manager-srcmng1___MUX_ternary/core/src_managerv313673__WIRE_and/core/src_managerv313672_Y (\rs_alu-reserv_alu1_rs_alu_ent-ent5_src_manager-srcmng1___MUX_ternary/core/src_managerv313673__WIRE_and/core/src_managerv313672_Y ),
    .\rs_alu_ent-ent5_src_manager-srcmng2___MUX_ternary/core/src_managerv263678__WIRE_opr_rdy (\rs_alu-reserv_alu1_rs_alu_ent-ent5_src_manager-srcmng2___MUX_ternary/core/src_managerv263678__WIRE_opr_rdy ),
    .\rs_alu_ent-ent5_src_manager-srcmng2___MUX_ternary/core/src_managerv273677__WIRE_and/core/src_managerv273660_Y (\rs_alu-reserv_alu1_rs_alu_ent-ent5_src_manager-srcmng2___MUX_ternary/core/src_managerv273677__WIRE_and/core/src_managerv273660_Y ),
    .\rs_alu_ent-ent5_src_manager-srcmng2___MUX_ternary/core/src_managerv283676__WIRE_and/core/src_managerv283663_Y (\rs_alu-reserv_alu1_rs_alu_ent-ent5_src_manager-srcmng2___MUX_ternary/core/src_managerv283676__WIRE_and/core/src_managerv283663_Y ),
    .\rs_alu_ent-ent5_src_manager-srcmng2___MUX_ternary/core/src_managerv293675__WIRE_and/core/src_managerv293666_Y (\rs_alu-reserv_alu1_rs_alu_ent-ent5_src_manager-srcmng2___MUX_ternary/core/src_managerv293675__WIRE_and/core/src_managerv293666_Y ),
    .\rs_alu_ent-ent5_src_manager-srcmng2___MUX_ternary/core/src_managerv303674__WIRE_and/core/src_managerv303669_Y (\rs_alu-reserv_alu1_rs_alu_ent-ent5_src_manager-srcmng2___MUX_ternary/core/src_managerv303674__WIRE_and/core/src_managerv303669_Y ),
    .\rs_alu_ent-ent5_src_manager-srcmng2___MUX_ternary/core/src_managerv313673__WIRE_and/core/src_managerv313672_Y (\rs_alu-reserv_alu1_rs_alu_ent-ent5_src_manager-srcmng2___MUX_ternary/core/src_managerv313673__WIRE_and/core/src_managerv313672_Y ),
    .\rs_alu_ent-ent6___MUX_procmux7955__WIRE_we (\rs_alu-reserv_alu1_rs_alu_ent-ent6___MUX_procmux7955__WIRE_we ),
    .\rs_alu_ent-ent6___MUX_ternary/core/rs_aluv647781__WIRE_and/core/rs_aluv647780_Y (\rs_alu-reserv_alu1_rs_alu_ent-ent6___MUX_ternary/core/rs_aluv647781__WIRE_and/core/rs_aluv647780_Y ),
    .\rs_alu_ent-ent6___MUX_ternary/core/rs_aluv667784__WIRE_and/core/rs_aluv667783_Y (\rs_alu-reserv_alu1_rs_alu_ent-ent6___MUX_ternary/core/rs_aluv667784__WIRE_and/core/rs_aluv667783_Y ),
    .\rs_alu_ent-ent6_src_manager-srcmng1___MUX_ternary/core/src_managerv263678__WIRE_opr_rdy (\rs_alu-reserv_alu1_rs_alu_ent-ent6_src_manager-srcmng1___MUX_ternary/core/src_managerv263678__WIRE_opr_rdy ),
    .\rs_alu_ent-ent6_src_manager-srcmng1___MUX_ternary/core/src_managerv273677__WIRE_and/core/src_managerv273660_Y (\rs_alu-reserv_alu1_rs_alu_ent-ent6_src_manager-srcmng1___MUX_ternary/core/src_managerv273677__WIRE_and/core/src_managerv273660_Y ),
    .\rs_alu_ent-ent6_src_manager-srcmng1___MUX_ternary/core/src_managerv283676__WIRE_and/core/src_managerv283663_Y (\rs_alu-reserv_alu1_rs_alu_ent-ent6_src_manager-srcmng1___MUX_ternary/core/src_managerv283676__WIRE_and/core/src_managerv283663_Y ),
    .\rs_alu_ent-ent6_src_manager-srcmng1___MUX_ternary/core/src_managerv293675__WIRE_and/core/src_managerv293666_Y (\rs_alu-reserv_alu1_rs_alu_ent-ent6_src_manager-srcmng1___MUX_ternary/core/src_managerv293675__WIRE_and/core/src_managerv293666_Y ),
    .\rs_alu_ent-ent6_src_manager-srcmng1___MUX_ternary/core/src_managerv303674__WIRE_and/core/src_managerv303669_Y (\rs_alu-reserv_alu1_rs_alu_ent-ent6_src_manager-srcmng1___MUX_ternary/core/src_managerv303674__WIRE_and/core/src_managerv303669_Y ),
    .\rs_alu_ent-ent6_src_manager-srcmng1___MUX_ternary/core/src_managerv313673__WIRE_and/core/src_managerv313672_Y (\rs_alu-reserv_alu1_rs_alu_ent-ent6_src_manager-srcmng1___MUX_ternary/core/src_managerv313673__WIRE_and/core/src_managerv313672_Y ),
    .\rs_alu_ent-ent6_src_manager-srcmng2___MUX_ternary/core/src_managerv263678__WIRE_opr_rdy (\rs_alu-reserv_alu1_rs_alu_ent-ent6_src_manager-srcmng2___MUX_ternary/core/src_managerv263678__WIRE_opr_rdy ),
    .\rs_alu_ent-ent6_src_manager-srcmng2___MUX_ternary/core/src_managerv273677__WIRE_and/core/src_managerv273660_Y (\rs_alu-reserv_alu1_rs_alu_ent-ent6_src_manager-srcmng2___MUX_ternary/core/src_managerv273677__WIRE_and/core/src_managerv273660_Y ),
    .\rs_alu_ent-ent6_src_manager-srcmng2___MUX_ternary/core/src_managerv283676__WIRE_and/core/src_managerv283663_Y (\rs_alu-reserv_alu1_rs_alu_ent-ent6_src_manager-srcmng2___MUX_ternary/core/src_managerv283676__WIRE_and/core/src_managerv283663_Y ),
    .\rs_alu_ent-ent6_src_manager-srcmng2___MUX_ternary/core/src_managerv293675__WIRE_and/core/src_managerv293666_Y (\rs_alu-reserv_alu1_rs_alu_ent-ent6_src_manager-srcmng2___MUX_ternary/core/src_managerv293675__WIRE_and/core/src_managerv293666_Y ),
    .\rs_alu_ent-ent6_src_manager-srcmng2___MUX_ternary/core/src_managerv303674__WIRE_and/core/src_managerv303669_Y (\rs_alu-reserv_alu1_rs_alu_ent-ent6_src_manager-srcmng2___MUX_ternary/core/src_managerv303674__WIRE_and/core/src_managerv303669_Y ),
    .\rs_alu_ent-ent6_src_manager-srcmng2___MUX_ternary/core/src_managerv313673__WIRE_and/core/src_managerv313672_Y (\rs_alu-reserv_alu1_rs_alu_ent-ent6_src_manager-srcmng2___MUX_ternary/core/src_managerv313673__WIRE_and/core/src_managerv313672_Y ),
    .\rs_alu_ent-ent7___MUX_procmux7955__WIRE_we (\rs_alu-reserv_alu1_rs_alu_ent-ent7___MUX_procmux7955__WIRE_we ),
    .\rs_alu_ent-ent7___MUX_ternary/core/rs_aluv647781__WIRE_and/core/rs_aluv647780_Y (\rs_alu-reserv_alu1_rs_alu_ent-ent7___MUX_ternary/core/rs_aluv647781__WIRE_and/core/rs_aluv647780_Y ),
    .\rs_alu_ent-ent7___MUX_ternary/core/rs_aluv667784__WIRE_and/core/rs_aluv667783_Y (\rs_alu-reserv_alu1_rs_alu_ent-ent7___MUX_ternary/core/rs_aluv667784__WIRE_and/core/rs_aluv667783_Y ),
    .\rs_alu_ent-ent7_src_manager-srcmng1___MUX_ternary/core/src_managerv263678__WIRE_opr_rdy (\rs_alu-reserv_alu1_rs_alu_ent-ent7_src_manager-srcmng1___MUX_ternary/core/src_managerv263678__WIRE_opr_rdy ),
    .\rs_alu_ent-ent7_src_manager-srcmng1___MUX_ternary/core/src_managerv273677__WIRE_and/core/src_managerv273660_Y (\rs_alu-reserv_alu1_rs_alu_ent-ent7_src_manager-srcmng1___MUX_ternary/core/src_managerv273677__WIRE_and/core/src_managerv273660_Y ),
    .\rs_alu_ent-ent7_src_manager-srcmng1___MUX_ternary/core/src_managerv283676__WIRE_and/core/src_managerv283663_Y (\rs_alu-reserv_alu1_rs_alu_ent-ent7_src_manager-srcmng1___MUX_ternary/core/src_managerv283676__WIRE_and/core/src_managerv283663_Y ),
    .\rs_alu_ent-ent7_src_manager-srcmng1___MUX_ternary/core/src_managerv293675__WIRE_and/core/src_managerv293666_Y (\rs_alu-reserv_alu1_rs_alu_ent-ent7_src_manager-srcmng1___MUX_ternary/core/src_managerv293675__WIRE_and/core/src_managerv293666_Y ),
    .\rs_alu_ent-ent7_src_manager-srcmng1___MUX_ternary/core/src_managerv303674__WIRE_and/core/src_managerv303669_Y (\rs_alu-reserv_alu1_rs_alu_ent-ent7_src_manager-srcmng1___MUX_ternary/core/src_managerv303674__WIRE_and/core/src_managerv303669_Y ),
    .\rs_alu_ent-ent7_src_manager-srcmng1___MUX_ternary/core/src_managerv313673__WIRE_and/core/src_managerv313672_Y (\rs_alu-reserv_alu1_rs_alu_ent-ent7_src_manager-srcmng1___MUX_ternary/core/src_managerv313673__WIRE_and/core/src_managerv313672_Y ),
    .\rs_alu_ent-ent7_src_manager-srcmng2___MUX_ternary/core/src_managerv263678__WIRE_opr_rdy (\rs_alu-reserv_alu1_rs_alu_ent-ent7_src_manager-srcmng2___MUX_ternary/core/src_managerv263678__WIRE_opr_rdy ),
    .\rs_alu_ent-ent7_src_manager-srcmng2___MUX_ternary/core/src_managerv273677__WIRE_and/core/src_managerv273660_Y (\rs_alu-reserv_alu1_rs_alu_ent-ent7_src_manager-srcmng2___MUX_ternary/core/src_managerv273677__WIRE_and/core/src_managerv273660_Y ),
    .\rs_alu_ent-ent7_src_manager-srcmng2___MUX_ternary/core/src_managerv283676__WIRE_and/core/src_managerv283663_Y (\rs_alu-reserv_alu1_rs_alu_ent-ent7_src_manager-srcmng2___MUX_ternary/core/src_managerv283676__WIRE_and/core/src_managerv283663_Y ),
    .\rs_alu_ent-ent7_src_manager-srcmng2___MUX_ternary/core/src_managerv293675__WIRE_and/core/src_managerv293666_Y (\rs_alu-reserv_alu1_rs_alu_ent-ent7_src_manager-srcmng2___MUX_ternary/core/src_managerv293675__WIRE_and/core/src_managerv293666_Y ),
    .\rs_alu_ent-ent7_src_manager-srcmng2___MUX_ternary/core/src_managerv303674__WIRE_and/core/src_managerv303669_Y (\rs_alu-reserv_alu1_rs_alu_ent-ent7_src_manager-srcmng2___MUX_ternary/core/src_managerv303674__WIRE_and/core/src_managerv303669_Y ),
    .\rs_alu_ent-ent7_src_manager-srcmng2___MUX_ternary/core/src_managerv313673__WIRE_and/core/src_managerv313672_Y (\rs_alu-reserv_alu1_rs_alu_ent-ent7_src_manager-srcmng2___MUX_ternary/core/src_managerv313673__WIRE_and/core/src_managerv313672_Y ),
    .specbit(specbit_alu1),
    .specfixtag(spectagfix),
    .spectag(spectag_alu1),
    .src_a(src_a_alu1),
    .src_b(src_b_alu1),
    .waddr1(allocent1_alu[3:1]),
    .waddr2(_095_),
    .walu_op_1(alu_op_1_id),
    .walu_op_2(alu_op_2_id),
    .wdstval_1(wr_reg_1_id),
    .wdstval_2(wr_reg_2_id),
    .we1(_007_),
    .we2(_009_),
    .wimm_1(imm1),
    .wimm_2(imm2),
    .wpc_1(pc_id),
    .wpc_2(_000_),
    .wrrftag_1(dst1_renamed),
    .wrrftag_2(dst2_renamed),
    .wspecbit_1(spec1_id),
    .wspecbit_2(spec2_id),
    .wspectag_1(sptag1_id),
    .wspectag_2(sptag2_id),
    .wsrc1_1(src1_1),
    .wsrc1_2(src1_2),
    .wsrc2_1(src2_1),
    .wsrc2_2(src2_2),
    .wsrc_a_1(src_a_sel_1_id),
    .wsrc_a_2(src_a_sel_2_id),
    .wsrc_b_1(src_b_sel_1_id),
    .wsrc_b_2(src_b_sel_2_id),
    .wvalid1_1(_077_),
    .wvalid1_2(_079_),
    .wvalid2_1(_078_),
    .wvalid2_2(_080_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./core/pipeline.v:1213.11-1290.10" *)
  rs_alu reserv_alu2 (
    .__MUX_procmux23956__WIRE_clearbusy(\rs_alu-reserv_alu2___MUX_procmux23956__WIRE_clearbusy ),
    .__MUX_procmux24004__WIRE_we2(\rs_alu-reserv_alu2___MUX_procmux24004__WIRE_we2 ),
    .__MUX_procmux24055__WIRE_prsuccess(\rs_alu-reserv_alu2___MUX_procmux24055__WIRE_prsuccess ),
    .__MUX_procmux24058__WIRE_prmiss(\rs_alu-reserv_alu2___MUX_procmux24058__WIRE_prmiss ),
    .__MUX_procmux24100__WIRE_we1(\rs_alu-reserv_alu2___MUX_procmux24100__WIRE_we1 ),
    .__MUX_procmux24643__WIRE_nextrrfcyc(\rs_alu-reserv_alu2___MUX_procmux24643__WIRE_nextrrfcyc ),
    .\__MUX_ternary/core/rs_aluv3352912__WIRE_eq/core/rs_aluv3352911_Y (\rs_alu-reserv_alu2___MUX_ternary/core/rs_aluv3352912__WIRE_eq/core/rs_aluv3352911_Y ),
    .\__MUX_ternary/core/rs_aluv3362909__WIRE_eq/core/rs_aluv3362908_Y (\rs_alu-reserv_alu2___MUX_ternary/core/rs_aluv3362909__WIRE_eq/core/rs_aluv3362908_Y ),
    .\__MUX_ternary/core/rs_aluv3372906__WIRE_eq/core/rs_aluv3372905_Y (\rs_alu-reserv_alu2___MUX_ternary/core/rs_aluv3372906__WIRE_eq/core/rs_aluv3372905_Y ),
    .\__MUX_ternary/core/rs_aluv3382903__WIRE_eq/core/rs_aluv3382902_Y (\rs_alu-reserv_alu2___MUX_ternary/core/rs_aluv3382903__WIRE_eq/core/rs_aluv3382902_Y ),
    .\__MUX_ternary/core/rs_aluv3392900__WIRE_eq/core/rs_aluv3392899_Y (\rs_alu-reserv_alu2___MUX_ternary/core/rs_aluv3392900__WIRE_eq/core/rs_aluv3392899_Y ),
    .\__MUX_ternary/core/rs_aluv3402897__WIRE_eq/core/rs_aluv3402896_Y (\rs_alu-reserv_alu2___MUX_ternary/core/rs_aluv3402897__WIRE_eq/core/rs_aluv3402896_Y ),
    .\__MUX_ternary/core/rs_aluv3412894__WIRE_eq/core/rs_aluv3412893_Y (\rs_alu-reserv_alu2___MUX_ternary/core/rs_aluv3412894__WIRE_eq/core/rs_aluv3412893_Y ),
    .\__MUX_ternary/core/rs_aluv3422891__WIRE_eq/core/rs_aluv3422890_Y (\rs_alu-reserv_alu2___MUX_ternary/core/rs_aluv3422891__WIRE_eq/core/rs_aluv3422890_Y ),
    .\__MUX_ternary/core/rs_aluv3452928__WIRE_eq/core/rs_aluv3452927_Y (\rs_alu-reserv_alu2___MUX_ternary/core/rs_aluv3452928__WIRE_eq/core/rs_aluv3452927_Y ),
    .\__MUX_ternary/core/rs_aluv3462926__WIRE_eq/core/rs_aluv3462925_Y (\rs_alu-reserv_alu2___MUX_ternary/core/rs_aluv3462926__WIRE_eq/core/rs_aluv3462925_Y ),
    .\__MUX_ternary/core/rs_aluv3472924__WIRE_eq/core/rs_aluv3472923_Y (\rs_alu-reserv_alu2___MUX_ternary/core/rs_aluv3472924__WIRE_eq/core/rs_aluv3472923_Y ),
    .\__MUX_ternary/core/rs_aluv3482922__WIRE_eq/core/rs_aluv3482921_Y (\rs_alu-reserv_alu2___MUX_ternary/core/rs_aluv3482922__WIRE_eq/core/rs_aluv3482921_Y ),
    .\__MUX_ternary/core/rs_aluv3492920__WIRE_eq/core/rs_aluv3492919_Y (\rs_alu-reserv_alu2___MUX_ternary/core/rs_aluv3492920__WIRE_eq/core/rs_aluv3492919_Y ),
    .\__MUX_ternary/core/rs_aluv3502918__WIRE_eq/core/rs_aluv3502917_Y (\rs_alu-reserv_alu2___MUX_ternary/core/rs_aluv3502918__WIRE_eq/core/rs_aluv3502917_Y ),
    .\__MUX_ternary/core/rs_aluv3512916__WIRE_eq/core/rs_aluv3512915_Y (\rs_alu-reserv_alu2___MUX_ternary/core/rs_aluv3512916__WIRE_eq/core/rs_aluv3512915_Y ),
    .\__MUX_ternary/core/rs_aluv3522914__WIRE_eq/core/rs_aluv3522913_Y (\rs_alu-reserv_alu2___MUX_ternary/core/rs_aluv3522914__WIRE_eq/core/rs_aluv3522913_Y ),
    .\__MUX_ternary/core/rs_aluv4473161__WIRE_logic_and/core/rs_aluv4473160_Y (\rs_alu-reserv_alu2___MUX_ternary/core/rs_aluv4473161__WIRE_logic_and/core/rs_aluv4473160_Y ),
    .\__MUX_ternary/core/rs_aluv4923202__WIRE_logic_and/core/rs_aluv4923201_Y (\rs_alu-reserv_alu2___MUX_ternary/core/rs_aluv4923202__WIRE_logic_and/core/rs_aluv4923201_Y ),
    .\__MUX_ternary/core/rs_aluv5373243__WIRE_logic_and/core/rs_aluv5373242_Y (\rs_alu-reserv_alu2___MUX_ternary/core/rs_aluv5373243__WIRE_logic_and/core/rs_aluv5373242_Y ),
    .\__MUX_ternary/core/rs_aluv5823284__WIRE_logic_and/core/rs_aluv5823283_Y (\rs_alu-reserv_alu2___MUX_ternary/core/rs_aluv5823284__WIRE_logic_and/core/rs_aluv5823283_Y ),
    .\__MUX_ternary/core/rs_aluv6273325__WIRE_logic_and/core/rs_aluv6273324_Y (\rs_alu-reserv_alu2___MUX_ternary/core/rs_aluv6273325__WIRE_logic_and/core/rs_aluv6273324_Y ),
    .\__MUX_ternary/core/rs_aluv6723366__WIRE_logic_and/core/rs_aluv6723365_Y (\rs_alu-reserv_alu2___MUX_ternary/core/rs_aluv6723366__WIRE_logic_and/core/rs_aluv6723365_Y ),
    .\__MUX_ternary/core/rs_aluv7173407__WIRE_logic_and/core/rs_aluv7173406_Y (\rs_alu-reserv_alu2___MUX_ternary/core/rs_aluv7173407__WIRE_logic_and/core/rs_aluv7173406_Y ),
    .\__MUX_ternary/core/rs_aluv7623448__WIRE_logic_and/core/rs_aluv7623447_Y (\rs_alu-reserv_alu2___MUX_ternary/core/rs_aluv7623448__WIRE_logic_and/core/rs_aluv7623447_Y ),
    .\__MUX_ternary/core/rs_aluv8033500__WIRE_eq/core/rs_aluv8033487_Y (\rs_alu-reserv_alu2___MUX_ternary/core/rs_aluv8033500__WIRE_eq/core/rs_aluv8033487_Y ),
    .\__MUX_ternary/core/rs_aluv8043499__WIRE_eq/core/rs_aluv8043488_Y (\rs_alu-reserv_alu2___MUX_ternary/core/rs_aluv8043499__WIRE_eq/core/rs_aluv8043488_Y ),
    .\__MUX_ternary/core/rs_aluv8053498__WIRE_eq/core/rs_aluv8053489_Y (\rs_alu-reserv_alu2___MUX_ternary/core/rs_aluv8053498__WIRE_eq/core/rs_aluv8053489_Y ),
    .\__MUX_ternary/core/rs_aluv8063497__WIRE_eq/core/rs_aluv8063490_Y (\rs_alu-reserv_alu2___MUX_ternary/core/rs_aluv8063497__WIRE_eq/core/rs_aluv8063490_Y ),
    .\__MUX_ternary/core/rs_aluv8073496__WIRE_eq/core/rs_aluv8073491_Y (\rs_alu-reserv_alu2___MUX_ternary/core/rs_aluv8073496__WIRE_eq/core/rs_aluv8073491_Y ),
    .\__MUX_ternary/core/rs_aluv8083495__WIRE_eq/core/rs_aluv8083492_Y (\rs_alu-reserv_alu2___MUX_ternary/core/rs_aluv8083495__WIRE_eq/core/rs_aluv8083492_Y ),
    .\__MUX_ternary/core/rs_aluv8093494__WIRE_eq/core/rs_aluv8093493_Y (\rs_alu-reserv_alu2___MUX_ternary/core/rs_aluv8093494__WIRE_eq/core/rs_aluv8093493_Y ),
    .alu_op(alu_op_alu2),
    .busyvec(busyvec_alu2),
    .clearbusy(issue_alu2),
    .clk(clk),
    .dstval(dstval_alu2),
    .ex_src1(ex_src1_alu2),
    .ex_src2(ex_src2_alu2),
    .exdst1(buf_rrftag_alu1),
    .exdst2(buf_rrftag_alu2),
    .exdst3(wrrftag_ldst),
    .exdst4(buf_rrftag_branch),
    .exdst5(buf_rrftag_mul),
    .exrslt1(result_alu1),
    .exrslt2(result_alu2),
    .exrslt3(result_ldst),
    .exrslt4(result_branch),
    .exrslt5(result_mul),
    .histvect(histvect2),
    .imm(imm_alu2),
    .issueaddr(issueent_alu2),
    .kill_spec1(_081_),
    .kill_spec2(_082_),
    .kill_spec3(_075_),
    .kill_spec4(_048_),
    .kill_spec5(_076_),
    .metaReset_rs_alu(metaReset),
    .nextrrfcyc(nextrrfcyc),
    .pc(pc_alu2),
    .prmiss(kill_DP),
    .prsuccess(prsuccess),
    .prtag(buf_spectag_branch),
    .ready(ready_alu2),
    .reset(reset),
    .rrftag(rrftag_alu2),
    .\rs_alu_ent-ent0___MUX_procmux7955__WIRE_we (\rs_alu-reserv_alu2_rs_alu_ent-ent0___MUX_procmux7955__WIRE_we ),
    .\rs_alu_ent-ent0___MUX_ternary/core/rs_aluv647781__WIRE_and/core/rs_aluv647780_Y (\rs_alu-reserv_alu2_rs_alu_ent-ent0___MUX_ternary/core/rs_aluv647781__WIRE_and/core/rs_aluv647780_Y ),
    .\rs_alu_ent-ent0___MUX_ternary/core/rs_aluv667784__WIRE_and/core/rs_aluv667783_Y (\rs_alu-reserv_alu2_rs_alu_ent-ent0___MUX_ternary/core/rs_aluv667784__WIRE_and/core/rs_aluv667783_Y ),
    .\rs_alu_ent-ent0_src_manager-srcmng1___MUX_ternary/core/src_managerv263678__WIRE_opr_rdy (\rs_alu-reserv_alu2_rs_alu_ent-ent0_src_manager-srcmng1___MUX_ternary/core/src_managerv263678__WIRE_opr_rdy ),
    .\rs_alu_ent-ent0_src_manager-srcmng1___MUX_ternary/core/src_managerv273677__WIRE_and/core/src_managerv273660_Y (\rs_alu-reserv_alu2_rs_alu_ent-ent0_src_manager-srcmng1___MUX_ternary/core/src_managerv273677__WIRE_and/core/src_managerv273660_Y ),
    .\rs_alu_ent-ent0_src_manager-srcmng1___MUX_ternary/core/src_managerv283676__WIRE_and/core/src_managerv283663_Y (\rs_alu-reserv_alu2_rs_alu_ent-ent0_src_manager-srcmng1___MUX_ternary/core/src_managerv283676__WIRE_and/core/src_managerv283663_Y ),
    .\rs_alu_ent-ent0_src_manager-srcmng1___MUX_ternary/core/src_managerv293675__WIRE_and/core/src_managerv293666_Y (\rs_alu-reserv_alu2_rs_alu_ent-ent0_src_manager-srcmng1___MUX_ternary/core/src_managerv293675__WIRE_and/core/src_managerv293666_Y ),
    .\rs_alu_ent-ent0_src_manager-srcmng1___MUX_ternary/core/src_managerv303674__WIRE_and/core/src_managerv303669_Y (\rs_alu-reserv_alu2_rs_alu_ent-ent0_src_manager-srcmng1___MUX_ternary/core/src_managerv303674__WIRE_and/core/src_managerv303669_Y ),
    .\rs_alu_ent-ent0_src_manager-srcmng1___MUX_ternary/core/src_managerv313673__WIRE_and/core/src_managerv313672_Y (\rs_alu-reserv_alu2_rs_alu_ent-ent0_src_manager-srcmng1___MUX_ternary/core/src_managerv313673__WIRE_and/core/src_managerv313672_Y ),
    .\rs_alu_ent-ent0_src_manager-srcmng2___MUX_ternary/core/src_managerv263678__WIRE_opr_rdy (\rs_alu-reserv_alu2_rs_alu_ent-ent0_src_manager-srcmng2___MUX_ternary/core/src_managerv263678__WIRE_opr_rdy ),
    .\rs_alu_ent-ent0_src_manager-srcmng2___MUX_ternary/core/src_managerv273677__WIRE_and/core/src_managerv273660_Y (\rs_alu-reserv_alu2_rs_alu_ent-ent0_src_manager-srcmng2___MUX_ternary/core/src_managerv273677__WIRE_and/core/src_managerv273660_Y ),
    .\rs_alu_ent-ent0_src_manager-srcmng2___MUX_ternary/core/src_managerv283676__WIRE_and/core/src_managerv283663_Y (\rs_alu-reserv_alu2_rs_alu_ent-ent0_src_manager-srcmng2___MUX_ternary/core/src_managerv283676__WIRE_and/core/src_managerv283663_Y ),
    .\rs_alu_ent-ent0_src_manager-srcmng2___MUX_ternary/core/src_managerv293675__WIRE_and/core/src_managerv293666_Y (\rs_alu-reserv_alu2_rs_alu_ent-ent0_src_manager-srcmng2___MUX_ternary/core/src_managerv293675__WIRE_and/core/src_managerv293666_Y ),
    .\rs_alu_ent-ent0_src_manager-srcmng2___MUX_ternary/core/src_managerv303674__WIRE_and/core/src_managerv303669_Y (\rs_alu-reserv_alu2_rs_alu_ent-ent0_src_manager-srcmng2___MUX_ternary/core/src_managerv303674__WIRE_and/core/src_managerv303669_Y ),
    .\rs_alu_ent-ent0_src_manager-srcmng2___MUX_ternary/core/src_managerv313673__WIRE_and/core/src_managerv313672_Y (\rs_alu-reserv_alu2_rs_alu_ent-ent0_src_manager-srcmng2___MUX_ternary/core/src_managerv313673__WIRE_and/core/src_managerv313672_Y ),
    .\rs_alu_ent-ent1___MUX_procmux7955__WIRE_we (\rs_alu-reserv_alu2_rs_alu_ent-ent1___MUX_procmux7955__WIRE_we ),
    .\rs_alu_ent-ent1___MUX_ternary/core/rs_aluv647781__WIRE_and/core/rs_aluv647780_Y (\rs_alu-reserv_alu2_rs_alu_ent-ent1___MUX_ternary/core/rs_aluv647781__WIRE_and/core/rs_aluv647780_Y ),
    .\rs_alu_ent-ent1___MUX_ternary/core/rs_aluv667784__WIRE_and/core/rs_aluv667783_Y (\rs_alu-reserv_alu2_rs_alu_ent-ent1___MUX_ternary/core/rs_aluv667784__WIRE_and/core/rs_aluv667783_Y ),
    .\rs_alu_ent-ent1_src_manager-srcmng1___MUX_ternary/core/src_managerv263678__WIRE_opr_rdy (\rs_alu-reserv_alu2_rs_alu_ent-ent1_src_manager-srcmng1___MUX_ternary/core/src_managerv263678__WIRE_opr_rdy ),
    .\rs_alu_ent-ent1_src_manager-srcmng1___MUX_ternary/core/src_managerv273677__WIRE_and/core/src_managerv273660_Y (\rs_alu-reserv_alu2_rs_alu_ent-ent1_src_manager-srcmng1___MUX_ternary/core/src_managerv273677__WIRE_and/core/src_managerv273660_Y ),
    .\rs_alu_ent-ent1_src_manager-srcmng1___MUX_ternary/core/src_managerv283676__WIRE_and/core/src_managerv283663_Y (\rs_alu-reserv_alu2_rs_alu_ent-ent1_src_manager-srcmng1___MUX_ternary/core/src_managerv283676__WIRE_and/core/src_managerv283663_Y ),
    .\rs_alu_ent-ent1_src_manager-srcmng1___MUX_ternary/core/src_managerv293675__WIRE_and/core/src_managerv293666_Y (\rs_alu-reserv_alu2_rs_alu_ent-ent1_src_manager-srcmng1___MUX_ternary/core/src_managerv293675__WIRE_and/core/src_managerv293666_Y ),
    .\rs_alu_ent-ent1_src_manager-srcmng1___MUX_ternary/core/src_managerv303674__WIRE_and/core/src_managerv303669_Y (\rs_alu-reserv_alu2_rs_alu_ent-ent1_src_manager-srcmng1___MUX_ternary/core/src_managerv303674__WIRE_and/core/src_managerv303669_Y ),
    .\rs_alu_ent-ent1_src_manager-srcmng1___MUX_ternary/core/src_managerv313673__WIRE_and/core/src_managerv313672_Y (\rs_alu-reserv_alu2_rs_alu_ent-ent1_src_manager-srcmng1___MUX_ternary/core/src_managerv313673__WIRE_and/core/src_managerv313672_Y ),
    .\rs_alu_ent-ent1_src_manager-srcmng2___MUX_ternary/core/src_managerv263678__WIRE_opr_rdy (\rs_alu-reserv_alu2_rs_alu_ent-ent1_src_manager-srcmng2___MUX_ternary/core/src_managerv263678__WIRE_opr_rdy ),
    .\rs_alu_ent-ent1_src_manager-srcmng2___MUX_ternary/core/src_managerv273677__WIRE_and/core/src_managerv273660_Y (\rs_alu-reserv_alu2_rs_alu_ent-ent1_src_manager-srcmng2___MUX_ternary/core/src_managerv273677__WIRE_and/core/src_managerv273660_Y ),
    .\rs_alu_ent-ent1_src_manager-srcmng2___MUX_ternary/core/src_managerv283676__WIRE_and/core/src_managerv283663_Y (\rs_alu-reserv_alu2_rs_alu_ent-ent1_src_manager-srcmng2___MUX_ternary/core/src_managerv283676__WIRE_and/core/src_managerv283663_Y ),
    .\rs_alu_ent-ent1_src_manager-srcmng2___MUX_ternary/core/src_managerv293675__WIRE_and/core/src_managerv293666_Y (\rs_alu-reserv_alu2_rs_alu_ent-ent1_src_manager-srcmng2___MUX_ternary/core/src_managerv293675__WIRE_and/core/src_managerv293666_Y ),
    .\rs_alu_ent-ent1_src_manager-srcmng2___MUX_ternary/core/src_managerv303674__WIRE_and/core/src_managerv303669_Y (\rs_alu-reserv_alu2_rs_alu_ent-ent1_src_manager-srcmng2___MUX_ternary/core/src_managerv303674__WIRE_and/core/src_managerv303669_Y ),
    .\rs_alu_ent-ent1_src_manager-srcmng2___MUX_ternary/core/src_managerv313673__WIRE_and/core/src_managerv313672_Y (\rs_alu-reserv_alu2_rs_alu_ent-ent1_src_manager-srcmng2___MUX_ternary/core/src_managerv313673__WIRE_and/core/src_managerv313672_Y ),
    .\rs_alu_ent-ent2___MUX_procmux7955__WIRE_we (\rs_alu-reserv_alu2_rs_alu_ent-ent2___MUX_procmux7955__WIRE_we ),
    .\rs_alu_ent-ent2___MUX_ternary/core/rs_aluv647781__WIRE_and/core/rs_aluv647780_Y (\rs_alu-reserv_alu2_rs_alu_ent-ent2___MUX_ternary/core/rs_aluv647781__WIRE_and/core/rs_aluv647780_Y ),
    .\rs_alu_ent-ent2___MUX_ternary/core/rs_aluv667784__WIRE_and/core/rs_aluv667783_Y (\rs_alu-reserv_alu2_rs_alu_ent-ent2___MUX_ternary/core/rs_aluv667784__WIRE_and/core/rs_aluv667783_Y ),
    .\rs_alu_ent-ent2_src_manager-srcmng1___MUX_ternary/core/src_managerv263678__WIRE_opr_rdy (\rs_alu-reserv_alu2_rs_alu_ent-ent2_src_manager-srcmng1___MUX_ternary/core/src_managerv263678__WIRE_opr_rdy ),
    .\rs_alu_ent-ent2_src_manager-srcmng1___MUX_ternary/core/src_managerv273677__WIRE_and/core/src_managerv273660_Y (\rs_alu-reserv_alu2_rs_alu_ent-ent2_src_manager-srcmng1___MUX_ternary/core/src_managerv273677__WIRE_and/core/src_managerv273660_Y ),
    .\rs_alu_ent-ent2_src_manager-srcmng1___MUX_ternary/core/src_managerv283676__WIRE_and/core/src_managerv283663_Y (\rs_alu-reserv_alu2_rs_alu_ent-ent2_src_manager-srcmng1___MUX_ternary/core/src_managerv283676__WIRE_and/core/src_managerv283663_Y ),
    .\rs_alu_ent-ent2_src_manager-srcmng1___MUX_ternary/core/src_managerv293675__WIRE_and/core/src_managerv293666_Y (\rs_alu-reserv_alu2_rs_alu_ent-ent2_src_manager-srcmng1___MUX_ternary/core/src_managerv293675__WIRE_and/core/src_managerv293666_Y ),
    .\rs_alu_ent-ent2_src_manager-srcmng1___MUX_ternary/core/src_managerv303674__WIRE_and/core/src_managerv303669_Y (\rs_alu-reserv_alu2_rs_alu_ent-ent2_src_manager-srcmng1___MUX_ternary/core/src_managerv303674__WIRE_and/core/src_managerv303669_Y ),
    .\rs_alu_ent-ent2_src_manager-srcmng1___MUX_ternary/core/src_managerv313673__WIRE_and/core/src_managerv313672_Y (\rs_alu-reserv_alu2_rs_alu_ent-ent2_src_manager-srcmng1___MUX_ternary/core/src_managerv313673__WIRE_and/core/src_managerv313672_Y ),
    .\rs_alu_ent-ent2_src_manager-srcmng2___MUX_ternary/core/src_managerv263678__WIRE_opr_rdy (\rs_alu-reserv_alu2_rs_alu_ent-ent2_src_manager-srcmng2___MUX_ternary/core/src_managerv263678__WIRE_opr_rdy ),
    .\rs_alu_ent-ent2_src_manager-srcmng2___MUX_ternary/core/src_managerv273677__WIRE_and/core/src_managerv273660_Y (\rs_alu-reserv_alu2_rs_alu_ent-ent2_src_manager-srcmng2___MUX_ternary/core/src_managerv273677__WIRE_and/core/src_managerv273660_Y ),
    .\rs_alu_ent-ent2_src_manager-srcmng2___MUX_ternary/core/src_managerv283676__WIRE_and/core/src_managerv283663_Y (\rs_alu-reserv_alu2_rs_alu_ent-ent2_src_manager-srcmng2___MUX_ternary/core/src_managerv283676__WIRE_and/core/src_managerv283663_Y ),
    .\rs_alu_ent-ent2_src_manager-srcmng2___MUX_ternary/core/src_managerv293675__WIRE_and/core/src_managerv293666_Y (\rs_alu-reserv_alu2_rs_alu_ent-ent2_src_manager-srcmng2___MUX_ternary/core/src_managerv293675__WIRE_and/core/src_managerv293666_Y ),
    .\rs_alu_ent-ent2_src_manager-srcmng2___MUX_ternary/core/src_managerv303674__WIRE_and/core/src_managerv303669_Y (\rs_alu-reserv_alu2_rs_alu_ent-ent2_src_manager-srcmng2___MUX_ternary/core/src_managerv303674__WIRE_and/core/src_managerv303669_Y ),
    .\rs_alu_ent-ent2_src_manager-srcmng2___MUX_ternary/core/src_managerv313673__WIRE_and/core/src_managerv313672_Y (\rs_alu-reserv_alu2_rs_alu_ent-ent2_src_manager-srcmng2___MUX_ternary/core/src_managerv313673__WIRE_and/core/src_managerv313672_Y ),
    .\rs_alu_ent-ent3___MUX_procmux7955__WIRE_we (\rs_alu-reserv_alu2_rs_alu_ent-ent3___MUX_procmux7955__WIRE_we ),
    .\rs_alu_ent-ent3___MUX_ternary/core/rs_aluv647781__WIRE_and/core/rs_aluv647780_Y (\rs_alu-reserv_alu2_rs_alu_ent-ent3___MUX_ternary/core/rs_aluv647781__WIRE_and/core/rs_aluv647780_Y ),
    .\rs_alu_ent-ent3___MUX_ternary/core/rs_aluv667784__WIRE_and/core/rs_aluv667783_Y (\rs_alu-reserv_alu2_rs_alu_ent-ent3___MUX_ternary/core/rs_aluv667784__WIRE_and/core/rs_aluv667783_Y ),
    .\rs_alu_ent-ent3_src_manager-srcmng1___MUX_ternary/core/src_managerv263678__WIRE_opr_rdy (\rs_alu-reserv_alu2_rs_alu_ent-ent3_src_manager-srcmng1___MUX_ternary/core/src_managerv263678__WIRE_opr_rdy ),
    .\rs_alu_ent-ent3_src_manager-srcmng1___MUX_ternary/core/src_managerv273677__WIRE_and/core/src_managerv273660_Y (\rs_alu-reserv_alu2_rs_alu_ent-ent3_src_manager-srcmng1___MUX_ternary/core/src_managerv273677__WIRE_and/core/src_managerv273660_Y ),
    .\rs_alu_ent-ent3_src_manager-srcmng1___MUX_ternary/core/src_managerv283676__WIRE_and/core/src_managerv283663_Y (\rs_alu-reserv_alu2_rs_alu_ent-ent3_src_manager-srcmng1___MUX_ternary/core/src_managerv283676__WIRE_and/core/src_managerv283663_Y ),
    .\rs_alu_ent-ent3_src_manager-srcmng1___MUX_ternary/core/src_managerv293675__WIRE_and/core/src_managerv293666_Y (\rs_alu-reserv_alu2_rs_alu_ent-ent3_src_manager-srcmng1___MUX_ternary/core/src_managerv293675__WIRE_and/core/src_managerv293666_Y ),
    .\rs_alu_ent-ent3_src_manager-srcmng1___MUX_ternary/core/src_managerv303674__WIRE_and/core/src_managerv303669_Y (\rs_alu-reserv_alu2_rs_alu_ent-ent3_src_manager-srcmng1___MUX_ternary/core/src_managerv303674__WIRE_and/core/src_managerv303669_Y ),
    .\rs_alu_ent-ent3_src_manager-srcmng1___MUX_ternary/core/src_managerv313673__WIRE_and/core/src_managerv313672_Y (\rs_alu-reserv_alu2_rs_alu_ent-ent3_src_manager-srcmng1___MUX_ternary/core/src_managerv313673__WIRE_and/core/src_managerv313672_Y ),
    .\rs_alu_ent-ent3_src_manager-srcmng2___MUX_ternary/core/src_managerv263678__WIRE_opr_rdy (\rs_alu-reserv_alu2_rs_alu_ent-ent3_src_manager-srcmng2___MUX_ternary/core/src_managerv263678__WIRE_opr_rdy ),
    .\rs_alu_ent-ent3_src_manager-srcmng2___MUX_ternary/core/src_managerv273677__WIRE_and/core/src_managerv273660_Y (\rs_alu-reserv_alu2_rs_alu_ent-ent3_src_manager-srcmng2___MUX_ternary/core/src_managerv273677__WIRE_and/core/src_managerv273660_Y ),
    .\rs_alu_ent-ent3_src_manager-srcmng2___MUX_ternary/core/src_managerv283676__WIRE_and/core/src_managerv283663_Y (\rs_alu-reserv_alu2_rs_alu_ent-ent3_src_manager-srcmng2___MUX_ternary/core/src_managerv283676__WIRE_and/core/src_managerv283663_Y ),
    .\rs_alu_ent-ent3_src_manager-srcmng2___MUX_ternary/core/src_managerv293675__WIRE_and/core/src_managerv293666_Y (\rs_alu-reserv_alu2_rs_alu_ent-ent3_src_manager-srcmng2___MUX_ternary/core/src_managerv293675__WIRE_and/core/src_managerv293666_Y ),
    .\rs_alu_ent-ent3_src_manager-srcmng2___MUX_ternary/core/src_managerv303674__WIRE_and/core/src_managerv303669_Y (\rs_alu-reserv_alu2_rs_alu_ent-ent3_src_manager-srcmng2___MUX_ternary/core/src_managerv303674__WIRE_and/core/src_managerv303669_Y ),
    .\rs_alu_ent-ent3_src_manager-srcmng2___MUX_ternary/core/src_managerv313673__WIRE_and/core/src_managerv313672_Y (\rs_alu-reserv_alu2_rs_alu_ent-ent3_src_manager-srcmng2___MUX_ternary/core/src_managerv313673__WIRE_and/core/src_managerv313672_Y ),
    .\rs_alu_ent-ent4___MUX_procmux7955__WIRE_we (\rs_alu-reserv_alu2_rs_alu_ent-ent4___MUX_procmux7955__WIRE_we ),
    .\rs_alu_ent-ent4___MUX_ternary/core/rs_aluv647781__WIRE_and/core/rs_aluv647780_Y (\rs_alu-reserv_alu2_rs_alu_ent-ent4___MUX_ternary/core/rs_aluv647781__WIRE_and/core/rs_aluv647780_Y ),
    .\rs_alu_ent-ent4___MUX_ternary/core/rs_aluv667784__WIRE_and/core/rs_aluv667783_Y (\rs_alu-reserv_alu2_rs_alu_ent-ent4___MUX_ternary/core/rs_aluv667784__WIRE_and/core/rs_aluv667783_Y ),
    .\rs_alu_ent-ent4_src_manager-srcmng1___MUX_ternary/core/src_managerv263678__WIRE_opr_rdy (\rs_alu-reserv_alu2_rs_alu_ent-ent4_src_manager-srcmng1___MUX_ternary/core/src_managerv263678__WIRE_opr_rdy ),
    .\rs_alu_ent-ent4_src_manager-srcmng1___MUX_ternary/core/src_managerv273677__WIRE_and/core/src_managerv273660_Y (\rs_alu-reserv_alu2_rs_alu_ent-ent4_src_manager-srcmng1___MUX_ternary/core/src_managerv273677__WIRE_and/core/src_managerv273660_Y ),
    .\rs_alu_ent-ent4_src_manager-srcmng1___MUX_ternary/core/src_managerv283676__WIRE_and/core/src_managerv283663_Y (\rs_alu-reserv_alu2_rs_alu_ent-ent4_src_manager-srcmng1___MUX_ternary/core/src_managerv283676__WIRE_and/core/src_managerv283663_Y ),
    .\rs_alu_ent-ent4_src_manager-srcmng1___MUX_ternary/core/src_managerv293675__WIRE_and/core/src_managerv293666_Y (\rs_alu-reserv_alu2_rs_alu_ent-ent4_src_manager-srcmng1___MUX_ternary/core/src_managerv293675__WIRE_and/core/src_managerv293666_Y ),
    .\rs_alu_ent-ent4_src_manager-srcmng1___MUX_ternary/core/src_managerv303674__WIRE_and/core/src_managerv303669_Y (\rs_alu-reserv_alu2_rs_alu_ent-ent4_src_manager-srcmng1___MUX_ternary/core/src_managerv303674__WIRE_and/core/src_managerv303669_Y ),
    .\rs_alu_ent-ent4_src_manager-srcmng1___MUX_ternary/core/src_managerv313673__WIRE_and/core/src_managerv313672_Y (\rs_alu-reserv_alu2_rs_alu_ent-ent4_src_manager-srcmng1___MUX_ternary/core/src_managerv313673__WIRE_and/core/src_managerv313672_Y ),
    .\rs_alu_ent-ent4_src_manager-srcmng2___MUX_ternary/core/src_managerv263678__WIRE_opr_rdy (\rs_alu-reserv_alu2_rs_alu_ent-ent4_src_manager-srcmng2___MUX_ternary/core/src_managerv263678__WIRE_opr_rdy ),
    .\rs_alu_ent-ent4_src_manager-srcmng2___MUX_ternary/core/src_managerv273677__WIRE_and/core/src_managerv273660_Y (\rs_alu-reserv_alu2_rs_alu_ent-ent4_src_manager-srcmng2___MUX_ternary/core/src_managerv273677__WIRE_and/core/src_managerv273660_Y ),
    .\rs_alu_ent-ent4_src_manager-srcmng2___MUX_ternary/core/src_managerv283676__WIRE_and/core/src_managerv283663_Y (\rs_alu-reserv_alu2_rs_alu_ent-ent4_src_manager-srcmng2___MUX_ternary/core/src_managerv283676__WIRE_and/core/src_managerv283663_Y ),
    .\rs_alu_ent-ent4_src_manager-srcmng2___MUX_ternary/core/src_managerv293675__WIRE_and/core/src_managerv293666_Y (\rs_alu-reserv_alu2_rs_alu_ent-ent4_src_manager-srcmng2___MUX_ternary/core/src_managerv293675__WIRE_and/core/src_managerv293666_Y ),
    .\rs_alu_ent-ent4_src_manager-srcmng2___MUX_ternary/core/src_managerv303674__WIRE_and/core/src_managerv303669_Y (\rs_alu-reserv_alu2_rs_alu_ent-ent4_src_manager-srcmng2___MUX_ternary/core/src_managerv303674__WIRE_and/core/src_managerv303669_Y ),
    .\rs_alu_ent-ent4_src_manager-srcmng2___MUX_ternary/core/src_managerv313673__WIRE_and/core/src_managerv313672_Y (\rs_alu-reserv_alu2_rs_alu_ent-ent4_src_manager-srcmng2___MUX_ternary/core/src_managerv313673__WIRE_and/core/src_managerv313672_Y ),
    .\rs_alu_ent-ent5___MUX_procmux7955__WIRE_we (\rs_alu-reserv_alu2_rs_alu_ent-ent5___MUX_procmux7955__WIRE_we ),
    .\rs_alu_ent-ent5___MUX_ternary/core/rs_aluv647781__WIRE_and/core/rs_aluv647780_Y (\rs_alu-reserv_alu2_rs_alu_ent-ent5___MUX_ternary/core/rs_aluv647781__WIRE_and/core/rs_aluv647780_Y ),
    .\rs_alu_ent-ent5___MUX_ternary/core/rs_aluv667784__WIRE_and/core/rs_aluv667783_Y (\rs_alu-reserv_alu2_rs_alu_ent-ent5___MUX_ternary/core/rs_aluv667784__WIRE_and/core/rs_aluv667783_Y ),
    .\rs_alu_ent-ent5_src_manager-srcmng1___MUX_ternary/core/src_managerv263678__WIRE_opr_rdy (\rs_alu-reserv_alu2_rs_alu_ent-ent5_src_manager-srcmng1___MUX_ternary/core/src_managerv263678__WIRE_opr_rdy ),
    .\rs_alu_ent-ent5_src_manager-srcmng1___MUX_ternary/core/src_managerv273677__WIRE_and/core/src_managerv273660_Y (\rs_alu-reserv_alu2_rs_alu_ent-ent5_src_manager-srcmng1___MUX_ternary/core/src_managerv273677__WIRE_and/core/src_managerv273660_Y ),
    .\rs_alu_ent-ent5_src_manager-srcmng1___MUX_ternary/core/src_managerv283676__WIRE_and/core/src_managerv283663_Y (\rs_alu-reserv_alu2_rs_alu_ent-ent5_src_manager-srcmng1___MUX_ternary/core/src_managerv283676__WIRE_and/core/src_managerv283663_Y ),
    .\rs_alu_ent-ent5_src_manager-srcmng1___MUX_ternary/core/src_managerv293675__WIRE_and/core/src_managerv293666_Y (\rs_alu-reserv_alu2_rs_alu_ent-ent5_src_manager-srcmng1___MUX_ternary/core/src_managerv293675__WIRE_and/core/src_managerv293666_Y ),
    .\rs_alu_ent-ent5_src_manager-srcmng1___MUX_ternary/core/src_managerv303674__WIRE_and/core/src_managerv303669_Y (\rs_alu-reserv_alu2_rs_alu_ent-ent5_src_manager-srcmng1___MUX_ternary/core/src_managerv303674__WIRE_and/core/src_managerv303669_Y ),
    .\rs_alu_ent-ent5_src_manager-srcmng1___MUX_ternary/core/src_managerv313673__WIRE_and/core/src_managerv313672_Y (\rs_alu-reserv_alu2_rs_alu_ent-ent5_src_manager-srcmng1___MUX_ternary/core/src_managerv313673__WIRE_and/core/src_managerv313672_Y ),
    .\rs_alu_ent-ent5_src_manager-srcmng2___MUX_ternary/core/src_managerv263678__WIRE_opr_rdy (\rs_alu-reserv_alu2_rs_alu_ent-ent5_src_manager-srcmng2___MUX_ternary/core/src_managerv263678__WIRE_opr_rdy ),
    .\rs_alu_ent-ent5_src_manager-srcmng2___MUX_ternary/core/src_managerv273677__WIRE_and/core/src_managerv273660_Y (\rs_alu-reserv_alu2_rs_alu_ent-ent5_src_manager-srcmng2___MUX_ternary/core/src_managerv273677__WIRE_and/core/src_managerv273660_Y ),
    .\rs_alu_ent-ent5_src_manager-srcmng2___MUX_ternary/core/src_managerv283676__WIRE_and/core/src_managerv283663_Y (\rs_alu-reserv_alu2_rs_alu_ent-ent5_src_manager-srcmng2___MUX_ternary/core/src_managerv283676__WIRE_and/core/src_managerv283663_Y ),
    .\rs_alu_ent-ent5_src_manager-srcmng2___MUX_ternary/core/src_managerv293675__WIRE_and/core/src_managerv293666_Y (\rs_alu-reserv_alu2_rs_alu_ent-ent5_src_manager-srcmng2___MUX_ternary/core/src_managerv293675__WIRE_and/core/src_managerv293666_Y ),
    .\rs_alu_ent-ent5_src_manager-srcmng2___MUX_ternary/core/src_managerv303674__WIRE_and/core/src_managerv303669_Y (\rs_alu-reserv_alu2_rs_alu_ent-ent5_src_manager-srcmng2___MUX_ternary/core/src_managerv303674__WIRE_and/core/src_managerv303669_Y ),
    .\rs_alu_ent-ent5_src_manager-srcmng2___MUX_ternary/core/src_managerv313673__WIRE_and/core/src_managerv313672_Y (\rs_alu-reserv_alu2_rs_alu_ent-ent5_src_manager-srcmng2___MUX_ternary/core/src_managerv313673__WIRE_and/core/src_managerv313672_Y ),
    .\rs_alu_ent-ent6___MUX_procmux7955__WIRE_we (\rs_alu-reserv_alu2_rs_alu_ent-ent6___MUX_procmux7955__WIRE_we ),
    .\rs_alu_ent-ent6___MUX_ternary/core/rs_aluv647781__WIRE_and/core/rs_aluv647780_Y (\rs_alu-reserv_alu2_rs_alu_ent-ent6___MUX_ternary/core/rs_aluv647781__WIRE_and/core/rs_aluv647780_Y ),
    .\rs_alu_ent-ent6___MUX_ternary/core/rs_aluv667784__WIRE_and/core/rs_aluv667783_Y (\rs_alu-reserv_alu2_rs_alu_ent-ent6___MUX_ternary/core/rs_aluv667784__WIRE_and/core/rs_aluv667783_Y ),
    .\rs_alu_ent-ent6_src_manager-srcmng1___MUX_ternary/core/src_managerv263678__WIRE_opr_rdy (\rs_alu-reserv_alu2_rs_alu_ent-ent6_src_manager-srcmng1___MUX_ternary/core/src_managerv263678__WIRE_opr_rdy ),
    .\rs_alu_ent-ent6_src_manager-srcmng1___MUX_ternary/core/src_managerv273677__WIRE_and/core/src_managerv273660_Y (\rs_alu-reserv_alu2_rs_alu_ent-ent6_src_manager-srcmng1___MUX_ternary/core/src_managerv273677__WIRE_and/core/src_managerv273660_Y ),
    .\rs_alu_ent-ent6_src_manager-srcmng1___MUX_ternary/core/src_managerv283676__WIRE_and/core/src_managerv283663_Y (\rs_alu-reserv_alu2_rs_alu_ent-ent6_src_manager-srcmng1___MUX_ternary/core/src_managerv283676__WIRE_and/core/src_managerv283663_Y ),
    .\rs_alu_ent-ent6_src_manager-srcmng1___MUX_ternary/core/src_managerv293675__WIRE_and/core/src_managerv293666_Y (\rs_alu-reserv_alu2_rs_alu_ent-ent6_src_manager-srcmng1___MUX_ternary/core/src_managerv293675__WIRE_and/core/src_managerv293666_Y ),
    .\rs_alu_ent-ent6_src_manager-srcmng1___MUX_ternary/core/src_managerv303674__WIRE_and/core/src_managerv303669_Y (\rs_alu-reserv_alu2_rs_alu_ent-ent6_src_manager-srcmng1___MUX_ternary/core/src_managerv303674__WIRE_and/core/src_managerv303669_Y ),
    .\rs_alu_ent-ent6_src_manager-srcmng1___MUX_ternary/core/src_managerv313673__WIRE_and/core/src_managerv313672_Y (\rs_alu-reserv_alu2_rs_alu_ent-ent6_src_manager-srcmng1___MUX_ternary/core/src_managerv313673__WIRE_and/core/src_managerv313672_Y ),
    .\rs_alu_ent-ent6_src_manager-srcmng2___MUX_ternary/core/src_managerv263678__WIRE_opr_rdy (\rs_alu-reserv_alu2_rs_alu_ent-ent6_src_manager-srcmng2___MUX_ternary/core/src_managerv263678__WIRE_opr_rdy ),
    .\rs_alu_ent-ent6_src_manager-srcmng2___MUX_ternary/core/src_managerv273677__WIRE_and/core/src_managerv273660_Y (\rs_alu-reserv_alu2_rs_alu_ent-ent6_src_manager-srcmng2___MUX_ternary/core/src_managerv273677__WIRE_and/core/src_managerv273660_Y ),
    .\rs_alu_ent-ent6_src_manager-srcmng2___MUX_ternary/core/src_managerv283676__WIRE_and/core/src_managerv283663_Y (\rs_alu-reserv_alu2_rs_alu_ent-ent6_src_manager-srcmng2___MUX_ternary/core/src_managerv283676__WIRE_and/core/src_managerv283663_Y ),
    .\rs_alu_ent-ent6_src_manager-srcmng2___MUX_ternary/core/src_managerv293675__WIRE_and/core/src_managerv293666_Y (\rs_alu-reserv_alu2_rs_alu_ent-ent6_src_manager-srcmng2___MUX_ternary/core/src_managerv293675__WIRE_and/core/src_managerv293666_Y ),
    .\rs_alu_ent-ent6_src_manager-srcmng2___MUX_ternary/core/src_managerv303674__WIRE_and/core/src_managerv303669_Y (\rs_alu-reserv_alu2_rs_alu_ent-ent6_src_manager-srcmng2___MUX_ternary/core/src_managerv303674__WIRE_and/core/src_managerv303669_Y ),
    .\rs_alu_ent-ent6_src_manager-srcmng2___MUX_ternary/core/src_managerv313673__WIRE_and/core/src_managerv313672_Y (\rs_alu-reserv_alu2_rs_alu_ent-ent6_src_manager-srcmng2___MUX_ternary/core/src_managerv313673__WIRE_and/core/src_managerv313672_Y ),
    .\rs_alu_ent-ent7___MUX_procmux7955__WIRE_we (\rs_alu-reserv_alu2_rs_alu_ent-ent7___MUX_procmux7955__WIRE_we ),
    .\rs_alu_ent-ent7___MUX_ternary/core/rs_aluv647781__WIRE_and/core/rs_aluv647780_Y (\rs_alu-reserv_alu2_rs_alu_ent-ent7___MUX_ternary/core/rs_aluv647781__WIRE_and/core/rs_aluv647780_Y ),
    .\rs_alu_ent-ent7___MUX_ternary/core/rs_aluv667784__WIRE_and/core/rs_aluv667783_Y (\rs_alu-reserv_alu2_rs_alu_ent-ent7___MUX_ternary/core/rs_aluv667784__WIRE_and/core/rs_aluv667783_Y ),
    .\rs_alu_ent-ent7_src_manager-srcmng1___MUX_ternary/core/src_managerv263678__WIRE_opr_rdy (\rs_alu-reserv_alu2_rs_alu_ent-ent7_src_manager-srcmng1___MUX_ternary/core/src_managerv263678__WIRE_opr_rdy ),
    .\rs_alu_ent-ent7_src_manager-srcmng1___MUX_ternary/core/src_managerv273677__WIRE_and/core/src_managerv273660_Y (\rs_alu-reserv_alu2_rs_alu_ent-ent7_src_manager-srcmng1___MUX_ternary/core/src_managerv273677__WIRE_and/core/src_managerv273660_Y ),
    .\rs_alu_ent-ent7_src_manager-srcmng1___MUX_ternary/core/src_managerv283676__WIRE_and/core/src_managerv283663_Y (\rs_alu-reserv_alu2_rs_alu_ent-ent7_src_manager-srcmng1___MUX_ternary/core/src_managerv283676__WIRE_and/core/src_managerv283663_Y ),
    .\rs_alu_ent-ent7_src_manager-srcmng1___MUX_ternary/core/src_managerv293675__WIRE_and/core/src_managerv293666_Y (\rs_alu-reserv_alu2_rs_alu_ent-ent7_src_manager-srcmng1___MUX_ternary/core/src_managerv293675__WIRE_and/core/src_managerv293666_Y ),
    .\rs_alu_ent-ent7_src_manager-srcmng1___MUX_ternary/core/src_managerv303674__WIRE_and/core/src_managerv303669_Y (\rs_alu-reserv_alu2_rs_alu_ent-ent7_src_manager-srcmng1___MUX_ternary/core/src_managerv303674__WIRE_and/core/src_managerv303669_Y ),
    .\rs_alu_ent-ent7_src_manager-srcmng1___MUX_ternary/core/src_managerv313673__WIRE_and/core/src_managerv313672_Y (\rs_alu-reserv_alu2_rs_alu_ent-ent7_src_manager-srcmng1___MUX_ternary/core/src_managerv313673__WIRE_and/core/src_managerv313672_Y ),
    .\rs_alu_ent-ent7_src_manager-srcmng2___MUX_ternary/core/src_managerv263678__WIRE_opr_rdy (\rs_alu-reserv_alu2_rs_alu_ent-ent7_src_manager-srcmng2___MUX_ternary/core/src_managerv263678__WIRE_opr_rdy ),
    .\rs_alu_ent-ent7_src_manager-srcmng2___MUX_ternary/core/src_managerv273677__WIRE_and/core/src_managerv273660_Y (\rs_alu-reserv_alu2_rs_alu_ent-ent7_src_manager-srcmng2___MUX_ternary/core/src_managerv273677__WIRE_and/core/src_managerv273660_Y ),
    .\rs_alu_ent-ent7_src_manager-srcmng2___MUX_ternary/core/src_managerv283676__WIRE_and/core/src_managerv283663_Y (\rs_alu-reserv_alu2_rs_alu_ent-ent7_src_manager-srcmng2___MUX_ternary/core/src_managerv283676__WIRE_and/core/src_managerv283663_Y ),
    .\rs_alu_ent-ent7_src_manager-srcmng2___MUX_ternary/core/src_managerv293675__WIRE_and/core/src_managerv293666_Y (\rs_alu-reserv_alu2_rs_alu_ent-ent7_src_manager-srcmng2___MUX_ternary/core/src_managerv293675__WIRE_and/core/src_managerv293666_Y ),
    .\rs_alu_ent-ent7_src_manager-srcmng2___MUX_ternary/core/src_managerv303674__WIRE_and/core/src_managerv303669_Y (\rs_alu-reserv_alu2_rs_alu_ent-ent7_src_manager-srcmng2___MUX_ternary/core/src_managerv303674__WIRE_and/core/src_managerv303669_Y ),
    .\rs_alu_ent-ent7_src_manager-srcmng2___MUX_ternary/core/src_managerv313673__WIRE_and/core/src_managerv313672_Y (\rs_alu-reserv_alu2_rs_alu_ent-ent7_src_manager-srcmng2___MUX_ternary/core/src_managerv313673__WIRE_and/core/src_managerv313672_Y ),
    .specbit(specbit_alu2),
    .specfixtag(spectagfix),
    .spectag(spectag_alu2),
    .src_a(src_a_alu2),
    .src_b(src_b_alu2),
    .waddr1(allocent1_alu[3:1]),
    .waddr2(_095_),
    .walu_op_1(alu_op_1_id),
    .walu_op_2(alu_op_2_id),
    .wdstval_1(wr_reg_1_id),
    .wdstval_2(wr_reg_2_id),
    .we1(_010_),
    .we2(_011_),
    .wimm_1(imm1),
    .wimm_2(imm2),
    .wpc_1(pc_id),
    .wpc_2(_000_),
    .wrrftag_1(dst1_renamed),
    .wrrftag_2(dst2_renamed),
    .wspecbit_1(spec1_id),
    .wspecbit_2(spec2_id),
    .wspectag_1(sptag1_id),
    .wspectag_2(sptag2_id),
    .wsrc1_1(src1_1),
    .wsrc1_2(src1_2),
    .wsrc2_1(src2_1),
    .wsrc2_2(src2_2),
    .wsrc_a_1(src_a_sel_1_id),
    .wsrc_a_2(src_a_sel_2_id),
    .wsrc_b_1(src_b_sel_1_id),
    .wsrc_b_2(src_b_sel_2_id),
    .wvalid1_1(_077_),
    .wvalid1_2(_079_),
    .wvalid2_1(_078_),
    .wvalid2_2(_080_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./core/pipeline.v:1403.14-1484.8" *)
  rs_branch reserv_branch (
    .__MUX_procmux25403__WIRE_clearbusy(\rs_branch-reserv_branch___MUX_procmux25403__WIRE_clearbusy ),
    .__MUX_procmux25451__WIRE_we2(\rs_branch-reserv_branch___MUX_procmux25451__WIRE_we2 ),
    .__MUX_procmux25502__WIRE_prsuccess(\rs_branch-reserv_branch___MUX_procmux25502__WIRE_prsuccess ),
    .__MUX_procmux25505__WIRE_prmiss(\rs_branch-reserv_branch___MUX_procmux25505__WIRE_prmiss ),
    .__MUX_procmux25547__WIRE_we1(\rs_branch-reserv_branch___MUX_procmux25547__WIRE_we1 ),
    .\__MUX_ternary/core/rs_branchv3081964__WIRE_eq/core/rs_branchv3081963_Y (\rs_branch-reserv_branch___MUX_ternary/core/rs_branchv3081964__WIRE_eq/core/rs_branchv3081963_Y ),
    .\__MUX_ternary/core/rs_branchv3091961__WIRE_eq/core/rs_branchv3091960_Y (\rs_branch-reserv_branch___MUX_ternary/core/rs_branchv3091961__WIRE_eq/core/rs_branchv3091960_Y ),
    .\__MUX_ternary/core/rs_branchv3101958__WIRE_eq/core/rs_branchv3101957_Y (\rs_branch-reserv_branch___MUX_ternary/core/rs_branchv3101958__WIRE_eq/core/rs_branchv3101957_Y ),
    .\__MUX_ternary/core/rs_branchv3111955__WIRE_eq/core/rs_branchv3111954_Y (\rs_branch-reserv_branch___MUX_ternary/core/rs_branchv3111955__WIRE_eq/core/rs_branchv3111954_Y ),
    .\__MUX_ternary/core/rs_branchv3141972__WIRE_eq/core/rs_branchv3141971_Y (\rs_branch-reserv_branch___MUX_ternary/core/rs_branchv3141972__WIRE_eq/core/rs_branchv3141971_Y ),
    .\__MUX_ternary/core/rs_branchv3151970__WIRE_eq/core/rs_branchv3151969_Y (\rs_branch-reserv_branch___MUX_ternary/core/rs_branchv3151970__WIRE_eq/core/rs_branchv3151969_Y ),
    .\__MUX_ternary/core/rs_branchv3161968__WIRE_eq/core/rs_branchv3161967_Y (\rs_branch-reserv_branch___MUX_ternary/core/rs_branchv3161968__WIRE_eq/core/rs_branchv3161967_Y ),
    .\__MUX_ternary/core/rs_branchv3171966__WIRE_eq/core/rs_branchv3171965_Y (\rs_branch-reserv_branch___MUX_ternary/core/rs_branchv3171966__WIRE_eq/core/rs_branchv3171965_Y ),
    .\__MUX_ternary/core/rs_branchv3722143__WIRE_logic_and/core/rs_branchv3722142_Y (\rs_branch-reserv_branch___MUX_ternary/core/rs_branchv3722143__WIRE_logic_and/core/rs_branchv3722142_Y ),
    .\__MUX_ternary/core/rs_branchv4212190__WIRE_logic_and/core/rs_branchv4212189_Y (\rs_branch-reserv_branch___MUX_ternary/core/rs_branchv4212190__WIRE_logic_and/core/rs_branchv4212189_Y ),
    .\__MUX_ternary/core/rs_branchv4702237__WIRE_logic_and/core/rs_branchv4702236_Y (\rs_branch-reserv_branch___MUX_ternary/core/rs_branchv4702237__WIRE_logic_and/core/rs_branchv4702236_Y ),
    .\__MUX_ternary/core/rs_branchv5192284__WIRE_logic_and/core/rs_branchv5192283_Y (\rs_branch-reserv_branch___MUX_ternary/core/rs_branchv5192284__WIRE_logic_and/core/rs_branchv5192283_Y ),
    .\__MUX_ternary/core/rs_branchv5642334__WIRE_eq/core/rs_branchv5642329_Y (\rs_branch-reserv_branch___MUX_ternary/core/rs_branchv5642334__WIRE_eq/core/rs_branchv5642329_Y ),
    .\__MUX_ternary/core/rs_branchv5652333__WIRE_eq/core/rs_branchv5652330_Y (\rs_branch-reserv_branch___MUX_ternary/core/rs_branchv5652333__WIRE_eq/core/rs_branchv5652330_Y ),
    .\__MUX_ternary/core/rs_branchv5662332__WIRE_eq/core/rs_branchv5662331_Y (\rs_branch-reserv_branch___MUX_ternary/core/rs_branchv5662332__WIRE_eq/core/rs_branchv5662331_Y ),
    .alu_op(alu_op_branch),
    .bhr(bhr_branch),
    .busyvec(busyvec_branch),
    .clearbusy(issue_branch),
    .clk(clk),
    .dstval(dstval_branch),
    .ex_src1(ex_src1_branch),
    .ex_src2(ex_src2_branch),
    .exdst1(buf_rrftag_alu1),
    .exdst2(buf_rrftag_alu2),
    .exdst3(wrrftag_ldst),
    .exdst4(buf_rrftag_branch),
    .exdst5(buf_rrftag_mul),
    .exrslt1(result_alu1),
    .exrslt2(result_alu2),
    .exrslt3(result_ldst),
    .exrslt4(result_branch),
    .exrslt5(result_mul),
    .imm(imm_branch),
    .issueaddr(issueent_branch),
    .kill_spec1(_081_),
    .kill_spec2(_082_),
    .kill_spec3(_075_),
    .kill_spec4(_048_),
    .kill_spec5(_076_),
    .metaReset_rs_branch(metaReset),
    .opcode(opcode_branch),
    .pc(pc_branch),
    .praddr(praddr_branch),
    .prbusyvec_next(prbusyvec_next_branch),
    .prcond(prcond_branch),
    .prmiss(kill_DP),
    .prsuccess(prsuccess),
    .prtag(buf_spectag_branch),
    .ready(ready_branch),
    .reset(reset),
    .rrftag(rrftag_branch),
    .\rs_branch_ent-ent0___MUX_procmux28981__WIRE_we (\rs_branch-reserv_branch_rs_branch_ent-ent0___MUX_procmux28981__WIRE_we ),
    .\rs_branch_ent-ent0___MUX_ternary/core/rs_branchv687801__WIRE_and/core/rs_branchv687800_Y (\rs_branch-reserv_branch_rs_branch_ent-ent0___MUX_ternary/core/rs_branchv687801__WIRE_and/core/rs_branchv687800_Y ),
    .\rs_branch_ent-ent0___MUX_ternary/core/rs_branchv707804__WIRE_and/core/rs_branchv707803_Y (\rs_branch-reserv_branch_rs_branch_ent-ent0___MUX_ternary/core/rs_branchv707804__WIRE_and/core/rs_branchv707803_Y ),
    .\rs_branch_ent-ent0_src_manager-srcmng1___MUX_ternary/core/src_managerv263678__WIRE_opr_rdy (\rs_branch-reserv_branch_rs_branch_ent-ent0_src_manager-srcmng1___MUX_ternary/core/src_managerv263678__WIRE_opr_rdy ),
    .\rs_branch_ent-ent0_src_manager-srcmng1___MUX_ternary/core/src_managerv273677__WIRE_and/core/src_managerv273660_Y (\rs_branch-reserv_branch_rs_branch_ent-ent0_src_manager-srcmng1___MUX_ternary/core/src_managerv273677__WIRE_and/core/src_managerv273660_Y ),
    .\rs_branch_ent-ent0_src_manager-srcmng1___MUX_ternary/core/src_managerv283676__WIRE_and/core/src_managerv283663_Y (\rs_branch-reserv_branch_rs_branch_ent-ent0_src_manager-srcmng1___MUX_ternary/core/src_managerv283676__WIRE_and/core/src_managerv283663_Y ),
    .\rs_branch_ent-ent0_src_manager-srcmng1___MUX_ternary/core/src_managerv293675__WIRE_and/core/src_managerv293666_Y (\rs_branch-reserv_branch_rs_branch_ent-ent0_src_manager-srcmng1___MUX_ternary/core/src_managerv293675__WIRE_and/core/src_managerv293666_Y ),
    .\rs_branch_ent-ent0_src_manager-srcmng1___MUX_ternary/core/src_managerv303674__WIRE_and/core/src_managerv303669_Y (\rs_branch-reserv_branch_rs_branch_ent-ent0_src_manager-srcmng1___MUX_ternary/core/src_managerv303674__WIRE_and/core/src_managerv303669_Y ),
    .\rs_branch_ent-ent0_src_manager-srcmng1___MUX_ternary/core/src_managerv313673__WIRE_and/core/src_managerv313672_Y (\rs_branch-reserv_branch_rs_branch_ent-ent0_src_manager-srcmng1___MUX_ternary/core/src_managerv313673__WIRE_and/core/src_managerv313672_Y ),
    .\rs_branch_ent-ent0_src_manager-srcmng2___MUX_ternary/core/src_managerv263678__WIRE_opr_rdy (\rs_branch-reserv_branch_rs_branch_ent-ent0_src_manager-srcmng2___MUX_ternary/core/src_managerv263678__WIRE_opr_rdy ),
    .\rs_branch_ent-ent0_src_manager-srcmng2___MUX_ternary/core/src_managerv273677__WIRE_and/core/src_managerv273660_Y (\rs_branch-reserv_branch_rs_branch_ent-ent0_src_manager-srcmng2___MUX_ternary/core/src_managerv273677__WIRE_and/core/src_managerv273660_Y ),
    .\rs_branch_ent-ent0_src_manager-srcmng2___MUX_ternary/core/src_managerv283676__WIRE_and/core/src_managerv283663_Y (\rs_branch-reserv_branch_rs_branch_ent-ent0_src_manager-srcmng2___MUX_ternary/core/src_managerv283676__WIRE_and/core/src_managerv283663_Y ),
    .\rs_branch_ent-ent0_src_manager-srcmng2___MUX_ternary/core/src_managerv293675__WIRE_and/core/src_managerv293666_Y (\rs_branch-reserv_branch_rs_branch_ent-ent0_src_manager-srcmng2___MUX_ternary/core/src_managerv293675__WIRE_and/core/src_managerv293666_Y ),
    .\rs_branch_ent-ent0_src_manager-srcmng2___MUX_ternary/core/src_managerv303674__WIRE_and/core/src_managerv303669_Y (\rs_branch-reserv_branch_rs_branch_ent-ent0_src_manager-srcmng2___MUX_ternary/core/src_managerv303674__WIRE_and/core/src_managerv303669_Y ),
    .\rs_branch_ent-ent0_src_manager-srcmng2___MUX_ternary/core/src_managerv313673__WIRE_and/core/src_managerv313672_Y (\rs_branch-reserv_branch_rs_branch_ent-ent0_src_manager-srcmng2___MUX_ternary/core/src_managerv313673__WIRE_and/core/src_managerv313672_Y ),
    .\rs_branch_ent-ent1___MUX_procmux28981__WIRE_we (\rs_branch-reserv_branch_rs_branch_ent-ent1___MUX_procmux28981__WIRE_we ),
    .\rs_branch_ent-ent1___MUX_ternary/core/rs_branchv687801__WIRE_and/core/rs_branchv687800_Y (\rs_branch-reserv_branch_rs_branch_ent-ent1___MUX_ternary/core/rs_branchv687801__WIRE_and/core/rs_branchv687800_Y ),
    .\rs_branch_ent-ent1___MUX_ternary/core/rs_branchv707804__WIRE_and/core/rs_branchv707803_Y (\rs_branch-reserv_branch_rs_branch_ent-ent1___MUX_ternary/core/rs_branchv707804__WIRE_and/core/rs_branchv707803_Y ),
    .\rs_branch_ent-ent1_src_manager-srcmng1___MUX_ternary/core/src_managerv263678__WIRE_opr_rdy (\rs_branch-reserv_branch_rs_branch_ent-ent1_src_manager-srcmng1___MUX_ternary/core/src_managerv263678__WIRE_opr_rdy ),
    .\rs_branch_ent-ent1_src_manager-srcmng1___MUX_ternary/core/src_managerv273677__WIRE_and/core/src_managerv273660_Y (\rs_branch-reserv_branch_rs_branch_ent-ent1_src_manager-srcmng1___MUX_ternary/core/src_managerv273677__WIRE_and/core/src_managerv273660_Y ),
    .\rs_branch_ent-ent1_src_manager-srcmng1___MUX_ternary/core/src_managerv283676__WIRE_and/core/src_managerv283663_Y (\rs_branch-reserv_branch_rs_branch_ent-ent1_src_manager-srcmng1___MUX_ternary/core/src_managerv283676__WIRE_and/core/src_managerv283663_Y ),
    .\rs_branch_ent-ent1_src_manager-srcmng1___MUX_ternary/core/src_managerv293675__WIRE_and/core/src_managerv293666_Y (\rs_branch-reserv_branch_rs_branch_ent-ent1_src_manager-srcmng1___MUX_ternary/core/src_managerv293675__WIRE_and/core/src_managerv293666_Y ),
    .\rs_branch_ent-ent1_src_manager-srcmng1___MUX_ternary/core/src_managerv303674__WIRE_and/core/src_managerv303669_Y (\rs_branch-reserv_branch_rs_branch_ent-ent1_src_manager-srcmng1___MUX_ternary/core/src_managerv303674__WIRE_and/core/src_managerv303669_Y ),
    .\rs_branch_ent-ent1_src_manager-srcmng1___MUX_ternary/core/src_managerv313673__WIRE_and/core/src_managerv313672_Y (\rs_branch-reserv_branch_rs_branch_ent-ent1_src_manager-srcmng1___MUX_ternary/core/src_managerv313673__WIRE_and/core/src_managerv313672_Y ),
    .\rs_branch_ent-ent1_src_manager-srcmng2___MUX_ternary/core/src_managerv263678__WIRE_opr_rdy (\rs_branch-reserv_branch_rs_branch_ent-ent1_src_manager-srcmng2___MUX_ternary/core/src_managerv263678__WIRE_opr_rdy ),
    .\rs_branch_ent-ent1_src_manager-srcmng2___MUX_ternary/core/src_managerv273677__WIRE_and/core/src_managerv273660_Y (\rs_branch-reserv_branch_rs_branch_ent-ent1_src_manager-srcmng2___MUX_ternary/core/src_managerv273677__WIRE_and/core/src_managerv273660_Y ),
    .\rs_branch_ent-ent1_src_manager-srcmng2___MUX_ternary/core/src_managerv283676__WIRE_and/core/src_managerv283663_Y (\rs_branch-reserv_branch_rs_branch_ent-ent1_src_manager-srcmng2___MUX_ternary/core/src_managerv283676__WIRE_and/core/src_managerv283663_Y ),
    .\rs_branch_ent-ent1_src_manager-srcmng2___MUX_ternary/core/src_managerv293675__WIRE_and/core/src_managerv293666_Y (\rs_branch-reserv_branch_rs_branch_ent-ent1_src_manager-srcmng2___MUX_ternary/core/src_managerv293675__WIRE_and/core/src_managerv293666_Y ),
    .\rs_branch_ent-ent1_src_manager-srcmng2___MUX_ternary/core/src_managerv303674__WIRE_and/core/src_managerv303669_Y (\rs_branch-reserv_branch_rs_branch_ent-ent1_src_manager-srcmng2___MUX_ternary/core/src_managerv303674__WIRE_and/core/src_managerv303669_Y ),
    .\rs_branch_ent-ent1_src_manager-srcmng2___MUX_ternary/core/src_managerv313673__WIRE_and/core/src_managerv313672_Y (\rs_branch-reserv_branch_rs_branch_ent-ent1_src_manager-srcmng2___MUX_ternary/core/src_managerv313673__WIRE_and/core/src_managerv313672_Y ),
    .\rs_branch_ent-ent2___MUX_procmux28981__WIRE_we (\rs_branch-reserv_branch_rs_branch_ent-ent2___MUX_procmux28981__WIRE_we ),
    .\rs_branch_ent-ent2___MUX_ternary/core/rs_branchv687801__WIRE_and/core/rs_branchv687800_Y (\rs_branch-reserv_branch_rs_branch_ent-ent2___MUX_ternary/core/rs_branchv687801__WIRE_and/core/rs_branchv687800_Y ),
    .\rs_branch_ent-ent2___MUX_ternary/core/rs_branchv707804__WIRE_and/core/rs_branchv707803_Y (\rs_branch-reserv_branch_rs_branch_ent-ent2___MUX_ternary/core/rs_branchv707804__WIRE_and/core/rs_branchv707803_Y ),
    .\rs_branch_ent-ent2_src_manager-srcmng1___MUX_ternary/core/src_managerv263678__WIRE_opr_rdy (\rs_branch-reserv_branch_rs_branch_ent-ent2_src_manager-srcmng1___MUX_ternary/core/src_managerv263678__WIRE_opr_rdy ),
    .\rs_branch_ent-ent2_src_manager-srcmng1___MUX_ternary/core/src_managerv273677__WIRE_and/core/src_managerv273660_Y (\rs_branch-reserv_branch_rs_branch_ent-ent2_src_manager-srcmng1___MUX_ternary/core/src_managerv273677__WIRE_and/core/src_managerv273660_Y ),
    .\rs_branch_ent-ent2_src_manager-srcmng1___MUX_ternary/core/src_managerv283676__WIRE_and/core/src_managerv283663_Y (\rs_branch-reserv_branch_rs_branch_ent-ent2_src_manager-srcmng1___MUX_ternary/core/src_managerv283676__WIRE_and/core/src_managerv283663_Y ),
    .\rs_branch_ent-ent2_src_manager-srcmng1___MUX_ternary/core/src_managerv293675__WIRE_and/core/src_managerv293666_Y (\rs_branch-reserv_branch_rs_branch_ent-ent2_src_manager-srcmng1___MUX_ternary/core/src_managerv293675__WIRE_and/core/src_managerv293666_Y ),
    .\rs_branch_ent-ent2_src_manager-srcmng1___MUX_ternary/core/src_managerv303674__WIRE_and/core/src_managerv303669_Y (\rs_branch-reserv_branch_rs_branch_ent-ent2_src_manager-srcmng1___MUX_ternary/core/src_managerv303674__WIRE_and/core/src_managerv303669_Y ),
    .\rs_branch_ent-ent2_src_manager-srcmng1___MUX_ternary/core/src_managerv313673__WIRE_and/core/src_managerv313672_Y (\rs_branch-reserv_branch_rs_branch_ent-ent2_src_manager-srcmng1___MUX_ternary/core/src_managerv313673__WIRE_and/core/src_managerv313672_Y ),
    .\rs_branch_ent-ent2_src_manager-srcmng2___MUX_ternary/core/src_managerv263678__WIRE_opr_rdy (\rs_branch-reserv_branch_rs_branch_ent-ent2_src_manager-srcmng2___MUX_ternary/core/src_managerv263678__WIRE_opr_rdy ),
    .\rs_branch_ent-ent2_src_manager-srcmng2___MUX_ternary/core/src_managerv273677__WIRE_and/core/src_managerv273660_Y (\rs_branch-reserv_branch_rs_branch_ent-ent2_src_manager-srcmng2___MUX_ternary/core/src_managerv273677__WIRE_and/core/src_managerv273660_Y ),
    .\rs_branch_ent-ent2_src_manager-srcmng2___MUX_ternary/core/src_managerv283676__WIRE_and/core/src_managerv283663_Y (\rs_branch-reserv_branch_rs_branch_ent-ent2_src_manager-srcmng2___MUX_ternary/core/src_managerv283676__WIRE_and/core/src_managerv283663_Y ),
    .\rs_branch_ent-ent2_src_manager-srcmng2___MUX_ternary/core/src_managerv293675__WIRE_and/core/src_managerv293666_Y (\rs_branch-reserv_branch_rs_branch_ent-ent2_src_manager-srcmng2___MUX_ternary/core/src_managerv293675__WIRE_and/core/src_managerv293666_Y ),
    .\rs_branch_ent-ent2_src_manager-srcmng2___MUX_ternary/core/src_managerv303674__WIRE_and/core/src_managerv303669_Y (\rs_branch-reserv_branch_rs_branch_ent-ent2_src_manager-srcmng2___MUX_ternary/core/src_managerv303674__WIRE_and/core/src_managerv303669_Y ),
    .\rs_branch_ent-ent2_src_manager-srcmng2___MUX_ternary/core/src_managerv313673__WIRE_and/core/src_managerv313672_Y (\rs_branch-reserv_branch_rs_branch_ent-ent2_src_manager-srcmng2___MUX_ternary/core/src_managerv313673__WIRE_and/core/src_managerv313672_Y ),
    .\rs_branch_ent-ent3___MUX_procmux28981__WIRE_we (\rs_branch-reserv_branch_rs_branch_ent-ent3___MUX_procmux28981__WIRE_we ),
    .\rs_branch_ent-ent3___MUX_ternary/core/rs_branchv687801__WIRE_and/core/rs_branchv687800_Y (\rs_branch-reserv_branch_rs_branch_ent-ent3___MUX_ternary/core/rs_branchv687801__WIRE_and/core/rs_branchv687800_Y ),
    .\rs_branch_ent-ent3___MUX_ternary/core/rs_branchv707804__WIRE_and/core/rs_branchv707803_Y (\rs_branch-reserv_branch_rs_branch_ent-ent3___MUX_ternary/core/rs_branchv707804__WIRE_and/core/rs_branchv707803_Y ),
    .\rs_branch_ent-ent3_src_manager-srcmng1___MUX_ternary/core/src_managerv263678__WIRE_opr_rdy (\rs_branch-reserv_branch_rs_branch_ent-ent3_src_manager-srcmng1___MUX_ternary/core/src_managerv263678__WIRE_opr_rdy ),
    .\rs_branch_ent-ent3_src_manager-srcmng1___MUX_ternary/core/src_managerv273677__WIRE_and/core/src_managerv273660_Y (\rs_branch-reserv_branch_rs_branch_ent-ent3_src_manager-srcmng1___MUX_ternary/core/src_managerv273677__WIRE_and/core/src_managerv273660_Y ),
    .\rs_branch_ent-ent3_src_manager-srcmng1___MUX_ternary/core/src_managerv283676__WIRE_and/core/src_managerv283663_Y (\rs_branch-reserv_branch_rs_branch_ent-ent3_src_manager-srcmng1___MUX_ternary/core/src_managerv283676__WIRE_and/core/src_managerv283663_Y ),
    .\rs_branch_ent-ent3_src_manager-srcmng1___MUX_ternary/core/src_managerv293675__WIRE_and/core/src_managerv293666_Y (\rs_branch-reserv_branch_rs_branch_ent-ent3_src_manager-srcmng1___MUX_ternary/core/src_managerv293675__WIRE_and/core/src_managerv293666_Y ),
    .\rs_branch_ent-ent3_src_manager-srcmng1___MUX_ternary/core/src_managerv303674__WIRE_and/core/src_managerv303669_Y (\rs_branch-reserv_branch_rs_branch_ent-ent3_src_manager-srcmng1___MUX_ternary/core/src_managerv303674__WIRE_and/core/src_managerv303669_Y ),
    .\rs_branch_ent-ent3_src_manager-srcmng1___MUX_ternary/core/src_managerv313673__WIRE_and/core/src_managerv313672_Y (\rs_branch-reserv_branch_rs_branch_ent-ent3_src_manager-srcmng1___MUX_ternary/core/src_managerv313673__WIRE_and/core/src_managerv313672_Y ),
    .\rs_branch_ent-ent3_src_manager-srcmng2___MUX_ternary/core/src_managerv263678__WIRE_opr_rdy (\rs_branch-reserv_branch_rs_branch_ent-ent3_src_manager-srcmng2___MUX_ternary/core/src_managerv263678__WIRE_opr_rdy ),
    .\rs_branch_ent-ent3_src_manager-srcmng2___MUX_ternary/core/src_managerv273677__WIRE_and/core/src_managerv273660_Y (\rs_branch-reserv_branch_rs_branch_ent-ent3_src_manager-srcmng2___MUX_ternary/core/src_managerv273677__WIRE_and/core/src_managerv273660_Y ),
    .\rs_branch_ent-ent3_src_manager-srcmng2___MUX_ternary/core/src_managerv283676__WIRE_and/core/src_managerv283663_Y (\rs_branch-reserv_branch_rs_branch_ent-ent3_src_manager-srcmng2___MUX_ternary/core/src_managerv283676__WIRE_and/core/src_managerv283663_Y ),
    .\rs_branch_ent-ent3_src_manager-srcmng2___MUX_ternary/core/src_managerv293675__WIRE_and/core/src_managerv293666_Y (\rs_branch-reserv_branch_rs_branch_ent-ent3_src_manager-srcmng2___MUX_ternary/core/src_managerv293675__WIRE_and/core/src_managerv293666_Y ),
    .\rs_branch_ent-ent3_src_manager-srcmng2___MUX_ternary/core/src_managerv303674__WIRE_and/core/src_managerv303669_Y (\rs_branch-reserv_branch_rs_branch_ent-ent3_src_manager-srcmng2___MUX_ternary/core/src_managerv303674__WIRE_and/core/src_managerv303669_Y ),
    .\rs_branch_ent-ent3_src_manager-srcmng2___MUX_ternary/core/src_managerv313673__WIRE_and/core/src_managerv313672_Y (\rs_branch-reserv_branch_rs_branch_ent-ent3_src_manager-srcmng2___MUX_ternary/core/src_managerv313673__WIRE_and/core/src_managerv313672_Y ),
    .specbit(specbit_branch),
    .specfixtag(spectagfix),
    .spectag(spectag_branch),
    .waddr1(allocent1_branch),
    .waddr2(_097_),
    .walu_op_1(alu_op_1_id),
    .walu_op_2(alu_op_2_id),
    .wbhr_1({ 9'h000, bhr_id[0] }),
    .wbhr_2({ 9'h000, bhr_id[0] }),
    .wdstval_1(wr_reg_1_id),
    .wdstval_2(wr_reg_2_id),
    .we1(_014_),
    .we2(_015_),
    .wimm_1(brimm1),
    .wimm_2(brimm2),
    .wopcode_1(inst1_id[6:0]),
    .wopcode_2(inst2_id[6:0]),
    .wpc_1(pc_id),
    .wpc_2(_000_),
    .wpraddr_1(praddr1_id),
    .wpraddr_2(praddr2_id),
    .wprcond_1(prcond1_id),
    .wprcond_2(prcond2_id),
    .wrrftag_1(dst1_renamed),
    .wrrftag_2(dst2_renamed),
    .wspecbit_1(spec1_id),
    .wspecbit_2(spec2_id),
    .wspectag_1(sptag1_id),
    .wspectag_2(sptag2_id),
    .wsrc1_1(src1_1),
    .wsrc1_2(src1_2),
    .wsrc2_1(src2_1),
    .wsrc2_2(src2_2),
    .wvalid1_1(_077_),
    .wvalid1_2(_079_),
    .wvalid2_1(_078_),
    .wvalid2_2(_080_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./core/pipeline.v:1314.12-1380.11" *)
  rs_ldst reserv_ldst (
    .__MUX_procmux24747__WIRE_clearbusy(\rs_ldst-reserv_ldst___MUX_procmux24747__WIRE_clearbusy ),
    .__MUX_procmux24795__WIRE_we2(\rs_ldst-reserv_ldst___MUX_procmux24795__WIRE_we2 ),
    .__MUX_procmux24846__WIRE_prsuccess(\rs_ldst-reserv_ldst___MUX_procmux24846__WIRE_prsuccess ),
    .__MUX_procmux24849__WIRE_prmiss(\rs_ldst-reserv_ldst___MUX_procmux24849__WIRE_prmiss ),
    .__MUX_procmux24891__WIRE_we1(\rs_ldst-reserv_ldst___MUX_procmux24891__WIRE_we1 ),
    .\__MUX_ternary/core/rs_ldstv2502474__WIRE_eq/core/rs_ldstv2502473_Y (\rs_ldst-reserv_ldst___MUX_ternary/core/rs_ldstv2502474__WIRE_eq/core/rs_ldstv2502473_Y ),
    .\__MUX_ternary/core/rs_ldstv2512471__WIRE_eq/core/rs_ldstv2512470_Y (\rs_ldst-reserv_ldst___MUX_ternary/core/rs_ldstv2512471__WIRE_eq/core/rs_ldstv2512470_Y ),
    .\__MUX_ternary/core/rs_ldstv2522468__WIRE_eq/core/rs_ldstv2522467_Y (\rs_ldst-reserv_ldst___MUX_ternary/core/rs_ldstv2522468__WIRE_eq/core/rs_ldstv2522467_Y ),
    .\__MUX_ternary/core/rs_ldstv2532465__WIRE_eq/core/rs_ldstv2532464_Y (\rs_ldst-reserv_ldst___MUX_ternary/core/rs_ldstv2532465__WIRE_eq/core/rs_ldstv2532464_Y ),
    .\__MUX_ternary/core/rs_ldstv2562482__WIRE_eq/core/rs_ldstv2562481_Y (\rs_ldst-reserv_ldst___MUX_ternary/core/rs_ldstv2562482__WIRE_eq/core/rs_ldstv2562481_Y ),
    .\__MUX_ternary/core/rs_ldstv2572480__WIRE_eq/core/rs_ldstv2572479_Y (\rs_ldst-reserv_ldst___MUX_ternary/core/rs_ldstv2572480__WIRE_eq/core/rs_ldstv2572479_Y ),
    .\__MUX_ternary/core/rs_ldstv2582478__WIRE_eq/core/rs_ldstv2582477_Y (\rs_ldst-reserv_ldst___MUX_ternary/core/rs_ldstv2582478__WIRE_eq/core/rs_ldstv2582477_Y ),
    .\__MUX_ternary/core/rs_ldstv2592476__WIRE_eq/core/rs_ldstv2592475_Y (\rs_ldst-reserv_ldst___MUX_ternary/core/rs_ldstv2592476__WIRE_eq/core/rs_ldstv2592475_Y ),
    .\__MUX_ternary/core/rs_ldstv3142653__WIRE_logic_and/core/rs_ldstv3142652_Y (\rs_ldst-reserv_ldst___MUX_ternary/core/rs_ldstv3142653__WIRE_logic_and/core/rs_ldstv3142652_Y ),
    .\__MUX_ternary/core/rs_ldstv3532685__WIRE_logic_and/core/rs_ldstv3532684_Y (\rs_ldst-reserv_ldst___MUX_ternary/core/rs_ldstv3532685__WIRE_logic_and/core/rs_ldstv3532684_Y ),
    .\__MUX_ternary/core/rs_ldstv3922717__WIRE_logic_and/core/rs_ldstv3922716_Y (\rs_ldst-reserv_ldst___MUX_ternary/core/rs_ldstv3922717__WIRE_logic_and/core/rs_ldstv3922716_Y ),
    .\__MUX_ternary/core/rs_ldstv4312749__WIRE_logic_and/core/rs_ldstv4312748_Y (\rs_ldst-reserv_ldst___MUX_ternary/core/rs_ldstv4312749__WIRE_logic_and/core/rs_ldstv4312748_Y ),
    .\__MUX_ternary/core/rs_ldstv4672784__WIRE_eq/core/rs_ldstv4672779_Y (\rs_ldst-reserv_ldst___MUX_ternary/core/rs_ldstv4672784__WIRE_eq/core/rs_ldstv4672779_Y ),
    .\__MUX_ternary/core/rs_ldstv4682783__WIRE_eq/core/rs_ldstv4682780_Y (\rs_ldst-reserv_ldst___MUX_ternary/core/rs_ldstv4682783__WIRE_eq/core/rs_ldstv4682780_Y ),
    .\__MUX_ternary/core/rs_ldstv4692782__WIRE_eq/core/rs_ldstv4692781_Y (\rs_ldst-reserv_ldst___MUX_ternary/core/rs_ldstv4692782__WIRE_eq/core/rs_ldstv4692781_Y ),
    .busyvec(busyvec_ldst),
    .clearbusy(issue_ldst),
    .clk(clk),
    .dstval(dstval_ldst),
    .ex_src1(ex_src1_ldst),
    .ex_src2(ex_src2_ldst),
    .exdst1(buf_rrftag_alu1),
    .exdst2(buf_rrftag_alu2),
    .exdst3(wrrftag_ldst),
    .exdst4(buf_rrftag_branch),
    .exdst5(buf_rrftag_mul),
    .exrslt1(result_alu1),
    .exrslt2(result_alu2),
    .exrslt3(result_ldst),
    .exrslt4(result_branch),
    .exrslt5(result_mul),
    .imm(imm_ldst),
    .issueaddr(issueent_ldst),
    .kill_spec1(_081_),
    .kill_spec2(_082_),
    .kill_spec3(_075_),
    .kill_spec4(_048_),
    .kill_spec5(_076_),
    .metaReset_rs_ldst(metaReset),
    .pc(pc_ldst),
    .prbusyvec_next(prbusyvec_next_ldst),
    .prmiss(kill_DP),
    .prsuccess(prsuccess),
    .prtag(buf_spectag_branch),
    .ready(ready_ldst),
    .reset(reset),
    .rrftag(rrftag_ldst),
    .\rs_ldst_ent-ent0___MUX_procmux29065__WIRE_we (\rs_ldst-reserv_ldst_rs_ldst_ent-ent0___MUX_procmux29065__WIRE_we ),
    .\rs_ldst_ent-ent0___MUX_ternary/core/rs_ldstv567792__WIRE_and/core/rs_ldstv567791_Y (\rs_ldst-reserv_ldst_rs_ldst_ent-ent0___MUX_ternary/core/rs_ldstv567792__WIRE_and/core/rs_ldstv567791_Y ),
    .\rs_ldst_ent-ent0___MUX_ternary/core/rs_ldstv587795__WIRE_and/core/rs_ldstv587794_Y (\rs_ldst-reserv_ldst_rs_ldst_ent-ent0___MUX_ternary/core/rs_ldstv587795__WIRE_and/core/rs_ldstv587794_Y ),
    .\rs_ldst_ent-ent0_src_manager-srcmng1___MUX_ternary/core/src_managerv263678__WIRE_opr_rdy (\rs_ldst-reserv_ldst_rs_ldst_ent-ent0_src_manager-srcmng1___MUX_ternary/core/src_managerv263678__WIRE_opr_rdy ),
    .\rs_ldst_ent-ent0_src_manager-srcmng1___MUX_ternary/core/src_managerv273677__WIRE_and/core/src_managerv273660_Y (\rs_ldst-reserv_ldst_rs_ldst_ent-ent0_src_manager-srcmng1___MUX_ternary/core/src_managerv273677__WIRE_and/core/src_managerv273660_Y ),
    .\rs_ldst_ent-ent0_src_manager-srcmng1___MUX_ternary/core/src_managerv283676__WIRE_and/core/src_managerv283663_Y (\rs_ldst-reserv_ldst_rs_ldst_ent-ent0_src_manager-srcmng1___MUX_ternary/core/src_managerv283676__WIRE_and/core/src_managerv283663_Y ),
    .\rs_ldst_ent-ent0_src_manager-srcmng1___MUX_ternary/core/src_managerv293675__WIRE_and/core/src_managerv293666_Y (\rs_ldst-reserv_ldst_rs_ldst_ent-ent0_src_manager-srcmng1___MUX_ternary/core/src_managerv293675__WIRE_and/core/src_managerv293666_Y ),
    .\rs_ldst_ent-ent0_src_manager-srcmng1___MUX_ternary/core/src_managerv303674__WIRE_and/core/src_managerv303669_Y (\rs_ldst-reserv_ldst_rs_ldst_ent-ent0_src_manager-srcmng1___MUX_ternary/core/src_managerv303674__WIRE_and/core/src_managerv303669_Y ),
    .\rs_ldst_ent-ent0_src_manager-srcmng1___MUX_ternary/core/src_managerv313673__WIRE_and/core/src_managerv313672_Y (\rs_ldst-reserv_ldst_rs_ldst_ent-ent0_src_manager-srcmng1___MUX_ternary/core/src_managerv313673__WIRE_and/core/src_managerv313672_Y ),
    .\rs_ldst_ent-ent0_src_manager-srcmng2___MUX_ternary/core/src_managerv263678__WIRE_opr_rdy (\rs_ldst-reserv_ldst_rs_ldst_ent-ent0_src_manager-srcmng2___MUX_ternary/core/src_managerv263678__WIRE_opr_rdy ),
    .\rs_ldst_ent-ent0_src_manager-srcmng2___MUX_ternary/core/src_managerv273677__WIRE_and/core/src_managerv273660_Y (\rs_ldst-reserv_ldst_rs_ldst_ent-ent0_src_manager-srcmng2___MUX_ternary/core/src_managerv273677__WIRE_and/core/src_managerv273660_Y ),
    .\rs_ldst_ent-ent0_src_manager-srcmng2___MUX_ternary/core/src_managerv283676__WIRE_and/core/src_managerv283663_Y (\rs_ldst-reserv_ldst_rs_ldst_ent-ent0_src_manager-srcmng2___MUX_ternary/core/src_managerv283676__WIRE_and/core/src_managerv283663_Y ),
    .\rs_ldst_ent-ent0_src_manager-srcmng2___MUX_ternary/core/src_managerv293675__WIRE_and/core/src_managerv293666_Y (\rs_ldst-reserv_ldst_rs_ldst_ent-ent0_src_manager-srcmng2___MUX_ternary/core/src_managerv293675__WIRE_and/core/src_managerv293666_Y ),
    .\rs_ldst_ent-ent0_src_manager-srcmng2___MUX_ternary/core/src_managerv303674__WIRE_and/core/src_managerv303669_Y (\rs_ldst-reserv_ldst_rs_ldst_ent-ent0_src_manager-srcmng2___MUX_ternary/core/src_managerv303674__WIRE_and/core/src_managerv303669_Y ),
    .\rs_ldst_ent-ent0_src_manager-srcmng2___MUX_ternary/core/src_managerv313673__WIRE_and/core/src_managerv313672_Y (\rs_ldst-reserv_ldst_rs_ldst_ent-ent0_src_manager-srcmng2___MUX_ternary/core/src_managerv313673__WIRE_and/core/src_managerv313672_Y ),
    .\rs_ldst_ent-ent1___MUX_procmux29065__WIRE_we (\rs_ldst-reserv_ldst_rs_ldst_ent-ent1___MUX_procmux29065__WIRE_we ),
    .\rs_ldst_ent-ent1___MUX_ternary/core/rs_ldstv567792__WIRE_and/core/rs_ldstv567791_Y (\rs_ldst-reserv_ldst_rs_ldst_ent-ent1___MUX_ternary/core/rs_ldstv567792__WIRE_and/core/rs_ldstv567791_Y ),
    .\rs_ldst_ent-ent1___MUX_ternary/core/rs_ldstv587795__WIRE_and/core/rs_ldstv587794_Y (\rs_ldst-reserv_ldst_rs_ldst_ent-ent1___MUX_ternary/core/rs_ldstv587795__WIRE_and/core/rs_ldstv587794_Y ),
    .\rs_ldst_ent-ent1_src_manager-srcmng1___MUX_ternary/core/src_managerv263678__WIRE_opr_rdy (\rs_ldst-reserv_ldst_rs_ldst_ent-ent1_src_manager-srcmng1___MUX_ternary/core/src_managerv263678__WIRE_opr_rdy ),
    .\rs_ldst_ent-ent1_src_manager-srcmng1___MUX_ternary/core/src_managerv273677__WIRE_and/core/src_managerv273660_Y (\rs_ldst-reserv_ldst_rs_ldst_ent-ent1_src_manager-srcmng1___MUX_ternary/core/src_managerv273677__WIRE_and/core/src_managerv273660_Y ),
    .\rs_ldst_ent-ent1_src_manager-srcmng1___MUX_ternary/core/src_managerv283676__WIRE_and/core/src_managerv283663_Y (\rs_ldst-reserv_ldst_rs_ldst_ent-ent1_src_manager-srcmng1___MUX_ternary/core/src_managerv283676__WIRE_and/core/src_managerv283663_Y ),
    .\rs_ldst_ent-ent1_src_manager-srcmng1___MUX_ternary/core/src_managerv293675__WIRE_and/core/src_managerv293666_Y (\rs_ldst-reserv_ldst_rs_ldst_ent-ent1_src_manager-srcmng1___MUX_ternary/core/src_managerv293675__WIRE_and/core/src_managerv293666_Y ),
    .\rs_ldst_ent-ent1_src_manager-srcmng1___MUX_ternary/core/src_managerv303674__WIRE_and/core/src_managerv303669_Y (\rs_ldst-reserv_ldst_rs_ldst_ent-ent1_src_manager-srcmng1___MUX_ternary/core/src_managerv303674__WIRE_and/core/src_managerv303669_Y ),
    .\rs_ldst_ent-ent1_src_manager-srcmng1___MUX_ternary/core/src_managerv313673__WIRE_and/core/src_managerv313672_Y (\rs_ldst-reserv_ldst_rs_ldst_ent-ent1_src_manager-srcmng1___MUX_ternary/core/src_managerv313673__WIRE_and/core/src_managerv313672_Y ),
    .\rs_ldst_ent-ent1_src_manager-srcmng2___MUX_ternary/core/src_managerv263678__WIRE_opr_rdy (\rs_ldst-reserv_ldst_rs_ldst_ent-ent1_src_manager-srcmng2___MUX_ternary/core/src_managerv263678__WIRE_opr_rdy ),
    .\rs_ldst_ent-ent1_src_manager-srcmng2___MUX_ternary/core/src_managerv273677__WIRE_and/core/src_managerv273660_Y (\rs_ldst-reserv_ldst_rs_ldst_ent-ent1_src_manager-srcmng2___MUX_ternary/core/src_managerv273677__WIRE_and/core/src_managerv273660_Y ),
    .\rs_ldst_ent-ent1_src_manager-srcmng2___MUX_ternary/core/src_managerv283676__WIRE_and/core/src_managerv283663_Y (\rs_ldst-reserv_ldst_rs_ldst_ent-ent1_src_manager-srcmng2___MUX_ternary/core/src_managerv283676__WIRE_and/core/src_managerv283663_Y ),
    .\rs_ldst_ent-ent1_src_manager-srcmng2___MUX_ternary/core/src_managerv293675__WIRE_and/core/src_managerv293666_Y (\rs_ldst-reserv_ldst_rs_ldst_ent-ent1_src_manager-srcmng2___MUX_ternary/core/src_managerv293675__WIRE_and/core/src_managerv293666_Y ),
    .\rs_ldst_ent-ent1_src_manager-srcmng2___MUX_ternary/core/src_managerv303674__WIRE_and/core/src_managerv303669_Y (\rs_ldst-reserv_ldst_rs_ldst_ent-ent1_src_manager-srcmng2___MUX_ternary/core/src_managerv303674__WIRE_and/core/src_managerv303669_Y ),
    .\rs_ldst_ent-ent1_src_manager-srcmng2___MUX_ternary/core/src_managerv313673__WIRE_and/core/src_managerv313672_Y (\rs_ldst-reserv_ldst_rs_ldst_ent-ent1_src_manager-srcmng2___MUX_ternary/core/src_managerv313673__WIRE_and/core/src_managerv313672_Y ),
    .\rs_ldst_ent-ent2___MUX_procmux29065__WIRE_we (\rs_ldst-reserv_ldst_rs_ldst_ent-ent2___MUX_procmux29065__WIRE_we ),
    .\rs_ldst_ent-ent2___MUX_ternary/core/rs_ldstv567792__WIRE_and/core/rs_ldstv567791_Y (\rs_ldst-reserv_ldst_rs_ldst_ent-ent2___MUX_ternary/core/rs_ldstv567792__WIRE_and/core/rs_ldstv567791_Y ),
    .\rs_ldst_ent-ent2___MUX_ternary/core/rs_ldstv587795__WIRE_and/core/rs_ldstv587794_Y (\rs_ldst-reserv_ldst_rs_ldst_ent-ent2___MUX_ternary/core/rs_ldstv587795__WIRE_and/core/rs_ldstv587794_Y ),
    .\rs_ldst_ent-ent2_src_manager-srcmng1___MUX_ternary/core/src_managerv263678__WIRE_opr_rdy (\rs_ldst-reserv_ldst_rs_ldst_ent-ent2_src_manager-srcmng1___MUX_ternary/core/src_managerv263678__WIRE_opr_rdy ),
    .\rs_ldst_ent-ent2_src_manager-srcmng1___MUX_ternary/core/src_managerv273677__WIRE_and/core/src_managerv273660_Y (\rs_ldst-reserv_ldst_rs_ldst_ent-ent2_src_manager-srcmng1___MUX_ternary/core/src_managerv273677__WIRE_and/core/src_managerv273660_Y ),
    .\rs_ldst_ent-ent2_src_manager-srcmng1___MUX_ternary/core/src_managerv283676__WIRE_and/core/src_managerv283663_Y (\rs_ldst-reserv_ldst_rs_ldst_ent-ent2_src_manager-srcmng1___MUX_ternary/core/src_managerv283676__WIRE_and/core/src_managerv283663_Y ),
    .\rs_ldst_ent-ent2_src_manager-srcmng1___MUX_ternary/core/src_managerv293675__WIRE_and/core/src_managerv293666_Y (\rs_ldst-reserv_ldst_rs_ldst_ent-ent2_src_manager-srcmng1___MUX_ternary/core/src_managerv293675__WIRE_and/core/src_managerv293666_Y ),
    .\rs_ldst_ent-ent2_src_manager-srcmng1___MUX_ternary/core/src_managerv303674__WIRE_and/core/src_managerv303669_Y (\rs_ldst-reserv_ldst_rs_ldst_ent-ent2_src_manager-srcmng1___MUX_ternary/core/src_managerv303674__WIRE_and/core/src_managerv303669_Y ),
    .\rs_ldst_ent-ent2_src_manager-srcmng1___MUX_ternary/core/src_managerv313673__WIRE_and/core/src_managerv313672_Y (\rs_ldst-reserv_ldst_rs_ldst_ent-ent2_src_manager-srcmng1___MUX_ternary/core/src_managerv313673__WIRE_and/core/src_managerv313672_Y ),
    .\rs_ldst_ent-ent2_src_manager-srcmng2___MUX_ternary/core/src_managerv263678__WIRE_opr_rdy (\rs_ldst-reserv_ldst_rs_ldst_ent-ent2_src_manager-srcmng2___MUX_ternary/core/src_managerv263678__WIRE_opr_rdy ),
    .\rs_ldst_ent-ent2_src_manager-srcmng2___MUX_ternary/core/src_managerv273677__WIRE_and/core/src_managerv273660_Y (\rs_ldst-reserv_ldst_rs_ldst_ent-ent2_src_manager-srcmng2___MUX_ternary/core/src_managerv273677__WIRE_and/core/src_managerv273660_Y ),
    .\rs_ldst_ent-ent2_src_manager-srcmng2___MUX_ternary/core/src_managerv283676__WIRE_and/core/src_managerv283663_Y (\rs_ldst-reserv_ldst_rs_ldst_ent-ent2_src_manager-srcmng2___MUX_ternary/core/src_managerv283676__WIRE_and/core/src_managerv283663_Y ),
    .\rs_ldst_ent-ent2_src_manager-srcmng2___MUX_ternary/core/src_managerv293675__WIRE_and/core/src_managerv293666_Y (\rs_ldst-reserv_ldst_rs_ldst_ent-ent2_src_manager-srcmng2___MUX_ternary/core/src_managerv293675__WIRE_and/core/src_managerv293666_Y ),
    .\rs_ldst_ent-ent2_src_manager-srcmng2___MUX_ternary/core/src_managerv303674__WIRE_and/core/src_managerv303669_Y (\rs_ldst-reserv_ldst_rs_ldst_ent-ent2_src_manager-srcmng2___MUX_ternary/core/src_managerv303674__WIRE_and/core/src_managerv303669_Y ),
    .\rs_ldst_ent-ent2_src_manager-srcmng2___MUX_ternary/core/src_managerv313673__WIRE_and/core/src_managerv313672_Y (\rs_ldst-reserv_ldst_rs_ldst_ent-ent2_src_manager-srcmng2___MUX_ternary/core/src_managerv313673__WIRE_and/core/src_managerv313672_Y ),
    .\rs_ldst_ent-ent3___MUX_procmux29065__WIRE_we (\rs_ldst-reserv_ldst_rs_ldst_ent-ent3___MUX_procmux29065__WIRE_we ),
    .\rs_ldst_ent-ent3___MUX_ternary/core/rs_ldstv567792__WIRE_and/core/rs_ldstv567791_Y (\rs_ldst-reserv_ldst_rs_ldst_ent-ent3___MUX_ternary/core/rs_ldstv567792__WIRE_and/core/rs_ldstv567791_Y ),
    .\rs_ldst_ent-ent3___MUX_ternary/core/rs_ldstv587795__WIRE_and/core/rs_ldstv587794_Y (\rs_ldst-reserv_ldst_rs_ldst_ent-ent3___MUX_ternary/core/rs_ldstv587795__WIRE_and/core/rs_ldstv587794_Y ),
    .\rs_ldst_ent-ent3_src_manager-srcmng1___MUX_ternary/core/src_managerv263678__WIRE_opr_rdy (\rs_ldst-reserv_ldst_rs_ldst_ent-ent3_src_manager-srcmng1___MUX_ternary/core/src_managerv263678__WIRE_opr_rdy ),
    .\rs_ldst_ent-ent3_src_manager-srcmng1___MUX_ternary/core/src_managerv273677__WIRE_and/core/src_managerv273660_Y (\rs_ldst-reserv_ldst_rs_ldst_ent-ent3_src_manager-srcmng1___MUX_ternary/core/src_managerv273677__WIRE_and/core/src_managerv273660_Y ),
    .\rs_ldst_ent-ent3_src_manager-srcmng1___MUX_ternary/core/src_managerv283676__WIRE_and/core/src_managerv283663_Y (\rs_ldst-reserv_ldst_rs_ldst_ent-ent3_src_manager-srcmng1___MUX_ternary/core/src_managerv283676__WIRE_and/core/src_managerv283663_Y ),
    .\rs_ldst_ent-ent3_src_manager-srcmng1___MUX_ternary/core/src_managerv293675__WIRE_and/core/src_managerv293666_Y (\rs_ldst-reserv_ldst_rs_ldst_ent-ent3_src_manager-srcmng1___MUX_ternary/core/src_managerv293675__WIRE_and/core/src_managerv293666_Y ),
    .\rs_ldst_ent-ent3_src_manager-srcmng1___MUX_ternary/core/src_managerv303674__WIRE_and/core/src_managerv303669_Y (\rs_ldst-reserv_ldst_rs_ldst_ent-ent3_src_manager-srcmng1___MUX_ternary/core/src_managerv303674__WIRE_and/core/src_managerv303669_Y ),
    .\rs_ldst_ent-ent3_src_manager-srcmng1___MUX_ternary/core/src_managerv313673__WIRE_and/core/src_managerv313672_Y (\rs_ldst-reserv_ldst_rs_ldst_ent-ent3_src_manager-srcmng1___MUX_ternary/core/src_managerv313673__WIRE_and/core/src_managerv313672_Y ),
    .\rs_ldst_ent-ent3_src_manager-srcmng2___MUX_ternary/core/src_managerv263678__WIRE_opr_rdy (\rs_ldst-reserv_ldst_rs_ldst_ent-ent3_src_manager-srcmng2___MUX_ternary/core/src_managerv263678__WIRE_opr_rdy ),
    .\rs_ldst_ent-ent3_src_manager-srcmng2___MUX_ternary/core/src_managerv273677__WIRE_and/core/src_managerv273660_Y (\rs_ldst-reserv_ldst_rs_ldst_ent-ent3_src_manager-srcmng2___MUX_ternary/core/src_managerv273677__WIRE_and/core/src_managerv273660_Y ),
    .\rs_ldst_ent-ent3_src_manager-srcmng2___MUX_ternary/core/src_managerv283676__WIRE_and/core/src_managerv283663_Y (\rs_ldst-reserv_ldst_rs_ldst_ent-ent3_src_manager-srcmng2___MUX_ternary/core/src_managerv283676__WIRE_and/core/src_managerv283663_Y ),
    .\rs_ldst_ent-ent3_src_manager-srcmng2___MUX_ternary/core/src_managerv293675__WIRE_and/core/src_managerv293666_Y (\rs_ldst-reserv_ldst_rs_ldst_ent-ent3_src_manager-srcmng2___MUX_ternary/core/src_managerv293675__WIRE_and/core/src_managerv293666_Y ),
    .\rs_ldst_ent-ent3_src_manager-srcmng2___MUX_ternary/core/src_managerv303674__WIRE_and/core/src_managerv303669_Y (\rs_ldst-reserv_ldst_rs_ldst_ent-ent3_src_manager-srcmng2___MUX_ternary/core/src_managerv303674__WIRE_and/core/src_managerv303669_Y ),
    .\rs_ldst_ent-ent3_src_manager-srcmng2___MUX_ternary/core/src_managerv313673__WIRE_and/core/src_managerv313672_Y (\rs_ldst-reserv_ldst_rs_ldst_ent-ent3_src_manager-srcmng2___MUX_ternary/core/src_managerv313673__WIRE_and/core/src_managerv313672_Y ),
    .specbit(specbit_ldst),
    .specfixtag(spectagfix),
    .spectag(spectag_ldst),
    .waddr1(allocent1_ldst),
    .waddr2(_096_),
    .wdstval_1(wr_reg_1_id),
    .wdstval_2(wr_reg_2_id),
    .we1(_012_),
    .we2(_013_),
    .wimm_1(imm1),
    .wimm_2(imm2),
    .wpc_1(pc_id),
    .wpc_2(_000_),
    .wrrftag_1(dst1_renamed),
    .wrrftag_2(dst2_renamed),
    .wspecbit_1(spec1_id),
    .wspecbit_2(spec2_id),
    .wspectag_1(sptag1_id),
    .wspectag_2(sptag2_id),
    .wsrc1_1(src1_1),
    .wsrc1_2(src1_2),
    .wsrc2_1(src2_1),
    .wsrc2_2(src2_2),
    .wvalid1_1(_077_),
    .wvalid1_2(_079_),
    .wvalid2_1(_078_),
    .wvalid2_2(_080_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./core/pipeline.v:1504.11-1572.9" *)
  rs_mul reserv_mul (
    .__MUX_procmux26063__WIRE_clearbusy(\rs_mul-reserv_mul___MUX_procmux26063__WIRE_clearbusy ),
    .__MUX_procmux26111__WIRE_we2(\rs_mul-reserv_mul___MUX_procmux26111__WIRE_we2 ),
    .__MUX_procmux26162__WIRE_prsuccess(\rs_mul-reserv_mul___MUX_procmux26162__WIRE_prsuccess ),
    .__MUX_procmux26165__WIRE_prmiss(\rs_mul-reserv_mul___MUX_procmux26165__WIRE_prmiss ),
    .__MUX_procmux26207__WIRE_we1(\rs_mul-reserv_mul___MUX_procmux26207__WIRE_we1 ),
    .\__MUX_ternary/core/rs_mulv2421669__WIRE_eq/core/rs_mulv2421668_Y (\rs_mul-reserv_mul___MUX_ternary/core/rs_mulv2421669__WIRE_eq/core/rs_mulv2421668_Y ),
    .\__MUX_ternary/core/rs_mulv2431666__WIRE_eq/core/rs_mulv2431665_Y (\rs_mul-reserv_mul___MUX_ternary/core/rs_mulv2431666__WIRE_eq/core/rs_mulv2431665_Y ),
    .\__MUX_ternary/core/rs_mulv2461673__WIRE_eq/core/rs_mulv2461672_Y (\rs_mul-reserv_mul___MUX_ternary/core/rs_mulv2461673__WIRE_eq/core/rs_mulv2461672_Y ),
    .\__MUX_ternary/core/rs_mulv2471671__WIRE_eq/core/rs_mulv2471670_Y (\rs_mul-reserv_mul___MUX_ternary/core/rs_mulv2471671__WIRE_eq/core/rs_mulv2471670_Y ),
    .\__MUX_ternary/core/rs_mulv3011844__WIRE_logic_and/core/rs_mulv3011843_Y (\rs_mul-reserv_mul___MUX_ternary/core/rs_mulv3011844__WIRE_logic_and/core/rs_mulv3011843_Y ),
    .\__MUX_ternary/core/rs_mulv3421879__WIRE_logic_and/core/rs_mulv3421878_Y (\rs_mul-reserv_mul___MUX_ternary/core/rs_mulv3421879__WIRE_logic_and/core/rs_mulv3421878_Y ),
    .\__MUX_ternary/core/rs_mulv3791913__WIRE_issueaddr (\rs_mul-reserv_mul___MUX_ternary/core/rs_mulv3791913__WIRE_issueaddr ),
    .busyvec(busyvec_mul),
    .clearbusy(issue_mul),
    .clk(clk),
    .dstval(dstval_mul),
    .ex_src1(ex_src1_mul),
    .ex_src2(ex_src2_mul),
    .exdst1(buf_rrftag_alu1),
    .exdst2(buf_rrftag_alu2),
    .exdst3(wrrftag_ldst),
    .exdst4(buf_rrftag_branch),
    .exdst5(buf_rrftag_mul),
    .exrslt1(result_alu1),
    .exrslt2(result_alu2),
    .exrslt3(result_ldst),
    .exrslt4(result_branch),
    .exrslt5(result_mul),
    .issueaddr(issueent_mul),
    .kill_spec1(_081_),
    .kill_spec2(_082_),
    .kill_spec3(_075_),
    .kill_spec4(_048_),
    .kill_spec5(_076_),
    .metaReset_rs_mul(metaReset),
    .prmiss(kill_DP),
    .prsuccess(prsuccess),
    .prtag(buf_spectag_branch),
    .ready(ready_mul),
    .reset(reset),
    .rrftag(rrftag_mul),
    .\rs_mul_ent-ent0___MUX_procmux28921__WIRE_we (\rs_mul-reserv_mul_rs_mul_ent-ent0___MUX_procmux28921__WIRE_we ),
    .\rs_mul_ent-ent0___MUX_ternary/core/rs_mulv597815__WIRE_and/core/rs_mulv597814_Y (\rs_mul-reserv_mul_rs_mul_ent-ent0___MUX_ternary/core/rs_mulv597815__WIRE_and/core/rs_mulv597814_Y ),
    .\rs_mul_ent-ent0___MUX_ternary/core/rs_mulv617818__WIRE_and/core/rs_mulv617817_Y (\rs_mul-reserv_mul_rs_mul_ent-ent0___MUX_ternary/core/rs_mulv617818__WIRE_and/core/rs_mulv617817_Y ),
    .\rs_mul_ent-ent0_src_manager-srcmng1___MUX_ternary/core/src_managerv263678__WIRE_opr_rdy (\rs_mul-reserv_mul_rs_mul_ent-ent0_src_manager-srcmng1___MUX_ternary/core/src_managerv263678__WIRE_opr_rdy ),
    .\rs_mul_ent-ent0_src_manager-srcmng1___MUX_ternary/core/src_managerv273677__WIRE_and/core/src_managerv273660_Y (\rs_mul-reserv_mul_rs_mul_ent-ent0_src_manager-srcmng1___MUX_ternary/core/src_managerv273677__WIRE_and/core/src_managerv273660_Y ),
    .\rs_mul_ent-ent0_src_manager-srcmng1___MUX_ternary/core/src_managerv283676__WIRE_and/core/src_managerv283663_Y (\rs_mul-reserv_mul_rs_mul_ent-ent0_src_manager-srcmng1___MUX_ternary/core/src_managerv283676__WIRE_and/core/src_managerv283663_Y ),
    .\rs_mul_ent-ent0_src_manager-srcmng1___MUX_ternary/core/src_managerv293675__WIRE_and/core/src_managerv293666_Y (\rs_mul-reserv_mul_rs_mul_ent-ent0_src_manager-srcmng1___MUX_ternary/core/src_managerv293675__WIRE_and/core/src_managerv293666_Y ),
    .\rs_mul_ent-ent0_src_manager-srcmng1___MUX_ternary/core/src_managerv303674__WIRE_and/core/src_managerv303669_Y (\rs_mul-reserv_mul_rs_mul_ent-ent0_src_manager-srcmng1___MUX_ternary/core/src_managerv303674__WIRE_and/core/src_managerv303669_Y ),
    .\rs_mul_ent-ent0_src_manager-srcmng1___MUX_ternary/core/src_managerv313673__WIRE_and/core/src_managerv313672_Y (\rs_mul-reserv_mul_rs_mul_ent-ent0_src_manager-srcmng1___MUX_ternary/core/src_managerv313673__WIRE_and/core/src_managerv313672_Y ),
    .\rs_mul_ent-ent0_src_manager-srcmng2___MUX_ternary/core/src_managerv263678__WIRE_opr_rdy (\rs_mul-reserv_mul_rs_mul_ent-ent0_src_manager-srcmng2___MUX_ternary/core/src_managerv263678__WIRE_opr_rdy ),
    .\rs_mul_ent-ent0_src_manager-srcmng2___MUX_ternary/core/src_managerv273677__WIRE_and/core/src_managerv273660_Y (\rs_mul-reserv_mul_rs_mul_ent-ent0_src_manager-srcmng2___MUX_ternary/core/src_managerv273677__WIRE_and/core/src_managerv273660_Y ),
    .\rs_mul_ent-ent0_src_manager-srcmng2___MUX_ternary/core/src_managerv283676__WIRE_and/core/src_managerv283663_Y (\rs_mul-reserv_mul_rs_mul_ent-ent0_src_manager-srcmng2___MUX_ternary/core/src_managerv283676__WIRE_and/core/src_managerv283663_Y ),
    .\rs_mul_ent-ent0_src_manager-srcmng2___MUX_ternary/core/src_managerv293675__WIRE_and/core/src_managerv293666_Y (\rs_mul-reserv_mul_rs_mul_ent-ent0_src_manager-srcmng2___MUX_ternary/core/src_managerv293675__WIRE_and/core/src_managerv293666_Y ),
    .\rs_mul_ent-ent0_src_manager-srcmng2___MUX_ternary/core/src_managerv303674__WIRE_and/core/src_managerv303669_Y (\rs_mul-reserv_mul_rs_mul_ent-ent0_src_manager-srcmng2___MUX_ternary/core/src_managerv303674__WIRE_and/core/src_managerv303669_Y ),
    .\rs_mul_ent-ent0_src_manager-srcmng2___MUX_ternary/core/src_managerv313673__WIRE_and/core/src_managerv313672_Y (\rs_mul-reserv_mul_rs_mul_ent-ent0_src_manager-srcmng2___MUX_ternary/core/src_managerv313673__WIRE_and/core/src_managerv313672_Y ),
    .\rs_mul_ent-ent1___MUX_procmux28921__WIRE_we (\rs_mul-reserv_mul_rs_mul_ent-ent1___MUX_procmux28921__WIRE_we ),
    .\rs_mul_ent-ent1___MUX_ternary/core/rs_mulv597815__WIRE_and/core/rs_mulv597814_Y (\rs_mul-reserv_mul_rs_mul_ent-ent1___MUX_ternary/core/rs_mulv597815__WIRE_and/core/rs_mulv597814_Y ),
    .\rs_mul_ent-ent1___MUX_ternary/core/rs_mulv617818__WIRE_and/core/rs_mulv617817_Y (\rs_mul-reserv_mul_rs_mul_ent-ent1___MUX_ternary/core/rs_mulv617818__WIRE_and/core/rs_mulv617817_Y ),
    .\rs_mul_ent-ent1_src_manager-srcmng1___MUX_ternary/core/src_managerv263678__WIRE_opr_rdy (\rs_mul-reserv_mul_rs_mul_ent-ent1_src_manager-srcmng1___MUX_ternary/core/src_managerv263678__WIRE_opr_rdy ),
    .\rs_mul_ent-ent1_src_manager-srcmng1___MUX_ternary/core/src_managerv273677__WIRE_and/core/src_managerv273660_Y (\rs_mul-reserv_mul_rs_mul_ent-ent1_src_manager-srcmng1___MUX_ternary/core/src_managerv273677__WIRE_and/core/src_managerv273660_Y ),
    .\rs_mul_ent-ent1_src_manager-srcmng1___MUX_ternary/core/src_managerv283676__WIRE_and/core/src_managerv283663_Y (\rs_mul-reserv_mul_rs_mul_ent-ent1_src_manager-srcmng1___MUX_ternary/core/src_managerv283676__WIRE_and/core/src_managerv283663_Y ),
    .\rs_mul_ent-ent1_src_manager-srcmng1___MUX_ternary/core/src_managerv293675__WIRE_and/core/src_managerv293666_Y (\rs_mul-reserv_mul_rs_mul_ent-ent1_src_manager-srcmng1___MUX_ternary/core/src_managerv293675__WIRE_and/core/src_managerv293666_Y ),
    .\rs_mul_ent-ent1_src_manager-srcmng1___MUX_ternary/core/src_managerv303674__WIRE_and/core/src_managerv303669_Y (\rs_mul-reserv_mul_rs_mul_ent-ent1_src_manager-srcmng1___MUX_ternary/core/src_managerv303674__WIRE_and/core/src_managerv303669_Y ),
    .\rs_mul_ent-ent1_src_manager-srcmng1___MUX_ternary/core/src_managerv313673__WIRE_and/core/src_managerv313672_Y (\rs_mul-reserv_mul_rs_mul_ent-ent1_src_manager-srcmng1___MUX_ternary/core/src_managerv313673__WIRE_and/core/src_managerv313672_Y ),
    .\rs_mul_ent-ent1_src_manager-srcmng2___MUX_ternary/core/src_managerv263678__WIRE_opr_rdy (\rs_mul-reserv_mul_rs_mul_ent-ent1_src_manager-srcmng2___MUX_ternary/core/src_managerv263678__WIRE_opr_rdy ),
    .\rs_mul_ent-ent1_src_manager-srcmng2___MUX_ternary/core/src_managerv273677__WIRE_and/core/src_managerv273660_Y (\rs_mul-reserv_mul_rs_mul_ent-ent1_src_manager-srcmng2___MUX_ternary/core/src_managerv273677__WIRE_and/core/src_managerv273660_Y ),
    .\rs_mul_ent-ent1_src_manager-srcmng2___MUX_ternary/core/src_managerv283676__WIRE_and/core/src_managerv283663_Y (\rs_mul-reserv_mul_rs_mul_ent-ent1_src_manager-srcmng2___MUX_ternary/core/src_managerv283676__WIRE_and/core/src_managerv283663_Y ),
    .\rs_mul_ent-ent1_src_manager-srcmng2___MUX_ternary/core/src_managerv293675__WIRE_and/core/src_managerv293666_Y (\rs_mul-reserv_mul_rs_mul_ent-ent1_src_manager-srcmng2___MUX_ternary/core/src_managerv293675__WIRE_and/core/src_managerv293666_Y ),
    .\rs_mul_ent-ent1_src_manager-srcmng2___MUX_ternary/core/src_managerv303674__WIRE_and/core/src_managerv303669_Y (\rs_mul-reserv_mul_rs_mul_ent-ent1_src_manager-srcmng2___MUX_ternary/core/src_managerv303674__WIRE_and/core/src_managerv303669_Y ),
    .\rs_mul_ent-ent1_src_manager-srcmng2___MUX_ternary/core/src_managerv313673__WIRE_and/core/src_managerv313672_Y (\rs_mul-reserv_mul_rs_mul_ent-ent1_src_manager-srcmng2___MUX_ternary/core/src_managerv313673__WIRE_and/core/src_managerv313672_Y ),
    .sel_lohi(sel_lohi_mul),
    .specbit(specbit_mul),
    .specfixtag(spectagfix),
    .spectag(spectag_mul),
    .src1_signed(src1_signed_mul),
    .src2_signed(src2_signed_mul),
    .waddr1(allocent1_mul),
    .waddr2(_098_),
    .wdstval_1(wr_reg_1_id),
    .wdstval_2(wr_reg_2_id),
    .we1(_016_),
    .we2(_017_),
    .wrrftag_1(dst1_renamed),
    .wrrftag_2(dst2_renamed),
    .wsel_lohi_1(md_req_out_sel_1_id[0]),
    .wsel_lohi_2(md_req_out_sel_2_id[0]),
    .wspecbit_1(spec1_id),
    .wspecbit_2(spec2_id),
    .wspectag_1(sptag1_id),
    .wspectag_2(sptag2_id),
    .wsrc1_1(src1_1),
    .wsrc1_2(src1_2),
    .wsrc1_signed_1(md_req_in_1_signed_1_id),
    .wsrc1_signed_2(md_req_in_1_signed_2_id),
    .wsrc2_1(src2_1),
    .wsrc2_2(src2_2),
    .wsrc2_signed_1(md_req_in_2_signed_1_id),
    .wsrc2_signed_2(md_req_in_2_signed_2_id),
    .wvalid1_1(_077_),
    .wvalid1_2(_079_),
    .wvalid2_1(_078_),
    .wvalid2_2(_080_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./core/pipeline.v:1881.15-1929.6" *)
  reorderbuf rob (
    .__MUX_procmux27362__WIRE_dp2(\reorderbuf-rob___MUX_procmux27362__WIRE_dp2 ),
    .__MUX_procmux27425__WIRE_dp1(\reorderbuf-rob___MUX_procmux27425__WIRE_dp1 ),
    .__MUX_procmux27485__WIRE_exfin_branch(\reorderbuf-rob___MUX_procmux27485__WIRE_exfin_branch ),
    .__MUX_procmux27551__WIRE_exfin_ldst(\reorderbuf-rob___MUX_procmux27551__WIRE_exfin_ldst ),
    .__MUX_procmux27575__WIRE_exfin_mul(\reorderbuf-rob___MUX_procmux27575__WIRE_exfin_mul ),
    .__MUX_procmux27599__WIRE_exfin_alu2(\reorderbuf-rob___MUX_procmux27599__WIRE_exfin_alu2 ),
    .__MUX_procmux27623__WIRE_exfin_alu1(\reorderbuf-rob___MUX_procmux27623__WIRE_exfin_alu1 ),
    .\__MUX_ternary/core/reorderbufv68385__WIRE_logic_or/core/reorderbufv68384_Y (\reorderbuf-rob___MUX_ternary/core/reorderbufv68385__WIRE_logic_or/core/reorderbufv68384_Y ),
    .\__MUX_ternary/core/reorderbufv70388__WIRE_gt/core/reorderbufv70387_Y (\reorderbuf-rob___MUX_ternary/core/reorderbufv70388__WIRE_gt/core/reorderbufv70387_Y ),
    .\__MUX_ternary/core/reorderbufv71391__WIRE_gt/core/reorderbufv71390_Y (\reorderbuf-rob___MUX_ternary/core/reorderbufv71391__WIRE_gt/core/reorderbufv71390_Y ),
    .\__MUX_ternary/core/reorderbufv89444__WIRE_and/core/reorderbufv76397_Y (\reorderbuf-rob___MUX_ternary/core/reorderbufv89444__WIRE_and/core/reorderbufv76397_Y ),
    .arfwe1(arfwe1),
    .arfwe2(arfwe2),
    .bhr_combranch(bhr_combranch),
    .bhr_dp1({ 9'h000, bhr_id[0] }),
    .bhr_dp2({ 9'h000, bhr_id[0] }),
    .brcond_combranch(brcond_combranch),
    .clk(clk),
    .combranch(combranch),
    .comnum(comnum),
    .comptr(comptr),
    .comptr2(comptr2),
    .dispatchptr(rrfptr),
    .dp1(_022_),
    .dp1_addr(dst1_renamed),
    .dp2(_023_),
    .dp2_addr(dst2_renamed),
    .dst_dp1(rd_1_id),
    .dst_dp2(rd_2_id),
    .dstarf1(dstarf1),
    .dstarf2(dstarf2),
    .dstvalid_dp1(wr_reg_1_id),
    .dstvalid_dp2(wr_reg_2_id),
    .exfin_alu1(robwe_alu1),
    .exfin_alu1_addr(buf_rrftag_alu1),
    .exfin_alu2(robwe_alu2),
    .exfin_alu2_addr(buf_rrftag_alu2),
    .exfin_branch(robwe_branch),
    .exfin_branch_addr(buf_rrftag_branch),
    .exfin_branch_brcond(brcond),
    .exfin_branch_jmpaddr(jmpaddr_taken),
    .exfin_ldst(robwe_ldst),
    .exfin_ldst_addr(wrrftag_ldst),
    .exfin_mul(robwe_mul),
    .exfin_mul_addr(buf_rrftag_mul),
    .isbranch_dp1(req1_branch),
    .isbranch_dp2(req2_branch),
    .jmpaddr_combranch(jmpaddr_combranch),
    .metaReset_reorderbuf(metaReset),
    .pc_combranch(pc_combranch),
    .pc_dp1(pc_id),
    .pc_dp2(_000_),
    .prmiss(kill_DP),
    .reset(reset),
    .rrf_freenum(freenum),
    .stcommit(stcommit),
    .storebit_dp1(_099_),
    .storebit_dp2(_100_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./core/pipeline.v:884.8-922.4" *)
  rrf rregfile (
    .__MUX_procmux23814__WIRE_wrrfen5(\rrf-rregfile___MUX_procmux23814__WIRE_wrrfen5 ),
    .__MUX_procmux23832__WIRE_wrrfen4(\rrf-rregfile___MUX_procmux23832__WIRE_wrrfen4 ),
    .__MUX_procmux23850__WIRE_wrrfen3(\rrf-rregfile___MUX_procmux23850__WIRE_wrrfen3 ),
    .__MUX_procmux23868__WIRE_wrrfen2(\rrf-rregfile___MUX_procmux23868__WIRE_wrrfen2 ),
    .__MUX_procmux23886__WIRE_wrrfen1(\rrf-rregfile___MUX_procmux23886__WIRE_wrrfen1 ),
    .\__MUX_ternary/core/rrfv763736__WIRE_dpen1 (\rrf-rregfile___MUX_ternary/core/rrfv763736__WIRE_dpen1 ),
    .\__MUX_ternary/core/rrfv783740__WIRE_dpen2 (\rrf-rregfile___MUX_ternary/core/rrfv783740__WIRE_dpen2 ),
    .clk(clk),
    .com1data(com1data),
    .com1tag(comptr),
    .com2data(com2data),
    .com2tag(comptr2),
    .dpaddr1(dst1_renamed),
    .dpaddr2(dst2_renamed),
    .dpen1(_022_),
    .dpen2(_023_),
    .metaReset_rrf(metaReset),
    .reset(reset),
    .rs1_1data(rdat1_1),
    .rs1_1tag(rs1_1tag),
    .rs1_1valid(rvalid1_1),
    .rs1_2data(rdat1_2),
    .rs1_2tag(rs1_2tag),
    .rs1_2valid(rvalid1_2),
    .rs2_1data(rdat2_1),
    .rs2_1tag(rs2_1tag),
    .rs2_1valid(rvalid2_1),
    .rs2_2data(rdat2_2),
    .rs2_2tag(rs2_2tag),
    .rs2_2valid(rvalid2_2),
    .wrrfaddr1(buf_rrftag_alu1),
    .wrrfaddr2(buf_rrftag_alu2),
    .wrrfaddr3(wrrftag_ldst),
    .wrrfaddr4(buf_rrftag_branch),
    .wrrfaddr5(buf_rrftag_mul),
    .wrrfdata1(result_alu1),
    .wrrfdata2(result_alu2),
    .wrrfdata3(result_ldst),
    .wrrfdata4(result_branch),
    .wrrfdata5(result_mul),
    .wrrfen1(rrfwe_alu1),
    .wrrfen2(rrfwe_alu2),
    .wrrfen3(rrfwe_ldst),
    .wrrfen4(rrfwe_branch),
    .wrrfen5(rrfwe_mul)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./core/pipeline.v:818.24-834.11" *)
  rrf_freelistmanager rrf_fl (
    .__MUX_procmux23795__WIRE_stall_DP(\rrf_freelistmanager-rrf_fl___MUX_procmux23795__WIRE_stall_DP ),
    .__MUX_procmux23798__WIRE_prmiss(\rrf_freelistmanager-rrf_fl___MUX_procmux23798__WIRE_prmiss ),
    .\__MUX_ternary/core/rrf_freelistmanagerv233804__WIRE_gt/core/rrf_freelistmanagerv233803_Y (\rrf_freelistmanager-rrf_fl___MUX_ternary/core/rrf_freelistmanagerv233804__WIRE_gt/core/rrf_freelistmanagerv233803_Y ),
    .\__MUX_ternary/core/rrf_freelistmanagerv273808__WIRE_lt/core/rrf_freelistmanagerv273807_Y (\rrf_freelistmanager-rrf_fl___MUX_ternary/core/rrf_freelistmanagerv273808__WIRE_lt/core/rrf_freelistmanagerv273807_Y ),
    .\__MUX_ternary/core/rrf_freelistmanagerv293810__WIRE_invalid1 (\rrf_freelistmanager-rrf_fl___MUX_ternary/core/rrf_freelistmanagerv293810__WIRE_invalid1 ),
    .\__MUX_ternary/core/rrf_freelistmanagerv473819__WIRE_gt/core/rrf_freelistmanagerv473818_Y (\rrf_freelistmanager-rrf_fl___MUX_ternary/core/rrf_freelistmanagerv473819__WIRE_gt/core/rrf_freelistmanagerv473818_Y ),
    .allocatable(alloc_rrf),
    .clk(clk),
    .comnum(comnum),
    .comptr(comptr),
    .freenum(freenum),
    .invalid1(inv1_id),
    .invalid2(inv2_id),
    .metaReset_rrf_freelistmanager(metaReset),
    .nextrrfcyc(nextrrfcyc),
    .prmiss(kill_DP),
    .rename_dst1(dst1_renamed),
    .rename_dst2(dst2_renamed),
    .reset(reset),
    .rrfptr(rrfptr),
    .rrftagfix(rrftagfix),
    .stall_DP(stall_DP)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./core/pipeline.v:1035.24-1050.7" *)
  rs_requestgenerator rs_reqgen (
    .\__MUX_ternary/core/rs_reqgenv213632__WIRE_eq/core/rs_reqgenv213631_Y (\rs_requestgenerator-rs_reqgen___MUX_ternary/core/rs_reqgenv213632__WIRE_eq/core/rs_reqgenv213631_Y ),
    .\__MUX_ternary/core/rs_reqgenv223634__WIRE_eq/core/rs_reqgenv223633_Y (\rs_requestgenerator-rs_reqgen___MUX_ternary/core/rs_reqgenv223634__WIRE_eq/core/rs_reqgenv223633_Y ),
    .\__MUX_ternary/core/rs_reqgenv253637__WIRE_eq/core/rs_reqgenv253636_Y (\rs_requestgenerator-rs_reqgen___MUX_ternary/core/rs_reqgenv253637__WIRE_eq/core/rs_reqgenv253636_Y ),
    .\__MUX_ternary/core/rs_reqgenv263639__WIRE_eq/core/rs_reqgenv263638_Y (\rs_requestgenerator-rs_reqgen___MUX_ternary/core/rs_reqgenv263639__WIRE_eq/core/rs_reqgenv263638_Y ),
    .\__MUX_ternary/core/rs_reqgenv293642__WIRE_eq/core/rs_reqgenv293641_Y (\rs_requestgenerator-rs_reqgen___MUX_ternary/core/rs_reqgenv293642__WIRE_eq/core/rs_reqgenv293641_Y ),
    .\__MUX_ternary/core/rs_reqgenv303644__WIRE_eq/core/rs_reqgenv303643_Y (\rs_requestgenerator-rs_reqgen___MUX_ternary/core/rs_reqgenv303644__WIRE_eq/core/rs_reqgenv303643_Y ),
    .\__MUX_ternary/core/rs_reqgenv333647__WIRE_eq/core/rs_reqgenv333646_Y (\rs_requestgenerator-rs_reqgen___MUX_ternary/core/rs_reqgenv333647__WIRE_eq/core/rs_reqgenv333646_Y ),
    .\__MUX_ternary/core/rs_reqgenv343649__WIRE_eq/core/rs_reqgenv343648_Y (\rs_requestgenerator-rs_reqgen___MUX_ternary/core/rs_reqgenv343649__WIRE_eq/core/rs_reqgenv343648_Y ),
    .metaReset_rs_requestgenerator(metaReset),
    .req1_alu(req1_alu),
    .req1_branch(req1_branch),
    .req1_ldst(req1_ldst),
    .req1_mul(req1_mul),
    .req2_alu(req2_alu),
    .req2_branch(req2_branch),
    .req2_ldst(req2_ldst),
    .req2_mul(req2_mul),
    .req_alunum(req_alunum),
    .req_branchnum(req_branchnum),
    .req_ldstnum(req_ldstnum),
    .req_mulnum(req_mulnum),
    .rsent_1(rs_ent_1_id),
    .rsent_2(rs_ent_2_id)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./core/pipeline.v:1709.13-1731.8" *)
  storebuf sb (
    .__MUX_procmux26714__WIRE_stfin(\storebuf-sb___MUX_procmux26714__WIRE_stfin ),
    .__MUX_procmux26750__WIRE_prsuccess(\storebuf-sb___MUX_procmux26750__WIRE_prsuccess ),
    .__MUX_procmux26786__WIRE_stretire(\storebuf-sb___MUX_procmux26786__WIRE_stretire ),
    .__MUX_procmux26858__WIRE_stcom(\storebuf-sb___MUX_procmux26858__WIRE_stcom ),
    .__MUX_procmux26861__WIRE_prmiss(\storebuf-sb___MUX_procmux26861__WIRE_prmiss ),
    .\__MUX_procmux27284__WIRE_and/core/storebufv1091041_Y (\storebuf-sb___MUX_procmux27284__WIRE_and/core/storebufv1091041_Y ),
    .\__MUX_ternary/core/storebufv1021258__WIRE_eq/core/storebufv1021257_Y (\storebuf-sb___MUX_ternary/core/storebufv1021258__WIRE_eq/core/storebufv1021257_Y ),
    .\__MUX_ternary/core/storebufv1021270__WIRE_eq/core/storebufv1021269_Y (\storebuf-sb___MUX_ternary/core/storebufv1021270__WIRE_eq/core/storebufv1021269_Y ),
    .\__MUX_ternary/core/storebufv1021282__WIRE_eq/core/storebufv1021281_Y (\storebuf-sb___MUX_ternary/core/storebufv1021282__WIRE_eq/core/storebufv1021281_Y ),
    .\__MUX_ternary/core/storebufv1021294__WIRE_eq/core/storebufv1021293_Y (\storebuf-sb___MUX_ternary/core/storebufv1021294__WIRE_eq/core/storebufv1021293_Y ),
    .\__MUX_ternary/core/storebufv1021306__WIRE_eq/core/storebufv1021305_Y (\storebuf-sb___MUX_ternary/core/storebufv1021306__WIRE_eq/core/storebufv1021305_Y ),
    .\__MUX_ternary/core/storebufv1021318__WIRE_eq/core/storebufv1021317_Y (\storebuf-sb___MUX_ternary/core/storebufv1021318__WIRE_eq/core/storebufv1021317_Y ),
    .\__MUX_ternary/core/storebufv1021330__WIRE_eq/core/storebufv1021329_Y (\storebuf-sb___MUX_ternary/core/storebufv1021330__WIRE_eq/core/storebufv1021329_Y ),
    .\__MUX_ternary/core/storebufv1021342__WIRE_eq/core/storebufv1021341_Y (\storebuf-sb___MUX_ternary/core/storebufv1021342__WIRE_eq/core/storebufv1021341_Y ),
    .\__MUX_ternary/core/storebufv1021354__WIRE_eq/core/storebufv1021353_Y (\storebuf-sb___MUX_ternary/core/storebufv1021354__WIRE_eq/core/storebufv1021353_Y ),
    .\__MUX_ternary/core/storebufv1021366__WIRE_eq/core/storebufv1021365_Y (\storebuf-sb___MUX_ternary/core/storebufv1021366__WIRE_eq/core/storebufv1021365_Y ),
    .\__MUX_ternary/core/storebufv1021378__WIRE_eq/core/storebufv1021377_Y (\storebuf-sb___MUX_ternary/core/storebufv1021378__WIRE_eq/core/storebufv1021377_Y ),
    .\__MUX_ternary/core/storebufv1021390__WIRE_eq/core/storebufv1021389_Y (\storebuf-sb___MUX_ternary/core/storebufv1021390__WIRE_eq/core/storebufv1021389_Y ),
    .\__MUX_ternary/core/storebufv1021402__WIRE_eq/core/storebufv1021401_Y (\storebuf-sb___MUX_ternary/core/storebufv1021402__WIRE_eq/core/storebufv1021401_Y ),
    .\__MUX_ternary/core/storebufv1021414__WIRE_eq/core/storebufv1021413_Y (\storebuf-sb___MUX_ternary/core/storebufv1021414__WIRE_eq/core/storebufv1021413_Y ),
    .\__MUX_ternary/core/storebufv1021426__WIRE_eq/core/storebufv1021425_Y (\storebuf-sb___MUX_ternary/core/storebufv1021426__WIRE_eq/core/storebufv1021425_Y ),
    .\__MUX_ternary/core/storebufv1021438__WIRE_eq/core/storebufv1021437_Y (\storebuf-sb___MUX_ternary/core/storebufv1021438__WIRE_eq/core/storebufv1021437_Y ),
    .\__MUX_ternary/core/storebufv1021450__WIRE_eq/core/storebufv1021449_Y (\storebuf-sb___MUX_ternary/core/storebufv1021450__WIRE_eq/core/storebufv1021449_Y ),
    .\__MUX_ternary/core/storebufv1021462__WIRE_eq/core/storebufv1021461_Y (\storebuf-sb___MUX_ternary/core/storebufv1021462__WIRE_eq/core/storebufv1021461_Y ),
    .\__MUX_ternary/core/storebufv1021474__WIRE_eq/core/storebufv1021473_Y (\storebuf-sb___MUX_ternary/core/storebufv1021474__WIRE_eq/core/storebufv1021473_Y ),
    .\__MUX_ternary/core/storebufv1021486__WIRE_eq/core/storebufv1021485_Y (\storebuf-sb___MUX_ternary/core/storebufv1021486__WIRE_eq/core/storebufv1021485_Y ),
    .\__MUX_ternary/core/storebufv1021498__WIRE_eq/core/storebufv1021497_Y (\storebuf-sb___MUX_ternary/core/storebufv1021498__WIRE_eq/core/storebufv1021497_Y ),
    .\__MUX_ternary/core/storebufv1021510__WIRE_eq/core/storebufv1021509_Y (\storebuf-sb___MUX_ternary/core/storebufv1021510__WIRE_eq/core/storebufv1021509_Y ),
    .\__MUX_ternary/core/storebufv1021522__WIRE_eq/core/storebufv1021521_Y (\storebuf-sb___MUX_ternary/core/storebufv1021522__WIRE_eq/core/storebufv1021521_Y ),
    .\__MUX_ternary/core/storebufv1021534__WIRE_eq/core/storebufv1021533_Y (\storebuf-sb___MUX_ternary/core/storebufv1021534__WIRE_eq/core/storebufv1021533_Y ),
    .\__MUX_ternary/core/storebufv1021546__WIRE_eq/core/storebufv1021545_Y (\storebuf-sb___MUX_ternary/core/storebufv1021546__WIRE_eq/core/storebufv1021545_Y ),
    .\__MUX_ternary/core/storebufv1021558__WIRE_eq/core/storebufv1021557_Y (\storebuf-sb___MUX_ternary/core/storebufv1021558__WIRE_eq/core/storebufv1021557_Y ),
    .\__MUX_ternary/core/storebufv1021570__WIRE_eq/core/storebufv1021569_Y (\storebuf-sb___MUX_ternary/core/storebufv1021570__WIRE_eq/core/storebufv1021569_Y ),
    .\__MUX_ternary/core/storebufv1021582__WIRE_eq/core/storebufv1021581_Y (\storebuf-sb___MUX_ternary/core/storebufv1021582__WIRE_eq/core/storebufv1021581_Y ),
    .\__MUX_ternary/core/storebufv1021594__WIRE_eq/core/storebufv1021593_Y (\storebuf-sb___MUX_ternary/core/storebufv1021594__WIRE_eq/core/storebufv1021593_Y ),
    .\__MUX_ternary/core/storebufv1021606__WIRE_eq/core/storebufv1021605_Y (\storebuf-sb___MUX_ternary/core/storebufv1021606__WIRE_eq/core/storebufv1021605_Y ),
    .\__MUX_ternary/core/storebufv1021618__WIRE_eq/core/storebufv1021617_Y (\storebuf-sb___MUX_ternary/core/storebufv1021618__WIRE_eq/core/storebufv1021617_Y ),
    .\__MUX_ternary/core/storebufv1021630__WIRE_eq/core/storebufv1021629_Y (\storebuf-sb___MUX_ternary/core/storebufv1021630__WIRE_eq/core/storebufv1021629_Y ),
    .\__MUX_ternary/core/storebufv1031263__WIRE_logic_and/core/storebufv1031262_Y (\storebuf-sb___MUX_ternary/core/storebufv1031263__WIRE_logic_and/core/storebufv1031262_Y ),
    .\__MUX_ternary/core/storebufv1031275__WIRE_logic_and/core/storebufv1031274_Y (\storebuf-sb___MUX_ternary/core/storebufv1031275__WIRE_logic_and/core/storebufv1031274_Y ),
    .\__MUX_ternary/core/storebufv1031287__WIRE_logic_and/core/storebufv1031286_Y (\storebuf-sb___MUX_ternary/core/storebufv1031287__WIRE_logic_and/core/storebufv1031286_Y ),
    .\__MUX_ternary/core/storebufv1031299__WIRE_logic_and/core/storebufv1031298_Y (\storebuf-sb___MUX_ternary/core/storebufv1031299__WIRE_logic_and/core/storebufv1031298_Y ),
    .\__MUX_ternary/core/storebufv1031311__WIRE_logic_and/core/storebufv1031310_Y (\storebuf-sb___MUX_ternary/core/storebufv1031311__WIRE_logic_and/core/storebufv1031310_Y ),
    .\__MUX_ternary/core/storebufv1031323__WIRE_logic_and/core/storebufv1031322_Y (\storebuf-sb___MUX_ternary/core/storebufv1031323__WIRE_logic_and/core/storebufv1031322_Y ),
    .\__MUX_ternary/core/storebufv1031335__WIRE_logic_and/core/storebufv1031334_Y (\storebuf-sb___MUX_ternary/core/storebufv1031335__WIRE_logic_and/core/storebufv1031334_Y ),
    .\__MUX_ternary/core/storebufv1031347__WIRE_logic_and/core/storebufv1031346_Y (\storebuf-sb___MUX_ternary/core/storebufv1031347__WIRE_logic_and/core/storebufv1031346_Y ),
    .\__MUX_ternary/core/storebufv1031359__WIRE_logic_and/core/storebufv1031358_Y (\storebuf-sb___MUX_ternary/core/storebufv1031359__WIRE_logic_and/core/storebufv1031358_Y ),
    .\__MUX_ternary/core/storebufv1031371__WIRE_logic_and/core/storebufv1031370_Y (\storebuf-sb___MUX_ternary/core/storebufv1031371__WIRE_logic_and/core/storebufv1031370_Y ),
    .\__MUX_ternary/core/storebufv1031383__WIRE_logic_and/core/storebufv1031382_Y (\storebuf-sb___MUX_ternary/core/storebufv1031383__WIRE_logic_and/core/storebufv1031382_Y ),
    .\__MUX_ternary/core/storebufv1031395__WIRE_logic_and/core/storebufv1031394_Y (\storebuf-sb___MUX_ternary/core/storebufv1031395__WIRE_logic_and/core/storebufv1031394_Y ),
    .\__MUX_ternary/core/storebufv1031407__WIRE_logic_and/core/storebufv1031406_Y (\storebuf-sb___MUX_ternary/core/storebufv1031407__WIRE_logic_and/core/storebufv1031406_Y ),
    .\__MUX_ternary/core/storebufv1031419__WIRE_logic_and/core/storebufv1031418_Y (\storebuf-sb___MUX_ternary/core/storebufv1031419__WIRE_logic_and/core/storebufv1031418_Y ),
    .\__MUX_ternary/core/storebufv1031431__WIRE_logic_and/core/storebufv1031430_Y (\storebuf-sb___MUX_ternary/core/storebufv1031431__WIRE_logic_and/core/storebufv1031430_Y ),
    .\__MUX_ternary/core/storebufv1031443__WIRE_logic_and/core/storebufv1031442_Y (\storebuf-sb___MUX_ternary/core/storebufv1031443__WIRE_logic_and/core/storebufv1031442_Y ),
    .\__MUX_ternary/core/storebufv1031455__WIRE_logic_and/core/storebufv1031454_Y (\storebuf-sb___MUX_ternary/core/storebufv1031455__WIRE_logic_and/core/storebufv1031454_Y ),
    .\__MUX_ternary/core/storebufv1031467__WIRE_logic_and/core/storebufv1031466_Y (\storebuf-sb___MUX_ternary/core/storebufv1031467__WIRE_logic_and/core/storebufv1031466_Y ),
    .\__MUX_ternary/core/storebufv1031479__WIRE_logic_and/core/storebufv1031478_Y (\storebuf-sb___MUX_ternary/core/storebufv1031479__WIRE_logic_and/core/storebufv1031478_Y ),
    .\__MUX_ternary/core/storebufv1031491__WIRE_logic_and/core/storebufv1031490_Y (\storebuf-sb___MUX_ternary/core/storebufv1031491__WIRE_logic_and/core/storebufv1031490_Y ),
    .\__MUX_ternary/core/storebufv1031503__WIRE_logic_and/core/storebufv1031502_Y (\storebuf-sb___MUX_ternary/core/storebufv1031503__WIRE_logic_and/core/storebufv1031502_Y ),
    .\__MUX_ternary/core/storebufv1031515__WIRE_logic_and/core/storebufv1031514_Y (\storebuf-sb___MUX_ternary/core/storebufv1031515__WIRE_logic_and/core/storebufv1031514_Y ),
    .\__MUX_ternary/core/storebufv1031527__WIRE_logic_and/core/storebufv1031526_Y (\storebuf-sb___MUX_ternary/core/storebufv1031527__WIRE_logic_and/core/storebufv1031526_Y ),
    .\__MUX_ternary/core/storebufv1031539__WIRE_logic_and/core/storebufv1031538_Y (\storebuf-sb___MUX_ternary/core/storebufv1031539__WIRE_logic_and/core/storebufv1031538_Y ),
    .\__MUX_ternary/core/storebufv1031551__WIRE_logic_and/core/storebufv1031550_Y (\storebuf-sb___MUX_ternary/core/storebufv1031551__WIRE_logic_and/core/storebufv1031550_Y ),
    .\__MUX_ternary/core/storebufv1031563__WIRE_logic_and/core/storebufv1031562_Y (\storebuf-sb___MUX_ternary/core/storebufv1031563__WIRE_logic_and/core/storebufv1031562_Y ),
    .\__MUX_ternary/core/storebufv1031575__WIRE_logic_and/core/storebufv1031574_Y (\storebuf-sb___MUX_ternary/core/storebufv1031575__WIRE_logic_and/core/storebufv1031574_Y ),
    .\__MUX_ternary/core/storebufv1031587__WIRE_logic_and/core/storebufv1031586_Y (\storebuf-sb___MUX_ternary/core/storebufv1031587__WIRE_logic_and/core/storebufv1031586_Y ),
    .\__MUX_ternary/core/storebufv1031599__WIRE_logic_and/core/storebufv1031598_Y (\storebuf-sb___MUX_ternary/core/storebufv1031599__WIRE_logic_and/core/storebufv1031598_Y ),
    .\__MUX_ternary/core/storebufv1031611__WIRE_logic_and/core/storebufv1031610_Y (\storebuf-sb___MUX_ternary/core/storebufv1031611__WIRE_logic_and/core/storebufv1031610_Y ),
    .\__MUX_ternary/core/storebufv1031623__WIRE_logic_and/core/storebufv1031622_Y (\storebuf-sb___MUX_ternary/core/storebufv1031623__WIRE_logic_and/core/storebufv1031622_Y ),
    .\__MUX_ternary/core/storebufv1031635__WIRE_logic_and/core/storebufv1031634_Y (\storebuf-sb___MUX_ternary/core/storebufv1031635__WIRE_logic_and/core/storebufv1031634_Y ),
    .\__MUX_ternary/core/storebufv1041267__WIRE_logic_and/core/storebufv1041266_Y (\storebuf-sb___MUX_ternary/core/storebufv1041267__WIRE_logic_and/core/storebufv1041266_Y ),
    .\__MUX_ternary/core/storebufv1041279__WIRE_logic_and/core/storebufv1041278_Y (\storebuf-sb___MUX_ternary/core/storebufv1041279__WIRE_logic_and/core/storebufv1041278_Y ),
    .\__MUX_ternary/core/storebufv1041291__WIRE_logic_and/core/storebufv1041290_Y (\storebuf-sb___MUX_ternary/core/storebufv1041291__WIRE_logic_and/core/storebufv1041290_Y ),
    .\__MUX_ternary/core/storebufv1041303__WIRE_logic_and/core/storebufv1041302_Y (\storebuf-sb___MUX_ternary/core/storebufv1041303__WIRE_logic_and/core/storebufv1041302_Y ),
    .\__MUX_ternary/core/storebufv1041315__WIRE_logic_and/core/storebufv1041314_Y (\storebuf-sb___MUX_ternary/core/storebufv1041315__WIRE_logic_and/core/storebufv1041314_Y ),
    .\__MUX_ternary/core/storebufv1041327__WIRE_logic_and/core/storebufv1041326_Y (\storebuf-sb___MUX_ternary/core/storebufv1041327__WIRE_logic_and/core/storebufv1041326_Y ),
    .\__MUX_ternary/core/storebufv1041339__WIRE_logic_and/core/storebufv1041338_Y (\storebuf-sb___MUX_ternary/core/storebufv1041339__WIRE_logic_and/core/storebufv1041338_Y ),
    .\__MUX_ternary/core/storebufv1041351__WIRE_logic_and/core/storebufv1041350_Y (\storebuf-sb___MUX_ternary/core/storebufv1041351__WIRE_logic_and/core/storebufv1041350_Y ),
    .\__MUX_ternary/core/storebufv1041363__WIRE_logic_and/core/storebufv1041362_Y (\storebuf-sb___MUX_ternary/core/storebufv1041363__WIRE_logic_and/core/storebufv1041362_Y ),
    .\__MUX_ternary/core/storebufv1041375__WIRE_logic_and/core/storebufv1041374_Y (\storebuf-sb___MUX_ternary/core/storebufv1041375__WIRE_logic_and/core/storebufv1041374_Y ),
    .\__MUX_ternary/core/storebufv1041387__WIRE_logic_and/core/storebufv1041386_Y (\storebuf-sb___MUX_ternary/core/storebufv1041387__WIRE_logic_and/core/storebufv1041386_Y ),
    .\__MUX_ternary/core/storebufv1041399__WIRE_logic_and/core/storebufv1041398_Y (\storebuf-sb___MUX_ternary/core/storebufv1041399__WIRE_logic_and/core/storebufv1041398_Y ),
    .\__MUX_ternary/core/storebufv1041411__WIRE_logic_and/core/storebufv1041410_Y (\storebuf-sb___MUX_ternary/core/storebufv1041411__WIRE_logic_and/core/storebufv1041410_Y ),
    .\__MUX_ternary/core/storebufv1041423__WIRE_logic_and/core/storebufv1041422_Y (\storebuf-sb___MUX_ternary/core/storebufv1041423__WIRE_logic_and/core/storebufv1041422_Y ),
    .\__MUX_ternary/core/storebufv1041435__WIRE_logic_and/core/storebufv1041434_Y (\storebuf-sb___MUX_ternary/core/storebufv1041435__WIRE_logic_and/core/storebufv1041434_Y ),
    .\__MUX_ternary/core/storebufv1041447__WIRE_logic_and/core/storebufv1041446_Y (\storebuf-sb___MUX_ternary/core/storebufv1041447__WIRE_logic_and/core/storebufv1041446_Y ),
    .\__MUX_ternary/core/storebufv1041459__WIRE_logic_and/core/storebufv1041458_Y (\storebuf-sb___MUX_ternary/core/storebufv1041459__WIRE_logic_and/core/storebufv1041458_Y ),
    .\__MUX_ternary/core/storebufv1041471__WIRE_logic_and/core/storebufv1041470_Y (\storebuf-sb___MUX_ternary/core/storebufv1041471__WIRE_logic_and/core/storebufv1041470_Y ),
    .\__MUX_ternary/core/storebufv1041483__WIRE_logic_and/core/storebufv1041482_Y (\storebuf-sb___MUX_ternary/core/storebufv1041483__WIRE_logic_and/core/storebufv1041482_Y ),
    .\__MUX_ternary/core/storebufv1041495__WIRE_logic_and/core/storebufv1041494_Y (\storebuf-sb___MUX_ternary/core/storebufv1041495__WIRE_logic_and/core/storebufv1041494_Y ),
    .\__MUX_ternary/core/storebufv1041507__WIRE_logic_and/core/storebufv1041506_Y (\storebuf-sb___MUX_ternary/core/storebufv1041507__WIRE_logic_and/core/storebufv1041506_Y ),
    .\__MUX_ternary/core/storebufv1041519__WIRE_logic_and/core/storebufv1041518_Y (\storebuf-sb___MUX_ternary/core/storebufv1041519__WIRE_logic_and/core/storebufv1041518_Y ),
    .\__MUX_ternary/core/storebufv1041531__WIRE_logic_and/core/storebufv1041530_Y (\storebuf-sb___MUX_ternary/core/storebufv1041531__WIRE_logic_and/core/storebufv1041530_Y ),
    .\__MUX_ternary/core/storebufv1041543__WIRE_logic_and/core/storebufv1041542_Y (\storebuf-sb___MUX_ternary/core/storebufv1041543__WIRE_logic_and/core/storebufv1041542_Y ),
    .\__MUX_ternary/core/storebufv1041555__WIRE_logic_and/core/storebufv1041554_Y (\storebuf-sb___MUX_ternary/core/storebufv1041555__WIRE_logic_and/core/storebufv1041554_Y ),
    .\__MUX_ternary/core/storebufv1041567__WIRE_logic_and/core/storebufv1041566_Y (\storebuf-sb___MUX_ternary/core/storebufv1041567__WIRE_logic_and/core/storebufv1041566_Y ),
    .\__MUX_ternary/core/storebufv1041579__WIRE_logic_and/core/storebufv1041578_Y (\storebuf-sb___MUX_ternary/core/storebufv1041579__WIRE_logic_and/core/storebufv1041578_Y ),
    .\__MUX_ternary/core/storebufv1041591__WIRE_logic_and/core/storebufv1041590_Y (\storebuf-sb___MUX_ternary/core/storebufv1041591__WIRE_logic_and/core/storebufv1041590_Y ),
    .\__MUX_ternary/core/storebufv1041603__WIRE_logic_and/core/storebufv1041602_Y (\storebuf-sb___MUX_ternary/core/storebufv1041603__WIRE_logic_and/core/storebufv1041602_Y ),
    .\__MUX_ternary/core/storebufv1041615__WIRE_logic_and/core/storebufv1041614_Y (\storebuf-sb___MUX_ternary/core/storebufv1041615__WIRE_logic_and/core/storebufv1041614_Y ),
    .\__MUX_ternary/core/storebufv1041627__WIRE_logic_and/core/storebufv1041626_Y (\storebuf-sb___MUX_ternary/core/storebufv1041627__WIRE_logic_and/core/storebufv1041626_Y ),
    .\__MUX_ternary/core/storebufv1041639__WIRE_logic_and/core/storebufv1041638_Y (\storebuf-sb___MUX_ternary/core/storebufv1041639__WIRE_logic_and/core/storebufv1041638_Y ),
    .\__MUX_ternary/core/storebufv1341152__WIRE_notempty_next (\storebuf-sb___MUX_ternary/core/storebufv1341152__WIRE_notempty_next ),
    .\__MUX_ternary/core/storebufv881015__WIRE_logic_and/core/storebufv881014_Y (\storebuf-sb___MUX_ternary/core/storebufv881015__WIRE_logic_and/core/storebufv881014_Y ),
    .\__MUX_ternary/core/storebufv901026__WIRE_or/core/storebufv901018_Y (\storebuf-sb___MUX_ternary/core/storebufv901026__WIRE_or/core/storebufv901018_Y ),
    .\__MUX_ternary/core/storebufv911024__WIRE_logic_and/core/storebufv911021_Y (\storebuf-sb___MUX_ternary/core/storebufv911024__WIRE_logic_and/core/storebufv911021_Y ),
    .clk(clk),
    .hit(hitsb),
    .ldaddr(ldaddr),
    .lddata(lddatasb),
    .memoccupy_ld(memoccupy_ld),
    .metaReset_storebuf(metaReset),
    .\paramod4458cabf90d41bd2b27bf3a98d7c67dbdfbf585bsearch_begin-snb0___MUX_procmux28513__WIRE_in (\storebuf-sb_paramod4458cabf90d41bd2b27bf3a98d7c67dbdfbf585bsearch_begin-snb0___MUX_procmux28513__WIRE_in ),
    .\paramod4458cabf90d41bd2b27bf3a98d7c67dbdfbf585bsearch_begin-snb1___MUX_procmux28513__WIRE_in (\storebuf-sb_paramod4458cabf90d41bd2b27bf3a98d7c67dbdfbf585bsearch_begin-snb1___MUX_procmux28513__WIRE_in ),
    .\paramod4458cabf90d41bd2b27bf3a98d7c67dbdfbf585bsearch_end-findhitent___MUX_procmux28705__WIRE_in (\storebuf-sb_paramod4458cabf90d41bd2b27bf3a98d7c67dbdfbf585bsearch_end-findhitent___MUX_procmux28705__WIRE_in ),
    .\paramod4458cabf90d41bd2b27bf3a98d7c67dbdfbf585bsearch_end-sne1___MUX_procmux28705__WIRE_in (\storebuf-sb_paramod4458cabf90d41bd2b27bf3a98d7c67dbdfbf585bsearch_end-sne1___MUX_procmux28705__WIRE_in ),
    .prmiss(kill_DP),
    .prsuccess(prsuccess),
    .prtag(buf_spectag_branch),
    .reset(reset),
    .retaddr(retaddr),
    .retdata(dmem_wdata),
    .sb_full(sb_full),
    .spectagfix(spectagfix),
    .staddr(storeaddr),
    .stcom(stcommit),
    .stdata(storedata),
    .stfin(stfin),
    .stretire(dmem_we),
    .stspecbit(buf_specbit_ldst),
    .stspectag(buf_spectag_ldst)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./core/pipeline.v:1733.16-1762.10" *)
  exunit_ldst seiryu (
    .\__MUX_ternary/core/exunit_ldstv54932__WIRE_logic_or/core/exunit_ldstv54931_Y (\exunit_ldst-seiryu___MUX_ternary/core/exunit_ldstv54932__WIRE_logic_or/core/exunit_ldstv54931_Y ),
    .\__MUX_ternary/core/exunit_ldstv57941__WIRE_hitsb_latch (\exunit_ldst-seiryu___MUX_ternary/core/exunit_ldstv57941__WIRE_hitsb_latch ),
    .\__MUX_ternary/core/exunit_ldstv61943__WIRE_clearbusy (\exunit_ldst-seiryu___MUX_ternary/core/exunit_ldstv61943__WIRE_clearbusy ),
    .busy_next(busy_next_ldst),
    .clk(clk),
    .dstval(buf_dstval_ldst),
    .ex_src1(buf_ex_src1_ldst),
    .ex_src2(buf_ex_src2_ldst),
    .fullsb(sb_full),
    .hitsb(hitsb),
    .imm(buf_imm_ldst),
    .issue(issue_ldst),
    .kill_speculative(kill_speculative_ldst),
    .ldaddr(ldaddr),
    .lddatamem(fuzz_in[31:0]),
    .lddatasb(lddatasb),
    .memoccupy_ld(memoccupy_ld),
    .metaReset_exunit_ldst(metaReset),
    .pc(buf_pc_ldst),
    .prmiss(kill_DP),
    .reset(reset),
    .result(result_ldst),
    .rob_we(robwe_ldst),
    .rrf_we(rrfwe_ldst),
    .rrftag(buf_rrftag_ldst),
    .specbit(buf_specbit_ldst),
    .spectag(buf_spectag_ldst),
    .spectagfix(spectagfix),
    .stfin(stfin),
    .storeaddr(storeaddr),
    .storedata(storedata),
    .wrrftag(wrrftag_ldst)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./core/pipeline.v:765.26-776.7" *)
  sourceoperand_manager sopm1_1 (
    .\__MUX_ternary/core/srcopr_managerv173826__WIRE_src_eq_0 (\sourceoperand_manager-sopm1_1___MUX_ternary/core/srcopr_managerv173826__WIRE_src_eq_0 ),
    .\__MUX_ternary/core/srcopr_managerv183825__WIRE_src_eq_dst1 (\sourceoperand_manager-sopm1_1___MUX_ternary/core/srcopr_managerv183825__WIRE_src_eq_dst1 ),
    .\__MUX_ternary/core/srcopr_managerv193823__WIRE_arf_busy (\sourceoperand_manager-sopm1_1___MUX_ternary/core/srcopr_managerv193823__WIRE_arf_busy ),
    .\__MUX_ternary/core/srcopr_managerv203822__WIRE_rrf_valid (\sourceoperand_manager-sopm1_1___MUX_ternary/core/srcopr_managerv203822__WIRE_rrf_valid ),
    .arf_busy(abusy1_1),
    .arfdata(adat1_1),
    .dst1_renamed(dst1_renamed),
    .metaReset_sourceoperand_manager(metaReset),
    .rdy(rdy1_1),
    .rrf_valid(rvalid1_1),
    .rrfdata(rdat1_1),
    .rrftag(rs1_1tag),
    .src(opr1_1),
    .src_eq_0(_108_),
    .src_eq_dst1(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./core/pipeline.v:791.26-802.7" *)
  sourceoperand_manager sopm1_2 (
    .\__MUX_ternary/core/srcopr_managerv173826__WIRE_src_eq_0 (\sourceoperand_manager-sopm1_2___MUX_ternary/core/srcopr_managerv173826__WIRE_src_eq_0 ),
    .\__MUX_ternary/core/srcopr_managerv183825__WIRE_src_eq_dst1 (\sourceoperand_manager-sopm1_2___MUX_ternary/core/srcopr_managerv183825__WIRE_src_eq_dst1 ),
    .\__MUX_ternary/core/srcopr_managerv193823__WIRE_arf_busy (\sourceoperand_manager-sopm1_2___MUX_ternary/core/srcopr_managerv193823__WIRE_arf_busy ),
    .\__MUX_ternary/core/srcopr_managerv203822__WIRE_rrf_valid (\sourceoperand_manager-sopm1_2___MUX_ternary/core/srcopr_managerv203822__WIRE_rrf_valid ),
    .arf_busy(abusy1_2),
    .arfdata(adat1_2),
    .dst1_renamed(dst1_renamed),
    .metaReset_sourceoperand_manager(metaReset),
    .rdy(rdy1_2),
    .rrf_valid(rvalid1_2),
    .rrfdata(rdat1_2),
    .rrftag(rs1_2tag),
    .src(opr1_2),
    .src_eq_0(_110_),
    .src_eq_dst1(rs1_2_eq_dst1_id)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./core/pipeline.v:778.26-789.7" *)
  sourceoperand_manager sopm2_1 (
    .\__MUX_ternary/core/srcopr_managerv173826__WIRE_src_eq_0 (\sourceoperand_manager-sopm2_1___MUX_ternary/core/srcopr_managerv173826__WIRE_src_eq_0 ),
    .\__MUX_ternary/core/srcopr_managerv183825__WIRE_src_eq_dst1 (\sourceoperand_manager-sopm2_1___MUX_ternary/core/srcopr_managerv183825__WIRE_src_eq_dst1 ),
    .\__MUX_ternary/core/srcopr_managerv193823__WIRE_arf_busy (\sourceoperand_manager-sopm2_1___MUX_ternary/core/srcopr_managerv193823__WIRE_arf_busy ),
    .\__MUX_ternary/core/srcopr_managerv203822__WIRE_rrf_valid (\sourceoperand_manager-sopm2_1___MUX_ternary/core/srcopr_managerv203822__WIRE_rrf_valid ),
    .arf_busy(abusy2_1),
    .arfdata(adat2_1),
    .dst1_renamed(dst1_renamed),
    .metaReset_sourceoperand_manager(metaReset),
    .rdy(rdy2_1),
    .rrf_valid(rvalid2_1),
    .rrfdata(rdat2_1),
    .rrftag(rs2_1tag),
    .src(opr2_1),
    .src_eq_0(_109_),
    .src_eq_dst1(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./core/pipeline.v:804.26-815.7" *)
  sourceoperand_manager sopm2_2 (
    .\__MUX_ternary/core/srcopr_managerv173826__WIRE_src_eq_0 (\sourceoperand_manager-sopm2_2___MUX_ternary/core/srcopr_managerv173826__WIRE_src_eq_0 ),
    .\__MUX_ternary/core/srcopr_managerv183825__WIRE_src_eq_dst1 (\sourceoperand_manager-sopm2_2___MUX_ternary/core/srcopr_managerv183825__WIRE_src_eq_dst1 ),
    .\__MUX_ternary/core/srcopr_managerv193823__WIRE_arf_busy (\sourceoperand_manager-sopm2_2___MUX_ternary/core/srcopr_managerv193823__WIRE_arf_busy ),
    .\__MUX_ternary/core/srcopr_managerv203822__WIRE_rrf_valid (\sourceoperand_manager-sopm2_2___MUX_ternary/core/srcopr_managerv203822__WIRE_rrf_valid ),
    .arf_busy(abusy2_2),
    .arfdata(adat2_2),
    .dst1_renamed(dst1_renamed),
    .metaReset_sourceoperand_manager(metaReset),
    .rdy(rdy2_2),
    .rrf_valid(rvalid2_2),
    .rrfdata(rdat2_2),
    .rrftag(rs2_2tag),
    .src(opr2_2),
    .src_eq_0(_111_),
    .src_eq_dst1(rs2_2_eq_dst1_id)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./core/pipeline.v:925.16-945.6" *)
  src_manager srcmng1_1 (
    .\__MUX_ternary/core/src_managerv263678__WIRE_opr_rdy (\src_manager-srcmng1_1___MUX_ternary/core/src_managerv263678__WIRE_opr_rdy ),
    .\__MUX_ternary/core/src_managerv273677__WIRE_and/core/src_managerv273660_Y (\src_manager-srcmng1_1___MUX_ternary/core/src_managerv273677__WIRE_and/core/src_managerv273660_Y ),
    .\__MUX_ternary/core/src_managerv283676__WIRE_and/core/src_managerv283663_Y (\src_manager-srcmng1_1___MUX_ternary/core/src_managerv283676__WIRE_and/core/src_managerv283663_Y ),
    .\__MUX_ternary/core/src_managerv293675__WIRE_and/core/src_managerv293666_Y (\src_manager-srcmng1_1___MUX_ternary/core/src_managerv293675__WIRE_and/core/src_managerv293666_Y ),
    .\__MUX_ternary/core/src_managerv303674__WIRE_and/core/src_managerv303669_Y (\src_manager-srcmng1_1___MUX_ternary/core/src_managerv303674__WIRE_and/core/src_managerv303669_Y ),
    .\__MUX_ternary/core/src_managerv313673__WIRE_and/core/src_managerv313672_Y (\src_manager-srcmng1_1___MUX_ternary/core/src_managerv313673__WIRE_and/core/src_managerv313672_Y ),
    .exdst1(buf_rrftag_alu1),
    .exdst2(buf_rrftag_alu2),
    .exdst3(wrrftag_ldst),
    .exdst4(buf_rrftag_branch),
    .exdst5(buf_rrftag_mul),
    .exrslt1(result_alu1),
    .exrslt2(result_alu2),
    .exrslt3(result_ldst),
    .exrslt4(result_branch),
    .exrslt5(result_mul),
    .kill_spec1(_081_),
    .kill_spec2(_082_),
    .kill_spec3(_075_),
    .kill_spec4(_048_),
    .kill_spec5(_076_),
    .metaReset_src_manager(metaReset),
    .opr(opr1_1),
    .opr_rdy(rdy1_1),
    .resolved(resolved1_1),
    .src(src1_1)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./core/pipeline.v:969.16-989.6" *)
  src_manager srcmng1_2 (
    .\__MUX_ternary/core/src_managerv263678__WIRE_opr_rdy (\src_manager-srcmng1_2___MUX_ternary/core/src_managerv263678__WIRE_opr_rdy ),
    .\__MUX_ternary/core/src_managerv273677__WIRE_and/core/src_managerv273660_Y (\src_manager-srcmng1_2___MUX_ternary/core/src_managerv273677__WIRE_and/core/src_managerv273660_Y ),
    .\__MUX_ternary/core/src_managerv283676__WIRE_and/core/src_managerv283663_Y (\src_manager-srcmng1_2___MUX_ternary/core/src_managerv283676__WIRE_and/core/src_managerv283663_Y ),
    .\__MUX_ternary/core/src_managerv293675__WIRE_and/core/src_managerv293666_Y (\src_manager-srcmng1_2___MUX_ternary/core/src_managerv293675__WIRE_and/core/src_managerv293666_Y ),
    .\__MUX_ternary/core/src_managerv303674__WIRE_and/core/src_managerv303669_Y (\src_manager-srcmng1_2___MUX_ternary/core/src_managerv303674__WIRE_and/core/src_managerv303669_Y ),
    .\__MUX_ternary/core/src_managerv313673__WIRE_and/core/src_managerv313672_Y (\src_manager-srcmng1_2___MUX_ternary/core/src_managerv313673__WIRE_and/core/src_managerv313672_Y ),
    .exdst1(buf_rrftag_alu1),
    .exdst2(buf_rrftag_alu2),
    .exdst3(wrrftag_ldst),
    .exdst4(buf_rrftag_branch),
    .exdst5(buf_rrftag_mul),
    .exrslt1(result_alu1),
    .exrslt2(result_alu2),
    .exrslt3(result_ldst),
    .exrslt4(result_branch),
    .exrslt5(result_mul),
    .kill_spec1(_081_),
    .kill_spec2(_082_),
    .kill_spec3(_075_),
    .kill_spec4(_048_),
    .kill_spec5(_076_),
    .metaReset_src_manager(metaReset),
    .opr(opr1_2),
    .opr_rdy(rdy1_2),
    .resolved(resolved1_2),
    .src(src1_2)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./core/pipeline.v:947.16-967.6" *)
  src_manager srcmng2_1 (
    .\__MUX_ternary/core/src_managerv263678__WIRE_opr_rdy (\src_manager-srcmng2_1___MUX_ternary/core/src_managerv263678__WIRE_opr_rdy ),
    .\__MUX_ternary/core/src_managerv273677__WIRE_and/core/src_managerv273660_Y (\src_manager-srcmng2_1___MUX_ternary/core/src_managerv273677__WIRE_and/core/src_managerv273660_Y ),
    .\__MUX_ternary/core/src_managerv283676__WIRE_and/core/src_managerv283663_Y (\src_manager-srcmng2_1___MUX_ternary/core/src_managerv283676__WIRE_and/core/src_managerv283663_Y ),
    .\__MUX_ternary/core/src_managerv293675__WIRE_and/core/src_managerv293666_Y (\src_manager-srcmng2_1___MUX_ternary/core/src_managerv293675__WIRE_and/core/src_managerv293666_Y ),
    .\__MUX_ternary/core/src_managerv303674__WIRE_and/core/src_managerv303669_Y (\src_manager-srcmng2_1___MUX_ternary/core/src_managerv303674__WIRE_and/core/src_managerv303669_Y ),
    .\__MUX_ternary/core/src_managerv313673__WIRE_and/core/src_managerv313672_Y (\src_manager-srcmng2_1___MUX_ternary/core/src_managerv313673__WIRE_and/core/src_managerv313672_Y ),
    .exdst1(buf_rrftag_alu1),
    .exdst2(buf_rrftag_alu2),
    .exdst3(wrrftag_ldst),
    .exdst4(buf_rrftag_branch),
    .exdst5(buf_rrftag_mul),
    .exrslt1(result_alu1),
    .exrslt2(result_alu2),
    .exrslt3(result_ldst),
    .exrslt4(result_branch),
    .exrslt5(result_mul),
    .kill_spec1(_081_),
    .kill_spec2(_082_),
    .kill_spec3(_075_),
    .kill_spec4(_048_),
    .kill_spec5(_076_),
    .metaReset_src_manager(metaReset),
    .opr(opr2_1),
    .opr_rdy(rdy2_1),
    .resolved(resolved2_1),
    .src(src2_1)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./core/pipeline.v:991.16-1011.6" *)
  src_manager srcmng2_2 (
    .\__MUX_ternary/core/src_managerv263678__WIRE_opr_rdy (\src_manager-srcmng2_2___MUX_ternary/core/src_managerv263678__WIRE_opr_rdy ),
    .\__MUX_ternary/core/src_managerv273677__WIRE_and/core/src_managerv273660_Y (\src_manager-srcmng2_2___MUX_ternary/core/src_managerv273677__WIRE_and/core/src_managerv273660_Y ),
    .\__MUX_ternary/core/src_managerv283676__WIRE_and/core/src_managerv283663_Y (\src_manager-srcmng2_2___MUX_ternary/core/src_managerv283676__WIRE_and/core/src_managerv283663_Y ),
    .\__MUX_ternary/core/src_managerv293675__WIRE_and/core/src_managerv293666_Y (\src_manager-srcmng2_2___MUX_ternary/core/src_managerv293675__WIRE_and/core/src_managerv293666_Y ),
    .\__MUX_ternary/core/src_managerv303674__WIRE_and/core/src_managerv303669_Y (\src_manager-srcmng2_2___MUX_ternary/core/src_managerv303674__WIRE_and/core/src_managerv303669_Y ),
    .\__MUX_ternary/core/src_managerv313673__WIRE_and/core/src_managerv313672_Y (\src_manager-srcmng2_2___MUX_ternary/core/src_managerv313673__WIRE_and/core/src_managerv313672_Y ),
    .exdst1(buf_rrftag_alu1),
    .exdst2(buf_rrftag_alu2),
    .exdst3(wrrftag_ldst),
    .exdst4(buf_rrftag_branch),
    .exdst5(buf_rrftag_mul),
    .exrslt1(result_alu1),
    .exrslt2(result_alu2),
    .exrslt3(result_ldst),
    .exrslt4(result_branch),
    .exrslt5(result_mul),
    .kill_spec1(_081_),
    .kill_spec2(_082_),
    .kill_spec3(_075_),
    .kill_spec4(_048_),
    .kill_spec5(_076_),
    .metaReset_src_manager(metaReset),
    .opr(opr2_2),
    .opr_rdy(rdy2_2),
    .resolved(resolved2_2),
    .src(src2_2)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./core/pipeline.v:1654.15-1674.9" *)
  exunit_alu suzaku (
    .\alu-alice___MUX_autopmuxtreecc65recursive_mux_generator30268__WIRE_procmux28907_CMP (\exunit_alu-suzaku_alu-alice___MUX_autopmuxtreecc65recursive_mux_generator30268__WIRE_procmux28907_CMP ),
    .\alu-alice___MUX_autopmuxtreecc65recursive_mux_generator30270__WIRE_procmux28906_CMP (\exunit_alu-suzaku_alu-alice___MUX_autopmuxtreecc65recursive_mux_generator30270__WIRE_procmux28906_CMP ),
    .\alu-alice___MUX_autopmuxtreecc65recursive_mux_generator30272__WIRE_procmux28909_CMP (\exunit_alu-suzaku_alu-alice___MUX_autopmuxtreecc65recursive_mux_generator30272__WIRE_procmux28909_CMP ),
    .\alu-alice___MUX_autopmuxtreecc65recursive_mux_generator30274__WIRE_procmux28911_CMP (\exunit_alu-suzaku_alu-alice___MUX_autopmuxtreecc65recursive_mux_generator30274__WIRE_procmux28911_CMP ),
    .\alu-alice___MUX_autopmuxtreecc65recursive_mux_generator30278__WIRE_autortlilcc2430Or30277 (\exunit_alu-suzaku_alu-alice___MUX_autopmuxtreecc65recursive_mux_generator30278__WIRE_autortlilcc2430Or30277 ),
    .\alu-alice___MUX_autopmuxtreecc65recursive_mux_generator30282__WIRE_autortlilcc2403ReduceOr30281 (\exunit_alu-suzaku_alu-alice___MUX_autopmuxtreecc65recursive_mux_generator30282__WIRE_autortlilcc2403ReduceOr30281 ),
    .\alu-alice___MUX_autopmuxtreecc65recursive_mux_generator30284__WIRE_procmux28913_CMP (\exunit_alu-suzaku_alu-alice___MUX_autopmuxtreecc65recursive_mux_generator30284__WIRE_procmux28913_CMP ),
    .\alu-alice___MUX_autopmuxtreecc65recursive_mux_generator30286__WIRE_procmux28915_CMP (\exunit_alu-suzaku_alu-alice___MUX_autopmuxtreecc65recursive_mux_generator30286__WIRE_procmux28915_CMP ),
    .\alu-alice___MUX_autopmuxtreecc65recursive_mux_generator30290__WIRE_autortlilcc2430Or30289 (\exunit_alu-suzaku_alu-alice___MUX_autopmuxtreecc65recursive_mux_generator30290__WIRE_autortlilcc2430Or30289 ),
    .\alu-alice___MUX_autopmuxtreecc65recursive_mux_generator30292__WIRE_procmux28917_CMP (\exunit_alu-suzaku_alu-alice___MUX_autopmuxtreecc65recursive_mux_generator30292__WIRE_procmux28917_CMP ),
    .\alu-alice___MUX_autopmuxtreecc65recursive_mux_generator30294__WIRE_procmux28919_CMP (\exunit_alu-suzaku_alu-alice___MUX_autopmuxtreecc65recursive_mux_generator30294__WIRE_procmux28919_CMP ),
    .\alu-alice___MUX_autopmuxtreecc65recursive_mux_generator30298__WIRE_autortlilcc2430Or30297 (\exunit_alu-suzaku_alu-alice___MUX_autopmuxtreecc65recursive_mux_generator30298__WIRE_autortlilcc2430Or30297 ),
    .\alu-alice___MUX_autopmuxtreecc65recursive_mux_generator30302__WIRE_autortlilcc2403ReduceOr30301 (\exunit_alu-suzaku_alu-alice___MUX_autopmuxtreecc65recursive_mux_generator30302__WIRE_autortlilcc2403ReduceOr30301 ),
    .\alu-alice___MUX_autopmuxtreecc65recursive_mux_generator30306__WIRE_autortlilcc2403ReduceOr30305 (\exunit_alu-suzaku_alu-alice___MUX_autopmuxtreecc65recursive_mux_generator30306__WIRE_autortlilcc2403ReduceOr30305 ),
    .alu_op(buf_alu_op_alu2),
    .clk(clk),
    .dstval(buf_dstval_alu2),
    .ex_src1(buf_ex_src1_alu2),
    .ex_src2(buf_ex_src2_alu2),
    .imm(buf_imm_alu2),
    .issue(issue_alu2),
    .kill_speculative(kill_speculative_alu2),
    .metaReset_exunit_alu(metaReset),
    .pc(buf_pc_alu2),
    .prmiss(kill_DP),
    .reset(reset),
    .result(result_alu2),
    .rob_we(robwe_alu2),
    .rrf_we(rrfwe_alu2),
    .specbit(buf_specbit_alu2),
    .spectag(buf_spectag_alu2),
    .spectagfix(spectagfix),
    .src_a(buf_src_a_alu2),
    .\src_a_mux-samx___MUX_autopmuxtreecc65recursive_mux_generator30248__WIRE_procmux28898_CMP (\exunit_alu-suzaku_src_a_mux-samx___MUX_autopmuxtreecc65recursive_mux_generator30248__WIRE_procmux28898_CMP ),
    .\src_a_mux-samx___MUX_autopmuxtreecc65recursive_mux_generator30250__WIRE_procmux28897_CMP (\exunit_alu-suzaku_src_a_mux-samx___MUX_autopmuxtreecc65recursive_mux_generator30250__WIRE_procmux28897_CMP ),
    .src_b(buf_src_b_alu2),
    .\src_b_mux-sbmx___MUX_autopmuxtreecc65recursive_mux_generator30256__WIRE_procmux28901_CMP (\exunit_alu-suzaku_src_b_mux-sbmx___MUX_autopmuxtreecc65recursive_mux_generator30256__WIRE_procmux28901_CMP ),
    .\src_b_mux-sbmx___MUX_autopmuxtreecc65recursive_mux_generator30258__WIRE_procmux28903_CMP (\exunit_alu-suzaku_src_b_mux-sbmx___MUX_autopmuxtreecc65recursive_mux_generator30258__WIRE_procmux28903_CMP ),
    .\src_b_mux-sbmx___MUX_autopmuxtreecc65recursive_mux_generator30262__WIRE_autortlilcc2430Or30261 (\exunit_alu-suzaku_src_b_mux-sbmx___MUX_autopmuxtreecc65recursive_mux_generator30262__WIRE_autortlilcc2430Or30261 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./core/pipeline.v:555.18-570.5" *)
  tag_generator taggen (
    .\__MUX_ternary/core/tag_generatorv233849__WIRE_branchvalid1 (\tag_generator-taggen___MUX_ternary/core/tag_generatorv233849__WIRE_branchvalid1 ),
    .\__MUX_ternary/core/tag_generatorv263850__WIRE_branchvalid2 (\tag_generator-taggen___MUX_ternary/core/tag_generatorv263850__WIRE_branchvalid2 ),
    .\__MUX_ternary/core/tag_generatorv293852__WIRE_ne/core/tag_generatorv293851_Y (\tag_generator-taggen___MUX_ternary/core/tag_generatorv293852__WIRE_ne/core/tag_generatorv293851_Y ),
    .\__MUX_ternary/core/tag_generatorv303855__WIRE_logic_or/core/tag_generatorv303854_Y (\tag_generator-taggen___MUX_ternary/core/tag_generatorv303855__WIRE_logic_or/core/tag_generatorv303854_Y ),
    .\__MUX_ternary/core/tag_generatorv323860__WIRE_gt/core/tag_generatorv323859_Y (\tag_generator-taggen___MUX_ternary/core/tag_generatorv323860__WIRE_gt/core/tag_generatorv323859_Y ),
    .\__MUX_ternary/core/tag_generatorv403864__WIRE_prmiss (\tag_generator-taggen___MUX_ternary/core/tag_generatorv403864__WIRE_prmiss ),
    .\__MUX_ternary/core/tag_generatorv413863__WIRE_enable (\tag_generator-taggen___MUX_ternary/core/tag_generatorv413863__WIRE_enable ),
    .attachable(attachable),
    .branchvalid1(isbranch1),
    .branchvalid2(branchvalid2),
    .clk(clk),
    .enable(_025_),
    .metaReset_tag_generator(metaReset),
    .prmiss(kill_DP),
    .prsuccess(prsuccess),
    .reset(reset),
    .speculative1(spec1),
    .speculative2(spec2),
    .sptag1(sptag1),
    .sptag2(sptag2),
    .tagreg(tagreg),
    .tagregfix(tagregfix)
  );
  assign \__MUX_ternary/core/pipelinev88096__WIRE_isbranch2_id  = isbranch2_id;
  assign \__MUX_ternary/core/pipelinev87790__WIRE_isbranch1_id  = isbranch1_id;
  assign \__MUX_ternary/core/pipelinev73153__WIRE_branchvalid1  = branchvalid1;
  assign \__MUX_ternary/core/pipelinev68734__WIRE_inv1_if  = inv1_if;
  assign \__MUX_ternary/core/pipelinev1698306__WIRE_memoccupy_ld  = memoccupy_ld;
  assign \__MUX_ternary/core/pipelinev1519285__WIRE_req1_mul  = req1_mul;
  assign \__MUX_ternary/core/pipelinev1419255__WIRE_req1_branch  = req1_branch;
  assign \__MUX_ternary/core/pipelinev1330225__WIRE_req1_ldst  = req1_ldst;
  assign \__MUX_ternary/core/pipelinev1056148__WIRE_req1_alu  = req1_alu;
  assign __MUX_procmux28366__WIRE_kill_DP = kill_DP;
  assign __MUX_procmux28363__WIRE_stall_IF = stall_IF;
  assign __MUX_procmux28044__WIRE_prsuccess = prsuccess;
  assign __MUX_procmux28041__WIRE_stall_ID = stall_ID;
  assign _001_[1:0] = allocent2_ldst;
  assign _002_[1:0] = allocent2_branch;
  assign _004_[5:0] = rrftagfix;
  assign auto_cover_out = { stall_ID, prsuccess, stall_IF, kill_DP, req1_alu, req1_ldst, req1_branch, req1_mul, memoccupy_ld, \__MUX_ternary/core/pipelinev1887323__WIRE_eq/core/pipelinev1887322_Y , \__MUX_ternary/core/pipelinev1895331__WIRE_eq/core/pipelinev1895330_Y , \__MUX_ternary/core/pipelinev54819__WIRE_logic_and/core/pipelinev54818_Y , \__MUX_ternary/core/pipelinev55023__WIRE_logic_and/core/pipelinev55022_Y , inv1_if, \__MUX_ternary/core/pipelinev70538__WIRE_or/core/pipelinev70536_Y , \__MUX_ternary/core/pipelinev71341__WIRE_logic_and/core/pipelinev71340_Y , \__MUX_ternary/core/pipelinev71444__WIRE_logic_and/core/pipelinev71443_Y , branchvalid1, \__MUX_ternary/core/pipelinev74858__WIRE_logic_and/core/pipelinev74857_Y , \__MUX_ternary/core/pipelinev75061__WIRE_logic_and/core/pipelinev75060_Y , \__MUX_ternary/core/pipelinev77374__WIRE_eq/core/pipelinev77373_Y , \__MUX_ternary/core/pipelinev78676__WIRE_eq/core/pipelinev78675_Y , \__MUX_ternary/core/pipelinev79978__WIRE_eq/core/pipelinev79977_Y , \__MUX_ternary/core/pipelinev81280__WIRE_eq/core/pipelinev81279_Y , isbranch1_id, isbranch2_id, \alloc_issue_ino-ai_branch_paramod62c2b41c5f43dddccc2ec3acfbebd392b1d8b932search_end-sne1___MUX_procmux29119__WIRE_in , \alloc_issue_ino-ai_branch_paramod62c2b41c5f43dddccc2ec3acfbebd392b1d8b932search_begin-snb1___MUX_procmux7931__WIRE_in , \alloc_issue_ino-ai_branch_paramod62c2b41c5f43dddccc2ec3acfbebd392b1d8b932search_begin-snb0___MUX_procmux7931__WIRE_in , \alloc_issue_ino-ai_branch_paramod62c2b41c5f43dddccc2ec3acfbebd392b1d8b932search_end-se1___MUX_procmux29119__WIRE_in , \alloc_issue_ino-ai_branch_paramod62c2b41c5f43dddccc2ec3acfbebd392b1d8b932search_end-se0___MUX_procmux29119__WIRE_in , \alloc_issue_ino-ai_branch_paramod62c2b41c5f43dddccc2ec3acfbebd392b1d8b932search_begin-sb1___MUX_procmux7931__WIRE_in , \alloc_issue_ino-ai_branch___MUX_ternary/core/alloc_issue_inov902438__WIRE_logic_and/core/alloc_issue_inov902435_Y , \alloc_issue_ino-ai_branch___MUX_ternary/core/alloc_issue_inov892440__WIRE_notfull_next , \alloc_issue_ino-ai_branch___MUX_ternary/core/alloc_issue_inov832428__WIRE_logic_and/core/alloc_issue_inov832427_Y , \alloc_issue_ino-ai_branch___MUX_ternary/core/alloc_issue_inov822429__WIRE_eq/core/alloc_issue_inov822419_Y , \alloc_issue_ino-ai_branch___MUX_ternary/core/alloc_issue_inov822422__WIRE_shiftx/core/alloc_issue_inov02420_Y , \alloc_issue_ino-ai_branch___MUX_ternary/core/alloc_issue_inov812430__WIRE_eq/core/alloc_issue_inov812418_Y , \alloc_issue_ino-ai_branch___MUX_ternary/core/alloc_issue_inov762410__WIRE_logic_and/core/alloc_issue_inov762407_Y , \alloc_issue_ino-ai_branch___MUX_ternary/core/alloc_issue_inov752412__WIRE_notfull , \alloc_issue_ino-ai_branch___MUX_procmux25397__WIRE_prmiss , \alloc_issue_ino-ai_branch___MUX_procmux25394__WIRE_logic_and/core/alloc_issue_inov912443_Y , \paramod62c2b41c5f43dddccc2ec3acfbebd392b1d8b932alloc_issue_ino-ai_ldst_paramod62c2b41c5f43dddccc2ec3acfbebd392b1d8b932search_end-sne1___MUX_procmux29119__WIRE_in , \paramod62c2b41c5f43dddccc2ec3acfbebd392b1d8b932alloc_issue_ino-ai_ldst_paramod62c2b41c5f43dddccc2ec3acfbebd392b1d8b932search_begin-snb1___MUX_procmux7931__WIRE_in , \paramod62c2b41c5f43dddccc2ec3acfbebd392b1d8b932alloc_issue_ino-ai_ldst_paramod62c2b41c5f43dddccc2ec3acfbebd392b1d8b932search_begin-snb0___MUX_procmux7931__WIRE_in , \paramod62c2b41c5f43dddccc2ec3acfbebd392b1d8b932alloc_issue_ino-ai_ldst_paramod62c2b41c5f43dddccc2ec3acfbebd392b1d8b932search_end-se1___MUX_procmux29119__WIRE_in , \paramod62c2b41c5f43dddccc2ec3acfbebd392b1d8b932alloc_issue_ino-ai_ldst_paramod62c2b41c5f43dddccc2ec3acfbebd392b1d8b932search_end-se0___MUX_procmux29119__WIRE_in , \paramod62c2b41c5f43dddccc2ec3acfbebd392b1d8b932alloc_issue_ino-ai_ldst_paramod62c2b41c5f43dddccc2ec3acfbebd392b1d8b932search_begin-sb1___MUX_procmux7931__WIRE_in , \paramod62c2b41c5f43dddccc2ec3acfbebd392b1d8b932alloc_issue_ino-ai_ldst___MUX_ternary/core/alloc_issue_inov902858__WIRE_logic_and/core/alloc_issue_inov902855_Y , \paramod62c2b41c5f43dddccc2ec3acfbebd392b1d8b932alloc_issue_ino-ai_ldst___MUX_ternary/core/alloc_issue_inov892860__WIRE_notfull_next , \paramod62c2b41c5f43dddccc2ec3acfbebd392b1d8b932alloc_issue_ino-ai_ldst___MUX_ternary/core/alloc_issue_inov832848__WIRE_logic_and/core/alloc_issue_inov832847_Y , \paramod62c2b41c5f43dddccc2ec3acfbebd392b1d8b932alloc_issue_ino-ai_ldst___MUX_ternary/core/alloc_issue_inov822849__WIRE_eq/core/alloc_issue_inov822839_Y , \paramod62c2b41c5f43dddccc2ec3acfbebd392b1d8b932alloc_issue_ino-ai_ldst___MUX_ternary/core/alloc_issue_inov822842__WIRE_shiftx/core/alloc_issue_inov02840_Y , \paramod62c2b41c5f43dddccc2ec3acfbebd392b1d8b932alloc_issue_ino-ai_ldst___MUX_ternary/core/alloc_issue_inov812850__WIRE_eq/core/alloc_issue_inov812838_Y , \paramod62c2b41c5f43dddccc2ec3acfbebd392b1d8b932alloc_issue_ino-ai_ldst___MUX_ternary/core/alloc_issue_inov762830__WIRE_logic_and/core/alloc_issue_inov762827_Y , \paramod62c2b41c5f43dddccc2ec3acfbebd392b1d8b932alloc_issue_ino-ai_ldst___MUX_ternary/core/alloc_issue_inov752832__WIRE_notfull , \paramod62c2b41c5f43dddccc2ec3acfbebd392b1d8b932alloc_issue_ino-ai_ldst___MUX_procmux24741__WIRE_prmiss , \paramod62c2b41c5f43dddccc2ec3acfbebd392b1d8b932alloc_issue_ino-ai_ldst___MUX_procmux24738__WIRE_logic_and/core/alloc_issue_inov912863_Y , \paramodbaa759de781306bf530345250affb386e950ac52allocateunit-alloc_alu_paramodbaa759de781306bf530345250affb386e950ac52prioenc-p2___MUX_procmux28411__WIRE_in , \paramodbaa759de781306bf530345250affb386e950ac52allocateunit-alloc_alu_paramodbaa759de781306bf530345250affb386e950ac52prioenc-p1___MUX_procmux28411__WIRE_in , \paramodbaa759de781306bf530345250affb386e950ac52allocateunit-alloc_alu_paramodbaa759de781306bf530345250affb386e950ac52maskunit-msku___MUX_ternary/core/prioencv417864__WIRE_lt/core/prioencv417863_Y , \paramodbaa759de781306bf530345250affb386e950ac52allocateunit-alloc_alu_paramodbaa759de781306bf530345250affb386e950ac52maskunit-msku___MUX_ternary/core/prioencv417866__WIRE_lt/core/prioencv417865_Y , \paramodbaa759de781306bf530345250affb386e950ac52allocateunit-alloc_alu_paramodbaa759de781306bf530345250affb386e950ac52maskunit-msku___MUX_ternary/core/prioencv417868__WIRE_lt/core/prioencv417867_Y , \paramodbaa759de781306bf530345250affb386e950ac52allocateunit-alloc_alu_paramodbaa759de781306bf530345250affb386e950ac52maskunit-msku___MUX_ternary/core/prioencv417870__WIRE_lt/core/prioencv417869_Y , \paramodbaa759de781306bf530345250affb386e950ac52allocateunit-alloc_alu_paramodbaa759de781306bf530345250affb386e950ac52maskunit-msku___MUX_ternary/core/prioencv417872__WIRE_lt/core/prioencv417871_Y , \paramodbaa759de781306bf530345250affb386e950ac52allocateunit-alloc_alu_paramodbaa759de781306bf530345250affb386e950ac52maskunit-msku___MUX_ternary/core/prioencv417874__WIRE_lt/core/prioencv417873_Y , \paramodbaa759de781306bf530345250affb386e950ac52allocateunit-alloc_alu_paramodbaa759de781306bf530345250affb386e950ac52maskunit-msku___MUX_ternary/core/prioencv417876__WIRE_lt/core/prioencv417875_Y , \paramodbaa759de781306bf530345250affb386e950ac52allocateunit-alloc_alu_paramodbaa759de781306bf530345250affb386e950ac52maskunit-msku___MUX_ternary/core/prioencv417878__WIRE_lt/core/prioencv417877_Y , \paramodbaa759de781306bf530345250affb386e950ac52allocateunit-alloc_alu_paramodbaa759de781306bf530345250affb386e950ac52maskunit-msku___MUX_ternary/core/prioencv417880__WIRE_lt/core/prioencv417879_Y , \paramodbaa759de781306bf530345250affb386e950ac52allocateunit-alloc_alu_paramodbaa759de781306bf530345250affb386e950ac52maskunit-msku___MUX_ternary/core/prioencv417882__WIRE_lt/core/prioencv417881_Y , \paramodbaa759de781306bf530345250affb386e950ac52allocateunit-alloc_alu_paramodbaa759de781306bf530345250affb386e950ac52maskunit-msku___MUX_ternary/core/prioencv417884__WIRE_lt/core/prioencv417883_Y , \paramodbaa759de781306bf530345250affb386e950ac52allocateunit-alloc_alu_paramodbaa759de781306bf530345250affb386e950ac52maskunit-msku___MUX_ternary/core/prioencv417886__WIRE_lt/core/prioencv417885_Y , \paramodbaa759de781306bf530345250affb386e950ac52allocateunit-alloc_alu_paramodbaa759de781306bf530345250affb386e950ac52maskunit-msku___MUX_ternary/core/prioencv417888__WIRE_lt/core/prioencv417887_Y , \paramodbaa759de781306bf530345250affb386e950ac52allocateunit-alloc_alu_paramodbaa759de781306bf530345250affb386e950ac52maskunit-msku___MUX_ternary/core/prioencv417890__WIRE_lt/core/prioencv417889_Y , \paramodbaa759de781306bf530345250affb386e950ac52allocateunit-alloc_alu_paramodbaa759de781306bf530345250affb386e950ac52maskunit-msku___MUX_ternary/core/prioencv417892__WIRE_lt/core/prioencv417891_Y , \paramodbaa759de781306bf530345250affb386e950ac52allocateunit-alloc_alu_paramodbaa759de781306bf530345250affb386e950ac52maskunit-msku___MUX_ternary/core/prioencv417894__WIRE_lt/core/prioencv417893_Y , \paramodbaa759de781306bf530345250affb386e950ac52allocateunit-alloc_alu___MUX_ternary/core/prioencv833630__WIRE_gt/core/prioencv833629_Y , \paramodde2373433880a154f8779c4942cbe3ef115611ddallocateunit-alloc_mul_paramodde2373433880a154f8779c4942cbe3ef115611ddprioenc-p2___MUX_procmux26051__WIRE_in , \paramodde2373433880a154f8779c4942cbe3ef115611ddallocateunit-alloc_mul_paramodde2373433880a154f8779c4942cbe3ef115611ddprioenc-p1___MUX_procmux26051__WIRE_in , \paramodde2373433880a154f8779c4942cbe3ef115611ddallocateunit-alloc_mul_paramodde2373433880a154f8779c4942cbe3ef115611ddmaskunit-msku___MUX_ternary/core/prioencv417808__WIRE_lt/core/prioencv417807_Y , \paramodde2373433880a154f8779c4942cbe3ef115611ddallocateunit-alloc_mul_paramodde2373433880a154f8779c4942cbe3ef115611ddmaskunit-msku___MUX_ternary/core/prioencv417810__WIRE_lt/core/prioencv417809_Y , \paramodde2373433880a154f8779c4942cbe3ef115611ddallocateunit-alloc_mul___MUX_ternary/core/prioencv831934__WIRE_gt/core/prioencv831933_Y , \arf-aregfile_renaming_table-rt___MUX_procmux10013__WIRE_settagbusy1 , \arf-aregfile_renaming_table-rt___MUX_procmux10016__WIRE_prmiss , \arf-aregfile_renaming_table-rt___MUX_procmux10019__WIRE_prsuccess , \arf-aregfile_renaming_table-rt___MUX_procmux11502__WIRE_eq/core/arfv4564771_Y , \arf-aregfile_renaming_table-rt___MUX_procmux12360__WIRE_eq/core/arfv4554768_Y , \arf-aregfile_renaming_table-rt___MUX_procmux13116__WIRE_eq/core/arfv4544765_Y , \arf-aregfile_renaming_table-rt___MUX_procmux13764__WIRE_eq/core/arfv4534762_Y , \arf-aregfile_renaming_table-rt___MUX_procmux14304__WIRE_eq/core/arfv4524759_Y , \arf-aregfile_renaming_table-rt___MUX_procmux20441__WIRE_clearbusy2_4 , \arf-aregfile_renaming_table-rt___MUX_procmux20489__WIRE_clearbusy1_4 , \arf-aregfile_renaming_table-rt___MUX_procmux20537__WIRE_setbusy2_4 , \arf-aregfile_renaming_table-rt___MUX_procmux20585__WIRE_setbusy1_4 , \arf-aregfile_renaming_table-rt___MUX_procmux20633__WIRE_clearbusy2_3 , \arf-aregfile_renaming_table-rt___MUX_procmux20681__WIRE_clearbusy1_3 , \arf-aregfile_renaming_table-rt___MUX_procmux20729__WIRE_setbusy2_3 , \arf-aregfile_renaming_table-rt___MUX_procmux20777__WIRE_setbusy1_3 , \arf-aregfile_renaming_table-rt___MUX_procmux20825__WIRE_clearbusy2_2 , \arf-aregfile_renaming_table-rt___MUX_procmux20873__WIRE_clearbusy1_2 , \arf-aregfile_renaming_table-rt___MUX_procmux20921__WIRE_setbusy2_2 , \arf-aregfile_renaming_table-rt___MUX_procmux20969__WIRE_setbusy1_2 , \arf-aregfile_renaming_table-rt___MUX_procmux21017__WIRE_clearbusy2_1 , \arf-aregfile_renaming_table-rt___MUX_procmux21065__WIRE_clearbusy1_1 , \arf-aregfile_renaming_table-rt___MUX_procmux21113__WIRE_setbusy2_1 , \arf-aregfile_renaming_table-rt___MUX_procmux21161__WIRE_setbusy1_1 , \arf-aregfile_renaming_table-rt___MUX_procmux21209__WIRE_clearbusy2_0 , \arf-aregfile_renaming_table-rt___MUX_procmux21257__WIRE_clearbusy1_0 , \arf-aregfile_renaming_table-rt___MUX_procmux21305__WIRE_setbusy2_0 , \arf-aregfile_renaming_table-rt___MUX_procmux21353__WIRE_setbusy1_0 , \arf-aregfile_renaming_table-rt___MUX_procmux21401__WIRE_clearbusy2_master , \arf-aregfile_renaming_table-rt___MUX_procmux21449__WIRE_clearbusy1_master , \arf-aregfile_renaming_table-rt___MUX_procmux21497__WIRE_settagbusy2 , \arf-aregfile_renaming_table-rt___MUX_procmux21545__WIRE_setbusy1_master , \arf-aregfile_renaming_table-rt___MUX_ternary/core/arfv10017466__WIRE_wesetvec2 , \arf-aregfile_renaming_table-rt___MUX_ternary/core/arfv2504242__WIRE_logic_and/core/arfv2504241_Y , \arf-aregfile_renaming_table-rt___MUX_ternary/core/arfv8386687__WIRE_and/core/arfv8386685_Y , \arf-aregfile_renaming_table-rt___MUX_ternary/core/arfv8426702__WIRE_and/core/arfv8426700_Y , \arf-aregfile_renaming_table-rt___MUX_ternary/core/arfv8466717__WIRE_and/core/arfv8466715_Y , \arf-aregfile_renaming_table-rt___MUX_ternary/core/arfv8506732__WIRE_and/core/arfv8506730_Y , \arf-aregfile_renaming_table-rt___MUX_ternary/core/arfv8546747__WIRE_and/core/arfv8546745_Y , \arf-aregfile_paramod969f17d2f9fe45df2da2b0b1cf17496215fb7ed9ram_sync_nolatch_4r2w-regfile___MUX_procmux8027__WIRE_we2 , \arf-aregfile_paramod969f17d2f9fe45df2da2b0b1cf17496215fb7ed9ram_sync_nolatch_4r2w-regfile___MUX_procmux8036__WIRE_we1 , \brimm_gen-brimmgen1___MUX_ternary/core/brimm_genv203654__WIRE_eq/core/brimm_genv203653_Y , \brimm_gen-brimmgen1___MUX_ternary/core/brimm_genv193655__WIRE_eq/core/brimm_genv193652_Y , \brimm_gen-brimmgen1___MUX_ternary/core/brimm_genv183656__WIRE_eq/core/brimm_genv183651_Y , \brimm_gen-brimmgen2___MUX_ternary/core/brimm_genv203654__WIRE_eq/core/brimm_genv203653_Y , \brimm_gen-brimmgen2___MUX_ternary/core/brimm_genv193655__WIRE_eq/core/brimm_genv193652_Y , \brimm_gen-brimmgen2___MUX_ternary/core/brimm_genv183656__WIRE_eq/core/brimm_genv183651_Y , \exunit_alu-byakko_src_b_mux-sbmx___MUX_autopmuxtreecc65recursive_mux_generator30256__WIRE_procmux28901_CMP , \exunit_alu-byakko_src_b_mux-sbmx___MUX_autopmuxtreecc65recursive_mux_generator30258__WIRE_procmux28903_CMP , \exunit_alu-byakko_src_b_mux-sbmx___MUX_autopmuxtreecc65recursive_mux_generator30262__WIRE_autortlilcc2430Or30261 , \exunit_alu-byakko_src_a_mux-samx___MUX_autopmuxtreecc65recursive_mux_generator30248__WIRE_procmux28898_CMP , \exunit_alu-byakko_src_a_mux-samx___MUX_autopmuxtreecc65recursive_mux_generator30250__WIRE_procmux28897_CMP , \exunit_alu-byakko_alu-alice___MUX_autopmuxtreecc65recursive_mux_generator30268__WIRE_procmux28907_CMP , \exunit_alu-byakko_alu-alice___MUX_autopmuxtreecc65recursive_mux_generator30270__WIRE_procmux28906_CMP , \exunit_alu-byakko_alu-alice___MUX_autopmuxtreecc65recursive_mux_generator30272__WIRE_procmux28909_CMP , \exunit_alu-byakko_alu-alice___MUX_autopmuxtreecc65recursive_mux_generator30274__WIRE_procmux28911_CMP , \exunit_alu-byakko_alu-alice___MUX_autopmuxtreecc65recursive_mux_generator30278__WIRE_autortlilcc2430Or30277 , \exunit_alu-byakko_alu-alice___MUX_autopmuxtreecc65recursive_mux_generator30282__WIRE_autortlilcc2403ReduceOr30281 , \exunit_alu-byakko_alu-alice___MUX_autopmuxtreecc65recursive_mux_generator30284__WIRE_procmux28913_CMP , \exunit_alu-byakko_alu-alice___MUX_autopmuxtreecc65recursive_mux_generator30286__WIRE_procmux28915_CMP , \exunit_alu-byakko_alu-alice___MUX_autopmuxtreecc65recursive_mux_generator30290__WIRE_autortlilcc2430Or30289 , \exunit_alu-byakko_alu-alice___MUX_autopmuxtreecc65recursive_mux_generator30292__WIRE_procmux28917_CMP , \exunit_alu-byakko_alu-alice___MUX_autopmuxtreecc65recursive_mux_generator30294__WIRE_procmux28919_CMP , \exunit_alu-byakko_alu-alice___MUX_autopmuxtreecc65recursive_mux_generator30298__WIRE_autortlilcc2430Or30297 , \exunit_alu-byakko_alu-alice___MUX_autopmuxtreecc65recursive_mux_generator30302__WIRE_autortlilcc2403ReduceOr30301 , \exunit_alu-byakko_alu-alice___MUX_autopmuxtreecc65recursive_mux_generator30306__WIRE_autortlilcc2403ReduceOr30305 , \decoder-dec1___MUX_ternary/core/decoderv1913838__WIRE_inst , \decoder-dec1___MUX_ternary/core/decoderv1903837__WIRE_logic_and/core/decoderv1903836_Y , \decoder-dec1___MUX_procmux23679__WIRE_eq/core/decoderv1363834_Y , \decoder-dec1___MUX_autopmuxtreecc65recursive_mux_generator30196__WIRE_autortlilcc2403ReduceOr30195 , \decoder-dec1___MUX_autopmuxtreecc65recursive_mux_generator30192__WIRE_autortlilcc2430Or30191 , \decoder-dec1___MUX_autopmuxtreecc65recursive_mux_generator30188__WIRE_eq/core/decoderv2113841_Y , \decoder-dec1___MUX_autopmuxtreecc65recursive_mux_generator30186__WIRE_eq/core/decoderv2133845_Y , \decoder-dec1___MUX_autopmuxtreecc65recursive_mux_generator30184__WIRE_autortlilcc2430Or30183 , \decoder-dec1___MUX_autopmuxtreecc65recursive_mux_generator30166__WIRE_procmux23670_CMP , \decoder-dec1___MUX_autopmuxtreecc65recursive_mux_generator30164__WIRE_procmux23667_CMP , \decoder-dec1___MUX_autopmuxtreecc65recursive_mux_generator30162__WIRE_procmux23669_CMP , \decoder-dec1___MUX_autopmuxtreecc65recursive_mux_generator30156__WIRE_autortlilcc2403ReduceOr30155 , \decoder-dec1___MUX_autopmuxtreecc65recursive_mux_generator30152__WIRE_autortlilcc2430Or30151 , \decoder-dec1___MUX_autopmuxtreecc65recursive_mux_generator30148__WIRE_eq/core/decoderv2103840_Y , \decoder-dec1___MUX_autopmuxtreecc65recursive_mux_generator30136__WIRE_autortlilcc2403ReduceOr30135 , \decoder-dec1___MUX_autopmuxtreecc65recursive_mux_generator30132__WIRE_autortlilcc2430Or30131 , \decoder-dec1___MUX_autopmuxtreecc65recursive_mux_generator30116__WIRE_autortlilcc2403ReduceOr30115 , \decoder-dec1___MUX_autopmuxtreecc65recursive_mux_generator30112__WIRE_autortlilcc2430Or30111 , \decoder-dec1___MUX_autopmuxtreecc65recursive_mux_generator30092__WIRE_autortlilcc2430Or30091 , \decoder-dec1___MUX_autopmuxtreecc65recursive_mux_generator30080__WIRE_autortlilcc2403ReduceOr30079 , \decoder-dec1___MUX_autopmuxtreecc65recursive_mux_generator30076__WIRE_autortlilcc2430Or30075 , \decoder-dec1___MUX_autopmuxtreecc65recursive_mux_generator30070__WIRE_procmux23726_CMP , \decoder-dec1___MUX_autopmuxtreecc65recursive_mux_generator30060__WIRE_procmux23732_CMP , \decoder-dec1___MUX_autopmuxtreecc65recursive_mux_generator30052__WIRE_autortlilcc2430Or30051 , \decoder-dec1___MUX_autopmuxtreecc65recursive_mux_generator30028__WIRE_autortlilcc2430Or30027 , \decoder-dec1___MUX_autopmuxtreecc65recursive_mux_generator30022__WIRE_procmux23699_CMP , \decoder-dec1___MUX_autopmuxtreecc65recursive_mux_generator30020__WIRE_eq/core/decoderv1903835_Y , \decoder-dec1___MUX_autopmuxtreecc65recursive_mux_generator30010__WIRE_procmux23722_CMP , \decoder-dec1___MUX_autopmuxtreecc65recursive_mux_generator30008__WIRE_procmux23723_CMP , \decoder-dec1___MUX_autopmuxtreecc65recursive_mux_generator30006__WIRE_procmux23729_CMP , \decoder-dec1___MUX_autopmuxtreecc65recursive_mux_generator30000__WIRE_autortlilcc2430Or29999 , \decoder-dec1___MUX_autopmuxtreecc65recursive_mux_generator29996__WIRE_procmux23725_CMP , \decoder-dec2___MUX_ternary/core/decoderv1913838__WIRE_inst , \decoder-dec2___MUX_ternary/core/decoderv1903837__WIRE_logic_and/core/decoderv1903836_Y , \decoder-dec2___MUX_procmux23679__WIRE_eq/core/decoderv1363834_Y , \decoder-dec2___MUX_autopmuxtreecc65recursive_mux_generator30196__WIRE_autortlilcc2403ReduceOr30195 , \decoder-dec2___MUX_autopmuxtreecc65recursive_mux_generator30192__WIRE_autortlilcc2430Or30191 , \decoder-dec2___MUX_autopmuxtreecc65recursive_mux_generator30188__WIRE_eq/core/decoderv2113841_Y , \decoder-dec2___MUX_autopmuxtreecc65recursive_mux_generator30186__WIRE_eq/core/decoderv2133845_Y , \decoder-dec2___MUX_autopmuxtreecc65recursive_mux_generator30184__WIRE_autortlilcc2430Or30183 , \decoder-dec2___MUX_autopmuxtreecc65recursive_mux_generator30166__WIRE_procmux23670_CMP , \decoder-dec2___MUX_autopmuxtreecc65recursive_mux_generator30164__WIRE_procmux23667_CMP , \decoder-dec2___MUX_autopmuxtreecc65recursive_mux_generator30162__WIRE_procmux23669_CMP , \decoder-dec2___MUX_autopmuxtreecc65recursive_mux_generator30156__WIRE_autortlilcc2403ReduceOr30155 , \decoder-dec2___MUX_autopmuxtreecc65recursive_mux_generator30152__WIRE_autortlilcc2430Or30151 , \decoder-dec2___MUX_autopmuxtreecc65recursive_mux_generator30148__WIRE_eq/core/decoderv2103840_Y , \decoder-dec2___MUX_autopmuxtreecc65recursive_mux_generator30136__WIRE_autortlilcc2403ReduceOr30135 , \decoder-dec2___MUX_autopmuxtreecc65recursive_mux_generator30132__WIRE_autortlilcc2430Or30131 , \decoder-dec2___MUX_autopmuxtreecc65recursive_mux_generator30116__WIRE_autortlilcc2403ReduceOr30115 , \decoder-dec2___MUX_autopmuxtreecc65recursive_mux_generator30112__WIRE_autortlilcc2430Or30111 , \decoder-dec2___MUX_autopmuxtreecc65recursive_mux_generator30092__WIRE_autortlilcc2430Or30091 , \decoder-dec2___MUX_autopmuxtreecc65recursive_mux_generator30080__WIRE_autortlilcc2403ReduceOr30079 , \decoder-dec2___MUX_autopmuxtreecc65recursive_mux_generator30076__WIRE_autortlilcc2430Or30075 , \decoder-dec2___MUX_autopmuxtreecc65recursive_mux_generator30070__WIRE_procmux23726_CMP , \decoder-dec2___MUX_autopmuxtreecc65recursive_mux_generator30060__WIRE_procmux23732_CMP , \decoder-dec2___MUX_autopmuxtreecc65recursive_mux_generator30052__WIRE_autortlilcc2430Or30051 , \decoder-dec2___MUX_autopmuxtreecc65recursive_mux_generator30028__WIRE_autortlilcc2430Or30027 , \decoder-dec2___MUX_autopmuxtreecc65recursive_mux_generator30022__WIRE_procmux23699_CMP , \decoder-dec2___MUX_autopmuxtreecc65recursive_mux_generator30020__WIRE_eq/core/decoderv1903835_Y , \decoder-dec2___MUX_autopmuxtreecc65recursive_mux_generator30010__WIRE_procmux23722_CMP , \decoder-dec2___MUX_autopmuxtreecc65recursive_mux_generator30008__WIRE_procmux23723_CMP , \decoder-dec2___MUX_autopmuxtreecc65recursive_mux_generator30006__WIRE_procmux23729_CMP , \decoder-dec2___MUX_autopmuxtreecc65recursive_mux_generator30000__WIRE_autortlilcc2430Or29999 , \decoder-dec2___MUX_autopmuxtreecc65recursive_mux_generator29996__WIRE_procmux23725_CMP , \exunit_mul-genbu_multiplier-bob___MUX_ternary/core/multiplierv607843__WIRE_sel_lohi , \exunit_mul-genbu_multiplier-bob_mux_4x1-mxres___MUX_autopmuxtreecc65recursive_mux_generator30228__WIRE_autortlilcc2430Or30227 , \exunit_mul-genbu_multiplier-bob_mux_4x1-mxres___MUX_autopmuxtreecc65recursive_mux_generator30224__WIRE_procmux28408_CMP , \exunit_mul-genbu_multiplier-bob_mux_4x1-mxres___MUX_autopmuxtreecc65recursive_mux_generator30222__WIRE_procmux28406_CMP , \imm_gen-immgen1___MUX_autopmuxtreecc65recursive_mux_generator30204__WIRE_autortlilcc2430Or30203 , \imm_gen-immgen1___MUX_autopmuxtreecc65recursive_mux_generator30200__WIRE_procmux23953_CMP , \imm_gen-immgen1___MUX_autopmuxtreecc65recursive_mux_generator30198__WIRE_procmux23951_CMP , \imm_gen-immgen2___MUX_autopmuxtreecc65recursive_mux_generator30204__WIRE_autortlilcc2430Or30203 , \imm_gen-immgen2___MUX_autopmuxtreecc65recursive_mux_generator30200__WIRE_procmux23953_CMP , \imm_gen-immgen2___MUX_autopmuxtreecc65recursive_mux_generator30198__WIRE_procmux23951_CMP , \oldest_finder8-isunt_alu1_paramod77a63bcc04b3cdcea8fdcca892dc5f720f2e7465oldest_finder2-ofmas___MUX_ternary/core/oldest_finderv207774__WIRE_lt/core/oldest_finderv207773_Y , \oldest_finder8-isunt_alu1_paramod77a63bcc04b3cdcea8fdcca892dc5f720f2e7465oldest_finder4-of4_2_paramod77a63bcc04b3cdcea8fdcca892dc5f720f2e7465oldest_finder2-of2_1___MUX_ternary/core/oldest_finderv207774__WIRE_lt/core/oldest_finderv207773_Y , \oldest_finder8-isunt_alu1_paramod77a63bcc04b3cdcea8fdcca892dc5f720f2e7465oldest_finder4-of4_2_paramod77a63bcc04b3cdcea8fdcca892dc5f720f2e7465oldest_finder2-of2_2___MUX_ternary/core/oldest_finderv207774__WIRE_lt/core/oldest_finderv207773_Y , \oldest_finder8-isunt_alu1_paramod77a63bcc04b3cdcea8fdcca892dc5f720f2e7465oldest_finder4-of4_2_paramod77a63bcc04b3cdcea8fdcca892dc5f720f2e7465oldest_finder2-ofmas___MUX_ternary/core/oldest_finderv207774__WIRE_lt/core/oldest_finderv207773_Y , \oldest_finder8-isunt_alu1_paramod77a63bcc04b3cdcea8fdcca892dc5f720f2e7465oldest_finder4-of4_1_paramod77a63bcc04b3cdcea8fdcca892dc5f720f2e7465oldest_finder2-of2_1___MUX_ternary/core/oldest_finderv207774__WIRE_lt/core/oldest_finderv207773_Y , \oldest_finder8-isunt_alu1_paramod77a63bcc04b3cdcea8fdcca892dc5f720f2e7465oldest_finder4-of4_1_paramod77a63bcc04b3cdcea8fdcca892dc5f720f2e7465oldest_finder2-of2_2___MUX_ternary/core/oldest_finderv207774__WIRE_lt/core/oldest_finderv207773_Y , \oldest_finder8-isunt_alu1_paramod77a63bcc04b3cdcea8fdcca892dc5f720f2e7465oldest_finder4-of4_1_paramod77a63bcc04b3cdcea8fdcca892dc5f720f2e7465oldest_finder2-ofmas___MUX_ternary/core/oldest_finderv207774__WIRE_lt/core/oldest_finderv207773_Y , \oldest_finder8-isunt_alu2_paramod77a63bcc04b3cdcea8fdcca892dc5f720f2e7465oldest_finder2-ofmas___MUX_ternary/core/oldest_finderv207774__WIRE_lt/core/oldest_finderv207773_Y , \oldest_finder8-isunt_alu2_paramod77a63bcc04b3cdcea8fdcca892dc5f720f2e7465oldest_finder4-of4_2_paramod77a63bcc04b3cdcea8fdcca892dc5f720f2e7465oldest_finder2-of2_1___MUX_ternary/core/oldest_finderv207774__WIRE_lt/core/oldest_finderv207773_Y , \oldest_finder8-isunt_alu2_paramod77a63bcc04b3cdcea8fdcca892dc5f720f2e7465oldest_finder4-of4_2_paramod77a63bcc04b3cdcea8fdcca892dc5f720f2e7465oldest_finder2-of2_2___MUX_ternary/core/oldest_finderv207774__WIRE_lt/core/oldest_finderv207773_Y , \oldest_finder8-isunt_alu2_paramod77a63bcc04b3cdcea8fdcca892dc5f720f2e7465oldest_finder4-of4_2_paramod77a63bcc04b3cdcea8fdcca892dc5f720f2e7465oldest_finder2-ofmas___MUX_ternary/core/oldest_finderv207774__WIRE_lt/core/oldest_finderv207773_Y , \oldest_finder8-isunt_alu2_paramod77a63bcc04b3cdcea8fdcca892dc5f720f2e7465oldest_finder4-of4_1_paramod77a63bcc04b3cdcea8fdcca892dc5f720f2e7465oldest_finder2-of2_1___MUX_ternary/core/oldest_finderv207774__WIRE_lt/core/oldest_finderv207773_Y , \oldest_finder8-isunt_alu2_paramod77a63bcc04b3cdcea8fdcca892dc5f720f2e7465oldest_finder4-of4_1_paramod77a63bcc04b3cdcea8fdcca892dc5f720f2e7465oldest_finder2-of2_2___MUX_ternary/core/oldest_finderv207774__WIRE_lt/core/oldest_finderv207773_Y , \oldest_finder8-isunt_alu2_paramod77a63bcc04b3cdcea8fdcca892dc5f720f2e7465oldest_finder4-of4_1_paramod77a63bcc04b3cdcea8fdcca892dc5f720f2e7465oldest_finder2-ofmas___MUX_ternary/core/oldest_finderv207774__WIRE_lt/core/oldest_finderv207773_Y , \paramodde2373433880a154f8779c4942cbe3ef115611ddprioenc-isunt_mul___MUX_procmux26051__WIRE_in , \exunit_branch-kirin_alu-comparator___MUX_autopmuxtreecc65recursive_mux_generator30268__WIRE_procmux28907_CMP , \exunit_branch-kirin_alu-comparator___MUX_autopmuxtreecc65recursive_mux_generator30270__WIRE_procmux28906_CMP , \exunit_branch-kirin_alu-comparator___MUX_autopmuxtreecc65recursive_mux_generator30272__WIRE_procmux28909_CMP , \exunit_branch-kirin_alu-comparator___MUX_autopmuxtreecc65recursive_mux_generator30274__WIRE_procmux28911_CMP , \exunit_branch-kirin_alu-comparator___MUX_autopmuxtreecc65recursive_mux_generator30278__WIRE_autortlilcc2430Or30277 , \exunit_branch-kirin_alu-comparator___MUX_autopmuxtreecc65recursive_mux_generator30282__WIRE_autortlilcc2403ReduceOr30281 , \exunit_branch-kirin_alu-comparator___MUX_autopmuxtreecc65recursive_mux_generator30284__WIRE_procmux28913_CMP , \exunit_branch-kirin_alu-comparator___MUX_autopmuxtreecc65recursive_mux_generator30286__WIRE_procmux28915_CMP , \exunit_branch-kirin_alu-comparator___MUX_autopmuxtreecc65recursive_mux_generator30290__WIRE_autortlilcc2430Or30289 , \exunit_branch-kirin_alu-comparator___MUX_autopmuxtreecc65recursive_mux_generator30292__WIRE_procmux28917_CMP , \exunit_branch-kirin_alu-comparator___MUX_autopmuxtreecc65recursive_mux_generator30294__WIRE_procmux28919_CMP , \exunit_branch-kirin_alu-comparator___MUX_autopmuxtreecc65recursive_mux_generator30298__WIRE_autortlilcc2430Or30297 , \exunit_branch-kirin_alu-comparator___MUX_autopmuxtreecc65recursive_mux_generator30302__WIRE_autortlilcc2403ReduceOr30301 , \exunit_branch-kirin_alu-comparator___MUX_autopmuxtreecc65recursive_mux_generator30306__WIRE_autortlilcc2403ReduceOr30305 , \exunit_branch-kirin___MUX_ternary/core/exunit_branchv45919__WIRE_logic_or/core/exunit_branchv45918_Y , \exunit_branch-kirin___MUX_ternary/core/exunit_branchv43914__WIRE_eq/core/exunit_branchv43913_Y , \exunit_branch-kirin___MUX_ternary/core/exunit_branchv42912__WIRE_brcond , \exunit_branch-kirin___MUX_ternary/core/exunit_branchv34905__WIRE_eq/core/exunit_branchv34904_Y , \miss_prediction_fix_table-mpft_tag_decoder-td___MUX_autopmuxtreecc65recursive_mux_generator30234__WIRE_procmux28508_CMP , \miss_prediction_fix_table-mpft_tag_decoder-td___MUX_autopmuxtreecc65recursive_mux_generator30236__WIRE_procmux28511_CMP , \miss_prediction_fix_table-mpft_tag_decoder-td___MUX_autopmuxtreecc65recursive_mux_generator30238__WIRE_procmux28510_CMP , \miss_prediction_fix_table-mpft_tag_decoder-td___MUX_autopmuxtreecc65recursive_mux_generator30242__WIRE_autortlilcc2430Or30241 , \miss_prediction_fix_table-mpft___MUX_ternary/core/mpftv99850__WIRE_logic_or/core/mpftv99846_Y , \miss_prediction_fix_table-mpft___MUX_ternary/core/mpftv98841__WIRE_eq/core/mpftv98840_Y , \miss_prediction_fix_table-mpft___MUX_ternary/core/mpftv96843__WIRE_logic_or/core/mpftv96839_Y , \miss_prediction_fix_table-mpft___MUX_ternary/core/mpftv93833__WIRE_eq/core/mpftv93832_Y , \miss_prediction_fix_table-mpft___MUX_ternary/core/mpftv91835__WIRE_logic_or/core/mpftv91831_Y , \miss_prediction_fix_table-mpft___MUX_ternary/core/mpftv90826__WIRE_eq/core/mpftv90825_Y , \miss_prediction_fix_table-mpft___MUX_ternary/core/mpftv88828__WIRE_logic_or/core/mpftv88824_Y , \miss_prediction_fix_table-mpft___MUX_ternary/core/mpftv85818__WIRE_eq/core/mpftv85817_Y , \miss_prediction_fix_table-mpft___MUX_ternary/core/mpftv83820__WIRE_logic_or/core/mpftv83816_Y , \miss_prediction_fix_table-mpft___MUX_ternary/core/mpftv82811__WIRE_eq/core/mpftv82810_Y , \miss_prediction_fix_table-mpft___MUX_ternary/core/mpftv80813__WIRE_logic_or/core/mpftv80809_Y , \miss_prediction_fix_table-mpft___MUX_ternary/core/mpftv77803__WIRE_eq/core/mpftv77802_Y , \miss_prediction_fix_table-mpft___MUX_ternary/core/mpftv75805__WIRE_logic_or/core/mpftv75801_Y , \miss_prediction_fix_table-mpft___MUX_ternary/core/mpftv74796__WIRE_eq/core/mpftv74795_Y , \miss_prediction_fix_table-mpft___MUX_ternary/core/mpftv72798__WIRE_logic_or/core/mpftv72794_Y , \miss_prediction_fix_table-mpft___MUX_ternary/core/mpftv130885__WIRE_setspec2_en , \miss_prediction_fix_table-mpft___MUX_ternary/core/mpftv129882__WIRE_setspec1_en , \miss_prediction_fix_table-mpft___MUX_ternary/core/mpftv112868__WIRE_prsuccess_tag , \miss_prediction_fix_table-mpft___MUX_ternary/core/mpftv109863__WIRE_eq/core/mpftv109862_Y , \miss_prediction_fix_table-mpft___MUX_ternary/core/mpftv107865__WIRE_logic_or/core/mpftv107861_Y , \miss_prediction_fix_table-mpft___MUX_ternary/core/mpftv106856__WIRE_eq/core/mpftv106855_Y , \miss_prediction_fix_table-mpft___MUX_ternary/core/mpftv104858__WIRE_logic_or/core/mpftv104854_Y , \miss_prediction_fix_table-mpft___MUX_ternary/core/mpftv101848__WIRE_eq/core/mpftv101847_Y , \miss_prediction_fix_table-mpft___MUX_procmux27353__WIRE_prsuccess , \pipeline_if-pipe_if_select_logic-sellog___MUX_autopmuxtreecc65recursive_mux_generator29974__WIRE_procmux23536_CMP , \pipeline_if-pipe_if_select_logic-sellog___MUX_autopmuxtreecc65recursive_mux_generator29976__WIRE_procmux23538_CMP , \pipeline_if-pipe_if_select_logic-sellog___MUX_autopmuxtreecc65recursive_mux_generator29980__WIRE_autortlilcc2430Or29979 , \pipeline_if-pipe_if_gshare_predictor-gsh___MUX_procmux23581__WIRE_and/core/gsharev1053893_Y , \pipeline_if-pipe_if_gshare_predictor-gsh___MUX_procmux23583__WIRE_hit_bht , \pipeline_if-pipe_if_gshare_predictor-gsh___MUX_procmux23586__WIRE_prsuccess , \pipeline_if-pipe_if_gshare_predictor-gsh___MUX_procmux23589__WIRE_prmiss , \pipeline_if-pipe_if_gshare_predictor-gsh___MUX_procmux23594__WIRE_and/core/gsharev1023892_Y , \pipeline_if-pipe_if_gshare_predictor-gsh___MUX_procmux23607__WIRE_and/core/gsharev993891_Y , \pipeline_if-pipe_if_gshare_predictor-gsh___MUX_procmux23620__WIRE_and/core/gsharev963890_Y , \pipeline_if-pipe_if_gshare_predictor-gsh___MUX_procmux23633__WIRE_and/core/gsharev933889_Y , \pipeline_if-pipe_if_gshare_predictor-gsh___MUX_procmux23646__WIRE_we , \pipeline_if-pipe_if_gshare_predictor-gsh___MUX_ternary/core/gsharev1143896__WIRE_logic_and/core/gsharev1143895_Y , \pipeline_if-pipe_if_gshare_predictor-gsh___MUX_ternary/core/gsharev1153897__WIRE_wcond , \pipeline_if-pipe_if_gshare_predictor-gsh___MUX_ternary/core/gsharev1163905__WIRE_logic_and/core/gsharev1163901_Y , \pipeline_if-pipe_if_gshare_predictor-gsh___MUX_ternary/core/gsharev1173904__WIRE_logic_and/core/gsharev1173903_Y , \pipeline_if-pipe_if_gshare_predictor-gsh___MUX_ternary/core/gsharev873880__WIRE_eq/core/gsharev873879_Y , \pipeline_if-pipe_if_gshare_predictor-gsh___MUX_ternary/core/gsharev883882__WIRE_eq/core/gsharev883881_Y , \pipeline_if-pipe_if_gshare_predictor-gsh___MUX_ternary/core/gsharev893884__WIRE_eq/core/gsharev893883_Y , \pipeline_if-pipe_if_gshare_predictor-gsh___MUX_ternary/core/gsharev903886__WIRE_eq/core/gsharev903885_Y , \pipeline_if-pipe_if_gshare_predictor-gsh___MUX_ternary/core/gsharev913888__WIRE_eq/core/gsharev913887_Y , \pipeline_if-pipe_if_gshare_predictor-gsh_pht-prhisttbl_paramodb41ad644edc61cb6d0492584caca071e2142e29ctrue_dualport_ram-pht1___MUX_procmux28372__WIRE_web , \pipeline_if-pipe_if_gshare_predictor-gsh_pht-prhisttbl_paramodb41ad644edc61cb6d0492584caca071e2142e29ctrue_dualport_ram-pht1___MUX_procmux28381__WIRE_wea , \pipeline_if-pipe_if_gshare_predictor-gsh_pht-prhisttbl_paramodb41ad644edc61cb6d0492584caca071e2142e29ctrue_dualport_ram-pht0___MUX_procmux28372__WIRE_web , \pipeline_if-pipe_if_gshare_predictor-gsh_pht-prhisttbl_paramodb41ad644edc61cb6d0492584caca071e2142e29ctrue_dualport_ram-pht0___MUX_procmux28381__WIRE_wea , \pipeline_if-pipe_if_gshare_predictor-gsh_sel_bhrfix-sb___MUX_autopmuxtreecc65recursive_mux_generator30220__WIRE_autortlilcc2403ReduceOr30219 , \pipeline_if-pipe_if_gshare_predictor-gsh_sel_bhrfix-sb___MUX_autopmuxtreecc65recursive_mux_generator30216__WIRE_procmux28394_CMP , \pipeline_if-pipe_if_gshare_predictor-gsh_sel_bhrfix-sb___MUX_autopmuxtreecc65recursive_mux_generator30214__WIRE_procmux28395_CMP , \pipeline_if-pipe_if_gshare_predictor-gsh_sel_bhrfix-sb___MUX_autopmuxtreecc65recursive_mux_generator30212__WIRE_procmux28391_CMP , \pipeline_if-pipe_if_gshare_predictor-gsh_sel_bhrfix-sb___MUX_autopmuxtreecc65recursive_mux_generator30210__WIRE_procmux28392_CMP , \pipeline_if-pipe_if_btb-brtbl___MUX_ternary/core/btbv203914__WIRE_logic_and/core/btbv203913_Y , \pipeline_if-pipe_if_btb-brtbl___MUX_ternary/core/btbv223920__WIRE_logic_and/core/btbv223919_Y , \pipeline_if-pipe_if_btb-brtbl_paramod5ca72239c21c6e1a96d2417a6b71c0cb7eaf615aram_sync_1r1w-bia___MUX_procmux28397__WIRE_we , \pipeline_if-pipe_if_btb-brtbl_paramod5ca72239c21c6e1a96d2417a6b71c0cb7eaf615aram_sync_1r1w-bta___MUX_procmux28397__WIRE_we , \pipeline_if-pipe_if___MUX_ternary/core/pipeline_ifv313875__WIRE_invalid2 , \pipeline_if-pipe_if___MUX_ternary/core/pipeline_ifv303876__WIRE_logic_and/core/pipeline_ifv303872_Y , \rs_alu-reserv_alu1_rs_alu_ent-ent7___MUX_procmux7955__WIRE_we , \rs_alu-reserv_alu1_rs_alu_ent-ent7___MUX_ternary/core/rs_aluv647781__WIRE_and/core/rs_aluv647780_Y , \rs_alu-reserv_alu1_rs_alu_ent-ent7___MUX_ternary/core/rs_aluv667784__WIRE_and/core/rs_aluv667783_Y , \rs_alu-reserv_alu1_rs_alu_ent-ent7_src_manager-srcmng1___MUX_ternary/core/src_managerv313673__WIRE_and/core/src_managerv313672_Y , \rs_alu-reserv_alu1_rs_alu_ent-ent7_src_manager-srcmng1___MUX_ternary/core/src_managerv303674__WIRE_and/core/src_managerv303669_Y , \rs_alu-reserv_alu1_rs_alu_ent-ent7_src_manager-srcmng1___MUX_ternary/core/src_managerv293675__WIRE_and/core/src_managerv293666_Y , \rs_alu-reserv_alu1_rs_alu_ent-ent7_src_manager-srcmng1___MUX_ternary/core/src_managerv283676__WIRE_and/core/src_managerv283663_Y , \rs_alu-reserv_alu1_rs_alu_ent-ent7_src_manager-srcmng1___MUX_ternary/core/src_managerv273677__WIRE_and/core/src_managerv273660_Y , \rs_alu-reserv_alu1_rs_alu_ent-ent7_src_manager-srcmng1___MUX_ternary/core/src_managerv263678__WIRE_opr_rdy , \rs_alu-reserv_alu1_rs_alu_ent-ent7_src_manager-srcmng2___MUX_ternary/core/src_managerv313673__WIRE_and/core/src_managerv313672_Y , \rs_alu-reserv_alu1_rs_alu_ent-ent7_src_manager-srcmng2___MUX_ternary/core/src_managerv303674__WIRE_and/core/src_managerv303669_Y , \rs_alu-reserv_alu1_rs_alu_ent-ent7_src_manager-srcmng2___MUX_ternary/core/src_managerv293675__WIRE_and/core/src_managerv293666_Y , \rs_alu-reserv_alu1_rs_alu_ent-ent7_src_manager-srcmng2___MUX_ternary/core/src_managerv283676__WIRE_and/core/src_managerv283663_Y , \rs_alu-reserv_alu1_rs_alu_ent-ent7_src_manager-srcmng2___MUX_ternary/core/src_managerv273677__WIRE_and/core/src_managerv273660_Y , \rs_alu-reserv_alu1_rs_alu_ent-ent7_src_manager-srcmng2___MUX_ternary/core/src_managerv263678__WIRE_opr_rdy , \rs_alu-reserv_alu1_rs_alu_ent-ent6___MUX_procmux7955__WIRE_we , \rs_alu-reserv_alu1_rs_alu_ent-ent6___MUX_ternary/core/rs_aluv647781__WIRE_and/core/rs_aluv647780_Y , \rs_alu-reserv_alu1_rs_alu_ent-ent6___MUX_ternary/core/rs_aluv667784__WIRE_and/core/rs_aluv667783_Y , \rs_alu-reserv_alu1_rs_alu_ent-ent6_src_manager-srcmng1___MUX_ternary/core/src_managerv313673__WIRE_and/core/src_managerv313672_Y , \rs_alu-reserv_alu1_rs_alu_ent-ent6_src_manager-srcmng1___MUX_ternary/core/src_managerv303674__WIRE_and/core/src_managerv303669_Y , \rs_alu-reserv_alu1_rs_alu_ent-ent6_src_manager-srcmng1___MUX_ternary/core/src_managerv293675__WIRE_and/core/src_managerv293666_Y , \rs_alu-reserv_alu1_rs_alu_ent-ent6_src_manager-srcmng1___MUX_ternary/core/src_managerv283676__WIRE_and/core/src_managerv283663_Y , \rs_alu-reserv_alu1_rs_alu_ent-ent6_src_manager-srcmng1___MUX_ternary/core/src_managerv273677__WIRE_and/core/src_managerv273660_Y , \rs_alu-reserv_alu1_rs_alu_ent-ent6_src_manager-srcmng1___MUX_ternary/core/src_managerv263678__WIRE_opr_rdy , \rs_alu-reserv_alu1_rs_alu_ent-ent6_src_manager-srcmng2___MUX_ternary/core/src_managerv313673__WIRE_and/core/src_managerv313672_Y , \rs_alu-reserv_alu1_rs_alu_ent-ent6_src_manager-srcmng2___MUX_ternary/core/src_managerv303674__WIRE_and/core/src_managerv303669_Y , \rs_alu-reserv_alu1_rs_alu_ent-ent6_src_manager-srcmng2___MUX_ternary/core/src_managerv293675__WIRE_and/core/src_managerv293666_Y , \rs_alu-reserv_alu1_rs_alu_ent-ent6_src_manager-srcmng2___MUX_ternary/core/src_managerv283676__WIRE_and/core/src_managerv283663_Y , \rs_alu-reserv_alu1_rs_alu_ent-ent6_src_manager-srcmng2___MUX_ternary/core/src_managerv273677__WIRE_and/core/src_managerv273660_Y , \rs_alu-reserv_alu1_rs_alu_ent-ent6_src_manager-srcmng2___MUX_ternary/core/src_managerv263678__WIRE_opr_rdy , \rs_alu-reserv_alu1_rs_alu_ent-ent5___MUX_procmux7955__WIRE_we , \rs_alu-reserv_alu1_rs_alu_ent-ent5___MUX_ternary/core/rs_aluv647781__WIRE_and/core/rs_aluv647780_Y , \rs_alu-reserv_alu1_rs_alu_ent-ent5___MUX_ternary/core/rs_aluv667784__WIRE_and/core/rs_aluv667783_Y , \rs_alu-reserv_alu1_rs_alu_ent-ent5_src_manager-srcmng1___MUX_ternary/core/src_managerv313673__WIRE_and/core/src_managerv313672_Y , \rs_alu-reserv_alu1_rs_alu_ent-ent5_src_manager-srcmng1___MUX_ternary/core/src_managerv303674__WIRE_and/core/src_managerv303669_Y , \rs_alu-reserv_alu1_rs_alu_ent-ent5_src_manager-srcmng1___MUX_ternary/core/src_managerv293675__WIRE_and/core/src_managerv293666_Y , \rs_alu-reserv_alu1_rs_alu_ent-ent5_src_manager-srcmng1___MUX_ternary/core/src_managerv283676__WIRE_and/core/src_managerv283663_Y , \rs_alu-reserv_alu1_rs_alu_ent-ent5_src_manager-srcmng1___MUX_ternary/core/src_managerv273677__WIRE_and/core/src_managerv273660_Y , \rs_alu-reserv_alu1_rs_alu_ent-ent5_src_manager-srcmng1___MUX_ternary/core/src_managerv263678__WIRE_opr_rdy , \rs_alu-reserv_alu1_rs_alu_ent-ent5_src_manager-srcmng2___MUX_ternary/core/src_managerv313673__WIRE_and/core/src_managerv313672_Y , \rs_alu-reserv_alu1_rs_alu_ent-ent5_src_manager-srcmng2___MUX_ternary/core/src_managerv303674__WIRE_and/core/src_managerv303669_Y , \rs_alu-reserv_alu1_rs_alu_ent-ent5_src_manager-srcmng2___MUX_ternary/core/src_managerv293675__WIRE_and/core/src_managerv293666_Y , \rs_alu-reserv_alu1_rs_alu_ent-ent5_src_manager-srcmng2___MUX_ternary/core/src_managerv283676__WIRE_and/core/src_managerv283663_Y , \rs_alu-reserv_alu1_rs_alu_ent-ent5_src_manager-srcmng2___MUX_ternary/core/src_managerv273677__WIRE_and/core/src_managerv273660_Y , \rs_alu-reserv_alu1_rs_alu_ent-ent5_src_manager-srcmng2___MUX_ternary/core/src_managerv263678__WIRE_opr_rdy , \rs_alu-reserv_alu1_rs_alu_ent-ent4___MUX_procmux7955__WIRE_we , \rs_alu-reserv_alu1_rs_alu_ent-ent4___MUX_ternary/core/rs_aluv647781__WIRE_and/core/rs_aluv647780_Y , \rs_alu-reserv_alu1_rs_alu_ent-ent4___MUX_ternary/core/rs_aluv667784__WIRE_and/core/rs_aluv667783_Y , \rs_alu-reserv_alu1_rs_alu_ent-ent4_src_manager-srcmng1___MUX_ternary/core/src_managerv313673__WIRE_and/core/src_managerv313672_Y , \rs_alu-reserv_alu1_rs_alu_ent-ent4_src_manager-srcmng1___MUX_ternary/core/src_managerv303674__WIRE_and/core/src_managerv303669_Y , \rs_alu-reserv_alu1_rs_alu_ent-ent4_src_manager-srcmng1___MUX_ternary/core/src_managerv293675__WIRE_and/core/src_managerv293666_Y , \rs_alu-reserv_alu1_rs_alu_ent-ent4_src_manager-srcmng1___MUX_ternary/core/src_managerv283676__WIRE_and/core/src_managerv283663_Y , \rs_alu-reserv_alu1_rs_alu_ent-ent4_src_manager-srcmng1___MUX_ternary/core/src_managerv273677__WIRE_and/core/src_managerv273660_Y , \rs_alu-reserv_alu1_rs_alu_ent-ent4_src_manager-srcmng1___MUX_ternary/core/src_managerv263678__WIRE_opr_rdy , \rs_alu-reserv_alu1_rs_alu_ent-ent4_src_manager-srcmng2___MUX_ternary/core/src_managerv313673__WIRE_and/core/src_managerv313672_Y , \rs_alu-reserv_alu1_rs_alu_ent-ent4_src_manager-srcmng2___MUX_ternary/core/src_managerv303674__WIRE_and/core/src_managerv303669_Y , \rs_alu-reserv_alu1_rs_alu_ent-ent4_src_manager-srcmng2___MUX_ternary/core/src_managerv293675__WIRE_and/core/src_managerv293666_Y , \rs_alu-reserv_alu1_rs_alu_ent-ent4_src_manager-srcmng2___MUX_ternary/core/src_managerv283676__WIRE_and/core/src_managerv283663_Y , \rs_alu-reserv_alu1_rs_alu_ent-ent4_src_manager-srcmng2___MUX_ternary/core/src_managerv273677__WIRE_and/core/src_managerv273660_Y , \rs_alu-reserv_alu1_rs_alu_ent-ent4_src_manager-srcmng2___MUX_ternary/core/src_managerv263678__WIRE_opr_rdy , \rs_alu-reserv_alu1_rs_alu_ent-ent3___MUX_procmux7955__WIRE_we , \rs_alu-reserv_alu1_rs_alu_ent-ent3___MUX_ternary/core/rs_aluv647781__WIRE_and/core/rs_aluv647780_Y , \rs_alu-reserv_alu1_rs_alu_ent-ent3___MUX_ternary/core/rs_aluv667784__WIRE_and/core/rs_aluv667783_Y , \rs_alu-reserv_alu1_rs_alu_ent-ent3_src_manager-srcmng1___MUX_ternary/core/src_managerv313673__WIRE_and/core/src_managerv313672_Y , \rs_alu-reserv_alu1_rs_alu_ent-ent3_src_manager-srcmng1___MUX_ternary/core/src_managerv303674__WIRE_and/core/src_managerv303669_Y , \rs_alu-reserv_alu1_rs_alu_ent-ent3_src_manager-srcmng1___MUX_ternary/core/src_managerv293675__WIRE_and/core/src_managerv293666_Y , \rs_alu-reserv_alu1_rs_alu_ent-ent3_src_manager-srcmng1___MUX_ternary/core/src_managerv283676__WIRE_and/core/src_managerv283663_Y , \rs_alu-reserv_alu1_rs_alu_ent-ent3_src_manager-srcmng1___MUX_ternary/core/src_managerv273677__WIRE_and/core/src_managerv273660_Y , \rs_alu-reserv_alu1_rs_alu_ent-ent3_src_manager-srcmng1___MUX_ternary/core/src_managerv263678__WIRE_opr_rdy , \rs_alu-reserv_alu1_rs_alu_ent-ent3_src_manager-srcmng2___MUX_ternary/core/src_managerv313673__WIRE_and/core/src_managerv313672_Y , \rs_alu-reserv_alu1_rs_alu_ent-ent3_src_manager-srcmng2___MUX_ternary/core/src_managerv303674__WIRE_and/core/src_managerv303669_Y , \rs_alu-reserv_alu1_rs_alu_ent-ent3_src_manager-srcmng2___MUX_ternary/core/src_managerv293675__WIRE_and/core/src_managerv293666_Y , \rs_alu-reserv_alu1_rs_alu_ent-ent3_src_manager-srcmng2___MUX_ternary/core/src_managerv283676__WIRE_and/core/src_managerv283663_Y , \rs_alu-reserv_alu1_rs_alu_ent-ent3_src_manager-srcmng2___MUX_ternary/core/src_managerv273677__WIRE_and/core/src_managerv273660_Y , \rs_alu-reserv_alu1_rs_alu_ent-ent3_src_manager-srcmng2___MUX_ternary/core/src_managerv263678__WIRE_opr_rdy , \rs_alu-reserv_alu1_rs_alu_ent-ent2___MUX_procmux7955__WIRE_we , \rs_alu-reserv_alu1_rs_alu_ent-ent2___MUX_ternary/core/rs_aluv647781__WIRE_and/core/rs_aluv647780_Y , \rs_alu-reserv_alu1_rs_alu_ent-ent2___MUX_ternary/core/rs_aluv667784__WIRE_and/core/rs_aluv667783_Y , \rs_alu-reserv_alu1_rs_alu_ent-ent2_src_manager-srcmng1___MUX_ternary/core/src_managerv313673__WIRE_and/core/src_managerv313672_Y , \rs_alu-reserv_alu1_rs_alu_ent-ent2_src_manager-srcmng1___MUX_ternary/core/src_managerv303674__WIRE_and/core/src_managerv303669_Y , \rs_alu-reserv_alu1_rs_alu_ent-ent2_src_manager-srcmng1___MUX_ternary/core/src_managerv293675__WIRE_and/core/src_managerv293666_Y , \rs_alu-reserv_alu1_rs_alu_ent-ent2_src_manager-srcmng1___MUX_ternary/core/src_managerv283676__WIRE_and/core/src_managerv283663_Y , \rs_alu-reserv_alu1_rs_alu_ent-ent2_src_manager-srcmng1___MUX_ternary/core/src_managerv273677__WIRE_and/core/src_managerv273660_Y , \rs_alu-reserv_alu1_rs_alu_ent-ent2_src_manager-srcmng1___MUX_ternary/core/src_managerv263678__WIRE_opr_rdy , \rs_alu-reserv_alu1_rs_alu_ent-ent2_src_manager-srcmng2___MUX_ternary/core/src_managerv313673__WIRE_and/core/src_managerv313672_Y , \rs_alu-reserv_alu1_rs_alu_ent-ent2_src_manager-srcmng2___MUX_ternary/core/src_managerv303674__WIRE_and/core/src_managerv303669_Y , \rs_alu-reserv_alu1_rs_alu_ent-ent2_src_manager-srcmng2___MUX_ternary/core/src_managerv293675__WIRE_and/core/src_managerv293666_Y , \rs_alu-reserv_alu1_rs_alu_ent-ent2_src_manager-srcmng2___MUX_ternary/core/src_managerv283676__WIRE_and/core/src_managerv283663_Y , \rs_alu-reserv_alu1_rs_alu_ent-ent2_src_manager-srcmng2___MUX_ternary/core/src_managerv273677__WIRE_and/core/src_managerv273660_Y , \rs_alu-reserv_alu1_rs_alu_ent-ent2_src_manager-srcmng2___MUX_ternary/core/src_managerv263678__WIRE_opr_rdy , \rs_alu-reserv_alu1_rs_alu_ent-ent1___MUX_procmux7955__WIRE_we , \rs_alu-reserv_alu1_rs_alu_ent-ent1___MUX_ternary/core/rs_aluv647781__WIRE_and/core/rs_aluv647780_Y , \rs_alu-reserv_alu1_rs_alu_ent-ent1___MUX_ternary/core/rs_aluv667784__WIRE_and/core/rs_aluv667783_Y , \rs_alu-reserv_alu1_rs_alu_ent-ent1_src_manager-srcmng1___MUX_ternary/core/src_managerv313673__WIRE_and/core/src_managerv313672_Y , \rs_alu-reserv_alu1_rs_alu_ent-ent1_src_manager-srcmng1___MUX_ternary/core/src_managerv303674__WIRE_and/core/src_managerv303669_Y , \rs_alu-reserv_alu1_rs_alu_ent-ent1_src_manager-srcmng1___MUX_ternary/core/src_managerv293675__WIRE_and/core/src_managerv293666_Y , \rs_alu-reserv_alu1_rs_alu_ent-ent1_src_manager-srcmng1___MUX_ternary/core/src_managerv283676__WIRE_and/core/src_managerv283663_Y , \rs_alu-reserv_alu1_rs_alu_ent-ent1_src_manager-srcmng1___MUX_ternary/core/src_managerv273677__WIRE_and/core/src_managerv273660_Y , \rs_alu-reserv_alu1_rs_alu_ent-ent1_src_manager-srcmng1___MUX_ternary/core/src_managerv263678__WIRE_opr_rdy , \rs_alu-reserv_alu1_rs_alu_ent-ent1_src_manager-srcmng2___MUX_ternary/core/src_managerv313673__WIRE_and/core/src_managerv313672_Y , \rs_alu-reserv_alu1_rs_alu_ent-ent1_src_manager-srcmng2___MUX_ternary/core/src_managerv303674__WIRE_and/core/src_managerv303669_Y , \rs_alu-reserv_alu1_rs_alu_ent-ent1_src_manager-srcmng2___MUX_ternary/core/src_managerv293675__WIRE_and/core/src_managerv293666_Y , \rs_alu-reserv_alu1_rs_alu_ent-ent1_src_manager-srcmng2___MUX_ternary/core/src_managerv283676__WIRE_and/core/src_managerv283663_Y , \rs_alu-reserv_alu1_rs_alu_ent-ent1_src_manager-srcmng2___MUX_ternary/core/src_managerv273677__WIRE_and/core/src_managerv273660_Y , \rs_alu-reserv_alu1_rs_alu_ent-ent1_src_manager-srcmng2___MUX_ternary/core/src_managerv263678__WIRE_opr_rdy , \rs_alu-reserv_alu1_rs_alu_ent-ent0___MUX_procmux7955__WIRE_we , \rs_alu-reserv_alu1_rs_alu_ent-ent0___MUX_ternary/core/rs_aluv647781__WIRE_and/core/rs_aluv647780_Y , \rs_alu-reserv_alu1_rs_alu_ent-ent0___MUX_ternary/core/rs_aluv667784__WIRE_and/core/rs_aluv667783_Y , \rs_alu-reserv_alu1_rs_alu_ent-ent0_src_manager-srcmng1___MUX_ternary/core/src_managerv313673__WIRE_and/core/src_managerv313672_Y , \rs_alu-reserv_alu1_rs_alu_ent-ent0_src_manager-srcmng1___MUX_ternary/core/src_managerv303674__WIRE_and/core/src_managerv303669_Y , \rs_alu-reserv_alu1_rs_alu_ent-ent0_src_manager-srcmng1___MUX_ternary/core/src_managerv293675__WIRE_and/core/src_managerv293666_Y , \rs_alu-reserv_alu1_rs_alu_ent-ent0_src_manager-srcmng1___MUX_ternary/core/src_managerv283676__WIRE_and/core/src_managerv283663_Y , \rs_alu-reserv_alu1_rs_alu_ent-ent0_src_manager-srcmng1___MUX_ternary/core/src_managerv273677__WIRE_and/core/src_managerv273660_Y , \rs_alu-reserv_alu1_rs_alu_ent-ent0_src_manager-srcmng1___MUX_ternary/core/src_managerv263678__WIRE_opr_rdy , \rs_alu-reserv_alu1_rs_alu_ent-ent0_src_manager-srcmng2___MUX_ternary/core/src_managerv313673__WIRE_and/core/src_managerv313672_Y , \rs_alu-reserv_alu1_rs_alu_ent-ent0_src_manager-srcmng2___MUX_ternary/core/src_managerv303674__WIRE_and/core/src_managerv303669_Y , \rs_alu-reserv_alu1_rs_alu_ent-ent0_src_manager-srcmng2___MUX_ternary/core/src_managerv293675__WIRE_and/core/src_managerv293666_Y , \rs_alu-reserv_alu1_rs_alu_ent-ent0_src_manager-srcmng2___MUX_ternary/core/src_managerv283676__WIRE_and/core/src_managerv283663_Y , \rs_alu-reserv_alu1_rs_alu_ent-ent0_src_manager-srcmng2___MUX_ternary/core/src_managerv273677__WIRE_and/core/src_managerv273660_Y , \rs_alu-reserv_alu1_rs_alu_ent-ent0_src_manager-srcmng2___MUX_ternary/core/src_managerv263678__WIRE_opr_rdy , \rs_alu-reserv_alu1___MUX_ternary/core/rs_aluv8093494__WIRE_eq/core/rs_aluv8093493_Y , \rs_alu-reserv_alu1___MUX_ternary/core/rs_aluv8083495__WIRE_eq/core/rs_aluv8083492_Y , \rs_alu-reserv_alu1___MUX_ternary/core/rs_aluv8073496__WIRE_eq/core/rs_aluv8073491_Y , \rs_alu-reserv_alu1___MUX_ternary/core/rs_aluv8063497__WIRE_eq/core/rs_aluv8063490_Y , \rs_alu-reserv_alu1___MUX_ternary/core/rs_aluv8053498__WIRE_eq/core/rs_aluv8053489_Y , \rs_alu-reserv_alu1___MUX_ternary/core/rs_aluv8043499__WIRE_eq/core/rs_aluv8043488_Y , \rs_alu-reserv_alu1___MUX_ternary/core/rs_aluv8033500__WIRE_eq/core/rs_aluv8033487_Y , \rs_alu-reserv_alu1___MUX_ternary/core/rs_aluv7623448__WIRE_logic_and/core/rs_aluv7623447_Y , \rs_alu-reserv_alu1___MUX_ternary/core/rs_aluv7173407__WIRE_logic_and/core/rs_aluv7173406_Y , \rs_alu-reserv_alu1___MUX_ternary/core/rs_aluv6723366__WIRE_logic_and/core/rs_aluv6723365_Y , \rs_alu-reserv_alu1___MUX_ternary/core/rs_aluv6273325__WIRE_logic_and/core/rs_aluv6273324_Y , \rs_alu-reserv_alu1___MUX_ternary/core/rs_aluv5823284__WIRE_logic_and/core/rs_aluv5823283_Y , \rs_alu-reserv_alu1___MUX_ternary/core/rs_aluv5373243__WIRE_logic_and/core/rs_aluv5373242_Y , \rs_alu-reserv_alu1___MUX_ternary/core/rs_aluv4923202__WIRE_logic_and/core/rs_aluv4923201_Y , \rs_alu-reserv_alu1___MUX_ternary/core/rs_aluv4473161__WIRE_logic_and/core/rs_aluv4473160_Y , \rs_alu-reserv_alu1___MUX_ternary/core/rs_aluv3522914__WIRE_eq/core/rs_aluv3522913_Y , \rs_alu-reserv_alu1___MUX_ternary/core/rs_aluv3512916__WIRE_eq/core/rs_aluv3512915_Y , \rs_alu-reserv_alu1___MUX_ternary/core/rs_aluv3502918__WIRE_eq/core/rs_aluv3502917_Y , \rs_alu-reserv_alu1___MUX_ternary/core/rs_aluv3492920__WIRE_eq/core/rs_aluv3492919_Y , \rs_alu-reserv_alu1___MUX_ternary/core/rs_aluv3482922__WIRE_eq/core/rs_aluv3482921_Y , \rs_alu-reserv_alu1___MUX_ternary/core/rs_aluv3472924__WIRE_eq/core/rs_aluv3472923_Y , \rs_alu-reserv_alu1___MUX_ternary/core/rs_aluv3462926__WIRE_eq/core/rs_aluv3462925_Y , \rs_alu-reserv_alu1___MUX_ternary/core/rs_aluv3452928__WIRE_eq/core/rs_aluv3452927_Y , \rs_alu-reserv_alu1___MUX_ternary/core/rs_aluv3422891__WIRE_eq/core/rs_aluv3422890_Y , \rs_alu-reserv_alu1___MUX_ternary/core/rs_aluv3412894__WIRE_eq/core/rs_aluv3412893_Y , \rs_alu-reserv_alu1___MUX_ternary/core/rs_aluv3402897__WIRE_eq/core/rs_aluv3402896_Y , \rs_alu-reserv_alu1___MUX_ternary/core/rs_aluv3392900__WIRE_eq/core/rs_aluv3392899_Y , \rs_alu-reserv_alu1___MUX_ternary/core/rs_aluv3382903__WIRE_eq/core/rs_aluv3382902_Y , \rs_alu-reserv_alu1___MUX_ternary/core/rs_aluv3372906__WIRE_eq/core/rs_aluv3372905_Y , \rs_alu-reserv_alu1___MUX_ternary/core/rs_aluv3362909__WIRE_eq/core/rs_aluv3362908_Y , \rs_alu-reserv_alu1___MUX_ternary/core/rs_aluv3352912__WIRE_eq/core/rs_aluv3352911_Y , \rs_alu-reserv_alu1___MUX_procmux24643__WIRE_nextrrfcyc , \rs_alu-reserv_alu1___MUX_procmux24100__WIRE_we1 , \rs_alu-reserv_alu1___MUX_procmux24058__WIRE_prmiss , \rs_alu-reserv_alu1___MUX_procmux24055__WIRE_prsuccess , \rs_alu-reserv_alu1___MUX_procmux24004__WIRE_we2 , \rs_alu-reserv_alu1___MUX_procmux23956__WIRE_clearbusy , \rs_alu-reserv_alu2_rs_alu_ent-ent7___MUX_procmux7955__WIRE_we , \rs_alu-reserv_alu2_rs_alu_ent-ent7___MUX_ternary/core/rs_aluv647781__WIRE_and/core/rs_aluv647780_Y , \rs_alu-reserv_alu2_rs_alu_ent-ent7___MUX_ternary/core/rs_aluv667784__WIRE_and/core/rs_aluv667783_Y , \rs_alu-reserv_alu2_rs_alu_ent-ent7_src_manager-srcmng1___MUX_ternary/core/src_managerv313673__WIRE_and/core/src_managerv313672_Y , \rs_alu-reserv_alu2_rs_alu_ent-ent7_src_manager-srcmng1___MUX_ternary/core/src_managerv303674__WIRE_and/core/src_managerv303669_Y , \rs_alu-reserv_alu2_rs_alu_ent-ent7_src_manager-srcmng1___MUX_ternary/core/src_managerv293675__WIRE_and/core/src_managerv293666_Y , \rs_alu-reserv_alu2_rs_alu_ent-ent7_src_manager-srcmng1___MUX_ternary/core/src_managerv283676__WIRE_and/core/src_managerv283663_Y , \rs_alu-reserv_alu2_rs_alu_ent-ent7_src_manager-srcmng1___MUX_ternary/core/src_managerv273677__WIRE_and/core/src_managerv273660_Y , \rs_alu-reserv_alu2_rs_alu_ent-ent7_src_manager-srcmng1___MUX_ternary/core/src_managerv263678__WIRE_opr_rdy , \rs_alu-reserv_alu2_rs_alu_ent-ent7_src_manager-srcmng2___MUX_ternary/core/src_managerv313673__WIRE_and/core/src_managerv313672_Y , \rs_alu-reserv_alu2_rs_alu_ent-ent7_src_manager-srcmng2___MUX_ternary/core/src_managerv303674__WIRE_and/core/src_managerv303669_Y , \rs_alu-reserv_alu2_rs_alu_ent-ent7_src_manager-srcmng2___MUX_ternary/core/src_managerv293675__WIRE_and/core/src_managerv293666_Y , \rs_alu-reserv_alu2_rs_alu_ent-ent7_src_manager-srcmng2___MUX_ternary/core/src_managerv283676__WIRE_and/core/src_managerv283663_Y , \rs_alu-reserv_alu2_rs_alu_ent-ent7_src_manager-srcmng2___MUX_ternary/core/src_managerv273677__WIRE_and/core/src_managerv273660_Y , \rs_alu-reserv_alu2_rs_alu_ent-ent7_src_manager-srcmng2___MUX_ternary/core/src_managerv263678__WIRE_opr_rdy , \rs_alu-reserv_alu2_rs_alu_ent-ent6___MUX_procmux7955__WIRE_we , \rs_alu-reserv_alu2_rs_alu_ent-ent6___MUX_ternary/core/rs_aluv647781__WIRE_and/core/rs_aluv647780_Y , \rs_alu-reserv_alu2_rs_alu_ent-ent6___MUX_ternary/core/rs_aluv667784__WIRE_and/core/rs_aluv667783_Y , \rs_alu-reserv_alu2_rs_alu_ent-ent6_src_manager-srcmng1___MUX_ternary/core/src_managerv313673__WIRE_and/core/src_managerv313672_Y , \rs_alu-reserv_alu2_rs_alu_ent-ent6_src_manager-srcmng1___MUX_ternary/core/src_managerv303674__WIRE_and/core/src_managerv303669_Y , \rs_alu-reserv_alu2_rs_alu_ent-ent6_src_manager-srcmng1___MUX_ternary/core/src_managerv293675__WIRE_and/core/src_managerv293666_Y , \rs_alu-reserv_alu2_rs_alu_ent-ent6_src_manager-srcmng1___MUX_ternary/core/src_managerv283676__WIRE_and/core/src_managerv283663_Y , \rs_alu-reserv_alu2_rs_alu_ent-ent6_src_manager-srcmng1___MUX_ternary/core/src_managerv273677__WIRE_and/core/src_managerv273660_Y , \rs_alu-reserv_alu2_rs_alu_ent-ent6_src_manager-srcmng1___MUX_ternary/core/src_managerv263678__WIRE_opr_rdy , \rs_alu-reserv_alu2_rs_alu_ent-ent6_src_manager-srcmng2___MUX_ternary/core/src_managerv313673__WIRE_and/core/src_managerv313672_Y , \rs_alu-reserv_alu2_rs_alu_ent-ent6_src_manager-srcmng2___MUX_ternary/core/src_managerv303674__WIRE_and/core/src_managerv303669_Y , \rs_alu-reserv_alu2_rs_alu_ent-ent6_src_manager-srcmng2___MUX_ternary/core/src_managerv293675__WIRE_and/core/src_managerv293666_Y , \rs_alu-reserv_alu2_rs_alu_ent-ent6_src_manager-srcmng2___MUX_ternary/core/src_managerv283676__WIRE_and/core/src_managerv283663_Y , \rs_alu-reserv_alu2_rs_alu_ent-ent6_src_manager-srcmng2___MUX_ternary/core/src_managerv273677__WIRE_and/core/src_managerv273660_Y , \rs_alu-reserv_alu2_rs_alu_ent-ent6_src_manager-srcmng2___MUX_ternary/core/src_managerv263678__WIRE_opr_rdy , \rs_alu-reserv_alu2_rs_alu_ent-ent5___MUX_procmux7955__WIRE_we , \rs_alu-reserv_alu2_rs_alu_ent-ent5___MUX_ternary/core/rs_aluv647781__WIRE_and/core/rs_aluv647780_Y , \rs_alu-reserv_alu2_rs_alu_ent-ent5___MUX_ternary/core/rs_aluv667784__WIRE_and/core/rs_aluv667783_Y , \rs_alu-reserv_alu2_rs_alu_ent-ent5_src_manager-srcmng1___MUX_ternary/core/src_managerv313673__WIRE_and/core/src_managerv313672_Y , \rs_alu-reserv_alu2_rs_alu_ent-ent5_src_manager-srcmng1___MUX_ternary/core/src_managerv303674__WIRE_and/core/src_managerv303669_Y , \rs_alu-reserv_alu2_rs_alu_ent-ent5_src_manager-srcmng1___MUX_ternary/core/src_managerv293675__WIRE_and/core/src_managerv293666_Y , \rs_alu-reserv_alu2_rs_alu_ent-ent5_src_manager-srcmng1___MUX_ternary/core/src_managerv283676__WIRE_and/core/src_managerv283663_Y , \rs_alu-reserv_alu2_rs_alu_ent-ent5_src_manager-srcmng1___MUX_ternary/core/src_managerv273677__WIRE_and/core/src_managerv273660_Y , \rs_alu-reserv_alu2_rs_alu_ent-ent5_src_manager-srcmng1___MUX_ternary/core/src_managerv263678__WIRE_opr_rdy , \rs_alu-reserv_alu2_rs_alu_ent-ent5_src_manager-srcmng2___MUX_ternary/core/src_managerv313673__WIRE_and/core/src_managerv313672_Y , \rs_alu-reserv_alu2_rs_alu_ent-ent5_src_manager-srcmng2___MUX_ternary/core/src_managerv303674__WIRE_and/core/src_managerv303669_Y , \rs_alu-reserv_alu2_rs_alu_ent-ent5_src_manager-srcmng2___MUX_ternary/core/src_managerv293675__WIRE_and/core/src_managerv293666_Y , \rs_alu-reserv_alu2_rs_alu_ent-ent5_src_manager-srcmng2___MUX_ternary/core/src_managerv283676__WIRE_and/core/src_managerv283663_Y , \rs_alu-reserv_alu2_rs_alu_ent-ent5_src_manager-srcmng2___MUX_ternary/core/src_managerv273677__WIRE_and/core/src_managerv273660_Y , \rs_alu-reserv_alu2_rs_alu_ent-ent5_src_manager-srcmng2___MUX_ternary/core/src_managerv263678__WIRE_opr_rdy , \rs_alu-reserv_alu2_rs_alu_ent-ent4___MUX_procmux7955__WIRE_we , \rs_alu-reserv_alu2_rs_alu_ent-ent4___MUX_ternary/core/rs_aluv647781__WIRE_and/core/rs_aluv647780_Y , \rs_alu-reserv_alu2_rs_alu_ent-ent4___MUX_ternary/core/rs_aluv667784__WIRE_and/core/rs_aluv667783_Y , \rs_alu-reserv_alu2_rs_alu_ent-ent4_src_manager-srcmng1___MUX_ternary/core/src_managerv313673__WIRE_and/core/src_managerv313672_Y , \rs_alu-reserv_alu2_rs_alu_ent-ent4_src_manager-srcmng1___MUX_ternary/core/src_managerv303674__WIRE_and/core/src_managerv303669_Y , \rs_alu-reserv_alu2_rs_alu_ent-ent4_src_manager-srcmng1___MUX_ternary/core/src_managerv293675__WIRE_and/core/src_managerv293666_Y , \rs_alu-reserv_alu2_rs_alu_ent-ent4_src_manager-srcmng1___MUX_ternary/core/src_managerv283676__WIRE_and/core/src_managerv283663_Y , \rs_alu-reserv_alu2_rs_alu_ent-ent4_src_manager-srcmng1___MUX_ternary/core/src_managerv273677__WIRE_and/core/src_managerv273660_Y , \rs_alu-reserv_alu2_rs_alu_ent-ent4_src_manager-srcmng1___MUX_ternary/core/src_managerv263678__WIRE_opr_rdy , \rs_alu-reserv_alu2_rs_alu_ent-ent4_src_manager-srcmng2___MUX_ternary/core/src_managerv313673__WIRE_and/core/src_managerv313672_Y , \rs_alu-reserv_alu2_rs_alu_ent-ent4_src_manager-srcmng2___MUX_ternary/core/src_managerv303674__WIRE_and/core/src_managerv303669_Y , \rs_alu-reserv_alu2_rs_alu_ent-ent4_src_manager-srcmng2___MUX_ternary/core/src_managerv293675__WIRE_and/core/src_managerv293666_Y , \rs_alu-reserv_alu2_rs_alu_ent-ent4_src_manager-srcmng2___MUX_ternary/core/src_managerv283676__WIRE_and/core/src_managerv283663_Y , \rs_alu-reserv_alu2_rs_alu_ent-ent4_src_manager-srcmng2___MUX_ternary/core/src_managerv273677__WIRE_and/core/src_managerv273660_Y , \rs_alu-reserv_alu2_rs_alu_ent-ent4_src_manager-srcmng2___MUX_ternary/core/src_managerv263678__WIRE_opr_rdy , \rs_alu-reserv_alu2_rs_alu_ent-ent3___MUX_procmux7955__WIRE_we , \rs_alu-reserv_alu2_rs_alu_ent-ent3___MUX_ternary/core/rs_aluv647781__WIRE_and/core/rs_aluv647780_Y , \rs_alu-reserv_alu2_rs_alu_ent-ent3___MUX_ternary/core/rs_aluv667784__WIRE_and/core/rs_aluv667783_Y , \rs_alu-reserv_alu2_rs_alu_ent-ent3_src_manager-srcmng1___MUX_ternary/core/src_managerv313673__WIRE_and/core/src_managerv313672_Y , \rs_alu-reserv_alu2_rs_alu_ent-ent3_src_manager-srcmng1___MUX_ternary/core/src_managerv303674__WIRE_and/core/src_managerv303669_Y , \rs_alu-reserv_alu2_rs_alu_ent-ent3_src_manager-srcmng1___MUX_ternary/core/src_managerv293675__WIRE_and/core/src_managerv293666_Y , \rs_alu-reserv_alu2_rs_alu_ent-ent3_src_manager-srcmng1___MUX_ternary/core/src_managerv283676__WIRE_and/core/src_managerv283663_Y , \rs_alu-reserv_alu2_rs_alu_ent-ent3_src_manager-srcmng1___MUX_ternary/core/src_managerv273677__WIRE_and/core/src_managerv273660_Y , \rs_alu-reserv_alu2_rs_alu_ent-ent3_src_manager-srcmng1___MUX_ternary/core/src_managerv263678__WIRE_opr_rdy , \rs_alu-reserv_alu2_rs_alu_ent-ent3_src_manager-srcmng2___MUX_ternary/core/src_managerv313673__WIRE_and/core/src_managerv313672_Y , \rs_alu-reserv_alu2_rs_alu_ent-ent3_src_manager-srcmng2___MUX_ternary/core/src_managerv303674__WIRE_and/core/src_managerv303669_Y , \rs_alu-reserv_alu2_rs_alu_ent-ent3_src_manager-srcmng2___MUX_ternary/core/src_managerv293675__WIRE_and/core/src_managerv293666_Y , \rs_alu-reserv_alu2_rs_alu_ent-ent3_src_manager-srcmng2___MUX_ternary/core/src_managerv283676__WIRE_and/core/src_managerv283663_Y , \rs_alu-reserv_alu2_rs_alu_ent-ent3_src_manager-srcmng2___MUX_ternary/core/src_managerv273677__WIRE_and/core/src_managerv273660_Y , \rs_alu-reserv_alu2_rs_alu_ent-ent3_src_manager-srcmng2___MUX_ternary/core/src_managerv263678__WIRE_opr_rdy , \rs_alu-reserv_alu2_rs_alu_ent-ent2___MUX_procmux7955__WIRE_we , \rs_alu-reserv_alu2_rs_alu_ent-ent2___MUX_ternary/core/rs_aluv647781__WIRE_and/core/rs_aluv647780_Y , \rs_alu-reserv_alu2_rs_alu_ent-ent2___MUX_ternary/core/rs_aluv667784__WIRE_and/core/rs_aluv667783_Y , \rs_alu-reserv_alu2_rs_alu_ent-ent2_src_manager-srcmng1___MUX_ternary/core/src_managerv313673__WIRE_and/core/src_managerv313672_Y , \rs_alu-reserv_alu2_rs_alu_ent-ent2_src_manager-srcmng1___MUX_ternary/core/src_managerv303674__WIRE_and/core/src_managerv303669_Y , \rs_alu-reserv_alu2_rs_alu_ent-ent2_src_manager-srcmng1___MUX_ternary/core/src_managerv293675__WIRE_and/core/src_managerv293666_Y , \rs_alu-reserv_alu2_rs_alu_ent-ent2_src_manager-srcmng1___MUX_ternary/core/src_managerv283676__WIRE_and/core/src_managerv283663_Y , \rs_alu-reserv_alu2_rs_alu_ent-ent2_src_manager-srcmng1___MUX_ternary/core/src_managerv273677__WIRE_and/core/src_managerv273660_Y , \rs_alu-reserv_alu2_rs_alu_ent-ent2_src_manager-srcmng1___MUX_ternary/core/src_managerv263678__WIRE_opr_rdy , \rs_alu-reserv_alu2_rs_alu_ent-ent2_src_manager-srcmng2___MUX_ternary/core/src_managerv313673__WIRE_and/core/src_managerv313672_Y , \rs_alu-reserv_alu2_rs_alu_ent-ent2_src_manager-srcmng2___MUX_ternary/core/src_managerv303674__WIRE_and/core/src_managerv303669_Y , \rs_alu-reserv_alu2_rs_alu_ent-ent2_src_manager-srcmng2___MUX_ternary/core/src_managerv293675__WIRE_and/core/src_managerv293666_Y , \rs_alu-reserv_alu2_rs_alu_ent-ent2_src_manager-srcmng2___MUX_ternary/core/src_managerv283676__WIRE_and/core/src_managerv283663_Y , \rs_alu-reserv_alu2_rs_alu_ent-ent2_src_manager-srcmng2___MUX_ternary/core/src_managerv273677__WIRE_and/core/src_managerv273660_Y , \rs_alu-reserv_alu2_rs_alu_ent-ent2_src_manager-srcmng2___MUX_ternary/core/src_managerv263678__WIRE_opr_rdy , \rs_alu-reserv_alu2_rs_alu_ent-ent1___MUX_procmux7955__WIRE_we , \rs_alu-reserv_alu2_rs_alu_ent-ent1___MUX_ternary/core/rs_aluv647781__WIRE_and/core/rs_aluv647780_Y , \rs_alu-reserv_alu2_rs_alu_ent-ent1___MUX_ternary/core/rs_aluv667784__WIRE_and/core/rs_aluv667783_Y , \rs_alu-reserv_alu2_rs_alu_ent-ent1_src_manager-srcmng1___MUX_ternary/core/src_managerv313673__WIRE_and/core/src_managerv313672_Y , \rs_alu-reserv_alu2_rs_alu_ent-ent1_src_manager-srcmng1___MUX_ternary/core/src_managerv303674__WIRE_and/core/src_managerv303669_Y , \rs_alu-reserv_alu2_rs_alu_ent-ent1_src_manager-srcmng1___MUX_ternary/core/src_managerv293675__WIRE_and/core/src_managerv293666_Y , \rs_alu-reserv_alu2_rs_alu_ent-ent1_src_manager-srcmng1___MUX_ternary/core/src_managerv283676__WIRE_and/core/src_managerv283663_Y , \rs_alu-reserv_alu2_rs_alu_ent-ent1_src_manager-srcmng1___MUX_ternary/core/src_managerv273677__WIRE_and/core/src_managerv273660_Y , \rs_alu-reserv_alu2_rs_alu_ent-ent1_src_manager-srcmng1___MUX_ternary/core/src_managerv263678__WIRE_opr_rdy , \rs_alu-reserv_alu2_rs_alu_ent-ent1_src_manager-srcmng2___MUX_ternary/core/src_managerv313673__WIRE_and/core/src_managerv313672_Y , \rs_alu-reserv_alu2_rs_alu_ent-ent1_src_manager-srcmng2___MUX_ternary/core/src_managerv303674__WIRE_and/core/src_managerv303669_Y , \rs_alu-reserv_alu2_rs_alu_ent-ent1_src_manager-srcmng2___MUX_ternary/core/src_managerv293675__WIRE_and/core/src_managerv293666_Y , \rs_alu-reserv_alu2_rs_alu_ent-ent1_src_manager-srcmng2___MUX_ternary/core/src_managerv283676__WIRE_and/core/src_managerv283663_Y , \rs_alu-reserv_alu2_rs_alu_ent-ent1_src_manager-srcmng2___MUX_ternary/core/src_managerv273677__WIRE_and/core/src_managerv273660_Y , \rs_alu-reserv_alu2_rs_alu_ent-ent1_src_manager-srcmng2___MUX_ternary/core/src_managerv263678__WIRE_opr_rdy , \rs_alu-reserv_alu2_rs_alu_ent-ent0___MUX_procmux7955__WIRE_we , \rs_alu-reserv_alu2_rs_alu_ent-ent0___MUX_ternary/core/rs_aluv647781__WIRE_and/core/rs_aluv647780_Y , \rs_alu-reserv_alu2_rs_alu_ent-ent0___MUX_ternary/core/rs_aluv667784__WIRE_and/core/rs_aluv667783_Y , \rs_alu-reserv_alu2_rs_alu_ent-ent0_src_manager-srcmng1___MUX_ternary/core/src_managerv313673__WIRE_and/core/src_managerv313672_Y , \rs_alu-reserv_alu2_rs_alu_ent-ent0_src_manager-srcmng1___MUX_ternary/core/src_managerv303674__WIRE_and/core/src_managerv303669_Y , \rs_alu-reserv_alu2_rs_alu_ent-ent0_src_manager-srcmng1___MUX_ternary/core/src_managerv293675__WIRE_and/core/src_managerv293666_Y , \rs_alu-reserv_alu2_rs_alu_ent-ent0_src_manager-srcmng1___MUX_ternary/core/src_managerv283676__WIRE_and/core/src_managerv283663_Y , \rs_alu-reserv_alu2_rs_alu_ent-ent0_src_manager-srcmng1___MUX_ternary/core/src_managerv273677__WIRE_and/core/src_managerv273660_Y , \rs_alu-reserv_alu2_rs_alu_ent-ent0_src_manager-srcmng1___MUX_ternary/core/src_managerv263678__WIRE_opr_rdy , \rs_alu-reserv_alu2_rs_alu_ent-ent0_src_manager-srcmng2___MUX_ternary/core/src_managerv313673__WIRE_and/core/src_managerv313672_Y , \rs_alu-reserv_alu2_rs_alu_ent-ent0_src_manager-srcmng2___MUX_ternary/core/src_managerv303674__WIRE_and/core/src_managerv303669_Y , \rs_alu-reserv_alu2_rs_alu_ent-ent0_src_manager-srcmng2___MUX_ternary/core/src_managerv293675__WIRE_and/core/src_managerv293666_Y , \rs_alu-reserv_alu2_rs_alu_ent-ent0_src_manager-srcmng2___MUX_ternary/core/src_managerv283676__WIRE_and/core/src_managerv283663_Y , \rs_alu-reserv_alu2_rs_alu_ent-ent0_src_manager-srcmng2___MUX_ternary/core/src_managerv273677__WIRE_and/core/src_managerv273660_Y , \rs_alu-reserv_alu2_rs_alu_ent-ent0_src_manager-srcmng2___MUX_ternary/core/src_managerv263678__WIRE_opr_rdy , \rs_alu-reserv_alu2___MUX_ternary/core/rs_aluv8093494__WIRE_eq/core/rs_aluv8093493_Y , \rs_alu-reserv_alu2___MUX_ternary/core/rs_aluv8083495__WIRE_eq/core/rs_aluv8083492_Y , \rs_alu-reserv_alu2___MUX_ternary/core/rs_aluv8073496__WIRE_eq/core/rs_aluv8073491_Y , \rs_alu-reserv_alu2___MUX_ternary/core/rs_aluv8063497__WIRE_eq/core/rs_aluv8063490_Y , \rs_alu-reserv_alu2___MUX_ternary/core/rs_aluv8053498__WIRE_eq/core/rs_aluv8053489_Y , \rs_alu-reserv_alu2___MUX_ternary/core/rs_aluv8043499__WIRE_eq/core/rs_aluv8043488_Y , \rs_alu-reserv_alu2___MUX_ternary/core/rs_aluv8033500__WIRE_eq/core/rs_aluv8033487_Y , \rs_alu-reserv_alu2___MUX_ternary/core/rs_aluv7623448__WIRE_logic_and/core/rs_aluv7623447_Y , \rs_alu-reserv_alu2___MUX_ternary/core/rs_aluv7173407__WIRE_logic_and/core/rs_aluv7173406_Y , \rs_alu-reserv_alu2___MUX_ternary/core/rs_aluv6723366__WIRE_logic_and/core/rs_aluv6723365_Y , \rs_alu-reserv_alu2___MUX_ternary/core/rs_aluv6273325__WIRE_logic_and/core/rs_aluv6273324_Y , \rs_alu-reserv_alu2___MUX_ternary/core/rs_aluv5823284__WIRE_logic_and/core/rs_aluv5823283_Y , \rs_alu-reserv_alu2___MUX_ternary/core/rs_aluv5373243__WIRE_logic_and/core/rs_aluv5373242_Y , \rs_alu-reserv_alu2___MUX_ternary/core/rs_aluv4923202__WIRE_logic_and/core/rs_aluv4923201_Y , \rs_alu-reserv_alu2___MUX_ternary/core/rs_aluv4473161__WIRE_logic_and/core/rs_aluv4473160_Y , \rs_alu-reserv_alu2___MUX_ternary/core/rs_aluv3522914__WIRE_eq/core/rs_aluv3522913_Y , \rs_alu-reserv_alu2___MUX_ternary/core/rs_aluv3512916__WIRE_eq/core/rs_aluv3512915_Y , \rs_alu-reserv_alu2___MUX_ternary/core/rs_aluv3502918__WIRE_eq/core/rs_aluv3502917_Y , \rs_alu-reserv_alu2___MUX_ternary/core/rs_aluv3492920__WIRE_eq/core/rs_aluv3492919_Y , \rs_alu-reserv_alu2___MUX_ternary/core/rs_aluv3482922__WIRE_eq/core/rs_aluv3482921_Y , \rs_alu-reserv_alu2___MUX_ternary/core/rs_aluv3472924__WIRE_eq/core/rs_aluv3472923_Y , \rs_alu-reserv_alu2___MUX_ternary/core/rs_aluv3462926__WIRE_eq/core/rs_aluv3462925_Y , \rs_alu-reserv_alu2___MUX_ternary/core/rs_aluv3452928__WIRE_eq/core/rs_aluv3452927_Y , \rs_alu-reserv_alu2___MUX_ternary/core/rs_aluv3422891__WIRE_eq/core/rs_aluv3422890_Y , \rs_alu-reserv_alu2___MUX_ternary/core/rs_aluv3412894__WIRE_eq/core/rs_aluv3412893_Y , \rs_alu-reserv_alu2___MUX_ternary/core/rs_aluv3402897__WIRE_eq/core/rs_aluv3402896_Y , \rs_alu-reserv_alu2___MUX_ternary/core/rs_aluv3392900__WIRE_eq/core/rs_aluv3392899_Y , \rs_alu-reserv_alu2___MUX_ternary/core/rs_aluv3382903__WIRE_eq/core/rs_aluv3382902_Y , \rs_alu-reserv_alu2___MUX_ternary/core/rs_aluv3372906__WIRE_eq/core/rs_aluv3372905_Y , \rs_alu-reserv_alu2___MUX_ternary/core/rs_aluv3362909__WIRE_eq/core/rs_aluv3362908_Y , \rs_alu-reserv_alu2___MUX_ternary/core/rs_aluv3352912__WIRE_eq/core/rs_aluv3352911_Y , \rs_alu-reserv_alu2___MUX_procmux24643__WIRE_nextrrfcyc , \rs_alu-reserv_alu2___MUX_procmux24100__WIRE_we1 , \rs_alu-reserv_alu2___MUX_procmux24058__WIRE_prmiss , \rs_alu-reserv_alu2___MUX_procmux24055__WIRE_prsuccess , \rs_alu-reserv_alu2___MUX_procmux24004__WIRE_we2 , \rs_alu-reserv_alu2___MUX_procmux23956__WIRE_clearbusy , \rs_branch-reserv_branch_rs_branch_ent-ent3___MUX_procmux28981__WIRE_we , \rs_branch-reserv_branch_rs_branch_ent-ent3___MUX_ternary/core/rs_branchv687801__WIRE_and/core/rs_branchv687800_Y , \rs_branch-reserv_branch_rs_branch_ent-ent3___MUX_ternary/core/rs_branchv707804__WIRE_and/core/rs_branchv707803_Y , \rs_branch-reserv_branch_rs_branch_ent-ent3_src_manager-srcmng1___MUX_ternary/core/src_managerv313673__WIRE_and/core/src_managerv313672_Y , \rs_branch-reserv_branch_rs_branch_ent-ent3_src_manager-srcmng1___MUX_ternary/core/src_managerv303674__WIRE_and/core/src_managerv303669_Y , \rs_branch-reserv_branch_rs_branch_ent-ent3_src_manager-srcmng1___MUX_ternary/core/src_managerv293675__WIRE_and/core/src_managerv293666_Y , \rs_branch-reserv_branch_rs_branch_ent-ent3_src_manager-srcmng1___MUX_ternary/core/src_managerv283676__WIRE_and/core/src_managerv283663_Y , \rs_branch-reserv_branch_rs_branch_ent-ent3_src_manager-srcmng1___MUX_ternary/core/src_managerv273677__WIRE_and/core/src_managerv273660_Y , \rs_branch-reserv_branch_rs_branch_ent-ent3_src_manager-srcmng1___MUX_ternary/core/src_managerv263678__WIRE_opr_rdy , \rs_branch-reserv_branch_rs_branch_ent-ent3_src_manager-srcmng2___MUX_ternary/core/src_managerv313673__WIRE_and/core/src_managerv313672_Y , \rs_branch-reserv_branch_rs_branch_ent-ent3_src_manager-srcmng2___MUX_ternary/core/src_managerv303674__WIRE_and/core/src_managerv303669_Y , \rs_branch-reserv_branch_rs_branch_ent-ent3_src_manager-srcmng2___MUX_ternary/core/src_managerv293675__WIRE_and/core/src_managerv293666_Y , \rs_branch-reserv_branch_rs_branch_ent-ent3_src_manager-srcmng2___MUX_ternary/core/src_managerv283676__WIRE_and/core/src_managerv283663_Y , \rs_branch-reserv_branch_rs_branch_ent-ent3_src_manager-srcmng2___MUX_ternary/core/src_managerv273677__WIRE_and/core/src_managerv273660_Y , \rs_branch-reserv_branch_rs_branch_ent-ent3_src_manager-srcmng2___MUX_ternary/core/src_managerv263678__WIRE_opr_rdy , \rs_branch-reserv_branch_rs_branch_ent-ent2___MUX_procmux28981__WIRE_we , \rs_branch-reserv_branch_rs_branch_ent-ent2___MUX_ternary/core/rs_branchv687801__WIRE_and/core/rs_branchv687800_Y , \rs_branch-reserv_branch_rs_branch_ent-ent2___MUX_ternary/core/rs_branchv707804__WIRE_and/core/rs_branchv707803_Y , \rs_branch-reserv_branch_rs_branch_ent-ent2_src_manager-srcmng1___MUX_ternary/core/src_managerv313673__WIRE_and/core/src_managerv313672_Y , \rs_branch-reserv_branch_rs_branch_ent-ent2_src_manager-srcmng1___MUX_ternary/core/src_managerv303674__WIRE_and/core/src_managerv303669_Y , \rs_branch-reserv_branch_rs_branch_ent-ent2_src_manager-srcmng1___MUX_ternary/core/src_managerv293675__WIRE_and/core/src_managerv293666_Y , \rs_branch-reserv_branch_rs_branch_ent-ent2_src_manager-srcmng1___MUX_ternary/core/src_managerv283676__WIRE_and/core/src_managerv283663_Y , \rs_branch-reserv_branch_rs_branch_ent-ent2_src_manager-srcmng1___MUX_ternary/core/src_managerv273677__WIRE_and/core/src_managerv273660_Y , \rs_branch-reserv_branch_rs_branch_ent-ent2_src_manager-srcmng1___MUX_ternary/core/src_managerv263678__WIRE_opr_rdy , \rs_branch-reserv_branch_rs_branch_ent-ent2_src_manager-srcmng2___MUX_ternary/core/src_managerv313673__WIRE_and/core/src_managerv313672_Y , \rs_branch-reserv_branch_rs_branch_ent-ent2_src_manager-srcmng2___MUX_ternary/core/src_managerv303674__WIRE_and/core/src_managerv303669_Y , \rs_branch-reserv_branch_rs_branch_ent-ent2_src_manager-srcmng2___MUX_ternary/core/src_managerv293675__WIRE_and/core/src_managerv293666_Y , \rs_branch-reserv_branch_rs_branch_ent-ent2_src_manager-srcmng2___MUX_ternary/core/src_managerv283676__WIRE_and/core/src_managerv283663_Y , \rs_branch-reserv_branch_rs_branch_ent-ent2_src_manager-srcmng2___MUX_ternary/core/src_managerv273677__WIRE_and/core/src_managerv273660_Y , \rs_branch-reserv_branch_rs_branch_ent-ent2_src_manager-srcmng2___MUX_ternary/core/src_managerv263678__WIRE_opr_rdy , \rs_branch-reserv_branch_rs_branch_ent-ent1___MUX_procmux28981__WIRE_we , \rs_branch-reserv_branch_rs_branch_ent-ent1___MUX_ternary/core/rs_branchv687801__WIRE_and/core/rs_branchv687800_Y , \rs_branch-reserv_branch_rs_branch_ent-ent1___MUX_ternary/core/rs_branchv707804__WIRE_and/core/rs_branchv707803_Y , \rs_branch-reserv_branch_rs_branch_ent-ent1_src_manager-srcmng1___MUX_ternary/core/src_managerv313673__WIRE_and/core/src_managerv313672_Y , \rs_branch-reserv_branch_rs_branch_ent-ent1_src_manager-srcmng1___MUX_ternary/core/src_managerv303674__WIRE_and/core/src_managerv303669_Y , \rs_branch-reserv_branch_rs_branch_ent-ent1_src_manager-srcmng1___MUX_ternary/core/src_managerv293675__WIRE_and/core/src_managerv293666_Y , \rs_branch-reserv_branch_rs_branch_ent-ent1_src_manager-srcmng1___MUX_ternary/core/src_managerv283676__WIRE_and/core/src_managerv283663_Y , \rs_branch-reserv_branch_rs_branch_ent-ent1_src_manager-srcmng1___MUX_ternary/core/src_managerv273677__WIRE_and/core/src_managerv273660_Y , \rs_branch-reserv_branch_rs_branch_ent-ent1_src_manager-srcmng1___MUX_ternary/core/src_managerv263678__WIRE_opr_rdy , \rs_branch-reserv_branch_rs_branch_ent-ent1_src_manager-srcmng2___MUX_ternary/core/src_managerv313673__WIRE_and/core/src_managerv313672_Y , \rs_branch-reserv_branch_rs_branch_ent-ent1_src_manager-srcmng2___MUX_ternary/core/src_managerv303674__WIRE_and/core/src_managerv303669_Y , \rs_branch-reserv_branch_rs_branch_ent-ent1_src_manager-srcmng2___MUX_ternary/core/src_managerv293675__WIRE_and/core/src_managerv293666_Y , \rs_branch-reserv_branch_rs_branch_ent-ent1_src_manager-srcmng2___MUX_ternary/core/src_managerv283676__WIRE_and/core/src_managerv283663_Y , \rs_branch-reserv_branch_rs_branch_ent-ent1_src_manager-srcmng2___MUX_ternary/core/src_managerv273677__WIRE_and/core/src_managerv273660_Y , \rs_branch-reserv_branch_rs_branch_ent-ent1_src_manager-srcmng2___MUX_ternary/core/src_managerv263678__WIRE_opr_rdy , \rs_branch-reserv_branch_rs_branch_ent-ent0___MUX_procmux28981__WIRE_we , \rs_branch-reserv_branch_rs_branch_ent-ent0___MUX_ternary/core/rs_branchv687801__WIRE_and/core/rs_branchv687800_Y , \rs_branch-reserv_branch_rs_branch_ent-ent0___MUX_ternary/core/rs_branchv707804__WIRE_and/core/rs_branchv707803_Y , \rs_branch-reserv_branch_rs_branch_ent-ent0_src_manager-srcmng1___MUX_ternary/core/src_managerv313673__WIRE_and/core/src_managerv313672_Y , \rs_branch-reserv_branch_rs_branch_ent-ent0_src_manager-srcmng1___MUX_ternary/core/src_managerv303674__WIRE_and/core/src_managerv303669_Y , \rs_branch-reserv_branch_rs_branch_ent-ent0_src_manager-srcmng1___MUX_ternary/core/src_managerv293675__WIRE_and/core/src_managerv293666_Y , \rs_branch-reserv_branch_rs_branch_ent-ent0_src_manager-srcmng1___MUX_ternary/core/src_managerv283676__WIRE_and/core/src_managerv283663_Y , \rs_branch-reserv_branch_rs_branch_ent-ent0_src_manager-srcmng1___MUX_ternary/core/src_managerv273677__WIRE_and/core/src_managerv273660_Y , \rs_branch-reserv_branch_rs_branch_ent-ent0_src_manager-srcmng1___MUX_ternary/core/src_managerv263678__WIRE_opr_rdy , \rs_branch-reserv_branch_rs_branch_ent-ent0_src_manager-srcmng2___MUX_ternary/core/src_managerv313673__WIRE_and/core/src_managerv313672_Y , \rs_branch-reserv_branch_rs_branch_ent-ent0_src_manager-srcmng2___MUX_ternary/core/src_managerv303674__WIRE_and/core/src_managerv303669_Y , \rs_branch-reserv_branch_rs_branch_ent-ent0_src_manager-srcmng2___MUX_ternary/core/src_managerv293675__WIRE_and/core/src_managerv293666_Y , \rs_branch-reserv_branch_rs_branch_ent-ent0_src_manager-srcmng2___MUX_ternary/core/src_managerv283676__WIRE_and/core/src_managerv283663_Y , \rs_branch-reserv_branch_rs_branch_ent-ent0_src_manager-srcmng2___MUX_ternary/core/src_managerv273677__WIRE_and/core/src_managerv273660_Y , \rs_branch-reserv_branch_rs_branch_ent-ent0_src_manager-srcmng2___MUX_ternary/core/src_managerv263678__WIRE_opr_rdy , \rs_branch-reserv_branch___MUX_ternary/core/rs_branchv5662332__WIRE_eq/core/rs_branchv5662331_Y , \rs_branch-reserv_branch___MUX_ternary/core/rs_branchv5652333__WIRE_eq/core/rs_branchv5652330_Y , \rs_branch-reserv_branch___MUX_ternary/core/rs_branchv5642334__WIRE_eq/core/rs_branchv5642329_Y , \rs_branch-reserv_branch___MUX_ternary/core/rs_branchv5192284__WIRE_logic_and/core/rs_branchv5192283_Y , \rs_branch-reserv_branch___MUX_ternary/core/rs_branchv4702237__WIRE_logic_and/core/rs_branchv4702236_Y , \rs_branch-reserv_branch___MUX_ternary/core/rs_branchv4212190__WIRE_logic_and/core/rs_branchv4212189_Y , \rs_branch-reserv_branch___MUX_ternary/core/rs_branchv3722143__WIRE_logic_and/core/rs_branchv3722142_Y , \rs_branch-reserv_branch___MUX_ternary/core/rs_branchv3171966__WIRE_eq/core/rs_branchv3171965_Y , \rs_branch-reserv_branch___MUX_ternary/core/rs_branchv3161968__WIRE_eq/core/rs_branchv3161967_Y , \rs_branch-reserv_branch___MUX_ternary/core/rs_branchv3151970__WIRE_eq/core/rs_branchv3151969_Y , \rs_branch-reserv_branch___MUX_ternary/core/rs_branchv3141972__WIRE_eq/core/rs_branchv3141971_Y , \rs_branch-reserv_branch___MUX_ternary/core/rs_branchv3111955__WIRE_eq/core/rs_branchv3111954_Y , \rs_branch-reserv_branch___MUX_ternary/core/rs_branchv3101958__WIRE_eq/core/rs_branchv3101957_Y , \rs_branch-reserv_branch___MUX_ternary/core/rs_branchv3091961__WIRE_eq/core/rs_branchv3091960_Y , \rs_branch-reserv_branch___MUX_ternary/core/rs_branchv3081964__WIRE_eq/core/rs_branchv3081963_Y , \rs_branch-reserv_branch___MUX_procmux25547__WIRE_we1 , \rs_branch-reserv_branch___MUX_procmux25505__WIRE_prmiss , \rs_branch-reserv_branch___MUX_procmux25502__WIRE_prsuccess , \rs_branch-reserv_branch___MUX_procmux25451__WIRE_we2 , \rs_branch-reserv_branch___MUX_procmux25403__WIRE_clearbusy , \rs_ldst-reserv_ldst_rs_ldst_ent-ent3___MUX_procmux29065__WIRE_we , \rs_ldst-reserv_ldst_rs_ldst_ent-ent3___MUX_ternary/core/rs_ldstv567792__WIRE_and/core/rs_ldstv567791_Y , \rs_ldst-reserv_ldst_rs_ldst_ent-ent3___MUX_ternary/core/rs_ldstv587795__WIRE_and/core/rs_ldstv587794_Y , \rs_ldst-reserv_ldst_rs_ldst_ent-ent3_src_manager-srcmng1___MUX_ternary/core/src_managerv313673__WIRE_and/core/src_managerv313672_Y , \rs_ldst-reserv_ldst_rs_ldst_ent-ent3_src_manager-srcmng1___MUX_ternary/core/src_managerv303674__WIRE_and/core/src_managerv303669_Y , \rs_ldst-reserv_ldst_rs_ldst_ent-ent3_src_manager-srcmng1___MUX_ternary/core/src_managerv293675__WIRE_and/core/src_managerv293666_Y , \rs_ldst-reserv_ldst_rs_ldst_ent-ent3_src_manager-srcmng1___MUX_ternary/core/src_managerv283676__WIRE_and/core/src_managerv283663_Y , \rs_ldst-reserv_ldst_rs_ldst_ent-ent3_src_manager-srcmng1___MUX_ternary/core/src_managerv273677__WIRE_and/core/src_managerv273660_Y , \rs_ldst-reserv_ldst_rs_ldst_ent-ent3_src_manager-srcmng1___MUX_ternary/core/src_managerv263678__WIRE_opr_rdy , \rs_ldst-reserv_ldst_rs_ldst_ent-ent3_src_manager-srcmng2___MUX_ternary/core/src_managerv313673__WIRE_and/core/src_managerv313672_Y , \rs_ldst-reserv_ldst_rs_ldst_ent-ent3_src_manager-srcmng2___MUX_ternary/core/src_managerv303674__WIRE_and/core/src_managerv303669_Y , \rs_ldst-reserv_ldst_rs_ldst_ent-ent3_src_manager-srcmng2___MUX_ternary/core/src_managerv293675__WIRE_and/core/src_managerv293666_Y , \rs_ldst-reserv_ldst_rs_ldst_ent-ent3_src_manager-srcmng2___MUX_ternary/core/src_managerv283676__WIRE_and/core/src_managerv283663_Y , \rs_ldst-reserv_ldst_rs_ldst_ent-ent3_src_manager-srcmng2___MUX_ternary/core/src_managerv273677__WIRE_and/core/src_managerv273660_Y , \rs_ldst-reserv_ldst_rs_ldst_ent-ent3_src_manager-srcmng2___MUX_ternary/core/src_managerv263678__WIRE_opr_rdy , \rs_ldst-reserv_ldst_rs_ldst_ent-ent2___MUX_procmux29065__WIRE_we , \rs_ldst-reserv_ldst_rs_ldst_ent-ent2___MUX_ternary/core/rs_ldstv567792__WIRE_and/core/rs_ldstv567791_Y , \rs_ldst-reserv_ldst_rs_ldst_ent-ent2___MUX_ternary/core/rs_ldstv587795__WIRE_and/core/rs_ldstv587794_Y , \rs_ldst-reserv_ldst_rs_ldst_ent-ent2_src_manager-srcmng1___MUX_ternary/core/src_managerv313673__WIRE_and/core/src_managerv313672_Y , \rs_ldst-reserv_ldst_rs_ldst_ent-ent2_src_manager-srcmng1___MUX_ternary/core/src_managerv303674__WIRE_and/core/src_managerv303669_Y , \rs_ldst-reserv_ldst_rs_ldst_ent-ent2_src_manager-srcmng1___MUX_ternary/core/src_managerv293675__WIRE_and/core/src_managerv293666_Y , \rs_ldst-reserv_ldst_rs_ldst_ent-ent2_src_manager-srcmng1___MUX_ternary/core/src_managerv283676__WIRE_and/core/src_managerv283663_Y , \rs_ldst-reserv_ldst_rs_ldst_ent-ent2_src_manager-srcmng1___MUX_ternary/core/src_managerv273677__WIRE_and/core/src_managerv273660_Y , \rs_ldst-reserv_ldst_rs_ldst_ent-ent2_src_manager-srcmng1___MUX_ternary/core/src_managerv263678__WIRE_opr_rdy , \rs_ldst-reserv_ldst_rs_ldst_ent-ent2_src_manager-srcmng2___MUX_ternary/core/src_managerv313673__WIRE_and/core/src_managerv313672_Y , \rs_ldst-reserv_ldst_rs_ldst_ent-ent2_src_manager-srcmng2___MUX_ternary/core/src_managerv303674__WIRE_and/core/src_managerv303669_Y , \rs_ldst-reserv_ldst_rs_ldst_ent-ent2_src_manager-srcmng2___MUX_ternary/core/src_managerv293675__WIRE_and/core/src_managerv293666_Y , \rs_ldst-reserv_ldst_rs_ldst_ent-ent2_src_manager-srcmng2___MUX_ternary/core/src_managerv283676__WIRE_and/core/src_managerv283663_Y , \rs_ldst-reserv_ldst_rs_ldst_ent-ent2_src_manager-srcmng2___MUX_ternary/core/src_managerv273677__WIRE_and/core/src_managerv273660_Y , \rs_ldst-reserv_ldst_rs_ldst_ent-ent2_src_manager-srcmng2___MUX_ternary/core/src_managerv263678__WIRE_opr_rdy , \rs_ldst-reserv_ldst_rs_ldst_ent-ent1___MUX_procmux29065__WIRE_we , \rs_ldst-reserv_ldst_rs_ldst_ent-ent1___MUX_ternary/core/rs_ldstv567792__WIRE_and/core/rs_ldstv567791_Y , \rs_ldst-reserv_ldst_rs_ldst_ent-ent1___MUX_ternary/core/rs_ldstv587795__WIRE_and/core/rs_ldstv587794_Y , \rs_ldst-reserv_ldst_rs_ldst_ent-ent1_src_manager-srcmng1___MUX_ternary/core/src_managerv313673__WIRE_and/core/src_managerv313672_Y , \rs_ldst-reserv_ldst_rs_ldst_ent-ent1_src_manager-srcmng1___MUX_ternary/core/src_managerv303674__WIRE_and/core/src_managerv303669_Y , \rs_ldst-reserv_ldst_rs_ldst_ent-ent1_src_manager-srcmng1___MUX_ternary/core/src_managerv293675__WIRE_and/core/src_managerv293666_Y , \rs_ldst-reserv_ldst_rs_ldst_ent-ent1_src_manager-srcmng1___MUX_ternary/core/src_managerv283676__WIRE_and/core/src_managerv283663_Y , \rs_ldst-reserv_ldst_rs_ldst_ent-ent1_src_manager-srcmng1___MUX_ternary/core/src_managerv273677__WIRE_and/core/src_managerv273660_Y , \rs_ldst-reserv_ldst_rs_ldst_ent-ent1_src_manager-srcmng1___MUX_ternary/core/src_managerv263678__WIRE_opr_rdy , \rs_ldst-reserv_ldst_rs_ldst_ent-ent1_src_manager-srcmng2___MUX_ternary/core/src_managerv313673__WIRE_and/core/src_managerv313672_Y , \rs_ldst-reserv_ldst_rs_ldst_ent-ent1_src_manager-srcmng2___MUX_ternary/core/src_managerv303674__WIRE_and/core/src_managerv303669_Y , \rs_ldst-reserv_ldst_rs_ldst_ent-ent1_src_manager-srcmng2___MUX_ternary/core/src_managerv293675__WIRE_and/core/src_managerv293666_Y , \rs_ldst-reserv_ldst_rs_ldst_ent-ent1_src_manager-srcmng2___MUX_ternary/core/src_managerv283676__WIRE_and/core/src_managerv283663_Y , \rs_ldst-reserv_ldst_rs_ldst_ent-ent1_src_manager-srcmng2___MUX_ternary/core/src_managerv273677__WIRE_and/core/src_managerv273660_Y , \rs_ldst-reserv_ldst_rs_ldst_ent-ent1_src_manager-srcmng2___MUX_ternary/core/src_managerv263678__WIRE_opr_rdy , \rs_ldst-reserv_ldst_rs_ldst_ent-ent0___MUX_procmux29065__WIRE_we , \rs_ldst-reserv_ldst_rs_ldst_ent-ent0___MUX_ternary/core/rs_ldstv567792__WIRE_and/core/rs_ldstv567791_Y , \rs_ldst-reserv_ldst_rs_ldst_ent-ent0___MUX_ternary/core/rs_ldstv587795__WIRE_and/core/rs_ldstv587794_Y , \rs_ldst-reserv_ldst_rs_ldst_ent-ent0_src_manager-srcmng1___MUX_ternary/core/src_managerv313673__WIRE_and/core/src_managerv313672_Y , \rs_ldst-reserv_ldst_rs_ldst_ent-ent0_src_manager-srcmng1___MUX_ternary/core/src_managerv303674__WIRE_and/core/src_managerv303669_Y , \rs_ldst-reserv_ldst_rs_ldst_ent-ent0_src_manager-srcmng1___MUX_ternary/core/src_managerv293675__WIRE_and/core/src_managerv293666_Y , \rs_ldst-reserv_ldst_rs_ldst_ent-ent0_src_manager-srcmng1___MUX_ternary/core/src_managerv283676__WIRE_and/core/src_managerv283663_Y , \rs_ldst-reserv_ldst_rs_ldst_ent-ent0_src_manager-srcmng1___MUX_ternary/core/src_managerv273677__WIRE_and/core/src_managerv273660_Y , \rs_ldst-reserv_ldst_rs_ldst_ent-ent0_src_manager-srcmng1___MUX_ternary/core/src_managerv263678__WIRE_opr_rdy , \rs_ldst-reserv_ldst_rs_ldst_ent-ent0_src_manager-srcmng2___MUX_ternary/core/src_managerv313673__WIRE_and/core/src_managerv313672_Y , \rs_ldst-reserv_ldst_rs_ldst_ent-ent0_src_manager-srcmng2___MUX_ternary/core/src_managerv303674__WIRE_and/core/src_managerv303669_Y , \rs_ldst-reserv_ldst_rs_ldst_ent-ent0_src_manager-srcmng2___MUX_ternary/core/src_managerv293675__WIRE_and/core/src_managerv293666_Y , \rs_ldst-reserv_ldst_rs_ldst_ent-ent0_src_manager-srcmng2___MUX_ternary/core/src_managerv283676__WIRE_and/core/src_managerv283663_Y , \rs_ldst-reserv_ldst_rs_ldst_ent-ent0_src_manager-srcmng2___MUX_ternary/core/src_managerv273677__WIRE_and/core/src_managerv273660_Y , \rs_ldst-reserv_ldst_rs_ldst_ent-ent0_src_manager-srcmng2___MUX_ternary/core/src_managerv263678__WIRE_opr_rdy , \rs_ldst-reserv_ldst___MUX_ternary/core/rs_ldstv4692782__WIRE_eq/core/rs_ldstv4692781_Y , \rs_ldst-reserv_ldst___MUX_ternary/core/rs_ldstv4682783__WIRE_eq/core/rs_ldstv4682780_Y , \rs_ldst-reserv_ldst___MUX_ternary/core/rs_ldstv4672784__WIRE_eq/core/rs_ldstv4672779_Y , \rs_ldst-reserv_ldst___MUX_ternary/core/rs_ldstv4312749__WIRE_logic_and/core/rs_ldstv4312748_Y , \rs_ldst-reserv_ldst___MUX_ternary/core/rs_ldstv3922717__WIRE_logic_and/core/rs_ldstv3922716_Y , \rs_ldst-reserv_ldst___MUX_ternary/core/rs_ldstv3532685__WIRE_logic_and/core/rs_ldstv3532684_Y , \rs_ldst-reserv_ldst___MUX_ternary/core/rs_ldstv3142653__WIRE_logic_and/core/rs_ldstv3142652_Y , \rs_ldst-reserv_ldst___MUX_ternary/core/rs_ldstv2592476__WIRE_eq/core/rs_ldstv2592475_Y , \rs_ldst-reserv_ldst___MUX_ternary/core/rs_ldstv2582478__WIRE_eq/core/rs_ldstv2582477_Y , \rs_ldst-reserv_ldst___MUX_ternary/core/rs_ldstv2572480__WIRE_eq/core/rs_ldstv2572479_Y , \rs_ldst-reserv_ldst___MUX_ternary/core/rs_ldstv2562482__WIRE_eq/core/rs_ldstv2562481_Y , \rs_ldst-reserv_ldst___MUX_ternary/core/rs_ldstv2532465__WIRE_eq/core/rs_ldstv2532464_Y , \rs_ldst-reserv_ldst___MUX_ternary/core/rs_ldstv2522468__WIRE_eq/core/rs_ldstv2522467_Y , \rs_ldst-reserv_ldst___MUX_ternary/core/rs_ldstv2512471__WIRE_eq/core/rs_ldstv2512470_Y , \rs_ldst-reserv_ldst___MUX_ternary/core/rs_ldstv2502474__WIRE_eq/core/rs_ldstv2502473_Y , \rs_ldst-reserv_ldst___MUX_procmux24891__WIRE_we1 , \rs_ldst-reserv_ldst___MUX_procmux24849__WIRE_prmiss , \rs_ldst-reserv_ldst___MUX_procmux24846__WIRE_prsuccess , \rs_ldst-reserv_ldst___MUX_procmux24795__WIRE_we2 , \rs_ldst-reserv_ldst___MUX_procmux24747__WIRE_clearbusy , \rs_mul-reserv_mul_rs_mul_ent-ent1___MUX_procmux28921__WIRE_we , \rs_mul-reserv_mul_rs_mul_ent-ent1___MUX_ternary/core/rs_mulv597815__WIRE_and/core/rs_mulv597814_Y , \rs_mul-reserv_mul_rs_mul_ent-ent1___MUX_ternary/core/rs_mulv617818__WIRE_and/core/rs_mulv617817_Y , \rs_mul-reserv_mul_rs_mul_ent-ent1_src_manager-srcmng1___MUX_ternary/core/src_managerv313673__WIRE_and/core/src_managerv313672_Y , \rs_mul-reserv_mul_rs_mul_ent-ent1_src_manager-srcmng1___MUX_ternary/core/src_managerv303674__WIRE_and/core/src_managerv303669_Y , \rs_mul-reserv_mul_rs_mul_ent-ent1_src_manager-srcmng1___MUX_ternary/core/src_managerv293675__WIRE_and/core/src_managerv293666_Y , \rs_mul-reserv_mul_rs_mul_ent-ent1_src_manager-srcmng1___MUX_ternary/core/src_managerv283676__WIRE_and/core/src_managerv283663_Y , \rs_mul-reserv_mul_rs_mul_ent-ent1_src_manager-srcmng1___MUX_ternary/core/src_managerv273677__WIRE_and/core/src_managerv273660_Y , \rs_mul-reserv_mul_rs_mul_ent-ent1_src_manager-srcmng1___MUX_ternary/core/src_managerv263678__WIRE_opr_rdy , \rs_mul-reserv_mul_rs_mul_ent-ent1_src_manager-srcmng2___MUX_ternary/core/src_managerv313673__WIRE_and/core/src_managerv313672_Y , \rs_mul-reserv_mul_rs_mul_ent-ent1_src_manager-srcmng2___MUX_ternary/core/src_managerv303674__WIRE_and/core/src_managerv303669_Y , \rs_mul-reserv_mul_rs_mul_ent-ent1_src_manager-srcmng2___MUX_ternary/core/src_managerv293675__WIRE_and/core/src_managerv293666_Y , \rs_mul-reserv_mul_rs_mul_ent-ent1_src_manager-srcmng2___MUX_ternary/core/src_managerv283676__WIRE_and/core/src_managerv283663_Y , \rs_mul-reserv_mul_rs_mul_ent-ent1_src_manager-srcmng2___MUX_ternary/core/src_managerv273677__WIRE_and/core/src_managerv273660_Y , \rs_mul-reserv_mul_rs_mul_ent-ent1_src_manager-srcmng2___MUX_ternary/core/src_managerv263678__WIRE_opr_rdy , \rs_mul-reserv_mul_rs_mul_ent-ent0___MUX_procmux28921__WIRE_we , \rs_mul-reserv_mul_rs_mul_ent-ent0___MUX_ternary/core/rs_mulv597815__WIRE_and/core/rs_mulv597814_Y , \rs_mul-reserv_mul_rs_mul_ent-ent0___MUX_ternary/core/rs_mulv617818__WIRE_and/core/rs_mulv617817_Y , \rs_mul-reserv_mul_rs_mul_ent-ent0_src_manager-srcmng1___MUX_ternary/core/src_managerv313673__WIRE_and/core/src_managerv313672_Y , \rs_mul-reserv_mul_rs_mul_ent-ent0_src_manager-srcmng1___MUX_ternary/core/src_managerv303674__WIRE_and/core/src_managerv303669_Y , \rs_mul-reserv_mul_rs_mul_ent-ent0_src_manager-srcmng1___MUX_ternary/core/src_managerv293675__WIRE_and/core/src_managerv293666_Y , \rs_mul-reserv_mul_rs_mul_ent-ent0_src_manager-srcmng1___MUX_ternary/core/src_managerv283676__WIRE_and/core/src_managerv283663_Y , \rs_mul-reserv_mul_rs_mul_ent-ent0_src_manager-srcmng1___MUX_ternary/core/src_managerv273677__WIRE_and/core/src_managerv273660_Y , \rs_mul-reserv_mul_rs_mul_ent-ent0_src_manager-srcmng1___MUX_ternary/core/src_managerv263678__WIRE_opr_rdy , \rs_mul-reserv_mul_rs_mul_ent-ent0_src_manager-srcmng2___MUX_ternary/core/src_managerv313673__WIRE_and/core/src_managerv313672_Y , \rs_mul-reserv_mul_rs_mul_ent-ent0_src_manager-srcmng2___MUX_ternary/core/src_managerv303674__WIRE_and/core/src_managerv303669_Y , \rs_mul-reserv_mul_rs_mul_ent-ent0_src_manager-srcmng2___MUX_ternary/core/src_managerv293675__WIRE_and/core/src_managerv293666_Y , \rs_mul-reserv_mul_rs_mul_ent-ent0_src_manager-srcmng2___MUX_ternary/core/src_managerv283676__WIRE_and/core/src_managerv283663_Y , \rs_mul-reserv_mul_rs_mul_ent-ent0_src_manager-srcmng2___MUX_ternary/core/src_managerv273677__WIRE_and/core/src_managerv273660_Y , \rs_mul-reserv_mul_rs_mul_ent-ent0_src_manager-srcmng2___MUX_ternary/core/src_managerv263678__WIRE_opr_rdy , \rs_mul-reserv_mul___MUX_ternary/core/rs_mulv3791913__WIRE_issueaddr , \rs_mul-reserv_mul___MUX_ternary/core/rs_mulv3421879__WIRE_logic_and/core/rs_mulv3421878_Y , \rs_mul-reserv_mul___MUX_ternary/core/rs_mulv3011844__WIRE_logic_and/core/rs_mulv3011843_Y , \rs_mul-reserv_mul___MUX_ternary/core/rs_mulv2471671__WIRE_eq/core/rs_mulv2471670_Y , \rs_mul-reserv_mul___MUX_ternary/core/rs_mulv2461673__WIRE_eq/core/rs_mulv2461672_Y , \rs_mul-reserv_mul___MUX_ternary/core/rs_mulv2431666__WIRE_eq/core/rs_mulv2431665_Y , \rs_mul-reserv_mul___MUX_ternary/core/rs_mulv2421669__WIRE_eq/core/rs_mulv2421668_Y , \rs_mul-reserv_mul___MUX_procmux26207__WIRE_we1 , \rs_mul-reserv_mul___MUX_procmux26165__WIRE_prmiss , \rs_mul-reserv_mul___MUX_procmux26162__WIRE_prsuccess , \rs_mul-reserv_mul___MUX_procmux26111__WIRE_we2 , \rs_mul-reserv_mul___MUX_procmux26063__WIRE_clearbusy , \reorderbuf-rob___MUX_ternary/core/reorderbufv89444__WIRE_and/core/reorderbufv76397_Y , \reorderbuf-rob___MUX_ternary/core/reorderbufv71391__WIRE_gt/core/reorderbufv71390_Y , \reorderbuf-rob___MUX_ternary/core/reorderbufv70388__WIRE_gt/core/reorderbufv70387_Y , \reorderbuf-rob___MUX_ternary/core/reorderbufv68385__WIRE_logic_or/core/reorderbufv68384_Y , \reorderbuf-rob___MUX_procmux27623__WIRE_exfin_alu1 , \reorderbuf-rob___MUX_procmux27599__WIRE_exfin_alu2 , \reorderbuf-rob___MUX_procmux27575__WIRE_exfin_mul , \reorderbuf-rob___MUX_procmux27551__WIRE_exfin_ldst , \reorderbuf-rob___MUX_procmux27485__WIRE_exfin_branch , \reorderbuf-rob___MUX_procmux27425__WIRE_dp1 , \reorderbuf-rob___MUX_procmux27362__WIRE_dp2 , \rrf-rregfile___MUX_ternary/core/rrfv783740__WIRE_dpen2 , \rrf-rregfile___MUX_ternary/core/rrfv763736__WIRE_dpen1 , \rrf-rregfile___MUX_procmux23886__WIRE_wrrfen1 , \rrf-rregfile___MUX_procmux23868__WIRE_wrrfen2 , \rrf-rregfile___MUX_procmux23850__WIRE_wrrfen3 , \rrf-rregfile___MUX_procmux23832__WIRE_wrrfen4 , \rrf-rregfile___MUX_procmux23814__WIRE_wrrfen5 , \rrf_freelistmanager-rrf_fl___MUX_ternary/core/rrf_freelistmanagerv473819__WIRE_gt/core/rrf_freelistmanagerv473818_Y , \rrf_freelistmanager-rrf_fl___MUX_ternary/core/rrf_freelistmanagerv293810__WIRE_invalid1 , \rrf_freelistmanager-rrf_fl___MUX_ternary/core/rrf_freelistmanagerv273808__WIRE_lt/core/rrf_freelistmanagerv273807_Y , \rrf_freelistmanager-rrf_fl___MUX_ternary/core/rrf_freelistmanagerv233804__WIRE_gt/core/rrf_freelistmanagerv233803_Y , \rrf_freelistmanager-rrf_fl___MUX_procmux23798__WIRE_prmiss , \rrf_freelistmanager-rrf_fl___MUX_procmux23795__WIRE_stall_DP , \rs_requestgenerator-rs_reqgen___MUX_ternary/core/rs_reqgenv343649__WIRE_eq/core/rs_reqgenv343648_Y , \rs_requestgenerator-rs_reqgen___MUX_ternary/core/rs_reqgenv333647__WIRE_eq/core/rs_reqgenv333646_Y , \rs_requestgenerator-rs_reqgen___MUX_ternary/core/rs_reqgenv303644__WIRE_eq/core/rs_reqgenv303643_Y , \rs_requestgenerator-rs_reqgen___MUX_ternary/core/rs_reqgenv293642__WIRE_eq/core/rs_reqgenv293641_Y , \rs_requestgenerator-rs_reqgen___MUX_ternary/core/rs_reqgenv263639__WIRE_eq/core/rs_reqgenv263638_Y , \rs_requestgenerator-rs_reqgen___MUX_ternary/core/rs_reqgenv253637__WIRE_eq/core/rs_reqgenv253636_Y , \rs_requestgenerator-rs_reqgen___MUX_ternary/core/rs_reqgenv223634__WIRE_eq/core/rs_reqgenv223633_Y , \rs_requestgenerator-rs_reqgen___MUX_ternary/core/rs_reqgenv213632__WIRE_eq/core/rs_reqgenv213631_Y , \storebuf-sb_paramod4458cabf90d41bd2b27bf3a98d7c67dbdfbf585bsearch_end-sne1___MUX_procmux28705__WIRE_in , \storebuf-sb_paramod4458cabf90d41bd2b27bf3a98d7c67dbdfbf585bsearch_begin-snb1___MUX_procmux28513__WIRE_in , \storebuf-sb_paramod4458cabf90d41bd2b27bf3a98d7c67dbdfbf585bsearch_begin-snb0___MUX_procmux28513__WIRE_in , \storebuf-sb_paramod4458cabf90d41bd2b27bf3a98d7c67dbdfbf585bsearch_end-findhitent___MUX_procmux28705__WIRE_in , \storebuf-sb___MUX_ternary/core/storebufv911024__WIRE_logic_and/core/storebufv911021_Y , \storebuf-sb___MUX_ternary/core/storebufv901026__WIRE_or/core/storebufv901018_Y , \storebuf-sb___MUX_ternary/core/storebufv881015__WIRE_logic_and/core/storebufv881014_Y , \storebuf-sb___MUX_ternary/core/storebufv1341152__WIRE_notempty_next , \storebuf-sb___MUX_ternary/core/storebufv1041639__WIRE_logic_and/core/storebufv1041638_Y , \storebuf-sb___MUX_ternary/core/storebufv1041627__WIRE_logic_and/core/storebufv1041626_Y , \storebuf-sb___MUX_ternary/core/storebufv1041615__WIRE_logic_and/core/storebufv1041614_Y , \storebuf-sb___MUX_ternary/core/storebufv1041603__WIRE_logic_and/core/storebufv1041602_Y , \storebuf-sb___MUX_ternary/core/storebufv1041591__WIRE_logic_and/core/storebufv1041590_Y , \storebuf-sb___MUX_ternary/core/storebufv1041579__WIRE_logic_and/core/storebufv1041578_Y , \storebuf-sb___MUX_ternary/core/storebufv1041567__WIRE_logic_and/core/storebufv1041566_Y , \storebuf-sb___MUX_ternary/core/storebufv1041555__WIRE_logic_and/core/storebufv1041554_Y , \storebuf-sb___MUX_ternary/core/storebufv1041543__WIRE_logic_and/core/storebufv1041542_Y , \storebuf-sb___MUX_ternary/core/storebufv1041531__WIRE_logic_and/core/storebufv1041530_Y , \storebuf-sb___MUX_ternary/core/storebufv1041519__WIRE_logic_and/core/storebufv1041518_Y , \storebuf-sb___MUX_ternary/core/storebufv1041507__WIRE_logic_and/core/storebufv1041506_Y , \storebuf-sb___MUX_ternary/core/storebufv1041495__WIRE_logic_and/core/storebufv1041494_Y , \storebuf-sb___MUX_ternary/core/storebufv1041483__WIRE_logic_and/core/storebufv1041482_Y , \storebuf-sb___MUX_ternary/core/storebufv1041471__WIRE_logic_and/core/storebufv1041470_Y , \storebuf-sb___MUX_ternary/core/storebufv1041459__WIRE_logic_and/core/storebufv1041458_Y , \storebuf-sb___MUX_ternary/core/storebufv1041447__WIRE_logic_and/core/storebufv1041446_Y , \storebuf-sb___MUX_ternary/core/storebufv1041435__WIRE_logic_and/core/storebufv1041434_Y , \storebuf-sb___MUX_ternary/core/storebufv1041423__WIRE_logic_and/core/storebufv1041422_Y , \storebuf-sb___MUX_ternary/core/storebufv1041411__WIRE_logic_and/core/storebufv1041410_Y , \storebuf-sb___MUX_ternary/core/storebufv1041399__WIRE_logic_and/core/storebufv1041398_Y , \storebuf-sb___MUX_ternary/core/storebufv1041387__WIRE_logic_and/core/storebufv1041386_Y , \storebuf-sb___MUX_ternary/core/storebufv1041375__WIRE_logic_and/core/storebufv1041374_Y , \storebuf-sb___MUX_ternary/core/storebufv1041363__WIRE_logic_and/core/storebufv1041362_Y , \storebuf-sb___MUX_ternary/core/storebufv1041351__WIRE_logic_and/core/storebufv1041350_Y , \storebuf-sb___MUX_ternary/core/storebufv1041339__WIRE_logic_and/core/storebufv1041338_Y , \storebuf-sb___MUX_ternary/core/storebufv1041327__WIRE_logic_and/core/storebufv1041326_Y , \storebuf-sb___MUX_ternary/core/storebufv1041315__WIRE_logic_and/core/storebufv1041314_Y , \storebuf-sb___MUX_ternary/core/storebufv1041303__WIRE_logic_and/core/storebufv1041302_Y , \storebuf-sb___MUX_ternary/core/storebufv1041291__WIRE_logic_and/core/storebufv1041290_Y , \storebuf-sb___MUX_ternary/core/storebufv1041279__WIRE_logic_and/core/storebufv1041278_Y , \storebuf-sb___MUX_ternary/core/storebufv1041267__WIRE_logic_and/core/storebufv1041266_Y , \storebuf-sb___MUX_ternary/core/storebufv1031635__WIRE_logic_and/core/storebufv1031634_Y , \storebuf-sb___MUX_ternary/core/storebufv1031623__WIRE_logic_and/core/storebufv1031622_Y , \storebuf-sb___MUX_ternary/core/storebufv1031611__WIRE_logic_and/core/storebufv1031610_Y , \storebuf-sb___MUX_ternary/core/storebufv1031599__WIRE_logic_and/core/storebufv1031598_Y , \storebuf-sb___MUX_ternary/core/storebufv1031587__WIRE_logic_and/core/storebufv1031586_Y , \storebuf-sb___MUX_ternary/core/storebufv1031575__WIRE_logic_and/core/storebufv1031574_Y , \storebuf-sb___MUX_ternary/core/storebufv1031563__WIRE_logic_and/core/storebufv1031562_Y , \storebuf-sb___MUX_ternary/core/storebufv1031551__WIRE_logic_and/core/storebufv1031550_Y , \storebuf-sb___MUX_ternary/core/storebufv1031539__WIRE_logic_and/core/storebufv1031538_Y , \storebuf-sb___MUX_ternary/core/storebufv1031527__WIRE_logic_and/core/storebufv1031526_Y , \storebuf-sb___MUX_ternary/core/storebufv1031515__WIRE_logic_and/core/storebufv1031514_Y , \storebuf-sb___MUX_ternary/core/storebufv1031503__WIRE_logic_and/core/storebufv1031502_Y , \storebuf-sb___MUX_ternary/core/storebufv1031491__WIRE_logic_and/core/storebufv1031490_Y , \storebuf-sb___MUX_ternary/core/storebufv1031479__WIRE_logic_and/core/storebufv1031478_Y , \storebuf-sb___MUX_ternary/core/storebufv1031467__WIRE_logic_and/core/storebufv1031466_Y , \storebuf-sb___MUX_ternary/core/storebufv1031455__WIRE_logic_and/core/storebufv1031454_Y , \storebuf-sb___MUX_ternary/core/storebufv1031443__WIRE_logic_and/core/storebufv1031442_Y , \storebuf-sb___MUX_ternary/core/storebufv1031431__WIRE_logic_and/core/storebufv1031430_Y , \storebuf-sb___MUX_ternary/core/storebufv1031419__WIRE_logic_and/core/storebufv1031418_Y , \storebuf-sb___MUX_ternary/core/storebufv1031407__WIRE_logic_and/core/storebufv1031406_Y , \storebuf-sb___MUX_ternary/core/storebufv1031395__WIRE_logic_and/core/storebufv1031394_Y , \storebuf-sb___MUX_ternary/core/storebufv1031383__WIRE_logic_and/core/storebufv1031382_Y , \storebuf-sb___MUX_ternary/core/storebufv1031371__WIRE_logic_and/core/storebufv1031370_Y , \storebuf-sb___MUX_ternary/core/storebufv1031359__WIRE_logic_and/core/storebufv1031358_Y , \storebuf-sb___MUX_ternary/core/storebufv1031347__WIRE_logic_and/core/storebufv1031346_Y , \storebuf-sb___MUX_ternary/core/storebufv1031335__WIRE_logic_and/core/storebufv1031334_Y , \storebuf-sb___MUX_ternary/core/storebufv1031323__WIRE_logic_and/core/storebufv1031322_Y , \storebuf-sb___MUX_ternary/core/storebufv1031311__WIRE_logic_and/core/storebufv1031310_Y , \storebuf-sb___MUX_ternary/core/storebufv1031299__WIRE_logic_and/core/storebufv1031298_Y , \storebuf-sb___MUX_ternary/core/storebufv1031287__WIRE_logic_and/core/storebufv1031286_Y , \storebuf-sb___MUX_ternary/core/storebufv1031275__WIRE_logic_and/core/storebufv1031274_Y , \storebuf-sb___MUX_ternary/core/storebufv1031263__WIRE_logic_and/core/storebufv1031262_Y , \storebuf-sb___MUX_ternary/core/storebufv1021630__WIRE_eq/core/storebufv1021629_Y , \storebuf-sb___MUX_ternary/core/storebufv1021618__WIRE_eq/core/storebufv1021617_Y , \storebuf-sb___MUX_ternary/core/storebufv1021606__WIRE_eq/core/storebufv1021605_Y , \storebuf-sb___MUX_ternary/core/storebufv1021594__WIRE_eq/core/storebufv1021593_Y , \storebuf-sb___MUX_ternary/core/storebufv1021582__WIRE_eq/core/storebufv1021581_Y , \storebuf-sb___MUX_ternary/core/storebufv1021570__WIRE_eq/core/storebufv1021569_Y , \storebuf-sb___MUX_ternary/core/storebufv1021558__WIRE_eq/core/storebufv1021557_Y , \storebuf-sb___MUX_ternary/core/storebufv1021546__WIRE_eq/core/storebufv1021545_Y , \storebuf-sb___MUX_ternary/core/storebufv1021534__WIRE_eq/core/storebufv1021533_Y , \storebuf-sb___MUX_ternary/core/storebufv1021522__WIRE_eq/core/storebufv1021521_Y , \storebuf-sb___MUX_ternary/core/storebufv1021510__WIRE_eq/core/storebufv1021509_Y , \storebuf-sb___MUX_ternary/core/storebufv1021498__WIRE_eq/core/storebufv1021497_Y , \storebuf-sb___MUX_ternary/core/storebufv1021486__WIRE_eq/core/storebufv1021485_Y , \storebuf-sb___MUX_ternary/core/storebufv1021474__WIRE_eq/core/storebufv1021473_Y , \storebuf-sb___MUX_ternary/core/storebufv1021462__WIRE_eq/core/storebufv1021461_Y , \storebuf-sb___MUX_ternary/core/storebufv1021450__WIRE_eq/core/storebufv1021449_Y , \storebuf-sb___MUX_ternary/core/storebufv1021438__WIRE_eq/core/storebufv1021437_Y , \storebuf-sb___MUX_ternary/core/storebufv1021426__WIRE_eq/core/storebufv1021425_Y , \storebuf-sb___MUX_ternary/core/storebufv1021414__WIRE_eq/core/storebufv1021413_Y , \storebuf-sb___MUX_ternary/core/storebufv1021402__WIRE_eq/core/storebufv1021401_Y , \storebuf-sb___MUX_ternary/core/storebufv1021390__WIRE_eq/core/storebufv1021389_Y , \storebuf-sb___MUX_ternary/core/storebufv1021378__WIRE_eq/core/storebufv1021377_Y , \storebuf-sb___MUX_ternary/core/storebufv1021366__WIRE_eq/core/storebufv1021365_Y , \storebuf-sb___MUX_ternary/core/storebufv1021354__WIRE_eq/core/storebufv1021353_Y , \storebuf-sb___MUX_ternary/core/storebufv1021342__WIRE_eq/core/storebufv1021341_Y , \storebuf-sb___MUX_ternary/core/storebufv1021330__WIRE_eq/core/storebufv1021329_Y , \storebuf-sb___MUX_ternary/core/storebufv1021318__WIRE_eq/core/storebufv1021317_Y , \storebuf-sb___MUX_ternary/core/storebufv1021306__WIRE_eq/core/storebufv1021305_Y , \storebuf-sb___MUX_ternary/core/storebufv1021294__WIRE_eq/core/storebufv1021293_Y , \storebuf-sb___MUX_ternary/core/storebufv1021282__WIRE_eq/core/storebufv1021281_Y , \storebuf-sb___MUX_ternary/core/storebufv1021270__WIRE_eq/core/storebufv1021269_Y , \storebuf-sb___MUX_ternary/core/storebufv1021258__WIRE_eq/core/storebufv1021257_Y , \storebuf-sb___MUX_procmux27284__WIRE_and/core/storebufv1091041_Y , \storebuf-sb___MUX_procmux26861__WIRE_prmiss , \storebuf-sb___MUX_procmux26858__WIRE_stcom , \storebuf-sb___MUX_procmux26786__WIRE_stretire , \storebuf-sb___MUX_procmux26750__WIRE_prsuccess , \storebuf-sb___MUX_procmux26714__WIRE_stfin , \exunit_ldst-seiryu___MUX_ternary/core/exunit_ldstv61943__WIRE_clearbusy , \exunit_ldst-seiryu___MUX_ternary/core/exunit_ldstv57941__WIRE_hitsb_latch , \exunit_ldst-seiryu___MUX_ternary/core/exunit_ldstv54932__WIRE_logic_or/core/exunit_ldstv54931_Y , \sourceoperand_manager-sopm1_1___MUX_ternary/core/srcopr_managerv203822__WIRE_rrf_valid , \sourceoperand_manager-sopm1_1___MUX_ternary/core/srcopr_managerv193823__WIRE_arf_busy , \sourceoperand_manager-sopm1_1___MUX_ternary/core/srcopr_managerv183825__WIRE_src_eq_dst1 , \sourceoperand_manager-sopm1_1___MUX_ternary/core/srcopr_managerv173826__WIRE_src_eq_0 , \sourceoperand_manager-sopm1_2___MUX_ternary/core/srcopr_managerv203822__WIRE_rrf_valid , \sourceoperand_manager-sopm1_2___MUX_ternary/core/srcopr_managerv193823__WIRE_arf_busy , \sourceoperand_manager-sopm1_2___MUX_ternary/core/srcopr_managerv183825__WIRE_src_eq_dst1 , \sourceoperand_manager-sopm1_2___MUX_ternary/core/srcopr_managerv173826__WIRE_src_eq_0 , \sourceoperand_manager-sopm2_1___MUX_ternary/core/srcopr_managerv203822__WIRE_rrf_valid , \sourceoperand_manager-sopm2_1___MUX_ternary/core/srcopr_managerv193823__WIRE_arf_busy , \sourceoperand_manager-sopm2_1___MUX_ternary/core/srcopr_managerv183825__WIRE_src_eq_dst1 , \sourceoperand_manager-sopm2_1___MUX_ternary/core/srcopr_managerv173826__WIRE_src_eq_0 , \sourceoperand_manager-sopm2_2___MUX_ternary/core/srcopr_managerv203822__WIRE_rrf_valid , \sourceoperand_manager-sopm2_2___MUX_ternary/core/srcopr_managerv193823__WIRE_arf_busy , \sourceoperand_manager-sopm2_2___MUX_ternary/core/srcopr_managerv183825__WIRE_src_eq_dst1 , \sourceoperand_manager-sopm2_2___MUX_ternary/core/srcopr_managerv173826__WIRE_src_eq_0 , \src_manager-srcmng1_1___MUX_ternary/core/src_managerv313673__WIRE_and/core/src_managerv313672_Y , \src_manager-srcmng1_1___MUX_ternary/core/src_managerv303674__WIRE_and/core/src_managerv303669_Y , \src_manager-srcmng1_1___MUX_ternary/core/src_managerv293675__WIRE_and/core/src_managerv293666_Y , \src_manager-srcmng1_1___MUX_ternary/core/src_managerv283676__WIRE_and/core/src_managerv283663_Y , \src_manager-srcmng1_1___MUX_ternary/core/src_managerv273677__WIRE_and/core/src_managerv273660_Y , \src_manager-srcmng1_1___MUX_ternary/core/src_managerv263678__WIRE_opr_rdy , \src_manager-srcmng1_2___MUX_ternary/core/src_managerv313673__WIRE_and/core/src_managerv313672_Y , \src_manager-srcmng1_2___MUX_ternary/core/src_managerv303674__WIRE_and/core/src_managerv303669_Y , \src_manager-srcmng1_2___MUX_ternary/core/src_managerv293675__WIRE_and/core/src_managerv293666_Y , \src_manager-srcmng1_2___MUX_ternary/core/src_managerv283676__WIRE_and/core/src_managerv283663_Y , \src_manager-srcmng1_2___MUX_ternary/core/src_managerv273677__WIRE_and/core/src_managerv273660_Y , \src_manager-srcmng1_2___MUX_ternary/core/src_managerv263678__WIRE_opr_rdy , \src_manager-srcmng2_1___MUX_ternary/core/src_managerv313673__WIRE_and/core/src_managerv313672_Y , \src_manager-srcmng2_1___MUX_ternary/core/src_managerv303674__WIRE_and/core/src_managerv303669_Y , \src_manager-srcmng2_1___MUX_ternary/core/src_managerv293675__WIRE_and/core/src_managerv293666_Y , \src_manager-srcmng2_1___MUX_ternary/core/src_managerv283676__WIRE_and/core/src_managerv283663_Y , \src_manager-srcmng2_1___MUX_ternary/core/src_managerv273677__WIRE_and/core/src_managerv273660_Y , \src_manager-srcmng2_1___MUX_ternary/core/src_managerv263678__WIRE_opr_rdy , \src_manager-srcmng2_2___MUX_ternary/core/src_managerv313673__WIRE_and/core/src_managerv313672_Y , \src_manager-srcmng2_2___MUX_ternary/core/src_managerv303674__WIRE_and/core/src_managerv303669_Y , \src_manager-srcmng2_2___MUX_ternary/core/src_managerv293675__WIRE_and/core/src_managerv293666_Y , \src_manager-srcmng2_2___MUX_ternary/core/src_managerv283676__WIRE_and/core/src_managerv283663_Y , \src_manager-srcmng2_2___MUX_ternary/core/src_managerv273677__WIRE_and/core/src_managerv273660_Y , \src_manager-srcmng2_2___MUX_ternary/core/src_managerv263678__WIRE_opr_rdy , \exunit_alu-suzaku_src_b_mux-sbmx___MUX_autopmuxtreecc65recursive_mux_generator30256__WIRE_procmux28901_CMP , \exunit_alu-suzaku_src_b_mux-sbmx___MUX_autopmuxtreecc65recursive_mux_generator30258__WIRE_procmux28903_CMP , \exunit_alu-suzaku_src_b_mux-sbmx___MUX_autopmuxtreecc65recursive_mux_generator30262__WIRE_autortlilcc2430Or30261 , \exunit_alu-suzaku_src_a_mux-samx___MUX_autopmuxtreecc65recursive_mux_generator30248__WIRE_procmux28898_CMP , \exunit_alu-suzaku_src_a_mux-samx___MUX_autopmuxtreecc65recursive_mux_generator30250__WIRE_procmux28897_CMP , \exunit_alu-suzaku_alu-alice___MUX_autopmuxtreecc65recursive_mux_generator30268__WIRE_procmux28907_CMP , \exunit_alu-suzaku_alu-alice___MUX_autopmuxtreecc65recursive_mux_generator30270__WIRE_procmux28906_CMP , \exunit_alu-suzaku_alu-alice___MUX_autopmuxtreecc65recursive_mux_generator30272__WIRE_procmux28909_CMP , \exunit_alu-suzaku_alu-alice___MUX_autopmuxtreecc65recursive_mux_generator30274__WIRE_procmux28911_CMP , \exunit_alu-suzaku_alu-alice___MUX_autopmuxtreecc65recursive_mux_generator30278__WIRE_autortlilcc2430Or30277 , \exunit_alu-suzaku_alu-alice___MUX_autopmuxtreecc65recursive_mux_generator30282__WIRE_autortlilcc2403ReduceOr30281 , \exunit_alu-suzaku_alu-alice___MUX_autopmuxtreecc65recursive_mux_generator30284__WIRE_procmux28913_CMP , \exunit_alu-suzaku_alu-alice___MUX_autopmuxtreecc65recursive_mux_generator30286__WIRE_procmux28915_CMP , \exunit_alu-suzaku_alu-alice___MUX_autopmuxtreecc65recursive_mux_generator30290__WIRE_autortlilcc2430Or30289 , \exunit_alu-suzaku_alu-alice___MUX_autopmuxtreecc65recursive_mux_generator30292__WIRE_procmux28917_CMP , \exunit_alu-suzaku_alu-alice___MUX_autopmuxtreecc65recursive_mux_generator30294__WIRE_procmux28919_CMP , \exunit_alu-suzaku_alu-alice___MUX_autopmuxtreecc65recursive_mux_generator30298__WIRE_autortlilcc2430Or30297 , \exunit_alu-suzaku_alu-alice___MUX_autopmuxtreecc65recursive_mux_generator30302__WIRE_autortlilcc2403ReduceOr30301 , \exunit_alu-suzaku_alu-alice___MUX_autopmuxtreecc65recursive_mux_generator30306__WIRE_autortlilcc2403ReduceOr30305 , \tag_generator-taggen___MUX_ternary/core/tag_generatorv413863__WIRE_enable , \tag_generator-taggen___MUX_ternary/core/tag_generatorv403864__WIRE_prmiss , \tag_generator-taggen___MUX_ternary/core/tag_generatorv323860__WIRE_gt/core/tag_generatorv323859_Y , \tag_generator-taggen___MUX_ternary/core/tag_generatorv303855__WIRE_logic_or/core/tag_generatorv303854_Y , \tag_generator-taggen___MUX_ternary/core/tag_generatorv293852__WIRE_ne/core/tag_generatorv293851_Y , \tag_generator-taggen___MUX_ternary/core/tag_generatorv263850__WIRE_branchvalid2 , \tag_generator-taggen___MUX_ternary/core/tag_generatorv233849__WIRE_branchvalid1  };
  assign bhr_id[9:1] = 9'h000;
  assign dmem_data = fuzz_in[31:0];
  assign idata = fuzz_in[159:32];
endmodule

(* hdlname = "\\pipeline_if" *)
(* src = "./core/pipeline_if.v:3.1-84.10" *)
module pipeline_if(clk, reset, pc, predict_cond, npc, inst1, inst2, invalid2, btbpht_we, btbpht_pc, btb_jmpdst, pht_wcond, mpft_valid, pht_bhr, prmiss, prsuccess, prtag, bhr, spectagnow, idata, \btb-brtbl_paramod5ca72239c21c6e1a96d2417a6b71c0cb7eaf615aram_sync_1r1w-bta___MUX_procmux28397__WIRE_we 
, \btb-brtbl___MUX_ternary/core/btbv203914__WIRE_logic_and/core/btbv203913_Y , \gshare_predictor-gsh_sel_bhrfix-sb___MUX_autopmuxtreecc65recursive_mux_generator30214__WIRE_procmux28395_CMP , \gshare_predictor-gsh_pht-prhisttbl_paramodb41ad644edc61cb6d0492584caca071e2142e29ctrue_dualport_ram-pht0___MUX_procmux28381__WIRE_wea , \gshare_predictor-gsh_pht-prhisttbl_paramodb41ad644edc61cb6d0492584caca071e2142e29ctrue_dualport_ram-pht1___MUX_procmux28381__WIRE_wea , \gshare_predictor-gsh___MUX_ternary/core/gsharev913888__WIRE_eq/core/gsharev913887_Y , \__MUX_ternary/core/pipeline_ifv313875__WIRE_invalid2 , \gshare_predictor-gsh___MUX_ternary/core/gsharev893884__WIRE_eq/core/gsharev893883_Y , \btb-brtbl___MUX_ternary/core/btbv223920__WIRE_logic_and/core/btbv223919_Y , \gshare_predictor-gsh___MUX_ternary/core/gsharev873880__WIRE_eq/core/gsharev873879_Y , \gshare_predictor-gsh_sel_bhrfix-sb___MUX_autopmuxtreecc65recursive_mux_generator30212__WIRE_procmux28391_CMP , \gshare_predictor-gsh___MUX_ternary/core/gsharev1163905__WIRE_logic_and/core/gsharev1163901_Y , \gshare_predictor-gsh_sel_bhrfix-sb___MUX_autopmuxtreecc65recursive_mux_generator30220__WIRE_autortlilcc2403ReduceOr30219 , \gshare_predictor-gsh_pht-prhisttbl_paramodb41ad644edc61cb6d0492584caca071e2142e29ctrue_dualport_ram-pht0___MUX_procmux28372__WIRE_web , \__MUX_ternary/core/pipeline_ifv303876__WIRE_logic_and/core/pipeline_ifv303872_Y , \gshare_predictor-gsh_pht-prhisttbl_paramodb41ad644edc61cb6d0492584caca071e2142e29ctrue_dualport_ram-pht1___MUX_procmux28372__WIRE_web , \btb-brtbl_paramod5ca72239c21c6e1a96d2417a6b71c0cb7eaf615aram_sync_1r1w-bia___MUX_procmux28397__WIRE_we , \gshare_predictor-gsh___MUX_ternary/core/gsharev903886__WIRE_eq/core/gsharev903885_Y , \gshare_predictor-gsh_sel_bhrfix-sb___MUX_autopmuxtreecc65recursive_mux_generator30210__WIRE_procmux28392_CMP , \gshare_predictor-gsh___MUX_ternary/core/gsharev883882__WIRE_eq/core/gsharev883881_Y , \gshare_predictor-gsh_sel_bhrfix-sb___MUX_autopmuxtreecc65recursive_mux_generator30216__WIRE_procmux28394_CMP , \gshare_predictor-gsh___MUX_ternary/core/gsharev1173904__WIRE_logic_and/core/gsharev1173903_Y 
, \select_logic-sellog___MUX_autopmuxtreecc65recursive_mux_generator29974__WIRE_procmux23536_CMP , \select_logic-sellog___MUX_autopmuxtreecc65recursive_mux_generator29976__WIRE_procmux23538_CMP , \select_logic-sellog___MUX_autopmuxtreecc65recursive_mux_generator29980__WIRE_autortlilcc2430Or29979 , \gshare_predictor-gsh___MUX_procmux23581__WIRE_and/core/gsharev1053893_Y , \gshare_predictor-gsh___MUX_procmux23583__WIRE_hit_bht , \gshare_predictor-gsh___MUX_procmux23586__WIRE_prsuccess , \gshare_predictor-gsh___MUX_procmux23589__WIRE_prmiss , \gshare_predictor-gsh___MUX_procmux23594__WIRE_and/core/gsharev1023892_Y , \gshare_predictor-gsh___MUX_procmux23607__WIRE_and/core/gsharev993891_Y , \gshare_predictor-gsh___MUX_procmux23620__WIRE_and/core/gsharev963890_Y , \gshare_predictor-gsh___MUX_procmux23633__WIRE_and/core/gsharev933889_Y , \gshare_predictor-gsh___MUX_procmux23646__WIRE_we , \gshare_predictor-gsh___MUX_ternary/core/gsharev1143896__WIRE_logic_and/core/gsharev1143895_Y , \gshare_predictor-gsh___MUX_ternary/core/gsharev1153897__WIRE_wcond , metaReset_pipeline_if);
  (* src = "./core/pipeline_if.v:31.14-31.20" *)
  wire [31:0] _0_;
  (* src = "./core/pipeline_if.v:32.3-32.9" *)
  wire [31:0] _1_;
  (* src = "./core/pipeline_if.v:31.3-32.9" *)
  wire [31:0] _2_;
  (* src = "./core/pipeline_if.v:75.13-75.39" *)
  wire [9:0] _3_;
  (* mux_wire = 32'd1 *)
  (* pipeline_if = 32'd1 *)
  output \__MUX_ternary/core/pipeline_ifv303876__WIRE_logic_and/core/pipeline_ifv303872_Y ;
  wire \__MUX_ternary/core/pipeline_ifv303876__WIRE_logic_and/core/pipeline_ifv303872_Y ;
  (* mux_wire = 32'd1 *)
  (* pipeline_if = 32'd1 *)
  output \__MUX_ternary/core/pipeline_ifv313875__WIRE_invalid2 ;
  wire \__MUX_ternary/core/pipeline_ifv313875__WIRE_invalid2 ;
  (* src = "./core/pipeline_if.v:22.25-22.28" *)
  output [9:0] bhr;
  wire [9:0] bhr;
  (* btb = 32'd1 *)
  (* mux_wire = 32'd1 *)
  output \btb-brtbl___MUX_ternary/core/btbv203914__WIRE_logic_and/core/btbv203913_Y ;
  wire \btb-brtbl___MUX_ternary/core/btbv203914__WIRE_logic_and/core/btbv203913_Y ;
  (* btb = 32'd1 *)
  (* mux_wire = 32'd1 *)
  output \btb-brtbl___MUX_ternary/core/btbv223920__WIRE_logic_and/core/btbv223919_Y ;
  wire \btb-brtbl___MUX_ternary/core/btbv223920__WIRE_logic_and/core/btbv223919_Y ;
  (* \$paramod$5ca72239c21c6e1a96d2417a6b71c0cb7eaf615a\ram_sync_1r1w  = 32'd1 *)
  (* mux_wire = 32'd1 *)
  output \btb-brtbl_paramod5ca72239c21c6e1a96d2417a6b71c0cb7eaf615aram_sync_1r1w-bia___MUX_procmux28397__WIRE_we ;
  wire \btb-brtbl_paramod5ca72239c21c6e1a96d2417a6b71c0cb7eaf615aram_sync_1r1w-bia___MUX_procmux28397__WIRE_we ;
  (* \$paramod$5ca72239c21c6e1a96d2417a6b71c0cb7eaf615a\ram_sync_1r1w  = 32'd1 *)
  (* mux_wire = 32'd1 *)
  output \btb-brtbl_paramod5ca72239c21c6e1a96d2417a6b71c0cb7eaf615aram_sync_1r1w-bta___MUX_procmux28397__WIRE_we ;
  wire \btb-brtbl_paramod5ca72239c21c6e1a96d2417a6b71c0cb7eaf615aram_sync_1r1w-bta___MUX_procmux28397__WIRE_we ;
  (* src = "./core/pipeline_if.v:15.27-15.37" *)
  input [31:0] btb_jmpdst;
  wire [31:0] btb_jmpdst;
  (* src = "./core/pipeline_if.v:14.27-14.36" *)
  input [31:0] btbpht_pc;
  wire [31:0] btbpht_pc;
  (* src = "./core/pipeline_if.v:13.20-13.29" *)
  input btbpht_we;
  wire btbpht_we;
  (* src = "./core/pipeline_if.v:5.20-5.23" *)
  input clk;
  wire clk;
  (* gshare_predictor = 32'd1 *)
  (* mux_wire = 32'd1 *)
  output \gshare_predictor-gsh___MUX_procmux23581__WIRE_and/core/gsharev1053893_Y ;
  wire \gshare_predictor-gsh___MUX_procmux23581__WIRE_and/core/gsharev1053893_Y ;
  (* gshare_predictor = 32'd1 *)
  (* mux_wire = 32'd1 *)
  output \gshare_predictor-gsh___MUX_procmux23583__WIRE_hit_bht ;
  wire \gshare_predictor-gsh___MUX_procmux23583__WIRE_hit_bht ;
  (* gshare_predictor = 32'd1 *)
  (* mux_wire = 32'd1 *)
  output \gshare_predictor-gsh___MUX_procmux23586__WIRE_prsuccess ;
  wire \gshare_predictor-gsh___MUX_procmux23586__WIRE_prsuccess ;
  (* gshare_predictor = 32'd1 *)
  (* mux_wire = 32'd1 *)
  output \gshare_predictor-gsh___MUX_procmux23589__WIRE_prmiss ;
  wire \gshare_predictor-gsh___MUX_procmux23589__WIRE_prmiss ;
  (* gshare_predictor = 32'd1 *)
  (* mux_wire = 32'd1 *)
  output \gshare_predictor-gsh___MUX_procmux23594__WIRE_and/core/gsharev1023892_Y ;
  wire \gshare_predictor-gsh___MUX_procmux23594__WIRE_and/core/gsharev1023892_Y ;
  (* gshare_predictor = 32'd1 *)
  (* mux_wire = 32'd1 *)
  output \gshare_predictor-gsh___MUX_procmux23607__WIRE_and/core/gsharev993891_Y ;
  wire \gshare_predictor-gsh___MUX_procmux23607__WIRE_and/core/gsharev993891_Y ;
  (* gshare_predictor = 32'd1 *)
  (* mux_wire = 32'd1 *)
  output \gshare_predictor-gsh___MUX_procmux23620__WIRE_and/core/gsharev963890_Y ;
  wire \gshare_predictor-gsh___MUX_procmux23620__WIRE_and/core/gsharev963890_Y ;
  (* gshare_predictor = 32'd1 *)
  (* mux_wire = 32'd1 *)
  output \gshare_predictor-gsh___MUX_procmux23633__WIRE_and/core/gsharev933889_Y ;
  wire \gshare_predictor-gsh___MUX_procmux23633__WIRE_and/core/gsharev933889_Y ;
  (* gshare_predictor = 32'd1 *)
  (* mux_wire = 32'd1 *)
  output \gshare_predictor-gsh___MUX_procmux23646__WIRE_we ;
  wire \gshare_predictor-gsh___MUX_procmux23646__WIRE_we ;
  (* gshare_predictor = 32'd1 *)
  (* mux_wire = 32'd1 *)
  output \gshare_predictor-gsh___MUX_ternary/core/gsharev1143896__WIRE_logic_and/core/gsharev1143895_Y ;
  wire \gshare_predictor-gsh___MUX_ternary/core/gsharev1143896__WIRE_logic_and/core/gsharev1143895_Y ;
  (* gshare_predictor = 32'd1 *)
  (* mux_wire = 32'd1 *)
  output \gshare_predictor-gsh___MUX_ternary/core/gsharev1153897__WIRE_wcond ;
  wire \gshare_predictor-gsh___MUX_ternary/core/gsharev1153897__WIRE_wcond ;
  (* gshare_predictor = 32'd1 *)
  (* mux_wire = 32'd1 *)
  output \gshare_predictor-gsh___MUX_ternary/core/gsharev1163905__WIRE_logic_and/core/gsharev1163901_Y ;
  wire \gshare_predictor-gsh___MUX_ternary/core/gsharev1163905__WIRE_logic_and/core/gsharev1163901_Y ;
  (* gshare_predictor = 32'd1 *)
  (* mux_wire = 32'd1 *)
  output \gshare_predictor-gsh___MUX_ternary/core/gsharev1173904__WIRE_logic_and/core/gsharev1173903_Y ;
  wire \gshare_predictor-gsh___MUX_ternary/core/gsharev1173904__WIRE_logic_and/core/gsharev1173903_Y ;
  (* gshare_predictor = 32'd1 *)
  (* mux_wire = 32'd1 *)
  output \gshare_predictor-gsh___MUX_ternary/core/gsharev873880__WIRE_eq/core/gsharev873879_Y ;
  wire \gshare_predictor-gsh___MUX_ternary/core/gsharev873880__WIRE_eq/core/gsharev873879_Y ;
  (* gshare_predictor = 32'd1 *)
  (* mux_wire = 32'd1 *)
  output \gshare_predictor-gsh___MUX_ternary/core/gsharev883882__WIRE_eq/core/gsharev883881_Y ;
  wire \gshare_predictor-gsh___MUX_ternary/core/gsharev883882__WIRE_eq/core/gsharev883881_Y ;
  (* gshare_predictor = 32'd1 *)
  (* mux_wire = 32'd1 *)
  output \gshare_predictor-gsh___MUX_ternary/core/gsharev893884__WIRE_eq/core/gsharev893883_Y ;
  wire \gshare_predictor-gsh___MUX_ternary/core/gsharev893884__WIRE_eq/core/gsharev893883_Y ;
  (* gshare_predictor = 32'd1 *)
  (* mux_wire = 32'd1 *)
  output \gshare_predictor-gsh___MUX_ternary/core/gsharev903886__WIRE_eq/core/gsharev903885_Y ;
  wire \gshare_predictor-gsh___MUX_ternary/core/gsharev903886__WIRE_eq/core/gsharev903885_Y ;
  (* gshare_predictor = 32'd1 *)
  (* mux_wire = 32'd1 *)
  output \gshare_predictor-gsh___MUX_ternary/core/gsharev913888__WIRE_eq/core/gsharev913887_Y ;
  wire \gshare_predictor-gsh___MUX_ternary/core/gsharev913888__WIRE_eq/core/gsharev913887_Y ;
  (* \$paramod$b41ad644edc61cb6d0492584caca071e2142e29c\true_dualport_ram  = 32'd1 *)
  (* mux_wire = 32'd1 *)
  output \gshare_predictor-gsh_pht-prhisttbl_paramodb41ad644edc61cb6d0492584caca071e2142e29ctrue_dualport_ram-pht0___MUX_procmux28372__WIRE_web ;
  wire \gshare_predictor-gsh_pht-prhisttbl_paramodb41ad644edc61cb6d0492584caca071e2142e29ctrue_dualport_ram-pht0___MUX_procmux28372__WIRE_web ;
  (* \$paramod$b41ad644edc61cb6d0492584caca071e2142e29c\true_dualport_ram  = 32'd1 *)
  (* mux_wire = 32'd1 *)
  output \gshare_predictor-gsh_pht-prhisttbl_paramodb41ad644edc61cb6d0492584caca071e2142e29ctrue_dualport_ram-pht0___MUX_procmux28381__WIRE_wea ;
  wire \gshare_predictor-gsh_pht-prhisttbl_paramodb41ad644edc61cb6d0492584caca071e2142e29ctrue_dualport_ram-pht0___MUX_procmux28381__WIRE_wea ;
  (* \$paramod$b41ad644edc61cb6d0492584caca071e2142e29c\true_dualport_ram  = 32'd1 *)
  (* mux_wire = 32'd1 *)
  output \gshare_predictor-gsh_pht-prhisttbl_paramodb41ad644edc61cb6d0492584caca071e2142e29ctrue_dualport_ram-pht1___MUX_procmux28372__WIRE_web ;
  wire \gshare_predictor-gsh_pht-prhisttbl_paramodb41ad644edc61cb6d0492584caca071e2142e29ctrue_dualport_ram-pht1___MUX_procmux28372__WIRE_web ;
  (* \$paramod$b41ad644edc61cb6d0492584caca071e2142e29c\true_dualport_ram  = 32'd1 *)
  (* mux_wire = 32'd1 *)
  output \gshare_predictor-gsh_pht-prhisttbl_paramodb41ad644edc61cb6d0492584caca071e2142e29ctrue_dualport_ram-pht1___MUX_procmux28381__WIRE_wea ;
  wire \gshare_predictor-gsh_pht-prhisttbl_paramodb41ad644edc61cb6d0492584caca071e2142e29ctrue_dualport_ram-pht1___MUX_procmux28381__WIRE_wea ;
  (* mux_wire = 32'd1 *)
  (* sel_bhrfix = 32'd1 *)
  output \gshare_predictor-gsh_sel_bhrfix-sb___MUX_autopmuxtreecc65recursive_mux_generator30210__WIRE_procmux28392_CMP ;
  wire \gshare_predictor-gsh_sel_bhrfix-sb___MUX_autopmuxtreecc65recursive_mux_generator30210__WIRE_procmux28392_CMP ;
  (* mux_wire = 32'd1 *)
  (* sel_bhrfix = 32'd1 *)
  output \gshare_predictor-gsh_sel_bhrfix-sb___MUX_autopmuxtreecc65recursive_mux_generator30212__WIRE_procmux28391_CMP ;
  wire \gshare_predictor-gsh_sel_bhrfix-sb___MUX_autopmuxtreecc65recursive_mux_generator30212__WIRE_procmux28391_CMP ;
  (* mux_wire = 32'd1 *)
  (* sel_bhrfix = 32'd1 *)
  output \gshare_predictor-gsh_sel_bhrfix-sb___MUX_autopmuxtreecc65recursive_mux_generator30214__WIRE_procmux28395_CMP ;
  wire \gshare_predictor-gsh_sel_bhrfix-sb___MUX_autopmuxtreecc65recursive_mux_generator30214__WIRE_procmux28395_CMP ;
  (* mux_wire = 32'd1 *)
  (* sel_bhrfix = 32'd1 *)
  output \gshare_predictor-gsh_sel_bhrfix-sb___MUX_autopmuxtreecc65recursive_mux_generator30216__WIRE_procmux28394_CMP ;
  wire \gshare_predictor-gsh_sel_bhrfix-sb___MUX_autopmuxtreecc65recursive_mux_generator30216__WIRE_procmux28394_CMP ;
  (* mux_wire = 32'd1 *)
  (* sel_bhrfix = 32'd1 *)
  output \gshare_predictor-gsh_sel_bhrfix-sb___MUX_autopmuxtreecc65recursive_mux_generator30220__WIRE_autortlilcc2403ReduceOr30219 ;
  wire \gshare_predictor-gsh_sel_bhrfix-sb___MUX_autopmuxtreecc65recursive_mux_generator30220__WIRE_autortlilcc2403ReduceOr30219 ;
  (* src = "./core/pipeline_if.v:27.14-27.17" *)
  wire hit;
  (* src = "./core/pipeline_if.v:24.28-24.33" *)
  input [127:0] idata;
  wire [127:0] idata;
  (* src = "./core/pipeline_if.v:10.28-10.33" *)
  output [31:0] inst1;
  wire [31:0] inst1;
  (* src = "./core/pipeline_if.v:11.28-11.33" *)
  output [31:0] inst2;
  wire [31:0] inst2;
  (* src = "./core/pipeline_if.v:12.21-12.29" *)
  output invalid2;
  wire invalid2;
  (* meta_reset = 32'd1 *)
  input metaReset_pipeline_if;
  wire metaReset_pipeline_if;
  (* src = "./core/pipeline_if.v:17.24-17.34" *)
  input [4:0] mpft_valid;
  wire [4:0] mpft_valid;
  (* src = "./core/pipeline_if.v:9.28-9.31" *)
  output [31:0] npc;
  wire [31:0] npc;
  (* src = "./core/pipeline_if.v:7.27-7.29" *)
  input [31:0] pc;
  wire [31:0] pc;
  (* src = "./core/pipeline_if.v:18.25-18.32" *)
  input [9:0] pht_bhr;
  wire [9:0] pht_bhr;
  (* src = "./core/pipeline_if.v:16.20-16.29" *)
  input pht_wcond;
  wire pht_wcond;
  (* src = "./core/pipeline_if.v:28.21-28.28" *)
  wire [31:0] pred_pc;
  (* src = "./core/pipeline_if.v:8.21-8.33" *)
  output predict_cond;
  wire predict_cond;
  (* src = "./core/pipeline_if.v:19.20-19.26" *)
  input prmiss;
  wire prmiss;
  (* src = "./core/pipeline_if.v:20.20-20.29" *)
  input prsuccess;
  wire prsuccess;
  (* src = "./core/pipeline_if.v:21.24-21.29" *)
  input [4:0] prtag;
  wire [4:0] prtag;
  (* reset_wire = 32'd1 *)
  (* src = "./core/pipeline_if.v:6.20-6.25" *)
  input reset;
  wire reset;
  (* mux_wire = 32'd1 *)
  (* select_logic = 32'd1 *)
  output \select_logic-sellog___MUX_autopmuxtreecc65recursive_mux_generator29974__WIRE_procmux23536_CMP ;
  wire \select_logic-sellog___MUX_autopmuxtreecc65recursive_mux_generator29974__WIRE_procmux23536_CMP ;
  (* mux_wire = 32'd1 *)
  (* select_logic = 32'd1 *)
  output \select_logic-sellog___MUX_autopmuxtreecc65recursive_mux_generator29976__WIRE_procmux23538_CMP ;
  wire \select_logic-sellog___MUX_autopmuxtreecc65recursive_mux_generator29976__WIRE_procmux23538_CMP ;
  (* mux_wire = 32'd1 *)
  (* select_logic = 32'd1 *)
  output \select_logic-sellog___MUX_autopmuxtreecc65recursive_mux_generator29980__WIRE_autortlilcc2430Or29979 ;
  wire \select_logic-sellog___MUX_autopmuxtreecc65recursive_mux_generator29980__WIRE_autortlilcc2430Or29979 ;
  (* src = "./core/pipeline_if.v:23.24-23.34" *)
  input [4:0] spectagnow;
  wire [4:0] spectagnow;
  assign _0_ = pc + (* src = "./core/pipeline_if.v:31.14-31.20" *) 32'd4;
  assign _1_ = pc + (* src = "./core/pipeline_if.v:32.3-32.9" *) 32'd8;
  assign \__MUX_ternary/core/pipeline_ifv303876__WIRE_logic_and/core/pipeline_ifv303872_Y  = hit && (* src = "./core/pipeline_if.v:30.18-30.37" *) predict_cond;
  assign npc = \__MUX_ternary/core/pipeline_ifv303876__WIRE_logic_and/core/pipeline_ifv303872_Y  ? (* src = "./core/pipeline_if.v:30.17-32.9" *) pred_pc : _2_;
  assign _2_ = invalid2 ? (* src = "./core/pipeline_if.v:31.3-32.9" *) _0_ : _1_;
  assign _3_ = btbpht_pc[11:2] ^ (* src = "./core/pipeline_if.v:75.13-75.39" *) pht_bhr;
  (* module_not_derived = 32'd1 *)
  (* src = "./core/pipeline_if.v:54.8-64.8" *)
  btb brtbl (
    .\__MUX_ternary/core/btbv203914__WIRE_logic_and/core/btbv203913_Y (\btb-brtbl___MUX_ternary/core/btbv203914__WIRE_logic_and/core/btbv203913_Y ),
    .\__MUX_ternary/core/btbv223920__WIRE_logic_and/core/btbv223919_Y (\btb-brtbl___MUX_ternary/core/btbv223920__WIRE_logic_and/core/btbv223919_Y ),
    .clk(clk),
    .hit(hit),
    .invalid2(invalid2),
    .jmpaddr(pred_pc),
    .jmpdst(btb_jmpdst),
    .jmpsrc(btbpht_pc),
    .metaReset_btb(metaReset_pipeline_if),
    .\paramod5ca72239c21c6e1a96d2417a6b71c0cb7eaf615aram_sync_1r1w-bia___MUX_procmux28397__WIRE_we (\btb-brtbl_paramod5ca72239c21c6e1a96d2417a6b71c0cb7eaf615aram_sync_1r1w-bia___MUX_procmux28397__WIRE_we ),
    .\paramod5ca72239c21c6e1a96d2417a6b71c0cb7eaf615aram_sync_1r1w-bta___MUX_procmux28397__WIRE_we (\btb-brtbl_paramod5ca72239c21c6e1a96d2417a6b71c0cb7eaf615aram_sync_1r1w-bta___MUX_procmux28397__WIRE_we ),
    .pc(pc),
    .reset(reset),
    .we(btbpht_we)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./core/pipeline_if.v:66.21-82.8" *)
  gshare_predictor gsh (
    .\__MUX_procmux23581__WIRE_and/core/gsharev1053893_Y (\gshare_predictor-gsh___MUX_procmux23581__WIRE_and/core/gsharev1053893_Y ),
    .__MUX_procmux23583__WIRE_hit_bht(\gshare_predictor-gsh___MUX_procmux23583__WIRE_hit_bht ),
    .__MUX_procmux23586__WIRE_prsuccess(\gshare_predictor-gsh___MUX_procmux23586__WIRE_prsuccess ),
    .__MUX_procmux23589__WIRE_prmiss(\gshare_predictor-gsh___MUX_procmux23589__WIRE_prmiss ),
    .\__MUX_procmux23594__WIRE_and/core/gsharev1023892_Y (\gshare_predictor-gsh___MUX_procmux23594__WIRE_and/core/gsharev1023892_Y ),
    .\__MUX_procmux23607__WIRE_and/core/gsharev993891_Y (\gshare_predictor-gsh___MUX_procmux23607__WIRE_and/core/gsharev993891_Y ),
    .\__MUX_procmux23620__WIRE_and/core/gsharev963890_Y (\gshare_predictor-gsh___MUX_procmux23620__WIRE_and/core/gsharev963890_Y ),
    .\__MUX_procmux23633__WIRE_and/core/gsharev933889_Y (\gshare_predictor-gsh___MUX_procmux23633__WIRE_and/core/gsharev933889_Y ),
    .__MUX_procmux23646__WIRE_we(\gshare_predictor-gsh___MUX_procmux23646__WIRE_we ),
    .\__MUX_ternary/core/gsharev1143896__WIRE_logic_and/core/gsharev1143895_Y (\gshare_predictor-gsh___MUX_ternary/core/gsharev1143896__WIRE_logic_and/core/gsharev1143895_Y ),
    .\__MUX_ternary/core/gsharev1153897__WIRE_wcond (\gshare_predictor-gsh___MUX_ternary/core/gsharev1153897__WIRE_wcond ),
    .\__MUX_ternary/core/gsharev1163905__WIRE_logic_and/core/gsharev1163901_Y (\gshare_predictor-gsh___MUX_ternary/core/gsharev1163905__WIRE_logic_and/core/gsharev1163901_Y ),
    .\__MUX_ternary/core/gsharev1173904__WIRE_logic_and/core/gsharev1173903_Y (\gshare_predictor-gsh___MUX_ternary/core/gsharev1173904__WIRE_logic_and/core/gsharev1173903_Y ),
    .\__MUX_ternary/core/gsharev873880__WIRE_eq/core/gsharev873879_Y (\gshare_predictor-gsh___MUX_ternary/core/gsharev873880__WIRE_eq/core/gsharev873879_Y ),
    .\__MUX_ternary/core/gsharev883882__WIRE_eq/core/gsharev883881_Y (\gshare_predictor-gsh___MUX_ternary/core/gsharev883882__WIRE_eq/core/gsharev883881_Y ),
    .\__MUX_ternary/core/gsharev893884__WIRE_eq/core/gsharev893883_Y (\gshare_predictor-gsh___MUX_ternary/core/gsharev893884__WIRE_eq/core/gsharev893883_Y ),
    .\__MUX_ternary/core/gsharev903886__WIRE_eq/core/gsharev903885_Y (\gshare_predictor-gsh___MUX_ternary/core/gsharev903886__WIRE_eq/core/gsharev903885_Y ),
    .\__MUX_ternary/core/gsharev913888__WIRE_eq/core/gsharev913887_Y (\gshare_predictor-gsh___MUX_ternary/core/gsharev913888__WIRE_eq/core/gsharev913887_Y ),
    .bhr_master(bhr),
    .clk(clk),
    .hit_bht(hit),
    .metaReset_gshare_predictor(metaReset_pipeline_if),
    .mpft_valid(mpft_valid),
    .pc(pc),
    .\pht-prhisttbl_paramodb41ad644edc61cb6d0492584caca071e2142e29ctrue_dualport_ram-pht0___MUX_procmux28372__WIRE_web (\gshare_predictor-gsh_pht-prhisttbl_paramodb41ad644edc61cb6d0492584caca071e2142e29ctrue_dualport_ram-pht0___MUX_procmux28372__WIRE_web ),
    .\pht-prhisttbl_paramodb41ad644edc61cb6d0492584caca071e2142e29ctrue_dualport_ram-pht0___MUX_procmux28381__WIRE_wea (\gshare_predictor-gsh_pht-prhisttbl_paramodb41ad644edc61cb6d0492584caca071e2142e29ctrue_dualport_ram-pht0___MUX_procmux28381__WIRE_wea ),
    .\pht-prhisttbl_paramodb41ad644edc61cb6d0492584caca071e2142e29ctrue_dualport_ram-pht1___MUX_procmux28372__WIRE_web (\gshare_predictor-gsh_pht-prhisttbl_paramodb41ad644edc61cb6d0492584caca071e2142e29ctrue_dualport_ram-pht1___MUX_procmux28372__WIRE_web ),
    .\pht-prhisttbl_paramodb41ad644edc61cb6d0492584caca071e2142e29ctrue_dualport_ram-pht1___MUX_procmux28381__WIRE_wea (\gshare_predictor-gsh_pht-prhisttbl_paramodb41ad644edc61cb6d0492584caca071e2142e29ctrue_dualport_ram-pht1___MUX_procmux28381__WIRE_wea ),
    .predict_cond(predict_cond),
    .prmiss(prmiss),
    .prsuccess(prsuccess),
    .prtag(prtag),
    .reset(reset),
    .\sel_bhrfix-sb___MUX_autopmuxtreecc65recursive_mux_generator30210__WIRE_procmux28392_CMP (\gshare_predictor-gsh_sel_bhrfix-sb___MUX_autopmuxtreecc65recursive_mux_generator30210__WIRE_procmux28392_CMP ),
    .\sel_bhrfix-sb___MUX_autopmuxtreecc65recursive_mux_generator30212__WIRE_procmux28391_CMP (\gshare_predictor-gsh_sel_bhrfix-sb___MUX_autopmuxtreecc65recursive_mux_generator30212__WIRE_procmux28391_CMP ),
    .\sel_bhrfix-sb___MUX_autopmuxtreecc65recursive_mux_generator30214__WIRE_procmux28395_CMP (\gshare_predictor-gsh_sel_bhrfix-sb___MUX_autopmuxtreecc65recursive_mux_generator30214__WIRE_procmux28395_CMP ),
    .\sel_bhrfix-sb___MUX_autopmuxtreecc65recursive_mux_generator30216__WIRE_procmux28394_CMP (\gshare_predictor-gsh_sel_bhrfix-sb___MUX_autopmuxtreecc65recursive_mux_generator30216__WIRE_procmux28394_CMP ),
    .\sel_bhrfix-sb___MUX_autopmuxtreecc65recursive_mux_generator30220__WIRE_autortlilcc2403ReduceOr30219 (\gshare_predictor-gsh_sel_bhrfix-sb___MUX_autopmuxtreecc65recursive_mux_generator30220__WIRE_autortlilcc2403ReduceOr30219 ),
    .spectagnow(spectagnow),
    .wcond(pht_wcond),
    .we(btbpht_we),
    .went(_3_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./core/pipeline_if.v:46.17-52.11" *)
  select_logic sellog (
    .__MUX_autopmuxtreecc65recursive_mux_generator29974__WIRE_procmux23536_CMP(\select_logic-sellog___MUX_autopmuxtreecc65recursive_mux_generator29974__WIRE_procmux23536_CMP ),
    .__MUX_autopmuxtreecc65recursive_mux_generator29976__WIRE_procmux23538_CMP(\select_logic-sellog___MUX_autopmuxtreecc65recursive_mux_generator29976__WIRE_procmux23538_CMP ),
    .__MUX_autopmuxtreecc65recursive_mux_generator29980__WIRE_autortlilcc2430Or29979(\select_logic-sellog___MUX_autopmuxtreecc65recursive_mux_generator29980__WIRE_autortlilcc2430Or29979 ),
    .idata(idata),
    .inst1(inst1),
    .inst2(inst2),
    .invalid(invalid2),
    .metaReset_select_logic(metaReset_pipeline_if),
    .sel(pc[3:2])
  );
  assign \__MUX_ternary/core/pipeline_ifv313875__WIRE_invalid2  = invalid2;
endmodule

(* hdlname = "\\renaming_table" *)
(* src = "./core/arf.v:154.1-1054.10" *)
module renaming_table(clk, reset, rs1_1, rs2_1, rs1_2, rs2_2, comreg1, comreg2, clearbusy1, clearbusy2, wrrfent1, wrrfent2, rs1_1tag, rs2_1tag, rs1_2tag, rs2_2tag, rs1_1busy, rs2_1busy, rs1_2busy, rs2_2busy, settagbusy1_addr
, settagbusy2_addr, settagbusy1, settagbusy2, settag1, settag2, setbusy1_spectag, setbusy2_spectag, prmiss, prsuccess, prtag, mpft_valid1, mpft_valid2, \__MUX_procmux13116__WIRE_eq/core/arfv4544765_Y , \__MUX_procmux12360__WIRE_eq/core/arfv4554768_Y , \__MUX_procmux11502__WIRE_eq/core/arfv4564771_Y , __MUX_procmux20777__WIRE_setbusy1_3, __MUX_procmux20729__WIRE_setbusy2_3, __MUX_procmux20921__WIRE_setbusy2_2, __MUX_procmux21113__WIRE_setbusy2_1, __MUX_procmux21161__WIRE_setbusy1_1, \__MUX_ternary/core/arfv8546747__WIRE_and/core/arfv8546745_Y 
, \__MUX_ternary/core/arfv8506732__WIRE_and/core/arfv8506730_Y , \__MUX_ternary/core/arfv8466717__WIRE_and/core/arfv8466715_Y , \__MUX_ternary/core/arfv8426702__WIRE_and/core/arfv8426700_Y , \__MUX_ternary/core/arfv8386687__WIRE_and/core/arfv8386685_Y , \__MUX_ternary/core/arfv2504242__WIRE_logic_and/core/arfv2504241_Y , \__MUX_ternary/core/arfv10017466__WIRE_wesetvec2 , __MUX_procmux21545__WIRE_setbusy1_master, __MUX_procmux21497__WIRE_settagbusy2, __MUX_procmux21449__WIRE_clearbusy1_master, __MUX_procmux21401__WIRE_clearbusy2_master, __MUX_procmux21353__WIRE_setbusy1_0, __MUX_procmux21305__WIRE_setbusy2_0, __MUX_procmux21257__WIRE_clearbusy1_0, __MUX_procmux21209__WIRE_clearbusy2_0, __MUX_procmux21065__WIRE_clearbusy1_1, __MUX_procmux20969__WIRE_setbusy1_2, __MUX_procmux20825__WIRE_clearbusy2_2, __MUX_procmux10019__WIRE_prsuccess, __MUX_procmux10016__WIRE_prmiss, __MUX_procmux20585__WIRE_setbusy1_4, __MUX_procmux10013__WIRE_settagbusy1
, __MUX_procmux20537__WIRE_setbusy2_4, __MUX_procmux20489__WIRE_clearbusy1_4, __MUX_procmux20441__WIRE_clearbusy2_4, \__MUX_procmux14304__WIRE_eq/core/arfv4524759_Y , \__MUX_procmux13764__WIRE_eq/core/arfv4534762_Y , __MUX_procmux21017__WIRE_clearbusy2_1, __MUX_procmux20873__WIRE_clearbusy1_2, __MUX_procmux20681__WIRE_clearbusy1_3, __MUX_procmux20633__WIRE_clearbusy2_3, metaReset_renaming_table);
  (* src = "./core/arf.v:441.4-561.7" *)
  wire [31:0] _0000_;
  (* src = "./core/arf.v:441.4-561.7" *)
  wire [31:0] _0001_;
  (* src = "./core/arf.v:441.4-561.7" *)
  wire [31:0] _0002_;
  (* src = "./core/arf.v:441.4-561.7" *)
  wire [31:0] _0003_;
  (* src = "./core/arf.v:441.4-561.7" *)
  wire [31:0] _0004_;
  (* src = "./core/arf.v:441.4-561.7" *)
  wire [31:0] _0005_;
  (* src = "./core/arf.v:563.4-1053.7" *)
  wire [31:0] _0006_;
  (* src = "./core/arf.v:563.4-1053.7" *)
  wire [31:0] _0007_;
  (* src = "./core/arf.v:563.4-1053.7" *)
  wire [31:0] _0008_;
  (* src = "./core/arf.v:563.4-1053.7" *)
  wire [31:0] _0009_;
  (* src = "./core/arf.v:563.4-1053.7" *)
  wire [31:0] _0010_;
  (* src = "./core/arf.v:563.4-1053.7" *)
  wire [31:0] _0011_;
  (* src = "./core/arf.v:563.4-1053.7" *)
  wire [31:0] _0012_;
  (* src = "./core/arf.v:563.4-1053.7" *)
  wire [31:0] _0013_;
  (* src = "./core/arf.v:563.4-1053.7" *)
  wire [31:0] _0014_;
  (* src = "./core/arf.v:563.4-1053.7" *)
  wire [31:0] _0015_;
  (* src = "./core/arf.v:563.4-1053.7" *)
  wire [31:0] _0016_;
  (* src = "./core/arf.v:563.4-1053.7" *)
  wire [31:0] _0017_;
  (* src = "./core/arf.v:563.4-1053.7" *)
  wire [31:0] _0018_;
  (* src = "./core/arf.v:563.4-1053.7" *)
  wire [31:0] _0019_;
  (* src = "./core/arf.v:563.4-1053.7" *)
  wire [31:0] _0020_;
  (* src = "./core/arf.v:563.4-1053.7" *)
  wire [31:0] _0021_;
  (* src = "./core/arf.v:563.4-1053.7" *)
  wire [31:0] _0022_;
  (* src = "./core/arf.v:563.4-1053.7" *)
  wire [31:0] _0023_;
  (* src = "./core/arf.v:563.4-1053.7" *)
  wire [31:0] _0024_;
  (* src = "./core/arf.v:563.4-1053.7" *)
  wire [31:0] _0025_;
  (* src = "./core/arf.v:563.4-1053.7" *)
  wire [31:0] _0026_;
  (* src = "./core/arf.v:563.4-1053.7" *)
  wire [31:0] _0027_;
  (* src = "./core/arf.v:563.4-1053.7" *)
  wire [31:0] _0028_;
  (* src = "./core/arf.v:563.4-1053.7" *)
  wire [31:0] _0029_;
  (* src = "./core/arf.v:563.4-1053.7" *)
  wire [31:0] _0030_;
  (* src = "./core/arf.v:563.4-1053.7" *)
  wire [31:0] _0031_;
  (* src = "./core/arf.v:563.4-1053.7" *)
  wire [31:0] _0032_;
  (* src = "./core/arf.v:563.4-1053.7" *)
  wire [31:0] _0033_;
  (* src = "./core/arf.v:563.4-1053.7" *)
  wire [31:0] _0034_;
  (* src = "./core/arf.v:563.4-1053.7" *)
  wire [31:0] _0035_;
  (* src = "./core/arf.v:563.4-1053.7" *)
  wire [31:0] _0036_;
  (* src = "./core/arf.v:563.4-1053.7" *)
  wire [31:0] _0037_;
  (* src = "./core/arf.v:563.4-1053.7" *)
  wire [31:0] _0038_;
  (* src = "./core/arf.v:563.4-1053.7" *)
  wire [31:0] _0039_;
  (* src = "./core/arf.v:563.4-1053.7" *)
  wire [31:0] _0040_;
  (* src = "./core/arf.v:563.4-1053.7" *)
  wire [31:0] _0041_;
  (* src = "./core/arf.v:441.4-561.7" *)
  wire [31:0] _0042_;
  (* src = "./core/arf.v:441.4-561.7" *)
  wire [31:0] _0043_;
  (* src = "./core/arf.v:441.4-561.7" *)
  wire [31:0] _0044_;
  (* src = "./core/arf.v:441.4-561.7" *)
  wire [31:0] _0045_;
  (* src = "./core/arf.v:441.4-561.7" *)
  wire [31:0] _0046_;
  (* src = "./core/arf.v:441.4-561.7" *)
  wire [31:0] _0047_;
  (* src = "./core/arf.v:563.4-1053.7" *)
  wire [31:0] _0048_;
  (* src = "./core/arf.v:563.4-1053.7" *)
  wire [31:0] _0049_;
  (* src = "./core/arf.v:563.4-1053.7" *)
  wire [31:0] _0050_;
  (* src = "./core/arf.v:563.4-1053.7" *)
  wire [31:0] _0051_;
  (* src = "./core/arf.v:563.4-1053.7" *)
  wire [31:0] _0052_;
  (* src = "./core/arf.v:563.4-1053.7" *)
  wire [31:0] _0053_;
  (* src = "./core/arf.v:563.4-1053.7" *)
  wire [31:0] _0054_;
  (* src = "./core/arf.v:563.4-1053.7" *)
  wire [31:0] _0055_;
  (* src = "./core/arf.v:563.4-1053.7" *)
  wire [31:0] _0056_;
  (* src = "./core/arf.v:563.4-1053.7" *)
  wire [31:0] _0057_;
  (* src = "./core/arf.v:563.4-1053.7" *)
  wire [31:0] _0058_;
  (* src = "./core/arf.v:563.4-1053.7" *)
  wire [31:0] _0059_;
  (* src = "./core/arf.v:563.4-1053.7" *)
  wire [31:0] _0060_;
  (* src = "./core/arf.v:563.4-1053.7" *)
  wire [31:0] _0061_;
  (* src = "./core/arf.v:563.4-1053.7" *)
  wire [31:0] _0062_;
  (* src = "./core/arf.v:563.4-1053.7" *)
  wire [31:0] _0063_;
  (* src = "./core/arf.v:563.4-1053.7" *)
  wire [31:0] _0064_;
  (* src = "./core/arf.v:563.4-1053.7" *)
  wire [31:0] _0065_;
  (* src = "./core/arf.v:563.4-1053.7" *)
  wire [31:0] _0066_;
  (* src = "./core/arf.v:563.4-1053.7" *)
  wire [31:0] _0067_;
  (* src = "./core/arf.v:563.4-1053.7" *)
  wire [31:0] _0068_;
  (* src = "./core/arf.v:563.4-1053.7" *)
  wire [31:0] _0069_;
  (* src = "./core/arf.v:563.4-1053.7" *)
  wire [31:0] _0070_;
  (* src = "./core/arf.v:563.4-1053.7" *)
  wire [31:0] _0071_;
  (* src = "./core/arf.v:441.4-561.7" *)
  wire [31:0] _0072_;
  (* src = "./core/arf.v:441.4-561.7" *)
  wire [31:0] _0073_;
  (* src = "./core/arf.v:441.4-561.7" *)
  wire [31:0] _0074_;
  (* src = "./core/arf.v:441.4-561.7" *)
  wire [31:0] _0075_;
  (* src = "./core/arf.v:441.4-561.7" *)
  wire [31:0] _0076_;
  (* src = "./core/arf.v:441.4-561.7" *)
  wire [31:0] _0077_;
  (* src = "./core/arf.v:563.4-1053.7" *)
  wire [31:0] _0078_;
  (* src = "./core/arf.v:563.4-1053.7" *)
  wire [31:0] _0079_;
  (* src = "./core/arf.v:563.4-1053.7" *)
  wire [31:0] _0080_;
  (* src = "./core/arf.v:563.4-1053.7" *)
  wire [31:0] _0081_;
  (* src = "./core/arf.v:563.4-1053.7" *)
  wire [31:0] _0082_;
  (* src = "./core/arf.v:563.4-1053.7" *)
  wire [31:0] _0083_;
  (* src = "./core/arf.v:563.4-1053.7" *)
  wire [31:0] _0084_;
  (* src = "./core/arf.v:563.4-1053.7" *)
  wire [31:0] _0085_;
  (* src = "./core/arf.v:563.4-1053.7" *)
  wire [31:0] _0086_;
  (* src = "./core/arf.v:563.4-1053.7" *)
  wire [31:0] _0087_;
  (* src = "./core/arf.v:563.4-1053.7" *)
  wire [31:0] _0088_;
  (* src = "./core/arf.v:563.4-1053.7" *)
  wire [31:0] _0089_;
  (* src = "./core/arf.v:563.4-1053.7" *)
  wire [31:0] _0090_;
  (* src = "./core/arf.v:563.4-1053.7" *)
  wire [31:0] _0091_;
  (* src = "./core/arf.v:563.4-1053.7" *)
  wire [31:0] _0092_;
  (* src = "./core/arf.v:563.4-1053.7" *)
  wire [31:0] _0093_;
  (* src = "./core/arf.v:563.4-1053.7" *)
  wire [31:0] _0094_;
  (* src = "./core/arf.v:563.4-1053.7" *)
  wire [31:0] _0095_;
  (* src = "./core/arf.v:563.4-1053.7" *)
  wire [31:0] _0096_;
  (* src = "./core/arf.v:563.4-1053.7" *)
  wire [31:0] _0097_;
  (* src = "./core/arf.v:563.4-1053.7" *)
  wire [31:0] _0098_;
  (* src = "./core/arf.v:563.4-1053.7" *)
  wire [31:0] _0099_;
  (* src = "./core/arf.v:563.4-1053.7" *)
  wire [31:0] _0100_;
  (* src = "./core/arf.v:563.4-1053.7" *)
  wire [31:0] _0101_;
  (* src = "./core/arf.v:563.4-1053.7" *)
  wire [31:0] _0102_;
  (* src = "./core/arf.v:563.4-1053.7" *)
  wire [31:0] _0103_;
  (* src = "./core/arf.v:563.4-1053.7" *)
  wire [31:0] _0104_;
  (* src = "./core/arf.v:563.4-1053.7" *)
  wire [31:0] _0105_;
  (* src = "./core/arf.v:563.4-1053.7" *)
  wire [31:0] _0106_;
  (* src = "./core/arf.v:563.4-1053.7" *)
  wire [31:0] _0107_;
  (* src = "./core/arf.v:563.4-1053.7" *)
  wire [31:0] _0108_;
  (* src = "./core/arf.v:563.4-1053.7" *)
  wire [31:0] _0109_;
  (* src = "./core/arf.v:563.4-1053.7" *)
  wire [31:0] _0110_;
  (* src = "./core/arf.v:563.4-1053.7" *)
  wire [31:0] _0111_;
  (* src = "./core/arf.v:563.4-1053.7" *)
  wire [31:0] _0112_;
  (* src = "./core/arf.v:563.4-1053.7" *)
  wire [31:0] _0113_;
  (* src = "./core/arf.v:563.4-1053.7" *)
  wire [31:0] _0114_;
  (* src = "./core/arf.v:563.4-1053.7" *)
  wire [31:0] _0115_;
  (* src = "./core/arf.v:563.4-1053.7" *)
  wire [31:0] _0116_;
  (* src = "./core/arf.v:563.4-1053.7" *)
  wire [31:0] _0117_;
  (* src = "./core/arf.v:563.4-1053.7" *)
  wire [31:0] _0118_;
  (* src = "./core/arf.v:563.4-1053.7" *)
  wire [31:0] _0119_;
  (* src = "./core/arf.v:563.4-1053.7" *)
  wire [31:0] _0120_;
  (* src = "./core/arf.v:563.4-1053.7" *)
  wire [31:0] _0121_;
  (* src = "./core/arf.v:563.4-1053.7" *)
  wire [31:0] _0122_;
  (* src = "./core/arf.v:563.4-1053.7" *)
  wire [31:0] _0123_;
  (* src = "./core/arf.v:563.4-1053.7" *)
  wire [31:0] _0124_;
  (* src = "./core/arf.v:563.4-1053.7" *)
  wire [31:0] _0125_;
  (* src = "./core/arf.v:441.4-561.7" *)
  wire [31:0] _0126_;
  (* src = "./core/arf.v:441.4-561.7" *)
  wire [31:0] _0127_;
  (* src = "./core/arf.v:441.4-561.7" *)
  wire [31:0] _0128_;
  (* src = "./core/arf.v:441.4-561.7" *)
  wire [31:0] _0129_;
  (* src = "./core/arf.v:441.4-561.7" *)
  wire [31:0] _0130_;
  (* src = "./core/arf.v:441.4-561.7" *)
  wire [31:0] _0131_;
  (* src = "./core/arf.v:563.4-1053.7" *)
  wire [31:0] _0132_;
  (* src = "./core/arf.v:563.4-1053.7" *)
  wire [31:0] _0133_;
  (* src = "./core/arf.v:563.4-1053.7" *)
  wire [31:0] _0134_;
  (* src = "./core/arf.v:563.4-1053.7" *)
  wire [31:0] _0135_;
  (* src = "./core/arf.v:563.4-1053.7" *)
  wire [31:0] _0136_;
  (* src = "./core/arf.v:563.4-1053.7" *)
  wire [31:0] _0137_;
  (* src = "./core/arf.v:563.4-1053.7" *)
  wire [31:0] _0138_;
  (* src = "./core/arf.v:563.4-1053.7" *)
  wire [31:0] _0139_;
  (* src = "./core/arf.v:563.4-1053.7" *)
  wire [31:0] _0140_;
  (* src = "./core/arf.v:563.4-1053.7" *)
  wire [31:0] _0141_;
  (* src = "./core/arf.v:563.4-1053.7" *)
  wire [31:0] _0142_;
  (* src = "./core/arf.v:563.4-1053.7" *)
  wire [31:0] _0143_;
  (* src = "./core/arf.v:563.4-1053.7" *)
  wire [31:0] _0144_;
  (* src = "./core/arf.v:563.4-1053.7" *)
  wire [31:0] _0145_;
  (* src = "./core/arf.v:563.4-1053.7" *)
  wire [31:0] _0146_;
  (* src = "./core/arf.v:563.4-1053.7" *)
  wire [31:0] _0147_;
  (* src = "./core/arf.v:563.4-1053.7" *)
  wire [31:0] _0148_;
  (* src = "./core/arf.v:563.4-1053.7" *)
  wire [31:0] _0149_;
  (* src = "./core/arf.v:563.4-1053.7" *)
  wire [31:0] _0150_;
  (* src = "./core/arf.v:563.4-1053.7" *)
  wire [31:0] _0151_;
  (* src = "./core/arf.v:563.4-1053.7" *)
  wire [31:0] _0152_;
  (* src = "./core/arf.v:563.4-1053.7" *)
  wire [31:0] _0153_;
  (* src = "./core/arf.v:563.4-1053.7" *)
  wire [31:0] _0154_;
  (* src = "./core/arf.v:563.4-1053.7" *)
  wire [31:0] _0155_;
  (* src = "./core/arf.v:563.4-1053.7" *)
  wire [31:0] _0156_;
  (* src = "./core/arf.v:563.4-1053.7" *)
  wire [31:0] _0157_;
  (* src = "./core/arf.v:563.4-1053.7" *)
  wire [31:0] _0158_;
  (* src = "./core/arf.v:563.4-1053.7" *)
  wire [31:0] _0159_;
  (* src = "./core/arf.v:563.4-1053.7" *)
  wire [31:0] _0160_;
  (* src = "./core/arf.v:563.4-1053.7" *)
  wire [31:0] _0161_;
  (* src = "./core/arf.v:441.4-561.7" *)
  wire [31:0] _0162_;
  (* src = "./core/arf.v:441.4-561.7" *)
  wire [31:0] _0163_;
  (* src = "./core/arf.v:441.4-561.7" *)
  wire [31:0] _0164_;
  (* src = "./core/arf.v:441.4-561.7" *)
  wire [31:0] _0165_;
  (* src = "./core/arf.v:441.4-561.7" *)
  wire [31:0] _0166_;
  (* src = "./core/arf.v:441.4-561.7" *)
  wire [31:0] _0167_;
  (* src = "./core/arf.v:563.4-1053.7" *)
  wire [31:0] _0168_;
  (* src = "./core/arf.v:563.4-1053.7" *)
  wire [31:0] _0169_;
  (* src = "./core/arf.v:563.4-1053.7" *)
  wire [31:0] _0170_;
  (* src = "./core/arf.v:563.4-1053.7" *)
  wire [31:0] _0171_;
  (* src = "./core/arf.v:563.4-1053.7" *)
  wire [31:0] _0172_;
  (* src = "./core/arf.v:563.4-1053.7" *)
  wire [31:0] _0173_;
  (* src = "./core/arf.v:563.4-1053.7" *)
  wire [31:0] _0174_;
  (* src = "./core/arf.v:563.4-1053.7" *)
  wire [31:0] _0175_;
  (* src = "./core/arf.v:563.4-1053.7" *)
  wire [31:0] _0176_;
  (* src = "./core/arf.v:563.4-1053.7" *)
  wire [31:0] _0177_;
  (* src = "./core/arf.v:563.4-1053.7" *)
  wire [31:0] _0178_;
  (* src = "./core/arf.v:563.4-1053.7" *)
  wire [31:0] _0179_;
  (* src = "./core/arf.v:563.4-1053.7" *)
  wire [31:0] _0180_;
  (* src = "./core/arf.v:563.4-1053.7" *)
  wire [31:0] _0181_;
  (* src = "./core/arf.v:563.4-1053.7" *)
  wire [31:0] _0182_;
  (* src = "./core/arf.v:563.4-1053.7" *)
  wire [31:0] _0183_;
  (* src = "./core/arf.v:563.4-1053.7" *)
  wire [31:0] _0184_;
  (* src = "./core/arf.v:563.4-1053.7" *)
  wire [31:0] _0185_;
  (* src = "./core/arf.v:563.4-1053.7" *)
  wire [31:0] _0186_;
  (* src = "./core/arf.v:563.4-1053.7" *)
  wire [31:0] _0187_;
  (* src = "./core/arf.v:563.4-1053.7" *)
  wire [31:0] _0188_;
  (* src = "./core/arf.v:563.4-1053.7" *)
  wire [31:0] _0189_;
  (* src = "./core/arf.v:563.4-1053.7" *)
  wire [31:0] _0190_;
  (* src = "./core/arf.v:563.4-1053.7" *)
  wire [31:0] _0191_;
  (* src = "./core/arf.v:563.4-1053.7" *)
  wire [31:0] _0192_;
  (* src = "./core/arf.v:563.4-1053.7" *)
  wire [31:0] _0193_;
  (* src = "./core/arf.v:563.4-1053.7" *)
  wire [31:0] _0194_;
  (* src = "./core/arf.v:563.4-1053.7" *)
  wire [31:0] _0195_;
  (* src = "./core/arf.v:563.4-1053.7" *)
  wire [31:0] _0196_;
  (* src = "./core/arf.v:563.4-1053.7" *)
  wire [31:0] _0197_;
  (* src = "./core/arf.v:563.4-1053.7" *)
  wire [31:0] _0198_;
  (* src = "./core/arf.v:563.4-1053.7" *)
  wire [31:0] _0199_;
  (* src = "./core/arf.v:563.4-1053.7" *)
  wire [31:0] _0200_;
  (* src = "./core/arf.v:563.4-1053.7" *)
  wire [31:0] _0201_;
  (* src = "./core/arf.v:563.4-1053.7" *)
  wire [31:0] _0202_;
  (* src = "./core/arf.v:563.4-1053.7" *)
  wire [31:0] _0203_;
  (* src = "./core/arf.v:441.4-561.7" *)
  wire [31:0] _0204_;
  (* src = "./core/arf.v:441.4-561.7" *)
  wire [31:0] _0205_;
  (* src = "./core/arf.v:441.4-561.7" *)
  wire [31:0] _0206_;
  (* src = "./core/arf.v:441.4-561.7" *)
  wire [31:0] _0207_;
  (* src = "./core/arf.v:441.4-561.7" *)
  wire [31:0] _0208_;
  (* src = "./core/arf.v:441.4-561.7" *)
  wire [31:0] _0209_;
  (* src = "./core/arf.v:563.4-1053.7" *)
  wire [31:0] _0210_;
  (* src = "./core/arf.v:563.4-1053.7" *)
  wire [31:0] _0211_;
  (* src = "./core/arf.v:563.4-1053.7" *)
  wire [31:0] _0212_;
  (* src = "./core/arf.v:563.4-1053.7" *)
  wire [31:0] _0213_;
  (* src = "./core/arf.v:563.4-1053.7" *)
  wire [31:0] _0214_;
  (* src = "./core/arf.v:563.4-1053.7" *)
  wire [31:0] _0215_;
  (* src = "./core/arf.v:563.4-1053.7" *)
  wire [31:0] _0216_;
  (* src = "./core/arf.v:563.4-1053.7" *)
  wire [31:0] _0217_;
  (* src = "./core/arf.v:563.4-1053.7" *)
  wire [31:0] _0218_;
  (* src = "./core/arf.v:563.4-1053.7" *)
  wire [31:0] _0219_;
  (* src = "./core/arf.v:563.4-1053.7" *)
  wire [31:0] _0220_;
  (* src = "./core/arf.v:563.4-1053.7" *)
  wire [31:0] _0221_;
  (* src = "./core/arf.v:563.4-1053.7" *)
  wire [31:0] _0222_;
  (* src = "./core/arf.v:563.4-1053.7" *)
  wire [31:0] _0223_;
  (* src = "./core/arf.v:563.4-1053.7" *)
  wire [31:0] _0224_;
  (* src = "./core/arf.v:563.4-1053.7" *)
  wire [31:0] _0225_;
  (* src = "./core/arf.v:563.4-1053.7" *)
  wire [31:0] _0226_;
  (* src = "./core/arf.v:563.4-1053.7" *)
  wire [31:0] _0227_;
  (* src = "./core/arf.v:563.4-1053.7" *)
  wire [31:0] _0228_;
  (* src = "./core/arf.v:563.4-1053.7" *)
  wire [31:0] _0229_;
  (* src = "./core/arf.v:563.4-1053.7" *)
  wire [31:0] _0230_;
  (* src = "./core/arf.v:563.4-1053.7" *)
  wire [31:0] _0231_;
  (* src = "./core/arf.v:563.4-1053.7" *)
  wire [31:0] _0232_;
  (* src = "./core/arf.v:563.4-1053.7" *)
  wire [31:0] _0233_;
  (* src = "./core/arf.v:563.4-1053.7" *)
  wire [31:0] _0234_;
  (* src = "./core/arf.v:563.4-1053.7" *)
  wire [31:0] _0235_;
  (* src = "./core/arf.v:563.4-1053.7" *)
  wire [31:0] _0236_;
  (* src = "./core/arf.v:563.4-1053.7" *)
  wire [31:0] _0237_;
  (* src = "./core/arf.v:563.4-1053.7" *)
  wire [31:0] _0238_;
  (* src = "./core/arf.v:563.4-1053.7" *)
  wire [31:0] _0239_;
  (* src = "./core/arf.v:563.4-1053.7" *)
  wire [31:0] _0240_;
  (* src = "./core/arf.v:563.4-1053.7" *)
  wire [31:0] _0241_;
  (* src = "./core/arf.v:563.4-1053.7" *)
  wire [31:0] _0242_;
  (* src = "./core/arf.v:563.4-1053.7" *)
  wire [31:0] _0243_;
  (* src = "./core/arf.v:563.4-1053.7" *)
  wire [31:0] _0244_;
  (* src = "./core/arf.v:563.4-1053.7" *)
  wire [31:0] _0245_;
  (* src = "./core/arf.v:441.4-561.7" *)
  wire [31:0] _0246_;
  (* src = "./core/arf.v:441.4-561.7" *)
  wire [31:0] _0247_;
  (* src = "./core/arf.v:441.4-561.7" *)
  wire [31:0] _0248_;
  (* src = "./core/arf.v:441.4-561.7" *)
  wire [31:0] _0249_;
  (* src = "./core/arf.v:441.4-561.7" *)
  wire [31:0] _0250_;
  (* src = "./core/arf.v:563.4-1053.7" *)
  wire [31:0] _0251_;
  (* src = "./core/arf.v:563.4-1053.7" *)
  wire [31:0] _0252_;
  (* src = "./core/arf.v:563.4-1053.7" *)
  wire [31:0] _0253_;
  (* src = "./core/arf.v:563.4-1053.7" *)
  wire [31:0] _0254_;
  (* src = "./core/arf.v:563.4-1053.7" *)
  wire [31:0] _0255_;
  (* src = "./core/arf.v:563.4-1053.7" *)
  wire [31:0] _0256_;
  (* src = "./core/arf.v:563.4-1053.7" *)
  wire [31:0] _0257_;
  (* src = "./core/arf.v:563.4-1053.7" *)
  wire [31:0] _0258_;
  (* src = "./core/arf.v:563.4-1053.7" *)
  wire [31:0] _0259_;
  (* src = "./core/arf.v:563.4-1053.7" *)
  wire [31:0] _0260_;
  (* src = "./core/arf.v:563.4-1053.7" *)
  wire [31:0] _0261_;
  (* src = "./core/arf.v:563.4-1053.7" *)
  wire [31:0] _0262_;
  (* src = "./core/arf.v:563.4-1053.7" *)
  wire [31:0] _0263_;
  (* src = "./core/arf.v:563.4-1053.7" *)
  wire [31:0] _0264_;
  (* src = "./core/arf.v:563.4-1053.7" *)
  wire [31:0] _0265_;
  (* src = "./core/arf.v:563.4-1053.7" *)
  wire [31:0] _0266_;
  (* src = "./core/arf.v:563.4-1053.7" *)
  wire [31:0] _0267_;
  (* src = "./core/arf.v:563.4-1053.7" *)
  wire [31:0] _0268_;
  (* src = "./core/arf.v:563.4-1053.7" *)
  wire [31:0] _0269_;
  (* src = "./core/arf.v:563.4-1053.7" *)
  wire [31:0] _0270_;
  (* src = "./core/arf.v:563.4-1053.7" *)
  wire [31:0] _0271_;
  (* src = "./core/arf.v:563.4-1053.7" *)
  wire [31:0] _0272_;
  (* src = "./core/arf.v:563.4-1053.7" *)
  wire [31:0] _0273_;
  (* src = "./core/arf.v:563.4-1053.7" *)
  wire [31:0] _0274_;
  (* src = "./core/arf.v:563.4-1053.7" *)
  wire [31:0] _0275_;
  (* src = "./core/arf.v:563.4-1053.7" *)
  wire [31:0] _0276_;
  (* src = "./core/arf.v:563.4-1053.7" *)
  wire [31:0] _0277_;
  (* src = "./core/arf.v:563.4-1053.7" *)
  wire [31:0] _0278_;
  (* src = "./core/arf.v:563.4-1053.7" *)
  wire [31:0] _0279_;
  (* src = "./core/arf.v:563.4-1053.7" *)
  wire [31:0] _0280_;
  (* src = "./core/arf.v:563.4-1053.7" *)
  wire [31:0] _0281_;
  (* src = "./core/arf.v:563.4-1053.7" *)
  wire [31:0] _0282_;
  (* src = "./core/arf.v:563.4-1053.7" *)
  wire [31:0] _0283_;
  (* src = "./core/arf.v:563.4-1053.7" *)
  wire [31:0] _0284_;
  (* src = "./core/arf.v:563.4-1053.7" *)
  wire [31:0] _0285_;
  (* src = "./core/arf.v:563.4-1053.7" *)
  wire [31:0] _0286_;
  (* src = "./core/arf.v:441.4-561.7" *)
  wire [31:0] _0287_;
  (* src = "./core/arf.v:441.4-561.7" *)
  wire [31:0] _0288_;
  (* src = "./core/arf.v:441.4-561.7" *)
  wire [31:0] _0289_;
  (* src = "./core/arf.v:441.4-561.7" *)
  wire [31:0] _0290_;
  (* src = "./core/arf.v:563.4-1053.7" *)
  wire [31:0] _0291_;
  (* src = "./core/arf.v:563.4-1053.7" *)
  wire [31:0] _0292_;
  (* src = "./core/arf.v:563.4-1053.7" *)
  wire [31:0] _0293_;
  (* src = "./core/arf.v:563.4-1053.7" *)
  wire [31:0] _0294_;
  (* src = "./core/arf.v:563.4-1053.7" *)
  wire [31:0] _0295_;
  (* src = "./core/arf.v:563.4-1053.7" *)
  wire [31:0] _0296_;
  (* src = "./core/arf.v:563.4-1053.7" *)
  wire [31:0] _0297_;
  (* src = "./core/arf.v:563.4-1053.7" *)
  wire [31:0] _0298_;
  (* src = "./core/arf.v:563.4-1053.7" *)
  wire [31:0] _0299_;
  (* src = "./core/arf.v:563.4-1053.7" *)
  wire [31:0] _0300_;
  (* src = "./core/arf.v:563.4-1053.7" *)
  wire [31:0] _0301_;
  (* src = "./core/arf.v:563.4-1053.7" *)
  wire [31:0] _0302_;
  (* src = "./core/arf.v:563.4-1053.7" *)
  wire [31:0] _0303_;
  (* src = "./core/arf.v:563.4-1053.7" *)
  wire [31:0] _0304_;
  (* src = "./core/arf.v:563.4-1053.7" *)
  wire [31:0] _0305_;
  (* src = "./core/arf.v:563.4-1053.7" *)
  wire [31:0] _0306_;
  (* src = "./core/arf.v:563.4-1053.7" *)
  wire [31:0] _0307_;
  (* src = "./core/arf.v:563.4-1053.7" *)
  wire [31:0] _0308_;
  (* src = "./core/arf.v:563.4-1053.7" *)
  wire [31:0] _0309_;
  (* src = "./core/arf.v:563.4-1053.7" *)
  wire [31:0] _0310_;
  (* src = "./core/arf.v:563.4-1053.7" *)
  wire [31:0] _0311_;
  (* src = "./core/arf.v:563.4-1053.7" *)
  wire [31:0] _0312_;
  (* src = "./core/arf.v:563.4-1053.7" *)
  wire [31:0] _0313_;
  (* src = "./core/arf.v:563.4-1053.7" *)
  wire [31:0] _0314_;
  (* src = "./core/arf.v:563.4-1053.7" *)
  wire [31:0] _0315_;
  (* src = "./core/arf.v:563.4-1053.7" *)
  wire [31:0] _0316_;
  (* src = "./core/arf.v:563.4-1053.7" *)
  wire [31:0] _0317_;
  (* src = "./core/arf.v:563.4-1053.7" *)
  wire [31:0] _0318_;
  (* src = "./core/arf.v:563.4-1053.7" *)
  wire [31:0] _0319_;
  (* src = "./core/arf.v:563.4-1053.7" *)
  wire [31:0] _0320_;
  (* src = "./core/arf.v:441.4-561.7" *)
  wire [31:0] _0321_;
  (* src = "./core/arf.v:441.4-561.7" *)
  wire [31:0] _0322_;
  (* src = "./core/arf.v:441.4-561.7" *)
  wire [31:0] _0323_;
  (* src = "./core/arf.v:563.4-1053.7" *)
  wire [31:0] _0324_;
  (* src = "./core/arf.v:563.4-1053.7" *)
  wire [31:0] _0325_;
  (* src = "./core/arf.v:563.4-1053.7" *)
  wire [31:0] _0326_;
  (* src = "./core/arf.v:563.4-1053.7" *)
  wire [31:0] _0327_;
  (* src = "./core/arf.v:563.4-1053.7" *)
  wire [31:0] _0328_;
  (* src = "./core/arf.v:563.4-1053.7" *)
  wire [31:0] _0329_;
  (* src = "./core/arf.v:563.4-1053.7" *)
  wire [31:0] _0330_;
  (* src = "./core/arf.v:563.4-1053.7" *)
  wire [31:0] _0331_;
  (* src = "./core/arf.v:563.4-1053.7" *)
  wire [31:0] _0332_;
  (* src = "./core/arf.v:563.4-1053.7" *)
  wire [31:0] _0333_;
  (* src = "./core/arf.v:563.4-1053.7" *)
  wire [31:0] _0334_;
  (* src = "./core/arf.v:563.4-1053.7" *)
  wire [31:0] _0335_;
  (* src = "./core/arf.v:563.4-1053.7" *)
  wire [31:0] _0336_;
  (* src = "./core/arf.v:563.4-1053.7" *)
  wire [31:0] _0337_;
  (* src = "./core/arf.v:563.4-1053.7" *)
  wire [31:0] _0338_;
  (* src = "./core/arf.v:563.4-1053.7" *)
  wire [31:0] _0339_;
  (* src = "./core/arf.v:563.4-1053.7" *)
  wire [31:0] _0340_;
  (* src = "./core/arf.v:563.4-1053.7" *)
  wire [31:0] _0341_;
  (* src = "./core/arf.v:563.4-1053.7" *)
  wire [31:0] _0342_;
  (* src = "./core/arf.v:563.4-1053.7" *)
  wire [31:0] _0343_;
  (* src = "./core/arf.v:563.4-1053.7" *)
  wire [31:0] _0344_;
  (* src = "./core/arf.v:563.4-1053.7" *)
  wire [31:0] _0345_;
  (* src = "./core/arf.v:563.4-1053.7" *)
  wire [31:0] _0346_;
  (* src = "./core/arf.v:563.4-1053.7" *)
  wire [31:0] _0347_;
  (* src = "./core/arf.v:441.4-561.7" *)
  wire [31:0] _0348_;
  (* src = "./core/arf.v:563.4-1053.7" *)
  wire [31:0] _0349_;
  (* src = "./core/arf.v:563.4-1053.7" *)
  wire [31:0] _0350_;
  (* src = "./core/arf.v:563.4-1053.7" *)
  wire [31:0] _0351_;
  (* src = "./core/arf.v:563.4-1053.7" *)
  wire [31:0] _0352_;
  (* src = "./core/arf.v:563.4-1053.7" *)
  wire [31:0] _0353_;
  (* src = "./core/arf.v:563.4-1053.7" *)
  wire [31:0] _0354_;
  (* src = "./core/arf.v:563.4-1053.7" *)
  wire [31:0] _0355_;
  (* src = "./core/arf.v:563.4-1053.7" *)
  wire [31:0] _0356_;
  (* src = "./core/arf.v:563.4-1053.7" *)
  wire [31:0] _0357_;
  (* src = "./core/arf.v:563.4-1053.7" *)
  wire [31:0] _0358_;
  (* src = "./core/arf.v:563.4-1053.7" *)
  wire [31:0] _0359_;
  (* src = "./core/arf.v:563.4-1053.7" *)
  wire [31:0] _0360_;
  (* src = "./core/arf.v:563.4-1053.7" *)
  wire [31:0] _0361_;
  (* src = "./core/arf.v:563.4-1053.7" *)
  wire [31:0] _0362_;
  (* src = "./core/arf.v:563.4-1053.7" *)
  wire [31:0] _0363_;
  (* src = "./core/arf.v:563.4-1053.7" *)
  wire [31:0] _0364_;
  (* src = "./core/arf.v:563.4-1053.7" *)
  wire [31:0] _0365_;
  (* src = "./core/arf.v:563.4-1053.7" *)
  wire [31:0] _0366_;
  (* src = "./core/arf.v:441.4-561.7" *)
  wire [31:0] _0367_;
  (* src = "./core/arf.v:441.4-561.7" *)
  wire [31:0] _0368_;
  (* src = "./core/arf.v:441.4-561.7" *)
  wire [31:0] _0369_;
  (* src = "./core/arf.v:441.4-561.7" *)
  wire [31:0] _0370_;
  (* src = "./core/arf.v:441.4-561.7" *)
  wire [31:0] _0371_;
  (* src = "./core/arf.v:441.4-561.7" *)
  wire [31:0] _0372_;
  (* src = "./core/arf.v:563.4-1053.7" *)
  wire [31:0] _0373_;
  (* src = "./core/arf.v:563.4-1053.7" *)
  wire [31:0] _0374_;
  (* src = "./core/arf.v:563.4-1053.7" *)
  wire [31:0] _0375_;
  (* src = "./core/arf.v:563.4-1053.7" *)
  wire [31:0] _0376_;
  (* src = "./core/arf.v:563.4-1053.7" *)
  wire [31:0] _0377_;
  (* src = "./core/arf.v:563.4-1053.7" *)
  wire [31:0] _0378_;
  (* src = "./core/arf.v:563.4-1053.7" *)
  wire [31:0] _0379_;
  (* src = "./core/arf.v:563.4-1053.7" *)
  wire [31:0] _0380_;
  (* src = "./core/arf.v:563.4-1053.7" *)
  wire [31:0] _0381_;
  (* src = "./core/arf.v:563.4-1053.7" *)
  wire [31:0] _0382_;
  (* src = "./core/arf.v:563.4-1053.7" *)
  wire [31:0] _0383_;
  (* src = "./core/arf.v:563.4-1053.7" *)
  wire [31:0] _0384_;
  (* src = "./core/arf.v:563.4-1053.7" *)
  wire [31:0] _0385_;
  (* src = "./core/arf.v:563.4-1053.7" *)
  wire [31:0] _0386_;
  (* src = "./core/arf.v:563.4-1053.7" *)
  wire [31:0] _0387_;
  (* src = "./core/arf.v:563.4-1053.7" *)
  wire [31:0] _0388_;
  (* src = "./core/arf.v:563.4-1053.7" *)
  wire [31:0] _0389_;
  (* src = "./core/arf.v:563.4-1053.7" *)
  wire [31:0] _0390_;
  (* src = "./core/arf.v:563.4-1053.7" *)
  wire [31:0] _0391_;
  (* src = "./core/arf.v:563.4-1053.7" *)
  wire [31:0] _0392_;
  (* src = "./core/arf.v:563.4-1053.7" *)
  wire [31:0] _0393_;
  (* src = "./core/arf.v:563.4-1053.7" *)
  wire [31:0] _0394_;
  (* src = "./core/arf.v:563.4-1053.7" *)
  wire [31:0] _0395_;
  (* src = "./core/arf.v:563.4-1053.7" *)
  wire [31:0] _0396_;
  (* src = "./core/arf.v:0.0-0.0" *)
  wire [31:0] _0397_;
  (* src = "./core/arf.v:0.0-0.0" *)
  wire [31:0] _0398_;
  (* src = "./core/arf.v:0.0-0.0" *)
  wire [31:0] _0399_;
  (* src = "./core/arf.v:0.0-0.0" *)
  wire [31:0] _0400_;
  (* src = "./core/arf.v:0.0-0.0" *)
  wire [31:0] _0401_;
  (* src = "./core/arf.v:0.0-0.0" *)
  wire [31:0] _0402_;
  (* src = "./core/arf.v:0.0-0.0" *)
  wire [31:0] _0403_;
  (* src = "./core/arf.v:0.0-0.0" *)
  wire [31:0] _0404_;
  (* src = "./core/arf.v:0.0-0.0" *)
  wire [31:0] _0405_;
  (* src = "./core/arf.v:0.0-0.0" *)
  wire [31:0] _0406_;
  (* src = "./core/arf.v:0.0-0.0" *)
  wire [31:0] _0407_;
  (* src = "./core/arf.v:0.0-0.0" *)
  wire [31:0] _0408_;
  (* src = "./core/arf.v:0.0-0.0" *)
  wire [31:0] _0409_;
  (* src = "./core/arf.v:0.0-0.0" *)
  wire [31:0] _0410_;
  (* src = "./core/arf.v:0.0-0.0" *)
  wire [31:0] _0411_;
  (* src = "./core/arf.v:0.0-0.0" *)
  wire [31:0] _0412_;
  (* src = "./core/arf.v:0.0-0.0" *)
  wire [31:0] _0413_;
  (* src = "./core/arf.v:0.0-0.0" *)
  wire [31:0] _0414_;
  (* src = "./core/arf.v:0.0-0.0" *)
  wire [31:0] _0415_;
  (* src = "./core/arf.v:0.0-0.0" *)
  wire [31:0] _0416_;
  (* src = "./core/arf.v:0.0-0.0" *)
  wire [31:0] _0417_;
  (* src = "./core/arf.v:0.0-0.0" *)
  wire [31:0] _0418_;
  (* src = "./core/arf.v:0.0-0.0" *)
  wire [31:0] _0419_;
  (* src = "./core/arf.v:0.0-0.0" *)
  wire [31:0] _0420_;
  (* src = "./core/arf.v:0.0-0.0" *)
  wire [31:0] _0421_;
  (* src = "./core/arf.v:0.0-0.0" *)
  wire [31:0] _0422_;
  (* src = "./core/arf.v:0.0-0.0" *)
  wire [31:0] _0423_;
  (* src = "./core/arf.v:0.0-0.0" *)
  wire [31:0] _0424_;
  (* src = "./core/arf.v:0.0-0.0" *)
  wire [31:0] _0425_;
  (* src = "./core/arf.v:0.0-0.0" *)
  wire [31:0] _0426_;
  (* src = "./core/arf.v:0.0-0.0" *)
  wire [31:0] _0427_;
  (* src = "./core/arf.v:0.0-0.0" *)
  wire [31:0] _0428_;
  (* src = "./core/arf.v:0.0-0.0" *)
  wire [31:0] _0429_;
  (* src = "./core/arf.v:0.0-0.0" *)
  wire [31:0] _0430_;
  (* src = "./core/arf.v:0.0-0.0" *)
  wire [31:0] _0431_;
  (* src = "./core/arf.v:0.0-0.0" *)
  wire [31:0] _0432_;
  (* src = "./core/arf.v:0.0-0.0" *)
  wire [31:0] _0433_;
  (* src = "./core/arf.v:0.0-0.0" *)
  wire [31:0] _0434_;
  (* src = "./core/arf.v:0.0-0.0" *)
  wire [31:0] _0435_;
  (* src = "./core/arf.v:0.0-0.0" *)
  wire [31:0] _0436_;
  (* src = "./core/arf.v:0.0-0.0" *)
  wire [31:0] _0437_;
  (* src = "./core/arf.v:0.0-0.0" *)
  wire [31:0] _0438_;
  (* src = "./core/arf.v:0.0-0.0" *)
  wire [31:0] _0439_;
  (* src = "./core/arf.v:0.0-0.0" *)
  wire [31:0] _0440_;
  (* src = "./core/arf.v:0.0-0.0" *)
  wire [31:0] _0441_;
  (* src = "./core/arf.v:0.0-0.0" *)
  wire [31:0] _0442_;
  (* src = "./core/arf.v:0.0-0.0" *)
  wire [31:0] _0443_;
  (* src = "./core/arf.v:0.0-0.0" *)
  wire [31:0] _0444_;
  (* src = "./core/arf.v:0.0-0.0" *)
  wire [31:0] _0445_;
  (* src = "./core/arf.v:0.0-0.0" *)
  wire [31:0] _0446_;
  (* src = "./core/arf.v:0.0-0.0" *)
  wire [31:0] _0447_;
  (* src = "./core/arf.v:0.0-0.0" *)
  wire [31:0] _0448_;
  (* src = "./core/arf.v:0.0-0.0" *)
  wire [31:0] _0449_;
  (* src = "./core/arf.v:0.0-0.0" *)
  wire [31:0] _0450_;
  (* src = "./core/arf.v:0.0-0.0" *)
  wire [31:0] _0451_;
  (* src = "./core/arf.v:0.0-0.0" *)
  wire [31:0] _0452_;
  (* src = "./core/arf.v:0.0-0.0" *)
  wire [31:0] _0453_;
  (* src = "./core/arf.v:0.0-0.0" *)
  wire [31:0] _0454_;
  (* src = "./core/arf.v:0.0-0.0" *)
  wire [31:0] _0455_;
  (* src = "./core/arf.v:0.0-0.0" *)
  wire [31:0] _0456_;
  (* src = "./core/arf.v:0.0-0.0" *)
  wire [31:0] _0457_;
  (* src = "./core/arf.v:0.0-0.0" *)
  wire [31:0] _0458_;
  (* src = "./core/arf.v:0.0-0.0" *)
  wire [31:0] _0459_;
  (* src = "./core/arf.v:0.0-0.0" *)
  wire [31:0] _0460_;
  (* src = "./core/arf.v:0.0-0.0" *)
  wire [31:0] _0461_;
  (* src = "./core/arf.v:0.0-0.0" *)
  wire [31:0] _0462_;
  (* src = "./core/arf.v:0.0-0.0" *)
  wire [31:0] _0463_;
  (* src = "./core/arf.v:0.0-0.0" *)
  wire [31:0] _0464_;
  (* src = "./core/arf.v:0.0-0.0" *)
  wire [31:0] _0465_;
  (* src = "./core/arf.v:0.0-0.0" *)
  wire [31:0] _0466_;
  (* src = "./core/arf.v:0.0-0.0" *)
  wire [31:0] _0467_;
  (* src = "./core/arf.v:0.0-0.0" *)
  wire [31:0] _0468_;
  (* src = "./core/arf.v:0.0-0.0" *)
  wire [31:0] _0469_;
  (* src = "./core/arf.v:0.0-0.0" *)
  wire [31:0] _0470_;
  (* src = "./core/arf.v:0.0-0.0" *)
  wire [31:0] _0471_;
  (* src = "./core/arf.v:0.0-0.0" *)
  wire [31:0] _0472_;
  (* src = "./core/arf.v:0.0-0.0" *)
  wire [31:0] _0473_;
  (* src = "./core/arf.v:0.0-0.0" *)
  wire [31:0] _0474_;
  (* src = "./core/arf.v:0.0-0.0" *)
  wire [31:0] _0475_;
  (* src = "./core/arf.v:0.0-0.0" *)
  wire [31:0] _0476_;
  (* src = "./core/arf.v:0.0-0.0" *)
  wire [31:0] _0477_;
  (* src = "./core/arf.v:0.0-0.0" *)
  wire [31:0] _0478_;
  (* src = "./core/arf.v:0.0-0.0" *)
  wire [31:0] _0479_;
  (* src = "./core/arf.v:0.0-0.0" *)
  wire [31:0] _0480_;
  (* src = "./core/arf.v:0.0-0.0" *)
  wire [31:0] _0481_;
  (* src = "./core/arf.v:0.0-0.0" *)
  wire [31:0] _0482_;
  (* src = "./core/arf.v:0.0-0.0" *)
  wire [31:0] _0483_;
  (* src = "./core/arf.v:0.0-0.0" *)
  wire [31:0] _0484_;
  (* src = "./core/arf.v:0.0-0.0" *)
  wire [31:0] _0485_;
  (* src = "./core/arf.v:0.0-0.0" *)
  wire [31:0] _0486_;
  (* src = "./core/arf.v:0.0-0.0" *)
  wire [31:0] _0487_;
  (* src = "./core/arf.v:0.0-0.0" *)
  wire [31:0] _0488_;
  (* src = "./core/arf.v:0.0-0.0" *)
  wire [31:0] _0489_;
  (* src = "./core/arf.v:0.0-0.0" *)
  wire [31:0] _0490_;
  (* src = "./core/arf.v:0.0-0.0" *)
  wire [31:0] _0491_;
  (* src = "./core/arf.v:0.0-0.0" *)
  wire [31:0] _0492_;
  (* src = "./core/arf.v:0.0-0.0" *)
  wire [31:0] _0493_;
  (* src = "./core/arf.v:0.0-0.0" *)
  wire [31:0] _0494_;
  (* src = "./core/arf.v:0.0-0.0" *)
  wire [31:0] _0495_;
  (* src = "./core/arf.v:0.0-0.0" *)
  wire [31:0] _0496_;
  (* src = "./core/arf.v:0.0-0.0" *)
  wire [31:0] _0497_;
  (* src = "./core/arf.v:0.0-0.0" *)
  wire [31:0] _0498_;
  (* src = "./core/arf.v:0.0-0.0" *)
  wire [31:0] _0499_;
  (* src = "./core/arf.v:0.0-0.0" *)
  wire [31:0] _0500_;
  (* src = "./core/arf.v:0.0-0.0" *)
  wire [31:0] _0501_;
  (* src = "./core/arf.v:0.0-0.0" *)
  wire [31:0] _0502_;
  (* src = "./core/arf.v:0.0-0.0" *)
  wire [31:0] _0503_;
  (* src = "./core/arf.v:0.0-0.0" *)
  wire [31:0] _0504_;
  (* src = "./core/arf.v:0.0-0.0" *)
  wire [31:0] _0505_;
  (* src = "./core/arf.v:0.0-0.0" *)
  wire [31:0] _0506_;
  (* src = "./core/arf.v:0.0-0.0" *)
  wire [31:0] _0507_;
  (* src = "./core/arf.v:0.0-0.0" *)
  wire [31:0] _0508_;
  (* src = "./core/arf.v:0.0-0.0" *)
  wire [31:0] _0509_;
  (* src = "./core/arf.v:0.0-0.0" *)
  wire [31:0] _0510_;
  (* src = "./core/arf.v:0.0-0.0" *)
  wire [31:0] _0511_;
  (* src = "./core/arf.v:0.0-0.0" *)
  wire [31:0] _0512_;
  (* src = "./core/arf.v:0.0-0.0" *)
  wire [31:0] _0513_;
  (* src = "./core/arf.v:0.0-0.0" *)
  wire [31:0] _0514_;
  (* src = "./core/arf.v:0.0-0.0" *)
  wire [31:0] _0515_;
  (* src = "./core/arf.v:0.0-0.0" *)
  wire [31:0] _0516_;
  (* src = "./core/arf.v:0.0-0.0" *)
  wire [31:0] _0517_;
  (* src = "./core/arf.v:0.0-0.0" *)
  wire [31:0] _0518_;
  (* src = "./core/arf.v:0.0-0.0" *)
  wire [31:0] _0519_;
  (* src = "./core/arf.v:0.0-0.0" *)
  wire [31:0] _0520_;
  (* src = "./core/arf.v:0.0-0.0" *)
  wire [31:0] _0521_;
  (* src = "./core/arf.v:0.0-0.0" *)
  wire [31:0] _0522_;
  (* src = "./core/arf.v:0.0-0.0" *)
  wire [31:0] _0523_;
  (* src = "./core/arf.v:0.0-0.0" *)
  wire [31:0] _0524_;
  (* src = "./core/arf.v:0.0-0.0" *)
  wire [31:0] _0525_;
  (* src = "./core/arf.v:0.0-0.0" *)
  wire [31:0] _0526_;
  (* src = "./core/arf.v:0.0-0.0" *)
  wire [31:0] _0527_;
  (* src = "./core/arf.v:0.0-0.0" *)
  wire [31:0] _0528_;
  (* src = "./core/arf.v:0.0-0.0" *)
  wire [31:0] _0529_;
  (* src = "./core/arf.v:0.0-0.0" *)
  wire [31:0] _0530_;
  (* src = "./core/arf.v:0.0-0.0" *)
  wire [31:0] _0531_;
  (* src = "./core/arf.v:0.0-0.0" *)
  wire [31:0] _0532_;
  (* src = "./core/arf.v:0.0-0.0" *)
  wire [31:0] _0533_;
  (* src = "./core/arf.v:0.0-0.0" *)
  wire [31:0] _0534_;
  (* src = "./core/arf.v:0.0-0.0" *)
  wire [31:0] _0535_;
  (* src = "./core/arf.v:0.0-0.0" *)
  wire [31:0] _0536_;
  (* src = "./core/arf.v:0.0-0.0" *)
  wire [31:0] _0537_;
  (* src = "./core/arf.v:0.0-0.0" *)
  wire [31:0] _0538_;
  (* src = "./core/arf.v:0.0-0.0" *)
  wire [31:0] _0539_;
  (* src = "./core/arf.v:0.0-0.0" *)
  wire [31:0] _0540_;
  (* src = "./core/arf.v:0.0-0.0" *)
  wire [31:0] _0541_;
  (* src = "./core/arf.v:0.0-0.0" *)
  wire [31:0] _0542_;
  (* src = "./core/arf.v:0.0-0.0" *)
  wire [31:0] _0543_;
  (* src = "./core/arf.v:0.0-0.0" *)
  wire [31:0] _0544_;
  (* src = "./core/arf.v:0.0-0.0" *)
  wire [31:0] _0545_;
  (* src = "./core/arf.v:0.0-0.0" *)
  wire [31:0] _0546_;
  (* src = "./core/arf.v:0.0-0.0" *)
  wire [31:0] _0547_;
  (* src = "./core/arf.v:0.0-0.0" *)
  wire [31:0] _0548_;
  (* src = "./core/arf.v:0.0-0.0" *)
  wire [31:0] _0549_;
  (* src = "./core/arf.v:0.0-0.0" *)
  wire [31:0] _0550_;
  (* src = "./core/arf.v:0.0-0.0" *)
  wire [31:0] _0551_;
  (* src = "./core/arf.v:0.0-0.0" *)
  wire [31:0] _0552_;
  (* src = "./core/arf.v:0.0-0.0" *)
  wire [31:0] _0553_;
  (* src = "./core/arf.v:0.0-0.0" *)
  wire [31:0] _0554_;
  (* src = "./core/arf.v:0.0-0.0" *)
  wire [31:0] _0555_;
  (* src = "./core/arf.v:0.0-0.0" *)
  wire [31:0] _0556_;
  (* src = "./core/arf.v:0.0-0.0" *)
  wire [31:0] _0557_;
  (* src = "./core/arf.v:0.0-0.0" *)
  wire [31:0] _0558_;
  (* src = "./core/arf.v:375.7-378.17" *)
  wire [31:0] _0559_;
  (* src = "./core/arf.v:452.53-452.75" *)
  wire [31:0] _0560_;
  (* src = "./core/arf.v:453.53-453.75" *)
  wire [31:0] _0561_;
  (* src = "./core/arf.v:454.53-454.75" *)
  wire [31:0] _0562_;
  (* src = "./core/arf.v:455.53-455.75" *)
  wire [31:0] _0563_;
  (* src = "./core/arf.v:456.53-456.75" *)
  wire [31:0] _0564_;
  wire _0565_;
  wire _0566_;
  wire _0567_;
  wire _0568_;
  wire _0569_;
  wire _0570_;
  wire _0571_;
  wire _0572_;
  wire _0573_;
  wire _0574_;
  wire _0575_;
  wire _0576_;
  wire _0577_;
  wire _0578_;
  wire _0579_;
  wire _0580_;
  wire _0581_;
  wire _0582_;
  wire _0583_;
  wire _0584_;
  wire _0585_;
  wire _0586_;
  wire _0587_;
  wire _0588_;
  wire _0589_;
  wire _0590_;
  wire _0591_;
  (* src = "./core/arf.v:251.7-251.43" *)
  wire _0592_;
  (* src = "./core/arf.v:255.25-255.52" *)
  wire _0593_;
  (* src = "./core/arf.v:256.25-256.52" *)
  wire _0594_;
  (* src = "./core/arf.v:261.25-261.52" *)
  wire _0595_;
  (* src = "./core/arf.v:262.25-262.52" *)
  wire _0596_;
  (* src = "./core/arf.v:270.7-272.56" *)
  wire _0597_;
  (* src = "./core/arf.v:277.7-279.56" *)
  wire _0598_;
  (* src = "./core/arf.v:289.7-291.58" *)
  wire _0599_;
  (* src = "./core/arf.v:296.7-298.58" *)
  wire _0600_;
  (* src = "./core/arf.v:307.7-309.58" *)
  wire _0601_;
  (* src = "./core/arf.v:314.7-316.58" *)
  wire _0602_;
  (* src = "./core/arf.v:325.7-327.58" *)
  wire _0603_;
  (* src = "./core/arf.v:332.7-334.58" *)
  wire _0604_;
  (* src = "./core/arf.v:343.7-345.58" *)
  wire _0605_;
  (* src = "./core/arf.v:350.7-352.58" *)
  wire _0606_;
  (* src = "./core/arf.v:361.7-363.58" *)
  wire _0607_;
  (* src = "./core/arf.v:368.7-370.58" *)
  wire _0608_;
  (* src = "./core/arf.v:250.34-250.60" *)
  wire _0609_;
  (* src = "./core/arf.v:256.9-256.53" *)
  wire _0610_;
  (* src = "./core/arf.v:262.9-262.53" *)
  wire _0611_;
  (* src = "./core/arf.v:269.33-272.57" *)
  wire _0612_;
  (* src = "./core/arf.v:273.9-273.57" *)
  wire _0613_;
  (* src = "./core/arf.v:276.33-279.57" *)
  wire _0614_;
  (* src = "./core/arf.v:280.9-280.57" *)
  wire _0615_;
  (* src = "./core/arf.v:288.28-291.59" *)
  wire _0616_;
  (* src = "./core/arf.v:292.9-292.52" *)
  wire _0617_;
  (* src = "./core/arf.v:293.9-293.52" *)
  wire _0618_;
  (* src = "./core/arf.v:295.28-298.59" *)
  wire _0619_;
  (* src = "./core/arf.v:299.9-299.52" *)
  wire _0620_;
  (* src = "./core/arf.v:300.9-300.52" *)
  wire _0621_;
  (* src = "./core/arf.v:306.28-309.59" *)
  wire _0622_;
  (* src = "./core/arf.v:310.9-310.52" *)
  wire _0623_;
  (* src = "./core/arf.v:311.9-311.52" *)
  wire _0624_;
  (* src = "./core/arf.v:313.28-316.59" *)
  wire _0625_;
  (* src = "./core/arf.v:317.9-317.52" *)
  wire _0626_;
  (* src = "./core/arf.v:318.9-318.52" *)
  wire _0627_;
  (* src = "./core/arf.v:324.28-327.59" *)
  wire _0628_;
  (* src = "./core/arf.v:328.9-328.52" *)
  wire _0629_;
  (* src = "./core/arf.v:329.9-329.52" *)
  wire _0630_;
  (* src = "./core/arf.v:331.28-334.59" *)
  wire _0631_;
  (* src = "./core/arf.v:335.9-335.52" *)
  wire _0632_;
  (* src = "./core/arf.v:336.9-336.52" *)
  wire _0633_;
  (* src = "./core/arf.v:342.28-345.59" *)
  wire _0634_;
  (* src = "./core/arf.v:346.9-346.52" *)
  wire _0635_;
  (* src = "./core/arf.v:347.9-347.52" *)
  wire _0636_;
  (* src = "./core/arf.v:349.28-352.59" *)
  wire _0637_;
  (* src = "./core/arf.v:353.9-353.52" *)
  wire _0638_;
  (* src = "./core/arf.v:354.9-354.52" *)
  wire _0639_;
  (* src = "./core/arf.v:360.28-363.59" *)
  wire _0640_;
  (* src = "./core/arf.v:364.9-364.52" *)
  wire _0641_;
  (* src = "./core/arf.v:365.9-365.52" *)
  wire _0642_;
  (* src = "./core/arf.v:367.28-370.59" *)
  wire _0643_;
  (* src = "./core/arf.v:371.9-371.52" *)
  wire _0644_;
  (* src = "./core/arf.v:372.9-372.52" *)
  wire _0645_;
  (* src = "./core/arf.v:273.8-274.58" *)
  wire _0646_;
  (* src = "./core/arf.v:280.8-281.58" *)
  wire _0647_;
  (* src = "./core/arf.v:292.8-293.53" *)
  wire _0648_;
  (* src = "./core/arf.v:299.8-300.53" *)
  wire _0649_;
  (* src = "./core/arf.v:310.8-311.53" *)
  wire _0650_;
  (* src = "./core/arf.v:317.8-318.53" *)
  wire _0651_;
  (* src = "./core/arf.v:328.8-329.53" *)
  wire _0652_;
  (* src = "./core/arf.v:335.8-336.53" *)
  wire _0653_;
  (* src = "./core/arf.v:346.8-347.53" *)
  wire _0654_;
  (* src = "./core/arf.v:353.8-354.53" *)
  wire _0655_;
  (* src = "./core/arf.v:364.8-365.53" *)
  wire _0656_;
  (* src = "./core/arf.v:371.8-372.53" *)
  wire _0657_;
  (* src = "./core/arf.v:840.9-840.45" *)
  wire _0658_;
  (* src = "./core/arf.v:0.0-0.0" *)
  wire [31:0] _0659_;
  (* src = "./core/arf.v:0.0-0.0" *)
  wire [31:0] _0660_;
  (* src = "./core/arf.v:0.0-0.0" *)
  wire [31:0] _0661_;
  (* src = "./core/arf.v:0.0-0.0" *)
  wire [31:0] _0662_;
  (* src = "./core/arf.v:0.0-0.0" *)
  wire [31:0] _0663_;
  (* src = "./core/arf.v:0.0-0.0" *)
  wire [31:0] _0664_;
  (* src = "./core/arf.v:0.0-0.0" *)
  wire [31:0] _0665_;
  (* src = "./core/arf.v:0.0-0.0" *)
  wire [31:0] _0666_;
  (* src = "./core/arf.v:273.6-274.59" *)
  wire _0667_;
  (* src = "./core/arf.v:280.6-281.59" *)
  wire _0668_;
  (* src = "./core/arf.v:292.6-293.54" *)
  wire _0669_;
  (* src = "./core/arf.v:299.6-300.54" *)
  wire _0670_;
  (* src = "./core/arf.v:310.6-311.54" *)
  wire _0671_;
  (* src = "./core/arf.v:317.6-318.54" *)
  wire _0672_;
  (* src = "./core/arf.v:328.6-329.54" *)
  wire _0673_;
  (* src = "./core/arf.v:335.6-336.54" *)
  wire _0674_;
  (* src = "./core/arf.v:346.6-347.54" *)
  wire _0675_;
  (* src = "./core/arf.v:353.6-354.54" *)
  wire _0676_;
  (* src = "./core/arf.v:364.6-365.54" *)
  wire _0677_;
  (* src = "./core/arf.v:371.6-372.54" *)
  wire _0678_;
  (* src = "./core/arf.v:377.8-377.27" *)
  wire [31:0] _0679_;
  (* src = "./core/arf.v:380.8-380.27" *)
  wire [31:0] _0680_;
  (* src = "./core/arf.v:0.0-0.0" *)
  wire [31:0] _0681_;
  (* src = "./core/arf.v:0.0-0.0" *)
  wire [31:0] _0682_;
  (* src = "./core/arf.v:0.0-0.0" *)
  wire [31:0] _0683_;
  (* src = "./core/arf.v:0.0-0.0" *)
  wire [31:0] _0684_;
  (* src = "./core/arf.v:0.0-0.0" *)
  wire [31:0] _0685_;
  (* src = "./core/arf.v:0.0-0.0" *)
  wire [31:0] _0686_;
  (* src = "./core/arf.v:0.0-0.0" *)
  wire [31:0] _0687_;
  (* src = "./core/arf.v:0.0-0.0" *)
  wire [31:0] _0688_;
  (* src = "./core/arf.v:0.0-0.0" *)
  wire [31:0] _0689_;
  (* src = "./core/arf.v:0.0-0.0" *)
  wire [31:0] _0690_;
  (* src = "./core/arf.v:0.0-0.0" *)
  wire [31:0] _0691_;
  (* src = "./core/arf.v:0.0-0.0" *)
  wire [31:0] _0692_;
  (* src = "./core/arf.v:0.0-0.0" *)
  wire [31:0] _0693_;
  (* src = "./core/arf.v:0.0-0.0" *)
  wire [31:0] _0694_;
  (* src = "./core/arf.v:0.0-0.0" *)
  wire [31:0] _0695_;
  (* src = "./core/arf.v:0.0-0.0" *)
  wire [31:0] _0696_;
  (* src = "./core/arf.v:0.0-0.0" *)
  wire [31:0] _0697_;
  (* src = "./core/arf.v:0.0-0.0" *)
  wire [31:0] _0698_;
  (* src = "./core/arf.v:0.0-0.0" *)
  wire [31:0] _0699_;
  (* src = "./core/arf.v:0.0-0.0" *)
  wire [31:0] _0700_;
  (* src = "./core/arf.v:0.0-0.0" *)
  wire [31:0] _0701_;
  (* src = "./core/arf.v:0.0-0.0" *)
  wire [31:0] _0702_;
  (* src = "./core/arf.v:0.0-0.0" *)
  wire [31:0] _0703_;
  (* src = "./core/arf.v:0.0-0.0" *)
  wire [31:0] _0704_;
  (* src = "./core/arf.v:0.0-0.0" *)
  wire [31:0] _0705_;
  (* src = "./core/arf.v:0.0-0.0" *)
  wire [31:0] _0706_;
  (* src = "./core/arf.v:0.0-0.0" *)
  wire [31:0] _0707_;
  (* src = "./core/arf.v:0.0-0.0" *)
  wire [31:0] _0708_;
  (* src = "./core/arf.v:0.0-0.0" *)
  wire [31:0] _0709_;
  (* src = "./core/arf.v:0.0-0.0" *)
  wire [31:0] _0710_;
  (* src = "./core/arf.v:0.0-0.0" *)
  wire [31:0] _0711_;
  (* src = "./core/arf.v:0.0-0.0" *)
  wire [31:0] _0712_;
  (* src = "./core/arf.v:0.0-0.0" *)
  wire [31:0] _0713_;
  (* src = "./core/arf.v:0.0-0.0" *)
  wire [31:0] _0714_;
  (* src = "./core/arf.v:0.0-0.0" *)
  wire [31:0] _0715_;
  (* src = "./core/arf.v:0.0-0.0" *)
  wire [31:0] _0716_;
  (* src = "./core/arf.v:0.0-0.0" *)
  wire [31:0] _0717_;
  (* src = "./core/arf.v:0.0-0.0" *)
  wire [31:0] _0718_;
  (* src = "./core/arf.v:0.0-0.0" *)
  wire [31:0] _0719_;
  (* src = "./core/arf.v:0.0-0.0" *)
  wire [31:0] _0720_;
  (* src = "./core/arf.v:0.0-0.0" *)
  wire [31:0] _0721_;
  (* src = "./core/arf.v:0.0-0.0" *)
  wire [31:0] _0722_;
  (* src = "./core/arf.v:0.0-0.0" *)
  wire [31:0] _0723_;
  (* src = "./core/arf.v:0.0-0.0" *)
  wire [31:0] _0724_;
  (* src = "./core/arf.v:0.0-0.0" *)
  wire [31:0] _0725_;
  (* src = "./core/arf.v:0.0-0.0" *)
  wire [31:0] _0726_;
  (* src = "./core/arf.v:0.0-0.0" *)
  wire [31:0] _0727_;
  (* src = "./core/arf.v:0.0-0.0" *)
  wire [31:0] _0728_;
  (* src = "./core/arf.v:0.0-0.0" *)
  wire [31:0] _0729_;
  (* src = "./core/arf.v:0.0-0.0" *)
  wire [31:0] _0730_;
  (* src = "./core/arf.v:0.0-0.0" *)
  wire [31:0] _0731_;
  (* src = "./core/arf.v:0.0-0.0" *)
  wire [31:0] _0732_;
  (* src = "./core/arf.v:0.0-0.0" *)
  wire [31:0] _0733_;
  (* src = "./core/arf.v:0.0-0.0" *)
  wire [31:0] _0734_;
  (* src = "./core/arf.v:0.0-0.0" *)
  wire [31:0] _0735_;
  (* src = "./core/arf.v:0.0-0.0" *)
  wire [31:0] _0736_;
  (* src = "./core/arf.v:0.0-0.0" *)
  wire [31:0] _0737_;
  (* src = "./core/arf.v:0.0-0.0" *)
  wire [31:0] _0738_;
  (* src = "./core/arf.v:0.0-0.0" *)
  wire [31:0] _0739_;
  (* src = "./core/arf.v:0.0-0.0" *)
  wire [31:0] _0740_;
  (* src = "./core/arf.v:0.0-0.0" *)
  wire [31:0] _0741_;
  (* src = "./core/arf.v:0.0-0.0" *)
  wire [31:0] _0742_;
  (* src = "./core/arf.v:0.0-0.0" *)
  wire [31:0] _0743_;
  (* src = "./core/arf.v:0.0-0.0" *)
  wire [31:0] _0744_;
  (* src = "./core/arf.v:0.0-0.0" *)
  wire [31:0] _0745_;
  (* src = "./core/arf.v:0.0-0.0" *)
  wire [31:0] _0746_;
  (* src = "./core/arf.v:0.0-0.0" *)
  wire [31:0] _0747_;
  (* src = "./core/arf.v:0.0-0.0" *)
  wire [31:0] _0748_;
  (* src = "./core/arf.v:0.0-0.0" *)
  wire [31:0] _0749_;
  (* src = "./core/arf.v:0.0-0.0" *)
  wire [31:0] _0750_;
  (* src = "./core/arf.v:0.0-0.0" *)
  wire [31:0] _0751_;
  (* src = "./core/arf.v:0.0-0.0" *)
  wire [31:0] _0752_;
  (* src = "./core/arf.v:0.0-0.0" *)
  wire [31:0] _0753_;
  (* src = "./core/arf.v:0.0-0.0" *)
  wire [31:0] _0754_;
  (* src = "./core/arf.v:0.0-0.0" *)
  wire [31:0] _0755_;
  (* src = "./core/arf.v:0.0-0.0" *)
  wire [31:0] _0756_;
  (* src = "./core/arf.v:0.0-0.0" *)
  wire [31:0] _0757_;
  (* src = "./core/arf.v:0.0-0.0" *)
  wire [31:0] _0758_;
  (* src = "./core/arf.v:0.0-0.0" *)
  wire [31:0] _0759_;
  (* src = "./core/arf.v:0.0-0.0" *)
  wire [31:0] _0760_;
  (* src = "./core/arf.v:0.0-0.0" *)
  wire [31:0] _0761_;
  (* src = "./core/arf.v:0.0-0.0" *)
  wire [31:0] _0762_;
  (* src = "./core/arf.v:0.0-0.0" *)
  wire [31:0] _0763_;
  (* src = "./core/arf.v:0.0-0.0" *)
  wire [31:0] _0764_;
  (* src = "./core/arf.v:0.0-0.0" *)
  wire [31:0] _0765_;
  (* src = "./core/arf.v:0.0-0.0" *)
  wire [31:0] _0766_;
  (* src = "./core/arf.v:0.0-0.0" *)
  wire [31:0] _0767_;
  (* src = "./core/arf.v:0.0-0.0" *)
  wire [31:0] _0768_;
  (* src = "./core/arf.v:0.0-0.0" *)
  wire [31:0] _0769_;
  (* src = "./core/arf.v:0.0-0.0" *)
  wire [31:0] _0770_;
  (* src = "./core/arf.v:0.0-0.0" *)
  wire [31:0] _0771_;
  (* src = "./core/arf.v:0.0-0.0" *)
  wire [31:0] _0772_;
  (* src = "./core/arf.v:0.0-0.0" *)
  wire [31:0] _0773_;
  (* src = "./core/arf.v:0.0-0.0" *)
  wire [31:0] _0774_;
  (* src = "./core/arf.v:0.0-0.0" *)
  wire [31:0] _0775_;
  (* src = "./core/arf.v:0.0-0.0" *)
  wire [31:0] _0776_;
  (* src = "./core/arf.v:839.8-840.46" *)
  wire _0777_;
  wire [31:0] _0778_;
  wire [31:0] _0779_;
  wire [31:0] _0780_;
  wire [31:0] _0781_;
  wire [31:0] _0782_;
  wire [31:0] _0783_;
  wire [31:0] _0784_;
  wire [31:0] _0785_;
  wire [31:0] _0786_;
  wire [31:0] _0787_;
  wire [31:0] _0788_;
  wire [31:0] _0789_;
  wire [31:0] _0790_;
  wire [31:0] _0791_;
  wire [31:0] _0792_;
  wire [31:0] _0793_;
  wire [31:0] _0794_;
  wire [31:0] _0795_;
  wire [31:0] _0796_;
  wire [31:0] _0797_;
  wire [31:0] _0798_;
  wire [31:0] _0799_;
  wire [31:0] _0800_;
  wire [31:0] _0801_;
  wire [31:0] _0802_;
  wire [31:0] _0803_;
  wire [31:0] _0804_;
  wire [31:0] _0805_;
  wire [31:0] _0806_;
  wire [31:0] _0807_;
  wire [31:0] _0808_;
  wire [31:0] _0809_;
  wire [31:0] _0810_;
  wire [31:0] _0811_;
  wire [31:0] _0812_;
  wire [31:0] _0813_;
  wire [31:0] _0814_;
  wire [31:0] _0815_;
  wire [31:0] _0816_;
  wire [31:0] _0817_;
  wire [31:0] _0818_;
  wire [31:0] _0819_;
  wire [31:0] _0820_;
  wire [31:0] _0821_;
  wire [31:0] _0822_;
  wire [31:0] _0823_;
  wire [31:0] _0824_;
  wire [31:0] _0825_;
  wire [31:0] _0826_;
  wire [31:0] _0827_;
  wire [31:0] _0828_;
  wire [31:0] _0829_;
  wire [31:0] _0830_;
  wire [31:0] _0831_;
  wire [31:0] _0832_;
  wire [31:0] _0833_;
  wire [31:0] _0834_;
  wire [31:0] _0835_;
  wire [31:0] _0836_;
  wire [31:0] _0837_;
  wire [31:0] _0838_;
  wire [31:0] _0839_;
  wire [31:0] _0840_;
  wire [31:0] _0841_;
  wire [31:0] _0842_;
  wire [31:0] _0843_;
  wire [31:0] _0844_;
  wire [31:0] _0845_;
  wire [31:0] _0846_;
  wire [31:0] _0847_;
  wire [31:0] _0848_;
  wire [31:0] _0849_;
  wire [31:0] _0850_;
  wire [31:0] _0851_;
  wire [31:0] _0852_;
  wire [31:0] _0853_;
  wire [31:0] _0854_;
  wire [31:0] _0855_;
  wire [31:0] _0856_;
  wire [31:0] _0857_;
  wire [31:0] _0858_;
  wire [31:0] _0859_;
  wire [31:0] _0860_;
  wire [31:0] _0861_;
  wire [31:0] _0862_;
  wire [31:0] _0863_;
  wire [31:0] _0864_;
  wire [31:0] _0865_;
  wire [31:0] _0866_;
  wire [31:0] _0867_;
  wire [31:0] _0868_;
  wire [31:0] _0869_;
  wire [31:0] _0870_;
  wire [31:0] _0871_;
  wire [31:0] _0872_;
  wire [31:0] _0873_;
  wire [31:0] _0874_;
  wire [31:0] _0875_;
  wire [31:0] _0876_;
  wire [31:0] _0877_;
  wire [31:0] _0878_;
  wire [31:0] _0879_;
  wire [31:0] _0880_;
  wire [31:0] _0881_;
  wire [31:0] _0882_;
  wire [31:0] _0883_;
  wire [31:0] _0884_;
  wire [31:0] _0885_;
  wire [31:0] _0886_;
  wire [31:0] _0887_;
  wire [31:0] _0888_;
  wire [31:0] _0889_;
  wire [31:0] _0890_;
  wire [31:0] _0891_;
  wire [31:0] _0892_;
  wire [31:0] _0893_;
  wire [31:0] _0894_;
  wire [31:0] _0895_;
  wire [31:0] _0896_;
  wire [31:0] _0897_;
  wire [31:0] _0898_;
  wire [31:0] _0899_;
  wire [31:0] _0900_;
  wire [31:0] _0901_;
  wire [31:0] _0902_;
  wire [31:0] _0903_;
  wire [31:0] _0904_;
  wire [31:0] _0905_;
  wire [31:0] _0906_;
  wire [31:0] _0907_;
  wire [31:0] _0908_;
  wire [31:0] _0909_;
  wire [31:0] _0910_;
  wire [31:0] _0911_;
  wire [31:0] _0912_;
  wire [31:0] _0913_;
  wire [31:0] _0914_;
  wire [31:0] _0915_;
  wire [31:0] _0916_;
  wire [31:0] _0917_;
  wire [31:0] _0918_;
  wire [31:0] _0919_;
  wire [31:0] _0920_;
  wire [31:0] _0921_;
  wire [31:0] _0922_;
  wire [31:0] _0923_;
  wire [31:0] _0924_;
  wire [31:0] _0925_;
  wire [31:0] _0926_;
  wire [31:0] _0927_;
  wire [31:0] _0928_;
  wire [31:0] _0929_;
  wire [31:0] _0930_;
  wire [31:0] _0931_;
  wire [31:0] _0932_;
  wire [31:0] _0933_;
  wire [31:0] _0934_;
  wire [31:0] _0935_;
  wire [31:0] _0936_;
  wire [31:0] _0937_;
  wire [31:0] _0938_;
  wire [31:0] _0939_;
  (* src = "./core/arf.v:0.0-0.0" *)
  wire [31:0] _0940_;
  (* src = "./core/arf.v:0.0-0.0" *)
  wire [31:0] _0941_;
  (* src = "./core/arf.v:0.0-0.0" *)
  wire [31:0] _0942_;
  (* src = "./core/arf.v:0.0-0.0" *)
  wire [31:0] _0943_;
  (* src = "./core/arf.v:0.0-0.0" *)
  wire [31:0] _0944_;
  (* src = "./core/arf.v:0.0-0.0" *)
  wire [31:0] _0945_;
  (* src = "./core/arf.v:0.0-0.0" *)
  wire [31:0] _0946_;
  (* src = "./core/arf.v:0.0-0.0" *)
  wire [31:0] _0947_;
  (* src = "./core/arf.v:0.0-0.0" *)
  wire [31:0] _0948_;
  (* src = "./core/arf.v:0.0-0.0" *)
  wire [31:0] _0949_;
  (* src = "./core/arf.v:0.0-0.0" *)
  wire [31:0] _0950_;
  (* src = "./core/arf.v:0.0-0.0" *)
  wire [31:0] _0951_;
  (* src = "./core/arf.v:0.0-0.0" *)
  wire [31:0] _0952_;
  (* src = "./core/arf.v:0.0-0.0" *)
  wire [31:0] _0953_;
  (* src = "./core/arf.v:0.0-0.0" *)
  wire [31:0] _0954_;
  (* src = "./core/arf.v:0.0-0.0" *)
  wire [31:0] _0955_;
  (* src = "./core/arf.v:0.0-0.0" *)
  wire [31:0] _0956_;
  (* src = "./core/arf.v:0.0-0.0" *)
  wire [31:0] _0957_;
  (* src = "./core/arf.v:0.0-0.0" *)
  wire [31:0] _0958_;
  (* src = "./core/arf.v:0.0-0.0" *)
  wire [31:0] _0959_;
  (* src = "./core/arf.v:0.0-0.0" *)
  wire [31:0] _0960_;
  (* src = "./core/arf.v:0.0-0.0" *)
  wire [31:0] _0961_;
  (* src = "./core/arf.v:0.0-0.0" *)
  wire [31:0] _0962_;
  (* src = "./core/arf.v:0.0-0.0" *)
  wire [31:0] _0963_;
  (* src = "./core/arf.v:0.0-0.0" *)
  wire [31:0] _0964_;
  (* src = "./core/arf.v:0.0-0.0" *)
  wire [31:0] _0965_;
  (* src = "./core/arf.v:0.0-0.0" *)
  wire [31:0] _0966_;
  (* src = "./core/arf.v:0.0-0.0" *)
  wire [31:0] _0967_;
  (* src = "./core/arf.v:0.0-0.0" *)
  wire [31:0] _0968_;
  (* src = "./core/arf.v:0.0-0.0" *)
  wire [31:0] _0969_;
  (* src = "./core/arf.v:0.0-0.0" *)
  wire [31:0] _0970_;
  (* src = "./core/arf.v:0.0-0.0" *)
  wire [31:0] _0971_;
  (* src = "./core/arf.v:0.0-0.0" *)
  wire [31:0] _0972_;
  (* src = "./core/arf.v:0.0-0.0" *)
  wire [31:0] _0973_;
  (* src = "./core/arf.v:0.0-0.0" *)
  wire [31:0] _0974_;
  (* src = "./core/arf.v:0.0-0.0" *)
  wire [31:0] _0975_;
  (* src = "./core/arf.v:0.0-0.0" *)
  wire [31:0] _0976_;
  (* src = "./core/arf.v:0.0-0.0" *)
  wire [31:0] _0977_;
  (* src = "./core/arf.v:0.0-0.0" *)
  wire [31:0] _0978_;
  (* src = "./core/arf.v:0.0-0.0" *)
  wire [31:0] _0979_;
  (* src = "./core/arf.v:0.0-0.0" *)
  wire [31:0] _0980_;
  (* src = "./core/arf.v:0.0-0.0" *)
  wire [31:0] _0981_;
  (* src = "./core/arf.v:0.0-0.0" *)
  wire [31:0] _0982_;
  (* src = "./core/arf.v:0.0-0.0" *)
  wire [31:0] _0983_;
  (* src = "./core/arf.v:0.0-0.0" *)
  wire [31:0] _0984_;
  (* src = "./core/arf.v:0.0-0.0" *)
  wire [31:0] _0985_;
  (* src = "./core/arf.v:0.0-0.0" *)
  wire [31:0] _0986_;
  (* src = "./core/arf.v:0.0-0.0" *)
  wire [31:0] _0987_;
  (* src = "./core/arf.v:0.0-0.0" *)
  wire [31:0] _0988_;
  (* src = "./core/arf.v:0.0-0.0" *)
  wire [31:0] _0989_;
  (* src = "./core/arf.v:0.0-0.0" *)
  wire [31:0] _0990_;
  (* src = "./core/arf.v:0.0-0.0" *)
  wire [31:0] _0991_;
  (* src = "./core/arf.v:0.0-0.0" *)
  wire [31:0] _0992_;
  (* src = "./core/arf.v:0.0-0.0" *)
  wire [31:0] _0993_;
  (* src = "./core/arf.v:0.0-0.0" *)
  wire [31:0] _0994_;
  (* src = "./core/arf.v:0.0-0.0" *)
  wire [31:0] _0995_;
  (* src = "./core/arf.v:0.0-0.0" *)
  wire [31:0] _0996_;
  (* src = "./core/arf.v:0.0-0.0" *)
  wire [31:0] _0997_;
  (* src = "./core/arf.v:0.0-0.0" *)
  wire [31:0] _0998_;
  (* src = "./core/arf.v:0.0-0.0" *)
  wire [31:0] _0999_;
  (* src = "./core/arf.v:0.0-0.0" *)
  wire [31:0] _1000_;
  (* src = "./core/arf.v:0.0-0.0" *)
  wire [31:0] _1001_;
  (* src = "./core/arf.v:0.0-0.0" *)
  wire [31:0] _1002_;
  (* src = "./core/arf.v:0.0-0.0" *)
  wire [31:0] _1003_;
  (* src = "./core/arf.v:0.0-0.0" *)
  wire [31:0] _1004_;
  (* src = "./core/arf.v:0.0-0.0" *)
  wire [31:0] _1005_;
  (* src = "./core/arf.v:0.0-0.0" *)
  wire [31:0] _1006_;
  (* src = "./core/arf.v:0.0-0.0" *)
  wire [31:0] _1007_;
  (* src = "./core/arf.v:0.0-0.0" *)
  wire [31:0] _1008_;
  (* src = "./core/arf.v:0.0-0.0" *)
  wire [31:0] _1009_;
  (* src = "./core/arf.v:0.0-0.0" *)
  wire [31:0] _1010_;
  (* src = "./core/arf.v:0.0-0.0" *)
  wire [31:0] _1011_;
  (* src = "./core/arf.v:0.0-0.0" *)
  wire [31:0] _1012_;
  (* src = "./core/arf.v:0.0-0.0" *)
  wire [31:0] _1013_;
  (* src = "./core/arf.v:0.0-0.0" *)
  wire [31:0] _1014_;
  (* src = "./core/arf.v:0.0-0.0" *)
  wire [31:0] _1015_;
  (* src = "./core/arf.v:0.0-0.0" *)
  wire [31:0] _1016_;
  (* src = "./core/arf.v:0.0-0.0" *)
  wire [31:0] _1017_;
  (* src = "./core/arf.v:0.0-0.0" *)
  wire _1018_;
  (* src = "./core/arf.v:0.0-0.0" *)
  wire _1019_;
  (* src = "./core/arf.v:0.0-0.0" *)
  wire _1020_;
  (* src = "./core/arf.v:0.0-0.0" *)
  wire _1021_;
  (* src = "./core/arf.v:0.0-0.0" *)
  wire _1022_;
  (* src = "./core/arf.v:0.0-0.0" *)
  wire _1023_;
  (* src = "./core/arf.v:0.0-0.0" *)
  wire _1024_;
  (* src = "./core/arf.v:0.0-0.0" *)
  wire _1025_;
  (* src = "./core/arf.v:0.0-0.0" *)
  wire _1026_;
  (* src = "./core/arf.v:0.0-0.0" *)
  wire _1027_;
  (* src = "./core/arf.v:0.0-0.0" *)
  wire _1028_;
  (* src = "./core/arf.v:0.0-0.0" *)
  wire _1029_;
  (* src = "./core/arf.v:0.0-0.0" *)
  wire _1030_;
  (* src = "./core/arf.v:0.0-0.0" *)
  wire _1031_;
  (* src = "./core/arf.v:0.0-0.0" *)
  wire _1032_;
  (* src = "./core/arf.v:0.0-0.0" *)
  wire _1033_;
  (* src = "./core/arf.v:0.0-0.0" *)
  wire _1034_;
  (* src = "./core/arf.v:0.0-0.0" *)
  wire _1035_;
  (* src = "./core/arf.v:0.0-0.0" *)
  wire _1036_;
  (* src = "./core/arf.v:0.0-0.0" *)
  wire _1037_;
  (* src = "./core/arf.v:0.0-0.0" *)
  wire _1038_;
  (* src = "./core/arf.v:0.0-0.0" *)
  wire _1039_;
  (* src = "./core/arf.v:0.0-0.0" *)
  wire _1040_;
  (* src = "./core/arf.v:0.0-0.0" *)
  wire _1041_;
  (* src = "./core/arf.v:0.0-0.0" *)
  wire _1042_;
  (* src = "./core/arf.v:0.0-0.0" *)
  wire _1043_;
  (* src = "./core/arf.v:0.0-0.0" *)
  wire _1044_;
  (* src = "./core/arf.v:0.0-0.0" *)
  wire _1045_;
  (* src = "./core/arf.v:0.0-0.0" *)
  wire _1046_;
  (* src = "./core/arf.v:0.0-0.0" *)
  wire _1047_;
  (* src = "./core/arf.v:0.0-0.0" *)
  wire _1048_;
  (* src = "./core/arf.v:0.0-0.0" *)
  wire _1049_;
  (* src = "./core/arf.v:0.0-0.0" *)
  wire _1050_;
  (* src = "./core/arf.v:0.0-0.0" *)
  wire _1051_;
  (* src = "./core/arf.v:0.0-0.0" *)
  wire _1052_;
  (* src = "./core/arf.v:0.0-0.0" *)
  wire _1053_;
  (* src = "./core/arf.v:0.0-0.0" *)
  wire _1054_;
  (* src = "./core/arf.v:0.0-0.0" *)
  wire _1055_;
  (* src = "./core/arf.v:0.0-0.0" *)
  wire _1056_;
  (* src = "./core/arf.v:0.0-0.0" *)
  wire _1057_;
  (* src = "./core/arf.v:0.0-0.0" *)
  wire _1058_;
  (* src = "./core/arf.v:0.0-0.0" *)
  wire _1059_;
  (* src = "./core/arf.v:0.0-0.0" *)
  wire _1060_;
  (* src = "./core/arf.v:0.0-0.0" *)
  wire _1061_;
  (* src = "./core/arf.v:0.0-0.0" *)
  wire _1062_;
  (* src = "./core/arf.v:0.0-0.0" *)
  wire _1063_;
  (* src = "./core/arf.v:0.0-0.0" *)
  wire _1064_;
  (* src = "./core/arf.v:0.0-0.0" *)
  wire _1065_;
  (* src = "./core/arf.v:0.0-0.0" *)
  wire _1066_;
  (* src = "./core/arf.v:0.0-0.0" *)
  wire _1067_;
  (* src = "./core/arf.v:0.0-0.0" *)
  wire _1068_;
  (* src = "./core/arf.v:0.0-0.0" *)
  wire _1069_;
  (* src = "./core/arf.v:0.0-0.0" *)
  wire _1070_;
  (* src = "./core/arf.v:0.0-0.0" *)
  wire _1071_;
  (* src = "./core/arf.v:0.0-0.0" *)
  wire _1072_;
  (* src = "./core/arf.v:0.0-0.0" *)
  wire _1073_;
  (* src = "./core/arf.v:0.0-0.0" *)
  wire _1074_;
  (* src = "./core/arf.v:0.0-0.0" *)
  wire _1075_;
  (* src = "./core/arf.v:0.0-0.0" *)
  wire _1076_;
  (* src = "./core/arf.v:0.0-0.0" *)
  wire _1077_;
  (* src = "./core/arf.v:0.0-0.0" *)
  wire _1078_;
  (* src = "./core/arf.v:0.0-0.0" *)
  wire _1079_;
  (* src = "./core/arf.v:0.0-0.0" *)
  wire _1080_;
  (* src = "./core/arf.v:0.0-0.0" *)
  wire _1081_;
  (* src = "./core/arf.v:0.0-0.0" *)
  wire _1082_;
  (* src = "./core/arf.v:0.0-0.0" *)
  wire _1083_;
  (* src = "./core/arf.v:0.0-0.0" *)
  wire _1084_;
  (* src = "./core/arf.v:0.0-0.0" *)
  wire _1085_;
  (* src = "./core/arf.v:0.0-0.0" *)
  wire _1086_;
  (* src = "./core/arf.v:0.0-0.0" *)
  wire _1087_;
  (* src = "./core/arf.v:0.0-0.0" *)
  wire _1088_;
  (* src = "./core/arf.v:0.0-0.0" *)
  wire _1089_;
  (* src = "./core/arf.v:0.0-0.0" *)
  wire _1090_;
  (* src = "./core/arf.v:0.0-0.0" *)
  wire _1091_;
  (* src = "./core/arf.v:0.0-0.0" *)
  wire _1092_;
  (* src = "./core/arf.v:0.0-0.0" *)
  wire _1093_;
  (* src = "./core/arf.v:0.0-0.0" *)
  wire _1094_;
  (* src = "./core/arf.v:0.0-0.0" *)
  wire _1095_;
  (* src = "./core/arf.v:0.0-0.0" *)
  wire _1096_;
  (* src = "./core/arf.v:0.0-0.0" *)
  wire _1097_;
  (* src = "./core/arf.v:0.0-0.0" *)
  wire _1098_;
  (* src = "./core/arf.v:0.0-0.0" *)
  wire _1099_;
  (* src = "./core/arf.v:0.0-0.0" *)
  wire _1100_;
  (* src = "./core/arf.v:0.0-0.0" *)
  wire _1101_;
  (* src = "./core/arf.v:0.0-0.0" *)
  wire _1102_;
  (* src = "./core/arf.v:0.0-0.0" *)
  wire _1103_;
  (* src = "./core/arf.v:0.0-0.0" *)
  wire _1104_;
  (* src = "./core/arf.v:0.0-0.0" *)
  wire _1105_;
  (* src = "./core/arf.v:0.0-0.0" *)
  wire _1106_;
  (* src = "./core/arf.v:0.0-0.0" *)
  wire _1107_;
  (* src = "./core/arf.v:0.0-0.0" *)
  wire _1108_;
  (* src = "./core/arf.v:0.0-0.0" *)
  wire _1109_;
  (* src = "./core/arf.v:0.0-0.0" *)
  wire _1110_;
  (* src = "./core/arf.v:0.0-0.0" *)
  wire _1111_;
  (* src = "./core/arf.v:0.0-0.0" *)
  wire _1112_;
  (* src = "./core/arf.v:0.0-0.0" *)
  wire _1113_;
  (* src = "./core/arf.v:0.0-0.0" *)
  wire _1114_;
  (* src = "./core/arf.v:0.0-0.0" *)
  wire _1115_;
  (* src = "./core/arf.v:0.0-0.0" *)
  wire _1116_;
  (* src = "./core/arf.v:0.0-0.0" *)
  wire _1117_;
  (* src = "./core/arf.v:0.0-0.0" *)
  wire _1118_;
  (* src = "./core/arf.v:0.0-0.0" *)
  wire _1119_;
  (* src = "./core/arf.v:0.0-0.0" *)
  wire _1120_;
  (* src = "./core/arf.v:0.0-0.0" *)
  wire _1121_;
  (* src = "./core/arf.v:0.0-0.0" *)
  wire _1122_;
  (* src = "./core/arf.v:0.0-0.0" *)
  wire _1123_;
  (* src = "./core/arf.v:0.0-0.0" *)
  wire _1124_;
  (* src = "./core/arf.v:0.0-0.0" *)
  wire _1125_;
  (* src = "./core/arf.v:0.0-0.0" *)
  wire _1126_;
  (* src = "./core/arf.v:0.0-0.0" *)
  wire _1127_;
  (* src = "./core/arf.v:0.0-0.0" *)
  wire _1128_;
  (* src = "./core/arf.v:0.0-0.0" *)
  wire _1129_;
  (* src = "./core/arf.v:0.0-0.0" *)
  wire _1130_;
  (* src = "./core/arf.v:0.0-0.0" *)
  wire _1131_;
  (* src = "./core/arf.v:0.0-0.0" *)
  wire _1132_;
  (* src = "./core/arf.v:0.0-0.0" *)
  wire _1133_;
  (* src = "./core/arf.v:0.0-0.0" *)
  wire _1134_;
  (* src = "./core/arf.v:0.0-0.0" *)
  wire _1135_;
  (* src = "./core/arf.v:0.0-0.0" *)
  wire _1136_;
  (* src = "./core/arf.v:0.0-0.0" *)
  wire _1137_;
  (* src = "./core/arf.v:0.0-0.0" *)
  wire _1138_;
  (* src = "./core/arf.v:0.0-0.0" *)
  wire _1139_;
  (* src = "./core/arf.v:0.0-0.0" *)
  wire _1140_;
  (* src = "./core/arf.v:0.0-0.0" *)
  wire _1141_;
  (* src = "./core/arf.v:0.0-0.0" *)
  wire _1142_;
  (* src = "./core/arf.v:0.0-0.0" *)
  wire _1143_;
  (* src = "./core/arf.v:0.0-0.0" *)
  wire _1144_;
  (* src = "./core/arf.v:0.0-0.0" *)
  wire _1145_;
  (* src = "./core/arf.v:0.0-0.0" *)
  wire _1146_;
  (* src = "./core/arf.v:0.0-0.0" *)
  wire _1147_;
  (* src = "./core/arf.v:0.0-0.0" *)
  wire _1148_;
  (* src = "./core/arf.v:0.0-0.0" *)
  wire _1149_;
  (* src = "./core/arf.v:0.0-0.0" *)
  wire _1150_;
  (* src = "./core/arf.v:0.0-0.0" *)
  wire _1151_;
  (* src = "./core/arf.v:0.0-0.0" *)
  wire _1152_;
  (* src = "./core/arf.v:0.0-0.0" *)
  wire _1153_;
  (* src = "./core/arf.v:0.0-0.0" *)
  wire _1154_;
  (* src = "./core/arf.v:0.0-0.0" *)
  wire _1155_;
  (* src = "./core/arf.v:377.10-377.26" *)
  wire [31:0] _1156_;
  (* src = "./core/arf.v:380.10-380.26" *)
  wire [31:0] _1157_;
  (* src = "./core/arf.v:376.8-378.16" *)
  wire [31:0] _1158_;
  (* src = "./core/arf.v:379.8-381.16" *)
  wire [31:0] _1159_;
  (* src = "./core/arf.v:385.7-387.15" *)
  wire [31:0] _1160_;
  (* src = "./core/arf.v:388.7-390.15" *)
  wire [31:0] _1161_;
  (* src = "./core/arf.v:393.7-395.15" *)
  wire [31:0] _1162_;
  (* src = "./core/arf.v:396.7-398.15" *)
  wire [31:0] _1163_;
  (* src = "./core/arf.v:401.7-403.15" *)
  wire [31:0] _1164_;
  (* src = "./core/arf.v:404.7-406.15" *)
  wire [31:0] _1165_;
  (* src = "./core/arf.v:409.7-411.15" *)
  wire [31:0] _1166_;
  (* src = "./core/arf.v:412.7-414.15" *)
  wire [31:0] _1167_;
  (* src = "./core/arf.v:417.7-419.15" *)
  wire [31:0] _1168_;
  (* src = "./core/arf.v:420.7-422.15" *)
  wire [31:0] _1169_;
  (* src = "./core/arf.v:452.16-452.76" *)
  wire [31:0] _1170_;
  (* src = "./core/arf.v:453.16-453.76" *)
  wire [31:0] _1171_;
  (* src = "./core/arf.v:454.16-454.76" *)
  wire [31:0] _1172_;
  (* src = "./core/arf.v:455.16-455.76" *)
  wire [31:0] _1173_;
  (* src = "./core/arf.v:456.16-456.76" *)
  wire [31:0] _1174_;
  (* mux_wire = 32'd1 *)
  (* renaming_table = 32'd1 *)
  output __MUX_procmux10013__WIRE_settagbusy1;
  wire __MUX_procmux10013__WIRE_settagbusy1;
  (* mux_wire = 32'd1 *)
  (* renaming_table = 32'd1 *)
  output __MUX_procmux10016__WIRE_prmiss;
  wire __MUX_procmux10016__WIRE_prmiss;
  (* mux_wire = 32'd1 *)
  (* renaming_table = 32'd1 *)
  output __MUX_procmux10019__WIRE_prsuccess;
  wire __MUX_procmux10019__WIRE_prsuccess;
  (* mux_wire = 32'd1 *)
  (* renaming_table = 32'd1 *)
  output \__MUX_procmux11502__WIRE_eq/core/arfv4564771_Y ;
  wire \__MUX_procmux11502__WIRE_eq/core/arfv4564771_Y ;
  (* mux_wire = 32'd1 *)
  (* renaming_table = 32'd1 *)
  output \__MUX_procmux12360__WIRE_eq/core/arfv4554768_Y ;
  wire \__MUX_procmux12360__WIRE_eq/core/arfv4554768_Y ;
  (* mux_wire = 32'd1 *)
  (* renaming_table = 32'd1 *)
  output \__MUX_procmux13116__WIRE_eq/core/arfv4544765_Y ;
  wire \__MUX_procmux13116__WIRE_eq/core/arfv4544765_Y ;
  (* mux_wire = 32'd1 *)
  (* renaming_table = 32'd1 *)
  output \__MUX_procmux13764__WIRE_eq/core/arfv4534762_Y ;
  wire \__MUX_procmux13764__WIRE_eq/core/arfv4534762_Y ;
  (* mux_wire = 32'd1 *)
  (* renaming_table = 32'd1 *)
  output \__MUX_procmux14304__WIRE_eq/core/arfv4524759_Y ;
  wire \__MUX_procmux14304__WIRE_eq/core/arfv4524759_Y ;
  (* mux_wire = 32'd1 *)
  (* renaming_table = 32'd1 *)
  output __MUX_procmux20441__WIRE_clearbusy2_4;
  wire __MUX_procmux20441__WIRE_clearbusy2_4;
  (* mux_wire = 32'd1 *)
  (* renaming_table = 32'd1 *)
  output __MUX_procmux20489__WIRE_clearbusy1_4;
  wire __MUX_procmux20489__WIRE_clearbusy1_4;
  (* mux_wire = 32'd1 *)
  (* renaming_table = 32'd1 *)
  output __MUX_procmux20537__WIRE_setbusy2_4;
  wire __MUX_procmux20537__WIRE_setbusy2_4;
  (* mux_wire = 32'd1 *)
  (* renaming_table = 32'd1 *)
  output __MUX_procmux20585__WIRE_setbusy1_4;
  wire __MUX_procmux20585__WIRE_setbusy1_4;
  (* mux_wire = 32'd1 *)
  (* renaming_table = 32'd1 *)
  output __MUX_procmux20633__WIRE_clearbusy2_3;
  wire __MUX_procmux20633__WIRE_clearbusy2_3;
  (* mux_wire = 32'd1 *)
  (* renaming_table = 32'd1 *)
  output __MUX_procmux20681__WIRE_clearbusy1_3;
  wire __MUX_procmux20681__WIRE_clearbusy1_3;
  (* mux_wire = 32'd1 *)
  (* renaming_table = 32'd1 *)
  output __MUX_procmux20729__WIRE_setbusy2_3;
  wire __MUX_procmux20729__WIRE_setbusy2_3;
  (* mux_wire = 32'd1 *)
  (* renaming_table = 32'd1 *)
  output __MUX_procmux20777__WIRE_setbusy1_3;
  wire __MUX_procmux20777__WIRE_setbusy1_3;
  (* mux_wire = 32'd1 *)
  (* renaming_table = 32'd1 *)
  output __MUX_procmux20825__WIRE_clearbusy2_2;
  wire __MUX_procmux20825__WIRE_clearbusy2_2;
  (* mux_wire = 32'd1 *)
  (* renaming_table = 32'd1 *)
  output __MUX_procmux20873__WIRE_clearbusy1_2;
  wire __MUX_procmux20873__WIRE_clearbusy1_2;
  (* mux_wire = 32'd1 *)
  (* renaming_table = 32'd1 *)
  output __MUX_procmux20921__WIRE_setbusy2_2;
  wire __MUX_procmux20921__WIRE_setbusy2_2;
  (* mux_wire = 32'd1 *)
  (* renaming_table = 32'd1 *)
  output __MUX_procmux20969__WIRE_setbusy1_2;
  wire __MUX_procmux20969__WIRE_setbusy1_2;
  (* mux_wire = 32'd1 *)
  (* renaming_table = 32'd1 *)
  output __MUX_procmux21017__WIRE_clearbusy2_1;
  wire __MUX_procmux21017__WIRE_clearbusy2_1;
  (* mux_wire = 32'd1 *)
  (* renaming_table = 32'd1 *)
  output __MUX_procmux21065__WIRE_clearbusy1_1;
  wire __MUX_procmux21065__WIRE_clearbusy1_1;
  (* mux_wire = 32'd1 *)
  (* renaming_table = 32'd1 *)
  output __MUX_procmux21113__WIRE_setbusy2_1;
  wire __MUX_procmux21113__WIRE_setbusy2_1;
  (* mux_wire = 32'd1 *)
  (* renaming_table = 32'd1 *)
  output __MUX_procmux21161__WIRE_setbusy1_1;
  wire __MUX_procmux21161__WIRE_setbusy1_1;
  (* mux_wire = 32'd1 *)
  (* renaming_table = 32'd1 *)
  output __MUX_procmux21209__WIRE_clearbusy2_0;
  wire __MUX_procmux21209__WIRE_clearbusy2_0;
  (* mux_wire = 32'd1 *)
  (* renaming_table = 32'd1 *)
  output __MUX_procmux21257__WIRE_clearbusy1_0;
  wire __MUX_procmux21257__WIRE_clearbusy1_0;
  (* mux_wire = 32'd1 *)
  (* renaming_table = 32'd1 *)
  output __MUX_procmux21305__WIRE_setbusy2_0;
  wire __MUX_procmux21305__WIRE_setbusy2_0;
  (* mux_wire = 32'd1 *)
  (* renaming_table = 32'd1 *)
  output __MUX_procmux21353__WIRE_setbusy1_0;
  wire __MUX_procmux21353__WIRE_setbusy1_0;
  (* mux_wire = 32'd1 *)
  (* renaming_table = 32'd1 *)
  output __MUX_procmux21401__WIRE_clearbusy2_master;
  wire __MUX_procmux21401__WIRE_clearbusy2_master;
  (* mux_wire = 32'd1 *)
  (* renaming_table = 32'd1 *)
  output __MUX_procmux21449__WIRE_clearbusy1_master;
  wire __MUX_procmux21449__WIRE_clearbusy1_master;
  (* mux_wire = 32'd1 *)
  (* renaming_table = 32'd1 *)
  output __MUX_procmux21497__WIRE_settagbusy2;
  wire __MUX_procmux21497__WIRE_settagbusy2;
  (* mux_wire = 32'd1 *)
  (* renaming_table = 32'd1 *)
  output __MUX_procmux21545__WIRE_setbusy1_master;
  wire __MUX_procmux21545__WIRE_setbusy1_master;
  (* mux_wire = 32'd1 *)
  (* renaming_table = 32'd1 *)
  output \__MUX_ternary/core/arfv10017466__WIRE_wesetvec2 ;
  wire \__MUX_ternary/core/arfv10017466__WIRE_wesetvec2 ;
  (* mux_wire = 32'd1 *)
  (* renaming_table = 32'd1 *)
  output \__MUX_ternary/core/arfv2504242__WIRE_logic_and/core/arfv2504241_Y ;
  wire \__MUX_ternary/core/arfv2504242__WIRE_logic_and/core/arfv2504241_Y ;
  (* mux_wire = 32'd1 *)
  (* renaming_table = 32'd1 *)
  output \__MUX_ternary/core/arfv8386687__WIRE_and/core/arfv8386685_Y ;
  wire \__MUX_ternary/core/arfv8386687__WIRE_and/core/arfv8386685_Y ;
  (* mux_wire = 32'd1 *)
  (* renaming_table = 32'd1 *)
  output \__MUX_ternary/core/arfv8426702__WIRE_and/core/arfv8426700_Y ;
  wire \__MUX_ternary/core/arfv8426702__WIRE_and/core/arfv8426700_Y ;
  (* mux_wire = 32'd1 *)
  (* renaming_table = 32'd1 *)
  output \__MUX_ternary/core/arfv8466717__WIRE_and/core/arfv8466715_Y ;
  wire \__MUX_ternary/core/arfv8466717__WIRE_and/core/arfv8466715_Y ;
  (* mux_wire = 32'd1 *)
  (* renaming_table = 32'd1 *)
  output \__MUX_ternary/core/arfv8506732__WIRE_and/core/arfv8506730_Y ;
  wire \__MUX_ternary/core/arfv8506732__WIRE_and/core/arfv8506730_Y ;
  (* mux_wire = 32'd1 *)
  (* renaming_table = 32'd1 *)
  output \__MUX_ternary/core/arfv8546747__WIRE_and/core/arfv8546745_Y ;
  wire \__MUX_ternary/core/arfv8546747__WIRE_and/core/arfv8546745_Y ;
  (* src = "./core/arf.v:192.20-192.26" *)
  reg [31:0] busy_0;
  (* src = "./core/arf.v:200.20-200.26" *)
  reg [31:0] busy_1;
  (* src = "./core/arf.v:208.20-208.26" *)
  reg [31:0] busy_2;
  (* src = "./core/arf.v:216.20-216.26" *)
  reg [31:0] busy_3;
  (* src = "./core/arf.v:224.20-224.26" *)
  reg [31:0] busy_4;
  (* src = "./core/arf.v:232.20-232.31" *)
  reg [31:0] busy_master;
  (* src = "./core/arf.v:164.19-164.29" *)
  input clearbusy1;
  wire clearbusy1;
  (* src = "./core/arf.v:288.13-288.25" *)
  wire clearbusy1_0;
  (* src = "./core/arf.v:306.13-306.25" *)
  wire clearbusy1_1;
  (* src = "./core/arf.v:324.13-324.25" *)
  wire clearbusy1_2;
  (* src = "./core/arf.v:342.13-342.25" *)
  wire clearbusy1_3;
  (* src = "./core/arf.v:360.13-360.25" *)
  wire clearbusy1_4;
  (* src = "./core/arf.v:269.13-269.30" *)
  wire clearbusy1_master;
  (* src = "./core/arf.v:165.19-165.29" *)
  input clearbusy2;
  wire clearbusy2;
  (* src = "./core/arf.v:295.13-295.25" *)
  wire clearbusy2_0;
  (* src = "./core/arf.v:313.13-313.25" *)
  wire clearbusy2_1;
  (* src = "./core/arf.v:331.13-331.25" *)
  wire clearbusy2_2;
  (* src = "./core/arf.v:349.13-349.25" *)
  wire clearbusy2_3;
  (* src = "./core/arf.v:367.13-367.25" *)
  wire clearbusy2_4;
  (* src = "./core/arf.v:276.13-276.30" *)
  wire clearbusy2_master;
  (* src = "./core/arf.v:156.19-156.22" *)
  input clk;
  wire clk;
  (* src = "./core/arf.v:162.25-162.32" *)
  input [4:0] comreg1;
  wire [4:0] comreg1;
  (* src = "./core/arf.v:163.25-163.32" *)
  input [4:0] comreg2;
  wire [4:0] comreg2;
  (* meta_reset = 32'd1 *)
  input metaReset_renaming_table;
  wire metaReset_renaming_table;
  (* src = "./core/arf.v:188.23-188.34" *)
  input [4:0] mpft_valid1;
  wire [4:0] mpft_valid1;
  (* src = "./core/arf.v:189.23-189.34" *)
  input [4:0] mpft_valid2;
  wire [4:0] mpft_valid2;
  (* src = "./core/arf.v:384.21-384.34" *)
  wire [31:0] next_bsyand_0;
  (* src = "./core/arf.v:392.21-392.34" *)
  wire [31:0] next_bsyand_1;
  (* src = "./core/arf.v:400.21-400.34" *)
  wire [31:0] next_bsyand_2;
  (* src = "./core/arf.v:408.21-408.34" *)
  wire [31:0] next_bsyand_3;
  (* src = "./core/arf.v:416.21-416.34" *)
  wire [31:0] next_bsyand_4;
  (* src = "./core/arf.v:374.21-374.32" *)
  wire [31:0] next_bsymas;
  (* src = "./core/arf.v:185.19-185.25" *)
  input prmiss;
  wire prmiss;
  (* src = "./core/arf.v:186.19-186.28" *)
  input prsuccess;
  wire prsuccess;
  (* src = "./core/arf.v:187.23-187.28" *)
  input [4:0] prtag;
  wire [4:0] prtag;
  (* reset_wire = 32'd1 *)
  (* src = "./core/arf.v:157.19-157.24" *)
  input reset;
  wire reset;
  (* src = "./core/arf.v:158.25-158.30" *)
  input [4:0] rs1_1;
  wire [4:0] rs1_1;
  (* src = "./core/arf.v:172.20-172.29" *)
  output rs1_1busy;
  wire rs1_1busy;
  (* src = "./core/arf.v:168.26-168.34" *)
  output [5:0] rs1_1tag;
  wire [5:0] rs1_1tag;
  (* src = "./core/arf.v:160.25-160.30" *)
  input [4:0] rs1_2;
  wire [4:0] rs1_2;
  (* src = "./core/arf.v:174.20-174.29" *)
  output rs1_2busy;
  wire rs1_2busy;
  (* src = "./core/arf.v:170.26-170.34" *)
  output [5:0] rs1_2tag;
  wire [5:0] rs1_2tag;
  (* src = "./core/arf.v:159.25-159.30" *)
  input [4:0] rs2_1;
  wire [4:0] rs2_1;
  (* src = "./core/arf.v:173.20-173.29" *)
  output rs2_1busy;
  wire rs2_1busy;
  (* src = "./core/arf.v:169.26-169.34" *)
  output [5:0] rs2_1tag;
  wire [5:0] rs2_1tag;
  (* src = "./core/arf.v:161.25-161.30" *)
  input [4:0] rs2_2;
  wire [4:0] rs2_2;
  (* src = "./core/arf.v:175.20-175.29" *)
  output rs2_2busy;
  wire rs2_2busy;
  (* src = "./core/arf.v:171.26-171.34" *)
  output [5:0] rs2_2tag;
  wire [5:0] rs2_2tag;
  (* src = "./core/arf.v:284.13-284.23" *)
  wire setbusy1_0;
  (* src = "./core/arf.v:302.13-302.23" *)
  wire setbusy1_1;
  (* src = "./core/arf.v:320.13-320.23" *)
  wire setbusy1_2;
  (* src = "./core/arf.v:338.13-338.23" *)
  wire setbusy1_3;
  (* src = "./core/arf.v:356.13-356.23" *)
  wire setbusy1_4;
  (* src = "./core/arf.v:265.13-265.28" *)
  wire setbusy1_master;
  (* src = "./core/arf.v:182.23-182.39" *)
  input [4:0] setbusy1_spectag;
  wire [4:0] setbusy1_spectag;
  (* src = "./core/arf.v:286.13-286.23" *)
  wire setbusy2_0;
  (* src = "./core/arf.v:304.13-304.23" *)
  wire setbusy2_1;
  (* src = "./core/arf.v:322.13-322.23" *)
  wire setbusy2_2;
  (* src = "./core/arf.v:340.13-340.23" *)
  wire setbusy2_3;
  (* src = "./core/arf.v:358.13-358.23" *)
  wire setbusy2_4;
  (* src = "./core/arf.v:183.23-183.39" *)
  input [4:0] setbusy2_spectag;
  wire [4:0] setbusy2_spectag;
  (* src = "./core/arf.v:180.25-180.32" *)
  input [5:0] settag1;
  wire [5:0] settag1;
  (* src = "./core/arf.v:181.25-181.32" *)
  input [5:0] settag2;
  wire [5:0] settag2;
  (* src = "./core/arf.v:178.19-178.30" *)
  input settagbusy1;
  wire settagbusy1;
  (* src = "./core/arf.v:176.25-176.41" *)
  input [4:0] settagbusy1_addr;
  wire [4:0] settagbusy1_addr;
  (* src = "./core/arf.v:179.19-179.30" *)
  input settagbusy2;
  wire settagbusy2;
  (* src = "./core/arf.v:177.25-177.41" *)
  input [4:0] settagbusy2_addr;
  wire [4:0] settagbusy2_addr;
  (* src = "./core/arf.v:193.20-193.26" *)
  reg [31:0] tag0_0;
  (* src = "./core/arf.v:201.20-201.26" *)
  reg [31:0] tag0_1;
  (* src = "./core/arf.v:209.20-209.26" *)
  reg [31:0] tag0_2;
  (* src = "./core/arf.v:217.20-217.26" *)
  reg [31:0] tag0_3;
  (* src = "./core/arf.v:225.20-225.26" *)
  reg [31:0] tag0_4;
  (* src = "./core/arf.v:233.20-233.31" *)
  reg [31:0] tag0_master;
  (* src = "./core/arf.v:194.20-194.26" *)
  reg [31:0] tag1_0;
  (* src = "./core/arf.v:202.20-202.26" *)
  reg [31:0] tag1_1;
  (* src = "./core/arf.v:210.20-210.26" *)
  reg [31:0] tag1_2;
  (* src = "./core/arf.v:218.20-218.26" *)
  reg [31:0] tag1_3;
  (* src = "./core/arf.v:226.20-226.26" *)
  reg [31:0] tag1_4;
  (* src = "./core/arf.v:234.20-234.31" *)
  reg [31:0] tag1_master;
  (* src = "./core/arf.v:195.20-195.26" *)
  reg [31:0] tag2_0;
  (* src = "./core/arf.v:203.20-203.26" *)
  reg [31:0] tag2_1;
  (* src = "./core/arf.v:211.20-211.26" *)
  reg [31:0] tag2_2;
  (* src = "./core/arf.v:219.20-219.26" *)
  reg [31:0] tag2_3;
  (* src = "./core/arf.v:227.20-227.26" *)
  reg [31:0] tag2_4;
  (* src = "./core/arf.v:235.20-235.31" *)
  reg [31:0] tag2_master;
  (* src = "./core/arf.v:196.20-196.26" *)
  reg [31:0] tag3_0;
  (* src = "./core/arf.v:204.20-204.26" *)
  reg [31:0] tag3_1;
  (* src = "./core/arf.v:212.20-212.26" *)
  reg [31:0] tag3_2;
  (* src = "./core/arf.v:220.20-220.26" *)
  reg [31:0] tag3_3;
  (* src = "./core/arf.v:228.20-228.26" *)
  reg [31:0] tag3_4;
  (* src = "./core/arf.v:236.20-236.31" *)
  reg [31:0] tag3_master;
  (* src = "./core/arf.v:197.20-197.26" *)
  reg [31:0] tag4_0;
  (* src = "./core/arf.v:205.20-205.26" *)
  reg [31:0] tag4_1;
  (* src = "./core/arf.v:213.20-213.26" *)
  reg [31:0] tag4_2;
  (* src = "./core/arf.v:221.20-221.26" *)
  reg [31:0] tag4_3;
  (* src = "./core/arf.v:229.20-229.26" *)
  reg [31:0] tag4_4;
  (* src = "./core/arf.v:237.20-237.31" *)
  reg [31:0] tag4_master;
  (* src = "./core/arf.v:198.20-198.26" *)
  reg [31:0] tag5_0;
  (* src = "./core/arf.v:206.20-206.26" *)
  reg [31:0] tag5_1;
  (* src = "./core/arf.v:214.20-214.26" *)
  reg [31:0] tag5_2;
  (* src = "./core/arf.v:222.20-222.26" *)
  reg [31:0] tag5_3;
  (* src = "./core/arf.v:230.20-230.26" *)
  reg [31:0] tag5_4;
  (* src = "./core/arf.v:238.20-238.31" *)
  reg [31:0] tag5_master;
  (* src = "./core/arf.v:247.19-247.28" *)
  wire [4:0] wesetvec1;
  (* src = "./core/arf.v:248.19-248.28" *)
  wire [4:0] wesetvec2;
  (* src = "./core/arf.v:166.25-166.33" *)
  input [5:0] wrrfent1;
  wire [5:0] wrrfent1;
  (* src = "./core/arf.v:167.25-167.33" *)
  input [5:0] wrrfent2;
  wire [5:0] wrrfent2;
  assign _0397_ = busy_master & (* src = "./core/arf.v:0.0-0.0" *) _0663_;
  assign _0398_ = _0372_ & (* src = "./core/arf.v:0.0-0.0" *) _0664_;
  assign _0399_ = _0005_ & (* src = "./core/arf.v:0.0-0.0" *) _0665_;
  assign _0400_ = _0047_ & (* src = "./core/arf.v:0.0-0.0" *) _0666_;
  assign _0401_ = busy_0 & (* src = "./core/arf.v:0.0-0.0" *) _0663_;
  assign _0402_ = _0367_ & (* src = "./core/arf.v:0.0-0.0" *) _0664_;
  assign _0403_ = _0000_ & (* src = "./core/arf.v:0.0-0.0" *) _0665_;
  assign _0404_ = _0042_ & (* src = "./core/arf.v:0.0-0.0" *) _0666_;
  assign _0405_ = busy_1 & (* src = "./core/arf.v:0.0-0.0" *) _0663_;
  assign _0406_ = _0368_ & (* src = "./core/arf.v:0.0-0.0" *) _0664_;
  assign _0407_ = _0001_ & (* src = "./core/arf.v:0.0-0.0" *) _0665_;
  assign _0408_ = _0043_ & (* src = "./core/arf.v:0.0-0.0" *) _0666_;
  assign _0409_ = busy_2 & (* src = "./core/arf.v:0.0-0.0" *) _0663_;
  assign _0410_ = _0369_ & (* src = "./core/arf.v:0.0-0.0" *) _0664_;
  assign _0411_ = _0002_ & (* src = "./core/arf.v:0.0-0.0" *) _0665_;
  assign _0412_ = _0044_ & (* src = "./core/arf.v:0.0-0.0" *) _0666_;
  assign _0413_ = busy_3 & (* src = "./core/arf.v:0.0-0.0" *) _0663_;
  assign _0414_ = _0370_ & (* src = "./core/arf.v:0.0-0.0" *) _0664_;
  assign _0415_ = _0003_ & (* src = "./core/arf.v:0.0-0.0" *) _0665_;
  assign _0416_ = _0045_ & (* src = "./core/arf.v:0.0-0.0" *) _0666_;
  assign _0417_ = busy_4 & (* src = "./core/arf.v:0.0-0.0" *) _0663_;
  assign _0418_ = _0371_ & (* src = "./core/arf.v:0.0-0.0" *) _0664_;
  assign _0419_ = _0004_ & (* src = "./core/arf.v:0.0-0.0" *) _0665_;
  assign _0420_ = _0046_ & (* src = "./core/arf.v:0.0-0.0" *) _0666_;
  assign _0422_ = tag0_master & (* src = "./core/arf.v:0.0-0.0" *) _0663_;
  assign _0424_ = tag0_0 & (* src = "./core/arf.v:0.0-0.0" *) _0663_;
  assign _0426_ = tag0_1 & (* src = "./core/arf.v:0.0-0.0" *) _0663_;
  assign _0428_ = tag0_2 & (* src = "./core/arf.v:0.0-0.0" *) _0663_;
  assign _0430_ = tag0_3 & (* src = "./core/arf.v:0.0-0.0" *) _0663_;
  assign _0432_ = tag0_4 & (* src = "./core/arf.v:0.0-0.0" *) _0663_;
  assign _0434_ = tag1_master & (* src = "./core/arf.v:0.0-0.0" *) _0663_;
  assign _0436_ = tag1_0 & (* src = "./core/arf.v:0.0-0.0" *) _0663_;
  assign _0438_ = tag1_1 & (* src = "./core/arf.v:0.0-0.0" *) _0663_;
  assign _0440_ = tag1_2 & (* src = "./core/arf.v:0.0-0.0" *) _0663_;
  assign _0442_ = tag1_3 & (* src = "./core/arf.v:0.0-0.0" *) _0663_;
  assign _0444_ = tag1_4 & (* src = "./core/arf.v:0.0-0.0" *) _0663_;
  assign _0446_ = tag2_master & (* src = "./core/arf.v:0.0-0.0" *) _0663_;
  assign _0448_ = tag2_0 & (* src = "./core/arf.v:0.0-0.0" *) _0663_;
  assign _0450_ = tag2_1 & (* src = "./core/arf.v:0.0-0.0" *) _0663_;
  assign _0452_ = tag2_2 & (* src = "./core/arf.v:0.0-0.0" *) _0663_;
  assign _0454_ = tag2_3 & (* src = "./core/arf.v:0.0-0.0" *) _0663_;
  assign _0456_ = tag2_4 & (* src = "./core/arf.v:0.0-0.0" *) _0663_;
  assign _0458_ = tag3_master & (* src = "./core/arf.v:0.0-0.0" *) _0663_;
  assign _0460_ = tag3_0 & (* src = "./core/arf.v:0.0-0.0" *) _0663_;
  assign _0462_ = tag3_1 & (* src = "./core/arf.v:0.0-0.0" *) _0663_;
  assign _0464_ = tag3_2 & (* src = "./core/arf.v:0.0-0.0" *) _0663_;
  assign _0466_ = tag3_3 & (* src = "./core/arf.v:0.0-0.0" *) _0663_;
  assign _0468_ = tag3_4 & (* src = "./core/arf.v:0.0-0.0" *) _0663_;
  assign _0470_ = tag4_master & (* src = "./core/arf.v:0.0-0.0" *) _0663_;
  assign _0472_ = tag4_0 & (* src = "./core/arf.v:0.0-0.0" *) _0663_;
  assign _0474_ = tag4_1 & (* src = "./core/arf.v:0.0-0.0" *) _0663_;
  assign _0476_ = tag4_2 & (* src = "./core/arf.v:0.0-0.0" *) _0663_;
  assign _0478_ = tag4_3 & (* src = "./core/arf.v:0.0-0.0" *) _0663_;
  assign _0480_ = tag4_4 & (* src = "./core/arf.v:0.0-0.0" *) _0663_;
  assign _0482_ = tag5_master & (* src = "./core/arf.v:0.0-0.0" *) _0663_;
  assign _0484_ = tag5_0 & (* src = "./core/arf.v:0.0-0.0" *) _0663_;
  assign _0486_ = tag5_1 & (* src = "./core/arf.v:0.0-0.0" *) _0663_;
  assign _0488_ = tag5_2 & (* src = "./core/arf.v:0.0-0.0" *) _0663_;
  assign _0490_ = tag5_3 & (* src = "./core/arf.v:0.0-0.0" *) _0663_;
  assign _0492_ = tag5_4 & (* src = "./core/arf.v:0.0-0.0" *) _0663_;
  assign _0493_ = _0376_ & (* src = "./core/arf.v:0.0-0.0" *) _0664_;
  assign _0495_ = _0108_ & (* src = "./core/arf.v:0.0-0.0" *) _0664_;
  assign _0497_ = _0007_ & (* src = "./core/arf.v:0.0-0.0" *) _0664_;
  assign _0499_ = _0050_ & (* src = "./core/arf.v:0.0-0.0" *) _0664_;
  assign _0501_ = _0080_ & (* src = "./core/arf.v:0.0-0.0" *) _0664_;
  assign _0503_ = _0097_ & (* src = "./core/arf.v:0.0-0.0" *) _0664_;
  assign _0504_ = _0380_ & (* src = "./core/arf.v:0.0-0.0" *) _0664_;
  assign _0506_ = _0110_ & (* src = "./core/arf.v:0.0-0.0" *) _0664_;
  assign _0508_ = _0013_ & (* src = "./core/arf.v:0.0-0.0" *) _0664_;
  assign _0510_ = _0054_ & (* src = "./core/arf.v:0.0-0.0" *) _0664_;
  assign _0512_ = _0083_ & (* src = "./core/arf.v:0.0-0.0" *) _0664_;
  assign _0514_ = _0099_ & (* src = "./core/arf.v:0.0-0.0" *) _0664_;
  assign _0515_ = _0384_ & (* src = "./core/arf.v:0.0-0.0" *) _0664_;
  assign _0517_ = _0112_ & (* src = "./core/arf.v:0.0-0.0" *) _0664_;
  assign _0519_ = _0019_ & (* src = "./core/arf.v:0.0-0.0" *) _0664_;
  assign _0521_ = _0058_ & (* src = "./core/arf.v:0.0-0.0" *) _0664_;
  assign _0523_ = _0086_ & (* src = "./core/arf.v:0.0-0.0" *) _0664_;
  assign _0525_ = _0101_ & (* src = "./core/arf.v:0.0-0.0" *) _0664_;
  assign _0526_ = _0388_ & (* src = "./core/arf.v:0.0-0.0" *) _0664_;
  assign _0528_ = _0114_ & (* src = "./core/arf.v:0.0-0.0" *) _0664_;
  assign _0530_ = _0025_ & (* src = "./core/arf.v:0.0-0.0" *) _0664_;
  assign _0532_ = _0062_ & (* src = "./core/arf.v:0.0-0.0" *) _0664_;
  assign _0534_ = _0089_ & (* src = "./core/arf.v:0.0-0.0" *) _0664_;
  assign _0536_ = _0103_ & (* src = "./core/arf.v:0.0-0.0" *) _0664_;
  assign _0537_ = _0392_ & (* src = "./core/arf.v:0.0-0.0" *) _0664_;
  assign _0539_ = _0116_ & (* src = "./core/arf.v:0.0-0.0" *) _0664_;
  assign _0541_ = _0031_ & (* src = "./core/arf.v:0.0-0.0" *) _0664_;
  assign _0543_ = _0066_ & (* src = "./core/arf.v:0.0-0.0" *) _0664_;
  assign _0545_ = _0092_ & (* src = "./core/arf.v:0.0-0.0" *) _0664_;
  assign _0547_ = _0105_ & (* src = "./core/arf.v:0.0-0.0" *) _0664_;
  assign _0548_ = _0396_ & (* src = "./core/arf.v:0.0-0.0" *) _0664_;
  assign _0550_ = _0118_ & (* src = "./core/arf.v:0.0-0.0" *) _0664_;
  assign _0552_ = _0037_ & (* src = "./core/arf.v:0.0-0.0" *) _0664_;
  assign _0554_ = _0070_ & (* src = "./core/arf.v:0.0-0.0" *) _0664_;
  assign _0556_ = _0095_ & (* src = "./core/arf.v:0.0-0.0" *) _0664_;
  assign _0558_ = _0107_ & (* src = "./core/arf.v:0.0-0.0" *) _0664_;
  assign _0559_ = busy_master & (* src = "./core/arf.v:375.7-378.17" *) _1158_;
  assign next_bsymas = _0559_ & (* src = "./core/arf.v:375.7-381.17" *) _1159_;
  assign next_bsyand_0 = _1160_ & (* src = "./core/arf.v:385.6-390.16" *) _1161_;
  assign next_bsyand_1 = _1162_ & (* src = "./core/arf.v:393.6-398.16" *) _1163_;
  assign next_bsyand_2 = _1164_ & (* src = "./core/arf.v:401.6-406.16" *) _1165_;
  assign next_bsyand_3 = _1166_ & (* src = "./core/arf.v:409.6-414.16" *) _1167_;
  assign next_bsyand_4 = _1168_ & (* src = "./core/arf.v:417.6-422.16" *) _1169_;
  assign _0560_ = next_bsyand_1 & (* src = "./core/arf.v:452.53-452.75" *) busy_1;
  assign _0561_ = next_bsyand_2 & (* src = "./core/arf.v:453.53-453.75" *) busy_2;
  assign _0562_ = next_bsyand_3 & (* src = "./core/arf.v:454.53-454.75" *) busy_3;
  assign _0563_ = next_bsyand_4 & (* src = "./core/arf.v:455.53-455.75" *) busy_4;
  assign _0564_ = next_bsyand_0 & (* src = "./core/arf.v:456.53-456.75" *) busy_0;
  assign \__MUX_ternary/core/arfv8386687__WIRE_and/core/arfv8386685_Y  = wesetvec1[0] & (* src = "./core/arf.v:954.35-956.47" *) _0777_;
  assign \__MUX_ternary/core/arfv8426702__WIRE_and/core/arfv8426700_Y  = wesetvec1[1] & (* src = "./core/arf.v:958.35-960.47" *) _0777_;
  assign \__MUX_ternary/core/arfv8466717__WIRE_and/core/arfv8466715_Y  = wesetvec1[2] & (* src = "./core/arf.v:962.35-964.47" *) _0777_;
  assign \__MUX_ternary/core/arfv8506732__WIRE_and/core/arfv8506730_Y  = wesetvec1[3] & (* src = "./core/arf.v:966.35-968.47" *) _0777_;
  assign \__MUX_ternary/core/arfv8546747__WIRE_and/core/arfv8546745_Y  = wesetvec1[4] & (* src = "./core/arf.v:970.35-972.47" *) _0777_;
  (* src = "./core/arf.v:563.4-1053.7" *)
  always_ff @(posedge clk)
    if (reset) tag0_4 <= 32'd0;
    else if (_0581_) tag0_4 <= _0136_;
  (* src = "./core/arf.v:563.4-1053.7" *)
  always_ff @(posedge clk)
    if (reset) tag5_3 <= 32'd0;
    else if (_0582_) tag5_3 <= _0160_;
  (* src = "./core/arf.v:563.4-1053.7" *)
  always_ff @(posedge clk)
    if (reset) tag4_3 <= 32'd0;
    else if (_0582_) tag4_3 <= _0155_;
  (* src = "./core/arf.v:563.4-1053.7" *)
  always_ff @(posedge clk)
    if (reset) tag3_3 <= 32'd0;
    else if (_0582_) tag3_3 <= _0150_;
  (* src = "./core/arf.v:563.4-1053.7" *)
  always_ff @(posedge clk)
    if (reset) tag2_3 <= 32'd0;
    else if (_0582_) tag2_3 <= _0145_;
  (* src = "./core/arf.v:563.4-1053.7" *)
  always_ff @(posedge clk)
    if (reset) tag1_3 <= 32'd0;
    else if (_0582_) tag1_3 <= _0140_;
  (* src = "./core/arf.v:563.4-1053.7" *)
  always_ff @(posedge clk)
    if (reset) tag0_3 <= 32'd0;
    else if (_0582_) tag0_3 <= _0135_;
  (* src = "./core/arf.v:563.4-1053.7" *)
  always_ff @(posedge clk)
    if (reset) tag5_2 <= 32'd0;
    else if (_0583_) tag5_2 <= _0159_;
  (* src = "./core/arf.v:563.4-1053.7" *)
  always_ff @(posedge clk)
    if (reset) tag4_2 <= 32'd0;
    else if (_0583_) tag4_2 <= _0154_;
  (* src = "./core/arf.v:563.4-1053.7" *)
  always_ff @(posedge clk)
    if (reset) tag3_2 <= 32'd0;
    else if (_0583_) tag3_2 <= _0149_;
  (* src = "./core/arf.v:563.4-1053.7" *)
  always_ff @(posedge clk)
    if (reset) tag2_2 <= 32'd0;
    else if (_0583_) tag2_2 <= _0144_;
  (* src = "./core/arf.v:563.4-1053.7" *)
  always_ff @(posedge clk)
    if (reset) tag1_2 <= 32'd0;
    else if (_0583_) tag1_2 <= _0139_;
  (* src = "./core/arf.v:563.4-1053.7" *)
  always_ff @(posedge clk)
    if (reset) tag0_2 <= 32'd0;
    else if (_0583_) tag0_2 <= _0134_;
  (* src = "./core/arf.v:563.4-1053.7" *)
  always_ff @(posedge clk)
    if (reset) tag5_1 <= 32'd0;
    else if (_0584_) tag5_1 <= _0158_;
  (* src = "./core/arf.v:563.4-1053.7" *)
  always_ff @(posedge clk)
    if (reset) tag4_1 <= 32'd0;
    else if (_0584_) tag4_1 <= _0153_;
  (* src = "./core/arf.v:563.4-1053.7" *)
  always_ff @(posedge clk)
    if (reset) tag3_1 <= 32'd0;
    else if (_0584_) tag3_1 <= _0148_;
  (* src = "./core/arf.v:563.4-1053.7" *)
  always_ff @(posedge clk)
    if (reset) tag2_1 <= 32'd0;
    else if (_0584_) tag2_1 <= _0143_;
  (* src = "./core/arf.v:563.4-1053.7" *)
  always_ff @(posedge clk)
    if (reset) tag1_1 <= 32'd0;
    else if (_0584_) tag1_1 <= _0138_;
  (* src = "./core/arf.v:563.4-1053.7" *)
  always_ff @(posedge clk)
    if (reset) tag0_1 <= 32'd0;
    else if (_0584_) tag0_1 <= _0133_;
  (* src = "./core/arf.v:563.4-1053.7" *)
  always_ff @(posedge clk)
    if (reset) tag5_0 <= 32'd0;
    else if (_0585_) tag5_0 <= _0157_;
  (* src = "./core/arf.v:563.4-1053.7" *)
  always_ff @(posedge clk)
    if (reset) tag4_0 <= 32'd0;
    else if (_0585_) tag4_0 <= _0152_;
  (* src = "./core/arf.v:563.4-1053.7" *)
  always_ff @(posedge clk)
    if (reset) tag3_0 <= 32'd0;
    else if (_0585_) tag3_0 <= _0147_;
  (* src = "./core/arf.v:563.4-1053.7" *)
  always_ff @(posedge clk)
    if (reset) tag2_0 <= 32'd0;
    else if (_0585_) tag2_0 <= _0142_;
  (* src = "./core/arf.v:563.4-1053.7" *)
  always_ff @(posedge clk)
    if (reset) tag1_0 <= 32'd0;
    else if (_0585_) tag1_0 <= _0137_;
  (* src = "./core/arf.v:563.4-1053.7" *)
  always_ff @(posedge clk)
    if (reset) tag0_0 <= 32'd0;
    else if (_0585_) tag0_0 <= _0132_;
  (* src = "./core/arf.v:441.4-561.7" *)
  always_ff @(posedge clk)
    if (reset) busy_3 <= 32'd0;
    else if (_0586_) busy_3 <= _0129_;
  (* src = "./core/arf.v:441.4-561.7" *)
  always_ff @(posedge clk)
    if (reset) busy_2 <= 32'd0;
    else if (_0587_) busy_2 <= _0128_;
  (* src = "./core/arf.v:441.4-561.7" *)
  always_ff @(posedge clk)
    if (reset) busy_1 <= 32'd0;
    else if (_0588_) busy_1 <= _0127_;
  (* src = "./core/arf.v:441.4-561.7" *)
  always_ff @(posedge clk)
    if (reset) busy_0 <= 32'd0;
    else if (_0577_) busy_0 <= _0126_;
  (* src = "./core/arf.v:441.4-561.7" *)
  always_ff @(posedge clk)
    if (reset) busy_master <= 32'd0;
    else if (_0565_) busy_master <= _0131_;
  (* src = "./core/arf.v:441.4-561.7" *)
  always_ff @(posedge clk)
    if (reset) busy_4 <= 32'd0;
    else if (_0589_) busy_4 <= _0130_;
  (* src = "./core/arf.v:563.4-1053.7" *)
  always_ff @(posedge clk)
    if (reset) tag5_master <= 32'd0;
    else if (_0590_) tag5_master <= _0203_;
  (* src = "./core/arf.v:563.4-1053.7" *)
  always_ff @(posedge clk)
    if (reset) tag4_master <= 32'd0;
    else if (_0590_) tag4_master <= _0197_;
  (* src = "./core/arf.v:563.4-1053.7" *)
  always_ff @(posedge clk)
    if (reset) tag3_master <= 32'd0;
    else if (_0590_) tag3_master <= _0191_;
  (* src = "./core/arf.v:563.4-1053.7" *)
  always_ff @(posedge clk)
    if (reset) tag2_master <= 32'd0;
    else if (_0590_) tag2_master <= _0185_;
  (* src = "./core/arf.v:563.4-1053.7" *)
  always_ff @(posedge clk)
    if (reset) tag1_master <= 32'd0;
    else if (_0590_) tag1_master <= _0179_;
  (* src = "./core/arf.v:563.4-1053.7" *)
  always_ff @(posedge clk)
    if (reset) tag0_master <= 32'd0;
    else if (_0590_) tag0_master <= _0173_;
  (* src = "./core/arf.v:563.4-1053.7" *)
  always_ff @(posedge clk)
    if (reset) tag5_4 <= 32'd0;
    else if (_0581_) tag5_4 <= _0161_;
  (* src = "./core/arf.v:563.4-1053.7" *)
  always_ff @(posedge clk)
    if (reset) tag4_4 <= 32'd0;
    else if (_0581_) tag4_4 <= _0156_;
  (* src = "./core/arf.v:563.4-1053.7" *)
  always_ff @(posedge clk)
    if (reset) tag3_4 <= 32'd0;
    else if (_0581_) tag3_4 <= _0151_;
  (* src = "./core/arf.v:563.4-1053.7" *)
  always_ff @(posedge clk)
    if (reset) tag2_4 <= 32'd0;
    else if (_0581_) tag2_4 <= _0146_;
  (* src = "./core/arf.v:563.4-1053.7" *)
  always_ff @(posedge clk)
    if (reset) tag1_4 <= 32'd0;
    else if (_0581_) tag1_4 <= _0141_;
  assign _0565_ = { \__MUX_procmux11502__WIRE_eq/core/arfv4564771_Y , \__MUX_procmux12360__WIRE_eq/core/arfv4554768_Y , \__MUX_procmux13116__WIRE_eq/core/arfv4544765_Y , \__MUX_procmux13764__WIRE_eq/core/arfv4534762_Y , \__MUX_procmux14304__WIRE_eq/core/arfv4524759_Y , prsuccess, prmiss } != 7'h01;
  assign _0566_ = { \__MUX_procmux12360__WIRE_eq/core/arfv4554768_Y , \__MUX_procmux13116__WIRE_eq/core/arfv4544765_Y , \__MUX_procmux13764__WIRE_eq/core/arfv4534762_Y , \__MUX_procmux14304__WIRE_eq/core/arfv4524759_Y , prsuccess, prmiss } != 6'h21;
  assign _0567_ = { \__MUX_procmux12360__WIRE_eq/core/arfv4554768_Y , \__MUX_procmux13116__WIRE_eq/core/arfv4544765_Y , \__MUX_procmux13764__WIRE_eq/core/arfv4534762_Y , \__MUX_procmux14304__WIRE_eq/core/arfv4524759_Y , prsuccess } != 5'h01;
  assign _0568_ = { \__MUX_procmux13116__WIRE_eq/core/arfv4544765_Y , \__MUX_procmux13764__WIRE_eq/core/arfv4534762_Y , \__MUX_procmux14304__WIRE_eq/core/arfv4524759_Y , prsuccess } != 4'h9;
  assign _0569_ = { \__MUX_procmux13764__WIRE_eq/core/arfv4534762_Y , \__MUX_procmux14304__WIRE_eq/core/arfv4524759_Y , prsuccess } != 3'h5;
  assign _0570_ = { \__MUX_procmux14304__WIRE_eq/core/arfv4524759_Y , prsuccess } != 2'h3;
  assign _0571_ = { \__MUX_procmux13116__WIRE_eq/core/arfv4544765_Y , \__MUX_procmux13764__WIRE_eq/core/arfv4534762_Y , \__MUX_procmux14304__WIRE_eq/core/arfv4524759_Y , prsuccess, prmiss } != 5'h11;
  assign _0572_ = { \__MUX_procmux13116__WIRE_eq/core/arfv4544765_Y , \__MUX_procmux13764__WIRE_eq/core/arfv4534762_Y , \__MUX_procmux14304__WIRE_eq/core/arfv4524759_Y , prsuccess } != 4'h1;
  assign _0573_ = { \__MUX_procmux13764__WIRE_eq/core/arfv4534762_Y , \__MUX_procmux14304__WIRE_eq/core/arfv4524759_Y , prsuccess, prmiss } != 4'h9;
  assign _0574_ = { \__MUX_procmux13764__WIRE_eq/core/arfv4534762_Y , \__MUX_procmux14304__WIRE_eq/core/arfv4524759_Y , prsuccess } != 3'h1;
  assign _0575_ = { \__MUX_procmux14304__WIRE_eq/core/arfv4524759_Y , prsuccess, prmiss } != 3'h5;
  assign _0576_ = { \__MUX_procmux14304__WIRE_eq/core/arfv4524759_Y , prsuccess } != 2'h1;
  assign _0577_ = { \__MUX_procmux12360__WIRE_eq/core/arfv4554768_Y , \__MUX_procmux13116__WIRE_eq/core/arfv4544765_Y , \__MUX_procmux13764__WIRE_eq/core/arfv4534762_Y , \__MUX_procmux14304__WIRE_eq/core/arfv4524759_Y , prsuccess, prmiss } != 6'h01;
  assign _0578_ = { \__MUX_procmux11502__WIRE_eq/core/arfv4564771_Y , \__MUX_procmux12360__WIRE_eq/core/arfv4554768_Y , \__MUX_procmux13116__WIRE_eq/core/arfv4544765_Y , \__MUX_procmux13764__WIRE_eq/core/arfv4534762_Y , \__MUX_procmux14304__WIRE_eq/core/arfv4524759_Y , prsuccess } != 6'h01;
  assign _0579_ = { \__MUX_procmux12360__WIRE_eq/core/arfv4554768_Y , \__MUX_procmux13116__WIRE_eq/core/arfv4544765_Y , \__MUX_procmux13764__WIRE_eq/core/arfv4534762_Y , \__MUX_procmux14304__WIRE_eq/core/arfv4524759_Y , prsuccess } != 5'h11;
  assign _0580_ = { \__MUX_procmux11502__WIRE_eq/core/arfv4564771_Y , \__MUX_procmux12360__WIRE_eq/core/arfv4554768_Y , \__MUX_procmux13116__WIRE_eq/core/arfv4544765_Y , \__MUX_procmux13764__WIRE_eq/core/arfv4534762_Y , \__MUX_procmux14304__WIRE_eq/core/arfv4524759_Y , prmiss } != 6'h01;
  assign _0591_ = ~ prsuccess;
  assign _0581_ = & { _0566_, _0567_, _0568_, _0569_, _0570_, _0565_ };
  assign _0582_ = & { _0569_, _0570_, _0565_, _0572_, _0571_ };
  assign _0583_ = & { _0570_, _0573_, _0574_, _0565_ };
  assign _0584_ = & { _0575_, _0576_, _0565_ };
  assign _0585_ = & { _0568_, _0569_, _0570_, _0577_, _0578_, _0579_ };
  assign _0586_ = & { _0565_, _0571_ };
  assign _0587_ = & { _0573_, _0565_ };
  assign _0588_ = & { _0575_, _0565_ };
  assign _0589_ = & { _0566_, _0565_ };
  assign _0590_ = & { _0580_, _0591_ };
  assign _0592_ = settagbusy1_addr == (* src = "./core/arf.v:251.7-251.43" *) settagbusy2_addr;
  assign _0597_ = wrrfent1 == (* src = "./core/arf.v:270.7-272.56" *) { _1023_, _1022_, _1021_, _1020_, _1019_, _1018_ };
  assign _0598_ = wrrfent2 == (* src = "./core/arf.v:277.7-279.56" *) { _1029_, _1028_, _1027_, _1026_, _1025_, _1024_ };
  assign _0599_ = wrrfent1 == (* src = "./core/arf.v:289.7-291.58" *) { _1035_, _1034_, _1033_, _1032_, _1031_, _1030_ };
  assign _0600_ = wrrfent2 == (* src = "./core/arf.v:296.7-298.58" *) { _1041_, _1040_, _1039_, _1038_, _1037_, _1036_ };
  assign _0601_ = wrrfent1 == (* src = "./core/arf.v:307.7-309.58" *) { _1047_, _1046_, _1045_, _1044_, _1043_, _1042_ };
  assign _0602_ = wrrfent2 == (* src = "./core/arf.v:314.7-316.58" *) { _1053_, _1052_, _1051_, _1050_, _1049_, _1048_ };
  assign _0603_ = wrrfent1 == (* src = "./core/arf.v:325.7-327.58" *) { _1059_, _1058_, _1057_, _1056_, _1055_, _1054_ };
  assign _0604_ = wrrfent2 == (* src = "./core/arf.v:332.7-334.58" *) { _1065_, _1064_, _1063_, _1062_, _1061_, _1060_ };
  assign _0605_ = wrrfent1 == (* src = "./core/arf.v:343.7-345.58" *) { _1071_, _1070_, _1069_, _1068_, _1067_, _1066_ };
  assign _0606_ = wrrfent2 == (* src = "./core/arf.v:350.7-352.58" *) { _1077_, _1076_, _1075_, _1074_, _1073_, _1072_ };
  assign _0607_ = wrrfent1 == (* src = "./core/arf.v:361.7-363.58" *) { _1083_, _1082_, _1081_, _1080_, _1079_, _1078_ };
  assign _0593_ = settagbusy1_addr == (* src = "./core/arf.v:364.24-364.51" *) comreg1;
  assign _0594_ = settagbusy2_addr == (* src = "./core/arf.v:365.24-365.51" *) comreg1;
  assign _0608_ = wrrfent2 == (* src = "./core/arf.v:368.7-370.58" *) { _1089_, _1088_, _1087_, _1086_, _1085_, _1084_ };
  assign _0595_ = settagbusy1_addr == (* src = "./core/arf.v:371.24-371.51" *) comreg2;
  assign _0596_ = settagbusy2_addr == (* src = "./core/arf.v:372.24-372.51" *) comreg2;
  assign \__MUX_procmux14304__WIRE_eq/core/arfv4524759_Y  = prtag == (* src = "./core/arf.v:646.7-646.24" *) 5'h02;
  assign \__MUX_procmux13764__WIRE_eq/core/arfv4534762_Y  = prtag == (* src = "./core/arf.v:683.16-683.33" *) 5'h04;
  assign \__MUX_procmux13116__WIRE_eq/core/arfv4544765_Y  = prtag == (* src = "./core/arf.v:720.16-720.33" *) 5'h08;
  assign \__MUX_procmux12360__WIRE_eq/core/arfv4554768_Y  = prtag == (* src = "./core/arf.v:757.16-757.33" *) 5'h10;
  assign \__MUX_procmux11502__WIRE_eq/core/arfv4564771_Y  = prtag == (* src = "./core/arf.v:794.16-794.33" *) 5'h01;
  assign _0609_ = settagbusy1 && (* src = "./core/arf.v:250.34-250.60" *) settagbusy2;
  assign \__MUX_ternary/core/arfv2504242__WIRE_logic_and/core/arfv2504241_Y  = _0609_ && (* src = "./core/arf.v:250.34-251.44" *) _0592_;
  assign _0612_ = clearbusy1 && (* src = "./core/arf.v:269.33-272.57" *) _0597_;
  assign clearbusy1_master = _0612_ && (* src = "./core/arf.v:269.33-274.59" *) _0667_;
  assign _0613_ = setbusy1_master && (* src = "./core/arf.v:273.9-273.57" *) _0593_;
  assign _0610_ = settagbusy2 && (* src = "./core/arf.v:274.9-274.57" *) _0594_;
  assign _0614_ = clearbusy2 && (* src = "./core/arf.v:276.33-279.57" *) _0598_;
  assign clearbusy2_master = _0614_ && (* src = "./core/arf.v:276.33-281.59" *) _0668_;
  assign _0615_ = setbusy1_master && (* src = "./core/arf.v:280.9-280.57" *) _0595_;
  assign _0611_ = settagbusy2 && (* src = "./core/arf.v:281.9-281.57" *) _0596_;
  assign setbusy1_0 = setbusy1_master && (* src = "./core/arf.v:284.26-284.60" *) wesetvec1[0];
  assign setbusy2_0 = settagbusy2 && (* src = "./core/arf.v:286.26-286.53" *) wesetvec2[0];
  assign _0616_ = clearbusy1 && (* src = "./core/arf.v:288.28-291.59" *) _0599_;
  assign clearbusy1_0 = _0616_ && (* src = "./core/arf.v:288.28-293.54" *) _0669_;
  assign _0617_ = setbusy1_0 && (* src = "./core/arf.v:292.9-292.52" *) _0593_;
  assign _0618_ = setbusy2_0 && (* src = "./core/arf.v:293.9-293.52" *) _0594_;
  assign _0619_ = clearbusy2 && (* src = "./core/arf.v:295.28-298.59" *) _0600_;
  assign clearbusy2_0 = _0619_ && (* src = "./core/arf.v:295.28-300.54" *) _0670_;
  assign _0620_ = setbusy1_0 && (* src = "./core/arf.v:299.9-299.52" *) _0595_;
  assign _0621_ = setbusy2_0 && (* src = "./core/arf.v:300.9-300.52" *) _0596_;
  assign setbusy1_1 = setbusy1_master && (* src = "./core/arf.v:302.26-302.60" *) wesetvec1[1];
  assign setbusy2_1 = settagbusy2 && (* src = "./core/arf.v:304.26-304.53" *) wesetvec2[1];
  assign _0622_ = clearbusy1 && (* src = "./core/arf.v:306.28-309.59" *) _0601_;
  assign clearbusy1_1 = _0622_ && (* src = "./core/arf.v:306.28-311.54" *) _0671_;
  assign _0623_ = setbusy1_1 && (* src = "./core/arf.v:310.9-310.52" *) _0593_;
  assign _0624_ = setbusy2_1 && (* src = "./core/arf.v:311.9-311.52" *) _0594_;
  assign _0625_ = clearbusy2 && (* src = "./core/arf.v:313.28-316.59" *) _0602_;
  assign clearbusy2_1 = _0625_ && (* src = "./core/arf.v:313.28-318.54" *) _0672_;
  assign _0626_ = setbusy1_1 && (* src = "./core/arf.v:317.9-317.52" *) _0595_;
  assign _0627_ = setbusy2_1 && (* src = "./core/arf.v:318.9-318.52" *) _0596_;
  assign setbusy1_2 = setbusy1_master && (* src = "./core/arf.v:320.26-320.60" *) wesetvec1[2];
  assign setbusy2_2 = settagbusy2 && (* src = "./core/arf.v:322.26-322.53" *) wesetvec2[2];
  assign _0628_ = clearbusy1 && (* src = "./core/arf.v:324.28-327.59" *) _0603_;
  assign clearbusy1_2 = _0628_ && (* src = "./core/arf.v:324.28-329.54" *) _0673_;
  assign _0629_ = setbusy1_2 && (* src = "./core/arf.v:328.9-328.52" *) _0593_;
  assign _0630_ = setbusy2_2 && (* src = "./core/arf.v:329.9-329.52" *) _0594_;
  assign _0631_ = clearbusy2 && (* src = "./core/arf.v:331.28-334.59" *) _0604_;
  assign clearbusy2_2 = _0631_ && (* src = "./core/arf.v:331.28-336.54" *) _0674_;
  assign _0632_ = setbusy1_2 && (* src = "./core/arf.v:335.9-335.52" *) _0595_;
  assign _0633_ = setbusy2_2 && (* src = "./core/arf.v:336.9-336.52" *) _0596_;
  assign setbusy1_3 = setbusy1_master && (* src = "./core/arf.v:338.26-338.60" *) wesetvec1[3];
  assign setbusy2_3 = settagbusy2 && (* src = "./core/arf.v:340.26-340.53" *) wesetvec2[3];
  assign _0634_ = clearbusy1 && (* src = "./core/arf.v:342.28-345.59" *) _0605_;
  assign clearbusy1_3 = _0634_ && (* src = "./core/arf.v:342.28-347.54" *) _0675_;
  assign _0635_ = setbusy1_3 && (* src = "./core/arf.v:346.9-346.52" *) _0593_;
  assign _0636_ = setbusy2_3 && (* src = "./core/arf.v:347.9-347.52" *) _0594_;
  assign _0637_ = clearbusy2 && (* src = "./core/arf.v:349.28-352.59" *) _0606_;
  assign clearbusy2_3 = _0637_ && (* src = "./core/arf.v:349.28-354.54" *) _0676_;
  assign _0638_ = setbusy1_3 && (* src = "./core/arf.v:353.9-353.52" *) _0595_;
  assign _0639_ = setbusy2_3 && (* src = "./core/arf.v:354.9-354.52" *) _0596_;
  assign setbusy1_4 = setbusy1_master && (* src = "./core/arf.v:356.26-356.60" *) wesetvec1[4];
  assign setbusy2_4 = settagbusy2 && (* src = "./core/arf.v:358.26-358.53" *) wesetvec2[4];
  assign _0640_ = clearbusy1 && (* src = "./core/arf.v:360.28-363.59" *) _0607_;
  assign clearbusy1_4 = _0640_ && (* src = "./core/arf.v:360.28-365.54" *) _0677_;
  assign _0641_ = setbusy1_4 && (* src = "./core/arf.v:364.9-364.52" *) _0593_;
  assign _0642_ = setbusy2_4 && (* src = "./core/arf.v:365.9-365.52" *) _0594_;
  assign _0643_ = clearbusy2 && (* src = "./core/arf.v:367.28-370.59" *) _0608_;
  assign clearbusy2_4 = _0643_ && (* src = "./core/arf.v:367.28-372.54" *) _0678_;
  assign _0644_ = setbusy1_4 && (* src = "./core/arf.v:371.9-371.52" *) _0595_;
  assign _0645_ = setbusy2_4 && (* src = "./core/arf.v:372.9-372.52" *) _0596_;
  assign _0646_ = _0613_ || (* src = "./core/arf.v:273.8-274.58" *) _0610_;
  assign _0647_ = _0615_ || (* src = "./core/arf.v:280.8-281.58" *) _0611_;
  assign _0648_ = _0617_ || (* src = "./core/arf.v:292.8-293.53" *) _0618_;
  assign _0649_ = _0620_ || (* src = "./core/arf.v:299.8-300.53" *) _0621_;
  assign _0650_ = _0623_ || (* src = "./core/arf.v:310.8-311.53" *) _0624_;
  assign _0651_ = _0626_ || (* src = "./core/arf.v:317.8-318.53" *) _0627_;
  assign _0652_ = _0629_ || (* src = "./core/arf.v:328.8-329.53" *) _0630_;
  assign _0653_ = _0632_ || (* src = "./core/arf.v:335.8-336.53" *) _0633_;
  assign _0654_ = _0635_ || (* src = "./core/arf.v:346.8-347.53" *) _0636_;
  assign _0655_ = _0638_ || (* src = "./core/arf.v:353.8-354.53" *) _0639_;
  assign _0656_ = _0641_ || (* src = "./core/arf.v:364.8-365.53" *) _0642_;
  assign _0657_ = _0644_ || (* src = "./core/arf.v:371.8-372.53" *) _0645_;
  assign _0658_ = setbusy1_spectag != (* src = "./core/arf.v:972.9-972.45" *) setbusy2_spectag;
  assign _0661_ = - (* src = "./core/arf.v:0.0-0.0" *) $signed({ 27'h0000000, comreg1 });
  assign _0662_ = - (* src = "./core/arf.v:0.0-0.0" *) $signed({ 27'h0000000, comreg2 });
  assign _0659_ = - (* src = "./core/arf.v:0.0-0.0" *) $signed({ 27'h0000000, settagbusy1_addr });
  assign _0660_ = - (* src = "./core/arf.v:0.0-0.0" *) $signed({ 27'h0000000, settagbusy2_addr });
  assign _0665_ = ~ (* src = "./core/arf.v:0.0-0.0" *) _0942_;
  assign _0666_ = ~ (* src = "./core/arf.v:0.0-0.0" *) _0944_;
  assign _0663_ = ~ (* src = "./core/arf.v:0.0-0.0" *) _0940_;
  assign _0664_ = ~ (* src = "./core/arf.v:0.0-0.0" *) _0941_;
  assign wesetvec1 = ~ (* src = "./core/arf.v:247.31-247.43" *) mpft_valid1;
  assign wesetvec2 = ~ (* src = "./core/arf.v:248.31-248.43" *) mpft_valid2;
  assign _0667_ = ~ (* src = "./core/arf.v:273.6-274.59" *) _0646_;
  assign _0668_ = ~ (* src = "./core/arf.v:280.6-281.59" *) _0647_;
  assign _0669_ = ~ (* src = "./core/arf.v:292.6-293.54" *) _0648_;
  assign _0670_ = ~ (* src = "./core/arf.v:299.6-300.54" *) _0649_;
  assign _0671_ = ~ (* src = "./core/arf.v:310.6-311.54" *) _0650_;
  assign _0672_ = ~ (* src = "./core/arf.v:317.6-318.54" *) _0651_;
  assign _0673_ = ~ (* src = "./core/arf.v:328.6-329.54" *) _0652_;
  assign _0674_ = ~ (* src = "./core/arf.v:335.6-336.54" *) _0653_;
  assign _0675_ = ~ (* src = "./core/arf.v:346.6-347.54" *) _0654_;
  assign _0676_ = ~ (* src = "./core/arf.v:353.6-354.54" *) _0655_;
  assign _0677_ = ~ (* src = "./core/arf.v:364.6-365.54" *) _0656_;
  assign _0678_ = ~ (* src = "./core/arf.v:371.6-372.54" *) _0657_;
  assign _0679_ = ~ (* src = "./core/arf.v:418.7-418.26" *) _1156_;
  assign _0680_ = ~ (* src = "./core/arf.v:421.7-421.26" *) _1157_;
  assign _0681_ = _0397_ | (* src = "./core/arf.v:0.0-0.0" *) _0940_;
  assign _0682_ = _0398_ | (* src = "./core/arf.v:0.0-0.0" *) _0941_;
  assign _0683_ = _0399_ | (* src = "./core/arf.v:0.0-0.0" *) _0943_;
  assign _0684_ = _0400_ | (* src = "./core/arf.v:0.0-0.0" *) _0945_;
  assign _0685_ = _0401_ | (* src = "./core/arf.v:0.0-0.0" *) _0940_;
  assign _0686_ = _0402_ | (* src = "./core/arf.v:0.0-0.0" *) _0941_;
  assign _0687_ = _0403_ | (* src = "./core/arf.v:0.0-0.0" *) _0943_;
  assign _0688_ = _0404_ | (* src = "./core/arf.v:0.0-0.0" *) _0945_;
  assign _0689_ = _0405_ | (* src = "./core/arf.v:0.0-0.0" *) _0940_;
  assign _0690_ = _0406_ | (* src = "./core/arf.v:0.0-0.0" *) _0941_;
  assign _0691_ = _0407_ | (* src = "./core/arf.v:0.0-0.0" *) _0943_;
  assign _0692_ = _0408_ | (* src = "./core/arf.v:0.0-0.0" *) _0945_;
  assign _0693_ = _0409_ | (* src = "./core/arf.v:0.0-0.0" *) _0940_;
  assign _0694_ = _0410_ | (* src = "./core/arf.v:0.0-0.0" *) _0941_;
  assign _0695_ = _0411_ | (* src = "./core/arf.v:0.0-0.0" *) _0943_;
  assign _0696_ = _0412_ | (* src = "./core/arf.v:0.0-0.0" *) _0945_;
  assign _0697_ = _0413_ | (* src = "./core/arf.v:0.0-0.0" *) _0940_;
  assign _0698_ = _0414_ | (* src = "./core/arf.v:0.0-0.0" *) _0941_;
  assign _0699_ = _0415_ | (* src = "./core/arf.v:0.0-0.0" *) _0943_;
  assign _0700_ = _0416_ | (* src = "./core/arf.v:0.0-0.0" *) _0945_;
  assign _0701_ = _0417_ | (* src = "./core/arf.v:0.0-0.0" *) _0940_;
  assign _0702_ = _0418_ | (* src = "./core/arf.v:0.0-0.0" *) _0941_;
  assign _0703_ = _0419_ | (* src = "./core/arf.v:0.0-0.0" *) _0943_;
  assign _0704_ = _0420_ | (* src = "./core/arf.v:0.0-0.0" *) _0945_;
  assign _0705_ = _0422_ | (* src = "./core/arf.v:0.0-0.0" *) _0946_;
  assign _0706_ = _0424_ | (* src = "./core/arf.v:0.0-0.0" *) _0947_;
  assign _0707_ = _0426_ | (* src = "./core/arf.v:0.0-0.0" *) _0948_;
  assign _0708_ = _0428_ | (* src = "./core/arf.v:0.0-0.0" *) _0949_;
  assign _0709_ = _0430_ | (* src = "./core/arf.v:0.0-0.0" *) _0950_;
  assign _0710_ = _0432_ | (* src = "./core/arf.v:0.0-0.0" *) _0951_;
  assign _0711_ = _0434_ | (* src = "./core/arf.v:0.0-0.0" *) _0952_;
  assign _0712_ = _0436_ | (* src = "./core/arf.v:0.0-0.0" *) _0953_;
  assign _0713_ = _0438_ | (* src = "./core/arf.v:0.0-0.0" *) _0954_;
  assign _0714_ = _0440_ | (* src = "./core/arf.v:0.0-0.0" *) _0955_;
  assign _0715_ = _0442_ | (* src = "./core/arf.v:0.0-0.0" *) _0956_;
  assign _0716_ = _0444_ | (* src = "./core/arf.v:0.0-0.0" *) _0957_;
  assign _0717_ = _0446_ | (* src = "./core/arf.v:0.0-0.0" *) _0958_;
  assign _0718_ = _0448_ | (* src = "./core/arf.v:0.0-0.0" *) _0959_;
  assign _0719_ = _0450_ | (* src = "./core/arf.v:0.0-0.0" *) _0960_;
  assign _0720_ = _0452_ | (* src = "./core/arf.v:0.0-0.0" *) _0961_;
  assign _0721_ = _0454_ | (* src = "./core/arf.v:0.0-0.0" *) _0962_;
  assign _0722_ = _0456_ | (* src = "./core/arf.v:0.0-0.0" *) _0963_;
  assign _0723_ = _0458_ | (* src = "./core/arf.v:0.0-0.0" *) _0964_;
  assign _0724_ = _0460_ | (* src = "./core/arf.v:0.0-0.0" *) _0965_;
  assign _0725_ = _0462_ | (* src = "./core/arf.v:0.0-0.0" *) _0966_;
  assign _0726_ = _0464_ | (* src = "./core/arf.v:0.0-0.0" *) _0967_;
  assign _0727_ = _0466_ | (* src = "./core/arf.v:0.0-0.0" *) _0968_;
  assign _0728_ = _0468_ | (* src = "./core/arf.v:0.0-0.0" *) _0969_;
  assign _0729_ = _0470_ | (* src = "./core/arf.v:0.0-0.0" *) _0970_;
  assign _0730_ = _0472_ | (* src = "./core/arf.v:0.0-0.0" *) _0971_;
  assign _0731_ = _0474_ | (* src = "./core/arf.v:0.0-0.0" *) _0972_;
  assign _0732_ = _0476_ | (* src = "./core/arf.v:0.0-0.0" *) _0973_;
  assign _0733_ = _0478_ | (* src = "./core/arf.v:0.0-0.0" *) _0974_;
  assign _0734_ = _0480_ | (* src = "./core/arf.v:0.0-0.0" *) _0975_;
  assign _0735_ = _0482_ | (* src = "./core/arf.v:0.0-0.0" *) _0976_;
  assign _0736_ = _0484_ | (* src = "./core/arf.v:0.0-0.0" *) _0977_;
  assign _0737_ = _0486_ | (* src = "./core/arf.v:0.0-0.0" *) _0978_;
  assign _0738_ = _0488_ | (* src = "./core/arf.v:0.0-0.0" *) _0979_;
  assign _0739_ = _0490_ | (* src = "./core/arf.v:0.0-0.0" *) _0980_;
  assign _0740_ = _0492_ | (* src = "./core/arf.v:0.0-0.0" *) _0981_;
  assign _0741_ = _0493_ | (* src = "./core/arf.v:0.0-0.0" *) _0982_;
  assign _0742_ = _0495_ | (* src = "./core/arf.v:0.0-0.0" *) _0983_;
  assign _0743_ = _0497_ | (* src = "./core/arf.v:0.0-0.0" *) _0984_;
  assign _0744_ = _0499_ | (* src = "./core/arf.v:0.0-0.0" *) _0985_;
  assign _0745_ = _0501_ | (* src = "./core/arf.v:0.0-0.0" *) _0986_;
  assign _0746_ = _0503_ | (* src = "./core/arf.v:0.0-0.0" *) _0987_;
  assign _0747_ = _0504_ | (* src = "./core/arf.v:0.0-0.0" *) _0988_;
  assign _0748_ = _0506_ | (* src = "./core/arf.v:0.0-0.0" *) _0989_;
  assign _0749_ = _0508_ | (* src = "./core/arf.v:0.0-0.0" *) _0990_;
  assign _0750_ = _0510_ | (* src = "./core/arf.v:0.0-0.0" *) _0991_;
  assign _0751_ = _0512_ | (* src = "./core/arf.v:0.0-0.0" *) _0992_;
  assign _0752_ = _0514_ | (* src = "./core/arf.v:0.0-0.0" *) _0993_;
  assign _0753_ = _0515_ | (* src = "./core/arf.v:0.0-0.0" *) _0994_;
  assign _0754_ = _0517_ | (* src = "./core/arf.v:0.0-0.0" *) _0995_;
  assign _0755_ = _0519_ | (* src = "./core/arf.v:0.0-0.0" *) _0996_;
  assign _0756_ = _0521_ | (* src = "./core/arf.v:0.0-0.0" *) _0997_;
  assign _0757_ = _0523_ | (* src = "./core/arf.v:0.0-0.0" *) _0998_;
  assign _0758_ = _0525_ | (* src = "./core/arf.v:0.0-0.0" *) _0999_;
  assign _0759_ = _0526_ | (* src = "./core/arf.v:0.0-0.0" *) _1000_;
  assign _0760_ = _0528_ | (* src = "./core/arf.v:0.0-0.0" *) _1001_;
  assign _0761_ = _0530_ | (* src = "./core/arf.v:0.0-0.0" *) _1002_;
  assign _0762_ = _0532_ | (* src = "./core/arf.v:0.0-0.0" *) _1003_;
  assign _0763_ = _0534_ | (* src = "./core/arf.v:0.0-0.0" *) _1004_;
  assign _0764_ = _0536_ | (* src = "./core/arf.v:0.0-0.0" *) _1005_;
  assign _0765_ = _0537_ | (* src = "./core/arf.v:0.0-0.0" *) _1006_;
  assign _0766_ = _0539_ | (* src = "./core/arf.v:0.0-0.0" *) _1007_;
  assign _0767_ = _0541_ | (* src = "./core/arf.v:0.0-0.0" *) _1008_;
  assign _0768_ = _0543_ | (* src = "./core/arf.v:0.0-0.0" *) _1009_;
  assign _0769_ = _0545_ | (* src = "./core/arf.v:0.0-0.0" *) _1010_;
  assign _0770_ = _0547_ | (* src = "./core/arf.v:0.0-0.0" *) _1011_;
  assign _0771_ = _0548_ | (* src = "./core/arf.v:0.0-0.0" *) _1012_;
  assign _0772_ = _0550_ | (* src = "./core/arf.v:0.0-0.0" *) _1013_;
  assign _0773_ = _0552_ | (* src = "./core/arf.v:0.0-0.0" *) _1014_;
  assign _0774_ = _0554_ | (* src = "./core/arf.v:0.0-0.0" *) _1015_;
  assign _0775_ = _0556_ | (* src = "./core/arf.v:0.0-0.0" *) _1016_;
  assign _0776_ = _0558_ | (* src = "./core/arf.v:0.0-0.0" *) _1017_;
  assign _0777_ = setbusy1_master | (* src = "./core/arf.v:971.8-972.46" *) _0658_;
  assign _0778_ = settagbusy1 ? (* full_case = 32'd1 *) (* src = "./core/arf.v:833.7-833.18|./core/arf.v:833.3-975.6" *) _0735_ : tag5_master;
  assign _0779_ = prmiss ? (* full_case = 32'd1 *) (* src = "./core/arf.v:645.20-645.26|./core/arf.v:645.16-1052.10" *) 32'hxxxxxxxx : _0778_;
  assign _0780_ = prsuccess ? (* full_case = 32'd1 *) (* src = "./core/arf.v:601.20-601.29|./core/arf.v:601.16-1052.10" *) 32'hxxxxxxxx : _0779_;
  assign _0396_ = reset ? (* full_case = 32'd1 *) (* src = "./core/arf.v:564.11-564.16|./core/arf.v:564.7-1052.10" *) 32'hxxxxxxxx : _0780_;
  assign _0781_ = settagbusy1 ? (* full_case = 32'd1 *) (* src = "./core/arf.v:833.7-833.18|./core/arf.v:833.3-975.6" *) _0734_ : tag4_4;
  assign _0782_ = prmiss ? (* full_case = 32'd1 *) (* src = "./core/arf.v:645.20-645.26|./core/arf.v:645.16-1052.10" *) 32'hxxxxxxxx : _0781_;
  assign _0783_ = prsuccess ? (* full_case = 32'd1 *) (* src = "./core/arf.v:601.20-601.29|./core/arf.v:601.16-1052.10" *) 32'hxxxxxxxx : _0782_;
  assign _0105_ = reset ? (* full_case = 32'd1 *) (* src = "./core/arf.v:564.11-564.16|./core/arf.v:564.7-1052.10" *) 32'hxxxxxxxx : _0783_;
  assign _0784_ = settagbusy1 ? (* full_case = 32'd1 *) (* src = "./core/arf.v:833.7-833.18|./core/arf.v:833.3-975.6" *) _0733_ : tag4_3;
  assign _0785_ = prmiss ? (* full_case = 32'd1 *) (* src = "./core/arf.v:645.20-645.26|./core/arf.v:645.16-1052.10" *) 32'hxxxxxxxx : _0784_;
  assign _0786_ = prsuccess ? (* full_case = 32'd1 *) (* src = "./core/arf.v:601.20-601.29|./core/arf.v:601.16-1052.10" *) 32'hxxxxxxxx : _0785_;
  assign _0092_ = reset ? (* full_case = 32'd1 *) (* src = "./core/arf.v:564.11-564.16|./core/arf.v:564.7-1052.10" *) 32'hxxxxxxxx : _0786_;
  assign _0787_ = settagbusy1 ? (* full_case = 32'd1 *) (* src = "./core/arf.v:833.7-833.18|./core/arf.v:833.3-975.6" *) _0732_ : tag4_2;
  assign _0788_ = prmiss ? (* full_case = 32'd1 *) (* src = "./core/arf.v:645.20-645.26|./core/arf.v:645.16-1052.10" *) 32'hxxxxxxxx : _0787_;
  assign _0789_ = prsuccess ? (* full_case = 32'd1 *) (* src = "./core/arf.v:601.20-601.29|./core/arf.v:601.16-1052.10" *) 32'hxxxxxxxx : _0788_;
  assign _0066_ = reset ? (* full_case = 32'd1 *) (* src = "./core/arf.v:564.11-564.16|./core/arf.v:564.7-1052.10" *) 32'hxxxxxxxx : _0789_;
  assign _0790_ = settagbusy1 ? (* full_case = 32'd1 *) (* src = "./core/arf.v:833.7-833.18|./core/arf.v:833.3-975.6" *) _0731_ : tag4_1;
  assign _0791_ = prmiss ? (* full_case = 32'd1 *) (* src = "./core/arf.v:645.20-645.26|./core/arf.v:645.16-1052.10" *) 32'hxxxxxxxx : _0790_;
  assign _0792_ = prsuccess ? (* full_case = 32'd1 *) (* src = "./core/arf.v:601.20-601.29|./core/arf.v:601.16-1052.10" *) 32'hxxxxxxxx : _0791_;
  assign _0031_ = reset ? (* full_case = 32'd1 *) (* src = "./core/arf.v:564.11-564.16|./core/arf.v:564.7-1052.10" *) 32'hxxxxxxxx : _0792_;
  assign _0793_ = settagbusy1 ? (* full_case = 32'd1 *) (* src = "./core/arf.v:833.7-833.18|./core/arf.v:833.3-975.6" *) _0730_ : tag4_0;
  assign _0794_ = prmiss ? (* full_case = 32'd1 *) (* src = "./core/arf.v:645.20-645.26|./core/arf.v:645.16-1052.10" *) 32'hxxxxxxxx : _0793_;
  assign _0795_ = prsuccess ? (* full_case = 32'd1 *) (* src = "./core/arf.v:601.20-601.29|./core/arf.v:601.16-1052.10" *) 32'hxxxxxxxx : _0794_;
  assign _0116_ = reset ? (* full_case = 32'd1 *) (* src = "./core/arf.v:564.11-564.16|./core/arf.v:564.7-1052.10" *) 32'hxxxxxxxx : _0795_;
  assign _0796_ = settagbusy1 ? (* full_case = 32'd1 *) (* src = "./core/arf.v:833.7-833.18|./core/arf.v:833.3-975.6" *) _0729_ : tag4_master;
  assign _0797_ = prmiss ? (* full_case = 32'd1 *) (* src = "./core/arf.v:645.20-645.26|./core/arf.v:645.16-1052.10" *) 32'hxxxxxxxx : _0796_;
  assign _0798_ = prsuccess ? (* full_case = 32'd1 *) (* src = "./core/arf.v:601.20-601.29|./core/arf.v:601.16-1052.10" *) 32'hxxxxxxxx : _0797_;
  assign _0392_ = reset ? (* full_case = 32'd1 *) (* src = "./core/arf.v:564.11-564.16|./core/arf.v:564.7-1052.10" *) 32'hxxxxxxxx : _0798_;
  assign _0799_ = settagbusy1 ? (* full_case = 32'd1 *) (* src = "./core/arf.v:833.7-833.18|./core/arf.v:833.3-975.6" *) _0728_ : tag3_4;
  assign _0800_ = prmiss ? (* full_case = 32'd1 *) (* src = "./core/arf.v:645.20-645.26|./core/arf.v:645.16-1052.10" *) 32'hxxxxxxxx : _0799_;
  assign _0801_ = prsuccess ? (* full_case = 32'd1 *) (* src = "./core/arf.v:601.20-601.29|./core/arf.v:601.16-1052.10" *) 32'hxxxxxxxx : _0800_;
  assign _0103_ = reset ? (* full_case = 32'd1 *) (* src = "./core/arf.v:564.11-564.16|./core/arf.v:564.7-1052.10" *) 32'hxxxxxxxx : _0801_;
  assign _0802_ = settagbusy1 ? (* full_case = 32'd1 *) (* src = "./core/arf.v:833.7-833.18|./core/arf.v:833.3-975.6" *) _0727_ : tag3_3;
  assign _0803_ = prmiss ? (* full_case = 32'd1 *) (* src = "./core/arf.v:645.20-645.26|./core/arf.v:645.16-1052.10" *) 32'hxxxxxxxx : _0802_;
  assign _0804_ = prsuccess ? (* full_case = 32'd1 *) (* src = "./core/arf.v:601.20-601.29|./core/arf.v:601.16-1052.10" *) 32'hxxxxxxxx : _0803_;
  assign _0089_ = reset ? (* full_case = 32'd1 *) (* src = "./core/arf.v:564.11-564.16|./core/arf.v:564.7-1052.10" *) 32'hxxxxxxxx : _0804_;
  assign _0805_ = settagbusy1 ? (* full_case = 32'd1 *) (* src = "./core/arf.v:833.7-833.18|./core/arf.v:833.3-975.6" *) _0726_ : tag3_2;
  assign _0806_ = prmiss ? (* full_case = 32'd1 *) (* src = "./core/arf.v:645.20-645.26|./core/arf.v:645.16-1052.10" *) 32'hxxxxxxxx : _0805_;
  assign _0807_ = prsuccess ? (* full_case = 32'd1 *) (* src = "./core/arf.v:601.20-601.29|./core/arf.v:601.16-1052.10" *) 32'hxxxxxxxx : _0806_;
  assign _0062_ = reset ? (* full_case = 32'd1 *) (* src = "./core/arf.v:564.11-564.16|./core/arf.v:564.7-1052.10" *) 32'hxxxxxxxx : _0807_;
  assign _0808_ = settagbusy1 ? (* full_case = 32'd1 *) (* src = "./core/arf.v:833.7-833.18|./core/arf.v:833.3-975.6" *) _0725_ : tag3_1;
  assign _0809_ = prmiss ? (* full_case = 32'd1 *) (* src = "./core/arf.v:645.20-645.26|./core/arf.v:645.16-1052.10" *) 32'hxxxxxxxx : _0808_;
  assign _0810_ = prsuccess ? (* full_case = 32'd1 *) (* src = "./core/arf.v:601.20-601.29|./core/arf.v:601.16-1052.10" *) 32'hxxxxxxxx : _0809_;
  assign _0025_ = reset ? (* full_case = 32'd1 *) (* src = "./core/arf.v:564.11-564.16|./core/arf.v:564.7-1052.10" *) 32'hxxxxxxxx : _0810_;
  assign _0811_ = settagbusy1 ? (* full_case = 32'd1 *) (* src = "./core/arf.v:833.7-833.18|./core/arf.v:833.3-975.6" *) _0724_ : tag3_0;
  assign _0812_ = prmiss ? (* full_case = 32'd1 *) (* src = "./core/arf.v:645.20-645.26|./core/arf.v:645.16-1052.10" *) 32'hxxxxxxxx : _0811_;
  assign _0813_ = prsuccess ? (* full_case = 32'd1 *) (* src = "./core/arf.v:601.20-601.29|./core/arf.v:601.16-1052.10" *) 32'hxxxxxxxx : _0812_;
  assign _0114_ = reset ? (* full_case = 32'd1 *) (* src = "./core/arf.v:564.11-564.16|./core/arf.v:564.7-1052.10" *) 32'hxxxxxxxx : _0813_;
  assign _0814_ = settagbusy1 ? (* full_case = 32'd1 *) (* src = "./core/arf.v:833.7-833.18|./core/arf.v:833.3-975.6" *) _0723_ : tag3_master;
  assign _0815_ = prmiss ? (* full_case = 32'd1 *) (* src = "./core/arf.v:645.20-645.26|./core/arf.v:645.16-1052.10" *) 32'hxxxxxxxx : _0814_;
  assign _0816_ = prsuccess ? (* full_case = 32'd1 *) (* src = "./core/arf.v:601.20-601.29|./core/arf.v:601.16-1052.10" *) 32'hxxxxxxxx : _0815_;
  assign _0388_ = reset ? (* full_case = 32'd1 *) (* src = "./core/arf.v:564.11-564.16|./core/arf.v:564.7-1052.10" *) 32'hxxxxxxxx : _0816_;
  assign _0817_ = settagbusy1 ? (* full_case = 32'd1 *) (* src = "./core/arf.v:833.7-833.18|./core/arf.v:833.3-975.6" *) _0722_ : tag2_4;
  assign _0818_ = prmiss ? (* full_case = 32'd1 *) (* src = "./core/arf.v:645.20-645.26|./core/arf.v:645.16-1052.10" *) 32'hxxxxxxxx : _0817_;
  assign _0819_ = prsuccess ? (* full_case = 32'd1 *) (* src = "./core/arf.v:601.20-601.29|./core/arf.v:601.16-1052.10" *) 32'hxxxxxxxx : _0818_;
  assign _0101_ = reset ? (* full_case = 32'd1 *) (* src = "./core/arf.v:564.11-564.16|./core/arf.v:564.7-1052.10" *) 32'hxxxxxxxx : _0819_;
  assign _0820_ = settagbusy1 ? (* full_case = 32'd1 *) (* src = "./core/arf.v:833.7-833.18|./core/arf.v:833.3-975.6" *) _0721_ : tag2_3;
  assign _0821_ = prmiss ? (* full_case = 32'd1 *) (* src = "./core/arf.v:645.20-645.26|./core/arf.v:645.16-1052.10" *) 32'hxxxxxxxx : _0820_;
  assign _0822_ = prsuccess ? (* full_case = 32'd1 *) (* src = "./core/arf.v:601.20-601.29|./core/arf.v:601.16-1052.10" *) 32'hxxxxxxxx : _0821_;
  assign _0086_ = reset ? (* full_case = 32'd1 *) (* src = "./core/arf.v:564.11-564.16|./core/arf.v:564.7-1052.10" *) 32'hxxxxxxxx : _0822_;
  assign _0823_ = settagbusy1 ? (* full_case = 32'd1 *) (* src = "./core/arf.v:833.7-833.18|./core/arf.v:833.3-975.6" *) _0720_ : tag2_2;
  assign _0824_ = prmiss ? (* full_case = 32'd1 *) (* src = "./core/arf.v:645.20-645.26|./core/arf.v:645.16-1052.10" *) 32'hxxxxxxxx : _0823_;
  assign _0825_ = prsuccess ? (* full_case = 32'd1 *) (* src = "./core/arf.v:601.20-601.29|./core/arf.v:601.16-1052.10" *) 32'hxxxxxxxx : _0824_;
  assign _0058_ = reset ? (* full_case = 32'd1 *) (* src = "./core/arf.v:564.11-564.16|./core/arf.v:564.7-1052.10" *) 32'hxxxxxxxx : _0825_;
  assign _0826_ = settagbusy1 ? (* full_case = 32'd1 *) (* src = "./core/arf.v:833.7-833.18|./core/arf.v:833.3-975.6" *) _0719_ : tag2_1;
  assign _0827_ = prmiss ? (* full_case = 32'd1 *) (* src = "./core/arf.v:645.20-645.26|./core/arf.v:645.16-1052.10" *) 32'hxxxxxxxx : _0826_;
  assign _0828_ = prsuccess ? (* full_case = 32'd1 *) (* src = "./core/arf.v:601.20-601.29|./core/arf.v:601.16-1052.10" *) 32'hxxxxxxxx : _0827_;
  assign _0019_ = reset ? (* full_case = 32'd1 *) (* src = "./core/arf.v:564.11-564.16|./core/arf.v:564.7-1052.10" *) 32'hxxxxxxxx : _0828_;
  assign _0829_ = settagbusy1 ? (* full_case = 32'd1 *) (* src = "./core/arf.v:833.7-833.18|./core/arf.v:833.3-975.6" *) _0718_ : tag2_0;
  assign _0830_ = prmiss ? (* full_case = 32'd1 *) (* src = "./core/arf.v:645.20-645.26|./core/arf.v:645.16-1052.10" *) 32'hxxxxxxxx : _0829_;
  assign _0831_ = prsuccess ? (* full_case = 32'd1 *) (* src = "./core/arf.v:601.20-601.29|./core/arf.v:601.16-1052.10" *) 32'hxxxxxxxx : _0830_;
  assign _0112_ = reset ? (* full_case = 32'd1 *) (* src = "./core/arf.v:564.11-564.16|./core/arf.v:564.7-1052.10" *) 32'hxxxxxxxx : _0831_;
  assign _0832_ = settagbusy1 ? (* full_case = 32'd1 *) (* src = "./core/arf.v:833.7-833.18|./core/arf.v:833.3-975.6" *) _0717_ : tag2_master;
  assign _0833_ = prmiss ? (* full_case = 32'd1 *) (* src = "./core/arf.v:645.20-645.26|./core/arf.v:645.16-1052.10" *) 32'hxxxxxxxx : _0832_;
  assign _0834_ = prsuccess ? (* full_case = 32'd1 *) (* src = "./core/arf.v:601.20-601.29|./core/arf.v:601.16-1052.10" *) 32'hxxxxxxxx : _0833_;
  assign _0384_ = reset ? (* full_case = 32'd1 *) (* src = "./core/arf.v:564.11-564.16|./core/arf.v:564.7-1052.10" *) 32'hxxxxxxxx : _0834_;
  assign _0835_ = settagbusy1 ? (* full_case = 32'd1 *) (* src = "./core/arf.v:833.7-833.18|./core/arf.v:833.3-975.6" *) _0716_ : tag1_4;
  assign _0836_ = prmiss ? (* full_case = 32'd1 *) (* src = "./core/arf.v:645.20-645.26|./core/arf.v:645.16-1052.10" *) 32'hxxxxxxxx : _0835_;
  assign _0837_ = prsuccess ? (* full_case = 32'd1 *) (* src = "./core/arf.v:601.20-601.29|./core/arf.v:601.16-1052.10" *) 32'hxxxxxxxx : _0836_;
  assign _0099_ = reset ? (* full_case = 32'd1 *) (* src = "./core/arf.v:564.11-564.16|./core/arf.v:564.7-1052.10" *) 32'hxxxxxxxx : _0837_;
  assign _0838_ = settagbusy1 ? (* full_case = 32'd1 *) (* src = "./core/arf.v:833.7-833.18|./core/arf.v:833.3-975.6" *) _0715_ : tag1_3;
  assign _0839_ = prmiss ? (* full_case = 32'd1 *) (* src = "./core/arf.v:645.20-645.26|./core/arf.v:645.16-1052.10" *) 32'hxxxxxxxx : _0838_;
  assign _0840_ = prsuccess ? (* full_case = 32'd1 *) (* src = "./core/arf.v:601.20-601.29|./core/arf.v:601.16-1052.10" *) 32'hxxxxxxxx : _0839_;
  assign _0083_ = reset ? (* full_case = 32'd1 *) (* src = "./core/arf.v:564.11-564.16|./core/arf.v:564.7-1052.10" *) 32'hxxxxxxxx : _0840_;
  assign _0841_ = settagbusy1 ? (* full_case = 32'd1 *) (* src = "./core/arf.v:833.7-833.18|./core/arf.v:833.3-975.6" *) _0714_ : tag1_2;
  assign _0842_ = prmiss ? (* full_case = 32'd1 *) (* src = "./core/arf.v:645.20-645.26|./core/arf.v:645.16-1052.10" *) 32'hxxxxxxxx : _0841_;
  assign _0843_ = prsuccess ? (* full_case = 32'd1 *) (* src = "./core/arf.v:601.20-601.29|./core/arf.v:601.16-1052.10" *) 32'hxxxxxxxx : _0842_;
  assign _0054_ = reset ? (* full_case = 32'd1 *) (* src = "./core/arf.v:564.11-564.16|./core/arf.v:564.7-1052.10" *) 32'hxxxxxxxx : _0843_;
  assign _0844_ = settagbusy1 ? (* full_case = 32'd1 *) (* src = "./core/arf.v:833.7-833.18|./core/arf.v:833.3-975.6" *) _0713_ : tag1_1;
  assign _0845_ = prmiss ? (* full_case = 32'd1 *) (* src = "./core/arf.v:645.20-645.26|./core/arf.v:645.16-1052.10" *) 32'hxxxxxxxx : _0844_;
  assign _0846_ = prsuccess ? (* full_case = 32'd1 *) (* src = "./core/arf.v:601.20-601.29|./core/arf.v:601.16-1052.10" *) 32'hxxxxxxxx : _0845_;
  assign _0013_ = reset ? (* full_case = 32'd1 *) (* src = "./core/arf.v:564.11-564.16|./core/arf.v:564.7-1052.10" *) 32'hxxxxxxxx : _0846_;
  assign _0847_ = settagbusy1 ? (* full_case = 32'd1 *) (* src = "./core/arf.v:833.7-833.18|./core/arf.v:833.3-975.6" *) _0712_ : tag1_0;
  assign _0848_ = prmiss ? (* full_case = 32'd1 *) (* src = "./core/arf.v:645.20-645.26|./core/arf.v:645.16-1052.10" *) 32'hxxxxxxxx : _0847_;
  assign _0849_ = prsuccess ? (* full_case = 32'd1 *) (* src = "./core/arf.v:601.20-601.29|./core/arf.v:601.16-1052.10" *) 32'hxxxxxxxx : _0848_;
  assign _0110_ = reset ? (* full_case = 32'd1 *) (* src = "./core/arf.v:564.11-564.16|./core/arf.v:564.7-1052.10" *) 32'hxxxxxxxx : _0849_;
  assign _0850_ = settagbusy1 ? (* full_case = 32'd1 *) (* src = "./core/arf.v:833.7-833.18|./core/arf.v:833.3-975.6" *) _0711_ : tag1_master;
  assign _0851_ = prmiss ? (* full_case = 32'd1 *) (* src = "./core/arf.v:645.20-645.26|./core/arf.v:645.16-1052.10" *) 32'hxxxxxxxx : _0850_;
  assign _0852_ = prsuccess ? (* full_case = 32'd1 *) (* src = "./core/arf.v:601.20-601.29|./core/arf.v:601.16-1052.10" *) 32'hxxxxxxxx : _0851_;
  assign _0380_ = reset ? (* full_case = 32'd1 *) (* src = "./core/arf.v:564.11-564.16|./core/arf.v:564.7-1052.10" *) 32'hxxxxxxxx : _0852_;
  assign _0853_ = settagbusy1 ? (* full_case = 32'd1 *) (* src = "./core/arf.v:833.7-833.18|./core/arf.v:833.3-975.6" *) _0710_ : tag0_4;
  assign _0854_ = prmiss ? (* full_case = 32'd1 *) (* src = "./core/arf.v:645.20-645.26|./core/arf.v:645.16-1052.10" *) 32'hxxxxxxxx : _0853_;
  assign _0855_ = prsuccess ? (* full_case = 32'd1 *) (* src = "./core/arf.v:601.20-601.29|./core/arf.v:601.16-1052.10" *) 32'hxxxxxxxx : _0854_;
  assign _0097_ = reset ? (* full_case = 32'd1 *) (* src = "./core/arf.v:564.11-564.16|./core/arf.v:564.7-1052.10" *) 32'hxxxxxxxx : _0855_;
  assign _0856_ = settagbusy1 ? (* full_case = 32'd1 *) (* src = "./core/arf.v:833.7-833.18|./core/arf.v:833.3-975.6" *) _0709_ : tag0_3;
  assign _0857_ = prmiss ? (* full_case = 32'd1 *) (* src = "./core/arf.v:645.20-645.26|./core/arf.v:645.16-1052.10" *) 32'hxxxxxxxx : _0856_;
  assign _0858_ = prsuccess ? (* full_case = 32'd1 *) (* src = "./core/arf.v:601.20-601.29|./core/arf.v:601.16-1052.10" *) 32'hxxxxxxxx : _0857_;
  assign _0080_ = reset ? (* full_case = 32'd1 *) (* src = "./core/arf.v:564.11-564.16|./core/arf.v:564.7-1052.10" *) 32'hxxxxxxxx : _0858_;
  assign _0859_ = settagbusy1 ? (* full_case = 32'd1 *) (* src = "./core/arf.v:833.7-833.18|./core/arf.v:833.3-975.6" *) _0708_ : tag0_2;
  assign _0860_ = prmiss ? (* full_case = 32'd1 *) (* src = "./core/arf.v:645.20-645.26|./core/arf.v:645.16-1052.10" *) 32'hxxxxxxxx : _0859_;
  assign _0861_ = prsuccess ? (* full_case = 32'd1 *) (* src = "./core/arf.v:601.20-601.29|./core/arf.v:601.16-1052.10" *) 32'hxxxxxxxx : _0860_;
  assign _0050_ = reset ? (* full_case = 32'd1 *) (* src = "./core/arf.v:564.11-564.16|./core/arf.v:564.7-1052.10" *) 32'hxxxxxxxx : _0861_;
  assign _0862_ = settagbusy1 ? (* full_case = 32'd1 *) (* src = "./core/arf.v:833.7-833.18|./core/arf.v:833.3-975.6" *) _0707_ : tag0_1;
  assign _0863_ = prmiss ? (* full_case = 32'd1 *) (* src = "./core/arf.v:645.20-645.26|./core/arf.v:645.16-1052.10" *) 32'hxxxxxxxx : _0862_;
  assign _0864_ = prsuccess ? (* full_case = 32'd1 *) (* src = "./core/arf.v:601.20-601.29|./core/arf.v:601.16-1052.10" *) 32'hxxxxxxxx : _0863_;
  assign _0007_ = reset ? (* full_case = 32'd1 *) (* src = "./core/arf.v:564.11-564.16|./core/arf.v:564.7-1052.10" *) 32'hxxxxxxxx : _0864_;
  assign _0865_ = settagbusy1 ? (* full_case = 32'd1 *) (* src = "./core/arf.v:833.7-833.18|./core/arf.v:833.3-975.6" *) _0706_ : tag0_0;
  assign _0866_ = prmiss ? (* full_case = 32'd1 *) (* src = "./core/arf.v:645.20-645.26|./core/arf.v:645.16-1052.10" *) 32'hxxxxxxxx : _0865_;
  assign _0867_ = prsuccess ? (* full_case = 32'd1 *) (* src = "./core/arf.v:601.20-601.29|./core/arf.v:601.16-1052.10" *) 32'hxxxxxxxx : _0866_;
  assign _0108_ = reset ? (* full_case = 32'd1 *) (* src = "./core/arf.v:564.11-564.16|./core/arf.v:564.7-1052.10" *) 32'hxxxxxxxx : _0867_;
  assign _0868_ = settagbusy1 ? (* full_case = 32'd1 *) (* src = "./core/arf.v:833.7-833.18|./core/arf.v:833.3-975.6" *) _0705_ : tag0_master;
  assign _0869_ = prmiss ? (* full_case = 32'd1 *) (* src = "./core/arf.v:645.20-645.26|./core/arf.v:645.16-1052.10" *) 32'hxxxxxxxx : _0868_;
  assign _0870_ = prsuccess ? (* full_case = 32'd1 *) (* src = "./core/arf.v:601.20-601.29|./core/arf.v:601.16-1052.10" *) 32'hxxxxxxxx : _0869_;
  assign _0376_ = reset ? (* full_case = 32'd1 *) (* src = "./core/arf.v:564.11-564.16|./core/arf.v:564.7-1052.10" *) 32'hxxxxxxxx : _0870_;
  assign _0038_ = \__MUX_procmux11502__WIRE_eq/core/arfv4564771_Y  ? (* full_case = 32'd1 *) (* src = "./core/arf.v:794.16-794.33|./core/arf.v:794.12-831.6" *) tag5_0 : 32'hxxxxxxxx;
  assign _0032_ = \__MUX_procmux11502__WIRE_eq/core/arfv4564771_Y  ? (* full_case = 32'd1 *) (* src = "./core/arf.v:794.16-794.33|./core/arf.v:794.12-831.6" *) tag4_0 : 32'hxxxxxxxx;
  assign _0026_ = \__MUX_procmux11502__WIRE_eq/core/arfv4564771_Y  ? (* full_case = 32'd1 *) (* src = "./core/arf.v:794.16-794.33|./core/arf.v:794.12-831.6" *) tag3_0 : 32'hxxxxxxxx;
  assign _0020_ = \__MUX_procmux11502__WIRE_eq/core/arfv4564771_Y  ? (* full_case = 32'd1 *) (* src = "./core/arf.v:794.16-794.33|./core/arf.v:794.12-831.6" *) tag2_0 : 32'hxxxxxxxx;
  assign _0014_ = \__MUX_procmux11502__WIRE_eq/core/arfv4564771_Y  ? (* full_case = 32'd1 *) (* src = "./core/arf.v:794.16-794.33|./core/arf.v:794.12-831.6" *) tag1_0 : 32'hxxxxxxxx;
  assign _0008_ = \__MUX_procmux11502__WIRE_eq/core/arfv4564771_Y  ? (* full_case = 32'd1 *) (* src = "./core/arf.v:794.16-794.33|./core/arf.v:794.12-831.6" *) tag0_0 : 32'hxxxxxxxx;
  assign _0039_ = \__MUX_procmux12360__WIRE_eq/core/arfv4554768_Y  ? (* full_case = 32'd1 *) (* src = "./core/arf.v:757.16-757.33|./core/arf.v:757.12-831.6" *) tag5_4 : _0038_;
  assign _0033_ = \__MUX_procmux12360__WIRE_eq/core/arfv4554768_Y  ? (* full_case = 32'd1 *) (* src = "./core/arf.v:757.16-757.33|./core/arf.v:757.12-831.6" *) tag4_4 : _0032_;
  assign _0027_ = \__MUX_procmux12360__WIRE_eq/core/arfv4554768_Y  ? (* full_case = 32'd1 *) (* src = "./core/arf.v:757.16-757.33|./core/arf.v:757.12-831.6" *) tag3_4 : _0026_;
  assign _0021_ = \__MUX_procmux12360__WIRE_eq/core/arfv4554768_Y  ? (* full_case = 32'd1 *) (* src = "./core/arf.v:757.16-757.33|./core/arf.v:757.12-831.6" *) tag2_4 : _0020_;
  assign _0015_ = \__MUX_procmux12360__WIRE_eq/core/arfv4554768_Y  ? (* full_case = 32'd1 *) (* src = "./core/arf.v:757.16-757.33|./core/arf.v:757.12-831.6" *) tag1_4 : _0014_;
  assign _0009_ = \__MUX_procmux12360__WIRE_eq/core/arfv4554768_Y  ? (* full_case = 32'd1 *) (* src = "./core/arf.v:757.16-757.33|./core/arf.v:757.12-831.6" *) tag0_4 : _0008_;
  assign _0071_ = \__MUX_procmux12360__WIRE_eq/core/arfv4554768_Y  ? (* full_case = 32'd1 *) (* src = "./core/arf.v:757.16-757.33|./core/arf.v:757.12-831.6" *) 32'hxxxxxxxx : _0038_;
  assign _0067_ = \__MUX_procmux12360__WIRE_eq/core/arfv4554768_Y  ? (* full_case = 32'd1 *) (* src = "./core/arf.v:757.16-757.33|./core/arf.v:757.12-831.6" *) 32'hxxxxxxxx : _0032_;
  assign _0063_ = \__MUX_procmux12360__WIRE_eq/core/arfv4554768_Y  ? (* full_case = 32'd1 *) (* src = "./core/arf.v:757.16-757.33|./core/arf.v:757.12-831.6" *) 32'hxxxxxxxx : _0026_;
  assign _0059_ = \__MUX_procmux12360__WIRE_eq/core/arfv4554768_Y  ? (* full_case = 32'd1 *) (* src = "./core/arf.v:757.16-757.33|./core/arf.v:757.12-831.6" *) 32'hxxxxxxxx : _0020_;
  assign _0055_ = \__MUX_procmux12360__WIRE_eq/core/arfv4554768_Y  ? (* full_case = 32'd1 *) (* src = "./core/arf.v:757.16-757.33|./core/arf.v:757.12-831.6" *) 32'hxxxxxxxx : _0014_;
  assign _0051_ = \__MUX_procmux12360__WIRE_eq/core/arfv4554768_Y  ? (* full_case = 32'd1 *) (* src = "./core/arf.v:757.16-757.33|./core/arf.v:757.12-831.6" *) 32'hxxxxxxxx : _0008_;
  assign _0093_ = \__MUX_procmux12360__WIRE_eq/core/arfv4554768_Y  ? (* full_case = 32'd1 *) (* src = "./core/arf.v:757.16-757.33|./core/arf.v:757.12-831.6" *) tag5_4 : 32'hxxxxxxxx;
  assign _0090_ = \__MUX_procmux12360__WIRE_eq/core/arfv4554768_Y  ? (* full_case = 32'd1 *) (* src = "./core/arf.v:757.16-757.33|./core/arf.v:757.12-831.6" *) tag4_4 : 32'hxxxxxxxx;
  assign _0087_ = \__MUX_procmux12360__WIRE_eq/core/arfv4554768_Y  ? (* full_case = 32'd1 *) (* src = "./core/arf.v:757.16-757.33|./core/arf.v:757.12-831.6" *) tag3_4 : 32'hxxxxxxxx;
  assign _0084_ = \__MUX_procmux12360__WIRE_eq/core/arfv4554768_Y  ? (* full_case = 32'd1 *) (* src = "./core/arf.v:757.16-757.33|./core/arf.v:757.12-831.6" *) tag2_4 : 32'hxxxxxxxx;
  assign _0081_ = \__MUX_procmux12360__WIRE_eq/core/arfv4554768_Y  ? (* full_case = 32'd1 *) (* src = "./core/arf.v:757.16-757.33|./core/arf.v:757.12-831.6" *) tag1_4 : 32'hxxxxxxxx;
  assign _0078_ = \__MUX_procmux12360__WIRE_eq/core/arfv4554768_Y  ? (* full_case = 32'd1 *) (* src = "./core/arf.v:757.16-757.33|./core/arf.v:757.12-831.6" *) tag0_4 : 32'hxxxxxxxx;
  assign _0320_ = \__MUX_procmux13116__WIRE_eq/core/arfv4544765_Y  ? (* full_case = 32'd1 *) (* src = "./core/arf.v:720.16-720.33|./core/arf.v:720.12-831.6" *) tag5_3 : _0039_;
  assign _0315_ = \__MUX_procmux13116__WIRE_eq/core/arfv4544765_Y  ? (* full_case = 32'd1 *) (* src = "./core/arf.v:720.16-720.33|./core/arf.v:720.12-831.6" *) tag4_3 : _0033_;
  assign _0310_ = \__MUX_procmux13116__WIRE_eq/core/arfv4544765_Y  ? (* full_case = 32'd1 *) (* src = "./core/arf.v:720.16-720.33|./core/arf.v:720.12-831.6" *) tag3_3 : _0027_;
  assign _0305_ = \__MUX_procmux13116__WIRE_eq/core/arfv4544765_Y  ? (* full_case = 32'd1 *) (* src = "./core/arf.v:720.16-720.33|./core/arf.v:720.12-831.6" *) tag2_3 : _0021_;
  assign _0300_ = \__MUX_procmux13116__WIRE_eq/core/arfv4544765_Y  ? (* full_case = 32'd1 *) (* src = "./core/arf.v:720.16-720.33|./core/arf.v:720.12-831.6" *) tag1_3 : _0015_;
  assign _0295_ = \__MUX_procmux13116__WIRE_eq/core/arfv4544765_Y  ? (* full_case = 32'd1 *) (* src = "./core/arf.v:720.16-720.33|./core/arf.v:720.12-831.6" *) tag0_3 : _0009_;
  assign _0040_ = \__MUX_procmux13116__WIRE_eq/core/arfv4544765_Y  ? (* full_case = 32'd1 *) (* src = "./core/arf.v:720.16-720.33|./core/arf.v:720.12-831.6" *) tag5_3 : _0071_;
  assign _0034_ = \__MUX_procmux13116__WIRE_eq/core/arfv4544765_Y  ? (* full_case = 32'd1 *) (* src = "./core/arf.v:720.16-720.33|./core/arf.v:720.12-831.6" *) tag4_3 : _0067_;
  assign _0028_ = \__MUX_procmux13116__WIRE_eq/core/arfv4544765_Y  ? (* full_case = 32'd1 *) (* src = "./core/arf.v:720.16-720.33|./core/arf.v:720.12-831.6" *) tag3_3 : _0063_;
  assign _0022_ = \__MUX_procmux13116__WIRE_eq/core/arfv4544765_Y  ? (* full_case = 32'd1 *) (* src = "./core/arf.v:720.16-720.33|./core/arf.v:720.12-831.6" *) tag2_3 : _0059_;
  assign _0016_ = \__MUX_procmux13116__WIRE_eq/core/arfv4544765_Y  ? (* full_case = 32'd1 *) (* src = "./core/arf.v:720.16-720.33|./core/arf.v:720.12-831.6" *) tag1_3 : _0055_;
  assign _0010_ = \__MUX_procmux13116__WIRE_eq/core/arfv4544765_Y  ? (* full_case = 32'd1 *) (* src = "./core/arf.v:720.16-720.33|./core/arf.v:720.12-831.6" *) tag0_3 : _0051_;
  assign _0394_ = \__MUX_procmux13116__WIRE_eq/core/arfv4544765_Y  ? (* full_case = 32'd1 *) (* src = "./core/arf.v:720.16-720.33|./core/arf.v:720.12-831.6" *) 32'hxxxxxxxx : _0039_;
  assign _0390_ = \__MUX_procmux13116__WIRE_eq/core/arfv4544765_Y  ? (* full_case = 32'd1 *) (* src = "./core/arf.v:720.16-720.33|./core/arf.v:720.12-831.6" *) 32'hxxxxxxxx : _0033_;
  assign _0386_ = \__MUX_procmux13116__WIRE_eq/core/arfv4544765_Y  ? (* full_case = 32'd1 *) (* src = "./core/arf.v:720.16-720.33|./core/arf.v:720.12-831.6" *) 32'hxxxxxxxx : _0027_;
  assign _0382_ = \__MUX_procmux13116__WIRE_eq/core/arfv4544765_Y  ? (* full_case = 32'd1 *) (* src = "./core/arf.v:720.16-720.33|./core/arf.v:720.12-831.6" *) 32'hxxxxxxxx : _0021_;
  assign _0378_ = \__MUX_procmux13116__WIRE_eq/core/arfv4544765_Y  ? (* full_case = 32'd1 *) (* src = "./core/arf.v:720.16-720.33|./core/arf.v:720.12-831.6" *) 32'hxxxxxxxx : _0015_;
  assign _0374_ = \__MUX_procmux13116__WIRE_eq/core/arfv4544765_Y  ? (* full_case = 32'd1 *) (* src = "./core/arf.v:720.16-720.33|./core/arf.v:720.12-831.6" *) 32'hxxxxxxxx : _0009_;
  assign _0068_ = \__MUX_procmux13116__WIRE_eq/core/arfv4544765_Y  ? (* full_case = 32'd1 *) (* src = "./core/arf.v:720.16-720.33|./core/arf.v:720.12-831.6" *) tag5_3 : _0093_;
  assign _0064_ = \__MUX_procmux13116__WIRE_eq/core/arfv4544765_Y  ? (* full_case = 32'd1 *) (* src = "./core/arf.v:720.16-720.33|./core/arf.v:720.12-831.6" *) tag4_3 : _0090_;
  assign _0060_ = \__MUX_procmux13116__WIRE_eq/core/arfv4544765_Y  ? (* full_case = 32'd1 *) (* src = "./core/arf.v:720.16-720.33|./core/arf.v:720.12-831.6" *) tag3_3 : _0087_;
  assign _0056_ = \__MUX_procmux13116__WIRE_eq/core/arfv4544765_Y  ? (* full_case = 32'd1 *) (* src = "./core/arf.v:720.16-720.33|./core/arf.v:720.12-831.6" *) tag2_3 : _0084_;
  assign _0052_ = \__MUX_procmux13116__WIRE_eq/core/arfv4544765_Y  ? (* full_case = 32'd1 *) (* src = "./core/arf.v:720.16-720.33|./core/arf.v:720.12-831.6" *) tag1_3 : _0081_;
  assign _0048_ = \__MUX_procmux13116__WIRE_eq/core/arfv4544765_Y  ? (* full_case = 32'd1 *) (* src = "./core/arf.v:720.16-720.33|./core/arf.v:720.12-831.6" *) tag0_3 : _0078_;
  assign _0286_ = \__MUX_procmux13764__WIRE_eq/core/arfv4534762_Y  ? (* full_case = 32'd1 *) (* src = "./core/arf.v:683.16-683.33|./core/arf.v:683.12-831.6" *) tag5_2 : _0320_;
  assign _0280_ = \__MUX_procmux13764__WIRE_eq/core/arfv4534762_Y  ? (* full_case = 32'd1 *) (* src = "./core/arf.v:683.16-683.33|./core/arf.v:683.12-831.6" *) tag4_2 : _0315_;
  assign _0274_ = \__MUX_procmux13764__WIRE_eq/core/arfv4534762_Y  ? (* full_case = 32'd1 *) (* src = "./core/arf.v:683.16-683.33|./core/arf.v:683.12-831.6" *) tag3_2 : _0310_;
  assign _0268_ = \__MUX_procmux13764__WIRE_eq/core/arfv4534762_Y  ? (* full_case = 32'd1 *) (* src = "./core/arf.v:683.16-683.33|./core/arf.v:683.12-831.6" *) tag2_2 : _0305_;
  assign _0262_ = \__MUX_procmux13764__WIRE_eq/core/arfv4534762_Y  ? (* full_case = 32'd1 *) (* src = "./core/arf.v:683.16-683.33|./core/arf.v:683.12-831.6" *) tag1_2 : _0300_;
  assign _0256_ = \__MUX_procmux13764__WIRE_eq/core/arfv4534762_Y  ? (* full_case = 32'd1 *) (* src = "./core/arf.v:683.16-683.33|./core/arf.v:683.12-831.6" *) tag0_2 : _0295_;
  assign _0395_ = \__MUX_procmux13764__WIRE_eq/core/arfv4534762_Y  ? (* full_case = 32'd1 *) (* src = "./core/arf.v:683.16-683.33|./core/arf.v:683.12-831.6" *) tag5_2 : _0040_;
  assign _0391_ = \__MUX_procmux13764__WIRE_eq/core/arfv4534762_Y  ? (* full_case = 32'd1 *) (* src = "./core/arf.v:683.16-683.33|./core/arf.v:683.12-831.6" *) tag4_2 : _0034_;
  assign _0387_ = \__MUX_procmux13764__WIRE_eq/core/arfv4534762_Y  ? (* full_case = 32'd1 *) (* src = "./core/arf.v:683.16-683.33|./core/arf.v:683.12-831.6" *) tag3_2 : _0028_;
  assign _0383_ = \__MUX_procmux13764__WIRE_eq/core/arfv4534762_Y  ? (* full_case = 32'd1 *) (* src = "./core/arf.v:683.16-683.33|./core/arf.v:683.12-831.6" *) tag2_2 : _0022_;
  assign _0379_ = \__MUX_procmux13764__WIRE_eq/core/arfv4534762_Y  ? (* full_case = 32'd1 *) (* src = "./core/arf.v:683.16-683.33|./core/arf.v:683.12-831.6" *) tag1_2 : _0016_;
  assign _0375_ = \__MUX_procmux13764__WIRE_eq/core/arfv4534762_Y  ? (* full_case = 32'd1 *) (* src = "./core/arf.v:683.16-683.33|./core/arf.v:683.12-831.6" *) tag0_2 : _0010_;
  assign _0365_ = \__MUX_procmux13764__WIRE_eq/core/arfv4534762_Y  ? (* full_case = 32'd1 *) (* src = "./core/arf.v:683.16-683.33|./core/arf.v:683.12-831.6" *) tag5_2 : _0394_;
  assign _0362_ = \__MUX_procmux13764__WIRE_eq/core/arfv4534762_Y  ? (* full_case = 32'd1 *) (* src = "./core/arf.v:683.16-683.33|./core/arf.v:683.12-831.6" *) tag4_2 : _0390_;
  assign _0359_ = \__MUX_procmux13764__WIRE_eq/core/arfv4534762_Y  ? (* full_case = 32'd1 *) (* src = "./core/arf.v:683.16-683.33|./core/arf.v:683.12-831.6" *) tag3_2 : _0386_;
  assign _0356_ = \__MUX_procmux13764__WIRE_eq/core/arfv4534762_Y  ? (* full_case = 32'd1 *) (* src = "./core/arf.v:683.16-683.33|./core/arf.v:683.12-831.6" *) tag2_2 : _0382_;
  assign _0353_ = \__MUX_procmux13764__WIRE_eq/core/arfv4534762_Y  ? (* full_case = 32'd1 *) (* src = "./core/arf.v:683.16-683.33|./core/arf.v:683.12-831.6" *) tag1_2 : _0378_;
  assign _0350_ = \__MUX_procmux13764__WIRE_eq/core/arfv4534762_Y  ? (* full_case = 32'd1 *) (* src = "./core/arf.v:683.16-683.33|./core/arf.v:683.12-831.6" *) tag0_2 : _0374_;
  assign _0345_ = \__MUX_procmux13764__WIRE_eq/core/arfv4534762_Y  ? (* full_case = 32'd1 *) (* src = "./core/arf.v:683.16-683.33|./core/arf.v:683.12-831.6" *) 32'hxxxxxxxx : _0320_;
  assign _0341_ = \__MUX_procmux13764__WIRE_eq/core/arfv4534762_Y  ? (* full_case = 32'd1 *) (* src = "./core/arf.v:683.16-683.33|./core/arf.v:683.12-831.6" *) 32'hxxxxxxxx : _0315_;
  assign _0337_ = \__MUX_procmux13764__WIRE_eq/core/arfv4534762_Y  ? (* full_case = 32'd1 *) (* src = "./core/arf.v:683.16-683.33|./core/arf.v:683.12-831.6" *) 32'hxxxxxxxx : _0310_;
  assign _0333_ = \__MUX_procmux13764__WIRE_eq/core/arfv4534762_Y  ? (* full_case = 32'd1 *) (* src = "./core/arf.v:683.16-683.33|./core/arf.v:683.12-831.6" *) 32'hxxxxxxxx : _0305_;
  assign _0329_ = \__MUX_procmux13764__WIRE_eq/core/arfv4534762_Y  ? (* full_case = 32'd1 *) (* src = "./core/arf.v:683.16-683.33|./core/arf.v:683.12-831.6" *) 32'hxxxxxxxx : _0300_;
  assign _0325_ = \__MUX_procmux13764__WIRE_eq/core/arfv4534762_Y  ? (* full_case = 32'd1 *) (* src = "./core/arf.v:683.16-683.33|./core/arf.v:683.12-831.6" *) 32'hxxxxxxxx : _0295_;
  assign _0036_ = \__MUX_procmux13764__WIRE_eq/core/arfv4534762_Y  ? (* full_case = 32'd1 *) (* src = "./core/arf.v:683.16-683.33|./core/arf.v:683.12-831.6" *) tag5_2 : _0068_;
  assign _0030_ = \__MUX_procmux13764__WIRE_eq/core/arfv4534762_Y  ? (* full_case = 32'd1 *) (* src = "./core/arf.v:683.16-683.33|./core/arf.v:683.12-831.6" *) tag4_2 : _0064_;
  assign _0024_ = \__MUX_procmux13764__WIRE_eq/core/arfv4534762_Y  ? (* full_case = 32'd1 *) (* src = "./core/arf.v:683.16-683.33|./core/arf.v:683.12-831.6" *) tag3_2 : _0060_;
  assign _0018_ = \__MUX_procmux13764__WIRE_eq/core/arfv4534762_Y  ? (* full_case = 32'd1 *) (* src = "./core/arf.v:683.16-683.33|./core/arf.v:683.12-831.6" *) tag2_2 : _0056_;
  assign _0012_ = \__MUX_procmux13764__WIRE_eq/core/arfv4534762_Y  ? (* full_case = 32'd1 *) (* src = "./core/arf.v:683.16-683.33|./core/arf.v:683.12-831.6" *) tag1_2 : _0052_;
  assign _0006_ = \__MUX_procmux13764__WIRE_eq/core/arfv4534762_Y  ? (* full_case = 32'd1 *) (* src = "./core/arf.v:683.16-683.33|./core/arf.v:683.12-831.6" *) tag0_2 : _0048_;
  assign _0245_ = \__MUX_procmux14304__WIRE_eq/core/arfv4524759_Y  ? (* full_case = 32'd1 *) (* src = "./core/arf.v:646.7-646.24|./core/arf.v:646.3-831.6" *) tag5_1 : _0286_;
  assign _0239_ = \__MUX_procmux14304__WIRE_eq/core/arfv4524759_Y  ? (* full_case = 32'd1 *) (* src = "./core/arf.v:646.7-646.24|./core/arf.v:646.3-831.6" *) tag4_1 : _0280_;
  assign _0233_ = \__MUX_procmux14304__WIRE_eq/core/arfv4524759_Y  ? (* full_case = 32'd1 *) (* src = "./core/arf.v:646.7-646.24|./core/arf.v:646.3-831.6" *) tag3_1 : _0274_;
  assign _0227_ = \__MUX_procmux14304__WIRE_eq/core/arfv4524759_Y  ? (* full_case = 32'd1 *) (* src = "./core/arf.v:646.7-646.24|./core/arf.v:646.3-831.6" *) tag2_1 : _0268_;
  assign _0221_ = \__MUX_procmux14304__WIRE_eq/core/arfv4524759_Y  ? (* full_case = 32'd1 *) (* src = "./core/arf.v:646.7-646.24|./core/arf.v:646.3-831.6" *) tag1_1 : _0262_;
  assign _0215_ = \__MUX_procmux14304__WIRE_eq/core/arfv4524759_Y  ? (* full_case = 32'd1 *) (* src = "./core/arf.v:646.7-646.24|./core/arf.v:646.3-831.6" *) tag0_1 : _0256_;
  assign _0366_ = \__MUX_procmux14304__WIRE_eq/core/arfv4524759_Y  ? (* full_case = 32'd1 *) (* src = "./core/arf.v:646.7-646.24|./core/arf.v:646.3-831.6" *) tag5_1 : _0395_;
  assign _0363_ = \__MUX_procmux14304__WIRE_eq/core/arfv4524759_Y  ? (* full_case = 32'd1 *) (* src = "./core/arf.v:646.7-646.24|./core/arf.v:646.3-831.6" *) tag4_1 : _0391_;
  assign _0360_ = \__MUX_procmux14304__WIRE_eq/core/arfv4524759_Y  ? (* full_case = 32'd1 *) (* src = "./core/arf.v:646.7-646.24|./core/arf.v:646.3-831.6" *) tag3_1 : _0387_;
  assign _0357_ = \__MUX_procmux14304__WIRE_eq/core/arfv4524759_Y  ? (* full_case = 32'd1 *) (* src = "./core/arf.v:646.7-646.24|./core/arf.v:646.3-831.6" *) tag2_1 : _0383_;
  assign _0354_ = \__MUX_procmux14304__WIRE_eq/core/arfv4524759_Y  ? (* full_case = 32'd1 *) (* src = "./core/arf.v:646.7-646.24|./core/arf.v:646.3-831.6" *) tag1_1 : _0379_;
  assign _0351_ = \__MUX_procmux14304__WIRE_eq/core/arfv4524759_Y  ? (* full_case = 32'd1 *) (* src = "./core/arf.v:646.7-646.24|./core/arf.v:646.3-831.6" *) tag0_1 : _0375_;
  assign _0346_ = \__MUX_procmux14304__WIRE_eq/core/arfv4524759_Y  ? (* full_case = 32'd1 *) (* src = "./core/arf.v:646.7-646.24|./core/arf.v:646.3-831.6" *) tag5_1 : _0365_;
  assign _0342_ = \__MUX_procmux14304__WIRE_eq/core/arfv4524759_Y  ? (* full_case = 32'd1 *) (* src = "./core/arf.v:646.7-646.24|./core/arf.v:646.3-831.6" *) tag4_1 : _0362_;
  assign _0338_ = \__MUX_procmux14304__WIRE_eq/core/arfv4524759_Y  ? (* full_case = 32'd1 *) (* src = "./core/arf.v:646.7-646.24|./core/arf.v:646.3-831.6" *) tag3_1 : _0359_;
  assign _0334_ = \__MUX_procmux14304__WIRE_eq/core/arfv4524759_Y  ? (* full_case = 32'd1 *) (* src = "./core/arf.v:646.7-646.24|./core/arf.v:646.3-831.6" *) tag2_1 : _0356_;
  assign _0330_ = \__MUX_procmux14304__WIRE_eq/core/arfv4524759_Y  ? (* full_case = 32'd1 *) (* src = "./core/arf.v:646.7-646.24|./core/arf.v:646.3-831.6" *) tag1_1 : _0353_;
  assign _0326_ = \__MUX_procmux14304__WIRE_eq/core/arfv4524759_Y  ? (* full_case = 32'd1 *) (* src = "./core/arf.v:646.7-646.24|./core/arf.v:646.3-831.6" *) tag0_1 : _0350_;
  assign _0317_ = \__MUX_procmux14304__WIRE_eq/core/arfv4524759_Y  ? (* full_case = 32'd1 *) (* src = "./core/arf.v:646.7-646.24|./core/arf.v:646.3-831.6" *) tag5_1 : _0345_;
  assign _0312_ = \__MUX_procmux14304__WIRE_eq/core/arfv4524759_Y  ? (* full_case = 32'd1 *) (* src = "./core/arf.v:646.7-646.24|./core/arf.v:646.3-831.6" *) tag4_1 : _0341_;
  assign _0307_ = \__MUX_procmux14304__WIRE_eq/core/arfv4524759_Y  ? (* full_case = 32'd1 *) (* src = "./core/arf.v:646.7-646.24|./core/arf.v:646.3-831.6" *) tag3_1 : _0337_;
  assign _0302_ = \__MUX_procmux14304__WIRE_eq/core/arfv4524759_Y  ? (* full_case = 32'd1 *) (* src = "./core/arf.v:646.7-646.24|./core/arf.v:646.3-831.6" *) tag2_1 : _0333_;
  assign _0297_ = \__MUX_procmux14304__WIRE_eq/core/arfv4524759_Y  ? (* full_case = 32'd1 *) (* src = "./core/arf.v:646.7-646.24|./core/arf.v:646.3-831.6" *) tag1_1 : _0329_;
  assign _0292_ = \__MUX_procmux14304__WIRE_eq/core/arfv4524759_Y  ? (* full_case = 32'd1 *) (* src = "./core/arf.v:646.7-646.24|./core/arf.v:646.3-831.6" *) tag0_1 : _0325_;
  assign _0282_ = \__MUX_procmux14304__WIRE_eq/core/arfv4524759_Y  ? (* full_case = 32'd1 *) (* src = "./core/arf.v:646.7-646.24|./core/arf.v:646.3-831.6" *) 32'hxxxxxxxx : _0286_;
  assign _0276_ = \__MUX_procmux14304__WIRE_eq/core/arfv4524759_Y  ? (* full_case = 32'd1 *) (* src = "./core/arf.v:646.7-646.24|./core/arf.v:646.3-831.6" *) 32'hxxxxxxxx : _0280_;
  assign _0270_ = \__MUX_procmux14304__WIRE_eq/core/arfv4524759_Y  ? (* full_case = 32'd1 *) (* src = "./core/arf.v:646.7-646.24|./core/arf.v:646.3-831.6" *) 32'hxxxxxxxx : _0274_;
  assign _0264_ = \__MUX_procmux14304__WIRE_eq/core/arfv4524759_Y  ? (* full_case = 32'd1 *) (* src = "./core/arf.v:646.7-646.24|./core/arf.v:646.3-831.6" *) 32'hxxxxxxxx : _0268_;
  assign _0258_ = \__MUX_procmux14304__WIRE_eq/core/arfv4524759_Y  ? (* full_case = 32'd1 *) (* src = "./core/arf.v:646.7-646.24|./core/arf.v:646.3-831.6" *) 32'hxxxxxxxx : _0262_;
  assign _0252_ = \__MUX_procmux14304__WIRE_eq/core/arfv4524759_Y  ? (* full_case = 32'd1 *) (* src = "./core/arf.v:646.7-646.24|./core/arf.v:646.3-831.6" *) 32'hxxxxxxxx : _0256_;
  assign _0393_ = \__MUX_procmux14304__WIRE_eq/core/arfv4524759_Y  ? (* full_case = 32'd1 *) (* src = "./core/arf.v:646.7-646.24|./core/arf.v:646.3-831.6" *) tag5_1 : _0036_;
  assign _0389_ = \__MUX_procmux14304__WIRE_eq/core/arfv4524759_Y  ? (* full_case = 32'd1 *) (* src = "./core/arf.v:646.7-646.24|./core/arf.v:646.3-831.6" *) tag4_1 : _0030_;
  assign _0385_ = \__MUX_procmux14304__WIRE_eq/core/arfv4524759_Y  ? (* full_case = 32'd1 *) (* src = "./core/arf.v:646.7-646.24|./core/arf.v:646.3-831.6" *) tag3_1 : _0024_;
  assign _0381_ = \__MUX_procmux14304__WIRE_eq/core/arfv4524759_Y  ? (* full_case = 32'd1 *) (* src = "./core/arf.v:646.7-646.24|./core/arf.v:646.3-831.6" *) tag2_1 : _0018_;
  assign _0377_ = \__MUX_procmux14304__WIRE_eq/core/arfv4524759_Y  ? (* full_case = 32'd1 *) (* src = "./core/arf.v:646.7-646.24|./core/arf.v:646.3-831.6" *) tag1_1 : _0012_;
  assign _0373_ = \__MUX_procmux14304__WIRE_eq/core/arfv4524759_Y  ? (* full_case = 32'd1 *) (* src = "./core/arf.v:646.7-646.24|./core/arf.v:646.3-831.6" *) tag0_1 : _0006_;
  assign _0347_ = prmiss ? (* full_case = 32'd1 *) (* src = "./core/arf.v:645.20-645.26|./core/arf.v:645.16-1052.10" *) _0366_ : _0119_;
  assign _0318_ = prmiss ? (* full_case = 32'd1 *) (* src = "./core/arf.v:645.20-645.26|./core/arf.v:645.16-1052.10" *) _0346_ : _0106_;
  assign _0283_ = prmiss ? (* full_case = 32'd1 *) (* src = "./core/arf.v:645.20-645.26|./core/arf.v:645.16-1052.10" *) _0317_ : _0094_;
  assign _0241_ = prmiss ? (* full_case = 32'd1 *) (* src = "./core/arf.v:645.20-645.26|./core/arf.v:645.16-1052.10" *) _0282_ : _0069_;
  assign _0364_ = prmiss ? (* full_case = 32'd1 *) (* src = "./core/arf.v:645.20-645.26|./core/arf.v:645.16-1052.10" *) _0393_ : _0125_;
  assign _0203_ = prmiss ? (* full_case = 32'd1 *) (* src = "./core/arf.v:645.20-645.26|./core/arf.v:645.16-1052.10" *) _0245_ : _0041_;
  assign _0343_ = prmiss ? (* full_case = 32'd1 *) (* src = "./core/arf.v:645.20-645.26|./core/arf.v:645.16-1052.10" *) _0363_ : _0117_;
  assign _0313_ = prmiss ? (* full_case = 32'd1 *) (* src = "./core/arf.v:645.20-645.26|./core/arf.v:645.16-1052.10" *) _0342_ : _0104_;
  assign _0277_ = prmiss ? (* full_case = 32'd1 *) (* src = "./core/arf.v:645.20-645.26|./core/arf.v:645.16-1052.10" *) _0312_ : _0091_;
  assign _0235_ = prmiss ? (* full_case = 32'd1 *) (* src = "./core/arf.v:645.20-645.26|./core/arf.v:645.16-1052.10" *) _0276_ : _0065_;
  assign _0361_ = prmiss ? (* full_case = 32'd1 *) (* src = "./core/arf.v:645.20-645.26|./core/arf.v:645.16-1052.10" *) _0389_ : _0124_;
  assign _0197_ = prmiss ? (* full_case = 32'd1 *) (* src = "./core/arf.v:645.20-645.26|./core/arf.v:645.16-1052.10" *) _0239_ : _0035_;
  assign _0339_ = prmiss ? (* full_case = 32'd1 *) (* src = "./core/arf.v:645.20-645.26|./core/arf.v:645.16-1052.10" *) _0360_ : _0115_;
  assign _0308_ = prmiss ? (* full_case = 32'd1 *) (* src = "./core/arf.v:645.20-645.26|./core/arf.v:645.16-1052.10" *) _0338_ : _0102_;
  assign _0271_ = prmiss ? (* full_case = 32'd1 *) (* src = "./core/arf.v:645.20-645.26|./core/arf.v:645.16-1052.10" *) _0307_ : _0088_;
  assign _0229_ = prmiss ? (* full_case = 32'd1 *) (* src = "./core/arf.v:645.20-645.26|./core/arf.v:645.16-1052.10" *) _0270_ : _0061_;
  assign _0358_ = prmiss ? (* full_case = 32'd1 *) (* src = "./core/arf.v:645.20-645.26|./core/arf.v:645.16-1052.10" *) _0385_ : _0123_;
  assign _0191_ = prmiss ? (* full_case = 32'd1 *) (* src = "./core/arf.v:645.20-645.26|./core/arf.v:645.16-1052.10" *) _0233_ : _0029_;
  assign _0335_ = prmiss ? (* full_case = 32'd1 *) (* src = "./core/arf.v:645.20-645.26|./core/arf.v:645.16-1052.10" *) _0357_ : _0113_;
  assign _0303_ = prmiss ? (* full_case = 32'd1 *) (* src = "./core/arf.v:645.20-645.26|./core/arf.v:645.16-1052.10" *) _0334_ : _0100_;
  assign _0265_ = prmiss ? (* full_case = 32'd1 *) (* src = "./core/arf.v:645.20-645.26|./core/arf.v:645.16-1052.10" *) _0302_ : _0085_;
  assign _0223_ = prmiss ? (* full_case = 32'd1 *) (* src = "./core/arf.v:645.20-645.26|./core/arf.v:645.16-1052.10" *) _0264_ : _0057_;
  assign _0355_ = prmiss ? (* full_case = 32'd1 *) (* src = "./core/arf.v:645.20-645.26|./core/arf.v:645.16-1052.10" *) _0381_ : _0122_;
  assign _0185_ = prmiss ? (* full_case = 32'd1 *) (* src = "./core/arf.v:645.20-645.26|./core/arf.v:645.16-1052.10" *) _0227_ : _0023_;
  assign _0331_ = prmiss ? (* full_case = 32'd1 *) (* src = "./core/arf.v:645.20-645.26|./core/arf.v:645.16-1052.10" *) _0354_ : _0111_;
  assign _0298_ = prmiss ? (* full_case = 32'd1 *) (* src = "./core/arf.v:645.20-645.26|./core/arf.v:645.16-1052.10" *) _0330_ : _0098_;
  assign _0259_ = prmiss ? (* full_case = 32'd1 *) (* src = "./core/arf.v:645.20-645.26|./core/arf.v:645.16-1052.10" *) _0297_ : _0082_;
  assign _0217_ = prmiss ? (* full_case = 32'd1 *) (* src = "./core/arf.v:645.20-645.26|./core/arf.v:645.16-1052.10" *) _0258_ : _0053_;
  assign _0352_ = prmiss ? (* full_case = 32'd1 *) (* src = "./core/arf.v:645.20-645.26|./core/arf.v:645.16-1052.10" *) _0377_ : _0121_;
  assign _0179_ = prmiss ? (* full_case = 32'd1 *) (* src = "./core/arf.v:645.20-645.26|./core/arf.v:645.16-1052.10" *) _0221_ : _0017_;
  assign _0327_ = prmiss ? (* full_case = 32'd1 *) (* src = "./core/arf.v:645.20-645.26|./core/arf.v:645.16-1052.10" *) _0351_ : _0109_;
  assign _0293_ = prmiss ? (* full_case = 32'd1 *) (* src = "./core/arf.v:645.20-645.26|./core/arf.v:645.16-1052.10" *) _0326_ : _0096_;
  assign _0253_ = prmiss ? (* full_case = 32'd1 *) (* src = "./core/arf.v:645.20-645.26|./core/arf.v:645.16-1052.10" *) _0292_ : _0079_;
  assign _0211_ = prmiss ? (* full_case = 32'd1 *) (* src = "./core/arf.v:645.20-645.26|./core/arf.v:645.16-1052.10" *) _0252_ : _0049_;
  assign _0349_ = prmiss ? (* full_case = 32'd1 *) (* src = "./core/arf.v:645.20-645.26|./core/arf.v:645.16-1052.10" *) _0373_ : _0120_;
  assign _0173_ = prmiss ? (* full_case = 32'd1 *) (* src = "./core/arf.v:645.20-645.26|./core/arf.v:645.16-1052.10" *) _0215_ : _0011_;
  assign _0344_ = \__MUX_procmux11502__WIRE_eq/core/arfv4564771_Y  ? (* full_case = 32'd1 *) (* src = "./core/arf.v:637.16-637.33|./core/arf.v:637.12-644.6" *) tag5_master : 32'hxxxxxxxx;
  assign _0340_ = \__MUX_procmux11502__WIRE_eq/core/arfv4564771_Y  ? (* full_case = 32'd1 *) (* src = "./core/arf.v:637.16-637.33|./core/arf.v:637.12-644.6" *) tag4_master : 32'hxxxxxxxx;
  assign _0336_ = \__MUX_procmux11502__WIRE_eq/core/arfv4564771_Y  ? (* full_case = 32'd1 *) (* src = "./core/arf.v:637.16-637.33|./core/arf.v:637.12-644.6" *) tag3_master : 32'hxxxxxxxx;
  assign _0332_ = \__MUX_procmux11502__WIRE_eq/core/arfv4564771_Y  ? (* full_case = 32'd1 *) (* src = "./core/arf.v:637.16-637.33|./core/arf.v:637.12-644.6" *) tag2_master : 32'hxxxxxxxx;
  assign _0328_ = \__MUX_procmux11502__WIRE_eq/core/arfv4564771_Y  ? (* full_case = 32'd1 *) (* src = "./core/arf.v:637.16-637.33|./core/arf.v:637.12-644.6" *) tag1_master : 32'hxxxxxxxx;
  assign _0324_ = \__MUX_procmux11502__WIRE_eq/core/arfv4564771_Y  ? (* full_case = 32'd1 *) (* src = "./core/arf.v:637.16-637.33|./core/arf.v:637.12-644.6" *) tag0_master : 32'hxxxxxxxx;
  assign _0319_ = \__MUX_procmux12360__WIRE_eq/core/arfv4554768_Y  ? (* full_case = 32'd1 *) (* src = "./core/arf.v:630.16-630.33|./core/arf.v:630.12-644.6" *) tag5_master : 32'hxxxxxxxx;
  assign _0314_ = \__MUX_procmux12360__WIRE_eq/core/arfv4554768_Y  ? (* full_case = 32'd1 *) (* src = "./core/arf.v:630.16-630.33|./core/arf.v:630.12-644.6" *) tag4_master : 32'hxxxxxxxx;
  assign _0309_ = \__MUX_procmux12360__WIRE_eq/core/arfv4554768_Y  ? (* full_case = 32'd1 *) (* src = "./core/arf.v:630.16-630.33|./core/arf.v:630.12-644.6" *) tag3_master : 32'hxxxxxxxx;
  assign _0304_ = \__MUX_procmux12360__WIRE_eq/core/arfv4554768_Y  ? (* full_case = 32'd1 *) (* src = "./core/arf.v:630.16-630.33|./core/arf.v:630.12-644.6" *) tag2_master : 32'hxxxxxxxx;
  assign _0299_ = \__MUX_procmux12360__WIRE_eq/core/arfv4554768_Y  ? (* full_case = 32'd1 *) (* src = "./core/arf.v:630.16-630.33|./core/arf.v:630.12-644.6" *) tag1_master : 32'hxxxxxxxx;
  assign _0294_ = \__MUX_procmux12360__WIRE_eq/core/arfv4554768_Y  ? (* full_case = 32'd1 *) (* src = "./core/arf.v:630.16-630.33|./core/arf.v:630.12-644.6" *) tag0_master : 32'hxxxxxxxx;
  assign _0316_ = \__MUX_procmux12360__WIRE_eq/core/arfv4554768_Y  ? (* full_case = 32'd1 *) (* src = "./core/arf.v:630.16-630.33|./core/arf.v:630.12-644.6" *) 32'hxxxxxxxx : _0344_;
  assign _0311_ = \__MUX_procmux12360__WIRE_eq/core/arfv4554768_Y  ? (* full_case = 32'd1 *) (* src = "./core/arf.v:630.16-630.33|./core/arf.v:630.12-644.6" *) 32'hxxxxxxxx : _0340_;
  assign _0306_ = \__MUX_procmux12360__WIRE_eq/core/arfv4554768_Y  ? (* full_case = 32'd1 *) (* src = "./core/arf.v:630.16-630.33|./core/arf.v:630.12-644.6" *) 32'hxxxxxxxx : _0336_;
  assign _0301_ = \__MUX_procmux12360__WIRE_eq/core/arfv4554768_Y  ? (* full_case = 32'd1 *) (* src = "./core/arf.v:630.16-630.33|./core/arf.v:630.12-644.6" *) 32'hxxxxxxxx : _0332_;
  assign _0296_ = \__MUX_procmux12360__WIRE_eq/core/arfv4554768_Y  ? (* full_case = 32'd1 *) (* src = "./core/arf.v:630.16-630.33|./core/arf.v:630.12-644.6" *) 32'hxxxxxxxx : _0328_;
  assign _0291_ = \__MUX_procmux12360__WIRE_eq/core/arfv4554768_Y  ? (* full_case = 32'd1 *) (* src = "./core/arf.v:630.16-630.33|./core/arf.v:630.12-644.6" *) 32'hxxxxxxxx : _0324_;
  assign _0284_ = \__MUX_procmux13116__WIRE_eq/core/arfv4544765_Y  ? (* full_case = 32'd1 *) (* src = "./core/arf.v:623.16-623.33|./core/arf.v:623.12-644.6" *) tag5_master : 32'hxxxxxxxx;
  assign _0278_ = \__MUX_procmux13116__WIRE_eq/core/arfv4544765_Y  ? (* full_case = 32'd1 *) (* src = "./core/arf.v:623.16-623.33|./core/arf.v:623.12-644.6" *) tag4_master : 32'hxxxxxxxx;
  assign _0272_ = \__MUX_procmux13116__WIRE_eq/core/arfv4544765_Y  ? (* full_case = 32'd1 *) (* src = "./core/arf.v:623.16-623.33|./core/arf.v:623.12-644.6" *) tag3_master : 32'hxxxxxxxx;
  assign _0266_ = \__MUX_procmux13116__WIRE_eq/core/arfv4544765_Y  ? (* full_case = 32'd1 *) (* src = "./core/arf.v:623.16-623.33|./core/arf.v:623.12-644.6" *) tag2_master : 32'hxxxxxxxx;
  assign _0260_ = \__MUX_procmux13116__WIRE_eq/core/arfv4544765_Y  ? (* full_case = 32'd1 *) (* src = "./core/arf.v:623.16-623.33|./core/arf.v:623.12-644.6" *) tag1_master : 32'hxxxxxxxx;
  assign _0254_ = \__MUX_procmux13116__WIRE_eq/core/arfv4544765_Y  ? (* full_case = 32'd1 *) (* src = "./core/arf.v:623.16-623.33|./core/arf.v:623.12-644.6" *) tag0_master : 32'hxxxxxxxx;
  assign _0285_ = \__MUX_procmux13116__WIRE_eq/core/arfv4544765_Y  ? (* full_case = 32'd1 *) (* src = "./core/arf.v:623.16-623.33|./core/arf.v:623.12-644.6" *) 32'hxxxxxxxx : _0319_;
  assign _0281_ = \__MUX_procmux13116__WIRE_eq/core/arfv4544765_Y  ? (* full_case = 32'd1 *) (* src = "./core/arf.v:623.16-623.33|./core/arf.v:623.12-644.6" *) 32'hxxxxxxxx : _0316_;
  assign _0279_ = \__MUX_procmux13116__WIRE_eq/core/arfv4544765_Y  ? (* full_case = 32'd1 *) (* src = "./core/arf.v:623.16-623.33|./core/arf.v:623.12-644.6" *) 32'hxxxxxxxx : _0314_;
  assign _0275_ = \__MUX_procmux13116__WIRE_eq/core/arfv4544765_Y  ? (* full_case = 32'd1 *) (* src = "./core/arf.v:623.16-623.33|./core/arf.v:623.12-644.6" *) 32'hxxxxxxxx : _0311_;
  assign _0273_ = \__MUX_procmux13116__WIRE_eq/core/arfv4544765_Y  ? (* full_case = 32'd1 *) (* src = "./core/arf.v:623.16-623.33|./core/arf.v:623.12-644.6" *) 32'hxxxxxxxx : _0309_;
  assign _0269_ = \__MUX_procmux13116__WIRE_eq/core/arfv4544765_Y  ? (* full_case = 32'd1 *) (* src = "./core/arf.v:623.16-623.33|./core/arf.v:623.12-644.6" *) 32'hxxxxxxxx : _0306_;
  assign _0267_ = \__MUX_procmux13116__WIRE_eq/core/arfv4544765_Y  ? (* full_case = 32'd1 *) (* src = "./core/arf.v:623.16-623.33|./core/arf.v:623.12-644.6" *) 32'hxxxxxxxx : _0304_;
  assign _0263_ = \__MUX_procmux13116__WIRE_eq/core/arfv4544765_Y  ? (* full_case = 32'd1 *) (* src = "./core/arf.v:623.16-623.33|./core/arf.v:623.12-644.6" *) 32'hxxxxxxxx : _0301_;
  assign _0261_ = \__MUX_procmux13116__WIRE_eq/core/arfv4544765_Y  ? (* full_case = 32'd1 *) (* src = "./core/arf.v:623.16-623.33|./core/arf.v:623.12-644.6" *) 32'hxxxxxxxx : _0299_;
  assign _0257_ = \__MUX_procmux13116__WIRE_eq/core/arfv4544765_Y  ? (* full_case = 32'd1 *) (* src = "./core/arf.v:623.16-623.33|./core/arf.v:623.12-644.6" *) 32'hxxxxxxxx : _0296_;
  assign _0255_ = \__MUX_procmux13116__WIRE_eq/core/arfv4544765_Y  ? (* full_case = 32'd1 *) (* src = "./core/arf.v:623.16-623.33|./core/arf.v:623.12-644.6" *) 32'hxxxxxxxx : _0294_;
  assign _0251_ = \__MUX_procmux13116__WIRE_eq/core/arfv4544765_Y  ? (* full_case = 32'd1 *) (* src = "./core/arf.v:623.16-623.33|./core/arf.v:623.12-644.6" *) 32'hxxxxxxxx : _0291_;
  assign _0242_ = \__MUX_procmux13764__WIRE_eq/core/arfv4534762_Y  ? (* full_case = 32'd1 *) (* src = "./core/arf.v:616.16-616.33|./core/arf.v:616.12-644.6" *) tag5_master : 32'hxxxxxxxx;
  assign _0236_ = \__MUX_procmux13764__WIRE_eq/core/arfv4534762_Y  ? (* full_case = 32'd1 *) (* src = "./core/arf.v:616.16-616.33|./core/arf.v:616.12-644.6" *) tag4_master : 32'hxxxxxxxx;
  assign _0230_ = \__MUX_procmux13764__WIRE_eq/core/arfv4534762_Y  ? (* full_case = 32'd1 *) (* src = "./core/arf.v:616.16-616.33|./core/arf.v:616.12-644.6" *) tag3_master : 32'hxxxxxxxx;
  assign _0224_ = \__MUX_procmux13764__WIRE_eq/core/arfv4534762_Y  ? (* full_case = 32'd1 *) (* src = "./core/arf.v:616.16-616.33|./core/arf.v:616.12-644.6" *) tag2_master : 32'hxxxxxxxx;
  assign _0218_ = \__MUX_procmux13764__WIRE_eq/core/arfv4534762_Y  ? (* full_case = 32'd1 *) (* src = "./core/arf.v:616.16-616.33|./core/arf.v:616.12-644.6" *) tag1_master : 32'hxxxxxxxx;
  assign _0212_ = \__MUX_procmux13764__WIRE_eq/core/arfv4534762_Y  ? (* full_case = 32'd1 *) (* src = "./core/arf.v:616.16-616.33|./core/arf.v:616.12-644.6" *) tag0_master : 32'hxxxxxxxx;
  assign _0244_ = \__MUX_procmux13764__WIRE_eq/core/arfv4534762_Y  ? (* full_case = 32'd1 *) (* src = "./core/arf.v:616.16-616.33|./core/arf.v:616.12-644.6" *) 32'hxxxxxxxx : _0285_;
  assign _0243_ = \__MUX_procmux13764__WIRE_eq/core/arfv4534762_Y  ? (* full_case = 32'd1 *) (* src = "./core/arf.v:616.16-616.33|./core/arf.v:616.12-644.6" *) 32'hxxxxxxxx : _0284_;
  assign _0240_ = \__MUX_procmux13764__WIRE_eq/core/arfv4534762_Y  ? (* full_case = 32'd1 *) (* src = "./core/arf.v:616.16-616.33|./core/arf.v:616.12-644.6" *) 32'hxxxxxxxx : _0281_;
  assign _0238_ = \__MUX_procmux13764__WIRE_eq/core/arfv4534762_Y  ? (* full_case = 32'd1 *) (* src = "./core/arf.v:616.16-616.33|./core/arf.v:616.12-644.6" *) 32'hxxxxxxxx : _0279_;
  assign _0237_ = \__MUX_procmux13764__WIRE_eq/core/arfv4534762_Y  ? (* full_case = 32'd1 *) (* src = "./core/arf.v:616.16-616.33|./core/arf.v:616.12-644.6" *) 32'hxxxxxxxx : _0278_;
  assign _0234_ = \__MUX_procmux13764__WIRE_eq/core/arfv4534762_Y  ? (* full_case = 32'd1 *) (* src = "./core/arf.v:616.16-616.33|./core/arf.v:616.12-644.6" *) 32'hxxxxxxxx : _0275_;
  assign _0232_ = \__MUX_procmux13764__WIRE_eq/core/arfv4534762_Y  ? (* full_case = 32'd1 *) (* src = "./core/arf.v:616.16-616.33|./core/arf.v:616.12-644.6" *) 32'hxxxxxxxx : _0273_;
  assign _0231_ = \__MUX_procmux13764__WIRE_eq/core/arfv4534762_Y  ? (* full_case = 32'd1 *) (* src = "./core/arf.v:616.16-616.33|./core/arf.v:616.12-644.6" *) 32'hxxxxxxxx : _0272_;
  assign _0228_ = \__MUX_procmux13764__WIRE_eq/core/arfv4534762_Y  ? (* full_case = 32'd1 *) (* src = "./core/arf.v:616.16-616.33|./core/arf.v:616.12-644.6" *) 32'hxxxxxxxx : _0269_;
  assign _0226_ = \__MUX_procmux13764__WIRE_eq/core/arfv4534762_Y  ? (* full_case = 32'd1 *) (* src = "./core/arf.v:616.16-616.33|./core/arf.v:616.12-644.6" *) 32'hxxxxxxxx : _0267_;
  assign _0225_ = \__MUX_procmux13764__WIRE_eq/core/arfv4534762_Y  ? (* full_case = 32'd1 *) (* src = "./core/arf.v:616.16-616.33|./core/arf.v:616.12-644.6" *) 32'hxxxxxxxx : _0266_;
  assign _0222_ = \__MUX_procmux13764__WIRE_eq/core/arfv4534762_Y  ? (* full_case = 32'd1 *) (* src = "./core/arf.v:616.16-616.33|./core/arf.v:616.12-644.6" *) 32'hxxxxxxxx : _0263_;
  assign _0220_ = \__MUX_procmux13764__WIRE_eq/core/arfv4534762_Y  ? (* full_case = 32'd1 *) (* src = "./core/arf.v:616.16-616.33|./core/arf.v:616.12-644.6" *) 32'hxxxxxxxx : _0261_;
  assign _0219_ = \__MUX_procmux13764__WIRE_eq/core/arfv4534762_Y  ? (* full_case = 32'd1 *) (* src = "./core/arf.v:616.16-616.33|./core/arf.v:616.12-644.6" *) 32'hxxxxxxxx : _0260_;
  assign _0216_ = \__MUX_procmux13764__WIRE_eq/core/arfv4534762_Y  ? (* full_case = 32'd1 *) (* src = "./core/arf.v:616.16-616.33|./core/arf.v:616.12-644.6" *) 32'hxxxxxxxx : _0257_;
  assign _0214_ = \__MUX_procmux13764__WIRE_eq/core/arfv4534762_Y  ? (* full_case = 32'd1 *) (* src = "./core/arf.v:616.16-616.33|./core/arf.v:616.12-644.6" *) 32'hxxxxxxxx : _0255_;
  assign _0213_ = \__MUX_procmux13764__WIRE_eq/core/arfv4534762_Y  ? (* full_case = 32'd1 *) (* src = "./core/arf.v:616.16-616.33|./core/arf.v:616.12-644.6" *) 32'hxxxxxxxx : _0254_;
  assign _0210_ = \__MUX_procmux13764__WIRE_eq/core/arfv4534762_Y  ? (* full_case = 32'd1 *) (* src = "./core/arf.v:616.16-616.33|./core/arf.v:616.12-644.6" *) 32'hxxxxxxxx : _0251_;
  assign _0199_ = \__MUX_procmux14304__WIRE_eq/core/arfv4524759_Y  ? (* full_case = 32'd1 *) (* src = "./core/arf.v:609.7-609.24|./core/arf.v:609.3-644.6" *) tag5_master : 32'hxxxxxxxx;
  assign _0193_ = \__MUX_procmux14304__WIRE_eq/core/arfv4524759_Y  ? (* full_case = 32'd1 *) (* src = "./core/arf.v:609.7-609.24|./core/arf.v:609.3-644.6" *) tag4_master : 32'hxxxxxxxx;
  assign _0187_ = \__MUX_procmux14304__WIRE_eq/core/arfv4524759_Y  ? (* full_case = 32'd1 *) (* src = "./core/arf.v:609.7-609.24|./core/arf.v:609.3-644.6" *) tag3_master : 32'hxxxxxxxx;
  assign _0181_ = \__MUX_procmux14304__WIRE_eq/core/arfv4524759_Y  ? (* full_case = 32'd1 *) (* src = "./core/arf.v:609.7-609.24|./core/arf.v:609.3-644.6" *) tag2_master : 32'hxxxxxxxx;
  assign _0175_ = \__MUX_procmux14304__WIRE_eq/core/arfv4524759_Y  ? (* full_case = 32'd1 *) (* src = "./core/arf.v:609.7-609.24|./core/arf.v:609.3-644.6" *) tag1_master : 32'hxxxxxxxx;
  assign _0169_ = \__MUX_procmux14304__WIRE_eq/core/arfv4524759_Y  ? (* full_case = 32'd1 *) (* src = "./core/arf.v:609.7-609.24|./core/arf.v:609.3-644.6" *) tag0_master : 32'hxxxxxxxx;
  assign _0202_ = \__MUX_procmux14304__WIRE_eq/core/arfv4524759_Y  ? (* full_case = 32'd1 *) (* src = "./core/arf.v:609.7-609.24|./core/arf.v:609.3-644.6" *) 32'hxxxxxxxx : _0244_;
  assign _0201_ = \__MUX_procmux14304__WIRE_eq/core/arfv4524759_Y  ? (* full_case = 32'd1 *) (* src = "./core/arf.v:609.7-609.24|./core/arf.v:609.3-644.6" *) 32'hxxxxxxxx : _0243_;
  assign _0200_ = \__MUX_procmux14304__WIRE_eq/core/arfv4524759_Y  ? (* full_case = 32'd1 *) (* src = "./core/arf.v:609.7-609.24|./core/arf.v:609.3-644.6" *) 32'hxxxxxxxx : _0242_;
  assign _0198_ = \__MUX_procmux14304__WIRE_eq/core/arfv4524759_Y  ? (* full_case = 32'd1 *) (* src = "./core/arf.v:609.7-609.24|./core/arf.v:609.3-644.6" *) 32'hxxxxxxxx : _0240_;
  assign _0196_ = \__MUX_procmux14304__WIRE_eq/core/arfv4524759_Y  ? (* full_case = 32'd1 *) (* src = "./core/arf.v:609.7-609.24|./core/arf.v:609.3-644.6" *) 32'hxxxxxxxx : _0238_;
  assign _0195_ = \__MUX_procmux14304__WIRE_eq/core/arfv4524759_Y  ? (* full_case = 32'd1 *) (* src = "./core/arf.v:609.7-609.24|./core/arf.v:609.3-644.6" *) 32'hxxxxxxxx : _0237_;
  assign _0194_ = \__MUX_procmux14304__WIRE_eq/core/arfv4524759_Y  ? (* full_case = 32'd1 *) (* src = "./core/arf.v:609.7-609.24|./core/arf.v:609.3-644.6" *) 32'hxxxxxxxx : _0236_;
  assign _0192_ = \__MUX_procmux14304__WIRE_eq/core/arfv4524759_Y  ? (* full_case = 32'd1 *) (* src = "./core/arf.v:609.7-609.24|./core/arf.v:609.3-644.6" *) 32'hxxxxxxxx : _0234_;
  assign _0190_ = \__MUX_procmux14304__WIRE_eq/core/arfv4524759_Y  ? (* full_case = 32'd1 *) (* src = "./core/arf.v:609.7-609.24|./core/arf.v:609.3-644.6" *) 32'hxxxxxxxx : _0232_;
  assign _0189_ = \__MUX_procmux14304__WIRE_eq/core/arfv4524759_Y  ? (* full_case = 32'd1 *) (* src = "./core/arf.v:609.7-609.24|./core/arf.v:609.3-644.6" *) 32'hxxxxxxxx : _0231_;
  assign _0188_ = \__MUX_procmux14304__WIRE_eq/core/arfv4524759_Y  ? (* full_case = 32'd1 *) (* src = "./core/arf.v:609.7-609.24|./core/arf.v:609.3-644.6" *) 32'hxxxxxxxx : _0230_;
  assign _0186_ = \__MUX_procmux14304__WIRE_eq/core/arfv4524759_Y  ? (* full_case = 32'd1 *) (* src = "./core/arf.v:609.7-609.24|./core/arf.v:609.3-644.6" *) 32'hxxxxxxxx : _0228_;
  assign _0184_ = \__MUX_procmux14304__WIRE_eq/core/arfv4524759_Y  ? (* full_case = 32'd1 *) (* src = "./core/arf.v:609.7-609.24|./core/arf.v:609.3-644.6" *) 32'hxxxxxxxx : _0226_;
  assign _0183_ = \__MUX_procmux14304__WIRE_eq/core/arfv4524759_Y  ? (* full_case = 32'd1 *) (* src = "./core/arf.v:609.7-609.24|./core/arf.v:609.3-644.6" *) 32'hxxxxxxxx : _0225_;
  assign _0182_ = \__MUX_procmux14304__WIRE_eq/core/arfv4524759_Y  ? (* full_case = 32'd1 *) (* src = "./core/arf.v:609.7-609.24|./core/arf.v:609.3-644.6" *) 32'hxxxxxxxx : _0224_;
  assign _0180_ = \__MUX_procmux14304__WIRE_eq/core/arfv4524759_Y  ? (* full_case = 32'd1 *) (* src = "./core/arf.v:609.7-609.24|./core/arf.v:609.3-644.6" *) 32'hxxxxxxxx : _0222_;
  assign _0178_ = \__MUX_procmux14304__WIRE_eq/core/arfv4524759_Y  ? (* full_case = 32'd1 *) (* src = "./core/arf.v:609.7-609.24|./core/arf.v:609.3-644.6" *) 32'hxxxxxxxx : _0220_;
  assign _0177_ = \__MUX_procmux14304__WIRE_eq/core/arfv4524759_Y  ? (* full_case = 32'd1 *) (* src = "./core/arf.v:609.7-609.24|./core/arf.v:609.3-644.6" *) 32'hxxxxxxxx : _0219_;
  assign _0176_ = \__MUX_procmux14304__WIRE_eq/core/arfv4524759_Y  ? (* full_case = 32'd1 *) (* src = "./core/arf.v:609.7-609.24|./core/arf.v:609.3-644.6" *) 32'hxxxxxxxx : _0218_;
  assign _0174_ = \__MUX_procmux14304__WIRE_eq/core/arfv4524759_Y  ? (* full_case = 32'd1 *) (* src = "./core/arf.v:609.7-609.24|./core/arf.v:609.3-644.6" *) 32'hxxxxxxxx : _0216_;
  assign _0172_ = \__MUX_procmux14304__WIRE_eq/core/arfv4524759_Y  ? (* full_case = 32'd1 *) (* src = "./core/arf.v:609.7-609.24|./core/arf.v:609.3-644.6" *) 32'hxxxxxxxx : _0214_;
  assign _0171_ = \__MUX_procmux14304__WIRE_eq/core/arfv4524759_Y  ? (* full_case = 32'd1 *) (* src = "./core/arf.v:609.7-609.24|./core/arf.v:609.3-644.6" *) 32'hxxxxxxxx : _0213_;
  assign _0170_ = \__MUX_procmux14304__WIRE_eq/core/arfv4524759_Y  ? (* full_case = 32'd1 *) (* src = "./core/arf.v:609.7-609.24|./core/arf.v:609.3-644.6" *) 32'hxxxxxxxx : _0212_;
  assign _0168_ = \__MUX_procmux14304__WIRE_eq/core/arfv4524759_Y  ? (* full_case = 32'd1 *) (* src = "./core/arf.v:609.7-609.24|./core/arf.v:609.3-644.6" *) 32'hxxxxxxxx : _0210_;
  assign _0161_ = prsuccess ? (* full_case = 32'd1 *) (* src = "./core/arf.v:601.20-601.29|./core/arf.v:601.16-1052.10" *) _0202_ : _0347_;
  assign _0160_ = prsuccess ? (* full_case = 32'd1 *) (* src = "./core/arf.v:601.20-601.29|./core/arf.v:601.16-1052.10" *) _0201_ : _0318_;
  assign _0159_ = prsuccess ? (* full_case = 32'd1 *) (* src = "./core/arf.v:601.20-601.29|./core/arf.v:601.16-1052.10" *) _0200_ : _0283_;
  assign _0158_ = prsuccess ? (* full_case = 32'd1 *) (* src = "./core/arf.v:601.20-601.29|./core/arf.v:601.16-1052.10" *) _0199_ : _0241_;
  assign _0157_ = prsuccess ? (* full_case = 32'd1 *) (* src = "./core/arf.v:601.20-601.29|./core/arf.v:601.16-1052.10" *) _0198_ : _0364_;
  assign _0156_ = prsuccess ? (* full_case = 32'd1 *) (* src = "./core/arf.v:601.20-601.29|./core/arf.v:601.16-1052.10" *) _0196_ : _0343_;
  assign _0155_ = prsuccess ? (* full_case = 32'd1 *) (* src = "./core/arf.v:601.20-601.29|./core/arf.v:601.16-1052.10" *) _0195_ : _0313_;
  assign _0154_ = prsuccess ? (* full_case = 32'd1 *) (* src = "./core/arf.v:601.20-601.29|./core/arf.v:601.16-1052.10" *) _0194_ : _0277_;
  assign _0153_ = prsuccess ? (* full_case = 32'd1 *) (* src = "./core/arf.v:601.20-601.29|./core/arf.v:601.16-1052.10" *) _0193_ : _0235_;
  assign _0152_ = prsuccess ? (* full_case = 32'd1 *) (* src = "./core/arf.v:601.20-601.29|./core/arf.v:601.16-1052.10" *) _0192_ : _0361_;
  assign _0151_ = prsuccess ? (* full_case = 32'd1 *) (* src = "./core/arf.v:601.20-601.29|./core/arf.v:601.16-1052.10" *) _0190_ : _0339_;
  assign _0150_ = prsuccess ? (* full_case = 32'd1 *) (* src = "./core/arf.v:601.20-601.29|./core/arf.v:601.16-1052.10" *) _0189_ : _0308_;
  assign _0149_ = prsuccess ? (* full_case = 32'd1 *) (* src = "./core/arf.v:601.20-601.29|./core/arf.v:601.16-1052.10" *) _0188_ : _0271_;
  assign _0148_ = prsuccess ? (* full_case = 32'd1 *) (* src = "./core/arf.v:601.20-601.29|./core/arf.v:601.16-1052.10" *) _0187_ : _0229_;
  assign _0147_ = prsuccess ? (* full_case = 32'd1 *) (* src = "./core/arf.v:601.20-601.29|./core/arf.v:601.16-1052.10" *) _0186_ : _0358_;
  assign _0146_ = prsuccess ? (* full_case = 32'd1 *) (* src = "./core/arf.v:601.20-601.29|./core/arf.v:601.16-1052.10" *) _0184_ : _0335_;
  assign _0145_ = prsuccess ? (* full_case = 32'd1 *) (* src = "./core/arf.v:601.20-601.29|./core/arf.v:601.16-1052.10" *) _0183_ : _0303_;
  assign _0144_ = prsuccess ? (* full_case = 32'd1 *) (* src = "./core/arf.v:601.20-601.29|./core/arf.v:601.16-1052.10" *) _0182_ : _0265_;
  assign _0143_ = prsuccess ? (* full_case = 32'd1 *) (* src = "./core/arf.v:601.20-601.29|./core/arf.v:601.16-1052.10" *) _0181_ : _0223_;
  assign _0142_ = prsuccess ? (* full_case = 32'd1 *) (* src = "./core/arf.v:601.20-601.29|./core/arf.v:601.16-1052.10" *) _0180_ : _0355_;
  assign _0141_ = prsuccess ? (* full_case = 32'd1 *) (* src = "./core/arf.v:601.20-601.29|./core/arf.v:601.16-1052.10" *) _0178_ : _0331_;
  assign _0140_ = prsuccess ? (* full_case = 32'd1 *) (* src = "./core/arf.v:601.20-601.29|./core/arf.v:601.16-1052.10" *) _0177_ : _0298_;
  assign _0139_ = prsuccess ? (* full_case = 32'd1 *) (* src = "./core/arf.v:601.20-601.29|./core/arf.v:601.16-1052.10" *) _0176_ : _0259_;
  assign _0138_ = prsuccess ? (* full_case = 32'd1 *) (* src = "./core/arf.v:601.20-601.29|./core/arf.v:601.16-1052.10" *) _0175_ : _0217_;
  assign _0137_ = prsuccess ? (* full_case = 32'd1 *) (* src = "./core/arf.v:601.20-601.29|./core/arf.v:601.16-1052.10" *) _0174_ : _0352_;
  assign _0136_ = prsuccess ? (* full_case = 32'd1 *) (* src = "./core/arf.v:601.20-601.29|./core/arf.v:601.16-1052.10" *) _0172_ : _0327_;
  assign _0135_ = prsuccess ? (* full_case = 32'd1 *) (* src = "./core/arf.v:601.20-601.29|./core/arf.v:601.16-1052.10" *) _0171_ : _0293_;
  assign _0134_ = prsuccess ? (* full_case = 32'd1 *) (* src = "./core/arf.v:601.20-601.29|./core/arf.v:601.16-1052.10" *) _0170_ : _0253_;
  assign _0133_ = prsuccess ? (* full_case = 32'd1 *) (* src = "./core/arf.v:601.20-601.29|./core/arf.v:601.16-1052.10" *) _0169_ : _0211_;
  assign _0132_ = prsuccess ? (* full_case = 32'd1 *) (* src = "./core/arf.v:601.20-601.29|./core/arf.v:601.16-1052.10" *) _0168_ : _0349_;
  assign _0076_ = clearbusy2_4 ? (* full_case = 32'd1 *) (* src = "./core/arf.v:556.10-556.22|./core/arf.v:556.6-557.32" *) _0704_ : _0046_;
  assign _0871_ = clearbusy1_4 ? (* full_case = 32'd1 *) (* src = "./core/arf.v:554.10-554.22|./core/arf.v:554.6-555.32" *) _0703_ : _0004_;
  assign _0872_ = prmiss ? (* full_case = 32'd1 *) (* src = "./core/arf.v:457.16-457.22|./core/arf.v:457.12-559.6" *) 32'hxxxxxxxx : _0871_;
  assign _0873_ = prsuccess ? (* full_case = 32'd1 *) (* src = "./core/arf.v:450.7-450.16|./core/arf.v:450.3-559.6" *) 32'hxxxxxxxx : _0872_;
  assign _0046_ = reset ? (* full_case = 32'd1 *) (* src = "./core/arf.v:442.11-442.16|./core/arf.v:442.7-560.10" *) 32'hxxxxxxxx : _0873_;
  assign _0874_ = setbusy2_4 ? (* full_case = 32'd1 *) (* src = "./core/arf.v:552.10-552.20|./core/arf.v:552.6-553.41" *) _0702_ : _0371_;
  assign _0875_ = prmiss ? (* full_case = 32'd1 *) (* src = "./core/arf.v:457.16-457.22|./core/arf.v:457.12-559.6" *) 32'hxxxxxxxx : _0874_;
  assign _0876_ = prsuccess ? (* full_case = 32'd1 *) (* src = "./core/arf.v:450.7-450.16|./core/arf.v:450.3-559.6" *) 32'hxxxxxxxx : _0875_;
  assign _0004_ = reset ? (* full_case = 32'd1 *) (* src = "./core/arf.v:442.11-442.16|./core/arf.v:442.7-560.10" *) 32'hxxxxxxxx : _0876_;
  assign _0877_ = setbusy1_4 ? (* full_case = 32'd1 *) (* src = "./core/arf.v:550.10-550.20|./core/arf.v:550.6-551.41" *) _0701_ : busy_4;
  assign _0878_ = prmiss ? (* full_case = 32'd1 *) (* src = "./core/arf.v:457.16-457.22|./core/arf.v:457.12-559.6" *) 32'hxxxxxxxx : _0877_;
  assign _0879_ = prsuccess ? (* full_case = 32'd1 *) (* src = "./core/arf.v:450.7-450.16|./core/arf.v:450.3-559.6" *) 32'hxxxxxxxx : _0878_;
  assign _0371_ = reset ? (* full_case = 32'd1 *) (* src = "./core/arf.v:442.11-442.16|./core/arf.v:442.7-560.10" *) 32'hxxxxxxxx : _0879_;
  assign _0075_ = clearbusy2_3 ? (* full_case = 32'd1 *) (* src = "./core/arf.v:547.10-547.22|./core/arf.v:547.6-548.32" *) _0700_ : _0045_;
  assign _0880_ = clearbusy1_3 ? (* full_case = 32'd1 *) (* src = "./core/arf.v:545.10-545.22|./core/arf.v:545.6-546.32" *) _0699_ : _0003_;
  assign _0881_ = prmiss ? (* full_case = 32'd1 *) (* src = "./core/arf.v:457.16-457.22|./core/arf.v:457.12-559.6" *) 32'hxxxxxxxx : _0880_;
  assign _0882_ = prsuccess ? (* full_case = 32'd1 *) (* src = "./core/arf.v:450.7-450.16|./core/arf.v:450.3-559.6" *) 32'hxxxxxxxx : _0881_;
  assign _0045_ = reset ? (* full_case = 32'd1 *) (* src = "./core/arf.v:442.11-442.16|./core/arf.v:442.7-560.10" *) 32'hxxxxxxxx : _0882_;
  assign _0883_ = setbusy2_3 ? (* full_case = 32'd1 *) (* src = "./core/arf.v:543.10-543.20|./core/arf.v:543.6-544.41" *) _0698_ : _0370_;
  assign _0884_ = prmiss ? (* full_case = 32'd1 *) (* src = "./core/arf.v:457.16-457.22|./core/arf.v:457.12-559.6" *) 32'hxxxxxxxx : _0883_;
  assign _0885_ = prsuccess ? (* full_case = 32'd1 *) (* src = "./core/arf.v:450.7-450.16|./core/arf.v:450.3-559.6" *) 32'hxxxxxxxx : _0884_;
  assign _0003_ = reset ? (* full_case = 32'd1 *) (* src = "./core/arf.v:442.11-442.16|./core/arf.v:442.7-560.10" *) 32'hxxxxxxxx : _0885_;
  assign _0886_ = setbusy1_3 ? (* full_case = 32'd1 *) (* src = "./core/arf.v:541.10-541.20|./core/arf.v:541.6-542.41" *) _0697_ : busy_3;
  assign _0887_ = prmiss ? (* full_case = 32'd1 *) (* src = "./core/arf.v:457.16-457.22|./core/arf.v:457.12-559.6" *) 32'hxxxxxxxx : _0886_;
  assign _0888_ = prsuccess ? (* full_case = 32'd1 *) (* src = "./core/arf.v:450.7-450.16|./core/arf.v:450.3-559.6" *) 32'hxxxxxxxx : _0887_;
  assign _0370_ = reset ? (* full_case = 32'd1 *) (* src = "./core/arf.v:442.11-442.16|./core/arf.v:442.7-560.10" *) 32'hxxxxxxxx : _0888_;
  assign _0074_ = clearbusy2_2 ? (* full_case = 32'd1 *) (* src = "./core/arf.v:538.10-538.22|./core/arf.v:538.6-539.32" *) _0696_ : _0044_;
  assign _0889_ = clearbusy1_2 ? (* full_case = 32'd1 *) (* src = "./core/arf.v:536.10-536.22|./core/arf.v:536.6-537.32" *) _0695_ : _0002_;
  assign _0890_ = prmiss ? (* full_case = 32'd1 *) (* src = "./core/arf.v:457.16-457.22|./core/arf.v:457.12-559.6" *) 32'hxxxxxxxx : _0889_;
  assign _0891_ = prsuccess ? (* full_case = 32'd1 *) (* src = "./core/arf.v:450.7-450.16|./core/arf.v:450.3-559.6" *) 32'hxxxxxxxx : _0890_;
  assign _0044_ = reset ? (* full_case = 32'd1 *) (* src = "./core/arf.v:442.11-442.16|./core/arf.v:442.7-560.10" *) 32'hxxxxxxxx : _0891_;
  assign _0892_ = setbusy2_2 ? (* full_case = 32'd1 *) (* src = "./core/arf.v:534.10-534.20|./core/arf.v:534.6-535.41" *) _0694_ : _0369_;
  assign _0893_ = prmiss ? (* full_case = 32'd1 *) (* src = "./core/arf.v:457.16-457.22|./core/arf.v:457.12-559.6" *) 32'hxxxxxxxx : _0892_;
  assign _0894_ = prsuccess ? (* full_case = 32'd1 *) (* src = "./core/arf.v:450.7-450.16|./core/arf.v:450.3-559.6" *) 32'hxxxxxxxx : _0893_;
  assign _0002_ = reset ? (* full_case = 32'd1 *) (* src = "./core/arf.v:442.11-442.16|./core/arf.v:442.7-560.10" *) 32'hxxxxxxxx : _0894_;
  assign _0895_ = setbusy1_2 ? (* full_case = 32'd1 *) (* src = "./core/arf.v:532.10-532.20|./core/arf.v:532.6-533.41" *) _0693_ : busy_2;
  assign _0896_ = prmiss ? (* full_case = 32'd1 *) (* src = "./core/arf.v:457.16-457.22|./core/arf.v:457.12-559.6" *) 32'hxxxxxxxx : _0895_;
  assign _0897_ = prsuccess ? (* full_case = 32'd1 *) (* src = "./core/arf.v:450.7-450.16|./core/arf.v:450.3-559.6" *) 32'hxxxxxxxx : _0896_;
  assign _0369_ = reset ? (* full_case = 32'd1 *) (* src = "./core/arf.v:442.11-442.16|./core/arf.v:442.7-560.10" *) 32'hxxxxxxxx : _0897_;
  assign _0073_ = clearbusy2_1 ? (* full_case = 32'd1 *) (* src = "./core/arf.v:529.10-529.22|./core/arf.v:529.6-530.32" *) _0692_ : _0043_;
  assign _0898_ = clearbusy1_1 ? (* full_case = 32'd1 *) (* src = "./core/arf.v:527.10-527.22|./core/arf.v:527.6-528.32" *) _0691_ : _0001_;
  assign _0899_ = prmiss ? (* full_case = 32'd1 *) (* src = "./core/arf.v:457.16-457.22|./core/arf.v:457.12-559.6" *) 32'hxxxxxxxx : _0898_;
  assign _0900_ = prsuccess ? (* full_case = 32'd1 *) (* src = "./core/arf.v:450.7-450.16|./core/arf.v:450.3-559.6" *) 32'hxxxxxxxx : _0899_;
  assign _0043_ = reset ? (* full_case = 32'd1 *) (* src = "./core/arf.v:442.11-442.16|./core/arf.v:442.7-560.10" *) 32'hxxxxxxxx : _0900_;
  assign _0901_ = setbusy2_1 ? (* full_case = 32'd1 *) (* src = "./core/arf.v:525.10-525.20|./core/arf.v:525.6-526.41" *) _0690_ : _0368_;
  assign _0902_ = prmiss ? (* full_case = 32'd1 *) (* src = "./core/arf.v:457.16-457.22|./core/arf.v:457.12-559.6" *) 32'hxxxxxxxx : _0901_;
  assign _0903_ = prsuccess ? (* full_case = 32'd1 *) (* src = "./core/arf.v:450.7-450.16|./core/arf.v:450.3-559.6" *) 32'hxxxxxxxx : _0902_;
  assign _0001_ = reset ? (* full_case = 32'd1 *) (* src = "./core/arf.v:442.11-442.16|./core/arf.v:442.7-560.10" *) 32'hxxxxxxxx : _0903_;
  assign _0904_ = setbusy1_1 ? (* full_case = 32'd1 *) (* src = "./core/arf.v:523.10-523.20|./core/arf.v:523.6-524.41" *) _0689_ : busy_1;
  assign _0905_ = prmiss ? (* full_case = 32'd1 *) (* src = "./core/arf.v:457.16-457.22|./core/arf.v:457.12-559.6" *) 32'hxxxxxxxx : _0904_;
  assign _0906_ = prsuccess ? (* full_case = 32'd1 *) (* src = "./core/arf.v:450.7-450.16|./core/arf.v:450.3-559.6" *) 32'hxxxxxxxx : _0905_;
  assign _0368_ = reset ? (* full_case = 32'd1 *) (* src = "./core/arf.v:442.11-442.16|./core/arf.v:442.7-560.10" *) 32'hxxxxxxxx : _0906_;
  assign _0072_ = clearbusy2_0 ? (* full_case = 32'd1 *) (* src = "./core/arf.v:520.10-520.22|./core/arf.v:520.6-521.32" *) _0688_ : _0042_;
  assign _0907_ = clearbusy1_0 ? (* full_case = 32'd1 *) (* src = "./core/arf.v:518.10-518.22|./core/arf.v:518.6-519.32" *) _0687_ : _0000_;
  assign _0908_ = prmiss ? (* full_case = 32'd1 *) (* src = "./core/arf.v:457.16-457.22|./core/arf.v:457.12-559.6" *) 32'hxxxxxxxx : _0907_;
  assign _0909_ = prsuccess ? (* full_case = 32'd1 *) (* src = "./core/arf.v:450.7-450.16|./core/arf.v:450.3-559.6" *) 32'hxxxxxxxx : _0908_;
  assign _0042_ = reset ? (* full_case = 32'd1 *) (* src = "./core/arf.v:442.11-442.16|./core/arf.v:442.7-560.10" *) 32'hxxxxxxxx : _0909_;
  assign _0910_ = setbusy2_0 ? (* full_case = 32'd1 *) (* src = "./core/arf.v:516.10-516.20|./core/arf.v:516.6-517.41" *) _0686_ : _0367_;
  assign _0911_ = prmiss ? (* full_case = 32'd1 *) (* src = "./core/arf.v:457.16-457.22|./core/arf.v:457.12-559.6" *) 32'hxxxxxxxx : _0910_;
  assign _0912_ = prsuccess ? (* full_case = 32'd1 *) (* src = "./core/arf.v:450.7-450.16|./core/arf.v:450.3-559.6" *) 32'hxxxxxxxx : _0911_;
  assign _0000_ = reset ? (* full_case = 32'd1 *) (* src = "./core/arf.v:442.11-442.16|./core/arf.v:442.7-560.10" *) 32'hxxxxxxxx : _0912_;
  assign _0913_ = setbusy1_0 ? (* full_case = 32'd1 *) (* src = "./core/arf.v:514.10-514.20|./core/arf.v:514.6-515.41" *) _0685_ : busy_0;
  assign _0914_ = prmiss ? (* full_case = 32'd1 *) (* src = "./core/arf.v:457.16-457.22|./core/arf.v:457.12-559.6" *) 32'hxxxxxxxx : _0913_;
  assign _0915_ = prsuccess ? (* full_case = 32'd1 *) (* src = "./core/arf.v:450.7-450.16|./core/arf.v:450.3-559.6" *) 32'hxxxxxxxx : _0914_;
  assign _0367_ = reset ? (* full_case = 32'd1 *) (* src = "./core/arf.v:442.11-442.16|./core/arf.v:442.7-560.10" *) 32'hxxxxxxxx : _0915_;
  assign _0077_ = clearbusy2_master ? (* full_case = 32'd1 *) (* src = "./core/arf.v:511.10-511.27|./core/arf.v:511.6-512.37" *) _0684_ : _0047_;
  assign _0916_ = clearbusy1_master ? (* full_case = 32'd1 *) (* src = "./core/arf.v:509.10-509.27|./core/arf.v:509.6-510.37" *) _0683_ : _0005_;
  assign _0917_ = prmiss ? (* full_case = 32'd1 *) (* src = "./core/arf.v:457.16-457.22|./core/arf.v:457.12-559.6" *) 32'hxxxxxxxx : _0916_;
  assign _0918_ = prsuccess ? (* full_case = 32'd1 *) (* src = "./core/arf.v:450.7-450.16|./core/arf.v:450.3-559.6" *) 32'hxxxxxxxx : _0917_;
  assign _0047_ = reset ? (* full_case = 32'd1 *) (* src = "./core/arf.v:442.11-442.16|./core/arf.v:442.7-560.10" *) 32'hxxxxxxxx : _0918_;
  assign _0919_ = settagbusy2 ? (* full_case = 32'd1 *) (* src = "./core/arf.v:507.10-507.25|./core/arf.v:507.6-508.46" *) _0682_ : _0372_;
  assign _0920_ = prmiss ? (* full_case = 32'd1 *) (* src = "./core/arf.v:457.16-457.22|./core/arf.v:457.12-559.6" *) 32'hxxxxxxxx : _0919_;
  assign _0921_ = prsuccess ? (* full_case = 32'd1 *) (* src = "./core/arf.v:450.7-450.16|./core/arf.v:450.3-559.6" *) 32'hxxxxxxxx : _0920_;
  assign _0005_ = reset ? (* full_case = 32'd1 *) (* src = "./core/arf.v:442.11-442.16|./core/arf.v:442.7-560.10" *) 32'hxxxxxxxx : _0921_;
  assign _0922_ = setbusy1_master ? (* full_case = 32'd1 *) (* src = "./core/arf.v:505.10-505.25|./core/arf.v:505.6-506.46" *) _0681_ : busy_master;
  assign _0923_ = prmiss ? (* full_case = 32'd1 *) (* src = "./core/arf.v:457.16-457.22|./core/arf.v:457.12-559.6" *) 32'hxxxxxxxx : _0922_;
  assign _0924_ = prsuccess ? (* full_case = 32'd1 *) (* src = "./core/arf.v:450.7-450.16|./core/arf.v:450.3-559.6" *) 32'hxxxxxxxx : _0923_;
  assign _0372_ = reset ? (* full_case = 32'd1 *) (* src = "./core/arf.v:442.11-442.16|./core/arf.v:442.7-560.10" *) 32'hxxxxxxxx : _0924_;
  assign _0348_ = \__MUX_procmux11502__WIRE_eq/core/arfv4564771_Y  ? (* full_case = 32'd1 *) (* src = "./core/arf.v:486.19-486.36|./core/arf.v:486.15-493.9" *) busy_0 : 32'hxxxxxxxx;
  assign _0322_ = \__MUX_procmux12360__WIRE_eq/core/arfv4554768_Y  ? (* full_case = 32'd1 *) (* src = "./core/arf.v:479.19-479.36|./core/arf.v:479.15-493.9" *) busy_4 : _0348_;
  assign _0323_ = \__MUX_procmux12360__WIRE_eq/core/arfv4554768_Y  ? (* full_case = 32'd1 *) (* src = "./core/arf.v:479.19-479.36|./core/arf.v:479.15-493.9" *) 32'hxxxxxxxx : _0348_;
  assign _0321_ = \__MUX_procmux12360__WIRE_eq/core/arfv4554768_Y  ? (* full_case = 32'd1 *) (* src = "./core/arf.v:479.19-479.36|./core/arf.v:479.15-493.9" *) busy_4 : 32'hxxxxxxxx;
  assign _0288_ = \__MUX_procmux13116__WIRE_eq/core/arfv4544765_Y  ? (* full_case = 32'd1 *) (* src = "./core/arf.v:472.19-472.36|./core/arf.v:472.15-493.9" *) busy_3 : _0322_;
  assign _0290_ = \__MUX_procmux13116__WIRE_eq/core/arfv4544765_Y  ? (* full_case = 32'd1 *) (* src = "./core/arf.v:472.19-472.36|./core/arf.v:472.15-493.9" *) busy_3 : _0323_;
  assign _0289_ = \__MUX_procmux13116__WIRE_eq/core/arfv4544765_Y  ? (* full_case = 32'd1 *) (* src = "./core/arf.v:472.19-472.36|./core/arf.v:472.15-493.9" *) 32'hxxxxxxxx : _0322_;
  assign _0287_ = \__MUX_procmux13116__WIRE_eq/core/arfv4544765_Y  ? (* full_case = 32'd1 *) (* src = "./core/arf.v:472.19-472.36|./core/arf.v:472.15-493.9" *) busy_3 : _0321_;
  assign _0247_ = \__MUX_procmux13764__WIRE_eq/core/arfv4534762_Y  ? (* full_case = 32'd1 *) (* src = "./core/arf.v:465.19-465.36|./core/arf.v:465.15-493.9" *) busy_2 : _0288_;
  assign _0250_ = \__MUX_procmux13764__WIRE_eq/core/arfv4534762_Y  ? (* full_case = 32'd1 *) (* src = "./core/arf.v:465.19-465.36|./core/arf.v:465.15-493.9" *) busy_2 : _0290_;
  assign _0249_ = \__MUX_procmux13764__WIRE_eq/core/arfv4534762_Y  ? (* full_case = 32'd1 *) (* src = "./core/arf.v:465.19-465.36|./core/arf.v:465.15-493.9" *) busy_2 : _0289_;
  assign _0248_ = \__MUX_procmux13764__WIRE_eq/core/arfv4534762_Y  ? (* full_case = 32'd1 *) (* src = "./core/arf.v:465.19-465.36|./core/arf.v:465.15-493.9" *) 32'hxxxxxxxx : _0288_;
  assign _0246_ = \__MUX_procmux13764__WIRE_eq/core/arfv4534762_Y  ? (* full_case = 32'd1 *) (* src = "./core/arf.v:465.19-465.36|./core/arf.v:465.15-493.9" *) busy_2 : _0287_;
  assign _0209_ = \__MUX_procmux14304__WIRE_eq/core/arfv4524759_Y  ? (* full_case = 32'd1 *) (* src = "./core/arf.v:458.10-458.27|./core/arf.v:458.6-493.9" *) busy_1 : _0247_;
  assign _0208_ = \__MUX_procmux14304__WIRE_eq/core/arfv4524759_Y  ? (* full_case = 32'd1 *) (* src = "./core/arf.v:458.10-458.27|./core/arf.v:458.6-493.9" *) busy_1 : _0250_;
  assign _0207_ = \__MUX_procmux14304__WIRE_eq/core/arfv4524759_Y  ? (* full_case = 32'd1 *) (* src = "./core/arf.v:458.10-458.27|./core/arf.v:458.6-493.9" *) busy_1 : _0249_;
  assign _0206_ = \__MUX_procmux14304__WIRE_eq/core/arfv4524759_Y  ? (* full_case = 32'd1 *) (* src = "./core/arf.v:458.10-458.27|./core/arf.v:458.6-493.9" *) busy_1 : _0248_;
  assign _0205_ = \__MUX_procmux14304__WIRE_eq/core/arfv4524759_Y  ? (* full_case = 32'd1 *) (* src = "./core/arf.v:458.10-458.27|./core/arf.v:458.6-493.9" *) 32'hxxxxxxxx : _0247_;
  assign _0204_ = \__MUX_procmux14304__WIRE_eq/core/arfv4524759_Y  ? (* full_case = 32'd1 *) (* src = "./core/arf.v:458.10-458.27|./core/arf.v:458.6-493.9" *) busy_1 : _0246_;
  assign _0166_ = prmiss ? (* full_case = 32'd1 *) (* src = "./core/arf.v:457.16-457.22|./core/arf.v:457.12-559.6" *) _0208_ : _0076_;
  assign _0165_ = prmiss ? (* full_case = 32'd1 *) (* src = "./core/arf.v:457.16-457.22|./core/arf.v:457.12-559.6" *) _0207_ : _0075_;
  assign _0164_ = prmiss ? (* full_case = 32'd1 *) (* src = "./core/arf.v:457.16-457.22|./core/arf.v:457.12-559.6" *) _0206_ : _0074_;
  assign _0163_ = prmiss ? (* full_case = 32'd1 *) (* src = "./core/arf.v:457.16-457.22|./core/arf.v:457.12-559.6" *) _0205_ : _0073_;
  assign _0162_ = prmiss ? (* full_case = 32'd1 *) (* src = "./core/arf.v:457.16-457.22|./core/arf.v:457.12-559.6" *) _0204_ : _0072_;
  assign _0167_ = prmiss ? (* full_case = 32'd1 *) (* src = "./core/arf.v:457.16-457.22|./core/arf.v:457.12-559.6" *) _0209_ : _0077_;
  assign _0126_ = prsuccess ? (* full_case = 32'd1 *) (* src = "./core/arf.v:450.7-450.16|./core/arf.v:450.3-559.6" *) _1174_ : _0162_;
  assign _0130_ = prsuccess ? (* full_case = 32'd1 *) (* src = "./core/arf.v:450.7-450.16|./core/arf.v:450.3-559.6" *) _1173_ : _0166_;
  assign _0129_ = prsuccess ? (* full_case = 32'd1 *) (* src = "./core/arf.v:450.7-450.16|./core/arf.v:450.3-559.6" *) _1172_ : _0165_;
  assign _0128_ = prsuccess ? (* full_case = 32'd1 *) (* src = "./core/arf.v:450.7-450.16|./core/arf.v:450.3-559.6" *) _1171_ : _0164_;
  assign _0127_ = prsuccess ? (* full_case = 32'd1 *) (* src = "./core/arf.v:450.7-450.16|./core/arf.v:450.3-559.6" *) _1170_ : _0163_;
  assign _0131_ = prsuccess ? (* full_case = 32'd1 *) (* src = "./core/arf.v:450.7-450.16|./core/arf.v:450.3-559.6" *) next_bsymas : _0167_;
  assign _0119_ = settagbusy2 ? (* full_case = 32'd1 *) (* src = "./core/arf.v:976.7-976.18|./core/arf.v:976.3-1051.6" *) _0776_ : _0107_;
  assign _0106_ = settagbusy2 ? (* full_case = 32'd1 *) (* src = "./core/arf.v:976.7-976.18|./core/arf.v:976.3-1051.6" *) _0775_ : _0095_;
  assign _0094_ = settagbusy2 ? (* full_case = 32'd1 *) (* src = "./core/arf.v:976.7-976.18|./core/arf.v:976.3-1051.6" *) _0774_ : _0070_;
  assign _0069_ = settagbusy2 ? (* full_case = 32'd1 *) (* src = "./core/arf.v:976.7-976.18|./core/arf.v:976.3-1051.6" *) _0773_ : _0037_;
  assign _0125_ = settagbusy2 ? (* full_case = 32'd1 *) (* src = "./core/arf.v:976.7-976.18|./core/arf.v:976.3-1051.6" *) _0772_ : _0118_;
  assign _0041_ = settagbusy2 ? (* full_case = 32'd1 *) (* src = "./core/arf.v:976.7-976.18|./core/arf.v:976.3-1051.6" *) _0771_ : _0396_;
  assign _0117_ = settagbusy2 ? (* full_case = 32'd1 *) (* src = "./core/arf.v:976.7-976.18|./core/arf.v:976.3-1051.6" *) _0770_ : _0105_;
  assign _0104_ = settagbusy2 ? (* full_case = 32'd1 *) (* src = "./core/arf.v:976.7-976.18|./core/arf.v:976.3-1051.6" *) _0769_ : _0092_;
  assign _0091_ = settagbusy2 ? (* full_case = 32'd1 *) (* src = "./core/arf.v:976.7-976.18|./core/arf.v:976.3-1051.6" *) _0768_ : _0066_;
  assign _0065_ = settagbusy2 ? (* full_case = 32'd1 *) (* src = "./core/arf.v:976.7-976.18|./core/arf.v:976.3-1051.6" *) _0767_ : _0031_;
  assign _0124_ = settagbusy2 ? (* full_case = 32'd1 *) (* src = "./core/arf.v:976.7-976.18|./core/arf.v:976.3-1051.6" *) _0766_ : _0116_;
  assign _0035_ = settagbusy2 ? (* full_case = 32'd1 *) (* src = "./core/arf.v:976.7-976.18|./core/arf.v:976.3-1051.6" *) _0765_ : _0392_;
  assign _0115_ = settagbusy2 ? (* full_case = 32'd1 *) (* src = "./core/arf.v:976.7-976.18|./core/arf.v:976.3-1051.6" *) _0764_ : _0103_;
  assign _0102_ = settagbusy2 ? (* full_case = 32'd1 *) (* src = "./core/arf.v:976.7-976.18|./core/arf.v:976.3-1051.6" *) _0763_ : _0089_;
  assign _0088_ = settagbusy2 ? (* full_case = 32'd1 *) (* src = "./core/arf.v:976.7-976.18|./core/arf.v:976.3-1051.6" *) _0762_ : _0062_;
  assign _0061_ = settagbusy2 ? (* full_case = 32'd1 *) (* src = "./core/arf.v:976.7-976.18|./core/arf.v:976.3-1051.6" *) _0761_ : _0025_;
  assign _0123_ = settagbusy2 ? (* full_case = 32'd1 *) (* src = "./core/arf.v:976.7-976.18|./core/arf.v:976.3-1051.6" *) _0760_ : _0114_;
  assign _0029_ = settagbusy2 ? (* full_case = 32'd1 *) (* src = "./core/arf.v:976.7-976.18|./core/arf.v:976.3-1051.6" *) _0759_ : _0388_;
  assign _0113_ = settagbusy2 ? (* full_case = 32'd1 *) (* src = "./core/arf.v:976.7-976.18|./core/arf.v:976.3-1051.6" *) _0758_ : _0101_;
  assign _0100_ = settagbusy2 ? (* full_case = 32'd1 *) (* src = "./core/arf.v:976.7-976.18|./core/arf.v:976.3-1051.6" *) _0757_ : _0086_;
  assign _0085_ = settagbusy2 ? (* full_case = 32'd1 *) (* src = "./core/arf.v:976.7-976.18|./core/arf.v:976.3-1051.6" *) _0756_ : _0058_;
  assign _0057_ = settagbusy2 ? (* full_case = 32'd1 *) (* src = "./core/arf.v:976.7-976.18|./core/arf.v:976.3-1051.6" *) _0755_ : _0019_;
  assign _0122_ = settagbusy2 ? (* full_case = 32'd1 *) (* src = "./core/arf.v:976.7-976.18|./core/arf.v:976.3-1051.6" *) _0754_ : _0112_;
  assign _0023_ = settagbusy2 ? (* full_case = 32'd1 *) (* src = "./core/arf.v:976.7-976.18|./core/arf.v:976.3-1051.6" *) _0753_ : _0384_;
  assign _0111_ = settagbusy2 ? (* full_case = 32'd1 *) (* src = "./core/arf.v:976.7-976.18|./core/arf.v:976.3-1051.6" *) _0752_ : _0099_;
  assign _0098_ = settagbusy2 ? (* full_case = 32'd1 *) (* src = "./core/arf.v:976.7-976.18|./core/arf.v:976.3-1051.6" *) _0751_ : _0083_;
  assign _0082_ = settagbusy2 ? (* full_case = 32'd1 *) (* src = "./core/arf.v:976.7-976.18|./core/arf.v:976.3-1051.6" *) _0750_ : _0054_;
  assign _0053_ = settagbusy2 ? (* full_case = 32'd1 *) (* src = "./core/arf.v:976.7-976.18|./core/arf.v:976.3-1051.6" *) _0749_ : _0013_;
  assign _0121_ = settagbusy2 ? (* full_case = 32'd1 *) (* src = "./core/arf.v:976.7-976.18|./core/arf.v:976.3-1051.6" *) _0748_ : _0110_;
  assign _0017_ = settagbusy2 ? (* full_case = 32'd1 *) (* src = "./core/arf.v:976.7-976.18|./core/arf.v:976.3-1051.6" *) _0747_ : _0380_;
  assign _0109_ = settagbusy2 ? (* full_case = 32'd1 *) (* src = "./core/arf.v:976.7-976.18|./core/arf.v:976.3-1051.6" *) _0746_ : _0097_;
  assign _0096_ = settagbusy2 ? (* full_case = 32'd1 *) (* src = "./core/arf.v:976.7-976.18|./core/arf.v:976.3-1051.6" *) _0745_ : _0080_;
  assign _0079_ = settagbusy2 ? (* full_case = 32'd1 *) (* src = "./core/arf.v:976.7-976.18|./core/arf.v:976.3-1051.6" *) _0744_ : _0050_;
  assign _0049_ = settagbusy2 ? (* full_case = 32'd1 *) (* src = "./core/arf.v:976.7-976.18|./core/arf.v:976.3-1051.6" *) _0743_ : _0007_;
  assign _0120_ = settagbusy2 ? (* full_case = 32'd1 *) (* src = "./core/arf.v:976.7-976.18|./core/arf.v:976.3-1051.6" *) _0742_ : _0108_;
  assign _0011_ = settagbusy2 ? (* full_case = 32'd1 *) (* src = "./core/arf.v:976.7-976.18|./core/arf.v:976.3-1051.6" *) _0741_ : _0376_;
  assign _0925_ = settagbusy1 ? (* full_case = 32'd1 *) (* src = "./core/arf.v:833.7-833.18|./core/arf.v:833.3-975.6" *) _0740_ : tag5_4;
  assign _0926_ = prmiss ? (* full_case = 32'd1 *) (* src = "./core/arf.v:645.20-645.26|./core/arf.v:645.16-1052.10" *) 32'hxxxxxxxx : _0925_;
  assign _0927_ = prsuccess ? (* full_case = 32'd1 *) (* src = "./core/arf.v:601.20-601.29|./core/arf.v:601.16-1052.10" *) 32'hxxxxxxxx : _0926_;
  assign _0107_ = reset ? (* full_case = 32'd1 *) (* src = "./core/arf.v:564.11-564.16|./core/arf.v:564.7-1052.10" *) 32'hxxxxxxxx : _0927_;
  assign _0928_ = settagbusy1 ? (* full_case = 32'd1 *) (* src = "./core/arf.v:833.7-833.18|./core/arf.v:833.3-975.6" *) _0739_ : tag5_3;
  assign _0929_ = prmiss ? (* full_case = 32'd1 *) (* src = "./core/arf.v:645.20-645.26|./core/arf.v:645.16-1052.10" *) 32'hxxxxxxxx : _0928_;
  assign _0930_ = prsuccess ? (* full_case = 32'd1 *) (* src = "./core/arf.v:601.20-601.29|./core/arf.v:601.16-1052.10" *) 32'hxxxxxxxx : _0929_;
  assign _0095_ = reset ? (* full_case = 32'd1 *) (* src = "./core/arf.v:564.11-564.16|./core/arf.v:564.7-1052.10" *) 32'hxxxxxxxx : _0930_;
  assign _0931_ = settagbusy1 ? (* full_case = 32'd1 *) (* src = "./core/arf.v:833.7-833.18|./core/arf.v:833.3-975.6" *) _0738_ : tag5_2;
  assign _0932_ = prmiss ? (* full_case = 32'd1 *) (* src = "./core/arf.v:645.20-645.26|./core/arf.v:645.16-1052.10" *) 32'hxxxxxxxx : _0931_;
  assign _0933_ = prsuccess ? (* full_case = 32'd1 *) (* src = "./core/arf.v:601.20-601.29|./core/arf.v:601.16-1052.10" *) 32'hxxxxxxxx : _0932_;
  assign _0070_ = reset ? (* full_case = 32'd1 *) (* src = "./core/arf.v:564.11-564.16|./core/arf.v:564.7-1052.10" *) 32'hxxxxxxxx : _0933_;
  assign _0934_ = settagbusy1 ? (* full_case = 32'd1 *) (* src = "./core/arf.v:833.7-833.18|./core/arf.v:833.3-975.6" *) _0737_ : tag5_1;
  assign _0935_ = prmiss ? (* full_case = 32'd1 *) (* src = "./core/arf.v:645.20-645.26|./core/arf.v:645.16-1052.10" *) 32'hxxxxxxxx : _0934_;
  assign _0936_ = prsuccess ? (* full_case = 32'd1 *) (* src = "./core/arf.v:601.20-601.29|./core/arf.v:601.16-1052.10" *) 32'hxxxxxxxx : _0935_;
  assign _0037_ = reset ? (* full_case = 32'd1 *) (* src = "./core/arf.v:564.11-564.16|./core/arf.v:564.7-1052.10" *) 32'hxxxxxxxx : _0936_;
  assign _0937_ = settagbusy1 ? (* full_case = 32'd1 *) (* src = "./core/arf.v:833.7-833.18|./core/arf.v:833.3-975.6" *) _0736_ : tag5_0;
  assign _0938_ = prmiss ? (* full_case = 32'd1 *) (* src = "./core/arf.v:645.20-645.26|./core/arf.v:645.16-1052.10" *) 32'hxxxxxxxx : _0937_;
  assign _0939_ = prsuccess ? (* full_case = 32'd1 *) (* src = "./core/arf.v:601.20-601.29|./core/arf.v:601.16-1052.10" *) 32'hxxxxxxxx : _0938_;
  assign _0118_ = reset ? (* full_case = 32'd1 *) (* src = "./core/arf.v:564.11-564.16|./core/arf.v:564.7-1052.10" *) 32'hxxxxxxxx : _0939_;
  assign _0942_ = $signed(_0661_) < 0 ? 1'h1 << - _0661_ : 1'h1 >> _0661_;
  assign _0943_ = $signed(_0661_) < 0 ? 1'h0 << - _0661_ : 1'h0 >> _0661_;
  assign _0944_ = $signed(_0662_) < 0 ? 1'h1 << - _0662_ : 1'h1 >> _0662_;
  assign _0945_ = $signed(_0662_) < 0 ? 1'h0 << - _0662_ : 1'h0 >> _0662_;
  assign _0946_ = $signed(_0659_) < 0 ? _0421_[0] << - _0659_ : _0421_[0] >> _0659_;
  assign _0947_ = $signed(_0659_) < 0 ? _0423_[0] << - _0659_ : _0423_[0] >> _0659_;
  assign _0948_ = $signed(_0659_) < 0 ? _0425_[0] << - _0659_ : _0425_[0] >> _0659_;
  assign _0949_ = $signed(_0659_) < 0 ? _0427_[0] << - _0659_ : _0427_[0] >> _0659_;
  assign _0950_ = $signed(_0659_) < 0 ? _0429_[0] << - _0659_ : _0429_[0] >> _0659_;
  assign _0951_ = $signed(_0659_) < 0 ? _0431_[0] << - _0659_ : _0431_[0] >> _0659_;
  assign _0952_ = $signed(_0659_) < 0 ? _0433_[0] << - _0659_ : _0433_[0] >> _0659_;
  assign _0953_ = $signed(_0659_) < 0 ? _0435_[0] << - _0659_ : _0435_[0] >> _0659_;
  assign _0954_ = $signed(_0659_) < 0 ? _0437_[0] << - _0659_ : _0437_[0] >> _0659_;
  assign _0955_ = $signed(_0659_) < 0 ? _0439_[0] << - _0659_ : _0439_[0] >> _0659_;
  assign _0956_ = $signed(_0659_) < 0 ? _0441_[0] << - _0659_ : _0441_[0] >> _0659_;
  assign _0957_ = $signed(_0659_) < 0 ? _0443_[0] << - _0659_ : _0443_[0] >> _0659_;
  assign _0958_ = $signed(_0659_) < 0 ? _0445_[0] << - _0659_ : _0445_[0] >> _0659_;
  assign _0959_ = $signed(_0659_) < 0 ? _0447_[0] << - _0659_ : _0447_[0] >> _0659_;
  assign _0960_ = $signed(_0659_) < 0 ? _0449_[0] << - _0659_ : _0449_[0] >> _0659_;
  assign _0961_ = $signed(_0659_) < 0 ? _0451_[0] << - _0659_ : _0451_[0] >> _0659_;
  assign _0962_ = $signed(_0659_) < 0 ? _0453_[0] << - _0659_ : _0453_[0] >> _0659_;
  assign _0963_ = $signed(_0659_) < 0 ? _0455_[0] << - _0659_ : _0455_[0] >> _0659_;
  assign _0964_ = $signed(_0659_) < 0 ? _0457_[0] << - _0659_ : _0457_[0] >> _0659_;
  assign _0965_ = $signed(_0659_) < 0 ? _0459_[0] << - _0659_ : _0459_[0] >> _0659_;
  assign _0966_ = $signed(_0659_) < 0 ? _0461_[0] << - _0659_ : _0461_[0] >> _0659_;
  assign _0967_ = $signed(_0659_) < 0 ? _0463_[0] << - _0659_ : _0463_[0] >> _0659_;
  assign _0968_ = $signed(_0659_) < 0 ? _0465_[0] << - _0659_ : _0465_[0] >> _0659_;
  assign _0969_ = $signed(_0659_) < 0 ? _0467_[0] << - _0659_ : _0467_[0] >> _0659_;
  assign _0970_ = $signed(_0659_) < 0 ? _0469_[0] << - _0659_ : _0469_[0] >> _0659_;
  assign _0971_ = $signed(_0659_) < 0 ? _0471_[0] << - _0659_ : _0471_[0] >> _0659_;
  assign _0972_ = $signed(_0659_) < 0 ? _0473_[0] << - _0659_ : _0473_[0] >> _0659_;
  assign _0973_ = $signed(_0659_) < 0 ? _0475_[0] << - _0659_ : _0475_[0] >> _0659_;
  assign _0974_ = $signed(_0659_) < 0 ? _0477_[0] << - _0659_ : _0477_[0] >> _0659_;
  assign _0975_ = $signed(_0659_) < 0 ? _0479_[0] << - _0659_ : _0479_[0] >> _0659_;
  assign _0976_ = $signed(_0659_) < 0 ? _0481_[0] << - _0659_ : _0481_[0] >> _0659_;
  assign _0977_ = $signed(_0659_) < 0 ? _0483_[0] << - _0659_ : _0483_[0] >> _0659_;
  assign _0978_ = $signed(_0659_) < 0 ? _0485_[0] << - _0659_ : _0485_[0] >> _0659_;
  assign _0979_ = $signed(_0659_) < 0 ? _0487_[0] << - _0659_ : _0487_[0] >> _0659_;
  assign _0980_ = $signed(_0659_) < 0 ? _0489_[0] << - _0659_ : _0489_[0] >> _0659_;
  assign _0940_ = $signed(_0659_) < 0 ? 1'h1 << - _0659_ : 1'h1 >> _0659_;
  assign _0981_ = $signed(_0659_) < 0 ? _0491_[0] << - _0659_ : _0491_[0] >> _0659_;
  assign _0982_ = $signed(_0660_) < 0 ? settag2[0] << - _0660_ : settag2[0] >> _0660_;
  assign _0983_ = $signed(_0660_) < 0 ? _0494_[0] << - _0660_ : _0494_[0] >> _0660_;
  assign _0984_ = $signed(_0660_) < 0 ? _0496_[0] << - _0660_ : _0496_[0] >> _0660_;
  assign _0985_ = $signed(_0660_) < 0 ? _0498_[0] << - _0660_ : _0498_[0] >> _0660_;
  assign _0986_ = $signed(_0660_) < 0 ? _0500_[0] << - _0660_ : _0500_[0] >> _0660_;
  assign _0987_ = $signed(_0660_) < 0 ? _0502_[0] << - _0660_ : _0502_[0] >> _0660_;
  assign _0988_ = $signed(_0660_) < 0 ? settag2[1] << - _0660_ : settag2[1] >> _0660_;
  assign _0989_ = $signed(_0660_) < 0 ? _0505_[0] << - _0660_ : _0505_[0] >> _0660_;
  assign _0990_ = $signed(_0660_) < 0 ? _0507_[0] << - _0660_ : _0507_[0] >> _0660_;
  assign _0991_ = $signed(_0660_) < 0 ? _0509_[0] << - _0660_ : _0509_[0] >> _0660_;
  assign _0992_ = $signed(_0660_) < 0 ? _0511_[0] << - _0660_ : _0511_[0] >> _0660_;
  assign _0993_ = $signed(_0660_) < 0 ? _0513_[0] << - _0660_ : _0513_[0] >> _0660_;
  assign _0994_ = $signed(_0660_) < 0 ? settag2[2] << - _0660_ : settag2[2] >> _0660_;
  assign _0995_ = $signed(_0660_) < 0 ? _0516_[0] << - _0660_ : _0516_[0] >> _0660_;
  assign _0996_ = $signed(_0660_) < 0 ? _0518_[0] << - _0660_ : _0518_[0] >> _0660_;
  assign _0997_ = $signed(_0660_) < 0 ? _0520_[0] << - _0660_ : _0520_[0] >> _0660_;
  assign _0998_ = $signed(_0660_) < 0 ? _0522_[0] << - _0660_ : _0522_[0] >> _0660_;
  assign _0999_ = $signed(_0660_) < 0 ? _0524_[0] << - _0660_ : _0524_[0] >> _0660_;
  assign _1000_ = $signed(_0660_) < 0 ? settag2[3] << - _0660_ : settag2[3] >> _0660_;
  assign _1001_ = $signed(_0660_) < 0 ? _0527_[0] << - _0660_ : _0527_[0] >> _0660_;
  assign _1002_ = $signed(_0660_) < 0 ? _0529_[0] << - _0660_ : _0529_[0] >> _0660_;
  assign _1003_ = $signed(_0660_) < 0 ? _0531_[0] << - _0660_ : _0531_[0] >> _0660_;
  assign _1004_ = $signed(_0660_) < 0 ? _0533_[0] << - _0660_ : _0533_[0] >> _0660_;
  assign _1005_ = $signed(_0660_) < 0 ? _0535_[0] << - _0660_ : _0535_[0] >> _0660_;
  assign _1006_ = $signed(_0660_) < 0 ? settag2[4] << - _0660_ : settag2[4] >> _0660_;
  assign _1007_ = $signed(_0660_) < 0 ? _0538_[0] << - _0660_ : _0538_[0] >> _0660_;
  assign _1008_ = $signed(_0660_) < 0 ? _0540_[0] << - _0660_ : _0540_[0] >> _0660_;
  assign _1009_ = $signed(_0660_) < 0 ? _0542_[0] << - _0660_ : _0542_[0] >> _0660_;
  assign _1010_ = $signed(_0660_) < 0 ? _0544_[0] << - _0660_ : _0544_[0] >> _0660_;
  assign _1011_ = $signed(_0660_) < 0 ? _0546_[0] << - _0660_ : _0546_[0] >> _0660_;
  assign _1012_ = $signed(_0660_) < 0 ? settag2[5] << - _0660_ : settag2[5] >> _0660_;
  assign _1013_ = $signed(_0660_) < 0 ? _0549_[0] << - _0660_ : _0549_[0] >> _0660_;
  assign _1014_ = $signed(_0660_) < 0 ? _0551_[0] << - _0660_ : _0551_[0] >> _0660_;
  assign _1015_ = $signed(_0660_) < 0 ? _0553_[0] << - _0660_ : _0553_[0] >> _0660_;
  assign _1016_ = $signed(_0660_) < 0 ? _0555_[0] << - _0660_ : _0555_[0] >> _0660_;
  assign _0941_ = $signed(_0660_) < 0 ? 1'h1 << - _0660_ : 1'h1 >> _0660_;
  assign _1017_ = $signed(_0660_) < 0 ? _0557_[0] << - _0660_ : _0557_[0] >> _0660_;
  wire [31:0] _2462_ = tag0_master;
  assign _1018_ = _2462_[comreg1 +: 1];
  wire [31:0] _2463_ = tag1_master;
  assign _1019_ = _2463_[comreg1 +: 1];
  wire [31:0] _2464_ = tag2_master;
  assign _1020_ = _2464_[comreg1 +: 1];
  wire [31:0] _2465_ = tag3_master;
  assign _1021_ = _2465_[comreg1 +: 1];
  wire [31:0] _2466_ = tag4_master;
  assign _1022_ = _2466_[comreg1 +: 1];
  wire [31:0] _2467_ = tag5_master;
  assign _1023_ = _2467_[comreg1 +: 1];
  wire [31:0] _2468_ = tag0_master;
  assign _1024_ = _2468_[comreg2 +: 1];
  wire [31:0] _2469_ = tag1_master;
  assign _1025_ = _2469_[comreg2 +: 1];
  wire [31:0] _2470_ = tag2_master;
  assign _1026_ = _2470_[comreg2 +: 1];
  wire [31:0] _2471_ = tag3_master;
  assign _1027_ = _2471_[comreg2 +: 1];
  wire [31:0] _2472_ = tag4_master;
  assign _1028_ = _2472_[comreg2 +: 1];
  wire [31:0] _2473_ = tag5_master;
  assign _1029_ = _2473_[comreg2 +: 1];
  wire [31:0] _2474_ = tag0_0;
  assign _1030_ = _2474_[comreg1 +: 1];
  wire [31:0] _2475_ = tag1_0;
  assign _1031_ = _2475_[comreg1 +: 1];
  wire [31:0] _2476_ = tag2_0;
  assign _1032_ = _2476_[comreg1 +: 1];
  wire [31:0] _2477_ = tag3_0;
  assign _1033_ = _2477_[comreg1 +: 1];
  wire [31:0] _2478_ = tag4_0;
  assign _1034_ = _2478_[comreg1 +: 1];
  wire [31:0] _2479_ = tag5_0;
  assign _1035_ = _2479_[comreg1 +: 1];
  wire [31:0] _2480_ = tag0_0;
  assign _1036_ = _2480_[comreg2 +: 1];
  wire [31:0] _2481_ = tag1_0;
  assign _1037_ = _2481_[comreg2 +: 1];
  wire [31:0] _2482_ = tag2_0;
  assign _1038_ = _2482_[comreg2 +: 1];
  wire [31:0] _2483_ = tag3_0;
  assign _1039_ = _2483_[comreg2 +: 1];
  wire [31:0] _2484_ = tag4_0;
  assign _1040_ = _2484_[comreg2 +: 1];
  wire [31:0] _2485_ = tag5_0;
  assign _1041_ = _2485_[comreg2 +: 1];
  wire [31:0] _2486_ = tag0_1;
  assign _1042_ = _2486_[comreg1 +: 1];
  wire [31:0] _2487_ = tag1_1;
  assign _1043_ = _2487_[comreg1 +: 1];
  wire [31:0] _2488_ = tag2_1;
  assign _1044_ = _2488_[comreg1 +: 1];
  wire [31:0] _2489_ = tag3_1;
  assign _1045_ = _2489_[comreg1 +: 1];
  wire [31:0] _2490_ = tag4_1;
  assign _1046_ = _2490_[comreg1 +: 1];
  wire [31:0] _2491_ = tag5_1;
  assign _1047_ = _2491_[comreg1 +: 1];
  wire [31:0] _2492_ = tag0_1;
  assign _1048_ = _2492_[comreg2 +: 1];
  wire [31:0] _2493_ = tag1_1;
  assign _1049_ = _2493_[comreg2 +: 1];
  wire [31:0] _2494_ = tag2_1;
  assign _1050_ = _2494_[comreg2 +: 1];
  wire [31:0] _2495_ = tag3_1;
  assign _1051_ = _2495_[comreg2 +: 1];
  wire [31:0] _2496_ = tag4_1;
  assign _1052_ = _2496_[comreg2 +: 1];
  wire [31:0] _2497_ = tag5_1;
  assign _1053_ = _2497_[comreg2 +: 1];
  wire [31:0] _2498_ = tag0_2;
  assign _1054_ = _2498_[comreg1 +: 1];
  wire [31:0] _2499_ = tag1_2;
  assign _1055_ = _2499_[comreg1 +: 1];
  wire [31:0] _2500_ = tag2_2;
  assign _1056_ = _2500_[comreg1 +: 1];
  wire [31:0] _2501_ = tag3_2;
  assign _1057_ = _2501_[comreg1 +: 1];
  wire [31:0] _2502_ = tag4_2;
  assign _1058_ = _2502_[comreg1 +: 1];
  wire [31:0] _2503_ = tag5_2;
  assign _1059_ = _2503_[comreg1 +: 1];
  wire [31:0] _2504_ = tag0_2;
  assign _1060_ = _2504_[comreg2 +: 1];
  wire [31:0] _2505_ = tag1_2;
  assign _1061_ = _2505_[comreg2 +: 1];
  wire [31:0] _2506_ = tag2_2;
  assign _1062_ = _2506_[comreg2 +: 1];
  wire [31:0] _2507_ = tag3_2;
  assign _1063_ = _2507_[comreg2 +: 1];
  wire [31:0] _2508_ = tag4_2;
  assign _1064_ = _2508_[comreg2 +: 1];
  wire [31:0] _2509_ = tag5_2;
  assign _1065_ = _2509_[comreg2 +: 1];
  wire [31:0] _2510_ = tag0_3;
  assign _1066_ = _2510_[comreg1 +: 1];
  wire [31:0] _2511_ = tag1_3;
  assign _1067_ = _2511_[comreg1 +: 1];
  wire [31:0] _2512_ = tag2_3;
  assign _1068_ = _2512_[comreg1 +: 1];
  wire [31:0] _2513_ = tag3_3;
  assign _1069_ = _2513_[comreg1 +: 1];
  wire [31:0] _2514_ = tag4_3;
  assign _1070_ = _2514_[comreg1 +: 1];
  wire [31:0] _2515_ = tag5_3;
  assign _1071_ = _2515_[comreg1 +: 1];
  wire [31:0] _2516_ = tag0_3;
  assign _1072_ = _2516_[comreg2 +: 1];
  wire [31:0] _2517_ = tag1_3;
  assign _1073_ = _2517_[comreg2 +: 1];
  wire [31:0] _2518_ = tag2_3;
  assign _1074_ = _2518_[comreg2 +: 1];
  wire [31:0] _2519_ = tag3_3;
  assign _1075_ = _2519_[comreg2 +: 1];
  wire [31:0] _2520_ = tag4_3;
  assign _1076_ = _2520_[comreg2 +: 1];
  wire [31:0] _2521_ = tag5_3;
  assign _1077_ = _2521_[comreg2 +: 1];
  wire [31:0] _2522_ = tag0_4;
  assign _1078_ = _2522_[comreg1 +: 1];
  wire [31:0] _2523_ = tag1_4;
  assign _1079_ = _2523_[comreg1 +: 1];
  wire [31:0] _2524_ = tag2_4;
  assign _1080_ = _2524_[comreg1 +: 1];
  wire [31:0] _2525_ = tag3_4;
  assign _1081_ = _2525_[comreg1 +: 1];
  wire [31:0] _2526_ = tag4_4;
  assign _1082_ = _2526_[comreg1 +: 1];
  wire [31:0] _2527_ = tag5_4;
  assign _1083_ = _2527_[comreg1 +: 1];
  wire [31:0] _2528_ = tag0_4;
  assign _1084_ = _2528_[comreg2 +: 1];
  wire [31:0] _2529_ = tag1_4;
  assign _1085_ = _2529_[comreg2 +: 1];
  wire [31:0] _2530_ = tag2_4;
  assign _1086_ = _2530_[comreg2 +: 1];
  wire [31:0] _2531_ = tag3_4;
  assign _1087_ = _2531_[comreg2 +: 1];
  wire [31:0] _2532_ = tag4_4;
  assign _1088_ = _2532_[comreg2 +: 1];
  wire [31:0] _2533_ = tag5_4;
  assign _1089_ = _2533_[comreg2 +: 1];
  wire [31:0] _2534_ = busy_master;
  assign rs1_1busy = _2534_[rs1_1 +: 1];
  wire [31:0] _2535_ = busy_master;
  assign rs2_1busy = _2535_[rs2_1 +: 1];
  wire [31:0] _2536_ = busy_master;
  assign rs1_2busy = _2536_[rs1_2 +: 1];
  wire [31:0] _2537_ = busy_master;
  assign rs2_2busy = _2537_[rs2_2 +: 1];
  wire [31:0] _2538_ = tag0_master;
  assign rs1_1tag[0] = _2538_[rs1_1 +: 1];
  wire [31:0] _2539_ = tag1_master;
  assign rs1_1tag[1] = _2539_[rs1_1 +: 1];
  wire [31:0] _2540_ = tag2_master;
  assign rs1_1tag[2] = _2540_[rs1_1 +: 1];
  wire [31:0] _2541_ = tag3_master;
  assign rs1_1tag[3] = _2541_[rs1_1 +: 1];
  wire [31:0] _2542_ = tag4_master;
  assign rs1_1tag[4] = _2542_[rs1_1 +: 1];
  wire [31:0] _2543_ = tag5_master;
  assign rs1_1tag[5] = _2543_[rs1_1 +: 1];
  wire [31:0] _2544_ = tag0_master;
  assign rs2_1tag[0] = _2544_[rs2_1 +: 1];
  wire [31:0] _2545_ = tag1_master;
  assign rs2_1tag[1] = _2545_[rs2_1 +: 1];
  wire [31:0] _2546_ = tag2_master;
  assign rs2_1tag[2] = _2546_[rs2_1 +: 1];
  wire [31:0] _2547_ = tag3_master;
  assign rs2_1tag[3] = _2547_[rs2_1 +: 1];
  wire [31:0] _2548_ = tag4_master;
  assign rs2_1tag[4] = _2548_[rs2_1 +: 1];
  wire [31:0] _2549_ = tag5_master;
  assign rs2_1tag[5] = _2549_[rs2_1 +: 1];
  wire [31:0] _2550_ = tag0_master;
  assign rs1_2tag[0] = _2550_[rs1_2 +: 1];
  wire [31:0] _2551_ = tag1_master;
  assign rs1_2tag[1] = _2551_[rs1_2 +: 1];
  wire [31:0] _2552_ = tag2_master;
  assign rs1_2tag[2] = _2552_[rs1_2 +: 1];
  wire [31:0] _2553_ = tag3_master;
  assign rs1_2tag[3] = _2553_[rs1_2 +: 1];
  wire [31:0] _2554_ = tag4_master;
  assign rs1_2tag[4] = _2554_[rs1_2 +: 1];
  wire [31:0] _2555_ = tag5_master;
  assign rs1_2tag[5] = _2555_[rs1_2 +: 1];
  wire [31:0] _2556_ = tag0_master;
  assign rs2_2tag[0] = _2556_[rs2_2 +: 1];
  wire [31:0] _2557_ = tag1_master;
  assign rs2_2tag[1] = _2557_[rs2_2 +: 1];
  wire [31:0] _2558_ = tag2_master;
  assign rs2_2tag[2] = _2558_[rs2_2 +: 1];
  wire [31:0] _2559_ = tag3_master;
  assign rs2_2tag[3] = _2559_[rs2_2 +: 1];
  wire [31:0] _2560_ = tag4_master;
  assign rs2_2tag[4] = _2560_[rs2_2 +: 1];
  wire [31:0] _2561_ = tag5_master;
  assign rs2_2tag[5] = _2561_[rs2_2 +: 1];
  wire [31:0] _2562_ = tag0_master;
  assign _1090_ = _2562_[settagbusy1_addr +: 1];
  wire [31:0] _2563_ = tag0_0;
  assign _1091_ = _2563_[settagbusy1_addr +: 1];
  wire [31:0] _2564_ = tag0_1;
  assign _1092_ = _2564_[settagbusy1_addr +: 1];
  wire [31:0] _2565_ = tag0_2;
  assign _1093_ = _2565_[settagbusy1_addr +: 1];
  wire [31:0] _2566_ = tag0_3;
  assign _1094_ = _2566_[settagbusy1_addr +: 1];
  wire [31:0] _2567_ = tag0_4;
  assign _1095_ = _2567_[settagbusy1_addr +: 1];
  wire [31:0] _2568_ = tag1_master;
  assign _1096_ = _2568_[settagbusy1_addr +: 1];
  wire [31:0] _2569_ = tag1_0;
  assign _1097_ = _2569_[settagbusy1_addr +: 1];
  wire [31:0] _2570_ = tag1_1;
  assign _1098_ = _2570_[settagbusy1_addr +: 1];
  wire [31:0] _2571_ = tag1_2;
  assign _1099_ = _2571_[settagbusy1_addr +: 1];
  wire [31:0] _2572_ = tag1_3;
  assign _1100_ = _2572_[settagbusy1_addr +: 1];
  wire [31:0] _2573_ = tag1_4;
  assign _1101_ = _2573_[settagbusy1_addr +: 1];
  wire [31:0] _2574_ = tag2_master;
  assign _1102_ = _2574_[settagbusy1_addr +: 1];
  wire [31:0] _2575_ = tag2_0;
  assign _1103_ = _2575_[settagbusy1_addr +: 1];
  wire [31:0] _2576_ = tag2_1;
  assign _1104_ = _2576_[settagbusy1_addr +: 1];
  wire [31:0] _2577_ = tag2_2;
  assign _1105_ = _2577_[settagbusy1_addr +: 1];
  wire [31:0] _2578_ = tag2_3;
  assign _1106_ = _2578_[settagbusy1_addr +: 1];
  wire [31:0] _2579_ = tag2_4;
  assign _1107_ = _2579_[settagbusy1_addr +: 1];
  wire [31:0] _2580_ = tag3_master;
  assign _1108_ = _2580_[settagbusy1_addr +: 1];
  wire [31:0] _2581_ = tag3_0;
  assign _1109_ = _2581_[settagbusy1_addr +: 1];
  wire [31:0] _2582_ = tag3_1;
  assign _1110_ = _2582_[settagbusy1_addr +: 1];
  wire [31:0] _2583_ = tag3_2;
  assign _1111_ = _2583_[settagbusy1_addr +: 1];
  wire [31:0] _2584_ = tag3_3;
  assign _1112_ = _2584_[settagbusy1_addr +: 1];
  wire [31:0] _2585_ = tag3_4;
  assign _1113_ = _2585_[settagbusy1_addr +: 1];
  wire [31:0] _2586_ = tag4_master;
  assign _1114_ = _2586_[settagbusy1_addr +: 1];
  wire [31:0] _2587_ = tag4_0;
  assign _1115_ = _2587_[settagbusy1_addr +: 1];
  wire [31:0] _2588_ = tag4_1;
  assign _1116_ = _2588_[settagbusy1_addr +: 1];
  wire [31:0] _2589_ = tag4_2;
  assign _1117_ = _2589_[settagbusy1_addr +: 1];
  wire [31:0] _2590_ = tag4_3;
  assign _1118_ = _2590_[settagbusy1_addr +: 1];
  wire [31:0] _2591_ = tag4_4;
  assign _1119_ = _2591_[settagbusy1_addr +: 1];
  wire [31:0] _2592_ = tag5_master;
  assign _1120_ = _2592_[settagbusy1_addr +: 1];
  wire [31:0] _2593_ = tag5_0;
  assign _1121_ = _2593_[settagbusy1_addr +: 1];
  wire [31:0] _2594_ = tag5_1;
  assign _1122_ = _2594_[settagbusy1_addr +: 1];
  wire [31:0] _2595_ = tag5_2;
  assign _1123_ = _2595_[settagbusy1_addr +: 1];
  wire [31:0] _2596_ = tag5_3;
  assign _1124_ = _2596_[settagbusy1_addr +: 1];
  wire [31:0] _2597_ = tag5_4;
  assign _1125_ = _2597_[settagbusy1_addr +: 1];
  wire [31:0] _2598_ = tag0_0;
  assign _1126_ = _2598_[settagbusy2_addr +: 1];
  wire [31:0] _2599_ = tag0_1;
  assign _1127_ = _2599_[settagbusy2_addr +: 1];
  wire [31:0] _2600_ = tag0_2;
  assign _1128_ = _2600_[settagbusy2_addr +: 1];
  wire [31:0] _2601_ = tag0_3;
  assign _1129_ = _2601_[settagbusy2_addr +: 1];
  wire [31:0] _2602_ = tag0_4;
  assign _1130_ = _2602_[settagbusy2_addr +: 1];
  wire [31:0] _2603_ = tag1_0;
  assign _1131_ = _2603_[settagbusy2_addr +: 1];
  wire [31:0] _2604_ = tag1_1;
  assign _1132_ = _2604_[settagbusy2_addr +: 1];
  wire [31:0] _2605_ = tag1_2;
  assign _1133_ = _2605_[settagbusy2_addr +: 1];
  wire [31:0] _2606_ = tag1_3;
  assign _1134_ = _2606_[settagbusy2_addr +: 1];
  wire [31:0] _2607_ = tag1_4;
  assign _1135_ = _2607_[settagbusy2_addr +: 1];
  wire [31:0] _2608_ = tag2_0;
  assign _1136_ = _2608_[settagbusy2_addr +: 1];
  wire [31:0] _2609_ = tag2_1;
  assign _1137_ = _2609_[settagbusy2_addr +: 1];
  wire [31:0] _2610_ = tag2_2;
  assign _1138_ = _2610_[settagbusy2_addr +: 1];
  wire [31:0] _2611_ = tag2_3;
  assign _1139_ = _2611_[settagbusy2_addr +: 1];
  wire [31:0] _2612_ = tag2_4;
  assign _1140_ = _2612_[settagbusy2_addr +: 1];
  wire [31:0] _2613_ = tag3_0;
  assign _1141_ = _2613_[settagbusy2_addr +: 1];
  wire [31:0] _2614_ = tag3_1;
  assign _1142_ = _2614_[settagbusy2_addr +: 1];
  wire [31:0] _2615_ = tag3_2;
  assign _1143_ = _2615_[settagbusy2_addr +: 1];
  wire [31:0] _2616_ = tag3_3;
  assign _1144_ = _2616_[settagbusy2_addr +: 1];
  wire [31:0] _2617_ = tag3_4;
  assign _1145_ = _2617_[settagbusy2_addr +: 1];
  wire [31:0] _2618_ = tag4_0;
  assign _1146_ = _2618_[settagbusy2_addr +: 1];
  wire [31:0] _2619_ = tag4_1;
  assign _1147_ = _2619_[settagbusy2_addr +: 1];
  wire [31:0] _2620_ = tag4_2;
  assign _1148_ = _2620_[settagbusy2_addr +: 1];
  wire [31:0] _2621_ = tag4_3;
  assign _1149_ = _2621_[settagbusy2_addr +: 1];
  wire [31:0] _2622_ = tag4_4;
  assign _1150_ = _2622_[settagbusy2_addr +: 1];
  wire [31:0] _2623_ = tag5_0;
  assign _1151_ = _2623_[settagbusy2_addr +: 1];
  wire [31:0] _2624_ = tag5_1;
  assign _1152_ = _2624_[settagbusy2_addr +: 1];
  wire [31:0] _2625_ = tag5_2;
  assign _1153_ = _2625_[settagbusy2_addr +: 1];
  wire [31:0] _2626_ = tag5_3;
  assign _1154_ = _2626_[settagbusy2_addr +: 1];
  wire [31:0] _2627_ = tag5_4;
  assign _1155_ = _2627_[settagbusy2_addr +: 1];
  assign _1156_ = 32'd1 << (* src = "./core/arf.v:418.9-418.25" *) comreg1;
  assign _1157_ = 32'd1 << (* src = "./core/arf.v:421.9-421.25" *) comreg2;
  assign _0513_[0] = wesetvec2[4] ? (* src = "./core/arf.v:1001.34-1002.43" *) settag2[1] : _1135_;
  assign _0516_[0] = wesetvec2[0] ? (* src = "./core/arf.v:1005.34-1006.43" *) settag2[2] : _1136_;
  assign _0518_[0] = wesetvec2[1] ? (* src = "./core/arf.v:1007.34-1008.43" *) settag2[2] : _1137_;
  assign _0520_[0] = wesetvec2[2] ? (* src = "./core/arf.v:1009.34-1010.43" *) settag2[2] : _1138_;
  assign _0522_[0] = wesetvec2[3] ? (* src = "./core/arf.v:1011.34-1012.43" *) settag2[2] : _1139_;
  assign _0524_[0] = wesetvec2[4] ? (* src = "./core/arf.v:1013.34-1014.43" *) settag2[2] : _1140_;
  assign _0527_[0] = wesetvec2[0] ? (* src = "./core/arf.v:1017.34-1018.43" *) settag2[3] : _1141_;
  assign _0529_[0] = wesetvec2[1] ? (* src = "./core/arf.v:1019.34-1020.43" *) settag2[3] : _1142_;
  assign _0531_[0] = wesetvec2[2] ? (* src = "./core/arf.v:1021.34-1022.43" *) settag2[3] : _1143_;
  assign _0533_[0] = wesetvec2[3] ? (* src = "./core/arf.v:1023.34-1024.43" *) settag2[3] : _1144_;
  assign _0535_[0] = wesetvec2[4] ? (* src = "./core/arf.v:1025.34-1026.43" *) settag2[3] : _1145_;
  assign _0538_[0] = wesetvec2[0] ? (* src = "./core/arf.v:1029.34-1030.43" *) settag2[4] : _1146_;
  assign _0540_[0] = wesetvec2[1] ? (* src = "./core/arf.v:1031.34-1032.43" *) settag2[4] : _1147_;
  assign _0542_[0] = wesetvec2[2] ? (* src = "./core/arf.v:1033.34-1034.43" *) settag2[4] : _1148_;
  assign _0544_[0] = wesetvec2[3] ? (* src = "./core/arf.v:1035.34-1036.43" *) settag2[4] : _1149_;
  assign _0546_[0] = wesetvec2[4] ? (* src = "./core/arf.v:1037.34-1038.43" *) settag2[4] : _1150_;
  assign _0549_[0] = wesetvec2[0] ? (* src = "./core/arf.v:1041.34-1042.43" *) settag2[5] : _1151_;
  assign _0551_[0] = wesetvec2[1] ? (* src = "./core/arf.v:1043.34-1044.43" *) settag2[5] : _1152_;
  assign _0553_[0] = wesetvec2[2] ? (* src = "./core/arf.v:1045.34-1046.43" *) settag2[5] : _1153_;
  assign _0555_[0] = wesetvec2[3] ? (* src = "./core/arf.v:1047.34-1048.43" *) settag2[5] : _1154_;
  assign _0557_[0] = wesetvec2[4] ? (* src = "./core/arf.v:1049.34-1050.43" *) settag2[5] : _1155_;
  assign setbusy1_master = \__MUX_ternary/core/arfv2504242__WIRE_logic_and/core/arfv2504241_Y  ? (* src = "./core/arf.v:250.34-251.65" *) 1'h0 : settagbusy1;
  assign _1158_ = clearbusy1_master ? (* src = "./core/arf.v:376.8-378.16" *) _0679_ : 32'd4294967295;
  assign _1159_ = clearbusy2_master ? (* src = "./core/arf.v:379.8-381.16" *) _0680_ : 32'd4294967295;
  assign _1160_ = clearbusy1_0 ? (* src = "./core/arf.v:385.7-387.15" *) _0679_ : 32'd4294967295;
  assign _1161_ = clearbusy2_0 ? (* src = "./core/arf.v:388.7-390.15" *) _0680_ : 32'd4294967295;
  assign _1162_ = clearbusy1_1 ? (* src = "./core/arf.v:393.7-395.15" *) _0679_ : 32'd4294967295;
  assign _1163_ = clearbusy2_1 ? (* src = "./core/arf.v:396.7-398.15" *) _0680_ : 32'd4294967295;
  assign _1164_ = clearbusy1_2 ? (* src = "./core/arf.v:401.7-403.15" *) _0679_ : 32'd4294967295;
  assign _1165_ = clearbusy2_2 ? (* src = "./core/arf.v:404.7-406.15" *) _0680_ : 32'd4294967295;
  assign _1166_ = clearbusy1_3 ? (* src = "./core/arf.v:409.7-411.15" *) _0679_ : 32'd4294967295;
  assign _1167_ = clearbusy2_3 ? (* src = "./core/arf.v:412.7-414.15" *) _0680_ : 32'd4294967295;
  assign _1168_ = clearbusy1_4 ? (* src = "./core/arf.v:417.7-419.15" *) _0679_ : 32'd4294967295;
  assign _1169_ = clearbusy2_4 ? (* src = "./core/arf.v:420.7-422.15" *) _0680_ : 32'd4294967295;
  assign _1170_ = \__MUX_procmux14304__WIRE_eq/core/arfv4524759_Y  ? (* src = "./core/arf.v:452.16-452.76" *) next_bsymas : _0560_;
  assign _1171_ = \__MUX_procmux13764__WIRE_eq/core/arfv4534762_Y  ? (* src = "./core/arf.v:453.16-453.76" *) next_bsymas : _0561_;
  assign _1172_ = \__MUX_procmux13116__WIRE_eq/core/arfv4544765_Y  ? (* src = "./core/arf.v:454.16-454.76" *) next_bsymas : _0562_;
  assign _1173_ = \__MUX_procmux12360__WIRE_eq/core/arfv4554768_Y  ? (* src = "./core/arf.v:455.16-455.76" *) next_bsymas : _0563_;
  assign _1174_ = \__MUX_procmux11502__WIRE_eq/core/arfv4564771_Y  ? (* src = "./core/arf.v:456.16-456.76" *) next_bsymas : _0564_;
  assign _0421_[0] = setbusy1_master ? (* src = "./core/arf.v:835.39-836.53" *) settag1[0] : _1090_;
  assign _0423_[0] = \__MUX_ternary/core/arfv8386687__WIRE_and/core/arfv8386685_Y  ? (* src = "./core/arf.v:838.34-841.43" *) settag1[0] : _1091_;
  assign _0425_[0] = \__MUX_ternary/core/arfv8426702__WIRE_and/core/arfv8426700_Y  ? (* src = "./core/arf.v:842.34-845.43" *) settag1[0] : _1092_;
  assign _0427_[0] = \__MUX_ternary/core/arfv8466717__WIRE_and/core/arfv8466715_Y  ? (* src = "./core/arf.v:846.34-849.43" *) settag1[0] : _1093_;
  assign _0429_[0] = \__MUX_ternary/core/arfv8506732__WIRE_and/core/arfv8506730_Y  ? (* src = "./core/arf.v:850.34-853.43" *) settag1[0] : _1094_;
  assign _0431_[0] = \__MUX_ternary/core/arfv8546747__WIRE_and/core/arfv8546745_Y  ? (* src = "./core/arf.v:854.34-857.43" *) settag1[0] : _1095_;
  assign _0433_[0] = setbusy1_master ? (* src = "./core/arf.v:859.39-860.53" *) settag1[1] : _1096_;
  assign _0435_[0] = \__MUX_ternary/core/arfv8386687__WIRE_and/core/arfv8386685_Y  ? (* src = "./core/arf.v:862.34-865.43" *) settag1[1] : _1097_;
  assign _0437_[0] = \__MUX_ternary/core/arfv8426702__WIRE_and/core/arfv8426700_Y  ? (* src = "./core/arf.v:866.34-869.43" *) settag1[1] : _1098_;
  assign _0439_[0] = \__MUX_ternary/core/arfv8466717__WIRE_and/core/arfv8466715_Y  ? (* src = "./core/arf.v:870.34-873.43" *) settag1[1] : _1099_;
  assign _0441_[0] = \__MUX_ternary/core/arfv8506732__WIRE_and/core/arfv8506730_Y  ? (* src = "./core/arf.v:874.34-877.43" *) settag1[1] : _1100_;
  assign _0443_[0] = \__MUX_ternary/core/arfv8546747__WIRE_and/core/arfv8546745_Y  ? (* src = "./core/arf.v:878.34-881.43" *) settag1[1] : _1101_;
  assign _0445_[0] = setbusy1_master ? (* src = "./core/arf.v:883.39-884.53" *) settag1[2] : _1102_;
  assign _0447_[0] = \__MUX_ternary/core/arfv8386687__WIRE_and/core/arfv8386685_Y  ? (* src = "./core/arf.v:885.34-888.43" *) settag1[2] : _1103_;
  assign _0449_[0] = \__MUX_ternary/core/arfv8426702__WIRE_and/core/arfv8426700_Y  ? (* src = "./core/arf.v:889.34-892.43" *) settag1[2] : _1104_;
  assign _0451_[0] = \__MUX_ternary/core/arfv8466717__WIRE_and/core/arfv8466715_Y  ? (* src = "./core/arf.v:893.34-896.43" *) settag1[2] : _1105_;
  assign _0453_[0] = \__MUX_ternary/core/arfv8506732__WIRE_and/core/arfv8506730_Y  ? (* src = "./core/arf.v:897.34-900.43" *) settag1[2] : _1106_;
  assign _0455_[0] = \__MUX_ternary/core/arfv8546747__WIRE_and/core/arfv8546745_Y  ? (* src = "./core/arf.v:901.34-904.43" *) settag1[2] : _1107_;
  assign _0457_[0] = setbusy1_master ? (* src = "./core/arf.v:906.39-907.53" *) settag1[3] : _1108_;
  assign _0459_[0] = \__MUX_ternary/core/arfv8386687__WIRE_and/core/arfv8386685_Y  ? (* src = "./core/arf.v:908.34-911.43" *) settag1[3] : _1109_;
  assign _0461_[0] = \__MUX_ternary/core/arfv8426702__WIRE_and/core/arfv8426700_Y  ? (* src = "./core/arf.v:912.34-915.43" *) settag1[3] : _1110_;
  assign _0463_[0] = \__MUX_ternary/core/arfv8466717__WIRE_and/core/arfv8466715_Y  ? (* src = "./core/arf.v:916.34-919.43" *) settag1[3] : _1111_;
  assign _0465_[0] = \__MUX_ternary/core/arfv8506732__WIRE_and/core/arfv8506730_Y  ? (* src = "./core/arf.v:920.34-923.43" *) settag1[3] : _1112_;
  assign _0467_[0] = \__MUX_ternary/core/arfv8546747__WIRE_and/core/arfv8546745_Y  ? (* src = "./core/arf.v:924.34-927.43" *) settag1[3] : _1113_;
  assign _0469_[0] = setbusy1_master ? (* src = "./core/arf.v:929.39-930.53" *) settag1[4] : _1114_;
  assign _0471_[0] = \__MUX_ternary/core/arfv8386687__WIRE_and/core/arfv8386685_Y  ? (* src = "./core/arf.v:931.34-934.43" *) settag1[4] : _1115_;
  assign _0473_[0] = \__MUX_ternary/core/arfv8426702__WIRE_and/core/arfv8426700_Y  ? (* src = "./core/arf.v:935.34-938.43" *) settag1[4] : _1116_;
  assign _0475_[0] = \__MUX_ternary/core/arfv8466717__WIRE_and/core/arfv8466715_Y  ? (* src = "./core/arf.v:939.34-942.43" *) settag1[4] : _1117_;
  assign _0477_[0] = \__MUX_ternary/core/arfv8506732__WIRE_and/core/arfv8506730_Y  ? (* src = "./core/arf.v:943.34-946.43" *) settag1[4] : _1118_;
  assign _0479_[0] = \__MUX_ternary/core/arfv8546747__WIRE_and/core/arfv8546745_Y  ? (* src = "./core/arf.v:947.34-950.43" *) settag1[4] : _1119_;
  assign _0481_[0] = setbusy1_master ? (* src = "./core/arf.v:952.39-953.53" *) settag1[5] : _1120_;
  assign _0483_[0] = \__MUX_ternary/core/arfv8386687__WIRE_and/core/arfv8386685_Y  ? (* src = "./core/arf.v:954.34-957.43" *) settag1[5] : _1121_;
  assign _0485_[0] = \__MUX_ternary/core/arfv8426702__WIRE_and/core/arfv8426700_Y  ? (* src = "./core/arf.v:958.34-961.43" *) settag1[5] : _1122_;
  assign _0487_[0] = \__MUX_ternary/core/arfv8466717__WIRE_and/core/arfv8466715_Y  ? (* src = "./core/arf.v:962.34-965.43" *) settag1[5] : _1123_;
  assign _0489_[0] = \__MUX_ternary/core/arfv8506732__WIRE_and/core/arfv8506730_Y  ? (* src = "./core/arf.v:966.34-969.43" *) settag1[5] : _1124_;
  assign _0491_[0] = \__MUX_ternary/core/arfv8546747__WIRE_and/core/arfv8546745_Y  ? (* src = "./core/arf.v:970.34-973.43" *) settag1[5] : _1125_;
  assign _0494_[0] = wesetvec2[0] ? (* src = "./core/arf.v:980.34-981.43" *) settag2[0] : _1126_;
  assign _0496_[0] = wesetvec2[1] ? (* src = "./core/arf.v:982.34-983.43" *) settag2[0] : _1127_;
  assign _0498_[0] = wesetvec2[2] ? (* src = "./core/arf.v:984.34-985.43" *) settag2[0] : _1128_;
  assign _0500_[0] = wesetvec2[3] ? (* src = "./core/arf.v:986.34-987.43" *) settag2[0] : _1129_;
  assign _0502_[0] = wesetvec2[4] ? (* src = "./core/arf.v:988.34-989.43" *) settag2[0] : _1130_;
  assign _0505_[0] = wesetvec2[0] ? (* src = "./core/arf.v:993.34-994.43" *) settag2[1] : _1131_;
  assign _0507_[0] = wesetvec2[1] ? (* src = "./core/arf.v:995.34-996.43" *) settag2[1] : _1132_;
  assign _0509_[0] = wesetvec2[2] ? (* src = "./core/arf.v:997.34-998.43" *) settag2[1] : _1133_;
  assign _0511_[0] = wesetvec2[3] ? (* src = "./core/arf.v:999.34-1000.43" *) settag2[1] : _1134_;
  assign __MUX_procmux21401__WIRE_clearbusy2_master = clearbusy2_master;
  assign __MUX_procmux21353__WIRE_setbusy1_0 = setbusy1_0;
  assign __MUX_procmux21305__WIRE_setbusy2_0 = setbusy2_0;
  assign __MUX_procmux21257__WIRE_clearbusy1_0 = clearbusy1_0;
  assign __MUX_procmux21209__WIRE_clearbusy2_0 = clearbusy2_0;
  assign __MUX_procmux21161__WIRE_setbusy1_1 = setbusy1_1;
  assign __MUX_procmux21113__WIRE_setbusy2_1 = setbusy2_1;
  assign __MUX_procmux21065__WIRE_clearbusy1_1 = clearbusy1_1;
  assign __MUX_procmux21017__WIRE_clearbusy2_1 = clearbusy2_1;
  assign __MUX_procmux20969__WIRE_setbusy1_2 = setbusy1_2;
  assign __MUX_procmux20921__WIRE_setbusy2_2 = setbusy2_2;
  assign __MUX_procmux20873__WIRE_clearbusy1_2 = clearbusy1_2;
  assign __MUX_procmux20825__WIRE_clearbusy2_2 = clearbusy2_2;
  assign __MUX_procmux20777__WIRE_setbusy1_3 = setbusy1_3;
  assign __MUX_procmux20729__WIRE_setbusy2_3 = setbusy2_3;
  assign __MUX_procmux20681__WIRE_clearbusy1_3 = clearbusy1_3;
  assign __MUX_procmux20633__WIRE_clearbusy2_3 = clearbusy2_3;
  assign __MUX_procmux20585__WIRE_setbusy1_4 = setbusy1_4;
  assign __MUX_procmux20537__WIRE_setbusy2_4 = setbusy2_4;
  assign __MUX_procmux20489__WIRE_clearbusy1_4 = clearbusy1_4;
  assign __MUX_procmux20441__WIRE_clearbusy2_4 = clearbusy2_4;
  assign __MUX_procmux10019__WIRE_prsuccess = prsuccess;
  assign __MUX_procmux10016__WIRE_prmiss = prmiss;
  assign __MUX_procmux10013__WIRE_settagbusy1 = settagbusy1;
  assign _0421_[31:1] = 31'h00000000;
  assign _0423_[31:1] = 31'h00000000;
  assign _0425_[31:1] = 31'h00000000;
  assign _0427_[31:1] = 31'h00000000;
  assign _0429_[31:1] = 31'h00000000;
  assign _0431_[31:1] = 31'h00000000;
  assign _0433_[31:1] = 31'h00000000;
  assign _0435_[31:1] = 31'h00000000;
  assign _0437_[31:1] = 31'h00000000;
  assign _0439_[31:1] = 31'h00000000;
  assign _0441_[31:1] = 31'h00000000;
  assign _0443_[31:1] = 31'h00000000;
  assign _0445_[31:1] = 31'h00000000;
  assign _0447_[31:1] = 31'h00000000;
  assign _0449_[31:1] = 31'h00000000;
  assign _0451_[31:1] = 31'h00000000;
  assign _0453_[31:1] = 31'h00000000;
  assign _0455_[31:1] = 31'h00000000;
  assign _0457_[31:1] = 31'h00000000;
  assign _0459_[31:1] = 31'h00000000;
  assign _0461_[31:1] = 31'h00000000;
  assign _0463_[31:1] = 31'h00000000;
  assign _0465_[31:1] = 31'h00000000;
  assign _0467_[31:1] = 31'h00000000;
  assign _0469_[31:1] = 31'h00000000;
  assign _0471_[31:1] = 31'h00000000;
  assign _0473_[31:1] = 31'h00000000;
  assign _0475_[31:1] = 31'h00000000;
  assign _0477_[31:1] = 31'h00000000;
  assign _0479_[31:1] = 31'h00000000;
  assign _0481_[31:1] = 31'h00000000;
  assign _0483_[31:1] = 31'h00000000;
  assign _0485_[31:1] = 31'h00000000;
  assign _0487_[31:1] = 31'h00000000;
  assign _0489_[31:1] = 31'h00000000;
  assign _0491_[31:1] = 31'h00000000;
  assign _0494_[31:1] = 31'h00000000;
  assign _0496_[31:1] = 31'h00000000;
  assign _0498_[31:1] = 31'h00000000;
  assign _0500_[31:1] = 31'h00000000;
  assign _0502_[31:1] = 31'h00000000;
  assign _0505_[31:1] = 31'h00000000;
  assign _0507_[31:1] = 31'h00000000;
  assign _0509_[31:1] = 31'h00000000;
  assign _0511_[31:1] = 31'h00000000;
  assign _0513_[31:1] = 31'h00000000;
  assign _0516_[31:1] = 31'h00000000;
  assign _0518_[31:1] = 31'h00000000;
  assign _0520_[31:1] = 31'h00000000;
  assign _0522_[31:1] = 31'h00000000;
  assign _0524_[31:1] = 31'h00000000;
  assign _0527_[31:1] = 31'h00000000;
  assign _0529_[31:1] = 31'h00000000;
  assign _0531_[31:1] = 31'h00000000;
  assign _0533_[31:1] = 31'h00000000;
  assign _0535_[31:1] = 31'h00000000;
  assign _0538_[31:1] = 31'h00000000;
  assign _0540_[31:1] = 31'h00000000;
  assign _0542_[31:1] = 31'h00000000;
  assign _0544_[31:1] = 31'h00000000;
  assign _0546_[31:1] = 31'h00000000;
  assign _0549_[31:1] = 31'h00000000;
  assign _0551_[31:1] = 31'h00000000;
  assign _0553_[31:1] = 31'h00000000;
  assign _0555_[31:1] = 31'h00000000;
  assign _0557_[31:1] = 31'h00000000;
  assign __MUX_procmux21449__WIRE_clearbusy1_master = clearbusy1_master;
  assign __MUX_procmux21497__WIRE_settagbusy2 = settagbusy2;
  assign __MUX_procmux21545__WIRE_setbusy1_master = setbusy1_master;
  assign \__MUX_ternary/core/arfv10017466__WIRE_wesetvec2  = wesetvec2[4];
endmodule

(* hdlname = "\\reorderbuf" *)
(* src = "./core/reorderbuf.v:3.1-151.10" *)
module reorderbuf(clk, reset, dp1, dp1_addr, pc_dp1, storebit_dp1, dstvalid_dp1, dst_dp1, bhr_dp1, isbranch_dp1, dp2, dp2_addr, pc_dp2, storebit_dp2, dstvalid_dp2, dst_dp2, bhr_dp2, isbranch_dp2, exfin_alu1, exfin_alu1_addr, exfin_alu2
, exfin_alu2_addr, exfin_mul, exfin_mul_addr, exfin_ldst, exfin_ldst_addr, exfin_branch, exfin_branch_addr, exfin_branch_brcond, exfin_branch_jmpaddr, comptr, comptr2, comnum, stcommit, arfwe1, arfwe2, dstarf1, dstarf2, pc_combranch, bhr_combranch, brcond_combranch, jmpaddr_combranch
, combranch, dispatchptr, rrf_freenum, prmiss, \__MUX_ternary/core/reorderbufv89444__WIRE_and/core/reorderbufv76397_Y , \__MUX_ternary/core/reorderbufv71391__WIRE_gt/core/reorderbufv71390_Y , \__MUX_ternary/core/reorderbufv70388__WIRE_gt/core/reorderbufv70387_Y , \__MUX_ternary/core/reorderbufv68385__WIRE_logic_or/core/reorderbufv68384_Y , __MUX_procmux27623__WIRE_exfin_alu1, __MUX_procmux27599__WIRE_exfin_alu2, __MUX_procmux27575__WIRE_exfin_mul, __MUX_procmux27551__WIRE_exfin_ldst, __MUX_procmux27485__WIRE_exfin_branch, __MUX_procmux27425__WIRE_dp1, __MUX_procmux27362__WIRE_dp2, metaReset_reorderbuf);
  (* src = "./core/reorderbuf.v:133.4-150.7" *)
  wire [63:0] _000_;
  (* src = "./core/reorderbuf.v:133.4-150.7" *)
  wire [63:0] _001_;
  (* src = "./core/reorderbuf.v:133.4-150.7" *)
  wire [63:0] _002_;
  (* src = "./core/reorderbuf.v:133.4-150.7" *)
  wire [5:0] _003_;
  (* src = "./core/reorderbuf.v:133.4-150.7" *)
  wire [9:0] _004_;
  (* src = "./core/reorderbuf.v:133.4-150.7" *)
  wire [9:0] _005_;
  (* src = "./core/reorderbuf.v:133.4-150.7" *)
  wire [5:0] _006_;
  (* src = "./core/reorderbuf.v:133.4-150.7" *)
  wire [9:0] _007_;
  (* src = "./core/reorderbuf.v:133.4-150.7" *)
  wire [9:0] _008_;
  (* src = "./core/reorderbuf.v:133.4-150.7" *)
  wire [4:0] _009_;
  (* src = "./core/reorderbuf.v:133.4-150.7" *)
  wire [4:0] _010_;
  (* src = "./core/reorderbuf.v:133.4-150.7" *)
  wire [31:0] _011_;
  (* src = "./core/reorderbuf.v:133.4-150.7" *)
  wire [31:0] _012_;
  (* src = "./core/reorderbuf.v:108.4-131.7" *)
  wire [5:0] _013_;
  (* src = "./core/reorderbuf.v:108.4-131.7" *)
  wire [31:0] _014_;
  (* src = "./core/reorderbuf.v:108.4-131.7" *)
  wire [31:0] _015_;
  (* src = "./core/reorderbuf.v:133.4-150.7" *)
  wire [63:0] _016_;
  (* src = "./core/reorderbuf.v:133.4-150.7" *)
  wire [63:0] _017_;
  (* src = "./core/reorderbuf.v:133.4-150.7" *)
  wire [63:0] _018_;
  (* src = "./core/reorderbuf.v:108.4-131.7" *)
  wire [63:0] _019_;
  (* src = "./core/reorderbuf.v:108.4-131.7" *)
  wire [5:0] _020_;
  (* src = "./core/reorderbuf.v:108.4-131.7" *)
  wire [31:0] _021_;
  (* src = "./core/reorderbuf.v:108.4-131.7" *)
  wire [31:0] _022_;
  (* src = "./core/reorderbuf.v:108.4-131.7" *)
  wire [63:0] _023_;
  (* src = "./core/reorderbuf.v:108.4-131.7" *)
  wire [63:0] _024_;
  (* src = "./core/reorderbuf.v:108.4-131.7" *)
  wire [63:0] _025_;
  (* src = "./core/reorderbuf.v:108.4-131.7" *)
  wire [63:0] _026_;
  (* src = "./core/reorderbuf.v:108.4-131.7" *)
  wire [63:0] _027_;
  (* src = "./core/reorderbuf.v:108.4-131.7" *)
  wire [63:0] _028_;
  (* src = "./core/reorderbuf.v:104.13-104.29" *)
  wire [5:0] _029_;
  (* src = "./core/reorderbuf.v:104.13-104.39" *)
  wire [5:0] _030_;
  (* src = "./core/reorderbuf.v:66.21-66.29" *)
  (* unused_bits = "6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31" *)
  wire [31:0] _031_;
  (* src = "./core/reorderbuf.v:0.0-0.0" *)
  wire [63:0] _032_;
  (* src = "./core/reorderbuf.v:0.0-0.0" *)
  wire [63:0] _033_;
  (* src = "./core/reorderbuf.v:0.0-0.0" *)
  wire [63:0] _034_;
  (* src = "./core/reorderbuf.v:0.0-0.0" *)
  wire [63:0] _035_;
  (* src = "./core/reorderbuf.v:0.0-0.0" *)
  wire [63:0] _036_;
  (* src = "./core/reorderbuf.v:0.0-0.0" *)
  wire [63:0] _037_;
  (* src = "./core/reorderbuf.v:0.0-0.0" *)
  wire [63:0] _038_;
  (* src = "./core/reorderbuf.v:0.0-0.0" *)
  wire [63:0] _039_;
  (* src = "./core/reorderbuf.v:0.0-0.0" *)
  wire [63:0] _040_;
  (* src = "./core/reorderbuf.v:0.0-0.0" *)
  wire [63:0] _041_;
  (* src = "./core/reorderbuf.v:0.0-0.0" *)
  wire [63:0] _042_;
  (* src = "./core/reorderbuf.v:0.0-0.0" *)
  wire [63:0] _043_;
  (* src = "./core/reorderbuf.v:0.0-0.0" *)
  wire [63:0] _044_;
  (* src = "./core/reorderbuf.v:0.0-0.0" *)
  wire [63:0] _045_;
  (* src = "./core/reorderbuf.v:76.9-76.26" *)
  wire _046_;
  (* src = "./core/reorderbuf.v:76.7-77.46" *)
  wire _047_;
  (* src = "./core/reorderbuf.v:76.7-78.14" *)
  wire _048_;
  (* src = "./core/reorderbuf.v:76.7-78.24" *)
  wire _049_;
  (* src = "./core/reorderbuf.v:77.9-77.35" *)
  wire _050_;
  (* src = "./core/reorderbuf.v:77.9-77.45" *)
  wire _051_;
  (* src = "./core/reorderbuf.v:82.9-82.36" *)
  wire _052_;
  (* src = "./core/reorderbuf.v:82.9-82.46" *)
  wire _053_;
  (* src = "./core/reorderbuf.v:84.20-84.37" *)
  wire _054_;
  (* src = "./core/reorderbuf.v:88.10-88.47" *)
  wire _055_;
  wire [63:0] _056_;
  wire [63:0] _057_;
  wire [63:0] _058_;
  (* src = "./core/reorderbuf.v:68.48-68.64" *)
  wire _059_;
  (* src = "./core/reorderbuf.v:68.22-68.42" *)
  wire _060_;
  (* src = "./core/reorderbuf.v:92.6-92.9" *)
  wire [9:0] _061_;
  (* src = "./core/reorderbuf.v:92.20-92.23" *)
  wire [9:0] _062_;
  (* src = "./core/reorderbuf.v:90.5-90.12" *)
  wire [31:0] _063_;
  (* src = "./core/reorderbuf.v:90.23-90.30" *)
  wire [31:0] _064_;
  (* src = "./core/reorderbuf.v:96.10-96.17" *)
  wire [31:0] _065_;
  (* src = "./core/reorderbuf.v:96.28-96.35" *)
  wire [31:0] _066_;
  (* src = "./core/reorderbuf.v:0.0-0.0" *)
  wire [31:0] _067_;
  (* src = "./core/reorderbuf.v:0.0-0.0" *)
  wire [31:0] _068_;
  (* src = "./core/reorderbuf.v:0.0-0.0" *)
  wire [31:0] _069_;
  (* src = "./core/reorderbuf.v:0.0-0.0" *)
  wire [31:0] _070_;
  (* src = "./core/reorderbuf.v:0.0-0.0" *)
  wire [31:0] _071_;
  (* src = "./core/reorderbuf.v:0.0-0.0" *)
  wire [31:0] _072_;
  (* src = "./core/reorderbuf.v:0.0-0.0" *)
  wire [31:0] _073_;
  (* src = "./core/reorderbuf.v:0.0-0.0" *)
  wire [63:0] _074_;
  (* src = "./core/reorderbuf.v:0.0-0.0" *)
  wire [63:0] _075_;
  (* src = "./core/reorderbuf.v:0.0-0.0" *)
  wire [63:0] _076_;
  (* src = "./core/reorderbuf.v:0.0-0.0" *)
  wire [63:0] _077_;
  (* src = "./core/reorderbuf.v:0.0-0.0" *)
  wire [63:0] _078_;
  (* src = "./core/reorderbuf.v:0.0-0.0" *)
  wire [63:0] _079_;
  (* src = "./core/reorderbuf.v:0.0-0.0" *)
  wire [63:0] _080_;
  (* src = "./core/reorderbuf.v:102.20-102.27" *)
  wire _081_;
  (* src = "./core/reorderbuf.v:76.7-76.46" *)
  wire _082_;
  (* src = "./core/reorderbuf.v:77.7-77.46" *)
  wire _083_;
  (* src = "./core/reorderbuf.v:0.0-0.0" *)
  wire [63:0] _084_;
  (* src = "./core/reorderbuf.v:0.0-0.0" *)
  wire [63:0] _085_;
  (* src = "./core/reorderbuf.v:0.0-0.0" *)
  wire [63:0] _086_;
  (* src = "./core/reorderbuf.v:0.0-0.0" *)
  wire [63:0] _087_;
  (* src = "./core/reorderbuf.v:0.0-0.0" *)
  wire [63:0] _088_;
  (* src = "./core/reorderbuf.v:0.0-0.0" *)
  wire [63:0] _089_;
  (* src = "./core/reorderbuf.v:0.0-0.0" *)
  wire [63:0] _090_;
  (* src = "./core/reorderbuf.v:0.0-0.0" *)
  wire [63:0] _091_;
  (* src = "./core/reorderbuf.v:0.0-0.0" *)
  wire [63:0] _092_;
  (* src = "./core/reorderbuf.v:0.0-0.0" *)
  wire [63:0] _093_;
  (* src = "./core/reorderbuf.v:0.0-0.0" *)
  wire [63:0] _094_;
  (* src = "./core/reorderbuf.v:0.0-0.0" *)
  wire [63:0] _095_;
  (* src = "./core/reorderbuf.v:0.0-0.0" *)
  wire [63:0] _096_;
  (* src = "./core/reorderbuf.v:0.0-0.0" *)
  wire [63:0] _097_;
  wire [63:0] _098_;
  wire [63:0] _099_;
  wire [63:0] _100_;
  wire [63:0] _101_;
  wire [63:0] _102_;
  wire [63:0] _103_;
  (* src = "./core/reorderbuf.v:0.0-0.0" *)
  wire [63:0] _104_;
  (* src = "./core/reorderbuf.v:0.0-0.0" *)
  wire [63:0] _105_;
  (* src = "./core/reorderbuf.v:0.0-0.0" *)
  wire [63:0] _106_;
  (* src = "./core/reorderbuf.v:0.0-0.0" *)
  wire [63:0] _107_;
  (* src = "./core/reorderbuf.v:0.0-0.0" *)
  wire [63:0] _108_;
  (* src = "./core/reorderbuf.v:0.0-0.0" *)
  wire [63:0] _109_;
  (* src = "./core/reorderbuf.v:0.0-0.0" *)
  wire [63:0] _110_;
  (* src = "./core/reorderbuf.v:0.0-0.0" *)
  wire [63:0] _111_;
  (* src = "./core/reorderbuf.v:0.0-0.0" *)
  wire [63:0] _112_;
  (* src = "./core/reorderbuf.v:0.0-0.0" *)
  wire [63:0] _113_;
  (* src = "./core/reorderbuf.v:0.0-0.0" *)
  wire [63:0] _114_;
  (* src = "./core/reorderbuf.v:0.0-0.0" *)
  wire [63:0] _115_;
  (* src = "./core/reorderbuf.v:0.0-0.0" *)
  wire [63:0] _116_;
  (* src = "./core/reorderbuf.v:0.0-0.0" *)
  wire [63:0] _117_;
  (* src = "./core/reorderbuf.v:0.0-0.0" *)
  wire [63:0] _118_;
  (* src = "./core/reorderbuf.v:0.0-0.0" *)
  wire [63:0] _119_;
  (* src = "./core/reorderbuf.v:0.0-0.0" *)
  wire _120_;
  (* src = "./core/reorderbuf.v:0.0-0.0" *)
  wire _121_;
  (* src = "./core/reorderbuf.v:0.0-0.0" *)
  wire _122_;
  (* src = "./core/reorderbuf.v:0.0-0.0" *)
  wire _123_;
  (* src = "./core/reorderbuf.v:0.0-0.0" *)
  wire _124_;
  (* src = "./core/reorderbuf.v:0.0-0.0" *)
  wire _125_;
  (* src = "./core/reorderbuf.v:0.0-0.0" *)
  wire _126_;
  (* src = "./core/reorderbuf.v:0.0-0.0" *)
  wire _127_;
  (* src = "./core/reorderbuf.v:0.0-0.0" *)
  wire _128_;
  (* src = "./core/reorderbuf.v:0.0-0.0" *)
  wire _129_;
  (* src = "./core/reorderbuf.v:70.25-70.61" *)
  wire [31:0] _130_;
  (* mux_wire = 32'd1 *)
  (* reorderbuf = 32'd1 *)
  output __MUX_procmux27362__WIRE_dp2;
  wire __MUX_procmux27362__WIRE_dp2;
  (* mux_wire = 32'd1 *)
  (* reorderbuf = 32'd1 *)
  output __MUX_procmux27425__WIRE_dp1;
  wire __MUX_procmux27425__WIRE_dp1;
  (* mux_wire = 32'd1 *)
  (* reorderbuf = 32'd1 *)
  output __MUX_procmux27485__WIRE_exfin_branch;
  wire __MUX_procmux27485__WIRE_exfin_branch;
  (* mux_wire = 32'd1 *)
  (* reorderbuf = 32'd1 *)
  output __MUX_procmux27551__WIRE_exfin_ldst;
  wire __MUX_procmux27551__WIRE_exfin_ldst;
  (* mux_wire = 32'd1 *)
  (* reorderbuf = 32'd1 *)
  output __MUX_procmux27575__WIRE_exfin_mul;
  wire __MUX_procmux27575__WIRE_exfin_mul;
  (* mux_wire = 32'd1 *)
  (* reorderbuf = 32'd1 *)
  output __MUX_procmux27599__WIRE_exfin_alu2;
  wire __MUX_procmux27599__WIRE_exfin_alu2;
  (* mux_wire = 32'd1 *)
  (* reorderbuf = 32'd1 *)
  output __MUX_procmux27623__WIRE_exfin_alu1;
  wire __MUX_procmux27623__WIRE_exfin_alu1;
  (* mux_wire = 32'd1 *)
  (* reorderbuf = 32'd1 *)
  output \__MUX_ternary/core/reorderbufv68385__WIRE_logic_or/core/reorderbufv68384_Y ;
  wire \__MUX_ternary/core/reorderbufv68385__WIRE_logic_or/core/reorderbufv68384_Y ;
  (* mux_wire = 32'd1 *)
  (* reorderbuf = 32'd1 *)
  output \__MUX_ternary/core/reorderbufv70388__WIRE_gt/core/reorderbufv70387_Y ;
  wire \__MUX_ternary/core/reorderbufv70388__WIRE_gt/core/reorderbufv70387_Y ;
  (* mux_wire = 32'd1 *)
  (* reorderbuf = 32'd1 *)
  output \__MUX_ternary/core/reorderbufv71391__WIRE_gt/core/reorderbufv71390_Y ;
  wire \__MUX_ternary/core/reorderbufv71391__WIRE_gt/core/reorderbufv71390_Y ;
  (* mux_wire = 32'd1 *)
  (* reorderbuf = 32'd1 *)
  output \__MUX_ternary/core/reorderbufv89444__WIRE_and/core/reorderbufv76397_Y ;
  wire \__MUX_ternary/core/reorderbufv89444__WIRE_and/core/reorderbufv76397_Y ;
  (* src = "./core/reorderbuf.v:41.21-41.27" *)
  output arfwe1;
  wire arfwe1;
  (* src = "./core/reorderbuf.v:42.21-42.27" *)
  output arfwe2;
  wire arfwe2;
  (* src = "./core/reorderbuf.v:46.25-46.38" *)
  output [9:0] bhr_combranch;
  wire [9:0] bhr_combranch;
  (* src = "./core/reorderbuf.v:14.25-14.32" *)
  input [9:0] bhr_dp1;
  wire [9:0] bhr_dp1;
  (* src = "./core/reorderbuf.v:22.25-22.32" *)
  input [9:0] bhr_dp2;
  wire [9:0] bhr_dp2;
  (* src = "./core/reorderbuf.v:58.21-58.27" *)
  reg [63:0] brcond;
  (* src = "./core/reorderbuf.v:47.21-47.37" *)
  output brcond_combranch;
  wire brcond_combranch;
  (* src = "./core/reorderbuf.v:5.20-5.23" *)
  input clk;
  wire clk;
  (* src = "./core/reorderbuf.v:70.14-70.21" *)
  wire com_en1;
  (* src = "./core/reorderbuf.v:71.14-71.21" *)
  wire com_en2;
  (* src = "./core/reorderbuf.v:49.21-49.30" *)
  output combranch;
  wire combranch;
  (* src = "./core/reorderbuf.v:72.14-72.21" *)
  wire commit1;
  (* src = "./core/reorderbuf.v:75.14-75.21" *)
  wire commit2;
  (* src = "./core/reorderbuf.v:39.26-39.32" *)
  output [1:0] comnum;
  wire [1:0] comnum;
  (* src = "./core/reorderbuf.v:37.26-37.32" *)
  output [5:0] comptr;
  reg [5:0] comptr;
  (* src = "./core/reorderbuf.v:38.27-38.34" *)
  output [5:0] comptr2;
  wire [5:0] comptr2;
  (* src = "./core/reorderbuf.v:50.26-50.37" *)
  input [5:0] dispatchptr;
  wire [5:0] dispatchptr;
  (* src = "./core/reorderbuf.v:8.20-8.23" *)
  input dp1;
  wire dp1;
  (* src = "./core/reorderbuf.v:9.26-9.34" *)
  input [5:0] dp1_addr;
  wire [5:0] dp1_addr;
  (* src = "./core/reorderbuf.v:16.20-16.23" *)
  input dp2;
  wire dp2;
  (* src = "./core/reorderbuf.v:17.26-17.34" *)
  input [5:0] dp2_addr;
  wire [5:0] dp2_addr;
  (* src = "./core/reorderbuf.v:13.26-13.33" *)
  input [4:0] dst_dp1;
  wire [4:0] dst_dp1;
  (* src = "./core/reorderbuf.v:21.26-21.33" *)
  input [4:0] dst_dp2;
  wire [4:0] dst_dp2;
  (* src = "./core/reorderbuf.v:43.27-43.34" *)
  output [4:0] dstarf1;
  wire [4:0] dstarf1;
  (* src = "./core/reorderbuf.v:44.27-44.34" *)
  output [4:0] dstarf2;
  wire [4:0] dstarf2;
  (* src = "./core/reorderbuf.v:57.21-57.29" *)
  reg [63:0] dstvalid;
  (* src = "./core/reorderbuf.v:12.20-12.32" *)
  input dstvalid_dp1;
  wire dstvalid_dp1;
  (* src = "./core/reorderbuf.v:20.20-20.32" *)
  input dstvalid_dp2;
  wire dstvalid_dp2;
  (* src = "./core/reorderbuf.v:24.20-24.30" *)
  input exfin_alu1;
  wire exfin_alu1;
  (* src = "./core/reorderbuf.v:25.26-25.41" *)
  input [5:0] exfin_alu1_addr;
  wire [5:0] exfin_alu1_addr;
  (* src = "./core/reorderbuf.v:26.20-26.30" *)
  input exfin_alu2;
  wire exfin_alu2;
  (* src = "./core/reorderbuf.v:27.26-27.41" *)
  input [5:0] exfin_alu2_addr;
  wire [5:0] exfin_alu2_addr;
  (* src = "./core/reorderbuf.v:32.20-32.32" *)
  input exfin_branch;
  wire exfin_branch;
  (* src = "./core/reorderbuf.v:33.26-33.43" *)
  input [5:0] exfin_branch_addr;
  wire [5:0] exfin_branch_addr;
  (* src = "./core/reorderbuf.v:34.20-34.39" *)
  input exfin_branch_brcond;
  wire exfin_branch_brcond;
  (* src = "./core/reorderbuf.v:35.27-35.47" *)
  input [31:0] exfin_branch_jmpaddr;
  wire [31:0] exfin_branch_jmpaddr;
  (* src = "./core/reorderbuf.v:30.20-30.30" *)
  input exfin_ldst;
  wire exfin_ldst;
  (* src = "./core/reorderbuf.v:31.26-31.41" *)
  input [5:0] exfin_ldst_addr;
  wire [5:0] exfin_ldst_addr;
  (* src = "./core/reorderbuf.v:28.20-28.29" *)
  input exfin_mul;
  wire exfin_mul;
  (* src = "./core/reorderbuf.v:29.26-29.40" *)
  input [5:0] exfin_mul_addr;
  wire [5:0] exfin_mul_addr;
  (* src = "./core/reorderbuf.v:55.21-55.27" *)
  reg [63:0] finish;
  (* src = "./core/reorderbuf.v:68.14-68.18" *)
  wire hidp;
  (* src = "./core/reorderbuf.v:59.21-59.29" *)
  reg [63:0] isbranch;
  (* src = "./core/reorderbuf.v:15.20-15.32" *)
  input isbranch_dp1;
  wire isbranch_dp1;
  (* src = "./core/reorderbuf.v:23.20-23.32" *)
  input isbranch_dp2;
  wire isbranch_dp2;
  (* src = "./core/reorderbuf.v:48.28-48.45" *)
  output [31:0] jmpaddr_combranch;
  wire [31:0] jmpaddr_combranch;
  (* meta_reset = 32'd1 *)
  input metaReset_reorderbuf;
  wire metaReset_reorderbuf;
  (* src = "./core/reorderbuf.v:45.28-45.40" *)
  output [31:0] pc_combranch;
  wire [31:0] pc_combranch;
  (* src = "./core/reorderbuf.v:10.27-10.33" *)
  input [31:0] pc_dp1;
  wire [31:0] pc_dp1;
  (* src = "./core/reorderbuf.v:18.27-18.33" *)
  input [31:0] pc_dp2;
  wire [31:0] pc_dp2;
  (* src = "./core/reorderbuf.v:52.20-52.26" *)
  input prmiss;
  wire prmiss;
  (* reset_wire = 32'd1 *)
  (* src = "./core/reorderbuf.v:6.20-6.25" *)
  input reset;
  wire reset;
  (* src = "./core/reorderbuf.v:51.24-51.35" *)
  input [6:0] rrf_freenum;
  wire [6:0] rrf_freenum;
  (* src = "./core/reorderbuf.v:40.21-40.29" *)
  output stcommit;
  wire stcommit;
  (* src = "./core/reorderbuf.v:56.21-56.29" *)
  reg [63:0] storebit;
  (* src = "./core/reorderbuf.v:11.20-11.32" *)
  input storebit_dp1;
  wire storebit_dp1;
  (* src = "./core/reorderbuf.v:19.20-19.32" *)
  input storebit_dp2;
  wire storebit_dp2;
  (* src = "./core/reorderbuf.v:64.20-64.23" *)
  reg [9:0] bhr [63:0];
  always_ff @(posedge clk) begin
    if (_005_[9])
      bhr[_003_] <= _004_;
    if (_008_[9])
      bhr[_006_] <= _007_;
  end
  assign _062_ = bhr[comptr2];
  assign _061_ = bhr[comptr];
  (* src = "./core/reorderbuf.v:63.20-63.23" *)
  reg [4:0] dst [63:0];
  always_ff @(posedge clk) begin
    if (_005_[9])
      dst[_003_] <= _009_;
    if (_008_[9])
      dst[_006_] <= _010_;
  end
  assign dstarf2 = dst[comptr2];
  assign dstarf1 = dst[comptr];
  (* src = "./core/reorderbuf.v:61.21-61.28" *)
  reg [31:0] inst_pc [63:0];
  always_ff @(posedge clk) begin
    if (_005_[9])
      inst_pc[_003_] <= _011_;
    if (_008_[9])
      inst_pc[_006_] <= _012_;
  end
  assign _064_ = inst_pc[comptr2];
  assign _063_ = inst_pc[comptr];
  (* src = "./core/reorderbuf.v:62.21-62.28" *)
  reg [31:0] jmpaddr [63:0];
  always_ff @(posedge clk) begin
    if (_015_[31])
      jmpaddr[_013_] <= _014_;
  end
  assign _066_ = jmpaddr[comptr2];
  assign _065_ = jmpaddr[comptr];
  assign _029_ = comptr + (* src = "./core/reorderbuf.v:104.13-104.29" *) commit1;
  assign _030_ = _029_ + (* src = "./core/reorderbuf.v:104.13-104.39" *) commit2;
  assign { _031_[31:6], comptr2 } = comptr + (* src = "./core/reorderbuf.v:66.21-66.29" *) 32'd1;
  assign comnum = { 1'h0, commit1 } + (* src = "./core/reorderbuf.v:80.20-80.53" *) { 1'h0, commit2 };
  assign _032_ = finish & (* src = "./core/reorderbuf.v:0.0-0.0" *) _074_;
  assign _033_ = _019_ & (* src = "./core/reorderbuf.v:0.0-0.0" *) _075_;
  assign _034_ = _023_ & (* src = "./core/reorderbuf.v:0.0-0.0" *) _076_;
  assign _035_ = _024_ & (* src = "./core/reorderbuf.v:0.0-0.0" *) _077_;
  assign _036_ = _025_ & (* src = "./core/reorderbuf.v:0.0-0.0" *) _078_;
  assign _037_ = _026_ & (* src = "./core/reorderbuf.v:0.0-0.0" *) _079_;
  assign _038_ = _027_ & (* src = "./core/reorderbuf.v:0.0-0.0" *) _080_;
  assign _039_ = brcond & (* src = "./core/reorderbuf.v:0.0-0.0" *) _080_;
  assign _040_ = isbranch & (* src = "./core/reorderbuf.v:0.0-0.0" *) _074_;
  assign _041_ = storebit & (* src = "./core/reorderbuf.v:0.0-0.0" *) _074_;
  assign _042_ = dstvalid & (* src = "./core/reorderbuf.v:0.0-0.0" *) _074_;
  assign _043_ = _017_ & (* src = "./core/reorderbuf.v:0.0-0.0" *) _075_;
  assign _044_ = _018_ & (* src = "./core/reorderbuf.v:0.0-0.0" *) _075_;
  assign _045_ = _016_ & (* src = "./core/reorderbuf.v:0.0-0.0" *) _075_;
  assign commit1 = com_en1 & (* src = "./core/reorderbuf.v:72.24-72.48" *) _120_;
  assign _047_ = _082_ & (* src = "./core/reorderbuf.v:76.7-77.46" *) _083_;
  assign _048_ = _047_ & (* src = "./core/reorderbuf.v:76.7-78.14" *) commit1;
  assign _049_ = _048_ & (* src = "./core/reorderbuf.v:76.7-78.24" *) com_en2;
  assign commit2 = _049_ & (* src = "./core/reorderbuf.v:76.7-78.42" *) _123_;
  assign _050_ = commit1 & (* src = "./core/reorderbuf.v:81.23-81.49" *) _122_;
  assign _051_ = _050_ & (* src = "./core/reorderbuf.v:81.23-81.59" *) _081_;
  assign _052_ = commit2 & (* src = "./core/reorderbuf.v:82.9-82.36" *) _124_;
  assign _053_ = _052_ & (* src = "./core/reorderbuf.v:82.9-82.46" *) _081_;
  assign arfwe1 = _046_ & (* src = "./core/reorderbuf.v:83.20-83.56" *) _125_;
  assign arfwe2 = _054_ & (* src = "./core/reorderbuf.v:84.20-84.57" *) _126_;
  assign _054_ = _081_ & (* src = "./core/reorderbuf.v:88.10-88.27" *) commit2;
  assign _055_ = _054_ & (* src = "./core/reorderbuf.v:88.10-88.47" *) _127_;
  assign _046_ = _081_ & (* src = "./core/reorderbuf.v:95.32-95.49" *) commit1;
  assign \__MUX_ternary/core/reorderbufv89444__WIRE_and/core/reorderbufv76397_Y  = _046_ & (* src = "./core/reorderbuf.v:95.32-95.68" *) _121_;
  (* src = "./core/reorderbuf.v:99.4-106.7" *)
  always_ff @(posedge clk)
    if (reset) comptr <= 6'h00;
    else if (!prmiss) comptr <= _030_;
  (* src = "./core/reorderbuf.v:108.4-131.7" *)
  always_ff @(posedge clk)
    if (reset) finish <= 64'h0000000000000000;
    else finish <= _028_;
  (* src = "./core/reorderbuf.v:108.4-131.7" *)
  always_ff @(posedge clk)
    if (reset) brcond <= 64'h0000000000000000;
    else if (exfin_branch) brcond <= _091_;
  assign _056_ = metaReset_reorderbuf ? 64'h0000000000000000 : _002_;
  assign _057_ = metaReset_reorderbuf ? 64'h0000000000000000 : _000_;
  assign _058_ = metaReset_reorderbuf ? 64'h0000000000000000 : _001_;
  assign _059_ = ! (* src = "./core/reorderbuf.v:68.48-68.64" *) rrf_freenum;
  assign _060_ = comptr > (* src = "./core/reorderbuf.v:68.22-68.42" *) dispatchptr;
  assign \__MUX_ternary/core/reorderbufv70388__WIRE_gt/core/reorderbufv70387_Y  = _130_ > (* src = "./core/reorderbuf.v:70.24-70.66" *) 32'd0;
  assign \__MUX_ternary/core/reorderbufv71391__WIRE_gt/core/reorderbufv71390_Y  = _130_ > (* src = "./core/reorderbuf.v:71.24-71.66" *) 32'd1;
  assign \__MUX_ternary/core/reorderbufv68385__WIRE_logic_or/core/reorderbufv68384_Y  = _060_ || (* src = "./core/reorderbuf.v:68.21-68.65" *) _059_;
  assign _069_ = - (* src = "./core/reorderbuf.v:0.0-0.0" *) $signed({ 26'h0000000, exfin_alu1_addr });
  assign _070_ = - (* src = "./core/reorderbuf.v:0.0-0.0" *) $signed({ 26'h0000000, exfin_alu2_addr });
  assign _071_ = - (* src = "./core/reorderbuf.v:0.0-0.0" *) $signed({ 26'h0000000, exfin_mul_addr });
  assign _072_ = - (* src = "./core/reorderbuf.v:0.0-0.0" *) $signed({ 26'h0000000, exfin_ldst_addr });
  assign _073_ = - (* src = "./core/reorderbuf.v:0.0-0.0" *) $signed({ 26'h0000000, exfin_branch_addr });
  assign _067_ = - (* src = "./core/reorderbuf.v:0.0-0.0" *) $signed({ 26'h0000000, dp1_addr });
  assign _068_ = - (* src = "./core/reorderbuf.v:0.0-0.0" *) $signed({ 26'h0000000, dp2_addr });
  assign _076_ = ~ (* src = "./core/reorderbuf.v:0.0-0.0" *) _108_;
  assign _077_ = ~ (* src = "./core/reorderbuf.v:0.0-0.0" *) _109_;
  assign _078_ = ~ (* src = "./core/reorderbuf.v:0.0-0.0" *) _110_;
  assign _079_ = ~ (* src = "./core/reorderbuf.v:0.0-0.0" *) _111_;
  assign _080_ = ~ (* src = "./core/reorderbuf.v:0.0-0.0" *) _112_;
  assign _074_ = ~ (* src = "./core/reorderbuf.v:0.0-0.0" *) _104_;
  assign _075_ = ~ (* src = "./core/reorderbuf.v:0.0-0.0" *) _106_;
  assign _081_ = ~ (* src = "./core/reorderbuf.v:102.20-102.27" *) prmiss;
  assign _082_ = ~ (* src = "./core/reorderbuf.v:76.7-76.46" *) \__MUX_ternary/core/reorderbufv89444__WIRE_and/core/reorderbufv76397_Y ;
  assign _083_ = ~ (* src = "./core/reorderbuf.v:77.7-77.46" *) _051_;
  assign _084_ = _032_ | (* src = "./core/reorderbuf.v:0.0-0.0" *) _105_;
  assign _085_ = _033_ | (* src = "./core/reorderbuf.v:0.0-0.0" *) _107_;
  assign _086_ = _034_ | (* src = "./core/reorderbuf.v:0.0-0.0" *) _108_;
  assign _087_ = _035_ | (* src = "./core/reorderbuf.v:0.0-0.0" *) _109_;
  assign _088_ = _036_ | (* src = "./core/reorderbuf.v:0.0-0.0" *) _110_;
  assign _089_ = _037_ | (* src = "./core/reorderbuf.v:0.0-0.0" *) _111_;
  assign _090_ = _038_ | (* src = "./core/reorderbuf.v:0.0-0.0" *) _112_;
  assign _091_ = _039_ | (* src = "./core/reorderbuf.v:0.0-0.0" *) _113_;
  assign _092_ = _040_ | (* src = "./core/reorderbuf.v:0.0-0.0" *) _114_;
  assign _093_ = _041_ | (* src = "./core/reorderbuf.v:0.0-0.0" *) _115_;
  assign _094_ = _042_ | (* src = "./core/reorderbuf.v:0.0-0.0" *) _116_;
  assign _095_ = _043_ | (* src = "./core/reorderbuf.v:0.0-0.0" *) _117_;
  assign _096_ = _044_ | (* src = "./core/reorderbuf.v:0.0-0.0" *) _118_;
  assign _097_ = _045_ | (* src = "./core/reorderbuf.v:0.0-0.0" *) _119_;
  assign stcommit = _051_ | (* src = "./core/reorderbuf.v:81.22-82.47" *) _053_;
  assign combranch = \__MUX_ternary/core/reorderbufv89444__WIRE_and/core/reorderbufv76397_Y  | (* src = "./core/reorderbuf.v:87.23-88.48" *) _055_;
  (* src = "./core/reorderbuf.v:133.4-150.7" *)
  always_ff @(posedge clk)
    storebit <= _056_;
  (* src = "./core/reorderbuf.v:133.4-150.7" *)
  always_ff @(posedge clk)
    dstvalid <= _057_;
  (* src = "./core/reorderbuf.v:133.4-150.7" *)
  always_ff @(posedge clk)
    isbranch <= _058_;
  assign _012_ = dp2 ? (* full_case = 32'd1 *) (* src = "./core/reorderbuf.v:142.11-142.14|./core/reorderbuf.v:142.7-149.10" *) pc_dp2 : 32'hxxxxxxxx;
  assign _007_ = dp2 ? (* full_case = 32'd1 *) (* src = "./core/reorderbuf.v:142.11-142.14|./core/reorderbuf.v:142.7-149.10" *) bhr_dp2 : 10'hxxx;
  assign _008_[9] = dp2 ? (* full_case = 32'd1 *) (* src = "./core/reorderbuf.v:142.11-142.14|./core/reorderbuf.v:142.7-149.10" *) 1'h1 : 1'h0;
  assign _010_ = dp2 ? (* full_case = 32'd1 *) (* src = "./core/reorderbuf.v:142.11-142.14|./core/reorderbuf.v:142.7-149.10" *) dst_dp2 : 5'hxx;
  assign _006_ = dp2 ? (* full_case = 32'd1 *) (* src = "./core/reorderbuf.v:142.11-142.14|./core/reorderbuf.v:142.7-149.10" *) dp2_addr : 6'hxx;
  assign _000_ = dp2 ? (* full_case = 32'd1 *) (* src = "./core/reorderbuf.v:142.11-142.14|./core/reorderbuf.v:142.7-149.10" *) _097_ : _016_;
  assign _002_ = dp2 ? (* full_case = 32'd1 *) (* src = "./core/reorderbuf.v:142.11-142.14|./core/reorderbuf.v:142.7-149.10" *) _096_ : _018_;
  assign _001_ = dp2 ? (* full_case = 32'd1 *) (* src = "./core/reorderbuf.v:142.11-142.14|./core/reorderbuf.v:142.7-149.10" *) _095_ : _017_;
  assign _011_ = dp1 ? (* full_case = 32'd1 *) (* src = "./core/reorderbuf.v:134.11-134.14|./core/reorderbuf.v:134.7-141.10" *) pc_dp1 : 32'hxxxxxxxx;
  assign _004_ = dp1 ? (* full_case = 32'd1 *) (* src = "./core/reorderbuf.v:134.11-134.14|./core/reorderbuf.v:134.7-141.10" *) bhr_dp1 : 10'hxxx;
  assign _005_[9] = dp1 ? (* full_case = 32'd1 *) (* src = "./core/reorderbuf.v:134.11-134.14|./core/reorderbuf.v:134.7-141.10" *) 1'h1 : 1'h0;
  assign _009_ = dp1 ? (* full_case = 32'd1 *) (* src = "./core/reorderbuf.v:134.11-134.14|./core/reorderbuf.v:134.7-141.10" *) dst_dp1 : 5'hxx;
  assign _003_ = dp1 ? (* full_case = 32'd1 *) (* src = "./core/reorderbuf.v:134.11-134.14|./core/reorderbuf.v:134.7-141.10" *) dp1_addr : 6'hxx;
  assign _016_ = dp1 ? (* full_case = 32'd1 *) (* src = "./core/reorderbuf.v:134.11-134.14|./core/reorderbuf.v:134.7-141.10" *) _094_ : dstvalid;
  assign _018_ = dp1 ? (* full_case = 32'd1 *) (* src = "./core/reorderbuf.v:134.11-134.14|./core/reorderbuf.v:134.7-141.10" *) _093_ : storebit;
  assign _017_ = dp1 ? (* full_case = 32'd1 *) (* src = "./core/reorderbuf.v:134.11-134.14|./core/reorderbuf.v:134.7-141.10" *) _092_ : isbranch;
  assign _022_[31] = exfin_branch ? (* full_case = 32'd1 *) (* src = "./core/reorderbuf.v:125.7-125.19|./core/reorderbuf.v:125.3-129.6" *) 1'h1 : 1'h0;
  assign _021_ = exfin_branch ? (* full_case = 32'd1 *) (* src = "./core/reorderbuf.v:125.7-125.19|./core/reorderbuf.v:125.3-129.6" *) exfin_branch_jmpaddr : 32'hxxxxxxxx;
  assign _020_ = exfin_branch ? (* full_case = 32'd1 *) (* src = "./core/reorderbuf.v:125.7-125.19|./core/reorderbuf.v:125.3-129.6" *) exfin_branch_addr : 6'hxx;
  assign _028_ = exfin_branch ? (* full_case = 32'd1 *) (* src = "./core/reorderbuf.v:125.7-125.19|./core/reorderbuf.v:125.3-129.6" *) _090_ : _027_;
  assign _098_ = exfin_ldst ? (* full_case = 32'd1 *) (* src = "./core/reorderbuf.v:123.7-123.17|./core/reorderbuf.v:123.3-124.37" *) _089_ : _026_;
  assign _027_ = reset ? (* full_case = 32'd1 *) (* src = "./core/reorderbuf.v:109.11-109.16|./core/reorderbuf.v:109.7-130.10" *) 64'hxxxxxxxxxxxxxxxx : _098_;
  assign _099_ = exfin_mul ? (* full_case = 32'd1 *) (* src = "./core/reorderbuf.v:121.7-121.16|./core/reorderbuf.v:121.3-122.36" *) _088_ : _025_;
  assign _026_ = reset ? (* full_case = 32'd1 *) (* src = "./core/reorderbuf.v:109.11-109.16|./core/reorderbuf.v:109.7-130.10" *) 64'hxxxxxxxxxxxxxxxx : _099_;
  assign _100_ = exfin_alu2 ? (* full_case = 32'd1 *) (* src = "./core/reorderbuf.v:119.7-119.17|./core/reorderbuf.v:119.3-120.37" *) _087_ : _024_;
  assign _025_ = reset ? (* full_case = 32'd1 *) (* src = "./core/reorderbuf.v:109.11-109.16|./core/reorderbuf.v:109.7-130.10" *) 64'hxxxxxxxxxxxxxxxx : _100_;
  assign _101_ = exfin_alu1 ? (* full_case = 32'd1 *) (* src = "./core/reorderbuf.v:117.7-117.17|./core/reorderbuf.v:117.3-118.37" *) _086_ : _023_;
  assign _024_ = reset ? (* full_case = 32'd1 *) (* src = "./core/reorderbuf.v:109.11-109.16|./core/reorderbuf.v:109.7-130.10" *) 64'hxxxxxxxxxxxxxxxx : _101_;
  assign _102_ = dp2 ? (* full_case = 32'd1 *) (* src = "./core/reorderbuf.v:115.7-115.10|./core/reorderbuf.v:115.3-116.30" *) _085_ : _019_;
  assign _023_ = reset ? (* full_case = 32'd1 *) (* src = "./core/reorderbuf.v:109.11-109.16|./core/reorderbuf.v:109.7-130.10" *) 64'hxxxxxxxxxxxxxxxx : _102_;
  assign _103_ = dp1 ? (* full_case = 32'd1 *) (* src = "./core/reorderbuf.v:113.7-113.10|./core/reorderbuf.v:113.3-114.30" *) _084_ : finish;
  assign _019_ = reset ? (* full_case = 32'd1 *) (* src = "./core/reorderbuf.v:109.11-109.16|./core/reorderbuf.v:109.7-130.10" *) 64'hxxxxxxxxxxxxxxxx : _103_;
  assign _015_[31] = reset ? (* full_case = 32'd1 *) (* src = "./core/reorderbuf.v:109.11-109.16|./core/reorderbuf.v:109.7-130.10" *) 1'h0 : _022_[31];
  assign _014_ = reset ? (* full_case = 32'd1 *) (* src = "./core/reorderbuf.v:109.11-109.16|./core/reorderbuf.v:109.7-130.10" *) 32'hxxxxxxxx : _021_;
  assign _013_ = reset ? (* full_case = 32'd1 *) (* src = "./core/reorderbuf.v:109.11-109.16|./core/reorderbuf.v:109.7-130.10" *) 6'hxx : _020_;
  assign _105_ = $signed(_067_) < 0 ? 1'h0 << - _067_ : 1'h0 >> _067_;
  assign _107_ = $signed(_068_) < 0 ? 1'h0 << - _068_ : 1'h0 >> _068_;
  assign _108_ = $signed(_069_) < 0 ? 1'h1 << - _069_ : 1'h1 >> _069_;
  assign _109_ = $signed(_070_) < 0 ? 1'h1 << - _070_ : 1'h1 >> _070_;
  assign _110_ = $signed(_071_) < 0 ? 1'h1 << - _071_ : 1'h1 >> _071_;
  assign _111_ = $signed(_072_) < 0 ? 1'h1 << - _072_ : 1'h1 >> _072_;
  assign _112_ = $signed(_073_) < 0 ? 1'h1 << - _073_ : 1'h1 >> _073_;
  assign _113_ = $signed(_073_) < 0 ? exfin_branch_brcond << - _073_ : exfin_branch_brcond >> _073_;
  assign _114_ = $signed(_067_) < 0 ? isbranch_dp1 << - _067_ : isbranch_dp1 >> _067_;
  assign _115_ = $signed(_067_) < 0 ? storebit_dp1 << - _067_ : storebit_dp1 >> _067_;
  assign _104_ = $signed(_067_) < 0 ? 1'h1 << - _067_ : 1'h1 >> _067_;
  assign _116_ = $signed(_067_) < 0 ? dstvalid_dp1 << - _067_ : dstvalid_dp1 >> _067_;
  assign _117_ = $signed(_068_) < 0 ? isbranch_dp2 << - _068_ : isbranch_dp2 >> _068_;
  assign _118_ = $signed(_068_) < 0 ? storebit_dp2 << - _068_ : storebit_dp2 >> _068_;
  assign _106_ = $signed(_068_) < 0 ? 1'h1 << - _068_ : 1'h1 >> _068_;
  assign _119_ = $signed(_068_) < 0 ? dstvalid_dp2 << - _068_ : dstvalid_dp2 >> _068_;
  wire [63:0] _295_ = finish;
  assign _120_ = _295_[comptr +: 1];
  wire [63:0] _296_ = finish;
  assign _123_ = _296_[comptr2 +: 1];
  wire [63:0] _297_ = storebit;
  assign _122_ = _297_[comptr +: 1];
  wire [63:0] _298_ = storebit;
  assign _124_ = _298_[comptr2 +: 1];
  wire [63:0] _299_ = dstvalid;
  assign _125_ = _299_[comptr +: 1];
  wire [63:0] _300_ = dstvalid;
  assign _126_ = _300_[comptr2 +: 1];
  wire [63:0] _301_ = isbranch;
  assign _127_ = _301_[comptr2 +: 1];
  wire [63:0] _302_ = brcond;
  assign _128_ = _302_[comptr +: 1];
  wire [63:0] _303_ = brcond;
  assign _129_ = _303_[comptr2 +: 1];
  wire [63:0] _304_ = isbranch;
  assign _121_ = _304_[comptr +: 1];
  assign _130_ = { 25'h0000000, hidp, dispatchptr } - (* src = "./core/reorderbuf.v:71.25-71.61" *) { 26'h0000000, comptr };
  assign hidp = \__MUX_ternary/core/reorderbufv68385__WIRE_logic_or/core/reorderbufv68384_Y  ? (* src = "./core/reorderbuf.v:68.21-69.18" *) 1'h1 : 1'h0;
  assign com_en1 = \__MUX_ternary/core/reorderbufv70388__WIRE_gt/core/reorderbufv70387_Y  ? (* src = "./core/reorderbuf.v:70.24-70.80" *) 1'h1 : 1'h0;
  assign com_en2 = \__MUX_ternary/core/reorderbufv71391__WIRE_gt/core/reorderbufv71390_Y  ? (* src = "./core/reorderbuf.v:71.24-71.80" *) 1'h1 : 1'h0;
  assign pc_combranch = \__MUX_ternary/core/reorderbufv89444__WIRE_and/core/reorderbufv76397_Y  ? (* src = "./core/reorderbuf.v:89.26-90.39" *) _063_ : _064_;
  assign bhr_combranch = \__MUX_ternary/core/reorderbufv89444__WIRE_and/core/reorderbufv76397_Y  ? (* src = "./core/reorderbuf.v:91.27-92.32" *) _061_ : _062_;
  assign brcond_combranch = \__MUX_ternary/core/reorderbufv89444__WIRE_and/core/reorderbufv76397_Y  ? (* src = "./core/reorderbuf.v:93.30-94.41" *) _128_ : _129_;
  assign jmpaddr_combranch = \__MUX_ternary/core/reorderbufv89444__WIRE_and/core/reorderbufv76397_Y  ? (* src = "./core/reorderbuf.v:95.31-96.44" *) _065_ : _066_;
  assign __MUX_procmux27623__WIRE_exfin_alu1 = exfin_alu1;
  assign __MUX_procmux27599__WIRE_exfin_alu2 = exfin_alu2;
  assign __MUX_procmux27575__WIRE_exfin_mul = exfin_mul;
  assign __MUX_procmux27551__WIRE_exfin_ldst = exfin_ldst;
  assign __MUX_procmux27485__WIRE_exfin_branch = exfin_branch;
  assign __MUX_procmux27425__WIRE_dp1 = dp1;
  assign __MUX_procmux27362__WIRE_dp2 = dp2;
  assign _005_[8:0] = { _005_[9], _005_[9], _005_[9], _005_[9], _005_[9], _005_[9], _005_[9], _005_[9], _005_[9] };
  assign _008_[8:0] = { _008_[9], _008_[9], _008_[9], _008_[9], _008_[9], _008_[9], _008_[9], _008_[9], _008_[9] };
  assign _015_[30:0] = { _015_[31], _015_[31], _015_[31], _015_[31], _015_[31], _015_[31], _015_[31], _015_[31], _015_[31], _015_[31], _015_[31], _015_[31], _015_[31], _015_[31], _015_[31], _015_[31], _015_[31], _015_[31], _015_[31], _015_[31], _015_[31], _015_[31], _015_[31], _015_[31], _015_[31], _015_[31], _015_[31], _015_[31], _015_[31], _015_[31], _015_[31] };
  assign _022_[30:0] = { _022_[31], _022_[31], _022_[31], _022_[31], _022_[31], _022_[31], _022_[31], _022_[31], _022_[31], _022_[31], _022_[31], _022_[31], _022_[31], _022_[31], _022_[31], _022_[31], _022_[31], _022_[31], _022_[31], _022_[31], _022_[31], _022_[31], _022_[31], _022_[31], _022_[31], _022_[31], _022_[31], _022_[31], _022_[31], _022_[31], _022_[31] };
  assign _031_[5:0] = comptr2;
endmodule

(* hdlname = "\\rrf" *)
(* src = "./core/rrf.v:8.1-103.10" *)
module rrf(clk, reset, rs1_1tag, rs2_1tag, rs1_2tag, rs2_2tag, com1tag, com2tag, rs1_1valid, rs2_1valid, rs1_2valid, rs2_2valid, rs1_1data, rs2_1data, rs1_2data, rs2_2data, com1data, com2data, wrrfaddr1, wrrfaddr2, wrrfaddr3
, wrrfaddr4, wrrfaddr5, wrrfdata1, wrrfdata2, wrrfdata3, wrrfdata4, wrrfdata5, wrrfen1, wrrfen2, wrrfen3, wrrfen4, wrrfen5, dpaddr1, dpaddr2, dpen1, dpen2, __MUX_procmux23832__WIRE_wrrfen4, \__MUX_ternary/core/rrfv783740__WIRE_dpen2 , \__MUX_ternary/core/rrfv763736__WIRE_dpen1 , __MUX_procmux23886__WIRE_wrrfen1, __MUX_procmux23868__WIRE_wrrfen2
, __MUX_procmux23814__WIRE_wrrfen5, __MUX_procmux23850__WIRE_wrrfen3, metaReset_rrf);
  (* src = "./core/rrf.v:89.4-102.7" *)
  wire [5:0] _000_;
  (* src = "./core/rrf.v:89.4-102.7" *)
  wire [31:0] _001_;
  (* src = "./core/rrf.v:89.4-102.7" *)
  wire [31:0] _002_;
  (* src = "./core/rrf.v:89.4-102.7" *)
  wire [5:0] _003_;
  (* src = "./core/rrf.v:89.4-102.7" *)
  wire [31:0] _004_;
  (* src = "./core/rrf.v:89.4-102.7" *)
  wire [31:0] _005_;
  (* src = "./core/rrf.v:89.4-102.7" *)
  wire [5:0] _006_;
  (* src = "./core/rrf.v:89.4-102.7" *)
  wire [31:0] _007_;
  (* src = "./core/rrf.v:89.4-102.7" *)
  wire [31:0] _008_;
  (* src = "./core/rrf.v:89.4-102.7" *)
  wire [5:0] _009_;
  (* src = "./core/rrf.v:89.4-102.7" *)
  wire [31:0] _010_;
  (* src = "./core/rrf.v:89.4-102.7" *)
  wire [31:0] _011_;
  (* src = "./core/rrf.v:89.4-102.7" *)
  wire [5:0] _012_;
  (* src = "./core/rrf.v:89.4-102.7" *)
  wire [31:0] _013_;
  (* src = "./core/rrf.v:89.4-102.7" *)
  wire [31:0] _014_;
  (* src = "./core/rrf.v:89.4-102.7" *)
  wire [5:0] _015_;
  (* src = "./core/rrf.v:89.4-102.7" *)
  wire [31:0] _016_;
  (* src = "./core/rrf.v:89.4-102.7" *)
  wire [31:0] _017_;
  (* src = "./core/rrf.v:89.4-102.7" *)
  wire [5:0] _018_;
  (* src = "./core/rrf.v:89.4-102.7" *)
  wire [31:0] _019_;
  (* src = "./core/rrf.v:89.4-102.7" *)
  wire [31:0] _020_;
  (* src = "./core/rrf.v:89.4-102.7" *)
  wire [5:0] _021_;
  (* src = "./core/rrf.v:89.4-102.7" *)
  wire [31:0] _022_;
  (* src = "./core/rrf.v:89.4-102.7" *)
  wire [31:0] _023_;
  (* src = "./core/rrf.v:89.4-102.7" *)
  wire [5:0] _024_;
  (* src = "./core/rrf.v:89.4-102.7" *)
  wire [31:0] _025_;
  (* src = "./core/rrf.v:89.4-102.7" *)
  wire [31:0] _026_;
  (* src = "./core/rrf.v:89.4-102.7" *)
  wire [5:0] _027_;
  (* src = "./core/rrf.v:89.4-102.7" *)
  wire [31:0] _028_;
  (* src = "./core/rrf.v:89.4-102.7" *)
  wire [31:0] _029_;
  (* src = "./core/rrf.v:85.12-85.42" *)
  wire [63:0] _030_;
  (* src = "./core/rrf.v:77.6-77.25" *)
  wire [63:0] _031_;
  (* src = "./core/rrf.v:79.6-79.25" *)
  wire [63:0] _032_;
  (* src = "./core/rrf.v:64.12-67.27" *)
  wire [63:0] _033_;
  (* src = "./core/rrf.v:64.12-69.27" *)
  wire [63:0] _034_;
  (* src = "./core/rrf.v:64.12-71.27" *)
  wire [63:0] _035_;
  (* src = "./core/rrf.v:85.13-85.29" *)
  wire [63:0] _036_;
  (* src = "./core/rrf.v:65.7-65.25" *)
  wire [63:0] _037_;
  (* src = "./core/rrf.v:67.7-67.25" *)
  wire [63:0] _038_;
  (* src = "./core/rrf.v:69.7-69.25" *)
  wire [63:0] _039_;
  (* src = "./core/rrf.v:71.7-71.25" *)
  wire [63:0] _040_;
  (* src = "./core/rrf.v:73.7-73.25" *)
  wire [63:0] _041_;
  (* src = "./core/rrf.v:77.8-77.24" *)
  wire [63:0] _042_;
  (* src = "./core/rrf.v:79.8-79.24" *)
  wire [63:0] _043_;
  (* src = "./core/rrf.v:64.13-65.26" *)
  wire [63:0] _044_;
  (* src = "./core/rrf.v:66.13-67.26" *)
  wire [63:0] _045_;
  (* src = "./core/rrf.v:68.14-69.26" *)
  wire [63:0] _046_;
  (* src = "./core/rrf.v:70.13-71.26" *)
  wire [63:0] _047_;
  (* src = "./core/rrf.v:72.13-73.26" *)
  wire [63:0] _048_;
  (* src = "./core/rrf.v:76.13-77.25" *)
  wire [63:0] _049_;
  (* src = "./core/rrf.v:78.13-79.25" *)
  wire [63:0] _050_;
  (* mux_wire = 32'd1 *)
  (* rrf = 32'd1 *)
  output __MUX_procmux23814__WIRE_wrrfen5;
  wire __MUX_procmux23814__WIRE_wrrfen5;
  (* mux_wire = 32'd1 *)
  (* rrf = 32'd1 *)
  output __MUX_procmux23832__WIRE_wrrfen4;
  wire __MUX_procmux23832__WIRE_wrrfen4;
  (* mux_wire = 32'd1 *)
  (* rrf = 32'd1 *)
  output __MUX_procmux23850__WIRE_wrrfen3;
  wire __MUX_procmux23850__WIRE_wrrfen3;
  (* mux_wire = 32'd1 *)
  (* rrf = 32'd1 *)
  output __MUX_procmux23868__WIRE_wrrfen2;
  wire __MUX_procmux23868__WIRE_wrrfen2;
  (* mux_wire = 32'd1 *)
  (* rrf = 32'd1 *)
  output __MUX_procmux23886__WIRE_wrrfen1;
  wire __MUX_procmux23886__WIRE_wrrfen1;
  (* mux_wire = 32'd1 *)
  (* rrf = 32'd1 *)
  output \__MUX_ternary/core/rrfv763736__WIRE_dpen1 ;
  wire \__MUX_ternary/core/rrfv763736__WIRE_dpen1 ;
  (* mux_wire = 32'd1 *)
  (* rrf = 32'd1 *)
  output \__MUX_ternary/core/rrfv783740__WIRE_dpen2 ;
  wire \__MUX_ternary/core/rrfv783740__WIRE_dpen2 ;
  (* src = "./core/rrf.v:75.27-75.36" *)
  wire [63:0] and_valid;
  (* src = "./core/rrf.v:9.25-9.28" *)
  input clk;
  wire clk;
  (* src = "./core/rrf.v:25.26-25.34" *)
  output [31:0] com1data;
  wire [31:0] com1data;
  (* src = "./core/rrf.v:15.26-15.33" *)
  input [5:0] com1tag;
  wire [5:0] com1tag;
  (* src = "./core/rrf.v:26.26-26.34" *)
  output [31:0] com2data;
  wire [31:0] com2data;
  (* src = "./core/rrf.v:16.26-16.33" *)
  input [5:0] com2tag;
  wire [5:0] com2tag;
  (* src = "./core/rrf.v:42.26-42.33" *)
  input [5:0] dpaddr1;
  wire [5:0] dpaddr1;
  (* src = "./core/rrf.v:43.26-43.33" *)
  input [5:0] dpaddr2;
  wire [5:0] dpaddr2;
  (* src = "./core/rrf.v:44.25-44.30" *)
  input dpen1;
  wire dpen1;
  (* src = "./core/rrf.v:45.25-45.30" *)
  input dpen2;
  wire dpen2;
  (* meta_reset = 32'd1 *)
  input metaReset_rrf;
  wire metaReset_rrf;
  (* src = "./core/rrf.v:63.27-63.35" *)
  wire [63:0] or_valid;
  (* reset_wire = 32'd1 *)
  (* src = "./core/rrf.v:10.25-10.30" *)
  input reset;
  wire reset;
  (* src = "./core/rrf.v:21.26-21.35" *)
  output [31:0] rs1_1data;
  wire [31:0] rs1_1data;
  (* src = "./core/rrf.v:11.26-11.34" *)
  input [5:0] rs1_1tag;
  wire [5:0] rs1_1tag;
  (* src = "./core/rrf.v:17.26-17.36" *)
  output rs1_1valid;
  wire rs1_1valid;
  (* src = "./core/rrf.v:23.26-23.35" *)
  output [31:0] rs1_2data;
  wire [31:0] rs1_2data;
  (* src = "./core/rrf.v:13.26-13.34" *)
  input [5:0] rs1_2tag;
  wire [5:0] rs1_2tag;
  (* src = "./core/rrf.v:19.26-19.36" *)
  output rs1_2valid;
  wire rs1_2valid;
  (* src = "./core/rrf.v:22.26-22.35" *)
  output [31:0] rs2_1data;
  wire [31:0] rs2_1data;
  (* src = "./core/rrf.v:12.26-12.34" *)
  input [5:0] rs2_1tag;
  wire [5:0] rs2_1tag;
  (* src = "./core/rrf.v:18.26-18.36" *)
  output rs2_1valid;
  wire rs2_1valid;
  (* src = "./core/rrf.v:24.26-24.35" *)
  output [31:0] rs2_2data;
  wire [31:0] rs2_2data;
  (* src = "./core/rrf.v:14.26-14.34" *)
  input [5:0] rs2_2tag;
  wire [5:0] rs2_2tag;
  (* src = "./core/rrf.v:20.26-20.36" *)
  output rs2_2valid;
  wire rs2_2valid;
  (* src = "./core/rrf.v:48.26-48.31" *)
  reg [63:0] valid;
  (* src = "./core/rrf.v:27.26-27.35" *)
  input [5:0] wrrfaddr1;
  wire [5:0] wrrfaddr1;
  (* src = "./core/rrf.v:28.26-28.35" *)
  input [5:0] wrrfaddr2;
  wire [5:0] wrrfaddr2;
  (* src = "./core/rrf.v:29.26-29.35" *)
  input [5:0] wrrfaddr3;
  wire [5:0] wrrfaddr3;
  (* src = "./core/rrf.v:30.26-30.35" *)
  input [5:0] wrrfaddr4;
  wire [5:0] wrrfaddr4;
  (* src = "./core/rrf.v:31.26-31.35" *)
  input [5:0] wrrfaddr5;
  wire [5:0] wrrfaddr5;
  (* src = "./core/rrf.v:32.26-32.35" *)
  input [31:0] wrrfdata1;
  wire [31:0] wrrfdata1;
  (* src = "./core/rrf.v:33.26-33.35" *)
  input [31:0] wrrfdata2;
  wire [31:0] wrrfdata2;
  (* src = "./core/rrf.v:34.26-34.35" *)
  input [31:0] wrrfdata3;
  wire [31:0] wrrfdata3;
  (* src = "./core/rrf.v:35.26-35.35" *)
  input [31:0] wrrfdata4;
  wire [31:0] wrrfdata4;
  (* src = "./core/rrf.v:36.26-36.35" *)
  input [31:0] wrrfdata5;
  wire [31:0] wrrfdata5;
  (* src = "./core/rrf.v:37.25-37.32" *)
  input wrrfen1;
  wire wrrfen1;
  (* src = "./core/rrf.v:38.25-38.32" *)
  input wrrfen2;
  wire wrrfen2;
  (* src = "./core/rrf.v:39.25-39.32" *)
  input wrrfen3;
  wire wrrfen3;
  (* src = "./core/rrf.v:40.25-40.32" *)
  input wrrfen4;
  wire wrrfen4;
  (* src = "./core/rrf.v:41.25-41.32" *)
  input wrrfen5;
  wire wrrfen5;
  (* src = "./core/rrf.v:49.26-49.32" *)
  reg [31:0] datarr [63:0];
  always_ff @(posedge clk) begin
    if (_005_[31])
      datarr[_003_] <= _004_;
    if (_008_[31])
      datarr[_006_] <= _007_;
    if (_011_[31])
      datarr[_009_] <= _010_;
    if (_014_[31])
      datarr[_012_] <= _013_;
    if (_002_[31])
      datarr[_000_] <= _001_;
  end
  assign com2data = datarr[com2tag];
  assign com1data = datarr[com1tag];
  assign rs2_2data = datarr[rs2_2tag];
  assign rs1_2data = datarr[rs1_2tag];
  assign rs2_1data = datarr[rs2_1tag];
  assign rs1_1data = datarr[rs1_1tag];
  assign and_valid = _049_ & (* src = "./core/rrf.v:76.12-79.26" *) _050_;
  assign _030_ = _036_ & (* src = "./core/rrf.v:85.12-85.42" *) and_valid;
  (* src = "./core/rrf.v:81.4-87.7" *)
  always_ff @(posedge clk)
    if (reset) valid <= 64'h0000000000000000;
    else valid <= _030_;
  assign _031_ = ~ (* src = "./core/rrf.v:77.6-77.25" *) _042_;
  assign _032_ = ~ (* src = "./core/rrf.v:79.6-79.25" *) _043_;
  assign _033_ = _044_ | (* src = "./core/rrf.v:64.12-67.27" *) _045_;
  assign _034_ = _033_ | (* src = "./core/rrf.v:64.12-69.27" *) _046_;
  assign _035_ = _034_ | (* src = "./core/rrf.v:64.12-71.27" *) _047_;
  assign or_valid = _035_ | (* src = "./core/rrf.v:64.12-73.27" *) _048_;
  assign _036_ = valid | (* src = "./core/rrf.v:85.13-85.29" *) or_valid;
  assign _017_[31] = wrrfen5 ? (* full_case = 32'd1 *) (* src = "./core/rrf.v:99.7-99.14|./core/rrf.v:99.3-100.36" *) 1'h1 : 1'h0;
  assign _016_ = wrrfen5 ? (* full_case = 32'd1 *) (* src = "./core/rrf.v:99.7-99.14|./core/rrf.v:99.3-100.36" *) wrrfdata5 : 32'hxxxxxxxx;
  assign _015_ = wrrfen5 ? (* full_case = 32'd1 *) (* src = "./core/rrf.v:99.7-99.14|./core/rrf.v:99.3-100.36" *) wrrfaddr5 : 6'hxx;
  assign _029_[31] = wrrfen4 ? (* full_case = 32'd1 *) (* src = "./core/rrf.v:97.7-97.14|./core/rrf.v:97.3-98.36" *) 1'h1 : 1'h0;
  assign _028_ = wrrfen4 ? (* full_case = 32'd1 *) (* src = "./core/rrf.v:97.7-97.14|./core/rrf.v:97.3-98.36" *) wrrfdata4 : 32'hxxxxxxxx;
  assign _027_ = wrrfen4 ? (* full_case = 32'd1 *) (* src = "./core/rrf.v:97.7-97.14|./core/rrf.v:97.3-98.36" *) wrrfaddr4 : 6'hxx;
  assign _026_[31] = wrrfen3 ? (* full_case = 32'd1 *) (* src = "./core/rrf.v:95.7-95.14|./core/rrf.v:95.3-96.36" *) 1'h1 : 1'h0;
  assign _025_ = wrrfen3 ? (* full_case = 32'd1 *) (* src = "./core/rrf.v:95.7-95.14|./core/rrf.v:95.3-96.36" *) wrrfdata3 : 32'hxxxxxxxx;
  assign _024_ = wrrfen3 ? (* full_case = 32'd1 *) (* src = "./core/rrf.v:95.7-95.14|./core/rrf.v:95.3-96.36" *) wrrfaddr3 : 6'hxx;
  assign _023_[31] = wrrfen2 ? (* full_case = 32'd1 *) (* src = "./core/rrf.v:93.7-93.14|./core/rrf.v:93.3-94.36" *) 1'h1 : 1'h0;
  assign _022_ = wrrfen2 ? (* full_case = 32'd1 *) (* src = "./core/rrf.v:93.7-93.14|./core/rrf.v:93.3-94.36" *) wrrfdata2 : 32'hxxxxxxxx;
  assign _021_ = wrrfen2 ? (* full_case = 32'd1 *) (* src = "./core/rrf.v:93.7-93.14|./core/rrf.v:93.3-94.36" *) wrrfaddr2 : 6'hxx;
  assign _020_[31] = wrrfen1 ? (* full_case = 32'd1 *) (* src = "./core/rrf.v:91.7-91.14|./core/rrf.v:91.3-92.36" *) 1'h1 : 1'h0;
  assign _019_ = wrrfen1 ? (* full_case = 32'd1 *) (* src = "./core/rrf.v:91.7-91.14|./core/rrf.v:91.3-92.36" *) wrrfdata1 : 32'hxxxxxxxx;
  assign _018_ = wrrfen1 ? (* full_case = 32'd1 *) (* src = "./core/rrf.v:91.7-91.14|./core/rrf.v:91.3-92.36" *) wrrfaddr1 : 6'hxx;
  assign _002_[31] = reset ? (* full_case = 32'd1 *) (* src = "./core/rrf.v:90.11-90.17|./core/rrf.v:90.7-101.10" *) 1'h0 : _017_[31];
  assign _001_ = reset ? (* full_case = 32'd1 *) (* src = "./core/rrf.v:90.11-90.17|./core/rrf.v:90.7-101.10" *) 32'hxxxxxxxx : _016_;
  assign _000_ = reset ? (* full_case = 32'd1 *) (* src = "./core/rrf.v:90.11-90.17|./core/rrf.v:90.7-101.10" *) 6'hxx : _015_;
  assign _014_[31] = reset ? (* full_case = 32'd1 *) (* src = "./core/rrf.v:90.11-90.17|./core/rrf.v:90.7-101.10" *) 1'h0 : _029_[31];
  assign _013_ = reset ? (* full_case = 32'd1 *) (* src = "./core/rrf.v:90.11-90.17|./core/rrf.v:90.7-101.10" *) 32'hxxxxxxxx : _028_;
  assign _012_ = reset ? (* full_case = 32'd1 *) (* src = "./core/rrf.v:90.11-90.17|./core/rrf.v:90.7-101.10" *) 6'hxx : _027_;
  assign _011_[31] = reset ? (* full_case = 32'd1 *) (* src = "./core/rrf.v:90.11-90.17|./core/rrf.v:90.7-101.10" *) 1'h0 : _026_[31];
  assign _010_ = reset ? (* full_case = 32'd1 *) (* src = "./core/rrf.v:90.11-90.17|./core/rrf.v:90.7-101.10" *) 32'hxxxxxxxx : _025_;
  assign _009_ = reset ? (* full_case = 32'd1 *) (* src = "./core/rrf.v:90.11-90.17|./core/rrf.v:90.7-101.10" *) 6'hxx : _024_;
  assign _008_[31] = reset ? (* full_case = 32'd1 *) (* src = "./core/rrf.v:90.11-90.17|./core/rrf.v:90.7-101.10" *) 1'h0 : _023_[31];
  assign _007_ = reset ? (* full_case = 32'd1 *) (* src = "./core/rrf.v:90.11-90.17|./core/rrf.v:90.7-101.10" *) 32'hxxxxxxxx : _022_;
  assign _006_ = reset ? (* full_case = 32'd1 *) (* src = "./core/rrf.v:90.11-90.17|./core/rrf.v:90.7-101.10" *) 6'hxx : _021_;
  assign _005_[31] = reset ? (* full_case = 32'd1 *) (* src = "./core/rrf.v:90.11-90.17|./core/rrf.v:90.7-101.10" *) 1'h0 : _020_[31];
  assign _004_ = reset ? (* full_case = 32'd1 *) (* src = "./core/rrf.v:90.11-90.17|./core/rrf.v:90.7-101.10" *) 32'hxxxxxxxx : _019_;
  assign _003_ = reset ? (* full_case = 32'd1 *) (* src = "./core/rrf.v:90.11-90.17|./core/rrf.v:90.7-101.10" *) 6'hxx : _018_;
  wire [63:0] _120_ = valid;
  assign rs1_1valid = _120_[rs1_1tag +: 1];
  wire [63:0] _121_ = valid;
  assign rs2_1valid = _121_[rs2_1tag +: 1];
  wire [63:0] _122_ = valid;
  assign rs1_2valid = _122_[rs1_2tag +: 1];
  wire [63:0] _123_ = valid;
  assign rs2_2valid = _123_[rs2_2tag +: 1];
  assign _037_ = 64'h0000000000000001 << (* src = "./core/rrf.v:65.7-65.25" *) wrrfaddr1;
  assign _038_ = 64'h0000000000000001 << (* src = "./core/rrf.v:67.7-67.25" *) wrrfaddr2;
  assign _039_ = 64'h0000000000000001 << (* src = "./core/rrf.v:69.7-69.25" *) wrrfaddr3;
  assign _040_ = 64'h0000000000000001 << (* src = "./core/rrf.v:71.7-71.25" *) wrrfaddr4;
  assign _041_ = 64'h0000000000000001 << (* src = "./core/rrf.v:73.7-73.25" *) wrrfaddr5;
  assign _042_ = 64'h0000000000000001 << (* src = "./core/rrf.v:77.8-77.24" *) dpaddr1;
  assign _043_ = 64'h0000000000000001 << (* src = "./core/rrf.v:79.8-79.24" *) dpaddr2;
  assign _044_ = wrrfen1 ? (* src = "./core/rrf.v:64.13-65.26" *) _037_ : 64'h0000000000000000;
  assign _045_ = wrrfen2 ? (* src = "./core/rrf.v:66.13-67.26" *) _038_ : 64'h0000000000000000;
  assign _046_ = wrrfen3 ? (* src = "./core/rrf.v:68.14-69.26" *) _039_ : 64'h0000000000000000;
  assign _047_ = wrrfen4 ? (* src = "./core/rrf.v:70.13-71.26" *) _040_ : 64'h0000000000000000;
  assign _048_ = wrrfen5 ? (* src = "./core/rrf.v:72.13-73.26" *) _041_ : 64'h0000000000000000;
  assign _049_ = dpen1 ? (* src = "./core/rrf.v:76.13-77.25" *) _031_ : 64'hffffffffffffffff;
  assign _050_ = dpen2 ? (* src = "./core/rrf.v:78.13-79.25" *) _032_ : 64'hffffffffffffffff;
  assign \__MUX_ternary/core/rrfv783740__WIRE_dpen2  = dpen2;
  assign \__MUX_ternary/core/rrfv763736__WIRE_dpen1  = dpen1;
  assign __MUX_procmux23886__WIRE_wrrfen1 = wrrfen1;
  assign __MUX_procmux23868__WIRE_wrrfen2 = wrrfen2;
  assign __MUX_procmux23850__WIRE_wrrfen3 = wrrfen3;
  assign __MUX_procmux23832__WIRE_wrrfen4 = wrrfen4;
  assign __MUX_procmux23814__WIRE_wrrfen5 = wrrfen5;
  assign _002_[30:0] = { _002_[31], _002_[31], _002_[31], _002_[31], _002_[31], _002_[31], _002_[31], _002_[31], _002_[31], _002_[31], _002_[31], _002_[31], _002_[31], _002_[31], _002_[31], _002_[31], _002_[31], _002_[31], _002_[31], _002_[31], _002_[31], _002_[31], _002_[31], _002_[31], _002_[31], _002_[31], _002_[31], _002_[31], _002_[31], _002_[31], _002_[31] };
  assign _005_[30:0] = { _005_[31], _005_[31], _005_[31], _005_[31], _005_[31], _005_[31], _005_[31], _005_[31], _005_[31], _005_[31], _005_[31], _005_[31], _005_[31], _005_[31], _005_[31], _005_[31], _005_[31], _005_[31], _005_[31], _005_[31], _005_[31], _005_[31], _005_[31], _005_[31], _005_[31], _005_[31], _005_[31], _005_[31], _005_[31], _005_[31], _005_[31] };
  assign _008_[30:0] = { _008_[31], _008_[31], _008_[31], _008_[31], _008_[31], _008_[31], _008_[31], _008_[31], _008_[31], _008_[31], _008_[31], _008_[31], _008_[31], _008_[31], _008_[31], _008_[31], _008_[31], _008_[31], _008_[31], _008_[31], _008_[31], _008_[31], _008_[31], _008_[31], _008_[31], _008_[31], _008_[31], _008_[31], _008_[31], _008_[31], _008_[31] };
  assign _011_[30:0] = { _011_[31], _011_[31], _011_[31], _011_[31], _011_[31], _011_[31], _011_[31], _011_[31], _011_[31], _011_[31], _011_[31], _011_[31], _011_[31], _011_[31], _011_[31], _011_[31], _011_[31], _011_[31], _011_[31], _011_[31], _011_[31], _011_[31], _011_[31], _011_[31], _011_[31], _011_[31], _011_[31], _011_[31], _011_[31], _011_[31], _011_[31] };
  assign _014_[30:0] = { _014_[31], _014_[31], _014_[31], _014_[31], _014_[31], _014_[31], _014_[31], _014_[31], _014_[31], _014_[31], _014_[31], _014_[31], _014_[31], _014_[31], _014_[31], _014_[31], _014_[31], _014_[31], _014_[31], _014_[31], _014_[31], _014_[31], _014_[31], _014_[31], _014_[31], _014_[31], _014_[31], _014_[31], _014_[31], _014_[31], _014_[31] };
  assign _017_[30:0] = { _017_[31], _017_[31], _017_[31], _017_[31], _017_[31], _017_[31], _017_[31], _017_[31], _017_[31], _017_[31], _017_[31], _017_[31], _017_[31], _017_[31], _017_[31], _017_[31], _017_[31], _017_[31], _017_[31], _017_[31], _017_[31], _017_[31], _017_[31], _017_[31], _017_[31], _017_[31], _017_[31], _017_[31], _017_[31], _017_[31], _017_[31] };
  assign _020_[30:0] = { _020_[31], _020_[31], _020_[31], _020_[31], _020_[31], _020_[31], _020_[31], _020_[31], _020_[31], _020_[31], _020_[31], _020_[31], _020_[31], _020_[31], _020_[31], _020_[31], _020_[31], _020_[31], _020_[31], _020_[31], _020_[31], _020_[31], _020_[31], _020_[31], _020_[31], _020_[31], _020_[31], _020_[31], _020_[31], _020_[31], _020_[31] };
  assign _023_[30:0] = { _023_[31], _023_[31], _023_[31], _023_[31], _023_[31], _023_[31], _023_[31], _023_[31], _023_[31], _023_[31], _023_[31], _023_[31], _023_[31], _023_[31], _023_[31], _023_[31], _023_[31], _023_[31], _023_[31], _023_[31], _023_[31], _023_[31], _023_[31], _023_[31], _023_[31], _023_[31], _023_[31], _023_[31], _023_[31], _023_[31], _023_[31] };
  assign _026_[30:0] = { _026_[31], _026_[31], _026_[31], _026_[31], _026_[31], _026_[31], _026_[31], _026_[31], _026_[31], _026_[31], _026_[31], _026_[31], _026_[31], _026_[31], _026_[31], _026_[31], _026_[31], _026_[31], _026_[31], _026_[31], _026_[31], _026_[31], _026_[31], _026_[31], _026_[31], _026_[31], _026_[31], _026_[31], _026_[31], _026_[31], _026_[31] };
  assign _029_[30:0] = { _029_[31], _029_[31], _029_[31], _029_[31], _029_[31], _029_[31], _029_[31], _029_[31], _029_[31], _029_[31], _029_[31], _029_[31], _029_[31], _029_[31], _029_[31], _029_[31], _029_[31], _029_[31], _029_[31], _029_[31], _029_[31], _029_[31], _029_[31], _029_[31], _029_[31], _029_[31], _029_[31], _029_[31], _029_[31], _029_[31], _029_[31] };
endmodule

(* hdlname = "\\rrf_freelistmanager" *)
(* src = "./core/rrf_freelistmanager.v:3.1-50.10" *)
module rrf_freelistmanager(clk, reset, invalid1, invalid2, comnum, prmiss, rrftagfix, rename_dst1, rename_dst2, allocatable, stall_DP, freenum, rrfptr, comptr, nextrrfcyc, \__MUX_ternary/core/rrf_freelistmanagerv473819__WIRE_gt/core/rrf_freelistmanagerv473818_Y , \__MUX_ternary/core/rrf_freelistmanagerv293810__WIRE_invalid1 , \__MUX_ternary/core/rrf_freelistmanagerv273808__WIRE_lt/core/rrf_freelistmanagerv273807_Y , \__MUX_ternary/core/rrf_freelistmanagerv233804__WIRE_gt/core/rrf_freelistmanagerv233803_Y , __MUX_procmux23798__WIRE_prmiss, __MUX_procmux23795__WIRE_stall_DP
, metaReset_rrf_freelistmanager);
  (* src = "./core/rrf_freelistmanager.v:27.26-27.42" *)
  wire [6:0] _00_;
  (* src = "./core/rrf_freelistmanager.v:29.25-29.53" *)
  (* unused_bits = "6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31" *)
  wire [31:0] _01_;
  wire _02_;
  wire _03_;
  (* src = "./core/rrf_freelistmanager.v:22.39-22.48" *)
  wire _04_;
  (* src = "./core/rrf_freelistmanager.v:22.59-22.68" *)
  wire _05_;
  wire [5:0] _06_;
  wire [5:0] _07_;
  wire [6:0] _08_;
  wire [6:0] _09_;
  (* src = "./core/rrf_freelistmanager.v:38.20-38.52" *)
  wire [31:0] _10_;
  (* src = "./core/rrf_freelistmanager.v:38.14-38.53" *)
  (* unused_bits = "7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31" *)
  wire [31:0] _11_;
  (* src = "./core/rrf_freelistmanager.v:46.14-46.39" *)
  wire [6:0] _12_;
  (* src = "./core/rrf_freelistmanager.v:29.35-29.52" *)
  wire [31:0] _13_;
  (* src = "./core/rrf_freelistmanager.v:47.17-47.53" *)
  wire _14_;
  (* mux_wire = 32'd1 *)
  (* rrf_freelistmanager = 32'd1 *)
  output __MUX_procmux23795__WIRE_stall_DP;
  wire __MUX_procmux23795__WIRE_stall_DP;
  (* mux_wire = 32'd1 *)
  (* rrf_freelistmanager = 32'd1 *)
  output __MUX_procmux23798__WIRE_prmiss;
  wire __MUX_procmux23798__WIRE_prmiss;
  (* mux_wire = 32'd1 *)
  (* rrf_freelistmanager = 32'd1 *)
  output \__MUX_ternary/core/rrf_freelistmanagerv233804__WIRE_gt/core/rrf_freelistmanagerv233803_Y ;
  wire \__MUX_ternary/core/rrf_freelistmanagerv233804__WIRE_gt/core/rrf_freelistmanagerv233803_Y ;
  (* mux_wire = 32'd1 *)
  (* rrf_freelistmanager = 32'd1 *)
  output \__MUX_ternary/core/rrf_freelistmanagerv273808__WIRE_lt/core/rrf_freelistmanagerv273807_Y ;
  wire \__MUX_ternary/core/rrf_freelistmanagerv273808__WIRE_lt/core/rrf_freelistmanagerv273807_Y ;
  (* mux_wire = 32'd1 *)
  (* rrf_freelistmanager = 32'd1 *)
  output \__MUX_ternary/core/rrf_freelistmanagerv293810__WIRE_invalid1 ;
  wire \__MUX_ternary/core/rrf_freelistmanagerv293810__WIRE_invalid1 ;
  (* mux_wire = 32'd1 *)
  (* rrf_freelistmanager = 32'd1 *)
  output \__MUX_ternary/core/rrf_freelistmanagerv473819__WIRE_gt/core/rrf_freelistmanagerv473818_Y ;
  wire \__MUX_ternary/core/rrf_freelistmanagerv473819__WIRE_gt/core/rrf_freelistmanagerv473818_Y ;
  (* src = "./core/rrf_freelistmanager.v:14.24-14.35" *)
  output allocatable;
  wire allocatable;
  (* src = "./core/rrf_freelistmanager.v:5.23-5.26" *)
  input clk;
  wire clk;
  (* src = "./core/rrf_freelistmanager.v:9.28-9.34" *)
  input [1:0] comnum;
  wire [1:0] comnum;
  (* src = "./core/rrf_freelistmanager.v:18.24-18.30" *)
  input [5:0] comptr;
  wire [5:0] comptr;
  (* src = "./core/rrf_freelistmanager.v:16.24-16.31" *)
  output [6:0] freenum;
  reg [6:0] freenum;
  (* src = "./core/rrf_freelistmanager.v:23.17-23.19" *)
  wire hi;
  (* src = "./core/rrf_freelistmanager.v:7.23-7.31" *)
  input invalid1;
  wire invalid1;
  (* src = "./core/rrf_freelistmanager.v:8.23-8.31" *)
  input invalid2;
  wire invalid2;
  (* meta_reset = 32'd1 *)
  input metaReset_rrf_freelistmanager;
  wire metaReset_rrf_freelistmanager;
  (* src = "./core/rrf_freelistmanager.v:19.23-19.33" *)
  output nextrrfcyc;
  reg nextrrfcyc;
  (* src = "./core/rrf_freelistmanager.v:10.23-10.29" *)
  input prmiss;
  wire prmiss;
  (* src = "./core/rrf_freelistmanager.v:12.24-12.35" *)
  output [5:0] rename_dst1;
  reg [5:0] rename_dst1;
  (* src = "./core/rrf_freelistmanager.v:13.24-13.35" *)
  output [5:0] rename_dst2;
  wire [5:0] rename_dst2;
  (* src = "./core/rrf_freelistmanager.v:22.23-22.29" *)
  wire [1:0] reqnum;
  (* reset_wire = 32'd1 *)
  (* src = "./core/rrf_freelistmanager.v:6.23-6.28" *)
  input reset;
  wire reset;
  (* src = "./core/rrf_freelistmanager.v:17.24-17.30" *)
  output [5:0] rrfptr;
  wire [5:0] rrfptr;
  (* src = "./core/rrf_freelistmanager.v:25.24-25.35" *)
  wire [5:0] rrfptr_next;
  (* src = "./core/rrf_freelistmanager.v:11.24-11.33" *)
  input [5:0] rrftagfix;
  wire [5:0] rrftagfix;
  (* src = "./core/rrf_freelistmanager.v:15.23-15.31" *)
  input stall_DP;
  wire stall_DP;
  assign reqnum = { 1'h0, _04_ } + (* src = "./core/rrf_freelistmanager.v:22.32-22.69" *) { 1'h0, _05_ };
  assign rrfptr_next = rename_dst1 + (* src = "./core/rrf_freelistmanager.v:25.38-25.53" *) reqnum;
  assign { _01_[31:6], rename_dst2 } = rename_dst1 + (* src = "./core/rrf_freelistmanager.v:29.25-29.53" *) _13_;
  assign _00_ = freenum + (* src = "./core/rrf_freelistmanager.v:46.14-46.30" *) comnum;
  (* src = "./core/rrf_freelistmanager.v:31.4-49.7" *)
  always_ff @(posedge clk)
    if (reset) freenum <= 7'h40;
    else freenum <= _09_;
  (* src = "./core/rrf_freelistmanager.v:31.4-49.7" *)
  always_ff @(posedge clk)
    if (reset) rename_dst1 <= 6'h00;
    else if (_02_) rename_dst1 <= _07_;
  (* src = "./core/rrf_freelistmanager.v:31.4-49.7" *)
  always_ff @(posedge clk)
    if (_03_) nextrrfcyc <= 1'h0;
    else nextrrfcyc <= _14_;
  assign _02_ = { prmiss, stall_DP } != 2'h1;
  assign _03_ = | { prmiss, stall_DP, reset };
  assign \__MUX_ternary/core/rrf_freelistmanagerv233804__WIRE_gt/core/rrf_freelistmanagerv233803_Y  = comptr > (* src = "./core/rrf_freelistmanager.v:23.23-23.41" *) rrftagfix;
  assign \__MUX_ternary/core/rrf_freelistmanagerv473819__WIRE_gt/core/rrf_freelistmanagerv473818_Y  = rename_dst1 > (* src = "./core/rrf_freelistmanager.v:47.18-47.38" *) rrfptr_next;
  assign \__MUX_ternary/core/rrf_freelistmanagerv273808__WIRE_lt/core/rrf_freelistmanagerv273807_Y  = _00_ < (* src = "./core/rrf_freelistmanager.v:27.25-27.52" *) reqnum;
  assign _05_ = ~ (* src = "./core/rrf_freelistmanager.v:22.59-22.68" *) invalid2;
  assign _04_ = ~ (* src = "./core/rrf_freelistmanager.v:29.35-29.44" *) invalid1;
  assign _06_ = stall_DP ? (* full_case = 32'd1 *) (* src = "./core/rrf_freelistmanager.v:40.20-40.28|./core/rrf_freelistmanager.v:40.16-48.10" *) 6'hxx : rrfptr_next;
  assign _07_ = prmiss ? (* full_case = 32'd1 *) (* src = "./core/rrf_freelistmanager.v:36.20-36.26|./core/rrf_freelistmanager.v:36.16-48.10" *) rrftagfix : _06_;
  assign _08_ = stall_DP ? (* full_case = 32'd1 *) (* src = "./core/rrf_freelistmanager.v:40.20-40.28|./core/rrf_freelistmanager.v:40.16-48.10" *) _00_ : _12_;
  assign _09_ = prmiss ? (* full_case = 32'd1 *) (* src = "./core/rrf_freelistmanager.v:36.20-36.26|./core/rrf_freelistmanager.v:36.16-48.10" *) _11_[6:0] : _08_;
  assign _10_ = { 25'h0000000, hi, rrftagfix } - (* src = "./core/rrf_freelistmanager.v:38.20-38.52" *) { 26'h0000000, comptr };
  assign _11_ = 32'd64 - (* src = "./core/rrf_freelistmanager.v:38.14-38.53" *) _10_;
  assign _12_ = _00_ - (* src = "./core/rrf_freelistmanager.v:46.14-46.39" *) reqnum;
  assign hi = \__MUX_ternary/core/rrf_freelistmanagerv233804__WIRE_gt/core/rrf_freelistmanagerv233803_Y  ? (* src = "./core/rrf_freelistmanager.v:23.22-23.56" *) 1'h1 : 1'h0;
  assign allocatable = \__MUX_ternary/core/rrf_freelistmanagerv273808__WIRE_lt/core/rrf_freelistmanagerv273807_Y  ? (* src = "./core/rrf_freelistmanager.v:27.25-27.66" *) 1'h0 : 1'h1;
  assign _13_ = invalid1 ? (* src = "./core/rrf_freelistmanager.v:29.35-29.52" *) 32'd0 : 32'd1;
  assign _14_ = \__MUX_ternary/core/rrf_freelistmanagerv473819__WIRE_gt/core/rrf_freelistmanagerv473818_Y  ? (* src = "./core/rrf_freelistmanager.v:47.17-47.53" *) 1'h1 : 1'h0;
  assign __MUX_procmux23798__WIRE_prmiss = prmiss;
  assign __MUX_procmux23795__WIRE_stall_DP = stall_DP;
  assign _01_[5:0] = rename_dst2;
  assign \__MUX_ternary/core/rrf_freelistmanagerv293810__WIRE_invalid1  = invalid1;
  assign rrfptr = rename_dst1;
endmodule

(* hdlname = "\\rs_alu" *)
(* src = "./core/rs_alu.v:153.1-884.10" *)
module rs_alu(clk, reset, busyvec, prmiss, prsuccess, prtag, specfixtag, histvect, nextrrfcyc, clearbusy, issueaddr, we1, we2, waddr1, waddr2, wpc_1, wsrc1_1, wsrc2_1, wvalid1_1, wvalid2_1, wimm_1
, wrrftag_1, wdstval_1, wsrc_a_1, wsrc_b_1, walu_op_1, wspectag_1, wspecbit_1, wpc_2, wsrc1_2, wsrc2_2, wvalid1_2, wvalid2_2, wimm_2, wrrftag_2, wdstval_2, wsrc_a_2, wsrc_b_2, walu_op_2, wspectag_2, wspecbit_2, ex_src1
, ex_src2, ready, pc, imm, rrftag, dstval, src_a, src_b, alu_op, spectag, specbit, exrslt1, exdst1, kill_spec1, exrslt2, exdst2, kill_spec2, exrslt3, exdst3, kill_spec3, exrslt4
, exdst4, kill_spec4, exrslt5, exdst5, kill_spec5, \rs_alu_ent-ent2___MUX_ternary/core/rs_aluv667784__WIRE_and/core/rs_aluv667783_Y , \rs_alu_ent-ent2_src_manager-srcmng1___MUX_ternary/core/src_managerv263678__WIRE_opr_rdy , \rs_alu_ent-ent7_src_manager-srcmng1___MUX_ternary/core/src_managerv313673__WIRE_and/core/src_managerv313672_Y , \rs_alu_ent-ent1___MUX_ternary/core/rs_aluv647781__WIRE_and/core/rs_aluv647780_Y , \rs_alu_ent-ent7_src_manager-srcmng2___MUX_ternary/core/src_managerv303674__WIRE_and/core/src_managerv303669_Y , \rs_alu_ent-ent4_src_manager-srcmng2___MUX_ternary/core/src_managerv313673__WIRE_and/core/src_managerv313672_Y , \rs_alu_ent-ent4_src_manager-srcmng1___MUX_ternary/core/src_managerv263678__WIRE_opr_rdy , \rs_alu_ent-ent0___MUX_procmux7955__WIRE_we , \rs_alu_ent-ent0___MUX_ternary/core/rs_aluv647781__WIRE_and/core/rs_aluv647780_Y , \rs_alu_ent-ent0___MUX_ternary/core/rs_aluv667784__WIRE_and/core/rs_aluv667783_Y , \rs_alu_ent-ent0_src_manager-srcmng1___MUX_ternary/core/src_managerv313673__WIRE_and/core/src_managerv313672_Y , \rs_alu_ent-ent0_src_manager-srcmng1___MUX_ternary/core/src_managerv303674__WIRE_and/core/src_managerv303669_Y , \rs_alu_ent-ent0_src_manager-srcmng1___MUX_ternary/core/src_managerv293675__WIRE_and/core/src_managerv293666_Y , \rs_alu_ent-ent0_src_manager-srcmng1___MUX_ternary/core/src_managerv283676__WIRE_and/core/src_managerv283663_Y , \rs_alu_ent-ent0_src_manager-srcmng1___MUX_ternary/core/src_managerv273677__WIRE_and/core/src_managerv273660_Y , \rs_alu_ent-ent0_src_manager-srcmng1___MUX_ternary/core/src_managerv263678__WIRE_opr_rdy 
, \rs_alu_ent-ent0_src_manager-srcmng2___MUX_ternary/core/src_managerv313673__WIRE_and/core/src_managerv313672_Y , \rs_alu_ent-ent0_src_manager-srcmng2___MUX_ternary/core/src_managerv303674__WIRE_and/core/src_managerv303669_Y , \rs_alu_ent-ent0_src_manager-srcmng2___MUX_ternary/core/src_managerv293675__WIRE_and/core/src_managerv293666_Y , \rs_alu_ent-ent0_src_manager-srcmng2___MUX_ternary/core/src_managerv283676__WIRE_and/core/src_managerv283663_Y , \rs_alu_ent-ent0_src_manager-srcmng2___MUX_ternary/core/src_managerv273677__WIRE_and/core/src_managerv273660_Y , \rs_alu_ent-ent0_src_manager-srcmng2___MUX_ternary/core/src_managerv263678__WIRE_opr_rdy , \__MUX_ternary/core/rs_aluv8093494__WIRE_eq/core/rs_aluv8093493_Y , \__MUX_ternary/core/rs_aluv8083495__WIRE_eq/core/rs_aluv8083492_Y , \__MUX_ternary/core/rs_aluv8073496__WIRE_eq/core/rs_aluv8073491_Y , \__MUX_ternary/core/rs_aluv8063497__WIRE_eq/core/rs_aluv8063490_Y , \__MUX_ternary/core/rs_aluv8053498__WIRE_eq/core/rs_aluv8053489_Y , \__MUX_ternary/core/rs_aluv8043499__WIRE_eq/core/rs_aluv8043488_Y , \__MUX_ternary/core/rs_aluv8033500__WIRE_eq/core/rs_aluv8033487_Y , \__MUX_ternary/core/rs_aluv7623448__WIRE_logic_and/core/rs_aluv7623447_Y , \__MUX_ternary/core/rs_aluv7173407__WIRE_logic_and/core/rs_aluv7173406_Y , \__MUX_ternary/core/rs_aluv6723366__WIRE_logic_and/core/rs_aluv6723365_Y , \__MUX_ternary/core/rs_aluv6273325__WIRE_logic_and/core/rs_aluv6273324_Y , \__MUX_ternary/core/rs_aluv5823284__WIRE_logic_and/core/rs_aluv5823283_Y , \__MUX_ternary/core/rs_aluv5373243__WIRE_logic_and/core/rs_aluv5373242_Y , \__MUX_ternary/core/rs_aluv4923202__WIRE_logic_and/core/rs_aluv4923201_Y , \__MUX_ternary/core/rs_aluv4473161__WIRE_logic_and/core/rs_aluv4473160_Y 
, \__MUX_ternary/core/rs_aluv3522914__WIRE_eq/core/rs_aluv3522913_Y , \__MUX_ternary/core/rs_aluv3512916__WIRE_eq/core/rs_aluv3512915_Y , \__MUX_ternary/core/rs_aluv3502918__WIRE_eq/core/rs_aluv3502917_Y , \__MUX_ternary/core/rs_aluv3492920__WIRE_eq/core/rs_aluv3492919_Y , \__MUX_ternary/core/rs_aluv3482922__WIRE_eq/core/rs_aluv3482921_Y , \__MUX_ternary/core/rs_aluv3472924__WIRE_eq/core/rs_aluv3472923_Y , \__MUX_ternary/core/rs_aluv3462926__WIRE_eq/core/rs_aluv3462925_Y , \__MUX_ternary/core/rs_aluv3452928__WIRE_eq/core/rs_aluv3452927_Y , \__MUX_ternary/core/rs_aluv3422891__WIRE_eq/core/rs_aluv3422890_Y , \__MUX_ternary/core/rs_aluv3412894__WIRE_eq/core/rs_aluv3412893_Y , \__MUX_ternary/core/rs_aluv3402897__WIRE_eq/core/rs_aluv3402896_Y , \__MUX_ternary/core/rs_aluv3392900__WIRE_eq/core/rs_aluv3392899_Y , \__MUX_ternary/core/rs_aluv3382903__WIRE_eq/core/rs_aluv3382902_Y , \__MUX_ternary/core/rs_aluv3372906__WIRE_eq/core/rs_aluv3372905_Y , \__MUX_ternary/core/rs_aluv3362909__WIRE_eq/core/rs_aluv3362908_Y , \__MUX_ternary/core/rs_aluv3352912__WIRE_eq/core/rs_aluv3352911_Y , __MUX_procmux24643__WIRE_nextrrfcyc, __MUX_procmux24100__WIRE_we1, __MUX_procmux24058__WIRE_prmiss, __MUX_procmux24055__WIRE_prsuccess, __MUX_procmux24004__WIRE_we2
, __MUX_procmux23956__WIRE_clearbusy, \rs_alu_ent-ent1_src_manager-srcmng2___MUX_ternary/core/src_managerv263678__WIRE_opr_rdy , \rs_alu_ent-ent3_src_manager-srcmng2___MUX_ternary/core/src_managerv313673__WIRE_and/core/src_managerv313672_Y , \rs_alu_ent-ent3_src_manager-srcmng1___MUX_ternary/core/src_managerv263678__WIRE_opr_rdy , \rs_alu_ent-ent3_src_manager-srcmng1___MUX_ternary/core/src_managerv273677__WIRE_and/core/src_managerv273660_Y , \rs_alu_ent-ent3_src_manager-srcmng1___MUX_ternary/core/src_managerv283676__WIRE_and/core/src_managerv283663_Y , \rs_alu_ent-ent3_src_manager-srcmng1___MUX_ternary/core/src_managerv293675__WIRE_and/core/src_managerv293666_Y , \rs_alu_ent-ent3_src_manager-srcmng1___MUX_ternary/core/src_managerv303674__WIRE_and/core/src_managerv303669_Y , \rs_alu_ent-ent1_src_manager-srcmng2___MUX_ternary/core/src_managerv273677__WIRE_and/core/src_managerv273660_Y , \rs_alu_ent-ent3_src_manager-srcmng1___MUX_ternary/core/src_managerv313673__WIRE_and/core/src_managerv313672_Y , \rs_alu_ent-ent3___MUX_ternary/core/rs_aluv667784__WIRE_and/core/rs_aluv667783_Y , \rs_alu_ent-ent3___MUX_ternary/core/rs_aluv647781__WIRE_and/core/rs_aluv647780_Y , \rs_alu_ent-ent3___MUX_procmux7955__WIRE_we , \rs_alu_ent-ent4_src_manager-srcmng2___MUX_ternary/core/src_managerv263678__WIRE_opr_rdy , \rs_alu_ent-ent4_src_manager-srcmng2___MUX_ternary/core/src_managerv273677__WIRE_and/core/src_managerv273660_Y , \rs_alu_ent-ent1_src_manager-srcmng2___MUX_ternary/core/src_managerv283676__WIRE_and/core/src_managerv283663_Y , \rs_alu_ent-ent4_src_manager-srcmng2___MUX_ternary/core/src_managerv283676__WIRE_and/core/src_managerv283663_Y , \rs_alu_ent-ent4_src_manager-srcmng2___MUX_ternary/core/src_managerv293675__WIRE_and/core/src_managerv293666_Y , \rs_alu_ent-ent4_src_manager-srcmng2___MUX_ternary/core/src_managerv303674__WIRE_and/core/src_managerv303669_Y , \rs_alu_ent-ent4_src_manager-srcmng1___MUX_ternary/core/src_managerv273677__WIRE_and/core/src_managerv273660_Y , \rs_alu_ent-ent1_src_manager-srcmng2___MUX_ternary/core/src_managerv293675__WIRE_and/core/src_managerv293666_Y 
, \rs_alu_ent-ent4_src_manager-srcmng1___MUX_ternary/core/src_managerv283676__WIRE_and/core/src_managerv283663_Y , \rs_alu_ent-ent4_src_manager-srcmng1___MUX_ternary/core/src_managerv293675__WIRE_and/core/src_managerv293666_Y , \rs_alu_ent-ent4_src_manager-srcmng1___MUX_ternary/core/src_managerv303674__WIRE_and/core/src_managerv303669_Y , \rs_alu_ent-ent4_src_manager-srcmng1___MUX_ternary/core/src_managerv313673__WIRE_and/core/src_managerv313672_Y , \rs_alu_ent-ent4___MUX_ternary/core/rs_aluv667784__WIRE_and/core/rs_aluv667783_Y , \rs_alu_ent-ent4___MUX_ternary/core/rs_aluv647781__WIRE_and/core/rs_aluv647780_Y , \rs_alu_ent-ent1_src_manager-srcmng2___MUX_ternary/core/src_managerv303674__WIRE_and/core/src_managerv303669_Y , \rs_alu_ent-ent4___MUX_procmux7955__WIRE_we , \rs_alu_ent-ent5_src_manager-srcmng2___MUX_ternary/core/src_managerv263678__WIRE_opr_rdy , \rs_alu_ent-ent5_src_manager-srcmng2___MUX_ternary/core/src_managerv273677__WIRE_and/core/src_managerv273660_Y , \rs_alu_ent-ent5_src_manager-srcmng2___MUX_ternary/core/src_managerv283676__WIRE_and/core/src_managerv283663_Y , \rs_alu_ent-ent5_src_manager-srcmng2___MUX_ternary/core/src_managerv293675__WIRE_and/core/src_managerv293666_Y , \rs_alu_ent-ent5_src_manager-srcmng2___MUX_ternary/core/src_managerv303674__WIRE_and/core/src_managerv303669_Y , \rs_alu_ent-ent1_src_manager-srcmng2___MUX_ternary/core/src_managerv313673__WIRE_and/core/src_managerv313672_Y , \rs_alu_ent-ent3_src_manager-srcmng2___MUX_ternary/core/src_managerv263678__WIRE_opr_rdy , \rs_alu_ent-ent5_src_manager-srcmng2___MUX_ternary/core/src_managerv313673__WIRE_and/core/src_managerv313672_Y , \rs_alu_ent-ent1_src_manager-srcmng1___MUX_ternary/core/src_managerv263678__WIRE_opr_rdy , \rs_alu_ent-ent3_src_manager-srcmng2___MUX_ternary/core/src_managerv273677__WIRE_and/core/src_managerv273660_Y , \rs_alu_ent-ent5_src_manager-srcmng1___MUX_ternary/core/src_managerv263678__WIRE_opr_rdy , \rs_alu_ent-ent1_src_manager-srcmng1___MUX_ternary/core/src_managerv273677__WIRE_and/core/src_managerv273660_Y , \rs_alu_ent-ent3_src_manager-srcmng2___MUX_ternary/core/src_managerv283676__WIRE_and/core/src_managerv283663_Y 
, \rs_alu_ent-ent5_src_manager-srcmng1___MUX_ternary/core/src_managerv273677__WIRE_and/core/src_managerv273660_Y , \rs_alu_ent-ent1_src_manager-srcmng1___MUX_ternary/core/src_managerv283676__WIRE_and/core/src_managerv283663_Y , \rs_alu_ent-ent3_src_manager-srcmng2___MUX_ternary/core/src_managerv293675__WIRE_and/core/src_managerv293666_Y , \rs_alu_ent-ent5_src_manager-srcmng1___MUX_ternary/core/src_managerv283676__WIRE_and/core/src_managerv283663_Y , \rs_alu_ent-ent1_src_manager-srcmng1___MUX_ternary/core/src_managerv293675__WIRE_and/core/src_managerv293666_Y , \rs_alu_ent-ent3_src_manager-srcmng2___MUX_ternary/core/src_managerv303674__WIRE_and/core/src_managerv303669_Y , \rs_alu_ent-ent5_src_manager-srcmng1___MUX_ternary/core/src_managerv293675__WIRE_and/core/src_managerv293666_Y , \rs_alu_ent-ent5_src_manager-srcmng1___MUX_ternary/core/src_managerv303674__WIRE_and/core/src_managerv303669_Y , \rs_alu_ent-ent5_src_manager-srcmng1___MUX_ternary/core/src_managerv313673__WIRE_and/core/src_managerv313672_Y , \rs_alu_ent-ent5___MUX_ternary/core/rs_aluv667784__WIRE_and/core/rs_aluv667783_Y , \rs_alu_ent-ent5___MUX_ternary/core/rs_aluv647781__WIRE_and/core/rs_aluv647780_Y , \rs_alu_ent-ent5___MUX_procmux7955__WIRE_we , \rs_alu_ent-ent6_src_manager-srcmng2___MUX_ternary/core/src_managerv263678__WIRE_opr_rdy , \rs_alu_ent-ent6_src_manager-srcmng2___MUX_ternary/core/src_managerv273677__WIRE_and/core/src_managerv273660_Y , \rs_alu_ent-ent6_src_manager-srcmng2___MUX_ternary/core/src_managerv283676__WIRE_and/core/src_managerv283663_Y , \rs_alu_ent-ent6_src_manager-srcmng2___MUX_ternary/core/src_managerv293675__WIRE_and/core/src_managerv293666_Y , \rs_alu_ent-ent6_src_manager-srcmng2___MUX_ternary/core/src_managerv303674__WIRE_and/core/src_managerv303669_Y , \rs_alu_ent-ent1_src_manager-srcmng1___MUX_ternary/core/src_managerv303674__WIRE_and/core/src_managerv303669_Y , \rs_alu_ent-ent6_src_manager-srcmng2___MUX_ternary/core/src_managerv313673__WIRE_and/core/src_managerv313672_Y , \rs_alu_ent-ent6_src_manager-srcmng1___MUX_ternary/core/src_managerv263678__WIRE_opr_rdy , \rs_alu_ent-ent6_src_manager-srcmng1___MUX_ternary/core/src_managerv273677__WIRE_and/core/src_managerv273660_Y 
, \rs_alu_ent-ent6_src_manager-srcmng1___MUX_ternary/core/src_managerv283676__WIRE_and/core/src_managerv283663_Y , \rs_alu_ent-ent6_src_manager-srcmng1___MUX_ternary/core/src_managerv293675__WIRE_and/core/src_managerv293666_Y , \rs_alu_ent-ent6_src_manager-srcmng1___MUX_ternary/core/src_managerv303674__WIRE_and/core/src_managerv303669_Y , \rs_alu_ent-ent1_src_manager-srcmng1___MUX_ternary/core/src_managerv313673__WIRE_and/core/src_managerv313672_Y , \rs_alu_ent-ent6_src_manager-srcmng1___MUX_ternary/core/src_managerv313673__WIRE_and/core/src_managerv313672_Y , \rs_alu_ent-ent6___MUX_ternary/core/rs_aluv667784__WIRE_and/core/rs_aluv667783_Y , \rs_alu_ent-ent6___MUX_ternary/core/rs_aluv647781__WIRE_and/core/rs_aluv647780_Y , \rs_alu_ent-ent6___MUX_procmux7955__WIRE_we , \rs_alu_ent-ent7_src_manager-srcmng2___MUX_ternary/core/src_managerv263678__WIRE_opr_rdy , \rs_alu_ent-ent7_src_manager-srcmng2___MUX_ternary/core/src_managerv273677__WIRE_and/core/src_managerv273660_Y , \rs_alu_ent-ent1___MUX_ternary/core/rs_aluv667784__WIRE_and/core/rs_aluv667783_Y , \rs_alu_ent-ent7_src_manager-srcmng2___MUX_ternary/core/src_managerv283676__WIRE_and/core/src_managerv283663_Y , \rs_alu_ent-ent7___MUX_ternary/core/rs_aluv667784__WIRE_and/core/rs_aluv667783_Y , \rs_alu_ent-ent1___MUX_procmux7955__WIRE_we , \rs_alu_ent-ent2_src_manager-srcmng2___MUX_ternary/core/src_managerv263678__WIRE_opr_rdy , \rs_alu_ent-ent7___MUX_procmux7955__WIRE_we , \rs_alu_ent-ent2_src_manager-srcmng2___MUX_ternary/core/src_managerv273677__WIRE_and/core/src_managerv273660_Y , \rs_alu_ent-ent2_src_manager-srcmng2___MUX_ternary/core/src_managerv283676__WIRE_and/core/src_managerv283663_Y , \rs_alu_ent-ent2_src_manager-srcmng2___MUX_ternary/core/src_managerv293675__WIRE_and/core/src_managerv293666_Y , \rs_alu_ent-ent2_src_manager-srcmng2___MUX_ternary/core/src_managerv303674__WIRE_and/core/src_managerv303669_Y , \rs_alu_ent-ent2_src_manager-srcmng1___MUX_ternary/core/src_managerv273677__WIRE_and/core/src_managerv273660_Y 
, \rs_alu_ent-ent2_src_manager-srcmng1___MUX_ternary/core/src_managerv283676__WIRE_and/core/src_managerv283663_Y , \rs_alu_ent-ent2_src_manager-srcmng1___MUX_ternary/core/src_managerv293675__WIRE_and/core/src_managerv293666_Y , \rs_alu_ent-ent2_src_manager-srcmng2___MUX_ternary/core/src_managerv313673__WIRE_and/core/src_managerv313672_Y , \rs_alu_ent-ent2_src_manager-srcmng1___MUX_ternary/core/src_managerv303674__WIRE_and/core/src_managerv303669_Y , \rs_alu_ent-ent2___MUX_ternary/core/rs_aluv647781__WIRE_and/core/rs_aluv647780_Y , \rs_alu_ent-ent2_src_manager-srcmng1___MUX_ternary/core/src_managerv313673__WIRE_and/core/src_managerv313672_Y , \rs_alu_ent-ent2___MUX_procmux7955__WIRE_we , \rs_alu_ent-ent7_src_manager-srcmng2___MUX_ternary/core/src_managerv313673__WIRE_and/core/src_managerv313672_Y , \rs_alu_ent-ent7_src_manager-srcmng2___MUX_ternary/core/src_managerv293675__WIRE_and/core/src_managerv293666_Y , \rs_alu_ent-ent7_src_manager-srcmng1___MUX_ternary/core/src_managerv263678__WIRE_opr_rdy , \rs_alu_ent-ent7_src_manager-srcmng1___MUX_ternary/core/src_managerv283676__WIRE_and/core/src_managerv283663_Y , \rs_alu_ent-ent7_src_manager-srcmng1___MUX_ternary/core/src_managerv273677__WIRE_and/core/src_managerv273660_Y , \rs_alu_ent-ent7_src_manager-srcmng1___MUX_ternary/core/src_managerv293675__WIRE_and/core/src_managerv293666_Y , \rs_alu_ent-ent7_src_manager-srcmng1___MUX_ternary/core/src_managerv303674__WIRE_and/core/src_managerv303669_Y , \rs_alu_ent-ent7___MUX_ternary/core/rs_aluv647781__WIRE_and/core/rs_aluv647780_Y , metaReset_rs_alu);
  (* src = "./core/rs_alu.v:401.4-441.7" *)
  wire [7:0] _000_;
  (* src = "./core/rs_alu.v:385.4-399.7" *)
  wire [7:0] _001_;
  (* src = "./core/rs_alu.v:401.4-441.7" *)
  wire [7:0] _002_;
  (* src = "./core/rs_alu.v:385.4-399.7" *)
  wire [7:0] _003_;
  (* src = "./core/rs_alu.v:401.4-441.7" *)
  wire [7:0] _004_;
  (* src = "./core/rs_alu.v:401.4-441.7" *)
  wire [7:0] _005_;
  (* src = "./core/rs_alu.v:385.4-399.7" *)
  wire [7:0] _006_;
  (* src = "./core/rs_alu.v:401.4-441.7" *)
  wire [7:0] _007_;
  (* src = "./core/rs_alu.v:401.4-441.7" *)
  wire [7:0] _008_;
  (* src = "./core/rs_alu.v:401.4-441.7" *)
  wire [7:0] _009_;
  (* src = "./core/rs_alu.v:401.4-441.7" *)
  wire [7:0] _010_;
  (* src = "./core/rs_alu.v:401.4-441.7" *)
  wire [7:0] _011_;
  (* src = "./core/rs_alu.v:0.0-0.0" *)
  wire [7:0] _012_;
  (* src = "./core/rs_alu.v:0.0-0.0" *)
  wire [7:0] _013_;
  (* src = "./core/rs_alu.v:0.0-0.0" *)
  wire [7:0] _014_;
  (* src = "./core/rs_alu.v:0.0-0.0" *)
  wire [7:0] _015_;
  (* src = "./core/rs_alu.v:0.0-0.0" *)
  wire [7:0] _016_;
  (* src = "./core/rs_alu.v:0.0-0.0" *)
  wire [7:0] _017_;
  (* src = "./core/rs_alu.v:0.0-0.0" *)
  wire [7:0] _018_;
  (* src = "./core/rs_alu.v:0.0-0.0" *)
  wire [7:0] _019_;
  (* src = "./core/rs_alu.v:335.13-335.35" *)
  wire [31:0] _020_;
  (* src = "./core/rs_alu.v:336.13-336.35" *)
  wire [31:0] _021_;
  (* src = "./core/rs_alu.v:337.13-337.35" *)
  wire [31:0] _022_;
  (* src = "./core/rs_alu.v:338.13-338.35" *)
  wire [31:0] _023_;
  (* src = "./core/rs_alu.v:339.13-339.35" *)
  wire [31:0] _024_;
  (* src = "./core/rs_alu.v:340.13-340.35" *)
  wire [31:0] _025_;
  (* src = "./core/rs_alu.v:341.13-341.35" *)
  wire [31:0] _026_;
  (* src = "./core/rs_alu.v:342.13-342.35" *)
  wire [31:0] _027_;
  (* src = "./core/rs_alu.v:407.17-407.37" *)
  wire [7:0] _028_;
  wire _029_;
  wire _030_;
  (* src = "./core/rs_alu.v:447.20-447.31" *)
  wire _031_;
  (* src = "./core/rs_alu.v:459.45-459.56" *)
  wire _032_;
  (* src = "./core/rs_alu.v:492.20-492.31" *)
  wire _033_;
  (* src = "./core/rs_alu.v:504.45-504.56" *)
  wire _034_;
  (* src = "./core/rs_alu.v:537.20-537.31" *)
  wire _035_;
  (* src = "./core/rs_alu.v:549.45-549.56" *)
  wire _036_;
  (* src = "./core/rs_alu.v:582.20-582.31" *)
  wire _037_;
  (* src = "./core/rs_alu.v:594.45-594.56" *)
  wire _038_;
  (* src = "./core/rs_alu.v:627.20-627.31" *)
  wire _039_;
  (* src = "./core/rs_alu.v:639.45-639.56" *)
  wire _040_;
  (* src = "./core/rs_alu.v:672.20-672.31" *)
  wire _041_;
  (* src = "./core/rs_alu.v:684.45-684.56" *)
  wire _042_;
  (* src = "./core/rs_alu.v:717.20-717.31" *)
  wire _043_;
  (* src = "./core/rs_alu.v:729.45-729.56" *)
  wire _044_;
  (* src = "./core/rs_alu.v:762.20-762.31" *)
  wire _045_;
  (* src = "./core/rs_alu.v:774.45-774.56" *)
  wire _046_;
  (* src = "./core/rs_alu.v:459.37-459.57" *)
  wire _047_;
  (* src = "./core/rs_alu.v:504.37-504.57" *)
  wire _048_;
  (* src = "./core/rs_alu.v:549.37-549.57" *)
  wire _049_;
  (* src = "./core/rs_alu.v:594.37-594.57" *)
  wire _050_;
  (* src = "./core/rs_alu.v:639.37-639.57" *)
  wire _051_;
  (* src = "./core/rs_alu.v:684.37-684.57" *)
  wire _052_;
  (* src = "./core/rs_alu.v:729.37-729.57" *)
  wire _053_;
  (* src = "./core/rs_alu.v:774.37-774.57" *)
  wire _054_;
  (* src = "./core/rs_alu.v:459.10-459.58" *)
  wire _055_;
  (* src = "./core/rs_alu.v:504.10-504.58" *)
  wire _056_;
  (* src = "./core/rs_alu.v:549.10-549.58" *)
  wire _057_;
  (* src = "./core/rs_alu.v:594.10-594.58" *)
  wire _058_;
  (* src = "./core/rs_alu.v:639.10-639.58" *)
  wire _059_;
  (* src = "./core/rs_alu.v:684.10-684.58" *)
  wire _060_;
  (* src = "./core/rs_alu.v:729.10-729.58" *)
  wire _061_;
  (* src = "./core/rs_alu.v:774.10-774.58" *)
  wire _062_;
  (* src = "./core/rs_alu.v:0.0-0.0" *)
  wire [31:0] _063_;
  (* src = "./core/rs_alu.v:0.0-0.0" *)
  wire [31:0] _064_;
  (* src = "./core/rs_alu.v:0.0-0.0" *)
  wire [31:0] _065_;
  (* src = "./core/rs_alu.v:0.0-0.0" *)
  wire [7:0] _066_;
  (* src = "./core/rs_alu.v:0.0-0.0" *)
  wire [7:0] _067_;
  (* src = "./core/rs_alu.v:0.0-0.0" *)
  wire [7:0] _068_;
  (* src = "./core/rs_alu.v:0.0-0.0" *)
  wire [7:0] _069_;
  (* src = "./core/rs_alu.v:0.0-0.0" *)
  wire [7:0] _070_;
  (* src = "./core/rs_alu.v:0.0-0.0" *)
  wire [7:0] _071_;
  (* src = "./core/rs_alu.v:0.0-0.0" *)
  wire [7:0] _072_;
  (* src = "./core/rs_alu.v:0.0-0.0" *)
  wire [7:0] _073_;
  (* src = "./core/rs_alu.v:0.0-0.0" *)
  wire [7:0] _074_;
  (* src = "./core/rs_alu.v:0.0-0.0" *)
  wire [7:0] _075_;
  (* src = "./core/rs_alu.v:0.0-0.0" *)
  wire [7:0] _076_;
  (* src = "./core/rs_alu.v:389.14-390.38" *)
  wire [7:0] _077_;
  wire [7:0] _078_;
  wire [7:0] _079_;
  wire [7:0] _080_;
  wire [7:0] _081_;
  wire [7:0] _082_;
  wire [7:0] _083_;
  wire [7:0] _084_;
  wire [7:0] _085_;
  wire [7:0] _086_;
  wire [7:0] _087_;
  wire [7:0] _088_;
  (* src = "./core/rs_alu.v:0.0-0.0" *)
  wire [7:0] _089_;
  (* src = "./core/rs_alu.v:0.0-0.0" *)
  wire [7:0] _090_;
  (* src = "./core/rs_alu.v:0.0-0.0" *)
  wire [7:0] _091_;
  (* src = "./core/rs_alu.v:0.0-0.0" *)
  wire [7:0] _092_;
  (* src = "./core/rs_alu.v:0.0-0.0" *)
  wire [7:0] _093_;
  (* src = "./core/rs_alu.v:0.0-0.0" *)
  wire [7:0] _094_;
  (* src = "./core/rs_alu.v:0.0-0.0" *)
  wire _095_;
  (* src = "./core/rs_alu.v:0.0-0.0" *)
  wire _096_;
  (* src = "./core/rs_alu.v:389.22-389.36" *)
  wire [7:0] _097_;
  (* src = "./core/rs_alu.v:390.15-390.29" *)
  wire [7:0] _098_;
  (* src = "./core/rs_alu.v:389.15-389.44" *)
  wire [7:0] _099_;
  (* src = "./core/rs_alu.v:390.8-390.37" *)
  wire [7:0] _100_;
  (* src = "./core/rs_alu.v:447.11-447.49" *)
  wire [31:0] _101_;
  (* src = "./core/rs_alu.v:448.13-448.55" *)
  wire [31:0] _102_;
  (* src = "./core/rs_alu.v:449.13-449.55" *)
  wire [31:0] _103_;
  (* src = "./core/rs_alu.v:450.15-450.61" *)
  wire _104_;
  (* src = "./core/rs_alu.v:451.15-451.61" *)
  wire _105_;
  (* src = "./core/rs_alu.v:452.12-452.52" *)
  wire [31:0] _106_;
  (* src = "./core/rs_alu.v:453.15-453.61" *)
  wire [5:0] _107_;
  (* src = "./core/rs_alu.v:454.15-454.61" *)
  wire _108_;
  (* src = "./core/rs_alu.v:455.14-455.58" *)
  wire [1:0] _109_;
  (* src = "./core/rs_alu.v:456.14-456.58" *)
  wire [1:0] _110_;
  (* src = "./core/rs_alu.v:457.15-457.61" *)
  wire [3:0] _111_;
  (* src = "./core/rs_alu.v:458.16-458.64" *)
  wire [4:0] _112_;
  (* src = "./core/rs_alu.v:492.11-492.49" *)
  wire [31:0] _113_;
  (* src = "./core/rs_alu.v:493.13-493.55" *)
  wire [31:0] _114_;
  (* src = "./core/rs_alu.v:494.13-494.55" *)
  wire [31:0] _115_;
  (* src = "./core/rs_alu.v:495.15-495.61" *)
  wire _116_;
  (* src = "./core/rs_alu.v:496.15-496.61" *)
  wire _117_;
  (* src = "./core/rs_alu.v:497.12-497.52" *)
  wire [31:0] _118_;
  (* src = "./core/rs_alu.v:498.15-498.61" *)
  wire [5:0] _119_;
  (* src = "./core/rs_alu.v:499.15-499.61" *)
  wire _120_;
  (* src = "./core/rs_alu.v:500.14-500.58" *)
  wire [1:0] _121_;
  (* src = "./core/rs_alu.v:501.14-501.58" *)
  wire [1:0] _122_;
  (* src = "./core/rs_alu.v:502.15-502.61" *)
  wire [3:0] _123_;
  (* src = "./core/rs_alu.v:503.16-503.64" *)
  wire [4:0] _124_;
  (* src = "./core/rs_alu.v:537.11-537.49" *)
  wire [31:0] _125_;
  (* src = "./core/rs_alu.v:538.13-538.55" *)
  wire [31:0] _126_;
  (* src = "./core/rs_alu.v:539.13-539.55" *)
  wire [31:0] _127_;
  (* src = "./core/rs_alu.v:540.15-540.61" *)
  wire _128_;
  (* src = "./core/rs_alu.v:541.15-541.61" *)
  wire _129_;
  (* src = "./core/rs_alu.v:542.12-542.52" *)
  wire [31:0] _130_;
  (* src = "./core/rs_alu.v:543.15-543.61" *)
  wire [5:0] _131_;
  (* src = "./core/rs_alu.v:544.15-544.61" *)
  wire _132_;
  (* src = "./core/rs_alu.v:545.14-545.58" *)
  wire [1:0] _133_;
  (* src = "./core/rs_alu.v:546.14-546.58" *)
  wire [1:0] _134_;
  (* src = "./core/rs_alu.v:547.15-547.61" *)
  wire [3:0] _135_;
  (* src = "./core/rs_alu.v:548.16-548.64" *)
  wire [4:0] _136_;
  (* src = "./core/rs_alu.v:582.11-582.49" *)
  wire [31:0] _137_;
  (* src = "./core/rs_alu.v:583.13-583.55" *)
  wire [31:0] _138_;
  (* src = "./core/rs_alu.v:584.13-584.55" *)
  wire [31:0] _139_;
  (* src = "./core/rs_alu.v:585.15-585.61" *)
  wire _140_;
  (* src = "./core/rs_alu.v:586.15-586.61" *)
  wire _141_;
  (* src = "./core/rs_alu.v:587.12-587.52" *)
  wire [31:0] _142_;
  (* src = "./core/rs_alu.v:588.15-588.61" *)
  wire [5:0] _143_;
  (* src = "./core/rs_alu.v:589.15-589.61" *)
  wire _144_;
  (* src = "./core/rs_alu.v:590.14-590.58" *)
  wire [1:0] _145_;
  (* src = "./core/rs_alu.v:591.14-591.58" *)
  wire [1:0] _146_;
  (* src = "./core/rs_alu.v:592.15-592.61" *)
  wire [3:0] _147_;
  (* src = "./core/rs_alu.v:593.16-593.64" *)
  wire [4:0] _148_;
  (* src = "./core/rs_alu.v:627.11-627.49" *)
  wire [31:0] _149_;
  (* src = "./core/rs_alu.v:628.13-628.55" *)
  wire [31:0] _150_;
  (* src = "./core/rs_alu.v:629.13-629.55" *)
  wire [31:0] _151_;
  (* src = "./core/rs_alu.v:630.15-630.61" *)
  wire _152_;
  (* src = "./core/rs_alu.v:631.15-631.61" *)
  wire _153_;
  (* src = "./core/rs_alu.v:632.12-632.52" *)
  wire [31:0] _154_;
  (* src = "./core/rs_alu.v:633.15-633.61" *)
  wire [5:0] _155_;
  (* src = "./core/rs_alu.v:634.15-634.61" *)
  wire _156_;
  (* src = "./core/rs_alu.v:635.14-635.58" *)
  wire [1:0] _157_;
  (* src = "./core/rs_alu.v:636.14-636.58" *)
  wire [1:0] _158_;
  (* src = "./core/rs_alu.v:637.15-637.61" *)
  wire [3:0] _159_;
  (* src = "./core/rs_alu.v:638.16-638.64" *)
  wire [4:0] _160_;
  (* src = "./core/rs_alu.v:672.11-672.49" *)
  wire [31:0] _161_;
  (* src = "./core/rs_alu.v:673.13-673.55" *)
  wire [31:0] _162_;
  (* src = "./core/rs_alu.v:674.13-674.55" *)
  wire [31:0] _163_;
  (* src = "./core/rs_alu.v:675.15-675.61" *)
  wire _164_;
  (* src = "./core/rs_alu.v:676.15-676.61" *)
  wire _165_;
  (* src = "./core/rs_alu.v:677.12-677.52" *)
  wire [31:0] _166_;
  (* src = "./core/rs_alu.v:678.15-678.61" *)
  wire [5:0] _167_;
  (* src = "./core/rs_alu.v:679.15-679.61" *)
  wire _168_;
  (* src = "./core/rs_alu.v:680.14-680.58" *)
  wire [1:0] _169_;
  (* src = "./core/rs_alu.v:681.14-681.58" *)
  wire [1:0] _170_;
  (* src = "./core/rs_alu.v:682.15-682.61" *)
  wire [3:0] _171_;
  (* src = "./core/rs_alu.v:683.16-683.64" *)
  wire [4:0] _172_;
  (* src = "./core/rs_alu.v:717.11-717.49" *)
  wire [31:0] _173_;
  (* src = "./core/rs_alu.v:718.13-718.55" *)
  wire [31:0] _174_;
  (* src = "./core/rs_alu.v:719.13-719.55" *)
  wire [31:0] _175_;
  (* src = "./core/rs_alu.v:720.15-720.61" *)
  wire _176_;
  (* src = "./core/rs_alu.v:721.15-721.61" *)
  wire _177_;
  (* src = "./core/rs_alu.v:722.12-722.52" *)
  wire [31:0] _178_;
  (* src = "./core/rs_alu.v:723.15-723.61" *)
  wire [5:0] _179_;
  (* src = "./core/rs_alu.v:724.15-724.61" *)
  wire _180_;
  (* src = "./core/rs_alu.v:725.14-725.58" *)
  wire [1:0] _181_;
  (* src = "./core/rs_alu.v:726.14-726.58" *)
  wire [1:0] _182_;
  (* src = "./core/rs_alu.v:727.15-727.61" *)
  wire [3:0] _183_;
  (* src = "./core/rs_alu.v:728.16-728.64" *)
  wire [4:0] _184_;
  (* src = "./core/rs_alu.v:762.11-762.49" *)
  wire [31:0] _185_;
  (* src = "./core/rs_alu.v:763.13-763.55" *)
  wire [31:0] _186_;
  (* src = "./core/rs_alu.v:764.13-764.55" *)
  wire [31:0] _187_;
  (* src = "./core/rs_alu.v:765.15-765.61" *)
  wire _188_;
  (* src = "./core/rs_alu.v:766.15-766.61" *)
  wire _189_;
  (* src = "./core/rs_alu.v:767.12-767.52" *)
  wire [31:0] _190_;
  (* src = "./core/rs_alu.v:768.15-768.61" *)
  wire [5:0] _191_;
  (* src = "./core/rs_alu.v:769.15-769.61" *)
  wire _192_;
  (* src = "./core/rs_alu.v:770.14-770.58" *)
  wire [1:0] _193_;
  (* src = "./core/rs_alu.v:771.14-771.58" *)
  wire [1:0] _194_;
  (* src = "./core/rs_alu.v:772.15-772.61" *)
  wire [3:0] _195_;
  (* src = "./core/rs_alu.v:773.16-773.64" *)
  wire [4:0] _196_;
  (* src = "./core/rs_alu.v:804.7-809.47" *)
  wire [31:0] _197_;
  (* src = "./core/rs_alu.v:805.7-809.47" *)
  wire [31:0] _198_;
  (* src = "./core/rs_alu.v:806.7-809.47" *)
  wire [31:0] _199_;
  (* src = "./core/rs_alu.v:807.7-809.47" *)
  wire [31:0] _200_;
  (* src = "./core/rs_alu.v:808.7-809.47" *)
  wire [31:0] _201_;
  (* src = "./core/rs_alu.v:809.7-809.47" *)
  wire [31:0] _202_;
  (* src = "./core/rs_alu.v:812.7-817.47" *)
  wire [31:0] _203_;
  (* src = "./core/rs_alu.v:813.7-817.47" *)
  wire [31:0] _204_;
  (* src = "./core/rs_alu.v:814.7-817.47" *)
  wire [31:0] _205_;
  (* src = "./core/rs_alu.v:815.7-817.47" *)
  wire [31:0] _206_;
  (* src = "./core/rs_alu.v:816.7-817.47" *)
  wire [31:0] _207_;
  (* src = "./core/rs_alu.v:817.7-817.47" *)
  wire [31:0] _208_;
  (* src = "./core/rs_alu.v:820.9-825.39" *)
  wire [31:0] _209_;
  (* src = "./core/rs_alu.v:821.9-825.39" *)
  wire [31:0] _210_;
  (* src = "./core/rs_alu.v:822.9-825.39" *)
  wire [31:0] _211_;
  (* src = "./core/rs_alu.v:823.9-825.39" *)
  wire [31:0] _212_;
  (* src = "./core/rs_alu.v:824.9-825.39" *)
  wire [31:0] _213_;
  (* src = "./core/rs_alu.v:825.9-825.39" *)
  wire [31:0] _214_;
  (* src = "./core/rs_alu.v:828.3-833.35" *)
  wire [31:0] _215_;
  (* src = "./core/rs_alu.v:829.3-833.35" *)
  wire [31:0] _216_;
  (* src = "./core/rs_alu.v:830.3-833.35" *)
  wire [31:0] _217_;
  (* src = "./core/rs_alu.v:831.3-833.35" *)
  wire [31:0] _218_;
  (* src = "./core/rs_alu.v:832.3-833.35" *)
  wire [31:0] _219_;
  (* src = "./core/rs_alu.v:833.3-833.35" *)
  wire [31:0] _220_;
  (* src = "./core/rs_alu.v:836.6-841.44" *)
  wire [5:0] _221_;
  (* src = "./core/rs_alu.v:837.6-841.44" *)
  wire [5:0] _222_;
  (* src = "./core/rs_alu.v:838.6-841.44" *)
  wire [5:0] _223_;
  (* src = "./core/rs_alu.v:839.6-841.44" *)
  wire [5:0] _224_;
  (* src = "./core/rs_alu.v:840.6-841.44" *)
  wire [5:0] _225_;
  (* src = "./core/rs_alu.v:841.6-841.44" *)
  wire [5:0] _226_;
  (* src = "./core/rs_alu.v:844.6-849.44" *)
  wire _227_;
  (* src = "./core/rs_alu.v:845.6-849.44" *)
  wire _228_;
  (* src = "./core/rs_alu.v:846.6-849.44" *)
  wire _229_;
  (* src = "./core/rs_alu.v:847.6-849.44" *)
  wire _230_;
  (* src = "./core/rs_alu.v:848.6-849.44" *)
  wire _231_;
  (* src = "./core/rs_alu.v:849.6-849.44" *)
  wire _232_;
  (* src = "./core/rs_alu.v:852.5-857.41" *)
  wire [1:0] _233_;
  (* src = "./core/rs_alu.v:853.5-857.41" *)
  wire [1:0] _234_;
  (* src = "./core/rs_alu.v:854.5-857.41" *)
  wire [1:0] _235_;
  (* src = "./core/rs_alu.v:855.5-857.41" *)
  wire [1:0] _236_;
  (* src = "./core/rs_alu.v:856.5-857.41" *)
  wire [1:0] _237_;
  (* src = "./core/rs_alu.v:857.5-857.41" *)
  wire [1:0] _238_;
  (* src = "./core/rs_alu.v:860.5-865.41" *)
  wire [1:0] _239_;
  (* src = "./core/rs_alu.v:861.5-865.41" *)
  wire [1:0] _240_;
  (* src = "./core/rs_alu.v:862.5-865.41" *)
  wire [1:0] _241_;
  (* src = "./core/rs_alu.v:863.5-865.41" *)
  wire [1:0] _242_;
  (* src = "./core/rs_alu.v:864.5-865.41" *)
  wire [1:0] _243_;
  (* src = "./core/rs_alu.v:865.5-865.41" *)
  wire [1:0] _244_;
  (* src = "./core/rs_alu.v:868.6-873.44" *)
  wire [3:0] _245_;
  (* src = "./core/rs_alu.v:869.6-873.44" *)
  wire [3:0] _246_;
  (* src = "./core/rs_alu.v:870.6-873.44" *)
  wire [3:0] _247_;
  (* src = "./core/rs_alu.v:871.6-873.44" *)
  wire [3:0] _248_;
  (* src = "./core/rs_alu.v:872.6-873.44" *)
  wire [3:0] _249_;
  (* src = "./core/rs_alu.v:873.6-873.44" *)
  wire [3:0] _250_;
  (* src = "./core/rs_alu.v:876.7-881.47" *)
  wire [4:0] _251_;
  (* src = "./core/rs_alu.v:877.7-881.47" *)
  wire [4:0] _252_;
  (* src = "./core/rs_alu.v:878.7-881.47" *)
  wire [4:0] _253_;
  (* src = "./core/rs_alu.v:879.7-881.47" *)
  wire [4:0] _254_;
  (* src = "./core/rs_alu.v:880.7-881.47" *)
  wire [4:0] _255_;
  (* src = "./core/rs_alu.v:881.7-881.47" *)
  wire [4:0] _256_;
  (* mux_wire = 32'd1 *)
  (* rs_alu = 32'd1 *)
  output __MUX_procmux23956__WIRE_clearbusy;
  wire __MUX_procmux23956__WIRE_clearbusy;
  (* mux_wire = 32'd1 *)
  (* rs_alu = 32'd1 *)
  output __MUX_procmux24004__WIRE_we2;
  wire __MUX_procmux24004__WIRE_we2;
  (* mux_wire = 32'd1 *)
  (* rs_alu = 32'd1 *)
  output __MUX_procmux24055__WIRE_prsuccess;
  wire __MUX_procmux24055__WIRE_prsuccess;
  (* mux_wire = 32'd1 *)
  (* rs_alu = 32'd1 *)
  output __MUX_procmux24058__WIRE_prmiss;
  wire __MUX_procmux24058__WIRE_prmiss;
  (* mux_wire = 32'd1 *)
  (* rs_alu = 32'd1 *)
  output __MUX_procmux24100__WIRE_we1;
  wire __MUX_procmux24100__WIRE_we1;
  (* mux_wire = 32'd1 *)
  (* rs_alu = 32'd1 *)
  output __MUX_procmux24643__WIRE_nextrrfcyc;
  wire __MUX_procmux24643__WIRE_nextrrfcyc;
  (* mux_wire = 32'd1 *)
  (* rs_alu = 32'd1 *)
  output \__MUX_ternary/core/rs_aluv3352912__WIRE_eq/core/rs_aluv3352911_Y ;
  wire \__MUX_ternary/core/rs_aluv3352912__WIRE_eq/core/rs_aluv3352911_Y ;
  (* mux_wire = 32'd1 *)
  (* rs_alu = 32'd1 *)
  output \__MUX_ternary/core/rs_aluv3362909__WIRE_eq/core/rs_aluv3362908_Y ;
  wire \__MUX_ternary/core/rs_aluv3362909__WIRE_eq/core/rs_aluv3362908_Y ;
  (* mux_wire = 32'd1 *)
  (* rs_alu = 32'd1 *)
  output \__MUX_ternary/core/rs_aluv3372906__WIRE_eq/core/rs_aluv3372905_Y ;
  wire \__MUX_ternary/core/rs_aluv3372906__WIRE_eq/core/rs_aluv3372905_Y ;
  (* mux_wire = 32'd1 *)
  (* rs_alu = 32'd1 *)
  output \__MUX_ternary/core/rs_aluv3382903__WIRE_eq/core/rs_aluv3382902_Y ;
  wire \__MUX_ternary/core/rs_aluv3382903__WIRE_eq/core/rs_aluv3382902_Y ;
  (* mux_wire = 32'd1 *)
  (* rs_alu = 32'd1 *)
  output \__MUX_ternary/core/rs_aluv3392900__WIRE_eq/core/rs_aluv3392899_Y ;
  wire \__MUX_ternary/core/rs_aluv3392900__WIRE_eq/core/rs_aluv3392899_Y ;
  (* mux_wire = 32'd1 *)
  (* rs_alu = 32'd1 *)
  output \__MUX_ternary/core/rs_aluv3402897__WIRE_eq/core/rs_aluv3402896_Y ;
  wire \__MUX_ternary/core/rs_aluv3402897__WIRE_eq/core/rs_aluv3402896_Y ;
  (* mux_wire = 32'd1 *)
  (* rs_alu = 32'd1 *)
  output \__MUX_ternary/core/rs_aluv3412894__WIRE_eq/core/rs_aluv3412893_Y ;
  wire \__MUX_ternary/core/rs_aluv3412894__WIRE_eq/core/rs_aluv3412893_Y ;
  (* mux_wire = 32'd1 *)
  (* rs_alu = 32'd1 *)
  output \__MUX_ternary/core/rs_aluv3422891__WIRE_eq/core/rs_aluv3422890_Y ;
  wire \__MUX_ternary/core/rs_aluv3422891__WIRE_eq/core/rs_aluv3422890_Y ;
  (* mux_wire = 32'd1 *)
  (* rs_alu = 32'd1 *)
  output \__MUX_ternary/core/rs_aluv3452928__WIRE_eq/core/rs_aluv3452927_Y ;
  wire \__MUX_ternary/core/rs_aluv3452928__WIRE_eq/core/rs_aluv3452927_Y ;
  (* mux_wire = 32'd1 *)
  (* rs_alu = 32'd1 *)
  output \__MUX_ternary/core/rs_aluv3462926__WIRE_eq/core/rs_aluv3462925_Y ;
  wire \__MUX_ternary/core/rs_aluv3462926__WIRE_eq/core/rs_aluv3462925_Y ;
  (* mux_wire = 32'd1 *)
  (* rs_alu = 32'd1 *)
  output \__MUX_ternary/core/rs_aluv3472924__WIRE_eq/core/rs_aluv3472923_Y ;
  wire \__MUX_ternary/core/rs_aluv3472924__WIRE_eq/core/rs_aluv3472923_Y ;
  (* mux_wire = 32'd1 *)
  (* rs_alu = 32'd1 *)
  output \__MUX_ternary/core/rs_aluv3482922__WIRE_eq/core/rs_aluv3482921_Y ;
  wire \__MUX_ternary/core/rs_aluv3482922__WIRE_eq/core/rs_aluv3482921_Y ;
  (* mux_wire = 32'd1 *)
  (* rs_alu = 32'd1 *)
  output \__MUX_ternary/core/rs_aluv3492920__WIRE_eq/core/rs_aluv3492919_Y ;
  wire \__MUX_ternary/core/rs_aluv3492920__WIRE_eq/core/rs_aluv3492919_Y ;
  (* mux_wire = 32'd1 *)
  (* rs_alu = 32'd1 *)
  output \__MUX_ternary/core/rs_aluv3502918__WIRE_eq/core/rs_aluv3502917_Y ;
  wire \__MUX_ternary/core/rs_aluv3502918__WIRE_eq/core/rs_aluv3502917_Y ;
  (* mux_wire = 32'd1 *)
  (* rs_alu = 32'd1 *)
  output \__MUX_ternary/core/rs_aluv3512916__WIRE_eq/core/rs_aluv3512915_Y ;
  wire \__MUX_ternary/core/rs_aluv3512916__WIRE_eq/core/rs_aluv3512915_Y ;
  (* mux_wire = 32'd1 *)
  (* rs_alu = 32'd1 *)
  output \__MUX_ternary/core/rs_aluv3522914__WIRE_eq/core/rs_aluv3522913_Y ;
  wire \__MUX_ternary/core/rs_aluv3522914__WIRE_eq/core/rs_aluv3522913_Y ;
  (* mux_wire = 32'd1 *)
  (* rs_alu = 32'd1 *)
  output \__MUX_ternary/core/rs_aluv4473161__WIRE_logic_and/core/rs_aluv4473160_Y ;
  wire \__MUX_ternary/core/rs_aluv4473161__WIRE_logic_and/core/rs_aluv4473160_Y ;
  (* mux_wire = 32'd1 *)
  (* rs_alu = 32'd1 *)
  output \__MUX_ternary/core/rs_aluv4923202__WIRE_logic_and/core/rs_aluv4923201_Y ;
  wire \__MUX_ternary/core/rs_aluv4923202__WIRE_logic_and/core/rs_aluv4923201_Y ;
  (* mux_wire = 32'd1 *)
  (* rs_alu = 32'd1 *)
  output \__MUX_ternary/core/rs_aluv5373243__WIRE_logic_and/core/rs_aluv5373242_Y ;
  wire \__MUX_ternary/core/rs_aluv5373243__WIRE_logic_and/core/rs_aluv5373242_Y ;
  (* mux_wire = 32'd1 *)
  (* rs_alu = 32'd1 *)
  output \__MUX_ternary/core/rs_aluv5823284__WIRE_logic_and/core/rs_aluv5823283_Y ;
  wire \__MUX_ternary/core/rs_aluv5823284__WIRE_logic_and/core/rs_aluv5823283_Y ;
  (* mux_wire = 32'd1 *)
  (* rs_alu = 32'd1 *)
  output \__MUX_ternary/core/rs_aluv6273325__WIRE_logic_and/core/rs_aluv6273324_Y ;
  wire \__MUX_ternary/core/rs_aluv6273325__WIRE_logic_and/core/rs_aluv6273324_Y ;
  (* mux_wire = 32'd1 *)
  (* rs_alu = 32'd1 *)
  output \__MUX_ternary/core/rs_aluv6723366__WIRE_logic_and/core/rs_aluv6723365_Y ;
  wire \__MUX_ternary/core/rs_aluv6723366__WIRE_logic_and/core/rs_aluv6723365_Y ;
  (* mux_wire = 32'd1 *)
  (* rs_alu = 32'd1 *)
  output \__MUX_ternary/core/rs_aluv7173407__WIRE_logic_and/core/rs_aluv7173406_Y ;
  wire \__MUX_ternary/core/rs_aluv7173407__WIRE_logic_and/core/rs_aluv7173406_Y ;
  (* mux_wire = 32'd1 *)
  (* rs_alu = 32'd1 *)
  output \__MUX_ternary/core/rs_aluv7623448__WIRE_logic_and/core/rs_aluv7623447_Y ;
  wire \__MUX_ternary/core/rs_aluv7623448__WIRE_logic_and/core/rs_aluv7623447_Y ;
  (* mux_wire = 32'd1 *)
  (* rs_alu = 32'd1 *)
  output \__MUX_ternary/core/rs_aluv8033500__WIRE_eq/core/rs_aluv8033487_Y ;
  wire \__MUX_ternary/core/rs_aluv8033500__WIRE_eq/core/rs_aluv8033487_Y ;
  (* mux_wire = 32'd1 *)
  (* rs_alu = 32'd1 *)
  output \__MUX_ternary/core/rs_aluv8043499__WIRE_eq/core/rs_aluv8043488_Y ;
  wire \__MUX_ternary/core/rs_aluv8043499__WIRE_eq/core/rs_aluv8043488_Y ;
  (* mux_wire = 32'd1 *)
  (* rs_alu = 32'd1 *)
  output \__MUX_ternary/core/rs_aluv8053498__WIRE_eq/core/rs_aluv8053489_Y ;
  wire \__MUX_ternary/core/rs_aluv8053498__WIRE_eq/core/rs_aluv8053489_Y ;
  (* mux_wire = 32'd1 *)
  (* rs_alu = 32'd1 *)
  output \__MUX_ternary/core/rs_aluv8063497__WIRE_eq/core/rs_aluv8063490_Y ;
  wire \__MUX_ternary/core/rs_aluv8063497__WIRE_eq/core/rs_aluv8063490_Y ;
  (* mux_wire = 32'd1 *)
  (* rs_alu = 32'd1 *)
  output \__MUX_ternary/core/rs_aluv8073496__WIRE_eq/core/rs_aluv8073491_Y ;
  wire \__MUX_ternary/core/rs_aluv8073496__WIRE_eq/core/rs_aluv8073491_Y ;
  (* mux_wire = 32'd1 *)
  (* rs_alu = 32'd1 *)
  output \__MUX_ternary/core/rs_aluv8083495__WIRE_eq/core/rs_aluv8083492_Y ;
  wire \__MUX_ternary/core/rs_aluv8083495__WIRE_eq/core/rs_aluv8083492_Y ;
  (* mux_wire = 32'd1 *)
  (* rs_alu = 32'd1 *)
  output \__MUX_ternary/core/rs_aluv8093494__WIRE_eq/core/rs_aluv8093493_Y ;
  wire \__MUX_ternary/core/rs_aluv8093494__WIRE_eq/core/rs_aluv8093493_Y ;
  (* src = "./core/rs_alu.v:211.32-211.38" *)
  output [3:0] alu_op;
  wire [3:0] alu_op;
  (* src = "./core/rs_alu.v:243.24-243.32" *)
  wire [3:0] alu_op_0;
  (* src = "./core/rs_alu.v:255.24-255.32" *)
  wire [3:0] alu_op_1;
  (* src = "./core/rs_alu.v:267.24-267.32" *)
  wire [3:0] alu_op_2;
  (* src = "./core/rs_alu.v:279.24-279.32" *)
  wire [3:0] alu_op_3;
  (* src = "./core/rs_alu.v:291.24-291.32" *)
  wire [3:0] alu_op_4;
  (* src = "./core/rs_alu.v:303.24-303.32" *)
  wire [3:0] alu_op_5;
  (* src = "./core/rs_alu.v:315.24-315.32" *)
  wire [3:0] alu_op_6;
  (* src = "./core/rs_alu.v:327.24-327.32" *)
  wire [3:0] alu_op_7;
  (* src = "./core/rs_alu.v:158.31-158.38" *)
  output [7:0] busyvec;
  reg [7:0] busyvec;
  (* src = "./core/rs_alu.v:166.26-166.35" *)
  input clearbusy;
  wire clearbusy;
  (* src = "./core/rs_alu.v:156.26-156.29" *)
  input clk;
  wire clk;
  (* src = "./core/rs_alu.v:208.27-208.33" *)
  output dstval;
  wire dstval;
  (* src = "./core/rs_alu.v:240.18-240.26" *)
  wire dstval_0;
  (* src = "./core/rs_alu.v:252.18-252.26" *)
  wire dstval_1;
  (* src = "./core/rs_alu.v:264.18-264.26" *)
  wire dstval_2;
  (* src = "./core/rs_alu.v:276.18-276.26" *)
  wire dstval_3;
  (* src = "./core/rs_alu.v:288.18-288.26" *)
  wire dstval_4;
  (* src = "./core/rs_alu.v:300.18-300.26" *)
  wire dstval_5;
  (* src = "./core/rs_alu.v:312.18-312.26" *)
  wire dstval_6;
  (* src = "./core/rs_alu.v:324.18-324.26" *)
  wire dstval_7;
  (* src = "./core/rs_alu.v:202.34-202.41" *)
  output [31:0] ex_src1;
  wire [31:0] ex_src1;
  (* src = "./core/rs_alu.v:234.25-234.34" *)
  wire [31:0] ex_src1_0;
  (* src = "./core/rs_alu.v:246.25-246.34" *)
  wire [31:0] ex_src1_1;
  (* src = "./core/rs_alu.v:258.25-258.34" *)
  wire [31:0] ex_src1_2;
  (* src = "./core/rs_alu.v:270.25-270.34" *)
  wire [31:0] ex_src1_3;
  (* src = "./core/rs_alu.v:282.25-282.34" *)
  wire [31:0] ex_src1_4;
  (* src = "./core/rs_alu.v:294.25-294.34" *)
  wire [31:0] ex_src1_5;
  (* src = "./core/rs_alu.v:306.25-306.34" *)
  wire [31:0] ex_src1_6;
  (* src = "./core/rs_alu.v:318.25-318.34" *)
  wire [31:0] ex_src1_7;
  (* src = "./core/rs_alu.v:203.34-203.41" *)
  output [31:0] ex_src2;
  wire [31:0] ex_src2;
  (* src = "./core/rs_alu.v:235.25-235.34" *)
  wire [31:0] ex_src2_0;
  (* src = "./core/rs_alu.v:247.25-247.34" *)
  wire [31:0] ex_src2_1;
  (* src = "./core/rs_alu.v:259.25-259.34" *)
  wire [31:0] ex_src2_2;
  (* src = "./core/rs_alu.v:271.25-271.34" *)
  wire [31:0] ex_src2_3;
  (* src = "./core/rs_alu.v:283.25-283.34" *)
  wire [31:0] ex_src2_4;
  (* src = "./core/rs_alu.v:295.25-295.34" *)
  wire [31:0] ex_src2_5;
  (* src = "./core/rs_alu.v:307.25-307.34" *)
  wire [31:0] ex_src2_6;
  (* src = "./core/rs_alu.v:319.25-319.34" *)
  wire [31:0] ex_src2_7;
  (* src = "./core/rs_alu.v:217.32-217.38" *)
  input [5:0] exdst1;
  wire [5:0] exdst1;
  (* src = "./core/rs_alu.v:220.32-220.38" *)
  input [5:0] exdst2;
  wire [5:0] exdst2;
  (* src = "./core/rs_alu.v:223.32-223.38" *)
  input [5:0] exdst3;
  wire [5:0] exdst3;
  (* src = "./core/rs_alu.v:226.32-226.38" *)
  input [5:0] exdst4;
  wire [5:0] exdst4;
  (* src = "./core/rs_alu.v:229.32-229.38" *)
  input [5:0] exdst5;
  wire [5:0] exdst5;
  (* src = "./core/rs_alu.v:216.33-216.40" *)
  input [31:0] exrslt1;
  wire [31:0] exrslt1;
  (* src = "./core/rs_alu.v:219.33-219.40" *)
  input [31:0] exrslt2;
  wire [31:0] exrslt2;
  (* src = "./core/rs_alu.v:222.33-222.40" *)
  input [31:0] exrslt3;
  wire [31:0] exrslt3;
  (* src = "./core/rs_alu.v:225.33-225.40" *)
  input [31:0] exrslt4;
  wire [31:0] exrslt4;
  (* src = "./core/rs_alu.v:228.33-228.40" *)
  input [31:0] exrslt5;
  wire [31:0] exrslt5;
  (* src = "./core/rs_alu.v:163.30-163.38" *)
  output [63:0] histvect;
  wire [63:0] histvect;
  (* src = "./core/rs_alu.v:206.34-206.37" *)
  output [31:0] imm;
  wire [31:0] imm;
  (* src = "./core/rs_alu.v:238.25-238.30" *)
  wire [31:0] imm_0;
  (* src = "./core/rs_alu.v:250.25-250.30" *)
  wire [31:0] imm_1;
  (* src = "./core/rs_alu.v:262.25-262.30" *)
  wire [31:0] imm_2;
  (* src = "./core/rs_alu.v:274.25-274.30" *)
  wire [31:0] imm_3;
  (* src = "./core/rs_alu.v:286.25-286.30" *)
  wire [31:0] imm_4;
  (* src = "./core/rs_alu.v:298.25-298.30" *)
  wire [31:0] imm_5;
  (* src = "./core/rs_alu.v:310.25-310.30" *)
  wire [31:0] imm_6;
  (* src = "./core/rs_alu.v:322.25-322.30" *)
  wire [31:0] imm_7;
  (* src = "./core/rs_alu.v:334.24-334.34" *)
  wire [7:0] inv_vector;
  (* src = "./core/rs_alu.v:344.24-344.39" *)
  wire [7:0] inv_vector_spec;
  (* src = "./core/rs_alu.v:167.31-167.40" *)
  input [2:0] issueaddr;
  wire [2:0] issueaddr;
  (* src = "./core/rs_alu.v:218.26-218.36" *)
  input kill_spec1;
  wire kill_spec1;
  (* src = "./core/rs_alu.v:221.26-221.36" *)
  input kill_spec2;
  wire kill_spec2;
  (* src = "./core/rs_alu.v:224.26-224.36" *)
  input kill_spec3;
  wire kill_spec3;
  (* src = "./core/rs_alu.v:227.26-227.36" *)
  input kill_spec4;
  wire kill_spec4;
  (* src = "./core/rs_alu.v:230.26-230.36" *)
  input kill_spec5;
  wire kill_spec5;
  (* meta_reset = 32'd1 *)
  input metaReset_rs_alu;
  wire metaReset_rs_alu;
  (* src = "./core/rs_alu.v:164.26-164.36" *)
  input nextrrfcyc;
  wire nextrrfcyc;
  (* src = "./core/rs_alu.v:205.34-205.36" *)
  output [31:0] pc;
  wire [31:0] pc;
  (* src = "./core/rs_alu.v:237.25-237.29" *)
  wire [31:0] pc_0;
  (* src = "./core/rs_alu.v:249.25-249.29" *)
  wire [31:0] pc_1;
  (* src = "./core/rs_alu.v:261.25-261.29" *)
  wire [31:0] pc_2;
  (* src = "./core/rs_alu.v:273.25-273.29" *)
  wire [31:0] pc_3;
  (* src = "./core/rs_alu.v:285.25-285.29" *)
  wire [31:0] pc_4;
  (* src = "./core/rs_alu.v:297.25-297.29" *)
  wire [31:0] pc_5;
  (* src = "./core/rs_alu.v:309.25-309.29" *)
  wire [31:0] pc_6;
  (* src = "./core/rs_alu.v:321.25-321.29" *)
  wire [31:0] pc_7;
  (* src = "./core/rs_alu.v:159.26-159.32" *)
  input prmiss;
  wire prmiss;
  (* src = "./core/rs_alu.v:160.26-160.35" *)
  input prsuccess;
  wire prsuccess;
  (* src = "./core/rs_alu.v:161.31-161.36" *)
  input [4:0] prtag;
  wire [4:0] prtag;
  (* src = "./core/rs_alu.v:204.32-204.37" *)
  output [7:0] ready;
  wire [7:0] ready;
  (* src = "./core/rs_alu.v:236.18-236.25" *)
  wire ready_0;
  (* src = "./core/rs_alu.v:248.18-248.25" *)
  wire ready_1;
  (* src = "./core/rs_alu.v:260.18-260.25" *)
  wire ready_2;
  (* src = "./core/rs_alu.v:272.18-272.25" *)
  wire ready_3;
  (* src = "./core/rs_alu.v:284.18-284.25" *)
  wire ready_4;
  (* src = "./core/rs_alu.v:296.18-296.25" *)
  wire ready_5;
  (* src = "./core/rs_alu.v:308.18-308.25" *)
  wire ready_6;
  (* src = "./core/rs_alu.v:320.18-320.25" *)
  wire ready_7;
  (* reset_wire = 32'd1 *)
  (* src = "./core/rs_alu.v:157.26-157.31" *)
  input reset;
  wire reset;
  (* src = "./core/rs_alu.v:207.33-207.39" *)
  output [5:0] rrftag;
  wire [5:0] rrftag;
  (* src = "./core/rs_alu.v:239.25-239.33" *)
  wire [5:0] rrftag_0;
  (* src = "./core/rs_alu.v:251.25-251.33" *)
  wire [5:0] rrftag_1;
  (* src = "./core/rs_alu.v:263.25-263.33" *)
  wire [5:0] rrftag_2;
  (* src = "./core/rs_alu.v:275.25-275.33" *)
  wire [5:0] rrftag_3;
  (* src = "./core/rs_alu.v:287.25-287.33" *)
  wire [5:0] rrftag_4;
  (* src = "./core/rs_alu.v:299.25-299.33" *)
  wire [5:0] rrftag_5;
  (* src = "./core/rs_alu.v:311.25-311.33" *)
  wire [5:0] rrftag_6;
  (* src = "./core/rs_alu.v:323.25-323.33" *)
  wire [5:0] rrftag_7;
  (* mux_wire = 32'd1 *)
  (* rs_alu_ent = 32'd1 *)
  output \rs_alu_ent-ent0___MUX_procmux7955__WIRE_we ;
  wire \rs_alu_ent-ent0___MUX_procmux7955__WIRE_we ;
  (* mux_wire = 32'd1 *)
  (* rs_alu_ent = 32'd1 *)
  output \rs_alu_ent-ent0___MUX_ternary/core/rs_aluv647781__WIRE_and/core/rs_aluv647780_Y ;
  wire \rs_alu_ent-ent0___MUX_ternary/core/rs_aluv647781__WIRE_and/core/rs_aluv647780_Y ;
  (* mux_wire = 32'd1 *)
  (* rs_alu_ent = 32'd1 *)
  output \rs_alu_ent-ent0___MUX_ternary/core/rs_aluv667784__WIRE_and/core/rs_aluv667783_Y ;
  wire \rs_alu_ent-ent0___MUX_ternary/core/rs_aluv667784__WIRE_and/core/rs_aluv667783_Y ;
  (* mux_wire = 32'd1 *)
  (* src_manager = 32'd1 *)
  output \rs_alu_ent-ent0_src_manager-srcmng1___MUX_ternary/core/src_managerv263678__WIRE_opr_rdy ;
  wire \rs_alu_ent-ent0_src_manager-srcmng1___MUX_ternary/core/src_managerv263678__WIRE_opr_rdy ;
  (* mux_wire = 32'd1 *)
  (* src_manager = 32'd1 *)
  output \rs_alu_ent-ent0_src_manager-srcmng1___MUX_ternary/core/src_managerv273677__WIRE_and/core/src_managerv273660_Y ;
  wire \rs_alu_ent-ent0_src_manager-srcmng1___MUX_ternary/core/src_managerv273677__WIRE_and/core/src_managerv273660_Y ;
  (* mux_wire = 32'd1 *)
  (* src_manager = 32'd1 *)
  output \rs_alu_ent-ent0_src_manager-srcmng1___MUX_ternary/core/src_managerv283676__WIRE_and/core/src_managerv283663_Y ;
  wire \rs_alu_ent-ent0_src_manager-srcmng1___MUX_ternary/core/src_managerv283676__WIRE_and/core/src_managerv283663_Y ;
  (* mux_wire = 32'd1 *)
  (* src_manager = 32'd1 *)
  output \rs_alu_ent-ent0_src_manager-srcmng1___MUX_ternary/core/src_managerv293675__WIRE_and/core/src_managerv293666_Y ;
  wire \rs_alu_ent-ent0_src_manager-srcmng1___MUX_ternary/core/src_managerv293675__WIRE_and/core/src_managerv293666_Y ;
  (* mux_wire = 32'd1 *)
  (* src_manager = 32'd1 *)
  output \rs_alu_ent-ent0_src_manager-srcmng1___MUX_ternary/core/src_managerv303674__WIRE_and/core/src_managerv303669_Y ;
  wire \rs_alu_ent-ent0_src_manager-srcmng1___MUX_ternary/core/src_managerv303674__WIRE_and/core/src_managerv303669_Y ;
  (* mux_wire = 32'd1 *)
  (* src_manager = 32'd1 *)
  output \rs_alu_ent-ent0_src_manager-srcmng1___MUX_ternary/core/src_managerv313673__WIRE_and/core/src_managerv313672_Y ;
  wire \rs_alu_ent-ent0_src_manager-srcmng1___MUX_ternary/core/src_managerv313673__WIRE_and/core/src_managerv313672_Y ;
  (* mux_wire = 32'd1 *)
  (* src_manager = 32'd1 *)
  output \rs_alu_ent-ent0_src_manager-srcmng2___MUX_ternary/core/src_managerv263678__WIRE_opr_rdy ;
  wire \rs_alu_ent-ent0_src_manager-srcmng2___MUX_ternary/core/src_managerv263678__WIRE_opr_rdy ;
  (* mux_wire = 32'd1 *)
  (* src_manager = 32'd1 *)
  output \rs_alu_ent-ent0_src_manager-srcmng2___MUX_ternary/core/src_managerv273677__WIRE_and/core/src_managerv273660_Y ;
  wire \rs_alu_ent-ent0_src_manager-srcmng2___MUX_ternary/core/src_managerv273677__WIRE_and/core/src_managerv273660_Y ;
  (* mux_wire = 32'd1 *)
  (* src_manager = 32'd1 *)
  output \rs_alu_ent-ent0_src_manager-srcmng2___MUX_ternary/core/src_managerv283676__WIRE_and/core/src_managerv283663_Y ;
  wire \rs_alu_ent-ent0_src_manager-srcmng2___MUX_ternary/core/src_managerv283676__WIRE_and/core/src_managerv283663_Y ;
  (* mux_wire = 32'd1 *)
  (* src_manager = 32'd1 *)
  output \rs_alu_ent-ent0_src_manager-srcmng2___MUX_ternary/core/src_managerv293675__WIRE_and/core/src_managerv293666_Y ;
  wire \rs_alu_ent-ent0_src_manager-srcmng2___MUX_ternary/core/src_managerv293675__WIRE_and/core/src_managerv293666_Y ;
  (* mux_wire = 32'd1 *)
  (* src_manager = 32'd1 *)
  output \rs_alu_ent-ent0_src_manager-srcmng2___MUX_ternary/core/src_managerv303674__WIRE_and/core/src_managerv303669_Y ;
  wire \rs_alu_ent-ent0_src_manager-srcmng2___MUX_ternary/core/src_managerv303674__WIRE_and/core/src_managerv303669_Y ;
  (* mux_wire = 32'd1 *)
  (* src_manager = 32'd1 *)
  output \rs_alu_ent-ent0_src_manager-srcmng2___MUX_ternary/core/src_managerv313673__WIRE_and/core/src_managerv313672_Y ;
  wire \rs_alu_ent-ent0_src_manager-srcmng2___MUX_ternary/core/src_managerv313673__WIRE_and/core/src_managerv313672_Y ;
  (* mux_wire = 32'd1 *)
  (* rs_alu_ent = 32'd1 *)
  output \rs_alu_ent-ent1___MUX_procmux7955__WIRE_we ;
  wire \rs_alu_ent-ent1___MUX_procmux7955__WIRE_we ;
  (* mux_wire = 32'd1 *)
  (* rs_alu_ent = 32'd1 *)
  output \rs_alu_ent-ent1___MUX_ternary/core/rs_aluv647781__WIRE_and/core/rs_aluv647780_Y ;
  wire \rs_alu_ent-ent1___MUX_ternary/core/rs_aluv647781__WIRE_and/core/rs_aluv647780_Y ;
  (* mux_wire = 32'd1 *)
  (* rs_alu_ent = 32'd1 *)
  output \rs_alu_ent-ent1___MUX_ternary/core/rs_aluv667784__WIRE_and/core/rs_aluv667783_Y ;
  wire \rs_alu_ent-ent1___MUX_ternary/core/rs_aluv667784__WIRE_and/core/rs_aluv667783_Y ;
  (* mux_wire = 32'd1 *)
  (* src_manager = 32'd1 *)
  output \rs_alu_ent-ent1_src_manager-srcmng1___MUX_ternary/core/src_managerv263678__WIRE_opr_rdy ;
  wire \rs_alu_ent-ent1_src_manager-srcmng1___MUX_ternary/core/src_managerv263678__WIRE_opr_rdy ;
  (* mux_wire = 32'd1 *)
  (* src_manager = 32'd1 *)
  output \rs_alu_ent-ent1_src_manager-srcmng1___MUX_ternary/core/src_managerv273677__WIRE_and/core/src_managerv273660_Y ;
  wire \rs_alu_ent-ent1_src_manager-srcmng1___MUX_ternary/core/src_managerv273677__WIRE_and/core/src_managerv273660_Y ;
  (* mux_wire = 32'd1 *)
  (* src_manager = 32'd1 *)
  output \rs_alu_ent-ent1_src_manager-srcmng1___MUX_ternary/core/src_managerv283676__WIRE_and/core/src_managerv283663_Y ;
  wire \rs_alu_ent-ent1_src_manager-srcmng1___MUX_ternary/core/src_managerv283676__WIRE_and/core/src_managerv283663_Y ;
  (* mux_wire = 32'd1 *)
  (* src_manager = 32'd1 *)
  output \rs_alu_ent-ent1_src_manager-srcmng1___MUX_ternary/core/src_managerv293675__WIRE_and/core/src_managerv293666_Y ;
  wire \rs_alu_ent-ent1_src_manager-srcmng1___MUX_ternary/core/src_managerv293675__WIRE_and/core/src_managerv293666_Y ;
  (* mux_wire = 32'd1 *)
  (* src_manager = 32'd1 *)
  output \rs_alu_ent-ent1_src_manager-srcmng1___MUX_ternary/core/src_managerv303674__WIRE_and/core/src_managerv303669_Y ;
  wire \rs_alu_ent-ent1_src_manager-srcmng1___MUX_ternary/core/src_managerv303674__WIRE_and/core/src_managerv303669_Y ;
  (* mux_wire = 32'd1 *)
  (* src_manager = 32'd1 *)
  output \rs_alu_ent-ent1_src_manager-srcmng1___MUX_ternary/core/src_managerv313673__WIRE_and/core/src_managerv313672_Y ;
  wire \rs_alu_ent-ent1_src_manager-srcmng1___MUX_ternary/core/src_managerv313673__WIRE_and/core/src_managerv313672_Y ;
  (* mux_wire = 32'd1 *)
  (* src_manager = 32'd1 *)
  output \rs_alu_ent-ent1_src_manager-srcmng2___MUX_ternary/core/src_managerv263678__WIRE_opr_rdy ;
  wire \rs_alu_ent-ent1_src_manager-srcmng2___MUX_ternary/core/src_managerv263678__WIRE_opr_rdy ;
  (* mux_wire = 32'd1 *)
  (* src_manager = 32'd1 *)
  output \rs_alu_ent-ent1_src_manager-srcmng2___MUX_ternary/core/src_managerv273677__WIRE_and/core/src_managerv273660_Y ;
  wire \rs_alu_ent-ent1_src_manager-srcmng2___MUX_ternary/core/src_managerv273677__WIRE_and/core/src_managerv273660_Y ;
  (* mux_wire = 32'd1 *)
  (* src_manager = 32'd1 *)
  output \rs_alu_ent-ent1_src_manager-srcmng2___MUX_ternary/core/src_managerv283676__WIRE_and/core/src_managerv283663_Y ;
  wire \rs_alu_ent-ent1_src_manager-srcmng2___MUX_ternary/core/src_managerv283676__WIRE_and/core/src_managerv283663_Y ;
  (* mux_wire = 32'd1 *)
  (* src_manager = 32'd1 *)
  output \rs_alu_ent-ent1_src_manager-srcmng2___MUX_ternary/core/src_managerv293675__WIRE_and/core/src_managerv293666_Y ;
  wire \rs_alu_ent-ent1_src_manager-srcmng2___MUX_ternary/core/src_managerv293675__WIRE_and/core/src_managerv293666_Y ;
  (* mux_wire = 32'd1 *)
  (* src_manager = 32'd1 *)
  output \rs_alu_ent-ent1_src_manager-srcmng2___MUX_ternary/core/src_managerv303674__WIRE_and/core/src_managerv303669_Y ;
  wire \rs_alu_ent-ent1_src_manager-srcmng2___MUX_ternary/core/src_managerv303674__WIRE_and/core/src_managerv303669_Y ;
  (* mux_wire = 32'd1 *)
  (* src_manager = 32'd1 *)
  output \rs_alu_ent-ent1_src_manager-srcmng2___MUX_ternary/core/src_managerv313673__WIRE_and/core/src_managerv313672_Y ;
  wire \rs_alu_ent-ent1_src_manager-srcmng2___MUX_ternary/core/src_managerv313673__WIRE_and/core/src_managerv313672_Y ;
  (* mux_wire = 32'd1 *)
  (* rs_alu_ent = 32'd1 *)
  output \rs_alu_ent-ent2___MUX_procmux7955__WIRE_we ;
  wire \rs_alu_ent-ent2___MUX_procmux7955__WIRE_we ;
  (* mux_wire = 32'd1 *)
  (* rs_alu_ent = 32'd1 *)
  output \rs_alu_ent-ent2___MUX_ternary/core/rs_aluv647781__WIRE_and/core/rs_aluv647780_Y ;
  wire \rs_alu_ent-ent2___MUX_ternary/core/rs_aluv647781__WIRE_and/core/rs_aluv647780_Y ;
  (* mux_wire = 32'd1 *)
  (* rs_alu_ent = 32'd1 *)
  output \rs_alu_ent-ent2___MUX_ternary/core/rs_aluv667784__WIRE_and/core/rs_aluv667783_Y ;
  wire \rs_alu_ent-ent2___MUX_ternary/core/rs_aluv667784__WIRE_and/core/rs_aluv667783_Y ;
  (* mux_wire = 32'd1 *)
  (* src_manager = 32'd1 *)
  output \rs_alu_ent-ent2_src_manager-srcmng1___MUX_ternary/core/src_managerv263678__WIRE_opr_rdy ;
  wire \rs_alu_ent-ent2_src_manager-srcmng1___MUX_ternary/core/src_managerv263678__WIRE_opr_rdy ;
  (* mux_wire = 32'd1 *)
  (* src_manager = 32'd1 *)
  output \rs_alu_ent-ent2_src_manager-srcmng1___MUX_ternary/core/src_managerv273677__WIRE_and/core/src_managerv273660_Y ;
  wire \rs_alu_ent-ent2_src_manager-srcmng1___MUX_ternary/core/src_managerv273677__WIRE_and/core/src_managerv273660_Y ;
  (* mux_wire = 32'd1 *)
  (* src_manager = 32'd1 *)
  output \rs_alu_ent-ent2_src_manager-srcmng1___MUX_ternary/core/src_managerv283676__WIRE_and/core/src_managerv283663_Y ;
  wire \rs_alu_ent-ent2_src_manager-srcmng1___MUX_ternary/core/src_managerv283676__WIRE_and/core/src_managerv283663_Y ;
  (* mux_wire = 32'd1 *)
  (* src_manager = 32'd1 *)
  output \rs_alu_ent-ent2_src_manager-srcmng1___MUX_ternary/core/src_managerv293675__WIRE_and/core/src_managerv293666_Y ;
  wire \rs_alu_ent-ent2_src_manager-srcmng1___MUX_ternary/core/src_managerv293675__WIRE_and/core/src_managerv293666_Y ;
  (* mux_wire = 32'd1 *)
  (* src_manager = 32'd1 *)
  output \rs_alu_ent-ent2_src_manager-srcmng1___MUX_ternary/core/src_managerv303674__WIRE_and/core/src_managerv303669_Y ;
  wire \rs_alu_ent-ent2_src_manager-srcmng1___MUX_ternary/core/src_managerv303674__WIRE_and/core/src_managerv303669_Y ;
  (* mux_wire = 32'd1 *)
  (* src_manager = 32'd1 *)
  output \rs_alu_ent-ent2_src_manager-srcmng1___MUX_ternary/core/src_managerv313673__WIRE_and/core/src_managerv313672_Y ;
  wire \rs_alu_ent-ent2_src_manager-srcmng1___MUX_ternary/core/src_managerv313673__WIRE_and/core/src_managerv313672_Y ;
  (* mux_wire = 32'd1 *)
  (* src_manager = 32'd1 *)
  output \rs_alu_ent-ent2_src_manager-srcmng2___MUX_ternary/core/src_managerv263678__WIRE_opr_rdy ;
  wire \rs_alu_ent-ent2_src_manager-srcmng2___MUX_ternary/core/src_managerv263678__WIRE_opr_rdy ;
  (* mux_wire = 32'd1 *)
  (* src_manager = 32'd1 *)
  output \rs_alu_ent-ent2_src_manager-srcmng2___MUX_ternary/core/src_managerv273677__WIRE_and/core/src_managerv273660_Y ;
  wire \rs_alu_ent-ent2_src_manager-srcmng2___MUX_ternary/core/src_managerv273677__WIRE_and/core/src_managerv273660_Y ;
  (* mux_wire = 32'd1 *)
  (* src_manager = 32'd1 *)
  output \rs_alu_ent-ent2_src_manager-srcmng2___MUX_ternary/core/src_managerv283676__WIRE_and/core/src_managerv283663_Y ;
  wire \rs_alu_ent-ent2_src_manager-srcmng2___MUX_ternary/core/src_managerv283676__WIRE_and/core/src_managerv283663_Y ;
  (* mux_wire = 32'd1 *)
  (* src_manager = 32'd1 *)
  output \rs_alu_ent-ent2_src_manager-srcmng2___MUX_ternary/core/src_managerv293675__WIRE_and/core/src_managerv293666_Y ;
  wire \rs_alu_ent-ent2_src_manager-srcmng2___MUX_ternary/core/src_managerv293675__WIRE_and/core/src_managerv293666_Y ;
  (* mux_wire = 32'd1 *)
  (* src_manager = 32'd1 *)
  output \rs_alu_ent-ent2_src_manager-srcmng2___MUX_ternary/core/src_managerv303674__WIRE_and/core/src_managerv303669_Y ;
  wire \rs_alu_ent-ent2_src_manager-srcmng2___MUX_ternary/core/src_managerv303674__WIRE_and/core/src_managerv303669_Y ;
  (* mux_wire = 32'd1 *)
  (* src_manager = 32'd1 *)
  output \rs_alu_ent-ent2_src_manager-srcmng2___MUX_ternary/core/src_managerv313673__WIRE_and/core/src_managerv313672_Y ;
  wire \rs_alu_ent-ent2_src_manager-srcmng2___MUX_ternary/core/src_managerv313673__WIRE_and/core/src_managerv313672_Y ;
  (* mux_wire = 32'd1 *)
  (* rs_alu_ent = 32'd1 *)
  output \rs_alu_ent-ent3___MUX_procmux7955__WIRE_we ;
  wire \rs_alu_ent-ent3___MUX_procmux7955__WIRE_we ;
  (* mux_wire = 32'd1 *)
  (* rs_alu_ent = 32'd1 *)
  output \rs_alu_ent-ent3___MUX_ternary/core/rs_aluv647781__WIRE_and/core/rs_aluv647780_Y ;
  wire \rs_alu_ent-ent3___MUX_ternary/core/rs_aluv647781__WIRE_and/core/rs_aluv647780_Y ;
  (* mux_wire = 32'd1 *)
  (* rs_alu_ent = 32'd1 *)
  output \rs_alu_ent-ent3___MUX_ternary/core/rs_aluv667784__WIRE_and/core/rs_aluv667783_Y ;
  wire \rs_alu_ent-ent3___MUX_ternary/core/rs_aluv667784__WIRE_and/core/rs_aluv667783_Y ;
  (* mux_wire = 32'd1 *)
  (* src_manager = 32'd1 *)
  output \rs_alu_ent-ent3_src_manager-srcmng1___MUX_ternary/core/src_managerv263678__WIRE_opr_rdy ;
  wire \rs_alu_ent-ent3_src_manager-srcmng1___MUX_ternary/core/src_managerv263678__WIRE_opr_rdy ;
  (* mux_wire = 32'd1 *)
  (* src_manager = 32'd1 *)
  output \rs_alu_ent-ent3_src_manager-srcmng1___MUX_ternary/core/src_managerv273677__WIRE_and/core/src_managerv273660_Y ;
  wire \rs_alu_ent-ent3_src_manager-srcmng1___MUX_ternary/core/src_managerv273677__WIRE_and/core/src_managerv273660_Y ;
  (* mux_wire = 32'd1 *)
  (* src_manager = 32'd1 *)
  output \rs_alu_ent-ent3_src_manager-srcmng1___MUX_ternary/core/src_managerv283676__WIRE_and/core/src_managerv283663_Y ;
  wire \rs_alu_ent-ent3_src_manager-srcmng1___MUX_ternary/core/src_managerv283676__WIRE_and/core/src_managerv283663_Y ;
  (* mux_wire = 32'd1 *)
  (* src_manager = 32'd1 *)
  output \rs_alu_ent-ent3_src_manager-srcmng1___MUX_ternary/core/src_managerv293675__WIRE_and/core/src_managerv293666_Y ;
  wire \rs_alu_ent-ent3_src_manager-srcmng1___MUX_ternary/core/src_managerv293675__WIRE_and/core/src_managerv293666_Y ;
  (* mux_wire = 32'd1 *)
  (* src_manager = 32'd1 *)
  output \rs_alu_ent-ent3_src_manager-srcmng1___MUX_ternary/core/src_managerv303674__WIRE_and/core/src_managerv303669_Y ;
  wire \rs_alu_ent-ent3_src_manager-srcmng1___MUX_ternary/core/src_managerv303674__WIRE_and/core/src_managerv303669_Y ;
  (* mux_wire = 32'd1 *)
  (* src_manager = 32'd1 *)
  output \rs_alu_ent-ent3_src_manager-srcmng1___MUX_ternary/core/src_managerv313673__WIRE_and/core/src_managerv313672_Y ;
  wire \rs_alu_ent-ent3_src_manager-srcmng1___MUX_ternary/core/src_managerv313673__WIRE_and/core/src_managerv313672_Y ;
  (* mux_wire = 32'd1 *)
  (* src_manager = 32'd1 *)
  output \rs_alu_ent-ent3_src_manager-srcmng2___MUX_ternary/core/src_managerv263678__WIRE_opr_rdy ;
  wire \rs_alu_ent-ent3_src_manager-srcmng2___MUX_ternary/core/src_managerv263678__WIRE_opr_rdy ;
  (* mux_wire = 32'd1 *)
  (* src_manager = 32'd1 *)
  output \rs_alu_ent-ent3_src_manager-srcmng2___MUX_ternary/core/src_managerv273677__WIRE_and/core/src_managerv273660_Y ;
  wire \rs_alu_ent-ent3_src_manager-srcmng2___MUX_ternary/core/src_managerv273677__WIRE_and/core/src_managerv273660_Y ;
  (* mux_wire = 32'd1 *)
  (* src_manager = 32'd1 *)
  output \rs_alu_ent-ent3_src_manager-srcmng2___MUX_ternary/core/src_managerv283676__WIRE_and/core/src_managerv283663_Y ;
  wire \rs_alu_ent-ent3_src_manager-srcmng2___MUX_ternary/core/src_managerv283676__WIRE_and/core/src_managerv283663_Y ;
  (* mux_wire = 32'd1 *)
  (* src_manager = 32'd1 *)
  output \rs_alu_ent-ent3_src_manager-srcmng2___MUX_ternary/core/src_managerv293675__WIRE_and/core/src_managerv293666_Y ;
  wire \rs_alu_ent-ent3_src_manager-srcmng2___MUX_ternary/core/src_managerv293675__WIRE_and/core/src_managerv293666_Y ;
  (* mux_wire = 32'd1 *)
  (* src_manager = 32'd1 *)
  output \rs_alu_ent-ent3_src_manager-srcmng2___MUX_ternary/core/src_managerv303674__WIRE_and/core/src_managerv303669_Y ;
  wire \rs_alu_ent-ent3_src_manager-srcmng2___MUX_ternary/core/src_managerv303674__WIRE_and/core/src_managerv303669_Y ;
  (* mux_wire = 32'd1 *)
  (* src_manager = 32'd1 *)
  output \rs_alu_ent-ent3_src_manager-srcmng2___MUX_ternary/core/src_managerv313673__WIRE_and/core/src_managerv313672_Y ;
  wire \rs_alu_ent-ent3_src_manager-srcmng2___MUX_ternary/core/src_managerv313673__WIRE_and/core/src_managerv313672_Y ;
  (* mux_wire = 32'd1 *)
  (* rs_alu_ent = 32'd1 *)
  output \rs_alu_ent-ent4___MUX_procmux7955__WIRE_we ;
  wire \rs_alu_ent-ent4___MUX_procmux7955__WIRE_we ;
  (* mux_wire = 32'd1 *)
  (* rs_alu_ent = 32'd1 *)
  output \rs_alu_ent-ent4___MUX_ternary/core/rs_aluv647781__WIRE_and/core/rs_aluv647780_Y ;
  wire \rs_alu_ent-ent4___MUX_ternary/core/rs_aluv647781__WIRE_and/core/rs_aluv647780_Y ;
  (* mux_wire = 32'd1 *)
  (* rs_alu_ent = 32'd1 *)
  output \rs_alu_ent-ent4___MUX_ternary/core/rs_aluv667784__WIRE_and/core/rs_aluv667783_Y ;
  wire \rs_alu_ent-ent4___MUX_ternary/core/rs_aluv667784__WIRE_and/core/rs_aluv667783_Y ;
  (* mux_wire = 32'd1 *)
  (* src_manager = 32'd1 *)
  output \rs_alu_ent-ent4_src_manager-srcmng1___MUX_ternary/core/src_managerv263678__WIRE_opr_rdy ;
  wire \rs_alu_ent-ent4_src_manager-srcmng1___MUX_ternary/core/src_managerv263678__WIRE_opr_rdy ;
  (* mux_wire = 32'd1 *)
  (* src_manager = 32'd1 *)
  output \rs_alu_ent-ent4_src_manager-srcmng1___MUX_ternary/core/src_managerv273677__WIRE_and/core/src_managerv273660_Y ;
  wire \rs_alu_ent-ent4_src_manager-srcmng1___MUX_ternary/core/src_managerv273677__WIRE_and/core/src_managerv273660_Y ;
  (* mux_wire = 32'd1 *)
  (* src_manager = 32'd1 *)
  output \rs_alu_ent-ent4_src_manager-srcmng1___MUX_ternary/core/src_managerv283676__WIRE_and/core/src_managerv283663_Y ;
  wire \rs_alu_ent-ent4_src_manager-srcmng1___MUX_ternary/core/src_managerv283676__WIRE_and/core/src_managerv283663_Y ;
  (* mux_wire = 32'd1 *)
  (* src_manager = 32'd1 *)
  output \rs_alu_ent-ent4_src_manager-srcmng1___MUX_ternary/core/src_managerv293675__WIRE_and/core/src_managerv293666_Y ;
  wire \rs_alu_ent-ent4_src_manager-srcmng1___MUX_ternary/core/src_managerv293675__WIRE_and/core/src_managerv293666_Y ;
  (* mux_wire = 32'd1 *)
  (* src_manager = 32'd1 *)
  output \rs_alu_ent-ent4_src_manager-srcmng1___MUX_ternary/core/src_managerv303674__WIRE_and/core/src_managerv303669_Y ;
  wire \rs_alu_ent-ent4_src_manager-srcmng1___MUX_ternary/core/src_managerv303674__WIRE_and/core/src_managerv303669_Y ;
  (* mux_wire = 32'd1 *)
  (* src_manager = 32'd1 *)
  output \rs_alu_ent-ent4_src_manager-srcmng1___MUX_ternary/core/src_managerv313673__WIRE_and/core/src_managerv313672_Y ;
  wire \rs_alu_ent-ent4_src_manager-srcmng1___MUX_ternary/core/src_managerv313673__WIRE_and/core/src_managerv313672_Y ;
  (* mux_wire = 32'd1 *)
  (* src_manager = 32'd1 *)
  output \rs_alu_ent-ent4_src_manager-srcmng2___MUX_ternary/core/src_managerv263678__WIRE_opr_rdy ;
  wire \rs_alu_ent-ent4_src_manager-srcmng2___MUX_ternary/core/src_managerv263678__WIRE_opr_rdy ;
  (* mux_wire = 32'd1 *)
  (* src_manager = 32'd1 *)
  output \rs_alu_ent-ent4_src_manager-srcmng2___MUX_ternary/core/src_managerv273677__WIRE_and/core/src_managerv273660_Y ;
  wire \rs_alu_ent-ent4_src_manager-srcmng2___MUX_ternary/core/src_managerv273677__WIRE_and/core/src_managerv273660_Y ;
  (* mux_wire = 32'd1 *)
  (* src_manager = 32'd1 *)
  output \rs_alu_ent-ent4_src_manager-srcmng2___MUX_ternary/core/src_managerv283676__WIRE_and/core/src_managerv283663_Y ;
  wire \rs_alu_ent-ent4_src_manager-srcmng2___MUX_ternary/core/src_managerv283676__WIRE_and/core/src_managerv283663_Y ;
  (* mux_wire = 32'd1 *)
  (* src_manager = 32'd1 *)
  output \rs_alu_ent-ent4_src_manager-srcmng2___MUX_ternary/core/src_managerv293675__WIRE_and/core/src_managerv293666_Y ;
  wire \rs_alu_ent-ent4_src_manager-srcmng2___MUX_ternary/core/src_managerv293675__WIRE_and/core/src_managerv293666_Y ;
  (* mux_wire = 32'd1 *)
  (* src_manager = 32'd1 *)
  output \rs_alu_ent-ent4_src_manager-srcmng2___MUX_ternary/core/src_managerv303674__WIRE_and/core/src_managerv303669_Y ;
  wire \rs_alu_ent-ent4_src_manager-srcmng2___MUX_ternary/core/src_managerv303674__WIRE_and/core/src_managerv303669_Y ;
  (* mux_wire = 32'd1 *)
  (* src_manager = 32'd1 *)
  output \rs_alu_ent-ent4_src_manager-srcmng2___MUX_ternary/core/src_managerv313673__WIRE_and/core/src_managerv313672_Y ;
  wire \rs_alu_ent-ent4_src_manager-srcmng2___MUX_ternary/core/src_managerv313673__WIRE_and/core/src_managerv313672_Y ;
  (* mux_wire = 32'd1 *)
  (* rs_alu_ent = 32'd1 *)
  output \rs_alu_ent-ent5___MUX_procmux7955__WIRE_we ;
  wire \rs_alu_ent-ent5___MUX_procmux7955__WIRE_we ;
  (* mux_wire = 32'd1 *)
  (* rs_alu_ent = 32'd1 *)
  output \rs_alu_ent-ent5___MUX_ternary/core/rs_aluv647781__WIRE_and/core/rs_aluv647780_Y ;
  wire \rs_alu_ent-ent5___MUX_ternary/core/rs_aluv647781__WIRE_and/core/rs_aluv647780_Y ;
  (* mux_wire = 32'd1 *)
  (* rs_alu_ent = 32'd1 *)
  output \rs_alu_ent-ent5___MUX_ternary/core/rs_aluv667784__WIRE_and/core/rs_aluv667783_Y ;
  wire \rs_alu_ent-ent5___MUX_ternary/core/rs_aluv667784__WIRE_and/core/rs_aluv667783_Y ;
  (* mux_wire = 32'd1 *)
  (* src_manager = 32'd1 *)
  output \rs_alu_ent-ent5_src_manager-srcmng1___MUX_ternary/core/src_managerv263678__WIRE_opr_rdy ;
  wire \rs_alu_ent-ent5_src_manager-srcmng1___MUX_ternary/core/src_managerv263678__WIRE_opr_rdy ;
  (* mux_wire = 32'd1 *)
  (* src_manager = 32'd1 *)
  output \rs_alu_ent-ent5_src_manager-srcmng1___MUX_ternary/core/src_managerv273677__WIRE_and/core/src_managerv273660_Y ;
  wire \rs_alu_ent-ent5_src_manager-srcmng1___MUX_ternary/core/src_managerv273677__WIRE_and/core/src_managerv273660_Y ;
  (* mux_wire = 32'd1 *)
  (* src_manager = 32'd1 *)
  output \rs_alu_ent-ent5_src_manager-srcmng1___MUX_ternary/core/src_managerv283676__WIRE_and/core/src_managerv283663_Y ;
  wire \rs_alu_ent-ent5_src_manager-srcmng1___MUX_ternary/core/src_managerv283676__WIRE_and/core/src_managerv283663_Y ;
  (* mux_wire = 32'd1 *)
  (* src_manager = 32'd1 *)
  output \rs_alu_ent-ent5_src_manager-srcmng1___MUX_ternary/core/src_managerv293675__WIRE_and/core/src_managerv293666_Y ;
  wire \rs_alu_ent-ent5_src_manager-srcmng1___MUX_ternary/core/src_managerv293675__WIRE_and/core/src_managerv293666_Y ;
  (* mux_wire = 32'd1 *)
  (* src_manager = 32'd1 *)
  output \rs_alu_ent-ent5_src_manager-srcmng1___MUX_ternary/core/src_managerv303674__WIRE_and/core/src_managerv303669_Y ;
  wire \rs_alu_ent-ent5_src_manager-srcmng1___MUX_ternary/core/src_managerv303674__WIRE_and/core/src_managerv303669_Y ;
  (* mux_wire = 32'd1 *)
  (* src_manager = 32'd1 *)
  output \rs_alu_ent-ent5_src_manager-srcmng1___MUX_ternary/core/src_managerv313673__WIRE_and/core/src_managerv313672_Y ;
  wire \rs_alu_ent-ent5_src_manager-srcmng1___MUX_ternary/core/src_managerv313673__WIRE_and/core/src_managerv313672_Y ;
  (* mux_wire = 32'd1 *)
  (* src_manager = 32'd1 *)
  output \rs_alu_ent-ent5_src_manager-srcmng2___MUX_ternary/core/src_managerv263678__WIRE_opr_rdy ;
  wire \rs_alu_ent-ent5_src_manager-srcmng2___MUX_ternary/core/src_managerv263678__WIRE_opr_rdy ;
  (* mux_wire = 32'd1 *)
  (* src_manager = 32'd1 *)
  output \rs_alu_ent-ent5_src_manager-srcmng2___MUX_ternary/core/src_managerv273677__WIRE_and/core/src_managerv273660_Y ;
  wire \rs_alu_ent-ent5_src_manager-srcmng2___MUX_ternary/core/src_managerv273677__WIRE_and/core/src_managerv273660_Y ;
  (* mux_wire = 32'd1 *)
  (* src_manager = 32'd1 *)
  output \rs_alu_ent-ent5_src_manager-srcmng2___MUX_ternary/core/src_managerv283676__WIRE_and/core/src_managerv283663_Y ;
  wire \rs_alu_ent-ent5_src_manager-srcmng2___MUX_ternary/core/src_managerv283676__WIRE_and/core/src_managerv283663_Y ;
  (* mux_wire = 32'd1 *)
  (* src_manager = 32'd1 *)
  output \rs_alu_ent-ent5_src_manager-srcmng2___MUX_ternary/core/src_managerv293675__WIRE_and/core/src_managerv293666_Y ;
  wire \rs_alu_ent-ent5_src_manager-srcmng2___MUX_ternary/core/src_managerv293675__WIRE_and/core/src_managerv293666_Y ;
  (* mux_wire = 32'd1 *)
  (* src_manager = 32'd1 *)
  output \rs_alu_ent-ent5_src_manager-srcmng2___MUX_ternary/core/src_managerv303674__WIRE_and/core/src_managerv303669_Y ;
  wire \rs_alu_ent-ent5_src_manager-srcmng2___MUX_ternary/core/src_managerv303674__WIRE_and/core/src_managerv303669_Y ;
  (* mux_wire = 32'd1 *)
  (* src_manager = 32'd1 *)
  output \rs_alu_ent-ent5_src_manager-srcmng2___MUX_ternary/core/src_managerv313673__WIRE_and/core/src_managerv313672_Y ;
  wire \rs_alu_ent-ent5_src_manager-srcmng2___MUX_ternary/core/src_managerv313673__WIRE_and/core/src_managerv313672_Y ;
  (* mux_wire = 32'd1 *)
  (* rs_alu_ent = 32'd1 *)
  output \rs_alu_ent-ent6___MUX_procmux7955__WIRE_we ;
  wire \rs_alu_ent-ent6___MUX_procmux7955__WIRE_we ;
  (* mux_wire = 32'd1 *)
  (* rs_alu_ent = 32'd1 *)
  output \rs_alu_ent-ent6___MUX_ternary/core/rs_aluv647781__WIRE_and/core/rs_aluv647780_Y ;
  wire \rs_alu_ent-ent6___MUX_ternary/core/rs_aluv647781__WIRE_and/core/rs_aluv647780_Y ;
  (* mux_wire = 32'd1 *)
  (* rs_alu_ent = 32'd1 *)
  output \rs_alu_ent-ent6___MUX_ternary/core/rs_aluv667784__WIRE_and/core/rs_aluv667783_Y ;
  wire \rs_alu_ent-ent6___MUX_ternary/core/rs_aluv667784__WIRE_and/core/rs_aluv667783_Y ;
  (* mux_wire = 32'd1 *)
  (* src_manager = 32'd1 *)
  output \rs_alu_ent-ent6_src_manager-srcmng1___MUX_ternary/core/src_managerv263678__WIRE_opr_rdy ;
  wire \rs_alu_ent-ent6_src_manager-srcmng1___MUX_ternary/core/src_managerv263678__WIRE_opr_rdy ;
  (* mux_wire = 32'd1 *)
  (* src_manager = 32'd1 *)
  output \rs_alu_ent-ent6_src_manager-srcmng1___MUX_ternary/core/src_managerv273677__WIRE_and/core/src_managerv273660_Y ;
  wire \rs_alu_ent-ent6_src_manager-srcmng1___MUX_ternary/core/src_managerv273677__WIRE_and/core/src_managerv273660_Y ;
  (* mux_wire = 32'd1 *)
  (* src_manager = 32'd1 *)
  output \rs_alu_ent-ent6_src_manager-srcmng1___MUX_ternary/core/src_managerv283676__WIRE_and/core/src_managerv283663_Y ;
  wire \rs_alu_ent-ent6_src_manager-srcmng1___MUX_ternary/core/src_managerv283676__WIRE_and/core/src_managerv283663_Y ;
  (* mux_wire = 32'd1 *)
  (* src_manager = 32'd1 *)
  output \rs_alu_ent-ent6_src_manager-srcmng1___MUX_ternary/core/src_managerv293675__WIRE_and/core/src_managerv293666_Y ;
  wire \rs_alu_ent-ent6_src_manager-srcmng1___MUX_ternary/core/src_managerv293675__WIRE_and/core/src_managerv293666_Y ;
  (* mux_wire = 32'd1 *)
  (* src_manager = 32'd1 *)
  output \rs_alu_ent-ent6_src_manager-srcmng1___MUX_ternary/core/src_managerv303674__WIRE_and/core/src_managerv303669_Y ;
  wire \rs_alu_ent-ent6_src_manager-srcmng1___MUX_ternary/core/src_managerv303674__WIRE_and/core/src_managerv303669_Y ;
  (* mux_wire = 32'd1 *)
  (* src_manager = 32'd1 *)
  output \rs_alu_ent-ent6_src_manager-srcmng1___MUX_ternary/core/src_managerv313673__WIRE_and/core/src_managerv313672_Y ;
  wire \rs_alu_ent-ent6_src_manager-srcmng1___MUX_ternary/core/src_managerv313673__WIRE_and/core/src_managerv313672_Y ;
  (* mux_wire = 32'd1 *)
  (* src_manager = 32'd1 *)
  output \rs_alu_ent-ent6_src_manager-srcmng2___MUX_ternary/core/src_managerv263678__WIRE_opr_rdy ;
  wire \rs_alu_ent-ent6_src_manager-srcmng2___MUX_ternary/core/src_managerv263678__WIRE_opr_rdy ;
  (* mux_wire = 32'd1 *)
  (* src_manager = 32'd1 *)
  output \rs_alu_ent-ent6_src_manager-srcmng2___MUX_ternary/core/src_managerv273677__WIRE_and/core/src_managerv273660_Y ;
  wire \rs_alu_ent-ent6_src_manager-srcmng2___MUX_ternary/core/src_managerv273677__WIRE_and/core/src_managerv273660_Y ;
  (* mux_wire = 32'd1 *)
  (* src_manager = 32'd1 *)
  output \rs_alu_ent-ent6_src_manager-srcmng2___MUX_ternary/core/src_managerv283676__WIRE_and/core/src_managerv283663_Y ;
  wire \rs_alu_ent-ent6_src_manager-srcmng2___MUX_ternary/core/src_managerv283676__WIRE_and/core/src_managerv283663_Y ;
  (* mux_wire = 32'd1 *)
  (* src_manager = 32'd1 *)
  output \rs_alu_ent-ent6_src_manager-srcmng2___MUX_ternary/core/src_managerv293675__WIRE_and/core/src_managerv293666_Y ;
  wire \rs_alu_ent-ent6_src_manager-srcmng2___MUX_ternary/core/src_managerv293675__WIRE_and/core/src_managerv293666_Y ;
  (* mux_wire = 32'd1 *)
  (* src_manager = 32'd1 *)
  output \rs_alu_ent-ent6_src_manager-srcmng2___MUX_ternary/core/src_managerv303674__WIRE_and/core/src_managerv303669_Y ;
  wire \rs_alu_ent-ent6_src_manager-srcmng2___MUX_ternary/core/src_managerv303674__WIRE_and/core/src_managerv303669_Y ;
  (* mux_wire = 32'd1 *)
  (* src_manager = 32'd1 *)
  output \rs_alu_ent-ent6_src_manager-srcmng2___MUX_ternary/core/src_managerv313673__WIRE_and/core/src_managerv313672_Y ;
  wire \rs_alu_ent-ent6_src_manager-srcmng2___MUX_ternary/core/src_managerv313673__WIRE_and/core/src_managerv313672_Y ;
  (* mux_wire = 32'd1 *)
  (* rs_alu_ent = 32'd1 *)
  output \rs_alu_ent-ent7___MUX_procmux7955__WIRE_we ;
  wire \rs_alu_ent-ent7___MUX_procmux7955__WIRE_we ;
  (* mux_wire = 32'd1 *)
  (* rs_alu_ent = 32'd1 *)
  output \rs_alu_ent-ent7___MUX_ternary/core/rs_aluv647781__WIRE_and/core/rs_aluv647780_Y ;
  wire \rs_alu_ent-ent7___MUX_ternary/core/rs_aluv647781__WIRE_and/core/rs_aluv647780_Y ;
  (* mux_wire = 32'd1 *)
  (* rs_alu_ent = 32'd1 *)
  output \rs_alu_ent-ent7___MUX_ternary/core/rs_aluv667784__WIRE_and/core/rs_aluv667783_Y ;
  wire \rs_alu_ent-ent7___MUX_ternary/core/rs_aluv667784__WIRE_and/core/rs_aluv667783_Y ;
  (* mux_wire = 32'd1 *)
  (* src_manager = 32'd1 *)
  output \rs_alu_ent-ent7_src_manager-srcmng1___MUX_ternary/core/src_managerv263678__WIRE_opr_rdy ;
  wire \rs_alu_ent-ent7_src_manager-srcmng1___MUX_ternary/core/src_managerv263678__WIRE_opr_rdy ;
  (* mux_wire = 32'd1 *)
  (* src_manager = 32'd1 *)
  output \rs_alu_ent-ent7_src_manager-srcmng1___MUX_ternary/core/src_managerv273677__WIRE_and/core/src_managerv273660_Y ;
  wire \rs_alu_ent-ent7_src_manager-srcmng1___MUX_ternary/core/src_managerv273677__WIRE_and/core/src_managerv273660_Y ;
  (* mux_wire = 32'd1 *)
  (* src_manager = 32'd1 *)
  output \rs_alu_ent-ent7_src_manager-srcmng1___MUX_ternary/core/src_managerv283676__WIRE_and/core/src_managerv283663_Y ;
  wire \rs_alu_ent-ent7_src_manager-srcmng1___MUX_ternary/core/src_managerv283676__WIRE_and/core/src_managerv283663_Y ;
  (* mux_wire = 32'd1 *)
  (* src_manager = 32'd1 *)
  output \rs_alu_ent-ent7_src_manager-srcmng1___MUX_ternary/core/src_managerv293675__WIRE_and/core/src_managerv293666_Y ;
  wire \rs_alu_ent-ent7_src_manager-srcmng1___MUX_ternary/core/src_managerv293675__WIRE_and/core/src_managerv293666_Y ;
  (* mux_wire = 32'd1 *)
  (* src_manager = 32'd1 *)
  output \rs_alu_ent-ent7_src_manager-srcmng1___MUX_ternary/core/src_managerv303674__WIRE_and/core/src_managerv303669_Y ;
  wire \rs_alu_ent-ent7_src_manager-srcmng1___MUX_ternary/core/src_managerv303674__WIRE_and/core/src_managerv303669_Y ;
  (* mux_wire = 32'd1 *)
  (* src_manager = 32'd1 *)
  output \rs_alu_ent-ent7_src_manager-srcmng1___MUX_ternary/core/src_managerv313673__WIRE_and/core/src_managerv313672_Y ;
  wire \rs_alu_ent-ent7_src_manager-srcmng1___MUX_ternary/core/src_managerv313673__WIRE_and/core/src_managerv313672_Y ;
  (* mux_wire = 32'd1 *)
  (* src_manager = 32'd1 *)
  output \rs_alu_ent-ent7_src_manager-srcmng2___MUX_ternary/core/src_managerv263678__WIRE_opr_rdy ;
  wire \rs_alu_ent-ent7_src_manager-srcmng2___MUX_ternary/core/src_managerv263678__WIRE_opr_rdy ;
  (* mux_wire = 32'd1 *)
  (* src_manager = 32'd1 *)
  output \rs_alu_ent-ent7_src_manager-srcmng2___MUX_ternary/core/src_managerv273677__WIRE_and/core/src_managerv273660_Y ;
  wire \rs_alu_ent-ent7_src_manager-srcmng2___MUX_ternary/core/src_managerv273677__WIRE_and/core/src_managerv273660_Y ;
  (* mux_wire = 32'd1 *)
  (* src_manager = 32'd1 *)
  output \rs_alu_ent-ent7_src_manager-srcmng2___MUX_ternary/core/src_managerv283676__WIRE_and/core/src_managerv283663_Y ;
  wire \rs_alu_ent-ent7_src_manager-srcmng2___MUX_ternary/core/src_managerv283676__WIRE_and/core/src_managerv283663_Y ;
  (* mux_wire = 32'd1 *)
  (* src_manager = 32'd1 *)
  output \rs_alu_ent-ent7_src_manager-srcmng2___MUX_ternary/core/src_managerv293675__WIRE_and/core/src_managerv293666_Y ;
  wire \rs_alu_ent-ent7_src_manager-srcmng2___MUX_ternary/core/src_managerv293675__WIRE_and/core/src_managerv293666_Y ;
  (* mux_wire = 32'd1 *)
  (* src_manager = 32'd1 *)
  output \rs_alu_ent-ent7_src_manager-srcmng2___MUX_ternary/core/src_managerv303674__WIRE_and/core/src_managerv303669_Y ;
  wire \rs_alu_ent-ent7_src_manager-srcmng2___MUX_ternary/core/src_managerv303674__WIRE_and/core/src_managerv303669_Y ;
  (* mux_wire = 32'd1 *)
  (* src_manager = 32'd1 *)
  output \rs_alu_ent-ent7_src_manager-srcmng2___MUX_ternary/core/src_managerv313673__WIRE_and/core/src_managerv313672_Y ;
  wire \rs_alu_ent-ent7_src_manager-srcmng2___MUX_ternary/core/src_managerv313673__WIRE_and/core/src_managerv313672_Y ;
  (* src = "./core/rs_alu.v:331.23-331.30" *)
  reg [7:0] sortbit;
  (* src = "./core/rs_alu.v:213.27-213.34" *)
  output specbit;
  wire specbit;
  (* src = "./core/rs_alu.v:330.23-330.33" *)
  reg [7:0] specbitvec;
  (* src = "./core/rs_alu.v:354.24-354.39" *)
  wire [7:0] specbitvec_next;
  (* src = "./core/rs_alu.v:162.31-162.41" *)
  input [4:0] specfixtag;
  wire [4:0] specfixtag;
  (* src = "./core/rs_alu.v:212.32-212.39" *)
  output [4:0] spectag;
  wire [4:0] spectag;
  (* src = "./core/rs_alu.v:244.24-244.33" *)
  wire [4:0] spectag_0;
  (* src = "./core/rs_alu.v:256.24-256.33" *)
  wire [4:0] spectag_1;
  (* src = "./core/rs_alu.v:268.24-268.33" *)
  wire [4:0] spectag_2;
  (* src = "./core/rs_alu.v:280.24-280.33" *)
  wire [4:0] spectag_3;
  (* src = "./core/rs_alu.v:292.24-292.33" *)
  wire [4:0] spectag_4;
  (* src = "./core/rs_alu.v:304.24-304.33" *)
  wire [4:0] spectag_5;
  (* src = "./core/rs_alu.v:316.24-316.33" *)
  wire [4:0] spectag_6;
  (* src = "./core/rs_alu.v:328.24-328.33" *)
  wire [4:0] spectag_7;
  (* src = "./core/rs_alu.v:209.32-209.37" *)
  output [1:0] src_a;
  wire [1:0] src_a;
  (* src = "./core/rs_alu.v:241.24-241.31" *)
  wire [1:0] src_a_0;
  (* src = "./core/rs_alu.v:253.24-253.31" *)
  wire [1:0] src_a_1;
  (* src = "./core/rs_alu.v:265.24-265.31" *)
  wire [1:0] src_a_2;
  (* src = "./core/rs_alu.v:277.24-277.31" *)
  wire [1:0] src_a_3;
  (* src = "./core/rs_alu.v:289.24-289.31" *)
  wire [1:0] src_a_4;
  (* src = "./core/rs_alu.v:301.24-301.31" *)
  wire [1:0] src_a_5;
  (* src = "./core/rs_alu.v:313.24-313.31" *)
  wire [1:0] src_a_6;
  (* src = "./core/rs_alu.v:325.24-325.31" *)
  wire [1:0] src_a_7;
  (* src = "./core/rs_alu.v:210.32-210.37" *)
  output [1:0] src_b;
  wire [1:0] src_b;
  (* src = "./core/rs_alu.v:242.24-242.31" *)
  wire [1:0] src_b_0;
  (* src = "./core/rs_alu.v:254.24-254.31" *)
  wire [1:0] src_b_1;
  (* src = "./core/rs_alu.v:266.24-266.31" *)
  wire [1:0] src_b_2;
  (* src = "./core/rs_alu.v:278.24-278.31" *)
  wire [1:0] src_b_3;
  (* src = "./core/rs_alu.v:290.24-290.31" *)
  wire [1:0] src_b_4;
  (* src = "./core/rs_alu.v:302.24-302.31" *)
  wire [1:0] src_b_5;
  (* src = "./core/rs_alu.v:314.24-314.31" *)
  wire [1:0] src_b_6;
  (* src = "./core/rs_alu.v:326.24-326.31" *)
  wire [1:0] src_b_7;
  (* src = "./core/rs_alu.v:170.31-170.37" *)
  input [2:0] waddr1;
  wire [2:0] waddr1;
  (* src = "./core/rs_alu.v:171.31-171.37" *)
  input [2:0] waddr2;
  wire [2:0] waddr2;
  (* src = "./core/rs_alu.v:183.31-183.40" *)
  input [3:0] walu_op_1;
  wire [3:0] walu_op_1;
  (* src = "./core/rs_alu.v:197.31-197.40" *)
  input [3:0] walu_op_2;
  wire [3:0] walu_op_2;
  (* src = "./core/rs_alu.v:180.26-180.35" *)
  input wdstval_1;
  wire wdstval_1;
  (* src = "./core/rs_alu.v:194.26-194.35" *)
  input wdstval_2;
  wire wdstval_2;
  (* src = "./core/rs_alu.v:168.26-168.29" *)
  input we1;
  wire we1;
  (* src = "./core/rs_alu.v:169.26-169.29" *)
  input we2;
  wire we2;
  (* src = "./core/rs_alu.v:178.33-178.39" *)
  input [31:0] wimm_1;
  wire [31:0] wimm_1;
  (* src = "./core/rs_alu.v:192.33-192.39" *)
  input [31:0] wimm_2;
  wire [31:0] wimm_2;
  (* src = "./core/rs_alu.v:173.33-173.38" *)
  input [31:0] wpc_1;
  wire [31:0] wpc_1;
  (* src = "./core/rs_alu.v:187.33-187.38" *)
  input [31:0] wpc_2;
  wire [31:0] wpc_2;
  (* src = "./core/rs_alu.v:179.32-179.41" *)
  input [5:0] wrrftag_1;
  wire [5:0] wrrftag_1;
  (* src = "./core/rs_alu.v:193.32-193.41" *)
  input [5:0] wrrftag_2;
  wire [5:0] wrrftag_2;
  (* src = "./core/rs_alu.v:185.26-185.36" *)
  input wspecbit_1;
  wire wspecbit_1;
  (* src = "./core/rs_alu.v:199.26-199.36" *)
  input wspecbit_2;
  wire wspecbit_2;
  (* src = "./core/rs_alu.v:184.31-184.41" *)
  input [4:0] wspectag_1;
  wire [4:0] wspectag_1;
  (* src = "./core/rs_alu.v:198.31-198.41" *)
  input [4:0] wspectag_2;
  wire [4:0] wspectag_2;
  (* src = "./core/rs_alu.v:174.33-174.40" *)
  input [31:0] wsrc1_1;
  wire [31:0] wsrc1_1;
  (* src = "./core/rs_alu.v:188.33-188.40" *)
  input [31:0] wsrc1_2;
  wire [31:0] wsrc1_2;
  (* src = "./core/rs_alu.v:175.33-175.40" *)
  input [31:0] wsrc2_1;
  wire [31:0] wsrc2_1;
  (* src = "./core/rs_alu.v:189.33-189.40" *)
  input [31:0] wsrc2_2;
  wire [31:0] wsrc2_2;
  (* src = "./core/rs_alu.v:181.31-181.39" *)
  input [1:0] wsrc_a_1;
  wire [1:0] wsrc_a_1;
  (* src = "./core/rs_alu.v:195.31-195.39" *)
  input [1:0] wsrc_a_2;
  wire [1:0] wsrc_a_2;
  (* src = "./core/rs_alu.v:182.31-182.39" *)
  input [1:0] wsrc_b_1;
  wire [1:0] wsrc_b_1;
  (* src = "./core/rs_alu.v:196.31-196.39" *)
  input [1:0] wsrc_b_2;
  wire [1:0] wsrc_b_2;
  (* src = "./core/rs_alu.v:176.26-176.35" *)
  input wvalid1_1;
  wire wvalid1_1;
  (* src = "./core/rs_alu.v:190.26-190.35" *)
  input wvalid1_2;
  wire wvalid1_2;
  (* src = "./core/rs_alu.v:177.26-177.35" *)
  input wvalid2_1;
  wire wvalid2_1;
  (* src = "./core/rs_alu.v:191.26-191.35" *)
  input wvalid2_2;
  wire wvalid2_2;
  assign _012_ = sortbit & (* src = "./core/rs_alu.v:0.0-0.0" *) _066_;
  assign _013_ = _003_ & (* src = "./core/rs_alu.v:0.0-0.0" *) _067_;
  assign _014_ = busyvec & (* src = "./core/rs_alu.v:0.0-0.0" *) _068_;
  assign _015_ = busyvec & (* src = "./core/rs_alu.v:0.0-0.0" *) _066_;
  assign _016_ = specbitvec & (* src = "./core/rs_alu.v:0.0-0.0" *) _066_;
  assign _017_ = _008_ & (* src = "./core/rs_alu.v:0.0-0.0" *) _067_;
  assign _018_ = _007_ & (* src = "./core/rs_alu.v:0.0-0.0" *) _067_;
  assign _019_ = _010_ & (* src = "./core/rs_alu.v:0.0-0.0" *) _068_;
  assign _020_ = spectag_7 & (* src = "./core/rs_alu.v:335.13-335.35" *) specfixtag;
  assign _021_ = spectag_6 & (* src = "./core/rs_alu.v:336.13-336.35" *) specfixtag;
  assign _022_ = spectag_5 & (* src = "./core/rs_alu.v:337.13-337.35" *) specfixtag;
  assign _023_ = spectag_4 & (* src = "./core/rs_alu.v:338.13-338.35" *) specfixtag;
  assign _024_ = spectag_3 & (* src = "./core/rs_alu.v:339.13-339.35" *) specfixtag;
  assign _025_ = spectag_2 & (* src = "./core/rs_alu.v:340.13-340.35" *) specfixtag;
  assign _026_ = spectag_1 & (* src = "./core/rs_alu.v:341.13-341.35" *) specfixtag;
  assign _027_ = spectag_0 & (* src = "./core/rs_alu.v:342.13-342.35" *) specfixtag;
  assign specbitvec_next = inv_vector_spec & (* src = "./core/rs_alu.v:355.12-355.40" *) specbitvec;
  assign _028_ = inv_vector & (* src = "./core/rs_alu.v:407.17-407.37" *) busyvec;
  (* src = "./core/rs_alu.v:385.4-399.7" *)
  always_ff @(posedge clk)
    if (reset) sortbit <= 8'h01;
    else sortbit <= _001_;
  (* src = "./core/rs_alu.v:401.4-441.7" *)
  always_ff @(posedge clk)
    if (_030_) specbitvec <= 8'h00;
    else specbitvec <= _004_;
  (* src = "./core/rs_alu.v:401.4-441.7" *)
  always_ff @(posedge clk)
    if (reset) busyvec <= 8'h00;
    else if (_029_) busyvec <= _000_;
  assign _029_ = { clearbusy, prsuccess, prmiss } != 3'h2;
  assign _030_ = | { prmiss, reset };
  assign \__MUX_ternary/core/rs_aluv3352912__WIRE_eq/core/rs_aluv3352911_Y  = ! (* src = "./core/rs_alu.v:335.12-335.41" *) _020_;
  assign \__MUX_ternary/core/rs_aluv3362909__WIRE_eq/core/rs_aluv3362908_Y  = ! (* src = "./core/rs_alu.v:336.12-336.41" *) _021_;
  assign \__MUX_ternary/core/rs_aluv3372906__WIRE_eq/core/rs_aluv3372905_Y  = ! (* src = "./core/rs_alu.v:337.12-337.41" *) _022_;
  assign \__MUX_ternary/core/rs_aluv3382903__WIRE_eq/core/rs_aluv3382902_Y  = ! (* src = "./core/rs_alu.v:338.12-338.41" *) _023_;
  assign \__MUX_ternary/core/rs_aluv3392900__WIRE_eq/core/rs_aluv3392899_Y  = ! (* src = "./core/rs_alu.v:339.12-339.41" *) _024_;
  assign \__MUX_ternary/core/rs_aluv3402897__WIRE_eq/core/rs_aluv3402896_Y  = ! (* src = "./core/rs_alu.v:340.12-340.41" *) _025_;
  assign \__MUX_ternary/core/rs_aluv3412894__WIRE_eq/core/rs_aluv3412893_Y  = ! (* src = "./core/rs_alu.v:341.12-341.41" *) _026_;
  assign \__MUX_ternary/core/rs_aluv3422891__WIRE_eq/core/rs_aluv3422890_Y  = ! (* src = "./core/rs_alu.v:342.12-342.41" *) _027_;
  assign \__MUX_ternary/core/rs_aluv3452928__WIRE_eq/core/rs_aluv3452927_Y  = spectag_7 == (* src = "./core/rs_alu.v:345.13-345.31" *) prtag;
  assign \__MUX_ternary/core/rs_aluv3462926__WIRE_eq/core/rs_aluv3462925_Y  = spectag_6 == (* src = "./core/rs_alu.v:346.13-346.31" *) prtag;
  assign \__MUX_ternary/core/rs_aluv3472924__WIRE_eq/core/rs_aluv3472923_Y  = spectag_5 == (* src = "./core/rs_alu.v:347.13-347.31" *) prtag;
  assign \__MUX_ternary/core/rs_aluv3482922__WIRE_eq/core/rs_aluv3482921_Y  = spectag_4 == (* src = "./core/rs_alu.v:348.13-348.31" *) prtag;
  assign \__MUX_ternary/core/rs_aluv3492920__WIRE_eq/core/rs_aluv3492919_Y  = spectag_3 == (* src = "./core/rs_alu.v:349.13-349.31" *) prtag;
  assign \__MUX_ternary/core/rs_aluv3502918__WIRE_eq/core/rs_aluv3502917_Y  = spectag_2 == (* src = "./core/rs_alu.v:350.13-350.31" *) prtag;
  assign \__MUX_ternary/core/rs_aluv3512916__WIRE_eq/core/rs_aluv3512915_Y  = spectag_1 == (* src = "./core/rs_alu.v:351.13-351.31" *) prtag;
  assign \__MUX_ternary/core/rs_aluv3522914__WIRE_eq/core/rs_aluv3522913_Y  = spectag_0 == (* src = "./core/rs_alu.v:352.13-352.31" *) prtag;
  assign _031_ = ! (* src = "./core/rs_alu.v:459.19-459.30" *) waddr1;
  assign _032_ = ! (* src = "./core/rs_alu.v:459.45-459.56" *) waddr2;
  assign _033_ = waddr1 == (* src = "./core/rs_alu.v:504.19-504.30" *) 3'h1;
  assign _034_ = waddr2 == (* src = "./core/rs_alu.v:504.45-504.56" *) 3'h1;
  assign _035_ = waddr1 == (* src = "./core/rs_alu.v:549.19-549.30" *) 3'h2;
  assign _036_ = waddr2 == (* src = "./core/rs_alu.v:549.45-549.56" *) 3'h2;
  assign _037_ = waddr1 == (* src = "./core/rs_alu.v:594.19-594.30" *) 3'h3;
  assign _038_ = waddr2 == (* src = "./core/rs_alu.v:594.45-594.56" *) 3'h3;
  assign _039_ = waddr1 == (* src = "./core/rs_alu.v:639.19-639.30" *) 3'h4;
  assign _040_ = waddr2 == (* src = "./core/rs_alu.v:639.45-639.56" *) 3'h4;
  assign _041_ = waddr1 == (* src = "./core/rs_alu.v:684.19-684.30" *) 3'h5;
  assign _042_ = waddr2 == (* src = "./core/rs_alu.v:684.45-684.56" *) 3'h5;
  assign _043_ = waddr1 == (* src = "./core/rs_alu.v:729.19-729.30" *) 3'h6;
  assign _044_ = waddr2 == (* src = "./core/rs_alu.v:729.45-729.56" *) 3'h6;
  assign _045_ = waddr1 == (* src = "./core/rs_alu.v:774.19-774.30" *) 3'h7;
  assign _046_ = waddr2 == (* src = "./core/rs_alu.v:774.45-774.56" *) 3'h7;
  assign \__MUX_ternary/core/rs_aluv8033500__WIRE_eq/core/rs_aluv8033487_Y  = ! (* src = "./core/rs_alu.v:875.22-875.36" *) issueaddr;
  assign \__MUX_ternary/core/rs_aluv8043499__WIRE_eq/core/rs_aluv8043488_Y  = issueaddr == (* src = "./core/rs_alu.v:876.8-876.22" *) 3'h1;
  assign \__MUX_ternary/core/rs_aluv8053498__WIRE_eq/core/rs_aluv8053489_Y  = issueaddr == (* src = "./core/rs_alu.v:877.8-877.22" *) 3'h2;
  assign \__MUX_ternary/core/rs_aluv8063497__WIRE_eq/core/rs_aluv8063490_Y  = issueaddr == (* src = "./core/rs_alu.v:878.8-878.22" *) 3'h3;
  assign \__MUX_ternary/core/rs_aluv8073496__WIRE_eq/core/rs_aluv8073491_Y  = issueaddr == (* src = "./core/rs_alu.v:879.8-879.22" *) 3'h4;
  assign \__MUX_ternary/core/rs_aluv8083495__WIRE_eq/core/rs_aluv8083492_Y  = issueaddr == (* src = "./core/rs_alu.v:880.8-880.22" *) 3'h5;
  assign \__MUX_ternary/core/rs_aluv8093494__WIRE_eq/core/rs_aluv8093493_Y  = issueaddr == (* src = "./core/rs_alu.v:881.8-881.22" *) 3'h6;
  assign \__MUX_ternary/core/rs_aluv4473161__WIRE_logic_and/core/rs_aluv4473160_Y  = we1 && (* src = "./core/rs_alu.v:459.11-459.31" *) _031_;
  assign _047_ = we2 && (* src = "./core/rs_alu.v:459.37-459.57" *) _032_;
  assign \__MUX_ternary/core/rs_aluv4923202__WIRE_logic_and/core/rs_aluv4923201_Y  = we1 && (* src = "./core/rs_alu.v:504.11-504.31" *) _033_;
  assign _048_ = we2 && (* src = "./core/rs_alu.v:504.37-504.57" *) _034_;
  assign \__MUX_ternary/core/rs_aluv5373243__WIRE_logic_and/core/rs_aluv5373242_Y  = we1 && (* src = "./core/rs_alu.v:549.11-549.31" *) _035_;
  assign _049_ = we2 && (* src = "./core/rs_alu.v:549.37-549.57" *) _036_;
  assign \__MUX_ternary/core/rs_aluv5823284__WIRE_logic_and/core/rs_aluv5823283_Y  = we1 && (* src = "./core/rs_alu.v:594.11-594.31" *) _037_;
  assign _050_ = we2 && (* src = "./core/rs_alu.v:594.37-594.57" *) _038_;
  assign \__MUX_ternary/core/rs_aluv6273325__WIRE_logic_and/core/rs_aluv6273324_Y  = we1 && (* src = "./core/rs_alu.v:639.11-639.31" *) _039_;
  assign _051_ = we2 && (* src = "./core/rs_alu.v:639.37-639.57" *) _040_;
  assign \__MUX_ternary/core/rs_aluv6723366__WIRE_logic_and/core/rs_aluv6723365_Y  = we1 && (* src = "./core/rs_alu.v:684.11-684.31" *) _041_;
  assign _052_ = we2 && (* src = "./core/rs_alu.v:684.37-684.57" *) _042_;
  assign \__MUX_ternary/core/rs_aluv7173407__WIRE_logic_and/core/rs_aluv7173406_Y  = we1 && (* src = "./core/rs_alu.v:729.11-729.31" *) _043_;
  assign _053_ = we2 && (* src = "./core/rs_alu.v:729.37-729.57" *) _044_;
  assign \__MUX_ternary/core/rs_aluv7623448__WIRE_logic_and/core/rs_aluv7623447_Y  = we1 && (* src = "./core/rs_alu.v:774.11-774.31" *) _045_;
  assign _054_ = we2 && (* src = "./core/rs_alu.v:774.37-774.57" *) _046_;
  assign _055_ = \__MUX_ternary/core/rs_aluv4473161__WIRE_logic_and/core/rs_aluv4473160_Y  || (* src = "./core/rs_alu.v:459.10-459.58" *) _047_;
  assign _056_ = \__MUX_ternary/core/rs_aluv4923202__WIRE_logic_and/core/rs_aluv4923201_Y  || (* src = "./core/rs_alu.v:504.10-504.58" *) _048_;
  assign _057_ = \__MUX_ternary/core/rs_aluv5373243__WIRE_logic_and/core/rs_aluv5373242_Y  || (* src = "./core/rs_alu.v:549.10-549.58" *) _049_;
  assign _058_ = \__MUX_ternary/core/rs_aluv5823284__WIRE_logic_and/core/rs_aluv5823283_Y  || (* src = "./core/rs_alu.v:594.10-594.58" *) _050_;
  assign _059_ = \__MUX_ternary/core/rs_aluv6273325__WIRE_logic_and/core/rs_aluv6273324_Y  || (* src = "./core/rs_alu.v:639.10-639.58" *) _051_;
  assign _060_ = \__MUX_ternary/core/rs_aluv6723366__WIRE_logic_and/core/rs_aluv6723365_Y  || (* src = "./core/rs_alu.v:684.10-684.58" *) _052_;
  assign _061_ = \__MUX_ternary/core/rs_aluv7173407__WIRE_logic_and/core/rs_aluv7173406_Y  || (* src = "./core/rs_alu.v:729.10-729.58" *) _053_;
  assign _062_ = \__MUX_ternary/core/rs_aluv7623448__WIRE_logic_and/core/rs_aluv7623447_Y  || (* src = "./core/rs_alu.v:774.10-774.58" *) _054_;
  assign _063_ = - (* src = "./core/rs_alu.v:0.0-0.0" *) $signed({ 29'h00000000, waddr1 });
  assign _064_ = - (* src = "./core/rs_alu.v:0.0-0.0" *) $signed({ 29'h00000000, waddr2 });
  assign _065_ = - (* src = "./core/rs_alu.v:0.0-0.0" *) $signed({ 29'h00000000, issueaddr });
  assign _066_ = ~ (* src = "./core/rs_alu.v:0.0-0.0" *) _089_;
  assign _067_ = ~ (* src = "./core/rs_alu.v:0.0-0.0" *) _090_;
  assign _068_ = ~ (* src = "./core/rs_alu.v:0.0-0.0" *) _091_;
  assign histvect[63] = ~ (* src = "./core/rs_alu.v:375.10-375.18" *) ready_7;
  assign histvect[55] = ~ (* src = "./core/rs_alu.v:376.10-376.18" *) ready_6;
  assign histvect[47] = ~ (* src = "./core/rs_alu.v:377.10-377.18" *) ready_5;
  assign histvect[39] = ~ (* src = "./core/rs_alu.v:378.10-378.18" *) ready_4;
  assign histvect[31] = ~ (* src = "./core/rs_alu.v:379.10-379.18" *) ready_3;
  assign histvect[23] = ~ (* src = "./core/rs_alu.v:380.10-380.18" *) ready_2;
  assign histvect[15] = ~ (* src = "./core/rs_alu.v:381.10-381.18" *) ready_1;
  assign histvect[7] = ~ (* src = "./core/rs_alu.v:382.10-382.18" *) ready_0;
  assign _069_ = _012_ | (* src = "./core/rs_alu.v:0.0-0.0" *) _089_;
  assign _070_ = _013_ | (* src = "./core/rs_alu.v:0.0-0.0" *) _090_;
  assign _071_ = _014_ | (* src = "./core/rs_alu.v:0.0-0.0" *) _092_;
  assign _072_ = _015_ | (* src = "./core/rs_alu.v:0.0-0.0" *) _089_;
  assign _073_ = _016_ | (* src = "./core/rs_alu.v:0.0-0.0" *) _093_;
  assign _074_ = _017_ | (* src = "./core/rs_alu.v:0.0-0.0" *) _090_;
  assign _075_ = _018_ | (* src = "./core/rs_alu.v:0.0-0.0" *) _094_;
  assign _076_ = _019_ | (* src = "./core/rs_alu.v:0.0-0.0" *) _092_;
  assign _077_ = _099_ | (* src = "./core/rs_alu.v:389.14-390.38" *) _100_;
  assign _011_ = clearbusy ? (* full_case = 32'd1 *) (* src = "./core/rs_alu.v:436.10-436.19|./core/rs_alu.v:436.6-438.9" *) _076_ : _010_;
  assign _009_ = we2 ? (* full_case = 32'd1 *) (* src = "./core/rs_alu.v:432.10-432.13|./core/rs_alu.v:432.6-435.9" *) _075_ : _007_;
  assign _078_ = we2 ? (* full_case = 32'd1 *) (* src = "./core/rs_alu.v:432.10-432.13|./core/rs_alu.v:432.6-435.9" *) _074_ : _008_;
  assign _079_ = prsuccess ? (* full_case = 32'd1 *) (* src = "./core/rs_alu.v:409.16-409.25|./core/rs_alu.v:409.12-439.6" *) 8'hxx : _078_;
  assign _080_ = prmiss ? (* full_case = 32'd1 *) (* src = "./core/rs_alu.v:406.7-406.13|./core/rs_alu.v:406.3-439.6" *) 8'hxx : _079_;
  assign _010_ = reset ? (* full_case = 32'd1 *) (* src = "./core/rs_alu.v:402.11-402.16|./core/rs_alu.v:402.7-440.10" *) 8'hxx : _080_;
  assign _081_ = we1 ? (* full_case = 32'd1 *) (* src = "./core/rs_alu.v:428.10-428.13|./core/rs_alu.v:428.6-431.9" *) _073_ : specbitvec;
  assign _082_ = prsuccess ? (* full_case = 32'd1 *) (* src = "./core/rs_alu.v:409.16-409.25|./core/rs_alu.v:409.12-439.6" *) 8'hxx : _081_;
  assign _083_ = prmiss ? (* full_case = 32'd1 *) (* src = "./core/rs_alu.v:406.7-406.13|./core/rs_alu.v:406.3-439.6" *) 8'hxx : _082_;
  assign _007_ = reset ? (* full_case = 32'd1 *) (* src = "./core/rs_alu.v:402.11-402.16|./core/rs_alu.v:402.7-440.10" *) 8'hxx : _083_;
  assign _084_ = we1 ? (* full_case = 32'd1 *) (* src = "./core/rs_alu.v:428.10-428.13|./core/rs_alu.v:428.6-431.9" *) _072_ : busyvec;
  assign _085_ = prsuccess ? (* full_case = 32'd1 *) (* src = "./core/rs_alu.v:409.16-409.25|./core/rs_alu.v:409.12-439.6" *) 8'hxx : _084_;
  assign _086_ = prmiss ? (* full_case = 32'd1 *) (* src = "./core/rs_alu.v:406.7-406.13|./core/rs_alu.v:406.3-439.6" *) 8'hxx : _085_;
  assign _008_ = reset ? (* full_case = 32'd1 *) (* src = "./core/rs_alu.v:402.11-402.16|./core/rs_alu.v:402.7-440.10" *) 8'hxx : _086_;
  assign _005_ = clearbusy ? (* full_case = 32'd1 *) (* src = "./core/rs_alu.v:424.10-424.19|./core/rs_alu.v:424.6-426.9" *) _071_ : 8'hxx;
  assign _002_ = prsuccess ? (* full_case = 32'd1 *) (* src = "./core/rs_alu.v:409.16-409.25|./core/rs_alu.v:409.12-439.6" *) _005_ : _011_;
  assign _004_ = prsuccess ? (* full_case = 32'd1 *) (* src = "./core/rs_alu.v:409.16-409.25|./core/rs_alu.v:409.12-439.6" *) specbitvec_next : _009_;
  assign _000_ = prmiss ? (* full_case = 32'd1 *) (* src = "./core/rs_alu.v:406.7-406.13|./core/rs_alu.v:406.3-439.6" *) _028_ : _002_;
  assign _006_ = we2 ? (* full_case = 32'd1 *) (* src = "./core/rs_alu.v:395.7-395.10|./core/rs_alu.v:395.3-397.6" *) _070_ : _003_;
  assign _087_ = we1 ? (* full_case = 32'd1 *) (* src = "./core/rs_alu.v:392.7-392.10|./core/rs_alu.v:392.3-394.6" *) _069_ : sortbit;
  assign _088_ = nextrrfcyc ? (* full_case = 32'd1 *) (* src = "./core/rs_alu.v:388.20-388.30|./core/rs_alu.v:388.16-398.10" *) 8'hxx : _087_;
  assign _003_ = reset ? (* full_case = 32'd1 *) (* src = "./core/rs_alu.v:386.11-386.16|./core/rs_alu.v:386.7-398.10" *) 8'hxx : _088_;
  assign _001_ = nextrrfcyc ? (* full_case = 32'd1 *) (* src = "./core/rs_alu.v:388.20-388.30|./core/rs_alu.v:388.16-398.10" *) _077_ : _006_;
  assign _089_ = $signed(_063_) < 0 ? 1'h1 << - _063_ : 1'h1 >> _063_;
  assign _093_ = $signed(_063_) < 0 ? wspecbit_1 << - _063_ : wspecbit_1 >> _063_;
  assign _090_ = $signed(_064_) < 0 ? 1'h1 << - _064_ : 1'h1 >> _064_;
  assign _094_ = $signed(_064_) < 0 ? wspecbit_2 << - _064_ : wspecbit_2 >> _064_;
  assign _091_ = $signed(_065_) < 0 ? 1'h1 << - _065_ : 1'h1 >> _065_;
  assign _092_ = $signed(_065_) < 0 ? 1'h0 << - _065_ : 1'h0 >> _065_;
  wire [7:0] _584_ = specbitvec_next;
  assign _095_ = _584_[issueaddr +: 1];
  wire [7:0] _585_ = specbitvec;
  assign _096_ = _585_[issueaddr +: 1];
  assign _097_ = 8'h01 << (* src = "./core/rs_alu.v:389.22-389.36" *) waddr1;
  assign _098_ = 8'h01 << (* src = "./core/rs_alu.v:390.15-390.29" *) waddr2;
  assign inv_vector[7] = \__MUX_ternary/core/rs_aluv3352912__WIRE_eq/core/rs_aluv3352911_Y  ? (* src = "./core/rs_alu.v:335.12-335.55" *) 1'h1 : 1'h0;
  assign inv_vector[6] = \__MUX_ternary/core/rs_aluv3362909__WIRE_eq/core/rs_aluv3362908_Y  ? (* src = "./core/rs_alu.v:336.12-336.55" *) 1'h1 : 1'h0;
  assign inv_vector[5] = \__MUX_ternary/core/rs_aluv3372906__WIRE_eq/core/rs_aluv3372905_Y  ? (* src = "./core/rs_alu.v:337.12-337.55" *) 1'h1 : 1'h0;
  assign inv_vector[4] = \__MUX_ternary/core/rs_aluv3382903__WIRE_eq/core/rs_aluv3382902_Y  ? (* src = "./core/rs_alu.v:338.12-338.55" *) 1'h1 : 1'h0;
  assign inv_vector[3] = \__MUX_ternary/core/rs_aluv3392900__WIRE_eq/core/rs_aluv3392899_Y  ? (* src = "./core/rs_alu.v:339.12-339.55" *) 1'h1 : 1'h0;
  assign inv_vector[2] = \__MUX_ternary/core/rs_aluv3402897__WIRE_eq/core/rs_aluv3402896_Y  ? (* src = "./core/rs_alu.v:340.12-340.55" *) 1'h1 : 1'h0;
  assign inv_vector[1] = \__MUX_ternary/core/rs_aluv3412894__WIRE_eq/core/rs_aluv3412893_Y  ? (* src = "./core/rs_alu.v:341.12-341.55" *) 1'h1 : 1'h0;
  assign inv_vector[0] = \__MUX_ternary/core/rs_aluv3422891__WIRE_eq/core/rs_aluv3422890_Y  ? (* src = "./core/rs_alu.v:342.12-342.55" *) 1'h1 : 1'h0;
  assign inv_vector_spec[7] = \__MUX_ternary/core/rs_aluv3452928__WIRE_eq/core/rs_aluv3452927_Y  ? (* src = "./core/rs_alu.v:345.12-345.46" *) 1'h0 : 1'h1;
  assign inv_vector_spec[6] = \__MUX_ternary/core/rs_aluv3462926__WIRE_eq/core/rs_aluv3462925_Y  ? (* src = "./core/rs_alu.v:346.12-346.46" *) 1'h0 : 1'h1;
  assign inv_vector_spec[5] = \__MUX_ternary/core/rs_aluv3472924__WIRE_eq/core/rs_aluv3472923_Y  ? (* src = "./core/rs_alu.v:347.12-347.46" *) 1'h0 : 1'h1;
  assign inv_vector_spec[4] = \__MUX_ternary/core/rs_aluv3482922__WIRE_eq/core/rs_aluv3482921_Y  ? (* src = "./core/rs_alu.v:348.12-348.46" *) 1'h0 : 1'h1;
  assign inv_vector_spec[3] = \__MUX_ternary/core/rs_aluv3492920__WIRE_eq/core/rs_aluv3492919_Y  ? (* src = "./core/rs_alu.v:349.12-349.46" *) 1'h0 : 1'h1;
  assign inv_vector_spec[2] = \__MUX_ternary/core/rs_aluv3502918__WIRE_eq/core/rs_aluv3502917_Y  ? (* src = "./core/rs_alu.v:350.12-350.46" *) 1'h0 : 1'h1;
  assign inv_vector_spec[1] = \__MUX_ternary/core/rs_aluv3512916__WIRE_eq/core/rs_aluv3512915_Y  ? (* src = "./core/rs_alu.v:351.12-351.46" *) 1'h0 : 1'h1;
  assign inv_vector_spec[0] = \__MUX_ternary/core/rs_aluv3522914__WIRE_eq/core/rs_aluv3522913_Y  ? (* src = "./core/rs_alu.v:352.12-352.46" *) 1'h0 : 1'h1;
  assign specbit = prsuccess ? (* src = "./core/rs_alu.v:360.21-361.57" *) _095_ : _096_;
  assign _099_ = we1 ? (* src = "./core/rs_alu.v:389.15-389.44" *) _097_ : 8'h00;
  assign _100_ = we2 ? (* src = "./core/rs_alu.v:390.8-390.37" *) _098_ : 8'h00;
  assign _101_ = \__MUX_ternary/core/rs_aluv4473161__WIRE_logic_and/core/rs_aluv4473160_Y  ? (* src = "./core/rs_alu.v:447.11-447.49" *) wpc_1 : wpc_2;
  assign _102_ = \__MUX_ternary/core/rs_aluv4473161__WIRE_logic_and/core/rs_aluv4473160_Y  ? (* src = "./core/rs_alu.v:448.13-448.55" *) wsrc1_1 : wsrc1_2;
  assign _103_ = \__MUX_ternary/core/rs_aluv4473161__WIRE_logic_and/core/rs_aluv4473160_Y  ? (* src = "./core/rs_alu.v:449.13-449.55" *) wsrc2_1 : wsrc2_2;
  assign _104_ = \__MUX_ternary/core/rs_aluv4473161__WIRE_logic_and/core/rs_aluv4473160_Y  ? (* src = "./core/rs_alu.v:450.15-450.61" *) wvalid1_1 : wvalid1_2;
  assign _105_ = \__MUX_ternary/core/rs_aluv4473161__WIRE_logic_and/core/rs_aluv4473160_Y  ? (* src = "./core/rs_alu.v:451.15-451.61" *) wvalid2_1 : wvalid2_2;
  assign _106_ = \__MUX_ternary/core/rs_aluv4473161__WIRE_logic_and/core/rs_aluv4473160_Y  ? (* src = "./core/rs_alu.v:452.12-452.52" *) wimm_1 : wimm_2;
  assign _107_ = \__MUX_ternary/core/rs_aluv4473161__WIRE_logic_and/core/rs_aluv4473160_Y  ? (* src = "./core/rs_alu.v:453.15-453.61" *) wrrftag_1 : wrrftag_2;
  assign _108_ = \__MUX_ternary/core/rs_aluv4473161__WIRE_logic_and/core/rs_aluv4473160_Y  ? (* src = "./core/rs_alu.v:454.15-454.61" *) wdstval_1 : wdstval_2;
  assign _109_ = \__MUX_ternary/core/rs_aluv4473161__WIRE_logic_and/core/rs_aluv4473160_Y  ? (* src = "./core/rs_alu.v:455.14-455.58" *) wsrc_a_1 : wsrc_a_2;
  assign _110_ = \__MUX_ternary/core/rs_aluv4473161__WIRE_logic_and/core/rs_aluv4473160_Y  ? (* src = "./core/rs_alu.v:456.14-456.58" *) wsrc_b_1 : wsrc_b_2;
  assign _111_ = \__MUX_ternary/core/rs_aluv4473161__WIRE_logic_and/core/rs_aluv4473160_Y  ? (* src = "./core/rs_alu.v:457.15-457.61" *) walu_op_1 : walu_op_2;
  assign _112_ = \__MUX_ternary/core/rs_aluv4473161__WIRE_logic_and/core/rs_aluv4473160_Y  ? (* src = "./core/rs_alu.v:458.16-458.64" *) wspectag_1 : wspectag_2;
  assign _113_ = \__MUX_ternary/core/rs_aluv4923202__WIRE_logic_and/core/rs_aluv4923201_Y  ? (* src = "./core/rs_alu.v:492.11-492.49" *) wpc_1 : wpc_2;
  assign _114_ = \__MUX_ternary/core/rs_aluv4923202__WIRE_logic_and/core/rs_aluv4923201_Y  ? (* src = "./core/rs_alu.v:493.13-493.55" *) wsrc1_1 : wsrc1_2;
  assign _115_ = \__MUX_ternary/core/rs_aluv4923202__WIRE_logic_and/core/rs_aluv4923201_Y  ? (* src = "./core/rs_alu.v:494.13-494.55" *) wsrc2_1 : wsrc2_2;
  assign _116_ = \__MUX_ternary/core/rs_aluv4923202__WIRE_logic_and/core/rs_aluv4923201_Y  ? (* src = "./core/rs_alu.v:495.15-495.61" *) wvalid1_1 : wvalid1_2;
  assign _117_ = \__MUX_ternary/core/rs_aluv4923202__WIRE_logic_and/core/rs_aluv4923201_Y  ? (* src = "./core/rs_alu.v:496.15-496.61" *) wvalid2_1 : wvalid2_2;
  assign _118_ = \__MUX_ternary/core/rs_aluv4923202__WIRE_logic_and/core/rs_aluv4923201_Y  ? (* src = "./core/rs_alu.v:497.12-497.52" *) wimm_1 : wimm_2;
  assign _119_ = \__MUX_ternary/core/rs_aluv4923202__WIRE_logic_and/core/rs_aluv4923201_Y  ? (* src = "./core/rs_alu.v:498.15-498.61" *) wrrftag_1 : wrrftag_2;
  assign _120_ = \__MUX_ternary/core/rs_aluv4923202__WIRE_logic_and/core/rs_aluv4923201_Y  ? (* src = "./core/rs_alu.v:499.15-499.61" *) wdstval_1 : wdstval_2;
  assign _121_ = \__MUX_ternary/core/rs_aluv4923202__WIRE_logic_and/core/rs_aluv4923201_Y  ? (* src = "./core/rs_alu.v:500.14-500.58" *) wsrc_a_1 : wsrc_a_2;
  assign _122_ = \__MUX_ternary/core/rs_aluv4923202__WIRE_logic_and/core/rs_aluv4923201_Y  ? (* src = "./core/rs_alu.v:501.14-501.58" *) wsrc_b_1 : wsrc_b_2;
  assign _123_ = \__MUX_ternary/core/rs_aluv4923202__WIRE_logic_and/core/rs_aluv4923201_Y  ? (* src = "./core/rs_alu.v:502.15-502.61" *) walu_op_1 : walu_op_2;
  assign _124_ = \__MUX_ternary/core/rs_aluv4923202__WIRE_logic_and/core/rs_aluv4923201_Y  ? (* src = "./core/rs_alu.v:503.16-503.64" *) wspectag_1 : wspectag_2;
  assign _125_ = \__MUX_ternary/core/rs_aluv5373243__WIRE_logic_and/core/rs_aluv5373242_Y  ? (* src = "./core/rs_alu.v:537.11-537.49" *) wpc_1 : wpc_2;
  assign _126_ = \__MUX_ternary/core/rs_aluv5373243__WIRE_logic_and/core/rs_aluv5373242_Y  ? (* src = "./core/rs_alu.v:538.13-538.55" *) wsrc1_1 : wsrc1_2;
  assign _127_ = \__MUX_ternary/core/rs_aluv5373243__WIRE_logic_and/core/rs_aluv5373242_Y  ? (* src = "./core/rs_alu.v:539.13-539.55" *) wsrc2_1 : wsrc2_2;
  assign _128_ = \__MUX_ternary/core/rs_aluv5373243__WIRE_logic_and/core/rs_aluv5373242_Y  ? (* src = "./core/rs_alu.v:540.15-540.61" *) wvalid1_1 : wvalid1_2;
  assign _129_ = \__MUX_ternary/core/rs_aluv5373243__WIRE_logic_and/core/rs_aluv5373242_Y  ? (* src = "./core/rs_alu.v:541.15-541.61" *) wvalid2_1 : wvalid2_2;
  assign _130_ = \__MUX_ternary/core/rs_aluv5373243__WIRE_logic_and/core/rs_aluv5373242_Y  ? (* src = "./core/rs_alu.v:542.12-542.52" *) wimm_1 : wimm_2;
  assign _131_ = \__MUX_ternary/core/rs_aluv5373243__WIRE_logic_and/core/rs_aluv5373242_Y  ? (* src = "./core/rs_alu.v:543.15-543.61" *) wrrftag_1 : wrrftag_2;
  assign _132_ = \__MUX_ternary/core/rs_aluv5373243__WIRE_logic_and/core/rs_aluv5373242_Y  ? (* src = "./core/rs_alu.v:544.15-544.61" *) wdstval_1 : wdstval_2;
  assign _133_ = \__MUX_ternary/core/rs_aluv5373243__WIRE_logic_and/core/rs_aluv5373242_Y  ? (* src = "./core/rs_alu.v:545.14-545.58" *) wsrc_a_1 : wsrc_a_2;
  assign _134_ = \__MUX_ternary/core/rs_aluv5373243__WIRE_logic_and/core/rs_aluv5373242_Y  ? (* src = "./core/rs_alu.v:546.14-546.58" *) wsrc_b_1 : wsrc_b_2;
  assign _135_ = \__MUX_ternary/core/rs_aluv5373243__WIRE_logic_and/core/rs_aluv5373242_Y  ? (* src = "./core/rs_alu.v:547.15-547.61" *) walu_op_1 : walu_op_2;
  assign _136_ = \__MUX_ternary/core/rs_aluv5373243__WIRE_logic_and/core/rs_aluv5373242_Y  ? (* src = "./core/rs_alu.v:548.16-548.64" *) wspectag_1 : wspectag_2;
  assign _137_ = \__MUX_ternary/core/rs_aluv5823284__WIRE_logic_and/core/rs_aluv5823283_Y  ? (* src = "./core/rs_alu.v:582.11-582.49" *) wpc_1 : wpc_2;
  assign _138_ = \__MUX_ternary/core/rs_aluv5823284__WIRE_logic_and/core/rs_aluv5823283_Y  ? (* src = "./core/rs_alu.v:583.13-583.55" *) wsrc1_1 : wsrc1_2;
  assign _139_ = \__MUX_ternary/core/rs_aluv5823284__WIRE_logic_and/core/rs_aluv5823283_Y  ? (* src = "./core/rs_alu.v:584.13-584.55" *) wsrc2_1 : wsrc2_2;
  assign _140_ = \__MUX_ternary/core/rs_aluv5823284__WIRE_logic_and/core/rs_aluv5823283_Y  ? (* src = "./core/rs_alu.v:585.15-585.61" *) wvalid1_1 : wvalid1_2;
  assign _141_ = \__MUX_ternary/core/rs_aluv5823284__WIRE_logic_and/core/rs_aluv5823283_Y  ? (* src = "./core/rs_alu.v:586.15-586.61" *) wvalid2_1 : wvalid2_2;
  assign _142_ = \__MUX_ternary/core/rs_aluv5823284__WIRE_logic_and/core/rs_aluv5823283_Y  ? (* src = "./core/rs_alu.v:587.12-587.52" *) wimm_1 : wimm_2;
  assign _143_ = \__MUX_ternary/core/rs_aluv5823284__WIRE_logic_and/core/rs_aluv5823283_Y  ? (* src = "./core/rs_alu.v:588.15-588.61" *) wrrftag_1 : wrrftag_2;
  assign _144_ = \__MUX_ternary/core/rs_aluv5823284__WIRE_logic_and/core/rs_aluv5823283_Y  ? (* src = "./core/rs_alu.v:589.15-589.61" *) wdstval_1 : wdstval_2;
  assign _145_ = \__MUX_ternary/core/rs_aluv5823284__WIRE_logic_and/core/rs_aluv5823283_Y  ? (* src = "./core/rs_alu.v:590.14-590.58" *) wsrc_a_1 : wsrc_a_2;
  assign _146_ = \__MUX_ternary/core/rs_aluv5823284__WIRE_logic_and/core/rs_aluv5823283_Y  ? (* src = "./core/rs_alu.v:591.14-591.58" *) wsrc_b_1 : wsrc_b_2;
  assign _147_ = \__MUX_ternary/core/rs_aluv5823284__WIRE_logic_and/core/rs_aluv5823283_Y  ? (* src = "./core/rs_alu.v:592.15-592.61" *) walu_op_1 : walu_op_2;
  assign _148_ = \__MUX_ternary/core/rs_aluv5823284__WIRE_logic_and/core/rs_aluv5823283_Y  ? (* src = "./core/rs_alu.v:593.16-593.64" *) wspectag_1 : wspectag_2;
  assign _149_ = \__MUX_ternary/core/rs_aluv6273325__WIRE_logic_and/core/rs_aluv6273324_Y  ? (* src = "./core/rs_alu.v:627.11-627.49" *) wpc_1 : wpc_2;
  assign _150_ = \__MUX_ternary/core/rs_aluv6273325__WIRE_logic_and/core/rs_aluv6273324_Y  ? (* src = "./core/rs_alu.v:628.13-628.55" *) wsrc1_1 : wsrc1_2;
  assign _151_ = \__MUX_ternary/core/rs_aluv6273325__WIRE_logic_and/core/rs_aluv6273324_Y  ? (* src = "./core/rs_alu.v:629.13-629.55" *) wsrc2_1 : wsrc2_2;
  assign _152_ = \__MUX_ternary/core/rs_aluv6273325__WIRE_logic_and/core/rs_aluv6273324_Y  ? (* src = "./core/rs_alu.v:630.15-630.61" *) wvalid1_1 : wvalid1_2;
  assign _153_ = \__MUX_ternary/core/rs_aluv6273325__WIRE_logic_and/core/rs_aluv6273324_Y  ? (* src = "./core/rs_alu.v:631.15-631.61" *) wvalid2_1 : wvalid2_2;
  assign _154_ = \__MUX_ternary/core/rs_aluv6273325__WIRE_logic_and/core/rs_aluv6273324_Y  ? (* src = "./core/rs_alu.v:632.12-632.52" *) wimm_1 : wimm_2;
  assign _155_ = \__MUX_ternary/core/rs_aluv6273325__WIRE_logic_and/core/rs_aluv6273324_Y  ? (* src = "./core/rs_alu.v:633.15-633.61" *) wrrftag_1 : wrrftag_2;
  assign _156_ = \__MUX_ternary/core/rs_aluv6273325__WIRE_logic_and/core/rs_aluv6273324_Y  ? (* src = "./core/rs_alu.v:634.15-634.61" *) wdstval_1 : wdstval_2;
  assign _157_ = \__MUX_ternary/core/rs_aluv6273325__WIRE_logic_and/core/rs_aluv6273324_Y  ? (* src = "./core/rs_alu.v:635.14-635.58" *) wsrc_a_1 : wsrc_a_2;
  assign _158_ = \__MUX_ternary/core/rs_aluv6273325__WIRE_logic_and/core/rs_aluv6273324_Y  ? (* src = "./core/rs_alu.v:636.14-636.58" *) wsrc_b_1 : wsrc_b_2;
  assign _159_ = \__MUX_ternary/core/rs_aluv6273325__WIRE_logic_and/core/rs_aluv6273324_Y  ? (* src = "./core/rs_alu.v:637.15-637.61" *) walu_op_1 : walu_op_2;
  assign _160_ = \__MUX_ternary/core/rs_aluv6273325__WIRE_logic_and/core/rs_aluv6273324_Y  ? (* src = "./core/rs_alu.v:638.16-638.64" *) wspectag_1 : wspectag_2;
  assign _161_ = \__MUX_ternary/core/rs_aluv6723366__WIRE_logic_and/core/rs_aluv6723365_Y  ? (* src = "./core/rs_alu.v:672.11-672.49" *) wpc_1 : wpc_2;
  assign _162_ = \__MUX_ternary/core/rs_aluv6723366__WIRE_logic_and/core/rs_aluv6723365_Y  ? (* src = "./core/rs_alu.v:673.13-673.55" *) wsrc1_1 : wsrc1_2;
  assign _163_ = \__MUX_ternary/core/rs_aluv6723366__WIRE_logic_and/core/rs_aluv6723365_Y  ? (* src = "./core/rs_alu.v:674.13-674.55" *) wsrc2_1 : wsrc2_2;
  assign _164_ = \__MUX_ternary/core/rs_aluv6723366__WIRE_logic_and/core/rs_aluv6723365_Y  ? (* src = "./core/rs_alu.v:675.15-675.61" *) wvalid1_1 : wvalid1_2;
  assign _165_ = \__MUX_ternary/core/rs_aluv6723366__WIRE_logic_and/core/rs_aluv6723365_Y  ? (* src = "./core/rs_alu.v:676.15-676.61" *) wvalid2_1 : wvalid2_2;
  assign _166_ = \__MUX_ternary/core/rs_aluv6723366__WIRE_logic_and/core/rs_aluv6723365_Y  ? (* src = "./core/rs_alu.v:677.12-677.52" *) wimm_1 : wimm_2;
  assign _167_ = \__MUX_ternary/core/rs_aluv6723366__WIRE_logic_and/core/rs_aluv6723365_Y  ? (* src = "./core/rs_alu.v:678.15-678.61" *) wrrftag_1 : wrrftag_2;
  assign _168_ = \__MUX_ternary/core/rs_aluv6723366__WIRE_logic_and/core/rs_aluv6723365_Y  ? (* src = "./core/rs_alu.v:679.15-679.61" *) wdstval_1 : wdstval_2;
  assign _169_ = \__MUX_ternary/core/rs_aluv6723366__WIRE_logic_and/core/rs_aluv6723365_Y  ? (* src = "./core/rs_alu.v:680.14-680.58" *) wsrc_a_1 : wsrc_a_2;
  assign _170_ = \__MUX_ternary/core/rs_aluv6723366__WIRE_logic_and/core/rs_aluv6723365_Y  ? (* src = "./core/rs_alu.v:681.14-681.58" *) wsrc_b_1 : wsrc_b_2;
  assign _171_ = \__MUX_ternary/core/rs_aluv6723366__WIRE_logic_and/core/rs_aluv6723365_Y  ? (* src = "./core/rs_alu.v:682.15-682.61" *) walu_op_1 : walu_op_2;
  assign _172_ = \__MUX_ternary/core/rs_aluv6723366__WIRE_logic_and/core/rs_aluv6723365_Y  ? (* src = "./core/rs_alu.v:683.16-683.64" *) wspectag_1 : wspectag_2;
  assign _173_ = \__MUX_ternary/core/rs_aluv7173407__WIRE_logic_and/core/rs_aluv7173406_Y  ? (* src = "./core/rs_alu.v:717.11-717.49" *) wpc_1 : wpc_2;
  assign _174_ = \__MUX_ternary/core/rs_aluv7173407__WIRE_logic_and/core/rs_aluv7173406_Y  ? (* src = "./core/rs_alu.v:718.13-718.55" *) wsrc1_1 : wsrc1_2;
  assign _175_ = \__MUX_ternary/core/rs_aluv7173407__WIRE_logic_and/core/rs_aluv7173406_Y  ? (* src = "./core/rs_alu.v:719.13-719.55" *) wsrc2_1 : wsrc2_2;
  assign _176_ = \__MUX_ternary/core/rs_aluv7173407__WIRE_logic_and/core/rs_aluv7173406_Y  ? (* src = "./core/rs_alu.v:720.15-720.61" *) wvalid1_1 : wvalid1_2;
  assign _177_ = \__MUX_ternary/core/rs_aluv7173407__WIRE_logic_and/core/rs_aluv7173406_Y  ? (* src = "./core/rs_alu.v:721.15-721.61" *) wvalid2_1 : wvalid2_2;
  assign _178_ = \__MUX_ternary/core/rs_aluv7173407__WIRE_logic_and/core/rs_aluv7173406_Y  ? (* src = "./core/rs_alu.v:722.12-722.52" *) wimm_1 : wimm_2;
  assign _179_ = \__MUX_ternary/core/rs_aluv7173407__WIRE_logic_and/core/rs_aluv7173406_Y  ? (* src = "./core/rs_alu.v:723.15-723.61" *) wrrftag_1 : wrrftag_2;
  assign _180_ = \__MUX_ternary/core/rs_aluv7173407__WIRE_logic_and/core/rs_aluv7173406_Y  ? (* src = "./core/rs_alu.v:724.15-724.61" *) wdstval_1 : wdstval_2;
  assign _181_ = \__MUX_ternary/core/rs_aluv7173407__WIRE_logic_and/core/rs_aluv7173406_Y  ? (* src = "./core/rs_alu.v:725.14-725.58" *) wsrc_a_1 : wsrc_a_2;
  assign _182_ = \__MUX_ternary/core/rs_aluv7173407__WIRE_logic_and/core/rs_aluv7173406_Y  ? (* src = "./core/rs_alu.v:726.14-726.58" *) wsrc_b_1 : wsrc_b_2;
  assign _183_ = \__MUX_ternary/core/rs_aluv7173407__WIRE_logic_and/core/rs_aluv7173406_Y  ? (* src = "./core/rs_alu.v:727.15-727.61" *) walu_op_1 : walu_op_2;
  assign _184_ = \__MUX_ternary/core/rs_aluv7173407__WIRE_logic_and/core/rs_aluv7173406_Y  ? (* src = "./core/rs_alu.v:728.16-728.64" *) wspectag_1 : wspectag_2;
  assign _185_ = \__MUX_ternary/core/rs_aluv7623448__WIRE_logic_and/core/rs_aluv7623447_Y  ? (* src = "./core/rs_alu.v:762.11-762.49" *) wpc_1 : wpc_2;
  assign _186_ = \__MUX_ternary/core/rs_aluv7623448__WIRE_logic_and/core/rs_aluv7623447_Y  ? (* src = "./core/rs_alu.v:763.13-763.55" *) wsrc1_1 : wsrc1_2;
  assign _187_ = \__MUX_ternary/core/rs_aluv7623448__WIRE_logic_and/core/rs_aluv7623447_Y  ? (* src = "./core/rs_alu.v:764.13-764.55" *) wsrc2_1 : wsrc2_2;
  assign _188_ = \__MUX_ternary/core/rs_aluv7623448__WIRE_logic_and/core/rs_aluv7623447_Y  ? (* src = "./core/rs_alu.v:765.15-765.61" *) wvalid1_1 : wvalid1_2;
  assign _189_ = \__MUX_ternary/core/rs_aluv7623448__WIRE_logic_and/core/rs_aluv7623447_Y  ? (* src = "./core/rs_alu.v:766.15-766.61" *) wvalid2_1 : wvalid2_2;
  assign _190_ = \__MUX_ternary/core/rs_aluv7623448__WIRE_logic_and/core/rs_aluv7623447_Y  ? (* src = "./core/rs_alu.v:767.12-767.52" *) wimm_1 : wimm_2;
  assign _191_ = \__MUX_ternary/core/rs_aluv7623448__WIRE_logic_and/core/rs_aluv7623447_Y  ? (* src = "./core/rs_alu.v:768.15-768.61" *) wrrftag_1 : wrrftag_2;
  assign _192_ = \__MUX_ternary/core/rs_aluv7623448__WIRE_logic_and/core/rs_aluv7623447_Y  ? (* src = "./core/rs_alu.v:769.15-769.61" *) wdstval_1 : wdstval_2;
  assign _193_ = \__MUX_ternary/core/rs_aluv7623448__WIRE_logic_and/core/rs_aluv7623447_Y  ? (* src = "./core/rs_alu.v:770.14-770.58" *) wsrc_a_1 : wsrc_a_2;
  assign _194_ = \__MUX_ternary/core/rs_aluv7623448__WIRE_logic_and/core/rs_aluv7623447_Y  ? (* src = "./core/rs_alu.v:771.14-771.58" *) wsrc_b_1 : wsrc_b_2;
  assign _195_ = \__MUX_ternary/core/rs_aluv7623448__WIRE_logic_and/core/rs_aluv7623447_Y  ? (* src = "./core/rs_alu.v:772.15-772.61" *) walu_op_1 : walu_op_2;
  assign _196_ = \__MUX_ternary/core/rs_aluv7623448__WIRE_logic_and/core/rs_aluv7623447_Y  ? (* src = "./core/rs_alu.v:773.16-773.64" *) wspectag_1 : wspectag_2;
  assign ex_src1 = \__MUX_ternary/core/rs_aluv8033500__WIRE_eq/core/rs_aluv8033487_Y  ? (* src = "./core/rs_alu.v:803.21-809.47" *) ex_src1_0 : _197_;
  assign _197_ = \__MUX_ternary/core/rs_aluv8043499__WIRE_eq/core/rs_aluv8043488_Y  ? (* src = "./core/rs_alu.v:804.7-809.47" *) ex_src1_1 : _198_;
  assign _198_ = \__MUX_ternary/core/rs_aluv8053498__WIRE_eq/core/rs_aluv8053489_Y  ? (* src = "./core/rs_alu.v:805.7-809.47" *) ex_src1_2 : _199_;
  assign _199_ = \__MUX_ternary/core/rs_aluv8063497__WIRE_eq/core/rs_aluv8063490_Y  ? (* src = "./core/rs_alu.v:806.7-809.47" *) ex_src1_3 : _200_;
  assign _200_ = \__MUX_ternary/core/rs_aluv8073496__WIRE_eq/core/rs_aluv8073491_Y  ? (* src = "./core/rs_alu.v:807.7-809.47" *) ex_src1_4 : _201_;
  assign _201_ = \__MUX_ternary/core/rs_aluv8083495__WIRE_eq/core/rs_aluv8083492_Y  ? (* src = "./core/rs_alu.v:808.7-809.47" *) ex_src1_5 : _202_;
  assign _202_ = \__MUX_ternary/core/rs_aluv8093494__WIRE_eq/core/rs_aluv8093493_Y  ? (* src = "./core/rs_alu.v:809.7-809.47" *) ex_src1_6 : ex_src1_7;
  assign ex_src2 = \__MUX_ternary/core/rs_aluv8033500__WIRE_eq/core/rs_aluv8033487_Y  ? (* src = "./core/rs_alu.v:811.21-817.47" *) ex_src2_0 : _203_;
  assign _203_ = \__MUX_ternary/core/rs_aluv8043499__WIRE_eq/core/rs_aluv8043488_Y  ? (* src = "./core/rs_alu.v:812.7-817.47" *) ex_src2_1 : _204_;
  assign _204_ = \__MUX_ternary/core/rs_aluv8053498__WIRE_eq/core/rs_aluv8053489_Y  ? (* src = "./core/rs_alu.v:813.7-817.47" *) ex_src2_2 : _205_;
  assign _205_ = \__MUX_ternary/core/rs_aluv8063497__WIRE_eq/core/rs_aluv8063490_Y  ? (* src = "./core/rs_alu.v:814.7-817.47" *) ex_src2_3 : _206_;
  assign _206_ = \__MUX_ternary/core/rs_aluv8073496__WIRE_eq/core/rs_aluv8073491_Y  ? (* src = "./core/rs_alu.v:815.7-817.47" *) ex_src2_4 : _207_;
  assign _207_ = \__MUX_ternary/core/rs_aluv8083495__WIRE_eq/core/rs_aluv8083492_Y  ? (* src = "./core/rs_alu.v:816.7-817.47" *) ex_src2_5 : _208_;
  assign _208_ = \__MUX_ternary/core/rs_aluv8093494__WIRE_eq/core/rs_aluv8093493_Y  ? (* src = "./core/rs_alu.v:817.7-817.47" *) ex_src2_6 : ex_src2_7;
  assign pc = \__MUX_ternary/core/rs_aluv8033500__WIRE_eq/core/rs_aluv8033487_Y  ? (* src = "./core/rs_alu.v:819.16-825.39" *) pc_0 : _209_;
  assign _209_ = \__MUX_ternary/core/rs_aluv8043499__WIRE_eq/core/rs_aluv8043488_Y  ? (* src = "./core/rs_alu.v:820.9-825.39" *) pc_1 : _210_;
  assign _210_ = \__MUX_ternary/core/rs_aluv8053498__WIRE_eq/core/rs_aluv8053489_Y  ? (* src = "./core/rs_alu.v:821.9-825.39" *) pc_2 : _211_;
  assign _211_ = \__MUX_ternary/core/rs_aluv8063497__WIRE_eq/core/rs_aluv8063490_Y  ? (* src = "./core/rs_alu.v:822.9-825.39" *) pc_3 : _212_;
  assign _212_ = \__MUX_ternary/core/rs_aluv8073496__WIRE_eq/core/rs_aluv8073491_Y  ? (* src = "./core/rs_alu.v:823.9-825.39" *) pc_4 : _213_;
  assign _213_ = \__MUX_ternary/core/rs_aluv8083495__WIRE_eq/core/rs_aluv8083492_Y  ? (* src = "./core/rs_alu.v:824.9-825.39" *) pc_5 : _214_;
  assign _214_ = \__MUX_ternary/core/rs_aluv8093494__WIRE_eq/core/rs_aluv8093493_Y  ? (* src = "./core/rs_alu.v:825.9-825.39" *) pc_6 : pc_7;
  assign imm = \__MUX_ternary/core/rs_aluv8033500__WIRE_eq/core/rs_aluv8033487_Y  ? (* src = "./core/rs_alu.v:827.17-833.35" *) imm_0 : _215_;
  assign _215_ = \__MUX_ternary/core/rs_aluv8043499__WIRE_eq/core/rs_aluv8043488_Y  ? (* src = "./core/rs_alu.v:828.3-833.35" *) imm_1 : _216_;
  assign _216_ = \__MUX_ternary/core/rs_aluv8053498__WIRE_eq/core/rs_aluv8053489_Y  ? (* src = "./core/rs_alu.v:829.3-833.35" *) imm_2 : _217_;
  assign _217_ = \__MUX_ternary/core/rs_aluv8063497__WIRE_eq/core/rs_aluv8063490_Y  ? (* src = "./core/rs_alu.v:830.3-833.35" *) imm_3 : _218_;
  assign _218_ = \__MUX_ternary/core/rs_aluv8073496__WIRE_eq/core/rs_aluv8073491_Y  ? (* src = "./core/rs_alu.v:831.3-833.35" *) imm_4 : _219_;
  assign _219_ = \__MUX_ternary/core/rs_aluv8083495__WIRE_eq/core/rs_aluv8083492_Y  ? (* src = "./core/rs_alu.v:832.3-833.35" *) imm_5 : _220_;
  assign _220_ = \__MUX_ternary/core/rs_aluv8093494__WIRE_eq/core/rs_aluv8093493_Y  ? (* src = "./core/rs_alu.v:833.3-833.35" *) imm_6 : imm_7;
  assign rrftag = \__MUX_ternary/core/rs_aluv8033500__WIRE_eq/core/rs_aluv8033487_Y  ? (* src = "./core/rs_alu.v:835.20-841.44" *) rrftag_0 : _221_;
  assign _221_ = \__MUX_ternary/core/rs_aluv8043499__WIRE_eq/core/rs_aluv8043488_Y  ? (* src = "./core/rs_alu.v:836.6-841.44" *) rrftag_1 : _222_;
  assign _222_ = \__MUX_ternary/core/rs_aluv8053498__WIRE_eq/core/rs_aluv8053489_Y  ? (* src = "./core/rs_alu.v:837.6-841.44" *) rrftag_2 : _223_;
  assign _223_ = \__MUX_ternary/core/rs_aluv8063497__WIRE_eq/core/rs_aluv8063490_Y  ? (* src = "./core/rs_alu.v:838.6-841.44" *) rrftag_3 : _224_;
  assign _224_ = \__MUX_ternary/core/rs_aluv8073496__WIRE_eq/core/rs_aluv8073491_Y  ? (* src = "./core/rs_alu.v:839.6-841.44" *) rrftag_4 : _225_;
  assign _225_ = \__MUX_ternary/core/rs_aluv8083495__WIRE_eq/core/rs_aluv8083492_Y  ? (* src = "./core/rs_alu.v:840.6-841.44" *) rrftag_5 : _226_;
  assign _226_ = \__MUX_ternary/core/rs_aluv8093494__WIRE_eq/core/rs_aluv8093493_Y  ? (* src = "./core/rs_alu.v:841.6-841.44" *) rrftag_6 : rrftag_7;
  assign dstval = \__MUX_ternary/core/rs_aluv8033500__WIRE_eq/core/rs_aluv8033487_Y  ? (* src = "./core/rs_alu.v:843.20-849.44" *) dstval_0 : _227_;
  assign _227_ = \__MUX_ternary/core/rs_aluv8043499__WIRE_eq/core/rs_aluv8043488_Y  ? (* src = "./core/rs_alu.v:844.6-849.44" *) dstval_1 : _228_;
  assign _228_ = \__MUX_ternary/core/rs_aluv8053498__WIRE_eq/core/rs_aluv8053489_Y  ? (* src = "./core/rs_alu.v:845.6-849.44" *) dstval_2 : _229_;
  assign _229_ = \__MUX_ternary/core/rs_aluv8063497__WIRE_eq/core/rs_aluv8063490_Y  ? (* src = "./core/rs_alu.v:846.6-849.44" *) dstval_3 : _230_;
  assign _230_ = \__MUX_ternary/core/rs_aluv8073496__WIRE_eq/core/rs_aluv8073491_Y  ? (* src = "./core/rs_alu.v:847.6-849.44" *) dstval_4 : _231_;
  assign _231_ = \__MUX_ternary/core/rs_aluv8083495__WIRE_eq/core/rs_aluv8083492_Y  ? (* src = "./core/rs_alu.v:848.6-849.44" *) dstval_5 : _232_;
  assign _232_ = \__MUX_ternary/core/rs_aluv8093494__WIRE_eq/core/rs_aluv8093493_Y  ? (* src = "./core/rs_alu.v:849.6-849.44" *) dstval_6 : dstval_7;
  assign src_a = \__MUX_ternary/core/rs_aluv8033500__WIRE_eq/core/rs_aluv8033487_Y  ? (* src = "./core/rs_alu.v:851.19-857.41" *) src_a_0 : _233_;
  assign _233_ = \__MUX_ternary/core/rs_aluv8043499__WIRE_eq/core/rs_aluv8043488_Y  ? (* src = "./core/rs_alu.v:852.5-857.41" *) src_a_1 : _234_;
  assign _234_ = \__MUX_ternary/core/rs_aluv8053498__WIRE_eq/core/rs_aluv8053489_Y  ? (* src = "./core/rs_alu.v:853.5-857.41" *) src_a_2 : _235_;
  assign _235_ = \__MUX_ternary/core/rs_aluv8063497__WIRE_eq/core/rs_aluv8063490_Y  ? (* src = "./core/rs_alu.v:854.5-857.41" *) src_a_3 : _236_;
  assign _236_ = \__MUX_ternary/core/rs_aluv8073496__WIRE_eq/core/rs_aluv8073491_Y  ? (* src = "./core/rs_alu.v:855.5-857.41" *) src_a_4 : _237_;
  assign _237_ = \__MUX_ternary/core/rs_aluv8083495__WIRE_eq/core/rs_aluv8083492_Y  ? (* src = "./core/rs_alu.v:856.5-857.41" *) src_a_5 : _238_;
  assign _238_ = \__MUX_ternary/core/rs_aluv8093494__WIRE_eq/core/rs_aluv8093493_Y  ? (* src = "./core/rs_alu.v:857.5-857.41" *) src_a_6 : src_a_7;
  assign src_b = \__MUX_ternary/core/rs_aluv8033500__WIRE_eq/core/rs_aluv8033487_Y  ? (* src = "./core/rs_alu.v:859.19-865.41" *) src_b_0 : _239_;
  assign _239_ = \__MUX_ternary/core/rs_aluv8043499__WIRE_eq/core/rs_aluv8043488_Y  ? (* src = "./core/rs_alu.v:860.5-865.41" *) src_b_1 : _240_;
  assign _240_ = \__MUX_ternary/core/rs_aluv8053498__WIRE_eq/core/rs_aluv8053489_Y  ? (* src = "./core/rs_alu.v:861.5-865.41" *) src_b_2 : _241_;
  assign _241_ = \__MUX_ternary/core/rs_aluv8063497__WIRE_eq/core/rs_aluv8063490_Y  ? (* src = "./core/rs_alu.v:862.5-865.41" *) src_b_3 : _242_;
  assign _242_ = \__MUX_ternary/core/rs_aluv8073496__WIRE_eq/core/rs_aluv8073491_Y  ? (* src = "./core/rs_alu.v:863.5-865.41" *) src_b_4 : _243_;
  assign _243_ = \__MUX_ternary/core/rs_aluv8083495__WIRE_eq/core/rs_aluv8083492_Y  ? (* src = "./core/rs_alu.v:864.5-865.41" *) src_b_5 : _244_;
  assign _244_ = \__MUX_ternary/core/rs_aluv8093494__WIRE_eq/core/rs_aluv8093493_Y  ? (* src = "./core/rs_alu.v:865.5-865.41" *) src_b_6 : src_b_7;
  assign alu_op = \__MUX_ternary/core/rs_aluv8033500__WIRE_eq/core/rs_aluv8033487_Y  ? (* src = "./core/rs_alu.v:867.20-873.44" *) alu_op_0 : _245_;
  assign _245_ = \__MUX_ternary/core/rs_aluv8043499__WIRE_eq/core/rs_aluv8043488_Y  ? (* src = "./core/rs_alu.v:868.6-873.44" *) alu_op_1 : _246_;
  assign _246_ = \__MUX_ternary/core/rs_aluv8053498__WIRE_eq/core/rs_aluv8053489_Y  ? (* src = "./core/rs_alu.v:869.6-873.44" *) alu_op_2 : _247_;
  assign _247_ = \__MUX_ternary/core/rs_aluv8063497__WIRE_eq/core/rs_aluv8063490_Y  ? (* src = "./core/rs_alu.v:870.6-873.44" *) alu_op_3 : _248_;
  assign _248_ = \__MUX_ternary/core/rs_aluv8073496__WIRE_eq/core/rs_aluv8073491_Y  ? (* src = "./core/rs_alu.v:871.6-873.44" *) alu_op_4 : _249_;
  assign _249_ = \__MUX_ternary/core/rs_aluv8083495__WIRE_eq/core/rs_aluv8083492_Y  ? (* src = "./core/rs_alu.v:872.6-873.44" *) alu_op_5 : _250_;
  assign _250_ = \__MUX_ternary/core/rs_aluv8093494__WIRE_eq/core/rs_aluv8093493_Y  ? (* src = "./core/rs_alu.v:873.6-873.44" *) alu_op_6 : alu_op_7;
  assign spectag = \__MUX_ternary/core/rs_aluv8033500__WIRE_eq/core/rs_aluv8033487_Y  ? (* src = "./core/rs_alu.v:875.21-881.47" *) spectag_0 : _251_;
  assign _251_ = \__MUX_ternary/core/rs_aluv8043499__WIRE_eq/core/rs_aluv8043488_Y  ? (* src = "./core/rs_alu.v:876.7-881.47" *) spectag_1 : _252_;
  assign _252_ = \__MUX_ternary/core/rs_aluv8053498__WIRE_eq/core/rs_aluv8053489_Y  ? (* src = "./core/rs_alu.v:877.7-881.47" *) spectag_2 : _253_;
  assign _253_ = \__MUX_ternary/core/rs_aluv8063497__WIRE_eq/core/rs_aluv8063490_Y  ? (* src = "./core/rs_alu.v:878.7-881.47" *) spectag_3 : _254_;
  assign _254_ = \__MUX_ternary/core/rs_aluv8073496__WIRE_eq/core/rs_aluv8073491_Y  ? (* src = "./core/rs_alu.v:879.7-881.47" *) spectag_4 : _255_;
  assign _255_ = \__MUX_ternary/core/rs_aluv8083495__WIRE_eq/core/rs_aluv8083492_Y  ? (* src = "./core/rs_alu.v:880.7-881.47" *) spectag_5 : _256_;
  assign _256_ = \__MUX_ternary/core/rs_aluv8093494__WIRE_eq/core/rs_aluv8093493_Y  ? (* src = "./core/rs_alu.v:881.7-881.47" *) spectag_6 : spectag_7;
  (* module_not_derived = 32'd1 *)
  (* src = "./core/rs_alu.v:443.15-486.7" *)
  rs_alu_ent ent0 (
    .__MUX_procmux7955__WIRE_we(\rs_alu_ent-ent0___MUX_procmux7955__WIRE_we ),
    .\__MUX_ternary/core/rs_aluv647781__WIRE_and/core/rs_aluv647780_Y (\rs_alu_ent-ent0___MUX_ternary/core/rs_aluv647781__WIRE_and/core/rs_aluv647780_Y ),
    .\__MUX_ternary/core/rs_aluv667784__WIRE_and/core/rs_aluv667783_Y (\rs_alu_ent-ent0___MUX_ternary/core/rs_aluv667784__WIRE_and/core/rs_aluv667783_Y ),
    .alu_op(alu_op_0),
    .busy(busyvec[0]),
    .clk(clk),
    .dstval(dstval_0),
    .ex_src1(ex_src1_0),
    .ex_src2(ex_src2_0),
    .exdst1(exdst1),
    .exdst2(exdst2),
    .exdst3(exdst3),
    .exdst4(exdst4),
    .exdst5(exdst5),
    .exrslt1(exrslt1),
    .exrslt2(exrslt2),
    .exrslt3(exrslt3),
    .exrslt4(exrslt4),
    .exrslt5(exrslt5),
    .imm(imm_0),
    .kill_spec1(kill_spec1),
    .kill_spec2(kill_spec2),
    .kill_spec3(kill_spec3),
    .kill_spec4(kill_spec4),
    .kill_spec5(kill_spec5),
    .metaReset_rs_alu_ent(metaReset_rs_alu),
    .pc(pc_0),
    .ready(ready_0),
    .reset(reset),
    .rrftag(rrftag_0),
    .spectag(spectag_0),
    .src_a(src_a_0),
    .src_b(src_b_0),
    .\src_manager-srcmng1___MUX_ternary/core/src_managerv263678__WIRE_opr_rdy (\rs_alu_ent-ent0_src_manager-srcmng1___MUX_ternary/core/src_managerv263678__WIRE_opr_rdy ),
    .\src_manager-srcmng1___MUX_ternary/core/src_managerv273677__WIRE_and/core/src_managerv273660_Y (\rs_alu_ent-ent0_src_manager-srcmng1___MUX_ternary/core/src_managerv273677__WIRE_and/core/src_managerv273660_Y ),
    .\src_manager-srcmng1___MUX_ternary/core/src_managerv283676__WIRE_and/core/src_managerv283663_Y (\rs_alu_ent-ent0_src_manager-srcmng1___MUX_ternary/core/src_managerv283676__WIRE_and/core/src_managerv283663_Y ),
    .\src_manager-srcmng1___MUX_ternary/core/src_managerv293675__WIRE_and/core/src_managerv293666_Y (\rs_alu_ent-ent0_src_manager-srcmng1___MUX_ternary/core/src_managerv293675__WIRE_and/core/src_managerv293666_Y ),
    .\src_manager-srcmng1___MUX_ternary/core/src_managerv303674__WIRE_and/core/src_managerv303669_Y (\rs_alu_ent-ent0_src_manager-srcmng1___MUX_ternary/core/src_managerv303674__WIRE_and/core/src_managerv303669_Y ),
    .\src_manager-srcmng1___MUX_ternary/core/src_managerv313673__WIRE_and/core/src_managerv313672_Y (\rs_alu_ent-ent0_src_manager-srcmng1___MUX_ternary/core/src_managerv313673__WIRE_and/core/src_managerv313672_Y ),
    .\src_manager-srcmng2___MUX_ternary/core/src_managerv263678__WIRE_opr_rdy (\rs_alu_ent-ent0_src_manager-srcmng2___MUX_ternary/core/src_managerv263678__WIRE_opr_rdy ),
    .\src_manager-srcmng2___MUX_ternary/core/src_managerv273677__WIRE_and/core/src_managerv273660_Y (\rs_alu_ent-ent0_src_manager-srcmng2___MUX_ternary/core/src_managerv273677__WIRE_and/core/src_managerv273660_Y ),
    .\src_manager-srcmng2___MUX_ternary/core/src_managerv283676__WIRE_and/core/src_managerv283663_Y (\rs_alu_ent-ent0_src_manager-srcmng2___MUX_ternary/core/src_managerv283676__WIRE_and/core/src_managerv283663_Y ),
    .\src_manager-srcmng2___MUX_ternary/core/src_managerv293675__WIRE_and/core/src_managerv293666_Y (\rs_alu_ent-ent0_src_manager-srcmng2___MUX_ternary/core/src_managerv293675__WIRE_and/core/src_managerv293666_Y ),
    .\src_manager-srcmng2___MUX_ternary/core/src_managerv303674__WIRE_and/core/src_managerv303669_Y (\rs_alu_ent-ent0_src_manager-srcmng2___MUX_ternary/core/src_managerv303674__WIRE_and/core/src_managerv303669_Y ),
    .\src_manager-srcmng2___MUX_ternary/core/src_managerv313673__WIRE_and/core/src_managerv313672_Y (\rs_alu_ent-ent0_src_manager-srcmng2___MUX_ternary/core/src_managerv313673__WIRE_and/core/src_managerv313672_Y ),
    .walu_op(_111_),
    .wdstval(_108_),
    .we(_055_),
    .wimm(_106_),
    .wpc(_101_),
    .wrrftag(_107_),
    .wspectag(_112_),
    .wsrc1(_102_),
    .wsrc2(_103_),
    .wsrc_a(_109_),
    .wsrc_b(_110_),
    .wvalid1(_104_),
    .wvalid2(_105_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./core/rs_alu.v:488.15-531.7" *)
  rs_alu_ent ent1 (
    .__MUX_procmux7955__WIRE_we(\rs_alu_ent-ent1___MUX_procmux7955__WIRE_we ),
    .\__MUX_ternary/core/rs_aluv647781__WIRE_and/core/rs_aluv647780_Y (\rs_alu_ent-ent1___MUX_ternary/core/rs_aluv647781__WIRE_and/core/rs_aluv647780_Y ),
    .\__MUX_ternary/core/rs_aluv667784__WIRE_and/core/rs_aluv667783_Y (\rs_alu_ent-ent1___MUX_ternary/core/rs_aluv667784__WIRE_and/core/rs_aluv667783_Y ),
    .alu_op(alu_op_1),
    .busy(busyvec[1]),
    .clk(clk),
    .dstval(dstval_1),
    .ex_src1(ex_src1_1),
    .ex_src2(ex_src2_1),
    .exdst1(exdst1),
    .exdst2(exdst2),
    .exdst3(exdst3),
    .exdst4(exdst4),
    .exdst5(exdst5),
    .exrslt1(exrslt1),
    .exrslt2(exrslt2),
    .exrslt3(exrslt3),
    .exrslt4(exrslt4),
    .exrslt5(exrslt5),
    .imm(imm_1),
    .kill_spec1(kill_spec1),
    .kill_spec2(kill_spec2),
    .kill_spec3(kill_spec3),
    .kill_spec4(kill_spec4),
    .kill_spec5(kill_spec5),
    .metaReset_rs_alu_ent(metaReset_rs_alu),
    .pc(pc_1),
    .ready(ready_1),
    .reset(reset),
    .rrftag(rrftag_1),
    .spectag(spectag_1),
    .src_a(src_a_1),
    .src_b(src_b_1),
    .\src_manager-srcmng1___MUX_ternary/core/src_managerv263678__WIRE_opr_rdy (\rs_alu_ent-ent1_src_manager-srcmng1___MUX_ternary/core/src_managerv263678__WIRE_opr_rdy ),
    .\src_manager-srcmng1___MUX_ternary/core/src_managerv273677__WIRE_and/core/src_managerv273660_Y (\rs_alu_ent-ent1_src_manager-srcmng1___MUX_ternary/core/src_managerv273677__WIRE_and/core/src_managerv273660_Y ),
    .\src_manager-srcmng1___MUX_ternary/core/src_managerv283676__WIRE_and/core/src_managerv283663_Y (\rs_alu_ent-ent1_src_manager-srcmng1___MUX_ternary/core/src_managerv283676__WIRE_and/core/src_managerv283663_Y ),
    .\src_manager-srcmng1___MUX_ternary/core/src_managerv293675__WIRE_and/core/src_managerv293666_Y (\rs_alu_ent-ent1_src_manager-srcmng1___MUX_ternary/core/src_managerv293675__WIRE_and/core/src_managerv293666_Y ),
    .\src_manager-srcmng1___MUX_ternary/core/src_managerv303674__WIRE_and/core/src_managerv303669_Y (\rs_alu_ent-ent1_src_manager-srcmng1___MUX_ternary/core/src_managerv303674__WIRE_and/core/src_managerv303669_Y ),
    .\src_manager-srcmng1___MUX_ternary/core/src_managerv313673__WIRE_and/core/src_managerv313672_Y (\rs_alu_ent-ent1_src_manager-srcmng1___MUX_ternary/core/src_managerv313673__WIRE_and/core/src_managerv313672_Y ),
    .\src_manager-srcmng2___MUX_ternary/core/src_managerv263678__WIRE_opr_rdy (\rs_alu_ent-ent1_src_manager-srcmng2___MUX_ternary/core/src_managerv263678__WIRE_opr_rdy ),
    .\src_manager-srcmng2___MUX_ternary/core/src_managerv273677__WIRE_and/core/src_managerv273660_Y (\rs_alu_ent-ent1_src_manager-srcmng2___MUX_ternary/core/src_managerv273677__WIRE_and/core/src_managerv273660_Y ),
    .\src_manager-srcmng2___MUX_ternary/core/src_managerv283676__WIRE_and/core/src_managerv283663_Y (\rs_alu_ent-ent1_src_manager-srcmng2___MUX_ternary/core/src_managerv283676__WIRE_and/core/src_managerv283663_Y ),
    .\src_manager-srcmng2___MUX_ternary/core/src_managerv293675__WIRE_and/core/src_managerv293666_Y (\rs_alu_ent-ent1_src_manager-srcmng2___MUX_ternary/core/src_managerv293675__WIRE_and/core/src_managerv293666_Y ),
    .\src_manager-srcmng2___MUX_ternary/core/src_managerv303674__WIRE_and/core/src_managerv303669_Y (\rs_alu_ent-ent1_src_manager-srcmng2___MUX_ternary/core/src_managerv303674__WIRE_and/core/src_managerv303669_Y ),
    .\src_manager-srcmng2___MUX_ternary/core/src_managerv313673__WIRE_and/core/src_managerv313672_Y (\rs_alu_ent-ent1_src_manager-srcmng2___MUX_ternary/core/src_managerv313673__WIRE_and/core/src_managerv313672_Y ),
    .walu_op(_123_),
    .wdstval(_120_),
    .we(_056_),
    .wimm(_118_),
    .wpc(_113_),
    .wrrftag(_119_),
    .wspectag(_124_),
    .wsrc1(_114_),
    .wsrc2(_115_),
    .wsrc_a(_121_),
    .wsrc_b(_122_),
    .wvalid1(_116_),
    .wvalid2(_117_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./core/rs_alu.v:533.15-576.7" *)
  rs_alu_ent ent2 (
    .__MUX_procmux7955__WIRE_we(\rs_alu_ent-ent2___MUX_procmux7955__WIRE_we ),
    .\__MUX_ternary/core/rs_aluv647781__WIRE_and/core/rs_aluv647780_Y (\rs_alu_ent-ent2___MUX_ternary/core/rs_aluv647781__WIRE_and/core/rs_aluv647780_Y ),
    .\__MUX_ternary/core/rs_aluv667784__WIRE_and/core/rs_aluv667783_Y (\rs_alu_ent-ent2___MUX_ternary/core/rs_aluv667784__WIRE_and/core/rs_aluv667783_Y ),
    .alu_op(alu_op_2),
    .busy(busyvec[2]),
    .clk(clk),
    .dstval(dstval_2),
    .ex_src1(ex_src1_2),
    .ex_src2(ex_src2_2),
    .exdst1(exdst1),
    .exdst2(exdst2),
    .exdst3(exdst3),
    .exdst4(exdst4),
    .exdst5(exdst5),
    .exrslt1(exrslt1),
    .exrslt2(exrslt2),
    .exrslt3(exrslt3),
    .exrslt4(exrslt4),
    .exrslt5(exrslt5),
    .imm(imm_2),
    .kill_spec1(kill_spec1),
    .kill_spec2(kill_spec2),
    .kill_spec3(kill_spec3),
    .kill_spec4(kill_spec4),
    .kill_spec5(kill_spec5),
    .metaReset_rs_alu_ent(metaReset_rs_alu),
    .pc(pc_2),
    .ready(ready_2),
    .reset(reset),
    .rrftag(rrftag_2),
    .spectag(spectag_2),
    .src_a(src_a_2),
    .src_b(src_b_2),
    .\src_manager-srcmng1___MUX_ternary/core/src_managerv263678__WIRE_opr_rdy (\rs_alu_ent-ent2_src_manager-srcmng1___MUX_ternary/core/src_managerv263678__WIRE_opr_rdy ),
    .\src_manager-srcmng1___MUX_ternary/core/src_managerv273677__WIRE_and/core/src_managerv273660_Y (\rs_alu_ent-ent2_src_manager-srcmng1___MUX_ternary/core/src_managerv273677__WIRE_and/core/src_managerv273660_Y ),
    .\src_manager-srcmng1___MUX_ternary/core/src_managerv283676__WIRE_and/core/src_managerv283663_Y (\rs_alu_ent-ent2_src_manager-srcmng1___MUX_ternary/core/src_managerv283676__WIRE_and/core/src_managerv283663_Y ),
    .\src_manager-srcmng1___MUX_ternary/core/src_managerv293675__WIRE_and/core/src_managerv293666_Y (\rs_alu_ent-ent2_src_manager-srcmng1___MUX_ternary/core/src_managerv293675__WIRE_and/core/src_managerv293666_Y ),
    .\src_manager-srcmng1___MUX_ternary/core/src_managerv303674__WIRE_and/core/src_managerv303669_Y (\rs_alu_ent-ent2_src_manager-srcmng1___MUX_ternary/core/src_managerv303674__WIRE_and/core/src_managerv303669_Y ),
    .\src_manager-srcmng1___MUX_ternary/core/src_managerv313673__WIRE_and/core/src_managerv313672_Y (\rs_alu_ent-ent2_src_manager-srcmng1___MUX_ternary/core/src_managerv313673__WIRE_and/core/src_managerv313672_Y ),
    .\src_manager-srcmng2___MUX_ternary/core/src_managerv263678__WIRE_opr_rdy (\rs_alu_ent-ent2_src_manager-srcmng2___MUX_ternary/core/src_managerv263678__WIRE_opr_rdy ),
    .\src_manager-srcmng2___MUX_ternary/core/src_managerv273677__WIRE_and/core/src_managerv273660_Y (\rs_alu_ent-ent2_src_manager-srcmng2___MUX_ternary/core/src_managerv273677__WIRE_and/core/src_managerv273660_Y ),
    .\src_manager-srcmng2___MUX_ternary/core/src_managerv283676__WIRE_and/core/src_managerv283663_Y (\rs_alu_ent-ent2_src_manager-srcmng2___MUX_ternary/core/src_managerv283676__WIRE_and/core/src_managerv283663_Y ),
    .\src_manager-srcmng2___MUX_ternary/core/src_managerv293675__WIRE_and/core/src_managerv293666_Y (\rs_alu_ent-ent2_src_manager-srcmng2___MUX_ternary/core/src_managerv293675__WIRE_and/core/src_managerv293666_Y ),
    .\src_manager-srcmng2___MUX_ternary/core/src_managerv303674__WIRE_and/core/src_managerv303669_Y (\rs_alu_ent-ent2_src_manager-srcmng2___MUX_ternary/core/src_managerv303674__WIRE_and/core/src_managerv303669_Y ),
    .\src_manager-srcmng2___MUX_ternary/core/src_managerv313673__WIRE_and/core/src_managerv313672_Y (\rs_alu_ent-ent2_src_manager-srcmng2___MUX_ternary/core/src_managerv313673__WIRE_and/core/src_managerv313672_Y ),
    .walu_op(_135_),
    .wdstval(_132_),
    .we(_057_),
    .wimm(_130_),
    .wpc(_125_),
    .wrrftag(_131_),
    .wspectag(_136_),
    .wsrc1(_126_),
    .wsrc2(_127_),
    .wsrc_a(_133_),
    .wsrc_b(_134_),
    .wvalid1(_128_),
    .wvalid2(_129_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./core/rs_alu.v:578.15-621.7" *)
  rs_alu_ent ent3 (
    .__MUX_procmux7955__WIRE_we(\rs_alu_ent-ent3___MUX_procmux7955__WIRE_we ),
    .\__MUX_ternary/core/rs_aluv647781__WIRE_and/core/rs_aluv647780_Y (\rs_alu_ent-ent3___MUX_ternary/core/rs_aluv647781__WIRE_and/core/rs_aluv647780_Y ),
    .\__MUX_ternary/core/rs_aluv667784__WIRE_and/core/rs_aluv667783_Y (\rs_alu_ent-ent3___MUX_ternary/core/rs_aluv667784__WIRE_and/core/rs_aluv667783_Y ),
    .alu_op(alu_op_3),
    .busy(busyvec[3]),
    .clk(clk),
    .dstval(dstval_3),
    .ex_src1(ex_src1_3),
    .ex_src2(ex_src2_3),
    .exdst1(exdst1),
    .exdst2(exdst2),
    .exdst3(exdst3),
    .exdst4(exdst4),
    .exdst5(exdst5),
    .exrslt1(exrslt1),
    .exrslt2(exrslt2),
    .exrslt3(exrslt3),
    .exrslt4(exrslt4),
    .exrslt5(exrslt5),
    .imm(imm_3),
    .kill_spec1(kill_spec1),
    .kill_spec2(kill_spec2),
    .kill_spec3(kill_spec3),
    .kill_spec4(kill_spec4),
    .kill_spec5(kill_spec5),
    .metaReset_rs_alu_ent(metaReset_rs_alu),
    .pc(pc_3),
    .ready(ready_3),
    .reset(reset),
    .rrftag(rrftag_3),
    .spectag(spectag_3),
    .src_a(src_a_3),
    .src_b(src_b_3),
    .\src_manager-srcmng1___MUX_ternary/core/src_managerv263678__WIRE_opr_rdy (\rs_alu_ent-ent3_src_manager-srcmng1___MUX_ternary/core/src_managerv263678__WIRE_opr_rdy ),
    .\src_manager-srcmng1___MUX_ternary/core/src_managerv273677__WIRE_and/core/src_managerv273660_Y (\rs_alu_ent-ent3_src_manager-srcmng1___MUX_ternary/core/src_managerv273677__WIRE_and/core/src_managerv273660_Y ),
    .\src_manager-srcmng1___MUX_ternary/core/src_managerv283676__WIRE_and/core/src_managerv283663_Y (\rs_alu_ent-ent3_src_manager-srcmng1___MUX_ternary/core/src_managerv283676__WIRE_and/core/src_managerv283663_Y ),
    .\src_manager-srcmng1___MUX_ternary/core/src_managerv293675__WIRE_and/core/src_managerv293666_Y (\rs_alu_ent-ent3_src_manager-srcmng1___MUX_ternary/core/src_managerv293675__WIRE_and/core/src_managerv293666_Y ),
    .\src_manager-srcmng1___MUX_ternary/core/src_managerv303674__WIRE_and/core/src_managerv303669_Y (\rs_alu_ent-ent3_src_manager-srcmng1___MUX_ternary/core/src_managerv303674__WIRE_and/core/src_managerv303669_Y ),
    .\src_manager-srcmng1___MUX_ternary/core/src_managerv313673__WIRE_and/core/src_managerv313672_Y (\rs_alu_ent-ent3_src_manager-srcmng1___MUX_ternary/core/src_managerv313673__WIRE_and/core/src_managerv313672_Y ),
    .\src_manager-srcmng2___MUX_ternary/core/src_managerv263678__WIRE_opr_rdy (\rs_alu_ent-ent3_src_manager-srcmng2___MUX_ternary/core/src_managerv263678__WIRE_opr_rdy ),
    .\src_manager-srcmng2___MUX_ternary/core/src_managerv273677__WIRE_and/core/src_managerv273660_Y (\rs_alu_ent-ent3_src_manager-srcmng2___MUX_ternary/core/src_managerv273677__WIRE_and/core/src_managerv273660_Y ),
    .\src_manager-srcmng2___MUX_ternary/core/src_managerv283676__WIRE_and/core/src_managerv283663_Y (\rs_alu_ent-ent3_src_manager-srcmng2___MUX_ternary/core/src_managerv283676__WIRE_and/core/src_managerv283663_Y ),
    .\src_manager-srcmng2___MUX_ternary/core/src_managerv293675__WIRE_and/core/src_managerv293666_Y (\rs_alu_ent-ent3_src_manager-srcmng2___MUX_ternary/core/src_managerv293675__WIRE_and/core/src_managerv293666_Y ),
    .\src_manager-srcmng2___MUX_ternary/core/src_managerv303674__WIRE_and/core/src_managerv303669_Y (\rs_alu_ent-ent3_src_manager-srcmng2___MUX_ternary/core/src_managerv303674__WIRE_and/core/src_managerv303669_Y ),
    .\src_manager-srcmng2___MUX_ternary/core/src_managerv313673__WIRE_and/core/src_managerv313672_Y (\rs_alu_ent-ent3_src_manager-srcmng2___MUX_ternary/core/src_managerv313673__WIRE_and/core/src_managerv313672_Y ),
    .walu_op(_147_),
    .wdstval(_144_),
    .we(_058_),
    .wimm(_142_),
    .wpc(_137_),
    .wrrftag(_143_),
    .wspectag(_148_),
    .wsrc1(_138_),
    .wsrc2(_139_),
    .wsrc_a(_145_),
    .wsrc_b(_146_),
    .wvalid1(_140_),
    .wvalid2(_141_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./core/rs_alu.v:623.15-666.7" *)
  rs_alu_ent ent4 (
    .__MUX_procmux7955__WIRE_we(\rs_alu_ent-ent4___MUX_procmux7955__WIRE_we ),
    .\__MUX_ternary/core/rs_aluv647781__WIRE_and/core/rs_aluv647780_Y (\rs_alu_ent-ent4___MUX_ternary/core/rs_aluv647781__WIRE_and/core/rs_aluv647780_Y ),
    .\__MUX_ternary/core/rs_aluv667784__WIRE_and/core/rs_aluv667783_Y (\rs_alu_ent-ent4___MUX_ternary/core/rs_aluv667784__WIRE_and/core/rs_aluv667783_Y ),
    .alu_op(alu_op_4),
    .busy(busyvec[4]),
    .clk(clk),
    .dstval(dstval_4),
    .ex_src1(ex_src1_4),
    .ex_src2(ex_src2_4),
    .exdst1(exdst1),
    .exdst2(exdst2),
    .exdst3(exdst3),
    .exdst4(exdst4),
    .exdst5(exdst5),
    .exrslt1(exrslt1),
    .exrslt2(exrslt2),
    .exrslt3(exrslt3),
    .exrslt4(exrslt4),
    .exrslt5(exrslt5),
    .imm(imm_4),
    .kill_spec1(kill_spec1),
    .kill_spec2(kill_spec2),
    .kill_spec3(kill_spec3),
    .kill_spec4(kill_spec4),
    .kill_spec5(kill_spec5),
    .metaReset_rs_alu_ent(metaReset_rs_alu),
    .pc(pc_4),
    .ready(ready_4),
    .reset(reset),
    .rrftag(rrftag_4),
    .spectag(spectag_4),
    .src_a(src_a_4),
    .src_b(src_b_4),
    .\src_manager-srcmng1___MUX_ternary/core/src_managerv263678__WIRE_opr_rdy (\rs_alu_ent-ent4_src_manager-srcmng1___MUX_ternary/core/src_managerv263678__WIRE_opr_rdy ),
    .\src_manager-srcmng1___MUX_ternary/core/src_managerv273677__WIRE_and/core/src_managerv273660_Y (\rs_alu_ent-ent4_src_manager-srcmng1___MUX_ternary/core/src_managerv273677__WIRE_and/core/src_managerv273660_Y ),
    .\src_manager-srcmng1___MUX_ternary/core/src_managerv283676__WIRE_and/core/src_managerv283663_Y (\rs_alu_ent-ent4_src_manager-srcmng1___MUX_ternary/core/src_managerv283676__WIRE_and/core/src_managerv283663_Y ),
    .\src_manager-srcmng1___MUX_ternary/core/src_managerv293675__WIRE_and/core/src_managerv293666_Y (\rs_alu_ent-ent4_src_manager-srcmng1___MUX_ternary/core/src_managerv293675__WIRE_and/core/src_managerv293666_Y ),
    .\src_manager-srcmng1___MUX_ternary/core/src_managerv303674__WIRE_and/core/src_managerv303669_Y (\rs_alu_ent-ent4_src_manager-srcmng1___MUX_ternary/core/src_managerv303674__WIRE_and/core/src_managerv303669_Y ),
    .\src_manager-srcmng1___MUX_ternary/core/src_managerv313673__WIRE_and/core/src_managerv313672_Y (\rs_alu_ent-ent4_src_manager-srcmng1___MUX_ternary/core/src_managerv313673__WIRE_and/core/src_managerv313672_Y ),
    .\src_manager-srcmng2___MUX_ternary/core/src_managerv263678__WIRE_opr_rdy (\rs_alu_ent-ent4_src_manager-srcmng2___MUX_ternary/core/src_managerv263678__WIRE_opr_rdy ),
    .\src_manager-srcmng2___MUX_ternary/core/src_managerv273677__WIRE_and/core/src_managerv273660_Y (\rs_alu_ent-ent4_src_manager-srcmng2___MUX_ternary/core/src_managerv273677__WIRE_and/core/src_managerv273660_Y ),
    .\src_manager-srcmng2___MUX_ternary/core/src_managerv283676__WIRE_and/core/src_managerv283663_Y (\rs_alu_ent-ent4_src_manager-srcmng2___MUX_ternary/core/src_managerv283676__WIRE_and/core/src_managerv283663_Y ),
    .\src_manager-srcmng2___MUX_ternary/core/src_managerv293675__WIRE_and/core/src_managerv293666_Y (\rs_alu_ent-ent4_src_manager-srcmng2___MUX_ternary/core/src_managerv293675__WIRE_and/core/src_managerv293666_Y ),
    .\src_manager-srcmng2___MUX_ternary/core/src_managerv303674__WIRE_and/core/src_managerv303669_Y (\rs_alu_ent-ent4_src_manager-srcmng2___MUX_ternary/core/src_managerv303674__WIRE_and/core/src_managerv303669_Y ),
    .\src_manager-srcmng2___MUX_ternary/core/src_managerv313673__WIRE_and/core/src_managerv313672_Y (\rs_alu_ent-ent4_src_manager-srcmng2___MUX_ternary/core/src_managerv313673__WIRE_and/core/src_managerv313672_Y ),
    .walu_op(_159_),
    .wdstval(_156_),
    .we(_059_),
    .wimm(_154_),
    .wpc(_149_),
    .wrrftag(_155_),
    .wspectag(_160_),
    .wsrc1(_150_),
    .wsrc2(_151_),
    .wsrc_a(_157_),
    .wsrc_b(_158_),
    .wvalid1(_152_),
    .wvalid2(_153_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./core/rs_alu.v:668.15-711.7" *)
  rs_alu_ent ent5 (
    .__MUX_procmux7955__WIRE_we(\rs_alu_ent-ent5___MUX_procmux7955__WIRE_we ),
    .\__MUX_ternary/core/rs_aluv647781__WIRE_and/core/rs_aluv647780_Y (\rs_alu_ent-ent5___MUX_ternary/core/rs_aluv647781__WIRE_and/core/rs_aluv647780_Y ),
    .\__MUX_ternary/core/rs_aluv667784__WIRE_and/core/rs_aluv667783_Y (\rs_alu_ent-ent5___MUX_ternary/core/rs_aluv667784__WIRE_and/core/rs_aluv667783_Y ),
    .alu_op(alu_op_5),
    .busy(busyvec[5]),
    .clk(clk),
    .dstval(dstval_5),
    .ex_src1(ex_src1_5),
    .ex_src2(ex_src2_5),
    .exdst1(exdst1),
    .exdst2(exdst2),
    .exdst3(exdst3),
    .exdst4(exdst4),
    .exdst5(exdst5),
    .exrslt1(exrslt1),
    .exrslt2(exrslt2),
    .exrslt3(exrslt3),
    .exrslt4(exrslt4),
    .exrslt5(exrslt5),
    .imm(imm_5),
    .kill_spec1(kill_spec1),
    .kill_spec2(kill_spec2),
    .kill_spec3(kill_spec3),
    .kill_spec4(kill_spec4),
    .kill_spec5(kill_spec5),
    .metaReset_rs_alu_ent(metaReset_rs_alu),
    .pc(pc_5),
    .ready(ready_5),
    .reset(reset),
    .rrftag(rrftag_5),
    .spectag(spectag_5),
    .src_a(src_a_5),
    .src_b(src_b_5),
    .\src_manager-srcmng1___MUX_ternary/core/src_managerv263678__WIRE_opr_rdy (\rs_alu_ent-ent5_src_manager-srcmng1___MUX_ternary/core/src_managerv263678__WIRE_opr_rdy ),
    .\src_manager-srcmng1___MUX_ternary/core/src_managerv273677__WIRE_and/core/src_managerv273660_Y (\rs_alu_ent-ent5_src_manager-srcmng1___MUX_ternary/core/src_managerv273677__WIRE_and/core/src_managerv273660_Y ),
    .\src_manager-srcmng1___MUX_ternary/core/src_managerv283676__WIRE_and/core/src_managerv283663_Y (\rs_alu_ent-ent5_src_manager-srcmng1___MUX_ternary/core/src_managerv283676__WIRE_and/core/src_managerv283663_Y ),
    .\src_manager-srcmng1___MUX_ternary/core/src_managerv293675__WIRE_and/core/src_managerv293666_Y (\rs_alu_ent-ent5_src_manager-srcmng1___MUX_ternary/core/src_managerv293675__WIRE_and/core/src_managerv293666_Y ),
    .\src_manager-srcmng1___MUX_ternary/core/src_managerv303674__WIRE_and/core/src_managerv303669_Y (\rs_alu_ent-ent5_src_manager-srcmng1___MUX_ternary/core/src_managerv303674__WIRE_and/core/src_managerv303669_Y ),
    .\src_manager-srcmng1___MUX_ternary/core/src_managerv313673__WIRE_and/core/src_managerv313672_Y (\rs_alu_ent-ent5_src_manager-srcmng1___MUX_ternary/core/src_managerv313673__WIRE_and/core/src_managerv313672_Y ),
    .\src_manager-srcmng2___MUX_ternary/core/src_managerv263678__WIRE_opr_rdy (\rs_alu_ent-ent5_src_manager-srcmng2___MUX_ternary/core/src_managerv263678__WIRE_opr_rdy ),
    .\src_manager-srcmng2___MUX_ternary/core/src_managerv273677__WIRE_and/core/src_managerv273660_Y (\rs_alu_ent-ent5_src_manager-srcmng2___MUX_ternary/core/src_managerv273677__WIRE_and/core/src_managerv273660_Y ),
    .\src_manager-srcmng2___MUX_ternary/core/src_managerv283676__WIRE_and/core/src_managerv283663_Y (\rs_alu_ent-ent5_src_manager-srcmng2___MUX_ternary/core/src_managerv283676__WIRE_and/core/src_managerv283663_Y ),
    .\src_manager-srcmng2___MUX_ternary/core/src_managerv293675__WIRE_and/core/src_managerv293666_Y (\rs_alu_ent-ent5_src_manager-srcmng2___MUX_ternary/core/src_managerv293675__WIRE_and/core/src_managerv293666_Y ),
    .\src_manager-srcmng2___MUX_ternary/core/src_managerv303674__WIRE_and/core/src_managerv303669_Y (\rs_alu_ent-ent5_src_manager-srcmng2___MUX_ternary/core/src_managerv303674__WIRE_and/core/src_managerv303669_Y ),
    .\src_manager-srcmng2___MUX_ternary/core/src_managerv313673__WIRE_and/core/src_managerv313672_Y (\rs_alu_ent-ent5_src_manager-srcmng2___MUX_ternary/core/src_managerv313673__WIRE_and/core/src_managerv313672_Y ),
    .walu_op(_171_),
    .wdstval(_168_),
    .we(_060_),
    .wimm(_166_),
    .wpc(_161_),
    .wrrftag(_167_),
    .wspectag(_172_),
    .wsrc1(_162_),
    .wsrc2(_163_),
    .wsrc_a(_169_),
    .wsrc_b(_170_),
    .wvalid1(_164_),
    .wvalid2(_165_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./core/rs_alu.v:713.15-756.7" *)
  rs_alu_ent ent6 (
    .__MUX_procmux7955__WIRE_we(\rs_alu_ent-ent6___MUX_procmux7955__WIRE_we ),
    .\__MUX_ternary/core/rs_aluv647781__WIRE_and/core/rs_aluv647780_Y (\rs_alu_ent-ent6___MUX_ternary/core/rs_aluv647781__WIRE_and/core/rs_aluv647780_Y ),
    .\__MUX_ternary/core/rs_aluv667784__WIRE_and/core/rs_aluv667783_Y (\rs_alu_ent-ent6___MUX_ternary/core/rs_aluv667784__WIRE_and/core/rs_aluv667783_Y ),
    .alu_op(alu_op_6),
    .busy(busyvec[6]),
    .clk(clk),
    .dstval(dstval_6),
    .ex_src1(ex_src1_6),
    .ex_src2(ex_src2_6),
    .exdst1(exdst1),
    .exdst2(exdst2),
    .exdst3(exdst3),
    .exdst4(exdst4),
    .exdst5(exdst5),
    .exrslt1(exrslt1),
    .exrslt2(exrslt2),
    .exrslt3(exrslt3),
    .exrslt4(exrslt4),
    .exrslt5(exrslt5),
    .imm(imm_6),
    .kill_spec1(kill_spec1),
    .kill_spec2(kill_spec2),
    .kill_spec3(kill_spec3),
    .kill_spec4(kill_spec4),
    .kill_spec5(kill_spec5),
    .metaReset_rs_alu_ent(metaReset_rs_alu),
    .pc(pc_6),
    .ready(ready_6),
    .reset(reset),
    .rrftag(rrftag_6),
    .spectag(spectag_6),
    .src_a(src_a_6),
    .src_b(src_b_6),
    .\src_manager-srcmng1___MUX_ternary/core/src_managerv263678__WIRE_opr_rdy (\rs_alu_ent-ent6_src_manager-srcmng1___MUX_ternary/core/src_managerv263678__WIRE_opr_rdy ),
    .\src_manager-srcmng1___MUX_ternary/core/src_managerv273677__WIRE_and/core/src_managerv273660_Y (\rs_alu_ent-ent6_src_manager-srcmng1___MUX_ternary/core/src_managerv273677__WIRE_and/core/src_managerv273660_Y ),
    .\src_manager-srcmng1___MUX_ternary/core/src_managerv283676__WIRE_and/core/src_managerv283663_Y (\rs_alu_ent-ent6_src_manager-srcmng1___MUX_ternary/core/src_managerv283676__WIRE_and/core/src_managerv283663_Y ),
    .\src_manager-srcmng1___MUX_ternary/core/src_managerv293675__WIRE_and/core/src_managerv293666_Y (\rs_alu_ent-ent6_src_manager-srcmng1___MUX_ternary/core/src_managerv293675__WIRE_and/core/src_managerv293666_Y ),
    .\src_manager-srcmng1___MUX_ternary/core/src_managerv303674__WIRE_and/core/src_managerv303669_Y (\rs_alu_ent-ent6_src_manager-srcmng1___MUX_ternary/core/src_managerv303674__WIRE_and/core/src_managerv303669_Y ),
    .\src_manager-srcmng1___MUX_ternary/core/src_managerv313673__WIRE_and/core/src_managerv313672_Y (\rs_alu_ent-ent6_src_manager-srcmng1___MUX_ternary/core/src_managerv313673__WIRE_and/core/src_managerv313672_Y ),
    .\src_manager-srcmng2___MUX_ternary/core/src_managerv263678__WIRE_opr_rdy (\rs_alu_ent-ent6_src_manager-srcmng2___MUX_ternary/core/src_managerv263678__WIRE_opr_rdy ),
    .\src_manager-srcmng2___MUX_ternary/core/src_managerv273677__WIRE_and/core/src_managerv273660_Y (\rs_alu_ent-ent6_src_manager-srcmng2___MUX_ternary/core/src_managerv273677__WIRE_and/core/src_managerv273660_Y ),
    .\src_manager-srcmng2___MUX_ternary/core/src_managerv283676__WIRE_and/core/src_managerv283663_Y (\rs_alu_ent-ent6_src_manager-srcmng2___MUX_ternary/core/src_managerv283676__WIRE_and/core/src_managerv283663_Y ),
    .\src_manager-srcmng2___MUX_ternary/core/src_managerv293675__WIRE_and/core/src_managerv293666_Y (\rs_alu_ent-ent6_src_manager-srcmng2___MUX_ternary/core/src_managerv293675__WIRE_and/core/src_managerv293666_Y ),
    .\src_manager-srcmng2___MUX_ternary/core/src_managerv303674__WIRE_and/core/src_managerv303669_Y (\rs_alu_ent-ent6_src_manager-srcmng2___MUX_ternary/core/src_managerv303674__WIRE_and/core/src_managerv303669_Y ),
    .\src_manager-srcmng2___MUX_ternary/core/src_managerv313673__WIRE_and/core/src_managerv313672_Y (\rs_alu_ent-ent6_src_manager-srcmng2___MUX_ternary/core/src_managerv313673__WIRE_and/core/src_managerv313672_Y ),
    .walu_op(_183_),
    .wdstval(_180_),
    .we(_061_),
    .wimm(_178_),
    .wpc(_173_),
    .wrrftag(_179_),
    .wspectag(_184_),
    .wsrc1(_174_),
    .wsrc2(_175_),
    .wsrc_a(_181_),
    .wsrc_b(_182_),
    .wvalid1(_176_),
    .wvalid2(_177_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./core/rs_alu.v:758.15-801.7" *)
  rs_alu_ent ent7 (
    .__MUX_procmux7955__WIRE_we(\rs_alu_ent-ent7___MUX_procmux7955__WIRE_we ),
    .\__MUX_ternary/core/rs_aluv647781__WIRE_and/core/rs_aluv647780_Y (\rs_alu_ent-ent7___MUX_ternary/core/rs_aluv647781__WIRE_and/core/rs_aluv647780_Y ),
    .\__MUX_ternary/core/rs_aluv667784__WIRE_and/core/rs_aluv667783_Y (\rs_alu_ent-ent7___MUX_ternary/core/rs_aluv667784__WIRE_and/core/rs_aluv667783_Y ),
    .alu_op(alu_op_7),
    .busy(busyvec[7]),
    .clk(clk),
    .dstval(dstval_7),
    .ex_src1(ex_src1_7),
    .ex_src2(ex_src2_7),
    .exdst1(exdst1),
    .exdst2(exdst2),
    .exdst3(exdst3),
    .exdst4(exdst4),
    .exdst5(exdst5),
    .exrslt1(exrslt1),
    .exrslt2(exrslt2),
    .exrslt3(exrslt3),
    .exrslt4(exrslt4),
    .exrslt5(exrslt5),
    .imm(imm_7),
    .kill_spec1(kill_spec1),
    .kill_spec2(kill_spec2),
    .kill_spec3(kill_spec3),
    .kill_spec4(kill_spec4),
    .kill_spec5(kill_spec5),
    .metaReset_rs_alu_ent(metaReset_rs_alu),
    .pc(pc_7),
    .ready(ready_7),
    .reset(reset),
    .rrftag(rrftag_7),
    .spectag(spectag_7),
    .src_a(src_a_7),
    .src_b(src_b_7),
    .\src_manager-srcmng1___MUX_ternary/core/src_managerv263678__WIRE_opr_rdy (\rs_alu_ent-ent7_src_manager-srcmng1___MUX_ternary/core/src_managerv263678__WIRE_opr_rdy ),
    .\src_manager-srcmng1___MUX_ternary/core/src_managerv273677__WIRE_and/core/src_managerv273660_Y (\rs_alu_ent-ent7_src_manager-srcmng1___MUX_ternary/core/src_managerv273677__WIRE_and/core/src_managerv273660_Y ),
    .\src_manager-srcmng1___MUX_ternary/core/src_managerv283676__WIRE_and/core/src_managerv283663_Y (\rs_alu_ent-ent7_src_manager-srcmng1___MUX_ternary/core/src_managerv283676__WIRE_and/core/src_managerv283663_Y ),
    .\src_manager-srcmng1___MUX_ternary/core/src_managerv293675__WIRE_and/core/src_managerv293666_Y (\rs_alu_ent-ent7_src_manager-srcmng1___MUX_ternary/core/src_managerv293675__WIRE_and/core/src_managerv293666_Y ),
    .\src_manager-srcmng1___MUX_ternary/core/src_managerv303674__WIRE_and/core/src_managerv303669_Y (\rs_alu_ent-ent7_src_manager-srcmng1___MUX_ternary/core/src_managerv303674__WIRE_and/core/src_managerv303669_Y ),
    .\src_manager-srcmng1___MUX_ternary/core/src_managerv313673__WIRE_and/core/src_managerv313672_Y (\rs_alu_ent-ent7_src_manager-srcmng1___MUX_ternary/core/src_managerv313673__WIRE_and/core/src_managerv313672_Y ),
    .\src_manager-srcmng2___MUX_ternary/core/src_managerv263678__WIRE_opr_rdy (\rs_alu_ent-ent7_src_manager-srcmng2___MUX_ternary/core/src_managerv263678__WIRE_opr_rdy ),
    .\src_manager-srcmng2___MUX_ternary/core/src_managerv273677__WIRE_and/core/src_managerv273660_Y (\rs_alu_ent-ent7_src_manager-srcmng2___MUX_ternary/core/src_managerv273677__WIRE_and/core/src_managerv273660_Y ),
    .\src_manager-srcmng2___MUX_ternary/core/src_managerv283676__WIRE_and/core/src_managerv283663_Y (\rs_alu_ent-ent7_src_manager-srcmng2___MUX_ternary/core/src_managerv283676__WIRE_and/core/src_managerv283663_Y ),
    .\src_manager-srcmng2___MUX_ternary/core/src_managerv293675__WIRE_and/core/src_managerv293666_Y (\rs_alu_ent-ent7_src_manager-srcmng2___MUX_ternary/core/src_managerv293675__WIRE_and/core/src_managerv293666_Y ),
    .\src_manager-srcmng2___MUX_ternary/core/src_managerv303674__WIRE_and/core/src_managerv303669_Y (\rs_alu_ent-ent7_src_manager-srcmng2___MUX_ternary/core/src_managerv303674__WIRE_and/core/src_managerv303669_Y ),
    .\src_manager-srcmng2___MUX_ternary/core/src_managerv313673__WIRE_and/core/src_managerv313672_Y (\rs_alu_ent-ent7_src_manager-srcmng2___MUX_ternary/core/src_managerv313673__WIRE_and/core/src_managerv313672_Y ),
    .walu_op(_195_),
    .wdstval(_192_),
    .we(_062_),
    .wimm(_190_),
    .wpc(_185_),
    .wrrftag(_191_),
    .wspectag(_196_),
    .wsrc1(_186_),
    .wsrc2(_187_),
    .wsrc_a(_193_),
    .wsrc_b(_194_),
    .wvalid1(_188_),
    .wvalid2(_189_)
  );
  assign __MUX_procmux24643__WIRE_nextrrfcyc = nextrrfcyc;
  assign __MUX_procmux24100__WIRE_we1 = we1;
  assign __MUX_procmux24058__WIRE_prmiss = prmiss;
  assign __MUX_procmux24055__WIRE_prsuccess = prsuccess;
  assign __MUX_procmux24004__WIRE_we2 = we2;
  assign __MUX_procmux23956__WIRE_clearbusy = clearbusy;
  assign histvect[6:0] = { sortbit[0], rrftag_0 };
  assign histvect[14:8] = { sortbit[1], rrftag_1 };
  assign histvect[22:16] = { sortbit[2], rrftag_2 };
  assign histvect[30:24] = { sortbit[3], rrftag_3 };
  assign histvect[38:32] = { sortbit[4], rrftag_4 };
  assign histvect[46:40] = { sortbit[5], rrftag_5 };
  assign histvect[54:48] = { sortbit[6], rrftag_6 };
  assign histvect[62:56] = { sortbit[7], rrftag_7 };
  assign ready = { ready_7, ready_6, ready_5, ready_4, ready_3, ready_2, ready_1, ready_0 };
endmodule

(* hdlname = "\\rs_alu_ent" *)
(* src = "./core/rs_alu.v:5.1-150.10" *)
module rs_alu_ent(clk, reset, busy, wpc, wsrc1, wsrc2, wvalid1, wvalid2, wimm, wrrftag, wdstval, wsrc_a, wsrc_b, walu_op, wspectag, we, ex_src1, ex_src2, ready, pc, imm
, rrftag, dstval, src_a, src_b, alu_op, spectag, exrslt1, exdst1, kill_spec1, exrslt2, exdst2, kill_spec2, exrslt3, exdst3, kill_spec3, exrslt4, exdst4, kill_spec4, exrslt5, exdst5, kill_spec5
, \src_manager-srcmng2___MUX_ternary/core/src_managerv263678__WIRE_opr_rdy , \src_manager-srcmng2___MUX_ternary/core/src_managerv273677__WIRE_and/core/src_managerv273660_Y , \src_manager-srcmng2___MUX_ternary/core/src_managerv283676__WIRE_and/core/src_managerv283663_Y , \src_manager-srcmng2___MUX_ternary/core/src_managerv293675__WIRE_and/core/src_managerv293666_Y , \src_manager-srcmng2___MUX_ternary/core/src_managerv303674__WIRE_and/core/src_managerv303669_Y , \src_manager-srcmng2___MUX_ternary/core/src_managerv313673__WIRE_and/core/src_managerv313672_Y , \src_manager-srcmng1___MUX_ternary/core/src_managerv263678__WIRE_opr_rdy , \src_manager-srcmng1___MUX_ternary/core/src_managerv273677__WIRE_and/core/src_managerv273660_Y , \src_manager-srcmng1___MUX_ternary/core/src_managerv283676__WIRE_and/core/src_managerv283663_Y , \src_manager-srcmng1___MUX_ternary/core/src_managerv293675__WIRE_and/core/src_managerv293666_Y , \src_manager-srcmng1___MUX_ternary/core/src_managerv303674__WIRE_and/core/src_managerv303669_Y , \src_manager-srcmng1___MUX_ternary/core/src_managerv313673__WIRE_and/core/src_managerv313672_Y , \__MUX_ternary/core/rs_aluv667784__WIRE_and/core/rs_aluv667783_Y , \__MUX_ternary/core/rs_aluv647781__WIRE_and/core/rs_aluv647780_Y , __MUX_procmux7955__WIRE_we, metaReset_rs_alu_ent);
  (* src = "./core/rs_alu.v:63.19-63.32" *)
  wire _00_;
  (* src = "./core/rs_alu.v:64.21-64.28" *)
  wire _01_;
  (* src = "./core/rs_alu.v:66.21-66.28" *)
  wire _02_;
  wire _03_;
  wire _04_;
  wire [31:0] _05_;
  wire [31:0] _06_;
  (* mux_wire = 32'd1 *)
  (* rs_alu_ent = 32'd1 *)
  output __MUX_procmux7955__WIRE_we;
  wire __MUX_procmux7955__WIRE_we;
  (* mux_wire = 32'd1 *)
  (* rs_alu_ent = 32'd1 *)
  output \__MUX_ternary/core/rs_aluv647781__WIRE_and/core/rs_aluv647780_Y ;
  wire \__MUX_ternary/core/rs_aluv647781__WIRE_and/core/rs_aluv647780_Y ;
  (* mux_wire = 32'd1 *)
  (* rs_alu_ent = 32'd1 *)
  output \__MUX_ternary/core/rs_aluv667784__WIRE_and/core/rs_aluv667783_Y ;
  wire \__MUX_ternary/core/rs_aluv667784__WIRE_and/core/rs_aluv667783_Y ;
  (* src = "./core/rs_alu.v:33.26-33.32" *)
  output [3:0] alu_op;
  reg [3:0] alu_op;
  (* src = "./core/rs_alu.v:10.23-10.27" *)
  input busy;
  wire busy;
  (* src = "./core/rs_alu.v:8.23-8.26" *)
  input clk;
  wire clk;
  (* src = "./core/rs_alu.v:30.23-30.29" *)
  output dstval;
  reg dstval;
  (* src = "./core/rs_alu.v:24.31-24.38" *)
  output [31:0] ex_src1;
  wire [31:0] ex_src1;
  (* src = "./core/rs_alu.v:25.31-25.38" *)
  output [31:0] ex_src2;
  wire [31:0] ex_src2;
  (* src = "./core/rs_alu.v:37.29-37.35" *)
  input [5:0] exdst1;
  wire [5:0] exdst1;
  (* src = "./core/rs_alu.v:40.29-40.35" *)
  input [5:0] exdst2;
  wire [5:0] exdst2;
  (* src = "./core/rs_alu.v:43.29-43.35" *)
  input [5:0] exdst3;
  wire [5:0] exdst3;
  (* src = "./core/rs_alu.v:46.29-46.35" *)
  input [5:0] exdst4;
  wire [5:0] exdst4;
  (* src = "./core/rs_alu.v:49.29-49.35" *)
  input [5:0] exdst5;
  wire [5:0] exdst5;
  (* src = "./core/rs_alu.v:36.30-36.37" *)
  input [31:0] exrslt1;
  wire [31:0] exrslt1;
  (* src = "./core/rs_alu.v:39.30-39.37" *)
  input [31:0] exrslt2;
  wire [31:0] exrslt2;
  (* src = "./core/rs_alu.v:42.30-42.37" *)
  input [31:0] exrslt3;
  wire [31:0] exrslt3;
  (* src = "./core/rs_alu.v:45.30-45.37" *)
  input [31:0] exrslt4;
  wire [31:0] exrslt4;
  (* src = "./core/rs_alu.v:48.30-48.37" *)
  input [31:0] exrslt5;
  wire [31:0] exrslt5;
  (* src = "./core/rs_alu.v:28.30-28.33" *)
  output [31:0] imm;
  reg [31:0] imm;
  (* src = "./core/rs_alu.v:38.23-38.33" *)
  input kill_spec1;
  wire kill_spec1;
  (* src = "./core/rs_alu.v:41.23-41.33" *)
  input kill_spec2;
  wire kill_spec2;
  (* src = "./core/rs_alu.v:44.23-44.33" *)
  input kill_spec3;
  wire kill_spec3;
  (* src = "./core/rs_alu.v:47.23-47.33" *)
  input kill_spec4;
  wire kill_spec4;
  (* src = "./core/rs_alu.v:50.23-50.33" *)
  input kill_spec5;
  wire kill_spec5;
  (* meta_reset = 32'd1 *)
  input metaReset_rs_alu_ent;
  wire metaReset_rs_alu_ent;
  (* src = "./core/rs_alu.v:58.24-58.32" *)
  wire [31:0] nextsrc1;
  (* src = "./core/rs_alu.v:59.24-59.32" *)
  wire [31:0] nextsrc2;
  (* src = "./core/rs_alu.v:60.17-60.27" *)
  wire nextvalid1;
  (* src = "./core/rs_alu.v:61.17-61.27" *)
  wire nextvalid2;
  (* src = "./core/rs_alu.v:27.30-27.32" *)
  output [31:0] pc;
  reg [31:0] pc;
  (* src = "./core/rs_alu.v:26.24-26.29" *)
  output ready;
  wire ready;
  (* reset_wire = 32'd1 *)
  (* src = "./core/rs_alu.v:9.23-9.28" *)
  input reset;
  wire reset;
  (* src = "./core/rs_alu.v:29.29-29.35" *)
  output [5:0] rrftag;
  reg [5:0] rrftag;
  (* src = "./core/rs_alu.v:34.27-34.34" *)
  output [4:0] spectag;
  reg [4:0] spectag;
  (* src = "./core/rs_alu.v:53.24-53.28" *)
  reg [31:0] src1;
  (* src = "./core/rs_alu.v:54.24-54.28" *)
  reg [31:0] src2;
  (* src = "./core/rs_alu.v:31.23-31.28" *)
  output [1:0] src_a;
  reg [1:0] src_a;
  (* src = "./core/rs_alu.v:32.23-32.28" *)
  output [1:0] src_b;
  reg [1:0] src_b;
  (* mux_wire = 32'd1 *)
  (* src_manager = 32'd1 *)
  output \src_manager-srcmng1___MUX_ternary/core/src_managerv263678__WIRE_opr_rdy ;
  wire \src_manager-srcmng1___MUX_ternary/core/src_managerv263678__WIRE_opr_rdy ;
  (* mux_wire = 32'd1 *)
  (* src_manager = 32'd1 *)
  output \src_manager-srcmng1___MUX_ternary/core/src_managerv273677__WIRE_and/core/src_managerv273660_Y ;
  wire \src_manager-srcmng1___MUX_ternary/core/src_managerv273677__WIRE_and/core/src_managerv273660_Y ;
  (* mux_wire = 32'd1 *)
  (* src_manager = 32'd1 *)
  output \src_manager-srcmng1___MUX_ternary/core/src_managerv283676__WIRE_and/core/src_managerv283663_Y ;
  wire \src_manager-srcmng1___MUX_ternary/core/src_managerv283676__WIRE_and/core/src_managerv283663_Y ;
  (* mux_wire = 32'd1 *)
  (* src_manager = 32'd1 *)
  output \src_manager-srcmng1___MUX_ternary/core/src_managerv293675__WIRE_and/core/src_managerv293666_Y ;
  wire \src_manager-srcmng1___MUX_ternary/core/src_managerv293675__WIRE_and/core/src_managerv293666_Y ;
  (* mux_wire = 32'd1 *)
  (* src_manager = 32'd1 *)
  output \src_manager-srcmng1___MUX_ternary/core/src_managerv303674__WIRE_and/core/src_managerv303669_Y ;
  wire \src_manager-srcmng1___MUX_ternary/core/src_managerv303674__WIRE_and/core/src_managerv303669_Y ;
  (* mux_wire = 32'd1 *)
  (* src_manager = 32'd1 *)
  output \src_manager-srcmng1___MUX_ternary/core/src_managerv313673__WIRE_and/core/src_managerv313672_Y ;
  wire \src_manager-srcmng1___MUX_ternary/core/src_managerv313673__WIRE_and/core/src_managerv313672_Y ;
  (* mux_wire = 32'd1 *)
  (* src_manager = 32'd1 *)
  output \src_manager-srcmng2___MUX_ternary/core/src_managerv263678__WIRE_opr_rdy ;
  wire \src_manager-srcmng2___MUX_ternary/core/src_managerv263678__WIRE_opr_rdy ;
  (* mux_wire = 32'd1 *)
  (* src_manager = 32'd1 *)
  output \src_manager-srcmng2___MUX_ternary/core/src_managerv273677__WIRE_and/core/src_managerv273660_Y ;
  wire \src_manager-srcmng2___MUX_ternary/core/src_managerv273677__WIRE_and/core/src_managerv273660_Y ;
  (* mux_wire = 32'd1 *)
  (* src_manager = 32'd1 *)
  output \src_manager-srcmng2___MUX_ternary/core/src_managerv283676__WIRE_and/core/src_managerv283663_Y ;
  wire \src_manager-srcmng2___MUX_ternary/core/src_managerv283676__WIRE_and/core/src_managerv283663_Y ;
  (* mux_wire = 32'd1 *)
  (* src_manager = 32'd1 *)
  output \src_manager-srcmng2___MUX_ternary/core/src_managerv293675__WIRE_and/core/src_managerv293666_Y ;
  wire \src_manager-srcmng2___MUX_ternary/core/src_managerv293675__WIRE_and/core/src_managerv293666_Y ;
  (* mux_wire = 32'd1 *)
  (* src_manager = 32'd1 *)
  output \src_manager-srcmng2___MUX_ternary/core/src_managerv303674__WIRE_and/core/src_managerv303669_Y ;
  wire \src_manager-srcmng2___MUX_ternary/core/src_managerv303674__WIRE_and/core/src_managerv303669_Y ;
  (* mux_wire = 32'd1 *)
  (* src_manager = 32'd1 *)
  output \src_manager-srcmng2___MUX_ternary/core/src_managerv313673__WIRE_and/core/src_managerv313672_Y ;
  wire \src_manager-srcmng2___MUX_ternary/core/src_managerv313673__WIRE_and/core/src_managerv313672_Y ;
  (* src = "./core/rs_alu.v:55.17-55.23" *)
  reg valid1;
  (* src = "./core/rs_alu.v:56.17-56.23" *)
  reg valid2;
  (* src = "./core/rs_alu.v:21.26-21.33" *)
  input [3:0] walu_op;
  wire [3:0] walu_op;
  (* src = "./core/rs_alu.v:18.23-18.30" *)
  input wdstval;
  wire wdstval;
  (* src = "./core/rs_alu.v:23.23-23.25" *)
  input we;
  wire we;
  (* src = "./core/rs_alu.v:16.30-16.34" *)
  input [31:0] wimm;
  wire [31:0] wimm;
  (* src = "./core/rs_alu.v:11.30-11.33" *)
  input [31:0] wpc;
  wire [31:0] wpc;
  (* src = "./core/rs_alu.v:17.29-17.36" *)
  input [5:0] wrrftag;
  wire [5:0] wrrftag;
  (* src = "./core/rs_alu.v:22.27-22.35" *)
  input [4:0] wspectag;
  wire [4:0] wspectag;
  (* src = "./core/rs_alu.v:12.30-12.35" *)
  input [31:0] wsrc1;
  wire [31:0] wsrc1;
  (* src = "./core/rs_alu.v:13.30-13.35" *)
  input [31:0] wsrc2;
  wire [31:0] wsrc2;
  (* src = "./core/rs_alu.v:19.23-19.29" *)
  input [1:0] wsrc_a;
  wire [1:0] wsrc_a;
  (* src = "./core/rs_alu.v:20.23-20.29" *)
  input [1:0] wsrc_b;
  wire [1:0] wsrc_b;
  (* src = "./core/rs_alu.v:14.23-14.30" *)
  input wvalid1;
  wire wvalid1;
  (* src = "./core/rs_alu.v:15.23-15.30" *)
  input wvalid2;
  wire wvalid2;
  assign _00_ = busy & (* src = "./core/rs_alu.v:63.19-63.32" *) valid1;
  assign ready = _00_ & (* src = "./core/rs_alu.v:63.19-63.41" *) valid2;
  assign \__MUX_ternary/core/rs_aluv647781__WIRE_and/core/rs_aluv647780_Y  = _01_ & (* src = "./core/rs_alu.v:64.21-64.41" *) nextvalid1;
  assign \__MUX_ternary/core/rs_aluv667784__WIRE_and/core/rs_aluv667783_Y  = _02_ & (* src = "./core/rs_alu.v:66.21-66.41" *) nextvalid2;
  (* src = "./core/rs_alu.v:69.4-104.7" *)
  always_ff @(posedge clk)
    if (reset) pc <= 32'd0;
    else if (we) pc <= wpc;
  (* src = "./core/rs_alu.v:69.4-104.7" *)
  always_ff @(posedge clk)
    if (reset) alu_op <= 4'h0;
    else if (we) alu_op <= walu_op;
  (* src = "./core/rs_alu.v:69.4-104.7" *)
  always_ff @(posedge clk)
    if (reset) rrftag <= 6'h00;
    else if (we) rrftag <= wrrftag;
  (* src = "./core/rs_alu.v:69.4-104.7" *)
  always_ff @(posedge clk)
    if (reset) imm <= 32'd0;
    else if (we) imm <= wimm;
  (* src = "./core/rs_alu.v:69.4-104.7" *)
  always_ff @(posedge clk)
    if (reset) dstval <= 1'h0;
    else if (we) dstval <= wdstval;
  (* src = "./core/rs_alu.v:69.4-104.7" *)
  always_ff @(posedge clk)
    if (reset) src_a <= 2'h0;
    else if (we) src_a <= wsrc_a;
  (* src = "./core/rs_alu.v:69.4-104.7" *)
  always_ff @(posedge clk)
    if (reset) src_b <= 2'h0;
    else if (we) src_b <= wsrc_b;
  (* src = "./core/rs_alu.v:69.4-104.7" *)
  always_ff @(posedge clk)
    if (reset) spectag <= 5'h00;
    else if (we) spectag <= wspectag;
  (* src = "./core/rs_alu.v:69.4-104.7" *)
  always_ff @(posedge clk)
    if (reset) src1 <= 32'd0;
    else src1 <= _06_;
  (* src = "./core/rs_alu.v:69.4-104.7" *)
  always_ff @(posedge clk)
    if (reset) src2 <= 32'd0;
    else src2 <= _05_;
  (* src = "./core/rs_alu.v:69.4-104.7" *)
  always_ff @(posedge clk)
    if (reset) valid1 <= 1'h0;
    else valid1 <= _04_;
  (* src = "./core/rs_alu.v:69.4-104.7" *)
  always_ff @(posedge clk)
    if (reset) valid2 <= 1'h0;
    else valid2 <= _03_;
  assign _01_ = ~ (* src = "./core/rs_alu.v:64.21-64.28" *) valid1;
  assign _02_ = ~ (* src = "./core/rs_alu.v:66.21-66.28" *) valid2;
  assign _03_ = we ? (* full_case = 32'd1 *) (* src = "./core/rs_alu.v:84.20-84.22|./core/rs_alu.v:84.16-103.10" *) wvalid2 : nextvalid2;
  assign _04_ = we ? (* full_case = 32'd1 *) (* src = "./core/rs_alu.v:84.20-84.22|./core/rs_alu.v:84.16-103.10" *) wvalid1 : nextvalid1;
  assign _05_ = we ? (* full_case = 32'd1 *) (* src = "./core/rs_alu.v:84.20-84.22|./core/rs_alu.v:84.16-103.10" *) wsrc2 : nextsrc2;
  assign _06_ = we ? (* full_case = 32'd1 *) (* src = "./core/rs_alu.v:84.20-84.22|./core/rs_alu.v:84.16-103.10" *) wsrc1 : nextsrc1;
  assign ex_src1 = \__MUX_ternary/core/rs_aluv647781__WIRE_and/core/rs_aluv647780_Y  ? (* src = "./core/rs_alu.v:64.21-65.22" *) nextsrc1 : src1;
  assign ex_src2 = \__MUX_ternary/core/rs_aluv667784__WIRE_and/core/rs_aluv667783_Y  ? (* src = "./core/rs_alu.v:66.21-67.22" *) nextsrc2 : src2;
  (* module_not_derived = 32'd1 *)
  (* src = "./core/rs_alu.v:106.16-126.11" *)
  src_manager srcmng1 (
    .\__MUX_ternary/core/src_managerv263678__WIRE_opr_rdy (\src_manager-srcmng1___MUX_ternary/core/src_managerv263678__WIRE_opr_rdy ),
    .\__MUX_ternary/core/src_managerv273677__WIRE_and/core/src_managerv273660_Y (\src_manager-srcmng1___MUX_ternary/core/src_managerv273677__WIRE_and/core/src_managerv273660_Y ),
    .\__MUX_ternary/core/src_managerv283676__WIRE_and/core/src_managerv283663_Y (\src_manager-srcmng1___MUX_ternary/core/src_managerv283676__WIRE_and/core/src_managerv283663_Y ),
    .\__MUX_ternary/core/src_managerv293675__WIRE_and/core/src_managerv293666_Y (\src_manager-srcmng1___MUX_ternary/core/src_managerv293675__WIRE_and/core/src_managerv293666_Y ),
    .\__MUX_ternary/core/src_managerv303674__WIRE_and/core/src_managerv303669_Y (\src_manager-srcmng1___MUX_ternary/core/src_managerv303674__WIRE_and/core/src_managerv303669_Y ),
    .\__MUX_ternary/core/src_managerv313673__WIRE_and/core/src_managerv313672_Y (\src_manager-srcmng1___MUX_ternary/core/src_managerv313673__WIRE_and/core/src_managerv313672_Y ),
    .exdst1(exdst1),
    .exdst2(exdst2),
    .exdst3(exdst3),
    .exdst4(exdst4),
    .exdst5(exdst5),
    .exrslt1(exrslt1),
    .exrslt2(exrslt2),
    .exrslt3(exrslt3),
    .exrslt4(exrslt4),
    .exrslt5(exrslt5),
    .kill_spec1(kill_spec1),
    .kill_spec2(kill_spec2),
    .kill_spec3(kill_spec3),
    .kill_spec4(kill_spec4),
    .kill_spec5(kill_spec5),
    .metaReset_src_manager(metaReset_rs_alu_ent),
    .opr(src1),
    .opr_rdy(valid1),
    .resolved(nextvalid1),
    .src(nextsrc1)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./core/rs_alu.v:128.16-148.11" *)
  src_manager srcmng2 (
    .\__MUX_ternary/core/src_managerv263678__WIRE_opr_rdy (\src_manager-srcmng2___MUX_ternary/core/src_managerv263678__WIRE_opr_rdy ),
    .\__MUX_ternary/core/src_managerv273677__WIRE_and/core/src_managerv273660_Y (\src_manager-srcmng2___MUX_ternary/core/src_managerv273677__WIRE_and/core/src_managerv273660_Y ),
    .\__MUX_ternary/core/src_managerv283676__WIRE_and/core/src_managerv283663_Y (\src_manager-srcmng2___MUX_ternary/core/src_managerv283676__WIRE_and/core/src_managerv283663_Y ),
    .\__MUX_ternary/core/src_managerv293675__WIRE_and/core/src_managerv293666_Y (\src_manager-srcmng2___MUX_ternary/core/src_managerv293675__WIRE_and/core/src_managerv293666_Y ),
    .\__MUX_ternary/core/src_managerv303674__WIRE_and/core/src_managerv303669_Y (\src_manager-srcmng2___MUX_ternary/core/src_managerv303674__WIRE_and/core/src_managerv303669_Y ),
    .\__MUX_ternary/core/src_managerv313673__WIRE_and/core/src_managerv313672_Y (\src_manager-srcmng2___MUX_ternary/core/src_managerv313673__WIRE_and/core/src_managerv313672_Y ),
    .exdst1(exdst1),
    .exdst2(exdst2),
    .exdst3(exdst3),
    .exdst4(exdst4),
    .exdst5(exdst5),
    .exrslt1(exrslt1),
    .exrslt2(exrslt2),
    .exrslt3(exrslt3),
    .exrslt4(exrslt4),
    .exrslt5(exrslt5),
    .kill_spec1(kill_spec1),
    .kill_spec2(kill_spec2),
    .kill_spec3(kill_spec3),
    .kill_spec4(kill_spec4),
    .kill_spec5(kill_spec5),
    .metaReset_src_manager(metaReset_rs_alu_ent),
    .opr(src2),
    .opr_rdy(valid2),
    .resolved(nextvalid2),
    .src(nextsrc2)
  );
  assign __MUX_procmux7955__WIRE_we = we;
endmodule

(* hdlname = "\\rs_branch" *)
(* src = "./core/rs_branch.v:162.1-613.10" *)
module rs_branch(clk, reset, busyvec, prmiss, prsuccess, prtag, specfixtag, prbusyvec_next, clearbusy, issueaddr, we1, we2, waddr1, waddr2, wpc_1, wsrc1_1, wsrc2_1, wvalid1_1, wvalid2_1, wimm_1, wrrftag_1
, wdstval_1, walu_op_1, wspectag_1, wspecbit_1, wbhr_1, wprcond_1, wpraddr_1, wopcode_1, wpc_2, wsrc1_2, wsrc2_2, wvalid1_2, wvalid2_2, wimm_2, wrrftag_2, wdstval_2, walu_op_2, wspectag_2, wspecbit_2, wbhr_2, wprcond_2
, wpraddr_2, wopcode_2, ex_src1, ex_src2, ready, pc, imm, rrftag, dstval, alu_op, spectag, specbit, bhr, prcond, praddr, opcode, exrslt1, exdst1, kill_spec1, exrslt2, exdst2
, kill_spec2, exrslt3, exdst3, kill_spec3, exrslt4, exdst4, kill_spec4, exrslt5, exdst5, kill_spec5, __MUX_procmux25502__WIRE_prsuccess, \rs_branch_ent-ent3___MUX_procmux28981__WIRE_we , \rs_branch_ent-ent3___MUX_ternary/core/rs_branchv687801__WIRE_and/core/rs_branchv687800_Y , \rs_branch_ent-ent3___MUX_ternary/core/rs_branchv707804__WIRE_and/core/rs_branchv707803_Y , \rs_branch_ent-ent3_src_manager-srcmng1___MUX_ternary/core/src_managerv313673__WIRE_and/core/src_managerv313672_Y , \rs_branch_ent-ent3_src_manager-srcmng1___MUX_ternary/core/src_managerv303674__WIRE_and/core/src_managerv303669_Y , __MUX_procmux25505__WIRE_prmiss, __MUX_procmux25403__WIRE_clearbusy, __MUX_procmux25451__WIRE_we2, \rs_branch_ent-ent3_src_manager-srcmng1___MUX_ternary/core/src_managerv293675__WIRE_and/core/src_managerv293666_Y , \rs_branch_ent-ent3_src_manager-srcmng1___MUX_ternary/core/src_managerv283676__WIRE_and/core/src_managerv283663_Y 
, \rs_branch_ent-ent3_src_manager-srcmng1___MUX_ternary/core/src_managerv273677__WIRE_and/core/src_managerv273660_Y , \rs_branch_ent-ent3_src_manager-srcmng1___MUX_ternary/core/src_managerv263678__WIRE_opr_rdy , \rs_branch_ent-ent3_src_manager-srcmng2___MUX_ternary/core/src_managerv313673__WIRE_and/core/src_managerv313672_Y , \rs_branch_ent-ent3_src_manager-srcmng2___MUX_ternary/core/src_managerv303674__WIRE_and/core/src_managerv303669_Y , \rs_branch_ent-ent3_src_manager-srcmng2___MUX_ternary/core/src_managerv293675__WIRE_and/core/src_managerv293666_Y , \rs_branch_ent-ent3_src_manager-srcmng2___MUX_ternary/core/src_managerv283676__WIRE_and/core/src_managerv283663_Y , \rs_branch_ent-ent3_src_manager-srcmng2___MUX_ternary/core/src_managerv273677__WIRE_and/core/src_managerv273660_Y , \rs_branch_ent-ent3_src_manager-srcmng2___MUX_ternary/core/src_managerv263678__WIRE_opr_rdy , \rs_branch_ent-ent2___MUX_procmux28981__WIRE_we , \rs_branch_ent-ent2___MUX_ternary/core/rs_branchv687801__WIRE_and/core/rs_branchv687800_Y , \rs_branch_ent-ent2___MUX_ternary/core/rs_branchv707804__WIRE_and/core/rs_branchv707803_Y , \rs_branch_ent-ent2_src_manager-srcmng1___MUX_ternary/core/src_managerv313673__WIRE_and/core/src_managerv313672_Y , \rs_branch_ent-ent2_src_manager-srcmng1___MUX_ternary/core/src_managerv303674__WIRE_and/core/src_managerv303669_Y , \rs_branch_ent-ent2_src_manager-srcmng1___MUX_ternary/core/src_managerv293675__WIRE_and/core/src_managerv293666_Y , \rs_branch_ent-ent2_src_manager-srcmng1___MUX_ternary/core/src_managerv283676__WIRE_and/core/src_managerv283663_Y , \rs_branch_ent-ent2_src_manager-srcmng1___MUX_ternary/core/src_managerv273677__WIRE_and/core/src_managerv273660_Y , \rs_branch_ent-ent2_src_manager-srcmng1___MUX_ternary/core/src_managerv263678__WIRE_opr_rdy , \rs_branch_ent-ent2_src_manager-srcmng2___MUX_ternary/core/src_managerv313673__WIRE_and/core/src_managerv313672_Y , \rs_branch_ent-ent2_src_manager-srcmng2___MUX_ternary/core/src_managerv303674__WIRE_and/core/src_managerv303669_Y , \rs_branch_ent-ent2_src_manager-srcmng2___MUX_ternary/core/src_managerv293675__WIRE_and/core/src_managerv293666_Y , \rs_branch_ent-ent2_src_manager-srcmng2___MUX_ternary/core/src_managerv283676__WIRE_and/core/src_managerv283663_Y 
, \rs_branch_ent-ent2_src_manager-srcmng2___MUX_ternary/core/src_managerv273677__WIRE_and/core/src_managerv273660_Y , \rs_branch_ent-ent2_src_manager-srcmng2___MUX_ternary/core/src_managerv263678__WIRE_opr_rdy , \rs_branch_ent-ent1___MUX_procmux28981__WIRE_we , \rs_branch_ent-ent1___MUX_ternary/core/rs_branchv687801__WIRE_and/core/rs_branchv687800_Y , \rs_branch_ent-ent1___MUX_ternary/core/rs_branchv707804__WIRE_and/core/rs_branchv707803_Y , \rs_branch_ent-ent1_src_manager-srcmng1___MUX_ternary/core/src_managerv313673__WIRE_and/core/src_managerv313672_Y , \rs_branch_ent-ent1_src_manager-srcmng1___MUX_ternary/core/src_managerv303674__WIRE_and/core/src_managerv303669_Y , \rs_branch_ent-ent1_src_manager-srcmng1___MUX_ternary/core/src_managerv293675__WIRE_and/core/src_managerv293666_Y , \rs_branch_ent-ent1_src_manager-srcmng1___MUX_ternary/core/src_managerv283676__WIRE_and/core/src_managerv283663_Y , \rs_branch_ent-ent1_src_manager-srcmng1___MUX_ternary/core/src_managerv273677__WIRE_and/core/src_managerv273660_Y , \rs_branch_ent-ent1_src_manager-srcmng1___MUX_ternary/core/src_managerv263678__WIRE_opr_rdy , \rs_branch_ent-ent1_src_manager-srcmng2___MUX_ternary/core/src_managerv313673__WIRE_and/core/src_managerv313672_Y , \rs_branch_ent-ent1_src_manager-srcmng2___MUX_ternary/core/src_managerv303674__WIRE_and/core/src_managerv303669_Y , \rs_branch_ent-ent1_src_manager-srcmng2___MUX_ternary/core/src_managerv293675__WIRE_and/core/src_managerv293666_Y , \rs_branch_ent-ent1_src_manager-srcmng2___MUX_ternary/core/src_managerv283676__WIRE_and/core/src_managerv283663_Y , \rs_branch_ent-ent1_src_manager-srcmng2___MUX_ternary/core/src_managerv273677__WIRE_and/core/src_managerv273660_Y , \rs_branch_ent-ent1_src_manager-srcmng2___MUX_ternary/core/src_managerv263678__WIRE_opr_rdy , \rs_branch_ent-ent0___MUX_procmux28981__WIRE_we , \rs_branch_ent-ent0___MUX_ternary/core/rs_branchv687801__WIRE_and/core/rs_branchv687800_Y , \rs_branch_ent-ent0___MUX_ternary/core/rs_branchv707804__WIRE_and/core/rs_branchv707803_Y , \rs_branch_ent-ent0_src_manager-srcmng1___MUX_ternary/core/src_managerv313673__WIRE_and/core/src_managerv313672_Y 
, \rs_branch_ent-ent0_src_manager-srcmng1___MUX_ternary/core/src_managerv303674__WIRE_and/core/src_managerv303669_Y , \rs_branch_ent-ent0_src_manager-srcmng1___MUX_ternary/core/src_managerv293675__WIRE_and/core/src_managerv293666_Y , \rs_branch_ent-ent0_src_manager-srcmng1___MUX_ternary/core/src_managerv283676__WIRE_and/core/src_managerv283663_Y , \rs_branch_ent-ent0_src_manager-srcmng1___MUX_ternary/core/src_managerv273677__WIRE_and/core/src_managerv273660_Y , \rs_branch_ent-ent0_src_manager-srcmng1___MUX_ternary/core/src_managerv263678__WIRE_opr_rdy , \rs_branch_ent-ent0_src_manager-srcmng2___MUX_ternary/core/src_managerv313673__WIRE_and/core/src_managerv313672_Y , \rs_branch_ent-ent0_src_manager-srcmng2___MUX_ternary/core/src_managerv303674__WIRE_and/core/src_managerv303669_Y , \rs_branch_ent-ent0_src_manager-srcmng2___MUX_ternary/core/src_managerv293675__WIRE_and/core/src_managerv293666_Y , \rs_branch_ent-ent0_src_manager-srcmng2___MUX_ternary/core/src_managerv283676__WIRE_and/core/src_managerv283663_Y , \rs_branch_ent-ent0_src_manager-srcmng2___MUX_ternary/core/src_managerv273677__WIRE_and/core/src_managerv273660_Y , \rs_branch_ent-ent0_src_manager-srcmng2___MUX_ternary/core/src_managerv263678__WIRE_opr_rdy , \__MUX_ternary/core/rs_branchv5662332__WIRE_eq/core/rs_branchv5662331_Y , \__MUX_ternary/core/rs_branchv5652333__WIRE_eq/core/rs_branchv5652330_Y , \__MUX_ternary/core/rs_branchv5642334__WIRE_eq/core/rs_branchv5642329_Y , \__MUX_ternary/core/rs_branchv5192284__WIRE_logic_and/core/rs_branchv5192283_Y , \__MUX_ternary/core/rs_branchv4702237__WIRE_logic_and/core/rs_branchv4702236_Y , \__MUX_ternary/core/rs_branchv4212190__WIRE_logic_and/core/rs_branchv4212189_Y , \__MUX_ternary/core/rs_branchv3722143__WIRE_logic_and/core/rs_branchv3722142_Y , \__MUX_ternary/core/rs_branchv3171966__WIRE_eq/core/rs_branchv3171965_Y , \__MUX_ternary/core/rs_branchv3161968__WIRE_eq/core/rs_branchv3161967_Y , \__MUX_ternary/core/rs_branchv3151970__WIRE_eq/core/rs_branchv3151969_Y 
, \__MUX_ternary/core/rs_branchv3141972__WIRE_eq/core/rs_branchv3141971_Y , \__MUX_ternary/core/rs_branchv3111955__WIRE_eq/core/rs_branchv3111954_Y , \__MUX_ternary/core/rs_branchv3101958__WIRE_eq/core/rs_branchv3101957_Y , \__MUX_ternary/core/rs_branchv3091961__WIRE_eq/core/rs_branchv3091960_Y , \__MUX_ternary/core/rs_branchv3081964__WIRE_eq/core/rs_branchv3081963_Y , __MUX_procmux25547__WIRE_we1, metaReset_rs_branch);
  (* src = "./core/rs_branch.v:331.4-366.7" *)
  wire [3:0] _000_;
  (* src = "./core/rs_branch.v:331.4-366.7" *)
  wire [3:0] _001_;
  (* src = "./core/rs_branch.v:331.4-366.7" *)
  wire [3:0] _002_;
  (* src = "./core/rs_branch.v:331.4-366.7" *)
  wire [3:0] _003_;
  (* src = "./core/rs_branch.v:331.4-366.7" *)
  wire [3:0] _004_;
  (* src = "./core/rs_branch.v:331.4-366.7" *)
  wire [3:0] _005_;
  (* src = "./core/rs_branch.v:331.4-366.7" *)
  wire [3:0] _006_;
  (* src = "./core/rs_branch.v:331.4-366.7" *)
  wire [3:0] _007_;
  (* src = "./core/rs_branch.v:331.4-366.7" *)
  wire [3:0] _008_;
  (* src = "./core/rs_branch.v:0.0-0.0" *)
  wire [3:0] _009_;
  (* src = "./core/rs_branch.v:0.0-0.0" *)
  wire [3:0] _010_;
  (* src = "./core/rs_branch.v:0.0-0.0" *)
  wire [3:0] _011_;
  (* src = "./core/rs_branch.v:0.0-0.0" *)
  wire [3:0] _012_;
  (* src = "./core/rs_branch.v:0.0-0.0" *)
  wire [3:0] _013_;
  (* src = "./core/rs_branch.v:0.0-0.0" *)
  wire [3:0] _014_;
  (* src = "./core/rs_branch.v:308.12-308.34" *)
  wire [31:0] _015_;
  (* src = "./core/rs_branch.v:309.12-309.34" *)
  wire [31:0] _016_;
  (* src = "./core/rs_branch.v:310.12-310.34" *)
  wire [31:0] _017_;
  (* src = "./core/rs_branch.v:311.12-311.34" *)
  wire [31:0] _018_;
  wire _019_;
  wire _020_;
  (* src = "./core/rs_branch.v:372.23-372.34" *)
  wire _021_;
  (* src = "./core/rs_branch.v:386.48-386.59" *)
  wire _022_;
  (* src = "./core/rs_branch.v:421.23-421.34" *)
  wire _023_;
  (* src = "./core/rs_branch.v:435.48-435.59" *)
  wire _024_;
  (* src = "./core/rs_branch.v:470.23-470.34" *)
  wire _025_;
  (* src = "./core/rs_branch.v:484.48-484.59" *)
  wire _026_;
  (* src = "./core/rs_branch.v:519.23-519.34" *)
  wire _027_;
  (* src = "./core/rs_branch.v:533.48-533.59" *)
  wire _028_;
  (* src = "./core/rs_branch.v:386.40-386.60" *)
  wire _029_;
  (* src = "./core/rs_branch.v:435.40-435.60" *)
  wire _030_;
  (* src = "./core/rs_branch.v:484.40-484.60" *)
  wire _031_;
  (* src = "./core/rs_branch.v:533.40-533.60" *)
  wire _032_;
  (* src = "./core/rs_branch.v:386.13-386.61" *)
  wire _033_;
  (* src = "./core/rs_branch.v:435.13-435.61" *)
  wire _034_;
  (* src = "./core/rs_branch.v:484.13-484.61" *)
  wire _035_;
  (* src = "./core/rs_branch.v:533.13-533.61" *)
  wire _036_;
  (* src = "./core/rs_branch.v:0.0-0.0" *)
  wire [31:0] _037_;
  (* src = "./core/rs_branch.v:0.0-0.0" *)
  wire [31:0] _038_;
  (* src = "./core/rs_branch.v:0.0-0.0" *)
  wire [31:0] _039_;
  (* src = "./core/rs_branch.v:0.0-0.0" *)
  wire [3:0] _040_;
  (* src = "./core/rs_branch.v:0.0-0.0" *)
  wire [3:0] _041_;
  (* src = "./core/rs_branch.v:0.0-0.0" *)
  wire [3:0] _042_;
  (* src = "./core/rs_branch.v:0.0-0.0" *)
  wire [3:0] _043_;
  (* src = "./core/rs_branch.v:0.0-0.0" *)
  wire [3:0] _044_;
  (* src = "./core/rs_branch.v:0.0-0.0" *)
  wire [3:0] _045_;
  (* src = "./core/rs_branch.v:0.0-0.0" *)
  wire [3:0] _046_;
  (* src = "./core/rs_branch.v:0.0-0.0" *)
  wire [3:0] _047_;
  (* src = "./core/rs_branch.v:0.0-0.0" *)
  wire [3:0] _048_;
  wire [3:0] _049_;
  wire [3:0] _050_;
  wire [3:0] _051_;
  wire [3:0] _052_;
  wire [3:0] _053_;
  wire [3:0] _054_;
  wire [3:0] _055_;
  wire [3:0] _056_;
  wire [3:0] _057_;
  (* src = "./core/rs_branch.v:0.0-0.0" *)
  wire [3:0] _058_;
  (* src = "./core/rs_branch.v:0.0-0.0" *)
  wire [3:0] _059_;
  (* src = "./core/rs_branch.v:0.0-0.0" *)
  wire [3:0] _060_;
  (* src = "./core/rs_branch.v:0.0-0.0" *)
  wire [3:0] _061_;
  (* src = "./core/rs_branch.v:0.0-0.0" *)
  wire [3:0] _062_;
  (* src = "./core/rs_branch.v:0.0-0.0" *)
  wire [3:0] _063_;
  (* src = "./core/rs_branch.v:0.0-0.0" *)
  wire _064_;
  (* src = "./core/rs_branch.v:0.0-0.0" *)
  wire _065_;
  (* src = "./core/rs_branch.v:372.14-372.52" *)
  wire [31:0] _066_;
  (* src = "./core/rs_branch.v:373.16-373.58" *)
  wire [31:0] _067_;
  (* src = "./core/rs_branch.v:374.16-374.58" *)
  wire [31:0] _068_;
  (* src = "./core/rs_branch.v:375.18-375.64" *)
  wire _069_;
  (* src = "./core/rs_branch.v:376.18-376.64" *)
  wire _070_;
  (* src = "./core/rs_branch.v:377.15-377.55" *)
  wire [31:0] _071_;
  (* src = "./core/rs_branch.v:378.18-378.64" *)
  wire [5:0] _072_;
  (* src = "./core/rs_branch.v:379.18-379.64" *)
  wire _073_;
  (* src = "./core/rs_branch.v:380.18-380.64" *)
  wire [3:0] _074_;
  (* src = "./core/rs_branch.v:381.19-381.67" *)
  wire [4:0] _075_;
  (* src = "./core/rs_branch.v:382.15-382.55" *)
  wire [9:0] _076_;
  (* src = "./core/rs_branch.v:383.18-383.64" *)
  wire [31:0] _077_;
  (* src = "./core/rs_branch.v:384.18-384.64" *)
  wire _078_;
  (* src = "./core/rs_branch.v:385.18-385.64" *)
  wire [6:0] _079_;
  (* src = "./core/rs_branch.v:421.14-421.52" *)
  wire [31:0] _080_;
  (* src = "./core/rs_branch.v:422.16-422.58" *)
  wire [31:0] _081_;
  (* src = "./core/rs_branch.v:423.16-423.58" *)
  wire [31:0] _082_;
  (* src = "./core/rs_branch.v:424.18-424.64" *)
  wire _083_;
  (* src = "./core/rs_branch.v:425.18-425.64" *)
  wire _084_;
  (* src = "./core/rs_branch.v:426.15-426.55" *)
  wire [31:0] _085_;
  (* src = "./core/rs_branch.v:427.18-427.64" *)
  wire [5:0] _086_;
  (* src = "./core/rs_branch.v:428.18-428.64" *)
  wire _087_;
  (* src = "./core/rs_branch.v:429.18-429.64" *)
  wire [3:0] _088_;
  (* src = "./core/rs_branch.v:430.19-430.67" *)
  wire [4:0] _089_;
  (* src = "./core/rs_branch.v:431.15-431.55" *)
  wire [9:0] _090_;
  (* src = "./core/rs_branch.v:432.18-432.64" *)
  wire [31:0] _091_;
  (* src = "./core/rs_branch.v:433.18-433.64" *)
  wire _092_;
  (* src = "./core/rs_branch.v:434.18-434.64" *)
  wire [6:0] _093_;
  (* src = "./core/rs_branch.v:470.14-470.52" *)
  wire [31:0] _094_;
  (* src = "./core/rs_branch.v:471.16-471.58" *)
  wire [31:0] _095_;
  (* src = "./core/rs_branch.v:472.16-472.58" *)
  wire [31:0] _096_;
  (* src = "./core/rs_branch.v:473.18-473.64" *)
  wire _097_;
  (* src = "./core/rs_branch.v:474.18-474.64" *)
  wire _098_;
  (* src = "./core/rs_branch.v:475.15-475.55" *)
  wire [31:0] _099_;
  (* src = "./core/rs_branch.v:476.18-476.64" *)
  wire [5:0] _100_;
  (* src = "./core/rs_branch.v:477.18-477.64" *)
  wire _101_;
  (* src = "./core/rs_branch.v:478.18-478.64" *)
  wire [3:0] _102_;
  (* src = "./core/rs_branch.v:479.19-479.67" *)
  wire [4:0] _103_;
  (* src = "./core/rs_branch.v:480.15-480.55" *)
  wire [9:0] _104_;
  (* src = "./core/rs_branch.v:481.18-481.64" *)
  wire [31:0] _105_;
  (* src = "./core/rs_branch.v:482.18-482.64" *)
  wire _106_;
  (* src = "./core/rs_branch.v:483.18-483.64" *)
  wire [6:0] _107_;
  (* src = "./core/rs_branch.v:519.14-519.52" *)
  wire [31:0] _108_;
  (* src = "./core/rs_branch.v:520.16-520.58" *)
  wire [31:0] _109_;
  (* src = "./core/rs_branch.v:521.16-521.58" *)
  wire [31:0] _110_;
  (* src = "./core/rs_branch.v:522.18-522.64" *)
  wire _111_;
  (* src = "./core/rs_branch.v:523.18-523.64" *)
  wire _112_;
  (* src = "./core/rs_branch.v:524.15-524.55" *)
  wire [31:0] _113_;
  (* src = "./core/rs_branch.v:525.18-525.64" *)
  wire [5:0] _114_;
  (* src = "./core/rs_branch.v:526.18-526.64" *)
  wire _115_;
  (* src = "./core/rs_branch.v:527.18-527.64" *)
  wire [3:0] _116_;
  (* src = "./core/rs_branch.v:528.19-528.67" *)
  wire [4:0] _117_;
  (* src = "./core/rs_branch.v:529.15-529.55" *)
  wire [9:0] _118_;
  (* src = "./core/rs_branch.v:530.18-530.64" *)
  wire [31:0] _119_;
  (* src = "./core/rs_branch.v:531.18-531.64" *)
  wire _120_;
  (* src = "./core/rs_branch.v:532.18-532.64" *)
  wire [6:0] _121_;
  (* src = "./core/rs_branch.v:565.7-566.47" *)
  wire [31:0] _122_;
  (* src = "./core/rs_branch.v:566.7-566.47" *)
  wire [31:0] _123_;
  (* src = "./core/rs_branch.v:569.7-570.47" *)
  wire [31:0] _124_;
  (* src = "./core/rs_branch.v:570.7-570.47" *)
  wire [31:0] _125_;
  (* src = "./core/rs_branch.v:573.9-574.39" *)
  wire [31:0] _126_;
  (* src = "./core/rs_branch.v:574.9-574.39" *)
  wire [31:0] _127_;
  (* src = "./core/rs_branch.v:577.3-578.35" *)
  wire [31:0] _128_;
  (* src = "./core/rs_branch.v:578.3-578.35" *)
  wire [31:0] _129_;
  (* src = "./core/rs_branch.v:581.6-582.44" *)
  wire [5:0] _130_;
  (* src = "./core/rs_branch.v:582.6-582.44" *)
  wire [5:0] _131_;
  (* src = "./core/rs_branch.v:585.6-586.44" *)
  wire _132_;
  (* src = "./core/rs_branch.v:586.6-586.44" *)
  wire _133_;
  (* src = "./core/rs_branch.v:589.6-590.44" *)
  wire [3:0] _134_;
  (* src = "./core/rs_branch.v:590.6-590.44" *)
  wire [3:0] _135_;
  (* src = "./core/rs_branch.v:593.7-594.47" *)
  wire [4:0] _136_;
  (* src = "./core/rs_branch.v:594.7-594.47" *)
  wire [4:0] _137_;
  (* src = "./core/rs_branch.v:597.3-598.35" *)
  wire [9:0] _138_;
  (* src = "./core/rs_branch.v:598.3-598.35" *)
  wire [9:0] _139_;
  (* src = "./core/rs_branch.v:601.6-602.44" *)
  wire _140_;
  (* src = "./core/rs_branch.v:602.6-602.44" *)
  wire _141_;
  (* src = "./core/rs_branch.v:605.6-606.44" *)
  wire [31:0] _142_;
  (* src = "./core/rs_branch.v:606.6-606.44" *)
  wire [31:0] _143_;
  (* src = "./core/rs_branch.v:609.6-610.44" *)
  wire [6:0] _144_;
  (* src = "./core/rs_branch.v:610.6-610.44" *)
  wire [6:0] _145_;
  (* mux_wire = 32'd1 *)
  (* rs_branch = 32'd1 *)
  output __MUX_procmux25403__WIRE_clearbusy;
  wire __MUX_procmux25403__WIRE_clearbusy;
  (* mux_wire = 32'd1 *)
  (* rs_branch = 32'd1 *)
  output __MUX_procmux25451__WIRE_we2;
  wire __MUX_procmux25451__WIRE_we2;
  (* mux_wire = 32'd1 *)
  (* rs_branch = 32'd1 *)
  output __MUX_procmux25502__WIRE_prsuccess;
  wire __MUX_procmux25502__WIRE_prsuccess;
  (* mux_wire = 32'd1 *)
  (* rs_branch = 32'd1 *)
  output __MUX_procmux25505__WIRE_prmiss;
  wire __MUX_procmux25505__WIRE_prmiss;
  (* mux_wire = 32'd1 *)
  (* rs_branch = 32'd1 *)
  output __MUX_procmux25547__WIRE_we1;
  wire __MUX_procmux25547__WIRE_we1;
  (* mux_wire = 32'd1 *)
  (* rs_branch = 32'd1 *)
  output \__MUX_ternary/core/rs_branchv3081964__WIRE_eq/core/rs_branchv3081963_Y ;
  wire \__MUX_ternary/core/rs_branchv3081964__WIRE_eq/core/rs_branchv3081963_Y ;
  (* mux_wire = 32'd1 *)
  (* rs_branch = 32'd1 *)
  output \__MUX_ternary/core/rs_branchv3091961__WIRE_eq/core/rs_branchv3091960_Y ;
  wire \__MUX_ternary/core/rs_branchv3091961__WIRE_eq/core/rs_branchv3091960_Y ;
  (* mux_wire = 32'd1 *)
  (* rs_branch = 32'd1 *)
  output \__MUX_ternary/core/rs_branchv3101958__WIRE_eq/core/rs_branchv3101957_Y ;
  wire \__MUX_ternary/core/rs_branchv3101958__WIRE_eq/core/rs_branchv3101957_Y ;
  (* mux_wire = 32'd1 *)
  (* rs_branch = 32'd1 *)
  output \__MUX_ternary/core/rs_branchv3111955__WIRE_eq/core/rs_branchv3111954_Y ;
  wire \__MUX_ternary/core/rs_branchv3111955__WIRE_eq/core/rs_branchv3111954_Y ;
  (* mux_wire = 32'd1 *)
  (* rs_branch = 32'd1 *)
  output \__MUX_ternary/core/rs_branchv3141972__WIRE_eq/core/rs_branchv3141971_Y ;
  wire \__MUX_ternary/core/rs_branchv3141972__WIRE_eq/core/rs_branchv3141971_Y ;
  (* mux_wire = 32'd1 *)
  (* rs_branch = 32'd1 *)
  output \__MUX_ternary/core/rs_branchv3151970__WIRE_eq/core/rs_branchv3151969_Y ;
  wire \__MUX_ternary/core/rs_branchv3151970__WIRE_eq/core/rs_branchv3151969_Y ;
  (* mux_wire = 32'd1 *)
  (* rs_branch = 32'd1 *)
  output \__MUX_ternary/core/rs_branchv3161968__WIRE_eq/core/rs_branchv3161967_Y ;
  wire \__MUX_ternary/core/rs_branchv3161968__WIRE_eq/core/rs_branchv3161967_Y ;
  (* mux_wire = 32'd1 *)
  (* rs_branch = 32'd1 *)
  output \__MUX_ternary/core/rs_branchv3171966__WIRE_eq/core/rs_branchv3171965_Y ;
  wire \__MUX_ternary/core/rs_branchv3171966__WIRE_eq/core/rs_branchv3171965_Y ;
  (* mux_wire = 32'd1 *)
  (* rs_branch = 32'd1 *)
  output \__MUX_ternary/core/rs_branchv3722143__WIRE_logic_and/core/rs_branchv3722142_Y ;
  wire \__MUX_ternary/core/rs_branchv3722143__WIRE_logic_and/core/rs_branchv3722142_Y ;
  (* mux_wire = 32'd1 *)
  (* rs_branch = 32'd1 *)
  output \__MUX_ternary/core/rs_branchv4212190__WIRE_logic_and/core/rs_branchv4212189_Y ;
  wire \__MUX_ternary/core/rs_branchv4212190__WIRE_logic_and/core/rs_branchv4212189_Y ;
  (* mux_wire = 32'd1 *)
  (* rs_branch = 32'd1 *)
  output \__MUX_ternary/core/rs_branchv4702237__WIRE_logic_and/core/rs_branchv4702236_Y ;
  wire \__MUX_ternary/core/rs_branchv4702237__WIRE_logic_and/core/rs_branchv4702236_Y ;
  (* mux_wire = 32'd1 *)
  (* rs_branch = 32'd1 *)
  output \__MUX_ternary/core/rs_branchv5192284__WIRE_logic_and/core/rs_branchv5192283_Y ;
  wire \__MUX_ternary/core/rs_branchv5192284__WIRE_logic_and/core/rs_branchv5192283_Y ;
  (* mux_wire = 32'd1 *)
  (* rs_branch = 32'd1 *)
  output \__MUX_ternary/core/rs_branchv5642334__WIRE_eq/core/rs_branchv5642329_Y ;
  wire \__MUX_ternary/core/rs_branchv5642334__WIRE_eq/core/rs_branchv5642329_Y ;
  (* mux_wire = 32'd1 *)
  (* rs_branch = 32'd1 *)
  output \__MUX_ternary/core/rs_branchv5652333__WIRE_eq/core/rs_branchv5652330_Y ;
  wire \__MUX_ternary/core/rs_branchv5652333__WIRE_eq/core/rs_branchv5652330_Y ;
  (* mux_wire = 32'd1 *)
  (* rs_branch = 32'd1 *)
  output \__MUX_ternary/core/rs_branchv5662332__WIRE_eq/core/rs_branchv5662331_Y ;
  wire \__MUX_ternary/core/rs_branchv5662332__WIRE_eq/core/rs_branchv5662331_Y ;
  (* src = "./core/rs_branch.v:222.26-222.32" *)
  output [3:0] alu_op;
  wire [3:0] alu_op;
  (* src = "./core/rs_branch.v:256.23-256.31" *)
  wire [3:0] alu_op_0;
  (* src = "./core/rs_branch.v:270.23-270.31" *)
  wire [3:0] alu_op_1;
  (* src = "./core/rs_branch.v:284.23-284.31" *)
  wire [3:0] alu_op_2;
  (* src = "./core/rs_branch.v:298.23-298.31" *)
  wire [3:0] alu_op_3;
  (* src = "./core/rs_branch.v:225.28-225.31" *)
  output [9:0] bhr;
  wire [9:0] bhr;
  (* src = "./core/rs_branch.v:258.24-258.29" *)
  wire [9:0] bhr_0;
  (* src = "./core/rs_branch.v:272.24-272.29" *)
  wire [9:0] bhr_1;
  (* src = "./core/rs_branch.v:286.24-286.29" *)
  wire [9:0] bhr_2;
  (* src = "./core/rs_branch.v:300.24-300.29" *)
  wire [9:0] bhr_3;
  (* src = "./core/rs_branch.v:167.24-167.31" *)
  output [3:0] busyvec;
  reg [3:0] busyvec;
  (* src = "./core/rs_branch.v:174.23-174.32" *)
  input clearbusy;
  wire clearbusy;
  (* src = "./core/rs_branch.v:165.23-165.26" *)
  input clk;
  wire clk;
  (* src = "./core/rs_branch.v:221.24-221.30" *)
  output dstval;
  wire dstval;
  (* src = "./core/rs_branch.v:255.17-255.25" *)
  wire dstval_0;
  (* src = "./core/rs_branch.v:269.17-269.25" *)
  wire dstval_1;
  (* src = "./core/rs_branch.v:283.17-283.25" *)
  wire dstval_2;
  (* src = "./core/rs_branch.v:297.17-297.25" *)
  wire dstval_3;
  (* src = "./core/rs_branch.v:215.31-215.38" *)
  output [31:0] ex_src1;
  wire [31:0] ex_src1;
  (* src = "./core/rs_branch.v:249.24-249.33" *)
  wire [31:0] ex_src1_0;
  (* src = "./core/rs_branch.v:263.24-263.33" *)
  wire [31:0] ex_src1_1;
  (* src = "./core/rs_branch.v:277.24-277.33" *)
  wire [31:0] ex_src1_2;
  (* src = "./core/rs_branch.v:291.24-291.33" *)
  wire [31:0] ex_src1_3;
  (* src = "./core/rs_branch.v:216.31-216.38" *)
  output [31:0] ex_src2;
  wire [31:0] ex_src2;
  (* src = "./core/rs_branch.v:250.24-250.33" *)
  wire [31:0] ex_src2_0;
  (* src = "./core/rs_branch.v:264.24-264.33" *)
  wire [31:0] ex_src2_1;
  (* src = "./core/rs_branch.v:278.24-278.33" *)
  wire [31:0] ex_src2_2;
  (* src = "./core/rs_branch.v:292.24-292.33" *)
  wire [31:0] ex_src2_3;
  (* src = "./core/rs_branch.v:232.29-232.35" *)
  input [5:0] exdst1;
  wire [5:0] exdst1;
  (* src = "./core/rs_branch.v:235.29-235.35" *)
  input [5:0] exdst2;
  wire [5:0] exdst2;
  (* src = "./core/rs_branch.v:238.29-238.35" *)
  input [5:0] exdst3;
  wire [5:0] exdst3;
  (* src = "./core/rs_branch.v:241.29-241.35" *)
  input [5:0] exdst4;
  wire [5:0] exdst4;
  (* src = "./core/rs_branch.v:244.29-244.35" *)
  input [5:0] exdst5;
  wire [5:0] exdst5;
  (* src = "./core/rs_branch.v:231.30-231.37" *)
  input [31:0] exrslt1;
  wire [31:0] exrslt1;
  (* src = "./core/rs_branch.v:234.30-234.37" *)
  input [31:0] exrslt2;
  wire [31:0] exrslt2;
  (* src = "./core/rs_branch.v:237.30-237.37" *)
  input [31:0] exrslt3;
  wire [31:0] exrslt3;
  (* src = "./core/rs_branch.v:240.30-240.37" *)
  input [31:0] exrslt4;
  wire [31:0] exrslt4;
  (* src = "./core/rs_branch.v:243.30-243.37" *)
  input [31:0] exrslt5;
  wire [31:0] exrslt5;
  (* src = "./core/rs_branch.v:219.31-219.34" *)
  output [31:0] imm;
  wire [31:0] imm;
  (* src = "./core/rs_branch.v:253.24-253.29" *)
  wire [31:0] imm_0;
  (* src = "./core/rs_branch.v:267.24-267.29" *)
  wire [31:0] imm_1;
  (* src = "./core/rs_branch.v:281.24-281.29" *)
  wire [31:0] imm_2;
  (* src = "./core/rs_branch.v:295.24-295.29" *)
  wire [31:0] imm_3;
  (* src = "./core/rs_branch.v:307.23-307.33" *)
  wire [3:0] inv_vector;
  (* src = "./core/rs_branch.v:313.23-313.38" *)
  wire [3:0] inv_vector_spec;
  (* src = "./core/rs_branch.v:175.24-175.33" *)
  input [1:0] issueaddr;
  wire [1:0] issueaddr;
  (* src = "./core/rs_branch.v:233.23-233.33" *)
  input kill_spec1;
  wire kill_spec1;
  (* src = "./core/rs_branch.v:236.23-236.33" *)
  input kill_spec2;
  wire kill_spec2;
  (* src = "./core/rs_branch.v:239.23-239.33" *)
  input kill_spec3;
  wire kill_spec3;
  (* src = "./core/rs_branch.v:242.23-242.33" *)
  input kill_spec4;
  wire kill_spec4;
  (* src = "./core/rs_branch.v:245.23-245.33" *)
  input kill_spec5;
  wire kill_spec5;
  (* meta_reset = 32'd1 *)
  input metaReset_rs_branch;
  wire metaReset_rs_branch;
  (* src = "./core/rs_branch.v:228.29-228.35" *)
  output [6:0] opcode;
  wire [6:0] opcode;
  (* src = "./core/rs_branch.v:261.23-261.31" *)
  wire [6:0] opcode_0;
  (* src = "./core/rs_branch.v:275.23-275.31" *)
  wire [6:0] opcode_1;
  (* src = "./core/rs_branch.v:289.23-289.31" *)
  wire [6:0] opcode_2;
  (* src = "./core/rs_branch.v:303.23-303.31" *)
  wire [6:0] opcode_3;
  (* src = "./core/rs_branch.v:218.31-218.33" *)
  output [31:0] pc;
  wire [31:0] pc;
  (* src = "./core/rs_branch.v:252.24-252.28" *)
  wire [31:0] pc_0;
  (* src = "./core/rs_branch.v:266.24-266.28" *)
  wire [31:0] pc_1;
  (* src = "./core/rs_branch.v:280.24-280.28" *)
  wire [31:0] pc_2;
  (* src = "./core/rs_branch.v:294.24-294.28" *)
  wire [31:0] pc_3;
  (* src = "./core/rs_branch.v:227.31-227.37" *)
  output [31:0] praddr;
  wire [31:0] praddr;
  (* src = "./core/rs_branch.v:260.24-260.32" *)
  wire [31:0] praddr_0;
  (* src = "./core/rs_branch.v:274.24-274.32" *)
  wire [31:0] praddr_1;
  (* src = "./core/rs_branch.v:288.24-288.32" *)
  wire [31:0] praddr_2;
  (* src = "./core/rs_branch.v:302.24-302.32" *)
  wire [31:0] praddr_3;
  (* src = "./core/rs_branch.v:172.24-172.38" *)
  output [3:0] prbusyvec_next;
  wire [3:0] prbusyvec_next;
  (* src = "./core/rs_branch.v:226.24-226.30" *)
  output prcond;
  wire prcond;
  (* src = "./core/rs_branch.v:259.17-259.25" *)
  wire prcond_0;
  (* src = "./core/rs_branch.v:273.17-273.25" *)
  wire prcond_1;
  (* src = "./core/rs_branch.v:287.17-287.25" *)
  wire prcond_2;
  (* src = "./core/rs_branch.v:301.17-301.25" *)
  wire prcond_3;
  (* src = "./core/rs_branch.v:168.23-168.29" *)
  input prmiss;
  wire prmiss;
  (* src = "./core/rs_branch.v:169.23-169.32" *)
  input prsuccess;
  wire prsuccess;
  (* src = "./core/rs_branch.v:170.27-170.32" *)
  input [4:0] prtag;
  wire [4:0] prtag;
  (* src = "./core/rs_branch.v:217.24-217.29" *)
  output [3:0] ready;
  wire [3:0] ready;
  (* src = "./core/rs_branch.v:251.17-251.24" *)
  wire ready_0;
  (* src = "./core/rs_branch.v:265.17-265.24" *)
  wire ready_1;
  (* src = "./core/rs_branch.v:279.17-279.24" *)
  wire ready_2;
  (* src = "./core/rs_branch.v:293.17-293.24" *)
  wire ready_3;
  (* reset_wire = 32'd1 *)
  (* src = "./core/rs_branch.v:166.23-166.28" *)
  input reset;
  wire reset;
  (* src = "./core/rs_branch.v:220.30-220.36" *)
  output [5:0] rrftag;
  wire [5:0] rrftag;
  (* src = "./core/rs_branch.v:254.24-254.32" *)
  wire [5:0] rrftag_0;
  (* src = "./core/rs_branch.v:268.24-268.32" *)
  wire [5:0] rrftag_1;
  (* src = "./core/rs_branch.v:282.24-282.32" *)
  wire [5:0] rrftag_2;
  (* src = "./core/rs_branch.v:296.24-296.32" *)
  wire [5:0] rrftag_3;
  (* mux_wire = 32'd1 *)
  (* rs_branch_ent = 32'd1 *)
  output \rs_branch_ent-ent0___MUX_procmux28981__WIRE_we ;
  wire \rs_branch_ent-ent0___MUX_procmux28981__WIRE_we ;
  (* mux_wire = 32'd1 *)
  (* rs_branch_ent = 32'd1 *)
  output \rs_branch_ent-ent0___MUX_ternary/core/rs_branchv687801__WIRE_and/core/rs_branchv687800_Y ;
  wire \rs_branch_ent-ent0___MUX_ternary/core/rs_branchv687801__WIRE_and/core/rs_branchv687800_Y ;
  (* mux_wire = 32'd1 *)
  (* rs_branch_ent = 32'd1 *)
  output \rs_branch_ent-ent0___MUX_ternary/core/rs_branchv707804__WIRE_and/core/rs_branchv707803_Y ;
  wire \rs_branch_ent-ent0___MUX_ternary/core/rs_branchv707804__WIRE_and/core/rs_branchv707803_Y ;
  (* mux_wire = 32'd1 *)
  (* src_manager = 32'd1 *)
  output \rs_branch_ent-ent0_src_manager-srcmng1___MUX_ternary/core/src_managerv263678__WIRE_opr_rdy ;
  wire \rs_branch_ent-ent0_src_manager-srcmng1___MUX_ternary/core/src_managerv263678__WIRE_opr_rdy ;
  (* mux_wire = 32'd1 *)
  (* src_manager = 32'd1 *)
  output \rs_branch_ent-ent0_src_manager-srcmng1___MUX_ternary/core/src_managerv273677__WIRE_and/core/src_managerv273660_Y ;
  wire \rs_branch_ent-ent0_src_manager-srcmng1___MUX_ternary/core/src_managerv273677__WIRE_and/core/src_managerv273660_Y ;
  (* mux_wire = 32'd1 *)
  (* src_manager = 32'd1 *)
  output \rs_branch_ent-ent0_src_manager-srcmng1___MUX_ternary/core/src_managerv283676__WIRE_and/core/src_managerv283663_Y ;
  wire \rs_branch_ent-ent0_src_manager-srcmng1___MUX_ternary/core/src_managerv283676__WIRE_and/core/src_managerv283663_Y ;
  (* mux_wire = 32'd1 *)
  (* src_manager = 32'd1 *)
  output \rs_branch_ent-ent0_src_manager-srcmng1___MUX_ternary/core/src_managerv293675__WIRE_and/core/src_managerv293666_Y ;
  wire \rs_branch_ent-ent0_src_manager-srcmng1___MUX_ternary/core/src_managerv293675__WIRE_and/core/src_managerv293666_Y ;
  (* mux_wire = 32'd1 *)
  (* src_manager = 32'd1 *)
  output \rs_branch_ent-ent0_src_manager-srcmng1___MUX_ternary/core/src_managerv303674__WIRE_and/core/src_managerv303669_Y ;
  wire \rs_branch_ent-ent0_src_manager-srcmng1___MUX_ternary/core/src_managerv303674__WIRE_and/core/src_managerv303669_Y ;
  (* mux_wire = 32'd1 *)
  (* src_manager = 32'd1 *)
  output \rs_branch_ent-ent0_src_manager-srcmng1___MUX_ternary/core/src_managerv313673__WIRE_and/core/src_managerv313672_Y ;
  wire \rs_branch_ent-ent0_src_manager-srcmng1___MUX_ternary/core/src_managerv313673__WIRE_and/core/src_managerv313672_Y ;
  (* mux_wire = 32'd1 *)
  (* src_manager = 32'd1 *)
  output \rs_branch_ent-ent0_src_manager-srcmng2___MUX_ternary/core/src_managerv263678__WIRE_opr_rdy ;
  wire \rs_branch_ent-ent0_src_manager-srcmng2___MUX_ternary/core/src_managerv263678__WIRE_opr_rdy ;
  (* mux_wire = 32'd1 *)
  (* src_manager = 32'd1 *)
  output \rs_branch_ent-ent0_src_manager-srcmng2___MUX_ternary/core/src_managerv273677__WIRE_and/core/src_managerv273660_Y ;
  wire \rs_branch_ent-ent0_src_manager-srcmng2___MUX_ternary/core/src_managerv273677__WIRE_and/core/src_managerv273660_Y ;
  (* mux_wire = 32'd1 *)
  (* src_manager = 32'd1 *)
  output \rs_branch_ent-ent0_src_manager-srcmng2___MUX_ternary/core/src_managerv283676__WIRE_and/core/src_managerv283663_Y ;
  wire \rs_branch_ent-ent0_src_manager-srcmng2___MUX_ternary/core/src_managerv283676__WIRE_and/core/src_managerv283663_Y ;
  (* mux_wire = 32'd1 *)
  (* src_manager = 32'd1 *)
  output \rs_branch_ent-ent0_src_manager-srcmng2___MUX_ternary/core/src_managerv293675__WIRE_and/core/src_managerv293666_Y ;
  wire \rs_branch_ent-ent0_src_manager-srcmng2___MUX_ternary/core/src_managerv293675__WIRE_and/core/src_managerv293666_Y ;
  (* mux_wire = 32'd1 *)
  (* src_manager = 32'd1 *)
  output \rs_branch_ent-ent0_src_manager-srcmng2___MUX_ternary/core/src_managerv303674__WIRE_and/core/src_managerv303669_Y ;
  wire \rs_branch_ent-ent0_src_manager-srcmng2___MUX_ternary/core/src_managerv303674__WIRE_and/core/src_managerv303669_Y ;
  (* mux_wire = 32'd1 *)
  (* src_manager = 32'd1 *)
  output \rs_branch_ent-ent0_src_manager-srcmng2___MUX_ternary/core/src_managerv313673__WIRE_and/core/src_managerv313672_Y ;
  wire \rs_branch_ent-ent0_src_manager-srcmng2___MUX_ternary/core/src_managerv313673__WIRE_and/core/src_managerv313672_Y ;
  (* mux_wire = 32'd1 *)
  (* rs_branch_ent = 32'd1 *)
  output \rs_branch_ent-ent1___MUX_procmux28981__WIRE_we ;
  wire \rs_branch_ent-ent1___MUX_procmux28981__WIRE_we ;
  (* mux_wire = 32'd1 *)
  (* rs_branch_ent = 32'd1 *)
  output \rs_branch_ent-ent1___MUX_ternary/core/rs_branchv687801__WIRE_and/core/rs_branchv687800_Y ;
  wire \rs_branch_ent-ent1___MUX_ternary/core/rs_branchv687801__WIRE_and/core/rs_branchv687800_Y ;
  (* mux_wire = 32'd1 *)
  (* rs_branch_ent = 32'd1 *)
  output \rs_branch_ent-ent1___MUX_ternary/core/rs_branchv707804__WIRE_and/core/rs_branchv707803_Y ;
  wire \rs_branch_ent-ent1___MUX_ternary/core/rs_branchv707804__WIRE_and/core/rs_branchv707803_Y ;
  (* mux_wire = 32'd1 *)
  (* src_manager = 32'd1 *)
  output \rs_branch_ent-ent1_src_manager-srcmng1___MUX_ternary/core/src_managerv263678__WIRE_opr_rdy ;
  wire \rs_branch_ent-ent1_src_manager-srcmng1___MUX_ternary/core/src_managerv263678__WIRE_opr_rdy ;
  (* mux_wire = 32'd1 *)
  (* src_manager = 32'd1 *)
  output \rs_branch_ent-ent1_src_manager-srcmng1___MUX_ternary/core/src_managerv273677__WIRE_and/core/src_managerv273660_Y ;
  wire \rs_branch_ent-ent1_src_manager-srcmng1___MUX_ternary/core/src_managerv273677__WIRE_and/core/src_managerv273660_Y ;
  (* mux_wire = 32'd1 *)
  (* src_manager = 32'd1 *)
  output \rs_branch_ent-ent1_src_manager-srcmng1___MUX_ternary/core/src_managerv283676__WIRE_and/core/src_managerv283663_Y ;
  wire \rs_branch_ent-ent1_src_manager-srcmng1___MUX_ternary/core/src_managerv283676__WIRE_and/core/src_managerv283663_Y ;
  (* mux_wire = 32'd1 *)
  (* src_manager = 32'd1 *)
  output \rs_branch_ent-ent1_src_manager-srcmng1___MUX_ternary/core/src_managerv293675__WIRE_and/core/src_managerv293666_Y ;
  wire \rs_branch_ent-ent1_src_manager-srcmng1___MUX_ternary/core/src_managerv293675__WIRE_and/core/src_managerv293666_Y ;
  (* mux_wire = 32'd1 *)
  (* src_manager = 32'd1 *)
  output \rs_branch_ent-ent1_src_manager-srcmng1___MUX_ternary/core/src_managerv303674__WIRE_and/core/src_managerv303669_Y ;
  wire \rs_branch_ent-ent1_src_manager-srcmng1___MUX_ternary/core/src_managerv303674__WIRE_and/core/src_managerv303669_Y ;
  (* mux_wire = 32'd1 *)
  (* src_manager = 32'd1 *)
  output \rs_branch_ent-ent1_src_manager-srcmng1___MUX_ternary/core/src_managerv313673__WIRE_and/core/src_managerv313672_Y ;
  wire \rs_branch_ent-ent1_src_manager-srcmng1___MUX_ternary/core/src_managerv313673__WIRE_and/core/src_managerv313672_Y ;
  (* mux_wire = 32'd1 *)
  (* src_manager = 32'd1 *)
  output \rs_branch_ent-ent1_src_manager-srcmng2___MUX_ternary/core/src_managerv263678__WIRE_opr_rdy ;
  wire \rs_branch_ent-ent1_src_manager-srcmng2___MUX_ternary/core/src_managerv263678__WIRE_opr_rdy ;
  (* mux_wire = 32'd1 *)
  (* src_manager = 32'd1 *)
  output \rs_branch_ent-ent1_src_manager-srcmng2___MUX_ternary/core/src_managerv273677__WIRE_and/core/src_managerv273660_Y ;
  wire \rs_branch_ent-ent1_src_manager-srcmng2___MUX_ternary/core/src_managerv273677__WIRE_and/core/src_managerv273660_Y ;
  (* mux_wire = 32'd1 *)
  (* src_manager = 32'd1 *)
  output \rs_branch_ent-ent1_src_manager-srcmng2___MUX_ternary/core/src_managerv283676__WIRE_and/core/src_managerv283663_Y ;
  wire \rs_branch_ent-ent1_src_manager-srcmng2___MUX_ternary/core/src_managerv283676__WIRE_and/core/src_managerv283663_Y ;
  (* mux_wire = 32'd1 *)
  (* src_manager = 32'd1 *)
  output \rs_branch_ent-ent1_src_manager-srcmng2___MUX_ternary/core/src_managerv293675__WIRE_and/core/src_managerv293666_Y ;
  wire \rs_branch_ent-ent1_src_manager-srcmng2___MUX_ternary/core/src_managerv293675__WIRE_and/core/src_managerv293666_Y ;
  (* mux_wire = 32'd1 *)
  (* src_manager = 32'd1 *)
  output \rs_branch_ent-ent1_src_manager-srcmng2___MUX_ternary/core/src_managerv303674__WIRE_and/core/src_managerv303669_Y ;
  wire \rs_branch_ent-ent1_src_manager-srcmng2___MUX_ternary/core/src_managerv303674__WIRE_and/core/src_managerv303669_Y ;
  (* mux_wire = 32'd1 *)
  (* src_manager = 32'd1 *)
  output \rs_branch_ent-ent1_src_manager-srcmng2___MUX_ternary/core/src_managerv313673__WIRE_and/core/src_managerv313672_Y ;
  wire \rs_branch_ent-ent1_src_manager-srcmng2___MUX_ternary/core/src_managerv313673__WIRE_and/core/src_managerv313672_Y ;
  (* mux_wire = 32'd1 *)
  (* rs_branch_ent = 32'd1 *)
  output \rs_branch_ent-ent2___MUX_procmux28981__WIRE_we ;
  wire \rs_branch_ent-ent2___MUX_procmux28981__WIRE_we ;
  (* mux_wire = 32'd1 *)
  (* rs_branch_ent = 32'd1 *)
  output \rs_branch_ent-ent2___MUX_ternary/core/rs_branchv687801__WIRE_and/core/rs_branchv687800_Y ;
  wire \rs_branch_ent-ent2___MUX_ternary/core/rs_branchv687801__WIRE_and/core/rs_branchv687800_Y ;
  (* mux_wire = 32'd1 *)
  (* rs_branch_ent = 32'd1 *)
  output \rs_branch_ent-ent2___MUX_ternary/core/rs_branchv707804__WIRE_and/core/rs_branchv707803_Y ;
  wire \rs_branch_ent-ent2___MUX_ternary/core/rs_branchv707804__WIRE_and/core/rs_branchv707803_Y ;
  (* mux_wire = 32'd1 *)
  (* src_manager = 32'd1 *)
  output \rs_branch_ent-ent2_src_manager-srcmng1___MUX_ternary/core/src_managerv263678__WIRE_opr_rdy ;
  wire \rs_branch_ent-ent2_src_manager-srcmng1___MUX_ternary/core/src_managerv263678__WIRE_opr_rdy ;
  (* mux_wire = 32'd1 *)
  (* src_manager = 32'd1 *)
  output \rs_branch_ent-ent2_src_manager-srcmng1___MUX_ternary/core/src_managerv273677__WIRE_and/core/src_managerv273660_Y ;
  wire \rs_branch_ent-ent2_src_manager-srcmng1___MUX_ternary/core/src_managerv273677__WIRE_and/core/src_managerv273660_Y ;
  (* mux_wire = 32'd1 *)
  (* src_manager = 32'd1 *)
  output \rs_branch_ent-ent2_src_manager-srcmng1___MUX_ternary/core/src_managerv283676__WIRE_and/core/src_managerv283663_Y ;
  wire \rs_branch_ent-ent2_src_manager-srcmng1___MUX_ternary/core/src_managerv283676__WIRE_and/core/src_managerv283663_Y ;
  (* mux_wire = 32'd1 *)
  (* src_manager = 32'd1 *)
  output \rs_branch_ent-ent2_src_manager-srcmng1___MUX_ternary/core/src_managerv293675__WIRE_and/core/src_managerv293666_Y ;
  wire \rs_branch_ent-ent2_src_manager-srcmng1___MUX_ternary/core/src_managerv293675__WIRE_and/core/src_managerv293666_Y ;
  (* mux_wire = 32'd1 *)
  (* src_manager = 32'd1 *)
  output \rs_branch_ent-ent2_src_manager-srcmng1___MUX_ternary/core/src_managerv303674__WIRE_and/core/src_managerv303669_Y ;
  wire \rs_branch_ent-ent2_src_manager-srcmng1___MUX_ternary/core/src_managerv303674__WIRE_and/core/src_managerv303669_Y ;
  (* mux_wire = 32'd1 *)
  (* src_manager = 32'd1 *)
  output \rs_branch_ent-ent2_src_manager-srcmng1___MUX_ternary/core/src_managerv313673__WIRE_and/core/src_managerv313672_Y ;
  wire \rs_branch_ent-ent2_src_manager-srcmng1___MUX_ternary/core/src_managerv313673__WIRE_and/core/src_managerv313672_Y ;
  (* mux_wire = 32'd1 *)
  (* src_manager = 32'd1 *)
  output \rs_branch_ent-ent2_src_manager-srcmng2___MUX_ternary/core/src_managerv263678__WIRE_opr_rdy ;
  wire \rs_branch_ent-ent2_src_manager-srcmng2___MUX_ternary/core/src_managerv263678__WIRE_opr_rdy ;
  (* mux_wire = 32'd1 *)
  (* src_manager = 32'd1 *)
  output \rs_branch_ent-ent2_src_manager-srcmng2___MUX_ternary/core/src_managerv273677__WIRE_and/core/src_managerv273660_Y ;
  wire \rs_branch_ent-ent2_src_manager-srcmng2___MUX_ternary/core/src_managerv273677__WIRE_and/core/src_managerv273660_Y ;
  (* mux_wire = 32'd1 *)
  (* src_manager = 32'd1 *)
  output \rs_branch_ent-ent2_src_manager-srcmng2___MUX_ternary/core/src_managerv283676__WIRE_and/core/src_managerv283663_Y ;
  wire \rs_branch_ent-ent2_src_manager-srcmng2___MUX_ternary/core/src_managerv283676__WIRE_and/core/src_managerv283663_Y ;
  (* mux_wire = 32'd1 *)
  (* src_manager = 32'd1 *)
  output \rs_branch_ent-ent2_src_manager-srcmng2___MUX_ternary/core/src_managerv293675__WIRE_and/core/src_managerv293666_Y ;
  wire \rs_branch_ent-ent2_src_manager-srcmng2___MUX_ternary/core/src_managerv293675__WIRE_and/core/src_managerv293666_Y ;
  (* mux_wire = 32'd1 *)
  (* src_manager = 32'd1 *)
  output \rs_branch_ent-ent2_src_manager-srcmng2___MUX_ternary/core/src_managerv303674__WIRE_and/core/src_managerv303669_Y ;
  wire \rs_branch_ent-ent2_src_manager-srcmng2___MUX_ternary/core/src_managerv303674__WIRE_and/core/src_managerv303669_Y ;
  (* mux_wire = 32'd1 *)
  (* src_manager = 32'd1 *)
  output \rs_branch_ent-ent2_src_manager-srcmng2___MUX_ternary/core/src_managerv313673__WIRE_and/core/src_managerv313672_Y ;
  wire \rs_branch_ent-ent2_src_manager-srcmng2___MUX_ternary/core/src_managerv313673__WIRE_and/core/src_managerv313672_Y ;
  (* mux_wire = 32'd1 *)
  (* rs_branch_ent = 32'd1 *)
  output \rs_branch_ent-ent3___MUX_procmux28981__WIRE_we ;
  wire \rs_branch_ent-ent3___MUX_procmux28981__WIRE_we ;
  (* mux_wire = 32'd1 *)
  (* rs_branch_ent = 32'd1 *)
  output \rs_branch_ent-ent3___MUX_ternary/core/rs_branchv687801__WIRE_and/core/rs_branchv687800_Y ;
  wire \rs_branch_ent-ent3___MUX_ternary/core/rs_branchv687801__WIRE_and/core/rs_branchv687800_Y ;
  (* mux_wire = 32'd1 *)
  (* rs_branch_ent = 32'd1 *)
  output \rs_branch_ent-ent3___MUX_ternary/core/rs_branchv707804__WIRE_and/core/rs_branchv707803_Y ;
  wire \rs_branch_ent-ent3___MUX_ternary/core/rs_branchv707804__WIRE_and/core/rs_branchv707803_Y ;
  (* mux_wire = 32'd1 *)
  (* src_manager = 32'd1 *)
  output \rs_branch_ent-ent3_src_manager-srcmng1___MUX_ternary/core/src_managerv263678__WIRE_opr_rdy ;
  wire \rs_branch_ent-ent3_src_manager-srcmng1___MUX_ternary/core/src_managerv263678__WIRE_opr_rdy ;
  (* mux_wire = 32'd1 *)
  (* src_manager = 32'd1 *)
  output \rs_branch_ent-ent3_src_manager-srcmng1___MUX_ternary/core/src_managerv273677__WIRE_and/core/src_managerv273660_Y ;
  wire \rs_branch_ent-ent3_src_manager-srcmng1___MUX_ternary/core/src_managerv273677__WIRE_and/core/src_managerv273660_Y ;
  (* mux_wire = 32'd1 *)
  (* src_manager = 32'd1 *)
  output \rs_branch_ent-ent3_src_manager-srcmng1___MUX_ternary/core/src_managerv283676__WIRE_and/core/src_managerv283663_Y ;
  wire \rs_branch_ent-ent3_src_manager-srcmng1___MUX_ternary/core/src_managerv283676__WIRE_and/core/src_managerv283663_Y ;
  (* mux_wire = 32'd1 *)
  (* src_manager = 32'd1 *)
  output \rs_branch_ent-ent3_src_manager-srcmng1___MUX_ternary/core/src_managerv293675__WIRE_and/core/src_managerv293666_Y ;
  wire \rs_branch_ent-ent3_src_manager-srcmng1___MUX_ternary/core/src_managerv293675__WIRE_and/core/src_managerv293666_Y ;
  (* mux_wire = 32'd1 *)
  (* src_manager = 32'd1 *)
  output \rs_branch_ent-ent3_src_manager-srcmng1___MUX_ternary/core/src_managerv303674__WIRE_and/core/src_managerv303669_Y ;
  wire \rs_branch_ent-ent3_src_manager-srcmng1___MUX_ternary/core/src_managerv303674__WIRE_and/core/src_managerv303669_Y ;
  (* mux_wire = 32'd1 *)
  (* src_manager = 32'd1 *)
  output \rs_branch_ent-ent3_src_manager-srcmng1___MUX_ternary/core/src_managerv313673__WIRE_and/core/src_managerv313672_Y ;
  wire \rs_branch_ent-ent3_src_manager-srcmng1___MUX_ternary/core/src_managerv313673__WIRE_and/core/src_managerv313672_Y ;
  (* mux_wire = 32'd1 *)
  (* src_manager = 32'd1 *)
  output \rs_branch_ent-ent3_src_manager-srcmng2___MUX_ternary/core/src_managerv263678__WIRE_opr_rdy ;
  wire \rs_branch_ent-ent3_src_manager-srcmng2___MUX_ternary/core/src_managerv263678__WIRE_opr_rdy ;
  (* mux_wire = 32'd1 *)
  (* src_manager = 32'd1 *)
  output \rs_branch_ent-ent3_src_manager-srcmng2___MUX_ternary/core/src_managerv273677__WIRE_and/core/src_managerv273660_Y ;
  wire \rs_branch_ent-ent3_src_manager-srcmng2___MUX_ternary/core/src_managerv273677__WIRE_and/core/src_managerv273660_Y ;
  (* mux_wire = 32'd1 *)
  (* src_manager = 32'd1 *)
  output \rs_branch_ent-ent3_src_manager-srcmng2___MUX_ternary/core/src_managerv283676__WIRE_and/core/src_managerv283663_Y ;
  wire \rs_branch_ent-ent3_src_manager-srcmng2___MUX_ternary/core/src_managerv283676__WIRE_and/core/src_managerv283663_Y ;
  (* mux_wire = 32'd1 *)
  (* src_manager = 32'd1 *)
  output \rs_branch_ent-ent3_src_manager-srcmng2___MUX_ternary/core/src_managerv293675__WIRE_and/core/src_managerv293666_Y ;
  wire \rs_branch_ent-ent3_src_manager-srcmng2___MUX_ternary/core/src_managerv293675__WIRE_and/core/src_managerv293666_Y ;
  (* mux_wire = 32'd1 *)
  (* src_manager = 32'd1 *)
  output \rs_branch_ent-ent3_src_manager-srcmng2___MUX_ternary/core/src_managerv303674__WIRE_and/core/src_managerv303669_Y ;
  wire \rs_branch_ent-ent3_src_manager-srcmng2___MUX_ternary/core/src_managerv303674__WIRE_and/core/src_managerv303669_Y ;
  (* mux_wire = 32'd1 *)
  (* src_manager = 32'd1 *)
  output \rs_branch_ent-ent3_src_manager-srcmng2___MUX_ternary/core/src_managerv313673__WIRE_and/core/src_managerv313672_Y ;
  wire \rs_branch_ent-ent3_src_manager-srcmng2___MUX_ternary/core/src_managerv313673__WIRE_and/core/src_managerv313672_Y ;
  (* src = "./core/rs_branch.v:224.24-224.31" *)
  output specbit;
  wire specbit;
  (* src = "./core/rs_branch.v:305.22-305.32" *)
  reg [3:0] specbitvec;
  (* src = "./core/rs_branch.v:319.23-319.38" *)
  wire [3:0] specbitvec_next;
  (* src = "./core/rs_branch.v:171.27-171.37" *)
  input [4:0] specfixtag;
  wire [4:0] specfixtag;
  (* src = "./core/rs_branch.v:223.27-223.34" *)
  output [4:0] spectag;
  wire [4:0] spectag;
  (* src = "./core/rs_branch.v:257.23-257.32" *)
  wire [4:0] spectag_0;
  (* src = "./core/rs_branch.v:271.23-271.32" *)
  wire [4:0] spectag_1;
  (* src = "./core/rs_branch.v:285.23-285.32" *)
  wire [4:0] spectag_2;
  (* src = "./core/rs_branch.v:299.23-299.32" *)
  wire [4:0] spectag_3;
  (* src = "./core/rs_branch.v:178.24-178.30" *)
  input [1:0] waddr1;
  wire [1:0] waddr1;
  (* src = "./core/rs_branch.v:179.24-179.30" *)
  input [1:0] waddr2;
  wire [1:0] waddr2;
  (* src = "./core/rs_branch.v:189.26-189.35" *)
  input [3:0] walu_op_1;
  wire [3:0] walu_op_1;
  (* src = "./core/rs_branch.v:206.26-206.35" *)
  input [3:0] walu_op_2;
  wire [3:0] walu_op_2;
  (* src = "./core/rs_branch.v:192.28-192.34" *)
  input [9:0] wbhr_1;
  wire [9:0] wbhr_1;
  (* src = "./core/rs_branch.v:209.28-209.34" *)
  input [9:0] wbhr_2;
  wire [9:0] wbhr_2;
  (* src = "./core/rs_branch.v:188.23-188.32" *)
  input wdstval_1;
  wire wdstval_1;
  (* src = "./core/rs_branch.v:205.23-205.32" *)
  input wdstval_2;
  wire wdstval_2;
  (* src = "./core/rs_branch.v:176.23-176.26" *)
  input we1;
  wire we1;
  (* src = "./core/rs_branch.v:177.23-177.26" *)
  input we2;
  wire we2;
  (* src = "./core/rs_branch.v:186.30-186.36" *)
  input [31:0] wimm_1;
  wire [31:0] wimm_1;
  (* src = "./core/rs_branch.v:203.30-203.36" *)
  input [31:0] wimm_2;
  wire [31:0] wimm_2;
  (* src = "./core/rs_branch.v:195.28-195.37" *)
  input [6:0] wopcode_1;
  wire [6:0] wopcode_1;
  (* src = "./core/rs_branch.v:212.28-212.37" *)
  input [6:0] wopcode_2;
  wire [6:0] wopcode_2;
  (* src = "./core/rs_branch.v:181.30-181.35" *)
  input [31:0] wpc_1;
  wire [31:0] wpc_1;
  (* src = "./core/rs_branch.v:198.30-198.35" *)
  input [31:0] wpc_2;
  wire [31:0] wpc_2;
  (* src = "./core/rs_branch.v:194.30-194.39" *)
  input [31:0] wpraddr_1;
  wire [31:0] wpraddr_1;
  (* src = "./core/rs_branch.v:211.30-211.39" *)
  input [31:0] wpraddr_2;
  wire [31:0] wpraddr_2;
  (* src = "./core/rs_branch.v:193.23-193.32" *)
  input wprcond_1;
  wire wprcond_1;
  (* src = "./core/rs_branch.v:210.23-210.32" *)
  input wprcond_2;
  wire wprcond_2;
  (* src = "./core/rs_branch.v:187.29-187.38" *)
  input [5:0] wrrftag_1;
  wire [5:0] wrrftag_1;
  (* src = "./core/rs_branch.v:204.29-204.38" *)
  input [5:0] wrrftag_2;
  wire [5:0] wrrftag_2;
  (* src = "./core/rs_branch.v:191.23-191.33" *)
  input wspecbit_1;
  wire wspecbit_1;
  (* src = "./core/rs_branch.v:208.23-208.33" *)
  input wspecbit_2;
  wire wspecbit_2;
  (* src = "./core/rs_branch.v:190.27-190.37" *)
  input [4:0] wspectag_1;
  wire [4:0] wspectag_1;
  (* src = "./core/rs_branch.v:207.27-207.37" *)
  input [4:0] wspectag_2;
  wire [4:0] wspectag_2;
  (* src = "./core/rs_branch.v:182.30-182.37" *)
  input [31:0] wsrc1_1;
  wire [31:0] wsrc1_1;
  (* src = "./core/rs_branch.v:199.30-199.37" *)
  input [31:0] wsrc1_2;
  wire [31:0] wsrc1_2;
  (* src = "./core/rs_branch.v:183.30-183.37" *)
  input [31:0] wsrc2_1;
  wire [31:0] wsrc2_1;
  (* src = "./core/rs_branch.v:200.30-200.37" *)
  input [31:0] wsrc2_2;
  wire [31:0] wsrc2_2;
  (* src = "./core/rs_branch.v:184.23-184.32" *)
  input wvalid1_1;
  wire wvalid1_1;
  (* src = "./core/rs_branch.v:201.23-201.32" *)
  input wvalid1_2;
  wire wvalid1_2;
  (* src = "./core/rs_branch.v:185.23-185.32" *)
  input wvalid2_1;
  wire wvalid2_1;
  (* src = "./core/rs_branch.v:202.23-202.32" *)
  input wvalid2_2;
  wire wvalid2_2;
  assign _009_ = busyvec & (* src = "./core/rs_branch.v:0.0-0.0" *) _040_;
  assign _010_ = busyvec & (* src = "./core/rs_branch.v:0.0-0.0" *) _041_;
  assign _011_ = specbitvec & (* src = "./core/rs_branch.v:0.0-0.0" *) _041_;
  assign _012_ = _005_ & (* src = "./core/rs_branch.v:0.0-0.0" *) _042_;
  assign _013_ = _004_ & (* src = "./core/rs_branch.v:0.0-0.0" *) _042_;
  assign _014_ = _007_ & (* src = "./core/rs_branch.v:0.0-0.0" *) _040_;
  assign _015_ = spectag_3 & (* src = "./core/rs_branch.v:308.12-308.34" *) specfixtag;
  assign _016_ = spectag_2 & (* src = "./core/rs_branch.v:309.12-309.34" *) specfixtag;
  assign _017_ = spectag_1 & (* src = "./core/rs_branch.v:310.12-310.34" *) specfixtag;
  assign _018_ = spectag_0 & (* src = "./core/rs_branch.v:311.12-311.34" *) specfixtag;
  assign specbitvec_next = inv_vector_spec & (* src = "./core/rs_branch.v:320.11-320.39" *) specbitvec;
  assign prbusyvec_next = inv_vector & (* src = "./core/rs_branch.v:329.28-329.48" *) busyvec;
  (* src = "./core/rs_branch.v:331.4-366.7" *)
  always_ff @(posedge clk)
    if (_020_) specbitvec <= 4'h0;
    else specbitvec <= _002_;
  (* src = "./core/rs_branch.v:331.4-366.7" *)
  always_ff @(posedge clk)
    if (reset) busyvec <= 4'h0;
    else if (_019_) busyvec <= _000_;
  assign _019_ = { clearbusy, prsuccess, prmiss } != 3'h2;
  assign _020_ = | { prmiss, reset };
  assign \__MUX_ternary/core/rs_branchv3081964__WIRE_eq/core/rs_branchv3081963_Y  = ! (* src = "./core/rs_branch.v:308.11-308.40" *) _015_;
  assign \__MUX_ternary/core/rs_branchv3091961__WIRE_eq/core/rs_branchv3091960_Y  = ! (* src = "./core/rs_branch.v:309.11-309.40" *) _016_;
  assign \__MUX_ternary/core/rs_branchv3101958__WIRE_eq/core/rs_branchv3101957_Y  = ! (* src = "./core/rs_branch.v:310.11-310.40" *) _017_;
  assign \__MUX_ternary/core/rs_branchv3111955__WIRE_eq/core/rs_branchv3111954_Y  = ! (* src = "./core/rs_branch.v:311.11-311.40" *) _018_;
  assign \__MUX_ternary/core/rs_branchv3141972__WIRE_eq/core/rs_branchv3141971_Y  = spectag_3 == (* src = "./core/rs_branch.v:314.12-314.30" *) prtag;
  assign \__MUX_ternary/core/rs_branchv3151970__WIRE_eq/core/rs_branchv3151969_Y  = spectag_2 == (* src = "./core/rs_branch.v:315.12-315.30" *) prtag;
  assign \__MUX_ternary/core/rs_branchv3161968__WIRE_eq/core/rs_branchv3161967_Y  = spectag_1 == (* src = "./core/rs_branch.v:316.12-316.30" *) prtag;
  assign \__MUX_ternary/core/rs_branchv3171966__WIRE_eq/core/rs_branchv3171965_Y  = spectag_0 == (* src = "./core/rs_branch.v:317.12-317.30" *) prtag;
  assign _021_ = ! (* src = "./core/rs_branch.v:386.22-386.33" *) waddr1;
  assign _022_ = ! (* src = "./core/rs_branch.v:386.48-386.59" *) waddr2;
  assign _023_ = waddr1 == (* src = "./core/rs_branch.v:435.22-435.33" *) 2'h1;
  assign _024_ = waddr2 == (* src = "./core/rs_branch.v:435.48-435.59" *) 2'h1;
  assign _025_ = waddr1 == (* src = "./core/rs_branch.v:484.22-484.33" *) 2'h2;
  assign _026_ = waddr2 == (* src = "./core/rs_branch.v:484.48-484.59" *) 2'h2;
  assign _027_ = waddr1 == (* src = "./core/rs_branch.v:533.22-533.33" *) 2'h3;
  assign _028_ = waddr2 == (* src = "./core/rs_branch.v:533.48-533.59" *) 2'h3;
  assign \__MUX_ternary/core/rs_branchv5642334__WIRE_eq/core/rs_branchv5642329_Y  = ! (* src = "./core/rs_branch.v:608.21-608.35" *) issueaddr;
  assign \__MUX_ternary/core/rs_branchv5652333__WIRE_eq/core/rs_branchv5652330_Y  = issueaddr == (* src = "./core/rs_branch.v:609.7-609.21" *) 2'h1;
  assign \__MUX_ternary/core/rs_branchv5662332__WIRE_eq/core/rs_branchv5662331_Y  = issueaddr == (* src = "./core/rs_branch.v:610.7-610.21" *) 2'h2;
  assign \__MUX_ternary/core/rs_branchv3722143__WIRE_logic_and/core/rs_branchv3722142_Y  = we1 && (* src = "./core/rs_branch.v:386.14-386.34" *) _021_;
  assign _029_ = we2 && (* src = "./core/rs_branch.v:386.40-386.60" *) _022_;
  assign \__MUX_ternary/core/rs_branchv4212190__WIRE_logic_and/core/rs_branchv4212189_Y  = we1 && (* src = "./core/rs_branch.v:435.14-435.34" *) _023_;
  assign _030_ = we2 && (* src = "./core/rs_branch.v:435.40-435.60" *) _024_;
  assign \__MUX_ternary/core/rs_branchv4702237__WIRE_logic_and/core/rs_branchv4702236_Y  = we1 && (* src = "./core/rs_branch.v:484.14-484.34" *) _025_;
  assign _031_ = we2 && (* src = "./core/rs_branch.v:484.40-484.60" *) _026_;
  assign \__MUX_ternary/core/rs_branchv5192284__WIRE_logic_and/core/rs_branchv5192283_Y  = we1 && (* src = "./core/rs_branch.v:533.14-533.34" *) _027_;
  assign _032_ = we2 && (* src = "./core/rs_branch.v:533.40-533.60" *) _028_;
  assign _033_ = \__MUX_ternary/core/rs_branchv3722143__WIRE_logic_and/core/rs_branchv3722142_Y  || (* src = "./core/rs_branch.v:386.13-386.61" *) _029_;
  assign _034_ = \__MUX_ternary/core/rs_branchv4212190__WIRE_logic_and/core/rs_branchv4212189_Y  || (* src = "./core/rs_branch.v:435.13-435.61" *) _030_;
  assign _035_ = \__MUX_ternary/core/rs_branchv4702237__WIRE_logic_and/core/rs_branchv4702236_Y  || (* src = "./core/rs_branch.v:484.13-484.61" *) _031_;
  assign _036_ = \__MUX_ternary/core/rs_branchv5192284__WIRE_logic_and/core/rs_branchv5192283_Y  || (* src = "./core/rs_branch.v:533.13-533.61" *) _032_;
  assign _038_ = - (* src = "./core/rs_branch.v:0.0-0.0" *) $signed({ 30'h00000000, waddr1 });
  assign _039_ = - (* src = "./core/rs_branch.v:0.0-0.0" *) $signed({ 30'h00000000, waddr2 });
  assign _037_ = - (* src = "./core/rs_branch.v:0.0-0.0" *) $signed({ 30'h00000000, issueaddr });
  assign _041_ = ~ (* src = "./core/rs_branch.v:0.0-0.0" *) _060_;
  assign _042_ = ~ (* src = "./core/rs_branch.v:0.0-0.0" *) _062_;
  assign _040_ = ~ (* src = "./core/rs_branch.v:0.0-0.0" *) _058_;
  assign _043_ = _009_ | (* src = "./core/rs_branch.v:0.0-0.0" *) _059_;
  assign _044_ = _010_ | (* src = "./core/rs_branch.v:0.0-0.0" *) _060_;
  assign _045_ = _011_ | (* src = "./core/rs_branch.v:0.0-0.0" *) _061_;
  assign _046_ = _012_ | (* src = "./core/rs_branch.v:0.0-0.0" *) _062_;
  assign _047_ = _013_ | (* src = "./core/rs_branch.v:0.0-0.0" *) _063_;
  assign _048_ = _014_ | (* src = "./core/rs_branch.v:0.0-0.0" *) _059_;
  assign _008_ = clearbusy ? (* full_case = 32'd1 *) (* src = "./core/rs_branch.v:361.10-361.19|./core/rs_branch.v:361.6-363.9" *) _048_ : _007_;
  assign _006_ = we2 ? (* full_case = 32'd1 *) (* src = "./core/rs_branch.v:357.10-357.13|./core/rs_branch.v:357.6-360.9" *) _047_ : _004_;
  assign _049_ = we2 ? (* full_case = 32'd1 *) (* src = "./core/rs_branch.v:357.10-357.13|./core/rs_branch.v:357.6-360.9" *) _046_ : _005_;
  assign _050_ = prsuccess ? (* full_case = 32'd1 *) (* src = "./core/rs_branch.v:339.16-339.25|./core/rs_branch.v:339.12-364.6" *) 4'hx : _049_;
  assign _051_ = prmiss ? (* full_case = 32'd1 *) (* src = "./core/rs_branch.v:336.7-336.13|./core/rs_branch.v:336.3-364.6" *) 4'hx : _050_;
  assign _007_ = reset ? (* full_case = 32'd1 *) (* src = "./core/rs_branch.v:332.11-332.16|./core/rs_branch.v:332.7-365.10" *) 4'hx : _051_;
  assign _052_ = we1 ? (* full_case = 32'd1 *) (* src = "./core/rs_branch.v:353.10-353.13|./core/rs_branch.v:353.6-356.9" *) _045_ : specbitvec;
  assign _053_ = prsuccess ? (* full_case = 32'd1 *) (* src = "./core/rs_branch.v:339.16-339.25|./core/rs_branch.v:339.12-364.6" *) 4'hx : _052_;
  assign _054_ = prmiss ? (* full_case = 32'd1 *) (* src = "./core/rs_branch.v:336.7-336.13|./core/rs_branch.v:336.3-364.6" *) 4'hx : _053_;
  assign _004_ = reset ? (* full_case = 32'd1 *) (* src = "./core/rs_branch.v:332.11-332.16|./core/rs_branch.v:332.7-365.10" *) 4'hx : _054_;
  assign _055_ = we1 ? (* full_case = 32'd1 *) (* src = "./core/rs_branch.v:353.10-353.13|./core/rs_branch.v:353.6-356.9" *) _044_ : busyvec;
  assign _056_ = prsuccess ? (* full_case = 32'd1 *) (* src = "./core/rs_branch.v:339.16-339.25|./core/rs_branch.v:339.12-364.6" *) 4'hx : _055_;
  assign _057_ = prmiss ? (* full_case = 32'd1 *) (* src = "./core/rs_branch.v:336.7-336.13|./core/rs_branch.v:336.3-364.6" *) 4'hx : _056_;
  assign _005_ = reset ? (* full_case = 32'd1 *) (* src = "./core/rs_branch.v:332.11-332.16|./core/rs_branch.v:332.7-365.10" *) 4'hx : _057_;
  assign _003_ = clearbusy ? (* full_case = 32'd1 *) (* src = "./core/rs_branch.v:349.10-349.19|./core/rs_branch.v:349.6-351.9" *) _043_ : 4'hx;
  assign _001_ = prsuccess ? (* full_case = 32'd1 *) (* src = "./core/rs_branch.v:339.16-339.25|./core/rs_branch.v:339.12-364.6" *) _003_ : _008_;
  assign _002_ = prsuccess ? (* full_case = 32'd1 *) (* src = "./core/rs_branch.v:339.16-339.25|./core/rs_branch.v:339.12-364.6" *) specbitvec_next : _006_;
  assign _000_ = prmiss ? (* full_case = 32'd1 *) (* src = "./core/rs_branch.v:336.7-336.13|./core/rs_branch.v:336.3-364.6" *) prbusyvec_next : _001_;
  assign _060_ = $signed(_038_) < 0 ? 1'h1 << - _038_ : 1'h1 >> _038_;
  assign _061_ = $signed(_038_) < 0 ? wspecbit_1 << - _038_ : wspecbit_1 >> _038_;
  assign _062_ = $signed(_039_) < 0 ? 1'h1 << - _039_ : 1'h1 >> _039_;
  assign _063_ = $signed(_039_) < 0 ? wspecbit_2 << - _039_ : wspecbit_2 >> _039_;
  assign _058_ = $signed(_037_) < 0 ? 1'h1 << - _037_ : 1'h1 >> _037_;
  assign _059_ = $signed(_037_) < 0 ? 1'h0 << - _037_ : 1'h0 >> _037_;
  wire [3:0] _332_ = specbitvec_next;
  assign _064_ = _332_[issueaddr +: 1];
  wire [3:0] _333_ = specbitvec;
  assign _065_ = _333_[issueaddr +: 1];
  assign inv_vector[3] = \__MUX_ternary/core/rs_branchv3081964__WIRE_eq/core/rs_branchv3081963_Y  ? (* src = "./core/rs_branch.v:308.11-308.54" *) 1'h1 : 1'h0;
  assign inv_vector[2] = \__MUX_ternary/core/rs_branchv3091961__WIRE_eq/core/rs_branchv3091960_Y  ? (* src = "./core/rs_branch.v:309.11-309.54" *) 1'h1 : 1'h0;
  assign inv_vector[1] = \__MUX_ternary/core/rs_branchv3101958__WIRE_eq/core/rs_branchv3101957_Y  ? (* src = "./core/rs_branch.v:310.11-310.54" *) 1'h1 : 1'h0;
  assign inv_vector[0] = \__MUX_ternary/core/rs_branchv3111955__WIRE_eq/core/rs_branchv3111954_Y  ? (* src = "./core/rs_branch.v:311.11-311.54" *) 1'h1 : 1'h0;
  assign inv_vector_spec[3] = \__MUX_ternary/core/rs_branchv3141972__WIRE_eq/core/rs_branchv3141971_Y  ? (* src = "./core/rs_branch.v:314.11-314.45" *) 1'h0 : 1'h1;
  assign inv_vector_spec[2] = \__MUX_ternary/core/rs_branchv3151970__WIRE_eq/core/rs_branchv3151969_Y  ? (* src = "./core/rs_branch.v:315.11-315.45" *) 1'h0 : 1'h1;
  assign inv_vector_spec[1] = \__MUX_ternary/core/rs_branchv3161968__WIRE_eq/core/rs_branchv3161967_Y  ? (* src = "./core/rs_branch.v:316.11-316.45" *) 1'h0 : 1'h1;
  assign inv_vector_spec[0] = \__MUX_ternary/core/rs_branchv3171966__WIRE_eq/core/rs_branchv3171965_Y  ? (* src = "./core/rs_branch.v:317.11-317.45" *) 1'h0 : 1'h1;
  assign specbit = prsuccess ? (* src = "./core/rs_branch.v:325.21-326.57" *) _064_ : _065_;
  assign _066_ = \__MUX_ternary/core/rs_branchv3722143__WIRE_logic_and/core/rs_branchv3722142_Y  ? (* src = "./core/rs_branch.v:372.14-372.52" *) wpc_1 : wpc_2;
  assign _067_ = \__MUX_ternary/core/rs_branchv3722143__WIRE_logic_and/core/rs_branchv3722142_Y  ? (* src = "./core/rs_branch.v:373.16-373.58" *) wsrc1_1 : wsrc1_2;
  assign _068_ = \__MUX_ternary/core/rs_branchv3722143__WIRE_logic_and/core/rs_branchv3722142_Y  ? (* src = "./core/rs_branch.v:374.16-374.58" *) wsrc2_1 : wsrc2_2;
  assign _069_ = \__MUX_ternary/core/rs_branchv3722143__WIRE_logic_and/core/rs_branchv3722142_Y  ? (* src = "./core/rs_branch.v:375.18-375.64" *) wvalid1_1 : wvalid1_2;
  assign _070_ = \__MUX_ternary/core/rs_branchv3722143__WIRE_logic_and/core/rs_branchv3722142_Y  ? (* src = "./core/rs_branch.v:376.18-376.64" *) wvalid2_1 : wvalid2_2;
  assign _071_ = \__MUX_ternary/core/rs_branchv3722143__WIRE_logic_and/core/rs_branchv3722142_Y  ? (* src = "./core/rs_branch.v:377.15-377.55" *) wimm_1 : wimm_2;
  assign _072_ = \__MUX_ternary/core/rs_branchv3722143__WIRE_logic_and/core/rs_branchv3722142_Y  ? (* src = "./core/rs_branch.v:378.18-378.64" *) wrrftag_1 : wrrftag_2;
  assign _073_ = \__MUX_ternary/core/rs_branchv3722143__WIRE_logic_and/core/rs_branchv3722142_Y  ? (* src = "./core/rs_branch.v:379.18-379.64" *) wdstval_1 : wdstval_2;
  assign _074_ = \__MUX_ternary/core/rs_branchv3722143__WIRE_logic_and/core/rs_branchv3722142_Y  ? (* src = "./core/rs_branch.v:380.18-380.64" *) walu_op_1 : walu_op_2;
  assign _075_ = \__MUX_ternary/core/rs_branchv3722143__WIRE_logic_and/core/rs_branchv3722142_Y  ? (* src = "./core/rs_branch.v:381.19-381.67" *) wspectag_1 : wspectag_2;
  assign _076_ = \__MUX_ternary/core/rs_branchv3722143__WIRE_logic_and/core/rs_branchv3722142_Y  ? (* src = "./core/rs_branch.v:382.15-382.55" *) wbhr_1 : wbhr_2;
  assign _077_ = \__MUX_ternary/core/rs_branchv3722143__WIRE_logic_and/core/rs_branchv3722142_Y  ? (* src = "./core/rs_branch.v:383.18-383.64" *) wpraddr_1 : wpraddr_2;
  assign _078_ = \__MUX_ternary/core/rs_branchv3722143__WIRE_logic_and/core/rs_branchv3722142_Y  ? (* src = "./core/rs_branch.v:384.18-384.64" *) wprcond_1 : wprcond_2;
  assign _079_ = \__MUX_ternary/core/rs_branchv3722143__WIRE_logic_and/core/rs_branchv3722142_Y  ? (* src = "./core/rs_branch.v:385.18-385.64" *) wopcode_1 : wopcode_2;
  assign _080_ = \__MUX_ternary/core/rs_branchv4212190__WIRE_logic_and/core/rs_branchv4212189_Y  ? (* src = "./core/rs_branch.v:421.14-421.52" *) wpc_1 : wpc_2;
  assign _081_ = \__MUX_ternary/core/rs_branchv4212190__WIRE_logic_and/core/rs_branchv4212189_Y  ? (* src = "./core/rs_branch.v:422.16-422.58" *) wsrc1_1 : wsrc1_2;
  assign _082_ = \__MUX_ternary/core/rs_branchv4212190__WIRE_logic_and/core/rs_branchv4212189_Y  ? (* src = "./core/rs_branch.v:423.16-423.58" *) wsrc2_1 : wsrc2_2;
  assign _083_ = \__MUX_ternary/core/rs_branchv4212190__WIRE_logic_and/core/rs_branchv4212189_Y  ? (* src = "./core/rs_branch.v:424.18-424.64" *) wvalid1_1 : wvalid1_2;
  assign _084_ = \__MUX_ternary/core/rs_branchv4212190__WIRE_logic_and/core/rs_branchv4212189_Y  ? (* src = "./core/rs_branch.v:425.18-425.64" *) wvalid2_1 : wvalid2_2;
  assign _085_ = \__MUX_ternary/core/rs_branchv4212190__WIRE_logic_and/core/rs_branchv4212189_Y  ? (* src = "./core/rs_branch.v:426.15-426.55" *) wimm_1 : wimm_2;
  assign _086_ = \__MUX_ternary/core/rs_branchv4212190__WIRE_logic_and/core/rs_branchv4212189_Y  ? (* src = "./core/rs_branch.v:427.18-427.64" *) wrrftag_1 : wrrftag_2;
  assign _087_ = \__MUX_ternary/core/rs_branchv4212190__WIRE_logic_and/core/rs_branchv4212189_Y  ? (* src = "./core/rs_branch.v:428.18-428.64" *) wdstval_1 : wdstval_2;
  assign _088_ = \__MUX_ternary/core/rs_branchv4212190__WIRE_logic_and/core/rs_branchv4212189_Y  ? (* src = "./core/rs_branch.v:429.18-429.64" *) walu_op_1 : walu_op_2;
  assign _089_ = \__MUX_ternary/core/rs_branchv4212190__WIRE_logic_and/core/rs_branchv4212189_Y  ? (* src = "./core/rs_branch.v:430.19-430.67" *) wspectag_1 : wspectag_2;
  assign _090_ = \__MUX_ternary/core/rs_branchv4212190__WIRE_logic_and/core/rs_branchv4212189_Y  ? (* src = "./core/rs_branch.v:431.15-431.55" *) wbhr_1 : wbhr_2;
  assign _091_ = \__MUX_ternary/core/rs_branchv4212190__WIRE_logic_and/core/rs_branchv4212189_Y  ? (* src = "./core/rs_branch.v:432.18-432.64" *) wpraddr_1 : wpraddr_2;
  assign _092_ = \__MUX_ternary/core/rs_branchv4212190__WIRE_logic_and/core/rs_branchv4212189_Y  ? (* src = "./core/rs_branch.v:433.18-433.64" *) wprcond_1 : wprcond_2;
  assign _093_ = \__MUX_ternary/core/rs_branchv4212190__WIRE_logic_and/core/rs_branchv4212189_Y  ? (* src = "./core/rs_branch.v:434.18-434.64" *) wopcode_1 : wopcode_2;
  assign _094_ = \__MUX_ternary/core/rs_branchv4702237__WIRE_logic_and/core/rs_branchv4702236_Y  ? (* src = "./core/rs_branch.v:470.14-470.52" *) wpc_1 : wpc_2;
  assign _095_ = \__MUX_ternary/core/rs_branchv4702237__WIRE_logic_and/core/rs_branchv4702236_Y  ? (* src = "./core/rs_branch.v:471.16-471.58" *) wsrc1_1 : wsrc1_2;
  assign _096_ = \__MUX_ternary/core/rs_branchv4702237__WIRE_logic_and/core/rs_branchv4702236_Y  ? (* src = "./core/rs_branch.v:472.16-472.58" *) wsrc2_1 : wsrc2_2;
  assign _097_ = \__MUX_ternary/core/rs_branchv4702237__WIRE_logic_and/core/rs_branchv4702236_Y  ? (* src = "./core/rs_branch.v:473.18-473.64" *) wvalid1_1 : wvalid1_2;
  assign _098_ = \__MUX_ternary/core/rs_branchv4702237__WIRE_logic_and/core/rs_branchv4702236_Y  ? (* src = "./core/rs_branch.v:474.18-474.64" *) wvalid2_1 : wvalid2_2;
  assign _099_ = \__MUX_ternary/core/rs_branchv4702237__WIRE_logic_and/core/rs_branchv4702236_Y  ? (* src = "./core/rs_branch.v:475.15-475.55" *) wimm_1 : wimm_2;
  assign _100_ = \__MUX_ternary/core/rs_branchv4702237__WIRE_logic_and/core/rs_branchv4702236_Y  ? (* src = "./core/rs_branch.v:476.18-476.64" *) wrrftag_1 : wrrftag_2;
  assign _101_ = \__MUX_ternary/core/rs_branchv4702237__WIRE_logic_and/core/rs_branchv4702236_Y  ? (* src = "./core/rs_branch.v:477.18-477.64" *) wdstval_1 : wdstval_2;
  assign _102_ = \__MUX_ternary/core/rs_branchv4702237__WIRE_logic_and/core/rs_branchv4702236_Y  ? (* src = "./core/rs_branch.v:478.18-478.64" *) walu_op_1 : walu_op_2;
  assign _103_ = \__MUX_ternary/core/rs_branchv4702237__WIRE_logic_and/core/rs_branchv4702236_Y  ? (* src = "./core/rs_branch.v:479.19-479.67" *) wspectag_1 : wspectag_2;
  assign _104_ = \__MUX_ternary/core/rs_branchv4702237__WIRE_logic_and/core/rs_branchv4702236_Y  ? (* src = "./core/rs_branch.v:480.15-480.55" *) wbhr_1 : wbhr_2;
  assign _105_ = \__MUX_ternary/core/rs_branchv4702237__WIRE_logic_and/core/rs_branchv4702236_Y  ? (* src = "./core/rs_branch.v:481.18-481.64" *) wpraddr_1 : wpraddr_2;
  assign _106_ = \__MUX_ternary/core/rs_branchv4702237__WIRE_logic_and/core/rs_branchv4702236_Y  ? (* src = "./core/rs_branch.v:482.18-482.64" *) wprcond_1 : wprcond_2;
  assign _107_ = \__MUX_ternary/core/rs_branchv4702237__WIRE_logic_and/core/rs_branchv4702236_Y  ? (* src = "./core/rs_branch.v:483.18-483.64" *) wopcode_1 : wopcode_2;
  assign _108_ = \__MUX_ternary/core/rs_branchv5192284__WIRE_logic_and/core/rs_branchv5192283_Y  ? (* src = "./core/rs_branch.v:519.14-519.52" *) wpc_1 : wpc_2;
  assign _109_ = \__MUX_ternary/core/rs_branchv5192284__WIRE_logic_and/core/rs_branchv5192283_Y  ? (* src = "./core/rs_branch.v:520.16-520.58" *) wsrc1_1 : wsrc1_2;
  assign _110_ = \__MUX_ternary/core/rs_branchv5192284__WIRE_logic_and/core/rs_branchv5192283_Y  ? (* src = "./core/rs_branch.v:521.16-521.58" *) wsrc2_1 : wsrc2_2;
  assign _111_ = \__MUX_ternary/core/rs_branchv5192284__WIRE_logic_and/core/rs_branchv5192283_Y  ? (* src = "./core/rs_branch.v:522.18-522.64" *) wvalid1_1 : wvalid1_2;
  assign _112_ = \__MUX_ternary/core/rs_branchv5192284__WIRE_logic_and/core/rs_branchv5192283_Y  ? (* src = "./core/rs_branch.v:523.18-523.64" *) wvalid2_1 : wvalid2_2;
  assign _113_ = \__MUX_ternary/core/rs_branchv5192284__WIRE_logic_and/core/rs_branchv5192283_Y  ? (* src = "./core/rs_branch.v:524.15-524.55" *) wimm_1 : wimm_2;
  assign _114_ = \__MUX_ternary/core/rs_branchv5192284__WIRE_logic_and/core/rs_branchv5192283_Y  ? (* src = "./core/rs_branch.v:525.18-525.64" *) wrrftag_1 : wrrftag_2;
  assign _115_ = \__MUX_ternary/core/rs_branchv5192284__WIRE_logic_and/core/rs_branchv5192283_Y  ? (* src = "./core/rs_branch.v:526.18-526.64" *) wdstval_1 : wdstval_2;
  assign _116_ = \__MUX_ternary/core/rs_branchv5192284__WIRE_logic_and/core/rs_branchv5192283_Y  ? (* src = "./core/rs_branch.v:527.18-527.64" *) walu_op_1 : walu_op_2;
  assign _117_ = \__MUX_ternary/core/rs_branchv5192284__WIRE_logic_and/core/rs_branchv5192283_Y  ? (* src = "./core/rs_branch.v:528.19-528.67" *) wspectag_1 : wspectag_2;
  assign _118_ = \__MUX_ternary/core/rs_branchv5192284__WIRE_logic_and/core/rs_branchv5192283_Y  ? (* src = "./core/rs_branch.v:529.15-529.55" *) wbhr_1 : wbhr_2;
  assign _119_ = \__MUX_ternary/core/rs_branchv5192284__WIRE_logic_and/core/rs_branchv5192283_Y  ? (* src = "./core/rs_branch.v:530.18-530.64" *) wpraddr_1 : wpraddr_2;
  assign _120_ = \__MUX_ternary/core/rs_branchv5192284__WIRE_logic_and/core/rs_branchv5192283_Y  ? (* src = "./core/rs_branch.v:531.18-531.64" *) wprcond_1 : wprcond_2;
  assign _121_ = \__MUX_ternary/core/rs_branchv5192284__WIRE_logic_and/core/rs_branchv5192283_Y  ? (* src = "./core/rs_branch.v:532.18-532.64" *) wopcode_1 : wopcode_2;
  assign ex_src1 = \__MUX_ternary/core/rs_branchv5642334__WIRE_eq/core/rs_branchv5642329_Y  ? (* src = "./core/rs_branch.v:564.21-566.47" *) ex_src1_0 : _122_;
  assign _122_ = \__MUX_ternary/core/rs_branchv5652333__WIRE_eq/core/rs_branchv5652330_Y  ? (* src = "./core/rs_branch.v:565.7-566.47" *) ex_src1_1 : _123_;
  assign _123_ = \__MUX_ternary/core/rs_branchv5662332__WIRE_eq/core/rs_branchv5662331_Y  ? (* src = "./core/rs_branch.v:566.7-566.47" *) ex_src1_2 : ex_src1_3;
  assign ex_src2 = \__MUX_ternary/core/rs_branchv5642334__WIRE_eq/core/rs_branchv5642329_Y  ? (* src = "./core/rs_branch.v:568.21-570.47" *) ex_src2_0 : _124_;
  assign _124_ = \__MUX_ternary/core/rs_branchv5652333__WIRE_eq/core/rs_branchv5652330_Y  ? (* src = "./core/rs_branch.v:569.7-570.47" *) ex_src2_1 : _125_;
  assign _125_ = \__MUX_ternary/core/rs_branchv5662332__WIRE_eq/core/rs_branchv5662331_Y  ? (* src = "./core/rs_branch.v:570.7-570.47" *) ex_src2_2 : ex_src2_3;
  assign pc = \__MUX_ternary/core/rs_branchv5642334__WIRE_eq/core/rs_branchv5642329_Y  ? (* src = "./core/rs_branch.v:572.16-574.39" *) pc_0 : _126_;
  assign _126_ = \__MUX_ternary/core/rs_branchv5652333__WIRE_eq/core/rs_branchv5652330_Y  ? (* src = "./core/rs_branch.v:573.9-574.39" *) pc_1 : _127_;
  assign _127_ = \__MUX_ternary/core/rs_branchv5662332__WIRE_eq/core/rs_branchv5662331_Y  ? (* src = "./core/rs_branch.v:574.9-574.39" *) pc_2 : pc_3;
  assign imm = \__MUX_ternary/core/rs_branchv5642334__WIRE_eq/core/rs_branchv5642329_Y  ? (* src = "./core/rs_branch.v:576.17-578.35" *) imm_0 : _128_;
  assign _128_ = \__MUX_ternary/core/rs_branchv5652333__WIRE_eq/core/rs_branchv5652330_Y  ? (* src = "./core/rs_branch.v:577.3-578.35" *) imm_1 : _129_;
  assign _129_ = \__MUX_ternary/core/rs_branchv5662332__WIRE_eq/core/rs_branchv5662331_Y  ? (* src = "./core/rs_branch.v:578.3-578.35" *) imm_2 : imm_3;
  assign rrftag = \__MUX_ternary/core/rs_branchv5642334__WIRE_eq/core/rs_branchv5642329_Y  ? (* src = "./core/rs_branch.v:580.20-582.44" *) rrftag_0 : _130_;
  assign _130_ = \__MUX_ternary/core/rs_branchv5652333__WIRE_eq/core/rs_branchv5652330_Y  ? (* src = "./core/rs_branch.v:581.6-582.44" *) rrftag_1 : _131_;
  assign _131_ = \__MUX_ternary/core/rs_branchv5662332__WIRE_eq/core/rs_branchv5662331_Y  ? (* src = "./core/rs_branch.v:582.6-582.44" *) rrftag_2 : rrftag_3;
  assign dstval = \__MUX_ternary/core/rs_branchv5642334__WIRE_eq/core/rs_branchv5642329_Y  ? (* src = "./core/rs_branch.v:584.20-586.44" *) dstval_0 : _132_;
  assign _132_ = \__MUX_ternary/core/rs_branchv5652333__WIRE_eq/core/rs_branchv5652330_Y  ? (* src = "./core/rs_branch.v:585.6-586.44" *) dstval_1 : _133_;
  assign _133_ = \__MUX_ternary/core/rs_branchv5662332__WIRE_eq/core/rs_branchv5662331_Y  ? (* src = "./core/rs_branch.v:586.6-586.44" *) dstval_2 : dstval_3;
  assign alu_op = \__MUX_ternary/core/rs_branchv5642334__WIRE_eq/core/rs_branchv5642329_Y  ? (* src = "./core/rs_branch.v:588.20-590.44" *) alu_op_0 : _134_;
  assign _134_ = \__MUX_ternary/core/rs_branchv5652333__WIRE_eq/core/rs_branchv5652330_Y  ? (* src = "./core/rs_branch.v:589.6-590.44" *) alu_op_1 : _135_;
  assign _135_ = \__MUX_ternary/core/rs_branchv5662332__WIRE_eq/core/rs_branchv5662331_Y  ? (* src = "./core/rs_branch.v:590.6-590.44" *) alu_op_2 : alu_op_3;
  assign spectag = \__MUX_ternary/core/rs_branchv5642334__WIRE_eq/core/rs_branchv5642329_Y  ? (* src = "./core/rs_branch.v:592.21-594.47" *) spectag_0 : _136_;
  assign _136_ = \__MUX_ternary/core/rs_branchv5652333__WIRE_eq/core/rs_branchv5652330_Y  ? (* src = "./core/rs_branch.v:593.7-594.47" *) spectag_1 : _137_;
  assign _137_ = \__MUX_ternary/core/rs_branchv5662332__WIRE_eq/core/rs_branchv5662331_Y  ? (* src = "./core/rs_branch.v:594.7-594.47" *) spectag_2 : spectag_3;
  assign bhr = \__MUX_ternary/core/rs_branchv5642334__WIRE_eq/core/rs_branchv5642329_Y  ? (* src = "./core/rs_branch.v:596.17-598.35" *) bhr_0 : _138_;
  assign _138_ = \__MUX_ternary/core/rs_branchv5652333__WIRE_eq/core/rs_branchv5652330_Y  ? (* src = "./core/rs_branch.v:597.3-598.35" *) bhr_1 : _139_;
  assign _139_ = \__MUX_ternary/core/rs_branchv5662332__WIRE_eq/core/rs_branchv5662331_Y  ? (* src = "./core/rs_branch.v:598.3-598.35" *) bhr_2 : bhr_3;
  assign prcond = \__MUX_ternary/core/rs_branchv5642334__WIRE_eq/core/rs_branchv5642329_Y  ? (* src = "./core/rs_branch.v:600.20-602.44" *) prcond_0 : _140_;
  assign _140_ = \__MUX_ternary/core/rs_branchv5652333__WIRE_eq/core/rs_branchv5652330_Y  ? (* src = "./core/rs_branch.v:601.6-602.44" *) prcond_1 : _141_;
  assign _141_ = \__MUX_ternary/core/rs_branchv5662332__WIRE_eq/core/rs_branchv5662331_Y  ? (* src = "./core/rs_branch.v:602.6-602.44" *) prcond_2 : prcond_3;
  assign praddr = \__MUX_ternary/core/rs_branchv5642334__WIRE_eq/core/rs_branchv5642329_Y  ? (* src = "./core/rs_branch.v:604.20-606.44" *) praddr_0 : _142_;
  assign _142_ = \__MUX_ternary/core/rs_branchv5652333__WIRE_eq/core/rs_branchv5652330_Y  ? (* src = "./core/rs_branch.v:605.6-606.44" *) praddr_1 : _143_;
  assign _143_ = \__MUX_ternary/core/rs_branchv5662332__WIRE_eq/core/rs_branchv5662331_Y  ? (* src = "./core/rs_branch.v:606.6-606.44" *) praddr_2 : praddr_3;
  assign opcode = \__MUX_ternary/core/rs_branchv5642334__WIRE_eq/core/rs_branchv5642329_Y  ? (* src = "./core/rs_branch.v:608.20-610.44" *) opcode_0 : _144_;
  assign _144_ = \__MUX_ternary/core/rs_branchv5652333__WIRE_eq/core/rs_branchv5652330_Y  ? (* src = "./core/rs_branch.v:609.6-610.44" *) opcode_1 : _145_;
  assign _145_ = \__MUX_ternary/core/rs_branchv5662332__WIRE_eq/core/rs_branchv5662331_Y  ? (* src = "./core/rs_branch.v:610.6-610.44" *) opcode_2 : opcode_3;
  (* module_not_derived = 32'd1 *)
  (* src = "./core/rs_branch.v:368.18-415.10" *)
  rs_branch_ent ent0 (
    .__MUX_procmux28981__WIRE_we(\rs_branch_ent-ent0___MUX_procmux28981__WIRE_we ),
    .\__MUX_ternary/core/rs_branchv687801__WIRE_and/core/rs_branchv687800_Y (\rs_branch_ent-ent0___MUX_ternary/core/rs_branchv687801__WIRE_and/core/rs_branchv687800_Y ),
    .\__MUX_ternary/core/rs_branchv707804__WIRE_and/core/rs_branchv707803_Y (\rs_branch_ent-ent0___MUX_ternary/core/rs_branchv707804__WIRE_and/core/rs_branchv707803_Y ),
    .alu_op(alu_op_0),
    .bhr(bhr_0),
    .busy(busyvec[0]),
    .clk(clk),
    .dstval(dstval_0),
    .ex_src1(ex_src1_0),
    .ex_src2(ex_src2_0),
    .exdst1(exdst1),
    .exdst2(exdst2),
    .exdst3(exdst3),
    .exdst4(exdst4),
    .exdst5(exdst5),
    .exrslt1(exrslt1),
    .exrslt2(exrslt2),
    .exrslt3(exrslt3),
    .exrslt4(exrslt4),
    .exrslt5(exrslt5),
    .imm(imm_0),
    .kill_spec1(kill_spec1),
    .kill_spec2(kill_spec2),
    .kill_spec3(kill_spec3),
    .kill_spec4(kill_spec4),
    .kill_spec5(kill_spec5),
    .metaReset_rs_branch_ent(metaReset_rs_branch),
    .opcode(opcode_0),
    .pc(pc_0),
    .praddr(praddr_0),
    .prcond(prcond_0),
    .ready(ready_0),
    .reset(reset),
    .rrftag(rrftag_0),
    .spectag(spectag_0),
    .\src_manager-srcmng1___MUX_ternary/core/src_managerv263678__WIRE_opr_rdy (\rs_branch_ent-ent0_src_manager-srcmng1___MUX_ternary/core/src_managerv263678__WIRE_opr_rdy ),
    .\src_manager-srcmng1___MUX_ternary/core/src_managerv273677__WIRE_and/core/src_managerv273660_Y (\rs_branch_ent-ent0_src_manager-srcmng1___MUX_ternary/core/src_managerv273677__WIRE_and/core/src_managerv273660_Y ),
    .\src_manager-srcmng1___MUX_ternary/core/src_managerv283676__WIRE_and/core/src_managerv283663_Y (\rs_branch_ent-ent0_src_manager-srcmng1___MUX_ternary/core/src_managerv283676__WIRE_and/core/src_managerv283663_Y ),
    .\src_manager-srcmng1___MUX_ternary/core/src_managerv293675__WIRE_and/core/src_managerv293666_Y (\rs_branch_ent-ent0_src_manager-srcmng1___MUX_ternary/core/src_managerv293675__WIRE_and/core/src_managerv293666_Y ),
    .\src_manager-srcmng1___MUX_ternary/core/src_managerv303674__WIRE_and/core/src_managerv303669_Y (\rs_branch_ent-ent0_src_manager-srcmng1___MUX_ternary/core/src_managerv303674__WIRE_and/core/src_managerv303669_Y ),
    .\src_manager-srcmng1___MUX_ternary/core/src_managerv313673__WIRE_and/core/src_managerv313672_Y (\rs_branch_ent-ent0_src_manager-srcmng1___MUX_ternary/core/src_managerv313673__WIRE_and/core/src_managerv313672_Y ),
    .\src_manager-srcmng2___MUX_ternary/core/src_managerv263678__WIRE_opr_rdy (\rs_branch_ent-ent0_src_manager-srcmng2___MUX_ternary/core/src_managerv263678__WIRE_opr_rdy ),
    .\src_manager-srcmng2___MUX_ternary/core/src_managerv273677__WIRE_and/core/src_managerv273660_Y (\rs_branch_ent-ent0_src_manager-srcmng2___MUX_ternary/core/src_managerv273677__WIRE_and/core/src_managerv273660_Y ),
    .\src_manager-srcmng2___MUX_ternary/core/src_managerv283676__WIRE_and/core/src_managerv283663_Y (\rs_branch_ent-ent0_src_manager-srcmng2___MUX_ternary/core/src_managerv283676__WIRE_and/core/src_managerv283663_Y ),
    .\src_manager-srcmng2___MUX_ternary/core/src_managerv293675__WIRE_and/core/src_managerv293666_Y (\rs_branch_ent-ent0_src_manager-srcmng2___MUX_ternary/core/src_managerv293675__WIRE_and/core/src_managerv293666_Y ),
    .\src_manager-srcmng2___MUX_ternary/core/src_managerv303674__WIRE_and/core/src_managerv303669_Y (\rs_branch_ent-ent0_src_manager-srcmng2___MUX_ternary/core/src_managerv303674__WIRE_and/core/src_managerv303669_Y ),
    .\src_manager-srcmng2___MUX_ternary/core/src_managerv313673__WIRE_and/core/src_managerv313672_Y (\rs_branch_ent-ent0_src_manager-srcmng2___MUX_ternary/core/src_managerv313673__WIRE_and/core/src_managerv313672_Y ),
    .walu_op(_074_),
    .wbhr(_076_),
    .wdstval(_073_),
    .we(_033_),
    .wimm(_071_),
    .wopcode(_079_),
    .wpc(_066_),
    .wpraddr(_077_),
    .wprcond(_078_),
    .wrrftag(_072_),
    .wspectag(_075_),
    .wsrc1(_067_),
    .wsrc2(_068_),
    .wvalid1(_069_),
    .wvalid2(_070_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./core/rs_branch.v:417.18-464.10" *)
  rs_branch_ent ent1 (
    .__MUX_procmux28981__WIRE_we(\rs_branch_ent-ent1___MUX_procmux28981__WIRE_we ),
    .\__MUX_ternary/core/rs_branchv687801__WIRE_and/core/rs_branchv687800_Y (\rs_branch_ent-ent1___MUX_ternary/core/rs_branchv687801__WIRE_and/core/rs_branchv687800_Y ),
    .\__MUX_ternary/core/rs_branchv707804__WIRE_and/core/rs_branchv707803_Y (\rs_branch_ent-ent1___MUX_ternary/core/rs_branchv707804__WIRE_and/core/rs_branchv707803_Y ),
    .alu_op(alu_op_1),
    .bhr(bhr_1),
    .busy(busyvec[1]),
    .clk(clk),
    .dstval(dstval_1),
    .ex_src1(ex_src1_1),
    .ex_src2(ex_src2_1),
    .exdst1(exdst1),
    .exdst2(exdst2),
    .exdst3(exdst3),
    .exdst4(exdst4),
    .exdst5(exdst5),
    .exrslt1(exrslt1),
    .exrslt2(exrslt2),
    .exrslt3(exrslt3),
    .exrslt4(exrslt4),
    .exrslt5(exrslt5),
    .imm(imm_1),
    .kill_spec1(kill_spec1),
    .kill_spec2(kill_spec2),
    .kill_spec3(kill_spec3),
    .kill_spec4(kill_spec4),
    .kill_spec5(kill_spec5),
    .metaReset_rs_branch_ent(metaReset_rs_branch),
    .opcode(opcode_1),
    .pc(pc_1),
    .praddr(praddr_1),
    .prcond(prcond_1),
    .ready(ready_1),
    .reset(reset),
    .rrftag(rrftag_1),
    .spectag(spectag_1),
    .\src_manager-srcmng1___MUX_ternary/core/src_managerv263678__WIRE_opr_rdy (\rs_branch_ent-ent1_src_manager-srcmng1___MUX_ternary/core/src_managerv263678__WIRE_opr_rdy ),
    .\src_manager-srcmng1___MUX_ternary/core/src_managerv273677__WIRE_and/core/src_managerv273660_Y (\rs_branch_ent-ent1_src_manager-srcmng1___MUX_ternary/core/src_managerv273677__WIRE_and/core/src_managerv273660_Y ),
    .\src_manager-srcmng1___MUX_ternary/core/src_managerv283676__WIRE_and/core/src_managerv283663_Y (\rs_branch_ent-ent1_src_manager-srcmng1___MUX_ternary/core/src_managerv283676__WIRE_and/core/src_managerv283663_Y ),
    .\src_manager-srcmng1___MUX_ternary/core/src_managerv293675__WIRE_and/core/src_managerv293666_Y (\rs_branch_ent-ent1_src_manager-srcmng1___MUX_ternary/core/src_managerv293675__WIRE_and/core/src_managerv293666_Y ),
    .\src_manager-srcmng1___MUX_ternary/core/src_managerv303674__WIRE_and/core/src_managerv303669_Y (\rs_branch_ent-ent1_src_manager-srcmng1___MUX_ternary/core/src_managerv303674__WIRE_and/core/src_managerv303669_Y ),
    .\src_manager-srcmng1___MUX_ternary/core/src_managerv313673__WIRE_and/core/src_managerv313672_Y (\rs_branch_ent-ent1_src_manager-srcmng1___MUX_ternary/core/src_managerv313673__WIRE_and/core/src_managerv313672_Y ),
    .\src_manager-srcmng2___MUX_ternary/core/src_managerv263678__WIRE_opr_rdy (\rs_branch_ent-ent1_src_manager-srcmng2___MUX_ternary/core/src_managerv263678__WIRE_opr_rdy ),
    .\src_manager-srcmng2___MUX_ternary/core/src_managerv273677__WIRE_and/core/src_managerv273660_Y (\rs_branch_ent-ent1_src_manager-srcmng2___MUX_ternary/core/src_managerv273677__WIRE_and/core/src_managerv273660_Y ),
    .\src_manager-srcmng2___MUX_ternary/core/src_managerv283676__WIRE_and/core/src_managerv283663_Y (\rs_branch_ent-ent1_src_manager-srcmng2___MUX_ternary/core/src_managerv283676__WIRE_and/core/src_managerv283663_Y ),
    .\src_manager-srcmng2___MUX_ternary/core/src_managerv293675__WIRE_and/core/src_managerv293666_Y (\rs_branch_ent-ent1_src_manager-srcmng2___MUX_ternary/core/src_managerv293675__WIRE_and/core/src_managerv293666_Y ),
    .\src_manager-srcmng2___MUX_ternary/core/src_managerv303674__WIRE_and/core/src_managerv303669_Y (\rs_branch_ent-ent1_src_manager-srcmng2___MUX_ternary/core/src_managerv303674__WIRE_and/core/src_managerv303669_Y ),
    .\src_manager-srcmng2___MUX_ternary/core/src_managerv313673__WIRE_and/core/src_managerv313672_Y (\rs_branch_ent-ent1_src_manager-srcmng2___MUX_ternary/core/src_managerv313673__WIRE_and/core/src_managerv313672_Y ),
    .walu_op(_088_),
    .wbhr(_090_),
    .wdstval(_087_),
    .we(_034_),
    .wimm(_085_),
    .wopcode(_093_),
    .wpc(_080_),
    .wpraddr(_091_),
    .wprcond(_092_),
    .wrrftag(_086_),
    .wspectag(_089_),
    .wsrc1(_081_),
    .wsrc2(_082_),
    .wvalid1(_083_),
    .wvalid2(_084_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./core/rs_branch.v:466.18-513.10" *)
  rs_branch_ent ent2 (
    .__MUX_procmux28981__WIRE_we(\rs_branch_ent-ent2___MUX_procmux28981__WIRE_we ),
    .\__MUX_ternary/core/rs_branchv687801__WIRE_and/core/rs_branchv687800_Y (\rs_branch_ent-ent2___MUX_ternary/core/rs_branchv687801__WIRE_and/core/rs_branchv687800_Y ),
    .\__MUX_ternary/core/rs_branchv707804__WIRE_and/core/rs_branchv707803_Y (\rs_branch_ent-ent2___MUX_ternary/core/rs_branchv707804__WIRE_and/core/rs_branchv707803_Y ),
    .alu_op(alu_op_2),
    .bhr(bhr_2),
    .busy(busyvec[2]),
    .clk(clk),
    .dstval(dstval_2),
    .ex_src1(ex_src1_2),
    .ex_src2(ex_src2_2),
    .exdst1(exdst1),
    .exdst2(exdst2),
    .exdst3(exdst3),
    .exdst4(exdst4),
    .exdst5(exdst5),
    .exrslt1(exrslt1),
    .exrslt2(exrslt2),
    .exrslt3(exrslt3),
    .exrslt4(exrslt4),
    .exrslt5(exrslt5),
    .imm(imm_2),
    .kill_spec1(kill_spec1),
    .kill_spec2(kill_spec2),
    .kill_spec3(kill_spec3),
    .kill_spec4(kill_spec4),
    .kill_spec5(kill_spec5),
    .metaReset_rs_branch_ent(metaReset_rs_branch),
    .opcode(opcode_2),
    .pc(pc_2),
    .praddr(praddr_2),
    .prcond(prcond_2),
    .ready(ready_2),
    .reset(reset),
    .rrftag(rrftag_2),
    .spectag(spectag_2),
    .\src_manager-srcmng1___MUX_ternary/core/src_managerv263678__WIRE_opr_rdy (\rs_branch_ent-ent2_src_manager-srcmng1___MUX_ternary/core/src_managerv263678__WIRE_opr_rdy ),
    .\src_manager-srcmng1___MUX_ternary/core/src_managerv273677__WIRE_and/core/src_managerv273660_Y (\rs_branch_ent-ent2_src_manager-srcmng1___MUX_ternary/core/src_managerv273677__WIRE_and/core/src_managerv273660_Y ),
    .\src_manager-srcmng1___MUX_ternary/core/src_managerv283676__WIRE_and/core/src_managerv283663_Y (\rs_branch_ent-ent2_src_manager-srcmng1___MUX_ternary/core/src_managerv283676__WIRE_and/core/src_managerv283663_Y ),
    .\src_manager-srcmng1___MUX_ternary/core/src_managerv293675__WIRE_and/core/src_managerv293666_Y (\rs_branch_ent-ent2_src_manager-srcmng1___MUX_ternary/core/src_managerv293675__WIRE_and/core/src_managerv293666_Y ),
    .\src_manager-srcmng1___MUX_ternary/core/src_managerv303674__WIRE_and/core/src_managerv303669_Y (\rs_branch_ent-ent2_src_manager-srcmng1___MUX_ternary/core/src_managerv303674__WIRE_and/core/src_managerv303669_Y ),
    .\src_manager-srcmng1___MUX_ternary/core/src_managerv313673__WIRE_and/core/src_managerv313672_Y (\rs_branch_ent-ent2_src_manager-srcmng1___MUX_ternary/core/src_managerv313673__WIRE_and/core/src_managerv313672_Y ),
    .\src_manager-srcmng2___MUX_ternary/core/src_managerv263678__WIRE_opr_rdy (\rs_branch_ent-ent2_src_manager-srcmng2___MUX_ternary/core/src_managerv263678__WIRE_opr_rdy ),
    .\src_manager-srcmng2___MUX_ternary/core/src_managerv273677__WIRE_and/core/src_managerv273660_Y (\rs_branch_ent-ent2_src_manager-srcmng2___MUX_ternary/core/src_managerv273677__WIRE_and/core/src_managerv273660_Y ),
    .\src_manager-srcmng2___MUX_ternary/core/src_managerv283676__WIRE_and/core/src_managerv283663_Y (\rs_branch_ent-ent2_src_manager-srcmng2___MUX_ternary/core/src_managerv283676__WIRE_and/core/src_managerv283663_Y ),
    .\src_manager-srcmng2___MUX_ternary/core/src_managerv293675__WIRE_and/core/src_managerv293666_Y (\rs_branch_ent-ent2_src_manager-srcmng2___MUX_ternary/core/src_managerv293675__WIRE_and/core/src_managerv293666_Y ),
    .\src_manager-srcmng2___MUX_ternary/core/src_managerv303674__WIRE_and/core/src_managerv303669_Y (\rs_branch_ent-ent2_src_manager-srcmng2___MUX_ternary/core/src_managerv303674__WIRE_and/core/src_managerv303669_Y ),
    .\src_manager-srcmng2___MUX_ternary/core/src_managerv313673__WIRE_and/core/src_managerv313672_Y (\rs_branch_ent-ent2_src_manager-srcmng2___MUX_ternary/core/src_managerv313673__WIRE_and/core/src_managerv313672_Y ),
    .walu_op(_102_),
    .wbhr(_104_),
    .wdstval(_101_),
    .we(_035_),
    .wimm(_099_),
    .wopcode(_107_),
    .wpc(_094_),
    .wpraddr(_105_),
    .wprcond(_106_),
    .wrrftag(_100_),
    .wspectag(_103_),
    .wsrc1(_095_),
    .wsrc2(_096_),
    .wvalid1(_097_),
    .wvalid2(_098_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./core/rs_branch.v:515.18-562.10" *)
  rs_branch_ent ent3 (
    .__MUX_procmux28981__WIRE_we(\rs_branch_ent-ent3___MUX_procmux28981__WIRE_we ),
    .\__MUX_ternary/core/rs_branchv687801__WIRE_and/core/rs_branchv687800_Y (\rs_branch_ent-ent3___MUX_ternary/core/rs_branchv687801__WIRE_and/core/rs_branchv687800_Y ),
    .\__MUX_ternary/core/rs_branchv707804__WIRE_and/core/rs_branchv707803_Y (\rs_branch_ent-ent3___MUX_ternary/core/rs_branchv707804__WIRE_and/core/rs_branchv707803_Y ),
    .alu_op(alu_op_3),
    .bhr(bhr_3),
    .busy(busyvec[3]),
    .clk(clk),
    .dstval(dstval_3),
    .ex_src1(ex_src1_3),
    .ex_src2(ex_src2_3),
    .exdst1(exdst1),
    .exdst2(exdst2),
    .exdst3(exdst3),
    .exdst4(exdst4),
    .exdst5(exdst5),
    .exrslt1(exrslt1),
    .exrslt2(exrslt2),
    .exrslt3(exrslt3),
    .exrslt4(exrslt4),
    .exrslt5(exrslt5),
    .imm(imm_3),
    .kill_spec1(kill_spec1),
    .kill_spec2(kill_spec2),
    .kill_spec3(kill_spec3),
    .kill_spec4(kill_spec4),
    .kill_spec5(kill_spec5),
    .metaReset_rs_branch_ent(metaReset_rs_branch),
    .opcode(opcode_3),
    .pc(pc_3),
    .praddr(praddr_3),
    .prcond(prcond_3),
    .ready(ready_3),
    .reset(reset),
    .rrftag(rrftag_3),
    .spectag(spectag_3),
    .\src_manager-srcmng1___MUX_ternary/core/src_managerv263678__WIRE_opr_rdy (\rs_branch_ent-ent3_src_manager-srcmng1___MUX_ternary/core/src_managerv263678__WIRE_opr_rdy ),
    .\src_manager-srcmng1___MUX_ternary/core/src_managerv273677__WIRE_and/core/src_managerv273660_Y (\rs_branch_ent-ent3_src_manager-srcmng1___MUX_ternary/core/src_managerv273677__WIRE_and/core/src_managerv273660_Y ),
    .\src_manager-srcmng1___MUX_ternary/core/src_managerv283676__WIRE_and/core/src_managerv283663_Y (\rs_branch_ent-ent3_src_manager-srcmng1___MUX_ternary/core/src_managerv283676__WIRE_and/core/src_managerv283663_Y ),
    .\src_manager-srcmng1___MUX_ternary/core/src_managerv293675__WIRE_and/core/src_managerv293666_Y (\rs_branch_ent-ent3_src_manager-srcmng1___MUX_ternary/core/src_managerv293675__WIRE_and/core/src_managerv293666_Y ),
    .\src_manager-srcmng1___MUX_ternary/core/src_managerv303674__WIRE_and/core/src_managerv303669_Y (\rs_branch_ent-ent3_src_manager-srcmng1___MUX_ternary/core/src_managerv303674__WIRE_and/core/src_managerv303669_Y ),
    .\src_manager-srcmng1___MUX_ternary/core/src_managerv313673__WIRE_and/core/src_managerv313672_Y (\rs_branch_ent-ent3_src_manager-srcmng1___MUX_ternary/core/src_managerv313673__WIRE_and/core/src_managerv313672_Y ),
    .\src_manager-srcmng2___MUX_ternary/core/src_managerv263678__WIRE_opr_rdy (\rs_branch_ent-ent3_src_manager-srcmng2___MUX_ternary/core/src_managerv263678__WIRE_opr_rdy ),
    .\src_manager-srcmng2___MUX_ternary/core/src_managerv273677__WIRE_and/core/src_managerv273660_Y (\rs_branch_ent-ent3_src_manager-srcmng2___MUX_ternary/core/src_managerv273677__WIRE_and/core/src_managerv273660_Y ),
    .\src_manager-srcmng2___MUX_ternary/core/src_managerv283676__WIRE_and/core/src_managerv283663_Y (\rs_branch_ent-ent3_src_manager-srcmng2___MUX_ternary/core/src_managerv283676__WIRE_and/core/src_managerv283663_Y ),
    .\src_manager-srcmng2___MUX_ternary/core/src_managerv293675__WIRE_and/core/src_managerv293666_Y (\rs_branch_ent-ent3_src_manager-srcmng2___MUX_ternary/core/src_managerv293675__WIRE_and/core/src_managerv293666_Y ),
    .\src_manager-srcmng2___MUX_ternary/core/src_managerv303674__WIRE_and/core/src_managerv303669_Y (\rs_branch_ent-ent3_src_manager-srcmng2___MUX_ternary/core/src_managerv303674__WIRE_and/core/src_managerv303669_Y ),
    .\src_manager-srcmng2___MUX_ternary/core/src_managerv313673__WIRE_and/core/src_managerv313672_Y (\rs_branch_ent-ent3_src_manager-srcmng2___MUX_ternary/core/src_managerv313673__WIRE_and/core/src_managerv313672_Y ),
    .walu_op(_116_),
    .wbhr(_118_),
    .wdstval(_115_),
    .we(_036_),
    .wimm(_113_),
    .wopcode(_121_),
    .wpc(_108_),
    .wpraddr(_119_),
    .wprcond(_120_),
    .wrrftag(_114_),
    .wspectag(_117_),
    .wsrc1(_109_),
    .wsrc2(_110_),
    .wvalid1(_111_),
    .wvalid2(_112_)
  );
  assign __MUX_procmux25547__WIRE_we1 = we1;
  assign __MUX_procmux25505__WIRE_prmiss = prmiss;
  assign __MUX_procmux25502__WIRE_prsuccess = prsuccess;
  assign __MUX_procmux25451__WIRE_we2 = we2;
  assign __MUX_procmux25403__WIRE_clearbusy = clearbusy;
  assign ready = { ready_3, ready_2, ready_1, ready_0 };
endmodule

(* hdlname = "\\rs_branch_ent" *)
(* src = "./core/rs_branch.v:5.1-158.10" *)
module rs_branch_ent(clk, reset, busy, wpc, wsrc1, wsrc2, wvalid1, wvalid2, wimm, wrrftag, wdstval, walu_op, wspectag, wbhr, wprcond, wpraddr, wopcode, we, ex_src1, ex_src2, ready
, pc, imm, rrftag, dstval, alu_op, spectag, bhr, prcond, praddr, opcode, exrslt1, exdst1, kill_spec1, exrslt2, exdst2, kill_spec2, exrslt3, exdst3, kill_spec3, exrslt4, exdst4
, kill_spec4, exrslt5, exdst5, kill_spec5, \src_manager-srcmng2___MUX_ternary/core/src_managerv263678__WIRE_opr_rdy , \src_manager-srcmng2___MUX_ternary/core/src_managerv273677__WIRE_and/core/src_managerv273660_Y , \src_manager-srcmng2___MUX_ternary/core/src_managerv283676__WIRE_and/core/src_managerv283663_Y , \src_manager-srcmng2___MUX_ternary/core/src_managerv293675__WIRE_and/core/src_managerv293666_Y , \src_manager-srcmng2___MUX_ternary/core/src_managerv303674__WIRE_and/core/src_managerv303669_Y , \src_manager-srcmng2___MUX_ternary/core/src_managerv313673__WIRE_and/core/src_managerv313672_Y , \src_manager-srcmng1___MUX_ternary/core/src_managerv263678__WIRE_opr_rdy , \src_manager-srcmng1___MUX_ternary/core/src_managerv273677__WIRE_and/core/src_managerv273660_Y , \src_manager-srcmng1___MUX_ternary/core/src_managerv283676__WIRE_and/core/src_managerv283663_Y , \src_manager-srcmng1___MUX_ternary/core/src_managerv293675__WIRE_and/core/src_managerv293666_Y , \src_manager-srcmng1___MUX_ternary/core/src_managerv303674__WIRE_and/core/src_managerv303669_Y , \src_manager-srcmng1___MUX_ternary/core/src_managerv313673__WIRE_and/core/src_managerv313672_Y , \__MUX_ternary/core/rs_branchv707804__WIRE_and/core/rs_branchv707803_Y , __MUX_procmux28981__WIRE_we, \__MUX_ternary/core/rs_branchv687801__WIRE_and/core/rs_branchv687800_Y , metaReset_rs_branch_ent);
  (* src = "./core/rs_branch.v:67.19-67.32" *)
  wire _00_;
  (* src = "./core/rs_branch.v:68.21-68.28" *)
  wire _01_;
  (* src = "./core/rs_branch.v:70.21-70.28" *)
  wire _02_;
  wire _03_;
  wire _04_;
  wire [31:0] _05_;
  wire [31:0] _06_;
  (* mux_wire = 32'd1 *)
  (* rs_branch_ent = 32'd1 *)
  output __MUX_procmux28981__WIRE_we;
  wire __MUX_procmux28981__WIRE_we;
  (* mux_wire = 32'd1 *)
  (* rs_branch_ent = 32'd1 *)
  output \__MUX_ternary/core/rs_branchv687801__WIRE_and/core/rs_branchv687800_Y ;
  wire \__MUX_ternary/core/rs_branchv687801__WIRE_and/core/rs_branchv687800_Y ;
  (* mux_wire = 32'd1 *)
  (* rs_branch_ent = 32'd1 *)
  output \__MUX_ternary/core/rs_branchv707804__WIRE_and/core/rs_branchv707803_Y ;
  wire \__MUX_ternary/core/rs_branchv707804__WIRE_and/core/rs_branchv707803_Y ;
  (* src = "./core/rs_branch.v:33.23-33.29" *)
  output [3:0] alu_op;
  reg [3:0] alu_op;
  (* src = "./core/rs_branch.v:35.25-35.28" *)
  output [9:0] bhr;
  reg [9:0] bhr;
  (* src = "./core/rs_branch.v:10.20-10.24" *)
  input busy;
  wire busy;
  (* src = "./core/rs_branch.v:8.20-8.23" *)
  input clk;
  wire clk;
  (* src = "./core/rs_branch.v:32.20-32.26" *)
  output dstval;
  reg dstval;
  (* src = "./core/rs_branch.v:26.28-26.35" *)
  output [31:0] ex_src1;
  wire [31:0] ex_src1;
  (* src = "./core/rs_branch.v:27.28-27.35" *)
  output [31:0] ex_src2;
  wire [31:0] ex_src2;
  (* src = "./core/rs_branch.v:41.26-41.32" *)
  input [5:0] exdst1;
  wire [5:0] exdst1;
  (* src = "./core/rs_branch.v:44.26-44.32" *)
  input [5:0] exdst2;
  wire [5:0] exdst2;
  (* src = "./core/rs_branch.v:47.26-47.32" *)
  input [5:0] exdst3;
  wire [5:0] exdst3;
  (* src = "./core/rs_branch.v:50.26-50.32" *)
  input [5:0] exdst4;
  wire [5:0] exdst4;
  (* src = "./core/rs_branch.v:53.26-53.32" *)
  input [5:0] exdst5;
  wire [5:0] exdst5;
  (* src = "./core/rs_branch.v:40.27-40.34" *)
  input [31:0] exrslt1;
  wire [31:0] exrslt1;
  (* src = "./core/rs_branch.v:43.27-43.34" *)
  input [31:0] exrslt2;
  wire [31:0] exrslt2;
  (* src = "./core/rs_branch.v:46.27-46.34" *)
  input [31:0] exrslt3;
  wire [31:0] exrslt3;
  (* src = "./core/rs_branch.v:49.27-49.34" *)
  input [31:0] exrslt4;
  wire [31:0] exrslt4;
  (* src = "./core/rs_branch.v:52.27-52.34" *)
  input [31:0] exrslt5;
  wire [31:0] exrslt5;
  (* src = "./core/rs_branch.v:30.27-30.30" *)
  output [31:0] imm;
  reg [31:0] imm;
  (* src = "./core/rs_branch.v:42.20-42.30" *)
  input kill_spec1;
  wire kill_spec1;
  (* src = "./core/rs_branch.v:45.20-45.30" *)
  input kill_spec2;
  wire kill_spec2;
  (* src = "./core/rs_branch.v:48.20-48.30" *)
  input kill_spec3;
  wire kill_spec3;
  (* src = "./core/rs_branch.v:51.20-51.30" *)
  input kill_spec4;
  wire kill_spec4;
  (* src = "./core/rs_branch.v:54.20-54.30" *)
  input kill_spec5;
  wire kill_spec5;
  (* meta_reset = 32'd1 *)
  input metaReset_rs_branch_ent;
  wire metaReset_rs_branch_ent;
  (* src = "./core/rs_branch.v:62.21-62.29" *)
  wire [31:0] nextsrc1;
  (* src = "./core/rs_branch.v:63.21-63.29" *)
  wire [31:0] nextsrc2;
  (* src = "./core/rs_branch.v:64.14-64.24" *)
  wire nextvalid1;
  (* src = "./core/rs_branch.v:65.14-65.24" *)
  wire nextvalid2;
  (* src = "./core/rs_branch.v:38.25-38.31" *)
  output [6:0] opcode;
  reg [6:0] opcode;
  (* src = "./core/rs_branch.v:29.27-29.29" *)
  output [31:0] pc;
  reg [31:0] pc;
  (* src = "./core/rs_branch.v:37.27-37.33" *)
  output [31:0] praddr;
  reg [31:0] praddr;
  (* src = "./core/rs_branch.v:36.20-36.26" *)
  output prcond;
  reg prcond;
  (* src = "./core/rs_branch.v:28.21-28.26" *)
  output ready;
  wire ready;
  (* reset_wire = 32'd1 *)
  (* src = "./core/rs_branch.v:9.20-9.25" *)
  input reset;
  wire reset;
  (* src = "./core/rs_branch.v:31.26-31.32" *)
  output [5:0] rrftag;
  reg [5:0] rrftag;
  (* src = "./core/rs_branch.v:34.24-34.31" *)
  output [4:0] spectag;
  reg [4:0] spectag;
  (* src = "./core/rs_branch.v:57.21-57.25" *)
  reg [31:0] src1;
  (* src = "./core/rs_branch.v:58.21-58.25" *)
  reg [31:0] src2;
  (* mux_wire = 32'd1 *)
  (* src_manager = 32'd1 *)
  output \src_manager-srcmng1___MUX_ternary/core/src_managerv263678__WIRE_opr_rdy ;
  wire \src_manager-srcmng1___MUX_ternary/core/src_managerv263678__WIRE_opr_rdy ;
  (* mux_wire = 32'd1 *)
  (* src_manager = 32'd1 *)
  output \src_manager-srcmng1___MUX_ternary/core/src_managerv273677__WIRE_and/core/src_managerv273660_Y ;
  wire \src_manager-srcmng1___MUX_ternary/core/src_managerv273677__WIRE_and/core/src_managerv273660_Y ;
  (* mux_wire = 32'd1 *)
  (* src_manager = 32'd1 *)
  output \src_manager-srcmng1___MUX_ternary/core/src_managerv283676__WIRE_and/core/src_managerv283663_Y ;
  wire \src_manager-srcmng1___MUX_ternary/core/src_managerv283676__WIRE_and/core/src_managerv283663_Y ;
  (* mux_wire = 32'd1 *)
  (* src_manager = 32'd1 *)
  output \src_manager-srcmng1___MUX_ternary/core/src_managerv293675__WIRE_and/core/src_managerv293666_Y ;
  wire \src_manager-srcmng1___MUX_ternary/core/src_managerv293675__WIRE_and/core/src_managerv293666_Y ;
  (* mux_wire = 32'd1 *)
  (* src_manager = 32'd1 *)
  output \src_manager-srcmng1___MUX_ternary/core/src_managerv303674__WIRE_and/core/src_managerv303669_Y ;
  wire \src_manager-srcmng1___MUX_ternary/core/src_managerv303674__WIRE_and/core/src_managerv303669_Y ;
  (* mux_wire = 32'd1 *)
  (* src_manager = 32'd1 *)
  output \src_manager-srcmng1___MUX_ternary/core/src_managerv313673__WIRE_and/core/src_managerv313672_Y ;
  wire \src_manager-srcmng1___MUX_ternary/core/src_managerv313673__WIRE_and/core/src_managerv313672_Y ;
  (* mux_wire = 32'd1 *)
  (* src_manager = 32'd1 *)
  output \src_manager-srcmng2___MUX_ternary/core/src_managerv263678__WIRE_opr_rdy ;
  wire \src_manager-srcmng2___MUX_ternary/core/src_managerv263678__WIRE_opr_rdy ;
  (* mux_wire = 32'd1 *)
  (* src_manager = 32'd1 *)
  output \src_manager-srcmng2___MUX_ternary/core/src_managerv273677__WIRE_and/core/src_managerv273660_Y ;
  wire \src_manager-srcmng2___MUX_ternary/core/src_managerv273677__WIRE_and/core/src_managerv273660_Y ;
  (* mux_wire = 32'd1 *)
  (* src_manager = 32'd1 *)
  output \src_manager-srcmng2___MUX_ternary/core/src_managerv283676__WIRE_and/core/src_managerv283663_Y ;
  wire \src_manager-srcmng2___MUX_ternary/core/src_managerv283676__WIRE_and/core/src_managerv283663_Y ;
  (* mux_wire = 32'd1 *)
  (* src_manager = 32'd1 *)
  output \src_manager-srcmng2___MUX_ternary/core/src_managerv293675__WIRE_and/core/src_managerv293666_Y ;
  wire \src_manager-srcmng2___MUX_ternary/core/src_managerv293675__WIRE_and/core/src_managerv293666_Y ;
  (* mux_wire = 32'd1 *)
  (* src_manager = 32'd1 *)
  output \src_manager-srcmng2___MUX_ternary/core/src_managerv303674__WIRE_and/core/src_managerv303669_Y ;
  wire \src_manager-srcmng2___MUX_ternary/core/src_managerv303674__WIRE_and/core/src_managerv303669_Y ;
  (* mux_wire = 32'd1 *)
  (* src_manager = 32'd1 *)
  output \src_manager-srcmng2___MUX_ternary/core/src_managerv313673__WIRE_and/core/src_managerv313672_Y ;
  wire \src_manager-srcmng2___MUX_ternary/core/src_managerv313673__WIRE_and/core/src_managerv313672_Y ;
  (* src = "./core/rs_branch.v:59.14-59.20" *)
  reg valid1;
  (* src = "./core/rs_branch.v:60.14-60.20" *)
  reg valid2;
  (* src = "./core/rs_branch.v:19.23-19.30" *)
  input [3:0] walu_op;
  wire [3:0] walu_op;
  (* src = "./core/rs_branch.v:21.25-21.29" *)
  input [9:0] wbhr;
  wire [9:0] wbhr;
  (* src = "./core/rs_branch.v:18.20-18.27" *)
  input wdstval;
  wire wdstval;
  (* src = "./core/rs_branch.v:25.20-25.22" *)
  input we;
  wire we;
  (* src = "./core/rs_branch.v:16.27-16.31" *)
  input [31:0] wimm;
  wire [31:0] wimm;
  (* src = "./core/rs_branch.v:24.25-24.32" *)
  input [6:0] wopcode;
  wire [6:0] wopcode;
  (* src = "./core/rs_branch.v:11.27-11.30" *)
  input [31:0] wpc;
  wire [31:0] wpc;
  (* src = "./core/rs_branch.v:23.27-23.34" *)
  input [31:0] wpraddr;
  wire [31:0] wpraddr;
  (* src = "./core/rs_branch.v:22.20-22.27" *)
  input wprcond;
  wire wprcond;
  (* src = "./core/rs_branch.v:17.26-17.33" *)
  input [5:0] wrrftag;
  wire [5:0] wrrftag;
  (* src = "./core/rs_branch.v:20.24-20.32" *)
  input [4:0] wspectag;
  wire [4:0] wspectag;
  (* src = "./core/rs_branch.v:12.27-12.32" *)
  input [31:0] wsrc1;
  wire [31:0] wsrc1;
  (* src = "./core/rs_branch.v:13.27-13.32" *)
  input [31:0] wsrc2;
  wire [31:0] wsrc2;
  (* src = "./core/rs_branch.v:14.20-14.27" *)
  input wvalid1;
  wire wvalid1;
  (* src = "./core/rs_branch.v:15.20-15.27" *)
  input wvalid2;
  wire wvalid2;
  assign _00_ = busy & (* src = "./core/rs_branch.v:67.19-67.32" *) valid1;
  assign ready = _00_ & (* src = "./core/rs_branch.v:67.19-67.41" *) valid2;
  assign \__MUX_ternary/core/rs_branchv687801__WIRE_and/core/rs_branchv687800_Y  = _01_ & (* src = "./core/rs_branch.v:68.21-68.41" *) nextvalid1;
  assign \__MUX_ternary/core/rs_branchv707804__WIRE_and/core/rs_branchv707803_Y  = _02_ & (* src = "./core/rs_branch.v:70.21-70.41" *) nextvalid2;
  (* src = "./core/rs_branch.v:73.4-112.7" *)
  always_ff @(posedge clk)
    if (reset) pc <= 32'd0;
    else if (we) pc <= wpc;
  (* src = "./core/rs_branch.v:73.4-112.7" *)
  always_ff @(posedge clk)
    if (reset) prcond <= 1'h0;
    else if (we) prcond <= wprcond;
  (* src = "./core/rs_branch.v:73.4-112.7" *)
  always_ff @(posedge clk)
    if (reset) bhr <= 10'h000;
    else if (we) bhr <= wbhr;
  (* src = "./core/rs_branch.v:73.4-112.7" *)
  always_ff @(posedge clk)
    if (reset) alu_op <= 4'h0;
    else if (we) alu_op <= walu_op;
  (* src = "./core/rs_branch.v:73.4-112.7" *)
  always_ff @(posedge clk)
    if (reset) rrftag <= 6'h00;
    else if (we) rrftag <= wrrftag;
  (* src = "./core/rs_branch.v:73.4-112.7" *)
  always_ff @(posedge clk)
    if (reset) imm <= 32'd0;
    else if (we) imm <= wimm;
  (* src = "./core/rs_branch.v:73.4-112.7" *)
  always_ff @(posedge clk)
    if (reset) dstval <= 1'h0;
    else if (we) dstval <= wdstval;
  (* src = "./core/rs_branch.v:73.4-112.7" *)
  always_ff @(posedge clk)
    if (reset) spectag <= 5'h00;
    else if (we) spectag <= wspectag;
  (* src = "./core/rs_branch.v:73.4-112.7" *)
  always_ff @(posedge clk)
    if (reset) praddr <= 32'd0;
    else if (we) praddr <= wpraddr;
  (* src = "./core/rs_branch.v:73.4-112.7" *)
  always_ff @(posedge clk)
    if (reset) opcode <= 7'h00;
    else if (we) opcode <= wopcode;
  (* src = "./core/rs_branch.v:73.4-112.7" *)
  always_ff @(posedge clk)
    if (reset) src1 <= 32'd0;
    else src1 <= _06_;
  (* src = "./core/rs_branch.v:73.4-112.7" *)
  always_ff @(posedge clk)
    if (reset) src2 <= 32'd0;
    else src2 <= _05_;
  (* src = "./core/rs_branch.v:73.4-112.7" *)
  always_ff @(posedge clk)
    if (reset) valid1 <= 1'h0;
    else valid1 <= _04_;
  (* src = "./core/rs_branch.v:73.4-112.7" *)
  always_ff @(posedge clk)
    if (reset) valid2 <= 1'h0;
    else valid2 <= _03_;
  assign _01_ = ~ (* src = "./core/rs_branch.v:68.21-68.28" *) valid1;
  assign _02_ = ~ (* src = "./core/rs_branch.v:70.21-70.28" *) valid2;
  assign _03_ = we ? (* full_case = 32'd1 *) (* src = "./core/rs_branch.v:90.20-90.22|./core/rs_branch.v:90.16-111.10" *) wvalid2 : nextvalid2;
  assign _04_ = we ? (* full_case = 32'd1 *) (* src = "./core/rs_branch.v:90.20-90.22|./core/rs_branch.v:90.16-111.10" *) wvalid1 : nextvalid1;
  assign _05_ = we ? (* full_case = 32'd1 *) (* src = "./core/rs_branch.v:90.20-90.22|./core/rs_branch.v:90.16-111.10" *) wsrc2 : nextsrc2;
  assign _06_ = we ? (* full_case = 32'd1 *) (* src = "./core/rs_branch.v:90.20-90.22|./core/rs_branch.v:90.16-111.10" *) wsrc1 : nextsrc1;
  assign ex_src1 = \__MUX_ternary/core/rs_branchv687801__WIRE_and/core/rs_branchv687800_Y  ? (* src = "./core/rs_branch.v:68.21-69.22" *) nextsrc1 : src1;
  assign ex_src2 = \__MUX_ternary/core/rs_branchv707804__WIRE_and/core/rs_branchv707803_Y  ? (* src = "./core/rs_branch.v:70.21-71.22" *) nextsrc2 : src2;
  (* module_not_derived = 32'd1 *)
  (* src = "./core/rs_branch.v:114.16-134.11" *)
  src_manager srcmng1 (
    .\__MUX_ternary/core/src_managerv263678__WIRE_opr_rdy (\src_manager-srcmng1___MUX_ternary/core/src_managerv263678__WIRE_opr_rdy ),
    .\__MUX_ternary/core/src_managerv273677__WIRE_and/core/src_managerv273660_Y (\src_manager-srcmng1___MUX_ternary/core/src_managerv273677__WIRE_and/core/src_managerv273660_Y ),
    .\__MUX_ternary/core/src_managerv283676__WIRE_and/core/src_managerv283663_Y (\src_manager-srcmng1___MUX_ternary/core/src_managerv283676__WIRE_and/core/src_managerv283663_Y ),
    .\__MUX_ternary/core/src_managerv293675__WIRE_and/core/src_managerv293666_Y (\src_manager-srcmng1___MUX_ternary/core/src_managerv293675__WIRE_and/core/src_managerv293666_Y ),
    .\__MUX_ternary/core/src_managerv303674__WIRE_and/core/src_managerv303669_Y (\src_manager-srcmng1___MUX_ternary/core/src_managerv303674__WIRE_and/core/src_managerv303669_Y ),
    .\__MUX_ternary/core/src_managerv313673__WIRE_and/core/src_managerv313672_Y (\src_manager-srcmng1___MUX_ternary/core/src_managerv313673__WIRE_and/core/src_managerv313672_Y ),
    .exdst1(exdst1),
    .exdst2(exdst2),
    .exdst3(exdst3),
    .exdst4(exdst4),
    .exdst5(exdst5),
    .exrslt1(exrslt1),
    .exrslt2(exrslt2),
    .exrslt3(exrslt3),
    .exrslt4(exrslt4),
    .exrslt5(exrslt5),
    .kill_spec1(kill_spec1),
    .kill_spec2(kill_spec2),
    .kill_spec3(kill_spec3),
    .kill_spec4(kill_spec4),
    .kill_spec5(kill_spec5),
    .metaReset_src_manager(metaReset_rs_branch_ent),
    .opr(src1),
    .opr_rdy(valid1),
    .resolved(nextvalid1),
    .src(nextsrc1)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./core/rs_branch.v:136.16-156.11" *)
  src_manager srcmng2 (
    .\__MUX_ternary/core/src_managerv263678__WIRE_opr_rdy (\src_manager-srcmng2___MUX_ternary/core/src_managerv263678__WIRE_opr_rdy ),
    .\__MUX_ternary/core/src_managerv273677__WIRE_and/core/src_managerv273660_Y (\src_manager-srcmng2___MUX_ternary/core/src_managerv273677__WIRE_and/core/src_managerv273660_Y ),
    .\__MUX_ternary/core/src_managerv283676__WIRE_and/core/src_managerv283663_Y (\src_manager-srcmng2___MUX_ternary/core/src_managerv283676__WIRE_and/core/src_managerv283663_Y ),
    .\__MUX_ternary/core/src_managerv293675__WIRE_and/core/src_managerv293666_Y (\src_manager-srcmng2___MUX_ternary/core/src_managerv293675__WIRE_and/core/src_managerv293666_Y ),
    .\__MUX_ternary/core/src_managerv303674__WIRE_and/core/src_managerv303669_Y (\src_manager-srcmng2___MUX_ternary/core/src_managerv303674__WIRE_and/core/src_managerv303669_Y ),
    .\__MUX_ternary/core/src_managerv313673__WIRE_and/core/src_managerv313672_Y (\src_manager-srcmng2___MUX_ternary/core/src_managerv313673__WIRE_and/core/src_managerv313672_Y ),
    .exdst1(exdst1),
    .exdst2(exdst2),
    .exdst3(exdst3),
    .exdst4(exdst4),
    .exdst5(exdst5),
    .exrslt1(exrslt1),
    .exrslt2(exrslt2),
    .exrslt3(exrslt3),
    .exrslt4(exrslt4),
    .exrslt5(exrslt5),
    .kill_spec1(kill_spec1),
    .kill_spec2(kill_spec2),
    .kill_spec3(kill_spec3),
    .kill_spec4(kill_spec4),
    .kill_spec5(kill_spec5),
    .metaReset_src_manager(metaReset_rs_branch_ent),
    .opr(src2),
    .opr_rdy(valid2),
    .resolved(nextvalid2),
    .src(nextsrc2)
  );
  assign __MUX_procmux28981__WIRE_we = we;
endmodule

(* hdlname = "\\rs_ldst" *)
(* src = "./core/rs_ldst.v:139.1-496.10" *)
module rs_ldst(clk, reset, busyvec, prmiss, prsuccess, prtag, specfixtag, prbusyvec_next, clearbusy, issueaddr, we1, we2, waddr1, waddr2, wpc_1, wsrc1_1, wsrc2_1, wvalid1_1, wvalid2_1, wimm_1, wrrftag_1
, wdstval_1, wspectag_1, wspecbit_1, wpc_2, wsrc1_2, wsrc2_2, wvalid1_2, wvalid2_2, wimm_2, wrrftag_2, wdstval_2, wspectag_2, wspecbit_2, ex_src1, ex_src2, ready, pc, imm, rrftag, dstval, spectag
, specbit, exrslt1, exdst1, kill_spec1, exrslt2, exdst2, kill_spec2, exrslt3, exdst3, kill_spec3, exrslt4, exdst4, kill_spec4, exrslt5, exdst5, kill_spec5, \rs_ldst_ent-ent3_src_manager-srcmng2___MUX_ternary/core/src_managerv263678__WIRE_opr_rdy , \rs_ldst_ent-ent2_src_manager-srcmng1___MUX_ternary/core/src_managerv263678__WIRE_opr_rdy , \rs_ldst_ent-ent2_src_manager-srcmng1___MUX_ternary/core/src_managerv273677__WIRE_and/core/src_managerv273660_Y , \rs_ldst_ent-ent2_src_manager-srcmng1___MUX_ternary/core/src_managerv313673__WIRE_and/core/src_managerv313672_Y , \rs_ldst_ent-ent2_src_manager-srcmng1___MUX_ternary/core/src_managerv293675__WIRE_and/core/src_managerv293666_Y 
, \rs_ldst_ent-ent2___MUX_ternary/core/rs_ldstv567792__WIRE_and/core/rs_ldstv567791_Y , \rs_ldst_ent-ent3_src_manager-srcmng2___MUX_ternary/core/src_managerv283676__WIRE_and/core/src_managerv283663_Y , \rs_ldst_ent-ent3_src_manager-srcmng2___MUX_ternary/core/src_managerv293675__WIRE_and/core/src_managerv293666_Y , \rs_ldst_ent-ent3_src_manager-srcmng2___MUX_ternary/core/src_managerv303674__WIRE_and/core/src_managerv303669_Y , \rs_ldst_ent-ent3_src_manager-srcmng2___MUX_ternary/core/src_managerv313673__WIRE_and/core/src_managerv313672_Y , \rs_ldst_ent-ent3_src_manager-srcmng1___MUX_ternary/core/src_managerv263678__WIRE_opr_rdy , \rs_ldst_ent-ent3_src_manager-srcmng1___MUX_ternary/core/src_managerv273677__WIRE_and/core/src_managerv273660_Y , \rs_ldst_ent-ent1_src_manager-srcmng2___MUX_ternary/core/src_managerv263678__WIRE_opr_rdy , \rs_ldst_ent-ent1_src_manager-srcmng2___MUX_ternary/core/src_managerv273677__WIRE_and/core/src_managerv273660_Y , \rs_ldst_ent-ent1_src_manager-srcmng2___MUX_ternary/core/src_managerv283676__WIRE_and/core/src_managerv283663_Y , \rs_ldst_ent-ent1_src_manager-srcmng2___MUX_ternary/core/src_managerv293675__WIRE_and/core/src_managerv293666_Y , \rs_ldst_ent-ent2_src_manager-srcmng2___MUX_ternary/core/src_managerv283676__WIRE_and/core/src_managerv283663_Y , \rs_ldst_ent-ent0___MUX_procmux29065__WIRE_we , \__MUX_ternary/core/rs_ldstv2512471__WIRE_eq/core/rs_ldstv2512470_Y , \__MUX_ternary/core/rs_ldstv2522468__WIRE_eq/core/rs_ldstv2522467_Y , \__MUX_ternary/core/rs_ldstv2532465__WIRE_eq/core/rs_ldstv2532464_Y , \rs_ldst_ent-ent3___MUX_ternary/core/rs_ldstv567792__WIRE_and/core/rs_ldstv567791_Y , \rs_ldst_ent-ent3___MUX_ternary/core/rs_ldstv587795__WIRE_and/core/rs_ldstv587794_Y , \rs_ldst_ent-ent3_src_manager-srcmng1___MUX_ternary/core/src_managerv313673__WIRE_and/core/src_managerv313672_Y , \rs_ldst_ent-ent3_src_manager-srcmng1___MUX_ternary/core/src_managerv303674__WIRE_and/core/src_managerv303669_Y , \rs_ldst_ent-ent3_src_manager-srcmng1___MUX_ternary/core/src_managerv293675__WIRE_and/core/src_managerv293666_Y 
, \rs_ldst_ent-ent3_src_manager-srcmng1___MUX_ternary/core/src_managerv283676__WIRE_and/core/src_managerv283663_Y , \rs_ldst_ent-ent2___MUX_procmux29065__WIRE_we , \rs_ldst_ent-ent2_src_manager-srcmng1___MUX_ternary/core/src_managerv303674__WIRE_and/core/src_managerv303669_Y , \rs_ldst_ent-ent2___MUX_ternary/core/rs_ldstv587795__WIRE_and/core/rs_ldstv587794_Y , \rs_ldst_ent-ent2_src_manager-srcmng1___MUX_ternary/core/src_managerv283676__WIRE_and/core/src_managerv283663_Y , \rs_ldst_ent-ent2_src_manager-srcmng2___MUX_ternary/core/src_managerv313673__WIRE_and/core/src_managerv313672_Y , \rs_ldst_ent-ent3_src_manager-srcmng2___MUX_ternary/core/src_managerv273677__WIRE_and/core/src_managerv273660_Y , \rs_ldst_ent-ent3___MUX_procmux29065__WIRE_we , \rs_ldst_ent-ent2_src_manager-srcmng2___MUX_ternary/core/src_managerv293675__WIRE_and/core/src_managerv293666_Y , \rs_ldst_ent-ent2_src_manager-srcmng2___MUX_ternary/core/src_managerv303674__WIRE_and/core/src_managerv303669_Y , \__MUX_ternary/core/rs_ldstv2562482__WIRE_eq/core/rs_ldstv2562481_Y , \__MUX_ternary/core/rs_ldstv2572480__WIRE_eq/core/rs_ldstv2572479_Y , \__MUX_ternary/core/rs_ldstv2582478__WIRE_eq/core/rs_ldstv2582477_Y , \__MUX_ternary/core/rs_ldstv2592476__WIRE_eq/core/rs_ldstv2592475_Y , \__MUX_ternary/core/rs_ldstv3142653__WIRE_logic_and/core/rs_ldstv3142652_Y , \__MUX_ternary/core/rs_ldstv3532685__WIRE_logic_and/core/rs_ldstv3532684_Y , __MUX_procmux24747__WIRE_clearbusy, \__MUX_ternary/core/rs_ldstv3922717__WIRE_logic_and/core/rs_ldstv3922716_Y , __MUX_procmux24795__WIRE_we2, \__MUX_ternary/core/rs_ldstv4312749__WIRE_logic_and/core/rs_ldstv4312748_Y , \__MUX_ternary/core/rs_ldstv4672784__WIRE_eq/core/rs_ldstv4672779_Y 
, \__MUX_ternary/core/rs_ldstv4682783__WIRE_eq/core/rs_ldstv4682780_Y , \__MUX_ternary/core/rs_ldstv4692782__WIRE_eq/core/rs_ldstv4692781_Y , \rs_ldst_ent-ent0_src_manager-srcmng2___MUX_ternary/core/src_managerv263678__WIRE_opr_rdy , \rs_ldst_ent-ent0_src_manager-srcmng2___MUX_ternary/core/src_managerv273677__WIRE_and/core/src_managerv273660_Y , \rs_ldst_ent-ent0_src_manager-srcmng2___MUX_ternary/core/src_managerv283676__WIRE_and/core/src_managerv283663_Y , __MUX_procmux24846__WIRE_prsuccess, \rs_ldst_ent-ent0_src_manager-srcmng2___MUX_ternary/core/src_managerv293675__WIRE_and/core/src_managerv293666_Y , __MUX_procmux24849__WIRE_prmiss, \rs_ldst_ent-ent0_src_manager-srcmng2___MUX_ternary/core/src_managerv303674__WIRE_and/core/src_managerv303669_Y , __MUX_procmux24891__WIRE_we1, \rs_ldst_ent-ent0_src_manager-srcmng2___MUX_ternary/core/src_managerv313673__WIRE_and/core/src_managerv313672_Y , \rs_ldst_ent-ent0_src_manager-srcmng1___MUX_ternary/core/src_managerv263678__WIRE_opr_rdy , \__MUX_ternary/core/rs_ldstv2502474__WIRE_eq/core/rs_ldstv2502473_Y , \rs_ldst_ent-ent0_src_manager-srcmng1___MUX_ternary/core/src_managerv273677__WIRE_and/core/src_managerv273660_Y , \rs_ldst_ent-ent1_src_manager-srcmng2___MUX_ternary/core/src_managerv303674__WIRE_and/core/src_managerv303669_Y , \rs_ldst_ent-ent0_src_manager-srcmng1___MUX_ternary/core/src_managerv283676__WIRE_and/core/src_managerv283663_Y , \rs_ldst_ent-ent1_src_manager-srcmng2___MUX_ternary/core/src_managerv313673__WIRE_and/core/src_managerv313672_Y , \rs_ldst_ent-ent1_src_manager-srcmng1___MUX_ternary/core/src_managerv263678__WIRE_opr_rdy , \rs_ldst_ent-ent1_src_manager-srcmng1___MUX_ternary/core/src_managerv273677__WIRE_and/core/src_managerv273660_Y , \rs_ldst_ent-ent0_src_manager-srcmng1___MUX_ternary/core/src_managerv293675__WIRE_and/core/src_managerv293666_Y , \rs_ldst_ent-ent1_src_manager-srcmng1___MUX_ternary/core/src_managerv283676__WIRE_and/core/src_managerv283663_Y 
, \rs_ldst_ent-ent1_src_manager-srcmng1___MUX_ternary/core/src_managerv293675__WIRE_and/core/src_managerv293666_Y , \rs_ldst_ent-ent1_src_manager-srcmng1___MUX_ternary/core/src_managerv303674__WIRE_and/core/src_managerv303669_Y , \rs_ldst_ent-ent0_src_manager-srcmng1___MUX_ternary/core/src_managerv303674__WIRE_and/core/src_managerv303669_Y , \rs_ldst_ent-ent1_src_manager-srcmng1___MUX_ternary/core/src_managerv313673__WIRE_and/core/src_managerv313672_Y , \rs_ldst_ent-ent1___MUX_ternary/core/rs_ldstv587795__WIRE_and/core/rs_ldstv587794_Y , \rs_ldst_ent-ent0_src_manager-srcmng1___MUX_ternary/core/src_managerv313673__WIRE_and/core/src_managerv313672_Y , \rs_ldst_ent-ent1___MUX_ternary/core/rs_ldstv567792__WIRE_and/core/rs_ldstv567791_Y , \rs_ldst_ent-ent1___MUX_procmux29065__WIRE_we , \rs_ldst_ent-ent0___MUX_ternary/core/rs_ldstv587795__WIRE_and/core/rs_ldstv587794_Y , \rs_ldst_ent-ent2_src_manager-srcmng2___MUX_ternary/core/src_managerv263678__WIRE_opr_rdy , \rs_ldst_ent-ent0___MUX_ternary/core/rs_ldstv567792__WIRE_and/core/rs_ldstv567791_Y , \rs_ldst_ent-ent2_src_manager-srcmng2___MUX_ternary/core/src_managerv273677__WIRE_and/core/src_managerv273660_Y , metaReset_rs_ldst);
  (* src = "./core/rs_ldst.v:273.4-308.7" *)
  wire [3:0] _000_;
  (* src = "./core/rs_ldst.v:273.4-308.7" *)
  wire [3:0] _001_;
  (* src = "./core/rs_ldst.v:273.4-308.7" *)
  wire [3:0] _002_;
  (* src = "./core/rs_ldst.v:273.4-308.7" *)
  wire [3:0] _003_;
  (* src = "./core/rs_ldst.v:273.4-308.7" *)
  wire [3:0] _004_;
  (* src = "./core/rs_ldst.v:273.4-308.7" *)
  wire [3:0] _005_;
  (* src = "./core/rs_ldst.v:273.4-308.7" *)
  wire [3:0] _006_;
  (* src = "./core/rs_ldst.v:273.4-308.7" *)
  wire [3:0] _007_;
  (* src = "./core/rs_ldst.v:273.4-308.7" *)
  wire [3:0] _008_;
  (* src = "./core/rs_ldst.v:0.0-0.0" *)
  wire [3:0] _009_;
  (* src = "./core/rs_ldst.v:0.0-0.0" *)
  wire [3:0] _010_;
  (* src = "./core/rs_ldst.v:0.0-0.0" *)
  wire [3:0] _011_;
  (* src = "./core/rs_ldst.v:0.0-0.0" *)
  wire [3:0] _012_;
  (* src = "./core/rs_ldst.v:0.0-0.0" *)
  wire [3:0] _013_;
  (* src = "./core/rs_ldst.v:0.0-0.0" *)
  wire [3:0] _014_;
  (* src = "./core/rs_ldst.v:250.10-250.32" *)
  wire [31:0] _015_;
  (* src = "./core/rs_ldst.v:251.10-251.32" *)
  wire [31:0] _016_;
  (* src = "./core/rs_ldst.v:252.10-252.32" *)
  wire [31:0] _017_;
  (* src = "./core/rs_ldst.v:253.10-253.32" *)
  wire [31:0] _018_;
  wire _019_;
  wire _020_;
  (* src = "./core/rs_ldst.v:314.21-314.32" *)
  wire _021_;
  (* src = "./core/rs_ldst.v:323.46-323.57" *)
  wire _022_;
  (* src = "./core/rs_ldst.v:353.21-353.32" *)
  wire _023_;
  (* src = "./core/rs_ldst.v:362.46-362.57" *)
  wire _024_;
  (* src = "./core/rs_ldst.v:392.21-392.32" *)
  wire _025_;
  (* src = "./core/rs_ldst.v:401.46-401.57" *)
  wire _026_;
  (* src = "./core/rs_ldst.v:431.21-431.32" *)
  wire _027_;
  (* src = "./core/rs_ldst.v:440.46-440.57" *)
  wire _028_;
  (* src = "./core/rs_ldst.v:323.38-323.58" *)
  wire _029_;
  (* src = "./core/rs_ldst.v:362.38-362.58" *)
  wire _030_;
  (* src = "./core/rs_ldst.v:401.38-401.58" *)
  wire _031_;
  (* src = "./core/rs_ldst.v:440.38-440.58" *)
  wire _032_;
  (* src = "./core/rs_ldst.v:323.11-323.59" *)
  wire _033_;
  (* src = "./core/rs_ldst.v:362.11-362.59" *)
  wire _034_;
  (* src = "./core/rs_ldst.v:401.11-401.59" *)
  wire _035_;
  (* src = "./core/rs_ldst.v:440.11-440.59" *)
  wire _036_;
  (* src = "./core/rs_ldst.v:0.0-0.0" *)
  wire [31:0] _037_;
  (* src = "./core/rs_ldst.v:0.0-0.0" *)
  wire [31:0] _038_;
  (* src = "./core/rs_ldst.v:0.0-0.0" *)
  wire [31:0] _039_;
  (* src = "./core/rs_ldst.v:0.0-0.0" *)
  wire [3:0] _040_;
  (* src = "./core/rs_ldst.v:0.0-0.0" *)
  wire [3:0] _041_;
  (* src = "./core/rs_ldst.v:0.0-0.0" *)
  wire [3:0] _042_;
  (* src = "./core/rs_ldst.v:0.0-0.0" *)
  wire [3:0] _043_;
  (* src = "./core/rs_ldst.v:0.0-0.0" *)
  wire [3:0] _044_;
  (* src = "./core/rs_ldst.v:0.0-0.0" *)
  wire [3:0] _045_;
  (* src = "./core/rs_ldst.v:0.0-0.0" *)
  wire [3:0] _046_;
  (* src = "./core/rs_ldst.v:0.0-0.0" *)
  wire [3:0] _047_;
  (* src = "./core/rs_ldst.v:0.0-0.0" *)
  wire [3:0] _048_;
  wire [3:0] _049_;
  wire [3:0] _050_;
  wire [3:0] _051_;
  wire [3:0] _052_;
  wire [3:0] _053_;
  wire [3:0] _054_;
  wire [3:0] _055_;
  wire [3:0] _056_;
  wire [3:0] _057_;
  (* src = "./core/rs_ldst.v:0.0-0.0" *)
  wire [3:0] _058_;
  (* src = "./core/rs_ldst.v:0.0-0.0" *)
  wire [3:0] _059_;
  (* src = "./core/rs_ldst.v:0.0-0.0" *)
  wire [3:0] _060_;
  (* src = "./core/rs_ldst.v:0.0-0.0" *)
  wire [3:0] _061_;
  (* src = "./core/rs_ldst.v:0.0-0.0" *)
  wire [3:0] _062_;
  (* src = "./core/rs_ldst.v:0.0-0.0" *)
  wire [3:0] _063_;
  (* src = "./core/rs_ldst.v:0.0-0.0" *)
  wire _064_;
  (* src = "./core/rs_ldst.v:0.0-0.0" *)
  wire _065_;
  (* src = "./core/rs_ldst.v:314.12-314.50" *)
  wire [31:0] _066_;
  (* src = "./core/rs_ldst.v:315.14-315.56" *)
  wire [31:0] _067_;
  (* src = "./core/rs_ldst.v:316.14-316.56" *)
  wire [31:0] _068_;
  (* src = "./core/rs_ldst.v:317.16-317.62" *)
  wire _069_;
  (* src = "./core/rs_ldst.v:318.16-318.62" *)
  wire _070_;
  (* src = "./core/rs_ldst.v:319.13-319.53" *)
  wire [31:0] _071_;
  (* src = "./core/rs_ldst.v:320.16-320.62" *)
  wire [5:0] _072_;
  (* src = "./core/rs_ldst.v:321.16-321.62" *)
  wire _073_;
  (* src = "./core/rs_ldst.v:322.17-322.65" *)
  wire [4:0] _074_;
  (* src = "./core/rs_ldst.v:353.12-353.50" *)
  wire [31:0] _075_;
  (* src = "./core/rs_ldst.v:354.14-354.56" *)
  wire [31:0] _076_;
  (* src = "./core/rs_ldst.v:355.14-355.56" *)
  wire [31:0] _077_;
  (* src = "./core/rs_ldst.v:356.16-356.62" *)
  wire _078_;
  (* src = "./core/rs_ldst.v:357.16-357.62" *)
  wire _079_;
  (* src = "./core/rs_ldst.v:358.13-358.53" *)
  wire [31:0] _080_;
  (* src = "./core/rs_ldst.v:359.16-359.62" *)
  wire [5:0] _081_;
  (* src = "./core/rs_ldst.v:360.16-360.62" *)
  wire _082_;
  (* src = "./core/rs_ldst.v:361.17-361.65" *)
  wire [4:0] _083_;
  (* src = "./core/rs_ldst.v:392.12-392.50" *)
  wire [31:0] _084_;
  (* src = "./core/rs_ldst.v:393.14-393.56" *)
  wire [31:0] _085_;
  (* src = "./core/rs_ldst.v:394.14-394.56" *)
  wire [31:0] _086_;
  (* src = "./core/rs_ldst.v:395.16-395.62" *)
  wire _087_;
  (* src = "./core/rs_ldst.v:396.16-396.62" *)
  wire _088_;
  (* src = "./core/rs_ldst.v:397.13-397.53" *)
  wire [31:0] _089_;
  (* src = "./core/rs_ldst.v:398.16-398.62" *)
  wire [5:0] _090_;
  (* src = "./core/rs_ldst.v:399.16-399.62" *)
  wire _091_;
  (* src = "./core/rs_ldst.v:400.17-400.65" *)
  wire [4:0] _092_;
  (* src = "./core/rs_ldst.v:431.12-431.50" *)
  wire [31:0] _093_;
  (* src = "./core/rs_ldst.v:432.14-432.56" *)
  wire [31:0] _094_;
  (* src = "./core/rs_ldst.v:433.14-433.56" *)
  wire [31:0] _095_;
  (* src = "./core/rs_ldst.v:434.16-434.62" *)
  wire _096_;
  (* src = "./core/rs_ldst.v:435.16-435.62" *)
  wire _097_;
  (* src = "./core/rs_ldst.v:436.13-436.53" *)
  wire [31:0] _098_;
  (* src = "./core/rs_ldst.v:437.16-437.62" *)
  wire [5:0] _099_;
  (* src = "./core/rs_ldst.v:438.16-438.62" *)
  wire _100_;
  (* src = "./core/rs_ldst.v:439.17-439.65" *)
  wire [4:0] _101_;
  (* src = "./core/rs_ldst.v:468.7-469.47" *)
  wire [31:0] _102_;
  (* src = "./core/rs_ldst.v:469.7-469.47" *)
  wire [31:0] _103_;
  (* src = "./core/rs_ldst.v:472.7-473.47" *)
  wire [31:0] _104_;
  (* src = "./core/rs_ldst.v:473.7-473.47" *)
  wire [31:0] _105_;
  (* src = "./core/rs_ldst.v:476.9-477.39" *)
  wire [31:0] _106_;
  (* src = "./core/rs_ldst.v:477.9-477.39" *)
  wire [31:0] _107_;
  (* src = "./core/rs_ldst.v:480.3-481.35" *)
  wire [31:0] _108_;
  (* src = "./core/rs_ldst.v:481.3-481.35" *)
  wire [31:0] _109_;
  (* src = "./core/rs_ldst.v:484.6-485.44" *)
  wire [5:0] _110_;
  (* src = "./core/rs_ldst.v:485.6-485.44" *)
  wire [5:0] _111_;
  (* src = "./core/rs_ldst.v:488.6-489.44" *)
  wire _112_;
  (* src = "./core/rs_ldst.v:489.6-489.44" *)
  wire _113_;
  (* src = "./core/rs_ldst.v:492.7-493.47" *)
  wire [4:0] _114_;
  (* src = "./core/rs_ldst.v:493.7-493.47" *)
  wire [4:0] _115_;
  (* mux_wire = 32'd1 *)
  (* rs_ldst = 32'd1 *)
  output __MUX_procmux24747__WIRE_clearbusy;
  wire __MUX_procmux24747__WIRE_clearbusy;
  (* mux_wire = 32'd1 *)
  (* rs_ldst = 32'd1 *)
  output __MUX_procmux24795__WIRE_we2;
  wire __MUX_procmux24795__WIRE_we2;
  (* mux_wire = 32'd1 *)
  (* rs_ldst = 32'd1 *)
  output __MUX_procmux24846__WIRE_prsuccess;
  wire __MUX_procmux24846__WIRE_prsuccess;
  (* mux_wire = 32'd1 *)
  (* rs_ldst = 32'd1 *)
  output __MUX_procmux24849__WIRE_prmiss;
  wire __MUX_procmux24849__WIRE_prmiss;
  (* mux_wire = 32'd1 *)
  (* rs_ldst = 32'd1 *)
  output __MUX_procmux24891__WIRE_we1;
  wire __MUX_procmux24891__WIRE_we1;
  (* mux_wire = 32'd1 *)
  (* rs_ldst = 32'd1 *)
  output \__MUX_ternary/core/rs_ldstv2502474__WIRE_eq/core/rs_ldstv2502473_Y ;
  wire \__MUX_ternary/core/rs_ldstv2502474__WIRE_eq/core/rs_ldstv2502473_Y ;
  (* mux_wire = 32'd1 *)
  (* rs_ldst = 32'd1 *)
  output \__MUX_ternary/core/rs_ldstv2512471__WIRE_eq/core/rs_ldstv2512470_Y ;
  wire \__MUX_ternary/core/rs_ldstv2512471__WIRE_eq/core/rs_ldstv2512470_Y ;
  (* mux_wire = 32'd1 *)
  (* rs_ldst = 32'd1 *)
  output \__MUX_ternary/core/rs_ldstv2522468__WIRE_eq/core/rs_ldstv2522467_Y ;
  wire \__MUX_ternary/core/rs_ldstv2522468__WIRE_eq/core/rs_ldstv2522467_Y ;
  (* mux_wire = 32'd1 *)
  (* rs_ldst = 32'd1 *)
  output \__MUX_ternary/core/rs_ldstv2532465__WIRE_eq/core/rs_ldstv2532464_Y ;
  wire \__MUX_ternary/core/rs_ldstv2532465__WIRE_eq/core/rs_ldstv2532464_Y ;
  (* mux_wire = 32'd1 *)
  (* rs_ldst = 32'd1 *)
  output \__MUX_ternary/core/rs_ldstv2562482__WIRE_eq/core/rs_ldstv2562481_Y ;
  wire \__MUX_ternary/core/rs_ldstv2562482__WIRE_eq/core/rs_ldstv2562481_Y ;
  (* mux_wire = 32'd1 *)
  (* rs_ldst = 32'd1 *)
  output \__MUX_ternary/core/rs_ldstv2572480__WIRE_eq/core/rs_ldstv2572479_Y ;
  wire \__MUX_ternary/core/rs_ldstv2572480__WIRE_eq/core/rs_ldstv2572479_Y ;
  (* mux_wire = 32'd1 *)
  (* rs_ldst = 32'd1 *)
  output \__MUX_ternary/core/rs_ldstv2582478__WIRE_eq/core/rs_ldstv2582477_Y ;
  wire \__MUX_ternary/core/rs_ldstv2582478__WIRE_eq/core/rs_ldstv2582477_Y ;
  (* mux_wire = 32'd1 *)
  (* rs_ldst = 32'd1 *)
  output \__MUX_ternary/core/rs_ldstv2592476__WIRE_eq/core/rs_ldstv2592475_Y ;
  wire \__MUX_ternary/core/rs_ldstv2592476__WIRE_eq/core/rs_ldstv2592475_Y ;
  (* mux_wire = 32'd1 *)
  (* rs_ldst = 32'd1 *)
  output \__MUX_ternary/core/rs_ldstv3142653__WIRE_logic_and/core/rs_ldstv3142652_Y ;
  wire \__MUX_ternary/core/rs_ldstv3142653__WIRE_logic_and/core/rs_ldstv3142652_Y ;
  (* mux_wire = 32'd1 *)
  (* rs_ldst = 32'd1 *)
  output \__MUX_ternary/core/rs_ldstv3532685__WIRE_logic_and/core/rs_ldstv3532684_Y ;
  wire \__MUX_ternary/core/rs_ldstv3532685__WIRE_logic_and/core/rs_ldstv3532684_Y ;
  (* mux_wire = 32'd1 *)
  (* rs_ldst = 32'd1 *)
  output \__MUX_ternary/core/rs_ldstv3922717__WIRE_logic_and/core/rs_ldstv3922716_Y ;
  wire \__MUX_ternary/core/rs_ldstv3922717__WIRE_logic_and/core/rs_ldstv3922716_Y ;
  (* mux_wire = 32'd1 *)
  (* rs_ldst = 32'd1 *)
  output \__MUX_ternary/core/rs_ldstv4312749__WIRE_logic_and/core/rs_ldstv4312748_Y ;
  wire \__MUX_ternary/core/rs_ldstv4312749__WIRE_logic_and/core/rs_ldstv4312748_Y ;
  (* mux_wire = 32'd1 *)
  (* rs_ldst = 32'd1 *)
  output \__MUX_ternary/core/rs_ldstv4672784__WIRE_eq/core/rs_ldstv4672779_Y ;
  wire \__MUX_ternary/core/rs_ldstv4672784__WIRE_eq/core/rs_ldstv4672779_Y ;
  (* mux_wire = 32'd1 *)
  (* rs_ldst = 32'd1 *)
  output \__MUX_ternary/core/rs_ldstv4682783__WIRE_eq/core/rs_ldstv4682780_Y ;
  wire \__MUX_ternary/core/rs_ldstv4682783__WIRE_eq/core/rs_ldstv4682780_Y ;
  (* mux_wire = 32'd1 *)
  (* rs_ldst = 32'd1 *)
  output \__MUX_ternary/core/rs_ldstv4692782__WIRE_eq/core/rs_ldstv4692781_Y ;
  wire \__MUX_ternary/core/rs_ldstv4692782__WIRE_eq/core/rs_ldstv4692781_Y ;
  (* src = "./core/rs_ldst.v:144.24-144.31" *)
  output [3:0] busyvec;
  reg [3:0] busyvec;
  (* src = "./core/rs_ldst.v:151.21-151.30" *)
  input clearbusy;
  wire clearbusy;
  (* src = "./core/rs_ldst.v:142.21-142.24" *)
  input clk;
  wire clk;
  (* src = "./core/rs_ldst.v:187.22-187.28" *)
  output dstval;
  wire dstval;
  (* src = "./core/rs_ldst.v:216.18-216.26" *)
  wire dstval_0;
  (* src = "./core/rs_ldst.v:225.18-225.26" *)
  wire dstval_1;
  (* src = "./core/rs_ldst.v:234.18-234.26" *)
  wire dstval_2;
  (* src = "./core/rs_ldst.v:243.18-243.26" *)
  wire dstval_3;
  (* src = "./core/rs_ldst.v:181.29-181.36" *)
  output [31:0] ex_src1;
  wire [31:0] ex_src1;
  (* src = "./core/rs_ldst.v:210.25-210.34" *)
  wire [31:0] ex_src1_0;
  (* src = "./core/rs_ldst.v:219.25-219.34" *)
  wire [31:0] ex_src1_1;
  (* src = "./core/rs_ldst.v:228.25-228.34" *)
  wire [31:0] ex_src1_2;
  (* src = "./core/rs_ldst.v:237.25-237.34" *)
  wire [31:0] ex_src1_3;
  (* src = "./core/rs_ldst.v:182.29-182.36" *)
  output [31:0] ex_src2;
  wire [31:0] ex_src2;
  (* src = "./core/rs_ldst.v:211.25-211.34" *)
  wire [31:0] ex_src2_0;
  (* src = "./core/rs_ldst.v:220.25-220.34" *)
  wire [31:0] ex_src2_1;
  (* src = "./core/rs_ldst.v:229.25-229.34" *)
  wire [31:0] ex_src2_2;
  (* src = "./core/rs_ldst.v:238.25-238.34" *)
  wire [31:0] ex_src2_3;
  (* src = "./core/rs_ldst.v:193.27-193.33" *)
  input [5:0] exdst1;
  wire [5:0] exdst1;
  (* src = "./core/rs_ldst.v:196.27-196.33" *)
  input [5:0] exdst2;
  wire [5:0] exdst2;
  (* src = "./core/rs_ldst.v:199.27-199.33" *)
  input [5:0] exdst3;
  wire [5:0] exdst3;
  (* src = "./core/rs_ldst.v:202.27-202.33" *)
  input [5:0] exdst4;
  wire [5:0] exdst4;
  (* src = "./core/rs_ldst.v:205.27-205.33" *)
  input [5:0] exdst5;
  wire [5:0] exdst5;
  (* src = "./core/rs_ldst.v:192.28-192.35" *)
  input [31:0] exrslt1;
  wire [31:0] exrslt1;
  (* src = "./core/rs_ldst.v:195.28-195.35" *)
  input [31:0] exrslt2;
  wire [31:0] exrslt2;
  (* src = "./core/rs_ldst.v:198.28-198.35" *)
  input [31:0] exrslt3;
  wire [31:0] exrslt3;
  (* src = "./core/rs_ldst.v:201.28-201.35" *)
  input [31:0] exrslt4;
  wire [31:0] exrslt4;
  (* src = "./core/rs_ldst.v:204.28-204.35" *)
  input [31:0] exrslt5;
  wire [31:0] exrslt5;
  (* src = "./core/rs_ldst.v:185.29-185.32" *)
  output [31:0] imm;
  wire [31:0] imm;
  (* src = "./core/rs_ldst.v:214.25-214.30" *)
  wire [31:0] imm_0;
  (* src = "./core/rs_ldst.v:223.25-223.30" *)
  wire [31:0] imm_1;
  (* src = "./core/rs_ldst.v:232.25-232.30" *)
  wire [31:0] imm_2;
  (* src = "./core/rs_ldst.v:241.25-241.30" *)
  wire [31:0] imm_3;
  (* src = "./core/rs_ldst.v:249.21-249.31" *)
  wire [3:0] inv_vector;
  (* src = "./core/rs_ldst.v:255.21-255.36" *)
  wire [3:0] inv_vector_spec;
  (* src = "./core/rs_ldst.v:152.27-152.36" *)
  input [1:0] issueaddr;
  wire [1:0] issueaddr;
  (* src = "./core/rs_ldst.v:194.21-194.31" *)
  input kill_spec1;
  wire kill_spec1;
  (* src = "./core/rs_ldst.v:197.21-197.31" *)
  input kill_spec2;
  wire kill_spec2;
  (* src = "./core/rs_ldst.v:200.21-200.31" *)
  input kill_spec3;
  wire kill_spec3;
  (* src = "./core/rs_ldst.v:203.21-203.31" *)
  input kill_spec4;
  wire kill_spec4;
  (* src = "./core/rs_ldst.v:206.21-206.31" *)
  input kill_spec5;
  wire kill_spec5;
  (* meta_reset = 32'd1 *)
  input metaReset_rs_ldst;
  wire metaReset_rs_ldst;
  (* src = "./core/rs_ldst.v:184.29-184.31" *)
  output [31:0] pc;
  wire [31:0] pc;
  (* src = "./core/rs_ldst.v:213.25-213.29" *)
  wire [31:0] pc_0;
  (* src = "./core/rs_ldst.v:222.25-222.29" *)
  wire [31:0] pc_1;
  (* src = "./core/rs_ldst.v:231.25-231.29" *)
  wire [31:0] pc_2;
  (* src = "./core/rs_ldst.v:240.25-240.29" *)
  wire [31:0] pc_3;
  (* src = "./core/rs_ldst.v:149.24-149.38" *)
  output [3:0] prbusyvec_next;
  wire [3:0] prbusyvec_next;
  (* src = "./core/rs_ldst.v:145.21-145.27" *)
  input prmiss;
  wire prmiss;
  (* src = "./core/rs_ldst.v:146.21-146.30" *)
  input prsuccess;
  wire prsuccess;
  (* src = "./core/rs_ldst.v:147.27-147.32" *)
  input [4:0] prtag;
  wire [4:0] prtag;
  (* src = "./core/rs_ldst.v:183.24-183.29" *)
  output [3:0] ready;
  wire [3:0] ready;
  (* src = "./core/rs_ldst.v:212.18-212.25" *)
  wire ready_0;
  (* src = "./core/rs_ldst.v:221.18-221.25" *)
  wire ready_1;
  (* src = "./core/rs_ldst.v:230.18-230.25" *)
  wire ready_2;
  (* src = "./core/rs_ldst.v:239.18-239.25" *)
  wire ready_3;
  (* reset_wire = 32'd1 *)
  (* src = "./core/rs_ldst.v:143.21-143.26" *)
  input reset;
  wire reset;
  (* src = "./core/rs_ldst.v:186.28-186.34" *)
  output [5:0] rrftag;
  wire [5:0] rrftag;
  (* src = "./core/rs_ldst.v:215.25-215.33" *)
  wire [5:0] rrftag_0;
  (* src = "./core/rs_ldst.v:224.25-224.33" *)
  wire [5:0] rrftag_1;
  (* src = "./core/rs_ldst.v:233.25-233.33" *)
  wire [5:0] rrftag_2;
  (* src = "./core/rs_ldst.v:242.25-242.33" *)
  wire [5:0] rrftag_3;
  (* mux_wire = 32'd1 *)
  (* rs_ldst_ent = 32'd1 *)
  output \rs_ldst_ent-ent0___MUX_procmux29065__WIRE_we ;
  wire \rs_ldst_ent-ent0___MUX_procmux29065__WIRE_we ;
  (* mux_wire = 32'd1 *)
  (* rs_ldst_ent = 32'd1 *)
  output \rs_ldst_ent-ent0___MUX_ternary/core/rs_ldstv567792__WIRE_and/core/rs_ldstv567791_Y ;
  wire \rs_ldst_ent-ent0___MUX_ternary/core/rs_ldstv567792__WIRE_and/core/rs_ldstv567791_Y ;
  (* mux_wire = 32'd1 *)
  (* rs_ldst_ent = 32'd1 *)
  output \rs_ldst_ent-ent0___MUX_ternary/core/rs_ldstv587795__WIRE_and/core/rs_ldstv587794_Y ;
  wire \rs_ldst_ent-ent0___MUX_ternary/core/rs_ldstv587795__WIRE_and/core/rs_ldstv587794_Y ;
  (* mux_wire = 32'd1 *)
  (* src_manager = 32'd1 *)
  output \rs_ldst_ent-ent0_src_manager-srcmng1___MUX_ternary/core/src_managerv263678__WIRE_opr_rdy ;
  wire \rs_ldst_ent-ent0_src_manager-srcmng1___MUX_ternary/core/src_managerv263678__WIRE_opr_rdy ;
  (* mux_wire = 32'd1 *)
  (* src_manager = 32'd1 *)
  output \rs_ldst_ent-ent0_src_manager-srcmng1___MUX_ternary/core/src_managerv273677__WIRE_and/core/src_managerv273660_Y ;
  wire \rs_ldst_ent-ent0_src_manager-srcmng1___MUX_ternary/core/src_managerv273677__WIRE_and/core/src_managerv273660_Y ;
  (* mux_wire = 32'd1 *)
  (* src_manager = 32'd1 *)
  output \rs_ldst_ent-ent0_src_manager-srcmng1___MUX_ternary/core/src_managerv283676__WIRE_and/core/src_managerv283663_Y ;
  wire \rs_ldst_ent-ent0_src_manager-srcmng1___MUX_ternary/core/src_managerv283676__WIRE_and/core/src_managerv283663_Y ;
  (* mux_wire = 32'd1 *)
  (* src_manager = 32'd1 *)
  output \rs_ldst_ent-ent0_src_manager-srcmng1___MUX_ternary/core/src_managerv293675__WIRE_and/core/src_managerv293666_Y ;
  wire \rs_ldst_ent-ent0_src_manager-srcmng1___MUX_ternary/core/src_managerv293675__WIRE_and/core/src_managerv293666_Y ;
  (* mux_wire = 32'd1 *)
  (* src_manager = 32'd1 *)
  output \rs_ldst_ent-ent0_src_manager-srcmng1___MUX_ternary/core/src_managerv303674__WIRE_and/core/src_managerv303669_Y ;
  wire \rs_ldst_ent-ent0_src_manager-srcmng1___MUX_ternary/core/src_managerv303674__WIRE_and/core/src_managerv303669_Y ;
  (* mux_wire = 32'd1 *)
  (* src_manager = 32'd1 *)
  output \rs_ldst_ent-ent0_src_manager-srcmng1___MUX_ternary/core/src_managerv313673__WIRE_and/core/src_managerv313672_Y ;
  wire \rs_ldst_ent-ent0_src_manager-srcmng1___MUX_ternary/core/src_managerv313673__WIRE_and/core/src_managerv313672_Y ;
  (* mux_wire = 32'd1 *)
  (* src_manager = 32'd1 *)
  output \rs_ldst_ent-ent0_src_manager-srcmng2___MUX_ternary/core/src_managerv263678__WIRE_opr_rdy ;
  wire \rs_ldst_ent-ent0_src_manager-srcmng2___MUX_ternary/core/src_managerv263678__WIRE_opr_rdy ;
  (* mux_wire = 32'd1 *)
  (* src_manager = 32'd1 *)
  output \rs_ldst_ent-ent0_src_manager-srcmng2___MUX_ternary/core/src_managerv273677__WIRE_and/core/src_managerv273660_Y ;
  wire \rs_ldst_ent-ent0_src_manager-srcmng2___MUX_ternary/core/src_managerv273677__WIRE_and/core/src_managerv273660_Y ;
  (* mux_wire = 32'd1 *)
  (* src_manager = 32'd1 *)
  output \rs_ldst_ent-ent0_src_manager-srcmng2___MUX_ternary/core/src_managerv283676__WIRE_and/core/src_managerv283663_Y ;
  wire \rs_ldst_ent-ent0_src_manager-srcmng2___MUX_ternary/core/src_managerv283676__WIRE_and/core/src_managerv283663_Y ;
  (* mux_wire = 32'd1 *)
  (* src_manager = 32'd1 *)
  output \rs_ldst_ent-ent0_src_manager-srcmng2___MUX_ternary/core/src_managerv293675__WIRE_and/core/src_managerv293666_Y ;
  wire \rs_ldst_ent-ent0_src_manager-srcmng2___MUX_ternary/core/src_managerv293675__WIRE_and/core/src_managerv293666_Y ;
  (* mux_wire = 32'd1 *)
  (* src_manager = 32'd1 *)
  output \rs_ldst_ent-ent0_src_manager-srcmng2___MUX_ternary/core/src_managerv303674__WIRE_and/core/src_managerv303669_Y ;
  wire \rs_ldst_ent-ent0_src_manager-srcmng2___MUX_ternary/core/src_managerv303674__WIRE_and/core/src_managerv303669_Y ;
  (* mux_wire = 32'd1 *)
  (* src_manager = 32'd1 *)
  output \rs_ldst_ent-ent0_src_manager-srcmng2___MUX_ternary/core/src_managerv313673__WIRE_and/core/src_managerv313672_Y ;
  wire \rs_ldst_ent-ent0_src_manager-srcmng2___MUX_ternary/core/src_managerv313673__WIRE_and/core/src_managerv313672_Y ;
  (* mux_wire = 32'd1 *)
  (* rs_ldst_ent = 32'd1 *)
  output \rs_ldst_ent-ent1___MUX_procmux29065__WIRE_we ;
  wire \rs_ldst_ent-ent1___MUX_procmux29065__WIRE_we ;
  (* mux_wire = 32'd1 *)
  (* rs_ldst_ent = 32'd1 *)
  output \rs_ldst_ent-ent1___MUX_ternary/core/rs_ldstv567792__WIRE_and/core/rs_ldstv567791_Y ;
  wire \rs_ldst_ent-ent1___MUX_ternary/core/rs_ldstv567792__WIRE_and/core/rs_ldstv567791_Y ;
  (* mux_wire = 32'd1 *)
  (* rs_ldst_ent = 32'd1 *)
  output \rs_ldst_ent-ent1___MUX_ternary/core/rs_ldstv587795__WIRE_and/core/rs_ldstv587794_Y ;
  wire \rs_ldst_ent-ent1___MUX_ternary/core/rs_ldstv587795__WIRE_and/core/rs_ldstv587794_Y ;
  (* mux_wire = 32'd1 *)
  (* src_manager = 32'd1 *)
  output \rs_ldst_ent-ent1_src_manager-srcmng1___MUX_ternary/core/src_managerv263678__WIRE_opr_rdy ;
  wire \rs_ldst_ent-ent1_src_manager-srcmng1___MUX_ternary/core/src_managerv263678__WIRE_opr_rdy ;
  (* mux_wire = 32'd1 *)
  (* src_manager = 32'd1 *)
  output \rs_ldst_ent-ent1_src_manager-srcmng1___MUX_ternary/core/src_managerv273677__WIRE_and/core/src_managerv273660_Y ;
  wire \rs_ldst_ent-ent1_src_manager-srcmng1___MUX_ternary/core/src_managerv273677__WIRE_and/core/src_managerv273660_Y ;
  (* mux_wire = 32'd1 *)
  (* src_manager = 32'd1 *)
  output \rs_ldst_ent-ent1_src_manager-srcmng1___MUX_ternary/core/src_managerv283676__WIRE_and/core/src_managerv283663_Y ;
  wire \rs_ldst_ent-ent1_src_manager-srcmng1___MUX_ternary/core/src_managerv283676__WIRE_and/core/src_managerv283663_Y ;
  (* mux_wire = 32'd1 *)
  (* src_manager = 32'd1 *)
  output \rs_ldst_ent-ent1_src_manager-srcmng1___MUX_ternary/core/src_managerv293675__WIRE_and/core/src_managerv293666_Y ;
  wire \rs_ldst_ent-ent1_src_manager-srcmng1___MUX_ternary/core/src_managerv293675__WIRE_and/core/src_managerv293666_Y ;
  (* mux_wire = 32'd1 *)
  (* src_manager = 32'd1 *)
  output \rs_ldst_ent-ent1_src_manager-srcmng1___MUX_ternary/core/src_managerv303674__WIRE_and/core/src_managerv303669_Y ;
  wire \rs_ldst_ent-ent1_src_manager-srcmng1___MUX_ternary/core/src_managerv303674__WIRE_and/core/src_managerv303669_Y ;
  (* mux_wire = 32'd1 *)
  (* src_manager = 32'd1 *)
  output \rs_ldst_ent-ent1_src_manager-srcmng1___MUX_ternary/core/src_managerv313673__WIRE_and/core/src_managerv313672_Y ;
  wire \rs_ldst_ent-ent1_src_manager-srcmng1___MUX_ternary/core/src_managerv313673__WIRE_and/core/src_managerv313672_Y ;
  (* mux_wire = 32'd1 *)
  (* src_manager = 32'd1 *)
  output \rs_ldst_ent-ent1_src_manager-srcmng2___MUX_ternary/core/src_managerv263678__WIRE_opr_rdy ;
  wire \rs_ldst_ent-ent1_src_manager-srcmng2___MUX_ternary/core/src_managerv263678__WIRE_opr_rdy ;
  (* mux_wire = 32'd1 *)
  (* src_manager = 32'd1 *)
  output \rs_ldst_ent-ent1_src_manager-srcmng2___MUX_ternary/core/src_managerv273677__WIRE_and/core/src_managerv273660_Y ;
  wire \rs_ldst_ent-ent1_src_manager-srcmng2___MUX_ternary/core/src_managerv273677__WIRE_and/core/src_managerv273660_Y ;
  (* mux_wire = 32'd1 *)
  (* src_manager = 32'd1 *)
  output \rs_ldst_ent-ent1_src_manager-srcmng2___MUX_ternary/core/src_managerv283676__WIRE_and/core/src_managerv283663_Y ;
  wire \rs_ldst_ent-ent1_src_manager-srcmng2___MUX_ternary/core/src_managerv283676__WIRE_and/core/src_managerv283663_Y ;
  (* mux_wire = 32'd1 *)
  (* src_manager = 32'd1 *)
  output \rs_ldst_ent-ent1_src_manager-srcmng2___MUX_ternary/core/src_managerv293675__WIRE_and/core/src_managerv293666_Y ;
  wire \rs_ldst_ent-ent1_src_manager-srcmng2___MUX_ternary/core/src_managerv293675__WIRE_and/core/src_managerv293666_Y ;
  (* mux_wire = 32'd1 *)
  (* src_manager = 32'd1 *)
  output \rs_ldst_ent-ent1_src_manager-srcmng2___MUX_ternary/core/src_managerv303674__WIRE_and/core/src_managerv303669_Y ;
  wire \rs_ldst_ent-ent1_src_manager-srcmng2___MUX_ternary/core/src_managerv303674__WIRE_and/core/src_managerv303669_Y ;
  (* mux_wire = 32'd1 *)
  (* src_manager = 32'd1 *)
  output \rs_ldst_ent-ent1_src_manager-srcmng2___MUX_ternary/core/src_managerv313673__WIRE_and/core/src_managerv313672_Y ;
  wire \rs_ldst_ent-ent1_src_manager-srcmng2___MUX_ternary/core/src_managerv313673__WIRE_and/core/src_managerv313672_Y ;
  (* mux_wire = 32'd1 *)
  (* rs_ldst_ent = 32'd1 *)
  output \rs_ldst_ent-ent2___MUX_procmux29065__WIRE_we ;
  wire \rs_ldst_ent-ent2___MUX_procmux29065__WIRE_we ;
  (* mux_wire = 32'd1 *)
  (* rs_ldst_ent = 32'd1 *)
  output \rs_ldst_ent-ent2___MUX_ternary/core/rs_ldstv567792__WIRE_and/core/rs_ldstv567791_Y ;
  wire \rs_ldst_ent-ent2___MUX_ternary/core/rs_ldstv567792__WIRE_and/core/rs_ldstv567791_Y ;
  (* mux_wire = 32'd1 *)
  (* rs_ldst_ent = 32'd1 *)
  output \rs_ldst_ent-ent2___MUX_ternary/core/rs_ldstv587795__WIRE_and/core/rs_ldstv587794_Y ;
  wire \rs_ldst_ent-ent2___MUX_ternary/core/rs_ldstv587795__WIRE_and/core/rs_ldstv587794_Y ;
  (* mux_wire = 32'd1 *)
  (* src_manager = 32'd1 *)
  output \rs_ldst_ent-ent2_src_manager-srcmng1___MUX_ternary/core/src_managerv263678__WIRE_opr_rdy ;
  wire \rs_ldst_ent-ent2_src_manager-srcmng1___MUX_ternary/core/src_managerv263678__WIRE_opr_rdy ;
  (* mux_wire = 32'd1 *)
  (* src_manager = 32'd1 *)
  output \rs_ldst_ent-ent2_src_manager-srcmng1___MUX_ternary/core/src_managerv273677__WIRE_and/core/src_managerv273660_Y ;
  wire \rs_ldst_ent-ent2_src_manager-srcmng1___MUX_ternary/core/src_managerv273677__WIRE_and/core/src_managerv273660_Y ;
  (* mux_wire = 32'd1 *)
  (* src_manager = 32'd1 *)
  output \rs_ldst_ent-ent2_src_manager-srcmng1___MUX_ternary/core/src_managerv283676__WIRE_and/core/src_managerv283663_Y ;
  wire \rs_ldst_ent-ent2_src_manager-srcmng1___MUX_ternary/core/src_managerv283676__WIRE_and/core/src_managerv283663_Y ;
  (* mux_wire = 32'd1 *)
  (* src_manager = 32'd1 *)
  output \rs_ldst_ent-ent2_src_manager-srcmng1___MUX_ternary/core/src_managerv293675__WIRE_and/core/src_managerv293666_Y ;
  wire \rs_ldst_ent-ent2_src_manager-srcmng1___MUX_ternary/core/src_managerv293675__WIRE_and/core/src_managerv293666_Y ;
  (* mux_wire = 32'd1 *)
  (* src_manager = 32'd1 *)
  output \rs_ldst_ent-ent2_src_manager-srcmng1___MUX_ternary/core/src_managerv303674__WIRE_and/core/src_managerv303669_Y ;
  wire \rs_ldst_ent-ent2_src_manager-srcmng1___MUX_ternary/core/src_managerv303674__WIRE_and/core/src_managerv303669_Y ;
  (* mux_wire = 32'd1 *)
  (* src_manager = 32'd1 *)
  output \rs_ldst_ent-ent2_src_manager-srcmng1___MUX_ternary/core/src_managerv313673__WIRE_and/core/src_managerv313672_Y ;
  wire \rs_ldst_ent-ent2_src_manager-srcmng1___MUX_ternary/core/src_managerv313673__WIRE_and/core/src_managerv313672_Y ;
  (* mux_wire = 32'd1 *)
  (* src_manager = 32'd1 *)
  output \rs_ldst_ent-ent2_src_manager-srcmng2___MUX_ternary/core/src_managerv263678__WIRE_opr_rdy ;
  wire \rs_ldst_ent-ent2_src_manager-srcmng2___MUX_ternary/core/src_managerv263678__WIRE_opr_rdy ;
  (* mux_wire = 32'd1 *)
  (* src_manager = 32'd1 *)
  output \rs_ldst_ent-ent2_src_manager-srcmng2___MUX_ternary/core/src_managerv273677__WIRE_and/core/src_managerv273660_Y ;
  wire \rs_ldst_ent-ent2_src_manager-srcmng2___MUX_ternary/core/src_managerv273677__WIRE_and/core/src_managerv273660_Y ;
  (* mux_wire = 32'd1 *)
  (* src_manager = 32'd1 *)
  output \rs_ldst_ent-ent2_src_manager-srcmng2___MUX_ternary/core/src_managerv283676__WIRE_and/core/src_managerv283663_Y ;
  wire \rs_ldst_ent-ent2_src_manager-srcmng2___MUX_ternary/core/src_managerv283676__WIRE_and/core/src_managerv283663_Y ;
  (* mux_wire = 32'd1 *)
  (* src_manager = 32'd1 *)
  output \rs_ldst_ent-ent2_src_manager-srcmng2___MUX_ternary/core/src_managerv293675__WIRE_and/core/src_managerv293666_Y ;
  wire \rs_ldst_ent-ent2_src_manager-srcmng2___MUX_ternary/core/src_managerv293675__WIRE_and/core/src_managerv293666_Y ;
  (* mux_wire = 32'd1 *)
  (* src_manager = 32'd1 *)
  output \rs_ldst_ent-ent2_src_manager-srcmng2___MUX_ternary/core/src_managerv303674__WIRE_and/core/src_managerv303669_Y ;
  wire \rs_ldst_ent-ent2_src_manager-srcmng2___MUX_ternary/core/src_managerv303674__WIRE_and/core/src_managerv303669_Y ;
  (* mux_wire = 32'd1 *)
  (* src_manager = 32'd1 *)
  output \rs_ldst_ent-ent2_src_manager-srcmng2___MUX_ternary/core/src_managerv313673__WIRE_and/core/src_managerv313672_Y ;
  wire \rs_ldst_ent-ent2_src_manager-srcmng2___MUX_ternary/core/src_managerv313673__WIRE_and/core/src_managerv313672_Y ;
  (* mux_wire = 32'd1 *)
  (* rs_ldst_ent = 32'd1 *)
  output \rs_ldst_ent-ent3___MUX_procmux29065__WIRE_we ;
  wire \rs_ldst_ent-ent3___MUX_procmux29065__WIRE_we ;
  (* mux_wire = 32'd1 *)
  (* rs_ldst_ent = 32'd1 *)
  output \rs_ldst_ent-ent3___MUX_ternary/core/rs_ldstv567792__WIRE_and/core/rs_ldstv567791_Y ;
  wire \rs_ldst_ent-ent3___MUX_ternary/core/rs_ldstv567792__WIRE_and/core/rs_ldstv567791_Y ;
  (* mux_wire = 32'd1 *)
  (* rs_ldst_ent = 32'd1 *)
  output \rs_ldst_ent-ent3___MUX_ternary/core/rs_ldstv587795__WIRE_and/core/rs_ldstv587794_Y ;
  wire \rs_ldst_ent-ent3___MUX_ternary/core/rs_ldstv587795__WIRE_and/core/rs_ldstv587794_Y ;
  (* mux_wire = 32'd1 *)
  (* src_manager = 32'd1 *)
  output \rs_ldst_ent-ent3_src_manager-srcmng1___MUX_ternary/core/src_managerv263678__WIRE_opr_rdy ;
  wire \rs_ldst_ent-ent3_src_manager-srcmng1___MUX_ternary/core/src_managerv263678__WIRE_opr_rdy ;
  (* mux_wire = 32'd1 *)
  (* src_manager = 32'd1 *)
  output \rs_ldst_ent-ent3_src_manager-srcmng1___MUX_ternary/core/src_managerv273677__WIRE_and/core/src_managerv273660_Y ;
  wire \rs_ldst_ent-ent3_src_manager-srcmng1___MUX_ternary/core/src_managerv273677__WIRE_and/core/src_managerv273660_Y ;
  (* mux_wire = 32'd1 *)
  (* src_manager = 32'd1 *)
  output \rs_ldst_ent-ent3_src_manager-srcmng1___MUX_ternary/core/src_managerv283676__WIRE_and/core/src_managerv283663_Y ;
  wire \rs_ldst_ent-ent3_src_manager-srcmng1___MUX_ternary/core/src_managerv283676__WIRE_and/core/src_managerv283663_Y ;
  (* mux_wire = 32'd1 *)
  (* src_manager = 32'd1 *)
  output \rs_ldst_ent-ent3_src_manager-srcmng1___MUX_ternary/core/src_managerv293675__WIRE_and/core/src_managerv293666_Y ;
  wire \rs_ldst_ent-ent3_src_manager-srcmng1___MUX_ternary/core/src_managerv293675__WIRE_and/core/src_managerv293666_Y ;
  (* mux_wire = 32'd1 *)
  (* src_manager = 32'd1 *)
  output \rs_ldst_ent-ent3_src_manager-srcmng1___MUX_ternary/core/src_managerv303674__WIRE_and/core/src_managerv303669_Y ;
  wire \rs_ldst_ent-ent3_src_manager-srcmng1___MUX_ternary/core/src_managerv303674__WIRE_and/core/src_managerv303669_Y ;
  (* mux_wire = 32'd1 *)
  (* src_manager = 32'd1 *)
  output \rs_ldst_ent-ent3_src_manager-srcmng1___MUX_ternary/core/src_managerv313673__WIRE_and/core/src_managerv313672_Y ;
  wire \rs_ldst_ent-ent3_src_manager-srcmng1___MUX_ternary/core/src_managerv313673__WIRE_and/core/src_managerv313672_Y ;
  (* mux_wire = 32'd1 *)
  (* src_manager = 32'd1 *)
  output \rs_ldst_ent-ent3_src_manager-srcmng2___MUX_ternary/core/src_managerv263678__WIRE_opr_rdy ;
  wire \rs_ldst_ent-ent3_src_manager-srcmng2___MUX_ternary/core/src_managerv263678__WIRE_opr_rdy ;
  (* mux_wire = 32'd1 *)
  (* src_manager = 32'd1 *)
  output \rs_ldst_ent-ent3_src_manager-srcmng2___MUX_ternary/core/src_managerv273677__WIRE_and/core/src_managerv273660_Y ;
  wire \rs_ldst_ent-ent3_src_manager-srcmng2___MUX_ternary/core/src_managerv273677__WIRE_and/core/src_managerv273660_Y ;
  (* mux_wire = 32'd1 *)
  (* src_manager = 32'd1 *)
  output \rs_ldst_ent-ent3_src_manager-srcmng2___MUX_ternary/core/src_managerv283676__WIRE_and/core/src_managerv283663_Y ;
  wire \rs_ldst_ent-ent3_src_manager-srcmng2___MUX_ternary/core/src_managerv283676__WIRE_and/core/src_managerv283663_Y ;
  (* mux_wire = 32'd1 *)
  (* src_manager = 32'd1 *)
  output \rs_ldst_ent-ent3_src_manager-srcmng2___MUX_ternary/core/src_managerv293675__WIRE_and/core/src_managerv293666_Y ;
  wire \rs_ldst_ent-ent3_src_manager-srcmng2___MUX_ternary/core/src_managerv293675__WIRE_and/core/src_managerv293666_Y ;
  (* mux_wire = 32'd1 *)
  (* src_manager = 32'd1 *)
  output \rs_ldst_ent-ent3_src_manager-srcmng2___MUX_ternary/core/src_managerv303674__WIRE_and/core/src_managerv303669_Y ;
  wire \rs_ldst_ent-ent3_src_manager-srcmng2___MUX_ternary/core/src_managerv303674__WIRE_and/core/src_managerv303669_Y ;
  (* mux_wire = 32'd1 *)
  (* src_manager = 32'd1 *)
  output \rs_ldst_ent-ent3_src_manager-srcmng2___MUX_ternary/core/src_managerv313673__WIRE_and/core/src_managerv313672_Y ;
  wire \rs_ldst_ent-ent3_src_manager-srcmng2___MUX_ternary/core/src_managerv313673__WIRE_and/core/src_managerv313672_Y ;
  (* src = "./core/rs_ldst.v:189.22-189.29" *)
  output specbit;
  wire specbit;
  (* src = "./core/rs_ldst.v:246.20-246.30" *)
  reg [3:0] specbitvec;
  (* src = "./core/rs_ldst.v:261.21-261.36" *)
  wire [3:0] specbitvec_next;
  (* src = "./core/rs_ldst.v:148.27-148.37" *)
  input [4:0] specfixtag;
  wire [4:0] specfixtag;
  (* src = "./core/rs_ldst.v:188.25-188.32" *)
  output [4:0] spectag;
  wire [4:0] spectag;
  (* src = "./core/rs_ldst.v:217.24-217.33" *)
  wire [4:0] spectag_0;
  (* src = "./core/rs_ldst.v:226.24-226.33" *)
  wire [4:0] spectag_1;
  (* src = "./core/rs_ldst.v:235.24-235.33" *)
  wire [4:0] spectag_2;
  (* src = "./core/rs_ldst.v:244.24-244.33" *)
  wire [4:0] spectag_3;
  (* src = "./core/rs_ldst.v:155.27-155.33" *)
  input [1:0] waddr1;
  wire [1:0] waddr1;
  (* src = "./core/rs_ldst.v:156.27-156.33" *)
  input [1:0] waddr2;
  wire [1:0] waddr2;
  (* src = "./core/rs_ldst.v:165.21-165.30" *)
  input wdstval_1;
  wire wdstval_1;
  (* src = "./core/rs_ldst.v:176.21-176.30" *)
  input wdstval_2;
  wire wdstval_2;
  (* src = "./core/rs_ldst.v:153.21-153.24" *)
  input we1;
  wire we1;
  (* src = "./core/rs_ldst.v:154.21-154.24" *)
  input we2;
  wire we2;
  (* src = "./core/rs_ldst.v:163.28-163.34" *)
  input [31:0] wimm_1;
  wire [31:0] wimm_1;
  (* src = "./core/rs_ldst.v:174.28-174.34" *)
  input [31:0] wimm_2;
  wire [31:0] wimm_2;
  (* src = "./core/rs_ldst.v:158.28-158.33" *)
  input [31:0] wpc_1;
  wire [31:0] wpc_1;
  (* src = "./core/rs_ldst.v:169.28-169.33" *)
  input [31:0] wpc_2;
  wire [31:0] wpc_2;
  (* src = "./core/rs_ldst.v:164.27-164.36" *)
  input [5:0] wrrftag_1;
  wire [5:0] wrrftag_1;
  (* src = "./core/rs_ldst.v:175.27-175.36" *)
  input [5:0] wrrftag_2;
  wire [5:0] wrrftag_2;
  (* src = "./core/rs_ldst.v:167.21-167.31" *)
  input wspecbit_1;
  wire wspecbit_1;
  (* src = "./core/rs_ldst.v:178.21-178.31" *)
  input wspecbit_2;
  wire wspecbit_2;
  (* src = "./core/rs_ldst.v:166.27-166.37" *)
  input [4:0] wspectag_1;
  wire [4:0] wspectag_1;
  (* src = "./core/rs_ldst.v:177.27-177.37" *)
  input [4:0] wspectag_2;
  wire [4:0] wspectag_2;
  (* src = "./core/rs_ldst.v:159.28-159.35" *)
  input [31:0] wsrc1_1;
  wire [31:0] wsrc1_1;
  (* src = "./core/rs_ldst.v:170.28-170.35" *)
  input [31:0] wsrc1_2;
  wire [31:0] wsrc1_2;
  (* src = "./core/rs_ldst.v:160.28-160.35" *)
  input [31:0] wsrc2_1;
  wire [31:0] wsrc2_1;
  (* src = "./core/rs_ldst.v:171.28-171.35" *)
  input [31:0] wsrc2_2;
  wire [31:0] wsrc2_2;
  (* src = "./core/rs_ldst.v:161.21-161.30" *)
  input wvalid1_1;
  wire wvalid1_1;
  (* src = "./core/rs_ldst.v:172.21-172.30" *)
  input wvalid1_2;
  wire wvalid1_2;
  (* src = "./core/rs_ldst.v:162.21-162.30" *)
  input wvalid2_1;
  wire wvalid2_1;
  (* src = "./core/rs_ldst.v:173.21-173.30" *)
  input wvalid2_2;
  wire wvalid2_2;
  assign _009_ = busyvec & (* src = "./core/rs_ldst.v:0.0-0.0" *) _040_;
  assign _010_ = busyvec & (* src = "./core/rs_ldst.v:0.0-0.0" *) _041_;
  assign _011_ = specbitvec & (* src = "./core/rs_ldst.v:0.0-0.0" *) _041_;
  assign _012_ = _005_ & (* src = "./core/rs_ldst.v:0.0-0.0" *) _042_;
  assign _013_ = _004_ & (* src = "./core/rs_ldst.v:0.0-0.0" *) _042_;
  assign _014_ = _007_ & (* src = "./core/rs_ldst.v:0.0-0.0" *) _040_;
  assign _015_ = spectag_3 & (* src = "./core/rs_ldst.v:250.10-250.32" *) specfixtag;
  assign _016_ = spectag_2 & (* src = "./core/rs_ldst.v:251.10-251.32" *) specfixtag;
  assign _017_ = spectag_1 & (* src = "./core/rs_ldst.v:252.10-252.32" *) specfixtag;
  assign _018_ = spectag_0 & (* src = "./core/rs_ldst.v:253.10-253.32" *) specfixtag;
  assign specbitvec_next = inv_vector_spec & (* src = "./core/rs_ldst.v:262.9-262.37" *) specbitvec;
  assign prbusyvec_next = inv_vector & (* src = "./core/rs_ldst.v:271.28-271.48" *) busyvec;
  (* src = "./core/rs_ldst.v:273.4-308.7" *)
  always_ff @(posedge clk)
    if (_020_) specbitvec <= 4'h0;
    else specbitvec <= _002_;
  (* src = "./core/rs_ldst.v:273.4-308.7" *)
  always_ff @(posedge clk)
    if (reset) busyvec <= 4'h0;
    else if (_019_) busyvec <= _000_;
  assign _019_ = { clearbusy, prsuccess, prmiss } != 3'h2;
  assign _020_ = | { prmiss, reset };
  assign \__MUX_ternary/core/rs_ldstv2502474__WIRE_eq/core/rs_ldstv2502473_Y  = ! (* src = "./core/rs_ldst.v:250.9-250.38" *) _015_;
  assign \__MUX_ternary/core/rs_ldstv2512471__WIRE_eq/core/rs_ldstv2512470_Y  = ! (* src = "./core/rs_ldst.v:251.9-251.38" *) _016_;
  assign \__MUX_ternary/core/rs_ldstv2522468__WIRE_eq/core/rs_ldstv2522467_Y  = ! (* src = "./core/rs_ldst.v:252.9-252.38" *) _017_;
  assign \__MUX_ternary/core/rs_ldstv2532465__WIRE_eq/core/rs_ldstv2532464_Y  = ! (* src = "./core/rs_ldst.v:253.9-253.38" *) _018_;
  assign \__MUX_ternary/core/rs_ldstv2562482__WIRE_eq/core/rs_ldstv2562481_Y  = spectag_3 == (* src = "./core/rs_ldst.v:256.10-256.28" *) prtag;
  assign \__MUX_ternary/core/rs_ldstv2572480__WIRE_eq/core/rs_ldstv2572479_Y  = spectag_2 == (* src = "./core/rs_ldst.v:257.10-257.28" *) prtag;
  assign \__MUX_ternary/core/rs_ldstv2582478__WIRE_eq/core/rs_ldstv2582477_Y  = spectag_1 == (* src = "./core/rs_ldst.v:258.10-258.28" *) prtag;
  assign \__MUX_ternary/core/rs_ldstv2592476__WIRE_eq/core/rs_ldstv2592475_Y  = spectag_0 == (* src = "./core/rs_ldst.v:259.10-259.28" *) prtag;
  assign _021_ = ! (* src = "./core/rs_ldst.v:323.20-323.31" *) waddr1;
  assign _022_ = ! (* src = "./core/rs_ldst.v:323.46-323.57" *) waddr2;
  assign _023_ = waddr1 == (* src = "./core/rs_ldst.v:362.20-362.31" *) 2'h1;
  assign _024_ = waddr2 == (* src = "./core/rs_ldst.v:362.46-362.57" *) 2'h1;
  assign _025_ = waddr1 == (* src = "./core/rs_ldst.v:401.20-401.31" *) 2'h2;
  assign _026_ = waddr2 == (* src = "./core/rs_ldst.v:401.46-401.57" *) 2'h2;
  assign _027_ = waddr1 == (* src = "./core/rs_ldst.v:440.20-440.31" *) 2'h3;
  assign _028_ = waddr2 == (* src = "./core/rs_ldst.v:440.46-440.57" *) 2'h3;
  assign \__MUX_ternary/core/rs_ldstv4672784__WIRE_eq/core/rs_ldstv4672779_Y  = ! (* src = "./core/rs_ldst.v:491.22-491.36" *) issueaddr;
  assign \__MUX_ternary/core/rs_ldstv4682783__WIRE_eq/core/rs_ldstv4682780_Y  = issueaddr == (* src = "./core/rs_ldst.v:492.8-492.22" *) 2'h1;
  assign \__MUX_ternary/core/rs_ldstv4692782__WIRE_eq/core/rs_ldstv4692781_Y  = issueaddr == (* src = "./core/rs_ldst.v:493.8-493.22" *) 2'h2;
  assign \__MUX_ternary/core/rs_ldstv3142653__WIRE_logic_and/core/rs_ldstv3142652_Y  = we1 && (* src = "./core/rs_ldst.v:323.12-323.32" *) _021_;
  assign _029_ = we2 && (* src = "./core/rs_ldst.v:323.38-323.58" *) _022_;
  assign \__MUX_ternary/core/rs_ldstv3532685__WIRE_logic_and/core/rs_ldstv3532684_Y  = we1 && (* src = "./core/rs_ldst.v:362.12-362.32" *) _023_;
  assign _030_ = we2 && (* src = "./core/rs_ldst.v:362.38-362.58" *) _024_;
  assign \__MUX_ternary/core/rs_ldstv3922717__WIRE_logic_and/core/rs_ldstv3922716_Y  = we1 && (* src = "./core/rs_ldst.v:401.12-401.32" *) _025_;
  assign _031_ = we2 && (* src = "./core/rs_ldst.v:401.38-401.58" *) _026_;
  assign \__MUX_ternary/core/rs_ldstv4312749__WIRE_logic_and/core/rs_ldstv4312748_Y  = we1 && (* src = "./core/rs_ldst.v:440.12-440.32" *) _027_;
  assign _032_ = we2 && (* src = "./core/rs_ldst.v:440.38-440.58" *) _028_;
  assign _033_ = \__MUX_ternary/core/rs_ldstv3142653__WIRE_logic_and/core/rs_ldstv3142652_Y  || (* src = "./core/rs_ldst.v:323.11-323.59" *) _029_;
  assign _034_ = \__MUX_ternary/core/rs_ldstv3532685__WIRE_logic_and/core/rs_ldstv3532684_Y  || (* src = "./core/rs_ldst.v:362.11-362.59" *) _030_;
  assign _035_ = \__MUX_ternary/core/rs_ldstv3922717__WIRE_logic_and/core/rs_ldstv3922716_Y  || (* src = "./core/rs_ldst.v:401.11-401.59" *) _031_;
  assign _036_ = \__MUX_ternary/core/rs_ldstv4312749__WIRE_logic_and/core/rs_ldstv4312748_Y  || (* src = "./core/rs_ldst.v:440.11-440.59" *) _032_;
  assign _038_ = - (* src = "./core/rs_ldst.v:0.0-0.0" *) $signed({ 30'h00000000, waddr1 });
  assign _039_ = - (* src = "./core/rs_ldst.v:0.0-0.0" *) $signed({ 30'h00000000, waddr2 });
  assign _037_ = - (* src = "./core/rs_ldst.v:0.0-0.0" *) $signed({ 30'h00000000, issueaddr });
  assign _041_ = ~ (* src = "./core/rs_ldst.v:0.0-0.0" *) _060_;
  assign _042_ = ~ (* src = "./core/rs_ldst.v:0.0-0.0" *) _062_;
  assign _040_ = ~ (* src = "./core/rs_ldst.v:0.0-0.0" *) _058_;
  assign _043_ = _009_ | (* src = "./core/rs_ldst.v:0.0-0.0" *) _059_;
  assign _044_ = _010_ | (* src = "./core/rs_ldst.v:0.0-0.0" *) _060_;
  assign _045_ = _011_ | (* src = "./core/rs_ldst.v:0.0-0.0" *) _061_;
  assign _046_ = _012_ | (* src = "./core/rs_ldst.v:0.0-0.0" *) _062_;
  assign _047_ = _013_ | (* src = "./core/rs_ldst.v:0.0-0.0" *) _063_;
  assign _048_ = _014_ | (* src = "./core/rs_ldst.v:0.0-0.0" *) _059_;
  assign _008_ = clearbusy ? (* full_case = 32'd1 *) (* src = "./core/rs_ldst.v:303.10-303.19|./core/rs_ldst.v:303.6-305.9" *) _048_ : _007_;
  assign _006_ = we2 ? (* full_case = 32'd1 *) (* src = "./core/rs_ldst.v:299.10-299.13|./core/rs_ldst.v:299.6-302.9" *) _047_ : _004_;
  assign _049_ = we2 ? (* full_case = 32'd1 *) (* src = "./core/rs_ldst.v:299.10-299.13|./core/rs_ldst.v:299.6-302.9" *) _046_ : _005_;
  assign _050_ = prsuccess ? (* full_case = 32'd1 *) (* src = "./core/rs_ldst.v:281.16-281.25|./core/rs_ldst.v:281.12-306.6" *) 4'hx : _049_;
  assign _051_ = prmiss ? (* full_case = 32'd1 *) (* src = "./core/rs_ldst.v:278.7-278.13|./core/rs_ldst.v:278.3-306.6" *) 4'hx : _050_;
  assign _007_ = reset ? (* full_case = 32'd1 *) (* src = "./core/rs_ldst.v:274.11-274.16|./core/rs_ldst.v:274.7-307.10" *) 4'hx : _051_;
  assign _052_ = we1 ? (* full_case = 32'd1 *) (* src = "./core/rs_ldst.v:295.10-295.13|./core/rs_ldst.v:295.6-298.9" *) _045_ : specbitvec;
  assign _053_ = prsuccess ? (* full_case = 32'd1 *) (* src = "./core/rs_ldst.v:281.16-281.25|./core/rs_ldst.v:281.12-306.6" *) 4'hx : _052_;
  assign _054_ = prmiss ? (* full_case = 32'd1 *) (* src = "./core/rs_ldst.v:278.7-278.13|./core/rs_ldst.v:278.3-306.6" *) 4'hx : _053_;
  assign _004_ = reset ? (* full_case = 32'd1 *) (* src = "./core/rs_ldst.v:274.11-274.16|./core/rs_ldst.v:274.7-307.10" *) 4'hx : _054_;
  assign _055_ = we1 ? (* full_case = 32'd1 *) (* src = "./core/rs_ldst.v:295.10-295.13|./core/rs_ldst.v:295.6-298.9" *) _044_ : busyvec;
  assign _056_ = prsuccess ? (* full_case = 32'd1 *) (* src = "./core/rs_ldst.v:281.16-281.25|./core/rs_ldst.v:281.12-306.6" *) 4'hx : _055_;
  assign _057_ = prmiss ? (* full_case = 32'd1 *) (* src = "./core/rs_ldst.v:278.7-278.13|./core/rs_ldst.v:278.3-306.6" *) 4'hx : _056_;
  assign _005_ = reset ? (* full_case = 32'd1 *) (* src = "./core/rs_ldst.v:274.11-274.16|./core/rs_ldst.v:274.7-307.10" *) 4'hx : _057_;
  assign _003_ = clearbusy ? (* full_case = 32'd1 *) (* src = "./core/rs_ldst.v:291.10-291.19|./core/rs_ldst.v:291.6-293.9" *) _043_ : 4'hx;
  assign _001_ = prsuccess ? (* full_case = 32'd1 *) (* src = "./core/rs_ldst.v:281.16-281.25|./core/rs_ldst.v:281.12-306.6" *) _003_ : _008_;
  assign _002_ = prsuccess ? (* full_case = 32'd1 *) (* src = "./core/rs_ldst.v:281.16-281.25|./core/rs_ldst.v:281.12-306.6" *) specbitvec_next : _006_;
  assign _000_ = prmiss ? (* full_case = 32'd1 *) (* src = "./core/rs_ldst.v:278.7-278.13|./core/rs_ldst.v:278.3-306.6" *) prbusyvec_next : _001_;
  assign _060_ = $signed(_038_) < 0 ? 1'h1 << - _038_ : 1'h1 >> _038_;
  assign _061_ = $signed(_038_) < 0 ? wspecbit_1 << - _038_ : wspecbit_1 >> _038_;
  assign _062_ = $signed(_039_) < 0 ? 1'h1 << - _039_ : 1'h1 >> _039_;
  assign _063_ = $signed(_039_) < 0 ? wspecbit_2 << - _039_ : wspecbit_2 >> _039_;
  assign _058_ = $signed(_037_) < 0 ? 1'h1 << - _037_ : 1'h1 >> _037_;
  assign _059_ = $signed(_037_) < 0 ? 1'h0 << - _037_ : 1'h0 >> _037_;
  wire [3:0] _267_ = specbitvec_next;
  assign _064_ = _267_[issueaddr +: 1];
  wire [3:0] _268_ = specbitvec;
  assign _065_ = _268_[issueaddr +: 1];
  assign inv_vector[3] = \__MUX_ternary/core/rs_ldstv2502474__WIRE_eq/core/rs_ldstv2502473_Y  ? (* src = "./core/rs_ldst.v:250.9-250.52" *) 1'h1 : 1'h0;
  assign inv_vector[2] = \__MUX_ternary/core/rs_ldstv2512471__WIRE_eq/core/rs_ldstv2512470_Y  ? (* src = "./core/rs_ldst.v:251.9-251.52" *) 1'h1 : 1'h0;
  assign inv_vector[1] = \__MUX_ternary/core/rs_ldstv2522468__WIRE_eq/core/rs_ldstv2522467_Y  ? (* src = "./core/rs_ldst.v:252.9-252.52" *) 1'h1 : 1'h0;
  assign inv_vector[0] = \__MUX_ternary/core/rs_ldstv2532465__WIRE_eq/core/rs_ldstv2532464_Y  ? (* src = "./core/rs_ldst.v:253.9-253.52" *) 1'h1 : 1'h0;
  assign inv_vector_spec[3] = \__MUX_ternary/core/rs_ldstv2562482__WIRE_eq/core/rs_ldstv2562481_Y  ? (* src = "./core/rs_ldst.v:256.9-256.43" *) 1'h0 : 1'h1;
  assign inv_vector_spec[2] = \__MUX_ternary/core/rs_ldstv2572480__WIRE_eq/core/rs_ldstv2572479_Y  ? (* src = "./core/rs_ldst.v:257.9-257.43" *) 1'h0 : 1'h1;
  assign inv_vector_spec[1] = \__MUX_ternary/core/rs_ldstv2582478__WIRE_eq/core/rs_ldstv2582477_Y  ? (* src = "./core/rs_ldst.v:258.9-258.43" *) 1'h0 : 1'h1;
  assign inv_vector_spec[0] = \__MUX_ternary/core/rs_ldstv2592476__WIRE_eq/core/rs_ldstv2592475_Y  ? (* src = "./core/rs_ldst.v:259.9-259.43" *) 1'h0 : 1'h1;
  assign specbit = prsuccess ? (* src = "./core/rs_ldst.v:267.21-268.57" *) _064_ : _065_;
  assign _066_ = \__MUX_ternary/core/rs_ldstv3142653__WIRE_logic_and/core/rs_ldstv3142652_Y  ? (* src = "./core/rs_ldst.v:314.12-314.50" *) wpc_1 : wpc_2;
  assign _067_ = \__MUX_ternary/core/rs_ldstv3142653__WIRE_logic_and/core/rs_ldstv3142652_Y  ? (* src = "./core/rs_ldst.v:315.14-315.56" *) wsrc1_1 : wsrc1_2;
  assign _068_ = \__MUX_ternary/core/rs_ldstv3142653__WIRE_logic_and/core/rs_ldstv3142652_Y  ? (* src = "./core/rs_ldst.v:316.14-316.56" *) wsrc2_1 : wsrc2_2;
  assign _069_ = \__MUX_ternary/core/rs_ldstv3142653__WIRE_logic_and/core/rs_ldstv3142652_Y  ? (* src = "./core/rs_ldst.v:317.16-317.62" *) wvalid1_1 : wvalid1_2;
  assign _070_ = \__MUX_ternary/core/rs_ldstv3142653__WIRE_logic_and/core/rs_ldstv3142652_Y  ? (* src = "./core/rs_ldst.v:318.16-318.62" *) wvalid2_1 : wvalid2_2;
  assign _071_ = \__MUX_ternary/core/rs_ldstv3142653__WIRE_logic_and/core/rs_ldstv3142652_Y  ? (* src = "./core/rs_ldst.v:319.13-319.53" *) wimm_1 : wimm_2;
  assign _072_ = \__MUX_ternary/core/rs_ldstv3142653__WIRE_logic_and/core/rs_ldstv3142652_Y  ? (* src = "./core/rs_ldst.v:320.16-320.62" *) wrrftag_1 : wrrftag_2;
  assign _073_ = \__MUX_ternary/core/rs_ldstv3142653__WIRE_logic_and/core/rs_ldstv3142652_Y  ? (* src = "./core/rs_ldst.v:321.16-321.62" *) wdstval_1 : wdstval_2;
  assign _074_ = \__MUX_ternary/core/rs_ldstv3142653__WIRE_logic_and/core/rs_ldstv3142652_Y  ? (* src = "./core/rs_ldst.v:322.17-322.65" *) wspectag_1 : wspectag_2;
  assign _075_ = \__MUX_ternary/core/rs_ldstv3532685__WIRE_logic_and/core/rs_ldstv3532684_Y  ? (* src = "./core/rs_ldst.v:353.12-353.50" *) wpc_1 : wpc_2;
  assign _076_ = \__MUX_ternary/core/rs_ldstv3532685__WIRE_logic_and/core/rs_ldstv3532684_Y  ? (* src = "./core/rs_ldst.v:354.14-354.56" *) wsrc1_1 : wsrc1_2;
  assign _077_ = \__MUX_ternary/core/rs_ldstv3532685__WIRE_logic_and/core/rs_ldstv3532684_Y  ? (* src = "./core/rs_ldst.v:355.14-355.56" *) wsrc2_1 : wsrc2_2;
  assign _078_ = \__MUX_ternary/core/rs_ldstv3532685__WIRE_logic_and/core/rs_ldstv3532684_Y  ? (* src = "./core/rs_ldst.v:356.16-356.62" *) wvalid1_1 : wvalid1_2;
  assign _079_ = \__MUX_ternary/core/rs_ldstv3532685__WIRE_logic_and/core/rs_ldstv3532684_Y  ? (* src = "./core/rs_ldst.v:357.16-357.62" *) wvalid2_1 : wvalid2_2;
  assign _080_ = \__MUX_ternary/core/rs_ldstv3532685__WIRE_logic_and/core/rs_ldstv3532684_Y  ? (* src = "./core/rs_ldst.v:358.13-358.53" *) wimm_1 : wimm_2;
  assign _081_ = \__MUX_ternary/core/rs_ldstv3532685__WIRE_logic_and/core/rs_ldstv3532684_Y  ? (* src = "./core/rs_ldst.v:359.16-359.62" *) wrrftag_1 : wrrftag_2;
  assign _082_ = \__MUX_ternary/core/rs_ldstv3532685__WIRE_logic_and/core/rs_ldstv3532684_Y  ? (* src = "./core/rs_ldst.v:360.16-360.62" *) wdstval_1 : wdstval_2;
  assign _083_ = \__MUX_ternary/core/rs_ldstv3532685__WIRE_logic_and/core/rs_ldstv3532684_Y  ? (* src = "./core/rs_ldst.v:361.17-361.65" *) wspectag_1 : wspectag_2;
  assign _084_ = \__MUX_ternary/core/rs_ldstv3922717__WIRE_logic_and/core/rs_ldstv3922716_Y  ? (* src = "./core/rs_ldst.v:392.12-392.50" *) wpc_1 : wpc_2;
  assign _085_ = \__MUX_ternary/core/rs_ldstv3922717__WIRE_logic_and/core/rs_ldstv3922716_Y  ? (* src = "./core/rs_ldst.v:393.14-393.56" *) wsrc1_1 : wsrc1_2;
  assign _086_ = \__MUX_ternary/core/rs_ldstv3922717__WIRE_logic_and/core/rs_ldstv3922716_Y  ? (* src = "./core/rs_ldst.v:394.14-394.56" *) wsrc2_1 : wsrc2_2;
  assign _087_ = \__MUX_ternary/core/rs_ldstv3922717__WIRE_logic_and/core/rs_ldstv3922716_Y  ? (* src = "./core/rs_ldst.v:395.16-395.62" *) wvalid1_1 : wvalid1_2;
  assign _088_ = \__MUX_ternary/core/rs_ldstv3922717__WIRE_logic_and/core/rs_ldstv3922716_Y  ? (* src = "./core/rs_ldst.v:396.16-396.62" *) wvalid2_1 : wvalid2_2;
  assign _089_ = \__MUX_ternary/core/rs_ldstv3922717__WIRE_logic_and/core/rs_ldstv3922716_Y  ? (* src = "./core/rs_ldst.v:397.13-397.53" *) wimm_1 : wimm_2;
  assign _090_ = \__MUX_ternary/core/rs_ldstv3922717__WIRE_logic_and/core/rs_ldstv3922716_Y  ? (* src = "./core/rs_ldst.v:398.16-398.62" *) wrrftag_1 : wrrftag_2;
  assign _091_ = \__MUX_ternary/core/rs_ldstv3922717__WIRE_logic_and/core/rs_ldstv3922716_Y  ? (* src = "./core/rs_ldst.v:399.16-399.62" *) wdstval_1 : wdstval_2;
  assign _092_ = \__MUX_ternary/core/rs_ldstv3922717__WIRE_logic_and/core/rs_ldstv3922716_Y  ? (* src = "./core/rs_ldst.v:400.17-400.65" *) wspectag_1 : wspectag_2;
  assign _093_ = \__MUX_ternary/core/rs_ldstv4312749__WIRE_logic_and/core/rs_ldstv4312748_Y  ? (* src = "./core/rs_ldst.v:431.12-431.50" *) wpc_1 : wpc_2;
  assign _094_ = \__MUX_ternary/core/rs_ldstv4312749__WIRE_logic_and/core/rs_ldstv4312748_Y  ? (* src = "./core/rs_ldst.v:432.14-432.56" *) wsrc1_1 : wsrc1_2;
  assign _095_ = \__MUX_ternary/core/rs_ldstv4312749__WIRE_logic_and/core/rs_ldstv4312748_Y  ? (* src = "./core/rs_ldst.v:433.14-433.56" *) wsrc2_1 : wsrc2_2;
  assign _096_ = \__MUX_ternary/core/rs_ldstv4312749__WIRE_logic_and/core/rs_ldstv4312748_Y  ? (* src = "./core/rs_ldst.v:434.16-434.62" *) wvalid1_1 : wvalid1_2;
  assign _097_ = \__MUX_ternary/core/rs_ldstv4312749__WIRE_logic_and/core/rs_ldstv4312748_Y  ? (* src = "./core/rs_ldst.v:435.16-435.62" *) wvalid2_1 : wvalid2_2;
  assign _098_ = \__MUX_ternary/core/rs_ldstv4312749__WIRE_logic_and/core/rs_ldstv4312748_Y  ? (* src = "./core/rs_ldst.v:436.13-436.53" *) wimm_1 : wimm_2;
  assign _099_ = \__MUX_ternary/core/rs_ldstv4312749__WIRE_logic_and/core/rs_ldstv4312748_Y  ? (* src = "./core/rs_ldst.v:437.16-437.62" *) wrrftag_1 : wrrftag_2;
  assign _100_ = \__MUX_ternary/core/rs_ldstv4312749__WIRE_logic_and/core/rs_ldstv4312748_Y  ? (* src = "./core/rs_ldst.v:438.16-438.62" *) wdstval_1 : wdstval_2;
  assign _101_ = \__MUX_ternary/core/rs_ldstv4312749__WIRE_logic_and/core/rs_ldstv4312748_Y  ? (* src = "./core/rs_ldst.v:439.17-439.65" *) wspectag_1 : wspectag_2;
  assign ex_src1 = \__MUX_ternary/core/rs_ldstv4672784__WIRE_eq/core/rs_ldstv4672779_Y  ? (* src = "./core/rs_ldst.v:467.21-469.47" *) ex_src1_0 : _102_;
  assign _102_ = \__MUX_ternary/core/rs_ldstv4682783__WIRE_eq/core/rs_ldstv4682780_Y  ? (* src = "./core/rs_ldst.v:468.7-469.47" *) ex_src1_1 : _103_;
  assign _103_ = \__MUX_ternary/core/rs_ldstv4692782__WIRE_eq/core/rs_ldstv4692781_Y  ? (* src = "./core/rs_ldst.v:469.7-469.47" *) ex_src1_2 : ex_src1_3;
  assign ex_src2 = \__MUX_ternary/core/rs_ldstv4672784__WIRE_eq/core/rs_ldstv4672779_Y  ? (* src = "./core/rs_ldst.v:471.21-473.47" *) ex_src2_0 : _104_;
  assign _104_ = \__MUX_ternary/core/rs_ldstv4682783__WIRE_eq/core/rs_ldstv4682780_Y  ? (* src = "./core/rs_ldst.v:472.7-473.47" *) ex_src2_1 : _105_;
  assign _105_ = \__MUX_ternary/core/rs_ldstv4692782__WIRE_eq/core/rs_ldstv4692781_Y  ? (* src = "./core/rs_ldst.v:473.7-473.47" *) ex_src2_2 : ex_src2_3;
  assign pc = \__MUX_ternary/core/rs_ldstv4672784__WIRE_eq/core/rs_ldstv4672779_Y  ? (* src = "./core/rs_ldst.v:475.16-477.39" *) pc_0 : _106_;
  assign _106_ = \__MUX_ternary/core/rs_ldstv4682783__WIRE_eq/core/rs_ldstv4682780_Y  ? (* src = "./core/rs_ldst.v:476.9-477.39" *) pc_1 : _107_;
  assign _107_ = \__MUX_ternary/core/rs_ldstv4692782__WIRE_eq/core/rs_ldstv4692781_Y  ? (* src = "./core/rs_ldst.v:477.9-477.39" *) pc_2 : pc_3;
  assign imm = \__MUX_ternary/core/rs_ldstv4672784__WIRE_eq/core/rs_ldstv4672779_Y  ? (* src = "./core/rs_ldst.v:479.17-481.35" *) imm_0 : _108_;
  assign _108_ = \__MUX_ternary/core/rs_ldstv4682783__WIRE_eq/core/rs_ldstv4682780_Y  ? (* src = "./core/rs_ldst.v:480.3-481.35" *) imm_1 : _109_;
  assign _109_ = \__MUX_ternary/core/rs_ldstv4692782__WIRE_eq/core/rs_ldstv4692781_Y  ? (* src = "./core/rs_ldst.v:481.3-481.35" *) imm_2 : imm_3;
  assign rrftag = \__MUX_ternary/core/rs_ldstv4672784__WIRE_eq/core/rs_ldstv4672779_Y  ? (* src = "./core/rs_ldst.v:483.20-485.44" *) rrftag_0 : _110_;
  assign _110_ = \__MUX_ternary/core/rs_ldstv4682783__WIRE_eq/core/rs_ldstv4682780_Y  ? (* src = "./core/rs_ldst.v:484.6-485.44" *) rrftag_1 : _111_;
  assign _111_ = \__MUX_ternary/core/rs_ldstv4692782__WIRE_eq/core/rs_ldstv4692781_Y  ? (* src = "./core/rs_ldst.v:485.6-485.44" *) rrftag_2 : rrftag_3;
  assign dstval = \__MUX_ternary/core/rs_ldstv4672784__WIRE_eq/core/rs_ldstv4672779_Y  ? (* src = "./core/rs_ldst.v:487.20-489.44" *) dstval_0 : _112_;
  assign _112_ = \__MUX_ternary/core/rs_ldstv4682783__WIRE_eq/core/rs_ldstv4682780_Y  ? (* src = "./core/rs_ldst.v:488.6-489.44" *) dstval_1 : _113_;
  assign _113_ = \__MUX_ternary/core/rs_ldstv4692782__WIRE_eq/core/rs_ldstv4692781_Y  ? (* src = "./core/rs_ldst.v:489.6-489.44" *) dstval_2 : dstval_3;
  assign spectag = \__MUX_ternary/core/rs_ldstv4672784__WIRE_eq/core/rs_ldstv4672779_Y  ? (* src = "./core/rs_ldst.v:491.21-493.47" *) spectag_0 : _114_;
  assign _114_ = \__MUX_ternary/core/rs_ldstv4682783__WIRE_eq/core/rs_ldstv4682780_Y  ? (* src = "./core/rs_ldst.v:492.7-493.47" *) spectag_1 : _115_;
  assign _115_ = \__MUX_ternary/core/rs_ldstv4692782__WIRE_eq/core/rs_ldstv4692781_Y  ? (* src = "./core/rs_ldst.v:493.7-493.47" *) spectag_2 : spectag_3;
  (* module_not_derived = 32'd1 *)
  (* src = "./core/rs_ldst.v:310.16-347.8" *)
  rs_ldst_ent ent0 (
    .__MUX_procmux29065__WIRE_we(\rs_ldst_ent-ent0___MUX_procmux29065__WIRE_we ),
    .\__MUX_ternary/core/rs_ldstv567792__WIRE_and/core/rs_ldstv567791_Y (\rs_ldst_ent-ent0___MUX_ternary/core/rs_ldstv567792__WIRE_and/core/rs_ldstv567791_Y ),
    .\__MUX_ternary/core/rs_ldstv587795__WIRE_and/core/rs_ldstv587794_Y (\rs_ldst_ent-ent0___MUX_ternary/core/rs_ldstv587795__WIRE_and/core/rs_ldstv587794_Y ),
    .busy(busyvec[0]),
    .clk(clk),
    .dstval(dstval_0),
    .ex_src1(ex_src1_0),
    .ex_src2(ex_src2_0),
    .exdst1(exdst1),
    .exdst2(exdst2),
    .exdst3(exdst3),
    .exdst4(exdst4),
    .exdst5(exdst5),
    .exrslt1(exrslt1),
    .exrslt2(exrslt2),
    .exrslt3(exrslt3),
    .exrslt4(exrslt4),
    .exrslt5(exrslt5),
    .imm(imm_0),
    .kill_spec1(kill_spec1),
    .kill_spec2(kill_spec2),
    .kill_spec3(kill_spec3),
    .kill_spec4(kill_spec4),
    .kill_spec5(kill_spec5),
    .metaReset_rs_ldst_ent(metaReset_rs_ldst),
    .pc(pc_0),
    .ready(ready_0),
    .reset(reset),
    .rrftag(rrftag_0),
    .spectag(spectag_0),
    .\src_manager-srcmng1___MUX_ternary/core/src_managerv263678__WIRE_opr_rdy (\rs_ldst_ent-ent0_src_manager-srcmng1___MUX_ternary/core/src_managerv263678__WIRE_opr_rdy ),
    .\src_manager-srcmng1___MUX_ternary/core/src_managerv273677__WIRE_and/core/src_managerv273660_Y (\rs_ldst_ent-ent0_src_manager-srcmng1___MUX_ternary/core/src_managerv273677__WIRE_and/core/src_managerv273660_Y ),
    .\src_manager-srcmng1___MUX_ternary/core/src_managerv283676__WIRE_and/core/src_managerv283663_Y (\rs_ldst_ent-ent0_src_manager-srcmng1___MUX_ternary/core/src_managerv283676__WIRE_and/core/src_managerv283663_Y ),
    .\src_manager-srcmng1___MUX_ternary/core/src_managerv293675__WIRE_and/core/src_managerv293666_Y (\rs_ldst_ent-ent0_src_manager-srcmng1___MUX_ternary/core/src_managerv293675__WIRE_and/core/src_managerv293666_Y ),
    .\src_manager-srcmng1___MUX_ternary/core/src_managerv303674__WIRE_and/core/src_managerv303669_Y (\rs_ldst_ent-ent0_src_manager-srcmng1___MUX_ternary/core/src_managerv303674__WIRE_and/core/src_managerv303669_Y ),
    .\src_manager-srcmng1___MUX_ternary/core/src_managerv313673__WIRE_and/core/src_managerv313672_Y (\rs_ldst_ent-ent0_src_manager-srcmng1___MUX_ternary/core/src_managerv313673__WIRE_and/core/src_managerv313672_Y ),
    .\src_manager-srcmng2___MUX_ternary/core/src_managerv263678__WIRE_opr_rdy (\rs_ldst_ent-ent0_src_manager-srcmng2___MUX_ternary/core/src_managerv263678__WIRE_opr_rdy ),
    .\src_manager-srcmng2___MUX_ternary/core/src_managerv273677__WIRE_and/core/src_managerv273660_Y (\rs_ldst_ent-ent0_src_manager-srcmng2___MUX_ternary/core/src_managerv273677__WIRE_and/core/src_managerv273660_Y ),
    .\src_manager-srcmng2___MUX_ternary/core/src_managerv283676__WIRE_and/core/src_managerv283663_Y (\rs_ldst_ent-ent0_src_manager-srcmng2___MUX_ternary/core/src_managerv283676__WIRE_and/core/src_managerv283663_Y ),
    .\src_manager-srcmng2___MUX_ternary/core/src_managerv293675__WIRE_and/core/src_managerv293666_Y (\rs_ldst_ent-ent0_src_manager-srcmng2___MUX_ternary/core/src_managerv293675__WIRE_and/core/src_managerv293666_Y ),
    .\src_manager-srcmng2___MUX_ternary/core/src_managerv303674__WIRE_and/core/src_managerv303669_Y (\rs_ldst_ent-ent0_src_manager-srcmng2___MUX_ternary/core/src_managerv303674__WIRE_and/core/src_managerv303669_Y ),
    .\src_manager-srcmng2___MUX_ternary/core/src_managerv313673__WIRE_and/core/src_managerv313672_Y (\rs_ldst_ent-ent0_src_manager-srcmng2___MUX_ternary/core/src_managerv313673__WIRE_and/core/src_managerv313672_Y ),
    .wdstval(_073_),
    .we(_033_),
    .wimm(_071_),
    .wpc(_066_),
    .wrrftag(_072_),
    .wspectag(_074_),
    .wsrc1(_067_),
    .wsrc2(_068_),
    .wvalid1(_069_),
    .wvalid2(_070_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./core/rs_ldst.v:349.16-386.8" *)
  rs_ldst_ent ent1 (
    .__MUX_procmux29065__WIRE_we(\rs_ldst_ent-ent1___MUX_procmux29065__WIRE_we ),
    .\__MUX_ternary/core/rs_ldstv567792__WIRE_and/core/rs_ldstv567791_Y (\rs_ldst_ent-ent1___MUX_ternary/core/rs_ldstv567792__WIRE_and/core/rs_ldstv567791_Y ),
    .\__MUX_ternary/core/rs_ldstv587795__WIRE_and/core/rs_ldstv587794_Y (\rs_ldst_ent-ent1___MUX_ternary/core/rs_ldstv587795__WIRE_and/core/rs_ldstv587794_Y ),
    .busy(busyvec[1]),
    .clk(clk),
    .dstval(dstval_1),
    .ex_src1(ex_src1_1),
    .ex_src2(ex_src2_1),
    .exdst1(exdst1),
    .exdst2(exdst2),
    .exdst3(exdst3),
    .exdst4(exdst4),
    .exdst5(exdst5),
    .exrslt1(exrslt1),
    .exrslt2(exrslt2),
    .exrslt3(exrslt3),
    .exrslt4(exrslt4),
    .exrslt5(exrslt5),
    .imm(imm_1),
    .kill_spec1(kill_spec1),
    .kill_spec2(kill_spec2),
    .kill_spec3(kill_spec3),
    .kill_spec4(kill_spec4),
    .kill_spec5(kill_spec5),
    .metaReset_rs_ldst_ent(metaReset_rs_ldst),
    .pc(pc_1),
    .ready(ready_1),
    .reset(reset),
    .rrftag(rrftag_1),
    .spectag(spectag_1),
    .\src_manager-srcmng1___MUX_ternary/core/src_managerv263678__WIRE_opr_rdy (\rs_ldst_ent-ent1_src_manager-srcmng1___MUX_ternary/core/src_managerv263678__WIRE_opr_rdy ),
    .\src_manager-srcmng1___MUX_ternary/core/src_managerv273677__WIRE_and/core/src_managerv273660_Y (\rs_ldst_ent-ent1_src_manager-srcmng1___MUX_ternary/core/src_managerv273677__WIRE_and/core/src_managerv273660_Y ),
    .\src_manager-srcmng1___MUX_ternary/core/src_managerv283676__WIRE_and/core/src_managerv283663_Y (\rs_ldst_ent-ent1_src_manager-srcmng1___MUX_ternary/core/src_managerv283676__WIRE_and/core/src_managerv283663_Y ),
    .\src_manager-srcmng1___MUX_ternary/core/src_managerv293675__WIRE_and/core/src_managerv293666_Y (\rs_ldst_ent-ent1_src_manager-srcmng1___MUX_ternary/core/src_managerv293675__WIRE_and/core/src_managerv293666_Y ),
    .\src_manager-srcmng1___MUX_ternary/core/src_managerv303674__WIRE_and/core/src_managerv303669_Y (\rs_ldst_ent-ent1_src_manager-srcmng1___MUX_ternary/core/src_managerv303674__WIRE_and/core/src_managerv303669_Y ),
    .\src_manager-srcmng1___MUX_ternary/core/src_managerv313673__WIRE_and/core/src_managerv313672_Y (\rs_ldst_ent-ent1_src_manager-srcmng1___MUX_ternary/core/src_managerv313673__WIRE_and/core/src_managerv313672_Y ),
    .\src_manager-srcmng2___MUX_ternary/core/src_managerv263678__WIRE_opr_rdy (\rs_ldst_ent-ent1_src_manager-srcmng2___MUX_ternary/core/src_managerv263678__WIRE_opr_rdy ),
    .\src_manager-srcmng2___MUX_ternary/core/src_managerv273677__WIRE_and/core/src_managerv273660_Y (\rs_ldst_ent-ent1_src_manager-srcmng2___MUX_ternary/core/src_managerv273677__WIRE_and/core/src_managerv273660_Y ),
    .\src_manager-srcmng2___MUX_ternary/core/src_managerv283676__WIRE_and/core/src_managerv283663_Y (\rs_ldst_ent-ent1_src_manager-srcmng2___MUX_ternary/core/src_managerv283676__WIRE_and/core/src_managerv283663_Y ),
    .\src_manager-srcmng2___MUX_ternary/core/src_managerv293675__WIRE_and/core/src_managerv293666_Y (\rs_ldst_ent-ent1_src_manager-srcmng2___MUX_ternary/core/src_managerv293675__WIRE_and/core/src_managerv293666_Y ),
    .\src_manager-srcmng2___MUX_ternary/core/src_managerv303674__WIRE_and/core/src_managerv303669_Y (\rs_ldst_ent-ent1_src_manager-srcmng2___MUX_ternary/core/src_managerv303674__WIRE_and/core/src_managerv303669_Y ),
    .\src_manager-srcmng2___MUX_ternary/core/src_managerv313673__WIRE_and/core/src_managerv313672_Y (\rs_ldst_ent-ent1_src_manager-srcmng2___MUX_ternary/core/src_managerv313673__WIRE_and/core/src_managerv313672_Y ),
    .wdstval(_082_),
    .we(_034_),
    .wimm(_080_),
    .wpc(_075_),
    .wrrftag(_081_),
    .wspectag(_083_),
    .wsrc1(_076_),
    .wsrc2(_077_),
    .wvalid1(_078_),
    .wvalid2(_079_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./core/rs_ldst.v:388.16-425.8" *)
  rs_ldst_ent ent2 (
    .__MUX_procmux29065__WIRE_we(\rs_ldst_ent-ent2___MUX_procmux29065__WIRE_we ),
    .\__MUX_ternary/core/rs_ldstv567792__WIRE_and/core/rs_ldstv567791_Y (\rs_ldst_ent-ent2___MUX_ternary/core/rs_ldstv567792__WIRE_and/core/rs_ldstv567791_Y ),
    .\__MUX_ternary/core/rs_ldstv587795__WIRE_and/core/rs_ldstv587794_Y (\rs_ldst_ent-ent2___MUX_ternary/core/rs_ldstv587795__WIRE_and/core/rs_ldstv587794_Y ),
    .busy(busyvec[2]),
    .clk(clk),
    .dstval(dstval_2),
    .ex_src1(ex_src1_2),
    .ex_src2(ex_src2_2),
    .exdst1(exdst1),
    .exdst2(exdst2),
    .exdst3(exdst3),
    .exdst4(exdst4),
    .exdst5(exdst5),
    .exrslt1(exrslt1),
    .exrslt2(exrslt2),
    .exrslt3(exrslt3),
    .exrslt4(exrslt4),
    .exrslt5(exrslt5),
    .imm(imm_2),
    .kill_spec1(kill_spec1),
    .kill_spec2(kill_spec2),
    .kill_spec3(kill_spec3),
    .kill_spec4(kill_spec4),
    .kill_spec5(kill_spec5),
    .metaReset_rs_ldst_ent(metaReset_rs_ldst),
    .pc(pc_2),
    .ready(ready_2),
    .reset(reset),
    .rrftag(rrftag_2),
    .spectag(spectag_2),
    .\src_manager-srcmng1___MUX_ternary/core/src_managerv263678__WIRE_opr_rdy (\rs_ldst_ent-ent2_src_manager-srcmng1___MUX_ternary/core/src_managerv263678__WIRE_opr_rdy ),
    .\src_manager-srcmng1___MUX_ternary/core/src_managerv273677__WIRE_and/core/src_managerv273660_Y (\rs_ldst_ent-ent2_src_manager-srcmng1___MUX_ternary/core/src_managerv273677__WIRE_and/core/src_managerv273660_Y ),
    .\src_manager-srcmng1___MUX_ternary/core/src_managerv283676__WIRE_and/core/src_managerv283663_Y (\rs_ldst_ent-ent2_src_manager-srcmng1___MUX_ternary/core/src_managerv283676__WIRE_and/core/src_managerv283663_Y ),
    .\src_manager-srcmng1___MUX_ternary/core/src_managerv293675__WIRE_and/core/src_managerv293666_Y (\rs_ldst_ent-ent2_src_manager-srcmng1___MUX_ternary/core/src_managerv293675__WIRE_and/core/src_managerv293666_Y ),
    .\src_manager-srcmng1___MUX_ternary/core/src_managerv303674__WIRE_and/core/src_managerv303669_Y (\rs_ldst_ent-ent2_src_manager-srcmng1___MUX_ternary/core/src_managerv303674__WIRE_and/core/src_managerv303669_Y ),
    .\src_manager-srcmng1___MUX_ternary/core/src_managerv313673__WIRE_and/core/src_managerv313672_Y (\rs_ldst_ent-ent2_src_manager-srcmng1___MUX_ternary/core/src_managerv313673__WIRE_and/core/src_managerv313672_Y ),
    .\src_manager-srcmng2___MUX_ternary/core/src_managerv263678__WIRE_opr_rdy (\rs_ldst_ent-ent2_src_manager-srcmng2___MUX_ternary/core/src_managerv263678__WIRE_opr_rdy ),
    .\src_manager-srcmng2___MUX_ternary/core/src_managerv273677__WIRE_and/core/src_managerv273660_Y (\rs_ldst_ent-ent2_src_manager-srcmng2___MUX_ternary/core/src_managerv273677__WIRE_and/core/src_managerv273660_Y ),
    .\src_manager-srcmng2___MUX_ternary/core/src_managerv283676__WIRE_and/core/src_managerv283663_Y (\rs_ldst_ent-ent2_src_manager-srcmng2___MUX_ternary/core/src_managerv283676__WIRE_and/core/src_managerv283663_Y ),
    .\src_manager-srcmng2___MUX_ternary/core/src_managerv293675__WIRE_and/core/src_managerv293666_Y (\rs_ldst_ent-ent2_src_manager-srcmng2___MUX_ternary/core/src_managerv293675__WIRE_and/core/src_managerv293666_Y ),
    .\src_manager-srcmng2___MUX_ternary/core/src_managerv303674__WIRE_and/core/src_managerv303669_Y (\rs_ldst_ent-ent2_src_manager-srcmng2___MUX_ternary/core/src_managerv303674__WIRE_and/core/src_managerv303669_Y ),
    .\src_manager-srcmng2___MUX_ternary/core/src_managerv313673__WIRE_and/core/src_managerv313672_Y (\rs_ldst_ent-ent2_src_manager-srcmng2___MUX_ternary/core/src_managerv313673__WIRE_and/core/src_managerv313672_Y ),
    .wdstval(_091_),
    .we(_035_),
    .wimm(_089_),
    .wpc(_084_),
    .wrrftag(_090_),
    .wspectag(_092_),
    .wsrc1(_085_),
    .wsrc2(_086_),
    .wvalid1(_087_),
    .wvalid2(_088_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./core/rs_ldst.v:427.16-464.8" *)
  rs_ldst_ent ent3 (
    .__MUX_procmux29065__WIRE_we(\rs_ldst_ent-ent3___MUX_procmux29065__WIRE_we ),
    .\__MUX_ternary/core/rs_ldstv567792__WIRE_and/core/rs_ldstv567791_Y (\rs_ldst_ent-ent3___MUX_ternary/core/rs_ldstv567792__WIRE_and/core/rs_ldstv567791_Y ),
    .\__MUX_ternary/core/rs_ldstv587795__WIRE_and/core/rs_ldstv587794_Y (\rs_ldst_ent-ent3___MUX_ternary/core/rs_ldstv587795__WIRE_and/core/rs_ldstv587794_Y ),
    .busy(busyvec[3]),
    .clk(clk),
    .dstval(dstval_3),
    .ex_src1(ex_src1_3),
    .ex_src2(ex_src2_3),
    .exdst1(exdst1),
    .exdst2(exdst2),
    .exdst3(exdst3),
    .exdst4(exdst4),
    .exdst5(exdst5),
    .exrslt1(exrslt1),
    .exrslt2(exrslt2),
    .exrslt3(exrslt3),
    .exrslt4(exrslt4),
    .exrslt5(exrslt5),
    .imm(imm_3),
    .kill_spec1(kill_spec1),
    .kill_spec2(kill_spec2),
    .kill_spec3(kill_spec3),
    .kill_spec4(kill_spec4),
    .kill_spec5(kill_spec5),
    .metaReset_rs_ldst_ent(metaReset_rs_ldst),
    .pc(pc_3),
    .ready(ready_3),
    .reset(reset),
    .rrftag(rrftag_3),
    .spectag(spectag_3),
    .\src_manager-srcmng1___MUX_ternary/core/src_managerv263678__WIRE_opr_rdy (\rs_ldst_ent-ent3_src_manager-srcmng1___MUX_ternary/core/src_managerv263678__WIRE_opr_rdy ),
    .\src_manager-srcmng1___MUX_ternary/core/src_managerv273677__WIRE_and/core/src_managerv273660_Y (\rs_ldst_ent-ent3_src_manager-srcmng1___MUX_ternary/core/src_managerv273677__WIRE_and/core/src_managerv273660_Y ),
    .\src_manager-srcmng1___MUX_ternary/core/src_managerv283676__WIRE_and/core/src_managerv283663_Y (\rs_ldst_ent-ent3_src_manager-srcmng1___MUX_ternary/core/src_managerv283676__WIRE_and/core/src_managerv283663_Y ),
    .\src_manager-srcmng1___MUX_ternary/core/src_managerv293675__WIRE_and/core/src_managerv293666_Y (\rs_ldst_ent-ent3_src_manager-srcmng1___MUX_ternary/core/src_managerv293675__WIRE_and/core/src_managerv293666_Y ),
    .\src_manager-srcmng1___MUX_ternary/core/src_managerv303674__WIRE_and/core/src_managerv303669_Y (\rs_ldst_ent-ent3_src_manager-srcmng1___MUX_ternary/core/src_managerv303674__WIRE_and/core/src_managerv303669_Y ),
    .\src_manager-srcmng1___MUX_ternary/core/src_managerv313673__WIRE_and/core/src_managerv313672_Y (\rs_ldst_ent-ent3_src_manager-srcmng1___MUX_ternary/core/src_managerv313673__WIRE_and/core/src_managerv313672_Y ),
    .\src_manager-srcmng2___MUX_ternary/core/src_managerv263678__WIRE_opr_rdy (\rs_ldst_ent-ent3_src_manager-srcmng2___MUX_ternary/core/src_managerv263678__WIRE_opr_rdy ),
    .\src_manager-srcmng2___MUX_ternary/core/src_managerv273677__WIRE_and/core/src_managerv273660_Y (\rs_ldst_ent-ent3_src_manager-srcmng2___MUX_ternary/core/src_managerv273677__WIRE_and/core/src_managerv273660_Y ),
    .\src_manager-srcmng2___MUX_ternary/core/src_managerv283676__WIRE_and/core/src_managerv283663_Y (\rs_ldst_ent-ent3_src_manager-srcmng2___MUX_ternary/core/src_managerv283676__WIRE_and/core/src_managerv283663_Y ),
    .\src_manager-srcmng2___MUX_ternary/core/src_managerv293675__WIRE_and/core/src_managerv293666_Y (\rs_ldst_ent-ent3_src_manager-srcmng2___MUX_ternary/core/src_managerv293675__WIRE_and/core/src_managerv293666_Y ),
    .\src_manager-srcmng2___MUX_ternary/core/src_managerv303674__WIRE_and/core/src_managerv303669_Y (\rs_ldst_ent-ent3_src_manager-srcmng2___MUX_ternary/core/src_managerv303674__WIRE_and/core/src_managerv303669_Y ),
    .\src_manager-srcmng2___MUX_ternary/core/src_managerv313673__WIRE_and/core/src_managerv313672_Y (\rs_ldst_ent-ent3_src_manager-srcmng2___MUX_ternary/core/src_managerv313673__WIRE_and/core/src_managerv313672_Y ),
    .wdstval(_100_),
    .we(_036_),
    .wimm(_098_),
    .wpc(_093_),
    .wrrftag(_099_),
    .wspectag(_101_),
    .wsrc1(_094_),
    .wsrc2(_095_),
    .wvalid1(_096_),
    .wvalid2(_097_)
  );
  assign __MUX_procmux24891__WIRE_we1 = we1;
  assign __MUX_procmux24849__WIRE_prmiss = prmiss;
  assign __MUX_procmux24846__WIRE_prsuccess = prsuccess;
  assign __MUX_procmux24795__WIRE_we2 = we2;
  assign __MUX_procmux24747__WIRE_clearbusy = clearbusy;
  assign ready = { ready_3, ready_2, ready_1, ready_0 };
endmodule

(* hdlname = "\\rs_ldst_ent" *)
(* src = "./core/rs_ldst.v:3.1-136.10" *)
module rs_ldst_ent(clk, reset, busy, wpc, wsrc1, wsrc2, wvalid1, wvalid2, wimm, wrrftag, wdstval, wspectag, we, ex_src1, ex_src2, ready, pc, imm, rrftag, dstval, spectag
, exrslt1, exdst1, kill_spec1, exrslt2, exdst2, kill_spec2, exrslt3, exdst3, kill_spec3, exrslt4, exdst4, kill_spec4, exrslt5, exdst5, kill_spec5, \__MUX_ternary/core/rs_ldstv567792__WIRE_and/core/rs_ldstv567791_Y , \src_manager-srcmng2___MUX_ternary/core/src_managerv263678__WIRE_opr_rdy , \src_manager-srcmng2___MUX_ternary/core/src_managerv273677__WIRE_and/core/src_managerv273660_Y , \src_manager-srcmng2___MUX_ternary/core/src_managerv283676__WIRE_and/core/src_managerv283663_Y , \src_manager-srcmng2___MUX_ternary/core/src_managerv293675__WIRE_and/core/src_managerv293666_Y , \src_manager-srcmng2___MUX_ternary/core/src_managerv303674__WIRE_and/core/src_managerv303669_Y 
, \src_manager-srcmng2___MUX_ternary/core/src_managerv313673__WIRE_and/core/src_managerv313672_Y , \src_manager-srcmng1___MUX_ternary/core/src_managerv263678__WIRE_opr_rdy , \src_manager-srcmng1___MUX_ternary/core/src_managerv273677__WIRE_and/core/src_managerv273660_Y , \src_manager-srcmng1___MUX_ternary/core/src_managerv283676__WIRE_and/core/src_managerv283663_Y , \src_manager-srcmng1___MUX_ternary/core/src_managerv293675__WIRE_and/core/src_managerv293666_Y , \src_manager-srcmng1___MUX_ternary/core/src_managerv303674__WIRE_and/core/src_managerv303669_Y , \src_manager-srcmng1___MUX_ternary/core/src_managerv313673__WIRE_and/core/src_managerv313672_Y , __MUX_procmux29065__WIRE_we, \__MUX_ternary/core/rs_ldstv587795__WIRE_and/core/rs_ldstv587794_Y , metaReset_rs_ldst_ent);
  (* src = "./core/rs_ldst.v:55.19-55.32" *)
  wire _00_;
  (* src = "./core/rs_ldst.v:56.21-56.28" *)
  wire _01_;
  (* src = "./core/rs_ldst.v:58.21-58.28" *)
  wire _02_;
  wire _03_;
  wire _04_;
  wire [31:0] _05_;
  wire [31:0] _06_;
  (* mux_wire = 32'd1 *)
  (* rs_ldst_ent = 32'd1 *)
  output __MUX_procmux29065__WIRE_we;
  wire __MUX_procmux29065__WIRE_we;
  (* mux_wire = 32'd1 *)
  (* rs_ldst_ent = 32'd1 *)
  output \__MUX_ternary/core/rs_ldstv567792__WIRE_and/core/rs_ldstv567791_Y ;
  wire \__MUX_ternary/core/rs_ldstv567792__WIRE_and/core/rs_ldstv567791_Y ;
  (* mux_wire = 32'd1 *)
  (* rs_ldst_ent = 32'd1 *)
  output \__MUX_ternary/core/rs_ldstv587795__WIRE_and/core/rs_ldstv587794_Y ;
  wire \__MUX_ternary/core/rs_ldstv587795__WIRE_and/core/rs_ldstv587794_Y ;
  (* src = "./core/rs_ldst.v:8.19-8.23" *)
  input busy;
  wire busy;
  (* src = "./core/rs_ldst.v:6.19-6.22" *)
  input clk;
  wire clk;
  (* src = "./core/rs_ldst.v:25.19-25.25" *)
  output dstval;
  reg dstval;
  (* src = "./core/rs_ldst.v:19.27-19.34" *)
  output [31:0] ex_src1;
  wire [31:0] ex_src1;
  (* src = "./core/rs_ldst.v:20.27-20.34" *)
  output [31:0] ex_src2;
  wire [31:0] ex_src2;
  (* src = "./core/rs_ldst.v:29.25-29.31" *)
  input [5:0] exdst1;
  wire [5:0] exdst1;
  (* src = "./core/rs_ldst.v:32.25-32.31" *)
  input [5:0] exdst2;
  wire [5:0] exdst2;
  (* src = "./core/rs_ldst.v:35.25-35.31" *)
  input [5:0] exdst3;
  wire [5:0] exdst3;
  (* src = "./core/rs_ldst.v:38.25-38.31" *)
  input [5:0] exdst4;
  wire [5:0] exdst4;
  (* src = "./core/rs_ldst.v:41.25-41.31" *)
  input [5:0] exdst5;
  wire [5:0] exdst5;
  (* src = "./core/rs_ldst.v:28.26-28.33" *)
  input [31:0] exrslt1;
  wire [31:0] exrslt1;
  (* src = "./core/rs_ldst.v:31.26-31.33" *)
  input [31:0] exrslt2;
  wire [31:0] exrslt2;
  (* src = "./core/rs_ldst.v:34.26-34.33" *)
  input [31:0] exrslt3;
  wire [31:0] exrslt3;
  (* src = "./core/rs_ldst.v:37.26-37.33" *)
  input [31:0] exrslt4;
  wire [31:0] exrslt4;
  (* src = "./core/rs_ldst.v:40.26-40.33" *)
  input [31:0] exrslt5;
  wire [31:0] exrslt5;
  (* src = "./core/rs_ldst.v:23.26-23.29" *)
  output [31:0] imm;
  reg [31:0] imm;
  (* src = "./core/rs_ldst.v:30.19-30.29" *)
  input kill_spec1;
  wire kill_spec1;
  (* src = "./core/rs_ldst.v:33.19-33.29" *)
  input kill_spec2;
  wire kill_spec2;
  (* src = "./core/rs_ldst.v:36.19-36.29" *)
  input kill_spec3;
  wire kill_spec3;
  (* src = "./core/rs_ldst.v:39.19-39.29" *)
  input kill_spec4;
  wire kill_spec4;
  (* src = "./core/rs_ldst.v:42.19-42.29" *)
  input kill_spec5;
  wire kill_spec5;
  (* meta_reset = 32'd1 *)
  input metaReset_rs_ldst_ent;
  wire metaReset_rs_ldst_ent;
  (* src = "./core/rs_ldst.v:50.20-50.28" *)
  wire [31:0] nextsrc1;
  (* src = "./core/rs_ldst.v:51.20-51.28" *)
  wire [31:0] nextsrc2;
  (* src = "./core/rs_ldst.v:52.13-52.23" *)
  wire nextvalid1;
  (* src = "./core/rs_ldst.v:53.13-53.23" *)
  wire nextvalid2;
  (* src = "./core/rs_ldst.v:22.26-22.28" *)
  output [31:0] pc;
  reg [31:0] pc;
  (* src = "./core/rs_ldst.v:21.20-21.25" *)
  output ready;
  wire ready;
  (* reset_wire = 32'd1 *)
  (* src = "./core/rs_ldst.v:7.19-7.24" *)
  input reset;
  wire reset;
  (* src = "./core/rs_ldst.v:24.25-24.31" *)
  output [5:0] rrftag;
  reg [5:0] rrftag;
  (* src = "./core/rs_ldst.v:26.23-26.30" *)
  output [4:0] spectag;
  reg [4:0] spectag;
  (* src = "./core/rs_ldst.v:45.20-45.24" *)
  reg [31:0] src1;
  (* src = "./core/rs_ldst.v:46.20-46.24" *)
  reg [31:0] src2;
  (* mux_wire = 32'd1 *)
  (* src_manager = 32'd1 *)
  output \src_manager-srcmng1___MUX_ternary/core/src_managerv263678__WIRE_opr_rdy ;
  wire \src_manager-srcmng1___MUX_ternary/core/src_managerv263678__WIRE_opr_rdy ;
  (* mux_wire = 32'd1 *)
  (* src_manager = 32'd1 *)
  output \src_manager-srcmng1___MUX_ternary/core/src_managerv273677__WIRE_and/core/src_managerv273660_Y ;
  wire \src_manager-srcmng1___MUX_ternary/core/src_managerv273677__WIRE_and/core/src_managerv273660_Y ;
  (* mux_wire = 32'd1 *)
  (* src_manager = 32'd1 *)
  output \src_manager-srcmng1___MUX_ternary/core/src_managerv283676__WIRE_and/core/src_managerv283663_Y ;
  wire \src_manager-srcmng1___MUX_ternary/core/src_managerv283676__WIRE_and/core/src_managerv283663_Y ;
  (* mux_wire = 32'd1 *)
  (* src_manager = 32'd1 *)
  output \src_manager-srcmng1___MUX_ternary/core/src_managerv293675__WIRE_and/core/src_managerv293666_Y ;
  wire \src_manager-srcmng1___MUX_ternary/core/src_managerv293675__WIRE_and/core/src_managerv293666_Y ;
  (* mux_wire = 32'd1 *)
  (* src_manager = 32'd1 *)
  output \src_manager-srcmng1___MUX_ternary/core/src_managerv303674__WIRE_and/core/src_managerv303669_Y ;
  wire \src_manager-srcmng1___MUX_ternary/core/src_managerv303674__WIRE_and/core/src_managerv303669_Y ;
  (* mux_wire = 32'd1 *)
  (* src_manager = 32'd1 *)
  output \src_manager-srcmng1___MUX_ternary/core/src_managerv313673__WIRE_and/core/src_managerv313672_Y ;
  wire \src_manager-srcmng1___MUX_ternary/core/src_managerv313673__WIRE_and/core/src_managerv313672_Y ;
  (* mux_wire = 32'd1 *)
  (* src_manager = 32'd1 *)
  output \src_manager-srcmng2___MUX_ternary/core/src_managerv263678__WIRE_opr_rdy ;
  wire \src_manager-srcmng2___MUX_ternary/core/src_managerv263678__WIRE_opr_rdy ;
  (* mux_wire = 32'd1 *)
  (* src_manager = 32'd1 *)
  output \src_manager-srcmng2___MUX_ternary/core/src_managerv273677__WIRE_and/core/src_managerv273660_Y ;
  wire \src_manager-srcmng2___MUX_ternary/core/src_managerv273677__WIRE_and/core/src_managerv273660_Y ;
  (* mux_wire = 32'd1 *)
  (* src_manager = 32'd1 *)
  output \src_manager-srcmng2___MUX_ternary/core/src_managerv283676__WIRE_and/core/src_managerv283663_Y ;
  wire \src_manager-srcmng2___MUX_ternary/core/src_managerv283676__WIRE_and/core/src_managerv283663_Y ;
  (* mux_wire = 32'd1 *)
  (* src_manager = 32'd1 *)
  output \src_manager-srcmng2___MUX_ternary/core/src_managerv293675__WIRE_and/core/src_managerv293666_Y ;
  wire \src_manager-srcmng2___MUX_ternary/core/src_managerv293675__WIRE_and/core/src_managerv293666_Y ;
  (* mux_wire = 32'd1 *)
  (* src_manager = 32'd1 *)
  output \src_manager-srcmng2___MUX_ternary/core/src_managerv303674__WIRE_and/core/src_managerv303669_Y ;
  wire \src_manager-srcmng2___MUX_ternary/core/src_managerv303674__WIRE_and/core/src_managerv303669_Y ;
  (* mux_wire = 32'd1 *)
  (* src_manager = 32'd1 *)
  output \src_manager-srcmng2___MUX_ternary/core/src_managerv313673__WIRE_and/core/src_managerv313672_Y ;
  wire \src_manager-srcmng2___MUX_ternary/core/src_managerv313673__WIRE_and/core/src_managerv313672_Y ;
  (* src = "./core/rs_ldst.v:47.13-47.19" *)
  reg valid1;
  (* src = "./core/rs_ldst.v:48.13-48.19" *)
  reg valid2;
  (* src = "./core/rs_ldst.v:16.19-16.26" *)
  input wdstval;
  wire wdstval;
  (* src = "./core/rs_ldst.v:18.19-18.21" *)
  input we;
  wire we;
  (* src = "./core/rs_ldst.v:14.26-14.30" *)
  input [31:0] wimm;
  wire [31:0] wimm;
  (* src = "./core/rs_ldst.v:9.26-9.29" *)
  input [31:0] wpc;
  wire [31:0] wpc;
  (* src = "./core/rs_ldst.v:15.25-15.32" *)
  input [5:0] wrrftag;
  wire [5:0] wrrftag;
  (* src = "./core/rs_ldst.v:17.25-17.33" *)
  input [4:0] wspectag;
  wire [4:0] wspectag;
  (* src = "./core/rs_ldst.v:10.26-10.31" *)
  input [31:0] wsrc1;
  wire [31:0] wsrc1;
  (* src = "./core/rs_ldst.v:11.26-11.31" *)
  input [31:0] wsrc2;
  wire [31:0] wsrc2;
  (* src = "./core/rs_ldst.v:12.19-12.26" *)
  input wvalid1;
  wire wvalid1;
  (* src = "./core/rs_ldst.v:13.19-13.26" *)
  input wvalid2;
  wire wvalid2;
  assign _00_ = busy & (* src = "./core/rs_ldst.v:55.19-55.32" *) valid1;
  assign ready = _00_ & (* src = "./core/rs_ldst.v:55.19-55.41" *) valid2;
  assign \__MUX_ternary/core/rs_ldstv567792__WIRE_and/core/rs_ldstv567791_Y  = _01_ & (* src = "./core/rs_ldst.v:56.21-56.41" *) nextvalid1;
  assign \__MUX_ternary/core/rs_ldstv587795__WIRE_and/core/rs_ldstv587794_Y  = _02_ & (* src = "./core/rs_ldst.v:58.21-58.41" *) nextvalid2;
  (* src = "./core/rs_ldst.v:61.4-90.7" *)
  always_ff @(posedge clk)
    if (reset) pc <= 32'd0;
    else if (we) pc <= wpc;
  (* src = "./core/rs_ldst.v:61.4-90.7" *)
  always_ff @(posedge clk)
    if (reset) rrftag <= 6'h00;
    else if (we) rrftag <= wrrftag;
  (* src = "./core/rs_ldst.v:61.4-90.7" *)
  always_ff @(posedge clk)
    if (reset) imm <= 32'd0;
    else if (we) imm <= wimm;
  (* src = "./core/rs_ldst.v:61.4-90.7" *)
  always_ff @(posedge clk)
    if (reset) dstval <= 1'h0;
    else if (we) dstval <= wdstval;
  (* src = "./core/rs_ldst.v:61.4-90.7" *)
  always_ff @(posedge clk)
    if (reset) spectag <= 5'h00;
    else if (we) spectag <= wspectag;
  (* src = "./core/rs_ldst.v:61.4-90.7" *)
  always_ff @(posedge clk)
    if (reset) src1 <= 32'd0;
    else src1 <= _06_;
  (* src = "./core/rs_ldst.v:61.4-90.7" *)
  always_ff @(posedge clk)
    if (reset) src2 <= 32'd0;
    else src2 <= _05_;
  (* src = "./core/rs_ldst.v:61.4-90.7" *)
  always_ff @(posedge clk)
    if (reset) valid1 <= 1'h0;
    else valid1 <= _04_;
  (* src = "./core/rs_ldst.v:61.4-90.7" *)
  always_ff @(posedge clk)
    if (reset) valid2 <= 1'h0;
    else valid2 <= _03_;
  assign _01_ = ~ (* src = "./core/rs_ldst.v:56.21-56.28" *) valid1;
  assign _02_ = ~ (* src = "./core/rs_ldst.v:58.21-58.28" *) valid2;
  assign _03_ = we ? (* full_case = 32'd1 *) (* src = "./core/rs_ldst.v:73.20-73.22|./core/rs_ldst.v:73.16-89.10" *) wvalid2 : nextvalid2;
  assign _04_ = we ? (* full_case = 32'd1 *) (* src = "./core/rs_ldst.v:73.20-73.22|./core/rs_ldst.v:73.16-89.10" *) wvalid1 : nextvalid1;
  assign _05_ = we ? (* full_case = 32'd1 *) (* src = "./core/rs_ldst.v:73.20-73.22|./core/rs_ldst.v:73.16-89.10" *) wsrc2 : nextsrc2;
  assign _06_ = we ? (* full_case = 32'd1 *) (* src = "./core/rs_ldst.v:73.20-73.22|./core/rs_ldst.v:73.16-89.10" *) wsrc1 : nextsrc1;
  assign ex_src1 = \__MUX_ternary/core/rs_ldstv567792__WIRE_and/core/rs_ldstv567791_Y  ? (* src = "./core/rs_ldst.v:56.21-57.22" *) nextsrc1 : src1;
  assign ex_src2 = \__MUX_ternary/core/rs_ldstv587795__WIRE_and/core/rs_ldstv587794_Y  ? (* src = "./core/rs_ldst.v:58.21-59.22" *) nextsrc2 : src2;
  (* module_not_derived = 32'd1 *)
  (* src = "./core/rs_ldst.v:92.16-112.11" *)
  src_manager srcmng1 (
    .\__MUX_ternary/core/src_managerv263678__WIRE_opr_rdy (\src_manager-srcmng1___MUX_ternary/core/src_managerv263678__WIRE_opr_rdy ),
    .\__MUX_ternary/core/src_managerv273677__WIRE_and/core/src_managerv273660_Y (\src_manager-srcmng1___MUX_ternary/core/src_managerv273677__WIRE_and/core/src_managerv273660_Y ),
    .\__MUX_ternary/core/src_managerv283676__WIRE_and/core/src_managerv283663_Y (\src_manager-srcmng1___MUX_ternary/core/src_managerv283676__WIRE_and/core/src_managerv283663_Y ),
    .\__MUX_ternary/core/src_managerv293675__WIRE_and/core/src_managerv293666_Y (\src_manager-srcmng1___MUX_ternary/core/src_managerv293675__WIRE_and/core/src_managerv293666_Y ),
    .\__MUX_ternary/core/src_managerv303674__WIRE_and/core/src_managerv303669_Y (\src_manager-srcmng1___MUX_ternary/core/src_managerv303674__WIRE_and/core/src_managerv303669_Y ),
    .\__MUX_ternary/core/src_managerv313673__WIRE_and/core/src_managerv313672_Y (\src_manager-srcmng1___MUX_ternary/core/src_managerv313673__WIRE_and/core/src_managerv313672_Y ),
    .exdst1(exdst1),
    .exdst2(exdst2),
    .exdst3(exdst3),
    .exdst4(exdst4),
    .exdst5(exdst5),
    .exrslt1(exrslt1),
    .exrslt2(exrslt2),
    .exrslt3(exrslt3),
    .exrslt4(exrslt4),
    .exrslt5(exrslt5),
    .kill_spec1(kill_spec1),
    .kill_spec2(kill_spec2),
    .kill_spec3(kill_spec3),
    .kill_spec4(kill_spec4),
    .kill_spec5(kill_spec5),
    .metaReset_src_manager(metaReset_rs_ldst_ent),
    .opr(src1),
    .opr_rdy(valid1),
    .resolved(nextvalid1),
    .src(nextsrc1)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./core/rs_ldst.v:114.16-134.11" *)
  src_manager srcmng2 (
    .\__MUX_ternary/core/src_managerv263678__WIRE_opr_rdy (\src_manager-srcmng2___MUX_ternary/core/src_managerv263678__WIRE_opr_rdy ),
    .\__MUX_ternary/core/src_managerv273677__WIRE_and/core/src_managerv273660_Y (\src_manager-srcmng2___MUX_ternary/core/src_managerv273677__WIRE_and/core/src_managerv273660_Y ),
    .\__MUX_ternary/core/src_managerv283676__WIRE_and/core/src_managerv283663_Y (\src_manager-srcmng2___MUX_ternary/core/src_managerv283676__WIRE_and/core/src_managerv283663_Y ),
    .\__MUX_ternary/core/src_managerv293675__WIRE_and/core/src_managerv293666_Y (\src_manager-srcmng2___MUX_ternary/core/src_managerv293675__WIRE_and/core/src_managerv293666_Y ),
    .\__MUX_ternary/core/src_managerv303674__WIRE_and/core/src_managerv303669_Y (\src_manager-srcmng2___MUX_ternary/core/src_managerv303674__WIRE_and/core/src_managerv303669_Y ),
    .\__MUX_ternary/core/src_managerv313673__WIRE_and/core/src_managerv313672_Y (\src_manager-srcmng2___MUX_ternary/core/src_managerv313673__WIRE_and/core/src_managerv313672_Y ),
    .exdst1(exdst1),
    .exdst2(exdst2),
    .exdst3(exdst3),
    .exdst4(exdst4),
    .exdst5(exdst5),
    .exrslt1(exrslt1),
    .exrslt2(exrslt2),
    .exrslt3(exrslt3),
    .exrslt4(exrslt4),
    .exrslt5(exrslt5),
    .kill_spec1(kill_spec1),
    .kill_spec2(kill_spec2),
    .kill_spec3(kill_spec3),
    .kill_spec4(kill_spec4),
    .kill_spec5(kill_spec5),
    .metaReset_src_manager(metaReset_rs_ldst_ent),
    .opr(src2),
    .opr_rdy(valid2),
    .resolved(nextvalid2),
    .src(nextsrc2)
  );
  assign __MUX_procmux29065__WIRE_we = we;
endmodule

(* hdlname = "\\rs_mul" *)
(* src = "./core/rs_mul.v:144.1-394.10" *)
module rs_mul(clk, reset, busyvec, prmiss, prsuccess, prtag, specfixtag, clearbusy, issueaddr, we1, we2, waddr1, waddr2, wsrc1_1, wsrc2_1, wvalid1_1, wvalid2_1, wrrftag_1, wdstval_1, wspectag_1, wspecbit_1
, wsrc1_signed_1, wsrc2_signed_1, wsel_lohi_1, wsrc1_2, wsrc2_2, wvalid1_2, wvalid2_2, wrrftag_2, wdstval_2, wspectag_2, wspecbit_2, wsrc1_signed_2, wsrc2_signed_2, wsel_lohi_2, ex_src1, ex_src2, ready, rrftag, dstval, spectag, specbit
, src1_signed, src2_signed, sel_lohi, exrslt1, exdst1, kill_spec1, exrslt2, exdst2, kill_spec2, exrslt3, exdst3, kill_spec3, exrslt4, exdst4, kill_spec4, exrslt5, exdst5, kill_spec5, \rs_mul_ent-ent1___MUX_procmux28921__WIRE_we , \rs_mul_ent-ent1___MUX_ternary/core/rs_mulv597815__WIRE_and/core/rs_mulv597814_Y , \rs_mul_ent-ent1___MUX_ternary/core/rs_mulv617818__WIRE_and/core/rs_mulv617817_Y 
, \rs_mul_ent-ent1_src_manager-srcmng1___MUX_ternary/core/src_managerv313673__WIRE_and/core/src_managerv313672_Y , \rs_mul_ent-ent1_src_manager-srcmng1___MUX_ternary/core/src_managerv303674__WIRE_and/core/src_managerv303669_Y , \rs_mul_ent-ent1_src_manager-srcmng1___MUX_ternary/core/src_managerv293675__WIRE_and/core/src_managerv293666_Y , \rs_mul_ent-ent1_src_manager-srcmng1___MUX_ternary/core/src_managerv283676__WIRE_and/core/src_managerv283663_Y , \rs_mul_ent-ent1_src_manager-srcmng1___MUX_ternary/core/src_managerv273677__WIRE_and/core/src_managerv273660_Y , \rs_mul_ent-ent1_src_manager-srcmng1___MUX_ternary/core/src_managerv263678__WIRE_opr_rdy , \rs_mul_ent-ent1_src_manager-srcmng2___MUX_ternary/core/src_managerv313673__WIRE_and/core/src_managerv313672_Y , \rs_mul_ent-ent1_src_manager-srcmng2___MUX_ternary/core/src_managerv303674__WIRE_and/core/src_managerv303669_Y , \rs_mul_ent-ent1_src_manager-srcmng2___MUX_ternary/core/src_managerv293675__WIRE_and/core/src_managerv293666_Y , \rs_mul_ent-ent1_src_manager-srcmng2___MUX_ternary/core/src_managerv283676__WIRE_and/core/src_managerv283663_Y , \rs_mul_ent-ent1_src_manager-srcmng2___MUX_ternary/core/src_managerv273677__WIRE_and/core/src_managerv273660_Y , \rs_mul_ent-ent1_src_manager-srcmng2___MUX_ternary/core/src_managerv263678__WIRE_opr_rdy , \rs_mul_ent-ent0___MUX_procmux28921__WIRE_we , \rs_mul_ent-ent0___MUX_ternary/core/rs_mulv597815__WIRE_and/core/rs_mulv597814_Y , \rs_mul_ent-ent0___MUX_ternary/core/rs_mulv617818__WIRE_and/core/rs_mulv617817_Y , \rs_mul_ent-ent0_src_manager-srcmng1___MUX_ternary/core/src_managerv313673__WIRE_and/core/src_managerv313672_Y , \rs_mul_ent-ent0_src_manager-srcmng1___MUX_ternary/core/src_managerv303674__WIRE_and/core/src_managerv303669_Y , \rs_mul_ent-ent0_src_manager-srcmng1___MUX_ternary/core/src_managerv293675__WIRE_and/core/src_managerv293666_Y , \rs_mul_ent-ent0_src_manager-srcmng1___MUX_ternary/core/src_managerv283676__WIRE_and/core/src_managerv283663_Y , \rs_mul_ent-ent0_src_manager-srcmng1___MUX_ternary/core/src_managerv273677__WIRE_and/core/src_managerv273660_Y , \rs_mul_ent-ent0_src_manager-srcmng1___MUX_ternary/core/src_managerv263678__WIRE_opr_rdy 
, \rs_mul_ent-ent0_src_manager-srcmng2___MUX_ternary/core/src_managerv313673__WIRE_and/core/src_managerv313672_Y , \rs_mul_ent-ent0_src_manager-srcmng2___MUX_ternary/core/src_managerv303674__WIRE_and/core/src_managerv303669_Y , \rs_mul_ent-ent0_src_manager-srcmng2___MUX_ternary/core/src_managerv293675__WIRE_and/core/src_managerv293666_Y , \rs_mul_ent-ent0_src_manager-srcmng2___MUX_ternary/core/src_managerv283676__WIRE_and/core/src_managerv283663_Y , \rs_mul_ent-ent0_src_manager-srcmng2___MUX_ternary/core/src_managerv273677__WIRE_and/core/src_managerv273660_Y , \rs_mul_ent-ent0_src_manager-srcmng2___MUX_ternary/core/src_managerv263678__WIRE_opr_rdy , \__MUX_ternary/core/rs_mulv3791913__WIRE_issueaddr , \__MUX_ternary/core/rs_mulv3421879__WIRE_logic_and/core/rs_mulv3421878_Y , \__MUX_ternary/core/rs_mulv3011844__WIRE_logic_and/core/rs_mulv3011843_Y , \__MUX_ternary/core/rs_mulv2471671__WIRE_eq/core/rs_mulv2471670_Y , \__MUX_ternary/core/rs_mulv2461673__WIRE_eq/core/rs_mulv2461672_Y , \__MUX_ternary/core/rs_mulv2431666__WIRE_eq/core/rs_mulv2431665_Y , \__MUX_ternary/core/rs_mulv2421669__WIRE_eq/core/rs_mulv2421668_Y , __MUX_procmux26207__WIRE_we1, __MUX_procmux26165__WIRE_prmiss, __MUX_procmux26162__WIRE_prsuccess, __MUX_procmux26111__WIRE_we2, __MUX_procmux26063__WIRE_clearbusy, metaReset_rs_mul);
  (* src = "./core/rs_mul.v:260.4-295.7" *)
  wire [1:0] _000_;
  (* src = "./core/rs_mul.v:260.4-295.7" *)
  wire [1:0] _001_;
  (* src = "./core/rs_mul.v:260.4-295.7" *)
  wire [1:0] _002_;
  (* src = "./core/rs_mul.v:260.4-295.7" *)
  wire [1:0] _003_;
  (* src = "./core/rs_mul.v:260.4-295.7" *)
  wire [1:0] _004_;
  (* src = "./core/rs_mul.v:260.4-295.7" *)
  wire [1:0] _005_;
  (* src = "./core/rs_mul.v:260.4-295.7" *)
  wire [1:0] _006_;
  (* src = "./core/rs_mul.v:260.4-295.7" *)
  wire [1:0] _007_;
  (* src = "./core/rs_mul.v:260.4-295.7" *)
  wire [1:0] _008_;
  (* src = "./core/rs_mul.v:0.0-0.0" *)
  wire [1:0] _009_;
  (* src = "./core/rs_mul.v:0.0-0.0" *)
  wire [1:0] _010_;
  (* src = "./core/rs_mul.v:0.0-0.0" *)
  wire [1:0] _011_;
  (* src = "./core/rs_mul.v:0.0-0.0" *)
  wire [1:0] _012_;
  (* src = "./core/rs_mul.v:0.0-0.0" *)
  wire [1:0] _013_;
  (* src = "./core/rs_mul.v:0.0-0.0" *)
  wire [1:0] _014_;
  (* src = "./core/rs_mul.v:242.9-242.31" *)
  wire [31:0] _015_;
  (* src = "./core/rs_mul.v:243.9-243.31" *)
  wire [31:0] _016_;
  (* src = "./core/rs_mul.v:266.17-266.37" *)
  wire [1:0] _017_;
  wire _018_;
  wire _019_;
  (* src = "./core/rs_mul.v:301.22-301.33" *)
  wire _020_;
  (* src = "./core/rs_mul.v:311.45-311.56" *)
  wire _021_;
  (* src = "./core/rs_mul.v:311.37-311.57" *)
  wire _022_;
  (* src = "./core/rs_mul.v:352.37-352.57" *)
  wire _023_;
  (* src = "./core/rs_mul.v:311.10-311.58" *)
  wire _024_;
  (* src = "./core/rs_mul.v:352.10-352.58" *)
  wire _025_;
  (* src = "./core/rs_mul.v:0.0-0.0" *)
  wire [31:0] _026_;
  (* src = "./core/rs_mul.v:0.0-0.0" *)
  wire [31:0] _027_;
  (* src = "./core/rs_mul.v:0.0-0.0" *)
  wire [31:0] _028_;
  (* src = "./core/rs_mul.v:0.0-0.0" *)
  wire [1:0] _029_;
  (* src = "./core/rs_mul.v:0.0-0.0" *)
  wire [1:0] _030_;
  (* src = "./core/rs_mul.v:0.0-0.0" *)
  wire [1:0] _031_;
  (* src = "./core/rs_mul.v:0.0-0.0" *)
  wire [1:0] _032_;
  (* src = "./core/rs_mul.v:0.0-0.0" *)
  wire [1:0] _033_;
  (* src = "./core/rs_mul.v:0.0-0.0" *)
  wire [1:0] _034_;
  (* src = "./core/rs_mul.v:0.0-0.0" *)
  wire [1:0] _035_;
  (* src = "./core/rs_mul.v:0.0-0.0" *)
  wire [1:0] _036_;
  (* src = "./core/rs_mul.v:0.0-0.0" *)
  wire [1:0] _037_;
  wire [1:0] _038_;
  wire [1:0] _039_;
  wire [1:0] _040_;
  wire [1:0] _041_;
  wire [1:0] _042_;
  wire [1:0] _043_;
  wire [1:0] _044_;
  wire [1:0] _045_;
  wire [1:0] _046_;
  (* src = "./core/rs_mul.v:0.0-0.0" *)
  wire [1:0] _047_;
  (* src = "./core/rs_mul.v:0.0-0.0" *)
  wire [1:0] _048_;
  (* src = "./core/rs_mul.v:0.0-0.0" *)
  wire [1:0] _049_;
  (* src = "./core/rs_mul.v:0.0-0.0" *)
  wire [1:0] _050_;
  (* src = "./core/rs_mul.v:0.0-0.0" *)
  wire [1:0] _051_;
  (* src = "./core/rs_mul.v:0.0-0.0" *)
  wire [1:0] _052_;
  (* src = "./core/rs_mul.v:0.0-0.0" *)
  wire _053_;
  (* src = "./core/rs_mul.v:0.0-0.0" *)
  wire _054_;
  (* src = "./core/rs_mul.v:301.13-301.55" *)
  wire [31:0] _055_;
  (* src = "./core/rs_mul.v:302.13-302.55" *)
  wire [31:0] _056_;
  (* src = "./core/rs_mul.v:303.15-303.61" *)
  wire _057_;
  (* src = "./core/rs_mul.v:304.15-304.61" *)
  wire _058_;
  (* src = "./core/rs_mul.v:305.15-305.61" *)
  wire [5:0] _059_;
  (* src = "./core/rs_mul.v:306.15-306.61" *)
  wire _060_;
  (* src = "./core/rs_mul.v:307.16-307.64" *)
  wire [4:0] _061_;
  (* src = "./core/rs_mul.v:308.20-308.76" *)
  wire _062_;
  (* src = "./core/rs_mul.v:309.20-309.76" *)
  wire _063_;
  (* src = "./core/rs_mul.v:310.17-310.67" *)
  wire _064_;
  (* src = "./core/rs_mul.v:342.13-342.55" *)
  wire [31:0] _065_;
  (* src = "./core/rs_mul.v:343.13-343.55" *)
  wire [31:0] _066_;
  (* src = "./core/rs_mul.v:344.15-344.61" *)
  wire _067_;
  (* src = "./core/rs_mul.v:345.15-345.61" *)
  wire _068_;
  (* src = "./core/rs_mul.v:346.15-346.61" *)
  wire [5:0] _069_;
  (* src = "./core/rs_mul.v:347.15-347.61" *)
  wire _070_;
  (* src = "./core/rs_mul.v:348.16-348.64" *)
  wire [4:0] _071_;
  (* src = "./core/rs_mul.v:349.20-349.76" *)
  wire _072_;
  (* src = "./core/rs_mul.v:350.20-350.76" *)
  wire _073_;
  (* src = "./core/rs_mul.v:351.17-351.67" *)
  wire _074_;
  (* mux_wire = 32'd1 *)
  (* rs_mul = 32'd1 *)
  output __MUX_procmux26063__WIRE_clearbusy;
  wire __MUX_procmux26063__WIRE_clearbusy;
  (* mux_wire = 32'd1 *)
  (* rs_mul = 32'd1 *)
  output __MUX_procmux26111__WIRE_we2;
  wire __MUX_procmux26111__WIRE_we2;
  (* mux_wire = 32'd1 *)
  (* rs_mul = 32'd1 *)
  output __MUX_procmux26162__WIRE_prsuccess;
  wire __MUX_procmux26162__WIRE_prsuccess;
  (* mux_wire = 32'd1 *)
  (* rs_mul = 32'd1 *)
  output __MUX_procmux26165__WIRE_prmiss;
  wire __MUX_procmux26165__WIRE_prmiss;
  (* mux_wire = 32'd1 *)
  (* rs_mul = 32'd1 *)
  output __MUX_procmux26207__WIRE_we1;
  wire __MUX_procmux26207__WIRE_we1;
  (* mux_wire = 32'd1 *)
  (* rs_mul = 32'd1 *)
  output \__MUX_ternary/core/rs_mulv2421669__WIRE_eq/core/rs_mulv2421668_Y ;
  wire \__MUX_ternary/core/rs_mulv2421669__WIRE_eq/core/rs_mulv2421668_Y ;
  (* mux_wire = 32'd1 *)
  (* rs_mul = 32'd1 *)
  output \__MUX_ternary/core/rs_mulv2431666__WIRE_eq/core/rs_mulv2431665_Y ;
  wire \__MUX_ternary/core/rs_mulv2431666__WIRE_eq/core/rs_mulv2431665_Y ;
  (* mux_wire = 32'd1 *)
  (* rs_mul = 32'd1 *)
  output \__MUX_ternary/core/rs_mulv2461673__WIRE_eq/core/rs_mulv2461672_Y ;
  wire \__MUX_ternary/core/rs_mulv2461673__WIRE_eq/core/rs_mulv2461672_Y ;
  (* mux_wire = 32'd1 *)
  (* rs_mul = 32'd1 *)
  output \__MUX_ternary/core/rs_mulv2471671__WIRE_eq/core/rs_mulv2471670_Y ;
  wire \__MUX_ternary/core/rs_mulv2471671__WIRE_eq/core/rs_mulv2471670_Y ;
  (* mux_wire = 32'd1 *)
  (* rs_mul = 32'd1 *)
  output \__MUX_ternary/core/rs_mulv3011844__WIRE_logic_and/core/rs_mulv3011843_Y ;
  wire \__MUX_ternary/core/rs_mulv3011844__WIRE_logic_and/core/rs_mulv3011843_Y ;
  (* mux_wire = 32'd1 *)
  (* rs_mul = 32'd1 *)
  output \__MUX_ternary/core/rs_mulv3421879__WIRE_logic_and/core/rs_mulv3421878_Y ;
  wire \__MUX_ternary/core/rs_mulv3421879__WIRE_logic_and/core/rs_mulv3421878_Y ;
  (* mux_wire = 32'd1 *)
  (* rs_mul = 32'd1 *)
  output \__MUX_ternary/core/rs_mulv3791913__WIRE_issueaddr ;
  wire \__MUX_ternary/core/rs_mulv3791913__WIRE_issueaddr ;
  (* src = "./core/rs_mul.v:149.24-149.31" *)
  output [1:0] busyvec;
  reg [1:0] busyvec;
  (* src = "./core/rs_mul.v:155.20-155.29" *)
  input clearbusy;
  wire clearbusy;
  (* src = "./core/rs_mul.v:147.20-147.23" *)
  input clk;
  wire clk;
  (* src = "./core/rs_mul.v:192.21-192.27" *)
  output dstval;
  wire dstval;
  (* src = "./core/rs_mul.v:222.18-222.26" *)
  wire dstval_0;
  (* src = "./core/rs_mul.v:233.18-233.26" *)
  wire dstval_1;
  (* src = "./core/rs_mul.v:188.28-188.35" *)
  output [31:0] ex_src1;
  wire [31:0] ex_src1;
  (* src = "./core/rs_mul.v:218.25-218.34" *)
  wire [31:0] ex_src1_0;
  (* src = "./core/rs_mul.v:229.25-229.34" *)
  wire [31:0] ex_src1_1;
  (* src = "./core/rs_mul.v:189.28-189.35" *)
  output [31:0] ex_src2;
  wire [31:0] ex_src2;
  (* src = "./core/rs_mul.v:219.25-219.34" *)
  wire [31:0] ex_src2_0;
  (* src = "./core/rs_mul.v:230.25-230.34" *)
  wire [31:0] ex_src2_1;
  (* src = "./core/rs_mul.v:201.26-201.32" *)
  input [5:0] exdst1;
  wire [5:0] exdst1;
  (* src = "./core/rs_mul.v:204.26-204.32" *)
  input [5:0] exdst2;
  wire [5:0] exdst2;
  (* src = "./core/rs_mul.v:207.26-207.32" *)
  input [5:0] exdst3;
  wire [5:0] exdst3;
  (* src = "./core/rs_mul.v:210.26-210.32" *)
  input [5:0] exdst4;
  wire [5:0] exdst4;
  (* src = "./core/rs_mul.v:213.26-213.32" *)
  input [5:0] exdst5;
  wire [5:0] exdst5;
  (* src = "./core/rs_mul.v:200.27-200.34" *)
  input [31:0] exrslt1;
  wire [31:0] exrslt1;
  (* src = "./core/rs_mul.v:203.27-203.34" *)
  input [31:0] exrslt2;
  wire [31:0] exrslt2;
  (* src = "./core/rs_mul.v:206.27-206.34" *)
  input [31:0] exrslt3;
  wire [31:0] exrslt3;
  (* src = "./core/rs_mul.v:209.27-209.34" *)
  input [31:0] exrslt4;
  wire [31:0] exrslt4;
  (* src = "./core/rs_mul.v:212.27-212.34" *)
  input [31:0] exrslt5;
  wire [31:0] exrslt5;
  (* src = "./core/rs_mul.v:241.20-241.30" *)
  wire [1:0] inv_vector;
  (* src = "./core/rs_mul.v:245.20-245.35" *)
  wire [1:0] inv_vector_spec;
  (* src = "./core/rs_mul.v:156.26-156.35" *)
  input issueaddr;
  wire issueaddr;
  (* src = "./core/rs_mul.v:202.20-202.30" *)
  input kill_spec1;
  wire kill_spec1;
  (* src = "./core/rs_mul.v:205.20-205.30" *)
  input kill_spec2;
  wire kill_spec2;
  (* src = "./core/rs_mul.v:208.20-208.30" *)
  input kill_spec3;
  wire kill_spec3;
  (* src = "./core/rs_mul.v:211.20-211.30" *)
  input kill_spec4;
  wire kill_spec4;
  (* src = "./core/rs_mul.v:214.20-214.30" *)
  input kill_spec5;
  wire kill_spec5;
  (* meta_reset = 32'd1 *)
  input metaReset_rs_mul;
  wire metaReset_rs_mul;
  (* src = "./core/rs_mul.v:150.20-150.26" *)
  input prmiss;
  wire prmiss;
  (* src = "./core/rs_mul.v:151.20-151.29" *)
  input prsuccess;
  wire prsuccess;
  (* src = "./core/rs_mul.v:152.26-152.31" *)
  input [4:0] prtag;
  wire [4:0] prtag;
  (* src = "./core/rs_mul.v:190.24-190.29" *)
  output [1:0] ready;
  wire [1:0] ready;
  (* src = "./core/rs_mul.v:220.18-220.25" *)
  wire ready_0;
  (* src = "./core/rs_mul.v:231.18-231.25" *)
  wire ready_1;
  (* reset_wire = 32'd1 *)
  (* src = "./core/rs_mul.v:148.20-148.25" *)
  input reset;
  wire reset;
  (* src = "./core/rs_mul.v:191.27-191.33" *)
  output [5:0] rrftag;
  wire [5:0] rrftag;
  (* src = "./core/rs_mul.v:221.25-221.33" *)
  wire [5:0] rrftag_0;
  (* src = "./core/rs_mul.v:232.25-232.33" *)
  wire [5:0] rrftag_1;
  (* mux_wire = 32'd1 *)
  (* rs_mul_ent = 32'd1 *)
  output \rs_mul_ent-ent0___MUX_procmux28921__WIRE_we ;
  wire \rs_mul_ent-ent0___MUX_procmux28921__WIRE_we ;
  (* mux_wire = 32'd1 *)
  (* rs_mul_ent = 32'd1 *)
  output \rs_mul_ent-ent0___MUX_ternary/core/rs_mulv597815__WIRE_and/core/rs_mulv597814_Y ;
  wire \rs_mul_ent-ent0___MUX_ternary/core/rs_mulv597815__WIRE_and/core/rs_mulv597814_Y ;
  (* mux_wire = 32'd1 *)
  (* rs_mul_ent = 32'd1 *)
  output \rs_mul_ent-ent0___MUX_ternary/core/rs_mulv617818__WIRE_and/core/rs_mulv617817_Y ;
  wire \rs_mul_ent-ent0___MUX_ternary/core/rs_mulv617818__WIRE_and/core/rs_mulv617817_Y ;
  (* mux_wire = 32'd1 *)
  (* src_manager = 32'd1 *)
  output \rs_mul_ent-ent0_src_manager-srcmng1___MUX_ternary/core/src_managerv263678__WIRE_opr_rdy ;
  wire \rs_mul_ent-ent0_src_manager-srcmng1___MUX_ternary/core/src_managerv263678__WIRE_opr_rdy ;
  (* mux_wire = 32'd1 *)
  (* src_manager = 32'd1 *)
  output \rs_mul_ent-ent0_src_manager-srcmng1___MUX_ternary/core/src_managerv273677__WIRE_and/core/src_managerv273660_Y ;
  wire \rs_mul_ent-ent0_src_manager-srcmng1___MUX_ternary/core/src_managerv273677__WIRE_and/core/src_managerv273660_Y ;
  (* mux_wire = 32'd1 *)
  (* src_manager = 32'd1 *)
  output \rs_mul_ent-ent0_src_manager-srcmng1___MUX_ternary/core/src_managerv283676__WIRE_and/core/src_managerv283663_Y ;
  wire \rs_mul_ent-ent0_src_manager-srcmng1___MUX_ternary/core/src_managerv283676__WIRE_and/core/src_managerv283663_Y ;
  (* mux_wire = 32'd1 *)
  (* src_manager = 32'd1 *)
  output \rs_mul_ent-ent0_src_manager-srcmng1___MUX_ternary/core/src_managerv293675__WIRE_and/core/src_managerv293666_Y ;
  wire \rs_mul_ent-ent0_src_manager-srcmng1___MUX_ternary/core/src_managerv293675__WIRE_and/core/src_managerv293666_Y ;
  (* mux_wire = 32'd1 *)
  (* src_manager = 32'd1 *)
  output \rs_mul_ent-ent0_src_manager-srcmng1___MUX_ternary/core/src_managerv303674__WIRE_and/core/src_managerv303669_Y ;
  wire \rs_mul_ent-ent0_src_manager-srcmng1___MUX_ternary/core/src_managerv303674__WIRE_and/core/src_managerv303669_Y ;
  (* mux_wire = 32'd1 *)
  (* src_manager = 32'd1 *)
  output \rs_mul_ent-ent0_src_manager-srcmng1___MUX_ternary/core/src_managerv313673__WIRE_and/core/src_managerv313672_Y ;
  wire \rs_mul_ent-ent0_src_manager-srcmng1___MUX_ternary/core/src_managerv313673__WIRE_and/core/src_managerv313672_Y ;
  (* mux_wire = 32'd1 *)
  (* src_manager = 32'd1 *)
  output \rs_mul_ent-ent0_src_manager-srcmng2___MUX_ternary/core/src_managerv263678__WIRE_opr_rdy ;
  wire \rs_mul_ent-ent0_src_manager-srcmng2___MUX_ternary/core/src_managerv263678__WIRE_opr_rdy ;
  (* mux_wire = 32'd1 *)
  (* src_manager = 32'd1 *)
  output \rs_mul_ent-ent0_src_manager-srcmng2___MUX_ternary/core/src_managerv273677__WIRE_and/core/src_managerv273660_Y ;
  wire \rs_mul_ent-ent0_src_manager-srcmng2___MUX_ternary/core/src_managerv273677__WIRE_and/core/src_managerv273660_Y ;
  (* mux_wire = 32'd1 *)
  (* src_manager = 32'd1 *)
  output \rs_mul_ent-ent0_src_manager-srcmng2___MUX_ternary/core/src_managerv283676__WIRE_and/core/src_managerv283663_Y ;
  wire \rs_mul_ent-ent0_src_manager-srcmng2___MUX_ternary/core/src_managerv283676__WIRE_and/core/src_managerv283663_Y ;
  (* mux_wire = 32'd1 *)
  (* src_manager = 32'd1 *)
  output \rs_mul_ent-ent0_src_manager-srcmng2___MUX_ternary/core/src_managerv293675__WIRE_and/core/src_managerv293666_Y ;
  wire \rs_mul_ent-ent0_src_manager-srcmng2___MUX_ternary/core/src_managerv293675__WIRE_and/core/src_managerv293666_Y ;
  (* mux_wire = 32'd1 *)
  (* src_manager = 32'd1 *)
  output \rs_mul_ent-ent0_src_manager-srcmng2___MUX_ternary/core/src_managerv303674__WIRE_and/core/src_managerv303669_Y ;
  wire \rs_mul_ent-ent0_src_manager-srcmng2___MUX_ternary/core/src_managerv303674__WIRE_and/core/src_managerv303669_Y ;
  (* mux_wire = 32'd1 *)
  (* src_manager = 32'd1 *)
  output \rs_mul_ent-ent0_src_manager-srcmng2___MUX_ternary/core/src_managerv313673__WIRE_and/core/src_managerv313672_Y ;
  wire \rs_mul_ent-ent0_src_manager-srcmng2___MUX_ternary/core/src_managerv313673__WIRE_and/core/src_managerv313672_Y ;
  (* mux_wire = 32'd1 *)
  (* rs_mul_ent = 32'd1 *)
  output \rs_mul_ent-ent1___MUX_procmux28921__WIRE_we ;
  wire \rs_mul_ent-ent1___MUX_procmux28921__WIRE_we ;
  (* mux_wire = 32'd1 *)
  (* rs_mul_ent = 32'd1 *)
  output \rs_mul_ent-ent1___MUX_ternary/core/rs_mulv597815__WIRE_and/core/rs_mulv597814_Y ;
  wire \rs_mul_ent-ent1___MUX_ternary/core/rs_mulv597815__WIRE_and/core/rs_mulv597814_Y ;
  (* mux_wire = 32'd1 *)
  (* rs_mul_ent = 32'd1 *)
  output \rs_mul_ent-ent1___MUX_ternary/core/rs_mulv617818__WIRE_and/core/rs_mulv617817_Y ;
  wire \rs_mul_ent-ent1___MUX_ternary/core/rs_mulv617818__WIRE_and/core/rs_mulv617817_Y ;
  (* mux_wire = 32'd1 *)
  (* src_manager = 32'd1 *)
  output \rs_mul_ent-ent1_src_manager-srcmng1___MUX_ternary/core/src_managerv263678__WIRE_opr_rdy ;
  wire \rs_mul_ent-ent1_src_manager-srcmng1___MUX_ternary/core/src_managerv263678__WIRE_opr_rdy ;
  (* mux_wire = 32'd1 *)
  (* src_manager = 32'd1 *)
  output \rs_mul_ent-ent1_src_manager-srcmng1___MUX_ternary/core/src_managerv273677__WIRE_and/core/src_managerv273660_Y ;
  wire \rs_mul_ent-ent1_src_manager-srcmng1___MUX_ternary/core/src_managerv273677__WIRE_and/core/src_managerv273660_Y ;
  (* mux_wire = 32'd1 *)
  (* src_manager = 32'd1 *)
  output \rs_mul_ent-ent1_src_manager-srcmng1___MUX_ternary/core/src_managerv283676__WIRE_and/core/src_managerv283663_Y ;
  wire \rs_mul_ent-ent1_src_manager-srcmng1___MUX_ternary/core/src_managerv283676__WIRE_and/core/src_managerv283663_Y ;
  (* mux_wire = 32'd1 *)
  (* src_manager = 32'd1 *)
  output \rs_mul_ent-ent1_src_manager-srcmng1___MUX_ternary/core/src_managerv293675__WIRE_and/core/src_managerv293666_Y ;
  wire \rs_mul_ent-ent1_src_manager-srcmng1___MUX_ternary/core/src_managerv293675__WIRE_and/core/src_managerv293666_Y ;
  (* mux_wire = 32'd1 *)
  (* src_manager = 32'd1 *)
  output \rs_mul_ent-ent1_src_manager-srcmng1___MUX_ternary/core/src_managerv303674__WIRE_and/core/src_managerv303669_Y ;
  wire \rs_mul_ent-ent1_src_manager-srcmng1___MUX_ternary/core/src_managerv303674__WIRE_and/core/src_managerv303669_Y ;
  (* mux_wire = 32'd1 *)
  (* src_manager = 32'd1 *)
  output \rs_mul_ent-ent1_src_manager-srcmng1___MUX_ternary/core/src_managerv313673__WIRE_and/core/src_managerv313672_Y ;
  wire \rs_mul_ent-ent1_src_manager-srcmng1___MUX_ternary/core/src_managerv313673__WIRE_and/core/src_managerv313672_Y ;
  (* mux_wire = 32'd1 *)
  (* src_manager = 32'd1 *)
  output \rs_mul_ent-ent1_src_manager-srcmng2___MUX_ternary/core/src_managerv263678__WIRE_opr_rdy ;
  wire \rs_mul_ent-ent1_src_manager-srcmng2___MUX_ternary/core/src_managerv263678__WIRE_opr_rdy ;
  (* mux_wire = 32'd1 *)
  (* src_manager = 32'd1 *)
  output \rs_mul_ent-ent1_src_manager-srcmng2___MUX_ternary/core/src_managerv273677__WIRE_and/core/src_managerv273660_Y ;
  wire \rs_mul_ent-ent1_src_manager-srcmng2___MUX_ternary/core/src_managerv273677__WIRE_and/core/src_managerv273660_Y ;
  (* mux_wire = 32'd1 *)
  (* src_manager = 32'd1 *)
  output \rs_mul_ent-ent1_src_manager-srcmng2___MUX_ternary/core/src_managerv283676__WIRE_and/core/src_managerv283663_Y ;
  wire \rs_mul_ent-ent1_src_manager-srcmng2___MUX_ternary/core/src_managerv283676__WIRE_and/core/src_managerv283663_Y ;
  (* mux_wire = 32'd1 *)
  (* src_manager = 32'd1 *)
  output \rs_mul_ent-ent1_src_manager-srcmng2___MUX_ternary/core/src_managerv293675__WIRE_and/core/src_managerv293666_Y ;
  wire \rs_mul_ent-ent1_src_manager-srcmng2___MUX_ternary/core/src_managerv293675__WIRE_and/core/src_managerv293666_Y ;
  (* mux_wire = 32'd1 *)
  (* src_manager = 32'd1 *)
  output \rs_mul_ent-ent1_src_manager-srcmng2___MUX_ternary/core/src_managerv303674__WIRE_and/core/src_managerv303669_Y ;
  wire \rs_mul_ent-ent1_src_manager-srcmng2___MUX_ternary/core/src_managerv303674__WIRE_and/core/src_managerv303669_Y ;
  (* mux_wire = 32'd1 *)
  (* src_manager = 32'd1 *)
  output \rs_mul_ent-ent1_src_manager-srcmng2___MUX_ternary/core/src_managerv313673__WIRE_and/core/src_managerv313672_Y ;
  wire \rs_mul_ent-ent1_src_manager-srcmng2___MUX_ternary/core/src_managerv313673__WIRE_and/core/src_managerv313672_Y ;
  (* src = "./core/rs_mul.v:197.21-197.29" *)
  output sel_lohi;
  wire sel_lohi;
  (* src = "./core/rs_mul.v:226.18-226.28" *)
  wire sel_lohi_0;
  (* src = "./core/rs_mul.v:237.18-237.28" *)
  wire sel_lohi_1;
  (* src = "./core/rs_mul.v:194.21-194.28" *)
  output specbit;
  wire specbit;
  (* src = "./core/rs_mul.v:239.19-239.29" *)
  reg [1:0] specbitvec;
  (* src = "./core/rs_mul.v:249.20-249.35" *)
  wire [1:0] specbitvec_next;
  (* src = "./core/rs_mul.v:153.26-153.36" *)
  input [4:0] specfixtag;
  wire [4:0] specfixtag;
  (* src = "./core/rs_mul.v:193.24-193.31" *)
  output [4:0] spectag;
  wire [4:0] spectag;
  (* src = "./core/rs_mul.v:223.24-223.33" *)
  wire [4:0] spectag_0;
  (* src = "./core/rs_mul.v:234.24-234.33" *)
  wire [4:0] spectag_1;
  (* src = "./core/rs_mul.v:195.21-195.32" *)
  output src1_signed;
  wire src1_signed;
  (* src = "./core/rs_mul.v:224.18-224.31" *)
  wire src1_signed_0;
  (* src = "./core/rs_mul.v:235.18-235.31" *)
  wire src1_signed_1;
  (* src = "./core/rs_mul.v:196.21-196.32" *)
  output src2_signed;
  wire src2_signed;
  (* src = "./core/rs_mul.v:225.18-225.31" *)
  wire src2_signed_0;
  (* src = "./core/rs_mul.v:236.18-236.31" *)
  wire src2_signed_1;
  (* src = "./core/rs_mul.v:159.26-159.32" *)
  input waddr1;
  wire waddr1;
  (* src = "./core/rs_mul.v:160.26-160.32" *)
  input waddr2;
  wire waddr2;
  (* src = "./core/rs_mul.v:167.20-167.29" *)
  input wdstval_1;
  wire wdstval_1;
  (* src = "./core/rs_mul.v:180.20-180.29" *)
  input wdstval_2;
  wire wdstval_2;
  (* src = "./core/rs_mul.v:157.20-157.23" *)
  input we1;
  wire we1;
  (* src = "./core/rs_mul.v:158.20-158.23" *)
  input we2;
  wire we2;
  (* src = "./core/rs_mul.v:166.26-166.35" *)
  input [5:0] wrrftag_1;
  wire [5:0] wrrftag_1;
  (* src = "./core/rs_mul.v:179.26-179.35" *)
  input [5:0] wrrftag_2;
  wire [5:0] wrrftag_2;
  (* src = "./core/rs_mul.v:172.20-172.31" *)
  input wsel_lohi_1;
  wire wsel_lohi_1;
  (* src = "./core/rs_mul.v:185.20-185.31" *)
  input wsel_lohi_2;
  wire wsel_lohi_2;
  (* src = "./core/rs_mul.v:169.20-169.30" *)
  input wspecbit_1;
  wire wspecbit_1;
  (* src = "./core/rs_mul.v:182.20-182.30" *)
  input wspecbit_2;
  wire wspecbit_2;
  (* src = "./core/rs_mul.v:168.26-168.36" *)
  input [4:0] wspectag_1;
  wire [4:0] wspectag_1;
  (* src = "./core/rs_mul.v:181.26-181.36" *)
  input [4:0] wspectag_2;
  wire [4:0] wspectag_2;
  (* src = "./core/rs_mul.v:162.27-162.34" *)
  input [31:0] wsrc1_1;
  wire [31:0] wsrc1_1;
  (* src = "./core/rs_mul.v:175.27-175.34" *)
  input [31:0] wsrc1_2;
  wire [31:0] wsrc1_2;
  (* src = "./core/rs_mul.v:170.20-170.34" *)
  input wsrc1_signed_1;
  wire wsrc1_signed_1;
  (* src = "./core/rs_mul.v:183.20-183.34" *)
  input wsrc1_signed_2;
  wire wsrc1_signed_2;
  (* src = "./core/rs_mul.v:163.27-163.34" *)
  input [31:0] wsrc2_1;
  wire [31:0] wsrc2_1;
  (* src = "./core/rs_mul.v:176.27-176.34" *)
  input [31:0] wsrc2_2;
  wire [31:0] wsrc2_2;
  (* src = "./core/rs_mul.v:171.20-171.34" *)
  input wsrc2_signed_1;
  wire wsrc2_signed_1;
  (* src = "./core/rs_mul.v:184.20-184.34" *)
  input wsrc2_signed_2;
  wire wsrc2_signed_2;
  (* src = "./core/rs_mul.v:164.20-164.29" *)
  input wvalid1_1;
  wire wvalid1_1;
  (* src = "./core/rs_mul.v:177.20-177.29" *)
  input wvalid1_2;
  wire wvalid1_2;
  (* src = "./core/rs_mul.v:165.20-165.29" *)
  input wvalid2_1;
  wire wvalid2_1;
  (* src = "./core/rs_mul.v:178.20-178.29" *)
  input wvalid2_2;
  wire wvalid2_2;
  assign _009_ = busyvec & (* src = "./core/rs_mul.v:0.0-0.0" *) _029_;
  assign _010_ = busyvec & (* src = "./core/rs_mul.v:0.0-0.0" *) _030_;
  assign _011_ = specbitvec & (* src = "./core/rs_mul.v:0.0-0.0" *) _030_;
  assign _012_ = _005_ & (* src = "./core/rs_mul.v:0.0-0.0" *) _031_;
  assign _013_ = _004_ & (* src = "./core/rs_mul.v:0.0-0.0" *) _031_;
  assign _014_ = _007_ & (* src = "./core/rs_mul.v:0.0-0.0" *) _029_;
  assign _015_ = spectag_1 & (* src = "./core/rs_mul.v:242.9-242.31" *) specfixtag;
  assign _016_ = spectag_0 & (* src = "./core/rs_mul.v:243.9-243.31" *) specfixtag;
  assign specbitvec_next = inv_vector_spec & (* src = "./core/rs_mul.v:250.8-250.36" *) specbitvec;
  assign _017_ = inv_vector & (* src = "./core/rs_mul.v:266.17-266.37" *) busyvec;
  (* src = "./core/rs_mul.v:260.4-295.7" *)
  always_ff @(posedge clk)
    if (_019_) specbitvec <= 2'h0;
    else specbitvec <= _002_;
  (* src = "./core/rs_mul.v:260.4-295.7" *)
  always_ff @(posedge clk)
    if (reset) busyvec <= 2'h0;
    else if (_018_) busyvec <= _000_;
  assign _018_ = { clearbusy, prsuccess, prmiss } != 3'h2;
  assign _019_ = | { prmiss, reset };
  assign \__MUX_ternary/core/rs_mulv2421669__WIRE_eq/core/rs_mulv2421668_Y  = ! (* src = "./core/rs_mul.v:242.8-242.37" *) _015_;
  assign \__MUX_ternary/core/rs_mulv2431666__WIRE_eq/core/rs_mulv2431665_Y  = ! (* src = "./core/rs_mul.v:243.8-243.37" *) _016_;
  assign \__MUX_ternary/core/rs_mulv2461673__WIRE_eq/core/rs_mulv2461672_Y  = spectag_1 == (* src = "./core/rs_mul.v:246.9-246.27" *) prtag;
  assign \__MUX_ternary/core/rs_mulv2471671__WIRE_eq/core/rs_mulv2471670_Y  = spectag_0 == (* src = "./core/rs_mul.v:247.9-247.27" *) prtag;
  assign _020_ = ~ (* src = "./core/rs_mul.v:311.19-311.30" *) waddr1;
  assign _021_ = ~ (* src = "./core/rs_mul.v:311.45-311.56" *) waddr2;
  assign \__MUX_ternary/core/rs_mulv3011844__WIRE_logic_and/core/rs_mulv3011843_Y  = we1 && (* src = "./core/rs_mul.v:311.11-311.31" *) _020_;
  assign _022_ = we2 && (* src = "./core/rs_mul.v:311.37-311.57" *) _021_;
  assign \__MUX_ternary/core/rs_mulv3421879__WIRE_logic_and/core/rs_mulv3421878_Y  = we1 && (* src = "./core/rs_mul.v:352.11-352.31" *) waddr1;
  assign _023_ = we2 && (* src = "./core/rs_mul.v:352.37-352.57" *) waddr2;
  assign _024_ = \__MUX_ternary/core/rs_mulv3011844__WIRE_logic_and/core/rs_mulv3011843_Y  || (* src = "./core/rs_mul.v:311.10-311.58" *) _022_;
  assign _025_ = \__MUX_ternary/core/rs_mulv3421879__WIRE_logic_and/core/rs_mulv3421878_Y  || (* src = "./core/rs_mul.v:352.10-352.58" *) _023_;
  assign _027_ = - (* src = "./core/rs_mul.v:0.0-0.0" *) $signed({ 31'h00000000, waddr1 });
  assign _028_ = - (* src = "./core/rs_mul.v:0.0-0.0" *) $signed({ 31'h00000000, waddr2 });
  assign _026_ = - (* src = "./core/rs_mul.v:0.0-0.0" *) $signed({ 31'h00000000, issueaddr });
  assign _030_ = ~ (* src = "./core/rs_mul.v:0.0-0.0" *) _049_;
  assign _031_ = ~ (* src = "./core/rs_mul.v:0.0-0.0" *) _051_;
  assign _029_ = ~ (* src = "./core/rs_mul.v:0.0-0.0" *) _047_;
  assign _032_ = _009_ | (* src = "./core/rs_mul.v:0.0-0.0" *) _048_;
  assign _033_ = _010_ | (* src = "./core/rs_mul.v:0.0-0.0" *) _049_;
  assign _034_ = _011_ | (* src = "./core/rs_mul.v:0.0-0.0" *) _050_;
  assign _035_ = _012_ | (* src = "./core/rs_mul.v:0.0-0.0" *) _051_;
  assign _036_ = _013_ | (* src = "./core/rs_mul.v:0.0-0.0" *) _052_;
  assign _037_ = _014_ | (* src = "./core/rs_mul.v:0.0-0.0" *) _048_;
  assign _008_ = clearbusy ? (* full_case = 32'd1 *) (* src = "./core/rs_mul.v:290.10-290.19|./core/rs_mul.v:290.6-292.9" *) _037_ : _007_;
  assign _006_ = we2 ? (* full_case = 32'd1 *) (* src = "./core/rs_mul.v:286.10-286.13|./core/rs_mul.v:286.6-289.9" *) _036_ : _004_;
  assign _038_ = we2 ? (* full_case = 32'd1 *) (* src = "./core/rs_mul.v:286.10-286.13|./core/rs_mul.v:286.6-289.9" *) _035_ : _005_;
  assign _039_ = prsuccess ? (* full_case = 32'd1 *) (* src = "./core/rs_mul.v:268.16-268.25|./core/rs_mul.v:268.12-293.6" *) 2'hx : _038_;
  assign _040_ = prmiss ? (* full_case = 32'd1 *) (* src = "./core/rs_mul.v:265.7-265.13|./core/rs_mul.v:265.3-293.6" *) 2'hx : _039_;
  assign _007_ = reset ? (* full_case = 32'd1 *) (* src = "./core/rs_mul.v:261.11-261.16|./core/rs_mul.v:261.7-294.10" *) 2'hx : _040_;
  assign _041_ = we1 ? (* full_case = 32'd1 *) (* src = "./core/rs_mul.v:282.10-282.13|./core/rs_mul.v:282.6-285.9" *) _034_ : specbitvec;
  assign _042_ = prsuccess ? (* full_case = 32'd1 *) (* src = "./core/rs_mul.v:268.16-268.25|./core/rs_mul.v:268.12-293.6" *) 2'hx : _041_;
  assign _043_ = prmiss ? (* full_case = 32'd1 *) (* src = "./core/rs_mul.v:265.7-265.13|./core/rs_mul.v:265.3-293.6" *) 2'hx : _042_;
  assign _004_ = reset ? (* full_case = 32'd1 *) (* src = "./core/rs_mul.v:261.11-261.16|./core/rs_mul.v:261.7-294.10" *) 2'hx : _043_;
  assign _044_ = we1 ? (* full_case = 32'd1 *) (* src = "./core/rs_mul.v:282.10-282.13|./core/rs_mul.v:282.6-285.9" *) _033_ : busyvec;
  assign _045_ = prsuccess ? (* full_case = 32'd1 *) (* src = "./core/rs_mul.v:268.16-268.25|./core/rs_mul.v:268.12-293.6" *) 2'hx : _044_;
  assign _046_ = prmiss ? (* full_case = 32'd1 *) (* src = "./core/rs_mul.v:265.7-265.13|./core/rs_mul.v:265.3-293.6" *) 2'hx : _045_;
  assign _005_ = reset ? (* full_case = 32'd1 *) (* src = "./core/rs_mul.v:261.11-261.16|./core/rs_mul.v:261.7-294.10" *) 2'hx : _046_;
  assign _003_ = clearbusy ? (* full_case = 32'd1 *) (* src = "./core/rs_mul.v:278.10-278.19|./core/rs_mul.v:278.6-280.9" *) _032_ : 2'hx;
  assign _001_ = prsuccess ? (* full_case = 32'd1 *) (* src = "./core/rs_mul.v:268.16-268.25|./core/rs_mul.v:268.12-293.6" *) _003_ : _008_;
  assign _002_ = prsuccess ? (* full_case = 32'd1 *) (* src = "./core/rs_mul.v:268.16-268.25|./core/rs_mul.v:268.12-293.6" *) specbitvec_next : _006_;
  assign _000_ = prmiss ? (* full_case = 32'd1 *) (* src = "./core/rs_mul.v:265.7-265.13|./core/rs_mul.v:265.3-293.6" *) _017_ : _001_;
  assign _049_ = $signed(_027_) < 0 ? 1'h1 << - _027_ : 1'h1 >> _027_;
  assign _050_ = $signed(_027_) < 0 ? wspecbit_1 << - _027_ : wspecbit_1 >> _027_;
  assign _051_ = $signed(_028_) < 0 ? 1'h1 << - _028_ : 1'h1 >> _028_;
  assign _052_ = $signed(_028_) < 0 ? wspecbit_2 << - _028_ : wspecbit_2 >> _028_;
  assign _047_ = $signed(_026_) < 0 ? 1'h1 << - _026_ : 1'h1 >> _026_;
  assign _048_ = $signed(_026_) < 0 ? 1'h0 << - _026_ : 1'h0 >> _026_;
  wire [1:0] _172_ = specbitvec_next;
  assign _053_ = _172_[issueaddr +: 1];
  wire [1:0] _173_ = specbitvec;
  assign _054_ = _173_[issueaddr +: 1];
  assign inv_vector[1] = \__MUX_ternary/core/rs_mulv2421669__WIRE_eq/core/rs_mulv2421668_Y  ? (* src = "./core/rs_mul.v:242.8-242.51" *) 1'h1 : 1'h0;
  assign inv_vector[0] = \__MUX_ternary/core/rs_mulv2431666__WIRE_eq/core/rs_mulv2431665_Y  ? (* src = "./core/rs_mul.v:243.8-243.51" *) 1'h1 : 1'h0;
  assign inv_vector_spec[1] = \__MUX_ternary/core/rs_mulv2461673__WIRE_eq/core/rs_mulv2461672_Y  ? (* src = "./core/rs_mul.v:246.8-246.42" *) 1'h0 : 1'h1;
  assign inv_vector_spec[0] = \__MUX_ternary/core/rs_mulv2471671__WIRE_eq/core/rs_mulv2471670_Y  ? (* src = "./core/rs_mul.v:247.8-247.42" *) 1'h0 : 1'h1;
  assign specbit = prsuccess ? (* src = "./core/rs_mul.v:255.21-256.57" *) _053_ : _054_;
  assign _055_ = \__MUX_ternary/core/rs_mulv3011844__WIRE_logic_and/core/rs_mulv3011843_Y  ? (* src = "./core/rs_mul.v:301.13-301.55" *) wsrc1_1 : wsrc1_2;
  assign _056_ = \__MUX_ternary/core/rs_mulv3011844__WIRE_logic_and/core/rs_mulv3011843_Y  ? (* src = "./core/rs_mul.v:302.13-302.55" *) wsrc2_1 : wsrc2_2;
  assign _057_ = \__MUX_ternary/core/rs_mulv3011844__WIRE_logic_and/core/rs_mulv3011843_Y  ? (* src = "./core/rs_mul.v:303.15-303.61" *) wvalid1_1 : wvalid1_2;
  assign _058_ = \__MUX_ternary/core/rs_mulv3011844__WIRE_logic_and/core/rs_mulv3011843_Y  ? (* src = "./core/rs_mul.v:304.15-304.61" *) wvalid2_1 : wvalid2_2;
  assign _059_ = \__MUX_ternary/core/rs_mulv3011844__WIRE_logic_and/core/rs_mulv3011843_Y  ? (* src = "./core/rs_mul.v:305.15-305.61" *) wrrftag_1 : wrrftag_2;
  assign _060_ = \__MUX_ternary/core/rs_mulv3011844__WIRE_logic_and/core/rs_mulv3011843_Y  ? (* src = "./core/rs_mul.v:306.15-306.61" *) wdstval_1 : wdstval_2;
  assign _061_ = \__MUX_ternary/core/rs_mulv3011844__WIRE_logic_and/core/rs_mulv3011843_Y  ? (* src = "./core/rs_mul.v:307.16-307.64" *) wspectag_1 : wspectag_2;
  assign _062_ = \__MUX_ternary/core/rs_mulv3011844__WIRE_logic_and/core/rs_mulv3011843_Y  ? (* src = "./core/rs_mul.v:308.20-308.76" *) wsrc1_signed_1 : wsrc1_signed_2;
  assign _063_ = \__MUX_ternary/core/rs_mulv3011844__WIRE_logic_and/core/rs_mulv3011843_Y  ? (* src = "./core/rs_mul.v:309.20-309.76" *) wsrc2_signed_1 : wsrc2_signed_2;
  assign _064_ = \__MUX_ternary/core/rs_mulv3011844__WIRE_logic_and/core/rs_mulv3011843_Y  ? (* src = "./core/rs_mul.v:310.17-310.67" *) wsel_lohi_1 : wsel_lohi_2;
  assign _065_ = \__MUX_ternary/core/rs_mulv3421879__WIRE_logic_and/core/rs_mulv3421878_Y  ? (* src = "./core/rs_mul.v:342.13-342.55" *) wsrc1_1 : wsrc1_2;
  assign _066_ = \__MUX_ternary/core/rs_mulv3421879__WIRE_logic_and/core/rs_mulv3421878_Y  ? (* src = "./core/rs_mul.v:343.13-343.55" *) wsrc2_1 : wsrc2_2;
  assign _067_ = \__MUX_ternary/core/rs_mulv3421879__WIRE_logic_and/core/rs_mulv3421878_Y  ? (* src = "./core/rs_mul.v:344.15-344.61" *) wvalid1_1 : wvalid1_2;
  assign _068_ = \__MUX_ternary/core/rs_mulv3421879__WIRE_logic_and/core/rs_mulv3421878_Y  ? (* src = "./core/rs_mul.v:345.15-345.61" *) wvalid2_1 : wvalid2_2;
  assign _069_ = \__MUX_ternary/core/rs_mulv3421879__WIRE_logic_and/core/rs_mulv3421878_Y  ? (* src = "./core/rs_mul.v:346.15-346.61" *) wrrftag_1 : wrrftag_2;
  assign _070_ = \__MUX_ternary/core/rs_mulv3421879__WIRE_logic_and/core/rs_mulv3421878_Y  ? (* src = "./core/rs_mul.v:347.15-347.61" *) wdstval_1 : wdstval_2;
  assign _071_ = \__MUX_ternary/core/rs_mulv3421879__WIRE_logic_and/core/rs_mulv3421878_Y  ? (* src = "./core/rs_mul.v:348.16-348.64" *) wspectag_1 : wspectag_2;
  assign _072_ = \__MUX_ternary/core/rs_mulv3421879__WIRE_logic_and/core/rs_mulv3421878_Y  ? (* src = "./core/rs_mul.v:349.20-349.76" *) wsrc1_signed_1 : wsrc1_signed_2;
  assign _073_ = \__MUX_ternary/core/rs_mulv3421879__WIRE_logic_and/core/rs_mulv3421878_Y  ? (* src = "./core/rs_mul.v:350.20-350.76" *) wsrc2_signed_1 : wsrc2_signed_2;
  assign _074_ = \__MUX_ternary/core/rs_mulv3421879__WIRE_logic_and/core/rs_mulv3421878_Y  ? (* src = "./core/rs_mul.v:351.17-351.67" *) wsel_lohi_1 : wsel_lohi_2;
  assign ex_src1 = issueaddr ? (* src = "./core/rs_mul.v:379.21-379.61" *) ex_src1_1 : ex_src1_0;
  assign ex_src2 = issueaddr ? (* src = "./core/rs_mul.v:381.21-381.61" *) ex_src2_1 : ex_src2_0;
  assign rrftag = issueaddr ? (* src = "./core/rs_mul.v:383.20-383.58" *) rrftag_1 : rrftag_0;
  assign dstval = issueaddr ? (* src = "./core/rs_mul.v:385.20-385.58" *) dstval_1 : dstval_0;
  assign spectag = issueaddr ? (* src = "./core/rs_mul.v:387.21-387.61" *) spectag_1 : spectag_0;
  assign src1_signed = issueaddr ? (* src = "./core/rs_mul.v:389.25-389.73" *) src1_signed_1 : src1_signed_0;
  assign src2_signed = issueaddr ? (* src = "./core/rs_mul.v:391.25-391.73" *) src2_signed_1 : src2_signed_0;
  assign sel_lohi = issueaddr ? (* src = "./core/rs_mul.v:393.22-393.64" *) sel_lohi_1 : sel_lohi_0;
  (* module_not_derived = 32'd1 *)
  (* src = "./core/rs_mul.v:297.15-336.7" *)
  rs_mul_ent ent0 (
    .__MUX_procmux28921__WIRE_we(\rs_mul_ent-ent0___MUX_procmux28921__WIRE_we ),
    .\__MUX_ternary/core/rs_mulv597815__WIRE_and/core/rs_mulv597814_Y (\rs_mul_ent-ent0___MUX_ternary/core/rs_mulv597815__WIRE_and/core/rs_mulv597814_Y ),
    .\__MUX_ternary/core/rs_mulv617818__WIRE_and/core/rs_mulv617817_Y (\rs_mul_ent-ent0___MUX_ternary/core/rs_mulv617818__WIRE_and/core/rs_mulv617817_Y ),
    .busy(busyvec[0]),
    .clk(clk),
    .dstval(dstval_0),
    .ex_src1(ex_src1_0),
    .ex_src2(ex_src2_0),
    .exdst1(exdst1),
    .exdst2(exdst2),
    .exdst3(exdst3),
    .exdst4(exdst4),
    .exdst5(exdst5),
    .exrslt1(exrslt1),
    .exrslt2(exrslt2),
    .exrslt3(exrslt3),
    .exrslt4(exrslt4),
    .exrslt5(exrslt5),
    .kill_spec1(kill_spec1),
    .kill_spec2(kill_spec2),
    .kill_spec3(kill_spec3),
    .kill_spec4(kill_spec4),
    .kill_spec5(kill_spec5),
    .metaReset_rs_mul_ent(metaReset_rs_mul),
    .ready(ready_0),
    .reset(reset),
    .rrftag(rrftag_0),
    .sel_lohi(sel_lohi_0),
    .spectag(spectag_0),
    .src1_signed(src1_signed_0),
    .src2_signed(src2_signed_0),
    .\src_manager-srcmng1___MUX_ternary/core/src_managerv263678__WIRE_opr_rdy (\rs_mul_ent-ent0_src_manager-srcmng1___MUX_ternary/core/src_managerv263678__WIRE_opr_rdy ),
    .\src_manager-srcmng1___MUX_ternary/core/src_managerv273677__WIRE_and/core/src_managerv273660_Y (\rs_mul_ent-ent0_src_manager-srcmng1___MUX_ternary/core/src_managerv273677__WIRE_and/core/src_managerv273660_Y ),
    .\src_manager-srcmng1___MUX_ternary/core/src_managerv283676__WIRE_and/core/src_managerv283663_Y (\rs_mul_ent-ent0_src_manager-srcmng1___MUX_ternary/core/src_managerv283676__WIRE_and/core/src_managerv283663_Y ),
    .\src_manager-srcmng1___MUX_ternary/core/src_managerv293675__WIRE_and/core/src_managerv293666_Y (\rs_mul_ent-ent0_src_manager-srcmng1___MUX_ternary/core/src_managerv293675__WIRE_and/core/src_managerv293666_Y ),
    .\src_manager-srcmng1___MUX_ternary/core/src_managerv303674__WIRE_and/core/src_managerv303669_Y (\rs_mul_ent-ent0_src_manager-srcmng1___MUX_ternary/core/src_managerv303674__WIRE_and/core/src_managerv303669_Y ),
    .\src_manager-srcmng1___MUX_ternary/core/src_managerv313673__WIRE_and/core/src_managerv313672_Y (\rs_mul_ent-ent0_src_manager-srcmng1___MUX_ternary/core/src_managerv313673__WIRE_and/core/src_managerv313672_Y ),
    .\src_manager-srcmng2___MUX_ternary/core/src_managerv263678__WIRE_opr_rdy (\rs_mul_ent-ent0_src_manager-srcmng2___MUX_ternary/core/src_managerv263678__WIRE_opr_rdy ),
    .\src_manager-srcmng2___MUX_ternary/core/src_managerv273677__WIRE_and/core/src_managerv273660_Y (\rs_mul_ent-ent0_src_manager-srcmng2___MUX_ternary/core/src_managerv273677__WIRE_and/core/src_managerv273660_Y ),
    .\src_manager-srcmng2___MUX_ternary/core/src_managerv283676__WIRE_and/core/src_managerv283663_Y (\rs_mul_ent-ent0_src_manager-srcmng2___MUX_ternary/core/src_managerv283676__WIRE_and/core/src_managerv283663_Y ),
    .\src_manager-srcmng2___MUX_ternary/core/src_managerv293675__WIRE_and/core/src_managerv293666_Y (\rs_mul_ent-ent0_src_manager-srcmng2___MUX_ternary/core/src_managerv293675__WIRE_and/core/src_managerv293666_Y ),
    .\src_manager-srcmng2___MUX_ternary/core/src_managerv303674__WIRE_and/core/src_managerv303669_Y (\rs_mul_ent-ent0_src_manager-srcmng2___MUX_ternary/core/src_managerv303674__WIRE_and/core/src_managerv303669_Y ),
    .\src_manager-srcmng2___MUX_ternary/core/src_managerv313673__WIRE_and/core/src_managerv313672_Y (\rs_mul_ent-ent0_src_manager-srcmng2___MUX_ternary/core/src_managerv313673__WIRE_and/core/src_managerv313672_Y ),
    .wdstval(_060_),
    .we(_024_),
    .wrrftag(_059_),
    .wsel_lohi(_064_),
    .wspectag(_061_),
    .wsrc1(_055_),
    .wsrc1_signed(_062_),
    .wsrc2(_056_),
    .wsrc2_signed(_063_),
    .wvalid1(_057_),
    .wvalid2(_058_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./core/rs_mul.v:338.15-377.7" *)
  rs_mul_ent ent1 (
    .__MUX_procmux28921__WIRE_we(\rs_mul_ent-ent1___MUX_procmux28921__WIRE_we ),
    .\__MUX_ternary/core/rs_mulv597815__WIRE_and/core/rs_mulv597814_Y (\rs_mul_ent-ent1___MUX_ternary/core/rs_mulv597815__WIRE_and/core/rs_mulv597814_Y ),
    .\__MUX_ternary/core/rs_mulv617818__WIRE_and/core/rs_mulv617817_Y (\rs_mul_ent-ent1___MUX_ternary/core/rs_mulv617818__WIRE_and/core/rs_mulv617817_Y ),
    .busy(busyvec[1]),
    .clk(clk),
    .dstval(dstval_1),
    .ex_src1(ex_src1_1),
    .ex_src2(ex_src2_1),
    .exdst1(exdst1),
    .exdst2(exdst2),
    .exdst3(exdst3),
    .exdst4(exdst4),
    .exdst5(exdst5),
    .exrslt1(exrslt1),
    .exrslt2(exrslt2),
    .exrslt3(exrslt3),
    .exrslt4(exrslt4),
    .exrslt5(exrslt5),
    .kill_spec1(kill_spec1),
    .kill_spec2(kill_spec2),
    .kill_spec3(kill_spec3),
    .kill_spec4(kill_spec4),
    .kill_spec5(kill_spec5),
    .metaReset_rs_mul_ent(metaReset_rs_mul),
    .ready(ready_1),
    .reset(reset),
    .rrftag(rrftag_1),
    .sel_lohi(sel_lohi_1),
    .spectag(spectag_1),
    .src1_signed(src1_signed_1),
    .src2_signed(src2_signed_1),
    .\src_manager-srcmng1___MUX_ternary/core/src_managerv263678__WIRE_opr_rdy (\rs_mul_ent-ent1_src_manager-srcmng1___MUX_ternary/core/src_managerv263678__WIRE_opr_rdy ),
    .\src_manager-srcmng1___MUX_ternary/core/src_managerv273677__WIRE_and/core/src_managerv273660_Y (\rs_mul_ent-ent1_src_manager-srcmng1___MUX_ternary/core/src_managerv273677__WIRE_and/core/src_managerv273660_Y ),
    .\src_manager-srcmng1___MUX_ternary/core/src_managerv283676__WIRE_and/core/src_managerv283663_Y (\rs_mul_ent-ent1_src_manager-srcmng1___MUX_ternary/core/src_managerv283676__WIRE_and/core/src_managerv283663_Y ),
    .\src_manager-srcmng1___MUX_ternary/core/src_managerv293675__WIRE_and/core/src_managerv293666_Y (\rs_mul_ent-ent1_src_manager-srcmng1___MUX_ternary/core/src_managerv293675__WIRE_and/core/src_managerv293666_Y ),
    .\src_manager-srcmng1___MUX_ternary/core/src_managerv303674__WIRE_and/core/src_managerv303669_Y (\rs_mul_ent-ent1_src_manager-srcmng1___MUX_ternary/core/src_managerv303674__WIRE_and/core/src_managerv303669_Y ),
    .\src_manager-srcmng1___MUX_ternary/core/src_managerv313673__WIRE_and/core/src_managerv313672_Y (\rs_mul_ent-ent1_src_manager-srcmng1___MUX_ternary/core/src_managerv313673__WIRE_and/core/src_managerv313672_Y ),
    .\src_manager-srcmng2___MUX_ternary/core/src_managerv263678__WIRE_opr_rdy (\rs_mul_ent-ent1_src_manager-srcmng2___MUX_ternary/core/src_managerv263678__WIRE_opr_rdy ),
    .\src_manager-srcmng2___MUX_ternary/core/src_managerv273677__WIRE_and/core/src_managerv273660_Y (\rs_mul_ent-ent1_src_manager-srcmng2___MUX_ternary/core/src_managerv273677__WIRE_and/core/src_managerv273660_Y ),
    .\src_manager-srcmng2___MUX_ternary/core/src_managerv283676__WIRE_and/core/src_managerv283663_Y (\rs_mul_ent-ent1_src_manager-srcmng2___MUX_ternary/core/src_managerv283676__WIRE_and/core/src_managerv283663_Y ),
    .\src_manager-srcmng2___MUX_ternary/core/src_managerv293675__WIRE_and/core/src_managerv293666_Y (\rs_mul_ent-ent1_src_manager-srcmng2___MUX_ternary/core/src_managerv293675__WIRE_and/core/src_managerv293666_Y ),
    .\src_manager-srcmng2___MUX_ternary/core/src_managerv303674__WIRE_and/core/src_managerv303669_Y (\rs_mul_ent-ent1_src_manager-srcmng2___MUX_ternary/core/src_managerv303674__WIRE_and/core/src_managerv303669_Y ),
    .\src_manager-srcmng2___MUX_ternary/core/src_managerv313673__WIRE_and/core/src_managerv313672_Y (\rs_mul_ent-ent1_src_manager-srcmng2___MUX_ternary/core/src_managerv313673__WIRE_and/core/src_managerv313672_Y ),
    .wdstval(_070_),
    .we(_025_),
    .wrrftag(_069_),
    .wsel_lohi(_074_),
    .wspectag(_071_),
    .wsrc1(_065_),
    .wsrc1_signed(_072_),
    .wsrc2(_066_),
    .wsrc2_signed(_073_),
    .wvalid1(_067_),
    .wvalid2(_068_)
  );
  assign \__MUX_ternary/core/rs_mulv3791913__WIRE_issueaddr  = issueaddr;
  assign __MUX_procmux26207__WIRE_we1 = we1;
  assign __MUX_procmux26165__WIRE_prmiss = prmiss;
  assign __MUX_procmux26162__WIRE_prsuccess = prsuccess;
  assign __MUX_procmux26111__WIRE_we2 = we2;
  assign __MUX_procmux26063__WIRE_clearbusy = clearbusy;
  assign ready = { ready_1, ready_0 };
endmodule

(* hdlname = "\\rs_mul_ent" *)
(* src = "./core/rs_mul.v:4.1-141.10" *)
module rs_mul_ent(clk, reset, busy, wsrc1, wsrc2, wvalid1, wvalid2, wrrftag, wdstval, wspectag, wsrc1_signed, wsrc2_signed, wsel_lohi, we, ex_src1, ex_src2, ready, rrftag, dstval, spectag, src1_signed
, src2_signed, sel_lohi, exrslt1, exdst1, kill_spec1, exrslt2, exdst2, kill_spec2, exrslt3, exdst3, kill_spec3, exrslt4, exdst4, kill_spec4, exrslt5, exdst5, kill_spec5, \src_manager-srcmng2___MUX_ternary/core/src_managerv263678__WIRE_opr_rdy , \src_manager-srcmng2___MUX_ternary/core/src_managerv273677__WIRE_and/core/src_managerv273660_Y , \src_manager-srcmng2___MUX_ternary/core/src_managerv283676__WIRE_and/core/src_managerv283663_Y , \src_manager-srcmng2___MUX_ternary/core/src_managerv293675__WIRE_and/core/src_managerv293666_Y 
, \src_manager-srcmng2___MUX_ternary/core/src_managerv303674__WIRE_and/core/src_managerv303669_Y , \src_manager-srcmng2___MUX_ternary/core/src_managerv313673__WIRE_and/core/src_managerv313672_Y , \src_manager-srcmng1___MUX_ternary/core/src_managerv263678__WIRE_opr_rdy , \src_manager-srcmng1___MUX_ternary/core/src_managerv273677__WIRE_and/core/src_managerv273660_Y , \src_manager-srcmng1___MUX_ternary/core/src_managerv283676__WIRE_and/core/src_managerv283663_Y , \src_manager-srcmng1___MUX_ternary/core/src_managerv293675__WIRE_and/core/src_managerv293666_Y , \src_manager-srcmng1___MUX_ternary/core/src_managerv303674__WIRE_and/core/src_managerv303669_Y , \src_manager-srcmng1___MUX_ternary/core/src_managerv313673__WIRE_and/core/src_managerv313672_Y , \__MUX_ternary/core/rs_mulv597815__WIRE_and/core/rs_mulv597814_Y , \__MUX_ternary/core/rs_mulv617818__WIRE_and/core/rs_mulv617817_Y , __MUX_procmux28921__WIRE_we, metaReset_rs_mul_ent);
  (* src = "./core/rs_mul.v:58.19-58.32" *)
  wire _00_;
  (* src = "./core/rs_mul.v:59.21-59.28" *)
  wire _01_;
  (* src = "./core/rs_mul.v:61.21-61.28" *)
  wire _02_;
  wire _03_;
  wire _04_;
  wire [31:0] _05_;
  wire [31:0] _06_;
  (* mux_wire = 32'd1 *)
  (* rs_mul_ent = 32'd1 *)
  output __MUX_procmux28921__WIRE_we;
  wire __MUX_procmux28921__WIRE_we;
  (* mux_wire = 32'd1 *)
  (* rs_mul_ent = 32'd1 *)
  output \__MUX_ternary/core/rs_mulv597815__WIRE_and/core/rs_mulv597814_Y ;
  wire \__MUX_ternary/core/rs_mulv597815__WIRE_and/core/rs_mulv597814_Y ;
  (* mux_wire = 32'd1 *)
  (* rs_mul_ent = 32'd1 *)
  output \__MUX_ternary/core/rs_mulv617818__WIRE_and/core/rs_mulv617817_Y ;
  wire \__MUX_ternary/core/rs_mulv617818__WIRE_and/core/rs_mulv617817_Y ;
  (* src = "./core/rs_mul.v:9.19-9.23" *)
  input busy;
  wire busy;
  (* src = "./core/rs_mul.v:7.19-7.22" *)
  input clk;
  wire clk;
  (* src = "./core/rs_mul.v:25.19-25.25" *)
  output dstval;
  reg dstval;
  (* src = "./core/rs_mul.v:21.27-21.34" *)
  output [31:0] ex_src1;
  wire [31:0] ex_src1;
  (* src = "./core/rs_mul.v:22.27-22.34" *)
  output [31:0] ex_src2;
  wire [31:0] ex_src2;
  (* src = "./core/rs_mul.v:32.25-32.31" *)
  input [5:0] exdst1;
  wire [5:0] exdst1;
  (* src = "./core/rs_mul.v:35.25-35.31" *)
  input [5:0] exdst2;
  wire [5:0] exdst2;
  (* src = "./core/rs_mul.v:38.25-38.31" *)
  input [5:0] exdst3;
  wire [5:0] exdst3;
  (* src = "./core/rs_mul.v:41.25-41.31" *)
  input [5:0] exdst4;
  wire [5:0] exdst4;
  (* src = "./core/rs_mul.v:44.25-44.31" *)
  input [5:0] exdst5;
  wire [5:0] exdst5;
  (* src = "./core/rs_mul.v:31.26-31.33" *)
  input [31:0] exrslt1;
  wire [31:0] exrslt1;
  (* src = "./core/rs_mul.v:34.26-34.33" *)
  input [31:0] exrslt2;
  wire [31:0] exrslt2;
  (* src = "./core/rs_mul.v:37.26-37.33" *)
  input [31:0] exrslt3;
  wire [31:0] exrslt3;
  (* src = "./core/rs_mul.v:40.26-40.33" *)
  input [31:0] exrslt4;
  wire [31:0] exrslt4;
  (* src = "./core/rs_mul.v:43.26-43.33" *)
  input [31:0] exrslt5;
  wire [31:0] exrslt5;
  (* src = "./core/rs_mul.v:33.19-33.29" *)
  input kill_spec1;
  wire kill_spec1;
  (* src = "./core/rs_mul.v:36.19-36.29" *)
  input kill_spec2;
  wire kill_spec2;
  (* src = "./core/rs_mul.v:39.19-39.29" *)
  input kill_spec3;
  wire kill_spec3;
  (* src = "./core/rs_mul.v:42.19-42.29" *)
  input kill_spec4;
  wire kill_spec4;
  (* src = "./core/rs_mul.v:45.19-45.29" *)
  input kill_spec5;
  wire kill_spec5;
  (* meta_reset = 32'd1 *)
  input metaReset_rs_mul_ent;
  wire metaReset_rs_mul_ent;
  (* src = "./core/rs_mul.v:53.20-53.28" *)
  wire [31:0] nextsrc1;
  (* src = "./core/rs_mul.v:54.20-54.28" *)
  wire [31:0] nextsrc2;
  (* src = "./core/rs_mul.v:55.13-55.23" *)
  wire nextvalid1;
  (* src = "./core/rs_mul.v:56.13-56.23" *)
  wire nextvalid2;
  (* src = "./core/rs_mul.v:23.20-23.25" *)
  output ready;
  wire ready;
  (* reset_wire = 32'd1 *)
  (* src = "./core/rs_mul.v:8.19-8.24" *)
  input reset;
  wire reset;
  (* src = "./core/rs_mul.v:24.25-24.31" *)
  output [5:0] rrftag;
  reg [5:0] rrftag;
  (* src = "./core/rs_mul.v:29.19-29.27" *)
  output sel_lohi;
  reg sel_lohi;
  (* src = "./core/rs_mul.v:26.23-26.30" *)
  output [4:0] spectag;
  reg [4:0] spectag;
  (* src = "./core/rs_mul.v:48.20-48.24" *)
  reg [31:0] src1;
  (* src = "./core/rs_mul.v:27.19-27.30" *)
  output src1_signed;
  reg src1_signed;
  (* src = "./core/rs_mul.v:49.20-49.24" *)
  reg [31:0] src2;
  (* src = "./core/rs_mul.v:28.19-28.30" *)
  output src2_signed;
  reg src2_signed;
  (* mux_wire = 32'd1 *)
  (* src_manager = 32'd1 *)
  output \src_manager-srcmng1___MUX_ternary/core/src_managerv263678__WIRE_opr_rdy ;
  wire \src_manager-srcmng1___MUX_ternary/core/src_managerv263678__WIRE_opr_rdy ;
  (* mux_wire = 32'd1 *)
  (* src_manager = 32'd1 *)
  output \src_manager-srcmng1___MUX_ternary/core/src_managerv273677__WIRE_and/core/src_managerv273660_Y ;
  wire \src_manager-srcmng1___MUX_ternary/core/src_managerv273677__WIRE_and/core/src_managerv273660_Y ;
  (* mux_wire = 32'd1 *)
  (* src_manager = 32'd1 *)
  output \src_manager-srcmng1___MUX_ternary/core/src_managerv283676__WIRE_and/core/src_managerv283663_Y ;
  wire \src_manager-srcmng1___MUX_ternary/core/src_managerv283676__WIRE_and/core/src_managerv283663_Y ;
  (* mux_wire = 32'd1 *)
  (* src_manager = 32'd1 *)
  output \src_manager-srcmng1___MUX_ternary/core/src_managerv293675__WIRE_and/core/src_managerv293666_Y ;
  wire \src_manager-srcmng1___MUX_ternary/core/src_managerv293675__WIRE_and/core/src_managerv293666_Y ;
  (* mux_wire = 32'd1 *)
  (* src_manager = 32'd1 *)
  output \src_manager-srcmng1___MUX_ternary/core/src_managerv303674__WIRE_and/core/src_managerv303669_Y ;
  wire \src_manager-srcmng1___MUX_ternary/core/src_managerv303674__WIRE_and/core/src_managerv303669_Y ;
  (* mux_wire = 32'd1 *)
  (* src_manager = 32'd1 *)
  output \src_manager-srcmng1___MUX_ternary/core/src_managerv313673__WIRE_and/core/src_managerv313672_Y ;
  wire \src_manager-srcmng1___MUX_ternary/core/src_managerv313673__WIRE_and/core/src_managerv313672_Y ;
  (* mux_wire = 32'd1 *)
  (* src_manager = 32'd1 *)
  output \src_manager-srcmng2___MUX_ternary/core/src_managerv263678__WIRE_opr_rdy ;
  wire \src_manager-srcmng2___MUX_ternary/core/src_managerv263678__WIRE_opr_rdy ;
  (* mux_wire = 32'd1 *)
  (* src_manager = 32'd1 *)
  output \src_manager-srcmng2___MUX_ternary/core/src_managerv273677__WIRE_and/core/src_managerv273660_Y ;
  wire \src_manager-srcmng2___MUX_ternary/core/src_managerv273677__WIRE_and/core/src_managerv273660_Y ;
  (* mux_wire = 32'd1 *)
  (* src_manager = 32'd1 *)
  output \src_manager-srcmng2___MUX_ternary/core/src_managerv283676__WIRE_and/core/src_managerv283663_Y ;
  wire \src_manager-srcmng2___MUX_ternary/core/src_managerv283676__WIRE_and/core/src_managerv283663_Y ;
  (* mux_wire = 32'd1 *)
  (* src_manager = 32'd1 *)
  output \src_manager-srcmng2___MUX_ternary/core/src_managerv293675__WIRE_and/core/src_managerv293666_Y ;
  wire \src_manager-srcmng2___MUX_ternary/core/src_managerv293675__WIRE_and/core/src_managerv293666_Y ;
  (* mux_wire = 32'd1 *)
  (* src_manager = 32'd1 *)
  output \src_manager-srcmng2___MUX_ternary/core/src_managerv303674__WIRE_and/core/src_managerv303669_Y ;
  wire \src_manager-srcmng2___MUX_ternary/core/src_managerv303674__WIRE_and/core/src_managerv303669_Y ;
  (* mux_wire = 32'd1 *)
  (* src_manager = 32'd1 *)
  output \src_manager-srcmng2___MUX_ternary/core/src_managerv313673__WIRE_and/core/src_managerv313672_Y ;
  wire \src_manager-srcmng2___MUX_ternary/core/src_managerv313673__WIRE_and/core/src_managerv313672_Y ;
  (* src = "./core/rs_mul.v:50.13-50.19" *)
  reg valid1;
  (* src = "./core/rs_mul.v:51.13-51.19" *)
  reg valid2;
  (* src = "./core/rs_mul.v:15.19-15.26" *)
  input wdstval;
  wire wdstval;
  (* src = "./core/rs_mul.v:20.19-20.21" *)
  input we;
  wire we;
  (* src = "./core/rs_mul.v:14.25-14.32" *)
  input [5:0] wrrftag;
  wire [5:0] wrrftag;
  (* src = "./core/rs_mul.v:19.19-19.28" *)
  input wsel_lohi;
  wire wsel_lohi;
  (* src = "./core/rs_mul.v:16.25-16.33" *)
  input [4:0] wspectag;
  wire [4:0] wspectag;
  (* src = "./core/rs_mul.v:10.26-10.31" *)
  input [31:0] wsrc1;
  wire [31:0] wsrc1;
  (* src = "./core/rs_mul.v:17.19-17.31" *)
  input wsrc1_signed;
  wire wsrc1_signed;
  (* src = "./core/rs_mul.v:11.26-11.31" *)
  input [31:0] wsrc2;
  wire [31:0] wsrc2;
  (* src = "./core/rs_mul.v:18.19-18.31" *)
  input wsrc2_signed;
  wire wsrc2_signed;
  (* src = "./core/rs_mul.v:12.19-12.26" *)
  input wvalid1;
  wire wvalid1;
  (* src = "./core/rs_mul.v:13.19-13.26" *)
  input wvalid2;
  wire wvalid2;
  assign _00_ = busy & (* src = "./core/rs_mul.v:58.19-58.32" *) valid1;
  assign ready = _00_ & (* src = "./core/rs_mul.v:58.19-58.41" *) valid2;
  assign \__MUX_ternary/core/rs_mulv597815__WIRE_and/core/rs_mulv597814_Y  = _01_ & (* src = "./core/rs_mul.v:59.21-59.41" *) nextvalid1;
  assign \__MUX_ternary/core/rs_mulv617818__WIRE_and/core/rs_mulv617817_Y  = _02_ & (* src = "./core/rs_mul.v:61.21-61.41" *) nextvalid2;
  (* src = "./core/rs_mul.v:64.4-95.7" *)
  always_ff @(posedge clk)
    if (reset) rrftag <= 6'h00;
    else if (we) rrftag <= wrrftag;
  (* src = "./core/rs_mul.v:64.4-95.7" *)
  always_ff @(posedge clk)
    if (reset) dstval <= 1'h0;
    else if (we) dstval <= wdstval;
  (* src = "./core/rs_mul.v:64.4-95.7" *)
  always_ff @(posedge clk)
    if (reset) spectag <= 5'h00;
    else if (we) spectag <= wspectag;
  (* src = "./core/rs_mul.v:64.4-95.7" *)
  always_ff @(posedge clk)
    if (reset) src1_signed <= 1'h0;
    else if (we) src1_signed <= wsrc1_signed;
  (* src = "./core/rs_mul.v:64.4-95.7" *)
  always_ff @(posedge clk)
    if (reset) src2_signed <= 1'h0;
    else if (we) src2_signed <= wsrc2_signed;
  (* src = "./core/rs_mul.v:64.4-95.7" *)
  always_ff @(posedge clk)
    if (reset) sel_lohi <= 1'h0;
    else if (we) sel_lohi <= wsel_lohi;
  (* src = "./core/rs_mul.v:64.4-95.7" *)
  always_ff @(posedge clk)
    if (reset) src1 <= 32'd0;
    else src1 <= _06_;
  (* src = "./core/rs_mul.v:64.4-95.7" *)
  always_ff @(posedge clk)
    if (reset) src2 <= 32'd0;
    else src2 <= _05_;
  (* src = "./core/rs_mul.v:64.4-95.7" *)
  always_ff @(posedge clk)
    if (reset) valid1 <= 1'h0;
    else valid1 <= _04_;
  (* src = "./core/rs_mul.v:64.4-95.7" *)
  always_ff @(posedge clk)
    if (reset) valid2 <= 1'h0;
    else valid2 <= _03_;
  assign _01_ = ~ (* src = "./core/rs_mul.v:59.21-59.28" *) valid1;
  assign _02_ = ~ (* src = "./core/rs_mul.v:61.21-61.28" *) valid2;
  assign _03_ = we ? (* full_case = 32'd1 *) (* src = "./core/rs_mul.v:77.20-77.22|./core/rs_mul.v:77.16-94.10" *) wvalid2 : nextvalid2;
  assign _04_ = we ? (* full_case = 32'd1 *) (* src = "./core/rs_mul.v:77.20-77.22|./core/rs_mul.v:77.16-94.10" *) wvalid1 : nextvalid1;
  assign _05_ = we ? (* full_case = 32'd1 *) (* src = "./core/rs_mul.v:77.20-77.22|./core/rs_mul.v:77.16-94.10" *) wsrc2 : nextsrc2;
  assign _06_ = we ? (* full_case = 32'd1 *) (* src = "./core/rs_mul.v:77.20-77.22|./core/rs_mul.v:77.16-94.10" *) wsrc1 : nextsrc1;
  assign ex_src1 = \__MUX_ternary/core/rs_mulv597815__WIRE_and/core/rs_mulv597814_Y  ? (* src = "./core/rs_mul.v:59.21-60.22" *) nextsrc1 : src1;
  assign ex_src2 = \__MUX_ternary/core/rs_mulv617818__WIRE_and/core/rs_mulv617817_Y  ? (* src = "./core/rs_mul.v:61.21-62.22" *) nextsrc2 : src2;
  (* module_not_derived = 32'd1 *)
  (* src = "./core/rs_mul.v:97.16-117.11" *)
  src_manager srcmng1 (
    .\__MUX_ternary/core/src_managerv263678__WIRE_opr_rdy (\src_manager-srcmng1___MUX_ternary/core/src_managerv263678__WIRE_opr_rdy ),
    .\__MUX_ternary/core/src_managerv273677__WIRE_and/core/src_managerv273660_Y (\src_manager-srcmng1___MUX_ternary/core/src_managerv273677__WIRE_and/core/src_managerv273660_Y ),
    .\__MUX_ternary/core/src_managerv283676__WIRE_and/core/src_managerv283663_Y (\src_manager-srcmng1___MUX_ternary/core/src_managerv283676__WIRE_and/core/src_managerv283663_Y ),
    .\__MUX_ternary/core/src_managerv293675__WIRE_and/core/src_managerv293666_Y (\src_manager-srcmng1___MUX_ternary/core/src_managerv293675__WIRE_and/core/src_managerv293666_Y ),
    .\__MUX_ternary/core/src_managerv303674__WIRE_and/core/src_managerv303669_Y (\src_manager-srcmng1___MUX_ternary/core/src_managerv303674__WIRE_and/core/src_managerv303669_Y ),
    .\__MUX_ternary/core/src_managerv313673__WIRE_and/core/src_managerv313672_Y (\src_manager-srcmng1___MUX_ternary/core/src_managerv313673__WIRE_and/core/src_managerv313672_Y ),
    .exdst1(exdst1),
    .exdst2(exdst2),
    .exdst3(exdst3),
    .exdst4(exdst4),
    .exdst5(exdst5),
    .exrslt1(exrslt1),
    .exrslt2(exrslt2),
    .exrslt3(exrslt3),
    .exrslt4(exrslt4),
    .exrslt5(exrslt5),
    .kill_spec1(kill_spec1),
    .kill_spec2(kill_spec2),
    .kill_spec3(kill_spec3),
    .kill_spec4(kill_spec4),
    .kill_spec5(kill_spec5),
    .metaReset_src_manager(metaReset_rs_mul_ent),
    .opr(src1),
    .opr_rdy(valid1),
    .resolved(nextvalid1),
    .src(nextsrc1)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./core/rs_mul.v:119.16-139.11" *)
  src_manager srcmng2 (
    .\__MUX_ternary/core/src_managerv263678__WIRE_opr_rdy (\src_manager-srcmng2___MUX_ternary/core/src_managerv263678__WIRE_opr_rdy ),
    .\__MUX_ternary/core/src_managerv273677__WIRE_and/core/src_managerv273660_Y (\src_manager-srcmng2___MUX_ternary/core/src_managerv273677__WIRE_and/core/src_managerv273660_Y ),
    .\__MUX_ternary/core/src_managerv283676__WIRE_and/core/src_managerv283663_Y (\src_manager-srcmng2___MUX_ternary/core/src_managerv283676__WIRE_and/core/src_managerv283663_Y ),
    .\__MUX_ternary/core/src_managerv293675__WIRE_and/core/src_managerv293666_Y (\src_manager-srcmng2___MUX_ternary/core/src_managerv293675__WIRE_and/core/src_managerv293666_Y ),
    .\__MUX_ternary/core/src_managerv303674__WIRE_and/core/src_managerv303669_Y (\src_manager-srcmng2___MUX_ternary/core/src_managerv303674__WIRE_and/core/src_managerv303669_Y ),
    .\__MUX_ternary/core/src_managerv313673__WIRE_and/core/src_managerv313672_Y (\src_manager-srcmng2___MUX_ternary/core/src_managerv313673__WIRE_and/core/src_managerv313672_Y ),
    .exdst1(exdst1),
    .exdst2(exdst2),
    .exdst3(exdst3),
    .exdst4(exdst4),
    .exdst5(exdst5),
    .exrslt1(exrslt1),
    .exrslt2(exrslt2),
    .exrslt3(exrslt3),
    .exrslt4(exrslt4),
    .exrslt5(exrslt5),
    .kill_spec1(kill_spec1),
    .kill_spec2(kill_spec2),
    .kill_spec3(kill_spec3),
    .kill_spec4(kill_spec4),
    .kill_spec5(kill_spec5),
    .metaReset_src_manager(metaReset_rs_mul_ent),
    .opr(src2),
    .opr_rdy(valid2),
    .resolved(nextvalid2),
    .src(nextsrc2)
  );
  assign __MUX_procmux28921__WIRE_we = we;
endmodule

(* hdlname = "\\rs_requestgenerator" *)
(* src = "./core/rs_reqgen.v:3.1-37.10" *)
module rs_requestgenerator(rsent_1, rsent_2, req1_alu, req2_alu, req_alunum, req1_branch, req2_branch, req_branchnum, req1_mul, req2_mul, req_mulnum, req1_ldst, req2_ldst, req_ldstnum, \__MUX_ternary/core/rs_reqgenv343649__WIRE_eq/core/rs_reqgenv343648_Y , \__MUX_ternary/core/rs_reqgenv333647__WIRE_eq/core/rs_reqgenv333646_Y , \__MUX_ternary/core/rs_reqgenv303644__WIRE_eq/core/rs_reqgenv303643_Y , \__MUX_ternary/core/rs_reqgenv293642__WIRE_eq/core/rs_reqgenv293641_Y , \__MUX_ternary/core/rs_reqgenv263639__WIRE_eq/core/rs_reqgenv263638_Y , \__MUX_ternary/core/rs_reqgenv253637__WIRE_eq/core/rs_reqgenv253636_Y , \__MUX_ternary/core/rs_reqgenv223634__WIRE_eq/core/rs_reqgenv223633_Y 
, \__MUX_ternary/core/rs_reqgenv213632__WIRE_eq/core/rs_reqgenv213631_Y , metaReset_rs_requestgenerator);
  (* mux_wire = 32'd1 *)
  (* rs_requestgenerator = 32'd1 *)
  output \__MUX_ternary/core/rs_reqgenv213632__WIRE_eq/core/rs_reqgenv213631_Y ;
  wire \__MUX_ternary/core/rs_reqgenv213632__WIRE_eq/core/rs_reqgenv213631_Y ;
  (* mux_wire = 32'd1 *)
  (* rs_requestgenerator = 32'd1 *)
  output \__MUX_ternary/core/rs_reqgenv223634__WIRE_eq/core/rs_reqgenv223633_Y ;
  wire \__MUX_ternary/core/rs_reqgenv223634__WIRE_eq/core/rs_reqgenv223633_Y ;
  (* mux_wire = 32'd1 *)
  (* rs_requestgenerator = 32'd1 *)
  output \__MUX_ternary/core/rs_reqgenv253637__WIRE_eq/core/rs_reqgenv253636_Y ;
  wire \__MUX_ternary/core/rs_reqgenv253637__WIRE_eq/core/rs_reqgenv253636_Y ;
  (* mux_wire = 32'd1 *)
  (* rs_requestgenerator = 32'd1 *)
  output \__MUX_ternary/core/rs_reqgenv263639__WIRE_eq/core/rs_reqgenv263638_Y ;
  wire \__MUX_ternary/core/rs_reqgenv263639__WIRE_eq/core/rs_reqgenv263638_Y ;
  (* mux_wire = 32'd1 *)
  (* rs_requestgenerator = 32'd1 *)
  output \__MUX_ternary/core/rs_reqgenv293642__WIRE_eq/core/rs_reqgenv293641_Y ;
  wire \__MUX_ternary/core/rs_reqgenv293642__WIRE_eq/core/rs_reqgenv293641_Y ;
  (* mux_wire = 32'd1 *)
  (* rs_requestgenerator = 32'd1 *)
  output \__MUX_ternary/core/rs_reqgenv303644__WIRE_eq/core/rs_reqgenv303643_Y ;
  wire \__MUX_ternary/core/rs_reqgenv303644__WIRE_eq/core/rs_reqgenv303643_Y ;
  (* mux_wire = 32'd1 *)
  (* rs_requestgenerator = 32'd1 *)
  output \__MUX_ternary/core/rs_reqgenv333647__WIRE_eq/core/rs_reqgenv333646_Y ;
  wire \__MUX_ternary/core/rs_reqgenv333647__WIRE_eq/core/rs_reqgenv333646_Y ;
  (* mux_wire = 32'd1 *)
  (* rs_requestgenerator = 32'd1 *)
  output \__MUX_ternary/core/rs_reqgenv343649__WIRE_eq/core/rs_reqgenv343648_Y ;
  wire \__MUX_ternary/core/rs_reqgenv343649__WIRE_eq/core/rs_reqgenv343648_Y ;
  (* meta_reset = 32'd1 *)
  input metaReset_rs_requestgenerator;
  wire metaReset_rs_requestgenerator;
  (* src = "./core/rs_reqgen.v:7.19-7.27" *)
  output req1_alu;
  wire req1_alu;
  (* src = "./core/rs_reqgen.v:10.19-10.30" *)
  output req1_branch;
  wire req1_branch;
  (* src = "./core/rs_reqgen.v:16.19-16.28" *)
  output req1_ldst;
  wire req1_ldst;
  (* src = "./core/rs_reqgen.v:13.19-13.27" *)
  output req1_mul;
  wire req1_mul;
  (* src = "./core/rs_reqgen.v:8.19-8.27" *)
  output req2_alu;
  wire req2_alu;
  (* src = "./core/rs_reqgen.v:11.19-11.30" *)
  output req2_branch;
  wire req2_branch;
  (* src = "./core/rs_reqgen.v:17.19-17.28" *)
  output req2_ldst;
  wire req2_ldst;
  (* src = "./core/rs_reqgen.v:14.19-14.27" *)
  output req2_mul;
  wire req2_mul;
  (* src = "./core/rs_reqgen.v:9.24-9.34" *)
  output [1:0] req_alunum;
  wire [1:0] req_alunum;
  (* src = "./core/rs_reqgen.v:12.24-12.37" *)
  output [1:0] req_branchnum;
  wire [1:0] req_branchnum;
  (* src = "./core/rs_reqgen.v:18.24-18.35" *)
  output [1:0] req_ldstnum;
  wire [1:0] req_ldstnum;
  (* src = "./core/rs_reqgen.v:15.24-15.34" *)
  output [1:0] req_mulnum;
  wire [1:0] req_mulnum;
  (* src = "./core/rs_reqgen.v:5.23-5.30" *)
  input [2:0] rsent_1;
  wire [2:0] rsent_1;
  (* src = "./core/rs_reqgen.v:6.23-6.30" *)
  input [2:0] rsent_2;
  wire [2:0] rsent_2;
  assign req_alunum = { 1'h0, req1_alu } + (* src = "./core/rs_reqgen.v:23.24-23.59" *) { 1'h0, req2_alu };
  assign req_branchnum = { 1'h0, req1_branch } + (* src = "./core/rs_reqgen.v:27.27-27.68" *) { 1'h0, req2_branch };
  assign req_mulnum = { 1'h0, req1_mul } + (* src = "./core/rs_reqgen.v:31.24-31.59" *) { 1'h0, req2_mul };
  assign req_ldstnum = { 1'h0, req1_ldst } + (* src = "./core/rs_reqgen.v:35.25-35.62" *) { 1'h0, req2_ldst };
  assign \__MUX_ternary/core/rs_reqgenv213632__WIRE_eq/core/rs_reqgenv213631_Y  = rsent_1 == (* src = "./core/rs_reqgen.v:21.23-21.35" *) 3'h1;
  assign \__MUX_ternary/core/rs_reqgenv223634__WIRE_eq/core/rs_reqgenv223633_Y  = rsent_2 == (* src = "./core/rs_reqgen.v:22.23-22.35" *) 3'h1;
  assign \__MUX_ternary/core/rs_reqgenv253637__WIRE_eq/core/rs_reqgenv253636_Y  = rsent_1 == (* src = "./core/rs_reqgen.v:25.26-25.38" *) 3'h2;
  assign \__MUX_ternary/core/rs_reqgenv263639__WIRE_eq/core/rs_reqgenv263638_Y  = rsent_2 == (* src = "./core/rs_reqgen.v:26.26-26.38" *) 3'h2;
  assign \__MUX_ternary/core/rs_reqgenv293642__WIRE_eq/core/rs_reqgenv293641_Y  = rsent_1 == (* src = "./core/rs_reqgen.v:29.23-29.35" *) 3'h3;
  assign \__MUX_ternary/core/rs_reqgenv303644__WIRE_eq/core/rs_reqgenv303643_Y  = rsent_2 == (* src = "./core/rs_reqgen.v:30.23-30.35" *) 3'h3;
  assign \__MUX_ternary/core/rs_reqgenv333647__WIRE_eq/core/rs_reqgenv333646_Y  = rsent_1 == (* src = "./core/rs_reqgen.v:33.24-33.36" *) 3'h4;
  assign \__MUX_ternary/core/rs_reqgenv343649__WIRE_eq/core/rs_reqgenv343648_Y  = rsent_2 == (* src = "./core/rs_reqgen.v:34.24-34.36" *) 3'h4;
  assign req1_alu = \__MUX_ternary/core/rs_reqgenv213632__WIRE_eq/core/rs_reqgenv213631_Y  ? (* src = "./core/rs_reqgen.v:21.22-21.50" *) 1'h1 : 1'h0;
  assign req2_alu = \__MUX_ternary/core/rs_reqgenv223634__WIRE_eq/core/rs_reqgenv223633_Y  ? (* src = "./core/rs_reqgen.v:22.22-22.50" *) 1'h1 : 1'h0;
  assign req1_branch = \__MUX_ternary/core/rs_reqgenv253637__WIRE_eq/core/rs_reqgenv253636_Y  ? (* src = "./core/rs_reqgen.v:25.25-25.53" *) 1'h1 : 1'h0;
  assign req2_branch = \__MUX_ternary/core/rs_reqgenv263639__WIRE_eq/core/rs_reqgenv263638_Y  ? (* src = "./core/rs_reqgen.v:26.25-26.53" *) 1'h1 : 1'h0;
  assign req1_mul = \__MUX_ternary/core/rs_reqgenv293642__WIRE_eq/core/rs_reqgenv293641_Y  ? (* src = "./core/rs_reqgen.v:29.22-29.50" *) 1'h1 : 1'h0;
  assign req2_mul = \__MUX_ternary/core/rs_reqgenv303644__WIRE_eq/core/rs_reqgenv303643_Y  ? (* src = "./core/rs_reqgen.v:30.22-30.50" *) 1'h1 : 1'h0;
  assign req1_ldst = \__MUX_ternary/core/rs_reqgenv333647__WIRE_eq/core/rs_reqgenv333646_Y  ? (* src = "./core/rs_reqgen.v:33.23-33.51" *) 1'h1 : 1'h0;
  assign req2_ldst = \__MUX_ternary/core/rs_reqgenv343649__WIRE_eq/core/rs_reqgenv343648_Y  ? (* src = "./core/rs_reqgen.v:34.23-34.51" *) 1'h1 : 1'h0;
endmodule

(* hdlname = "\\sel_bhrfix" *)
(* src = "./core/gshare.v:8.1-29.10" *)
module sel_bhrfix(sel, bhr0, bhr1, bhr2, bhr3, bhr4, out, __MUX_autopmuxtreecc65recursive_mux_generator30214__WIRE_procmux28395_CMP, __MUX_autopmuxtreecc65recursive_mux_generator30220__WIRE_autortlilcc2403ReduceOr30219, __MUX_autopmuxtreecc65recursive_mux_generator30216__WIRE_procmux28394_CMP, __MUX_autopmuxtreecc65recursive_mux_generator30210__WIRE_procmux28392_CMP, __MUX_autopmuxtreecc65recursive_mux_generator30212__WIRE_procmux28391_CMP, metaReset_sel_bhrfix);
  wire [9:0] _00_;
  wire [9:0] _01_;
  wire [9:0] _02_;
  wire [9:0] _03_;
  wire _04_;
  (* mux_wire = 32'd1 *)
  (* sel_bhrfix = 32'd1 *)
  output __MUX_autopmuxtreecc65recursive_mux_generator30210__WIRE_procmux28392_CMP;
  wire __MUX_autopmuxtreecc65recursive_mux_generator30210__WIRE_procmux28392_CMP;
  (* mux_wire = 32'd1 *)
  (* sel_bhrfix = 32'd1 *)
  output __MUX_autopmuxtreecc65recursive_mux_generator30212__WIRE_procmux28391_CMP;
  wire __MUX_autopmuxtreecc65recursive_mux_generator30212__WIRE_procmux28391_CMP;
  (* mux_wire = 32'd1 *)
  (* sel_bhrfix = 32'd1 *)
  output __MUX_autopmuxtreecc65recursive_mux_generator30214__WIRE_procmux28395_CMP;
  wire __MUX_autopmuxtreecc65recursive_mux_generator30214__WIRE_procmux28395_CMP;
  (* mux_wire = 32'd1 *)
  (* sel_bhrfix = 32'd1 *)
  output __MUX_autopmuxtreecc65recursive_mux_generator30216__WIRE_procmux28394_CMP;
  wire __MUX_autopmuxtreecc65recursive_mux_generator30216__WIRE_procmux28394_CMP;
  (* mux_wire = 32'd1 *)
  (* sel_bhrfix = 32'd1 *)
  output __MUX_autopmuxtreecc65recursive_mux_generator30220__WIRE_autortlilcc2403ReduceOr30219;
  wire __MUX_autopmuxtreecc65recursive_mux_generator30220__WIRE_autortlilcc2403ReduceOr30219;
  (* src = "./core/gshare.v:10.25-10.29" *)
  input [9:0] bhr0;
  wire [9:0] bhr0;
  (* src = "./core/gshare.v:11.25-11.29" *)
  input [9:0] bhr1;
  wire [9:0] bhr1;
  (* src = "./core/gshare.v:12.25-12.29" *)
  input [9:0] bhr2;
  wire [9:0] bhr2;
  (* src = "./core/gshare.v:13.25-13.29" *)
  input [9:0] bhr3;
  wire [9:0] bhr3;
  (* src = "./core/gshare.v:14.25-14.29" *)
  input [9:0] bhr4;
  wire [9:0] bhr4;
  (* meta_reset = 32'd1 *)
  input metaReset_sel_bhrfix;
  wire metaReset_sel_bhrfix;
  (* src = "./core/gshare.v:15.25-15.28" *)
  output [9:0] out;
  wire [9:0] out;
  (* src = "./core/gshare.v:9.24-9.27" *)
  input [4:0] sel;
  wire [4:0] sel;
  assign __MUX_autopmuxtreecc65recursive_mux_generator30220__WIRE_autortlilcc2403ReduceOr30219 = | { _04_, __MUX_autopmuxtreecc65recursive_mux_generator30210__WIRE_procmux28392_CMP, __MUX_autopmuxtreecc65recursive_mux_generator30212__WIRE_procmux28391_CMP };
  assign _00_ = __MUX_autopmuxtreecc65recursive_mux_generator30210__WIRE_procmux28392_CMP ? bhr3 : bhr2;
  assign _01_ = __MUX_autopmuxtreecc65recursive_mux_generator30212__WIRE_procmux28391_CMP ? bhr4 : _00_;
  assign _02_ = __MUX_autopmuxtreecc65recursive_mux_generator30214__WIRE_procmux28395_CMP ? bhr0 : 10'h000;
  assign _03_ = __MUX_autopmuxtreecc65recursive_mux_generator30216__WIRE_procmux28394_CMP ? bhr1 : _02_;
  assign out = __MUX_autopmuxtreecc65recursive_mux_generator30220__WIRE_autortlilcc2403ReduceOr30219 ? _01_ : _03_;
  assign __MUX_autopmuxtreecc65recursive_mux_generator30212__WIRE_procmux28391_CMP = sel == (* full_case = 32'd1 *) (* src = "./core/gshare.v:0.0-0.0|./core/gshare.v:19.7-26.14" *) 5'h10;
  assign __MUX_autopmuxtreecc65recursive_mux_generator30210__WIRE_procmux28392_CMP = sel == (* full_case = 32'd1 *) (* src = "./core/gshare.v:0.0-0.0|./core/gshare.v:19.7-26.14" *) 5'h08;
  assign _04_ = sel == (* full_case = 32'd1 *) (* src = "./core/gshare.v:0.0-0.0|./core/gshare.v:19.7-26.14" *) 5'h04;
  assign __MUX_autopmuxtreecc65recursive_mux_generator30216__WIRE_procmux28394_CMP = sel == (* full_case = 32'd1 *) (* src = "./core/gshare.v:0.0-0.0|./core/gshare.v:19.7-26.14" *) 5'h02;
  assign __MUX_autopmuxtreecc65recursive_mux_generator30214__WIRE_procmux28395_CMP = sel == (* full_case = 32'd1 *) (* src = "./core/gshare.v:0.0-0.0|./core/gshare.v:19.7-26.14" *) 5'h01;
endmodule

(* hdlname = "\\select_logic" *)
(* src = "./core/pipeline_if.v:87.1-122.10" *)
module select_logic(sel, idata, inst1, inst2, invalid, __MUX_autopmuxtreecc65recursive_mux_generator29974__WIRE_procmux23536_CMP, __MUX_autopmuxtreecc65recursive_mux_generator29976__WIRE_procmux23538_CMP, __MUX_autopmuxtreecc65recursive_mux_generator29980__WIRE_autortlilcc2430Or29979, metaReset_select_logic);
  wire [31:0] _00_;
  wire [31:0] _01_;
  wire [31:0] _02_;
  wire [31:0] _03_;
  wire _04_;
  (* mux_wire = 32'd1 *)
  (* select_logic = 32'd1 *)
  output __MUX_autopmuxtreecc65recursive_mux_generator29974__WIRE_procmux23536_CMP;
  wire __MUX_autopmuxtreecc65recursive_mux_generator29974__WIRE_procmux23536_CMP;
  (* mux_wire = 32'd1 *)
  (* select_logic = 32'd1 *)
  output __MUX_autopmuxtreecc65recursive_mux_generator29976__WIRE_procmux23538_CMP;
  wire __MUX_autopmuxtreecc65recursive_mux_generator29976__WIRE_procmux23538_CMP;
  (* mux_wire = 32'd1 *)
  (* select_logic = 32'd1 *)
  output __MUX_autopmuxtreecc65recursive_mux_generator29980__WIRE_autortlilcc2430Or29979;
  wire __MUX_autopmuxtreecc65recursive_mux_generator29980__WIRE_autortlilcc2430Or29979;
  (* src = "./core/pipeline_if.v:90.26-90.31" *)
  input [127:0] idata;
  wire [127:0] idata;
  (* src = "./core/pipeline_if.v:91.25-91.30" *)
  output [31:0] inst1;
  wire [31:0] inst1;
  (* src = "./core/pipeline_if.v:92.25-92.30" *)
  output [31:0] inst2;
  wire [31:0] inst2;
  (* src = "./core/pipeline_if.v:93.19-93.26" *)
  output invalid;
  wire invalid;
  (* meta_reset = 32'd1 *)
  input metaReset_select_logic;
  wire metaReset_select_logic;
  (* src = "./core/pipeline_if.v:89.23-89.26" *)
  input [1:0] sel;
  wire [1:0] sel;
  assign __MUX_autopmuxtreecc65recursive_mux_generator29980__WIRE_autortlilcc2430Or29979 = _04_ | __MUX_autopmuxtreecc65recursive_mux_generator29974__WIRE_procmux23536_CMP;
  assign _00_ = __MUX_autopmuxtreecc65recursive_mux_generator29974__WIRE_procmux23536_CMP ? idata[127:96] : idata[95:64];
  assign _01_ = __MUX_autopmuxtreecc65recursive_mux_generator29976__WIRE_procmux23538_CMP ? idata[63:32] : idata[31:0];
  assign inst1 = __MUX_autopmuxtreecc65recursive_mux_generator29980__WIRE_autortlilcc2430Or29979 ? _00_ : _01_;
  assign _02_ = __MUX_autopmuxtreecc65recursive_mux_generator29974__WIRE_procmux23536_CMP ? idata[31:0] : idata[127:96];
  assign _03_ = __MUX_autopmuxtreecc65recursive_mux_generator29976__WIRE_procmux23538_CMP ? idata[95:64] : idata[63:32];
  assign inst2 = __MUX_autopmuxtreecc65recursive_mux_generator29980__WIRE_autortlilcc2430Or29979 ? _02_ : _03_;
  assign __MUX_autopmuxtreecc65recursive_mux_generator29974__WIRE_procmux23536_CMP = sel == (* full_case = 32'd1 *) (* src = "./core/pipeline_if.v:0.0-0.0|./core/pipeline_if.v:102.7-119.14" *) 2'h3;
  assign _04_ = sel == (* full_case = 32'd1 *) (* src = "./core/pipeline_if.v:0.0-0.0|./core/pipeline_if.v:102.7-119.14" *) 2'h2;
  assign __MUX_autopmuxtreecc65recursive_mux_generator29976__WIRE_procmux23538_CMP = sel == (* full_case = 32'd1 *) (* src = "./core/pipeline_if.v:0.0-0.0|./core/pipeline_if.v:102.7-119.14" *) 2'h1;
  assign invalid = sel[0];
endmodule

(* hdlname = "\\sourceoperand_manager" *)
(* src = "./core/srcopr_manager.v:3.1-24.10" *)
module sourceoperand_manager(arfdata, arf_busy, rrf_valid, rrftag, rrfdata, dst1_renamed, src_eq_dst1, src_eq_0, src, rdy, \__MUX_ternary/core/srcopr_managerv183825__WIRE_src_eq_dst1 , \__MUX_ternary/core/srcopr_managerv203822__WIRE_rrf_valid , \__MUX_ternary/core/srcopr_managerv193823__WIRE_arf_busy , \__MUX_ternary/core/srcopr_managerv173826__WIRE_src_eq_0 , metaReset_sourceoperand_manager);
  (* src = "./core/srcopr_manager.v:22.29-22.67" *)
  wire _00_;
  (* src = "./core/srcopr_manager.v:19.3-19.12" *)
  wire _01_;
  (* src = "./core/srcopr_manager.v:22.29-22.41" *)
  wire _02_;
  (* src = "./core/srcopr_manager.v:22.45-22.66" *)
  wire _03_;
  (* src = "./core/srcopr_manager.v:18.3-21.9" *)
  wire [31:0] _04_;
  (* src = "./core/srcopr_manager.v:19.3-21.9" *)
  wire [31:0] _05_;
  (* src = "./core/srcopr_manager.v:20.3-21.9" *)
  wire [31:0] _06_;
  (* mux_wire = 32'd1 *)
  (* sourceoperand_manager = 32'd1 *)
  output \__MUX_ternary/core/srcopr_managerv173826__WIRE_src_eq_0 ;
  wire \__MUX_ternary/core/srcopr_managerv173826__WIRE_src_eq_0 ;
  (* mux_wire = 32'd1 *)
  (* sourceoperand_manager = 32'd1 *)
  output \__MUX_ternary/core/srcopr_managerv183825__WIRE_src_eq_dst1 ;
  wire \__MUX_ternary/core/srcopr_managerv183825__WIRE_src_eq_dst1 ;
  (* mux_wire = 32'd1 *)
  (* sourceoperand_manager = 32'd1 *)
  output \__MUX_ternary/core/srcopr_managerv193823__WIRE_arf_busy ;
  wire \__MUX_ternary/core/srcopr_managerv193823__WIRE_arf_busy ;
  (* mux_wire = 32'd1 *)
  (* sourceoperand_manager = 32'd1 *)
  output \__MUX_ternary/core/srcopr_managerv203822__WIRE_rrf_valid ;
  wire \__MUX_ternary/core/srcopr_managerv203822__WIRE_rrf_valid ;
  (* src = "./core/srcopr_manager.v:6.24-6.32" *)
  input arf_busy;
  wire arf_busy;
  (* src = "./core/srcopr_manager.v:5.25-5.32" *)
  input [31:0] arfdata;
  wire [31:0] arfdata;
  (* src = "./core/srcopr_manager.v:10.25-10.37" *)
  input [5:0] dst1_renamed;
  wire [5:0] dst1_renamed;
  (* meta_reset = 32'd1 *)
  input metaReset_sourceoperand_manager;
  wire metaReset_sourceoperand_manager;
  (* src = "./core/srcopr_manager.v:14.25-14.28" *)
  output rdy;
  wire rdy;
  (* src = "./core/srcopr_manager.v:7.24-7.33" *)
  input rrf_valid;
  wire rrf_valid;
  (* src = "./core/srcopr_manager.v:9.25-9.32" *)
  input [31:0] rrfdata;
  wire [31:0] rrfdata;
  (* src = "./core/srcopr_manager.v:8.25-8.31" *)
  input [5:0] rrftag;
  wire [5:0] rrftag;
  (* src = "./core/srcopr_manager.v:13.25-13.28" *)
  output [31:0] src;
  wire [31:0] src;
  (* src = "./core/srcopr_manager.v:12.24-12.32" *)
  input src_eq_0;
  wire src_eq_0;
  (* src = "./core/srcopr_manager.v:11.24-11.35" *)
  input src_eq_dst1;
  wire src_eq_dst1;
  assign _00_ = _02_ & (* src = "./core/srcopr_manager.v:22.29-22.67" *) _03_;
  assign _02_ = ~ (* src = "./core/srcopr_manager.v:22.29-22.41" *) src_eq_dst1;
  assign _01_ = ~ (* src = "./core/srcopr_manager.v:22.45-22.54" *) arf_busy;
  assign _03_ = _01_ | (* src = "./core/srcopr_manager.v:22.45-22.66" *) rrf_valid;
  assign rdy = src_eq_0 | (* src = "./core/srcopr_manager.v:22.17-22.68" *) _00_;
  assign src = src_eq_0 ? (* src = "./core/srcopr_manager.v:17.17-21.9" *) 32'd0 : _04_;
  assign _04_ = src_eq_dst1 ? (* src = "./core/srcopr_manager.v:18.3-21.9" *) { 26'h0000000, dst1_renamed } : _05_;
  assign _05_ = arf_busy ? (* src = "./core/srcopr_manager.v:19.3-21.9" *) _06_ : arfdata;
  assign _06_ = rrf_valid ? (* src = "./core/srcopr_manager.v:20.3-21.9" *) rrfdata : { 26'h0000000, rrftag };
  assign \__MUX_ternary/core/srcopr_managerv203822__WIRE_rrf_valid  = rrf_valid;
  assign \__MUX_ternary/core/srcopr_managerv193823__WIRE_arf_busy  = arf_busy;
  assign \__MUX_ternary/core/srcopr_managerv183825__WIRE_src_eq_dst1  = src_eq_dst1;
  assign \__MUX_ternary/core/srcopr_managerv173826__WIRE_src_eq_0  = src_eq_0;
endmodule

(* hdlname = "\\src_a_mux" *)
(* src = "./core/srcsel.v:4.1-20.10" *)
module src_a_mux(src_a_sel, pc, rs1, alu_src_a, __MUX_autopmuxtreecc65recursive_mux_generator30250__WIRE_procmux28897_CMP, __MUX_autopmuxtreecc65recursive_mux_generator30248__WIRE_procmux28898_CMP, metaReset_src_a_mux);
  wire [31:0] _0_;
  (* mux_wire = 32'd1 *)
  (* src_a_mux = 32'd1 *)
  output __MUX_autopmuxtreecc65recursive_mux_generator30248__WIRE_procmux28898_CMP;
  wire __MUX_autopmuxtreecc65recursive_mux_generator30248__WIRE_procmux28898_CMP;
  (* mux_wire = 32'd1 *)
  (* src_a_mux = 32'd1 *)
  output __MUX_autopmuxtreecc65recursive_mux_generator30250__WIRE_procmux28897_CMP;
  wire __MUX_autopmuxtreecc65recursive_mux_generator30250__WIRE_procmux28897_CMP;
  (* src = "./core/srcsel.v:8.42-8.51" *)
  output [31:0] alu_src_a;
  wire [31:0] alu_src_a;
  (* meta_reset = 32'd1 *)
  input metaReset_src_a_mux;
  wire metaReset_src_a_mux;
  (* src = "./core/srcsel.v:6.42-6.44" *)
  input [31:0] pc;
  wire [31:0] pc;
  (* src = "./core/srcsel.v:7.42-7.45" *)
  input [31:0] rs1;
  wire [31:0] rs1;
  (* src = "./core/srcsel.v:5.37-5.46" *)
  input [1:0] src_a_sel;
  wire [1:0] src_a_sel;
  assign _0_ = __MUX_autopmuxtreecc65recursive_mux_generator30248__WIRE_procmux28898_CMP ? rs1 : 32'd0;
  assign alu_src_a = __MUX_autopmuxtreecc65recursive_mux_generator30250__WIRE_procmux28897_CMP ? pc : _0_;
  assign __MUX_autopmuxtreecc65recursive_mux_generator30250__WIRE_procmux28897_CMP = src_a_sel == (* full_case = 32'd1 *) (* src = "./core/srcsel.v:0.0-0.0|./core/srcsel.v:13.7-17.14" *) 2'h1;
  assign __MUX_autopmuxtreecc65recursive_mux_generator30248__WIRE_procmux28898_CMP = ! (* full_case = 32'd1 *) (* src = "./core/srcsel.v:0.0-0.0|./core/srcsel.v:13.7-17.14" *) src_a_sel;
endmodule

(* hdlname = "\\src_b_mux" *)
(* src = "./core/srcsel.v:23.1-40.10" *)
module src_b_mux(src_b_sel, imm, rs2, alu_src_b, __MUX_autopmuxtreecc65recursive_mux_generator30262__WIRE_autortlilcc2430Or30261, __MUX_autopmuxtreecc65recursive_mux_generator30258__WIRE_procmux28903_CMP, __MUX_autopmuxtreecc65recursive_mux_generator30256__WIRE_procmux28901_CMP, metaReset_src_b_mux);
  wire [31:0] _0_;
  wire [31:0] _1_;
  wire _2_;
  (* mux_wire = 32'd1 *)
  (* src_b_mux = 32'd1 *)
  output __MUX_autopmuxtreecc65recursive_mux_generator30256__WIRE_procmux28901_CMP;
  wire __MUX_autopmuxtreecc65recursive_mux_generator30256__WIRE_procmux28901_CMP;
  (* mux_wire = 32'd1 *)
  (* src_b_mux = 32'd1 *)
  output __MUX_autopmuxtreecc65recursive_mux_generator30258__WIRE_procmux28903_CMP;
  wire __MUX_autopmuxtreecc65recursive_mux_generator30258__WIRE_procmux28903_CMP;
  (* mux_wire = 32'd1 *)
  (* src_b_mux = 32'd1 *)
  output __MUX_autopmuxtreecc65recursive_mux_generator30262__WIRE_autortlilcc2430Or30261;
  wire __MUX_autopmuxtreecc65recursive_mux_generator30262__WIRE_autortlilcc2430Or30261;
  (* src = "./core/srcsel.v:27.42-27.51" *)
  output [31:0] alu_src_b;
  wire [31:0] alu_src_b;
  (* src = "./core/srcsel.v:25.42-25.45" *)
  input [31:0] imm;
  wire [31:0] imm;
  (* meta_reset = 32'd1 *)
  input metaReset_src_b_mux;
  wire metaReset_src_b_mux;
  (* src = "./core/srcsel.v:26.42-26.45" *)
  input [31:0] rs2;
  wire [31:0] rs2;
  (* src = "./core/srcsel.v:24.37-24.46" *)
  input [1:0] src_b_sel;
  wire [1:0] src_b_sel;
  assign __MUX_autopmuxtreecc65recursive_mux_generator30262__WIRE_autortlilcc2430Or30261 = _2_ | __MUX_autopmuxtreecc65recursive_mux_generator30256__WIRE_procmux28901_CMP;
  assign _0_ = __MUX_autopmuxtreecc65recursive_mux_generator30256__WIRE_procmux28901_CMP ? 32'd4 : imm;
  assign _1_ = __MUX_autopmuxtreecc65recursive_mux_generator30258__WIRE_procmux28903_CMP ? rs2 : 32'd0;
  assign alu_src_b = __MUX_autopmuxtreecc65recursive_mux_generator30262__WIRE_autortlilcc2430Or30261 ? _0_ : _1_;
  assign __MUX_autopmuxtreecc65recursive_mux_generator30256__WIRE_procmux28901_CMP = src_b_sel == (* full_case = 32'd1 *) (* src = "./core/srcsel.v:0.0-0.0|./core/srcsel.v:32.7-37.14" *) 2'h2;
  assign _2_ = src_b_sel == (* full_case = 32'd1 *) (* src = "./core/srcsel.v:0.0-0.0|./core/srcsel.v:32.7-37.14" *) 2'h1;
  assign __MUX_autopmuxtreecc65recursive_mux_generator30258__WIRE_procmux28903_CMP = ! (* full_case = 32'd1 *) (* src = "./core/srcsel.v:0.0-0.0|./core/srcsel.v:32.7-37.14" *) src_b_sel;
endmodule

(* hdlname = "\\src_manager" *)
(* src = "./core/src_manager.v:3.1-40.10" *)
module src_manager(opr, opr_rdy, exrslt1, exdst1, kill_spec1, exrslt2, exdst2, kill_spec2, exrslt3, exdst3, kill_spec3, exrslt4, exdst4, kill_spec4, exrslt5, exdst5, kill_spec5, src, resolved, \__MUX_ternary/core/src_managerv263678__WIRE_opr_rdy , \__MUX_ternary/core/src_managerv313673__WIRE_and/core/src_managerv313672_Y 
, \__MUX_ternary/core/src_managerv303674__WIRE_and/core/src_managerv303669_Y , \__MUX_ternary/core/src_managerv293675__WIRE_and/core/src_managerv293666_Y , \__MUX_ternary/core/src_managerv283676__WIRE_and/core/src_managerv283663_Y , \__MUX_ternary/core/src_managerv273677__WIRE_and/core/src_managerv273660_Y , metaReset_src_manager);
  (* src = "./core/src_manager.v:27.18-27.31" *)
  wire _00_;
  (* src = "./core/src_manager.v:28.18-28.31" *)
  wire _01_;
  (* src = "./core/src_manager.v:29.18-29.31" *)
  wire _02_;
  (* src = "./core/src_manager.v:30.18-30.31" *)
  wire _03_;
  (* src = "./core/src_manager.v:31.18-31.31" *)
  wire _04_;
  (* src = "./core/src_manager.v:27.3-27.14" *)
  wire _05_;
  (* src = "./core/src_manager.v:28.3-28.14" *)
  wire _06_;
  (* src = "./core/src_manager.v:29.3-29.14" *)
  wire _07_;
  (* src = "./core/src_manager.v:30.3-30.14" *)
  wire _08_;
  (* src = "./core/src_manager.v:31.3-31.14" *)
  wire _09_;
  (* src = "./core/src_manager.v:33.22-34.39" *)
  wire _10_;
  (* src = "./core/src_manager.v:33.22-35.39" *)
  wire _11_;
  (* src = "./core/src_manager.v:33.22-36.39" *)
  wire _12_;
  (* src = "./core/src_manager.v:33.22-37.39" *)
  wire _13_;
  (* src = "./core/src_manager.v:27.3-31.48" *)
  wire [31:0] _14_;
  (* src = "./core/src_manager.v:28.3-31.48" *)
  wire [31:0] _15_;
  (* src = "./core/src_manager.v:29.3-31.48" *)
  wire [31:0] _16_;
  (* src = "./core/src_manager.v:30.3-31.48" *)
  wire [31:0] _17_;
  (* src = "./core/src_manager.v:31.3-31.48" *)
  wire [31:0] _18_;
  (* mux_wire = 32'd1 *)
  (* src_manager = 32'd1 *)
  output \__MUX_ternary/core/src_managerv263678__WIRE_opr_rdy ;
  wire \__MUX_ternary/core/src_managerv263678__WIRE_opr_rdy ;
  (* mux_wire = 32'd1 *)
  (* src_manager = 32'd1 *)
  output \__MUX_ternary/core/src_managerv273677__WIRE_and/core/src_managerv273660_Y ;
  wire \__MUX_ternary/core/src_managerv273677__WIRE_and/core/src_managerv273660_Y ;
  (* mux_wire = 32'd1 *)
  (* src_manager = 32'd1 *)
  output \__MUX_ternary/core/src_managerv283676__WIRE_and/core/src_managerv283663_Y ;
  wire \__MUX_ternary/core/src_managerv283676__WIRE_and/core/src_managerv283663_Y ;
  (* mux_wire = 32'd1 *)
  (* src_manager = 32'd1 *)
  output \__MUX_ternary/core/src_managerv293675__WIRE_and/core/src_managerv293666_Y ;
  wire \__MUX_ternary/core/src_managerv293675__WIRE_and/core/src_managerv293666_Y ;
  (* mux_wire = 32'd1 *)
  (* src_manager = 32'd1 *)
  output \__MUX_ternary/core/src_managerv303674__WIRE_and/core/src_managerv303669_Y ;
  wire \__MUX_ternary/core/src_managerv303674__WIRE_and/core/src_managerv303669_Y ;
  (* mux_wire = 32'd1 *)
  (* src_manager = 32'd1 *)
  output \__MUX_ternary/core/src_managerv313673__WIRE_and/core/src_managerv313672_Y ;
  wire \__MUX_ternary/core/src_managerv313673__WIRE_and/core/src_managerv313672_Y ;
  (* src = "./core/src_manager.v:8.25-8.31" *)
  input [5:0] exdst1;
  wire [5:0] exdst1;
  (* src = "./core/src_manager.v:11.25-11.31" *)
  input [5:0] exdst2;
  wire [5:0] exdst2;
  (* src = "./core/src_manager.v:14.25-14.31" *)
  input [5:0] exdst3;
  wire [5:0] exdst3;
  (* src = "./core/src_manager.v:17.25-17.31" *)
  input [5:0] exdst4;
  wire [5:0] exdst4;
  (* src = "./core/src_manager.v:20.25-20.31" *)
  input [5:0] exdst5;
  wire [5:0] exdst5;
  (* src = "./core/src_manager.v:7.25-7.32" *)
  input [31:0] exrslt1;
  wire [31:0] exrslt1;
  (* src = "./core/src_manager.v:10.25-10.32" *)
  input [31:0] exrslt2;
  wire [31:0] exrslt2;
  (* src = "./core/src_manager.v:13.25-13.32" *)
  input [31:0] exrslt3;
  wire [31:0] exrslt3;
  (* src = "./core/src_manager.v:16.25-16.32" *)
  input [31:0] exrslt4;
  wire [31:0] exrslt4;
  (* src = "./core/src_manager.v:19.25-19.32" *)
  input [31:0] exrslt5;
  wire [31:0] exrslt5;
  (* src = "./core/src_manager.v:9.24-9.34" *)
  input kill_spec1;
  wire kill_spec1;
  (* src = "./core/src_manager.v:12.24-12.34" *)
  input kill_spec2;
  wire kill_spec2;
  (* src = "./core/src_manager.v:15.24-15.34" *)
  input kill_spec3;
  wire kill_spec3;
  (* src = "./core/src_manager.v:18.24-18.34" *)
  input kill_spec4;
  wire kill_spec4;
  (* src = "./core/src_manager.v:21.24-21.34" *)
  input kill_spec5;
  wire kill_spec5;
  (* meta_reset = 32'd1 *)
  input metaReset_src_manager;
  wire metaReset_src_manager;
  (* src = "./core/src_manager.v:5.25-5.28" *)
  input [31:0] opr;
  wire [31:0] opr;
  (* src = "./core/src_manager.v:6.24-6.31" *)
  input opr_rdy;
  wire opr_rdy;
  (* src = "./core/src_manager.v:23.25-23.33" *)
  output resolved;
  wire resolved;
  (* src = "./core/src_manager.v:22.25-22.28" *)
  output [31:0] src;
  wire [31:0] src;
  assign \__MUX_ternary/core/src_managerv293675__WIRE_and/core/src_managerv293666_Y  = _07_ & (* src = "./core/src_manager.v:29.3-29.32" *) _02_;
  assign \__MUX_ternary/core/src_managerv303674__WIRE_and/core/src_managerv303669_Y  = _08_ & (* src = "./core/src_manager.v:30.3-30.32" *) _03_;
  assign \__MUX_ternary/core/src_managerv313673__WIRE_and/core/src_managerv313672_Y  = _09_ & (* src = "./core/src_manager.v:31.3-31.32" *) _04_;
  assign \__MUX_ternary/core/src_managerv273677__WIRE_and/core/src_managerv273660_Y  = _05_ & (* src = "./core/src_manager.v:34.9-34.38" *) _00_;
  assign \__MUX_ternary/core/src_managerv283676__WIRE_and/core/src_managerv283663_Y  = _06_ & (* src = "./core/src_manager.v:35.9-35.38" *) _01_;
  assign _00_ = exdst1 == (* src = "./core/src_manager.v:34.24-34.37" *) opr;
  assign _01_ = exdst2 == (* src = "./core/src_manager.v:35.24-35.37" *) opr;
  assign _02_ = exdst3 == (* src = "./core/src_manager.v:36.24-36.37" *) opr;
  assign _03_ = exdst4 == (* src = "./core/src_manager.v:37.24-37.37" *) opr;
  assign _04_ = exdst5 == (* src = "./core/src_manager.v:38.24-38.37" *) opr;
  assign _05_ = ~ (* src = "./core/src_manager.v:34.9-34.20" *) kill_spec1;
  assign _06_ = ~ (* src = "./core/src_manager.v:35.9-35.20" *) kill_spec2;
  assign _07_ = ~ (* src = "./core/src_manager.v:36.9-36.20" *) kill_spec3;
  assign _08_ = ~ (* src = "./core/src_manager.v:37.9-37.20" *) kill_spec4;
  assign _09_ = ~ (* src = "./core/src_manager.v:38.9-38.20" *) kill_spec5;
  assign _10_ = opr_rdy | (* src = "./core/src_manager.v:33.22-34.39" *) \__MUX_ternary/core/src_managerv273677__WIRE_and/core/src_managerv273660_Y ;
  assign _11_ = _10_ | (* src = "./core/src_manager.v:33.22-35.39" *) \__MUX_ternary/core/src_managerv283676__WIRE_and/core/src_managerv283663_Y ;
  assign _12_ = _11_ | (* src = "./core/src_manager.v:33.22-36.39" *) \__MUX_ternary/core/src_managerv293675__WIRE_and/core/src_managerv293666_Y ;
  assign _13_ = _12_ | (* src = "./core/src_manager.v:33.22-37.39" *) \__MUX_ternary/core/src_managerv303674__WIRE_and/core/src_managerv303669_Y ;
  assign resolved = _13_ | (* src = "./core/src_manager.v:33.22-38.39" *) \__MUX_ternary/core/src_managerv313673__WIRE_and/core/src_managerv313672_Y ;
  assign src = opr_rdy ? (* src = "./core/src_manager.v:26.17-31.48" *) opr : _14_;
  assign _14_ = \__MUX_ternary/core/src_managerv273677__WIRE_and/core/src_managerv273660_Y  ? (* src = "./core/src_manager.v:27.3-31.48" *) exrslt1 : _15_;
  assign _15_ = \__MUX_ternary/core/src_managerv283676__WIRE_and/core/src_managerv283663_Y  ? (* src = "./core/src_manager.v:28.3-31.48" *) exrslt2 : _16_;
  assign _16_ = \__MUX_ternary/core/src_managerv293675__WIRE_and/core/src_managerv293666_Y  ? (* src = "./core/src_manager.v:29.3-31.48" *) exrslt3 : _17_;
  assign _17_ = \__MUX_ternary/core/src_managerv303674__WIRE_and/core/src_managerv303669_Y  ? (* src = "./core/src_manager.v:30.3-31.48" *) exrslt4 : _18_;
  assign _18_ = \__MUX_ternary/core/src_managerv313673__WIRE_and/core/src_managerv313672_Y  ? (* src = "./core/src_manager.v:31.3-31.48" *) exrslt5 : opr;
  assign \__MUX_ternary/core/src_managerv263678__WIRE_opr_rdy  = opr_rdy;
endmodule

(* hdlname = "\\storebuf" *)
(* src = "./core/storebuf.v:3.1-169.10" *)
module storebuf(clk, reset, prsuccess, prmiss, prtag, spectagfix, stfin, stspecbit, stspectag, stdata, staddr, stcom, stretire, retdata, retaddr, memoccupy_ld, sb_full, ldaddr, lddata, hit, \__MUX_ternary/core/storebufv1021618__WIRE_eq/core/storebufv1021617_Y 
, \__MUX_ternary/core/storebufv1021354__WIRE_eq/core/storebufv1021353_Y , \__MUX_ternary/core/storebufv1021342__WIRE_eq/core/storebufv1021341_Y , \__MUX_ternary/core/storebufv1021330__WIRE_eq/core/storebufv1021329_Y , \__MUX_ternary/core/storebufv1021318__WIRE_eq/core/storebufv1021317_Y , \__MUX_ternary/core/storebufv1021306__WIRE_eq/core/storebufv1021305_Y , \__MUX_ternary/core/storebufv1021294__WIRE_eq/core/storebufv1021293_Y , \__MUX_ternary/core/storebufv1021282__WIRE_eq/core/storebufv1021281_Y , \__MUX_ternary/core/storebufv1021270__WIRE_eq/core/storebufv1021269_Y , \__MUX_ternary/core/storebufv1021258__WIRE_eq/core/storebufv1021257_Y , \__MUX_procmux27284__WIRE_and/core/storebufv1091041_Y , __MUX_procmux26861__WIRE_prmiss, __MUX_procmux26858__WIRE_stcom, __MUX_procmux26786__WIRE_stretire, __MUX_procmux26750__WIRE_prsuccess, __MUX_procmux26714__WIRE_stfin, \__MUX_ternary/core/storebufv1021558__WIRE_eq/core/storebufv1021557_Y , \__MUX_ternary/core/storebufv1021546__WIRE_eq/core/storebufv1021545_Y , \__MUX_ternary/core/storebufv1021534__WIRE_eq/core/storebufv1021533_Y , \__MUX_ternary/core/storebufv1021522__WIRE_eq/core/storebufv1021521_Y , \__MUX_ternary/core/storebufv1021510__WIRE_eq/core/storebufv1021509_Y , \__MUX_ternary/core/storebufv1021498__WIRE_eq/core/storebufv1021497_Y 
, \__MUX_ternary/core/storebufv1021486__WIRE_eq/core/storebufv1021485_Y , \__MUX_ternary/core/storebufv1021474__WIRE_eq/core/storebufv1021473_Y , \__MUX_ternary/core/storebufv1021462__WIRE_eq/core/storebufv1021461_Y , \__MUX_ternary/core/storebufv1021450__WIRE_eq/core/storebufv1021449_Y , \__MUX_ternary/core/storebufv1021438__WIRE_eq/core/storebufv1021437_Y , \__MUX_ternary/core/storebufv1021426__WIRE_eq/core/storebufv1021425_Y , \__MUX_ternary/core/storebufv1021414__WIRE_eq/core/storebufv1021413_Y , \__MUX_ternary/core/storebufv1021402__WIRE_eq/core/storebufv1021401_Y , \__MUX_ternary/core/storebufv1021390__WIRE_eq/core/storebufv1021389_Y , \__MUX_ternary/core/storebufv1021378__WIRE_eq/core/storebufv1021377_Y , \__MUX_ternary/core/storebufv1021366__WIRE_eq/core/storebufv1021365_Y , \__MUX_ternary/core/storebufv1021606__WIRE_eq/core/storebufv1021605_Y , \__MUX_ternary/core/storebufv1031407__WIRE_logic_and/core/storebufv1031406_Y , \__MUX_ternary/core/storebufv1031395__WIRE_logic_and/core/storebufv1031394_Y , \__MUX_ternary/core/storebufv1031383__WIRE_logic_and/core/storebufv1031382_Y , \__MUX_ternary/core/storebufv1031371__WIRE_logic_and/core/storebufv1031370_Y , \__MUX_ternary/core/storebufv1031359__WIRE_logic_and/core/storebufv1031358_Y , \__MUX_ternary/core/storebufv1031347__WIRE_logic_and/core/storebufv1031346_Y , \__MUX_ternary/core/storebufv1031335__WIRE_logic_and/core/storebufv1031334_Y , \__MUX_ternary/core/storebufv1031455__WIRE_logic_and/core/storebufv1031454_Y , \__MUX_ternary/core/storebufv1031527__WIRE_logic_and/core/storebufv1031526_Y 
, \__MUX_ternary/core/storebufv1031515__WIRE_logic_and/core/storebufv1031514_Y , \__MUX_ternary/core/storebufv1041483__WIRE_logic_and/core/storebufv1041482_Y , \__MUX_ternary/core/storebufv1041471__WIRE_logic_and/core/storebufv1041470_Y , \__MUX_ternary/core/storebufv1041459__WIRE_logic_and/core/storebufv1041458_Y , \__MUX_ternary/core/storebufv1041447__WIRE_logic_and/core/storebufv1041446_Y , \__MUX_ternary/core/storebufv1041435__WIRE_logic_and/core/storebufv1041434_Y , \__MUX_ternary/core/storebufv1041423__WIRE_logic_and/core/storebufv1041422_Y , \__MUX_ternary/core/storebufv1041411__WIRE_logic_and/core/storebufv1041410_Y , \__MUX_ternary/core/storebufv1041399__WIRE_logic_and/core/storebufv1041398_Y , \__MUX_ternary/core/storebufv1041387__WIRE_logic_and/core/storebufv1041386_Y , \__MUX_ternary/core/storebufv1041375__WIRE_logic_and/core/storebufv1041374_Y , \__MUX_ternary/core/storebufv1041363__WIRE_logic_and/core/storebufv1041362_Y , \__MUX_ternary/core/storebufv1041351__WIRE_logic_and/core/storebufv1041350_Y , \__MUX_ternary/core/storebufv1041339__WIRE_logic_and/core/storebufv1041338_Y , \__MUX_ternary/core/storebufv1041327__WIRE_logic_and/core/storebufv1041326_Y , \__MUX_ternary/core/storebufv1031551__WIRE_logic_and/core/storebufv1031550_Y , \paramod4458cabf90d41bd2b27bf3a98d7c67dbdfbf585bsearch_end-sne1___MUX_procmux28705__WIRE_in , \paramod4458cabf90d41bd2b27bf3a98d7c67dbdfbf585bsearch_begin-snb1___MUX_procmux28513__WIRE_in , \paramod4458cabf90d41bd2b27bf3a98d7c67dbdfbf585bsearch_begin-snb0___MUX_procmux28513__WIRE_in , \paramod4458cabf90d41bd2b27bf3a98d7c67dbdfbf585bsearch_end-findhitent___MUX_procmux28705__WIRE_in , \__MUX_ternary/core/storebufv911024__WIRE_logic_and/core/storebufv911021_Y 
, \__MUX_ternary/core/storebufv901026__WIRE_or/core/storebufv901018_Y , \__MUX_ternary/core/storebufv881015__WIRE_logic_and/core/storebufv881014_Y , \__MUX_ternary/core/storebufv1341152__WIRE_notempty_next , \__MUX_ternary/core/storebufv1041639__WIRE_logic_and/core/storebufv1041638_Y , \__MUX_ternary/core/storebufv1041627__WIRE_logic_and/core/storebufv1041626_Y , \__MUX_ternary/core/storebufv1041615__WIRE_logic_and/core/storebufv1041614_Y , \__MUX_ternary/core/storebufv1041603__WIRE_logic_and/core/storebufv1041602_Y , \__MUX_ternary/core/storebufv1041591__WIRE_logic_and/core/storebufv1041590_Y , \__MUX_ternary/core/storebufv1041579__WIRE_logic_and/core/storebufv1041578_Y , \__MUX_ternary/core/storebufv1041567__WIRE_logic_and/core/storebufv1041566_Y , \__MUX_ternary/core/storebufv1041315__WIRE_logic_and/core/storebufv1041314_Y , \__MUX_ternary/core/storebufv1041303__WIRE_logic_and/core/storebufv1041302_Y , \__MUX_ternary/core/storebufv1041291__WIRE_logic_and/core/storebufv1041290_Y , \__MUX_ternary/core/storebufv1041279__WIRE_logic_and/core/storebufv1041278_Y , \__MUX_ternary/core/storebufv1041267__WIRE_logic_and/core/storebufv1041266_Y , \__MUX_ternary/core/storebufv1031635__WIRE_logic_and/core/storebufv1031634_Y , \__MUX_ternary/core/storebufv1031623__WIRE_logic_and/core/storebufv1031622_Y , \__MUX_ternary/core/storebufv1031611__WIRE_logic_and/core/storebufv1031610_Y , \__MUX_ternary/core/storebufv1031599__WIRE_logic_and/core/storebufv1031598_Y , \__MUX_ternary/core/storebufv1031587__WIRE_logic_and/core/storebufv1031586_Y , \__MUX_ternary/core/storebufv1031575__WIRE_logic_and/core/storebufv1031574_Y 
, \__MUX_ternary/core/storebufv1031563__WIRE_logic_and/core/storebufv1031562_Y , \__MUX_ternary/core/storebufv1031503__WIRE_logic_and/core/storebufv1031502_Y , \__MUX_ternary/core/storebufv1031323__WIRE_logic_and/core/storebufv1031322_Y , \__MUX_ternary/core/storebufv1031311__WIRE_logic_and/core/storebufv1031310_Y , \__MUX_ternary/core/storebufv1031299__WIRE_logic_and/core/storebufv1031298_Y , \__MUX_ternary/core/storebufv1031287__WIRE_logic_and/core/storebufv1031286_Y , \__MUX_ternary/core/storebufv1031275__WIRE_logic_and/core/storebufv1031274_Y , \__MUX_ternary/core/storebufv1031263__WIRE_logic_and/core/storebufv1031262_Y , \__MUX_ternary/core/storebufv1021594__WIRE_eq/core/storebufv1021593_Y , \__MUX_ternary/core/storebufv1021582__WIRE_eq/core/storebufv1021581_Y , \__MUX_ternary/core/storebufv1021630__WIRE_eq/core/storebufv1021629_Y , \__MUX_ternary/core/storebufv1041555__WIRE_logic_and/core/storebufv1041554_Y , \__MUX_ternary/core/storebufv1041543__WIRE_logic_and/core/storebufv1041542_Y , \__MUX_ternary/core/storebufv1041531__WIRE_logic_and/core/storebufv1041530_Y , \__MUX_ternary/core/storebufv1041519__WIRE_logic_and/core/storebufv1041518_Y , \__MUX_ternary/core/storebufv1041507__WIRE_logic_and/core/storebufv1041506_Y , \__MUX_ternary/core/storebufv1041495__WIRE_logic_and/core/storebufv1041494_Y , \__MUX_ternary/core/storebufv1031443__WIRE_logic_and/core/storebufv1031442_Y , \__MUX_ternary/core/storebufv1031431__WIRE_logic_and/core/storebufv1031430_Y , \__MUX_ternary/core/storebufv1031419__WIRE_logic_and/core/storebufv1031418_Y , \__MUX_ternary/core/storebufv1031491__WIRE_logic_and/core/storebufv1031490_Y 
, \__MUX_ternary/core/storebufv1031539__WIRE_logic_and/core/storebufv1031538_Y , \__MUX_ternary/core/storebufv1031479__WIRE_logic_and/core/storebufv1031478_Y , \__MUX_ternary/core/storebufv1031467__WIRE_logic_and/core/storebufv1031466_Y , \__MUX_ternary/core/storebufv1021570__WIRE_eq/core/storebufv1021569_Y , metaReset_storebuf);
  (* src = "./core/storebuf.v:108.4-114.7" *)
  wire [4:0] _000_;
  (* src = "./core/storebuf.v:108.4-114.7" *)
  wire [31:0] _001_;
  (* src = "./core/storebuf.v:108.4-114.7" *)
  wire [31:0] _002_;
  (* src = "./core/storebuf.v:108.4-114.7" *)
  wire [31:0] _003_;
  (* src = "./core/storebuf.v:108.4-114.7" *)
  wire [4:0] _004_;
  (* src = "./core/storebuf.v:116.4-153.7" *)
  wire [31:0] _005_;
  (* src = "./core/storebuf.v:155.4-168.7" *)
  wire [31:0] _006_;
  (* src = "./core/storebuf.v:116.4-153.7" *)
  wire [31:0] _007_;
  (* src = "./core/storebuf.v:116.4-153.7" *)
  wire [31:0] _008_;
  (* src = "./core/storebuf.v:155.4-168.7" *)
  wire [31:0] _009_;
  (* src = "./core/storebuf.v:116.4-153.7" *)
  wire [31:0] _010_;
  (* src = "./core/storebuf.v:116.4-153.7" *)
  wire [31:0] _011_;
  (* src = "./core/storebuf.v:116.4-153.7" *)
  wire [31:0] _012_;
  (* src = "./core/storebuf.v:116.4-153.7" *)
  wire [31:0] _013_;
  (* src = "./core/storebuf.v:116.4-153.7" *)
  wire [31:0] _014_;
  (* src = "./core/storebuf.v:116.4-153.7" *)
  wire [31:0] _015_;
  (* src = "./core/storebuf.v:126.16-126.26" *)
  (* unused_bits = "5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31" *)
  wire [31:0] _016_;
  (* src = "./core/storebuf.v:144.16-144.26" *)
  (* unused_bits = "5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31" *)
  wire [31:0] _017_;
  (* src = "./core/storebuf.v:148.16-148.26" *)
  (* unused_bits = "5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31" *)
  wire [31:0] _018_;
  (* src = "./core/storebuf.v:91.44-91.49" *)
  wire [31:0] _019_;
  (* src = "./core/storebuf.v:0.0-0.0" *)
  wire [31:0] _020_;
  (* src = "./core/storebuf.v:0.0-0.0" *)
  wire [31:0] _021_;
  (* src = "./core/storebuf.v:0.0-0.0" *)
  wire [31:0] _022_;
  (* src = "./core/storebuf.v:0.0-0.0" *)
  wire [31:0] _023_;
  (* src = "./core/storebuf.v:0.0-0.0" *)
  wire [31:0] _024_;
  (* src = "./core/storebuf.v:0.0-0.0" *)
  wire [31:0] _025_;
  (* src = "./core/storebuf.v:103.44-103.67" *)
  wire [31:0] _026_;
  (* src = "./core/storebuf.v:103.44-103.67" *)
  wire [31:0] _027_;
  (* src = "./core/storebuf.v:103.44-103.67" *)
  wire [31:0] _028_;
  (* src = "./core/storebuf.v:103.44-103.67" *)
  wire [31:0] _029_;
  (* src = "./core/storebuf.v:103.44-103.67" *)
  wire [31:0] _030_;
  (* src = "./core/storebuf.v:103.44-103.67" *)
  wire [31:0] _031_;
  (* src = "./core/storebuf.v:103.44-103.67" *)
  wire [31:0] _032_;
  (* src = "./core/storebuf.v:103.44-103.67" *)
  wire [31:0] _033_;
  (* src = "./core/storebuf.v:103.44-103.67" *)
  wire [31:0] _034_;
  (* src = "./core/storebuf.v:103.44-103.67" *)
  wire [31:0] _035_;
  (* src = "./core/storebuf.v:103.44-103.67" *)
  wire [31:0] _036_;
  (* src = "./core/storebuf.v:103.44-103.67" *)
  wire [31:0] _037_;
  (* src = "./core/storebuf.v:103.44-103.67" *)
  wire [31:0] _038_;
  (* src = "./core/storebuf.v:103.44-103.67" *)
  wire [31:0] _039_;
  (* src = "./core/storebuf.v:103.44-103.67" *)
  wire [31:0] _040_;
  (* src = "./core/storebuf.v:103.44-103.67" *)
  wire [31:0] _041_;
  (* src = "./core/storebuf.v:103.44-103.67" *)
  wire [31:0] _042_;
  (* src = "./core/storebuf.v:103.44-103.67" *)
  wire [31:0] _043_;
  (* src = "./core/storebuf.v:103.44-103.67" *)
  wire [31:0] _044_;
  (* src = "./core/storebuf.v:103.44-103.67" *)
  wire [31:0] _045_;
  (* src = "./core/storebuf.v:103.44-103.67" *)
  wire [31:0] _046_;
  (* src = "./core/storebuf.v:103.44-103.67" *)
  wire [31:0] _047_;
  (* src = "./core/storebuf.v:103.44-103.67" *)
  wire [31:0] _048_;
  (* src = "./core/storebuf.v:103.44-103.67" *)
  wire [31:0] _049_;
  (* src = "./core/storebuf.v:103.44-103.67" *)
  wire [31:0] _050_;
  (* src = "./core/storebuf.v:103.44-103.67" *)
  wire [31:0] _051_;
  (* src = "./core/storebuf.v:103.44-103.67" *)
  wire [31:0] _052_;
  (* src = "./core/storebuf.v:103.44-103.67" *)
  wire [31:0] _053_;
  (* src = "./core/storebuf.v:103.44-103.67" *)
  wire [31:0] _054_;
  (* src = "./core/storebuf.v:103.44-103.67" *)
  wire [31:0] _055_;
  (* src = "./core/storebuf.v:103.44-103.67" *)
  wire [31:0] _056_;
  (* src = "./core/storebuf.v:103.44-103.67" *)
  wire [31:0] _057_;
  (* src = "./core/storebuf.v:132.15-132.32" *)
  wire [31:0] _058_;
  (* src = "./core/storebuf.v:159.15-159.36" *)
  wire [31:0] _059_;
  wire _060_;
  wire _061_;
  wire _062_;
  wire _063_;
  wire _064_;
  wire _065_;
  wire _066_;
  wire _067_;
  wire _068_;
  wire _069_;
  (* src = "./core/storebuf.v:104.40-104.57" *)
  wire _070_;
  (* src = "./core/storebuf.v:104.40-104.57" *)
  wire _071_;
  (* src = "./core/storebuf.v:104.40-104.57" *)
  wire _072_;
  (* src = "./core/storebuf.v:104.40-104.57" *)
  wire _073_;
  (* src = "./core/storebuf.v:104.40-104.57" *)
  wire _074_;
  (* src = "./core/storebuf.v:104.40-104.57" *)
  wire _075_;
  (* src = "./core/storebuf.v:104.40-104.57" *)
  wire _076_;
  (* src = "./core/storebuf.v:104.40-104.57" *)
  wire _077_;
  (* src = "./core/storebuf.v:104.40-104.57" *)
  wire _078_;
  (* src = "./core/storebuf.v:104.40-104.57" *)
  wire _079_;
  (* src = "./core/storebuf.v:104.40-104.57" *)
  wire _080_;
  (* src = "./core/storebuf.v:104.40-104.57" *)
  wire _081_;
  (* src = "./core/storebuf.v:104.40-104.57" *)
  wire _082_;
  (* src = "./core/storebuf.v:104.40-104.57" *)
  wire _083_;
  (* src = "./core/storebuf.v:104.40-104.57" *)
  wire _084_;
  (* src = "./core/storebuf.v:104.40-104.57" *)
  wire _085_;
  (* src = "./core/storebuf.v:104.40-104.57" *)
  wire _086_;
  (* src = "./core/storebuf.v:104.40-104.57" *)
  wire _087_;
  (* src = "./core/storebuf.v:104.40-104.57" *)
  wire _088_;
  (* src = "./core/storebuf.v:104.40-104.57" *)
  wire _089_;
  (* src = "./core/storebuf.v:104.40-104.57" *)
  wire _090_;
  (* src = "./core/storebuf.v:104.40-104.57" *)
  wire _091_;
  (* src = "./core/storebuf.v:104.40-104.57" *)
  wire _092_;
  (* src = "./core/storebuf.v:104.40-104.57" *)
  wire _093_;
  (* src = "./core/storebuf.v:104.40-104.57" *)
  wire _094_;
  (* src = "./core/storebuf.v:104.40-104.57" *)
  wire _095_;
  (* src = "./core/storebuf.v:104.40-104.57" *)
  wire _096_;
  (* src = "./core/storebuf.v:104.40-104.57" *)
  wire _097_;
  (* src = "./core/storebuf.v:104.40-104.57" *)
  wire _098_;
  (* src = "./core/storebuf.v:104.40-104.57" *)
  wire _099_;
  (* src = "./core/storebuf.v:104.40-104.57" *)
  wire _100_;
  (* src = "./core/storebuf.v:104.40-104.57" *)
  wire _101_;
  (* src = "./core/storebuf.v:88.23-88.39" *)
  wire _102_;
  (* src = "./core/storebuf.v:88.45-88.63" *)
  wire _103_;
  (* src = "./core/storebuf.v:91.7-91.15" *)
  wire _104_;
  (* src = "./core/storebuf.v:91.21-91.32" *)
  wire _105_;
  (* src = "./core/storebuf.v:86.22-86.56" *)
  wire _106_;
  (* src = "./core/storebuf.v:86.22-86.73" *)
  wire _107_;
  (* src = "./core/storebuf.v:104.40-104.44" *)
  wire [31:0] _108_;
  (* src = "./core/storebuf.v:104.40-104.44" *)
  wire [31:0] _109_;
  (* src = "./core/storebuf.v:104.40-104.44" *)
  wire [31:0] _110_;
  (* src = "./core/storebuf.v:104.40-104.44" *)
  wire [31:0] _111_;
  (* src = "./core/storebuf.v:104.40-104.44" *)
  wire [31:0] _112_;
  (* src = "./core/storebuf.v:104.40-104.44" *)
  wire [31:0] _113_;
  (* src = "./core/storebuf.v:104.40-104.44" *)
  wire [31:0] _114_;
  (* src = "./core/storebuf.v:104.40-104.44" *)
  wire [31:0] _115_;
  (* src = "./core/storebuf.v:104.40-104.44" *)
  wire [31:0] _116_;
  (* src = "./core/storebuf.v:104.40-104.44" *)
  wire [31:0] _117_;
  (* src = "./core/storebuf.v:104.40-104.44" *)
  wire [31:0] _118_;
  (* src = "./core/storebuf.v:104.40-104.44" *)
  wire [31:0] _119_;
  (* src = "./core/storebuf.v:104.40-104.44" *)
  wire [31:0] _120_;
  (* src = "./core/storebuf.v:104.40-104.44" *)
  wire [31:0] _121_;
  (* src = "./core/storebuf.v:104.40-104.44" *)
  wire [31:0] _122_;
  (* src = "./core/storebuf.v:104.40-104.44" *)
  wire [31:0] _123_;
  (* src = "./core/storebuf.v:104.40-104.44" *)
  wire [31:0] _124_;
  (* src = "./core/storebuf.v:104.40-104.44" *)
  wire [31:0] _125_;
  (* src = "./core/storebuf.v:104.40-104.44" *)
  wire [31:0] _126_;
  (* src = "./core/storebuf.v:104.40-104.44" *)
  wire [31:0] _127_;
  (* src = "./core/storebuf.v:104.40-104.44" *)
  wire [31:0] _128_;
  (* src = "./core/storebuf.v:104.40-104.44" *)
  wire [31:0] _129_;
  (* src = "./core/storebuf.v:104.40-104.44" *)
  wire [31:0] _130_;
  (* src = "./core/storebuf.v:104.40-104.44" *)
  wire [31:0] _131_;
  (* src = "./core/storebuf.v:104.40-104.44" *)
  wire [31:0] _132_;
  (* src = "./core/storebuf.v:104.40-104.44" *)
  wire [31:0] _133_;
  (* src = "./core/storebuf.v:104.40-104.44" *)
  wire [31:0] _134_;
  (* src = "./core/storebuf.v:104.40-104.44" *)
  wire [31:0] _135_;
  (* src = "./core/storebuf.v:104.40-104.44" *)
  wire [31:0] _136_;
  (* src = "./core/storebuf.v:104.40-104.44" *)
  wire [31:0] _137_;
  (* src = "./core/storebuf.v:104.40-104.44" *)
  wire [31:0] _138_;
  (* src = "./core/storebuf.v:104.40-104.44" *)
  wire [31:0] _139_;
  (* src = "./core/storebuf.v:102.39-102.46" *)
  wire [4:0] _140_;
  (* src = "./core/storebuf.v:102.39-102.46" *)
  wire [4:0] _141_;
  (* src = "./core/storebuf.v:102.39-102.46" *)
  wire [4:0] _142_;
  (* src = "./core/storebuf.v:102.39-102.46" *)
  wire [4:0] _143_;
  (* src = "./core/storebuf.v:102.39-102.46" *)
  wire [4:0] _144_;
  (* src = "./core/storebuf.v:102.39-102.46" *)
  wire [4:0] _145_;
  (* src = "./core/storebuf.v:102.39-102.46" *)
  wire [4:0] _146_;
  (* src = "./core/storebuf.v:102.39-102.46" *)
  wire [4:0] _147_;
  (* src = "./core/storebuf.v:102.39-102.46" *)
  wire [4:0] _148_;
  (* src = "./core/storebuf.v:102.39-102.46" *)
  wire [4:0] _149_;
  (* src = "./core/storebuf.v:102.39-102.46" *)
  wire [4:0] _150_;
  (* src = "./core/storebuf.v:102.39-102.46" *)
  wire [4:0] _151_;
  (* src = "./core/storebuf.v:102.39-102.46" *)
  wire [4:0] _152_;
  (* src = "./core/storebuf.v:102.39-102.46" *)
  wire [4:0] _153_;
  (* src = "./core/storebuf.v:102.39-102.46" *)
  wire [4:0] _154_;
  (* src = "./core/storebuf.v:102.39-102.46" *)
  wire [4:0] _155_;
  (* src = "./core/storebuf.v:102.39-102.46" *)
  wire [4:0] _156_;
  (* src = "./core/storebuf.v:102.39-102.46" *)
  wire [4:0] _157_;
  (* src = "./core/storebuf.v:102.39-102.46" *)
  wire [4:0] _158_;
  (* src = "./core/storebuf.v:102.39-102.46" *)
  wire [4:0] _159_;
  (* src = "./core/storebuf.v:102.39-102.46" *)
  wire [4:0] _160_;
  (* src = "./core/storebuf.v:102.39-102.46" *)
  wire [4:0] _161_;
  (* src = "./core/storebuf.v:102.39-102.46" *)
  wire [4:0] _162_;
  (* src = "./core/storebuf.v:102.39-102.46" *)
  wire [4:0] _163_;
  (* src = "./core/storebuf.v:102.39-102.46" *)
  wire [4:0] _164_;
  (* src = "./core/storebuf.v:102.39-102.46" *)
  wire [4:0] _165_;
  (* src = "./core/storebuf.v:102.39-102.46" *)
  wire [4:0] _166_;
  (* src = "./core/storebuf.v:102.39-102.46" *)
  wire [4:0] _167_;
  (* src = "./core/storebuf.v:102.39-102.46" *)
  wire [4:0] _168_;
  (* src = "./core/storebuf.v:102.39-102.46" *)
  wire [4:0] _169_;
  (* src = "./core/storebuf.v:102.39-102.46" *)
  wire [4:0] _170_;
  (* src = "./core/storebuf.v:102.39-102.46" *)
  wire [4:0] _171_;
  (* src = "./core/storebuf.v:103.43-103.73" *)
  wire _172_;
  (* src = "./core/storebuf.v:103.43-103.73" *)
  wire _173_;
  (* src = "./core/storebuf.v:103.43-103.73" *)
  wire _174_;
  (* src = "./core/storebuf.v:103.43-103.73" *)
  wire _175_;
  (* src = "./core/storebuf.v:103.43-103.73" *)
  wire _176_;
  (* src = "./core/storebuf.v:103.43-103.73" *)
  wire _177_;
  (* src = "./core/storebuf.v:103.43-103.73" *)
  wire _178_;
  (* src = "./core/storebuf.v:103.43-103.73" *)
  wire _179_;
  (* src = "./core/storebuf.v:103.43-103.73" *)
  wire _180_;
  (* src = "./core/storebuf.v:103.43-103.73" *)
  wire _181_;
  (* src = "./core/storebuf.v:103.43-103.73" *)
  wire _182_;
  (* src = "./core/storebuf.v:103.43-103.73" *)
  wire _183_;
  (* src = "./core/storebuf.v:103.43-103.73" *)
  wire _184_;
  (* src = "./core/storebuf.v:103.43-103.73" *)
  wire _185_;
  (* src = "./core/storebuf.v:103.43-103.73" *)
  wire _186_;
  (* src = "./core/storebuf.v:103.43-103.73" *)
  wire _187_;
  (* src = "./core/storebuf.v:103.43-103.73" *)
  wire _188_;
  (* src = "./core/storebuf.v:103.43-103.73" *)
  wire _189_;
  (* src = "./core/storebuf.v:103.43-103.73" *)
  wire _190_;
  (* src = "./core/storebuf.v:103.43-103.73" *)
  wire _191_;
  (* src = "./core/storebuf.v:103.43-103.73" *)
  wire _192_;
  (* src = "./core/storebuf.v:103.43-103.73" *)
  wire _193_;
  (* src = "./core/storebuf.v:103.43-103.73" *)
  wire _194_;
  (* src = "./core/storebuf.v:103.43-103.73" *)
  wire _195_;
  (* src = "./core/storebuf.v:103.43-103.73" *)
  wire _196_;
  (* src = "./core/storebuf.v:103.43-103.73" *)
  wire _197_;
  (* src = "./core/storebuf.v:103.43-103.73" *)
  wire _198_;
  (* src = "./core/storebuf.v:103.43-103.73" *)
  wire _199_;
  (* src = "./core/storebuf.v:103.43-103.73" *)
  wire _200_;
  (* src = "./core/storebuf.v:103.43-103.73" *)
  wire _201_;
  (* src = "./core/storebuf.v:103.43-103.73" *)
  wire _202_;
  (* src = "./core/storebuf.v:103.43-103.73" *)
  wire _203_;
  (* src = "./core/storebuf.v:0.0-0.0" *)
  wire [31:0] _204_;
  (* src = "./core/storebuf.v:0.0-0.0" *)
  wire [31:0] _205_;
  (* src = "./core/storebuf.v:0.0-0.0" *)
  wire [31:0] _206_;
  (* src = "./core/storebuf.v:0.0-0.0" *)
  wire [31:0] _207_;
  (* src = "./core/storebuf.v:0.0-0.0" *)
  wire [31:0] _208_;
  (* src = "./core/storebuf.v:0.0-0.0" *)
  wire [31:0] _209_;
  (* src = "./core/storebuf.v:109.11-109.17" *)
  wire _210_;
  (* src = "./core/storebuf.v:134.16-134.30" *)
  wire _211_;
  (* src = "./core/storebuf.v:71.6-71.26" *)
  wire [31:0] _212_;
  (* src = "./core/storebuf.v:86.60-86.73" *)
  wire _213_;
  (* src = "./core/storebuf.v:87.8-87.15" *)
  wire _214_;
  (* src = "./core/storebuf.v:90.26-90.39" *)
  wire _215_;
  (* src = "./core/storebuf.v:0.0-0.0" *)
  wire [31:0] _216_;
  (* src = "./core/storebuf.v:0.0-0.0" *)
  wire [31:0] _217_;
  (* src = "./core/storebuf.v:0.0-0.0" *)
  wire [31:0] _218_;
  (* src = "./core/storebuf.v:0.0-0.0" *)
  wire [31:0] _219_;
  (* src = "./core/storebuf.v:0.0-0.0" *)
  wire [31:0] _220_;
  (* src = "./core/storebuf.v:0.0-0.0" *)
  wire [31:0] _221_;
  (* src = "./core/storebuf.v:156.11-156.25" *)
  wire _222_;
  (* src = "./core/storebuf.v:159.14-162.14" *)
  wire [31:0] _223_;
  wire [31:0] _224_;
  wire [31:0] _225_;
  wire [31:0] _226_;
  wire [31:0] _227_;
  wire [31:0] _228_;
  wire [4:0] _229_;
  wire [4:0] _230_;
  wire [4:0] _231_;
  wire [4:0] _232_;
  wire [4:0] _233_;
  wire [4:0] _234_;
  wire [4:0] _235_;
  wire [4:0] _236_;
  (* src = "./core/storebuf.v:0.0-0.0" *)
  wire [31:0] _237_;
  (* src = "./core/storebuf.v:0.0-0.0" *)
  wire [31:0] _238_;
  (* src = "./core/storebuf.v:0.0-0.0" *)
  wire [31:0] _239_;
  (* src = "./core/storebuf.v:0.0-0.0" *)
  wire [31:0] _240_;
  (* src = "./core/storebuf.v:0.0-0.0" *)
  wire [31:0] _241_;
  (* src = "./core/storebuf.v:0.0-0.0" *)
  wire [31:0] _242_;
  (* src = "./core/storebuf.v:0.0-0.0" *)
  wire _243_;
  (* src = "./core/storebuf.v:0.0-0.0" *)
  wire _244_;
  (* src = "./core/storebuf.v:161.9-161.34" *)
  wire [31:0] _245_;
  (* src = "./core/storebuf.v:93.23-93.34" *)
  (* unused_bits = "5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31" *)
  wire [31:0] _246_;
  (* src = "./core/storebuf.v:134.16-134.48" *)
  wire [4:0] _247_;
  (* src = "./core/storebuf.v:160.8-162.13" *)
  wire [31:0] _248_;
  (* src = "./core/storebuf.v:90.25-91.51" *)
  (* unused_bits = "5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31" *)
  wire [31:0] _249_;
  (* src = "./core/storebuf.v:91.5-91.50" *)
  wire [31:0] _250_;
  (* mux_wire = 32'd1 *)
  (* storebuf = 32'd1 *)
  output __MUX_procmux26714__WIRE_stfin;
  wire __MUX_procmux26714__WIRE_stfin;
  (* mux_wire = 32'd1 *)
  (* storebuf = 32'd1 *)
  output __MUX_procmux26750__WIRE_prsuccess;
  wire __MUX_procmux26750__WIRE_prsuccess;
  (* mux_wire = 32'd1 *)
  (* storebuf = 32'd1 *)
  output __MUX_procmux26786__WIRE_stretire;
  wire __MUX_procmux26786__WIRE_stretire;
  (* mux_wire = 32'd1 *)
  (* storebuf = 32'd1 *)
  output __MUX_procmux26858__WIRE_stcom;
  wire __MUX_procmux26858__WIRE_stcom;
  (* mux_wire = 32'd1 *)
  (* storebuf = 32'd1 *)
  output __MUX_procmux26861__WIRE_prmiss;
  wire __MUX_procmux26861__WIRE_prmiss;
  (* mux_wire = 32'd1 *)
  (* storebuf = 32'd1 *)
  output \__MUX_procmux27284__WIRE_and/core/storebufv1091041_Y ;
  wire \__MUX_procmux27284__WIRE_and/core/storebufv1091041_Y ;
  (* mux_wire = 32'd1 *)
  (* storebuf = 32'd1 *)
  output \__MUX_ternary/core/storebufv1021258__WIRE_eq/core/storebufv1021257_Y ;
  wire \__MUX_ternary/core/storebufv1021258__WIRE_eq/core/storebufv1021257_Y ;
  (* mux_wire = 32'd1 *)
  (* storebuf = 32'd1 *)
  output \__MUX_ternary/core/storebufv1021270__WIRE_eq/core/storebufv1021269_Y ;
  wire \__MUX_ternary/core/storebufv1021270__WIRE_eq/core/storebufv1021269_Y ;
  (* mux_wire = 32'd1 *)
  (* storebuf = 32'd1 *)
  output \__MUX_ternary/core/storebufv1021282__WIRE_eq/core/storebufv1021281_Y ;
  wire \__MUX_ternary/core/storebufv1021282__WIRE_eq/core/storebufv1021281_Y ;
  (* mux_wire = 32'd1 *)
  (* storebuf = 32'd1 *)
  output \__MUX_ternary/core/storebufv1021294__WIRE_eq/core/storebufv1021293_Y ;
  wire \__MUX_ternary/core/storebufv1021294__WIRE_eq/core/storebufv1021293_Y ;
  (* mux_wire = 32'd1 *)
  (* storebuf = 32'd1 *)
  output \__MUX_ternary/core/storebufv1021306__WIRE_eq/core/storebufv1021305_Y ;
  wire \__MUX_ternary/core/storebufv1021306__WIRE_eq/core/storebufv1021305_Y ;
  (* mux_wire = 32'd1 *)
  (* storebuf = 32'd1 *)
  output \__MUX_ternary/core/storebufv1021318__WIRE_eq/core/storebufv1021317_Y ;
  wire \__MUX_ternary/core/storebufv1021318__WIRE_eq/core/storebufv1021317_Y ;
  (* mux_wire = 32'd1 *)
  (* storebuf = 32'd1 *)
  output \__MUX_ternary/core/storebufv1021330__WIRE_eq/core/storebufv1021329_Y ;
  wire \__MUX_ternary/core/storebufv1021330__WIRE_eq/core/storebufv1021329_Y ;
  (* mux_wire = 32'd1 *)
  (* storebuf = 32'd1 *)
  output \__MUX_ternary/core/storebufv1021342__WIRE_eq/core/storebufv1021341_Y ;
  wire \__MUX_ternary/core/storebufv1021342__WIRE_eq/core/storebufv1021341_Y ;
  (* mux_wire = 32'd1 *)
  (* storebuf = 32'd1 *)
  output \__MUX_ternary/core/storebufv1021354__WIRE_eq/core/storebufv1021353_Y ;
  wire \__MUX_ternary/core/storebufv1021354__WIRE_eq/core/storebufv1021353_Y ;
  (* mux_wire = 32'd1 *)
  (* storebuf = 32'd1 *)
  output \__MUX_ternary/core/storebufv1021366__WIRE_eq/core/storebufv1021365_Y ;
  wire \__MUX_ternary/core/storebufv1021366__WIRE_eq/core/storebufv1021365_Y ;
  (* mux_wire = 32'd1 *)
  (* storebuf = 32'd1 *)
  output \__MUX_ternary/core/storebufv1021378__WIRE_eq/core/storebufv1021377_Y ;
  wire \__MUX_ternary/core/storebufv1021378__WIRE_eq/core/storebufv1021377_Y ;
  (* mux_wire = 32'd1 *)
  (* storebuf = 32'd1 *)
  output \__MUX_ternary/core/storebufv1021390__WIRE_eq/core/storebufv1021389_Y ;
  wire \__MUX_ternary/core/storebufv1021390__WIRE_eq/core/storebufv1021389_Y ;
  (* mux_wire = 32'd1 *)
  (* storebuf = 32'd1 *)
  output \__MUX_ternary/core/storebufv1021402__WIRE_eq/core/storebufv1021401_Y ;
  wire \__MUX_ternary/core/storebufv1021402__WIRE_eq/core/storebufv1021401_Y ;
  (* mux_wire = 32'd1 *)
  (* storebuf = 32'd1 *)
  output \__MUX_ternary/core/storebufv1021414__WIRE_eq/core/storebufv1021413_Y ;
  wire \__MUX_ternary/core/storebufv1021414__WIRE_eq/core/storebufv1021413_Y ;
  (* mux_wire = 32'd1 *)
  (* storebuf = 32'd1 *)
  output \__MUX_ternary/core/storebufv1021426__WIRE_eq/core/storebufv1021425_Y ;
  wire \__MUX_ternary/core/storebufv1021426__WIRE_eq/core/storebufv1021425_Y ;
  (* mux_wire = 32'd1 *)
  (* storebuf = 32'd1 *)
  output \__MUX_ternary/core/storebufv1021438__WIRE_eq/core/storebufv1021437_Y ;
  wire \__MUX_ternary/core/storebufv1021438__WIRE_eq/core/storebufv1021437_Y ;
  (* mux_wire = 32'd1 *)
  (* storebuf = 32'd1 *)
  output \__MUX_ternary/core/storebufv1021450__WIRE_eq/core/storebufv1021449_Y ;
  wire \__MUX_ternary/core/storebufv1021450__WIRE_eq/core/storebufv1021449_Y ;
  (* mux_wire = 32'd1 *)
  (* storebuf = 32'd1 *)
  output \__MUX_ternary/core/storebufv1021462__WIRE_eq/core/storebufv1021461_Y ;
  wire \__MUX_ternary/core/storebufv1021462__WIRE_eq/core/storebufv1021461_Y ;
  (* mux_wire = 32'd1 *)
  (* storebuf = 32'd1 *)
  output \__MUX_ternary/core/storebufv1021474__WIRE_eq/core/storebufv1021473_Y ;
  wire \__MUX_ternary/core/storebufv1021474__WIRE_eq/core/storebufv1021473_Y ;
  (* mux_wire = 32'd1 *)
  (* storebuf = 32'd1 *)
  output \__MUX_ternary/core/storebufv1021486__WIRE_eq/core/storebufv1021485_Y ;
  wire \__MUX_ternary/core/storebufv1021486__WIRE_eq/core/storebufv1021485_Y ;
  (* mux_wire = 32'd1 *)
  (* storebuf = 32'd1 *)
  output \__MUX_ternary/core/storebufv1021498__WIRE_eq/core/storebufv1021497_Y ;
  wire \__MUX_ternary/core/storebufv1021498__WIRE_eq/core/storebufv1021497_Y ;
  (* mux_wire = 32'd1 *)
  (* storebuf = 32'd1 *)
  output \__MUX_ternary/core/storebufv1021510__WIRE_eq/core/storebufv1021509_Y ;
  wire \__MUX_ternary/core/storebufv1021510__WIRE_eq/core/storebufv1021509_Y ;
  (* mux_wire = 32'd1 *)
  (* storebuf = 32'd1 *)
  output \__MUX_ternary/core/storebufv1021522__WIRE_eq/core/storebufv1021521_Y ;
  wire \__MUX_ternary/core/storebufv1021522__WIRE_eq/core/storebufv1021521_Y ;
  (* mux_wire = 32'd1 *)
  (* storebuf = 32'd1 *)
  output \__MUX_ternary/core/storebufv1021534__WIRE_eq/core/storebufv1021533_Y ;
  wire \__MUX_ternary/core/storebufv1021534__WIRE_eq/core/storebufv1021533_Y ;
  (* mux_wire = 32'd1 *)
  (* storebuf = 32'd1 *)
  output \__MUX_ternary/core/storebufv1021546__WIRE_eq/core/storebufv1021545_Y ;
  wire \__MUX_ternary/core/storebufv1021546__WIRE_eq/core/storebufv1021545_Y ;
  (* mux_wire = 32'd1 *)
  (* storebuf = 32'd1 *)
  output \__MUX_ternary/core/storebufv1021558__WIRE_eq/core/storebufv1021557_Y ;
  wire \__MUX_ternary/core/storebufv1021558__WIRE_eq/core/storebufv1021557_Y ;
  (* mux_wire = 32'd1 *)
  (* storebuf = 32'd1 *)
  output \__MUX_ternary/core/storebufv1021570__WIRE_eq/core/storebufv1021569_Y ;
  wire \__MUX_ternary/core/storebufv1021570__WIRE_eq/core/storebufv1021569_Y ;
  (* mux_wire = 32'd1 *)
  (* storebuf = 32'd1 *)
  output \__MUX_ternary/core/storebufv1021582__WIRE_eq/core/storebufv1021581_Y ;
  wire \__MUX_ternary/core/storebufv1021582__WIRE_eq/core/storebufv1021581_Y ;
  (* mux_wire = 32'd1 *)
  (* storebuf = 32'd1 *)
  output \__MUX_ternary/core/storebufv1021594__WIRE_eq/core/storebufv1021593_Y ;
  wire \__MUX_ternary/core/storebufv1021594__WIRE_eq/core/storebufv1021593_Y ;
  (* mux_wire = 32'd1 *)
  (* storebuf = 32'd1 *)
  output \__MUX_ternary/core/storebufv1021606__WIRE_eq/core/storebufv1021605_Y ;
  wire \__MUX_ternary/core/storebufv1021606__WIRE_eq/core/storebufv1021605_Y ;
  (* mux_wire = 32'd1 *)
  (* storebuf = 32'd1 *)
  output \__MUX_ternary/core/storebufv1021618__WIRE_eq/core/storebufv1021617_Y ;
  wire \__MUX_ternary/core/storebufv1021618__WIRE_eq/core/storebufv1021617_Y ;
  (* mux_wire = 32'd1 *)
  (* storebuf = 32'd1 *)
  output \__MUX_ternary/core/storebufv1021630__WIRE_eq/core/storebufv1021629_Y ;
  wire \__MUX_ternary/core/storebufv1021630__WIRE_eq/core/storebufv1021629_Y ;
  (* mux_wire = 32'd1 *)
  (* storebuf = 32'd1 *)
  output \__MUX_ternary/core/storebufv1031263__WIRE_logic_and/core/storebufv1031262_Y ;
  wire \__MUX_ternary/core/storebufv1031263__WIRE_logic_and/core/storebufv1031262_Y ;
  (* mux_wire = 32'd1 *)
  (* storebuf = 32'd1 *)
  output \__MUX_ternary/core/storebufv1031275__WIRE_logic_and/core/storebufv1031274_Y ;
  wire \__MUX_ternary/core/storebufv1031275__WIRE_logic_and/core/storebufv1031274_Y ;
  (* mux_wire = 32'd1 *)
  (* storebuf = 32'd1 *)
  output \__MUX_ternary/core/storebufv1031287__WIRE_logic_and/core/storebufv1031286_Y ;
  wire \__MUX_ternary/core/storebufv1031287__WIRE_logic_and/core/storebufv1031286_Y ;
  (* mux_wire = 32'd1 *)
  (* storebuf = 32'd1 *)
  output \__MUX_ternary/core/storebufv1031299__WIRE_logic_and/core/storebufv1031298_Y ;
  wire \__MUX_ternary/core/storebufv1031299__WIRE_logic_and/core/storebufv1031298_Y ;
  (* mux_wire = 32'd1 *)
  (* storebuf = 32'd1 *)
  output \__MUX_ternary/core/storebufv1031311__WIRE_logic_and/core/storebufv1031310_Y ;
  wire \__MUX_ternary/core/storebufv1031311__WIRE_logic_and/core/storebufv1031310_Y ;
  (* mux_wire = 32'd1 *)
  (* storebuf = 32'd1 *)
  output \__MUX_ternary/core/storebufv1031323__WIRE_logic_and/core/storebufv1031322_Y ;
  wire \__MUX_ternary/core/storebufv1031323__WIRE_logic_and/core/storebufv1031322_Y ;
  (* mux_wire = 32'd1 *)
  (* storebuf = 32'd1 *)
  output \__MUX_ternary/core/storebufv1031335__WIRE_logic_and/core/storebufv1031334_Y ;
  wire \__MUX_ternary/core/storebufv1031335__WIRE_logic_and/core/storebufv1031334_Y ;
  (* mux_wire = 32'd1 *)
  (* storebuf = 32'd1 *)
  output \__MUX_ternary/core/storebufv1031347__WIRE_logic_and/core/storebufv1031346_Y ;
  wire \__MUX_ternary/core/storebufv1031347__WIRE_logic_and/core/storebufv1031346_Y ;
  (* mux_wire = 32'd1 *)
  (* storebuf = 32'd1 *)
  output \__MUX_ternary/core/storebufv1031359__WIRE_logic_and/core/storebufv1031358_Y ;
  wire \__MUX_ternary/core/storebufv1031359__WIRE_logic_and/core/storebufv1031358_Y ;
  (* mux_wire = 32'd1 *)
  (* storebuf = 32'd1 *)
  output \__MUX_ternary/core/storebufv1031371__WIRE_logic_and/core/storebufv1031370_Y ;
  wire \__MUX_ternary/core/storebufv1031371__WIRE_logic_and/core/storebufv1031370_Y ;
  (* mux_wire = 32'd1 *)
  (* storebuf = 32'd1 *)
  output \__MUX_ternary/core/storebufv1031383__WIRE_logic_and/core/storebufv1031382_Y ;
  wire \__MUX_ternary/core/storebufv1031383__WIRE_logic_and/core/storebufv1031382_Y ;
  (* mux_wire = 32'd1 *)
  (* storebuf = 32'd1 *)
  output \__MUX_ternary/core/storebufv1031395__WIRE_logic_and/core/storebufv1031394_Y ;
  wire \__MUX_ternary/core/storebufv1031395__WIRE_logic_and/core/storebufv1031394_Y ;
  (* mux_wire = 32'd1 *)
  (* storebuf = 32'd1 *)
  output \__MUX_ternary/core/storebufv1031407__WIRE_logic_and/core/storebufv1031406_Y ;
  wire \__MUX_ternary/core/storebufv1031407__WIRE_logic_and/core/storebufv1031406_Y ;
  (* mux_wire = 32'd1 *)
  (* storebuf = 32'd1 *)
  output \__MUX_ternary/core/storebufv1031419__WIRE_logic_and/core/storebufv1031418_Y ;
  wire \__MUX_ternary/core/storebufv1031419__WIRE_logic_and/core/storebufv1031418_Y ;
  (* mux_wire = 32'd1 *)
  (* storebuf = 32'd1 *)
  output \__MUX_ternary/core/storebufv1031431__WIRE_logic_and/core/storebufv1031430_Y ;
  wire \__MUX_ternary/core/storebufv1031431__WIRE_logic_and/core/storebufv1031430_Y ;
  (* mux_wire = 32'd1 *)
  (* storebuf = 32'd1 *)
  output \__MUX_ternary/core/storebufv1031443__WIRE_logic_and/core/storebufv1031442_Y ;
  wire \__MUX_ternary/core/storebufv1031443__WIRE_logic_and/core/storebufv1031442_Y ;
  (* mux_wire = 32'd1 *)
  (* storebuf = 32'd1 *)
  output \__MUX_ternary/core/storebufv1031455__WIRE_logic_and/core/storebufv1031454_Y ;
  wire \__MUX_ternary/core/storebufv1031455__WIRE_logic_and/core/storebufv1031454_Y ;
  (* mux_wire = 32'd1 *)
  (* storebuf = 32'd1 *)
  output \__MUX_ternary/core/storebufv1031467__WIRE_logic_and/core/storebufv1031466_Y ;
  wire \__MUX_ternary/core/storebufv1031467__WIRE_logic_and/core/storebufv1031466_Y ;
  (* mux_wire = 32'd1 *)
  (* storebuf = 32'd1 *)
  output \__MUX_ternary/core/storebufv1031479__WIRE_logic_and/core/storebufv1031478_Y ;
  wire \__MUX_ternary/core/storebufv1031479__WIRE_logic_and/core/storebufv1031478_Y ;
  (* mux_wire = 32'd1 *)
  (* storebuf = 32'd1 *)
  output \__MUX_ternary/core/storebufv1031491__WIRE_logic_and/core/storebufv1031490_Y ;
  wire \__MUX_ternary/core/storebufv1031491__WIRE_logic_and/core/storebufv1031490_Y ;
  (* mux_wire = 32'd1 *)
  (* storebuf = 32'd1 *)
  output \__MUX_ternary/core/storebufv1031503__WIRE_logic_and/core/storebufv1031502_Y ;
  wire \__MUX_ternary/core/storebufv1031503__WIRE_logic_and/core/storebufv1031502_Y ;
  (* mux_wire = 32'd1 *)
  (* storebuf = 32'd1 *)
  output \__MUX_ternary/core/storebufv1031515__WIRE_logic_and/core/storebufv1031514_Y ;
  wire \__MUX_ternary/core/storebufv1031515__WIRE_logic_and/core/storebufv1031514_Y ;
  (* mux_wire = 32'd1 *)
  (* storebuf = 32'd1 *)
  output \__MUX_ternary/core/storebufv1031527__WIRE_logic_and/core/storebufv1031526_Y ;
  wire \__MUX_ternary/core/storebufv1031527__WIRE_logic_and/core/storebufv1031526_Y ;
  (* mux_wire = 32'd1 *)
  (* storebuf = 32'd1 *)
  output \__MUX_ternary/core/storebufv1031539__WIRE_logic_and/core/storebufv1031538_Y ;
  wire \__MUX_ternary/core/storebufv1031539__WIRE_logic_and/core/storebufv1031538_Y ;
  (* mux_wire = 32'd1 *)
  (* storebuf = 32'd1 *)
  output \__MUX_ternary/core/storebufv1031551__WIRE_logic_and/core/storebufv1031550_Y ;
  wire \__MUX_ternary/core/storebufv1031551__WIRE_logic_and/core/storebufv1031550_Y ;
  (* mux_wire = 32'd1 *)
  (* storebuf = 32'd1 *)
  output \__MUX_ternary/core/storebufv1031563__WIRE_logic_and/core/storebufv1031562_Y ;
  wire \__MUX_ternary/core/storebufv1031563__WIRE_logic_and/core/storebufv1031562_Y ;
  (* mux_wire = 32'd1 *)
  (* storebuf = 32'd1 *)
  output \__MUX_ternary/core/storebufv1031575__WIRE_logic_and/core/storebufv1031574_Y ;
  wire \__MUX_ternary/core/storebufv1031575__WIRE_logic_and/core/storebufv1031574_Y ;
  (* mux_wire = 32'd1 *)
  (* storebuf = 32'd1 *)
  output \__MUX_ternary/core/storebufv1031587__WIRE_logic_and/core/storebufv1031586_Y ;
  wire \__MUX_ternary/core/storebufv1031587__WIRE_logic_and/core/storebufv1031586_Y ;
  (* mux_wire = 32'd1 *)
  (* storebuf = 32'd1 *)
  output \__MUX_ternary/core/storebufv1031599__WIRE_logic_and/core/storebufv1031598_Y ;
  wire \__MUX_ternary/core/storebufv1031599__WIRE_logic_and/core/storebufv1031598_Y ;
  (* mux_wire = 32'd1 *)
  (* storebuf = 32'd1 *)
  output \__MUX_ternary/core/storebufv1031611__WIRE_logic_and/core/storebufv1031610_Y ;
  wire \__MUX_ternary/core/storebufv1031611__WIRE_logic_and/core/storebufv1031610_Y ;
  (* mux_wire = 32'd1 *)
  (* storebuf = 32'd1 *)
  output \__MUX_ternary/core/storebufv1031623__WIRE_logic_and/core/storebufv1031622_Y ;
  wire \__MUX_ternary/core/storebufv1031623__WIRE_logic_and/core/storebufv1031622_Y ;
  (* mux_wire = 32'd1 *)
  (* storebuf = 32'd1 *)
  output \__MUX_ternary/core/storebufv1031635__WIRE_logic_and/core/storebufv1031634_Y ;
  wire \__MUX_ternary/core/storebufv1031635__WIRE_logic_and/core/storebufv1031634_Y ;
  (* mux_wire = 32'd1 *)
  (* storebuf = 32'd1 *)
  output \__MUX_ternary/core/storebufv1041267__WIRE_logic_and/core/storebufv1041266_Y ;
  wire \__MUX_ternary/core/storebufv1041267__WIRE_logic_and/core/storebufv1041266_Y ;
  (* mux_wire = 32'd1 *)
  (* storebuf = 32'd1 *)
  output \__MUX_ternary/core/storebufv1041279__WIRE_logic_and/core/storebufv1041278_Y ;
  wire \__MUX_ternary/core/storebufv1041279__WIRE_logic_and/core/storebufv1041278_Y ;
  (* mux_wire = 32'd1 *)
  (* storebuf = 32'd1 *)
  output \__MUX_ternary/core/storebufv1041291__WIRE_logic_and/core/storebufv1041290_Y ;
  wire \__MUX_ternary/core/storebufv1041291__WIRE_logic_and/core/storebufv1041290_Y ;
  (* mux_wire = 32'd1 *)
  (* storebuf = 32'd1 *)
  output \__MUX_ternary/core/storebufv1041303__WIRE_logic_and/core/storebufv1041302_Y ;
  wire \__MUX_ternary/core/storebufv1041303__WIRE_logic_and/core/storebufv1041302_Y ;
  (* mux_wire = 32'd1 *)
  (* storebuf = 32'd1 *)
  output \__MUX_ternary/core/storebufv1041315__WIRE_logic_and/core/storebufv1041314_Y ;
  wire \__MUX_ternary/core/storebufv1041315__WIRE_logic_and/core/storebufv1041314_Y ;
  (* mux_wire = 32'd1 *)
  (* storebuf = 32'd1 *)
  output \__MUX_ternary/core/storebufv1041327__WIRE_logic_and/core/storebufv1041326_Y ;
  wire \__MUX_ternary/core/storebufv1041327__WIRE_logic_and/core/storebufv1041326_Y ;
  (* mux_wire = 32'd1 *)
  (* storebuf = 32'd1 *)
  output \__MUX_ternary/core/storebufv1041339__WIRE_logic_and/core/storebufv1041338_Y ;
  wire \__MUX_ternary/core/storebufv1041339__WIRE_logic_and/core/storebufv1041338_Y ;
  (* mux_wire = 32'd1 *)
  (* storebuf = 32'd1 *)
  output \__MUX_ternary/core/storebufv1041351__WIRE_logic_and/core/storebufv1041350_Y ;
  wire \__MUX_ternary/core/storebufv1041351__WIRE_logic_and/core/storebufv1041350_Y ;
  (* mux_wire = 32'd1 *)
  (* storebuf = 32'd1 *)
  output \__MUX_ternary/core/storebufv1041363__WIRE_logic_and/core/storebufv1041362_Y ;
  wire \__MUX_ternary/core/storebufv1041363__WIRE_logic_and/core/storebufv1041362_Y ;
  (* mux_wire = 32'd1 *)
  (* storebuf = 32'd1 *)
  output \__MUX_ternary/core/storebufv1041375__WIRE_logic_and/core/storebufv1041374_Y ;
  wire \__MUX_ternary/core/storebufv1041375__WIRE_logic_and/core/storebufv1041374_Y ;
  (* mux_wire = 32'd1 *)
  (* storebuf = 32'd1 *)
  output \__MUX_ternary/core/storebufv1041387__WIRE_logic_and/core/storebufv1041386_Y ;
  wire \__MUX_ternary/core/storebufv1041387__WIRE_logic_and/core/storebufv1041386_Y ;
  (* mux_wire = 32'd1 *)
  (* storebuf = 32'd1 *)
  output \__MUX_ternary/core/storebufv1041399__WIRE_logic_and/core/storebufv1041398_Y ;
  wire \__MUX_ternary/core/storebufv1041399__WIRE_logic_and/core/storebufv1041398_Y ;
  (* mux_wire = 32'd1 *)
  (* storebuf = 32'd1 *)
  output \__MUX_ternary/core/storebufv1041411__WIRE_logic_and/core/storebufv1041410_Y ;
  wire \__MUX_ternary/core/storebufv1041411__WIRE_logic_and/core/storebufv1041410_Y ;
  (* mux_wire = 32'd1 *)
  (* storebuf = 32'd1 *)
  output \__MUX_ternary/core/storebufv1041423__WIRE_logic_and/core/storebufv1041422_Y ;
  wire \__MUX_ternary/core/storebufv1041423__WIRE_logic_and/core/storebufv1041422_Y ;
  (* mux_wire = 32'd1 *)
  (* storebuf = 32'd1 *)
  output \__MUX_ternary/core/storebufv1041435__WIRE_logic_and/core/storebufv1041434_Y ;
  wire \__MUX_ternary/core/storebufv1041435__WIRE_logic_and/core/storebufv1041434_Y ;
  (* mux_wire = 32'd1 *)
  (* storebuf = 32'd1 *)
  output \__MUX_ternary/core/storebufv1041447__WIRE_logic_and/core/storebufv1041446_Y ;
  wire \__MUX_ternary/core/storebufv1041447__WIRE_logic_and/core/storebufv1041446_Y ;
  (* mux_wire = 32'd1 *)
  (* storebuf = 32'd1 *)
  output \__MUX_ternary/core/storebufv1041459__WIRE_logic_and/core/storebufv1041458_Y ;
  wire \__MUX_ternary/core/storebufv1041459__WIRE_logic_and/core/storebufv1041458_Y ;
  (* mux_wire = 32'd1 *)
  (* storebuf = 32'd1 *)
  output \__MUX_ternary/core/storebufv1041471__WIRE_logic_and/core/storebufv1041470_Y ;
  wire \__MUX_ternary/core/storebufv1041471__WIRE_logic_and/core/storebufv1041470_Y ;
  (* mux_wire = 32'd1 *)
  (* storebuf = 32'd1 *)
  output \__MUX_ternary/core/storebufv1041483__WIRE_logic_and/core/storebufv1041482_Y ;
  wire \__MUX_ternary/core/storebufv1041483__WIRE_logic_and/core/storebufv1041482_Y ;
  (* mux_wire = 32'd1 *)
  (* storebuf = 32'd1 *)
  output \__MUX_ternary/core/storebufv1041495__WIRE_logic_and/core/storebufv1041494_Y ;
  wire \__MUX_ternary/core/storebufv1041495__WIRE_logic_and/core/storebufv1041494_Y ;
  (* mux_wire = 32'd1 *)
  (* storebuf = 32'd1 *)
  output \__MUX_ternary/core/storebufv1041507__WIRE_logic_and/core/storebufv1041506_Y ;
  wire \__MUX_ternary/core/storebufv1041507__WIRE_logic_and/core/storebufv1041506_Y ;
  (* mux_wire = 32'd1 *)
  (* storebuf = 32'd1 *)
  output \__MUX_ternary/core/storebufv1041519__WIRE_logic_and/core/storebufv1041518_Y ;
  wire \__MUX_ternary/core/storebufv1041519__WIRE_logic_and/core/storebufv1041518_Y ;
  (* mux_wire = 32'd1 *)
  (* storebuf = 32'd1 *)
  output \__MUX_ternary/core/storebufv1041531__WIRE_logic_and/core/storebufv1041530_Y ;
  wire \__MUX_ternary/core/storebufv1041531__WIRE_logic_and/core/storebufv1041530_Y ;
  (* mux_wire = 32'd1 *)
  (* storebuf = 32'd1 *)
  output \__MUX_ternary/core/storebufv1041543__WIRE_logic_and/core/storebufv1041542_Y ;
  wire \__MUX_ternary/core/storebufv1041543__WIRE_logic_and/core/storebufv1041542_Y ;
  (* mux_wire = 32'd1 *)
  (* storebuf = 32'd1 *)
  output \__MUX_ternary/core/storebufv1041555__WIRE_logic_and/core/storebufv1041554_Y ;
  wire \__MUX_ternary/core/storebufv1041555__WIRE_logic_and/core/storebufv1041554_Y ;
  (* mux_wire = 32'd1 *)
  (* storebuf = 32'd1 *)
  output \__MUX_ternary/core/storebufv1041567__WIRE_logic_and/core/storebufv1041566_Y ;
  wire \__MUX_ternary/core/storebufv1041567__WIRE_logic_and/core/storebufv1041566_Y ;
  (* mux_wire = 32'd1 *)
  (* storebuf = 32'd1 *)
  output \__MUX_ternary/core/storebufv1041579__WIRE_logic_and/core/storebufv1041578_Y ;
  wire \__MUX_ternary/core/storebufv1041579__WIRE_logic_and/core/storebufv1041578_Y ;
  (* mux_wire = 32'd1 *)
  (* storebuf = 32'd1 *)
  output \__MUX_ternary/core/storebufv1041591__WIRE_logic_and/core/storebufv1041590_Y ;
  wire \__MUX_ternary/core/storebufv1041591__WIRE_logic_and/core/storebufv1041590_Y ;
  (* mux_wire = 32'd1 *)
  (* storebuf = 32'd1 *)
  output \__MUX_ternary/core/storebufv1041603__WIRE_logic_and/core/storebufv1041602_Y ;
  wire \__MUX_ternary/core/storebufv1041603__WIRE_logic_and/core/storebufv1041602_Y ;
  (* mux_wire = 32'd1 *)
  (* storebuf = 32'd1 *)
  output \__MUX_ternary/core/storebufv1041615__WIRE_logic_and/core/storebufv1041614_Y ;
  wire \__MUX_ternary/core/storebufv1041615__WIRE_logic_and/core/storebufv1041614_Y ;
  (* mux_wire = 32'd1 *)
  (* storebuf = 32'd1 *)
  output \__MUX_ternary/core/storebufv1041627__WIRE_logic_and/core/storebufv1041626_Y ;
  wire \__MUX_ternary/core/storebufv1041627__WIRE_logic_and/core/storebufv1041626_Y ;
  (* mux_wire = 32'd1 *)
  (* storebuf = 32'd1 *)
  output \__MUX_ternary/core/storebufv1041639__WIRE_logic_and/core/storebufv1041638_Y ;
  wire \__MUX_ternary/core/storebufv1041639__WIRE_logic_and/core/storebufv1041638_Y ;
  (* mux_wire = 32'd1 *)
  (* storebuf = 32'd1 *)
  output \__MUX_ternary/core/storebufv1341152__WIRE_notempty_next ;
  wire \__MUX_ternary/core/storebufv1341152__WIRE_notempty_next ;
  (* mux_wire = 32'd1 *)
  (* storebuf = 32'd1 *)
  output \__MUX_ternary/core/storebufv881015__WIRE_logic_and/core/storebufv881014_Y ;
  wire \__MUX_ternary/core/storebufv881015__WIRE_logic_and/core/storebufv881014_Y ;
  (* mux_wire = 32'd1 *)
  (* storebuf = 32'd1 *)
  output \__MUX_ternary/core/storebufv901026__WIRE_or/core/storebufv901018_Y ;
  wire \__MUX_ternary/core/storebufv901026__WIRE_or/core/storebufv901018_Y ;
  (* mux_wire = 32'd1 *)
  (* storebuf = 32'd1 *)
  output \__MUX_ternary/core/storebufv911024__WIRE_logic_and/core/storebufv911021_Y ;
  wire \__MUX_ternary/core/storebufv911024__WIRE_logic_and/core/storebufv911021_Y ;
  (* src = "./core/storebuf.v:5.19-5.22" *)
  input clk;
  wire clk;
  (* src = "./core/storebuf.v:33.19-33.28" *)
  reg [31:0] completed;
  (* src = "./core/storebuf.v:29.18-29.24" *)
  reg [4:0] comptr;
  (* src = "./core/storebuf.v:28.18-28.24" *)
  reg [4:0] finptr;
  (* src = "./core/storebuf.v:47.19-47.30" *)
  wire [4:0] finptr_next;
  (* src = "./core/storebuf.v:25.20-25.23" *)
  output hit;
  wire hit;
  (* src = "./core/storebuf.v:49.20-49.26" *)
  wire [31:0] hitvec;
  (* src = "./core/storebuf.v:50.22-50.32" *)
  (* unused_bits = "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31" *)
  wire [63:0] hitvec_rot;
  (* src = "./core/storebuf.v:23.26-23.32" *)
  input [31:0] ldaddr;
  wire [31:0] ldaddr;
  (* src = "./core/storebuf.v:24.27-24.33" *)
  output [31:0] lddata;
  wire [31:0] lddata;
  (* src = "./core/storebuf.v:52.19-52.24" *)
  wire [4:0] ldent;
  (* src = "./core/storebuf.v:51.19-51.28" *)
  wire [4:0] ldent_rot;
  (* src = "./core/storebuf.v:20.19-20.31" *)
  input memoccupy_ld;
  wire memoccupy_ld;
  (* meta_reset = 32'd1 *)
  input metaReset_storebuf;
  wire metaReset_storebuf;
  (* src = "./core/storebuf.v:46.19-46.22" *)
  wire [4:0] nb0;
  (* src = "./core/storebuf.v:44.19-44.22" *)
  wire [4:0] nb1;
  (* src = "./core/storebuf.v:45.19-45.22" *)
  wire [4:0] ne1;
  (* src = "./core/storebuf.v:43.13-43.26" *)
  wire notempty_next;
  (* src = "./core/storebuf.v:42.13-42.25" *)
  wire notfull_next;
  (* \$paramod$4458cabf90d41bd2b27bf3a98d7c67dbdfbf585b\search_begin  = 32'd1 *)
  (* mux_wire = 32'd1 *)
  output \paramod4458cabf90d41bd2b27bf3a98d7c67dbdfbf585bsearch_begin-snb0___MUX_procmux28513__WIRE_in ;
  wire \paramod4458cabf90d41bd2b27bf3a98d7c67dbdfbf585bsearch_begin-snb0___MUX_procmux28513__WIRE_in ;
  (* \$paramod$4458cabf90d41bd2b27bf3a98d7c67dbdfbf585b\search_begin  = 32'd1 *)
  (* mux_wire = 32'd1 *)
  output \paramod4458cabf90d41bd2b27bf3a98d7c67dbdfbf585bsearch_begin-snb1___MUX_procmux28513__WIRE_in ;
  wire \paramod4458cabf90d41bd2b27bf3a98d7c67dbdfbf585bsearch_begin-snb1___MUX_procmux28513__WIRE_in ;
  (* \$paramod$4458cabf90d41bd2b27bf3a98d7c67dbdfbf585b\search_end  = 32'd1 *)
  (* mux_wire = 32'd1 *)
  output \paramod4458cabf90d41bd2b27bf3a98d7c67dbdfbf585bsearch_end-findhitent___MUX_procmux28705__WIRE_in ;
  wire \paramod4458cabf90d41bd2b27bf3a98d7c67dbdfbf585bsearch_end-findhitent___MUX_procmux28705__WIRE_in ;
  (* \$paramod$4458cabf90d41bd2b27bf3a98d7c67dbdfbf585b\search_end  = 32'd1 *)
  (* mux_wire = 32'd1 *)
  output \paramod4458cabf90d41bd2b27bf3a98d7c67dbdfbf585bsearch_end-sne1___MUX_procmux28705__WIRE_in ;
  wire \paramod4458cabf90d41bd2b27bf3a98d7c67dbdfbf585bsearch_end-sne1___MUX_procmux28705__WIRE_in ;
  (* src = "./core/storebuf.v:8.19-8.25" *)
  input prmiss;
  wire prmiss;
  (* src = "./core/storebuf.v:7.19-7.28" *)
  input prsuccess;
  wire prsuccess;
  (* src = "./core/storebuf.v:9.23-9.28" *)
  input [4:0] prtag;
  wire [4:0] prtag;
  (* reset_wire = 32'd1 *)
  (* src = "./core/storebuf.v:6.19-6.24" *)
  input reset;
  wire reset;
  (* src = "./core/storebuf.v:19.27-19.34" *)
  output [31:0] retaddr;
  wire [31:0] retaddr;
  (* src = "./core/storebuf.v:18.27-18.34" *)
  output [31:0] retdata;
  wire [31:0] retdata;
  (* src = "./core/storebuf.v:30.18-30.24" *)
  reg [4:0] retptr;
  (* src = "./core/storebuf.v:21.20-21.27" *)
  output sb_full;
  wire sb_full;
  (* src = "./core/storebuf.v:35.19-35.26" *)
  reg [31:0] specbit;
  (* src = "./core/storebuf.v:40.20-40.31" *)
  wire [31:0] specbit_cls;
  (* src = "./core/storebuf.v:10.23-10.33" *)
  input [4:0] spectagfix;
  wire [4:0] spectagfix;
  (* src = "./core/storebuf.v:15.26-15.32" *)
  input [31:0] staddr;
  wire [31:0] staddr;
  (* src = "./core/storebuf.v:16.19-16.24" *)
  input stcom;
  wire stcom;
  (* src = "./core/storebuf.v:14.26-14.32" *)
  input [31:0] stdata;
  wire [31:0] stdata;
  (* src = "./core/storebuf.v:11.19-11.24" *)
  input stfin;
  wire stfin;
  (* src = "./core/storebuf.v:17.20-17.28" *)
  output stretire;
  wire stretire;
  (* src = "./core/storebuf.v:12.19-12.28" *)
  input stspecbit;
  wire stspecbit;
  (* src = "./core/storebuf.v:13.23-13.32" *)
  input [4:0] stspectag;
  wire [4:0] stspectag;
  (* src = "./core/storebuf.v:34.19-34.24" *)
  reg [31:0] valid;
  (* src = "./core/storebuf.v:41.20-41.29" *)
  wire [31:0] valid_cls;
  (* src = "./core/storebuf.v:53.19-53.27" *)
  wire [4:0] vecshamt;
  (* src = "./core/storebuf.v:37.20-37.24" *)
  reg [31:0] addr [31:0];
  always_ff @(posedge clk) begin
    if (_002_[31])
      addr[_000_] <= _001_;
  end
  assign retaddr = addr[retptr];
  assign _139_ = addr[32'd31];
  assign _138_ = addr[32'd30];
  assign _137_ = addr[32'd29];
  assign _136_ = addr[32'd28];
  assign _135_ = addr[32'd27];
  assign _134_ = addr[32'd26];
  assign _133_ = addr[32'd25];
  assign _132_ = addr[32'd24];
  assign _131_ = addr[32'd23];
  assign _130_ = addr[32'd22];
  assign _129_ = addr[32'd21];
  assign _128_ = addr[32'd20];
  assign _127_ = addr[32'd19];
  assign _126_ = addr[32'd18];
  assign _125_ = addr[32'd17];
  assign _124_ = addr[32'd16];
  assign _123_ = addr[32'd15];
  assign _122_ = addr[32'd14];
  assign _121_ = addr[32'd13];
  assign _120_ = addr[32'd12];
  assign _119_ = addr[32'd11];
  assign _118_ = addr[32'd10];
  assign _117_ = addr[32'd9];
  assign _116_ = addr[32'd8];
  assign _115_ = addr[32'd7];
  assign _114_ = addr[32'd6];
  assign _113_ = addr[32'd5];
  assign _112_ = addr[32'd4];
  assign _111_ = addr[32'd3];
  assign _110_ = addr[32'd2];
  assign _109_ = addr[32'd1];
  assign _108_ = addr[32'd0];
  (* src = "./core/storebuf.v:36.20-36.24" *)
  reg [31:0] data [31:0];
  always_ff @(posedge clk) begin
    if (_002_[31])
      data[_000_] <= _003_;
  end
  assign lddata = data[ldent];
  assign retdata = data[retptr];
  (* src = "./core/storebuf.v:32.18-32.25" *)
  reg [4:0] spectag [31:0];
  always_ff @(posedge clk) begin
    if (_002_[31])
      spectag[_000_] <= _004_;
  end
  assign _171_ = spectag[32'd31];
  assign _170_ = spectag[32'd30];
  assign _169_ = spectag[32'd29];
  assign _168_ = spectag[32'd28];
  assign _167_ = spectag[32'd27];
  assign _166_ = spectag[32'd26];
  assign _165_ = spectag[32'd25];
  assign _164_ = spectag[32'd24];
  assign _163_ = spectag[32'd23];
  assign _162_ = spectag[32'd22];
  assign _161_ = spectag[32'd21];
  assign _160_ = spectag[32'd20];
  assign _159_ = spectag[32'd19];
  assign _158_ = spectag[32'd18];
  assign _157_ = spectag[32'd17];
  assign _156_ = spectag[32'd16];
  assign _155_ = spectag[32'd15];
  assign _154_ = spectag[32'd14];
  assign _153_ = spectag[32'd13];
  assign _152_ = spectag[32'd12];
  assign _151_ = spectag[32'd11];
  assign _150_ = spectag[32'd10];
  assign _149_ = spectag[32'd9];
  assign _148_ = spectag[32'd8];
  assign _147_ = spectag[32'd7];
  assign _146_ = spectag[32'd6];
  assign _145_ = spectag[32'd5];
  assign _144_ = spectag[32'd4];
  assign _143_ = spectag[32'd3];
  assign _142_ = spectag[32'd2];
  assign _141_ = spectag[32'd1];
  assign _140_ = spectag[32'd0];
  assign _016_ = finptr + (* src = "./core/storebuf.v:139.16-139.26" *) 32'd1;
  assign _017_ = comptr + (* src = "./core/storebuf.v:144.16-144.26" *) 32'd1;
  assign _018_ = retptr + (* src = "./core/storebuf.v:148.16-148.26" *) 32'd1;
  assign _019_ = ne1 + (* src = "./core/storebuf.v:91.44-91.49" *) 32'd1;
  assign ldent = ldent_rot + (* src = "./core/storebuf.v:96.19-96.37" *) finptr;
  assign _020_ = valid & (* src = "./core/storebuf.v:0.0-0.0" *) _207_;
  assign _021_ = completed & (* src = "./core/storebuf.v:0.0-0.0" *) _207_;
  assign _022_ = _011_ & (* src = "./core/storebuf.v:0.0-0.0" *) _208_;
  assign _023_ = _012_ & (* src = "./core/storebuf.v:0.0-0.0" *) _209_;
  assign _024_ = _013_ & (* src = "./core/storebuf.v:0.0-0.0" *) _209_;
  assign _025_ = specbit & (* src = "./core/storebuf.v:0.0-0.0" *) _207_;
  assign _026_ = spectagfix & (* src = "./core/storebuf.v:103.44-103.67" *) _140_;
  assign _027_ = spectagfix & (* src = "./core/storebuf.v:103.44-103.67" *) _141_;
  assign _028_ = spectagfix & (* src = "./core/storebuf.v:103.44-103.67" *) _142_;
  assign _029_ = spectagfix & (* src = "./core/storebuf.v:103.44-103.67" *) _143_;
  assign _030_ = spectagfix & (* src = "./core/storebuf.v:103.44-103.67" *) _144_;
  assign _031_ = spectagfix & (* src = "./core/storebuf.v:103.44-103.67" *) _145_;
  assign _032_ = spectagfix & (* src = "./core/storebuf.v:103.44-103.67" *) _146_;
  assign _033_ = spectagfix & (* src = "./core/storebuf.v:103.44-103.67" *) _147_;
  assign _034_ = spectagfix & (* src = "./core/storebuf.v:103.44-103.67" *) _148_;
  assign _035_ = spectagfix & (* src = "./core/storebuf.v:103.44-103.67" *) _149_;
  assign _036_ = spectagfix & (* src = "./core/storebuf.v:103.44-103.67" *) _150_;
  assign _037_ = spectagfix & (* src = "./core/storebuf.v:103.44-103.67" *) _151_;
  assign _038_ = spectagfix & (* src = "./core/storebuf.v:103.44-103.67" *) _152_;
  assign _039_ = spectagfix & (* src = "./core/storebuf.v:103.44-103.67" *) _153_;
  assign _040_ = spectagfix & (* src = "./core/storebuf.v:103.44-103.67" *) _154_;
  assign _041_ = spectagfix & (* src = "./core/storebuf.v:103.44-103.67" *) _155_;
  assign _042_ = spectagfix & (* src = "./core/storebuf.v:103.44-103.67" *) _156_;
  assign _043_ = spectagfix & (* src = "./core/storebuf.v:103.44-103.67" *) _157_;
  assign _044_ = spectagfix & (* src = "./core/storebuf.v:103.44-103.67" *) _158_;
  assign _045_ = spectagfix & (* src = "./core/storebuf.v:103.44-103.67" *) _159_;
  assign _046_ = spectagfix & (* src = "./core/storebuf.v:103.44-103.67" *) _160_;
  assign _047_ = spectagfix & (* src = "./core/storebuf.v:103.44-103.67" *) _161_;
  assign _048_ = spectagfix & (* src = "./core/storebuf.v:103.44-103.67" *) _162_;
  assign _049_ = spectagfix & (* src = "./core/storebuf.v:103.44-103.67" *) _163_;
  assign _050_ = spectagfix & (* src = "./core/storebuf.v:103.44-103.67" *) _164_;
  assign _051_ = spectagfix & (* src = "./core/storebuf.v:103.44-103.67" *) _165_;
  assign _052_ = spectagfix & (* src = "./core/storebuf.v:103.44-103.67" *) _166_;
  assign _053_ = spectagfix & (* src = "./core/storebuf.v:103.44-103.67" *) _167_;
  assign _054_ = spectagfix & (* src = "./core/storebuf.v:103.44-103.67" *) _168_;
  assign _055_ = spectagfix & (* src = "./core/storebuf.v:103.44-103.67" *) _169_;
  assign _056_ = spectagfix & (* src = "./core/storebuf.v:103.44-103.67" *) _170_;
  assign _057_ = spectagfix & (* src = "./core/storebuf.v:103.44-103.67" *) _171_;
  assign \__MUX_procmux27284__WIRE_and/core/storebufv1091041_Y  = _210_ & (* src = "./core/storebuf.v:109.11-109.25" *) stfin;
  assign _058_ = valid & (* src = "./core/storebuf.v:132.15-132.32" *) valid_cls;
  assign _059_ = specbit & (* src = "./core/storebuf.v:159.15-159.36" *) specbit_cls;
  (* src = "./core/storebuf.v:116.4-153.7" *)
  always_ff @(posedge clk)
    if (reset) comptr <= 5'h00;
    else if (_067_) comptr <= _236_;
  (* src = "./core/storebuf.v:116.4-153.7" *)
  always_ff @(posedge clk)
    if (reset) retptr <= 5'h00;
    else if (_068_) retptr <= _231_;
  (* src = "./core/storebuf.v:116.4-153.7" *)
  always_ff @(posedge clk)
    if (reset) completed <= 32'd0;
    else completed <= _005_;
  (* src = "./core/storebuf.v:116.4-153.7" *)
  always_ff @(posedge clk)
    if (reset) valid <= 32'd0;
    else valid <= _007_;
  (* src = "./core/storebuf.v:116.4-153.7" *)
  always_ff @(posedge clk)
    if (reset) finptr <= 5'h00;
    else if (_069_) finptr <= _234_;
  (* src = "./core/storebuf.v:155.4-168.7" *)
  always_ff @(posedge clk)
    if (_222_) specbit <= 32'd0;
    else if (_066_) specbit <= _006_;
  assign _060_ = { notempty_next, prmiss, stfin } != 3'h6;
  assign _061_ = { prmiss, stfin } != 2'h3;
  assign _062_ = | { stcom, prmiss };
  assign _063_ = | { prmiss, stfin };
  assign _064_ = | { stretire, prmiss };
  assign _065_ = { \__MUX_ternary/core/storebufv901026__WIRE_or/core/storebufv901018_Y , prmiss, stfin } != 3'h6;
  assign _066_ = | { prsuccess, stfin };
  assign _067_ = & { _060_, _061_, _062_ };
  assign _068_ = & { _060_, _061_, _064_ };
  assign _069_ = & { _065_, _063_ };
  assign \__MUX_ternary/core/storebufv1021258__WIRE_eq/core/storebufv1021257_Y  = prtag == (* src = "./core/storebuf.v:102.30-102.49" *) _140_;
  assign \__MUX_ternary/core/storebufv1021270__WIRE_eq/core/storebufv1021269_Y  = prtag == (* src = "./core/storebuf.v:102.30-102.49" *) _141_;
  assign \__MUX_ternary/core/storebufv1021282__WIRE_eq/core/storebufv1021281_Y  = prtag == (* src = "./core/storebuf.v:102.30-102.49" *) _142_;
  assign \__MUX_ternary/core/storebufv1021294__WIRE_eq/core/storebufv1021293_Y  = prtag == (* src = "./core/storebuf.v:102.30-102.49" *) _143_;
  assign \__MUX_ternary/core/storebufv1021306__WIRE_eq/core/storebufv1021305_Y  = prtag == (* src = "./core/storebuf.v:102.30-102.49" *) _144_;
  assign \__MUX_ternary/core/storebufv1021318__WIRE_eq/core/storebufv1021317_Y  = prtag == (* src = "./core/storebuf.v:102.30-102.49" *) _145_;
  assign \__MUX_ternary/core/storebufv1021330__WIRE_eq/core/storebufv1021329_Y  = prtag == (* src = "./core/storebuf.v:102.30-102.49" *) _146_;
  assign \__MUX_ternary/core/storebufv1021342__WIRE_eq/core/storebufv1021341_Y  = prtag == (* src = "./core/storebuf.v:102.30-102.49" *) _147_;
  assign \__MUX_ternary/core/storebufv1021354__WIRE_eq/core/storebufv1021353_Y  = prtag == (* src = "./core/storebuf.v:102.30-102.49" *) _148_;
  assign \__MUX_ternary/core/storebufv1021366__WIRE_eq/core/storebufv1021365_Y  = prtag == (* src = "./core/storebuf.v:102.30-102.49" *) _149_;
  assign \__MUX_ternary/core/storebufv1021378__WIRE_eq/core/storebufv1021377_Y  = prtag == (* src = "./core/storebuf.v:102.30-102.49" *) _150_;
  assign \__MUX_ternary/core/storebufv1021390__WIRE_eq/core/storebufv1021389_Y  = prtag == (* src = "./core/storebuf.v:102.30-102.49" *) _151_;
  assign \__MUX_ternary/core/storebufv1021402__WIRE_eq/core/storebufv1021401_Y  = prtag == (* src = "./core/storebuf.v:102.30-102.49" *) _152_;
  assign \__MUX_ternary/core/storebufv1021414__WIRE_eq/core/storebufv1021413_Y  = prtag == (* src = "./core/storebuf.v:102.30-102.49" *) _153_;
  assign \__MUX_ternary/core/storebufv1021426__WIRE_eq/core/storebufv1021425_Y  = prtag == (* src = "./core/storebuf.v:102.30-102.49" *) _154_;
  assign \__MUX_ternary/core/storebufv1021438__WIRE_eq/core/storebufv1021437_Y  = prtag == (* src = "./core/storebuf.v:102.30-102.49" *) _155_;
  assign \__MUX_ternary/core/storebufv1021450__WIRE_eq/core/storebufv1021449_Y  = prtag == (* src = "./core/storebuf.v:102.30-102.49" *) _156_;
  assign \__MUX_ternary/core/storebufv1021462__WIRE_eq/core/storebufv1021461_Y  = prtag == (* src = "./core/storebuf.v:102.30-102.49" *) _157_;
  assign \__MUX_ternary/core/storebufv1021474__WIRE_eq/core/storebufv1021473_Y  = prtag == (* src = "./core/storebuf.v:102.30-102.49" *) _158_;
  assign \__MUX_ternary/core/storebufv1021486__WIRE_eq/core/storebufv1021485_Y  = prtag == (* src = "./core/storebuf.v:102.30-102.49" *) _159_;
  assign \__MUX_ternary/core/storebufv1021498__WIRE_eq/core/storebufv1021497_Y  = prtag == (* src = "./core/storebuf.v:102.30-102.49" *) _160_;
  assign \__MUX_ternary/core/storebufv1021510__WIRE_eq/core/storebufv1021509_Y  = prtag == (* src = "./core/storebuf.v:102.30-102.49" *) _161_;
  assign \__MUX_ternary/core/storebufv1021522__WIRE_eq/core/storebufv1021521_Y  = prtag == (* src = "./core/storebuf.v:102.30-102.49" *) _162_;
  assign \__MUX_ternary/core/storebufv1021534__WIRE_eq/core/storebufv1021533_Y  = prtag == (* src = "./core/storebuf.v:102.30-102.49" *) _163_;
  assign \__MUX_ternary/core/storebufv1021546__WIRE_eq/core/storebufv1021545_Y  = prtag == (* src = "./core/storebuf.v:102.30-102.49" *) _164_;
  assign \__MUX_ternary/core/storebufv1021558__WIRE_eq/core/storebufv1021557_Y  = prtag == (* src = "./core/storebuf.v:102.30-102.49" *) _165_;
  assign \__MUX_ternary/core/storebufv1021570__WIRE_eq/core/storebufv1021569_Y  = prtag == (* src = "./core/storebuf.v:102.30-102.49" *) _166_;
  assign \__MUX_ternary/core/storebufv1021582__WIRE_eq/core/storebufv1021581_Y  = prtag == (* src = "./core/storebuf.v:102.30-102.49" *) _167_;
  assign \__MUX_ternary/core/storebufv1021594__WIRE_eq/core/storebufv1021593_Y  = prtag == (* src = "./core/storebuf.v:102.30-102.49" *) _168_;
  assign \__MUX_ternary/core/storebufv1021606__WIRE_eq/core/storebufv1021605_Y  = prtag == (* src = "./core/storebuf.v:102.30-102.49" *) _169_;
  assign \__MUX_ternary/core/storebufv1021618__WIRE_eq/core/storebufv1021617_Y  = prtag == (* src = "./core/storebuf.v:102.30-102.49" *) _170_;
  assign \__MUX_ternary/core/storebufv1021630__WIRE_eq/core/storebufv1021629_Y  = prtag == (* src = "./core/storebuf.v:102.30-102.49" *) _171_;
  assign _070_ = _108_ == (* src = "./core/storebuf.v:104.40-104.57" *) ldaddr;
  assign _071_ = _109_ == (* src = "./core/storebuf.v:104.40-104.57" *) ldaddr;
  assign _072_ = _110_ == (* src = "./core/storebuf.v:104.40-104.57" *) ldaddr;
  assign _073_ = _111_ == (* src = "./core/storebuf.v:104.40-104.57" *) ldaddr;
  assign _074_ = _112_ == (* src = "./core/storebuf.v:104.40-104.57" *) ldaddr;
  assign _075_ = _113_ == (* src = "./core/storebuf.v:104.40-104.57" *) ldaddr;
  assign _076_ = _114_ == (* src = "./core/storebuf.v:104.40-104.57" *) ldaddr;
  assign _077_ = _115_ == (* src = "./core/storebuf.v:104.40-104.57" *) ldaddr;
  assign _078_ = _116_ == (* src = "./core/storebuf.v:104.40-104.57" *) ldaddr;
  assign _079_ = _117_ == (* src = "./core/storebuf.v:104.40-104.57" *) ldaddr;
  assign _080_ = _118_ == (* src = "./core/storebuf.v:104.40-104.57" *) ldaddr;
  assign _081_ = _119_ == (* src = "./core/storebuf.v:104.40-104.57" *) ldaddr;
  assign _082_ = _120_ == (* src = "./core/storebuf.v:104.40-104.57" *) ldaddr;
  assign _083_ = _121_ == (* src = "./core/storebuf.v:104.40-104.57" *) ldaddr;
  assign _084_ = _122_ == (* src = "./core/storebuf.v:104.40-104.57" *) ldaddr;
  assign _085_ = _123_ == (* src = "./core/storebuf.v:104.40-104.57" *) ldaddr;
  assign _086_ = _124_ == (* src = "./core/storebuf.v:104.40-104.57" *) ldaddr;
  assign _087_ = _125_ == (* src = "./core/storebuf.v:104.40-104.57" *) ldaddr;
  assign _088_ = _126_ == (* src = "./core/storebuf.v:104.40-104.57" *) ldaddr;
  assign _089_ = _127_ == (* src = "./core/storebuf.v:104.40-104.57" *) ldaddr;
  assign _090_ = _128_ == (* src = "./core/storebuf.v:104.40-104.57" *) ldaddr;
  assign _091_ = _129_ == (* src = "./core/storebuf.v:104.40-104.57" *) ldaddr;
  assign _092_ = _130_ == (* src = "./core/storebuf.v:104.40-104.57" *) ldaddr;
  assign _093_ = _131_ == (* src = "./core/storebuf.v:104.40-104.57" *) ldaddr;
  assign _094_ = _132_ == (* src = "./core/storebuf.v:104.40-104.57" *) ldaddr;
  assign _095_ = _133_ == (* src = "./core/storebuf.v:104.40-104.57" *) ldaddr;
  assign _096_ = _134_ == (* src = "./core/storebuf.v:104.40-104.57" *) ldaddr;
  assign _097_ = _135_ == (* src = "./core/storebuf.v:104.40-104.57" *) ldaddr;
  assign _098_ = _136_ == (* src = "./core/storebuf.v:104.40-104.57" *) ldaddr;
  assign _099_ = _137_ == (* src = "./core/storebuf.v:104.40-104.57" *) ldaddr;
  assign _100_ = _138_ == (* src = "./core/storebuf.v:104.40-104.57" *) ldaddr;
  assign _101_ = _139_ == (* src = "./core/storebuf.v:104.40-104.57" *) ldaddr;
  assign _102_ = finptr == (* src = "./core/storebuf.v:88.23-88.39" *) retptr;
  assign _104_ = ! (* src = "./core/storebuf.v:91.7-91.15" *) nb1;
  assign _105_ = ne1 == (* src = "./core/storebuf.v:91.21-91.32" *) 5'h1f;
  assign \__MUX_ternary/core/storebufv1031263__WIRE_logic_and/core/storebufv1031262_Y  = specbit[0] && (* src = "./core/storebuf.v:103.28-103.74" *) _172_;
  assign \__MUX_ternary/core/storebufv1031275__WIRE_logic_and/core/storebufv1031274_Y  = specbit[1] && (* src = "./core/storebuf.v:103.28-103.74" *) _173_;
  assign \__MUX_ternary/core/storebufv1031287__WIRE_logic_and/core/storebufv1031286_Y  = specbit[2] && (* src = "./core/storebuf.v:103.28-103.74" *) _174_;
  assign \__MUX_ternary/core/storebufv1031299__WIRE_logic_and/core/storebufv1031298_Y  = specbit[3] && (* src = "./core/storebuf.v:103.28-103.74" *) _175_;
  assign \__MUX_ternary/core/storebufv1031311__WIRE_logic_and/core/storebufv1031310_Y  = specbit[4] && (* src = "./core/storebuf.v:103.28-103.74" *) _176_;
  assign \__MUX_ternary/core/storebufv1031323__WIRE_logic_and/core/storebufv1031322_Y  = specbit[5] && (* src = "./core/storebuf.v:103.28-103.74" *) _177_;
  assign \__MUX_ternary/core/storebufv1031335__WIRE_logic_and/core/storebufv1031334_Y  = specbit[6] && (* src = "./core/storebuf.v:103.28-103.74" *) _178_;
  assign \__MUX_ternary/core/storebufv1031347__WIRE_logic_and/core/storebufv1031346_Y  = specbit[7] && (* src = "./core/storebuf.v:103.28-103.74" *) _179_;
  assign \__MUX_ternary/core/storebufv1031359__WIRE_logic_and/core/storebufv1031358_Y  = specbit[8] && (* src = "./core/storebuf.v:103.28-103.74" *) _180_;
  assign \__MUX_ternary/core/storebufv1031371__WIRE_logic_and/core/storebufv1031370_Y  = specbit[9] && (* src = "./core/storebuf.v:103.28-103.74" *) _181_;
  assign \__MUX_ternary/core/storebufv1031383__WIRE_logic_and/core/storebufv1031382_Y  = specbit[10] && (* src = "./core/storebuf.v:103.28-103.74" *) _182_;
  assign \__MUX_ternary/core/storebufv1031395__WIRE_logic_and/core/storebufv1031394_Y  = specbit[11] && (* src = "./core/storebuf.v:103.28-103.74" *) _183_;
  assign \__MUX_ternary/core/storebufv1031407__WIRE_logic_and/core/storebufv1031406_Y  = specbit[12] && (* src = "./core/storebuf.v:103.28-103.74" *) _184_;
  assign \__MUX_ternary/core/storebufv1031419__WIRE_logic_and/core/storebufv1031418_Y  = specbit[13] && (* src = "./core/storebuf.v:103.28-103.74" *) _185_;
  assign \__MUX_ternary/core/storebufv1031431__WIRE_logic_and/core/storebufv1031430_Y  = specbit[14] && (* src = "./core/storebuf.v:103.28-103.74" *) _186_;
  assign \__MUX_ternary/core/storebufv1031443__WIRE_logic_and/core/storebufv1031442_Y  = specbit[15] && (* src = "./core/storebuf.v:103.28-103.74" *) _187_;
  assign \__MUX_ternary/core/storebufv1031455__WIRE_logic_and/core/storebufv1031454_Y  = specbit[16] && (* src = "./core/storebuf.v:103.28-103.74" *) _188_;
  assign \__MUX_ternary/core/storebufv1031467__WIRE_logic_and/core/storebufv1031466_Y  = specbit[17] && (* src = "./core/storebuf.v:103.28-103.74" *) _189_;
  assign \__MUX_ternary/core/storebufv1031479__WIRE_logic_and/core/storebufv1031478_Y  = specbit[18] && (* src = "./core/storebuf.v:103.28-103.74" *) _190_;
  assign \__MUX_ternary/core/storebufv1031491__WIRE_logic_and/core/storebufv1031490_Y  = specbit[19] && (* src = "./core/storebuf.v:103.28-103.74" *) _191_;
  assign \__MUX_ternary/core/storebufv1031503__WIRE_logic_and/core/storebufv1031502_Y  = specbit[20] && (* src = "./core/storebuf.v:103.28-103.74" *) _192_;
  assign \__MUX_ternary/core/storebufv1031515__WIRE_logic_and/core/storebufv1031514_Y  = specbit[21] && (* src = "./core/storebuf.v:103.28-103.74" *) _193_;
  assign \__MUX_ternary/core/storebufv1031527__WIRE_logic_and/core/storebufv1031526_Y  = specbit[22] && (* src = "./core/storebuf.v:103.28-103.74" *) _194_;
  assign \__MUX_ternary/core/storebufv1031539__WIRE_logic_and/core/storebufv1031538_Y  = specbit[23] && (* src = "./core/storebuf.v:103.28-103.74" *) _195_;
  assign \__MUX_ternary/core/storebufv1031551__WIRE_logic_and/core/storebufv1031550_Y  = specbit[24] && (* src = "./core/storebuf.v:103.28-103.74" *) _196_;
  assign \__MUX_ternary/core/storebufv1031563__WIRE_logic_and/core/storebufv1031562_Y  = specbit[25] && (* src = "./core/storebuf.v:103.28-103.74" *) _197_;
  assign \__MUX_ternary/core/storebufv1031575__WIRE_logic_and/core/storebufv1031574_Y  = specbit[26] && (* src = "./core/storebuf.v:103.28-103.74" *) _198_;
  assign \__MUX_ternary/core/storebufv1031587__WIRE_logic_and/core/storebufv1031586_Y  = specbit[27] && (* src = "./core/storebuf.v:103.28-103.74" *) _199_;
  assign \__MUX_ternary/core/storebufv1031599__WIRE_logic_and/core/storebufv1031598_Y  = specbit[28] && (* src = "./core/storebuf.v:103.28-103.74" *) _200_;
  assign \__MUX_ternary/core/storebufv1031611__WIRE_logic_and/core/storebufv1031610_Y  = specbit[29] && (* src = "./core/storebuf.v:103.28-103.74" *) _201_;
  assign \__MUX_ternary/core/storebufv1031623__WIRE_logic_and/core/storebufv1031622_Y  = specbit[30] && (* src = "./core/storebuf.v:103.28-103.74" *) _202_;
  assign \__MUX_ternary/core/storebufv1031635__WIRE_logic_and/core/storebufv1031634_Y  = specbit[31] && (* src = "./core/storebuf.v:103.28-103.74" *) _203_;
  assign \__MUX_ternary/core/storebufv1041267__WIRE_logic_and/core/storebufv1041266_Y  = valid[0] && (* src = "./core/storebuf.v:104.27-104.58" *) _070_;
  assign \__MUX_ternary/core/storebufv1041279__WIRE_logic_and/core/storebufv1041278_Y  = valid[1] && (* src = "./core/storebuf.v:104.27-104.58" *) _071_;
  assign \__MUX_ternary/core/storebufv1041291__WIRE_logic_and/core/storebufv1041290_Y  = valid[2] && (* src = "./core/storebuf.v:104.27-104.58" *) _072_;
  assign \__MUX_ternary/core/storebufv1041303__WIRE_logic_and/core/storebufv1041302_Y  = valid[3] && (* src = "./core/storebuf.v:104.27-104.58" *) _073_;
  assign \__MUX_ternary/core/storebufv1041315__WIRE_logic_and/core/storebufv1041314_Y  = valid[4] && (* src = "./core/storebuf.v:104.27-104.58" *) _074_;
  assign \__MUX_ternary/core/storebufv1041327__WIRE_logic_and/core/storebufv1041326_Y  = valid[5] && (* src = "./core/storebuf.v:104.27-104.58" *) _075_;
  assign \__MUX_ternary/core/storebufv1041339__WIRE_logic_and/core/storebufv1041338_Y  = valid[6] && (* src = "./core/storebuf.v:104.27-104.58" *) _076_;
  assign \__MUX_ternary/core/storebufv1041351__WIRE_logic_and/core/storebufv1041350_Y  = valid[7] && (* src = "./core/storebuf.v:104.27-104.58" *) _077_;
  assign \__MUX_ternary/core/storebufv1041363__WIRE_logic_and/core/storebufv1041362_Y  = valid[8] && (* src = "./core/storebuf.v:104.27-104.58" *) _078_;
  assign \__MUX_ternary/core/storebufv1041375__WIRE_logic_and/core/storebufv1041374_Y  = valid[9] && (* src = "./core/storebuf.v:104.27-104.58" *) _079_;
  assign \__MUX_ternary/core/storebufv1041387__WIRE_logic_and/core/storebufv1041386_Y  = valid[10] && (* src = "./core/storebuf.v:104.27-104.58" *) _080_;
  assign \__MUX_ternary/core/storebufv1041399__WIRE_logic_and/core/storebufv1041398_Y  = valid[11] && (* src = "./core/storebuf.v:104.27-104.58" *) _081_;
  assign \__MUX_ternary/core/storebufv1041411__WIRE_logic_and/core/storebufv1041410_Y  = valid[12] && (* src = "./core/storebuf.v:104.27-104.58" *) _082_;
  assign \__MUX_ternary/core/storebufv1041423__WIRE_logic_and/core/storebufv1041422_Y  = valid[13] && (* src = "./core/storebuf.v:104.27-104.58" *) _083_;
  assign \__MUX_ternary/core/storebufv1041435__WIRE_logic_and/core/storebufv1041434_Y  = valid[14] && (* src = "./core/storebuf.v:104.27-104.58" *) _084_;
  assign \__MUX_ternary/core/storebufv1041447__WIRE_logic_and/core/storebufv1041446_Y  = valid[15] && (* src = "./core/storebuf.v:104.27-104.58" *) _085_;
  assign \__MUX_ternary/core/storebufv1041459__WIRE_logic_and/core/storebufv1041458_Y  = valid[16] && (* src = "./core/storebuf.v:104.27-104.58" *) _086_;
  assign \__MUX_ternary/core/storebufv1041471__WIRE_logic_and/core/storebufv1041470_Y  = valid[17] && (* src = "./core/storebuf.v:104.27-104.58" *) _087_;
  assign \__MUX_ternary/core/storebufv1041483__WIRE_logic_and/core/storebufv1041482_Y  = valid[18] && (* src = "./core/storebuf.v:104.27-104.58" *) _088_;
  assign \__MUX_ternary/core/storebufv1041495__WIRE_logic_and/core/storebufv1041494_Y  = valid[19] && (* src = "./core/storebuf.v:104.27-104.58" *) _089_;
  assign \__MUX_ternary/core/storebufv1041507__WIRE_logic_and/core/storebufv1041506_Y  = valid[20] && (* src = "./core/storebuf.v:104.27-104.58" *) _090_;
  assign \__MUX_ternary/core/storebufv1041519__WIRE_logic_and/core/storebufv1041518_Y  = valid[21] && (* src = "./core/storebuf.v:104.27-104.58" *) _091_;
  assign \__MUX_ternary/core/storebufv1041531__WIRE_logic_and/core/storebufv1041530_Y  = valid[22] && (* src = "./core/storebuf.v:104.27-104.58" *) _092_;
  assign \__MUX_ternary/core/storebufv1041543__WIRE_logic_and/core/storebufv1041542_Y  = valid[23] && (* src = "./core/storebuf.v:104.27-104.58" *) _093_;
  assign \__MUX_ternary/core/storebufv1041555__WIRE_logic_and/core/storebufv1041554_Y  = valid[24] && (* src = "./core/storebuf.v:104.27-104.58" *) _094_;
  assign \__MUX_ternary/core/storebufv1041567__WIRE_logic_and/core/storebufv1041566_Y  = valid[25] && (* src = "./core/storebuf.v:104.27-104.58" *) _095_;
  assign \__MUX_ternary/core/storebufv1041579__WIRE_logic_and/core/storebufv1041578_Y  = valid[26] && (* src = "./core/storebuf.v:104.27-104.58" *) _096_;
  assign \__MUX_ternary/core/storebufv1041591__WIRE_logic_and/core/storebufv1041590_Y  = valid[27] && (* src = "./core/storebuf.v:104.27-104.58" *) _097_;
  assign \__MUX_ternary/core/storebufv1041603__WIRE_logic_and/core/storebufv1041602_Y  = valid[28] && (* src = "./core/storebuf.v:104.27-104.58" *) _098_;
  assign \__MUX_ternary/core/storebufv1041615__WIRE_logic_and/core/storebufv1041614_Y  = valid[29] && (* src = "./core/storebuf.v:104.27-104.58" *) _099_;
  assign \__MUX_ternary/core/storebufv1041627__WIRE_logic_and/core/storebufv1041626_Y  = valid[30] && (* src = "./core/storebuf.v:104.27-104.58" *) _100_;
  assign \__MUX_ternary/core/storebufv1041639__WIRE_logic_and/core/storebufv1041638_Y  = valid[31] && (* src = "./core/storebuf.v:104.27-104.58" *) _101_;
  assign _106_ = _243_ && (* src = "./core/storebuf.v:86.22-86.56" *) _244_;
  assign _107_ = _106_ && (* src = "./core/storebuf.v:86.22-86.73" *) _213_;
  assign stretire = _107_ && (* src = "./core/storebuf.v:86.22-87.15" *) _214_;
  assign \__MUX_ternary/core/storebufv881015__WIRE_logic_and/core/storebufv881014_Y  = _102_ && (* src = "./core/storebuf.v:88.22-88.64" *) _103_;
  assign \__MUX_ternary/core/storebufv911024__WIRE_logic_and/core/storebufv911021_Y  = _104_ && (* src = "./core/storebuf.v:91.6-91.33" *) _105_;
  assign _172_ = | (* src = "./core/storebuf.v:103.43-103.73" *) _026_;
  assign _173_ = | (* src = "./core/storebuf.v:103.43-103.73" *) _027_;
  assign _174_ = | (* src = "./core/storebuf.v:103.43-103.73" *) _028_;
  assign _175_ = | (* src = "./core/storebuf.v:103.43-103.73" *) _029_;
  assign _176_ = | (* src = "./core/storebuf.v:103.43-103.73" *) _030_;
  assign _177_ = | (* src = "./core/storebuf.v:103.43-103.73" *) _031_;
  assign _178_ = | (* src = "./core/storebuf.v:103.43-103.73" *) _032_;
  assign _179_ = | (* src = "./core/storebuf.v:103.43-103.73" *) _033_;
  assign _180_ = | (* src = "./core/storebuf.v:103.43-103.73" *) _034_;
  assign _181_ = | (* src = "./core/storebuf.v:103.43-103.73" *) _035_;
  assign _182_ = | (* src = "./core/storebuf.v:103.43-103.73" *) _036_;
  assign _183_ = | (* src = "./core/storebuf.v:103.43-103.73" *) _037_;
  assign _184_ = | (* src = "./core/storebuf.v:103.43-103.73" *) _038_;
  assign _185_ = | (* src = "./core/storebuf.v:103.43-103.73" *) _039_;
  assign _186_ = | (* src = "./core/storebuf.v:103.43-103.73" *) _040_;
  assign _187_ = | (* src = "./core/storebuf.v:103.43-103.73" *) _041_;
  assign _188_ = | (* src = "./core/storebuf.v:103.43-103.73" *) _042_;
  assign _189_ = | (* src = "./core/storebuf.v:103.43-103.73" *) _043_;
  assign _190_ = | (* src = "./core/storebuf.v:103.43-103.73" *) _044_;
  assign _191_ = | (* src = "./core/storebuf.v:103.43-103.73" *) _045_;
  assign _192_ = | (* src = "./core/storebuf.v:103.43-103.73" *) _046_;
  assign _193_ = | (* src = "./core/storebuf.v:103.43-103.73" *) _047_;
  assign _194_ = | (* src = "./core/storebuf.v:103.43-103.73" *) _048_;
  assign _195_ = | (* src = "./core/storebuf.v:103.43-103.73" *) _049_;
  assign _196_ = | (* src = "./core/storebuf.v:103.43-103.73" *) _050_;
  assign _197_ = | (* src = "./core/storebuf.v:103.43-103.73" *) _051_;
  assign _198_ = | (* src = "./core/storebuf.v:103.43-103.73" *) _052_;
  assign _199_ = | (* src = "./core/storebuf.v:103.43-103.73" *) _053_;
  assign _200_ = | (* src = "./core/storebuf.v:103.43-103.73" *) _054_;
  assign _201_ = | (* src = "./core/storebuf.v:103.43-103.73" *) _055_;
  assign _202_ = | (* src = "./core/storebuf.v:103.43-103.73" *) _056_;
  assign _203_ = | (* src = "./core/storebuf.v:103.43-103.73" *) _057_;
  assign _205_ = - (* src = "./core/storebuf.v:0.0-0.0" *) $signed({ 27'h0000000, comptr });
  assign _206_ = - (* src = "./core/storebuf.v:0.0-0.0" *) $signed({ 27'h0000000, retptr });
  assign _204_ = - (* src = "./core/storebuf.v:0.0-0.0" *) $signed({ 27'h0000000, finptr });
  assign _208_ = ~ (* src = "./core/storebuf.v:0.0-0.0" *) _239_;
  assign _209_ = ~ (* src = "./core/storebuf.v:0.0-0.0" *) _240_;
  assign _207_ = ~ (* src = "./core/storebuf.v:0.0-0.0" *) _237_;
  assign _210_ = ~ (* src = "./core/storebuf.v:109.11-109.17" *) reset;
  assign _211_ = ~ (* src = "./core/storebuf.v:135.16-135.30" *) notempty_next;
  assign _212_ = ~ (* src = "./core/storebuf.v:71.6-71.26" *) _058_;
  assign _213_ = ~ (* src = "./core/storebuf.v:86.60-86.73" *) memoccupy_ld;
  assign _214_ = ~ (* src = "./core/storebuf.v:87.8-87.15" *) prmiss;
  assign _215_ = ~ (* src = "./core/storebuf.v:90.26-90.39" *) notfull_next;
  assign _216_ = _020_ | (* src = "./core/storebuf.v:0.0-0.0" *) _237_;
  assign _217_ = _021_ | (* src = "./core/storebuf.v:0.0-0.0" *) _238_;
  assign _218_ = _022_ | (* src = "./core/storebuf.v:0.0-0.0" *) _239_;
  assign _219_ = _023_ | (* src = "./core/storebuf.v:0.0-0.0" *) _241_;
  assign _220_ = _024_ | (* src = "./core/storebuf.v:0.0-0.0" *) _241_;
  assign _221_ = _025_ | (* src = "./core/storebuf.v:0.0-0.0" *) _242_;
  assign _222_ = reset | (* src = "./core/storebuf.v:156.11-156.25" *) prmiss;
  assign _223_ = _059_ | (* src = "./core/storebuf.v:159.14-162.14" *) _248_;
  assign \__MUX_ternary/core/storebufv901026__WIRE_or/core/storebufv901018_Y  = _215_ | (* src = "./core/storebuf.v:90.26-90.56" *) _211_;
  assign _009_ = stfin ? (* full_case = 32'd1 *) (* src = "./core/storebuf.v:164.7-164.12|./core/storebuf.v:164.3-166.6" *) _221_ : 32'hxxxxxxxx;
  assign _006_ = prsuccess ? (* full_case = 32'd1 *) (* src = "./core/storebuf.v:158.20-158.29|./core/storebuf.v:158.16-167.10" *) _223_ : _009_;
  assign _015_ = stretire ? (* full_case = 32'd1 *) (* src = "./core/storebuf.v:147.7-147.15|./core/storebuf.v:147.3-151.6" *) _220_ : _013_;
  assign _014_ = stretire ? (* full_case = 32'd1 *) (* src = "./core/storebuf.v:147.7-147.15|./core/storebuf.v:147.3-151.6" *) _219_ : _012_;
  assign _224_ = stcom ? (* full_case = 32'd1 *) (* src = "./core/storebuf.v:143.7-143.12|./core/storebuf.v:143.3-146.6" *) _218_ : _011_;
  assign _225_ = prmiss ? (* full_case = 32'd1 *) (* src = "./core/storebuf.v:123.20-123.26|./core/storebuf.v:123.16-152.10" *) 32'hxxxxxxxx : _224_;
  assign _013_ = reset ? (* full_case = 32'd1 *) (* src = "./core/storebuf.v:117.11-117.16|./core/storebuf.v:117.7-152.10" *) 32'hxxxxxxxx : _225_;
  assign _008_ = stfin ? (* full_case = 32'd1 *) (* src = "./core/storebuf.v:138.7-138.12|./core/storebuf.v:138.3-142.6" *) _217_ : completed;
  assign _226_ = prmiss ? (* full_case = 32'd1 *) (* src = "./core/storebuf.v:123.20-123.26|./core/storebuf.v:123.16-152.10" *) 32'hxxxxxxxx : _008_;
  assign _011_ = reset ? (* full_case = 32'd1 *) (* src = "./core/storebuf.v:117.11-117.16|./core/storebuf.v:117.7-152.10" *) 32'hxxxxxxxx : _226_;
  assign _227_ = stfin ? (* full_case = 32'd1 *) (* src = "./core/storebuf.v:138.7-138.12|./core/storebuf.v:138.3-142.6" *) _216_ : valid;
  assign _228_ = prmiss ? (* full_case = 32'd1 *) (* src = "./core/storebuf.v:123.20-123.26|./core/storebuf.v:123.16-152.10" *) 32'hxxxxxxxx : _227_;
  assign _012_ = reset ? (* full_case = 32'd1 *) (* src = "./core/storebuf.v:117.11-117.16|./core/storebuf.v:117.7-152.10" *) 32'hxxxxxxxx : _228_;
  assign _010_ = stfin ? (* full_case = 32'd1 *) (* src = "./core/storebuf.v:124.7-124.12|./core/storebuf.v:124.3-136.6" *) _216_ : _058_;
  assign _005_ = prmiss ? (* full_case = 32'd1 *) (* src = "./core/storebuf.v:123.20-123.26|./core/storebuf.v:123.16-152.10" *) _008_ : _015_;
  assign _007_ = prmiss ? (* full_case = 32'd1 *) (* src = "./core/storebuf.v:123.20-123.26|./core/storebuf.v:123.16-152.10" *) _010_ : _014_;
  assign _229_ = stretire ? (* full_case = 32'd1 *) (* src = "./core/storebuf.v:147.7-147.15|./core/storebuf.v:147.3-151.6" *) _018_[4:0] : 5'hxx;
  assign _230_ = stfin ? (* full_case = 32'd1 *) (* src = "./core/storebuf.v:124.7-124.12|./core/storebuf.v:124.3-136.6" *) 5'hxx : _247_;
  assign _231_ = prmiss ? (* full_case = 32'd1 *) (* src = "./core/storebuf.v:123.20-123.26|./core/storebuf.v:123.16-152.10" *) _230_ : _229_;
  assign _232_ = stfin ? (* full_case = 32'd1 *) (* src = "./core/storebuf.v:138.7-138.12|./core/storebuf.v:138.3-142.6" *) _016_[4:0] : 5'hxx;
  assign _233_ = stfin ? (* full_case = 32'd1 *) (* src = "./core/storebuf.v:124.7-124.12|./core/storebuf.v:124.3-136.6" *) _016_[4:0] : finptr_next;
  assign _234_ = prmiss ? (* full_case = 32'd1 *) (* src = "./core/storebuf.v:123.20-123.26|./core/storebuf.v:123.16-152.10" *) _233_ : _232_;
  assign _235_ = stcom ? (* full_case = 32'd1 *) (* src = "./core/storebuf.v:143.7-143.12|./core/storebuf.v:143.3-146.6" *) _017_[4:0] : 5'hxx;
  assign _236_ = prmiss ? (* full_case = 32'd1 *) (* src = "./core/storebuf.v:123.20-123.26|./core/storebuf.v:123.16-152.10" *) _230_ : _235_;
  assign _004_ = \__MUX_procmux27284__WIRE_and/core/storebufv1091041_Y  ? (* full_case = 32'd1 *) (* src = "./core/storebuf.v:109.11-109.25|./core/storebuf.v:109.7-113.10" *) stspectag : 5'hxx;
  assign _001_ = \__MUX_procmux27284__WIRE_and/core/storebufv1091041_Y  ? (* full_case = 32'd1 *) (* src = "./core/storebuf.v:109.11-109.25|./core/storebuf.v:109.7-113.10" *) staddr : 32'hxxxxxxxx;
  assign _002_[31] = \__MUX_procmux27284__WIRE_and/core/storebufv1091041_Y  ? (* full_case = 32'd1 *) (* src = "./core/storebuf.v:109.11-109.25|./core/storebuf.v:109.7-113.10" *) 1'h1 : 1'h0;
  assign _003_ = \__MUX_procmux27284__WIRE_and/core/storebufv1091041_Y  ? (* full_case = 32'd1 *) (* src = "./core/storebuf.v:109.11-109.25|./core/storebuf.v:109.7-113.10" *) stdata : 32'hxxxxxxxx;
  assign _000_ = \__MUX_procmux27284__WIRE_and/core/storebufv1091041_Y  ? (* full_case = 32'd1 *) (* src = "./core/storebuf.v:109.11-109.25|./core/storebuf.v:109.7-113.10" *) finptr : 5'hxx;
  assign _238_ = $signed(_204_) < 0 ? 1'h0 << - _204_ : 1'h0 >> _204_;
  assign _239_ = $signed(_205_) < 0 ? 1'h1 << - _205_ : 1'h1 >> _205_;
  assign _240_ = $signed(_206_) < 0 ? 1'h1 << - _206_ : 1'h1 >> _206_;
  assign _241_ = $signed(_206_) < 0 ? 1'h0 << - _206_ : 1'h0 >> _206_;
  assign _237_ = $signed(_204_) < 0 ? 1'h1 << - _204_ : 1'h1 >> _204_;
  assign _242_ = $signed(_204_) < 0 ? stspecbit << - _204_ : stspecbit >> _204_;
  wire [31:0] _714_ = valid;
  assign _243_ = _714_[retptr +: 1];
  wire [31:0] _715_ = completed;
  assign _244_ = _715_[retptr +: 1];
  wire [31:0] _716_ = valid;
  assign _103_ = _716_[finptr +: 1];
  assign _245_ = { stspecbit, stspecbit, stspecbit, stspecbit, stspecbit, stspecbit, stspecbit, stspecbit, stspecbit, stspecbit, stspecbit, stspecbit, stspecbit, stspecbit, stspecbit, stspecbit, stspecbit, stspecbit, stspecbit, stspecbit, stspecbit, stspecbit, stspecbit, stspecbit, stspecbit, stspecbit, stspecbit, stspecbit, stspecbit, stspecbit, stspecbit, stspecbit } << (* src = "./core/storebuf.v:161.9-161.34" *) finptr;
  assign hitvec_rot = { hitvec, hitvec } << (* src = "./core/storebuf.v:95.24-95.52" *) vecshamt;
  assign { _246_[31:5], vecshamt } = 32'd32 - (* src = "./core/storebuf.v:93.23-93.34" *) finptr;
  assign specbit_cls[0] = \__MUX_ternary/core/storebufv1021258__WIRE_eq/core/storebufv1021257_Y  ? (* src = "./core/storebuf.v:102.29-102.64" *) 1'h0 : 1'h1;
  assign specbit_cls[1] = \__MUX_ternary/core/storebufv1021270__WIRE_eq/core/storebufv1021269_Y  ? (* src = "./core/storebuf.v:102.29-102.64" *) 1'h0 : 1'h1;
  assign specbit_cls[2] = \__MUX_ternary/core/storebufv1021282__WIRE_eq/core/storebufv1021281_Y  ? (* src = "./core/storebuf.v:102.29-102.64" *) 1'h0 : 1'h1;
  assign specbit_cls[3] = \__MUX_ternary/core/storebufv1021294__WIRE_eq/core/storebufv1021293_Y  ? (* src = "./core/storebuf.v:102.29-102.64" *) 1'h0 : 1'h1;
  assign specbit_cls[4] = \__MUX_ternary/core/storebufv1021306__WIRE_eq/core/storebufv1021305_Y  ? (* src = "./core/storebuf.v:102.29-102.64" *) 1'h0 : 1'h1;
  assign specbit_cls[5] = \__MUX_ternary/core/storebufv1021318__WIRE_eq/core/storebufv1021317_Y  ? (* src = "./core/storebuf.v:102.29-102.64" *) 1'h0 : 1'h1;
  assign specbit_cls[6] = \__MUX_ternary/core/storebufv1021330__WIRE_eq/core/storebufv1021329_Y  ? (* src = "./core/storebuf.v:102.29-102.64" *) 1'h0 : 1'h1;
  assign specbit_cls[7] = \__MUX_ternary/core/storebufv1021342__WIRE_eq/core/storebufv1021341_Y  ? (* src = "./core/storebuf.v:102.29-102.64" *) 1'h0 : 1'h1;
  assign specbit_cls[8] = \__MUX_ternary/core/storebufv1021354__WIRE_eq/core/storebufv1021353_Y  ? (* src = "./core/storebuf.v:102.29-102.64" *) 1'h0 : 1'h1;
  assign specbit_cls[9] = \__MUX_ternary/core/storebufv1021366__WIRE_eq/core/storebufv1021365_Y  ? (* src = "./core/storebuf.v:102.29-102.64" *) 1'h0 : 1'h1;
  assign specbit_cls[10] = \__MUX_ternary/core/storebufv1021378__WIRE_eq/core/storebufv1021377_Y  ? (* src = "./core/storebuf.v:102.29-102.64" *) 1'h0 : 1'h1;
  assign specbit_cls[11] = \__MUX_ternary/core/storebufv1021390__WIRE_eq/core/storebufv1021389_Y  ? (* src = "./core/storebuf.v:102.29-102.64" *) 1'h0 : 1'h1;
  assign specbit_cls[12] = \__MUX_ternary/core/storebufv1021402__WIRE_eq/core/storebufv1021401_Y  ? (* src = "./core/storebuf.v:102.29-102.64" *) 1'h0 : 1'h1;
  assign specbit_cls[13] = \__MUX_ternary/core/storebufv1021414__WIRE_eq/core/storebufv1021413_Y  ? (* src = "./core/storebuf.v:102.29-102.64" *) 1'h0 : 1'h1;
  assign specbit_cls[14] = \__MUX_ternary/core/storebufv1021426__WIRE_eq/core/storebufv1021425_Y  ? (* src = "./core/storebuf.v:102.29-102.64" *) 1'h0 : 1'h1;
  assign specbit_cls[15] = \__MUX_ternary/core/storebufv1021438__WIRE_eq/core/storebufv1021437_Y  ? (* src = "./core/storebuf.v:102.29-102.64" *) 1'h0 : 1'h1;
  assign specbit_cls[16] = \__MUX_ternary/core/storebufv1021450__WIRE_eq/core/storebufv1021449_Y  ? (* src = "./core/storebuf.v:102.29-102.64" *) 1'h0 : 1'h1;
  assign specbit_cls[17] = \__MUX_ternary/core/storebufv1021462__WIRE_eq/core/storebufv1021461_Y  ? (* src = "./core/storebuf.v:102.29-102.64" *) 1'h0 : 1'h1;
  assign specbit_cls[18] = \__MUX_ternary/core/storebufv1021474__WIRE_eq/core/storebufv1021473_Y  ? (* src = "./core/storebuf.v:102.29-102.64" *) 1'h0 : 1'h1;
  assign specbit_cls[19] = \__MUX_ternary/core/storebufv1021486__WIRE_eq/core/storebufv1021485_Y  ? (* src = "./core/storebuf.v:102.29-102.64" *) 1'h0 : 1'h1;
  assign specbit_cls[20] = \__MUX_ternary/core/storebufv1021498__WIRE_eq/core/storebufv1021497_Y  ? (* src = "./core/storebuf.v:102.29-102.64" *) 1'h0 : 1'h1;
  assign specbit_cls[21] = \__MUX_ternary/core/storebufv1021510__WIRE_eq/core/storebufv1021509_Y  ? (* src = "./core/storebuf.v:102.29-102.64" *) 1'h0 : 1'h1;
  assign specbit_cls[22] = \__MUX_ternary/core/storebufv1021522__WIRE_eq/core/storebufv1021521_Y  ? (* src = "./core/storebuf.v:102.29-102.64" *) 1'h0 : 1'h1;
  assign specbit_cls[23] = \__MUX_ternary/core/storebufv1021534__WIRE_eq/core/storebufv1021533_Y  ? (* src = "./core/storebuf.v:102.29-102.64" *) 1'h0 : 1'h1;
  assign specbit_cls[24] = \__MUX_ternary/core/storebufv1021546__WIRE_eq/core/storebufv1021545_Y  ? (* src = "./core/storebuf.v:102.29-102.64" *) 1'h0 : 1'h1;
  assign specbit_cls[25] = \__MUX_ternary/core/storebufv1021558__WIRE_eq/core/storebufv1021557_Y  ? (* src = "./core/storebuf.v:102.29-102.64" *) 1'h0 : 1'h1;
  assign specbit_cls[26] = \__MUX_ternary/core/storebufv1021570__WIRE_eq/core/storebufv1021569_Y  ? (* src = "./core/storebuf.v:102.29-102.64" *) 1'h0 : 1'h1;
  assign specbit_cls[27] = \__MUX_ternary/core/storebufv1021582__WIRE_eq/core/storebufv1021581_Y  ? (* src = "./core/storebuf.v:102.29-102.64" *) 1'h0 : 1'h1;
  assign specbit_cls[28] = \__MUX_ternary/core/storebufv1021594__WIRE_eq/core/storebufv1021593_Y  ? (* src = "./core/storebuf.v:102.29-102.64" *) 1'h0 : 1'h1;
  assign specbit_cls[29] = \__MUX_ternary/core/storebufv1021606__WIRE_eq/core/storebufv1021605_Y  ? (* src = "./core/storebuf.v:102.29-102.64" *) 1'h0 : 1'h1;
  assign specbit_cls[30] = \__MUX_ternary/core/storebufv1021618__WIRE_eq/core/storebufv1021617_Y  ? (* src = "./core/storebuf.v:102.29-102.64" *) 1'h0 : 1'h1;
  assign specbit_cls[31] = \__MUX_ternary/core/storebufv1021630__WIRE_eq/core/storebufv1021629_Y  ? (* src = "./core/storebuf.v:102.29-102.64" *) 1'h0 : 1'h1;
  assign valid_cls[0] = \__MUX_ternary/core/storebufv1031263__WIRE_logic_and/core/storebufv1031262_Y  ? (* src = "./core/storebuf.v:103.27-103.89" *) 1'h0 : 1'h1;
  assign valid_cls[1] = \__MUX_ternary/core/storebufv1031275__WIRE_logic_and/core/storebufv1031274_Y  ? (* src = "./core/storebuf.v:103.27-103.89" *) 1'h0 : 1'h1;
  assign valid_cls[2] = \__MUX_ternary/core/storebufv1031287__WIRE_logic_and/core/storebufv1031286_Y  ? (* src = "./core/storebuf.v:103.27-103.89" *) 1'h0 : 1'h1;
  assign valid_cls[3] = \__MUX_ternary/core/storebufv1031299__WIRE_logic_and/core/storebufv1031298_Y  ? (* src = "./core/storebuf.v:103.27-103.89" *) 1'h0 : 1'h1;
  assign valid_cls[4] = \__MUX_ternary/core/storebufv1031311__WIRE_logic_and/core/storebufv1031310_Y  ? (* src = "./core/storebuf.v:103.27-103.89" *) 1'h0 : 1'h1;
  assign valid_cls[5] = \__MUX_ternary/core/storebufv1031323__WIRE_logic_and/core/storebufv1031322_Y  ? (* src = "./core/storebuf.v:103.27-103.89" *) 1'h0 : 1'h1;
  assign valid_cls[6] = \__MUX_ternary/core/storebufv1031335__WIRE_logic_and/core/storebufv1031334_Y  ? (* src = "./core/storebuf.v:103.27-103.89" *) 1'h0 : 1'h1;
  assign valid_cls[7] = \__MUX_ternary/core/storebufv1031347__WIRE_logic_and/core/storebufv1031346_Y  ? (* src = "./core/storebuf.v:103.27-103.89" *) 1'h0 : 1'h1;
  assign valid_cls[8] = \__MUX_ternary/core/storebufv1031359__WIRE_logic_and/core/storebufv1031358_Y  ? (* src = "./core/storebuf.v:103.27-103.89" *) 1'h0 : 1'h1;
  assign valid_cls[9] = \__MUX_ternary/core/storebufv1031371__WIRE_logic_and/core/storebufv1031370_Y  ? (* src = "./core/storebuf.v:103.27-103.89" *) 1'h0 : 1'h1;
  assign valid_cls[10] = \__MUX_ternary/core/storebufv1031383__WIRE_logic_and/core/storebufv1031382_Y  ? (* src = "./core/storebuf.v:103.27-103.89" *) 1'h0 : 1'h1;
  assign valid_cls[11] = \__MUX_ternary/core/storebufv1031395__WIRE_logic_and/core/storebufv1031394_Y  ? (* src = "./core/storebuf.v:103.27-103.89" *) 1'h0 : 1'h1;
  assign valid_cls[12] = \__MUX_ternary/core/storebufv1031407__WIRE_logic_and/core/storebufv1031406_Y  ? (* src = "./core/storebuf.v:103.27-103.89" *) 1'h0 : 1'h1;
  assign valid_cls[13] = \__MUX_ternary/core/storebufv1031419__WIRE_logic_and/core/storebufv1031418_Y  ? (* src = "./core/storebuf.v:103.27-103.89" *) 1'h0 : 1'h1;
  assign valid_cls[14] = \__MUX_ternary/core/storebufv1031431__WIRE_logic_and/core/storebufv1031430_Y  ? (* src = "./core/storebuf.v:103.27-103.89" *) 1'h0 : 1'h1;
  assign valid_cls[15] = \__MUX_ternary/core/storebufv1031443__WIRE_logic_and/core/storebufv1031442_Y  ? (* src = "./core/storebuf.v:103.27-103.89" *) 1'h0 : 1'h1;
  assign valid_cls[16] = \__MUX_ternary/core/storebufv1031455__WIRE_logic_and/core/storebufv1031454_Y  ? (* src = "./core/storebuf.v:103.27-103.89" *) 1'h0 : 1'h1;
  assign valid_cls[17] = \__MUX_ternary/core/storebufv1031467__WIRE_logic_and/core/storebufv1031466_Y  ? (* src = "./core/storebuf.v:103.27-103.89" *) 1'h0 : 1'h1;
  assign valid_cls[18] = \__MUX_ternary/core/storebufv1031479__WIRE_logic_and/core/storebufv1031478_Y  ? (* src = "./core/storebuf.v:103.27-103.89" *) 1'h0 : 1'h1;
  assign valid_cls[19] = \__MUX_ternary/core/storebufv1031491__WIRE_logic_and/core/storebufv1031490_Y  ? (* src = "./core/storebuf.v:103.27-103.89" *) 1'h0 : 1'h1;
  assign valid_cls[20] = \__MUX_ternary/core/storebufv1031503__WIRE_logic_and/core/storebufv1031502_Y  ? (* src = "./core/storebuf.v:103.27-103.89" *) 1'h0 : 1'h1;
  assign valid_cls[21] = \__MUX_ternary/core/storebufv1031515__WIRE_logic_and/core/storebufv1031514_Y  ? (* src = "./core/storebuf.v:103.27-103.89" *) 1'h0 : 1'h1;
  assign valid_cls[22] = \__MUX_ternary/core/storebufv1031527__WIRE_logic_and/core/storebufv1031526_Y  ? (* src = "./core/storebuf.v:103.27-103.89" *) 1'h0 : 1'h1;
  assign valid_cls[23] = \__MUX_ternary/core/storebufv1031539__WIRE_logic_and/core/storebufv1031538_Y  ? (* src = "./core/storebuf.v:103.27-103.89" *) 1'h0 : 1'h1;
  assign valid_cls[24] = \__MUX_ternary/core/storebufv1031551__WIRE_logic_and/core/storebufv1031550_Y  ? (* src = "./core/storebuf.v:103.27-103.89" *) 1'h0 : 1'h1;
  assign valid_cls[25] = \__MUX_ternary/core/storebufv1031563__WIRE_logic_and/core/storebufv1031562_Y  ? (* src = "./core/storebuf.v:103.27-103.89" *) 1'h0 : 1'h1;
  assign valid_cls[26] = \__MUX_ternary/core/storebufv1031575__WIRE_logic_and/core/storebufv1031574_Y  ? (* src = "./core/storebuf.v:103.27-103.89" *) 1'h0 : 1'h1;
  assign valid_cls[27] = \__MUX_ternary/core/storebufv1031587__WIRE_logic_and/core/storebufv1031586_Y  ? (* src = "./core/storebuf.v:103.27-103.89" *) 1'h0 : 1'h1;
  assign valid_cls[28] = \__MUX_ternary/core/storebufv1031599__WIRE_logic_and/core/storebufv1031598_Y  ? (* src = "./core/storebuf.v:103.27-103.89" *) 1'h0 : 1'h1;
  assign valid_cls[29] = \__MUX_ternary/core/storebufv1031611__WIRE_logic_and/core/storebufv1031610_Y  ? (* src = "./core/storebuf.v:103.27-103.89" *) 1'h0 : 1'h1;
  assign valid_cls[30] = \__MUX_ternary/core/storebufv1031623__WIRE_logic_and/core/storebufv1031622_Y  ? (* src = "./core/storebuf.v:103.27-103.89" *) 1'h0 : 1'h1;
  assign valid_cls[31] = \__MUX_ternary/core/storebufv1031635__WIRE_logic_and/core/storebufv1031634_Y  ? (* src = "./core/storebuf.v:103.27-103.89" *) 1'h0 : 1'h1;
  assign hitvec[0] = \__MUX_ternary/core/storebufv1041267__WIRE_logic_and/core/storebufv1041266_Y  ? (* src = "./core/storebuf.v:104.26-104.73" *) 1'h1 : 1'h0;
  assign hitvec[1] = \__MUX_ternary/core/storebufv1041279__WIRE_logic_and/core/storebufv1041278_Y  ? (* src = "./core/storebuf.v:104.26-104.73" *) 1'h1 : 1'h0;
  assign hitvec[2] = \__MUX_ternary/core/storebufv1041291__WIRE_logic_and/core/storebufv1041290_Y  ? (* src = "./core/storebuf.v:104.26-104.73" *) 1'h1 : 1'h0;
  assign hitvec[3] = \__MUX_ternary/core/storebufv1041303__WIRE_logic_and/core/storebufv1041302_Y  ? (* src = "./core/storebuf.v:104.26-104.73" *) 1'h1 : 1'h0;
  assign hitvec[4] = \__MUX_ternary/core/storebufv1041315__WIRE_logic_and/core/storebufv1041314_Y  ? (* src = "./core/storebuf.v:104.26-104.73" *) 1'h1 : 1'h0;
  assign hitvec[5] = \__MUX_ternary/core/storebufv1041327__WIRE_logic_and/core/storebufv1041326_Y  ? (* src = "./core/storebuf.v:104.26-104.73" *) 1'h1 : 1'h0;
  assign hitvec[6] = \__MUX_ternary/core/storebufv1041339__WIRE_logic_and/core/storebufv1041338_Y  ? (* src = "./core/storebuf.v:104.26-104.73" *) 1'h1 : 1'h0;
  assign hitvec[7] = \__MUX_ternary/core/storebufv1041351__WIRE_logic_and/core/storebufv1041350_Y  ? (* src = "./core/storebuf.v:104.26-104.73" *) 1'h1 : 1'h0;
  assign hitvec[8] = \__MUX_ternary/core/storebufv1041363__WIRE_logic_and/core/storebufv1041362_Y  ? (* src = "./core/storebuf.v:104.26-104.73" *) 1'h1 : 1'h0;
  assign hitvec[9] = \__MUX_ternary/core/storebufv1041375__WIRE_logic_and/core/storebufv1041374_Y  ? (* src = "./core/storebuf.v:104.26-104.73" *) 1'h1 : 1'h0;
  assign hitvec[10] = \__MUX_ternary/core/storebufv1041387__WIRE_logic_and/core/storebufv1041386_Y  ? (* src = "./core/storebuf.v:104.26-104.73" *) 1'h1 : 1'h0;
  assign hitvec[11] = \__MUX_ternary/core/storebufv1041399__WIRE_logic_and/core/storebufv1041398_Y  ? (* src = "./core/storebuf.v:104.26-104.73" *) 1'h1 : 1'h0;
  assign hitvec[12] = \__MUX_ternary/core/storebufv1041411__WIRE_logic_and/core/storebufv1041410_Y  ? (* src = "./core/storebuf.v:104.26-104.73" *) 1'h1 : 1'h0;
  assign hitvec[13] = \__MUX_ternary/core/storebufv1041423__WIRE_logic_and/core/storebufv1041422_Y  ? (* src = "./core/storebuf.v:104.26-104.73" *) 1'h1 : 1'h0;
  assign hitvec[14] = \__MUX_ternary/core/storebufv1041435__WIRE_logic_and/core/storebufv1041434_Y  ? (* src = "./core/storebuf.v:104.26-104.73" *) 1'h1 : 1'h0;
  assign hitvec[15] = \__MUX_ternary/core/storebufv1041447__WIRE_logic_and/core/storebufv1041446_Y  ? (* src = "./core/storebuf.v:104.26-104.73" *) 1'h1 : 1'h0;
  assign hitvec[16] = \__MUX_ternary/core/storebufv1041459__WIRE_logic_and/core/storebufv1041458_Y  ? (* src = "./core/storebuf.v:104.26-104.73" *) 1'h1 : 1'h0;
  assign hitvec[17] = \__MUX_ternary/core/storebufv1041471__WIRE_logic_and/core/storebufv1041470_Y  ? (* src = "./core/storebuf.v:104.26-104.73" *) 1'h1 : 1'h0;
  assign hitvec[18] = \__MUX_ternary/core/storebufv1041483__WIRE_logic_and/core/storebufv1041482_Y  ? (* src = "./core/storebuf.v:104.26-104.73" *) 1'h1 : 1'h0;
  assign hitvec[19] = \__MUX_ternary/core/storebufv1041495__WIRE_logic_and/core/storebufv1041494_Y  ? (* src = "./core/storebuf.v:104.26-104.73" *) 1'h1 : 1'h0;
  assign hitvec[20] = \__MUX_ternary/core/storebufv1041507__WIRE_logic_and/core/storebufv1041506_Y  ? (* src = "./core/storebuf.v:104.26-104.73" *) 1'h1 : 1'h0;
  assign hitvec[21] = \__MUX_ternary/core/storebufv1041519__WIRE_logic_and/core/storebufv1041518_Y  ? (* src = "./core/storebuf.v:104.26-104.73" *) 1'h1 : 1'h0;
  assign hitvec[22] = \__MUX_ternary/core/storebufv1041531__WIRE_logic_and/core/storebufv1041530_Y  ? (* src = "./core/storebuf.v:104.26-104.73" *) 1'h1 : 1'h0;
  assign hitvec[23] = \__MUX_ternary/core/storebufv1041543__WIRE_logic_and/core/storebufv1041542_Y  ? (* src = "./core/storebuf.v:104.26-104.73" *) 1'h1 : 1'h0;
  assign hitvec[24] = \__MUX_ternary/core/storebufv1041555__WIRE_logic_and/core/storebufv1041554_Y  ? (* src = "./core/storebuf.v:104.26-104.73" *) 1'h1 : 1'h0;
  assign hitvec[25] = \__MUX_ternary/core/storebufv1041567__WIRE_logic_and/core/storebufv1041566_Y  ? (* src = "./core/storebuf.v:104.26-104.73" *) 1'h1 : 1'h0;
  assign hitvec[26] = \__MUX_ternary/core/storebufv1041579__WIRE_logic_and/core/storebufv1041578_Y  ? (* src = "./core/storebuf.v:104.26-104.73" *) 1'h1 : 1'h0;
  assign hitvec[27] = \__MUX_ternary/core/storebufv1041591__WIRE_logic_and/core/storebufv1041590_Y  ? (* src = "./core/storebuf.v:104.26-104.73" *) 1'h1 : 1'h0;
  assign hitvec[28] = \__MUX_ternary/core/storebufv1041603__WIRE_logic_and/core/storebufv1041602_Y  ? (* src = "./core/storebuf.v:104.26-104.73" *) 1'h1 : 1'h0;
  assign hitvec[29] = \__MUX_ternary/core/storebufv1041615__WIRE_logic_and/core/storebufv1041614_Y  ? (* src = "./core/storebuf.v:104.26-104.73" *) 1'h1 : 1'h0;
  assign hitvec[30] = \__MUX_ternary/core/storebufv1041627__WIRE_logic_and/core/storebufv1041626_Y  ? (* src = "./core/storebuf.v:104.26-104.73" *) 1'h1 : 1'h0;
  assign hitvec[31] = \__MUX_ternary/core/storebufv1041639__WIRE_logic_and/core/storebufv1041638_Y  ? (* src = "./core/storebuf.v:104.26-104.73" *) 1'h1 : 1'h0;
  assign _247_ = notempty_next ? (* src = "./core/storebuf.v:134.16-134.48" *) 5'hxx : finptr;
  assign _248_ = stfin ? (* src = "./core/storebuf.v:160.8-162.13" *) _245_ : 32'd0;
  assign sb_full = \__MUX_ternary/core/storebufv881015__WIRE_logic_and/core/storebufv881014_Y  ? (* src = "./core/storebuf.v:88.21-88.79" *) 1'h1 : 1'h0;
  assign { _249_[31:5], finptr_next } = \__MUX_ternary/core/storebufv901026__WIRE_or/core/storebufv901018_Y  ? (* src = "./core/storebuf.v:90.25-91.51" *) 32'b000000000000000000000000000xxxxx : _250_;
  assign _250_ = \__MUX_ternary/core/storebufv911024__WIRE_logic_and/core/storebufv911021_Y  ? (* src = "./core/storebuf.v:91.5-91.50" *) { 27'h0000000, nb0 } : _019_;
  (* module_not_derived = 32'd1 *)
  (* src = "./core/storebuf.v:77.4-81.9" *)
  \$paramod$4458cabf90d41bd2b27bf3a98d7c67dbdfbf585b\search_end  findhitent (
    .__MUX_procmux28705__WIRE_in(\paramod4458cabf90d41bd2b27bf3a98d7c67dbdfbf585bsearch_end-findhitent___MUX_procmux28705__WIRE_in ),
    .en(hit),
    .in(hitvec_rot[63:32]),
    .metaReset_paramod4458cabf90d41bd2b27bf3a98d7c67dbdfbf585bsearch_end(metaReset_storebuf),
    .out(ldent_rot)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./core/storebuf.v:70.4-74.3" *)
  \$paramod$4458cabf90d41bd2b27bf3a98d7c67dbdfbf585b\search_begin  snb0 (
    .__MUX_procmux28513__WIRE_in(\paramod4458cabf90d41bd2b27bf3a98d7c67dbdfbf585bsearch_begin-snb0___MUX_procmux28513__WIRE_in ),
    .en(notfull_next),
    .in(_212_),
    .metaReset_paramod4458cabf90d41bd2b27bf3a98d7c67dbdfbf585bsearch_begin(metaReset_storebuf),
    .out(nb0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./core/storebuf.v:56.4-60.3" *)
  \$paramod$4458cabf90d41bd2b27bf3a98d7c67dbdfbf585b\search_begin  snb1 (
    .__MUX_procmux28513__WIRE_in(\paramod4458cabf90d41bd2b27bf3a98d7c67dbdfbf585bsearch_begin-snb1___MUX_procmux28513__WIRE_in ),
    .in(_058_),
    .metaReset_paramod4458cabf90d41bd2b27bf3a98d7c67dbdfbf585bsearch_begin(metaReset_storebuf),
    .out(nb1)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./core/storebuf.v:63.4-67.3" *)
  \$paramod$4458cabf90d41bd2b27bf3a98d7c67dbdfbf585b\search_end  sne1 (
    .__MUX_procmux28705__WIRE_in(\paramod4458cabf90d41bd2b27bf3a98d7c67dbdfbf585bsearch_end-sne1___MUX_procmux28705__WIRE_in ),
    .en(notempty_next),
    .in(_058_),
    .metaReset_paramod4458cabf90d41bd2b27bf3a98d7c67dbdfbf585bsearch_end(metaReset_storebuf),
    .out(ne1)
  );
  assign __MUX_procmux26861__WIRE_prmiss = prmiss;
  assign __MUX_procmux26858__WIRE_stcom = stcom;
  assign __MUX_procmux26786__WIRE_stretire = stretire;
  assign __MUX_procmux26750__WIRE_prsuccess = prsuccess;
  assign __MUX_procmux26714__WIRE_stfin = stfin;
  assign _002_[30:0] = { _002_[31], _002_[31], _002_[31], _002_[31], _002_[31], _002_[31], _002_[31], _002_[31], _002_[31], _002_[31], _002_[31], _002_[31], _002_[31], _002_[31], _002_[31], _002_[31], _002_[31], _002_[31], _002_[31], _002_[31], _002_[31], _002_[31], _002_[31], _002_[31], _002_[31], _002_[31], _002_[31], _002_[31], _002_[31], _002_[31], _002_[31] };
  assign \__MUX_ternary/core/storebufv1341152__WIRE_notempty_next  = notempty_next;
  assign _246_[4:0] = vecshamt;
  assign _249_[4:0] = finptr_next;
endmodule

(* hdlname = "\\tag_decoder" *)
(* src = "./core/mpft.v:3.1-20.10" *)
module tag_decoder(in, out, __MUX_autopmuxtreecc65recursive_mux_generator30242__WIRE_autortlilcc2430Or30241, __MUX_autopmuxtreecc65recursive_mux_generator30238__WIRE_procmux28510_CMP, __MUX_autopmuxtreecc65recursive_mux_generator30236__WIRE_procmux28511_CMP, __MUX_autopmuxtreecc65recursive_mux_generator30234__WIRE_procmux28508_CMP, metaReset_tag_decoder);
  wire [2:0] _00_;
  wire [2:0] _01_;
  wire [2:0] _02_;
  wire _03_;
  (* mux_wire = 32'd1 *)
  (* tag_decoder = 32'd1 *)
  output __MUX_autopmuxtreecc65recursive_mux_generator30234__WIRE_procmux28508_CMP;
  wire __MUX_autopmuxtreecc65recursive_mux_generator30234__WIRE_procmux28508_CMP;
  (* mux_wire = 32'd1 *)
  (* tag_decoder = 32'd1 *)
  output __MUX_autopmuxtreecc65recursive_mux_generator30236__WIRE_procmux28511_CMP;
  wire __MUX_autopmuxtreecc65recursive_mux_generator30236__WIRE_procmux28511_CMP;
  (* mux_wire = 32'd1 *)
  (* tag_decoder = 32'd1 *)
  output __MUX_autopmuxtreecc65recursive_mux_generator30238__WIRE_procmux28510_CMP;
  wire __MUX_autopmuxtreecc65recursive_mux_generator30238__WIRE_procmux28510_CMP;
  (* mux_wire = 32'd1 *)
  (* tag_decoder = 32'd1 *)
  output __MUX_autopmuxtreecc65recursive_mux_generator30242__WIRE_autortlilcc2430Or30241;
  wire __MUX_autopmuxtreecc65recursive_mux_generator30242__WIRE_autortlilcc2430Or30241;
  (* src = "./core/mpft.v:5.23-5.25" *)
  input [4:0] in;
  wire [4:0] in;
  (* meta_reset = 32'd1 *)
  input metaReset_tag_decoder;
  wire metaReset_tag_decoder;
  (* src = "./core/mpft.v:6.24-6.27" *)
  output [2:0] out;
  wire [2:0] out;
  assign __MUX_autopmuxtreecc65recursive_mux_generator30242__WIRE_autortlilcc2430Or30241 = _03_ | __MUX_autopmuxtreecc65recursive_mux_generator30234__WIRE_procmux28508_CMP;
  assign _00_ = __MUX_autopmuxtreecc65recursive_mux_generator30234__WIRE_procmux28508_CMP ? 3'h4 : 3'h3;
  assign _01_ = __MUX_autopmuxtreecc65recursive_mux_generator30236__WIRE_procmux28511_CMP ? 3'h1 : 3'h0;
  assign _02_ = __MUX_autopmuxtreecc65recursive_mux_generator30238__WIRE_procmux28510_CMP ? 3'h2 : _01_;
  assign out = __MUX_autopmuxtreecc65recursive_mux_generator30242__WIRE_autortlilcc2430Or30241 ? _00_ : _02_;
  assign __MUX_autopmuxtreecc65recursive_mux_generator30234__WIRE_procmux28508_CMP = in == (* full_case = 32'd1 *) (* src = "./core/mpft.v:0.0-0.0|./core/mpft.v:11.7-18.14" *) 5'h10;
  assign _03_ = in == (* full_case = 32'd1 *) (* src = "./core/mpft.v:0.0-0.0|./core/mpft.v:11.7-18.14" *) 5'h08;
  assign __MUX_autopmuxtreecc65recursive_mux_generator30238__WIRE_procmux28510_CMP = in == (* full_case = 32'd1 *) (* src = "./core/mpft.v:0.0-0.0|./core/mpft.v:11.7-18.14" *) 5'h04;
  assign __MUX_autopmuxtreecc65recursive_mux_generator30236__WIRE_procmux28511_CMP = in == (* full_case = 32'd1 *) (* src = "./core/mpft.v:0.0-0.0|./core/mpft.v:11.7-18.14" *) 5'h02;
endmodule

(* hdlname = "\\tag_generator" *)
(* src = "./core/tag_generator.v:3.1-49.10" *)
module tag_generator(clk, reset, branchvalid1, branchvalid2, prmiss, prsuccess, enable, tagregfix, sptag1, sptag2, speculative1, speculative2, attachable, tagreg, \__MUX_ternary/core/tag_generatorv303855__WIRE_logic_or/core/tag_generatorv303854_Y , \__MUX_ternary/core/tag_generatorv293852__WIRE_ne/core/tag_generatorv293851_Y , \__MUX_ternary/core/tag_generatorv263850__WIRE_branchvalid2 , \__MUX_ternary/core/tag_generatorv233849__WIRE_branchvalid1 , \__MUX_ternary/core/tag_generatorv323860__WIRE_gt/core/tag_generatorv323859_Y , \__MUX_ternary/core/tag_generatorv413863__WIRE_enable , \__MUX_ternary/core/tag_generatorv403864__WIRE_prmiss 
, metaReset_tag_generator);
  (* src = "./core/tag_generator.v:32.25-32.47" *)
  wire [31:0] _00_;
  (* src = "./core/tag_generator.v:32.25-32.62" *)
  wire [31:0] _01_;
  (* src = "./core/tag_generator.v:33.9-33.22" *)
  wire [31:0] _02_;
  (* src = "./core/tag_generator.v:45.7-45.29" *)
  wire [4:0] _03_;
  (* src = "./core/tag_generator.v:45.7-45.44" *)
  wire [4:0] _04_;
  wire _05_;
  wire _06_;
  (* src = "./core/tag_generator.v:44.17-44.36" *)
  wire [4:0] _07_;
  (* src = "./core/tag_generator.v:45.7-45.56" *)
  wire [4:0] _08_;
  (* src = "./core/tag_generator.v:40.13-42.12" *)
  wire [4:0] _09_;
  (* src = "./core/tag_generator.v:41.6-42.12" *)
  wire [4:0] _10_;
  (* src = "./core/tag_generator.v:44.7-45.56" *)
  wire [4:0] _11_;
  (* mux_wire = 32'd1 *)
  (* tag_generator = 32'd1 *)
  output \__MUX_ternary/core/tag_generatorv233849__WIRE_branchvalid1 ;
  wire \__MUX_ternary/core/tag_generatorv233849__WIRE_branchvalid1 ;
  (* mux_wire = 32'd1 *)
  (* tag_generator = 32'd1 *)
  output \__MUX_ternary/core/tag_generatorv263850__WIRE_branchvalid2 ;
  wire \__MUX_ternary/core/tag_generatorv263850__WIRE_branchvalid2 ;
  (* mux_wire = 32'd1 *)
  (* tag_generator = 32'd1 *)
  output \__MUX_ternary/core/tag_generatorv293852__WIRE_ne/core/tag_generatorv293851_Y ;
  wire \__MUX_ternary/core/tag_generatorv293852__WIRE_ne/core/tag_generatorv293851_Y ;
  (* mux_wire = 32'd1 *)
  (* tag_generator = 32'd1 *)
  output \__MUX_ternary/core/tag_generatorv303855__WIRE_logic_or/core/tag_generatorv303854_Y ;
  wire \__MUX_ternary/core/tag_generatorv303855__WIRE_logic_or/core/tag_generatorv303854_Y ;
  (* mux_wire = 32'd1 *)
  (* tag_generator = 32'd1 *)
  output \__MUX_ternary/core/tag_generatorv323860__WIRE_gt/core/tag_generatorv323859_Y ;
  wire \__MUX_ternary/core/tag_generatorv323860__WIRE_gt/core/tag_generatorv323859_Y ;
  (* mux_wire = 32'd1 *)
  (* tag_generator = 32'd1 *)
  output \__MUX_ternary/core/tag_generatorv403864__WIRE_prmiss ;
  wire \__MUX_ternary/core/tag_generatorv403864__WIRE_prmiss ;
  (* mux_wire = 32'd1 *)
  (* tag_generator = 32'd1 *)
  output \__MUX_ternary/core/tag_generatorv413863__WIRE_enable ;
  wire \__MUX_ternary/core/tag_generatorv413863__WIRE_enable ;
  (* src = "./core/tag_generator.v:16.26-16.36" *)
  output attachable;
  wire attachable;
  (* src = "./core/tag_generator.v:6.25-6.37" *)
  input branchvalid1;
  wire branchvalid1;
  (* src = "./core/tag_generator.v:7.25-7.37" *)
  input branchvalid2;
  wire branchvalid2;
  (* src = "./core/tag_generator.v:21.25-21.32" *)
  reg [4:0] brdepth;
  (* src = "./core/tag_generator.v:4.25-4.28" *)
  input clk;
  wire clk;
  (* src = "./core/tag_generator.v:10.25-10.31" *)
  input enable;
  wire enable;
  (* meta_reset = 32'd1 *)
  input metaReset_tag_generator;
  wire metaReset_tag_generator;
  (* src = "./core/tag_generator.v:8.25-8.31" *)
  input prmiss;
  wire prmiss;
  (* src = "./core/tag_generator.v:9.25-9.34" *)
  input prsuccess;
  wire prsuccess;
  (* reset_wire = 32'd1 *)
  (* src = "./core/tag_generator.v:5.25-5.30" *)
  input reset;
  wire reset;
  (* src = "./core/tag_generator.v:14.26-14.38" *)
  output speculative1;
  wire speculative1;
  (* src = "./core/tag_generator.v:15.26-15.38" *)
  output speculative2;
  wire speculative2;
  (* src = "./core/tag_generator.v:12.28-12.34" *)
  output [4:0] sptag1;
  wire [4:0] sptag1;
  (* src = "./core/tag_generator.v:13.28-13.34" *)
  output [4:0] sptag2;
  wire [4:0] sptag2;
  (* src = "./core/tag_generator.v:17.28-17.34" *)
  output [4:0] tagreg;
  reg [4:0] tagreg;
  (* src = "./core/tag_generator.v:11.28-11.37" *)
  input [4:0] tagregfix;
  wire [4:0] tagregfix;
  assign _00_ = brdepth + (* src = "./core/tag_generator.v:32.25-32.47" *) branchvalid1;
  assign _01_ = _00_ + (* src = "./core/tag_generator.v:32.25-32.62" *) branchvalid2;
  assign _02_ = 32'd4 + (* src = "./core/tag_generator.v:33.9-33.22" *) prsuccess;
  assign _03_ = brdepth + (* src = "./core/tag_generator.v:45.7-45.29" *) branchvalid1;
  assign _04_ = _03_ + (* src = "./core/tag_generator.v:45.7-45.44" *) branchvalid2;
  (* src = "./core/tag_generator.v:35.4-47.7" *)
  always_ff @(posedge clk)
    if (reset) tagreg <= 5'h01;
    else if (_05_) tagreg <= _09_;
  (* src = "./core/tag_generator.v:35.4-47.7" *)
  always_ff @(posedge clk)
    if (_06_) brdepth <= 5'h00;
    else brdepth <= _11_;
  assign _05_ = | { enable, prmiss };
  assign _06_ = | { prmiss, reset };
  assign \__MUX_ternary/core/tag_generatorv323860__WIRE_gt/core/tag_generatorv323859_Y  = _01_ > (* src = "./core/tag_generator.v:32.24-33.23" *) _02_;
  assign \__MUX_ternary/core/tag_generatorv303855__WIRE_logic_or/core/tag_generatorv303854_Y  = \__MUX_ternary/core/tag_generatorv293852__WIRE_ne/core/tag_generatorv293851_Y  || (* src = "./core/tag_generator.v:30.27-30.57" *) branchvalid1;
  assign \__MUX_ternary/core/tag_generatorv293852__WIRE_ne/core/tag_generatorv293851_Y  = | (* src = "./core/tag_generator.v:30.28-30.40" *) brdepth;
  assign _07_ = brdepth - (* src = "./core/tag_generator.v:44.17-44.36" *) prsuccess;
  assign _08_ = _04_ - (* src = "./core/tag_generator.v:45.7-45.56" *) prsuccess;
  assign sptag1 = branchvalid1 ? (* src = "./core/tag_generator.v:23.20-25.14" *) { tagreg[3:0], tagreg[4] } : tagreg;
  assign sptag2 = branchvalid2 ? (* src = "./core/tag_generator.v:26.20-28.14" *) { sptag1[3:0], sptag1[4] } : sptag1;
  assign speculative1 = \__MUX_ternary/core/tag_generatorv293852__WIRE_ne/core/tag_generatorv293851_Y  ? (* src = "./core/tag_generator.v:29.26-29.54" *) 1'h1 : 1'h0;
  assign speculative2 = \__MUX_ternary/core/tag_generatorv303855__WIRE_logic_or/core/tag_generatorv303854_Y  ? (* src = "./core/tag_generator.v:30.26-30.72" *) 1'h1 : 1'h0;
  assign attachable = \__MUX_ternary/core/tag_generatorv323860__WIRE_gt/core/tag_generatorv323859_Y  ? (* src = "./core/tag_generator.v:32.24-33.37" *) 1'h0 : 1'h1;
  assign _09_ = prmiss ? (* src = "./core/tag_generator.v:40.13-42.12" *) tagregfix : _10_;
  assign _10_ = enable ? (* src = "./core/tag_generator.v:41.6-42.12" *) sptag2 : 5'hxx;
  assign _11_ = enable ? (* src = "./core/tag_generator.v:44.7-45.56" *) _08_ : _07_;
  assign \__MUX_ternary/core/tag_generatorv263850__WIRE_branchvalid2  = branchvalid2;
  assign \__MUX_ternary/core/tag_generatorv233849__WIRE_branchvalid1  = branchvalid1;
  assign \__MUX_ternary/core/tag_generatorv403864__WIRE_prmiss  = prmiss;
  assign \__MUX_ternary/core/tag_generatorv413863__WIRE_enable  = enable;
endmodule
