Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Wed Jun  4 15:17:19 2025
| Host         : korchamHoyoun24 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file OV7670_VGA_Display_timing_summary_routed.rpt -pb OV7670_VGA_Display_timing_summary_routed.pb -rpx OV7670_VGA_Display_timing_summary_routed.rpx -warn_on_violation
| Design       : OV7670_VGA_Display
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (165)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (1005)
5. checking no_input_delay (12)
6. checking no_output_delay (17)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (165)
--------------------------
 There are 74 register/latch pins with no clock driven by root clock pin: ov7670_pclk (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: U_VGAController/U_Pix_Clk_gen/pclk_reg/Q (HIGH)

 There are 71 register/latch pins with no clock driven by root clock pin: u_SCCB_core/U_tick_gen_/tick_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (1005)
---------------------------------------------------
 There are 1005 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (12)
-------------------------------
 There are 12 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (17)
--------------------------------
 There are 17 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.084        0.000                      0                   77        0.222        0.000                      0                   77        4.500        0.000                       0                    91  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.084        0.000                      0                   77        0.222        0.000                      0                   77        4.500        0.000                       0                    91  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.084ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.222ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.084ns  (required time - arrival time)
  Source:                 U_Frame_Buffer/U_Frame_Buffer/mem_reg_0_1_cooolgate_en_gate_49_cooolDelFlop/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Frame_Buffer/mem_reg_0_8/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.159ns  (logic 0.670ns (16.111%)  route 3.489ns (83.889%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.071ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.823ns = ( 14.823 - 10.000 ) 
    Source Clock Delay      (SCD):    5.074ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.553     5.074    U_Frame_Buffer/clk_IBUF_BUFG
    SLICE_X30Y55         FDCE                                         r  U_Frame_Buffer/U_Frame_Buffer/mem_reg_0_1_cooolgate_en_gate_49_cooolDelFlop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y55         FDCE (Prop_fdce_C_Q)         0.518     5.592 f  U_Frame_Buffer/U_Frame_Buffer/mem_reg_0_1_cooolgate_en_gate_49_cooolDelFlop/Q
                         net (fo=12, routed)          1.817     7.409    U_Frame_Buffer/U_Frame_Buffer/mem_reg_0_1_cooolgate_en_sig_25
    SLICE_X48Y46         LUT4 (Prop_lut4_I3_O)        0.152     7.561 r  U_Frame_Buffer/mem_reg_0_8_ENBWREN_cooolgate_en_gate_70_LOPT_REMAP/O
                         net (fo=1, routed)           1.671     9.232    U_Frame_Buffer/mem_reg_0_8_ENBWREN_cooolgate_en_sig_36
    RAMB36_X1Y4          RAMB36E1                                     r  U_Frame_Buffer/mem_reg_0_8/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.482    14.823    U_Frame_Buffer/clk_IBUF_BUFG
    RAMB36_X1Y4          RAMB36E1                                     r  U_Frame_Buffer/mem_reg_0_8/CLKBWRCLK
                         clock pessimism              0.180    15.003    
                         clock uncertainty           -0.035    14.967    
    RAMB36_X1Y4          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.651    14.316    U_Frame_Buffer/mem_reg_0_8
  -------------------------------------------------------------------
                         required time                         14.316    
                         arrival time                          -9.232    
  -------------------------------------------------------------------
                         slack                                  5.084    

Slack (MET) :             5.861ns  (required time - arrival time)
  Source:                 U_Frame_Buffer/U_Frame_Buffer/mem_reg_0_1_cooolgate_en_gate_49_cooolDelFlop/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Frame_Buffer/mem_reg_0_9/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.390ns  (logic 0.670ns (19.765%)  route 2.720ns (80.235%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.825ns = ( 14.825 - 10.000 ) 
    Source Clock Delay      (SCD):    5.074ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.553     5.074    U_Frame_Buffer/clk_IBUF_BUFG
    SLICE_X30Y55         FDCE                                         r  U_Frame_Buffer/U_Frame_Buffer/mem_reg_0_1_cooolgate_en_gate_49_cooolDelFlop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y55         FDCE (Prop_fdce_C_Q)         0.518     5.592 f  U_Frame_Buffer/U_Frame_Buffer/mem_reg_0_1_cooolgate_en_gate_49_cooolDelFlop/Q
                         net (fo=12, routed)          1.825     7.416    U_Frame_Buffer/U_Frame_Buffer/mem_reg_0_1_cooolgate_en_sig_25
    SLICE_X48Y46         LUT4 (Prop_lut4_I3_O)        0.152     7.568 r  U_Frame_Buffer/mem_reg_0_9_ENBWREN_cooolgate_en_gate_72_LOPT_REMAP/O
                         net (fo=1, routed)           0.895     8.464    U_Frame_Buffer/mem_reg_0_9_ENBWREN_cooolgate_en_sig_37
    RAMB36_X1Y6          RAMB36E1                                     r  U_Frame_Buffer/mem_reg_0_9/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.484    14.825    U_Frame_Buffer/clk_IBUF_BUFG
    RAMB36_X1Y6          RAMB36E1                                     r  U_Frame_Buffer/mem_reg_0_9/CLKBWRCLK
                         clock pessimism              0.180    15.005    
                         clock uncertainty           -0.035    14.969    
    RAMB36_X1Y6          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.645    14.324    U_Frame_Buffer/mem_reg_0_9
  -------------------------------------------------------------------
                         required time                         14.324    
                         arrival time                          -8.464    
  -------------------------------------------------------------------
                         slack                                  5.861    

Slack (MET) :             5.910ns  (required time - arrival time)
  Source:                 U_Frame_Buffer/U_Frame_Buffer/mem_reg_0_1_cooolgate_en_gate_49_cooolDelFlop/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Frame_Buffer/mem_reg_0_14/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.332ns  (logic 0.666ns (19.988%)  route 2.666ns (80.012%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.075ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.819ns = ( 14.819 - 10.000 ) 
    Source Clock Delay      (SCD):    5.074ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.553     5.074    U_Frame_Buffer/clk_IBUF_BUFG
    SLICE_X30Y55         FDCE                                         r  U_Frame_Buffer/U_Frame_Buffer/mem_reg_0_1_cooolgate_en_gate_49_cooolDelFlop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y55         FDCE (Prop_fdce_C_Q)         0.518     5.592 f  U_Frame_Buffer/U_Frame_Buffer/mem_reg_0_1_cooolgate_en_gate_49_cooolDelFlop/Q
                         net (fo=12, routed)          1.358     6.950    U_Frame_Buffer/U_Frame_Buffer/mem_reg_0_1_cooolgate_en_sig_25
    SLICE_X14Y46         LUT4 (Prop_lut4_I3_O)        0.148     7.098 r  U_Frame_Buffer/mem_reg_0_14_ENBWREN_cooolgate_en_gate_58_LOPT_REMAP/O
                         net (fo=1, routed)           1.308     8.406    U_Frame_Buffer/mem_reg_0_14_ENBWREN_cooolgate_en_sig_30
    RAMB36_X0Y5          RAMB36E1                                     r  U_Frame_Buffer/mem_reg_0_14/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.478    14.819    U_Frame_Buffer/clk_IBUF_BUFG
    RAMB36_X0Y5          RAMB36E1                                     r  U_Frame_Buffer/mem_reg_0_14/CLKBWRCLK
                         clock pessimism              0.180    14.999    
                         clock uncertainty           -0.035    14.963    
    RAMB36_X0Y5          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.647    14.316    U_Frame_Buffer/mem_reg_0_14
  -------------------------------------------------------------------
                         required time                         14.316    
                         arrival time                          -8.406    
  -------------------------------------------------------------------
                         slack                                  5.910    

Slack (MET) :             6.084ns  (required time - arrival time)
  Source:                 U_Frame_Buffer/U_Frame_Buffer/mem_reg_0_1_cooolgate_en_gate_49_cooolDelFlop/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Frame_Buffer/mem_reg_0_15/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.379ns  (logic 0.642ns (18.998%)  route 2.737ns (81.002%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.836ns = ( 14.836 - 10.000 ) 
    Source Clock Delay      (SCD):    5.074ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.553     5.074    U_Frame_Buffer/clk_IBUF_BUFG
    SLICE_X30Y55         FDCE                                         r  U_Frame_Buffer/U_Frame_Buffer/mem_reg_0_1_cooolgate_en_gate_49_cooolDelFlop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y55         FDCE (Prop_fdce_C_Q)         0.518     5.592 f  U_Frame_Buffer/U_Frame_Buffer/mem_reg_0_1_cooolgate_en_gate_49_cooolDelFlop/Q
                         net (fo=12, routed)          1.825     7.416    U_Frame_Buffer/U_Frame_Buffer/mem_reg_0_1_cooolgate_en_sig_25
    SLICE_X48Y46         LUT4 (Prop_lut4_I3_O)        0.124     7.540 r  U_Frame_Buffer/mem_reg_0_15_ENBWREN_cooolgate_en_gate_60_LOPT_REMAP/O
                         net (fo=1, routed)           0.913     8.453    U_Frame_Buffer/mem_reg_0_15_ENBWREN_cooolgate_en_sig_31
    RAMB36_X2Y8          RAMB36E1                                     r  U_Frame_Buffer/mem_reg_0_15/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.495    14.836    U_Frame_Buffer/clk_IBUF_BUFG
    RAMB36_X2Y8          RAMB36E1                                     r  U_Frame_Buffer/mem_reg_0_15/CLKBWRCLK
                         clock pessimism              0.180    15.016    
                         clock uncertainty           -0.035    14.980    
    RAMB36_X2Y8          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    14.537    U_Frame_Buffer/mem_reg_0_15
  -------------------------------------------------------------------
                         required time                         14.537    
                         arrival time                          -8.453    
  -------------------------------------------------------------------
                         slack                                  6.084    

Slack (MET) :             6.112ns  (required time - arrival time)
  Source:                 u_SCCB_core/U_btn_detector/counter_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_SCCB_core/U_btn_detector/counter_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.933ns  (logic 1.145ns (29.111%)  route 2.788ns (70.889%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.859ns = ( 14.859 - 10.000 ) 
    Source Clock Delay      (SCD):    5.158ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.637     5.158    u_SCCB_core/U_btn_detector/CLK
    SLICE_X2Y42          FDCE                                         r  u_SCCB_core/U_btn_detector/counter_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y42          FDCE (Prop_fdce_C_Q)         0.478     5.636 r  u_SCCB_core/U_btn_detector/counter_reg[12]/Q
                         net (fo=2, routed)           0.893     6.529    u_SCCB_core/U_btn_detector/counter[12]
    SLICE_X2Y42          LUT4 (Prop_lut4_I0_O)        0.295     6.824 r  u_SCCB_core/U_btn_detector/counter[16]_i_5/O
                         net (fo=1, routed)           0.282     7.106    u_SCCB_core/U_btn_detector/counter[16]_i_5_n_0
    SLICE_X2Y42          LUT5 (Prop_lut5_I4_O)        0.124     7.230 r  u_SCCB_core/U_btn_detector/counter[16]_i_4/O
                         net (fo=1, routed)           0.607     7.837    u_SCCB_core/U_btn_detector/counter[16]_i_4_n_0
    SLICE_X2Y40          LUT6 (Prop_lut6_I5_O)        0.124     7.961 f  u_SCCB_core/U_btn_detector/counter[16]_i_2/O
                         net (fo=17, routed)          1.006     8.968    u_SCCB_core/U_btn_detector/tick
    SLICE_X2Y42          LUT2 (Prop_lut2_I0_O)        0.124     9.092 r  u_SCCB_core/U_btn_detector/counter[11]_i_1/O
                         net (fo=1, routed)           0.000     9.092    u_SCCB_core/U_btn_detector/counter_0[11]
    SLICE_X2Y42          FDCE                                         r  u_SCCB_core/U_btn_detector/counter_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.518    14.859    u_SCCB_core/U_btn_detector/CLK
    SLICE_X2Y42          FDCE                                         r  u_SCCB_core/U_btn_detector/counter_reg[11]/C
                         clock pessimism              0.299    15.158    
                         clock uncertainty           -0.035    15.123    
    SLICE_X2Y42          FDCE (Setup_fdce_C_D)        0.081    15.204    u_SCCB_core/U_btn_detector/counter_reg[11]
  -------------------------------------------------------------------
                         required time                         15.204    
                         arrival time                          -9.092    
  -------------------------------------------------------------------
                         slack                                  6.112    

Slack (MET) :             6.121ns  (required time - arrival time)
  Source:                 u_SCCB_core/U_btn_detector/counter_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_SCCB_core/U_btn_detector/counter_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.961ns  (logic 1.173ns (29.612%)  route 2.788ns (70.388%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.859ns = ( 14.859 - 10.000 ) 
    Source Clock Delay      (SCD):    5.158ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.637     5.158    u_SCCB_core/U_btn_detector/CLK
    SLICE_X2Y42          FDCE                                         r  u_SCCB_core/U_btn_detector/counter_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y42          FDCE (Prop_fdce_C_Q)         0.478     5.636 r  u_SCCB_core/U_btn_detector/counter_reg[12]/Q
                         net (fo=2, routed)           0.893     6.529    u_SCCB_core/U_btn_detector/counter[12]
    SLICE_X2Y42          LUT4 (Prop_lut4_I0_O)        0.295     6.824 r  u_SCCB_core/U_btn_detector/counter[16]_i_5/O
                         net (fo=1, routed)           0.282     7.106    u_SCCB_core/U_btn_detector/counter[16]_i_5_n_0
    SLICE_X2Y42          LUT5 (Prop_lut5_I4_O)        0.124     7.230 r  u_SCCB_core/U_btn_detector/counter[16]_i_4/O
                         net (fo=1, routed)           0.607     7.837    u_SCCB_core/U_btn_detector/counter[16]_i_4_n_0
    SLICE_X2Y40          LUT6 (Prop_lut6_I5_O)        0.124     7.961 f  u_SCCB_core/U_btn_detector/counter[16]_i_2/O
                         net (fo=17, routed)          1.006     8.968    u_SCCB_core/U_btn_detector/tick
    SLICE_X2Y42          LUT2 (Prop_lut2_I0_O)        0.152     9.120 r  u_SCCB_core/U_btn_detector/counter[9]_i_1/O
                         net (fo=1, routed)           0.000     9.120    u_SCCB_core/U_btn_detector/counter_0[9]
    SLICE_X2Y42          FDCE                                         r  u_SCCB_core/U_btn_detector/counter_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.518    14.859    u_SCCB_core/U_btn_detector/CLK
    SLICE_X2Y42          FDCE                                         r  u_SCCB_core/U_btn_detector/counter_reg[9]/C
                         clock pessimism              0.299    15.158    
                         clock uncertainty           -0.035    15.123    
    SLICE_X2Y42          FDCE (Setup_fdce_C_D)        0.118    15.241    u_SCCB_core/U_btn_detector/counter_reg[9]
  -------------------------------------------------------------------
                         required time                         15.241    
                         arrival time                          -9.120    
  -------------------------------------------------------------------
                         slack                                  6.121    

Slack (MET) :             6.240ns  (required time - arrival time)
  Source:                 u_SCCB_core/U_btn_detector/counter_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_SCCB_core/U_btn_detector/counter_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.801ns  (logic 1.145ns (30.122%)  route 2.656ns (69.878%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.859ns = ( 14.859 - 10.000 ) 
    Source Clock Delay      (SCD):    5.158ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.637     5.158    u_SCCB_core/U_btn_detector/CLK
    SLICE_X2Y42          FDCE                                         r  u_SCCB_core/U_btn_detector/counter_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y42          FDCE (Prop_fdce_C_Q)         0.478     5.636 r  u_SCCB_core/U_btn_detector/counter_reg[12]/Q
                         net (fo=2, routed)           0.893     6.529    u_SCCB_core/U_btn_detector/counter[12]
    SLICE_X2Y42          LUT4 (Prop_lut4_I0_O)        0.295     6.824 r  u_SCCB_core/U_btn_detector/counter[16]_i_5/O
                         net (fo=1, routed)           0.282     7.106    u_SCCB_core/U_btn_detector/counter[16]_i_5_n_0
    SLICE_X2Y42          LUT5 (Prop_lut5_I4_O)        0.124     7.230 r  u_SCCB_core/U_btn_detector/counter[16]_i_4/O
                         net (fo=1, routed)           0.607     7.837    u_SCCB_core/U_btn_detector/counter[16]_i_4_n_0
    SLICE_X2Y40          LUT6 (Prop_lut6_I5_O)        0.124     7.961 f  u_SCCB_core/U_btn_detector/counter[16]_i_2/O
                         net (fo=17, routed)          0.874     8.836    u_SCCB_core/U_btn_detector/tick
    SLICE_X2Y42          LUT2 (Prop_lut2_I0_O)        0.124     8.960 r  u_SCCB_core/U_btn_detector/counter[10]_i_1/O
                         net (fo=1, routed)           0.000     8.960    u_SCCB_core/U_btn_detector/counter_0[10]
    SLICE_X2Y42          FDCE                                         r  u_SCCB_core/U_btn_detector/counter_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.518    14.859    u_SCCB_core/U_btn_detector/CLK
    SLICE_X2Y42          FDCE                                         r  u_SCCB_core/U_btn_detector/counter_reg[10]/C
                         clock pessimism              0.299    15.158    
                         clock uncertainty           -0.035    15.123    
    SLICE_X2Y42          FDCE (Setup_fdce_C_D)        0.077    15.200    u_SCCB_core/U_btn_detector/counter_reg[10]
  -------------------------------------------------------------------
                         required time                         15.200    
                         arrival time                          -8.960    
  -------------------------------------------------------------------
                         slack                                  6.240    

Slack (MET) :             6.257ns  (required time - arrival time)
  Source:                 u_SCCB_core/U_btn_detector/counter_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_SCCB_core/U_btn_detector/counter_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.825ns  (logic 1.169ns (30.560%)  route 2.656ns (69.440%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.859ns = ( 14.859 - 10.000 ) 
    Source Clock Delay      (SCD):    5.158ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.637     5.158    u_SCCB_core/U_btn_detector/CLK
    SLICE_X2Y42          FDCE                                         r  u_SCCB_core/U_btn_detector/counter_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y42          FDCE (Prop_fdce_C_Q)         0.478     5.636 r  u_SCCB_core/U_btn_detector/counter_reg[12]/Q
                         net (fo=2, routed)           0.893     6.529    u_SCCB_core/U_btn_detector/counter[12]
    SLICE_X2Y42          LUT4 (Prop_lut4_I0_O)        0.295     6.824 r  u_SCCB_core/U_btn_detector/counter[16]_i_5/O
                         net (fo=1, routed)           0.282     7.106    u_SCCB_core/U_btn_detector/counter[16]_i_5_n_0
    SLICE_X2Y42          LUT5 (Prop_lut5_I4_O)        0.124     7.230 r  u_SCCB_core/U_btn_detector/counter[16]_i_4/O
                         net (fo=1, routed)           0.607     7.837    u_SCCB_core/U_btn_detector/counter[16]_i_4_n_0
    SLICE_X2Y40          LUT6 (Prop_lut6_I5_O)        0.124     7.961 f  u_SCCB_core/U_btn_detector/counter[16]_i_2/O
                         net (fo=17, routed)          0.874     8.836    u_SCCB_core/U_btn_detector/tick
    SLICE_X2Y42          LUT2 (Prop_lut2_I0_O)        0.148     8.984 r  u_SCCB_core/U_btn_detector/counter[12]_i_1/O
                         net (fo=1, routed)           0.000     8.984    u_SCCB_core/U_btn_detector/counter_0[12]
    SLICE_X2Y42          FDCE                                         r  u_SCCB_core/U_btn_detector/counter_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.518    14.859    u_SCCB_core/U_btn_detector/CLK
    SLICE_X2Y42          FDCE                                         r  u_SCCB_core/U_btn_detector/counter_reg[12]/C
                         clock pessimism              0.299    15.158    
                         clock uncertainty           -0.035    15.123    
    SLICE_X2Y42          FDCE (Setup_fdce_C_D)        0.118    15.241    u_SCCB_core/U_btn_detector/counter_reg[12]
  -------------------------------------------------------------------
                         required time                         15.241    
                         arrival time                          -8.984    
  -------------------------------------------------------------------
                         slack                                  6.257    

Slack (MET) :             6.306ns  (required time - arrival time)
  Source:                 u_SCCB_core/U_btn_detector/counter_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_SCCB_core/U_btn_detector/counter_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.717ns  (logic 2.057ns (55.341%)  route 1.660ns (44.659%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.860ns = ( 14.860 - 10.000 ) 
    Source Clock Delay      (SCD):    5.157ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.636     5.157    u_SCCB_core/U_btn_detector/CLK
    SLICE_X2Y40          FDCE                                         r  u_SCCB_core/U_btn_detector/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y40          FDCE (Prop_fdce_C_Q)         0.518     5.675 r  u_SCCB_core/U_btn_detector/counter_reg[2]/Q
                         net (fo=2, routed)           0.856     6.531    u_SCCB_core/U_btn_detector/counter[2]
    SLICE_X3Y40          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.205 r  u_SCCB_core/U_btn_detector/counter0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.205    u_SCCB_core/U_btn_detector/counter0_carry_n_0
    SLICE_X3Y41          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.319 r  u_SCCB_core/U_btn_detector/counter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.319    u_SCCB_core/U_btn_detector/counter0_carry__0_n_0
    SLICE_X3Y42          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.433 r  u_SCCB_core/U_btn_detector/counter0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.433    u_SCCB_core/U_btn_detector/counter0_carry__1_n_0
    SLICE_X3Y43          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.767 r  u_SCCB_core/U_btn_detector/counter0_carry__2/O[1]
                         net (fo=1, routed)           0.804     8.571    u_SCCB_core/U_btn_detector/counter0_carry__2_n_6
    SLICE_X2Y43          LUT2 (Prop_lut2_I1_O)        0.303     8.874 r  u_SCCB_core/U_btn_detector/counter[14]_i_1/O
                         net (fo=1, routed)           0.000     8.874    u_SCCB_core/U_btn_detector/counter_0[14]
    SLICE_X2Y43          FDCE                                         r  u_SCCB_core/U_btn_detector/counter_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.519    14.860    u_SCCB_core/U_btn_detector/CLK
    SLICE_X2Y43          FDCE                                         r  u_SCCB_core/U_btn_detector/counter_reg[14]/C
                         clock pessimism              0.274    15.134    
                         clock uncertainty           -0.035    15.099    
    SLICE_X2Y43          FDCE (Setup_fdce_C_D)        0.081    15.180    u_SCCB_core/U_btn_detector/counter_reg[14]
  -------------------------------------------------------------------
                         required time                         15.180    
                         arrival time                          -8.874    
  -------------------------------------------------------------------
                         slack                                  6.306    

Slack (MET) :             6.314ns  (required time - arrival time)
  Source:                 u_SCCB_core/U_btn_detector/counter_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_SCCB_core/U_btn_detector/counter_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.703ns  (logic 1.145ns (30.918%)  route 2.558ns (69.082%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.860ns = ( 14.860 - 10.000 ) 
    Source Clock Delay      (SCD):    5.158ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.637     5.158    u_SCCB_core/U_btn_detector/CLK
    SLICE_X2Y42          FDCE                                         r  u_SCCB_core/U_btn_detector/counter_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y42          FDCE (Prop_fdce_C_Q)         0.478     5.636 r  u_SCCB_core/U_btn_detector/counter_reg[12]/Q
                         net (fo=2, routed)           0.893     6.529    u_SCCB_core/U_btn_detector/counter[12]
    SLICE_X2Y42          LUT4 (Prop_lut4_I0_O)        0.295     6.824 r  u_SCCB_core/U_btn_detector/counter[16]_i_5/O
                         net (fo=1, routed)           0.282     7.106    u_SCCB_core/U_btn_detector/counter[16]_i_5_n_0
    SLICE_X2Y42          LUT5 (Prop_lut5_I4_O)        0.124     7.230 r  u_SCCB_core/U_btn_detector/counter[16]_i_4/O
                         net (fo=1, routed)           0.607     7.837    u_SCCB_core/U_btn_detector/counter[16]_i_4_n_0
    SLICE_X2Y40          LUT6 (Prop_lut6_I5_O)        0.124     7.961 f  u_SCCB_core/U_btn_detector/counter[16]_i_2/O
                         net (fo=17, routed)          0.776     8.738    u_SCCB_core/U_btn_detector/tick
    SLICE_X2Y43          LUT2 (Prop_lut2_I0_O)        0.124     8.862 r  u_SCCB_core/U_btn_detector/counter[13]_i_1/O
                         net (fo=1, routed)           0.000     8.862    u_SCCB_core/U_btn_detector/counter_0[13]
    SLICE_X2Y43          FDCE                                         r  u_SCCB_core/U_btn_detector/counter_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.519    14.860    u_SCCB_core/U_btn_detector/CLK
    SLICE_X2Y43          FDCE                                         r  u_SCCB_core/U_btn_detector/counter_reg[13]/C
                         clock pessimism              0.274    15.134    
                         clock uncertainty           -0.035    15.099    
    SLICE_X2Y43          FDCE (Setup_fdce_C_D)        0.077    15.176    u_SCCB_core/U_btn_detector/counter_reg[13]
  -------------------------------------------------------------------
                         required time                         15.176    
                         arrival time                          -8.862    
  -------------------------------------------------------------------
                         slack                                  6.314    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.222ns  (arrival time - required time)
  Source:                 u_SCCB_core/U_tick_gen_/count_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_SCCB_core/U_tick_gen_/count_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.209ns (58.290%)  route 0.150ns (41.710%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.964ns
    Source Clock Delay      (SCD):    1.450ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.567     1.450    u_SCCB_core/U_tick_gen_/CLK
    SLICE_X14Y47         FDCE                                         r  u_SCCB_core/U_tick_gen_/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y47         FDCE (Prop_fdce_C_Q)         0.164     1.614 r  u_SCCB_core/U_tick_gen_/count_reg[1]/Q
                         net (fo=8, routed)           0.150     1.764    u_SCCB_core/U_tick_gen_/count[1]
    SLICE_X14Y48         LUT6 (Prop_lut6_I3_O)        0.045     1.809 r  u_SCCB_core/U_tick_gen_/count[4]_i_1/O
                         net (fo=1, routed)           0.000     1.809    u_SCCB_core/U_tick_gen_/count_0[4]
    SLICE_X14Y48         FDCE                                         r  u_SCCB_core/U_tick_gen_/count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.837     1.964    u_SCCB_core/U_tick_gen_/CLK
    SLICE_X14Y48         FDCE                                         r  u_SCCB_core/U_tick_gen_/count_reg[4]/C
                         clock pessimism             -0.498     1.466    
    SLICE_X14Y48         FDCE (Hold_fdce_C_D)         0.121     1.587    u_SCCB_core/U_tick_gen_/count_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.587    
                         arrival time                           1.809    
  -------------------------------------------------------------------
                         slack                                  0.222    

Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 u_SCCB_core/U_btn_detector/counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_SCCB_core/U_btn_detector/counter_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.207ns (54.146%)  route 0.175ns (45.854%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.594     1.477    u_SCCB_core/U_btn_detector/CLK
    SLICE_X2Y40          FDCE                                         r  u_SCCB_core/U_btn_detector/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y40          FDCE (Prop_fdce_C_Q)         0.164     1.641 f  u_SCCB_core/U_btn_detector/counter_reg[0]/Q
                         net (fo=3, routed)           0.175     1.816    u_SCCB_core/U_btn_detector/counter[0]
    SLICE_X2Y40          LUT1 (Prop_lut1_I0_O)        0.043     1.859 r  u_SCCB_core/U_btn_detector/counter[0]_i_1/O
                         net (fo=1, routed)           0.000     1.859    u_SCCB_core/U_btn_detector/counter_0[0]
    SLICE_X2Y40          FDCE                                         r  u_SCCB_core/U_btn_detector/counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.865     1.992    u_SCCB_core/U_btn_detector/CLK
    SLICE_X2Y40          FDCE                                         r  u_SCCB_core/U_btn_detector/counter_reg[0]/C
                         clock pessimism             -0.515     1.477    
    SLICE_X2Y40          FDCE (Hold_fdce_C_D)         0.133     1.610    u_SCCB_core/U_btn_detector/counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.610    
                         arrival time                           1.859    
  -------------------------------------------------------------------
                         slack                                  0.249    

Slack (MET) :             0.260ns  (arrival time - required time)
  Source:                 u_SCCB_core/U_tick_gen_/count_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_SCCB_core/U_tick_gen_/count_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.381ns  (logic 0.209ns (54.787%)  route 0.172ns (45.213%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.964ns
    Source Clock Delay      (SCD):    1.450ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.567     1.450    u_SCCB_core/U_tick_gen_/CLK
    SLICE_X14Y47         FDCE                                         r  u_SCCB_core/U_tick_gen_/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y47         FDCE (Prop_fdce_C_Q)         0.164     1.614 r  u_SCCB_core/U_tick_gen_/count_reg[1]/Q
                         net (fo=8, routed)           0.172     1.787    u_SCCB_core/U_tick_gen_/count[1]
    SLICE_X14Y47         LUT3 (Prop_lut3_I1_O)        0.045     1.832 r  u_SCCB_core/U_tick_gen_/count[1]_i_1/O
                         net (fo=1, routed)           0.000     1.832    u_SCCB_core/U_tick_gen_/count_0[1]
    SLICE_X14Y47         FDCE                                         r  u_SCCB_core/U_tick_gen_/count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.837     1.964    u_SCCB_core/U_tick_gen_/CLK
    SLICE_X14Y47         FDCE                                         r  u_SCCB_core/U_tick_gen_/count_reg[1]/C
                         clock pessimism             -0.514     1.450    
    SLICE_X14Y47         FDCE (Hold_fdce_C_D)         0.121     1.571    u_SCCB_core/U_tick_gen_/count_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.571    
                         arrival time                           1.832    
  -------------------------------------------------------------------
                         slack                                  0.260    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 u_SCCB_core/U_tick_gen_/count_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_SCCB_core/U_tick_gen_/count_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.209ns (54.393%)  route 0.175ns (45.607%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.964ns
    Source Clock Delay      (SCD):    1.450ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.567     1.450    u_SCCB_core/U_tick_gen_/CLK
    SLICE_X14Y48         FDCE                                         r  u_SCCB_core/U_tick_gen_/count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y48         FDCE (Prop_fdce_C_Q)         0.164     1.614 r  u_SCCB_core/U_tick_gen_/count_reg[5]/Q
                         net (fo=3, routed)           0.175     1.789    u_SCCB_core/U_tick_gen_/count[5]
    SLICE_X14Y48         LUT6 (Prop_lut6_I1_O)        0.045     1.834 r  u_SCCB_core/U_tick_gen_/count[5]_i_1/O
                         net (fo=1, routed)           0.000     1.834    u_SCCB_core/U_tick_gen_/count_0[5]
    SLICE_X14Y48         FDCE                                         r  u_SCCB_core/U_tick_gen_/count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.837     1.964    u_SCCB_core/U_tick_gen_/CLK
    SLICE_X14Y48         FDCE                                         r  u_SCCB_core/U_tick_gen_/count_reg[5]/C
                         clock pessimism             -0.514     1.450    
    SLICE_X14Y48         FDCE (Hold_fdce_C_D)         0.120     1.570    u_SCCB_core/U_tick_gen_/count_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.570    
                         arrival time                           1.834    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 U_VGAController/U_Pix_Clk_gen/p_counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_VGAController/U_Pix_Clk_gen/p_counter_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.209ns (54.393%)  route 0.175ns (45.607%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    1.449ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.566     1.449    U_VGAController/U_Pix_Clk_gen/p_counter_reg[1]_0
    SLICE_X56Y55         FDCE                                         r  U_VGAController/U_Pix_Clk_gen/p_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y55         FDCE (Prop_fdce_C_Q)         0.164     1.613 f  U_VGAController/U_Pix_Clk_gen/p_counter_reg[0]/Q
                         net (fo=3, routed)           0.175     1.788    U_VGAController/U_Pix_Clk_gen/p_counter[0]
    SLICE_X56Y55         LUT1 (Prop_lut1_I0_O)        0.045     1.833 r  U_VGAController/U_Pix_Clk_gen/p_counter[0]_i_1__0/O
                         net (fo=1, routed)           0.000     1.833    U_VGAController/U_Pix_Clk_gen/p_counter[0]_i_1__0_n_0
    SLICE_X56Y55         FDCE                                         r  U_VGAController/U_Pix_Clk_gen/p_counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.834     1.962    U_VGAController/U_Pix_Clk_gen/p_counter_reg[1]_0
    SLICE_X56Y55         FDCE                                         r  U_VGAController/U_Pix_Clk_gen/p_counter_reg[0]/C
                         clock pessimism             -0.513     1.449    
    SLICE_X56Y55         FDCE (Hold_fdce_C_D)         0.120     1.569    U_VGAController/U_Pix_Clk_gen/p_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.569    
                         arrival time                           1.833    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.272ns  (arrival time - required time)
  Source:                 u_SCCB_core/U_btn_detector/tick_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_SCCB_core/U_btn_detector/shift_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.394ns  (logic 0.186ns (47.262%)  route 0.208ns (52.738%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.594     1.477    u_SCCB_core/U_btn_detector/CLK
    SLICE_X3Y40          FDCE                                         r  u_SCCB_core/U_btn_detector/tick_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y40          FDCE (Prop_fdce_C_Q)         0.141     1.618 r  u_SCCB_core/U_btn_detector/tick_reg/Q
                         net (fo=4, routed)           0.208     1.826    u_SCCB_core/U_btn_detector/tick_reg_n_0
    SLICE_X3Y38          LUT3 (Prop_lut3_I1_O)        0.045     1.871 r  u_SCCB_core/U_btn_detector/shift_reg[1]_i_1/O
                         net (fo=1, routed)           0.000     1.871    u_SCCB_core/U_btn_detector/shift_reg[1]_i_1_n_0
    SLICE_X3Y38          FDCE                                         r  u_SCCB_core/U_btn_detector/shift_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.864     1.991    u_SCCB_core/U_btn_detector/CLK
    SLICE_X3Y38          FDCE                                         r  u_SCCB_core/U_btn_detector/shift_reg_reg[1]/C
                         clock pessimism             -0.499     1.492    
    SLICE_X3Y38          FDCE (Hold_fdce_C_D)         0.107     1.599    u_SCCB_core/U_btn_detector/shift_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.599    
                         arrival time                           1.871    
  -------------------------------------------------------------------
                         slack                                  0.272    

Slack (MET) :             0.276ns  (arrival time - required time)
  Source:                 u_SCCB_core/U_tick_gen_/count_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_SCCB_core/U_tick_gen_/count_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.396ns  (logic 0.209ns (52.720%)  route 0.187ns (47.280%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.964ns
    Source Clock Delay      (SCD):    1.450ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.567     1.450    u_SCCB_core/U_tick_gen_/CLK
    SLICE_X14Y47         FDCE                                         r  u_SCCB_core/U_tick_gen_/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y47         FDCE (Prop_fdce_C_Q)         0.164     1.614 f  u_SCCB_core/U_tick_gen_/count_reg[0]/Q
                         net (fo=8, routed)           0.187     1.802    u_SCCB_core/U_tick_gen_/count[0]
    SLICE_X14Y47         LUT1 (Prop_lut1_I0_O)        0.045     1.847 r  u_SCCB_core/U_tick_gen_/count[0]_i_1/O
                         net (fo=1, routed)           0.000     1.847    u_SCCB_core/U_tick_gen_/count_0[0]
    SLICE_X14Y47         FDCE                                         r  u_SCCB_core/U_tick_gen_/count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.837     1.964    u_SCCB_core/U_tick_gen_/CLK
    SLICE_X14Y47         FDCE                                         r  u_SCCB_core/U_tick_gen_/count_reg[0]/C
                         clock pessimism             -0.514     1.450    
    SLICE_X14Y47         FDCE (Hold_fdce_C_D)         0.120     1.570    u_SCCB_core/U_tick_gen_/count_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.570    
                         arrival time                           1.847    
  -------------------------------------------------------------------
                         slack                                  0.276    

Slack (MET) :             0.279ns  (arrival time - required time)
  Source:                 u_SCCB_core/U_btn_detector/shift_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_SCCB_core/U_btn_detector/pulse_counter_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.397ns  (logic 0.251ns (63.163%)  route 0.146ns (36.837%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.593     1.476    u_SCCB_core/U_btn_detector/CLK
    SLICE_X0Y38          FDCE                                         r  u_SCCB_core/U_btn_detector/shift_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y38          FDCE (Prop_fdce_C_Q)         0.141     1.617 r  u_SCCB_core/U_btn_detector/shift_reg_reg[3]/Q
                         net (fo=15, routed)          0.146     1.764    u_SCCB_core/U_btn_detector/shift_reg[3]
    SLICE_X1Y38          LUT6 (Prop_lut6_I4_O)        0.045     1.809 r  u_SCCB_core/U_btn_detector/pulse_counter[4]_i_4/O
                         net (fo=1, routed)           0.000     1.809    u_SCCB_core/U_btn_detector/pulse_counter[4]_i_4_n_0
    SLICE_X1Y38          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065     1.874 r  u_SCCB_core/U_btn_detector/pulse_counter_reg[4]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.874    u_SCCB_core/U_btn_detector/pulse_counter_reg[4]_i_1_n_6
    SLICE_X1Y38          FDCE                                         r  u_SCCB_core/U_btn_detector/pulse_counter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.864     1.991    u_SCCB_core/U_btn_detector/CLK
    SLICE_X1Y38          FDCE                                         r  u_SCCB_core/U_btn_detector/pulse_counter_reg[5]/C
                         clock pessimism             -0.502     1.489    
    SLICE_X1Y38          FDCE (Hold_fdce_C_D)         0.105     1.594    u_SCCB_core/U_btn_detector/pulse_counter_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.594    
                         arrival time                           1.874    
  -------------------------------------------------------------------
                         slack                                  0.279    

Slack (MET) :             0.283ns  (arrival time - required time)
  Source:                 u_SCCB_core/U_btn_detector/shift_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_SCCB_core/U_btn_detector/pulse_counter_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.256ns (63.779%)  route 0.145ns (36.221%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.593     1.476    u_SCCB_core/U_btn_detector/CLK
    SLICE_X0Y38          FDCE                                         r  u_SCCB_core/U_btn_detector/shift_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y38          FDCE (Prop_fdce_C_Q)         0.141     1.617 r  u_SCCB_core/U_btn_detector/shift_reg_reg[3]/Q
                         net (fo=15, routed)          0.145     1.763    u_SCCB_core/U_btn_detector/shift_reg[3]
    SLICE_X1Y38          LUT6 (Prop_lut6_I4_O)        0.045     1.808 r  u_SCCB_core/U_btn_detector/pulse_counter[4]_i_5/O
                         net (fo=1, routed)           0.000     1.808    u_SCCB_core/U_btn_detector/pulse_counter[4]_i_5_n_0
    SLICE_X1Y38          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.878 r  u_SCCB_core/U_btn_detector/pulse_counter_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.878    u_SCCB_core/U_btn_detector/pulse_counter_reg[4]_i_1_n_7
    SLICE_X1Y38          FDCE                                         r  u_SCCB_core/U_btn_detector/pulse_counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.864     1.991    u_SCCB_core/U_btn_detector/CLK
    SLICE_X1Y38          FDCE                                         r  u_SCCB_core/U_btn_detector/pulse_counter_reg[4]/C
                         clock pessimism             -0.502     1.489    
    SLICE_X1Y38          FDCE (Hold_fdce_C_D)         0.105     1.594    u_SCCB_core/U_btn_detector/pulse_counter_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.594    
                         arrival time                           1.878    
  -------------------------------------------------------------------
                         slack                                  0.283    

Slack (MET) :             0.286ns  (arrival time - required time)
  Source:                 u_SCCB_core/U_btn_detector/q_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_SCCB_core/U_btn_detector/pulse_counter_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.407ns  (logic 0.249ns (61.143%)  route 0.158ns (38.857%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.593     1.476    u_SCCB_core/U_btn_detector/CLK
    SLICE_X3Y38          FDCE                                         r  u_SCCB_core/U_btn_detector/q_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y38          FDCE (Prop_fdce_C_Q)         0.141     1.617 f  u_SCCB_core/U_btn_detector/q_reg_reg/Q
                         net (fo=13, routed)          0.158     1.775    u_SCCB_core/U_btn_detector/q_reg
    SLICE_X1Y38          LUT6 (Prop_lut6_I1_O)        0.045     1.820 r  u_SCCB_core/U_btn_detector/pulse_counter[4]_i_2/O
                         net (fo=1, routed)           0.000     1.820    u_SCCB_core/U_btn_detector/pulse_counter[4]_i_2_n_0
    SLICE_X1Y38          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     1.883 r  u_SCCB_core/U_btn_detector/pulse_counter_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.883    u_SCCB_core/U_btn_detector/pulse_counter_reg[4]_i_1_n_4
    SLICE_X1Y38          FDCE                                         r  u_SCCB_core/U_btn_detector/pulse_counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.864     1.991    u_SCCB_core/U_btn_detector/CLK
    SLICE_X1Y38          FDCE                                         r  u_SCCB_core/U_btn_detector/pulse_counter_reg[7]/C
                         clock pessimism             -0.499     1.492    
    SLICE_X1Y38          FDCE (Hold_fdce_C_D)         0.105     1.597    u_SCCB_core/U_btn_detector/pulse_counter_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.597    
                         arrival time                           1.883    
  -------------------------------------------------------------------
                         slack                                  0.286    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         10.000      7.108      RAMB36_X2Y8   U_Frame_Buffer/mem_reg_0_15/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         10.000      7.108      RAMB36_X1Y4   U_Frame_Buffer/mem_reg_0_8/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         10.000      7.108      RAMB36_X1Y11  U_Frame_Buffer/mem_reg_1_12/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         10.000      7.108      RAMB36_X1Y9   U_Frame_Buffer/mem_reg_1_7/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         10.000      7.108      RAMB36_X1Y14  U_Frame_Buffer/mem_reg_0_1/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         10.000      7.108      RAMB36_X1Y12  U_Frame_Buffer/mem_reg_0_2/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         10.000      7.108      RAMB36_X1Y6   U_Frame_Buffer/mem_reg_0_9/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         10.000      7.108      RAMB36_X2Y9   U_Frame_Buffer/mem_reg_1_15/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         10.000      7.108      RAMB36_X0Y11  U_Frame_Buffer/mem_reg_1_3/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         10.000      7.108      RAMB36_X2Y11  U_Frame_Buffer/mem_reg_0_10/CLKBWRCLK
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X0Y62   U_OV7670_Clk_Gen/p_counter_reg[0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X0Y62   U_OV7670_Clk_Gen/p_counter_reg[1]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X0Y62   U_OV7670_Clk_Gen/pclk_reg/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X2Y42   u_SCCB_core/U_btn_detector/counter_reg[10]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X2Y42   u_SCCB_core/U_btn_detector/counter_reg[11]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X2Y42   u_SCCB_core/U_btn_detector/counter_reg[12]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X4Y40   u_SCCB_core/U_btn_detector/counter_reg[3]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X2Y41   u_SCCB_core/U_btn_detector/counter_reg[5]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X2Y41   u_SCCB_core/U_btn_detector/counter_reg[6]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X2Y41   u_SCCB_core/U_btn_detector/counter_reg[7]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X30Y55  U_Frame_Buffer/U_Frame_Buffer/mem_reg_0_1_cooolgate_en_gate_49_cooolDelFlop/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X42Y49  U_Frame_Buffer/mem_reg_mux_sel__14/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X42Y49  U_Frame_Buffer/mem_reg_mux_sel__46/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X2Y43   u_SCCB_core/U_btn_detector/counter_reg[13]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X2Y43   u_SCCB_core/U_btn_detector/counter_reg[14]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X2Y43   u_SCCB_core/U_btn_detector/counter_reg[15]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X2Y43   u_SCCB_core/U_btn_detector/counter_reg[16]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X14Y46  u_SCCB_core/U_tick_gen_/tick_reg/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X30Y55  U_Frame_Buffer/U_Frame_Buffer/mem_reg_0_1_cooolgate_en_gate_49_cooolDelFlop/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X56Y55  U_VGAController/U_Pix_Clk_gen/p_counter_reg[0]/C



