// Initial wiring: [0 1 2 3 4 5 8 6 7]
// Resulting wiring: [0 1 2 3 4 5 8 6 7]
OPENQASM 2.0;
include "qelib1.inc";
qreg q[9];
cx q[8], q[3];
cx q[3], q[2];
cx q[4], q[7];
