
--- /dev/null
+++ b/arch/mips/xburst/soc-t10/chip-t10/isvp/common/spi_bus.c
@@ -0,0 +1,370 @@
+#include <linux/platform_device.h>
+#include <linux/spi/spi.h>
+#include <linux/spi/spi_gpio.h>
+
+#include <mach/jzssi.h>
+#include "board_base.h"
+
+#ifdef CONFIG_SPI0_V12_JZ
+static struct spi_board_info jz_spi0_board_info[] = {
+	[0] = {
+		.modalias       = "spidev",
+		.bus_num        = 0,
+		.chip_select    = 0,
+		.max_speed_hz   = 1200000,
+	},
+};
+
+struct jz_spi_info spi0_info_cfg = {
+	.chnl = 0,
+	.bus_num = 0,
+	.max_clk = 54000000,
+	.num_chipselect = 2,
+};
+#endif
+
+#ifdef CONFIG_SPI1_V12_JZ
+static struct spi_board_info jz_spi1_board_info[] = {
+	[0] = {
+		.modalias       = "spidev",
+		.bus_num        = 1,
+		.chip_select    = 1,
+		.max_speed_hz   = 120000,
+	},
+};
+
+struct jz_spi_info spi1_info_cfg = {
+	.chnl = 1,
+	.bus_num = 1,
+	.max_clk = 54000000,
+	.num_chipselect = 2,
+};
+#endif
+
+#if defined(CONFIG_SPI_GPIO)
+static struct spi_gpio_platform_data jz4780_spi_gpio_data = {
+	.sck	= GPIO_SPI_SCK,
+	.mosi	= GPIO_SPI_MOSI,
+	.miso	= GPIO_SPI_MISO,
+	.num_chipselect	= 2,
+};
+
+static struct platform_device jz4780_spi_gpio_device = {
+	.name	= "spi_gpio",
+	.dev	= {
+		.platform_data = &jz4780_spi_gpio_data,
+	},
+};
+
+static struct spi_board_info jz_spi0_board_info[] = {
+	[0] = {
+		.modalias       = "spidev",
+		.bus_num	       = 0,
+		.chip_select    = 0,
+		.max_speed_hz   = 120000,
+	},
+};
+#endif
+
+struct spi_nor_block_info flash_block_info[] = {
+	{
+		.blocksize      = 64 * 1024,
+		.cmd_blockerase = 0xD8,
+		.be_maxbusy     = 1200,  /* 1.2s */
+	},
+
+	{
+		.blocksize      = 32 * 1024,
+		.cmd_blockerase = 0x52,
+		.be_maxbusy     = 1000,  /* 1s */
+	},
+};
+
+#ifdef CONFIG_SPI_QUAD
+struct spi_quad_mode  flash_quad_mode[] = {
+	{
+		.RDSR_CMD = CMD_RDSR_1,
+		.WRSR_CMD = CMD_WRSR_1,
+		.RDSR_DATE = 0x2,//the data is write the spi status register for QE bit
+		.RD_DATE_SIZE = 1,
+		.WRSR_DATE = 0x2,//this bit should be the flash QUAD mode enable
+		.WD_DATE_SIZE = 1,
+		.cmd_read = CMD_QUAD_READ,//
+		.sfc_mode = TRAN_SPI_QUAD,
+		.dummy_byte = 8,
+	},
+	{
+		.RDSR_CMD = CMD_RDSR,
+		.WRSR_CMD = CMD_WRSR,
+		.RDSR_DATE = 0x40,//the data is write the spi status register for QE bit
+		.RD_DATE_SIZE = 1,
+		.WRSR_DATE = 0x40,//this bit should be the flash QUAD mode enable
+		.WD_DATE_SIZE = 1,
+		.cmd_read = CMD_QUAD_IO_FAST_READ,
+		.sfc_mode = TRAN_SPI_IO_QUAD,
+	},
+	{
+		.RDSR_CMD = CMD_RDSR_1,
+		.WRSR_CMD = CMD_WRSR,
+		.RDSR_DATE = 0x20,//the data is write the spi status register for QE bit
+		.RD_DATE_SIZE = 1,
+		.WRSR_DATE = 0x200,//this bit should be the flash QUAD mode enable
+		.WD_DATE_SIZE = 2,
+		.cmd_read = CMD_QUAD_READ,
+		.sfc_mode = TRAN_SPI_QUAD,
+	},
+	{
+		.RDSR_CMD = CMD_RDSR,
+		.WRSR_CMD = CMD_WRSR,
+		.RDSR_DATE = 0x40,//the data is write the spi status register for QE bit
+		.RD_DATE_SIZE = 1,
+		.WRSR_DATE = 0x40,//this bit should be the flash QUAD mode enable
+		.WD_DATE_SIZE = 1,
+		.cmd_read = CMD_QUAD_READ,
+		.sfc_mode = TRAN_SPI_QUAD,
+	},
+
+};
+#endif
+
+struct spi_nor_platform_data spi_nor_pdata[] = {
+	{
+		.name           = "GD25LQ128C",
+		.pagesize       = 256,
+		.sectorsize     = 4 * 1024,
+		.chipsize       = 16384 * 1024,
+		.erasesize      = 32 * 1024,
+		.id             = 0xc86018,
+
+		.block_info     = flash_block_info,
+		.num_block_info = ARRAY_SIZE(flash_block_info),
+
+		.addrsize       = 3,
+		.pp_maxbusy     = 3,            /* 3ms */
+		.se_maxbusy     = 400,          /* 400ms */
+		.ce_maxbusy     = 8 * 10000,    /* 80s */
+
+		.st_regnum      = 3,
+#ifdef CONFIG_SPI_QUAD
+		.quad_mode = &flash_quad_mode[2],
+#endif
+	},
+	{
+		.name           = "EN25QH64",
+		.pagesize       = 256,
+		.sectorsize     = 4 * 1024,
+		.chipsize       = 8192 * 1024,
+		.erasesize      = 32 * 1024,
+		.id             = 0x1c7017,
+
+		.block_info     = flash_block_info,
+		.num_block_info = ARRAY_SIZE(flash_block_info),
+
+		.addrsize       = 3,
+		.pp_maxbusy     = 3,            /* 3ms */
+		.se_maxbusy     = 400,          /* 400ms */
+		.ce_maxbusy     = 8 * 10000,    /* 80s */
+
+		.st_regnum      = 3,
+#ifdef CONFIG_SPI_QUAD
+		.quad_mode = &flash_quad_mode[0],
+#endif
+	},
+	{
+		.name           = "GD25Q64C",
+		.pagesize       = 256,
+		.sectorsize     = 4 * 1024,
+		.chipsize       = 8192 * 1024,
+		.erasesize      = 32 * 1024,
+		.id             = 0xc84017,
+
+		.block_info     = flash_block_info,
+		.num_block_info = ARRAY_SIZE(flash_block_info),
+
+		.addrsize       = 3,
+		.pp_maxbusy     = 3,            /* 3ms */
+		.se_maxbusy     = 400,          /* 400ms */
+		.ce_maxbusy     = 8 * 10000,    /* 80s */
+
+		.st_regnum      = 3,
+#ifdef CONFIG_SPI_QUAD
+		.quad_mode = &flash_quad_mode[0],
+#endif
+	},
+	{
+		.name           = "GD25Q127C",
+		.pagesize       = 256,
+		.sectorsize     = 4 * 1024,
+		.chipsize       = 16384 * 1024,
+		.erasesize      = 32 * 1024,
+		.id             = 0xc84018,
+
+		.block_info     = flash_block_info,
+		.num_block_info = ARRAY_SIZE(flash_block_info),
+
+		.addrsize       = 3,
+		.pp_maxbusy     = 3,            /* 3ms */
+		.se_maxbusy     = 400,          /* 400ms */
+		.ce_maxbusy     = 8 * 10000,    /* 80s */
+
+		.st_regnum      = 3,
+#ifdef CONFIG_SPI_QUAD
+		.quad_mode = &flash_quad_mode[0],
+#endif
+	},
+	{
+		.name           = "IS25LP128",
+		.pagesize       = 256,
+		.sectorsize     = 4 * 1024,
+		.chipsize       = 16384 * 1024,
+		.erasesize      = 32 * 1024,
+		.id             = 0x9d6018,
+
+		.block_info     = flash_block_info,
+		.num_block_info = ARRAY_SIZE(flash_block_info),
+
+		.addrsize       = 3,
+		.pp_maxbusy     = 3,            /* 3ms */
+		.se_maxbusy     = 400,          /* 400ms */
+		.ce_maxbusy     = 8 * 10000,    /* 80s */
+
+		.st_regnum      = 3,
+#ifdef CONFIG_SPI_QUAD
+		.quad_mode = &flash_quad_mode[1],
+#endif
+	},
+	{
+		.name           = "MX25L12835F",
+		.pagesize       = 256,
+		.sectorsize     = 4 * 1024,
+		.chipsize       = 16384 * 1024,
+		.erasesize      = 32 * 1024,
+		.id             = 0xc22018,
+
+		.block_info     = flash_block_info,
+		.num_block_info = ARRAY_SIZE(flash_block_info),
+
+		.addrsize       = 3,
+		.pp_maxbusy     = 3,            /* 3ms */
+		.se_maxbusy     = 400,          /* 400ms */
+		.ce_maxbusy     = 8 * 10000,    /* 80s */
+
+		.st_regnum      = 3,
+#ifdef CONFIG_SPI_QUAD
+		.quad_mode = &flash_quad_mode[1],
+#endif
+	},
+	{
+		.name           = "MX25L6406F",
+		.pagesize       = 256,
+		.sectorsize     = 4 * 1024,
+		.chipsize       = 8192 * 1024,
+		.erasesize      = 32 * 1024,
+		.id             = 0xc22017,
+
+		.block_info     = flash_block_info,
+		.num_block_info = ARRAY_SIZE(flash_block_info),
+
+		.addrsize       = 3,
+		.pp_maxbusy     = 3,            /* 3ms */
+		.se_maxbusy     = 400,          /* 400ms */
+		.ce_maxbusy     = 8 * 10000,    /* 80s */
+
+		.st_regnum      = 3,
+#ifdef CONFIG_SPI_QUAD
+		.quad_mode = &flash_quad_mode[1],
+#endif
+	},
+	{
+		.name           = "WIN25Q128",
+		.pagesize       = 256,
+		.sectorsize     = 4 * 1024,
+		.chipsize       = 16384 * 1024,
+		.erasesize      = 32 * 1024,
+		.id             = 0xef4018,
+
+		.block_info     = flash_block_info,
+		.num_block_info = ARRAY_SIZE(flash_block_info),
+
+		.addrsize       = 3,
+		.pp_maxbusy     = 3,            /* 3ms */
+		.se_maxbusy     = 400,          /* 400ms */
+		.ce_maxbusy     = 8 * 10000,    /* 80s */
+
+		.st_regnum      = 3,
+#ifdef CONFIG_SPI_QUAD
+		.quad_mode = &flash_quad_mode[0],
+#endif
+	},
+	{
+		.name           = "W25Q64",
+		.pagesize       = 256,
+		.sectorsize     = 4 * 1024,
+		.chipsize       = 8192 * 1024,
+		.erasesize      = 32 * 1024,
+		.id             = 0xef4017,
+
+		.block_info     = flash_block_info,
+		.num_block_info = ARRAY_SIZE(flash_block_info),
+
+		.addrsize       = 3,
+		.pp_maxbusy     = 3,            /* 3ms */
+		.se_maxbusy     = 400,          /* 400ms */
+		.ce_maxbusy     = 8 * 10000,    /* 80s */
+
+		.st_regnum      = 3,
+#ifdef CONFIG_SPI_QUAD
+		.quad_mode = &flash_quad_mode[0],
+#endif
+	},
+	{
+		.name           = "XT25F128A",
+		.pagesize       = 256,
+		.sectorsize     = 4 * 1024,
+		.chipsize       = 16384 * 1024,
+		.erasesize      = 32 * 1024,
+		.id             = 0x207018,
+
+		.block_info     = flash_block_info,
+		.num_block_info = ARRAY_SIZE(flash_block_info),
+
+		.addrsize       = 3,
+		.pp_maxbusy     = 3,            /* 4ms */
+		.se_maxbusy     = 400,          /* 400ms */
+		.ce_maxbusy     = 8 * 10000,    /* 80s */
+
+		.st_regnum      = 3,
+#ifdef CONFIG_SPI_QUAD
+		.quad_mode = &flash_quad_mode[1],
+#endif
+	},
+	{
+		.name           = "FM25Q64A",
+		.pagesize       = 256,
+		.sectorsize     = 4 * 1024,
+		.chipsize       = 8192 * 1024,
+		.erasesize      = 32 * 1024,
+		.id             = 0xF83217,
+
+		.block_info     = flash_block_info,
+		.num_block_info = ARRAY_SIZE(flash_block_info),
+
+		.addrsize       = 3,
+		.pp_maxbusy     = 3,            /* 3ms */
+		.se_maxbusy     = 400,          /* 400ms */
+		.ce_maxbusy     = 8 * 10000,    /* 80s */
+
+		.st_regnum      = 3,
+#ifdef CONFIG_SPI_QUAD
+		.quad_mode = &flash_quad_mode[0],
+#endif
+	},
+};
+
+struct jz_sfc_info sfc_info_cfg = {
+	.chnl = 0,
+	.bus_num = 0,
+	.num_chipselect = 1,
+	.board_info = spi_nor_pdata,
+	.board_info_size = ARRAY_SIZE(spi_nor_pdata),
+};
