{"vcs1":{"timestamp_begin":1745912397.290580297, "rt":0.86, "ut":0.14, "st":0.05}}
{"vcselab":{"timestamp_begin":1745912398.220859032, "rt":0.52, "ut":0.16, "st":0.03}}
{"link":{"timestamp_begin":1745912398.807132759, "rt":0.44, "ut":0.11, "st":0.07}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1745912397.038303291}
{"VCS_COMP_START_TIME": 1745912397.038303291}
{"VCS_COMP_END_TIME": 1745912399.372785253}
{"VCS_USER_OPTIONS": "-sverilog tproj.sv"}
{"vcs1": {"peak_mem": 261836}}
{"vcselab": {"peak_mem": 140052}}
