{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1619291552764 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1619291552765 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Apr 24 14:12:32 2021 " "Processing started: Sat Apr 24 14:12:32 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1619291552765 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619291552765 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off labpractice -c labpractice " "Command: quartus_map --read_settings_files=on --write_settings_files=off labpractice -c labpractice" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619291552765 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1619291553877 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1619291553878 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "addsub754_jj.sv 2 2 " "Found 2 design units, including 2 entities, in source file addsub754_jj.sv" { { "Info" "ISGN_ENTITY_NAME" "1 addsub754_JJ " "Found entity 1: addsub754_JJ" {  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619291563013 ""} { "Info" "ISGN_ENTITY_NAME" "2 test_bench " "Found entity 2: test_bench" {  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 399 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619291563013 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619291563013 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "clk addsub754_JJ.sv(406) " "Verilog HDL Implicit Net warning at addsub754_JJ.sv(406): created implicit net for \"clk\"" {  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 406 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1619291563013 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "addsub754_JJ " "Elaborating entity \"addsub754_JJ\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1619291563042 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "sA addsub754_JJ.sv(8) " "Verilog HDL or VHDL warning at addsub754_JJ.sv(8): object \"sA\" assigned a value but never read" {  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 8 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1619291563043 "|addsub754_JJ"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "sB addsub754_JJ.sv(9) " "Verilog HDL or VHDL warning at addsub754_JJ.sv(9): object \"sB\" assigned a value but never read" {  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 9 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1619291563043 "|addsub754_JJ"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "result addsub754_JJ.sv(42) " "Verilog HDL Always Construct warning at addsub754_JJ.sv(42): inferring latch(es) for variable \"result\", which holds its previous value in one or more paths through the always construct" {  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 42 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1619291563048 "|addsub754_JJ"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "mantA addsub754_JJ.sv(42) " "Verilog HDL Always Construct warning at addsub754_JJ.sv(42): inferring latch(es) for variable \"mantA\", which holds its previous value in one or more paths through the always construct" {  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 42 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1619291563048 "|addsub754_JJ"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "mantB addsub754_JJ.sv(42) " "Verilog HDL Always Construct warning at addsub754_JJ.sv(42): inferring latch(es) for variable \"mantB\", which holds its previous value in one or more paths through the always construct" {  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 42 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1619291563048 "|addsub754_JJ"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "expA addsub754_JJ.sv(42) " "Verilog HDL Always Construct warning at addsub754_JJ.sv(42): inferring latch(es) for variable \"expA\", which holds its previous value in one or more paths through the always construct" {  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 42 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1619291563048 "|addsub754_JJ"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "expB addsub754_JJ.sv(42) " "Verilog HDL Always Construct warning at addsub754_JJ.sv(42): inferring latch(es) for variable \"expB\", which holds its previous value in one or more paths through the always construct" {  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 42 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1619291563048 "|addsub754_JJ"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "R addsub754_JJ.sv(42) " "Verilog HDL Always Construct warning at addsub754_JJ.sv(42): inferring latch(es) for variable \"R\", which holds its previous value in one or more paths through the always construct" {  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 42 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1619291563048 "|addsub754_JJ"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "OUT addsub754_JJ.sv(42) " "Verilog HDL Always Construct warning at addsub754_JJ.sv(42): inferring latch(es) for variable \"OUT\", which holds its previous value in one or more paths through the always construct" {  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 42 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1619291563048 "|addsub754_JJ"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "mayA addsub754_JJ.sv(42) " "Verilog HDL Always Construct warning at addsub754_JJ.sv(42): inferring latch(es) for variable \"mayA\", which holds its previous value in one or more paths through the always construct" {  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 42 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1619291563049 "|addsub754_JJ"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "diferencia addsub754_JJ.sv(42) " "Verilog HDL Always Construct warning at addsub754_JJ.sv(42): inferring latch(es) for variable \"diferencia\", which holds its previous value in one or more paths through the always construct" {  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 42 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1619291563049 "|addsub754_JJ"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "aux addsub754_JJ.sv(42) " "Verilog HDL Always Construct warning at addsub754_JJ.sv(42): inferring latch(es) for variable \"aux\", which holds its previous value in one or more paths through the always construct" {  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 42 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1619291563049 "|addsub754_JJ"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "ready addsub754_JJ.sv(42) " "Verilog HDL Always Construct warning at addsub754_JJ.sv(42): inferring latch(es) for variable \"ready\", which holds its previous value in one or more paths through the always construct" {  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 42 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1619291563049 "|addsub754_JJ"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "i addsub754_JJ.sv(42) " "Verilog HDL Always Construct warning at addsub754_JJ.sv(42): inferring latch(es) for variable \"i\", which holds its previous value in one or more paths through the always construct" {  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 42 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1619291563049 "|addsub754_JJ"}
{ "Error" "EVRFX_SV_NON_COMB_IN_ALWAYS_COMB" "addsub754_JJ.sv(42) " "SystemVerilog RTL Coding error at addsub754_JJ.sv(42): always_comb construct does not infer purely combinational logic." {  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 42 0 0 } }  } 0 10166 "SystemVerilog RTL Coding error at %1!s!: always_comb construct does not infer purely combinational logic." 0 0 "Analysis & Synthesis" 0 -1 1619291563049 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ready addsub754_JJ.sv(42) " "Inferred latch for \"ready\" at addsub754_JJ.sv(42)" {  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619291563054 "|addsub754_JJ"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aux\[0\] addsub754_JJ.sv(42) " "Inferred latch for \"aux\[0\]\" at addsub754_JJ.sv(42)" {  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619291563055 "|addsub754_JJ"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aux\[1\] addsub754_JJ.sv(42) " "Inferred latch for \"aux\[1\]\" at addsub754_JJ.sv(42)" {  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619291563055 "|addsub754_JJ"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aux\[2\] addsub754_JJ.sv(42) " "Inferred latch for \"aux\[2\]\" at addsub754_JJ.sv(42)" {  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619291563055 "|addsub754_JJ"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aux\[3\] addsub754_JJ.sv(42) " "Inferred latch for \"aux\[3\]\" at addsub754_JJ.sv(42)" {  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619291563055 "|addsub754_JJ"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aux\[4\] addsub754_JJ.sv(42) " "Inferred latch for \"aux\[4\]\" at addsub754_JJ.sv(42)" {  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619291563055 "|addsub754_JJ"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aux\[5\] addsub754_JJ.sv(42) " "Inferred latch for \"aux\[5\]\" at addsub754_JJ.sv(42)" {  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619291563055 "|addsub754_JJ"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aux\[6\] addsub754_JJ.sv(42) " "Inferred latch for \"aux\[6\]\" at addsub754_JJ.sv(42)" {  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619291563055 "|addsub754_JJ"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aux\[7\] addsub754_JJ.sv(42) " "Inferred latch for \"aux\[7\]\" at addsub754_JJ.sv(42)" {  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619291563055 "|addsub754_JJ"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aux\[8\] addsub754_JJ.sv(42) " "Inferred latch for \"aux\[8\]\" at addsub754_JJ.sv(42)" {  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619291563055 "|addsub754_JJ"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aux\[9\] addsub754_JJ.sv(42) " "Inferred latch for \"aux\[9\]\" at addsub754_JJ.sv(42)" {  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619291563055 "|addsub754_JJ"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aux\[10\] addsub754_JJ.sv(42) " "Inferred latch for \"aux\[10\]\" at addsub754_JJ.sv(42)" {  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619291563055 "|addsub754_JJ"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aux\[11\] addsub754_JJ.sv(42) " "Inferred latch for \"aux\[11\]\" at addsub754_JJ.sv(42)" {  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619291563055 "|addsub754_JJ"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aux\[12\] addsub754_JJ.sv(42) " "Inferred latch for \"aux\[12\]\" at addsub754_JJ.sv(42)" {  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619291563055 "|addsub754_JJ"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aux\[13\] addsub754_JJ.sv(42) " "Inferred latch for \"aux\[13\]\" at addsub754_JJ.sv(42)" {  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619291563055 "|addsub754_JJ"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aux\[14\] addsub754_JJ.sv(42) " "Inferred latch for \"aux\[14\]\" at addsub754_JJ.sv(42)" {  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619291563055 "|addsub754_JJ"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aux\[15\] addsub754_JJ.sv(42) " "Inferred latch for \"aux\[15\]\" at addsub754_JJ.sv(42)" {  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619291563056 "|addsub754_JJ"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aux\[16\] addsub754_JJ.sv(42) " "Inferred latch for \"aux\[16\]\" at addsub754_JJ.sv(42)" {  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619291563056 "|addsub754_JJ"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aux\[17\] addsub754_JJ.sv(42) " "Inferred latch for \"aux\[17\]\" at addsub754_JJ.sv(42)" {  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619291563056 "|addsub754_JJ"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aux\[18\] addsub754_JJ.sv(42) " "Inferred latch for \"aux\[18\]\" at addsub754_JJ.sv(42)" {  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619291563056 "|addsub754_JJ"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aux\[19\] addsub754_JJ.sv(42) " "Inferred latch for \"aux\[19\]\" at addsub754_JJ.sv(42)" {  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619291563056 "|addsub754_JJ"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aux\[20\] addsub754_JJ.sv(42) " "Inferred latch for \"aux\[20\]\" at addsub754_JJ.sv(42)" {  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619291563056 "|addsub754_JJ"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aux\[21\] addsub754_JJ.sv(42) " "Inferred latch for \"aux\[21\]\" at addsub754_JJ.sv(42)" {  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619291563056 "|addsub754_JJ"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aux\[22\] addsub754_JJ.sv(42) " "Inferred latch for \"aux\[22\]\" at addsub754_JJ.sv(42)" {  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619291563056 "|addsub754_JJ"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aux\[23\] addsub754_JJ.sv(42) " "Inferred latch for \"aux\[23\]\" at addsub754_JJ.sv(42)" {  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619291563056 "|addsub754_JJ"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "diferencia\[0\] addsub754_JJ.sv(42) " "Inferred latch for \"diferencia\[0\]\" at addsub754_JJ.sv(42)" {  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619291563056 "|addsub754_JJ"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "diferencia\[1\] addsub754_JJ.sv(42) " "Inferred latch for \"diferencia\[1\]\" at addsub754_JJ.sv(42)" {  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619291563056 "|addsub754_JJ"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "diferencia\[2\] addsub754_JJ.sv(42) " "Inferred latch for \"diferencia\[2\]\" at addsub754_JJ.sv(42)" {  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619291563056 "|addsub754_JJ"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "diferencia\[3\] addsub754_JJ.sv(42) " "Inferred latch for \"diferencia\[3\]\" at addsub754_JJ.sv(42)" {  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619291563056 "|addsub754_JJ"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "diferencia\[4\] addsub754_JJ.sv(42) " "Inferred latch for \"diferencia\[4\]\" at addsub754_JJ.sv(42)" {  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619291563056 "|addsub754_JJ"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "diferencia\[5\] addsub754_JJ.sv(42) " "Inferred latch for \"diferencia\[5\]\" at addsub754_JJ.sv(42)" {  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619291563056 "|addsub754_JJ"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "diferencia\[6\] addsub754_JJ.sv(42) " "Inferred latch for \"diferencia\[6\]\" at addsub754_JJ.sv(42)" {  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619291563056 "|addsub754_JJ"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "diferencia\[7\] addsub754_JJ.sv(42) " "Inferred latch for \"diferencia\[7\]\" at addsub754_JJ.sv(42)" {  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619291563056 "|addsub754_JJ"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mayA addsub754_JJ.sv(42) " "Inferred latch for \"mayA\" at addsub754_JJ.sv(42)" {  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619291563056 "|addsub754_JJ"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OUT\[0\] addsub754_JJ.sv(42) " "Inferred latch for \"OUT\[0\]\" at addsub754_JJ.sv(42)" {  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619291563057 "|addsub754_JJ"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OUT\[1\] addsub754_JJ.sv(42) " "Inferred latch for \"OUT\[1\]\" at addsub754_JJ.sv(42)" {  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619291563057 "|addsub754_JJ"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OUT\[2\] addsub754_JJ.sv(42) " "Inferred latch for \"OUT\[2\]\" at addsub754_JJ.sv(42)" {  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619291563057 "|addsub754_JJ"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OUT\[3\] addsub754_JJ.sv(42) " "Inferred latch for \"OUT\[3\]\" at addsub754_JJ.sv(42)" {  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619291563057 "|addsub754_JJ"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OUT\[4\] addsub754_JJ.sv(42) " "Inferred latch for \"OUT\[4\]\" at addsub754_JJ.sv(42)" {  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619291563057 "|addsub754_JJ"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OUT\[5\] addsub754_JJ.sv(42) " "Inferred latch for \"OUT\[5\]\" at addsub754_JJ.sv(42)" {  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619291563057 "|addsub754_JJ"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OUT\[6\] addsub754_JJ.sv(42) " "Inferred latch for \"OUT\[6\]\" at addsub754_JJ.sv(42)" {  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619291563057 "|addsub754_JJ"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OUT\[7\] addsub754_JJ.sv(42) " "Inferred latch for \"OUT\[7\]\" at addsub754_JJ.sv(42)" {  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619291563057 "|addsub754_JJ"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R\[0\] addsub754_JJ.sv(42) " "Inferred latch for \"R\[0\]\" at addsub754_JJ.sv(42)" {  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619291563057 "|addsub754_JJ"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R\[1\] addsub754_JJ.sv(42) " "Inferred latch for \"R\[1\]\" at addsub754_JJ.sv(42)" {  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619291563057 "|addsub754_JJ"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R\[2\] addsub754_JJ.sv(42) " "Inferred latch for \"R\[2\]\" at addsub754_JJ.sv(42)" {  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619291563057 "|addsub754_JJ"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R\[3\] addsub754_JJ.sv(42) " "Inferred latch for \"R\[3\]\" at addsub754_JJ.sv(42)" {  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619291563057 "|addsub754_JJ"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R\[4\] addsub754_JJ.sv(42) " "Inferred latch for \"R\[4\]\" at addsub754_JJ.sv(42)" {  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619291563057 "|addsub754_JJ"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R\[5\] addsub754_JJ.sv(42) " "Inferred latch for \"R\[5\]\" at addsub754_JJ.sv(42)" {  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619291563057 "|addsub754_JJ"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R\[6\] addsub754_JJ.sv(42) " "Inferred latch for \"R\[6\]\" at addsub754_JJ.sv(42)" {  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619291563058 "|addsub754_JJ"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R\[7\] addsub754_JJ.sv(42) " "Inferred latch for \"R\[7\]\" at addsub754_JJ.sv(42)" {  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619291563058 "|addsub754_JJ"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R\[8\] addsub754_JJ.sv(42) " "Inferred latch for \"R\[8\]\" at addsub754_JJ.sv(42)" {  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619291563058 "|addsub754_JJ"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R\[9\] addsub754_JJ.sv(42) " "Inferred latch for \"R\[9\]\" at addsub754_JJ.sv(42)" {  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619291563058 "|addsub754_JJ"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R\[10\] addsub754_JJ.sv(42) " "Inferred latch for \"R\[10\]\" at addsub754_JJ.sv(42)" {  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619291563058 "|addsub754_JJ"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R\[11\] addsub754_JJ.sv(42) " "Inferred latch for \"R\[11\]\" at addsub754_JJ.sv(42)" {  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619291563058 "|addsub754_JJ"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R\[12\] addsub754_JJ.sv(42) " "Inferred latch for \"R\[12\]\" at addsub754_JJ.sv(42)" {  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619291563058 "|addsub754_JJ"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R\[13\] addsub754_JJ.sv(42) " "Inferred latch for \"R\[13\]\" at addsub754_JJ.sv(42)" {  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619291563058 "|addsub754_JJ"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R\[14\] addsub754_JJ.sv(42) " "Inferred latch for \"R\[14\]\" at addsub754_JJ.sv(42)" {  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619291563058 "|addsub754_JJ"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R\[15\] addsub754_JJ.sv(42) " "Inferred latch for \"R\[15\]\" at addsub754_JJ.sv(42)" {  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619291563058 "|addsub754_JJ"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R\[16\] addsub754_JJ.sv(42) " "Inferred latch for \"R\[16\]\" at addsub754_JJ.sv(42)" {  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619291563058 "|addsub754_JJ"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R\[17\] addsub754_JJ.sv(42) " "Inferred latch for \"R\[17\]\" at addsub754_JJ.sv(42)" {  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619291563059 "|addsub754_JJ"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R\[18\] addsub754_JJ.sv(42) " "Inferred latch for \"R\[18\]\" at addsub754_JJ.sv(42)" {  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619291563059 "|addsub754_JJ"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R\[19\] addsub754_JJ.sv(42) " "Inferred latch for \"R\[19\]\" at addsub754_JJ.sv(42)" {  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619291563059 "|addsub754_JJ"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R\[20\] addsub754_JJ.sv(42) " "Inferred latch for \"R\[20\]\" at addsub754_JJ.sv(42)" {  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619291563059 "|addsub754_JJ"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R\[21\] addsub754_JJ.sv(42) " "Inferred latch for \"R\[21\]\" at addsub754_JJ.sv(42)" {  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619291563059 "|addsub754_JJ"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R\[22\] addsub754_JJ.sv(42) " "Inferred latch for \"R\[22\]\" at addsub754_JJ.sv(42)" {  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619291563059 "|addsub754_JJ"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R\[23\] addsub754_JJ.sv(42) " "Inferred latch for \"R\[23\]\" at addsub754_JJ.sv(42)" {  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619291563059 "|addsub754_JJ"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R\[24\] addsub754_JJ.sv(42) " "Inferred latch for \"R\[24\]\" at addsub754_JJ.sv(42)" {  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619291563059 "|addsub754_JJ"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R\[25\] addsub754_JJ.sv(42) " "Inferred latch for \"R\[25\]\" at addsub754_JJ.sv(42)" {  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619291563059 "|addsub754_JJ"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R\[26\] addsub754_JJ.sv(42) " "Inferred latch for \"R\[26\]\" at addsub754_JJ.sv(42)" {  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619291563059 "|addsub754_JJ"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R\[27\] addsub754_JJ.sv(42) " "Inferred latch for \"R\[27\]\" at addsub754_JJ.sv(42)" {  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619291563059 "|addsub754_JJ"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R\[28\] addsub754_JJ.sv(42) " "Inferred latch for \"R\[28\]\" at addsub754_JJ.sv(42)" {  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619291563059 "|addsub754_JJ"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R\[29\] addsub754_JJ.sv(42) " "Inferred latch for \"R\[29\]\" at addsub754_JJ.sv(42)" {  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619291563060 "|addsub754_JJ"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R\[30\] addsub754_JJ.sv(42) " "Inferred latch for \"R\[30\]\" at addsub754_JJ.sv(42)" {  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619291563060 "|addsub754_JJ"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R\[31\] addsub754_JJ.sv(42) " "Inferred latch for \"R\[31\]\" at addsub754_JJ.sv(42)" {  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619291563060 "|addsub754_JJ"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "expB\[0\] addsub754_JJ.sv(42) " "Inferred latch for \"expB\[0\]\" at addsub754_JJ.sv(42)" {  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619291563060 "|addsub754_JJ"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "expB\[1\] addsub754_JJ.sv(42) " "Inferred latch for \"expB\[1\]\" at addsub754_JJ.sv(42)" {  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619291563060 "|addsub754_JJ"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "expB\[2\] addsub754_JJ.sv(42) " "Inferred latch for \"expB\[2\]\" at addsub754_JJ.sv(42)" {  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619291563060 "|addsub754_JJ"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "expB\[3\] addsub754_JJ.sv(42) " "Inferred latch for \"expB\[3\]\" at addsub754_JJ.sv(42)" {  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619291563060 "|addsub754_JJ"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "expB\[4\] addsub754_JJ.sv(42) " "Inferred latch for \"expB\[4\]\" at addsub754_JJ.sv(42)" {  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619291563060 "|addsub754_JJ"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "expB\[5\] addsub754_JJ.sv(42) " "Inferred latch for \"expB\[5\]\" at addsub754_JJ.sv(42)" {  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619291563060 "|addsub754_JJ"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "expB\[6\] addsub754_JJ.sv(42) " "Inferred latch for \"expB\[6\]\" at addsub754_JJ.sv(42)" {  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619291563060 "|addsub754_JJ"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "expB\[7\] addsub754_JJ.sv(42) " "Inferred latch for \"expB\[7\]\" at addsub754_JJ.sv(42)" {  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619291563060 "|addsub754_JJ"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "expA\[0\] addsub754_JJ.sv(42) " "Inferred latch for \"expA\[0\]\" at addsub754_JJ.sv(42)" {  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619291563060 "|addsub754_JJ"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "expA\[1\] addsub754_JJ.sv(42) " "Inferred latch for \"expA\[1\]\" at addsub754_JJ.sv(42)" {  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619291563060 "|addsub754_JJ"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "expA\[2\] addsub754_JJ.sv(42) " "Inferred latch for \"expA\[2\]\" at addsub754_JJ.sv(42)" {  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619291563061 "|addsub754_JJ"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "expA\[3\] addsub754_JJ.sv(42) " "Inferred latch for \"expA\[3\]\" at addsub754_JJ.sv(42)" {  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619291563061 "|addsub754_JJ"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "expA\[4\] addsub754_JJ.sv(42) " "Inferred latch for \"expA\[4\]\" at addsub754_JJ.sv(42)" {  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619291563061 "|addsub754_JJ"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "expA\[5\] addsub754_JJ.sv(42) " "Inferred latch for \"expA\[5\]\" at addsub754_JJ.sv(42)" {  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619291563061 "|addsub754_JJ"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "expA\[6\] addsub754_JJ.sv(42) " "Inferred latch for \"expA\[6\]\" at addsub754_JJ.sv(42)" {  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619291563061 "|addsub754_JJ"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "expA\[7\] addsub754_JJ.sv(42) " "Inferred latch for \"expA\[7\]\" at addsub754_JJ.sv(42)" {  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619291563061 "|addsub754_JJ"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mantB\[0\] addsub754_JJ.sv(42) " "Inferred latch for \"mantB\[0\]\" at addsub754_JJ.sv(42)" {  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619291563061 "|addsub754_JJ"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mantB\[1\] addsub754_JJ.sv(42) " "Inferred latch for \"mantB\[1\]\" at addsub754_JJ.sv(42)" {  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619291563061 "|addsub754_JJ"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mantB\[2\] addsub754_JJ.sv(42) " "Inferred latch for \"mantB\[2\]\" at addsub754_JJ.sv(42)" {  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619291563061 "|addsub754_JJ"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mantB\[3\] addsub754_JJ.sv(42) " "Inferred latch for \"mantB\[3\]\" at addsub754_JJ.sv(42)" {  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619291563061 "|addsub754_JJ"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mantB\[4\] addsub754_JJ.sv(42) " "Inferred latch for \"mantB\[4\]\" at addsub754_JJ.sv(42)" {  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619291563061 "|addsub754_JJ"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mantB\[5\] addsub754_JJ.sv(42) " "Inferred latch for \"mantB\[5\]\" at addsub754_JJ.sv(42)" {  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619291563061 "|addsub754_JJ"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mantB\[6\] addsub754_JJ.sv(42) " "Inferred latch for \"mantB\[6\]\" at addsub754_JJ.sv(42)" {  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619291563061 "|addsub754_JJ"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mantB\[7\] addsub754_JJ.sv(42) " "Inferred latch for \"mantB\[7\]\" at addsub754_JJ.sv(42)" {  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619291563061 "|addsub754_JJ"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mantB\[8\] addsub754_JJ.sv(42) " "Inferred latch for \"mantB\[8\]\" at addsub754_JJ.sv(42)" {  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619291563061 "|addsub754_JJ"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mantB\[9\] addsub754_JJ.sv(42) " "Inferred latch for \"mantB\[9\]\" at addsub754_JJ.sv(42)" {  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619291563061 "|addsub754_JJ"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mantB\[10\] addsub754_JJ.sv(42) " "Inferred latch for \"mantB\[10\]\" at addsub754_JJ.sv(42)" {  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619291563061 "|addsub754_JJ"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mantB\[11\] addsub754_JJ.sv(42) " "Inferred latch for \"mantB\[11\]\" at addsub754_JJ.sv(42)" {  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619291563061 "|addsub754_JJ"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mantB\[12\] addsub754_JJ.sv(42) " "Inferred latch for \"mantB\[12\]\" at addsub754_JJ.sv(42)" {  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619291563062 "|addsub754_JJ"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mantB\[13\] addsub754_JJ.sv(42) " "Inferred latch for \"mantB\[13\]\" at addsub754_JJ.sv(42)" {  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619291563062 "|addsub754_JJ"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mantB\[14\] addsub754_JJ.sv(42) " "Inferred latch for \"mantB\[14\]\" at addsub754_JJ.sv(42)" {  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619291563062 "|addsub754_JJ"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mantB\[15\] addsub754_JJ.sv(42) " "Inferred latch for \"mantB\[15\]\" at addsub754_JJ.sv(42)" {  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619291563062 "|addsub754_JJ"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mantB\[16\] addsub754_JJ.sv(42) " "Inferred latch for \"mantB\[16\]\" at addsub754_JJ.sv(42)" {  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619291563062 "|addsub754_JJ"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mantB\[17\] addsub754_JJ.sv(42) " "Inferred latch for \"mantB\[17\]\" at addsub754_JJ.sv(42)" {  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619291563062 "|addsub754_JJ"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mantB\[18\] addsub754_JJ.sv(42) " "Inferred latch for \"mantB\[18\]\" at addsub754_JJ.sv(42)" {  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619291563062 "|addsub754_JJ"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mantB\[19\] addsub754_JJ.sv(42) " "Inferred latch for \"mantB\[19\]\" at addsub754_JJ.sv(42)" {  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619291563062 "|addsub754_JJ"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mantB\[20\] addsub754_JJ.sv(42) " "Inferred latch for \"mantB\[20\]\" at addsub754_JJ.sv(42)" {  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619291563062 "|addsub754_JJ"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mantB\[21\] addsub754_JJ.sv(42) " "Inferred latch for \"mantB\[21\]\" at addsub754_JJ.sv(42)" {  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619291563062 "|addsub754_JJ"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mantB\[22\] addsub754_JJ.sv(42) " "Inferred latch for \"mantB\[22\]\" at addsub754_JJ.sv(42)" {  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619291563062 "|addsub754_JJ"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mantB\[23\] addsub754_JJ.sv(42) " "Inferred latch for \"mantB\[23\]\" at addsub754_JJ.sv(42)" {  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619291563062 "|addsub754_JJ"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mantA\[0\] addsub754_JJ.sv(42) " "Inferred latch for \"mantA\[0\]\" at addsub754_JJ.sv(42)" {  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619291563062 "|addsub754_JJ"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mantA\[1\] addsub754_JJ.sv(42) " "Inferred latch for \"mantA\[1\]\" at addsub754_JJ.sv(42)" {  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619291563062 "|addsub754_JJ"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mantA\[2\] addsub754_JJ.sv(42) " "Inferred latch for \"mantA\[2\]\" at addsub754_JJ.sv(42)" {  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619291563062 "|addsub754_JJ"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mantA\[3\] addsub754_JJ.sv(42) " "Inferred latch for \"mantA\[3\]\" at addsub754_JJ.sv(42)" {  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619291563062 "|addsub754_JJ"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mantA\[4\] addsub754_JJ.sv(42) " "Inferred latch for \"mantA\[4\]\" at addsub754_JJ.sv(42)" {  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619291563062 "|addsub754_JJ"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mantA\[5\] addsub754_JJ.sv(42) " "Inferred latch for \"mantA\[5\]\" at addsub754_JJ.sv(42)" {  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619291563062 "|addsub754_JJ"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mantA\[6\] addsub754_JJ.sv(42) " "Inferred latch for \"mantA\[6\]\" at addsub754_JJ.sv(42)" {  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619291563062 "|addsub754_JJ"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mantA\[7\] addsub754_JJ.sv(42) " "Inferred latch for \"mantA\[7\]\" at addsub754_JJ.sv(42)" {  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619291563062 "|addsub754_JJ"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mantA\[8\] addsub754_JJ.sv(42) " "Inferred latch for \"mantA\[8\]\" at addsub754_JJ.sv(42)" {  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619291563063 "|addsub754_JJ"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mantA\[9\] addsub754_JJ.sv(42) " "Inferred latch for \"mantA\[9\]\" at addsub754_JJ.sv(42)" {  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619291563063 "|addsub754_JJ"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mantA\[10\] addsub754_JJ.sv(42) " "Inferred latch for \"mantA\[10\]\" at addsub754_JJ.sv(42)" {  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619291563063 "|addsub754_JJ"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mantA\[11\] addsub754_JJ.sv(42) " "Inferred latch for \"mantA\[11\]\" at addsub754_JJ.sv(42)" {  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619291563063 "|addsub754_JJ"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mantA\[12\] addsub754_JJ.sv(42) " "Inferred latch for \"mantA\[12\]\" at addsub754_JJ.sv(42)" {  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619291563063 "|addsub754_JJ"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mantA\[13\] addsub754_JJ.sv(42) " "Inferred latch for \"mantA\[13\]\" at addsub754_JJ.sv(42)" {  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619291563063 "|addsub754_JJ"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mantA\[14\] addsub754_JJ.sv(42) " "Inferred latch for \"mantA\[14\]\" at addsub754_JJ.sv(42)" {  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619291563063 "|addsub754_JJ"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mantA\[15\] addsub754_JJ.sv(42) " "Inferred latch for \"mantA\[15\]\" at addsub754_JJ.sv(42)" {  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619291563063 "|addsub754_JJ"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mantA\[16\] addsub754_JJ.sv(42) " "Inferred latch for \"mantA\[16\]\" at addsub754_JJ.sv(42)" {  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619291563063 "|addsub754_JJ"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mantA\[17\] addsub754_JJ.sv(42) " "Inferred latch for \"mantA\[17\]\" at addsub754_JJ.sv(42)" {  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619291563063 "|addsub754_JJ"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mantA\[18\] addsub754_JJ.sv(42) " "Inferred latch for \"mantA\[18\]\" at addsub754_JJ.sv(42)" {  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619291563063 "|addsub754_JJ"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mantA\[19\] addsub754_JJ.sv(42) " "Inferred latch for \"mantA\[19\]\" at addsub754_JJ.sv(42)" {  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619291563063 "|addsub754_JJ"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mantA\[20\] addsub754_JJ.sv(42) " "Inferred latch for \"mantA\[20\]\" at addsub754_JJ.sv(42)" {  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619291563063 "|addsub754_JJ"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mantA\[21\] addsub754_JJ.sv(42) " "Inferred latch for \"mantA\[21\]\" at addsub754_JJ.sv(42)" {  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619291563063 "|addsub754_JJ"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mantA\[22\] addsub754_JJ.sv(42) " "Inferred latch for \"mantA\[22\]\" at addsub754_JJ.sv(42)" {  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619291563063 "|addsub754_JJ"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mantA\[23\] addsub754_JJ.sv(42) " "Inferred latch for \"mantA\[23\]\" at addsub754_JJ.sv(42)" {  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619291563063 "|addsub754_JJ"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[0\] addsub754_JJ.sv(42) " "Inferred latch for \"result\[0\]\" at addsub754_JJ.sv(42)" {  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619291563063 "|addsub754_JJ"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[1\] addsub754_JJ.sv(42) " "Inferred latch for \"result\[1\]\" at addsub754_JJ.sv(42)" {  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619291563063 "|addsub754_JJ"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[2\] addsub754_JJ.sv(42) " "Inferred latch for \"result\[2\]\" at addsub754_JJ.sv(42)" {  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619291563063 "|addsub754_JJ"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[3\] addsub754_JJ.sv(42) " "Inferred latch for \"result\[3\]\" at addsub754_JJ.sv(42)" {  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619291563063 "|addsub754_JJ"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[4\] addsub754_JJ.sv(42) " "Inferred latch for \"result\[4\]\" at addsub754_JJ.sv(42)" {  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619291563063 "|addsub754_JJ"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[5\] addsub754_JJ.sv(42) " "Inferred latch for \"result\[5\]\" at addsub754_JJ.sv(42)" {  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619291563063 "|addsub754_JJ"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[6\] addsub754_JJ.sv(42) " "Inferred latch for \"result\[6\]\" at addsub754_JJ.sv(42)" {  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619291563063 "|addsub754_JJ"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[7\] addsub754_JJ.sv(42) " "Inferred latch for \"result\[7\]\" at addsub754_JJ.sv(42)" {  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619291563063 "|addsub754_JJ"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[8\] addsub754_JJ.sv(42) " "Inferred latch for \"result\[8\]\" at addsub754_JJ.sv(42)" {  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619291563063 "|addsub754_JJ"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[9\] addsub754_JJ.sv(42) " "Inferred latch for \"result\[9\]\" at addsub754_JJ.sv(42)" {  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619291563063 "|addsub754_JJ"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[10\] addsub754_JJ.sv(42) " "Inferred latch for \"result\[10\]\" at addsub754_JJ.sv(42)" {  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619291563063 "|addsub754_JJ"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[11\] addsub754_JJ.sv(42) " "Inferred latch for \"result\[11\]\" at addsub754_JJ.sv(42)" {  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619291563063 "|addsub754_JJ"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[12\] addsub754_JJ.sv(42) " "Inferred latch for \"result\[12\]\" at addsub754_JJ.sv(42)" {  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619291563065 "|addsub754_JJ"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[13\] addsub754_JJ.sv(42) " "Inferred latch for \"result\[13\]\" at addsub754_JJ.sv(42)" {  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619291563065 "|addsub754_JJ"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[14\] addsub754_JJ.sv(42) " "Inferred latch for \"result\[14\]\" at addsub754_JJ.sv(42)" {  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619291563065 "|addsub754_JJ"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[15\] addsub754_JJ.sv(42) " "Inferred latch for \"result\[15\]\" at addsub754_JJ.sv(42)" {  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619291563065 "|addsub754_JJ"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[16\] addsub754_JJ.sv(42) " "Inferred latch for \"result\[16\]\" at addsub754_JJ.sv(42)" {  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619291563065 "|addsub754_JJ"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[17\] addsub754_JJ.sv(42) " "Inferred latch for \"result\[17\]\" at addsub754_JJ.sv(42)" {  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619291563065 "|addsub754_JJ"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[18\] addsub754_JJ.sv(42) " "Inferred latch for \"result\[18\]\" at addsub754_JJ.sv(42)" {  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619291563065 "|addsub754_JJ"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[19\] addsub754_JJ.sv(42) " "Inferred latch for \"result\[19\]\" at addsub754_JJ.sv(42)" {  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619291563065 "|addsub754_JJ"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[20\] addsub754_JJ.sv(42) " "Inferred latch for \"result\[20\]\" at addsub754_JJ.sv(42)" {  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619291563065 "|addsub754_JJ"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[21\] addsub754_JJ.sv(42) " "Inferred latch for \"result\[21\]\" at addsub754_JJ.sv(42)" {  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619291563065 "|addsub754_JJ"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[22\] addsub754_JJ.sv(42) " "Inferred latch for \"result\[22\]\" at addsub754_JJ.sv(42)" {  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619291563065 "|addsub754_JJ"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[23\] addsub754_JJ.sv(42) " "Inferred latch for \"result\[23\]\" at addsub754_JJ.sv(42)" {  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619291563066 "|addsub754_JJ"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[24\] addsub754_JJ.sv(42) " "Inferred latch for \"result\[24\]\" at addsub754_JJ.sv(42)" {  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619291563066 "|addsub754_JJ"}
{ "Error" "ESGN_TOP_HIER_ELABORATION_FAILURE" "" "Can't elaborate top-level user hierarchy" {  } {  } 0 12153 "Can't elaborate top-level user hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1619291563076 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 16 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 2 errors, 16 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4705 " "Peak virtual memory: 4705 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1619291563148 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sat Apr 24 14:12:43 2021 " "Processing ended: Sat Apr 24 14:12:43 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1619291563148 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1619291563148 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:24 " "Total CPU time (on all processors): 00:00:24" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1619291563148 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1619291563148 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 4 s 16 s " "Quartus Prime Full Compilation was unsuccessful. 4 errors, 16 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1619291563977 ""}
