;  LST file generated by mikroListExporter - v.2.0 
; Date/Time: 24.10.2018. 14:12:00
;----------------------------------------------

;Address Opcode 	ASM
____SysVT:
0x0000	0xFFFC2003  	537133052
0x0004	0x1A850000  	6789
0x0008	0x1A3D0000  	6717
0x000C	0x1A3D0000  	6717
0x0010	0x1A3D0000  	6717
0x0014	0x1A3D0000  	6717
0x0018	0x1A3D0000  	6717
0x001C	0x1A3D0000  	6717
0x0020	0x1A3D0000  	6717
0x0024	0x1A3D0000  	6717
0x0028	0x1A3D0000  	6717
0x002C	0x1A3D0000  	6717
0x0030	0x1A3D0000  	6717
0x0034	0x1A3D0000  	6717
0x0038	0x1A3D0000  	6717
0x003C	0x1A3D0000  	6717
0x0040	0x1A3D0000  	6717
0x0044	0x1A3D0000  	6717
0x0048	0x1A3D0000  	6717
0x004C	0x1A3D0000  	6717
0x0050	0x1A3D0000  	6717
0x0054	0x1A3D0000  	6717
0x0058	0x1A3D0000  	6717
0x005C	0x1A3D0000  	6717
0x0060	0x1A3D0000  	6717
0x0064	0x1A3D0000  	6717
0x0068	0x1A3D0000  	6717
0x006C	0x1A3D0000  	6717
0x0070	0x1A3D0000  	6717
0x0074	0x1A3D0000  	6717
0x0078	0x1A3D0000  	6717
0x007C	0x1A3D0000  	6717
0x0080	0x1A3D0000  	6717
0x0084	0x1A3D0000  	6717
0x0088	0x1A3D0000  	6717
0x008C	0x1A3D0000  	6717
0x0090	0x1A3D0000  	6717
0x0094	0x1A3D0000  	6717
0x0098	0x1A3D0000  	6717
0x009C	0x1A3D0000  	6717
0x00A0	0x1A3D0000  	6717
0x00A4	0x1A3D0000  	6717
0x00A8	0x1A3D0000  	6717
0x00AC	0x1A3D0000  	6717
0x00B0	0x1A3D0000  	6717
0x00B4	0x1A3D0000  	6717
0x00B8	0x1A3D0000  	6717
0x00BC	0x1A3D0000  	6717
0x00C0	0x1A3D0000  	6717
0x00C4	0x1A3D0000  	6717
0x00C8	0x1A3D0000  	6717
0x00CC	0x1A3D0000  	6717
0x00D0	0x1A3D0000  	6717
0x00D4	0x1A3D0000  	6717
0x00D8	0x1A3D0000  	6717
0x00DC	0x1A3D0000  	6717
0x00E0	0x1A3D0000  	6717
0x00E4	0x1A3D0000  	6717
0x00E8	0x1A3D0000  	6717
0x00EC	0x1A3D0000  	6717
0x00F0	0x1A3D0000  	6717
0x00F4	0x1A3D0000  	6717
0x00F8	0x1A3D0000  	6717
0x00FC	0x1A3D0000  	6717
0x0100	0x1A3D0000  	6717
0x0104	0x1A3D0000  	6717
0x0108	0x1A3D0000  	6717
0x010C	0x1A3D0000  	6717
0x0110	0x1A3D0000  	6717
0x0114	0x1A3D0000  	6717
0x0118	0x1A3D0000  	6717
0x011C	0x1A3D0000  	6717
0x0120	0x1A3D0000  	6717
0x0124	0x1A3D0000  	6717
0x0128	0x1A3D0000  	6717
0x012C	0x1A3D0000  	6717
0x0130	0x1A3D0000  	6717
0x0134	0x1A3D0000  	6717
0x0138	0x1A3D0000  	6717
0x013C	0x1A3D0000  	6717
0x0140	0x1A3D0000  	6717
0x0144	0x1A3D0000  	6717
0x0148	0x1A3D0000  	6717
0x014C	0x1A3D0000  	6717
0x0150	0x1A3D0000  	6717
0x0154	0x1A3D0000  	6717
0x0158	0x1A3D0000  	6717
0x015C	0x1A3D0000  	6717
0x0160	0x1A3D0000  	6717
0x0164	0x1A3D0000  	6717
0x0168	0x1A3D0000  	6717
0x016C	0x1A3D0000  	6717
0x0170	0x1A3D0000  	6717
0x0174	0x1A3D0000  	6717
0x0178	0x1A3D0000  	6717
0x017C	0x1A3D0000  	6717
0x0180	0x1A3D0000  	6717
0x0184	0x1A3D0000  	6717
0x0188	0x1A3D0000  	6717
0x018C	0x1A3D0000  	6717
0x0190	0x1A3D0000  	6717
0x0194	0x1A3D0000  	6717
0x0198	0x1A3D0000  	6717
0x019C	0x1A3D0000  	6717
0x01A0	0x1A3D0000  	6717
0x01A4	0x1A3D0000  	6717
0x01A8	0x1A3D0000  	6717
0x01AC	0x1A3D0000  	6717
0x01B0	0x1A3D0000  	6717
0x01B4	0x1A3D0000  	6717
0x01B8	0x1A3D0000  	6717
0x01BC	0x1A3D0000  	6717
0x01C0	0x1A3D0000  	6717
0x01C4	0x1A3D0000  	6717
0x01C8	0x1A3D0000  	6717
0x01CC	0x1A3D0000  	6717
0x01D0	0x1A3D0000  	6717
0x01D4	0x1A3D0000  	6717
0x01D8	0x1A3D0000  	6717
0x01DC	0x1A3D0000  	6717
0x01E0	0x1A3D0000  	6717
0x01E4	0x1A3D0000  	6717
0x01E8	0x1A3D0000  	6717
0x01EC	0x1A3D0000  	6717
0x01F0	0x1A3D0000  	6717
0x01F4	0x1A3D0000  	6717
0x01F8	0x1A3D0000  	6717
0x01FC	0x1A3D0000  	6717
0x0200	0x1A3D0000  	6717
0x0204	0x1A3D0000  	6717
; end of ____SysVT
_main:
;Click_Slider2_TIVA.c, 65 :: 		void main()
0x1A84	0xF000F810  BL	6824
0x1A88	0xF7FFFFDC  BL	6724
0x1A8C	0xF000FA7A  BL	8068
0x1A90	0xF7FFFFEE  BL	6768
0x1A94	0xF000FA36  BL	7940
;Click_Slider2_TIVA.c, 67 :: 		systemInit();
0x1A98	0xF7FFFF8A  BL	_systemInit+0
;Click_Slider2_TIVA.c, 68 :: 		applicationInit();
0x1A9C	0xF7FFFF6C  BL	_applicationInit+0
;Click_Slider2_TIVA.c, 70 :: 		while (1)
L_main4:
;Click_Slider2_TIVA.c, 72 :: 		applicationTask();
0x1AA0	0xF7FFFF2A  BL	_applicationTask+0
;Click_Slider2_TIVA.c, 73 :: 		}
0x1AA4	0xE7FC    B	L_main4
;Click_Slider2_TIVA.c, 74 :: 		}
L_end_main:
L__main_end_loop:
0x1AA6	0xE7FE    B	L__main_end_loop
; end of _main
___CC2DW:
;__Lib_System_TIVA.c, 19 :: 		
0x194C	0xB081    SUB	SP, SP, #4
;__Lib_System_TIVA.c, 21 :: 		
L_loopDW:
;__Lib_System_TIVA.c, 22 :: 		
0x194E	0xF81C9B01  LDRB	R9, [R12], #1
;__Lib_System_TIVA.c, 23 :: 		
0x1952	0xF80B9B01  STRB	R9, [R11], #1
;__Lib_System_TIVA.c, 24 :: 		
0x1956	0xEBBB0F0A  CMP	R11, R10, LSL #0
;__Lib_System_TIVA.c, 25 :: 		
0x195A	0xD1F8    BNE	L_loopDW
;__Lib_System_TIVA.c, 27 :: 		
L_end___CC2DW:
0x195C	0xB001    ADD	SP, SP, #4
0x195E	0x4770    BX	LR
; end of ___CC2DW
___FillZeros:
;__Lib_System_TIVA.c, 62 :: 		
0x1A00	0xB081    SUB	SP, SP, #4
;__Lib_System_TIVA.c, 64 :: 		
0x1A02	0xF04F0900  MOV	R9, #0
;__Lib_System_TIVA.c, 65 :: 		
0x1A06	0xF04F0C00  MOV	R12, #0
;__Lib_System_TIVA.c, 66 :: 		
0x1A0A	0xEBBD0F0A  CMP	SP, R10, LSL #0
;__Lib_System_TIVA.c, 67 :: 		
0x1A0E	0xDC04    BGT	L_loopFZs
;__Lib_System_TIVA.c, 68 :: 		
0x1A10	0xEBBD0F0B  CMP	SP, R11, LSL #0
;__Lib_System_TIVA.c, 69 :: 		
0x1A14	0xDB01    BLT	L_loopFZs
;__Lib_System_TIVA.c, 70 :: 		
0x1A16	0x46D4    MOV	R12, R10
;__Lib_System_TIVA.c, 71 :: 		
0x1A18	0x46EA    MOV	R10, SP
;__Lib_System_TIVA.c, 72 :: 		
L_loopFZs:
;__Lib_System_TIVA.c, 73 :: 		
0x1A1A	0xF84B9B04  STR	R9, [R11], #4
;__Lib_System_TIVA.c, 74 :: 		
0x1A1E	0xEBBB0F0A  CMP	R11, R10, LSL #0
;__Lib_System_TIVA.c, 75 :: 		
0x1A22	0xD1FA    BNE	L_loopFZs
;__Lib_System_TIVA.c, 76 :: 		
0x1A24	0xEBBC0F0A  CMP	R12, R10, LSL #0
;__Lib_System_TIVA.c, 77 :: 		
0x1A28	0xDD05    BLE	L_norep
;__Lib_System_TIVA.c, 78 :: 		
0x1A2A	0x46E2    MOV	R10, R12
;__Lib_System_TIVA.c, 79 :: 		
0x1A2C	0xF8D9B000  LDR	R11, [R9, #0]
;__Lib_System_TIVA.c, 80 :: 		
0x1A30	0xF10B0B04  ADD	R11, R11, #4
;__Lib_System_TIVA.c, 81 :: 		
0x1A34	0xE7F1    B	L_loopFZs
;__Lib_System_TIVA.c, 82 :: 		
L_norep:
;__Lib_System_TIVA.c, 85 :: 		
L_end___FillZeros:
0x1A36	0xB001    ADD	SP, SP, #4
0x1A38	0x4770    BX	LR
; end of ___FillZeros
_systemInit:
;Click_Slider2_TIVA.c, 33 :: 		void systemInit()
0x19B0	0xB081    SUB	SP, SP, #4
0x19B2	0xF8CDE000  STR	LR, [SP, #0]
;Click_Slider2_TIVA.c, 35 :: 		mikrobus_gpioInit( _MIKROBUS1, _MIKROBUS_PWM_PIN, _GPIO_OUTPUT );
0x19B6	0x2200    MOVS	R2, #0
0x19B8	0x2106    MOVS	R1, #6
0x19BA	0x2000    MOVS	R0, #0
0x19BC	0xF7FFFF62  BL	_mikrobus_gpioInit+0
;Click_Slider2_TIVA.c, 36 :: 		mikrobus_gpioInit( _MIKROBUS1, _MIKROBUS_CS_PIN, _GPIO_OUTPUT );
0x19C0	0x2200    MOVS	R2, #0
0x19C2	0x2102    MOVS	R1, #2
0x19C4	0x2000    MOVS	R0, #0
0x19C6	0xF7FFFF5D  BL	_mikrobus_gpioInit+0
;Click_Slider2_TIVA.c, 37 :: 		mikrobus_logInit( _LOG_USBUART_A, 9600 );
0x19CA	0xF2425180  MOVW	R1, #9600
0x19CE	0x2020    MOVS	R0, #32
0x19D0	0xF7FFFF34  BL	_mikrobus_logInit+0
;Click_Slider2_TIVA.c, 38 :: 		mikrobus_logWrite("--- System Init ---", _LOG_LINE);
0x19D4	0x4809    LDR	R0, [PC, #36]
0x19D6	0x2102    MOVS	R1, #2
0x19D8	0xF7FFFEF8  BL	_mikrobus_logWrite+0
;Click_Slider2_TIVA.c, 39 :: 		Delay_ms( 100 );
0x19DC	0xF64007FE  MOVW	R7, #2302
0x19E0	0xF2C0073D  MOVT	R7, #61
0x19E4	0xBF00    NOP
0x19E6	0xBF00    NOP
L_systemInit0:
0x19E8	0x1E7F    SUBS	R7, R7, #1
0x19EA	0xD1FD    BNE	L_systemInit0
0x19EC	0xBF00    NOP
0x19EE	0xBF00    NOP
0x19F0	0xBF00    NOP
;Click_Slider2_TIVA.c, 40 :: 		}
L_end_systemInit:
0x19F2	0xF8DDE000  LDR	LR, [SP, #0]
0x19F6	0xB001    ADD	SP, SP, #4
0x19F8	0x4770    BX	LR
0x19FA	0xBF00    NOP
0x19FC	0x00002000  	?lstr1_Click_Slider2_TIVA+0
; end of _systemInit
_mikrobus_gpioInit:
;easymx_v7_TM4C129XNCZAD.c, 162 :: 		T_mikrobus_ret mikrobus_gpioInit(T_mikrobus_soc bus, T_mikrobus_pin pin, T_gpio_dir direction)
; direction start address is: 8 (R2)
; pin start address is: 4 (R1)
; bus start address is: 0 (R0)
0x1884	0xB081    SUB	SP, SP, #4
0x1886	0xF8CDE000  STR	LR, [SP, #0]
0x188A	0xFA5FFA81  UXTB	R10, R1
0x188E	0xFA5FFB82  UXTB	R11, R2
; direction end address is: 8 (R2)
; pin end address is: 4 (R1)
; bus end address is: 0 (R0)
; bus start address is: 0 (R0)
; pin start address is: 40 (R10)
; direction start address is: 44 (R11)
;easymx_v7_TM4C129XNCZAD.c, 164 :: 		switch( bus )
0x1892	0xE00F    B	L_mikrobus_gpioInit78
; bus end address is: 0 (R0)
;easymx_v7_TM4C129XNCZAD.c, 167 :: 		case _MIKROBUS1 : return _gpioInit_1(pin, direction);
L_mikrobus_gpioInit80:
0x1894	0xFA5FF18B  UXTB	R1, R11
; direction end address is: 44 (R11)
0x1898	0xFA5FF08A  UXTB	R0, R10
; pin end address is: 40 (R10)
0x189C	0xF7FFFB66  BL	easymx_v7_TM4C129XNCZAD__gpioInit_1+0
0x18A0	0xE00D    B	L_end_mikrobus_gpioInit
;easymx_v7_TM4C129XNCZAD.c, 170 :: 		case _MIKROBUS2 : return _gpioInit_2(pin, direction);
L_mikrobus_gpioInit81:
; direction start address is: 44 (R11)
; pin start address is: 40 (R10)
0x18A2	0xFA5FF18B  UXTB	R1, R11
; direction end address is: 44 (R11)
0x18A6	0xFA5FF08A  UXTB	R0, R10
; pin end address is: 40 (R10)
0x18AA	0xF7FFFC59  BL	easymx_v7_TM4C129XNCZAD__gpioInit_2+0
0x18AE	0xE006    B	L_end_mikrobus_gpioInit
;easymx_v7_TM4C129XNCZAD.c, 184 :: 		default : return _MIKROBUS_ERR_BUS;
L_mikrobus_gpioInit82:
0x18B0	0x2001    MOVS	R0, #1
0x18B2	0xE004    B	L_end_mikrobus_gpioInit
;easymx_v7_TM4C129XNCZAD.c, 185 :: 		}
L_mikrobus_gpioInit78:
; direction start address is: 44 (R11)
; pin start address is: 40 (R10)
; bus start address is: 0 (R0)
0x18B4	0x2800    CMP	R0, #0
0x18B6	0xD0ED    BEQ	L_mikrobus_gpioInit80
0x18B8	0x2801    CMP	R0, #1
0x18BA	0xD0F2    BEQ	L_mikrobus_gpioInit81
; bus end address is: 0 (R0)
; pin end address is: 40 (R10)
; direction end address is: 44 (R11)
0x18BC	0xE7F8    B	L_mikrobus_gpioInit82
;easymx_v7_TM4C129XNCZAD.c, 187 :: 		}
L_end_mikrobus_gpioInit:
0x18BE	0xF8DDE000  LDR	LR, [SP, #0]
0x18C2	0xB001    ADD	SP, SP, #4
0x18C4	0x4770    BX	LR
; end of _mikrobus_gpioInit
easymx_v7_TM4C129XNCZAD__gpioInit_1:
;__em_c129_gpio.c, 81 :: 		static T_mikrobus_ret _gpioInit_1(T_mikrobus_pin pin, T_gpio_dir dir)
; dir start address is: 4 (R1)
; pin start address is: 0 (R0)
0x0F6C	0xB081    SUB	SP, SP, #4
0x0F6E	0xF8CDE000  STR	LR, [SP, #0]
; dir end address is: 4 (R1)
; pin end address is: 0 (R0)
; pin start address is: 0 (R0)
; dir start address is: 4 (R1)
;__em_c129_gpio.c, 83 :: 		switch( pin )
0x0F72	0xE091    B	L_easymx_v7_TM4C129XNCZAD__gpioInit_10
; pin end address is: 0 (R0)
;__em_c129_gpio.c, 85 :: 		case _MIKROBUS_AN_PIN    : if(dir == _GPIO_INPUT) GPIO_Digital_Input(&GPIO_PORTE_AHB, _GPIO_PINMASK_4); else GPIO_Digital_Output(&GPIO_PORTE_AHB, _GPIO_PINMASK_4); break;
L_easymx_v7_TM4C129XNCZAD__gpioInit_12:
0x0F74	0x2901    CMP	R1, #1
0x0F76	0xD104    BNE	L_easymx_v7_TM4C129XNCZAD__gpioInit_13
; dir end address is: 4 (R1)
0x0F78	0x2110    MOVS	R1, #16
0x0F7A	0x485A    LDR	R0, [PC, #360]
0x0F7C	0xF7FFFF04  BL	_GPIO_Digital_Input+0
0x0F80	0xE003    B	L_easymx_v7_TM4C129XNCZAD__gpioInit_14
L_easymx_v7_TM4C129XNCZAD__gpioInit_13:
0x0F82	0x2110    MOVS	R1, #16
0x0F84	0x4857    LDR	R0, [PC, #348]
0x0F86	0xF7FFFEE9  BL	_GPIO_Digital_Output+0
L_easymx_v7_TM4C129XNCZAD__gpioInit_14:
0x0F8A	0xE0A5    B	L_easymx_v7_TM4C129XNCZAD__gpioInit_11
;__em_c129_gpio.c, 86 :: 		case _MIKROBUS_RST_PIN   : if(dir == _GPIO_INPUT) GPIO_Digital_Input(&GPIO_PORTE_AHB, _GPIO_PINMASK_0); else GPIO_Digital_Output(&GPIO_PORTE_AHB, _GPIO_PINMASK_0); break;
L_easymx_v7_TM4C129XNCZAD__gpioInit_15:
; dir start address is: 4 (R1)
0x0F8C	0x2901    CMP	R1, #1
0x0F8E	0xD104    BNE	L_easymx_v7_TM4C129XNCZAD__gpioInit_16
; dir end address is: 4 (R1)
0x0F90	0x2101    MOVS	R1, #1
0x0F92	0x4854    LDR	R0, [PC, #336]
0x0F94	0xF7FFFEF8  BL	_GPIO_Digital_Input+0
0x0F98	0xE003    B	L_easymx_v7_TM4C129XNCZAD__gpioInit_17
L_easymx_v7_TM4C129XNCZAD__gpioInit_16:
0x0F9A	0x2101    MOVS	R1, #1
0x0F9C	0x4851    LDR	R0, [PC, #324]
0x0F9E	0xF7FFFEDD  BL	_GPIO_Digital_Output+0
L_easymx_v7_TM4C129XNCZAD__gpioInit_17:
0x0FA2	0xE099    B	L_easymx_v7_TM4C129XNCZAD__gpioInit_11
;__em_c129_gpio.c, 87 :: 		case _MIKROBUS_CS_PIN    : if(dir == _GPIO_INPUT) GPIO_Digital_Input(&GPIO_PORTB_AHB, _GPIO_PINMASK_0); else GPIO_Digital_Output(&GPIO_PORTB_AHB, _GPIO_PINMASK_0); break;
L_easymx_v7_TM4C129XNCZAD__gpioInit_18:
; dir start address is: 4 (R1)
0x0FA4	0x2901    CMP	R1, #1
0x0FA6	0xD104    BNE	L_easymx_v7_TM4C129XNCZAD__gpioInit_19
; dir end address is: 4 (R1)
0x0FA8	0x2101    MOVS	R1, #1
0x0FAA	0x484F    LDR	R0, [PC, #316]
0x0FAC	0xF7FFFEEC  BL	_GPIO_Digital_Input+0
0x0FB0	0xE003    B	L_easymx_v7_TM4C129XNCZAD__gpioInit_110
L_easymx_v7_TM4C129XNCZAD__gpioInit_19:
0x0FB2	0x2101    MOVS	R1, #1
0x0FB4	0x484C    LDR	R0, [PC, #304]
0x0FB6	0xF7FFFED1  BL	_GPIO_Digital_Output+0
L_easymx_v7_TM4C129XNCZAD__gpioInit_110:
0x0FBA	0xE08D    B	L_easymx_v7_TM4C129XNCZAD__gpioInit_11
;__em_c129_gpio.c, 88 :: 		case _MIKROBUS_SCK_PIN   : if(dir == _GPIO_INPUT) GPIO_Digital_Input(&GPIO_PORTA_AHB, _GPIO_PINMASK_2); else GPIO_Digital_Output(&GPIO_PORTA_AHB, _GPIO_PINMASK_2); break;
L_easymx_v7_TM4C129XNCZAD__gpioInit_111:
; dir start address is: 4 (R1)
0x0FBC	0x2901    CMP	R1, #1
0x0FBE	0xD104    BNE	L_easymx_v7_TM4C129XNCZAD__gpioInit_112
; dir end address is: 4 (R1)
0x0FC0	0x2104    MOVS	R1, #4
0x0FC2	0x484A    LDR	R0, [PC, #296]
0x0FC4	0xF7FFFEE0  BL	_GPIO_Digital_Input+0
0x0FC8	0xE003    B	L_easymx_v7_TM4C129XNCZAD__gpioInit_113
L_easymx_v7_TM4C129XNCZAD__gpioInit_112:
0x0FCA	0x2104    MOVS	R1, #4
0x0FCC	0x4847    LDR	R0, [PC, #284]
0x0FCE	0xF7FFFEC5  BL	_GPIO_Digital_Output+0
L_easymx_v7_TM4C129XNCZAD__gpioInit_113:
0x0FD2	0xE081    B	L_easymx_v7_TM4C129XNCZAD__gpioInit_11
;__em_c129_gpio.c, 89 :: 		case _MIKROBUS_MISO_PIN  : if(dir == _GPIO_INPUT) GPIO_Digital_Input(&GPIO_PORTA_AHB, _GPIO_PINMASK_5); else GPIO_Digital_Output(&GPIO_PORTA_AHB, _GPIO_PINMASK_5); break;
L_easymx_v7_TM4C129XNCZAD__gpioInit_114:
; dir start address is: 4 (R1)
0x0FD4	0x2901    CMP	R1, #1
0x0FD6	0xD104    BNE	L_easymx_v7_TM4C129XNCZAD__gpioInit_115
; dir end address is: 4 (R1)
0x0FD8	0x2120    MOVS	R1, #32
0x0FDA	0x4844    LDR	R0, [PC, #272]
0x0FDC	0xF7FFFED4  BL	_GPIO_Digital_Input+0
0x0FE0	0xE003    B	L_easymx_v7_TM4C129XNCZAD__gpioInit_116
L_easymx_v7_TM4C129XNCZAD__gpioInit_115:
0x0FE2	0x2120    MOVS	R1, #32
0x0FE4	0x4841    LDR	R0, [PC, #260]
0x0FE6	0xF7FFFEB9  BL	_GPIO_Digital_Output+0
L_easymx_v7_TM4C129XNCZAD__gpioInit_116:
0x0FEA	0xE075    B	L_easymx_v7_TM4C129XNCZAD__gpioInit_11
;__em_c129_gpio.c, 90 :: 		case _MIKROBUS_MOSI_PIN  : if(dir == _GPIO_INPUT) GPIO_Digital_Input(&GPIO_PORTA_AHB, _GPIO_PINMASK_4); else GPIO_Digital_Output(&GPIO_PORTA_AHB, _GPIO_PINMASK_4); break;
L_easymx_v7_TM4C129XNCZAD__gpioInit_117:
; dir start address is: 4 (R1)
0x0FEC	0x2901    CMP	R1, #1
0x0FEE	0xD104    BNE	L_easymx_v7_TM4C129XNCZAD__gpioInit_118
; dir end address is: 4 (R1)
0x0FF0	0x2110    MOVS	R1, #16
0x0FF2	0x483E    LDR	R0, [PC, #248]
0x0FF4	0xF7FFFEC8  BL	_GPIO_Digital_Input+0
0x0FF8	0xE003    B	L_easymx_v7_TM4C129XNCZAD__gpioInit_119
L_easymx_v7_TM4C129XNCZAD__gpioInit_118:
0x0FFA	0x2110    MOVS	R1, #16
0x0FFC	0x483B    LDR	R0, [PC, #236]
0x0FFE	0xF7FFFEAD  BL	_GPIO_Digital_Output+0
L_easymx_v7_TM4C129XNCZAD__gpioInit_119:
0x1002	0xE069    B	L_easymx_v7_TM4C129XNCZAD__gpioInit_11
;__em_c129_gpio.c, 91 :: 		case _MIKROBUS_PWM_PIN   : if(dir == _GPIO_INPUT) GPIO_Digital_Input(&GPIO_PORTD_AHB, _GPIO_PINMASK_0); else GPIO_Digital_Output(&GPIO_PORTD_AHB, _GPIO_PINMASK_0); break;
L_easymx_v7_TM4C129XNCZAD__gpioInit_120:
; dir start address is: 4 (R1)
0x1004	0x2901    CMP	R1, #1
0x1006	0xD104    BNE	L_easymx_v7_TM4C129XNCZAD__gpioInit_121
; dir end address is: 4 (R1)
0x1008	0x2101    MOVS	R1, #1
0x100A	0x4839    LDR	R0, [PC, #228]
0x100C	0xF7FFFEBC  BL	_GPIO_Digital_Input+0
0x1010	0xE003    B	L_easymx_v7_TM4C129XNCZAD__gpioInit_122
L_easymx_v7_TM4C129XNCZAD__gpioInit_121:
0x1012	0x2101    MOVS	R1, #1
0x1014	0x4836    LDR	R0, [PC, #216]
0x1016	0xF7FFFEA1  BL	_GPIO_Digital_Output+0
L_easymx_v7_TM4C129XNCZAD__gpioInit_122:
0x101A	0xE05D    B	L_easymx_v7_TM4C129XNCZAD__gpioInit_11
;__em_c129_gpio.c, 92 :: 		case _MIKROBUS_INT_PIN   : if(dir == _GPIO_INPUT) GPIO_Digital_Input(&GPIO_PORTF_AHB, _GPIO_PINMASK_4); else GPIO_Digital_Output(&GPIO_PORTF_AHB, _GPIO_PINMASK_4); break;
L_easymx_v7_TM4C129XNCZAD__gpioInit_123:
; dir start address is: 4 (R1)
0x101C	0x2901    CMP	R1, #1
0x101E	0xD104    BNE	L_easymx_v7_TM4C129XNCZAD__gpioInit_124
; dir end address is: 4 (R1)
0x1020	0x2110    MOVS	R1, #16
0x1022	0x4834    LDR	R0, [PC, #208]
0x1024	0xF7FFFEB0  BL	_GPIO_Digital_Input+0
0x1028	0xE003    B	L_easymx_v7_TM4C129XNCZAD__gpioInit_125
L_easymx_v7_TM4C129XNCZAD__gpioInit_124:
0x102A	0x2110    MOVS	R1, #16
0x102C	0x4831    LDR	R0, [PC, #196]
0x102E	0xF7FFFE95  BL	_GPIO_Digital_Output+0
L_easymx_v7_TM4C129XNCZAD__gpioInit_125:
0x1032	0xE051    B	L_easymx_v7_TM4C129XNCZAD__gpioInit_11
;__em_c129_gpio.c, 93 :: 		case _MIKROBUS_RX_PIN    : if(dir == _GPIO_INPUT) GPIO_Digital_Input(&GPIO_PORTC_AHB, _GPIO_PINMASK_6); else GPIO_Digital_Output(&GPIO_PORTC_AHB, _GPIO_PINMASK_6); break;
L_easymx_v7_TM4C129XNCZAD__gpioInit_126:
; dir start address is: 4 (R1)
0x1034	0x2901    CMP	R1, #1
0x1036	0xD104    BNE	L_easymx_v7_TM4C129XNCZAD__gpioInit_127
; dir end address is: 4 (R1)
0x1038	0x2140    MOVS	R1, #64
0x103A	0x482F    LDR	R0, [PC, #188]
0x103C	0xF7FFFEA4  BL	_GPIO_Digital_Input+0
0x1040	0xE003    B	L_easymx_v7_TM4C129XNCZAD__gpioInit_128
L_easymx_v7_TM4C129XNCZAD__gpioInit_127:
0x1042	0x2140    MOVS	R1, #64
0x1044	0x482C    LDR	R0, [PC, #176]
0x1046	0xF7FFFE89  BL	_GPIO_Digital_Output+0
L_easymx_v7_TM4C129XNCZAD__gpioInit_128:
0x104A	0xE045    B	L_easymx_v7_TM4C129XNCZAD__gpioInit_11
;__em_c129_gpio.c, 94 :: 		case _MIKROBUS_TX_PIN    : if(dir == _GPIO_INPUT) GPIO_Digital_Input(&GPIO_PORTC_AHB, _GPIO_PINMASK_7); else GPIO_Digital_Output(&GPIO_PORTC_AHB, _GPIO_PINMASK_7); break;
L_easymx_v7_TM4C129XNCZAD__gpioInit_129:
; dir start address is: 4 (R1)
0x104C	0x2901    CMP	R1, #1
0x104E	0xD104    BNE	L_easymx_v7_TM4C129XNCZAD__gpioInit_130
; dir end address is: 4 (R1)
0x1050	0x2180    MOVS	R1, #128
0x1052	0x4829    LDR	R0, [PC, #164]
0x1054	0xF7FFFE98  BL	_GPIO_Digital_Input+0
0x1058	0xE003    B	L_easymx_v7_TM4C129XNCZAD__gpioInit_131
L_easymx_v7_TM4C129XNCZAD__gpioInit_130:
0x105A	0x2180    MOVS	R1, #128
0x105C	0x4826    LDR	R0, [PC, #152]
0x105E	0xF7FFFE7D  BL	_GPIO_Digital_Output+0
L_easymx_v7_TM4C129XNCZAD__gpioInit_131:
0x1062	0xE039    B	L_easymx_v7_TM4C129XNCZAD__gpioInit_11
;__em_c129_gpio.c, 95 :: 		case _MIKROBUS_SCL_PIN   : if(dir == _GPIO_INPUT) GPIO_Digital_Input(&GPIO_PORTB_AHB, _GPIO_PINMASK_2); else GPIO_Digital_Output(&GPIO_PORTB_AHB, _GPIO_PINMASK_2); break;
L_easymx_v7_TM4C129XNCZAD__gpioInit_132:
; dir start address is: 4 (R1)
0x1064	0x2901    CMP	R1, #1
0x1066	0xD104    BNE	L_easymx_v7_TM4C129XNCZAD__gpioInit_133
; dir end address is: 4 (R1)
0x1068	0x2104    MOVS	R1, #4
0x106A	0x481F    LDR	R0, [PC, #124]
0x106C	0xF7FFFE8C  BL	_GPIO_Digital_Input+0
0x1070	0xE003    B	L_easymx_v7_TM4C129XNCZAD__gpioInit_134
L_easymx_v7_TM4C129XNCZAD__gpioInit_133:
0x1072	0x2104    MOVS	R1, #4
0x1074	0x481C    LDR	R0, [PC, #112]
0x1076	0xF7FFFE71  BL	_GPIO_Digital_Output+0
L_easymx_v7_TM4C129XNCZAD__gpioInit_134:
0x107A	0xE02D    B	L_easymx_v7_TM4C129XNCZAD__gpioInit_11
;__em_c129_gpio.c, 96 :: 		case _MIKROBUS_SDA_PIN   : if(dir == _GPIO_INPUT) GPIO_Digital_Input(&GPIO_PORTB_AHB, _GPIO_PINMASK_3); else GPIO_Digital_Output(&GPIO_PORTB_AHB, _GPIO_PINMASK_3); break;
L_easymx_v7_TM4C129XNCZAD__gpioInit_135:
; dir start address is: 4 (R1)
0x107C	0x2901    CMP	R1, #1
0x107E	0xD104    BNE	L_easymx_v7_TM4C129XNCZAD__gpioInit_136
; dir end address is: 4 (R1)
0x1080	0x2108    MOVS	R1, #8
0x1082	0x4819    LDR	R0, [PC, #100]
0x1084	0xF7FFFE80  BL	_GPIO_Digital_Input+0
0x1088	0xE003    B	L_easymx_v7_TM4C129XNCZAD__gpioInit_137
L_easymx_v7_TM4C129XNCZAD__gpioInit_136:
0x108A	0x2108    MOVS	R1, #8
0x108C	0x4816    LDR	R0, [PC, #88]
0x108E	0xF7FFFE65  BL	_GPIO_Digital_Output+0
L_easymx_v7_TM4C129XNCZAD__gpioInit_137:
0x1092	0xE021    B	L_easymx_v7_TM4C129XNCZAD__gpioInit_11
;__em_c129_gpio.c, 97 :: 		default                  : return _MIKROBUS_ERR_PIN;
L_easymx_v7_TM4C129XNCZAD__gpioInit_138:
0x1094	0x2001    MOVS	R0, #1
0x1096	0xE020    B	L_end__gpioInit_1
;__em_c129_gpio.c, 98 :: 		}
L_easymx_v7_TM4C129XNCZAD__gpioInit_10:
; dir start address is: 4 (R1)
; pin start address is: 0 (R0)
0x1098	0x2800    CMP	R0, #0
0x109A	0xF43FAF6B  BEQ	L_easymx_v7_TM4C129XNCZAD__gpioInit_12
0x109E	0x2801    CMP	R0, #1
0x10A0	0xF43FAF74  BEQ	L_easymx_v7_TM4C129XNCZAD__gpioInit_15
0x10A4	0x2802    CMP	R0, #2
0x10A6	0xF43FAF7D  BEQ	L_easymx_v7_TM4C129XNCZAD__gpioInit_18
0x10AA	0x2803    CMP	R0, #3
0x10AC	0xF43FAF86  BEQ	L_easymx_v7_TM4C129XNCZAD__gpioInit_111
0x10B0	0x2804    CMP	R0, #4
0x10B2	0xF43FAF8F  BEQ	L_easymx_v7_TM4C129XNCZAD__gpioInit_114
0x10B6	0x2805    CMP	R0, #5
0x10B8	0xF43FAF98  BEQ	L_easymx_v7_TM4C129XNCZAD__gpioInit_117
0x10BC	0x2806    CMP	R0, #6
0x10BE	0xF43FAFA1  BEQ	L_easymx_v7_TM4C129XNCZAD__gpioInit_120
0x10C2	0x2807    CMP	R0, #7
0x10C4	0xD0AA    BEQ	L_easymx_v7_TM4C129XNCZAD__gpioInit_123
0x10C6	0x2808    CMP	R0, #8
0x10C8	0xD0B4    BEQ	L_easymx_v7_TM4C129XNCZAD__gpioInit_126
0x10CA	0x2809    CMP	R0, #9
0x10CC	0xD0BE    BEQ	L_easymx_v7_TM4C129XNCZAD__gpioInit_129
0x10CE	0x280A    CMP	R0, #10
0x10D0	0xD0C8    BEQ	L_easymx_v7_TM4C129XNCZAD__gpioInit_132
0x10D2	0x280B    CMP	R0, #11
0x10D4	0xD0D2    BEQ	L_easymx_v7_TM4C129XNCZAD__gpioInit_135
; pin end address is: 0 (R0)
; dir end address is: 4 (R1)
0x10D6	0xE7DD    B	L_easymx_v7_TM4C129XNCZAD__gpioInit_138
L_easymx_v7_TM4C129XNCZAD__gpioInit_11:
;__em_c129_gpio.c, 99 :: 		return _MIKROBUS_OK;
0x10D8	0x2000    MOVS	R0, __MIKROBUS_OK
;__em_c129_gpio.c, 100 :: 		}
L_end__gpioInit_1:
0x10DA	0xF8DDE000  LDR	LR, [SP, #0]
0x10DE	0xB001    ADD	SP, SP, #4
0x10E0	0x4770    BX	LR
0x10E2	0xBF00    NOP
0x10E4	0xC0004005  	GPIO_PORTE_AHB+0
0x10E8	0x90004005  	GPIO_PORTB_AHB+0
0x10EC	0x80004005  	GPIO_PORTA_AHB+0
0x10F0	0xB0004005  	GPIO_PORTD_AHB+0
0x10F4	0xD0004005  	GPIO_PORTF_AHB+0
0x10F8	0xA0004005  	GPIO_PORTC_AHB+0
; end of easymx_v7_TM4C129XNCZAD__gpioInit_1
_GPIO_Digital_Input:
;__Lib_GPIO_6.c, 529 :: 		
; pin_mask start address is: 4 (R1)
; port start address is: 0 (R0)
0x0D88	0xB081    SUB	SP, SP, #4
0x0D8A	0xF8CDE000  STR	LR, [SP, #0]
; pin_mask end address is: 4 (R1)
; port end address is: 0 (R0)
; port start address is: 0 (R0)
; pin_mask start address is: 4 (R1)
;__Lib_GPIO_6.c, 530 :: 		
0x0D8E	0x2400    MOVS	R4, #0
0x0D90	0xF2400340  MOVW	R3, __GPIO_CFG_DRIVE_8mA
0x0D94	0xB21B    SXTH	R3, R3
0x0D96	0xF2401200  MOVW	R2, __GPIO_CFG_DIGITAL_ENABLE
0x0D9A	0xB212    SXTH	R2, R2
0x0D9C	0x431A    ORRS	R2, R3
0x0D9E	0xB293    UXTH	R3, R2
0x0DA0	0x2200    MOVS	R2, __GPIO_DIR_INPUT
; pin_mask end address is: 4 (R1)
; port end address is: 0 (R0)
0x0DA2	0xB410    PUSH	(R4)
0x0DA4	0xF7FFFB26  BL	_GPIO_Config+0
0x0DA8	0xB001    ADD	SP, SP, #4
;__Lib_GPIO_6.c, 531 :: 		
L_end_GPIO_Digital_Input:
0x0DAA	0xF8DDE000  LDR	LR, [SP, #0]
0x0DAE	0xB001    ADD	SP, SP, #4
0x0DB0	0x4770    BX	LR
; end of _GPIO_Digital_Input
_GPIO_Config:
;__Lib_GPIO_6.c, 344 :: 		
; config start address is: 12 (R3)
; dir start address is: 8 (R2)
; pin_mask start address is: 4 (R1)
; port start address is: 0 (R0)
0x03F4	0xB082    SUB	SP, SP, #8
0x03F6	0xF8CDE000  STR	LR, [SP, #0]
0x03FA	0xFA5FF881  UXTB	R8, R1
0x03FE	0xB2D5    UXTB	R5, R2
0x0400	0xB29F    UXTH	R7, R3
; config end address is: 12 (R3)
; dir end address is: 8 (R2)
; pin_mask end address is: 4 (R1)
; port end address is: 0 (R0)
; port start address is: 0 (R0)
; pin_mask start address is: 32 (R8)
; dir start address is: 20 (R5)
; config start address is: 28 (R7)
; pin_code start address is: 12 (R3)
0x0402	0xF89D3008  LDRB	R3, [SP, #8]
;__Lib_GPIO_6.c, 349 :: 		
0x0406	0x4CF5    LDR	R4, [PC, #980]
0x0408	0xEA000404  AND	R4, R0, R4, LSL #0
; port end address is: 0 (R0)
; port start address is: 36 (R9)
0x040C	0x46A1    MOV	R9, R4
;__Lib_GPIO_6.c, 351 :: 		
0x040E	0x4620    MOV	R0, R4
0x0410	0xF7FFFEFA  BL	_GPIO_Clk_Enable+0
;__Lib_GPIO_6.c, 353 :: 		
0x0414	0x4CF2    LDR	R4, [PC, #968]
0x0416	0x42A5    CMP	R5, R4
0x0418	0xD108    BNE	L_GPIO_Config46
; dir end address is: 20 (R5)
;__Lib_GPIO_6.c, 354 :: 		
0x041A	0xF5096680  ADD	R6, R9, #1024
0x041E	0xEA6F0508  MVN	R5, R8, LSL #0
0x0422	0xB2ED    UXTB	R5, R5
0x0424	0x6834    LDR	R4, [R6, #0]
0x0426	0x402C    ANDS	R4, R5
0x0428	0x6034    STR	R4, [R6, #0]
0x042A	0xE008    B	L_GPIO_Config47
L_GPIO_Config46:
;__Lib_GPIO_6.c, 355 :: 		
; dir start address is: 20 (R5)
0x042C	0x4CED    LDR	R4, [PC, #948]
0x042E	0x42A5    CMP	R5, R4
0x0430	0xD105    BNE	L_GPIO_Config48
; dir end address is: 20 (R5)
;__Lib_GPIO_6.c, 356 :: 		
0x0432	0xF5096580  ADD	R5, R9, #1024
0x0436	0x682C    LDR	R4, [R5, #0]
0x0438	0xEA440408  ORR	R4, R4, R8, LSL #0
0x043C	0x602C    STR	R4, [R5, #0]
L_GPIO_Config48:
L_GPIO_Config47:
;__Lib_GPIO_6.c, 358 :: 		
0x043E	0xF2400401  MOVW	R4, __GPIO_CFG_PULL_UP
0x0442	0xEA070404  AND	R4, R7, R4, LSL #0
0x0446	0xB2A4    UXTH	R4, R4
0x0448	0xB134    CBZ	R4, L_GPIO_Config49
;__Lib_GPIO_6.c, 359 :: 		
0x044A	0xF50965A2  ADD	R5, R9, #1296
0x044E	0x682C    LDR	R4, [R5, #0]
0x0450	0xEA440408  ORR	R4, R4, R8, LSL #0
0x0454	0x602C    STR	R4, [R5, #0]
0x0456	0xE007    B	L_GPIO_Config50
L_GPIO_Config49:
;__Lib_GPIO_6.c, 361 :: 		
0x0458	0xF50966A2  ADD	R6, R9, #1296
0x045C	0xEA6F0508  MVN	R5, R8, LSL #0
0x0460	0xB2ED    UXTB	R5, R5
0x0462	0x6834    LDR	R4, [R6, #0]
0x0464	0x402C    ANDS	R4, R5
0x0466	0x6034    STR	R4, [R6, #0]
L_GPIO_Config50:
;__Lib_GPIO_6.c, 363 :: 		
0x0468	0xF2400402  MOVW	R4, __GPIO_CFG_PULL_DOWN
0x046C	0xEA070404  AND	R4, R7, R4, LSL #0
0x0470	0xB2A4    UXTH	R4, R4
0x0472	0xB134    CBZ	R4, L_GPIO_Config51
;__Lib_GPIO_6.c, 364 :: 		
0x0474	0xF2095514  ADDW	R5, R9, #1300
0x0478	0x682C    LDR	R4, [R5, #0]
0x047A	0xEA440408  ORR	R4, R4, R8, LSL #0
0x047E	0x602C    STR	R4, [R5, #0]
0x0480	0xE007    B	L_GPIO_Config52
L_GPIO_Config51:
;__Lib_GPIO_6.c, 366 :: 		
0x0482	0xF2095614  ADDW	R6, R9, #1300
0x0486	0xEA6F0508  MVN	R5, R8, LSL #0
0x048A	0xB2ED    UXTB	R5, R5
0x048C	0x6834    LDR	R4, [R6, #0]
0x048E	0x402C    ANDS	R4, R5
0x0490	0x6034    STR	R4, [R6, #0]
L_GPIO_Config52:
;__Lib_GPIO_6.c, 369 :: 		
0x0492	0xF2400408  MOVW	R4, __GPIO_CFG_OPEN_DRAIN
0x0496	0xEA070404  AND	R4, R7, R4, LSL #0
0x049A	0xB2A4    UXTH	R4, R4
0x049C	0xB134    CBZ	R4, L_GPIO_Config53
;__Lib_GPIO_6.c, 370 :: 		
0x049E	0xF209550C  ADDW	R5, R9, #1292
0x04A2	0x682C    LDR	R4, [R5, #0]
0x04A4	0xEA440408  ORR	R4, R4, R8, LSL #0
0x04A8	0x602C    STR	R4, [R5, #0]
0x04AA	0xE007    B	L_GPIO_Config54
L_GPIO_Config53:
;__Lib_GPIO_6.c, 372 :: 		
0x04AC	0xF209560C  ADDW	R6, R9, #1292
0x04B0	0xEA6F0508  MVN	R5, R8, LSL #0
0x04B4	0xB2ED    UXTB	R5, R5
0x04B6	0x6834    LDR	R4, [R6, #0]
0x04B8	0x402C    ANDS	R4, R5
0x04BA	0x6034    STR	R4, [R6, #0]
L_GPIO_Config54:
;__Lib_GPIO_6.c, 375 :: 		
0x04BC	0xF2400410  MOVW	R4, __GPIO_CFG_DRIVE_2mA
0x04C0	0xEA070404  AND	R4, R7, R4, LSL #0
0x04C4	0xB2A4    UXTH	R4, R4
0x04C6	0xB134    CBZ	R4, L_GPIO_Config55
;__Lib_GPIO_6.c, 376 :: 		
0x04C8	0xF50965A0  ADD	R5, R9, #1280
0x04CC	0x682C    LDR	R4, [R5, #0]
0x04CE	0xEA440408  ORR	R4, R4, R8, LSL #0
0x04D2	0x602C    STR	R4, [R5, #0]
0x04D4	0xE007    B	L_GPIO_Config56
L_GPIO_Config55:
;__Lib_GPIO_6.c, 378 :: 		
0x04D6	0xF50966A0  ADD	R6, R9, #1280
0x04DA	0xEA6F0508  MVN	R5, R8, LSL #0
0x04DE	0xB2ED    UXTB	R5, R5
0x04E0	0x6834    LDR	R4, [R6, #0]
0x04E2	0x402C    ANDS	R4, R5
0x04E4	0x6034    STR	R4, [R6, #0]
L_GPIO_Config56:
;__Lib_GPIO_6.c, 381 :: 		
0x04E6	0xF2400420  MOVW	R4, __GPIO_CFG_DRIVE_4mA
0x04EA	0xEA070404  AND	R4, R7, R4, LSL #0
0x04EE	0xB2A4    UXTH	R4, R4
0x04F0	0xB134    CBZ	R4, L_GPIO_Config57
;__Lib_GPIO_6.c, 382 :: 		
0x04F2	0xF2095504  ADDW	R5, R9, #1284
0x04F6	0x682C    LDR	R4, [R5, #0]
0x04F8	0xEA440408  ORR	R4, R4, R8, LSL #0
0x04FC	0x602C    STR	R4, [R5, #0]
0x04FE	0xE007    B	L_GPIO_Config58
L_GPIO_Config57:
;__Lib_GPIO_6.c, 384 :: 		
0x0500	0xF2095604  ADDW	R6, R9, #1284
0x0504	0xEA6F0508  MVN	R5, R8, LSL #0
0x0508	0xB2ED    UXTB	R5, R5
0x050A	0x6834    LDR	R4, [R6, #0]
0x050C	0x402C    ANDS	R4, R5
0x050E	0x6034    STR	R4, [R6, #0]
L_GPIO_Config58:
;__Lib_GPIO_6.c, 387 :: 		
0x0510	0xF2400440  MOVW	R4, __GPIO_CFG_DRIVE_8mA
0x0514	0xEA070404  AND	R4, R7, R4, LSL #0
0x0518	0xB2A4    UXTH	R4, R4
0x051A	0xB134    CBZ	R4, L_GPIO_Config59
;__Lib_GPIO_6.c, 388 :: 		
0x051C	0xF50965A1  ADD	R5, R9, #1288
0x0520	0x682C    LDR	R4, [R5, #0]
0x0522	0xEA440408  ORR	R4, R4, R8, LSL #0
0x0526	0x602C    STR	R4, [R5, #0]
0x0528	0xE007    B	L_GPIO_Config60
L_GPIO_Config59:
;__Lib_GPIO_6.c, 390 :: 		
0x052A	0xF50966A1  ADD	R6, R9, #1288
0x052E	0xEA6F0508  MVN	R5, R8, LSL #0
0x0532	0xB2ED    UXTB	R5, R5
0x0534	0x6834    LDR	R4, [R6, #0]
0x0536	0x402C    ANDS	R4, R5
0x0538	0x6034    STR	R4, [R6, #0]
L_GPIO_Config60:
;__Lib_GPIO_6.c, 392 :: 		
0x053A	0xF2410400  MOVW	R4, __GPIO_CFG_DRIVE_6mA
0x053E	0xEA070404  AND	R4, R7, R4, LSL #0
0x0542	0xB2A4    UXTH	R4, R4
0x0544	0x2C01    CMP	R4, #1
0x0546	0xD013    BEQ	L__GPIO_Config116
0x0548	0xF2420400  MOVW	R4, __GPIO_CFG_DRIVE_10mA
0x054C	0xEA070404  AND	R4, R7, R4, LSL #0
0x0550	0xB2A4    UXTH	R4, R4
0x0552	0x2C01    CMP	R4, #1
0x0554	0xD00C    BEQ	L__GPIO_Config115
0x0556	0xF2440400  MOVW	R4, __GPIO_CFG_DRIVE_12mA
0x055A	0xEA070404  AND	R4, R7, R4, LSL #0
0x055E	0xB2A4    UXTH	R4, R4
0x0560	0x2C01    CMP	R4, #1
0x0562	0xD005    BEQ	L__GPIO_Config114
0x0564	0xB2DE    UXTB	R6, R3
0x0566	0x464B    MOV	R3, R9
0x0568	0xB2B8    UXTH	R0, R7
0x056A	0xFA5FF588  UXTB	R5, R8
0x056E	0xE03C    B	L_GPIO_Config63
L__GPIO_Config116:
L__GPIO_Config115:
L__GPIO_Config114:
;__Lib_GPIO_6.c, 394 :: 		
; tmp_code start address is: 0 (R0)
0x0570	0x2000    MOVS	R0, #0
;__Lib_GPIO_6.c, 395 :: 		
; i start address is: 24 (R6)
0x0572	0x2600    MOVS	R6, #0
; pin_mask end address is: 32 (R8)
; config end address is: 28 (R7)
; port end address is: 36 (R9)
; tmp_code end address is: 0 (R0)
; i end address is: 24 (R6)
; pin_code end address is: 12 (R3)
0x0574	0xB2DA    UXTB	R2, R3
0x0576	0xB2BB    UXTH	R3, R7
0x0578	0x4607    MOV	R7, R0
0x057A	0xFA5FF088  UXTB	R0, R8
0x057E	0x4649    MOV	R1, R9
L_GPIO_Config64:
; i start address is: 24 (R6)
; tmp_code start address is: 28 (R7)
; port start address is: 4 (R1)
; pin_code start address is: 8 (R2)
; config start address is: 12 (R3)
; pin_mask start address is: 0 (R0)
0x0580	0x2E08    CMP	R6, #8
0x0582	0xD213    BCS	L_GPIO_Config65
;__Lib_GPIO_6.c, 397 :: 		
0x0584	0xFA20F406  LSR	R4, R0, R6
0x0588	0xB2E4    UXTB	R4, R4
0x058A	0xF0040401  AND	R4, R4, #1
0x058E	0xB2E4    UXTB	R4, R4
0x0590	0xB14C    CBZ	R4, L__GPIO_Config117
;__Lib_GPIO_6.c, 399 :: 		
0x0592	0x0075    LSLS	R5, R6, #1
0x0594	0xB22D    SXTH	R5, R5
0x0596	0x2403    MOVS	R4, #3
0x0598	0xB224    SXTH	R4, R4
0x059A	0x40AC    LSLS	R4, R5
0x059C	0xB224    SXTH	R4, R4
0x059E	0xEA470504  ORR	R5, R7, R4, LSL #0
; tmp_code end address is: 28 (R7)
; tmp_code start address is: 20 (R5)
; tmp_code end address is: 20 (R5)
0x05A2	0x462F    MOV	R7, R5
;__Lib_GPIO_6.c, 400 :: 		
0x05A4	0xE7FF    B	L_GPIO_Config67
L__GPIO_Config117:
;__Lib_GPIO_6.c, 397 :: 		
;__Lib_GPIO_6.c, 400 :: 		
L_GPIO_Config67:
;__Lib_GPIO_6.c, 395 :: 		
; tmp_code start address is: 28 (R7)
0x05A6	0x1C76    ADDS	R6, R6, #1
0x05A8	0xB2F6    UXTB	R6, R6
;__Lib_GPIO_6.c, 401 :: 		
; i end address is: 24 (R6)
0x05AA	0xE7E9    B	L_GPIO_Config64
L_GPIO_Config65:
;__Lib_GPIO_6.c, 402 :: 		
0x05AC	0xF60176C4  ADDW	R6, R1, #4036
0x05B0	0x43FD    MVN	R5, R7
; tmp_code end address is: 28 (R7)
0x05B2	0x6834    LDR	R4, [R6, #0]
0x05B4	0x402C    ANDS	R4, R5
0x05B6	0x6034    STR	R4, [R6, #0]
;__Lib_GPIO_6.c, 403 :: 		
0x05B8	0xF201563C  ADDW	R6, R1, #1340
0x05BC	0x43C5    MVN	R5, R0
0x05BE	0xB2ED    UXTB	R5, R5
0x05C0	0x6834    LDR	R4, [R6, #0]
0x05C2	0x402C    ANDS	R4, R5
0x05C4	0x6034    STR	R4, [R6, #0]
;__Lib_GPIO_6.c, 404 :: 		
0x05C6	0xF50166A1  ADD	R6, R1, #1288
0x05CA	0x43C5    MVN	R5, R0
0x05CC	0xB2ED    UXTB	R5, R5
0x05CE	0x6834    LDR	R4, [R6, #0]
0x05D0	0x402C    ANDS	R4, R5
0x05D2	0x6034    STR	R4, [R6, #0]
;__Lib_GPIO_6.c, 405 :: 		
0x05D4	0xF2015604  ADDW	R6, R1, #1284
0x05D8	0x43C5    MVN	R5, R0
0x05DA	0xB2ED    UXTB	R5, R5
0x05DC	0x6834    LDR	R4, [R6, #0]
0x05DE	0x402C    ANDS	R4, R5
0x05E0	0x6034    STR	R4, [R6, #0]
; pin_mask end address is: 0 (R0)
; config end address is: 12 (R3)
; port end address is: 4 (R1)
; pin_code end address is: 8 (R2)
0x05E2	0xB2C5    UXTB	R5, R0
0x05E4	0xB298    UXTH	R0, R3
0x05E6	0x460B    MOV	R3, R1
0x05E8	0xB2D6    UXTB	R6, R2
;__Lib_GPIO_6.c, 406 :: 		
L_GPIO_Config63:
;__Lib_GPIO_6.c, 408 :: 		
; pin_mask start address is: 20 (R5)
; config start address is: 0 (R0)
; pin_code start address is: 24 (R6)
; port start address is: 12 (R3)
; tmp_code start address is: 4 (R1)
0x05EA	0x2100    MOVS	R1, #0
;__Lib_GPIO_6.c, 410 :: 		
0x05EC	0xF2410400  MOVW	R4, __GPIO_CFG_DRIVE_6mA
0x05F0	0xEA000404  AND	R4, R0, R4, LSL #0
0x05F4	0xB2A4    UXTH	R4, R4
0x05F6	0xB33C    CBZ	R4, L__GPIO_Config119
;__Lib_GPIO_6.c, 412 :: 		
; i start address is: 8 (R2)
0x05F8	0x2200    MOVS	R2, #0
; pin_mask end address is: 20 (R5)
; tmp_code end address is: 4 (R1)
; port end address is: 12 (R3)
; pin_code end address is: 24 (R6)
; i end address is: 8 (R2)
; config end address is: 0 (R0)
0x05FA	0x460F    MOV	R7, R1
0x05FC	0xB2E9    UXTB	R1, R5
L_GPIO_Config69:
; i start address is: 8 (R2)
; tmp_code start address is: 28 (R7)
; port start address is: 12 (R3)
; pin_code start address is: 24 (R6)
; config start address is: 0 (R0)
; pin_mask start address is: 4 (R1)
0x05FE	0x2A08    CMP	R2, #8
0x0600	0xD213    BCS	L_GPIO_Config70
;__Lib_GPIO_6.c, 414 :: 		
0x0602	0xFA21F402  LSR	R4, R1, R2
0x0606	0xB2E4    UXTB	R4, R4
0x0608	0xF0040401  AND	R4, R4, #1
0x060C	0xB2E4    UXTB	R4, R4
0x060E	0xB14C    CBZ	R4, L__GPIO_Config118
;__Lib_GPIO_6.c, 416 :: 		
0x0610	0x0055    LSLS	R5, R2, #1
0x0612	0xB22D    SXTH	R5, R5
0x0614	0x2401    MOVS	R4, #1
0x0616	0xB224    SXTH	R4, R4
0x0618	0x40AC    LSLS	R4, R5
0x061A	0xB224    SXTH	R4, R4
0x061C	0xEA470504  ORR	R5, R7, R4, LSL #0
; tmp_code end address is: 28 (R7)
; tmp_code start address is: 20 (R5)
; tmp_code end address is: 20 (R5)
0x0620	0x462F    MOV	R7, R5
;__Lib_GPIO_6.c, 417 :: 		
0x0622	0xE7FF    B	L_GPIO_Config72
L__GPIO_Config118:
;__Lib_GPIO_6.c, 414 :: 		
;__Lib_GPIO_6.c, 417 :: 		
L_GPIO_Config72:
;__Lib_GPIO_6.c, 412 :: 		
; tmp_code start address is: 28 (R7)
0x0624	0x1C52    ADDS	R2, R2, #1
0x0626	0xB2D2    UXTB	R2, R2
;__Lib_GPIO_6.c, 418 :: 		
; i end address is: 8 (R2)
0x0628	0xE7E9    B	L_GPIO_Config69
L_GPIO_Config70:
;__Lib_GPIO_6.c, 420 :: 		
0x062A	0xF60375C4  ADDW	R5, R3, #4036
0x062E	0x682C    LDR	R4, [R5, #0]
0x0630	0x433C    ORRS	R4, R7
0x0632	0x602C    STR	R4, [R5, #0]
;__Lib_GPIO_6.c, 421 :: 		
0x0634	0xF50365A1  ADD	R5, R3, #1288
0x0638	0x682C    LDR	R4, [R5, #0]
0x063A	0x430C    ORRS	R4, R1
0x063C	0x602C    STR	R4, [R5, #0]
; port end address is: 12 (R3)
; pin_code end address is: 24 (R6)
; config end address is: 0 (R0)
; pin_mask end address is: 4 (R1)
; tmp_code end address is: 28 (R7)
0x063E	0x463D    MOV	R5, R7
0x0640	0x461F    MOV	R7, R3
0x0642	0xB283    UXTH	R3, R0
0x0644	0xB2C8    UXTB	R0, R1
;__Lib_GPIO_6.c, 422 :: 		
0x0646	0xE003    B	L_GPIO_Config68
L__GPIO_Config119:
;__Lib_GPIO_6.c, 410 :: 		
0x0648	0x461F    MOV	R7, R3
0x064A	0xB283    UXTH	R3, R0
0x064C	0xB2E8    UXTB	R0, R5
0x064E	0x460D    MOV	R5, R1
;__Lib_GPIO_6.c, 422 :: 		
L_GPIO_Config68:
;__Lib_GPIO_6.c, 425 :: 		
; tmp_code start address is: 20 (R5)
; port start address is: 28 (R7)
; pin_code start address is: 24 (R6)
; config start address is: 12 (R3)
; pin_mask start address is: 0 (R0)
0x0650	0xF2420400  MOVW	R4, __GPIO_CFG_DRIVE_10mA
0x0654	0xEA030404  AND	R4, R3, R4, LSL #0
0x0658	0xB2A4    UXTH	R4, R4
0x065A	0xB36C    CBZ	R4, L__GPIO_Config121
;__Lib_GPIO_6.c, 427 :: 		
; i start address is: 8 (R2)
0x065C	0x2200    MOVS	R2, #0
; port end address is: 28 (R7)
; pin_mask end address is: 0 (R0)
; config end address is: 12 (R3)
; pin_code end address is: 24 (R6)
; i end address is: 8 (R2)
; tmp_code end address is: 20 (R5)
0x065E	0x46A8    MOV	R8, R5
0x0660	0x4639    MOV	R1, R7
L_GPIO_Config74:
; i start address is: 8 (R2)
; pin_mask start address is: 0 (R0)
; config start address is: 12 (R3)
; pin_code start address is: 24 (R6)
; port start address is: 4 (R1)
; tmp_code start address is: 32 (R8)
0x0662	0x2A08    CMP	R2, #8
0x0664	0xD213    BCS	L_GPIO_Config75
;__Lib_GPIO_6.c, 429 :: 		
0x0666	0xFA20F402  LSR	R4, R0, R2
0x066A	0xB2E4    UXTB	R4, R4
0x066C	0xF0040401  AND	R4, R4, #1
0x0670	0xB2E4    UXTB	R4, R4
0x0672	0xB14C    CBZ	R4, L__GPIO_Config120
;__Lib_GPIO_6.c, 431 :: 		
0x0674	0x0055    LSLS	R5, R2, #1
0x0676	0xB22D    SXTH	R5, R5
0x0678	0x2403    MOVS	R4, #3
0x067A	0xB224    SXTH	R4, R4
0x067C	0x40AC    LSLS	R4, R5
0x067E	0xB224    SXTH	R4, R4
0x0680	0xEA480504  ORR	R5, R8, R4, LSL #0
; tmp_code end address is: 32 (R8)
; tmp_code start address is: 20 (R5)
; tmp_code end address is: 20 (R5)
0x0684	0x46A8    MOV	R8, R5
;__Lib_GPIO_6.c, 432 :: 		
0x0686	0xE7FF    B	L_GPIO_Config77
L__GPIO_Config120:
;__Lib_GPIO_6.c, 429 :: 		
;__Lib_GPIO_6.c, 432 :: 		
L_GPIO_Config77:
;__Lib_GPIO_6.c, 427 :: 		
; tmp_code start address is: 32 (R8)
0x0688	0x1C52    ADDS	R2, R2, #1
0x068A	0xB2D2    UXTB	R2, R2
;__Lib_GPIO_6.c, 433 :: 		
; i end address is: 8 (R2)
0x068C	0xE7E9    B	L_GPIO_Config74
L_GPIO_Config75:
;__Lib_GPIO_6.c, 437 :: 		
0x068E	0xF60175C4  ADDW	R5, R1, #4036
0x0692	0x682C    LDR	R4, [R5, #0]
0x0694	0xEA440408  ORR	R4, R4, R8, LSL #0
0x0698	0x602C    STR	R4, [R5, #0]
;__Lib_GPIO_6.c, 438 :: 		
0x069A	0xF201553C  ADDW	R5, R1, #1340
0x069E	0x682C    LDR	R4, [R5, #0]
0x06A0	0x4304    ORRS	R4, R0
0x06A2	0x602C    STR	R4, [R5, #0]
;__Lib_GPIO_6.c, 439 :: 		
0x06A4	0xF50165A1  ADD	R5, R1, #1288
0x06A8	0x682C    LDR	R4, [R5, #0]
0x06AA	0x4304    ORRS	R4, R0
0x06AC	0x602C    STR	R4, [R5, #0]
; pin_mask end address is: 0 (R0)
; config end address is: 12 (R3)
; pin_code end address is: 24 (R6)
; port end address is: 4 (R1)
; tmp_code end address is: 32 (R8)
0x06AE	0xB2F7    UXTB	R7, R6
0x06B0	0x460E    MOV	R6, R1
0x06B2	0xB2C2    UXTB	R2, R0
0x06B4	0xB298    UXTH	R0, R3
;__Lib_GPIO_6.c, 440 :: 		
0x06B6	0xE005    B	L_GPIO_Config73
L__GPIO_Config121:
;__Lib_GPIO_6.c, 425 :: 		
0x06B8	0x9701    STR	R7, [SP, #4]
0x06BA	0xB2C2    UXTB	R2, R0
0x06BC	0xB298    UXTH	R0, R3
0x06BE	0xB2F7    UXTB	R7, R6
0x06C0	0x46A8    MOV	R8, R5
0x06C2	0x9E01    LDR	R6, [SP, #4]
;__Lib_GPIO_6.c, 440 :: 		
L_GPIO_Config73:
;__Lib_GPIO_6.c, 443 :: 		
; pin_mask start address is: 8 (R2)
; config start address is: 0 (R0)
; pin_code start address is: 28 (R7)
; port start address is: 24 (R6)
; tmp_code start address is: 32 (R8)
0x06C4	0xF2440400  MOVW	R4, __GPIO_CFG_DRIVE_12mA
0x06C8	0xEA000404  AND	R4, R0, R4, LSL #0
0x06CC	0xB2A4    UXTH	R4, R4
0x06CE	0xB384    CBZ	R4, L__GPIO_Config123
;__Lib_GPIO_6.c, 445 :: 		
; i start address is: 12 (R3)
0x06D0	0x2300    MOVS	R3, #0
; pin_mask end address is: 8 (R2)
; port end address is: 24 (R6)
; pin_code end address is: 28 (R7)
; tmp_code end address is: 32 (R8)
; config end address is: 0 (R0)
; i end address is: 12 (R3)
0x06D2	0xB2D1    UXTB	R1, R2
L_GPIO_Config79:
; i start address is: 12 (R3)
; tmp_code start address is: 32 (R8)
; port start address is: 24 (R6)
; pin_code start address is: 28 (R7)
; config start address is: 0 (R0)
; pin_mask start address is: 4 (R1)
0x06D4	0x2B08    CMP	R3, #8
0x06D6	0xD214    BCS	L_GPIO_Config80
;__Lib_GPIO_6.c, 447 :: 		
0x06D8	0xFA21F403  LSR	R4, R1, R3
0x06DC	0xB2E4    UXTB	R4, R4
0x06DE	0xF0040401  AND	R4, R4, #1
0x06E2	0xB2E4    UXTB	R4, R4
0x06E4	0xB154    CBZ	R4, L__GPIO_Config122
;__Lib_GPIO_6.c, 449 :: 		
0x06E6	0x005D    LSLS	R5, R3, #1
0x06E8	0xB22D    SXTH	R5, R5
0x06EA	0x2403    MOVS	R4, #3
0x06EC	0xB224    SXTH	R4, R4
0x06EE	0x40AC    LSLS	R4, R5
0x06F0	0xB224    SXTH	R4, R4
0x06F2	0xEA480404  ORR	R4, R8, R4, LSL #0
; tmp_code end address is: 32 (R8)
; tmp_code start address is: 8 (R2)
0x06F6	0x4622    MOV	R2, R4
; tmp_code end address is: 8 (R2)
0x06F8	0x4690    MOV	R8, R2
;__Lib_GPIO_6.c, 450 :: 		
0x06FA	0xE7FF    B	L_GPIO_Config82
L__GPIO_Config122:
;__Lib_GPIO_6.c, 447 :: 		
;__Lib_GPIO_6.c, 450 :: 		
L_GPIO_Config82:
;__Lib_GPIO_6.c, 445 :: 		
; tmp_code start address is: 32 (R8)
0x06FC	0x1C5B    ADDS	R3, R3, #1
0x06FE	0xB2DB    UXTB	R3, R3
;__Lib_GPIO_6.c, 451 :: 		
; i end address is: 12 (R3)
0x0700	0xE7E8    B	L_GPIO_Config79
L_GPIO_Config80:
;__Lib_GPIO_6.c, 454 :: 		
0x0702	0xF60675C4  ADDW	R5, R6, #4036
0x0706	0x682C    LDR	R4, [R5, #0]
0x0708	0xEA440408  ORR	R4, R4, R8, LSL #0
; tmp_code end address is: 32 (R8)
0x070C	0x602C    STR	R4, [R5, #0]
;__Lib_GPIO_6.c, 455 :: 		
0x070E	0xF206553C  ADDW	R5, R6, #1340
0x0712	0x682C    LDR	R4, [R5, #0]
0x0714	0x430C    ORRS	R4, R1
0x0716	0x602C    STR	R4, [R5, #0]
;__Lib_GPIO_6.c, 456 :: 		
0x0718	0xF50665A1  ADD	R5, R6, #1288
0x071C	0x682C    LDR	R4, [R5, #0]
0x071E	0x430C    ORRS	R4, R1
0x0720	0x602C    STR	R4, [R5, #0]
;__Lib_GPIO_6.c, 457 :: 		
0x0722	0xF2065504  ADDW	R5, R6, #1284
0x0726	0x682C    LDR	R4, [R5, #0]
0x0728	0x430C    ORRS	R4, R1
0x072A	0x602C    STR	R4, [R5, #0]
; port end address is: 24 (R6)
; pin_code end address is: 28 (R7)
; config end address is: 0 (R0)
; pin_mask end address is: 4 (R1)
0x072C	0xB2FB    UXTB	R3, R7
0x072E	0x4632    MOV	R2, R6
;__Lib_GPIO_6.c, 458 :: 		
0x0730	0xE002    B	L_GPIO_Config78
L__GPIO_Config123:
;__Lib_GPIO_6.c, 443 :: 		
0x0732	0xB2D1    UXTB	R1, R2
0x0734	0x4632    MOV	R2, R6
0x0736	0xB2FB    UXTB	R3, R7
;__Lib_GPIO_6.c, 458 :: 		
L_GPIO_Config78:
;__Lib_GPIO_6.c, 460 :: 		
; port start address is: 8 (R2)
; pin_code start address is: 12 (R3)
; config start address is: 0 (R0)
; pin_mask start address is: 4 (R1)
0x0738	0xF2400480  MOVW	R4, __GPIO_CFG_SLEW_RATE
0x073C	0xEA000404  AND	R4, R0, R4, LSL #0
0x0740	0xB2A4    UXTH	R4, R4
0x0742	0xB174    CBZ	R4, L_GPIO_Config83
;__Lib_GPIO_6.c, 461 :: 		
0x0744	0xF2400440  MOVW	R4, __GPIO_CFG_DRIVE_8mA
0x0748	0xEA000404  AND	R4, R0, R4, LSL #0
0x074C	0xB2A4    UXTH	R4, R4
0x074E	0xB12C    CBZ	R4, L_GPIO_Config84
;__Lib_GPIO_6.c, 462 :: 		
0x0750	0xF50265A3  ADD	R5, R2, #1304
0x0754	0x682C    LDR	R4, [R5, #0]
0x0756	0x430C    ORRS	R4, R1
0x0758	0x602C    STR	R4, [R5, #0]
;__Lib_GPIO_6.c, 463 :: 		
0x075A	0xE001    B	L_GPIO_Config85
; port end address is: 8 (R2)
; pin_code end address is: 12 (R3)
; config end address is: 0 (R0)
; pin_mask end address is: 4 (R1)
L_GPIO_Config84:
;__Lib_GPIO_6.c, 465 :: 		
0x075C	0x2001    MOVS	R0, #1
0x075E	0xE0FA    B	L_end_GPIO_Config
L_GPIO_Config85:
;__Lib_GPIO_6.c, 466 :: 		
; pin_mask start address is: 4 (R1)
; config start address is: 0 (R0)
; pin_code start address is: 12 (R3)
; port start address is: 8 (R2)
0x0760	0xE006    B	L_GPIO_Config86
L_GPIO_Config83:
;__Lib_GPIO_6.c, 468 :: 		
0x0762	0xF50266A3  ADD	R6, R2, #1304
0x0766	0x43CD    MVN	R5, R1
0x0768	0xB2ED    UXTB	R5, R5
0x076A	0x6834    LDR	R4, [R6, #0]
0x076C	0x402C    ANDS	R4, R5
0x076E	0x6034    STR	R4, [R6, #0]
L_GPIO_Config86:
;__Lib_GPIO_6.c, 470 :: 		
0x0770	0xF2401400  MOVW	R4, __GPIO_CFG_DIGITAL_ENABLE
0x0774	0xEA000404  AND	R4, R0, R4, LSL #0
0x0778	0xB2A4    UXTH	R4, R4
0x077A	0xB12C    CBZ	R4, L_GPIO_Config87
;__Lib_GPIO_6.c, 471 :: 		
0x077C	0xF202551C  ADDW	R5, R2, #1308
0x0780	0x682C    LDR	R4, [R5, #0]
0x0782	0x430C    ORRS	R4, R1
0x0784	0x602C    STR	R4, [R5, #0]
0x0786	0xE006    B	L_GPIO_Config88
L_GPIO_Config87:
;__Lib_GPIO_6.c, 473 :: 		
0x0788	0xF202561C  ADDW	R6, R2, #1308
0x078C	0x43CD    MVN	R5, R1
0x078E	0xB2ED    UXTB	R5, R5
0x0790	0x6834    LDR	R4, [R6, #0]
0x0792	0x402C    ANDS	R4, R5
0x0794	0x6034    STR	R4, [R6, #0]
L_GPIO_Config88:
;__Lib_GPIO_6.c, 476 :: 		
0x0796	0xF2402400  MOVW	R4, __GPIO_CFG_ISOLATION_DISABLE
0x079A	0xEA000404  AND	R4, R0, R4, LSL #0
0x079E	0xB2A4    UXTH	R4, R4
0x07A0	0x2C00    CMP	R4, #0
0x07A2	0xD03A    BEQ	L_GPIO_Config89
;__Lib_GPIO_6.c, 477 :: 		
0x07A4	0x4C10    LDR	R4, [PC, #64]
0x07A6	0x42A2    CMP	R2, R4
0x07A8	0xF2400500  MOVW	R5, #0
0x07AC	0xD000    BEQ	L__GPIO_Config131
0x07AE	0x2501    MOVS	R5, #1
L__GPIO_Config131:
0x07B0	0x4C0E    LDR	R4, [PC, #56]
0x07B2	0x42A2    CMP	R2, R4
0x07B4	0xF2400400  MOVW	R4, #0
0x07B8	0xD000    BEQ	L__GPIO_Config132
0x07BA	0x2401    MOVS	R4, #1
L__GPIO_Config132:
0x07BC	0x4025    ANDS	R5, R4
0x07BE	0x4C0C    LDR	R4, [PC, #48]
0x07C0	0x42A2    CMP	R2, R4
0x07C2	0xF2400400  MOVW	R4, #0
0x07C6	0xD000    BEQ	L__GPIO_Config133
0x07C8	0x2401    MOVS	R4, #1
L__GPIO_Config133:
0x07CA	0x4025    ANDS	R5, R4
;__Lib_GPIO_6.c, 478 :: 		
0x07CC	0x4C09    LDR	R4, [PC, #36]
0x07CE	0x42A2    CMP	R2, R4
0x07D0	0xF2400400  MOVW	R4, #0
0x07D4	0xD000    BEQ	L__GPIO_Config134
0x07D6	0x2401    MOVS	R4, #1
L__GPIO_Config134:
0x07D8	0x4025    ANDS	R5, R4
0x07DA	0xE00D    B	#26
0x07DC	0xF000FFFF  	#-4096
0x07E0	0x00000000  	__GPIO_DIR_INPUT
0x07E4	0x00010000  	__GPIO_DIR_OUTPUT
0x07E8	0xC0004005  	#1074118656
0x07EC	0xB0004005  	#1074114560
0x07F0	0x90004005  	#1074106368
0x07F4	0x10004006  	#1074139136
0x07F8	0x4C59    LDR	R4, [PC, #356]
0x07FA	0x42A2    CMP	R2, R4
0x07FC	0xF2400400  MOVW	R4, #0
0x0800	0xD000    BEQ	L__GPIO_Config135
0x0802	0x2401    MOVS	R4, #1
L__GPIO_Config135:
0x0804	0xEA050404  AND	R4, R5, R4, LSL #0
0x0808	0xB10C    CBZ	R4, L_GPIO_Config90
; port end address is: 8 (R2)
; pin_code end address is: 12 (R3)
; config end address is: 0 (R0)
; pin_mask end address is: 4 (R1)
;__Lib_GPIO_6.c, 479 :: 		
0x080A	0x2001    MOVS	R0, #1
0x080C	0xE0A3    B	L_end_GPIO_Config
L_GPIO_Config90:
;__Lib_GPIO_6.c, 481 :: 		
; pin_mask start address is: 4 (R1)
; config start address is: 0 (R0)
; pin_code start address is: 12 (R3)
; port start address is: 8 (R2)
0x080E	0xF50265A5  ADD	R5, R2, #1320
0x0812	0x682C    LDR	R4, [R5, #0]
0x0814	0x430C    ORRS	R4, R1
0x0816	0x602C    STR	R4, [R5, #0]
;__Lib_GPIO_6.c, 483 :: 		
0x0818	0xE02A    B	L_GPIO_Config92
L_GPIO_Config89:
;__Lib_GPIO_6.c, 485 :: 		
0x081A	0x4C52    LDR	R4, [PC, #328]
0x081C	0x42A2    CMP	R2, R4
0x081E	0xF2400500  MOVW	R5, #0
0x0822	0xD100    BNE	L__GPIO_Config136
0x0824	0x2501    MOVS	R5, #1
L__GPIO_Config136:
0x0826	0x4C50    LDR	R4, [PC, #320]
0x0828	0x42A2    CMP	R2, R4
0x082A	0xF2400400  MOVW	R4, #0
0x082E	0xD100    BNE	L__GPIO_Config137
0x0830	0x2401    MOVS	R4, #1
L__GPIO_Config137:
0x0832	0x4325    ORRS	R5, R4
0x0834	0x4C4D    LDR	R4, [PC, #308]
0x0836	0x42A2    CMP	R2, R4
0x0838	0xF2400400  MOVW	R4, #0
0x083C	0xD100    BNE	L__GPIO_Config138
0x083E	0x2401    MOVS	R4, #1
L__GPIO_Config138:
0x0840	0x4325    ORRS	R5, R4
;__Lib_GPIO_6.c, 486 :: 		
0x0842	0x4C4B    LDR	R4, [PC, #300]
0x0844	0x42A2    CMP	R2, R4
0x0846	0xF2400400  MOVW	R4, #0
0x084A	0xD100    BNE	L__GPIO_Config139
0x084C	0x2401    MOVS	R4, #1
L__GPIO_Config139:
0x084E	0x4325    ORRS	R5, R4
0x0850	0x4C43    LDR	R4, [PC, #268]
0x0852	0x42A2    CMP	R2, R4
0x0854	0xF2400400  MOVW	R4, #0
0x0858	0xD100    BNE	L__GPIO_Config140
0x085A	0x2401    MOVS	R4, #1
L__GPIO_Config140:
0x085C	0xEA450404  ORR	R4, R5, R4, LSL #0
0x0860	0xB134    CBZ	R4, L_GPIO_Config93
;__Lib_GPIO_6.c, 487 :: 		
0x0862	0xF50266A5  ADD	R6, R2, #1320
0x0866	0x43CD    MVN	R5, R1
0x0868	0xB2ED    UXTB	R5, R5
0x086A	0x6834    LDR	R4, [R6, #0]
0x086C	0x402C    ANDS	R4, R5
0x086E	0x6034    STR	R4, [R6, #0]
L_GPIO_Config93:
;__Lib_GPIO_6.c, 488 :: 		
L_GPIO_Config92:
;__Lib_GPIO_6.c, 490 :: 		
0x0870	0xF6400400  MOVW	R4, __GPIO_CFG_ADC_SRC_TRIGGER
0x0874	0xEA000404  AND	R4, R0, R4, LSL #0
0x0878	0xB2A4    UXTH	R4, R4
0x087A	0xB12C    CBZ	R4, L_GPIO_Config94
;__Lib_GPIO_6.c, 491 :: 		
0x087C	0xF50265A6  ADD	R5, R2, #1328
0x0880	0x682C    LDR	R4, [R5, #0]
0x0882	0x430C    ORRS	R4, R1
0x0884	0x602C    STR	R4, [R5, #0]
0x0886	0xE006    B	L_GPIO_Config95
L_GPIO_Config94:
;__Lib_GPIO_6.c, 493 :: 		
0x0888	0xF50266A6  ADD	R6, R2, #1328
0x088C	0x43CD    MVN	R5, R1
0x088E	0xB2ED    UXTB	R5, R5
0x0890	0x6834    LDR	R4, [R6, #0]
0x0892	0x402C    ANDS	R4, R5
0x0894	0x6034    STR	R4, [R6, #0]
L_GPIO_Config95:
;__Lib_GPIO_6.c, 495 :: 		
0x0896	0xF2404400  MOVW	R4, __GPIO_CFG_ALT_FUNCTION
0x089A	0xEA000404  AND	R4, R0, R4, LSL #0
0x089E	0xB2A4    UXTH	R4, R4
; config end address is: 0 (R0)
0x08A0	0xB12C    CBZ	R4, L_GPIO_Config96
;__Lib_GPIO_6.c, 496 :: 		
0x08A2	0xF5026584  ADD	R5, R2, #1056
0x08A6	0x682C    LDR	R4, [R5, #0]
0x08A8	0x430C    ORRS	R4, R1
0x08AA	0x602C    STR	R4, [R5, #0]
0x08AC	0xE006    B	L_GPIO_Config97
L_GPIO_Config96:
;__Lib_GPIO_6.c, 498 :: 		
0x08AE	0xF5026684  ADD	R6, R2, #1056
0x08B2	0x43CD    MVN	R5, R1
0x08B4	0xB2ED    UXTB	R5, R5
0x08B6	0x6834    LDR	R4, [R6, #0]
0x08B8	0x402C    ANDS	R4, R5
0x08BA	0x6034    STR	R4, [R6, #0]
L_GPIO_Config97:
;__Lib_GPIO_6.c, 501 :: 		
0x08BC	0xB90B    CBNZ	R3, L_GPIO_Config98
; port end address is: 8 (R2)
; pin_code end address is: 12 (R3)
; pin_mask end address is: 4 (R1)
;__Lib_GPIO_6.c, 502 :: 		
0x08BE	0x2000    MOVS	R0, #0
0x08C0	0xE049    B	L_end_GPIO_Config
L_GPIO_Config98:
;__Lib_GPIO_6.c, 503 :: 		
; pin_mask start address is: 4 (R1)
; pin_code start address is: 12 (R3)
; port start address is: 8 (R2)
0x08C2	0x2B0F    CMP	R3, #15
0x08C4	0xD901    BLS	L_GPIO_Config99
; port end address is: 8 (R2)
; pin_code end address is: 12 (R3)
; pin_mask end address is: 4 (R1)
;__Lib_GPIO_6.c, 504 :: 		
0x08C6	0x2001    MOVS	R0, #1
0x08C8	0xE045    B	L_end_GPIO_Config
L_GPIO_Config99:
;__Lib_GPIO_6.c, 506 :: 		
; tmp_code start address is: 28 (R7)
; pin_mask start address is: 4 (R1)
; pin_code start address is: 12 (R3)
; port start address is: 8 (R2)
0x08CA	0x2700    MOVS	R7, #0
;__Lib_GPIO_6.c, 507 :: 		
; i start address is: 0 (R0)
0x08CC	0x2000    MOVS	R0, #0
; port end address is: 8 (R2)
; pin_code end address is: 12 (R3)
; i end address is: 0 (R0)
; pin_mask end address is: 4 (R1)
; tmp_code end address is: 28 (R7)
0x08CE	0xF88D3004  STRB	R3, [SP, #4]
0x08D2	0xB2C3    UXTB	R3, R0
0x08D4	0x4610    MOV	R0, R2
0x08D6	0xF89D2004  LDRB	R2, [SP, #4]
L_GPIO_Config100:
; i start address is: 12 (R3)
; tmp_code start address is: 28 (R7)
; pin_mask start address is: 4 (R1)
; pin_code start address is: 8 (R2)
; port start address is: 0 (R0)
0x08DA	0x2B08    CMP	R3, #8
0x08DC	0xD212    BCS	L_GPIO_Config101
;__Lib_GPIO_6.c, 508 :: 		
0x08DE	0xFA21F403  LSR	R4, R1, R3
0x08E2	0xB2E4    UXTB	R4, R4
0x08E4	0xF0040401  AND	R4, R4, #1
0x08E8	0xB2E4    UXTB	R4, R4
0x08EA	0xB144    CBZ	R4, L__GPIO_Config124
;__Lib_GPIO_6.c, 509 :: 		
0x08EC	0x009D    LSLS	R5, R3, #2
0x08EE	0xB22D    SXTH	R5, R5
0x08F0	0xF04F040F  MOV	R4, #15
0x08F4	0x40AC    LSLS	R4, R5
0x08F6	0xEA470504  ORR	R5, R7, R4, LSL #0
; tmp_code end address is: 28 (R7)
; tmp_code start address is: 20 (R5)
; tmp_code end address is: 20 (R5)
0x08FA	0x462F    MOV	R7, R5
0x08FC	0xE7FF    B	L_GPIO_Config103
L__GPIO_Config124:
;__Lib_GPIO_6.c, 508 :: 		
;__Lib_GPIO_6.c, 509 :: 		
L_GPIO_Config103:
;__Lib_GPIO_6.c, 507 :: 		
; tmp_code start address is: 28 (R7)
0x08FE	0x1C5B    ADDS	R3, R3, #1
0x0900	0xB2DB    UXTB	R3, R3
;__Lib_GPIO_6.c, 510 :: 		
; i end address is: 12 (R3)
0x0902	0xE7EA    B	L_GPIO_Config100
L_GPIO_Config101:
;__Lib_GPIO_6.c, 511 :: 		
0x0904	0xF200562C  ADDW	R6, R0, #1324
0x0908	0x43FD    MVN	R5, R7
; tmp_code end address is: 28 (R7)
0x090A	0x6834    LDR	R4, [R6, #0]
0x090C	0x402C    ANDS	R4, R5
0x090E	0x6034    STR	R4, [R6, #0]
;__Lib_GPIO_6.c, 512 :: 		
; tmp_code start address is: 24 (R6)
0x0910	0x2600    MOVS	R6, #0
;__Lib_GPIO_6.c, 513 :: 		
; i start address is: 12 (R3)
0x0912	0x2300    MOVS	R3, #0
; pin_mask end address is: 4 (R1)
; i end address is: 12 (R3)
; port end address is: 0 (R0)
; tmp_code end address is: 24 (R6)
0x0914	0xF88D3004  STRB	R3, [SP, #4]
0x0918	0xB2CB    UXTB	R3, R1
0x091A	0xF89D1004  LDRB	R1, [SP, #4]
L_GPIO_Config104:
; i start address is: 4 (R1)
; pin_mask start address is: 12 (R3)
; tmp_code start address is: 24 (R6)
; port start address is: 0 (R0)
; pin_code start address is: 8 (R2)
; pin_code end address is: 8 (R2)
; pin_mask start address is: 12 (R3)
; pin_mask end address is: 12 (R3)
0x091E	0x2908    CMP	R1, #8
0x0920	0xD213    BCS	L_GPIO_Config105
; pin_code end address is: 8 (R2)
; pin_mask end address is: 12 (R3)
;__Lib_GPIO_6.c, 514 :: 		
; pin_mask start address is: 12 (R3)
; pin_code start address is: 8 (R2)
0x0922	0xFA23F401  LSR	R4, R3, R1
0x0926	0xB2E4    UXTB	R4, R4
0x0928	0xF0040401  AND	R4, R4, #1
0x092C	0xB2E4    UXTB	R4, R4
0x092E	0xB14C    CBZ	R4, L__GPIO_Config125
;__Lib_GPIO_6.c, 515 :: 		
0x0930	0xB2D5    UXTB	R5, R2
0x0932	0x008C    LSLS	R4, R1, #2
0x0934	0xB224    SXTH	R4, R4
0x0936	0xFA05F404  LSL	R4, R5, R4
0x093A	0xEA460404  ORR	R4, R6, R4, LSL #0
; tmp_code end address is: 24 (R6)
; tmp_code start address is: 20 (R5)
0x093E	0x4625    MOV	R5, R4
; tmp_code end address is: 20 (R5)
0x0940	0x462E    MOV	R6, R5
0x0942	0xE7FF    B	L_GPIO_Config107
L__GPIO_Config125:
;__Lib_GPIO_6.c, 514 :: 		
;__Lib_GPIO_6.c, 515 :: 		
L_GPIO_Config107:
;__Lib_GPIO_6.c, 513 :: 		
; tmp_code start address is: 24 (R6)
0x0944	0x1C49    ADDS	R1, R1, #1
0x0946	0xB2C9    UXTB	R1, R1
;__Lib_GPIO_6.c, 516 :: 		
; pin_code end address is: 8 (R2)
; pin_mask end address is: 12 (R3)
; i end address is: 4 (R1)
0x0948	0xE7E9    B	L_GPIO_Config104
L_GPIO_Config105:
;__Lib_GPIO_6.c, 517 :: 		
0x094A	0xF200552C  ADDW	R5, R0, #1324
; port end address is: 0 (R0)
0x094E	0x682C    LDR	R4, [R5, #0]
0x0950	0x4334    ORRS	R4, R6
; tmp_code end address is: 24 (R6)
0x0952	0x602C    STR	R4, [R5, #0]
;__Lib_GPIO_6.c, 519 :: 		
0x0954	0x2000    MOVS	R0, #0
;__Lib_GPIO_6.c, 520 :: 		
L_end_GPIO_Config:
0x0956	0xF8DDE000  LDR	LR, [SP, #0]
0x095A	0xB002    ADD	SP, SP, #8
0x095C	0x4770    BX	LR
0x095E	0xBF00    NOP
0x0960	0x50004006  	#1074155520
0x0964	0xC0004005  	#1074118656
0x0968	0xB0004005  	#1074114560
0x096C	0x90004005  	#1074106368
0x0970	0x10004006  	#1074139136
; end of _GPIO_Config
_GPIO_Clk_Enable:
;__Lib_GPIO_6.c, 5 :: 		
; port start address is: 0 (R0)
0x0208	0xB081    SUB	SP, SP, #4
; port end address is: 0 (R0)
; port start address is: 0 (R0)
;__Lib_GPIO_6.c, 8 :: 		
0x020A	0x4966    LDR	R1, [PC, #408]
0x020C	0xEA000101  AND	R1, R0, R1, LSL #0
; port end address is: 0 (R0)
; _port start address is: 0 (R0)
0x0210	0x4608    MOV	R0, R1
;__Lib_GPIO_6.c, 9 :: 		
0x0212	0xE07D    B	L_GPIO_Clk_Enable0
; _port end address is: 0 (R0)
;__Lib_GPIO_6.c, 12 :: 		
L_GPIO_Clk_Enable2:
;__Lib_GPIO_6.c, 13 :: 		
0x0214	0x4964    LDR	R1, [PC, #400]
0x0216	0x6809    LDR	R1, [R1, #0]
0x0218	0xF0410201  ORR	R2, R1, #1
0x021C	0x4962    LDR	R1, [PC, #392]
0x021E	0x600A    STR	R2, [R1, #0]
;__Lib_GPIO_6.c, 14 :: 		
0x0220	0xE0BE    B	L_end_GPIO_Clk_Enable
;__Lib_GPIO_6.c, 18 :: 		
L_GPIO_Clk_Enable3:
;__Lib_GPIO_6.c, 19 :: 		
0x0222	0x4961    LDR	R1, [PC, #388]
0x0224	0x6809    LDR	R1, [R1, #0]
0x0226	0xF0410202  ORR	R2, R1, #2
0x022A	0x495F    LDR	R1, [PC, #380]
0x022C	0x600A    STR	R2, [R1, #0]
;__Lib_GPIO_6.c, 20 :: 		
0x022E	0xE0B7    B	L_end_GPIO_Clk_Enable
;__Lib_GPIO_6.c, 24 :: 		
L_GPIO_Clk_Enable4:
;__Lib_GPIO_6.c, 25 :: 		
0x0230	0x495D    LDR	R1, [PC, #372]
0x0232	0x6809    LDR	R1, [R1, #0]
0x0234	0xF0410204  ORR	R2, R1, #4
0x0238	0x495B    LDR	R1, [PC, #364]
0x023A	0x600A    STR	R2, [R1, #0]
;__Lib_GPIO_6.c, 26 :: 		
0x023C	0xE0B0    B	L_end_GPIO_Clk_Enable
;__Lib_GPIO_6.c, 30 :: 		
L_GPIO_Clk_Enable5:
;__Lib_GPIO_6.c, 31 :: 		
0x023E	0x495A    LDR	R1, [PC, #360]
0x0240	0x6809    LDR	R1, [R1, #0]
0x0242	0xF0410208  ORR	R2, R1, #8
0x0246	0x4958    LDR	R1, [PC, #352]
0x0248	0x600A    STR	R2, [R1, #0]
;__Lib_GPIO_6.c, 32 :: 		
0x024A	0xE0A9    B	L_end_GPIO_Clk_Enable
;__Lib_GPIO_6.c, 36 :: 		
L_GPIO_Clk_Enable6:
;__Lib_GPIO_6.c, 37 :: 		
0x024C	0x4956    LDR	R1, [PC, #344]
0x024E	0x6809    LDR	R1, [R1, #0]
0x0250	0xF0410210  ORR	R2, R1, #16
0x0254	0x4954    LDR	R1, [PC, #336]
0x0256	0x600A    STR	R2, [R1, #0]
;__Lib_GPIO_6.c, 38 :: 		
0x0258	0xE0A2    B	L_end_GPIO_Clk_Enable
;__Lib_GPIO_6.c, 42 :: 		
L_GPIO_Clk_Enable7:
;__Lib_GPIO_6.c, 43 :: 		
0x025A	0x4953    LDR	R1, [PC, #332]
0x025C	0x6809    LDR	R1, [R1, #0]
0x025E	0xF0410220  ORR	R2, R1, #32
0x0262	0x4951    LDR	R1, [PC, #324]
0x0264	0x600A    STR	R2, [R1, #0]
;__Lib_GPIO_6.c, 44 :: 		
0x0266	0xE09B    B	L_end_GPIO_Clk_Enable
;__Lib_GPIO_6.c, 48 :: 		
L_GPIO_Clk_Enable8:
;__Lib_GPIO_6.c, 49 :: 		
0x0268	0x494F    LDR	R1, [PC, #316]
0x026A	0x6809    LDR	R1, [R1, #0]
0x026C	0xF0410240  ORR	R2, R1, #64
0x0270	0x494D    LDR	R1, [PC, #308]
0x0272	0x600A    STR	R2, [R1, #0]
;__Lib_GPIO_6.c, 50 :: 		
0x0274	0xE094    B	L_end_GPIO_Clk_Enable
;__Lib_GPIO_6.c, 54 :: 		
L_GPIO_Clk_Enable9:
;__Lib_GPIO_6.c, 55 :: 		
0x0276	0x494C    LDR	R1, [PC, #304]
0x0278	0x6809    LDR	R1, [R1, #0]
0x027A	0xF0410280  ORR	R2, R1, #128
0x027E	0x494A    LDR	R1, [PC, #296]
0x0280	0x600A    STR	R2, [R1, #0]
;__Lib_GPIO_6.c, 56 :: 		
0x0282	0xE08D    B	L_end_GPIO_Clk_Enable
;__Lib_GPIO_6.c, 60 :: 		
L_GPIO_Clk_Enable10:
;__Lib_GPIO_6.c, 61 :: 		
0x0284	0x4948    LDR	R1, [PC, #288]
0x0286	0x6809    LDR	R1, [R1, #0]
0x0288	0xF4417280  ORR	R2, R1, #256
0x028C	0x4946    LDR	R1, [PC, #280]
0x028E	0x600A    STR	R2, [R1, #0]
;__Lib_GPIO_6.c, 62 :: 		
0x0290	0xE086    B	L_end_GPIO_Clk_Enable
;__Lib_GPIO_6.c, 66 :: 		
L_GPIO_Clk_Enable11:
;__Lib_GPIO_6.c, 67 :: 		
0x0292	0x4945    LDR	R1, [PC, #276]
0x0294	0x6809    LDR	R1, [R1, #0]
0x0296	0xF4417200  ORR	R2, R1, #512
0x029A	0x4943    LDR	R1, [PC, #268]
0x029C	0x600A    STR	R2, [R1, #0]
;__Lib_GPIO_6.c, 68 :: 		
0x029E	0xE07F    B	L_end_GPIO_Clk_Enable
;__Lib_GPIO_6.c, 72 :: 		
L_GPIO_Clk_Enable12:
;__Lib_GPIO_6.c, 73 :: 		
0x02A0	0x4941    LDR	R1, [PC, #260]
0x02A2	0x6809    LDR	R1, [R1, #0]
0x02A4	0xF4416280  ORR	R2, R1, #1024
0x02A8	0x493F    LDR	R1, [PC, #252]
0x02AA	0x600A    STR	R2, [R1, #0]
;__Lib_GPIO_6.c, 74 :: 		
0x02AC	0xE078    B	L_end_GPIO_Clk_Enable
;__Lib_GPIO_6.c, 78 :: 		
L_GPIO_Clk_Enable13:
;__Lib_GPIO_6.c, 79 :: 		
0x02AE	0x493E    LDR	R1, [PC, #248]
0x02B0	0x6809    LDR	R1, [R1, #0]
0x02B2	0xF4416200  ORR	R2, R1, #2048
0x02B6	0x493C    LDR	R1, [PC, #240]
0x02B8	0x600A    STR	R2, [R1, #0]
;__Lib_GPIO_6.c, 80 :: 		
0x02BA	0xE071    B	L_end_GPIO_Clk_Enable
;__Lib_GPIO_6.c, 84 :: 		
L_GPIO_Clk_Enable14:
;__Lib_GPIO_6.c, 85 :: 		
0x02BC	0x493A    LDR	R1, [PC, #232]
0x02BE	0x6809    LDR	R1, [R1, #0]
0x02C0	0xF4415280  ORR	R2, R1, #4096
0x02C4	0x4938    LDR	R1, [PC, #224]
0x02C6	0x600A    STR	R2, [R1, #0]
;__Lib_GPIO_6.c, 86 :: 		
0x02C8	0xE06A    B	L_end_GPIO_Clk_Enable
;__Lib_GPIO_6.c, 90 :: 		
L_GPIO_Clk_Enable15:
;__Lib_GPIO_6.c, 91 :: 		
0x02CA	0x4937    LDR	R1, [PC, #220]
0x02CC	0x6809    LDR	R1, [R1, #0]
0x02CE	0xF4415200  ORR	R2, R1, #8192
0x02D2	0x4935    LDR	R1, [PC, #212]
0x02D4	0x600A    STR	R2, [R1, #0]
;__Lib_GPIO_6.c, 92 :: 		
0x02D6	0xE063    B	L_end_GPIO_Clk_Enable
;__Lib_GPIO_6.c, 96 :: 		
L_GPIO_Clk_Enable16:
;__Lib_GPIO_6.c, 97 :: 		
0x02D8	0x4933    LDR	R1, [PC, #204]
0x02DA	0x6809    LDR	R1, [R1, #0]
0x02DC	0xF4414280  ORR	R2, R1, #16384
0x02E0	0x4931    LDR	R1, [PC, #196]
0x02E2	0x600A    STR	R2, [R1, #0]
;__Lib_GPIO_6.c, 98 :: 		
0x02E4	0xE05C    B	L_end_GPIO_Clk_Enable
;__Lib_GPIO_6.c, 102 :: 		
L_GPIO_Clk_Enable17:
;__Lib_GPIO_6.c, 103 :: 		
0x02E6	0x4930    LDR	R1, [PC, #192]
0x02E8	0x6809    LDR	R1, [R1, #0]
0x02EA	0xF4414200  ORR	R2, R1, #32768
0x02EE	0x492E    LDR	R1, [PC, #184]
0x02F0	0x600A    STR	R2, [R1, #0]
;__Lib_GPIO_6.c, 104 :: 		
0x02F2	0xE055    B	L_end_GPIO_Clk_Enable
;__Lib_GPIO_6.c, 108 :: 		
L_GPIO_Clk_Enable18:
;__Lib_GPIO_6.c, 109 :: 		
0x02F4	0x492C    LDR	R1, [PC, #176]
0x02F6	0x6809    LDR	R1, [R1, #0]
0x02F8	0xF4413280  ORR	R2, R1, #65536
0x02FC	0x492A    LDR	R1, [PC, #168]
0x02FE	0x600A    STR	R2, [R1, #0]
;__Lib_GPIO_6.c, 110 :: 		
0x0300	0xE04E    B	L_end_GPIO_Clk_Enable
;__Lib_GPIO_6.c, 114 :: 		
L_GPIO_Clk_Enable19:
;__Lib_GPIO_6.c, 115 :: 		
0x0302	0x4929    LDR	R1, [PC, #164]
0x0304	0x6809    LDR	R1, [R1, #0]
0x0306	0xF4413200  ORR	R2, R1, #131072
0x030A	0x4927    LDR	R1, [PC, #156]
0x030C	0x600A    STR	R2, [R1, #0]
;__Lib_GPIO_6.c, 116 :: 		
0x030E	0xE047    B	L_end_GPIO_Clk_Enable
;__Lib_GPIO_6.c, 119 :: 		
L_GPIO_Clk_Enable0:
; _port start address is: 0 (R0)
0x0310	0x4926    LDR	R1, [PC, #152]
0x0312	0x4288    CMP	R0, R1
0x0314	0xF43FAF7E  BEQ	L_GPIO_Clk_Enable2
0x0318	0x4925    LDR	R1, [PC, #148]
0x031A	0x4288    CMP	R0, R1
0x031C	0xF43FAF81  BEQ	L_GPIO_Clk_Enable3
0x0320	0x4924    LDR	R1, [PC, #144]
0x0322	0x4288    CMP	R0, R1
0x0324	0xF43FAF84  BEQ	L_GPIO_Clk_Enable4
0x0328	0x4923    LDR	R1, [PC, #140]
0x032A	0x4288    CMP	R0, R1
0x032C	0xF43FAF87  BEQ	L_GPIO_Clk_Enable5
0x0330	0x4922    LDR	R1, [PC, #136]
0x0332	0x4288    CMP	R0, R1
0x0334	0xF43FAF8A  BEQ	L_GPIO_Clk_Enable6
0x0338	0x4921    LDR	R1, [PC, #132]
0x033A	0x4288    CMP	R0, R1
0x033C	0xF43FAF8D  BEQ	L_GPIO_Clk_Enable7
0x0340	0x4920    LDR	R1, [PC, #128]
0x0342	0x4288    CMP	R0, R1
0x0344	0xF43FAF90  BEQ	L_GPIO_Clk_Enable8
0x0348	0x491F    LDR	R1, [PC, #124]
0x034A	0x4288    CMP	R0, R1
0x034C	0xF43FAF93  BEQ	L_GPIO_Clk_Enable9
0x0350	0x491E    LDR	R1, [PC, #120]
0x0352	0x4288    CMP	R0, R1
0x0354	0xF43FAF96  BEQ	L_GPIO_Clk_Enable10
0x0358	0x491D    LDR	R1, [PC, #116]
0x035A	0x4288    CMP	R0, R1
0x035C	0xF43FAF99  BEQ	L_GPIO_Clk_Enable11
0x0360	0x491C    LDR	R1, [PC, #112]
0x0362	0x4288    CMP	R0, R1
0x0364	0xF43FAF9C  BEQ	L_GPIO_Clk_Enable12
0x0368	0x491B    LDR	R1, [PC, #108]
0x036A	0x4288    CMP	R0, R1
0x036C	0xF43FAF9F  BEQ	L_GPIO_Clk_Enable13
0x0370	0x491A    LDR	R1, [PC, #104]
0x0372	0x4288    CMP	R0, R1
0x0374	0xF43FAFA2  BEQ	L_GPIO_Clk_Enable14
0x0378	0x4919    LDR	R1, [PC, #100]
0x037A	0x4288    CMP	R0, R1
0x037C	0xF43FAFA5  BEQ	L_GPIO_Clk_Enable15
0x0380	0x4918    LDR	R1, [PC, #96]
0x0382	0x4288    CMP	R0, R1
0x0384	0xF43FAFA8  BEQ	L_GPIO_Clk_Enable16
0x0388	0x4917    LDR	R1, [PC, #92]
0x038A	0x4288    CMP	R0, R1
0x038C	0xF43FAFAB  BEQ	L_GPIO_Clk_Enable17
0x0390	0x4916    LDR	R1, [PC, #88]
0x0392	0x4288    CMP	R0, R1
0x0394	0xF43FAFAE  BEQ	L_GPIO_Clk_Enable18
0x0398	0x4915    LDR	R1, [PC, #84]
0x039A	0x4288    CMP	R0, R1
0x039C	0xF43FAFB1  BEQ	L_GPIO_Clk_Enable19
; _port end address is: 0 (R0)
;__Lib_GPIO_6.c, 120 :: 		
L_end_GPIO_Clk_Enable:
0x03A0	0xB001    ADD	SP, SP, #4
0x03A2	0x4770    BX	LR
0x03A4	0xF000FFFF  	#-4096
0x03A8	0xE608400F  	SYSCTL_RCGCGPIO+0
0x03AC	0x80004005  	#1074102272
0x03B0	0x90004005  	#1074106368
0x03B4	0xA0004005  	#1074110464
0x03B8	0xB0004005  	#1074114560
0x03BC	0xC0004005  	#1074118656
0x03C0	0xD0004005  	#1074122752
0x03C4	0xE0004005  	#1074126848
0x03C8	0xF0004005  	#1074130944
0x03CC	0x00004006  	#1074135040
0x03D0	0x10004006  	#1074139136
0x03D4	0x20004006  	#1074143232
0x03D8	0x30004006  	#1074147328
0x03DC	0x40004006  	#1074151424
0x03E0	0x50004006  	#1074155520
0x03E4	0x60004006  	#1074159616
0x03E8	0x70004006  	#1074163712
0x03EC	0x80004006  	#1074167808
0x03F0	0x90004006  	#1074171904
; end of _GPIO_Clk_Enable
_GPIO_Digital_Output:
;__Lib_GPIO_6.c, 534 :: 		
; pin_mask start address is: 4 (R1)
; port start address is: 0 (R0)
0x0D5C	0xB081    SUB	SP, SP, #4
0x0D5E	0xF8CDE000  STR	LR, [SP, #0]
; pin_mask end address is: 4 (R1)
; port end address is: 0 (R0)
; port start address is: 0 (R0)
; pin_mask start address is: 4 (R1)
;__Lib_GPIO_6.c, 535 :: 		
0x0D62	0x2400    MOVS	R4, #0
0x0D64	0xF2400340  MOVW	R3, __GPIO_CFG_DRIVE_8mA
0x0D68	0xB21B    SXTH	R3, R3
0x0D6A	0xF2401200  MOVW	R2, __GPIO_CFG_DIGITAL_ENABLE
0x0D6E	0xB212    SXTH	R2, R2
0x0D70	0x431A    ORRS	R2, R3
0x0D72	0xB293    UXTH	R3, R2
0x0D74	0x2201    MOVS	R2, __GPIO_DIR_OUTPUT
; pin_mask end address is: 4 (R1)
; port end address is: 0 (R0)
0x0D76	0xB410    PUSH	(R4)
0x0D78	0xF7FFFB3C  BL	_GPIO_Config+0
0x0D7C	0xB001    ADD	SP, SP, #4
;__Lib_GPIO_6.c, 536 :: 		
L_end_GPIO_Digital_Output:
0x0D7E	0xF8DDE000  LDR	LR, [SP, #0]
0x0D82	0xB001    ADD	SP, SP, #4
0x0D84	0x4770    BX	LR
; end of _GPIO_Digital_Output
easymx_v7_TM4C129XNCZAD__gpioInit_2:
;__em_c129_gpio.c, 102 :: 		static T_mikrobus_ret _gpioInit_2(T_mikrobus_pin pin, T_gpio_dir dir)
; dir start address is: 4 (R1)
; pin start address is: 0 (R0)
0x1160	0xB081    SUB	SP, SP, #4
0x1162	0xF8CDE000  STR	LR, [SP, #0]
; dir end address is: 4 (R1)
; pin end address is: 0 (R0)
; pin start address is: 0 (R0)
; dir start address is: 4 (R1)
;__em_c129_gpio.c, 104 :: 		switch( pin )
0x1166	0xE091    B	L_easymx_v7_TM4C129XNCZAD__gpioInit_239
; pin end address is: 0 (R0)
;__em_c129_gpio.c, 106 :: 		case _MIKROBUS_AN_PIN    : if(dir == _GPIO_INPUT) GPIO_Digital_Input(&GPIO_PORTE_AHB, _GPIO_PINMASK_5); else GPIO_Digital_Output(&GPIO_PORTE_AHB, _GPIO_PINMASK_5); break;
L_easymx_v7_TM4C129XNCZAD__gpioInit_241:
0x1168	0x2901    CMP	R1, #1
0x116A	0xD104    BNE	L_easymx_v7_TM4C129XNCZAD__gpioInit_242
; dir end address is: 4 (R1)
0x116C	0x2120    MOVS	R1, #32
0x116E	0x485A    LDR	R0, [PC, #360]
0x1170	0xF7FFFE0A  BL	_GPIO_Digital_Input+0
0x1174	0xE003    B	L_easymx_v7_TM4C129XNCZAD__gpioInit_243
L_easymx_v7_TM4C129XNCZAD__gpioInit_242:
0x1176	0x2120    MOVS	R1, #32
0x1178	0x4857    LDR	R0, [PC, #348]
0x117A	0xF7FFFDEF  BL	_GPIO_Digital_Output+0
L_easymx_v7_TM4C129XNCZAD__gpioInit_243:
0x117E	0xE0A5    B	L_easymx_v7_TM4C129XNCZAD__gpioInit_240
;__em_c129_gpio.c, 107 :: 		case _MIKROBUS_RST_PIN   : if(dir == _GPIO_INPUT) GPIO_Digital_Input(&GPIO_PORTE_AHB, _GPIO_PINMASK_1); else GPIO_Digital_Output(&GPIO_PORTE_AHB, _GPIO_PINMASK_1); break;
L_easymx_v7_TM4C129XNCZAD__gpioInit_244:
; dir start address is: 4 (R1)
0x1180	0x2901    CMP	R1, #1
0x1182	0xD104    BNE	L_easymx_v7_TM4C129XNCZAD__gpioInit_245
; dir end address is: 4 (R1)
0x1184	0x2102    MOVS	R1, #2
0x1186	0x4854    LDR	R0, [PC, #336]
0x1188	0xF7FFFDFE  BL	_GPIO_Digital_Input+0
0x118C	0xE003    B	L_easymx_v7_TM4C129XNCZAD__gpioInit_246
L_easymx_v7_TM4C129XNCZAD__gpioInit_245:
0x118E	0x2102    MOVS	R1, #2
0x1190	0x4851    LDR	R0, [PC, #324]
0x1192	0xF7FFFDE3  BL	_GPIO_Digital_Output+0
L_easymx_v7_TM4C129XNCZAD__gpioInit_246:
0x1196	0xE099    B	L_easymx_v7_TM4C129XNCZAD__gpioInit_240
;__em_c129_gpio.c, 108 :: 		case _MIKROBUS_CS_PIN    : if(dir == _GPIO_INPUT) GPIO_Digital_Input(&GPIO_PORTB_AHB, _GPIO_PINMASK_5); else GPIO_Digital_Output(&GPIO_PORTB_AHB, _GPIO_PINMASK_5); break;
L_easymx_v7_TM4C129XNCZAD__gpioInit_247:
; dir start address is: 4 (R1)
0x1198	0x2901    CMP	R1, #1
0x119A	0xD104    BNE	L_easymx_v7_TM4C129XNCZAD__gpioInit_248
; dir end address is: 4 (R1)
0x119C	0x2120    MOVS	R1, #32
0x119E	0x484F    LDR	R0, [PC, #316]
0x11A0	0xF7FFFDF2  BL	_GPIO_Digital_Input+0
0x11A4	0xE003    B	L_easymx_v7_TM4C129XNCZAD__gpioInit_249
L_easymx_v7_TM4C129XNCZAD__gpioInit_248:
0x11A6	0x2120    MOVS	R1, #32
0x11A8	0x484C    LDR	R0, [PC, #304]
0x11AA	0xF7FFFDD7  BL	_GPIO_Digital_Output+0
L_easymx_v7_TM4C129XNCZAD__gpioInit_249:
0x11AE	0xE08D    B	L_easymx_v7_TM4C129XNCZAD__gpioInit_240
;__em_c129_gpio.c, 109 :: 		case _MIKROBUS_SCK_PIN   : if(dir == _GPIO_INPUT) GPIO_Digital_Input(&GPIO_PORTA_AHB, _GPIO_PINMASK_2); else GPIO_Digital_Output(&GPIO_PORTA_AHB, _GPIO_PINMASK_2); break;
L_easymx_v7_TM4C129XNCZAD__gpioInit_250:
; dir start address is: 4 (R1)
0x11B0	0x2901    CMP	R1, #1
0x11B2	0xD104    BNE	L_easymx_v7_TM4C129XNCZAD__gpioInit_251
; dir end address is: 4 (R1)
0x11B4	0x2104    MOVS	R1, #4
0x11B6	0x484A    LDR	R0, [PC, #296]
0x11B8	0xF7FFFDE6  BL	_GPIO_Digital_Input+0
0x11BC	0xE003    B	L_easymx_v7_TM4C129XNCZAD__gpioInit_252
L_easymx_v7_TM4C129XNCZAD__gpioInit_251:
0x11BE	0x2104    MOVS	R1, #4
0x11C0	0x4847    LDR	R0, [PC, #284]
0x11C2	0xF7FFFDCB  BL	_GPIO_Digital_Output+0
L_easymx_v7_TM4C129XNCZAD__gpioInit_252:
0x11C6	0xE081    B	L_easymx_v7_TM4C129XNCZAD__gpioInit_240
;__em_c129_gpio.c, 110 :: 		case _MIKROBUS_MISO_PIN  : if(dir == _GPIO_INPUT) GPIO_Digital_Input(&GPIO_PORTA_AHB, _GPIO_PINMASK_5); else GPIO_Digital_Output(&GPIO_PORTA_AHB, _GPIO_PINMASK_5); break;
L_easymx_v7_TM4C129XNCZAD__gpioInit_253:
; dir start address is: 4 (R1)
0x11C8	0x2901    CMP	R1, #1
0x11CA	0xD104    BNE	L_easymx_v7_TM4C129XNCZAD__gpioInit_254
; dir end address is: 4 (R1)
0x11CC	0x2120    MOVS	R1, #32
0x11CE	0x4844    LDR	R0, [PC, #272]
0x11D0	0xF7FFFDDA  BL	_GPIO_Digital_Input+0
0x11D4	0xE003    B	L_easymx_v7_TM4C129XNCZAD__gpioInit_255
L_easymx_v7_TM4C129XNCZAD__gpioInit_254:
0x11D6	0x2120    MOVS	R1, #32
0x11D8	0x4841    LDR	R0, [PC, #260]
0x11DA	0xF7FFFDBF  BL	_GPIO_Digital_Output+0
L_easymx_v7_TM4C129XNCZAD__gpioInit_255:
0x11DE	0xE075    B	L_easymx_v7_TM4C129XNCZAD__gpioInit_240
;__em_c129_gpio.c, 111 :: 		case _MIKROBUS_MOSI_PIN  : if(dir == _GPIO_INPUT) GPIO_Digital_Input(&GPIO_PORTA_AHB, _GPIO_PINMASK_4); else GPIO_Digital_Output(&GPIO_PORTA_AHB, _GPIO_PINMASK_4); break;
L_easymx_v7_TM4C129XNCZAD__gpioInit_256:
; dir start address is: 4 (R1)
0x11E0	0x2901    CMP	R1, #1
0x11E2	0xD104    BNE	L_easymx_v7_TM4C129XNCZAD__gpioInit_257
; dir end address is: 4 (R1)
0x11E4	0x2110    MOVS	R1, #16
0x11E6	0x483E    LDR	R0, [PC, #248]
0x11E8	0xF7FFFDCE  BL	_GPIO_Digital_Input+0
0x11EC	0xE003    B	L_easymx_v7_TM4C129XNCZAD__gpioInit_258
L_easymx_v7_TM4C129XNCZAD__gpioInit_257:
0x11EE	0x2110    MOVS	R1, #16
0x11F0	0x483B    LDR	R0, [PC, #236]
0x11F2	0xF7FFFDB3  BL	_GPIO_Digital_Output+0
L_easymx_v7_TM4C129XNCZAD__gpioInit_258:
0x11F6	0xE069    B	L_easymx_v7_TM4C129XNCZAD__gpioInit_240
;__em_c129_gpio.c, 112 :: 		case _MIKROBUS_PWM_PIN   : if(dir == _GPIO_INPUT) GPIO_Digital_Input(&GPIO_PORTD_AHB, _GPIO_PINMASK_1); else GPIO_Digital_Output(&GPIO_PORTD_AHB, _GPIO_PINMASK_1); break;
L_easymx_v7_TM4C129XNCZAD__gpioInit_259:
; dir start address is: 4 (R1)
0x11F8	0x2901    CMP	R1, #1
0x11FA	0xD104    BNE	L_easymx_v7_TM4C129XNCZAD__gpioInit_260
; dir end address is: 4 (R1)
0x11FC	0x2102    MOVS	R1, #2
0x11FE	0x4839    LDR	R0, [PC, #228]
0x1200	0xF7FFFDC2  BL	_GPIO_Digital_Input+0
0x1204	0xE003    B	L_easymx_v7_TM4C129XNCZAD__gpioInit_261
L_easymx_v7_TM4C129XNCZAD__gpioInit_260:
0x1206	0x2102    MOVS	R1, #2
0x1208	0x4836    LDR	R0, [PC, #216]
0x120A	0xF7FFFDA7  BL	_GPIO_Digital_Output+0
L_easymx_v7_TM4C129XNCZAD__gpioInit_261:
0x120E	0xE05D    B	L_easymx_v7_TM4C129XNCZAD__gpioInit_240
;__em_c129_gpio.c, 113 :: 		case _MIKROBUS_INT_PIN   : if(dir == _GPIO_INPUT) GPIO_Digital_Input(&GPIO_PORTD_AHB, _GPIO_PINMASK_6); else GPIO_Digital_Output(&GPIO_PORTD_AHB, _GPIO_PINMASK_6); break;
L_easymx_v7_TM4C129XNCZAD__gpioInit_262:
; dir start address is: 4 (R1)
0x1210	0x2901    CMP	R1, #1
0x1212	0xD104    BNE	L_easymx_v7_TM4C129XNCZAD__gpioInit_263
; dir end address is: 4 (R1)
0x1214	0x2140    MOVS	R1, #64
0x1216	0x4833    LDR	R0, [PC, #204]
0x1218	0xF7FFFDB6  BL	_GPIO_Digital_Input+0
0x121C	0xE003    B	L_easymx_v7_TM4C129XNCZAD__gpioInit_264
L_easymx_v7_TM4C129XNCZAD__gpioInit_263:
0x121E	0x2140    MOVS	R1, #64
0x1220	0x4830    LDR	R0, [PC, #192]
0x1222	0xF7FFFD9B  BL	_GPIO_Digital_Output+0
L_easymx_v7_TM4C129XNCZAD__gpioInit_264:
0x1226	0xE051    B	L_easymx_v7_TM4C129XNCZAD__gpioInit_240
;__em_c129_gpio.c, 114 :: 		case _MIKROBUS_RX_PIN    : if(dir == _GPIO_INPUT) GPIO_Digital_Input(&GPIO_PORTC_AHB, _GPIO_PINMASK_4); else GPIO_Digital_Output(&GPIO_PORTC_AHB, _GPIO_PINMASK_4); break;
L_easymx_v7_TM4C129XNCZAD__gpioInit_265:
; dir start address is: 4 (R1)
0x1228	0x2901    CMP	R1, #1
0x122A	0xD104    BNE	L_easymx_v7_TM4C129XNCZAD__gpioInit_266
; dir end address is: 4 (R1)
0x122C	0x2110    MOVS	R1, #16
0x122E	0x482E    LDR	R0, [PC, #184]
0x1230	0xF7FFFDAA  BL	_GPIO_Digital_Input+0
0x1234	0xE003    B	L_easymx_v7_TM4C129XNCZAD__gpioInit_267
L_easymx_v7_TM4C129XNCZAD__gpioInit_266:
0x1236	0x2110    MOVS	R1, #16
0x1238	0x482B    LDR	R0, [PC, #172]
0x123A	0xF7FFFD8F  BL	_GPIO_Digital_Output+0
L_easymx_v7_TM4C129XNCZAD__gpioInit_267:
0x123E	0xE045    B	L_easymx_v7_TM4C129XNCZAD__gpioInit_240
;__em_c129_gpio.c, 115 :: 		case _MIKROBUS_TX_PIN    : if(dir == _GPIO_INPUT) GPIO_Digital_Input(&GPIO_PORTC_AHB, _GPIO_PINMASK_5); else GPIO_Digital_Output(&GPIO_PORTC_AHB, _GPIO_PINMASK_5); break;
L_easymx_v7_TM4C129XNCZAD__gpioInit_268:
; dir start address is: 4 (R1)
0x1240	0x2901    CMP	R1, #1
0x1242	0xD104    BNE	L_easymx_v7_TM4C129XNCZAD__gpioInit_269
; dir end address is: 4 (R1)
0x1244	0x2120    MOVS	R1, #32
0x1246	0x4828    LDR	R0, [PC, #160]
0x1248	0xF7FFFD9E  BL	_GPIO_Digital_Input+0
0x124C	0xE003    B	L_easymx_v7_TM4C129XNCZAD__gpioInit_270
L_easymx_v7_TM4C129XNCZAD__gpioInit_269:
0x124E	0x2120    MOVS	R1, #32
0x1250	0x4825    LDR	R0, [PC, #148]
0x1252	0xF7FFFD83  BL	_GPIO_Digital_Output+0
L_easymx_v7_TM4C129XNCZAD__gpioInit_270:
0x1256	0xE039    B	L_easymx_v7_TM4C129XNCZAD__gpioInit_240
;__em_c129_gpio.c, 116 :: 		case _MIKROBUS_SCL_PIN   : if(dir == _GPIO_INPUT) GPIO_Digital_Input(&GPIO_PORTB_AHB, _GPIO_PINMASK_2); else GPIO_Digital_Output(&GPIO_PORTB_AHB, _GPIO_PINMASK_2); break;
L_easymx_v7_TM4C129XNCZAD__gpioInit_271:
; dir start address is: 4 (R1)
0x1258	0x2901    CMP	R1, #1
0x125A	0xD104    BNE	L_easymx_v7_TM4C129XNCZAD__gpioInit_272
; dir end address is: 4 (R1)
0x125C	0x2104    MOVS	R1, #4
0x125E	0x481F    LDR	R0, [PC, #124]
0x1260	0xF7FFFD92  BL	_GPIO_Digital_Input+0
0x1264	0xE003    B	L_easymx_v7_TM4C129XNCZAD__gpioInit_273
L_easymx_v7_TM4C129XNCZAD__gpioInit_272:
0x1266	0x2104    MOVS	R1, #4
0x1268	0x481C    LDR	R0, [PC, #112]
0x126A	0xF7FFFD77  BL	_GPIO_Digital_Output+0
L_easymx_v7_TM4C129XNCZAD__gpioInit_273:
0x126E	0xE02D    B	L_easymx_v7_TM4C129XNCZAD__gpioInit_240
;__em_c129_gpio.c, 117 :: 		case _MIKROBUS_SDA_PIN   : if(dir == _GPIO_INPUT) GPIO_Digital_Input(&GPIO_PORTB_AHB, _GPIO_PINMASK_3); else GPIO_Digital_Output(&GPIO_PORTB_AHB, _GPIO_PINMASK_3); break;
L_easymx_v7_TM4C129XNCZAD__gpioInit_274:
; dir start address is: 4 (R1)
0x1270	0x2901    CMP	R1, #1
0x1272	0xD104    BNE	L_easymx_v7_TM4C129XNCZAD__gpioInit_275
; dir end address is: 4 (R1)
0x1274	0x2108    MOVS	R1, #8
0x1276	0x4819    LDR	R0, [PC, #100]
0x1278	0xF7FFFD86  BL	_GPIO_Digital_Input+0
0x127C	0xE003    B	L_easymx_v7_TM4C129XNCZAD__gpioInit_276
L_easymx_v7_TM4C129XNCZAD__gpioInit_275:
0x127E	0x2108    MOVS	R1, #8
0x1280	0x4816    LDR	R0, [PC, #88]
0x1282	0xF7FFFD6B  BL	_GPIO_Digital_Output+0
L_easymx_v7_TM4C129XNCZAD__gpioInit_276:
0x1286	0xE021    B	L_easymx_v7_TM4C129XNCZAD__gpioInit_240
;__em_c129_gpio.c, 118 :: 		default                  : return _MIKROBUS_ERR_PIN;
L_easymx_v7_TM4C129XNCZAD__gpioInit_277:
0x1288	0x2001    MOVS	R0, #1
0x128A	0xE020    B	L_end__gpioInit_2
;__em_c129_gpio.c, 119 :: 		}
L_easymx_v7_TM4C129XNCZAD__gpioInit_239:
; dir start address is: 4 (R1)
; pin start address is: 0 (R0)
0x128C	0x2800    CMP	R0, #0
0x128E	0xF43FAF6B  BEQ	L_easymx_v7_TM4C129XNCZAD__gpioInit_241
0x1292	0x2801    CMP	R0, #1
0x1294	0xF43FAF74  BEQ	L_easymx_v7_TM4C129XNCZAD__gpioInit_244
0x1298	0x2802    CMP	R0, #2
0x129A	0xF43FAF7D  BEQ	L_easymx_v7_TM4C129XNCZAD__gpioInit_247
0x129E	0x2803    CMP	R0, #3
0x12A0	0xF43FAF86  BEQ	L_easymx_v7_TM4C129XNCZAD__gpioInit_250
0x12A4	0x2804    CMP	R0, #4
0x12A6	0xF43FAF8F  BEQ	L_easymx_v7_TM4C129XNCZAD__gpioInit_253
0x12AA	0x2805    CMP	R0, #5
0x12AC	0xF43FAF98  BEQ	L_easymx_v7_TM4C129XNCZAD__gpioInit_256
0x12B0	0x2806    CMP	R0, #6
0x12B2	0xF43FAFA1  BEQ	L_easymx_v7_TM4C129XNCZAD__gpioInit_259
0x12B6	0x2807    CMP	R0, #7
0x12B8	0xD0AA    BEQ	L_easymx_v7_TM4C129XNCZAD__gpioInit_262
0x12BA	0x2808    CMP	R0, #8
0x12BC	0xD0B4    BEQ	L_easymx_v7_TM4C129XNCZAD__gpioInit_265
0x12BE	0x2809    CMP	R0, #9
0x12C0	0xD0BE    BEQ	L_easymx_v7_TM4C129XNCZAD__gpioInit_268
0x12C2	0x280A    CMP	R0, #10
0x12C4	0xD0C8    BEQ	L_easymx_v7_TM4C129XNCZAD__gpioInit_271
0x12C6	0x280B    CMP	R0, #11
0x12C8	0xD0D2    BEQ	L_easymx_v7_TM4C129XNCZAD__gpioInit_274
; pin end address is: 0 (R0)
; dir end address is: 4 (R1)
0x12CA	0xE7DD    B	L_easymx_v7_TM4C129XNCZAD__gpioInit_277
L_easymx_v7_TM4C129XNCZAD__gpioInit_240:
;__em_c129_gpio.c, 120 :: 		return _MIKROBUS_OK;
0x12CC	0x2000    MOVS	R0, __MIKROBUS_OK
;__em_c129_gpio.c, 121 :: 		}
L_end__gpioInit_2:
0x12CE	0xF8DDE000  LDR	LR, [SP, #0]
0x12D2	0xB001    ADD	SP, SP, #4
0x12D4	0x4770    BX	LR
0x12D6	0xBF00    NOP
0x12D8	0xC0004005  	GPIO_PORTE_AHB+0
0x12DC	0x90004005  	GPIO_PORTB_AHB+0
0x12E0	0x80004005  	GPIO_PORTA_AHB+0
0x12E4	0xB0004005  	GPIO_PORTD_AHB+0
0x12E8	0xA0004005  	GPIO_PORTC_AHB+0
; end of easymx_v7_TM4C129XNCZAD__gpioInit_2
_mikrobus_logInit:
;easymx_v7_TM4C129XNCZAD.c, 283 :: 		T_mikrobus_ret mikrobus_logInit(T_log_bus port, const uint32_t baud)
; baud start address is: 4 (R1)
; port start address is: 0 (R0)
0x183C	0xB081    SUB	SP, SP, #4
0x183E	0xF8CDE000  STR	LR, [SP, #0]
; baud end address is: 4 (R1)
; port end address is: 0 (R0)
; port start address is: 0 (R0)
; baud start address is: 4 (R1)
;easymx_v7_TM4C129XNCZAD.c, 285 :: 		switch( port )
0x1842	0xE011    B	L_mikrobus_logInit83
; port end address is: 0 (R0)
;easymx_v7_TM4C129XNCZAD.c, 288 :: 		case _MIKROBUS1 : return _log_init1( baud );
L_mikrobus_logInit85:
0x1844	0x4608    MOV	R0, R1
; baud end address is: 4 (R1)
0x1846	0xF7FFFC67  BL	easymx_v7_TM4C129XNCZAD__log_init1+0
0x184A	0xE016    B	L_end_mikrobus_logInit
;easymx_v7_TM4C129XNCZAD.c, 291 :: 		case _MIKROBUS2: return _log_init2( baud );
L_mikrobus_logInit86:
; baud start address is: 4 (R1)
0x184C	0x4608    MOV	R0, R1
; baud end address is: 4 (R1)
0x184E	0xF7FFFD91  BL	easymx_v7_TM4C129XNCZAD__log_init2+0
0x1852	0xE012    B	L_end_mikrobus_logInit
;easymx_v7_TM4C129XNCZAD.c, 309 :: 		case _LOG_USBUART_A : return _log_initUartA( baud );
L_mikrobus_logInit87:
; baud start address is: 4 (R1)
0x1854	0x4608    MOV	R0, R1
; baud end address is: 4 (R1)
0x1856	0xF7FFFD59  BL	easymx_v7_TM4C129XNCZAD__log_initUartA+0
0x185A	0xE00E    B	L_end_mikrobus_logInit
;easymx_v7_TM4C129XNCZAD.c, 312 :: 		case _LOG_USBUART_B : return _log_initUartB( baud );
L_mikrobus_logInit88:
; baud start address is: 4 (R1)
0x185C	0x4608    MOV	R0, R1
; baud end address is: 4 (R1)
0x185E	0xF7FFFC6D  BL	easymx_v7_TM4C129XNCZAD__log_initUartB+0
0x1862	0xE00A    B	L_end_mikrobus_logInit
;easymx_v7_TM4C129XNCZAD.c, 314 :: 		default : return _MIKROBUS_ERR_BUS;
L_mikrobus_logInit89:
0x1864	0x2001    MOVS	R0, #1
0x1866	0xE008    B	L_end_mikrobus_logInit
;easymx_v7_TM4C129XNCZAD.c, 315 :: 		}
L_mikrobus_logInit83:
; baud start address is: 4 (R1)
; port start address is: 0 (R0)
0x1868	0x2800    CMP	R0, #0
0x186A	0xD0EB    BEQ	L_mikrobus_logInit85
0x186C	0x2801    CMP	R0, #1
0x186E	0xD0ED    BEQ	L_mikrobus_logInit86
0x1870	0x2820    CMP	R0, #32
0x1872	0xD0EF    BEQ	L_mikrobus_logInit87
0x1874	0x2830    CMP	R0, #48
0x1876	0xD0F1    BEQ	L_mikrobus_logInit88
; port end address is: 0 (R0)
; baud end address is: 4 (R1)
0x1878	0xE7F4    B	L_mikrobus_logInit89
;easymx_v7_TM4C129XNCZAD.c, 317 :: 		}
L_end_mikrobus_logInit:
0x187A	0xF8DDE000  LDR	LR, [SP, #0]
0x187E	0xB001    ADD	SP, SP, #4
0x1880	0x4770    BX	LR
; end of _mikrobus_logInit
easymx_v7_TM4C129XNCZAD__log_init1:
;__em_c129_log.c, 23 :: 		static T_mikrobus_ret _log_init1(uint32_t baud)
; baud start address is: 0 (R0)
0x1118	0xB081    SUB	SP, SP, #4
0x111A	0xF8CDE000  STR	LR, [SP, #0]
; baud end address is: 0 (R0)
; baud start address is: 0 (R0)
;__em_c129_log.c, 25 :: 		UART5_Init( baud );
; baud end address is: 0 (R0)
0x111E	0xF7FFFE49  BL	_UART5_Init+0
;__em_c129_log.c, 26 :: 		logger = UART5_Write;
0x1122	0x4A04    LDR	R2, [PC, #16]
0x1124	0x4904    LDR	R1, [PC, #16]
0x1126	0x600A    STR	R2, [R1, #0]
;__em_c129_log.c, 27 :: 		return 0;
0x1128	0x2000    MOVS	R0, #0
;__em_c129_log.c, 28 :: 		}
L_end__log_init1:
0x112A	0xF8DDE000  LDR	LR, [SP, #0]
0x112E	0xB001    ADD	SP, SP, #4
0x1130	0x4770    BX	LR
0x1132	0xBF00    NOP
0x1134	0x0BB50000  	_UART5_Write+0
0x1138	0x00902000  	_logger+0
; end of easymx_v7_TM4C129XNCZAD__log_init1
_UART5_Init:
;__Lib_UART_07.c, 1146 :: 		
; baud_rate start address is: 0 (R0)
0x0DB4	0xB082    SUB	SP, SP, #8
0x0DB6	0xF8CDE000  STR	LR, [SP, #0]
0x0DBA	0x4603    MOV	R3, R0
; baud_rate end address is: 0 (R0)
; baud_rate start address is: 12 (R3)
;__Lib_UART_07.c, 1149 :: 		
0x0DBC	0x4A21    LDR	R2, [PC, #132]
0x0DBE	0x4922    LDR	R1, [PC, #136]
0x0DC0	0x600A    STR	R2, [R1, #0]
;__Lib_UART_07.c, 1150 :: 		
0x0DC2	0x4A22    LDR	R2, [PC, #136]
0x0DC4	0x4922    LDR	R1, [PC, #136]
0x0DC6	0x600A    STR	R2, [R1, #0]
;__Lib_UART_07.c, 1151 :: 		
0x0DC8	0x4A22    LDR	R2, [PC, #136]
0x0DCA	0x4923    LDR	R1, [PC, #140]
0x0DCC	0x600A    STR	R2, [R1, #0]
;__Lib_UART_07.c, 1152 :: 		
0x0DCE	0x4A23    LDR	R2, [PC, #140]
0x0DD0	0x4923    LDR	R1, [PC, #140]
0x0DD2	0x600A    STR	R2, [R1, #0]
;__Lib_UART_07.c, 1155 :: 		
0x0DD4	0x9301    STR	R3, [SP, #4]
0x0DD6	0x4823    LDR	R0, [PC, #140]
0x0DD8	0xF7FFFE2C  BL	_GPIO_Alternate_Function_Enable+0
0x0DDC	0x9B01    LDR	R3, [SP, #4]
;__Lib_UART_07.c, 1157 :: 		
0x0DDE	0x2201    MOVS	R2, #1
0x0DE0	0xB252    SXTB	R2, R2
0x0DE2	0x4921    LDR	R1, [PC, #132]
0x0DE4	0x600A    STR	R2, [R1, #0]
;__Lib_UART_07.c, 1158 :: 		
0x0DE6	0xBF00    NOP
;__Lib_UART_07.c, 1159 :: 		
0x0DE8	0xBF00    NOP
;__Lib_UART_07.c, 1160 :: 		
0x0DEA	0xBF00    NOP
;__Lib_UART_07.c, 1168 :: 		
0x0DEC	0xF7FFFE6C  BL	__Lib_UART_07_UART5_Disable+0
;__Lib_UART_07.c, 1170 :: 		
0x0DF0	0xF7FFFDF6  BL	_Get_Fosc_kHz+0
0x0DF4	0xF24031E8  MOVW	R1, #1000
0x0DF8	0xFB00F201  MUL	R2, R0, R1
; UARTClk start address is: 0 (R0)
0x0DFC	0x4610    MOV	R0, R2
;__Lib_UART_07.c, 1174 :: 		
0x0DFE	0x0119    LSLS	R1, R3, #4
0x0E00	0x4291    CMP	R1, R2
0x0E02	0xD905    BLS	L_UART5_Init105
;__Lib_UART_07.c, 1177 :: 		
0x0E04	0x2201    MOVS	R2, #1
0x0E06	0xB252    SXTB	R2, R2
0x0E08	0x4918    LDR	R1, [PC, #96]
0x0E0A	0x600A    STR	R2, [R1, #0]
;__Lib_UART_07.c, 1181 :: 		
0x0E0C	0x085A    LSRS	R2, R3, #1
; baud_rate end address is: 12 (R3)
; baud_rate start address is: 8 (R2)
;__Lib_UART_07.c, 1182 :: 		
; baud_rate end address is: 8 (R2)
0x0E0E	0xE004    B	L_UART5_Init106
L_UART5_Init105:
;__Lib_UART_07.c, 1185 :: 		
; baud_rate start address is: 12 (R3)
0x0E10	0x2200    MOVS	R2, #0
0x0E12	0xB252    SXTB	R2, R2
0x0E14	0x4915    LDR	R1, [PC, #84]
0x0E16	0x600A    STR	R2, [R1, #0]
; baud_rate end address is: 12 (R3)
0x0E18	0x461A    MOV	R2, R3
;__Lib_UART_07.c, 1186 :: 		
L_UART5_Init106:
;__Lib_UART_07.c, 1189 :: 		
; baud_rate start address is: 8 (R2)
0x0E1A	0x00C1    LSLS	R1, R0, #3
; UARTClk end address is: 0 (R0)
0x0E1C	0xFBB1F1F2  UDIV	R1, R1, R2
; baud_rate end address is: 8 (R2)
0x0E20	0x1C49    ADDS	R1, R1, #1
0x0E22	0x084B    LSRS	R3, R1, #1
;__Lib_UART_07.c, 1192 :: 		
0x0E24	0x099A    LSRS	R2, R3, #6
0x0E26	0x4912    LDR	R1, [PC, #72]
0x0E28	0x600A    STR	R2, [R1, #0]
;__Lib_UART_07.c, 1193 :: 		
0x0E2A	0xF003023F  AND	R2, R3, #63
0x0E2E	0x4911    LDR	R1, [PC, #68]
0x0E30	0x600A    STR	R2, [R1, #0]
;__Lib_UART_07.c, 1197 :: 		
0x0E32	0x2260    MOVS	R2, #96
0x0E34	0x4910    LDR	R1, [PC, #64]
0x0E36	0x600A    STR	R2, [R1, #0]
;__Lib_UART_07.c, 1203 :: 		
0x0E38	0xF7FFFDD8  BL	__Lib_UART_07_UART5_Enable+0
;__Lib_UART_07.c, 1204 :: 		
L_end_UART5_Init:
0x0E3C	0xF8DDE000  LDR	LR, [SP, #0]
0x0E40	0xB002    ADD	SP, SP, #8
0x0E42	0x4770    BX	LR
0x0E44	0x0BB50000  	_UART5_Write+0
0x0E48	0x009C2000  	_UART_Wr_Ptr+0
0x0E4C	0xFFFFFFFF  	_UART5_Read+0
0x0E50	0x00A02000  	_UART_Rd_Ptr+0
0x0E54	0xFFFFFFFF  	_UART5_Data_Ready+0
0x0E58	0x00A42000  	_UART_Rdy_Ptr+0
0x0E5C	0xFFFFFFFF  	_UART5_Tx_Idle+0
0x0E60	0x00A82000  	_UART_Tx_Idle_Ptr+0
0x0E64	0x1BD80000  	__GPIO_MODULE_UART5_H67_AHB+0
0x0E68	0xC31443FC  	SYSCTL_RCGCUART+0
0x0E6C	0x06144222  	UART5_CTL+0
0x0E70	0x10244001  	UART5_IBRD+0
0x0E74	0x10284001  	UART5_FBRD+0
0x0E78	0x102C4001  	UART5_LCRH+0
; end of _UART5_Init
_GPIO_Alternate_Function_Enable:
;__Lib_GPIO_6.c, 543 :: 		
; module start address is: 0 (R0)
0x0A34	0xB081    SUB	SP, SP, #4
0x0A36	0xF8CDE000  STR	LR, [SP, #0]
; module end address is: 0 (R0)
; module start address is: 0 (R0)
;__Lib_GPIO_6.c, 547 :: 		
; cnt start address is: 44 (R11)
0x0A3A	0xF2400B00  MOVW	R11, #0
; module end address is: 0 (R0)
; cnt end address is: 44 (R11)
0x0A3E	0x4682    MOV	R10, R0
L_GPIO_Alternate_Function_Enable108:
; cnt start address is: 44 (R11)
; module start address is: 40 (R10)
0x0A40	0xF10A01D8  ADD	R1, R10, #216
0x0A44	0x7809    LDRB	R1, [R1, #0]
0x0A46	0x458B    CMP	R11, R1
0x0A48	0xD239    BCS	L_GPIO_Alternate_Function_Enable109
;__Lib_GPIO_6.c, 548 :: 		
0x0A4A	0x210C    MOVS	R1, #12
0x0A4C	0xFB0BF101  MUL	R1, R11, R1
0x0A50	0xEB0A0101  ADD	R1, R10, R1, LSL #0
; tmpPinDsc start address is: 48 (R12)
0x0A54	0x468C    MOV	R12, R1
;__Lib_GPIO_6.c, 550 :: 		
0x0A56	0xF10C0108  ADD	R1, R12, #8
0x0A5A	0x7809    LDRB	R1, [R1, #0]
0x0A5C	0xB9A9    CBNZ	R1, L_GPIO_Alternate_Function_Enable111
;__Lib_GPIO_6.c, 551 :: 		
0x0A5E	0xF10C0108  ADD	R1, R12, #8
0x0A62	0x7809    LDRB	R1, [R1, #0]
0x0A64	0xB2CC    UXTB	R4, R1
0x0A66	0xF10C0106  ADD	R1, R12, #6
0x0A6A	0x8809    LDRH	R1, [R1, #0]
0x0A6C	0xB28B    UXTH	R3, R1
0x0A6E	0xF10C0104  ADD	R1, R12, #4
0x0A72	0x7809    LDRB	R1, [R1, #0]
0x0A74	0xB2CA    UXTB	R2, R1
0x0A76	0xF8DC1000  LDR	R1, [R12, #0]
; tmpPinDsc end address is: 48 (R12)
0x0A7A	0x4608    MOV	R0, R1
0x0A7C	0xB2D1    UXTB	R1, R2
0x0A7E	0x2200    MOVS	R2, __GPIO_DIR_INPUT
0x0A80	0xB410    PUSH	(R4)
0x0A82	0xF7FFFCB7  BL	_GPIO_Config+0
0x0A86	0xB001    ADD	SP, SP, #4
0x0A88	0xE014    B	L_GPIO_Alternate_Function_Enable112
L_GPIO_Alternate_Function_Enable111:
;__Lib_GPIO_6.c, 553 :: 		
; tmpPinDsc start address is: 48 (R12)
0x0A8A	0xF10C0108  ADD	R1, R12, #8
0x0A8E	0x7809    LDRB	R1, [R1, #0]
0x0A90	0xB2CC    UXTB	R4, R1
0x0A92	0xF10C0106  ADD	R1, R12, #6
0x0A96	0x8809    LDRH	R1, [R1, #0]
0x0A98	0xB28B    UXTH	R3, R1
0x0A9A	0xF10C0104  ADD	R1, R12, #4
0x0A9E	0x7809    LDRB	R1, [R1, #0]
0x0AA0	0xB2CA    UXTB	R2, R1
0x0AA2	0xF8DC1000  LDR	R1, [R12, #0]
; tmpPinDsc end address is: 48 (R12)
0x0AA6	0x4608    MOV	R0, R1
0x0AA8	0xB2D1    UXTB	R1, R2
0x0AAA	0x220F    MOVS	R2, __GPIO_DIR_NO_CHANGE
0x0AAC	0xB410    PUSH	(R4)
0x0AAE	0xF7FFFCA1  BL	_GPIO_Config+0
0x0AB2	0xB001    ADD	SP, SP, #4
L_GPIO_Alternate_Function_Enable112:
;__Lib_GPIO_6.c, 547 :: 		
0x0AB4	0xF10B0B01  ADD	R11, R11, #1
0x0AB8	0xFA5FFB8B  UXTB	R11, R11
;__Lib_GPIO_6.c, 554 :: 		
; module end address is: 40 (R10)
; cnt end address is: 44 (R11)
0x0ABC	0xE7C0    B	L_GPIO_Alternate_Function_Enable108
L_GPIO_Alternate_Function_Enable109:
;__Lib_GPIO_6.c, 555 :: 		
L_end_GPIO_Alternate_Function_Enable:
0x0ABE	0xF8DDE000  LDR	LR, [SP, #0]
0x0AC2	0xB001    ADD	SP, SP, #4
0x0AC4	0x4770    BX	LR
; end of _GPIO_Alternate_Function_Enable
__Lib_UART_07_UART5_Disable:
;__Lib_UART_07.c, 1123 :: 		
0x0AC8	0xB081    SUB	SP, SP, #4
;__Lib_UART_07.c, 1131 :: 		
0x0ACA	0x2100    MOVS	R1, #0
0x0ACC	0xB249    SXTB	R1, R1
0x0ACE	0x4804    LDR	R0, [PC, #16]
0x0AD0	0x6001    STR	R1, [R0, #0]
;__Lib_UART_07.c, 1132 :: 		
0x0AD2	0x4804    LDR	R0, [PC, #16]
0x0AD4	0x6001    STR	R1, [R0, #0]
;__Lib_UART_07.c, 1133 :: 		
0x0AD6	0x4804    LDR	R0, [PC, #16]
0x0AD8	0x6001    STR	R1, [R0, #0]
;__Lib_UART_07.c, 1134 :: 		
L_end_UART5_Disable:
0x0ADA	0xB001    ADD	SP, SP, #4
0x0ADC	0x4770    BX	LR
0x0ADE	0xBF00    NOP
0x0AE0	0x06004222  	UART5_CTL+0
0x0AE4	0x06204222  	UART5_CTL+0
0x0AE8	0x06244222  	UART5_CTL+0
; end of __Lib_UART_07_UART5_Disable
_Get_Fosc_kHz:
;__Lib_Delays.c, 9 :: 		unsigned long Get_Fosc_kHz(){
;__Lib_Delays.c, 10 :: 		return __System_CLOCK_IN_KHZ;
0x09E0	0x4801    LDR	R0, [PC, #4]
0x09E2	0x6800    LDR	R0, [R0, #0]
;__Lib_Delays.c, 11 :: 		}
L_end_Get_Fosc_kHz:
0x09E4	0x4770    BX	LR
0x09E6	0xBF00    NOP
0x09E8	0x00982000  	___System_CLOCK_IN_KHZ+0
; end of _Get_Fosc_kHz
__Lib_UART_07_UART5_Enable:
;__Lib_UART_07.c, 1136 :: 		
0x09EC	0xB081    SUB	SP, SP, #4
;__Lib_UART_07.c, 1141 :: 		
0x09EE	0x2101    MOVS	R1, #1
0x09F0	0xB249    SXTB	R1, R1
0x09F2	0x4804    LDR	R0, [PC, #16]
0x09F4	0x6001    STR	R1, [R0, #0]
;__Lib_UART_07.c, 1142 :: 		
0x09F6	0x4804    LDR	R0, [PC, #16]
0x09F8	0x6001    STR	R1, [R0, #0]
;__Lib_UART_07.c, 1143 :: 		
0x09FA	0x4804    LDR	R0, [PC, #16]
0x09FC	0x6001    STR	R1, [R0, #0]
;__Lib_UART_07.c, 1144 :: 		
L_end_UART5_Enable:
0x09FE	0xB001    ADD	SP, SP, #4
0x0A00	0x4770    BX	LR
0x0A02	0xBF00    NOP
0x0A04	0x06004222  	UART5_CTL+0
0x0A08	0x06204222  	UART5_CTL+0
0x0A0C	0x06244222  	UART5_CTL+0
; end of __Lib_UART_07_UART5_Enable
easymx_v7_TM4C129XNCZAD__log_init2:
;__em_c129_log.c, 30 :: 		static T_mikrobus_ret _log_init2(uint32_t baud)
; baud start address is: 0 (R0)
0x1374	0xB081    SUB	SP, SP, #4
0x1376	0xF8CDE000  STR	LR, [SP, #0]
; baud end address is: 0 (R0)
; baud start address is: 0 (R0)
;__em_c129_log.c, 32 :: 		UART7_Init( baud );
; baud end address is: 0 (R0)
0x137A	0xF7FFFC8B  BL	_UART7_Init+0
;__em_c129_log.c, 33 :: 		logger = UART7_Write;
0x137E	0x4A04    LDR	R2, [PC, #16]
0x1380	0x4904    LDR	R1, [PC, #16]
0x1382	0x600A    STR	R2, [R1, #0]
;__em_c129_log.c, 34 :: 		return 0;
0x1384	0x2000    MOVS	R0, #0
;__em_c129_log.c, 35 :: 		}
L_end__log_init2:
0x1386	0xF8DDE000  LDR	LR, [SP, #0]
0x138A	0xB001    ADD	SP, SP, #4
0x138C	0x4770    BX	LR
0x138E	0xBF00    NOP
0x1390	0x0BED0000  	_UART7_Write+0
0x1394	0x00902000  	_logger+0
; end of easymx_v7_TM4C129XNCZAD__log_init2
_UART7_Init:
;__Lib_UART_07.c, 1556 :: 		
; baud_rate start address is: 0 (R0)
0x0C94	0xB082    SUB	SP, SP, #8
0x0C96	0xF8CDE000  STR	LR, [SP, #0]
0x0C9A	0x4603    MOV	R3, R0
; baud_rate end address is: 0 (R0)
; baud_rate start address is: 12 (R3)
;__Lib_UART_07.c, 1559 :: 		
0x0C9C	0x4A21    LDR	R2, [PC, #132]
0x0C9E	0x4922    LDR	R1, [PC, #136]
0x0CA0	0x600A    STR	R2, [R1, #0]
;__Lib_UART_07.c, 1560 :: 		
0x0CA2	0x4A22    LDR	R2, [PC, #136]
0x0CA4	0x4922    LDR	R1, [PC, #136]
0x0CA6	0x600A    STR	R2, [R1, #0]
;__Lib_UART_07.c, 1561 :: 		
0x0CA8	0x4A22    LDR	R2, [PC, #136]
0x0CAA	0x4923    LDR	R1, [PC, #140]
0x0CAC	0x600A    STR	R2, [R1, #0]
;__Lib_UART_07.c, 1562 :: 		
0x0CAE	0x4A23    LDR	R2, [PC, #140]
0x0CB0	0x4923    LDR	R1, [PC, #140]
0x0CB2	0x600A    STR	R2, [R1, #0]
;__Lib_UART_07.c, 1565 :: 		
0x0CB4	0x9301    STR	R3, [SP, #4]
0x0CB6	0x4823    LDR	R0, [PC, #140]
0x0CB8	0xF7FFFEBC  BL	_GPIO_Alternate_Function_Enable+0
0x0CBC	0x9B01    LDR	R3, [SP, #4]
;__Lib_UART_07.c, 1567 :: 		
0x0CBE	0x2201    MOVS	R2, #1
0x0CC0	0xB252    SXTB	R2, R2
0x0CC2	0x4921    LDR	R1, [PC, #132]
0x0CC4	0x600A    STR	R2, [R1, #0]
;__Lib_UART_07.c, 1568 :: 		
0x0CC6	0xBF00    NOP
;__Lib_UART_07.c, 1569 :: 		
0x0CC8	0xBF00    NOP
;__Lib_UART_07.c, 1570 :: 		
0x0CCA	0xBF00    NOP
;__Lib_UART_07.c, 1578 :: 		
0x0CCC	0xF7FFFEA0  BL	__Lib_UART_07_UART7_Disable+0
;__Lib_UART_07.c, 1580 :: 		
0x0CD0	0xF7FFFE86  BL	_Get_Fosc_kHz+0
0x0CD4	0xF24031E8  MOVW	R1, #1000
0x0CD8	0xFB00F201  MUL	R2, R0, R1
; UARTClk start address is: 0 (R0)
0x0CDC	0x4610    MOV	R0, R2
;__Lib_UART_07.c, 1584 :: 		
0x0CDE	0x0119    LSLS	R1, R3, #4
0x0CE0	0x4291    CMP	R1, R2
0x0CE2	0xD905    BLS	L_UART7_Init141
;__Lib_UART_07.c, 1587 :: 		
0x0CE4	0x2201    MOVS	R2, #1
0x0CE6	0xB252    SXTB	R2, R2
0x0CE8	0x4918    LDR	R1, [PC, #96]
0x0CEA	0x600A    STR	R2, [R1, #0]
;__Lib_UART_07.c, 1591 :: 		
0x0CEC	0x085A    LSRS	R2, R3, #1
; baud_rate end address is: 12 (R3)
; baud_rate start address is: 8 (R2)
;__Lib_UART_07.c, 1592 :: 		
; baud_rate end address is: 8 (R2)
0x0CEE	0xE004    B	L_UART7_Init142
L_UART7_Init141:
;__Lib_UART_07.c, 1595 :: 		
; baud_rate start address is: 12 (R3)
0x0CF0	0x2200    MOVS	R2, #0
0x0CF2	0xB252    SXTB	R2, R2
0x0CF4	0x4915    LDR	R1, [PC, #84]
0x0CF6	0x600A    STR	R2, [R1, #0]
; baud_rate end address is: 12 (R3)
0x0CF8	0x461A    MOV	R2, R3
;__Lib_UART_07.c, 1596 :: 		
L_UART7_Init142:
;__Lib_UART_07.c, 1599 :: 		
; baud_rate start address is: 8 (R2)
0x0CFA	0x00C1    LSLS	R1, R0, #3
; UARTClk end address is: 0 (R0)
0x0CFC	0xFBB1F1F2  UDIV	R1, R1, R2
; baud_rate end address is: 8 (R2)
0x0D00	0x1C49    ADDS	R1, R1, #1
0x0D02	0x084B    LSRS	R3, R1, #1
;__Lib_UART_07.c, 1602 :: 		
0x0D04	0x099A    LSRS	R2, R3, #6
0x0D06	0x4912    LDR	R1, [PC, #72]
0x0D08	0x600A    STR	R2, [R1, #0]
;__Lib_UART_07.c, 1603 :: 		
0x0D0A	0xF003023F  AND	R2, R3, #63
0x0D0E	0x4911    LDR	R1, [PC, #68]
0x0D10	0x600A    STR	R2, [R1, #0]
;__Lib_UART_07.c, 1607 :: 		
0x0D12	0x2260    MOVS	R2, #96
0x0D14	0x4910    LDR	R1, [PC, #64]
0x0D16	0x600A    STR	R2, [R1, #0]
;__Lib_UART_07.c, 1613 :: 		
0x0D18	0xF7FFFE2C  BL	__Lib_UART_07_UART7_Enable+0
;__Lib_UART_07.c, 1614 :: 		
L_end_UART7_Init:
0x0D1C	0xF8DDE000  LDR	LR, [SP, #0]
0x0D20	0xB002    ADD	SP, SP, #8
0x0D22	0x4770    BX	LR
0x0D24	0x0BED0000  	_UART7_Write+0
0x0D28	0x009C2000  	_UART_Wr_Ptr+0
0x0D2C	0xFFFFFFFF  	_UART7_Read+0
0x0D30	0x00A02000  	_UART_Rd_Ptr+0
0x0D34	0xFFFFFFFF  	_UART7_Data_Ready+0
0x0D38	0x00A42000  	_UART_Rdy_Ptr+0
0x0D3C	0xFFFFFFFF  	_UART7_Tx_Idle+0
0x0D40	0x00A82000  	_UART_Tx_Idle_Ptr+0
0x0D44	0x1CB40000  	__GPIO_MODULE_UART7_C45_AHB+0
0x0D48	0xC31C43FC  	SYSCTL_RCGCUART+0
0x0D4C	0x06144226  	UART7_CTL+0
0x0D50	0x30244001  	UART7_IBRD+0
0x0D54	0x30284001  	UART7_FBRD+0
0x0D58	0x302C4001  	UART7_LCRH+0
; end of _UART7_Init
__Lib_UART_07_UART7_Disable:
;__Lib_UART_07.c, 1533 :: 		
0x0A10	0xB081    SUB	SP, SP, #4
;__Lib_UART_07.c, 1541 :: 		
0x0A12	0x2100    MOVS	R1, #0
0x0A14	0xB249    SXTB	R1, R1
0x0A16	0x4804    LDR	R0, [PC, #16]
0x0A18	0x6001    STR	R1, [R0, #0]
;__Lib_UART_07.c, 1542 :: 		
0x0A1A	0x4804    LDR	R0, [PC, #16]
0x0A1C	0x6001    STR	R1, [R0, #0]
;__Lib_UART_07.c, 1543 :: 		
0x0A1E	0x4804    LDR	R0, [PC, #16]
0x0A20	0x6001    STR	R1, [R0, #0]
;__Lib_UART_07.c, 1544 :: 		
L_end_UART7_Disable:
0x0A22	0xB001    ADD	SP, SP, #4
0x0A24	0x4770    BX	LR
0x0A26	0xBF00    NOP
0x0A28	0x06004226  	UART7_CTL+0
0x0A2C	0x06204226  	UART7_CTL+0
0x0A30	0x06244226  	UART7_CTL+0
; end of __Lib_UART_07_UART7_Disable
__Lib_UART_07_UART7_Enable:
;__Lib_UART_07.c, 1546 :: 		
0x0974	0xB081    SUB	SP, SP, #4
;__Lib_UART_07.c, 1551 :: 		
0x0976	0x2101    MOVS	R1, #1
0x0978	0xB249    SXTB	R1, R1
0x097A	0x4804    LDR	R0, [PC, #16]
0x097C	0x6001    STR	R1, [R0, #0]
;__Lib_UART_07.c, 1552 :: 		
0x097E	0x4804    LDR	R0, [PC, #16]
0x0980	0x6001    STR	R1, [R0, #0]
;__Lib_UART_07.c, 1553 :: 		
0x0982	0x4804    LDR	R0, [PC, #16]
0x0984	0x6001    STR	R1, [R0, #0]
;__Lib_UART_07.c, 1554 :: 		
L_end_UART7_Enable:
0x0986	0xB001    ADD	SP, SP, #4
0x0988	0x4770    BX	LR
0x098A	0xBF00    NOP
0x098C	0x06004226  	UART7_CTL+0
0x0990	0x06204226  	UART7_CTL+0
0x0994	0x06244226  	UART7_CTL+0
; end of __Lib_UART_07_UART7_Enable
easymx_v7_TM4C129XNCZAD__log_initUartA:
;__em_c129_log.c, 37 :: 		static T_mikrobus_ret _log_initUartA(uint32_t baud)
; baud start address is: 0 (R0)
0x130C	0xB081    SUB	SP, SP, #4
0x130E	0xF8CDE000  STR	LR, [SP, #0]
; baud end address is: 0 (R0)
; baud start address is: 0 (R0)
;__em_c129_log.c, 39 :: 		UART2_Init( baud );
; baud end address is: 0 (R0)
0x1312	0xF7FFFBEB  BL	_UART2_Init+0
;__em_c129_log.c, 40 :: 		logger = UART2_Write;
0x1316	0x4A04    LDR	R2, [PC, #16]
0x1318	0x4904    LDR	R1, [PC, #16]
0x131A	0x600A    STR	R2, [R1, #0]
;__em_c129_log.c, 41 :: 		return 0;
0x131C	0x2000    MOVS	R0, #0
;__em_c129_log.c, 42 :: 		}
L_end__log_initUartA:
0x131E	0xF8DDE000  LDR	LR, [SP, #0]
0x1322	0xB001    ADD	SP, SP, #4
0x1324	0x4770    BX	LR
0x1326	0xBF00    NOP
0x1328	0x0C790000  	_UART2_Write+0
0x132C	0x00902000  	_logger+0
; end of easymx_v7_TM4C129XNCZAD__log_initUartA
_UART2_Init:
;__Lib_UART_07.c, 531 :: 		
; baud_rate start address is: 0 (R0)
0x0AEC	0xB082    SUB	SP, SP, #8
0x0AEE	0xF8CDE000  STR	LR, [SP, #0]
0x0AF2	0x4603    MOV	R3, R0
; baud_rate end address is: 0 (R0)
; baud_rate start address is: 12 (R3)
;__Lib_UART_07.c, 534 :: 		
0x0AF4	0x4A21    LDR	R2, [PC, #132]
0x0AF6	0x4922    LDR	R1, [PC, #136]
0x0AF8	0x600A    STR	R2, [R1, #0]
;__Lib_UART_07.c, 535 :: 		
0x0AFA	0x4A22    LDR	R2, [PC, #136]
0x0AFC	0x4922    LDR	R1, [PC, #136]
0x0AFE	0x600A    STR	R2, [R1, #0]
;__Lib_UART_07.c, 536 :: 		
0x0B00	0x4A22    LDR	R2, [PC, #136]
0x0B02	0x4923    LDR	R1, [PC, #140]
0x0B04	0x600A    STR	R2, [R1, #0]
;__Lib_UART_07.c, 537 :: 		
0x0B06	0x4A23    LDR	R2, [PC, #140]
0x0B08	0x4923    LDR	R1, [PC, #140]
0x0B0A	0x600A    STR	R2, [R1, #0]
;__Lib_UART_07.c, 540 :: 		
0x0B0C	0x9301    STR	R3, [SP, #4]
0x0B0E	0x4823    LDR	R0, [PC, #140]
0x0B10	0xF7FFFF90  BL	_GPIO_Alternate_Function_Enable+0
0x0B14	0x9B01    LDR	R3, [SP, #4]
;__Lib_UART_07.c, 542 :: 		
0x0B16	0x2201    MOVS	R2, #1
0x0B18	0xB252    SXTB	R2, R2
0x0B1A	0x4921    LDR	R1, [PC, #132]
0x0B1C	0x600A    STR	R2, [R1, #0]
;__Lib_UART_07.c, 543 :: 		
0x0B1E	0xBF00    NOP
;__Lib_UART_07.c, 544 :: 		
0x0B20	0xBF00    NOP
;__Lib_UART_07.c, 545 :: 		
0x0B22	0xBF00    NOP
;__Lib_UART_07.c, 553 :: 		
0x0B24	0xF7FFFF38  BL	__Lib_UART_07_UART2_Disable+0
;__Lib_UART_07.c, 555 :: 		
0x0B28	0xF7FFFF5A  BL	_Get_Fosc_kHz+0
0x0B2C	0xF24031E8  MOVW	R1, #1000
0x0B30	0xFB00F201  MUL	R2, R0, R1
; UARTClk start address is: 0 (R0)
0x0B34	0x4610    MOV	R0, R2
;__Lib_UART_07.c, 559 :: 		
0x0B36	0x0119    LSLS	R1, R3, #4
0x0B38	0x4291    CMP	R1, R2
0x0B3A	0xD905    BLS	L_UART2_Init51
;__Lib_UART_07.c, 562 :: 		
0x0B3C	0x2201    MOVS	R2, #1
0x0B3E	0xB252    SXTB	R2, R2
0x0B40	0x4918    LDR	R1, [PC, #96]
0x0B42	0x600A    STR	R2, [R1, #0]
;__Lib_UART_07.c, 566 :: 		
0x0B44	0x085A    LSRS	R2, R3, #1
; baud_rate end address is: 12 (R3)
; baud_rate start address is: 8 (R2)
;__Lib_UART_07.c, 567 :: 		
; baud_rate end address is: 8 (R2)
0x0B46	0xE004    B	L_UART2_Init52
L_UART2_Init51:
;__Lib_UART_07.c, 570 :: 		
; baud_rate start address is: 12 (R3)
0x0B48	0x2200    MOVS	R2, #0
0x0B4A	0xB252    SXTB	R2, R2
0x0B4C	0x4915    LDR	R1, [PC, #84]
0x0B4E	0x600A    STR	R2, [R1, #0]
; baud_rate end address is: 12 (R3)
0x0B50	0x461A    MOV	R2, R3
;__Lib_UART_07.c, 571 :: 		
L_UART2_Init52:
;__Lib_UART_07.c, 574 :: 		
; baud_rate start address is: 8 (R2)
0x0B52	0x00C1    LSLS	R1, R0, #3
; UARTClk end address is: 0 (R0)
0x0B54	0xFBB1F1F2  UDIV	R1, R1, R2
; baud_rate end address is: 8 (R2)
0x0B58	0x1C49    ADDS	R1, R1, #1
0x0B5A	0x084B    LSRS	R3, R1, #1
;__Lib_UART_07.c, 577 :: 		
0x0B5C	0x099A    LSRS	R2, R3, #6
0x0B5E	0x4912    LDR	R1, [PC, #72]
0x0B60	0x600A    STR	R2, [R1, #0]
;__Lib_UART_07.c, 578 :: 		
0x0B62	0xF003023F  AND	R2, R3, #63
0x0B66	0x4911    LDR	R1, [PC, #68]
0x0B68	0x600A    STR	R2, [R1, #0]
;__Lib_UART_07.c, 582 :: 		
0x0B6A	0x2260    MOVS	R2, #96
0x0B6C	0x4910    LDR	R1, [PC, #64]
0x0B6E	0x600A    STR	R2, [R1, #0]
;__Lib_UART_07.c, 588 :: 		
0x0B70	0xF7FFFF24  BL	__Lib_UART_07_UART2_Enable+0
;__Lib_UART_07.c, 589 :: 		
L_end_UART2_Init:
0x0B74	0xF8DDE000  LDR	LR, [SP, #0]
0x0B78	0xB002    ADD	SP, SP, #8
0x0B7A	0x4770    BX	LR
0x0B7C	0x0C790000  	_UART2_Write+0
0x0B80	0x009C2000  	_UART_Wr_Ptr+0
0x0B84	0xFFFFFFFF  	_UART2_Read+0
0x0B88	0x00A02000  	_UART_Rd_Ptr+0
0x0B8C	0xFFFFFFFF  	_UART2_Data_Ready+0
0x0B90	0x00A42000  	_UART_Rdy_Ptr+0
0x0B94	0xFFFFFFFF  	_UART2_Tx_Idle+0
0x0B98	0x00A82000  	_UART_Tx_Idle_Ptr+0
0x0B9C	0x1D900000  	__GPIO_MODULE_UART2_D45_AHB+0
0x0BA0	0xC30843FC  	SYSCTL_RCGCUART+0
0x0BA4	0x0614421C  	UART2_CTL+0
0x0BA8	0xE0244000  	UART2_IBRD+0
0x0BAC	0xE0284000  	UART2_FBRD+0
0x0BB0	0xE02C4000  	UART2_LCRH+0
; end of _UART2_Init
__Lib_UART_07_UART2_Disable:
;__Lib_UART_07.c, 508 :: 		
0x0998	0xB081    SUB	SP, SP, #4
;__Lib_UART_07.c, 516 :: 		
0x099A	0x2100    MOVS	R1, #0
0x099C	0xB249    SXTB	R1, R1
0x099E	0x4804    LDR	R0, [PC, #16]
0x09A0	0x6001    STR	R1, [R0, #0]
;__Lib_UART_07.c, 517 :: 		
0x09A2	0x4804    LDR	R0, [PC, #16]
0x09A4	0x6001    STR	R1, [R0, #0]
;__Lib_UART_07.c, 518 :: 		
0x09A6	0x4804    LDR	R0, [PC, #16]
0x09A8	0x6001    STR	R1, [R0, #0]
;__Lib_UART_07.c, 519 :: 		
L_end_UART2_Disable:
0x09AA	0xB001    ADD	SP, SP, #4
0x09AC	0x4770    BX	LR
0x09AE	0xBF00    NOP
0x09B0	0x0600421C  	UART2_CTL+0
0x09B4	0x0620421C  	UART2_CTL+0
0x09B8	0x0624421C  	UART2_CTL+0
; end of __Lib_UART_07_UART2_Disable
__Lib_UART_07_UART2_Enable:
;__Lib_UART_07.c, 521 :: 		
0x09BC	0xB081    SUB	SP, SP, #4
;__Lib_UART_07.c, 526 :: 		
0x09BE	0x2101    MOVS	R1, #1
0x09C0	0xB249    SXTB	R1, R1
0x09C2	0x4804    LDR	R0, [PC, #16]
0x09C4	0x6001    STR	R1, [R0, #0]
;__Lib_UART_07.c, 527 :: 		
0x09C6	0x4804    LDR	R0, [PC, #16]
0x09C8	0x6001    STR	R1, [R0, #0]
;__Lib_UART_07.c, 528 :: 		
0x09CA	0x4804    LDR	R0, [PC, #16]
0x09CC	0x6001    STR	R1, [R0, #0]
;__Lib_UART_07.c, 529 :: 		
L_end_UART2_Enable:
0x09CE	0xB001    ADD	SP, SP, #4
0x09D0	0x4770    BX	LR
0x09D2	0xBF00    NOP
0x09D4	0x0600421C  	UART2_CTL+0
0x09D8	0x0620421C  	UART2_CTL+0
0x09DC	0x0624421C  	UART2_CTL+0
; end of __Lib_UART_07_UART2_Enable
easymx_v7_TM4C129XNCZAD__log_initUartB:
;__em_c129_log.c, 44 :: 		static T_mikrobus_ret _log_initUartB(uint32_t baud)
; baud start address is: 0 (R0)
0x113C	0xB081    SUB	SP, SP, #4
0x113E	0xF8CDE000  STR	LR, [SP, #0]
; baud end address is: 0 (R0)
; baud start address is: 0 (R0)
;__em_c129_log.c, 46 :: 		UART7_Init( baud );
; baud end address is: 0 (R0)
0x1142	0xF7FFFDA7  BL	_UART7_Init+0
;__em_c129_log.c, 47 :: 		logger = UART7_Write;
0x1146	0x4A04    LDR	R2, [PC, #16]
0x1148	0x4904    LDR	R1, [PC, #16]
0x114A	0x600A    STR	R2, [R1, #0]
;__em_c129_log.c, 48 :: 		return 0;
0x114C	0x2000    MOVS	R0, #0
;__em_c129_log.c, 49 :: 		}
L_end__log_initUartB:
0x114E	0xF8DDE000  LDR	LR, [SP, #0]
0x1152	0xB001    ADD	SP, SP, #4
0x1154	0x4770    BX	LR
0x1156	0xBF00    NOP
0x1158	0x0BED0000  	_UART7_Write+0
0x115C	0x00902000  	_logger+0
; end of easymx_v7_TM4C129XNCZAD__log_initUartB
_mikrobus_logWrite:
;easymx_v7_TM4C129XNCZAD.c, 319 :: 		T_mikrobus_ret mikrobus_logWrite(uint8_t* data_, T_log_format format)
; format start address is: 4 (R1)
; data_ start address is: 0 (R0)
0x17CC	0xB083    SUB	SP, SP, #12
0x17CE	0xF8CDE000  STR	LR, [SP, #0]
0x17D2	0x4602    MOV	R2, R0
; format end address is: 4 (R1)
; data_ end address is: 0 (R0)
; data_ start address is: 8 (R2)
; format start address is: 4 (R1)
;easymx_v7_TM4C129XNCZAD.c, 321 :: 		uint8_t *ptr = data_;
; ptr start address is: 0 (R0)
0x17D4	0x4610    MOV	R0, R2
; data_ end address is: 8 (R2)
;easymx_v7_TM4C129XNCZAD.c, 322 :: 		uint8_t row = 13;
0x17D6	0x220D    MOVS	R2, #13
0x17D8	0xF88D2008  STRB	R2, [SP, #8]
0x17DC	0x220A    MOVS	R2, #10
0x17DE	0xF88D2009  STRB	R2, [SP, #9]
;easymx_v7_TM4C129XNCZAD.c, 323 :: 		uint8_t line = 10;
;easymx_v7_TM4C129XNCZAD.c, 324 :: 		switch( format )
0x17E2	0xE01F    B	L_mikrobus_logWrite90
; format end address is: 4 (R1)
;easymx_v7_TM4C129XNCZAD.c, 326 :: 		case _LOG_BYTE :
L_mikrobus_logWrite92:
;easymx_v7_TM4C129XNCZAD.c, 327 :: 		_log_write( ptr );
; ptr end address is: 0 (R0)
0x17E4	0xF7FFFD82  BL	easymx_v7_TM4C129XNCZAD__log_write+0
;easymx_v7_TM4C129XNCZAD.c, 328 :: 		break;
0x17E8	0xE023    B	L_mikrobus_logWrite91
;easymx_v7_TM4C129XNCZAD.c, 329 :: 		case _LOG_TEXT :
L_mikrobus_logWrite93:
;easymx_v7_TM4C129XNCZAD.c, 330 :: 		while( *ptr )
; ptr start address is: 0 (R0)
L_mikrobus_logWrite94:
; ptr end address is: 0 (R0)
; ptr start address is: 0 (R0)
0x17EA	0x7802    LDRB	R2, [R0, #0]
0x17EC	0xB12A    CBZ	R2, L_mikrobus_logWrite95
;easymx_v7_TM4C129XNCZAD.c, 332 :: 		_log_write( ptr );
0x17EE	0x9001    STR	R0, [SP, #4]
0x17F0	0xF7FFFD7C  BL	easymx_v7_TM4C129XNCZAD__log_write+0
0x17F4	0x9801    LDR	R0, [SP, #4]
;easymx_v7_TM4C129XNCZAD.c, 333 :: 		ptr++;
0x17F6	0x1C40    ADDS	R0, R0, #1
;easymx_v7_TM4C129XNCZAD.c, 334 :: 		}
; ptr end address is: 0 (R0)
0x17F8	0xE7F7    B	L_mikrobus_logWrite94
L_mikrobus_logWrite95:
;easymx_v7_TM4C129XNCZAD.c, 335 :: 		break;
0x17FA	0xE01A    B	L_mikrobus_logWrite91
;easymx_v7_TM4C129XNCZAD.c, 336 :: 		case _LOG_LINE :
L_mikrobus_logWrite96:
;easymx_v7_TM4C129XNCZAD.c, 337 :: 		while( *ptr )
; ptr start address is: 0 (R0)
L_mikrobus_logWrite97:
; ptr end address is: 0 (R0)
; ptr start address is: 0 (R0)
0x17FC	0x7802    LDRB	R2, [R0, #0]
0x17FE	0xB12A    CBZ	R2, L_mikrobus_logWrite98
;easymx_v7_TM4C129XNCZAD.c, 339 :: 		_log_write( ptr );
0x1800	0x9001    STR	R0, [SP, #4]
0x1802	0xF7FFFD73  BL	easymx_v7_TM4C129XNCZAD__log_write+0
0x1806	0x9801    LDR	R0, [SP, #4]
;easymx_v7_TM4C129XNCZAD.c, 340 :: 		ptr++;
0x1808	0x1C40    ADDS	R0, R0, #1
;easymx_v7_TM4C129XNCZAD.c, 341 :: 		}
; ptr end address is: 0 (R0)
0x180A	0xE7F7    B	L_mikrobus_logWrite97
L_mikrobus_logWrite98:
;easymx_v7_TM4C129XNCZAD.c, 342 :: 		_log_write( &row );
0x180C	0xAA02    ADD	R2, SP, #8
0x180E	0x4610    MOV	R0, R2
0x1810	0xF7FFFD6C  BL	easymx_v7_TM4C129XNCZAD__log_write+0
;easymx_v7_TM4C129XNCZAD.c, 343 :: 		_log_write( &line );
0x1814	0xF10D0209  ADD	R2, SP, #9
0x1818	0x4610    MOV	R0, R2
0x181A	0xF7FFFD67  BL	easymx_v7_TM4C129XNCZAD__log_write+0
;easymx_v7_TM4C129XNCZAD.c, 344 :: 		break;
0x181E	0xE008    B	L_mikrobus_logWrite91
;easymx_v7_TM4C129XNCZAD.c, 345 :: 		default :
L_mikrobus_logWrite99:
;easymx_v7_TM4C129XNCZAD.c, 346 :: 		return _MIKROBUS_ERR_LOG;
0x1820	0x2006    MOVS	R0, #6
0x1822	0xE007    B	L_end_mikrobus_logWrite
;easymx_v7_TM4C129XNCZAD.c, 347 :: 		}
L_mikrobus_logWrite90:
; ptr start address is: 0 (R0)
; format start address is: 4 (R1)
0x1824	0x2900    CMP	R1, #0
0x1826	0xD0DD    BEQ	L_mikrobus_logWrite92
0x1828	0x2901    CMP	R1, #1
0x182A	0xD0DE    BEQ	L_mikrobus_logWrite93
0x182C	0x2902    CMP	R1, #2
0x182E	0xD0E5    BEQ	L_mikrobus_logWrite96
; format end address is: 4 (R1)
; ptr end address is: 0 (R0)
0x1830	0xE7F6    B	L_mikrobus_logWrite99
L_mikrobus_logWrite91:
;easymx_v7_TM4C129XNCZAD.c, 348 :: 		return 0;
0x1832	0x2000    MOVS	R0, #0
;easymx_v7_TM4C129XNCZAD.c, 349 :: 		}
L_end_mikrobus_logWrite:
0x1834	0xF8DDE000  LDR	LR, [SP, #0]
0x1838	0xB003    ADD	SP, SP, #12
0x183A	0x4770    BX	LR
; end of _mikrobus_logWrite
easymx_v7_TM4C129XNCZAD__log_write:
;__em_c129_log.c, 17 :: 		static T_mikrobus_ret _log_write(uint8_t *data_)
; data_ start address is: 0 (R0)
0x12EC	0xB081    SUB	SP, SP, #4
0x12EE	0xF8CDE000  STR	LR, [SP, #0]
; data_ end address is: 0 (R0)
; data_ start address is: 0 (R0)
;__em_c129_log.c, 19 :: 		logger( *data_ );
0x12F2	0x7801    LDRB	R1, [R0, #0]
; data_ end address is: 0 (R0)
0x12F4	0xB2CC    UXTB	R4, R1
0x12F6	0xB2A0    UXTH	R0, R4
0x12F8	0x4C03    LDR	R4, [PC, #12]
0x12FA	0x6824    LDR	R4, [R4, #0]
0x12FC	0x47A0    BLX	R4
;__em_c129_log.c, 20 :: 		return 0;
0x12FE	0x2000    MOVS	R0, #0
;__em_c129_log.c, 21 :: 		}
L_end__log_write:
0x1300	0xF8DDE000  LDR	LR, [SP, #0]
0x1304	0xB001    ADD	SP, SP, #4
0x1306	0x4770    BX	LR
0x1308	0x00902000  	_logger+0
; end of easymx_v7_TM4C129XNCZAD__log_write
_UART0_Write:
;__Lib_UART_07.c, 26 :: 		
; _data start address is: 0 (R0)
0x0C40	0xB081    SUB	SP, SP, #4
; _data end address is: 0 (R0)
; _data start address is: 0 (R0)
; _data end address is: 0 (R0)
;__Lib_UART_07.c, 28 :: 		
L_UART0_Write0:
; _data start address is: 0 (R0)
0x0C42	0x4904    LDR	R1, [PC, #16]
0x0C44	0x6809    LDR	R1, [R1, #0]
0x0C46	0xB101    CBZ	R1, L_UART0_Write1
0x0C48	0xE7FB    B	L_UART0_Write0
L_UART0_Write1:
;__Lib_UART_07.c, 31 :: 		
0x0C4A	0x4903    LDR	R1, [PC, #12]
0x0C4C	0x6008    STR	R0, [R1, #0]
; _data end address is: 0 (R0)
;__Lib_UART_07.c, 32 :: 		
L_end_UART0_Write:
0x0C4E	0xB001    ADD	SP, SP, #4
0x0C50	0x4770    BX	LR
0x0C52	0xBF00    NOP
0x0C54	0x03144218  	UART0_FR+0
0x0C58	0xC0004000  	UART0_DR+0
; end of _UART0_Write
_UART1_Write:
;__Lib_UART_07.c, 222 :: 		
; _data start address is: 0 (R0)
0x0C24	0xB081    SUB	SP, SP, #4
; _data end address is: 0 (R0)
; _data start address is: 0 (R0)
; _data end address is: 0 (R0)
;__Lib_UART_07.c, 224 :: 		
L_UART1_Write18:
; _data start address is: 0 (R0)
0x0C26	0x4904    LDR	R1, [PC, #16]
0x0C28	0x6809    LDR	R1, [R1, #0]
0x0C2A	0xB101    CBZ	R1, L_UART1_Write19
0x0C2C	0xE7FB    B	L_UART1_Write18
L_UART1_Write19:
;__Lib_UART_07.c, 227 :: 		
0x0C2E	0x4903    LDR	R1, [PC, #12]
0x0C30	0x6008    STR	R0, [R1, #0]
; _data end address is: 0 (R0)
;__Lib_UART_07.c, 228 :: 		
L_end_UART1_Write:
0x0C32	0xB001    ADD	SP, SP, #4
0x0C34	0x4770    BX	LR
0x0C36	0xBF00    NOP
0x0C38	0x0314421A  	UART1_FR+0
0x0C3C	0xD0004000  	UART1_DR+0
; end of _UART1_Write
_UART2_Write:
;__Lib_UART_07.c, 437 :: 		
; _data start address is: 0 (R0)
0x0C78	0xB081    SUB	SP, SP, #4
; _data end address is: 0 (R0)
; _data start address is: 0 (R0)
; _data end address is: 0 (R0)
;__Lib_UART_07.c, 439 :: 		
L_UART2_Write36:
; _data start address is: 0 (R0)
0x0C7A	0x4904    LDR	R1, [PC, #16]
0x0C7C	0x6809    LDR	R1, [R1, #0]
0x0C7E	0xB101    CBZ	R1, L_UART2_Write37
0x0C80	0xE7FB    B	L_UART2_Write36
L_UART2_Write37:
;__Lib_UART_07.c, 442 :: 		
0x0C82	0x4903    LDR	R1, [PC, #12]
0x0C84	0x6008    STR	R0, [R1, #0]
; _data end address is: 0 (R0)
;__Lib_UART_07.c, 443 :: 		
L_end_UART2_Write:
0x0C86	0xB001    ADD	SP, SP, #4
0x0C88	0x4770    BX	LR
0x0C8A	0xBF00    NOP
0x0C8C	0x0314421C  	UART2_FR+0
0x0C90	0xE0004000  	UART2_DR+0
; end of _UART2_Write
_UART3_Write:
;__Lib_UART_07.c, 642 :: 		
; _data start address is: 0 (R0)
0x0C5C	0xB081    SUB	SP, SP, #4
; _data end address is: 0 (R0)
; _data start address is: 0 (R0)
; _data end address is: 0 (R0)
;__Lib_UART_07.c, 644 :: 		
L_UART3_Write54:
; _data start address is: 0 (R0)
0x0C5E	0x4904    LDR	R1, [PC, #16]
0x0C60	0x6809    LDR	R1, [R1, #0]
0x0C62	0xB101    CBZ	R1, L_UART3_Write55
0x0C64	0xE7FB    B	L_UART3_Write54
L_UART3_Write55:
;__Lib_UART_07.c, 647 :: 		
0x0C66	0x4903    LDR	R1, [PC, #12]
0x0C68	0x6008    STR	R0, [R1, #0]
; _data end address is: 0 (R0)
;__Lib_UART_07.c, 648 :: 		
L_end_UART3_Write:
0x0C6A	0xB001    ADD	SP, SP, #4
0x0C6C	0x4770    BX	LR
0x0C6E	0xBF00    NOP
0x0C70	0x0314421E  	UART3_FR+0
0x0C74	0xF0004000  	UART3_DR+0
; end of _UART3_Write
_UART4_Write:
;__Lib_UART_07.c, 847 :: 		
; _data start address is: 0 (R0)
0x0BD0	0xB081    SUB	SP, SP, #4
; _data end address is: 0 (R0)
; _data start address is: 0 (R0)
; _data end address is: 0 (R0)
;__Lib_UART_07.c, 849 :: 		
L_UART4_Write72:
; _data start address is: 0 (R0)
0x0BD2	0x4904    LDR	R1, [PC, #16]
0x0BD4	0x6809    LDR	R1, [R1, #0]
0x0BD6	0xB101    CBZ	R1, L_UART4_Write73
0x0BD8	0xE7FB    B	L_UART4_Write72
L_UART4_Write73:
;__Lib_UART_07.c, 852 :: 		
0x0BDA	0x4903    LDR	R1, [PC, #12]
0x0BDC	0x6008    STR	R0, [R1, #0]
; _data end address is: 0 (R0)
;__Lib_UART_07.c, 853 :: 		
L_end_UART4_Write:
0x0BDE	0xB001    ADD	SP, SP, #4
0x0BE0	0x4770    BX	LR
0x0BE2	0xBF00    NOP
0x0BE4	0x03144220  	UART4_FR+0
0x0BE8	0x00004001  	UART4_DR+0
; end of _UART4_Write
_UART5_Write:
;__Lib_UART_07.c, 1052 :: 		
; _data start address is: 0 (R0)
0x0BB4	0xB081    SUB	SP, SP, #4
; _data end address is: 0 (R0)
; _data start address is: 0 (R0)
; _data end address is: 0 (R0)
;__Lib_UART_07.c, 1054 :: 		
L_UART5_Write90:
; _data start address is: 0 (R0)
0x0BB6	0x4904    LDR	R1, [PC, #16]
0x0BB8	0x6809    LDR	R1, [R1, #0]
0x0BBA	0xB101    CBZ	R1, L_UART5_Write91
0x0BBC	0xE7FB    B	L_UART5_Write90
L_UART5_Write91:
;__Lib_UART_07.c, 1057 :: 		
0x0BBE	0x4903    LDR	R1, [PC, #12]
0x0BC0	0x6008    STR	R0, [R1, #0]
; _data end address is: 0 (R0)
;__Lib_UART_07.c, 1058 :: 		
L_end_UART5_Write:
0x0BC2	0xB001    ADD	SP, SP, #4
0x0BC4	0x4770    BX	LR
0x0BC6	0xBF00    NOP
0x0BC8	0x03144222  	UART5_FR+0
0x0BCC	0x10004001  	UART5_DR+0
; end of _UART5_Write
_UART6_Write:
;__Lib_UART_07.c, 1257 :: 		
; _data start address is: 0 (R0)
0x0C08	0xB081    SUB	SP, SP, #4
; _data end address is: 0 (R0)
; _data start address is: 0 (R0)
; _data end address is: 0 (R0)
;__Lib_UART_07.c, 1259 :: 		
L_UART6_Write108:
; _data start address is: 0 (R0)
0x0C0A	0x4904    LDR	R1, [PC, #16]
0x0C0C	0x6809    LDR	R1, [R1, #0]
0x0C0E	0xB101    CBZ	R1, L_UART6_Write109
0x0C10	0xE7FB    B	L_UART6_Write108
L_UART6_Write109:
;__Lib_UART_07.c, 1262 :: 		
0x0C12	0x4903    LDR	R1, [PC, #12]
0x0C14	0x6008    STR	R0, [R1, #0]
; _data end address is: 0 (R0)
;__Lib_UART_07.c, 1263 :: 		
L_end_UART6_Write:
0x0C16	0xB001    ADD	SP, SP, #4
0x0C18	0x4770    BX	LR
0x0C1A	0xBF00    NOP
0x0C1C	0x03144224  	UART6_FR+0
0x0C20	0x20004001  	UART6_DR+0
; end of _UART6_Write
_UART7_Write:
;__Lib_UART_07.c, 1462 :: 		
; _data start address is: 0 (R0)
0x0BEC	0xB081    SUB	SP, SP, #4
; _data end address is: 0 (R0)
; _data start address is: 0 (R0)
; _data end address is: 0 (R0)
;__Lib_UART_07.c, 1464 :: 		
L_UART7_Write126:
; _data start address is: 0 (R0)
0x0BEE	0x4904    LDR	R1, [PC, #16]
0x0BF0	0x6809    LDR	R1, [R1, #0]
0x0BF2	0xB101    CBZ	R1, L_UART7_Write127
0x0BF4	0xE7FB    B	L_UART7_Write126
L_UART7_Write127:
;__Lib_UART_07.c, 1467 :: 		
0x0BF6	0x4903    LDR	R1, [PC, #12]
0x0BF8	0x6008    STR	R0, [R1, #0]
; _data end address is: 0 (R0)
;__Lib_UART_07.c, 1468 :: 		
L_end_UART7_Write:
0x0BFA	0xB001    ADD	SP, SP, #4
0x0BFC	0x4770    BX	LR
0x0BFE	0xBF00    NOP
0x0C00	0x03144226  	UART7_FR+0
0x0C04	0x30004001  	UART7_DR+0
; end of _UART7_Write
_applicationInit:
;Click_Slider2_TIVA.c, 42 :: 		void applicationInit()
0x1978	0xB081    SUB	SP, SP, #4
0x197A	0xF8CDE000  STR	LR, [SP, #0]
;Click_Slider2_TIVA.c, 44 :: 		slider2_gpioDriverInit( (T_SLIDER2_P)&_MIKROBUS1_GPIO );
0x197E	0x480A    LDR	R0, [PC, #40]
0x1980	0xF7FFFFAE  BL	_slider2_gpioDriverInit+0
;Click_Slider2_TIVA.c, 45 :: 		slider2_enable(_SLIDER2_DEVICE_ENABLE);
0x1984	0x2001    MOVS	R0, __SLIDER2_DEVICE_ENABLE
0x1986	0xF7FFFF9F  BL	_slider2_enable+0
;Click_Slider2_TIVA.c, 46 :: 		slider2_setReference(_SLIDER2_MAX_VOLTAGE_4_096V);
0x198A	0x2000    MOVS	R0, __SLIDER2_MAX_VOLTAGE_4_096V
0x198C	0xF7FFFEEC  BL	_slider2_setReference+0
;Click_Slider2_TIVA.c, 49 :: 		ADC_Set_Input_Channel(_ADC_CHANNEL_9);
0x1990	0xF44F7000  MOV	R0, #512
0x1994	0xF7FFFD06  BL	_ADC_Set_Input_Channel+0
;Click_Slider2_TIVA.c, 50 :: 		ADC0_Init();
0x1998	0xF7FFFEF2  BL	_ADC0_Init+0
;Click_Slider2_TIVA.c, 52 :: 		Delay_100ms();
0x199C	0xF7FFFED8  BL	_Delay_100ms+0
;Click_Slider2_TIVA.c, 53 :: 		}
L_end_applicationInit:
0x19A0	0xF8DDE000  LDR	LR, [SP, #0]
0x19A4	0xB001    ADD	SP, SP, #4
0x19A6	0x4770    BX	LR
0x19A8	0x1E6C0000  	__MIKROBUS1_GPIO+0
; end of _applicationInit
_slider2_gpioDriverInit:
;__slider2_driver.c, 70 :: 		void slider2_gpioDriverInit(T_SLIDER2_P gpioObj)
; gpioObj start address is: 0 (R0)
0x18E0	0xB081    SUB	SP, SP, #4
0x18E2	0xF8CDE000  STR	LR, [SP, #0]
; gpioObj end address is: 0 (R0)
; gpioObj start address is: 0 (R0)
;__slider2_driver.c, 72 :: 		hal_gpioMap( (T_HAL_P)gpioObj );
; gpioObj end address is: 0 (R0)
0x18E6	0xF7FFFD23  BL	__slider2_driver_hal_gpioMap+0
;__slider2_driver.c, 73 :: 		}
L_end_slider2_gpioDriverInit:
0x18EA	0xF8DDE000  LDR	LR, [SP, #0]
0x18EE	0xB001    ADD	SP, SP, #4
0x18F0	0x4770    BX	LR
; end of _slider2_gpioDriverInit
__slider2_driver_hal_gpioMap:
;__slider2_hal.c, 321 :: 		static void hal_gpioMap(T_HAL_P gpioObj)
; gpioObj start address is: 0 (R0)
; gpioObj end address is: 0 (R0)
; gpioObj start address is: 0 (R0)
;__slider2_hal.c, 365 :: 		hal_gpio_csSet = tmp->gpioSet[ __CS_PIN_OUTPUT__ ];
0x1330	0xF2000108  ADDW	R1, R0, #8
0x1334	0x680A    LDR	R2, [R1, #0]
0x1336	0x4904    LDR	R1, [PC, #16]
0x1338	0x600A    STR	R2, [R1, #0]
;__slider2_hal.c, 380 :: 		hal_gpio_pwmSet = tmp->gpioSet[ __PWM_PIN_OUTPUT__ ];
0x133A	0xF2000118  ADDW	R1, R0, #24
; gpioObj end address is: 0 (R0)
0x133E	0x680A    LDR	R2, [R1, #0]
0x1340	0x4902    LDR	R1, [PC, #8]
0x1342	0x600A    STR	R2, [R1, #0]
;__slider2_hal.c, 397 :: 		}
L_end_hal_gpioMap:
0x1344	0x4770    BX	LR
0x1346	0xBF00    NOP
0x1348	0x00AC2000  	__slider2_driver_hal_gpio_csSet+0
0x134C	0x00B02000  	__slider2_driver_hal_gpio_pwmSet+0
; end of __slider2_driver_hal_gpioMap
_slider2_enable:
;__slider2_driver.c, 77 :: 		void slider2_enable(uint8_t state)
; state start address is: 0 (R0)
0x18C8	0xB081    SUB	SP, SP, #4
0x18CA	0xF8CDE000  STR	LR, [SP, #0]
; state end address is: 0 (R0)
; state start address is: 0 (R0)
;__slider2_driver.c, 79 :: 		hal_gpio_csSet(state);
; state end address is: 0 (R0)
0x18CE	0x4C03    LDR	R4, [PC, #12]
0x18D0	0x6824    LDR	R4, [R4, #0]
0x18D2	0x47A0    BLX	R4
;__slider2_driver.c, 80 :: 		}
L_end_slider2_enable:
0x18D4	0xF8DDE000  LDR	LR, [SP, #0]
0x18D8	0xB001    ADD	SP, SP, #4
0x18DA	0x4770    BX	LR
0x18DC	0x00AC2000  	__slider2_driver_hal_gpio_csSet+0
; end of _slider2_enable
easymx_v7_TM4C129XNCZAD__setAN_1:
;__em_c129_gpio.c, 43 :: 		static void _setAN_1  (uint8_t value) 	{ GPIO_PORTE_AHB_DATA.B4 = value; }
; value start address is: 0 (R0)
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0x135C	0x4901    LDR	R1, [PC, #4]
0x135E	0x6008    STR	R0, [R1, #0]
; value end address is: 0 (R0)
L_end__setAN_1:
0x1360	0x4770    BX	LR
0x1362	0xBF00    NOP
0x1364	0x7F9042B8  	GPIO_PORTE_AHB_DATA+0
; end of easymx_v7_TM4C129XNCZAD__setAN_1
easymx_v7_TM4C129XNCZAD__setRST_1:
;__em_c129_gpio.c, 44 :: 		static void _setRST_1 (uint8_t value) 	{ GPIO_PORTE_AHB_DATA.B0 = value; }
; value start address is: 0 (R0)
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0x0F60	0x4901    LDR	R1, [PC, #4]
0x0F62	0x6008    STR	R0, [R1, #0]
; value end address is: 0 (R0)
L_end__setRST_1:
0x0F64	0x4770    BX	LR
0x0F66	0xBF00    NOP
0x0F68	0x7F8042B8  	GPIO_PORTE_AHB_DATA+0
; end of easymx_v7_TM4C129XNCZAD__setRST_1
easymx_v7_TM4C129XNCZAD__setCS_1:
;__em_c129_gpio.c, 45 :: 		static void _setCS_1  (uint8_t value) 	{ GPIO_PORTB_AHB_DATA.B0 = value; }
; value start address is: 0 (R0)
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0x0EB8	0x4901    LDR	R1, [PC, #4]
0x0EBA	0x6008    STR	R0, [R1, #0]
; value end address is: 0 (R0)
L_end__setCS_1:
0x0EBC	0x4770    BX	LR
0x0EBE	0xBF00    NOP
0x0EC0	0x7F8042B2  	GPIO_PORTB_AHB_DATA+0
; end of easymx_v7_TM4C129XNCZAD__setCS_1
easymx_v7_TM4C129XNCZAD__setSCK_1:
;__em_c129_gpio.c, 46 :: 		static void _setSCK_1 (uint8_t value) 	{ GPIO_PORTA_AHB_DATA.B2 = value; }
; value start address is: 0 (R0)
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0x0EAC	0x4901    LDR	R1, [PC, #4]
0x0EAE	0x6008    STR	R0, [R1, #0]
; value end address is: 0 (R0)
L_end__setSCK_1:
0x0EB0	0x4770    BX	LR
0x0EB2	0xBF00    NOP
0x0EB4	0x7F8842B0  	GPIO_PORTA_AHB_DATA+0
; end of easymx_v7_TM4C129XNCZAD__setSCK_1
easymx_v7_TM4C129XNCZAD__setMISO_1:
;__em_c129_gpio.c, 47 :: 		static void _setMISO_1(uint8_t value) 	{ GPIO_PORTA_AHB_DATA.B5 = value; }
; value start address is: 0 (R0)
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0x0EC4	0x4901    LDR	R1, [PC, #4]
0x0EC6	0x6008    STR	R0, [R1, #0]
; value end address is: 0 (R0)
L_end__setMISO_1:
0x0EC8	0x4770    BX	LR
0x0ECA	0xBF00    NOP
0x0ECC	0x7F9442B0  	GPIO_PORTA_AHB_DATA+0
; end of easymx_v7_TM4C129XNCZAD__setMISO_1
easymx_v7_TM4C129XNCZAD__setMOSI_1:
;__em_c129_gpio.c, 48 :: 		static void _setMOSI_1(uint8_t value) 	{ GPIO_PORTA_AHB_DATA.B4 = value; }
; value start address is: 0 (R0)
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0x0EDC	0x4901    LDR	R1, [PC, #4]
0x0EDE	0x6008    STR	R0, [R1, #0]
; value end address is: 0 (R0)
L_end__setMOSI_1:
0x0EE0	0x4770    BX	LR
0x0EE2	0xBF00    NOP
0x0EE4	0x7F9042B0  	GPIO_PORTA_AHB_DATA+0
; end of easymx_v7_TM4C129XNCZAD__setMOSI_1
easymx_v7_TM4C129XNCZAD__setPWM_1:
;__em_c129_gpio.c, 49 :: 		static void _setPWM_1 (uint8_t value) 	{ GPIO_PORTD_AHB_DATA.B0 = value; }
; value start address is: 0 (R0)
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0x0ED0	0x4901    LDR	R1, [PC, #4]
0x0ED2	0x6008    STR	R0, [R1, #0]
; value end address is: 0 (R0)
L_end__setPWM_1:
0x0ED4	0x4770    BX	LR
0x0ED6	0xBF00    NOP
0x0ED8	0x7F8042B6  	GPIO_PORTD_AHB_DATA+0
; end of easymx_v7_TM4C129XNCZAD__setPWM_1
easymx_v7_TM4C129XNCZAD__setINT_1:
;__em_c129_gpio.c, 50 :: 		static void _setINT_1 (uint8_t value) 	{ GPIO_PORTF_AHB_DATA.B4 = value; }
; value start address is: 0 (R0)
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0x0E88	0x4901    LDR	R1, [PC, #4]
0x0E8A	0x6008    STR	R0, [R1, #0]
; value end address is: 0 (R0)
L_end__setINT_1:
0x0E8C	0x4770    BX	LR
0x0E8E	0xBF00    NOP
0x0E90	0x7F9042BA  	GPIO_PORTF_AHB_DATA+0
; end of easymx_v7_TM4C129XNCZAD__setINT_1
easymx_v7_TM4C129XNCZAD__setRX_1:
;__em_c129_gpio.c, 51 :: 		static void _setRX_1  (uint8_t value) 	{ GPIO_PORTC_AHB_DATA.B6 = value; }
; value start address is: 0 (R0)
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0x0E7C	0x4901    LDR	R1, [PC, #4]
0x0E7E	0x6008    STR	R0, [R1, #0]
; value end address is: 0 (R0)
L_end__setRX_1:
0x0E80	0x4770    BX	LR
0x0E82	0xBF00    NOP
0x0E84	0x7F9842B4  	GPIO_PORTC_AHB_DATA+0
; end of easymx_v7_TM4C129XNCZAD__setRX_1
easymx_v7_TM4C129XNCZAD__setTX_1:
;__em_c129_gpio.c, 52 :: 		static void _setTX_1  (uint8_t value) 	{ GPIO_PORTC_AHB_DATA.B7 = value; }
; value start address is: 0 (R0)
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0x0E94	0x4901    LDR	R1, [PC, #4]
0x0E96	0x6008    STR	R0, [R1, #0]
; value end address is: 0 (R0)
L_end__setTX_1:
0x0E98	0x4770    BX	LR
0x0E9A	0xBF00    NOP
0x0E9C	0x7F9C42B4  	GPIO_PORTC_AHB_DATA+0
; end of easymx_v7_TM4C129XNCZAD__setTX_1
easymx_v7_TM4C129XNCZAD__setSCL_1:
;__em_c129_gpio.c, 53 :: 		static void _setSCL_1 (uint8_t value) 	{ GPIO_PORTB_AHB_DATA.B2 = value; }
; value start address is: 0 (R0)
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0x0EA0	0x4901    LDR	R1, [PC, #4]
0x0EA2	0x6008    STR	R0, [R1, #0]
; value end address is: 0 (R0)
L_end__setSCL_1:
0x0EA4	0x4770    BX	LR
0x0EA6	0xBF00    NOP
0x0EA8	0x7F8842B2  	GPIO_PORTB_AHB_DATA+0
; end of easymx_v7_TM4C129XNCZAD__setSCL_1
easymx_v7_TM4C129XNCZAD__setSDA_1:
;__em_c129_gpio.c, 54 :: 		static void _setSDA_1 (uint8_t value) 	{ GPIO_PORTB_AHB_DATA.B3 = value; }
; value start address is: 0 (R0)
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0x0EE8	0x4901    LDR	R1, [PC, #4]
0x0EEA	0x6008    STR	R0, [R1, #0]
; value end address is: 0 (R0)
L_end__setSDA_1:
0x0EEC	0x4770    BX	LR
0x0EEE	0xBF00    NOP
0x0EF0	0x7F8C42B2  	GPIO_PORTB_AHB_DATA+0
; end of easymx_v7_TM4C129XNCZAD__setSDA_1
easymx_v7_TM4C129XNCZAD__setAN_2:
;__em_c129_gpio.c, 68 :: 		static void _setAN_2  (uint8_t value)   { GPIO_PORTE_AHB_DATA.B5 = value; }
; value start address is: 0 (R0)
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0x0F3C	0x4901    LDR	R1, [PC, #4]
0x0F3E	0x6008    STR	R0, [R1, #0]
; value end address is: 0 (R0)
L_end__setAN_2:
0x0F40	0x4770    BX	LR
0x0F42	0xBF00    NOP
0x0F44	0x7F9442B8  	GPIO_PORTE_AHB_DATA+0
; end of easymx_v7_TM4C129XNCZAD__setAN_2
easymx_v7_TM4C129XNCZAD__setRST_2:
;__em_c129_gpio.c, 69 :: 		static void _setRST_2 (uint8_t value)   { GPIO_PORTE_AHB_DATA.B1 = value; }
; value start address is: 0 (R0)
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0x0F54	0x4901    LDR	R1, [PC, #4]
0x0F56	0x6008    STR	R0, [R1, #0]
; value end address is: 0 (R0)
L_end__setRST_2:
0x0F58	0x4770    BX	LR
0x0F5A	0xBF00    NOP
0x0F5C	0x7F8442B8  	GPIO_PORTE_AHB_DATA+0
; end of easymx_v7_TM4C129XNCZAD__setRST_2
easymx_v7_TM4C129XNCZAD__setCS_2:
;__em_c129_gpio.c, 70 :: 		static void _setCS_2  (uint8_t value)   { GPIO_PORTB_AHB_DATA.B5 = value; }
; value start address is: 0 (R0)
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0x0F48	0x4901    LDR	R1, [PC, #4]
0x0F4A	0x6008    STR	R0, [R1, #0]
; value end address is: 0 (R0)
L_end__setCS_2:
0x0F4C	0x4770    BX	LR
0x0F4E	0xBF00    NOP
0x0F50	0x7F9442B2  	GPIO_PORTB_AHB_DATA+0
; end of easymx_v7_TM4C129XNCZAD__setCS_2
easymx_v7_TM4C129XNCZAD__setSCK_2:
;__em_c129_gpio.c, 71 :: 		static void _setSCK_2 (uint8_t value)   { GPIO_PORTA_AHB_DATA.B2 = value; }
; value start address is: 0 (R0)
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0x0F24	0x4901    LDR	R1, [PC, #4]
0x0F26	0x6008    STR	R0, [R1, #0]
; value end address is: 0 (R0)
L_end__setSCK_2:
0x0F28	0x4770    BX	LR
0x0F2A	0xBF00    NOP
0x0F2C	0x7F8842B0  	GPIO_PORTA_AHB_DATA+0
; end of easymx_v7_TM4C129XNCZAD__setSCK_2
easymx_v7_TM4C129XNCZAD__setMISO_2:
;__em_c129_gpio.c, 72 :: 		static void _setMISO_2(uint8_t value)   { GPIO_PORTA_AHB_DATA.B5 = value; }
; value start address is: 0 (R0)
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0x0F00	0x4901    LDR	R1, [PC, #4]
0x0F02	0x6008    STR	R0, [R1, #0]
; value end address is: 0 (R0)
L_end__setMISO_2:
0x0F04	0x4770    BX	LR
0x0F06	0xBF00    NOP
0x0F08	0x7F9442B0  	GPIO_PORTA_AHB_DATA+0
; end of easymx_v7_TM4C129XNCZAD__setMISO_2
easymx_v7_TM4C129XNCZAD__setMOSI_2:
;__em_c129_gpio.c, 73 :: 		static void _setMOSI_2(uint8_t value)   { GPIO_PORTA_AHB_DATA.B4 = value; }
; value start address is: 0 (R0)
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0x0EF4	0x4901    LDR	R1, [PC, #4]
0x0EF6	0x6008    STR	R0, [R1, #0]
; value end address is: 0 (R0)
L_end__setMOSI_2:
0x0EF8	0x4770    BX	LR
0x0EFA	0xBF00    NOP
0x0EFC	0x7F9042B0  	GPIO_PORTA_AHB_DATA+0
; end of easymx_v7_TM4C129XNCZAD__setMOSI_2
easymx_v7_TM4C129XNCZAD__setPWM_2:
;__em_c129_gpio.c, 74 :: 		static void _setPWM_2 (uint8_t value)   { GPIO_PORTD_AHB_DATA.B1 = value; }
; value start address is: 0 (R0)
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0x0F18	0x4901    LDR	R1, [PC, #4]
0x0F1A	0x6008    STR	R0, [R1, #0]
; value end address is: 0 (R0)
L_end__setPWM_2:
0x0F1C	0x4770    BX	LR
0x0F1E	0xBF00    NOP
0x0F20	0x7F8442B6  	GPIO_PORTD_AHB_DATA+0
; end of easymx_v7_TM4C129XNCZAD__setPWM_2
easymx_v7_TM4C129XNCZAD__setINT_2:
;__em_c129_gpio.c, 75 :: 		static void _setINT_2 (uint8_t value)   { GPIO_PORTD_AHB_DATA.B6 = value; }
; value start address is: 0 (R0)
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0x0F0C	0x4901    LDR	R1, [PC, #4]
0x0F0E	0x6008    STR	R0, [R1, #0]
; value end address is: 0 (R0)
L_end__setINT_2:
0x0F10	0x4770    BX	LR
0x0F12	0xBF00    NOP
0x0F14	0x7F9842B6  	GPIO_PORTD_AHB_DATA+0
; end of easymx_v7_TM4C129XNCZAD__setINT_2
easymx_v7_TM4C129XNCZAD__setRX_2:
;__em_c129_gpio.c, 76 :: 		static void _setRX_2  (uint8_t value)   { GPIO_PORTC_AHB_DATA.B4 = value; }
; value start address is: 0 (R0)
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0x0F30	0x4901    LDR	R1, [PC, #4]
0x0F32	0x6008    STR	R0, [R1, #0]
; value end address is: 0 (R0)
L_end__setRX_2:
0x0F34	0x4770    BX	LR
0x0F36	0xBF00    NOP
0x0F38	0x7F9042B4  	GPIO_PORTC_AHB_DATA+0
; end of easymx_v7_TM4C129XNCZAD__setRX_2
easymx_v7_TM4C129XNCZAD__setTX_2:
;__em_c129_gpio.c, 77 :: 		static void _setTX_2  (uint8_t value)   { GPIO_PORTC_AHB_DATA.B5 = value; }
; value start address is: 0 (R0)
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0x1350	0x4901    LDR	R1, [PC, #4]
0x1352	0x6008    STR	R0, [R1, #0]
; value end address is: 0 (R0)
L_end__setTX_2:
0x1354	0x4770    BX	LR
0x1356	0xBF00    NOP
0x1358	0x7F9442B4  	GPIO_PORTC_AHB_DATA+0
; end of easymx_v7_TM4C129XNCZAD__setTX_2
easymx_v7_TM4C129XNCZAD__setSCL_2:
;__em_c129_gpio.c, 78 :: 		static void _setSCL_2 (uint8_t value)   { GPIO_PORTB_AHB_DATA.B2 = value; }
; value start address is: 0 (R0)
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0x1368	0x4901    LDR	R1, [PC, #4]
0x136A	0x6008    STR	R0, [R1, #0]
; value end address is: 0 (R0)
L_end__setSCL_2:
0x136C	0x4770    BX	LR
0x136E	0xBF00    NOP
0x1370	0x7F8842B2  	GPIO_PORTB_AHB_DATA+0
; end of easymx_v7_TM4C129XNCZAD__setSCL_2
easymx_v7_TM4C129XNCZAD__setSDA_2:
;__em_c129_gpio.c, 79 :: 		static void _setSDA_2 (uint8_t value)   { GPIO_PORTB_AHB_DATA.B3 = value; }
; value start address is: 0 (R0)
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0x1398	0x4901    LDR	R1, [PC, #4]
0x139A	0x6008    STR	R0, [R1, #0]
; value end address is: 0 (R0)
L_end__setSDA_2:
0x139C	0x4770    BX	LR
0x139E	0xBF00    NOP
0x13A0	0x7F8C42B2  	GPIO_PORTB_AHB_DATA+0
; end of easymx_v7_TM4C129XNCZAD__setSDA_2
_slider2_setReference:
;__slider2_driver.c, 82 :: 		void slider2_setReference(uint8_t ref)
; ref start address is: 0 (R0)
0x1768	0xB081    SUB	SP, SP, #4
0x176A	0xF8CDE000  STR	LR, [SP, #0]
; ref end address is: 0 (R0)
; ref start address is: 0 (R0)
;__slider2_driver.c, 84 :: 		hal_gpio_pwmSet(ref);
; ref end address is: 0 (R0)
0x176E	0x4C03    LDR	R4, [PC, #12]
0x1770	0x6824    LDR	R4, [R4, #0]
0x1772	0x47A0    BLX	R4
;__slider2_driver.c, 85 :: 		}
L_end_slider2_setReference:
0x1774	0xF8DDE000  LDR	LR, [SP, #0]
0x1778	0xB001    ADD	SP, SP, #4
0x177A	0x4770    BX	LR
0x177C	0x00B02000  	__slider2_driver_hal_gpio_pwmSet+0
; end of _slider2_setReference
_ADC_Set_Input_Channel:
;__Lib_ADC_24.c, 38 :: 		
; input_mask start address is: 0 (R0)
0x13A4	0xB081    SUB	SP, SP, #4
0x13A6	0xF8CDE000  STR	LR, [SP, #0]
0x13AA	0x4682    MOV	R10, R0
; input_mask end address is: 0 (R0)
; input_mask start address is: 40 (R10)
;__Lib_ADC_24.c, 39 :: 		
0x13AC	0xF3CA0100  UBFX	R1, R10, #0, #1
0x13B0	0xB149    CBZ	R1, L_ADC_Set_Input_Channel0
;__Lib_ADC_24.c, 40 :: 		
0x13B2	0x2100    MOVS	R1, #0
0x13B4	0xB402    PUSH	(R1)
0x13B6	0xF2406300  MOVW	R3, #1536
0x13BA	0x2200    MOVS	R2, #0
0x13BC	0x2108    MOVS	R1, #8
0x13BE	0x4899    LDR	R0, [PC, #612]
0x13C0	0xF7FFF818  BL	_GPIO_Config+0
0x13C4	0xB001    ADD	SP, SP, #4
L_ADC_Set_Input_Channel0:
;__Lib_ADC_24.c, 41 :: 		
0x13C6	0xF3CA0140  UBFX	R1, R10, #1, #1
0x13CA	0xB149    CBZ	R1, L_ADC_Set_Input_Channel1
;__Lib_ADC_24.c, 42 :: 		
0x13CC	0x2100    MOVS	R1, #0
0x13CE	0xB402    PUSH	(R1)
0x13D0	0xF2406300  MOVW	R3, #1536
0x13D4	0x2200    MOVS	R2, #0
0x13D6	0x2104    MOVS	R1, #4
0x13D8	0x4892    LDR	R0, [PC, #584]
0x13DA	0xF7FFF80B  BL	_GPIO_Config+0
0x13DE	0xB001    ADD	SP, SP, #4
L_ADC_Set_Input_Channel1:
;__Lib_ADC_24.c, 43 :: 		
0x13E0	0xF3CA0180  UBFX	R1, R10, #2, #1
0x13E4	0xB149    CBZ	R1, L_ADC_Set_Input_Channel2
;__Lib_ADC_24.c, 44 :: 		
0x13E6	0x2100    MOVS	R1, #0
0x13E8	0xB402    PUSH	(R1)
0x13EA	0xF2406300  MOVW	R3, #1536
0x13EE	0x2200    MOVS	R2, #0
0x13F0	0x2102    MOVS	R1, #2
0x13F2	0x488C    LDR	R0, [PC, #560]
0x13F4	0xF7FEFFFE  BL	_GPIO_Config+0
0x13F8	0xB001    ADD	SP, SP, #4
L_ADC_Set_Input_Channel2:
;__Lib_ADC_24.c, 45 :: 		
0x13FA	0xF3CA01C0  UBFX	R1, R10, #3, #1
0x13FE	0xB149    CBZ	R1, L_ADC_Set_Input_Channel3
;__Lib_ADC_24.c, 46 :: 		
0x1400	0x2100    MOVS	R1, #0
0x1402	0xB402    PUSH	(R1)
0x1404	0xF2406300  MOVW	R3, #1536
0x1408	0x2200    MOVS	R2, #0
0x140A	0x2101    MOVS	R1, #1
0x140C	0x4885    LDR	R0, [PC, #532]
0x140E	0xF7FEFFF1  BL	_GPIO_Config+0
0x1412	0xB001    ADD	SP, SP, #4
L_ADC_Set_Input_Channel3:
;__Lib_ADC_24.c, 47 :: 		
0x1414	0xF3CA1100  UBFX	R1, R10, #4, #1
0x1418	0xB149    CBZ	R1, L_ADC_Set_Input_Channel4
;__Lib_ADC_24.c, 48 :: 		
0x141A	0x2100    MOVS	R1, #0
0x141C	0xB402    PUSH	(R1)
0x141E	0xF2406300  MOVW	R3, #1536
0x1422	0x2200    MOVS	R2, #0
0x1424	0x2180    MOVS	R1, #128
0x1426	0x4880    LDR	R0, [PC, #512]
0x1428	0xF7FEFFE4  BL	_GPIO_Config+0
0x142C	0xB001    ADD	SP, SP, #4
L_ADC_Set_Input_Channel4:
;__Lib_ADC_24.c, 49 :: 		
0x142E	0xF3CA1140  UBFX	R1, R10, #5, #1
0x1432	0xB149    CBZ	R1, L_ADC_Set_Input_Channel5
;__Lib_ADC_24.c, 50 :: 		
0x1434	0x2100    MOVS	R1, #0
0x1436	0xB402    PUSH	(R1)
0x1438	0xF2406300  MOVW	R3, #1536
0x143C	0x2200    MOVS	R2, #0
0x143E	0x2140    MOVS	R1, #64
0x1440	0x4879    LDR	R0, [PC, #484]
0x1442	0xF7FEFFD7  BL	_GPIO_Config+0
0x1446	0xB001    ADD	SP, SP, #4
L_ADC_Set_Input_Channel5:
;__Lib_ADC_24.c, 51 :: 		
0x1448	0xF3CA1180  UBFX	R1, R10, #6, #1
0x144C	0xB149    CBZ	R1, L_ADC_Set_Input_Channel6
;__Lib_ADC_24.c, 52 :: 		
0x144E	0x2100    MOVS	R1, #0
0x1450	0xB402    PUSH	(R1)
0x1452	0xF2406300  MOVW	R3, #1536
0x1456	0x2200    MOVS	R2, #0
0x1458	0x2120    MOVS	R1, #32
0x145A	0x4873    LDR	R0, [PC, #460]
0x145C	0xF7FEFFCA  BL	_GPIO_Config+0
0x1460	0xB001    ADD	SP, SP, #4
L_ADC_Set_Input_Channel6:
;__Lib_ADC_24.c, 53 :: 		
0x1462	0xF3CA11C0  UBFX	R1, R10, #7, #1
0x1466	0xB149    CBZ	R1, L_ADC_Set_Input_Channel7
;__Lib_ADC_24.c, 54 :: 		
0x1468	0x2100    MOVS	R1, #0
0x146A	0xB402    PUSH	(R1)
0x146C	0xF2406300  MOVW	R3, #1536
0x1470	0x2200    MOVS	R2, #0
0x1472	0x2110    MOVS	R1, #16
0x1474	0x486C    LDR	R0, [PC, #432]
0x1476	0xF7FEFFBD  BL	_GPIO_Config+0
0x147A	0xB001    ADD	SP, SP, #4
L_ADC_Set_Input_Channel7:
;__Lib_ADC_24.c, 55 :: 		
0x147C	0xF3CA2100  UBFX	R1, R10, #8, #1
0x1480	0xB149    CBZ	R1, L_ADC_Set_Input_Channel8
;__Lib_ADC_24.c, 56 :: 		
0x1482	0x2100    MOVS	R1, #0
0x1484	0xB402    PUSH	(R1)
0x1486	0xF2406300  MOVW	R3, #1536
0x148A	0x2200    MOVS	R2, #0
0x148C	0x2120    MOVS	R1, #32
0x148E	0x4865    LDR	R0, [PC, #404]
0x1490	0xF7FEFFB0  BL	_GPIO_Config+0
0x1494	0xB001    ADD	SP, SP, #4
L_ADC_Set_Input_Channel8:
;__Lib_ADC_24.c, 57 :: 		
0x1496	0xF3CA2140  UBFX	R1, R10, #9, #1
0x149A	0xB149    CBZ	R1, L_ADC_Set_Input_Channel9
;__Lib_ADC_24.c, 58 :: 		
0x149C	0x2100    MOVS	R1, #0
0x149E	0xB402    PUSH	(R1)
0x14A0	0xF2406300  MOVW	R3, #1536
0x14A4	0x2200    MOVS	R2, #0
0x14A6	0x2110    MOVS	R1, #16
0x14A8	0x485E    LDR	R0, [PC, #376]
0x14AA	0xF7FEFFA3  BL	_GPIO_Config+0
0x14AE	0xB001    ADD	SP, SP, #4
L_ADC_Set_Input_Channel9:
;__Lib_ADC_24.c, 59 :: 		
0x14B0	0xF3CA2180  UBFX	R1, R10, #10, #1
0x14B4	0xB149    CBZ	R1, L_ADC_Set_Input_Channel10
;__Lib_ADC_24.c, 60 :: 		
0x14B6	0x2100    MOVS	R1, #0
0x14B8	0xB402    PUSH	(R1)
0x14BA	0xF2406300  MOVW	R3, #1536
0x14BE	0x2200    MOVS	R2, #0
0x14C0	0x2110    MOVS	R1, #16
0x14C2	0x485A    LDR	R0, [PC, #360]
0x14C4	0xF7FEFF96  BL	_GPIO_Config+0
0x14C8	0xB001    ADD	SP, SP, #4
L_ADC_Set_Input_Channel10:
;__Lib_ADC_24.c, 61 :: 		
0x14CA	0xF3CA21C0  UBFX	R1, R10, #11, #1
0x14CE	0xB149    CBZ	R1, L_ADC_Set_Input_Channel11
;__Lib_ADC_24.c, 62 :: 		
0x14D0	0x2100    MOVS	R1, #0
0x14D2	0xB402    PUSH	(R1)
0x14D4	0xF2406300  MOVW	R3, #1536
0x14D8	0x2200    MOVS	R2, #0
0x14DA	0x2120    MOVS	R1, #32
0x14DC	0x4853    LDR	R0, [PC, #332]
0x14DE	0xF7FEFF89  BL	_GPIO_Config+0
0x14E2	0xB001    ADD	SP, SP, #4
L_ADC_Set_Input_Channel11:
;__Lib_ADC_24.c, 63 :: 		
0x14E4	0xF3CA3100  UBFX	R1, R10, #12, #1
0x14E8	0xB149    CBZ	R1, L_ADC_Set_Input_Channel12
;__Lib_ADC_24.c, 64 :: 		
0x14EA	0x2100    MOVS	R1, #0
0x14EC	0xB402    PUSH	(R1)
0x14EE	0xF2406300  MOVW	R3, #1536
0x14F2	0x2200    MOVS	R2, #0
0x14F4	0x2108    MOVS	R1, #8
0x14F6	0x484C    LDR	R0, [PC, #304]
0x14F8	0xF7FEFF7C  BL	_GPIO_Config+0
0x14FC	0xB001    ADD	SP, SP, #4
L_ADC_Set_Input_Channel12:
;__Lib_ADC_24.c, 65 :: 		
0x14FE	0xF3CA3140  UBFX	R1, R10, #13, #1
0x1502	0xB149    CBZ	R1, L_ADC_Set_Input_Channel13
;__Lib_ADC_24.c, 66 :: 		
0x1504	0x2100    MOVS	R1, #0
0x1506	0xB402    PUSH	(R1)
0x1508	0xF2406300  MOVW	R3, #1536
0x150C	0x2200    MOVS	R2, #0
0x150E	0x2104    MOVS	R1, #4
0x1510	0x4845    LDR	R0, [PC, #276]
0x1512	0xF7FEFF6F  BL	_GPIO_Config+0
0x1516	0xB001    ADD	SP, SP, #4
L_ADC_Set_Input_Channel13:
;__Lib_ADC_24.c, 67 :: 		
0x1518	0xF3CA3180  UBFX	R1, R10, #14, #1
0x151C	0xB149    CBZ	R1, L_ADC_Set_Input_Channel14
;__Lib_ADC_24.c, 68 :: 		
0x151E	0x2100    MOVS	R1, #0
0x1520	0xB402    PUSH	(R1)
0x1522	0xF2406300  MOVW	R3, #1536
0x1526	0x2200    MOVS	R2, #0
0x1528	0x2102    MOVS	R1, #2
0x152A	0x483F    LDR	R0, [PC, #252]
0x152C	0xF7FEFF62  BL	_GPIO_Config+0
0x1530	0xB001    ADD	SP, SP, #4
L_ADC_Set_Input_Channel14:
;__Lib_ADC_24.c, 69 :: 		
0x1532	0xF3CA31C0  UBFX	R1, R10, #15, #1
0x1536	0xB149    CBZ	R1, L_ADC_Set_Input_Channel15
;__Lib_ADC_24.c, 70 :: 		
0x1538	0x2100    MOVS	R1, #0
0x153A	0xB402    PUSH	(R1)
0x153C	0xF2406300  MOVW	R3, #1536
0x1540	0x2200    MOVS	R2, #0
0x1542	0x2101    MOVS	R1, #1
0x1544	0x4838    LDR	R0, [PC, #224]
0x1546	0xF7FEFF55  BL	_GPIO_Config+0
0x154A	0xB001    ADD	SP, SP, #4
L_ADC_Set_Input_Channel15:
;__Lib_ADC_24.c, 71 :: 		
0x154C	0xF3CA4100  UBFX	R1, R10, #16, #1
0x1550	0xB149    CBZ	R1, L_ADC_Set_Input_Channel16
;__Lib_ADC_24.c, 72 :: 		
0x1552	0x2100    MOVS	R1, #0
0x1554	0xB402    PUSH	(R1)
0x1556	0xF2406300  MOVW	R3, #1536
0x155A	0x2200    MOVS	R2, #0
0x155C	0x2101    MOVS	R1, #1
0x155E	0x4834    LDR	R0, [PC, #208]
0x1560	0xF7FEFF48  BL	_GPIO_Config+0
0x1564	0xB001    ADD	SP, SP, #4
L_ADC_Set_Input_Channel16:
;__Lib_ADC_24.c, 73 :: 		
0x1566	0xF3CA4140  UBFX	R1, R10, #17, #1
0x156A	0xB149    CBZ	R1, L_ADC_Set_Input_Channel17
;__Lib_ADC_24.c, 74 :: 		
0x156C	0x2100    MOVS	R1, #0
0x156E	0xB402    PUSH	(R1)
0x1570	0xF2406300  MOVW	R3, #1536
0x1574	0x2200    MOVS	R2, #0
0x1576	0x2102    MOVS	R1, #2
0x1578	0x482D    LDR	R0, [PC, #180]
0x157A	0xF7FEFF3B  BL	_GPIO_Config+0
0x157E	0xB001    ADD	SP, SP, #4
L_ADC_Set_Input_Channel17:
;__Lib_ADC_24.c, 75 :: 		
0x1580	0xF3CA4180  UBFX	R1, R10, #18, #1
0x1584	0xB149    CBZ	R1, L_ADC_Set_Input_Channel18
;__Lib_ADC_24.c, 76 :: 		
0x1586	0x2100    MOVS	R1, #0
0x1588	0xB402    PUSH	(R1)
0x158A	0xF2406300  MOVW	R3, #1536
0x158E	0x2200    MOVS	R2, #0
0x1590	0x2104    MOVS	R1, #4
0x1592	0x4827    LDR	R0, [PC, #156]
0x1594	0xF7FEFF2E  BL	_GPIO_Config+0
0x1598	0xB001    ADD	SP, SP, #4
L_ADC_Set_Input_Channel18:
;__Lib_ADC_24.c, 77 :: 		
0x159A	0xF3CA41C0  UBFX	R1, R10, #19, #1
0x159E	0xB149    CBZ	R1, L_ADC_Set_Input_Channel19
;__Lib_ADC_24.c, 78 :: 		
0x15A0	0x2100    MOVS	R1, #0
0x15A2	0xB402    PUSH	(R1)
0x15A4	0xF2406300  MOVW	R3, #1536
0x15A8	0x2200    MOVS	R2, #0
0x15AA	0x2108    MOVS	R1, #8
0x15AC	0x4820    LDR	R0, [PC, #128]
0x15AE	0xF7FEFF21  BL	_GPIO_Config+0
0x15B2	0xB001    ADD	SP, SP, #4
L_ADC_Set_Input_Channel19:
;__Lib_ADC_24.c, 79 :: 		
0x15B4	0xF3CA5100  UBFX	R1, R10, #20, #1
0x15B8	0xB149    CBZ	R1, L_ADC_Set_Input_Channel20
;__Lib_ADC_24.c, 80 :: 		
0x15BA	0x2100    MOVS	R1, #0
0x15BC	0xB402    PUSH	(R1)
0x15BE	0xF2406300  MOVW	R3, #1536
0x15C2	0x2200    MOVS	R2, #0
0x15C4	0x2180    MOVS	R1, #128
0x15C6	0x4817    LDR	R0, [PC, #92]
0x15C8	0xF7FEFF14  BL	_GPIO_Config+0
0x15CC	0xB001    ADD	SP, SP, #4
L_ADC_Set_Input_Channel20:
;__Lib_ADC_24.c, 81 :: 		
0x15CE	0xF3CA5140  UBFX	R1, R10, #21, #1
0x15D2	0xB149    CBZ	R1, L_ADC_Set_Input_Channel21
;__Lib_ADC_24.c, 82 :: 		
0x15D4	0x2100    MOVS	R1, #0
0x15D6	0xB402    PUSH	(R1)
0x15D8	0xF2406300  MOVW	R3, #1536
0x15DC	0x2200    MOVS	R2, #0
0x15DE	0x2140    MOVS	R1, #64
0x15E0	0x4810    LDR	R0, [PC, #64]
0x15E2	0xF7FEFF07  BL	_GPIO_Config+0
0x15E6	0xB001    ADD	SP, SP, #4
L_ADC_Set_Input_Channel21:
;__Lib_ADC_24.c, 83 :: 		
0x15E8	0xF3CA5180  UBFX	R1, R10, #22, #1
0x15EC	0xB149    CBZ	R1, L_ADC_Set_Input_Channel22
;__Lib_ADC_24.c, 84 :: 		
0x15EE	0x2100    MOVS	R1, #0
0x15F0	0xB402    PUSH	(R1)
0x15F2	0xF2406300  MOVW	R3, #1536
0x15F6	0x2200    MOVS	R2, #0
0x15F8	0x2102    MOVS	R1, #2
0x15FA	0x480E    LDR	R0, [PC, #56]
0x15FC	0xF7FEFEFA  BL	_GPIO_Config+0
0x1600	0xB001    ADD	SP, SP, #4
L_ADC_Set_Input_Channel22:
;__Lib_ADC_24.c, 85 :: 		
0x1602	0xF3CA51C0  UBFX	R1, R10, #23, #1
; input_mask end address is: 40 (R10)
0x1606	0xB149    CBZ	R1, L_ADC_Set_Input_Channel23
;__Lib_ADC_24.c, 86 :: 		
0x1608	0x2100    MOVS	R1, #0
0x160A	0xB402    PUSH	(R1)
0x160C	0xF2406300  MOVW	R3, #1536
0x1610	0x2200    MOVS	R2, #0
0x1612	0x2101    MOVS	R1, #1
0x1614	0x4807    LDR	R0, [PC, #28]
0x1616	0xF7FEFEED  BL	_GPIO_Config+0
0x161A	0xB001    ADD	SP, SP, #4
L_ADC_Set_Input_Channel23:
;__Lib_ADC_24.c, 87 :: 		
L_end_ADC_Set_Input_Channel:
0x161C	0xF8DDE000  LDR	LR, [SP, #0]
0x1620	0xB001    ADD	SP, SP, #4
0x1622	0x4770    BX	LR
0x1624	0xC0004005  	GPIO_PORTE_AHB_DATA_BITS+0
0x1628	0xB0004005  	GPIO_PORTD_AHB_DATA_BITS+0
0x162C	0x90004005  	GPIO_PORTB_AHB_DATA_BITS+0
0x1630	0x10004006  	GPIO_PORTK_DATA_BITS+0
0x1634	0x50004006  	GPIO_PORTP_DATA_BITS+0
; end of _ADC_Set_Input_Channel
_ADC0_Init:
;__Lib_ADC_24.c, 90 :: 		
0x1780	0xB081    SUB	SP, SP, #4
0x1782	0xF8CDE000  STR	LR, [SP, #0]
;__Lib_ADC_24.c, 91 :: 		
0x1786	0x490C    LDR	R1, [PC, #48]
0x1788	0x480C    LDR	R0, [PC, #48]
0x178A	0x6001    STR	R1, [R0, #0]
;__Lib_ADC_24.c, 94 :: 		
0x178C	0x2101    MOVS	R1, #1
0x178E	0xB249    SXTB	R1, R1
0x1790	0x480B    LDR	R0, [PC, #44]
0x1792	0x6001    STR	R1, [R0, #0]
;__Lib_ADC_24.c, 95 :: 		
0x1794	0xF7FFFCB4  BL	_Delay_1us+0
0x1798	0xF7FFFCB2  BL	_Delay_1us+0
;__Lib_ADC_24.c, 97 :: 		
0x179C	0x2100    MOVS	R1, #0
0x179E	0xB249    SXTB	R1, R1
0x17A0	0x4808    LDR	R0, [PC, #32]
0x17A2	0x6001    STR	R1, [R0, #0]
;__Lib_ADC_24.c, 98 :: 		
0x17A4	0x4808    LDR	R0, [PC, #32]
0x17A6	0x6001    STR	R1, [R0, #0]
;__Lib_ADC_24.c, 118 :: 		
0x17A8	0x4806    LDR	R0, [PC, #24]
0x17AA	0x6001    STR	R1, [R0, #0]
;__Lib_ADC_24.c, 119 :: 		
0x17AC	0x4806    LDR	R0, [PC, #24]
0x17AE	0x6001    STR	R1, [R0, #0]
;__Lib_ADC_24.c, 120 :: 		
L_end_ADC0_Init:
0x17B0	0xF8DDE000  LDR	LR, [SP, #0]
0x17B4	0xB001    ADD	SP, SP, #4
0x17B6	0x4770    BX	LR
0x17B8	0x16390000  	_ADC0_Get_Sample+0
0x17BC	0x00942000  	_ADC_Get_Sample_Ptr+0
0x17C0	0xC70043FC  	SYSCTL_RCGCADC+0
0x17C4	0x07004270  	ADC0_CTL+0
0x17C8	0x07044270  	ADC0_CTL+0
; end of _ADC0_Init
_Delay_1us:
;__Lib_Delays.c, 13 :: 		void Delay_1us() {
;__Lib_Delays.c, 14 :: 		Delay_us(1);
0x1100	0xF2400726  MOVW	R7, #38
0x1104	0xF2C00700  MOVT	R7, #0
L_Delay_1us0:
0x1108	0x1E7F    SUBS	R7, R7, #1
0x110A	0xD1FD    BNE	L_Delay_1us0
0x110C	0xBF00    NOP
0x110E	0xBF00    NOP
0x1110	0xBF00    NOP
0x1112	0xBF00    NOP
0x1114	0xBF00    NOP
;__Lib_Delays.c, 15 :: 		}
L_end_Delay_1us:
0x1116	0x4770    BX	LR
; end of _Delay_1us
_Delay_100ms:
;__Lib_Delays.c, 53 :: 		void Delay_100ms() {
;__Lib_Delays.c, 54 :: 		Delay_ms(100);
0x1750	0xF64007FE  MOVW	R7, #2302
0x1754	0xF2C0073D  MOVT	R7, #61
L_Delay_100ms20:
0x1758	0x1E7F    SUBS	R7, R7, #1
0x175A	0xD1FD    BNE	L_Delay_100ms20
0x175C	0xBF00    NOP
0x175E	0xBF00    NOP
0x1760	0xBF00    NOP
0x1762	0xBF00    NOP
0x1764	0xBF00    NOP
;__Lib_Delays.c, 55 :: 		}
L_end_Delay_100ms:
0x1766	0x4770    BX	LR
; end of _Delay_100ms
_applicationTask:
;Click_Slider2_TIVA.c, 55 :: 		void applicationTask()
0x18F8	0xB081    SUB	SP, SP, #4
0x18FA	0xF8CDE000  STR	LR, [SP, #0]
;Click_Slider2_TIVA.c, 57 :: 		sliderValue = ADC0_Get_Sample(9);
0x18FE	0x2009    MOVS	R0, #9
0x1900	0xF7FFFE9A  BL	_ADC0_Get_Sample+0
0x1904	0x490E    LDR	R1, [PC, #56]
0x1906	0x6008    STR	R0, [R1, #0]
;Click_Slider2_TIVA.c, 59 :: 		WordToHex(sliderValue, demoText);
0x1908	0x4608    MOV	R0, R1
0x190A	0x6800    LDR	R0, [R0, #0]
0x190C	0x490D    LDR	R1, [PC, #52]
0x190E	0xF7FFFEEF  BL	_WordToHex+0
;Click_Slider2_TIVA.c, 60 :: 		mikrobus_logWrite(" Slider value : 0x", _LOG_TEXT);
0x1912	0x480D    LDR	R0, [PC, #52]
0x1914	0x2101    MOVS	R1, #1
0x1916	0xF7FFFF59  BL	_mikrobus_logWrite+0
;Click_Slider2_TIVA.c, 61 :: 		mikrobus_logWrite(demoText, _LOG_LINE);
0x191A	0x2102    MOVS	R1, #2
0x191C	0x4809    LDR	R0, [PC, #36]
0x191E	0xF7FFFF55  BL	_mikrobus_logWrite+0
;Click_Slider2_TIVA.c, 62 :: 		Delay_ms( 500 );
0x1922	0xF64247FE  MOVW	R7, #11518
0x1926	0xF2C01731  MOVT	R7, #305
L_applicationTask2:
0x192A	0x1E7F    SUBS	R7, R7, #1
0x192C	0xD1FD    BNE	L_applicationTask2
0x192E	0xBF00    NOP
0x1930	0xBF00    NOP
0x1932	0xBF00    NOP
0x1934	0xBF00    NOP
0x1936	0xBF00    NOP
;Click_Slider2_TIVA.c, 63 :: 		}
L_end_applicationTask:
0x1938	0xF8DDE000  LDR	LR, [SP, #0]
0x193C	0xB001    ADD	SP, SP, #4
0x193E	0x4770    BX	LR
0x1940	0x00282000  	_sliderValue+0
0x1944	0x002C2000  	_demoText+0
0x1948	0x00142000  	?lstr2_Click_Slider2_TIVA+0
; end of _applicationTask
_ADC0_Get_Sample:
;__Lib_ADC_24.c, 139 :: 		
; channel start address is: 0 (R0)
0x1638	0xB081    SUB	SP, SP, #4
; channel end address is: 0 (R0)
; channel start address is: 0 (R0)
;__Lib_ADC_24.c, 141 :: 		
0x163A	0x2200    MOVS	R2, #0
0x163C	0xB252    SXTB	R2, R2
0x163E	0x491D    LDR	R1, [PC, #116]
0x1640	0x600A    STR	R2, [R1, #0]
;__Lib_ADC_24.c, 146 :: 		
0x1642	0x2300    MOVS	R3, #0
0x1644	0x4A1C    LDR	R2, [PC, #112]
0x1646	0x8811    LDRH	R1, [R2, #0]
0x1648	0xF363310F  BFI	R1, R3, #12, #4
0x164C	0x8011    STRH	R1, [R2, #0]
;__Lib_ADC_24.c, 147 :: 		
0x164E	0xF2432210  MOVW	R2, #12816
0x1652	0x491A    LDR	R1, [PC, #104]
0x1654	0x600A    STR	R2, [R1, #0]
;__Lib_ADC_24.c, 149 :: 		
0x1656	0xB2C3    UXTB	R3, R0
0x1658	0x4A19    LDR	R2, [PC, #100]
0x165A	0x7811    LDRB	R1, [R2, #0]
0x165C	0xF3630103  BFI	R1, R3, #0, #4
0x1660	0x7011    STRB	R1, [R2, #0]
;__Lib_ADC_24.c, 151 :: 		
0x1662	0x280F    CMP	R0, #15
0x1664	0xD904    BLS	L_ADC0_Get_Sample26
; channel end address is: 0 (R0)
;__Lib_ADC_24.c, 152 :: 		
0x1666	0x2201    MOVS	R2, #1
0x1668	0xB252    SXTB	R2, R2
0x166A	0x4916    LDR	R1, [PC, #88]
0x166C	0x600A    STR	R2, [R1, #0]
0x166E	0xE003    B	L_ADC0_Get_Sample27
L_ADC0_Get_Sample26:
;__Lib_ADC_24.c, 154 :: 		
0x1670	0x2200    MOVS	R2, #0
0x1672	0xB252    SXTB	R2, R2
0x1674	0x4913    LDR	R1, [PC, #76]
0x1676	0x600A    STR	R2, [R1, #0]
L_ADC0_Get_Sample27:
;__Lib_ADC_24.c, 156 :: 		
0x1678	0x2301    MOVS	R3, #1
0x167A	0xB25B    SXTB	R3, R3
0x167C	0x4912    LDR	R1, [PC, #72]
0x167E	0x600B    STR	R3, [R1, #0]
;__Lib_ADC_24.c, 157 :: 		
0x1680	0x4912    LDR	R1, [PC, #72]
0x1682	0x600B    STR	R3, [R1, #0]
;__Lib_ADC_24.c, 158 :: 		
0x1684	0x2200    MOVS	R2, #0
0x1686	0xB252    SXTB	R2, R2
0x1688	0x4911    LDR	R1, [PC, #68]
0x168A	0x600A    STR	R2, [R1, #0]
;__Lib_ADC_24.c, 160 :: 		
0x168C	0x4909    LDR	R1, [PC, #36]
0x168E	0x600B    STR	R3, [R1, #0]
;__Lib_ADC_24.c, 162 :: 		
0x1690	0x4910    LDR	R1, [PC, #64]
0x1692	0x600B    STR	R3, [R1, #0]
;__Lib_ADC_24.c, 163 :: 		
0x1694	0x4910    LDR	R1, [PC, #64]
0x1696	0x600B    STR	R3, [R1, #0]
;__Lib_ADC_24.c, 164 :: 		
0x1698	0x4910    LDR	R1, [PC, #64]
0x169A	0x600B    STR	R3, [R1, #0]
;__Lib_ADC_24.c, 165 :: 		
0x169C	0x4910    LDR	R1, [PC, #64]
0x169E	0x600B    STR	R3, [R1, #0]
;__Lib_ADC_24.c, 167 :: 		
0x16A0	0x4910    LDR	R1, [PC, #64]
0x16A2	0x600B    STR	R3, [R1, #0]
;__Lib_ADC_24.c, 169 :: 		
L_ADC0_Get_Sample28:
0x16A4	0x4910    LDR	R1, [PC, #64]
0x16A6	0x6809    LDR	R1, [R1, #0]
0x16A8	0xB901    CBNZ	R1, L_ADC0_Get_Sample29
;__Lib_ADC_24.c, 170 :: 		
0x16AA	0xE7FB    B	L_ADC0_Get_Sample28
L_ADC0_Get_Sample29:
;__Lib_ADC_24.c, 172 :: 		
0x16AC	0x490F    LDR	R1, [PC, #60]
0x16AE	0x6808    LDR	R0, [R1, #0]
;__Lib_ADC_24.c, 173 :: 		
L_end_ADC0_Get_Sample:
0x16B0	0xB001    ADD	SP, SP, #4
0x16B2	0x4770    BX	LR
0x16B4	0x000C4270  	ADC0_ACTSS+0
0x16B8	0x80144003  	ADC0_EMUXbits+0
0x16BC	0x80204003  	ADC0_SSPRI+0
0x16C0	0x80A04003  	ADC0_SSMUX3bits+0
0x16C4	0x17004270  	ADC0_SSEMUX3+0
0x16C8	0x14844270  	ADC0_SSCTL3+0
0x16CC	0x14884270  	ADC0_SSCTL3+0
0x16D0	0x16004270  	ADC0_SSOP3+0
0x16D4	0x018C4270  	ADC0_ISC+0
0x16D8	0x01884270  	ADC0_ISC+0
0x16DC	0x01844270  	ADC0_ISC+0
0x16E0	0x01804270  	ADC0_ISC+0
0x16E4	0x050C4270  	ADC0_PSSI+0
0x16E8	0x008C4270  	ADC0_RIS+0
0x16EC	0x80A84003  	ADC0_SSFIFO3+0
; end of _ADC0_Get_Sample
_WordToHex:
;__Lib_Conversions.c, 17 :: 		
; output start address is: 4 (R1)
0x16F0	0xB082    SUB	SP, SP, #8
0x16F2	0xF8AD0004  STRH	R0, [SP, #4]
; output end address is: 4 (R1)
; output start address is: 4 (R1)
;__Lib_Conversions.c, 18 :: 		
0x16F6	0xAD01    ADD	R5, SP, #4
0x16F8	0x1C6A    ADDS	R2, R5, #1
0x16FA	0x7812    LDRB	R2, [R2, #0]
0x16FC	0x0913    LSRS	R3, R2, #4
0x16FE	0xB2DB    UXTB	R3, R3
0x1700	0x4A11    LDR	R2, [PC, #68]
0x1702	0x18D2    ADDS	R2, R2, R3
0x1704	0x7812    LDRB	R2, [R2, #0]
0x1706	0x700A    STRB	R2, [R1, #0]
;__Lib_Conversions.c, 19 :: 		
0x1708	0x1C4C    ADDS	R4, R1, #1
0x170A	0x1C6A    ADDS	R2, R5, #1
0x170C	0x7812    LDRB	R2, [R2, #0]
0x170E	0xF002030F  AND	R3, R2, #15
0x1712	0xB2DB    UXTB	R3, R3
0x1714	0x4A0C    LDR	R2, [PC, #48]
0x1716	0x18D2    ADDS	R2, R2, R3
0x1718	0x7812    LDRB	R2, [R2, #0]
0x171A	0x7022    STRB	R2, [R4, #0]
;__Lib_Conversions.c, 20 :: 		
0x171C	0x1C8C    ADDS	R4, R1, #2
0x171E	0x782A    LDRB	R2, [R5, #0]
0x1720	0x0913    LSRS	R3, R2, #4
0x1722	0xB2DB    UXTB	R3, R3
0x1724	0x4A08    LDR	R2, [PC, #32]
0x1726	0x18D2    ADDS	R2, R2, R3
0x1728	0x7812    LDRB	R2, [R2, #0]
0x172A	0x7022    STRB	R2, [R4, #0]
;__Lib_Conversions.c, 21 :: 		
0x172C	0x1CCC    ADDS	R4, R1, #3
0x172E	0x782A    LDRB	R2, [R5, #0]
0x1730	0xF002030F  AND	R3, R2, #15
0x1734	0xB2DB    UXTB	R3, R3
0x1736	0x4A04    LDR	R2, [PC, #16]
0x1738	0x18D2    ADDS	R2, R2, R3
0x173A	0x7812    LDRB	R2, [R2, #0]
0x173C	0x7022    STRB	R2, [R4, #0]
;__Lib_Conversions.c, 22 :: 		
0x173E	0x1D0B    ADDS	R3, R1, #4
; output end address is: 4 (R1)
0x1740	0x2200    MOVS	R2, #0
0x1742	0x701A    STRB	R2, [R3, #0]
;__Lib_Conversions.c, 23 :: 		
L_end_WordToHex:
0x1744	0xB002    ADD	SP, SP, #8
0x1746	0x4770    BX	LR
0x1748	0x1EF30000  	__Lib_Conversions_Digits+0
; end of _WordToHex
__Lib_System_TIVA_InitialSetUpRCCRCC2:
;__Lib_System_TIVA.c, 318 :: 		
0x1AA8	0xB081    SUB	SP, SP, #4
0x1AAA	0xF8CDE000  STR	LR, [SP, #0]
;__Lib_System_TIVA.c, 322 :: 		
; ulRSCLKCFG start address is: 8 (R2)
0x1AAE	0x4A34    LDR	R2, [PC, #208]
;__Lib_System_TIVA.c, 323 :: 		
; ulMOSCCTL start address is: 12 (R3)
0x1AB0	0x4B34    LDR	R3, [PC, #208]
;__Lib_System_TIVA.c, 324 :: 		
; ulPLLFREQ0 start address is: 16 (R4)
0x1AB2	0x4C35    LDR	R4, [PC, #212]
;__Lib_System_TIVA.c, 325 :: 		
; ulPLLFREQ1 start address is: 20 (R5)
0x1AB4	0x4D35    LDR	R5, [PC, #212]
;__Lib_System_TIVA.c, 326 :: 		
; Fosc_kHz start address is: 24 (R6)
0x1AB6	0x4E36    LDR	R6, [PC, #216]
;__Lib_System_TIVA.c, 329 :: 		
0x1AB8	0xF04F1130  MOV	R1, #3145776
0x1ABC	0x4835    LDR	R0, [PC, #212]
0x1ABE	0x6001    STR	R1, [R0, #0]
;__Lib_System_TIVA.c, 330 :: 		
0x1AC0	0x2100    MOVS	R1, #0
0x1AC2	0x4835    LDR	R0, [PC, #212]
0x1AC4	0x6001    STR	R1, [R0, #0]
;__Lib_System_TIVA.c, 333 :: 		
0x1AC6	0xF06F0001  MVN	R0, #1
0x1ACA	0xEA030100  AND	R1, R3, R0, LSL #0
0x1ACE	0x4833    LDR	R0, [PC, #204]
0x1AD0	0x6001    STR	R1, [R0, #0]
;__Lib_System_TIVA.c, 334 :: 		
0x1AD2	0xF3C300C0  UBFX	R0, R3, #3, #1
0x1AD6	0xB918    CBNZ	R0, L___Lib_System_TIVA_InitialSetUpRCCRCC228
;__Lib_System_TIVA.c, 337 :: 		
0x1AD8	0xF7FFFF42  BL	_Delay_10ms+0
;__Lib_System_TIVA.c, 338 :: 		
0x1ADC	0xF7FFFF40  BL	_Delay_10ms+0
;__Lib_System_TIVA.c, 339 :: 		
L___Lib_System_TIVA_InitialSetUpRCCRCC228:
;__Lib_System_TIVA.c, 340 :: 		
0x1AE0	0xF3C30000  UBFX	R0, R3, #0, #1
; ulMOSCCTL end address is: 12 (R3)
0x1AE4	0xB118    CBZ	R0, L___Lib_System_TIVA_InitialSetUpRCCRCC229
;__Lib_System_TIVA.c, 341 :: 		
0x1AE6	0x2101    MOVS	R1, #1
0x1AE8	0xB249    SXTB	R1, R1
0x1AEA	0x482D    LDR	R0, [PC, #180]
0x1AEC	0x6001    STR	R1, [R0, #0]
L___Lib_System_TIVA_InitialSetUpRCCRCC229:
;__Lib_System_TIVA.c, 343 :: 		
0x1AEE	0x482D    LDR	R0, [PC, #180]
0x1AF0	0x4286    CMP	R6, R0
0x1AF2	0xD903    BLS	L___Lib_System_TIVA_InitialSetUpRCCRCC230
; Fosc_kHz end address is: 24 (R6)
;__Lib_System_TIVA.c, 344 :: 		
0x1AF4	0x492C    LDR	R1, [PC, #176]
0x1AF6	0x4827    LDR	R0, [PC, #156]
0x1AF8	0x6001    STR	R1, [R0, #0]
0x1AFA	0xE021    B	L___Lib_System_TIVA_InitialSetUpRCCRCC231
L___Lib_System_TIVA_InitialSetUpRCCRCC230:
;__Lib_System_TIVA.c, 345 :: 		
; Fosc_kHz start address is: 24 (R6)
0x1AFC	0x482B    LDR	R0, [PC, #172]
0x1AFE	0x4286    CMP	R6, R0
0x1B00	0xD903    BLS	L___Lib_System_TIVA_InitialSetUpRCCRCC232
; Fosc_kHz end address is: 24 (R6)
;__Lib_System_TIVA.c, 346 :: 		
0x1B02	0x492B    LDR	R1, [PC, #172]
0x1B04	0x4823    LDR	R0, [PC, #140]
0x1B06	0x6001    STR	R1, [R0, #0]
0x1B08	0xE01A    B	L___Lib_System_TIVA_InitialSetUpRCCRCC233
L___Lib_System_TIVA_InitialSetUpRCCRCC232:
;__Lib_System_TIVA.c, 347 :: 		
; Fosc_kHz start address is: 24 (R6)
0x1B0A	0xF24C3050  MOVW	R0, #50000
0x1B0E	0x4286    CMP	R6, R0
0x1B10	0xD903    BLS	L___Lib_System_TIVA_InitialSetUpRCCRCC234
; Fosc_kHz end address is: 24 (R6)
;__Lib_System_TIVA.c, 348 :: 		
0x1B12	0x4928    LDR	R1, [PC, #160]
0x1B14	0x481F    LDR	R0, [PC, #124]
0x1B16	0x6001    STR	R1, [R0, #0]
0x1B18	0xE012    B	L___Lib_System_TIVA_InitialSetUpRCCRCC235
L___Lib_System_TIVA_InitialSetUpRCCRCC234:
;__Lib_System_TIVA.c, 349 :: 		
; Fosc_kHz start address is: 24 (R6)
0x1B1A	0xF2475030  MOVW	R0, #30000
0x1B1E	0x4286    CMP	R6, R0
0x1B20	0xD903    BLS	L___Lib_System_TIVA_InitialSetUpRCCRCC236
; Fosc_kHz end address is: 24 (R6)
;__Lib_System_TIVA.c, 350 :: 		
0x1B22	0x4925    LDR	R1, [PC, #148]
0x1B24	0x481B    LDR	R0, [PC, #108]
0x1B26	0x6001    STR	R1, [R0, #0]
0x1B28	0xE00A    B	L___Lib_System_TIVA_InitialSetUpRCCRCC237
L___Lib_System_TIVA_InitialSetUpRCCRCC236:
;__Lib_System_TIVA.c, 351 :: 		
; Fosc_kHz start address is: 24 (R6)
0x1B2A	0xF5B65F7A  CMP	R6, #16000
0x1B2E	0xD903    BLS	L___Lib_System_TIVA_InitialSetUpRCCRCC238
; Fosc_kHz end address is: 24 (R6)
;__Lib_System_TIVA.c, 352 :: 		
0x1B30	0x4922    LDR	R1, [PC, #136]
0x1B32	0x4818    LDR	R0, [PC, #96]
0x1B34	0x6001    STR	R1, [R0, #0]
0x1B36	0xE003    B	L___Lib_System_TIVA_InitialSetUpRCCRCC239
L___Lib_System_TIVA_InitialSetUpRCCRCC238:
;__Lib_System_TIVA.c, 354 :: 		
0x1B38	0xF04F1130  MOV	R1, #3145776
0x1B3C	0x4815    LDR	R0, [PC, #84]
0x1B3E	0x6001    STR	R1, [R0, #0]
L___Lib_System_TIVA_InitialSetUpRCCRCC239:
L___Lib_System_TIVA_InitialSetUpRCCRCC237:
L___Lib_System_TIVA_InitialSetUpRCCRCC235:
L___Lib_System_TIVA_InitialSetUpRCCRCC233:
L___Lib_System_TIVA_InitialSetUpRCCRCC231:
;__Lib_System_TIVA.c, 356 :: 		
0x1B40	0x481F    LDR	R0, [PC, #124]
0x1B42	0x6004    STR	R4, [R0, #0]
; ulPLLFREQ0 end address is: 16 (R4)
;__Lib_System_TIVA.c, 357 :: 		
0x1B44	0x481F    LDR	R0, [PC, #124]
0x1B46	0x6005    STR	R5, [R0, #0]
; ulPLLFREQ1 end address is: 20 (R5)
;__Lib_System_TIVA.c, 359 :: 		
0x1B48	0xF06F5080  MVN	R0, #268435456
0x1B4C	0xEA020100  AND	R1, R2, R0, LSL #0
0x1B50	0x4811    LDR	R0, [PC, #68]
0x1B52	0x6001    STR	R1, [R0, #0]
;__Lib_System_TIVA.c, 361 :: 		
0x1B54	0x2101    MOVS	R1, #1
0x1B56	0xB249    SXTB	R1, R1
0x1B58	0x481B    LDR	R0, [PC, #108]
0x1B5A	0x6001    STR	R1, [R0, #0]
;__Lib_System_TIVA.c, 362 :: 		
0x1B5C	0x481B    LDR	R0, [PC, #108]
0x1B5E	0x6001    STR	R1, [R0, #0]
;__Lib_System_TIVA.c, 364 :: 		
0x1B60	0xF0025080  AND	R0, R2, #268435456
; ulRSCLKCFG end address is: 8 (R2)
0x1B64	0xB138    CBZ	R0, L___Lib_System_TIVA_InitialSetUpRCCRCC240
;__Lib_System_TIVA.c, 365 :: 		
L___Lib_System_TIVA_InitialSetUpRCCRCC241:
0x1B66	0x481A    LDR	R0, [PC, #104]
0x1B68	0x6800    LDR	R0, [R0, #0]
0x1B6A	0xB900    CBNZ	R0, L___Lib_System_TIVA_InitialSetUpRCCRCC242
;__Lib_System_TIVA.c, 366 :: 		
0x1B6C	0xE7FB    B	L___Lib_System_TIVA_InitialSetUpRCCRCC241
L___Lib_System_TIVA_InitialSetUpRCCRCC242:
;__Lib_System_TIVA.c, 367 :: 		
0x1B6E	0x2101    MOVS	R1, #1
0x1B70	0xB249    SXTB	R1, R1
0x1B72	0x4818    LDR	R0, [PC, #96]
0x1B74	0x6001    STR	R1, [R0, #0]
;__Lib_System_TIVA.c, 368 :: 		
L___Lib_System_TIVA_InitialSetUpRCCRCC240:
;__Lib_System_TIVA.c, 369 :: 		
L_end_InitialSetUpRCCRCC2:
0x1B76	0xF8DDE000  LDR	LR, [SP, #0]
0x1B7A	0xB001    ADD	SP, SP, #4
0x1B7C	0x4770    BX	LR
0x1B7E	0xBF00    NOP
0x1B80	0x00043330  	#858783748
0x1B84	0x00110000  	#17
0x1B88	0x00180080  	#8388632
0x1B8C	0x00000000  	#0
0x1B90	0xD4C00001  	#120000
0x1B94	0xE0C0400F  	SYSCTL_MEMTIM0+0
0x1B98	0xE0B0400F  	SYSCTL_RSCLKCFG+0
0x1B9C	0xE07C400F  	SYSCTL_MOSCCTL+0
0x1BA0	0x0F8043FC  	SYSCTL_MOSCCTL+0
0x1BA4	0x86A00001  	#100000
0x1BA8	0x01960030  	#3146134
0x1BAC	0x38800001  	#80000
0x1BB0	0x01550030  	#3146069
0x1BB4	0x00D30030  	#3145939
0x1BB8	0x00B20030  	#3145906
0x1BBC	0x00710030  	#3145841
0x1BC0	0xE160400F  	SYSCTL_PLLFREQ0+0
0x1BC4	0xE164400F  	SYSCTL_PLLFREQ1+0
0x1BC8	0x167C43FC  	SYSCTL_RSCLKCFG+0
0x1BCC	0x167843FC  	SYSCTL_RSCLKCFG+0
0x1BD0	0x2D0043FC  	SYSCTL_PLLSTAT+0
0x1BD4	0x167043FC  	SYSCTL_RSCLKCFG+0
; end of __Lib_System_TIVA_InitialSetUpRCCRCC2
_Delay_10ms:
;__Lib_Delays.c, 57 :: 		void Delay_10ms() {
;__Lib_Delays.c, 58 :: 		Delay_ms(10);
0x1960	0xF641277E  MOVW	R7, #6782
0x1964	0xF2C00706  MOVT	R7, #6
L_Delay_10ms22:
0x1968	0x1E7F    SUBS	R7, R7, #1
0x196A	0xD1FD    BNE	L_Delay_10ms22
0x196C	0xBF00    NOP
0x196E	0xBF00    NOP
0x1970	0xBF00    NOP
0x1972	0xBF00    NOP
0x1974	0xBF00    NOP
;__Lib_Delays.c, 59 :: 		}
L_end_Delay_10ms:
0x1976	0x4770    BX	LR
; end of _Delay_10ms
__Lib_System_TIVA_InitialSetUpFosc:
;__Lib_System_TIVA.c, 314 :: 		
0x1A70	0xB081    SUB	SP, SP, #4
;__Lib_System_TIVA.c, 315 :: 		
0x1A72	0x4902    LDR	R1, [PC, #8]
0x1A74	0x4802    LDR	R0, [PC, #8]
0x1A76	0x6001    STR	R1, [R0, #0]
;__Lib_System_TIVA.c, 316 :: 		
L_end_InitialSetUpFosc:
0x1A78	0xB001    ADD	SP, SP, #4
0x1A7A	0x4770    BX	LR
0x1A7C	0xD4C00001  	#120000
0x1A80	0x00982000  	___System_CLOCK_IN_KHZ+0
; end of __Lib_System_TIVA_InitialSetUpFosc
___GenExcept:
;__Lib_System_TIVA.c, 281 :: 		
0x1A3C	0xB081    SUB	SP, SP, #4
;__Lib_System_TIVA.c, 282 :: 		
L___GenExcept24:
;__Lib_System_TIVA.c, 283 :: 		
0x1A3E	0xE7FE    B	L___GenExcept24
;__Lib_System_TIVA.c, 284 :: 		
L_end___GenExcept:
0x1A40	0xB001    ADD	SP, SP, #4
0x1A42	0x4770    BX	LR
; end of ___GenExcept
___EnableFPU:
;__Lib_System_TIVA.c, 87 :: 		
0x1A44	0xB081    SUB	SP, SP, #4
;__Lib_System_TIVA.c, 90 :: 		
0x1A46	0xF64E5088  MOVW	R0, #60808
;__Lib_System_TIVA.c, 91 :: 		
0x1A4A	0xF2CE0000  MOVT	R0, #57344
;__Lib_System_TIVA.c, 93 :: 		
0x1A4E	0x6801    LDR	R1, [R0, #0]
;__Lib_System_TIVA.c, 95 :: 		
0x1A50	0xF4410170  ORR	R1, R1, #15728640
;__Lib_System_TIVA.c, 97 :: 		
0x1A54	0x6001    STR	R1, [R0, #0]
;__Lib_System_TIVA.c, 99 :: 		
0x1A56	0xBF00    NOP
;__Lib_System_TIVA.c, 100 :: 		
0x1A58	0xBF00    NOP
;__Lib_System_TIVA.c, 101 :: 		
0x1A5A	0xBF00    NOP
;__Lib_System_TIVA.c, 102 :: 		
0x1A5C	0xBF00    NOP
;__Lib_System_TIVA.c, 104 :: 		
0x1A5E	0xEEF10A10  VMRS	R0, FPSCR
;__Lib_System_TIVA.c, 105 :: 		
0x1A62	0xF4400040  ORR	R0, R0, #12582912
;__Lib_System_TIVA.c, 106 :: 		
0x1A66	0xEEE10A10  VMSR	FPSCR, R0
;__Lib_System_TIVA.c, 107 :: 		
L_end___EnableFPU:
0x1A6A	0xB001    ADD	SP, SP, #4
0x1A6C	0x4770    BX	LR
; end of ___EnableFPU
0x1F04	0xB500    PUSH	(R14)
0x1F06	0xF8DFB014  LDR	R11, [PC, #20]
0x1F0A	0xF8DFA014  LDR	R10, [PC, #20]
0x1F0E	0xF8DFC014  LDR	R12, [PC, #20]
0x1F12	0xF7FFFD1B  BL	6476
0x1F16	0xBD00    POP	(R15)
0x1F18	0x4770    BX	LR
0x1F1A	0xBF00    NOP
0x1F1C	0x00002000  	#536870912
0x1F20	0x00272000  	#536870951
0x1F24	0x1ECC0000  	#7884
0x1F84	0xB500    PUSH	(R14)
0x1F86	0xF8DFB010  LDR	R11, [PC, #16]
0x1F8A	0xF8DFA010  LDR	R10, [PC, #16]
0x1F8E	0xF7FFFD37  BL	6656
0x1F92	0xBD00    POP	(R15)
0x1F94	0x4770    BX	LR
0x1F96	0xBF00    NOP
0x1F98	0x00002000  	#536870912
0x1F9C	0x00B42000  	#536871092
;__Lib_GPIO_6_Defs.c,268 :: __GPIO_MODULE_UART5_H67_AHB [220]
0x1BD8	0x4005F000 ;__GPIO_MODULE_UART5_H67_AHB+0
0x1BDC	0x05400040 ;__GPIO_MODULE_UART5_H67_AHB+4
0x1BE0	0x00000001 ;__GPIO_MODULE_UART5_H67_AHB+8
0x1BE4	0x4005F000 ;__GPIO_MODULE_UART5_H67_AHB+12
0x1BE8	0x05400080 ;__GPIO_MODULE_UART5_H67_AHB+16
0x1BEC	0x00000001 ;__GPIO_MODULE_UART5_H67_AHB+20
0x1BF0	0x00000000 ;__GPIO_MODULE_UART5_H67_AHB+24
0x1BF4	0x00000000 ;__GPIO_MODULE_UART5_H67_AHB+28
0x1BF8	0x00000000 ;__GPIO_MODULE_UART5_H67_AHB+32
0x1BFC	0x00000000 ;__GPIO_MODULE_UART5_H67_AHB+36
0x1C00	0x00000000 ;__GPIO_MODULE_UART5_H67_AHB+40
0x1C04	0x00000000 ;__GPIO_MODULE_UART5_H67_AHB+44
0x1C08	0x00000000 ;__GPIO_MODULE_UART5_H67_AHB+48
0x1C0C	0x00000000 ;__GPIO_MODULE_UART5_H67_AHB+52
0x1C10	0x00000000 ;__GPIO_MODULE_UART5_H67_AHB+56
0x1C14	0x00000000 ;__GPIO_MODULE_UART5_H67_AHB+60
0x1C18	0x00000000 ;__GPIO_MODULE_UART5_H67_AHB+64
0x1C1C	0x00000000 ;__GPIO_MODULE_UART5_H67_AHB+68
0x1C20	0x00000000 ;__GPIO_MODULE_UART5_H67_AHB+72
0x1C24	0x00000000 ;__GPIO_MODULE_UART5_H67_AHB+76
0x1C28	0x00000000 ;__GPIO_MODULE_UART5_H67_AHB+80
0x1C2C	0x00000000 ;__GPIO_MODULE_UART5_H67_AHB+84
0x1C30	0x00000000 ;__GPIO_MODULE_UART5_H67_AHB+88
0x1C34	0x00000000 ;__GPIO_MODULE_UART5_H67_AHB+92
0x1C38	0x00000000 ;__GPIO_MODULE_UART5_H67_AHB+96
0x1C3C	0x00000000 ;__GPIO_MODULE_UART5_H67_AHB+100
0x1C40	0x00000000 ;__GPIO_MODULE_UART5_H67_AHB+104
0x1C44	0x00000000 ;__GPIO_MODULE_UART5_H67_AHB+108
0x1C48	0x00000000 ;__GPIO_MODULE_UART5_H67_AHB+112
0x1C4C	0x00000000 ;__GPIO_MODULE_UART5_H67_AHB+116
0x1C50	0x00000000 ;__GPIO_MODULE_UART5_H67_AHB+120
0x1C54	0x00000000 ;__GPIO_MODULE_UART5_H67_AHB+124
0x1C58	0x00000000 ;__GPIO_MODULE_UART5_H67_AHB+128
0x1C5C	0x00000000 ;__GPIO_MODULE_UART5_H67_AHB+132
0x1C60	0x00000000 ;__GPIO_MODULE_UART5_H67_AHB+136
0x1C64	0x00000000 ;__GPIO_MODULE_UART5_H67_AHB+140
0x1C68	0x00000000 ;__GPIO_MODULE_UART5_H67_AHB+144
0x1C6C	0x00000000 ;__GPIO_MODULE_UART5_H67_AHB+148
0x1C70	0x00000000 ;__GPIO_MODULE_UART5_H67_AHB+152
0x1C74	0x00000000 ;__GPIO_MODULE_UART5_H67_AHB+156
0x1C78	0x00000000 ;__GPIO_MODULE_UART5_H67_AHB+160
0x1C7C	0x00000000 ;__GPIO_MODULE_UART5_H67_AHB+164
0x1C80	0x00000000 ;__GPIO_MODULE_UART5_H67_AHB+168
0x1C84	0x00000000 ;__GPIO_MODULE_UART5_H67_AHB+172
0x1C88	0x00000000 ;__GPIO_MODULE_UART5_H67_AHB+176
0x1C8C	0x00000000 ;__GPIO_MODULE_UART5_H67_AHB+180
0x1C90	0x00000000 ;__GPIO_MODULE_UART5_H67_AHB+184
0x1C94	0x00000000 ;__GPIO_MODULE_UART5_H67_AHB+188
0x1C98	0x00000000 ;__GPIO_MODULE_UART5_H67_AHB+192
0x1C9C	0x00000000 ;__GPIO_MODULE_UART5_H67_AHB+196
0x1CA0	0x00000000 ;__GPIO_MODULE_UART5_H67_AHB+200
0x1CA4	0x00000000 ;__GPIO_MODULE_UART5_H67_AHB+204
0x1CA8	0x00000000 ;__GPIO_MODULE_UART5_H67_AHB+208
0x1CAC	0x00000000 ;__GPIO_MODULE_UART5_H67_AHB+212
0x1CB0	0x00000002 ;__GPIO_MODULE_UART5_H67_AHB+216
; end of __GPIO_MODULE_UART5_H67_AHB
;__Lib_GPIO_6_Defs.c,264 :: __GPIO_MODULE_UART7_C45_AHB [220]
0x1CB4	0x4005A000 ;__GPIO_MODULE_UART7_C45_AHB+0
0x1CB8	0x05400010 ;__GPIO_MODULE_UART7_C45_AHB+4
0x1CBC	0x00000001 ;__GPIO_MODULE_UART7_C45_AHB+8
0x1CC0	0x4005A000 ;__GPIO_MODULE_UART7_C45_AHB+12
0x1CC4	0x05400020 ;__GPIO_MODULE_UART7_C45_AHB+16
0x1CC8	0x00000001 ;__GPIO_MODULE_UART7_C45_AHB+20
0x1CCC	0x00000000 ;__GPIO_MODULE_UART7_C45_AHB+24
0x1CD0	0x00000000 ;__GPIO_MODULE_UART7_C45_AHB+28
0x1CD4	0x00000000 ;__GPIO_MODULE_UART7_C45_AHB+32
0x1CD8	0x00000000 ;__GPIO_MODULE_UART7_C45_AHB+36
0x1CDC	0x00000000 ;__GPIO_MODULE_UART7_C45_AHB+40
0x1CE0	0x00000000 ;__GPIO_MODULE_UART7_C45_AHB+44
0x1CE4	0x00000000 ;__GPIO_MODULE_UART7_C45_AHB+48
0x1CE8	0x00000000 ;__GPIO_MODULE_UART7_C45_AHB+52
0x1CEC	0x00000000 ;__GPIO_MODULE_UART7_C45_AHB+56
0x1CF0	0x00000000 ;__GPIO_MODULE_UART7_C45_AHB+60
0x1CF4	0x00000000 ;__GPIO_MODULE_UART7_C45_AHB+64
0x1CF8	0x00000000 ;__GPIO_MODULE_UART7_C45_AHB+68
0x1CFC	0x00000000 ;__GPIO_MODULE_UART7_C45_AHB+72
0x1D00	0x00000000 ;__GPIO_MODULE_UART7_C45_AHB+76
0x1D04	0x00000000 ;__GPIO_MODULE_UART7_C45_AHB+80
0x1D08	0x00000000 ;__GPIO_MODULE_UART7_C45_AHB+84
0x1D0C	0x00000000 ;__GPIO_MODULE_UART7_C45_AHB+88
0x1D10	0x00000000 ;__GPIO_MODULE_UART7_C45_AHB+92
0x1D14	0x00000000 ;__GPIO_MODULE_UART7_C45_AHB+96
0x1D18	0x00000000 ;__GPIO_MODULE_UART7_C45_AHB+100
0x1D1C	0x00000000 ;__GPIO_MODULE_UART7_C45_AHB+104
0x1D20	0x00000000 ;__GPIO_MODULE_UART7_C45_AHB+108
0x1D24	0x00000000 ;__GPIO_MODULE_UART7_C45_AHB+112
0x1D28	0x00000000 ;__GPIO_MODULE_UART7_C45_AHB+116
0x1D2C	0x00000000 ;__GPIO_MODULE_UART7_C45_AHB+120
0x1D30	0x00000000 ;__GPIO_MODULE_UART7_C45_AHB+124
0x1D34	0x00000000 ;__GPIO_MODULE_UART7_C45_AHB+128
0x1D38	0x00000000 ;__GPIO_MODULE_UART7_C45_AHB+132
0x1D3C	0x00000000 ;__GPIO_MODULE_UART7_C45_AHB+136
0x1D40	0x00000000 ;__GPIO_MODULE_UART7_C45_AHB+140
0x1D44	0x00000000 ;__GPIO_MODULE_UART7_C45_AHB+144
0x1D48	0x00000000 ;__GPIO_MODULE_UART7_C45_AHB+148
0x1D4C	0x00000000 ;__GPIO_MODULE_UART7_C45_AHB+152
0x1D50	0x00000000 ;__GPIO_MODULE_UART7_C45_AHB+156
0x1D54	0x00000000 ;__GPIO_MODULE_UART7_C45_AHB+160
0x1D58	0x00000000 ;__GPIO_MODULE_UART7_C45_AHB+164
0x1D5C	0x00000000 ;__GPIO_MODULE_UART7_C45_AHB+168
0x1D60	0x00000000 ;__GPIO_MODULE_UART7_C45_AHB+172
0x1D64	0x00000000 ;__GPIO_MODULE_UART7_C45_AHB+176
0x1D68	0x00000000 ;__GPIO_MODULE_UART7_C45_AHB+180
0x1D6C	0x00000000 ;__GPIO_MODULE_UART7_C45_AHB+184
0x1D70	0x00000000 ;__GPIO_MODULE_UART7_C45_AHB+188
0x1D74	0x00000000 ;__GPIO_MODULE_UART7_C45_AHB+192
0x1D78	0x00000000 ;__GPIO_MODULE_UART7_C45_AHB+196
0x1D7C	0x00000000 ;__GPIO_MODULE_UART7_C45_AHB+200
0x1D80	0x00000000 ;__GPIO_MODULE_UART7_C45_AHB+204
0x1D84	0x00000000 ;__GPIO_MODULE_UART7_C45_AHB+208
0x1D88	0x00000000 ;__GPIO_MODULE_UART7_C45_AHB+212
0x1D8C	0x00000002 ;__GPIO_MODULE_UART7_C45_AHB+216
; end of __GPIO_MODULE_UART7_C45_AHB
;__Lib_GPIO_6_Defs.c,266 :: __GPIO_MODULE_UART2_D45_AHB [220]
0x1D90	0x4005B000 ;__GPIO_MODULE_UART2_D45_AHB+0
0x1D94	0x05400010 ;__GPIO_MODULE_UART2_D45_AHB+4
0x1D98	0x00000001 ;__GPIO_MODULE_UART2_D45_AHB+8
0x1D9C	0x4005B000 ;__GPIO_MODULE_UART2_D45_AHB+12
0x1DA0	0x05400020 ;__GPIO_MODULE_UART2_D45_AHB+16
0x1DA4	0x00000001 ;__GPIO_MODULE_UART2_D45_AHB+20
0x1DA8	0x00000000 ;__GPIO_MODULE_UART2_D45_AHB+24
0x1DAC	0x00000000 ;__GPIO_MODULE_UART2_D45_AHB+28
0x1DB0	0x00000000 ;__GPIO_MODULE_UART2_D45_AHB+32
0x1DB4	0x00000000 ;__GPIO_MODULE_UART2_D45_AHB+36
0x1DB8	0x00000000 ;__GPIO_MODULE_UART2_D45_AHB+40
0x1DBC	0x00000000 ;__GPIO_MODULE_UART2_D45_AHB+44
0x1DC0	0x00000000 ;__GPIO_MODULE_UART2_D45_AHB+48
0x1DC4	0x00000000 ;__GPIO_MODULE_UART2_D45_AHB+52
0x1DC8	0x00000000 ;__GPIO_MODULE_UART2_D45_AHB+56
0x1DCC	0x00000000 ;__GPIO_MODULE_UART2_D45_AHB+60
0x1DD0	0x00000000 ;__GPIO_MODULE_UART2_D45_AHB+64
0x1DD4	0x00000000 ;__GPIO_MODULE_UART2_D45_AHB+68
0x1DD8	0x00000000 ;__GPIO_MODULE_UART2_D45_AHB+72
0x1DDC	0x00000000 ;__GPIO_MODULE_UART2_D45_AHB+76
0x1DE0	0x00000000 ;__GPIO_MODULE_UART2_D45_AHB+80
0x1DE4	0x00000000 ;__GPIO_MODULE_UART2_D45_AHB+84
0x1DE8	0x00000000 ;__GPIO_MODULE_UART2_D45_AHB+88
0x1DEC	0x00000000 ;__GPIO_MODULE_UART2_D45_AHB+92
0x1DF0	0x00000000 ;__GPIO_MODULE_UART2_D45_AHB+96
0x1DF4	0x00000000 ;__GPIO_MODULE_UART2_D45_AHB+100
0x1DF8	0x00000000 ;__GPIO_MODULE_UART2_D45_AHB+104
0x1DFC	0x00000000 ;__GPIO_MODULE_UART2_D45_AHB+108
0x1E00	0x00000000 ;__GPIO_MODULE_UART2_D45_AHB+112
0x1E04	0x00000000 ;__GPIO_MODULE_UART2_D45_AHB+116
0x1E08	0x00000000 ;__GPIO_MODULE_UART2_D45_AHB+120
0x1E0C	0x00000000 ;__GPIO_MODULE_UART2_D45_AHB+124
0x1E10	0x00000000 ;__GPIO_MODULE_UART2_D45_AHB+128
0x1E14	0x00000000 ;__GPIO_MODULE_UART2_D45_AHB+132
0x1E18	0x00000000 ;__GPIO_MODULE_UART2_D45_AHB+136
0x1E1C	0x00000000 ;__GPIO_MODULE_UART2_D45_AHB+140
0x1E20	0x00000000 ;__GPIO_MODULE_UART2_D45_AHB+144
0x1E24	0x00000000 ;__GPIO_MODULE_UART2_D45_AHB+148
0x1E28	0x00000000 ;__GPIO_MODULE_UART2_D45_AHB+152
0x1E2C	0x00000000 ;__GPIO_MODULE_UART2_D45_AHB+156
0x1E30	0x00000000 ;__GPIO_MODULE_UART2_D45_AHB+160
0x1E34	0x00000000 ;__GPIO_MODULE_UART2_D45_AHB+164
0x1E38	0x00000000 ;__GPIO_MODULE_UART2_D45_AHB+168
0x1E3C	0x00000000 ;__GPIO_MODULE_UART2_D45_AHB+172
0x1E40	0x00000000 ;__GPIO_MODULE_UART2_D45_AHB+176
0x1E44	0x00000000 ;__GPIO_MODULE_UART2_D45_AHB+180
0x1E48	0x00000000 ;__GPIO_MODULE_UART2_D45_AHB+184
0x1E4C	0x00000000 ;__GPIO_MODULE_UART2_D45_AHB+188
0x1E50	0x00000000 ;__GPIO_MODULE_UART2_D45_AHB+192
0x1E54	0x00000000 ;__GPIO_MODULE_UART2_D45_AHB+196
0x1E58	0x00000000 ;__GPIO_MODULE_UART2_D45_AHB+200
0x1E5C	0x00000000 ;__GPIO_MODULE_UART2_D45_AHB+204
0x1E60	0x00000000 ;__GPIO_MODULE_UART2_D45_AHB+208
0x1E64	0x00000000 ;__GPIO_MODULE_UART2_D45_AHB+212
0x1E68	0x00000002 ;__GPIO_MODULE_UART2_D45_AHB+216
; end of __GPIO_MODULE_UART2_D45_AHB
;easymx_v7_TM4C129XNCZAD.c,47 :: __MIKROBUS1_GPIO [96]
0x1E6C	0x0000135D ;__MIKROBUS1_GPIO+0
0x1E70	0x00000F61 ;__MIKROBUS1_GPIO+4
0x1E74	0x00000EB9 ;__MIKROBUS1_GPIO+8
0x1E78	0x00000EAD ;__MIKROBUS1_GPIO+12
0x1E7C	0x00000EC5 ;__MIKROBUS1_GPIO+16
0x1E80	0x00000EDD ;__MIKROBUS1_GPIO+20
0x1E84	0x00000ED1 ;__MIKROBUS1_GPIO+24
0x1E88	0x00000E89 ;__MIKROBUS1_GPIO+28
0x1E8C	0x00000E7D ;__MIKROBUS1_GPIO+32
0x1E90	0x00000E95 ;__MIKROBUS1_GPIO+36
0x1E94	0x00000EA1 ;__MIKROBUS1_GPIO+40
0x1E98	0x00000EE9 ;__MIKROBUS1_GPIO+44
0x1E9C	0xFFFFFFFF ;__MIKROBUS1_GPIO+48
0x1EA0	0xFFFFFFFF ;__MIKROBUS1_GPIO+52
0x1EA4	0xFFFFFFFF ;__MIKROBUS1_GPIO+56
0x1EA8	0xFFFFFFFF ;__MIKROBUS1_GPIO+60
0x1EAC	0xFFFFFFFF ;__MIKROBUS1_GPIO+64
0x1EB0	0xFFFFFFFF ;__MIKROBUS1_GPIO+68
0x1EB4	0xFFFFFFFF ;__MIKROBUS1_GPIO+72
0x1EB8	0xFFFFFFFF ;__MIKROBUS1_GPIO+76
0x1EBC	0xFFFFFFFF ;__MIKROBUS1_GPIO+80
0x1EC0	0xFFFFFFFF ;__MIKROBUS1_GPIO+84
0x1EC4	0xFFFFFFFF ;__MIKROBUS1_GPIO+88
0x1EC8	0xFFFFFFFF ;__MIKROBUS1_GPIO+92
; end of __MIKROBUS1_GPIO
;Click_Slider2_TIVA.c,0 :: ?ICS?lstr1_Click_Slider2_TIVA [20]
0x1ECC	0x202D2D2D ;?ICS?lstr1_Click_Slider2_TIVA+0
0x1ED0	0x74737953 ;?ICS?lstr1_Click_Slider2_TIVA+4
0x1ED4	0x49206D65 ;?ICS?lstr1_Click_Slider2_TIVA+8
0x1ED8	0x2074696E ;?ICS?lstr1_Click_Slider2_TIVA+12
0x1EDC	0x002D2D2D ;?ICS?lstr1_Click_Slider2_TIVA+16
; end of ?ICS?lstr1_Click_Slider2_TIVA
;,0 :: _initBlock_5 [35]
; Containing: ?ICS?lstr2_Click_Slider2_TIVA [19]
;             Digits [16]
0x1EE0	0x696C5320 ;_initBlock_5+0 : ?ICS?lstr2_Click_Slider2_TIVA at 0x1EE0
0x1EE4	0x20726564 ;_initBlock_5+4
0x1EE8	0x756C6176 ;_initBlock_5+8
0x1EEC	0x203A2065 ;_initBlock_5+12
0x1EF0	0x30007830 ;_initBlock_5+16 : Digits at 0x1EF3
0x1EF4	0x34333231 ;_initBlock_5+20
0x1EF8	0x38373635 ;_initBlock_5+24
0x1EFC	0x43424139 ;_initBlock_5+28
0x1F00	0x464544 ;_initBlock_5+32
; end of _initBlock_5
Symbol List:
//** Routines locations **
//ADDRESS    SIZE    PROCEDURE
//----------------------------------------------
0x0208     [492]    _GPIO_Clk_Enable
0x03F4    [1408]    _GPIO_Config
0x0974      [36]    __Lib_UART_07_UART7_Enable
0x0998      [36]    __Lib_UART_07_UART2_Disable
0x09BC      [36]    __Lib_UART_07_UART2_Enable
0x09E0      [12]    _Get_Fosc_kHz
0x09EC      [36]    __Lib_UART_07_UART5_Enable
0x0A10      [36]    __Lib_UART_07_UART7_Disable
0x0A34     [146]    _GPIO_Alternate_Function_Enable
0x0AC8      [36]    __Lib_UART_07_UART5_Disable
0x0AEC     [200]    _UART2_Init
0x0BB4      [28]    _UART5_Write
0x0BD0      [28]    _UART4_Write
0x0BEC      [28]    _UART7_Write
0x0C08      [28]    _UART6_Write
0x0C24      [28]    _UART1_Write
0x0C40      [28]    _UART0_Write
0x0C5C      [28]    _UART3_Write
0x0C78      [28]    _UART2_Write
0x0C94     [200]    _UART7_Init
0x0D5C      [42]    _GPIO_Digital_Output
0x0D88      [42]    _GPIO_Digital_Input
0x0DB4     [200]    _UART5_Init
0x0E7C      [12]    easymx_v7_TM4C129XNCZAD__setRX_1
0x0E88      [12]    easymx_v7_TM4C129XNCZAD__setINT_1
0x0E94      [12]    easymx_v7_TM4C129XNCZAD__setTX_1
0x0EA0      [12]    easymx_v7_TM4C129XNCZAD__setSCL_1
0x0EAC      [12]    easymx_v7_TM4C129XNCZAD__setSCK_1
0x0EB8      [12]    easymx_v7_TM4C129XNCZAD__setCS_1
0x0EC4      [12]    easymx_v7_TM4C129XNCZAD__setMISO_1
0x0ED0      [12]    easymx_v7_TM4C129XNCZAD__setPWM_1
0x0EDC      [12]    easymx_v7_TM4C129XNCZAD__setMOSI_1
0x0EE8      [12]    easymx_v7_TM4C129XNCZAD__setSDA_1
0x0EF4      [12]    easymx_v7_TM4C129XNCZAD__setMOSI_2
0x0F00      [12]    easymx_v7_TM4C129XNCZAD__setMISO_2
0x0F0C      [12]    easymx_v7_TM4C129XNCZAD__setINT_2
0x0F18      [12]    easymx_v7_TM4C129XNCZAD__setPWM_2
0x0F24      [12]    easymx_v7_TM4C129XNCZAD__setSCK_2
0x0F30      [12]    easymx_v7_TM4C129XNCZAD__setRX_2
0x0F3C      [12]    easymx_v7_TM4C129XNCZAD__setAN_2
0x0F48      [12]    easymx_v7_TM4C129XNCZAD__setCS_2
0x0F54      [12]    easymx_v7_TM4C129XNCZAD__setRST_2
0x0F60      [12]    easymx_v7_TM4C129XNCZAD__setRST_1
0x0F6C     [400]    easymx_v7_TM4C129XNCZAD__gpioInit_1
0x1100      [24]    _Delay_1us
0x1118      [36]    easymx_v7_TM4C129XNCZAD__log_init1
0x113C      [36]    easymx_v7_TM4C129XNCZAD__log_initUartB
0x1160     [396]    easymx_v7_TM4C129XNCZAD__gpioInit_2
0x12EC      [32]    easymx_v7_TM4C129XNCZAD__log_write
0x130C      [36]    easymx_v7_TM4C129XNCZAD__log_initUartA
0x1330      [32]    __slider2_driver_hal_gpioMap
0x1350      [12]    easymx_v7_TM4C129XNCZAD__setTX_2
0x135C      [12]    easymx_v7_TM4C129XNCZAD__setAN_1
0x1368      [12]    easymx_v7_TM4C129XNCZAD__setSCL_2
0x1374      [36]    easymx_v7_TM4C129XNCZAD__log_init2
0x1398      [12]    easymx_v7_TM4C129XNCZAD__setSDA_2
0x13A4     [660]    _ADC_Set_Input_Channel
0x1638     [184]    _ADC0_Get_Sample
0x16F0      [92]    _WordToHex
0x1750      [24]    _Delay_100ms
0x1768      [24]    _slider2_setReference
0x1780      [76]    _ADC0_Init
0x17CC     [112]    _mikrobus_logWrite
0x183C      [70]    _mikrobus_logInit
0x1884      [66]    _mikrobus_gpioInit
0x18C8      [24]    _slider2_enable
0x18E0      [18]    _slider2_gpioDriverInit
0x18F8      [84]    _applicationTask
0x194C      [20]    ___CC2DW
0x1960      [24]    _Delay_10ms
0x1978      [52]    _applicationInit
0x19B0      [80]    _systemInit
0x1A00      [58]    ___FillZeros
0x1A3C       [8]    ___GenExcept
0x1A44      [42]    ___EnableFPU
0x1A70      [20]    __Lib_System_TIVA_InitialSetUpFosc
0x1A84      [36]    _main
0x1AA8     [304]    __Lib_System_TIVA_InitialSetUpRCCRCC2
//** Variables locations ** 
//ADDRESS    SIZE    VARIABLE
//----------------------------------------------
0x0000       [4]    FARG_FloatToStr_fnum
0x0000       [8]    FARG_LongDoubleToStr_dnum
0x20000000      [20]    ?lstr1_Click_Slider2_TIVA
0x20000014      [19]    ?lstr2_Click_Slider2_TIVA
0x20000028       [4]    _sliderValue
0x2000002C     [100]    _demoText
0x20000090       [4]    _logger
0x20000094       [4]    _ADC_Get_Sample_Ptr
0x20000098       [4]    ___System_CLOCK_IN_KHZ
0x2000009C       [4]    _UART_Wr_Ptr
0x200000A0       [4]    _UART_Rd_Ptr
0x200000A4       [4]    _UART_Rdy_Ptr
0x200000A8       [4]    _UART_Tx_Idle_Ptr
0x200000AC       [4]    __slider2_driver_hal_gpio_csSet
0x200000B0       [4]    __slider2_driver_hal_gpio_pwmSet
//** Constants locations ** 
//ADDRESS    SIZE    CONSTANT
//----------------------------------------------
0x1BD8     [220]    __GPIO_MODULE_UART5_H67_AHB
0x1CB4     [220]    __GPIO_MODULE_UART7_C45_AHB
0x1D90     [220]    __GPIO_MODULE_UART2_D45_AHB
0x1E6C      [96]    __MIKROBUS1_GPIO
0x1ECC      [20]    ?ICS?lstr1_Click_Slider2_TIVA
0x1EE0      [19]    ?ICS?lstr2_Click_Slider2_TIVA
0x1EF3      [16]    __Lib_Conversions_Digits
