Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Tue Aug  9 11:29:29 2022
| Host         : WINDOWS-LUUTAQT running 64-bit major release  (build 9200)
| Command      : report_methodology -file hdmi_colorbar_methodology_drc_routed.rpt -pb hdmi_colorbar_methodology_drc_routed.pb -rpx hdmi_colorbar_methodology_drc_routed.rpx
| Design       : hdmi_colorbar
| Device       : xc7z020clg400-2
| Speed File   : -2
| Design State : Fully Routed
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
             Max violations: <unlimited>
             Violations found: 1
+---------+----------+------------------------------+------------+
| Rule    | Severity | Description                  | Violations |
+---------+----------+------------------------------+------------+
| LUTAR-1 | Warning  | LUT drives async reset alert | 1          |
+---------+----------+------------------------------+------------+

2. REPORT DETAILS
-----------------
LUTAR-1#1 Warning
LUT drives async reset alert  
LUT cell hdmi_ctrl_inst/encode_1_g/OSERDESE2_marster_inst_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) vga_ctrl_inst/cnt_h_reg[0]/CLR, vga_ctrl_inst/cnt_h_reg[1]/CLR, vga_ctrl_inst/cnt_h_reg[2]/CLR, vga_ctrl_inst/cnt_h_reg[3]/CLR, vga_ctrl_inst/cnt_h_reg[4]/CLR, vga_ctrl_inst/cnt_h_reg[5]/CLR, vga_ctrl_inst/cnt_h_reg[6]/CLR, vga_ctrl_inst/cnt_h_reg[7]/CLR, vga_ctrl_inst/cnt_h_reg[8]/CLR, vga_ctrl_inst/cnt_h_reg[9]/CLR, vga_ctrl_inst/cnt_v_reg[0]/CLR, vga_ctrl_inst/cnt_v_reg[1]/CLR, vga_ctrl_inst/cnt_v_reg[2]/CLR, vga_ctrl_inst/cnt_v_reg[3]/CLR, vga_ctrl_inst/cnt_v_reg[4]/CLR (the first 15 of 62 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>


