 
****************************************
Report : qor
Design : FullModule_RiscV
Version: O-2018.06-SP1
Date   : Wed Aug  6 02:16:06 2025
****************************************


  Timing Path Group 'comp_paths'
  -----------------------------------
  Levels of Logic:               2.00
  Critical Path Length:          4.66
  Critical Path Slack:           0.03
  Critical Path Clk Period:      5.00
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------


  Cell Count
  -----------------------------------
  Hierarchical Cell Count:         22
  Hierarchical Port Count:       1609
  Leaf Cell Count:              25653
  Buf/Inv Cell Count:           14656
  Buf Cell Count:               11018
  Inv Cell Count:                3638
  CT Buf/Inv Cell Count:            0
  Combinational Cell Count:     22574
  Sequential Cell Count:         3079
  Macro Count:                      0
  -----------------------------------


  Area
  -----------------------------------
  Combinational Area:   178491.801736
  Noncombinational Area: 77215.333498
  Buf/Inv Area:          90389.607868
  Total Buffer Area:         66548.74
  Total Inverter Area:       23840.87
  Macro/Black Box Area:      0.000000
  Net Area:              11259.921680
  -----------------------------------
  Cell Area:            255707.135234
  Design Area:          266967.056915


  Design Rules
  -----------------------------------
  Total Number of Nets:         26868
  Nets With Violations:          4788
  Max Trans Violations:            32
  Max Cap Violations:            4788
  -----------------------------------


  Hostname: IC_EDA

  Compile CPU Statistics
  -----------------------------------------
  Resource Sharing:                    6.01
  Logic Optimization:                  0.00
  Mapping Optimization:                6.59
  -----------------------------------------
  Overall Compile Time:               14.81
  Overall Compile Wall Clock Time:    10.52

  --------------------------------------------------------------------

  Design  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0


  Design (Hold)  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0

  --------------------------------------------------------------------


1
