

Implementation tool: Xilinx Vivado v.2018.2
Project:             operator_double_div
Solution:            div4
Device target:       xc7k160tfbg484-1
Report date:         Fri Aug 03 14:35:57 CEST 2018

#=== Post-Implementation Resource usage ===
SLICE:           59
LUT:            182
FF:              71
DSP:              0
BRAM:             0
SRL:              0
#=== Final timing ===
CP required:    5.000
CP achieved post-synthesis:    1.566
CP achieved post-implementation:    1.994
Timing met
