{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Info: Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 7.1 Build 156 04/30/2007 SJ Full Version " "Info: Version 7.1 Build 156 04/30/2007 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0} { "Info" "IQEXE_START_BANNER_TIME" "Sun Sep 04 17:35:37 2016 " "Info: Processing started: Sun Sep 04 17:35:37 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off traffic_light -c traffic_light " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off traffic_light -c traffic_light" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0}
{ "Info" "IMPP_MPP_USER_DEVICE" "traffic_light EP1C6Q240C8 " "Info: Selected device EP1C6Q240C8 for design \"traffic_light\"" {  } {  } 0 0 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 0 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0}
{ "Info" "IFITCC_FITCC_QID_PARTITION_BACK_ANNOTATION_TOP" "1 0 " "Info: The Fitter has identified 1 logical partitions of which 0 have a previous placement to use" { { "Info" "IFITCC_FITCC_QID_PARTITION_BACK_ANNOTATION_NONE_OVERRIDE" "319 Top " "Info: Previous placement does not exist for 319 of 319 atoms in partition Top" {  } {  } 0 0 "Previous placement does not exist for %1!d! of %1!d! atoms in partition %2!s!" 0 0 "" 0}  } {  } 0 0 "The Fitter has identified %1!d! logical partitions of which %2!d! have a previous placement to use" 0 0 "" 0}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP1C12Q240C8 " "Info: Device EP1C12Q240C8 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0}  } {  } 2 0 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "2 " "Info: Fitter converted 2 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ 24 " "Info: Pin ~nCSO~ is reserved at location 24" {  } {  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ 37 " "Info: Pin ~ASDO~ is reserved at location 37" {  } {  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0}  } {  } 0 0 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0}
{ "Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "42 42 " "Warning: No exact pin location assignment(s) for 42 pins of 42 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MG " "Info: Pin MG not assigned to an exact location on the device" {  } { { "traffic_light.bdf" "" { Schematic "E:/学习/数字系统课程设计/交通灯控制系统/traffic_light/traffic_light.bdf" { { 80 728 904 96 "MG" "" } } } } { "c:/altera/71/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MG } "NODE_NAME" } } { "c:/altera/71/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MG } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MY " "Info: Pin MY not assigned to an exact location on the device" {  } { { "traffic_light.bdf" "" { Schematic "E:/学习/数字系统课程设计/交通灯控制系统/traffic_light/traffic_light.bdf" { { 96 672 848 112 "MY" "" } } } } { "c:/altera/71/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MY } "NODE_NAME" } } { "c:/altera/71/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MY } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MR " "Info: Pin MR not assigned to an exact location on the device" {  } { { "traffic_light.bdf" "" { Schematic "E:/学习/数字系统课程设计/交通灯控制系统/traffic_light/traffic_light.bdf" { { 112 608 784 128 "MR" "" } } } } { "c:/altera/71/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MR } "NODE_NAME" } } { "c:/altera/71/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MR } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "CG " "Info: Pin CG not assigned to an exact location on the device" {  } { { "traffic_light.bdf" "" { Schematic "E:/学习/数字系统课程设计/交通灯控制系统/traffic_light/traffic_light.bdf" { { 128 744 920 144 "CG" "" } } } } { "c:/altera/71/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CG } "NODE_NAME" } } { "c:/altera/71/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CG } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "CY " "Info: Pin CY not assigned to an exact location on the device" {  } { { "traffic_light.bdf" "" { Schematic "E:/学习/数字系统课程设计/交通灯控制系统/traffic_light/traffic_light.bdf" { { 144 696 872 160 "CY" "" } } } } { "c:/altera/71/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CY } "NODE_NAME" } } { "c:/altera/71/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CY } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "CR " "Info: Pin CR not assigned to an exact location on the device" {  } { { "traffic_light.bdf" "" { Schematic "E:/学习/数字系统课程设计/交通灯控制系统/traffic_light/traffic_light.bdf" { { 160 664 840 176 "CR" "" } } } } { "c:/altera/71/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CR } "NODE_NAME" } } { "c:/altera/71/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CR } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "CLK " "Info: Pin CLK not assigned to an exact location on the device" {  } { { "traffic_light.bdf" "" { Schematic "E:/学习/数字系统课程设计/交通灯控制系统/traffic_light/traffic_light.bdf" { { 320 456 632 336 "CLK" "" } } } } { "c:/altera/71/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "c:/altera/71/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "CL\[7\] " "Info: Pin CL\[7\] not assigned to an exact location on the device" {  } { { "traffic_light.bdf" "" { Schematic "E:/学习/数字系统课程设计/交通灯控制系统/traffic_light/traffic_light.bdf" { { 264 1024 1200 280 "CL\[7..0\]" "" } } } } { "c:/altera/71/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CL[7] } "NODE_NAME" } } { "c:/altera/71/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CL[7] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "CL\[6\] " "Info: Pin CL\[6\] not assigned to an exact location on the device" {  } { { "traffic_light.bdf" "" { Schematic "E:/学习/数字系统课程设计/交通灯控制系统/traffic_light/traffic_light.bdf" { { 264 1024 1200 280 "CL\[7..0\]" "" } } } } { "c:/altera/71/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CL[6] } "NODE_NAME" } } { "c:/altera/71/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CL[6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "CL\[5\] " "Info: Pin CL\[5\] not assigned to an exact location on the device" {  } { { "traffic_light.bdf" "" { Schematic "E:/学习/数字系统课程设计/交通灯控制系统/traffic_light/traffic_light.bdf" { { 264 1024 1200 280 "CL\[7..0\]" "" } } } } { "c:/altera/71/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CL[5] } "NODE_NAME" } } { "c:/altera/71/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CL[5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "CL\[4\] " "Info: Pin CL\[4\] not assigned to an exact location on the device" {  } { { "traffic_light.bdf" "" { Schematic "E:/学习/数字系统课程设计/交通灯控制系统/traffic_light/traffic_light.bdf" { { 264 1024 1200 280 "CL\[7..0\]" "" } } } } { "c:/altera/71/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CL[4] } "NODE_NAME" } } { "c:/altera/71/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CL[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "CL\[3\] " "Info: Pin CL\[3\] not assigned to an exact location on the device" {  } { { "traffic_light.bdf" "" { Schematic "E:/学习/数字系统课程设计/交通灯控制系统/traffic_light/traffic_light.bdf" { { 264 1024 1200 280 "CL\[7..0\]" "" } } } } { "c:/altera/71/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CL[3] } "NODE_NAME" } } { "c:/altera/71/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CL[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "CL\[2\] " "Info: Pin CL\[2\] not assigned to an exact location on the device" {  } { { "traffic_light.bdf" "" { Schematic "E:/学习/数字系统课程设计/交通灯控制系统/traffic_light/traffic_light.bdf" { { 264 1024 1200 280 "CL\[7..0\]" "" } } } } { "c:/altera/71/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CL[2] } "NODE_NAME" } } { "c:/altera/71/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CL[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "CL\[1\] " "Info: Pin CL\[1\] not assigned to an exact location on the device" {  } { { "traffic_light.bdf" "" { Schematic "E:/学习/数字系统课程设计/交通灯控制系统/traffic_light/traffic_light.bdf" { { 264 1024 1200 280 "CL\[7..0\]" "" } } } } { "c:/altera/71/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CL[1] } "NODE_NAME" } } { "c:/altera/71/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CL[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "CL\[0\] " "Info: Pin CL\[0\] not assigned to an exact location on the device" {  } { { "traffic_light.bdf" "" { Schematic "E:/学习/数字系统课程设计/交通灯控制系统/traffic_light/traffic_light.bdf" { { 264 1024 1200 280 "CL\[7..0\]" "" } } } } { "c:/altera/71/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CL[0] } "NODE_NAME" } } { "c:/altera/71/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CL[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "CR7 " "Info: Pin CR7 not assigned to an exact location on the device" {  } { { "traffic_light.bdf" "" { Schematic "E:/学习/数字系统课程设计/交通灯控制系统/traffic_light/traffic_light.bdf" { { 280 1000 1176 296 "CR\[7..0\]" "" } } } } { "c:/altera/71/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CR7 } "NODE_NAME" } } { "c:/altera/71/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CR7 } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "CR6 " "Info: Pin CR6 not assigned to an exact location on the device" {  } { { "traffic_light.bdf" "" { Schematic "E:/学习/数字系统课程设计/交通灯控制系统/traffic_light/traffic_light.bdf" { { 280 1000 1176 296 "CR\[7..0\]" "" } } } } { "c:/altera/71/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CR6 } "NODE_NAME" } } { "c:/altera/71/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CR6 } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "CR5 " "Info: Pin CR5 not assigned to an exact location on the device" {  } { { "traffic_light.bdf" "" { Schematic "E:/学习/数字系统课程设计/交通灯控制系统/traffic_light/traffic_light.bdf" { { 280 1000 1176 296 "CR\[7..0\]" "" } } } } { "c:/altera/71/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CR5 } "NODE_NAME" } } { "c:/altera/71/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CR5 } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "CR4 " "Info: Pin CR4 not assigned to an exact location on the device" {  } { { "traffic_light.bdf" "" { Schematic "E:/学习/数字系统课程设计/交通灯控制系统/traffic_light/traffic_light.bdf" { { 280 1000 1176 296 "CR\[7..0\]" "" } } } } { "c:/altera/71/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CR4 } "NODE_NAME" } } { "c:/altera/71/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CR4 } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "CR3 " "Info: Pin CR3 not assigned to an exact location on the device" {  } { { "traffic_light.bdf" "" { Schematic "E:/学习/数字系统课程设计/交通灯控制系统/traffic_light/traffic_light.bdf" { { 280 1000 1176 296 "CR\[7..0\]" "" } } } } { "c:/altera/71/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CR3 } "NODE_NAME" } } { "c:/altera/71/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CR3 } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "CR2 " "Info: Pin CR2 not assigned to an exact location on the device" {  } { { "traffic_light.bdf" "" { Schematic "E:/学习/数字系统课程设计/交通灯控制系统/traffic_light/traffic_light.bdf" { { 280 1000 1176 296 "CR\[7..0\]" "" } } } } { "c:/altera/71/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CR2 } "NODE_NAME" } } { "c:/altera/71/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CR2 } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "CR1 " "Info: Pin CR1 not assigned to an exact location on the device" {  } { { "traffic_light.bdf" "" { Schematic "E:/学习/数字系统课程设计/交通灯控制系统/traffic_light/traffic_light.bdf" { { 280 1000 1176 296 "CR\[7..0\]" "" } } } } { "c:/altera/71/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CR1 } "NODE_NAME" } } { "c:/altera/71/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CR1 } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "CR0 " "Info: Pin CR0 not assigned to an exact location on the device" {  } { { "traffic_light.bdf" "" { Schematic "E:/学习/数字系统课程设计/交通灯控制系统/traffic_light/traffic_light.bdf" { { 280 1000 1176 296 "CR\[7..0\]" "" } } } } { "c:/altera/71/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CR0 } "NODE_NAME" } } { "c:/altera/71/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CR0 } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ML\[7\] " "Info: Pin ML\[7\] not assigned to an exact location on the device" {  } { { "traffic_light.bdf" "" { Schematic "E:/学习/数字系统课程设计/交通灯控制系统/traffic_light/traffic_light.bdf" { { 232 1072 1248 248 "ML\[7..0\]" "" } } } } { "c:/altera/71/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ML[7] } "NODE_NAME" } } { "c:/altera/71/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ML[7] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ML\[6\] " "Info: Pin ML\[6\] not assigned to an exact location on the device" {  } { { "traffic_light.bdf" "" { Schematic "E:/学习/数字系统课程设计/交通灯控制系统/traffic_light/traffic_light.bdf" { { 232 1072 1248 248 "ML\[7..0\]" "" } } } } { "c:/altera/71/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ML[6] } "NODE_NAME" } } { "c:/altera/71/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ML[6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ML\[5\] " "Info: Pin ML\[5\] not assigned to an exact location on the device" {  } { { "traffic_light.bdf" "" { Schematic "E:/学习/数字系统课程设计/交通灯控制系统/traffic_light/traffic_light.bdf" { { 232 1072 1248 248 "ML\[7..0\]" "" } } } } { "c:/altera/71/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ML[5] } "NODE_NAME" } } { "c:/altera/71/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ML[5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ML\[4\] " "Info: Pin ML\[4\] not assigned to an exact location on the device" {  } { { "traffic_light.bdf" "" { Schematic "E:/学习/数字系统课程设计/交通灯控制系统/traffic_light/traffic_light.bdf" { { 232 1072 1248 248 "ML\[7..0\]" "" } } } } { "c:/altera/71/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ML[4] } "NODE_NAME" } } { "c:/altera/71/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ML[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ML\[3\] " "Info: Pin ML\[3\] not assigned to an exact location on the device" {  } { { "traffic_light.bdf" "" { Schematic "E:/学习/数字系统课程设计/交通灯控制系统/traffic_light/traffic_light.bdf" { { 232 1072 1248 248 "ML\[7..0\]" "" } } } } { "c:/altera/71/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ML[3] } "NODE_NAME" } } { "c:/altera/71/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ML[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ML\[2\] " "Info: Pin ML\[2\] not assigned to an exact location on the device" {  } { { "traffic_light.bdf" "" { Schematic "E:/学习/数字系统课程设计/交通灯控制系统/traffic_light/traffic_light.bdf" { { 232 1072 1248 248 "ML\[7..0\]" "" } } } } { "c:/altera/71/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ML[2] } "NODE_NAME" } } { "c:/altera/71/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ML[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ML\[1\] " "Info: Pin ML\[1\] not assigned to an exact location on the device" {  } { { "traffic_light.bdf" "" { Schematic "E:/学习/数字系统课程设计/交通灯控制系统/traffic_light/traffic_light.bdf" { { 232 1072 1248 248 "ML\[7..0\]" "" } } } } { "c:/altera/71/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ML[1] } "NODE_NAME" } } { "c:/altera/71/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ML[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ML\[0\] " "Info: Pin ML\[0\] not assigned to an exact location on the device" {  } { { "traffic_light.bdf" "" { Schematic "E:/学习/数字系统课程设计/交通灯控制系统/traffic_light/traffic_light.bdf" { { 232 1072 1248 248 "ML\[7..0\]" "" } } } } { "c:/altera/71/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ML[0] } "NODE_NAME" } } { "c:/altera/71/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ML[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MR7 " "Info: Pin MR7 not assigned to an exact location on the device" {  } { { "traffic_light.bdf" "" { Schematic "E:/学习/数字系统课程设计/交通灯控制系统/traffic_light/traffic_light.bdf" { { 248 1048 1224 264 "MR\[7..0\]" "" } } } } { "c:/altera/71/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MR7 } "NODE_NAME" } } { "c:/altera/71/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MR7 } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MR6 " "Info: Pin MR6 not assigned to an exact location on the device" {  } { { "traffic_light.bdf" "" { Schematic "E:/学习/数字系统课程设计/交通灯控制系统/traffic_light/traffic_light.bdf" { { 248 1048 1224 264 "MR\[7..0\]" "" } } } } { "c:/altera/71/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MR6 } "NODE_NAME" } } { "c:/altera/71/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MR6 } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MR5 " "Info: Pin MR5 not assigned to an exact location on the device" {  } { { "traffic_light.bdf" "" { Schematic "E:/学习/数字系统课程设计/交通灯控制系统/traffic_light/traffic_light.bdf" { { 248 1048 1224 264 "MR\[7..0\]" "" } } } } { "c:/altera/71/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MR5 } "NODE_NAME" } } { "c:/altera/71/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MR5 } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MR4 " "Info: Pin MR4 not assigned to an exact location on the device" {  } { { "traffic_light.bdf" "" { Schematic "E:/学习/数字系统课程设计/交通灯控制系统/traffic_light/traffic_light.bdf" { { 248 1048 1224 264 "MR\[7..0\]" "" } } } } { "c:/altera/71/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MR4 } "NODE_NAME" } } { "c:/altera/71/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MR4 } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MR3 " "Info: Pin MR3 not assigned to an exact location on the device" {  } { { "traffic_light.bdf" "" { Schematic "E:/学习/数字系统课程设计/交通灯控制系统/traffic_light/traffic_light.bdf" { { 248 1048 1224 264 "MR\[7..0\]" "" } } } } { "c:/altera/71/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MR3 } "NODE_NAME" } } { "c:/altera/71/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MR3 } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MR2 " "Info: Pin MR2 not assigned to an exact location on the device" {  } { { "traffic_light.bdf" "" { Schematic "E:/学习/数字系统课程设计/交通灯控制系统/traffic_light/traffic_light.bdf" { { 248 1048 1224 264 "MR\[7..0\]" "" } } } } { "c:/altera/71/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MR2 } "NODE_NAME" } } { "c:/altera/71/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MR2 } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MR1 " "Info: Pin MR1 not assigned to an exact location on the device" {  } { { "traffic_light.bdf" "" { Schematic "E:/学习/数字系统课程设计/交通灯控制系统/traffic_light/traffic_light.bdf" { { 248 1048 1224 264 "MR\[7..0\]" "" } } } } { "c:/altera/71/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MR1 } "NODE_NAME" } } { "c:/altera/71/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MR1 } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MR0 " "Info: Pin MR0 not assigned to an exact location on the device" {  } { { "traffic_light.bdf" "" { Schematic "E:/学习/数字系统课程设计/交通灯控制系统/traffic_light/traffic_light.bdf" { { 248 1048 1224 264 "MR\[7..0\]" "" } } } } { "c:/altera/71/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MR0 } "NODE_NAME" } } { "c:/altera/71/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MR0 } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "C " "Info: Pin C not assigned to an exact location on the device" {  } { { "traffic_light.bdf" "" { Schematic "E:/学习/数字系统课程设计/交通灯控制系统/traffic_light/traffic_light.bdf" { { 24 168 336 40 "C" "" } } } } { "c:/altera/71/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin64/TimingClosureFloorplan.fld" "" "" { C } "NODE_NAME" } } { "c:/altera/71/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin64/TimingClosureFloorplan.fld" "" "" { C } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RET " "Info: Pin RET not assigned to an exact location on the device" {  } { { "traffic_light.bdf" "" { Schematic "E:/学习/数字系统课程设计/交通灯控制系统/traffic_light/traffic_light.bdf" { { 56 168 336 72 "RET" "" } } } } { "c:/altera/71/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RET } "NODE_NAME" } } { "c:/altera/71/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RET } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "clk_2MHz " "Info: Pin clk_2MHz not assigned to an exact location on the device" {  } { { "traffic_light.bdf" "" { Schematic "E:/学习/数字系统课程设计/交通灯控制系统/traffic_light/traffic_light.bdf" { { 184 16 184 200 "clk_2MHz" "" } } } } { "c:/altera/71/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk_2MHz } "NODE_NAME" } } { "c:/altera/71/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk_2MHz } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0}  } {  } 0 0 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "" 0}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "Classic " "Info: Fitter is using the Classic Timing Analyzer" {  } {  } 0 0 "Fitter is using the %1!s! Timing Analyzer" 0 0 "" 0}
{ "Info" "ITAN_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Info: Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." {  } {  } 0 0 "Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." 0 0 "" 0}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Performing register packing on registers with non-logic cell location assignments" 1 0 "" 0}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Completed register packing on registers with non-logic cell location assignments" 1 0 "" 0}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "User Assigned Global Signals Promotion Operation " "Info: Completed User Assigned Global Signals Promotion Operation" {  } {  } 0 0 "Completed %1!s!" 0 0 "" 0}
{ "Info" "IFYGR_FYGR_GLOBAL_LINES_NEEDED_FOR_TORNADO_DQS" "0 " "Info: DQS I/O pins require 0 global routing resources" {  } {  } 0 0 "DQS I/O pins require %1!d! global routing resources" 0 0 "" 0}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_ALL_TO_GLOBAL" "clk_2MHz Global clock in PIN 29 " "Info: Automatically promoted signal \"clk_2MHz\" to use Global clock in PIN 29" {  } { { "traffic_light.bdf" "" { Schematic "E:/学习/数字系统课程设计/交通灯控制系统/traffic_light/traffic_light.bdf" { { 184 16 184 200 "clk_2MHz" "" } } } }  } 0 0 "Automatically promoted signal \"%1!s!\" to use %2!s!" 0 0 "" 0}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL" "frequency:inst3\|F2 Global clock " "Info: Automatically promoted some destinations of signal \"frequency:inst3\|F2\" to use Global clock" { { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "frequency:inst3\|F2 " "Info: Destination \"frequency:inst3\|F2\" may be non-global or may not use global clock" {  } { { "frequency.v" "" { Text "E:/学习/数字系统课程设计/交通灯控制系统/traffic_light/frequency.v" 4 -1 0 } }  } 0 0 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "" 0} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "CLK " "Info: Destination \"CLK\" may be non-global or may not use global clock" {  } { { "traffic_light.bdf" "" { Schematic "E:/学习/数字系统课程设计/交通灯控制系统/traffic_light/traffic_light.bdf" { { 320 456 632 336 "CLK" "" } } } }  } 0 0 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "" 0}  } { { "frequency.v" "" { Text "E:/学习/数字系统课程设计/交通灯控制系统/traffic_light/frequency.v" 4 -1 0 } }  } 0 0 "Automatically promoted some destinations of signal \"%1!s!\" to use %2!s!" 0 0 "" 0}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "Auto Global Promotion Operation " "Info: Completed Auto Global Promotion Operation" {  } {  } 0 0 "Completed %1!s!" 0 0 "" 0}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_FYGR_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0 0 "Starting register packing" 0 0 "" 0}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Extra Info: Started Fast Input/Output/OE register processing" {  } {  } 1 0 "Started Fast Input/Output/OE register processing" 1 0 "" 0}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Extra Info: Finished Fast Input/Output/OE register processing" {  } {  } 1 0 "Finished Fast Input/Output/OE register processing" 1 0 "" 0}
{ "Info" "IFYGR_FYGR_INFO_AUTO_MODE_REGISTER_PACKING" "Auto Normal " "Info: Fitter is using Normal packing mode for logic elements with Auto setting for Auto Packed Registers logic option" {  } {  } 0 0 "Fitter is using %2!s! packing mode for logic elements with %1!s! setting for Auto Packed Registers logic option" 0 0 "" 0}
{ "Extra Info" "IFSAC_FSAC_START_LUT_IO_RAM_PACKING" "" "Extra Info: Moving registers into I/O cells, LUTs, and RAM blocks to improve timing and density" {  } {  } 1 0 "Moving registers into I/O cells, LUTs, and RAM blocks to improve timing and density" 1 0 "" 0}
{ "Info" "IFSAC_FSAC_FINISH_LUT_IO_RAM_PACKING" "" "Info: Finished moving registers into I/O cells, LUTs, and RAM blocks" {  } {  } 0 0 "Finished moving registers into I/O cells, LUTs, and RAM blocks" 0 0 "" 0}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "00:00:00 " "Info: Finished register packing: elapsed time is 00:00:00" {  } {  } 0 0 "Finished register packing: elapsed time is %1!s!" 0 0 "" 0}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Info: Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "41 unused 3.30 2 39 0 " "Info: Number of I/O pins in group: 41 (unused VREF, 3.30 VCCIO, 2 input, 39 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "Info: I/O standards used: 3.3-V LVTTL." {  } {  } 0 0 "I/O standards used: %1!s!" 0 0 "" 0}  } {  } 0 0 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "" 0}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "Info: I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Info: Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use unused 3 41 " "Info: I/O bank number 1 does not use VREF pins and has unused VCCIO pins. 3 total pin(s) used --  41 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use unused 0 48 " "Info: I/O bank number 2 does not use VREF pins and has unused VCCIO pins. 0 total pin(s) used --  48 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use unused 0 45 " "Info: I/O bank number 3 does not use VREF pins and has unused VCCIO pins. 0 total pin(s) used --  45 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use unused 0 48 " "Info: I/O bank number 4 does not use VREF pins and has unused VCCIO pins. 0 total pin(s) used --  48 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0}  } {  } 0 0 "I/O bank details %1!s! I/O pin placement" 0 0 "" 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0 0 "Fitter placement was successful" 0 0 "" 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Info: Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0}
{ "Info" "ITDB_FULL_ESTIMATED_DATA_PATH_RESULT" "6.248 ns register register " "Info: Estimated most critical path is register to register delay of 6.248 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns FSM:inst1\|T2\[3\] 1 REG LAB_X25_Y9 28 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LAB_X25_Y9; Fanout = 28; REG Node = 'FSM:inst1\|T2\[3\]'" {  } { { "c:/altera/71/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FSM:inst1|T2[3] } "NODE_NAME" } } { "FSM.v" "" { Text "E:/学习/数字系统课程设计/交通灯控制系统/traffic_light/FSM.v" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.615 ns) + CELL(0.114 ns) 0.729 ns FSM:inst1\|Equal1~104 2 COMB LAB_X25_Y9 2 " "Info: 2: + IC(0.615 ns) + CELL(0.114 ns) = 0.729 ns; Loc. = LAB_X25_Y9; Fanout = 2; COMB Node = 'FSM:inst1\|Equal1~104'" {  } { { "c:/altera/71/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin64/TimingClosureFloorplan.fld" "" "0.729 ns" { FSM:inst1|T2[3] FSM:inst1|Equal1~104 } "NODE_NAME" } } { "FSM.v" "" { Text "E:/学习/数字系统课程设计/交通灯控制系统/traffic_light/FSM.v" 78 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.361 ns) + CELL(0.292 ns) 1.382 ns FSM:inst1\|T1\[0\]~1401 3 COMB LAB_X25_Y9 8 " "Info: 3: + IC(0.361 ns) + CELL(0.292 ns) = 1.382 ns; Loc. = LAB_X25_Y9; Fanout = 8; COMB Node = 'FSM:inst1\|T1\[0\]~1401'" {  } { { "c:/altera/71/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin64/TimingClosureFloorplan.fld" "" "0.653 ns" { FSM:inst1|Equal1~104 FSM:inst1|T1[0]~1401 } "NODE_NAME" } } { "FSM.v" "" { Text "E:/学习/数字系统课程设计/交通灯控制系统/traffic_light/FSM.v" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.069 ns) + CELL(0.590 ns) 3.041 ns FSM:inst1\|T2\[1\]~869 4 COMB LAB_X23_Y8 3 " "Info: 4: + IC(1.069 ns) + CELL(0.590 ns) = 3.041 ns; Loc. = LAB_X23_Y8; Fanout = 3; COMB Node = 'FSM:inst1\|T2\[1\]~869'" {  } { { "c:/altera/71/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin64/TimingClosureFloorplan.fld" "" "1.659 ns" { FSM:inst1|T1[0]~1401 FSM:inst1|T2[1]~869 } "NODE_NAME" } } { "FSM.v" "" { Text "E:/学习/数字系统课程设计/交通灯控制系统/traffic_light/FSM.v" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.217 ns) + CELL(0.442 ns) 4.700 ns FSM:inst1\|T2~873 5 COMB LAB_X25_Y7 1 " "Info: 5: + IC(1.217 ns) + CELL(0.442 ns) = 4.700 ns; Loc. = LAB_X25_Y7; Fanout = 1; COMB Node = 'FSM:inst1\|T2~873'" {  } { { "c:/altera/71/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin64/TimingClosureFloorplan.fld" "" "1.659 ns" { FSM:inst1|T2[1]~869 FSM:inst1|T2~873 } "NODE_NAME" } } { "FSM.v" "" { Text "E:/学习/数字系统课程设计/交通灯控制系统/traffic_light/FSM.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.239 ns) + CELL(0.309 ns) 6.248 ns FSM:inst1\|T2\[4\] 6 REG LAB_X25_Y9 23 " "Info: 6: + IC(1.239 ns) + CELL(0.309 ns) = 6.248 ns; Loc. = LAB_X25_Y9; Fanout = 23; REG Node = 'FSM:inst1\|T2\[4\]'" {  } { { "c:/altera/71/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin64/TimingClosureFloorplan.fld" "" "1.548 ns" { FSM:inst1|T2~873 FSM:inst1|T2[4] } "NODE_NAME" } } { "FSM.v" "" { Text "E:/学习/数字系统课程设计/交通灯控制系统/traffic_light/FSM.v" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.747 ns ( 27.96 % ) " "Info: Total cell delay = 1.747 ns ( 27.96 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.501 ns ( 72.04 % ) " "Info: Total interconnect delay = 4.501 ns ( 72.04 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin64/TimingClosureFloorplan.fld" "" "6.248 ns" { FSM:inst1|T2[3] FSM:inst1|Equal1~104 FSM:inst1|T1[0]~1401 FSM:inst1|T2[1]~869 FSM:inst1|T2~873 FSM:inst1|T2[4] } "NODE_NAME" } }  } 0 0 "Estimated most critical path is %2!s! to %3!s! delay of %1!s!" 0 0 "" 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "1 2 " "Info: Average interconnect usage is 1% of the available device resources. Peak interconnect usage is 2%" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "X24_Y0 X35_Y10 " "Info: The peak interconnect region extends from location X24_Y0 to location X35_Y10" {  } {  } 0 0 "The peak interconnect region extends from location %1!s! to location %2!s!" 0 0 "" 0}  } {  } 0 0 "Average interconnect usage is %1!d!%% of the available device resources. Peak interconnect usage is %2!d!%%" 0 0 "" 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Info: Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "Info: The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Info: Optimizations that may affect the design's routability were skipped" {  } {  } 0 0 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Info: Optimizations that may affect the design's timing were skipped" {  } {  } 0 0 "Optimizations that may affect the design's timing were skipped" 0 0 "" 0}  } {  } 0 0 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "Fixed Delay Chain Operation " "Info: Completed Fixed Delay Chain Operation" {  } {  } 0 0 "Completed %1!s!" 0 0 "" 0}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "Auto Delay Chain Operation " "Info: Completed Auto Delay Chain Operation" {  } {  } 0 0 "Completed %1!s!" 0 0 "" 0}
{ "Warning" "WFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN" "4 " "Warning: Following 4 pins have nothing, GND, or VCC driving datain port -- changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "CL\[7\] VCC " "Info: Pin CL\[7\] has VCC driving its datain port" {  } { { "traffic_light.bdf" "" { Schematic "E:/学习/数字系统课程设计/交通灯控制系统/traffic_light/traffic_light.bdf" { { 264 1024 1200 280 "CL\[7..0\]" "" } } } } { "c:/altera/71/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CL[7] } "NODE_NAME" } } { "c:/altera/71/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CL[7] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "CR7 VCC " "Info: Pin CR7 has VCC driving its datain port" {  } { { "traffic_light.bdf" "" { Schematic "E:/学习/数字系统课程设计/交通灯控制系统/traffic_light/traffic_light.bdf" { { 280 1000 1176 296 "CR\[7..0\]" "" } } } } { "c:/altera/71/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CR7 } "NODE_NAME" } } { "c:/altera/71/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CR7 } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "ML\[7\] VCC " "Info: Pin ML\[7\] has VCC driving its datain port" {  } { { "traffic_light.bdf" "" { Schematic "E:/学习/数字系统课程设计/交通灯控制系统/traffic_light/traffic_light.bdf" { { 232 1072 1248 248 "ML\[7..0\]" "" } } } } { "c:/altera/71/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ML[7] } "NODE_NAME" } } { "c:/altera/71/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ML[7] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "MR7 VCC " "Info: Pin MR7 has VCC driving its datain port" {  } { { "traffic_light.bdf" "" { Schematic "E:/学习/数字系统课程设计/交通灯控制系统/traffic_light/traffic_light.bdf" { { 248 1048 1224 264 "MR\[7..0\]" "" } } } } { "c:/altera/71/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MR7 } "NODE_NAME" } } { "c:/altera/71/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MR7 } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0}  } {  } 0 0 "Following %1!d! pins have nothing, GND, or VCC driving datain port -- changes to this connectivity may change fitting results" 0 0 "" 0}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "Warning: The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 0 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "" 0}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "E:/学习/数字系统课程设计/交通灯控制系统/traffic_light/traffic_light.fit.smsg " "Info: Generated suppressed messages file E:/学习/数字系统课程设计/交通灯控制系统/traffic_light/traffic_light.fit.smsg" {  } {  } 0 0 "Generated suppressed messages file %1!s!" 0 0 "" 0}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 3 s Quartus II 64-Bit " "Info: Quartus II 64-Bit Fitter was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "284 " "Info: Allocated 284 megabytes of memory during processing" {  } {  } 0 0 "Allocated %1!s! megabytes of memory during processing" 0 0 "" 0} { "Info" "IQEXE_END_BANNER_TIME" "Sun Sep 04 17:35:53 2016 " "Info: Processing ended: Sun Sep 04 17:35:53 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:16 " "Info: Elapsed time: 00:00:16" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0}
