#ifndef INCLUDED_CYFITTER_H
#define INCLUDED_CYFITTER_H
#include <cydevice.h>
#include <cydevice_trm.h>

/* PDM_CIC_DMA_CombD0Update_L */
#define PDM_CIC_DMA_CombD0Update_L__DRQ_CTL CYREG_IDMUX_DRQ_CTL2
#define PDM_CIC_DMA_CombD0Update_L__DRQ_NUMBER 11u
#define PDM_CIC_DMA_CombD0Update_L__NUMBEROF_TDS 0u
#define PDM_CIC_DMA_CombD0Update_L__PRIORITY 2u
#define PDM_CIC_DMA_CombD0Update_L__TERMIN_EN 0u
#define PDM_CIC_DMA_CombD0Update_L__TERMIN_SEL 0u
#define PDM_CIC_DMA_CombD0Update_L__TERMOUT0_EN 1u
#define PDM_CIC_DMA_CombD0Update_L__TERMOUT0_SEL 11u
#define PDM_CIC_DMA_CombD0Update_L__TERMOUT1_EN 0u
#define PDM_CIC_DMA_CombD0Update_L__TERMOUT1_SEL 0u

/* PDM_CIC_DMA_CombD0Update_R */
#define PDM_CIC_DMA_CombD0Update_R__DRQ_CTL CYREG_IDMUX_DRQ_CTL3
#define PDM_CIC_DMA_CombD0Update_R__DRQ_NUMBER 12u
#define PDM_CIC_DMA_CombD0Update_R__NUMBEROF_TDS 0u
#define PDM_CIC_DMA_CombD0Update_R__PRIORITY 2u
#define PDM_CIC_DMA_CombD0Update_R__TERMIN_EN 0u
#define PDM_CIC_DMA_CombD0Update_R__TERMIN_SEL 0u
#define PDM_CIC_DMA_CombD0Update_R__TERMOUT0_EN 1u
#define PDM_CIC_DMA_CombD0Update_R__TERMOUT0_SEL 12u
#define PDM_CIC_DMA_CombD0Update_R__TERMOUT1_EN 0u
#define PDM_CIC_DMA_CombD0Update_R__TERMOUT1_SEL 0u

/* AudioClkGen_Clock_I2S */
#define AudioClkGen_Clock_I2S__CFG0 CYREG_CLKDIST_DCFG2_CFG0
#define AudioClkGen_Clock_I2S__CFG1 CYREG_CLKDIST_DCFG2_CFG1
#define AudioClkGen_Clock_I2S__CFG2 CYREG_CLKDIST_DCFG2_CFG2
#define AudioClkGen_Clock_I2S__CFG2_SRC_SEL_MASK 0x07u
#define AudioClkGen_Clock_I2S__INDEX 0x02u
#define AudioClkGen_Clock_I2S__PM_ACT_CFG CYREG_PM_ACT_CFG2
#define AudioClkGen_Clock_I2S__PM_ACT_MSK 0x04u
#define AudioClkGen_Clock_I2S__PM_STBY_CFG CYREG_PM_STBY_CFG2
#define AudioClkGen_Clock_I2S__PM_STBY_MSK 0x04u

/* AudioClkGen_Clock_SCK */
#define AudioClkGen_Clock_SCK__CFG0 CYREG_CLKDIST_DCFG1_CFG0
#define AudioClkGen_Clock_SCK__CFG1 CYREG_CLKDIST_DCFG1_CFG1
#define AudioClkGen_Clock_SCK__CFG2 CYREG_CLKDIST_DCFG1_CFG2
#define AudioClkGen_Clock_SCK__CFG2_SRC_SEL_MASK 0x07u
#define AudioClkGen_Clock_SCK__INDEX 0x01u
#define AudioClkGen_Clock_SCK__PM_ACT_CFG CYREG_PM_ACT_CFG2
#define AudioClkGen_Clock_SCK__PM_ACT_MSK 0x02u
#define AudioClkGen_Clock_SCK__PM_STBY_CFG CYREG_PM_STBY_CFG2
#define AudioClkGen_Clock_SCK__PM_STBY_MSK 0x02u

/* PDM_CIC_DMA_IntOut_L */
#define PDM_CIC_DMA_IntOut_L__DRQ_CTL CYREG_IDMUX_DRQ_CTL3
#define PDM_CIC_DMA_IntOut_L__DRQ_NUMBER 13u
#define PDM_CIC_DMA_IntOut_L__NUMBEROF_TDS 0u
#define PDM_CIC_DMA_IntOut_L__PRIORITY 2u
#define PDM_CIC_DMA_IntOut_L__TERMIN_EN 0u
#define PDM_CIC_DMA_IntOut_L__TERMIN_SEL 0u
#define PDM_CIC_DMA_IntOut_L__TERMOUT0_EN 1u
#define PDM_CIC_DMA_IntOut_L__TERMOUT0_SEL 13u
#define PDM_CIC_DMA_IntOut_L__TERMOUT1_EN 0u
#define PDM_CIC_DMA_IntOut_L__TERMOUT1_SEL 0u

/* PDM_CIC_DMA_IntOut_R */
#define PDM_CIC_DMA_IntOut_R__DRQ_CTL CYREG_IDMUX_DRQ_CTL3
#define PDM_CIC_DMA_IntOut_R__DRQ_NUMBER 14u
#define PDM_CIC_DMA_IntOut_R__NUMBEROF_TDS 0u
#define PDM_CIC_DMA_IntOut_R__PRIORITY 2u
#define PDM_CIC_DMA_IntOut_R__TERMIN_EN 0u
#define PDM_CIC_DMA_IntOut_R__TERMIN_SEL 0u
#define PDM_CIC_DMA_IntOut_R__TERMOUT0_EN 1u
#define PDM_CIC_DMA_IntOut_R__TERMOUT0_SEL 14u
#define PDM_CIC_DMA_IntOut_R__TERMOUT1_EN 0u
#define PDM_CIC_DMA_IntOut_R__TERMOUT1_SEL 0u

/* PDM_CIC_Int_Ctrl_Reg */
#define PDM_CIC_Int_Ctrl_Reg_Sync_ctrl_reg__0__MASK 0x01u
#define PDM_CIC_Int_Ctrl_Reg_Sync_ctrl_reg__0__POS 0
#define PDM_CIC_Int_Ctrl_Reg_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG CYREG_B0_UDB12_13_ACTL
#define PDM_CIC_Int_Ctrl_Reg_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG CYREG_B0_UDB12_13_CTL
#define PDM_CIC_Int_Ctrl_Reg_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG CYREG_B0_UDB12_13_CTL
#define PDM_CIC_Int_Ctrl_Reg_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG CYREG_B0_UDB12_13_CTL
#define PDM_CIC_Int_Ctrl_Reg_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG CYREG_B0_UDB12_13_CTL
#define PDM_CIC_Int_Ctrl_Reg_Sync_ctrl_reg__16BIT_MASK_MASK_REG CYREG_B0_UDB12_13_MSK
#define PDM_CIC_Int_Ctrl_Reg_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG CYREG_B0_UDB12_13_MSK
#define PDM_CIC_Int_Ctrl_Reg_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG CYREG_B0_UDB12_13_MSK
#define PDM_CIC_Int_Ctrl_Reg_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG CYREG_B0_UDB12_13_MSK
#define PDM_CIC_Int_Ctrl_Reg_Sync_ctrl_reg__CONTROL_AUX_CTL_REG CYREG_B0_UDB12_ACTL
#define PDM_CIC_Int_Ctrl_Reg_Sync_ctrl_reg__CONTROL_REG CYREG_B0_UDB12_CTL
#define PDM_CIC_Int_Ctrl_Reg_Sync_ctrl_reg__CONTROL_ST_REG CYREG_B0_UDB12_ST_CTL
#define PDM_CIC_Int_Ctrl_Reg_Sync_ctrl_reg__COUNT_REG CYREG_B0_UDB12_CTL
#define PDM_CIC_Int_Ctrl_Reg_Sync_ctrl_reg__COUNT_ST_REG CYREG_B0_UDB12_ST_CTL
#define PDM_CIC_Int_Ctrl_Reg_Sync_ctrl_reg__MASK 0x01u
#define PDM_CIC_Int_Ctrl_Reg_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG CYREG_B0_UDB12_MSK_ACTL
#define PDM_CIC_Int_Ctrl_Reg_Sync_ctrl_reg__PERIOD_REG CYREG_B0_UDB12_MSK
#define PDM_CIC_Int_Ctrl_Reg_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG CYREG_B0_UDB12_MSK_ACTL

/* AudioClkGen_UDB_ACG */
#define AudioClkGen_UDB_ACG_div_Div_u0__16BIT_A0_REG CYREG_B1_UDB08_09_A0
#define AudioClkGen_UDB_ACG_div_Div_u0__16BIT_A1_REG CYREG_B1_UDB08_09_A1
#define AudioClkGen_UDB_ACG_div_Div_u0__16BIT_D0_REG CYREG_B1_UDB08_09_D0
#define AudioClkGen_UDB_ACG_div_Div_u0__16BIT_D1_REG CYREG_B1_UDB08_09_D1
#define AudioClkGen_UDB_ACG_div_Div_u0__16BIT_DP_AUX_CTL_REG CYREG_B1_UDB08_09_ACTL
#define AudioClkGen_UDB_ACG_div_Div_u0__16BIT_F0_REG CYREG_B1_UDB08_09_F0
#define AudioClkGen_UDB_ACG_div_Div_u0__16BIT_F1_REG CYREG_B1_UDB08_09_F1
#define AudioClkGen_UDB_ACG_div_Div_u0__A0_A1_REG CYREG_B1_UDB08_A0_A1
#define AudioClkGen_UDB_ACG_div_Div_u0__A0_REG CYREG_B1_UDB08_A0
#define AudioClkGen_UDB_ACG_div_Div_u0__A1_REG CYREG_B1_UDB08_A1
#define AudioClkGen_UDB_ACG_div_Div_u0__D0_D1_REG CYREG_B1_UDB08_D0_D1
#define AudioClkGen_UDB_ACG_div_Div_u0__D0_REG CYREG_B1_UDB08_D0
#define AudioClkGen_UDB_ACG_div_Div_u0__D1_REG CYREG_B1_UDB08_D1
#define AudioClkGen_UDB_ACG_div_Div_u0__DP_AUX_CTL_REG CYREG_B1_UDB08_ACTL
#define AudioClkGen_UDB_ACG_div_Div_u0__F0_F1_REG CYREG_B1_UDB08_F0_F1
#define AudioClkGen_UDB_ACG_div_Div_u0__F0_REG CYREG_B1_UDB08_F0
#define AudioClkGen_UDB_ACG_div_Div_u0__F1_REG CYREG_B1_UDB08_F1
#define AudioClkGen_UDB_ACG_div_Div_u0__MSK_DP_AUX_CTL_REG CYREG_B1_UDB08_MSK_ACTL
#define AudioClkGen_UDB_ACG_div_Div_u0__PER_DP_AUX_CTL_REG CYREG_B1_UDB08_MSK_ACTL
#define AudioClkGen_UDB_ACG_shaper_Div_u0__16BIT_A0_REG CYREG_B0_UDB10_11_A0
#define AudioClkGen_UDB_ACG_shaper_Div_u0__16BIT_A1_REG CYREG_B0_UDB10_11_A1
#define AudioClkGen_UDB_ACG_shaper_Div_u0__16BIT_D0_REG CYREG_B0_UDB10_11_D0
#define AudioClkGen_UDB_ACG_shaper_Div_u0__16BIT_D1_REG CYREG_B0_UDB10_11_D1
#define AudioClkGen_UDB_ACG_shaper_Div_u0__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB10_11_ACTL
#define AudioClkGen_UDB_ACG_shaper_Div_u0__16BIT_F0_REG CYREG_B0_UDB10_11_F0
#define AudioClkGen_UDB_ACG_shaper_Div_u0__16BIT_F1_REG CYREG_B0_UDB10_11_F1
#define AudioClkGen_UDB_ACG_shaper_Div_u0__A0_A1_REG CYREG_B0_UDB10_A0_A1
#define AudioClkGen_UDB_ACG_shaper_Div_u0__A0_REG CYREG_B0_UDB10_A0
#define AudioClkGen_UDB_ACG_shaper_Div_u0__A1_REG CYREG_B0_UDB10_A1
#define AudioClkGen_UDB_ACG_shaper_Div_u0__D0_D1_REG CYREG_B0_UDB10_D0_D1
#define AudioClkGen_UDB_ACG_shaper_Div_u0__D0_REG CYREG_B0_UDB10_D0
#define AudioClkGen_UDB_ACG_shaper_Div_u0__D1_REG CYREG_B0_UDB10_D1
#define AudioClkGen_UDB_ACG_shaper_Div_u0__DP_AUX_CTL_REG CYREG_B0_UDB10_ACTL
#define AudioClkGen_UDB_ACG_shaper_Div_u0__F0_F1_REG CYREG_B0_UDB10_F0_F1
#define AudioClkGen_UDB_ACG_shaper_Div_u0__F0_REG CYREG_B0_UDB10_F0
#define AudioClkGen_UDB_ACG_shaper_Div_u0__F1_REG CYREG_B0_UDB10_F1
#define AudioClkGen_UDB_ACG_shaper_Div_u1__16BIT_A0_REG CYREG_B0_UDB11_12_A0
#define AudioClkGen_UDB_ACG_shaper_Div_u1__16BIT_A1_REG CYREG_B0_UDB11_12_A1
#define AudioClkGen_UDB_ACG_shaper_Div_u1__16BIT_D0_REG CYREG_B0_UDB11_12_D0
#define AudioClkGen_UDB_ACG_shaper_Div_u1__16BIT_D1_REG CYREG_B0_UDB11_12_D1
#define AudioClkGen_UDB_ACG_shaper_Div_u1__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB11_12_ACTL
#define AudioClkGen_UDB_ACG_shaper_Div_u1__16BIT_F0_REG CYREG_B0_UDB11_12_F0
#define AudioClkGen_UDB_ACG_shaper_Div_u1__16BIT_F1_REG CYREG_B0_UDB11_12_F1
#define AudioClkGen_UDB_ACG_shaper_Div_u1__A0_A1_REG CYREG_B0_UDB11_A0_A1
#define AudioClkGen_UDB_ACG_shaper_Div_u1__A0_REG CYREG_B0_UDB11_A0
#define AudioClkGen_UDB_ACG_shaper_Div_u1__A1_REG CYREG_B0_UDB11_A1
#define AudioClkGen_UDB_ACG_shaper_Div_u1__D0_D1_REG CYREG_B0_UDB11_D0_D1
#define AudioClkGen_UDB_ACG_shaper_Div_u1__D0_REG CYREG_B0_UDB11_D0
#define AudioClkGen_UDB_ACG_shaper_Div_u1__D1_REG CYREG_B0_UDB11_D1
#define AudioClkGen_UDB_ACG_shaper_Div_u1__DP_AUX_CTL_REG CYREG_B0_UDB11_ACTL
#define AudioClkGen_UDB_ACG_shaper_Div_u1__F0_F1_REG CYREG_B0_UDB11_F0_F1
#define AudioClkGen_UDB_ACG_shaper_Div_u1__F0_REG CYREG_B0_UDB11_F0
#define AudioClkGen_UDB_ACG_shaper_Div_u1__F1_REG CYREG_B0_UDB11_F1
#define AudioClkGen_UDB_ACG_sync_Counter_u0__16BIT_A0_REG CYREG_B1_UDB09_10_A0
#define AudioClkGen_UDB_ACG_sync_Counter_u0__16BIT_A1_REG CYREG_B1_UDB09_10_A1
#define AudioClkGen_UDB_ACG_sync_Counter_u0__16BIT_D0_REG CYREG_B1_UDB09_10_D0
#define AudioClkGen_UDB_ACG_sync_Counter_u0__16BIT_D1_REG CYREG_B1_UDB09_10_D1
#define AudioClkGen_UDB_ACG_sync_Counter_u0__16BIT_DP_AUX_CTL_REG CYREG_B1_UDB09_10_ACTL
#define AudioClkGen_UDB_ACG_sync_Counter_u0__16BIT_F0_REG CYREG_B1_UDB09_10_F0
#define AudioClkGen_UDB_ACG_sync_Counter_u0__16BIT_F1_REG CYREG_B1_UDB09_10_F1
#define AudioClkGen_UDB_ACG_sync_Counter_u0__A0_A1_REG CYREG_B1_UDB09_A0_A1
#define AudioClkGen_UDB_ACG_sync_Counter_u0__A0_REG CYREG_B1_UDB09_A0
#define AudioClkGen_UDB_ACG_sync_Counter_u0__A1_REG CYREG_B1_UDB09_A1
#define AudioClkGen_UDB_ACG_sync_Counter_u0__D0_D1_REG CYREG_B1_UDB09_D0_D1
#define AudioClkGen_UDB_ACG_sync_Counter_u0__D0_REG CYREG_B1_UDB09_D0
#define AudioClkGen_UDB_ACG_sync_Counter_u0__D1_REG CYREG_B1_UDB09_D1
#define AudioClkGen_UDB_ACG_sync_Counter_u0__DP_AUX_CTL_REG CYREG_B1_UDB09_ACTL
#define AudioClkGen_UDB_ACG_sync_Counter_u0__F0_F1_REG CYREG_B1_UDB09_F0_F1
#define AudioClkGen_UDB_ACG_sync_Counter_u0__F0_REG CYREG_B1_UDB09_F0
#define AudioClkGen_UDB_ACG_sync_Counter_u0__F1_REG CYREG_B1_UDB09_F1
#define AudioClkGen_UDB_ACG_sync_SofCounter_u0__16BIT_A0_REG CYREG_B0_UDB08_09_A0
#define AudioClkGen_UDB_ACG_sync_SofCounter_u0__16BIT_A1_REG CYREG_B0_UDB08_09_A1
#define AudioClkGen_UDB_ACG_sync_SofCounter_u0__16BIT_D0_REG CYREG_B0_UDB08_09_D0
#define AudioClkGen_UDB_ACG_sync_SofCounter_u0__16BIT_D1_REG CYREG_B0_UDB08_09_D1
#define AudioClkGen_UDB_ACG_sync_SofCounter_u0__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB08_09_ACTL
#define AudioClkGen_UDB_ACG_sync_SofCounter_u0__16BIT_F0_REG CYREG_B0_UDB08_09_F0
#define AudioClkGen_UDB_ACG_sync_SofCounter_u0__16BIT_F1_REG CYREG_B0_UDB08_09_F1
#define AudioClkGen_UDB_ACG_sync_SofCounter_u0__A0_A1_REG CYREG_B0_UDB08_A0_A1
#define AudioClkGen_UDB_ACG_sync_SofCounter_u0__A0_REG CYREG_B0_UDB08_A0
#define AudioClkGen_UDB_ACG_sync_SofCounter_u0__A1_REG CYREG_B0_UDB08_A1
#define AudioClkGen_UDB_ACG_sync_SofCounter_u0__D0_D1_REG CYREG_B0_UDB08_D0_D1
#define AudioClkGen_UDB_ACG_sync_SofCounter_u0__D0_REG CYREG_B0_UDB08_D0
#define AudioClkGen_UDB_ACG_sync_SofCounter_u0__D1_REG CYREG_B0_UDB08_D1
#define AudioClkGen_UDB_ACG_sync_SofCounter_u0__DP_AUX_CTL_REG CYREG_B0_UDB08_ACTL
#define AudioClkGen_UDB_ACG_sync_SofCounter_u0__F0_F1_REG CYREG_B0_UDB08_F0_F1
#define AudioClkGen_UDB_ACG_sync_SofCounter_u0__F0_REG CYREG_B0_UDB08_F0
#define AudioClkGen_UDB_ACG_sync_SofCounter_u0__F1_REG CYREG_B0_UDB08_F1
#define AudioClkGen_UDB_ACG_sync_SofCounter_u0__MSK_DP_AUX_CTL_REG CYREG_B0_UDB08_MSK_ACTL
#define AudioClkGen_UDB_ACG_sync_SofCounter_u0__PER_DP_AUX_CTL_REG CYREG_B0_UDB08_MSK_ACTL
#define AudioClkGen_UDB_ACG_sync_SofCounter_u1__16BIT_A0_REG CYREG_B0_UDB09_10_A0
#define AudioClkGen_UDB_ACG_sync_SofCounter_u1__16BIT_A1_REG CYREG_B0_UDB09_10_A1
#define AudioClkGen_UDB_ACG_sync_SofCounter_u1__16BIT_D0_REG CYREG_B0_UDB09_10_D0
#define AudioClkGen_UDB_ACG_sync_SofCounter_u1__16BIT_D1_REG CYREG_B0_UDB09_10_D1
#define AudioClkGen_UDB_ACG_sync_SofCounter_u1__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB09_10_ACTL
#define AudioClkGen_UDB_ACG_sync_SofCounter_u1__16BIT_F0_REG CYREG_B0_UDB09_10_F0
#define AudioClkGen_UDB_ACG_sync_SofCounter_u1__16BIT_F1_REG CYREG_B0_UDB09_10_F1
#define AudioClkGen_UDB_ACG_sync_SofCounter_u1__A0_A1_REG CYREG_B0_UDB09_A0_A1
#define AudioClkGen_UDB_ACG_sync_SofCounter_u1__A0_REG CYREG_B0_UDB09_A0
#define AudioClkGen_UDB_ACG_sync_SofCounter_u1__A1_REG CYREG_B0_UDB09_A1
#define AudioClkGen_UDB_ACG_sync_SofCounter_u1__D0_D1_REG CYREG_B0_UDB09_D0_D1
#define AudioClkGen_UDB_ACG_sync_SofCounter_u1__D0_REG CYREG_B0_UDB09_D0
#define AudioClkGen_UDB_ACG_sync_SofCounter_u1__D1_REG CYREG_B0_UDB09_D1
#define AudioClkGen_UDB_ACG_sync_SofCounter_u1__DP_AUX_CTL_REG CYREG_B0_UDB09_ACTL
#define AudioClkGen_UDB_ACG_sync_SofCounter_u1__F0_F1_REG CYREG_B0_UDB09_F0_F1
#define AudioClkGen_UDB_ACG_sync_SofCounter_u1__F0_REG CYREG_B0_UDB09_F0
#define AudioClkGen_UDB_ACG_sync_SofCounter_u1__F1_REG CYREG_B0_UDB09_F1

/* I2C_Master_I2C_IRQ */
#define I2C_Master_I2C_IRQ__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define I2C_Master_I2C_IRQ__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define I2C_Master_I2C_IRQ__INTC_MASK 0x8000u
#define I2C_Master_I2C_IRQ__INTC_NUMBER 15u
#define I2C_Master_I2C_IRQ__INTC_PRIOR_NUM 7u
#define I2C_Master_I2C_IRQ__INTC_PRIOR_REG CYREG_NVIC_PRI_15
#define I2C_Master_I2C_IRQ__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define I2C_Master_I2C_IRQ__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* PDM_CIC_Integrator */
#define PDM_CIC_Integrator_Counter7_ST__MASK_REG CYREG_B0_UDB15_MSK
#define PDM_CIC_Integrator_Counter7_ST__MASK_ST_AUX_CTL_REG CYREG_B0_UDB15_MSK_ACTL
#define PDM_CIC_Integrator_Counter7_ST__PER_ST_AUX_CTL_REG CYREG_B0_UDB15_MSK_ACTL
#define PDM_CIC_Integrator_Counter7_ST__STATUS_AUX_CTL_REG CYREG_B0_UDB15_ACTL
#define PDM_CIC_Integrator_Counter7_ST__STATUS_CNT_REG CYREG_B0_UDB15_ST_CTL
#define PDM_CIC_Integrator_Counter7_ST__STATUS_CONTROL_REG CYREG_B0_UDB15_ST_CTL
#define PDM_CIC_Integrator_Counter7_ST__STATUS_REG CYREG_B0_UDB15_ST
#define PDM_CIC_Integrator_Counter7__CONTROL_AUX_CTL_REG CYREG_B0_UDB15_ACTL
#define PDM_CIC_Integrator_Counter7__CONTROL_REG CYREG_B0_UDB15_CTL
#define PDM_CIC_Integrator_Counter7__CONTROL_ST_REG CYREG_B0_UDB15_ST_CTL
#define PDM_CIC_Integrator_Counter7__COUNT_REG CYREG_B0_UDB15_CTL
#define PDM_CIC_Integrator_Counter7__COUNT_ST_REG CYREG_B0_UDB15_ST_CTL
#define PDM_CIC_Integrator_Counter7__MASK_CTL_AUX_CTL_REG CYREG_B0_UDB15_MSK_ACTL
#define PDM_CIC_Integrator_Counter7__PERIOD_REG CYREG_B0_UDB15_MSK
#define PDM_CIC_Integrator_Counter7__PER_CTL_AUX_CTL_REG CYREG_B0_UDB15_MSK_ACTL
#define PDM_CIC_Integrator_genblk2_dp32_l_u0__16BIT_A0_REG CYREG_B0_UDB12_13_A0
#define PDM_CIC_Integrator_genblk2_dp32_l_u0__16BIT_A1_REG CYREG_B0_UDB12_13_A1
#define PDM_CIC_Integrator_genblk2_dp32_l_u0__16BIT_D0_REG CYREG_B0_UDB12_13_D0
#define PDM_CIC_Integrator_genblk2_dp32_l_u0__16BIT_D1_REG CYREG_B0_UDB12_13_D1
#define PDM_CIC_Integrator_genblk2_dp32_l_u0__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB12_13_ACTL
#define PDM_CIC_Integrator_genblk2_dp32_l_u0__16BIT_F0_REG CYREG_B0_UDB12_13_F0
#define PDM_CIC_Integrator_genblk2_dp32_l_u0__16BIT_F1_REG CYREG_B0_UDB12_13_F1
#define PDM_CIC_Integrator_genblk2_dp32_l_u0__A0_A1_REG CYREG_B0_UDB12_A0_A1
#define PDM_CIC_Integrator_genblk2_dp32_l_u0__A0_REG CYREG_B0_UDB12_A0
#define PDM_CIC_Integrator_genblk2_dp32_l_u0__A1_REG CYREG_B0_UDB12_A1
#define PDM_CIC_Integrator_genblk2_dp32_l_u0__D0_D1_REG CYREG_B0_UDB12_D0_D1
#define PDM_CIC_Integrator_genblk2_dp32_l_u0__D0_REG CYREG_B0_UDB12_D0
#define PDM_CIC_Integrator_genblk2_dp32_l_u0__D1_REG CYREG_B0_UDB12_D1
#define PDM_CIC_Integrator_genblk2_dp32_l_u0__DP_AUX_CTL_REG CYREG_B0_UDB12_ACTL
#define PDM_CIC_Integrator_genblk2_dp32_l_u0__F0_F1_REG CYREG_B0_UDB12_F0_F1
#define PDM_CIC_Integrator_genblk2_dp32_l_u0__F0_REG CYREG_B0_UDB12_F0
#define PDM_CIC_Integrator_genblk2_dp32_l_u0__F1_REG CYREG_B0_UDB12_F1
#define PDM_CIC_Integrator_genblk2_dp32_l_u0__MSK_DP_AUX_CTL_REG CYREG_B0_UDB12_MSK_ACTL
#define PDM_CIC_Integrator_genblk2_dp32_l_u0__PER_DP_AUX_CTL_REG CYREG_B0_UDB12_MSK_ACTL
#define PDM_CIC_Integrator_genblk2_dp32_l_u1__16BIT_A0_REG CYREG_B0_UDB13_14_A0
#define PDM_CIC_Integrator_genblk2_dp32_l_u1__16BIT_A1_REG CYREG_B0_UDB13_14_A1
#define PDM_CIC_Integrator_genblk2_dp32_l_u1__16BIT_D0_REG CYREG_B0_UDB13_14_D0
#define PDM_CIC_Integrator_genblk2_dp32_l_u1__16BIT_D1_REG CYREG_B0_UDB13_14_D1
#define PDM_CIC_Integrator_genblk2_dp32_l_u1__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB13_14_ACTL
#define PDM_CIC_Integrator_genblk2_dp32_l_u1__16BIT_F0_REG CYREG_B0_UDB13_14_F0
#define PDM_CIC_Integrator_genblk2_dp32_l_u1__16BIT_F1_REG CYREG_B0_UDB13_14_F1
#define PDM_CIC_Integrator_genblk2_dp32_l_u1__A0_A1_REG CYREG_B0_UDB13_A0_A1
#define PDM_CIC_Integrator_genblk2_dp32_l_u1__A0_REG CYREG_B0_UDB13_A0
#define PDM_CIC_Integrator_genblk2_dp32_l_u1__A1_REG CYREG_B0_UDB13_A1
#define PDM_CIC_Integrator_genblk2_dp32_l_u1__D0_D1_REG CYREG_B0_UDB13_D0_D1
#define PDM_CIC_Integrator_genblk2_dp32_l_u1__D0_REG CYREG_B0_UDB13_D0
#define PDM_CIC_Integrator_genblk2_dp32_l_u1__D1_REG CYREG_B0_UDB13_D1
#define PDM_CIC_Integrator_genblk2_dp32_l_u1__DP_AUX_CTL_REG CYREG_B0_UDB13_ACTL
#define PDM_CIC_Integrator_genblk2_dp32_l_u1__F0_F1_REG CYREG_B0_UDB13_F0_F1
#define PDM_CIC_Integrator_genblk2_dp32_l_u1__F0_REG CYREG_B0_UDB13_F0
#define PDM_CIC_Integrator_genblk2_dp32_l_u1__F1_REG CYREG_B0_UDB13_F1
#define PDM_CIC_Integrator_genblk2_dp32_l_u2__16BIT_A0_REG CYREG_B0_UDB14_15_A0
#define PDM_CIC_Integrator_genblk2_dp32_l_u2__16BIT_A1_REG CYREG_B0_UDB14_15_A1
#define PDM_CIC_Integrator_genblk2_dp32_l_u2__16BIT_D0_REG CYREG_B0_UDB14_15_D0
#define PDM_CIC_Integrator_genblk2_dp32_l_u2__16BIT_D1_REG CYREG_B0_UDB14_15_D1
#define PDM_CIC_Integrator_genblk2_dp32_l_u2__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB14_15_ACTL
#define PDM_CIC_Integrator_genblk2_dp32_l_u2__16BIT_F0_REG CYREG_B0_UDB14_15_F0
#define PDM_CIC_Integrator_genblk2_dp32_l_u2__16BIT_F1_REG CYREG_B0_UDB14_15_F1
#define PDM_CIC_Integrator_genblk2_dp32_l_u2__A0_A1_REG CYREG_B0_UDB14_A0_A1
#define PDM_CIC_Integrator_genblk2_dp32_l_u2__A0_REG CYREG_B0_UDB14_A0
#define PDM_CIC_Integrator_genblk2_dp32_l_u2__A1_REG CYREG_B0_UDB14_A1
#define PDM_CIC_Integrator_genblk2_dp32_l_u2__D0_D1_REG CYREG_B0_UDB14_D0_D1
#define PDM_CIC_Integrator_genblk2_dp32_l_u2__D0_REG CYREG_B0_UDB14_D0
#define PDM_CIC_Integrator_genblk2_dp32_l_u2__D1_REG CYREG_B0_UDB14_D1
#define PDM_CIC_Integrator_genblk2_dp32_l_u2__DP_AUX_CTL_REG CYREG_B0_UDB14_ACTL
#define PDM_CIC_Integrator_genblk2_dp32_l_u2__F0_F1_REG CYREG_B0_UDB14_F0_F1
#define PDM_CIC_Integrator_genblk2_dp32_l_u2__F0_REG CYREG_B0_UDB14_F0
#define PDM_CIC_Integrator_genblk2_dp32_l_u2__F1_REG CYREG_B0_UDB14_F1
#define PDM_CIC_Integrator_genblk2_dp32_l_u3__A0_A1_REG CYREG_B0_UDB15_A0_A1
#define PDM_CIC_Integrator_genblk2_dp32_l_u3__A0_REG CYREG_B0_UDB15_A0
#define PDM_CIC_Integrator_genblk2_dp32_l_u3__A1_REG CYREG_B0_UDB15_A1
#define PDM_CIC_Integrator_genblk2_dp32_l_u3__D0_D1_REG CYREG_B0_UDB15_D0_D1
#define PDM_CIC_Integrator_genblk2_dp32_l_u3__D0_REG CYREG_B0_UDB15_D0
#define PDM_CIC_Integrator_genblk2_dp32_l_u3__D1_REG CYREG_B0_UDB15_D1
#define PDM_CIC_Integrator_genblk2_dp32_l_u3__DP_AUX_CTL_REG CYREG_B0_UDB15_ACTL
#define PDM_CIC_Integrator_genblk2_dp32_l_u3__F0_F1_REG CYREG_B0_UDB15_F0_F1
#define PDM_CIC_Integrator_genblk2_dp32_l_u3__F0_REG CYREG_B0_UDB15_F0
#define PDM_CIC_Integrator_genblk2_dp32_l_u3__F1_REG CYREG_B0_UDB15_F1
#define PDM_CIC_Integrator_genblk2_dp32_l_u3__MSK_DP_AUX_CTL_REG CYREG_B0_UDB15_MSK_ACTL
#define PDM_CIC_Integrator_genblk2_dp32_l_u3__PER_DP_AUX_CTL_REG CYREG_B0_UDB15_MSK_ACTL
#define PDM_CIC_Integrator_genblk3_dp32_r_u0__16BIT_A0_REG CYREG_B0_UDB00_01_A0
#define PDM_CIC_Integrator_genblk3_dp32_r_u0__16BIT_A1_REG CYREG_B0_UDB00_01_A1
#define PDM_CIC_Integrator_genblk3_dp32_r_u0__16BIT_D0_REG CYREG_B0_UDB00_01_D0
#define PDM_CIC_Integrator_genblk3_dp32_r_u0__16BIT_D1_REG CYREG_B0_UDB00_01_D1
#define PDM_CIC_Integrator_genblk3_dp32_r_u0__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB00_01_ACTL
#define PDM_CIC_Integrator_genblk3_dp32_r_u0__16BIT_F0_REG CYREG_B0_UDB00_01_F0
#define PDM_CIC_Integrator_genblk3_dp32_r_u0__16BIT_F1_REG CYREG_B0_UDB00_01_F1
#define PDM_CIC_Integrator_genblk3_dp32_r_u0__A0_A1_REG CYREG_B0_UDB00_A0_A1
#define PDM_CIC_Integrator_genblk3_dp32_r_u0__A0_REG CYREG_B0_UDB00_A0
#define PDM_CIC_Integrator_genblk3_dp32_r_u0__A1_REG CYREG_B0_UDB00_A1
#define PDM_CIC_Integrator_genblk3_dp32_r_u0__D0_D1_REG CYREG_B0_UDB00_D0_D1
#define PDM_CIC_Integrator_genblk3_dp32_r_u0__D0_REG CYREG_B0_UDB00_D0
#define PDM_CIC_Integrator_genblk3_dp32_r_u0__D1_REG CYREG_B0_UDB00_D1
#define PDM_CIC_Integrator_genblk3_dp32_r_u0__DP_AUX_CTL_REG CYREG_B0_UDB00_ACTL
#define PDM_CIC_Integrator_genblk3_dp32_r_u0__F0_F1_REG CYREG_B0_UDB00_F0_F1
#define PDM_CIC_Integrator_genblk3_dp32_r_u0__F0_REG CYREG_B0_UDB00_F0
#define PDM_CIC_Integrator_genblk3_dp32_r_u0__F1_REG CYREG_B0_UDB00_F1
#define PDM_CIC_Integrator_genblk3_dp32_r_u1__16BIT_A0_REG CYREG_B0_UDB01_02_A0
#define PDM_CIC_Integrator_genblk3_dp32_r_u1__16BIT_A1_REG CYREG_B0_UDB01_02_A1
#define PDM_CIC_Integrator_genblk3_dp32_r_u1__16BIT_D0_REG CYREG_B0_UDB01_02_D0
#define PDM_CIC_Integrator_genblk3_dp32_r_u1__16BIT_D1_REG CYREG_B0_UDB01_02_D1
#define PDM_CIC_Integrator_genblk3_dp32_r_u1__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB01_02_ACTL
#define PDM_CIC_Integrator_genblk3_dp32_r_u1__16BIT_F0_REG CYREG_B0_UDB01_02_F0
#define PDM_CIC_Integrator_genblk3_dp32_r_u1__16BIT_F1_REG CYREG_B0_UDB01_02_F1
#define PDM_CIC_Integrator_genblk3_dp32_r_u1__A0_A1_REG CYREG_B0_UDB01_A0_A1
#define PDM_CIC_Integrator_genblk3_dp32_r_u1__A0_REG CYREG_B0_UDB01_A0
#define PDM_CIC_Integrator_genblk3_dp32_r_u1__A1_REG CYREG_B0_UDB01_A1
#define PDM_CIC_Integrator_genblk3_dp32_r_u1__D0_D1_REG CYREG_B0_UDB01_D0_D1
#define PDM_CIC_Integrator_genblk3_dp32_r_u1__D0_REG CYREG_B0_UDB01_D0
#define PDM_CIC_Integrator_genblk3_dp32_r_u1__D1_REG CYREG_B0_UDB01_D1
#define PDM_CIC_Integrator_genblk3_dp32_r_u1__DP_AUX_CTL_REG CYREG_B0_UDB01_ACTL
#define PDM_CIC_Integrator_genblk3_dp32_r_u1__F0_F1_REG CYREG_B0_UDB01_F0_F1
#define PDM_CIC_Integrator_genblk3_dp32_r_u1__F0_REG CYREG_B0_UDB01_F0
#define PDM_CIC_Integrator_genblk3_dp32_r_u1__F1_REG CYREG_B0_UDB01_F1
#define PDM_CIC_Integrator_genblk3_dp32_r_u2__16BIT_A0_REG CYREG_B0_UDB02_03_A0
#define PDM_CIC_Integrator_genblk3_dp32_r_u2__16BIT_A1_REG CYREG_B0_UDB02_03_A1
#define PDM_CIC_Integrator_genblk3_dp32_r_u2__16BIT_D0_REG CYREG_B0_UDB02_03_D0
#define PDM_CIC_Integrator_genblk3_dp32_r_u2__16BIT_D1_REG CYREG_B0_UDB02_03_D1
#define PDM_CIC_Integrator_genblk3_dp32_r_u2__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB02_03_ACTL
#define PDM_CIC_Integrator_genblk3_dp32_r_u2__16BIT_F0_REG CYREG_B0_UDB02_03_F0
#define PDM_CIC_Integrator_genblk3_dp32_r_u2__16BIT_F1_REG CYREG_B0_UDB02_03_F1
#define PDM_CIC_Integrator_genblk3_dp32_r_u2__A0_A1_REG CYREG_B0_UDB02_A0_A1
#define PDM_CIC_Integrator_genblk3_dp32_r_u2__A0_REG CYREG_B0_UDB02_A0
#define PDM_CIC_Integrator_genblk3_dp32_r_u2__A1_REG CYREG_B0_UDB02_A1
#define PDM_CIC_Integrator_genblk3_dp32_r_u2__D0_D1_REG CYREG_B0_UDB02_D0_D1
#define PDM_CIC_Integrator_genblk3_dp32_r_u2__D0_REG CYREG_B0_UDB02_D0
#define PDM_CIC_Integrator_genblk3_dp32_r_u2__D1_REG CYREG_B0_UDB02_D1
#define PDM_CIC_Integrator_genblk3_dp32_r_u2__DP_AUX_CTL_REG CYREG_B0_UDB02_ACTL
#define PDM_CIC_Integrator_genblk3_dp32_r_u2__F0_F1_REG CYREG_B0_UDB02_F0_F1
#define PDM_CIC_Integrator_genblk3_dp32_r_u2__F0_REG CYREG_B0_UDB02_F0
#define PDM_CIC_Integrator_genblk3_dp32_r_u2__F1_REG CYREG_B0_UDB02_F1
#define PDM_CIC_Integrator_genblk3_dp32_r_u3__16BIT_A0_REG CYREG_B0_UDB03_04_A0
#define PDM_CIC_Integrator_genblk3_dp32_r_u3__16BIT_A1_REG CYREG_B0_UDB03_04_A1
#define PDM_CIC_Integrator_genblk3_dp32_r_u3__16BIT_D0_REG CYREG_B0_UDB03_04_D0
#define PDM_CIC_Integrator_genblk3_dp32_r_u3__16BIT_D1_REG CYREG_B0_UDB03_04_D1
#define PDM_CIC_Integrator_genblk3_dp32_r_u3__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB03_04_ACTL
#define PDM_CIC_Integrator_genblk3_dp32_r_u3__16BIT_F0_REG CYREG_B0_UDB03_04_F0
#define PDM_CIC_Integrator_genblk3_dp32_r_u3__16BIT_F1_REG CYREG_B0_UDB03_04_F1
#define PDM_CIC_Integrator_genblk3_dp32_r_u3__A0_A1_REG CYREG_B0_UDB03_A0_A1
#define PDM_CIC_Integrator_genblk3_dp32_r_u3__A0_REG CYREG_B0_UDB03_A0
#define PDM_CIC_Integrator_genblk3_dp32_r_u3__A1_REG CYREG_B0_UDB03_A1
#define PDM_CIC_Integrator_genblk3_dp32_r_u3__D0_D1_REG CYREG_B0_UDB03_D0_D1
#define PDM_CIC_Integrator_genblk3_dp32_r_u3__D0_REG CYREG_B0_UDB03_D0
#define PDM_CIC_Integrator_genblk3_dp32_r_u3__D1_REG CYREG_B0_UDB03_D1
#define PDM_CIC_Integrator_genblk3_dp32_r_u3__DP_AUX_CTL_REG CYREG_B0_UDB03_ACTL
#define PDM_CIC_Integrator_genblk3_dp32_r_u3__F0_F1_REG CYREG_B0_UDB03_F0_F1
#define PDM_CIC_Integrator_genblk3_dp32_r_u3__F0_REG CYREG_B0_UDB03_F0
#define PDM_CIC_Integrator_genblk3_dp32_r_u3__F1_REG CYREG_B0_UDB03_F1

/* PDM_CIC_Status_Reg */
#define PDM_CIC_Status_Reg_sts_intr_sts_reg__0__MASK 0x01u
#define PDM_CIC_Status_Reg_sts_intr_sts_reg__0__POS 0
#define PDM_CIC_Status_Reg_sts_intr_sts_reg__16BIT_STATUS_AUX_CTL_REG CYREG_B0_UDB00_01_ACTL
#define PDM_CIC_Status_Reg_sts_intr_sts_reg__16BIT_STATUS_REG CYREG_B0_UDB00_01_ST
#define PDM_CIC_Status_Reg_sts_intr_sts_reg__1__MASK 0x02u
#define PDM_CIC_Status_Reg_sts_intr_sts_reg__1__POS 1
#define PDM_CIC_Status_Reg_sts_intr_sts_reg__2__MASK 0x04u
#define PDM_CIC_Status_Reg_sts_intr_sts_reg__2__POS 2
#define PDM_CIC_Status_Reg_sts_intr_sts_reg__3__MASK 0x08u
#define PDM_CIC_Status_Reg_sts_intr_sts_reg__3__POS 3
#define PDM_CIC_Status_Reg_sts_intr_sts_reg__MASK 0x0Fu
#define PDM_CIC_Status_Reg_sts_intr_sts_reg__MASK_REG CYREG_B0_UDB00_MSK
#define PDM_CIC_Status_Reg_sts_intr_sts_reg__STATUS_AUX_CTL_REG CYREG_B0_UDB00_ACTL
#define PDM_CIC_Status_Reg_sts_intr_sts_reg__STATUS_REG CYREG_B0_UDB00_ST

/* I2C_Master_I2C_FF */
#define I2C_Master_I2C_FF__ADR CYREG_I2C_ADR
#define I2C_Master_I2C_FF__CFG CYREG_I2C_CFG
#define I2C_Master_I2C_FF__CLK_DIV1 CYREG_I2C_CLK_DIV1
#define I2C_Master_I2C_FF__CLK_DIV2 CYREG_I2C_CLK_DIV2
#define I2C_Master_I2C_FF__CSR CYREG_I2C_CSR
#define I2C_Master_I2C_FF__D CYREG_I2C_D
#define I2C_Master_I2C_FF__MCSR CYREG_I2C_MCSR
#define I2C_Master_I2C_FF__PM_ACT_CFG CYREG_PM_ACT_CFG5
#define I2C_Master_I2C_FF__PM_ACT_MSK 0x04u
#define I2C_Master_I2C_FF__PM_STBY_CFG CYREG_PM_STBY_CFG5
#define I2C_Master_I2C_FF__PM_STBY_MSK 0x04u
#define I2C_Master_I2C_FF__TMOUT_CFG0 CYREG_I2C_TMOUT_CFG0
#define I2C_Master_I2C_FF__TMOUT_CFG1 CYREG_I2C_TMOUT_CFG1
#define I2C_Master_I2C_FF__TMOUT_CSR CYREG_I2C_TMOUT_CSR
#define I2C_Master_I2C_FF__TMOUT_SR CYREG_I2C_TMOUT_SR
#define I2C_Master_I2C_FF__XCFG CYREG_I2C_XCFG

/* Droop_Filter_DFB */
#define Droop_Filter_DFB__ACU_SRAM_DATA CYREG_DFB0_ACU_SRAM_DATA_MBASE
#define Droop_Filter_DFB__COHER CYREG_DFB0_COHER
#define Droop_Filter_DFB__CR CYREG_DFB0_CR
#define Droop_Filter_DFB__CSA_SRAM_DATA CYREG_DFB0_CSA_SRAM_DATA_MBASE
#define Droop_Filter_DFB__CSB_SRAM_DATA CYREG_DFB0_CSB_SRAM_DATA_MBASE
#define Droop_Filter_DFB__DALIGN CYREG_DFB0_DALIGN
#define Droop_Filter_DFB__DMA_CTRL CYREG_DFB0_DMA_CTRL
#define Droop_Filter_DFB__DPA_SRAM_DATA CYREG_DFB0_DPA_SRAM_DATA_MBASE
#define Droop_Filter_DFB__DPB_SRAM_DATA CYREG_DFB0_DPB_SRAM_DATA_MBASE
#define Droop_Filter_DFB__DSI_CTRL CYREG_DFB0_DSI_CTRL
#define Droop_Filter_DFB__FSM_SRAM_DATA CYREG_DFB0_FSM_SRAM_DATA_MBASE
#define Droop_Filter_DFB__HOLDA CYREG_DFB0_HOLDA
#define Droop_Filter_DFB__HOLDAH CYREG_DFB0_HOLDAH
#define Droop_Filter_DFB__HOLDAM CYREG_DFB0_HOLDAM
#define Droop_Filter_DFB__HOLDAS CYREG_DFB0_HOLDAS
#define Droop_Filter_DFB__HOLDB CYREG_DFB0_HOLDB
#define Droop_Filter_DFB__HOLDBH CYREG_DFB0_HOLDBH
#define Droop_Filter_DFB__HOLDBM CYREG_DFB0_HOLDBM
#define Droop_Filter_DFB__HOLDBS CYREG_DFB0_HOLDBS
#define Droop_Filter_DFB__INT_CTRL CYREG_DFB0_INT_CTRL
#define Droop_Filter_DFB__PM_ACT_CFG CYREG_PM_ACT_CFG6
#define Droop_Filter_DFB__PM_ACT_MSK 0x10u
#define Droop_Filter_DFB__PM_STBY_CFG CYREG_PM_STBY_CFG6
#define Droop_Filter_DFB__PM_STBY_MSK 0x10u
#define Droop_Filter_DFB__RAM_DIR CYREG_DFB0_RAM_DIR
#define Droop_Filter_DFB__RAM_EN CYREG_DFB0_RAM_EN
#define Droop_Filter_DFB__SEMA CYREG_DFB0_SEMA
#define Droop_Filter_DFB__SR CYREG_DFB0_SR
#define Droop_Filter_DFB__STAGEA CYREG_DFB0_STAGEA
#define Droop_Filter_DFB__STAGEAH CYREG_DFB0_STAGEAH
#define Droop_Filter_DFB__STAGEAM CYREG_DFB0_STAGEAM
#define Droop_Filter_DFB__STAGEB CYREG_DFB0_STAGEB
#define Droop_Filter_DFB__STAGEBH CYREG_DFB0_STAGEBH
#define Droop_Filter_DFB__STAGEBM CYREG_DFB0_STAGEBM

/* AudioClkGen_Ref */
#define AudioClkGen_Ref__CFG0 CYREG_CLKDIST_DCFG3_CFG0
#define AudioClkGen_Ref__CFG1 CYREG_CLKDIST_DCFG3_CFG1
#define AudioClkGen_Ref__CFG2 CYREG_CLKDIST_DCFG3_CFG2
#define AudioClkGen_Ref__CFG2_SRC_SEL_MASK 0x07u
#define AudioClkGen_Ref__INDEX 0x03u
#define AudioClkGen_Ref__PM_ACT_CFG CYREG_PM_ACT_CFG2
#define AudioClkGen_Ref__PM_ACT_MSK 0x08u
#define AudioClkGen_Ref__PM_STBY_CFG CYREG_PM_STBY_CFG2
#define AudioClkGen_Ref__PM_STBY_MSK 0x08u

/* isr_CICOverflow */
#define isr_CICOverflow__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define isr_CICOverflow__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define isr_CICOverflow__INTC_MASK 0x10u
#define isr_CICOverflow__INTC_NUMBER 4u
#define isr_CICOverflow__INTC_PRIOR_NUM 7u
#define isr_CICOverflow__INTC_PRIOR_REG CYREG_NVIC_PRI_4
#define isr_CICOverflow__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define isr_CICOverflow__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* PSOC_PDM_ClkOut */
#define PSOC_PDM_ClkOut__0__MASK 0x40u
#define PSOC_PDM_ClkOut__0__PC CYREG_PRT12_PC6
#define PSOC_PDM_ClkOut__0__PORT 12u
#define PSOC_PDM_ClkOut__0__SHIFT 6
#define PSOC_PDM_ClkOut__AG CYREG_PRT12_AG
#define PSOC_PDM_ClkOut__BIE CYREG_PRT12_BIE
#define PSOC_PDM_ClkOut__BIT_MASK CYREG_PRT12_BIT_MASK
#define PSOC_PDM_ClkOut__BYP CYREG_PRT12_BYP
#define PSOC_PDM_ClkOut__DM0 CYREG_PRT12_DM0
#define PSOC_PDM_ClkOut__DM1 CYREG_PRT12_DM1
#define PSOC_PDM_ClkOut__DM2 CYREG_PRT12_DM2
#define PSOC_PDM_ClkOut__DR CYREG_PRT12_DR
#define PSOC_PDM_ClkOut__INP_DIS CYREG_PRT12_INP_DIS
#define PSOC_PDM_ClkOut__MASK 0x40u
#define PSOC_PDM_ClkOut__PDM_CLOCK__MASK 0x40u
#define PSOC_PDM_ClkOut__PDM_CLOCK__PC CYREG_PRT12_PC6
#define PSOC_PDM_ClkOut__PDM_CLOCK__PORT 12u
#define PSOC_PDM_ClkOut__PDM_CLOCK__SHIFT 6
#define PSOC_PDM_ClkOut__PORT 12u
#define PSOC_PDM_ClkOut__PRT CYREG_PRT12_PRT
#define PSOC_PDM_ClkOut__PRTDSI__DBL_SYNC_IN CYREG_PRT12_DBL_SYNC_IN
#define PSOC_PDM_ClkOut__PRTDSI__OE_SEL0 CYREG_PRT12_OE_SEL0
#define PSOC_PDM_ClkOut__PRTDSI__OE_SEL1 CYREG_PRT12_OE_SEL1
#define PSOC_PDM_ClkOut__PRTDSI__OUT_SEL0 CYREG_PRT12_OUT_SEL0
#define PSOC_PDM_ClkOut__PRTDSI__OUT_SEL1 CYREG_PRT12_OUT_SEL1
#define PSOC_PDM_ClkOut__PRTDSI__SYNC_OUT CYREG_PRT12_SYNC_OUT
#define PSOC_PDM_ClkOut__PS CYREG_PRT12_PS
#define PSOC_PDM_ClkOut__SHIFT 6
#define PSOC_PDM_ClkOut__SIO_CFG CYREG_PRT12_SIO_CFG
#define PSOC_PDM_ClkOut__SIO_DIFF CYREG_PRT12_SIO_DIFF
#define PSOC_PDM_ClkOut__SIO_HYST_EN CYREG_PRT12_SIO_HYST_EN
#define PSOC_PDM_ClkOut__SIO_REG_HIFREQ CYREG_PRT12_SIO_REG_HIFREQ
#define PSOC_PDM_ClkOut__SLW CYREG_PRT12_SLW

/* PSOC_PDM_DataIn */
#define PSOC_PDM_DataIn__0__MASK 0x01u
#define PSOC_PDM_DataIn__0__PC CYREG_PRT0_PC0
#define PSOC_PDM_DataIn__0__PORT 0u
#define PSOC_PDM_DataIn__0__SHIFT 0
#define PSOC_PDM_DataIn__AG CYREG_PRT0_AG
#define PSOC_PDM_DataIn__AMUX CYREG_PRT0_AMUX
#define PSOC_PDM_DataIn__BIE CYREG_PRT0_BIE
#define PSOC_PDM_DataIn__BIT_MASK CYREG_PRT0_BIT_MASK
#define PSOC_PDM_DataIn__BYP CYREG_PRT0_BYP
#define PSOC_PDM_DataIn__CTL CYREG_PRT0_CTL
#define PSOC_PDM_DataIn__DM0 CYREG_PRT0_DM0
#define PSOC_PDM_DataIn__DM1 CYREG_PRT0_DM1
#define PSOC_PDM_DataIn__DM2 CYREG_PRT0_DM2
#define PSOC_PDM_DataIn__DR CYREG_PRT0_DR
#define PSOC_PDM_DataIn__INP_DIS CYREG_PRT0_INP_DIS
#define PSOC_PDM_DataIn__LCD_COM_SEG CYREG_PRT0_LCD_COM_SEG
#define PSOC_PDM_DataIn__LCD_EN CYREG_PRT0_LCD_EN
#define PSOC_PDM_DataIn__MASK 0x01u
#define PSOC_PDM_DataIn__PDM_DATA__MASK 0x01u
#define PSOC_PDM_DataIn__PDM_DATA__PC CYREG_PRT0_PC0
#define PSOC_PDM_DataIn__PDM_DATA__PORT 0u
#define PSOC_PDM_DataIn__PDM_DATA__SHIFT 0
#define PSOC_PDM_DataIn__PORT 0u
#define PSOC_PDM_DataIn__PRT CYREG_PRT0_PRT
#define PSOC_PDM_DataIn__PRTDSI__CAPS_SEL CYREG_PRT0_CAPS_SEL
#define PSOC_PDM_DataIn__PRTDSI__DBL_SYNC_IN CYREG_PRT0_DBL_SYNC_IN
#define PSOC_PDM_DataIn__PRTDSI__OE_SEL0 CYREG_PRT0_OE_SEL0
#define PSOC_PDM_DataIn__PRTDSI__OE_SEL1 CYREG_PRT0_OE_SEL1
#define PSOC_PDM_DataIn__PRTDSI__OUT_SEL0 CYREG_PRT0_OUT_SEL0
#define PSOC_PDM_DataIn__PRTDSI__OUT_SEL1 CYREG_PRT0_OUT_SEL1
#define PSOC_PDM_DataIn__PRTDSI__SYNC_OUT CYREG_PRT0_SYNC_OUT
#define PSOC_PDM_DataIn__PS CYREG_PRT0_PS
#define PSOC_PDM_DataIn__SHIFT 0
#define PSOC_PDM_DataIn__SLW CYREG_PRT0_SLW

/* PSOC_PDM_LR_SEL */
#define PSOC_PDM_LR_SEL__0__MASK 0x10u
#define PSOC_PDM_LR_SEL__0__PC CYREG_PRT3_PC4
#define PSOC_PDM_LR_SEL__0__PORT 3u
#define PSOC_PDM_LR_SEL__0__SHIFT 4
#define PSOC_PDM_LR_SEL__AG CYREG_PRT3_AG
#define PSOC_PDM_LR_SEL__AMUX CYREG_PRT3_AMUX
#define PSOC_PDM_LR_SEL__BIE CYREG_PRT3_BIE
#define PSOC_PDM_LR_SEL__BIT_MASK CYREG_PRT3_BIT_MASK
#define PSOC_PDM_LR_SEL__BYP CYREG_PRT3_BYP
#define PSOC_PDM_LR_SEL__CTL CYREG_PRT3_CTL
#define PSOC_PDM_LR_SEL__DM0 CYREG_PRT3_DM0
#define PSOC_PDM_LR_SEL__DM1 CYREG_PRT3_DM1
#define PSOC_PDM_LR_SEL__DM2 CYREG_PRT3_DM2
#define PSOC_PDM_LR_SEL__DR CYREG_PRT3_DR
#define PSOC_PDM_LR_SEL__INP_DIS CYREG_PRT3_INP_DIS
#define PSOC_PDM_LR_SEL__LCD_COM_SEG CYREG_PRT3_LCD_COM_SEG
#define PSOC_PDM_LR_SEL__LCD_EN CYREG_PRT3_LCD_EN
#define PSOC_PDM_LR_SEL__MASK 0x10u
#define PSOC_PDM_LR_SEL__PDM_LR_SELECT__MASK 0x10u
#define PSOC_PDM_LR_SEL__PDM_LR_SELECT__PC CYREG_PRT3_PC4
#define PSOC_PDM_LR_SEL__PDM_LR_SELECT__PORT 3u
#define PSOC_PDM_LR_SEL__PDM_LR_SELECT__SHIFT 4
#define PSOC_PDM_LR_SEL__PORT 3u
#define PSOC_PDM_LR_SEL__PRT CYREG_PRT3_PRT
#define PSOC_PDM_LR_SEL__PRTDSI__CAPS_SEL CYREG_PRT3_CAPS_SEL
#define PSOC_PDM_LR_SEL__PRTDSI__DBL_SYNC_IN CYREG_PRT3_DBL_SYNC_IN
#define PSOC_PDM_LR_SEL__PRTDSI__OE_SEL0 CYREG_PRT3_OE_SEL0
#define PSOC_PDM_LR_SEL__PRTDSI__OE_SEL1 CYREG_PRT3_OE_SEL1
#define PSOC_PDM_LR_SEL__PRTDSI__OUT_SEL0 CYREG_PRT3_OUT_SEL0
#define PSOC_PDM_LR_SEL__PRTDSI__OUT_SEL1 CYREG_PRT3_OUT_SEL1
#define PSOC_PDM_LR_SEL__PRTDSI__SYNC_OUT CYREG_PRT3_SYNC_OUT
#define PSOC_PDM_LR_SEL__PS CYREG_PRT3_PS
#define PSOC_PDM_LR_SEL__SHIFT 4
#define PSOC_PDM_LR_SEL__SLW CYREG_PRT3_SLW

/* PSOC_STATUS_LED */
#define PSOC_STATUS_LED__0__MASK 0x02u
#define PSOC_STATUS_LED__0__PC CYREG_PRT3_PC1
#define PSOC_STATUS_LED__0__PORT 3u
#define PSOC_STATUS_LED__0__SHIFT 1
#define PSOC_STATUS_LED__AG CYREG_PRT3_AG
#define PSOC_STATUS_LED__AMUX CYREG_PRT3_AMUX
#define PSOC_STATUS_LED__BIE CYREG_PRT3_BIE
#define PSOC_STATUS_LED__BIT_MASK CYREG_PRT3_BIT_MASK
#define PSOC_STATUS_LED__BYP CYREG_PRT3_BYP
#define PSOC_STATUS_LED__CTL CYREG_PRT3_CTL
#define PSOC_STATUS_LED__DM0 CYREG_PRT3_DM0
#define PSOC_STATUS_LED__DM1 CYREG_PRT3_DM1
#define PSOC_STATUS_LED__DM2 CYREG_PRT3_DM2
#define PSOC_STATUS_LED__DR CYREG_PRT3_DR
#define PSOC_STATUS_LED__INP_DIS CYREG_PRT3_INP_DIS
#define PSOC_STATUS_LED__LCD_COM_SEG CYREG_PRT3_LCD_COM_SEG
#define PSOC_STATUS_LED__LCD_EN CYREG_PRT3_LCD_EN
#define PSOC_STATUS_LED__MASK 0x02u
#define PSOC_STATUS_LED__PORT 3u
#define PSOC_STATUS_LED__PRT CYREG_PRT3_PRT
#define PSOC_STATUS_LED__PRTDSI__CAPS_SEL CYREG_PRT3_CAPS_SEL
#define PSOC_STATUS_LED__PRTDSI__DBL_SYNC_IN CYREG_PRT3_DBL_SYNC_IN
#define PSOC_STATUS_LED__PRTDSI__OE_SEL0 CYREG_PRT3_OE_SEL0
#define PSOC_STATUS_LED__PRTDSI__OE_SEL1 CYREG_PRT3_OE_SEL1
#define PSOC_STATUS_LED__PRTDSI__OUT_SEL0 CYREG_PRT3_OUT_SEL0
#define PSOC_STATUS_LED__PRTDSI__OUT_SEL1 CYREG_PRT3_OUT_SEL1
#define PSOC_STATUS_LED__PRTDSI__SYNC_OUT CYREG_PRT3_SYNC_OUT
#define PSOC_STATUS_LED__PS CYREG_PRT3_PS
#define PSOC_STATUS_LED__PSOC_STATUS__MASK 0x02u
#define PSOC_STATUS_LED__PSOC_STATUS__PC CYREG_PRT3_PC1
#define PSOC_STATUS_LED__PSOC_STATUS__PORT 3u
#define PSOC_STATUS_LED__PSOC_STATUS__SHIFT 1
#define PSOC_STATUS_LED__SHIFT 1
#define PSOC_STATUS_LED__SLW CYREG_PRT3_SLW

/* USBFS_bus_reset */
#define USBFS_bus_reset__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define USBFS_bus_reset__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define USBFS_bus_reset__INTC_MASK 0x800000u
#define USBFS_bus_reset__INTC_NUMBER 23u
#define USBFS_bus_reset__INTC_PRIOR_NUM 7u
#define USBFS_bus_reset__INTC_PRIOR_REG CYREG_NVIC_PRI_23
#define USBFS_bus_reset__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define USBFS_bus_reset__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* PDM_CIC_Comb_L */
#define PDM_CIC_Comb_L_genblk2_dp32_u0__16BIT_A0_REG CYREG_B0_UDB04_05_A0
#define PDM_CIC_Comb_L_genblk2_dp32_u0__16BIT_A1_REG CYREG_B0_UDB04_05_A1
#define PDM_CIC_Comb_L_genblk2_dp32_u0__16BIT_D0_REG CYREG_B0_UDB04_05_D0
#define PDM_CIC_Comb_L_genblk2_dp32_u0__16BIT_D1_REG CYREG_B0_UDB04_05_D1
#define PDM_CIC_Comb_L_genblk2_dp32_u0__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB04_05_ACTL
#define PDM_CIC_Comb_L_genblk2_dp32_u0__16BIT_F0_REG CYREG_B0_UDB04_05_F0
#define PDM_CIC_Comb_L_genblk2_dp32_u0__16BIT_F1_REG CYREG_B0_UDB04_05_F1
#define PDM_CIC_Comb_L_genblk2_dp32_u0__A0_A1_REG CYREG_B0_UDB04_A0_A1
#define PDM_CIC_Comb_L_genblk2_dp32_u0__A0_REG CYREG_B0_UDB04_A0
#define PDM_CIC_Comb_L_genblk2_dp32_u0__A1_REG CYREG_B0_UDB04_A1
#define PDM_CIC_Comb_L_genblk2_dp32_u0__D0_D1_REG CYREG_B0_UDB04_D0_D1
#define PDM_CIC_Comb_L_genblk2_dp32_u0__D0_REG CYREG_B0_UDB04_D0
#define PDM_CIC_Comb_L_genblk2_dp32_u0__D1_REG CYREG_B0_UDB04_D1
#define PDM_CIC_Comb_L_genblk2_dp32_u0__DP_AUX_CTL_REG CYREG_B0_UDB04_ACTL
#define PDM_CIC_Comb_L_genblk2_dp32_u0__F0_F1_REG CYREG_B0_UDB04_F0_F1
#define PDM_CIC_Comb_L_genblk2_dp32_u0__F0_REG CYREG_B0_UDB04_F0
#define PDM_CIC_Comb_L_genblk2_dp32_u0__F1_REG CYREG_B0_UDB04_F1
#define PDM_CIC_Comb_L_genblk2_dp32_u1__16BIT_A0_REG CYREG_B0_UDB05_06_A0
#define PDM_CIC_Comb_L_genblk2_dp32_u1__16BIT_A1_REG CYREG_B0_UDB05_06_A1
#define PDM_CIC_Comb_L_genblk2_dp32_u1__16BIT_D0_REG CYREG_B0_UDB05_06_D0
#define PDM_CIC_Comb_L_genblk2_dp32_u1__16BIT_D1_REG CYREG_B0_UDB05_06_D1
#define PDM_CIC_Comb_L_genblk2_dp32_u1__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB05_06_ACTL
#define PDM_CIC_Comb_L_genblk2_dp32_u1__16BIT_F0_REG CYREG_B0_UDB05_06_F0
#define PDM_CIC_Comb_L_genblk2_dp32_u1__16BIT_F1_REG CYREG_B0_UDB05_06_F1
#define PDM_CIC_Comb_L_genblk2_dp32_u1__A0_A1_REG CYREG_B0_UDB05_A0_A1
#define PDM_CIC_Comb_L_genblk2_dp32_u1__A0_REG CYREG_B0_UDB05_A0
#define PDM_CIC_Comb_L_genblk2_dp32_u1__A1_REG CYREG_B0_UDB05_A1
#define PDM_CIC_Comb_L_genblk2_dp32_u1__D0_D1_REG CYREG_B0_UDB05_D0_D1
#define PDM_CIC_Comb_L_genblk2_dp32_u1__D0_REG CYREG_B0_UDB05_D0
#define PDM_CIC_Comb_L_genblk2_dp32_u1__D1_REG CYREG_B0_UDB05_D1
#define PDM_CIC_Comb_L_genblk2_dp32_u1__DP_AUX_CTL_REG CYREG_B0_UDB05_ACTL
#define PDM_CIC_Comb_L_genblk2_dp32_u1__F0_F1_REG CYREG_B0_UDB05_F0_F1
#define PDM_CIC_Comb_L_genblk2_dp32_u1__F0_REG CYREG_B0_UDB05_F0
#define PDM_CIC_Comb_L_genblk2_dp32_u1__F1_REG CYREG_B0_UDB05_F1
#define PDM_CIC_Comb_L_genblk2_dp32_u2__16BIT_A0_REG CYREG_B0_UDB06_07_A0
#define PDM_CIC_Comb_L_genblk2_dp32_u2__16BIT_A1_REG CYREG_B0_UDB06_07_A1
#define PDM_CIC_Comb_L_genblk2_dp32_u2__16BIT_D0_REG CYREG_B0_UDB06_07_D0
#define PDM_CIC_Comb_L_genblk2_dp32_u2__16BIT_D1_REG CYREG_B0_UDB06_07_D1
#define PDM_CIC_Comb_L_genblk2_dp32_u2__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB06_07_ACTL
#define PDM_CIC_Comb_L_genblk2_dp32_u2__16BIT_F0_REG CYREG_B0_UDB06_07_F0
#define PDM_CIC_Comb_L_genblk2_dp32_u2__16BIT_F1_REG CYREG_B0_UDB06_07_F1
#define PDM_CIC_Comb_L_genblk2_dp32_u2__A0_A1_REG CYREG_B0_UDB06_A0_A1
#define PDM_CIC_Comb_L_genblk2_dp32_u2__A0_REG CYREG_B0_UDB06_A0
#define PDM_CIC_Comb_L_genblk2_dp32_u2__A1_REG CYREG_B0_UDB06_A1
#define PDM_CIC_Comb_L_genblk2_dp32_u2__D0_D1_REG CYREG_B0_UDB06_D0_D1
#define PDM_CIC_Comb_L_genblk2_dp32_u2__D0_REG CYREG_B0_UDB06_D0
#define PDM_CIC_Comb_L_genblk2_dp32_u2__D1_REG CYREG_B0_UDB06_D1
#define PDM_CIC_Comb_L_genblk2_dp32_u2__DP_AUX_CTL_REG CYREG_B0_UDB06_ACTL
#define PDM_CIC_Comb_L_genblk2_dp32_u2__F0_F1_REG CYREG_B0_UDB06_F0_F1
#define PDM_CIC_Comb_L_genblk2_dp32_u2__F0_REG CYREG_B0_UDB06_F0
#define PDM_CIC_Comb_L_genblk2_dp32_u2__F1_REG CYREG_B0_UDB06_F1
#define PDM_CIC_Comb_L_genblk2_dp32_u3__16BIT_A0_REG CYREG_B0_UDB07_08_A0
#define PDM_CIC_Comb_L_genblk2_dp32_u3__16BIT_A1_REG CYREG_B0_UDB07_08_A1
#define PDM_CIC_Comb_L_genblk2_dp32_u3__16BIT_D0_REG CYREG_B0_UDB07_08_D0
#define PDM_CIC_Comb_L_genblk2_dp32_u3__16BIT_D1_REG CYREG_B0_UDB07_08_D1
#define PDM_CIC_Comb_L_genblk2_dp32_u3__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB07_08_ACTL
#define PDM_CIC_Comb_L_genblk2_dp32_u3__16BIT_F0_REG CYREG_B0_UDB07_08_F0
#define PDM_CIC_Comb_L_genblk2_dp32_u3__16BIT_F1_REG CYREG_B0_UDB07_08_F1
#define PDM_CIC_Comb_L_genblk2_dp32_u3__A0_A1_REG CYREG_B0_UDB07_A0_A1
#define PDM_CIC_Comb_L_genblk2_dp32_u3__A0_REG CYREG_B0_UDB07_A0
#define PDM_CIC_Comb_L_genblk2_dp32_u3__A1_REG CYREG_B0_UDB07_A1
#define PDM_CIC_Comb_L_genblk2_dp32_u3__D0_D1_REG CYREG_B0_UDB07_D0_D1
#define PDM_CIC_Comb_L_genblk2_dp32_u3__D0_REG CYREG_B0_UDB07_D0
#define PDM_CIC_Comb_L_genblk2_dp32_u3__D1_REG CYREG_B0_UDB07_D1
#define PDM_CIC_Comb_L_genblk2_dp32_u3__DP_AUX_CTL_REG CYREG_B0_UDB07_ACTL
#define PDM_CIC_Comb_L_genblk2_dp32_u3__F0_F1_REG CYREG_B0_UDB07_F0_F1
#define PDM_CIC_Comb_L_genblk2_dp32_u3__F0_REG CYREG_B0_UDB07_F0
#define PDM_CIC_Comb_L_genblk2_dp32_u3__F1_REG CYREG_B0_UDB07_F1

/* PDM_CIC_Comb_R */
#define PDM_CIC_Comb_R_genblk2_dp32_u0__16BIT_A0_REG CYREG_B1_UDB04_05_A0
#define PDM_CIC_Comb_R_genblk2_dp32_u0__16BIT_A1_REG CYREG_B1_UDB04_05_A1
#define PDM_CIC_Comb_R_genblk2_dp32_u0__16BIT_D0_REG CYREG_B1_UDB04_05_D0
#define PDM_CIC_Comb_R_genblk2_dp32_u0__16BIT_D1_REG CYREG_B1_UDB04_05_D1
#define PDM_CIC_Comb_R_genblk2_dp32_u0__16BIT_DP_AUX_CTL_REG CYREG_B1_UDB04_05_ACTL
#define PDM_CIC_Comb_R_genblk2_dp32_u0__16BIT_F0_REG CYREG_B1_UDB04_05_F0
#define PDM_CIC_Comb_R_genblk2_dp32_u0__16BIT_F1_REG CYREG_B1_UDB04_05_F1
#define PDM_CIC_Comb_R_genblk2_dp32_u0__A0_A1_REG CYREG_B1_UDB04_A0_A1
#define PDM_CIC_Comb_R_genblk2_dp32_u0__A0_REG CYREG_B1_UDB04_A0
#define PDM_CIC_Comb_R_genblk2_dp32_u0__A1_REG CYREG_B1_UDB04_A1
#define PDM_CIC_Comb_R_genblk2_dp32_u0__D0_D1_REG CYREG_B1_UDB04_D0_D1
#define PDM_CIC_Comb_R_genblk2_dp32_u0__D0_REG CYREG_B1_UDB04_D0
#define PDM_CIC_Comb_R_genblk2_dp32_u0__D1_REG CYREG_B1_UDB04_D1
#define PDM_CIC_Comb_R_genblk2_dp32_u0__DP_AUX_CTL_REG CYREG_B1_UDB04_ACTL
#define PDM_CIC_Comb_R_genblk2_dp32_u0__F0_F1_REG CYREG_B1_UDB04_F0_F1
#define PDM_CIC_Comb_R_genblk2_dp32_u0__F0_REG CYREG_B1_UDB04_F0
#define PDM_CIC_Comb_R_genblk2_dp32_u0__F1_REG CYREG_B1_UDB04_F1
#define PDM_CIC_Comb_R_genblk2_dp32_u1__16BIT_A0_REG CYREG_B1_UDB05_06_A0
#define PDM_CIC_Comb_R_genblk2_dp32_u1__16BIT_A1_REG CYREG_B1_UDB05_06_A1
#define PDM_CIC_Comb_R_genblk2_dp32_u1__16BIT_D0_REG CYREG_B1_UDB05_06_D0
#define PDM_CIC_Comb_R_genblk2_dp32_u1__16BIT_D1_REG CYREG_B1_UDB05_06_D1
#define PDM_CIC_Comb_R_genblk2_dp32_u1__16BIT_DP_AUX_CTL_REG CYREG_B1_UDB05_06_ACTL
#define PDM_CIC_Comb_R_genblk2_dp32_u1__16BIT_F0_REG CYREG_B1_UDB05_06_F0
#define PDM_CIC_Comb_R_genblk2_dp32_u1__16BIT_F1_REG CYREG_B1_UDB05_06_F1
#define PDM_CIC_Comb_R_genblk2_dp32_u1__A0_A1_REG CYREG_B1_UDB05_A0_A1
#define PDM_CIC_Comb_R_genblk2_dp32_u1__A0_REG CYREG_B1_UDB05_A0
#define PDM_CIC_Comb_R_genblk2_dp32_u1__A1_REG CYREG_B1_UDB05_A1
#define PDM_CIC_Comb_R_genblk2_dp32_u1__D0_D1_REG CYREG_B1_UDB05_D0_D1
#define PDM_CIC_Comb_R_genblk2_dp32_u1__D0_REG CYREG_B1_UDB05_D0
#define PDM_CIC_Comb_R_genblk2_dp32_u1__D1_REG CYREG_B1_UDB05_D1
#define PDM_CIC_Comb_R_genblk2_dp32_u1__DP_AUX_CTL_REG CYREG_B1_UDB05_ACTL
#define PDM_CIC_Comb_R_genblk2_dp32_u1__F0_F1_REG CYREG_B1_UDB05_F0_F1
#define PDM_CIC_Comb_R_genblk2_dp32_u1__F0_REG CYREG_B1_UDB05_F0
#define PDM_CIC_Comb_R_genblk2_dp32_u1__F1_REG CYREG_B1_UDB05_F1
#define PDM_CIC_Comb_R_genblk2_dp32_u2__16BIT_A0_REG CYREG_B1_UDB06_07_A0
#define PDM_CIC_Comb_R_genblk2_dp32_u2__16BIT_A1_REG CYREG_B1_UDB06_07_A1
#define PDM_CIC_Comb_R_genblk2_dp32_u2__16BIT_D0_REG CYREG_B1_UDB06_07_D0
#define PDM_CIC_Comb_R_genblk2_dp32_u2__16BIT_D1_REG CYREG_B1_UDB06_07_D1
#define PDM_CIC_Comb_R_genblk2_dp32_u2__16BIT_DP_AUX_CTL_REG CYREG_B1_UDB06_07_ACTL
#define PDM_CIC_Comb_R_genblk2_dp32_u2__16BIT_F0_REG CYREG_B1_UDB06_07_F0
#define PDM_CIC_Comb_R_genblk2_dp32_u2__16BIT_F1_REG CYREG_B1_UDB06_07_F1
#define PDM_CIC_Comb_R_genblk2_dp32_u2__A0_A1_REG CYREG_B1_UDB06_A0_A1
#define PDM_CIC_Comb_R_genblk2_dp32_u2__A0_REG CYREG_B1_UDB06_A0
#define PDM_CIC_Comb_R_genblk2_dp32_u2__A1_REG CYREG_B1_UDB06_A1
#define PDM_CIC_Comb_R_genblk2_dp32_u2__D0_D1_REG CYREG_B1_UDB06_D0_D1
#define PDM_CIC_Comb_R_genblk2_dp32_u2__D0_REG CYREG_B1_UDB06_D0
#define PDM_CIC_Comb_R_genblk2_dp32_u2__D1_REG CYREG_B1_UDB06_D1
#define PDM_CIC_Comb_R_genblk2_dp32_u2__DP_AUX_CTL_REG CYREG_B1_UDB06_ACTL
#define PDM_CIC_Comb_R_genblk2_dp32_u2__F0_F1_REG CYREG_B1_UDB06_F0_F1
#define PDM_CIC_Comb_R_genblk2_dp32_u2__F0_REG CYREG_B1_UDB06_F0
#define PDM_CIC_Comb_R_genblk2_dp32_u2__F1_REG CYREG_B1_UDB06_F1
#define PDM_CIC_Comb_R_genblk2_dp32_u3__16BIT_A0_REG CYREG_B1_UDB07_08_A0
#define PDM_CIC_Comb_R_genblk2_dp32_u3__16BIT_A1_REG CYREG_B1_UDB07_08_A1
#define PDM_CIC_Comb_R_genblk2_dp32_u3__16BIT_D0_REG CYREG_B1_UDB07_08_D0
#define PDM_CIC_Comb_R_genblk2_dp32_u3__16BIT_D1_REG CYREG_B1_UDB07_08_D1
#define PDM_CIC_Comb_R_genblk2_dp32_u3__16BIT_DP_AUX_CTL_REG CYREG_B1_UDB07_08_ACTL
#define PDM_CIC_Comb_R_genblk2_dp32_u3__16BIT_F0_REG CYREG_B1_UDB07_08_F0
#define PDM_CIC_Comb_R_genblk2_dp32_u3__16BIT_F1_REG CYREG_B1_UDB07_08_F1
#define PDM_CIC_Comb_R_genblk2_dp32_u3__A0_A1_REG CYREG_B1_UDB07_A0_A1
#define PDM_CIC_Comb_R_genblk2_dp32_u3__A0_REG CYREG_B1_UDB07_A0
#define PDM_CIC_Comb_R_genblk2_dp32_u3__A1_REG CYREG_B1_UDB07_A1
#define PDM_CIC_Comb_R_genblk2_dp32_u3__D0_D1_REG CYREG_B1_UDB07_D0_D1
#define PDM_CIC_Comb_R_genblk2_dp32_u3__D0_REG CYREG_B1_UDB07_D0
#define PDM_CIC_Comb_R_genblk2_dp32_u3__D1_REG CYREG_B1_UDB07_D1
#define PDM_CIC_Comb_R_genblk2_dp32_u3__DP_AUX_CTL_REG CYREG_B1_UDB07_ACTL
#define PDM_CIC_Comb_R_genblk2_dp32_u3__F0_F1_REG CYREG_B1_UDB07_F0_F1
#define PDM_CIC_Comb_R_genblk2_dp32_u3__F0_REG CYREG_B1_UDB07_F0
#define PDM_CIC_Comb_R_genblk2_dp32_u3__F1_REG CYREG_B1_UDB07_F1

/* PSOC_CODEC_RST */
#define PSOC_CODEC_RST__0__MASK 0x40u
#define PSOC_CODEC_RST__0__PC CYREG_PRT3_PC6
#define PSOC_CODEC_RST__0__PORT 3u
#define PSOC_CODEC_RST__0__SHIFT 6
#define PSOC_CODEC_RST__AG CYREG_PRT3_AG
#define PSOC_CODEC_RST__AMUX CYREG_PRT3_AMUX
#define PSOC_CODEC_RST__BIE CYREG_PRT3_BIE
#define PSOC_CODEC_RST__BIT_MASK CYREG_PRT3_BIT_MASK
#define PSOC_CODEC_RST__BYP CYREG_PRT3_BYP
#define PSOC_CODEC_RST__CTL CYREG_PRT3_CTL
#define PSOC_CODEC_RST__DM0 CYREG_PRT3_DM0
#define PSOC_CODEC_RST__DM1 CYREG_PRT3_DM1
#define PSOC_CODEC_RST__DM2 CYREG_PRT3_DM2
#define PSOC_CODEC_RST__DR CYREG_PRT3_DR
#define PSOC_CODEC_RST__INP_DIS CYREG_PRT3_INP_DIS
#define PSOC_CODEC_RST__LCD_COM_SEG CYREG_PRT3_LCD_COM_SEG
#define PSOC_CODEC_RST__LCD_EN CYREG_PRT3_LCD_EN
#define PSOC_CODEC_RST__MASK 0x40u
#define PSOC_CODEC_RST__PORT 3u
#define PSOC_CODEC_RST__PRT CYREG_PRT3_PRT
#define PSOC_CODEC_RST__PRTDSI__CAPS_SEL CYREG_PRT3_CAPS_SEL
#define PSOC_CODEC_RST__PRTDSI__DBL_SYNC_IN CYREG_PRT3_DBL_SYNC_IN
#define PSOC_CODEC_RST__PRTDSI__OE_SEL0 CYREG_PRT3_OE_SEL0
#define PSOC_CODEC_RST__PRTDSI__OE_SEL1 CYREG_PRT3_OE_SEL1
#define PSOC_CODEC_RST__PRTDSI__OUT_SEL0 CYREG_PRT3_OUT_SEL0
#define PSOC_CODEC_RST__PRTDSI__OUT_SEL1 CYREG_PRT3_OUT_SEL1
#define PSOC_CODEC_RST__PRTDSI__SYNC_OUT CYREG_PRT3_SYNC_OUT
#define PSOC_CODEC_RST__PS CYREG_PRT3_PS
#define PSOC_CODEC_RST__PSOC_CODEC_RST__MASK 0x40u
#define PSOC_CODEC_RST__PSOC_CODEC_RST__PC CYREG_PRT3_PC6
#define PSOC_CODEC_RST__PSOC_CODEC_RST__PORT 3u
#define PSOC_CODEC_RST__PSOC_CODEC_RST__SHIFT 6
#define PSOC_CODEC_RST__SHIFT 6
#define PSOC_CODEC_RST__SLW CYREG_PRT3_SLW

/* PSOC_I2S_LRCLK */
#define PSOC_I2S_LRCLK__0__MASK 0x02u
#define PSOC_I2S_LRCLK__0__PC CYREG_PRT0_PC1
#define PSOC_I2S_LRCLK__0__PORT 0u
#define PSOC_I2S_LRCLK__0__SHIFT 1
#define PSOC_I2S_LRCLK__AG CYREG_PRT0_AG
#define PSOC_I2S_LRCLK__AMUX CYREG_PRT0_AMUX
#define PSOC_I2S_LRCLK__BIE CYREG_PRT0_BIE
#define PSOC_I2S_LRCLK__BIT_MASK CYREG_PRT0_BIT_MASK
#define PSOC_I2S_LRCLK__BYP CYREG_PRT0_BYP
#define PSOC_I2S_LRCLK__CTL CYREG_PRT0_CTL
#define PSOC_I2S_LRCLK__DM0 CYREG_PRT0_DM0
#define PSOC_I2S_LRCLK__DM1 CYREG_PRT0_DM1
#define PSOC_I2S_LRCLK__DM2 CYREG_PRT0_DM2
#define PSOC_I2S_LRCLK__DR CYREG_PRT0_DR
#define PSOC_I2S_LRCLK__INP_DIS CYREG_PRT0_INP_DIS
#define PSOC_I2S_LRCLK__LCD_COM_SEG CYREG_PRT0_LCD_COM_SEG
#define PSOC_I2S_LRCLK__LCD_EN CYREG_PRT0_LCD_EN
#define PSOC_I2S_LRCLK__MASK 0x02u
#define PSOC_I2S_LRCLK__PORT 0u
#define PSOC_I2S_LRCLK__PRT CYREG_PRT0_PRT
#define PSOC_I2S_LRCLK__PRTDSI__CAPS_SEL CYREG_PRT0_CAPS_SEL
#define PSOC_I2S_LRCLK__PRTDSI__DBL_SYNC_IN CYREG_PRT0_DBL_SYNC_IN
#define PSOC_I2S_LRCLK__PRTDSI__OE_SEL0 CYREG_PRT0_OE_SEL0
#define PSOC_I2S_LRCLK__PRTDSI__OE_SEL1 CYREG_PRT0_OE_SEL1
#define PSOC_I2S_LRCLK__PRTDSI__OUT_SEL0 CYREG_PRT0_OUT_SEL0
#define PSOC_I2S_LRCLK__PRTDSI__OUT_SEL1 CYREG_PRT0_OUT_SEL1
#define PSOC_I2S_LRCLK__PRTDSI__SYNC_OUT CYREG_PRT0_SYNC_OUT
#define PSOC_I2S_LRCLK__PS CYREG_PRT0_PS
#define PSOC_I2S_LRCLK__PSOC_I2S_LRCLK__MASK 0x02u
#define PSOC_I2S_LRCLK__PSOC_I2S_LRCLK__PC CYREG_PRT0_PC1
#define PSOC_I2S_LRCLK__PSOC_I2S_LRCLK__PORT 0u
#define PSOC_I2S_LRCLK__PSOC_I2S_LRCLK__SHIFT 1
#define PSOC_I2S_LRCLK__SHIFT 1
#define PSOC_I2S_LRCLK__SLW CYREG_PRT0_SLW

/* isr_InDMADone */
#define isr_InDMADone__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define isr_InDMADone__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define isr_InDMADone__INTC_MASK 0x20u
#define isr_InDMADone__INTC_NUMBER 5u
#define isr_InDMADone__INTC_PRIOR_NUM 4u
#define isr_InDMADone__INTC_PRIOR_REG CYREG_NVIC_PRI_5
#define isr_InDMADone__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define isr_InDMADone__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* isr_RxDMADone */
#define isr_RxDMADone__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define isr_RxDMADone__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define isr_RxDMADone__INTC_MASK 0x40u
#define isr_RxDMADone__INTC_NUMBER 6u
#define isr_RxDMADone__INTC_PRIOR_NUM 4u
#define isr_RxDMADone__INTC_PRIOR_REG CYREG_NVIC_PRI_6
#define isr_RxDMADone__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define isr_RxDMADone__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* isr_TxDMADone */
#define isr_TxDMADone__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define isr_TxDMADone__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define isr_TxDMADone__INTC_MASK 0x100u
#define isr_TxDMADone__INTC_NUMBER 8u
#define isr_TxDMADone__INTC_PRIOR_NUM 4u
#define isr_TxDMADone__INTC_PRIOR_REG CYREG_NVIC_PRI_8
#define isr_TxDMADone__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define isr_TxDMADone__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* PSOC_I2S_MCLK */
#define PSOC_I2S_MCLK__0__MASK 0x80u
#define PSOC_I2S_MCLK__0__PC CYREG_PRT12_PC7
#define PSOC_I2S_MCLK__0__PORT 12u
#define PSOC_I2S_MCLK__0__SHIFT 7
#define PSOC_I2S_MCLK__AG CYREG_PRT12_AG
#define PSOC_I2S_MCLK__BIE CYREG_PRT12_BIE
#define PSOC_I2S_MCLK__BIT_MASK CYREG_PRT12_BIT_MASK
#define PSOC_I2S_MCLK__BYP CYREG_PRT12_BYP
#define PSOC_I2S_MCLK__DM0 CYREG_PRT12_DM0
#define PSOC_I2S_MCLK__DM1 CYREG_PRT12_DM1
#define PSOC_I2S_MCLK__DM2 CYREG_PRT12_DM2
#define PSOC_I2S_MCLK__DR CYREG_PRT12_DR
#define PSOC_I2S_MCLK__INP_DIS CYREG_PRT12_INP_DIS
#define PSOC_I2S_MCLK__MASK 0x80u
#define PSOC_I2S_MCLK__PORT 12u
#define PSOC_I2S_MCLK__PRT CYREG_PRT12_PRT
#define PSOC_I2S_MCLK__PRTDSI__DBL_SYNC_IN CYREG_PRT12_DBL_SYNC_IN
#define PSOC_I2S_MCLK__PRTDSI__OE_SEL0 CYREG_PRT12_OE_SEL0
#define PSOC_I2S_MCLK__PRTDSI__OE_SEL1 CYREG_PRT12_OE_SEL1
#define PSOC_I2S_MCLK__PRTDSI__OUT_SEL0 CYREG_PRT12_OUT_SEL0
#define PSOC_I2S_MCLK__PRTDSI__OUT_SEL1 CYREG_PRT12_OUT_SEL1
#define PSOC_I2S_MCLK__PRTDSI__SYNC_OUT CYREG_PRT12_SYNC_OUT
#define PSOC_I2S_MCLK__PS CYREG_PRT12_PS
#define PSOC_I2S_MCLK__PSOC_I2S_MCLK__MASK 0x80u
#define PSOC_I2S_MCLK__PSOC_I2S_MCLK__PC CYREG_PRT12_PC7
#define PSOC_I2S_MCLK__PSOC_I2S_MCLK__PORT 12u
#define PSOC_I2S_MCLK__PSOC_I2S_MCLK__SHIFT 7
#define PSOC_I2S_MCLK__SHIFT 7
#define PSOC_I2S_MCLK__SIO_CFG CYREG_PRT12_SIO_CFG
#define PSOC_I2S_MCLK__SIO_DIFF CYREG_PRT12_SIO_DIFF
#define PSOC_I2S_MCLK__SIO_HYST_EN CYREG_PRT12_SIO_HYST_EN
#define PSOC_I2S_MCLK__SIO_REG_HIFREQ CYREG_PRT12_SIO_REG_HIFREQ
#define PSOC_I2S_MCLK__SLW CYREG_PRT12_SLW

/* PSOC_I2S_SCLK */
#define PSOC_I2S_SCLK__0__MASK 0x20u
#define PSOC_I2S_SCLK__0__PC CYREG_PRT3_PC5
#define PSOC_I2S_SCLK__0__PORT 3u
#define PSOC_I2S_SCLK__0__SHIFT 5
#define PSOC_I2S_SCLK__AG CYREG_PRT3_AG
#define PSOC_I2S_SCLK__AMUX CYREG_PRT3_AMUX
#define PSOC_I2S_SCLK__BIE CYREG_PRT3_BIE
#define PSOC_I2S_SCLK__BIT_MASK CYREG_PRT3_BIT_MASK
#define PSOC_I2S_SCLK__BYP CYREG_PRT3_BYP
#define PSOC_I2S_SCLK__CTL CYREG_PRT3_CTL
#define PSOC_I2S_SCLK__DM0 CYREG_PRT3_DM0
#define PSOC_I2S_SCLK__DM1 CYREG_PRT3_DM1
#define PSOC_I2S_SCLK__DM2 CYREG_PRT3_DM2
#define PSOC_I2S_SCLK__DR CYREG_PRT3_DR
#define PSOC_I2S_SCLK__INP_DIS CYREG_PRT3_INP_DIS
#define PSOC_I2S_SCLK__LCD_COM_SEG CYREG_PRT3_LCD_COM_SEG
#define PSOC_I2S_SCLK__LCD_EN CYREG_PRT3_LCD_EN
#define PSOC_I2S_SCLK__MASK 0x20u
#define PSOC_I2S_SCLK__PORT 3u
#define PSOC_I2S_SCLK__PRT CYREG_PRT3_PRT
#define PSOC_I2S_SCLK__PRTDSI__CAPS_SEL CYREG_PRT3_CAPS_SEL
#define PSOC_I2S_SCLK__PRTDSI__DBL_SYNC_IN CYREG_PRT3_DBL_SYNC_IN
#define PSOC_I2S_SCLK__PRTDSI__OE_SEL0 CYREG_PRT3_OE_SEL0
#define PSOC_I2S_SCLK__PRTDSI__OE_SEL1 CYREG_PRT3_OE_SEL1
#define PSOC_I2S_SCLK__PRTDSI__OUT_SEL0 CYREG_PRT3_OUT_SEL0
#define PSOC_I2S_SCLK__PRTDSI__OUT_SEL1 CYREG_PRT3_OUT_SEL1
#define PSOC_I2S_SCLK__PRTDSI__SYNC_OUT CYREG_PRT3_SYNC_OUT
#define PSOC_I2S_SCLK__PS CYREG_PRT3_PS
#define PSOC_I2S_SCLK__PSOC_I2S_SCLK__MASK 0x20u
#define PSOC_I2S_SCLK__PSOC_I2S_SCLK__PC CYREG_PRT3_PC5
#define PSOC_I2S_SCLK__PSOC_I2S_SCLK__PORT 3u
#define PSOC_I2S_SCLK__PSOC_I2S_SCLK__SHIFT 5
#define PSOC_I2S_SCLK__SHIFT 5
#define PSOC_I2S_SCLK__SLW CYREG_PRT3_SLW

/* PSOC_I2S_SDTO */
#define PSOC_I2S_SDTO__0__MASK 0x80u
#define PSOC_I2S_SDTO__0__PC CYREG_PRT3_PC7
#define PSOC_I2S_SDTO__0__PORT 3u
#define PSOC_I2S_SDTO__0__SHIFT 7
#define PSOC_I2S_SDTO__AG CYREG_PRT3_AG
#define PSOC_I2S_SDTO__AMUX CYREG_PRT3_AMUX
#define PSOC_I2S_SDTO__BIE CYREG_PRT3_BIE
#define PSOC_I2S_SDTO__BIT_MASK CYREG_PRT3_BIT_MASK
#define PSOC_I2S_SDTO__BYP CYREG_PRT3_BYP
#define PSOC_I2S_SDTO__CTL CYREG_PRT3_CTL
#define PSOC_I2S_SDTO__DM0 CYREG_PRT3_DM0
#define PSOC_I2S_SDTO__DM1 CYREG_PRT3_DM1
#define PSOC_I2S_SDTO__DM2 CYREG_PRT3_DM2
#define PSOC_I2S_SDTO__DR CYREG_PRT3_DR
#define PSOC_I2S_SDTO__INP_DIS CYREG_PRT3_INP_DIS
#define PSOC_I2S_SDTO__LCD_COM_SEG CYREG_PRT3_LCD_COM_SEG
#define PSOC_I2S_SDTO__LCD_EN CYREG_PRT3_LCD_EN
#define PSOC_I2S_SDTO__MASK 0x80u
#define PSOC_I2S_SDTO__PORT 3u
#define PSOC_I2S_SDTO__PRT CYREG_PRT3_PRT
#define PSOC_I2S_SDTO__PRTDSI__CAPS_SEL CYREG_PRT3_CAPS_SEL
#define PSOC_I2S_SDTO__PRTDSI__DBL_SYNC_IN CYREG_PRT3_DBL_SYNC_IN
#define PSOC_I2S_SDTO__PRTDSI__OE_SEL0 CYREG_PRT3_OE_SEL0
#define PSOC_I2S_SDTO__PRTDSI__OE_SEL1 CYREG_PRT3_OE_SEL1
#define PSOC_I2S_SDTO__PRTDSI__OUT_SEL0 CYREG_PRT3_OUT_SEL0
#define PSOC_I2S_SDTO__PRTDSI__OUT_SEL1 CYREG_PRT3_OUT_SEL1
#define PSOC_I2S_SDTO__PRTDSI__SYNC_OUT CYREG_PRT3_SYNC_OUT
#define PSOC_I2S_SDTO__PS CYREG_PRT3_PS
#define PSOC_I2S_SDTO__PSOC_I2S_SDTO__MASK 0x80u
#define PSOC_I2S_SDTO__PSOC_I2S_SDTO__PC CYREG_PRT3_PC7
#define PSOC_I2S_SDTO__PSOC_I2S_SDTO__PORT 3u
#define PSOC_I2S_SDTO__PSOC_I2S_SDTO__SHIFT 7
#define PSOC_I2S_SDTO__SHIFT 7
#define PSOC_I2S_SDTO__SLW CYREG_PRT3_SLW

/* USBFS_arb_int */
#define USBFS_arb_int__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define USBFS_arb_int__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define USBFS_arb_int__INTC_MASK 0x400000u
#define USBFS_arb_int__INTC_NUMBER 22u
#define USBFS_arb_int__INTC_PRIOR_NUM 7u
#define USBFS_arb_int__INTC_PRIOR_REG CYREG_NVIC_PRI_22
#define USBFS_arb_int__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define USBFS_arb_int__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* USBFS_ord_int */
#define USBFS_ord_int__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define USBFS_ord_int__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define USBFS_ord_int__INTC_MASK 0x2000000u
#define USBFS_ord_int__INTC_NUMBER 25u
#define USBFS_ord_int__INTC_PRIOR_NUM 7u
#define USBFS_ord_int__INTC_PRIOR_REG CYREG_NVIC_PRI_25
#define USBFS_ord_int__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define USBFS_ord_int__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* USBFS_sof_int */
#define USBFS_sof_int__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define USBFS_sof_int__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define USBFS_sof_int__INTC_MASK 0x200000u
#define USBFS_sof_int__INTC_NUMBER 21u
#define USBFS_sof_int__INTC_PRIOR_NUM 7u
#define USBFS_sof_int__INTC_PRIOR_REG CYREG_NVIC_PRI_21
#define USBFS_sof_int__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define USBFS_sof_int__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* USBFS_dp_int */
#define USBFS_dp_int__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define USBFS_dp_int__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define USBFS_dp_int__INTC_MASK 0x1000u
#define USBFS_dp_int__INTC_NUMBER 12u
#define USBFS_dp_int__INTC_PRIOR_NUM 7u
#define USBFS_dp_int__INTC_PRIOR_REG CYREG_NVIC_PRI_12
#define USBFS_dp_int__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define USBFS_dp_int__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* ByteSwap_Tx */
#define ByteSwap_Tx_ControlReg__0__MASK 0x01u
#define ByteSwap_Tx_ControlReg__0__POS 0
#define ByteSwap_Tx_ControlReg__1__MASK 0x02u
#define ByteSwap_Tx_ControlReg__1__POS 1
#define ByteSwap_Tx_ControlReg__CONTROL_AUX_CTL_REG CYREG_B1_UDB11_ACTL
#define ByteSwap_Tx_ControlReg__CONTROL_REG CYREG_B1_UDB11_CTL
#define ByteSwap_Tx_ControlReg__CONTROL_ST_REG CYREG_B1_UDB11_ST_CTL
#define ByteSwap_Tx_ControlReg__COUNT_REG CYREG_B1_UDB11_CTL
#define ByteSwap_Tx_ControlReg__COUNT_ST_REG CYREG_B1_UDB11_ST_CTL
#define ByteSwap_Tx_ControlReg__MASK 0x03u
#define ByteSwap_Tx_ControlReg__MASK_CTL_AUX_CTL_REG CYREG_B1_UDB11_MSK_ACTL
#define ByteSwap_Tx_ControlReg__PERIOD_REG CYREG_B1_UDB11_MSK
#define ByteSwap_Tx_ControlReg__PER_CTL_AUX_CTL_REG CYREG_B1_UDB11_MSK_ACTL
#define ByteSwap_Tx_dp_ByteSwap_u0__16BIT_A0_REG CYREG_B1_UDB10_11_A0
#define ByteSwap_Tx_dp_ByteSwap_u0__16BIT_A1_REG CYREG_B1_UDB10_11_A1
#define ByteSwap_Tx_dp_ByteSwap_u0__16BIT_D0_REG CYREG_B1_UDB10_11_D0
#define ByteSwap_Tx_dp_ByteSwap_u0__16BIT_D1_REG CYREG_B1_UDB10_11_D1
#define ByteSwap_Tx_dp_ByteSwap_u0__16BIT_DP_AUX_CTL_REG CYREG_B1_UDB10_11_ACTL
#define ByteSwap_Tx_dp_ByteSwap_u0__16BIT_F0_REG CYREG_B1_UDB10_11_F0
#define ByteSwap_Tx_dp_ByteSwap_u0__16BIT_F1_REG CYREG_B1_UDB10_11_F1
#define ByteSwap_Tx_dp_ByteSwap_u0__A0_A1_REG CYREG_B1_UDB10_A0_A1
#define ByteSwap_Tx_dp_ByteSwap_u0__A0_REG CYREG_B1_UDB10_A0
#define ByteSwap_Tx_dp_ByteSwap_u0__A1_REG CYREG_B1_UDB10_A1
#define ByteSwap_Tx_dp_ByteSwap_u0__D0_D1_REG CYREG_B1_UDB10_D0_D1
#define ByteSwap_Tx_dp_ByteSwap_u0__D0_REG CYREG_B1_UDB10_D0
#define ByteSwap_Tx_dp_ByteSwap_u0__D1_REG CYREG_B1_UDB10_D1
#define ByteSwap_Tx_dp_ByteSwap_u0__DP_AUX_CTL_REG CYREG_B1_UDB10_ACTL
#define ByteSwap_Tx_dp_ByteSwap_u0__F0_F1_REG CYREG_B1_UDB10_F0_F1
#define ByteSwap_Tx_dp_ByteSwap_u0__F0_REG CYREG_B1_UDB10_F0
#define ByteSwap_Tx_dp_ByteSwap_u0__F1_REG CYREG_B1_UDB10_F1

/* I2S_Tx_DMA */
#define I2S_Tx_DMA__DRQ_CTL CYREG_IDMUX_DRQ_CTL2
#define I2S_Tx_DMA__DRQ_NUMBER 9u
#define I2S_Tx_DMA__NUMBEROF_TDS 0u
#define I2S_Tx_DMA__PRIORITY 1u
#define I2S_Tx_DMA__TERMIN_EN 0u
#define I2S_Tx_DMA__TERMIN_SEL 0u
#define I2S_Tx_DMA__TERMOUT0_EN 0u
#define I2S_Tx_DMA__TERMOUT0_SEL 0u
#define I2S_Tx_DMA__TERMOUT1_EN 0u
#define I2S_Tx_DMA__TERMOUT1_SEL 0u

/* USBFS_ep_0 */
#define USBFS_ep_0__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define USBFS_ep_0__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define USBFS_ep_0__INTC_MASK 0x1000000u
#define USBFS_ep_0__INTC_NUMBER 24u
#define USBFS_ep_0__INTC_PRIOR_NUM 7u
#define USBFS_ep_0__INTC_PRIOR_REG CYREG_NVIC_PRI_24
#define USBFS_ep_0__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define USBFS_ep_0__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* USBFS_ep_1 */
#define USBFS_ep_1__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define USBFS_ep_1__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define USBFS_ep_1__INTC_MASK 0x01u
#define USBFS_ep_1__INTC_NUMBER 0u
#define USBFS_ep_1__INTC_PRIOR_NUM 7u
#define USBFS_ep_1__INTC_PRIOR_REG CYREG_NVIC_PRI_0
#define USBFS_ep_1__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define USBFS_ep_1__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* USBFS_ep_2 */
#define USBFS_ep_2__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define USBFS_ep_2__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define USBFS_ep_2__INTC_MASK 0x02u
#define USBFS_ep_2__INTC_NUMBER 1u
#define USBFS_ep_2__INTC_PRIOR_NUM 7u
#define USBFS_ep_2__INTC_PRIOR_REG CYREG_NVIC_PRI_1
#define USBFS_ep_2__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define USBFS_ep_2__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* USBFS_ep_4 */
#define USBFS_ep_4__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define USBFS_ep_4__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define USBFS_ep_4__INTC_MASK 0x04u
#define USBFS_ep_4__INTC_NUMBER 2u
#define USBFS_ep_4__INTC_PRIOR_NUM 7u
#define USBFS_ep_4__INTC_PRIOR_REG CYREG_NVIC_PRI_2
#define USBFS_ep_4__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define USBFS_ep_4__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* USBFS_ep_6 */
#define USBFS_ep_6__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define USBFS_ep_6__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define USBFS_ep_6__INTC_MASK 0x08u
#define USBFS_ep_6__INTC_NUMBER 3u
#define USBFS_ep_6__INTC_PRIOR_NUM 7u
#define USBFS_ep_6__INTC_PRIOR_REG CYREG_NVIC_PRI_3
#define USBFS_ep_6__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define USBFS_ep_6__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* Clock_CIC */
#define Clock_CIC__CFG0 CYREG_CLKDIST_DCFG0_CFG0
#define Clock_CIC__CFG1 CYREG_CLKDIST_DCFG0_CFG1
#define Clock_CIC__CFG2 CYREG_CLKDIST_DCFG0_CFG2
#define Clock_CIC__CFG2_SRC_SEL_MASK 0x07u
#define Clock_CIC__INDEX 0x00u
#define Clock_CIC__PM_ACT_CFG CYREG_PM_ACT_CFG2
#define Clock_CIC__PM_ACT_MSK 0x01u
#define Clock_CIC__PM_STBY_CFG CYREG_PM_STBY_CFG2
#define Clock_CIC__PM_STBY_MSK 0x01u

/* USBFS_ep1 */
#define USBFS_ep1__DRQ_CTL CYREG_IDMUX_DRQ_CTL0
#define USBFS_ep1__DRQ_NUMBER 0u
#define USBFS_ep1__NUMBEROF_TDS 0u
#define USBFS_ep1__PRIORITY 2u
#define USBFS_ep1__TERMIN_EN 1u
#define USBFS_ep1__TERMIN_SEL 0u
#define USBFS_ep1__TERMOUT0_EN 0u
#define USBFS_ep1__TERMOUT0_SEL 0u
#define USBFS_ep1__TERMOUT1_EN 0u
#define USBFS_ep1__TERMOUT1_SEL 0u

/* USBFS_ep2 */
#define USBFS_ep2__DRQ_CTL CYREG_IDMUX_DRQ_CTL0
#define USBFS_ep2__DRQ_NUMBER 1u
#define USBFS_ep2__NUMBEROF_TDS 0u
#define USBFS_ep2__PRIORITY 2u
#define USBFS_ep2__TERMIN_EN 1u
#define USBFS_ep2__TERMIN_SEL 0u
#define USBFS_ep2__TERMOUT0_EN 0u
#define USBFS_ep2__TERMOUT0_SEL 0u
#define USBFS_ep2__TERMOUT1_EN 0u
#define USBFS_ep2__TERMOUT1_SEL 0u

/* USBFS_ep4 */
#define USBFS_ep4__DRQ_CTL CYREG_IDMUX_DRQ_CTL0
#define USBFS_ep4__DRQ_NUMBER 3u
#define USBFS_ep4__NUMBEROF_TDS 0u
#define USBFS_ep4__PRIORITY 2u
#define USBFS_ep4__TERMIN_EN 1u
#define USBFS_ep4__TERMIN_SEL 0u
#define USBFS_ep4__TERMOUT0_EN 0u
#define USBFS_ep4__TERMOUT0_SEL 0u
#define USBFS_ep4__TERMOUT1_EN 0u
#define USBFS_ep4__TERMOUT1_SEL 0u

/* USBFS_ep6 */
#define USBFS_ep6__DRQ_CTL CYREG_IDMUX_DRQ_CTL1
#define USBFS_ep6__DRQ_NUMBER 5u
#define USBFS_ep6__NUMBEROF_TDS 0u
#define USBFS_ep6__PRIORITY 2u
#define USBFS_ep6__TERMIN_EN 1u
#define USBFS_ep6__TERMIN_SEL 0u
#define USBFS_ep6__TERMOUT0_EN 0u
#define USBFS_ep6__TERMOUT0_SEL 0u
#define USBFS_ep6__TERMOUT1_EN 0u
#define USBFS_ep6__TERMOUT1_SEL 0u

/* USBFS_USB */
#define USBFS_USB__ARB_CFG CYREG_USB_ARB_CFG
#define USBFS_USB__ARB_EP1_CFG CYREG_USB_ARB_EP1_CFG
#define USBFS_USB__ARB_EP1_INT_EN CYREG_USB_ARB_EP1_INT_EN
#define USBFS_USB__ARB_EP1_SR CYREG_USB_ARB_EP1_SR
#define USBFS_USB__ARB_EP2_CFG CYREG_USB_ARB_EP2_CFG
#define USBFS_USB__ARB_EP2_INT_EN CYREG_USB_ARB_EP2_INT_EN
#define USBFS_USB__ARB_EP2_SR CYREG_USB_ARB_EP2_SR
#define USBFS_USB__ARB_EP3_CFG CYREG_USB_ARB_EP3_CFG
#define USBFS_USB__ARB_EP3_INT_EN CYREG_USB_ARB_EP3_INT_EN
#define USBFS_USB__ARB_EP3_SR CYREG_USB_ARB_EP3_SR
#define USBFS_USB__ARB_EP4_CFG CYREG_USB_ARB_EP4_CFG
#define USBFS_USB__ARB_EP4_INT_EN CYREG_USB_ARB_EP4_INT_EN
#define USBFS_USB__ARB_EP4_SR CYREG_USB_ARB_EP4_SR
#define USBFS_USB__ARB_EP5_CFG CYREG_USB_ARB_EP5_CFG
#define USBFS_USB__ARB_EP5_INT_EN CYREG_USB_ARB_EP5_INT_EN
#define USBFS_USB__ARB_EP5_SR CYREG_USB_ARB_EP5_SR
#define USBFS_USB__ARB_EP6_CFG CYREG_USB_ARB_EP6_CFG
#define USBFS_USB__ARB_EP6_INT_EN CYREG_USB_ARB_EP6_INT_EN
#define USBFS_USB__ARB_EP6_SR CYREG_USB_ARB_EP6_SR
#define USBFS_USB__ARB_EP7_CFG CYREG_USB_ARB_EP7_CFG
#define USBFS_USB__ARB_EP7_INT_EN CYREG_USB_ARB_EP7_INT_EN
#define USBFS_USB__ARB_EP7_SR CYREG_USB_ARB_EP7_SR
#define USBFS_USB__ARB_EP8_CFG CYREG_USB_ARB_EP8_CFG
#define USBFS_USB__ARB_EP8_INT_EN CYREG_USB_ARB_EP8_INT_EN
#define USBFS_USB__ARB_EP8_SR CYREG_USB_ARB_EP8_SR
#define USBFS_USB__ARB_INT_EN CYREG_USB_ARB_INT_EN
#define USBFS_USB__ARB_INT_SR CYREG_USB_ARB_INT_SR
#define USBFS_USB__ARB_RW1_DR CYREG_USB_ARB_RW1_DR
#define USBFS_USB__ARB_RW1_RA CYREG_USB_ARB_RW1_RA
#define USBFS_USB__ARB_RW1_RA_MSB CYREG_USB_ARB_RW1_RA_MSB
#define USBFS_USB__ARB_RW1_WA CYREG_USB_ARB_RW1_WA
#define USBFS_USB__ARB_RW1_WA_MSB CYREG_USB_ARB_RW1_WA_MSB
#define USBFS_USB__ARB_RW2_DR CYREG_USB_ARB_RW2_DR
#define USBFS_USB__ARB_RW2_RA CYREG_USB_ARB_RW2_RA
#define USBFS_USB__ARB_RW2_RA_MSB CYREG_USB_ARB_RW2_RA_MSB
#define USBFS_USB__ARB_RW2_WA CYREG_USB_ARB_RW2_WA
#define USBFS_USB__ARB_RW2_WA_MSB CYREG_USB_ARB_RW2_WA_MSB
#define USBFS_USB__ARB_RW3_DR CYREG_USB_ARB_RW3_DR
#define USBFS_USB__ARB_RW3_RA CYREG_USB_ARB_RW3_RA
#define USBFS_USB__ARB_RW3_RA_MSB CYREG_USB_ARB_RW3_RA_MSB
#define USBFS_USB__ARB_RW3_WA CYREG_USB_ARB_RW3_WA
#define USBFS_USB__ARB_RW3_WA_MSB CYREG_USB_ARB_RW3_WA_MSB
#define USBFS_USB__ARB_RW4_DR CYREG_USB_ARB_RW4_DR
#define USBFS_USB__ARB_RW4_RA CYREG_USB_ARB_RW4_RA
#define USBFS_USB__ARB_RW4_RA_MSB CYREG_USB_ARB_RW4_RA_MSB
#define USBFS_USB__ARB_RW4_WA CYREG_USB_ARB_RW4_WA
#define USBFS_USB__ARB_RW4_WA_MSB CYREG_USB_ARB_RW4_WA_MSB
#define USBFS_USB__ARB_RW5_DR CYREG_USB_ARB_RW5_DR
#define USBFS_USB__ARB_RW5_RA CYREG_USB_ARB_RW5_RA
#define USBFS_USB__ARB_RW5_RA_MSB CYREG_USB_ARB_RW5_RA_MSB
#define USBFS_USB__ARB_RW5_WA CYREG_USB_ARB_RW5_WA
#define USBFS_USB__ARB_RW5_WA_MSB CYREG_USB_ARB_RW5_WA_MSB
#define USBFS_USB__ARB_RW6_DR CYREG_USB_ARB_RW6_DR
#define USBFS_USB__ARB_RW6_RA CYREG_USB_ARB_RW6_RA
#define USBFS_USB__ARB_RW6_RA_MSB CYREG_USB_ARB_RW6_RA_MSB
#define USBFS_USB__ARB_RW6_WA CYREG_USB_ARB_RW6_WA
#define USBFS_USB__ARB_RW6_WA_MSB CYREG_USB_ARB_RW6_WA_MSB
#define USBFS_USB__ARB_RW7_DR CYREG_USB_ARB_RW7_DR
#define USBFS_USB__ARB_RW7_RA CYREG_USB_ARB_RW7_RA
#define USBFS_USB__ARB_RW7_RA_MSB CYREG_USB_ARB_RW7_RA_MSB
#define USBFS_USB__ARB_RW7_WA CYREG_USB_ARB_RW7_WA
#define USBFS_USB__ARB_RW7_WA_MSB CYREG_USB_ARB_RW7_WA_MSB
#define USBFS_USB__ARB_RW8_DR CYREG_USB_ARB_RW8_DR
#define USBFS_USB__ARB_RW8_RA CYREG_USB_ARB_RW8_RA
#define USBFS_USB__ARB_RW8_RA_MSB CYREG_USB_ARB_RW8_RA_MSB
#define USBFS_USB__ARB_RW8_WA CYREG_USB_ARB_RW8_WA
#define USBFS_USB__ARB_RW8_WA_MSB CYREG_USB_ARB_RW8_WA_MSB
#define USBFS_USB__BUF_SIZE CYREG_USB_BUF_SIZE
#define USBFS_USB__BUS_RST_CNT CYREG_USB_BUS_RST_CNT
#define USBFS_USB__CR0 CYREG_USB_CR0
#define USBFS_USB__CR1 CYREG_USB_CR1
#define USBFS_USB__CWA CYREG_USB_CWA
#define USBFS_USB__CWA_MSB CYREG_USB_CWA_MSB
#define USBFS_USB__DMA_THRES CYREG_USB_DMA_THRES
#define USBFS_USB__DMA_THRES_MSB CYREG_USB_DMA_THRES_MSB
#define USBFS_USB__DYN_RECONFIG CYREG_USB_DYN_RECONFIG
#define USBFS_USB__EP0_CNT CYREG_USB_EP0_CNT
#define USBFS_USB__EP0_CR CYREG_USB_EP0_CR
#define USBFS_USB__EP0_DR0 CYREG_USB_EP0_DR0
#define USBFS_USB__EP0_DR1 CYREG_USB_EP0_DR1
#define USBFS_USB__EP0_DR2 CYREG_USB_EP0_DR2
#define USBFS_USB__EP0_DR3 CYREG_USB_EP0_DR3
#define USBFS_USB__EP0_DR4 CYREG_USB_EP0_DR4
#define USBFS_USB__EP0_DR5 CYREG_USB_EP0_DR5
#define USBFS_USB__EP0_DR6 CYREG_USB_EP0_DR6
#define USBFS_USB__EP0_DR7 CYREG_USB_EP0_DR7
#define USBFS_USB__EP_ACTIVE CYREG_USB_EP_ACTIVE
#define USBFS_USB__EP_TYPE CYREG_USB_EP_TYPE
#define USBFS_USB__MEM_DATA CYREG_USB_MEM_DATA_MBASE
#define USBFS_USB__PM_ACT_CFG CYREG_PM_ACT_CFG5
#define USBFS_USB__PM_ACT_MSK 0x01u
#define USBFS_USB__PM_STBY_CFG CYREG_PM_STBY_CFG5
#define USBFS_USB__PM_STBY_MSK 0x01u
#define USBFS_USB__SIE_EP1_CNT0 CYREG_USB_SIE_EP1_CNT0
#define USBFS_USB__SIE_EP1_CNT1 CYREG_USB_SIE_EP1_CNT1
#define USBFS_USB__SIE_EP1_CR0 CYREG_USB_SIE_EP1_CR0
#define USBFS_USB__SIE_EP2_CNT0 CYREG_USB_SIE_EP2_CNT0
#define USBFS_USB__SIE_EP2_CNT1 CYREG_USB_SIE_EP2_CNT1
#define USBFS_USB__SIE_EP2_CR0 CYREG_USB_SIE_EP2_CR0
#define USBFS_USB__SIE_EP3_CNT0 CYREG_USB_SIE_EP3_CNT0
#define USBFS_USB__SIE_EP3_CNT1 CYREG_USB_SIE_EP3_CNT1
#define USBFS_USB__SIE_EP3_CR0 CYREG_USB_SIE_EP3_CR0
#define USBFS_USB__SIE_EP4_CNT0 CYREG_USB_SIE_EP4_CNT0
#define USBFS_USB__SIE_EP4_CNT1 CYREG_USB_SIE_EP4_CNT1
#define USBFS_USB__SIE_EP4_CR0 CYREG_USB_SIE_EP4_CR0
#define USBFS_USB__SIE_EP5_CNT0 CYREG_USB_SIE_EP5_CNT0
#define USBFS_USB__SIE_EP5_CNT1 CYREG_USB_SIE_EP5_CNT1
#define USBFS_USB__SIE_EP5_CR0 CYREG_USB_SIE_EP5_CR0
#define USBFS_USB__SIE_EP6_CNT0 CYREG_USB_SIE_EP6_CNT0
#define USBFS_USB__SIE_EP6_CNT1 CYREG_USB_SIE_EP6_CNT1
#define USBFS_USB__SIE_EP6_CR0 CYREG_USB_SIE_EP6_CR0
#define USBFS_USB__SIE_EP7_CNT0 CYREG_USB_SIE_EP7_CNT0
#define USBFS_USB__SIE_EP7_CNT1 CYREG_USB_SIE_EP7_CNT1
#define USBFS_USB__SIE_EP7_CR0 CYREG_USB_SIE_EP7_CR0
#define USBFS_USB__SIE_EP8_CNT0 CYREG_USB_SIE_EP8_CNT0
#define USBFS_USB__SIE_EP8_CNT1 CYREG_USB_SIE_EP8_CNT1
#define USBFS_USB__SIE_EP8_CR0 CYREG_USB_SIE_EP8_CR0
#define USBFS_USB__SIE_EP_INT_EN CYREG_USB_SIE_EP_INT_EN
#define USBFS_USB__SIE_EP_INT_SR CYREG_USB_SIE_EP_INT_SR
#define USBFS_USB__SOF0 CYREG_USB_SOF0
#define USBFS_USB__SOF1 CYREG_USB_SOF1
#define USBFS_USB__USBIO_CR0 CYREG_USB_USBIO_CR0
#define USBFS_USB__USBIO_CR1 CYREG_USB_USBIO_CR1
#define USBFS_USB__USB_CLK_EN CYREG_USB_USB_CLK_EN

/* USBOutDMA */
#define USBOutDMA__DRQ_CTL CYREG_IDMUX_DRQ_CTL2
#define USBOutDMA__DRQ_NUMBER 10u
#define USBOutDMA__NUMBEROF_TDS 0u
#define USBOutDMA__PRIORITY 3u
#define USBOutDMA__TERMIN_EN 0u
#define USBOutDMA__TERMIN_SEL 0u
#define USBOutDMA__TERMOUT0_EN 0u
#define USBOutDMA__TERMOUT0_SEL 0u
#define USBOutDMA__TERMOUT1_EN 0u
#define USBOutDMA__TERMOUT1_SEL 0u

/* CICOut_L */
#define CICOut_L__DRQ_CTL CYREG_IDMUX_DRQ_CTL1
#define CICOut_L__DRQ_NUMBER 6u
#define CICOut_L__NUMBEROF_TDS 0u
#define CICOut_L__PRIORITY 1u
#define CICOut_L__TERMIN_EN 0u
#define CICOut_L__TERMIN_SEL 0u
#define CICOut_L__TERMOUT0_EN 0u
#define CICOut_L__TERMOUT0_SEL 0u
#define CICOut_L__TERMOUT1_EN 0u
#define CICOut_L__TERMOUT1_SEL 0u

/* CICOut_R */
#define CICOut_R__DRQ_CTL CYREG_IDMUX_DRQ_CTL1
#define CICOut_R__DRQ_NUMBER 7u
#define CICOut_R__NUMBEROF_TDS 0u
#define CICOut_R__PRIORITY 1u
#define CICOut_R__TERMIN_EN 0u
#define CICOut_R__TERMIN_SEL 0u
#define CICOut_R__TERMOUT0_EN 0u
#define CICOut_R__TERMOUT0_SEL 0u
#define CICOut_R__TERMOUT1_EN 0u
#define CICOut_R__TERMOUT1_SEL 0u

/* isr_Tick */
#define isr_Tick__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define isr_Tick__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define isr_Tick__INTC_MASK 0x80u
#define isr_Tick__INTC_NUMBER 7u
#define isr_Tick__INTC_PRIOR_NUM 7u
#define isr_Tick__INTC_PRIOR_REG CYREG_NVIC_PRI_7
#define isr_Tick__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define isr_Tick__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* USBFS_Dm */
#define USBFS_Dm__0__MASK 0x80u
#define USBFS_Dm__0__PC CYREG_IO_PC_PRT15_7_6_PC1
#define USBFS_Dm__0__PORT 15u
#define USBFS_Dm__0__SHIFT 7
#define USBFS_Dm__AG CYREG_PRT15_AG
#define USBFS_Dm__AMUX CYREG_PRT15_AMUX
#define USBFS_Dm__BIE CYREG_PRT15_BIE
#define USBFS_Dm__BIT_MASK CYREG_PRT15_BIT_MASK
#define USBFS_Dm__BYP CYREG_PRT15_BYP
#define USBFS_Dm__CTL CYREG_PRT15_CTL
#define USBFS_Dm__DM0 CYREG_PRT15_DM0
#define USBFS_Dm__DM1 CYREG_PRT15_DM1
#define USBFS_Dm__DM2 CYREG_PRT15_DM2
#define USBFS_Dm__DR CYREG_PRT15_DR
#define USBFS_Dm__INP_DIS CYREG_PRT15_INP_DIS
#define USBFS_Dm__LCD_COM_SEG CYREG_PRT15_LCD_COM_SEG
#define USBFS_Dm__LCD_EN CYREG_PRT15_LCD_EN
#define USBFS_Dm__MASK 0x80u
#define USBFS_Dm__PORT 15u
#define USBFS_Dm__PRT CYREG_PRT15_PRT
#define USBFS_Dm__PRTDSI__CAPS_SEL CYREG_PRT15_CAPS_SEL
#define USBFS_Dm__PRTDSI__DBL_SYNC_IN CYREG_PRT15_DBL_SYNC_IN
#define USBFS_Dm__PRTDSI__OE_SEL0 CYREG_PRT15_OE_SEL0
#define USBFS_Dm__PRTDSI__OE_SEL1 CYREG_PRT15_OE_SEL1
#define USBFS_Dm__PRTDSI__OUT_SEL0 CYREG_PRT15_OUT_SEL0
#define USBFS_Dm__PRTDSI__OUT_SEL1 CYREG_PRT15_OUT_SEL1
#define USBFS_Dm__PRTDSI__SYNC_OUT CYREG_PRT15_SYNC_OUT
#define USBFS_Dm__PS CYREG_PRT15_PS
#define USBFS_Dm__SHIFT 7
#define USBFS_Dm__SLW CYREG_PRT15_SLW

/* USBFS_Dp */
#define USBFS_Dp__0__MASK 0x40u
#define USBFS_Dp__0__PC CYREG_IO_PC_PRT15_7_6_PC0
#define USBFS_Dp__0__PORT 15u
#define USBFS_Dp__0__SHIFT 6
#define USBFS_Dp__AG CYREG_PRT15_AG
#define USBFS_Dp__AMUX CYREG_PRT15_AMUX
#define USBFS_Dp__BIE CYREG_PRT15_BIE
#define USBFS_Dp__BIT_MASK CYREG_PRT15_BIT_MASK
#define USBFS_Dp__BYP CYREG_PRT15_BYP
#define USBFS_Dp__CTL CYREG_PRT15_CTL
#define USBFS_Dp__DM0 CYREG_PRT15_DM0
#define USBFS_Dp__DM1 CYREG_PRT15_DM1
#define USBFS_Dp__DM2 CYREG_PRT15_DM2
#define USBFS_Dp__DR CYREG_PRT15_DR
#define USBFS_Dp__INP_DIS CYREG_PRT15_INP_DIS
#define USBFS_Dp__INTSTAT CYREG_PICU15_INTSTAT
#define USBFS_Dp__LCD_COM_SEG CYREG_PRT15_LCD_COM_SEG
#define USBFS_Dp__LCD_EN CYREG_PRT15_LCD_EN
#define USBFS_Dp__MASK 0x40u
#define USBFS_Dp__PORT 15u
#define USBFS_Dp__PRT CYREG_PRT15_PRT
#define USBFS_Dp__PRTDSI__CAPS_SEL CYREG_PRT15_CAPS_SEL
#define USBFS_Dp__PRTDSI__DBL_SYNC_IN CYREG_PRT15_DBL_SYNC_IN
#define USBFS_Dp__PRTDSI__OE_SEL0 CYREG_PRT15_OE_SEL0
#define USBFS_Dp__PRTDSI__OE_SEL1 CYREG_PRT15_OE_SEL1
#define USBFS_Dp__PRTDSI__OUT_SEL0 CYREG_PRT15_OUT_SEL0
#define USBFS_Dp__PRTDSI__OUT_SEL1 CYREG_PRT15_OUT_SEL1
#define USBFS_Dp__PRTDSI__SYNC_OUT CYREG_PRT15_SYNC_OUT
#define USBFS_Dp__PS CYREG_PRT15_PS
#define USBFS_Dp__SHIFT 6
#define USBFS_Dp__SLW CYREG_PRT15_SLW
#define USBFS_Dp__SNAP CYREG_PICU_15_SNAP_15

/* USBInDMA */
#define USBInDMA__DRQ_CTL CYREG_IDMUX_DRQ_CTL1
#define USBInDMA__DRQ_NUMBER 4u
#define USBInDMA__NUMBEROF_TDS 0u
#define USBInDMA__PRIORITY 3u
#define USBInDMA__TERMIN_EN 0u
#define USBInDMA__TERMIN_SEL 0u
#define USBInDMA__TERMOUT0_EN 1u
#define USBInDMA__TERMOUT0_SEL 4u
#define USBInDMA__TERMOUT1_EN 0u
#define USBInDMA__TERMOUT1_SEL 0u

/* PSOC_SW */
#define PSOC_SW__0__MASK 0x10u
#define PSOC_SW__0__PC CYREG_PRT2_PC4
#define PSOC_SW__0__PORT 2u
#define PSOC_SW__0__SHIFT 4
#define PSOC_SW__AG CYREG_PRT2_AG
#define PSOC_SW__AMUX CYREG_PRT2_AMUX
#define PSOC_SW__BIE CYREG_PRT2_BIE
#define PSOC_SW__BIT_MASK CYREG_PRT2_BIT_MASK
#define PSOC_SW__BYP CYREG_PRT2_BYP
#define PSOC_SW__CTL CYREG_PRT2_CTL
#define PSOC_SW__DM0 CYREG_PRT2_DM0
#define PSOC_SW__DM1 CYREG_PRT2_DM1
#define PSOC_SW__DM2 CYREG_PRT2_DM2
#define PSOC_SW__DR CYREG_PRT2_DR
#define PSOC_SW__INP_DIS CYREG_PRT2_INP_DIS
#define PSOC_SW__LCD_COM_SEG CYREG_PRT2_LCD_COM_SEG
#define PSOC_SW__LCD_EN CYREG_PRT2_LCD_EN
#define PSOC_SW__MASK 0x10u
#define PSOC_SW__PLAYBACK_SW__MASK 0x10u
#define PSOC_SW__PLAYBACK_SW__PC CYREG_PRT2_PC4
#define PSOC_SW__PLAYBACK_SW__PORT 2u
#define PSOC_SW__PLAYBACK_SW__SHIFT 4
#define PSOC_SW__PORT 2u
#define PSOC_SW__PRT CYREG_PRT2_PRT
#define PSOC_SW__PRTDSI__CAPS_SEL CYREG_PRT2_CAPS_SEL
#define PSOC_SW__PRTDSI__DBL_SYNC_IN CYREG_PRT2_DBL_SYNC_IN
#define PSOC_SW__PRTDSI__OE_SEL0 CYREG_PRT2_OE_SEL0
#define PSOC_SW__PRTDSI__OE_SEL1 CYREG_PRT2_OE_SEL1
#define PSOC_SW__PRTDSI__OUT_SEL0 CYREG_PRT2_OUT_SEL0
#define PSOC_SW__PRTDSI__OUT_SEL1 CYREG_PRT2_OUT_SEL1
#define PSOC_SW__PRTDSI__SYNC_OUT CYREG_PRT2_SYNC_OUT
#define PSOC_SW__PS CYREG_PRT2_PS
#define PSOC_SW__SHIFT 4
#define PSOC_SW__SLW CYREG_PRT2_SLW

/* RxDMA */
#define RxDMA__DRQ_CTL CYREG_IDMUX_DRQ_CTL2
#define RxDMA__DRQ_NUMBER 8u
#define RxDMA__NUMBEROF_TDS 0u
#define RxDMA__PRIORITY 0u
#define RxDMA__TERMIN_EN 0u
#define RxDMA__TERMIN_SEL 0u
#define RxDMA__TERMOUT0_EN 1u
#define RxDMA__TERMOUT0_SEL 8u
#define RxDMA__TERMOUT1_EN 0u
#define RxDMA__TERMOUT1_SEL 0u

/* TxDMA */
#define TxDMA__DRQ_CTL CYREG_IDMUX_DRQ_CTL0
#define TxDMA__DRQ_NUMBER 2u
#define TxDMA__NUMBEROF_TDS 0u
#define TxDMA__PRIORITY 1u
#define TxDMA__TERMIN_EN 0u
#define TxDMA__TERMIN_SEL 0u
#define TxDMA__TERMOUT0_EN 1u
#define TxDMA__TERMOUT0_SEL 2u
#define TxDMA__TERMOUT1_EN 0u
#define TxDMA__TERMOUT1_SEL 0u

/* I2S */
#define I2S_BitCounter_ST__16BIT_STATUS_AUX_CTL_REG CYREG_B0_UDB08_09_ACTL
#define I2S_BitCounter_ST__16BIT_STATUS_REG CYREG_B0_UDB08_09_ST
#define I2S_BitCounter_ST__MASK_REG CYREG_B0_UDB08_MSK
#define I2S_BitCounter_ST__MASK_ST_AUX_CTL_REG CYREG_B0_UDB08_MSK_ACTL
#define I2S_BitCounter_ST__PER_ST_AUX_CTL_REG CYREG_B0_UDB08_MSK_ACTL
#define I2S_BitCounter_ST__STATUS_AUX_CTL_REG CYREG_B0_UDB08_ACTL
#define I2S_BitCounter_ST__STATUS_CNT_REG CYREG_B0_UDB08_ST_CTL
#define I2S_BitCounter_ST__STATUS_CONTROL_REG CYREG_B0_UDB08_ST_CTL
#define I2S_BitCounter_ST__STATUS_REG CYREG_B0_UDB08_ST
#define I2S_BitCounter__16BIT_CONTROL_AUX_CTL_REG CYREG_B0_UDB08_09_ACTL
#define I2S_BitCounter__16BIT_CONTROL_CONTROL_REG CYREG_B0_UDB08_09_CTL
#define I2S_BitCounter__16BIT_CONTROL_COUNT_REG CYREG_B0_UDB08_09_CTL
#define I2S_BitCounter__16BIT_COUNT_CONTROL_REG CYREG_B0_UDB08_09_CTL
#define I2S_BitCounter__16BIT_COUNT_COUNT_REG CYREG_B0_UDB08_09_CTL
#define I2S_BitCounter__16BIT_MASK_MASK_REG CYREG_B0_UDB08_09_MSK
#define I2S_BitCounter__16BIT_MASK_PERIOD_REG CYREG_B0_UDB08_09_MSK
#define I2S_BitCounter__16BIT_PERIOD_MASK_REG CYREG_B0_UDB08_09_MSK
#define I2S_BitCounter__16BIT_PERIOD_PERIOD_REG CYREG_B0_UDB08_09_MSK
#define I2S_BitCounter__CONTROL_AUX_CTL_REG CYREG_B0_UDB08_ACTL
#define I2S_BitCounter__CONTROL_REG CYREG_B0_UDB08_CTL
#define I2S_BitCounter__CONTROL_ST_REG CYREG_B0_UDB08_ST_CTL
#define I2S_BitCounter__COUNT_REG CYREG_B0_UDB08_CTL
#define I2S_BitCounter__COUNT_ST_REG CYREG_B0_UDB08_ST_CTL
#define I2S_BitCounter__MASK_CTL_AUX_CTL_REG CYREG_B0_UDB08_MSK_ACTL
#define I2S_BitCounter__PERIOD_REG CYREG_B0_UDB08_MSK
#define I2S_BitCounter__PER_CTL_AUX_CTL_REG CYREG_B0_UDB08_MSK_ACTL
#define I2S_Sync_CtlReg__0__MASK 0x01u
#define I2S_Sync_CtlReg__0__POS 0
#define I2S_Sync_CtlReg__16BIT_CONTROL_AUX_CTL_REG CYREG_B1_UDB08_09_ACTL
#define I2S_Sync_CtlReg__16BIT_CONTROL_CONTROL_REG CYREG_B1_UDB08_09_CTL
#define I2S_Sync_CtlReg__16BIT_CONTROL_COUNT_REG CYREG_B1_UDB08_09_CTL
#define I2S_Sync_CtlReg__16BIT_COUNT_CONTROL_REG CYREG_B1_UDB08_09_CTL
#define I2S_Sync_CtlReg__16BIT_COUNT_COUNT_REG CYREG_B1_UDB08_09_CTL
#define I2S_Sync_CtlReg__16BIT_MASK_MASK_REG CYREG_B1_UDB08_09_MSK
#define I2S_Sync_CtlReg__16BIT_MASK_PERIOD_REG CYREG_B1_UDB08_09_MSK
#define I2S_Sync_CtlReg__16BIT_PERIOD_MASK_REG CYREG_B1_UDB08_09_MSK
#define I2S_Sync_CtlReg__16BIT_PERIOD_PERIOD_REG CYREG_B1_UDB08_09_MSK
#define I2S_Sync_CtlReg__2__MASK 0x04u
#define I2S_Sync_CtlReg__2__POS 2
#define I2S_Sync_CtlReg__CONTROL_AUX_CTL_REG CYREG_B1_UDB08_ACTL
#define I2S_Sync_CtlReg__CONTROL_REG CYREG_B1_UDB08_CTL
#define I2S_Sync_CtlReg__CONTROL_ST_REG CYREG_B1_UDB08_ST_CTL
#define I2S_Sync_CtlReg__COUNT_REG CYREG_B1_UDB08_CTL
#define I2S_Sync_CtlReg__COUNT_ST_REG CYREG_B1_UDB08_ST_CTL
#define I2S_Sync_CtlReg__MASK 0x05u
#define I2S_Sync_CtlReg__MASK_CTL_AUX_CTL_REG CYREG_B1_UDB08_MSK_ACTL
#define I2S_Sync_CtlReg__PERIOD_REG CYREG_B1_UDB08_MSK
#define I2S_Sync_CtlReg__PER_CTL_AUX_CTL_REG CYREG_B1_UDB08_MSK_ACTL
#define I2S_Tx_TxStsReg__0__MASK 0x01u
#define I2S_Tx_TxStsReg__0__POS 0
#define I2S_Tx_TxStsReg__1__MASK 0x02u
#define I2S_Tx_TxStsReg__1__POS 1
#define I2S_Tx_TxStsReg__MASK 0x03u
#define I2S_Tx_TxStsReg__MASK_REG CYREG_B1_UDB11_MSK
#define I2S_Tx_TxStsReg__MASK_ST_AUX_CTL_REG CYREG_B1_UDB11_MSK_ACTL
#define I2S_Tx_TxStsReg__PER_ST_AUX_CTL_REG CYREG_B1_UDB11_MSK_ACTL
#define I2S_Tx_TxStsReg__STATUS_AUX_CTL_REG CYREG_B1_UDB11_ACTL
#define I2S_Tx_TxStsReg__STATUS_CNT_REG CYREG_B1_UDB11_ST_CTL
#define I2S_Tx_TxStsReg__STATUS_CONTROL_REG CYREG_B1_UDB11_ST_CTL
#define I2S_Tx_TxStsReg__STATUS_REG CYREG_B1_UDB11_ST
#define I2S_Tx_dpTx_u0__A0_A1_REG CYREG_B1_UDB11_A0_A1
#define I2S_Tx_dpTx_u0__A0_REG CYREG_B1_UDB11_A0
#define I2S_Tx_dpTx_u0__A1_REG CYREG_B1_UDB11_A1
#define I2S_Tx_dpTx_u0__D0_D1_REG CYREG_B1_UDB11_D0_D1
#define I2S_Tx_dpTx_u0__D0_REG CYREG_B1_UDB11_D0
#define I2S_Tx_dpTx_u0__D1_REG CYREG_B1_UDB11_D1
#define I2S_Tx_dpTx_u0__DP_AUX_CTL_REG CYREG_B1_UDB11_ACTL
#define I2S_Tx_dpTx_u0__F0_F1_REG CYREG_B1_UDB11_F0_F1
#define I2S_Tx_dpTx_u0__F0_REG CYREG_B1_UDB11_F0
#define I2S_Tx_dpTx_u0__F1_REG CYREG_B1_UDB11_F1
#define I2S_Tx_dpTx_u0__MSK_DP_AUX_CTL_REG CYREG_B1_UDB11_MSK_ACTL
#define I2S_Tx_dpTx_u0__PER_DP_AUX_CTL_REG CYREG_B1_UDB11_MSK_ACTL

/* SCL */
#define SCL__0__MASK 0x04u
#define SCL__0__PC CYREG_PRT1_PC2
#define SCL__0__PORT 1u
#define SCL__0__SHIFT 2
#define SCL__AG CYREG_PRT1_AG
#define SCL__AMUX CYREG_PRT1_AMUX
#define SCL__BIE CYREG_PRT1_BIE
#define SCL__BIT_MASK CYREG_PRT1_BIT_MASK
#define SCL__BYP CYREG_PRT1_BYP
#define SCL__CTL CYREG_PRT1_CTL
#define SCL__DM0 CYREG_PRT1_DM0
#define SCL__DM1 CYREG_PRT1_DM1
#define SCL__DM2 CYREG_PRT1_DM2
#define SCL__DR CYREG_PRT1_DR
#define SCL__I2C_SCL__MASK 0x04u
#define SCL__I2C_SCL__PC CYREG_PRT1_PC2
#define SCL__I2C_SCL__PORT 1u
#define SCL__I2C_SCL__SHIFT 2
#define SCL__INP_DIS CYREG_PRT1_INP_DIS
#define SCL__LCD_COM_SEG CYREG_PRT1_LCD_COM_SEG
#define SCL__LCD_EN CYREG_PRT1_LCD_EN
#define SCL__MASK 0x04u
#define SCL__PORT 1u
#define SCL__PRT CYREG_PRT1_PRT
#define SCL__PRTDSI__CAPS_SEL CYREG_PRT1_CAPS_SEL
#define SCL__PRTDSI__DBL_SYNC_IN CYREG_PRT1_DBL_SYNC_IN
#define SCL__PRTDSI__OE_SEL0 CYREG_PRT1_OE_SEL0
#define SCL__PRTDSI__OE_SEL1 CYREG_PRT1_OE_SEL1
#define SCL__PRTDSI__OUT_SEL0 CYREG_PRT1_OUT_SEL0
#define SCL__PRTDSI__OUT_SEL1 CYREG_PRT1_OUT_SEL1
#define SCL__PRTDSI__SYNC_OUT CYREG_PRT1_SYNC_OUT
#define SCL__PS CYREG_PRT1_PS
#define SCL__SHIFT 2
#define SCL__SLW CYREG_PRT1_SLW

/* SDA */
#define SDA__0__MASK 0x01u
#define SDA__0__PC CYREG_PRT3_PC0
#define SDA__0__PORT 3u
#define SDA__0__SHIFT 0
#define SDA__AG CYREG_PRT3_AG
#define SDA__AMUX CYREG_PRT3_AMUX
#define SDA__BIE CYREG_PRT3_BIE
#define SDA__BIT_MASK CYREG_PRT3_BIT_MASK
#define SDA__BYP CYREG_PRT3_BYP
#define SDA__CTL CYREG_PRT3_CTL
#define SDA__DM0 CYREG_PRT3_DM0
#define SDA__DM1 CYREG_PRT3_DM1
#define SDA__DM2 CYREG_PRT3_DM2
#define SDA__DR CYREG_PRT3_DR
#define SDA__I2C_SDA__MASK 0x01u
#define SDA__I2C_SDA__PC CYREG_PRT3_PC0
#define SDA__I2C_SDA__PORT 3u
#define SDA__I2C_SDA__SHIFT 0
#define SDA__INP_DIS CYREG_PRT3_INP_DIS
#define SDA__LCD_COM_SEG CYREG_PRT3_LCD_COM_SEG
#define SDA__LCD_EN CYREG_PRT3_LCD_EN
#define SDA__MASK 0x01u
#define SDA__PORT 3u
#define SDA__PRT CYREG_PRT3_PRT
#define SDA__PRTDSI__CAPS_SEL CYREG_PRT3_CAPS_SEL
#define SDA__PRTDSI__DBL_SYNC_IN CYREG_PRT3_DBL_SYNC_IN
#define SDA__PRTDSI__OE_SEL0 CYREG_PRT3_OE_SEL0
#define SDA__PRTDSI__OE_SEL1 CYREG_PRT3_OE_SEL1
#define SDA__PRTDSI__OUT_SEL0 CYREG_PRT3_OUT_SEL0
#define SDA__PRTDSI__OUT_SEL1 CYREG_PRT3_OUT_SEL1
#define SDA__PRTDSI__SYNC_OUT CYREG_PRT3_SYNC_OUT
#define SDA__PS CYREG_PRT3_PS
#define SDA__SHIFT 0
#define SDA__SLW CYREG_PRT3_SLW

/* Miscellaneous */
/* -- WARNING: define names containing LEOPARD or PANTHER are deprecated and will be removed in a future release */
#define CYDEV_DEBUGGING_DPS_Disable 3
#define CYDEV_CONFIG_UNUSED_IO_AllowButWarn 0
#define CYDEV_CONFIGURATION_MODE_COMPRESSED 0
#define CYDEV_CONFIG_FASTBOOT_ENABLED 1
#define CYDEV_CHIP_REV_PSOC5LP_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_5B_PRODUCTION 0u
#define CYDEV_CHIP_MEMBER_5B 4u
#define CYDEV_CHIP_FAMILY_PSOC5 3u
#define CYDEV_CHIP_DIE_PSOC5LP 4u
#define CYDEV_CHIP_DIE_EXPECT CYDEV_CHIP_DIE_PSOC5LP
#define BCLK__BUS_CLK__HZ 45000000U
#define BCLK__BUS_CLK__KHZ 45000U
#define BCLK__BUS_CLK__MHZ 45U
#define CYDEV_CHIP_DIE_ACTUAL CYDEV_CHIP_DIE_EXPECT
#define CYDEV_CHIP_DIE_LEOPARD 1u
#define CYDEV_CHIP_DIE_PANTHER 3u
#define CYDEV_CHIP_DIE_PSOC4A 2u
#define CYDEV_CHIP_DIE_UNKNOWN 0u
#define CYDEV_CHIP_FAMILY_PSOC3 1u
#define CYDEV_CHIP_FAMILY_PSOC4 2u
#define CYDEV_CHIP_FAMILY_UNKNOWN 0u
#define CYDEV_CHIP_FAMILY_USED CYDEV_CHIP_FAMILY_PSOC5
#define CYDEV_CHIP_JTAG_ID 0x2E109069u
#define CYDEV_CHIP_MEMBER_3A 1u
#define CYDEV_CHIP_MEMBER_4A 2u
#define CYDEV_CHIP_MEMBER_5A 3u
#define CYDEV_CHIP_MEMBER_UNKNOWN 0u
#define CYDEV_CHIP_MEMBER_USED CYDEV_CHIP_MEMBER_5B
#define CYDEV_CHIP_REVISION_3A_ES1 0u
#define CYDEV_CHIP_REVISION_3A_ES2 1u
#define CYDEV_CHIP_REVISION_3A_ES3 3u
#define CYDEV_CHIP_REVISION_3A_PRODUCTION 3u
#define CYDEV_CHIP_REVISION_4A_ES0 17u
#define CYDEV_CHIP_REVISION_4A_PRODUCTION 17u
#define CYDEV_CHIP_REVISION_5A_ES0 0u
#define CYDEV_CHIP_REVISION_5A_ES1 1u
#define CYDEV_CHIP_REVISION_5A_PRODUCTION 1u
#define CYDEV_CHIP_REVISION_5B_ES0 0u
#define CYDEV_CHIP_REVISION_USED CYDEV_CHIP_REVISION_5B_PRODUCTION
#define CYDEV_CHIP_REV_EXPECT CYDEV_CHIP_REV_PSOC5LP_PRODUCTION
#define CYDEV_CHIP_REV_LEOPARD_ES1 0u
#define CYDEV_CHIP_REV_LEOPARD_ES2 1u
#define CYDEV_CHIP_REV_LEOPARD_ES3 3u
#define CYDEV_CHIP_REV_LEOPARD_PRODUCTION 3u
#define CYDEV_CHIP_REV_PANTHER_ES0 0u
#define CYDEV_CHIP_REV_PANTHER_ES1 1u
#define CYDEV_CHIP_REV_PANTHER_PRODUCTION 1u
#define CYDEV_CHIP_REV_PSOC4A_ES0 17u
#define CYDEV_CHIP_REV_PSOC4A_PRODUCTION 17u
#define CYDEV_CHIP_REV_PSOC5LP_ES0 0u
#define CYDEV_CONFIGURATION_COMPRESSED 1
#define CYDEV_CONFIGURATION_DMA 0
#define CYDEV_CONFIGURATION_ECC 1
#define CYDEV_CONFIGURATION_IMOENABLED CYDEV_CONFIG_FASTBOOT_ENABLED
#define CYDEV_CONFIGURATION_MODE CYDEV_CONFIGURATION_MODE_COMPRESSED
#define CYDEV_CONFIGURATION_MODE_DMA 2
#define CYDEV_CONFIGURATION_MODE_UNCOMPRESSED 1
#define CYDEV_CONFIG_UNUSED_IO CYDEV_CONFIG_UNUSED_IO_AllowButWarn
#define CYDEV_CONFIG_UNUSED_IO_AllowWithInfo 1
#define CYDEV_CONFIG_UNUSED_IO_Disallowed 2
#define CYDEV_DEBUGGING_DPS CYDEV_DEBUGGING_DPS_Disable
#define CYDEV_DEBUGGING_DPS_JTAG_4 1
#define CYDEV_DEBUGGING_DPS_JTAG_5 0
#define CYDEV_DEBUGGING_DPS_SWD 2
#define CYDEV_DEBUGGING_DPS_SWD_SWV 6
#define CYDEV_DEBUGGING_ENABLE 1
#define CYDEV_DEBUGGING_REQXRES 1
#define CYDEV_DEBUGGING_XRES 0
#define CYDEV_DEBUG_ENABLE_MASK 0x20u
#define CYDEV_DEBUG_ENABLE_REGISTER CYREG_MLOGIC_DEBUG
#define CYDEV_DMA_CHANNELS_AVAILABLE 24u
#define CYDEV_ECC_ENABLE 0
#define CYDEV_HEAP_SIZE 0x0800
#define CYDEV_INSTRUCT_CACHE_ENABLED 1
#define CYDEV_INTR_RISING 0x00008160u
#define CYDEV_PROJ_TYPE 0
#define CYDEV_PROJ_TYPE_BOOTLOADER 1
#define CYDEV_PROJ_TYPE_LOADABLE 2
#define CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER 3
#define CYDEV_PROJ_TYPE_STANDARD 0
#define CYDEV_PROTECTION_ENABLE 0
#define CYDEV_STACK_SIZE 0x2000
#define CYDEV_USB_CLK_OSC_LOCKING_ENABLED_AT_PWR_UP 
#define CYDEV_USE_BUNDLED_CMSIS 1
#define CYDEV_VARIABLE_VDDA 1
#define CYDEV_VDDA 2.5
#define CYDEV_VDDA_MV 2500
#define CYDEV_VDDD 2.5
#define CYDEV_VDDD_MV 2500
#define CYDEV_VDDIO0 2.5
#define CYDEV_VDDIO0_MV 2500
#define CYDEV_VDDIO1 2.5
#define CYDEV_VDDIO1_MV 2500
#define CYDEV_VDDIO2 2.5
#define CYDEV_VDDIO2_MV 2500
#define CYDEV_VDDIO3 2.5
#define CYDEV_VDDIO3_MV 2500
#define CYDEV_VIO0 2.5
#define CYDEV_VIO0_MV 2500
#define CYDEV_VIO1 2.5
#define CYDEV_VIO1_MV 2500
#define CYDEV_VIO2 2.5
#define CYDEV_VIO2_MV 2500
#define CYDEV_VIO3 2.5
#define CYDEV_VIO3_MV 2500
#define CyScBoostClk__CFG0 CYREG_CLKDIST_ACFG0_CFG0
#define CyScBoostClk__CFG1 CYREG_CLKDIST_ACFG0_CFG1
#define CyScBoostClk__CFG2 CYREG_CLKDIST_ACFG0_CFG2
#define CyScBoostClk__CFG2_SRC_SEL_MASK 0x07u
#define CyScBoostClk__CFG3 CYREG_CLKDIST_ACFG0_CFG3
#define CyScBoostClk__CFG3_PHASE_DLY_MASK 0x0Fu
#define CyScBoostClk__INDEX 0x00u
#define CyScBoostClk__PM_ACT_CFG CYREG_PM_ACT_CFG1
#define CyScBoostClk__PM_ACT_MSK 0x01u
#define CyScBoostClk__PM_STBY_CFG CYREG_PM_STBY_CFG1
#define CyScBoostClk__PM_STBY_MSK 0x01u
#define DMA_CHANNELS_USED__MASK0 0x00007FFFu
#define CYDEV_BOOTLOADER_ENABLE 0

#endif /* INCLUDED_CYFITTER_H */
